// Copyright (C) 2022  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition"

// DATE "10/11/2023 18:43:30"

// 
// Device: Altera EP4CE115F29C7 Package FBGA780
// 

// 
// This Verilog file should be used for Questa Intel FPGA (Verilog) only
// 

`timescale 1 ps/ 1 ps

module top (
	sysclk,
	SW,
	LEDR,
	VGA_R,
	VGA_G,
	VGA_B,
	VGA_HS_O,
	VGA_VS_O,
	VGA_CLK,
	VGA_BLANK_N,
	VGA_SYNC_N);
input 	sysclk;
input 	[3:0] SW;
output 	[3:0] LEDR;
output 	[7:0] VGA_R;
output 	[7:0] VGA_G;
output 	[7:0] VGA_B;
output 	VGA_HS_O;
output 	VGA_VS_O;
output 	VGA_CLK;
output 	VGA_BLANK_N;
output 	VGA_SYNC_N;

// Design Ports Information
// SW[1]	=>  Location: PIN_AC28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[2]	=>  Location: PIN_AC27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[3]	=>  Location: PIN_AD27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[0]	=>  Location: PIN_G19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[1]	=>  Location: PIN_F19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[2]	=>  Location: PIN_E19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[3]	=>  Location: PIN_F21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[0]	=>  Location: PIN_E12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[1]	=>  Location: PIN_E11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[2]	=>  Location: PIN_D10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[3]	=>  Location: PIN_F12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[4]	=>  Location: PIN_G10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[5]	=>  Location: PIN_J12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[6]	=>  Location: PIN_H8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[7]	=>  Location: PIN_H10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[0]	=>  Location: PIN_G8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[1]	=>  Location: PIN_G11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[2]	=>  Location: PIN_F8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[3]	=>  Location: PIN_H12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[4]	=>  Location: PIN_C8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[5]	=>  Location: PIN_B8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[6]	=>  Location: PIN_F10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[7]	=>  Location: PIN_C9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[0]	=>  Location: PIN_B10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[1]	=>  Location: PIN_A10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[2]	=>  Location: PIN_C11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[3]	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[4]	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[5]	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[6]	=>  Location: PIN_D11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[7]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_HS_O	=>  Location: PIN_G13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_VS_O	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_CLK	=>  Location: PIN_A12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_BLANK_N	=>  Location: PIN_F11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_SYNC_N	=>  Location: PIN_C10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[0]	=>  Location: PIN_AB28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sysclk	=>  Location: PIN_Y2,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \SW[1]~input_o ;
wire \SW[2]~input_o ;
wire \SW[3]~input_o ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DCLK~~padout ;
wire \~ALTERA_DATA0~~ibuf_o ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_nCEO~~padout ;
wire \~ALTERA_DCLK~~obuf_o ;
wire \~ALTERA_nCEO~~obuf_o ;
wire \sysclk~input_o ;
wire \sysclk~inputclkctrl_outclk ;
wire \CPU_RISCV|Add0~5 ;
wire \CPU_RISCV|Add0~6_combout ;
wire \CPU_RISCV|Add0~7 ;
wire \CPU_RISCV|Add0~8_combout ;
wire \imem|RAM~1197_combout ;
wire \imem|RAM~1198_combout ;
wire \always0~5_combout ;
wire \imem|RAM~285_combout ;
wire \imem|RAM~286_combout ;
wire \imem|RAM~283_combout ;
wire \imem|RAM~284_combout ;
wire \imem|RAM~287_combout ;
wire \imem|RAM~288_combout ;
wire \imem|RAM~289_combout ;
wire \imem|RAM~290_combout ;
wire \imem|RAM~291_combout ;
wire \imem|RAM~292_combout ;
wire \imem|RAM~293_combout ;
wire \imem|RAM~131_combout ;
wire \imem|RAM~297_combout ;
wire \always0~1_combout ;
wire \imem|RAM~295_combout ;
wire \imem|RAM~294_combout ;
wire \imem|RAM~296_combout ;
wire \imem|RAM~298_combout ;
wire \imem|RAM~299_combout ;
wire \imem|RAM~300_combout ;
wire \imem|RAM~301_combout ;
wire \imem|RAM~302_combout ;
wire \imem|RAM~303_combout ;
wire \imem|RAM~304_combout ;
wire \imem|RAM~305_combout ;
wire \imem|RAM~308_combout ;
wire \imem|RAM~306_combout ;
wire \imem|RAM~307_combout ;
wire \imem|RAM~309_combout ;
wire \imem|RAM~310_combout ;
wire \CPU_RISCV|Equal4~3_combout ;
wire \CPU_RISCV|Equal0~3_combout ;
wire \CPU_RISCV|Equal5~4_combout ;
wire \CPU_RISCV|Equal5~3_combout ;
wire \CPU_RISCV|Equal4~2_combout ;
wire \CPU_RISCV|RS1~2_combout ;
wire \imem|RAM~716_combout ;
wire \imem|RAM~715_combout ;
wire \imem|RAM~717_combout ;
wire \imem|RAM~718_combout ;
wire \imem|RAM~719_combout ;
wire \imem|RAM~713_combout ;
wire \imem|RAM~714_combout ;
wire \imem|RAM~720_combout ;
wire \imem|RAM~721_combout ;
wire \imem|RAM~333_combout ;
wire \imem|RAM~722_combout ;
wire \imem|RAM~709_combout ;
wire \imem|RAM~710_combout ;
wire \imem|RAM~711_combout ;
wire \imem|RAM~712_combout ;
wire \imem|RAM~723_combout ;
wire \imem|RAM~703_combout ;
wire \imem|RAM~704_combout ;
wire \imem|RAM~705_combout ;
wire \imem|RAM~706_combout ;
wire \imem|RAM~707_combout ;
wire \imem|RAM~699_combout ;
wire \imem|RAM~700_combout ;
wire \imem|RAM~701_combout ;
wire \imem|RAM~697_combout ;
wire \imem|RAM~694_combout ;
wire \imem|RAM~501_combout ;
wire \imem|RAM~695_combout ;
wire \imem|RAM~696_combout ;
wire \imem|RAM~698_combout ;
wire \imem|RAM~702_combout ;
wire \imem|RAM~688_combout ;
wire \imem|RAM~692_combout ;
wire \imem|RAM~689_combout ;
wire \imem|RAM~690_combout ;
wire \imem|RAM~691_combout ;
wire \imem|RAM~693_combout ;
wire \imem|RAM~708_combout ;
wire \imem|RAM~724_combout ;
wire \imem|RAM~570_combout ;
wire \imem|RAM~569_combout ;
wire \imem|RAM~1241_combout ;
wire \imem|RAM~1242_combout ;
wire \imem|RAM~571_combout ;
wire \imem|RAM~574_combout ;
wire \imem|RAM~572_combout ;
wire \imem|RAM~573_combout ;
wire \imem|RAM~575_combout ;
wire \imem|RAM~576_combout ;
wire \imem|RAM~492_combout ;
wire \imem|RAM~578_combout ;
wire \imem|RAM~566_combout ;
wire \imem|RAM~567_combout ;
wire \imem|RAM~568_combout ;
wire \imem|RAM~579_combout ;
wire \imem|RAM~592_combout ;
wire \imem|RAM~590_combout ;
wire \imem|RAM~591_combout ;
wire \imem|RAM~589_combout ;
wire \imem|RAM~593_combout ;
wire \imem|RAM~582_combout ;
wire \imem|RAM~583_combout ;
wire \imem|RAM~581_combout ;
wire \imem|RAM~580_combout ;
wire \imem|RAM~584_combout ;
wire \imem|RAM~585_combout ;
wire \imem|RAM~586_combout ;
wire \imem|RAM~587_combout ;
wire \imem|RAM~588_combout ;
wire \imem|RAM~594_combout ;
wire \imem|RAM~595_combout ;
wire \CPU_RISCV|jump_add~0_combout ;
wire \imem|RAM~264_combout ;
wire \imem|RAM~265_combout ;
wire \imem|RAM~266_combout ;
wire \imem|RAM~263_combout ;
wire \imem|RAM~267_combout ;
wire \imem|RAM~268_combout ;
wire \imem|RAM~270_combout ;
wire \imem|RAM~271_combout ;
wire \imem|RAM~272_combout ;
wire \imem|RAM~269_combout ;
wire \imem|RAM~273_combout ;
wire \imem|RAM~274_combout ;
wire \imem|RAM~275_combout ;
wire \imem|RAM~261_combout ;
wire \imem|RAM~258_combout ;
wire \imem|RAM~259_combout ;
wire \imem|RAM~260_combout ;
wire \imem|RAM~257_combout ;
wire \imem|RAM~262_combout ;
wire \imem|RAM~280_combout ;
wire \imem|RAM~276_combout ;
wire \imem|RAM~278_combout ;
wire \imem|RAM~277_combout ;
wire \imem|RAM~279_combout ;
wire \imem|RAM~281_combout ;
wire \imem|RAM~282_combout ;
wire \imem|RAM~1201_combout ;
wire \imem|RAM~1202_combout ;
wire \imem|RAM~1203_combout ;
wire \imem|RAM~1200_combout ;
wire \imem|RAM~1204_combout ;
wire \imem|RAM~1205_combout ;
wire \imem|RAM~1219_combout ;
wire \imem|RAM~1223_combout ;
wire \imem|RAM~1220_combout ;
wire \imem|RAM~1221_combout ;
wire \imem|RAM~1222_combout ;
wire \imem|RAM~1224_combout ;
wire \imem|RAM~1208_combout ;
wire \imem|RAM~1207_combout ;
wire \imem|RAM~1209_combout ;
wire \imem|RAM~1206_combout ;
wire \imem|RAM~1210_combout ;
wire \imem|RAM~1211_combout ;
wire \imem|RAM~1214_combout ;
wire \imem|RAM~1213_combout ;
wire \imem|RAM~1215_combout ;
wire \imem|RAM~1216_combout ;
wire \imem|RAM~1212_combout ;
wire \imem|RAM~1217_combout ;
wire \imem|RAM~1218_combout ;
wire \imem|RAM~1225_combout ;
wire \CPU_RISCV|funct3[1]~8_combout ;
wire \CPU_RISCV|funct3[2]~7_combout ;
wire \CPU_RISCV|funct3[0]~6_combout ;
wire \CPU_RISCV|jump_add~2_combout ;
wire \imem|RAM~876_combout ;
wire \imem|RAM~875_combout ;
wire \imem|RAM~877_combout ;
wire \imem|RAM~878_combout ;
wire \imem|RAM~874_combout ;
wire \imem|RAM~879_combout ;
wire \imem|RAM~880_combout ;
wire \imem|RAM~881_combout ;
wire \imem|RAM~94_combout ;
wire \imem|RAM~882_combout ;
wire \imem|RAM~883_combout ;
wire \imem|RAM~872_combout ;
wire \imem|RAM~648_combout ;
wire \imem|RAM~870_combout ;
wire \imem|RAM~869_combout ;
wire \imem|RAM~871_combout ;
wire \imem|RAM~873_combout ;
wire \imem|RAM~884_combout ;
wire \imem|RAM~1234_combout ;
wire \imem|RAM~209_combout ;
wire \imem|RAM~885_combout ;
wire \imem|RAM~886_combout ;
wire \imem|RAM~902_combout ;
wire \imem|RAM~903_combout ;
wire \imem|RAM~904_combout ;
wire \imem|RAM~905_combout ;
wire \imem|RAM~906_combout ;
wire \imem|RAM~887_combout ;
wire \imem|RAM~891_combout ;
wire \imem|RAM~889_combout ;
wire \imem|RAM~888_combout ;
wire \imem|RAM~890_combout ;
wire \imem|RAM~892_combout ;
wire \imem|RAM~1239_combout ;
wire \imem|RAM~1240_combout ;
wire \imem|RAM~894_combout ;
wire \imem|RAM~893_combout ;
wire \imem|RAM~895_combout ;
wire \imem|RAM~896_combout ;
wire \imem|RAM~897_combout ;
wire \imem|RAM~898_combout ;
wire \imem|RAM~899_combout ;
wire \imem|RAM~900_combout ;
wire \imem|RAM~901_combout ;
wire \imem|RAM~907_combout ;
wire \CPU_RISCV|RS1[2]~3_combout ;
wire \CPU_RISCV|RS1[3]~5_combout ;
wire \imem|RAM~865_combout ;
wire \imem|RAM~861_combout ;
wire \imem|RAM~862_combout ;
wire \imem|RAM~863_combout ;
wire \imem|RAM~864_combout ;
wire \imem|RAM~866_combout ;
wire \imem|RAM~858_combout ;
wire \imem|RAM~763_combout ;
wire \imem|RAM~859_combout ;
wire \imem|RAM~856_combout ;
wire \imem|RAM~852_combout ;
wire \imem|RAM~854_combout ;
wire \imem|RAM~853_combout ;
wire \imem|RAM~855_combout ;
wire \imem|RAM~857_combout ;
wire \imem|RAM~860_combout ;
wire \imem|RAM~848_combout ;
wire \imem|RAM~847_combout ;
wire \imem|RAM~849_combout ;
wire \imem|RAM~850_combout ;
wire \imem|RAM~846_combout ;
wire \imem|RAM~851_combout ;
wire \imem|RAM~867_combout ;
wire \imem|RAM~827_combout ;
wire \imem|RAM~823_combout ;
wire \imem|RAM~824_combout ;
wire \imem|RAM~825_combout ;
wire \imem|RAM~826_combout ;
wire \imem|RAM~828_combout ;
wire \imem|RAM~842_combout ;
wire \imem|RAM~843_combout ;
wire \imem|RAM~844_combout ;
wire \imem|RAM~836_combout ;
wire \imem|RAM~837_combout ;
wire \imem|RAM~838_combout ;
wire \imem|RAM~835_combout ;
wire \imem|RAM~839_combout ;
wire \imem|RAM~840_combout ;
wire \imem|RAM~833_combout ;
wire \imem|RAM~829_combout ;
wire \imem|RAM~831_combout ;
wire \imem|RAM~830_combout ;
wire \imem|RAM~832_combout ;
wire \imem|RAM~834_combout ;
wire \imem|RAM~841_combout ;
wire \imem|RAM~845_combout ;
wire \CPU_RISCV|RS1[2]~4_combout ;
wire \imem|RAM~795_combout ;
wire \imem|RAM~796_combout ;
wire \imem|RAM~797_combout ;
wire \imem|RAM~455_combout ;
wire \imem|RAM~798_combout ;
wire \imem|RAM~786_combout ;
wire \imem|RAM~782_combout ;
wire \imem|RAM~784_combout ;
wire \imem|RAM~783_combout ;
wire \imem|RAM~785_combout ;
wire \imem|RAM~787_combout ;
wire \imem|RAM~790_combout ;
wire \imem|RAM~789_combout ;
wire \imem|RAM~791_combout ;
wire \imem|RAM~792_combout ;
wire \imem|RAM~788_combout ;
wire \imem|RAM~793_combout ;
wire \imem|RAM~794_combout ;
wire \imem|RAM~372_combout ;
wire \imem|RAM~778_combout ;
wire \imem|RAM~779_combout ;
wire \imem|RAM~780_combout ;
wire \imem|RAM~777_combout ;
wire \imem|RAM~781_combout ;
wire \imem|RAM~799_combout ;
wire \imem|RAM~804_combout ;
wire \imem|RAM~802_combout ;
wire \imem|RAM~801_combout ;
wire \imem|RAM~803_combout ;
wire \imem|RAM~800_combout ;
wire \imem|RAM~805_combout ;
wire \imem|RAM~812_combout ;
wire \imem|RAM~312_combout ;
wire \imem|RAM~1233_combout ;
wire \imem|RAM~813_combout ;
wire \imem|RAM~808_combout ;
wire \imem|RAM~807_combout ;
wire \imem|RAM~809_combout ;
wire \imem|RAM~806_combout ;
wire \imem|RAM~810_combout ;
wire \imem|RAM~811_combout ;
wire \imem|RAM~814_combout ;
wire \imem|RAM~815_combout ;
wire \imem|RAM~819_combout ;
wire \imem|RAM~817_combout ;
wire \imem|RAM~816_combout ;
wire \imem|RAM~818_combout ;
wire \imem|RAM~820_combout ;
wire \imem|RAM~821_combout ;
wire \CPU_RISCV|RS1[0]~7_combout ;
wire \imem|RAM~744_combout ;
wire \imem|RAM~745_combout ;
wire \imem|RAM~746_combout ;
wire \imem|RAM~747_combout ;
wire \imem|RAM~748_combout ;
wire \imem|RAM~749_combout ;
wire \imem|RAM~731_combout ;
wire \imem|RAM~735_combout ;
wire \imem|RAM~733_combout ;
wire \imem|RAM~732_combout ;
wire \imem|RAM~734_combout ;
wire \imem|RAM~736_combout ;
wire \imem|RAM~739_combout ;
wire \imem|RAM~738_combout ;
wire \imem|RAM~740_combout ;
wire \imem|RAM~741_combout ;
wire \imem|RAM~737_combout ;
wire \imem|RAM~742_combout ;
wire \imem|RAM~743_combout ;
wire \imem|RAM~729_combout ;
wire \imem|RAM~727_combout ;
wire \imem|RAM~726_combout ;
wire \imem|RAM~728_combout ;
wire \imem|RAM~725_combout ;
wire \imem|RAM~730_combout ;
wire \imem|RAM~750_combout ;
wire \imem|RAM~771_combout ;
wire \imem|RAM~770_combout ;
wire \imem|RAM~772_combout ;
wire \imem|RAM~773_combout ;
wire \imem|RAM~769_combout ;
wire \imem|RAM~774_combout ;
wire \imem|RAM~757_combout ;
wire \imem|RAM~758_combout ;
wire \imem|RAM~759_combout ;
wire \imem|RAM~760_combout ;
wire \imem|RAM~761_combout ;
wire \imem|RAM~762_combout ;
wire \imem|RAM~766_combout ;
wire \imem|RAM~764_combout ;
wire \imem|RAM~765_combout ;
wire \imem|RAM~767_combout ;
wire \imem|RAM~768_combout ;
wire \imem|RAM~755_combout ;
wire \imem|RAM~752_combout ;
wire \imem|RAM~753_combout ;
wire \imem|RAM~754_combout ;
wire \imem|RAM~751_combout ;
wire \imem|RAM~756_combout ;
wire \imem|RAM~775_combout ;
wire \CPU_RISCV|RS1[1]~6_combout ;
wire \CPU_RISCV|regs|Equal0~0_combout ;
wire \imem|RAM~1227_combout ;
wire \imem|RAM~1228_combout ;
wire \CPU_RISCV|RS1[4]~8_combout ;
wire \CPU_RISCV|regs|Equal0~1_combout ;
wire \imem|RAM~619_combout ;
wire \imem|RAM~615_combout ;
wire \imem|RAM~616_combout ;
wire \imem|RAM~617_combout ;
wire \imem|RAM~618_combout ;
wire \imem|RAM~620_combout ;
wire \imem|RAM~600_combout ;
wire \imem|RAM~596_combout ;
wire \imem|RAM~598_combout ;
wire \imem|RAM~597_combout ;
wire \imem|RAM~599_combout ;
wire \imem|RAM~601_combout ;
wire \imem|RAM~612_combout ;
wire \imem|RAM~608_combout ;
wire \imem|RAM~610_combout ;
wire \imem|RAM~609_combout ;
wire \imem|RAM~611_combout ;
wire \imem|RAM~613_combout ;
wire \imem|RAM~602_combout ;
wire \imem|RAM~603_combout ;
wire \imem|RAM~604_combout ;
wire \imem|RAM~605_combout ;
wire \imem|RAM~606_combout ;
wire \imem|RAM~607_combout ;
wire \imem|RAM~614_combout ;
wire \imem|RAM~621_combout ;
wire \imem|RAM~1199_combout ;
wire \imem|RAM~311_combout ;
wire \CPU_RISCV|Equal2~0_combout ;
wire \CPU_RISCV|Equal2~1_combout ;
wire \CPU_RISCV|comb~25_combout ;
wire \imem|RAM~171_combout ;
wire \imem|RAM~172_combout ;
wire \imem|RAM~173_combout ;
wire \imem|RAM~170_combout ;
wire \imem|RAM~174_combout ;
wire \imem|RAM~175_combout ;
wire \imem|RAM~190_combout ;
wire \imem|RAM~189_combout ;
wire \imem|RAM~191_combout ;
wire \imem|RAM~177_combout ;
wire \imem|RAM~178_combout ;
wire \imem|RAM~179_combout ;
wire \imem|RAM~180_combout ;
wire \imem|RAM~176_combout ;
wire \imem|RAM~181_combout ;
wire \imem|RAM~186_combout ;
wire \imem|RAM~184_combout ;
wire \imem|RAM~183_combout ;
wire \imem|RAM~185_combout ;
wire \imem|RAM~182_combout ;
wire \imem|RAM~187_combout ;
wire \imem|RAM~188_combout ;
wire \imem|RAM~192_combout ;
wire \imem|RAM~197_combout ;
wire \imem|RAM~195_combout ;
wire \imem|RAM~194_combout ;
wire \imem|RAM~196_combout ;
wire \imem|RAM~193_combout ;
wire \imem|RAM~198_combout ;
wire \imem|RAM~213_combout ;
wire \imem|RAM~210_combout ;
wire \imem|RAM~211_combout ;
wire \imem|RAM~212_combout ;
wire \imem|RAM~214_combout ;
wire \imem|RAM~205_combout ;
wire \imem|RAM~206_combout ;
wire \imem|RAM~207_combout ;
wire \imem|RAM~203_combout ;
wire \imem|RAM~199_combout ;
wire \imem|RAM~200_combout ;
wire \imem|RAM~201_combout ;
wire \imem|RAM~202_combout ;
wire \imem|RAM~204_combout ;
wire \imem|RAM~208_combout ;
wire \imem|RAM~215_combout ;
wire \imem|RAM~216_combout ;
wire \imem|RAM~117_combout ;
wire \imem|RAM~121_combout ;
wire \imem|RAM~119_combout ;
wire \imem|RAM~118_combout ;
wire \imem|RAM~120_combout ;
wire \imem|RAM~122_combout ;
wire \imem|RAM~112_combout ;
wire \imem|RAM~113_combout ;
wire \imem|RAM~114_combout ;
wire \imem|RAM~115_combout ;
wire \imem|RAM~111_combout ;
wire \imem|RAM~116_combout ;
wire \imem|RAM~123_combout ;
wire \imem|RAM~128_combout ;
wire \imem|RAM~125_combout ;
wire \imem|RAM~126_combout ;
wire \imem|RAM~127_combout ;
wire \imem|RAM~124_combout ;
wire \imem|RAM~129_combout ;
wire \imem|RAM~106_combout ;
wire \imem|RAM~107_combout ;
wire \imem|RAM~108_combout ;
wire \imem|RAM~109_combout ;
wire \imem|RAM~105_combout ;
wire \imem|RAM~110_combout ;
wire \imem|RAM~130_combout ;
wire \imem|RAM~133_combout ;
wire \imem|RAM~134_combout ;
wire \imem|RAM~132_combout ;
wire \imem|RAM~135_combout ;
wire \imem|RAM~149_combout ;
wire \imem|RAM~150_combout ;
wire \imem|RAM~152_combout ;
wire \imem|RAM~151_combout ;
wire \imem|RAM~153_combout ;
wire \imem|RAM~140_combout ;
wire \imem|RAM~138_combout ;
wire \imem|RAM~137_combout ;
wire \imem|RAM~139_combout ;
wire \imem|RAM~136_combout ;
wire \imem|RAM~141_combout ;
wire \imem|RAM~143_combout ;
wire \imem|RAM~144_combout ;
wire \imem|RAM~145_combout ;
wire \imem|RAM~146_combout ;
wire \imem|RAM~142_combout ;
wire \imem|RAM~147_combout ;
wire \imem|RAM~148_combout ;
wire \imem|RAM~154_combout ;
wire \imem|RAM~22_combout ;
wire \imem|RAM~18_combout ;
wire \imem|RAM~82_combout ;
wire \imem|RAM~20_combout ;
wire \imem|RAM~83_combout ;
wire \imem|RAM~155_combout ;
wire \imem|RAM~160_combout ;
wire \imem|RAM~158_combout ;
wire \imem|RAM~157_combout ;
wire \imem|RAM~159_combout ;
wire \imem|RAM~156_combout ;
wire \imem|RAM~161_combout ;
wire \imem|RAM~91_combout ;
wire \imem|RAM~162_combout ;
wire \imem|RAM~163_combout ;
wire \imem|RAM~164_combout ;
wire \imem|RAM~102_combout ;
wire \imem|RAM~165_combout ;
wire \imem|RAM~99_combout ;
wire \imem|RAM~166_combout ;
wire \imem|RAM~98_combout ;
wire \imem|RAM~167_combout ;
wire \imem|RAM~168_combout ;
wire \imem|RAM~169_combout ;
wire \imem|RAM~100_combout ;
wire \imem|RAM~101_combout ;
wire \imem|RAM~103_combout ;
wire \imem|RAM~81_combout ;
wire \imem|RAM~84_combout ;
wire \imem|RAM~89_combout ;
wire \imem|RAM~85_combout ;
wire \imem|RAM~86_combout ;
wire \imem|RAM~87_combout ;
wire \imem|RAM~88_combout ;
wire \imem|RAM~90_combout ;
wire \imem|RAM~95_combout ;
wire \imem|RAM~92_combout ;
wire \imem|RAM~93_combout ;
wire \imem|RAM~96_combout ;
wire \imem|RAM~97_combout ;
wire \imem|RAM~104_combout ;
wire \always0~2_combout ;
wire \imem|RAM~248_combout ;
wire \imem|RAM~247_combout ;
wire \imem|RAM~249_combout ;
wire \imem|RAM~243_combout ;
wire \imem|RAM~244_combout ;
wire \imem|RAM~245_combout ;
wire \imem|RAM~246_combout ;
wire \imem|RAM~250_combout ;
wire \imem|RAM~252_combout ;
wire \imem|RAM~251_combout ;
wire \imem|RAM~253_combout ;
wire \imem|RAM~254_combout ;
wire \imem|RAM~240_combout ;
wire \imem|RAM~241_combout ;
wire \imem|RAM~242_combout ;
wire \imem|RAM~255_combout ;
wire \imem|RAM~233_combout ;
wire \imem|RAM~229_combout ;
wire \imem|RAM~231_combout ;
wire \imem|RAM~230_combout ;
wire \imem|RAM~232_combout ;
wire \imem|RAM~234_combout ;
wire \imem|RAM~227_combout ;
wire \imem|RAM~225_combout ;
wire \imem|RAM~224_combout ;
wire \imem|RAM~226_combout ;
wire \imem|RAM~223_combout ;
wire \imem|RAM~228_combout ;
wire \imem|RAM~235_combout ;
wire \imem|RAM~237_combout ;
wire \imem|RAM~236_combout ;
wire \imem|RAM~238_combout ;
wire \imem|RAM~221_combout ;
wire \imem|RAM~217_combout ;
wire \imem|RAM~218_combout ;
wire \imem|RAM~219_combout ;
wire \imem|RAM~220_combout ;
wire \imem|RAM~222_combout ;
wire \imem|RAM~239_combout ;
wire \imem|RAM~256_combout ;
wire \imem|RAM~45_combout ;
wire \imem|RAM~64_combout ;
wire \imem|RAM~42_combout ;
wire \imem|RAM~43_combout ;
wire \imem|RAM~44_combout ;
wire \imem|RAM~65_combout ;
wire \imem|RAM~60_combout ;
wire \imem|RAM~61_combout ;
wire \imem|RAM~62_combout ;
wire \imem|RAM~49_combout ;
wire \imem|RAM~48_combout ;
wire \imem|RAM~50_combout ;
wire \imem|RAM~51_combout ;
wire \imem|RAM~47_combout ;
wire \imem|RAM~52_combout ;
wire \imem|RAM~57_combout ;
wire \imem|RAM~53_combout ;
wire \imem|RAM~55_combout ;
wire \imem|RAM~54_combout ;
wire \imem|RAM~56_combout ;
wire \imem|RAM~58_combout ;
wire \imem|RAM~59_combout ;
wire \imem|RAM~66_combout ;
wire \imem|RAM~69_combout ;
wire \imem|RAM~68_combout ;
wire \imem|RAM~70_combout ;
wire \imem|RAM~67_combout ;
wire \imem|RAM~71_combout ;
wire \imem|RAM~72_combout ;
wire \imem|RAM~35_combout ;
wire \imem|RAM~36_combout ;
wire \imem|RAM~37_combout ;
wire \imem|RAM~34_combout ;
wire \imem|RAM~38_combout ;
wire \imem|RAM~39_combout ;
wire \imem|RAM~31_combout ;
wire \imem|RAM~30_combout ;
wire \imem|RAM~32_combout ;
wire \imem|RAM~73_combout ;
wire \imem|RAM~74_combout ;
wire \imem|RAM~75_combout ;
wire \imem|RAM~76_combout ;
wire \imem|RAM~28_combout ;
wire \imem|RAM~77_combout ;
wire \imem|RAM~78_combout ;
wire \imem|RAM~79_combout ;
wire \imem|RAM~80_combout ;
wire \imem|RAM~41_combout ;
wire \imem|RAM~46_combout ;
wire \imem|RAM~63_combout ;
wire \imem|RAM~19_combout ;
wire \imem|RAM~21_combout ;
wire \imem|RAM~23_combout ;
wire \imem|RAM~25_combout ;
wire \imem|RAM~26_combout ;
wire \imem|RAM~27_combout ;
wire \imem|RAM~24_combout ;
wire \imem|RAM~29_combout ;
wire \imem|RAM~33_combout ;
wire \imem|RAM~40_combout ;
wire \always0~0_combout ;
wire \always0~3_combout ;
wire \imem|RAM~1151_combout ;
wire \imem|RAM~1149_combout ;
wire \imem|RAM~1148_combout ;
wire \imem|RAM~1150_combout ;
wire \imem|RAM~1147_combout ;
wire \imem|RAM~1152_combout ;
wire \imem|RAM~1143_combout ;
wire \imem|RAM~1144_combout ;
wire \imem|RAM~1235_combout ;
wire \imem|RAM~1236_combout ;
wire \imem|RAM~1145_combout ;
wire \imem|RAM~1141_combout ;
wire \imem|RAM~1137_combout ;
wire \imem|RAM~1139_combout ;
wire \imem|RAM~1138_combout ;
wire \imem|RAM~1140_combout ;
wire \imem|RAM~1142_combout ;
wire \imem|RAM~1146_combout ;
wire \imem|RAM~1131_combout ;
wire \imem|RAM~1133_combout ;
wire \imem|RAM~1132_combout ;
wire \imem|RAM~1134_combout ;
wire \imem|RAM~1135_combout ;
wire \imem|RAM~1136_combout ;
wire \imem|RAM~1153_combout ;
wire \imem|RAM~1128_combout ;
wire \imem|RAM~1125_combout ;
wire \imem|RAM~1126_combout ;
wire \imem|RAM~1127_combout ;
wire \imem|RAM~1124_combout ;
wire \imem|RAM~1129_combout ;
wire \imem|RAM~1115_combout ;
wire \imem|RAM~1111_combout ;
wire \imem|RAM~1113_combout ;
wire \imem|RAM~1112_combout ;
wire \imem|RAM~1114_combout ;
wire \imem|RAM~1116_combout ;
wire \imem|RAM~1117_combout ;
wire \imem|RAM~1118_combout ;
wire \imem|RAM~1119_combout ;
wire \imem|RAM~1120_combout ;
wire \imem|RAM~1121_combout ;
wire \imem|RAM~1122_combout ;
wire \imem|RAM~1123_combout ;
wire \imem|RAM~1109_combout ;
wire \imem|RAM~1105_combout ;
wire \imem|RAM~1106_combout ;
wire \imem|RAM~1107_combout ;
wire \imem|RAM~1108_combout ;
wire \imem|RAM~1110_combout ;
wire \imem|RAM~1130_combout ;
wire \imem|RAM~1154_combout ;
wire \CPU_RISCV|is_add~0_combout ;
wire \CPU_RISCV|comb~38_combout ;
wire \CPU_RISCV|Equal3~0_combout ;
wire \CPU_RISCV|comb~24_combout ;
wire \CPU_RISCV|result[0]~4_combout ;
wire \CPU_RISCV|comb~66_combout ;
wire \imem|RAM~1101_combout ;
wire \imem|RAM~1097_combout ;
wire \imem|RAM~1098_combout ;
wire \imem|RAM~1099_combout ;
wire \imem|RAM~1100_combout ;
wire \imem|RAM~1102_combout ;
wire \imem|RAM~1081_combout ;
wire \imem|RAM~1082_combout ;
wire \imem|RAM~1083_combout ;
wire \imem|RAM~1080_combout ;
wire \imem|RAM~1084_combout ;
wire \imem|RAM~1085_combout ;
wire \imem|RAM~1093_combout ;
wire \imem|RAM~1092_combout ;
wire \imem|RAM~1094_combout ;
wire \imem|RAM~1095_combout ;
wire \imem|RAM~1086_combout ;
wire \imem|RAM~1087_combout ;
wire \imem|RAM~1088_combout ;
wire \imem|RAM~1089_combout ;
wire \imem|RAM~1090_combout ;
wire \imem|RAM~1091_combout ;
wire \imem|RAM~1096_combout ;
wire \imem|RAM~1103_combout ;
wire \imem|RAM~1060_combout ;
wire \imem|RAM~1058_combout ;
wire \imem|RAM~1057_combout ;
wire \imem|RAM~1059_combout ;
wire \imem|RAM~1056_combout ;
wire \imem|RAM~1061_combout ;
wire \imem|RAM~1075_combout ;
wire \imem|RAM~1076_combout ;
wire \imem|RAM~1077_combout ;
wire \imem|RAM~1078_combout ;
wire \imem|RAM~1068_combout ;
wire \imem|RAM~1070_combout ;
wire \imem|RAM~1069_combout ;
wire \imem|RAM~1071_combout ;
wire \imem|RAM~1072_combout ;
wire \imem|RAM~1073_combout ;
wire \imem|RAM~1062_combout ;
wire \imem|RAM~1064_combout ;
wire \imem|RAM~1063_combout ;
wire \imem|RAM~1065_combout ;
wire \imem|RAM~1066_combout ;
wire \imem|RAM~1067_combout ;
wire \imem|RAM~1074_combout ;
wire \imem|RAM~1079_combout ;
wire \CPU_RISCV|Equal0~2_combout ;
wire \CPU_RISCV|RS2~4_combout ;
wire \CPU_RISCV|RS2[3]~5_combout ;
wire \imem|RAM~1033_combout ;
wire \imem|RAM~1029_combout ;
wire \imem|RAM~1031_combout ;
wire \imem|RAM~1030_combout ;
wire \imem|RAM~1032_combout ;
wire \imem|RAM~1034_combout ;
wire \imem|RAM~1048_combout ;
wire \imem|RAM~1052_combout ;
wire \imem|RAM~1049_combout ;
wire \imem|RAM~1050_combout ;
wire \imem|RAM~1051_combout ;
wire \imem|RAM~1053_combout ;
wire \imem|RAM~1045_combout ;
wire \imem|RAM~1043_combout ;
wire \imem|RAM~1042_combout ;
wire \imem|RAM~1044_combout ;
wire \imem|RAM~1041_combout ;
wire \imem|RAM~1046_combout ;
wire \imem|RAM~1035_combout ;
wire \imem|RAM~1039_combout ;
wire \imem|RAM~1037_combout ;
wire \imem|RAM~1036_combout ;
wire \imem|RAM~1038_combout ;
wire \imem|RAM~1040_combout ;
wire \imem|RAM~1047_combout ;
wire \imem|RAM~1054_combout ;
wire \imem|RAM~1026_combout ;
wire \imem|RAM~1022_combout ;
wire \imem|RAM~1023_combout ;
wire \imem|RAM~1024_combout ;
wire \imem|RAM~1025_combout ;
wire \imem|RAM~1027_combout ;
wire \imem|RAM~1005_combout ;
wire \imem|RAM~1004_combout ;
wire \imem|RAM~1006_combout ;
wire \imem|RAM~1003_combout ;
wire \imem|RAM~1007_combout ;
wire \imem|RAM~1008_combout ;
wire \imem|RAM~1009_combout ;
wire \imem|RAM~1010_combout ;
wire \imem|RAM~1011_combout ;
wire \imem|RAM~1012_combout ;
wire \imem|RAM~1013_combout ;
wire \imem|RAM~1014_combout ;
wire \imem|RAM~1019_combout ;
wire \imem|RAM~1015_combout ;
wire \imem|RAM~1016_combout ;
wire \imem|RAM~1017_combout ;
wire \imem|RAM~1018_combout ;
wire \imem|RAM~1020_combout ;
wire \imem|RAM~1021_combout ;
wire \imem|RAM~1028_combout ;
wire \CPU_RISCV|RS2[2]~2_combout ;
wire \CPU_RISCV|RS2[2]~3_combout ;
wire \imem|RAM~957_combout ;
wire \imem|RAM~961_combout ;
wire \imem|RAM~959_combout ;
wire \imem|RAM~958_combout ;
wire \imem|RAM~960_combout ;
wire \imem|RAM~962_combout ;
wire \imem|RAM~975_combout ;
wire \imem|RAM~974_combout ;
wire \imem|RAM~976_combout ;
wire \imem|RAM~977_combout ;
wire \imem|RAM~978_combout ;
wire \imem|RAM~964_combout ;
wire \imem|RAM~965_combout ;
wire \imem|RAM~966_combout ;
wire \imem|RAM~963_combout ;
wire \imem|RAM~967_combout ;
wire \imem|RAM~968_combout ;
wire \imem|RAM~971_combout ;
wire \imem|RAM~969_combout ;
wire \imem|RAM~970_combout ;
wire \imem|RAM~972_combout ;
wire \imem|RAM~973_combout ;
wire \imem|RAM~979_combout ;
wire \imem|RAM~981_combout ;
wire \imem|RAM~982_combout ;
wire \imem|RAM~983_combout ;
wire \imem|RAM~984_combout ;
wire \imem|RAM~980_combout ;
wire \imem|RAM~985_combout ;
wire \imem|RAM~995_combout ;
wire \imem|RAM~999_combout ;
wire \imem|RAM~996_combout ;
wire \imem|RAM~997_combout ;
wire \imem|RAM~998_combout ;
wire \imem|RAM~1000_combout ;
wire \imem|RAM~1237_combout ;
wire \imem|RAM~1238_combout ;
wire \imem|RAM~986_combout ;
wire \imem|RAM~987_combout ;
wire \imem|RAM~988_combout ;
wire \imem|RAM~989_combout ;
wire \imem|RAM~990_combout ;
wire \imem|RAM~991_combout ;
wire \imem|RAM~992_combout ;
wire \imem|RAM~993_combout ;
wire \imem|RAM~994_combout ;
wire \imem|RAM~1001_combout ;
wire \imem|RAM~1002_combout ;
wire \imem|RAM~910_combout ;
wire \imem|RAM~911_combout ;
wire \imem|RAM~912_combout ;
wire \imem|RAM~909_combout ;
wire \imem|RAM~913_combout ;
wire \imem|RAM~914_combout ;
wire \imem|RAM~918_combout ;
wire \imem|RAM~916_combout ;
wire \imem|RAM~915_combout ;
wire \imem|RAM~917_combout ;
wire \imem|RAM~919_combout ;
wire \imem|RAM~924_combout ;
wire \imem|RAM~921_combout ;
wire \imem|RAM~922_combout ;
wire \imem|RAM~923_combout ;
wire \imem|RAM~920_combout ;
wire \imem|RAM~925_combout ;
wire \imem|RAM~926_combout ;
wire \imem|RAM~927_combout ;
wire \imem|RAM~928_combout ;
wire \imem|RAM~929_combout ;
wire \imem|RAM~930_combout ;
wire \imem|RAM~931_combout ;
wire \imem|RAM~936_combout ;
wire \imem|RAM~932_combout ;
wire \imem|RAM~933_combout ;
wire \imem|RAM~934_combout ;
wire \imem|RAM~935_combout ;
wire \imem|RAM~937_combout ;
wire \imem|RAM~949_combout ;
wire \imem|RAM~950_combout ;
wire \imem|RAM~951_combout ;
wire \imem|RAM~952_combout ;
wire \imem|RAM~953_combout ;
wire \imem|RAM~954_combout ;
wire \imem|RAM~946_combout ;
wire \imem|RAM~535_combout ;
wire \imem|RAM~944_combout ;
wire \imem|RAM~945_combout ;
wire \imem|RAM~947_combout ;
wire \imem|RAM~942_combout ;
wire \imem|RAM~938_combout ;
wire \imem|RAM~939_combout ;
wire \imem|RAM~940_combout ;
wire \imem|RAM~941_combout ;
wire \imem|RAM~943_combout ;
wire \imem|RAM~948_combout ;
wire \imem|RAM~955_combout ;
wire \imem|RAM~956_combout ;
wire \CPU_RISCV|regs|Equal1~0_combout ;
wire \imem|RAM~1178_combout ;
wire \imem|RAM~323_combout ;
wire \imem|RAM~1179_combout ;
wire \imem|RAM~1180_combout ;
wire \imem|RAM~1190_combout ;
wire \imem|RAM~1191_combout ;
wire \imem|RAM~1192_combout ;
wire \imem|RAM~1193_combout ;
wire \imem|RAM~1194_combout ;
wire \imem|RAM~1186_combout ;
wire \imem|RAM~1187_combout ;
wire \imem|RAM~1185_combout ;
wire \imem|RAM~1188_combout ;
wire \imem|RAM~1181_combout ;
wire \imem|RAM~1182_combout ;
wire \imem|RAM~1183_combout ;
wire \imem|RAM~1184_combout ;
wire \imem|RAM~1189_combout ;
wire \imem|RAM~1195_combout ;
wire \imem|RAM~1163_combout ;
wire \imem|RAM~1162_combout ;
wire \imem|RAM~1164_combout ;
wire \imem|RAM~1165_combout ;
wire \imem|RAM~1161_combout ;
wire \imem|RAM~1166_combout ;
wire \imem|RAM~1168_combout ;
wire \imem|RAM~1169_combout ;
wire \imem|RAM~1170_combout ;
wire \imem|RAM~1167_combout ;
wire \imem|RAM~1171_combout ;
wire \imem|RAM~1172_combout ;
wire \imem|RAM~1174_combout ;
wire \imem|RAM~1173_combout ;
wire \imem|RAM~1175_combout ;
wire \imem|RAM~1176_combout ;
wire \imem|RAM~1159_combout ;
wire \imem|RAM~1156_combout ;
wire \imem|RAM~1157_combout ;
wire \imem|RAM~1158_combout ;
wire \imem|RAM~1155_combout ;
wire \imem|RAM~1160_combout ;
wire \imem|RAM~1177_combout ;
wire \CPU_RISCV|RS2[4]~10_combout ;
wire \CPU_RISCV|regs|Equal1~1_combout ;
wire \CPU_RISCV|regs|rf~463feeder_combout ;
wire \CPU_RISCV|Equal6~0_combout ;
wire \CPU_RISCV|U_type~combout ;
wire \CPU_RISCV|RD~8_combout ;
wire \imem|RAM~507_combout ;
wire \imem|RAM~680_combout ;
wire \imem|RAM~681_combout ;
wire \imem|RAM~682_combout ;
wire \imem|RAM~678_combout ;
wire \imem|RAM~679_combout ;
wire \imem|RAM~683_combout ;
wire \imem|RAM~676_combout ;
wire \imem|RAM~677_combout ;
wire \imem|RAM~684_combout ;
wire \imem|RAM~335_combout ;
wire \imem|RAM~1232_combout ;
wire \imem|RAM~685_combout ;
wire \imem|RAM~686_combout ;
wire \imem|RAM~668_combout ;
wire \imem|RAM~669_combout ;
wire \imem|RAM~497_combout ;
wire \imem|RAM~670_combout ;
wire \imem|RAM~671_combout ;
wire \imem|RAM~672_combout ;
wire \imem|RAM~673_combout ;
wire \imem|RAM~674_combout ;
wire \imem|RAM~1231_combout ;
wire \imem|RAM~675_combout ;
wire \imem|RAM~687_combout ;
wire \CPU_RISCV|reg_write~0_combout ;
wire \imem|RAM~416_combout ;
wire \imem|RAM~417_combout ;
wire \imem|RAM~418_combout ;
wire \imem|RAM~419_combout ;
wire \imem|RAM~415_combout ;
wire \imem|RAM~420_combout ;
wire \imem|RAM~427_combout ;
wire \imem|RAM~431_combout ;
wire \imem|RAM~428_combout ;
wire \imem|RAM~429_combout ;
wire \imem|RAM~430_combout ;
wire \imem|RAM~432_combout ;
wire \imem|RAM~425_combout ;
wire \imem|RAM~422_combout ;
wire \imem|RAM~423_combout ;
wire \imem|RAM~424_combout ;
wire \imem|RAM~421_combout ;
wire \imem|RAM~426_combout ;
wire \imem|RAM~433_combout ;
wire \imem|RAM~438_combout ;
wire \imem|RAM~434_combout ;
wire \imem|RAM~436_combout ;
wire \imem|RAM~435_combout ;
wire \imem|RAM~437_combout ;
wire \imem|RAM~439_combout ;
wire \imem|RAM~440_combout ;
wire \imem|RAM~412_combout ;
wire \imem|RAM~409_combout ;
wire \imem|RAM~410_combout ;
wire \imem|RAM~411_combout ;
wire \imem|RAM~413_combout ;
wire \imem|RAM~392_combout ;
wire \imem|RAM~391_combout ;
wire \imem|RAM~393_combout ;
wire \imem|RAM~394_combout ;
wire \imem|RAM~390_combout ;
wire \imem|RAM~395_combout ;
wire \imem|RAM~398_combout ;
wire \imem|RAM~397_combout ;
wire \imem|RAM~399_combout ;
wire \imem|RAM~396_combout ;
wire \imem|RAM~400_combout ;
wire \imem|RAM~401_combout ;
wire \imem|RAM~404_combout ;
wire \imem|RAM~403_combout ;
wire \imem|RAM~405_combout ;
wire \imem|RAM~406_combout ;
wire \imem|RAM~402_combout ;
wire \imem|RAM~407_combout ;
wire \imem|RAM~408_combout ;
wire \imem|RAM~414_combout ;
wire \CPU_RISCV|RD[0]~9_combout ;
wire \imem|RAM~458_combout ;
wire \imem|RAM~459_combout ;
wire \imem|RAM~460_combout ;
wire \imem|RAM~461_combout ;
wire \imem|RAM~474_combout ;
wire \imem|RAM~473_combout ;
wire \imem|RAM~475_combout ;
wire \imem|RAM~463_combout ;
wire \imem|RAM~462_combout ;
wire \imem|RAM~465_combout ;
wire \imem|RAM~464_combout ;
wire \imem|RAM~466_combout ;
wire \imem|RAM~468_combout ;
wire \imem|RAM~467_combout ;
wire \imem|RAM~470_combout ;
wire \imem|RAM~469_combout ;
wire \imem|RAM~471_combout ;
wire \imem|RAM~472_combout ;
wire \imem|RAM~476_combout ;
wire \imem|RAM~444_combout ;
wire \imem|RAM~442_combout ;
wire \imem|RAM~441_combout ;
wire \imem|RAM~443_combout ;
wire \imem|RAM~445_combout ;
wire \imem|RAM~454_combout ;
wire \imem|RAM~456_combout ;
wire \imem|RAM~447_combout ;
wire \imem|RAM~446_combout ;
wire \imem|RAM~1243_combout ;
wire \imem|RAM~1244_combout ;
wire \imem|RAM~451_combout ;
wire \imem|RAM~448_combout ;
wire \imem|RAM~449_combout ;
wire \imem|RAM~450_combout ;
wire \imem|RAM~452_combout ;
wire \imem|RAM~453_combout ;
wire \imem|RAM~457_combout ;
wire \imem|RAM~477_combout ;
wire \imem|RAM~514_combout ;
wire \imem|RAM~512_combout ;
wire \imem|RAM~513_combout ;
wire \imem|RAM~515_combout ;
wire \imem|RAM~509_combout ;
wire \imem|RAM~506_combout ;
wire \imem|RAM~508_combout ;
wire \imem|RAM~505_combout ;
wire \imem|RAM~510_combout ;
wire \imem|RAM~500_combout ;
wire \imem|RAM~502_combout ;
wire \imem|RAM~503_combout ;
wire \imem|RAM~499_combout ;
wire \imem|RAM~504_combout ;
wire \imem|RAM~511_combout ;
wire \imem|RAM~496_combout ;
wire \imem|RAM~498_combout ;
wire \imem|RAM~516_combout ;
wire \imem|RAM~478_combout ;
wire \imem|RAM~479_combout ;
wire \imem|RAM~480_combout ;
wire \imem|RAM~481_combout ;
wire \imem|RAM~482_combout ;
wire \imem|RAM~487_combout ;
wire \imem|RAM~488_combout ;
wire \imem|RAM~489_combout ;
wire \imem|RAM~490_combout ;
wire \imem|RAM~483_combout ;
wire \imem|RAM~484_combout ;
wire \imem|RAM~485_combout ;
wire \imem|RAM~486_combout ;
wire \imem|RAM~491_combout ;
wire \imem|RAM~493_combout ;
wire \imem|RAM~494_combout ;
wire \imem|RAM~495_combout ;
wire \imem|RAM~517_combout ;
wire \CPU_RISCV|Equal17~0_combout ;
wire \imem|RAM~545_combout ;
wire \imem|RAM~541_combout ;
wire \imem|RAM~543_combout ;
wire \imem|RAM~542_combout ;
wire \imem|RAM~544_combout ;
wire \imem|RAM~546_combout ;
wire \imem|RAM~548_combout ;
wire \imem|RAM~549_combout ;
wire \imem|RAM~550_combout ;
wire \imem|RAM~547_combout ;
wire \imem|RAM~551_combout ;
wire \imem|RAM~552_combout ;
wire \imem|RAM~555_combout ;
wire \imem|RAM~553_combout ;
wire \imem|RAM~554_combout ;
wire \imem|RAM~556_combout ;
wire \imem|RAM~557_combout ;
wire \imem|RAM~558_combout ;
wire \imem|RAM~562_combout ;
wire \imem|RAM~560_combout ;
wire \imem|RAM~559_combout ;
wire \imem|RAM~561_combout ;
wire \imem|RAM~563_combout ;
wire \imem|RAM~564_combout ;
wire \imem|RAM~538_combout ;
wire \imem|RAM~536_combout ;
wire \imem|RAM~537_combout ;
wire \imem|RAM~539_combout ;
wire \imem|RAM~365_combout ;
wire \imem|RAM~518_combout ;
wire \imem|RAM~520_combout ;
wire \imem|RAM~519_combout ;
wire \imem|RAM~521_combout ;
wire \imem|RAM~522_combout ;
wire \imem|RAM~523_combout ;
wire \imem|RAM~524_combout ;
wire \imem|RAM~525_combout ;
wire \imem|RAM~526_combout ;
wire \imem|RAM~527_combout ;
wire \imem|RAM~532_combout ;
wire \imem|RAM~528_combout ;
wire \imem|RAM~530_combout ;
wire \imem|RAM~529_combout ;
wire \imem|RAM~531_combout ;
wire \imem|RAM~533_combout ;
wire \imem|RAM~534_combout ;
wire \imem|RAM~540_combout ;
wire \CPU_RISCV|RD[1]~10_combout ;
wire \CPU_RISCV|reg_write~1_combout ;
wire \CPU_RISCV|RD[2]~11_combout ;
wire \CPU_RISCV|RD[3]~12_combout ;
wire \CPU_RISCV|regs|rf~2734_combout ;
wire \CPU_RISCV|regs|rf~2750_combout ;
wire \CPU_RISCV|regs|rf~463_q ;
wire \CPU_RISCV|regs|rf~495feeder_combout ;
wire \CPU_RISCV|regs|rf~2741_combout ;
wire \CPU_RISCV|regs|rf~2752_combout ;
wire \CPU_RISCV|regs|rf~495_q ;
wire \CPU_RISCV|regs|rf~2740_combout ;
wire \CPU_RISCV|regs|rf~2751_combout ;
wire \CPU_RISCV|regs|rf~399_q ;
wire \CPU_RISCV|RS2[1]~6_combout ;
wire \CPU_RISCV|RS2[1]~7_combout ;
wire \CPU_RISCV|RS2[0]~8_combout ;
wire \CPU_RISCV|RS2[0]~9_combout ;
wire \CPU_RISCV|regs|rf~2737_combout ;
wire \CPU_RISCV|regs|rf~2749_combout ;
wire \CPU_RISCV|regs|rf~431_q ;
wire \CPU_RISCV|regs|rf~2138_combout ;
wire \CPU_RISCV|regs|rf~2139_combout ;
wire \CPU_RISCV|regs|rf~1167_combout ;
wire \CPU_RISCV|regs|rf~1387_combout ;
wire \CPU_RISCV|regs|rf~2791_combout ;
wire \CPU_RISCV|regs|rf~239_q ;
wire \CPU_RISCV|regs|rf~1257_combout ;
wire \CPU_RISCV|regs|rf~1254_combout ;
wire \CPU_RISCV|regs|rf~2784_combout ;
wire \CPU_RISCV|regs|rf~143_q ;
wire \CPU_RISCV|regs|rf~2779_combout ;
wire \CPU_RISCV|regs|rf~175_q ;
wire \CPU_RISCV|regs|rf~2131_combout ;
wire \CPU_RISCV|regs|rf~2731_combout ;
wire \CPU_RISCV|regs|rf~2746_combout ;
wire \CPU_RISCV|regs|rf~207_q ;
wire \CPU_RISCV|regs|rf~2132_combout ;
wire \CPU_RISCV|regs|rf~1352_combout ;
wire \CPU_RISCV|regs|rf~1349_combout ;
wire \CPU_RISCV|regs|rf~2789_combout ;
wire \CPU_RISCV|regs|rf~367_q ;
wire \CPU_RISCV|regs|rf~2736_combout ;
wire \CPU_RISCV|regs|rf~2744_combout ;
wire \CPU_RISCV|regs|rf~303_q ;
wire \CPU_RISCV|regs|rf~2738_combout ;
wire \CPU_RISCV|regs|rf~2745_combout ;
wire \CPU_RISCV|regs|rf~271_q ;
wire \CPU_RISCV|regs|rf~2133_combout ;
wire \CPU_RISCV|regs|rf~2134_combout ;
wire \CPU_RISCV|regs|rf~1425_combout ;
wire \CPU_RISCV|regs|rf~2793_combout ;
wire \CPU_RISCV|regs|rf~111_q ;
wire \CPU_RISCV|regs|rf~2794_combout ;
wire \CPU_RISCV|regs|rf~2795_combout ;
wire \CPU_RISCV|regs|rf~2781_combout ;
wire \CPU_RISCV|regs|rf~47_q ;
wire \CPU_RISCV|regs|rf~2739_combout ;
wire \CPU_RISCV|regs|rf~2748_combout ;
wire \CPU_RISCV|regs|rf~15_q ;
wire \CPU_RISCV|regs|rf~2733_combout ;
wire \CPU_RISCV|regs|rf~2747_combout ;
wire \CPU_RISCV|regs|rf~79_q ;
wire \CPU_RISCV|regs|rf~2135_combout ;
wire \CPU_RISCV|regs|rf~2136_combout ;
wire \CPU_RISCV|regs|rf~2137_combout ;
wire \CPU_RISCV|regs|rf~2140_combout ;
wire \CPU_RISCV|regs|rf~1238_combout ;
wire \CPU_RISCV|regs|rf~1311_combout ;
wire \CPU_RISCV|regs|rf~2787_combout ;
wire \CPU_RISCV|regs|rf~911_q ;
wire \CPU_RISCV|regs|rf~1273_combout ;
wire \CPU_RISCV|regs|rf~2785_combout ;
wire \CPU_RISCV|regs|rf~783_q ;
wire \CPU_RISCV|regs|rf~1295_combout ;
wire \CPU_RISCV|regs|rf~1292_combout ;
wire \CPU_RISCV|regs|rf~2786_combout ;
wire \CPU_RISCV|regs|rf~527_q ;
wire \CPU_RISCV|regs|rf~2783_combout ;
wire \CPU_RISCV|regs|rf~655_q ;
wire \CPU_RISCV|regs|rf~2125_combout ;
wire \CPU_RISCV|regs|rf~2126_combout ;
wire \CPU_RISCV|regs|rf~2735_combout ;
wire \CPU_RISCV|regs|rf~975_q ;
wire \CPU_RISCV|regs|rf~1072_combout ;
wire \CPU_RISCV|regs|rf~1088_combout ;
wire \CPU_RISCV|regs|rf~2775_combout ;
wire \CPU_RISCV|regs|rf~847_q ;
wire \CPU_RISCV|regs|rf~2776_combout ;
wire \CPU_RISCV|regs|rf~591_q ;
wire \CPU_RISCV|regs|rf~1145_combout ;
wire \CPU_RISCV|regs|rf~2774_combout ;
wire \CPU_RISCV|regs|rf~719_q ;
wire \CPU_RISCV|regs|rf~2123_combout ;
wire \CPU_RISCV|regs|rf~2124_combout ;
wire \CPU_RISCV|regs|rf~2127_combout ;
wire \CPU_RISCV|regs|rf~2742_combout ;
wire \CPU_RISCV|regs|rf~1007_q ;
wire \CPU_RISCV|regs|rf~2792_combout ;
wire \CPU_RISCV|regs|rf~623_q ;
wire \CPU_RISCV|regs|rf~2788_combout ;
wire \CPU_RISCV|regs|rf~879_q ;
wire \CPU_RISCV|regs|rf~2128_combout ;
wire \CPU_RISCV|regs|rf~2790_combout ;
wire \CPU_RISCV|regs|rf~751_q ;
wire \CPU_RISCV|regs|rf~2129_combout ;
wire \CPU_RISCV|regs|rf~2782_combout ;
wire \CPU_RISCV|regs|rf~943_q ;
wire \CPU_RISCV|regs|rf~687feeder_combout ;
wire \CPU_RISCV|regs|rf~2778_combout ;
wire \CPU_RISCV|regs|rf~687_q ;
wire \CPU_RISCV|regs|rf~559feeder_combout ;
wire \CPU_RISCV|regs|rf~2780_combout ;
wire \CPU_RISCV|regs|rf~559_q ;
wire \CPU_RISCV|regs|rf~2777_combout ;
wire \CPU_RISCV|regs|rf~815_q ;
wire \CPU_RISCV|regs|rf~2121_combout ;
wire \CPU_RISCV|regs|rf~2122_combout ;
wire \CPU_RISCV|regs|rf~2130_combout ;
wire \CPU_RISCV|regs|rd2[15]~17_combout ;
wire \CPU_RISCV|regs|rf~2108_combout ;
wire \CPU_RISCV|regs|rf~2109_combout ;
wire \CPU_RISCV|regs|rf~2105_combout ;
wire \CPU_RISCV|regs|rf~2106_combout ;
wire \CPU_RISCV|regs|rf~2103_combout ;
wire \CPU_RISCV|regs|rf~2104_combout ;
wire \CPU_RISCV|regs|rf~2107_combout ;
wire \CPU_RISCV|regs|rf~2101_combout ;
wire \CPU_RISCV|regs|rf~2102_combout ;
wire \CPU_RISCV|regs|rf~2110_combout ;
wire \CPU_RISCV|regs|rd1[15]~16_combout ;
wire \CPU_RISCV|regs|rf~302_q ;
wire \CPU_RISCV|regs|rf~366_q ;
wire \CPU_RISCV|regs|rf~270feeder_combout ;
wire \CPU_RISCV|regs|rf~270_q ;
wire \CPU_RISCV|regs|rf~2153_combout ;
wire \CPU_RISCV|regs|rf~2154_combout ;
wire \CPU_RISCV|regs|rf~46_q ;
wire \CPU_RISCV|regs|rf~14feeder_combout ;
wire \CPU_RISCV|regs|rf~14_q ;
wire \CPU_RISCV|regs|rf~78_q ;
wire \CPU_RISCV|regs|rf~2155_combout ;
wire \CPU_RISCV|regs|rf~110_q ;
wire \CPU_RISCV|regs|rf~2156_combout ;
wire \CPU_RISCV|regs|rf~2157_combout ;
wire \CPU_RISCV|regs|rf~206_q ;
wire \CPU_RISCV|regs|rf~174_q ;
wire \CPU_RISCV|regs|rf~142_q ;
wire \CPU_RISCV|regs|rf~2151_combout ;
wire \CPU_RISCV|regs|rf~238_q ;
wire \CPU_RISCV|regs|rf~2152_combout ;
wire \CPU_RISCV|regs|rf~494_q ;
wire \CPU_RISCV|regs|rf~462_q ;
wire \CPU_RISCV|regs|rf~430_q ;
wire \CPU_RISCV|regs|rf~398_q ;
wire \CPU_RISCV|regs|rf~2158_combout ;
wire \CPU_RISCV|regs|rf~2159_combout ;
wire \CPU_RISCV|regs|rf~2160_combout ;
wire \CPU_RISCV|regs|rf~814_q ;
wire \CPU_RISCV|regs|rf~558_q ;
wire \CPU_RISCV|regs|rf~2141_combout ;
wire \CPU_RISCV|regs|rf~942_q ;
wire \CPU_RISCV|regs|rf~686_q ;
wire \CPU_RISCV|regs|rf~2142_combout ;
wire \CPU_RISCV|regs|rf~878_q ;
wire \CPU_RISCV|regs|rf~622_q ;
wire \CPU_RISCV|regs|rf~2148_combout ;
wire \CPU_RISCV|regs|rf~1006_q ;
wire \CPU_RISCV|regs|rf~750_q ;
wire \CPU_RISCV|regs|rf~2149_combout ;
wire \CPU_RISCV|regs|rf~846_q ;
wire \CPU_RISCV|regs|rf~974_q ;
wire \CPU_RISCV|regs|rf~718_q ;
wire \CPU_RISCV|regs|rf~590feeder_combout ;
wire \CPU_RISCV|regs|rf~590_q ;
wire \CPU_RISCV|regs|rf~2143_combout ;
wire \CPU_RISCV|regs|rf~2144_combout ;
wire \CPU_RISCV|regs|rf~782_q ;
wire \CPU_RISCV|regs|rf~910_q ;
wire \CPU_RISCV|regs|rf~654_q ;
wire \CPU_RISCV|regs|rf~526_q ;
wire \CPU_RISCV|regs|rf~2145_combout ;
wire \CPU_RISCV|regs|rf~2146_combout ;
wire \CPU_RISCV|regs|rf~2147_combout ;
wire \CPU_RISCV|regs|rf~2150_combout ;
wire \CPU_RISCV|regs|rd1[14]~17_combout ;
wire \CPU_RISCV|regs|rf~717_q ;
wire \CPU_RISCV|regs|rf~973_q ;
wire \CPU_RISCV|regs|rf~589_q ;
wire \CPU_RISCV|regs|rf~845_q ;
wire \CPU_RISCV|regs|rf~2181_combout ;
wire \CPU_RISCV|regs|rf~2182_combout ;
wire \CPU_RISCV|regs|rf~813_q ;
wire \CPU_RISCV|regs|rf~941_q ;
wire \CPU_RISCV|regs|rf~685_q ;
wire \CPU_RISCV|regs|rf~557_q ;
wire \CPU_RISCV|regs|rf~2183_combout ;
wire \CPU_RISCV|regs|rf~2184_combout ;
wire \CPU_RISCV|regs|rf~653_q ;
wire \CPU_RISCV|regs|rf~781_q ;
wire \CPU_RISCV|regs|rf~525_q ;
wire \CPU_RISCV|regs|rf~2185_combout ;
wire \CPU_RISCV|regs|rf~2186_combout ;
wire \CPU_RISCV|regs|rf~2187_combout ;
wire \CPU_RISCV|regs|rf~877_q ;
wire \CPU_RISCV|regs|rf~1005_q ;
wire \CPU_RISCV|regs|rf~749_q ;
wire \CPU_RISCV|regs|rf~621_q ;
wire \CPU_RISCV|regs|rf~2188_combout ;
wire \CPU_RISCV|regs|rf~2189_combout ;
wire \CPU_RISCV|regs|rf~2190_combout ;
wire \CPU_RISCV|regs|rf~301_q ;
wire \CPU_RISCV|regs|rf~269_q ;
wire \CPU_RISCV|regs|rf~2191_combout ;
wire \CPU_RISCV|regs|rf~2732_combout ;
wire \CPU_RISCV|regs|rf~2743_combout ;
wire \CPU_RISCV|regs|rf~333_q ;
wire \CPU_RISCV|regs|rf~365_q ;
wire \CPU_RISCV|regs|rf~2192_combout ;
wire \CPU_RISCV|regs|rf~493_q ;
wire \CPU_RISCV|regs|rf~429_q ;
wire \CPU_RISCV|regs|rf~461_q ;
wire \CPU_RISCV|regs|rf~397_q ;
wire \CPU_RISCV|regs|rf~2198_combout ;
wire \CPU_RISCV|regs|rf~2199_combout ;
wire \CPU_RISCV|regs|rf~173_q ;
wire \CPU_RISCV|regs|rf~237_q ;
wire \CPU_RISCV|regs|rf~205_q ;
wire \CPU_RISCV|regs|rf~141_q ;
wire \CPU_RISCV|regs|rf~2193_combout ;
wire \CPU_RISCV|regs|rf~2194_combout ;
wire \CPU_RISCV|regs|rf~77_q ;
wire \CPU_RISCV|regs|rf~109_q ;
wire \CPU_RISCV|regs|rf~13_q ;
wire \CPU_RISCV|regs|rf~45_q ;
wire \CPU_RISCV|regs|rf~2195_combout ;
wire \CPU_RISCV|regs|rf~2196_combout ;
wire \CPU_RISCV|regs|rf~2197_combout ;
wire \CPU_RISCV|regs|rf~2200_combout ;
wire \CPU_RISCV|regs|rf~2757_combout ;
wire \CPU_RISCV|Equal16~15_combout ;
wire \CPU_RISCV|imm[30]~26_combout ;
wire \CPU_RISCV|RS2~11_combout ;
wire \CPU_RISCV|imm[12]~44_combout ;
wire \CPU_RISCV|imm[13]~51_combout ;
wire \CPU_RISCV|comb~23_combout ;
wire \CPU_RISCV|comb~16_combout ;
wire \CPU_RISCV|comb~13_combout ;
wire \CPU_RISCV|comb~211_combout ;
wire \CPU_RISCV|result~2_combout ;
wire \CPU_RISCV|comb~210_combout ;
wire \CPU_RISCV|comb~27_combout ;
wire \CPU_RISCV|comb~50_combout ;
wire \CPU_RISCV|Add0~38 ;
wire \CPU_RISCV|Add0~45_combout ;
wire \imem|RAM~1229_combout ;
wire \CPU_RISCV|Equal8~0_combout ;
wire \CPU_RISCV|imm[2]~38_combout ;
wire \CPU_RISCV|imm[11]~53_combout ;
wire \CPU_RISCV|imm[11]~54_combout ;
wire \CPU_RISCV|imm[10]~22_combout ;
wire \CPU_RISCV|imm[9]~11_combout ;
wire \CPU_RISCV|imm[8]~12_combout ;
wire \CPU_RISCV|imm[7]~13_combout ;
wire \CPU_RISCV|imm[6]~14_combout ;
wire \CPU_RISCV|imm[2]~16_combout ;
wire \imem|RAM~1196_combout ;
wire \CPU_RISCV|imm[4]~17_combout ;
wire \imem|RAM~1104_combout ;
wire \CPU_RISCV|imm[3]~18_combout ;
wire \imem|RAM~1055_combout ;
wire \CPU_RISCV|imm[2]~19_combout ;
wire \imem|RAM~565_combout ;
wire \CPU_RISCV|imm[1]~20_combout ;
wire \dmem|RAM~1feeder_combout ;
wire \dmem|RAM~1_q ;
wire \CPU_RISCV|regs|rf~993feeder_combout ;
wire \CPU_RISCV|regs|rf~993_q ;
wire \CPU_RISCV|regs|rf~609feeder_combout ;
wire \CPU_RISCV|regs|rf~609_q ;
wire \CPU_RISCV|regs|rf~2692_combout ;
wire \CPU_RISCV|regs|rf~737_q ;
wire \CPU_RISCV|regs|rf~2693_combout ;
wire \CPU_RISCV|regs|rf~897_q ;
wire \CPU_RISCV|regs|rf~769_q ;
wire \CPU_RISCV|regs|rf~513_q ;
wire \CPU_RISCV|regs|rf~641_q ;
wire \CPU_RISCV|regs|rf~2689_combout ;
wire \CPU_RISCV|regs|rf~2690_combout ;
wire \CPU_RISCV|regs|rf~833_q ;
wire \CPU_RISCV|regs|rf~961_q ;
wire \CPU_RISCV|regs|rf~705_q ;
wire \CPU_RISCV|regs|rf~577_q ;
wire \CPU_RISCV|regs|rf~2687_combout ;
wire \CPU_RISCV|regs|rf~2688_combout ;
wire \CPU_RISCV|regs|rf~2691_combout ;
wire \CPU_RISCV|regs|rf~929_q ;
wire \CPU_RISCV|regs|rf~673_q ;
wire \CPU_RISCV|regs|rf~545_q ;
wire \CPU_RISCV|regs|rf~801_q ;
wire \CPU_RISCV|regs|rf~2685_combout ;
wire \CPU_RISCV|regs|rf~2686_combout ;
wire \CPU_RISCV|regs|rf~2694_combout ;
wire \CPU_RISCV|regs|rf~129feeder_combout ;
wire \CPU_RISCV|regs|rf~129_q ;
wire \CPU_RISCV|regs|rf~161_q ;
wire \CPU_RISCV|regs|rf~2695_combout ;
wire \CPU_RISCV|regs|rf~225feeder_combout ;
wire \CPU_RISCV|regs|rf~225_q ;
wire \CPU_RISCV|regs|rf~193_q ;
wire \CPU_RISCV|regs|rf~2696_combout ;
wire \CPU_RISCV|regs|rf~481_q ;
wire \CPU_RISCV|regs|rf~385_q ;
wire \CPU_RISCV|regs|rf~417_q ;
wire \CPU_RISCV|regs|rf~2702_combout ;
wire \CPU_RISCV|regs|rf~449_q ;
wire \CPU_RISCV|regs|rf~2703_combout ;
wire \CPU_RISCV|regs|rf~33_q ;
wire \CPU_RISCV|regs|rf~97_q ;
wire \CPU_RISCV|regs|rf~1_q ;
wire \CPU_RISCV|regs|rf~65_q ;
wire \CPU_RISCV|regs|rf~2699_combout ;
wire \CPU_RISCV|regs|rf~2700_combout ;
wire \CPU_RISCV|regs|rf~289_q ;
wire \CPU_RISCV|regs|rf~353_q ;
wire \CPU_RISCV|regs|rf~257feeder_combout ;
wire \CPU_RISCV|regs|rf~257_q ;
wire \CPU_RISCV|regs|rf~321_q ;
wire \CPU_RISCV|regs|rf~2697_combout ;
wire \CPU_RISCV|regs|rf~2698_combout ;
wire \CPU_RISCV|regs|rf~2701_combout ;
wire \CPU_RISCV|regs|rf~2704_combout ;
wire \CPU_RISCV|regs|rd2[1]~31_combout ;
wire \dmem|RAM~65621_combout ;
wire \dmem|RAM~0_q ;
wire \CPU_RISCV|regs|rf~224_q ;
wire \CPU_RISCV|regs|rf~192_q ;
wire \CPU_RISCV|regs|rf~128feeder_combout ;
wire \CPU_RISCV|regs|rf~128_q ;
wire \CPU_RISCV|regs|rf~160_q ;
wire \CPU_RISCV|regs|rf~2721_combout ;
wire \CPU_RISCV|regs|rf~2722_combout ;
wire \CPU_RISCV|regs|rf~96_q ;
wire \CPU_RISCV|regs|rf~32feeder_combout ;
wire \CPU_RISCV|regs|rf~32_q ;
wire \CPU_RISCV|regs|rf~0feeder_combout ;
wire \CPU_RISCV|regs|rf~0_q ;
wire \CPU_RISCV|regs|rf~2725_combout ;
wire \CPU_RISCV|regs|rf~2726_combout ;
wire \CPU_RISCV|regs|rf~288feeder_combout ;
wire \CPU_RISCV|regs|rf~288_q ;
wire \CPU_RISCV|regs|rf~256_q ;
wire \CPU_RISCV|regs|rf~320feeder_combout ;
wire \CPU_RISCV|regs|rf~320_q ;
wire \CPU_RISCV|regs|rf~352feeder_combout ;
wire \CPU_RISCV|regs|rf~352_q ;
wire \CPU_RISCV|regs|rf~2723_combout ;
wire \CPU_RISCV|regs|rf~2724_combout ;
wire \CPU_RISCV|regs|rf~2727_combout ;
wire \CPU_RISCV|regs|rf~480_q ;
wire \CPU_RISCV|regs|rf~448_q ;
wire \CPU_RISCV|regs|rf~384_q ;
wire \CPU_RISCV|regs|rf~416_q ;
wire \CPU_RISCV|regs|rf~2728_combout ;
wire \CPU_RISCV|regs|rf~2729_combout ;
wire \CPU_RISCV|regs|rf~2730_combout ;
wire \CPU_RISCV|regs|rf~736_q ;
wire \CPU_RISCV|regs|rf~992_q ;
wire \CPU_RISCV|regs|rf~864_q ;
wire \CPU_RISCV|regs|rf~608_q ;
wire \CPU_RISCV|regs|rf~2718_combout ;
wire \CPU_RISCV|regs|rf~2719_combout ;
wire \CPU_RISCV|regs|rf~544_q ;
wire \CPU_RISCV|regs|rf~928feeder_combout ;
wire \CPU_RISCV|regs|rf~928_q ;
wire \CPU_RISCV|regs|rf~800_q ;
wire \CPU_RISCV|regs|rf~2705_combout ;
wire \CPU_RISCV|regs|rf~672_q ;
wire \CPU_RISCV|regs|rf~2706_combout ;
wire \CPU_RISCV|regs|rf~576_q ;
wire \CPU_RISCV|regs|rf~2707_combout ;
wire \CPU_RISCV|regs|rf~832feeder_combout ;
wire \CPU_RISCV|regs|rf~832_q ;
wire \CPU_RISCV|regs|rf~704feeder_combout ;
wire \CPU_RISCV|regs|rf~704_q ;
wire \CPU_RISCV|regs|rf~2708_combout ;
wire \CPU_RISCV|regs|rf~2709_combout ;
wire \CPU_RISCV|regs|rf~960_q ;
wire \CPU_RISCV|regs|rf~2710_combout ;
wire \CPU_RISCV|regs|rf~2711_combout ;
wire \CPU_RISCV|regs|rf~2712_combout ;
wire \CPU_RISCV|regs|rf~768feeder_combout ;
wire \CPU_RISCV|regs|rf~768_q ;
wire \CPU_RISCV|regs|rf~896_q ;
wire \CPU_RISCV|regs|rf~512_q ;
wire \CPU_RISCV|regs|rf~2713_combout ;
wire \CPU_RISCV|regs|rf~640feeder_combout ;
wire \CPU_RISCV|regs|rf~640_q ;
wire \CPU_RISCV|regs|rf~2714_combout ;
wire \CPU_RISCV|regs|rf~2715_combout ;
wire \CPU_RISCV|regs|rf~2716_combout ;
wire \CPU_RISCV|regs|rf~2717_combout ;
wire \CPU_RISCV|regs|rf~2720_combout ;
wire \CPU_RISCV|regs|rd1[0]~31_combout ;
wire \CPU_RISCV|Add1~0_combout ;
wire \CPU_RISCV|imm[0]~21_combout ;
wire \CPU_RISCV|Add2~0_combout ;
wire \CPU_RISCV|next_pc[0]~1_combout ;
wire \SW[0]~input_o ;
wire \CPU_RISCV|pc[21]~0_combout ;
wire \CPU_RISCV|comb~39_combout ;
wire \CPU_RISCV|comb~28_combout ;
wire \CPU_RISCV|comb~29_combout ;
wire \CPU_RISCV|RS1~9_combout ;
wire \CPU_RISCV|imm[31]~23_combout ;
wire \CPU_RISCV|regs|rf~831_q ;
wire \CPU_RISCV|regs|rf~959_q ;
wire \CPU_RISCV|regs|rf~703_q ;
wire \CPU_RISCV|regs|rf~575_q ;
wire \CPU_RISCV|regs|rf~1483_combout ;
wire \CPU_RISCV|regs|rf~1484_combout ;
wire \CPU_RISCV|regs|rf~927_q ;
wire \CPU_RISCV|regs|rf~671_q ;
wire \CPU_RISCV|regs|rf~543_q ;
wire \CPU_RISCV|regs|rf~799_q ;
wire \CPU_RISCV|regs|rf~1485_combout ;
wire \CPU_RISCV|regs|rf~1486_combout ;
wire \CPU_RISCV|regs|rf~1487_combout ;
wire \CPU_RISCV|regs|rf~1023_q ;
wire \CPU_RISCV|regs|rf~767_q ;
wire \CPU_RISCV|regs|rf~639_q ;
wire \CPU_RISCV|regs|rf~1488_combout ;
wire \CPU_RISCV|regs|rf~895_q ;
wire \CPU_RISCV|regs|rf~1489_combout ;
wire \CPU_RISCV|regs|rf~991_q ;
wire \CPU_RISCV|regs|rf~735_q ;
wire \CPU_RISCV|regs|rf~607_q ;
wire \CPU_RISCV|regs|rf~863_q ;
wire \CPU_RISCV|regs|rf~1481_combout ;
wire \CPU_RISCV|regs|rf~1482_combout ;
wire \CPU_RISCV|regs|rf~1490_combout ;
wire \CPU_RISCV|regs|rf~511_q ;
wire \CPU_RISCV|regs|rf~415feeder_combout ;
wire \CPU_RISCV|regs|rf~415_q ;
wire \CPU_RISCV|regs|rf~479_q ;
wire \CPU_RISCV|regs|rf~1498_combout ;
wire \CPU_RISCV|regs|rf~447_q ;
wire \CPU_RISCV|regs|rf~1499_combout ;
wire \CPU_RISCV|regs|rf~191_q ;
wire \CPU_RISCV|regs|rf~223_q ;
wire \CPU_RISCV|regs|rf~1493_combout ;
wire \CPU_RISCV|regs|rf~255_q ;
wire \CPU_RISCV|regs|rf~1494_combout ;
wire \CPU_RISCV|regs|rf~95_q ;
wire \CPU_RISCV|regs|rf~127_q ;
wire \CPU_RISCV|regs|rf~63_q ;
wire \CPU_RISCV|regs|rf~31_q ;
wire \CPU_RISCV|regs|rf~1495_combout ;
wire \CPU_RISCV|regs|rf~1496_combout ;
wire \CPU_RISCV|regs|rf~1497_combout ;
wire \CPU_RISCV|regs|rf~383_q ;
wire \CPU_RISCV|regs|rf~351_q ;
wire \CPU_RISCV|regs|rf~287_q ;
wire \CPU_RISCV|regs|rf~319_q ;
wire \CPU_RISCV|regs|rf~1491_combout ;
wire \CPU_RISCV|regs|rf~1492_combout ;
wire \CPU_RISCV|regs|rf~1500_combout ;
wire \CPU_RISCV|regs|rd1[31]~0_combout ;
wire \CPU_RISCV|Equal16~37_combout ;
wire \CPU_RISCV|comb~207_combout ;
wire \CPU_RISCV|imm[30]~25_combout ;
wire \CPU_RISCV|imm[30]~24_combout ;
wire \CPU_RISCV|imm[30]~27_combout ;
wire \CPU_RISCV|regs|rf~286_q ;
wire \CPU_RISCV|regs|rf~318_q ;
wire \CPU_RISCV|regs|rf~1531_combout ;
wire \CPU_RISCV|regs|rf~382_q ;
wire \CPU_RISCV|regs|rf~350_q ;
wire \CPU_RISCV|regs|rf~1532_combout ;
wire \CPU_RISCV|regs|rf~510_q ;
wire \CPU_RISCV|regs|rf~446_q ;
wire \CPU_RISCV|regs|rf~414_q ;
wire \CPU_RISCV|regs|rf~478_q ;
wire \CPU_RISCV|regs|rf~1538_combout ;
wire \CPU_RISCV|regs|rf~1539_combout ;
wire \CPU_RISCV|regs|rf~190_q ;
wire \CPU_RISCV|regs|rf~222_q ;
wire \CPU_RISCV|regs|rf~158_q ;
wire \CPU_RISCV|regs|rf~1533_combout ;
wire \CPU_RISCV|regs|rf~1534_combout ;
wire \CPU_RISCV|regs|rf~62_q ;
wire \CPU_RISCV|regs|rf~30_q ;
wire \CPU_RISCV|regs|rf~1535_combout ;
wire \CPU_RISCV|regs|rf~126_q ;
wire \CPU_RISCV|regs|rf~94_q ;
wire \CPU_RISCV|regs|rf~1536_combout ;
wire \CPU_RISCV|regs|rf~1537_combout ;
wire \CPU_RISCV|regs|rf~1540_combout ;
wire \CPU_RISCV|regs|rf~1022_q ;
wire \CPU_RISCV|regs|rf~638_q ;
wire \CPU_RISCV|regs|rf~766_q ;
wire \CPU_RISCV|regs|rf~1528_combout ;
wire \CPU_RISCV|regs|rf~894_q ;
wire \CPU_RISCV|regs|rf~1529_combout ;
wire \CPU_RISCV|regs|rf~990_q ;
wire \CPU_RISCV|regs|rf~734_q ;
wire \CPU_RISCV|regs|rf~606_q ;
wire \CPU_RISCV|regs|rf~862_q ;
wire \CPU_RISCV|regs|rf~1521_combout ;
wire \CPU_RISCV|regs|rf~1522_combout ;
wire \CPU_RISCV|regs|rf~926_q ;
wire \CPU_RISCV|regs|rf~542_q ;
wire \CPU_RISCV|regs|rf~798_q ;
wire \CPU_RISCV|regs|rf~1525_combout ;
wire \CPU_RISCV|regs|rf~670_q ;
wire \CPU_RISCV|regs|rf~1526_combout ;
wire \CPU_RISCV|regs|rf~830_q ;
wire \CPU_RISCV|regs|rf~958_q ;
wire \CPU_RISCV|regs|rf~702_q ;
wire \CPU_RISCV|regs|rf~574_q ;
wire \CPU_RISCV|regs|rf~1523_combout ;
wire \CPU_RISCV|regs|rf~1524_combout ;
wire \CPU_RISCV|regs|rf~1527_combout ;
wire \CPU_RISCV|regs|rf~1530_combout ;
wire \CPU_RISCV|regs|rd2[30]~2_combout ;
wire \CPU_RISCV|comb~49_combout ;
wire \CPU_RISCV|comb~48_combout ;
wire \CPU_RISCV|ShiftLeft0~62_combout ;
wire \CPU_RISCV|comb~30_combout ;
wire \dmem|RAM~4feeder_combout ;
wire \dmem|RAM~4_q ;
wire \CPU_RISCV|regs|rf~580_q ;
wire \CPU_RISCV|regs|rf~708_q ;
wire \CPU_RISCV|regs|rf~2543_combout ;
wire \CPU_RISCV|regs|rf~964_q ;
wire \CPU_RISCV|regs|rf~836_q ;
wire \CPU_RISCV|regs|rf~2544_combout ;
wire \CPU_RISCV|regs|rf~516feeder_combout ;
wire \CPU_RISCV|regs|rf~516_q ;
wire \CPU_RISCV|regs|rf~644_q ;
wire \CPU_RISCV|regs|rf~2545_combout ;
wire \CPU_RISCV|regs|rf~900feeder_combout ;
wire \CPU_RISCV|regs|rf~900_q ;
wire \CPU_RISCV|regs|rf~772_q ;
wire \CPU_RISCV|regs|rf~2546_combout ;
wire \CPU_RISCV|regs|rf~2547_combout ;
wire \CPU_RISCV|regs|rf~868_q ;
wire \CPU_RISCV|regs|rf~612_q ;
wire \CPU_RISCV|regs|rf~2548_combout ;
wire \CPU_RISCV|regs|rf~996_q ;
wire \CPU_RISCV|regs|rf~740_q ;
wire \CPU_RISCV|regs|rf~2549_combout ;
wire \CPU_RISCV|regs|rf~932_q ;
wire \CPU_RISCV|regs|rf~676_q ;
wire \CPU_RISCV|regs|rf~548feeder_combout ;
wire \CPU_RISCV|regs|rf~548_q ;
wire \CPU_RISCV|regs|rf~804_q ;
wire \CPU_RISCV|regs|rf~2541_combout ;
wire \CPU_RISCV|regs|rf~2542_combout ;
wire \CPU_RISCV|regs|rf~2550_combout ;
wire \CPU_RISCV|regs|rd1[4]~27_combout ;
wire \CPU_RISCV|regs|rf~99_q ;
wire \CPU_RISCV|regs|rf~35_q ;
wire \CPU_RISCV|regs|rf~3_q ;
wire \CPU_RISCV|regs|rf~67_q ;
wire \CPU_RISCV|regs|rf~2615_combout ;
wire \CPU_RISCV|regs|rf~2616_combout ;
wire \CPU_RISCV|regs|rf~291_q ;
wire \CPU_RISCV|regs|rf~355_q ;
wire \CPU_RISCV|regs|rf~323_q ;
wire \CPU_RISCV|regs|rf~2613_combout ;
wire \CPU_RISCV|regs|rf~2614_combout ;
wire \CPU_RISCV|regs|rf~2617_combout ;
wire \CPU_RISCV|regs|rf~227_q ;
wire \CPU_RISCV|regs|rf~195_q ;
wire \CPU_RISCV|regs|rf~131_q ;
wire \CPU_RISCV|regs|rf~163_q ;
wire \CPU_RISCV|regs|rf~2611_combout ;
wire \CPU_RISCV|regs|rf~2612_combout ;
wire \CPU_RISCV|regs|rf~483feeder_combout ;
wire \CPU_RISCV|regs|rf~483_q ;
wire \CPU_RISCV|regs|rf~451_q ;
wire \CPU_RISCV|regs|rf~387feeder_combout ;
wire \CPU_RISCV|regs|rf~387_q ;
wire \CPU_RISCV|regs|rf~419_q ;
wire \CPU_RISCV|regs|rf~2618_combout ;
wire \CPU_RISCV|regs|rf~2619_combout ;
wire \CPU_RISCV|regs|rf~2620_combout ;
wire \CPU_RISCV|regs|rf~995_q ;
wire \CPU_RISCV|regs|rf~739_q ;
wire \CPU_RISCV|regs|rf~611_q ;
wire \CPU_RISCV|regs|rf~867_q ;
wire \CPU_RISCV|regs|rf~2608_combout ;
wire \CPU_RISCV|regs|rf~2609_combout ;
wire \CPU_RISCV|regs|rf~931_q ;
wire \CPU_RISCV|regs|rf~675_q ;
wire \CPU_RISCV|regs|rf~547_q ;
wire \CPU_RISCV|regs|rf~803_q ;
wire \CPU_RISCV|regs|rf~2601_combout ;
wire \CPU_RISCV|regs|rf~2602_combout ;
wire \CPU_RISCV|regs|rf~771_q ;
wire \CPU_RISCV|regs|rf~899_q ;
wire \CPU_RISCV|regs|rf~643feeder_combout ;
wire \CPU_RISCV|regs|rf~643_q ;
wire \CPU_RISCV|regs|rf~515feeder_combout ;
wire \CPU_RISCV|regs|rf~515_q ;
wire \CPU_RISCV|regs|rf~2605_combout ;
wire \CPU_RISCV|regs|rf~2606_combout ;
wire \CPU_RISCV|regs|rf~835_q ;
wire \CPU_RISCV|regs|rf~963_q ;
wire \CPU_RISCV|regs|rf~579feeder_combout ;
wire \CPU_RISCV|regs|rf~579_q ;
wire \CPU_RISCV|regs|rf~707_q ;
wire \CPU_RISCV|regs|rf~2603_combout ;
wire \CPU_RISCV|regs|rf~2604_combout ;
wire \CPU_RISCV|regs|rf~2607_combout ;
wire \CPU_RISCV|regs|rf~2610_combout ;
wire \CPU_RISCV|regs|rd2[3]~29_combout ;
wire \dmem|RAM~2feeder_combout ;
wire \dmem|RAM~2_q ;
wire \CPU_RISCV|regs|rf~354feeder_combout ;
wire \CPU_RISCV|regs|rf~354_q ;
wire \CPU_RISCV|regs|rf~322_q ;
wire \CPU_RISCV|regs|rf~290feeder_combout ;
wire \CPU_RISCV|regs|rf~290_q ;
wire \CPU_RISCV|regs|rf~258feeder_combout ;
wire \CPU_RISCV|regs|rf~258_q ;
wire \CPU_RISCV|regs|rf~2651_combout ;
wire \CPU_RISCV|regs|rf~2652_combout ;
wire \CPU_RISCV|regs|rf~162_q ;
wire \CPU_RISCV|regs|rf~226_q ;
wire \CPU_RISCV|regs|rf~194_q ;
wire \CPU_RISCV|regs|rf~130feeder_combout ;
wire \CPU_RISCV|regs|rf~130_q ;
wire \CPU_RISCV|regs|rf~2653_combout ;
wire \CPU_RISCV|regs|rf~2654_combout ;
wire \CPU_RISCV|regs|rf~98_q ;
wire \CPU_RISCV|regs|rf~66_q ;
wire \CPU_RISCV|regs|rf~2_q ;
wire \CPU_RISCV|regs|rf~34_q ;
wire \CPU_RISCV|regs|rf~2655_combout ;
wire \CPU_RISCV|regs|rf~2656_combout ;
wire \CPU_RISCV|regs|rf~2657_combout ;
wire \CPU_RISCV|regs|rf~482_q ;
wire \CPU_RISCV|regs|rf~418feeder_combout ;
wire \CPU_RISCV|regs|rf~418_q ;
wire \CPU_RISCV|regs|rf~386_q ;
wire \CPU_RISCV|regs|rf~450_q ;
wire \CPU_RISCV|regs|rf~2658_combout ;
wire \CPU_RISCV|regs|rf~2659_combout ;
wire \CPU_RISCV|regs|rf~2660_combout ;
wire \CPU_RISCV|regs|rf~578_q ;
wire \CPU_RISCV|regs|rf~834_q ;
wire \CPU_RISCV|regs|rf~2641_combout ;
wire \CPU_RISCV|regs|rf~706_q ;
wire \CPU_RISCV|regs|rf~962_q ;
wire \CPU_RISCV|regs|rf~2642_combout ;
wire \CPU_RISCV|regs|rf~866feeder_combout ;
wire \CPU_RISCV|regs|rf~866_q ;
wire \CPU_RISCV|regs|rf~994_q ;
wire \CPU_RISCV|regs|rf~610_q ;
wire \CPU_RISCV|regs|rf~2648_combout ;
wire \CPU_RISCV|regs|rf~2649_combout ;
wire \CPU_RISCV|regs|rf~802_q ;
wire \CPU_RISCV|regs|rf~546feeder_combout ;
wire \CPU_RISCV|regs|rf~546_q ;
wire \CPU_RISCV|regs|rf~674_q ;
wire \CPU_RISCV|regs|rf~2643_combout ;
wire \CPU_RISCV|regs|rf~930feeder_combout ;
wire \CPU_RISCV|regs|rf~930_q ;
wire \CPU_RISCV|regs|rf~2644_combout ;
wire \CPU_RISCV|regs|rf~898_q ;
wire \CPU_RISCV|regs|rf~642_q ;
wire \CPU_RISCV|regs|rf~770_q ;
wire \CPU_RISCV|regs|rf~514feeder_combout ;
wire \CPU_RISCV|regs|rf~514_q ;
wire \CPU_RISCV|regs|rf~2645_combout ;
wire \CPU_RISCV|regs|rf~2646_combout ;
wire \CPU_RISCV|regs|rf~2647_combout ;
wire \CPU_RISCV|regs|rf~2650_combout ;
wire \CPU_RISCV|regs|rd2[2]~30_combout ;
wire \CPU_RISCV|Add1~3 ;
wire \CPU_RISCV|Add1~4_combout ;
wire \CPU_RISCV|Equal16~6_combout ;
wire \CPU_RISCV|Add3~4_combout ;
wire \CPU_RISCV|ShiftLeft0~141_combout ;
wire \CPU_RISCV|ShiftLeft0~8_combout ;
wire \CPU_RISCV|regs|rf~2765_combout ;
wire \CPU_RISCV|regs|rf~2638_combout ;
wire \CPU_RISCV|regs|rf~2639_combout ;
wire \CPU_RISCV|regs|rf~2631_combout ;
wire \CPU_RISCV|regs|rf~2632_combout ;
wire \CPU_RISCV|regs|rf~2635_combout ;
wire \CPU_RISCV|regs|rf~2636_combout ;
wire \CPU_RISCV|regs|rf~2633_combout ;
wire \CPU_RISCV|regs|rf~2634_combout ;
wire \CPU_RISCV|regs|rf~2637_combout ;
wire \CPU_RISCV|regs|rf~2640_combout ;
wire \CPU_RISCV|regs|rf~2771_combout ;
wire \CPU_RISCV|regs|rf~2671_combout ;
wire \CPU_RISCV|regs|rf~2672_combout ;
wire \CPU_RISCV|regs|rf~2682_combout ;
wire \CPU_RISCV|regs|rf~2683_combout ;
wire \CPU_RISCV|regs|rf~2676_combout ;
wire \CPU_RISCV|regs|rf~2677_combout ;
wire \CPU_RISCV|regs|rf~2678_combout ;
wire \CPU_RISCV|regs|rf~2679_combout ;
wire \CPU_RISCV|regs|rf~2680_combout ;
wire \CPU_RISCV|regs|rf~2673_combout ;
wire \CPU_RISCV|regs|rf~2674_combout ;
wire \CPU_RISCV|regs|rf~2675_combout ;
wire \CPU_RISCV|regs|rf~2681_combout ;
wire \CPU_RISCV|regs|rf~2684_combout ;
wire \CPU_RISCV|regs|rf~2773_combout ;
wire \CPU_RISCV|ShiftLeft0~4_combout ;
wire \CPU_RISCV|ShiftLeft0~55_combout ;
wire \CPU_RISCV|ShiftLeft0~56_combout ;
wire \CPU_RISCV|ShiftLeft0~143_combout ;
wire \CPU_RISCV|comb~197_combout ;
wire \CPU_RISCV|comb~198_combout ;
wire \CPU_RISCV|comb~199_combout ;
wire \CPU_RISCV|comb~200_combout ;
wire \CPU_RISCV|Add2~1 ;
wire \CPU_RISCV|Add2~3 ;
wire \CPU_RISCV|Add2~4_combout ;
wire \CPU_RISCV|comb~201_combout ;
wire \CPU_RISCV|regs|rf~738feeder_combout ;
wire \CPU_RISCV|regs|rf~738_q ;
wire \CPU_RISCV|regs|rf~2628_combout ;
wire \CPU_RISCV|regs|rf~2629_combout ;
wire \CPU_RISCV|regs|rf~2625_combout ;
wire \CPU_RISCV|regs|rf~2626_combout ;
wire \CPU_RISCV|regs|rf~2623_combout ;
wire \CPU_RISCV|regs|rf~2624_combout ;
wire \CPU_RISCV|regs|rf~2627_combout ;
wire \CPU_RISCV|regs|rf~2621_combout ;
wire \CPU_RISCV|regs|rf~2622_combout ;
wire \CPU_RISCV|regs|rf~2630_combout ;
wire \CPU_RISCV|regs|rd1[2]~29_combout ;
wire \CPU_RISCV|Add1~5 ;
wire \CPU_RISCV|Add1~6_combout ;
wire \dmem|RAM~3feeder_combout ;
wire \dmem|RAM~3_q ;
wire \CPU_RISCV|Add2~5 ;
wire \CPU_RISCV|Add2~6_combout ;
wire \CPU_RISCV|Equal16~7_combout ;
wire \CPU_RISCV|Add3~6_combout ;
wire \CPU_RISCV|regs|rf~2588_combout ;
wire \CPU_RISCV|regs|rf~2589_combout ;
wire \CPU_RISCV|regs|rf~2581_combout ;
wire \CPU_RISCV|regs|rf~2582_combout ;
wire \CPU_RISCV|regs|rf~2583_combout ;
wire \CPU_RISCV|regs|rf~2584_combout ;
wire \CPU_RISCV|regs|rf~2585_combout ;
wire \CPU_RISCV|regs|rf~2586_combout ;
wire \CPU_RISCV|regs|rf~2587_combout ;
wire \CPU_RISCV|regs|rf~2590_combout ;
wire \CPU_RISCV|regs|rf~2772_combout ;
wire \CPU_RISCV|ShiftLeft0~23_combout ;
wire \CPU_RISCV|ShiftLeft0~24_combout ;
wire \CPU_RISCV|ShiftLeft0~25_combout ;
wire \CPU_RISCV|comb~192_combout ;
wire \CPU_RISCV|comb~193_combout ;
wire \CPU_RISCV|comb~194_combout ;
wire \CPU_RISCV|comb~195_combout ;
wire \CPU_RISCV|comb~196_combout ;
wire \CPU_RISCV|regs|rf~259_q ;
wire \CPU_RISCV|regs|rf~2591_combout ;
wire \CPU_RISCV|regs|rf~2592_combout ;
wire \CPU_RISCV|regs|rf~2598_combout ;
wire \CPU_RISCV|regs|rf~2599_combout ;
wire \CPU_RISCV|regs|rf~2595_combout ;
wire \CPU_RISCV|regs|rf~2596_combout ;
wire \CPU_RISCV|regs|rf~2593_combout ;
wire \CPU_RISCV|regs|rf~2594_combout ;
wire \CPU_RISCV|regs|rf~2597_combout ;
wire \CPU_RISCV|regs|rf~2600_combout ;
wire \CPU_RISCV|regs|rd1[3]~28_combout ;
wire \CPU_RISCV|Add2~7 ;
wire \CPU_RISCV|Add2~8_combout ;
wire \CPU_RISCV|Add3~8_combout ;
wire \CPU_RISCV|ShiftLeft0~138_combout ;
wire \CPU_RISCV|ShiftLeft0~9_combout ;
wire \CPU_RISCV|ShiftLeft0~95_combout ;
wire \CPU_RISCV|ShiftLeft0~94_combout ;
wire \CPU_RISCV|ShiftLeft0~96_combout ;
wire \CPU_RISCV|ShiftLeft0~97_combout ;
wire \CPU_RISCV|comb~187_combout ;
wire \CPU_RISCV|comb~188_combout ;
wire \CPU_RISCV|regs|rf~356_q ;
wire \CPU_RISCV|regs|rf~260_q ;
wire \CPU_RISCV|regs|rf~292_q ;
wire \CPU_RISCV|regs|rf~2571_combout ;
wire \CPU_RISCV|regs|rf~2572_combout ;
wire \CPU_RISCV|regs|rf~484_q ;
wire \CPU_RISCV|regs|rf~420_q ;
wire \CPU_RISCV|regs|rf~388_q ;
wire \CPU_RISCV|regs|rf~452_q ;
wire \CPU_RISCV|regs|rf~2578_combout ;
wire \CPU_RISCV|regs|rf~2579_combout ;
wire \CPU_RISCV|regs|rf~132feeder_combout ;
wire \CPU_RISCV|regs|rf~132_q ;
wire \CPU_RISCV|regs|rf~196_q ;
wire \CPU_RISCV|regs|rf~2573_combout ;
wire \CPU_RISCV|regs|rf~164_q ;
wire \CPU_RISCV|regs|rf~228_q ;
wire \CPU_RISCV|regs|rf~2574_combout ;
wire \CPU_RISCV|regs|rf~100_q ;
wire \CPU_RISCV|regs|rf~68_q ;
wire \CPU_RISCV|regs|rf~4_q ;
wire \CPU_RISCV|regs|rf~36_q ;
wire \CPU_RISCV|regs|rf~2575_combout ;
wire \CPU_RISCV|regs|rf~2576_combout ;
wire \CPU_RISCV|regs|rf~2577_combout ;
wire \CPU_RISCV|regs|rf~2580_combout ;
wire \CPU_RISCV|regs|rf~2561_combout ;
wire \CPU_RISCV|regs|rf~2562_combout ;
wire \CPU_RISCV|regs|rf~2568_combout ;
wire \CPU_RISCV|regs|rf~2569_combout ;
wire \CPU_RISCV|regs|rf~2565_combout ;
wire \CPU_RISCV|regs|rf~2566_combout ;
wire \CPU_RISCV|regs|rf~2563_combout ;
wire \CPU_RISCV|regs|rf~2564_combout ;
wire \CPU_RISCV|regs|rf~2567_combout ;
wire \CPU_RISCV|regs|rf~2570_combout ;
wire \CPU_RISCV|regs|rd2[4]~28_combout ;
wire \CPU_RISCV|Equal16~1_combout ;
wire \CPU_RISCV|comb~189_combout ;
wire \CPU_RISCV|Add1~7 ;
wire \CPU_RISCV|Add1~8_combout ;
wire \CPU_RISCV|comb~190_combout ;
wire \CPU_RISCV|comb~191_combout ;
wire \CPU_RISCV|regs|rf~324_q ;
wire \CPU_RISCV|regs|rf~2553_combout ;
wire \CPU_RISCV|regs|rf~2554_combout ;
wire \CPU_RISCV|regs|rf~2555_combout ;
wire \CPU_RISCV|regs|rf~2556_combout ;
wire \CPU_RISCV|regs|rf~2557_combout ;
wire \CPU_RISCV|regs|rf~2551_combout ;
wire \CPU_RISCV|regs|rf~2552_combout ;
wire \CPU_RISCV|regs|rf~2558_combout ;
wire \CPU_RISCV|regs|rf~2559_combout ;
wire \CPU_RISCV|regs|rf~2560_combout ;
wire \CPU_RISCV|regs|rf~2753_combout ;
wire \CPU_RISCV|ShiftLeft0~64_combout ;
wire \dmem|RAM~5feeder_combout ;
wire \dmem|RAM~5_q ;
wire \CPU_RISCV|regs|rf~357_q ;
wire \CPU_RISCV|regs|rf~261_q ;
wire \CPU_RISCV|regs|rf~293_q ;
wire \CPU_RISCV|regs|rf~2511_combout ;
wire \CPU_RISCV|regs|rf~325_q ;
wire \CPU_RISCV|regs|rf~2512_combout ;
wire \CPU_RISCV|regs|rf~485_q ;
wire \CPU_RISCV|regs|rf~421_q ;
wire \CPU_RISCV|regs|rf~453feeder_combout ;
wire \CPU_RISCV|regs|rf~453_q ;
wire \CPU_RISCV|regs|rf~389feeder_combout ;
wire \CPU_RISCV|regs|rf~389_q ;
wire \CPU_RISCV|regs|rf~2518_combout ;
wire \CPU_RISCV|regs|rf~2519_combout ;
wire \CPU_RISCV|regs|rf~165_q ;
wire \CPU_RISCV|regs|rf~229_q ;
wire \CPU_RISCV|regs|rf~197_q ;
wire \CPU_RISCV|regs|rf~133_q ;
wire \CPU_RISCV|regs|rf~2513_combout ;
wire \CPU_RISCV|regs|rf~2514_combout ;
wire \CPU_RISCV|regs|rf~69feeder_combout ;
wire \CPU_RISCV|regs|rf~69_q ;
wire \CPU_RISCV|regs|rf~101_q ;
wire \CPU_RISCV|regs|rf~5_q ;
wire \CPU_RISCV|regs|rf~37feeder_combout ;
wire \CPU_RISCV|regs|rf~37_q ;
wire \CPU_RISCV|regs|rf~2515_combout ;
wire \CPU_RISCV|regs|rf~2516_combout ;
wire \CPU_RISCV|regs|rf~2517_combout ;
wire \CPU_RISCV|regs|rf~2520_combout ;
wire \CPU_RISCV|regs|rd1[5]~26_combout ;
wire \CPU_RISCV|regs|rf~741_q ;
wire \CPU_RISCV|regs|rf~869_q ;
wire \CPU_RISCV|regs|rf~613_q ;
wire \CPU_RISCV|regs|rf~2528_combout ;
wire \CPU_RISCV|regs|rf~2529_combout ;
wire \CPU_RISCV|regs|rf~933_q ;
wire \CPU_RISCV|regs|rf~549_q ;
wire \CPU_RISCV|regs|rf~805_q ;
wire \CPU_RISCV|regs|rf~2521_combout ;
wire \CPU_RISCV|regs|rf~677_q ;
wire \CPU_RISCV|regs|rf~2522_combout ;
wire \CPU_RISCV|regs|rf~901feeder_combout ;
wire \CPU_RISCV|regs|rf~901_q ;
wire \CPU_RISCV|regs|rf~773_q ;
wire \CPU_RISCV|regs|rf~517feeder_combout ;
wire \CPU_RISCV|regs|rf~517_q ;
wire \CPU_RISCV|regs|rf~645_q ;
wire \CPU_RISCV|regs|rf~2525_combout ;
wire \CPU_RISCV|regs|rf~2526_combout ;
wire \CPU_RISCV|regs|rf~965feeder_combout ;
wire \CPU_RISCV|regs|rf~965_q ;
wire \CPU_RISCV|regs|rf~837_q ;
wire \CPU_RISCV|regs|rf~581feeder_combout ;
wire \CPU_RISCV|regs|rf~581_q ;
wire \CPU_RISCV|regs|rf~709_q ;
wire \CPU_RISCV|regs|rf~2523_combout ;
wire \CPU_RISCV|regs|rf~2524_combout ;
wire \CPU_RISCV|regs|rf~2527_combout ;
wire \CPU_RISCV|regs|rf~2530_combout ;
wire \CPU_RISCV|regs|rf~2538_combout ;
wire \CPU_RISCV|regs|rf~2539_combout ;
wire \CPU_RISCV|regs|rf~2531_combout ;
wire \CPU_RISCV|regs|rf~2532_combout ;
wire \CPU_RISCV|regs|rf~2535_combout ;
wire \CPU_RISCV|regs|rf~2536_combout ;
wire \CPU_RISCV|regs|rf~2533_combout ;
wire \CPU_RISCV|regs|rf~2534_combout ;
wire \CPU_RISCV|regs|rf~2537_combout ;
wire \CPU_RISCV|regs|rf~2540_combout ;
wire \CPU_RISCV|regs|rd2[5]~27_combout ;
wire \CPU_RISCV|Add1~9 ;
wire \CPU_RISCV|Add1~10_combout ;
wire \CPU_RISCV|comb~104_combout ;
wire \CPU_RISCV|comb~209_combout ;
wire \CPU_RISCV|comb~183_combout ;
wire \CPU_RISCV|Equal16~2_combout ;
wire \CPU_RISCV|comb~184_combout ;
wire \CPU_RISCV|Add2~9 ;
wire \CPU_RISCV|Add2~10_combout ;
wire \CPU_RISCV|comb~185_combout ;
wire \CPU_RISCV|comb~186_combout ;
wire \CPU_RISCV|regs|rf~997_q ;
wire \CPU_RISCV|regs|rf~2508_combout ;
wire \CPU_RISCV|regs|rf~2509_combout ;
wire \CPU_RISCV|regs|rf~2501_combout ;
wire \CPU_RISCV|regs|rf~2502_combout ;
wire \CPU_RISCV|regs|rf~2503_combout ;
wire \CPU_RISCV|regs|rf~2504_combout ;
wire \CPU_RISCV|regs|rf~2505_combout ;
wire \CPU_RISCV|regs|rf~2506_combout ;
wire \CPU_RISCV|regs|rf~2507_combout ;
wire \CPU_RISCV|regs|rf~2510_combout ;
wire \CPU_RISCV|ShiftLeft0~63_combout ;
wire \CPU_RISCV|ShiftLeft0~65_combout ;
wire \CPU_RISCV|ShiftLeft0~66_combout ;
wire \CPU_RISCV|regs|rf~136_q ;
wire \CPU_RISCV|regs|rf~168_q ;
wire \CPU_RISCV|regs|rf~2391_combout ;
wire \CPU_RISCV|regs|rf~232_q ;
wire \CPU_RISCV|regs|rf~200_q ;
wire \CPU_RISCV|regs|rf~2392_combout ;
wire \CPU_RISCV|regs|rf~488_q ;
wire \CPU_RISCV|regs|rf~456_q ;
wire \CPU_RISCV|regs|rf~424_q ;
wire \CPU_RISCV|regs|rf~392_q ;
wire \CPU_RISCV|regs|rf~2398_combout ;
wire \CPU_RISCV|regs|rf~2399_combout ;
wire \CPU_RISCV|regs|rf~328_q ;
wire \CPU_RISCV|regs|rf~264_q ;
wire \CPU_RISCV|regs|rf~2393_combout ;
wire \CPU_RISCV|regs|rf~360_q ;
wire \CPU_RISCV|regs|rf~296_q ;
wire \CPU_RISCV|regs|rf~2394_combout ;
wire \CPU_RISCV|regs|rf~40_q ;
wire \CPU_RISCV|regs|rf~104_q ;
wire \CPU_RISCV|regs|rf~72_q ;
wire \CPU_RISCV|regs|rf~8_q ;
wire \CPU_RISCV|regs|rf~2395_combout ;
wire \CPU_RISCV|regs|rf~2396_combout ;
wire \CPU_RISCV|regs|rf~2397_combout ;
wire \CPU_RISCV|regs|rf~2400_combout ;
wire \CPU_RISCV|regs|rd1[8]~23_combout ;
wire \CPU_RISCV|regs|rf~999_q ;
wire \CPU_RISCV|regs|rf~615_q ;
wire \CPU_RISCV|regs|rf~871_q ;
wire \CPU_RISCV|regs|rf~2448_combout ;
wire \CPU_RISCV|regs|rf~743_q ;
wire \CPU_RISCV|regs|rf~2449_combout ;
wire \CPU_RISCV|regs|rf~903_q ;
wire \CPU_RISCV|regs|rf~519_q ;
wire \CPU_RISCV|regs|rf~647_q ;
wire \CPU_RISCV|regs|rf~2445_combout ;
wire \CPU_RISCV|regs|rf~775_q ;
wire \CPU_RISCV|regs|rf~2446_combout ;
wire \CPU_RISCV|regs|rf~839_q ;
wire \CPU_RISCV|regs|rf~967_q ;
wire \CPU_RISCV|regs|rf~711_q ;
wire \CPU_RISCV|regs|rf~583_q ;
wire \CPU_RISCV|regs|rf~2443_combout ;
wire \CPU_RISCV|regs|rf~2444_combout ;
wire \CPU_RISCV|regs|rf~2447_combout ;
wire \CPU_RISCV|regs|rf~935_q ;
wire \CPU_RISCV|regs|rf~551_q ;
wire \CPU_RISCV|regs|rf~807_q ;
wire \CPU_RISCV|regs|rf~2441_combout ;
wire \CPU_RISCV|regs|rf~679_q ;
wire \CPU_RISCV|regs|rf~2442_combout ;
wire \CPU_RISCV|regs|rf~2450_combout ;
wire \CPU_RISCV|regs|rf~455feeder_combout ;
wire \CPU_RISCV|regs|rf~455_q ;
wire \CPU_RISCV|regs|rf~423feeder_combout ;
wire \CPU_RISCV|regs|rf~423_q ;
wire \CPU_RISCV|regs|rf~391_q ;
wire \CPU_RISCV|regs|rf~2458_combout ;
wire \CPU_RISCV|regs|rf~2459_combout ;
wire \CPU_RISCV|regs|rf~295_q ;
wire \CPU_RISCV|regs|rf~359_q ;
wire \CPU_RISCV|regs|rf~327_q ;
wire \CPU_RISCV|regs|rf~263_q ;
wire \CPU_RISCV|regs|rf~2453_combout ;
wire \CPU_RISCV|regs|rf~2454_combout ;
wire \CPU_RISCV|regs|rf~103_q ;
wire \CPU_RISCV|regs|rf~39feeder_combout ;
wire \CPU_RISCV|regs|rf~39_q ;
wire \CPU_RISCV|regs|rf~71feeder_combout ;
wire \CPU_RISCV|regs|rf~71_q ;
wire \CPU_RISCV|regs|rf~7_q ;
wire \CPU_RISCV|regs|rf~2455_combout ;
wire \CPU_RISCV|regs|rf~2456_combout ;
wire \CPU_RISCV|regs|rf~2457_combout ;
wire \CPU_RISCV|regs|rf~231_q ;
wire \CPU_RISCV|regs|rf~199_q ;
wire \CPU_RISCV|regs|rf~135_q ;
wire \CPU_RISCV|regs|rf~167_q ;
wire \CPU_RISCV|regs|rf~2451_combout ;
wire \CPU_RISCV|regs|rf~2452_combout ;
wire \CPU_RISCV|regs|rf~2460_combout ;
wire \CPU_RISCV|regs|rd2[7]~25_combout ;
wire \CPU_RISCV|regs|rf~486_q ;
wire \CPU_RISCV|regs|rf~454_q ;
wire \CPU_RISCV|regs|rf~390_q ;
wire \CPU_RISCV|regs|rf~422_q ;
wire \CPU_RISCV|regs|rf~2478_combout ;
wire \CPU_RISCV|regs|rf~2479_combout ;
wire \CPU_RISCV|regs|rf~134_q ;
wire \CPU_RISCV|regs|rf~166_q ;
wire \CPU_RISCV|regs|rf~2471_combout ;
wire \CPU_RISCV|regs|rf~230_q ;
wire \CPU_RISCV|regs|rf~198_q ;
wire \CPU_RISCV|regs|rf~2472_combout ;
wire \CPU_RISCV|regs|rf~38_q ;
wire \CPU_RISCV|regs|rf~102_q ;
wire \CPU_RISCV|regs|rf~6_q ;
wire \CPU_RISCV|regs|rf~70feeder_combout ;
wire \CPU_RISCV|regs|rf~70_q ;
wire \CPU_RISCV|regs|rf~2475_combout ;
wire \CPU_RISCV|regs|rf~2476_combout ;
wire \CPU_RISCV|regs|rf~294_q ;
wire \CPU_RISCV|regs|rf~326_q ;
wire \CPU_RISCV|regs|rf~262_q ;
wire \CPU_RISCV|regs|rf~2473_combout ;
wire \CPU_RISCV|regs|rf~2474_combout ;
wire \CPU_RISCV|regs|rf~2477_combout ;
wire \CPU_RISCV|regs|rf~2480_combout ;
wire \CPU_RISCV|regs|rf~742_q ;
wire \CPU_RISCV|regs|rf~998_q ;
wire \CPU_RISCV|regs|rf~870_q ;
wire \CPU_RISCV|regs|rf~614_q ;
wire \CPU_RISCV|regs|rf~2468_combout ;
wire \CPU_RISCV|regs|rf~2469_combout ;
wire \CPU_RISCV|regs|rf~550_q ;
wire \CPU_RISCV|regs|rf~806_q ;
wire \CPU_RISCV|regs|rf~2461_combout ;
wire \CPU_RISCV|regs|rf~678_q ;
wire \CPU_RISCV|regs|rf~934_q ;
wire \CPU_RISCV|regs|rf~2462_combout ;
wire \CPU_RISCV|regs|rf~838_q ;
wire \CPU_RISCV|regs|rf~966_q ;
wire \CPU_RISCV|regs|rf~710_q ;
wire \CPU_RISCV|regs|rf~582_q ;
wire \CPU_RISCV|regs|rf~2463_combout ;
wire \CPU_RISCV|regs|rf~2464_combout ;
wire \CPU_RISCV|regs|rf~774_q ;
wire \CPU_RISCV|regs|rf~902feeder_combout ;
wire \CPU_RISCV|regs|rf~902_q ;
wire \CPU_RISCV|regs|rf~646_q ;
wire \CPU_RISCV|regs|rf~518feeder_combout ;
wire \CPU_RISCV|regs|rf~518_q ;
wire \CPU_RISCV|regs|rf~2465_combout ;
wire \CPU_RISCV|regs|rf~2466_combout ;
wire \CPU_RISCV|regs|rf~2467_combout ;
wire \CPU_RISCV|regs|rf~2470_combout ;
wire \CPU_RISCV|regs|rd1[6]~25_combout ;
wire \CPU_RISCV|Add1~11 ;
wire \CPU_RISCV|Add1~12_combout ;
wire \CPU_RISCV|Add2~11 ;
wire \CPU_RISCV|Add2~12_combout ;
wire \CPU_RISCV|Add3~12_combout ;
wire \CPU_RISCV|ShiftLeft0~57_combout ;
wire \CPU_RISCV|regs|rf~2754_combout ;
wire \CPU_RISCV|ShiftLeft0~58_combout ;
wire \CPU_RISCV|ShiftLeft0~59_combout ;
wire \CPU_RISCV|ShiftLeft0~60_combout ;
wire \imem|RAM~868_combout ;
wire \imem|RAM~908_combout ;
wire \CPU_RISCV|regs|Equal0~2_combout ;
wire \CPU_RISCV|ShiftLeft0~46_combout ;
wire \CPU_RISCV|ShiftLeft0~133_combout ;
wire \CPU_RISCV|comb~178_combout ;
wire \CPU_RISCV|comb~179_combout ;
wire \CPU_RISCV|Equal16~3_combout ;
wire \CPU_RISCV|comb~180_combout ;
wire \CPU_RISCV|comb~181_combout ;
wire \CPU_RISCV|comb~182_combout ;
wire \CPU_RISCV|regs|rf~358_q ;
wire \CPU_RISCV|regs|rf~2491_combout ;
wire \CPU_RISCV|regs|rf~2492_combout ;
wire \CPU_RISCV|regs|rf~2498_combout ;
wire \CPU_RISCV|regs|rf~2499_combout ;
wire \CPU_RISCV|regs|rf~2495_combout ;
wire \CPU_RISCV|regs|rf~2496_combout ;
wire \CPU_RISCV|regs|rf~2493_combout ;
wire \CPU_RISCV|regs|rf~2494_combout ;
wire \CPU_RISCV|regs|rf~2497_combout ;
wire \CPU_RISCV|regs|rf~2500_combout ;
wire \CPU_RISCV|regs|rf~2488_combout ;
wire \CPU_RISCV|regs|rf~2489_combout ;
wire \CPU_RISCV|regs|rf~2485_combout ;
wire \CPU_RISCV|regs|rf~2486_combout ;
wire \CPU_RISCV|regs|rf~2483_combout ;
wire \CPU_RISCV|regs|rf~2484_combout ;
wire \CPU_RISCV|regs|rf~2487_combout ;
wire \CPU_RISCV|regs|rf~2481_combout ;
wire \CPU_RISCV|regs|rf~2482_combout ;
wire \CPU_RISCV|regs|rf~2490_combout ;
wire \CPU_RISCV|regs|rd2[6]~26_combout ;
wire \CPU_RISCV|Add1~13 ;
wire \CPU_RISCV|Add1~14_combout ;
wire \CPU_RISCV|Add2~13 ;
wire \CPU_RISCV|Add2~14_combout ;
wire \CPU_RISCV|comb~174_combout ;
wire \CPU_RISCV|regs|rf~2425_combout ;
wire \CPU_RISCV|regs|rf~2426_combout ;
wire \CPU_RISCV|regs|rf~2423_combout ;
wire \CPU_RISCV|regs|rf~2424_combout ;
wire \CPU_RISCV|regs|rf~2427_combout ;
wire \CPU_RISCV|regs|rf~2428_combout ;
wire \CPU_RISCV|regs|rf~2429_combout ;
wire \CPU_RISCV|regs|rf~2421_combout ;
wire \CPU_RISCV|regs|rf~2422_combout ;
wire \CPU_RISCV|regs|rf~2430_combout ;
wire \CPU_RISCV|regs|rf~2755_combout ;
wire \CPU_RISCV|Equal16~4_combout ;
wire \CPU_RISCV|Add3~14_combout ;
wire \CPU_RISCV|ShiftLeft0~26_combout ;
wire \CPU_RISCV|ShiftLeft0~27_combout ;
wire \CPU_RISCV|ShiftLeft0~28_combout ;
wire \CPU_RISCV|ShiftLeft0~29_combout ;
wire \CPU_RISCV|comb~208_combout ;
wire \CPU_RISCV|comb~175_combout ;
wire \CPU_RISCV|comb~176_combout ;
wire \CPU_RISCV|comb~177_combout ;
wire \CPU_RISCV|regs|rf~487_q ;
wire \CPU_RISCV|regs|rf~2438_combout ;
wire \CPU_RISCV|regs|rf~2439_combout ;
wire \CPU_RISCV|regs|rf~2435_combout ;
wire \CPU_RISCV|regs|rf~2436_combout ;
wire \CPU_RISCV|regs|rf~2433_combout ;
wire \CPU_RISCV|regs|rf~2434_combout ;
wire \CPU_RISCV|regs|rf~2437_combout ;
wire \CPU_RISCV|regs|rf~2431_combout ;
wire \CPU_RISCV|regs|rf~2432_combout ;
wire \CPU_RISCV|regs|rf~2440_combout ;
wire \CPU_RISCV|regs|rd1[7]~24_combout ;
wire \CPU_RISCV|Add2~15 ;
wire \CPU_RISCV|Add2~16_combout ;
wire \CPU_RISCV|regs|rf~2418_combout ;
wire \CPU_RISCV|regs|rf~2419_combout ;
wire \CPU_RISCV|regs|rf~2411_combout ;
wire \CPU_RISCV|regs|rf~2412_combout ;
wire \CPU_RISCV|regs|rf~2413_combout ;
wire \CPU_RISCV|regs|rf~2414_combout ;
wire \CPU_RISCV|regs|rf~2415_combout ;
wire \CPU_RISCV|regs|rf~2416_combout ;
wire \CPU_RISCV|regs|rf~2417_combout ;
wire \CPU_RISCV|regs|rf~2420_combout ;
wire \CPU_RISCV|regs|rf~872_q ;
wire \CPU_RISCV|regs|rf~616feeder_combout ;
wire \CPU_RISCV|regs|rf~616_q ;
wire \CPU_RISCV|regs|rf~744_q ;
wire \CPU_RISCV|regs|rf~2408_combout ;
wire \CPU_RISCV|regs|rf~2409_combout ;
wire \CPU_RISCV|regs|rf~968_q ;
wire \CPU_RISCV|regs|rf~712_q ;
wire \CPU_RISCV|regs|rf~584_q ;
wire \CPU_RISCV|regs|rf~840_q ;
wire \CPU_RISCV|regs|rf~2401_combout ;
wire \CPU_RISCV|regs|rf~2402_combout ;
wire \CPU_RISCV|regs|rf~808_q ;
wire \CPU_RISCV|regs|rf~552_q ;
wire \CPU_RISCV|regs|rf~680_q ;
wire \CPU_RISCV|regs|rf~2403_combout ;
wire \CPU_RISCV|regs|rf~936_q ;
wire \CPU_RISCV|regs|rf~2404_combout ;
wire \CPU_RISCV|regs|rf~904_q ;
wire \CPU_RISCV|regs|rf~648feeder_combout ;
wire \CPU_RISCV|regs|rf~648_q ;
wire \CPU_RISCV|regs|rf~520feeder_combout ;
wire \CPU_RISCV|regs|rf~520_q ;
wire \CPU_RISCV|regs|rf~776_q ;
wire \CPU_RISCV|regs|rf~2405_combout ;
wire \CPU_RISCV|regs|rf~2406_combout ;
wire \CPU_RISCV|regs|rf~2407_combout ;
wire \CPU_RISCV|regs|rf~2410_combout ;
wire \CPU_RISCV|regs|rd2[8]~24_combout ;
wire \CPU_RISCV|Add1~15 ;
wire \CPU_RISCV|Add1~16_combout ;
wire \CPU_RISCV|comb~169_combout ;
wire \CPU_RISCV|Equal16~9_combout ;
wire \CPU_RISCV|Add3~16_combout ;
wire \CPU_RISCV|ShiftLeft0~127_combout ;
wire \CPU_RISCV|ShiftLeft0~5_combout ;
wire \CPU_RISCV|ShiftLeft0~128_combout ;
wire \CPU_RISCV|ShiftLeft0~88_combout ;
wire \CPU_RISCV|ShiftLeft0~87_combout ;
wire \CPU_RISCV|ShiftLeft0~89_combout ;
wire \CPU_RISCV|ShiftLeft0~129_combout ;
wire \CPU_RISCV|comb~170_combout ;
wire \CPU_RISCV|comb~171_combout ;
wire \CPU_RISCV|comb~172_combout ;
wire \CPU_RISCV|comb~173_combout ;
wire \CPU_RISCV|regs|rf~1000feeder_combout ;
wire \CPU_RISCV|regs|rf~1000_q ;
wire \CPU_RISCV|regs|rf~2388_combout ;
wire \CPU_RISCV|regs|rf~2389_combout ;
wire \CPU_RISCV|regs|rf~2383_combout ;
wire \CPU_RISCV|regs|rf~2384_combout ;
wire \CPU_RISCV|regs|rf~2385_combout ;
wire \CPU_RISCV|regs|rf~2386_combout ;
wire \CPU_RISCV|regs|rf~2387_combout ;
wire \CPU_RISCV|regs|rf~2381_combout ;
wire \CPU_RISCV|regs|rf~2382_combout ;
wire \CPU_RISCV|regs|rf~2390_combout ;
wire \CPU_RISCV|regs|rf~2770_combout ;
wire \CPU_RISCV|regs|rf~1001_q ;
wire \CPU_RISCV|regs|rf~873_q ;
wire \CPU_RISCV|regs|rf~617_q ;
wire \CPU_RISCV|regs|rf~745_q ;
wire \CPU_RISCV|regs|rf~2348_combout ;
wire \CPU_RISCV|regs|rf~2349_combout ;
wire \CPU_RISCV|regs|rf~809_q ;
wire \CPU_RISCV|regs|rf~937_q ;
wire \CPU_RISCV|regs|rf~681_q ;
wire \CPU_RISCV|regs|rf~553_q ;
wire \CPU_RISCV|regs|rf~2343_combout ;
wire \CPU_RISCV|regs|rf~2344_combout ;
wire \CPU_RISCV|regs|rf~649_q ;
wire \CPU_RISCV|regs|rf~905_q ;
wire \CPU_RISCV|regs|rf~777feeder_combout ;
wire \CPU_RISCV|regs|rf~777_q ;
wire \CPU_RISCV|regs|rf~521_q ;
wire \CPU_RISCV|regs|rf~2345_combout ;
wire \CPU_RISCV|regs|rf~2346_combout ;
wire \CPU_RISCV|regs|rf~2347_combout ;
wire \CPU_RISCV|regs|rf~969_q ;
wire \CPU_RISCV|regs|rf~713_q ;
wire \CPU_RISCV|regs|rf~585_q ;
wire \CPU_RISCV|regs|rf~841_q ;
wire \CPU_RISCV|regs|rf~2341_combout ;
wire \CPU_RISCV|regs|rf~2342_combout ;
wire \CPU_RISCV|regs|rf~2350_combout ;
wire \CPU_RISCV|regs|rd1[9]~22_combout ;
wire \CPU_RISCV|regs|rf~489_q ;
wire \CPU_RISCV|regs|rf~457feeder_combout ;
wire \CPU_RISCV|regs|rf~457_q ;
wire \CPU_RISCV|regs|rf~393_q ;
wire \CPU_RISCV|regs|rf~425_q ;
wire \CPU_RISCV|regs|rf~2378_combout ;
wire \CPU_RISCV|regs|rf~2379_combout ;
wire \CPU_RISCV|regs|rf~297_q ;
wire \CPU_RISCV|regs|rf~361_q ;
wire \CPU_RISCV|regs|rf~329_q ;
wire \CPU_RISCV|regs|rf~2373_combout ;
wire \CPU_RISCV|regs|rf~2374_combout ;
wire \CPU_RISCV|regs|rf~105_q ;
wire \CPU_RISCV|regs|rf~41_q ;
wire \CPU_RISCV|regs|rf~9_q ;
wire \CPU_RISCV|regs|rf~73_q ;
wire \CPU_RISCV|regs|rf~2375_combout ;
wire \CPU_RISCV|regs|rf~2376_combout ;
wire \CPU_RISCV|regs|rf~2377_combout ;
wire \CPU_RISCV|regs|rf~233_q ;
wire \CPU_RISCV|regs|rf~137_q ;
wire \CPU_RISCV|regs|rf~169_q ;
wire \CPU_RISCV|regs|rf~2371_combout ;
wire \CPU_RISCV|regs|rf~201_q ;
wire \CPU_RISCV|regs|rf~2372_combout ;
wire \CPU_RISCV|regs|rf~2380_combout ;
wire \CPU_RISCV|regs|rf~2361_combout ;
wire \CPU_RISCV|regs|rf~2362_combout ;
wire \CPU_RISCV|regs|rf~2363_combout ;
wire \CPU_RISCV|regs|rf~2364_combout ;
wire \CPU_RISCV|regs|rf~2365_combout ;
wire \CPU_RISCV|regs|rf~2366_combout ;
wire \CPU_RISCV|regs|rf~2367_combout ;
wire \CPU_RISCV|regs|rf~2368_combout ;
wire \CPU_RISCV|regs|rf~2369_combout ;
wire \CPU_RISCV|regs|rf~2370_combout ;
wire \CPU_RISCV|regs|rd2[9]~23_combout ;
wire \CPU_RISCV|Add1~17 ;
wire \CPU_RISCV|Add1~18_combout ;
wire \CPU_RISCV|Add2~17 ;
wire \CPU_RISCV|Add2~18_combout ;
wire \CPU_RISCV|comb~164_combout ;
wire \CPU_RISCV|Equal16~10_combout ;
wire \CPU_RISCV|Add3~18_combout ;
wire \CPU_RISCV|ShiftLeft0~122_combout ;
wire \CPU_RISCV|ShiftLeft0~123_combout ;
wire \CPU_RISCV|ShiftLeft0~124_combout ;
wire \CPU_RISCV|comb~165_combout ;
wire \CPU_RISCV|comb~166_combout ;
wire \CPU_RISCV|comb~167_combout ;
wire \CPU_RISCV|comb~168_combout ;
wire \CPU_RISCV|regs|rf~265_q ;
wire \CPU_RISCV|regs|rf~2351_combout ;
wire \CPU_RISCV|regs|rf~2352_combout ;
wire \CPU_RISCV|regs|rf~2353_combout ;
wire \CPU_RISCV|regs|rf~2354_combout ;
wire \CPU_RISCV|regs|rf~2355_combout ;
wire \CPU_RISCV|regs|rf~2356_combout ;
wire \CPU_RISCV|regs|rf~2357_combout ;
wire \CPU_RISCV|regs|rf~2358_combout ;
wire \CPU_RISCV|regs|rf~2359_combout ;
wire \CPU_RISCV|regs|rf~2360_combout ;
wire \CPU_RISCV|ShiftLeft0~67_combout ;
wire \CPU_RISCV|ShiftLeft0~68_combout ;
wire \CPU_RISCV|ShiftLeft0~69_combout ;
wire \CPU_RISCV|imm[12]~52_combout ;
wire \CPU_RISCV|regs|rf~972_q ;
wire \CPU_RISCV|regs|rf~716_q ;
wire \CPU_RISCV|regs|rf~588_q ;
wire \CPU_RISCV|regs|rf~844_q ;
wire \CPU_RISCV|regs|rf~2241_combout ;
wire \CPU_RISCV|regs|rf~2242_combout ;
wire \CPU_RISCV|regs|rf~908_q ;
wire \CPU_RISCV|regs|rf~652_q ;
wire \CPU_RISCV|regs|rf~524_q ;
wire \CPU_RISCV|regs|rf~780_q ;
wire \CPU_RISCV|regs|rf~2245_combout ;
wire \CPU_RISCV|regs|rf~2246_combout ;
wire \CPU_RISCV|regs|rf~940_q ;
wire \CPU_RISCV|regs|rf~556_q ;
wire \CPU_RISCV|regs|rf~684_q ;
wire \CPU_RISCV|regs|rf~2243_combout ;
wire \CPU_RISCV|regs|rf~812_q ;
wire \CPU_RISCV|regs|rf~2244_combout ;
wire \CPU_RISCV|regs|rf~2247_combout ;
wire \CPU_RISCV|regs|rf~1004_q ;
wire \CPU_RISCV|regs|rf~876_q ;
wire \CPU_RISCV|regs|rf~620_q ;
wire \CPU_RISCV|regs|rf~748_q ;
wire \CPU_RISCV|regs|rf~2248_combout ;
wire \CPU_RISCV|regs|rf~2249_combout ;
wire \CPU_RISCV|regs|rf~2250_combout ;
wire \CPU_RISCV|regs|rf~364_q ;
wire \CPU_RISCV|regs|rf~332feeder_combout ;
wire \CPU_RISCV|regs|rf~332_q ;
wire \CPU_RISCV|regs|rf~268_q ;
wire \CPU_RISCV|regs|rf~300_q ;
wire \CPU_RISCV|regs|rf~2251_combout ;
wire \CPU_RISCV|regs|rf~2252_combout ;
wire \CPU_RISCV|regs|rf~492_q ;
wire \CPU_RISCV|regs|rf~428feeder_combout ;
wire \CPU_RISCV|regs|rf~428_q ;
wire \CPU_RISCV|regs|rf~396_q ;
wire \CPU_RISCV|regs|rf~460_q ;
wire \CPU_RISCV|regs|rf~2258_combout ;
wire \CPU_RISCV|regs|rf~2259_combout ;
wire \CPU_RISCV|regs|rf~108_q ;
wire \CPU_RISCV|regs|rf~12_q ;
wire \CPU_RISCV|regs|rf~44_q ;
wire \CPU_RISCV|regs|rf~2255_combout ;
wire \CPU_RISCV|regs|rf~76_q ;
wire \CPU_RISCV|regs|rf~2256_combout ;
wire \CPU_RISCV|regs|rf~236_q ;
wire \CPU_RISCV|regs|rf~172_q ;
wire \CPU_RISCV|regs|rf~140_q ;
wire \CPU_RISCV|regs|rf~2253_combout ;
wire \CPU_RISCV|regs|rf~2254_combout ;
wire \CPU_RISCV|regs|rf~2257_combout ;
wire \CPU_RISCV|regs|rf~2260_combout ;
wire \CPU_RISCV|regs|rd2[12]~20_combout ;
wire \CPU_RISCV|regs|rf~2228_combout ;
wire \CPU_RISCV|regs|rf~2229_combout ;
wire \CPU_RISCV|regs|rf~2223_combout ;
wire \CPU_RISCV|regs|rf~2224_combout ;
wire \CPU_RISCV|regs|rf~2225_combout ;
wire \CPU_RISCV|regs|rf~2226_combout ;
wire \CPU_RISCV|regs|rf~2227_combout ;
wire \CPU_RISCV|regs|rf~2221_combout ;
wire \CPU_RISCV|regs|rf~2222_combout ;
wire \CPU_RISCV|regs|rf~2230_combout ;
wire \CPU_RISCV|regs|rf~2756_combout ;
wire \CPU_RISCV|Equal16~14_combout ;
wire \CPU_RISCV|Add3~23 ;
wire \CPU_RISCV|Add3~24_combout ;
wire \CPU_RISCV|ShiftLeft0~86_combout ;
wire \CPU_RISCV|ShiftLeft0~91_combout ;
wire \CPU_RISCV|regs|rf~459feeder_combout ;
wire \CPU_RISCV|regs|rf~459_q ;
wire \CPU_RISCV|regs|rf~395_q ;
wire \CPU_RISCV|regs|rf~427_q ;
wire \CPU_RISCV|regs|rf~2298_combout ;
wire \CPU_RISCV|regs|rf~2299_combout ;
wire \CPU_RISCV|regs|rf~235_q ;
wire \CPU_RISCV|regs|rf~139_q ;
wire \CPU_RISCV|regs|rf~171_q ;
wire \CPU_RISCV|regs|rf~2291_combout ;
wire \CPU_RISCV|regs|rf~203_q ;
wire \CPU_RISCV|regs|rf~2292_combout ;
wire \CPU_RISCV|regs|rf~363_q ;
wire \CPU_RISCV|regs|rf~299_q ;
wire \CPU_RISCV|regs|rf~331_q ;
wire \CPU_RISCV|regs|rf~267_q ;
wire \CPU_RISCV|regs|rf~2293_combout ;
wire \CPU_RISCV|regs|rf~2294_combout ;
wire \CPU_RISCV|regs|rf~107_q ;
wire \CPU_RISCV|regs|rf~43_q ;
wire \CPU_RISCV|regs|rf~75_q ;
wire \CPU_RISCV|regs|rf~11_q ;
wire \CPU_RISCV|regs|rf~2295_combout ;
wire \CPU_RISCV|regs|rf~2296_combout ;
wire \CPU_RISCV|regs|rf~2297_combout ;
wire \CPU_RISCV|regs|rf~2300_combout ;
wire \CPU_RISCV|regs|rf~971_q ;
wire \CPU_RISCV|regs|rf~843_q ;
wire \CPU_RISCV|regs|rf~587_q ;
wire \CPU_RISCV|regs|rf~715_q ;
wire \CPU_RISCV|regs|rf~2283_combout ;
wire \CPU_RISCV|regs|rf~2284_combout ;
wire \CPU_RISCV|regs|rf~907_q ;
wire \CPU_RISCV|regs|rf~779_q ;
wire \CPU_RISCV|regs|rf~523_q ;
wire \CPU_RISCV|regs|rf~651_q ;
wire \CPU_RISCV|regs|rf~2285_combout ;
wire \CPU_RISCV|regs|rf~2286_combout ;
wire \CPU_RISCV|regs|rf~2287_combout ;
wire \CPU_RISCV|regs|rf~1003_q ;
wire \CPU_RISCV|regs|rf~619feeder_combout ;
wire \CPU_RISCV|regs|rf~619_q ;
wire \CPU_RISCV|regs|rf~875_q ;
wire \CPU_RISCV|regs|rf~2288_combout ;
wire \CPU_RISCV|regs|rf~747_q ;
wire \CPU_RISCV|regs|rf~2289_combout ;
wire \CPU_RISCV|regs|rf~939_q ;
wire \CPU_RISCV|regs|rf~683_q ;
wire \CPU_RISCV|regs|rf~555feeder_combout ;
wire \CPU_RISCV|regs|rf~555_q ;
wire \CPU_RISCV|regs|rf~811_q ;
wire \CPU_RISCV|regs|rf~2281_combout ;
wire \CPU_RISCV|regs|rf~2282_combout ;
wire \CPU_RISCV|regs|rf~2290_combout ;
wire \CPU_RISCV|regs|rd2[11]~21_combout ;
wire \CPU_RISCV|regs|rf~2268_combout ;
wire \CPU_RISCV|regs|rf~2269_combout ;
wire \CPU_RISCV|regs|rf~2261_combout ;
wire \CPU_RISCV|regs|rf~2262_combout ;
wire \CPU_RISCV|regs|rf~2265_combout ;
wire \CPU_RISCV|regs|rf~2266_combout ;
wire \CPU_RISCV|regs|rf~2263_combout ;
wire \CPU_RISCV|regs|rf~2264_combout ;
wire \CPU_RISCV|regs|rf~2267_combout ;
wire \CPU_RISCV|regs|rf~2270_combout ;
wire \CPU_RISCV|regs|rd1[11]~20_combout ;
wire \CPU_RISCV|Add3~20_combout ;
wire \CPU_RISCV|ShiftLeft0~117_combout ;
wire \CPU_RISCV|ShiftLeft0~48_combout ;
wire \CPU_RISCV|ShiftLeft0~49_combout ;
wire \CPU_RISCV|regs|rf~234_q ;
wire \CPU_RISCV|regs|rf~202_q ;
wire \CPU_RISCV|regs|rf~138_q ;
wire \CPU_RISCV|regs|rf~170_q ;
wire \CPU_RISCV|regs|rf~2311_combout ;
wire \CPU_RISCV|regs|rf~2312_combout ;
wire \CPU_RISCV|regs|rf~298_q ;
wire \CPU_RISCV|regs|rf~362feeder_combout ;
wire \CPU_RISCV|regs|rf~362_q ;
wire \CPU_RISCV|regs|rf~266feeder_combout ;
wire \CPU_RISCV|regs|rf~266_q ;
wire \CPU_RISCV|regs|rf~330feeder_combout ;
wire \CPU_RISCV|regs|rf~330_q ;
wire \CPU_RISCV|regs|rf~2313_combout ;
wire \CPU_RISCV|regs|rf~2314_combout ;
wire \CPU_RISCV|regs|rf~42_q ;
wire \CPU_RISCV|regs|rf~106_q ;
wire \CPU_RISCV|regs|rf~74_q ;
wire \CPU_RISCV|regs|rf~10_q ;
wire \CPU_RISCV|regs|rf~2315_combout ;
wire \CPU_RISCV|regs|rf~2316_combout ;
wire \CPU_RISCV|regs|rf~2317_combout ;
wire \CPU_RISCV|regs|rf~458_q ;
wire \CPU_RISCV|regs|rf~490_q ;
wire \CPU_RISCV|regs|rf~426_q ;
wire \CPU_RISCV|regs|rf~394_q ;
wire \CPU_RISCV|regs|rf~2318_combout ;
wire \CPU_RISCV|regs|rf~2319_combout ;
wire \CPU_RISCV|regs|rf~2320_combout ;
wire \CPU_RISCV|regs|rf~2769_combout ;
wire \CPU_RISCV|ShiftLeft0~50_combout ;
wire \CPU_RISCV|ShiftLeft0~118_combout ;
wire \CPU_RISCV|ShiftLeft0~119_combout ;
wire \CPU_RISCV|comb~160_combout ;
wire \CPU_RISCV|comb~161_combout ;
wire \CPU_RISCV|regs|rf~714feeder_combout ;
wire \CPU_RISCV|regs|rf~714_q ;
wire \CPU_RISCV|regs|rf~970_q ;
wire \CPU_RISCV|regs|rf~586_q ;
wire \CPU_RISCV|regs|rf~842feeder_combout ;
wire \CPU_RISCV|regs|rf~842_q ;
wire \CPU_RISCV|regs|rf~2321_combout ;
wire \CPU_RISCV|regs|rf~2322_combout ;
wire \CPU_RISCV|regs|rf~1002_q ;
wire \CPU_RISCV|regs|rf~874_q ;
wire \CPU_RISCV|regs|rf~618feeder_combout ;
wire \CPU_RISCV|regs|rf~618_q ;
wire \CPU_RISCV|regs|rf~2328_combout ;
wire \CPU_RISCV|regs|rf~2329_combout ;
wire \CPU_RISCV|regs|rf~554_q ;
wire \CPU_RISCV|regs|rf~682_q ;
wire \CPU_RISCV|regs|rf~2323_combout ;
wire \CPU_RISCV|regs|rf~938_q ;
wire \CPU_RISCV|regs|rf~810_q ;
wire \CPU_RISCV|regs|rf~2324_combout ;
wire \CPU_RISCV|regs|rf~906_q ;
wire \CPU_RISCV|regs|rf~650feeder_combout ;
wire \CPU_RISCV|regs|rf~650_q ;
wire \CPU_RISCV|regs|rf~522_q ;
wire \CPU_RISCV|regs|rf~778_q ;
wire \CPU_RISCV|regs|rf~2325_combout ;
wire \CPU_RISCV|regs|rf~2326_combout ;
wire \CPU_RISCV|regs|rf~2327_combout ;
wire \CPU_RISCV|regs|rf~2330_combout ;
wire \CPU_RISCV|regs|rf~2338_combout ;
wire \CPU_RISCV|regs|rf~2339_combout ;
wire \CPU_RISCV|regs|rf~2331_combout ;
wire \CPU_RISCV|regs|rf~2332_combout ;
wire \CPU_RISCV|regs|rf~2335_combout ;
wire \CPU_RISCV|regs|rf~2336_combout ;
wire \CPU_RISCV|regs|rf~2333_combout ;
wire \CPU_RISCV|regs|rf~2334_combout ;
wire \CPU_RISCV|regs|rf~2337_combout ;
wire \CPU_RISCV|regs|rf~2340_combout ;
wire \CPU_RISCV|regs|rd2[10]~22_combout ;
wire \CPU_RISCV|Equal16~11_combout ;
wire \CPU_RISCV|comb~162_combout ;
wire \CPU_RISCV|Add1~19 ;
wire \CPU_RISCV|Add1~20_combout ;
wire \CPU_RISCV|Add2~19 ;
wire \CPU_RISCV|Add2~20_combout ;
wire \CPU_RISCV|comb~159_combout ;
wire \CPU_RISCV|comb~163_combout ;
wire \CPU_RISCV|regs|rf~746_q ;
wire \CPU_RISCV|regs|rf~2308_combout ;
wire \CPU_RISCV|regs|rf~2309_combout ;
wire \CPU_RISCV|regs|rf~2301_combout ;
wire \CPU_RISCV|regs|rf~2302_combout ;
wire \CPU_RISCV|regs|rf~2303_combout ;
wire \CPU_RISCV|regs|rf~2304_combout ;
wire \CPU_RISCV|regs|rf~2305_combout ;
wire \CPU_RISCV|regs|rf~2306_combout ;
wire \CPU_RISCV|regs|rf~2307_combout ;
wire \CPU_RISCV|regs|rf~2310_combout ;
wire \CPU_RISCV|regs|rd1[10]~21_combout ;
wire \CPU_RISCV|Add1~21 ;
wire \CPU_RISCV|Add1~22_combout ;
wire \CPU_RISCV|Add2~21 ;
wire \CPU_RISCV|Add2~22_combout ;
wire \CPU_RISCV|comb~154_combout ;
wire \CPU_RISCV|Equal16~12_combout ;
wire \CPU_RISCV|ShiftLeft0~112_combout ;
wire \CPU_RISCV|ShiftLeft0~17_combout ;
wire \CPU_RISCV|ShiftLeft0~16_combout ;
wire \CPU_RISCV|ShiftLeft0~18_combout ;
wire \CPU_RISCV|ShiftLeft0~113_combout ;
wire \CPU_RISCV|ShiftLeft0~114_combout ;
wire \CPU_RISCV|comb~155_combout ;
wire \CPU_RISCV|comb~156_combout ;
wire \CPU_RISCV|comb~157_combout ;
wire \CPU_RISCV|comb~158_combout ;
wire \CPU_RISCV|regs|rf~491_q ;
wire \CPU_RISCV|regs|rf~2278_combout ;
wire \CPU_RISCV|regs|rf~2279_combout ;
wire \CPU_RISCV|regs|rf~2271_combout ;
wire \CPU_RISCV|regs|rf~2272_combout ;
wire \CPU_RISCV|regs|rf~2275_combout ;
wire \CPU_RISCV|regs|rf~2276_combout ;
wire \CPU_RISCV|regs|rf~2273_combout ;
wire \CPU_RISCV|regs|rf~2274_combout ;
wire \CPU_RISCV|regs|rf~2277_combout ;
wire \CPU_RISCV|regs|rf~2280_combout ;
wire \CPU_RISCV|regs|rf~2768_combout ;
wire \CPU_RISCV|ShiftLeft0~90_combout ;
wire \CPU_RISCV|ShiftLeft0~92_combout ;
wire \CPU_RISCV|ShiftLeft0~93_combout ;
wire \CPU_RISCV|ShiftLeft0~98_combout ;
wire \CPU_RISCV|comb~150_combout ;
wire \CPU_RISCV|comb~151_combout ;
wire \CPU_RISCV|comb~152_combout ;
wire \CPU_RISCV|regs|rd1[12]~19_combout ;
wire \CPU_RISCV|Add2~23 ;
wire \CPU_RISCV|Add2~24_combout ;
wire \CPU_RISCV|Add1~23 ;
wire \CPU_RISCV|Add1~24_combout ;
wire \CPU_RISCV|comb~149_combout ;
wire \CPU_RISCV|comb~153_combout ;
wire \CPU_RISCV|regs|rf~204_q ;
wire \CPU_RISCV|regs|rf~2231_combout ;
wire \CPU_RISCV|regs|rf~2232_combout ;
wire \CPU_RISCV|regs|rf~2238_combout ;
wire \CPU_RISCV|regs|rf~2239_combout ;
wire \CPU_RISCV|regs|rf~2235_combout ;
wire \CPU_RISCV|regs|rf~2236_combout ;
wire \CPU_RISCV|regs|rf~2233_combout ;
wire \CPU_RISCV|regs|rf~2234_combout ;
wire \CPU_RISCV|regs|rf~2237_combout ;
wire \CPU_RISCV|regs|rf~2240_combout ;
wire \CPU_RISCV|ShiftLeft0~70_combout ;
wire \CPU_RISCV|ShiftLeft0~71_combout ;
wire \CPU_RISCV|ShiftLeft0~72_combout ;
wire \CPU_RISCV|ShiftLeft0~73_combout ;
wire \CPU_RISCV|ShiftLeft0~74_combout ;
wire \CPU_RISCV|imm[29]~28_combout ;
wire \CPU_RISCV|imm[29]~29_combout ;
wire \CPU_RISCV|regs|rf~637_q ;
wire \CPU_RISCV|regs|rf~893_q ;
wire \CPU_RISCV|regs|rf~1568_combout ;
wire \CPU_RISCV|regs|rf~1021_q ;
wire \CPU_RISCV|regs|rf~765_q ;
wire \CPU_RISCV|regs|rf~1569_combout ;
wire \CPU_RISCV|regs|rf~573_q ;
wire \CPU_RISCV|regs|rf~829_q ;
wire \CPU_RISCV|regs|rf~1561_combout ;
wire \CPU_RISCV|regs|rf~957_q ;
wire \CPU_RISCV|regs|rf~701_q ;
wire \CPU_RISCV|regs|rf~1562_combout ;
wire \CPU_RISCV|regs|rf~669_q ;
wire \CPU_RISCV|regs|rf~541_q ;
wire \CPU_RISCV|regs|rf~1565_combout ;
wire \CPU_RISCV|regs|rf~925_q ;
wire \CPU_RISCV|regs|rf~797_q ;
wire \CPU_RISCV|regs|rf~1566_combout ;
wire \CPU_RISCV|regs|rf~989_q ;
wire \CPU_RISCV|regs|rf~861_q ;
wire \CPU_RISCV|regs|rf~605_q ;
wire \CPU_RISCV|regs|rf~733_q ;
wire \CPU_RISCV|regs|rf~1563_combout ;
wire \CPU_RISCV|regs|rf~1564_combout ;
wire \CPU_RISCV|regs|rf~1567_combout ;
wire \CPU_RISCV|regs|rf~1570_combout ;
wire \CPU_RISCV|regs|rf~253_q ;
wire \CPU_RISCV|regs|rf~221_q ;
wire \CPU_RISCV|regs|rf~157_q ;
wire \CPU_RISCV|regs|rf~189_q ;
wire \CPU_RISCV|regs|rf~1571_combout ;
wire \CPU_RISCV|regs|rf~1572_combout ;
wire \CPU_RISCV|regs|rf~477feeder_combout ;
wire \CPU_RISCV|regs|rf~477_q ;
wire \CPU_RISCV|regs|rf~509_q ;
wire \CPU_RISCV|regs|rf~445_q ;
wire \CPU_RISCV|regs|rf~413_q ;
wire \CPU_RISCV|regs|rf~1578_combout ;
wire \CPU_RISCV|regs|rf~1579_combout ;
wire \CPU_RISCV|regs|rf~125_q ;
wire \CPU_RISCV|regs|rf~61_q ;
wire \CPU_RISCV|regs|rf~29_q ;
wire \CPU_RISCV|regs|rf~93_q ;
wire \CPU_RISCV|regs|rf~1575_combout ;
wire \CPU_RISCV|regs|rf~1576_combout ;
wire \CPU_RISCV|regs|rf~381_q ;
wire \CPU_RISCV|regs|rf~285_q ;
wire \CPU_RISCV|regs|rf~1573_combout ;
wire \CPU_RISCV|regs|rf~317_q ;
wire \CPU_RISCV|regs|rf~1574_combout ;
wire \CPU_RISCV|regs|rf~1577_combout ;
wire \CPU_RISCV|regs|rf~1580_combout ;
wire \CPU_RISCV|regs|rd2[29]~3_combout ;
wire \CPU_RISCV|Equal16~35_combout ;
wire \CPU_RISCV|Add0~50 ;
wire \CPU_RISCV|Add0~51_combout ;
wire \CPU_RISCV|imm[14]~50_combout ;
wire \CPU_RISCV|Add3~25 ;
wire \CPU_RISCV|Add3~27 ;
wire \CPU_RISCV|Add3~28_combout ;
wire \CPU_RISCV|regs|rd1[13]~18_combout ;
wire \CPU_RISCV|Add2~25 ;
wire \CPU_RISCV|Add2~27 ;
wire \CPU_RISCV|Add2~28_combout ;
wire \CPU_RISCV|Add0~135_combout ;
wire \CPU_RISCV|Add0~136_combout ;
wire \CPU_RISCV|Add0~137_combout ;
wire \CPU_RISCV|Add0~52 ;
wire \CPU_RISCV|Add0~53_combout ;
wire \imem|RAM~822_combout ;
wire \CPU_RISCV|imm[15]~49_combout ;
wire \CPU_RISCV|Add3~29 ;
wire \CPU_RISCV|Add3~30_combout ;
wire \CPU_RISCV|Add2~29 ;
wire \CPU_RISCV|Add2~30_combout ;
wire \CPU_RISCV|Add0~132_combout ;
wire \CPU_RISCV|Add0~133_combout ;
wire \CPU_RISCV|Add0~134_combout ;
wire \CPU_RISCV|Add0~54 ;
wire \CPU_RISCV|Add0~55_combout ;
wire \imem|RAM~776_combout ;
wire \CPU_RISCV|imm[16]~48_combout ;
wire \CPU_RISCV|Add3~31 ;
wire \CPU_RISCV|Add3~32_combout ;
wire \CPU_RISCV|regs|rf~1008_q ;
wire \CPU_RISCV|regs|rf~880_q ;
wire \CPU_RISCV|regs|rf~624_q ;
wire \CPU_RISCV|regs|rf~752_q ;
wire \CPU_RISCV|regs|rf~2088_combout ;
wire \CPU_RISCV|regs|rf~2089_combout ;
wire \CPU_RISCV|regs|rf~912_q ;
wire \CPU_RISCV|regs|rf~528_q ;
wire \CPU_RISCV|regs|rf~784_q ;
wire \CPU_RISCV|regs|rf~2085_combout ;
wire \CPU_RISCV|regs|rf~656_q ;
wire \CPU_RISCV|regs|rf~2086_combout ;
wire \CPU_RISCV|regs|rf~944_q ;
wire \CPU_RISCV|regs|rf~816_q ;
wire \CPU_RISCV|regs|rf~560_q ;
wire \CPU_RISCV|regs|rf~688_q ;
wire \CPU_RISCV|regs|rf~2083_combout ;
wire \CPU_RISCV|regs|rf~2084_combout ;
wire \CPU_RISCV|regs|rf~2087_combout ;
wire \CPU_RISCV|regs|rf~976_q ;
wire \CPU_RISCV|regs|rf~592_q ;
wire \CPU_RISCV|regs|rf~848_q ;
wire \CPU_RISCV|regs|rf~2081_combout ;
wire \CPU_RISCV|regs|rf~720_q ;
wire \CPU_RISCV|regs|rf~2082_combout ;
wire \CPU_RISCV|regs|rf~2090_combout ;
wire \CPU_RISCV|regs|rf~496feeder_combout ;
wire \CPU_RISCV|regs|rf~496_q ;
wire \CPU_RISCV|regs|rf~432feeder_combout ;
wire \CPU_RISCV|regs|rf~432_q ;
wire \CPU_RISCV|regs|rf~400feeder_combout ;
wire \CPU_RISCV|regs|rf~400_q ;
wire \CPU_RISCV|regs|rf~464feeder_combout ;
wire \CPU_RISCV|regs|rf~464_q ;
wire \CPU_RISCV|regs|rf~2098_combout ;
wire \CPU_RISCV|regs|rf~2099_combout ;
wire \CPU_RISCV|regs|rf~272_q ;
wire \CPU_RISCV|regs|rf~304_q ;
wire \CPU_RISCV|regs|rf~2091_combout ;
wire \CPU_RISCV|regs|rf~368_q ;
wire \CPU_RISCV|regs|rf~336_q ;
wire \CPU_RISCV|regs|rf~2092_combout ;
wire \CPU_RISCV|regs|rf~240_q ;
wire \CPU_RISCV|regs|rf~176_q ;
wire \CPU_RISCV|regs|rf~144_q ;
wire \CPU_RISCV|regs|rf~208_q ;
wire \CPU_RISCV|regs|rf~2093_combout ;
wire \CPU_RISCV|regs|rf~2094_combout ;
wire \CPU_RISCV|regs|rf~16_q ;
wire \CPU_RISCV|regs|rf~2095_combout ;
wire \CPU_RISCV|regs|rf~112_q ;
wire \CPU_RISCV|regs|rf~80_q ;
wire \CPU_RISCV|regs|rf~2096_combout ;
wire \CPU_RISCV|regs|rf~2097_combout ;
wire \CPU_RISCV|regs|rf~2100_combout ;
wire \CPU_RISCV|regs|rd2[16]~16_combout ;
wire \CPU_RISCV|Add1~31 ;
wire \CPU_RISCV|Add1~32_combout ;
wire \CPU_RISCV|regs|rf~2061_combout ;
wire \CPU_RISCV|regs|rf~2062_combout ;
wire \CPU_RISCV|regs|rf~2068_combout ;
wire \CPU_RISCV|regs|rf~2069_combout ;
wire \CPU_RISCV|regs|rf~2063_combout ;
wire \CPU_RISCV|regs|rf~2064_combout ;
wire \CPU_RISCV|regs|rf~2065_combout ;
wire \CPU_RISCV|regs|rf~2066_combout ;
wire \CPU_RISCV|regs|rf~2067_combout ;
wire \CPU_RISCV|regs|rf~2070_combout ;
wire \CPU_RISCV|regs|rf~2760_combout ;
wire \CPU_RISCV|Equal16~19_combout ;
wire \CPU_RISCV|result[0]~3_combout ;
wire \CPU_RISCV|ShiftLeft0~6_combout ;
wire \CPU_RISCV|comb~31_combout ;
wire \CPU_RISCV|ShiftLeft0~103_combout ;
wire \CPU_RISCV|regs|rf~2758_combout ;
wire \CPU_RISCV|ShiftLeft0~104_combout ;
wire \CPU_RISCV|ShiftLeft0~105_combout ;
wire \CPU_RISCV|ShiftLeft0~126_combout ;
wire \CPU_RISCV|ShiftLeft0~146_combout ;
wire \CPU_RISCV|comb~129_combout ;
wire \CPU_RISCV|comb~130_combout ;
wire \CPU_RISCV|comb~131_combout ;
wire \CPU_RISCV|comb~132_combout ;
wire \CPU_RISCV|comb~133_combout ;
wire \CPU_RISCV|regs|rf~48_q ;
wire \CPU_RISCV|regs|rf~2075_combout ;
wire \CPU_RISCV|regs|rf~2076_combout ;
wire \CPU_RISCV|regs|rf~2073_combout ;
wire \CPU_RISCV|regs|rf~2074_combout ;
wire \CPU_RISCV|regs|rf~2077_combout ;
wire \CPU_RISCV|regs|rf~2071_combout ;
wire \CPU_RISCV|regs|rf~2072_combout ;
wire \CPU_RISCV|regs|rf~2078_combout ;
wire \CPU_RISCV|regs|rf~2079_combout ;
wire \CPU_RISCV|regs|rf~2080_combout ;
wire \CPU_RISCV|regs|rd1[16]~15_combout ;
wire \CPU_RISCV|Add2~31 ;
wire \CPU_RISCV|Add2~32_combout ;
wire \CPU_RISCV|Add0~129_combout ;
wire \CPU_RISCV|Add0~130_combout ;
wire \CPU_RISCV|Add0~131_combout ;
wire \CPU_RISCV|Add0~56 ;
wire \CPU_RISCV|Add0~57_combout ;
wire \CPU_RISCV|imm[17]~47_combout ;
wire \CPU_RISCV|Add3~33 ;
wire \CPU_RISCV|Add3~34_combout ;
wire \CPU_RISCV|regs|rf~337feeder_combout ;
wire \CPU_RISCV|regs|rf~337_q ;
wire \CPU_RISCV|regs|rf~369_q ;
wire \CPU_RISCV|regs|rf~305feeder_combout ;
wire \CPU_RISCV|regs|rf~305_q ;
wire \CPU_RISCV|regs|rf~273_q ;
wire \CPU_RISCV|regs|rf~2031_combout ;
wire \CPU_RISCV|regs|rf~2032_combout ;
wire \CPU_RISCV|regs|rf~81_q ;
wire \CPU_RISCV|regs|rf~113_q ;
wire \CPU_RISCV|regs|rf~49_q ;
wire \CPU_RISCV|regs|rf~17_q ;
wire \CPU_RISCV|regs|rf~2035_combout ;
wire \CPU_RISCV|regs|rf~2036_combout ;
wire \CPU_RISCV|regs|rf~177_q ;
wire \CPU_RISCV|regs|rf~241_q ;
wire \CPU_RISCV|regs|rf~209_q ;
wire \CPU_RISCV|regs|rf~145_q ;
wire \CPU_RISCV|regs|rf~2033_combout ;
wire \CPU_RISCV|regs|rf~2034_combout ;
wire \CPU_RISCV|regs|rf~2037_combout ;
wire \CPU_RISCV|regs|rf~497_q ;
wire \CPU_RISCV|regs|rf~433_q ;
wire \CPU_RISCV|regs|rf~401_q ;
wire \CPU_RISCV|regs|rf~465_q ;
wire \CPU_RISCV|regs|rf~2038_combout ;
wire \CPU_RISCV|regs|rf~2039_combout ;
wire \CPU_RISCV|regs|rf~2040_combout ;
wire \CPU_RISCV|regs|rf~2761_combout ;
wire \CPU_RISCV|regs|rf~1009_q ;
wire \CPU_RISCV|regs|rf~753_q ;
wire \CPU_RISCV|regs|rf~625_q ;
wire \CPU_RISCV|regs|rf~2048_combout ;
wire \CPU_RISCV|regs|rf~2049_combout ;
wire \CPU_RISCV|regs|rf~561_q ;
wire \CPU_RISCV|regs|rf~817_q ;
wire \CPU_RISCV|regs|rf~2041_combout ;
wire \CPU_RISCV|regs|rf~945_q ;
wire \CPU_RISCV|regs|rf~689_q ;
wire \CPU_RISCV|regs|rf~2042_combout ;
wire \CPU_RISCV|regs|rf~913_q ;
wire \CPU_RISCV|regs|rf~785feeder_combout ;
wire \CPU_RISCV|regs|rf~785_q ;
wire \CPU_RISCV|regs|rf~529_q ;
wire \CPU_RISCV|regs|rf~657_q ;
wire \CPU_RISCV|regs|rf~2045_combout ;
wire \CPU_RISCV|regs|rf~2046_combout ;
wire \CPU_RISCV|regs|rf~593_q ;
wire \CPU_RISCV|regs|rf~721_q ;
wire \CPU_RISCV|regs|rf~2043_combout ;
wire \CPU_RISCV|regs|rf~849_q ;
wire \CPU_RISCV|regs|rf~977_q ;
wire \CPU_RISCV|regs|rf~2044_combout ;
wire \CPU_RISCV|regs|rf~2047_combout ;
wire \CPU_RISCV|regs|rf~2050_combout ;
wire \CPU_RISCV|regs|rf~2051_combout ;
wire \CPU_RISCV|regs|rf~2052_combout ;
wire \CPU_RISCV|regs|rf~2058_combout ;
wire \CPU_RISCV|regs|rf~2059_combout ;
wire \CPU_RISCV|regs|rf~2053_combout ;
wire \CPU_RISCV|regs|rf~2054_combout ;
wire \CPU_RISCV|regs|rf~2055_combout ;
wire \CPU_RISCV|regs|rf~2056_combout ;
wire \CPU_RISCV|regs|rf~2057_combout ;
wire \CPU_RISCV|regs|rf~2060_combout ;
wire \CPU_RISCV|regs|rd2[17]~15_combout ;
wire \CPU_RISCV|Equal16~20_combout ;
wire \CPU_RISCV|ShiftLeft0~145_combout ;
wire \CPU_RISCV|ShiftLeft0~144_combout ;
wire \CPU_RISCV|ShiftLeft0~79_combout ;
wire \CPU_RISCV|ShiftLeft0~80_combout ;
wire \CPU_RISCV|ShiftLeft0~81_combout ;
wire \CPU_RISCV|ShiftLeft0~120_combout ;
wire \CPU_RISCV|comb~124_combout ;
wire \CPU_RISCV|comb~125_combout ;
wire \CPU_RISCV|comb~126_combout ;
wire \CPU_RISCV|comb~127_combout ;
wire \CPU_RISCV|Add1~33 ;
wire \CPU_RISCV|Add1~34_combout ;
wire \CPU_RISCV|comb~128_combout ;
wire \CPU_RISCV|regs|rf~881_q ;
wire \CPU_RISCV|regs|rf~2028_combout ;
wire \CPU_RISCV|regs|rf~2029_combout ;
wire \CPU_RISCV|regs|rf~2021_combout ;
wire \CPU_RISCV|regs|rf~2022_combout ;
wire \CPU_RISCV|regs|rf~2025_combout ;
wire \CPU_RISCV|regs|rf~2026_combout ;
wire \CPU_RISCV|regs|rf~2023_combout ;
wire \CPU_RISCV|regs|rf~2024_combout ;
wire \CPU_RISCV|regs|rf~2027_combout ;
wire \CPU_RISCV|regs|rf~2030_combout ;
wire \CPU_RISCV|regs|rd1[17]~14_combout ;
wire \CPU_RISCV|Add2~33 ;
wire \CPU_RISCV|Add2~34_combout ;
wire \CPU_RISCV|Add0~126_combout ;
wire \CPU_RISCV|Add0~127_combout ;
wire \CPU_RISCV|Add0~128_combout ;
wire \CPU_RISCV|Add0~58 ;
wire \CPU_RISCV|Add0~59_combout ;
wire \CPU_RISCV|regs|rf~978_q ;
wire \CPU_RISCV|regs|rf~722_q ;
wire \CPU_RISCV|regs|rf~594_q ;
wire \CPU_RISCV|regs|rf~850_q ;
wire \CPU_RISCV|regs|rf~2001_combout ;
wire \CPU_RISCV|regs|rf~2002_combout ;
wire \CPU_RISCV|regs|rf~914_q ;
wire \CPU_RISCV|regs|rf~658_q ;
wire \CPU_RISCV|regs|rf~530_q ;
wire \CPU_RISCV|regs|rf~786_q ;
wire \CPU_RISCV|regs|rf~2005_combout ;
wire \CPU_RISCV|regs|rf~2006_combout ;
wire \CPU_RISCV|regs|rf~946_q ;
wire \CPU_RISCV|regs|rf~818_q ;
wire \CPU_RISCV|regs|rf~562_q ;
wire \CPU_RISCV|regs|rf~2003_combout ;
wire \CPU_RISCV|regs|rf~2004_combout ;
wire \CPU_RISCV|regs|rf~2007_combout ;
wire \CPU_RISCV|regs|rf~1010_q ;
wire \CPU_RISCV|regs|rf~882_q ;
wire \CPU_RISCV|regs|rf~626_q ;
wire \CPU_RISCV|regs|rf~754_q ;
wire \CPU_RISCV|regs|rf~2008_combout ;
wire \CPU_RISCV|regs|rf~2009_combout ;
wire \CPU_RISCV|regs|rf~2010_combout ;
wire \CPU_RISCV|regs|rf~498_q ;
wire \CPU_RISCV|regs|rf~434feeder_combout ;
wire \CPU_RISCV|regs|rf~434_q ;
wire \CPU_RISCV|regs|rf~402feeder_combout ;
wire \CPU_RISCV|regs|rf~402_q ;
wire \CPU_RISCV|regs|rf~466_q ;
wire \CPU_RISCV|regs|rf~2018_combout ;
wire \CPU_RISCV|regs|rf~2019_combout ;
wire \CPU_RISCV|regs|rf~370_q ;
wire \CPU_RISCV|regs|rf~338_q ;
wire \CPU_RISCV|regs|rf~274_q ;
wire \CPU_RISCV|regs|rf~306_q ;
wire \CPU_RISCV|regs|rf~2011_combout ;
wire \CPU_RISCV|regs|rf~2012_combout ;
wire \CPU_RISCV|regs|rf~114_q ;
wire \CPU_RISCV|regs|rf~82_q ;
wire \CPU_RISCV|regs|rf~18_q ;
wire \CPU_RISCV|regs|rf~50_q ;
wire \CPU_RISCV|regs|rf~2015_combout ;
wire \CPU_RISCV|regs|rf~2016_combout ;
wire \CPU_RISCV|regs|rf~242_q ;
wire \CPU_RISCV|regs|rf~178_q ;
wire \CPU_RISCV|regs|rf~146_q ;
wire \CPU_RISCV|regs|rf~210_q ;
wire \CPU_RISCV|regs|rf~2013_combout ;
wire \CPU_RISCV|regs|rf~2014_combout ;
wire \CPU_RISCV|regs|rf~2017_combout ;
wire \CPU_RISCV|regs|rf~2020_combout ;
wire \CPU_RISCV|regs|rd2[18]~14_combout ;
wire \CPU_RISCV|Add1~35 ;
wire \CPU_RISCV|Add1~36_combout ;
wire \CPU_RISCV|imm[18]~46_combout ;
wire \CPU_RISCV|regs|rf~1993_combout ;
wire \CPU_RISCV|regs|rf~1994_combout ;
wire \CPU_RISCV|regs|rf~1995_combout ;
wire \CPU_RISCV|regs|rf~1996_combout ;
wire \CPU_RISCV|regs|rf~1997_combout ;
wire \CPU_RISCV|regs|rf~1991_combout ;
wire \CPU_RISCV|regs|rf~1992_combout ;
wire \CPU_RISCV|regs|rf~1998_combout ;
wire \CPU_RISCV|regs|rf~1999_combout ;
wire \CPU_RISCV|regs|rf~2000_combout ;
wire \CPU_RISCV|regs|rf~2762_combout ;
wire \CPU_RISCV|Equal16~21_combout ;
wire \CPU_RISCV|ShiftLeft0~52_combout ;
wire \CPU_RISCV|ShiftLeft0~51_combout ;
wire \CPU_RISCV|ShiftLeft0~53_combout ;
wire \CPU_RISCV|ShiftLeft0~35_combout ;
wire \CPU_RISCV|ShiftLeft0~36_combout ;
wire \CPU_RISCV|ShiftLeft0~37_combout ;
wire \CPU_RISCV|ShiftLeft0~116_combout ;
wire \CPU_RISCV|ShiftLeft0~142_combout ;
wire \CPU_RISCV|comb~119_combout ;
wire \CPU_RISCV|Add3~35 ;
wire \CPU_RISCV|Add3~36_combout ;
wire \CPU_RISCV|comb~120_combout ;
wire \CPU_RISCV|comb~121_combout ;
wire \CPU_RISCV|comb~122_combout ;
wire \CPU_RISCV|comb~123_combout ;
wire \CPU_RISCV|regs|rf~690_q ;
wire \CPU_RISCV|regs|rf~1981_combout ;
wire \CPU_RISCV|regs|rf~1982_combout ;
wire \CPU_RISCV|regs|rf~1985_combout ;
wire \CPU_RISCV|regs|rf~1986_combout ;
wire \CPU_RISCV|regs|rf~1983_combout ;
wire \CPU_RISCV|regs|rf~1984_combout ;
wire \CPU_RISCV|regs|rf~1987_combout ;
wire \CPU_RISCV|regs|rf~1988_combout ;
wire \CPU_RISCV|regs|rf~1989_combout ;
wire \CPU_RISCV|regs|rf~1990_combout ;
wire \CPU_RISCV|regs|rd1[18]~13_combout ;
wire \CPU_RISCV|Add2~35 ;
wire \CPU_RISCV|Add2~36_combout ;
wire \CPU_RISCV|Add0~123_combout ;
wire \CPU_RISCV|Add0~124_combout ;
wire \CPU_RISCV|Add0~125_combout ;
wire \CPU_RISCV|Add0~60 ;
wire \CPU_RISCV|Add0~61_combout ;
wire \CPU_RISCV|regs|rf~947_q ;
wire \CPU_RISCV|regs|rf~691_q ;
wire \CPU_RISCV|regs|rf~563_q ;
wire \CPU_RISCV|regs|rf~819_q ;
wire \CPU_RISCV|regs|rf~1961_combout ;
wire \CPU_RISCV|regs|rf~1962_combout ;
wire \CPU_RISCV|regs|rf~1011_q ;
wire \CPU_RISCV|regs|rf~755_q ;
wire \CPU_RISCV|regs|rf~627_q ;
wire \CPU_RISCV|regs|rf~883_q ;
wire \CPU_RISCV|regs|rf~1968_combout ;
wire \CPU_RISCV|regs|rf~1969_combout ;
wire \CPU_RISCV|regs|rf~979_q ;
wire \CPU_RISCV|regs|rf~851_q ;
wire \CPU_RISCV|regs|rf~595_q ;
wire \CPU_RISCV|regs|rf~723_q ;
wire \CPU_RISCV|regs|rf~1963_combout ;
wire \CPU_RISCV|regs|rf~1964_combout ;
wire \CPU_RISCV|regs|rf~915_q ;
wire \CPU_RISCV|regs|rf~787_q ;
wire \CPU_RISCV|regs|rf~531_q ;
wire \CPU_RISCV|regs|rf~659_q ;
wire \CPU_RISCV|regs|rf~1965_combout ;
wire \CPU_RISCV|regs|rf~1966_combout ;
wire \CPU_RISCV|regs|rf~1967_combout ;
wire \CPU_RISCV|regs|rf~1970_combout ;
wire \CPU_RISCV|regs|rf~403feeder_combout ;
wire \CPU_RISCV|regs|rf~403_q ;
wire \CPU_RISCV|regs|rf~435_q ;
wire \CPU_RISCV|regs|rf~1978_combout ;
wire \CPU_RISCV|regs|rf~467_q ;
wire \CPU_RISCV|regs|rf~1979_combout ;
wire \CPU_RISCV|regs|rf~147_q ;
wire \CPU_RISCV|regs|rf~179_q ;
wire \CPU_RISCV|regs|rf~1971_combout ;
wire \CPU_RISCV|regs|rf~211feeder_combout ;
wire \CPU_RISCV|regs|rf~211_q ;
wire \CPU_RISCV|regs|rf~243_q ;
wire \CPU_RISCV|regs|rf~1972_combout ;
wire \CPU_RISCV|regs|rf~371_q ;
wire \CPU_RISCV|regs|rf~307_q ;
wire \CPU_RISCV|regs|rf~275_q ;
wire \CPU_RISCV|regs|rf~339_q ;
wire \CPU_RISCV|regs|rf~1973_combout ;
wire \CPU_RISCV|regs|rf~1974_combout ;
wire \CPU_RISCV|regs|rf~115_q ;
wire \CPU_RISCV|regs|rf~19_q ;
wire \CPU_RISCV|regs|rf~83_q ;
wire \CPU_RISCV|regs|rf~1975_combout ;
wire \CPU_RISCV|regs|rf~51_q ;
wire \CPU_RISCV|regs|rf~1976_combout ;
wire \CPU_RISCV|regs|rf~1977_combout ;
wire \CPU_RISCV|regs|rf~1980_combout ;
wire \CPU_RISCV|regs|rd2[19]~13_combout ;
wire \CPU_RISCV|Add1~37 ;
wire \CPU_RISCV|Add1~38_combout ;
wire \CPU_RISCV|imm[19]~45_combout ;
wire \CPU_RISCV|regs|rf~1948_combout ;
wire \CPU_RISCV|regs|rf~1949_combout ;
wire \CPU_RISCV|regs|rf~1941_combout ;
wire \CPU_RISCV|regs|rf~1942_combout ;
wire \CPU_RISCV|regs|rf~1945_combout ;
wire \CPU_RISCV|regs|rf~1946_combout ;
wire \CPU_RISCV|regs|rf~1943_combout ;
wire \CPU_RISCV|regs|rf~1944_combout ;
wire \CPU_RISCV|regs|rf~1947_combout ;
wire \CPU_RISCV|regs|rf~1950_combout ;
wire \CPU_RISCV|regs|rf~2763_combout ;
wire \CPU_RISCV|Equal16~22_combout ;
wire \CPU_RISCV|ShiftLeft0~148_combout ;
wire \CPU_RISCV|ShiftLeft0~140_combout ;
wire \CPU_RISCV|Add3~37 ;
wire \CPU_RISCV|Add3~38_combout ;
wire \CPU_RISCV|ShiftLeft0~7_combout ;
wire \CPU_RISCV|ShiftLeft0~10_combout ;
wire \CPU_RISCV|ShiftLeft0~11_combout ;
wire \CPU_RISCV|ShiftLeft0~19_combout ;
wire \CPU_RISCV|ShiftLeft0~20_combout ;
wire \CPU_RISCV|ShiftLeft0~21_combout ;
wire \CPU_RISCV|ShiftLeft0~110_combout ;
wire \CPU_RISCV|comb~114_combout ;
wire \CPU_RISCV|comb~115_combout ;
wire \CPU_RISCV|comb~116_combout ;
wire \CPU_RISCV|comb~117_combout ;
wire \CPU_RISCV|comb~118_combout ;
wire \CPU_RISCV|regs|rf~499_q ;
wire \CPU_RISCV|regs|rf~1958_combout ;
wire \CPU_RISCV|regs|rf~1959_combout ;
wire \CPU_RISCV|regs|rf~1953_combout ;
wire \CPU_RISCV|regs|rf~1954_combout ;
wire \CPU_RISCV|regs|rf~1955_combout ;
wire \CPU_RISCV|regs|rf~1956_combout ;
wire \CPU_RISCV|regs|rf~1957_combout ;
wire \CPU_RISCV|regs|rf~1951_combout ;
wire \CPU_RISCV|regs|rf~1952_combout ;
wire \CPU_RISCV|regs|rf~1960_combout ;
wire \CPU_RISCV|regs|rd1[19]~12_combout ;
wire \CPU_RISCV|Add2~37 ;
wire \CPU_RISCV|Add2~38_combout ;
wire \CPU_RISCV|Add0~121_combout ;
wire \CPU_RISCV|pc[21]~4_combout ;
wire \CPU_RISCV|Add0~122_combout ;
wire \CPU_RISCV|Add0~62 ;
wire \CPU_RISCV|Add0~63_combout ;
wire \CPU_RISCV|imm[20]~59_combout ;
wire \CPU_RISCV|imm[20]~43_combout ;
wire \CPU_RISCV|ShiftLeft0~139_combout ;
wire \CPU_RISCV|Add3~39 ;
wire \CPU_RISCV|Add3~40_combout ;
wire \CPU_RISCV|ShiftLeft0~137_combout ;
wire \CPU_RISCV|ShiftLeft0~107_combout ;
wire \CPU_RISCV|ShiftLeft0~106_combout ;
wire \CPU_RISCV|regs|rf~756_q ;
wire \CPU_RISCV|regs|rf~1012_q ;
wire \CPU_RISCV|regs|rf~884_q ;
wire \CPU_RISCV|regs|rf~628_q ;
wire \CPU_RISCV|regs|rf~1908_combout ;
wire \CPU_RISCV|regs|rf~1909_combout ;
wire \CPU_RISCV|regs|rf~852_q ;
wire \CPU_RISCV|regs|rf~724_q ;
wire \CPU_RISCV|regs|rf~596_q ;
wire \CPU_RISCV|regs|rf~1903_combout ;
wire \CPU_RISCV|regs|rf~980_q ;
wire \CPU_RISCV|regs|rf~1904_combout ;
wire \CPU_RISCV|regs|rf~788_q ;
wire \CPU_RISCV|regs|rf~916feeder_combout ;
wire \CPU_RISCV|regs|rf~916_q ;
wire \CPU_RISCV|regs|rf~660_q ;
wire \CPU_RISCV|regs|rf~532feeder_combout ;
wire \CPU_RISCV|regs|rf~532_q ;
wire \CPU_RISCV|regs|rf~1905_combout ;
wire \CPU_RISCV|regs|rf~1906_combout ;
wire \CPU_RISCV|regs|rf~1907_combout ;
wire \CPU_RISCV|regs|rf~692_q ;
wire \CPU_RISCV|regs|rf~820_q ;
wire \CPU_RISCV|regs|rf~564_q ;
wire \CPU_RISCV|regs|rf~1901_combout ;
wire \CPU_RISCV|regs|rf~948_q ;
wire \CPU_RISCV|regs|rf~1902_combout ;
wire \CPU_RISCV|regs|rf~1910_combout ;
wire \CPU_RISCV|regs|rf~2764_combout ;
wire \CPU_RISCV|ShiftLeft0~108_combout ;
wire \CPU_RISCV|ShiftLeft0~109_combout ;
wire \CPU_RISCV|comb~109_combout ;
wire \CPU_RISCV|comb~110_combout ;
wire \CPU_RISCV|comb~111_combout ;
wire \CPU_RISCV|regs|rf~436feeder_combout ;
wire \CPU_RISCV|regs|rf~436_q ;
wire \CPU_RISCV|regs|rf~500_q ;
wire \CPU_RISCV|regs|rf~468feeder_combout ;
wire \CPU_RISCV|regs|rf~468_q ;
wire \CPU_RISCV|regs|rf~404feeder_combout ;
wire \CPU_RISCV|regs|rf~404_q ;
wire \CPU_RISCV|regs|rf~1938_combout ;
wire \CPU_RISCV|regs|rf~1939_combout ;
wire \CPU_RISCV|regs|rf~340feeder_combout ;
wire \CPU_RISCV|regs|rf~340_q ;
wire \CPU_RISCV|regs|rf~308feeder_combout ;
wire \CPU_RISCV|regs|rf~308_q ;
wire \CPU_RISCV|regs|rf~276_q ;
wire \CPU_RISCV|regs|rf~1931_combout ;
wire \CPU_RISCV|regs|rf~372_q ;
wire \CPU_RISCV|regs|rf~1932_combout ;
wire \CPU_RISCV|regs|rf~244_q ;
wire \CPU_RISCV|regs|rf~148_q ;
wire \CPU_RISCV|regs|rf~212_q ;
wire \CPU_RISCV|regs|rf~1933_combout ;
wire \CPU_RISCV|regs|rf~180_q ;
wire \CPU_RISCV|regs|rf~1934_combout ;
wire \CPU_RISCV|regs|rf~116_q ;
wire \CPU_RISCV|regs|rf~20_q ;
wire \CPU_RISCV|regs|rf~1935_combout ;
wire \CPU_RISCV|regs|rf~84_q ;
wire \CPU_RISCV|regs|rf~1936_combout ;
wire \CPU_RISCV|regs|rf~1937_combout ;
wire \CPU_RISCV|regs|rf~1940_combout ;
wire \CPU_RISCV|regs|rf~1925_combout ;
wire \CPU_RISCV|regs|rf~1926_combout ;
wire \CPU_RISCV|regs|rf~1923_combout ;
wire \CPU_RISCV|regs|rf~1924_combout ;
wire \CPU_RISCV|regs|rf~1927_combout ;
wire \CPU_RISCV|regs|rf~1921_combout ;
wire \CPU_RISCV|regs|rf~1922_combout ;
wire \CPU_RISCV|regs|rf~1928_combout ;
wire \CPU_RISCV|regs|rf~1929_combout ;
wire \CPU_RISCV|regs|rf~1930_combout ;
wire \CPU_RISCV|regs|rd2[20]~12_combout ;
wire \CPU_RISCV|Equal16~24_combout ;
wire \CPU_RISCV|comb~112_combout ;
wire \CPU_RISCV|Add1~39 ;
wire \CPU_RISCV|Add1~40_combout ;
wire \CPU_RISCV|comb~113_combout ;
wire \CPU_RISCV|regs|rf~52_q ;
wire \CPU_RISCV|regs|rf~1915_combout ;
wire \CPU_RISCV|regs|rf~1916_combout ;
wire \CPU_RISCV|regs|rf~1913_combout ;
wire \CPU_RISCV|regs|rf~1914_combout ;
wire \CPU_RISCV|regs|rf~1917_combout ;
wire \CPU_RISCV|regs|rf~1911_combout ;
wire \CPU_RISCV|regs|rf~1912_combout ;
wire \CPU_RISCV|regs|rf~1918_combout ;
wire \CPU_RISCV|regs|rf~1919_combout ;
wire \CPU_RISCV|regs|rf~1920_combout ;
wire \CPU_RISCV|regs|rd1[20]~11_combout ;
wire \CPU_RISCV|Add2~39 ;
wire \CPU_RISCV|Add2~40_combout ;
wire \CPU_RISCV|Add0~118_combout ;
wire \CPU_RISCV|Add0~119_combout ;
wire \CPU_RISCV|Add0~120_combout ;
wire \CPU_RISCV|Add0~64 ;
wire \CPU_RISCV|Add0~65_combout ;
wire \CPU_RISCV|imm[21]~58_combout ;
wire \CPU_RISCV|imm[21]~42_combout ;
wire \CPU_RISCV|Add3~41 ;
wire \CPU_RISCV|Add3~42_combout ;
wire \CPU_RISCV|regs|rf~373_q ;
wire \CPU_RISCV|regs|rf~309_q ;
wire \CPU_RISCV|regs|rf~277_q ;
wire \CPU_RISCV|regs|rf~341_q ;
wire \CPU_RISCV|regs|rf~1893_combout ;
wire \CPU_RISCV|regs|rf~1894_combout ;
wire \CPU_RISCV|regs|rf~117_q ;
wire \CPU_RISCV|regs|rf~53_q ;
wire \CPU_RISCV|regs|rf~21_q ;
wire \CPU_RISCV|regs|rf~85_q ;
wire \CPU_RISCV|regs|rf~1895_combout ;
wire \CPU_RISCV|regs|rf~1896_combout ;
wire \CPU_RISCV|regs|rf~1897_combout ;
wire \CPU_RISCV|regs|rf~245_q ;
wire \CPU_RISCV|regs|rf~213_q ;
wire \CPU_RISCV|regs|rf~149_q ;
wire \CPU_RISCV|regs|rf~181_q ;
wire \CPU_RISCV|regs|rf~1891_combout ;
wire \CPU_RISCV|regs|rf~1892_combout ;
wire \CPU_RISCV|regs|rf~501_q ;
wire \CPU_RISCV|regs|rf~469_q ;
wire \CPU_RISCV|regs|rf~437_q ;
wire \CPU_RISCV|regs|rf~405_q ;
wire \CPU_RISCV|regs|rf~1898_combout ;
wire \CPU_RISCV|regs|rf~1899_combout ;
wire \CPU_RISCV|regs|rf~1900_combout ;
wire \CPU_RISCV|regs|rf~1013_q ;
wire \CPU_RISCV|regs|rf~757_q ;
wire \CPU_RISCV|regs|rf~629_q ;
wire \CPU_RISCV|regs|rf~1888_combout ;
wire \CPU_RISCV|regs|rf~1889_combout ;
wire \CPU_RISCV|regs|rf~981_q ;
wire \CPU_RISCV|regs|rf~853_q ;
wire \CPU_RISCV|regs|rf~597_q ;
wire \CPU_RISCV|regs|rf~725_q ;
wire \CPU_RISCV|regs|rf~1883_combout ;
wire \CPU_RISCV|regs|rf~1884_combout ;
wire \CPU_RISCV|regs|rf~917_q ;
wire \CPU_RISCV|regs|rf~789_q ;
wire \CPU_RISCV|regs|rf~533_q ;
wire \CPU_RISCV|regs|rf~661_q ;
wire \CPU_RISCV|regs|rf~1885_combout ;
wire \CPU_RISCV|regs|rf~1886_combout ;
wire \CPU_RISCV|regs|rf~1887_combout ;
wire \CPU_RISCV|regs|rf~949_q ;
wire \CPU_RISCV|regs|rf~565_q ;
wire \CPU_RISCV|regs|rf~821_q ;
wire \CPU_RISCV|regs|rf~1881_combout ;
wire \CPU_RISCV|regs|rf~693_q ;
wire \CPU_RISCV|regs|rf~1882_combout ;
wire \CPU_RISCV|regs|rf~1890_combout ;
wire \CPU_RISCV|regs|rd2[21]~11_combout ;
wire \CPU_RISCV|Add1~41 ;
wire \CPU_RISCV|Add1~42_combout ;
wire \CPU_RISCV|Equal16~25_combout ;
wire \CPU_RISCV|ShiftLeft0~135_combout ;
wire \CPU_RISCV|ShiftLeft0~83_combout ;
wire \CPU_RISCV|regs|rf~1878_combout ;
wire \CPU_RISCV|regs|rf~1879_combout ;
wire \CPU_RISCV|regs|rf~1875_combout ;
wire \CPU_RISCV|regs|rf~1876_combout ;
wire \CPU_RISCV|regs|rf~1873_combout ;
wire \CPU_RISCV|regs|rf~1874_combout ;
wire \CPU_RISCV|regs|rf~1877_combout ;
wire \CPU_RISCV|regs|rf~1871_combout ;
wire \CPU_RISCV|regs|rf~1872_combout ;
wire \CPU_RISCV|regs|rf~1880_combout ;
wire \CPU_RISCV|regs|rf~2766_combout ;
wire \CPU_RISCV|ShiftLeft0~82_combout ;
wire \CPU_RISCV|ShiftLeft0~84_combout ;
wire \CPU_RISCV|ShiftLeft0~85_combout ;
wire \CPU_RISCV|comb~103_combout ;
wire \CPU_RISCV|ShiftLeft0~136_combout ;
wire \CPU_RISCV|comb~105_combout ;
wire \CPU_RISCV|comb~106_combout ;
wire \CPU_RISCV|comb~107_combout ;
wire \CPU_RISCV|comb~108_combout ;
wire \CPU_RISCV|regs|rf~885_q ;
wire \CPU_RISCV|regs|rf~1868_combout ;
wire \CPU_RISCV|regs|rf~1869_combout ;
wire \CPU_RISCV|regs|rf~1861_combout ;
wire \CPU_RISCV|regs|rf~1862_combout ;
wire \CPU_RISCV|regs|rf~1863_combout ;
wire \CPU_RISCV|regs|rf~1864_combout ;
wire \CPU_RISCV|regs|rf~1865_combout ;
wire \CPU_RISCV|regs|rf~1866_combout ;
wire \CPU_RISCV|regs|rf~1867_combout ;
wire \CPU_RISCV|regs|rf~1870_combout ;
wire \CPU_RISCV|regs|rd1[21]~10_combout ;
wire \CPU_RISCV|Add2~41 ;
wire \CPU_RISCV|Add2~42_combout ;
wire \CPU_RISCV|Add0~115_combout ;
wire \CPU_RISCV|Add0~116_combout ;
wire \CPU_RISCV|Add0~117_combout ;
wire \CPU_RISCV|Add0~66 ;
wire \CPU_RISCV|Add0~67_combout ;
wire \CPU_RISCV|imm[22]~57_combout ;
wire \CPU_RISCV|imm[22]~41_combout ;
wire \CPU_RISCV|Add3~43 ;
wire \CPU_RISCV|Add3~44_combout ;
wire \CPU_RISCV|regs|rf~438feeder_combout ;
wire \CPU_RISCV|regs|rf~438_q ;
wire \CPU_RISCV|regs|rf~406_q ;
wire \CPU_RISCV|regs|rf~470_q ;
wire \CPU_RISCV|regs|rf~1858_combout ;
wire \CPU_RISCV|regs|rf~502_q ;
wire \CPU_RISCV|regs|rf~1859_combout ;
wire \CPU_RISCV|regs|rf~246_q ;
wire \CPU_RISCV|regs|rf~182_q ;
wire \CPU_RISCV|regs|rf~150_q ;
wire \CPU_RISCV|regs|rf~214_q ;
wire \CPU_RISCV|regs|rf~1853_combout ;
wire \CPU_RISCV|regs|rf~1854_combout ;
wire \CPU_RISCV|regs|rf~118_q ;
wire \CPU_RISCV|regs|rf~86feeder_combout ;
wire \CPU_RISCV|regs|rf~86_q ;
wire \CPU_RISCV|regs|rf~22_q ;
wire \CPU_RISCV|regs|rf~54_q ;
wire \CPU_RISCV|regs|rf~1855_combout ;
wire \CPU_RISCV|regs|rf~1856_combout ;
wire \CPU_RISCV|regs|rf~1857_combout ;
wire \CPU_RISCV|regs|rf~374_q ;
wire \CPU_RISCV|regs|rf~278_q ;
wire \CPU_RISCV|regs|rf~310_q ;
wire \CPU_RISCV|regs|rf~1851_combout ;
wire \CPU_RISCV|regs|rf~342_q ;
wire \CPU_RISCV|regs|rf~1852_combout ;
wire \CPU_RISCV|regs|rf~1860_combout ;
wire \CPU_RISCV|regs|rf~982_q ;
wire \CPU_RISCV|regs|rf~598_q ;
wire \CPU_RISCV|regs|rf~854_q ;
wire \CPU_RISCV|regs|rf~1841_combout ;
wire \CPU_RISCV|regs|rf~726_q ;
wire \CPU_RISCV|regs|rf~1842_combout ;
wire \CPU_RISCV|regs|rf~1014_q ;
wire \CPU_RISCV|regs|rf~886_q ;
wire \CPU_RISCV|regs|rf~630_q ;
wire \CPU_RISCV|regs|rf~1848_combout ;
wire \CPU_RISCV|regs|rf~1849_combout ;
wire \CPU_RISCV|regs|rf~950_q ;
wire \CPU_RISCV|regs|rf~822_q ;
wire \CPU_RISCV|regs|rf~566_q ;
wire \CPU_RISCV|regs|rf~694_q ;
wire \CPU_RISCV|regs|rf~1843_combout ;
wire \CPU_RISCV|regs|rf~1844_combout ;
wire \CPU_RISCV|regs|rf~918_q ;
wire \CPU_RISCV|regs|rf~534_q ;
wire \CPU_RISCV|regs|rf~790_q ;
wire \CPU_RISCV|regs|rf~1845_combout ;
wire \CPU_RISCV|regs|rf~662_q ;
wire \CPU_RISCV|regs|rf~1846_combout ;
wire \CPU_RISCV|regs|rf~1847_combout ;
wire \CPU_RISCV|regs|rf~1850_combout ;
wire \CPU_RISCV|regs|rd2[22]~10_combout ;
wire \CPU_RISCV|Add1~43 ;
wire \CPU_RISCV|Add1~44_combout ;
wire \CPU_RISCV|Equal16~26_combout ;
wire \CPU_RISCV|ShiftLeft0~134_combout ;
wire \CPU_RISCV|ShiftLeft0~38_combout ;
wire \CPU_RISCV|regs|rf~1831_combout ;
wire \CPU_RISCV|regs|rf~1832_combout ;
wire \CPU_RISCV|regs|rf~1833_combout ;
wire \CPU_RISCV|regs|rf~1834_combout ;
wire \CPU_RISCV|regs|rf~1835_combout ;
wire \CPU_RISCV|regs|rf~1836_combout ;
wire \CPU_RISCV|regs|rf~1837_combout ;
wire \CPU_RISCV|regs|rf~1838_combout ;
wire \CPU_RISCV|regs|rf~1839_combout ;
wire \CPU_RISCV|regs|rf~1840_combout ;
wire \CPU_RISCV|regs|rf~2767_combout ;
wire \CPU_RISCV|ShiftLeft0~39_combout ;
wire \CPU_RISCV|ShiftLeft0~40_combout ;
wire \CPU_RISCV|ShiftLeft0~41_combout ;
wire \CPU_RISCV|ShiftLeft0~132_combout ;
wire \CPU_RISCV|comb~98_combout ;
wire \CPU_RISCV|comb~99_combout ;
wire \CPU_RISCV|comb~100_combout ;
wire \CPU_RISCV|comb~101_combout ;
wire \CPU_RISCV|comb~102_combout ;
wire \CPU_RISCV|regs|rf~758_q ;
wire \CPU_RISCV|regs|rf~1828_combout ;
wire \CPU_RISCV|regs|rf~1829_combout ;
wire \CPU_RISCV|regs|rf~1821_combout ;
wire \CPU_RISCV|regs|rf~1822_combout ;
wire \CPU_RISCV|regs|rf~1823_combout ;
wire \CPU_RISCV|regs|rf~1824_combout ;
wire \CPU_RISCV|regs|rf~1825_combout ;
wire \CPU_RISCV|regs|rf~1826_combout ;
wire \CPU_RISCV|regs|rf~1827_combout ;
wire \CPU_RISCV|regs|rf~1830_combout ;
wire \CPU_RISCV|regs|rd1[22]~9_combout ;
wire \CPU_RISCV|Add2~43 ;
wire \CPU_RISCV|Add2~44_combout ;
wire \CPU_RISCV|Add0~112_combout ;
wire \CPU_RISCV|Add0~113_combout ;
wire \CPU_RISCV|Add0~114_combout ;
wire \CPU_RISCV|Add0~68 ;
wire \CPU_RISCV|Add0~69_combout ;
wire \CPU_RISCV|imm[23]~56_combout ;
wire \CPU_RISCV|imm[23]~40_combout ;
wire \CPU_RISCV|Add3~45 ;
wire \CPU_RISCV|Add3~46_combout ;
wire \CPU_RISCV|regs|rf~1015_q ;
wire \CPU_RISCV|regs|rf~759_q ;
wire \CPU_RISCV|regs|rf~631_q ;
wire \CPU_RISCV|regs|rf~887_q ;
wire \CPU_RISCV|regs|rf~1808_combout ;
wire \CPU_RISCV|regs|rf~1809_combout ;
wire \CPU_RISCV|regs|rf~951_q ;
wire \CPU_RISCV|regs|rf~695_q ;
wire \CPU_RISCV|regs|rf~567_q ;
wire \CPU_RISCV|regs|rf~823_q ;
wire \CPU_RISCV|regs|rf~1801_combout ;
wire \CPU_RISCV|regs|rf~1802_combout ;
wire \CPU_RISCV|regs|rf~983_q ;
wire \CPU_RISCV|regs|rf~599_q ;
wire \CPU_RISCV|regs|rf~727_q ;
wire \CPU_RISCV|regs|rf~1803_combout ;
wire \CPU_RISCV|regs|rf~855_q ;
wire \CPU_RISCV|regs|rf~1804_combout ;
wire \CPU_RISCV|regs|rf~919_q ;
wire \CPU_RISCV|regs|rf~791_q ;
wire \CPU_RISCV|regs|rf~535_q ;
wire \CPU_RISCV|regs|rf~663_q ;
wire \CPU_RISCV|regs|rf~1805_combout ;
wire \CPU_RISCV|regs|rf~1806_combout ;
wire \CPU_RISCV|regs|rf~1807_combout ;
wire \CPU_RISCV|regs|rf~1810_combout ;
wire \CPU_RISCV|regs|rf~151_q ;
wire \CPU_RISCV|regs|rf~1811_combout ;
wire \CPU_RISCV|regs|rf~247_q ;
wire \CPU_RISCV|regs|rf~215_q ;
wire \CPU_RISCV|regs|rf~1812_combout ;
wire \CPU_RISCV|regs|rf~503_q ;
wire \CPU_RISCV|regs|rf~471_q ;
wire \CPU_RISCV|regs|rf~439_q ;
wire \CPU_RISCV|regs|rf~407_q ;
wire \CPU_RISCV|regs|rf~1818_combout ;
wire \CPU_RISCV|regs|rf~1819_combout ;
wire \CPU_RISCV|regs|rf~279_q ;
wire \CPU_RISCV|regs|rf~343_q ;
wire \CPU_RISCV|regs|rf~1813_combout ;
wire \CPU_RISCV|regs|rf~375_q ;
wire \CPU_RISCV|regs|rf~311_q ;
wire \CPU_RISCV|regs|rf~1814_combout ;
wire \CPU_RISCV|regs|rf~119_q ;
wire \CPU_RISCV|regs|rf~55feeder_combout ;
wire \CPU_RISCV|regs|rf~55_q ;
wire \CPU_RISCV|regs|rf~23_q ;
wire \CPU_RISCV|regs|rf~87_q ;
wire \CPU_RISCV|regs|rf~1815_combout ;
wire \CPU_RISCV|regs|rf~1816_combout ;
wire \CPU_RISCV|regs|rf~1817_combout ;
wire \CPU_RISCV|regs|rf~1820_combout ;
wire \CPU_RISCV|regs|rd2[23]~9_combout ;
wire \CPU_RISCV|Add1~45 ;
wire \CPU_RISCV|Add1~46_combout ;
wire \CPU_RISCV|ShiftLeft0~131_combout ;
wire \CPU_RISCV|ShiftLeft0~130_combout ;
wire \CPU_RISCV|regs|rf~1781_combout ;
wire \CPU_RISCV|regs|rf~1782_combout ;
wire \CPU_RISCV|regs|rf~1783_combout ;
wire \CPU_RISCV|regs|rf~1784_combout ;
wire \CPU_RISCV|regs|rf~1785_combout ;
wire \CPU_RISCV|regs|rf~1786_combout ;
wire \CPU_RISCV|regs|rf~1787_combout ;
wire \CPU_RISCV|regs|rf~1788_combout ;
wire \CPU_RISCV|regs|rf~1789_combout ;
wire \CPU_RISCV|regs|rf~1790_combout ;
wire \CPU_RISCV|ShiftLeft0~12_combout ;
wire \CPU_RISCV|ShiftLeft0~13_combout ;
wire \CPU_RISCV|ShiftLeft0~14_combout ;
wire \CPU_RISCV|ShiftLeft0~15_combout ;
wire \CPU_RISCV|comb~93_combout ;
wire \CPU_RISCV|comb~94_combout ;
wire \CPU_RISCV|comb~95_combout ;
wire \CPU_RISCV|Equal16~27_combout ;
wire \CPU_RISCV|comb~96_combout ;
wire \CPU_RISCV|comb~97_combout ;
wire \CPU_RISCV|regs|rf~183_q ;
wire \CPU_RISCV|regs|rf~1793_combout ;
wire \CPU_RISCV|regs|rf~1794_combout ;
wire \CPU_RISCV|regs|rf~1795_combout ;
wire \CPU_RISCV|regs|rf~1796_combout ;
wire \CPU_RISCV|regs|rf~1797_combout ;
wire \CPU_RISCV|regs|rf~1791_combout ;
wire \CPU_RISCV|regs|rf~1792_combout ;
wire \CPU_RISCV|regs|rf~1798_combout ;
wire \CPU_RISCV|regs|rf~1799_combout ;
wire \CPU_RISCV|regs|rf~1800_combout ;
wire \CPU_RISCV|regs|rd1[23]~8_combout ;
wire \CPU_RISCV|Add2~45 ;
wire \CPU_RISCV|Add2~46_combout ;
wire \CPU_RISCV|Add0~109_combout ;
wire \CPU_RISCV|Add0~110_combout ;
wire \CPU_RISCV|Add0~111_combout ;
wire \CPU_RISCV|Add0~70 ;
wire \CPU_RISCV|Add0~71_combout ;
wire \CPU_RISCV|imm[24]~55_combout ;
wire \CPU_RISCV|imm[24]~39_combout ;
wire \CPU_RISCV|Add3~47 ;
wire \CPU_RISCV|Add3~48_combout ;
wire \CPU_RISCV|regs|rf~504feeder_combout ;
wire \CPU_RISCV|regs|rf~504_q ;
wire \CPU_RISCV|regs|rf~440_q ;
wire \CPU_RISCV|regs|rf~472_q ;
wire \CPU_RISCV|regs|rf~408_q ;
wire \CPU_RISCV|regs|rf~1778_combout ;
wire \CPU_RISCV|regs|rf~1779_combout ;
wire \CPU_RISCV|regs|rf~376_q ;
wire \CPU_RISCV|regs|rf~344_q ;
wire \CPU_RISCV|regs|rf~280_q ;
wire \CPU_RISCV|regs|rf~1771_combout ;
wire \CPU_RISCV|regs|rf~1772_combout ;
wire \CPU_RISCV|regs|rf~120_q ;
wire \CPU_RISCV|regs|rf~88_q ;
wire \CPU_RISCV|regs|rf~24_q ;
wire \CPU_RISCV|regs|rf~56_q ;
wire \CPU_RISCV|regs|rf~1775_combout ;
wire \CPU_RISCV|regs|rf~1776_combout ;
wire \CPU_RISCV|regs|rf~248_q ;
wire \CPU_RISCV|regs|rf~184_q ;
wire \CPU_RISCV|regs|rf~152_q ;
wire \CPU_RISCV|regs|rf~216_q ;
wire \CPU_RISCV|regs|rf~1773_combout ;
wire \CPU_RISCV|regs|rf~1774_combout ;
wire \CPU_RISCV|regs|rf~1777_combout ;
wire \CPU_RISCV|regs|rf~1780_combout ;
wire \CPU_RISCV|regs|rf~1016_q ;
wire \CPU_RISCV|regs|rf~888_q ;
wire \CPU_RISCV|regs|rf~632_q ;
wire \CPU_RISCV|regs|rf~760_q ;
wire \CPU_RISCV|regs|rf~1768_combout ;
wire \CPU_RISCV|regs|rf~1769_combout ;
wire \CPU_RISCV|regs|rf~984_q ;
wire \CPU_RISCV|regs|rf~600_q ;
wire \CPU_RISCV|regs|rf~856_q ;
wire \CPU_RISCV|regs|rf~1761_combout ;
wire \CPU_RISCV|regs|rf~728_q ;
wire \CPU_RISCV|regs|rf~1762_combout ;
wire \CPU_RISCV|regs|rf~952_q ;
wire \CPU_RISCV|regs|rf~824_q ;
wire \CPU_RISCV|regs|rf~568_q ;
wire \CPU_RISCV|regs|rf~696_q ;
wire \CPU_RISCV|regs|rf~1763_combout ;
wire \CPU_RISCV|regs|rf~1764_combout ;
wire \CPU_RISCV|regs|rf~536_q ;
wire \CPU_RISCV|regs|rf~792_q ;
wire \CPU_RISCV|regs|rf~1765_combout ;
wire \CPU_RISCV|regs|rf~664_q ;
wire \CPU_RISCV|regs|rf~920_q ;
wire \CPU_RISCV|regs|rf~1766_combout ;
wire \CPU_RISCV|regs|rf~1767_combout ;
wire \CPU_RISCV|regs|rf~1770_combout ;
wire \CPU_RISCV|regs|rd2[24]~8_combout ;
wire \CPU_RISCV|Equal16~29_combout ;
wire \CPU_RISCV|comb~69_combout ;
wire \CPU_RISCV|comb~68_combout ;
wire \CPU_RISCV|ShiftLeft0~100_combout ;
wire \CPU_RISCV|ShiftLeft0~101_combout ;
wire \CPU_RISCV|ShiftLeft0~102_combout ;
wire \CPU_RISCV|comb~88_combout ;
wire \CPU_RISCV|ShiftLeft0~125_combout ;
wire \CPU_RISCV|comb~89_combout ;
wire \CPU_RISCV|comb~90_combout ;
wire \CPU_RISCV|comb~91_combout ;
wire \CPU_RISCV|Add1~47 ;
wire \CPU_RISCV|Add1~48_combout ;
wire \CPU_RISCV|comb~87_combout ;
wire \CPU_RISCV|comb~92_combout ;
wire \CPU_RISCV|regs|rf~312_q ;
wire \CPU_RISCV|regs|rf~1753_combout ;
wire \CPU_RISCV|regs|rf~1754_combout ;
wire \CPU_RISCV|regs|rf~1755_combout ;
wire \CPU_RISCV|regs|rf~1756_combout ;
wire \CPU_RISCV|regs|rf~1757_combout ;
wire \CPU_RISCV|regs|rf~1751_combout ;
wire \CPU_RISCV|regs|rf~1752_combout ;
wire \CPU_RISCV|regs|rf~1758_combout ;
wire \CPU_RISCV|regs|rf~1759_combout ;
wire \CPU_RISCV|regs|rf~1760_combout ;
wire \CPU_RISCV|regs|rf~1743_combout ;
wire \CPU_RISCV|regs|rf~1744_combout ;
wire \CPU_RISCV|regs|rf~1745_combout ;
wire \CPU_RISCV|regs|rf~1746_combout ;
wire \CPU_RISCV|regs|rf~1747_combout ;
wire \CPU_RISCV|regs|rf~1741_combout ;
wire \CPU_RISCV|regs|rf~1742_combout ;
wire \CPU_RISCV|regs|rf~1748_combout ;
wire \CPU_RISCV|regs|rf~1749_combout ;
wire \CPU_RISCV|regs|rf~1750_combout ;
wire \CPU_RISCV|regs|rd1[24]~7_combout ;
wire \CPU_RISCV|Add2~47 ;
wire \CPU_RISCV|Add2~48_combout ;
wire \CPU_RISCV|Add0~106_combout ;
wire \CPU_RISCV|Add0~107_combout ;
wire \CPU_RISCV|Add0~108_combout ;
wire \CPU_RISCV|Add0~72 ;
wire \CPU_RISCV|Add0~73_combout ;
wire \CPU_RISCV|imm[25]~36_combout ;
wire \CPU_RISCV|imm[25]~37_combout ;
wire \CPU_RISCV|Add3~49 ;
wire \CPU_RISCV|Add3~50_combout ;
wire \CPU_RISCV|regs|rf~1017_q ;
wire \CPU_RISCV|regs|rf~761_q ;
wire \CPU_RISCV|regs|rf~633_q ;
wire \CPU_RISCV|regs|rf~889_q ;
wire \CPU_RISCV|regs|rf~1728_combout ;
wire \CPU_RISCV|regs|rf~1729_combout ;
wire \CPU_RISCV|regs|rf~953_q ;
wire \CPU_RISCV|regs|rf~697_q ;
wire \CPU_RISCV|regs|rf~569_q ;
wire \CPU_RISCV|regs|rf~825_q ;
wire \CPU_RISCV|regs|rf~1721_combout ;
wire \CPU_RISCV|regs|rf~1722_combout ;
wire \CPU_RISCV|regs|rf~857_q ;
wire \CPU_RISCV|regs|rf~729_q ;
wire \CPU_RISCV|regs|rf~601_q ;
wire \CPU_RISCV|regs|rf~1723_combout ;
wire \CPU_RISCV|regs|rf~985_q ;
wire \CPU_RISCV|regs|rf~1724_combout ;
wire \CPU_RISCV|regs|rf~921_q ;
wire \CPU_RISCV|regs|rf~793_q ;
wire \CPU_RISCV|regs|rf~537_q ;
wire \CPU_RISCV|regs|rf~665_q ;
wire \CPU_RISCV|regs|rf~1725_combout ;
wire \CPU_RISCV|regs|rf~1726_combout ;
wire \CPU_RISCV|regs|rf~1727_combout ;
wire \CPU_RISCV|regs|rf~1730_combout ;
wire \CPU_RISCV|regs|rf~217feeder_combout ;
wire \CPU_RISCV|regs|rf~217_q ;
wire \CPU_RISCV|regs|rf~249_q ;
wire \CPU_RISCV|regs|rf~153_q ;
wire \CPU_RISCV|regs|rf~185_q ;
wire \CPU_RISCV|regs|rf~1731_combout ;
wire \CPU_RISCV|regs|rf~1732_combout ;
wire \CPU_RISCV|regs|rf~25_q ;
wire \CPU_RISCV|regs|rf~89feeder_combout ;
wire \CPU_RISCV|regs|rf~89_q ;
wire \CPU_RISCV|regs|rf~1735_combout ;
wire \CPU_RISCV|regs|rf~57feeder_combout ;
wire \CPU_RISCV|regs|rf~57_q ;
wire \CPU_RISCV|regs|rf~121_q ;
wire \CPU_RISCV|regs|rf~1736_combout ;
wire \CPU_RISCV|regs|rf~313_q ;
wire \CPU_RISCV|regs|rf~345_q ;
wire \CPU_RISCV|regs|rf~281_q ;
wire \CPU_RISCV|regs|rf~1733_combout ;
wire \CPU_RISCV|regs|rf~1734_combout ;
wire \CPU_RISCV|regs|rf~1737_combout ;
wire \CPU_RISCV|regs|rf~505_q ;
wire \CPU_RISCV|regs|rf~473_q ;
wire \CPU_RISCV|regs|rf~409_q ;
wire \CPU_RISCV|regs|rf~441_q ;
wire \CPU_RISCV|regs|rf~1738_combout ;
wire \CPU_RISCV|regs|rf~1739_combout ;
wire \CPU_RISCV|regs|rf~1740_combout ;
wire \CPU_RISCV|regs|rd2[25]~7_combout ;
wire \CPU_RISCV|Add1~49 ;
wire \CPU_RISCV|Add1~50_combout ;
wire \CPU_RISCV|comb~81_combout ;
wire \CPU_RISCV|Equal16~30_combout ;
wire \CPU_RISCV|ShiftLeft0~76_combout ;
wire \CPU_RISCV|ShiftLeft0~75_combout ;
wire \CPU_RISCV|ShiftLeft0~77_combout ;
wire \CPU_RISCV|ShiftLeft0~121_combout ;
wire \CPU_RISCV|comb~82_combout ;
wire \CPU_RISCV|comb~83_combout ;
wire \CPU_RISCV|comb~84_combout ;
wire \CPU_RISCV|comb~85_combout ;
wire \CPU_RISCV|comb~86_combout ;
wire \CPU_RISCV|regs|rf~377_q ;
wire \CPU_RISCV|regs|rf~1711_combout ;
wire \CPU_RISCV|regs|rf~1712_combout ;
wire \CPU_RISCV|regs|rf~1715_combout ;
wire \CPU_RISCV|regs|rf~1716_combout ;
wire \CPU_RISCV|regs|rf~1713_combout ;
wire \CPU_RISCV|regs|rf~1714_combout ;
wire \CPU_RISCV|regs|rf~1717_combout ;
wire \CPU_RISCV|regs|rf~1718_combout ;
wire \CPU_RISCV|regs|rf~1719_combout ;
wire \CPU_RISCV|regs|rf~1720_combout ;
wire \CPU_RISCV|regs|rf~1708_combout ;
wire \CPU_RISCV|regs|rf~1709_combout ;
wire \CPU_RISCV|regs|rf~1705_combout ;
wire \CPU_RISCV|regs|rf~1706_combout ;
wire \CPU_RISCV|regs|rf~1703_combout ;
wire \CPU_RISCV|regs|rf~1704_combout ;
wire \CPU_RISCV|regs|rf~1707_combout ;
wire \CPU_RISCV|regs|rf~1701_combout ;
wire \CPU_RISCV|regs|rf~1702_combout ;
wire \CPU_RISCV|regs|rf~1710_combout ;
wire \CPU_RISCV|regs|rd1[25]~6_combout ;
wire \CPU_RISCV|Add2~49 ;
wire \CPU_RISCV|Add2~50_combout ;
wire \CPU_RISCV|Add0~103_combout ;
wire \CPU_RISCV|Add0~104_combout ;
wire \CPU_RISCV|Add0~105_combout ;
wire \CPU_RISCV|Add0~74 ;
wire \CPU_RISCV|Add0~75_combout ;
wire \CPU_RISCV|imm[26]~34_combout ;
wire \CPU_RISCV|imm[26]~35_combout ;
wire \CPU_RISCV|Add3~51 ;
wire \CPU_RISCV|Add3~52_combout ;
wire \CPU_RISCV|regs|rf~506_q ;
wire \CPU_RISCV|regs|rf~442_q ;
wire \CPU_RISCV|regs|rf~410_q ;
wire \CPU_RISCV|regs|rf~474feeder_combout ;
wire \CPU_RISCV|regs|rf~474_q ;
wire \CPU_RISCV|regs|rf~1698_combout ;
wire \CPU_RISCV|regs|rf~1699_combout ;
wire \CPU_RISCV|regs|rf~186_q ;
wire \CPU_RISCV|regs|rf~250_q ;
wire \CPU_RISCV|regs|rf~218_q ;
wire \CPU_RISCV|regs|rf~154_q ;
wire \CPU_RISCV|regs|rf~1693_combout ;
wire \CPU_RISCV|regs|rf~1694_combout ;
wire \CPU_RISCV|regs|rf~122_q ;
wire \CPU_RISCV|regs|rf~90_q ;
wire \CPU_RISCV|regs|rf~26_q ;
wire \CPU_RISCV|regs|rf~58_q ;
wire \CPU_RISCV|regs|rf~1695_combout ;
wire \CPU_RISCV|regs|rf~1696_combout ;
wire \CPU_RISCV|regs|rf~1697_combout ;
wire \CPU_RISCV|regs|rf~282_q ;
wire \CPU_RISCV|regs|rf~314_q ;
wire \CPU_RISCV|regs|rf~1691_combout ;
wire \CPU_RISCV|regs|rf~378_q ;
wire \CPU_RISCV|regs|rf~346_q ;
wire \CPU_RISCV|regs|rf~1692_combout ;
wire \CPU_RISCV|regs|rf~1700_combout ;
wire \CPU_RISCV|regs|rf~1018_q ;
wire \CPU_RISCV|regs|rf~890_q ;
wire \CPU_RISCV|regs|rf~634_q ;
wire \CPU_RISCV|regs|rf~762_q ;
wire \CPU_RISCV|regs|rf~1688_combout ;
wire \CPU_RISCV|regs|rf~1689_combout ;
wire \CPU_RISCV|regs|rf~922_q ;
wire \CPU_RISCV|regs|rf~538_q ;
wire \CPU_RISCV|regs|rf~794_q ;
wire \CPU_RISCV|regs|rf~1685_combout ;
wire \CPU_RISCV|regs|rf~666_q ;
wire \CPU_RISCV|regs|rf~1686_combout ;
wire \CPU_RISCV|regs|rf~826_q ;
wire \CPU_RISCV|regs|rf~698_q ;
wire \CPU_RISCV|regs|rf~570_q ;
wire \CPU_RISCV|regs|rf~1683_combout ;
wire \CPU_RISCV|regs|rf~1684_combout ;
wire \CPU_RISCV|regs|rf~1687_combout ;
wire \CPU_RISCV|regs|rf~602_q ;
wire \CPU_RISCV|regs|rf~858_q ;
wire \CPU_RISCV|regs|rf~1681_combout ;
wire \CPU_RISCV|regs|rf~986_q ;
wire \CPU_RISCV|regs|rf~730_q ;
wire \CPU_RISCV|regs|rf~1682_combout ;
wire \CPU_RISCV|regs|rf~1690_combout ;
wire \CPU_RISCV|regs|rd2[26]~6_combout ;
wire \CPU_RISCV|Add1~51 ;
wire \CPU_RISCV|Add1~52_combout ;
wire \CPU_RISCV|comb~75_combout ;
wire \CPU_RISCV|Equal16~31_combout ;
wire \CPU_RISCV|ShiftLeft0~115_combout ;
wire \CPU_RISCV|ShiftLeft0~43_combout ;
wire \CPU_RISCV|ShiftLeft0~44_combout ;
wire \CPU_RISCV|ShiftLeft0~45_combout ;
wire \CPU_RISCV|comb~76_combout ;
wire \CPU_RISCV|comb~77_combout ;
wire \CPU_RISCV|comb~78_combout ;
wire \CPU_RISCV|comb~79_combout ;
wire \CPU_RISCV|comb~80_combout ;
wire \CPU_RISCV|regs|rf~954_q ;
wire \CPU_RISCV|regs|rf~1661_combout ;
wire \CPU_RISCV|regs|rf~1662_combout ;
wire \CPU_RISCV|regs|rf~1665_combout ;
wire \CPU_RISCV|regs|rf~1666_combout ;
wire \CPU_RISCV|regs|rf~1663_combout ;
wire \CPU_RISCV|regs|rf~1664_combout ;
wire \CPU_RISCV|regs|rf~1667_combout ;
wire \CPU_RISCV|regs|rf~1668_combout ;
wire \CPU_RISCV|regs|rf~1669_combout ;
wire \CPU_RISCV|regs|rf~1670_combout ;
wire \CPU_RISCV|regs|rf~1671_combout ;
wire \CPU_RISCV|regs|rf~1672_combout ;
wire \CPU_RISCV|regs|rf~1673_combout ;
wire \CPU_RISCV|regs|rf~1674_combout ;
wire \CPU_RISCV|regs|rf~1675_combout ;
wire \CPU_RISCV|regs|rf~1676_combout ;
wire \CPU_RISCV|regs|rf~1677_combout ;
wire \CPU_RISCV|regs|rf~1678_combout ;
wire \CPU_RISCV|regs|rf~1679_combout ;
wire \CPU_RISCV|regs|rf~1680_combout ;
wire \CPU_RISCV|regs|rd1[26]~5_combout ;
wire \CPU_RISCV|Add2~51 ;
wire \CPU_RISCV|Add2~52_combout ;
wire \CPU_RISCV|Add0~100_combout ;
wire \CPU_RISCV|Add0~101_combout ;
wire \CPU_RISCV|Add0~102_combout ;
wire \CPU_RISCV|Add0~76 ;
wire \CPU_RISCV|Add0~77_combout ;
wire \CPU_RISCV|imm[27]~32_combout ;
wire \CPU_RISCV|imm[27]~33_combout ;
wire \CPU_RISCV|Add3~53 ;
wire \CPU_RISCV|Add3~54_combout ;
wire \CPU_RISCV|regs|rf~507_q ;
wire \CPU_RISCV|regs|rf~475_q ;
wire \CPU_RISCV|regs|rf~411feeder_combout ;
wire \CPU_RISCV|regs|rf~411_q ;
wire \CPU_RISCV|regs|rf~443_q ;
wire \CPU_RISCV|regs|rf~1658_combout ;
wire \CPU_RISCV|regs|rf~1659_combout ;
wire \CPU_RISCV|regs|rf~251_q ;
wire \CPU_RISCV|regs|rf~155_q ;
wire \CPU_RISCV|regs|rf~187_q ;
wire \CPU_RISCV|regs|rf~1651_combout ;
wire \CPU_RISCV|regs|rf~219_q ;
wire \CPU_RISCV|regs|rf~1652_combout ;
wire \CPU_RISCV|regs|rf~27_q ;
wire \CPU_RISCV|regs|rf~91_q ;
wire \CPU_RISCV|regs|rf~1655_combout ;
wire \CPU_RISCV|regs|rf~59feeder_combout ;
wire \CPU_RISCV|regs|rf~59_q ;
wire \CPU_RISCV|regs|rf~123_q ;
wire \CPU_RISCV|regs|rf~1656_combout ;
wire \CPU_RISCV|regs|rf~315_q ;
wire \CPU_RISCV|regs|rf~379_q ;
wire \CPU_RISCV|regs|rf~347_q ;
wire \CPU_RISCV|regs|rf~283_q ;
wire \CPU_RISCV|regs|rf~1653_combout ;
wire \CPU_RISCV|regs|rf~1654_combout ;
wire \CPU_RISCV|regs|rf~1657_combout ;
wire \CPU_RISCV|regs|rf~1660_combout ;
wire \CPU_RISCV|regs|rf~1019_q ;
wire \CPU_RISCV|regs|rf~763_q ;
wire \CPU_RISCV|regs|rf~635_q ;
wire \CPU_RISCV|regs|rf~891_q ;
wire \CPU_RISCV|regs|rf~1648_combout ;
wire \CPU_RISCV|regs|rf~1649_combout ;
wire \CPU_RISCV|regs|rf~539_q ;
wire \CPU_RISCV|regs|rf~667_q ;
wire \CPU_RISCV|regs|rf~1645_combout ;
wire \CPU_RISCV|regs|rf~795_q ;
wire \CPU_RISCV|regs|rf~923_q ;
wire \CPU_RISCV|regs|rf~1646_combout ;
wire \CPU_RISCV|regs|rf~859_q ;
wire \CPU_RISCV|regs|rf~987_q ;
wire \CPU_RISCV|regs|rf~731_q ;
wire \CPU_RISCV|regs|rf~603_q ;
wire \CPU_RISCV|regs|rf~1643_combout ;
wire \CPU_RISCV|regs|rf~1644_combout ;
wire \CPU_RISCV|regs|rf~1647_combout ;
wire \CPU_RISCV|regs|rf~955_q ;
wire \CPU_RISCV|regs|rf~571_q ;
wire \CPU_RISCV|regs|rf~1641_combout ;
wire \CPU_RISCV|regs|rf~699_q ;
wire \CPU_RISCV|regs|rf~1642_combout ;
wire \CPU_RISCV|regs|rf~1650_combout ;
wire \CPU_RISCV|regs|rd2[27]~5_combout ;
wire \CPU_RISCV|Equal16~32_combout ;
wire \CPU_RISCV|ShiftLeft0~111_combout ;
wire \CPU_RISCV|ShiftLeft0~32_combout ;
wire \CPU_RISCV|ShiftLeft0~33_combout ;
wire \CPU_RISCV|ShiftLeft0~34_combout ;
wire \CPU_RISCV|comb~70_combout ;
wire \CPU_RISCV|comb~71_combout ;
wire \CPU_RISCV|comb~72_combout ;
wire \CPU_RISCV|comb~73_combout ;
wire \CPU_RISCV|Add1~53 ;
wire \CPU_RISCV|Add1~54_combout ;
wire \CPU_RISCV|comb~67_combout ;
wire \CPU_RISCV|comb~74_combout ;
wire \CPU_RISCV|regs|rf~827_q ;
wire \CPU_RISCV|regs|rf~1623_combout ;
wire \CPU_RISCV|regs|rf~1624_combout ;
wire \CPU_RISCV|regs|rf~1625_combout ;
wire \CPU_RISCV|regs|rf~1626_combout ;
wire \CPU_RISCV|regs|rf~1627_combout ;
wire \CPU_RISCV|regs|rf~1628_combout ;
wire \CPU_RISCV|regs|rf~1629_combout ;
wire \CPU_RISCV|regs|rf~1621_combout ;
wire \CPU_RISCV|regs|rf~1622_combout ;
wire \CPU_RISCV|regs|rf~1630_combout ;
wire \CPU_RISCV|regs|rf~1638_combout ;
wire \CPU_RISCV|regs|rf~1639_combout ;
wire \CPU_RISCV|regs|rf~1631_combout ;
wire \CPU_RISCV|regs|rf~1632_combout ;
wire \CPU_RISCV|regs|rf~1635_combout ;
wire \CPU_RISCV|regs|rf~1636_combout ;
wire \CPU_RISCV|regs|rf~1633_combout ;
wire \CPU_RISCV|regs|rf~1634_combout ;
wire \CPU_RISCV|regs|rf~1637_combout ;
wire \CPU_RISCV|regs|rf~1640_combout ;
wire \CPU_RISCV|regs|rd1[27]~4_combout ;
wire \CPU_RISCV|Add2~53 ;
wire \CPU_RISCV|Add2~54_combout ;
wire \CPU_RISCV|Add0~97_combout ;
wire \CPU_RISCV|Add0~98_combout ;
wire \CPU_RISCV|Add0~99_combout ;
wire \CPU_RISCV|Add0~78 ;
wire \CPU_RISCV|Add0~79_combout ;
wire \CPU_RISCV|imm[28]~30_combout ;
wire \CPU_RISCV|imm[28]~31_combout ;
wire \CPU_RISCV|Add3~55 ;
wire \CPU_RISCV|Add3~56_combout ;
wire \CPU_RISCV|regs|rf~828feeder_combout ;
wire \CPU_RISCV|regs|rf~828_q ;
wire \CPU_RISCV|regs|rf~956_q ;
wire \CPU_RISCV|regs|rf~700_q ;
wire \CPU_RISCV|regs|rf~572_q ;
wire \CPU_RISCV|regs|rf~1603_combout ;
wire \CPU_RISCV|regs|rf~1604_combout ;
wire \CPU_RISCV|regs|rf~924_q ;
wire \CPU_RISCV|regs|rf~668_q ;
wire \CPU_RISCV|regs|rf~540_q ;
wire \CPU_RISCV|regs|rf~796_q ;
wire \CPU_RISCV|regs|rf~1605_combout ;
wire \CPU_RISCV|regs|rf~1606_combout ;
wire \CPU_RISCV|regs|rf~1607_combout ;
wire \CPU_RISCV|regs|rf~1020_q ;
wire \CPU_RISCV|regs|rf~892_q ;
wire \CPU_RISCV|regs|rf~636_q ;
wire \CPU_RISCV|regs|rf~764_q ;
wire \CPU_RISCV|regs|rf~1608_combout ;
wire \CPU_RISCV|regs|rf~1609_combout ;
wire \CPU_RISCV|regs|rf~988_q ;
wire \CPU_RISCV|regs|rf~732_q ;
wire \CPU_RISCV|regs|rf~604_q ;
wire \CPU_RISCV|regs|rf~860_q ;
wire \CPU_RISCV|regs|rf~1601_combout ;
wire \CPU_RISCV|regs|rf~1602_combout ;
wire \CPU_RISCV|regs|rf~1610_combout ;
wire \CPU_RISCV|regs|rf~284_q ;
wire \CPU_RISCV|regs|rf~316_q ;
wire \CPU_RISCV|regs|rf~1611_combout ;
wire \CPU_RISCV|regs|rf~348_q ;
wire \CPU_RISCV|regs|rf~380_q ;
wire \CPU_RISCV|regs|rf~1612_combout ;
wire \CPU_RISCV|regs|rf~220_q ;
wire \CPU_RISCV|regs|rf~156_q ;
wire \CPU_RISCV|regs|rf~1613_combout ;
wire \CPU_RISCV|regs|rf~188_q ;
wire \CPU_RISCV|regs|rf~1614_combout ;
wire \CPU_RISCV|regs|rf~124_q ;
wire \CPU_RISCV|regs|rf~92_q ;
wire \CPU_RISCV|regs|rf~28_q ;
wire \CPU_RISCV|regs|rf~60_q ;
wire \CPU_RISCV|regs|rf~1615_combout ;
wire \CPU_RISCV|regs|rf~1616_combout ;
wire \CPU_RISCV|regs|rf~1617_combout ;
wire \CPU_RISCV|regs|rf~508_q ;
wire \CPU_RISCV|regs|rf~444_q ;
wire \CPU_RISCV|regs|rf~412_q ;
wire \CPU_RISCV|regs|rf~476_q ;
wire \CPU_RISCV|regs|rf~1618_combout ;
wire \CPU_RISCV|regs|rf~1619_combout ;
wire \CPU_RISCV|regs|rf~1620_combout ;
wire \CPU_RISCV|regs|rd2[28]~4_combout ;
wire \CPU_RISCV|Add1~55 ;
wire \CPU_RISCV|Add1~56_combout ;
wire \CPU_RISCV|Equal16~34_combout ;
wire \CPU_RISCV|ShiftLeft0~99_combout ;
wire \CPU_RISCV|comb~51_combout ;
wire \CPU_RISCV|ShiftLeft0~42_combout ;
wire \CPU_RISCV|comb~59_combout ;
wire \CPU_RISCV|comb~60_combout ;
wire \CPU_RISCV|comb~61_combout ;
wire \CPU_RISCV|comb~62_combout ;
wire \CPU_RISCV|comb~63_combout ;
wire \CPU_RISCV|comb~64_combout ;
wire \CPU_RISCV|comb~65_combout ;
wire \CPU_RISCV|regs|rf~252_q ;
wire \CPU_RISCV|regs|rf~1591_combout ;
wire \CPU_RISCV|regs|rf~1592_combout ;
wire \CPU_RISCV|regs|rf~1598_combout ;
wire \CPU_RISCV|regs|rf~1599_combout ;
wire \CPU_RISCV|regs|rf~1593_combout ;
wire \CPU_RISCV|regs|rf~1594_combout ;
wire \CPU_RISCV|regs|rf~1595_combout ;
wire \CPU_RISCV|regs|rf~1596_combout ;
wire \CPU_RISCV|regs|rf~1597_combout ;
wire \CPU_RISCV|regs|rf~1600_combout ;
wire \CPU_RISCV|regs|rf~1585_combout ;
wire \CPU_RISCV|regs|rf~1586_combout ;
wire \CPU_RISCV|regs|rf~1583_combout ;
wire \CPU_RISCV|regs|rf~1584_combout ;
wire \CPU_RISCV|regs|rf~1587_combout ;
wire \CPU_RISCV|regs|rf~1581_combout ;
wire \CPU_RISCV|regs|rf~1582_combout ;
wire \CPU_RISCV|regs|rf~1588_combout ;
wire \CPU_RISCV|regs|rf~1589_combout ;
wire \CPU_RISCV|regs|rf~1590_combout ;
wire \CPU_RISCV|regs|rd1[28]~3_combout ;
wire \CPU_RISCV|Add2~55 ;
wire \CPU_RISCV|Add2~56_combout ;
wire \CPU_RISCV|Add0~92_combout ;
wire \CPU_RISCV|Add0~93_combout ;
wire \CPU_RISCV|Add0~94_combout ;
wire \CPU_RISCV|Add0~80 ;
wire \CPU_RISCV|Add0~81_combout ;
wire \CPU_RISCV|Add2~57 ;
wire \CPU_RISCV|Add2~58_combout ;
wire \CPU_RISCV|Add0~89_combout ;
wire \CPU_RISCV|Add0~90_combout ;
wire \CPU_RISCV|Add0~91_combout ;
wire \CPU_RISCV|Add3~57 ;
wire \CPU_RISCV|Add3~58_combout ;
wire \CPU_RISCV|ShiftLeft0~78_combout ;
wire \CPU_RISCV|regs|rf~1541_combout ;
wire \CPU_RISCV|regs|rf~1542_combout ;
wire \CPU_RISCV|regs|rf~1545_combout ;
wire \CPU_RISCV|regs|rf~1546_combout ;
wire \CPU_RISCV|regs|rf~1543_combout ;
wire \CPU_RISCV|regs|rf~1544_combout ;
wire \CPU_RISCV|regs|rf~1547_combout ;
wire \CPU_RISCV|regs|rf~1548_combout ;
wire \CPU_RISCV|regs|rf~1549_combout ;
wire \CPU_RISCV|regs|rf~1550_combout ;
wire \CPU_RISCV|ShiftLeft0~147_combout ;
wire \CPU_RISCV|ShiftLeft0~31_combout ;
wire \CPU_RISCV|comb~52_combout ;
wire \CPU_RISCV|comb~53_combout ;
wire \CPU_RISCV|comb~54_combout ;
wire \CPU_RISCV|comb~55_combout ;
wire \CPU_RISCV|comb~56_combout ;
wire \CPU_RISCV|Add1~57 ;
wire \CPU_RISCV|Add1~58_combout ;
wire \CPU_RISCV|comb~57_combout ;
wire \CPU_RISCV|comb~58_combout ;
wire \CPU_RISCV|regs|rf~349_q ;
wire \CPU_RISCV|regs|rf~1551_combout ;
wire \CPU_RISCV|regs|rf~1552_combout ;
wire \CPU_RISCV|regs|rf~1558_combout ;
wire \CPU_RISCV|regs|rf~1559_combout ;
wire \CPU_RISCV|regs|rf~1553_combout ;
wire \CPU_RISCV|regs|rf~1554_combout ;
wire \CPU_RISCV|regs|rf~1555_combout ;
wire \CPU_RISCV|regs|rf~1556_combout ;
wire \CPU_RISCV|regs|rf~1557_combout ;
wire \CPU_RISCV|regs|rf~1560_combout ;
wire \CPU_RISCV|regs|rd1[29]~2_combout ;
wire \CPU_RISCV|Add1~59 ;
wire \CPU_RISCV|Add1~60_combout ;
wire \CPU_RISCV|Equal16~36_combout ;
wire \CPU_RISCV|Add2~59 ;
wire \CPU_RISCV|Add2~60_combout ;
wire \CPU_RISCV|Add0~82 ;
wire \CPU_RISCV|Add0~83_combout ;
wire \CPU_RISCV|Add0~95_combout ;
wire \CPU_RISCV|Add0~96_combout ;
wire \CPU_RISCV|Add3~59 ;
wire \CPU_RISCV|Add3~60_combout ;
wire \CPU_RISCV|ShiftLeft0~47_combout ;
wire \CPU_RISCV|ShiftLeft0~54_combout ;
wire \CPU_RISCV|ShiftLeft0~61_combout ;
wire \CPU_RISCV|comb~33_combout ;
wire \CPU_RISCV|comb~32_combout ;
wire \CPU_RISCV|comb~41_combout ;
wire \CPU_RISCV|comb~42_combout ;
wire \CPU_RISCV|comb~43_combout ;
wire \CPU_RISCV|comb~44_combout ;
wire \CPU_RISCV|comb~45_combout ;
wire \CPU_RISCV|comb~46_combout ;
wire \CPU_RISCV|comb~47_combout ;
wire \CPU_RISCV|regs|rf~254_q ;
wire \CPU_RISCV|regs|rf~1511_combout ;
wire \CPU_RISCV|regs|rf~1512_combout ;
wire \CPU_RISCV|regs|rf~1513_combout ;
wire \CPU_RISCV|regs|rf~1514_combout ;
wire \CPU_RISCV|regs|rf~1515_combout ;
wire \CPU_RISCV|regs|rf~1516_combout ;
wire \CPU_RISCV|regs|rf~1517_combout ;
wire \CPU_RISCV|regs|rf~1518_combout ;
wire \CPU_RISCV|regs|rf~1519_combout ;
wire \CPU_RISCV|regs|rf~1520_combout ;
wire \CPU_RISCV|regs|rf~1501_combout ;
wire \CPU_RISCV|regs|rf~1502_combout ;
wire \CPU_RISCV|regs|rf~1503_combout ;
wire \CPU_RISCV|regs|rf~1504_combout ;
wire \CPU_RISCV|regs|rf~1505_combout ;
wire \CPU_RISCV|regs|rf~1506_combout ;
wire \CPU_RISCV|regs|rf~1507_combout ;
wire \CPU_RISCV|regs|rf~1508_combout ;
wire \CPU_RISCV|regs|rf~1509_combout ;
wire \CPU_RISCV|regs|rf~1510_combout ;
wire \CPU_RISCV|regs|rd1[30]~1_combout ;
wire \CPU_RISCV|Add2~61 ;
wire \CPU_RISCV|Add2~62_combout ;
wire \CPU_RISCV|Add0~84 ;
wire \CPU_RISCV|Add0~85_combout ;
wire \CPU_RISCV|Add0~87_combout ;
wire \CPU_RISCV|Add0~88_combout ;
wire \CPU_RISCV|Add3~61 ;
wire \CPU_RISCV|Add3~62_combout ;
wire \CPU_RISCV|comb~34_combout ;
wire \CPU_RISCV|comb~35_combout ;
wire \CPU_RISCV|comb~36_combout ;
wire \CPU_RISCV|ShiftLeft0~22_combout ;
wire \CPU_RISCV|ShiftLeft0~30_combout ;
wire \CPU_RISCV|comb~37_combout ;
wire \CPU_RISCV|comb~212_combout ;
wire \CPU_RISCV|comb~213_combout ;
wire \CPU_RISCV|Add1~61 ;
wire \CPU_RISCV|Add1~62_combout ;
wire \CPU_RISCV|comb~40_combout ;
wire \CPU_RISCV|regs|rf~159_q ;
wire \CPU_RISCV|regs|rf~1471_combout ;
wire \CPU_RISCV|regs|rf~1472_combout ;
wire \CPU_RISCV|regs|rf~1478_combout ;
wire \CPU_RISCV|regs|rf~1479_combout ;
wire \CPU_RISCV|regs|rf~1473_combout ;
wire \CPU_RISCV|regs|rf~1474_combout ;
wire \CPU_RISCV|regs|rf~1475_combout ;
wire \CPU_RISCV|regs|rf~1476_combout ;
wire \CPU_RISCV|regs|rf~1477_combout ;
wire \CPU_RISCV|regs|rf~1480_combout ;
wire \CPU_RISCV|regs|rf~1461_combout ;
wire \CPU_RISCV|regs|rf~1462_combout ;
wire \CPU_RISCV|regs|rf~1463_combout ;
wire \CPU_RISCV|regs|rf~1464_combout ;
wire \CPU_RISCV|regs|rf~1465_combout ;
wire \CPU_RISCV|regs|rf~1466_combout ;
wire \CPU_RISCV|regs|rf~1467_combout ;
wire \CPU_RISCV|regs|rf~1468_combout ;
wire \CPU_RISCV|regs|rf~1469_combout ;
wire \CPU_RISCV|regs|rf~1470_combout ;
wire \CPU_RISCV|regs|rd2[31]~1_combout ;
wire \CPU_RISCV|LessThan0~1_cout ;
wire \CPU_RISCV|LessThan0~3_cout ;
wire \CPU_RISCV|LessThan0~5_cout ;
wire \CPU_RISCV|LessThan0~7_cout ;
wire \CPU_RISCV|LessThan0~9_cout ;
wire \CPU_RISCV|LessThan0~11_cout ;
wire \CPU_RISCV|LessThan0~13_cout ;
wire \CPU_RISCV|LessThan0~15_cout ;
wire \CPU_RISCV|LessThan0~17_cout ;
wire \CPU_RISCV|LessThan0~19_cout ;
wire \CPU_RISCV|LessThan0~21_cout ;
wire \CPU_RISCV|LessThan0~23_cout ;
wire \CPU_RISCV|LessThan0~25_cout ;
wire \CPU_RISCV|LessThan0~27_cout ;
wire \CPU_RISCV|LessThan0~29_cout ;
wire \CPU_RISCV|LessThan0~31_cout ;
wire \CPU_RISCV|LessThan0~33_cout ;
wire \CPU_RISCV|LessThan0~35_cout ;
wire \CPU_RISCV|LessThan0~37_cout ;
wire \CPU_RISCV|LessThan0~39_cout ;
wire \CPU_RISCV|LessThan0~41_cout ;
wire \CPU_RISCV|LessThan0~43_cout ;
wire \CPU_RISCV|LessThan0~45_cout ;
wire \CPU_RISCV|LessThan0~47_cout ;
wire \CPU_RISCV|LessThan0~49_cout ;
wire \CPU_RISCV|LessThan0~51_cout ;
wire \CPU_RISCV|LessThan0~53_cout ;
wire \CPU_RISCV|LessThan0~55_cout ;
wire \CPU_RISCV|LessThan0~57_cout ;
wire \CPU_RISCV|LessThan0~59_cout ;
wire \CPU_RISCV|LessThan0~61_cout ;
wire \CPU_RISCV|LessThan0~62_combout ;
wire \CPU_RISCV|pc[1]~5_combout ;
wire \CPU_RISCV|pc[1]~6_combout ;
wire \CPU_RISCV|Add3~0_combout ;
wire \CPU_RISCV|result[0]~5_combout ;
wire \CPU_RISCV|result[0]~6_combout ;
wire \CPU_RISCV|result[0]~7_combout ;
wire \CPU_RISCV|comb~26_combout ;
wire \CPU_RISCV|regs|rf~64_q ;
wire \CPU_RISCV|regs|rf~1455_combout ;
wire \CPU_RISCV|regs|rf~1456_combout ;
wire \CPU_RISCV|regs|rf~1453_combout ;
wire \CPU_RISCV|regs|rf~1454_combout ;
wire \CPU_RISCV|regs|rf~1457_combout ;
wire \CPU_RISCV|regs|rf~1451_combout ;
wire \CPU_RISCV|regs|rf~1452_combout ;
wire \CPU_RISCV|regs|rf~1458_combout ;
wire \CPU_RISCV|regs|rf~1459_combout ;
wire \CPU_RISCV|regs|rf~1460_combout ;
wire \CPU_RISCV|regs|rf~1445_combout ;
wire \CPU_RISCV|regs|rf~1446_combout ;
wire \CPU_RISCV|regs|rf~1443_combout ;
wire \CPU_RISCV|regs|rf~1444_combout ;
wire \CPU_RISCV|regs|rf~1447_combout ;
wire \CPU_RISCV|regs|rf~1441_combout ;
wire \CPU_RISCV|regs|rf~1442_combout ;
wire \CPU_RISCV|regs|rf~1448_combout ;
wire \CPU_RISCV|regs|rf~1449_combout ;
wire \CPU_RISCV|regs|rf~1450_combout ;
wire \CPU_RISCV|regs|rd2[0]~0_combout ;
wire \CPU_RISCV|Add1~1 ;
wire \CPU_RISCV|Add1~2_combout ;
wire \CPU_RISCV|Add3~1 ;
wire \CPU_RISCV|Add3~2_combout ;
wire \CPU_RISCV|comb~202_combout ;
wire \CPU_RISCV|comb~203_combout ;
wire \CPU_RISCV|Equal16~41_combout ;
wire \CPU_RISCV|comb~204_combout ;
wire \CPU_RISCV|comb~205_combout ;
wire \CPU_RISCV|comb~206_combout ;
wire \CPU_RISCV|regs|rf~865_q ;
wire \CPU_RISCV|regs|rf~2668_combout ;
wire \CPU_RISCV|regs|rf~2669_combout ;
wire \CPU_RISCV|regs|rf~2665_combout ;
wire \CPU_RISCV|regs|rf~2666_combout ;
wire \CPU_RISCV|regs|rf~2663_combout ;
wire \CPU_RISCV|regs|rf~2664_combout ;
wire \CPU_RISCV|regs|rf~2667_combout ;
wire \CPU_RISCV|regs|rf~2661_combout ;
wire \CPU_RISCV|regs|rf~2662_combout ;
wire \CPU_RISCV|regs|rf~2670_combout ;
wire \CPU_RISCV|regs|rd1[1]~30_combout ;
wire \CPU_RISCV|Add2~2_combout ;
wire \CPU_RISCV|next_pc[1]~0_combout ;
wire \CPU_RISCV|Add3~3 ;
wire \CPU_RISCV|Add3~5 ;
wire \CPU_RISCV|Add3~7 ;
wire \CPU_RISCV|Add3~9 ;
wire \CPU_RISCV|Add3~11 ;
wire \CPU_RISCV|Add3~13 ;
wire \CPU_RISCV|Add3~15 ;
wire \CPU_RISCV|Add3~17 ;
wire \CPU_RISCV|Add3~19 ;
wire \CPU_RISCV|Add3~21 ;
wire \CPU_RISCV|Add3~22_combout ;
wire \CPU_RISCV|Add0~144_combout ;
wire \CPU_RISCV|Add0~145_combout ;
wire \CPU_RISCV|Add0~146_combout ;
wire \CPU_RISCV|Add0~46 ;
wire \CPU_RISCV|Add0~47_combout ;
wire \CPU_RISCV|Add0~141_combout ;
wire \CPU_RISCV|Add0~142_combout ;
wire \CPU_RISCV|Add0~143_combout ;
wire \CPU_RISCV|Add0~48 ;
wire \CPU_RISCV|Add0~49_combout ;
wire \CPU_RISCV|Add2~26_combout ;
wire \CPU_RISCV|Add0~138_combout ;
wire \CPU_RISCV|Add0~139_combout ;
wire \CPU_RISCV|Add0~140_combout ;
wire \CPU_RISCV|Add3~26_combout ;
wire \CPU_RISCV|comb~145_combout ;
wire \CPU_RISCV|comb~146_combout ;
wire \CPU_RISCV|comb~147_combout ;
wire \CPU_RISCV|Add1~25 ;
wire \CPU_RISCV|Add1~26_combout ;
wire \CPU_RISCV|comb~144_combout ;
wire \CPU_RISCV|comb~148_combout ;
wire \CPU_RISCV|regs|rf~909_q ;
wire \CPU_RISCV|regs|rf~2205_combout ;
wire \CPU_RISCV|regs|rf~2206_combout ;
wire \CPU_RISCV|regs|rf~2203_combout ;
wire \CPU_RISCV|regs|rf~2204_combout ;
wire \CPU_RISCV|regs|rf~2207_combout ;
wire \CPU_RISCV|regs|rf~2208_combout ;
wire \CPU_RISCV|regs|rf~2209_combout ;
wire \CPU_RISCV|regs|rf~2201_combout ;
wire \CPU_RISCV|regs|rf~2202_combout ;
wire \CPU_RISCV|regs|rf~2210_combout ;
wire \CPU_RISCV|regs|rf~2218_combout ;
wire \CPU_RISCV|regs|rf~2219_combout ;
wire \CPU_RISCV|regs|rf~2213_combout ;
wire \CPU_RISCV|regs|rf~2214_combout ;
wire \CPU_RISCV|regs|rf~2215_combout ;
wire \CPU_RISCV|regs|rf~2216_combout ;
wire \CPU_RISCV|regs|rf~2217_combout ;
wire \CPU_RISCV|regs|rf~2211_combout ;
wire \CPU_RISCV|regs|rf~2212_combout ;
wire \CPU_RISCV|regs|rf~2220_combout ;
wire \CPU_RISCV|regs|rd2[13]~19_combout ;
wire \CPU_RISCV|Add1~27 ;
wire \CPU_RISCV|Add1~28_combout ;
wire \CPU_RISCV|comb~139_combout ;
wire \CPU_RISCV|Equal16~16_combout ;
wire \CPU_RISCV|comb~140_combout ;
wire \CPU_RISCV|comb~141_combout ;
wire \CPU_RISCV|comb~142_combout ;
wire \CPU_RISCV|comb~143_combout ;
wire \CPU_RISCV|regs|rf~334feeder_combout ;
wire \CPU_RISCV|regs|rf~334_q ;
wire \CPU_RISCV|regs|rf~2171_combout ;
wire \CPU_RISCV|regs|rf~2172_combout ;
wire \CPU_RISCV|regs|rf~2175_combout ;
wire \CPU_RISCV|regs|rf~2176_combout ;
wire \CPU_RISCV|regs|rf~2173_combout ;
wire \CPU_RISCV|regs|rf~2174_combout ;
wire \CPU_RISCV|regs|rf~2177_combout ;
wire \CPU_RISCV|regs|rf~2178_combout ;
wire \CPU_RISCV|regs|rf~2179_combout ;
wire \CPU_RISCV|regs|rf~2180_combout ;
wire \CPU_RISCV|regs|rf~2163_combout ;
wire \CPU_RISCV|regs|rf~2164_combout ;
wire \CPU_RISCV|regs|rf~2165_combout ;
wire \CPU_RISCV|regs|rf~2166_combout ;
wire \CPU_RISCV|regs|rf~2167_combout ;
wire \CPU_RISCV|regs|rf~2168_combout ;
wire \CPU_RISCV|regs|rf~2169_combout ;
wire \CPU_RISCV|regs|rf~2161_combout ;
wire \CPU_RISCV|regs|rf~2162_combout ;
wire \CPU_RISCV|regs|rf~2170_combout ;
wire \CPU_RISCV|regs|rd2[14]~18_combout ;
wire \CPU_RISCV|Add1~29 ;
wire \CPU_RISCV|Add1~30_combout ;
wire \CPU_RISCV|comb~134_combout ;
wire \CPU_RISCV|comb~135_combout ;
wire \CPU_RISCV|comb~136_combout ;
wire \CPU_RISCV|comb~137_combout ;
wire \CPU_RISCV|comb~138_combout ;
wire \CPU_RISCV|regs|rf~335_q ;
wire \CPU_RISCV|regs|rf~2111_combout ;
wire \CPU_RISCV|regs|rf~2112_combout ;
wire \CPU_RISCV|regs|rf~2118_combout ;
wire \CPU_RISCV|regs|rf~2119_combout ;
wire \CPU_RISCV|regs|rf~2115_combout ;
wire \CPU_RISCV|regs|rf~2116_combout ;
wire \CPU_RISCV|regs|rf~2113_combout ;
wire \CPU_RISCV|regs|rf~2114_combout ;
wire \CPU_RISCV|regs|rf~2117_combout ;
wire \CPU_RISCV|regs|rf~2120_combout ;
wire \CPU_RISCV|regs|rf~2759_combout ;
wire \CPU_RISCV|Equal16~17_combout ;
wire \CPU_RISCV|Equal16~18_combout ;
wire \CPU_RISCV|Equal16~5_combout ;
wire \CPU_RISCV|Equal16~0_combout ;
wire \CPU_RISCV|Equal16~8_combout ;
wire \CPU_RISCV|Equal16~13_combout ;
wire \CPU_RISCV|Equal16~23_combout ;
wire \CPU_RISCV|Equal16~38_combout ;
wire \CPU_RISCV|Equal16~28_combout ;
wire \CPU_RISCV|Equal16~33_combout ;
wire \CPU_RISCV|Equal16~39_combout ;
wire \CPU_RISCV|Equal16~40_combout ;
wire \CPU_RISCV|pc[21]~2_combout ;
wire \CPU_RISCV|Add0~0_combout ;
wire \CPU_RISCV|Add0~34_combout ;
wire \CPU_RISCV|Add0~35_combout ;
wire \CPU_RISCV|Add0~36_combout ;
wire \imem|RAM~345_combout ;
wire \imem|RAM~344_combout ;
wire \imem|RAM~347_combout ;
wire \imem|RAM~346_combout ;
wire \imem|RAM~348_combout ;
wire \imem|RAM~362_combout ;
wire \imem|RAM~363_combout ;
wire \imem|RAM~364_combout ;
wire \imem|RAM~366_combout ;
wire \imem|RAM~359_combout ;
wire \imem|RAM~355_combout ;
wire \imem|RAM~357_combout ;
wire \imem|RAM~356_combout ;
wire \imem|RAM~358_combout ;
wire \imem|RAM~360_combout ;
wire \imem|RAM~353_combout ;
wire \imem|RAM~349_combout ;
wire \imem|RAM~351_combout ;
wire \imem|RAM~350_combout ;
wire \imem|RAM~352_combout ;
wire \imem|RAM~354_combout ;
wire \imem|RAM~361_combout ;
wire \imem|RAM~367_combout ;
wire \imem|RAM~383_combout ;
wire \imem|RAM~381_combout ;
wire \imem|RAM~380_combout ;
wire \imem|RAM~382_combout ;
wire \imem|RAM~384_combout ;
wire \imem|RAM~374_combout ;
wire \imem|RAM~378_combout ;
wire \imem|RAM~375_combout ;
wire \imem|RAM~376_combout ;
wire \imem|RAM~377_combout ;
wire \imem|RAM~379_combout ;
wire \imem|RAM~385_combout ;
wire \imem|RAM~386_combout ;
wire \imem|RAM~387_combout ;
wire \imem|RAM~1245_combout ;
wire \imem|RAM~1246_combout ;
wire \imem|RAM~368_combout ;
wire \imem|RAM~369_combout ;
wire \imem|RAM~370_combout ;
wire \imem|RAM~371_combout ;
wire \imem|RAM~373_combout ;
wire \imem|RAM~388_combout ;
wire \imem|RAM~389_combout ;
wire \CPU_RISCV|Equal5~2_combout ;
wire \CPU_RISCV|is_jalr~0_combout ;
wire \CPU_RISCV|Add0~19_combout ;
wire \CPU_RISCV|Add0~20_combout ;
wire \CPU_RISCV|Add0~21_combout ;
wire \CPU_RISCV|Add0~9 ;
wire \CPU_RISCV|Add0~10_combout ;
wire \CPU_RISCV|Add0~42_combout ;
wire \CPU_RISCV|Add0~43_combout ;
wire \CPU_RISCV|Add0~44_combout ;
wire \CPU_RISCV|Add0~11 ;
wire \CPU_RISCV|Add0~12_combout ;
wire \CPU_RISCV|Add0~28_combout ;
wire \CPU_RISCV|Add0~29_combout ;
wire \CPU_RISCV|Add0~30_combout ;
wire \CPU_RISCV|Add0~13 ;
wire \CPU_RISCV|Add0~15 ;
wire \CPU_RISCV|Add0~37_combout ;
wire \CPU_RISCV|Add0~39_combout ;
wire \CPU_RISCV|Add0~40_combout ;
wire \CPU_RISCV|Add0~41_combout ;
wire \imem|RAM~322_combout ;
wire \imem|RAM~1230_combout ;
wire \imem|RAM~320_combout ;
wire \imem|RAM~316_combout ;
wire \imem|RAM~319_combout ;
wire \imem|RAM~317_combout ;
wire \imem|RAM~318_combout ;
wire \imem|RAM~321_combout ;
wire \imem|RAM~314_combout ;
wire \imem|RAM~313_combout ;
wire \imem|RAM~315_combout ;
wire \imem|RAM~324_combout ;
wire \imem|RAM~326_combout ;
wire \imem|RAM~325_combout ;
wire \imem|RAM~327_combout ;
wire \imem|RAM~340_combout ;
wire \imem|RAM~339_combout ;
wire \imem|RAM~341_combout ;
wire \imem|RAM~328_combout ;
wire \imem|RAM~329_combout ;
wire \imem|RAM~330_combout ;
wire \imem|RAM~331_combout ;
wire \imem|RAM~332_combout ;
wire \imem|RAM~334_combout ;
wire \imem|RAM~336_combout ;
wire \imem|RAM~337_combout ;
wire \imem|RAM~338_combout ;
wire \imem|RAM~342_combout ;
wire \imem|RAM~343_combout ;
wire \CPU_RISCV|I_type~combout ;
wire \CPU_RISCV|imm[9]~10_combout ;
wire \CPU_RISCV|imm[5]~15_combout ;
wire \CPU_RISCV|Add3~10_combout ;
wire \CPU_RISCV|Add0~31_combout ;
wire \CPU_RISCV|Add0~32_combout ;
wire \CPU_RISCV|Add0~33_combout ;
wire \imem|RAM~577_combout ;
wire \imem|RAM~663_combout ;
wire \imem|RAM~662_combout ;
wire \imem|RAM~664_combout ;
wire \imem|RAM~658_combout ;
wire \imem|RAM~659_combout ;
wire \imem|RAM~660_combout ;
wire \imem|RAM~652_combout ;
wire \imem|RAM~650_combout ;
wire \imem|RAM~649_combout ;
wire \imem|RAM~651_combout ;
wire \imem|RAM~653_combout ;
wire \imem|RAM~654_combout ;
wire \imem|RAM~655_combout ;
wire \imem|RAM~656_combout ;
wire \imem|RAM~657_combout ;
wire \imem|RAM~661_combout ;
wire \imem|RAM~665_combout ;
wire \imem|RAM~666_combout ;
wire \imem|RAM~667_combout ;
wire \CPU_RISCV|Equal8~1_combout ;
wire \CPU_RISCV|pc[21]~3_combout ;
wire \CPU_RISCV|Add0~1 ;
wire \CPU_RISCV|Add0~2_combout ;
wire \CPU_RISCV|Add0~22_combout ;
wire \CPU_RISCV|Add0~23_combout ;
wire \CPU_RISCV|Add0~24_combout ;
wire \CPU_RISCV|Add0~3 ;
wire \CPU_RISCV|Add0~4_combout ;
wire \CPU_RISCV|Add0~25_combout ;
wire \CPU_RISCV|Add0~26_combout ;
wire \CPU_RISCV|Add0~27_combout ;
wire \imem|RAM~1226_combout ;
wire \CPU_RISCV|jump_add~1_combout ;
wire \CPU_RISCV|pc[21]~1_combout ;
wire \CPU_RISCV|Add0~14_combout ;
wire \CPU_RISCV|Add0~16_combout ;
wire \CPU_RISCV|Add0~17_combout ;
wire \CPU_RISCV|Add0~18_combout ;
wire \imem|RAM~622_combout ;
wire \imem|RAM~624_combout ;
wire \imem|RAM~623_combout ;
wire \imem|RAM~625_combout ;
wire \imem|RAM~626_combout ;
wire \imem|RAM~627_combout ;
wire \imem|RAM~641_combout ;
wire \imem|RAM~643_combout ;
wire \imem|RAM~642_combout ;
wire \imem|RAM~644_combout ;
wire \imem|RAM~645_combout ;
wire \imem|RAM~646_combout ;
wire \imem|RAM~638_combout ;
wire \imem|RAM~634_combout ;
wire \imem|RAM~636_combout ;
wire \imem|RAM~635_combout ;
wire \imem|RAM~637_combout ;
wire \imem|RAM~639_combout ;
wire \imem|RAM~632_combout ;
wire \imem|RAM~628_combout ;
wire \imem|RAM~629_combout ;
wire \imem|RAM~630_combout ;
wire \imem|RAM~631_combout ;
wire \imem|RAM~633_combout ;
wire \imem|RAM~640_combout ;
wire \imem|RAM~647_combout ;
wire \always0~11_combout ;
wire \always0~8_combout ;
wire \always0~7_combout ;
wire \always0~9_combout ;
wire \always0~4_combout ;
wire \always0~6_combout ;
wire \always0~10_combout ;
wire \always0~21_combout ;
wire \always0~19_combout ;
wire \always0~20_combout ;
wire \always0~22_combout ;
wire \always0~14_combout ;
wire \always0~15_combout ;
wire \always0~12_combout ;
wire \always0~13_combout ;
wire \always0~16_combout ;
wire \always0~18_combout ;
wire \always0~17_combout ;
wire \always0~23_combout ;
wire \LEDR~0_combout ;
wire \LEDR[0]~reg0_q ;
wire \clk_wiz_1_inst|altpll_component|auto_generated|wire_pll1_fbout ;
wire \clk_wiz_1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ;
wire \video|CounterY[0]~10_combout ;
wire \video|CounterY[8]~28 ;
wire \video|CounterY[9]~29_combout ;
wire \video|CounterX[0]~10_combout ;
wire \video|CounterX[0]~11 ;
wire \video|CounterX[1]~12_combout ;
wire \video|CounterX[1]~13 ;
wire \video|CounterX[2]~14_combout ;
wire \video|CounterX[2]~15 ;
wire \video|CounterX[3]~16_combout ;
wire \video|CounterX[3]~17 ;
wire \video|CounterX[4]~18_combout ;
wire \video|CounterX[4]~19 ;
wire \video|CounterX[5]~20_combout ;
wire \video|CounterX[5]~21 ;
wire \video|CounterX[6]~22_combout ;
wire \video|CounterX[6]~23 ;
wire \video|CounterX[7]~25_combout ;
wire \video|CounterX[7]~26 ;
wire \video|CounterX[8]~27_combout ;
wire \video|CounterX[8]~28 ;
wire \video|CounterX[9]~29_combout ;
wire \video|Equal0~1_combout ;
wire \video|vga_HS~0_combout ;
wire \video|Equal0~0_combout ;
wire \video|CounterX[7]~24_combout ;
wire \video|Equal1~1_combout ;
wire \video|Equal1~2_combout ;
wire \video|Equal1~0_combout ;
wire \video|CounterY[5]~22_combout ;
wire \video|CounterY[0]~11 ;
wire \video|CounterY[1]~12_combout ;
wire \video|CounterY[1]~13 ;
wire \video|CounterY[2]~14_combout ;
wire \video|CounterY[2]~15 ;
wire \video|CounterY[3]~16_combout ;
wire \video|CounterY[3]~17 ;
wire \video|CounterY[4]~18_combout ;
wire \video|CounterY[4]~19 ;
wire \video|CounterY[5]~20_combout ;
wire \video|CounterY[5]~21 ;
wire \video|CounterY[6]~23_combout ;
wire \video|CounterY[6]~24 ;
wire \video|CounterY[7]~25_combout ;
wire \video|CounterY[7]~26 ;
wire \video|CounterY[8]~27_combout ;
wire \video|vaddr[2]~1 ;
wire \video|vaddr[3]~3 ;
wire \video|vaddr[4]~5 ;
wire \video|vaddr[5]~7 ;
wire \video|vaddr[6]~9 ;
wire \video|vaddr[7]~11 ;
wire \video|vaddr[8]~12_combout ;
wire \video|vaddr[7]~10_combout ;
wire \video|vaddr[6]~8_combout ;
wire \video|VGA_R[0]~3_combout ;
wire \video|vaddr[3]~2_combout ;
wire \video|vaddr[2]~0_combout ;
wire \video|VGA_R[0]~0_combout ;
wire \video|vaddr[5]~6_combout ;
wire \video|VGA_R[0]~1_combout ;
wire \video|vaddr[4]~4_combout ;
wire \video|VGA_R[0]~2_combout ;
wire \dmem|RAM~65615_combout ;
wire \dmem|RAM~65616_combout ;
wire \dmem|RAM~65617_combout ;
wire \dmem|RAM~65618_combout ;
wire \dmem|RAM~65614_combout ;
wire \dmem|RAM~65619_combout ;
wire \dmem|RAM~65620_combout ;
wire \dmem|RAM~65575_combout ;
wire \dmem|RAM~65574_combout ;
wire \dmem|RAM~65573_combout ;
wire \dmem|RAM~65613_combout ;
wire \dmem|RAM~65602_combout ;
wire \dmem|RAM~65600_combout ;
wire \dmem|RAM~65596_combout ;
wire \dmem|RAM~65597_combout ;
wire \dmem|RAM~65594_combout ;
wire \dmem|RAM~65592_combout ;
wire \dmem|RAM~65593_combout ;
wire \dmem|RAM~65595_combout ;
wire \dmem|RAM~65598_combout ;
wire \dmem|RAM~65599_combout ;
wire \dmem|RAM~65601_combout ;
wire \dmem|RAM~65603_combout ;
wire \video|VGA_R[0]~5_combout ;
wire \dmem|RAM~65611_combout ;
wire \dmem|RAM~65604_combout ;
wire \dmem|RAM~65605_combout ;
wire \dmem|RAM~65608_combout ;
wire \dmem|RAM~65609_combout ;
wire \dmem|RAM~65606_combout ;
wire \dmem|RAM~65607_combout ;
wire \dmem|RAM~65610_combout ;
wire \dmem|RAM~65612_combout ;
wire \video|VGA_R[0]~6_combout ;
wire \video|inDisplayArea~0_combout ;
wire \video|vga_VS~0_combout ;
wire \video|inDisplayArea~1_combout ;
wire \video|inDisplayArea~q ;
wire \video|VGA_R[0]~4_combout ;
wire \video|vga_HS~1_combout ;
wire \video|vga_HS~2_combout ;
wire \video|vga_HS~q ;
wire \video|vga_VS~1_combout ;
wire \video|vga_VS~2_combout ;
wire \video|vga_VS~q ;
wire [4:0] \clk_wiz_1_inst|altpll_component|auto_generated|wire_pll1_clk ;
wire [31:0] \CPU_RISCV|pc ;
wire [9:0] \video|CounterY ;
wire [9:0] \video|CounterX ;

wire [4:0] \clk_wiz_1_inst|altpll_component|auto_generated|pll1_CLK_bus ;

assign \clk_wiz_1_inst|altpll_component|auto_generated|wire_pll1_clk [0] = \clk_wiz_1_inst|altpll_component|auto_generated|pll1_CLK_bus [0];
assign \clk_wiz_1_inst|altpll_component|auto_generated|wire_pll1_clk [1] = \clk_wiz_1_inst|altpll_component|auto_generated|pll1_CLK_bus [1];
assign \clk_wiz_1_inst|altpll_component|auto_generated|wire_pll1_clk [2] = \clk_wiz_1_inst|altpll_component|auto_generated|pll1_CLK_bus [2];
assign \clk_wiz_1_inst|altpll_component|auto_generated|wire_pll1_clk [3] = \clk_wiz_1_inst|altpll_component|auto_generated|pll1_CLK_bus [3];
assign \clk_wiz_1_inst|altpll_component|auto_generated|wire_pll1_clk [4] = \clk_wiz_1_inst|altpll_component|auto_generated|pll1_CLK_bus [4];

// Location: IOOBUF_X69_Y73_N16
cycloneive_io_obuf \LEDR[0]~output (
	.i(\LEDR[0]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[0]),
	.obar());
// synopsys translate_off
defparam \LEDR[0]~output .bus_hold = "false";
defparam \LEDR[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X94_Y73_N2
cycloneive_io_obuf \LEDR[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[1]),
	.obar());
// synopsys translate_off
defparam \LEDR[1]~output .bus_hold = "false";
defparam \LEDR[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X94_Y73_N9
cycloneive_io_obuf \LEDR[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[2]),
	.obar());
// synopsys translate_off
defparam \LEDR[2]~output .bus_hold = "false";
defparam \LEDR[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y73_N16
cycloneive_io_obuf \LEDR[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[3]),
	.obar());
// synopsys translate_off
defparam \LEDR[3]~output .bus_hold = "false";
defparam \LEDR[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y73_N2
cycloneive_io_obuf \VGA_R[0]~output (
	.i(\video|VGA_R[0]~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[0]),
	.obar());
// synopsys translate_off
defparam \VGA_R[0]~output .bus_hold = "false";
defparam \VGA_R[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y73_N2
cycloneive_io_obuf \VGA_R[1]~output (
	.i(\video|VGA_R[0]~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[1]),
	.obar());
// synopsys translate_off
defparam \VGA_R[1]~output .bus_hold = "false";
defparam \VGA_R[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y73_N23
cycloneive_io_obuf \VGA_R[2]~output (
	.i(\video|VGA_R[0]~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[2]),
	.obar());
// synopsys translate_off
defparam \VGA_R[2]~output .bus_hold = "false";
defparam \VGA_R[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y73_N9
cycloneive_io_obuf \VGA_R[3]~output (
	.i(\video|VGA_R[0]~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[3]),
	.obar());
// synopsys translate_off
defparam \VGA_R[3]~output .bus_hold = "false";
defparam \VGA_R[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y73_N9
cycloneive_io_obuf \VGA_R[4]~output (
	.i(\video|VGA_R[0]~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[4]),
	.obar());
// synopsys translate_off
defparam \VGA_R[4]~output .bus_hold = "false";
defparam \VGA_R[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y73_N9
cycloneive_io_obuf \VGA_R[5]~output (
	.i(\video|VGA_R[0]~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[5]),
	.obar());
// synopsys translate_off
defparam \VGA_R[5]~output .bus_hold = "false";
defparam \VGA_R[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y73_N23
cycloneive_io_obuf \VGA_R[6]~output (
	.i(\video|VGA_R[0]~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[6]),
	.obar());
// synopsys translate_off
defparam \VGA_R[6]~output .bus_hold = "false";
defparam \VGA_R[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y73_N16
cycloneive_io_obuf \VGA_R[7]~output (
	.i(\video|VGA_R[0]~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[7]),
	.obar());
// synopsys translate_off
defparam \VGA_R[7]~output .bus_hold = "false";
defparam \VGA_R[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y73_N16
cycloneive_io_obuf \VGA_G[0]~output (
	.i(\video|VGA_R[0]~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[0]),
	.obar());
// synopsys translate_off
defparam \VGA_G[0]~output .bus_hold = "false";
defparam \VGA_G[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y73_N16
cycloneive_io_obuf \VGA_G[1]~output (
	.i(\video|VGA_R[0]~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[1]),
	.obar());
// synopsys translate_off
defparam \VGA_G[1]~output .bus_hold = "false";
defparam \VGA_G[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y73_N9
cycloneive_io_obuf \VGA_G[2]~output (
	.i(\video|VGA_R[0]~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[2]),
	.obar());
// synopsys translate_off
defparam \VGA_G[2]~output .bus_hold = "false";
defparam \VGA_G[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y73_N23
cycloneive_io_obuf \VGA_G[3]~output (
	.i(\video|VGA_R[0]~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[3]),
	.obar());
// synopsys translate_off
defparam \VGA_G[3]~output .bus_hold = "false";
defparam \VGA_G[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y73_N9
cycloneive_io_obuf \VGA_G[4]~output (
	.i(\video|VGA_R[0]~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[4]),
	.obar());
// synopsys translate_off
defparam \VGA_G[4]~output .bus_hold = "false";
defparam \VGA_G[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y73_N2
cycloneive_io_obuf \VGA_G[5]~output (
	.i(\video|VGA_R[0]~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[5]),
	.obar());
// synopsys translate_off
defparam \VGA_G[5]~output .bus_hold = "false";
defparam \VGA_G[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y73_N2
cycloneive_io_obuf \VGA_G[6]~output (
	.i(\video|VGA_R[0]~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[6]),
	.obar());
// synopsys translate_off
defparam \VGA_G[6]~output .bus_hold = "false";
defparam \VGA_G[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y73_N16
cycloneive_io_obuf \VGA_G[7]~output (
	.i(\video|VGA_R[0]~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[7]),
	.obar());
// synopsys translate_off
defparam \VGA_G[7]~output .bus_hold = "false";
defparam \VGA_G[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N9
cycloneive_io_obuf \VGA_B[0]~output (
	.i(\video|VGA_R[0]~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[0]),
	.obar());
// synopsys translate_off
defparam \VGA_B[0]~output .bus_hold = "false";
defparam \VGA_B[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N2
cycloneive_io_obuf \VGA_B[1]~output (
	.i(\video|VGA_R[0]~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[1]),
	.obar());
// synopsys translate_off
defparam \VGA_B[1]~output .bus_hold = "false";
defparam \VGA_B[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y73_N2
cycloneive_io_obuf \VGA_B[2]~output (
	.i(\video|VGA_R[0]~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[2]),
	.obar());
// synopsys translate_off
defparam \VGA_B[2]~output .bus_hold = "false";
defparam \VGA_B[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y73_N9
cycloneive_io_obuf \VGA_B[3]~output (
	.i(\video|VGA_R[0]~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[3]),
	.obar());
// synopsys translate_off
defparam \VGA_B[3]~output .bus_hold = "false";
defparam \VGA_B[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y73_N2
cycloneive_io_obuf \VGA_B[4]~output (
	.i(\video|VGA_R[0]~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[4]),
	.obar());
// synopsys translate_off
defparam \VGA_B[4]~output .bus_hold = "false";
defparam \VGA_B[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N16
cycloneive_io_obuf \VGA_B[5]~output (
	.i(\video|VGA_R[0]~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[5]),
	.obar());
// synopsys translate_off
defparam \VGA_B[5]~output .bus_hold = "false";
defparam \VGA_B[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y73_N9
cycloneive_io_obuf \VGA_B[6]~output (
	.i(\video|VGA_R[0]~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[6]),
	.obar());
// synopsys translate_off
defparam \VGA_B[6]~output .bus_hold = "false";
defparam \VGA_B[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N23
cycloneive_io_obuf \VGA_B[7]~output (
	.i(\video|VGA_R[0]~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[7]),
	.obar());
// synopsys translate_off
defparam \VGA_B[7]~output .bus_hold = "false";
defparam \VGA_B[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N16
cycloneive_io_obuf \VGA_HS_O~output (
	.i(!\video|vga_HS~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_HS_O),
	.obar());
// synopsys translate_off
defparam \VGA_HS_O~output .bus_hold = "false";
defparam \VGA_HS_O~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y73_N2
cycloneive_io_obuf \VGA_VS_O~output (
	.i(!\video|vga_VS~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_VS_O),
	.obar());
// synopsys translate_off
defparam \VGA_VS_O~output .bus_hold = "false";
defparam \VGA_VS_O~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X47_Y73_N2
cycloneive_io_obuf \VGA_CLK~output (
	.i(\clk_wiz_1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_CLK),
	.obar());
// synopsys translate_off
defparam \VGA_CLK~output .bus_hold = "false";
defparam \VGA_CLK~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y73_N9
cycloneive_io_obuf \VGA_BLANK_N~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_BLANK_N),
	.obar());
// synopsys translate_off
defparam \VGA_BLANK_N~output .bus_hold = "false";
defparam \VGA_BLANK_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y73_N16
cycloneive_io_obuf \VGA_SYNC_N~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_SYNC_N),
	.obar());
// synopsys translate_off
defparam \VGA_SYNC_N~output .bus_hold = "false";
defparam \VGA_SYNC_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y36_N15
cycloneive_io_ibuf \sysclk~input (
	.i(sysclk),
	.ibar(gnd),
	.o(\sysclk~input_o ));
// synopsys translate_off
defparam \sysclk~input .bus_hold = "false";
defparam \sysclk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G4
cycloneive_clkctrl \sysclk~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\sysclk~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\sysclk~inputclkctrl_outclk ));
// synopsys translate_off
defparam \sysclk~inputclkctrl .clock_type = "global clock";
defparam \sysclk~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N6
cycloneive_lcell_comb \CPU_RISCV|Add0~4 (
// Equation(s):
// \CPU_RISCV|Add0~4_combout  = (\CPU_RISCV|pc [4] & (\CPU_RISCV|Add0~3  $ (GND))) # (!\CPU_RISCV|pc [4] & (!\CPU_RISCV|Add0~3  & VCC))
// \CPU_RISCV|Add0~5  = CARRY((\CPU_RISCV|pc [4] & !\CPU_RISCV|Add0~3 ))

	.dataa(\CPU_RISCV|pc [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU_RISCV|Add0~3 ),
	.combout(\CPU_RISCV|Add0~4_combout ),
	.cout(\CPU_RISCV|Add0~5 ));
// synopsys translate_off
defparam \CPU_RISCV|Add0~4 .lut_mask = 16'hA50A;
defparam \CPU_RISCV|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N8
cycloneive_lcell_comb \CPU_RISCV|Add0~6 (
// Equation(s):
// \CPU_RISCV|Add0~6_combout  = (\CPU_RISCV|pc [5] & (!\CPU_RISCV|Add0~5 )) # (!\CPU_RISCV|pc [5] & ((\CPU_RISCV|Add0~5 ) # (GND)))
// \CPU_RISCV|Add0~7  = CARRY((!\CPU_RISCV|Add0~5 ) # (!\CPU_RISCV|pc [5]))

	.dataa(\CPU_RISCV|pc [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU_RISCV|Add0~5 ),
	.combout(\CPU_RISCV|Add0~6_combout ),
	.cout(\CPU_RISCV|Add0~7 ));
// synopsys translate_off
defparam \CPU_RISCV|Add0~6 .lut_mask = 16'h5A5F;
defparam \CPU_RISCV|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N10
cycloneive_lcell_comb \CPU_RISCV|Add0~8 (
// Equation(s):
// \CPU_RISCV|Add0~8_combout  = (\CPU_RISCV|pc [6] & (\CPU_RISCV|Add0~7  $ (GND))) # (!\CPU_RISCV|pc [6] & (!\CPU_RISCV|Add0~7  & VCC))
// \CPU_RISCV|Add0~9  = CARRY((\CPU_RISCV|pc [6] & !\CPU_RISCV|Add0~7 ))

	.dataa(gnd),
	.datab(\CPU_RISCV|pc [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU_RISCV|Add0~7 ),
	.combout(\CPU_RISCV|Add0~8_combout ),
	.cout(\CPU_RISCV|Add0~9 ));
// synopsys translate_off
defparam \CPU_RISCV|Add0~8 .lut_mask = 16'hC30C;
defparam \CPU_RISCV|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N20
cycloneive_lcell_comb \imem|RAM~1197 (
// Equation(s):
// \imem|RAM~1197_combout  = (\CPU_RISCV|pc [7] & ((\CPU_RISCV|pc [4]) # ((\CPU_RISCV|pc [5]) # (\CPU_RISCV|pc [6]))))

	.dataa(\CPU_RISCV|pc [4]),
	.datab(\CPU_RISCV|pc [5]),
	.datac(\CPU_RISCV|pc [7]),
	.datad(\CPU_RISCV|pc [6]),
	.cin(gnd),
	.combout(\imem|RAM~1197_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~1197 .lut_mask = 16'hF0E0;
defparam \imem|RAM~1197 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N22
cycloneive_lcell_comb \imem|RAM~1198 (
// Equation(s):
// \imem|RAM~1198_combout  = (((!\CPU_RISCV|pc [8]) # (!\CPU_RISCV|pc [9])) # (!\imem|RAM~1197_combout )) # (!\CPU_RISCV|pc [10])

	.dataa(\CPU_RISCV|pc [10]),
	.datab(\imem|RAM~1197_combout ),
	.datac(\CPU_RISCV|pc [9]),
	.datad(\CPU_RISCV|pc [8]),
	.cin(gnd),
	.combout(\imem|RAM~1198_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~1198 .lut_mask = 16'h7FFF;
defparam \imem|RAM~1198 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y34_N16
cycloneive_lcell_comb \always0~5 (
// Equation(s):
// \always0~5_combout  = (!\CPU_RISCV|pc [2] & \CPU_RISCV|pc [4])

	.dataa(gnd),
	.datab(\CPU_RISCV|pc [2]),
	.datac(gnd),
	.datad(\CPU_RISCV|pc [4]),
	.cin(gnd),
	.combout(\always0~5_combout ),
	.cout());
// synopsys translate_off
defparam \always0~5 .lut_mask = 16'h3300;
defparam \always0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N28
cycloneive_lcell_comb \imem|RAM~285 (
// Equation(s):
// \imem|RAM~285_combout  = (!\CPU_RISCV|pc [5] & !\CPU_RISCV|pc [10])

	.dataa(gnd),
	.datab(\CPU_RISCV|pc [5]),
	.datac(\CPU_RISCV|pc [10]),
	.datad(gnd),
	.cin(gnd),
	.combout(\imem|RAM~285_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~285 .lut_mask = 16'h0303;
defparam \imem|RAM~285 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N2
cycloneive_lcell_comb \imem|RAM~286 (
// Equation(s):
// \imem|RAM~286_combout  = (\always0~5_combout  & (!\CPU_RISCV|pc [8] & (!\CPU_RISCV|pc [7] & \imem|RAM~285_combout )))

	.dataa(\always0~5_combout ),
	.datab(\CPU_RISCV|pc [8]),
	.datac(\CPU_RISCV|pc [7]),
	.datad(\imem|RAM~285_combout ),
	.cin(gnd),
	.combout(\imem|RAM~286_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~286 .lut_mask = 16'h0200;
defparam \imem|RAM~286 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N4
cycloneive_lcell_comb \imem|RAM~283 (
// Equation(s):
// \imem|RAM~283_combout  = (!\CPU_RISCV|pc [8] & (\CPU_RISCV|pc [2] & (\CPU_RISCV|pc [7] $ (!\CPU_RISCV|pc [4]))))

	.dataa(\CPU_RISCV|pc [7]),
	.datab(\CPU_RISCV|pc [8]),
	.datac(\CPU_RISCV|pc [4]),
	.datad(\CPU_RISCV|pc [2]),
	.cin(gnd),
	.combout(\imem|RAM~283_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~283 .lut_mask = 16'h2100;
defparam \imem|RAM~283 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N26
cycloneive_lcell_comb \imem|RAM~284 (
// Equation(s):
// \imem|RAM~284_combout  = (\imem|RAM~283_combout  & (!\CPU_RISCV|pc [10] & \CPU_RISCV|pc [5]))

	.dataa(gnd),
	.datab(\imem|RAM~283_combout ),
	.datac(\CPU_RISCV|pc [10]),
	.datad(\CPU_RISCV|pc [5]),
	.cin(gnd),
	.combout(\imem|RAM~284_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~284 .lut_mask = 16'h0C00;
defparam \imem|RAM~284 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N16
cycloneive_lcell_comb \imem|RAM~287 (
// Equation(s):
// \imem|RAM~287_combout  = (\CPU_RISCV|pc [5] & (!\CPU_RISCV|pc [2] & (\CPU_RISCV|pc [7] $ (\CPU_RISCV|pc [8])))) # (!\CPU_RISCV|pc [5] & (\CPU_RISCV|pc [7] & (\CPU_RISCV|pc [8] & \CPU_RISCV|pc [2])))

	.dataa(\CPU_RISCV|pc [7]),
	.datab(\CPU_RISCV|pc [5]),
	.datac(\CPU_RISCV|pc [8]),
	.datad(\CPU_RISCV|pc [2]),
	.cin(gnd),
	.combout(\imem|RAM~287_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~287 .lut_mask = 16'h2048;
defparam \imem|RAM~287 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N30
cycloneive_lcell_comb \imem|RAM~288 (
// Equation(s):
// \imem|RAM~288_combout  = (\imem|RAM~286_combout ) # ((\CPU_RISCV|pc [10] & (\imem|RAM~287_combout  & !\CPU_RISCV|pc [4])))

	.dataa(\CPU_RISCV|pc [10]),
	.datab(\imem|RAM~287_combout ),
	.datac(\CPU_RISCV|pc [4]),
	.datad(\imem|RAM~286_combout ),
	.cin(gnd),
	.combout(\imem|RAM~288_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~288 .lut_mask = 16'hFF08;
defparam \imem|RAM~288 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y31_N14
cycloneive_lcell_comb \imem|RAM~289 (
// Equation(s):
// \imem|RAM~289_combout  = (\CPU_RISCV|pc [2] & (!\CPU_RISCV|pc [4] & ((!\CPU_RISCV|pc [7]) # (!\CPU_RISCV|pc [10])))) # (!\CPU_RISCV|pc [2] & (\CPU_RISCV|pc [10] $ (\CPU_RISCV|pc [7] $ (!\CPU_RISCV|pc [4]))))

	.dataa(\CPU_RISCV|pc [10]),
	.datab(\CPU_RISCV|pc [2]),
	.datac(\CPU_RISCV|pc [7]),
	.datad(\CPU_RISCV|pc [4]),
	.cin(gnd),
	.combout(\imem|RAM~289_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~289 .lut_mask = 16'h126D;
defparam \imem|RAM~289 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y31_N20
cycloneive_lcell_comb \imem|RAM~290 (
// Equation(s):
// \imem|RAM~290_combout  = (\CPU_RISCV|pc [2] & (((\CPU_RISCV|pc [7])) # (!\CPU_RISCV|pc [8]))) # (!\CPU_RISCV|pc [2] & ((\CPU_RISCV|pc [4]) # (\CPU_RISCV|pc [8] $ (\CPU_RISCV|pc [7]))))

	.dataa(\CPU_RISCV|pc [8]),
	.datab(\CPU_RISCV|pc [2]),
	.datac(\CPU_RISCV|pc [7]),
	.datad(\CPU_RISCV|pc [4]),
	.cin(gnd),
	.combout(\imem|RAM~290_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~290 .lut_mask = 16'hF7D6;
defparam \imem|RAM~290 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y31_N10
cycloneive_lcell_comb \imem|RAM~291 (
// Equation(s):
// \imem|RAM~291_combout  = (\imem|RAM~289_combout  & (\imem|RAM~290_combout  & (\CPU_RISCV|pc [8] $ (\CPU_RISCV|pc [5]))))

	.dataa(\CPU_RISCV|pc [8]),
	.datab(\CPU_RISCV|pc [5]),
	.datac(\imem|RAM~289_combout ),
	.datad(\imem|RAM~290_combout ),
	.cin(gnd),
	.combout(\imem|RAM~291_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~291 .lut_mask = 16'h6000;
defparam \imem|RAM~291 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N12
cycloneive_lcell_comb \imem|RAM~292 (
// Equation(s):
// \imem|RAM~292_combout  = (\CPU_RISCV|pc [6] & (\CPU_RISCV|pc [3])) # (!\CPU_RISCV|pc [6] & ((\CPU_RISCV|pc [3] & (\imem|RAM~288_combout )) # (!\CPU_RISCV|pc [3] & ((\imem|RAM~291_combout )))))

	.dataa(\CPU_RISCV|pc [6]),
	.datab(\CPU_RISCV|pc [3]),
	.datac(\imem|RAM~288_combout ),
	.datad(\imem|RAM~291_combout ),
	.cin(gnd),
	.combout(\imem|RAM~292_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~292 .lut_mask = 16'hD9C8;
defparam \imem|RAM~292 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N18
cycloneive_lcell_comb \imem|RAM~293 (
// Equation(s):
// \imem|RAM~293_combout  = (\CPU_RISCV|pc [6] & ((\imem|RAM~292_combout  & (\imem|RAM~286_combout )) # (!\imem|RAM~292_combout  & ((\imem|RAM~284_combout ))))) # (!\CPU_RISCV|pc [6] & (((\imem|RAM~292_combout ))))

	.dataa(\CPU_RISCV|pc [6]),
	.datab(\imem|RAM~286_combout ),
	.datac(\imem|RAM~284_combout ),
	.datad(\imem|RAM~292_combout ),
	.cin(gnd),
	.combout(\imem|RAM~293_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~293 .lut_mask = 16'hDDA0;
defparam \imem|RAM~293 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N0
cycloneive_lcell_comb \imem|RAM~131 (
// Equation(s):
// \imem|RAM~131_combout  = (!\CPU_RISCV|pc [10] & \CPU_RISCV|pc [7])

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_RISCV|pc [10]),
	.datad(\CPU_RISCV|pc [7]),
	.cin(gnd),
	.combout(\imem|RAM~131_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~131 .lut_mask = 16'h0F00;
defparam \imem|RAM~131 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N10
cycloneive_lcell_comb \imem|RAM~297 (
// Equation(s):
// \imem|RAM~297_combout  = (\CPU_RISCV|pc [2] & !\CPU_RISCV|pc [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_RISCV|pc [2]),
	.datad(\CPU_RISCV|pc [4]),
	.cin(gnd),
	.combout(\imem|RAM~297_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~297 .lut_mask = 16'h00F0;
defparam \imem|RAM~297 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N12
cycloneive_lcell_comb \always0~1 (
// Equation(s):
// \always0~1_combout  = (\CPU_RISCV|pc [5] & \CPU_RISCV|pc [6])

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_RISCV|pc [5]),
	.datad(\CPU_RISCV|pc [6]),
	.cin(gnd),
	.combout(\always0~1_combout ),
	.cout());
// synopsys translate_off
defparam \always0~1 .lut_mask = 16'hF000;
defparam \always0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N26
cycloneive_lcell_comb \imem|RAM~295 (
// Equation(s):
// \imem|RAM~295_combout  = (\CPU_RISCV|pc [10]) # ((\CPU_RISCV|pc [2]) # (\CPU_RISCV|pc [6] $ (\CPU_RISCV|pc [7])))

	.dataa(\CPU_RISCV|pc [10]),
	.datab(\CPU_RISCV|pc [6]),
	.datac(\CPU_RISCV|pc [7]),
	.datad(\CPU_RISCV|pc [2]),
	.cin(gnd),
	.combout(\imem|RAM~295_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~295 .lut_mask = 16'hFFBE;
defparam \imem|RAM~295 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N0
cycloneive_lcell_comb \imem|RAM~294 (
// Equation(s):
// \imem|RAM~294_combout  = (\CPU_RISCV|pc [10] & (!\CPU_RISCV|pc [6] & ((\CPU_RISCV|pc [2])))) # (!\CPU_RISCV|pc [10] & (\CPU_RISCV|pc [6] & (\CPU_RISCV|pc [7] $ (\CPU_RISCV|pc [2]))))

	.dataa(\CPU_RISCV|pc [10]),
	.datab(\CPU_RISCV|pc [6]),
	.datac(\CPU_RISCV|pc [7]),
	.datad(\CPU_RISCV|pc [2]),
	.cin(gnd),
	.combout(\imem|RAM~294_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~294 .lut_mask = 16'h2640;
defparam \imem|RAM~294 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N16
cycloneive_lcell_comb \imem|RAM~296 (
// Equation(s):
// \imem|RAM~296_combout  = (!\CPU_RISCV|pc [5] & ((\CPU_RISCV|pc [4] & (!\imem|RAM~295_combout )) # (!\CPU_RISCV|pc [4] & ((\imem|RAM~294_combout )))))

	.dataa(\CPU_RISCV|pc [5]),
	.datab(\CPU_RISCV|pc [4]),
	.datac(\imem|RAM~295_combout ),
	.datad(\imem|RAM~294_combout ),
	.cin(gnd),
	.combout(\imem|RAM~296_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~296 .lut_mask = 16'h1504;
defparam \imem|RAM~296 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N10
cycloneive_lcell_comb \imem|RAM~298 (
// Equation(s):
// \imem|RAM~298_combout  = (\imem|RAM~296_combout ) # ((\imem|RAM~131_combout  & (\imem|RAM~297_combout  & \always0~1_combout )))

	.dataa(\imem|RAM~131_combout ),
	.datab(\imem|RAM~297_combout ),
	.datac(\always0~1_combout ),
	.datad(\imem|RAM~296_combout ),
	.cin(gnd),
	.combout(\imem|RAM~298_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~298 .lut_mask = 16'hFF80;
defparam \imem|RAM~298 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N8
cycloneive_lcell_comb \imem|RAM~299 (
// Equation(s):
// \imem|RAM~299_combout  = (\CPU_RISCV|pc [10] & (\CPU_RISCV|pc [2] & (\CPU_RISCV|pc [6] $ (!\CPU_RISCV|pc [7])))) # (!\CPU_RISCV|pc [10] & (((\CPU_RISCV|pc [7] & !\CPU_RISCV|pc [2]))))

	.dataa(\CPU_RISCV|pc [10]),
	.datab(\CPU_RISCV|pc [6]),
	.datac(\CPU_RISCV|pc [7]),
	.datad(\CPU_RISCV|pc [2]),
	.cin(gnd),
	.combout(\imem|RAM~299_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~299 .lut_mask = 16'h8250;
defparam \imem|RAM~299 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N6
cycloneive_lcell_comb \imem|RAM~300 (
// Equation(s):
// \imem|RAM~300_combout  = (\CPU_RISCV|pc [10] & (\CPU_RISCV|pc [6] & (\CPU_RISCV|pc [7] $ (!\CPU_RISCV|pc [2])))) # (!\CPU_RISCV|pc [10] & (\CPU_RISCV|pc [7] & (\CPU_RISCV|pc [6] $ (\CPU_RISCV|pc [2]))))

	.dataa(\CPU_RISCV|pc [10]),
	.datab(\CPU_RISCV|pc [6]),
	.datac(\CPU_RISCV|pc [7]),
	.datad(\CPU_RISCV|pc [2]),
	.cin(gnd),
	.combout(\imem|RAM~300_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~300 .lut_mask = 16'h9048;
defparam \imem|RAM~300 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N4
cycloneive_lcell_comb \imem|RAM~301 (
// Equation(s):
// \imem|RAM~301_combout  = (\CPU_RISCV|pc [5] & (\imem|RAM~300_combout  & (\CPU_RISCV|pc [4] $ (!\imem|RAM~299_combout )))) # (!\CPU_RISCV|pc [5] & (\CPU_RISCV|pc [4] & (\imem|RAM~299_combout  & !\imem|RAM~300_combout )))

	.dataa(\CPU_RISCV|pc [5]),
	.datab(\CPU_RISCV|pc [4]),
	.datac(\imem|RAM~299_combout ),
	.datad(\imem|RAM~300_combout ),
	.cin(gnd),
	.combout(\imem|RAM~301_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~301 .lut_mask = 16'h8240;
defparam \imem|RAM~301 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N18
cycloneive_lcell_comb \imem|RAM~302 (
// Equation(s):
// \imem|RAM~302_combout  = (\CPU_RISCV|pc [10] & (\CPU_RISCV|pc [2] & (\CPU_RISCV|pc [6] $ (!\CPU_RISCV|pc [7])))) # (!\CPU_RISCV|pc [10] & (!\CPU_RISCV|pc [6] & (\CPU_RISCV|pc [7] & !\CPU_RISCV|pc [2])))

	.dataa(\CPU_RISCV|pc [10]),
	.datab(\CPU_RISCV|pc [6]),
	.datac(\CPU_RISCV|pc [7]),
	.datad(\CPU_RISCV|pc [2]),
	.cin(gnd),
	.combout(\imem|RAM~302_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~302 .lut_mask = 16'h8210;
defparam \imem|RAM~302 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N24
cycloneive_lcell_comb \imem|RAM~303 (
// Equation(s):
// \imem|RAM~303_combout  = (\CPU_RISCV|pc [5] & (!\CPU_RISCV|pc [4] & \imem|RAM~302_combout ))

	.dataa(\CPU_RISCV|pc [5]),
	.datab(\CPU_RISCV|pc [4]),
	.datac(gnd),
	.datad(\imem|RAM~302_combout ),
	.cin(gnd),
	.combout(\imem|RAM~303_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~303 .lut_mask = 16'h2200;
defparam \imem|RAM~303 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N30
cycloneive_lcell_comb \imem|RAM~304 (
// Equation(s):
// \imem|RAM~304_combout  = (\CPU_RISCV|pc [3] & ((\CPU_RISCV|pc [8]) # ((\imem|RAM~301_combout )))) # (!\CPU_RISCV|pc [3] & (!\CPU_RISCV|pc [8] & ((\imem|RAM~303_combout ))))

	.dataa(\CPU_RISCV|pc [3]),
	.datab(\CPU_RISCV|pc [8]),
	.datac(\imem|RAM~301_combout ),
	.datad(\imem|RAM~303_combout ),
	.cin(gnd),
	.combout(\imem|RAM~304_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~304 .lut_mask = 16'hB9A8;
defparam \imem|RAM~304 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N12
cycloneive_lcell_comb \imem|RAM~305 (
// Equation(s):
// \imem|RAM~305_combout  = (\CPU_RISCV|pc [5] & (\CPU_RISCV|pc [7] & (\CPU_RISCV|pc [4] $ (\CPU_RISCV|pc [2])))) # (!\CPU_RISCV|pc [5] & (!\CPU_RISCV|pc [7] & (\CPU_RISCV|pc [4] $ (\CPU_RISCV|pc [2]))))

	.dataa(\CPU_RISCV|pc [5]),
	.datab(\CPU_RISCV|pc [4]),
	.datac(\CPU_RISCV|pc [7]),
	.datad(\CPU_RISCV|pc [2]),
	.cin(gnd),
	.combout(\imem|RAM~305_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~305 .lut_mask = 16'h2184;
defparam \imem|RAM~305 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N22
cycloneive_lcell_comb \imem|RAM~308 (
// Equation(s):
// \imem|RAM~308_combout  = (\CPU_RISCV|pc [2] & (!\CPU_RISCV|pc [5] & (\CPU_RISCV|pc [4] $ (!\CPU_RISCV|pc [7])))) # (!\CPU_RISCV|pc [2] & ((\CPU_RISCV|pc [4] & ((!\CPU_RISCV|pc [7]))) # (!\CPU_RISCV|pc [4] & (\CPU_RISCV|pc [5] & \CPU_RISCV|pc [7]))))

	.dataa(\CPU_RISCV|pc [5]),
	.datab(\CPU_RISCV|pc [4]),
	.datac(\CPU_RISCV|pc [7]),
	.datad(\CPU_RISCV|pc [2]),
	.cin(gnd),
	.combout(\imem|RAM~308_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~308 .lut_mask = 16'h412C;
defparam \imem|RAM~308 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N2
cycloneive_lcell_comb \imem|RAM~306 (
// Equation(s):
// \imem|RAM~306_combout  = (\CPU_RISCV|pc [7] & (!\CPU_RISCV|pc [5] & (!\CPU_RISCV|pc [2]))) # (!\CPU_RISCV|pc [7] & (\CPU_RISCV|pc [2] & (\CPU_RISCV|pc [5] $ (\CPU_RISCV|pc [4]))))

	.dataa(\CPU_RISCV|pc [5]),
	.datab(\CPU_RISCV|pc [7]),
	.datac(\CPU_RISCV|pc [2]),
	.datad(\CPU_RISCV|pc [4]),
	.cin(gnd),
	.combout(\imem|RAM~306_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~306 .lut_mask = 16'h1424;
defparam \imem|RAM~306 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N20
cycloneive_lcell_comb \imem|RAM~307 (
// Equation(s):
// \imem|RAM~307_combout  = (\CPU_RISCV|pc [10] & (((\CPU_RISCV|pc [6])))) # (!\CPU_RISCV|pc [10] & (\imem|RAM~306_combout  & (\CPU_RISCV|pc [5] $ (\CPU_RISCV|pc [6]))))

	.dataa(\CPU_RISCV|pc [5]),
	.datab(\CPU_RISCV|pc [6]),
	.datac(\CPU_RISCV|pc [10]),
	.datad(\imem|RAM~306_combout ),
	.cin(gnd),
	.combout(\imem|RAM~307_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~307 .lut_mask = 16'hC6C0;
defparam \imem|RAM~307 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N28
cycloneive_lcell_comb \imem|RAM~309 (
// Equation(s):
// \imem|RAM~309_combout  = (\CPU_RISCV|pc [10] & ((\imem|RAM~307_combout  & ((\imem|RAM~308_combout ))) # (!\imem|RAM~307_combout  & (\imem|RAM~305_combout )))) # (!\CPU_RISCV|pc [10] & (((\imem|RAM~307_combout ))))

	.dataa(\imem|RAM~305_combout ),
	.datab(\CPU_RISCV|pc [10]),
	.datac(\imem|RAM~308_combout ),
	.datad(\imem|RAM~307_combout ),
	.cin(gnd),
	.combout(\imem|RAM~309_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~309 .lut_mask = 16'hF388;
defparam \imem|RAM~309 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N14
cycloneive_lcell_comb \imem|RAM~310 (
// Equation(s):
// \imem|RAM~310_combout  = (\CPU_RISCV|pc [8] & ((\imem|RAM~304_combout  & ((\imem|RAM~309_combout ))) # (!\imem|RAM~304_combout  & (\imem|RAM~298_combout )))) # (!\CPU_RISCV|pc [8] & (((\imem|RAM~304_combout ))))

	.dataa(\imem|RAM~298_combout ),
	.datab(\CPU_RISCV|pc [8]),
	.datac(\imem|RAM~304_combout ),
	.datad(\imem|RAM~309_combout ),
	.cin(gnd),
	.combout(\imem|RAM~310_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~310 .lut_mask = 16'hF838;
defparam \imem|RAM~310 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N22
cycloneive_lcell_comb \CPU_RISCV|Equal4~3 (
// Equation(s):
// \CPU_RISCV|Equal4~3_combout  = (\imem|RAM~1198_combout  & ((\CPU_RISCV|pc [9] & (!\imem|RAM~293_combout )) # (!\CPU_RISCV|pc [9] & ((!\imem|RAM~310_combout )))))

	.dataa(\imem|RAM~293_combout ),
	.datab(\imem|RAM~1198_combout ),
	.datac(\CPU_RISCV|pc [9]),
	.datad(\imem|RAM~310_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|Equal4~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|Equal4~3 .lut_mask = 16'h404C;
defparam \CPU_RISCV|Equal4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N14
cycloneive_lcell_comb \CPU_RISCV|Equal0~3 (
// Equation(s):
// \CPU_RISCV|Equal0~3_combout  = (\imem|RAM~389_combout  & (\always0~11_combout  & (\CPU_RISCV|Equal4~3_combout  & !\imem|RAM~343_combout )))

	.dataa(\imem|RAM~389_combout ),
	.datab(\always0~11_combout ),
	.datac(\CPU_RISCV|Equal4~3_combout ),
	.datad(\imem|RAM~343_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|Equal0~3 .lut_mask = 16'h0080;
defparam \CPU_RISCV|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N6
cycloneive_lcell_comb \CPU_RISCV|Equal5~4 (
// Equation(s):
// \CPU_RISCV|Equal5~4_combout  = (\imem|RAM~1198_combout  & ((\CPU_RISCV|pc [9] & ((\imem|RAM~293_combout ))) # (!\CPU_RISCV|pc [9] & (\imem|RAM~310_combout ))))

	.dataa(\imem|RAM~1198_combout ),
	.datab(\CPU_RISCV|pc [9]),
	.datac(\imem|RAM~310_combout ),
	.datad(\imem|RAM~293_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|Equal5~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|Equal5~4 .lut_mask = 16'hA820;
defparam \CPU_RISCV|Equal5~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N24
cycloneive_lcell_comb \CPU_RISCV|Equal5~3 (
// Equation(s):
// \CPU_RISCV|Equal5~3_combout  = (\CPU_RISCV|Equal5~4_combout  & (!\imem|RAM~389_combout  & (!\imem|RAM~343_combout  & \always0~11_combout )))

	.dataa(\CPU_RISCV|Equal5~4_combout ),
	.datab(\imem|RAM~389_combout ),
	.datac(\imem|RAM~343_combout ),
	.datad(\always0~11_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|Equal5~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|Equal5~3 .lut_mask = 16'h0200;
defparam \CPU_RISCV|Equal5~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N26
cycloneive_lcell_comb \CPU_RISCV|Equal4~2 (
// Equation(s):
// \CPU_RISCV|Equal4~2_combout  = (!\imem|RAM~389_combout  & (\always0~11_combout  & (\CPU_RISCV|Equal4~3_combout  & !\imem|RAM~343_combout )))

	.dataa(\imem|RAM~389_combout ),
	.datab(\always0~11_combout ),
	.datac(\CPU_RISCV|Equal4~3_combout ),
	.datad(\imem|RAM~343_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|Equal4~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|Equal4~2 .lut_mask = 16'h0040;
defparam \CPU_RISCV|Equal4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y33_N16
cycloneive_lcell_comb \CPU_RISCV|RS1~2 (
// Equation(s):
// \CPU_RISCV|RS1~2_combout  = (!\CPU_RISCV|Equal0~3_combout  & (!\CPU_RISCV|Equal5~3_combout  & (!\CPU_RISCV|I_type~combout  & !\CPU_RISCV|Equal4~2_combout )))

	.dataa(\CPU_RISCV|Equal0~3_combout ),
	.datab(\CPU_RISCV|Equal5~3_combout ),
	.datac(\CPU_RISCV|I_type~combout ),
	.datad(\CPU_RISCV|Equal4~2_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|RS1~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|RS1~2 .lut_mask = 16'h0001;
defparam \CPU_RISCV|RS1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N4
cycloneive_lcell_comb \imem|RAM~716 (
// Equation(s):
// \imem|RAM~716_combout  = (\CPU_RISCV|pc [5] & (!\CPU_RISCV|pc [3] & (\CPU_RISCV|pc [9] & !\CPU_RISCV|pc [4]))) # (!\CPU_RISCV|pc [5] & (\CPU_RISCV|pc [4] & (\CPU_RISCV|pc [3] $ (!\CPU_RISCV|pc [9]))))

	.dataa(\CPU_RISCV|pc [3]),
	.datab(\CPU_RISCV|pc [5]),
	.datac(\CPU_RISCV|pc [9]),
	.datad(\CPU_RISCV|pc [4]),
	.cin(gnd),
	.combout(\imem|RAM~716_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~716 .lut_mask = 16'h2140;
defparam \imem|RAM~716 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N30
cycloneive_lcell_comb \imem|RAM~715 (
// Equation(s):
// \imem|RAM~715_combout  = (\CPU_RISCV|pc [9] & (\CPU_RISCV|pc [4] & (!\CPU_RISCV|pc [5] & !\CPU_RISCV|pc [3]))) # (!\CPU_RISCV|pc [9] & (((\CPU_RISCV|pc [5] & \CPU_RISCV|pc [3]))))

	.dataa(\CPU_RISCV|pc [4]),
	.datab(\CPU_RISCV|pc [9]),
	.datac(\CPU_RISCV|pc [5]),
	.datad(\CPU_RISCV|pc [3]),
	.cin(gnd),
	.combout(\imem|RAM~715_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~715 .lut_mask = 16'h3008;
defparam \imem|RAM~715 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N14
cycloneive_lcell_comb \imem|RAM~717 (
// Equation(s):
// \imem|RAM~717_combout  = (\CPU_RISCV|pc [8] & ((\CPU_RISCV|pc [10] & ((\imem|RAM~715_combout ))) # (!\CPU_RISCV|pc [10] & (\imem|RAM~716_combout ))))

	.dataa(\CPU_RISCV|pc [8]),
	.datab(\imem|RAM~716_combout ),
	.datac(\imem|RAM~715_combout ),
	.datad(\CPU_RISCV|pc [10]),
	.cin(gnd),
	.combout(\imem|RAM~717_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~717 .lut_mask = 16'hA088;
defparam \imem|RAM~717 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N0
cycloneive_lcell_comb \imem|RAM~718 (
// Equation(s):
// \imem|RAM~718_combout  = (!\CPU_RISCV|pc [5] & (\CPU_RISCV|pc [9] & ((\CPU_RISCV|pc [4]) # (!\CPU_RISCV|pc [3]))))

	.dataa(\CPU_RISCV|pc [5]),
	.datab(\CPU_RISCV|pc [4]),
	.datac(\CPU_RISCV|pc [9]),
	.datad(\CPU_RISCV|pc [3]),
	.cin(gnd),
	.combout(\imem|RAM~718_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~718 .lut_mask = 16'h4050;
defparam \imem|RAM~718 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N18
cycloneive_lcell_comb \imem|RAM~719 (
// Equation(s):
// \imem|RAM~719_combout  = (\imem|RAM~717_combout ) # ((!\CPU_RISCV|pc [8] & (\CPU_RISCV|pc [10] & \imem|RAM~718_combout )))

	.dataa(\CPU_RISCV|pc [8]),
	.datab(\CPU_RISCV|pc [10]),
	.datac(\imem|RAM~717_combout ),
	.datad(\imem|RAM~718_combout ),
	.cin(gnd),
	.combout(\imem|RAM~719_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~719 .lut_mask = 16'hF4F0;
defparam \imem|RAM~719 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N2
cycloneive_lcell_comb \imem|RAM~713 (
// Equation(s):
// \imem|RAM~713_combout  = (\CPU_RISCV|pc [8] & (((\CPU_RISCV|pc [9])))) # (!\CPU_RISCV|pc [8] & (\CPU_RISCV|pc [10] & ((\CPU_RISCV|pc [3]) # (\CPU_RISCV|pc [9]))))

	.dataa(\CPU_RISCV|pc [3]),
	.datab(\CPU_RISCV|pc [9]),
	.datac(\CPU_RISCV|pc [8]),
	.datad(\CPU_RISCV|pc [10]),
	.cin(gnd),
	.combout(\imem|RAM~713_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~713 .lut_mask = 16'hCEC0;
defparam \imem|RAM~713 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N24
cycloneive_lcell_comb \imem|RAM~714 (
// Equation(s):
// \imem|RAM~714_combout  = (\imem|RAM~713_combout  & (!\CPU_RISCV|pc [5] & (!\CPU_RISCV|pc [9] & \CPU_RISCV|pc [4]))) # (!\imem|RAM~713_combout  & (\CPU_RISCV|pc [9] & (\CPU_RISCV|pc [5] $ (!\CPU_RISCV|pc [4]))))

	.dataa(\CPU_RISCV|pc [5]),
	.datab(\imem|RAM~713_combout ),
	.datac(\CPU_RISCV|pc [9]),
	.datad(\CPU_RISCV|pc [4]),
	.cin(gnd),
	.combout(\imem|RAM~714_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~714 .lut_mask = 16'h2410;
defparam \imem|RAM~714 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N20
cycloneive_lcell_comb \imem|RAM~720 (
// Equation(s):
// \imem|RAM~720_combout  = (\CPU_RISCV|pc [7] & (((\CPU_RISCV|pc [2])))) # (!\CPU_RISCV|pc [7] & ((\CPU_RISCV|pc [2] & ((\imem|RAM~714_combout ))) # (!\CPU_RISCV|pc [2] & (\imem|RAM~719_combout ))))

	.dataa(\CPU_RISCV|pc [7]),
	.datab(\imem|RAM~719_combout ),
	.datac(\CPU_RISCV|pc [2]),
	.datad(\imem|RAM~714_combout ),
	.cin(gnd),
	.combout(\imem|RAM~720_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~720 .lut_mask = 16'hF4A4;
defparam \imem|RAM~720 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N10
cycloneive_lcell_comb \imem|RAM~721 (
// Equation(s):
// \imem|RAM~721_combout  = (!\CPU_RISCV|pc [8] & ((\CPU_RISCV|pc [9] & ((!\CPU_RISCV|pc [10]))) # (!\CPU_RISCV|pc [9] & (\CPU_RISCV|pc [3] & \CPU_RISCV|pc [10]))))

	.dataa(\CPU_RISCV|pc [3]),
	.datab(\CPU_RISCV|pc [9]),
	.datac(\CPU_RISCV|pc [8]),
	.datad(\CPU_RISCV|pc [10]),
	.cin(gnd),
	.combout(\imem|RAM~721_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~721 .lut_mask = 16'h020C;
defparam \imem|RAM~721 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N4
cycloneive_lcell_comb \imem|RAM~333 (
// Equation(s):
// \imem|RAM~333_combout  = (!\CPU_RISCV|pc [5] & !\CPU_RISCV|pc [3])

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_RISCV|pc [5]),
	.datad(\CPU_RISCV|pc [3]),
	.cin(gnd),
	.combout(\imem|RAM~333_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~333 .lut_mask = 16'h000F;
defparam \imem|RAM~333 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N8
cycloneive_lcell_comb \imem|RAM~722 (
// Equation(s):
// \imem|RAM~722_combout  = (\imem|RAM~721_combout  & ((\CPU_RISCV|pc [4] & ((\CPU_RISCV|pc [10]))) # (!\CPU_RISCV|pc [4] & (\imem|RAM~333_combout  & !\CPU_RISCV|pc [10]))))

	.dataa(\imem|RAM~721_combout ),
	.datab(\CPU_RISCV|pc [4]),
	.datac(\imem|RAM~333_combout ),
	.datad(\CPU_RISCV|pc [10]),
	.cin(gnd),
	.combout(\imem|RAM~722_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~722 .lut_mask = 16'h8820;
defparam \imem|RAM~722 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N16
cycloneive_lcell_comb \imem|RAM~709 (
// Equation(s):
// \imem|RAM~709_combout  = (\CPU_RISCV|pc [3] & ((\CPU_RISCV|pc [10]) # (!\CPU_RISCV|pc [4]))) # (!\CPU_RISCV|pc [3] & ((\CPU_RISCV|pc [4])))

	.dataa(\CPU_RISCV|pc [3]),
	.datab(\CPU_RISCV|pc [10]),
	.datac(gnd),
	.datad(\CPU_RISCV|pc [4]),
	.cin(gnd),
	.combout(\imem|RAM~709_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~709 .lut_mask = 16'hDDAA;
defparam \imem|RAM~709 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N26
cycloneive_lcell_comb \imem|RAM~710 (
// Equation(s):
// \imem|RAM~710_combout  = (\CPU_RISCV|pc [10] & (!\imem|RAM~709_combout  & (\CPU_RISCV|pc [8] $ (\CPU_RISCV|pc [9])))) # (!\CPU_RISCV|pc [10] & (\CPU_RISCV|pc [8] & (\CPU_RISCV|pc [9] & \imem|RAM~709_combout )))

	.dataa(\CPU_RISCV|pc [8]),
	.datab(\CPU_RISCV|pc [10]),
	.datac(\CPU_RISCV|pc [9]),
	.datad(\imem|RAM~709_combout ),
	.cin(gnd),
	.combout(\imem|RAM~710_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~710 .lut_mask = 16'h2048;
defparam \imem|RAM~710 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N6
cycloneive_lcell_comb \imem|RAM~711 (
// Equation(s):
// \imem|RAM~711_combout  = (\CPU_RISCV|pc [4] & (!\CPU_RISCV|pc [5] & (!\CPU_RISCV|pc [9] & \CPU_RISCV|pc [3])))

	.dataa(\CPU_RISCV|pc [4]),
	.datab(\CPU_RISCV|pc [5]),
	.datac(\CPU_RISCV|pc [9]),
	.datad(\CPU_RISCV|pc [3]),
	.cin(gnd),
	.combout(\imem|RAM~711_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~711 .lut_mask = 16'h0200;
defparam \imem|RAM~711 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N28
cycloneive_lcell_comb \imem|RAM~712 (
// Equation(s):
// \imem|RAM~712_combout  = (\CPU_RISCV|pc [8] & ((\imem|RAM~711_combout ) # ((\CPU_RISCV|pc [5] & \imem|RAM~710_combout )))) # (!\CPU_RISCV|pc [8] & (\CPU_RISCV|pc [5] & (\imem|RAM~710_combout )))

	.dataa(\CPU_RISCV|pc [8]),
	.datab(\CPU_RISCV|pc [5]),
	.datac(\imem|RAM~710_combout ),
	.datad(\imem|RAM~711_combout ),
	.cin(gnd),
	.combout(\imem|RAM~712_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~712 .lut_mask = 16'hEAC0;
defparam \imem|RAM~712 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N22
cycloneive_lcell_comb \imem|RAM~723 (
// Equation(s):
// \imem|RAM~723_combout  = (\CPU_RISCV|pc [7] & ((\imem|RAM~720_combout  & (\imem|RAM~722_combout )) # (!\imem|RAM~720_combout  & ((\imem|RAM~712_combout ))))) # (!\CPU_RISCV|pc [7] & (\imem|RAM~720_combout ))

	.dataa(\CPU_RISCV|pc [7]),
	.datab(\imem|RAM~720_combout ),
	.datac(\imem|RAM~722_combout ),
	.datad(\imem|RAM~712_combout ),
	.cin(gnd),
	.combout(\imem|RAM~723_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~723 .lut_mask = 16'hE6C4;
defparam \imem|RAM~723 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y29_N8
cycloneive_lcell_comb \imem|RAM~703 (
// Equation(s):
// \imem|RAM~703_combout  = (\CPU_RISCV|pc [5] & (\CPU_RISCV|pc [2] & (\CPU_RISCV|pc [3] $ (!\CPU_RISCV|pc [8])))) # (!\CPU_RISCV|pc [5] & (\CPU_RISCV|pc [8] & (\CPU_RISCV|pc [2] $ (\CPU_RISCV|pc [3]))))

	.dataa(\CPU_RISCV|pc [5]),
	.datab(\CPU_RISCV|pc [2]),
	.datac(\CPU_RISCV|pc [3]),
	.datad(\CPU_RISCV|pc [8]),
	.cin(gnd),
	.combout(\imem|RAM~703_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~703 .lut_mask = 16'h9408;
defparam \imem|RAM~703 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y29_N18
cycloneive_lcell_comb \imem|RAM~704 (
// Equation(s):
// \imem|RAM~704_combout  = (\CPU_RISCV|pc [2] & ((\CPU_RISCV|pc [5] & (\CPU_RISCV|pc [3])) # (!\CPU_RISCV|pc [5] & ((!\CPU_RISCV|pc [8]) # (!\CPU_RISCV|pc [3])))))

	.dataa(\CPU_RISCV|pc [5]),
	.datab(\CPU_RISCV|pc [2]),
	.datac(\CPU_RISCV|pc [3]),
	.datad(\CPU_RISCV|pc [8]),
	.cin(gnd),
	.combout(\imem|RAM~704_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~704 .lut_mask = 16'h84C4;
defparam \imem|RAM~704 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y29_N28
cycloneive_lcell_comb \imem|RAM~705 (
// Equation(s):
// \imem|RAM~705_combout  = (!\CPU_RISCV|pc [7] & ((\CPU_RISCV|pc [4] & (\imem|RAM~703_combout )) # (!\CPU_RISCV|pc [4] & ((!\imem|RAM~704_combout )))))

	.dataa(\CPU_RISCV|pc [7]),
	.datab(\imem|RAM~703_combout ),
	.datac(\CPU_RISCV|pc [4]),
	.datad(\imem|RAM~704_combout ),
	.cin(gnd),
	.combout(\imem|RAM~705_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~705 .lut_mask = 16'h4045;
defparam \imem|RAM~705 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y29_N26
cycloneive_lcell_comb \imem|RAM~706 (
// Equation(s):
// \imem|RAM~706_combout  = (\CPU_RISCV|pc [2]) # ((\CPU_RISCV|pc [8]) # (\CPU_RISCV|pc [5] $ (\CPU_RISCV|pc [3])))

	.dataa(\CPU_RISCV|pc [5]),
	.datab(\CPU_RISCV|pc [2]),
	.datac(\CPU_RISCV|pc [3]),
	.datad(\CPU_RISCV|pc [8]),
	.cin(gnd),
	.combout(\imem|RAM~706_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~706 .lut_mask = 16'hFFDE;
defparam \imem|RAM~706 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y29_N4
cycloneive_lcell_comb \imem|RAM~707 (
// Equation(s):
// \imem|RAM~707_combout  = (\imem|RAM~705_combout ) # ((!\CPU_RISCV|pc [4] & (!\imem|RAM~706_combout  & \CPU_RISCV|pc [7])))

	.dataa(\CPU_RISCV|pc [4]),
	.datab(\imem|RAM~705_combout ),
	.datac(\imem|RAM~706_combout ),
	.datad(\CPU_RISCV|pc [7]),
	.cin(gnd),
	.combout(\imem|RAM~707_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~707 .lut_mask = 16'hCDCC;
defparam \imem|RAM~707 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y29_N10
cycloneive_lcell_comb \imem|RAM~699 (
// Equation(s):
// \imem|RAM~699_combout  = (\CPU_RISCV|pc [7] & (\always0~5_combout  & (\CPU_RISCV|pc [3] $ (!\CPU_RISCV|pc [5]))))

	.dataa(\CPU_RISCV|pc [7]),
	.datab(\CPU_RISCV|pc [3]),
	.datac(\CPU_RISCV|pc [5]),
	.datad(\always0~5_combout ),
	.cin(gnd),
	.combout(\imem|RAM~699_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~699 .lut_mask = 16'h8200;
defparam \imem|RAM~699 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y29_N16
cycloneive_lcell_comb \imem|RAM~700 (
// Equation(s):
// \imem|RAM~700_combout  = (\CPU_RISCV|pc [4] & (\CPU_RISCV|pc [5] & (\CPU_RISCV|pc [2] $ (!\CPU_RISCV|pc [7])))) # (!\CPU_RISCV|pc [4] & (!\CPU_RISCV|pc [5] & (\CPU_RISCV|pc [2] $ (\CPU_RISCV|pc [7]))))

	.dataa(\CPU_RISCV|pc [4]),
	.datab(\CPU_RISCV|pc [2]),
	.datac(\CPU_RISCV|pc [5]),
	.datad(\CPU_RISCV|pc [7]),
	.cin(gnd),
	.combout(\imem|RAM~700_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~700 .lut_mask = 16'h8124;
defparam \imem|RAM~700 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y29_N14
cycloneive_lcell_comb \imem|RAM~701 (
// Equation(s):
// \imem|RAM~701_combout  = (\CPU_RISCV|pc [8] & (((\imem|RAM~700_combout  & !\CPU_RISCV|pc [3])))) # (!\CPU_RISCV|pc [8] & (\imem|RAM~699_combout ))

	.dataa(\imem|RAM~699_combout ),
	.datab(\imem|RAM~700_combout ),
	.datac(\CPU_RISCV|pc [3]),
	.datad(\CPU_RISCV|pc [8]),
	.cin(gnd),
	.combout(\imem|RAM~701_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~701 .lut_mask = 16'h0CAA;
defparam \imem|RAM~701 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y30_N14
cycloneive_lcell_comb \imem|RAM~697 (
// Equation(s):
// \imem|RAM~697_combout  = (!\CPU_RISCV|pc [2] & ((\CPU_RISCV|pc [7] & (\CPU_RISCV|pc [3] & \CPU_RISCV|pc [4])) # (!\CPU_RISCV|pc [7] & (\CPU_RISCV|pc [3] $ (\CPU_RISCV|pc [4])))))

	.dataa(\CPU_RISCV|pc [7]),
	.datab(\CPU_RISCV|pc [2]),
	.datac(\CPU_RISCV|pc [3]),
	.datad(\CPU_RISCV|pc [4]),
	.cin(gnd),
	.combout(\imem|RAM~697_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~697 .lut_mask = 16'h2110;
defparam \imem|RAM~697 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y30_N16
cycloneive_lcell_comb \imem|RAM~694 (
// Equation(s):
// \imem|RAM~694_combout  = (\CPU_RISCV|pc [7] & ((\CPU_RISCV|pc [3] $ (!\CPU_RISCV|pc [4])) # (!\CPU_RISCV|pc [2]))) # (!\CPU_RISCV|pc [7] & ((\CPU_RISCV|pc [2]) # ((\CPU_RISCV|pc [3]) # (\CPU_RISCV|pc [4]))))

	.dataa(\CPU_RISCV|pc [7]),
	.datab(\CPU_RISCV|pc [2]),
	.datac(\CPU_RISCV|pc [3]),
	.datad(\CPU_RISCV|pc [4]),
	.cin(gnd),
	.combout(\imem|RAM~694_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~694 .lut_mask = 16'hF77E;
defparam \imem|RAM~694 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y30_N8
cycloneive_lcell_comb \imem|RAM~501 (
// Equation(s):
// \imem|RAM~501_combout  = (!\CPU_RISCV|pc [2] & (!\CPU_RISCV|pc [7] & (!\CPU_RISCV|pc [3] & \CPU_RISCV|pc [4])))

	.dataa(\CPU_RISCV|pc [2]),
	.datab(\CPU_RISCV|pc [7]),
	.datac(\CPU_RISCV|pc [3]),
	.datad(\CPU_RISCV|pc [4]),
	.cin(gnd),
	.combout(\imem|RAM~501_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~501 .lut_mask = 16'h0100;
defparam \imem|RAM~501 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y30_N2
cycloneive_lcell_comb \imem|RAM~695 (
// Equation(s):
// \imem|RAM~695_combout  = (\CPU_RISCV|pc [2] & (\CPU_RISCV|pc [7] & (\CPU_RISCV|pc [3] $ (!\CPU_RISCV|pc [4])))) # (!\CPU_RISCV|pc [2] & (!\CPU_RISCV|pc [7] & (\CPU_RISCV|pc [3] & !\CPU_RISCV|pc [4])))

	.dataa(\CPU_RISCV|pc [2]),
	.datab(\CPU_RISCV|pc [7]),
	.datac(\CPU_RISCV|pc [3]),
	.datad(\CPU_RISCV|pc [4]),
	.cin(gnd),
	.combout(\imem|RAM~695_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~695 .lut_mask = 16'h8018;
defparam \imem|RAM~695 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y30_N12
cycloneive_lcell_comb \imem|RAM~696 (
// Equation(s):
// \imem|RAM~696_combout  = (\CPU_RISCV|pc [5] & (((\CPU_RISCV|pc [8]) # (\imem|RAM~695_combout )))) # (!\CPU_RISCV|pc [5] & (\imem|RAM~501_combout  & (!\CPU_RISCV|pc [8])))

	.dataa(\CPU_RISCV|pc [5]),
	.datab(\imem|RAM~501_combout ),
	.datac(\CPU_RISCV|pc [8]),
	.datad(\imem|RAM~695_combout ),
	.cin(gnd),
	.combout(\imem|RAM~696_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~696 .lut_mask = 16'hAEA4;
defparam \imem|RAM~696 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y30_N24
cycloneive_lcell_comb \imem|RAM~698 (
// Equation(s):
// \imem|RAM~698_combout  = (\CPU_RISCV|pc [8] & ((\imem|RAM~696_combout  & (\imem|RAM~697_combout )) # (!\imem|RAM~696_combout  & ((!\imem|RAM~694_combout ))))) # (!\CPU_RISCV|pc [8] & (((\imem|RAM~696_combout ))))

	.dataa(\imem|RAM~697_combout ),
	.datab(\imem|RAM~694_combout ),
	.datac(\CPU_RISCV|pc [8]),
	.datad(\imem|RAM~696_combout ),
	.cin(gnd),
	.combout(\imem|RAM~698_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~698 .lut_mask = 16'hAF30;
defparam \imem|RAM~698 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y29_N8
cycloneive_lcell_comb \imem|RAM~702 (
// Equation(s):
// \imem|RAM~702_combout  = (\CPU_RISCV|pc [10] & (((\CPU_RISCV|pc [9]) # (\imem|RAM~698_combout )))) # (!\CPU_RISCV|pc [10] & (\imem|RAM~701_combout  & (!\CPU_RISCV|pc [9])))

	.dataa(\CPU_RISCV|pc [10]),
	.datab(\imem|RAM~701_combout ),
	.datac(\CPU_RISCV|pc [9]),
	.datad(\imem|RAM~698_combout ),
	.cin(gnd),
	.combout(\imem|RAM~702_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~702 .lut_mask = 16'hAEA4;
defparam \imem|RAM~702 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y29_N12
cycloneive_lcell_comb \imem|RAM~688 (
// Equation(s):
// \imem|RAM~688_combout  = (!\CPU_RISCV|pc [5] & (\CPU_RISCV|pc [4] & \CPU_RISCV|pc [2]))

	.dataa(gnd),
	.datab(\CPU_RISCV|pc [5]),
	.datac(\CPU_RISCV|pc [4]),
	.datad(\CPU_RISCV|pc [2]),
	.cin(gnd),
	.combout(\imem|RAM~688_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~688 .lut_mask = 16'h3000;
defparam \imem|RAM~688 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y29_N30
cycloneive_lcell_comb \imem|RAM~692 (
// Equation(s):
// \imem|RAM~692_combout  = (\CPU_RISCV|pc [5] & (!\CPU_RISCV|pc [3] & ((!\CPU_RISCV|pc [2]) # (!\CPU_RISCV|pc [4])))) # (!\CPU_RISCV|pc [5] & (\CPU_RISCV|pc [4] & (\CPU_RISCV|pc [2] & \CPU_RISCV|pc [3])))

	.dataa(\CPU_RISCV|pc [4]),
	.datab(\CPU_RISCV|pc [2]),
	.datac(\CPU_RISCV|pc [5]),
	.datad(\CPU_RISCV|pc [3]),
	.cin(gnd),
	.combout(\imem|RAM~692_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~692 .lut_mask = 16'h0870;
defparam \imem|RAM~692 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y29_N22
cycloneive_lcell_comb \imem|RAM~689 (
// Equation(s):
// \imem|RAM~689_combout  = (!\CPU_RISCV|pc [5] & (!\CPU_RISCV|pc [2] & (\CPU_RISCV|pc [4] $ (\CPU_RISCV|pc [3]))))

	.dataa(\CPU_RISCV|pc [4]),
	.datab(\CPU_RISCV|pc [3]),
	.datac(\CPU_RISCV|pc [5]),
	.datad(\CPU_RISCV|pc [2]),
	.cin(gnd),
	.combout(\imem|RAM~689_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~689 .lut_mask = 16'h0006;
defparam \imem|RAM~689 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N22
cycloneive_lcell_comb \imem|RAM~690 (
// Equation(s):
// \imem|RAM~690_combout  = (\CPU_RISCV|pc [4] & (\CPU_RISCV|pc [2] & (\CPU_RISCV|pc [5] & \CPU_RISCV|pc [3])))

	.dataa(\CPU_RISCV|pc [4]),
	.datab(\CPU_RISCV|pc [2]),
	.datac(\CPU_RISCV|pc [5]),
	.datad(\CPU_RISCV|pc [3]),
	.cin(gnd),
	.combout(\imem|RAM~690_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~690 .lut_mask = 16'h8000;
defparam \imem|RAM~690 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y29_N20
cycloneive_lcell_comb \imem|RAM~691 (
// Equation(s):
// \imem|RAM~691_combout  = (\CPU_RISCV|pc [7] & ((\CPU_RISCV|pc [8]) # ((\imem|RAM~689_combout )))) # (!\CPU_RISCV|pc [7] & (!\CPU_RISCV|pc [8] & ((\imem|RAM~690_combout ))))

	.dataa(\CPU_RISCV|pc [7]),
	.datab(\CPU_RISCV|pc [8]),
	.datac(\imem|RAM~689_combout ),
	.datad(\imem|RAM~690_combout ),
	.cin(gnd),
	.combout(\imem|RAM~691_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~691 .lut_mask = 16'hB9A8;
defparam \imem|RAM~691 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y29_N24
cycloneive_lcell_comb \imem|RAM~693 (
// Equation(s):
// \imem|RAM~693_combout  = (\CPU_RISCV|pc [8] & ((\imem|RAM~691_combout  & ((\imem|RAM~692_combout ))) # (!\imem|RAM~691_combout  & (\imem|RAM~688_combout )))) # (!\CPU_RISCV|pc [8] & (((\imem|RAM~691_combout ))))

	.dataa(\imem|RAM~688_combout ),
	.datab(\CPU_RISCV|pc [8]),
	.datac(\imem|RAM~692_combout ),
	.datad(\imem|RAM~691_combout ),
	.cin(gnd),
	.combout(\imem|RAM~693_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~693 .lut_mask = 16'hF388;
defparam \imem|RAM~693 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y29_N22
cycloneive_lcell_comb \imem|RAM~708 (
// Equation(s):
// \imem|RAM~708_combout  = (\imem|RAM~702_combout  & ((\imem|RAM~707_combout ) # ((!\CPU_RISCV|pc [9])))) # (!\imem|RAM~702_combout  & (((\CPU_RISCV|pc [9] & \imem|RAM~693_combout ))))

	.dataa(\imem|RAM~707_combout ),
	.datab(\imem|RAM~702_combout ),
	.datac(\CPU_RISCV|pc [9]),
	.datad(\imem|RAM~693_combout ),
	.cin(gnd),
	.combout(\imem|RAM~708_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~708 .lut_mask = 16'hBC8C;
defparam \imem|RAM~708 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y29_N0
cycloneive_lcell_comb \imem|RAM~724 (
// Equation(s):
// \imem|RAM~724_combout  = (\CPU_RISCV|pc [6] & ((\imem|RAM~708_combout ))) # (!\CPU_RISCV|pc [6] & (\imem|RAM~723_combout ))

	.dataa(\CPU_RISCV|pc [6]),
	.datab(gnd),
	.datac(\imem|RAM~723_combout ),
	.datad(\imem|RAM~708_combout ),
	.cin(gnd),
	.combout(\imem|RAM~724_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~724 .lut_mask = 16'hFA50;
defparam \imem|RAM~724 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y29_N0
cycloneive_lcell_comb \imem|RAM~570 (
// Equation(s):
// \imem|RAM~570_combout  = (\CPU_RISCV|pc [4] & (!\CPU_RISCV|pc [5] & (\CPU_RISCV|pc [6] $ (\CPU_RISCV|pc [3])))) # (!\CPU_RISCV|pc [4] & (\CPU_RISCV|pc [6] & ((\CPU_RISCV|pc [5]) # (\CPU_RISCV|pc [3]))))

	.dataa(\CPU_RISCV|pc [5]),
	.datab(\CPU_RISCV|pc [4]),
	.datac(\CPU_RISCV|pc [6]),
	.datad(\CPU_RISCV|pc [3]),
	.cin(gnd),
	.combout(\imem|RAM~570_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~570 .lut_mask = 16'h3460;
defparam \imem|RAM~570 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y29_N22
cycloneive_lcell_comb \imem|RAM~569 (
// Equation(s):
// \imem|RAM~569_combout  = (\CPU_RISCV|pc [4] & ((\CPU_RISCV|pc [3] & ((!\CPU_RISCV|pc [6]))) # (!\CPU_RISCV|pc [3] & (\CPU_RISCV|pc [5])))) # (!\CPU_RISCV|pc [4] & (\CPU_RISCV|pc [6] & ((\CPU_RISCV|pc [3]) # (!\CPU_RISCV|pc [5]))))

	.dataa(\CPU_RISCV|pc [5]),
	.datab(\CPU_RISCV|pc [4]),
	.datac(\CPU_RISCV|pc [6]),
	.datad(\CPU_RISCV|pc [3]),
	.cin(gnd),
	.combout(\imem|RAM~569_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~569 .lut_mask = 16'h3C98;
defparam \imem|RAM~569 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y29_N4
cycloneive_lcell_comb \imem|RAM~1241 (
// Equation(s):
// \imem|RAM~1241_combout  = (\imem|RAM~570_combout  & (\CPU_RISCV|pc [5] $ (((!\imem|RAM~569_combout  & !\CPU_RISCV|pc [2]))))) # (!\imem|RAM~570_combout  & ((\imem|RAM~569_combout  & ((!\CPU_RISCV|pc [2]))) # (!\imem|RAM~569_combout  & (!\CPU_RISCV|pc [5] 
// & \CPU_RISCV|pc [2]))))

	.dataa(\CPU_RISCV|pc [5]),
	.datab(\imem|RAM~570_combout ),
	.datac(\imem|RAM~569_combout ),
	.datad(\CPU_RISCV|pc [2]),
	.cin(gnd),
	.combout(\imem|RAM~1241_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~1241 .lut_mask = 16'h89B4;
defparam \imem|RAM~1241 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y29_N14
cycloneive_lcell_comb \imem|RAM~1242 (
// Equation(s):
// \imem|RAM~1242_combout  = (\imem|RAM~1241_combout  & (\CPU_RISCV|pc [2] $ (\imem|RAM~570_combout  $ (\CPU_RISCV|pc [8]))))

	.dataa(\CPU_RISCV|pc [2]),
	.datab(\imem|RAM~570_combout ),
	.datac(\imem|RAM~1241_combout ),
	.datad(\CPU_RISCV|pc [8]),
	.cin(gnd),
	.combout(\imem|RAM~1242_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~1242 .lut_mask = 16'h9060;
defparam \imem|RAM~1242 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y29_N30
cycloneive_lcell_comb \imem|RAM~571 (
// Equation(s):
// \imem|RAM~571_combout  = (\CPU_RISCV|pc [5] & (\CPU_RISCV|pc [8] & (\CPU_RISCV|pc [4] $ (\CPU_RISCV|pc [6]))))

	.dataa(\CPU_RISCV|pc [5]),
	.datab(\CPU_RISCV|pc [4]),
	.datac(\CPU_RISCV|pc [6]),
	.datad(\CPU_RISCV|pc [8]),
	.cin(gnd),
	.combout(\imem|RAM~571_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~571 .lut_mask = 16'h2800;
defparam \imem|RAM~571 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y29_N20
cycloneive_lcell_comb \imem|RAM~574 (
// Equation(s):
// \imem|RAM~574_combout  = (\CPU_RISCV|pc [5] & ((\CPU_RISCV|pc [6]) # (\CPU_RISCV|pc [4] $ (!\CPU_RISCV|pc [8])))) # (!\CPU_RISCV|pc [5] & ((\CPU_RISCV|pc [4] & ((!\CPU_RISCV|pc [8]) # (!\CPU_RISCV|pc [6]))) # (!\CPU_RISCV|pc [4] & ((\CPU_RISCV|pc [8])))))

	.dataa(\CPU_RISCV|pc [5]),
	.datab(\CPU_RISCV|pc [4]),
	.datac(\CPU_RISCV|pc [6]),
	.datad(\CPU_RISCV|pc [8]),
	.cin(gnd),
	.combout(\imem|RAM~574_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~574 .lut_mask = 16'hBDE6;
defparam \imem|RAM~574 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y29_N8
cycloneive_lcell_comb \imem|RAM~572 (
// Equation(s):
// \imem|RAM~572_combout  = (\CPU_RISCV|pc [5] & ((\CPU_RISCV|pc [8] & (!\CPU_RISCV|pc [4])) # (!\CPU_RISCV|pc [8] & ((\CPU_RISCV|pc [2]))))) # (!\CPU_RISCV|pc [5] & (\CPU_RISCV|pc [2] & ((\CPU_RISCV|pc [4]) # (\CPU_RISCV|pc [8]))))

	.dataa(\CPU_RISCV|pc [5]),
	.datab(\CPU_RISCV|pc [4]),
	.datac(\CPU_RISCV|pc [2]),
	.datad(\CPU_RISCV|pc [8]),
	.cin(gnd),
	.combout(\imem|RAM~572_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~572 .lut_mask = 16'h72E0;
defparam \imem|RAM~572 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y29_N26
cycloneive_lcell_comb \imem|RAM~573 (
// Equation(s):
// \imem|RAM~573_combout  = (\CPU_RISCV|pc [3] & (((\CPU_RISCV|pc [2])))) # (!\CPU_RISCV|pc [3] & ((\imem|RAM~572_combout  & (!\CPU_RISCV|pc [6] & !\CPU_RISCV|pc [2])) # (!\imem|RAM~572_combout  & (\CPU_RISCV|pc [6] & \CPU_RISCV|pc [2]))))

	.dataa(\CPU_RISCV|pc [3]),
	.datab(\imem|RAM~572_combout ),
	.datac(\CPU_RISCV|pc [6]),
	.datad(\CPU_RISCV|pc [2]),
	.cin(gnd),
	.combout(\imem|RAM~573_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~573 .lut_mask = 16'hBA04;
defparam \imem|RAM~573 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y29_N10
cycloneive_lcell_comb \imem|RAM~575 (
// Equation(s):
// \imem|RAM~575_combout  = (\imem|RAM~573_combout  & (((!\CPU_RISCV|pc [3]) # (!\imem|RAM~574_combout )))) # (!\imem|RAM~573_combout  & (\imem|RAM~571_combout  & ((\CPU_RISCV|pc [3]))))

	.dataa(\imem|RAM~571_combout ),
	.datab(\imem|RAM~574_combout ),
	.datac(\imem|RAM~573_combout ),
	.datad(\CPU_RISCV|pc [3]),
	.cin(gnd),
	.combout(\imem|RAM~575_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~575 .lut_mask = 16'h3AF0;
defparam \imem|RAM~575 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y29_N12
cycloneive_lcell_comb \imem|RAM~576 (
// Equation(s):
// \imem|RAM~576_combout  = (\CPU_RISCV|pc [7] & ((\CPU_RISCV|pc [10]) # ((\imem|RAM~1242_combout )))) # (!\CPU_RISCV|pc [7] & (!\CPU_RISCV|pc [10] & ((\imem|RAM~575_combout ))))

	.dataa(\CPU_RISCV|pc [7]),
	.datab(\CPU_RISCV|pc [10]),
	.datac(\imem|RAM~1242_combout ),
	.datad(\imem|RAM~575_combout ),
	.cin(gnd),
	.combout(\imem|RAM~576_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~576 .lut_mask = 16'hB9A8;
defparam \imem|RAM~576 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N8
cycloneive_lcell_comb \imem|RAM~492 (
// Equation(s):
// \imem|RAM~492_combout  = (!\CPU_RISCV|pc [4] & !\CPU_RISCV|pc [6])

	.dataa(\CPU_RISCV|pc [4]),
	.datab(gnd),
	.datac(\CPU_RISCV|pc [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\imem|RAM~492_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~492 .lut_mask = 16'h0505;
defparam \imem|RAM~492 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N8
cycloneive_lcell_comb \imem|RAM~578 (
// Equation(s):
// \imem|RAM~578_combout  = (!\CPU_RISCV|pc [2] & (!\CPU_RISCV|pc [3] & (\imem|RAM~577_combout  & \imem|RAM~492_combout )))

	.dataa(\CPU_RISCV|pc [2]),
	.datab(\CPU_RISCV|pc [3]),
	.datac(\imem|RAM~577_combout ),
	.datad(\imem|RAM~492_combout ),
	.cin(gnd),
	.combout(\imem|RAM~578_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~578 .lut_mask = 16'h1000;
defparam \imem|RAM~578 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y29_N16
cycloneive_lcell_comb \imem|RAM~566 (
// Equation(s):
// \imem|RAM~566_combout  = (\CPU_RISCV|pc [8] & (((\CPU_RISCV|pc [2]) # (\CPU_RISCV|pc [3])) # (!\CPU_RISCV|pc [4]))) # (!\CPU_RISCV|pc [8] & ((\CPU_RISCV|pc [4] & (\CPU_RISCV|pc [2] & \CPU_RISCV|pc [3])) # (!\CPU_RISCV|pc [4] & ((\CPU_RISCV|pc [2]) # 
// (\CPU_RISCV|pc [3])))))

	.dataa(\CPU_RISCV|pc [8]),
	.datab(\CPU_RISCV|pc [4]),
	.datac(\CPU_RISCV|pc [2]),
	.datad(\CPU_RISCV|pc [3]),
	.cin(gnd),
	.combout(\imem|RAM~566_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~566 .lut_mask = 16'hFBB2;
defparam \imem|RAM~566 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y29_N6
cycloneive_lcell_comb \imem|RAM~567 (
// Equation(s):
// \imem|RAM~567_combout  = (\CPU_RISCV|pc [4] & ((\CPU_RISCV|pc [8] & ((\CPU_RISCV|pc [3]))) # (!\CPU_RISCV|pc [8] & ((\CPU_RISCV|pc [2]) # (!\CPU_RISCV|pc [3]))))) # (!\CPU_RISCV|pc [4] & (((\CPU_RISCV|pc [2]))))

	.dataa(\CPU_RISCV|pc [8]),
	.datab(\CPU_RISCV|pc [4]),
	.datac(\CPU_RISCV|pc [2]),
	.datad(\CPU_RISCV|pc [3]),
	.cin(gnd),
	.combout(\imem|RAM~567_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~567 .lut_mask = 16'hF874;
defparam \imem|RAM~567 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y29_N28
cycloneive_lcell_comb \imem|RAM~568 (
// Equation(s):
// \imem|RAM~568_combout  = (\CPU_RISCV|pc [5] & (\CPU_RISCV|pc [6] & (\imem|RAM~566_combout  $ (\imem|RAM~567_combout )))) # (!\CPU_RISCV|pc [5] & (!\imem|RAM~567_combout  & (\imem|RAM~566_combout  $ (!\CPU_RISCV|pc [6]))))

	.dataa(\CPU_RISCV|pc [5]),
	.datab(\imem|RAM~566_combout ),
	.datac(\CPU_RISCV|pc [6]),
	.datad(\imem|RAM~567_combout ),
	.cin(gnd),
	.combout(\imem|RAM~568_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~568 .lut_mask = 16'h20C1;
defparam \imem|RAM~568 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y29_N18
cycloneive_lcell_comb \imem|RAM~579 (
// Equation(s):
// \imem|RAM~579_combout  = (\imem|RAM~576_combout  & (((\imem|RAM~578_combout )) # (!\CPU_RISCV|pc [10]))) # (!\imem|RAM~576_combout  & (\CPU_RISCV|pc [10] & ((\imem|RAM~568_combout ))))

	.dataa(\imem|RAM~576_combout ),
	.datab(\CPU_RISCV|pc [10]),
	.datac(\imem|RAM~578_combout ),
	.datad(\imem|RAM~568_combout ),
	.cin(gnd),
	.combout(\imem|RAM~579_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~579 .lut_mask = 16'hE6A2;
defparam \imem|RAM~579 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y33_N10
cycloneive_lcell_comb \imem|RAM~592 (
// Equation(s):
// \imem|RAM~592_combout  = (!\CPU_RISCV|pc [2] & (\CPU_RISCV|pc [10] & (!\CPU_RISCV|pc [7] & \CPU_RISCV|pc [4])))

	.dataa(\CPU_RISCV|pc [2]),
	.datab(\CPU_RISCV|pc [10]),
	.datac(\CPU_RISCV|pc [7]),
	.datad(\CPU_RISCV|pc [4]),
	.cin(gnd),
	.combout(\imem|RAM~592_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~592 .lut_mask = 16'h0400;
defparam \imem|RAM~592 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y33_N6
cycloneive_lcell_comb \imem|RAM~590 (
// Equation(s):
// \imem|RAM~590_combout  = (!\CPU_RISCV|pc [2] & ((\CPU_RISCV|pc [10] & (\CPU_RISCV|pc [7] & !\CPU_RISCV|pc [4])) # (!\CPU_RISCV|pc [10] & (!\CPU_RISCV|pc [7] & \CPU_RISCV|pc [4]))))

	.dataa(\CPU_RISCV|pc [2]),
	.datab(\CPU_RISCV|pc [10]),
	.datac(\CPU_RISCV|pc [7]),
	.datad(\CPU_RISCV|pc [4]),
	.cin(gnd),
	.combout(\imem|RAM~590_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~590 .lut_mask = 16'h0140;
defparam \imem|RAM~590 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y33_N24
cycloneive_lcell_comb \imem|RAM~591 (
// Equation(s):
// \imem|RAM~591_combout  = (\CPU_RISCV|pc [6] & (((\CPU_RISCV|pc [5])))) # (!\CPU_RISCV|pc [6] & (\imem|RAM~590_combout  & (\CPU_RISCV|pc [10] $ (!\CPU_RISCV|pc [5]))))

	.dataa(\imem|RAM~590_combout ),
	.datab(\CPU_RISCV|pc [10]),
	.datac(\CPU_RISCV|pc [5]),
	.datad(\CPU_RISCV|pc [6]),
	.cin(gnd),
	.combout(\imem|RAM~591_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~591 .lut_mask = 16'hF082;
defparam \imem|RAM~591 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y33_N8
cycloneive_lcell_comb \imem|RAM~589 (
// Equation(s):
// \imem|RAM~589_combout  = (\CPU_RISCV|pc [2] & ((\CPU_RISCV|pc [10] & (\CPU_RISCV|pc [7] & \CPU_RISCV|pc [4])) # (!\CPU_RISCV|pc [10] & (!\CPU_RISCV|pc [7] & !\CPU_RISCV|pc [4])))) # (!\CPU_RISCV|pc [2] & (!\CPU_RISCV|pc [4] & (\CPU_RISCV|pc [10] $ 
// (\CPU_RISCV|pc [7]))))

	.dataa(\CPU_RISCV|pc [2]),
	.datab(\CPU_RISCV|pc [10]),
	.datac(\CPU_RISCV|pc [7]),
	.datad(\CPU_RISCV|pc [4]),
	.cin(gnd),
	.combout(\imem|RAM~589_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~589 .lut_mask = 16'h8016;
defparam \imem|RAM~589 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y33_N4
cycloneive_lcell_comb \imem|RAM~593 (
// Equation(s):
// \imem|RAM~593_combout  = (\imem|RAM~591_combout  & ((\imem|RAM~592_combout ) # ((!\CPU_RISCV|pc [6])))) # (!\imem|RAM~591_combout  & (((\CPU_RISCV|pc [6] & \imem|RAM~589_combout ))))

	.dataa(\imem|RAM~592_combout ),
	.datab(\imem|RAM~591_combout ),
	.datac(\CPU_RISCV|pc [6]),
	.datad(\imem|RAM~589_combout ),
	.cin(gnd),
	.combout(\imem|RAM~593_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~593 .lut_mask = 16'hBC8C;
defparam \imem|RAM~593 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y33_N16
cycloneive_lcell_comb \imem|RAM~582 (
// Equation(s):
// \imem|RAM~582_combout  = (\CPU_RISCV|pc [10] & ((\CPU_RISCV|pc [6] & (!\CPU_RISCV|pc [2])) # (!\CPU_RISCV|pc [6] & ((\CPU_RISCV|pc [2]) # (\CPU_RISCV|pc [4]))))) # (!\CPU_RISCV|pc [10] & (((\CPU_RISCV|pc [2] & \CPU_RISCV|pc [4]))))

	.dataa(\CPU_RISCV|pc [6]),
	.datab(\CPU_RISCV|pc [10]),
	.datac(\CPU_RISCV|pc [2]),
	.datad(\CPU_RISCV|pc [4]),
	.cin(gnd),
	.combout(\imem|RAM~582_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~582 .lut_mask = 16'h7C48;
defparam \imem|RAM~582 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y33_N30
cycloneive_lcell_comb \imem|RAM~583 (
// Equation(s):
// \imem|RAM~583_combout  = (\CPU_RISCV|pc [5] & ((\CPU_RISCV|pc [7] & (\CPU_RISCV|pc [4] & !\imem|RAM~582_combout )) # (!\CPU_RISCV|pc [7] & (!\CPU_RISCV|pc [4] & \imem|RAM~582_combout ))))

	.dataa(\CPU_RISCV|pc [7]),
	.datab(\CPU_RISCV|pc [4]),
	.datac(\CPU_RISCV|pc [5]),
	.datad(\imem|RAM~582_combout ),
	.cin(gnd),
	.combout(\imem|RAM~583_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~583 .lut_mask = 16'h1080;
defparam \imem|RAM~583 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y33_N14
cycloneive_lcell_comb \imem|RAM~581 (
// Equation(s):
// \imem|RAM~581_combout  = (!\CPU_RISCV|pc [7] & ((\CPU_RISCV|pc [3] & (!\CPU_RISCV|pc [6] & !\CPU_RISCV|pc [5])) # (!\CPU_RISCV|pc [3] & ((\CPU_RISCV|pc [5])))))

	.dataa(\CPU_RISCV|pc [7]),
	.datab(\CPU_RISCV|pc [6]),
	.datac(\CPU_RISCV|pc [3]),
	.datad(\CPU_RISCV|pc [5]),
	.cin(gnd),
	.combout(\imem|RAM~581_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~581 .lut_mask = 16'h0510;
defparam \imem|RAM~581 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y33_N20
cycloneive_lcell_comb \imem|RAM~580 (
// Equation(s):
// \imem|RAM~580_combout  = (\CPU_RISCV|pc [4] & (\CPU_RISCV|pc [2] & \CPU_RISCV|pc [10]))

	.dataa(gnd),
	.datab(\CPU_RISCV|pc [4]),
	.datac(\CPU_RISCV|pc [2]),
	.datad(\CPU_RISCV|pc [10]),
	.cin(gnd),
	.combout(\imem|RAM~580_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~580 .lut_mask = 16'hC000;
defparam \imem|RAM~580 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y33_N28
cycloneive_lcell_comb \imem|RAM~584 (
// Equation(s):
// \imem|RAM~584_combout  = (\imem|RAM~583_combout  & ((\CPU_RISCV|pc [3]) # ((\imem|RAM~581_combout  & \imem|RAM~580_combout )))) # (!\imem|RAM~583_combout  & (\imem|RAM~581_combout  & ((\imem|RAM~580_combout ))))

	.dataa(\imem|RAM~583_combout ),
	.datab(\imem|RAM~581_combout ),
	.datac(\CPU_RISCV|pc [3]),
	.datad(\imem|RAM~580_combout ),
	.cin(gnd),
	.combout(\imem|RAM~584_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~584 .lut_mask = 16'hECA0;
defparam \imem|RAM~584 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N6
cycloneive_lcell_comb \imem|RAM~585 (
// Equation(s):
// \imem|RAM~585_combout  = (!\CPU_RISCV|pc [6] & (!\CPU_RISCV|pc [5] & (!\CPU_RISCV|pc [2] & !\CPU_RISCV|pc [4])))

	.dataa(\CPU_RISCV|pc [6]),
	.datab(\CPU_RISCV|pc [5]),
	.datac(\CPU_RISCV|pc [2]),
	.datad(\CPU_RISCV|pc [4]),
	.cin(gnd),
	.combout(\imem|RAM~585_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~585 .lut_mask = 16'h0001;
defparam \imem|RAM~585 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y33_N26
cycloneive_lcell_comb \imem|RAM~586 (
// Equation(s):
// \imem|RAM~586_combout  = (\CPU_RISCV|pc [5] & (((\CPU_RISCV|pc [4]) # (!\CPU_RISCV|pc [2])) # (!\CPU_RISCV|pc [10]))) # (!\CPU_RISCV|pc [5] & ((\CPU_RISCV|pc [10]) # ((\CPU_RISCV|pc [2]))))

	.dataa(\CPU_RISCV|pc [5]),
	.datab(\CPU_RISCV|pc [10]),
	.datac(\CPU_RISCV|pc [2]),
	.datad(\CPU_RISCV|pc [4]),
	.cin(gnd),
	.combout(\imem|RAM~586_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~586 .lut_mask = 16'hFE7E;
defparam \imem|RAM~586 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y33_N12
cycloneive_lcell_comb \imem|RAM~587 (
// Equation(s):
// \imem|RAM~587_combout  = (\CPU_RISCV|pc [6] & (((\CPU_RISCV|pc [10] & \imem|RAM~585_combout )) # (!\imem|RAM~586_combout ))) # (!\CPU_RISCV|pc [6] & (\CPU_RISCV|pc [10] & (\imem|RAM~585_combout )))

	.dataa(\CPU_RISCV|pc [6]),
	.datab(\CPU_RISCV|pc [10]),
	.datac(\imem|RAM~585_combout ),
	.datad(\imem|RAM~586_combout ),
	.cin(gnd),
	.combout(\imem|RAM~587_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~587 .lut_mask = 16'hC0EA;
defparam \imem|RAM~587 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y33_N18
cycloneive_lcell_comb \imem|RAM~588 (
// Equation(s):
// \imem|RAM~588_combout  = (\imem|RAM~584_combout ) # ((\CPU_RISCV|pc [7] & (!\CPU_RISCV|pc [3] & \imem|RAM~587_combout )))

	.dataa(\CPU_RISCV|pc [7]),
	.datab(\imem|RAM~584_combout ),
	.datac(\CPU_RISCV|pc [3]),
	.datad(\imem|RAM~587_combout ),
	.cin(gnd),
	.combout(\imem|RAM~588_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~588 .lut_mask = 16'hCECC;
defparam \imem|RAM~588 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y33_N22
cycloneive_lcell_comb \imem|RAM~594 (
// Equation(s):
// \imem|RAM~594_combout  = (\CPU_RISCV|pc [8] & (\imem|RAM~593_combout  & (!\CPU_RISCV|pc [3]))) # (!\CPU_RISCV|pc [8] & (((\imem|RAM~588_combout ))))

	.dataa(\CPU_RISCV|pc [8]),
	.datab(\imem|RAM~593_combout ),
	.datac(\CPU_RISCV|pc [3]),
	.datad(\imem|RAM~588_combout ),
	.cin(gnd),
	.combout(\imem|RAM~594_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~594 .lut_mask = 16'h5D08;
defparam \imem|RAM~594 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y33_N0
cycloneive_lcell_comb \imem|RAM~595 (
// Equation(s):
// \imem|RAM~595_combout  = (\CPU_RISCV|pc [9] & (\imem|RAM~579_combout )) # (!\CPU_RISCV|pc [9] & ((\imem|RAM~594_combout )))

	.dataa(\CPU_RISCV|pc [9]),
	.datab(\imem|RAM~579_combout ),
	.datac(\imem|RAM~594_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\imem|RAM~595_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~595 .lut_mask = 16'hD8D8;
defparam \imem|RAM~595 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N28
cycloneive_lcell_comb \CPU_RISCV|jump_add~0 (
// Equation(s):
// \CPU_RISCV|jump_add~0_combout  = (\CPU_RISCV|RS1~2_combout ) # ((!\imem|RAM~1226_combout  & (!\imem|RAM~724_combout  & !\imem|RAM~595_combout )))

	.dataa(\CPU_RISCV|RS1~2_combout ),
	.datab(\imem|RAM~1226_combout ),
	.datac(\imem|RAM~724_combout ),
	.datad(\imem|RAM~595_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|jump_add~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|jump_add~0 .lut_mask = 16'hAAAB;
defparam \CPU_RISCV|jump_add~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N6
cycloneive_lcell_comb \imem|RAM~264 (
// Equation(s):
// \imem|RAM~264_combout  = (\CPU_RISCV|pc [10] & (\CPU_RISCV|pc [9] $ (((!\CPU_RISCV|pc [2] & \CPU_RISCV|pc [3]))))) # (!\CPU_RISCV|pc [10] & (!\CPU_RISCV|pc [9] & ((\CPU_RISCV|pc [3]))))

	.dataa(\CPU_RISCV|pc [9]),
	.datab(\CPU_RISCV|pc [10]),
	.datac(\CPU_RISCV|pc [2]),
	.datad(\CPU_RISCV|pc [3]),
	.cin(gnd),
	.combout(\imem|RAM~264_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~264 .lut_mask = 16'h9588;
defparam \imem|RAM~264 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N24
cycloneive_lcell_comb \imem|RAM~265 (
// Equation(s):
// \imem|RAM~265_combout  = (\CPU_RISCV|pc [2] & ((\CPU_RISCV|pc [9] & (!\CPU_RISCV|pc [10])) # (!\CPU_RISCV|pc [9] & (\CPU_RISCV|pc [10] & !\CPU_RISCV|pc [3]))))

	.dataa(\CPU_RISCV|pc [9]),
	.datab(\CPU_RISCV|pc [10]),
	.datac(\CPU_RISCV|pc [2]),
	.datad(\CPU_RISCV|pc [3]),
	.cin(gnd),
	.combout(\imem|RAM~265_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~265 .lut_mask = 16'h2060;
defparam \imem|RAM~265 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N30
cycloneive_lcell_comb \imem|RAM~266 (
// Equation(s):
// \imem|RAM~266_combout  = (\CPU_RISCV|pc [7] & (((\CPU_RISCV|pc [5])))) # (!\CPU_RISCV|pc [7] & ((\CPU_RISCV|pc [5] & (\imem|RAM~264_combout )) # (!\CPU_RISCV|pc [5] & ((\imem|RAM~265_combout )))))

	.dataa(\imem|RAM~264_combout ),
	.datab(\imem|RAM~265_combout ),
	.datac(\CPU_RISCV|pc [7]),
	.datad(\CPU_RISCV|pc [5]),
	.cin(gnd),
	.combout(\imem|RAM~266_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~266 .lut_mask = 16'hFA0C;
defparam \imem|RAM~266 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N8
cycloneive_lcell_comb \imem|RAM~263 (
// Equation(s):
// \imem|RAM~263_combout  = (\CPU_RISCV|pc [9] & ((\CPU_RISCV|pc [10] & (!\CPU_RISCV|pc [2])) # (!\CPU_RISCV|pc [10] & ((\CPU_RISCV|pc [3]))))) # (!\CPU_RISCV|pc [9] & ((\CPU_RISCV|pc [3] & ((!\CPU_RISCV|pc [10]))) # (!\CPU_RISCV|pc [3] & (\CPU_RISCV|pc 
// [2]))))

	.dataa(\CPU_RISCV|pc [9]),
	.datab(\CPU_RISCV|pc [2]),
	.datac(\CPU_RISCV|pc [10]),
	.datad(\CPU_RISCV|pc [3]),
	.cin(gnd),
	.combout(\imem|RAM~263_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~263 .lut_mask = 16'h2F64;
defparam \imem|RAM~263 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N12
cycloneive_lcell_comb \imem|RAM~267 (
// Equation(s):
// \imem|RAM~267_combout  = (\CPU_RISCV|pc [9] & ((\CPU_RISCV|pc [10] & ((!\CPU_RISCV|pc [2]) # (!\CPU_RISCV|pc [3]))) # (!\CPU_RISCV|pc [10] & ((\CPU_RISCV|pc [2]))))) # (!\CPU_RISCV|pc [9] & (\CPU_RISCV|pc [3] $ (((!\CPU_RISCV|pc [10] & \CPU_RISCV|pc 
// [2])))))

	.dataa(\CPU_RISCV|pc [9]),
	.datab(\CPU_RISCV|pc [3]),
	.datac(\CPU_RISCV|pc [10]),
	.datad(\CPU_RISCV|pc [2]),
	.cin(gnd),
	.combout(\imem|RAM~267_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~267 .lut_mask = 16'h6BE4;
defparam \imem|RAM~267 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N4
cycloneive_lcell_comb \imem|RAM~268 (
// Equation(s):
// \imem|RAM~268_combout  = (\imem|RAM~266_combout  & (((!\imem|RAM~267_combout ) # (!\CPU_RISCV|pc [7])))) # (!\imem|RAM~266_combout  & (!\imem|RAM~263_combout  & (\CPU_RISCV|pc [7])))

	.dataa(\imem|RAM~266_combout ),
	.datab(\imem|RAM~263_combout ),
	.datac(\CPU_RISCV|pc [7]),
	.datad(\imem|RAM~267_combout ),
	.cin(gnd),
	.combout(\imem|RAM~268_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~268 .lut_mask = 16'h1ABA;
defparam \imem|RAM~268 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N14
cycloneive_lcell_comb \imem|RAM~270 (
// Equation(s):
// \imem|RAM~270_combout  = (\CPU_RISCV|pc [9] & (\CPU_RISCV|pc [3] $ (((\CPU_RISCV|pc [10] & \CPU_RISCV|pc [7]))))) # (!\CPU_RISCV|pc [9] & ((\CPU_RISCV|pc [10] & (!\CPU_RISCV|pc [7] & !\CPU_RISCV|pc [3])) # (!\CPU_RISCV|pc [10] & (\CPU_RISCV|pc [7]))))

	.dataa(\CPU_RISCV|pc [9]),
	.datab(\CPU_RISCV|pc [10]),
	.datac(\CPU_RISCV|pc [7]),
	.datad(\CPU_RISCV|pc [3]),
	.cin(gnd),
	.combout(\imem|RAM~270_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~270 .lut_mask = 16'h3A94;
defparam \imem|RAM~270 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N0
cycloneive_lcell_comb \imem|RAM~271 (
// Equation(s):
// \imem|RAM~271_combout  = (\CPU_RISCV|pc [10] & (\CPU_RISCV|pc [3] $ (!\CPU_RISCV|pc [9]))) # (!\CPU_RISCV|pc [10] & (!\CPU_RISCV|pc [3] & \CPU_RISCV|pc [9]))

	.dataa(\CPU_RISCV|pc [10]),
	.datab(gnd),
	.datac(\CPU_RISCV|pc [3]),
	.datad(\CPU_RISCV|pc [9]),
	.cin(gnd),
	.combout(\imem|RAM~271_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~271 .lut_mask = 16'hA50A;
defparam \imem|RAM~271 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N18
cycloneive_lcell_comb \imem|RAM~272 (
// Equation(s):
// \imem|RAM~272_combout  = (\CPU_RISCV|pc [2] & ((\CPU_RISCV|pc [5]) # ((\imem|RAM~270_combout )))) # (!\CPU_RISCV|pc [2] & (!\CPU_RISCV|pc [5] & ((\imem|RAM~271_combout ))))

	.dataa(\CPU_RISCV|pc [2]),
	.datab(\CPU_RISCV|pc [5]),
	.datac(\imem|RAM~270_combout ),
	.datad(\imem|RAM~271_combout ),
	.cin(gnd),
	.combout(\imem|RAM~272_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~272 .lut_mask = 16'hB9A8;
defparam \imem|RAM~272 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y37_N8
cycloneive_lcell_comb \imem|RAM~269 (
// Equation(s):
// \imem|RAM~269_combout  = (\CPU_RISCV|pc [10] & (!\CPU_RISCV|pc [3] & !\CPU_RISCV|pc [9]))

	.dataa(\CPU_RISCV|pc [10]),
	.datab(gnd),
	.datac(\CPU_RISCV|pc [3]),
	.datad(\CPU_RISCV|pc [9]),
	.cin(gnd),
	.combout(\imem|RAM~269_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~269 .lut_mask = 16'h000A;
defparam \imem|RAM~269 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N14
cycloneive_lcell_comb \imem|RAM~273 (
// Equation(s):
// \imem|RAM~273_combout  = (\CPU_RISCV|pc [7] & ((\CPU_RISCV|pc [10] & (\CPU_RISCV|pc [9] & !\CPU_RISCV|pc [3])) # (!\CPU_RISCV|pc [10] & (!\CPU_RISCV|pc [9])))) # (!\CPU_RISCV|pc [7] & (\CPU_RISCV|pc [3] & (\CPU_RISCV|pc [10] $ (\CPU_RISCV|pc [9]))))

	.dataa(\CPU_RISCV|pc [10]),
	.datab(\CPU_RISCV|pc [7]),
	.datac(\CPU_RISCV|pc [9]),
	.datad(\CPU_RISCV|pc [3]),
	.cin(gnd),
	.combout(\imem|RAM~273_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~273 .lut_mask = 16'h1684;
defparam \imem|RAM~273 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N28
cycloneive_lcell_comb \imem|RAM~274 (
// Equation(s):
// \imem|RAM~274_combout  = (\imem|RAM~272_combout  & (((\imem|RAM~273_combout )) # (!\CPU_RISCV|pc [5]))) # (!\imem|RAM~272_combout  & (\CPU_RISCV|pc [5] & (\imem|RAM~269_combout )))

	.dataa(\imem|RAM~272_combout ),
	.datab(\CPU_RISCV|pc [5]),
	.datac(\imem|RAM~269_combout ),
	.datad(\imem|RAM~273_combout ),
	.cin(gnd),
	.combout(\imem|RAM~274_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~274 .lut_mask = 16'hEA62;
defparam \imem|RAM~274 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N2
cycloneive_lcell_comb \imem|RAM~275 (
// Equation(s):
// \imem|RAM~275_combout  = (\CPU_RISCV|pc [8] & (\CPU_RISCV|pc [6])) # (!\CPU_RISCV|pc [8] & ((\CPU_RISCV|pc [6] & (\imem|RAM~268_combout )) # (!\CPU_RISCV|pc [6] & ((\imem|RAM~274_combout )))))

	.dataa(\CPU_RISCV|pc [8]),
	.datab(\CPU_RISCV|pc [6]),
	.datac(\imem|RAM~268_combout ),
	.datad(\imem|RAM~274_combout ),
	.cin(gnd),
	.combout(\imem|RAM~275_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~275 .lut_mask = 16'hD9C8;
defparam \imem|RAM~275 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N20
cycloneive_lcell_comb \imem|RAM~261 (
// Equation(s):
// \imem|RAM~261_combout  = (\CPU_RISCV|pc [7] & ((\CPU_RISCV|pc [10]) # ((\CPU_RISCV|pc [3] & !\CPU_RISCV|pc [2])))) # (!\CPU_RISCV|pc [7] & ((\CPU_RISCV|pc [3] & (!\CPU_RISCV|pc [10])) # (!\CPU_RISCV|pc [3] & ((\CPU_RISCV|pc [2])))))

	.dataa(\CPU_RISCV|pc [3]),
	.datab(\CPU_RISCV|pc [7]),
	.datac(\CPU_RISCV|pc [10]),
	.datad(\CPU_RISCV|pc [2]),
	.cin(gnd),
	.combout(\imem|RAM~261_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~261 .lut_mask = 16'hD3CA;
defparam \imem|RAM~261 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N22
cycloneive_lcell_comb \imem|RAM~258 (
// Equation(s):
// \imem|RAM~258_combout  = (\CPU_RISCV|pc [7] & ((\CPU_RISCV|pc [3] & (!\CPU_RISCV|pc [10] & !\CPU_RISCV|pc [2])) # (!\CPU_RISCV|pc [3] & (\CPU_RISCV|pc [10] $ (\CPU_RISCV|pc [2])))))

	.dataa(\CPU_RISCV|pc [3]),
	.datab(\CPU_RISCV|pc [7]),
	.datac(\CPU_RISCV|pc [10]),
	.datad(\CPU_RISCV|pc [2]),
	.cin(gnd),
	.combout(\imem|RAM~258_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~258 .lut_mask = 16'h0448;
defparam \imem|RAM~258 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N0
cycloneive_lcell_comb \imem|RAM~259 (
// Equation(s):
// \imem|RAM~259_combout  = (\CPU_RISCV|pc [3] & (\CPU_RISCV|pc [7] & (!\CPU_RISCV|pc [10] & \CPU_RISCV|pc [2]))) # (!\CPU_RISCV|pc [3] & (!\CPU_RISCV|pc [7] & (\CPU_RISCV|pc [10] & !\CPU_RISCV|pc [2])))

	.dataa(\CPU_RISCV|pc [3]),
	.datab(\CPU_RISCV|pc [7]),
	.datac(\CPU_RISCV|pc [10]),
	.datad(\CPU_RISCV|pc [2]),
	.cin(gnd),
	.combout(\imem|RAM~259_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~259 .lut_mask = 16'h0810;
defparam \imem|RAM~259 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N2
cycloneive_lcell_comb \imem|RAM~260 (
// Equation(s):
// \imem|RAM~260_combout  = (\CPU_RISCV|pc [9] & (\CPU_RISCV|pc [5])) # (!\CPU_RISCV|pc [9] & ((\CPU_RISCV|pc [5] & (\imem|RAM~258_combout )) # (!\CPU_RISCV|pc [5] & ((\imem|RAM~259_combout )))))

	.dataa(\CPU_RISCV|pc [9]),
	.datab(\CPU_RISCV|pc [5]),
	.datac(\imem|RAM~258_combout ),
	.datad(\imem|RAM~259_combout ),
	.cin(gnd),
	.combout(\imem|RAM~260_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~260 .lut_mask = 16'hD9C8;
defparam \imem|RAM~260 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N28
cycloneive_lcell_comb \imem|RAM~257 (
// Equation(s):
// \imem|RAM~257_combout  = (\CPU_RISCV|pc [3] & (!\CPU_RISCV|pc [7] & (\CPU_RISCV|pc [10] & \CPU_RISCV|pc [2])))

	.dataa(\CPU_RISCV|pc [3]),
	.datab(\CPU_RISCV|pc [7]),
	.datac(\CPU_RISCV|pc [10]),
	.datad(\CPU_RISCV|pc [2]),
	.cin(gnd),
	.combout(\imem|RAM~257_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~257 .lut_mask = 16'h2000;
defparam \imem|RAM~257 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N30
cycloneive_lcell_comb \imem|RAM~262 (
// Equation(s):
// \imem|RAM~262_combout  = (\CPU_RISCV|pc [9] & ((\imem|RAM~260_combout  & (!\imem|RAM~261_combout )) # (!\imem|RAM~260_combout  & ((\imem|RAM~257_combout ))))) # (!\CPU_RISCV|pc [9] & (((\imem|RAM~260_combout ))))

	.dataa(\CPU_RISCV|pc [9]),
	.datab(\imem|RAM~261_combout ),
	.datac(\imem|RAM~260_combout ),
	.datad(\imem|RAM~257_combout ),
	.cin(gnd),
	.combout(\imem|RAM~262_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~262 .lut_mask = 16'h7A70;
defparam \imem|RAM~262 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N12
cycloneive_lcell_comb \imem|RAM~280 (
// Equation(s):
// \imem|RAM~280_combout  = (\CPU_RISCV|pc [5] & (!\CPU_RISCV|pc [10] & !\CPU_RISCV|pc [2]))

	.dataa(gnd),
	.datab(\CPU_RISCV|pc [5]),
	.datac(\CPU_RISCV|pc [10]),
	.datad(\CPU_RISCV|pc [2]),
	.cin(gnd),
	.combout(\imem|RAM~280_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~280 .lut_mask = 16'h000C;
defparam \imem|RAM~280 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N0
cycloneive_lcell_comb \imem|RAM~276 (
// Equation(s):
// \imem|RAM~276_combout  = (\CPU_RISCV|pc [2] & (((\CPU_RISCV|pc [3])))) # (!\CPU_RISCV|pc [2] & (\CPU_RISCV|pc [10] & ((\CPU_RISCV|pc [5]) # (!\CPU_RISCV|pc [3]))))

	.dataa(\CPU_RISCV|pc [10]),
	.datab(\CPU_RISCV|pc [2]),
	.datac(\CPU_RISCV|pc [5]),
	.datad(\CPU_RISCV|pc [3]),
	.cin(gnd),
	.combout(\imem|RAM~276_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~276 .lut_mask = 16'hEC22;
defparam \imem|RAM~276 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N8
cycloneive_lcell_comb \imem|RAM~278 (
// Equation(s):
// \imem|RAM~278_combout  = (\CPU_RISCV|pc [2] & (((\CPU_RISCV|pc [3] & !\CPU_RISCV|pc [10])) # (!\CPU_RISCV|pc [5]))) # (!\CPU_RISCV|pc [2] & ((\CPU_RISCV|pc [10] & (\CPU_RISCV|pc [3])) # (!\CPU_RISCV|pc [10] & ((\CPU_RISCV|pc [5])))))

	.dataa(\CPU_RISCV|pc [3]),
	.datab(\CPU_RISCV|pc [10]),
	.datac(\CPU_RISCV|pc [5]),
	.datad(\CPU_RISCV|pc [2]),
	.cin(gnd),
	.combout(\imem|RAM~278_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~278 .lut_mask = 16'h2FB8;
defparam \imem|RAM~278 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N22
cycloneive_lcell_comb \imem|RAM~277 (
// Equation(s):
// \imem|RAM~277_combout  = (\CPU_RISCV|pc [2] & (!\CPU_RISCV|pc [5] & ((!\CPU_RISCV|pc [3]) # (!\CPU_RISCV|pc [10])))) # (!\CPU_RISCV|pc [2] & (\CPU_RISCV|pc [3] & (\CPU_RISCV|pc [10] $ (\CPU_RISCV|pc [5]))))

	.dataa(\CPU_RISCV|pc [10]),
	.datab(\CPU_RISCV|pc [2]),
	.datac(\CPU_RISCV|pc [5]),
	.datad(\CPU_RISCV|pc [3]),
	.cin(gnd),
	.combout(\imem|RAM~277_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~277 .lut_mask = 16'h160C;
defparam \imem|RAM~277 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N26
cycloneive_lcell_comb \imem|RAM~279 (
// Equation(s):
// \imem|RAM~279_combout  = (\CPU_RISCV|pc [9] & (\CPU_RISCV|pc [7])) # (!\CPU_RISCV|pc [9] & ((\CPU_RISCV|pc [7] & ((\imem|RAM~277_combout ))) # (!\CPU_RISCV|pc [7] & (!\imem|RAM~278_combout ))))

	.dataa(\CPU_RISCV|pc [9]),
	.datab(\CPU_RISCV|pc [7]),
	.datac(\imem|RAM~278_combout ),
	.datad(\imem|RAM~277_combout ),
	.cin(gnd),
	.combout(\imem|RAM~279_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~279 .lut_mask = 16'hCD89;
defparam \imem|RAM~279 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N6
cycloneive_lcell_comb \imem|RAM~281 (
// Equation(s):
// \imem|RAM~281_combout  = (\imem|RAM~279_combout  & ((\imem|RAM~280_combout ) # ((!\CPU_RISCV|pc [9])))) # (!\imem|RAM~279_combout  & (((\imem|RAM~276_combout  & \CPU_RISCV|pc [9]))))

	.dataa(\imem|RAM~280_combout ),
	.datab(\imem|RAM~276_combout ),
	.datac(\imem|RAM~279_combout ),
	.datad(\CPU_RISCV|pc [9]),
	.cin(gnd),
	.combout(\imem|RAM~281_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~281 .lut_mask = 16'hACF0;
defparam \imem|RAM~281 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N4
cycloneive_lcell_comb \imem|RAM~282 (
// Equation(s):
// \imem|RAM~282_combout  = (\CPU_RISCV|pc [8] & ((\imem|RAM~275_combout  & ((\imem|RAM~281_combout ))) # (!\imem|RAM~275_combout  & (\imem|RAM~262_combout )))) # (!\CPU_RISCV|pc [8] & (\imem|RAM~275_combout ))

	.dataa(\CPU_RISCV|pc [8]),
	.datab(\imem|RAM~275_combout ),
	.datac(\imem|RAM~262_combout ),
	.datad(\imem|RAM~281_combout ),
	.cin(gnd),
	.combout(\imem|RAM~282_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~282 .lut_mask = 16'hEC64;
defparam \imem|RAM~282 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N4
cycloneive_lcell_comb \imem|RAM~1201 (
// Equation(s):
// \imem|RAM~1201_combout  = (\CPU_RISCV|pc [2] & (((\CPU_RISCV|pc [8] & !\CPU_RISCV|pc [9])))) # (!\CPU_RISCV|pc [2] & (\CPU_RISCV|pc [3] & (\CPU_RISCV|pc [8] $ (!\CPU_RISCV|pc [9]))))

	.dataa(\CPU_RISCV|pc [3]),
	.datab(\CPU_RISCV|pc [2]),
	.datac(\CPU_RISCV|pc [8]),
	.datad(\CPU_RISCV|pc [9]),
	.cin(gnd),
	.combout(\imem|RAM~1201_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~1201 .lut_mask = 16'h20C2;
defparam \imem|RAM~1201 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N10
cycloneive_lcell_comb \imem|RAM~1202 (
// Equation(s):
// \imem|RAM~1202_combout  = (\CPU_RISCV|pc [9] & ((\CPU_RISCV|pc [3] & ((\CPU_RISCV|pc [2]))) # (!\CPU_RISCV|pc [3] & ((\CPU_RISCV|pc [8]) # (!\CPU_RISCV|pc [2]))))) # (!\CPU_RISCV|pc [9] & (\CPU_RISCV|pc [8] $ (((!\CPU_RISCV|pc [3] & \CPU_RISCV|pc [2])))))

	.dataa(\CPU_RISCV|pc [9]),
	.datab(\CPU_RISCV|pc [3]),
	.datac(\CPU_RISCV|pc [8]),
	.datad(\CPU_RISCV|pc [2]),
	.cin(gnd),
	.combout(\imem|RAM~1202_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~1202 .lut_mask = 16'hE972;
defparam \imem|RAM~1202 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N8
cycloneive_lcell_comb \imem|RAM~1203 (
// Equation(s):
// \imem|RAM~1203_combout  = (\CPU_RISCV|pc [6] & ((\imem|RAM~1201_combout ) # ((\CPU_RISCV|pc [10])))) # (!\CPU_RISCV|pc [6] & (((!\CPU_RISCV|pc [10] & !\imem|RAM~1202_combout ))))

	.dataa(\CPU_RISCV|pc [6]),
	.datab(\imem|RAM~1201_combout ),
	.datac(\CPU_RISCV|pc [10]),
	.datad(\imem|RAM~1202_combout ),
	.cin(gnd),
	.combout(\imem|RAM~1203_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~1203 .lut_mask = 16'hA8AD;
defparam \imem|RAM~1203 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N4
cycloneive_lcell_comb \imem|RAM~1200 (
// Equation(s):
// \imem|RAM~1200_combout  = (\CPU_RISCV|pc [9] & (\CPU_RISCV|pc [2] & (\CPU_RISCV|pc [3] $ (\CPU_RISCV|pc [8])))) # (!\CPU_RISCV|pc [9] & (\CPU_RISCV|pc [3] & (!\CPU_RISCV|pc [8] & !\CPU_RISCV|pc [2])))

	.dataa(\CPU_RISCV|pc [9]),
	.datab(\CPU_RISCV|pc [3]),
	.datac(\CPU_RISCV|pc [8]),
	.datad(\CPU_RISCV|pc [2]),
	.cin(gnd),
	.combout(\imem|RAM~1200_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~1200 .lut_mask = 16'h2804;
defparam \imem|RAM~1200 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y35_N4
cycloneive_lcell_comb \imem|RAM~1204 (
// Equation(s):
// \imem|RAM~1204_combout  = (!\CPU_RISCV|pc [2] & (!\CPU_RISCV|pc [8] & (!\CPU_RISCV|pc [9] & !\CPU_RISCV|pc [3])))

	.dataa(\CPU_RISCV|pc [2]),
	.datab(\CPU_RISCV|pc [8]),
	.datac(\CPU_RISCV|pc [9]),
	.datad(\CPU_RISCV|pc [3]),
	.cin(gnd),
	.combout(\imem|RAM~1204_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~1204 .lut_mask = 16'h0001;
defparam \imem|RAM~1204 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N2
cycloneive_lcell_comb \imem|RAM~1205 (
// Equation(s):
// \imem|RAM~1205_combout  = (\CPU_RISCV|pc [10] & ((\imem|RAM~1203_combout  & ((\imem|RAM~1204_combout ))) # (!\imem|RAM~1203_combout  & (\imem|RAM~1200_combout )))) # (!\CPU_RISCV|pc [10] & (\imem|RAM~1203_combout ))

	.dataa(\CPU_RISCV|pc [10]),
	.datab(\imem|RAM~1203_combout ),
	.datac(\imem|RAM~1200_combout ),
	.datad(\imem|RAM~1204_combout ),
	.cin(gnd),
	.combout(\imem|RAM~1205_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~1205 .lut_mask = 16'hEC64;
defparam \imem|RAM~1205 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N18
cycloneive_lcell_comb \imem|RAM~1219 (
// Equation(s):
// \imem|RAM~1219_combout  = (\CPU_RISCV|pc [9] & (!\CPU_RISCV|pc [8] & (\CPU_RISCV|pc [2]))) # (!\CPU_RISCV|pc [9] & (\CPU_RISCV|pc [8] & ((!\CPU_RISCV|pc [3]))))

	.dataa(\CPU_RISCV|pc [9]),
	.datab(\CPU_RISCV|pc [8]),
	.datac(\CPU_RISCV|pc [2]),
	.datad(\CPU_RISCV|pc [3]),
	.cin(gnd),
	.combout(\imem|RAM~1219_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~1219 .lut_mask = 16'h2064;
defparam \imem|RAM~1219 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N22
cycloneive_lcell_comb \imem|RAM~1223 (
// Equation(s):
// \imem|RAM~1223_combout  = (!\CPU_RISCV|pc [9] & (!\CPU_RISCV|pc [2] & (\CPU_RISCV|pc [8] $ (\CPU_RISCV|pc [3]))))

	.dataa(\CPU_RISCV|pc [9]),
	.datab(\CPU_RISCV|pc [8]),
	.datac(\CPU_RISCV|pc [2]),
	.datad(\CPU_RISCV|pc [3]),
	.cin(gnd),
	.combout(\imem|RAM~1223_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~1223 .lut_mask = 16'h0104;
defparam \imem|RAM~1223 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N0
cycloneive_lcell_comb \imem|RAM~1220 (
// Equation(s):
// \imem|RAM~1220_combout  = (\CPU_RISCV|pc [2] & (\CPU_RISCV|pc [9] $ ((!\CPU_RISCV|pc [8])))) # (!\CPU_RISCV|pc [2] & (\CPU_RISCV|pc [9] & ((!\CPU_RISCV|pc [3]))))

	.dataa(\CPU_RISCV|pc [9]),
	.datab(\CPU_RISCV|pc [8]),
	.datac(\CPU_RISCV|pc [2]),
	.datad(\CPU_RISCV|pc [3]),
	.cin(gnd),
	.combout(\imem|RAM~1220_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~1220 .lut_mask = 16'h909A;
defparam \imem|RAM~1220 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N6
cycloneive_lcell_comb \imem|RAM~1221 (
// Equation(s):
// \imem|RAM~1221_combout  = (\CPU_RISCV|pc [3] & ((\CPU_RISCV|pc [9] & (!\CPU_RISCV|pc [8] & !\CPU_RISCV|pc [2])) # (!\CPU_RISCV|pc [9] & (\CPU_RISCV|pc [8] & \CPU_RISCV|pc [2]))))

	.dataa(\CPU_RISCV|pc [9]),
	.datab(\CPU_RISCV|pc [8]),
	.datac(\CPU_RISCV|pc [2]),
	.datad(\CPU_RISCV|pc [3]),
	.cin(gnd),
	.combout(\imem|RAM~1221_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~1221 .lut_mask = 16'h4200;
defparam \imem|RAM~1221 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N12
cycloneive_lcell_comb \imem|RAM~1222 (
// Equation(s):
// \imem|RAM~1222_combout  = (\CPU_RISCV|pc [6] & ((\imem|RAM~1220_combout ) # ((\CPU_RISCV|pc [10])))) # (!\CPU_RISCV|pc [6] & (((!\CPU_RISCV|pc [10] & \imem|RAM~1221_combout ))))

	.dataa(\CPU_RISCV|pc [6]),
	.datab(\imem|RAM~1220_combout ),
	.datac(\CPU_RISCV|pc [10]),
	.datad(\imem|RAM~1221_combout ),
	.cin(gnd),
	.combout(\imem|RAM~1222_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~1222 .lut_mask = 16'hADA8;
defparam \imem|RAM~1222 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N20
cycloneive_lcell_comb \imem|RAM~1224 (
// Equation(s):
// \imem|RAM~1224_combout  = (\CPU_RISCV|pc [10] & ((\imem|RAM~1222_combout  & ((\imem|RAM~1223_combout ))) # (!\imem|RAM~1222_combout  & (\imem|RAM~1219_combout )))) # (!\CPU_RISCV|pc [10] & (((\imem|RAM~1222_combout ))))

	.dataa(\CPU_RISCV|pc [10]),
	.datab(\imem|RAM~1219_combout ),
	.datac(\imem|RAM~1223_combout ),
	.datad(\imem|RAM~1222_combout ),
	.cin(gnd),
	.combout(\imem|RAM~1224_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~1224 .lut_mask = 16'hF588;
defparam \imem|RAM~1224 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y40_N14
cycloneive_lcell_comb \imem|RAM~1208 (
// Equation(s):
// \imem|RAM~1208_combout  = (\CPU_RISCV|pc [6] & (!\CPU_RISCV|pc [2] & (\CPU_RISCV|pc [8] & \CPU_RISCV|pc [3])))

	.dataa(\CPU_RISCV|pc [6]),
	.datab(\CPU_RISCV|pc [2]),
	.datac(\CPU_RISCV|pc [8]),
	.datad(\CPU_RISCV|pc [3]),
	.cin(gnd),
	.combout(\imem|RAM~1208_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~1208 .lut_mask = 16'h2000;
defparam \imem|RAM~1208 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y40_N24
cycloneive_lcell_comb \imem|RAM~1207 (
// Equation(s):
// \imem|RAM~1207_combout  = (\CPU_RISCV|pc [8] & ((\CPU_RISCV|pc [6]) # ((!\CPU_RISCV|pc [3]) # (!\CPU_RISCV|pc [2])))) # (!\CPU_RISCV|pc [8] & (\CPU_RISCV|pc [6] $ ((\CPU_RISCV|pc [2]))))

	.dataa(\CPU_RISCV|pc [6]),
	.datab(\CPU_RISCV|pc [2]),
	.datac(\CPU_RISCV|pc [8]),
	.datad(\CPU_RISCV|pc [3]),
	.cin(gnd),
	.combout(\imem|RAM~1207_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~1207 .lut_mask = 16'hB6F6;
defparam \imem|RAM~1207 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y40_N20
cycloneive_lcell_comb \imem|RAM~1209 (
// Equation(s):
// \imem|RAM~1209_combout  = (\CPU_RISCV|pc [10] & (((\CPU_RISCV|pc [9]) # (!\imem|RAM~1207_combout )))) # (!\CPU_RISCV|pc [10] & (\imem|RAM~1208_combout  & (!\CPU_RISCV|pc [9])))

	.dataa(\CPU_RISCV|pc [10]),
	.datab(\imem|RAM~1208_combout ),
	.datac(\CPU_RISCV|pc [9]),
	.datad(\imem|RAM~1207_combout ),
	.cin(gnd),
	.combout(\imem|RAM~1209_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~1209 .lut_mask = 16'hA4AE;
defparam \imem|RAM~1209 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y40_N30
cycloneive_lcell_comb \imem|RAM~1206 (
// Equation(s):
// \imem|RAM~1206_combout  = (\CPU_RISCV|pc [8] & (\CPU_RISCV|pc [3] $ (((!\CPU_RISCV|pc [6]) # (!\CPU_RISCV|pc [2])))))

	.dataa(\CPU_RISCV|pc [3]),
	.datab(\CPU_RISCV|pc [8]),
	.datac(\CPU_RISCV|pc [2]),
	.datad(\CPU_RISCV|pc [6]),
	.cin(gnd),
	.combout(\imem|RAM~1206_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~1206 .lut_mask = 16'h8444;
defparam \imem|RAM~1206 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y40_N6
cycloneive_lcell_comb \imem|RAM~1210 (
// Equation(s):
// \imem|RAM~1210_combout  = (\CPU_RISCV|pc [2] & (\CPU_RISCV|pc [6] & (\CPU_RISCV|pc [3] $ (!\CPU_RISCV|pc [8])))) # (!\CPU_RISCV|pc [2] & (\CPU_RISCV|pc [3] $ (((\CPU_RISCV|pc [8] & !\CPU_RISCV|pc [6])))))

	.dataa(\CPU_RISCV|pc [3]),
	.datab(\CPU_RISCV|pc [8]),
	.datac(\CPU_RISCV|pc [2]),
	.datad(\CPU_RISCV|pc [6]),
	.cin(gnd),
	.combout(\imem|RAM~1210_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~1210 .lut_mask = 16'h9A06;
defparam \imem|RAM~1210 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y40_N12
cycloneive_lcell_comb \imem|RAM~1211 (
// Equation(s):
// \imem|RAM~1211_combout  = (\CPU_RISCV|pc [9] & ((\imem|RAM~1209_combout  & ((\imem|RAM~1210_combout ))) # (!\imem|RAM~1209_combout  & (\imem|RAM~1206_combout )))) # (!\CPU_RISCV|pc [9] & (\imem|RAM~1209_combout ))

	.dataa(\CPU_RISCV|pc [9]),
	.datab(\imem|RAM~1209_combout ),
	.datac(\imem|RAM~1206_combout ),
	.datad(\imem|RAM~1210_combout ),
	.cin(gnd),
	.combout(\imem|RAM~1211_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~1211 .lut_mask = 16'hEC64;
defparam \imem|RAM~1211 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N8
cycloneive_lcell_comb \imem|RAM~1214 (
// Equation(s):
// \imem|RAM~1214_combout  = (\CPU_RISCV|pc [9] & ((\CPU_RISCV|pc [6] & (!\CPU_RISCV|pc [2])) # (!\CPU_RISCV|pc [6] & (\CPU_RISCV|pc [2] & \CPU_RISCV|pc [3]))))

	.dataa(\CPU_RISCV|pc [9]),
	.datab(\CPU_RISCV|pc [6]),
	.datac(\CPU_RISCV|pc [2]),
	.datad(\CPU_RISCV|pc [3]),
	.cin(gnd),
	.combout(\imem|RAM~1214_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~1214 .lut_mask = 16'h2808;
defparam \imem|RAM~1214 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N10
cycloneive_lcell_comb \imem|RAM~1213 (
// Equation(s):
// \imem|RAM~1213_combout  = (\CPU_RISCV|pc [9] & (\CPU_RISCV|pc [6] $ (((!\CPU_RISCV|pc [3]))))) # (!\CPU_RISCV|pc [9] & (!\CPU_RISCV|pc [6] & (!\CPU_RISCV|pc [2] & \CPU_RISCV|pc [3])))

	.dataa(\CPU_RISCV|pc [9]),
	.datab(\CPU_RISCV|pc [6]),
	.datac(\CPU_RISCV|pc [2]),
	.datad(\CPU_RISCV|pc [3]),
	.cin(gnd),
	.combout(\imem|RAM~1213_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~1213 .lut_mask = 16'h8922;
defparam \imem|RAM~1213 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N26
cycloneive_lcell_comb \imem|RAM~1215 (
// Equation(s):
// \imem|RAM~1215_combout  = (\CPU_RISCV|pc [10] & ((\CPU_RISCV|pc [8]) # ((\imem|RAM~1213_combout )))) # (!\CPU_RISCV|pc [10] & (!\CPU_RISCV|pc [8] & (\imem|RAM~1214_combout )))

	.dataa(\CPU_RISCV|pc [10]),
	.datab(\CPU_RISCV|pc [8]),
	.datac(\imem|RAM~1214_combout ),
	.datad(\imem|RAM~1213_combout ),
	.cin(gnd),
	.combout(\imem|RAM~1215_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~1215 .lut_mask = 16'hBA98;
defparam \imem|RAM~1215 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N4
cycloneive_lcell_comb \imem|RAM~1216 (
// Equation(s):
// \imem|RAM~1216_combout  = (\CPU_RISCV|pc [6] & ((\CPU_RISCV|pc [3]) # ((\CPU_RISCV|pc [9] & !\CPU_RISCV|pc [2])))) # (!\CPU_RISCV|pc [6] & (\CPU_RISCV|pc [2] $ (((\CPU_RISCV|pc [9] & !\CPU_RISCV|pc [3])))))

	.dataa(\CPU_RISCV|pc [9]),
	.datab(\CPU_RISCV|pc [6]),
	.datac(\CPU_RISCV|pc [2]),
	.datad(\CPU_RISCV|pc [3]),
	.cin(gnd),
	.combout(\imem|RAM~1216_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~1216 .lut_mask = 16'hFC1A;
defparam \imem|RAM~1216 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N28
cycloneive_lcell_comb \imem|RAM~1212 (
// Equation(s):
// \imem|RAM~1212_combout  = (\CPU_RISCV|pc [9] & (\CPU_RISCV|pc [6] & (!\CPU_RISCV|pc [2] & !\CPU_RISCV|pc [3]))) # (!\CPU_RISCV|pc [9] & (\CPU_RISCV|pc [2] $ (((!\CPU_RISCV|pc [6] & \CPU_RISCV|pc [3])))))

	.dataa(\CPU_RISCV|pc [9]),
	.datab(\CPU_RISCV|pc [6]),
	.datac(\CPU_RISCV|pc [2]),
	.datad(\CPU_RISCV|pc [3]),
	.cin(gnd),
	.combout(\imem|RAM~1212_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~1212 .lut_mask = 16'h4158;
defparam \imem|RAM~1212 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N2
cycloneive_lcell_comb \imem|RAM~1217 (
// Equation(s):
// \imem|RAM~1217_combout  = (\imem|RAM~1215_combout  & (((!\imem|RAM~1216_combout )) # (!\CPU_RISCV|pc [8]))) # (!\imem|RAM~1215_combout  & (\CPU_RISCV|pc [8] & ((\imem|RAM~1212_combout ))))

	.dataa(\imem|RAM~1215_combout ),
	.datab(\CPU_RISCV|pc [8]),
	.datac(\imem|RAM~1216_combout ),
	.datad(\imem|RAM~1212_combout ),
	.cin(gnd),
	.combout(\imem|RAM~1217_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~1217 .lut_mask = 16'h6E2A;
defparam \imem|RAM~1217 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N24
cycloneive_lcell_comb \imem|RAM~1218 (
// Equation(s):
// \imem|RAM~1218_combout  = (\CPU_RISCV|pc [7] & (\CPU_RISCV|pc [5])) # (!\CPU_RISCV|pc [7] & ((\CPU_RISCV|pc [5] & (\imem|RAM~1211_combout )) # (!\CPU_RISCV|pc [5] & ((\imem|RAM~1217_combout )))))

	.dataa(\CPU_RISCV|pc [7]),
	.datab(\CPU_RISCV|pc [5]),
	.datac(\imem|RAM~1211_combout ),
	.datad(\imem|RAM~1217_combout ),
	.cin(gnd),
	.combout(\imem|RAM~1218_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~1218 .lut_mask = 16'hD9C8;
defparam \imem|RAM~1218 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N16
cycloneive_lcell_comb \imem|RAM~1225 (
// Equation(s):
// \imem|RAM~1225_combout  = (\CPU_RISCV|pc [7] & ((\imem|RAM~1218_combout  & ((\imem|RAM~1224_combout ))) # (!\imem|RAM~1218_combout  & (\imem|RAM~1205_combout )))) # (!\CPU_RISCV|pc [7] & (((\imem|RAM~1218_combout ))))

	.dataa(\imem|RAM~1205_combout ),
	.datab(\CPU_RISCV|pc [7]),
	.datac(\imem|RAM~1224_combout ),
	.datad(\imem|RAM~1218_combout ),
	.cin(gnd),
	.combout(\imem|RAM~1225_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~1225 .lut_mask = 16'hF388;
defparam \imem|RAM~1225 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N10
cycloneive_lcell_comb \CPU_RISCV|funct3[1]~8 (
// Equation(s):
// \CPU_RISCV|funct3[1]~8_combout  = (!\CPU_RISCV|RS1~2_combout  & ((\CPU_RISCV|pc [4] & (\imem|RAM~282_combout )) # (!\CPU_RISCV|pc [4] & ((\imem|RAM~1225_combout )))))

	.dataa(\CPU_RISCV|pc [4]),
	.datab(\CPU_RISCV|RS1~2_combout ),
	.datac(\imem|RAM~282_combout ),
	.datad(\imem|RAM~1225_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|funct3[1]~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|funct3[1]~8 .lut_mask = 16'h3120;
defparam \CPU_RISCV|funct3[1]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y37_N8
cycloneive_lcell_comb \CPU_RISCV|funct3[2]~7 (
// Equation(s):
// \CPU_RISCV|funct3[2]~7_combout  = (!\CPU_RISCV|RS1~2_combout  & ((\CPU_RISCV|pc [6] & (\imem|RAM~708_combout )) # (!\CPU_RISCV|pc [6] & ((\imem|RAM~723_combout )))))

	.dataa(\imem|RAM~708_combout ),
	.datab(\CPU_RISCV|pc [6]),
	.datac(\imem|RAM~723_combout ),
	.datad(\CPU_RISCV|RS1~2_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|funct3[2]~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|funct3[2]~7 .lut_mask = 16'h00B8;
defparam \CPU_RISCV|funct3[2]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y37_N18
cycloneive_lcell_comb \CPU_RISCV|funct3[0]~6 (
// Equation(s):
// \CPU_RISCV|funct3[0]~6_combout  = (!\CPU_RISCV|RS1~2_combout  & ((\CPU_RISCV|pc [9] & (\imem|RAM~579_combout )) # (!\CPU_RISCV|pc [9] & ((\imem|RAM~594_combout )))))

	.dataa(\CPU_RISCV|pc [9]),
	.datab(\CPU_RISCV|RS1~2_combout ),
	.datac(\imem|RAM~579_combout ),
	.datad(\imem|RAM~594_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|funct3[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|funct3[0]~6 .lut_mask = 16'h3120;
defparam \CPU_RISCV|funct3[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N14
cycloneive_lcell_comb \CPU_RISCV|jump_add~2 (
// Equation(s):
// \CPU_RISCV|jump_add~2_combout  = (!\CPU_RISCV|funct3[1]~8_combout  & (!\CPU_RISCV|funct3[2]~7_combout  & (\CPU_RISCV|funct3[0]~6_combout  & \CPU_RISCV|Equal5~3_combout )))

	.dataa(\CPU_RISCV|funct3[1]~8_combout ),
	.datab(\CPU_RISCV|funct3[2]~7_combout ),
	.datac(\CPU_RISCV|funct3[0]~6_combout ),
	.datad(\CPU_RISCV|Equal5~3_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|jump_add~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|jump_add~2 .lut_mask = 16'h1000;
defparam \CPU_RISCV|jump_add~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N8
cycloneive_lcell_comb \imem|RAM~876 (
// Equation(s):
// \imem|RAM~876_combout  = (\CPU_RISCV|pc [2] & ((\CPU_RISCV|pc [7]) # ((!\CPU_RISCV|pc [3] & !\CPU_RISCV|pc [4])))) # (!\CPU_RISCV|pc [2] & ((\CPU_RISCV|pc [3] & ((\CPU_RISCV|pc [4]))) # (!\CPU_RISCV|pc [3] & (\CPU_RISCV|pc [7] & !\CPU_RISCV|pc [4]))))

	.dataa(\CPU_RISCV|pc [7]),
	.datab(\CPU_RISCV|pc [3]),
	.datac(\CPU_RISCV|pc [2]),
	.datad(\CPU_RISCV|pc [4]),
	.cin(gnd),
	.combout(\imem|RAM~876_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~876 .lut_mask = 16'hACB2;
defparam \imem|RAM~876 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N2
cycloneive_lcell_comb \imem|RAM~875 (
// Equation(s):
// \imem|RAM~875_combout  = (\CPU_RISCV|pc [4]) # ((\CPU_RISCV|pc [7] & (\CPU_RISCV|pc [3] $ (!\CPU_RISCV|pc [2]))) # (!\CPU_RISCV|pc [7] & ((\CPU_RISCV|pc [3]) # (\CPU_RISCV|pc [2]))))

	.dataa(\CPU_RISCV|pc [7]),
	.datab(\CPU_RISCV|pc [3]),
	.datac(\CPU_RISCV|pc [2]),
	.datad(\CPU_RISCV|pc [4]),
	.cin(gnd),
	.combout(\imem|RAM~875_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~875 .lut_mask = 16'hFFD6;
defparam \imem|RAM~875 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N10
cycloneive_lcell_comb \imem|RAM~877 (
// Equation(s):
// \imem|RAM~877_combout  = (\CPU_RISCV|pc [10] & (\CPU_RISCV|pc [5])) # (!\CPU_RISCV|pc [10] & ((\CPU_RISCV|pc [5] & ((\imem|RAM~875_combout ))) # (!\CPU_RISCV|pc [5] & (\imem|RAM~876_combout ))))

	.dataa(\CPU_RISCV|pc [10]),
	.datab(\CPU_RISCV|pc [5]),
	.datac(\imem|RAM~876_combout ),
	.datad(\imem|RAM~875_combout ),
	.cin(gnd),
	.combout(\imem|RAM~877_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~877 .lut_mask = 16'hDC98;
defparam \imem|RAM~877 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N16
cycloneive_lcell_comb \imem|RAM~878 (
// Equation(s):
// \imem|RAM~878_combout  = (\CPU_RISCV|pc [3] & (\CPU_RISCV|pc [7] & !\CPU_RISCV|pc [4]))

	.dataa(\CPU_RISCV|pc [3]),
	.datab(\CPU_RISCV|pc [7]),
	.datac(gnd),
	.datad(\CPU_RISCV|pc [4]),
	.cin(gnd),
	.combout(\imem|RAM~878_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~878 .lut_mask = 16'h0088;
defparam \imem|RAM~878 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N28
cycloneive_lcell_comb \imem|RAM~874 (
// Equation(s):
// \imem|RAM~874_combout  = (\CPU_RISCV|pc [4] & (!\CPU_RISCV|pc [7] & (\CPU_RISCV|pc [3]))) # (!\CPU_RISCV|pc [4] & (!\CPU_RISCV|pc [2] & (\CPU_RISCV|pc [7] $ (\CPU_RISCV|pc [3]))))

	.dataa(\CPU_RISCV|pc [7]),
	.datab(\CPU_RISCV|pc [3]),
	.datac(\CPU_RISCV|pc [2]),
	.datad(\CPU_RISCV|pc [4]),
	.cin(gnd),
	.combout(\imem|RAM~874_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~874 .lut_mask = 16'h4406;
defparam \imem|RAM~874 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N18
cycloneive_lcell_comb \imem|RAM~879 (
// Equation(s):
// \imem|RAM~879_combout  = (\imem|RAM~877_combout  & (((!\CPU_RISCV|pc [10])) # (!\imem|RAM~878_combout ))) # (!\imem|RAM~877_combout  & (((\CPU_RISCV|pc [10] & !\imem|RAM~874_combout ))))

	.dataa(\imem|RAM~877_combout ),
	.datab(\imem|RAM~878_combout ),
	.datac(\CPU_RISCV|pc [10]),
	.datad(\imem|RAM~874_combout ),
	.cin(gnd),
	.combout(\imem|RAM~879_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~879 .lut_mask = 16'h2A7A;
defparam \imem|RAM~879 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N24
cycloneive_lcell_comb \imem|RAM~880 (
// Equation(s):
// \imem|RAM~880_combout  = (\CPU_RISCV|pc [7] & ((\CPU_RISCV|pc [3] $ (!\CPU_RISCV|pc [4])) # (!\CPU_RISCV|pc [5]))) # (!\CPU_RISCV|pc [7] & ((\CPU_RISCV|pc [4] & ((!\CPU_RISCV|pc [5]))) # (!\CPU_RISCV|pc [4] & (\CPU_RISCV|pc [3]))))

	.dataa(\CPU_RISCV|pc [7]),
	.datab(\CPU_RISCV|pc [3]),
	.datac(\CPU_RISCV|pc [5]),
	.datad(\CPU_RISCV|pc [4]),
	.cin(gnd),
	.combout(\imem|RAM~880_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~880 .lut_mask = 16'h8F6E;
defparam \imem|RAM~880 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N6
cycloneive_lcell_comb \imem|RAM~881 (
// Equation(s):
// \imem|RAM~881_combout  = (\CPU_RISCV|pc [10] & ((\CPU_RISCV|pc [2] & ((\CPU_RISCV|pc [5]) # (\imem|RAM~880_combout ))) # (!\CPU_RISCV|pc [2] & ((!\imem|RAM~880_combout ) # (!\CPU_RISCV|pc [5])))))

	.dataa(\CPU_RISCV|pc [2]),
	.datab(\CPU_RISCV|pc [10]),
	.datac(\CPU_RISCV|pc [5]),
	.datad(\imem|RAM~880_combout ),
	.cin(gnd),
	.combout(\imem|RAM~881_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~881 .lut_mask = 16'h8CC4;
defparam \imem|RAM~881 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N30
cycloneive_lcell_comb \imem|RAM~94 (
// Equation(s):
// \imem|RAM~94_combout  = (\CPU_RISCV|pc [4] & \CPU_RISCV|pc [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_RISCV|pc [4]),
	.datad(\CPU_RISCV|pc [2]),
	.cin(gnd),
	.combout(\imem|RAM~94_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~94 .lut_mask = 16'hF000;
defparam \imem|RAM~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N20
cycloneive_lcell_comb \imem|RAM~882 (
// Equation(s):
// \imem|RAM~882_combout  = (\imem|RAM~881_combout ) # ((\imem|RAM~131_combout  & ((\CPU_RISCV|pc [3]) # (!\imem|RAM~94_combout ))))

	.dataa(\imem|RAM~881_combout ),
	.datab(\CPU_RISCV|pc [3]),
	.datac(\imem|RAM~94_combout ),
	.datad(\imem|RAM~131_combout ),
	.cin(gnd),
	.combout(\imem|RAM~882_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~882 .lut_mask = 16'hEFAA;
defparam \imem|RAM~882 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N22
cycloneive_lcell_comb \imem|RAM~883 (
// Equation(s):
// \imem|RAM~883_combout  = (\CPU_RISCV|pc [9] & (((\CPU_RISCV|pc [8])))) # (!\CPU_RISCV|pc [9] & ((\CPU_RISCV|pc [8] & (\imem|RAM~879_combout )) # (!\CPU_RISCV|pc [8] & ((\imem|RAM~882_combout )))))

	.dataa(\CPU_RISCV|pc [9]),
	.datab(\imem|RAM~879_combout ),
	.datac(\CPU_RISCV|pc [8]),
	.datad(\imem|RAM~882_combout ),
	.cin(gnd),
	.combout(\imem|RAM~883_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~883 .lut_mask = 16'hE5E0;
defparam \imem|RAM~883 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N4
cycloneive_lcell_comb \imem|RAM~872 (
// Equation(s):
// \imem|RAM~872_combout  = (!\CPU_RISCV|pc [4] & (\CPU_RISCV|pc [10] & (\CPU_RISCV|pc [3] & \CPU_RISCV|pc [2])))

	.dataa(\CPU_RISCV|pc [4]),
	.datab(\CPU_RISCV|pc [10]),
	.datac(\CPU_RISCV|pc [3]),
	.datad(\CPU_RISCV|pc [2]),
	.cin(gnd),
	.combout(\imem|RAM~872_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~872 .lut_mask = 16'h4000;
defparam \imem|RAM~872 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y34_N10
cycloneive_lcell_comb \imem|RAM~648 (
// Equation(s):
// \imem|RAM~648_combout  = (!\CPU_RISCV|pc [3] & (\CPU_RISCV|pc [2] & (\CPU_RISCV|pc [10] & !\CPU_RISCV|pc [4])))

	.dataa(\CPU_RISCV|pc [3]),
	.datab(\CPU_RISCV|pc [2]),
	.datac(\CPU_RISCV|pc [10]),
	.datad(\CPU_RISCV|pc [4]),
	.cin(gnd),
	.combout(\imem|RAM~648_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~648 .lut_mask = 16'h0040;
defparam \imem|RAM~648 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N14
cycloneive_lcell_comb \imem|RAM~870 (
// Equation(s):
// \imem|RAM~870_combout  = (!\CPU_RISCV|pc [3] & (\CPU_RISCV|pc [10] & (\CPU_RISCV|pc [4] & \CPU_RISCV|pc [2])))

	.dataa(\CPU_RISCV|pc [3]),
	.datab(\CPU_RISCV|pc [10]),
	.datac(\CPU_RISCV|pc [4]),
	.datad(\CPU_RISCV|pc [2]),
	.cin(gnd),
	.combout(\imem|RAM~870_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~870 .lut_mask = 16'h4000;
defparam \imem|RAM~870 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N22
cycloneive_lcell_comb \imem|RAM~869 (
// Equation(s):
// \imem|RAM~869_combout  = (\CPU_RISCV|pc [3] & (!\CPU_RISCV|pc [2] & (\CPU_RISCV|pc [10] $ (!\CPU_RISCV|pc [4])))) # (!\CPU_RISCV|pc [3] & (!\CPU_RISCV|pc [10] & (\CPU_RISCV|pc [2] $ (\CPU_RISCV|pc [4]))))

	.dataa(\CPU_RISCV|pc [10]),
	.datab(\CPU_RISCV|pc [3]),
	.datac(\CPU_RISCV|pc [2]),
	.datad(\CPU_RISCV|pc [4]),
	.cin(gnd),
	.combout(\imem|RAM~869_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~869 .lut_mask = 16'h0914;
defparam \imem|RAM~869 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N16
cycloneive_lcell_comb \imem|RAM~871 (
// Equation(s):
// \imem|RAM~871_combout  = (\CPU_RISCV|pc [7] & (\CPU_RISCV|pc [5])) # (!\CPU_RISCV|pc [7] & ((\CPU_RISCV|pc [5] & ((!\imem|RAM~869_combout ))) # (!\CPU_RISCV|pc [5] & (!\imem|RAM~870_combout ))))

	.dataa(\CPU_RISCV|pc [7]),
	.datab(\CPU_RISCV|pc [5]),
	.datac(\imem|RAM~870_combout ),
	.datad(\imem|RAM~869_combout ),
	.cin(gnd),
	.combout(\imem|RAM~871_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~871 .lut_mask = 16'h89CD;
defparam \imem|RAM~871 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N14
cycloneive_lcell_comb \imem|RAM~873 (
// Equation(s):
// \imem|RAM~873_combout  = (\CPU_RISCV|pc [7] & ((\imem|RAM~871_combout  & (!\imem|RAM~872_combout )) # (!\imem|RAM~871_combout  & ((!\imem|RAM~648_combout ))))) # (!\CPU_RISCV|pc [7] & (((\imem|RAM~871_combout ))))

	.dataa(\CPU_RISCV|pc [7]),
	.datab(\imem|RAM~872_combout ),
	.datac(\imem|RAM~648_combout ),
	.datad(\imem|RAM~871_combout ),
	.cin(gnd),
	.combout(\imem|RAM~873_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~873 .lut_mask = 16'h770A;
defparam \imem|RAM~873 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N12
cycloneive_lcell_comb \imem|RAM~884 (
// Equation(s):
// \imem|RAM~884_combout  = (!\CPU_RISCV|pc [3] & (\CPU_RISCV|pc [4] & (\CPU_RISCV|pc [2] $ (!\CPU_RISCV|pc [5]))))

	.dataa(\CPU_RISCV|pc [2]),
	.datab(\CPU_RISCV|pc [3]),
	.datac(\CPU_RISCV|pc [5]),
	.datad(\CPU_RISCV|pc [4]),
	.cin(gnd),
	.combout(\imem|RAM~884_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~884 .lut_mask = 16'h2100;
defparam \imem|RAM~884 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N26
cycloneive_lcell_comb \imem|RAM~1234 (
// Equation(s):
// \imem|RAM~1234_combout  = (\CPU_RISCV|pc [7] & (!\CPU_RISCV|pc [10] & !\imem|RAM~884_combout ))

	.dataa(gnd),
	.datab(\CPU_RISCV|pc [7]),
	.datac(\CPU_RISCV|pc [10]),
	.datad(\imem|RAM~884_combout ),
	.cin(gnd),
	.combout(\imem|RAM~1234_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~1234 .lut_mask = 16'h000C;
defparam \imem|RAM~1234 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y30_N6
cycloneive_lcell_comb \imem|RAM~209 (
// Equation(s):
// \imem|RAM~209_combout  = (!\CPU_RISCV|pc [2] & (!\CPU_RISCV|pc [4] & \CPU_RISCV|pc [3]))

	.dataa(\CPU_RISCV|pc [2]),
	.datab(\CPU_RISCV|pc [4]),
	.datac(gnd),
	.datad(\CPU_RISCV|pc [3]),
	.cin(gnd),
	.combout(\imem|RAM~209_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~209 .lut_mask = 16'h1100;
defparam \imem|RAM~209 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N30
cycloneive_lcell_comb \imem|RAM~885 (
// Equation(s):
// \imem|RAM~885_combout  = (\imem|RAM~1234_combout ) # ((!\CPU_RISCV|pc [7] & ((!\imem|RAM~209_combout ) # (!\imem|RAM~285_combout ))))

	.dataa(\CPU_RISCV|pc [7]),
	.datab(\imem|RAM~285_combout ),
	.datac(\imem|RAM~1234_combout ),
	.datad(\imem|RAM~209_combout ),
	.cin(gnd),
	.combout(\imem|RAM~885_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~885 .lut_mask = 16'hF1F5;
defparam \imem|RAM~885 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N0
cycloneive_lcell_comb \imem|RAM~886 (
// Equation(s):
// \imem|RAM~886_combout  = (\imem|RAM~883_combout  & (((\imem|RAM~885_combout ) # (!\CPU_RISCV|pc [9])))) # (!\imem|RAM~883_combout  & (\imem|RAM~873_combout  & ((\CPU_RISCV|pc [9]))))

	.dataa(\imem|RAM~883_combout ),
	.datab(\imem|RAM~873_combout ),
	.datac(\imem|RAM~885_combout ),
	.datad(\CPU_RISCV|pc [9]),
	.cin(gnd),
	.combout(\imem|RAM~886_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~886 .lut_mask = 16'hE4AA;
defparam \imem|RAM~886 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N14
cycloneive_lcell_comb \imem|RAM~902 (
// Equation(s):
// \imem|RAM~902_combout  = (!\CPU_RISCV|pc [5] & ((\CPU_RISCV|pc [3] & ((\CPU_RISCV|pc [4]))) # (!\CPU_RISCV|pc [3] & (\CPU_RISCV|pc [2] & !\CPU_RISCV|pc [4]))))

	.dataa(\CPU_RISCV|pc [3]),
	.datab(\CPU_RISCV|pc [2]),
	.datac(\CPU_RISCV|pc [4]),
	.datad(\CPU_RISCV|pc [5]),
	.cin(gnd),
	.combout(\imem|RAM~902_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~902 .lut_mask = 16'h00A4;
defparam \imem|RAM~902 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N0
cycloneive_lcell_comb \imem|RAM~903 (
// Equation(s):
// \imem|RAM~903_combout  = (\CPU_RISCV|pc [4] & (((\CPU_RISCV|pc [5] & \CPU_RISCV|pc [3])))) # (!\CPU_RISCV|pc [4] & ((\CPU_RISCV|pc [2] & (!\CPU_RISCV|pc [5])) # (!\CPU_RISCV|pc [2] & ((\CPU_RISCV|pc [3])))))

	.dataa(\CPU_RISCV|pc [4]),
	.datab(\CPU_RISCV|pc [2]),
	.datac(\CPU_RISCV|pc [5]),
	.datad(\CPU_RISCV|pc [3]),
	.cin(gnd),
	.combout(\imem|RAM~903_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~903 .lut_mask = 16'hB504;
defparam \imem|RAM~903 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N30
cycloneive_lcell_comb \imem|RAM~904 (
// Equation(s):
// \imem|RAM~904_combout  = (!\CPU_RISCV|pc [9] & ((\CPU_RISCV|pc [7] & ((!\imem|RAM~903_combout ))) # (!\CPU_RISCV|pc [7] & (!\imem|RAM~902_combout ))))

	.dataa(\CPU_RISCV|pc [7]),
	.datab(\CPU_RISCV|pc [9]),
	.datac(\imem|RAM~902_combout ),
	.datad(\imem|RAM~903_combout ),
	.cin(gnd),
	.combout(\imem|RAM~904_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~904 .lut_mask = 16'h0123;
defparam \imem|RAM~904 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N24
cycloneive_lcell_comb \imem|RAM~905 (
// Equation(s):
// \imem|RAM~905_combout  = (\CPU_RISCV|pc [3] & ((\CPU_RISCV|pc [5] & ((!\CPU_RISCV|pc [4]))) # (!\CPU_RISCV|pc [5] & ((\CPU_RISCV|pc [2]) # (\CPU_RISCV|pc [4]))))) # (!\CPU_RISCV|pc [3] & ((\CPU_RISCV|pc [5]) # ((\CPU_RISCV|pc [2] & \CPU_RISCV|pc [4]))))

	.dataa(\CPU_RISCV|pc [2]),
	.datab(\CPU_RISCV|pc [3]),
	.datac(\CPU_RISCV|pc [5]),
	.datad(\CPU_RISCV|pc [4]),
	.cin(gnd),
	.combout(\imem|RAM~905_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~905 .lut_mask = 16'h3EF8;
defparam \imem|RAM~905 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N24
cycloneive_lcell_comb \imem|RAM~906 (
// Equation(s):
// \imem|RAM~906_combout  = (\imem|RAM~904_combout ) # ((!\CPU_RISCV|pc [7] & (!\imem|RAM~905_combout  & \CPU_RISCV|pc [9])))

	.dataa(\imem|RAM~904_combout ),
	.datab(\CPU_RISCV|pc [7]),
	.datac(\imem|RAM~905_combout ),
	.datad(\CPU_RISCV|pc [9]),
	.cin(gnd),
	.combout(\imem|RAM~906_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~906 .lut_mask = 16'hABAA;
defparam \imem|RAM~906 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N24
cycloneive_lcell_comb \imem|RAM~887 (
// Equation(s):
// \imem|RAM~887_combout  = (\CPU_RISCV|pc [5]) # ((\CPU_RISCV|pc [4]) # ((\CPU_RISCV|pc [3] & !\CPU_RISCV|pc [2])))

	.dataa(\CPU_RISCV|pc [3]),
	.datab(\CPU_RISCV|pc [5]),
	.datac(\CPU_RISCV|pc [2]),
	.datad(\CPU_RISCV|pc [4]),
	.cin(gnd),
	.combout(\imem|RAM~887_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~887 .lut_mask = 16'hFFCE;
defparam \imem|RAM~887 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N10
cycloneive_lcell_comb \imem|RAM~891 (
// Equation(s):
// \imem|RAM~891_combout  = (\CPU_RISCV|pc [5]) # ((\CPU_RISCV|pc [2] & (!\CPU_RISCV|pc [4])) # (!\CPU_RISCV|pc [2] & ((\CPU_RISCV|pc [3]))))

	.dataa(\CPU_RISCV|pc [2]),
	.datab(\CPU_RISCV|pc [4]),
	.datac(\CPU_RISCV|pc [5]),
	.datad(\CPU_RISCV|pc [3]),
	.cin(gnd),
	.combout(\imem|RAM~891_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~891 .lut_mask = 16'hF7F2;
defparam \imem|RAM~891 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N26
cycloneive_lcell_comb \imem|RAM~889 (
// Equation(s):
// \imem|RAM~889_combout  = (\CPU_RISCV|pc [5]) # ((\CPU_RISCV|pc [3] & ((\CPU_RISCV|pc [2]) # (\CPU_RISCV|pc [4]))) # (!\CPU_RISCV|pc [3] & (\CPU_RISCV|pc [2] & \CPU_RISCV|pc [4])))

	.dataa(\CPU_RISCV|pc [3]),
	.datab(\CPU_RISCV|pc [2]),
	.datac(\CPU_RISCV|pc [4]),
	.datad(\CPU_RISCV|pc [5]),
	.cin(gnd),
	.combout(\imem|RAM~889_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~889 .lut_mask = 16'hFFE8;
defparam \imem|RAM~889 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N4
cycloneive_lcell_comb \imem|RAM~888 (
// Equation(s):
// \imem|RAM~888_combout  = (\CPU_RISCV|pc [3] & (\CPU_RISCV|pc [2] & (\CPU_RISCV|pc [4] $ (!\CPU_RISCV|pc [5]))))

	.dataa(\CPU_RISCV|pc [3]),
	.datab(\CPU_RISCV|pc [2]),
	.datac(\CPU_RISCV|pc [4]),
	.datad(\CPU_RISCV|pc [5]),
	.cin(gnd),
	.combout(\imem|RAM~888_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~888 .lut_mask = 16'h8008;
defparam \imem|RAM~888 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N12
cycloneive_lcell_comb \imem|RAM~890 (
// Equation(s):
// \imem|RAM~890_combout  = (\CPU_RISCV|pc [9] & (((\CPU_RISCV|pc [7])))) # (!\CPU_RISCV|pc [9] & ((\CPU_RISCV|pc [7] & ((!\imem|RAM~888_combout ))) # (!\CPU_RISCV|pc [7] & (!\imem|RAM~889_combout ))))

	.dataa(\imem|RAM~889_combout ),
	.datab(\CPU_RISCV|pc [9]),
	.datac(\imem|RAM~888_combout ),
	.datad(\CPU_RISCV|pc [7]),
	.cin(gnd),
	.combout(\imem|RAM~890_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~890 .lut_mask = 16'hCF11;
defparam \imem|RAM~890 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N22
cycloneive_lcell_comb \imem|RAM~892 (
// Equation(s):
// \imem|RAM~892_combout  = (\CPU_RISCV|pc [9] & ((\imem|RAM~890_combout  & ((\imem|RAM~891_combout ))) # (!\imem|RAM~890_combout  & (\imem|RAM~887_combout )))) # (!\CPU_RISCV|pc [9] & (((\imem|RAM~890_combout ))))

	.dataa(\imem|RAM~887_combout ),
	.datab(\CPU_RISCV|pc [9]),
	.datac(\imem|RAM~891_combout ),
	.datad(\imem|RAM~890_combout ),
	.cin(gnd),
	.combout(\imem|RAM~892_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~892 .lut_mask = 16'hF388;
defparam \imem|RAM~892 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N20
cycloneive_lcell_comb \imem|RAM~1239 (
// Equation(s):
// \imem|RAM~1239_combout  = (\CPU_RISCV|pc [3] & ((\CPU_RISCV|pc [2]) # ((\CPU_RISCV|pc [7]) # (!\CPU_RISCV|pc [4])))) # (!\CPU_RISCV|pc [3] & ((\CPU_RISCV|pc [4]) # (\CPU_RISCV|pc [2] $ (!\CPU_RISCV|pc [7]))))

	.dataa(\CPU_RISCV|pc [3]),
	.datab(\CPU_RISCV|pc [2]),
	.datac(\CPU_RISCV|pc [4]),
	.datad(\CPU_RISCV|pc [7]),
	.cin(gnd),
	.combout(\imem|RAM~1239_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~1239 .lut_mask = 16'hFEDB;
defparam \imem|RAM~1239 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N10
cycloneive_lcell_comb \imem|RAM~1240 (
// Equation(s):
// \imem|RAM~1240_combout  = (\CPU_RISCV|pc [9] & (((\CPU_RISCV|pc [5])))) # (!\CPU_RISCV|pc [9] & ((\imem|RAM~1239_combout ) # (\CPU_RISCV|pc [4] $ (!\CPU_RISCV|pc [5]))))

	.dataa(\CPU_RISCV|pc [4]),
	.datab(\CPU_RISCV|pc [9]),
	.datac(\CPU_RISCV|pc [5]),
	.datad(\imem|RAM~1239_combout ),
	.cin(gnd),
	.combout(\imem|RAM~1240_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~1240 .lut_mask = 16'hF3E1;
defparam \imem|RAM~1240 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N20
cycloneive_lcell_comb \imem|RAM~894 (
// Equation(s):
// \imem|RAM~894_combout  = (\CPU_RISCV|pc [4] & ((\CPU_RISCV|pc [3]) # ((\CPU_RISCV|pc [7])))) # (!\CPU_RISCV|pc [4] & ((\CPU_RISCV|pc [2]) # (\CPU_RISCV|pc [3] $ (\CPU_RISCV|pc [7]))))

	.dataa(\CPU_RISCV|pc [4]),
	.datab(\CPU_RISCV|pc [3]),
	.datac(\CPU_RISCV|pc [2]),
	.datad(\CPU_RISCV|pc [7]),
	.cin(gnd),
	.combout(\imem|RAM~894_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~894 .lut_mask = 16'hFBDC;
defparam \imem|RAM~894 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N28
cycloneive_lcell_comb \imem|RAM~893 (
// Equation(s):
// \imem|RAM~893_combout  = (\CPU_RISCV|pc [3] & (\CPU_RISCV|pc [2] & (\CPU_RISCV|pc [4] & \CPU_RISCV|pc [7])))

	.dataa(\CPU_RISCV|pc [3]),
	.datab(\CPU_RISCV|pc [2]),
	.datac(\CPU_RISCV|pc [4]),
	.datad(\CPU_RISCV|pc [7]),
	.cin(gnd),
	.combout(\imem|RAM~893_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~893 .lut_mask = 16'h8000;
defparam \imem|RAM~893 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N18
cycloneive_lcell_comb \imem|RAM~895 (
// Equation(s):
// \imem|RAM~895_combout  = (\imem|RAM~1240_combout  & (((\imem|RAM~894_combout )) # (!\CPU_RISCV|pc [9]))) # (!\imem|RAM~1240_combout  & (\CPU_RISCV|pc [9] & ((!\imem|RAM~893_combout ))))

	.dataa(\imem|RAM~1240_combout ),
	.datab(\CPU_RISCV|pc [9]),
	.datac(\imem|RAM~894_combout ),
	.datad(\imem|RAM~893_combout ),
	.cin(gnd),
	.combout(\imem|RAM~895_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~895 .lut_mask = 16'hA2E6;
defparam \imem|RAM~895 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y38_N26
cycloneive_lcell_comb \imem|RAM~896 (
// Equation(s):
// \imem|RAM~896_combout  = (\CPU_RISCV|pc [3] & (!\CPU_RISCV|pc [2] & (!\CPU_RISCV|pc [4] & \CPU_RISCV|pc [5]))) # (!\CPU_RISCV|pc [3] & (\CPU_RISCV|pc [2] & (\CPU_RISCV|pc [4] $ (\CPU_RISCV|pc [5]))))

	.dataa(\CPU_RISCV|pc [3]),
	.datab(\CPU_RISCV|pc [2]),
	.datac(\CPU_RISCV|pc [4]),
	.datad(\CPU_RISCV|pc [5]),
	.cin(gnd),
	.combout(\imem|RAM~896_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~896 .lut_mask = 16'h0640;
defparam \imem|RAM~896 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y38_N16
cycloneive_lcell_comb \imem|RAM~897 (
// Equation(s):
// \imem|RAM~897_combout  = (\CPU_RISCV|pc [5] & ((\CPU_RISCV|pc [2] & ((\CPU_RISCV|pc [4]))) # (!\CPU_RISCV|pc [2] & (!\CPU_RISCV|pc [3]))))

	.dataa(\CPU_RISCV|pc [3]),
	.datab(\CPU_RISCV|pc [2]),
	.datac(\CPU_RISCV|pc [4]),
	.datad(\CPU_RISCV|pc [5]),
	.cin(gnd),
	.combout(\imem|RAM~897_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~897 .lut_mask = 16'hD100;
defparam \imem|RAM~897 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y38_N30
cycloneive_lcell_comb \imem|RAM~898 (
// Equation(s):
// \imem|RAM~898_combout  = (\CPU_RISCV|pc [9] & ((\CPU_RISCV|pc [7] & ((!\imem|RAM~897_combout ))) # (!\CPU_RISCV|pc [7] & (!\imem|RAM~896_combout ))))

	.dataa(\CPU_RISCV|pc [9]),
	.datab(\CPU_RISCV|pc [7]),
	.datac(\imem|RAM~896_combout ),
	.datad(\imem|RAM~897_combout ),
	.cin(gnd),
	.combout(\imem|RAM~898_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~898 .lut_mask = 16'h028A;
defparam \imem|RAM~898 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N8
cycloneive_lcell_comb \imem|RAM~899 (
// Equation(s):
// \imem|RAM~899_combout  = (\CPU_RISCV|pc [4] & ((\CPU_RISCV|pc [2]) # ((\CPU_RISCV|pc [3] & \CPU_RISCV|pc [5])))) # (!\CPU_RISCV|pc [4] & (\CPU_RISCV|pc [3] & ((!\CPU_RISCV|pc [5]))))

	.dataa(\CPU_RISCV|pc [3]),
	.datab(\CPU_RISCV|pc [2]),
	.datac(\CPU_RISCV|pc [4]),
	.datad(\CPU_RISCV|pc [5]),
	.cin(gnd),
	.combout(\imem|RAM~899_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~899 .lut_mask = 16'hE0CA;
defparam \imem|RAM~899 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N6
cycloneive_lcell_comb \imem|RAM~900 (
// Equation(s):
// \imem|RAM~900_combout  = (\imem|RAM~898_combout ) # ((!\CPU_RISCV|pc [9] & (\imem|RAM~899_combout  & \CPU_RISCV|pc [7])))

	.dataa(\imem|RAM~898_combout ),
	.datab(\CPU_RISCV|pc [9]),
	.datac(\imem|RAM~899_combout ),
	.datad(\CPU_RISCV|pc [7]),
	.cin(gnd),
	.combout(\imem|RAM~900_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~900 .lut_mask = 16'hBAAA;
defparam \imem|RAM~900 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N16
cycloneive_lcell_comb \imem|RAM~901 (
// Equation(s):
// \imem|RAM~901_combout  = (\CPU_RISCV|pc [8] & (((\CPU_RISCV|pc [10])))) # (!\CPU_RISCV|pc [8] & ((\CPU_RISCV|pc [10] & (\imem|RAM~895_combout )) # (!\CPU_RISCV|pc [10] & ((\imem|RAM~900_combout )))))

	.dataa(\CPU_RISCV|pc [8]),
	.datab(\imem|RAM~895_combout ),
	.datac(\CPU_RISCV|pc [10]),
	.datad(\imem|RAM~900_combout ),
	.cin(gnd),
	.combout(\imem|RAM~901_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~901 .lut_mask = 16'hE5E0;
defparam \imem|RAM~901 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N2
cycloneive_lcell_comb \imem|RAM~907 (
// Equation(s):
// \imem|RAM~907_combout  = (\CPU_RISCV|pc [8] & ((\imem|RAM~901_combout  & (\imem|RAM~906_combout )) # (!\imem|RAM~901_combout  & ((\imem|RAM~892_combout ))))) # (!\CPU_RISCV|pc [8] & (((\imem|RAM~901_combout ))))

	.dataa(\CPU_RISCV|pc [8]),
	.datab(\imem|RAM~906_combout ),
	.datac(\imem|RAM~892_combout ),
	.datad(\imem|RAM~901_combout ),
	.cin(gnd),
	.combout(\imem|RAM~907_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~907 .lut_mask = 16'hDDA0;
defparam \imem|RAM~907 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N6
cycloneive_lcell_comb \CPU_RISCV|RS1[2]~3 (
// Equation(s):
// \CPU_RISCV|RS1[2]~3_combout  = (\CPU_RISCV|Equal4~2_combout ) # ((\CPU_RISCV|I_type~combout ) # ((\CPU_RISCV|Equal0~3_combout ) # (\CPU_RISCV|Equal5~3_combout )))

	.dataa(\CPU_RISCV|Equal4~2_combout ),
	.datab(\CPU_RISCV|I_type~combout ),
	.datac(\CPU_RISCV|Equal0~3_combout ),
	.datad(\CPU_RISCV|Equal5~3_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|RS1[2]~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|RS1[2]~3 .lut_mask = 16'hFFFE;
defparam \CPU_RISCV|RS1[2]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y33_N24
cycloneive_lcell_comb \CPU_RISCV|RS1[3]~5 (
// Equation(s):
// \CPU_RISCV|RS1[3]~5_combout  = (\CPU_RISCV|RS1[2]~3_combout  & ((\CPU_RISCV|pc [6] & (\imem|RAM~886_combout )) # (!\CPU_RISCV|pc [6] & ((\imem|RAM~907_combout )))))

	.dataa(\CPU_RISCV|pc [6]),
	.datab(\imem|RAM~886_combout ),
	.datac(\imem|RAM~907_combout ),
	.datad(\CPU_RISCV|RS1[2]~3_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|RS1[3]~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|RS1[3]~5 .lut_mask = 16'hD800;
defparam \CPU_RISCV|RS1[3]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N2
cycloneive_lcell_comb \imem|RAM~865 (
// Equation(s):
// \imem|RAM~865_combout  = (\CPU_RISCV|pc [6] & ((\CPU_RISCV|pc [8] & (\CPU_RISCV|pc [3] & !\CPU_RISCV|pc [4])) # (!\CPU_RISCV|pc [8] & (!\CPU_RISCV|pc [3] & \CPU_RISCV|pc [4])))) # (!\CPU_RISCV|pc [6] & (\CPU_RISCV|pc [8] & (\CPU_RISCV|pc [3] $ 
// (!\CPU_RISCV|pc [4]))))

	.dataa(\CPU_RISCV|pc [6]),
	.datab(\CPU_RISCV|pc [8]),
	.datac(\CPU_RISCV|pc [3]),
	.datad(\CPU_RISCV|pc [4]),
	.cin(gnd),
	.combout(\imem|RAM~865_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~865 .lut_mask = 16'h4284;
defparam \imem|RAM~865 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y31_N10
cycloneive_lcell_comb \imem|RAM~861 (
// Equation(s):
// \imem|RAM~861_combout  = (\CPU_RISCV|pc [6] & (((\CPU_RISCV|pc [4] & \CPU_RISCV|pc [8])))) # (!\CPU_RISCV|pc [6] & ((\CPU_RISCV|pc [3] & ((!\CPU_RISCV|pc [8]))) # (!\CPU_RISCV|pc [3] & (!\CPU_RISCV|pc [4] & \CPU_RISCV|pc [8]))))

	.dataa(\CPU_RISCV|pc [3]),
	.datab(\CPU_RISCV|pc [4]),
	.datac(\CPU_RISCV|pc [6]),
	.datad(\CPU_RISCV|pc [8]),
	.cin(gnd),
	.combout(\imem|RAM~861_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~861 .lut_mask = 16'hC10A;
defparam \imem|RAM~861 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N22
cycloneive_lcell_comb \imem|RAM~862 (
// Equation(s):
// \imem|RAM~862_combout  = (\CPU_RISCV|pc [4] & (!\CPU_RISCV|pc [8] & (\CPU_RISCV|pc [6] & \CPU_RISCV|pc [3]))) # (!\CPU_RISCV|pc [4] & (\CPU_RISCV|pc [8] & (!\CPU_RISCV|pc [6])))

	.dataa(\CPU_RISCV|pc [4]),
	.datab(\CPU_RISCV|pc [8]),
	.datac(\CPU_RISCV|pc [6]),
	.datad(\CPU_RISCV|pc [3]),
	.cin(gnd),
	.combout(\imem|RAM~862_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~862 .lut_mask = 16'h2404;
defparam \imem|RAM~862 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N24
cycloneive_lcell_comb \imem|RAM~863 (
// Equation(s):
// \imem|RAM~863_combout  = (\CPU_RISCV|pc [4] & ((\CPU_RISCV|pc [3] & ((\CPU_RISCV|pc [6]))) # (!\CPU_RISCV|pc [3] & (!\CPU_RISCV|pc [8])))) # (!\CPU_RISCV|pc [4] & ((\CPU_RISCV|pc [6] $ (\CPU_RISCV|pc [3]))))

	.dataa(\CPU_RISCV|pc [4]),
	.datab(\CPU_RISCV|pc [8]),
	.datac(\CPU_RISCV|pc [6]),
	.datad(\CPU_RISCV|pc [3]),
	.cin(gnd),
	.combout(\imem|RAM~863_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~863 .lut_mask = 16'hA572;
defparam \imem|RAM~863 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N18
cycloneive_lcell_comb \imem|RAM~864 (
// Equation(s):
// \imem|RAM~864_combout  = (\CPU_RISCV|pc [5] & (\CPU_RISCV|pc [2])) # (!\CPU_RISCV|pc [5] & ((\CPU_RISCV|pc [2] & (!\imem|RAM~862_combout )) # (!\CPU_RISCV|pc [2] & ((!\imem|RAM~863_combout )))))

	.dataa(\CPU_RISCV|pc [5]),
	.datab(\CPU_RISCV|pc [2]),
	.datac(\imem|RAM~862_combout ),
	.datad(\imem|RAM~863_combout ),
	.cin(gnd),
	.combout(\imem|RAM~864_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~864 .lut_mask = 16'h8C9D;
defparam \imem|RAM~864 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N20
cycloneive_lcell_comb \imem|RAM~866 (
// Equation(s):
// \imem|RAM~866_combout  = (\CPU_RISCV|pc [5] & ((\imem|RAM~864_combout  & (!\imem|RAM~865_combout )) # (!\imem|RAM~864_combout  & ((\imem|RAM~861_combout ))))) # (!\CPU_RISCV|pc [5] & (((\imem|RAM~864_combout ))))

	.dataa(\CPU_RISCV|pc [5]),
	.datab(\imem|RAM~865_combout ),
	.datac(\imem|RAM~861_combout ),
	.datad(\imem|RAM~864_combout ),
	.cin(gnd),
	.combout(\imem|RAM~866_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~866 .lut_mask = 16'h77A0;
defparam \imem|RAM~866 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y31_N4
cycloneive_lcell_comb \imem|RAM~858 (
// Equation(s):
// \imem|RAM~858_combout  = (\CPU_RISCV|pc [2] & ((\CPU_RISCV|pc [3] & (\CPU_RISCV|pc [5])) # (!\CPU_RISCV|pc [3] & ((!\CPU_RISCV|pc [4]))))) # (!\CPU_RISCV|pc [2] & (((\CPU_RISCV|pc [5] & \CPU_RISCV|pc [4]))))

	.dataa(\CPU_RISCV|pc [2]),
	.datab(\CPU_RISCV|pc [3]),
	.datac(\CPU_RISCV|pc [5]),
	.datad(\CPU_RISCV|pc [4]),
	.cin(gnd),
	.combout(\imem|RAM~858_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~858 .lut_mask = 16'hD0A2;
defparam \imem|RAM~858 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y31_N10
cycloneive_lcell_comb \imem|RAM~763 (
// Equation(s):
// \imem|RAM~763_combout  = (\CPU_RISCV|pc [5] & (((\CPU_RISCV|pc [4]) # (!\CPU_RISCV|pc [3])) # (!\CPU_RISCV|pc [2]))) # (!\CPU_RISCV|pc [5] & ((\CPU_RISCV|pc [2]) # ((\CPU_RISCV|pc [3]))))

	.dataa(\CPU_RISCV|pc [5]),
	.datab(\CPU_RISCV|pc [2]),
	.datac(\CPU_RISCV|pc [3]),
	.datad(\CPU_RISCV|pc [4]),
	.cin(gnd),
	.combout(\imem|RAM~763_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~763 .lut_mask = 16'hFE7E;
defparam \imem|RAM~763 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y31_N18
cycloneive_lcell_comb \imem|RAM~859 (
// Equation(s):
// \imem|RAM~859_combout  = (\CPU_RISCV|pc [8] & ((\CPU_RISCV|pc [6] & (\imem|RAM~858_combout )) # (!\CPU_RISCV|pc [6] & ((!\imem|RAM~763_combout )))))

	.dataa(\CPU_RISCV|pc [8]),
	.datab(\CPU_RISCV|pc [6]),
	.datac(\imem|RAM~858_combout ),
	.datad(\imem|RAM~763_combout ),
	.cin(gnd),
	.combout(\imem|RAM~859_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~859 .lut_mask = 16'h80A2;
defparam \imem|RAM~859 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N6
cycloneive_lcell_comb \imem|RAM~856 (
// Equation(s):
// \imem|RAM~856_combout  = (\CPU_RISCV|pc [5] & (((!\CPU_RISCV|pc [3] & !\CPU_RISCV|pc [4])) # (!\CPU_RISCV|pc [8]))) # (!\CPU_RISCV|pc [5] & ((\CPU_RISCV|pc [8]) # ((!\CPU_RISCV|pc [3] & \CPU_RISCV|pc [4]))))

	.dataa(\CPU_RISCV|pc [3]),
	.datab(\CPU_RISCV|pc [5]),
	.datac(\CPU_RISCV|pc [4]),
	.datad(\CPU_RISCV|pc [8]),
	.cin(gnd),
	.combout(\imem|RAM~856_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~856 .lut_mask = 16'h37DC;
defparam \imem|RAM~856 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N14
cycloneive_lcell_comb \imem|RAM~852 (
// Equation(s):
// \imem|RAM~852_combout  = (\CPU_RISCV|pc [3] & ((\CPU_RISCV|pc [5] & ((\CPU_RISCV|pc [8]))) # (!\CPU_RISCV|pc [5] & (!\CPU_RISCV|pc [4])))) # (!\CPU_RISCV|pc [3] & (\CPU_RISCV|pc [4] & (\CPU_RISCV|pc [5] $ (\CPU_RISCV|pc [8]))))

	.dataa(\CPU_RISCV|pc [4]),
	.datab(\CPU_RISCV|pc [5]),
	.datac(\CPU_RISCV|pc [8]),
	.datad(\CPU_RISCV|pc [3]),
	.cin(gnd),
	.combout(\imem|RAM~852_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~852 .lut_mask = 16'hD128;
defparam \imem|RAM~852 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N30
cycloneive_lcell_comb \imem|RAM~854 (
// Equation(s):
// \imem|RAM~854_combout  = \CPU_RISCV|pc [8] $ (((\CPU_RISCV|pc [5] & (\CPU_RISCV|pc [4] & \CPU_RISCV|pc [3]))))

	.dataa(\CPU_RISCV|pc [5]),
	.datab(\CPU_RISCV|pc [8]),
	.datac(\CPU_RISCV|pc [4]),
	.datad(\CPU_RISCV|pc [3]),
	.cin(gnd),
	.combout(\imem|RAM~854_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~854 .lut_mask = 16'h6CCC;
defparam \imem|RAM~854 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N16
cycloneive_lcell_comb \imem|RAM~853 (
// Equation(s):
// \imem|RAM~853_combout  = (\CPU_RISCV|pc [5] & (!\CPU_RISCV|pc [4] & (\CPU_RISCV|pc [8] $ (\CPU_RISCV|pc [3])))) # (!\CPU_RISCV|pc [5] & (\CPU_RISCV|pc [8] & (\CPU_RISCV|pc [4] & !\CPU_RISCV|pc [3])))

	.dataa(\CPU_RISCV|pc [5]),
	.datab(\CPU_RISCV|pc [8]),
	.datac(\CPU_RISCV|pc [4]),
	.datad(\CPU_RISCV|pc [3]),
	.cin(gnd),
	.combout(\imem|RAM~853_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~853 .lut_mask = 16'h0248;
defparam \imem|RAM~853 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N0
cycloneive_lcell_comb \imem|RAM~855 (
// Equation(s):
// \imem|RAM~855_combout  = (\CPU_RISCV|pc [6] & (((\CPU_RISCV|pc [2])))) # (!\CPU_RISCV|pc [6] & ((\CPU_RISCV|pc [2] & ((\imem|RAM~853_combout ))) # (!\CPU_RISCV|pc [2] & (\imem|RAM~854_combout ))))

	.dataa(\imem|RAM~854_combout ),
	.datab(\CPU_RISCV|pc [6]),
	.datac(\CPU_RISCV|pc [2]),
	.datad(\imem|RAM~853_combout ),
	.cin(gnd),
	.combout(\imem|RAM~855_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~855 .lut_mask = 16'hF2C2;
defparam \imem|RAM~855 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N10
cycloneive_lcell_comb \imem|RAM~857 (
// Equation(s):
// \imem|RAM~857_combout  = (\CPU_RISCV|pc [6] & ((\imem|RAM~855_combout  & (!\imem|RAM~856_combout )) # (!\imem|RAM~855_combout  & ((!\imem|RAM~852_combout ))))) # (!\CPU_RISCV|pc [6] & (((\imem|RAM~855_combout ))))

	.dataa(\imem|RAM~856_combout ),
	.datab(\imem|RAM~852_combout ),
	.datac(\CPU_RISCV|pc [6]),
	.datad(\imem|RAM~855_combout ),
	.cin(gnd),
	.combout(\imem|RAM~857_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~857 .lut_mask = 16'h5F30;
defparam \imem|RAM~857 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N8
cycloneive_lcell_comb \imem|RAM~860 (
// Equation(s):
// \imem|RAM~860_combout  = (\CPU_RISCV|pc [10] & (\CPU_RISCV|pc [7])) # (!\CPU_RISCV|pc [10] & ((\CPU_RISCV|pc [7] & ((\imem|RAM~857_combout ))) # (!\CPU_RISCV|pc [7] & (\imem|RAM~859_combout ))))

	.dataa(\CPU_RISCV|pc [10]),
	.datab(\CPU_RISCV|pc [7]),
	.datac(\imem|RAM~859_combout ),
	.datad(\imem|RAM~857_combout ),
	.cin(gnd),
	.combout(\imem|RAM~860_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~860 .lut_mask = 16'hDC98;
defparam \imem|RAM~860 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N8
cycloneive_lcell_comb \imem|RAM~848 (
// Equation(s):
// \imem|RAM~848_combout  = (\CPU_RISCV|pc [4] & ((\CPU_RISCV|pc [3] $ (!\CPU_RISCV|pc [8])) # (!\CPU_RISCV|pc [2]))) # (!\CPU_RISCV|pc [4] & ((\CPU_RISCV|pc [3] & (!\CPU_RISCV|pc [2])) # (!\CPU_RISCV|pc [3] & ((\CPU_RISCV|pc [8])))))

	.dataa(\CPU_RISCV|pc [3]),
	.datab(\CPU_RISCV|pc [4]),
	.datac(\CPU_RISCV|pc [2]),
	.datad(\CPU_RISCV|pc [8]),
	.cin(gnd),
	.combout(\imem|RAM~848_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~848 .lut_mask = 16'h9F4E;
defparam \imem|RAM~848 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N26
cycloneive_lcell_comb \imem|RAM~847 (
// Equation(s):
// \imem|RAM~847_combout  = (\CPU_RISCV|pc [4] & ((\CPU_RISCV|pc [8]) # (\CPU_RISCV|pc [2] $ (\CPU_RISCV|pc [3])))) # (!\CPU_RISCV|pc [4] & (\CPU_RISCV|pc [8] $ (((\CPU_RISCV|pc [2] & \CPU_RISCV|pc [3])))))

	.dataa(\CPU_RISCV|pc [4]),
	.datab(\CPU_RISCV|pc [2]),
	.datac(\CPU_RISCV|pc [8]),
	.datad(\CPU_RISCV|pc [3]),
	.cin(gnd),
	.combout(\imem|RAM~847_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~847 .lut_mask = 16'hB6F8;
defparam \imem|RAM~847 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N12
cycloneive_lcell_comb \imem|RAM~849 (
// Equation(s):
// \imem|RAM~849_combout  = (\CPU_RISCV|pc [5] & ((\CPU_RISCV|pc [6]) # ((\imem|RAM~847_combout )))) # (!\CPU_RISCV|pc [5] & (!\CPU_RISCV|pc [6] & (!\imem|RAM~848_combout )))

	.dataa(\CPU_RISCV|pc [5]),
	.datab(\CPU_RISCV|pc [6]),
	.datac(\imem|RAM~848_combout ),
	.datad(\imem|RAM~847_combout ),
	.cin(gnd),
	.combout(\imem|RAM~849_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~849 .lut_mask = 16'hAB89;
defparam \imem|RAM~849 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N2
cycloneive_lcell_comb \imem|RAM~850 (
// Equation(s):
// \imem|RAM~850_combout  = (\CPU_RISCV|pc [2] & (\CPU_RISCV|pc [4] $ ((!\CPU_RISCV|pc [8])))) # (!\CPU_RISCV|pc [2] & (((!\CPU_RISCV|pc [8] & \CPU_RISCV|pc [3]))))

	.dataa(\CPU_RISCV|pc [2]),
	.datab(\CPU_RISCV|pc [4]),
	.datac(\CPU_RISCV|pc [8]),
	.datad(\CPU_RISCV|pc [3]),
	.cin(gnd),
	.combout(\imem|RAM~850_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~850 .lut_mask = 16'h8782;
defparam \imem|RAM~850 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N4
cycloneive_lcell_comb \imem|RAM~846 (
// Equation(s):
// \imem|RAM~846_combout  = (\CPU_RISCV|pc [2] & (\CPU_RISCV|pc [3] $ (((!\CPU_RISCV|pc [8]) # (!\CPU_RISCV|pc [4]))))) # (!\CPU_RISCV|pc [2] & (\CPU_RISCV|pc [8] & ((\CPU_RISCV|pc [4]) # (\CPU_RISCV|pc [3]))))

	.dataa(\CPU_RISCV|pc [2]),
	.datab(\CPU_RISCV|pc [4]),
	.datac(\CPU_RISCV|pc [8]),
	.datad(\CPU_RISCV|pc [3]),
	.cin(gnd),
	.combout(\imem|RAM~846_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~846 .lut_mask = 16'hD06A;
defparam \imem|RAM~846 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N28
cycloneive_lcell_comb \imem|RAM~851 (
// Equation(s):
// \imem|RAM~851_combout  = (\imem|RAM~849_combout  & (((!\CPU_RISCV|pc [6])) # (!\imem|RAM~850_combout ))) # (!\imem|RAM~849_combout  & (((\CPU_RISCV|pc [6] & !\imem|RAM~846_combout ))))

	.dataa(\imem|RAM~849_combout ),
	.datab(\imem|RAM~850_combout ),
	.datac(\CPU_RISCV|pc [6]),
	.datad(\imem|RAM~846_combout ),
	.cin(gnd),
	.combout(\imem|RAM~851_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~851 .lut_mask = 16'h2A7A;
defparam \imem|RAM~851 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N6
cycloneive_lcell_comb \imem|RAM~867 (
// Equation(s):
// \imem|RAM~867_combout  = (\CPU_RISCV|pc [10] & ((\imem|RAM~860_combout  & (\imem|RAM~866_combout )) # (!\imem|RAM~860_combout  & ((\imem|RAM~851_combout ))))) # (!\CPU_RISCV|pc [10] & (((\imem|RAM~860_combout ))))

	.dataa(\CPU_RISCV|pc [10]),
	.datab(\imem|RAM~866_combout ),
	.datac(\imem|RAM~860_combout ),
	.datad(\imem|RAM~851_combout ),
	.cin(gnd),
	.combout(\imem|RAM~867_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~867 .lut_mask = 16'hDAD0;
defparam \imem|RAM~867 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N14
cycloneive_lcell_comb \imem|RAM~827 (
// Equation(s):
// \imem|RAM~827_combout  = (\CPU_RISCV|pc [5] & ((\CPU_RISCV|pc [2] & (\CPU_RISCV|pc [7])) # (!\CPU_RISCV|pc [2] & ((!\CPU_RISCV|pc [4]) # (!\CPU_RISCV|pc [7]))))) # (!\CPU_RISCV|pc [5] & ((\CPU_RISCV|pc [2]) # ((\CPU_RISCV|pc [4]))))

	.dataa(\CPU_RISCV|pc [5]),
	.datab(\CPU_RISCV|pc [2]),
	.datac(\CPU_RISCV|pc [7]),
	.datad(\CPU_RISCV|pc [4]),
	.cin(gnd),
	.combout(\imem|RAM~827_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~827 .lut_mask = 16'hD7E6;
defparam \imem|RAM~827 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N30
cycloneive_lcell_comb \imem|RAM~823 (
// Equation(s):
// \imem|RAM~823_combout  = (\CPU_RISCV|pc [2] & (((!\CPU_RISCV|pc [4]) # (!\CPU_RISCV|pc [7])) # (!\CPU_RISCV|pc [5]))) # (!\CPU_RISCV|pc [2] & (\CPU_RISCV|pc [4] $ (((!\CPU_RISCV|pc [5] & \CPU_RISCV|pc [7])))))

	.dataa(\CPU_RISCV|pc [5]),
	.datab(\CPU_RISCV|pc [2]),
	.datac(\CPU_RISCV|pc [7]),
	.datad(\CPU_RISCV|pc [4]),
	.cin(gnd),
	.combout(\imem|RAM~823_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~823 .lut_mask = 16'h6FDC;
defparam \imem|RAM~823 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N8
cycloneive_lcell_comb \imem|RAM~824 (
// Equation(s):
// \imem|RAM~824_combout  = (\CPU_RISCV|pc [4] & (((\CPU_RISCV|pc [2] & \CPU_RISCV|pc [7])))) # (!\CPU_RISCV|pc [4] & (!\CPU_RISCV|pc [5] & (\CPU_RISCV|pc [2] $ (\CPU_RISCV|pc [7]))))

	.dataa(\CPU_RISCV|pc [5]),
	.datab(\CPU_RISCV|pc [2]),
	.datac(\CPU_RISCV|pc [7]),
	.datad(\CPU_RISCV|pc [4]),
	.cin(gnd),
	.combout(\imem|RAM~824_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~824 .lut_mask = 16'hC014;
defparam \imem|RAM~824 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N10
cycloneive_lcell_comb \imem|RAM~825 (
// Equation(s):
// \imem|RAM~825_combout  = (\CPU_RISCV|pc [2] & ((\CPU_RISCV|pc [7] $ (\CPU_RISCV|pc [4])))) # (!\CPU_RISCV|pc [2] & (\CPU_RISCV|pc [5] $ (((!\CPU_RISCV|pc [7] & \CPU_RISCV|pc [4])))))

	.dataa(\CPU_RISCV|pc [5]),
	.datab(\CPU_RISCV|pc [2]),
	.datac(\CPU_RISCV|pc [7]),
	.datad(\CPU_RISCV|pc [4]),
	.cin(gnd),
	.combout(\imem|RAM~825_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~825 .lut_mask = 16'h2DE2;
defparam \imem|RAM~825 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N16
cycloneive_lcell_comb \imem|RAM~826 (
// Equation(s):
// \imem|RAM~826_combout  = (\CPU_RISCV|pc [6] & (\CPU_RISCV|pc [3])) # (!\CPU_RISCV|pc [6] & ((\CPU_RISCV|pc [3] & (!\imem|RAM~824_combout )) # (!\CPU_RISCV|pc [3] & ((\imem|RAM~825_combout )))))

	.dataa(\CPU_RISCV|pc [6]),
	.datab(\CPU_RISCV|pc [3]),
	.datac(\imem|RAM~824_combout ),
	.datad(\imem|RAM~825_combout ),
	.cin(gnd),
	.combout(\imem|RAM~826_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~826 .lut_mask = 16'h9D8C;
defparam \imem|RAM~826 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N20
cycloneive_lcell_comb \imem|RAM~828 (
// Equation(s):
// \imem|RAM~828_combout  = (\CPU_RISCV|pc [6] & ((\imem|RAM~826_combout  & (\imem|RAM~827_combout )) # (!\imem|RAM~826_combout  & ((\imem|RAM~823_combout ))))) # (!\CPU_RISCV|pc [6] & (((\imem|RAM~826_combout ))))

	.dataa(\CPU_RISCV|pc [6]),
	.datab(\imem|RAM~827_combout ),
	.datac(\imem|RAM~823_combout ),
	.datad(\imem|RAM~826_combout ),
	.cin(gnd),
	.combout(\imem|RAM~828_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~828 .lut_mask = 16'hDDA0;
defparam \imem|RAM~828 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N26
cycloneive_lcell_comb \imem|RAM~842 (
// Equation(s):
// \imem|RAM~842_combout  = (!\CPU_RISCV|pc [6] & (!\CPU_RISCV|pc [5] & (!\CPU_RISCV|pc [3] & !\CPU_RISCV|pc [2])))

	.dataa(\CPU_RISCV|pc [6]),
	.datab(\CPU_RISCV|pc [5]),
	.datac(\CPU_RISCV|pc [3]),
	.datad(\CPU_RISCV|pc [2]),
	.cin(gnd),
	.combout(\imem|RAM~842_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~842 .lut_mask = 16'h0001;
defparam \imem|RAM~842 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N0
cycloneive_lcell_comb \imem|RAM~843 (
// Equation(s):
// \imem|RAM~843_combout  = (\CPU_RISCV|pc [4] & (\CPU_RISCV|pc [2] $ (((\CPU_RISCV|pc [5]) # (!\CPU_RISCV|pc [3]))))) # (!\CPU_RISCV|pc [4] & (\CPU_RISCV|pc [2] & (\CPU_RISCV|pc [5] $ (!\CPU_RISCV|pc [3]))))

	.dataa(\CPU_RISCV|pc [5]),
	.datab(\CPU_RISCV|pc [4]),
	.datac(\CPU_RISCV|pc [3]),
	.datad(\CPU_RISCV|pc [2]),
	.cin(gnd),
	.combout(\imem|RAM~843_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~843 .lut_mask = 16'h618C;
defparam \imem|RAM~843 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N30
cycloneive_lcell_comb \imem|RAM~844 (
// Equation(s):
// \imem|RAM~844_combout  = (!\CPU_RISCV|pc [7] & ((\imem|RAM~842_combout ) # ((\CPU_RISCV|pc [6] & !\imem|RAM~843_combout ))))

	.dataa(\CPU_RISCV|pc [6]),
	.datab(\CPU_RISCV|pc [7]),
	.datac(\imem|RAM~842_combout ),
	.datad(\imem|RAM~843_combout ),
	.cin(gnd),
	.combout(\imem|RAM~844_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~844 .lut_mask = 16'h3032;
defparam \imem|RAM~844 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N14
cycloneive_lcell_comb \imem|RAM~836 (
// Equation(s):
// \imem|RAM~836_combout  = (!\CPU_RISCV|pc [2] & ((\CPU_RISCV|pc [6] & ((!\CPU_RISCV|pc [7]))) # (!\CPU_RISCV|pc [6] & ((\CPU_RISCV|pc [5]) # (\CPU_RISCV|pc [7])))))

	.dataa(\CPU_RISCV|pc [2]),
	.datab(\CPU_RISCV|pc [5]),
	.datac(\CPU_RISCV|pc [6]),
	.datad(\CPU_RISCV|pc [7]),
	.cin(gnd),
	.combout(\imem|RAM~836_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~836 .lut_mask = 16'h0554;
defparam \imem|RAM~836 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N24
cycloneive_lcell_comb \imem|RAM~837 (
// Equation(s):
// \imem|RAM~837_combout  = (\CPU_RISCV|pc [5] & (\CPU_RISCV|pc [2] $ (((\CPU_RISCV|pc [7]))))) # (!\CPU_RISCV|pc [5] & (!\CPU_RISCV|pc [2] & (\CPU_RISCV|pc [6] & !\CPU_RISCV|pc [7])))

	.dataa(\CPU_RISCV|pc [2]),
	.datab(\CPU_RISCV|pc [5]),
	.datac(\CPU_RISCV|pc [6]),
	.datad(\CPU_RISCV|pc [7]),
	.cin(gnd),
	.combout(\imem|RAM~837_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~837 .lut_mask = 16'h4498;
defparam \imem|RAM~837 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N10
cycloneive_lcell_comb \imem|RAM~838 (
// Equation(s):
// \imem|RAM~838_combout  = (\CPU_RISCV|pc [3] & ((\CPU_RISCV|pc [4]) # ((!\imem|RAM~836_combout )))) # (!\CPU_RISCV|pc [3] & (!\CPU_RISCV|pc [4] & ((!\imem|RAM~837_combout ))))

	.dataa(\CPU_RISCV|pc [3]),
	.datab(\CPU_RISCV|pc [4]),
	.datac(\imem|RAM~836_combout ),
	.datad(\imem|RAM~837_combout ),
	.cin(gnd),
	.combout(\imem|RAM~838_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~838 .lut_mask = 16'h8A9B;
defparam \imem|RAM~838 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N2
cycloneive_lcell_comb \imem|RAM~835 (
// Equation(s):
// \imem|RAM~835_combout  = (\CPU_RISCV|pc [6] & (\CPU_RISCV|pc [2] $ ((!\CPU_RISCV|pc [5])))) # (!\CPU_RISCV|pc [6] & ((\CPU_RISCV|pc [5] & ((!\CPU_RISCV|pc [7]))) # (!\CPU_RISCV|pc [5] & (\CPU_RISCV|pc [2] & \CPU_RISCV|pc [7]))))

	.dataa(\CPU_RISCV|pc [2]),
	.datab(\CPU_RISCV|pc [5]),
	.datac(\CPU_RISCV|pc [6]),
	.datad(\CPU_RISCV|pc [7]),
	.cin(gnd),
	.combout(\imem|RAM~835_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~835 .lut_mask = 16'h929C;
defparam \imem|RAM~835 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N16
cycloneive_lcell_comb \imem|RAM~839 (
// Equation(s):
// \imem|RAM~839_combout  = (\CPU_RISCV|pc [2] & ((\CPU_RISCV|pc [7] & ((!\CPU_RISCV|pc [6]))) # (!\CPU_RISCV|pc [7] & (!\CPU_RISCV|pc [5])))) # (!\CPU_RISCV|pc [2] & (\CPU_RISCV|pc [5] & (\CPU_RISCV|pc [6] & \CPU_RISCV|pc [7])))

	.dataa(\CPU_RISCV|pc [2]),
	.datab(\CPU_RISCV|pc [5]),
	.datac(\CPU_RISCV|pc [6]),
	.datad(\CPU_RISCV|pc [7]),
	.cin(gnd),
	.combout(\imem|RAM~839_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~839 .lut_mask = 16'h4A22;
defparam \imem|RAM~839 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N18
cycloneive_lcell_comb \imem|RAM~840 (
// Equation(s):
// \imem|RAM~840_combout  = (\imem|RAM~838_combout  & (((!\imem|RAM~839_combout ) # (!\CPU_RISCV|pc [4])))) # (!\imem|RAM~838_combout  & (\imem|RAM~835_combout  & (\CPU_RISCV|pc [4])))

	.dataa(\imem|RAM~838_combout ),
	.datab(\imem|RAM~835_combout ),
	.datac(\CPU_RISCV|pc [4]),
	.datad(\imem|RAM~839_combout ),
	.cin(gnd),
	.combout(\imem|RAM~840_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~840 .lut_mask = 16'h4AEA;
defparam \imem|RAM~840 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N2
cycloneive_lcell_comb \imem|RAM~833 (
// Equation(s):
// \imem|RAM~833_combout  = (\CPU_RISCV|pc [4] & ((\CPU_RISCV|pc [5] & (\CPU_RISCV|pc [3])) # (!\CPU_RISCV|pc [5] & ((\CPU_RISCV|pc [7]) # (!\CPU_RISCV|pc [3]))))) # (!\CPU_RISCV|pc [4] & (\CPU_RISCV|pc [5] $ (\CPU_RISCV|pc [3] $ (\CPU_RISCV|pc [7]))))

	.dataa(\CPU_RISCV|pc [5]),
	.datab(\CPU_RISCV|pc [4]),
	.datac(\CPU_RISCV|pc [3]),
	.datad(\CPU_RISCV|pc [7]),
	.cin(gnd),
	.combout(\imem|RAM~833_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~833 .lut_mask = 16'hE596;
defparam \imem|RAM~833 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N4
cycloneive_lcell_comb \imem|RAM~829 (
// Equation(s):
// \imem|RAM~829_combout  = (\CPU_RISCV|pc [5] & (\CPU_RISCV|pc [4] & (\CPU_RISCV|pc [3] & !\CPU_RISCV|pc [7])))

	.dataa(\CPU_RISCV|pc [5]),
	.datab(\CPU_RISCV|pc [4]),
	.datac(\CPU_RISCV|pc [3]),
	.datad(\CPU_RISCV|pc [7]),
	.cin(gnd),
	.combout(\imem|RAM~829_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~829 .lut_mask = 16'h0080;
defparam \imem|RAM~829 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N22
cycloneive_lcell_comb \imem|RAM~831 (
// Equation(s):
// \imem|RAM~831_combout  = (\CPU_RISCV|pc [5] & ((\CPU_RISCV|pc [3] & (!\CPU_RISCV|pc [4])) # (!\CPU_RISCV|pc [3] & ((!\CPU_RISCV|pc [7]))))) # (!\CPU_RISCV|pc [5] & (\CPU_RISCV|pc [4] & (\CPU_RISCV|pc [3] & \CPU_RISCV|pc [7])))

	.dataa(\CPU_RISCV|pc [5]),
	.datab(\CPU_RISCV|pc [4]),
	.datac(\CPU_RISCV|pc [3]),
	.datad(\CPU_RISCV|pc [7]),
	.cin(gnd),
	.combout(\imem|RAM~831_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~831 .lut_mask = 16'h602A;
defparam \imem|RAM~831 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y30_N4
cycloneive_lcell_comb \imem|RAM~830 (
// Equation(s):
// \imem|RAM~830_combout  = (\CPU_RISCV|pc [4] & ((\CPU_RISCV|pc [5] & ((\CPU_RISCV|pc [3]))) # (!\CPU_RISCV|pc [5] & (!\CPU_RISCV|pc [7] & !\CPU_RISCV|pc [3])))) # (!\CPU_RISCV|pc [4] & (\CPU_RISCV|pc [7] $ (((\CPU_RISCV|pc [5]) # (\CPU_RISCV|pc [3])))))

	.dataa(\CPU_RISCV|pc [5]),
	.datab(\CPU_RISCV|pc [4]),
	.datac(\CPU_RISCV|pc [7]),
	.datad(\CPU_RISCV|pc [3]),
	.cin(gnd),
	.combout(\imem|RAM~830_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~830 .lut_mask = 16'h8B16;
defparam \imem|RAM~830 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N12
cycloneive_lcell_comb \imem|RAM~832 (
// Equation(s):
// \imem|RAM~832_combout  = (\CPU_RISCV|pc [2] & ((\CPU_RISCV|pc [6]) # ((\imem|RAM~830_combout )))) # (!\CPU_RISCV|pc [2] & (!\CPU_RISCV|pc [6] & (!\imem|RAM~831_combout )))

	.dataa(\CPU_RISCV|pc [2]),
	.datab(\CPU_RISCV|pc [6]),
	.datac(\imem|RAM~831_combout ),
	.datad(\imem|RAM~830_combout ),
	.cin(gnd),
	.combout(\imem|RAM~832_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~832 .lut_mask = 16'hAB89;
defparam \imem|RAM~832 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N8
cycloneive_lcell_comb \imem|RAM~834 (
// Equation(s):
// \imem|RAM~834_combout  = (\CPU_RISCV|pc [6] & ((\imem|RAM~832_combout  & (!\imem|RAM~833_combout )) # (!\imem|RAM~832_combout  & ((!\imem|RAM~829_combout ))))) # (!\CPU_RISCV|pc [6] & (((\imem|RAM~832_combout ))))

	.dataa(\CPU_RISCV|pc [6]),
	.datab(\imem|RAM~833_combout ),
	.datac(\imem|RAM~829_combout ),
	.datad(\imem|RAM~832_combout ),
	.cin(gnd),
	.combout(\imem|RAM~834_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~834 .lut_mask = 16'h770A;
defparam \imem|RAM~834 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N20
cycloneive_lcell_comb \imem|RAM~841 (
// Equation(s):
// \imem|RAM~841_combout  = (\CPU_RISCV|pc [8] & (((\CPU_RISCV|pc [10])))) # (!\CPU_RISCV|pc [8] & ((\CPU_RISCV|pc [10] & ((\imem|RAM~834_combout ))) # (!\CPU_RISCV|pc [10] & (\imem|RAM~840_combout ))))

	.dataa(\CPU_RISCV|pc [8]),
	.datab(\imem|RAM~840_combout ),
	.datac(\CPU_RISCV|pc [10]),
	.datad(\imem|RAM~834_combout ),
	.cin(gnd),
	.combout(\imem|RAM~841_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~841 .lut_mask = 16'hF4A4;
defparam \imem|RAM~841 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N28
cycloneive_lcell_comb \imem|RAM~845 (
// Equation(s):
// \imem|RAM~845_combout  = (\CPU_RISCV|pc [8] & ((\imem|RAM~841_combout  & ((\imem|RAM~844_combout ))) # (!\imem|RAM~841_combout  & (\imem|RAM~828_combout )))) # (!\CPU_RISCV|pc [8] & (((\imem|RAM~841_combout ))))

	.dataa(\CPU_RISCV|pc [8]),
	.datab(\imem|RAM~828_combout ),
	.datac(\imem|RAM~844_combout ),
	.datad(\imem|RAM~841_combout ),
	.cin(gnd),
	.combout(\imem|RAM~845_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~845 .lut_mask = 16'hF588;
defparam \imem|RAM~845 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N20
cycloneive_lcell_comb \CPU_RISCV|RS1[2]~4 (
// Equation(s):
// \CPU_RISCV|RS1[2]~4_combout  = (\CPU_RISCV|RS1[2]~3_combout  & ((\CPU_RISCV|pc [9] & ((\imem|RAM~845_combout ))) # (!\CPU_RISCV|pc [9] & (\imem|RAM~867_combout ))))

	.dataa(\CPU_RISCV|pc [9]),
	.datab(\imem|RAM~867_combout ),
	.datac(\imem|RAM~845_combout ),
	.datad(\CPU_RISCV|RS1[2]~3_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|RS1[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|RS1[2]~4 .lut_mask = 16'hE400;
defparam \CPU_RISCV|RS1[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N4
cycloneive_lcell_comb \imem|RAM~795 (
// Equation(s):
// \imem|RAM~795_combout  = (\CPU_RISCV|pc [2]) # ((!\CPU_RISCV|pc [6] & (\CPU_RISCV|pc [5] $ (\CPU_RISCV|pc [3]))))

	.dataa(\CPU_RISCV|pc [2]),
	.datab(\CPU_RISCV|pc [5]),
	.datac(\CPU_RISCV|pc [6]),
	.datad(\CPU_RISCV|pc [3]),
	.cin(gnd),
	.combout(\imem|RAM~795_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~795 .lut_mask = 16'hABAE;
defparam \imem|RAM~795 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y31_N24
cycloneive_lcell_comb \imem|RAM~796 (
// Equation(s):
// \imem|RAM~796_combout  = (\CPU_RISCV|pc [3]) # ((\CPU_RISCV|pc [2] & (!\CPU_RISCV|pc [6])) # (!\CPU_RISCV|pc [2] & ((\CPU_RISCV|pc [6]) # (\CPU_RISCV|pc [5]))))

	.dataa(\CPU_RISCV|pc [2]),
	.datab(\CPU_RISCV|pc [3]),
	.datac(\CPU_RISCV|pc [6]),
	.datad(\CPU_RISCV|pc [5]),
	.cin(gnd),
	.combout(\imem|RAM~796_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~796 .lut_mask = 16'hDFDE;
defparam \imem|RAM~796 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N2
cycloneive_lcell_comb \imem|RAM~797 (
// Equation(s):
// \imem|RAM~797_combout  = (!\CPU_RISCV|pc [7] & ((\CPU_RISCV|pc [4] & ((!\imem|RAM~796_combout ))) # (!\CPU_RISCV|pc [4] & (!\imem|RAM~795_combout ))))

	.dataa(\CPU_RISCV|pc [7]),
	.datab(\CPU_RISCV|pc [4]),
	.datac(\imem|RAM~795_combout ),
	.datad(\imem|RAM~796_combout ),
	.cin(gnd),
	.combout(\imem|RAM~797_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~797 .lut_mask = 16'h0145;
defparam \imem|RAM~797 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y31_N12
cycloneive_lcell_comb \imem|RAM~455 (
// Equation(s):
// \imem|RAM~455_combout  = (!\CPU_RISCV|pc [5] & (!\CPU_RISCV|pc [6] & (\CPU_RISCV|pc [2] & !\CPU_RISCV|pc [4])))

	.dataa(\CPU_RISCV|pc [5]),
	.datab(\CPU_RISCV|pc [6]),
	.datac(\CPU_RISCV|pc [2]),
	.datad(\CPU_RISCV|pc [4]),
	.cin(gnd),
	.combout(\imem|RAM~455_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~455 .lut_mask = 16'h0010;
defparam \imem|RAM~455 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N0
cycloneive_lcell_comb \imem|RAM~798 (
// Equation(s):
// \imem|RAM~798_combout  = (\imem|RAM~797_combout ) # ((\CPU_RISCV|pc [7] & (\imem|RAM~455_combout  & \CPU_RISCV|pc [3])))

	.dataa(\CPU_RISCV|pc [7]),
	.datab(\imem|RAM~797_combout ),
	.datac(\imem|RAM~455_combout ),
	.datad(\CPU_RISCV|pc [3]),
	.cin(gnd),
	.combout(\imem|RAM~798_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~798 .lut_mask = 16'hECCC;
defparam \imem|RAM~798 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y31_N12
cycloneive_lcell_comb \imem|RAM~786 (
// Equation(s):
// \imem|RAM~786_combout  = (\CPU_RISCV|pc [5] & (((\CPU_RISCV|pc [3]) # (!\CPU_RISCV|pc [4])) # (!\CPU_RISCV|pc [6]))) # (!\CPU_RISCV|pc [5] & ((\CPU_RISCV|pc [4]) # (\CPU_RISCV|pc [6] $ (\CPU_RISCV|pc [3]))))

	.dataa(\CPU_RISCV|pc [5]),
	.datab(\CPU_RISCV|pc [6]),
	.datac(\CPU_RISCV|pc [3]),
	.datad(\CPU_RISCV|pc [4]),
	.cin(gnd),
	.combout(\imem|RAM~786_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~786 .lut_mask = 16'hF7BE;
defparam \imem|RAM~786 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y31_N8
cycloneive_lcell_comb \imem|RAM~782 (
// Equation(s):
// \imem|RAM~782_combout  = (\CPU_RISCV|pc [3] & ((\CPU_RISCV|pc [4] & ((!\CPU_RISCV|pc [6]))) # (!\CPU_RISCV|pc [4] & (\CPU_RISCV|pc [5])))) # (!\CPU_RISCV|pc [3] & (((\CPU_RISCV|pc [6] & !\CPU_RISCV|pc [4]))))

	.dataa(\CPU_RISCV|pc [5]),
	.datab(\CPU_RISCV|pc [6]),
	.datac(\CPU_RISCV|pc [3]),
	.datad(\CPU_RISCV|pc [4]),
	.cin(gnd),
	.combout(\imem|RAM~782_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~782 .lut_mask = 16'h30AC;
defparam \imem|RAM~782 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y31_N28
cycloneive_lcell_comb \imem|RAM~784 (
// Equation(s):
// \imem|RAM~784_combout  = (\CPU_RISCV|pc [6] & (((\CPU_RISCV|pc [3] & \CPU_RISCV|pc [4])))) # (!\CPU_RISCV|pc [6] & (\CPU_RISCV|pc [5] & ((!\CPU_RISCV|pc [4]) # (!\CPU_RISCV|pc [3]))))

	.dataa(\CPU_RISCV|pc [5]),
	.datab(\CPU_RISCV|pc [6]),
	.datac(\CPU_RISCV|pc [3]),
	.datad(\CPU_RISCV|pc [4]),
	.cin(gnd),
	.combout(\imem|RAM~784_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~784 .lut_mask = 16'hC222;
defparam \imem|RAM~784 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y31_N6
cycloneive_lcell_comb \imem|RAM~783 (
// Equation(s):
// \imem|RAM~783_combout  = (\CPU_RISCV|pc [5] & ((\CPU_RISCV|pc [3] $ (\CPU_RISCV|pc [6])) # (!\CPU_RISCV|pc [4]))) # (!\CPU_RISCV|pc [5] & (\CPU_RISCV|pc [3] & (!\CPU_RISCV|pc [4] & !\CPU_RISCV|pc [6])))

	.dataa(\CPU_RISCV|pc [5]),
	.datab(\CPU_RISCV|pc [3]),
	.datac(\CPU_RISCV|pc [4]),
	.datad(\CPU_RISCV|pc [6]),
	.cin(gnd),
	.combout(\imem|RAM~783_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~783 .lut_mask = 16'h2A8E;
defparam \imem|RAM~783 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y31_N10
cycloneive_lcell_comb \imem|RAM~785 (
// Equation(s):
// \imem|RAM~785_combout  = (\CPU_RISCV|pc [2] & (((\CPU_RISCV|pc [7]) # (\imem|RAM~783_combout )))) # (!\CPU_RISCV|pc [2] & (!\imem|RAM~784_combout  & (!\CPU_RISCV|pc [7])))

	.dataa(\CPU_RISCV|pc [2]),
	.datab(\imem|RAM~784_combout ),
	.datac(\CPU_RISCV|pc [7]),
	.datad(\imem|RAM~783_combout ),
	.cin(gnd),
	.combout(\imem|RAM~785_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~785 .lut_mask = 16'hABA1;
defparam \imem|RAM~785 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y31_N2
cycloneive_lcell_comb \imem|RAM~787 (
// Equation(s):
// \imem|RAM~787_combout  = (\CPU_RISCV|pc [7] & ((\imem|RAM~785_combout  & (!\imem|RAM~786_combout )) # (!\imem|RAM~785_combout  & ((!\imem|RAM~782_combout ))))) # (!\CPU_RISCV|pc [7] & (((\imem|RAM~785_combout ))))

	.dataa(\imem|RAM~786_combout ),
	.datab(\CPU_RISCV|pc [7]),
	.datac(\imem|RAM~782_combout ),
	.datad(\imem|RAM~785_combout ),
	.cin(gnd),
	.combout(\imem|RAM~787_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~787 .lut_mask = 16'h770C;
defparam \imem|RAM~787 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N30
cycloneive_lcell_comb \imem|RAM~790 (
// Equation(s):
// \imem|RAM~790_combout  = (\CPU_RISCV|pc [7] & (((!\CPU_RISCV|pc [3])) # (!\CPU_RISCV|pc [4]))) # (!\CPU_RISCV|pc [7] & (\CPU_RISCV|pc [3] $ (((\CPU_RISCV|pc [4] & !\CPU_RISCV|pc [5])))))

	.dataa(\CPU_RISCV|pc [7]),
	.datab(\CPU_RISCV|pc [4]),
	.datac(\CPU_RISCV|pc [5]),
	.datad(\CPU_RISCV|pc [3]),
	.cin(gnd),
	.combout(\imem|RAM~790_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~790 .lut_mask = 16'h73AE;
defparam \imem|RAM~790 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N16
cycloneive_lcell_comb \imem|RAM~789 (
// Equation(s):
// \imem|RAM~789_combout  = (\CPU_RISCV|pc [4] & ((\CPU_RISCV|pc [7] & ((\CPU_RISCV|pc [5]) # (\CPU_RISCV|pc [3]))) # (!\CPU_RISCV|pc [7] & (!\CPU_RISCV|pc [5])))) # (!\CPU_RISCV|pc [4] & (((\CPU_RISCV|pc [5] & !\CPU_RISCV|pc [3]))))

	.dataa(\CPU_RISCV|pc [7]),
	.datab(\CPU_RISCV|pc [4]),
	.datac(\CPU_RISCV|pc [5]),
	.datad(\CPU_RISCV|pc [3]),
	.cin(gnd),
	.combout(\imem|RAM~789_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~789 .lut_mask = 16'h8CB4;
defparam \imem|RAM~789 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N12
cycloneive_lcell_comb \imem|RAM~791 (
// Equation(s):
// \imem|RAM~791_combout  = (\CPU_RISCV|pc [2] & ((\CPU_RISCV|pc [6]) # ((!\imem|RAM~789_combout )))) # (!\CPU_RISCV|pc [2] & (!\CPU_RISCV|pc [6] & (!\imem|RAM~790_combout )))

	.dataa(\CPU_RISCV|pc [2]),
	.datab(\CPU_RISCV|pc [6]),
	.datac(\imem|RAM~790_combout ),
	.datad(\imem|RAM~789_combout ),
	.cin(gnd),
	.combout(\imem|RAM~791_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~791 .lut_mask = 16'h89AB;
defparam \imem|RAM~791 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N14
cycloneive_lcell_comb \imem|RAM~792 (
// Equation(s):
// \imem|RAM~792_combout  = (\CPU_RISCV|pc [5] & (!\CPU_RISCV|pc [7] & (!\CPU_RISCV|pc [4] & !\CPU_RISCV|pc [3]))) # (!\CPU_RISCV|pc [5] & (\CPU_RISCV|pc [4] $ (((\CPU_RISCV|pc [7] & \CPU_RISCV|pc [3])))))

	.dataa(\CPU_RISCV|pc [7]),
	.datab(\CPU_RISCV|pc [4]),
	.datac(\CPU_RISCV|pc [5]),
	.datad(\CPU_RISCV|pc [3]),
	.cin(gnd),
	.combout(\imem|RAM~792_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~792 .lut_mask = 16'h061C;
defparam \imem|RAM~792 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N18
cycloneive_lcell_comb \imem|RAM~788 (
// Equation(s):
// \imem|RAM~788_combout  = (\CPU_RISCV|pc [7] & (((!\CPU_RISCV|pc [4] & \CPU_RISCV|pc [3])) # (!\CPU_RISCV|pc [5]))) # (!\CPU_RISCV|pc [7] & (\CPU_RISCV|pc [4] $ (((\CPU_RISCV|pc [5] & !\CPU_RISCV|pc [3])))))

	.dataa(\CPU_RISCV|pc [7]),
	.datab(\CPU_RISCV|pc [4]),
	.datac(\CPU_RISCV|pc [5]),
	.datad(\CPU_RISCV|pc [3]),
	.cin(gnd),
	.combout(\imem|RAM~788_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~788 .lut_mask = 16'h6E1E;
defparam \imem|RAM~788 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N24
cycloneive_lcell_comb \imem|RAM~793 (
// Equation(s):
// \imem|RAM~793_combout  = (\imem|RAM~791_combout  & (((!\imem|RAM~792_combout )) # (!\CPU_RISCV|pc [6]))) # (!\imem|RAM~791_combout  & (\CPU_RISCV|pc [6] & ((\imem|RAM~788_combout ))))

	.dataa(\imem|RAM~791_combout ),
	.datab(\CPU_RISCV|pc [6]),
	.datac(\imem|RAM~792_combout ),
	.datad(\imem|RAM~788_combout ),
	.cin(gnd),
	.combout(\imem|RAM~793_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~793 .lut_mask = 16'h6E2A;
defparam \imem|RAM~793 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N22
cycloneive_lcell_comb \imem|RAM~794 (
// Equation(s):
// \imem|RAM~794_combout  = (\CPU_RISCV|pc [8] & (((\CPU_RISCV|pc [10])))) # (!\CPU_RISCV|pc [8] & ((\CPU_RISCV|pc [10] & (\imem|RAM~787_combout )) # (!\CPU_RISCV|pc [10] & ((\imem|RAM~793_combout )))))

	.dataa(\CPU_RISCV|pc [8]),
	.datab(\imem|RAM~787_combout ),
	.datac(\CPU_RISCV|pc [10]),
	.datad(\imem|RAM~793_combout ),
	.cin(gnd),
	.combout(\imem|RAM~794_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~794 .lut_mask = 16'hE5E0;
defparam \imem|RAM~794 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y30_N0
cycloneive_lcell_comb \imem|RAM~372 (
// Equation(s):
// \imem|RAM~372_combout  = (\CPU_RISCV|pc [2] & ((\CPU_RISCV|pc [6] & ((\CPU_RISCV|pc [3]))) # (!\CPU_RISCV|pc [6] & (!\CPU_RISCV|pc [4] & !\CPU_RISCV|pc [3])))) # (!\CPU_RISCV|pc [2] & (!\CPU_RISCV|pc [3] & (\CPU_RISCV|pc [4] $ (\CPU_RISCV|pc [6]))))

	.dataa(\CPU_RISCV|pc [2]),
	.datab(\CPU_RISCV|pc [4]),
	.datac(\CPU_RISCV|pc [6]),
	.datad(\CPU_RISCV|pc [3]),
	.cin(gnd),
	.combout(\imem|RAM~372_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~372 .lut_mask = 16'hA016;
defparam \imem|RAM~372 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N10
cycloneive_lcell_comb \imem|RAM~778 (
// Equation(s):
// \imem|RAM~778_combout  = (\CPU_RISCV|pc [3] & (\CPU_RISCV|pc [2] $ (((!\CPU_RISCV|pc [6]))))) # (!\CPU_RISCV|pc [3] & ((\CPU_RISCV|pc [4]) # ((\CPU_RISCV|pc [2] & \CPU_RISCV|pc [6]))))

	.dataa(\CPU_RISCV|pc [2]),
	.datab(\CPU_RISCV|pc [4]),
	.datac(\CPU_RISCV|pc [6]),
	.datad(\CPU_RISCV|pc [3]),
	.cin(gnd),
	.combout(\imem|RAM~778_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~778 .lut_mask = 16'hA5EC;
defparam \imem|RAM~778 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N8
cycloneive_lcell_comb \imem|RAM~779 (
// Equation(s):
// \imem|RAM~779_combout  = (\CPU_RISCV|pc [7] & (\CPU_RISCV|pc [5])) # (!\CPU_RISCV|pc [7] & ((\CPU_RISCV|pc [5] & (!\imem|RAM~372_combout )) # (!\CPU_RISCV|pc [5] & ((\imem|RAM~778_combout )))))

	.dataa(\CPU_RISCV|pc [7]),
	.datab(\CPU_RISCV|pc [5]),
	.datac(\imem|RAM~372_combout ),
	.datad(\imem|RAM~778_combout ),
	.cin(gnd),
	.combout(\imem|RAM~779_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~779 .lut_mask = 16'h9D8C;
defparam \imem|RAM~779 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N26
cycloneive_lcell_comb \imem|RAM~780 (
// Equation(s):
// \imem|RAM~780_combout  = (\CPU_RISCV|pc [2] & ((\CPU_RISCV|pc [3] & ((!\CPU_RISCV|pc [6]))) # (!\CPU_RISCV|pc [3] & (\CPU_RISCV|pc [4])))) # (!\CPU_RISCV|pc [2] & (\CPU_RISCV|pc [4] & (\CPU_RISCV|pc [6] & \CPU_RISCV|pc [3])))

	.dataa(\CPU_RISCV|pc [2]),
	.datab(\CPU_RISCV|pc [4]),
	.datac(\CPU_RISCV|pc [6]),
	.datad(\CPU_RISCV|pc [3]),
	.cin(gnd),
	.combout(\imem|RAM~780_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~780 .lut_mask = 16'h4A88;
defparam \imem|RAM~780 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N28
cycloneive_lcell_comb \imem|RAM~777 (
// Equation(s):
// \imem|RAM~777_combout  = (\CPU_RISCV|pc [2] & (\CPU_RISCV|pc [3] & (\CPU_RISCV|pc [4] $ (!\CPU_RISCV|pc [6])))) # (!\CPU_RISCV|pc [2] & ((\CPU_RISCV|pc [4] & (!\CPU_RISCV|pc [6] & \CPU_RISCV|pc [3])) # (!\CPU_RISCV|pc [4] & (\CPU_RISCV|pc [6] & 
// !\CPU_RISCV|pc [3]))))

	.dataa(\CPU_RISCV|pc [2]),
	.datab(\CPU_RISCV|pc [4]),
	.datac(\CPU_RISCV|pc [6]),
	.datad(\CPU_RISCV|pc [3]),
	.cin(gnd),
	.combout(\imem|RAM~777_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~777 .lut_mask = 16'h8610;
defparam \imem|RAM~777 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N20
cycloneive_lcell_comb \imem|RAM~781 (
// Equation(s):
// \imem|RAM~781_combout  = (\CPU_RISCV|pc [7] & ((\imem|RAM~779_combout  & (!\imem|RAM~780_combout )) # (!\imem|RAM~779_combout  & ((\imem|RAM~777_combout ))))) # (!\CPU_RISCV|pc [7] & (\imem|RAM~779_combout ))

	.dataa(\CPU_RISCV|pc [7]),
	.datab(\imem|RAM~779_combout ),
	.datac(\imem|RAM~780_combout ),
	.datad(\imem|RAM~777_combout ),
	.cin(gnd),
	.combout(\imem|RAM~781_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~781 .lut_mask = 16'h6E4C;
defparam \imem|RAM~781 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N6
cycloneive_lcell_comb \imem|RAM~799 (
// Equation(s):
// \imem|RAM~799_combout  = (\CPU_RISCV|pc [8] & ((\imem|RAM~794_combout  & (\imem|RAM~798_combout )) # (!\imem|RAM~794_combout  & ((\imem|RAM~781_combout ))))) # (!\CPU_RISCV|pc [8] & (((\imem|RAM~794_combout ))))

	.dataa(\CPU_RISCV|pc [8]),
	.datab(\imem|RAM~798_combout ),
	.datac(\imem|RAM~794_combout ),
	.datad(\imem|RAM~781_combout ),
	.cin(gnd),
	.combout(\imem|RAM~799_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~799 .lut_mask = 16'hDAD0;
defparam \imem|RAM~799 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N6
cycloneive_lcell_comb \imem|RAM~804 (
// Equation(s):
// \imem|RAM~804_combout  = (\CPU_RISCV|pc [5] & (\CPU_RISCV|pc [6] $ (((!\CPU_RISCV|pc [4] & !\CPU_RISCV|pc [3])))))

	.dataa(\CPU_RISCV|pc [4]),
	.datab(\CPU_RISCV|pc [6]),
	.datac(\CPU_RISCV|pc [5]),
	.datad(\CPU_RISCV|pc [3]),
	.cin(gnd),
	.combout(\imem|RAM~804_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~804 .lut_mask = 16'hC090;
defparam \imem|RAM~804 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N22
cycloneive_lcell_comb \imem|RAM~802 (
// Equation(s):
// \imem|RAM~802_combout  = (\CPU_RISCV|pc [5] & (((!\CPU_RISCV|pc [4])) # (!\CPU_RISCV|pc [6]))) # (!\CPU_RISCV|pc [5] & ((\CPU_RISCV|pc [6]) # ((\CPU_RISCV|pc [3]))))

	.dataa(\CPU_RISCV|pc [5]),
	.datab(\CPU_RISCV|pc [6]),
	.datac(\CPU_RISCV|pc [4]),
	.datad(\CPU_RISCV|pc [3]),
	.cin(gnd),
	.combout(\imem|RAM~802_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~802 .lut_mask = 16'h7F6E;
defparam \imem|RAM~802 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N12
cycloneive_lcell_comb \imem|RAM~801 (
// Equation(s):
// \imem|RAM~801_combout  = (\CPU_RISCV|pc [6] & ((\CPU_RISCV|pc [4] & (\CPU_RISCV|pc [5] & \CPU_RISCV|pc [3])) # (!\CPU_RISCV|pc [4] & ((!\CPU_RISCV|pc [3])))))

	.dataa(\CPU_RISCV|pc [4]),
	.datab(\CPU_RISCV|pc [6]),
	.datac(\CPU_RISCV|pc [5]),
	.datad(\CPU_RISCV|pc [3]),
	.cin(gnd),
	.combout(\imem|RAM~801_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~801 .lut_mask = 16'h8044;
defparam \imem|RAM~801 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N8
cycloneive_lcell_comb \imem|RAM~803 (
// Equation(s):
// \imem|RAM~803_combout  = (\CPU_RISCV|pc [7] & (\CPU_RISCV|pc [2])) # (!\CPU_RISCV|pc [7] & ((\CPU_RISCV|pc [2] & ((\imem|RAM~801_combout ))) # (!\CPU_RISCV|pc [2] & (!\imem|RAM~802_combout ))))

	.dataa(\CPU_RISCV|pc [7]),
	.datab(\CPU_RISCV|pc [2]),
	.datac(\imem|RAM~802_combout ),
	.datad(\imem|RAM~801_combout ),
	.cin(gnd),
	.combout(\imem|RAM~803_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~803 .lut_mask = 16'hCD89;
defparam \imem|RAM~803 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y33_N12
cycloneive_lcell_comb \imem|RAM~800 (
// Equation(s):
// \imem|RAM~800_combout  = (\CPU_RISCV|pc [4] & (\CPU_RISCV|pc [3] $ ((!\CPU_RISCV|pc [5])))) # (!\CPU_RISCV|pc [4] & (\CPU_RISCV|pc [3] & ((\CPU_RISCV|pc [6]))))

	.dataa(\CPU_RISCV|pc [3]),
	.datab(\CPU_RISCV|pc [4]),
	.datac(\CPU_RISCV|pc [5]),
	.datad(\CPU_RISCV|pc [6]),
	.cin(gnd),
	.combout(\imem|RAM~800_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~800 .lut_mask = 16'hA684;
defparam \imem|RAM~800 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N20
cycloneive_lcell_comb \imem|RAM~805 (
// Equation(s):
// \imem|RAM~805_combout  = (\CPU_RISCV|pc [7] & ((\imem|RAM~803_combout  & (\imem|RAM~804_combout )) # (!\imem|RAM~803_combout  & ((!\imem|RAM~800_combout ))))) # (!\CPU_RISCV|pc [7] & (((\imem|RAM~803_combout ))))

	.dataa(\imem|RAM~804_combout ),
	.datab(\CPU_RISCV|pc [7]),
	.datac(\imem|RAM~803_combout ),
	.datad(\imem|RAM~800_combout ),
	.cin(gnd),
	.combout(\imem|RAM~805_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~805 .lut_mask = 16'hB0BC;
defparam \imem|RAM~805 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N14
cycloneive_lcell_comb \imem|RAM~812 (
// Equation(s):
// \imem|RAM~812_combout  = (\CPU_RISCV|pc [3] & ((\CPU_RISCV|pc [5] & (\CPU_RISCV|pc [2])) # (!\CPU_RISCV|pc [5] & ((!\CPU_RISCV|pc [4]))))) # (!\CPU_RISCV|pc [3] & ((\CPU_RISCV|pc [2]) # ((\CPU_RISCV|pc [5] & \CPU_RISCV|pc [4]))))

	.dataa(\CPU_RISCV|pc [3]),
	.datab(\CPU_RISCV|pc [2]),
	.datac(\CPU_RISCV|pc [5]),
	.datad(\CPU_RISCV|pc [4]),
	.cin(gnd),
	.combout(\imem|RAM~812_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~812 .lut_mask = 16'hD4CE;
defparam \imem|RAM~812 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N20
cycloneive_lcell_comb \imem|RAM~312 (
// Equation(s):
// \imem|RAM~312_combout  = (\CPU_RISCV|pc [3] & !\CPU_RISCV|pc [6])

	.dataa(gnd),
	.datab(\CPU_RISCV|pc [3]),
	.datac(gnd),
	.datad(\CPU_RISCV|pc [6]),
	.cin(gnd),
	.combout(\imem|RAM~312_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~312 .lut_mask = 16'h00CC;
defparam \imem|RAM~312 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N12
cycloneive_lcell_comb \imem|RAM~1233 (
// Equation(s):
// \imem|RAM~1233_combout  = (\CPU_RISCV|pc [4] & (!\CPU_RISCV|pc [2] & (\CPU_RISCV|pc [5] & \imem|RAM~312_combout )))

	.dataa(\CPU_RISCV|pc [4]),
	.datab(\CPU_RISCV|pc [2]),
	.datac(\CPU_RISCV|pc [5]),
	.datad(\imem|RAM~312_combout ),
	.cin(gnd),
	.combout(\imem|RAM~1233_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~1233 .lut_mask = 16'h2000;
defparam \imem|RAM~1233 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N20
cycloneive_lcell_comb \imem|RAM~813 (
// Equation(s):
// \imem|RAM~813_combout  = (\CPU_RISCV|pc [7] & ((\imem|RAM~1233_combout ) # ((!\imem|RAM~812_combout  & \CPU_RISCV|pc [6]))))

	.dataa(\CPU_RISCV|pc [7]),
	.datab(\imem|RAM~812_combout ),
	.datac(\CPU_RISCV|pc [6]),
	.datad(\imem|RAM~1233_combout ),
	.cin(gnd),
	.combout(\imem|RAM~813_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~813 .lut_mask = 16'hAA20;
defparam \imem|RAM~813 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N16
cycloneive_lcell_comb \imem|RAM~808 (
// Equation(s):
// \imem|RAM~808_combout  = (\CPU_RISCV|pc [6] & ((\CPU_RISCV|pc [7] & ((\CPU_RISCV|pc [4]) # (!\CPU_RISCV|pc [3]))) # (!\CPU_RISCV|pc [7] & (!\CPU_RISCV|pc [4])))) # (!\CPU_RISCV|pc [6] & (((\CPU_RISCV|pc [4]) # (\CPU_RISCV|pc [3]))))

	.dataa(\CPU_RISCV|pc [7]),
	.datab(\CPU_RISCV|pc [6]),
	.datac(\CPU_RISCV|pc [4]),
	.datad(\CPU_RISCV|pc [3]),
	.cin(gnd),
	.combout(\imem|RAM~808_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~808 .lut_mask = 16'hB7BC;
defparam \imem|RAM~808 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N2
cycloneive_lcell_comb \imem|RAM~807 (
// Equation(s):
// \imem|RAM~807_combout  = (\CPU_RISCV|pc [7] & (((\CPU_RISCV|pc [4] & \CPU_RISCV|pc [3])) # (!\CPU_RISCV|pc [6]))) # (!\CPU_RISCV|pc [7] & ((\CPU_RISCV|pc [4] & ((!\CPU_RISCV|pc [3]))) # (!\CPU_RISCV|pc [4] & (\CPU_RISCV|pc [6]))))

	.dataa(\CPU_RISCV|pc [7]),
	.datab(\CPU_RISCV|pc [6]),
	.datac(\CPU_RISCV|pc [4]),
	.datad(\CPU_RISCV|pc [3]),
	.cin(gnd),
	.combout(\imem|RAM~807_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~807 .lut_mask = 16'hA676;
defparam \imem|RAM~807 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N18
cycloneive_lcell_comb \imem|RAM~809 (
// Equation(s):
// \imem|RAM~809_combout  = (\CPU_RISCV|pc [5] & (((\CPU_RISCV|pc [2])))) # (!\CPU_RISCV|pc [5] & ((\CPU_RISCV|pc [2] & ((!\imem|RAM~807_combout ))) # (!\CPU_RISCV|pc [2] & (!\imem|RAM~808_combout ))))

	.dataa(\CPU_RISCV|pc [5]),
	.datab(\imem|RAM~808_combout ),
	.datac(\CPU_RISCV|pc [2]),
	.datad(\imem|RAM~807_combout ),
	.cin(gnd),
	.combout(\imem|RAM~809_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~809 .lut_mask = 16'hA1F1;
defparam \imem|RAM~809 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y33_N26
cycloneive_lcell_comb \imem|RAM~806 (
// Equation(s):
// \imem|RAM~806_combout  = (\CPU_RISCV|pc [6] & ((\CPU_RISCV|pc [7]) # (\CPU_RISCV|pc [3]))) # (!\CPU_RISCV|pc [6] & ((!\CPU_RISCV|pc [3]) # (!\CPU_RISCV|pc [7])))

	.dataa(\CPU_RISCV|pc [6]),
	.datab(gnd),
	.datac(\CPU_RISCV|pc [7]),
	.datad(\CPU_RISCV|pc [3]),
	.cin(gnd),
	.combout(\imem|RAM~806_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~806 .lut_mask = 16'hAFF5;
defparam \imem|RAM~806 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y33_N12
cycloneive_lcell_comb \imem|RAM~810 (
// Equation(s):
// \imem|RAM~810_combout  = (\CPU_RISCV|pc [7] & (((\CPU_RISCV|pc [3]) # (!\CPU_RISCV|pc [6])) # (!\CPU_RISCV|pc [4]))) # (!\CPU_RISCV|pc [7] & (\CPU_RISCV|pc [4] $ (((!\CPU_RISCV|pc [6] & \CPU_RISCV|pc [3])))))

	.dataa(\CPU_RISCV|pc [4]),
	.datab(\CPU_RISCV|pc [7]),
	.datac(\CPU_RISCV|pc [6]),
	.datad(\CPU_RISCV|pc [3]),
	.cin(gnd),
	.combout(\imem|RAM~810_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~810 .lut_mask = 16'hED6E;
defparam \imem|RAM~810 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N28
cycloneive_lcell_comb \imem|RAM~811 (
// Equation(s):
// \imem|RAM~811_combout  = (\CPU_RISCV|pc [5] & ((\imem|RAM~809_combout  & ((\imem|RAM~810_combout ))) # (!\imem|RAM~809_combout  & (!\imem|RAM~806_combout )))) # (!\CPU_RISCV|pc [5] & (\imem|RAM~809_combout ))

	.dataa(\CPU_RISCV|pc [5]),
	.datab(\imem|RAM~809_combout ),
	.datac(\imem|RAM~806_combout ),
	.datad(\imem|RAM~810_combout ),
	.cin(gnd),
	.combout(\imem|RAM~811_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~811 .lut_mask = 16'hCE46;
defparam \imem|RAM~811 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N30
cycloneive_lcell_comb \imem|RAM~814 (
// Equation(s):
// \imem|RAM~814_combout  = (\CPU_RISCV|pc [10] & ((\CPU_RISCV|pc [8]) # ((\imem|RAM~811_combout )))) # (!\CPU_RISCV|pc [10] & (!\CPU_RISCV|pc [8] & (\imem|RAM~813_combout )))

	.dataa(\CPU_RISCV|pc [10]),
	.datab(\CPU_RISCV|pc [8]),
	.datac(\imem|RAM~813_combout ),
	.datad(\imem|RAM~811_combout ),
	.cin(gnd),
	.combout(\imem|RAM~814_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~814 .lut_mask = 16'hBA98;
defparam \imem|RAM~814 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y33_N14
cycloneive_lcell_comb \imem|RAM~815 (
// Equation(s):
// \imem|RAM~815_combout  = (\CPU_RISCV|pc [6] & ((\CPU_RISCV|pc [2] & (!\CPU_RISCV|pc [7] & \CPU_RISCV|pc [4])) # (!\CPU_RISCV|pc [2] & (\CPU_RISCV|pc [7] & !\CPU_RISCV|pc [4])))) # (!\CPU_RISCV|pc [6] & (\CPU_RISCV|pc [7] & (\CPU_RISCV|pc [2] $ 
// (\CPU_RISCV|pc [4]))))

	.dataa(\CPU_RISCV|pc [6]),
	.datab(\CPU_RISCV|pc [2]),
	.datac(\CPU_RISCV|pc [7]),
	.datad(\CPU_RISCV|pc [4]),
	.cin(gnd),
	.combout(\imem|RAM~815_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~815 .lut_mask = 16'h1860;
defparam \imem|RAM~815 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N14
cycloneive_lcell_comb \imem|RAM~819 (
// Equation(s):
// \imem|RAM~819_combout  = (\CPU_RISCV|pc [2] & ((\CPU_RISCV|pc [6]) # ((\CPU_RISCV|pc [4]) # (!\CPU_RISCV|pc [7])))) # (!\CPU_RISCV|pc [2] & (\CPU_RISCV|pc [7] & ((!\CPU_RISCV|pc [4]) # (!\CPU_RISCV|pc [6]))))

	.dataa(\CPU_RISCV|pc [6]),
	.datab(\CPU_RISCV|pc [4]),
	.datac(\CPU_RISCV|pc [2]),
	.datad(\CPU_RISCV|pc [7]),
	.cin(gnd),
	.combout(\imem|RAM~819_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~819 .lut_mask = 16'hE7F0;
defparam \imem|RAM~819 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N10
cycloneive_lcell_comb \imem|RAM~817 (
// Equation(s):
// \imem|RAM~817_combout  = (\CPU_RISCV|pc [6] & (\CPU_RISCV|pc [2] $ (((!\CPU_RISCV|pc [7] & !\CPU_RISCV|pc [4]))))) # (!\CPU_RISCV|pc [6] & ((\CPU_RISCV|pc [2] & ((\CPU_RISCV|pc [4]))) # (!\CPU_RISCV|pc [2] & (\CPU_RISCV|pc [7]))))

	.dataa(\CPU_RISCV|pc [7]),
	.datab(\CPU_RISCV|pc [6]),
	.datac(\CPU_RISCV|pc [2]),
	.datad(\CPU_RISCV|pc [4]),
	.cin(gnd),
	.combout(\imem|RAM~817_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~817 .lut_mask = 16'hF286;
defparam \imem|RAM~817 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N4
cycloneive_lcell_comb \imem|RAM~816 (
// Equation(s):
// \imem|RAM~816_combout  = (\CPU_RISCV|pc [7] & (\CPU_RISCV|pc [6] $ (((!\CPU_RISCV|pc [2] & \CPU_RISCV|pc [4]))))) # (!\CPU_RISCV|pc [7] & (((\CPU_RISCV|pc [2] & !\CPU_RISCV|pc [4]))))

	.dataa(\CPU_RISCV|pc [7]),
	.datab(\CPU_RISCV|pc [6]),
	.datac(\CPU_RISCV|pc [2]),
	.datad(\CPU_RISCV|pc [4]),
	.cin(gnd),
	.combout(\imem|RAM~816_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~816 .lut_mask = 16'h82D8;
defparam \imem|RAM~816 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N0
cycloneive_lcell_comb \imem|RAM~818 (
// Equation(s):
// \imem|RAM~818_combout  = (\CPU_RISCV|pc [5] & (((\CPU_RISCV|pc [3])))) # (!\CPU_RISCV|pc [5] & ((\CPU_RISCV|pc [3] & ((\imem|RAM~816_combout ))) # (!\CPU_RISCV|pc [3] & (\imem|RAM~817_combout ))))

	.dataa(\imem|RAM~817_combout ),
	.datab(\CPU_RISCV|pc [5]),
	.datac(\imem|RAM~816_combout ),
	.datad(\CPU_RISCV|pc [3]),
	.cin(gnd),
	.combout(\imem|RAM~818_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~818 .lut_mask = 16'hFC22;
defparam \imem|RAM~818 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N24
cycloneive_lcell_comb \imem|RAM~820 (
// Equation(s):
// \imem|RAM~820_combout  = (\CPU_RISCV|pc [5] & ((\imem|RAM~818_combout  & ((!\imem|RAM~819_combout ))) # (!\imem|RAM~818_combout  & (!\imem|RAM~815_combout )))) # (!\CPU_RISCV|pc [5] & (((\imem|RAM~818_combout ))))

	.dataa(\CPU_RISCV|pc [5]),
	.datab(\imem|RAM~815_combout ),
	.datac(\imem|RAM~819_combout ),
	.datad(\imem|RAM~818_combout ),
	.cin(gnd),
	.combout(\imem|RAM~820_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~820 .lut_mask = 16'h5F22;
defparam \imem|RAM~820 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N26
cycloneive_lcell_comb \imem|RAM~821 (
// Equation(s):
// \imem|RAM~821_combout  = (\CPU_RISCV|pc [8] & ((\imem|RAM~814_combout  & ((\imem|RAM~820_combout ))) # (!\imem|RAM~814_combout  & (\imem|RAM~805_combout )))) # (!\CPU_RISCV|pc [8] & (((\imem|RAM~814_combout ))))

	.dataa(\CPU_RISCV|pc [8]),
	.datab(\imem|RAM~805_combout ),
	.datac(\imem|RAM~814_combout ),
	.datad(\imem|RAM~820_combout ),
	.cin(gnd),
	.combout(\imem|RAM~821_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~821 .lut_mask = 16'hF858;
defparam \imem|RAM~821 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y33_N18
cycloneive_lcell_comb \CPU_RISCV|RS1[0]~7 (
// Equation(s):
// \CPU_RISCV|RS1[0]~7_combout  = (\CPU_RISCV|RS1[2]~3_combout  & ((\CPU_RISCV|pc [9] & (\imem|RAM~799_combout )) # (!\CPU_RISCV|pc [9] & ((\imem|RAM~821_combout )))))

	.dataa(\CPU_RISCV|pc [9]),
	.datab(\imem|RAM~799_combout ),
	.datac(\imem|RAM~821_combout ),
	.datad(\CPU_RISCV|RS1[2]~3_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|RS1[0]~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|RS1[0]~7 .lut_mask = 16'hD800;
defparam \CPU_RISCV|RS1[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N24
cycloneive_lcell_comb \imem|RAM~744 (
// Equation(s):
// \imem|RAM~744_combout  = (\CPU_RISCV|pc [3] & ((\CPU_RISCV|pc [2] & ((\CPU_RISCV|pc [8]) # (\CPU_RISCV|pc [4]))) # (!\CPU_RISCV|pc [2] & ((!\CPU_RISCV|pc [4]))))) # (!\CPU_RISCV|pc [3] & (\CPU_RISCV|pc [2] $ (((\CPU_RISCV|pc [8] & \CPU_RISCV|pc [4])))))

	.dataa(\CPU_RISCV|pc [2]),
	.datab(\CPU_RISCV|pc [3]),
	.datac(\CPU_RISCV|pc [8]),
	.datad(\CPU_RISCV|pc [4]),
	.cin(gnd),
	.combout(\imem|RAM~744_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~744 .lut_mask = 16'h9AE6;
defparam \imem|RAM~744 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N14
cycloneive_lcell_comb \imem|RAM~745 (
// Equation(s):
// \imem|RAM~745_combout  = (\CPU_RISCV|pc [8] & ((\CPU_RISCV|pc [4]) # ((!\CPU_RISCV|pc [3] & \CPU_RISCV|pc [2])))) # (!\CPU_RISCV|pc [8] & (\CPU_RISCV|pc [2] & ((\CPU_RISCV|pc [3]) # (!\CPU_RISCV|pc [4]))))

	.dataa(\CPU_RISCV|pc [8]),
	.datab(\CPU_RISCV|pc [4]),
	.datac(\CPU_RISCV|pc [3]),
	.datad(\CPU_RISCV|pc [2]),
	.cin(gnd),
	.combout(\imem|RAM~745_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~745 .lut_mask = 16'hDB88;
defparam \imem|RAM~745 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N28
cycloneive_lcell_comb \imem|RAM~746 (
// Equation(s):
// \imem|RAM~746_combout  = (\CPU_RISCV|pc [3] & (\CPU_RISCV|pc [8] $ (((\CPU_RISCV|pc [2]))))) # (!\CPU_RISCV|pc [3] & ((\CPU_RISCV|pc [4] & (!\CPU_RISCV|pc [8])) # (!\CPU_RISCV|pc [4] & ((\CPU_RISCV|pc [2])))))

	.dataa(\CPU_RISCV|pc [8]),
	.datab(\CPU_RISCV|pc [4]),
	.datac(\CPU_RISCV|pc [3]),
	.datad(\CPU_RISCV|pc [2]),
	.cin(gnd),
	.combout(\imem|RAM~746_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~746 .lut_mask = 16'h57A4;
defparam \imem|RAM~746 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N30
cycloneive_lcell_comb \imem|RAM~747 (
// Equation(s):
// \imem|RAM~747_combout  = (\CPU_RISCV|pc [10] & ((\imem|RAM~745_combout ) # ((\CPU_RISCV|pc [9])))) # (!\CPU_RISCV|pc [10] & (((!\CPU_RISCV|pc [9] & !\imem|RAM~746_combout ))))

	.dataa(\CPU_RISCV|pc [10]),
	.datab(\imem|RAM~745_combout ),
	.datac(\CPU_RISCV|pc [9]),
	.datad(\imem|RAM~746_combout ),
	.cin(gnd),
	.combout(\imem|RAM~747_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~747 .lut_mask = 16'hA8AD;
defparam \imem|RAM~747 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N6
cycloneive_lcell_comb \imem|RAM~748 (
// Equation(s):
// \imem|RAM~748_combout  = (\CPU_RISCV|pc [8]) # ((\CPU_RISCV|pc [3] & ((\CPU_RISCV|pc [2]))) # (!\CPU_RISCV|pc [3] & (\CPU_RISCV|pc [4])))

	.dataa(\CPU_RISCV|pc [4]),
	.datab(\CPU_RISCV|pc [2]),
	.datac(\CPU_RISCV|pc [3]),
	.datad(\CPU_RISCV|pc [8]),
	.cin(gnd),
	.combout(\imem|RAM~748_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~748 .lut_mask = 16'hFFCA;
defparam \imem|RAM~748 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N8
cycloneive_lcell_comb \imem|RAM~749 (
// Equation(s):
// \imem|RAM~749_combout  = (\CPU_RISCV|pc [9] & ((\imem|RAM~747_combout  & ((!\imem|RAM~748_combout ))) # (!\imem|RAM~747_combout  & (\imem|RAM~744_combout )))) # (!\CPU_RISCV|pc [9] & (((\imem|RAM~747_combout ))))

	.dataa(\CPU_RISCV|pc [9]),
	.datab(\imem|RAM~744_combout ),
	.datac(\imem|RAM~747_combout ),
	.datad(\imem|RAM~748_combout ),
	.cin(gnd),
	.combout(\imem|RAM~749_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~749 .lut_mask = 16'h58F8;
defparam \imem|RAM~749 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y29_N12
cycloneive_lcell_comb \imem|RAM~731 (
// Equation(s):
// \imem|RAM~731_combout  = (\CPU_RISCV|pc [3] & (\CPU_RISCV|pc [9] $ (((\CPU_RISCV|pc [4]) # (\CPU_RISCV|pc [2]))))) # (!\CPU_RISCV|pc [3] & ((\CPU_RISCV|pc [4] & ((\CPU_RISCV|pc [9]) # (!\CPU_RISCV|pc [2]))) # (!\CPU_RISCV|pc [4] & (\CPU_RISCV|pc [2]))))

	.dataa(\CPU_RISCV|pc [3]),
	.datab(\CPU_RISCV|pc [4]),
	.datac(\CPU_RISCV|pc [2]),
	.datad(\CPU_RISCV|pc [9]),
	.cin(gnd),
	.combout(\imem|RAM~731_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~731 .lut_mask = 16'h56BC;
defparam \imem|RAM~731 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y29_N16
cycloneive_lcell_comb \imem|RAM~735 (
// Equation(s):
// \imem|RAM~735_combout  = (\CPU_RISCV|pc [4] & ((\CPU_RISCV|pc [2] $ (\CPU_RISCV|pc [9])))) # (!\CPU_RISCV|pc [4] & (\CPU_RISCV|pc [3] & (\CPU_RISCV|pc [2] & \CPU_RISCV|pc [9])))

	.dataa(\CPU_RISCV|pc [3]),
	.datab(\CPU_RISCV|pc [4]),
	.datac(\CPU_RISCV|pc [2]),
	.datad(\CPU_RISCV|pc [9]),
	.cin(gnd),
	.combout(\imem|RAM~735_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~735 .lut_mask = 16'h2CC0;
defparam \imem|RAM~735 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y29_N4
cycloneive_lcell_comb \imem|RAM~733 (
// Equation(s):
// \imem|RAM~733_combout  = (\CPU_RISCV|pc [9] & ((\CPU_RISCV|pc [3] & ((\CPU_RISCV|pc [2]))) # (!\CPU_RISCV|pc [3] & (!\CPU_RISCV|pc [4] & !\CPU_RISCV|pc [2])))) # (!\CPU_RISCV|pc [9] & (\CPU_RISCV|pc [4] & ((\CPU_RISCV|pc [3]) # (\CPU_RISCV|pc [2]))))

	.dataa(\CPU_RISCV|pc [4]),
	.datab(\CPU_RISCV|pc [3]),
	.datac(\CPU_RISCV|pc [2]),
	.datad(\CPU_RISCV|pc [9]),
	.cin(gnd),
	.combout(\imem|RAM~733_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~733 .lut_mask = 16'hC1A8;
defparam \imem|RAM~733 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y29_N18
cycloneive_lcell_comb \imem|RAM~732 (
// Equation(s):
// \imem|RAM~732_combout  = (\CPU_RISCV|pc [4] & (\CPU_RISCV|pc [3] & ((\CPU_RISCV|pc [9]) # (!\CPU_RISCV|pc [2])))) # (!\CPU_RISCV|pc [4] & ((\CPU_RISCV|pc [3] & ((!\CPU_RISCV|pc [9]))) # (!\CPU_RISCV|pc [3] & (\CPU_RISCV|pc [2]))))

	.dataa(\CPU_RISCV|pc [4]),
	.datab(\CPU_RISCV|pc [3]),
	.datac(\CPU_RISCV|pc [2]),
	.datad(\CPU_RISCV|pc [9]),
	.cin(gnd),
	.combout(\imem|RAM~732_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~732 .lut_mask = 16'h985C;
defparam \imem|RAM~732 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y29_N14
cycloneive_lcell_comb \imem|RAM~734 (
// Equation(s):
// \imem|RAM~734_combout  = (\CPU_RISCV|pc [10] & ((\CPU_RISCV|pc [8]) # ((!\imem|RAM~732_combout )))) # (!\CPU_RISCV|pc [10] & (!\CPU_RISCV|pc [8] & (\imem|RAM~733_combout )))

	.dataa(\CPU_RISCV|pc [10]),
	.datab(\CPU_RISCV|pc [8]),
	.datac(\imem|RAM~733_combout ),
	.datad(\imem|RAM~732_combout ),
	.cin(gnd),
	.combout(\imem|RAM~734_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~734 .lut_mask = 16'h98BA;
defparam \imem|RAM~734 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y29_N26
cycloneive_lcell_comb \imem|RAM~736 (
// Equation(s):
// \imem|RAM~736_combout  = (\imem|RAM~734_combout  & (((!\CPU_RISCV|pc [8]) # (!\imem|RAM~735_combout )))) # (!\imem|RAM~734_combout  & (\imem|RAM~731_combout  & ((\CPU_RISCV|pc [8]))))

	.dataa(\imem|RAM~731_combout ),
	.datab(\imem|RAM~735_combout ),
	.datac(\imem|RAM~734_combout ),
	.datad(\CPU_RISCV|pc [8]),
	.cin(gnd),
	.combout(\imem|RAM~736_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~736 .lut_mask = 16'h3AF0;
defparam \imem|RAM~736 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y29_N24
cycloneive_lcell_comb \imem|RAM~739 (
// Equation(s):
// \imem|RAM~739_combout  = (\CPU_RISCV|pc [8] & ((\CPU_RISCV|pc [4] & (!\CPU_RISCV|pc [3])) # (!\CPU_RISCV|pc [4] & ((\CPU_RISCV|pc [3]) # (\CPU_RISCV|pc [2])))))

	.dataa(\CPU_RISCV|pc [4]),
	.datab(\CPU_RISCV|pc [3]),
	.datac(\CPU_RISCV|pc [2]),
	.datad(\CPU_RISCV|pc [8]),
	.cin(gnd),
	.combout(\imem|RAM~739_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~739 .lut_mask = 16'h7600;
defparam \imem|RAM~739 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y29_N2
cycloneive_lcell_comb \imem|RAM~738 (
// Equation(s):
// \imem|RAM~738_combout  = (\CPU_RISCV|pc [3] & (((\CPU_RISCV|pc [8])))) # (!\CPU_RISCV|pc [3] & (\CPU_RISCV|pc [2] $ (((\CPU_RISCV|pc [4] & \CPU_RISCV|pc [8])))))

	.dataa(\CPU_RISCV|pc [4]),
	.datab(\CPU_RISCV|pc [3]),
	.datac(\CPU_RISCV|pc [2]),
	.datad(\CPU_RISCV|pc [8]),
	.cin(gnd),
	.combout(\imem|RAM~738_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~738 .lut_mask = 16'hDE30;
defparam \imem|RAM~738 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y29_N30
cycloneive_lcell_comb \imem|RAM~740 (
// Equation(s):
// \imem|RAM~740_combout  = (\CPU_RISCV|pc [10] & (((\CPU_RISCV|pc [9]) # (!\imem|RAM~738_combout )))) # (!\CPU_RISCV|pc [10] & (\imem|RAM~739_combout  & (!\CPU_RISCV|pc [9])))

	.dataa(\CPU_RISCV|pc [10]),
	.datab(\imem|RAM~739_combout ),
	.datac(\CPU_RISCV|pc [9]),
	.datad(\imem|RAM~738_combout ),
	.cin(gnd),
	.combout(\imem|RAM~740_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~740 .lut_mask = 16'hA4AE;
defparam \imem|RAM~740 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y29_N20
cycloneive_lcell_comb \imem|RAM~741 (
// Equation(s):
// \imem|RAM~741_combout  = (\CPU_RISCV|pc [2] & (\CPU_RISCV|pc [3] $ (\CPU_RISCV|pc [4] $ (\CPU_RISCV|pc [8])))) # (!\CPU_RISCV|pc [2] & (!\CPU_RISCV|pc [3] & (\CPU_RISCV|pc [4] & \CPU_RISCV|pc [8])))

	.dataa(\CPU_RISCV|pc [3]),
	.datab(\CPU_RISCV|pc [4]),
	.datac(\CPU_RISCV|pc [2]),
	.datad(\CPU_RISCV|pc [8]),
	.cin(gnd),
	.combout(\imem|RAM~741_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~741 .lut_mask = 16'h9460;
defparam \imem|RAM~741 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y29_N28
cycloneive_lcell_comb \imem|RAM~737 (
// Equation(s):
// \imem|RAM~737_combout  = (\CPU_RISCV|pc [2] & ((\CPU_RISCV|pc [4] $ (!\CPU_RISCV|pc [8])))) # (!\CPU_RISCV|pc [2] & (\CPU_RISCV|pc [3] & (\CPU_RISCV|pc [4])))

	.dataa(\CPU_RISCV|pc [3]),
	.datab(\CPU_RISCV|pc [4]),
	.datac(\CPU_RISCV|pc [2]),
	.datad(\CPU_RISCV|pc [8]),
	.cin(gnd),
	.combout(\imem|RAM~737_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~737 .lut_mask = 16'hC838;
defparam \imem|RAM~737 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y29_N10
cycloneive_lcell_comb \imem|RAM~742 (
// Equation(s):
// \imem|RAM~742_combout  = (\imem|RAM~740_combout  & (((!\CPU_RISCV|pc [9])) # (!\imem|RAM~741_combout ))) # (!\imem|RAM~740_combout  & (((\CPU_RISCV|pc [9] & \imem|RAM~737_combout ))))

	.dataa(\imem|RAM~740_combout ),
	.datab(\imem|RAM~741_combout ),
	.datac(\CPU_RISCV|pc [9]),
	.datad(\imem|RAM~737_combout ),
	.cin(gnd),
	.combout(\imem|RAM~742_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~742 .lut_mask = 16'h7A2A;
defparam \imem|RAM~742 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y29_N0
cycloneive_lcell_comb \imem|RAM~743 (
// Equation(s):
// \imem|RAM~743_combout  = (\CPU_RISCV|pc [5] & ((\CPU_RISCV|pc [7]) # ((\imem|RAM~736_combout )))) # (!\CPU_RISCV|pc [5] & (!\CPU_RISCV|pc [7] & ((\imem|RAM~742_combout ))))

	.dataa(\CPU_RISCV|pc [5]),
	.datab(\CPU_RISCV|pc [7]),
	.datac(\imem|RAM~736_combout ),
	.datad(\imem|RAM~742_combout ),
	.cin(gnd),
	.combout(\imem|RAM~743_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~743 .lut_mask = 16'hB9A8;
defparam \imem|RAM~743 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N4
cycloneive_lcell_comb \imem|RAM~729 (
// Equation(s):
// \imem|RAM~729_combout  = (!\CPU_RISCV|pc [9] & ((\CPU_RISCV|pc [3] & ((\CPU_RISCV|pc [2]))) # (!\CPU_RISCV|pc [3] & (\CPU_RISCV|pc [4]))))

	.dataa(\CPU_RISCV|pc [9]),
	.datab(\CPU_RISCV|pc [4]),
	.datac(\CPU_RISCV|pc [3]),
	.datad(\CPU_RISCV|pc [2]),
	.cin(gnd),
	.combout(\imem|RAM~729_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~729 .lut_mask = 16'h5404;
defparam \imem|RAM~729 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N20
cycloneive_lcell_comb \imem|RAM~727 (
// Equation(s):
// \imem|RAM~727_combout  = (\CPU_RISCV|pc [9] & (!\CPU_RISCV|pc [3] & ((\CPU_RISCV|pc [2]) # (!\CPU_RISCV|pc [4])))) # (!\CPU_RISCV|pc [9] & ((\CPU_RISCV|pc [4]) # ((\CPU_RISCV|pc [3] & !\CPU_RISCV|pc [2]))))

	.dataa(\CPU_RISCV|pc [9]),
	.datab(\CPU_RISCV|pc [4]),
	.datac(\CPU_RISCV|pc [3]),
	.datad(\CPU_RISCV|pc [2]),
	.cin(gnd),
	.combout(\imem|RAM~727_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~727 .lut_mask = 16'h4E56;
defparam \imem|RAM~727 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N18
cycloneive_lcell_comb \imem|RAM~726 (
// Equation(s):
// \imem|RAM~726_combout  = (\CPU_RISCV|pc [9] & (!\CPU_RISCV|pc [2] & ((\CPU_RISCV|pc [4]) # (!\CPU_RISCV|pc [3])))) # (!\CPU_RISCV|pc [9] & ((\CPU_RISCV|pc [3] & (!\CPU_RISCV|pc [4])) # (!\CPU_RISCV|pc [3] & ((\CPU_RISCV|pc [2])))))

	.dataa(\CPU_RISCV|pc [9]),
	.datab(\CPU_RISCV|pc [4]),
	.datac(\CPU_RISCV|pc [3]),
	.datad(\CPU_RISCV|pc [2]),
	.cin(gnd),
	.combout(\imem|RAM~726_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~726 .lut_mask = 16'h159A;
defparam \imem|RAM~726 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N26
cycloneive_lcell_comb \imem|RAM~728 (
// Equation(s):
// \imem|RAM~728_combout  = (\CPU_RISCV|pc [10] & (((\CPU_RISCV|pc [8]) # (\imem|RAM~726_combout )))) # (!\CPU_RISCV|pc [10] & (!\imem|RAM~727_combout  & (!\CPU_RISCV|pc [8])))

	.dataa(\CPU_RISCV|pc [10]),
	.datab(\imem|RAM~727_combout ),
	.datac(\CPU_RISCV|pc [8]),
	.datad(\imem|RAM~726_combout ),
	.cin(gnd),
	.combout(\imem|RAM~728_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~728 .lut_mask = 16'hABA1;
defparam \imem|RAM~728 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N16
cycloneive_lcell_comb \imem|RAM~725 (
// Equation(s):
// \imem|RAM~725_combout  = (\CPU_RISCV|pc [2] & (!\CPU_RISCV|pc [9])) # (!\CPU_RISCV|pc [2] & ((\CPU_RISCV|pc [4] $ (\CPU_RISCV|pc [3]))))

	.dataa(\CPU_RISCV|pc [9]),
	.datab(\CPU_RISCV|pc [4]),
	.datac(\CPU_RISCV|pc [3]),
	.datad(\CPU_RISCV|pc [2]),
	.cin(gnd),
	.combout(\imem|RAM~725_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~725 .lut_mask = 16'h553C;
defparam \imem|RAM~725 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N10
cycloneive_lcell_comb \imem|RAM~730 (
// Equation(s):
// \imem|RAM~730_combout  = (\CPU_RISCV|pc [8] & ((\imem|RAM~728_combout  & (\imem|RAM~729_combout )) # (!\imem|RAM~728_combout  & ((!\imem|RAM~725_combout ))))) # (!\CPU_RISCV|pc [8] & (((\imem|RAM~728_combout ))))

	.dataa(\CPU_RISCV|pc [8]),
	.datab(\imem|RAM~729_combout ),
	.datac(\imem|RAM~728_combout ),
	.datad(\imem|RAM~725_combout ),
	.cin(gnd),
	.combout(\imem|RAM~730_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~730 .lut_mask = 16'hD0DA;
defparam \imem|RAM~730 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N28
cycloneive_lcell_comb \imem|RAM~750 (
// Equation(s):
// \imem|RAM~750_combout  = (\CPU_RISCV|pc [7] & ((\imem|RAM~743_combout  & (\imem|RAM~749_combout )) # (!\imem|RAM~743_combout  & ((\imem|RAM~730_combout ))))) # (!\CPU_RISCV|pc [7] & (((\imem|RAM~743_combout ))))

	.dataa(\CPU_RISCV|pc [7]),
	.datab(\imem|RAM~749_combout ),
	.datac(\imem|RAM~743_combout ),
	.datad(\imem|RAM~730_combout ),
	.cin(gnd),
	.combout(\imem|RAM~750_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~750 .lut_mask = 16'hDAD0;
defparam \imem|RAM~750 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y33_N18
cycloneive_lcell_comb \imem|RAM~771 (
// Equation(s):
// \imem|RAM~771_combout  = (\CPU_RISCV|pc [2] & (\CPU_RISCV|pc [3] $ (((\CPU_RISCV|pc [5]) # (!\CPU_RISCV|pc [4]))))) # (!\CPU_RISCV|pc [2] & (\CPU_RISCV|pc [5] & ((!\CPU_RISCV|pc [4]) # (!\CPU_RISCV|pc [3]))))

	.dataa(\CPU_RISCV|pc [2]),
	.datab(\CPU_RISCV|pc [3]),
	.datac(\CPU_RISCV|pc [5]),
	.datad(\CPU_RISCV|pc [4]),
	.cin(gnd),
	.combout(\imem|RAM~771_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~771 .lut_mask = 16'h3872;
defparam \imem|RAM~771 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y33_N28
cycloneive_lcell_comb \imem|RAM~770 (
// Equation(s):
// \imem|RAM~770_combout  = (\CPU_RISCV|pc [3] & ((\CPU_RISCV|pc [5] & ((!\CPU_RISCV|pc [4]))) # (!\CPU_RISCV|pc [5] & ((\CPU_RISCV|pc [2]) # (\CPU_RISCV|pc [4]))))) # (!\CPU_RISCV|pc [3] & (\CPU_RISCV|pc [2] & ((\CPU_RISCV|pc [5]) # (\CPU_RISCV|pc [4]))))

	.dataa(\CPU_RISCV|pc [2]),
	.datab(\CPU_RISCV|pc [3]),
	.datac(\CPU_RISCV|pc [5]),
	.datad(\CPU_RISCV|pc [4]),
	.cin(gnd),
	.combout(\imem|RAM~770_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~770 .lut_mask = 16'h2EE8;
defparam \imem|RAM~770 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y33_N12
cycloneive_lcell_comb \imem|RAM~772 (
// Equation(s):
// \imem|RAM~772_combout  = (\CPU_RISCV|pc [7] & (((\CPU_RISCV|pc [8]) # (!\imem|RAM~770_combout )))) # (!\CPU_RISCV|pc [7] & (!\imem|RAM~771_combout  & (!\CPU_RISCV|pc [8])))

	.dataa(\CPU_RISCV|pc [7]),
	.datab(\imem|RAM~771_combout ),
	.datac(\CPU_RISCV|pc [8]),
	.datad(\imem|RAM~770_combout ),
	.cin(gnd),
	.combout(\imem|RAM~772_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~772 .lut_mask = 16'hA1AB;
defparam \imem|RAM~772 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y33_N30
cycloneive_lcell_comb \imem|RAM~773 (
// Equation(s):
// \imem|RAM~773_combout  = (!\CPU_RISCV|pc [4] & (!\CPU_RISCV|pc [5] & (\CPU_RISCV|pc [2] $ (\CPU_RISCV|pc [3]))))

	.dataa(\CPU_RISCV|pc [2]),
	.datab(\CPU_RISCV|pc [4]),
	.datac(\CPU_RISCV|pc [5]),
	.datad(\CPU_RISCV|pc [3]),
	.cin(gnd),
	.combout(\imem|RAM~773_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~773 .lut_mask = 16'h0102;
defparam \imem|RAM~773 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y34_N20
cycloneive_lcell_comb \imem|RAM~769 (
// Equation(s):
// \imem|RAM~769_combout  = (\CPU_RISCV|pc [2] & (\CPU_RISCV|pc [5] $ (((!\CPU_RISCV|pc [3]) # (!\CPU_RISCV|pc [4]))))) # (!\CPU_RISCV|pc [2] & (((\CPU_RISCV|pc [3]))))

	.dataa(\CPU_RISCV|pc [5]),
	.datab(\CPU_RISCV|pc [4]),
	.datac(\CPU_RISCV|pc [3]),
	.datad(\CPU_RISCV|pc [2]),
	.cin(gnd),
	.combout(\imem|RAM~769_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~769 .lut_mask = 16'h95F0;
defparam \imem|RAM~769 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y33_N4
cycloneive_lcell_comb \imem|RAM~774 (
// Equation(s):
// \imem|RAM~774_combout  = (\imem|RAM~772_combout  & (((\imem|RAM~773_combout )) # (!\CPU_RISCV|pc [8]))) # (!\imem|RAM~772_combout  & (\CPU_RISCV|pc [8] & ((!\imem|RAM~769_combout ))))

	.dataa(\imem|RAM~772_combout ),
	.datab(\CPU_RISCV|pc [8]),
	.datac(\imem|RAM~773_combout ),
	.datad(\imem|RAM~769_combout ),
	.cin(gnd),
	.combout(\imem|RAM~774_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~774 .lut_mask = 16'hA2E6;
defparam \imem|RAM~774 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y33_N24
cycloneive_lcell_comb \imem|RAM~757 (
// Equation(s):
// \imem|RAM~757_combout  = (\CPU_RISCV|pc [7] & ((\CPU_RISCV|pc [3] & (!\CPU_RISCV|pc [5] & \CPU_RISCV|pc [4])) # (!\CPU_RISCV|pc [3] & ((!\CPU_RISCV|pc [4]))))) # (!\CPU_RISCV|pc [7] & (((\CPU_RISCV|pc [5]))))

	.dataa(\CPU_RISCV|pc [3]),
	.datab(\CPU_RISCV|pc [5]),
	.datac(\CPU_RISCV|pc [7]),
	.datad(\CPU_RISCV|pc [4]),
	.cin(gnd),
	.combout(\imem|RAM~757_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~757 .lut_mask = 16'h2C5C;
defparam \imem|RAM~757 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y33_N2
cycloneive_lcell_comb \imem|RAM~758 (
// Equation(s):
// \imem|RAM~758_combout  = (\CPU_RISCV|pc [4] & (!\CPU_RISCV|pc [7] & (\CPU_RISCV|pc [3] $ (!\CPU_RISCV|pc [5])))) # (!\CPU_RISCV|pc [4] & (((!\CPU_RISCV|pc [3] & \CPU_RISCV|pc [5]))))

	.dataa(\CPU_RISCV|pc [7]),
	.datab(\CPU_RISCV|pc [3]),
	.datac(\CPU_RISCV|pc [4]),
	.datad(\CPU_RISCV|pc [5]),
	.cin(gnd),
	.combout(\imem|RAM~758_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~758 .lut_mask = 16'h4310;
defparam \imem|RAM~758 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y33_N8
cycloneive_lcell_comb \imem|RAM~759 (
// Equation(s):
// \imem|RAM~759_combout  = (\CPU_RISCV|pc [3] & (((!\CPU_RISCV|pc [7] & !\CPU_RISCV|pc [5])) # (!\CPU_RISCV|pc [4]))) # (!\CPU_RISCV|pc [3] & (((\CPU_RISCV|pc [4]) # (\CPU_RISCV|pc [5]))))

	.dataa(\CPU_RISCV|pc [7]),
	.datab(\CPU_RISCV|pc [3]),
	.datac(\CPU_RISCV|pc [4]),
	.datad(\CPU_RISCV|pc [5]),
	.cin(gnd),
	.combout(\imem|RAM~759_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~759 .lut_mask = 16'h3F7C;
defparam \imem|RAM~759 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y33_N14
cycloneive_lcell_comb \imem|RAM~760 (
// Equation(s):
// \imem|RAM~760_combout  = (\CPU_RISCV|pc [2] & (((\CPU_RISCV|pc [8])) # (!\imem|RAM~758_combout ))) # (!\CPU_RISCV|pc [2] & (((!\imem|RAM~759_combout  & !\CPU_RISCV|pc [8]))))

	.dataa(\CPU_RISCV|pc [2]),
	.datab(\imem|RAM~758_combout ),
	.datac(\imem|RAM~759_combout ),
	.datad(\CPU_RISCV|pc [8]),
	.cin(gnd),
	.combout(\imem|RAM~760_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~760 .lut_mask = 16'hAA27;
defparam \imem|RAM~760 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y33_N16
cycloneive_lcell_comb \imem|RAM~761 (
// Equation(s):
// \imem|RAM~761_combout  = (\CPU_RISCV|pc [7] & (\CPU_RISCV|pc [4] & (\CPU_RISCV|pc [3] $ (\CPU_RISCV|pc [5])))) # (!\CPU_RISCV|pc [7] & ((\CPU_RISCV|pc [3] & (\CPU_RISCV|pc [5] $ (!\CPU_RISCV|pc [4]))) # (!\CPU_RISCV|pc [3] & ((\CPU_RISCV|pc [5]) # 
// (\CPU_RISCV|pc [4])))))

	.dataa(\CPU_RISCV|pc [7]),
	.datab(\CPU_RISCV|pc [3]),
	.datac(\CPU_RISCV|pc [5]),
	.datad(\CPU_RISCV|pc [4]),
	.cin(gnd),
	.combout(\imem|RAM~761_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~761 .lut_mask = 16'h7914;
defparam \imem|RAM~761 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y33_N22
cycloneive_lcell_comb \imem|RAM~762 (
// Equation(s):
// \imem|RAM~762_combout  = (\CPU_RISCV|pc [8] & ((\imem|RAM~760_combout  & ((\imem|RAM~761_combout ))) # (!\imem|RAM~760_combout  & (\imem|RAM~757_combout )))) # (!\CPU_RISCV|pc [8] & (((\imem|RAM~760_combout ))))

	.dataa(\CPU_RISCV|pc [8]),
	.datab(\imem|RAM~757_combout ),
	.datac(\imem|RAM~760_combout ),
	.datad(\imem|RAM~761_combout ),
	.cin(gnd),
	.combout(\imem|RAM~762_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~762 .lut_mask = 16'hF858;
defparam \imem|RAM~762 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y34_N30
cycloneive_lcell_comb \imem|RAM~766 (
// Equation(s):
// \imem|RAM~766_combout  = (\CPU_RISCV|pc [5] & ((\CPU_RISCV|pc [2] $ (!\CPU_RISCV|pc [4])) # (!\CPU_RISCV|pc [3]))) # (!\CPU_RISCV|pc [5] & (((\CPU_RISCV|pc [4]) # (\CPU_RISCV|pc [3]))))

	.dataa(\CPU_RISCV|pc [5]),
	.datab(\CPU_RISCV|pc [2]),
	.datac(\CPU_RISCV|pc [4]),
	.datad(\CPU_RISCV|pc [3]),
	.cin(gnd),
	.combout(\imem|RAM~766_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~766 .lut_mask = 16'hD7FA;
defparam \imem|RAM~766 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y33_N24
cycloneive_lcell_comb \imem|RAM~764 (
// Equation(s):
// \imem|RAM~764_combout  = (\CPU_RISCV|pc [2] & ((\CPU_RISCV|pc [3]) # (\CPU_RISCV|pc [4] $ (!\CPU_RISCV|pc [5])))) # (!\CPU_RISCV|pc [2] & (\CPU_RISCV|pc [3] & (\CPU_RISCV|pc [4] & \CPU_RISCV|pc [5])))

	.dataa(\CPU_RISCV|pc [2]),
	.datab(\CPU_RISCV|pc [3]),
	.datac(\CPU_RISCV|pc [4]),
	.datad(\CPU_RISCV|pc [5]),
	.cin(gnd),
	.combout(\imem|RAM~764_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~764 .lut_mask = 16'hE88A;
defparam \imem|RAM~764 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y33_N6
cycloneive_lcell_comb \imem|RAM~765 (
// Equation(s):
// \imem|RAM~765_combout  = (\CPU_RISCV|pc [8] & ((\CPU_RISCV|pc [7] & ((!\imem|RAM~764_combout ))) # (!\CPU_RISCV|pc [7] & (!\imem|RAM~763_combout ))))

	.dataa(\CPU_RISCV|pc [7]),
	.datab(\CPU_RISCV|pc [8]),
	.datac(\imem|RAM~763_combout ),
	.datad(\imem|RAM~764_combout ),
	.cin(gnd),
	.combout(\imem|RAM~765_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~765 .lut_mask = 16'h048C;
defparam \imem|RAM~765 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y33_N0
cycloneive_lcell_comb \imem|RAM~767 (
// Equation(s):
// \imem|RAM~767_combout  = (\imem|RAM~765_combout ) # ((\CPU_RISCV|pc [7] & (!\CPU_RISCV|pc [8] & !\imem|RAM~766_combout )))

	.dataa(\CPU_RISCV|pc [7]),
	.datab(\CPU_RISCV|pc [8]),
	.datac(\imem|RAM~766_combout ),
	.datad(\imem|RAM~765_combout ),
	.cin(gnd),
	.combout(\imem|RAM~767_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~767 .lut_mask = 16'hFF02;
defparam \imem|RAM~767 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y33_N26
cycloneive_lcell_comb \imem|RAM~768 (
// Equation(s):
// \imem|RAM~768_combout  = (\CPU_RISCV|pc [9] & (\CPU_RISCV|pc [10])) # (!\CPU_RISCV|pc [9] & ((\CPU_RISCV|pc [10] & (\imem|RAM~762_combout )) # (!\CPU_RISCV|pc [10] & ((\imem|RAM~767_combout )))))

	.dataa(\CPU_RISCV|pc [9]),
	.datab(\CPU_RISCV|pc [10]),
	.datac(\imem|RAM~762_combout ),
	.datad(\imem|RAM~767_combout ),
	.cin(gnd),
	.combout(\imem|RAM~768_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~768 .lut_mask = 16'hD9C8;
defparam \imem|RAM~768 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y34_N12
cycloneive_lcell_comb \imem|RAM~755 (
// Equation(s):
// \imem|RAM~755_combout  = (\CPU_RISCV|pc [2] & (((!\CPU_RISCV|pc [4])))) # (!\CPU_RISCV|pc [2] & ((\CPU_RISCV|pc [5] & ((\CPU_RISCV|pc [4]) # (\CPU_RISCV|pc [8]))) # (!\CPU_RISCV|pc [5] & (\CPU_RISCV|pc [4] & \CPU_RISCV|pc [8]))))

	.dataa(\CPU_RISCV|pc [5]),
	.datab(\CPU_RISCV|pc [2]),
	.datac(\CPU_RISCV|pc [4]),
	.datad(\CPU_RISCV|pc [8]),
	.cin(gnd),
	.combout(\imem|RAM~755_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~755 .lut_mask = 16'h3E2C;
defparam \imem|RAM~755 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y30_N30
cycloneive_lcell_comb \imem|RAM~752 (
// Equation(s):
// \imem|RAM~752_combout  = (\CPU_RISCV|pc [8] & (\CPU_RISCV|pc [2] & (\CPU_RISCV|pc [5] $ (!\CPU_RISCV|pc [4])))) # (!\CPU_RISCV|pc [8] & ((\CPU_RISCV|pc [5] & (!\CPU_RISCV|pc [4] & !\CPU_RISCV|pc [2])) # (!\CPU_RISCV|pc [5] & (\CPU_RISCV|pc [4]))))

	.dataa(\CPU_RISCV|pc [5]),
	.datab(\CPU_RISCV|pc [4]),
	.datac(\CPU_RISCV|pc [8]),
	.datad(\CPU_RISCV|pc [2]),
	.cin(gnd),
	.combout(\imem|RAM~752_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~752 .lut_mask = 16'h9406;
defparam \imem|RAM~752 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y30_N20
cycloneive_lcell_comb \imem|RAM~753 (
// Equation(s):
// \imem|RAM~753_combout  = (\CPU_RISCV|pc [5] & ((\CPU_RISCV|pc [4] & (\CPU_RISCV|pc [8] & !\CPU_RISCV|pc [2])) # (!\CPU_RISCV|pc [4] & ((\CPU_RISCV|pc [2]))))) # (!\CPU_RISCV|pc [5] & ((\CPU_RISCV|pc [4]) # ((\CPU_RISCV|pc [8]))))

	.dataa(\CPU_RISCV|pc [5]),
	.datab(\CPU_RISCV|pc [4]),
	.datac(\CPU_RISCV|pc [8]),
	.datad(\CPU_RISCV|pc [2]),
	.cin(gnd),
	.combout(\imem|RAM~753_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~753 .lut_mask = 16'h76D4;
defparam \imem|RAM~753 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y30_N6
cycloneive_lcell_comb \imem|RAM~754 (
// Equation(s):
// \imem|RAM~754_combout  = (\CPU_RISCV|pc [7] & (\CPU_RISCV|pc [3])) # (!\CPU_RISCV|pc [7] & ((\CPU_RISCV|pc [3] & (!\imem|RAM~752_combout )) # (!\CPU_RISCV|pc [3] & ((!\imem|RAM~753_combout )))))

	.dataa(\CPU_RISCV|pc [7]),
	.datab(\CPU_RISCV|pc [3]),
	.datac(\imem|RAM~752_combout ),
	.datad(\imem|RAM~753_combout ),
	.cin(gnd),
	.combout(\imem|RAM~754_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~754 .lut_mask = 16'h8C9D;
defparam \imem|RAM~754 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y30_N16
cycloneive_lcell_comb \imem|RAM~751 (
// Equation(s):
// \imem|RAM~751_combout  = (\CPU_RISCV|pc [8] & (((\CPU_RISCV|pc [2]) # (!\CPU_RISCV|pc [4])) # (!\CPU_RISCV|pc [5]))) # (!\CPU_RISCV|pc [8] & ((\CPU_RISCV|pc [5]) # ((!\CPU_RISCV|pc [2] & \CPU_RISCV|pc [4]))))

	.dataa(\CPU_RISCV|pc [8]),
	.datab(\CPU_RISCV|pc [5]),
	.datac(\CPU_RISCV|pc [2]),
	.datad(\CPU_RISCV|pc [4]),
	.cin(gnd),
	.combout(\imem|RAM~751_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~751 .lut_mask = 16'hE7EE;
defparam \imem|RAM~751 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y33_N20
cycloneive_lcell_comb \imem|RAM~756 (
// Equation(s):
// \imem|RAM~756_combout  = (\CPU_RISCV|pc [7] & ((\imem|RAM~754_combout  & (\imem|RAM~755_combout )) # (!\imem|RAM~754_combout  & ((!\imem|RAM~751_combout ))))) # (!\CPU_RISCV|pc [7] & (((\imem|RAM~754_combout ))))

	.dataa(\CPU_RISCV|pc [7]),
	.datab(\imem|RAM~755_combout ),
	.datac(\imem|RAM~754_combout ),
	.datad(\imem|RAM~751_combout ),
	.cin(gnd),
	.combout(\imem|RAM~756_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~756 .lut_mask = 16'hD0DA;
defparam \imem|RAM~756 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y33_N10
cycloneive_lcell_comb \imem|RAM~775 (
// Equation(s):
// \imem|RAM~775_combout  = (\CPU_RISCV|pc [9] & ((\imem|RAM~768_combout  & (\imem|RAM~774_combout )) # (!\imem|RAM~768_combout  & ((\imem|RAM~756_combout ))))) # (!\CPU_RISCV|pc [9] & (((\imem|RAM~768_combout ))))

	.dataa(\CPU_RISCV|pc [9]),
	.datab(\imem|RAM~774_combout ),
	.datac(\imem|RAM~768_combout ),
	.datad(\imem|RAM~756_combout ),
	.cin(gnd),
	.combout(\imem|RAM~775_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~775 .lut_mask = 16'hDAD0;
defparam \imem|RAM~775 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N22
cycloneive_lcell_comb \CPU_RISCV|RS1[1]~6 (
// Equation(s):
// \CPU_RISCV|RS1[1]~6_combout  = (\CPU_RISCV|RS1[2]~3_combout  & ((\CPU_RISCV|pc [6] & (\imem|RAM~750_combout )) # (!\CPU_RISCV|pc [6] & ((\imem|RAM~775_combout )))))

	.dataa(\CPU_RISCV|pc [6]),
	.datab(\imem|RAM~750_combout ),
	.datac(\imem|RAM~775_combout ),
	.datad(\CPU_RISCV|RS1[2]~3_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|RS1[1]~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|RS1[1]~6 .lut_mask = 16'hD800;
defparam \CPU_RISCV|RS1[1]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y33_N0
cycloneive_lcell_comb \CPU_RISCV|regs|Equal0~0 (
// Equation(s):
// \CPU_RISCV|regs|Equal0~0_combout  = (!\CPU_RISCV|RS1[0]~7_combout  & !\CPU_RISCV|RS1[1]~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_RISCV|RS1[0]~7_combout ),
	.datad(\CPU_RISCV|RS1[1]~6_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|Equal0~0 .lut_mask = 16'h000F;
defparam \CPU_RISCV|regs|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N0
cycloneive_lcell_comb \imem|RAM~1227 (
// Equation(s):
// \imem|RAM~1227_combout  = (\imem|RAM~297_combout  & (!\CPU_RISCV|pc [9] & (!\CPU_RISCV|pc [10] & !\CPU_RISCV|pc [7])))

	.dataa(\imem|RAM~297_combout ),
	.datab(\CPU_RISCV|pc [9]),
	.datac(\CPU_RISCV|pc [10]),
	.datad(\CPU_RISCV|pc [7]),
	.cin(gnd),
	.combout(\imem|RAM~1227_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~1227 .lut_mask = 16'h0002;
defparam \imem|RAM~1227 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N6
cycloneive_lcell_comb \imem|RAM~1228 (
// Equation(s):
// \imem|RAM~1228_combout  = (\imem|RAM~333_combout  & (\CPU_RISCV|pc [8] & (\CPU_RISCV|pc [6] & \imem|RAM~1227_combout )))

	.dataa(\imem|RAM~333_combout ),
	.datab(\CPU_RISCV|pc [8]),
	.datac(\CPU_RISCV|pc [6]),
	.datad(\imem|RAM~1227_combout ),
	.cin(gnd),
	.combout(\imem|RAM~1228_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~1228 .lut_mask = 16'h8000;
defparam \imem|RAM~1228 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y37_N6
cycloneive_lcell_comb \CPU_RISCV|RS1[4]~8 (
// Equation(s):
// \CPU_RISCV|RS1[4]~8_combout  = (!\CPU_RISCV|RS1~2_combout  & \imem|RAM~1228_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_RISCV|RS1~2_combout ),
	.datad(\imem|RAM~1228_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|RS1[4]~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|RS1[4]~8 .lut_mask = 16'h0F00;
defparam \CPU_RISCV|RS1[4]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y33_N0
cycloneive_lcell_comb \CPU_RISCV|regs|Equal0~1 (
// Equation(s):
// \CPU_RISCV|regs|Equal0~1_combout  = (!\CPU_RISCV|RS1[3]~5_combout  & (!\CPU_RISCV|RS1[2]~4_combout  & (\CPU_RISCV|regs|Equal0~0_combout  & !\CPU_RISCV|RS1[4]~8_combout )))

	.dataa(\CPU_RISCV|RS1[3]~5_combout ),
	.datab(\CPU_RISCV|RS1[2]~4_combout ),
	.datac(\CPU_RISCV|regs|Equal0~0_combout ),
	.datad(\CPU_RISCV|RS1[4]~8_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|Equal0~1 .lut_mask = 16'h0010;
defparam \CPU_RISCV|regs|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N0
cycloneive_lcell_comb \imem|RAM~619 (
// Equation(s):
// \imem|RAM~619_combout  = (\CPU_RISCV|pc [3] & (!\CPU_RISCV|pc [7] & (\CPU_RISCV|pc [10] $ (!\CPU_RISCV|pc [6])))) # (!\CPU_RISCV|pc [3] & (\CPU_RISCV|pc [7] & (!\CPU_RISCV|pc [10] & \CPU_RISCV|pc [6])))

	.dataa(\CPU_RISCV|pc [3]),
	.datab(\CPU_RISCV|pc [7]),
	.datac(\CPU_RISCV|pc [10]),
	.datad(\CPU_RISCV|pc [6]),
	.cin(gnd),
	.combout(\imem|RAM~619_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~619 .lut_mask = 16'h2402;
defparam \imem|RAM~619 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N8
cycloneive_lcell_comb \imem|RAM~615 (
// Equation(s):
// \imem|RAM~615_combout  = (\CPU_RISCV|pc [10] & (!\CPU_RISCV|pc [7] & \CPU_RISCV|pc [6])) # (!\CPU_RISCV|pc [10] & (\CPU_RISCV|pc [7] & !\CPU_RISCV|pc [6]))

	.dataa(\CPU_RISCV|pc [10]),
	.datab(gnd),
	.datac(\CPU_RISCV|pc [7]),
	.datad(\CPU_RISCV|pc [6]),
	.cin(gnd),
	.combout(\imem|RAM~615_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~615 .lut_mask = 16'h0A50;
defparam \imem|RAM~615 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N14
cycloneive_lcell_comb \imem|RAM~616 (
// Equation(s):
// \imem|RAM~616_combout  = (\CPU_RISCV|pc [10] & (\CPU_RISCV|pc [7] $ (((!\CPU_RISCV|pc [6]))))) # (!\CPU_RISCV|pc [10] & ((\CPU_RISCV|pc [7] & (!\CPU_RISCV|pc [3] & !\CPU_RISCV|pc [6])) # (!\CPU_RISCV|pc [7] & (\CPU_RISCV|pc [3] & \CPU_RISCV|pc [6]))))

	.dataa(\CPU_RISCV|pc [10]),
	.datab(\CPU_RISCV|pc [7]),
	.datac(\CPU_RISCV|pc [3]),
	.datad(\CPU_RISCV|pc [6]),
	.cin(gnd),
	.combout(\imem|RAM~616_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~616 .lut_mask = 16'h9826;
defparam \imem|RAM~616 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N24
cycloneive_lcell_comb \imem|RAM~617 (
// Equation(s):
// \imem|RAM~617_combout  = \CPU_RISCV|pc [7] $ (((\CPU_RISCV|pc [10] & ((\CPU_RISCV|pc [6]) # (!\CPU_RISCV|pc [3]))) # (!\CPU_RISCV|pc [10] & (\CPU_RISCV|pc [3]))))

	.dataa(\CPU_RISCV|pc [10]),
	.datab(\CPU_RISCV|pc [7]),
	.datac(\CPU_RISCV|pc [3]),
	.datad(\CPU_RISCV|pc [6]),
	.cin(gnd),
	.combout(\imem|RAM~617_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~617 .lut_mask = 16'h3696;
defparam \imem|RAM~617 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N6
cycloneive_lcell_comb \imem|RAM~618 (
// Equation(s):
// \imem|RAM~618_combout  = (\CPU_RISCV|pc [4] & ((\CPU_RISCV|pc [9]) # ((\imem|RAM~616_combout )))) # (!\CPU_RISCV|pc [4] & (!\CPU_RISCV|pc [9] & ((\imem|RAM~617_combout ))))

	.dataa(\CPU_RISCV|pc [4]),
	.datab(\CPU_RISCV|pc [9]),
	.datac(\imem|RAM~616_combout ),
	.datad(\imem|RAM~617_combout ),
	.cin(gnd),
	.combout(\imem|RAM~618_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~618 .lut_mask = 16'hB9A8;
defparam \imem|RAM~618 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N10
cycloneive_lcell_comb \imem|RAM~620 (
// Equation(s):
// \imem|RAM~620_combout  = (\CPU_RISCV|pc [9] & ((\imem|RAM~618_combout  & (\imem|RAM~619_combout )) # (!\imem|RAM~618_combout  & ((\imem|RAM~615_combout ))))) # (!\CPU_RISCV|pc [9] & (((\imem|RAM~618_combout ))))

	.dataa(\CPU_RISCV|pc [9]),
	.datab(\imem|RAM~619_combout ),
	.datac(\imem|RAM~615_combout ),
	.datad(\imem|RAM~618_combout ),
	.cin(gnd),
	.combout(\imem|RAM~620_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~620 .lut_mask = 16'hDDA0;
defparam \imem|RAM~620 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N6
cycloneive_lcell_comb \imem|RAM~600 (
// Equation(s):
// \imem|RAM~600_combout  = (\CPU_RISCV|pc [9] & (!\CPU_RISCV|pc [10] & (\CPU_RISCV|pc [4] & !\CPU_RISCV|pc [7]))) # (!\CPU_RISCV|pc [9] & (\CPU_RISCV|pc [10] & (\CPU_RISCV|pc [4] $ (\CPU_RISCV|pc [7]))))

	.dataa(\CPU_RISCV|pc [9]),
	.datab(\CPU_RISCV|pc [10]),
	.datac(\CPU_RISCV|pc [4]),
	.datad(\CPU_RISCV|pc [7]),
	.cin(gnd),
	.combout(\imem|RAM~600_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~600 .lut_mask = 16'h0460;
defparam \imem|RAM~600 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N22
cycloneive_lcell_comb \imem|RAM~596 (
// Equation(s):
// \imem|RAM~596_combout  = (\CPU_RISCV|pc [10]) # ((\CPU_RISCV|pc [9] & ((\CPU_RISCV|pc [4]) # (!\CPU_RISCV|pc [7]))) # (!\CPU_RISCV|pc [9] & (\CPU_RISCV|pc [4] $ (\CPU_RISCV|pc [7]))))

	.dataa(\CPU_RISCV|pc [9]),
	.datab(\CPU_RISCV|pc [10]),
	.datac(\CPU_RISCV|pc [4]),
	.datad(\CPU_RISCV|pc [7]),
	.cin(gnd),
	.combout(\imem|RAM~596_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~596 .lut_mask = 16'hEDFE;
defparam \imem|RAM~596 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N30
cycloneive_lcell_comb \imem|RAM~598 (
// Equation(s):
// \imem|RAM~598_combout  = (\CPU_RISCV|pc [9] & (!\CPU_RISCV|pc [7] & (\CPU_RISCV|pc [10] & \CPU_RISCV|pc [4])))

	.dataa(\CPU_RISCV|pc [9]),
	.datab(\CPU_RISCV|pc [7]),
	.datac(\CPU_RISCV|pc [10]),
	.datad(\CPU_RISCV|pc [4]),
	.cin(gnd),
	.combout(\imem|RAM~598_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~598 .lut_mask = 16'h2000;
defparam \imem|RAM~598 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N0
cycloneive_lcell_comb \imem|RAM~597 (
// Equation(s):
// \imem|RAM~597_combout  = (\CPU_RISCV|pc [9] & (\CPU_RISCV|pc [10] & ((!\CPU_RISCV|pc [7])))) # (!\CPU_RISCV|pc [9] & (\CPU_RISCV|pc [7] & (\CPU_RISCV|pc [10] $ (!\CPU_RISCV|pc [4]))))

	.dataa(\CPU_RISCV|pc [9]),
	.datab(\CPU_RISCV|pc [10]),
	.datac(\CPU_RISCV|pc [4]),
	.datad(\CPU_RISCV|pc [7]),
	.cin(gnd),
	.combout(\imem|RAM~597_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~597 .lut_mask = 16'h4188;
defparam \imem|RAM~597 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N28
cycloneive_lcell_comb \imem|RAM~599 (
// Equation(s):
// \imem|RAM~599_combout  = (\CPU_RISCV|pc [3] & ((\CPU_RISCV|pc [6]) # ((\imem|RAM~597_combout )))) # (!\CPU_RISCV|pc [3] & (!\CPU_RISCV|pc [6] & (\imem|RAM~598_combout )))

	.dataa(\CPU_RISCV|pc [3]),
	.datab(\CPU_RISCV|pc [6]),
	.datac(\imem|RAM~598_combout ),
	.datad(\imem|RAM~597_combout ),
	.cin(gnd),
	.combout(\imem|RAM~599_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~599 .lut_mask = 16'hBA98;
defparam \imem|RAM~599 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N8
cycloneive_lcell_comb \imem|RAM~601 (
// Equation(s):
// \imem|RAM~601_combout  = (\CPU_RISCV|pc [6] & ((\imem|RAM~599_combout  & (\imem|RAM~600_combout )) # (!\imem|RAM~599_combout  & ((!\imem|RAM~596_combout ))))) # (!\CPU_RISCV|pc [6] & (((\imem|RAM~599_combout ))))

	.dataa(\imem|RAM~600_combout ),
	.datab(\CPU_RISCV|pc [6]),
	.datac(\imem|RAM~596_combout ),
	.datad(\imem|RAM~599_combout ),
	.cin(gnd),
	.combout(\imem|RAM~601_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~601 .lut_mask = 16'hBB0C;
defparam \imem|RAM~601 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N24
cycloneive_lcell_comb \imem|RAM~612 (
// Equation(s):
// \imem|RAM~612_combout  = (\CPU_RISCV|pc [10] & ((\CPU_RISCV|pc [9] & ((\CPU_RISCV|pc [3]))) # (!\CPU_RISCV|pc [9] & (\CPU_RISCV|pc [7] & !\CPU_RISCV|pc [3])))) # (!\CPU_RISCV|pc [10] & ((\CPU_RISCV|pc [9] & (!\CPU_RISCV|pc [7])) # (!\CPU_RISCV|pc [9] & 
// ((\CPU_RISCV|pc [3])))))

	.dataa(\CPU_RISCV|pc [10]),
	.datab(\CPU_RISCV|pc [7]),
	.datac(\CPU_RISCV|pc [9]),
	.datad(\CPU_RISCV|pc [3]),
	.cin(gnd),
	.combout(\imem|RAM~612_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~612 .lut_mask = 16'hB518;
defparam \imem|RAM~612 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N16
cycloneive_lcell_comb \imem|RAM~608 (
// Equation(s):
// \imem|RAM~608_combout  = (!\CPU_RISCV|pc [9] & ((\CPU_RISCV|pc [10] & (!\CPU_RISCV|pc [7])) # (!\CPU_RISCV|pc [10] & (\CPU_RISCV|pc [7] & !\CPU_RISCV|pc [3]))))

	.dataa(\CPU_RISCV|pc [10]),
	.datab(\CPU_RISCV|pc [7]),
	.datac(\CPU_RISCV|pc [9]),
	.datad(\CPU_RISCV|pc [3]),
	.cin(gnd),
	.combout(\imem|RAM~608_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~608 .lut_mask = 16'h0206;
defparam \imem|RAM~608 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N4
cycloneive_lcell_comb \imem|RAM~610 (
// Equation(s):
// \imem|RAM~610_combout  = (\CPU_RISCV|pc [10] & ((\CPU_RISCV|pc [7]) # ((!\CPU_RISCV|pc [9] & !\CPU_RISCV|pc [3])))) # (!\CPU_RISCV|pc [10] & (\CPU_RISCV|pc [7] & (!\CPU_RISCV|pc [9] & !\CPU_RISCV|pc [3])))

	.dataa(\CPU_RISCV|pc [10]),
	.datab(\CPU_RISCV|pc [7]),
	.datac(\CPU_RISCV|pc [9]),
	.datad(\CPU_RISCV|pc [3]),
	.cin(gnd),
	.combout(\imem|RAM~610_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~610 .lut_mask = 16'h888E;
defparam \imem|RAM~610 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N2
cycloneive_lcell_comb \imem|RAM~609 (
// Equation(s):
// \imem|RAM~609_combout  = (\CPU_RISCV|pc [3] & (\CPU_RISCV|pc [10] $ (((\CPU_RISCV|pc [9]))))) # (!\CPU_RISCV|pc [3] & ((\CPU_RISCV|pc [7] & (!\CPU_RISCV|pc [10])) # (!\CPU_RISCV|pc [7] & ((\CPU_RISCV|pc [9])))))

	.dataa(\CPU_RISCV|pc [10]),
	.datab(\CPU_RISCV|pc [7]),
	.datac(\CPU_RISCV|pc [9]),
	.datad(\CPU_RISCV|pc [3]),
	.cin(gnd),
	.combout(\imem|RAM~609_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~609 .lut_mask = 16'h5A74;
defparam \imem|RAM~609 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N6
cycloneive_lcell_comb \imem|RAM~611 (
// Equation(s):
// \imem|RAM~611_combout  = (\CPU_RISCV|pc [4] & ((\CPU_RISCV|pc [6]) # ((\imem|RAM~609_combout )))) # (!\CPU_RISCV|pc [4] & (!\CPU_RISCV|pc [6] & (\imem|RAM~610_combout )))

	.dataa(\CPU_RISCV|pc [4]),
	.datab(\CPU_RISCV|pc [6]),
	.datac(\imem|RAM~610_combout ),
	.datad(\imem|RAM~609_combout ),
	.cin(gnd),
	.combout(\imem|RAM~611_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~611 .lut_mask = 16'hBA98;
defparam \imem|RAM~611 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N10
cycloneive_lcell_comb \imem|RAM~613 (
// Equation(s):
// \imem|RAM~613_combout  = (\CPU_RISCV|pc [6] & ((\imem|RAM~611_combout  & (\imem|RAM~612_combout )) # (!\imem|RAM~611_combout  & ((\imem|RAM~608_combout ))))) # (!\CPU_RISCV|pc [6] & (((\imem|RAM~611_combout ))))

	.dataa(\CPU_RISCV|pc [6]),
	.datab(\imem|RAM~612_combout ),
	.datac(\imem|RAM~608_combout ),
	.datad(\imem|RAM~611_combout ),
	.cin(gnd),
	.combout(\imem|RAM~613_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~613 .lut_mask = 16'hDDA0;
defparam \imem|RAM~613 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N12
cycloneive_lcell_comb \imem|RAM~602 (
// Equation(s):
// \imem|RAM~602_combout  = (\CPU_RISCV|pc [6] & ((\CPU_RISCV|pc [10] & (!\CPU_RISCV|pc [9] & \CPU_RISCV|pc [3])) # (!\CPU_RISCV|pc [10] & ((!\CPU_RISCV|pc [3]))))) # (!\CPU_RISCV|pc [6] & ((\CPU_RISCV|pc [9] & ((\CPU_RISCV|pc [3]))) # (!\CPU_RISCV|pc [9] & 
// (\CPU_RISCV|pc [10] & !\CPU_RISCV|pc [3]))))

	.dataa(\CPU_RISCV|pc [10]),
	.datab(\CPU_RISCV|pc [6]),
	.datac(\CPU_RISCV|pc [9]),
	.datad(\CPU_RISCV|pc [3]),
	.cin(gnd),
	.combout(\imem|RAM~602_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~602 .lut_mask = 16'h3846;
defparam \imem|RAM~602 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N30
cycloneive_lcell_comb \imem|RAM~603 (
// Equation(s):
// \imem|RAM~603_combout  = (\CPU_RISCV|pc [3] & ((\CPU_RISCV|pc [10] & (!\CPU_RISCV|pc [6] & \CPU_RISCV|pc [9])) # (!\CPU_RISCV|pc [10] & (\CPU_RISCV|pc [6] & !\CPU_RISCV|pc [9]))))

	.dataa(\CPU_RISCV|pc [10]),
	.datab(\CPU_RISCV|pc [6]),
	.datac(\CPU_RISCV|pc [9]),
	.datad(\CPU_RISCV|pc [3]),
	.cin(gnd),
	.combout(\imem|RAM~603_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~603 .lut_mask = 16'h2400;
defparam \imem|RAM~603 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N0
cycloneive_lcell_comb \imem|RAM~604 (
// Equation(s):
// \imem|RAM~604_combout  = (\CPU_RISCV|pc [10] & (!\CPU_RISCV|pc [3] & ((\CPU_RISCV|pc [9]) # (!\CPU_RISCV|pc [6])))) # (!\CPU_RISCV|pc [10] & (\CPU_RISCV|pc [9] & ((\CPU_RISCV|pc [6]) # (!\CPU_RISCV|pc [3]))))

	.dataa(\CPU_RISCV|pc [10]),
	.datab(\CPU_RISCV|pc [6]),
	.datac(\CPU_RISCV|pc [9]),
	.datad(\CPU_RISCV|pc [3]),
	.cin(gnd),
	.combout(\imem|RAM~604_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~604 .lut_mask = 16'h40F2;
defparam \imem|RAM~604 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N26
cycloneive_lcell_comb \imem|RAM~605 (
// Equation(s):
// \imem|RAM~605_combout  = (\CPU_RISCV|pc [4] & ((\CPU_RISCV|pc [7]) # ((\imem|RAM~603_combout )))) # (!\CPU_RISCV|pc [4] & (!\CPU_RISCV|pc [7] & ((\imem|RAM~604_combout ))))

	.dataa(\CPU_RISCV|pc [4]),
	.datab(\CPU_RISCV|pc [7]),
	.datac(\imem|RAM~603_combout ),
	.datad(\imem|RAM~604_combout ),
	.cin(gnd),
	.combout(\imem|RAM~605_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~605 .lut_mask = 16'hB9A8;
defparam \imem|RAM~605 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N20
cycloneive_lcell_comb \imem|RAM~606 (
// Equation(s):
// \imem|RAM~606_combout  = (\CPU_RISCV|pc [9] & (\CPU_RISCV|pc [3] $ (((\CPU_RISCV|pc [6]))))) # (!\CPU_RISCV|pc [9] & (\CPU_RISCV|pc [3] & (\CPU_RISCV|pc [10] & \CPU_RISCV|pc [6])))

	.dataa(\CPU_RISCV|pc [3]),
	.datab(\CPU_RISCV|pc [9]),
	.datac(\CPU_RISCV|pc [10]),
	.datad(\CPU_RISCV|pc [6]),
	.cin(gnd),
	.combout(\imem|RAM~606_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~606 .lut_mask = 16'h6488;
defparam \imem|RAM~606 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N18
cycloneive_lcell_comb \imem|RAM~607 (
// Equation(s):
// \imem|RAM~607_combout  = (\CPU_RISCV|pc [7] & ((\imem|RAM~605_combout  & ((\imem|RAM~606_combout ))) # (!\imem|RAM~605_combout  & (!\imem|RAM~602_combout )))) # (!\CPU_RISCV|pc [7] & (((\imem|RAM~605_combout ))))

	.dataa(\imem|RAM~602_combout ),
	.datab(\CPU_RISCV|pc [7]),
	.datac(\imem|RAM~605_combout ),
	.datad(\imem|RAM~606_combout ),
	.cin(gnd),
	.combout(\imem|RAM~607_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~607 .lut_mask = 16'hF434;
defparam \imem|RAM~607 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N2
cycloneive_lcell_comb \imem|RAM~614 (
// Equation(s):
// \imem|RAM~614_combout  = (\CPU_RISCV|pc [8] & (\CPU_RISCV|pc [2])) # (!\CPU_RISCV|pc [8] & ((\CPU_RISCV|pc [2] & ((\imem|RAM~607_combout ))) # (!\CPU_RISCV|pc [2] & (\imem|RAM~613_combout ))))

	.dataa(\CPU_RISCV|pc [8]),
	.datab(\CPU_RISCV|pc [2]),
	.datac(\imem|RAM~613_combout ),
	.datad(\imem|RAM~607_combout ),
	.cin(gnd),
	.combout(\imem|RAM~614_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~614 .lut_mask = 16'hDC98;
defparam \imem|RAM~614 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N4
cycloneive_lcell_comb \imem|RAM~621 (
// Equation(s):
// \imem|RAM~621_combout  = (\CPU_RISCV|pc [8] & ((\imem|RAM~614_combout  & (\imem|RAM~620_combout )) # (!\imem|RAM~614_combout  & ((\imem|RAM~601_combout ))))) # (!\CPU_RISCV|pc [8] & (((\imem|RAM~614_combout ))))

	.dataa(\imem|RAM~620_combout ),
	.datab(\CPU_RISCV|pc [8]),
	.datac(\imem|RAM~601_combout ),
	.datad(\imem|RAM~614_combout ),
	.cin(gnd),
	.combout(\imem|RAM~621_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~621 .lut_mask = 16'hBBC0;
defparam \imem|RAM~621 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N8
cycloneive_lcell_comb \imem|RAM~1199 (
// Equation(s):
// \imem|RAM~1199_combout  = (\CPU_RISCV|pc [5] & (\imem|RAM~621_combout )) # (!\CPU_RISCV|pc [5] & ((\imem|RAM~647_combout )))

	.dataa(\CPU_RISCV|pc [5]),
	.datab(gnd),
	.datac(\imem|RAM~621_combout ),
	.datad(\imem|RAM~647_combout ),
	.cin(gnd),
	.combout(\imem|RAM~1199_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~1199 .lut_mask = 16'hF5A0;
defparam \imem|RAM~1199 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N16
cycloneive_lcell_comb \imem|RAM~311 (
// Equation(s):
// \imem|RAM~311_combout  = (\CPU_RISCV|pc [9] & (\imem|RAM~293_combout )) # (!\CPU_RISCV|pc [9] & ((\imem|RAM~310_combout )))

	.dataa(gnd),
	.datab(\CPU_RISCV|pc [9]),
	.datac(\imem|RAM~293_combout ),
	.datad(\imem|RAM~310_combout ),
	.cin(gnd),
	.combout(\imem|RAM~311_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~311 .lut_mask = 16'hF3C0;
defparam \imem|RAM~311 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N30
cycloneive_lcell_comb \CPU_RISCV|Equal2~0 (
// Equation(s):
// \CPU_RISCV|Equal2~0_combout  = (\imem|RAM~1198_combout  & (!\imem|RAM~667_combout  & (!\imem|RAM~1199_combout  & !\imem|RAM~311_combout )))

	.dataa(\imem|RAM~1198_combout ),
	.datab(\imem|RAM~667_combout ),
	.datac(\imem|RAM~1199_combout ),
	.datad(\imem|RAM~311_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|Equal2~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|Equal2~0 .lut_mask = 16'h0002;
defparam \CPU_RISCV|Equal2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N28
cycloneive_lcell_comb \CPU_RISCV|Equal2~1 (
// Equation(s):
// \CPU_RISCV|Equal2~1_combout  = (\CPU_RISCV|Equal2~0_combout  & (!\imem|RAM~343_combout  & !\imem|RAM~389_combout ))

	.dataa(gnd),
	.datab(\CPU_RISCV|Equal2~0_combout ),
	.datac(\imem|RAM~343_combout ),
	.datad(\imem|RAM~389_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|Equal2~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|Equal2~1 .lut_mask = 16'h000C;
defparam \CPU_RISCV|Equal2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y37_N0
cycloneive_lcell_comb \CPU_RISCV|comb~25 (
// Equation(s):
// \CPU_RISCV|comb~25_combout  = (!\CPU_RISCV|funct3[0]~6_combout  & (\CPU_RISCV|Equal2~1_combout  & (\CPU_RISCV|funct3[2]~7_combout  $ (\CPU_RISCV|funct3[1]~8_combout ))))

	.dataa(\CPU_RISCV|funct3[0]~6_combout ),
	.datab(\CPU_RISCV|Equal2~1_combout ),
	.datac(\CPU_RISCV|funct3[2]~7_combout ),
	.datad(\CPU_RISCV|funct3[1]~8_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~25_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~25 .lut_mask = 16'h0440;
defparam \CPU_RISCV|comb~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y31_N14
cycloneive_lcell_comb \imem|RAM~171 (
// Equation(s):
// \imem|RAM~171_combout  = (\CPU_RISCV|pc [5] & (((\CPU_RISCV|pc [4] & \CPU_RISCV|pc [3])) # (!\CPU_RISCV|pc [7]))) # (!\CPU_RISCV|pc [5] & (\CPU_RISCV|pc [4] $ (\CPU_RISCV|pc [7] $ (\CPU_RISCV|pc [3]))))

	.dataa(\CPU_RISCV|pc [5]),
	.datab(\CPU_RISCV|pc [4]),
	.datac(\CPU_RISCV|pc [7]),
	.datad(\CPU_RISCV|pc [3]),
	.cin(gnd),
	.combout(\imem|RAM~171_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~171 .lut_mask = 16'hCB1E;
defparam \imem|RAM~171 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y31_N0
cycloneive_lcell_comb \imem|RAM~172 (
// Equation(s):
// \imem|RAM~172_combout  = (\CPU_RISCV|pc [5] & (((!\CPU_RISCV|pc [7] & !\CPU_RISCV|pc [3])))) # (!\CPU_RISCV|pc [5] & (\CPU_RISCV|pc [7] & (\CPU_RISCV|pc [4] $ (\CPU_RISCV|pc [3]))))

	.dataa(\CPU_RISCV|pc [5]),
	.datab(\CPU_RISCV|pc [4]),
	.datac(\CPU_RISCV|pc [7]),
	.datad(\CPU_RISCV|pc [3]),
	.cin(gnd),
	.combout(\imem|RAM~172_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~172 .lut_mask = 16'h104A;
defparam \imem|RAM~172 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y31_N26
cycloneive_lcell_comb \imem|RAM~173 (
// Equation(s):
// \imem|RAM~173_combout  = (\CPU_RISCV|pc [2] & ((\CPU_RISCV|pc [6]) # ((!\imem|RAM~171_combout )))) # (!\CPU_RISCV|pc [2] & (!\CPU_RISCV|pc [6] & ((!\imem|RAM~172_combout ))))

	.dataa(\CPU_RISCV|pc [2]),
	.datab(\CPU_RISCV|pc [6]),
	.datac(\imem|RAM~171_combout ),
	.datad(\imem|RAM~172_combout ),
	.cin(gnd),
	.combout(\imem|RAM~173_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~173 .lut_mask = 16'h8A9B;
defparam \imem|RAM~173 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y31_N4
cycloneive_lcell_comb \imem|RAM~170 (
// Equation(s):
// \imem|RAM~170_combout  = (\CPU_RISCV|pc [4] & ((\CPU_RISCV|pc [5]) # (\CPU_RISCV|pc [7] $ (\CPU_RISCV|pc [3])))) # (!\CPU_RISCV|pc [4] & ((\CPU_RISCV|pc [7] & ((\CPU_RISCV|pc [3]))) # (!\CPU_RISCV|pc [7] & (\CPU_RISCV|pc [5] & !\CPU_RISCV|pc [3]))))

	.dataa(\CPU_RISCV|pc [5]),
	.datab(\CPU_RISCV|pc [4]),
	.datac(\CPU_RISCV|pc [7]),
	.datad(\CPU_RISCV|pc [3]),
	.cin(gnd),
	.combout(\imem|RAM~170_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~170 .lut_mask = 16'hBCCA;
defparam \imem|RAM~170 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y31_N16
cycloneive_lcell_comb \imem|RAM~174 (
// Equation(s):
// \imem|RAM~174_combout  = (\CPU_RISCV|pc [4] & ((\CPU_RISCV|pc [5] & ((\CPU_RISCV|pc [3]) # (!\CPU_RISCV|pc [7]))) # (!\CPU_RISCV|pc [5] & (\CPU_RISCV|pc [7])))) # (!\CPU_RISCV|pc [4] & (((!\CPU_RISCV|pc [7] & \CPU_RISCV|pc [3]))))

	.dataa(\CPU_RISCV|pc [5]),
	.datab(\CPU_RISCV|pc [4]),
	.datac(\CPU_RISCV|pc [7]),
	.datad(\CPU_RISCV|pc [3]),
	.cin(gnd),
	.combout(\imem|RAM~174_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~174 .lut_mask = 16'hCB48;
defparam \imem|RAM~174 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y31_N18
cycloneive_lcell_comb \imem|RAM~175 (
// Equation(s):
// \imem|RAM~175_combout  = (\imem|RAM~173_combout  & (((\imem|RAM~174_combout )) # (!\CPU_RISCV|pc [6]))) # (!\imem|RAM~173_combout  & (\CPU_RISCV|pc [6] & (!\imem|RAM~170_combout )))

	.dataa(\imem|RAM~173_combout ),
	.datab(\CPU_RISCV|pc [6]),
	.datac(\imem|RAM~170_combout ),
	.datad(\imem|RAM~174_combout ),
	.cin(gnd),
	.combout(\imem|RAM~175_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~175 .lut_mask = 16'hAE26;
defparam \imem|RAM~175 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y31_N30
cycloneive_lcell_comb \imem|RAM~190 (
// Equation(s):
// \imem|RAM~190_combout  = (\CPU_RISCV|pc [4] & (\CPU_RISCV|pc [5] $ (((!\CPU_RISCV|pc [2]) # (!\CPU_RISCV|pc [6]))))) # (!\CPU_RISCV|pc [4] & ((\CPU_RISCV|pc [5] & ((!\CPU_RISCV|pc [2]))) # (!\CPU_RISCV|pc [5] & ((\CPU_RISCV|pc [6]) # (\CPU_RISCV|pc 
// [2])))))

	.dataa(\CPU_RISCV|pc [5]),
	.datab(\CPU_RISCV|pc [6]),
	.datac(\CPU_RISCV|pc [4]),
	.datad(\CPU_RISCV|pc [2]),
	.cin(gnd),
	.combout(\imem|RAM~190_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~190 .lut_mask = 16'h955E;
defparam \imem|RAM~190 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y35_N28
cycloneive_lcell_comb \imem|RAM~189 (
// Equation(s):
// \imem|RAM~189_combout  = (\CPU_RISCV|pc [2] & (((!\CPU_RISCV|pc [5] & !\CPU_RISCV|pc [4])))) # (!\CPU_RISCV|pc [2] & (\CPU_RISCV|pc [6] & ((\CPU_RISCV|pc [4]))))

	.dataa(\CPU_RISCV|pc [6]),
	.datab(\CPU_RISCV|pc [2]),
	.datac(\CPU_RISCV|pc [5]),
	.datad(\CPU_RISCV|pc [4]),
	.cin(gnd),
	.combout(\imem|RAM~189_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~189 .lut_mask = 16'h220C;
defparam \imem|RAM~189 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y31_N8
cycloneive_lcell_comb \imem|RAM~191 (
// Equation(s):
// \imem|RAM~191_combout  = (!\CPU_RISCV|pc [7] & ((\CPU_RISCV|pc [3] & (!\imem|RAM~190_combout )) # (!\CPU_RISCV|pc [3] & ((\imem|RAM~189_combout )))))

	.dataa(\CPU_RISCV|pc [3]),
	.datab(\imem|RAM~190_combout ),
	.datac(\imem|RAM~189_combout ),
	.datad(\CPU_RISCV|pc [7]),
	.cin(gnd),
	.combout(\imem|RAM~191_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~191 .lut_mask = 16'h0072;
defparam \imem|RAM~191 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y31_N10
cycloneive_lcell_comb \imem|RAM~177 (
// Equation(s):
// \imem|RAM~177_combout  = (\CPU_RISCV|pc [2]) # ((\CPU_RISCV|pc [6] & ((!\CPU_RISCV|pc [4]) # (!\CPU_RISCV|pc [7]))) # (!\CPU_RISCV|pc [6] & ((\CPU_RISCV|pc [7]) # (\CPU_RISCV|pc [4]))))

	.dataa(\CPU_RISCV|pc [6]),
	.datab(\CPU_RISCV|pc [7]),
	.datac(\CPU_RISCV|pc [4]),
	.datad(\CPU_RISCV|pc [2]),
	.cin(gnd),
	.combout(\imem|RAM~177_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~177 .lut_mask = 16'hFF7E;
defparam \imem|RAM~177 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y31_N20
cycloneive_lcell_comb \imem|RAM~178 (
// Equation(s):
// \imem|RAM~178_combout  = (\CPU_RISCV|pc [6] & (\CPU_RISCV|pc [7] $ (((\CPU_RISCV|pc [4] & \CPU_RISCV|pc [2]))))) # (!\CPU_RISCV|pc [6] & ((\CPU_RISCV|pc [4] & (\CPU_RISCV|pc [7])) # (!\CPU_RISCV|pc [4] & ((\CPU_RISCV|pc [2])))))

	.dataa(\CPU_RISCV|pc [6]),
	.datab(\CPU_RISCV|pc [7]),
	.datac(\CPU_RISCV|pc [4]),
	.datad(\CPU_RISCV|pc [2]),
	.cin(gnd),
	.combout(\imem|RAM~178_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~178 .lut_mask = 16'h6DC8;
defparam \imem|RAM~178 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y31_N6
cycloneive_lcell_comb \imem|RAM~179 (
// Equation(s):
// \imem|RAM~179_combout  = (\CPU_RISCV|pc [3] & (((\CPU_RISCV|pc [5])) # (!\imem|RAM~177_combout ))) # (!\CPU_RISCV|pc [3] & (((!\CPU_RISCV|pc [5] & !\imem|RAM~178_combout ))))

	.dataa(\CPU_RISCV|pc [3]),
	.datab(\imem|RAM~177_combout ),
	.datac(\CPU_RISCV|pc [5]),
	.datad(\imem|RAM~178_combout ),
	.cin(gnd),
	.combout(\imem|RAM~179_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~179 .lut_mask = 16'hA2A7;
defparam \imem|RAM~179 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y31_N24
cycloneive_lcell_comb \imem|RAM~180 (
// Equation(s):
// \imem|RAM~180_combout  = (\CPU_RISCV|pc [6] & (\CPU_RISCV|pc [4] & (\CPU_RISCV|pc [7] $ (\CPU_RISCV|pc [2])))) # (!\CPU_RISCV|pc [6] & (\CPU_RISCV|pc [2] & (\CPU_RISCV|pc [7] $ (!\CPU_RISCV|pc [4]))))

	.dataa(\CPU_RISCV|pc [6]),
	.datab(\CPU_RISCV|pc [7]),
	.datac(\CPU_RISCV|pc [4]),
	.datad(\CPU_RISCV|pc [2]),
	.cin(gnd),
	.combout(\imem|RAM~180_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~180 .lut_mask = 16'h6180;
defparam \imem|RAM~180 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y31_N28
cycloneive_lcell_comb \imem|RAM~176 (
// Equation(s):
// \imem|RAM~176_combout  = (\CPU_RISCV|pc [2] & (\CPU_RISCV|pc [7] $ (((!\CPU_RISCV|pc [4]) # (!\CPU_RISCV|pc [6])))))

	.dataa(\CPU_RISCV|pc [6]),
	.datab(\CPU_RISCV|pc [7]),
	.datac(\CPU_RISCV|pc [4]),
	.datad(\CPU_RISCV|pc [2]),
	.cin(gnd),
	.combout(\imem|RAM~176_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~176 .lut_mask = 16'h9300;
defparam \imem|RAM~176 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y31_N22
cycloneive_lcell_comb \imem|RAM~181 (
// Equation(s):
// \imem|RAM~181_combout  = (\imem|RAM~179_combout  & ((\imem|RAM~180_combout ) # ((!\CPU_RISCV|pc [5])))) # (!\imem|RAM~179_combout  & (((\CPU_RISCV|pc [5] & !\imem|RAM~176_combout ))))

	.dataa(\imem|RAM~179_combout ),
	.datab(\imem|RAM~180_combout ),
	.datac(\CPU_RISCV|pc [5]),
	.datad(\imem|RAM~176_combout ),
	.cin(gnd),
	.combout(\imem|RAM~181_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~181 .lut_mask = 16'h8ADA;
defparam \imem|RAM~181 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y31_N14
cycloneive_lcell_comb \imem|RAM~186 (
// Equation(s):
// \imem|RAM~186_combout  = (\CPU_RISCV|pc [2] & ((\CPU_RISCV|pc [3] & ((\CPU_RISCV|pc [7]) # (\CPU_RISCV|pc [5]))) # (!\CPU_RISCV|pc [3] & (\CPU_RISCV|pc [7] $ (!\CPU_RISCV|pc [5]))))) # (!\CPU_RISCV|pc [2] & ((\CPU_RISCV|pc [3] & ((!\CPU_RISCV|pc [5]) # 
// (!\CPU_RISCV|pc [7]))) # (!\CPU_RISCV|pc [3] & ((\CPU_RISCV|pc [7]) # (\CPU_RISCV|pc [5])))))

	.dataa(\CPU_RISCV|pc [2]),
	.datab(\CPU_RISCV|pc [3]),
	.datac(\CPU_RISCV|pc [7]),
	.datad(\CPU_RISCV|pc [5]),
	.cin(gnd),
	.combout(\imem|RAM~186_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~186 .lut_mask = 16'hBDD6;
defparam \imem|RAM~186 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y31_N26
cycloneive_lcell_comb \imem|RAM~184 (
// Equation(s):
// \imem|RAM~184_combout  = (\CPU_RISCV|pc [2] & (!\CPU_RISCV|pc [3] & (!\CPU_RISCV|pc [7] & !\CPU_RISCV|pc [5]))) # (!\CPU_RISCV|pc [2] & ((\CPU_RISCV|pc [5] & ((!\CPU_RISCV|pc [7]))) # (!\CPU_RISCV|pc [5] & (\CPU_RISCV|pc [3]))))

	.dataa(\CPU_RISCV|pc [2]),
	.datab(\CPU_RISCV|pc [3]),
	.datac(\CPU_RISCV|pc [7]),
	.datad(\CPU_RISCV|pc [5]),
	.cin(gnd),
	.combout(\imem|RAM~184_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~184 .lut_mask = 16'h0546;
defparam \imem|RAM~184 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y30_N24
cycloneive_lcell_comb \imem|RAM~183 (
// Equation(s):
// \imem|RAM~183_combout  = (\CPU_RISCV|pc [5] & ((\CPU_RISCV|pc [2] & (!\CPU_RISCV|pc [7] & !\CPU_RISCV|pc [3])) # (!\CPU_RISCV|pc [2] & ((\CPU_RISCV|pc [3]))))) # (!\CPU_RISCV|pc [5] & (((\CPU_RISCV|pc [3]))))

	.dataa(\CPU_RISCV|pc [7]),
	.datab(\CPU_RISCV|pc [5]),
	.datac(\CPU_RISCV|pc [2]),
	.datad(\CPU_RISCV|pc [3]),
	.cin(gnd),
	.combout(\imem|RAM~183_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~183 .lut_mask = 16'h3F40;
defparam \imem|RAM~183 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y31_N4
cycloneive_lcell_comb \imem|RAM~185 (
// Equation(s):
// \imem|RAM~185_combout  = (\CPU_RISCV|pc [6] & (((\CPU_RISCV|pc [4])))) # (!\CPU_RISCV|pc [6] & ((\CPU_RISCV|pc [4] & ((!\imem|RAM~183_combout ))) # (!\CPU_RISCV|pc [4] & (\imem|RAM~184_combout ))))

	.dataa(\imem|RAM~184_combout ),
	.datab(\CPU_RISCV|pc [6]),
	.datac(\CPU_RISCV|pc [4]),
	.datad(\imem|RAM~183_combout ),
	.cin(gnd),
	.combout(\imem|RAM~185_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~185 .lut_mask = 16'hC2F2;
defparam \imem|RAM~185 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y31_N16
cycloneive_lcell_comb \imem|RAM~182 (
// Equation(s):
// \imem|RAM~182_combout  = (\CPU_RISCV|pc [3] & (\CPU_RISCV|pc [5] & ((!\CPU_RISCV|pc [7]) # (!\CPU_RISCV|pc [2])))) # (!\CPU_RISCV|pc [3] & ((\CPU_RISCV|pc [5] & (\CPU_RISCV|pc [2])) # (!\CPU_RISCV|pc [5] & ((\CPU_RISCV|pc [7])))))

	.dataa(\CPU_RISCV|pc [2]),
	.datab(\CPU_RISCV|pc [3]),
	.datac(\CPU_RISCV|pc [7]),
	.datad(\CPU_RISCV|pc [5]),
	.cin(gnd),
	.combout(\imem|RAM~182_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~182 .lut_mask = 16'h6E30;
defparam \imem|RAM~182 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y31_N24
cycloneive_lcell_comb \imem|RAM~187 (
// Equation(s):
// \imem|RAM~187_combout  = (\CPU_RISCV|pc [6] & ((\imem|RAM~185_combout  & (\imem|RAM~186_combout )) # (!\imem|RAM~185_combout  & ((\imem|RAM~182_combout ))))) # (!\CPU_RISCV|pc [6] & (((\imem|RAM~185_combout ))))

	.dataa(\CPU_RISCV|pc [6]),
	.datab(\imem|RAM~186_combout ),
	.datac(\imem|RAM~185_combout ),
	.datad(\imem|RAM~182_combout ),
	.cin(gnd),
	.combout(\imem|RAM~187_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~187 .lut_mask = 16'hDAD0;
defparam \imem|RAM~187 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y31_N12
cycloneive_lcell_comb \imem|RAM~188 (
// Equation(s):
// \imem|RAM~188_combout  = (\CPU_RISCV|pc [8] & ((\CPU_RISCV|pc [9]) # ((\imem|RAM~181_combout )))) # (!\CPU_RISCV|pc [8] & (!\CPU_RISCV|pc [9] & ((\imem|RAM~187_combout ))))

	.dataa(\CPU_RISCV|pc [8]),
	.datab(\CPU_RISCV|pc [9]),
	.datac(\imem|RAM~181_combout ),
	.datad(\imem|RAM~187_combout ),
	.cin(gnd),
	.combout(\imem|RAM~188_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~188 .lut_mask = 16'hB9A8;
defparam \imem|RAM~188 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y31_N2
cycloneive_lcell_comb \imem|RAM~192 (
// Equation(s):
// \imem|RAM~192_combout  = (\CPU_RISCV|pc [9] & ((\imem|RAM~188_combout  & ((\imem|RAM~191_combout ))) # (!\imem|RAM~188_combout  & (\imem|RAM~175_combout )))) # (!\CPU_RISCV|pc [9] & (((\imem|RAM~188_combout ))))

	.dataa(\CPU_RISCV|pc [9]),
	.datab(\imem|RAM~175_combout ),
	.datac(\imem|RAM~191_combout ),
	.datad(\imem|RAM~188_combout ),
	.cin(gnd),
	.combout(\imem|RAM~192_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~192 .lut_mask = 16'hF588;
defparam \imem|RAM~192 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y30_N26
cycloneive_lcell_comb \imem|RAM~197 (
// Equation(s):
// \imem|RAM~197_combout  = (\CPU_RISCV|pc [2] & (((!\CPU_RISCV|pc [4] & !\CPU_RISCV|pc [5])) # (!\CPU_RISCV|pc [3]))) # (!\CPU_RISCV|pc [2] & ((\CPU_RISCV|pc [4]) # ((\CPU_RISCV|pc [3]))))

	.dataa(\CPU_RISCV|pc [2]),
	.datab(\CPU_RISCV|pc [4]),
	.datac(\CPU_RISCV|pc [5]),
	.datad(\CPU_RISCV|pc [3]),
	.cin(gnd),
	.combout(\imem|RAM~197_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~197 .lut_mask = 16'h57EE;
defparam \imem|RAM~197 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y30_N14
cycloneive_lcell_comb \imem|RAM~195 (
// Equation(s):
// \imem|RAM~195_combout  = (\CPU_RISCV|pc [4] & (!\CPU_RISCV|pc [3] & (\CPU_RISCV|pc [2] $ (\CPU_RISCV|pc [5])))) # (!\CPU_RISCV|pc [4] & (!\CPU_RISCV|pc [5] & (\CPU_RISCV|pc [2] $ (\CPU_RISCV|pc [3]))))

	.dataa(\CPU_RISCV|pc [2]),
	.datab(\CPU_RISCV|pc [4]),
	.datac(\CPU_RISCV|pc [5]),
	.datad(\CPU_RISCV|pc [3]),
	.cin(gnd),
	.combout(\imem|RAM~195_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~195 .lut_mask = 16'h014A;
defparam \imem|RAM~195 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y30_N28
cycloneive_lcell_comb \imem|RAM~194 (
// Equation(s):
// \imem|RAM~194_combout  = (\CPU_RISCV|pc [2] & ((\CPU_RISCV|pc [4] & (\CPU_RISCV|pc [5] $ (\CPU_RISCV|pc [3]))) # (!\CPU_RISCV|pc [4] & (!\CPU_RISCV|pc [5] & !\CPU_RISCV|pc [3])))) # (!\CPU_RISCV|pc [2] & (((\CPU_RISCV|pc [3]))))

	.dataa(\CPU_RISCV|pc [2]),
	.datab(\CPU_RISCV|pc [4]),
	.datac(\CPU_RISCV|pc [5]),
	.datad(\CPU_RISCV|pc [3]),
	.cin(gnd),
	.combout(\imem|RAM~194_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~194 .lut_mask = 16'h5D82;
defparam \imem|RAM~194 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y30_N4
cycloneive_lcell_comb \imem|RAM~196 (
// Equation(s):
// \imem|RAM~196_combout  = (\CPU_RISCV|pc [6] & ((\CPU_RISCV|pc [9]) # ((\imem|RAM~194_combout )))) # (!\CPU_RISCV|pc [6] & (!\CPU_RISCV|pc [9] & (\imem|RAM~195_combout )))

	.dataa(\CPU_RISCV|pc [6]),
	.datab(\CPU_RISCV|pc [9]),
	.datac(\imem|RAM~195_combout ),
	.datad(\imem|RAM~194_combout ),
	.cin(gnd),
	.combout(\imem|RAM~196_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~196 .lut_mask = 16'hBA98;
defparam \imem|RAM~196 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y30_N18
cycloneive_lcell_comb \imem|RAM~193 (
// Equation(s):
// \imem|RAM~193_combout  = (\CPU_RISCV|pc [5] & (!\CPU_RISCV|pc [3] & ((!\CPU_RISCV|pc [4]) # (!\CPU_RISCV|pc [2]))))

	.dataa(\CPU_RISCV|pc [2]),
	.datab(\CPU_RISCV|pc [4]),
	.datac(\CPU_RISCV|pc [5]),
	.datad(\CPU_RISCV|pc [3]),
	.cin(gnd),
	.combout(\imem|RAM~193_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~193 .lut_mask = 16'h0070;
defparam \imem|RAM~193 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y30_N12
cycloneive_lcell_comb \imem|RAM~198 (
// Equation(s):
// \imem|RAM~198_combout  = (\CPU_RISCV|pc [9] & ((\imem|RAM~196_combout  & (!\imem|RAM~197_combout )) # (!\imem|RAM~196_combout  & ((\imem|RAM~193_combout ))))) # (!\CPU_RISCV|pc [9] & (((\imem|RAM~196_combout ))))

	.dataa(\imem|RAM~197_combout ),
	.datab(\CPU_RISCV|pc [9]),
	.datac(\imem|RAM~196_combout ),
	.datad(\imem|RAM~193_combout ),
	.cin(gnd),
	.combout(\imem|RAM~198_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~198 .lut_mask = 16'h7C70;
defparam \imem|RAM~198 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y30_N16
cycloneive_lcell_comb \imem|RAM~213 (
// Equation(s):
// \imem|RAM~213_combout  = (\CPU_RISCV|pc [3] & ((\CPU_RISCV|pc [2] & ((\CPU_RISCV|pc [4]))) # (!\CPU_RISCV|pc [2] & (\CPU_RISCV|pc [6])))) # (!\CPU_RISCV|pc [3] & (\CPU_RISCV|pc [4] $ (((\CPU_RISCV|pc [6] & \CPU_RISCV|pc [2])))))

	.dataa(\CPU_RISCV|pc [3]),
	.datab(\CPU_RISCV|pc [6]),
	.datac(\CPU_RISCV|pc [2]),
	.datad(\CPU_RISCV|pc [4]),
	.cin(gnd),
	.combout(\imem|RAM~213_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~213 .lut_mask = 16'hBD48;
defparam \imem|RAM~213 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y30_N4
cycloneive_lcell_comb \imem|RAM~210 (
// Equation(s):
// \imem|RAM~210_combout  = \CPU_RISCV|pc [3] $ (((\CPU_RISCV|pc [2] & ((\CPU_RISCV|pc [6]) # (!\CPU_RISCV|pc [4]))) # (!\CPU_RISCV|pc [2] & ((\CPU_RISCV|pc [4])))))

	.dataa(\CPU_RISCV|pc [3]),
	.datab(\CPU_RISCV|pc [6]),
	.datac(\CPU_RISCV|pc [2]),
	.datad(\CPU_RISCV|pc [4]),
	.cin(gnd),
	.combout(\imem|RAM~210_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~210 .lut_mask = 16'h655A;
defparam \imem|RAM~210 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y30_N24
cycloneive_lcell_comb \imem|RAM~211 (
// Equation(s):
// \imem|RAM~211_combout  = (\CPU_RISCV|pc [6] & (!\CPU_RISCV|pc [2] & ((\CPU_RISCV|pc [3]) # (!\CPU_RISCV|pc [4])))) # (!\CPU_RISCV|pc [6] & (\CPU_RISCV|pc [4] $ (((\CPU_RISCV|pc [2] & \CPU_RISCV|pc [3])))))

	.dataa(\CPU_RISCV|pc [4]),
	.datab(\CPU_RISCV|pc [6]),
	.datac(\CPU_RISCV|pc [2]),
	.datad(\CPU_RISCV|pc [3]),
	.cin(gnd),
	.combout(\imem|RAM~211_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~211 .lut_mask = 16'h1E26;
defparam \imem|RAM~211 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y30_N14
cycloneive_lcell_comb \imem|RAM~212 (
// Equation(s):
// \imem|RAM~212_combout  = (\CPU_RISCV|pc [9] & (\CPU_RISCV|pc [5])) # (!\CPU_RISCV|pc [9] & ((\CPU_RISCV|pc [5] & (!\imem|RAM~210_combout )) # (!\CPU_RISCV|pc [5] & ((!\imem|RAM~211_combout )))))

	.dataa(\CPU_RISCV|pc [9]),
	.datab(\CPU_RISCV|pc [5]),
	.datac(\imem|RAM~210_combout ),
	.datad(\imem|RAM~211_combout ),
	.cin(gnd),
	.combout(\imem|RAM~212_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~212 .lut_mask = 16'h8C9D;
defparam \imem|RAM~212 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y30_N10
cycloneive_lcell_comb \imem|RAM~214 (
// Equation(s):
// \imem|RAM~214_combout  = (\CPU_RISCV|pc [9] & ((\imem|RAM~212_combout  & (\imem|RAM~213_combout )) # (!\imem|RAM~212_combout  & ((\imem|RAM~209_combout ))))) # (!\CPU_RISCV|pc [9] & (((\imem|RAM~212_combout ))))

	.dataa(\CPU_RISCV|pc [9]),
	.datab(\imem|RAM~213_combout ),
	.datac(\imem|RAM~212_combout ),
	.datad(\imem|RAM~209_combout ),
	.cin(gnd),
	.combout(\imem|RAM~214_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~214 .lut_mask = 16'hDAD0;
defparam \imem|RAM~214 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N26
cycloneive_lcell_comb \imem|RAM~205 (
// Equation(s):
// \imem|RAM~205_combout  = (\CPU_RISCV|pc [2] & (!\CPU_RISCV|pc [6] & ((\CPU_RISCV|pc [3])))) # (!\CPU_RISCV|pc [2] & (\CPU_RISCV|pc [6] & (!\CPU_RISCV|pc [4] & !\CPU_RISCV|pc [3])))

	.dataa(\CPU_RISCV|pc [2]),
	.datab(\CPU_RISCV|pc [6]),
	.datac(\CPU_RISCV|pc [4]),
	.datad(\CPU_RISCV|pc [3]),
	.cin(gnd),
	.combout(\imem|RAM~205_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~205 .lut_mask = 16'h2204;
defparam \imem|RAM~205 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N20
cycloneive_lcell_comb \imem|RAM~206 (
// Equation(s):
// \imem|RAM~206_combout  = (\CPU_RISCV|pc [6] & (\CPU_RISCV|pc [2] $ (((!\CPU_RISCV|pc [4]))))) # (!\CPU_RISCV|pc [6] & ((\CPU_RISCV|pc [2] & (\CPU_RISCV|pc [3])) # (!\CPU_RISCV|pc [2] & (!\CPU_RISCV|pc [3] & \CPU_RISCV|pc [4]))))

	.dataa(\CPU_RISCV|pc [6]),
	.datab(\CPU_RISCV|pc [2]),
	.datac(\CPU_RISCV|pc [3]),
	.datad(\CPU_RISCV|pc [4]),
	.cin(gnd),
	.combout(\imem|RAM~206_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~206 .lut_mask = 16'hC962;
defparam \imem|RAM~206 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N22
cycloneive_lcell_comb \imem|RAM~207 (
// Equation(s):
// \imem|RAM~207_combout  = (\CPU_RISCV|pc [9] & ((\CPU_RISCV|pc [5] & (\imem|RAM~205_combout )) # (!\CPU_RISCV|pc [5] & ((\imem|RAM~206_combout )))))

	.dataa(\CPU_RISCV|pc [9]),
	.datab(\CPU_RISCV|pc [5]),
	.datac(\imem|RAM~205_combout ),
	.datad(\imem|RAM~206_combout ),
	.cin(gnd),
	.combout(\imem|RAM~207_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~207 .lut_mask = 16'hA280;
defparam \imem|RAM~207 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y32_N12
cycloneive_lcell_comb \imem|RAM~203 (
// Equation(s):
// \imem|RAM~203_combout  = (\CPU_RISCV|pc [5] & (((!\CPU_RISCV|pc [3] & \CPU_RISCV|pc [2])) # (!\CPU_RISCV|pc [6]))) # (!\CPU_RISCV|pc [5] & (\CPU_RISCV|pc [3] $ (((\CPU_RISCV|pc [2] & !\CPU_RISCV|pc [6])))))

	.dataa(\CPU_RISCV|pc [5]),
	.datab(\CPU_RISCV|pc [3]),
	.datac(\CPU_RISCV|pc [2]),
	.datad(\CPU_RISCV|pc [6]),
	.cin(gnd),
	.combout(\imem|RAM~203_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~203 .lut_mask = 16'h64BE;
defparam \imem|RAM~203 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y32_N0
cycloneive_lcell_comb \imem|RAM~199 (
// Equation(s):
// \imem|RAM~199_combout  = (\CPU_RISCV|pc [5] & (!\CPU_RISCV|pc [2] & (\CPU_RISCV|pc [3] $ (\CPU_RISCV|pc [6])))) # (!\CPU_RISCV|pc [5] & (!\CPU_RISCV|pc [6] & (\CPU_RISCV|pc [3] $ (\CPU_RISCV|pc [2]))))

	.dataa(\CPU_RISCV|pc [5]),
	.datab(\CPU_RISCV|pc [3]),
	.datac(\CPU_RISCV|pc [2]),
	.datad(\CPU_RISCV|pc [6]),
	.cin(gnd),
	.combout(\imem|RAM~199_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~199 .lut_mask = 16'h021C;
defparam \imem|RAM~199 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y32_N26
cycloneive_lcell_comb \imem|RAM~200 (
// Equation(s):
// \imem|RAM~200_combout  = (\CPU_RISCV|pc [3] & ((\CPU_RISCV|pc [5] & ((\CPU_RISCV|pc [2]))) # (!\CPU_RISCV|pc [5] & (!\CPU_RISCV|pc [6])))) # (!\CPU_RISCV|pc [3] & (\CPU_RISCV|pc [6] $ ((\CPU_RISCV|pc [2]))))

	.dataa(\CPU_RISCV|pc [6]),
	.datab(\CPU_RISCV|pc [2]),
	.datac(\CPU_RISCV|pc [5]),
	.datad(\CPU_RISCV|pc [3]),
	.cin(gnd),
	.combout(\imem|RAM~200_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~200 .lut_mask = 16'hC566;
defparam \imem|RAM~200 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y32_N16
cycloneive_lcell_comb \imem|RAM~201 (
// Equation(s):
// \imem|RAM~201_combout  = (\CPU_RISCV|pc [3] & (\CPU_RISCV|pc [5] $ (((!\CPU_RISCV|pc [2]) # (!\CPU_RISCV|pc [6]))))) # (!\CPU_RISCV|pc [3] & (\CPU_RISCV|pc [5] & (\CPU_RISCV|pc [6] $ (!\CPU_RISCV|pc [2]))))

	.dataa(\CPU_RISCV|pc [6]),
	.datab(\CPU_RISCV|pc [2]),
	.datac(\CPU_RISCV|pc [5]),
	.datad(\CPU_RISCV|pc [3]),
	.cin(gnd),
	.combout(\imem|RAM~201_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~201 .lut_mask = 16'h8790;
defparam \imem|RAM~201 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y32_N18
cycloneive_lcell_comb \imem|RAM~202 (
// Equation(s):
// \imem|RAM~202_combout  = (\CPU_RISCV|pc [4] & ((\imem|RAM~200_combout ) # ((\CPU_RISCV|pc [9])))) # (!\CPU_RISCV|pc [4] & (((!\CPU_RISCV|pc [9] & \imem|RAM~201_combout ))))

	.dataa(\imem|RAM~200_combout ),
	.datab(\CPU_RISCV|pc [4]),
	.datac(\CPU_RISCV|pc [9]),
	.datad(\imem|RAM~201_combout ),
	.cin(gnd),
	.combout(\imem|RAM~202_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~202 .lut_mask = 16'hCBC8;
defparam \imem|RAM~202 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y32_N2
cycloneive_lcell_comb \imem|RAM~204 (
// Equation(s):
// \imem|RAM~204_combout  = (\CPU_RISCV|pc [9] & ((\imem|RAM~202_combout  & (!\imem|RAM~203_combout )) # (!\imem|RAM~202_combout  & ((\imem|RAM~199_combout ))))) # (!\CPU_RISCV|pc [9] & (((\imem|RAM~202_combout ))))

	.dataa(\imem|RAM~203_combout ),
	.datab(\imem|RAM~199_combout ),
	.datac(\CPU_RISCV|pc [9]),
	.datad(\imem|RAM~202_combout ),
	.cin(gnd),
	.combout(\imem|RAM~204_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~204 .lut_mask = 16'h5FC0;
defparam \imem|RAM~204 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N24
cycloneive_lcell_comb \imem|RAM~208 (
// Equation(s):
// \imem|RAM~208_combout  = (\CPU_RISCV|pc [8] & (((\CPU_RISCV|pc [7])))) # (!\CPU_RISCV|pc [8] & ((\CPU_RISCV|pc [7] & ((\imem|RAM~204_combout ))) # (!\CPU_RISCV|pc [7] & (\imem|RAM~207_combout ))))

	.dataa(\imem|RAM~207_combout ),
	.datab(\CPU_RISCV|pc [8]),
	.datac(\CPU_RISCV|pc [7]),
	.datad(\imem|RAM~204_combout ),
	.cin(gnd),
	.combout(\imem|RAM~208_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~208 .lut_mask = 16'hF2C2;
defparam \imem|RAM~208 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N24
cycloneive_lcell_comb \imem|RAM~215 (
// Equation(s):
// \imem|RAM~215_combout  = (\CPU_RISCV|pc [8] & ((\imem|RAM~208_combout  & ((\imem|RAM~214_combout ))) # (!\imem|RAM~208_combout  & (\imem|RAM~198_combout )))) # (!\CPU_RISCV|pc [8] & (((\imem|RAM~208_combout ))))

	.dataa(\CPU_RISCV|pc [8]),
	.datab(\imem|RAM~198_combout ),
	.datac(\imem|RAM~214_combout ),
	.datad(\imem|RAM~208_combout ),
	.cin(gnd),
	.combout(\imem|RAM~215_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~215 .lut_mask = 16'hF588;
defparam \imem|RAM~215 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N30
cycloneive_lcell_comb \imem|RAM~216 (
// Equation(s):
// \imem|RAM~216_combout  = (\CPU_RISCV|pc [10] & (\imem|RAM~192_combout )) # (!\CPU_RISCV|pc [10] & ((\imem|RAM~215_combout )))

	.dataa(\imem|RAM~192_combout ),
	.datab(gnd),
	.datac(\CPU_RISCV|pc [10]),
	.datad(\imem|RAM~215_combout ),
	.cin(gnd),
	.combout(\imem|RAM~216_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~216 .lut_mask = 16'hAFA0;
defparam \imem|RAM~216 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N2
cycloneive_lcell_comb \imem|RAM~117 (
// Equation(s):
// \imem|RAM~117_combout  = (\CPU_RISCV|pc [10] & (((\CPU_RISCV|pc [7] & !\CPU_RISCV|pc [4])))) # (!\CPU_RISCV|pc [10] & (\CPU_RISCV|pc [6] & ((\CPU_RISCV|pc [7]) # (!\CPU_RISCV|pc [4]))))

	.dataa(\CPU_RISCV|pc [6]),
	.datab(\CPU_RISCV|pc [10]),
	.datac(\CPU_RISCV|pc [7]),
	.datad(\CPU_RISCV|pc [4]),
	.cin(gnd),
	.combout(\imem|RAM~117_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~117 .lut_mask = 16'h20E2;
defparam \imem|RAM~117 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N4
cycloneive_lcell_comb \imem|RAM~121 (
// Equation(s):
// \imem|RAM~121_combout  = (!\CPU_RISCV|pc [6] & ((\CPU_RISCV|pc [10] & (\CPU_RISCV|pc [7])) # (!\CPU_RISCV|pc [10] & (!\CPU_RISCV|pc [7] & \CPU_RISCV|pc [4]))))

	.dataa(\CPU_RISCV|pc [6]),
	.datab(\CPU_RISCV|pc [10]),
	.datac(\CPU_RISCV|pc [7]),
	.datad(\CPU_RISCV|pc [4]),
	.cin(gnd),
	.combout(\imem|RAM~121_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~121 .lut_mask = 16'h4140;
defparam \imem|RAM~121 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N10
cycloneive_lcell_comb \imem|RAM~119 (
// Equation(s):
// \imem|RAM~119_combout  = (\CPU_RISCV|pc [6] & ((\CPU_RISCV|pc [10] & ((!\CPU_RISCV|pc [4]))) # (!\CPU_RISCV|pc [10] & (!\CPU_RISCV|pc [7])))) # (!\CPU_RISCV|pc [6] & (\CPU_RISCV|pc [4] $ (((\CPU_RISCV|pc [7] & \CPU_RISCV|pc [10])))))

	.dataa(\CPU_RISCV|pc [7]),
	.datab(\CPU_RISCV|pc [6]),
	.datac(\CPU_RISCV|pc [4]),
	.datad(\CPU_RISCV|pc [10]),
	.cin(gnd),
	.combout(\imem|RAM~119_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~119 .lut_mask = 16'h1E74;
defparam \imem|RAM~119 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N12
cycloneive_lcell_comb \imem|RAM~118 (
// Equation(s):
// \imem|RAM~118_combout  = (\CPU_RISCV|pc [4] & ((\CPU_RISCV|pc [10] & ((!\CPU_RISCV|pc [7]))) # (!\CPU_RISCV|pc [10] & (!\CPU_RISCV|pc [6])))) # (!\CPU_RISCV|pc [4] & ((\CPU_RISCV|pc [6]) # ((\CPU_RISCV|pc [7]))))

	.dataa(\CPU_RISCV|pc [6]),
	.datab(\CPU_RISCV|pc [4]),
	.datac(\CPU_RISCV|pc [7]),
	.datad(\CPU_RISCV|pc [10]),
	.cin(gnd),
	.combout(\imem|RAM~118_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~118 .lut_mask = 16'h3E76;
defparam \imem|RAM~118 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N24
cycloneive_lcell_comb \imem|RAM~120 (
// Equation(s):
// \imem|RAM~120_combout  = (\CPU_RISCV|pc [5] & (((\CPU_RISCV|pc [2])))) # (!\CPU_RISCV|pc [5] & ((\CPU_RISCV|pc [2] & ((!\imem|RAM~118_combout ))) # (!\CPU_RISCV|pc [2] & (\imem|RAM~119_combout ))))

	.dataa(\imem|RAM~119_combout ),
	.datab(\CPU_RISCV|pc [5]),
	.datac(\CPU_RISCV|pc [2]),
	.datad(\imem|RAM~118_combout ),
	.cin(gnd),
	.combout(\imem|RAM~120_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~120 .lut_mask = 16'hC2F2;
defparam \imem|RAM~120 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N18
cycloneive_lcell_comb \imem|RAM~122 (
// Equation(s):
// \imem|RAM~122_combout  = (\CPU_RISCV|pc [5] & ((\imem|RAM~120_combout  & ((\imem|RAM~121_combout ))) # (!\imem|RAM~120_combout  & (\imem|RAM~117_combout )))) # (!\CPU_RISCV|pc [5] & (((\imem|RAM~120_combout ))))

	.dataa(\CPU_RISCV|pc [5]),
	.datab(\imem|RAM~117_combout ),
	.datac(\imem|RAM~121_combout ),
	.datad(\imem|RAM~120_combout ),
	.cin(gnd),
	.combout(\imem|RAM~122_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~122 .lut_mask = 16'hF588;
defparam \imem|RAM~122 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y30_N22
cycloneive_lcell_comb \imem|RAM~112 (
// Equation(s):
// \imem|RAM~112_combout  = (\CPU_RISCV|pc [2] & (\CPU_RISCV|pc [10] $ (((\CPU_RISCV|pc [5]) # (!\CPU_RISCV|pc [4]))))) # (!\CPU_RISCV|pc [2] & ((\CPU_RISCV|pc [4]) # ((\CPU_RISCV|pc [5]) # (\CPU_RISCV|pc [10]))))

	.dataa(\CPU_RISCV|pc [4]),
	.datab(\CPU_RISCV|pc [5]),
	.datac(\CPU_RISCV|pc [2]),
	.datad(\CPU_RISCV|pc [10]),
	.cin(gnd),
	.combout(\imem|RAM~112_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~112 .lut_mask = 16'h2FDE;
defparam \imem|RAM~112 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y30_N16
cycloneive_lcell_comb \imem|RAM~113 (
// Equation(s):
// \imem|RAM~113_combout  = (\CPU_RISCV|pc [10] & (\CPU_RISCV|pc [2] $ (((\CPU_RISCV|pc [5]) # (!\CPU_RISCV|pc [4]))))) # (!\CPU_RISCV|pc [10] & (\CPU_RISCV|pc [2] & (\CPU_RISCV|pc [4] $ (\CPU_RISCV|pc [5]))))

	.dataa(\CPU_RISCV|pc [4]),
	.datab(\CPU_RISCV|pc [5]),
	.datac(\CPU_RISCV|pc [2]),
	.datad(\CPU_RISCV|pc [10]),
	.cin(gnd),
	.combout(\imem|RAM~113_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~113 .lut_mask = 16'h2D60;
defparam \imem|RAM~113 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y30_N10
cycloneive_lcell_comb \imem|RAM~114 (
// Equation(s):
// \imem|RAM~114_combout  = (\CPU_RISCV|pc [7] & (\CPU_RISCV|pc [6])) # (!\CPU_RISCV|pc [7] & ((\CPU_RISCV|pc [6] & (!\imem|RAM~112_combout )) # (!\CPU_RISCV|pc [6] & ((\imem|RAM~113_combout )))))

	.dataa(\CPU_RISCV|pc [7]),
	.datab(\CPU_RISCV|pc [6]),
	.datac(\imem|RAM~112_combout ),
	.datad(\imem|RAM~113_combout ),
	.cin(gnd),
	.combout(\imem|RAM~114_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~114 .lut_mask = 16'h9D8C;
defparam \imem|RAM~114 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y30_N8
cycloneive_lcell_comb \imem|RAM~115 (
// Equation(s):
// \imem|RAM~115_combout  = (\CPU_RISCV|pc [4] & ((\CPU_RISCV|pc [10] & ((\CPU_RISCV|pc [2]))) # (!\CPU_RISCV|pc [10] & (\CPU_RISCV|pc [5])))) # (!\CPU_RISCV|pc [4] & (\CPU_RISCV|pc [5] & (\CPU_RISCV|pc [2] $ (\CPU_RISCV|pc [10]))))

	.dataa(\CPU_RISCV|pc [4]),
	.datab(\CPU_RISCV|pc [5]),
	.datac(\CPU_RISCV|pc [2]),
	.datad(\CPU_RISCV|pc [10]),
	.cin(gnd),
	.combout(\imem|RAM~115_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~115 .lut_mask = 16'hA4C8;
defparam \imem|RAM~115 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y30_N28
cycloneive_lcell_comb \imem|RAM~111 (
// Equation(s):
// \imem|RAM~111_combout  = (\CPU_RISCV|pc [4] & ((\CPU_RISCV|pc [10] & ((\CPU_RISCV|pc [2]))) # (!\CPU_RISCV|pc [10] & (\CPU_RISCV|pc [5])))) # (!\CPU_RISCV|pc [4] & ((\CPU_RISCV|pc [2] & ((!\CPU_RISCV|pc [10]))) # (!\CPU_RISCV|pc [2] & (\CPU_RISCV|pc [5] & 
// \CPU_RISCV|pc [10]))))

	.dataa(\CPU_RISCV|pc [4]),
	.datab(\CPU_RISCV|pc [5]),
	.datac(\CPU_RISCV|pc [2]),
	.datad(\CPU_RISCV|pc [10]),
	.cin(gnd),
	.combout(\imem|RAM~111_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~111 .lut_mask = 16'hA4D8;
defparam \imem|RAM~111 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y30_N6
cycloneive_lcell_comb \imem|RAM~116 (
// Equation(s):
// \imem|RAM~116_combout  = (\imem|RAM~114_combout  & ((\imem|RAM~115_combout ) # ((!\CPU_RISCV|pc [7])))) # (!\imem|RAM~114_combout  & (((\CPU_RISCV|pc [7] & !\imem|RAM~111_combout ))))

	.dataa(\imem|RAM~114_combout ),
	.datab(\imem|RAM~115_combout ),
	.datac(\CPU_RISCV|pc [7]),
	.datad(\imem|RAM~111_combout ),
	.cin(gnd),
	.combout(\imem|RAM~116_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~116 .lut_mask = 16'h8ADA;
defparam \imem|RAM~116 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y30_N12
cycloneive_lcell_comb \imem|RAM~123 (
// Equation(s):
// \imem|RAM~123_combout  = (\CPU_RISCV|pc [3] & (((\CPU_RISCV|pc [8]) # (\imem|RAM~116_combout )))) # (!\CPU_RISCV|pc [3] & (\imem|RAM~122_combout  & (!\CPU_RISCV|pc [8])))

	.dataa(\CPU_RISCV|pc [3]),
	.datab(\imem|RAM~122_combout ),
	.datac(\CPU_RISCV|pc [8]),
	.datad(\imem|RAM~116_combout ),
	.cin(gnd),
	.combout(\imem|RAM~123_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~123 .lut_mask = 16'hAEA4;
defparam \imem|RAM~123 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y32_N4
cycloneive_lcell_comb \imem|RAM~128 (
// Equation(s):
// \imem|RAM~128_combout  = (!\CPU_RISCV|pc [10] & ((\CPU_RISCV|pc [2] & ((\CPU_RISCV|pc [4]))) # (!\CPU_RISCV|pc [2] & (\CPU_RISCV|pc [6]))))

	.dataa(\CPU_RISCV|pc [2]),
	.datab(\CPU_RISCV|pc [6]),
	.datac(\CPU_RISCV|pc [10]),
	.datad(\CPU_RISCV|pc [4]),
	.cin(gnd),
	.combout(\imem|RAM~128_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~128 .lut_mask = 16'h0E04;
defparam \imem|RAM~128 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y32_N14
cycloneive_lcell_comb \imem|RAM~125 (
// Equation(s):
// \imem|RAM~125_combout  = (\CPU_RISCV|pc [2] & ((\CPU_RISCV|pc [6] & ((!\CPU_RISCV|pc [4]) # (!\CPU_RISCV|pc [10]))) # (!\CPU_RISCV|pc [6] & ((\CPU_RISCV|pc [10]) # (\CPU_RISCV|pc [4]))))) # (!\CPU_RISCV|pc [2] & (\CPU_RISCV|pc [4] & ((\CPU_RISCV|pc [6]) # 
// (\CPU_RISCV|pc [10]))))

	.dataa(\CPU_RISCV|pc [2]),
	.datab(\CPU_RISCV|pc [6]),
	.datac(\CPU_RISCV|pc [10]),
	.datad(\CPU_RISCV|pc [4]),
	.cin(gnd),
	.combout(\imem|RAM~125_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~125 .lut_mask = 16'h7EA8;
defparam \imem|RAM~125 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y32_N8
cycloneive_lcell_comb \imem|RAM~126 (
// Equation(s):
// \imem|RAM~126_combout  = (\CPU_RISCV|pc [10] & ((\CPU_RISCV|pc [2] & (\CPU_RISCV|pc [6] & \CPU_RISCV|pc [4])) # (!\CPU_RISCV|pc [2] & (!\CPU_RISCV|pc [6] & !\CPU_RISCV|pc [4]))))

	.dataa(\CPU_RISCV|pc [2]),
	.datab(\CPU_RISCV|pc [6]),
	.datac(\CPU_RISCV|pc [10]),
	.datad(\CPU_RISCV|pc [4]),
	.cin(gnd),
	.combout(\imem|RAM~126_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~126 .lut_mask = 16'h8010;
defparam \imem|RAM~126 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y32_N26
cycloneive_lcell_comb \imem|RAM~127 (
// Equation(s):
// \imem|RAM~127_combout  = (\CPU_RISCV|pc [7] & (((\CPU_RISCV|pc [5])))) # (!\CPU_RISCV|pc [7] & ((\CPU_RISCV|pc [5] & (\imem|RAM~125_combout )) # (!\CPU_RISCV|pc [5] & ((\imem|RAM~126_combout )))))

	.dataa(\CPU_RISCV|pc [7]),
	.datab(\imem|RAM~125_combout ),
	.datac(\imem|RAM~126_combout ),
	.datad(\CPU_RISCV|pc [5]),
	.cin(gnd),
	.combout(\imem|RAM~127_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~127 .lut_mask = 16'hEE50;
defparam \imem|RAM~127 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y32_N28
cycloneive_lcell_comb \imem|RAM~124 (
// Equation(s):
// \imem|RAM~124_combout  = (!\CPU_RISCV|pc [2] & (!\CPU_RISCV|pc [10] & !\CPU_RISCV|pc [4]))

	.dataa(\CPU_RISCV|pc [2]),
	.datab(gnd),
	.datac(\CPU_RISCV|pc [10]),
	.datad(\CPU_RISCV|pc [4]),
	.cin(gnd),
	.combout(\imem|RAM~124_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~124 .lut_mask = 16'h0005;
defparam \imem|RAM~124 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y32_N18
cycloneive_lcell_comb \imem|RAM~129 (
// Equation(s):
// \imem|RAM~129_combout  = (\CPU_RISCV|pc [7] & ((\imem|RAM~127_combout  & (\imem|RAM~128_combout )) # (!\imem|RAM~127_combout  & ((\imem|RAM~124_combout ))))) # (!\CPU_RISCV|pc [7] & (((\imem|RAM~127_combout ))))

	.dataa(\CPU_RISCV|pc [7]),
	.datab(\imem|RAM~128_combout ),
	.datac(\imem|RAM~127_combout ),
	.datad(\imem|RAM~124_combout ),
	.cin(gnd),
	.combout(\imem|RAM~129_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~129 .lut_mask = 16'hDAD0;
defparam \imem|RAM~129 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y30_N30
cycloneive_lcell_comb \imem|RAM~106 (
// Equation(s):
// \imem|RAM~106_combout  = (\CPU_RISCV|pc [2] & ((\CPU_RISCV|pc [4]) # ((\CPU_RISCV|pc [5]) # (!\CPU_RISCV|pc [10])))) # (!\CPU_RISCV|pc [2] & (\CPU_RISCV|pc [4] $ (((\CPU_RISCV|pc [10])))))

	.dataa(\CPU_RISCV|pc [4]),
	.datab(\CPU_RISCV|pc [5]),
	.datac(\CPU_RISCV|pc [2]),
	.datad(\CPU_RISCV|pc [10]),
	.cin(gnd),
	.combout(\imem|RAM~106_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~106 .lut_mask = 16'hE5FA;
defparam \imem|RAM~106 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y30_N20
cycloneive_lcell_comb \imem|RAM~107 (
// Equation(s):
// \imem|RAM~107_combout  = (\CPU_RISCV|pc [4] & (!\CPU_RISCV|pc [2] & (\CPU_RISCV|pc [5] $ (\CPU_RISCV|pc [10])))) # (!\CPU_RISCV|pc [4] & (\CPU_RISCV|pc [2] & (\CPU_RISCV|pc [5] $ (\CPU_RISCV|pc [10]))))

	.dataa(\CPU_RISCV|pc [4]),
	.datab(\CPU_RISCV|pc [5]),
	.datac(\CPU_RISCV|pc [2]),
	.datad(\CPU_RISCV|pc [10]),
	.cin(gnd),
	.combout(\imem|RAM~107_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~107 .lut_mask = 16'h1248;
defparam \imem|RAM~107 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y30_N26
cycloneive_lcell_comb \imem|RAM~108 (
// Equation(s):
// \imem|RAM~108_combout  = (\CPU_RISCV|pc [7] & (\CPU_RISCV|pc [6])) # (!\CPU_RISCV|pc [7] & ((\CPU_RISCV|pc [6] & (!\imem|RAM~106_combout )) # (!\CPU_RISCV|pc [6] & ((\imem|RAM~107_combout )))))

	.dataa(\CPU_RISCV|pc [7]),
	.datab(\CPU_RISCV|pc [6]),
	.datac(\imem|RAM~106_combout ),
	.datad(\imem|RAM~107_combout ),
	.cin(gnd),
	.combout(\imem|RAM~108_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~108 .lut_mask = 16'h9D8C;
defparam \imem|RAM~108 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y30_N4
cycloneive_lcell_comb \imem|RAM~109 (
// Equation(s):
// \imem|RAM~109_combout  = (!\CPU_RISCV|pc [4] & (!\CPU_RISCV|pc [5] & (\CPU_RISCV|pc [2] & !\CPU_RISCV|pc [10])))

	.dataa(\CPU_RISCV|pc [4]),
	.datab(\CPU_RISCV|pc [5]),
	.datac(\CPU_RISCV|pc [2]),
	.datad(\CPU_RISCV|pc [10]),
	.cin(gnd),
	.combout(\imem|RAM~109_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~109 .lut_mask = 16'h0010;
defparam \imem|RAM~109 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y30_N0
cycloneive_lcell_comb \imem|RAM~105 (
// Equation(s):
// \imem|RAM~105_combout  = (\CPU_RISCV|pc [4] & (\CPU_RISCV|pc [5] & (\CPU_RISCV|pc [2] & !\CPU_RISCV|pc [10])))

	.dataa(\CPU_RISCV|pc [4]),
	.datab(\CPU_RISCV|pc [5]),
	.datac(\CPU_RISCV|pc [2]),
	.datad(\CPU_RISCV|pc [10]),
	.cin(gnd),
	.combout(\imem|RAM~105_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~105 .lut_mask = 16'h0080;
defparam \imem|RAM~105 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y30_N2
cycloneive_lcell_comb \imem|RAM~110 (
// Equation(s):
// \imem|RAM~110_combout  = (\imem|RAM~108_combout  & ((\imem|RAM~109_combout ) # ((!\CPU_RISCV|pc [7])))) # (!\imem|RAM~108_combout  & (((\CPU_RISCV|pc [7] & \imem|RAM~105_combout ))))

	.dataa(\imem|RAM~108_combout ),
	.datab(\imem|RAM~109_combout ),
	.datac(\CPU_RISCV|pc [7]),
	.datad(\imem|RAM~105_combout ),
	.cin(gnd),
	.combout(\imem|RAM~110_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~110 .lut_mask = 16'hDA8A;
defparam \imem|RAM~110 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y30_N14
cycloneive_lcell_comb \imem|RAM~130 (
// Equation(s):
// \imem|RAM~130_combout  = (\imem|RAM~123_combout  & (((\imem|RAM~129_combout )) # (!\CPU_RISCV|pc [8]))) # (!\imem|RAM~123_combout  & (\CPU_RISCV|pc [8] & ((\imem|RAM~110_combout ))))

	.dataa(\imem|RAM~123_combout ),
	.datab(\CPU_RISCV|pc [8]),
	.datac(\imem|RAM~129_combout ),
	.datad(\imem|RAM~110_combout ),
	.cin(gnd),
	.combout(\imem|RAM~130_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~130 .lut_mask = 16'hE6A2;
defparam \imem|RAM~130 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y32_N6
cycloneive_lcell_comb \imem|RAM~133 (
// Equation(s):
// \imem|RAM~133_combout  = (\CPU_RISCV|pc [6] & (!\CPU_RISCV|pc [4] & (!\CPU_RISCV|pc [2]))) # (!\CPU_RISCV|pc [6] & (\CPU_RISCV|pc [5] & ((\CPU_RISCV|pc [4]) # (\CPU_RISCV|pc [2]))))

	.dataa(\CPU_RISCV|pc [4]),
	.datab(\CPU_RISCV|pc [6]),
	.datac(\CPU_RISCV|pc [2]),
	.datad(\CPU_RISCV|pc [5]),
	.cin(gnd),
	.combout(\imem|RAM~133_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~133 .lut_mask = 16'h3604;
defparam \imem|RAM~133 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y32_N16
cycloneive_lcell_comb \imem|RAM~134 (
// Equation(s):
// \imem|RAM~134_combout  = (\CPU_RISCV|pc [7] & ((\imem|RAM~133_combout ))) # (!\CPU_RISCV|pc [7] & (\CPU_RISCV|pc [10]))

	.dataa(gnd),
	.datab(\CPU_RISCV|pc [7]),
	.datac(\CPU_RISCV|pc [10]),
	.datad(\imem|RAM~133_combout ),
	.cin(gnd),
	.combout(\imem|RAM~134_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~134 .lut_mask = 16'hFC30;
defparam \imem|RAM~134 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y32_N0
cycloneive_lcell_comb \imem|RAM~132 (
// Equation(s):
// \imem|RAM~132_combout  = (\CPU_RISCV|pc [5] & (\CPU_RISCV|pc [4] & (\CPU_RISCV|pc [6] $ (\CPU_RISCV|pc [2])))) # (!\CPU_RISCV|pc [5] & ((\CPU_RISCV|pc [2] $ (\CPU_RISCV|pc [4]))))

	.dataa(\CPU_RISCV|pc [6]),
	.datab(\CPU_RISCV|pc [5]),
	.datac(\CPU_RISCV|pc [2]),
	.datad(\CPU_RISCV|pc [4]),
	.cin(gnd),
	.combout(\imem|RAM~132_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~132 .lut_mask = 16'h4B30;
defparam \imem|RAM~132 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y32_N22
cycloneive_lcell_comb \imem|RAM~135 (
// Equation(s):
// \imem|RAM~135_combout  = (\imem|RAM~133_combout  & ((\imem|RAM~132_combout  & ((\imem|RAM~131_combout ))) # (!\imem|RAM~132_combout  & (!\imem|RAM~134_combout )))) # (!\imem|RAM~133_combout  & (\imem|RAM~134_combout  & ((\imem|RAM~132_combout ))))

	.dataa(\imem|RAM~133_combout ),
	.datab(\imem|RAM~134_combout ),
	.datac(\imem|RAM~131_combout ),
	.datad(\imem|RAM~132_combout ),
	.cin(gnd),
	.combout(\imem|RAM~135_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~135 .lut_mask = 16'hE422;
defparam \imem|RAM~135 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N24
cycloneive_lcell_comb \imem|RAM~149 (
// Equation(s):
// \imem|RAM~149_combout  = (\CPU_RISCV|pc [7] & (((\CPU_RISCV|pc [10]) # (\CPU_RISCV|pc [4])))) # (!\CPU_RISCV|pc [7] & (\CPU_RISCV|pc [2] $ (((\CPU_RISCV|pc [10] & \CPU_RISCV|pc [4])))))

	.dataa(\CPU_RISCV|pc [2]),
	.datab(\CPU_RISCV|pc [10]),
	.datac(\CPU_RISCV|pc [7]),
	.datad(\CPU_RISCV|pc [4]),
	.cin(gnd),
	.combout(\imem|RAM~149_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~149 .lut_mask = 16'hF6CA;
defparam \imem|RAM~149 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N2
cycloneive_lcell_comb \imem|RAM~150 (
// Equation(s):
// \imem|RAM~150_combout  = (\CPU_RISCV|pc [10] & ((\CPU_RISCV|pc [7]) # ((\CPU_RISCV|pc [2] & \CPU_RISCV|pc [4])))) # (!\CPU_RISCV|pc [10] & (\CPU_RISCV|pc [7] & (\CPU_RISCV|pc [2] $ (!\CPU_RISCV|pc [4]))))

	.dataa(\CPU_RISCV|pc [2]),
	.datab(\CPU_RISCV|pc [10]),
	.datac(\CPU_RISCV|pc [7]),
	.datad(\CPU_RISCV|pc [4]),
	.cin(gnd),
	.combout(\imem|RAM~150_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~150 .lut_mask = 16'hE8D0;
defparam \imem|RAM~150 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N26
cycloneive_lcell_comb \imem|RAM~152 (
// Equation(s):
// \imem|RAM~152_combout  = (\imem|RAM~150_combout  & (\CPU_RISCV|pc [10] $ (((\CPU_RISCV|pc [6]) # (\imem|RAM~149_combout ))))) # (!\imem|RAM~150_combout  & (\imem|RAM~149_combout  & ((\CPU_RISCV|pc [6]) # (\CPU_RISCV|pc [10]))))

	.dataa(\CPU_RISCV|pc [6]),
	.datab(\imem|RAM~149_combout ),
	.datac(\CPU_RISCV|pc [10]),
	.datad(\imem|RAM~150_combout ),
	.cin(gnd),
	.combout(\imem|RAM~152_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~152 .lut_mask = 16'h1EC8;
defparam \imem|RAM~152 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N12
cycloneive_lcell_comb \imem|RAM~151 (
// Equation(s):
// \imem|RAM~151_combout  = (!\imem|RAM~149_combout  & (\imem|RAM~150_combout  $ (((!\CPU_RISCV|pc [6] & \CPU_RISCV|pc [10])))))

	.dataa(\CPU_RISCV|pc [6]),
	.datab(\imem|RAM~149_combout ),
	.datac(\CPU_RISCV|pc [10]),
	.datad(\imem|RAM~150_combout ),
	.cin(gnd),
	.combout(\imem|RAM~151_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~151 .lut_mask = 16'h2310;
defparam \imem|RAM~151 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N16
cycloneive_lcell_comb \imem|RAM~153 (
// Equation(s):
// \imem|RAM~153_combout  = (\CPU_RISCV|pc [5] & (\imem|RAM~152_combout )) # (!\CPU_RISCV|pc [5] & ((\imem|RAM~151_combout )))

	.dataa(gnd),
	.datab(\CPU_RISCV|pc [5]),
	.datac(\imem|RAM~152_combout ),
	.datad(\imem|RAM~151_combout ),
	.cin(gnd),
	.combout(\imem|RAM~153_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~153 .lut_mask = 16'hF3C0;
defparam \imem|RAM~153 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y32_N24
cycloneive_lcell_comb \imem|RAM~140 (
// Equation(s):
// \imem|RAM~140_combout  = (\CPU_RISCV|pc [5] & (\CPU_RISCV|pc [2] $ (((!\CPU_RISCV|pc [4] & \CPU_RISCV|pc [7]))))) # (!\CPU_RISCV|pc [5] & (\CPU_RISCV|pc [2] & (\CPU_RISCV|pc [4] $ (!\CPU_RISCV|pc [7]))))

	.dataa(\CPU_RISCV|pc [4]),
	.datab(\CPU_RISCV|pc [7]),
	.datac(\CPU_RISCV|pc [2]),
	.datad(\CPU_RISCV|pc [5]),
	.cin(gnd),
	.combout(\imem|RAM~140_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~140 .lut_mask = 16'hB490;
defparam \imem|RAM~140 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y32_N20
cycloneive_lcell_comb \imem|RAM~138 (
// Equation(s):
// \imem|RAM~138_combout  = (\CPU_RISCV|pc [2] & ((\CPU_RISCV|pc [5] & (!\CPU_RISCV|pc [7] & !\CPU_RISCV|pc [4])) # (!\CPU_RISCV|pc [5] & ((\CPU_RISCV|pc [4]))))) # (!\CPU_RISCV|pc [2] & (((\CPU_RISCV|pc [7] & !\CPU_RISCV|pc [4]))))

	.dataa(\CPU_RISCV|pc [2]),
	.datab(\CPU_RISCV|pc [5]),
	.datac(\CPU_RISCV|pc [7]),
	.datad(\CPU_RISCV|pc [4]),
	.cin(gnd),
	.combout(\imem|RAM~138_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~138 .lut_mask = 16'h2258;
defparam \imem|RAM~138 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y32_N2
cycloneive_lcell_comb \imem|RAM~137 (
// Equation(s):
// \imem|RAM~137_combout  = (\CPU_RISCV|pc [5] & (((!\CPU_RISCV|pc [4]) # (!\CPU_RISCV|pc [7])))) # (!\CPU_RISCV|pc [5] & ((\CPU_RISCV|pc [7]) # (\CPU_RISCV|pc [2] $ (\CPU_RISCV|pc [4]))))

	.dataa(\CPU_RISCV|pc [2]),
	.datab(\CPU_RISCV|pc [5]),
	.datac(\CPU_RISCV|pc [7]),
	.datad(\CPU_RISCV|pc [4]),
	.cin(gnd),
	.combout(\imem|RAM~137_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~137 .lut_mask = 16'h3DFE;
defparam \imem|RAM~137 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y32_N30
cycloneive_lcell_comb \imem|RAM~139 (
// Equation(s):
// \imem|RAM~139_combout  = (\CPU_RISCV|pc [10] & (((\CPU_RISCV|pc [6])))) # (!\CPU_RISCV|pc [10] & ((\CPU_RISCV|pc [6] & ((!\imem|RAM~137_combout ))) # (!\CPU_RISCV|pc [6] & (\imem|RAM~138_combout ))))

	.dataa(\CPU_RISCV|pc [10]),
	.datab(\imem|RAM~138_combout ),
	.datac(\CPU_RISCV|pc [6]),
	.datad(\imem|RAM~137_combout ),
	.cin(gnd),
	.combout(\imem|RAM~139_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~139 .lut_mask = 16'hA4F4;
defparam \imem|RAM~139 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y32_N12
cycloneive_lcell_comb \imem|RAM~136 (
// Equation(s):
// \imem|RAM~136_combout  = (\CPU_RISCV|pc [4] & (\CPU_RISCV|pc [2] $ (((!\CPU_RISCV|pc [7] & !\CPU_RISCV|pc [5]))))) # (!\CPU_RISCV|pc [4] & ((\CPU_RISCV|pc [7] & (!\CPU_RISCV|pc [2] & \CPU_RISCV|pc [5])) # (!\CPU_RISCV|pc [7] & (\CPU_RISCV|pc [2]))))

	.dataa(\CPU_RISCV|pc [4]),
	.datab(\CPU_RISCV|pc [7]),
	.datac(\CPU_RISCV|pc [2]),
	.datad(\CPU_RISCV|pc [5]),
	.cin(gnd),
	.combout(\imem|RAM~136_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~136 .lut_mask = 16'hB492;
defparam \imem|RAM~136 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y32_N10
cycloneive_lcell_comb \imem|RAM~141 (
// Equation(s):
// \imem|RAM~141_combout  = (\CPU_RISCV|pc [10] & ((\imem|RAM~139_combout  & (\imem|RAM~140_combout )) # (!\imem|RAM~139_combout  & ((!\imem|RAM~136_combout ))))) # (!\CPU_RISCV|pc [10] & (((\imem|RAM~139_combout ))))

	.dataa(\CPU_RISCV|pc [10]),
	.datab(\imem|RAM~140_combout ),
	.datac(\imem|RAM~139_combout ),
	.datad(\imem|RAM~136_combout ),
	.cin(gnd),
	.combout(\imem|RAM~141_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~141 .lut_mask = 16'hD0DA;
defparam \imem|RAM~141 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y35_N30
cycloneive_lcell_comb \imem|RAM~143 (
// Equation(s):
// \imem|RAM~143_combout  = (!\CPU_RISCV|pc [10] & ((\CPU_RISCV|pc [2] & (\CPU_RISCV|pc [4] & !\CPU_RISCV|pc [6])) # (!\CPU_RISCV|pc [2] & (!\CPU_RISCV|pc [4] & \CPU_RISCV|pc [6]))))

	.dataa(\CPU_RISCV|pc [2]),
	.datab(\CPU_RISCV|pc [10]),
	.datac(\CPU_RISCV|pc [4]),
	.datad(\CPU_RISCV|pc [6]),
	.cin(gnd),
	.combout(\imem|RAM~143_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~143 .lut_mask = 16'h0120;
defparam \imem|RAM~143 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y35_N20
cycloneive_lcell_comb \imem|RAM~144 (
// Equation(s):
// \imem|RAM~144_combout  = (\CPU_RISCV|pc [2] & ((\CPU_RISCV|pc [4] & (!\CPU_RISCV|pc [10] & \CPU_RISCV|pc [6])) # (!\CPU_RISCV|pc [4] & ((!\CPU_RISCV|pc [6]))))) # (!\CPU_RISCV|pc [2] & ((\CPU_RISCV|pc [4] $ (\CPU_RISCV|pc [6]))))

	.dataa(\CPU_RISCV|pc [2]),
	.datab(\CPU_RISCV|pc [10]),
	.datac(\CPU_RISCV|pc [4]),
	.datad(\CPU_RISCV|pc [6]),
	.cin(gnd),
	.combout(\imem|RAM~144_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~144 .lut_mask = 16'h255A;
defparam \imem|RAM~144 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y35_N26
cycloneive_lcell_comb \imem|RAM~145 (
// Equation(s):
// \imem|RAM~145_combout  = (\CPU_RISCV|pc [7] & (((\CPU_RISCV|pc [5])))) # (!\CPU_RISCV|pc [7] & ((\CPU_RISCV|pc [5] & (\imem|RAM~143_combout )) # (!\CPU_RISCV|pc [5] & ((\imem|RAM~144_combout )))))

	.dataa(\imem|RAM~143_combout ),
	.datab(\imem|RAM~144_combout ),
	.datac(\CPU_RISCV|pc [7]),
	.datad(\CPU_RISCV|pc [5]),
	.cin(gnd),
	.combout(\imem|RAM~145_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~145 .lut_mask = 16'hFA0C;
defparam \imem|RAM~145 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y35_N28
cycloneive_lcell_comb \imem|RAM~146 (
// Equation(s):
// \imem|RAM~146_combout  = (\CPU_RISCV|pc [2] & (\CPU_RISCV|pc [10] & ((!\CPU_RISCV|pc [6])))) # (!\CPU_RISCV|pc [2] & ((\CPU_RISCV|pc [10] & (!\CPU_RISCV|pc [4])) # (!\CPU_RISCV|pc [10] & ((\CPU_RISCV|pc [6])))))

	.dataa(\CPU_RISCV|pc [2]),
	.datab(\CPU_RISCV|pc [10]),
	.datac(\CPU_RISCV|pc [4]),
	.datad(\CPU_RISCV|pc [6]),
	.cin(gnd),
	.combout(\imem|RAM~146_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~146 .lut_mask = 16'h158C;
defparam \imem|RAM~146 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y35_N12
cycloneive_lcell_comb \imem|RAM~142 (
// Equation(s):
// \imem|RAM~142_combout  = (\CPU_RISCV|pc [10] & (\CPU_RISCV|pc [2] $ ((!\CPU_RISCV|pc [4])))) # (!\CPU_RISCV|pc [10] & (\CPU_RISCV|pc [4] & (\CPU_RISCV|pc [2] $ (!\CPU_RISCV|pc [6]))))

	.dataa(\CPU_RISCV|pc [2]),
	.datab(\CPU_RISCV|pc [10]),
	.datac(\CPU_RISCV|pc [4]),
	.datad(\CPU_RISCV|pc [6]),
	.cin(gnd),
	.combout(\imem|RAM~142_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~142 .lut_mask = 16'hA494;
defparam \imem|RAM~142 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y35_N2
cycloneive_lcell_comb \imem|RAM~147 (
// Equation(s):
// \imem|RAM~147_combout  = (\imem|RAM~145_combout  & ((\imem|RAM~146_combout ) # ((!\CPU_RISCV|pc [7])))) # (!\imem|RAM~145_combout  & (((\CPU_RISCV|pc [7] & \imem|RAM~142_combout ))))

	.dataa(\imem|RAM~145_combout ),
	.datab(\imem|RAM~146_combout ),
	.datac(\CPU_RISCV|pc [7]),
	.datad(\imem|RAM~142_combout ),
	.cin(gnd),
	.combout(\imem|RAM~147_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~147 .lut_mask = 16'hDA8A;
defparam \imem|RAM~147 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y35_N16
cycloneive_lcell_comb \imem|RAM~148 (
// Equation(s):
// \imem|RAM~148_combout  = (\CPU_RISCV|pc [8] & (\CPU_RISCV|pc [3])) # (!\CPU_RISCV|pc [8] & ((\CPU_RISCV|pc [3] & (\imem|RAM~141_combout )) # (!\CPU_RISCV|pc [3] & ((\imem|RAM~147_combout )))))

	.dataa(\CPU_RISCV|pc [8]),
	.datab(\CPU_RISCV|pc [3]),
	.datac(\imem|RAM~141_combout ),
	.datad(\imem|RAM~147_combout ),
	.cin(gnd),
	.combout(\imem|RAM~148_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~148 .lut_mask = 16'hD9C8;
defparam \imem|RAM~148 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y35_N14
cycloneive_lcell_comb \imem|RAM~154 (
// Equation(s):
// \imem|RAM~154_combout  = (\CPU_RISCV|pc [8] & ((\imem|RAM~148_combout  & ((\imem|RAM~153_combout ))) # (!\imem|RAM~148_combout  & (\imem|RAM~135_combout )))) # (!\CPU_RISCV|pc [8] & (((\imem|RAM~148_combout ))))

	.dataa(\imem|RAM~135_combout ),
	.datab(\CPU_RISCV|pc [8]),
	.datac(\imem|RAM~153_combout ),
	.datad(\imem|RAM~148_combout ),
	.cin(gnd),
	.combout(\imem|RAM~154_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~154 .lut_mask = 16'hF388;
defparam \imem|RAM~154 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y31_N12
cycloneive_lcell_comb \imem|RAM~22 (
// Equation(s):
// \imem|RAM~22_combout  = (\CPU_RISCV|pc [4] & ((\CPU_RISCV|pc [8] & ((\CPU_RISCV|pc [6]))) # (!\CPU_RISCV|pc [8] & (\CPU_RISCV|pc [3])))) # (!\CPU_RISCV|pc [4] & ((\CPU_RISCV|pc [6] & ((!\CPU_RISCV|pc [8]))) # (!\CPU_RISCV|pc [6] & (\CPU_RISCV|pc [3] & 
// \CPU_RISCV|pc [8]))))

	.dataa(\CPU_RISCV|pc [3]),
	.datab(\CPU_RISCV|pc [4]),
	.datac(\CPU_RISCV|pc [6]),
	.datad(\CPU_RISCV|pc [8]),
	.cin(gnd),
	.combout(\imem|RAM~22_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~22 .lut_mask = 16'hC2B8;
defparam \imem|RAM~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y31_N28
cycloneive_lcell_comb \imem|RAM~18 (
// Equation(s):
// \imem|RAM~18_combout  = (\CPU_RISCV|pc [8] & (((\CPU_RISCV|pc [4] & \CPU_RISCV|pc [6])))) # (!\CPU_RISCV|pc [8] & (\CPU_RISCV|pc [3] & (\CPU_RISCV|pc [4] $ (\CPU_RISCV|pc [6]))))

	.dataa(\CPU_RISCV|pc [3]),
	.datab(\CPU_RISCV|pc [4]),
	.datac(\CPU_RISCV|pc [6]),
	.datad(\CPU_RISCV|pc [8]),
	.cin(gnd),
	.combout(\imem|RAM~18_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~18 .lut_mask = 16'hC028;
defparam \imem|RAM~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y31_N30
cycloneive_lcell_comb \imem|RAM~82 (
// Equation(s):
// \imem|RAM~82_combout  = (\CPU_RISCV|pc [3] & (((\CPU_RISCV|pc [6]) # (\CPU_RISCV|pc [8])) # (!\CPU_RISCV|pc [4]))) # (!\CPU_RISCV|pc [3] & ((\CPU_RISCV|pc [4] & (\CPU_RISCV|pc [6] & \CPU_RISCV|pc [8])) # (!\CPU_RISCV|pc [4] & (\CPU_RISCV|pc [6] $ 
// (\CPU_RISCV|pc [8])))))

	.dataa(\CPU_RISCV|pc [3]),
	.datab(\CPU_RISCV|pc [4]),
	.datac(\CPU_RISCV|pc [6]),
	.datad(\CPU_RISCV|pc [8]),
	.cin(gnd),
	.combout(\imem|RAM~82_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~82 .lut_mask = 16'hEBB2;
defparam \imem|RAM~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y31_N0
cycloneive_lcell_comb \imem|RAM~20 (
// Equation(s):
// \imem|RAM~20_combout  = (\CPU_RISCV|pc [4] & (\CPU_RISCV|pc [3] $ (((\CPU_RISCV|pc [8]) # (!\CPU_RISCV|pc [6]))))) # (!\CPU_RISCV|pc [4] & (!\CPU_RISCV|pc [6] & ((\CPU_RISCV|pc [3]) # (\CPU_RISCV|pc [8]))))

	.dataa(\CPU_RISCV|pc [3]),
	.datab(\CPU_RISCV|pc [4]),
	.datac(\CPU_RISCV|pc [6]),
	.datad(\CPU_RISCV|pc [8]),
	.cin(gnd),
	.combout(\imem|RAM~20_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~20 .lut_mask = 16'h4786;
defparam \imem|RAM~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y31_N4
cycloneive_lcell_comb \imem|RAM~83 (
// Equation(s):
// \imem|RAM~83_combout  = (\CPU_RISCV|pc [5] & (\CPU_RISCV|pc [2])) # (!\CPU_RISCV|pc [5] & ((\CPU_RISCV|pc [2] & (!\imem|RAM~82_combout )) # (!\CPU_RISCV|pc [2] & ((\imem|RAM~20_combout )))))

	.dataa(\CPU_RISCV|pc [5]),
	.datab(\CPU_RISCV|pc [2]),
	.datac(\imem|RAM~82_combout ),
	.datad(\imem|RAM~20_combout ),
	.cin(gnd),
	.combout(\imem|RAM~83_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~83 .lut_mask = 16'h9D8C;
defparam \imem|RAM~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y31_N18
cycloneive_lcell_comb \imem|RAM~155 (
// Equation(s):
// \imem|RAM~155_combout  = (\imem|RAM~83_combout  & ((\imem|RAM~22_combout ) # ((!\CPU_RISCV|pc [5])))) # (!\imem|RAM~83_combout  & (((!\imem|RAM~18_combout  & \CPU_RISCV|pc [5]))))

	.dataa(\imem|RAM~22_combout ),
	.datab(\imem|RAM~18_combout ),
	.datac(\imem|RAM~83_combout ),
	.datad(\CPU_RISCV|pc [5]),
	.cin(gnd),
	.combout(\imem|RAM~155_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~155 .lut_mask = 16'hA3F0;
defparam \imem|RAM~155 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y35_N26
cycloneive_lcell_comb \imem|RAM~160 (
// Equation(s):
// \imem|RAM~160_combout  = (\CPU_RISCV|pc [6] & (!\CPU_RISCV|pc [4] & (\CPU_RISCV|pc [5] & !\CPU_RISCV|pc [3]))) # (!\CPU_RISCV|pc [6] & (\CPU_RISCV|pc [4] $ (\CPU_RISCV|pc [5] $ (\CPU_RISCV|pc [3]))))

	.dataa(\CPU_RISCV|pc [6]),
	.datab(\CPU_RISCV|pc [4]),
	.datac(\CPU_RISCV|pc [5]),
	.datad(\CPU_RISCV|pc [3]),
	.cin(gnd),
	.combout(\imem|RAM~160_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~160 .lut_mask = 16'h4134;
defparam \imem|RAM~160 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y35_N30
cycloneive_lcell_comb \imem|RAM~158 (
// Equation(s):
// \imem|RAM~158_combout  = (\CPU_RISCV|pc [4] & (\CPU_RISCV|pc [6] & (\CPU_RISCV|pc [5]))) # (!\CPU_RISCV|pc [4] & (((!\CPU_RISCV|pc [5] & \CPU_RISCV|pc [3]))))

	.dataa(\CPU_RISCV|pc [6]),
	.datab(\CPU_RISCV|pc [4]),
	.datac(\CPU_RISCV|pc [5]),
	.datad(\CPU_RISCV|pc [3]),
	.cin(gnd),
	.combout(\imem|RAM~158_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~158 .lut_mask = 16'h8380;
defparam \imem|RAM~158 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y35_N24
cycloneive_lcell_comb \imem|RAM~157 (
// Equation(s):
// \imem|RAM~157_combout  = (\CPU_RISCV|pc [6] & (\CPU_RISCV|pc [5] & ((\CPU_RISCV|pc [3]) # (!\CPU_RISCV|pc [4])))) # (!\CPU_RISCV|pc [6] & ((\CPU_RISCV|pc [4]) # ((!\CPU_RISCV|pc [5] & \CPU_RISCV|pc [3]))))

	.dataa(\CPU_RISCV|pc [6]),
	.datab(\CPU_RISCV|pc [4]),
	.datac(\CPU_RISCV|pc [5]),
	.datad(\CPU_RISCV|pc [3]),
	.cin(gnd),
	.combout(\imem|RAM~157_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~157 .lut_mask = 16'hE564;
defparam \imem|RAM~157 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y35_N4
cycloneive_lcell_comb \imem|RAM~159 (
// Equation(s):
// \imem|RAM~159_combout  = (\CPU_RISCV|pc [8] & (\CPU_RISCV|pc [2])) # (!\CPU_RISCV|pc [8] & ((\CPU_RISCV|pc [2] & ((\imem|RAM~157_combout ))) # (!\CPU_RISCV|pc [2] & (\imem|RAM~158_combout ))))

	.dataa(\CPU_RISCV|pc [8]),
	.datab(\CPU_RISCV|pc [2]),
	.datac(\imem|RAM~158_combout ),
	.datad(\imem|RAM~157_combout ),
	.cin(gnd),
	.combout(\imem|RAM~159_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~159 .lut_mask = 16'hDC98;
defparam \imem|RAM~159 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y35_N18
cycloneive_lcell_comb \imem|RAM~156 (
// Equation(s):
// \imem|RAM~156_combout  = (\CPU_RISCV|pc [3] & (((\CPU_RISCV|pc [6] & !\CPU_RISCV|pc [4])) # (!\CPU_RISCV|pc [5]))) # (!\CPU_RISCV|pc [3] & (((\CPU_RISCV|pc [4]))))

	.dataa(\CPU_RISCV|pc [6]),
	.datab(\CPU_RISCV|pc [4]),
	.datac(\CPU_RISCV|pc [5]),
	.datad(\CPU_RISCV|pc [3]),
	.cin(gnd),
	.combout(\imem|RAM~156_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~156 .lut_mask = 16'h2FCC;
defparam \imem|RAM~156 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y35_N8
cycloneive_lcell_comb \imem|RAM~161 (
// Equation(s):
// \imem|RAM~161_combout  = (\imem|RAM~159_combout  & (((!\CPU_RISCV|pc [8])) # (!\imem|RAM~160_combout ))) # (!\imem|RAM~159_combout  & (((\CPU_RISCV|pc [8] & !\imem|RAM~156_combout ))))

	.dataa(\imem|RAM~160_combout ),
	.datab(\imem|RAM~159_combout ),
	.datac(\CPU_RISCV|pc [8]),
	.datad(\imem|RAM~156_combout ),
	.cin(gnd),
	.combout(\imem|RAM~161_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~161 .lut_mask = 16'h4C7C;
defparam \imem|RAM~161 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y35_N0
cycloneive_lcell_comb \imem|RAM~91 (
// Equation(s):
// \imem|RAM~91_combout  = (\CPU_RISCV|pc [3] & (!\CPU_RISCV|pc [2])) # (!\CPU_RISCV|pc [3] & (\CPU_RISCV|pc [2] & (\CPU_RISCV|pc [4] $ (!\CPU_RISCV|pc [5]))))

	.dataa(\CPU_RISCV|pc [3]),
	.datab(\CPU_RISCV|pc [2]),
	.datac(\CPU_RISCV|pc [4]),
	.datad(\CPU_RISCV|pc [5]),
	.cin(gnd),
	.combout(\imem|RAM~91_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~91 .lut_mask = 16'h6226;
defparam \imem|RAM~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y35_N6
cycloneive_lcell_comb \imem|RAM~162 (
// Equation(s):
// \imem|RAM~162_combout  = (!\CPU_RISCV|pc [5] & ((\CPU_RISCV|pc [2] & (!\CPU_RISCV|pc [4] & !\CPU_RISCV|pc [3])) # (!\CPU_RISCV|pc [2] & (\CPU_RISCV|pc [4] $ (\CPU_RISCV|pc [3])))))

	.dataa(\CPU_RISCV|pc [2]),
	.datab(\CPU_RISCV|pc [4]),
	.datac(\CPU_RISCV|pc [5]),
	.datad(\CPU_RISCV|pc [3]),
	.cin(gnd),
	.combout(\imem|RAM~162_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~162 .lut_mask = 16'h0106;
defparam \imem|RAM~162 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y35_N16
cycloneive_lcell_comb \imem|RAM~163 (
// Equation(s):
// \imem|RAM~163_combout  = (\CPU_RISCV|pc [8] & ((\CPU_RISCV|pc [6] & (\imem|RAM~91_combout )) # (!\CPU_RISCV|pc [6] & ((\imem|RAM~162_combout )))))

	.dataa(\imem|RAM~91_combout ),
	.datab(\CPU_RISCV|pc [6]),
	.datac(\CPU_RISCV|pc [8]),
	.datad(\imem|RAM~162_combout ),
	.cin(gnd),
	.combout(\imem|RAM~163_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~163 .lut_mask = 16'hB080;
defparam \imem|RAM~163 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y35_N10
cycloneive_lcell_comb \imem|RAM~164 (
// Equation(s):
// \imem|RAM~164_combout  = (\CPU_RISCV|pc [7] & ((\CPU_RISCV|pc [10]) # ((\imem|RAM~161_combout )))) # (!\CPU_RISCV|pc [7] & (!\CPU_RISCV|pc [10] & ((\imem|RAM~163_combout ))))

	.dataa(\CPU_RISCV|pc [7]),
	.datab(\CPU_RISCV|pc [10]),
	.datac(\imem|RAM~161_combout ),
	.datad(\imem|RAM~163_combout ),
	.cin(gnd),
	.combout(\imem|RAM~164_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~164 .lut_mask = 16'hB9A8;
defparam \imem|RAM~164 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y33_N4
cycloneive_lcell_comb \imem|RAM~102 (
// Equation(s):
// \imem|RAM~102_combout  = (\CPU_RISCV|pc [4] & (!\CPU_RISCV|pc [2] & ((\CPU_RISCV|pc [5]) # (\CPU_RISCV|pc [3])))) # (!\CPU_RISCV|pc [4] & (((\CPU_RISCV|pc [5] & !\CPU_RISCV|pc [3]))))

	.dataa(\CPU_RISCV|pc [2]),
	.datab(\CPU_RISCV|pc [4]),
	.datac(\CPU_RISCV|pc [5]),
	.datad(\CPU_RISCV|pc [3]),
	.cin(gnd),
	.combout(\imem|RAM~102_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~102 .lut_mask = 16'h4470;
defparam \imem|RAM~102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y33_N16
cycloneive_lcell_comb \imem|RAM~165 (
// Equation(s):
// \imem|RAM~165_combout  = (\CPU_RISCV|pc [2] & (\CPU_RISCV|pc [4])) # (!\CPU_RISCV|pc [2] & ((\CPU_RISCV|pc [4] & ((!\CPU_RISCV|pc [3]))) # (!\CPU_RISCV|pc [4] & (!\CPU_RISCV|pc [5] & \CPU_RISCV|pc [3]))))

	.dataa(\CPU_RISCV|pc [2]),
	.datab(\CPU_RISCV|pc [4]),
	.datac(\CPU_RISCV|pc [5]),
	.datad(\CPU_RISCV|pc [3]),
	.cin(gnd),
	.combout(\imem|RAM~165_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~165 .lut_mask = 16'h89CC;
defparam \imem|RAM~165 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y33_N6
cycloneive_lcell_comb \imem|RAM~99 (
// Equation(s):
// \imem|RAM~99_combout  = (\CPU_RISCV|pc [2] & ((\CPU_RISCV|pc [4] & (!\CPU_RISCV|pc [5] & !\CPU_RISCV|pc [3])) # (!\CPU_RISCV|pc [4] & (\CPU_RISCV|pc [5] & \CPU_RISCV|pc [3])))) # (!\CPU_RISCV|pc [2] & ((\CPU_RISCV|pc [4] & (\CPU_RISCV|pc [5] & 
// \CPU_RISCV|pc [3])) # (!\CPU_RISCV|pc [4] & (\CPU_RISCV|pc [5] $ (\CPU_RISCV|pc [3])))))

	.dataa(\CPU_RISCV|pc [2]),
	.datab(\CPU_RISCV|pc [4]),
	.datac(\CPU_RISCV|pc [5]),
	.datad(\CPU_RISCV|pc [3]),
	.cin(gnd),
	.combout(\imem|RAM~99_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~99 .lut_mask = 16'h6118;
defparam \imem|RAM~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y33_N26
cycloneive_lcell_comb \imem|RAM~166 (
// Equation(s):
// \imem|RAM~166_combout  = (\CPU_RISCV|pc [6] & (((\CPU_RISCV|pc [8]) # (!\imem|RAM~99_combout )))) # (!\CPU_RISCV|pc [6] & (\imem|RAM~165_combout  & (!\CPU_RISCV|pc [8])))

	.dataa(\CPU_RISCV|pc [6]),
	.datab(\imem|RAM~165_combout ),
	.datac(\CPU_RISCV|pc [8]),
	.datad(\imem|RAM~99_combout ),
	.cin(gnd),
	.combout(\imem|RAM~166_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~166 .lut_mask = 16'hA4AE;
defparam \imem|RAM~166 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y33_N28
cycloneive_lcell_comb \imem|RAM~98 (
// Equation(s):
// \imem|RAM~98_combout  = (\CPU_RISCV|pc [5] & (!\CPU_RISCV|pc [3] & (\CPU_RISCV|pc [2] $ (\CPU_RISCV|pc [4]))))

	.dataa(\CPU_RISCV|pc [2]),
	.datab(\CPU_RISCV|pc [4]),
	.datac(\CPU_RISCV|pc [5]),
	.datad(\CPU_RISCV|pc [3]),
	.cin(gnd),
	.combout(\imem|RAM~98_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~98 .lut_mask = 16'h0060;
defparam \imem|RAM~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y33_N0
cycloneive_lcell_comb \imem|RAM~167 (
// Equation(s):
// \imem|RAM~167_combout  = (\CPU_RISCV|pc [8] & ((\imem|RAM~166_combout  & (\imem|RAM~102_combout )) # (!\imem|RAM~166_combout  & ((\imem|RAM~98_combout ))))) # (!\CPU_RISCV|pc [8] & (((\imem|RAM~166_combout ))))

	.dataa(\CPU_RISCV|pc [8]),
	.datab(\imem|RAM~102_combout ),
	.datac(\imem|RAM~166_combout ),
	.datad(\imem|RAM~98_combout ),
	.cin(gnd),
	.combout(\imem|RAM~167_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~167 .lut_mask = 16'hDAD0;
defparam \imem|RAM~167 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y35_N2
cycloneive_lcell_comb \imem|RAM~168 (
// Equation(s):
// \imem|RAM~168_combout  = (\CPU_RISCV|pc [10] & ((\imem|RAM~164_combout  & ((\imem|RAM~167_combout ))) # (!\imem|RAM~164_combout  & (\imem|RAM~155_combout )))) # (!\CPU_RISCV|pc [10] & (((\imem|RAM~164_combout ))))

	.dataa(\imem|RAM~155_combout ),
	.datab(\CPU_RISCV|pc [10]),
	.datac(\imem|RAM~164_combout ),
	.datad(\imem|RAM~167_combout ),
	.cin(gnd),
	.combout(\imem|RAM~168_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~168 .lut_mask = 16'hF838;
defparam \imem|RAM~168 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y35_N24
cycloneive_lcell_comb \imem|RAM~169 (
// Equation(s):
// \imem|RAM~169_combout  = (\CPU_RISCV|pc [9] & (\imem|RAM~154_combout )) # (!\CPU_RISCV|pc [9] & ((\imem|RAM~168_combout )))

	.dataa(gnd),
	.datab(\CPU_RISCV|pc [9]),
	.datac(\imem|RAM~154_combout ),
	.datad(\imem|RAM~168_combout ),
	.cin(gnd),
	.combout(\imem|RAM~169_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~169 .lut_mask = 16'hF3C0;
defparam \imem|RAM~169 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y33_N8
cycloneive_lcell_comb \imem|RAM~100 (
// Equation(s):
// \imem|RAM~100_combout  = (\CPU_RISCV|pc [4] & ((\CPU_RISCV|pc [2]) # ((!\CPU_RISCV|pc [3])))) # (!\CPU_RISCV|pc [4] & (!\CPU_RISCV|pc [5] & (\CPU_RISCV|pc [2] $ (\CPU_RISCV|pc [3]))))

	.dataa(\CPU_RISCV|pc [2]),
	.datab(\CPU_RISCV|pc [4]),
	.datac(\CPU_RISCV|pc [5]),
	.datad(\CPU_RISCV|pc [3]),
	.cin(gnd),
	.combout(\imem|RAM~100_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~100 .lut_mask = 16'h89CE;
defparam \imem|RAM~100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y33_N22
cycloneive_lcell_comb \imem|RAM~101 (
// Equation(s):
// \imem|RAM~101_combout  = (\CPU_RISCV|pc [8] & (((\CPU_RISCV|pc [6])))) # (!\CPU_RISCV|pc [8] & ((\CPU_RISCV|pc [6] & (!\imem|RAM~99_combout )) # (!\CPU_RISCV|pc [6] & ((\imem|RAM~100_combout )))))

	.dataa(\imem|RAM~99_combout ),
	.datab(\imem|RAM~100_combout ),
	.datac(\CPU_RISCV|pc [8]),
	.datad(\CPU_RISCV|pc [6]),
	.cin(gnd),
	.combout(\imem|RAM~101_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~101 .lut_mask = 16'hF50C;
defparam \imem|RAM~101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y33_N14
cycloneive_lcell_comb \imem|RAM~103 (
// Equation(s):
// \imem|RAM~103_combout  = (\CPU_RISCV|pc [8] & ((\imem|RAM~101_combout  & (\imem|RAM~102_combout )) # (!\imem|RAM~101_combout  & ((\imem|RAM~98_combout ))))) # (!\CPU_RISCV|pc [8] & (((\imem|RAM~101_combout ))))

	.dataa(\CPU_RISCV|pc [8]),
	.datab(\imem|RAM~102_combout ),
	.datac(\imem|RAM~101_combout ),
	.datad(\imem|RAM~98_combout ),
	.cin(gnd),
	.combout(\imem|RAM~103_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~103 .lut_mask = 16'hDAD0;
defparam \imem|RAM~103 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y31_N20
cycloneive_lcell_comb \imem|RAM~81 (
// Equation(s):
// \imem|RAM~81_combout  = (\CPU_RISCV|pc [6] & ((\CPU_RISCV|pc [4] & ((\CPU_RISCV|pc [8]))) # (!\CPU_RISCV|pc [4] & (\CPU_RISCV|pc [3] & !\CPU_RISCV|pc [8]))))

	.dataa(\CPU_RISCV|pc [3]),
	.datab(\CPU_RISCV|pc [4]),
	.datac(\CPU_RISCV|pc [6]),
	.datad(\CPU_RISCV|pc [8]),
	.cin(gnd),
	.combout(\imem|RAM~81_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~81 .lut_mask = 16'hC020;
defparam \imem|RAM~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y31_N2
cycloneive_lcell_comb \imem|RAM~84 (
// Equation(s):
// \imem|RAM~84_combout  = (\CPU_RISCV|pc [5] & ((\imem|RAM~83_combout  & ((\imem|RAM~22_combout ))) # (!\imem|RAM~83_combout  & (!\imem|RAM~81_combout )))) # (!\CPU_RISCV|pc [5] & (((\imem|RAM~83_combout ))))

	.dataa(\CPU_RISCV|pc [5]),
	.datab(\imem|RAM~81_combout ),
	.datac(\imem|RAM~83_combout ),
	.datad(\imem|RAM~22_combout ),
	.cin(gnd),
	.combout(\imem|RAM~84_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~84 .lut_mask = 16'hF252;
defparam \imem|RAM~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y31_N0
cycloneive_lcell_comb \imem|RAM~89 (
// Equation(s):
// \imem|RAM~89_combout  = (\CPU_RISCV|pc [3] & (((\CPU_RISCV|pc [6]) # (!\CPU_RISCV|pc [4])) # (!\CPU_RISCV|pc [8]))) # (!\CPU_RISCV|pc [3] & (\CPU_RISCV|pc [4] $ (((!\CPU_RISCV|pc [8] & \CPU_RISCV|pc [6])))))

	.dataa(\CPU_RISCV|pc [8]),
	.datab(\CPU_RISCV|pc [3]),
	.datac(\CPU_RISCV|pc [6]),
	.datad(\CPU_RISCV|pc [4]),
	.cin(gnd),
	.combout(\imem|RAM~89_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~89 .lut_mask = 16'hE7DC;
defparam \imem|RAM~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y31_N8
cycloneive_lcell_comb \imem|RAM~85 (
// Equation(s):
// \imem|RAM~85_combout  = (\CPU_RISCV|pc [4] & ((\CPU_RISCV|pc [8] & (\CPU_RISCV|pc [3])) # (!\CPU_RISCV|pc [8] & ((\CPU_RISCV|pc [6]))))) # (!\CPU_RISCV|pc [4] & (\CPU_RISCV|pc [8] & ((!\CPU_RISCV|pc [6]) # (!\CPU_RISCV|pc [3]))))

	.dataa(\CPU_RISCV|pc [3]),
	.datab(\CPU_RISCV|pc [4]),
	.datac(\CPU_RISCV|pc [6]),
	.datad(\CPU_RISCV|pc [8]),
	.cin(gnd),
	.combout(\imem|RAM~85_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~85 .lut_mask = 16'h9BC0;
defparam \imem|RAM~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y31_N26
cycloneive_lcell_comb \imem|RAM~86 (
// Equation(s):
// \imem|RAM~86_combout  = (\CPU_RISCV|pc [8] & ((\CPU_RISCV|pc [6]) # (\CPU_RISCV|pc [3] $ (!\CPU_RISCV|pc [4])))) # (!\CPU_RISCV|pc [8] & (\CPU_RISCV|pc [6] $ (((\CPU_RISCV|pc [3]) # (\CPU_RISCV|pc [4])))))

	.dataa(\CPU_RISCV|pc [3]),
	.datab(\CPU_RISCV|pc [4]),
	.datac(\CPU_RISCV|pc [6]),
	.datad(\CPU_RISCV|pc [8]),
	.cin(gnd),
	.combout(\imem|RAM~86_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~86 .lut_mask = 16'hF91E;
defparam \imem|RAM~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y31_N24
cycloneive_lcell_comb \imem|RAM~87 (
// Equation(s):
// \imem|RAM~87_combout  = (!\CPU_RISCV|pc [4] & (\CPU_RISCV|pc [3] $ (\CPU_RISCV|pc [8])))

	.dataa(\CPU_RISCV|pc [3]),
	.datab(gnd),
	.datac(\CPU_RISCV|pc [4]),
	.datad(\CPU_RISCV|pc [8]),
	.cin(gnd),
	.combout(\imem|RAM~87_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~87 .lut_mask = 16'h050A;
defparam \imem|RAM~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y31_N6
cycloneive_lcell_comb \imem|RAM~88 (
// Equation(s):
// \imem|RAM~88_combout  = (\CPU_RISCV|pc [5] & (\CPU_RISCV|pc [2])) # (!\CPU_RISCV|pc [5] & ((\CPU_RISCV|pc [2] & (\imem|RAM~86_combout )) # (!\CPU_RISCV|pc [2] & ((\imem|RAM~87_combout )))))

	.dataa(\CPU_RISCV|pc [5]),
	.datab(\CPU_RISCV|pc [2]),
	.datac(\imem|RAM~86_combout ),
	.datad(\imem|RAM~87_combout ),
	.cin(gnd),
	.combout(\imem|RAM~88_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~88 .lut_mask = 16'hD9C8;
defparam \imem|RAM~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y31_N16
cycloneive_lcell_comb \imem|RAM~90 (
// Equation(s):
// \imem|RAM~90_combout  = (\CPU_RISCV|pc [5] & ((\imem|RAM~88_combout  & (\imem|RAM~89_combout )) # (!\imem|RAM~88_combout  & ((\imem|RAM~85_combout ))))) # (!\CPU_RISCV|pc [5] & (((\imem|RAM~88_combout ))))

	.dataa(\CPU_RISCV|pc [5]),
	.datab(\imem|RAM~89_combout ),
	.datac(\imem|RAM~85_combout ),
	.datad(\imem|RAM~88_combout ),
	.cin(gnd),
	.combout(\imem|RAM~90_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~90 .lut_mask = 16'hDDA0;
defparam \imem|RAM~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N4
cycloneive_lcell_comb \imem|RAM~95 (
// Equation(s):
// \imem|RAM~95_combout  = (!\CPU_RISCV|pc [8] & !\CPU_RISCV|pc [3])

	.dataa(gnd),
	.datab(\CPU_RISCV|pc [8]),
	.datac(gnd),
	.datad(\CPU_RISCV|pc [3]),
	.cin(gnd),
	.combout(\imem|RAM~95_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~95 .lut_mask = 16'h0033;
defparam \imem|RAM~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y30_N0
cycloneive_lcell_comb \imem|RAM~92 (
// Equation(s):
// \imem|RAM~92_combout  = (\CPU_RISCV|pc [4] & (!\CPU_RISCV|pc [2] & ((!\CPU_RISCV|pc [3])))) # (!\CPU_RISCV|pc [4] & (!\CPU_RISCV|pc [5] & (\CPU_RISCV|pc [2] $ (\CPU_RISCV|pc [3]))))

	.dataa(\CPU_RISCV|pc [2]),
	.datab(\CPU_RISCV|pc [4]),
	.datac(\CPU_RISCV|pc [5]),
	.datad(\CPU_RISCV|pc [3]),
	.cin(gnd),
	.combout(\imem|RAM~92_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~92 .lut_mask = 16'h0146;
defparam \imem|RAM~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N4
cycloneive_lcell_comb \imem|RAM~93 (
// Equation(s):
// \imem|RAM~93_combout  = (\CPU_RISCV|pc [8] & ((\CPU_RISCV|pc [6] & ((\imem|RAM~91_combout ))) # (!\CPU_RISCV|pc [6] & (\imem|RAM~92_combout ))))

	.dataa(\CPU_RISCV|pc [8]),
	.datab(\CPU_RISCV|pc [6]),
	.datac(\imem|RAM~92_combout ),
	.datad(\imem|RAM~91_combout ),
	.cin(gnd),
	.combout(\imem|RAM~93_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~93 .lut_mask = 16'hA820;
defparam \imem|RAM~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N20
cycloneive_lcell_comb \imem|RAM~96 (
// Equation(s):
// \imem|RAM~96_combout  = (\imem|RAM~93_combout ) # ((\imem|RAM~95_combout  & (\imem|RAM~94_combout  & \always0~1_combout )))

	.dataa(\imem|RAM~95_combout ),
	.datab(\imem|RAM~94_combout ),
	.datac(\always0~1_combout ),
	.datad(\imem|RAM~93_combout ),
	.cin(gnd),
	.combout(\imem|RAM~96_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~96 .lut_mask = 16'hFF80;
defparam \imem|RAM~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N12
cycloneive_lcell_comb \imem|RAM~97 (
// Equation(s):
// \imem|RAM~97_combout  = (\CPU_RISCV|pc [10] & (\CPU_RISCV|pc [7])) # (!\CPU_RISCV|pc [10] & ((\CPU_RISCV|pc [7] & (\imem|RAM~90_combout )) # (!\CPU_RISCV|pc [7] & ((\imem|RAM~96_combout )))))

	.dataa(\CPU_RISCV|pc [10]),
	.datab(\CPU_RISCV|pc [7]),
	.datac(\imem|RAM~90_combout ),
	.datad(\imem|RAM~96_combout ),
	.cin(gnd),
	.combout(\imem|RAM~97_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~97 .lut_mask = 16'hD9C8;
defparam \imem|RAM~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N26
cycloneive_lcell_comb \imem|RAM~104 (
// Equation(s):
// \imem|RAM~104_combout  = (\CPU_RISCV|pc [10] & ((\imem|RAM~97_combout  & (\imem|RAM~103_combout )) # (!\imem|RAM~97_combout  & ((\imem|RAM~84_combout ))))) # (!\CPU_RISCV|pc [10] & (((\imem|RAM~97_combout ))))

	.dataa(\CPU_RISCV|pc [10]),
	.datab(\imem|RAM~103_combout ),
	.datac(\imem|RAM~84_combout ),
	.datad(\imem|RAM~97_combout ),
	.cin(gnd),
	.combout(\imem|RAM~104_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~104 .lut_mask = 16'hDDA0;
defparam \imem|RAM~104 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N18
cycloneive_lcell_comb \always0~2 (
// Equation(s):
// \always0~2_combout  = (!\imem|RAM~169_combout  & ((\CPU_RISCV|pc [9] & (!\imem|RAM~130_combout )) # (!\CPU_RISCV|pc [9] & ((!\imem|RAM~104_combout )))))

	.dataa(\CPU_RISCV|pc [9]),
	.datab(\imem|RAM~130_combout ),
	.datac(\imem|RAM~169_combout ),
	.datad(\imem|RAM~104_combout ),
	.cin(gnd),
	.combout(\always0~2_combout ),
	.cout());
// synopsys translate_off
defparam \always0~2 .lut_mask = 16'h0207;
defparam \always0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y29_N18
cycloneive_lcell_comb \imem|RAM~248 (
// Equation(s):
// \imem|RAM~248_combout  = \CPU_RISCV|pc [2] $ (((\CPU_RISCV|pc [6] & ((!\CPU_RISCV|pc [4]))) # (!\CPU_RISCV|pc [6] & (!\CPU_RISCV|pc [3] & \CPU_RISCV|pc [4]))))

	.dataa(\CPU_RISCV|pc [6]),
	.datab(\CPU_RISCV|pc [2]),
	.datac(\CPU_RISCV|pc [3]),
	.datad(\CPU_RISCV|pc [4]),
	.cin(gnd),
	.combout(\imem|RAM~248_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~248 .lut_mask = 16'hC966;
defparam \imem|RAM~248 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y29_N28
cycloneive_lcell_comb \imem|RAM~247 (
// Equation(s):
// \imem|RAM~247_combout  = (\CPU_RISCV|pc [6] & (!\CPU_RISCV|pc [2] & (!\CPU_RISCV|pc [3] & !\CPU_RISCV|pc [4]))) # (!\CPU_RISCV|pc [6] & (\CPU_RISCV|pc [2] & ((\CPU_RISCV|pc [3]) # (\CPU_RISCV|pc [4]))))

	.dataa(\CPU_RISCV|pc [6]),
	.datab(\CPU_RISCV|pc [2]),
	.datac(\CPU_RISCV|pc [3]),
	.datad(\CPU_RISCV|pc [4]),
	.cin(gnd),
	.combout(\imem|RAM~247_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~247 .lut_mask = 16'h4442;
defparam \imem|RAM~247 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y29_N0
cycloneive_lcell_comb \imem|RAM~249 (
// Equation(s):
// \imem|RAM~249_combout  = (\CPU_RISCV|pc [9] & ((\CPU_RISCV|pc [5] & ((\imem|RAM~247_combout ))) # (!\CPU_RISCV|pc [5] & (\imem|RAM~248_combout ))))

	.dataa(\CPU_RISCV|pc [5]),
	.datab(\imem|RAM~248_combout ),
	.datac(\CPU_RISCV|pc [9]),
	.datad(\imem|RAM~247_combout ),
	.cin(gnd),
	.combout(\imem|RAM~249_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~249 .lut_mask = 16'hE040;
defparam \imem|RAM~249 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y32_N4
cycloneive_lcell_comb \imem|RAM~243 (
// Equation(s):
// \imem|RAM~243_combout  = (\CPU_RISCV|pc [6] & ((\CPU_RISCV|pc [3] & ((\CPU_RISCV|pc [5]))) # (!\CPU_RISCV|pc [3] & (!\CPU_RISCV|pc [2])))) # (!\CPU_RISCV|pc [6] & (\CPU_RISCV|pc [2]))

	.dataa(\CPU_RISCV|pc [2]),
	.datab(\CPU_RISCV|pc [6]),
	.datac(\CPU_RISCV|pc [5]),
	.datad(\CPU_RISCV|pc [3]),
	.cin(gnd),
	.combout(\imem|RAM~243_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~243 .lut_mask = 16'hE266;
defparam \imem|RAM~243 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y32_N6
cycloneive_lcell_comb \imem|RAM~244 (
// Equation(s):
// \imem|RAM~244_combout  = (\CPU_RISCV|pc [2] & ((\CPU_RISCV|pc [6] & (\CPU_RISCV|pc [5])) # (!\CPU_RISCV|pc [6] & ((\CPU_RISCV|pc [3]))))) # (!\CPU_RISCV|pc [2] & (((!\CPU_RISCV|pc [5] & \CPU_RISCV|pc [3]))))

	.dataa(\CPU_RISCV|pc [2]),
	.datab(\CPU_RISCV|pc [6]),
	.datac(\CPU_RISCV|pc [5]),
	.datad(\CPU_RISCV|pc [3]),
	.cin(gnd),
	.combout(\imem|RAM~244_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~244 .lut_mask = 16'hA780;
defparam \imem|RAM~244 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y32_N8
cycloneive_lcell_comb \imem|RAM~245 (
// Equation(s):
// \imem|RAM~245_combout  = (\CPU_RISCV|pc [9] & (\CPU_RISCV|pc [4])) # (!\CPU_RISCV|pc [9] & ((\CPU_RISCV|pc [4] & (\imem|RAM~243_combout )) # (!\CPU_RISCV|pc [4] & ((\imem|RAM~244_combout )))))

	.dataa(\CPU_RISCV|pc [9]),
	.datab(\CPU_RISCV|pc [4]),
	.datac(\imem|RAM~243_combout ),
	.datad(\imem|RAM~244_combout ),
	.cin(gnd),
	.combout(\imem|RAM~245_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~245 .lut_mask = 16'hD9C8;
defparam \imem|RAM~245 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y32_N30
cycloneive_lcell_comb \imem|RAM~246 (
// Equation(s):
// \imem|RAM~246_combout  = (\CPU_RISCV|pc [9] & ((\imem|RAM~245_combout  & (!\imem|RAM~203_combout )) # (!\imem|RAM~245_combout  & ((\imem|RAM~199_combout ))))) # (!\CPU_RISCV|pc [9] & (((\imem|RAM~245_combout ))))

	.dataa(\imem|RAM~203_combout ),
	.datab(\CPU_RISCV|pc [9]),
	.datac(\imem|RAM~245_combout ),
	.datad(\imem|RAM~199_combout ),
	.cin(gnd),
	.combout(\imem|RAM~246_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~246 .lut_mask = 16'h7C70;
defparam \imem|RAM~246 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y30_N24
cycloneive_lcell_comb \imem|RAM~250 (
// Equation(s):
// \imem|RAM~250_combout  = (\CPU_RISCV|pc [8] & (((\CPU_RISCV|pc [7])))) # (!\CPU_RISCV|pc [8] & ((\CPU_RISCV|pc [7] & ((\imem|RAM~246_combout ))) # (!\CPU_RISCV|pc [7] & (\imem|RAM~249_combout ))))

	.dataa(\CPU_RISCV|pc [8]),
	.datab(\imem|RAM~249_combout ),
	.datac(\CPU_RISCV|pc [7]),
	.datad(\imem|RAM~246_combout ),
	.cin(gnd),
	.combout(\imem|RAM~250_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~250 .lut_mask = 16'hF4A4;
defparam \imem|RAM~250 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y30_N18
cycloneive_lcell_comb \imem|RAM~252 (
// Equation(s):
// \imem|RAM~252_combout  = (\CPU_RISCV|pc [2] & ((\CPU_RISCV|pc [6]) # (\CPU_RISCV|pc [4] $ (!\CPU_RISCV|pc [3])))) # (!\CPU_RISCV|pc [2] & (!\CPU_RISCV|pc [4] & (\CPU_RISCV|pc [6] & !\CPU_RISCV|pc [3])))

	.dataa(\CPU_RISCV|pc [2]),
	.datab(\CPU_RISCV|pc [4]),
	.datac(\CPU_RISCV|pc [6]),
	.datad(\CPU_RISCV|pc [3]),
	.cin(gnd),
	.combout(\imem|RAM~252_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~252 .lut_mask = 16'hA8B2;
defparam \imem|RAM~252 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y30_N20
cycloneive_lcell_comb \imem|RAM~251 (
// Equation(s):
// \imem|RAM~251_combout  = (\CPU_RISCV|pc [3] & ((\CPU_RISCV|pc [2] & (\CPU_RISCV|pc [4] & !\CPU_RISCV|pc [6])) # (!\CPU_RISCV|pc [2] & (!\CPU_RISCV|pc [4] & \CPU_RISCV|pc [6])))) # (!\CPU_RISCV|pc [3] & (\CPU_RISCV|pc [2] $ ((\CPU_RISCV|pc [4]))))

	.dataa(\CPU_RISCV|pc [2]),
	.datab(\CPU_RISCV|pc [4]),
	.datac(\CPU_RISCV|pc [6]),
	.datad(\CPU_RISCV|pc [3]),
	.cin(gnd),
	.combout(\imem|RAM~251_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~251 .lut_mask = 16'h1866;
defparam \imem|RAM~251 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y30_N12
cycloneive_lcell_comb \imem|RAM~253 (
// Equation(s):
// \imem|RAM~253_combout  = (\CPU_RISCV|pc [9] & (((\CPU_RISCV|pc [5])))) # (!\CPU_RISCV|pc [9] & ((\CPU_RISCV|pc [5] & ((!\imem|RAM~251_combout ))) # (!\CPU_RISCV|pc [5] & (\imem|RAM~252_combout ))))

	.dataa(\CPU_RISCV|pc [9]),
	.datab(\imem|RAM~252_combout ),
	.datac(\CPU_RISCV|pc [5]),
	.datad(\imem|RAM~251_combout ),
	.cin(gnd),
	.combout(\imem|RAM~253_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~253 .lut_mask = 16'hA4F4;
defparam \imem|RAM~253 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y30_N26
cycloneive_lcell_comb \imem|RAM~254 (
// Equation(s):
// \imem|RAM~254_combout  = (\CPU_RISCV|pc [9] & ((\imem|RAM~253_combout  & ((\imem|RAM~213_combout ))) # (!\imem|RAM~253_combout  & (\imem|RAM~209_combout )))) # (!\CPU_RISCV|pc [9] & (((\imem|RAM~253_combout ))))

	.dataa(\imem|RAM~209_combout ),
	.datab(\imem|RAM~213_combout ),
	.datac(\CPU_RISCV|pc [9]),
	.datad(\imem|RAM~253_combout ),
	.cin(gnd),
	.combout(\imem|RAM~254_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~254 .lut_mask = 16'hCFA0;
defparam \imem|RAM~254 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y30_N30
cycloneive_lcell_comb \imem|RAM~240 (
// Equation(s):
// \imem|RAM~240_combout  = (\CPU_RISCV|pc [2] & ((\CPU_RISCV|pc [4] & ((!\CPU_RISCV|pc [3]))) # (!\CPU_RISCV|pc [4] & (!\CPU_RISCV|pc [5])))) # (!\CPU_RISCV|pc [2] & ((\CPU_RISCV|pc [5] & ((\CPU_RISCV|pc [3]))) # (!\CPU_RISCV|pc [5] & (\CPU_RISCV|pc [4]))))

	.dataa(\CPU_RISCV|pc [5]),
	.datab(\CPU_RISCV|pc [2]),
	.datac(\CPU_RISCV|pc [4]),
	.datad(\CPU_RISCV|pc [3]),
	.cin(gnd),
	.combout(\imem|RAM~240_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~240 .lut_mask = 16'h36D4;
defparam \imem|RAM~240 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y30_N8
cycloneive_lcell_comb \imem|RAM~241 (
// Equation(s):
// \imem|RAM~241_combout  = (\CPU_RISCV|pc [9] & (((\CPU_RISCV|pc [6])))) # (!\CPU_RISCV|pc [9] & ((\CPU_RISCV|pc [6] & (\imem|RAM~240_combout )) # (!\CPU_RISCV|pc [6] & ((\imem|RAM~92_combout )))))

	.dataa(\imem|RAM~240_combout ),
	.datab(\CPU_RISCV|pc [9]),
	.datac(\CPU_RISCV|pc [6]),
	.datad(\imem|RAM~92_combout ),
	.cin(gnd),
	.combout(\imem|RAM~241_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~241 .lut_mask = 16'hE3E0;
defparam \imem|RAM~241 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y30_N6
cycloneive_lcell_comb \imem|RAM~242 (
// Equation(s):
// \imem|RAM~242_combout  = (\CPU_RISCV|pc [9] & ((\imem|RAM~241_combout  & (!\imem|RAM~197_combout )) # (!\imem|RAM~241_combout  & ((\imem|RAM~193_combout ))))) # (!\CPU_RISCV|pc [9] & (((\imem|RAM~241_combout ))))

	.dataa(\imem|RAM~197_combout ),
	.datab(\CPU_RISCV|pc [9]),
	.datac(\imem|RAM~241_combout ),
	.datad(\imem|RAM~193_combout ),
	.cin(gnd),
	.combout(\imem|RAM~242_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~242 .lut_mask = 16'h7C70;
defparam \imem|RAM~242 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y30_N22
cycloneive_lcell_comb \imem|RAM~255 (
// Equation(s):
// \imem|RAM~255_combout  = (\CPU_RISCV|pc [8] & ((\imem|RAM~250_combout  & (\imem|RAM~254_combout )) # (!\imem|RAM~250_combout  & ((\imem|RAM~242_combout ))))) # (!\CPU_RISCV|pc [8] & (\imem|RAM~250_combout ))

	.dataa(\CPU_RISCV|pc [8]),
	.datab(\imem|RAM~250_combout ),
	.datac(\imem|RAM~254_combout ),
	.datad(\imem|RAM~242_combout ),
	.cin(gnd),
	.combout(\imem|RAM~255_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~255 .lut_mask = 16'hE6C4;
defparam \imem|RAM~255 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y34_N2
cycloneive_lcell_comb \imem|RAM~233 (
// Equation(s):
// \imem|RAM~233_combout  = (\CPU_RISCV|pc [2] & (\CPU_RISCV|pc [6] $ (((\CPU_RISCV|pc [5]) # (!\CPU_RISCV|pc [4]))))) # (!\CPU_RISCV|pc [2] & (((\CPU_RISCV|pc [4] & \CPU_RISCV|pc [6]))))

	.dataa(\CPU_RISCV|pc [5]),
	.datab(\CPU_RISCV|pc [2]),
	.datac(\CPU_RISCV|pc [4]),
	.datad(\CPU_RISCV|pc [6]),
	.cin(gnd),
	.combout(\imem|RAM~233_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~233 .lut_mask = 16'h708C;
defparam \imem|RAM~233 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y34_N22
cycloneive_lcell_comb \imem|RAM~229 (
// Equation(s):
// \imem|RAM~229_combout  = (\CPU_RISCV|pc [5] & (((!\CPU_RISCV|pc [6]) # (!\CPU_RISCV|pc [4])) # (!\CPU_RISCV|pc [2]))) # (!\CPU_RISCV|pc [5] & (((\CPU_RISCV|pc [4]) # (\CPU_RISCV|pc [6]))))

	.dataa(\CPU_RISCV|pc [5]),
	.datab(\CPU_RISCV|pc [2]),
	.datac(\CPU_RISCV|pc [4]),
	.datad(\CPU_RISCV|pc [6]),
	.cin(gnd),
	.combout(\imem|RAM~229_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~229 .lut_mask = 16'h7FFA;
defparam \imem|RAM~229 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y34_N10
cycloneive_lcell_comb \imem|RAM~231 (
// Equation(s):
// \imem|RAM~231_combout  = (\CPU_RISCV|pc [5] & (((!\CPU_RISCV|pc [4])) # (!\CPU_RISCV|pc [2]))) # (!\CPU_RISCV|pc [5] & ((\CPU_RISCV|pc [2] & ((\CPU_RISCV|pc [4]) # (!\CPU_RISCV|pc [6]))) # (!\CPU_RISCV|pc [2] & (\CPU_RISCV|pc [4] & !\CPU_RISCV|pc [6]))))

	.dataa(\CPU_RISCV|pc [5]),
	.datab(\CPU_RISCV|pc [2]),
	.datac(\CPU_RISCV|pc [4]),
	.datad(\CPU_RISCV|pc [6]),
	.cin(gnd),
	.combout(\imem|RAM~231_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~231 .lut_mask = 16'h6A7E;
defparam \imem|RAM~231 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y34_N0
cycloneive_lcell_comb \imem|RAM~230 (
// Equation(s):
// \imem|RAM~230_combout  = (\CPU_RISCV|pc [2] & ((\CPU_RISCV|pc [6] & (!\CPU_RISCV|pc [5])) # (!\CPU_RISCV|pc [6] & ((!\CPU_RISCV|pc [4]))))) # (!\CPU_RISCV|pc [2] & ((\CPU_RISCV|pc [4] $ (\CPU_RISCV|pc [6]))))

	.dataa(\CPU_RISCV|pc [5]),
	.datab(\CPU_RISCV|pc [2]),
	.datac(\CPU_RISCV|pc [4]),
	.datad(\CPU_RISCV|pc [6]),
	.cin(gnd),
	.combout(\imem|RAM~230_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~230 .lut_mask = 16'h473C;
defparam \imem|RAM~230 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y34_N16
cycloneive_lcell_comb \imem|RAM~232 (
// Equation(s):
// \imem|RAM~232_combout  = (\CPU_RISCV|pc [9] & (((\CPU_RISCV|pc [3])))) # (!\CPU_RISCV|pc [9] & ((\CPU_RISCV|pc [3] & ((!\imem|RAM~230_combout ))) # (!\CPU_RISCV|pc [3] & (\imem|RAM~231_combout ))))

	.dataa(\imem|RAM~231_combout ),
	.datab(\imem|RAM~230_combout ),
	.datac(\CPU_RISCV|pc [9]),
	.datad(\CPU_RISCV|pc [3]),
	.cin(gnd),
	.combout(\imem|RAM~232_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~232 .lut_mask = 16'hF30A;
defparam \imem|RAM~232 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y34_N4
cycloneive_lcell_comb \imem|RAM~234 (
// Equation(s):
// \imem|RAM~234_combout  = (\CPU_RISCV|pc [9] & ((\imem|RAM~232_combout  & (!\imem|RAM~233_combout )) # (!\imem|RAM~232_combout  & ((!\imem|RAM~229_combout ))))) # (!\CPU_RISCV|pc [9] & (((\imem|RAM~232_combout ))))

	.dataa(\CPU_RISCV|pc [9]),
	.datab(\imem|RAM~233_combout ),
	.datac(\imem|RAM~229_combout ),
	.datad(\imem|RAM~232_combout ),
	.cin(gnd),
	.combout(\imem|RAM~234_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~234 .lut_mask = 16'h770A;
defparam \imem|RAM~234 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y32_N10
cycloneive_lcell_comb \imem|RAM~227 (
// Equation(s):
// \imem|RAM~227_combout  = (\CPU_RISCV|pc [3] & (\CPU_RISCV|pc [2] $ (((\CPU_RISCV|pc [6]) # (!\CPU_RISCV|pc [9]))))) # (!\CPU_RISCV|pc [3] & (\CPU_RISCV|pc [9] & ((\CPU_RISCV|pc [6]) # (!\CPU_RISCV|pc [2]))))

	.dataa(\CPU_RISCV|pc [2]),
	.datab(\CPU_RISCV|pc [3]),
	.datac(\CPU_RISCV|pc [9]),
	.datad(\CPU_RISCV|pc [6]),
	.cin(gnd),
	.combout(\imem|RAM~227_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~227 .lut_mask = 16'h7494;
defparam \imem|RAM~227 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y32_N6
cycloneive_lcell_comb \imem|RAM~225 (
// Equation(s):
// \imem|RAM~225_combout  = (\CPU_RISCV|pc [3] & (\CPU_RISCV|pc [6] $ (((\CPU_RISCV|pc [9]) # (!\CPU_RISCV|pc [2]))))) # (!\CPU_RISCV|pc [3] & ((\CPU_RISCV|pc [9] & (!\CPU_RISCV|pc [2])) # (!\CPU_RISCV|pc [9] & ((\CPU_RISCV|pc [6])))))

	.dataa(\CPU_RISCV|pc [2]),
	.datab(\CPU_RISCV|pc [3]),
	.datac(\CPU_RISCV|pc [9]),
	.datad(\CPU_RISCV|pc [6]),
	.cin(gnd),
	.combout(\imem|RAM~225_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~225 .lut_mask = 16'h1BD4;
defparam \imem|RAM~225 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y32_N0
cycloneive_lcell_comb \imem|RAM~224 (
// Equation(s):
// \imem|RAM~224_combout  = (\CPU_RISCV|pc [2] & ((\CPU_RISCV|pc [3] & (\CPU_RISCV|pc [9] & !\CPU_RISCV|pc [6])) # (!\CPU_RISCV|pc [3] & (!\CPU_RISCV|pc [9] & \CPU_RISCV|pc [6])))) # (!\CPU_RISCV|pc [2] & (\CPU_RISCV|pc [9] $ (((\CPU_RISCV|pc [3] & 
// !\CPU_RISCV|pc [6])))))

	.dataa(\CPU_RISCV|pc [2]),
	.datab(\CPU_RISCV|pc [3]),
	.datac(\CPU_RISCV|pc [9]),
	.datad(\CPU_RISCV|pc [6]),
	.cin(gnd),
	.combout(\imem|RAM~224_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~224 .lut_mask = 16'h5294;
defparam \imem|RAM~224 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y32_N4
cycloneive_lcell_comb \imem|RAM~226 (
// Equation(s):
// \imem|RAM~226_combout  = (\CPU_RISCV|pc [4] & (((\CPU_RISCV|pc [5]) # (!\imem|RAM~224_combout )))) # (!\CPU_RISCV|pc [4] & (\imem|RAM~225_combout  & (!\CPU_RISCV|pc [5])))

	.dataa(\imem|RAM~225_combout ),
	.datab(\CPU_RISCV|pc [4]),
	.datac(\CPU_RISCV|pc [5]),
	.datad(\imem|RAM~224_combout ),
	.cin(gnd),
	.combout(\imem|RAM~226_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~226 .lut_mask = 16'hC2CE;
defparam \imem|RAM~226 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y32_N18
cycloneive_lcell_comb \imem|RAM~223 (
// Equation(s):
// \imem|RAM~223_combout  = (\CPU_RISCV|pc [2] & (((\CPU_RISCV|pc [9] & !\CPU_RISCV|pc [6])))) # (!\CPU_RISCV|pc [2] & (\CPU_RISCV|pc [6] & ((\CPU_RISCV|pc [3]) # (\CPU_RISCV|pc [9]))))

	.dataa(\CPU_RISCV|pc [2]),
	.datab(\CPU_RISCV|pc [3]),
	.datac(\CPU_RISCV|pc [9]),
	.datad(\CPU_RISCV|pc [6]),
	.cin(gnd),
	.combout(\imem|RAM~223_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~223 .lut_mask = 16'h54A0;
defparam \imem|RAM~223 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y32_N20
cycloneive_lcell_comb \imem|RAM~228 (
// Equation(s):
// \imem|RAM~228_combout  = (\imem|RAM~226_combout  & (((!\CPU_RISCV|pc [5])) # (!\imem|RAM~227_combout ))) # (!\imem|RAM~226_combout  & (((\CPU_RISCV|pc [5] & \imem|RAM~223_combout ))))

	.dataa(\imem|RAM~227_combout ),
	.datab(\imem|RAM~226_combout ),
	.datac(\CPU_RISCV|pc [5]),
	.datad(\imem|RAM~223_combout ),
	.cin(gnd),
	.combout(\imem|RAM~228_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~228 .lut_mask = 16'h7C4C;
defparam \imem|RAM~228 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y32_N2
cycloneive_lcell_comb \imem|RAM~235 (
// Equation(s):
// \imem|RAM~235_combout  = (\CPU_RISCV|pc [8] & (\CPU_RISCV|pc [7])) # (!\CPU_RISCV|pc [8] & ((\CPU_RISCV|pc [7] & ((\imem|RAM~228_combout ))) # (!\CPU_RISCV|pc [7] & (\imem|RAM~234_combout ))))

	.dataa(\CPU_RISCV|pc [8]),
	.datab(\CPU_RISCV|pc [7]),
	.datac(\imem|RAM~234_combout ),
	.datad(\imem|RAM~228_combout ),
	.cin(gnd),
	.combout(\imem|RAM~235_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~235 .lut_mask = 16'hDC98;
defparam \imem|RAM~235 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y32_N26
cycloneive_lcell_comb \imem|RAM~237 (
// Equation(s):
// \imem|RAM~237_combout  = (\CPU_RISCV|pc [2]) # ((\CPU_RISCV|pc [5]) # (\CPU_RISCV|pc [4] $ (\CPU_RISCV|pc [6])))

	.dataa(\CPU_RISCV|pc [2]),
	.datab(\CPU_RISCV|pc [4]),
	.datac(\CPU_RISCV|pc [5]),
	.datad(\CPU_RISCV|pc [6]),
	.cin(gnd),
	.combout(\imem|RAM~237_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~237 .lut_mask = 16'hFBFE;
defparam \imem|RAM~237 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y32_N12
cycloneive_lcell_comb \imem|RAM~236 (
// Equation(s):
// \imem|RAM~236_combout  = (\CPU_RISCV|pc [2] & ((\CPU_RISCV|pc [4] & (!\CPU_RISCV|pc [5] & \CPU_RISCV|pc [6])) # (!\CPU_RISCV|pc [4] & (\CPU_RISCV|pc [5])))) # (!\CPU_RISCV|pc [2] & (((\CPU_RISCV|pc [5]))))

	.dataa(\CPU_RISCV|pc [2]),
	.datab(\CPU_RISCV|pc [4]),
	.datac(\CPU_RISCV|pc [5]),
	.datad(\CPU_RISCV|pc [6]),
	.cin(gnd),
	.combout(\imem|RAM~236_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~236 .lut_mask = 16'h7870;
defparam \imem|RAM~236 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y32_N8
cycloneive_lcell_comb \imem|RAM~238 (
// Equation(s):
// \imem|RAM~238_combout  = (!\CPU_RISCV|pc [9] & ((\CPU_RISCV|pc [3] & (!\imem|RAM~237_combout )) # (!\CPU_RISCV|pc [3] & ((\imem|RAM~236_combout )))))

	.dataa(\CPU_RISCV|pc [3]),
	.datab(\CPU_RISCV|pc [9]),
	.datac(\imem|RAM~237_combout ),
	.datad(\imem|RAM~236_combout ),
	.cin(gnd),
	.combout(\imem|RAM~238_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~238 .lut_mask = 16'h1302;
defparam \imem|RAM~238 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y34_N24
cycloneive_lcell_comb \imem|RAM~221 (
// Equation(s):
// \imem|RAM~221_combout  = (\CPU_RISCV|pc [5] & (\CPU_RISCV|pc [4] $ (\CPU_RISCV|pc [2] $ (!\CPU_RISCV|pc [9])))) # (!\CPU_RISCV|pc [5] & (\CPU_RISCV|pc [4] & (\CPU_RISCV|pc [2] & \CPU_RISCV|pc [9])))

	.dataa(\CPU_RISCV|pc [4]),
	.datab(\CPU_RISCV|pc [2]),
	.datac(\CPU_RISCV|pc [9]),
	.datad(\CPU_RISCV|pc [5]),
	.cin(gnd),
	.combout(\imem|RAM~221_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~221 .lut_mask = 16'h6980;
defparam \imem|RAM~221 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y32_N28
cycloneive_lcell_comb \imem|RAM~217 (
// Equation(s):
// \imem|RAM~217_combout  = (\CPU_RISCV|pc [2] & ((\CPU_RISCV|pc [5] & ((\CPU_RISCV|pc [9]) # (!\CPU_RISCV|pc [4]))) # (!\CPU_RISCV|pc [5] & ((\CPU_RISCV|pc [4]))))) # (!\CPU_RISCV|pc [2] & (\CPU_RISCV|pc [9] & ((!\CPU_RISCV|pc [4]))))

	.dataa(\CPU_RISCV|pc [2]),
	.datab(\CPU_RISCV|pc [9]),
	.datac(\CPU_RISCV|pc [5]),
	.datad(\CPU_RISCV|pc [4]),
	.cin(gnd),
	.combout(\imem|RAM~217_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~217 .lut_mask = 16'h8AE4;
defparam \imem|RAM~217 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y32_N14
cycloneive_lcell_comb \imem|RAM~218 (
// Equation(s):
// \imem|RAM~218_combout  = (\CPU_RISCV|pc [4] & ((\CPU_RISCV|pc [2] & ((!\CPU_RISCV|pc [9]))) # (!\CPU_RISCV|pc [2] & (!\CPU_RISCV|pc [5])))) # (!\CPU_RISCV|pc [4] & ((\CPU_RISCV|pc [5] & (\CPU_RISCV|pc [9] & !\CPU_RISCV|pc [2])) # (!\CPU_RISCV|pc [5] & 
// ((\CPU_RISCV|pc [2])))))

	.dataa(\CPU_RISCV|pc [5]),
	.datab(\CPU_RISCV|pc [4]),
	.datac(\CPU_RISCV|pc [9]),
	.datad(\CPU_RISCV|pc [2]),
	.cin(gnd),
	.combout(\imem|RAM~218_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~218 .lut_mask = 16'h1D64;
defparam \imem|RAM~218 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y32_N24
cycloneive_lcell_comb \imem|RAM~219 (
// Equation(s):
// \imem|RAM~219_combout  = (\CPU_RISCV|pc [9] & (\CPU_RISCV|pc [4] $ (((!\CPU_RISCV|pc [5] & !\CPU_RISCV|pc [2]))))) # (!\CPU_RISCV|pc [9] & (\CPU_RISCV|pc [5] & ((\CPU_RISCV|pc [2]))))

	.dataa(\CPU_RISCV|pc [5]),
	.datab(\CPU_RISCV|pc [4]),
	.datac(\CPU_RISCV|pc [9]),
	.datad(\CPU_RISCV|pc [2]),
	.cin(gnd),
	.combout(\imem|RAM~219_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~219 .lut_mask = 16'hCA90;
defparam \imem|RAM~219 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y32_N22
cycloneive_lcell_comb \imem|RAM~220 (
// Equation(s):
// \imem|RAM~220_combout  = (\CPU_RISCV|pc [6] & (\CPU_RISCV|pc [3])) # (!\CPU_RISCV|pc [6] & ((\CPU_RISCV|pc [3] & (!\imem|RAM~218_combout )) # (!\CPU_RISCV|pc [3] & ((!\imem|RAM~219_combout )))))

	.dataa(\CPU_RISCV|pc [6]),
	.datab(\CPU_RISCV|pc [3]),
	.datac(\imem|RAM~218_combout ),
	.datad(\imem|RAM~219_combout ),
	.cin(gnd),
	.combout(\imem|RAM~220_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~220 .lut_mask = 16'h8C9D;
defparam \imem|RAM~220 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y32_N16
cycloneive_lcell_comb \imem|RAM~222 (
// Equation(s):
// \imem|RAM~222_combout  = (\imem|RAM~220_combout  & ((\imem|RAM~221_combout ) # ((!\CPU_RISCV|pc [6])))) # (!\imem|RAM~220_combout  & (((!\imem|RAM~217_combout  & \CPU_RISCV|pc [6]))))

	.dataa(\imem|RAM~221_combout ),
	.datab(\imem|RAM~217_combout ),
	.datac(\imem|RAM~220_combout ),
	.datad(\CPU_RISCV|pc [6]),
	.cin(gnd),
	.combout(\imem|RAM~222_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~222 .lut_mask = 16'hA3F0;
defparam \imem|RAM~222 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y32_N30
cycloneive_lcell_comb \imem|RAM~239 (
// Equation(s):
// \imem|RAM~239_combout  = (\CPU_RISCV|pc [8] & ((\imem|RAM~235_combout  & (\imem|RAM~238_combout )) # (!\imem|RAM~235_combout  & ((\imem|RAM~222_combout ))))) # (!\CPU_RISCV|pc [8] & (\imem|RAM~235_combout ))

	.dataa(\CPU_RISCV|pc [8]),
	.datab(\imem|RAM~235_combout ),
	.datac(\imem|RAM~238_combout ),
	.datad(\imem|RAM~222_combout ),
	.cin(gnd),
	.combout(\imem|RAM~239_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~239 .lut_mask = 16'hE6C4;
defparam \imem|RAM~239 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N8
cycloneive_lcell_comb \imem|RAM~256 (
// Equation(s):
// \imem|RAM~256_combout  = (\CPU_RISCV|pc [10] & ((\imem|RAM~239_combout ))) # (!\CPU_RISCV|pc [10] & (\imem|RAM~255_combout ))

	.dataa(gnd),
	.datab(\imem|RAM~255_combout ),
	.datac(\CPU_RISCV|pc [10]),
	.datad(\imem|RAM~239_combout ),
	.cin(gnd),
	.combout(\imem|RAM~256_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~256 .lut_mask = 16'hFC0C;
defparam \imem|RAM~256 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y38_N6
cycloneive_lcell_comb \imem|RAM~45 (
// Equation(s):
// \imem|RAM~45_combout  = (\CPU_RISCV|pc [2] & (((\CPU_RISCV|pc [5] & !\CPU_RISCV|pc [3])) # (!\CPU_RISCV|pc [4]))) # (!\CPU_RISCV|pc [2] & (\CPU_RISCV|pc [4] $ (((!\CPU_RISCV|pc [5] & \CPU_RISCV|pc [3])))))

	.dataa(\CPU_RISCV|pc [5]),
	.datab(\CPU_RISCV|pc [2]),
	.datac(\CPU_RISCV|pc [4]),
	.datad(\CPU_RISCV|pc [3]),
	.cin(gnd),
	.combout(\imem|RAM~45_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~45 .lut_mask = 16'h2DBC;
defparam \imem|RAM~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y38_N8
cycloneive_lcell_comb \imem|RAM~64 (
// Equation(s):
// \imem|RAM~64_combout  = (\CPU_RISCV|pc [2] & ((\CPU_RISCV|pc [4] & ((\CPU_RISCV|pc [3]))) # (!\CPU_RISCV|pc [4] & (!\CPU_RISCV|pc [5] & !\CPU_RISCV|pc [3])))) # (!\CPU_RISCV|pc [2] & ((\CPU_RISCV|pc [5] & (!\CPU_RISCV|pc [4])) # (!\CPU_RISCV|pc [5] & 
// (\CPU_RISCV|pc [4] & !\CPU_RISCV|pc [3]))))

	.dataa(\CPU_RISCV|pc [5]),
	.datab(\CPU_RISCV|pc [2]),
	.datac(\CPU_RISCV|pc [4]),
	.datad(\CPU_RISCV|pc [3]),
	.cin(gnd),
	.combout(\imem|RAM~64_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~64 .lut_mask = 16'hC216;
defparam \imem|RAM~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y38_N4
cycloneive_lcell_comb \imem|RAM~42 (
// Equation(s):
// \imem|RAM~42_combout  = (\CPU_RISCV|pc [2] & (((\CPU_RISCV|pc [4] & !\CPU_RISCV|pc [5])) # (!\CPU_RISCV|pc [3]))) # (!\CPU_RISCV|pc [2] & (((\CPU_RISCV|pc [5]) # (\CPU_RISCV|pc [3]))))

	.dataa(\CPU_RISCV|pc [4]),
	.datab(\CPU_RISCV|pc [5]),
	.datac(\CPU_RISCV|pc [2]),
	.datad(\CPU_RISCV|pc [3]),
	.cin(gnd),
	.combout(\imem|RAM~42_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~42 .lut_mask = 16'h2FFC;
defparam \imem|RAM~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y38_N18
cycloneive_lcell_comb \imem|RAM~43 (
// Equation(s):
// \imem|RAM~43_combout  = (\CPU_RISCV|pc [5] & (((!\CPU_RISCV|pc [2] & \CPU_RISCV|pc [3])))) # (!\CPU_RISCV|pc [5] & (\CPU_RISCV|pc [4] $ (\CPU_RISCV|pc [2] $ (\CPU_RISCV|pc [3]))))

	.dataa(\CPU_RISCV|pc [4]),
	.datab(\CPU_RISCV|pc [5]),
	.datac(\CPU_RISCV|pc [2]),
	.datad(\CPU_RISCV|pc [3]),
	.cin(gnd),
	.combout(\imem|RAM~43_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~43 .lut_mask = 16'h2D12;
defparam \imem|RAM~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y38_N0
cycloneive_lcell_comb \imem|RAM~44 (
// Equation(s):
// \imem|RAM~44_combout  = (\CPU_RISCV|pc [6] & ((\CPU_RISCV|pc [7]) # ((!\imem|RAM~42_combout )))) # (!\CPU_RISCV|pc [6] & (!\CPU_RISCV|pc [7] & ((\imem|RAM~43_combout ))))

	.dataa(\CPU_RISCV|pc [6]),
	.datab(\CPU_RISCV|pc [7]),
	.datac(\imem|RAM~42_combout ),
	.datad(\imem|RAM~43_combout ),
	.cin(gnd),
	.combout(\imem|RAM~44_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~44 .lut_mask = 16'h9B8A;
defparam \imem|RAM~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y38_N10
cycloneive_lcell_comb \imem|RAM~65 (
// Equation(s):
// \imem|RAM~65_combout  = (\CPU_RISCV|pc [7] & ((\imem|RAM~44_combout  & (!\imem|RAM~45_combout )) # (!\imem|RAM~44_combout  & ((!\imem|RAM~64_combout ))))) # (!\CPU_RISCV|pc [7] & (((\imem|RAM~44_combout ))))

	.dataa(\imem|RAM~45_combout ),
	.datab(\CPU_RISCV|pc [7]),
	.datac(\imem|RAM~64_combout ),
	.datad(\imem|RAM~44_combout ),
	.cin(gnd),
	.combout(\imem|RAM~65_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~65 .lut_mask = 16'h770C;
defparam \imem|RAM~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y38_N12
cycloneive_lcell_comb \imem|RAM~60 (
// Equation(s):
// \imem|RAM~60_combout  = (\CPU_RISCV|pc [2] & (\CPU_RISCV|pc [3] $ (((!\CPU_RISCV|pc [5]))))) # (!\CPU_RISCV|pc [2] & (\CPU_RISCV|pc [3] & (!\CPU_RISCV|pc [6] & !\CPU_RISCV|pc [5])))

	.dataa(\CPU_RISCV|pc [3]),
	.datab(\CPU_RISCV|pc [2]),
	.datac(\CPU_RISCV|pc [6]),
	.datad(\CPU_RISCV|pc [5]),
	.cin(gnd),
	.combout(\imem|RAM~60_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~60 .lut_mask = 16'h8846;
defparam \imem|RAM~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y38_N2
cycloneive_lcell_comb \imem|RAM~61 (
// Equation(s):
// \imem|RAM~61_combout  = (\CPU_RISCV|pc [3] & (\CPU_RISCV|pc [5] $ (((!\CPU_RISCV|pc [6]) # (!\CPU_RISCV|pc [2]))))) # (!\CPU_RISCV|pc [3] & ((\CPU_RISCV|pc [2]) # ((!\CPU_RISCV|pc [6] & \CPU_RISCV|pc [5]))))

	.dataa(\CPU_RISCV|pc [3]),
	.datab(\CPU_RISCV|pc [2]),
	.datac(\CPU_RISCV|pc [6]),
	.datad(\CPU_RISCV|pc [5]),
	.cin(gnd),
	.combout(\imem|RAM~61_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~61 .lut_mask = 16'hC56E;
defparam \imem|RAM~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y38_N20
cycloneive_lcell_comb \imem|RAM~62 (
// Equation(s):
// \imem|RAM~62_combout  = (!\CPU_RISCV|pc [7] & ((\CPU_RISCV|pc [4] & ((!\imem|RAM~61_combout ))) # (!\CPU_RISCV|pc [4] & (\imem|RAM~60_combout ))))

	.dataa(\imem|RAM~60_combout ),
	.datab(\CPU_RISCV|pc [7]),
	.datac(\CPU_RISCV|pc [4]),
	.datad(\imem|RAM~61_combout ),
	.cin(gnd),
	.combout(\imem|RAM~62_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~62 .lut_mask = 16'h0232;
defparam \imem|RAM~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y30_N8
cycloneive_lcell_comb \imem|RAM~49 (
// Equation(s):
// \imem|RAM~49_combout  = (!\CPU_RISCV|pc [4] & (!\CPU_RISCV|pc [2] & (\CPU_RISCV|pc [3] & \CPU_RISCV|pc [7])))

	.dataa(\CPU_RISCV|pc [4]),
	.datab(\CPU_RISCV|pc [2]),
	.datac(\CPU_RISCV|pc [3]),
	.datad(\CPU_RISCV|pc [7]),
	.cin(gnd),
	.combout(\imem|RAM~49_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~49 .lut_mask = 16'h1000;
defparam \imem|RAM~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y30_N2
cycloneive_lcell_comb \imem|RAM~48 (
// Equation(s):
// \imem|RAM~48_combout  = (\CPU_RISCV|pc [7] & (\CPU_RISCV|pc [4] & (\CPU_RISCV|pc [2]))) # (!\CPU_RISCV|pc [7] & (!\CPU_RISCV|pc [3] & (\CPU_RISCV|pc [4] $ (\CPU_RISCV|pc [2]))))

	.dataa(\CPU_RISCV|pc [4]),
	.datab(\CPU_RISCV|pc [2]),
	.datac(\CPU_RISCV|pc [3]),
	.datad(\CPU_RISCV|pc [7]),
	.cin(gnd),
	.combout(\imem|RAM~48_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~48 .lut_mask = 16'h8806;
defparam \imem|RAM~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y30_N30
cycloneive_lcell_comb \imem|RAM~50 (
// Equation(s):
// \imem|RAM~50_combout  = (\CPU_RISCV|pc [6] & (\CPU_RISCV|pc [5])) # (!\CPU_RISCV|pc [6] & ((\CPU_RISCV|pc [5] & ((\imem|RAM~48_combout ))) # (!\CPU_RISCV|pc [5] & (\imem|RAM~49_combout ))))

	.dataa(\CPU_RISCV|pc [6]),
	.datab(\CPU_RISCV|pc [5]),
	.datac(\imem|RAM~49_combout ),
	.datad(\imem|RAM~48_combout ),
	.cin(gnd),
	.combout(\imem|RAM~50_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~50 .lut_mask = 16'hDC98;
defparam \imem|RAM~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y30_N20
cycloneive_lcell_comb \imem|RAM~51 (
// Equation(s):
// \imem|RAM~51_combout  = (\CPU_RISCV|pc [2] & (((!\CPU_RISCV|pc [4] & \CPU_RISCV|pc [7])) # (!\CPU_RISCV|pc [3]))) # (!\CPU_RISCV|pc [2] & ((\CPU_RISCV|pc [3] & ((!\CPU_RISCV|pc [7]))) # (!\CPU_RISCV|pc [3] & ((\CPU_RISCV|pc [4]) # (\CPU_RISCV|pc [7])))))

	.dataa(\CPU_RISCV|pc [4]),
	.datab(\CPU_RISCV|pc [2]),
	.datac(\CPU_RISCV|pc [3]),
	.datad(\CPU_RISCV|pc [7]),
	.cin(gnd),
	.combout(\imem|RAM~51_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~51 .lut_mask = 16'h4F3E;
defparam \imem|RAM~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y30_N28
cycloneive_lcell_comb \imem|RAM~47 (
// Equation(s):
// \imem|RAM~47_combout  = (\CPU_RISCV|pc [4]) # ((\CPU_RISCV|pc [2]) # (\CPU_RISCV|pc [3] $ (\CPU_RISCV|pc [7])))

	.dataa(\CPU_RISCV|pc [4]),
	.datab(\CPU_RISCV|pc [2]),
	.datac(\CPU_RISCV|pc [3]),
	.datad(\CPU_RISCV|pc [7]),
	.cin(gnd),
	.combout(\imem|RAM~47_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~47 .lut_mask = 16'hEFFE;
defparam \imem|RAM~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y30_N10
cycloneive_lcell_comb \imem|RAM~52 (
// Equation(s):
// \imem|RAM~52_combout  = (\imem|RAM~50_combout  & (((!\CPU_RISCV|pc [6])) # (!\imem|RAM~51_combout ))) # (!\imem|RAM~50_combout  & (((\CPU_RISCV|pc [6] & !\imem|RAM~47_combout ))))

	.dataa(\imem|RAM~50_combout ),
	.datab(\imem|RAM~51_combout ),
	.datac(\CPU_RISCV|pc [6]),
	.datad(\imem|RAM~47_combout ),
	.cin(gnd),
	.combout(\imem|RAM~52_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~52 .lut_mask = 16'h2A7A;
defparam \imem|RAM~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N22
cycloneive_lcell_comb \imem|RAM~57 (
// Equation(s):
// \imem|RAM~57_combout  = (\CPU_RISCV|pc [6] & (\CPU_RISCV|pc [7] & ((\CPU_RISCV|pc [3]) # (!\CPU_RISCV|pc [2])))) # (!\CPU_RISCV|pc [6] & (\CPU_RISCV|pc [2] & (!\CPU_RISCV|pc [3] & !\CPU_RISCV|pc [7])))

	.dataa(\CPU_RISCV|pc [6]),
	.datab(\CPU_RISCV|pc [2]),
	.datac(\CPU_RISCV|pc [3]),
	.datad(\CPU_RISCV|pc [7]),
	.cin(gnd),
	.combout(\imem|RAM~57_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~57 .lut_mask = 16'hA204;
defparam \imem|RAM~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N28
cycloneive_lcell_comb \imem|RAM~53 (
// Equation(s):
// \imem|RAM~53_combout  = (\CPU_RISCV|pc [6] & (!\CPU_RISCV|pc [2] & (!\CPU_RISCV|pc [3]))) # (!\CPU_RISCV|pc [6] & (\CPU_RISCV|pc [3] & (\CPU_RISCV|pc [2] $ (\CPU_RISCV|pc [7]))))

	.dataa(\CPU_RISCV|pc [6]),
	.datab(\CPU_RISCV|pc [2]),
	.datac(\CPU_RISCV|pc [3]),
	.datad(\CPU_RISCV|pc [7]),
	.cin(gnd),
	.combout(\imem|RAM~53_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~53 .lut_mask = 16'h1242;
defparam \imem|RAM~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N0
cycloneive_lcell_comb \imem|RAM~55 (
// Equation(s):
// \imem|RAM~55_combout  = (\CPU_RISCV|pc [3] & (!\CPU_RISCV|pc [2] & (\CPU_RISCV|pc [7] $ (\CPU_RISCV|pc [6])))) # (!\CPU_RISCV|pc [3] & (!\CPU_RISCV|pc [7] & (\CPU_RISCV|pc [2] $ (\CPU_RISCV|pc [6]))))

	.dataa(\CPU_RISCV|pc [7]),
	.datab(\CPU_RISCV|pc [2]),
	.datac(\CPU_RISCV|pc [6]),
	.datad(\CPU_RISCV|pc [3]),
	.cin(gnd),
	.combout(\imem|RAM~55_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~55 .lut_mask = 16'h1214;
defparam \imem|RAM~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N10
cycloneive_lcell_comb \imem|RAM~54 (
// Equation(s):
// \imem|RAM~54_combout  = (\CPU_RISCV|pc [6] & (((\CPU_RISCV|pc [3] & \CPU_RISCV|pc [7])) # (!\CPU_RISCV|pc [2]))) # (!\CPU_RISCV|pc [6] & (\CPU_RISCV|pc [2] $ ((\CPU_RISCV|pc [3]))))

	.dataa(\CPU_RISCV|pc [6]),
	.datab(\CPU_RISCV|pc [2]),
	.datac(\CPU_RISCV|pc [3]),
	.datad(\CPU_RISCV|pc [7]),
	.cin(gnd),
	.combout(\imem|RAM~54_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~54 .lut_mask = 16'hB636;
defparam \imem|RAM~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N0
cycloneive_lcell_comb \imem|RAM~56 (
// Equation(s):
// \imem|RAM~56_combout  = (\CPU_RISCV|pc [4] & ((\CPU_RISCV|pc [5]) # ((!\imem|RAM~54_combout )))) # (!\CPU_RISCV|pc [4] & (!\CPU_RISCV|pc [5] & (\imem|RAM~55_combout )))

	.dataa(\CPU_RISCV|pc [4]),
	.datab(\CPU_RISCV|pc [5]),
	.datac(\imem|RAM~55_combout ),
	.datad(\imem|RAM~54_combout ),
	.cin(gnd),
	.combout(\imem|RAM~56_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~56 .lut_mask = 16'h98BA;
defparam \imem|RAM~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N20
cycloneive_lcell_comb \imem|RAM~58 (
// Equation(s):
// \imem|RAM~58_combout  = (\CPU_RISCV|pc [5] & ((\imem|RAM~56_combout  & (\imem|RAM~57_combout )) # (!\imem|RAM~56_combout  & ((\imem|RAM~53_combout ))))) # (!\CPU_RISCV|pc [5] & (((\imem|RAM~56_combout ))))

	.dataa(\imem|RAM~57_combout ),
	.datab(\imem|RAM~53_combout ),
	.datac(\CPU_RISCV|pc [5]),
	.datad(\imem|RAM~56_combout ),
	.cin(gnd),
	.combout(\imem|RAM~58_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~58 .lut_mask = 16'hAFC0;
defparam \imem|RAM~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y38_N22
cycloneive_lcell_comb \imem|RAM~59 (
// Equation(s):
// \imem|RAM~59_combout  = (\CPU_RISCV|pc [10] & (((\CPU_RISCV|pc [8])))) # (!\CPU_RISCV|pc [10] & ((\CPU_RISCV|pc [8] & (\imem|RAM~52_combout )) # (!\CPU_RISCV|pc [8] & ((\imem|RAM~58_combout )))))

	.dataa(\CPU_RISCV|pc [10]),
	.datab(\imem|RAM~52_combout ),
	.datac(\imem|RAM~58_combout ),
	.datad(\CPU_RISCV|pc [8]),
	.cin(gnd),
	.combout(\imem|RAM~59_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~59 .lut_mask = 16'hEE50;
defparam \imem|RAM~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y38_N24
cycloneive_lcell_comb \imem|RAM~66 (
// Equation(s):
// \imem|RAM~66_combout  = (\imem|RAM~59_combout  & (((\imem|RAM~62_combout ) # (!\CPU_RISCV|pc [10])))) # (!\imem|RAM~59_combout  & (\imem|RAM~65_combout  & ((\CPU_RISCV|pc [10]))))

	.dataa(\imem|RAM~65_combout ),
	.datab(\imem|RAM~62_combout ),
	.datac(\imem|RAM~59_combout ),
	.datad(\CPU_RISCV|pc [10]),
	.cin(gnd),
	.combout(\imem|RAM~66_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~66 .lut_mask = 16'hCAF0;
defparam \imem|RAM~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N4
cycloneive_lcell_comb \imem|RAM~69 (
// Equation(s):
// \imem|RAM~69_combout  = (\CPU_RISCV|pc [3] & ((\CPU_RISCV|pc [4] & (\CPU_RISCV|pc [2] & !\CPU_RISCV|pc [8])) # (!\CPU_RISCV|pc [4] & (!\CPU_RISCV|pc [2])))) # (!\CPU_RISCV|pc [3] & ((\CPU_RISCV|pc [4]) # ((\CPU_RISCV|pc [2]) # (\CPU_RISCV|pc [8]))))

	.dataa(\CPU_RISCV|pc [3]),
	.datab(\CPU_RISCV|pc [4]),
	.datac(\CPU_RISCV|pc [2]),
	.datad(\CPU_RISCV|pc [8]),
	.cin(gnd),
	.combout(\imem|RAM~69_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~69 .lut_mask = 16'h57D6;
defparam \imem|RAM~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N18
cycloneive_lcell_comb \imem|RAM~68 (
// Equation(s):
// \imem|RAM~68_combout  = (\CPU_RISCV|pc [3] & ((\CPU_RISCV|pc [4] & (\CPU_RISCV|pc [2] $ (!\CPU_RISCV|pc [8]))) # (!\CPU_RISCV|pc [4] & (\CPU_RISCV|pc [2] & !\CPU_RISCV|pc [8])))) # (!\CPU_RISCV|pc [3] & (((\CPU_RISCV|pc [2]))))

	.dataa(\CPU_RISCV|pc [3]),
	.datab(\CPU_RISCV|pc [4]),
	.datac(\CPU_RISCV|pc [2]),
	.datad(\CPU_RISCV|pc [8]),
	.cin(gnd),
	.combout(\imem|RAM~68_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~68 .lut_mask = 16'hD078;
defparam \imem|RAM~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N30
cycloneive_lcell_comb \imem|RAM~70 (
// Equation(s):
// \imem|RAM~70_combout  = (\CPU_RISCV|pc [6] & (\CPU_RISCV|pc [5])) # (!\CPU_RISCV|pc [6] & ((\CPU_RISCV|pc [5] & ((!\imem|RAM~68_combout ))) # (!\CPU_RISCV|pc [5] & (\imem|RAM~69_combout ))))

	.dataa(\CPU_RISCV|pc [6]),
	.datab(\CPU_RISCV|pc [5]),
	.datac(\imem|RAM~69_combout ),
	.datad(\imem|RAM~68_combout ),
	.cin(gnd),
	.combout(\imem|RAM~70_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~70 .lut_mask = 16'h98DC;
defparam \imem|RAM~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N28
cycloneive_lcell_comb \imem|RAM~67 (
// Equation(s):
// \imem|RAM~67_combout  = (\CPU_RISCV|pc [2] & (!\CPU_RISCV|pc [3] & (\CPU_RISCV|pc [4] $ (\CPU_RISCV|pc [8])))) # (!\CPU_RISCV|pc [2] & (\CPU_RISCV|pc [4] & (\CPU_RISCV|pc [3] $ (\CPU_RISCV|pc [8]))))

	.dataa(\CPU_RISCV|pc [2]),
	.datab(\CPU_RISCV|pc [4]),
	.datac(\CPU_RISCV|pc [3]),
	.datad(\CPU_RISCV|pc [8]),
	.cin(gnd),
	.combout(\imem|RAM~67_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~67 .lut_mask = 16'h0648;
defparam \imem|RAM~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N12
cycloneive_lcell_comb \imem|RAM~71 (
// Equation(s):
// \imem|RAM~71_combout  = (\CPU_RISCV|pc [8] & (\CPU_RISCV|pc [2] $ ((\CPU_RISCV|pc [4])))) # (!\CPU_RISCV|pc [8] & ((\CPU_RISCV|pc [2] & (\CPU_RISCV|pc [4] & !\CPU_RISCV|pc [3])) # (!\CPU_RISCV|pc [2] & (!\CPU_RISCV|pc [4] & \CPU_RISCV|pc [3]))))

	.dataa(\CPU_RISCV|pc [2]),
	.datab(\CPU_RISCV|pc [4]),
	.datac(\CPU_RISCV|pc [3]),
	.datad(\CPU_RISCV|pc [8]),
	.cin(gnd),
	.combout(\imem|RAM~71_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~71 .lut_mask = 16'h6618;
defparam \imem|RAM~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N14
cycloneive_lcell_comb \imem|RAM~72 (
// Equation(s):
// \imem|RAM~72_combout  = (\imem|RAM~70_combout  & (((!\imem|RAM~71_combout ) # (!\CPU_RISCV|pc [6])))) # (!\imem|RAM~70_combout  & (\imem|RAM~67_combout  & (\CPU_RISCV|pc [6])))

	.dataa(\imem|RAM~70_combout ),
	.datab(\imem|RAM~67_combout ),
	.datac(\CPU_RISCV|pc [6]),
	.datad(\imem|RAM~71_combout ),
	.cin(gnd),
	.combout(\imem|RAM~72_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~72 .lut_mask = 16'h4AEA;
defparam \imem|RAM~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y31_N6
cycloneive_lcell_comb \imem|RAM~35 (
// Equation(s):
// \imem|RAM~35_combout  = (\CPU_RISCV|pc [3] & ((\CPU_RISCV|pc [6] & ((\CPU_RISCV|pc [5]))) # (!\CPU_RISCV|pc [6] & (!\CPU_RISCV|pc [2])))) # (!\CPU_RISCV|pc [3] & (\CPU_RISCV|pc [2] & (!\CPU_RISCV|pc [5] & \CPU_RISCV|pc [6])))

	.dataa(\CPU_RISCV|pc [3]),
	.datab(\CPU_RISCV|pc [2]),
	.datac(\CPU_RISCV|pc [5]),
	.datad(\CPU_RISCV|pc [6]),
	.cin(gnd),
	.combout(\imem|RAM~35_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~35 .lut_mask = 16'hA422;
defparam \imem|RAM~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y31_N4
cycloneive_lcell_comb \imem|RAM~36 (
// Equation(s):
// \imem|RAM~36_combout  = (\CPU_RISCV|pc [5] & (\CPU_RISCV|pc [6] & (\CPU_RISCV|pc [3] $ (\CPU_RISCV|pc [2])))) # (!\CPU_RISCV|pc [5] & (\CPU_RISCV|pc [6] $ (((\CPU_RISCV|pc [3] & !\CPU_RISCV|pc [2])))))

	.dataa(\CPU_RISCV|pc [3]),
	.datab(\CPU_RISCV|pc [2]),
	.datac(\CPU_RISCV|pc [5]),
	.datad(\CPU_RISCV|pc [6]),
	.cin(gnd),
	.combout(\imem|RAM~36_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~36 .lut_mask = 16'h6D02;
defparam \imem|RAM~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y31_N22
cycloneive_lcell_comb \imem|RAM~37 (
// Equation(s):
// \imem|RAM~37_combout  = (\CPU_RISCV|pc [4] & (((\CPU_RISCV|pc [8])) # (!\imem|RAM~35_combout ))) # (!\CPU_RISCV|pc [4] & (((\imem|RAM~36_combout  & !\CPU_RISCV|pc [8]))))

	.dataa(\imem|RAM~35_combout ),
	.datab(\CPU_RISCV|pc [4]),
	.datac(\imem|RAM~36_combout ),
	.datad(\CPU_RISCV|pc [8]),
	.cin(gnd),
	.combout(\imem|RAM~37_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~37 .lut_mask = 16'hCC74;
defparam \imem|RAM~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y31_N28
cycloneive_lcell_comb \imem|RAM~34 (
// Equation(s):
// \imem|RAM~34_combout  = (\CPU_RISCV|pc [5] & ((\CPU_RISCV|pc [3]) # ((!\CPU_RISCV|pc [2] & !\CPU_RISCV|pc [6])))) # (!\CPU_RISCV|pc [5] & (((\CPU_RISCV|pc [2]) # (\CPU_RISCV|pc [6]))))

	.dataa(\CPU_RISCV|pc [3]),
	.datab(\CPU_RISCV|pc [2]),
	.datac(\CPU_RISCV|pc [5]),
	.datad(\CPU_RISCV|pc [6]),
	.cin(gnd),
	.combout(\imem|RAM~34_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~34 .lut_mask = 16'hAFBC;
defparam \imem|RAM~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y31_N24
cycloneive_lcell_comb \imem|RAM~38 (
// Equation(s):
// \imem|RAM~38_combout  = (\CPU_RISCV|pc [2] & (((!\CPU_RISCV|pc [6] & \CPU_RISCV|pc [5])))) # (!\CPU_RISCV|pc [2] & ((\CPU_RISCV|pc [3] & (\CPU_RISCV|pc [6])) # (!\CPU_RISCV|pc [3] & ((\CPU_RISCV|pc [5])))))

	.dataa(\CPU_RISCV|pc [3]),
	.datab(\CPU_RISCV|pc [6]),
	.datac(\CPU_RISCV|pc [5]),
	.datad(\CPU_RISCV|pc [2]),
	.cin(gnd),
	.combout(\imem|RAM~38_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~38 .lut_mask = 16'h30D8;
defparam \imem|RAM~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y31_N18
cycloneive_lcell_comb \imem|RAM~39 (
// Equation(s):
// \imem|RAM~39_combout  = (\imem|RAM~37_combout  & (((\imem|RAM~38_combout ) # (!\CPU_RISCV|pc [8])))) # (!\imem|RAM~37_combout  & (!\imem|RAM~34_combout  & ((\CPU_RISCV|pc [8]))))

	.dataa(\imem|RAM~37_combout ),
	.datab(\imem|RAM~34_combout ),
	.datac(\imem|RAM~38_combout ),
	.datad(\CPU_RISCV|pc [8]),
	.cin(gnd),
	.combout(\imem|RAM~39_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~39 .lut_mask = 16'hB1AA;
defparam \imem|RAM~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y35_N14
cycloneive_lcell_comb \imem|RAM~31 (
// Equation(s):
// \imem|RAM~31_combout  = (\CPU_RISCV|pc [3]) # ((\CPU_RISCV|pc [4] & ((!\CPU_RISCV|pc [5]) # (!\CPU_RISCV|pc [6]))) # (!\CPU_RISCV|pc [4] & ((\CPU_RISCV|pc [5]))))

	.dataa(\CPU_RISCV|pc [6]),
	.datab(\CPU_RISCV|pc [4]),
	.datac(\CPU_RISCV|pc [5]),
	.datad(\CPU_RISCV|pc [3]),
	.cin(gnd),
	.combout(\imem|RAM~31_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~31 .lut_mask = 16'hFF7C;
defparam \imem|RAM~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y35_N0
cycloneive_lcell_comb \imem|RAM~30 (
// Equation(s):
// \imem|RAM~30_combout  = (\CPU_RISCV|pc [6] & (((\CPU_RISCV|pc [3])))) # (!\CPU_RISCV|pc [6] & ((\CPU_RISCV|pc [4] & ((!\CPU_RISCV|pc [3]))) # (!\CPU_RISCV|pc [4] & (!\CPU_RISCV|pc [5] & \CPU_RISCV|pc [3]))))

	.dataa(\CPU_RISCV|pc [6]),
	.datab(\CPU_RISCV|pc [4]),
	.datac(\CPU_RISCV|pc [5]),
	.datad(\CPU_RISCV|pc [3]),
	.cin(gnd),
	.combout(\imem|RAM~30_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~30 .lut_mask = 16'hAB44;
defparam \imem|RAM~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y35_N20
cycloneive_lcell_comb \imem|RAM~32 (
// Equation(s):
// \imem|RAM~32_combout  = (\CPU_RISCV|pc [8] & ((\CPU_RISCV|pc [2] & (!\imem|RAM~31_combout )) # (!\CPU_RISCV|pc [2] & ((\imem|RAM~30_combout )))))

	.dataa(\CPU_RISCV|pc [2]),
	.datab(\imem|RAM~31_combout ),
	.datac(\CPU_RISCV|pc [8]),
	.datad(\imem|RAM~30_combout ),
	.cin(gnd),
	.combout(\imem|RAM~32_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~32 .lut_mask = 16'h7020;
defparam \imem|RAM~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y34_N30
cycloneive_lcell_comb \imem|RAM~73 (
// Equation(s):
// \imem|RAM~73_combout  = (\CPU_RISCV|pc [2] & ((\CPU_RISCV|pc [4] & (!\CPU_RISCV|pc [6] & !\CPU_RISCV|pc [5])) # (!\CPU_RISCV|pc [4] & ((\CPU_RISCV|pc [5]))))) # (!\CPU_RISCV|pc [2] & (((\CPU_RISCV|pc [4]))))

	.dataa(\CPU_RISCV|pc [6]),
	.datab(\CPU_RISCV|pc [2]),
	.datac(\CPU_RISCV|pc [4]),
	.datad(\CPU_RISCV|pc [5]),
	.cin(gnd),
	.combout(\imem|RAM~73_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~73 .lut_mask = 16'h3C70;
defparam \imem|RAM~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y34_N4
cycloneive_lcell_comb \imem|RAM~74 (
// Equation(s):
// \imem|RAM~74_combout  = (\CPU_RISCV|pc [6] & (\CPU_RISCV|pc [5] $ (((\CPU_RISCV|pc [4]) # (\CPU_RISCV|pc [2]))))) # (!\CPU_RISCV|pc [6] & ((\CPU_RISCV|pc [4] & ((!\CPU_RISCV|pc [2]))) # (!\CPU_RISCV|pc [4] & (\CPU_RISCV|pc [5]))))

	.dataa(\CPU_RISCV|pc [6]),
	.datab(\CPU_RISCV|pc [5]),
	.datac(\CPU_RISCV|pc [4]),
	.datad(\CPU_RISCV|pc [2]),
	.cin(gnd),
	.combout(\imem|RAM~74_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~74 .lut_mask = 16'h267C;
defparam \imem|RAM~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y34_N6
cycloneive_lcell_comb \imem|RAM~75 (
// Equation(s):
// \imem|RAM~75_combout  = (\CPU_RISCV|pc [6] & (\CPU_RISCV|pc [5] & (\CPU_RISCV|pc [4] $ (\CPU_RISCV|pc [2])))) # (!\CPU_RISCV|pc [6] & (\CPU_RISCV|pc [4] & ((\CPU_RISCV|pc [2]) # (!\CPU_RISCV|pc [5]))))

	.dataa(\CPU_RISCV|pc [6]),
	.datab(\CPU_RISCV|pc [5]),
	.datac(\CPU_RISCV|pc [4]),
	.datad(\CPU_RISCV|pc [2]),
	.cin(gnd),
	.combout(\imem|RAM~75_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~75 .lut_mask = 16'h5890;
defparam \imem|RAM~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y34_N8
cycloneive_lcell_comb \imem|RAM~76 (
// Equation(s):
// \imem|RAM~76_combout  = (\CPU_RISCV|pc [3] & ((\CPU_RISCV|pc [8]) # ((!\imem|RAM~74_combout )))) # (!\CPU_RISCV|pc [3] & (!\CPU_RISCV|pc [8] & ((\imem|RAM~75_combout ))))

	.dataa(\CPU_RISCV|pc [3]),
	.datab(\CPU_RISCV|pc [8]),
	.datac(\imem|RAM~74_combout ),
	.datad(\imem|RAM~75_combout ),
	.cin(gnd),
	.combout(\imem|RAM~76_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~76 .lut_mask = 16'h9B8A;
defparam \imem|RAM~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y34_N16
cycloneive_lcell_comb \imem|RAM~28 (
// Equation(s):
// \imem|RAM~28_combout  = (\CPU_RISCV|pc [2] & (!\CPU_RISCV|pc [6] & (\CPU_RISCV|pc [5] $ (!\CPU_RISCV|pc [4])))) # (!\CPU_RISCV|pc [2] & ((\CPU_RISCV|pc [5] & (\CPU_RISCV|pc [6] & !\CPU_RISCV|pc [4])) # (!\CPU_RISCV|pc [5] & ((\CPU_RISCV|pc [4])))))

	.dataa(\CPU_RISCV|pc [6]),
	.datab(\CPU_RISCV|pc [5]),
	.datac(\CPU_RISCV|pc [4]),
	.datad(\CPU_RISCV|pc [2]),
	.cin(gnd),
	.combout(\imem|RAM~28_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~28 .lut_mask = 16'h4138;
defparam \imem|RAM~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y34_N2
cycloneive_lcell_comb \imem|RAM~77 (
// Equation(s):
// \imem|RAM~77_combout  = (\imem|RAM~76_combout  & (((!\imem|RAM~28_combout ) # (!\CPU_RISCV|pc [8])))) # (!\imem|RAM~76_combout  & (!\imem|RAM~73_combout  & (\CPU_RISCV|pc [8])))

	.dataa(\imem|RAM~73_combout ),
	.datab(\imem|RAM~76_combout ),
	.datac(\CPU_RISCV|pc [8]),
	.datad(\imem|RAM~28_combout ),
	.cin(gnd),
	.combout(\imem|RAM~77_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~77 .lut_mask = 16'h1CDC;
defparam \imem|RAM~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y34_N24
cycloneive_lcell_comb \imem|RAM~78 (
// Equation(s):
// \imem|RAM~78_combout  = (\CPU_RISCV|pc [10] & (\CPU_RISCV|pc [7])) # (!\CPU_RISCV|pc [10] & ((\CPU_RISCV|pc [7] & ((\imem|RAM~77_combout ))) # (!\CPU_RISCV|pc [7] & (\imem|RAM~32_combout ))))

	.dataa(\CPU_RISCV|pc [10]),
	.datab(\CPU_RISCV|pc [7]),
	.datac(\imem|RAM~32_combout ),
	.datad(\imem|RAM~77_combout ),
	.cin(gnd),
	.combout(\imem|RAM~78_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~78 .lut_mask = 16'hDC98;
defparam \imem|RAM~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y34_N18
cycloneive_lcell_comb \imem|RAM~79 (
// Equation(s):
// \imem|RAM~79_combout  = (\CPU_RISCV|pc [10] & ((\imem|RAM~78_combout  & ((\imem|RAM~39_combout ))) # (!\imem|RAM~78_combout  & (\imem|RAM~72_combout )))) # (!\CPU_RISCV|pc [10] & (((\imem|RAM~78_combout ))))

	.dataa(\imem|RAM~72_combout ),
	.datab(\CPU_RISCV|pc [10]),
	.datac(\imem|RAM~39_combout ),
	.datad(\imem|RAM~78_combout ),
	.cin(gnd),
	.combout(\imem|RAM~79_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~79 .lut_mask = 16'hF388;
defparam \imem|RAM~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N20
cycloneive_lcell_comb \imem|RAM~80 (
// Equation(s):
// \imem|RAM~80_combout  = (\CPU_RISCV|pc [9] & (\imem|RAM~66_combout )) # (!\CPU_RISCV|pc [9] & ((\imem|RAM~79_combout )))

	.dataa(\imem|RAM~66_combout ),
	.datab(gnd),
	.datac(\imem|RAM~79_combout ),
	.datad(\CPU_RISCV|pc [9]),
	.cin(gnd),
	.combout(\imem|RAM~80_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~80 .lut_mask = 16'hAAF0;
defparam \imem|RAM~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N4
cycloneive_lcell_comb \imem|RAM~41 (
// Equation(s):
// \imem|RAM~41_combout  = (\CPU_RISCV|pc [3] & ((\CPU_RISCV|pc [2] & ((\CPU_RISCV|pc [4]))) # (!\CPU_RISCV|pc [2] & (\CPU_RISCV|pc [5] & !\CPU_RISCV|pc [4])))) # (!\CPU_RISCV|pc [3] & (!\CPU_RISCV|pc [5] & (\CPU_RISCV|pc [2] $ (\CPU_RISCV|pc [4]))))

	.dataa(\CPU_RISCV|pc [2]),
	.datab(\CPU_RISCV|pc [3]),
	.datac(\CPU_RISCV|pc [5]),
	.datad(\CPU_RISCV|pc [4]),
	.cin(gnd),
	.combout(\imem|RAM~41_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~41 .lut_mask = 16'h8942;
defparam \imem|RAM~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y38_N28
cycloneive_lcell_comb \imem|RAM~46 (
// Equation(s):
// \imem|RAM~46_combout  = (\CPU_RISCV|pc [7] & ((\imem|RAM~44_combout  & (!\imem|RAM~45_combout )) # (!\imem|RAM~44_combout  & ((!\imem|RAM~41_combout ))))) # (!\CPU_RISCV|pc [7] & (((\imem|RAM~44_combout ))))

	.dataa(\imem|RAM~45_combout ),
	.datab(\CPU_RISCV|pc [7]),
	.datac(\imem|RAM~41_combout ),
	.datad(\imem|RAM~44_combout ),
	.cin(gnd),
	.combout(\imem|RAM~46_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~46 .lut_mask = 16'h770C;
defparam \imem|RAM~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y38_N14
cycloneive_lcell_comb \imem|RAM~63 (
// Equation(s):
// \imem|RAM~63_combout  = (\CPU_RISCV|pc [10] & ((\imem|RAM~59_combout  & (\imem|RAM~62_combout )) # (!\imem|RAM~59_combout  & ((\imem|RAM~46_combout ))))) # (!\CPU_RISCV|pc [10] & (((\imem|RAM~59_combout ))))

	.dataa(\CPU_RISCV|pc [10]),
	.datab(\imem|RAM~62_combout ),
	.datac(\imem|RAM~59_combout ),
	.datad(\imem|RAM~46_combout ),
	.cin(gnd),
	.combout(\imem|RAM~63_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~63 .lut_mask = 16'hDAD0;
defparam \imem|RAM~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y31_N14
cycloneive_lcell_comb \imem|RAM~19 (
// Equation(s):
// \imem|RAM~19_combout  = (\CPU_RISCV|pc [3]) # ((\CPU_RISCV|pc [4] & (\CPU_RISCV|pc [6] & \CPU_RISCV|pc [8])) # (!\CPU_RISCV|pc [4] & (\CPU_RISCV|pc [6] $ (\CPU_RISCV|pc [8]))))

	.dataa(\CPU_RISCV|pc [3]),
	.datab(\CPU_RISCV|pc [4]),
	.datac(\CPU_RISCV|pc [6]),
	.datad(\CPU_RISCV|pc [8]),
	.cin(gnd),
	.combout(\imem|RAM~19_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~19 .lut_mask = 16'hEBBA;
defparam \imem|RAM~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y31_N22
cycloneive_lcell_comb \imem|RAM~21 (
// Equation(s):
// \imem|RAM~21_combout  = (\CPU_RISCV|pc [5] & (\CPU_RISCV|pc [2])) # (!\CPU_RISCV|pc [5] & ((\CPU_RISCV|pc [2] & (!\imem|RAM~19_combout )) # (!\CPU_RISCV|pc [2] & ((\imem|RAM~20_combout )))))

	.dataa(\CPU_RISCV|pc [5]),
	.datab(\CPU_RISCV|pc [2]),
	.datac(\imem|RAM~19_combout ),
	.datad(\imem|RAM~20_combout ),
	.cin(gnd),
	.combout(\imem|RAM~21_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~21 .lut_mask = 16'h9D8C;
defparam \imem|RAM~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y31_N10
cycloneive_lcell_comb \imem|RAM~23 (
// Equation(s):
// \imem|RAM~23_combout  = (\CPU_RISCV|pc [5] & ((\imem|RAM~21_combout  & ((\imem|RAM~22_combout ))) # (!\imem|RAM~21_combout  & (!\imem|RAM~18_combout )))) # (!\CPU_RISCV|pc [5] & (((\imem|RAM~21_combout ))))

	.dataa(\CPU_RISCV|pc [5]),
	.datab(\imem|RAM~18_combout ),
	.datac(\imem|RAM~21_combout ),
	.datad(\imem|RAM~22_combout ),
	.cin(gnd),
	.combout(\imem|RAM~23_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~23 .lut_mask = 16'hF252;
defparam \imem|RAM~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y34_N22
cycloneive_lcell_comb \imem|RAM~25 (
// Equation(s):
// \imem|RAM~25_combout  = (\CPU_RISCV|pc [6] & (\CPU_RISCV|pc [5] $ (((\CPU_RISCV|pc [4]) # (\CPU_RISCV|pc [2]))))) # (!\CPU_RISCV|pc [6] & (!\CPU_RISCV|pc [2] & ((\CPU_RISCV|pc [5]) # (\CPU_RISCV|pc [4]))))

	.dataa(\CPU_RISCV|pc [6]),
	.datab(\CPU_RISCV|pc [5]),
	.datac(\CPU_RISCV|pc [4]),
	.datad(\CPU_RISCV|pc [2]),
	.cin(gnd),
	.combout(\imem|RAM~25_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~25 .lut_mask = 16'h227C;
defparam \imem|RAM~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y34_N12
cycloneive_lcell_comb \imem|RAM~26 (
// Equation(s):
// \imem|RAM~26_combout  = (\CPU_RISCV|pc [6] & (\CPU_RISCV|pc [5] & (\CPU_RISCV|pc [4] $ (\CPU_RISCV|pc [2])))) # (!\CPU_RISCV|pc [6] & (((\CPU_RISCV|pc [4] & \CPU_RISCV|pc [2]))))

	.dataa(\CPU_RISCV|pc [6]),
	.datab(\CPU_RISCV|pc [5]),
	.datac(\CPU_RISCV|pc [4]),
	.datad(\CPU_RISCV|pc [2]),
	.cin(gnd),
	.combout(\imem|RAM~26_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~26 .lut_mask = 16'h5880;
defparam \imem|RAM~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y34_N26
cycloneive_lcell_comb \imem|RAM~27 (
// Equation(s):
// \imem|RAM~27_combout  = (\CPU_RISCV|pc [3] & ((\CPU_RISCV|pc [8]) # ((!\imem|RAM~25_combout )))) # (!\CPU_RISCV|pc [3] & (!\CPU_RISCV|pc [8] & ((\imem|RAM~26_combout ))))

	.dataa(\CPU_RISCV|pc [3]),
	.datab(\CPU_RISCV|pc [8]),
	.datac(\imem|RAM~25_combout ),
	.datad(\imem|RAM~26_combout ),
	.cin(gnd),
	.combout(\imem|RAM~27_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~27 .lut_mask = 16'h9B8A;
defparam \imem|RAM~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y34_N28
cycloneive_lcell_comb \imem|RAM~24 (
// Equation(s):
// \imem|RAM~24_combout  = (\CPU_RISCV|pc [5] & ((\CPU_RISCV|pc [2] $ (\CPU_RISCV|pc [4])))) # (!\CPU_RISCV|pc [5] & (!\CPU_RISCV|pc [6] & ((\CPU_RISCV|pc [4]))))

	.dataa(\CPU_RISCV|pc [6]),
	.datab(\CPU_RISCV|pc [2]),
	.datac(\CPU_RISCV|pc [4]),
	.datad(\CPU_RISCV|pc [5]),
	.cin(gnd),
	.combout(\imem|RAM~24_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~24 .lut_mask = 16'h3C50;
defparam \imem|RAM~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y34_N10
cycloneive_lcell_comb \imem|RAM~29 (
// Equation(s):
// \imem|RAM~29_combout  = (\imem|RAM~27_combout  & (((!\CPU_RISCV|pc [8])) # (!\imem|RAM~28_combout ))) # (!\imem|RAM~27_combout  & (((\CPU_RISCV|pc [8] & !\imem|RAM~24_combout ))))

	.dataa(\imem|RAM~27_combout ),
	.datab(\imem|RAM~28_combout ),
	.datac(\CPU_RISCV|pc [8]),
	.datad(\imem|RAM~24_combout ),
	.cin(gnd),
	.combout(\imem|RAM~29_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~29 .lut_mask = 16'h2A7A;
defparam \imem|RAM~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y34_N20
cycloneive_lcell_comb \imem|RAM~33 (
// Equation(s):
// \imem|RAM~33_combout  = (\CPU_RISCV|pc [10] & (\CPU_RISCV|pc [7])) # (!\CPU_RISCV|pc [10] & ((\CPU_RISCV|pc [7] & ((\imem|RAM~29_combout ))) # (!\CPU_RISCV|pc [7] & (\imem|RAM~32_combout ))))

	.dataa(\CPU_RISCV|pc [10]),
	.datab(\CPU_RISCV|pc [7]),
	.datac(\imem|RAM~32_combout ),
	.datad(\imem|RAM~29_combout ),
	.cin(gnd),
	.combout(\imem|RAM~33_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~33 .lut_mask = 16'hDC98;
defparam \imem|RAM~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N22
cycloneive_lcell_comb \imem|RAM~40 (
// Equation(s):
// \imem|RAM~40_combout  = (\CPU_RISCV|pc [10] & ((\imem|RAM~33_combout  & (\imem|RAM~39_combout )) # (!\imem|RAM~33_combout  & ((\imem|RAM~23_combout ))))) # (!\CPU_RISCV|pc [10] & (((\imem|RAM~33_combout ))))

	.dataa(\CPU_RISCV|pc [10]),
	.datab(\imem|RAM~39_combout ),
	.datac(\imem|RAM~23_combout ),
	.datad(\imem|RAM~33_combout ),
	.cin(gnd),
	.combout(\imem|RAM~40_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~40 .lut_mask = 16'hDDA0;
defparam \imem|RAM~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N20
cycloneive_lcell_comb \always0~0 (
// Equation(s):
// \always0~0_combout  = (!\imem|RAM~80_combout  & ((\CPU_RISCV|pc [9] & (!\imem|RAM~63_combout )) # (!\CPU_RISCV|pc [9] & ((!\imem|RAM~40_combout )))))

	.dataa(\imem|RAM~80_combout ),
	.datab(\CPU_RISCV|pc [9]),
	.datac(\imem|RAM~63_combout ),
	.datad(\imem|RAM~40_combout ),
	.cin(gnd),
	.combout(\always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \always0~0 .lut_mask = 16'h0415;
defparam \always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N10
cycloneive_lcell_comb \always0~3 (
// Equation(s):
// \always0~3_combout  = (!\imem|RAM~216_combout  & (\always0~2_combout  & (!\imem|RAM~256_combout  & \always0~0_combout )))

	.dataa(\imem|RAM~216_combout ),
	.datab(\always0~2_combout ),
	.datac(\imem|RAM~256_combout ),
	.datad(\always0~0_combout ),
	.cin(gnd),
	.combout(\always0~3_combout ),
	.cout());
// synopsys translate_off
defparam \always0~3 .lut_mask = 16'h0400;
defparam \always0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y40_N26
cycloneive_lcell_comb \imem|RAM~1151 (
// Equation(s):
// \imem|RAM~1151_combout  = (\CPU_RISCV|pc [3] & (\CPU_RISCV|pc [10] $ (((\CPU_RISCV|pc [6]) # (!\CPU_RISCV|pc [5]))))) # (!\CPU_RISCV|pc [3] & (\CPU_RISCV|pc [6] $ ((\CPU_RISCV|pc [5]))))

	.dataa(\CPU_RISCV|pc [6]),
	.datab(\CPU_RISCV|pc [3]),
	.datac(\CPU_RISCV|pc [5]),
	.datad(\CPU_RISCV|pc [10]),
	.cin(gnd),
	.combout(\imem|RAM~1151_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~1151 .lut_mask = 16'h529E;
defparam \imem|RAM~1151 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y40_N22
cycloneive_lcell_comb \imem|RAM~1149 (
// Equation(s):
// \imem|RAM~1149_combout  = (\CPU_RISCV|pc [10] & (((\CPU_RISCV|pc [6] & !\CPU_RISCV|pc [5])) # (!\CPU_RISCV|pc [3]))) # (!\CPU_RISCV|pc [10] & (\CPU_RISCV|pc [6] $ (((\CPU_RISCV|pc [3] & !\CPU_RISCV|pc [5])))))

	.dataa(\CPU_RISCV|pc [6]),
	.datab(\CPU_RISCV|pc [3]),
	.datac(\CPU_RISCV|pc [5]),
	.datad(\CPU_RISCV|pc [10]),
	.cin(gnd),
	.combout(\imem|RAM~1149_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~1149 .lut_mask = 16'h3BA6;
defparam \imem|RAM~1149 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y40_N0
cycloneive_lcell_comb \imem|RAM~1148 (
// Equation(s):
// \imem|RAM~1148_combout  = (\CPU_RISCV|pc [3] & ((\CPU_RISCV|pc [5] & ((\CPU_RISCV|pc [10]))) # (!\CPU_RISCV|pc [5] & (\CPU_RISCV|pc [6] & !\CPU_RISCV|pc [10])))) # (!\CPU_RISCV|pc [3] & (\CPU_RISCV|pc [6] & ((!\CPU_RISCV|pc [10]) # (!\CPU_RISCV|pc [5]))))

	.dataa(\CPU_RISCV|pc [6]),
	.datab(\CPU_RISCV|pc [3]),
	.datac(\CPU_RISCV|pc [5]),
	.datad(\CPU_RISCV|pc [10]),
	.cin(gnd),
	.combout(\imem|RAM~1148_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~1148 .lut_mask = 16'hC22A;
defparam \imem|RAM~1148 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y40_N8
cycloneive_lcell_comb \imem|RAM~1150 (
// Equation(s):
// \imem|RAM~1150_combout  = (\CPU_RISCV|pc [2] & (((\CPU_RISCV|pc [8]) # (!\imem|RAM~1148_combout )))) # (!\CPU_RISCV|pc [2] & (\imem|RAM~1149_combout  & (!\CPU_RISCV|pc [8])))

	.dataa(\imem|RAM~1149_combout ),
	.datab(\CPU_RISCV|pc [2]),
	.datac(\CPU_RISCV|pc [8]),
	.datad(\imem|RAM~1148_combout ),
	.cin(gnd),
	.combout(\imem|RAM~1150_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~1150 .lut_mask = 16'hC2CE;
defparam \imem|RAM~1150 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y40_N18
cycloneive_lcell_comb \imem|RAM~1147 (
// Equation(s):
// \imem|RAM~1147_combout  = (\CPU_RISCV|pc [5] & ((\CPU_RISCV|pc [10] & (\CPU_RISCV|pc [6])) # (!\CPU_RISCV|pc [10] & ((\CPU_RISCV|pc [3])))))

	.dataa(\CPU_RISCV|pc [6]),
	.datab(\CPU_RISCV|pc [3]),
	.datac(\CPU_RISCV|pc [5]),
	.datad(\CPU_RISCV|pc [10]),
	.cin(gnd),
	.combout(\imem|RAM~1147_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~1147 .lut_mask = 16'hA0C0;
defparam \imem|RAM~1147 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y40_N28
cycloneive_lcell_comb \imem|RAM~1152 (
// Equation(s):
// \imem|RAM~1152_combout  = (\imem|RAM~1150_combout  & ((\imem|RAM~1151_combout ) # ((!\CPU_RISCV|pc [8])))) # (!\imem|RAM~1150_combout  & (((\CPU_RISCV|pc [8] & \imem|RAM~1147_combout ))))

	.dataa(\imem|RAM~1151_combout ),
	.datab(\imem|RAM~1150_combout ),
	.datac(\CPU_RISCV|pc [8]),
	.datad(\imem|RAM~1147_combout ),
	.cin(gnd),
	.combout(\imem|RAM~1152_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~1152 .lut_mask = 16'hBC8C;
defparam \imem|RAM~1152 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y35_N26
cycloneive_lcell_comb \imem|RAM~1143 (
// Equation(s):
// \imem|RAM~1143_combout  = (!\CPU_RISCV|pc [2] & ((\CPU_RISCV|pc [6] & (!\CPU_RISCV|pc [3] & \CPU_RISCV|pc [8])) # (!\CPU_RISCV|pc [6] & (\CPU_RISCV|pc [3] & !\CPU_RISCV|pc [8]))))

	.dataa(\CPU_RISCV|pc [6]),
	.datab(\CPU_RISCV|pc [2]),
	.datac(\CPU_RISCV|pc [3]),
	.datad(\CPU_RISCV|pc [8]),
	.cin(gnd),
	.combout(\imem|RAM~1143_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~1143 .lut_mask = 16'h0210;
defparam \imem|RAM~1143 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y35_N16
cycloneive_lcell_comb \imem|RAM~1144 (
// Equation(s):
// \imem|RAM~1144_combout  = (\CPU_RISCV|pc [2] & ((\CPU_RISCV|pc [8]) # ((!\CPU_RISCV|pc [6] & \CPU_RISCV|pc [3])))) # (!\CPU_RISCV|pc [2] & ((\CPU_RISCV|pc [8] & ((\CPU_RISCV|pc [3]))) # (!\CPU_RISCV|pc [8] & (\CPU_RISCV|pc [6]))))

	.dataa(\CPU_RISCV|pc [6]),
	.datab(\CPU_RISCV|pc [2]),
	.datac(\CPU_RISCV|pc [3]),
	.datad(\CPU_RISCV|pc [8]),
	.cin(gnd),
	.combout(\imem|RAM~1144_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~1144 .lut_mask = 16'hFC62;
defparam \imem|RAM~1144 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y35_N4
cycloneive_lcell_comb \imem|RAM~1235 (
// Equation(s):
// \imem|RAM~1235_combout  = (\CPU_RISCV|pc [3] & (\CPU_RISCV|pc [6] $ (\CPU_RISCV|pc [2] $ (!\CPU_RISCV|pc [5])))) # (!\CPU_RISCV|pc [3] & (((\CPU_RISCV|pc [2] & !\CPU_RISCV|pc [5]))))

	.dataa(\CPU_RISCV|pc [6]),
	.datab(\CPU_RISCV|pc [2]),
	.datac(\CPU_RISCV|pc [3]),
	.datad(\CPU_RISCV|pc [5]),
	.cin(gnd),
	.combout(\imem|RAM~1235_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~1235 .lut_mask = 16'h609C;
defparam \imem|RAM~1235 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y35_N10
cycloneive_lcell_comb \imem|RAM~1236 (
// Equation(s):
// \imem|RAM~1236_combout  = (\CPU_RISCV|pc [10] & (\CPU_RISCV|pc [5])) # (!\CPU_RISCV|pc [10] & (((\imem|RAM~1235_combout  & \CPU_RISCV|pc [8]))))

	.dataa(\CPU_RISCV|pc [5]),
	.datab(\CPU_RISCV|pc [10]),
	.datac(\imem|RAM~1235_combout ),
	.datad(\CPU_RISCV|pc [8]),
	.cin(gnd),
	.combout(\imem|RAM~1236_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~1236 .lut_mask = 16'hB888;
defparam \imem|RAM~1236 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y35_N6
cycloneive_lcell_comb \imem|RAM~1145 (
// Equation(s):
// \imem|RAM~1145_combout  = (\CPU_RISCV|pc [10] & ((\imem|RAM~1236_combout  & ((!\imem|RAM~1144_combout ))) # (!\imem|RAM~1236_combout  & (\imem|RAM~1143_combout )))) # (!\CPU_RISCV|pc [10] & (((\imem|RAM~1236_combout ))))

	.dataa(\imem|RAM~1143_combout ),
	.datab(\imem|RAM~1144_combout ),
	.datac(\CPU_RISCV|pc [10]),
	.datad(\imem|RAM~1236_combout ),
	.cin(gnd),
	.combout(\imem|RAM~1145_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~1145 .lut_mask = 16'h3FA0;
defparam \imem|RAM~1145 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y35_N30
cycloneive_lcell_comb \imem|RAM~1141 (
// Equation(s):
// \imem|RAM~1141_combout  = (\CPU_RISCV|pc [5] & ((\CPU_RISCV|pc [3] & ((!\CPU_RISCV|pc [8]))) # (!\CPU_RISCV|pc [3] & (!\CPU_RISCV|pc [2])))) # (!\CPU_RISCV|pc [5] & (!\CPU_RISCV|pc [8] & (\CPU_RISCV|pc [2] $ (\CPU_RISCV|pc [3]))))

	.dataa(\CPU_RISCV|pc [5]),
	.datab(\CPU_RISCV|pc [2]),
	.datac(\CPU_RISCV|pc [3]),
	.datad(\CPU_RISCV|pc [8]),
	.cin(gnd),
	.combout(\imem|RAM~1141_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~1141 .lut_mask = 16'h02B6;
defparam \imem|RAM~1141 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y35_N12
cycloneive_lcell_comb \imem|RAM~1137 (
// Equation(s):
// \imem|RAM~1137_combout  = (\CPU_RISCV|pc [2] & ((\CPU_RISCV|pc [3] & (\CPU_RISCV|pc [8])) # (!\CPU_RISCV|pc [3] & ((\CPU_RISCV|pc [5]))))) # (!\CPU_RISCV|pc [2] & ((\CPU_RISCV|pc [3]) # ((\CPU_RISCV|pc [8] & !\CPU_RISCV|pc [5]))))

	.dataa(\CPU_RISCV|pc [8]),
	.datab(\CPU_RISCV|pc [2]),
	.datac(\CPU_RISCV|pc [5]),
	.datad(\CPU_RISCV|pc [3]),
	.cin(gnd),
	.combout(\imem|RAM~1137_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~1137 .lut_mask = 16'hBBC2;
defparam \imem|RAM~1137 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y40_N2
cycloneive_lcell_comb \imem|RAM~1139 (
// Equation(s):
// \imem|RAM~1139_combout  = (\CPU_RISCV|pc [2] & (!\CPU_RISCV|pc [5] & (\CPU_RISCV|pc [8] & !\CPU_RISCV|pc [3])))

	.dataa(\CPU_RISCV|pc [2]),
	.datab(\CPU_RISCV|pc [5]),
	.datac(\CPU_RISCV|pc [8]),
	.datad(\CPU_RISCV|pc [3]),
	.cin(gnd),
	.combout(\imem|RAM~1139_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~1139 .lut_mask = 16'h0020;
defparam \imem|RAM~1139 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y40_N4
cycloneive_lcell_comb \imem|RAM~1138 (
// Equation(s):
// \imem|RAM~1138_combout  = (\CPU_RISCV|pc [5] & (\CPU_RISCV|pc [3] $ (((\CPU_RISCV|pc [2] & \CPU_RISCV|pc [8]))))) # (!\CPU_RISCV|pc [5] & (\CPU_RISCV|pc [8] & ((!\CPU_RISCV|pc [3]) # (!\CPU_RISCV|pc [2]))))

	.dataa(\CPU_RISCV|pc [2]),
	.datab(\CPU_RISCV|pc [5]),
	.datac(\CPU_RISCV|pc [8]),
	.datad(\CPU_RISCV|pc [3]),
	.cin(gnd),
	.combout(\imem|RAM~1138_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~1138 .lut_mask = 16'h5CB0;
defparam \imem|RAM~1138 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y40_N16
cycloneive_lcell_comb \imem|RAM~1140 (
// Equation(s):
// \imem|RAM~1140_combout  = (\CPU_RISCV|pc [6] & (((\imem|RAM~1138_combout ) # (\CPU_RISCV|pc [10])))) # (!\CPU_RISCV|pc [6] & (\imem|RAM~1139_combout  & ((!\CPU_RISCV|pc [10]))))

	.dataa(\CPU_RISCV|pc [6]),
	.datab(\imem|RAM~1139_combout ),
	.datac(\imem|RAM~1138_combout ),
	.datad(\CPU_RISCV|pc [10]),
	.cin(gnd),
	.combout(\imem|RAM~1140_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~1140 .lut_mask = 16'hAAE4;
defparam \imem|RAM~1140 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y35_N24
cycloneive_lcell_comb \imem|RAM~1142 (
// Equation(s):
// \imem|RAM~1142_combout  = (\CPU_RISCV|pc [10] & ((\imem|RAM~1140_combout  & (\imem|RAM~1141_combout )) # (!\imem|RAM~1140_combout  & ((!\imem|RAM~1137_combout ))))) # (!\CPU_RISCV|pc [10] & (((\imem|RAM~1140_combout ))))

	.dataa(\imem|RAM~1141_combout ),
	.datab(\CPU_RISCV|pc [10]),
	.datac(\imem|RAM~1137_combout ),
	.datad(\imem|RAM~1140_combout ),
	.cin(gnd),
	.combout(\imem|RAM~1142_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~1142 .lut_mask = 16'hBB0C;
defparam \imem|RAM~1142 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y35_N8
cycloneive_lcell_comb \imem|RAM~1146 (
// Equation(s):
// \imem|RAM~1146_combout  = (\CPU_RISCV|pc [7] & (((\CPU_RISCV|pc [4])))) # (!\CPU_RISCV|pc [7] & ((\CPU_RISCV|pc [4] & ((\imem|RAM~1142_combout ))) # (!\CPU_RISCV|pc [4] & (\imem|RAM~1145_combout ))))

	.dataa(\imem|RAM~1145_combout ),
	.datab(\CPU_RISCV|pc [7]),
	.datac(\CPU_RISCV|pc [4]),
	.datad(\imem|RAM~1142_combout ),
	.cin(gnd),
	.combout(\imem|RAM~1146_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~1146 .lut_mask = 16'hF2C2;
defparam \imem|RAM~1146 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y35_N12
cycloneive_lcell_comb \imem|RAM~1131 (
// Equation(s):
// \imem|RAM~1131_combout  = (\CPU_RISCV|pc [6] & (!\CPU_RISCV|pc [8] & ((\CPU_RISCV|pc [2]) # (!\CPU_RISCV|pc [3])))) # (!\CPU_RISCV|pc [6] & (!\CPU_RISCV|pc [2] & (\CPU_RISCV|pc [3] $ (\CPU_RISCV|pc [8]))))

	.dataa(\CPU_RISCV|pc [6]),
	.datab(\CPU_RISCV|pc [2]),
	.datac(\CPU_RISCV|pc [3]),
	.datad(\CPU_RISCV|pc [8]),
	.cin(gnd),
	.combout(\imem|RAM~1131_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~1131 .lut_mask = 16'h019A;
defparam \imem|RAM~1131 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y35_N20
cycloneive_lcell_comb \imem|RAM~1133 (
// Equation(s):
// \imem|RAM~1133_combout  = (\CPU_RISCV|pc [6] & (!\CPU_RISCV|pc [8] & ((\CPU_RISCV|pc [2]) # (!\CPU_RISCV|pc [3])))) # (!\CPU_RISCV|pc [6] & (\CPU_RISCV|pc [3] & ((\CPU_RISCV|pc [2]) # (!\CPU_RISCV|pc [8]))))

	.dataa(\CPU_RISCV|pc [6]),
	.datab(\CPU_RISCV|pc [2]),
	.datac(\CPU_RISCV|pc [3]),
	.datad(\CPU_RISCV|pc [8]),
	.cin(gnd),
	.combout(\imem|RAM~1133_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~1133 .lut_mask = 16'h40DA;
defparam \imem|RAM~1133 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y35_N18
cycloneive_lcell_comb \imem|RAM~1132 (
// Equation(s):
// \imem|RAM~1132_combout  = (\CPU_RISCV|pc [8] & ((\CPU_RISCV|pc [2] $ (!\CPU_RISCV|pc [3])))) # (!\CPU_RISCV|pc [8] & (\CPU_RISCV|pc [6] & (\CPU_RISCV|pc [2])))

	.dataa(\CPU_RISCV|pc [6]),
	.datab(\CPU_RISCV|pc [2]),
	.datac(\CPU_RISCV|pc [3]),
	.datad(\CPU_RISCV|pc [8]),
	.cin(gnd),
	.combout(\imem|RAM~1132_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~1132 .lut_mask = 16'hC388;
defparam \imem|RAM~1132 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y35_N22
cycloneive_lcell_comb \imem|RAM~1134 (
// Equation(s):
// \imem|RAM~1134_combout  = (\CPU_RISCV|pc [5] & (((\CPU_RISCV|pc [10]) # (\imem|RAM~1132_combout )))) # (!\CPU_RISCV|pc [5] & (!\imem|RAM~1133_combout  & (!\CPU_RISCV|pc [10])))

	.dataa(\CPU_RISCV|pc [5]),
	.datab(\imem|RAM~1133_combout ),
	.datac(\CPU_RISCV|pc [10]),
	.datad(\imem|RAM~1132_combout ),
	.cin(gnd),
	.combout(\imem|RAM~1134_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~1134 .lut_mask = 16'hABA1;
defparam \imem|RAM~1134 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y35_N2
cycloneive_lcell_comb \imem|RAM~1135 (
// Equation(s):
// \imem|RAM~1135_combout  = (\CPU_RISCV|pc [8] & (!\CPU_RISCV|pc [3] & (\CPU_RISCV|pc [6] $ (!\CPU_RISCV|pc [2])))) # (!\CPU_RISCV|pc [8] & (\CPU_RISCV|pc [6] & (!\CPU_RISCV|pc [2] & \CPU_RISCV|pc [3])))

	.dataa(\CPU_RISCV|pc [8]),
	.datab(\CPU_RISCV|pc [6]),
	.datac(\CPU_RISCV|pc [2]),
	.datad(\CPU_RISCV|pc [3]),
	.cin(gnd),
	.combout(\imem|RAM~1135_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~1135 .lut_mask = 16'h0482;
defparam \imem|RAM~1135 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y35_N28
cycloneive_lcell_comb \imem|RAM~1136 (
// Equation(s):
// \imem|RAM~1136_combout  = (\CPU_RISCV|pc [10] & ((\imem|RAM~1134_combout  & ((\imem|RAM~1135_combout ))) # (!\imem|RAM~1134_combout  & (\imem|RAM~1131_combout )))) # (!\CPU_RISCV|pc [10] & (((\imem|RAM~1134_combout ))))

	.dataa(\imem|RAM~1131_combout ),
	.datab(\CPU_RISCV|pc [10]),
	.datac(\imem|RAM~1134_combout ),
	.datad(\imem|RAM~1135_combout ),
	.cin(gnd),
	.combout(\imem|RAM~1136_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~1136 .lut_mask = 16'hF838;
defparam \imem|RAM~1136 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y35_N14
cycloneive_lcell_comb \imem|RAM~1153 (
// Equation(s):
// \imem|RAM~1153_combout  = (\CPU_RISCV|pc [7] & ((\imem|RAM~1146_combout  & (\imem|RAM~1152_combout )) # (!\imem|RAM~1146_combout  & ((\imem|RAM~1136_combout ))))) # (!\CPU_RISCV|pc [7] & (((\imem|RAM~1146_combout ))))

	.dataa(\imem|RAM~1152_combout ),
	.datab(\CPU_RISCV|pc [7]),
	.datac(\imem|RAM~1146_combout ),
	.datad(\imem|RAM~1136_combout ),
	.cin(gnd),
	.combout(\imem|RAM~1153_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~1153 .lut_mask = 16'hBCB0;
defparam \imem|RAM~1153 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y31_N30
cycloneive_lcell_comb \imem|RAM~1128 (
// Equation(s):
// \imem|RAM~1128_combout  = (!\CPU_RISCV|pc [10] & (\CPU_RISCV|pc [4] $ (((\CPU_RISCV|pc [6] & !\CPU_RISCV|pc [3])))))

	.dataa(\CPU_RISCV|pc [6]),
	.datab(\CPU_RISCV|pc [4]),
	.datac(\CPU_RISCV|pc [3]),
	.datad(\CPU_RISCV|pc [10]),
	.cin(gnd),
	.combout(\imem|RAM~1128_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~1128 .lut_mask = 16'h00C6;
defparam \imem|RAM~1128 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y31_N20
cycloneive_lcell_comb \imem|RAM~1125 (
// Equation(s):
// \imem|RAM~1125_combout  = (\CPU_RISCV|pc [6] & (((\CPU_RISCV|pc [4] & \CPU_RISCV|pc [10])) # (!\CPU_RISCV|pc [3]))) # (!\CPU_RISCV|pc [6] & ((\CPU_RISCV|pc [3]) # ((\CPU_RISCV|pc [4] & !\CPU_RISCV|pc [10]))))

	.dataa(\CPU_RISCV|pc [6]),
	.datab(\CPU_RISCV|pc [4]),
	.datac(\CPU_RISCV|pc [3]),
	.datad(\CPU_RISCV|pc [10]),
	.cin(gnd),
	.combout(\imem|RAM~1125_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~1125 .lut_mask = 16'hDA5E;
defparam \imem|RAM~1125 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y31_N22
cycloneive_lcell_comb \imem|RAM~1126 (
// Equation(s):
// \imem|RAM~1126_combout  = (\CPU_RISCV|pc [4] & (\CPU_RISCV|pc [3] & (\CPU_RISCV|pc [6] $ (\CPU_RISCV|pc [10]))))

	.dataa(\CPU_RISCV|pc [6]),
	.datab(\CPU_RISCV|pc [4]),
	.datac(\CPU_RISCV|pc [3]),
	.datad(\CPU_RISCV|pc [10]),
	.cin(gnd),
	.combout(\imem|RAM~1126_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~1126 .lut_mask = 16'h4080;
defparam \imem|RAM~1126 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y31_N0
cycloneive_lcell_comb \imem|RAM~1127 (
// Equation(s):
// \imem|RAM~1127_combout  = (\CPU_RISCV|pc [7] & (((\CPU_RISCV|pc [5])))) # (!\CPU_RISCV|pc [7] & ((\CPU_RISCV|pc [5] & (!\imem|RAM~1125_combout )) # (!\CPU_RISCV|pc [5] & ((\imem|RAM~1126_combout )))))

	.dataa(\CPU_RISCV|pc [7]),
	.datab(\imem|RAM~1125_combout ),
	.datac(\imem|RAM~1126_combout ),
	.datad(\CPU_RISCV|pc [5]),
	.cin(gnd),
	.combout(\imem|RAM~1127_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~1127 .lut_mask = 16'hBB50;
defparam \imem|RAM~1127 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y31_N26
cycloneive_lcell_comb \imem|RAM~1124 (
// Equation(s):
// \imem|RAM~1124_combout  = (!\CPU_RISCV|pc [6] & (!\CPU_RISCV|pc [4] & (!\CPU_RISCV|pc [3] & \CPU_RISCV|pc [10])))

	.dataa(\CPU_RISCV|pc [6]),
	.datab(\CPU_RISCV|pc [4]),
	.datac(\CPU_RISCV|pc [3]),
	.datad(\CPU_RISCV|pc [10]),
	.cin(gnd),
	.combout(\imem|RAM~1124_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~1124 .lut_mask = 16'h0100;
defparam \imem|RAM~1124 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y31_N12
cycloneive_lcell_comb \imem|RAM~1129 (
// Equation(s):
// \imem|RAM~1129_combout  = (\imem|RAM~1127_combout  & ((\imem|RAM~1128_combout ) # ((!\CPU_RISCV|pc [7])))) # (!\imem|RAM~1127_combout  & (((\imem|RAM~1124_combout  & \CPU_RISCV|pc [7]))))

	.dataa(\imem|RAM~1128_combout ),
	.datab(\imem|RAM~1127_combout ),
	.datac(\imem|RAM~1124_combout ),
	.datad(\CPU_RISCV|pc [7]),
	.cin(gnd),
	.combout(\imem|RAM~1129_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~1129 .lut_mask = 16'hB8CC;
defparam \imem|RAM~1129 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y30_N12
cycloneive_lcell_comb \imem|RAM~1115 (
// Equation(s):
// \imem|RAM~1115_combout  = (\CPU_RISCV|pc [5] & (!\CPU_RISCV|pc [3] & (\CPU_RISCV|pc [6] & !\CPU_RISCV|pc [7])))

	.dataa(\CPU_RISCV|pc [5]),
	.datab(\CPU_RISCV|pc [3]),
	.datac(\CPU_RISCV|pc [6]),
	.datad(\CPU_RISCV|pc [7]),
	.cin(gnd),
	.combout(\imem|RAM~1115_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~1115 .lut_mask = 16'h0020;
defparam \imem|RAM~1115 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y30_N0
cycloneive_lcell_comb \imem|RAM~1111 (
// Equation(s):
// \imem|RAM~1111_combout  = (\CPU_RISCV|pc [5] & (\CPU_RISCV|pc [3] & (\CPU_RISCV|pc [6] & !\CPU_RISCV|pc [7])))

	.dataa(\CPU_RISCV|pc [5]),
	.datab(\CPU_RISCV|pc [3]),
	.datac(\CPU_RISCV|pc [6]),
	.datad(\CPU_RISCV|pc [7]),
	.cin(gnd),
	.combout(\imem|RAM~1111_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~1111 .lut_mask = 16'h0080;
defparam \imem|RAM~1111 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y30_N16
cycloneive_lcell_comb \imem|RAM~1113 (
// Equation(s):
// \imem|RAM~1113_combout  = (!\CPU_RISCV|pc [6] & ((\CPU_RISCV|pc [3] & ((!\CPU_RISCV|pc [7]))) # (!\CPU_RISCV|pc [3] & (!\CPU_RISCV|pc [5] & \CPU_RISCV|pc [7]))))

	.dataa(\CPU_RISCV|pc [6]),
	.datab(\CPU_RISCV|pc [5]),
	.datac(\CPU_RISCV|pc [3]),
	.datad(\CPU_RISCV|pc [7]),
	.cin(gnd),
	.combout(\imem|RAM~1113_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~1113 .lut_mask = 16'h0150;
defparam \imem|RAM~1113 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y30_N18
cycloneive_lcell_comb \imem|RAM~1112 (
// Equation(s):
// \imem|RAM~1112_combout  = (\CPU_RISCV|pc [6] & (\CPU_RISCV|pc [5] $ (((!\CPU_RISCV|pc [7]) # (!\CPU_RISCV|pc [3]))))) # (!\CPU_RISCV|pc [6] & (\CPU_RISCV|pc [3] & ((!\CPU_RISCV|pc [7]) # (!\CPU_RISCV|pc [5]))))

	.dataa(\CPU_RISCV|pc [6]),
	.datab(\CPU_RISCV|pc [5]),
	.datac(\CPU_RISCV|pc [3]),
	.datad(\CPU_RISCV|pc [7]),
	.cin(gnd),
	.combout(\imem|RAM~1112_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~1112 .lut_mask = 16'h9272;
defparam \imem|RAM~1112 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y30_N6
cycloneive_lcell_comb \imem|RAM~1114 (
// Equation(s):
// \imem|RAM~1114_combout  = (\CPU_RISCV|pc [4] & (((\CPU_RISCV|pc [10]) # (\imem|RAM~1112_combout )))) # (!\CPU_RISCV|pc [4] & (\imem|RAM~1113_combout  & (!\CPU_RISCV|pc [10])))

	.dataa(\CPU_RISCV|pc [4]),
	.datab(\imem|RAM~1113_combout ),
	.datac(\CPU_RISCV|pc [10]),
	.datad(\imem|RAM~1112_combout ),
	.cin(gnd),
	.combout(\imem|RAM~1114_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~1114 .lut_mask = 16'hAEA4;
defparam \imem|RAM~1114 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y30_N26
cycloneive_lcell_comb \imem|RAM~1116 (
// Equation(s):
// \imem|RAM~1116_combout  = (\CPU_RISCV|pc [10] & ((\imem|RAM~1114_combout  & (\imem|RAM~1115_combout )) # (!\imem|RAM~1114_combout  & ((\imem|RAM~1111_combout ))))) # (!\CPU_RISCV|pc [10] & (((\imem|RAM~1114_combout ))))

	.dataa(\imem|RAM~1115_combout ),
	.datab(\imem|RAM~1111_combout ),
	.datac(\CPU_RISCV|pc [10]),
	.datad(\imem|RAM~1114_combout ),
	.cin(gnd),
	.combout(\imem|RAM~1116_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~1116 .lut_mask = 16'hAFC0;
defparam \imem|RAM~1116 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y31_N6
cycloneive_lcell_comb \imem|RAM~1117 (
// Equation(s):
// \imem|RAM~1117_combout  = (\CPU_RISCV|pc [7] & (\CPU_RISCV|pc [6] & ((!\CPU_RISCV|pc [5])))) # (!\CPU_RISCV|pc [7] & (\CPU_RISCV|pc [5] & ((!\CPU_RISCV|pc [3]) # (!\CPU_RISCV|pc [6]))))

	.dataa(\CPU_RISCV|pc [6]),
	.datab(\CPU_RISCV|pc [7]),
	.datac(\CPU_RISCV|pc [3]),
	.datad(\CPU_RISCV|pc [5]),
	.cin(gnd),
	.combout(\imem|RAM~1117_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~1117 .lut_mask = 16'h1388;
defparam \imem|RAM~1117 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y31_N26
cycloneive_lcell_comb \imem|RAM~1118 (
// Equation(s):
// \imem|RAM~1118_combout  = (\CPU_RISCV|pc [6] & (((\CPU_RISCV|pc [3] & !\CPU_RISCV|pc [5])) # (!\CPU_RISCV|pc [7]))) # (!\CPU_RISCV|pc [6] & ((\CPU_RISCV|pc [3]) # ((\CPU_RISCV|pc [5]))))

	.dataa(\CPU_RISCV|pc [3]),
	.datab(\CPU_RISCV|pc [6]),
	.datac(\CPU_RISCV|pc [7]),
	.datad(\CPU_RISCV|pc [5]),
	.cin(gnd),
	.combout(\imem|RAM~1118_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~1118 .lut_mask = 16'h3FAE;
defparam \imem|RAM~1118 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y31_N28
cycloneive_lcell_comb \imem|RAM~1119 (
// Equation(s):
// \imem|RAM~1119_combout  = (\CPU_RISCV|pc [6] & ((\CPU_RISCV|pc [5] & (!\CPU_RISCV|pc [3])) # (!\CPU_RISCV|pc [5] & ((!\CPU_RISCV|pc [7]))))) # (!\CPU_RISCV|pc [6] & (\CPU_RISCV|pc [3] & (\CPU_RISCV|pc [7])))

	.dataa(\CPU_RISCV|pc [3]),
	.datab(\CPU_RISCV|pc [6]),
	.datac(\CPU_RISCV|pc [7]),
	.datad(\CPU_RISCV|pc [5]),
	.cin(gnd),
	.combout(\imem|RAM~1119_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~1119 .lut_mask = 16'h642C;
defparam \imem|RAM~1119 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y31_N30
cycloneive_lcell_comb \imem|RAM~1120 (
// Equation(s):
// \imem|RAM~1120_combout  = (\CPU_RISCV|pc [10] & (((\CPU_RISCV|pc [4])))) # (!\CPU_RISCV|pc [10] & ((\CPU_RISCV|pc [4] & (!\imem|RAM~1118_combout )) # (!\CPU_RISCV|pc [4] & ((\imem|RAM~1119_combout )))))

	.dataa(\imem|RAM~1118_combout ),
	.datab(\CPU_RISCV|pc [10]),
	.datac(\CPU_RISCV|pc [4]),
	.datad(\imem|RAM~1119_combout ),
	.cin(gnd),
	.combout(\imem|RAM~1120_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~1120 .lut_mask = 16'hD3D0;
defparam \imem|RAM~1120 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y31_N4
cycloneive_lcell_comb \imem|RAM~1121 (
// Equation(s):
// \imem|RAM~1121_combout  = (\CPU_RISCV|pc [3] & (\CPU_RISCV|pc [6] $ (((\CPU_RISCV|pc [7] & !\CPU_RISCV|pc [5]))))) # (!\CPU_RISCV|pc [3] & (((\CPU_RISCV|pc [7]) # (\CPU_RISCV|pc [5]))))

	.dataa(\CPU_RISCV|pc [6]),
	.datab(\CPU_RISCV|pc [7]),
	.datac(\CPU_RISCV|pc [3]),
	.datad(\CPU_RISCV|pc [5]),
	.cin(gnd),
	.combout(\imem|RAM~1121_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~1121 .lut_mask = 16'hAF6C;
defparam \imem|RAM~1121 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y31_N2
cycloneive_lcell_comb \imem|RAM~1122 (
// Equation(s):
// \imem|RAM~1122_combout  = (\CPU_RISCV|pc [10] & ((\imem|RAM~1120_combout  & ((!\imem|RAM~1121_combout ))) # (!\imem|RAM~1120_combout  & (!\imem|RAM~1117_combout )))) # (!\CPU_RISCV|pc [10] & (((\imem|RAM~1120_combout ))))

	.dataa(\imem|RAM~1117_combout ),
	.datab(\CPU_RISCV|pc [10]),
	.datac(\imem|RAM~1120_combout ),
	.datad(\imem|RAM~1121_combout ),
	.cin(gnd),
	.combout(\imem|RAM~1122_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~1122 .lut_mask = 16'h34F4;
defparam \imem|RAM~1122 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y31_N8
cycloneive_lcell_comb \imem|RAM~1123 (
// Equation(s):
// \imem|RAM~1123_combout  = (\CPU_RISCV|pc [2] & ((\CPU_RISCV|pc [8]) # ((\imem|RAM~1116_combout )))) # (!\CPU_RISCV|pc [2] & (!\CPU_RISCV|pc [8] & ((\imem|RAM~1122_combout ))))

	.dataa(\CPU_RISCV|pc [2]),
	.datab(\CPU_RISCV|pc [8]),
	.datac(\imem|RAM~1116_combout ),
	.datad(\imem|RAM~1122_combout ),
	.cin(gnd),
	.combout(\imem|RAM~1123_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~1123 .lut_mask = 16'hB9A8;
defparam \imem|RAM~1123 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y31_N20
cycloneive_lcell_comb \imem|RAM~1109 (
// Equation(s):
// \imem|RAM~1109_combout  = (\CPU_RISCV|pc [7]) # ((\CPU_RISCV|pc [3] & ((!\CPU_RISCV|pc [6]) # (!\CPU_RISCV|pc [4]))) # (!\CPU_RISCV|pc [3] & ((\CPU_RISCV|pc [6]))))

	.dataa(\CPU_RISCV|pc [3]),
	.datab(\CPU_RISCV|pc [4]),
	.datac(\CPU_RISCV|pc [7]),
	.datad(\CPU_RISCV|pc [6]),
	.cin(gnd),
	.combout(\imem|RAM~1109_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~1109 .lut_mask = 16'hF7FA;
defparam \imem|RAM~1109 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y31_N18
cycloneive_lcell_comb \imem|RAM~1105 (
// Equation(s):
// \imem|RAM~1105_combout  = (!\CPU_RISCV|pc [6] & (!\CPU_RISCV|pc [4] & (\CPU_RISCV|pc [3] & \CPU_RISCV|pc [7])))

	.dataa(\CPU_RISCV|pc [6]),
	.datab(\CPU_RISCV|pc [4]),
	.datac(\CPU_RISCV|pc [3]),
	.datad(\CPU_RISCV|pc [7]),
	.cin(gnd),
	.combout(\imem|RAM~1105_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~1105 .lut_mask = 16'h1000;
defparam \imem|RAM~1105 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N26
cycloneive_lcell_comb \imem|RAM~1106 (
// Equation(s):
// \imem|RAM~1106_combout  = (\CPU_RISCV|pc [7] & ((\CPU_RISCV|pc [3] & (!\CPU_RISCV|pc [6])) # (!\CPU_RISCV|pc [3] & ((!\CPU_RISCV|pc [4]))))) # (!\CPU_RISCV|pc [7] & ((\CPU_RISCV|pc [3]) # ((\CPU_RISCV|pc [6] & \CPU_RISCV|pc [4]))))

	.dataa(\CPU_RISCV|pc [7]),
	.datab(\CPU_RISCV|pc [3]),
	.datac(\CPU_RISCV|pc [6]),
	.datad(\CPU_RISCV|pc [4]),
	.cin(gnd),
	.combout(\imem|RAM~1106_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~1106 .lut_mask = 16'h5C6E;
defparam \imem|RAM~1106 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y31_N16
cycloneive_lcell_comb \imem|RAM~1107 (
// Equation(s):
// \imem|RAM~1107_combout  = (!\CPU_RISCV|pc [4] & ((\CPU_RISCV|pc [3] & ((\CPU_RISCV|pc [7]))) # (!\CPU_RISCV|pc [3] & (\CPU_RISCV|pc [6] & !\CPU_RISCV|pc [7]))))

	.dataa(\CPU_RISCV|pc [3]),
	.datab(\CPU_RISCV|pc [4]),
	.datac(\CPU_RISCV|pc [6]),
	.datad(\CPU_RISCV|pc [7]),
	.cin(gnd),
	.combout(\imem|RAM~1107_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~1107 .lut_mask = 16'h2210;
defparam \imem|RAM~1107 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y31_N14
cycloneive_lcell_comb \imem|RAM~1108 (
// Equation(s):
// \imem|RAM~1108_combout  = (\CPU_RISCV|pc [5] & (((\CPU_RISCV|pc [10])) # (!\imem|RAM~1106_combout ))) # (!\CPU_RISCV|pc [5] & (((!\CPU_RISCV|pc [10] & \imem|RAM~1107_combout ))))

	.dataa(\CPU_RISCV|pc [5]),
	.datab(\imem|RAM~1106_combout ),
	.datac(\CPU_RISCV|pc [10]),
	.datad(\imem|RAM~1107_combout ),
	.cin(gnd),
	.combout(\imem|RAM~1108_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~1108 .lut_mask = 16'hA7A2;
defparam \imem|RAM~1108 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y31_N28
cycloneive_lcell_comb \imem|RAM~1110 (
// Equation(s):
// \imem|RAM~1110_combout  = (\imem|RAM~1108_combout  & (((!\CPU_RISCV|pc [10])) # (!\imem|RAM~1109_combout ))) # (!\imem|RAM~1108_combout  & (((\imem|RAM~1105_combout  & \CPU_RISCV|pc [10]))))

	.dataa(\imem|RAM~1109_combout ),
	.datab(\imem|RAM~1105_combout ),
	.datac(\imem|RAM~1108_combout ),
	.datad(\CPU_RISCV|pc [10]),
	.cin(gnd),
	.combout(\imem|RAM~1110_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~1110 .lut_mask = 16'h5CF0;
defparam \imem|RAM~1110 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y31_N10
cycloneive_lcell_comb \imem|RAM~1130 (
// Equation(s):
// \imem|RAM~1130_combout  = (\CPU_RISCV|pc [8] & ((\imem|RAM~1123_combout  & (\imem|RAM~1129_combout )) # (!\imem|RAM~1123_combout  & ((\imem|RAM~1110_combout ))))) # (!\CPU_RISCV|pc [8] & (((\imem|RAM~1123_combout ))))

	.dataa(\imem|RAM~1129_combout ),
	.datab(\CPU_RISCV|pc [8]),
	.datac(\imem|RAM~1123_combout ),
	.datad(\imem|RAM~1110_combout ),
	.cin(gnd),
	.combout(\imem|RAM~1130_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~1130 .lut_mask = 16'hBCB0;
defparam \imem|RAM~1130 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N6
cycloneive_lcell_comb \imem|RAM~1154 (
// Equation(s):
// \imem|RAM~1154_combout  = (\CPU_RISCV|pc [9] & ((\imem|RAM~1130_combout ))) # (!\CPU_RISCV|pc [9] & (\imem|RAM~1153_combout ))

	.dataa(gnd),
	.datab(\CPU_RISCV|pc [9]),
	.datac(\imem|RAM~1153_combout ),
	.datad(\imem|RAM~1130_combout ),
	.cin(gnd),
	.combout(\imem|RAM~1154_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~1154 .lut_mask = 16'hFC30;
defparam \imem|RAM~1154 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N2
cycloneive_lcell_comb \CPU_RISCV|is_add~0 (
// Equation(s):
// \CPU_RISCV|is_add~0_combout  = (\always0~3_combout  & (\CPU_RISCV|jump_add~0_combout  & (\CPU_RISCV|Equal0~3_combout  & !\imem|RAM~1154_combout )))

	.dataa(\always0~3_combout ),
	.datab(\CPU_RISCV|jump_add~0_combout ),
	.datac(\CPU_RISCV|Equal0~3_combout ),
	.datad(\imem|RAM~1154_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|is_add~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|is_add~0 .lut_mask = 16'h0080;
defparam \CPU_RISCV|is_add~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y33_N16
cycloneive_lcell_comb \CPU_RISCV|comb~38 (
// Equation(s):
// \CPU_RISCV|comb~38_combout  = (!\CPU_RISCV|comb~25_combout  & !\CPU_RISCV|is_add~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_RISCV|comb~25_combout ),
	.datad(\CPU_RISCV|is_add~0_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~38_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~38 .lut_mask = 16'h000F;
defparam \CPU_RISCV|comb~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N26
cycloneive_lcell_comb \CPU_RISCV|Equal3~0 (
// Equation(s):
// \CPU_RISCV|Equal3~0_combout  = (\CPU_RISCV|Equal2~0_combout  & (!\imem|RAM~343_combout  & \imem|RAM~389_combout ))

	.dataa(gnd),
	.datab(\CPU_RISCV|Equal2~0_combout ),
	.datac(\imem|RAM~343_combout ),
	.datad(\imem|RAM~389_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|Equal3~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|Equal3~0 .lut_mask = 16'h0C00;
defparam \CPU_RISCV|Equal3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y37_N28
cycloneive_lcell_comb \CPU_RISCV|comb~24 (
// Equation(s):
// \CPU_RISCV|comb~24_combout  = (\CPU_RISCV|funct3[2]~7_combout  & (((\CPU_RISCV|Equal2~1_combout  & !\CPU_RISCV|funct3[1]~8_combout )))) # (!\CPU_RISCV|funct3[2]~7_combout  & ((\CPU_RISCV|funct3[1]~8_combout  & ((\CPU_RISCV|Equal2~1_combout ))) # 
// (!\CPU_RISCV|funct3[1]~8_combout  & (\CPU_RISCV|Equal3~0_combout ))))

	.dataa(\CPU_RISCV|Equal3~0_combout ),
	.datab(\CPU_RISCV|Equal2~1_combout ),
	.datac(\CPU_RISCV|funct3[2]~7_combout ),
	.datad(\CPU_RISCV|funct3[1]~8_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~24_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~24 .lut_mask = 16'h0CCA;
defparam \CPU_RISCV|comb~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y37_N2
cycloneive_lcell_comb \CPU_RISCV|result[0]~4 (
// Equation(s):
// \CPU_RISCV|result[0]~4_combout  = (!\CPU_RISCV|Equal4~2_combout  & ((\CPU_RISCV|funct3[0]~6_combout ) # (!\CPU_RISCV|comb~24_combout )))

	.dataa(gnd),
	.datab(\CPU_RISCV|comb~24_combout ),
	.datac(\CPU_RISCV|Equal4~2_combout ),
	.datad(\CPU_RISCV|funct3[0]~6_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|result[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|result[0]~4 .lut_mask = 16'h0F03;
defparam \CPU_RISCV|result[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y38_N26
cycloneive_lcell_comb \CPU_RISCV|comb~66 (
// Equation(s):
// \CPU_RISCV|comb~66_combout  = (\CPU_RISCV|comb~25_combout ) # ((!\CPU_RISCV|is_add~0_combout  & !\CPU_RISCV|result[0]~4_combout ))

	.dataa(gnd),
	.datab(\CPU_RISCV|comb~25_combout ),
	.datac(\CPU_RISCV|is_add~0_combout ),
	.datad(\CPU_RISCV|result[0]~4_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~66_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~66 .lut_mask = 16'hCCCF;
defparam \CPU_RISCV|comb~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N22
cycloneive_lcell_comb \imem|RAM~1101 (
// Equation(s):
// \imem|RAM~1101_combout  = (\CPU_RISCV|pc [2] & ((\CPU_RISCV|pc [5] & ((!\CPU_RISCV|pc [8]))) # (!\CPU_RISCV|pc [5] & (!\CPU_RISCV|pc [4])))) # (!\CPU_RISCV|pc [2] & (\CPU_RISCV|pc [8] & (\CPU_RISCV|pc [4] $ (\CPU_RISCV|pc [5]))))

	.dataa(\CPU_RISCV|pc [2]),
	.datab(\CPU_RISCV|pc [4]),
	.datac(\CPU_RISCV|pc [5]),
	.datad(\CPU_RISCV|pc [8]),
	.cin(gnd),
	.combout(\imem|RAM~1101_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~1101 .lut_mask = 16'h16A2;
defparam \imem|RAM~1101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N18
cycloneive_lcell_comb \imem|RAM~1097 (
// Equation(s):
// \imem|RAM~1097_combout  = (\CPU_RISCV|pc [4] & ((\CPU_RISCV|pc [5] $ (!\CPU_RISCV|pc [8])))) # (!\CPU_RISCV|pc [4] & ((\CPU_RISCV|pc [2] & ((\CPU_RISCV|pc [8]) # (!\CPU_RISCV|pc [5]))) # (!\CPU_RISCV|pc [2] & (\CPU_RISCV|pc [5]))))

	.dataa(\CPU_RISCV|pc [2]),
	.datab(\CPU_RISCV|pc [4]),
	.datac(\CPU_RISCV|pc [5]),
	.datad(\CPU_RISCV|pc [8]),
	.cin(gnd),
	.combout(\imem|RAM~1097_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~1097 .lut_mask = 16'hF21E;
defparam \imem|RAM~1097 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N24
cycloneive_lcell_comb \imem|RAM~1098 (
// Equation(s):
// \imem|RAM~1098_combout  = (\CPU_RISCV|pc [2] & (((!\CPU_RISCV|pc [8]) # (!\CPU_RISCV|pc [5])))) # (!\CPU_RISCV|pc [2] & ((\CPU_RISCV|pc [4] & (\CPU_RISCV|pc [5] & \CPU_RISCV|pc [8])) # (!\CPU_RISCV|pc [4] & ((\CPU_RISCV|pc [5]) # (\CPU_RISCV|pc [8])))))

	.dataa(\CPU_RISCV|pc [2]),
	.datab(\CPU_RISCV|pc [4]),
	.datac(\CPU_RISCV|pc [5]),
	.datad(\CPU_RISCV|pc [8]),
	.cin(gnd),
	.combout(\imem|RAM~1098_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~1098 .lut_mask = 16'h5BBA;
defparam \imem|RAM~1098 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N2
cycloneive_lcell_comb \imem|RAM~1099 (
// Equation(s):
// \imem|RAM~1099_combout  = (\CPU_RISCV|pc [2] & (\CPU_RISCV|pc [4] & ((!\CPU_RISCV|pc [8]) # (!\CPU_RISCV|pc [5])))) # (!\CPU_RISCV|pc [2] & (!\CPU_RISCV|pc [4] & (\CPU_RISCV|pc [5] & \CPU_RISCV|pc [8])))

	.dataa(\CPU_RISCV|pc [2]),
	.datab(\CPU_RISCV|pc [4]),
	.datac(\CPU_RISCV|pc [5]),
	.datad(\CPU_RISCV|pc [8]),
	.cin(gnd),
	.combout(\imem|RAM~1099_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~1099 .lut_mask = 16'h1888;
defparam \imem|RAM~1099 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N12
cycloneive_lcell_comb \imem|RAM~1100 (
// Equation(s):
// \imem|RAM~1100_combout  = (\CPU_RISCV|pc [3] & (((\CPU_RISCV|pc [6])) # (!\imem|RAM~1098_combout ))) # (!\CPU_RISCV|pc [3] & (((!\CPU_RISCV|pc [6] & !\imem|RAM~1099_combout ))))

	.dataa(\CPU_RISCV|pc [3]),
	.datab(\imem|RAM~1098_combout ),
	.datac(\CPU_RISCV|pc [6]),
	.datad(\imem|RAM~1099_combout ),
	.cin(gnd),
	.combout(\imem|RAM~1100_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~1100 .lut_mask = 16'hA2A7;
defparam \imem|RAM~1100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N4
cycloneive_lcell_comb \imem|RAM~1102 (
// Equation(s):
// \imem|RAM~1102_combout  = (\CPU_RISCV|pc [6] & ((\imem|RAM~1100_combout  & (\imem|RAM~1101_combout )) # (!\imem|RAM~1100_combout  & ((\imem|RAM~1097_combout ))))) # (!\CPU_RISCV|pc [6] & (((\imem|RAM~1100_combout ))))

	.dataa(\imem|RAM~1101_combout ),
	.datab(\imem|RAM~1097_combout ),
	.datac(\CPU_RISCV|pc [6]),
	.datad(\imem|RAM~1100_combout ),
	.cin(gnd),
	.combout(\imem|RAM~1102_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~1102 .lut_mask = 16'hAFC0;
defparam \imem|RAM~1102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N26
cycloneive_lcell_comb \imem|RAM~1081 (
// Equation(s):
// \imem|RAM~1081_combout  = (\CPU_RISCV|pc [2] & ((\CPU_RISCV|pc [4]) # ((!\CPU_RISCV|pc [5])))) # (!\CPU_RISCV|pc [2] & (\CPU_RISCV|pc [4] & (\CPU_RISCV|pc [5] $ (\CPU_RISCV|pc [3]))))

	.dataa(\CPU_RISCV|pc [2]),
	.datab(\CPU_RISCV|pc [4]),
	.datac(\CPU_RISCV|pc [5]),
	.datad(\CPU_RISCV|pc [3]),
	.cin(gnd),
	.combout(\imem|RAM~1081_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~1081 .lut_mask = 16'h8ECA;
defparam \imem|RAM~1081 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N0
cycloneive_lcell_comb \imem|RAM~1082 (
// Equation(s):
// \imem|RAM~1082_combout  = (\CPU_RISCV|pc [4] & (!\CPU_RISCV|pc [5] & (\CPU_RISCV|pc [2] $ (!\CPU_RISCV|pc [3])))) # (!\CPU_RISCV|pc [4] & (\CPU_RISCV|pc [5] & ((\CPU_RISCV|pc [3]) # (!\CPU_RISCV|pc [2]))))

	.dataa(\CPU_RISCV|pc [2]),
	.datab(\CPU_RISCV|pc [4]),
	.datac(\CPU_RISCV|pc [5]),
	.datad(\CPU_RISCV|pc [3]),
	.cin(gnd),
	.combout(\imem|RAM~1082_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~1082 .lut_mask = 16'h3814;
defparam \imem|RAM~1082 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N6
cycloneive_lcell_comb \imem|RAM~1083 (
// Equation(s):
// \imem|RAM~1083_combout  = (\CPU_RISCV|pc [6] & (((\CPU_RISCV|pc [8])) # (!\imem|RAM~1081_combout ))) # (!\CPU_RISCV|pc [6] & (((!\imem|RAM~1082_combout  & !\CPU_RISCV|pc [8]))))

	.dataa(\imem|RAM~1081_combout ),
	.datab(\imem|RAM~1082_combout ),
	.datac(\CPU_RISCV|pc [6]),
	.datad(\CPU_RISCV|pc [8]),
	.cin(gnd),
	.combout(\imem|RAM~1083_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~1083 .lut_mask = 16'hF053;
defparam \imem|RAM~1083 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N28
cycloneive_lcell_comb \imem|RAM~1080 (
// Equation(s):
// \imem|RAM~1080_combout  = (\CPU_RISCV|pc [4] & (\CPU_RISCV|pc [2] $ (((\CPU_RISCV|pc [3]) # (!\CPU_RISCV|pc [5]))))) # (!\CPU_RISCV|pc [4] & (\CPU_RISCV|pc [3] & ((\CPU_RISCV|pc [2]) # (\CPU_RISCV|pc [5]))))

	.dataa(\CPU_RISCV|pc [2]),
	.datab(\CPU_RISCV|pc [4]),
	.datac(\CPU_RISCV|pc [5]),
	.datad(\CPU_RISCV|pc [3]),
	.cin(gnd),
	.combout(\imem|RAM~1080_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~1080 .lut_mask = 16'h7684;
defparam \imem|RAM~1080 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N8
cycloneive_lcell_comb \imem|RAM~1084 (
// Equation(s):
// \imem|RAM~1084_combout  = (\CPU_RISCV|pc [2] & ((\CPU_RISCV|pc [4] & (!\CPU_RISCV|pc [5] & \CPU_RISCV|pc [3])) # (!\CPU_RISCV|pc [4] & (\CPU_RISCV|pc [5] $ (!\CPU_RISCV|pc [3]))))) # (!\CPU_RISCV|pc [2] & (\CPU_RISCV|pc [4] $ (((\CPU_RISCV|pc [5] & 
// !\CPU_RISCV|pc [3])))))

	.dataa(\CPU_RISCV|pc [2]),
	.datab(\CPU_RISCV|pc [4]),
	.datac(\CPU_RISCV|pc [5]),
	.datad(\CPU_RISCV|pc [3]),
	.cin(gnd),
	.combout(\imem|RAM~1084_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~1084 .lut_mask = 16'h6C16;
defparam \imem|RAM~1084 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N14
cycloneive_lcell_comb \imem|RAM~1085 (
// Equation(s):
// \imem|RAM~1085_combout  = (\imem|RAM~1083_combout  & (((\imem|RAM~1084_combout ) # (!\CPU_RISCV|pc [8])))) # (!\imem|RAM~1083_combout  & (!\imem|RAM~1080_combout  & ((\CPU_RISCV|pc [8]))))

	.dataa(\imem|RAM~1083_combout ),
	.datab(\imem|RAM~1080_combout ),
	.datac(\imem|RAM~1084_combout ),
	.datad(\CPU_RISCV|pc [8]),
	.cin(gnd),
	.combout(\imem|RAM~1085_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~1085 .lut_mask = 16'hB1AA;
defparam \imem|RAM~1085 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N10
cycloneive_lcell_comb \imem|RAM~1093 (
// Equation(s):
// \imem|RAM~1093_combout  = (!\CPU_RISCV|pc [5] & (\CPU_RISCV|pc [4] $ (((\CPU_RISCV|pc [2]) # (\CPU_RISCV|pc [3])))))

	.dataa(\CPU_RISCV|pc [4]),
	.datab(\CPU_RISCV|pc [2]),
	.datac(\CPU_RISCV|pc [5]),
	.datad(\CPU_RISCV|pc [3]),
	.cin(gnd),
	.combout(\imem|RAM~1093_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~1093 .lut_mask = 16'h0506;
defparam \imem|RAM~1093 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N12
cycloneive_lcell_comb \imem|RAM~1092 (
// Equation(s):
// \imem|RAM~1092_combout  = (\CPU_RISCV|pc [4] & (\CPU_RISCV|pc [2] $ (((!\CPU_RISCV|pc [5] & !\CPU_RISCV|pc [3]))))) # (!\CPU_RISCV|pc [4] & (\CPU_RISCV|pc [3] & ((\CPU_RISCV|pc [2]) # (\CPU_RISCV|pc [5]))))

	.dataa(\CPU_RISCV|pc [4]),
	.datab(\CPU_RISCV|pc [2]),
	.datac(\CPU_RISCV|pc [5]),
	.datad(\CPU_RISCV|pc [3]),
	.cin(gnd),
	.combout(\imem|RAM~1092_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~1092 .lut_mask = 16'hDC82;
defparam \imem|RAM~1092 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N0
cycloneive_lcell_comb \imem|RAM~1094 (
// Equation(s):
// \imem|RAM~1094_combout  = (\CPU_RISCV|pc [8] & ((\CPU_RISCV|pc [6] & ((\imem|RAM~1092_combout ))) # (!\CPU_RISCV|pc [6] & (\imem|RAM~1093_combout ))))

	.dataa(\imem|RAM~1093_combout ),
	.datab(\CPU_RISCV|pc [6]),
	.datac(\CPU_RISCV|pc [8]),
	.datad(\imem|RAM~1092_combout ),
	.cin(gnd),
	.combout(\imem|RAM~1094_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~1094 .lut_mask = 16'hE020;
defparam \imem|RAM~1094 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N6
cycloneive_lcell_comb \imem|RAM~1095 (
// Equation(s):
// \imem|RAM~1095_combout  = (\imem|RAM~1094_combout ) # ((!\CPU_RISCV|pc [8] & (\CPU_RISCV|pc [6] & \imem|RAM~690_combout )))

	.dataa(\CPU_RISCV|pc [8]),
	.datab(\CPU_RISCV|pc [6]),
	.datac(\imem|RAM~690_combout ),
	.datad(\imem|RAM~1094_combout ),
	.cin(gnd),
	.combout(\imem|RAM~1095_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~1095 .lut_mask = 16'hFF40;
defparam \imem|RAM~1095 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y31_N8
cycloneive_lcell_comb \imem|RAM~1086 (
// Equation(s):
// \imem|RAM~1086_combout  = (\CPU_RISCV|pc [3] & (\CPU_RISCV|pc [8] $ (((\CPU_RISCV|pc [6] & \CPU_RISCV|pc [2]))))) # (!\CPU_RISCV|pc [3] & ((\CPU_RISCV|pc [6]) # ((\CPU_RISCV|pc [2]))))

	.dataa(\CPU_RISCV|pc [3]),
	.datab(\CPU_RISCV|pc [6]),
	.datac(\CPU_RISCV|pc [2]),
	.datad(\CPU_RISCV|pc [8]),
	.cin(gnd),
	.combout(\imem|RAM~1086_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~1086 .lut_mask = 16'h7ED4;
defparam \imem|RAM~1086 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y31_N14
cycloneive_lcell_comb \imem|RAM~1087 (
// Equation(s):
// \imem|RAM~1087_combout  = (\CPU_RISCV|pc [8] & (((\CPU_RISCV|pc [2] & !\CPU_RISCV|pc [6])))) # (!\CPU_RISCV|pc [8] & (\CPU_RISCV|pc [6] & (\CPU_RISCV|pc [3] $ (!\CPU_RISCV|pc [2]))))

	.dataa(\CPU_RISCV|pc [8]),
	.datab(\CPU_RISCV|pc [3]),
	.datac(\CPU_RISCV|pc [2]),
	.datad(\CPU_RISCV|pc [6]),
	.cin(gnd),
	.combout(\imem|RAM~1087_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~1087 .lut_mask = 16'h41A0;
defparam \imem|RAM~1087 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y31_N16
cycloneive_lcell_comb \imem|RAM~1088 (
// Equation(s):
// \imem|RAM~1088_combout  = (\CPU_RISCV|pc [8] & ((\CPU_RISCV|pc [6] & ((\CPU_RISCV|pc [2]))) # (!\CPU_RISCV|pc [6] & (\CPU_RISCV|pc [3])))) # (!\CPU_RISCV|pc [8] & (!\CPU_RISCV|pc [3] & (\CPU_RISCV|pc [2] $ (\CPU_RISCV|pc [6]))))

	.dataa(\CPU_RISCV|pc [8]),
	.datab(\CPU_RISCV|pc [3]),
	.datac(\CPU_RISCV|pc [2]),
	.datad(\CPU_RISCV|pc [6]),
	.cin(gnd),
	.combout(\imem|RAM~1088_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~1088 .lut_mask = 16'hA198;
defparam \imem|RAM~1088 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y31_N30
cycloneive_lcell_comb \imem|RAM~1089 (
// Equation(s):
// \imem|RAM~1089_combout  = (\CPU_RISCV|pc [4] & ((\imem|RAM~1087_combout ) # ((\CPU_RISCV|pc [5])))) # (!\CPU_RISCV|pc [4] & (((!\CPU_RISCV|pc [5] & !\imem|RAM~1088_combout ))))

	.dataa(\CPU_RISCV|pc [4]),
	.datab(\imem|RAM~1087_combout ),
	.datac(\CPU_RISCV|pc [5]),
	.datad(\imem|RAM~1088_combout ),
	.cin(gnd),
	.combout(\imem|RAM~1089_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~1089 .lut_mask = 16'hA8AD;
defparam \imem|RAM~1089 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y31_N0
cycloneive_lcell_comb \imem|RAM~1090 (
// Equation(s):
// \imem|RAM~1090_combout  = (\CPU_RISCV|pc [6] & (\CPU_RISCV|pc [3] & ((\CPU_RISCV|pc [8])))) # (!\CPU_RISCV|pc [6] & (!\CPU_RISCV|pc [2] & (\CPU_RISCV|pc [3] $ (\CPU_RISCV|pc [8]))))

	.dataa(\CPU_RISCV|pc [3]),
	.datab(\CPU_RISCV|pc [6]),
	.datac(\CPU_RISCV|pc [2]),
	.datad(\CPU_RISCV|pc [8]),
	.cin(gnd),
	.combout(\imem|RAM~1090_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~1090 .lut_mask = 16'h8902;
defparam \imem|RAM~1090 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y31_N6
cycloneive_lcell_comb \imem|RAM~1091 (
// Equation(s):
// \imem|RAM~1091_combout  = (\CPU_RISCV|pc [5] & ((\imem|RAM~1089_combout  & ((!\imem|RAM~1090_combout ))) # (!\imem|RAM~1089_combout  & (\imem|RAM~1086_combout )))) # (!\CPU_RISCV|pc [5] & (((\imem|RAM~1089_combout ))))

	.dataa(\CPU_RISCV|pc [5]),
	.datab(\imem|RAM~1086_combout ),
	.datac(\imem|RAM~1089_combout ),
	.datad(\imem|RAM~1090_combout ),
	.cin(gnd),
	.combout(\imem|RAM~1091_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~1091 .lut_mask = 16'h58F8;
defparam \imem|RAM~1091 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N16
cycloneive_lcell_comb \imem|RAM~1096 (
// Equation(s):
// \imem|RAM~1096_combout  = (\CPU_RISCV|pc [7] & ((\CPU_RISCV|pc [9]) # ((\imem|RAM~1091_combout )))) # (!\CPU_RISCV|pc [7] & (!\CPU_RISCV|pc [9] & (\imem|RAM~1095_combout )))

	.dataa(\CPU_RISCV|pc [7]),
	.datab(\CPU_RISCV|pc [9]),
	.datac(\imem|RAM~1095_combout ),
	.datad(\imem|RAM~1091_combout ),
	.cin(gnd),
	.combout(\imem|RAM~1096_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~1096 .lut_mask = 16'hBA98;
defparam \imem|RAM~1096 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N30
cycloneive_lcell_comb \imem|RAM~1103 (
// Equation(s):
// \imem|RAM~1103_combout  = (\CPU_RISCV|pc [9] & ((\imem|RAM~1096_combout  & (\imem|RAM~1102_combout )) # (!\imem|RAM~1096_combout  & ((\imem|RAM~1085_combout ))))) # (!\CPU_RISCV|pc [9] & (((\imem|RAM~1096_combout ))))

	.dataa(\CPU_RISCV|pc [9]),
	.datab(\imem|RAM~1102_combout ),
	.datac(\imem|RAM~1085_combout ),
	.datad(\imem|RAM~1096_combout ),
	.cin(gnd),
	.combout(\imem|RAM~1103_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~1103 .lut_mask = 16'hDDA0;
defparam \imem|RAM~1103 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N8
cycloneive_lcell_comb \imem|RAM~1060 (
// Equation(s):
// \imem|RAM~1060_combout  = (\CPU_RISCV|pc [5] & (!\CPU_RISCV|pc [2] & (\CPU_RISCV|pc [4] $ (\CPU_RISCV|pc [9])))) # (!\CPU_RISCV|pc [5] & (\CPU_RISCV|pc [2] & (\CPU_RISCV|pc [4] & !\CPU_RISCV|pc [9])))

	.dataa(\CPU_RISCV|pc [5]),
	.datab(\CPU_RISCV|pc [2]),
	.datac(\CPU_RISCV|pc [4]),
	.datad(\CPU_RISCV|pc [9]),
	.cin(gnd),
	.combout(\imem|RAM~1060_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~1060 .lut_mask = 16'h0260;
defparam \imem|RAM~1060 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N0
cycloneive_lcell_comb \imem|RAM~1058 (
// Equation(s):
// \imem|RAM~1058_combout  = (\CPU_RISCV|pc [5] & (\CPU_RISCV|pc [2] $ (((\CPU_RISCV|pc [9]))))) # (!\CPU_RISCV|pc [5] & (\CPU_RISCV|pc [4] $ (((\CPU_RISCV|pc [2] & \CPU_RISCV|pc [9])))))

	.dataa(\CPU_RISCV|pc [2]),
	.datab(\CPU_RISCV|pc [4]),
	.datac(\CPU_RISCV|pc [5]),
	.datad(\CPU_RISCV|pc [9]),
	.cin(gnd),
	.combout(\imem|RAM~1058_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~1058 .lut_mask = 16'h56AC;
defparam \imem|RAM~1058 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N6
cycloneive_lcell_comb \imem|RAM~1057 (
// Equation(s):
// \imem|RAM~1057_combout  = (\CPU_RISCV|pc [2] & (!\CPU_RISCV|pc [4] & (\CPU_RISCV|pc [5] $ (!\CPU_RISCV|pc [9])))) # (!\CPU_RISCV|pc [2] & (\CPU_RISCV|pc [9] & (\CPU_RISCV|pc [4] $ (\CPU_RISCV|pc [5]))))

	.dataa(\CPU_RISCV|pc [2]),
	.datab(\CPU_RISCV|pc [4]),
	.datac(\CPU_RISCV|pc [5]),
	.datad(\CPU_RISCV|pc [9]),
	.cin(gnd),
	.combout(\imem|RAM~1057_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~1057 .lut_mask = 16'h3402;
defparam \imem|RAM~1057 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N14
cycloneive_lcell_comb \imem|RAM~1059 (
// Equation(s):
// \imem|RAM~1059_combout  = (\CPU_RISCV|pc [3] & (((\CPU_RISCV|pc [6]) # (!\imem|RAM~1057_combout )))) # (!\CPU_RISCV|pc [3] & (\imem|RAM~1058_combout  & (!\CPU_RISCV|pc [6])))

	.dataa(\CPU_RISCV|pc [3]),
	.datab(\imem|RAM~1058_combout ),
	.datac(\CPU_RISCV|pc [6]),
	.datad(\imem|RAM~1057_combout ),
	.cin(gnd),
	.combout(\imem|RAM~1059_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~1059 .lut_mask = 16'hA4AE;
defparam \imem|RAM~1059 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N28
cycloneive_lcell_comb \imem|RAM~1056 (
// Equation(s):
// \imem|RAM~1056_combout  = (\CPU_RISCV|pc [2] & (\CPU_RISCV|pc [4] & (\CPU_RISCV|pc [5] $ (!\CPU_RISCV|pc [9])))) # (!\CPU_RISCV|pc [2] & (!\CPU_RISCV|pc [4] & (\CPU_RISCV|pc [5] $ (\CPU_RISCV|pc [9]))))

	.dataa(\CPU_RISCV|pc [2]),
	.datab(\CPU_RISCV|pc [4]),
	.datac(\CPU_RISCV|pc [5]),
	.datad(\CPU_RISCV|pc [9]),
	.cin(gnd),
	.combout(\imem|RAM~1056_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~1056 .lut_mask = 16'h8118;
defparam \imem|RAM~1056 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N2
cycloneive_lcell_comb \imem|RAM~1061 (
// Equation(s):
// \imem|RAM~1061_combout  = (\CPU_RISCV|pc [6] & ((\imem|RAM~1059_combout  & (!\imem|RAM~1060_combout )) # (!\imem|RAM~1059_combout  & ((!\imem|RAM~1056_combout ))))) # (!\CPU_RISCV|pc [6] & (((\imem|RAM~1059_combout ))))

	.dataa(\CPU_RISCV|pc [6]),
	.datab(\imem|RAM~1060_combout ),
	.datac(\imem|RAM~1059_combout ),
	.datad(\imem|RAM~1056_combout ),
	.cin(gnd),
	.combout(\imem|RAM~1061_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~1061 .lut_mask = 16'h707A;
defparam \imem|RAM~1061 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N22
cycloneive_lcell_comb \imem|RAM~1075 (
// Equation(s):
// \imem|RAM~1075_combout  = (\CPU_RISCV|pc [6] & ((\CPU_RISCV|pc [3] & ((!\CPU_RISCV|pc [2]))) # (!\CPU_RISCV|pc [3] & (\CPU_RISCV|pc [4])))) # (!\CPU_RISCV|pc [6] & (\CPU_RISCV|pc [2] & ((\CPU_RISCV|pc [4]) # (!\CPU_RISCV|pc [3]))))

	.dataa(\CPU_RISCV|pc [4]),
	.datab(\CPU_RISCV|pc [6]),
	.datac(\CPU_RISCV|pc [2]),
	.datad(\CPU_RISCV|pc [3]),
	.cin(gnd),
	.combout(\imem|RAM~1075_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~1075 .lut_mask = 16'h2CB8;
defparam \imem|RAM~1075 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N20
cycloneive_lcell_comb \imem|RAM~1076 (
// Equation(s):
// \imem|RAM~1076_combout  = (\CPU_RISCV|pc [4] & ((\CPU_RISCV|pc [6] & (!\CPU_RISCV|pc [2] & !\CPU_RISCV|pc [3])) # (!\CPU_RISCV|pc [6] & (\CPU_RISCV|pc [2]))))

	.dataa(\CPU_RISCV|pc [4]),
	.datab(\CPU_RISCV|pc [6]),
	.datac(\CPU_RISCV|pc [2]),
	.datad(\CPU_RISCV|pc [3]),
	.cin(gnd),
	.combout(\imem|RAM~1076_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~1076 .lut_mask = 16'h2028;
defparam \imem|RAM~1076 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N30
cycloneive_lcell_comb \imem|RAM~1077 (
// Equation(s):
// \imem|RAM~1077_combout  = (!\CPU_RISCV|pc [9] & ((\CPU_RISCV|pc [5] & ((!\imem|RAM~1076_combout ))) # (!\CPU_RISCV|pc [5] & (\imem|RAM~1075_combout ))))

	.dataa(\imem|RAM~1075_combout ),
	.datab(\CPU_RISCV|pc [9]),
	.datac(\CPU_RISCV|pc [5]),
	.datad(\imem|RAM~1076_combout ),
	.cin(gnd),
	.combout(\imem|RAM~1077_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~1077 .lut_mask = 16'h0232;
defparam \imem|RAM~1077 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N12
cycloneive_lcell_comb \imem|RAM~1078 (
// Equation(s):
// \imem|RAM~1078_combout  = (\imem|RAM~1077_combout ) # ((\CPU_RISCV|pc [9] & (\imem|RAM~333_combout  & \imem|RAM~492_combout )))

	.dataa(\CPU_RISCV|pc [9]),
	.datab(\imem|RAM~333_combout ),
	.datac(\imem|RAM~1077_combout ),
	.datad(\imem|RAM~492_combout ),
	.cin(gnd),
	.combout(\imem|RAM~1078_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~1078 .lut_mask = 16'hF8F0;
defparam \imem|RAM~1078 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N14
cycloneive_lcell_comb \imem|RAM~1068 (
// Equation(s):
// \imem|RAM~1068_combout  = (\CPU_RISCV|pc [3] & (!\CPU_RISCV|pc [6] & (\CPU_RISCV|pc [2] $ (!\CPU_RISCV|pc [5])))) # (!\CPU_RISCV|pc [3] & (!\CPU_RISCV|pc [2] & (\CPU_RISCV|pc [5] & \CPU_RISCV|pc [6])))

	.dataa(\CPU_RISCV|pc [3]),
	.datab(\CPU_RISCV|pc [2]),
	.datac(\CPU_RISCV|pc [5]),
	.datad(\CPU_RISCV|pc [6]),
	.cin(gnd),
	.combout(\imem|RAM~1068_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~1068 .lut_mask = 16'h1082;
defparam \imem|RAM~1068 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N30
cycloneive_lcell_comb \imem|RAM~1070 (
// Equation(s):
// \imem|RAM~1070_combout  = (\CPU_RISCV|pc [5] & (!\CPU_RISCV|pc [6] & (\CPU_RISCV|pc [2] $ (!\CPU_RISCV|pc [3])))) # (!\CPU_RISCV|pc [5] & (\CPU_RISCV|pc [3] $ (((\CPU_RISCV|pc [2] & \CPU_RISCV|pc [6])))))

	.dataa(\CPU_RISCV|pc [5]),
	.datab(\CPU_RISCV|pc [2]),
	.datac(\CPU_RISCV|pc [6]),
	.datad(\CPU_RISCV|pc [3]),
	.cin(gnd),
	.combout(\imem|RAM~1070_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~1070 .lut_mask = 16'h1D42;
defparam \imem|RAM~1070 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N20
cycloneive_lcell_comb \imem|RAM~1069 (
// Equation(s):
// \imem|RAM~1069_combout  = (\CPU_RISCV|pc [2] & (((\CPU_RISCV|pc [5] & !\CPU_RISCV|pc [6])) # (!\CPU_RISCV|pc [3]))) # (!\CPU_RISCV|pc [2] & (!\CPU_RISCV|pc [5] & (\CPU_RISCV|pc [6])))

	.dataa(\CPU_RISCV|pc [5]),
	.datab(\CPU_RISCV|pc [2]),
	.datac(\CPU_RISCV|pc [6]),
	.datad(\CPU_RISCV|pc [3]),
	.cin(gnd),
	.combout(\imem|RAM~1069_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~1069 .lut_mask = 16'h18DC;
defparam \imem|RAM~1069 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N4
cycloneive_lcell_comb \imem|RAM~1071 (
// Equation(s):
// \imem|RAM~1071_combout  = (\CPU_RISCV|pc [4] & ((\CPU_RISCV|pc [9]) # ((!\imem|RAM~1069_combout )))) # (!\CPU_RISCV|pc [4] & (!\CPU_RISCV|pc [9] & (!\imem|RAM~1070_combout )))

	.dataa(\CPU_RISCV|pc [4]),
	.datab(\CPU_RISCV|pc [9]),
	.datac(\imem|RAM~1070_combout ),
	.datad(\imem|RAM~1069_combout ),
	.cin(gnd),
	.combout(\imem|RAM~1071_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~1071 .lut_mask = 16'h89AB;
defparam \imem|RAM~1071 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N10
cycloneive_lcell_comb \imem|RAM~1072 (
// Equation(s):
// \imem|RAM~1072_combout  = (\CPU_RISCV|pc [2] & (!\CPU_RISCV|pc [3] & (\CPU_RISCV|pc [5] $ (\CPU_RISCV|pc [6])))) # (!\CPU_RISCV|pc [2] & (\CPU_RISCV|pc [6] $ (((\CPU_RISCV|pc [5] & \CPU_RISCV|pc [3])))))

	.dataa(\CPU_RISCV|pc [5]),
	.datab(\CPU_RISCV|pc [2]),
	.datac(\CPU_RISCV|pc [6]),
	.datad(\CPU_RISCV|pc [3]),
	.cin(gnd),
	.combout(\imem|RAM~1072_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~1072 .lut_mask = 16'h1278;
defparam \imem|RAM~1072 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N24
cycloneive_lcell_comb \imem|RAM~1073 (
// Equation(s):
// \imem|RAM~1073_combout  = (\CPU_RISCV|pc [9] & ((\imem|RAM~1071_combout  & ((!\imem|RAM~1072_combout ))) # (!\imem|RAM~1071_combout  & (!\imem|RAM~1068_combout )))) # (!\CPU_RISCV|pc [9] & (((\imem|RAM~1071_combout ))))

	.dataa(\CPU_RISCV|pc [9]),
	.datab(\imem|RAM~1068_combout ),
	.datac(\imem|RAM~1071_combout ),
	.datad(\imem|RAM~1072_combout ),
	.cin(gnd),
	.combout(\imem|RAM~1073_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~1073 .lut_mask = 16'h52F2;
defparam \imem|RAM~1073 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y37_N12
cycloneive_lcell_comb \imem|RAM~1062 (
// Equation(s):
// \imem|RAM~1062_combout  = (\CPU_RISCV|pc [9] & (\CPU_RISCV|pc [5] $ ((!\CPU_RISCV|pc [6])))) # (!\CPU_RISCV|pc [9] & ((\CPU_RISCV|pc [5]) # ((\CPU_RISCV|pc [6]) # (\CPU_RISCV|pc [4]))))

	.dataa(\CPU_RISCV|pc [5]),
	.datab(\CPU_RISCV|pc [9]),
	.datac(\CPU_RISCV|pc [6]),
	.datad(\CPU_RISCV|pc [4]),
	.cin(gnd),
	.combout(\imem|RAM~1062_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~1062 .lut_mask = 16'hB7B6;
defparam \imem|RAM~1062 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y37_N28
cycloneive_lcell_comb \imem|RAM~1064 (
// Equation(s):
// \imem|RAM~1064_combout  = (\CPU_RISCV|pc [9] & (\CPU_RISCV|pc [6] $ (\CPU_RISCV|pc [5]))) # (!\CPU_RISCV|pc [9] & (\CPU_RISCV|pc [6] & \CPU_RISCV|pc [5]))

	.dataa(gnd),
	.datab(\CPU_RISCV|pc [9]),
	.datac(\CPU_RISCV|pc [6]),
	.datad(\CPU_RISCV|pc [5]),
	.cin(gnd),
	.combout(\imem|RAM~1064_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~1064 .lut_mask = 16'h3CC0;
defparam \imem|RAM~1064 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y37_N10
cycloneive_lcell_comb \imem|RAM~1063 (
// Equation(s):
// \imem|RAM~1063_combout  = (\CPU_RISCV|pc [4] & (!\CPU_RISCV|pc [9] & ((!\CPU_RISCV|pc [5]) # (!\CPU_RISCV|pc [6])))) # (!\CPU_RISCV|pc [4] & ((\CPU_RISCV|pc [6] $ (\CPU_RISCV|pc [5]))))

	.dataa(\CPU_RISCV|pc [4]),
	.datab(\CPU_RISCV|pc [9]),
	.datac(\CPU_RISCV|pc [6]),
	.datad(\CPU_RISCV|pc [5]),
	.cin(gnd),
	.combout(\imem|RAM~1063_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~1063 .lut_mask = 16'h0772;
defparam \imem|RAM~1063 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y37_N2
cycloneive_lcell_comb \imem|RAM~1065 (
// Equation(s):
// \imem|RAM~1065_combout  = (\CPU_RISCV|pc [2] & (((\CPU_RISCV|pc [3]) # (!\imem|RAM~1063_combout )))) # (!\CPU_RISCV|pc [2] & (\imem|RAM~1064_combout  & (!\CPU_RISCV|pc [3])))

	.dataa(\CPU_RISCV|pc [2]),
	.datab(\imem|RAM~1064_combout ),
	.datac(\CPU_RISCV|pc [3]),
	.datad(\imem|RAM~1063_combout ),
	.cin(gnd),
	.combout(\imem|RAM~1065_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~1065 .lut_mask = 16'hA4AE;
defparam \imem|RAM~1065 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y37_N20
cycloneive_lcell_comb \imem|RAM~1066 (
// Equation(s):
// \imem|RAM~1066_combout  = (\CPU_RISCV|pc [6] & ((\CPU_RISCV|pc [5] & ((!\CPU_RISCV|pc [4]))) # (!\CPU_RISCV|pc [5] & (!\CPU_RISCV|pc [9] & \CPU_RISCV|pc [4]))))

	.dataa(\CPU_RISCV|pc [5]),
	.datab(\CPU_RISCV|pc [9]),
	.datac(\CPU_RISCV|pc [6]),
	.datad(\CPU_RISCV|pc [4]),
	.cin(gnd),
	.combout(\imem|RAM~1066_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~1066 .lut_mask = 16'h10A0;
defparam \imem|RAM~1066 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y37_N18
cycloneive_lcell_comb \imem|RAM~1067 (
// Equation(s):
// \imem|RAM~1067_combout  = (\imem|RAM~1065_combout  & (((!\imem|RAM~1066_combout ) # (!\CPU_RISCV|pc [3])))) # (!\imem|RAM~1065_combout  & (\imem|RAM~1062_combout  & (\CPU_RISCV|pc [3])))

	.dataa(\imem|RAM~1062_combout ),
	.datab(\imem|RAM~1065_combout ),
	.datac(\CPU_RISCV|pc [3]),
	.datad(\imem|RAM~1066_combout ),
	.cin(gnd),
	.combout(\imem|RAM~1067_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~1067 .lut_mask = 16'h2CEC;
defparam \imem|RAM~1067 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N16
cycloneive_lcell_comb \imem|RAM~1074 (
// Equation(s):
// \imem|RAM~1074_combout  = (\CPU_RISCV|pc [8] & (\CPU_RISCV|pc [7])) # (!\CPU_RISCV|pc [8] & ((\CPU_RISCV|pc [7] & ((\imem|RAM~1067_combout ))) # (!\CPU_RISCV|pc [7] & (\imem|RAM~1073_combout ))))

	.dataa(\CPU_RISCV|pc [8]),
	.datab(\CPU_RISCV|pc [7]),
	.datac(\imem|RAM~1073_combout ),
	.datad(\imem|RAM~1067_combout ),
	.cin(gnd),
	.combout(\imem|RAM~1074_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~1074 .lut_mask = 16'hDC98;
defparam \imem|RAM~1074 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N26
cycloneive_lcell_comb \imem|RAM~1079 (
// Equation(s):
// \imem|RAM~1079_combout  = (\CPU_RISCV|pc [8] & ((\imem|RAM~1074_combout  & ((\imem|RAM~1078_combout ))) # (!\imem|RAM~1074_combout  & (\imem|RAM~1061_combout )))) # (!\CPU_RISCV|pc [8] & (((\imem|RAM~1074_combout ))))

	.dataa(\CPU_RISCV|pc [8]),
	.datab(\imem|RAM~1061_combout ),
	.datac(\imem|RAM~1078_combout ),
	.datad(\imem|RAM~1074_combout ),
	.cin(gnd),
	.combout(\imem|RAM~1079_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~1079 .lut_mask = 16'hF588;
defparam \imem|RAM~1079 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N18
cycloneive_lcell_comb \CPU_RISCV|Equal0~2 (
// Equation(s):
// \CPU_RISCV|Equal0~2_combout  = (\imem|RAM~1198_combout  & \always0~11_combout )

	.dataa(\imem|RAM~1198_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\always0~11_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|Equal0~2 .lut_mask = 16'hAA00;
defparam \CPU_RISCV|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N0
cycloneive_lcell_comb \CPU_RISCV|RS2~4 (
// Equation(s):
// \CPU_RISCV|RS2~4_combout  = (!\imem|RAM~343_combout  & (\CPU_RISCV|Equal0~2_combout  & ((!\imem|RAM~389_combout ) # (!\imem|RAM~311_combout ))))

	.dataa(\imem|RAM~311_combout ),
	.datab(\imem|RAM~389_combout ),
	.datac(\imem|RAM~343_combout ),
	.datad(\CPU_RISCV|Equal0~2_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|RS2~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|RS2~4 .lut_mask = 16'h0700;
defparam \CPU_RISCV|RS2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N2
cycloneive_lcell_comb \CPU_RISCV|RS2[3]~5 (
// Equation(s):
// \CPU_RISCV|RS2[3]~5_combout  = (\CPU_RISCV|RS2~4_combout  & ((\CPU_RISCV|pc [10] & ((\imem|RAM~1079_combout ))) # (!\CPU_RISCV|pc [10] & (\imem|RAM~1103_combout ))))

	.dataa(\imem|RAM~1103_combout ),
	.datab(\CPU_RISCV|pc [10]),
	.datac(\imem|RAM~1079_combout ),
	.datad(\CPU_RISCV|RS2~4_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|RS2[3]~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|RS2[3]~5 .lut_mask = 16'hE200;
defparam \CPU_RISCV|RS2[3]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N16
cycloneive_lcell_comb \imem|RAM~1033 (
// Equation(s):
// \imem|RAM~1033_combout  = (\CPU_RISCV|pc [4]) # ((\CPU_RISCV|pc [6] & ((\CPU_RISCV|pc [10]) # (!\CPU_RISCV|pc [2]))))

	.dataa(\CPU_RISCV|pc [10]),
	.datab(\CPU_RISCV|pc [6]),
	.datac(\CPU_RISCV|pc [2]),
	.datad(\CPU_RISCV|pc [4]),
	.cin(gnd),
	.combout(\imem|RAM~1033_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~1033 .lut_mask = 16'hFF8C;
defparam \imem|RAM~1033 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N8
cycloneive_lcell_comb \imem|RAM~1029 (
// Equation(s):
// \imem|RAM~1029_combout  = (\CPU_RISCV|pc [2] & ((\CPU_RISCV|pc [6] $ (!\CPU_RISCV|pc [10])) # (!\CPU_RISCV|pc [4]))) # (!\CPU_RISCV|pc [2] & ((\CPU_RISCV|pc [10] & ((\CPU_RISCV|pc [4]))) # (!\CPU_RISCV|pc [10] & (\CPU_RISCV|pc [6]))))

	.dataa(\CPU_RISCV|pc [2]),
	.datab(\CPU_RISCV|pc [6]),
	.datac(\CPU_RISCV|pc [10]),
	.datad(\CPU_RISCV|pc [4]),
	.cin(gnd),
	.combout(\imem|RAM~1029_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~1029 .lut_mask = 16'hD6AE;
defparam \imem|RAM~1029 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N22
cycloneive_lcell_comb \imem|RAM~1031 (
// Equation(s):
// \imem|RAM~1031_combout  = (\CPU_RISCV|pc [6] & ((\CPU_RISCV|pc [2] & ((!\CPU_RISCV|pc [4]))) # (!\CPU_RISCV|pc [2] & (\CPU_RISCV|pc [10])))) # (!\CPU_RISCV|pc [6] & (((\CPU_RISCV|pc [4]) # (\CPU_RISCV|pc [2]))))

	.dataa(\CPU_RISCV|pc [6]),
	.datab(\CPU_RISCV|pc [10]),
	.datac(\CPU_RISCV|pc [4]),
	.datad(\CPU_RISCV|pc [2]),
	.cin(gnd),
	.combout(\imem|RAM~1031_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~1031 .lut_mask = 16'h5FD8;
defparam \imem|RAM~1031 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N28
cycloneive_lcell_comb \imem|RAM~1030 (
// Equation(s):
// \imem|RAM~1030_combout  = (\CPU_RISCV|pc [6] & (!\CPU_RISCV|pc [4] & ((\CPU_RISCV|pc [10]) # (\CPU_RISCV|pc [2])))) # (!\CPU_RISCV|pc [6] & ((\CPU_RISCV|pc [4] & ((!\CPU_RISCV|pc [2]))) # (!\CPU_RISCV|pc [4] & (\CPU_RISCV|pc [10] & \CPU_RISCV|pc [2]))))

	.dataa(\CPU_RISCV|pc [6]),
	.datab(\CPU_RISCV|pc [10]),
	.datac(\CPU_RISCV|pc [4]),
	.datad(\CPU_RISCV|pc [2]),
	.cin(gnd),
	.combout(\imem|RAM~1030_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~1030 .lut_mask = 16'h0E58;
defparam \imem|RAM~1030 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N12
cycloneive_lcell_comb \imem|RAM~1032 (
// Equation(s):
// \imem|RAM~1032_combout  = (\CPU_RISCV|pc [7] & ((\CPU_RISCV|pc [9]) # ((!\imem|RAM~1030_combout )))) # (!\CPU_RISCV|pc [7] & (!\CPU_RISCV|pc [9] & (\imem|RAM~1031_combout )))

	.dataa(\CPU_RISCV|pc [7]),
	.datab(\CPU_RISCV|pc [9]),
	.datac(\imem|RAM~1031_combout ),
	.datad(\imem|RAM~1030_combout ),
	.cin(gnd),
	.combout(\imem|RAM~1032_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~1032 .lut_mask = 16'h98BA;
defparam \imem|RAM~1032 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N6
cycloneive_lcell_comb \imem|RAM~1034 (
// Equation(s):
// \imem|RAM~1034_combout  = (\CPU_RISCV|pc [9] & ((\imem|RAM~1032_combout  & (!\imem|RAM~1033_combout )) # (!\imem|RAM~1032_combout  & ((\imem|RAM~1029_combout ))))) # (!\CPU_RISCV|pc [9] & (((\imem|RAM~1032_combout ))))

	.dataa(\imem|RAM~1033_combout ),
	.datab(\CPU_RISCV|pc [9]),
	.datac(\imem|RAM~1029_combout ),
	.datad(\imem|RAM~1032_combout ),
	.cin(gnd),
	.combout(\imem|RAM~1034_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~1034 .lut_mask = 16'h77C0;
defparam \imem|RAM~1034 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N22
cycloneive_lcell_comb \imem|RAM~1048 (
// Equation(s):
// \imem|RAM~1048_combout  = (\CPU_RISCV|pc [10] & (((!\CPU_RISCV|pc [9])))) # (!\CPU_RISCV|pc [10] & ((\CPU_RISCV|pc [4] & (\CPU_RISCV|pc [9] $ (\CPU_RISCV|pc [2]))) # (!\CPU_RISCV|pc [4] & (\CPU_RISCV|pc [9] & \CPU_RISCV|pc [2]))))

	.dataa(\CPU_RISCV|pc [10]),
	.datab(\CPU_RISCV|pc [4]),
	.datac(\CPU_RISCV|pc [9]),
	.datad(\CPU_RISCV|pc [2]),
	.cin(gnd),
	.combout(\imem|RAM~1048_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~1048 .lut_mask = 16'h1E4A;
defparam \imem|RAM~1048 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N18
cycloneive_lcell_comb \imem|RAM~1052 (
// Equation(s):
// \imem|RAM~1052_combout  = (\CPU_RISCV|pc [9] & (\CPU_RISCV|pc [10])) # (!\CPU_RISCV|pc [9] & ((\CPU_RISCV|pc [4]) # ((!\CPU_RISCV|pc [10] & \CPU_RISCV|pc [2]))))

	.dataa(\CPU_RISCV|pc [10]),
	.datab(\CPU_RISCV|pc [4]),
	.datac(\CPU_RISCV|pc [9]),
	.datad(\CPU_RISCV|pc [2]),
	.cin(gnd),
	.combout(\imem|RAM~1052_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~1052 .lut_mask = 16'hADAC;
defparam \imem|RAM~1052 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N4
cycloneive_lcell_comb \imem|RAM~1049 (
// Equation(s):
// \imem|RAM~1049_combout  = (\CPU_RISCV|pc [10] & (\CPU_RISCV|pc [4] $ (((\CPU_RISCV|pc [9] & \CPU_RISCV|pc [2]))))) # (!\CPU_RISCV|pc [10] & (\CPU_RISCV|pc [4] & (!\CPU_RISCV|pc [9] & \CPU_RISCV|pc [2])))

	.dataa(\CPU_RISCV|pc [10]),
	.datab(\CPU_RISCV|pc [4]),
	.datac(\CPU_RISCV|pc [9]),
	.datad(\CPU_RISCV|pc [2]),
	.cin(gnd),
	.combout(\imem|RAM~1049_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~1049 .lut_mask = 16'h2C88;
defparam \imem|RAM~1049 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N2
cycloneive_lcell_comb \imem|RAM~1050 (
// Equation(s):
// \imem|RAM~1050_combout  = (!\CPU_RISCV|pc [10] & (!\CPU_RISCV|pc [4] & (\CPU_RISCV|pc [9] & !\CPU_RISCV|pc [2])))

	.dataa(\CPU_RISCV|pc [10]),
	.datab(\CPU_RISCV|pc [4]),
	.datac(\CPU_RISCV|pc [9]),
	.datad(\CPU_RISCV|pc [2]),
	.cin(gnd),
	.combout(\imem|RAM~1050_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~1050 .lut_mask = 16'h0010;
defparam \imem|RAM~1050 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N24
cycloneive_lcell_comb \imem|RAM~1051 (
// Equation(s):
// \imem|RAM~1051_combout  = (\CPU_RISCV|pc [7] & (((\CPU_RISCV|pc [6])))) # (!\CPU_RISCV|pc [7] & ((\CPU_RISCV|pc [6] & (\imem|RAM~1049_combout )) # (!\CPU_RISCV|pc [6] & ((\imem|RAM~1050_combout )))))

	.dataa(\CPU_RISCV|pc [7]),
	.datab(\imem|RAM~1049_combout ),
	.datac(\CPU_RISCV|pc [6]),
	.datad(\imem|RAM~1050_combout ),
	.cin(gnd),
	.combout(\imem|RAM~1051_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~1051 .lut_mask = 16'hE5E0;
defparam \imem|RAM~1051 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N8
cycloneive_lcell_comb \imem|RAM~1053 (
// Equation(s):
// \imem|RAM~1053_combout  = (\CPU_RISCV|pc [7] & ((\imem|RAM~1051_combout  & ((!\imem|RAM~1052_combout ))) # (!\imem|RAM~1051_combout  & (\imem|RAM~1048_combout )))) # (!\CPU_RISCV|pc [7] & (((\imem|RAM~1051_combout ))))

	.dataa(\imem|RAM~1048_combout ),
	.datab(\imem|RAM~1052_combout ),
	.datac(\CPU_RISCV|pc [7]),
	.datad(\imem|RAM~1051_combout ),
	.cin(gnd),
	.combout(\imem|RAM~1053_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~1053 .lut_mask = 16'h3FA0;
defparam \imem|RAM~1053 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N12
cycloneive_lcell_comb \imem|RAM~1045 (
// Equation(s):
// \imem|RAM~1045_combout  = (\CPU_RISCV|pc [10] & ((\CPU_RISCV|pc [2] $ (!\CPU_RISCV|pc [6])) # (!\CPU_RISCV|pc [4]))) # (!\CPU_RISCV|pc [10] & (\CPU_RISCV|pc [4] $ (((!\CPU_RISCV|pc [2] & \CPU_RISCV|pc [6])))))

	.dataa(\CPU_RISCV|pc [4]),
	.datab(\CPU_RISCV|pc [10]),
	.datac(\CPU_RISCV|pc [2]),
	.datad(\CPU_RISCV|pc [6]),
	.cin(gnd),
	.combout(\imem|RAM~1045_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~1045 .lut_mask = 16'hE56E;
defparam \imem|RAM~1045 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N8
cycloneive_lcell_comb \imem|RAM~1043 (
// Equation(s):
// \imem|RAM~1043_combout  = (\CPU_RISCV|pc [10] & (\CPU_RISCV|pc [6] $ (((\CPU_RISCV|pc [4]) # (\CPU_RISCV|pc [2])))))

	.dataa(\CPU_RISCV|pc [4]),
	.datab(\CPU_RISCV|pc [10]),
	.datac(\CPU_RISCV|pc [2]),
	.datad(\CPU_RISCV|pc [6]),
	.cin(gnd),
	.combout(\imem|RAM~1043_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~1043 .lut_mask = 16'h04C8;
defparam \imem|RAM~1043 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N10
cycloneive_lcell_comb \imem|RAM~1042 (
// Equation(s):
// \imem|RAM~1042_combout  = (\CPU_RISCV|pc [4] & (!\CPU_RISCV|pc [10] & (!\CPU_RISCV|pc [2] & \CPU_RISCV|pc [6]))) # (!\CPU_RISCV|pc [4] & (\CPU_RISCV|pc [2] & (\CPU_RISCV|pc [10] $ (\CPU_RISCV|pc [6]))))

	.dataa(\CPU_RISCV|pc [4]),
	.datab(\CPU_RISCV|pc [10]),
	.datac(\CPU_RISCV|pc [2]),
	.datad(\CPU_RISCV|pc [6]),
	.cin(gnd),
	.combout(\imem|RAM~1042_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~1042 .lut_mask = 16'h1240;
defparam \imem|RAM~1042 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N22
cycloneive_lcell_comb \imem|RAM~1044 (
// Equation(s):
// \imem|RAM~1044_combout  = (\CPU_RISCV|pc [7] & ((\CPU_RISCV|pc [9]) # ((\imem|RAM~1042_combout )))) # (!\CPU_RISCV|pc [7] & (!\CPU_RISCV|pc [9] & (\imem|RAM~1043_combout )))

	.dataa(\CPU_RISCV|pc [7]),
	.datab(\CPU_RISCV|pc [9]),
	.datac(\imem|RAM~1043_combout ),
	.datad(\imem|RAM~1042_combout ),
	.cin(gnd),
	.combout(\imem|RAM~1044_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~1044 .lut_mask = 16'hBA98;
defparam \imem|RAM~1044 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N28
cycloneive_lcell_comb \imem|RAM~1041 (
// Equation(s):
// \imem|RAM~1041_combout  = (\CPU_RISCV|pc [4] & ((\CPU_RISCV|pc [2] $ (\CPU_RISCV|pc [6])) # (!\CPU_RISCV|pc [10]))) # (!\CPU_RISCV|pc [4] & ((\CPU_RISCV|pc [6] & ((\CPU_RISCV|pc [2]))) # (!\CPU_RISCV|pc [6] & (\CPU_RISCV|pc [10]))))

	.dataa(\CPU_RISCV|pc [4]),
	.datab(\CPU_RISCV|pc [10]),
	.datac(\CPU_RISCV|pc [2]),
	.datad(\CPU_RISCV|pc [6]),
	.cin(gnd),
	.combout(\imem|RAM~1041_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~1041 .lut_mask = 16'h7AE6;
defparam \imem|RAM~1041 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N2
cycloneive_lcell_comb \imem|RAM~1046 (
// Equation(s):
// \imem|RAM~1046_combout  = (\CPU_RISCV|pc [9] & ((\imem|RAM~1044_combout  & (!\imem|RAM~1045_combout )) # (!\imem|RAM~1044_combout  & ((\imem|RAM~1041_combout ))))) # (!\CPU_RISCV|pc [9] & (((\imem|RAM~1044_combout ))))

	.dataa(\imem|RAM~1045_combout ),
	.datab(\CPU_RISCV|pc [9]),
	.datac(\imem|RAM~1044_combout ),
	.datad(\imem|RAM~1041_combout ),
	.cin(gnd),
	.combout(\imem|RAM~1046_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~1046 .lut_mask = 16'h7C70;
defparam \imem|RAM~1046 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N16
cycloneive_lcell_comb \imem|RAM~1035 (
// Equation(s):
// \imem|RAM~1035_combout  = (!\CPU_RISCV|pc [4] & (\CPU_RISCV|pc [9] & ((!\CPU_RISCV|pc [2]) # (!\CPU_RISCV|pc [7]))))

	.dataa(\CPU_RISCV|pc [7]),
	.datab(\CPU_RISCV|pc [2]),
	.datac(\CPU_RISCV|pc [4]),
	.datad(\CPU_RISCV|pc [9]),
	.cin(gnd),
	.combout(\imem|RAM~1035_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~1035 .lut_mask = 16'h0700;
defparam \imem|RAM~1035 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N30
cycloneive_lcell_comb \imem|RAM~1039 (
// Equation(s):
// \imem|RAM~1039_combout  = (\CPU_RISCV|pc [9] & (((\CPU_RISCV|pc [7] & !\CPU_RISCV|pc [4])) # (!\CPU_RISCV|pc [2]))) # (!\CPU_RISCV|pc [9] & (\CPU_RISCV|pc [2] & (\CPU_RISCV|pc [7] $ (!\CPU_RISCV|pc [4]))))

	.dataa(\CPU_RISCV|pc [7]),
	.datab(\CPU_RISCV|pc [4]),
	.datac(\CPU_RISCV|pc [9]),
	.datad(\CPU_RISCV|pc [2]),
	.cin(gnd),
	.combout(\imem|RAM~1039_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~1039 .lut_mask = 16'h29F0;
defparam \imem|RAM~1039 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N26
cycloneive_lcell_comb \imem|RAM~1037 (
// Equation(s):
// \imem|RAM~1037_combout  = (\CPU_RISCV|pc [9] & (!\CPU_RISCV|pc [4] & \CPU_RISCV|pc [7]))

	.dataa(gnd),
	.datab(\CPU_RISCV|pc [9]),
	.datac(\CPU_RISCV|pc [4]),
	.datad(\CPU_RISCV|pc [7]),
	.cin(gnd),
	.combout(\imem|RAM~1037_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~1037 .lut_mask = 16'h0C00;
defparam \imem|RAM~1037 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N0
cycloneive_lcell_comb \imem|RAM~1036 (
// Equation(s):
// \imem|RAM~1036_combout  = (\CPU_RISCV|pc [4] & (\CPU_RISCV|pc [7] & (\CPU_RISCV|pc [9] $ (\CPU_RISCV|pc [2])))) # (!\CPU_RISCV|pc [4] & (!\CPU_RISCV|pc [2] & (\CPU_RISCV|pc [7] $ (\CPU_RISCV|pc [9]))))

	.dataa(\CPU_RISCV|pc [7]),
	.datab(\CPU_RISCV|pc [4]),
	.datac(\CPU_RISCV|pc [9]),
	.datad(\CPU_RISCV|pc [2]),
	.cin(gnd),
	.combout(\imem|RAM~1036_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~1036 .lut_mask = 16'h0892;
defparam \imem|RAM~1036 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N20
cycloneive_lcell_comb \imem|RAM~1038 (
// Equation(s):
// \imem|RAM~1038_combout  = (\CPU_RISCV|pc [6] & ((\CPU_RISCV|pc [10]) # ((\imem|RAM~1036_combout )))) # (!\CPU_RISCV|pc [6] & (!\CPU_RISCV|pc [10] & (\imem|RAM~1037_combout )))

	.dataa(\CPU_RISCV|pc [6]),
	.datab(\CPU_RISCV|pc [10]),
	.datac(\imem|RAM~1037_combout ),
	.datad(\imem|RAM~1036_combout ),
	.cin(gnd),
	.combout(\imem|RAM~1038_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~1038 .lut_mask = 16'hBA98;
defparam \imem|RAM~1038 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N16
cycloneive_lcell_comb \imem|RAM~1040 (
// Equation(s):
// \imem|RAM~1040_combout  = (\CPU_RISCV|pc [10] & ((\imem|RAM~1038_combout  & ((!\imem|RAM~1039_combout ))) # (!\imem|RAM~1038_combout  & (\imem|RAM~1035_combout )))) # (!\CPU_RISCV|pc [10] & (((\imem|RAM~1038_combout ))))

	.dataa(\CPU_RISCV|pc [10]),
	.datab(\imem|RAM~1035_combout ),
	.datac(\imem|RAM~1039_combout ),
	.datad(\imem|RAM~1038_combout ),
	.cin(gnd),
	.combout(\imem|RAM~1040_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~1040 .lut_mask = 16'h5F88;
defparam \imem|RAM~1040 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N10
cycloneive_lcell_comb \imem|RAM~1047 (
// Equation(s):
// \imem|RAM~1047_combout  = (\CPU_RISCV|pc [5] & ((\CPU_RISCV|pc [8]) # ((\imem|RAM~1040_combout )))) # (!\CPU_RISCV|pc [5] & (!\CPU_RISCV|pc [8] & (\imem|RAM~1046_combout )))

	.dataa(\CPU_RISCV|pc [5]),
	.datab(\CPU_RISCV|pc [8]),
	.datac(\imem|RAM~1046_combout ),
	.datad(\imem|RAM~1040_combout ),
	.cin(gnd),
	.combout(\imem|RAM~1047_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~1047 .lut_mask = 16'hBA98;
defparam \imem|RAM~1047 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N14
cycloneive_lcell_comb \imem|RAM~1054 (
// Equation(s):
// \imem|RAM~1054_combout  = (\CPU_RISCV|pc [8] & ((\imem|RAM~1047_combout  & ((\imem|RAM~1053_combout ))) # (!\imem|RAM~1047_combout  & (\imem|RAM~1034_combout )))) # (!\CPU_RISCV|pc [8] & (((\imem|RAM~1047_combout ))))

	.dataa(\imem|RAM~1034_combout ),
	.datab(\imem|RAM~1053_combout ),
	.datac(\CPU_RISCV|pc [8]),
	.datad(\imem|RAM~1047_combout ),
	.cin(gnd),
	.combout(\imem|RAM~1054_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~1054 .lut_mask = 16'hCFA0;
defparam \imem|RAM~1054 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y36_N18
cycloneive_lcell_comb \imem|RAM~1026 (
// Equation(s):
// \imem|RAM~1026_combout  = (\CPU_RISCV|pc [10] & (!\CPU_RISCV|pc [8] & (!\CPU_RISCV|pc [2]))) # (!\CPU_RISCV|pc [10] & ((\CPU_RISCV|pc [8] & (!\CPU_RISCV|pc [2])) # (!\CPU_RISCV|pc [8] & ((\CPU_RISCV|pc [2]) # (\CPU_RISCV|pc [5])))))

	.dataa(\CPU_RISCV|pc [10]),
	.datab(\CPU_RISCV|pc [8]),
	.datac(\CPU_RISCV|pc [2]),
	.datad(\CPU_RISCV|pc [5]),
	.cin(gnd),
	.combout(\imem|RAM~1026_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~1026 .lut_mask = 16'h1716;
defparam \imem|RAM~1026 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y36_N26
cycloneive_lcell_comb \imem|RAM~1022 (
// Equation(s):
// \imem|RAM~1022_combout  = (\CPU_RISCV|pc [8] & (!\CPU_RISCV|pc [10] & ((!\CPU_RISCV|pc [5]) # (!\CPU_RISCV|pc [2])))) # (!\CPU_RISCV|pc [8] & (\CPU_RISCV|pc [2] & ((!\CPU_RISCV|pc [5]) # (!\CPU_RISCV|pc [10]))))

	.dataa(\CPU_RISCV|pc [10]),
	.datab(\CPU_RISCV|pc [8]),
	.datac(\CPU_RISCV|pc [2]),
	.datad(\CPU_RISCV|pc [5]),
	.cin(gnd),
	.combout(\imem|RAM~1022_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~1022 .lut_mask = 16'h1474;
defparam \imem|RAM~1022 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y36_N16
cycloneive_lcell_comb \imem|RAM~1023 (
// Equation(s):
// \imem|RAM~1023_combout  = (\CPU_RISCV|pc [8]) # ((\CPU_RISCV|pc [2] & ((\CPU_RISCV|pc [10]) # (!\CPU_RISCV|pc [5]))) # (!\CPU_RISCV|pc [2] & ((\CPU_RISCV|pc [5]))))

	.dataa(\CPU_RISCV|pc [10]),
	.datab(\CPU_RISCV|pc [8]),
	.datac(\CPU_RISCV|pc [2]),
	.datad(\CPU_RISCV|pc [5]),
	.cin(gnd),
	.combout(\imem|RAM~1023_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~1023 .lut_mask = 16'hEFFC;
defparam \imem|RAM~1023 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y36_N30
cycloneive_lcell_comb \imem|RAM~1024 (
// Equation(s):
// \imem|RAM~1024_combout  = (\CPU_RISCV|pc [5] & ((\CPU_RISCV|pc [10] $ (!\CPU_RISCV|pc [2])) # (!\CPU_RISCV|pc [8]))) # (!\CPU_RISCV|pc [5] & (\CPU_RISCV|pc [10]))

	.dataa(\CPU_RISCV|pc [10]),
	.datab(\CPU_RISCV|pc [8]),
	.datac(\CPU_RISCV|pc [2]),
	.datad(\CPU_RISCV|pc [5]),
	.cin(gnd),
	.combout(\imem|RAM~1024_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~1024 .lut_mask = 16'hB7AA;
defparam \imem|RAM~1024 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y36_N20
cycloneive_lcell_comb \imem|RAM~1025 (
// Equation(s):
// \imem|RAM~1025_combout  = (\CPU_RISCV|pc [7] & (((\CPU_RISCV|pc [4])))) # (!\CPU_RISCV|pc [7] & ((\CPU_RISCV|pc [4] & (\imem|RAM~1023_combout )) # (!\CPU_RISCV|pc [4] & ((\imem|RAM~1024_combout )))))

	.dataa(\CPU_RISCV|pc [7]),
	.datab(\imem|RAM~1023_combout ),
	.datac(\imem|RAM~1024_combout ),
	.datad(\CPU_RISCV|pc [4]),
	.cin(gnd),
	.combout(\imem|RAM~1025_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~1025 .lut_mask = 16'hEE50;
defparam \imem|RAM~1025 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y36_N8
cycloneive_lcell_comb \imem|RAM~1027 (
// Equation(s):
// \imem|RAM~1027_combout  = (\CPU_RISCV|pc [7] & ((\imem|RAM~1025_combout  & (\imem|RAM~1026_combout )) # (!\imem|RAM~1025_combout  & ((\imem|RAM~1022_combout ))))) # (!\CPU_RISCV|pc [7] & (((\imem|RAM~1025_combout ))))

	.dataa(\CPU_RISCV|pc [7]),
	.datab(\imem|RAM~1026_combout ),
	.datac(\imem|RAM~1022_combout ),
	.datad(\imem|RAM~1025_combout ),
	.cin(gnd),
	.combout(\imem|RAM~1027_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~1027 .lut_mask = 16'hDDA0;
defparam \imem|RAM~1027 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y36_N16
cycloneive_lcell_comb \imem|RAM~1005 (
// Equation(s):
// \imem|RAM~1005_combout  = (\CPU_RISCV|pc [8] & (\CPU_RISCV|pc [2] $ (((!\CPU_RISCV|pc [7] & \CPU_RISCV|pc [4]))))) # (!\CPU_RISCV|pc [8] & (!\CPU_RISCV|pc [2] & (\CPU_RISCV|pc [7] & !\CPU_RISCV|pc [4])))

	.dataa(\CPU_RISCV|pc [2]),
	.datab(\CPU_RISCV|pc [8]),
	.datac(\CPU_RISCV|pc [7]),
	.datad(\CPU_RISCV|pc [4]),
	.cin(gnd),
	.combout(\imem|RAM~1005_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~1005 .lut_mask = 16'h8498;
defparam \imem|RAM~1005 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y36_N6
cycloneive_lcell_comb \imem|RAM~1004 (
// Equation(s):
// \imem|RAM~1004_combout  = (\CPU_RISCV|pc [8] & (\CPU_RISCV|pc [2] $ (((\CPU_RISCV|pc [7] & \CPU_RISCV|pc [4]))))) # (!\CPU_RISCV|pc [8] & ((\CPU_RISCV|pc [7] & (!\CPU_RISCV|pc [2])) # (!\CPU_RISCV|pc [7] & ((\CPU_RISCV|pc [4])))))

	.dataa(\CPU_RISCV|pc [2]),
	.datab(\CPU_RISCV|pc [8]),
	.datac(\CPU_RISCV|pc [7]),
	.datad(\CPU_RISCV|pc [4]),
	.cin(gnd),
	.combout(\imem|RAM~1004_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~1004 .lut_mask = 16'h5B98;
defparam \imem|RAM~1004 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y36_N14
cycloneive_lcell_comb \imem|RAM~1006 (
// Equation(s):
// \imem|RAM~1006_combout  = (\CPU_RISCV|pc [10] & (((\CPU_RISCV|pc [5])))) # (!\CPU_RISCV|pc [10] & ((\CPU_RISCV|pc [5] & ((\imem|RAM~1004_combout ))) # (!\CPU_RISCV|pc [5] & (!\imem|RAM~1005_combout ))))

	.dataa(\CPU_RISCV|pc [10]),
	.datab(\imem|RAM~1005_combout ),
	.datac(\CPU_RISCV|pc [5]),
	.datad(\imem|RAM~1004_combout ),
	.cin(gnd),
	.combout(\imem|RAM~1006_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~1006 .lut_mask = 16'hF1A1;
defparam \imem|RAM~1006 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y36_N8
cycloneive_lcell_comb \imem|RAM~1003 (
// Equation(s):
// \imem|RAM~1003_combout  = (\CPU_RISCV|pc [8] & (\CPU_RISCV|pc [2] & (!\CPU_RISCV|pc [7]))) # (!\CPU_RISCV|pc [8] & (((\CPU_RISCV|pc [7]) # (\CPU_RISCV|pc [4]))))

	.dataa(\CPU_RISCV|pc [2]),
	.datab(\CPU_RISCV|pc [8]),
	.datac(\CPU_RISCV|pc [7]),
	.datad(\CPU_RISCV|pc [4]),
	.cin(gnd),
	.combout(\imem|RAM~1003_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~1003 .lut_mask = 16'h3B38;
defparam \imem|RAM~1003 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y36_N20
cycloneive_lcell_comb \imem|RAM~1007 (
// Equation(s):
// \imem|RAM~1007_combout  = (\CPU_RISCV|pc [7]) # ((\CPU_RISCV|pc [2] & ((!\CPU_RISCV|pc [4]) # (!\CPU_RISCV|pc [8]))) # (!\CPU_RISCV|pc [2] & ((\CPU_RISCV|pc [8]) # (\CPU_RISCV|pc [4]))))

	.dataa(\CPU_RISCV|pc [2]),
	.datab(\CPU_RISCV|pc [8]),
	.datac(\CPU_RISCV|pc [7]),
	.datad(\CPU_RISCV|pc [4]),
	.cin(gnd),
	.combout(\imem|RAM~1007_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~1007 .lut_mask = 16'hF7FE;
defparam \imem|RAM~1007 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y36_N10
cycloneive_lcell_comb \imem|RAM~1008 (
// Equation(s):
// \imem|RAM~1008_combout  = (\CPU_RISCV|pc [10] & ((\imem|RAM~1006_combout  & ((!\imem|RAM~1007_combout ))) # (!\imem|RAM~1006_combout  & (\imem|RAM~1003_combout )))) # (!\CPU_RISCV|pc [10] & (\imem|RAM~1006_combout ))

	.dataa(\CPU_RISCV|pc [10]),
	.datab(\imem|RAM~1006_combout ),
	.datac(\imem|RAM~1003_combout ),
	.datad(\imem|RAM~1007_combout ),
	.cin(gnd),
	.combout(\imem|RAM~1008_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~1008 .lut_mask = 16'h64EC;
defparam \imem|RAM~1008 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y36_N4
cycloneive_lcell_comb \imem|RAM~1009 (
// Equation(s):
// \imem|RAM~1009_combout  = (\CPU_RISCV|pc [5] & ((\CPU_RISCV|pc [8] & (\CPU_RISCV|pc [10])) # (!\CPU_RISCV|pc [8] & ((!\CPU_RISCV|pc [4]))))) # (!\CPU_RISCV|pc [5] & ((\CPU_RISCV|pc [10] & (!\CPU_RISCV|pc [4] & !\CPU_RISCV|pc [8])) # (!\CPU_RISCV|pc [10] & 
// (\CPU_RISCV|pc [4]))))

	.dataa(\CPU_RISCV|pc [5]),
	.datab(\CPU_RISCV|pc [10]),
	.datac(\CPU_RISCV|pc [4]),
	.datad(\CPU_RISCV|pc [8]),
	.cin(gnd),
	.combout(\imem|RAM~1009_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~1009 .lut_mask = 16'h981E;
defparam \imem|RAM~1009 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y36_N10
cycloneive_lcell_comb \imem|RAM~1010 (
// Equation(s):
// \imem|RAM~1010_combout  = (\CPU_RISCV|pc [4] & ((\CPU_RISCV|pc [10] & ((\CPU_RISCV|pc [5]))) # (!\CPU_RISCV|pc [10] & (\CPU_RISCV|pc [8] & !\CPU_RISCV|pc [5])))) # (!\CPU_RISCV|pc [4] & ((\CPU_RISCV|pc [5] & (\CPU_RISCV|pc [8])) # (!\CPU_RISCV|pc [5] & 
// ((\CPU_RISCV|pc [10])))))

	.dataa(\CPU_RISCV|pc [4]),
	.datab(\CPU_RISCV|pc [8]),
	.datac(\CPU_RISCV|pc [10]),
	.datad(\CPU_RISCV|pc [5]),
	.cin(gnd),
	.combout(\imem|RAM~1010_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~1010 .lut_mask = 16'hE458;
defparam \imem|RAM~1010 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y36_N24
cycloneive_lcell_comb \imem|RAM~1011 (
// Equation(s):
// \imem|RAM~1011_combout  = (!\CPU_RISCV|pc [4] & ((\CPU_RISCV|pc [8] & (\CPU_RISCV|pc [10] $ (\CPU_RISCV|pc [5]))) # (!\CPU_RISCV|pc [8] & (\CPU_RISCV|pc [10] & \CPU_RISCV|pc [5]))))

	.dataa(\CPU_RISCV|pc [4]),
	.datab(\CPU_RISCV|pc [8]),
	.datac(\CPU_RISCV|pc [10]),
	.datad(\CPU_RISCV|pc [5]),
	.cin(gnd),
	.combout(\imem|RAM~1011_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~1011 .lut_mask = 16'h1440;
defparam \imem|RAM~1011 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y36_N14
cycloneive_lcell_comb \imem|RAM~1012 (
// Equation(s):
// \imem|RAM~1012_combout  = (\CPU_RISCV|pc [7] & (((\CPU_RISCV|pc [2])))) # (!\CPU_RISCV|pc [7] & ((\CPU_RISCV|pc [2] & (\imem|RAM~1010_combout )) # (!\CPU_RISCV|pc [2] & ((\imem|RAM~1011_combout )))))

	.dataa(\imem|RAM~1010_combout ),
	.datab(\imem|RAM~1011_combout ),
	.datac(\CPU_RISCV|pc [7]),
	.datad(\CPU_RISCV|pc [2]),
	.cin(gnd),
	.combout(\imem|RAM~1012_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~1012 .lut_mask = 16'hFA0C;
defparam \imem|RAM~1012 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y36_N12
cycloneive_lcell_comb \imem|RAM~1013 (
// Equation(s):
// \imem|RAM~1013_combout  = (\CPU_RISCV|pc [10] & (\CPU_RISCV|pc [5] $ (((\CPU_RISCV|pc [4]) # (\CPU_RISCV|pc [8]))))) # (!\CPU_RISCV|pc [10] & (\CPU_RISCV|pc [8] & ((\CPU_RISCV|pc [5]) # (!\CPU_RISCV|pc [4]))))

	.dataa(\CPU_RISCV|pc [5]),
	.datab(\CPU_RISCV|pc [10]),
	.datac(\CPU_RISCV|pc [4]),
	.datad(\CPU_RISCV|pc [8]),
	.cin(gnd),
	.combout(\imem|RAM~1013_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~1013 .lut_mask = 16'h6748;
defparam \imem|RAM~1013 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y36_N6
cycloneive_lcell_comb \imem|RAM~1014 (
// Equation(s):
// \imem|RAM~1014_combout  = (\CPU_RISCV|pc [7] & ((\imem|RAM~1012_combout  & ((!\imem|RAM~1013_combout ))) # (!\imem|RAM~1012_combout  & (!\imem|RAM~1009_combout )))) # (!\CPU_RISCV|pc [7] & (((\imem|RAM~1012_combout ))))

	.dataa(\CPU_RISCV|pc [7]),
	.datab(\imem|RAM~1009_combout ),
	.datac(\imem|RAM~1012_combout ),
	.datad(\imem|RAM~1013_combout ),
	.cin(gnd),
	.combout(\imem|RAM~1014_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~1014 .lut_mask = 16'h52F2;
defparam \imem|RAM~1014 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y34_N12
cycloneive_lcell_comb \imem|RAM~1019 (
// Equation(s):
// \imem|RAM~1019_combout  = (\CPU_RISCV|pc [4] & (((!\CPU_RISCV|pc [2])))) # (!\CPU_RISCV|pc [4] & (\CPU_RISCV|pc [5] $ (((\CPU_RISCV|pc [7]) # (\CPU_RISCV|pc [2])))))

	.dataa(\CPU_RISCV|pc [5]),
	.datab(\CPU_RISCV|pc [4]),
	.datac(\CPU_RISCV|pc [7]),
	.datad(\CPU_RISCV|pc [2]),
	.cin(gnd),
	.combout(\imem|RAM~1019_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~1019 .lut_mask = 16'h11DE;
defparam \imem|RAM~1019 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y34_N24
cycloneive_lcell_comb \imem|RAM~1015 (
// Equation(s):
// \imem|RAM~1015_combout  = (\CPU_RISCV|pc [5] & (\CPU_RISCV|pc [4] $ (((!\CPU_RISCV|pc [7] & !\CPU_RISCV|pc [2]))))) # (!\CPU_RISCV|pc [5] & (\CPU_RISCV|pc [7] $ (((!\CPU_RISCV|pc [4] & \CPU_RISCV|pc [2])))))

	.dataa(\CPU_RISCV|pc [5]),
	.datab(\CPU_RISCV|pc [4]),
	.datac(\CPU_RISCV|pc [7]),
	.datad(\CPU_RISCV|pc [2]),
	.cin(gnd),
	.combout(\imem|RAM~1015_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~1015 .lut_mask = 16'hC9D2;
defparam \imem|RAM~1015 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y34_N26
cycloneive_lcell_comb \imem|RAM~1016 (
// Equation(s):
// \imem|RAM~1016_combout  = (\CPU_RISCV|pc [5] & (((!\CPU_RISCV|pc [7])))) # (!\CPU_RISCV|pc [5] & (\CPU_RISCV|pc [4] $ (((\CPU_RISCV|pc [7] & \CPU_RISCV|pc [2])))))

	.dataa(\CPU_RISCV|pc [5]),
	.datab(\CPU_RISCV|pc [4]),
	.datac(\CPU_RISCV|pc [7]),
	.datad(\CPU_RISCV|pc [2]),
	.cin(gnd),
	.combout(\imem|RAM~1016_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~1016 .lut_mask = 16'h1E4E;
defparam \imem|RAM~1016 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y34_N16
cycloneive_lcell_comb \imem|RAM~1017 (
// Equation(s):
// \imem|RAM~1017_combout  = (\CPU_RISCV|pc [5] & (\CPU_RISCV|pc [7] & (\CPU_RISCV|pc [4] $ (\CPU_RISCV|pc [2]))))

	.dataa(\CPU_RISCV|pc [5]),
	.datab(\CPU_RISCV|pc [4]),
	.datac(\CPU_RISCV|pc [7]),
	.datad(\CPU_RISCV|pc [2]),
	.cin(gnd),
	.combout(\imem|RAM~1017_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~1017 .lut_mask = 16'h2080;
defparam \imem|RAM~1017 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y34_N10
cycloneive_lcell_comb \imem|RAM~1018 (
// Equation(s):
// \imem|RAM~1018_combout  = (\CPU_RISCV|pc [8] & ((\CPU_RISCV|pc [10]) # ((!\imem|RAM~1016_combout )))) # (!\CPU_RISCV|pc [8] & (!\CPU_RISCV|pc [10] & ((\imem|RAM~1017_combout ))))

	.dataa(\CPU_RISCV|pc [8]),
	.datab(\CPU_RISCV|pc [10]),
	.datac(\imem|RAM~1016_combout ),
	.datad(\imem|RAM~1017_combout ),
	.cin(gnd),
	.combout(\imem|RAM~1018_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~1018 .lut_mask = 16'h9B8A;
defparam \imem|RAM~1018 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y34_N18
cycloneive_lcell_comb \imem|RAM~1020 (
// Equation(s):
// \imem|RAM~1020_combout  = (\CPU_RISCV|pc [10] & ((\imem|RAM~1018_combout  & (!\imem|RAM~1019_combout )) # (!\imem|RAM~1018_combout  & ((!\imem|RAM~1015_combout ))))) # (!\CPU_RISCV|pc [10] & (((\imem|RAM~1018_combout ))))

	.dataa(\imem|RAM~1019_combout ),
	.datab(\imem|RAM~1015_combout ),
	.datac(\CPU_RISCV|pc [10]),
	.datad(\imem|RAM~1018_combout ),
	.cin(gnd),
	.combout(\imem|RAM~1020_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~1020 .lut_mask = 16'h5F30;
defparam \imem|RAM~1020 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y36_N28
cycloneive_lcell_comb \imem|RAM~1021 (
// Equation(s):
// \imem|RAM~1021_combout  = (\CPU_RISCV|pc [6] & ((\imem|RAM~1014_combout ) # ((\CPU_RISCV|pc [9])))) # (!\CPU_RISCV|pc [6] & (((!\CPU_RISCV|pc [9] & \imem|RAM~1020_combout ))))

	.dataa(\imem|RAM~1014_combout ),
	.datab(\CPU_RISCV|pc [6]),
	.datac(\CPU_RISCV|pc [9]),
	.datad(\imem|RAM~1020_combout ),
	.cin(gnd),
	.combout(\imem|RAM~1021_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~1021 .lut_mask = 16'hCBC8;
defparam \imem|RAM~1021 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y36_N22
cycloneive_lcell_comb \imem|RAM~1028 (
// Equation(s):
// \imem|RAM~1028_combout  = (\CPU_RISCV|pc [9] & ((\imem|RAM~1021_combout  & (\imem|RAM~1027_combout )) # (!\imem|RAM~1021_combout  & ((\imem|RAM~1008_combout ))))) # (!\CPU_RISCV|pc [9] & (((\imem|RAM~1021_combout ))))

	.dataa(\CPU_RISCV|pc [9]),
	.datab(\imem|RAM~1027_combout ),
	.datac(\imem|RAM~1008_combout ),
	.datad(\imem|RAM~1021_combout ),
	.cin(gnd),
	.combout(\imem|RAM~1028_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~1028 .lut_mask = 16'hDDA0;
defparam \imem|RAM~1028 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N12
cycloneive_lcell_comb \CPU_RISCV|RS2[2]~2 (
// Equation(s):
// \CPU_RISCV|RS2[2]~2_combout  = (!\imem|RAM~343_combout  & ((\CPU_RISCV|pc [3] & ((\imem|RAM~1028_combout ))) # (!\CPU_RISCV|pc [3] & (\imem|RAM~1054_combout ))))

	.dataa(\CPU_RISCV|pc [3]),
	.datab(\imem|RAM~1054_combout ),
	.datac(\imem|RAM~1028_combout ),
	.datad(\imem|RAM~343_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|RS2[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|RS2[2]~2 .lut_mask = 16'h00E4;
defparam \CPU_RISCV|RS2[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N22
cycloneive_lcell_comb \CPU_RISCV|RS2[2]~3 (
// Equation(s):
// \CPU_RISCV|RS2[2]~3_combout  = (\CPU_RISCV|Equal0~2_combout  & (\CPU_RISCV|RS2[2]~2_combout  & ((!\imem|RAM~311_combout ) # (!\imem|RAM~389_combout ))))

	.dataa(\imem|RAM~389_combout ),
	.datab(\imem|RAM~311_combout ),
	.datac(\CPU_RISCV|Equal0~2_combout ),
	.datad(\CPU_RISCV|RS2[2]~2_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|RS2[2]~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|RS2[2]~3 .lut_mask = 16'h7000;
defparam \CPU_RISCV|RS2[2]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N18
cycloneive_lcell_comb \imem|RAM~957 (
// Equation(s):
// \imem|RAM~957_combout  = (\CPU_RISCV|pc [3] & (\CPU_RISCV|pc [4] & ((!\CPU_RISCV|pc [5]) # (!\CPU_RISCV|pc [2])))) # (!\CPU_RISCV|pc [3] & (!\CPU_RISCV|pc [5] & (\CPU_RISCV|pc [4] $ (\CPU_RISCV|pc [2]))))

	.dataa(\CPU_RISCV|pc [4]),
	.datab(\CPU_RISCV|pc [3]),
	.datac(\CPU_RISCV|pc [2]),
	.datad(\CPU_RISCV|pc [5]),
	.cin(gnd),
	.combout(\imem|RAM~957_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~957 .lut_mask = 16'h089A;
defparam \imem|RAM~957 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N0
cycloneive_lcell_comb \imem|RAM~961 (
// Equation(s):
// \imem|RAM~961_combout  = (\CPU_RISCV|pc [5] & (((!\CPU_RISCV|pc [3])))) # (!\CPU_RISCV|pc [5] & ((\CPU_RISCV|pc [4] & (\CPU_RISCV|pc [3] & !\CPU_RISCV|pc [2])) # (!\CPU_RISCV|pc [4] & ((\CPU_RISCV|pc [2])))))

	.dataa(\CPU_RISCV|pc [4]),
	.datab(\CPU_RISCV|pc [3]),
	.datac(\CPU_RISCV|pc [2]),
	.datad(\CPU_RISCV|pc [5]),
	.cin(gnd),
	.combout(\imem|RAM~961_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~961 .lut_mask = 16'h3358;
defparam \imem|RAM~961 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N30
cycloneive_lcell_comb \imem|RAM~959 (
// Equation(s):
// \imem|RAM~959_combout  = (!\CPU_RISCV|pc [2] & ((\CPU_RISCV|pc [5] & (\CPU_RISCV|pc [4] $ (!\CPU_RISCV|pc [3]))) # (!\CPU_RISCV|pc [5] & (\CPU_RISCV|pc [4] & !\CPU_RISCV|pc [3]))))

	.dataa(\CPU_RISCV|pc [5]),
	.datab(\CPU_RISCV|pc [4]),
	.datac(\CPU_RISCV|pc [2]),
	.datad(\CPU_RISCV|pc [3]),
	.cin(gnd),
	.combout(\imem|RAM~959_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~959 .lut_mask = 16'h0806;
defparam \imem|RAM~959 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N0
cycloneive_lcell_comb \imem|RAM~958 (
// Equation(s):
// \imem|RAM~958_combout  = (\CPU_RISCV|pc [5] & (((\CPU_RISCV|pc [2] & \CPU_RISCV|pc [3])))) # (!\CPU_RISCV|pc [5] & ((\CPU_RISCV|pc [4] & (!\CPU_RISCV|pc [2] & !\CPU_RISCV|pc [3])) # (!\CPU_RISCV|pc [4] & (\CPU_RISCV|pc [2]))))

	.dataa(\CPU_RISCV|pc [5]),
	.datab(\CPU_RISCV|pc [4]),
	.datac(\CPU_RISCV|pc [2]),
	.datad(\CPU_RISCV|pc [3]),
	.cin(gnd),
	.combout(\imem|RAM~958_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~958 .lut_mask = 16'hB014;
defparam \imem|RAM~958 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N20
cycloneive_lcell_comb \imem|RAM~960 (
// Equation(s):
// \imem|RAM~960_combout  = (\CPU_RISCV|pc [8] & (\CPU_RISCV|pc [7])) # (!\CPU_RISCV|pc [8] & ((\CPU_RISCV|pc [7] & ((\imem|RAM~958_combout ))) # (!\CPU_RISCV|pc [7] & (\imem|RAM~959_combout ))))

	.dataa(\CPU_RISCV|pc [8]),
	.datab(\CPU_RISCV|pc [7]),
	.datac(\imem|RAM~959_combout ),
	.datad(\imem|RAM~958_combout ),
	.cin(gnd),
	.combout(\imem|RAM~960_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~960 .lut_mask = 16'hDC98;
defparam \imem|RAM~960 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N6
cycloneive_lcell_comb \imem|RAM~962 (
// Equation(s):
// \imem|RAM~962_combout  = (\CPU_RISCV|pc [8] & ((\imem|RAM~960_combout  & ((\imem|RAM~961_combout ))) # (!\imem|RAM~960_combout  & (\imem|RAM~957_combout )))) # (!\CPU_RISCV|pc [8] & (((\imem|RAM~960_combout ))))

	.dataa(\imem|RAM~957_combout ),
	.datab(\imem|RAM~961_combout ),
	.datac(\CPU_RISCV|pc [8]),
	.datad(\imem|RAM~960_combout ),
	.cin(gnd),
	.combout(\imem|RAM~962_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~962 .lut_mask = 16'hCFA0;
defparam \imem|RAM~962 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N16
cycloneive_lcell_comb \imem|RAM~975 (
// Equation(s):
// \imem|RAM~975_combout  = \CPU_RISCV|pc [3] $ (\CPU_RISCV|pc [2] $ (((!\CPU_RISCV|pc [5] & \CPU_RISCV|pc [4]))))

	.dataa(\CPU_RISCV|pc [3]),
	.datab(\CPU_RISCV|pc [2]),
	.datac(\CPU_RISCV|pc [5]),
	.datad(\CPU_RISCV|pc [4]),
	.cin(gnd),
	.combout(\imem|RAM~975_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~975 .lut_mask = 16'h6966;
defparam \imem|RAM~975 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N6
cycloneive_lcell_comb \imem|RAM~974 (
// Equation(s):
// \imem|RAM~974_combout  = (\CPU_RISCV|pc [4] & (\CPU_RISCV|pc [2] $ (((\CPU_RISCV|pc [3]) # (!\CPU_RISCV|pc [5]))))) # (!\CPU_RISCV|pc [4] & (\CPU_RISCV|pc [3] & (\CPU_RISCV|pc [2] & !\CPU_RISCV|pc [5])))

	.dataa(\CPU_RISCV|pc [3]),
	.datab(\CPU_RISCV|pc [2]),
	.datac(\CPU_RISCV|pc [5]),
	.datad(\CPU_RISCV|pc [4]),
	.cin(gnd),
	.combout(\imem|RAM~974_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~974 .lut_mask = 16'h6308;
defparam \imem|RAM~974 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N26
cycloneive_lcell_comb \imem|RAM~976 (
// Equation(s):
// \imem|RAM~976_combout  = (!\CPU_RISCV|pc [8] & ((\CPU_RISCV|pc [7] & ((\imem|RAM~974_combout ))) # (!\CPU_RISCV|pc [7] & (\imem|RAM~975_combout ))))

	.dataa(\CPU_RISCV|pc [8]),
	.datab(\imem|RAM~975_combout ),
	.datac(\CPU_RISCV|pc [7]),
	.datad(\imem|RAM~974_combout ),
	.cin(gnd),
	.combout(\imem|RAM~976_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~976 .lut_mask = 16'h5404;
defparam \imem|RAM~976 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N28
cycloneive_lcell_comb \imem|RAM~977 (
// Equation(s):
// \imem|RAM~977_combout  = (\CPU_RISCV|pc [3] & ((\CPU_RISCV|pc [2] & ((\CPU_RISCV|pc [5]) # (!\CPU_RISCV|pc [4]))) # (!\CPU_RISCV|pc [2] & ((!\CPU_RISCV|pc [5]))))) # (!\CPU_RISCV|pc [3] & (!\CPU_RISCV|pc [4] & ((\CPU_RISCV|pc [5]))))

	.dataa(\CPU_RISCV|pc [4]),
	.datab(\CPU_RISCV|pc [3]),
	.datac(\CPU_RISCV|pc [2]),
	.datad(\CPU_RISCV|pc [5]),
	.cin(gnd),
	.combout(\imem|RAM~977_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~977 .lut_mask = 16'hD14C;
defparam \imem|RAM~977 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N22
cycloneive_lcell_comb \imem|RAM~978 (
// Equation(s):
// \imem|RAM~978_combout  = (\imem|RAM~976_combout ) # ((\CPU_RISCV|pc [8] & (!\CPU_RISCV|pc [7] & \imem|RAM~977_combout )))

	.dataa(\CPU_RISCV|pc [8]),
	.datab(\CPU_RISCV|pc [7]),
	.datac(\imem|RAM~976_combout ),
	.datad(\imem|RAM~977_combout ),
	.cin(gnd),
	.combout(\imem|RAM~978_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~978 .lut_mask = 16'hF2F0;
defparam \imem|RAM~978 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N18
cycloneive_lcell_comb \imem|RAM~964 (
// Equation(s):
// \imem|RAM~964_combout  = (\CPU_RISCV|pc [4] & ((\CPU_RISCV|pc [2] $ (\CPU_RISCV|pc [3])))) # (!\CPU_RISCV|pc [4] & ((\CPU_RISCV|pc [7] & ((\CPU_RISCV|pc [3]) # (!\CPU_RISCV|pc [2]))) # (!\CPU_RISCV|pc [7] & (\CPU_RISCV|pc [2]))))

	.dataa(\CPU_RISCV|pc [7]),
	.datab(\CPU_RISCV|pc [4]),
	.datac(\CPU_RISCV|pc [2]),
	.datad(\CPU_RISCV|pc [3]),
	.cin(gnd),
	.combout(\imem|RAM~964_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~964 .lut_mask = 16'h3ED2;
defparam \imem|RAM~964 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N24
cycloneive_lcell_comb \imem|RAM~965 (
// Equation(s):
// \imem|RAM~965_combout  = (\CPU_RISCV|pc [7] & ((\CPU_RISCV|pc [4] $ (!\CPU_RISCV|pc [2])) # (!\CPU_RISCV|pc [3]))) # (!\CPU_RISCV|pc [7] & ((\CPU_RISCV|pc [4]) # (\CPU_RISCV|pc [2] $ (\CPU_RISCV|pc [3]))))

	.dataa(\CPU_RISCV|pc [7]),
	.datab(\CPU_RISCV|pc [4]),
	.datac(\CPU_RISCV|pc [2]),
	.datad(\CPU_RISCV|pc [3]),
	.cin(gnd),
	.combout(\imem|RAM~965_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~965 .lut_mask = 16'hC7FE;
defparam \imem|RAM~965 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N26
cycloneive_lcell_comb \imem|RAM~966 (
// Equation(s):
// \imem|RAM~966_combout  = (\CPU_RISCV|pc [5] & (((\CPU_RISCV|pc [8])) # (!\imem|RAM~964_combout ))) # (!\CPU_RISCV|pc [5] & (((!\CPU_RISCV|pc [8] & !\imem|RAM~965_combout ))))

	.dataa(\CPU_RISCV|pc [5]),
	.datab(\imem|RAM~964_combout ),
	.datac(\CPU_RISCV|pc [8]),
	.datad(\imem|RAM~965_combout ),
	.cin(gnd),
	.combout(\imem|RAM~966_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~966 .lut_mask = 16'hA2A7;
defparam \imem|RAM~966 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N28
cycloneive_lcell_comb \imem|RAM~963 (
// Equation(s):
// \imem|RAM~963_combout  = (\CPU_RISCV|pc [7] & ((\CPU_RISCV|pc [4] & ((\CPU_RISCV|pc [3]))) # (!\CPU_RISCV|pc [4] & ((\CPU_RISCV|pc [2]) # (!\CPU_RISCV|pc [3]))))) # (!\CPU_RISCV|pc [7] & ((\CPU_RISCV|pc [4]) # (\CPU_RISCV|pc [2] $ (\CPU_RISCV|pc [3]))))

	.dataa(\CPU_RISCV|pc [7]),
	.datab(\CPU_RISCV|pc [4]),
	.datac(\CPU_RISCV|pc [2]),
	.datad(\CPU_RISCV|pc [3]),
	.cin(gnd),
	.combout(\imem|RAM~963_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~963 .lut_mask = 16'hED76;
defparam \imem|RAM~963 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N12
cycloneive_lcell_comb \imem|RAM~967 (
// Equation(s):
// \imem|RAM~967_combout  = (\CPU_RISCV|pc [7] & (\CPU_RISCV|pc [2] & (\CPU_RISCV|pc [4] $ (!\CPU_RISCV|pc [3])))) # (!\CPU_RISCV|pc [7] & ((\CPU_RISCV|pc [4] & (!\CPU_RISCV|pc [2] & !\CPU_RISCV|pc [3])) # (!\CPU_RISCV|pc [4] & (\CPU_RISCV|pc [2] & 
// \CPU_RISCV|pc [3]))))

	.dataa(\CPU_RISCV|pc [7]),
	.datab(\CPU_RISCV|pc [4]),
	.datac(\CPU_RISCV|pc [2]),
	.datad(\CPU_RISCV|pc [3]),
	.cin(gnd),
	.combout(\imem|RAM~967_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~967 .lut_mask = 16'h9024;
defparam \imem|RAM~967 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N22
cycloneive_lcell_comb \imem|RAM~968 (
// Equation(s):
// \imem|RAM~968_combout  = (\imem|RAM~966_combout  & (((\imem|RAM~967_combout ) # (!\CPU_RISCV|pc [8])))) # (!\imem|RAM~966_combout  & (!\imem|RAM~963_combout  & (\CPU_RISCV|pc [8])))

	.dataa(\imem|RAM~966_combout ),
	.datab(\imem|RAM~963_combout ),
	.datac(\CPU_RISCV|pc [8]),
	.datad(\imem|RAM~967_combout ),
	.cin(gnd),
	.combout(\imem|RAM~968_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~968 .lut_mask = 16'hBA1A;
defparam \imem|RAM~968 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N8
cycloneive_lcell_comb \imem|RAM~971 (
// Equation(s):
// \imem|RAM~971_combout  = (\CPU_RISCV|pc [2] & (!\CPU_RISCV|pc [7] & (\CPU_RISCV|pc [5] & \CPU_RISCV|pc [3]))) # (!\CPU_RISCV|pc [2] & (\CPU_RISCV|pc [7] & ((!\CPU_RISCV|pc [3]))))

	.dataa(\CPU_RISCV|pc [2]),
	.datab(\CPU_RISCV|pc [7]),
	.datac(\CPU_RISCV|pc [5]),
	.datad(\CPU_RISCV|pc [3]),
	.cin(gnd),
	.combout(\imem|RAM~971_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~971 .lut_mask = 16'h2044;
defparam \imem|RAM~971 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y30_N10
cycloneive_lcell_comb \imem|RAM~969 (
// Equation(s):
// \imem|RAM~969_combout  = (\CPU_RISCV|pc [5] & ((\CPU_RISCV|pc [4] & (!\CPU_RISCV|pc [2] & \CPU_RISCV|pc [3])) # (!\CPU_RISCV|pc [4] & (\CPU_RISCV|pc [2] $ (!\CPU_RISCV|pc [3]))))) # (!\CPU_RISCV|pc [5] & (\CPU_RISCV|pc [2] $ (((\CPU_RISCV|pc [4] & 
// !\CPU_RISCV|pc [3])))))

	.dataa(\CPU_RISCV|pc [5]),
	.datab(\CPU_RISCV|pc [4]),
	.datac(\CPU_RISCV|pc [2]),
	.datad(\CPU_RISCV|pc [3]),
	.cin(gnd),
	.combout(\imem|RAM~969_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~969 .lut_mask = 16'h7816;
defparam \imem|RAM~969 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y30_N16
cycloneive_lcell_comb \imem|RAM~970 (
// Equation(s):
// \imem|RAM~970_combout  = (!\CPU_RISCV|pc [8] & (\CPU_RISCV|pc [7] & \imem|RAM~969_combout ))

	.dataa(\CPU_RISCV|pc [8]),
	.datab(gnd),
	.datac(\CPU_RISCV|pc [7]),
	.datad(\imem|RAM~969_combout ),
	.cin(gnd),
	.combout(\imem|RAM~970_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~970 .lut_mask = 16'h5000;
defparam \imem|RAM~970 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N2
cycloneive_lcell_comb \imem|RAM~972 (
// Equation(s):
// \imem|RAM~972_combout  = (\imem|RAM~970_combout ) # ((\CPU_RISCV|pc [8] & (!\CPU_RISCV|pc [4] & \imem|RAM~971_combout )))

	.dataa(\CPU_RISCV|pc [8]),
	.datab(\CPU_RISCV|pc [4]),
	.datac(\imem|RAM~971_combout ),
	.datad(\imem|RAM~970_combout ),
	.cin(gnd),
	.combout(\imem|RAM~972_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~972 .lut_mask = 16'hFF20;
defparam \imem|RAM~972 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N16
cycloneive_lcell_comb \imem|RAM~973 (
// Equation(s):
// \imem|RAM~973_combout  = (\CPU_RISCV|pc [10] & ((\CPU_RISCV|pc [9]) # ((\imem|RAM~968_combout )))) # (!\CPU_RISCV|pc [10] & (!\CPU_RISCV|pc [9] & ((\imem|RAM~972_combout ))))

	.dataa(\CPU_RISCV|pc [10]),
	.datab(\CPU_RISCV|pc [9]),
	.datac(\imem|RAM~968_combout ),
	.datad(\imem|RAM~972_combout ),
	.cin(gnd),
	.combout(\imem|RAM~973_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~973 .lut_mask = 16'hB9A8;
defparam \imem|RAM~973 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N14
cycloneive_lcell_comb \imem|RAM~979 (
// Equation(s):
// \imem|RAM~979_combout  = (\CPU_RISCV|pc [9] & ((\imem|RAM~973_combout  & ((\imem|RAM~978_combout ))) # (!\imem|RAM~973_combout  & (\imem|RAM~962_combout )))) # (!\CPU_RISCV|pc [9] & (((\imem|RAM~973_combout ))))

	.dataa(\imem|RAM~962_combout ),
	.datab(\CPU_RISCV|pc [9]),
	.datac(\imem|RAM~978_combout ),
	.datad(\imem|RAM~973_combout ),
	.cin(gnd),
	.combout(\imem|RAM~979_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~979 .lut_mask = 16'hF388;
defparam \imem|RAM~979 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N0
cycloneive_lcell_comb \imem|RAM~981 (
// Equation(s):
// \imem|RAM~981_combout  = (\CPU_RISCV|pc [8] & (\CPU_RISCV|pc [2] & ((\CPU_RISCV|pc [10]) # (!\CPU_RISCV|pc [3]))))

	.dataa(\CPU_RISCV|pc [3]),
	.datab(\CPU_RISCV|pc [10]),
	.datac(\CPU_RISCV|pc [8]),
	.datad(\CPU_RISCV|pc [2]),
	.cin(gnd),
	.combout(\imem|RAM~981_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~981 .lut_mask = 16'hD000;
defparam \imem|RAM~981 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N6
cycloneive_lcell_comb \imem|RAM~982 (
// Equation(s):
// \imem|RAM~982_combout  = (\CPU_RISCV|pc [8] & (!\CPU_RISCV|pc [2] & ((\CPU_RISCV|pc [3]) # (!\CPU_RISCV|pc [10])))) # (!\CPU_RISCV|pc [8] & ((\CPU_RISCV|pc [10] & ((\CPU_RISCV|pc [2]))) # (!\CPU_RISCV|pc [10] & (\CPU_RISCV|pc [3]))))

	.dataa(\CPU_RISCV|pc [8]),
	.datab(\CPU_RISCV|pc [3]),
	.datac(\CPU_RISCV|pc [10]),
	.datad(\CPU_RISCV|pc [2]),
	.cin(gnd),
	.combout(\imem|RAM~982_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~982 .lut_mask = 16'h548E;
defparam \imem|RAM~982 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N16
cycloneive_lcell_comb \imem|RAM~983 (
// Equation(s):
// \imem|RAM~983_combout  = (\CPU_RISCV|pc [4] & ((\imem|RAM~981_combout ) # ((\CPU_RISCV|pc [9])))) # (!\CPU_RISCV|pc [4] & (((!\CPU_RISCV|pc [9] & \imem|RAM~982_combout ))))

	.dataa(\CPU_RISCV|pc [4]),
	.datab(\imem|RAM~981_combout ),
	.datac(\CPU_RISCV|pc [9]),
	.datad(\imem|RAM~982_combout ),
	.cin(gnd),
	.combout(\imem|RAM~983_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~983 .lut_mask = 16'hADA8;
defparam \imem|RAM~983 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N30
cycloneive_lcell_comb \imem|RAM~984 (
// Equation(s):
// \imem|RAM~984_combout  = (!\CPU_RISCV|pc [8] & ((\CPU_RISCV|pc [2] & (!\CPU_RISCV|pc [3] & \CPU_RISCV|pc [10])) # (!\CPU_RISCV|pc [2] & (\CPU_RISCV|pc [3] & !\CPU_RISCV|pc [10]))))

	.dataa(\CPU_RISCV|pc [2]),
	.datab(\CPU_RISCV|pc [3]),
	.datac(\CPU_RISCV|pc [8]),
	.datad(\CPU_RISCV|pc [10]),
	.cin(gnd),
	.combout(\imem|RAM~984_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~984 .lut_mask = 16'h0204;
defparam \imem|RAM~984 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N2
cycloneive_lcell_comb \imem|RAM~980 (
// Equation(s):
// \imem|RAM~980_combout  = (\CPU_RISCV|pc [3] & ((\CPU_RISCV|pc [2]) # ((\CPU_RISCV|pc [8]) # (!\CPU_RISCV|pc [10])))) # (!\CPU_RISCV|pc [3] & (\CPU_RISCV|pc [10] $ (((!\CPU_RISCV|pc [2] & \CPU_RISCV|pc [8])))))

	.dataa(\CPU_RISCV|pc [2]),
	.datab(\CPU_RISCV|pc [3]),
	.datac(\CPU_RISCV|pc [8]),
	.datad(\CPU_RISCV|pc [10]),
	.cin(gnd),
	.combout(\imem|RAM~980_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~980 .lut_mask = 16'hEBDC;
defparam \imem|RAM~980 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N4
cycloneive_lcell_comb \imem|RAM~985 (
// Equation(s):
// \imem|RAM~985_combout  = (\CPU_RISCV|pc [9] & ((\imem|RAM~983_combout  & (\imem|RAM~984_combout )) # (!\imem|RAM~983_combout  & ((!\imem|RAM~980_combout ))))) # (!\CPU_RISCV|pc [9] & (\imem|RAM~983_combout ))

	.dataa(\CPU_RISCV|pc [9]),
	.datab(\imem|RAM~983_combout ),
	.datac(\imem|RAM~984_combout ),
	.datad(\imem|RAM~980_combout ),
	.cin(gnd),
	.combout(\imem|RAM~985_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~985 .lut_mask = 16'hC4E6;
defparam \imem|RAM~985 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N28
cycloneive_lcell_comb \imem|RAM~995 (
// Equation(s):
// \imem|RAM~995_combout  = (!\CPU_RISCV|pc [3] & (!\CPU_RISCV|pc [4] & (\CPU_RISCV|pc [2] $ (\CPU_RISCV|pc [10]))))

	.dataa(\CPU_RISCV|pc [2]),
	.datab(\CPU_RISCV|pc [10]),
	.datac(\CPU_RISCV|pc [3]),
	.datad(\CPU_RISCV|pc [4]),
	.cin(gnd),
	.combout(\imem|RAM~995_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~995 .lut_mask = 16'h0006;
defparam \imem|RAM~995 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N14
cycloneive_lcell_comb \imem|RAM~999 (
// Equation(s):
// \imem|RAM~999_combout  = (!\CPU_RISCV|pc [10] & ((\CPU_RISCV|pc [2] & ((!\CPU_RISCV|pc [4]))) # (!\CPU_RISCV|pc [2] & (!\CPU_RISCV|pc [3] & \CPU_RISCV|pc [4]))))

	.dataa(\CPU_RISCV|pc [2]),
	.datab(\CPU_RISCV|pc [10]),
	.datac(\CPU_RISCV|pc [3]),
	.datad(\CPU_RISCV|pc [4]),
	.cin(gnd),
	.combout(\imem|RAM~999_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~999 .lut_mask = 16'h0122;
defparam \imem|RAM~999 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y34_N2
cycloneive_lcell_comb \imem|RAM~996 (
// Equation(s):
// \imem|RAM~996_combout  = (\CPU_RISCV|pc [2] & ((\CPU_RISCV|pc [3] & ((\CPU_RISCV|pc [10]))) # (!\CPU_RISCV|pc [3] & (\CPU_RISCV|pc [4])))) # (!\CPU_RISCV|pc [2] & (!\CPU_RISCV|pc [4] & (\CPU_RISCV|pc [3] $ (\CPU_RISCV|pc [10]))))

	.dataa(\CPU_RISCV|pc [3]),
	.datab(\CPU_RISCV|pc [2]),
	.datac(\CPU_RISCV|pc [4]),
	.datad(\CPU_RISCV|pc [10]),
	.cin(gnd),
	.combout(\imem|RAM~996_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~996 .lut_mask = 16'hC942;
defparam \imem|RAM~996 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y34_N8
cycloneive_lcell_comb \imem|RAM~997 (
// Equation(s):
// \imem|RAM~997_combout  = (\CPU_RISCV|pc [3] & (((!\CPU_RISCV|pc [4] & \CPU_RISCV|pc [10])))) # (!\CPU_RISCV|pc [3] & (!\CPU_RISCV|pc [2] & (\CPU_RISCV|pc [4] & !\CPU_RISCV|pc [10])))

	.dataa(\CPU_RISCV|pc [3]),
	.datab(\CPU_RISCV|pc [2]),
	.datac(\CPU_RISCV|pc [4]),
	.datad(\CPU_RISCV|pc [10]),
	.cin(gnd),
	.combout(\imem|RAM~997_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~997 .lut_mask = 16'h0A10;
defparam \imem|RAM~997 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y34_N6
cycloneive_lcell_comb \imem|RAM~998 (
// Equation(s):
// \imem|RAM~998_combout  = (\CPU_RISCV|pc [8] & ((\imem|RAM~996_combout ) # ((\CPU_RISCV|pc [9])))) # (!\CPU_RISCV|pc [8] & (((\imem|RAM~997_combout  & !\CPU_RISCV|pc [9]))))

	.dataa(\CPU_RISCV|pc [8]),
	.datab(\imem|RAM~996_combout ),
	.datac(\imem|RAM~997_combout ),
	.datad(\CPU_RISCV|pc [9]),
	.cin(gnd),
	.combout(\imem|RAM~998_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~998 .lut_mask = 16'hAAD8;
defparam \imem|RAM~998 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N8
cycloneive_lcell_comb \imem|RAM~1000 (
// Equation(s):
// \imem|RAM~1000_combout  = (\CPU_RISCV|pc [9] & ((\imem|RAM~998_combout  & ((\imem|RAM~999_combout ))) # (!\imem|RAM~998_combout  & (\imem|RAM~995_combout )))) # (!\CPU_RISCV|pc [9] & (((\imem|RAM~998_combout ))))

	.dataa(\CPU_RISCV|pc [9]),
	.datab(\imem|RAM~995_combout ),
	.datac(\imem|RAM~999_combout ),
	.datad(\imem|RAM~998_combout ),
	.cin(gnd),
	.combout(\imem|RAM~1000_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~1000 .lut_mask = 16'hF588;
defparam \imem|RAM~1000 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N12
cycloneive_lcell_comb \imem|RAM~1237 (
// Equation(s):
// \imem|RAM~1237_combout  = (\CPU_RISCV|pc [3] & (\CPU_RISCV|pc [10] $ (((\CPU_RISCV|pc [2]) # (!\CPU_RISCV|pc [8]))))) # (!\CPU_RISCV|pc [3] & ((\CPU_RISCV|pc [2] & (!\CPU_RISCV|pc [8] & \CPU_RISCV|pc [10])) # (!\CPU_RISCV|pc [2] & (\CPU_RISCV|pc [8] & 
// !\CPU_RISCV|pc [10]))))

	.dataa(\CPU_RISCV|pc [2]),
	.datab(\CPU_RISCV|pc [3]),
	.datac(\CPU_RISCV|pc [8]),
	.datad(\CPU_RISCV|pc [10]),
	.cin(gnd),
	.combout(\imem|RAM~1237_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~1237 .lut_mask = 16'h429C;
defparam \imem|RAM~1237 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N26
cycloneive_lcell_comb \imem|RAM~1238 (
// Equation(s):
// \imem|RAM~1238_combout  = (\imem|RAM~1237_combout  & (\CPU_RISCV|pc [9] & (\CPU_RISCV|pc [3] $ (!\CPU_RISCV|pc [4]))))

	.dataa(\imem|RAM~1237_combout ),
	.datab(\CPU_RISCV|pc [3]),
	.datac(\CPU_RISCV|pc [9]),
	.datad(\CPU_RISCV|pc [4]),
	.cin(gnd),
	.combout(\imem|RAM~1238_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~1238 .lut_mask = 16'h8020;
defparam \imem|RAM~1238 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N10
cycloneive_lcell_comb \imem|RAM~986 (
// Equation(s):
// \imem|RAM~986_combout  = (\CPU_RISCV|pc [3] & (\CPU_RISCV|pc [10] & (\CPU_RISCV|pc [8] $ (!\CPU_RISCV|pc [2]))))

	.dataa(\CPU_RISCV|pc [3]),
	.datab(\CPU_RISCV|pc [10]),
	.datac(\CPU_RISCV|pc [8]),
	.datad(\CPU_RISCV|pc [2]),
	.cin(gnd),
	.combout(\imem|RAM~986_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~986 .lut_mask = 16'h8008;
defparam \imem|RAM~986 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N20
cycloneive_lcell_comb \imem|RAM~987 (
// Equation(s):
// \imem|RAM~987_combout  = (\imem|RAM~1238_combout ) # ((!\CPU_RISCV|pc [9] & (\CPU_RISCV|pc [4] & \imem|RAM~986_combout )))

	.dataa(\CPU_RISCV|pc [9]),
	.datab(\CPU_RISCV|pc [4]),
	.datac(\imem|RAM~1238_combout ),
	.datad(\imem|RAM~986_combout ),
	.cin(gnd),
	.combout(\imem|RAM~987_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~987 .lut_mask = 16'hF4F0;
defparam \imem|RAM~987 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N28
cycloneive_lcell_comb \imem|RAM~988 (
// Equation(s):
// \imem|RAM~988_combout  = (\CPU_RISCV|pc [3] & (!\CPU_RISCV|pc [8] & (!\CPU_RISCV|pc [10]))) # (!\CPU_RISCV|pc [3] & (\CPU_RISCV|pc [10] & (\CPU_RISCV|pc [8] $ (!\CPU_RISCV|pc [2]))))

	.dataa(\CPU_RISCV|pc [8]),
	.datab(\CPU_RISCV|pc [3]),
	.datac(\CPU_RISCV|pc [10]),
	.datad(\CPU_RISCV|pc [2]),
	.cin(gnd),
	.combout(\imem|RAM~988_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~988 .lut_mask = 16'h2414;
defparam \imem|RAM~988 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N26
cycloneive_lcell_comb \imem|RAM~989 (
// Equation(s):
// \imem|RAM~989_combout  = (\CPU_RISCV|pc [2] & (\CPU_RISCV|pc [10] & (\CPU_RISCV|pc [3] $ (\CPU_RISCV|pc [8])))) # (!\CPU_RISCV|pc [2] & (!\CPU_RISCV|pc [3] & (\CPU_RISCV|pc [10] $ (\CPU_RISCV|pc [8]))))

	.dataa(\CPU_RISCV|pc [10]),
	.datab(\CPU_RISCV|pc [3]),
	.datac(\CPU_RISCV|pc [2]),
	.datad(\CPU_RISCV|pc [8]),
	.cin(gnd),
	.combout(\imem|RAM~989_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~989 .lut_mask = 16'h2182;
defparam \imem|RAM~989 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N16
cycloneive_lcell_comb \imem|RAM~990 (
// Equation(s):
// \imem|RAM~990_combout  = (!\CPU_RISCV|pc [3] & (\CPU_RISCV|pc [2] & (\CPU_RISCV|pc [10] $ (\CPU_RISCV|pc [8]))))

	.dataa(\CPU_RISCV|pc [10]),
	.datab(\CPU_RISCV|pc [3]),
	.datac(\CPU_RISCV|pc [2]),
	.datad(\CPU_RISCV|pc [8]),
	.cin(gnd),
	.combout(\imem|RAM~990_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~990 .lut_mask = 16'h1020;
defparam \imem|RAM~990 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N30
cycloneive_lcell_comb \imem|RAM~991 (
// Equation(s):
// \imem|RAM~991_combout  = (\CPU_RISCV|pc [9] & (\CPU_RISCV|pc [4])) # (!\CPU_RISCV|pc [9] & ((\CPU_RISCV|pc [4] & (\imem|RAM~989_combout )) # (!\CPU_RISCV|pc [4] & ((\imem|RAM~990_combout )))))

	.dataa(\CPU_RISCV|pc [9]),
	.datab(\CPU_RISCV|pc [4]),
	.datac(\imem|RAM~989_combout ),
	.datad(\imem|RAM~990_combout ),
	.cin(gnd),
	.combout(\imem|RAM~991_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~991 .lut_mask = 16'hD9C8;
defparam \imem|RAM~991 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N20
cycloneive_lcell_comb \imem|RAM~992 (
// Equation(s):
// \imem|RAM~992_combout  = (\CPU_RISCV|pc [2] & ((\CPU_RISCV|pc [10] & (!\CPU_RISCV|pc [3] & !\CPU_RISCV|pc [8])) # (!\CPU_RISCV|pc [10] & ((\CPU_RISCV|pc [8]))))) # (!\CPU_RISCV|pc [2] & ((\CPU_RISCV|pc [3] & ((!\CPU_RISCV|pc [8]))) # (!\CPU_RISCV|pc [3] & 
// (\CPU_RISCV|pc [10] & \CPU_RISCV|pc [8]))))

	.dataa(\CPU_RISCV|pc [10]),
	.datab(\CPU_RISCV|pc [3]),
	.datac(\CPU_RISCV|pc [2]),
	.datad(\CPU_RISCV|pc [8]),
	.cin(gnd),
	.combout(\imem|RAM~992_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~992 .lut_mask = 16'h522C;
defparam \imem|RAM~992 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N14
cycloneive_lcell_comb \imem|RAM~993 (
// Equation(s):
// \imem|RAM~993_combout  = (\CPU_RISCV|pc [9] & ((\imem|RAM~991_combout  & ((\imem|RAM~992_combout ))) # (!\imem|RAM~991_combout  & (\imem|RAM~988_combout )))) # (!\CPU_RISCV|pc [9] & (((\imem|RAM~991_combout ))))

	.dataa(\CPU_RISCV|pc [9]),
	.datab(\imem|RAM~988_combout ),
	.datac(\imem|RAM~991_combout ),
	.datad(\imem|RAM~992_combout ),
	.cin(gnd),
	.combout(\imem|RAM~993_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~993 .lut_mask = 16'hF858;
defparam \imem|RAM~993 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N18
cycloneive_lcell_comb \imem|RAM~994 (
// Equation(s):
// \imem|RAM~994_combout  = (\CPU_RISCV|pc [7] & (((\CPU_RISCV|pc [5])))) # (!\CPU_RISCV|pc [7] & ((\CPU_RISCV|pc [5] & (\imem|RAM~987_combout )) # (!\CPU_RISCV|pc [5] & ((\imem|RAM~993_combout )))))

	.dataa(\CPU_RISCV|pc [7]),
	.datab(\imem|RAM~987_combout ),
	.datac(\CPU_RISCV|pc [5]),
	.datad(\imem|RAM~993_combout ),
	.cin(gnd),
	.combout(\imem|RAM~994_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~994 .lut_mask = 16'hE5E0;
defparam \imem|RAM~994 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N22
cycloneive_lcell_comb \imem|RAM~1001 (
// Equation(s):
// \imem|RAM~1001_combout  = (\CPU_RISCV|pc [7] & ((\imem|RAM~994_combout  & ((\imem|RAM~1000_combout ))) # (!\imem|RAM~994_combout  & (\imem|RAM~985_combout )))) # (!\CPU_RISCV|pc [7] & (((\imem|RAM~994_combout ))))

	.dataa(\CPU_RISCV|pc [7]),
	.datab(\imem|RAM~985_combout ),
	.datac(\imem|RAM~1000_combout ),
	.datad(\imem|RAM~994_combout ),
	.cin(gnd),
	.combout(\imem|RAM~1001_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~1001 .lut_mask = 16'hF588;
defparam \imem|RAM~1001 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N4
cycloneive_lcell_comb \imem|RAM~1002 (
// Equation(s):
// \imem|RAM~1002_combout  = (\CPU_RISCV|pc [6] & (\imem|RAM~979_combout )) # (!\CPU_RISCV|pc [6] & ((\imem|RAM~1001_combout )))

	.dataa(gnd),
	.datab(\CPU_RISCV|pc [6]),
	.datac(\imem|RAM~979_combout ),
	.datad(\imem|RAM~1001_combout ),
	.cin(gnd),
	.combout(\imem|RAM~1002_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~1002 .lut_mask = 16'hF3C0;
defparam \imem|RAM~1002 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N26
cycloneive_lcell_comb \imem|RAM~910 (
// Equation(s):
// \imem|RAM~910_combout  = (!\CPU_RISCV|pc [8] & (!\CPU_RISCV|pc [5] & (\CPU_RISCV|pc [3] $ (\CPU_RISCV|pc [2]))))

	.dataa(\CPU_RISCV|pc [8]),
	.datab(\CPU_RISCV|pc [3]),
	.datac(\CPU_RISCV|pc [2]),
	.datad(\CPU_RISCV|pc [5]),
	.cin(gnd),
	.combout(\imem|RAM~910_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~910 .lut_mask = 16'h0014;
defparam \imem|RAM~910 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N20
cycloneive_lcell_comb \imem|RAM~911 (
// Equation(s):
// \imem|RAM~911_combout  = (\CPU_RISCV|pc [2] & (\CPU_RISCV|pc [8] $ (((!\CPU_RISCV|pc [5]))))) # (!\CPU_RISCV|pc [2] & ((\CPU_RISCV|pc [3]) # ((\CPU_RISCV|pc [8] & \CPU_RISCV|pc [5]))))

	.dataa(\CPU_RISCV|pc [8]),
	.datab(\CPU_RISCV|pc [3]),
	.datac(\CPU_RISCV|pc [2]),
	.datad(\CPU_RISCV|pc [5]),
	.cin(gnd),
	.combout(\imem|RAM~911_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~911 .lut_mask = 16'hAE5C;
defparam \imem|RAM~911 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N22
cycloneive_lcell_comb \imem|RAM~912 (
// Equation(s):
// \imem|RAM~912_combout  = (\CPU_RISCV|pc [4] & ((\CPU_RISCV|pc [6]) # ((\imem|RAM~910_combout )))) # (!\CPU_RISCV|pc [4] & (!\CPU_RISCV|pc [6] & ((!\imem|RAM~911_combout ))))

	.dataa(\CPU_RISCV|pc [4]),
	.datab(\CPU_RISCV|pc [6]),
	.datac(\imem|RAM~910_combout ),
	.datad(\imem|RAM~911_combout ),
	.cin(gnd),
	.combout(\imem|RAM~912_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~912 .lut_mask = 16'hA8B9;
defparam \imem|RAM~912 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N8
cycloneive_lcell_comb \imem|RAM~909 (
// Equation(s):
// \imem|RAM~909_combout  = (\CPU_RISCV|pc [3] & ((\CPU_RISCV|pc [5]) # (\CPU_RISCV|pc [8] $ (!\CPU_RISCV|pc [2])))) # (!\CPU_RISCV|pc [3] & ((\CPU_RISCV|pc [8] & ((\CPU_RISCV|pc [5]))) # (!\CPU_RISCV|pc [8] & (\CPU_RISCV|pc [2]))))

	.dataa(\CPU_RISCV|pc [8]),
	.datab(\CPU_RISCV|pc [3]),
	.datac(\CPU_RISCV|pc [2]),
	.datad(\CPU_RISCV|pc [5]),
	.cin(gnd),
	.combout(\imem|RAM~909_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~909 .lut_mask = 16'hFE94;
defparam \imem|RAM~909 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N24
cycloneive_lcell_comb \imem|RAM~913 (
// Equation(s):
// \imem|RAM~913_combout  = (\CPU_RISCV|pc [8] & (\CPU_RISCV|pc [2] $ (((\CPU_RISCV|pc [3] & !\CPU_RISCV|pc [5]))))) # (!\CPU_RISCV|pc [8] & (\CPU_RISCV|pc [5] $ (((\CPU_RISCV|pc [3] & \CPU_RISCV|pc [2])))))

	.dataa(\CPU_RISCV|pc [8]),
	.datab(\CPU_RISCV|pc [3]),
	.datac(\CPU_RISCV|pc [2]),
	.datad(\CPU_RISCV|pc [5]),
	.cin(gnd),
	.combout(\imem|RAM~913_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~913 .lut_mask = 16'hB568;
defparam \imem|RAM~913 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N6
cycloneive_lcell_comb \imem|RAM~914 (
// Equation(s):
// \imem|RAM~914_combout  = (\imem|RAM~912_combout  & (((\imem|RAM~913_combout )) # (!\CPU_RISCV|pc [6]))) # (!\imem|RAM~912_combout  & (\CPU_RISCV|pc [6] & (\imem|RAM~909_combout )))

	.dataa(\imem|RAM~912_combout ),
	.datab(\CPU_RISCV|pc [6]),
	.datac(\imem|RAM~909_combout ),
	.datad(\imem|RAM~913_combout ),
	.cin(gnd),
	.combout(\imem|RAM~914_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~914 .lut_mask = 16'hEA62;
defparam \imem|RAM~914 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N18
cycloneive_lcell_comb \imem|RAM~918 (
// Equation(s):
// \imem|RAM~918_combout  = (\CPU_RISCV|pc [5] & ((\CPU_RISCV|pc [3] $ (!\CPU_RISCV|pc [8])) # (!\CPU_RISCV|pc [6]))) # (!\CPU_RISCV|pc [5] & ((\CPU_RISCV|pc [8]) # (\CPU_RISCV|pc [3] $ (\CPU_RISCV|pc [6]))))

	.dataa(\CPU_RISCV|pc [5]),
	.datab(\CPU_RISCV|pc [3]),
	.datac(\CPU_RISCV|pc [8]),
	.datad(\CPU_RISCV|pc [6]),
	.cin(gnd),
	.combout(\imem|RAM~918_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~918 .lut_mask = 16'hD3FE;
defparam \imem|RAM~918 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N14
cycloneive_lcell_comb \imem|RAM~916 (
// Equation(s):
// \imem|RAM~916_combout  = (\CPU_RISCV|pc [5] & (\CPU_RISCV|pc [6] $ (((\CPU_RISCV|pc [3]) # (\CPU_RISCV|pc [8]))))) # (!\CPU_RISCV|pc [5] & ((\CPU_RISCV|pc [3]) # ((!\CPU_RISCV|pc [8] & \CPU_RISCV|pc [6]))))

	.dataa(\CPU_RISCV|pc [5]),
	.datab(\CPU_RISCV|pc [3]),
	.datac(\CPU_RISCV|pc [8]),
	.datad(\CPU_RISCV|pc [6]),
	.cin(gnd),
	.combout(\imem|RAM~916_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~916 .lut_mask = 16'h47EC;
defparam \imem|RAM~916 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N28
cycloneive_lcell_comb \imem|RAM~915 (
// Equation(s):
// \imem|RAM~915_combout  = (\CPU_RISCV|pc [5] & ((\CPU_RISCV|pc [3] & ((!\CPU_RISCV|pc [6]))) # (!\CPU_RISCV|pc [3] & (\CPU_RISCV|pc [8])))) # (!\CPU_RISCV|pc [5] & ((\CPU_RISCV|pc [3]) # ((!\CPU_RISCV|pc [8] & \CPU_RISCV|pc [6]))))

	.dataa(\CPU_RISCV|pc [5]),
	.datab(\CPU_RISCV|pc [3]),
	.datac(\CPU_RISCV|pc [8]),
	.datad(\CPU_RISCV|pc [6]),
	.cin(gnd),
	.combout(\imem|RAM~915_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~915 .lut_mask = 16'h65EC;
defparam \imem|RAM~915 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N0
cycloneive_lcell_comb \imem|RAM~917 (
// Equation(s):
// \imem|RAM~917_combout  = (\CPU_RISCV|pc [4] & (!\CPU_RISCV|pc [2] & ((\imem|RAM~915_combout )))) # (!\CPU_RISCV|pc [4] & ((\CPU_RISCV|pc [2]) # ((!\imem|RAM~916_combout ))))

	.dataa(\CPU_RISCV|pc [4]),
	.datab(\CPU_RISCV|pc [2]),
	.datac(\imem|RAM~916_combout ),
	.datad(\imem|RAM~915_combout ),
	.cin(gnd),
	.combout(\imem|RAM~917_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~917 .lut_mask = 16'h6745;
defparam \imem|RAM~917 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N12
cycloneive_lcell_comb \imem|RAM~919 (
// Equation(s):
// \imem|RAM~919_combout  = (\imem|RAM~917_combout ) # ((!\imem|RAM~918_combout  & \CPU_RISCV|pc [2]))

	.dataa(gnd),
	.datab(\imem|RAM~918_combout ),
	.datac(\CPU_RISCV|pc [2]),
	.datad(\imem|RAM~917_combout ),
	.cin(gnd),
	.combout(\imem|RAM~919_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~919 .lut_mask = 16'hFF30;
defparam \imem|RAM~919 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N16
cycloneive_lcell_comb \imem|RAM~924 (
// Equation(s):
// \imem|RAM~924_combout  = (\CPU_RISCV|pc [5] & (\CPU_RISCV|pc [2] & ((\CPU_RISCV|pc [6])))) # (!\CPU_RISCV|pc [5] & (\CPU_RISCV|pc [4] $ (((\CPU_RISCV|pc [2]) # (\CPU_RISCV|pc [6])))))

	.dataa(\CPU_RISCV|pc [2]),
	.datab(\CPU_RISCV|pc [4]),
	.datac(\CPU_RISCV|pc [5]),
	.datad(\CPU_RISCV|pc [6]),
	.cin(gnd),
	.combout(\imem|RAM~924_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~924 .lut_mask = 16'hA306;
defparam \imem|RAM~924 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N30
cycloneive_lcell_comb \imem|RAM~921 (
// Equation(s):
// \imem|RAM~921_combout  = (\CPU_RISCV|pc [2] & (\CPU_RISCV|pc [4] $ (((\CPU_RISCV|pc [5] & !\CPU_RISCV|pc [6]))))) # (!\CPU_RISCV|pc [2] & ((\CPU_RISCV|pc [5] & (!\CPU_RISCV|pc [4] & !\CPU_RISCV|pc [6])) # (!\CPU_RISCV|pc [5] & ((\CPU_RISCV|pc [6])))))

	.dataa(\CPU_RISCV|pc [4]),
	.datab(\CPU_RISCV|pc [2]),
	.datac(\CPU_RISCV|pc [5]),
	.datad(\CPU_RISCV|pc [6]),
	.cin(gnd),
	.combout(\imem|RAM~921_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~921 .lut_mask = 16'h8B58;
defparam \imem|RAM~921 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N20
cycloneive_lcell_comb \imem|RAM~922 (
// Equation(s):
// \imem|RAM~922_combout  = (\CPU_RISCV|pc [4] & (!\CPU_RISCV|pc [5] & (\CPU_RISCV|pc [2] $ (\CPU_RISCV|pc [6])))) # (!\CPU_RISCV|pc [4] & ((\CPU_RISCV|pc [5] & (!\CPU_RISCV|pc [2])) # (!\CPU_RISCV|pc [5] & (\CPU_RISCV|pc [2] & \CPU_RISCV|pc [6]))))

	.dataa(\CPU_RISCV|pc [4]),
	.datab(\CPU_RISCV|pc [5]),
	.datac(\CPU_RISCV|pc [2]),
	.datad(\CPU_RISCV|pc [6]),
	.cin(gnd),
	.combout(\imem|RAM~922_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~922 .lut_mask = 16'h1624;
defparam \imem|RAM~922 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N26
cycloneive_lcell_comb \imem|RAM~923 (
// Equation(s):
// \imem|RAM~923_combout  = (\CPU_RISCV|pc [8] & (\CPU_RISCV|pc [3])) # (!\CPU_RISCV|pc [8] & ((\CPU_RISCV|pc [3] & (!\imem|RAM~921_combout )) # (!\CPU_RISCV|pc [3] & ((\imem|RAM~922_combout )))))

	.dataa(\CPU_RISCV|pc [8]),
	.datab(\CPU_RISCV|pc [3]),
	.datac(\imem|RAM~921_combout ),
	.datad(\imem|RAM~922_combout ),
	.cin(gnd),
	.combout(\imem|RAM~923_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~923 .lut_mask = 16'h9D8C;
defparam \imem|RAM~923 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N28
cycloneive_lcell_comb \imem|RAM~920 (
// Equation(s):
// \imem|RAM~920_combout  = (\CPU_RISCV|pc [6] & ((\CPU_RISCV|pc [2] & ((\CPU_RISCV|pc [5]) # (!\CPU_RISCV|pc [4]))) # (!\CPU_RISCV|pc [2] & ((\CPU_RISCV|pc [4]))))) # (!\CPU_RISCV|pc [6] & (\CPU_RISCV|pc [2] $ (((\CPU_RISCV|pc [5] & !\CPU_RISCV|pc [4])))))

	.dataa(\CPU_RISCV|pc [5]),
	.datab(\CPU_RISCV|pc [2]),
	.datac(\CPU_RISCV|pc [6]),
	.datad(\CPU_RISCV|pc [4]),
	.cin(gnd),
	.combout(\imem|RAM~920_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~920 .lut_mask = 16'hBCC6;
defparam \imem|RAM~920 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N10
cycloneive_lcell_comb \imem|RAM~925 (
// Equation(s):
// \imem|RAM~925_combout  = (\CPU_RISCV|pc [8] & ((\imem|RAM~923_combout  & (!\imem|RAM~924_combout )) # (!\imem|RAM~923_combout  & ((\imem|RAM~920_combout ))))) # (!\CPU_RISCV|pc [8] & (((\imem|RAM~923_combout ))))

	.dataa(\CPU_RISCV|pc [8]),
	.datab(\imem|RAM~924_combout ),
	.datac(\imem|RAM~923_combout ),
	.datad(\imem|RAM~920_combout ),
	.cin(gnd),
	.combout(\imem|RAM~925_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~925 .lut_mask = 16'h7A70;
defparam \imem|RAM~925 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N8
cycloneive_lcell_comb \imem|RAM~926 (
// Equation(s):
// \imem|RAM~926_combout  = (\CPU_RISCV|pc [7] & ((\imem|RAM~919_combout ) # ((\CPU_RISCV|pc [10])))) # (!\CPU_RISCV|pc [7] & (((!\CPU_RISCV|pc [10] & \imem|RAM~925_combout ))))

	.dataa(\imem|RAM~919_combout ),
	.datab(\CPU_RISCV|pc [7]),
	.datac(\CPU_RISCV|pc [10]),
	.datad(\imem|RAM~925_combout ),
	.cin(gnd),
	.combout(\imem|RAM~926_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~926 .lut_mask = 16'hCBC8;
defparam \imem|RAM~926 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N20
cycloneive_lcell_comb \imem|RAM~927 (
// Equation(s):
// \imem|RAM~927_combout  = (\CPU_RISCV|pc [3] & (\CPU_RISCV|pc [2] & (\CPU_RISCV|pc [4] $ (\CPU_RISCV|pc [6])))) # (!\CPU_RISCV|pc [3] & (((\CPU_RISCV|pc [4] & !\CPU_RISCV|pc [6]))))

	.dataa(\CPU_RISCV|pc [2]),
	.datab(\CPU_RISCV|pc [4]),
	.datac(\CPU_RISCV|pc [6]),
	.datad(\CPU_RISCV|pc [3]),
	.cin(gnd),
	.combout(\imem|RAM~927_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~927 .lut_mask = 16'h280C;
defparam \imem|RAM~927 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N10
cycloneive_lcell_comb \imem|RAM~928 (
// Equation(s):
// \imem|RAM~928_combout  = (!\CPU_RISCV|pc [5] & (!\CPU_RISCV|pc [8] & \imem|RAM~927_combout ))

	.dataa(\CPU_RISCV|pc [5]),
	.datab(gnd),
	.datac(\CPU_RISCV|pc [8]),
	.datad(\imem|RAM~927_combout ),
	.cin(gnd),
	.combout(\imem|RAM~928_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~928 .lut_mask = 16'h0500;
defparam \imem|RAM~928 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N2
cycloneive_lcell_comb \imem|RAM~929 (
// Equation(s):
// \imem|RAM~929_combout  = (\CPU_RISCV|pc [8] & (\imem|RAM~585_combout )) # (!\CPU_RISCV|pc [8] & (((\imem|RAM~94_combout  & \always0~1_combout ))))

	.dataa(\CPU_RISCV|pc [8]),
	.datab(\imem|RAM~585_combout ),
	.datac(\imem|RAM~94_combout ),
	.datad(\always0~1_combout ),
	.cin(gnd),
	.combout(\imem|RAM~929_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~929 .lut_mask = 16'hD888;
defparam \imem|RAM~929 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N24
cycloneive_lcell_comb \imem|RAM~930 (
// Equation(s):
// \imem|RAM~930_combout  = (\imem|RAM~928_combout ) # ((!\CPU_RISCV|pc [3] & \imem|RAM~929_combout ))

	.dataa(gnd),
	.datab(\CPU_RISCV|pc [3]),
	.datac(\imem|RAM~928_combout ),
	.datad(\imem|RAM~929_combout ),
	.cin(gnd),
	.combout(\imem|RAM~930_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~930 .lut_mask = 16'hF3F0;
defparam \imem|RAM~930 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N6
cycloneive_lcell_comb \imem|RAM~931 (
// Equation(s):
// \imem|RAM~931_combout  = (\CPU_RISCV|pc [10] & ((\imem|RAM~926_combout  & ((\imem|RAM~930_combout ))) # (!\imem|RAM~926_combout  & (\imem|RAM~914_combout )))) # (!\CPU_RISCV|pc [10] & (((\imem|RAM~926_combout ))))

	.dataa(\imem|RAM~914_combout ),
	.datab(\CPU_RISCV|pc [10]),
	.datac(\imem|RAM~926_combout ),
	.datad(\imem|RAM~930_combout ),
	.cin(gnd),
	.combout(\imem|RAM~931_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~931 .lut_mask = 16'hF838;
defparam \imem|RAM~931 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N12
cycloneive_lcell_comb \imem|RAM~936 (
// Equation(s):
// \imem|RAM~936_combout  = (\CPU_RISCV|pc [4] & ((\CPU_RISCV|pc [3]) # (\CPU_RISCV|pc [2] $ (!\CPU_RISCV|pc [5])))) # (!\CPU_RISCV|pc [4] & ((\CPU_RISCV|pc [2] & (!\CPU_RISCV|pc [3])) # (!\CPU_RISCV|pc [2] & ((\CPU_RISCV|pc [5])))))

	.dataa(\CPU_RISCV|pc [2]),
	.datab(\CPU_RISCV|pc [3]),
	.datac(\CPU_RISCV|pc [4]),
	.datad(\CPU_RISCV|pc [5]),
	.cin(gnd),
	.combout(\imem|RAM~936_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~936 .lut_mask = 16'hE7D2;
defparam \imem|RAM~936 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N28
cycloneive_lcell_comb \imem|RAM~932 (
// Equation(s):
// \imem|RAM~932_combout  = (\CPU_RISCV|pc [2] & (\CPU_RISCV|pc [4] & ((\CPU_RISCV|pc [3]) # (!\CPU_RISCV|pc [5]))))

	.dataa(\CPU_RISCV|pc [2]),
	.datab(\CPU_RISCV|pc [3]),
	.datac(\CPU_RISCV|pc [4]),
	.datad(\CPU_RISCV|pc [5]),
	.cin(gnd),
	.combout(\imem|RAM~932_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~932 .lut_mask = 16'h80A0;
defparam \imem|RAM~932 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N26
cycloneive_lcell_comb \imem|RAM~933 (
// Equation(s):
// \imem|RAM~933_combout  = (\CPU_RISCV|pc [5] & (\CPU_RISCV|pc [4] $ (((\CPU_RISCV|pc [2]) # (!\CPU_RISCV|pc [3]))))) # (!\CPU_RISCV|pc [5] & ((\CPU_RISCV|pc [4]) # (\CPU_RISCV|pc [2] $ (\CPU_RISCV|pc [3]))))

	.dataa(\CPU_RISCV|pc [2]),
	.datab(\CPU_RISCV|pc [5]),
	.datac(\CPU_RISCV|pc [4]),
	.datad(\CPU_RISCV|pc [3]),
	.cin(gnd),
	.combout(\imem|RAM~933_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~933 .lut_mask = 16'h793E;
defparam \imem|RAM~933 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N0
cycloneive_lcell_comb \imem|RAM~934 (
// Equation(s):
// \imem|RAM~934_combout  = (\CPU_RISCV|pc [4] & (\CPU_RISCV|pc [2] $ (((\CPU_RISCV|pc [3]) # (!\CPU_RISCV|pc [5]))))) # (!\CPU_RISCV|pc [4] & (\CPU_RISCV|pc [2] & ((\CPU_RISCV|pc [3]))))

	.dataa(\CPU_RISCV|pc [2]),
	.datab(\CPU_RISCV|pc [5]),
	.datac(\CPU_RISCV|pc [4]),
	.datad(\CPU_RISCV|pc [3]),
	.cin(gnd),
	.combout(\imem|RAM~934_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~934 .lut_mask = 16'h5A90;
defparam \imem|RAM~934 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N30
cycloneive_lcell_comb \imem|RAM~935 (
// Equation(s):
// \imem|RAM~935_combout  = (\CPU_RISCV|pc [8] & (\CPU_RISCV|pc [6])) # (!\CPU_RISCV|pc [8] & ((\CPU_RISCV|pc [6] & (!\imem|RAM~933_combout )) # (!\CPU_RISCV|pc [6] & ((\imem|RAM~934_combout )))))

	.dataa(\CPU_RISCV|pc [8]),
	.datab(\CPU_RISCV|pc [6]),
	.datac(\imem|RAM~933_combout ),
	.datad(\imem|RAM~934_combout ),
	.cin(gnd),
	.combout(\imem|RAM~935_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~935 .lut_mask = 16'h9D8C;
defparam \imem|RAM~935 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N6
cycloneive_lcell_comb \imem|RAM~937 (
// Equation(s):
// \imem|RAM~937_combout  = (\imem|RAM~935_combout  & (((!\CPU_RISCV|pc [8])) # (!\imem|RAM~936_combout ))) # (!\imem|RAM~935_combout  & (((\imem|RAM~932_combout  & \CPU_RISCV|pc [8]))))

	.dataa(\imem|RAM~936_combout ),
	.datab(\imem|RAM~932_combout ),
	.datac(\imem|RAM~935_combout ),
	.datad(\CPU_RISCV|pc [8]),
	.cin(gnd),
	.combout(\imem|RAM~937_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~937 .lut_mask = 16'h5CF0;
defparam \imem|RAM~937 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y32_N20
cycloneive_lcell_comb \imem|RAM~949 (
// Equation(s):
// \imem|RAM~949_combout  = (\CPU_RISCV|pc [2] & (((!\CPU_RISCV|pc [6] & !\CPU_RISCV|pc [3])) # (!\CPU_RISCV|pc [5]))) # (!\CPU_RISCV|pc [2] & (\CPU_RISCV|pc [6] & ((\CPU_RISCV|pc [5]) # (!\CPU_RISCV|pc [3]))))

	.dataa(\CPU_RISCV|pc [2]),
	.datab(\CPU_RISCV|pc [6]),
	.datac(\CPU_RISCV|pc [5]),
	.datad(\CPU_RISCV|pc [3]),
	.cin(gnd),
	.combout(\imem|RAM~949_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~949 .lut_mask = 16'h4A6E;
defparam \imem|RAM~949 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y32_N10
cycloneive_lcell_comb \imem|RAM~950 (
// Equation(s):
// \imem|RAM~950_combout  = (\CPU_RISCV|pc [6] & ((\CPU_RISCV|pc [2] & (!\CPU_RISCV|pc [5] & !\CPU_RISCV|pc [3])) # (!\CPU_RISCV|pc [2] & (\CPU_RISCV|pc [5] $ (\CPU_RISCV|pc [3])))))

	.dataa(\CPU_RISCV|pc [2]),
	.datab(\CPU_RISCV|pc [6]),
	.datac(\CPU_RISCV|pc [5]),
	.datad(\CPU_RISCV|pc [3]),
	.cin(gnd),
	.combout(\imem|RAM~950_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~950 .lut_mask = 16'h0448;
defparam \imem|RAM~950 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y32_N28
cycloneive_lcell_comb \imem|RAM~951 (
// Equation(s):
// \imem|RAM~951_combout  = (\CPU_RISCV|pc [6] & ((\CPU_RISCV|pc [2] $ (\CPU_RISCV|pc [3])) # (!\CPU_RISCV|pc [5]))) # (!\CPU_RISCV|pc [6] & (\CPU_RISCV|pc [5] $ (((!\CPU_RISCV|pc [2] & \CPU_RISCV|pc [3])))))

	.dataa(\CPU_RISCV|pc [2]),
	.datab(\CPU_RISCV|pc [6]),
	.datac(\CPU_RISCV|pc [5]),
	.datad(\CPU_RISCV|pc [3]),
	.cin(gnd),
	.combout(\imem|RAM~951_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~951 .lut_mask = 16'h6DBC;
defparam \imem|RAM~951 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y32_N14
cycloneive_lcell_comb \imem|RAM~952 (
// Equation(s):
// \imem|RAM~952_combout  = (\CPU_RISCV|pc [4] & ((\imem|RAM~950_combout ) # ((\CPU_RISCV|pc [8])))) # (!\CPU_RISCV|pc [4] & (((!\CPU_RISCV|pc [8] & !\imem|RAM~951_combout ))))

	.dataa(\imem|RAM~950_combout ),
	.datab(\CPU_RISCV|pc [4]),
	.datac(\CPU_RISCV|pc [8]),
	.datad(\imem|RAM~951_combout ),
	.cin(gnd),
	.combout(\imem|RAM~952_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~952 .lut_mask = 16'hC8CB;
defparam \imem|RAM~952 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y32_N24
cycloneive_lcell_comb \imem|RAM~953 (
// Equation(s):
// \imem|RAM~953_combout  = (\CPU_RISCV|pc [5] & (\CPU_RISCV|pc [2] & (\CPU_RISCV|pc [6] $ (!\CPU_RISCV|pc [3])))) # (!\CPU_RISCV|pc [5] & ((\CPU_RISCV|pc [6] & ((!\CPU_RISCV|pc [3]))) # (!\CPU_RISCV|pc [6] & (\CPU_RISCV|pc [2]))))

	.dataa(\CPU_RISCV|pc [2]),
	.datab(\CPU_RISCV|pc [6]),
	.datac(\CPU_RISCV|pc [5]),
	.datad(\CPU_RISCV|pc [3]),
	.cin(gnd),
	.combout(\imem|RAM~953_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~953 .lut_mask = 16'h822E;
defparam \imem|RAM~953 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y32_N22
cycloneive_lcell_comb \imem|RAM~954 (
// Equation(s):
// \imem|RAM~954_combout  = (\CPU_RISCV|pc [8] & ((\imem|RAM~952_combout  & ((\imem|RAM~953_combout ))) # (!\imem|RAM~952_combout  & (!\imem|RAM~949_combout )))) # (!\CPU_RISCV|pc [8] & (((\imem|RAM~952_combout ))))

	.dataa(\CPU_RISCV|pc [8]),
	.datab(\imem|RAM~949_combout ),
	.datac(\imem|RAM~952_combout ),
	.datad(\imem|RAM~953_combout ),
	.cin(gnd),
	.combout(\imem|RAM~954_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~954 .lut_mask = 16'hF252;
defparam \imem|RAM~954 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N8
cycloneive_lcell_comb \imem|RAM~946 (
// Equation(s):
// \imem|RAM~946_combout  = (\CPU_RISCV|pc [2] & ((\CPU_RISCV|pc [4]) # ((\CPU_RISCV|pc [6] & \CPU_RISCV|pc [3])))) # (!\CPU_RISCV|pc [2] & ((\CPU_RISCV|pc [3]) # (\CPU_RISCV|pc [6] $ (\CPU_RISCV|pc [4]))))

	.dataa(\CPU_RISCV|pc [2]),
	.datab(\CPU_RISCV|pc [6]),
	.datac(\CPU_RISCV|pc [4]),
	.datad(\CPU_RISCV|pc [3]),
	.cin(gnd),
	.combout(\imem|RAM~946_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~946 .lut_mask = 16'hFDB4;
defparam \imem|RAM~946 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N4
cycloneive_lcell_comb \imem|RAM~535 (
// Equation(s):
// \imem|RAM~535_combout  = (\CPU_RISCV|pc [4] & (\CPU_RISCV|pc [6] & (\CPU_RISCV|pc [3] & !\CPU_RISCV|pc [2])))

	.dataa(\CPU_RISCV|pc [4]),
	.datab(\CPU_RISCV|pc [6]),
	.datac(\CPU_RISCV|pc [3]),
	.datad(\CPU_RISCV|pc [2]),
	.cin(gnd),
	.combout(\imem|RAM~535_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~535 .lut_mask = 16'h0080;
defparam \imem|RAM~535 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N16
cycloneive_lcell_comb \imem|RAM~944 (
// Equation(s):
// \imem|RAM~944_combout  = (\CPU_RISCV|pc [3] & (\CPU_RISCV|pc [6] & \CPU_RISCV|pc [8]))

	.dataa(gnd),
	.datab(\CPU_RISCV|pc [3]),
	.datac(\CPU_RISCV|pc [6]),
	.datad(\CPU_RISCV|pc [8]),
	.cin(gnd),
	.combout(\imem|RAM~944_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~944 .lut_mask = 16'hC000;
defparam \imem|RAM~944 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N10
cycloneive_lcell_comb \imem|RAM~945 (
// Equation(s):
// \imem|RAM~945_combout  = (\imem|RAM~535_combout  & (((\imem|RAM~297_combout  & \imem|RAM~944_combout )) # (!\CPU_RISCV|pc [8]))) # (!\imem|RAM~535_combout  & (((\imem|RAM~297_combout  & \imem|RAM~944_combout ))))

	.dataa(\imem|RAM~535_combout ),
	.datab(\CPU_RISCV|pc [8]),
	.datac(\imem|RAM~297_combout ),
	.datad(\imem|RAM~944_combout ),
	.cin(gnd),
	.combout(\imem|RAM~945_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~945 .lut_mask = 16'hF222;
defparam \imem|RAM~945 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N22
cycloneive_lcell_comb \imem|RAM~947 (
// Equation(s):
// \imem|RAM~947_combout  = (\CPU_RISCV|pc [5] & (((\imem|RAM~945_combout )))) # (!\CPU_RISCV|pc [5] & (\CPU_RISCV|pc [8] & (!\imem|RAM~946_combout )))

	.dataa(\CPU_RISCV|pc [8]),
	.datab(\CPU_RISCV|pc [5]),
	.datac(\imem|RAM~946_combout ),
	.datad(\imem|RAM~945_combout ),
	.cin(gnd),
	.combout(\imem|RAM~947_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~947 .lut_mask = 16'hCE02;
defparam \imem|RAM~947 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N14
cycloneive_lcell_comb \imem|RAM~942 (
// Equation(s):
// \imem|RAM~942_combout  = (!\CPU_RISCV|pc [2] & (!\CPU_RISCV|pc [4] & \CPU_RISCV|pc [5]))

	.dataa(\CPU_RISCV|pc [2]),
	.datab(gnd),
	.datac(\CPU_RISCV|pc [4]),
	.datad(\CPU_RISCV|pc [5]),
	.cin(gnd),
	.combout(\imem|RAM~942_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~942 .lut_mask = 16'h0500;
defparam \imem|RAM~942 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N4
cycloneive_lcell_comb \imem|RAM~938 (
// Equation(s):
// \imem|RAM~938_combout  = (\CPU_RISCV|pc [4] & ((\CPU_RISCV|pc [2] & ((\CPU_RISCV|pc [5]) # (!\CPU_RISCV|pc [3]))) # (!\CPU_RISCV|pc [2] & (\CPU_RISCV|pc [5] & !\CPU_RISCV|pc [3]))))

	.dataa(\CPU_RISCV|pc [2]),
	.datab(\CPU_RISCV|pc [5]),
	.datac(\CPU_RISCV|pc [4]),
	.datad(\CPU_RISCV|pc [3]),
	.cin(gnd),
	.combout(\imem|RAM~938_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~938 .lut_mask = 16'h80E0;
defparam \imem|RAM~938 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N30
cycloneive_lcell_comb \imem|RAM~939 (
// Equation(s):
// \imem|RAM~939_combout  = (\CPU_RISCV|pc [3] & ((\CPU_RISCV|pc [5] & (\CPU_RISCV|pc [4])) # (!\CPU_RISCV|pc [5] & ((!\CPU_RISCV|pc [2]))))) # (!\CPU_RISCV|pc [3] & (\CPU_RISCV|pc [5] $ (((\CPU_RISCV|pc [4] & \CPU_RISCV|pc [2])))))

	.dataa(\CPU_RISCV|pc [3]),
	.datab(\CPU_RISCV|pc [5]),
	.datac(\CPU_RISCV|pc [4]),
	.datad(\CPU_RISCV|pc [2]),
	.cin(gnd),
	.combout(\imem|RAM~939_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~939 .lut_mask = 16'h94E6;
defparam \imem|RAM~939 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N18
cycloneive_lcell_comb \imem|RAM~940 (
// Equation(s):
// \imem|RAM~940_combout  = (\CPU_RISCV|pc [2] & ((\CPU_RISCV|pc [4]) # (\CPU_RISCV|pc [3] $ (!\CPU_RISCV|pc [5])))) # (!\CPU_RISCV|pc [2] & ((\CPU_RISCV|pc [3] & ((!\CPU_RISCV|pc [5]) # (!\CPU_RISCV|pc [4]))) # (!\CPU_RISCV|pc [3] & ((\CPU_RISCV|pc [4]) # 
// (\CPU_RISCV|pc [5])))))

	.dataa(\CPU_RISCV|pc [2]),
	.datab(\CPU_RISCV|pc [3]),
	.datac(\CPU_RISCV|pc [4]),
	.datad(\CPU_RISCV|pc [5]),
	.cin(gnd),
	.combout(\imem|RAM~940_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~940 .lut_mask = 16'hBDF6;
defparam \imem|RAM~940 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N16
cycloneive_lcell_comb \imem|RAM~941 (
// Equation(s):
// \imem|RAM~941_combout  = (\CPU_RISCV|pc [8] & (\CPU_RISCV|pc [6])) # (!\CPU_RISCV|pc [8] & ((\CPU_RISCV|pc [6] & (!\imem|RAM~939_combout )) # (!\CPU_RISCV|pc [6] & ((!\imem|RAM~940_combout )))))

	.dataa(\CPU_RISCV|pc [8]),
	.datab(\CPU_RISCV|pc [6]),
	.datac(\imem|RAM~939_combout ),
	.datad(\imem|RAM~940_combout ),
	.cin(gnd),
	.combout(\imem|RAM~941_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~941 .lut_mask = 16'h8C9D;
defparam \imem|RAM~941 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N24
cycloneive_lcell_comb \imem|RAM~943 (
// Equation(s):
// \imem|RAM~943_combout  = (\CPU_RISCV|pc [8] & ((\imem|RAM~941_combout  & (\imem|RAM~942_combout )) # (!\imem|RAM~941_combout  & ((\imem|RAM~938_combout ))))) # (!\CPU_RISCV|pc [8] & (((\imem|RAM~941_combout ))))

	.dataa(\CPU_RISCV|pc [8]),
	.datab(\imem|RAM~942_combout ),
	.datac(\imem|RAM~938_combout ),
	.datad(\imem|RAM~941_combout ),
	.cin(gnd),
	.combout(\imem|RAM~943_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~943 .lut_mask = 16'hDDA0;
defparam \imem|RAM~943 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N20
cycloneive_lcell_comb \imem|RAM~948 (
// Equation(s):
// \imem|RAM~948_combout  = (\CPU_RISCV|pc [7] & ((\CPU_RISCV|pc [10]) # ((\imem|RAM~943_combout )))) # (!\CPU_RISCV|pc [7] & (!\CPU_RISCV|pc [10] & (\imem|RAM~947_combout )))

	.dataa(\CPU_RISCV|pc [7]),
	.datab(\CPU_RISCV|pc [10]),
	.datac(\imem|RAM~947_combout ),
	.datad(\imem|RAM~943_combout ),
	.cin(gnd),
	.combout(\imem|RAM~948_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~948 .lut_mask = 16'hBA98;
defparam \imem|RAM~948 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N2
cycloneive_lcell_comb \imem|RAM~955 (
// Equation(s):
// \imem|RAM~955_combout  = (\CPU_RISCV|pc [10] & ((\imem|RAM~948_combout  & ((\imem|RAM~954_combout ))) # (!\imem|RAM~948_combout  & (\imem|RAM~937_combout )))) # (!\CPU_RISCV|pc [10] & (((\imem|RAM~948_combout ))))

	.dataa(\imem|RAM~937_combout ),
	.datab(\CPU_RISCV|pc [10]),
	.datac(\imem|RAM~954_combout ),
	.datad(\imem|RAM~948_combout ),
	.cin(gnd),
	.combout(\imem|RAM~955_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~955 .lut_mask = 16'hF388;
defparam \imem|RAM~955 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N10
cycloneive_lcell_comb \imem|RAM~956 (
// Equation(s):
// \imem|RAM~956_combout  = (\CPU_RISCV|pc [9] & (\imem|RAM~931_combout )) # (!\CPU_RISCV|pc [9] & ((\imem|RAM~955_combout )))

	.dataa(\imem|RAM~931_combout ),
	.datab(gnd),
	.datac(\CPU_RISCV|pc [9]),
	.datad(\imem|RAM~955_combout ),
	.cin(gnd),
	.combout(\imem|RAM~956_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~956 .lut_mask = 16'hAFA0;
defparam \imem|RAM~956 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y40_N26
cycloneive_lcell_comb \CPU_RISCV|regs|Equal1~0 (
// Equation(s):
// \CPU_RISCV|regs|Equal1~0_combout  = ((!\imem|RAM~1002_combout  & !\imem|RAM~956_combout )) # (!\CPU_RISCV|RS2~4_combout )

	.dataa(\CPU_RISCV|RS2~4_combout ),
	.datab(gnd),
	.datac(\imem|RAM~1002_combout ),
	.datad(\imem|RAM~956_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|Equal1~0 .lut_mask = 16'h555F;
defparam \CPU_RISCV|regs|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N0
cycloneive_lcell_comb \imem|RAM~1178 (
// Equation(s):
// \imem|RAM~1178_combout  = (\CPU_RISCV|pc [9] & (!\CPU_RISCV|pc [3] & (\CPU_RISCV|pc [8] & !\CPU_RISCV|pc [4]))) # (!\CPU_RISCV|pc [9] & (\CPU_RISCV|pc [3] & (!\CPU_RISCV|pc [8] & \CPU_RISCV|pc [4])))

	.dataa(\CPU_RISCV|pc [9]),
	.datab(\CPU_RISCV|pc [3]),
	.datac(\CPU_RISCV|pc [8]),
	.datad(\CPU_RISCV|pc [4]),
	.cin(gnd),
	.combout(\imem|RAM~1178_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~1178 .lut_mask = 16'h0420;
defparam \imem|RAM~1178 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N16
cycloneive_lcell_comb \imem|RAM~323 (
// Equation(s):
// \imem|RAM~323_combout  = (!\CPU_RISCV|pc [2] & !\CPU_RISCV|pc [6])

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_RISCV|pc [2]),
	.datad(\CPU_RISCV|pc [6]),
	.cin(gnd),
	.combout(\imem|RAM~323_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~323 .lut_mask = 16'h000F;
defparam \imem|RAM~323 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N28
cycloneive_lcell_comb \imem|RAM~1179 (
// Equation(s):
// \imem|RAM~1179_combout  = (\CPU_RISCV|pc [2] & (!\CPU_RISCV|pc [4] & (!\CPU_RISCV|pc [6]))) # (!\CPU_RISCV|pc [2] & (\CPU_RISCV|pc [4] & ((\CPU_RISCV|pc [6]) # (!\CPU_RISCV|pc [9]))))

	.dataa(\CPU_RISCV|pc [2]),
	.datab(\CPU_RISCV|pc [4]),
	.datac(\CPU_RISCV|pc [6]),
	.datad(\CPU_RISCV|pc [9]),
	.cin(gnd),
	.combout(\imem|RAM~1179_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~1179 .lut_mask = 16'h4246;
defparam \imem|RAM~1179 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N22
cycloneive_lcell_comb \imem|RAM~1180 (
// Equation(s):
// \imem|RAM~1180_combout  = (\imem|RAM~1178_combout  & ((\imem|RAM~323_combout ) # ((\imem|RAM~95_combout  & \imem|RAM~1179_combout )))) # (!\imem|RAM~1178_combout  & (((\imem|RAM~95_combout  & \imem|RAM~1179_combout ))))

	.dataa(\imem|RAM~1178_combout ),
	.datab(\imem|RAM~323_combout ),
	.datac(\imem|RAM~95_combout ),
	.datad(\imem|RAM~1179_combout ),
	.cin(gnd),
	.combout(\imem|RAM~1180_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~1180 .lut_mask = 16'hF888;
defparam \imem|RAM~1180 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y29_N10
cycloneive_lcell_comb \imem|RAM~1190 (
// Equation(s):
// \imem|RAM~1190_combout  = (\CPU_RISCV|pc [2] & ((\CPU_RISCV|pc [9]) # ((!\CPU_RISCV|pc [3]) # (!\CPU_RISCV|pc [4])))) # (!\CPU_RISCV|pc [2] & ((\CPU_RISCV|pc [3]) # (\CPU_RISCV|pc [9] $ (\CPU_RISCV|pc [4]))))

	.dataa(\CPU_RISCV|pc [9]),
	.datab(\CPU_RISCV|pc [4]),
	.datac(\CPU_RISCV|pc [2]),
	.datad(\CPU_RISCV|pc [3]),
	.cin(gnd),
	.combout(\imem|RAM~1190_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~1190 .lut_mask = 16'hBFF6;
defparam \imem|RAM~1190 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y29_N0
cycloneive_lcell_comb \imem|RAM~1191 (
// Equation(s):
// \imem|RAM~1191_combout  = (\CPU_RISCV|pc [6] & (\CPU_RISCV|pc [4] & (\CPU_RISCV|pc [9] $ (!\CPU_RISCV|pc [3])))) # (!\CPU_RISCV|pc [6] & (((\CPU_RISCV|pc [3]) # (\CPU_RISCV|pc [4]))))

	.dataa(\CPU_RISCV|pc [9]),
	.datab(\CPU_RISCV|pc [3]),
	.datac(\CPU_RISCV|pc [6]),
	.datad(\CPU_RISCV|pc [4]),
	.cin(gnd),
	.combout(\imem|RAM~1191_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~1191 .lut_mask = 16'h9F0C;
defparam \imem|RAM~1191 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y29_N26
cycloneive_lcell_comb \imem|RAM~1192 (
// Equation(s):
// \imem|RAM~1192_combout  = (\CPU_RISCV|pc [8] & (((\CPU_RISCV|pc [6])))) # (!\CPU_RISCV|pc [8] & ((\CPU_RISCV|pc [2] & (\CPU_RISCV|pc [6] & \imem|RAM~1191_combout )) # (!\CPU_RISCV|pc [2] & (!\CPU_RISCV|pc [6] & !\imem|RAM~1191_combout ))))

	.dataa(\CPU_RISCV|pc [2]),
	.datab(\CPU_RISCV|pc [8]),
	.datac(\CPU_RISCV|pc [6]),
	.datad(\imem|RAM~1191_combout ),
	.cin(gnd),
	.combout(\imem|RAM~1192_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~1192 .lut_mask = 16'hE0C1;
defparam \imem|RAM~1192 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y29_N24
cycloneive_lcell_comb \imem|RAM~1193 (
// Equation(s):
// \imem|RAM~1193_combout  = (\CPU_RISCV|pc [9] & (\CPU_RISCV|pc [4] $ (\CPU_RISCV|pc [2] $ (!\CPU_RISCV|pc [3])))) # (!\CPU_RISCV|pc [9] & ((\CPU_RISCV|pc [2] & ((!\CPU_RISCV|pc [3]))) # (!\CPU_RISCV|pc [2] & (\CPU_RISCV|pc [4]))))

	.dataa(\CPU_RISCV|pc [9]),
	.datab(\CPU_RISCV|pc [4]),
	.datac(\CPU_RISCV|pc [2]),
	.datad(\CPU_RISCV|pc [3]),
	.cin(gnd),
	.combout(\imem|RAM~1193_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~1193 .lut_mask = 16'h2CD6;
defparam \imem|RAM~1193 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y29_N14
cycloneive_lcell_comb \imem|RAM~1194 (
// Equation(s):
// \imem|RAM~1194_combout  = (\CPU_RISCV|pc [8] & ((\imem|RAM~1192_combout  & ((!\imem|RAM~1193_combout ))) # (!\imem|RAM~1192_combout  & (!\imem|RAM~1190_combout )))) # (!\CPU_RISCV|pc [8] & (((\imem|RAM~1192_combout ))))

	.dataa(\imem|RAM~1190_combout ),
	.datab(\CPU_RISCV|pc [8]),
	.datac(\imem|RAM~1192_combout ),
	.datad(\imem|RAM~1193_combout ),
	.cin(gnd),
	.combout(\imem|RAM~1194_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~1194 .lut_mask = 16'h34F4;
defparam \imem|RAM~1194 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y29_N2
cycloneive_lcell_comb \imem|RAM~1186 (
// Equation(s):
// \imem|RAM~1186_combout  = (\CPU_RISCV|pc [8] & (\CPU_RISCV|pc [6] & ((\CPU_RISCV|pc [3]) # (!\CPU_RISCV|pc [9])))) # (!\CPU_RISCV|pc [8] & (\CPU_RISCV|pc [9] & (!\CPU_RISCV|pc [6] & !\CPU_RISCV|pc [3])))

	.dataa(\CPU_RISCV|pc [9]),
	.datab(\CPU_RISCV|pc [8]),
	.datac(\CPU_RISCV|pc [6]),
	.datad(\CPU_RISCV|pc [3]),
	.cin(gnd),
	.combout(\imem|RAM~1186_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~1186 .lut_mask = 16'hC042;
defparam \imem|RAM~1186 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y29_N8
cycloneive_lcell_comb \imem|RAM~1187 (
// Equation(s):
// \imem|RAM~1187_combout  = (\CPU_RISCV|pc [2] & (\CPU_RISCV|pc [4] $ (!\imem|RAM~1186_combout )))

	.dataa(gnd),
	.datab(\CPU_RISCV|pc [4]),
	.datac(\CPU_RISCV|pc [2]),
	.datad(\imem|RAM~1186_combout ),
	.cin(gnd),
	.combout(\imem|RAM~1187_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~1187 .lut_mask = 16'hC030;
defparam \imem|RAM~1187 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y29_N28
cycloneive_lcell_comb \imem|RAM~1185 (
// Equation(s):
// \imem|RAM~1185_combout  = (\CPU_RISCV|pc [9] & (!\CPU_RISCV|pc [6] & (\CPU_RISCV|pc [8] $ (\CPU_RISCV|pc [3])))) # (!\CPU_RISCV|pc [9] & (\CPU_RISCV|pc [8] & ((\CPU_RISCV|pc [6]) # (\CPU_RISCV|pc [3]))))

	.dataa(\CPU_RISCV|pc [9]),
	.datab(\CPU_RISCV|pc [8]),
	.datac(\CPU_RISCV|pc [6]),
	.datad(\CPU_RISCV|pc [3]),
	.cin(gnd),
	.combout(\imem|RAM~1185_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~1185 .lut_mask = 16'h4648;
defparam \imem|RAM~1185 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y29_N22
cycloneive_lcell_comb \imem|RAM~1188 (
// Equation(s):
// \imem|RAM~1188_combout  = (\imem|RAM~1186_combout  & ((\imem|RAM~1187_combout ) # ((\imem|RAM~209_combout  & \imem|RAM~1185_combout )))) # (!\imem|RAM~1186_combout  & (((\imem|RAM~1187_combout  & \imem|RAM~1185_combout ))))

	.dataa(\imem|RAM~209_combout ),
	.datab(\imem|RAM~1186_combout ),
	.datac(\imem|RAM~1187_combout ),
	.datad(\imem|RAM~1185_combout ),
	.cin(gnd),
	.combout(\imem|RAM~1188_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~1188 .lut_mask = 16'hF8C0;
defparam \imem|RAM~1188 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y29_N12
cycloneive_lcell_comb \imem|RAM~1181 (
// Equation(s):
// \imem|RAM~1181_combout  = (\CPU_RISCV|pc [8] & ((\CPU_RISCV|pc [6] & (!\CPU_RISCV|pc [9] & \CPU_RISCV|pc [3])) # (!\CPU_RISCV|pc [6] & ((!\CPU_RISCV|pc [3]))))) # (!\CPU_RISCV|pc [8] & (\CPU_RISCV|pc [9] & (\CPU_RISCV|pc [6])))

	.dataa(\CPU_RISCV|pc [9]),
	.datab(\CPU_RISCV|pc [8]),
	.datac(\CPU_RISCV|pc [6]),
	.datad(\CPU_RISCV|pc [3]),
	.cin(gnd),
	.combout(\imem|RAM~1181_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~1181 .lut_mask = 16'h602C;
defparam \imem|RAM~1181 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y29_N18
cycloneive_lcell_comb \imem|RAM~1182 (
// Equation(s):
// \imem|RAM~1182_combout  = (!\CPU_RISCV|pc [2] & (\imem|RAM~1181_combout  & (\CPU_RISCV|pc [9] $ (\CPU_RISCV|pc [4]))))

	.dataa(\CPU_RISCV|pc [2]),
	.datab(\CPU_RISCV|pc [9]),
	.datac(\CPU_RISCV|pc [4]),
	.datad(\imem|RAM~1181_combout ),
	.cin(gnd),
	.combout(\imem|RAM~1182_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~1182 .lut_mask = 16'h1400;
defparam \imem|RAM~1182 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y29_N20
cycloneive_lcell_comb \imem|RAM~1183 (
// Equation(s):
// \imem|RAM~1183_combout  = (\CPU_RISCV|pc [9] & (!\CPU_RISCV|pc [8] & (!\CPU_RISCV|pc [6] & \CPU_RISCV|pc [3])))

	.dataa(\CPU_RISCV|pc [9]),
	.datab(\CPU_RISCV|pc [8]),
	.datac(\CPU_RISCV|pc [6]),
	.datad(\CPU_RISCV|pc [3]),
	.cin(gnd),
	.combout(\imem|RAM~1183_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~1183 .lut_mask = 16'h0200;
defparam \imem|RAM~1183 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y29_N6
cycloneive_lcell_comb \imem|RAM~1184 (
// Equation(s):
// \imem|RAM~1184_combout  = (\imem|RAM~1182_combout ) # ((\CPU_RISCV|pc [2] & \imem|RAM~1183_combout ))

	.dataa(gnd),
	.datab(\imem|RAM~1182_combout ),
	.datac(\CPU_RISCV|pc [2]),
	.datad(\imem|RAM~1183_combout ),
	.cin(gnd),
	.combout(\imem|RAM~1184_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~1184 .lut_mask = 16'hFCCC;
defparam \imem|RAM~1184 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y29_N16
cycloneive_lcell_comb \imem|RAM~1189 (
// Equation(s):
// \imem|RAM~1189_combout  = (\CPU_RISCV|pc [5] & (((\CPU_RISCV|pc [7]) # (\imem|RAM~1184_combout )))) # (!\CPU_RISCV|pc [5] & (\imem|RAM~1188_combout  & (!\CPU_RISCV|pc [7])))

	.dataa(\imem|RAM~1188_combout ),
	.datab(\CPU_RISCV|pc [5]),
	.datac(\CPU_RISCV|pc [7]),
	.datad(\imem|RAM~1184_combout ),
	.cin(gnd),
	.combout(\imem|RAM~1189_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~1189 .lut_mask = 16'hCEC2;
defparam \imem|RAM~1189 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y29_N4
cycloneive_lcell_comb \imem|RAM~1195 (
// Equation(s):
// \imem|RAM~1195_combout  = (\CPU_RISCV|pc [7] & ((\imem|RAM~1189_combout  & ((\imem|RAM~1194_combout ))) # (!\imem|RAM~1189_combout  & (\imem|RAM~1180_combout )))) # (!\CPU_RISCV|pc [7] & (((\imem|RAM~1189_combout ))))

	.dataa(\imem|RAM~1180_combout ),
	.datab(\CPU_RISCV|pc [7]),
	.datac(\imem|RAM~1194_combout ),
	.datad(\imem|RAM~1189_combout ),
	.cin(gnd),
	.combout(\imem|RAM~1195_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~1195 .lut_mask = 16'hF388;
defparam \imem|RAM~1195 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N22
cycloneive_lcell_comb \imem|RAM~1163 (
// Equation(s):
// \imem|RAM~1163_combout  = (\CPU_RISCV|pc [6] & (!\CPU_RISCV|pc [3] & (\CPU_RISCV|pc [2] $ (\CPU_RISCV|pc [5]))))

	.dataa(\CPU_RISCV|pc [6]),
	.datab(\CPU_RISCV|pc [2]),
	.datac(\CPU_RISCV|pc [5]),
	.datad(\CPU_RISCV|pc [3]),
	.cin(gnd),
	.combout(\imem|RAM~1163_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~1163 .lut_mask = 16'h0028;
defparam \imem|RAM~1163 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N12
cycloneive_lcell_comb \imem|RAM~1162 (
// Equation(s):
// \imem|RAM~1162_combout  = (\CPU_RISCV|pc [6] & (!\CPU_RISCV|pc [2] & (\CPU_RISCV|pc [5] & \CPU_RISCV|pc [3]))) # (!\CPU_RISCV|pc [6] & (\CPU_RISCV|pc [2] & ((!\CPU_RISCV|pc [3]))))

	.dataa(\CPU_RISCV|pc [6]),
	.datab(\CPU_RISCV|pc [2]),
	.datac(\CPU_RISCV|pc [5]),
	.datad(\CPU_RISCV|pc [3]),
	.cin(gnd),
	.combout(\imem|RAM~1162_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~1162 .lut_mask = 16'h2044;
defparam \imem|RAM~1162 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N16
cycloneive_lcell_comb \imem|RAM~1164 (
// Equation(s):
// \imem|RAM~1164_combout  = (\CPU_RISCV|pc [4] & ((\CPU_RISCV|pc [9]) # ((\imem|RAM~1162_combout )))) # (!\CPU_RISCV|pc [4] & (!\CPU_RISCV|pc [9] & (\imem|RAM~1163_combout )))

	.dataa(\CPU_RISCV|pc [4]),
	.datab(\CPU_RISCV|pc [9]),
	.datac(\imem|RAM~1163_combout ),
	.datad(\imem|RAM~1162_combout ),
	.cin(gnd),
	.combout(\imem|RAM~1164_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~1164 .lut_mask = 16'hBA98;
defparam \imem|RAM~1164 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N26
cycloneive_lcell_comb \imem|RAM~1165 (
// Equation(s):
// \imem|RAM~1165_combout  = (\CPU_RISCV|pc [6] & (\CPU_RISCV|pc [2] & ((\CPU_RISCV|pc [3]) # (!\CPU_RISCV|pc [5])))) # (!\CPU_RISCV|pc [6] & (\CPU_RISCV|pc [3] $ (((\CPU_RISCV|pc [2] & \CPU_RISCV|pc [5])))))

	.dataa(\CPU_RISCV|pc [6]),
	.datab(\CPU_RISCV|pc [2]),
	.datac(\CPU_RISCV|pc [5]),
	.datad(\CPU_RISCV|pc [3]),
	.cin(gnd),
	.combout(\imem|RAM~1165_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~1165 .lut_mask = 16'h9D48;
defparam \imem|RAM~1165 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N18
cycloneive_lcell_comb \imem|RAM~1161 (
// Equation(s):
// \imem|RAM~1161_combout  = (\CPU_RISCV|pc [2] & ((\CPU_RISCV|pc [6]) # ((!\CPU_RISCV|pc [3])))) # (!\CPU_RISCV|pc [2] & ((\CPU_RISCV|pc [3]) # (\CPU_RISCV|pc [6] $ (\CPU_RISCV|pc [5]))))

	.dataa(\CPU_RISCV|pc [6]),
	.datab(\CPU_RISCV|pc [2]),
	.datac(\CPU_RISCV|pc [5]),
	.datad(\CPU_RISCV|pc [3]),
	.cin(gnd),
	.combout(\imem|RAM~1161_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~1161 .lut_mask = 16'hBBDE;
defparam \imem|RAM~1161 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N8
cycloneive_lcell_comb \imem|RAM~1166 (
// Equation(s):
// \imem|RAM~1166_combout  = (\CPU_RISCV|pc [9] & ((\imem|RAM~1164_combout  & (\imem|RAM~1165_combout )) # (!\imem|RAM~1164_combout  & ((!\imem|RAM~1161_combout ))))) # (!\CPU_RISCV|pc [9] & (\imem|RAM~1164_combout ))

	.dataa(\CPU_RISCV|pc [9]),
	.datab(\imem|RAM~1164_combout ),
	.datac(\imem|RAM~1165_combout ),
	.datad(\imem|RAM~1161_combout ),
	.cin(gnd),
	.combout(\imem|RAM~1166_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~1166 .lut_mask = 16'hC4E6;
defparam \imem|RAM~1166 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y34_N18
cycloneive_lcell_comb \imem|RAM~1168 (
// Equation(s):
// \imem|RAM~1168_combout  = (\CPU_RISCV|pc [4] & ((\CPU_RISCV|pc [5] & (\CPU_RISCV|pc [2] & \CPU_RISCV|pc [6])) # (!\CPU_RISCV|pc [5] & (!\CPU_RISCV|pc [2]))))

	.dataa(\CPU_RISCV|pc [5]),
	.datab(\CPU_RISCV|pc [2]),
	.datac(\CPU_RISCV|pc [4]),
	.datad(\CPU_RISCV|pc [6]),
	.cin(gnd),
	.combout(\imem|RAM~1168_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~1168 .lut_mask = 16'h9010;
defparam \imem|RAM~1168 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y34_N20
cycloneive_lcell_comb \imem|RAM~1169 (
// Equation(s):
// \imem|RAM~1169_combout  = (\CPU_RISCV|pc [5] & ((\CPU_RISCV|pc [2] & (!\CPU_RISCV|pc [4] & !\CPU_RISCV|pc [6])) # (!\CPU_RISCV|pc [2] & (\CPU_RISCV|pc [4] & \CPU_RISCV|pc [6]))))

	.dataa(\CPU_RISCV|pc [5]),
	.datab(\CPU_RISCV|pc [2]),
	.datac(\CPU_RISCV|pc [4]),
	.datad(\CPU_RISCV|pc [6]),
	.cin(gnd),
	.combout(\imem|RAM~1169_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~1169 .lut_mask = 16'h2008;
defparam \imem|RAM~1169 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y34_N6
cycloneive_lcell_comb \imem|RAM~1170 (
// Equation(s):
// \imem|RAM~1170_combout  = (\CPU_RISCV|pc [3] & ((\imem|RAM~1168_combout ) # ((\CPU_RISCV|pc [9])))) # (!\CPU_RISCV|pc [3] & (((!\CPU_RISCV|pc [9] & \imem|RAM~1169_combout ))))

	.dataa(\CPU_RISCV|pc [3]),
	.datab(\imem|RAM~1168_combout ),
	.datac(\CPU_RISCV|pc [9]),
	.datad(\imem|RAM~1169_combout ),
	.cin(gnd),
	.combout(\imem|RAM~1170_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~1170 .lut_mask = 16'hADA8;
defparam \imem|RAM~1170 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y34_N28
cycloneive_lcell_comb \imem|RAM~1167 (
// Equation(s):
// \imem|RAM~1167_combout  = (\CPU_RISCV|pc [4] & (((!\CPU_RISCV|pc [6]) # (!\CPU_RISCV|pc [2])) # (!\CPU_RISCV|pc [5]))) # (!\CPU_RISCV|pc [4] & ((\CPU_RISCV|pc [6]) # ((\CPU_RISCV|pc [5] & \CPU_RISCV|pc [2]))))

	.dataa(\CPU_RISCV|pc [5]),
	.datab(\CPU_RISCV|pc [2]),
	.datac(\CPU_RISCV|pc [4]),
	.datad(\CPU_RISCV|pc [6]),
	.cin(gnd),
	.combout(\imem|RAM~1167_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~1167 .lut_mask = 16'h7FF8;
defparam \imem|RAM~1167 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y34_N8
cycloneive_lcell_comb \imem|RAM~1171 (
// Equation(s):
// \imem|RAM~1171_combout  = (\imem|RAM~1170_combout  & (((!\CPU_RISCV|pc [9])) # (!\imem|RAM~233_combout ))) # (!\imem|RAM~1170_combout  & (((\CPU_RISCV|pc [9] & !\imem|RAM~1167_combout ))))

	.dataa(\imem|RAM~1170_combout ),
	.datab(\imem|RAM~233_combout ),
	.datac(\CPU_RISCV|pc [9]),
	.datad(\imem|RAM~1167_combout ),
	.cin(gnd),
	.combout(\imem|RAM~1171_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~1171 .lut_mask = 16'h2A7A;
defparam \imem|RAM~1171 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N22
cycloneive_lcell_comb \imem|RAM~1172 (
// Equation(s):
// \imem|RAM~1172_combout  = (\CPU_RISCV|pc [7] & ((\imem|RAM~1166_combout ) # ((\CPU_RISCV|pc [8])))) # (!\CPU_RISCV|pc [7] & (((!\CPU_RISCV|pc [8] & \imem|RAM~1171_combout ))))

	.dataa(\imem|RAM~1166_combout ),
	.datab(\CPU_RISCV|pc [7]),
	.datac(\CPU_RISCV|pc [8]),
	.datad(\imem|RAM~1171_combout ),
	.cin(gnd),
	.combout(\imem|RAM~1172_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~1172 .lut_mask = 16'hCBC8;
defparam \imem|RAM~1172 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N2
cycloneive_lcell_comb \imem|RAM~1174 (
// Equation(s):
// \imem|RAM~1174_combout  = (\CPU_RISCV|pc [4] & ((\CPU_RISCV|pc [2]) # ((\CPU_RISCV|pc [3])))) # (!\CPU_RISCV|pc [4] & (\CPU_RISCV|pc [3] & (\CPU_RISCV|pc [2] $ (\CPU_RISCV|pc [6]))))

	.dataa(\CPU_RISCV|pc [2]),
	.datab(\CPU_RISCV|pc [4]),
	.datac(\CPU_RISCV|pc [6]),
	.datad(\CPU_RISCV|pc [3]),
	.cin(gnd),
	.combout(\imem|RAM~1174_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~1174 .lut_mask = 16'hDE88;
defparam \imem|RAM~1174 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N24
cycloneive_lcell_comb \imem|RAM~1173 (
// Equation(s):
// \imem|RAM~1173_combout  = (\CPU_RISCV|pc [6] & (\CPU_RISCV|pc [4] & (\CPU_RISCV|pc [2] $ (\CPU_RISCV|pc [3]))))

	.dataa(\CPU_RISCV|pc [2]),
	.datab(\CPU_RISCV|pc [6]),
	.datac(\CPU_RISCV|pc [4]),
	.datad(\CPU_RISCV|pc [3]),
	.cin(gnd),
	.combout(\imem|RAM~1173_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~1173 .lut_mask = 16'h4080;
defparam \imem|RAM~1173 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N18
cycloneive_lcell_comb \imem|RAM~1175 (
// Equation(s):
// \imem|RAM~1175_combout  = (!\CPU_RISCV|pc [9] & ((\CPU_RISCV|pc [5] & (!\imem|RAM~1174_combout )) # (!\CPU_RISCV|pc [5] & ((\imem|RAM~1173_combout )))))

	.dataa(\imem|RAM~1174_combout ),
	.datab(\imem|RAM~1173_combout ),
	.datac(\CPU_RISCV|pc [5]),
	.datad(\CPU_RISCV|pc [9]),
	.cin(gnd),
	.combout(\imem|RAM~1175_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~1175 .lut_mask = 16'h005C;
defparam \imem|RAM~1175 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N0
cycloneive_lcell_comb \imem|RAM~1176 (
// Equation(s):
// \imem|RAM~1176_combout  = (\imem|RAM~1175_combout ) # ((\CPU_RISCV|pc [3] & (\CPU_RISCV|pc [9] & \imem|RAM~585_combout )))

	.dataa(\CPU_RISCV|pc [3]),
	.datab(\CPU_RISCV|pc [9]),
	.datac(\imem|RAM~1175_combout ),
	.datad(\imem|RAM~585_combout ),
	.cin(gnd),
	.combout(\imem|RAM~1176_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~1176 .lut_mask = 16'hF8F0;
defparam \imem|RAM~1176 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N10
cycloneive_lcell_comb \imem|RAM~1159 (
// Equation(s):
// \imem|RAM~1159_combout  = (\CPU_RISCV|pc [2] & (\CPU_RISCV|pc [6] $ (((!\CPU_RISCV|pc [5] & \CPU_RISCV|pc [4]))))) # (!\CPU_RISCV|pc [2] & ((\CPU_RISCV|pc [6]) # ((\CPU_RISCV|pc [5]) # (\CPU_RISCV|pc [4]))))

	.dataa(\CPU_RISCV|pc [2]),
	.datab(\CPU_RISCV|pc [6]),
	.datac(\CPU_RISCV|pc [5]),
	.datad(\CPU_RISCV|pc [4]),
	.cin(gnd),
	.combout(\imem|RAM~1159_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~1159 .lut_mask = 16'hD7DC;
defparam \imem|RAM~1159 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N8
cycloneive_lcell_comb \imem|RAM~1156 (
// Equation(s):
// \imem|RAM~1156_combout  = (\CPU_RISCV|pc [2] & ((\CPU_RISCV|pc [6] & ((!\CPU_RISCV|pc [4]) # (!\CPU_RISCV|pc [5]))) # (!\CPU_RISCV|pc [6] & (\CPU_RISCV|pc [5] $ (!\CPU_RISCV|pc [4]))))) # (!\CPU_RISCV|pc [2] & (((\CPU_RISCV|pc [5]) # (\CPU_RISCV|pc 
// [4]))))

	.dataa(\CPU_RISCV|pc [2]),
	.datab(\CPU_RISCV|pc [6]),
	.datac(\CPU_RISCV|pc [5]),
	.datad(\CPU_RISCV|pc [4]),
	.cin(gnd),
	.combout(\imem|RAM~1156_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~1156 .lut_mask = 16'h7DDA;
defparam \imem|RAM~1156 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N6
cycloneive_lcell_comb \imem|RAM~1157 (
// Equation(s):
// \imem|RAM~1157_combout  = (\CPU_RISCV|pc [2] & (\CPU_RISCV|pc [5] $ (((!\CPU_RISCV|pc [4]) # (!\CPU_RISCV|pc [6]))))) # (!\CPU_RISCV|pc [2] & ((\CPU_RISCV|pc [6]) # ((\CPU_RISCV|pc [5]) # (\CPU_RISCV|pc [4]))))

	.dataa(\CPU_RISCV|pc [2]),
	.datab(\CPU_RISCV|pc [6]),
	.datac(\CPU_RISCV|pc [5]),
	.datad(\CPU_RISCV|pc [4]),
	.cin(gnd),
	.combout(\imem|RAM~1157_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~1157 .lut_mask = 16'hD75E;
defparam \imem|RAM~1157 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N4
cycloneive_lcell_comb \imem|RAM~1158 (
// Equation(s):
// \imem|RAM~1158_combout  = (\CPU_RISCV|pc [3] & ((\CPU_RISCV|pc [9]) # ((!\imem|RAM~1156_combout )))) # (!\CPU_RISCV|pc [3] & (!\CPU_RISCV|pc [9] & ((\imem|RAM~1157_combout ))))

	.dataa(\CPU_RISCV|pc [3]),
	.datab(\CPU_RISCV|pc [9]),
	.datac(\imem|RAM~1156_combout ),
	.datad(\imem|RAM~1157_combout ),
	.cin(gnd),
	.combout(\imem|RAM~1158_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~1158 .lut_mask = 16'h9B8A;
defparam \imem|RAM~1158 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N18
cycloneive_lcell_comb \imem|RAM~1155 (
// Equation(s):
// \imem|RAM~1155_combout  = (\CPU_RISCV|pc [6] & ((\CPU_RISCV|pc [4] & (!\CPU_RISCV|pc [2])) # (!\CPU_RISCV|pc [4] & ((!\CPU_RISCV|pc [5]))))) # (!\CPU_RISCV|pc [6] & (\CPU_RISCV|pc [2] & (\CPU_RISCV|pc [5])))

	.dataa(\CPU_RISCV|pc [2]),
	.datab(\CPU_RISCV|pc [6]),
	.datac(\CPU_RISCV|pc [5]),
	.datad(\CPU_RISCV|pc [4]),
	.cin(gnd),
	.combout(\imem|RAM~1155_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~1155 .lut_mask = 16'h642C;
defparam \imem|RAM~1155 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N28
cycloneive_lcell_comb \imem|RAM~1160 (
// Equation(s):
// \imem|RAM~1160_combout  = (\CPU_RISCV|pc [9] & ((\imem|RAM~1158_combout  & (!\imem|RAM~1159_combout )) # (!\imem|RAM~1158_combout  & ((\imem|RAM~1155_combout ))))) # (!\CPU_RISCV|pc [9] & (((\imem|RAM~1158_combout ))))

	.dataa(\imem|RAM~1159_combout ),
	.datab(\CPU_RISCV|pc [9]),
	.datac(\imem|RAM~1158_combout ),
	.datad(\imem|RAM~1155_combout ),
	.cin(gnd),
	.combout(\imem|RAM~1160_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~1160 .lut_mask = 16'h7C70;
defparam \imem|RAM~1160 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N14
cycloneive_lcell_comb \imem|RAM~1177 (
// Equation(s):
// \imem|RAM~1177_combout  = (\imem|RAM~1172_combout  & ((\imem|RAM~1176_combout ) # ((!\CPU_RISCV|pc [8])))) # (!\imem|RAM~1172_combout  & (((\CPU_RISCV|pc [8] & \imem|RAM~1160_combout ))))

	.dataa(\imem|RAM~1172_combout ),
	.datab(\imem|RAM~1176_combout ),
	.datac(\CPU_RISCV|pc [8]),
	.datad(\imem|RAM~1160_combout ),
	.cin(gnd),
	.combout(\imem|RAM~1177_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~1177 .lut_mask = 16'hDA8A;
defparam \imem|RAM~1177 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y40_N16
cycloneive_lcell_comb \CPU_RISCV|RS2[4]~10 (
// Equation(s):
// \CPU_RISCV|RS2[4]~10_combout  = (\CPU_RISCV|RS2~4_combout  & ((\CPU_RISCV|pc [10] & ((\imem|RAM~1177_combout ))) # (!\CPU_RISCV|pc [10] & (\imem|RAM~1195_combout ))))

	.dataa(\imem|RAM~1195_combout ),
	.datab(\CPU_RISCV|pc [10]),
	.datac(\imem|RAM~1177_combout ),
	.datad(\CPU_RISCV|RS2~4_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|RS2[4]~10_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|RS2[4]~10 .lut_mask = 16'hE200;
defparam \CPU_RISCV|RS2[4]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y40_N4
cycloneive_lcell_comb \CPU_RISCV|regs|Equal1~1 (
// Equation(s):
// \CPU_RISCV|regs|Equal1~1_combout  = (!\CPU_RISCV|RS2[3]~5_combout  & (!\CPU_RISCV|RS2[2]~3_combout  & (\CPU_RISCV|regs|Equal1~0_combout  & !\CPU_RISCV|RS2[4]~10_combout )))

	.dataa(\CPU_RISCV|RS2[3]~5_combout ),
	.datab(\CPU_RISCV|RS2[2]~3_combout ),
	.datac(\CPU_RISCV|regs|Equal1~0_combout ),
	.datad(\CPU_RISCV|RS2[4]~10_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|Equal1~1 .lut_mask = 16'h0010;
defparam \CPU_RISCV|regs|Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y32_N12
cycloneive_lcell_comb \CPU_RISCV|regs|rf~463feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~463feeder_combout  = \CPU_RISCV|comb~138_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_RISCV|comb~138_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~463feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~463feeder .lut_mask = 16'hF0F0;
defparam \CPU_RISCV|regs|rf~463feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N12
cycloneive_lcell_comb \CPU_RISCV|Equal6~0 (
// Equation(s):
// \CPU_RISCV|Equal6~0_combout  = (!\imem|RAM~311_combout  & (\imem|RAM~389_combout  & (\imem|RAM~343_combout  & \CPU_RISCV|Equal0~2_combout )))

	.dataa(\imem|RAM~311_combout ),
	.datab(\imem|RAM~389_combout ),
	.datac(\imem|RAM~343_combout ),
	.datad(\CPU_RISCV|Equal0~2_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|Equal6~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|Equal6~0 .lut_mask = 16'h4000;
defparam \CPU_RISCV|Equal6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N22
cycloneive_lcell_comb \CPU_RISCV|U_type (
// Equation(s):
// \CPU_RISCV|U_type~combout  = (\CPU_RISCV|Equal6~0_combout ) # ((\imem|RAM~389_combout  & (\imem|RAM~343_combout  & \CPU_RISCV|Equal2~0_combout )))

	.dataa(\CPU_RISCV|Equal6~0_combout ),
	.datab(\imem|RAM~389_combout ),
	.datac(\imem|RAM~343_combout ),
	.datad(\CPU_RISCV|Equal2~0_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|U_type~combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|U_type .lut_mask = 16'hEAAA;
defparam \CPU_RISCV|U_type .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N10
cycloneive_lcell_comb \CPU_RISCV|RD~8 (
// Equation(s):
// \CPU_RISCV|RD~8_combout  = (\CPU_RISCV|I_type~combout ) # ((\CPU_RISCV|U_type~combout ) # ((\CPU_RISCV|Equal0~3_combout ) # (\CPU_RISCV|Equal8~1_combout )))

	.dataa(\CPU_RISCV|I_type~combout ),
	.datab(\CPU_RISCV|U_type~combout ),
	.datac(\CPU_RISCV|Equal0~3_combout ),
	.datad(\CPU_RISCV|Equal8~1_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|RD~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|RD~8 .lut_mask = 16'hFFFE;
defparam \CPU_RISCV|RD~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N2
cycloneive_lcell_comb \imem|RAM~507 (
// Equation(s):
// \imem|RAM~507_combout  = (\CPU_RISCV|pc [2] & (\CPU_RISCV|pc [3] & \CPU_RISCV|pc [4]))

	.dataa(\CPU_RISCV|pc [2]),
	.datab(\CPU_RISCV|pc [3]),
	.datac(gnd),
	.datad(\CPU_RISCV|pc [4]),
	.cin(gnd),
	.combout(\imem|RAM~507_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~507 .lut_mask = 16'h8800;
defparam \imem|RAM~507 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N18
cycloneive_lcell_comb \imem|RAM~680 (
// Equation(s):
// \imem|RAM~680_combout  = (\imem|RAM~507_combout  & (!\CPU_RISCV|pc [6] & (\CPU_RISCV|pc [5] $ (\CPU_RISCV|pc [10]))))

	.dataa(\imem|RAM~507_combout ),
	.datab(\CPU_RISCV|pc [5]),
	.datac(\CPU_RISCV|pc [10]),
	.datad(\CPU_RISCV|pc [6]),
	.cin(gnd),
	.combout(\imem|RAM~680_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~680 .lut_mask = 16'h0028;
defparam \imem|RAM~680 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N16
cycloneive_lcell_comb \imem|RAM~681 (
// Equation(s):
// \imem|RAM~681_combout  = (\CPU_RISCV|pc [4] & (\CPU_RISCV|pc [5] & ((\CPU_RISCV|pc [2]) # (\CPU_RISCV|pc [3]))))

	.dataa(\CPU_RISCV|pc [4]),
	.datab(\CPU_RISCV|pc [2]),
	.datac(\CPU_RISCV|pc [5]),
	.datad(\CPU_RISCV|pc [3]),
	.cin(gnd),
	.combout(\imem|RAM~681_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~681 .lut_mask = 16'hA080;
defparam \imem|RAM~681 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N12
cycloneive_lcell_comb \imem|RAM~682 (
// Equation(s):
// \imem|RAM~682_combout  = (\imem|RAM~680_combout ) # ((!\CPU_RISCV|pc [10] & (\CPU_RISCV|pc [6] & !\imem|RAM~681_combout )))

	.dataa(\CPU_RISCV|pc [10]),
	.datab(\imem|RAM~680_combout ),
	.datac(\CPU_RISCV|pc [6]),
	.datad(\imem|RAM~681_combout ),
	.cin(gnd),
	.combout(\imem|RAM~682_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~682 .lut_mask = 16'hCCDC;
defparam \imem|RAM~682 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N30
cycloneive_lcell_comb \imem|RAM~678 (
// Equation(s):
// \imem|RAM~678_combout  = (!\CPU_RISCV|pc [4] & (!\CPU_RISCV|pc [5] & (!\CPU_RISCV|pc [10] & !\CPU_RISCV|pc [6])))

	.dataa(\CPU_RISCV|pc [4]),
	.datab(\CPU_RISCV|pc [5]),
	.datac(\CPU_RISCV|pc [10]),
	.datad(\CPU_RISCV|pc [6]),
	.cin(gnd),
	.combout(\imem|RAM~678_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~678 .lut_mask = 16'h0001;
defparam \imem|RAM~678 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N28
cycloneive_lcell_comb \imem|RAM~679 (
// Equation(s):
// \imem|RAM~679_combout  = (\CPU_RISCV|pc [3] & ((\imem|RAM~678_combout ) # ((\always0~1_combout  & \imem|RAM~580_combout ))))

	.dataa(\imem|RAM~678_combout ),
	.datab(\CPU_RISCV|pc [3]),
	.datac(\always0~1_combout ),
	.datad(\imem|RAM~580_combout ),
	.cin(gnd),
	.combout(\imem|RAM~679_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~679 .lut_mask = 16'hC888;
defparam \imem|RAM~679 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N14
cycloneive_lcell_comb \imem|RAM~683 (
// Equation(s):
// \imem|RAM~683_combout  = (\CPU_RISCV|pc [7] & (((\CPU_RISCV|pc [8]) # (\imem|RAM~679_combout )))) # (!\CPU_RISCV|pc [7] & (\imem|RAM~682_combout  & (!\CPU_RISCV|pc [8])))

	.dataa(\imem|RAM~682_combout ),
	.datab(\CPU_RISCV|pc [7]),
	.datac(\CPU_RISCV|pc [8]),
	.datad(\imem|RAM~679_combout ),
	.cin(gnd),
	.combout(\imem|RAM~683_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~683 .lut_mask = 16'hCEC2;
defparam \imem|RAM~683 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N2
cycloneive_lcell_comb \imem|RAM~676 (
// Equation(s):
// \imem|RAM~676_combout  = (\CPU_RISCV|pc [4]) # ((\CPU_RISCV|pc [3] & ((!\CPU_RISCV|pc [2]))) # (!\CPU_RISCV|pc [3] & ((\CPU_RISCV|pc [6]) # (\CPU_RISCV|pc [2]))))

	.dataa(\CPU_RISCV|pc [4]),
	.datab(\CPU_RISCV|pc [6]),
	.datac(\CPU_RISCV|pc [3]),
	.datad(\CPU_RISCV|pc [2]),
	.cin(gnd),
	.combout(\imem|RAM~676_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~676 .lut_mask = 16'hAFFE;
defparam \imem|RAM~676 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N0
cycloneive_lcell_comb \imem|RAM~677 (
// Equation(s):
// \imem|RAM~677_combout  = (\CPU_RISCV|pc [10] & ((\CPU_RISCV|pc [5] & (\imem|RAM~535_combout )) # (!\CPU_RISCV|pc [5] & ((!\imem|RAM~676_combout )))))

	.dataa(\CPU_RISCV|pc [10]),
	.datab(\CPU_RISCV|pc [5]),
	.datac(\imem|RAM~535_combout ),
	.datad(\imem|RAM~676_combout ),
	.cin(gnd),
	.combout(\imem|RAM~677_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~677 .lut_mask = 16'h80A2;
defparam \imem|RAM~677 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N26
cycloneive_lcell_comb \imem|RAM~684 (
// Equation(s):
// \imem|RAM~684_combout  = (\CPU_RISCV|pc [4] & (!\CPU_RISCV|pc [5] & (\CPU_RISCV|pc [2] $ (!\CPU_RISCV|pc [10]))))

	.dataa(\CPU_RISCV|pc [2]),
	.datab(\CPU_RISCV|pc [4]),
	.datac(\CPU_RISCV|pc [10]),
	.datad(\CPU_RISCV|pc [5]),
	.cin(gnd),
	.combout(\imem|RAM~684_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~684 .lut_mask = 16'h0084;
defparam \imem|RAM~684 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N16
cycloneive_lcell_comb \imem|RAM~335 (
// Equation(s):
// \imem|RAM~335_combout  = (\CPU_RISCV|pc [10] & \CPU_RISCV|pc [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_RISCV|pc [10]),
	.datad(\CPU_RISCV|pc [2]),
	.cin(gnd),
	.combout(\imem|RAM~335_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~335 .lut_mask = 16'hF000;
defparam \imem|RAM~335 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N6
cycloneive_lcell_comb \imem|RAM~1232 (
// Equation(s):
// \imem|RAM~1232_combout  = (!\CPU_RISCV|pc [6] & (\CPU_RISCV|pc [5] & (\imem|RAM~335_combout  & !\CPU_RISCV|pc [4])))

	.dataa(\CPU_RISCV|pc [6]),
	.datab(\CPU_RISCV|pc [5]),
	.datac(\imem|RAM~335_combout ),
	.datad(\CPU_RISCV|pc [4]),
	.cin(gnd),
	.combout(\imem|RAM~1232_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~1232 .lut_mask = 16'h0040;
defparam \imem|RAM~1232 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N16
cycloneive_lcell_comb \imem|RAM~685 (
// Equation(s):
// \imem|RAM~685_combout  = (\CPU_RISCV|pc [3] & ((\imem|RAM~1232_combout ) # ((\CPU_RISCV|pc [6] & \imem|RAM~684_combout ))))

	.dataa(\CPU_RISCV|pc [6]),
	.datab(\CPU_RISCV|pc [3]),
	.datac(\imem|RAM~684_combout ),
	.datad(\imem|RAM~1232_combout ),
	.cin(gnd),
	.combout(\imem|RAM~685_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~685 .lut_mask = 16'hCC80;
defparam \imem|RAM~685 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N10
cycloneive_lcell_comb \imem|RAM~686 (
// Equation(s):
// \imem|RAM~686_combout  = (\imem|RAM~683_combout  & (((\imem|RAM~685_combout )) # (!\CPU_RISCV|pc [8]))) # (!\imem|RAM~683_combout  & (\CPU_RISCV|pc [8] & (\imem|RAM~677_combout )))

	.dataa(\imem|RAM~683_combout ),
	.datab(\CPU_RISCV|pc [8]),
	.datac(\imem|RAM~677_combout ),
	.datad(\imem|RAM~685_combout ),
	.cin(gnd),
	.combout(\imem|RAM~686_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~686 .lut_mask = 16'hEA62;
defparam \imem|RAM~686 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y35_N10
cycloneive_lcell_comb \imem|RAM~668 (
// Equation(s):
// \imem|RAM~668_combout  = (\CPU_RISCV|pc [2]) # ((\CPU_RISCV|pc [8] & ((!\CPU_RISCV|pc [10]) # (!\CPU_RISCV|pc [5]))) # (!\CPU_RISCV|pc [8] & ((\CPU_RISCV|pc [5]) # (\CPU_RISCV|pc [10]))))

	.dataa(\CPU_RISCV|pc [2]),
	.datab(\CPU_RISCV|pc [8]),
	.datac(\CPU_RISCV|pc [5]),
	.datad(\CPU_RISCV|pc [10]),
	.cin(gnd),
	.combout(\imem|RAM~668_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~668 .lut_mask = 16'hBFFE;
defparam \imem|RAM~668 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y35_N8
cycloneive_lcell_comb \imem|RAM~669 (
// Equation(s):
// \imem|RAM~669_combout  = (\CPU_RISCV|pc [4] & (!\CPU_RISCV|pc [7] & !\imem|RAM~668_combout ))

	.dataa(\CPU_RISCV|pc [4]),
	.datab(gnd),
	.datac(\CPU_RISCV|pc [7]),
	.datad(\imem|RAM~668_combout ),
	.cin(gnd),
	.combout(\imem|RAM~669_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~669 .lut_mask = 16'h000A;
defparam \imem|RAM~669 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y33_N2
cycloneive_lcell_comb \imem|RAM~497 (
// Equation(s):
// \imem|RAM~497_combout  = (!\CPU_RISCV|pc [5] & (!\CPU_RISCV|pc [2] & (!\CPU_RISCV|pc [7] & \CPU_RISCV|pc [4])))

	.dataa(\CPU_RISCV|pc [5]),
	.datab(\CPU_RISCV|pc [2]),
	.datac(\CPU_RISCV|pc [7]),
	.datad(\CPU_RISCV|pc [4]),
	.cin(gnd),
	.combout(\imem|RAM~497_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~497 .lut_mask = 16'h0100;
defparam \imem|RAM~497 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y36_N24
cycloneive_lcell_comb \imem|RAM~670 (
// Equation(s):
// \imem|RAM~670_combout  = (\CPU_RISCV|pc [7] & (!\CPU_RISCV|pc [8] & (\CPU_RISCV|pc [5] $ (\CPU_RISCV|pc [4])))) # (!\CPU_RISCV|pc [7] & (!\CPU_RISCV|pc [4] & (\CPU_RISCV|pc [8] $ (\CPU_RISCV|pc [5]))))

	.dataa(\CPU_RISCV|pc [7]),
	.datab(\CPU_RISCV|pc [8]),
	.datac(\CPU_RISCV|pc [5]),
	.datad(\CPU_RISCV|pc [4]),
	.cin(gnd),
	.combout(\imem|RAM~670_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~670 .lut_mask = 16'h0234;
defparam \imem|RAM~670 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y36_N26
cycloneive_lcell_comb \imem|RAM~671 (
// Equation(s):
// \imem|RAM~671_combout  = (\CPU_RISCV|pc [2] & ((\imem|RAM~670_combout ) # ((\CPU_RISCV|pc [8] & \imem|RAM~497_combout )))) # (!\CPU_RISCV|pc [2] & (\CPU_RISCV|pc [8] & (\imem|RAM~497_combout )))

	.dataa(\CPU_RISCV|pc [2]),
	.datab(\CPU_RISCV|pc [8]),
	.datac(\imem|RAM~497_combout ),
	.datad(\imem|RAM~670_combout ),
	.cin(gnd),
	.combout(\imem|RAM~671_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~671 .lut_mask = 16'hEAC0;
defparam \imem|RAM~671 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y36_N4
cycloneive_lcell_comb \imem|RAM~672 (
// Equation(s):
// \imem|RAM~672_combout  = (\CPU_RISCV|pc [7] & (!\CPU_RISCV|pc [4] & (\CPU_RISCV|pc [8] $ (\CPU_RISCV|pc [5]))))

	.dataa(\CPU_RISCV|pc [7]),
	.datab(\CPU_RISCV|pc [8]),
	.datac(\CPU_RISCV|pc [5]),
	.datad(\CPU_RISCV|pc [4]),
	.cin(gnd),
	.combout(\imem|RAM~672_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~672 .lut_mask = 16'h0028;
defparam \imem|RAM~672 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y36_N18
cycloneive_lcell_comb \imem|RAM~673 (
// Equation(s):
// \imem|RAM~673_combout  = (\CPU_RISCV|pc [10] & (\imem|RAM~671_combout )) # (!\CPU_RISCV|pc [10] & (((\imem|RAM~672_combout  & \CPU_RISCV|pc [2]))))

	.dataa(\imem|RAM~671_combout ),
	.datab(\imem|RAM~672_combout ),
	.datac(\CPU_RISCV|pc [10]),
	.datad(\CPU_RISCV|pc [2]),
	.cin(gnd),
	.combout(\imem|RAM~673_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~673 .lut_mask = 16'hACA0;
defparam \imem|RAM~673 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y35_N22
cycloneive_lcell_comb \imem|RAM~674 (
// Equation(s):
// \imem|RAM~674_combout  = (\CPU_RISCV|pc [6] & (\CPU_RISCV|pc [3])) # (!\CPU_RISCV|pc [6] & ((\CPU_RISCV|pc [3] & (\imem|RAM~669_combout )) # (!\CPU_RISCV|pc [3] & ((\imem|RAM~673_combout )))))

	.dataa(\CPU_RISCV|pc [6]),
	.datab(\CPU_RISCV|pc [3]),
	.datac(\imem|RAM~669_combout ),
	.datad(\imem|RAM~673_combout ),
	.cin(gnd),
	.combout(\imem|RAM~674_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~674 .lut_mask = 16'hD9C8;
defparam \imem|RAM~674 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y35_N18
cycloneive_lcell_comb \imem|RAM~1231 (
// Equation(s):
// \imem|RAM~1231_combout  = (\CPU_RISCV|pc [5] & (!\CPU_RISCV|pc [8] & (\imem|RAM~131_combout  & \imem|RAM~94_combout )))

	.dataa(\CPU_RISCV|pc [5]),
	.datab(\CPU_RISCV|pc [8]),
	.datac(\imem|RAM~131_combout ),
	.datad(\imem|RAM~94_combout ),
	.cin(gnd),
	.combout(\imem|RAM~1231_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~1231 .lut_mask = 16'h2000;
defparam \imem|RAM~1231 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y35_N0
cycloneive_lcell_comb \imem|RAM~675 (
// Equation(s):
// \imem|RAM~675_combout  = (\CPU_RISCV|pc [6] & ((\imem|RAM~674_combout  & (\imem|RAM~286_combout )) # (!\imem|RAM~674_combout  & ((\imem|RAM~1231_combout ))))) # (!\CPU_RISCV|pc [6] & (((\imem|RAM~674_combout ))))

	.dataa(\CPU_RISCV|pc [6]),
	.datab(\imem|RAM~286_combout ),
	.datac(\imem|RAM~674_combout ),
	.datad(\imem|RAM~1231_combout ),
	.cin(gnd),
	.combout(\imem|RAM~675_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~675 .lut_mask = 16'hDAD0;
defparam \imem|RAM~675 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y35_N6
cycloneive_lcell_comb \imem|RAM~687 (
// Equation(s):
// \imem|RAM~687_combout  = (\CPU_RISCV|pc [9] & ((\imem|RAM~675_combout ))) # (!\CPU_RISCV|pc [9] & (\imem|RAM~686_combout ))

	.dataa(gnd),
	.datab(\CPU_RISCV|pc [9]),
	.datac(\imem|RAM~686_combout ),
	.datad(\imem|RAM~675_combout ),
	.cin(gnd),
	.combout(\imem|RAM~687_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~687 .lut_mask = 16'hFC30;
defparam \imem|RAM~687 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y38_N0
cycloneive_lcell_comb \CPU_RISCV|reg_write~0 (
// Equation(s):
// \CPU_RISCV|reg_write~0_combout  = (\CPU_RISCV|U_type~combout ) # (!\CPU_RISCV|RS1~2_combout )

	.dataa(gnd),
	.datab(\CPU_RISCV|U_type~combout ),
	.datac(gnd),
	.datad(\CPU_RISCV|RS1~2_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|reg_write~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|reg_write~0 .lut_mask = 16'hCCFF;
defparam \CPU_RISCV|reg_write~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y34_N22
cycloneive_lcell_comb \imem|RAM~416 (
// Equation(s):
// \imem|RAM~416_combout  = (\CPU_RISCV|pc [4] & ((\CPU_RISCV|pc [10] $ (!\CPU_RISCV|pc [2])))) # (!\CPU_RISCV|pc [4] & (!\CPU_RISCV|pc [10] & ((\CPU_RISCV|pc [3]) # (\CPU_RISCV|pc [2]))))

	.dataa(\CPU_RISCV|pc [3]),
	.datab(\CPU_RISCV|pc [4]),
	.datac(\CPU_RISCV|pc [10]),
	.datad(\CPU_RISCV|pc [2]),
	.cin(gnd),
	.combout(\imem|RAM~416_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~416 .lut_mask = 16'hC30E;
defparam \imem|RAM~416 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y34_N0
cycloneive_lcell_comb \imem|RAM~417 (
// Equation(s):
// \imem|RAM~417_combout  = (\CPU_RISCV|pc [10] & ((\CPU_RISCV|pc [3] & (\CPU_RISCV|pc [4] $ (!\CPU_RISCV|pc [2]))) # (!\CPU_RISCV|pc [3] & ((\CPU_RISCV|pc [4]) # (\CPU_RISCV|pc [2])))))

	.dataa(\CPU_RISCV|pc [3]),
	.datab(\CPU_RISCV|pc [4]),
	.datac(\CPU_RISCV|pc [10]),
	.datad(\CPU_RISCV|pc [2]),
	.cin(gnd),
	.combout(\imem|RAM~417_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~417 .lut_mask = 16'hD060;
defparam \imem|RAM~417 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y34_N30
cycloneive_lcell_comb \imem|RAM~418 (
// Equation(s):
// \imem|RAM~418_combout  = (\CPU_RISCV|pc [7] & ((\CPU_RISCV|pc [9]) # ((!\imem|RAM~416_combout )))) # (!\CPU_RISCV|pc [7] & (!\CPU_RISCV|pc [9] & ((\imem|RAM~417_combout ))))

	.dataa(\CPU_RISCV|pc [7]),
	.datab(\CPU_RISCV|pc [9]),
	.datac(\imem|RAM~416_combout ),
	.datad(\imem|RAM~417_combout ),
	.cin(gnd),
	.combout(\imem|RAM~418_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~418 .lut_mask = 16'h9B8A;
defparam \imem|RAM~418 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y34_N4
cycloneive_lcell_comb \imem|RAM~419 (
// Equation(s):
// \imem|RAM~419_combout  = (\CPU_RISCV|pc [10]) # ((!\CPU_RISCV|pc [3] & ((\CPU_RISCV|pc [4]) # (\CPU_RISCV|pc [2]))))

	.dataa(\CPU_RISCV|pc [4]),
	.datab(\CPU_RISCV|pc [2]),
	.datac(\CPU_RISCV|pc [3]),
	.datad(\CPU_RISCV|pc [10]),
	.cin(gnd),
	.combout(\imem|RAM~419_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~419 .lut_mask = 16'hFF0E;
defparam \imem|RAM~419 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y34_N28
cycloneive_lcell_comb \imem|RAM~415 (
// Equation(s):
// \imem|RAM~415_combout  = (\CPU_RISCV|pc [4] & (\CPU_RISCV|pc [3] & (\CPU_RISCV|pc [2] $ (\CPU_RISCV|pc [10])))) # (!\CPU_RISCV|pc [4] & (\CPU_RISCV|pc [10] & (\CPU_RISCV|pc [2] $ (!\CPU_RISCV|pc [3]))))

	.dataa(\CPU_RISCV|pc [4]),
	.datab(\CPU_RISCV|pc [2]),
	.datac(\CPU_RISCV|pc [3]),
	.datad(\CPU_RISCV|pc [10]),
	.cin(gnd),
	.combout(\imem|RAM~415_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~415 .lut_mask = 16'h6180;
defparam \imem|RAM~415 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y34_N14
cycloneive_lcell_comb \imem|RAM~420 (
// Equation(s):
// \imem|RAM~420_combout  = (\imem|RAM~418_combout  & (((!\imem|RAM~419_combout )) # (!\CPU_RISCV|pc [9]))) # (!\imem|RAM~418_combout  & (\CPU_RISCV|pc [9] & ((!\imem|RAM~415_combout ))))

	.dataa(\imem|RAM~418_combout ),
	.datab(\CPU_RISCV|pc [9]),
	.datac(\imem|RAM~419_combout ),
	.datad(\imem|RAM~415_combout ),
	.cin(gnd),
	.combout(\imem|RAM~420_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~420 .lut_mask = 16'h2A6E;
defparam \imem|RAM~420 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y31_N24
cycloneive_lcell_comb \imem|RAM~427 (
// Equation(s):
// \imem|RAM~427_combout  = (!\CPU_RISCV|pc [3] & (!\CPU_RISCV|pc [2] & (\CPU_RISCV|pc [10] & \CPU_RISCV|pc [7])))

	.dataa(\CPU_RISCV|pc [3]),
	.datab(\CPU_RISCV|pc [2]),
	.datac(\CPU_RISCV|pc [10]),
	.datad(\CPU_RISCV|pc [7]),
	.cin(gnd),
	.combout(\imem|RAM~427_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~427 .lut_mask = 16'h1000;
defparam \imem|RAM~427 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y31_N30
cycloneive_lcell_comb \imem|RAM~431 (
// Equation(s):
// \imem|RAM~431_combout  = (\CPU_RISCV|pc [2] & (\CPU_RISCV|pc [10] & (\CPU_RISCV|pc [3] $ (!\CPU_RISCV|pc [7])))) # (!\CPU_RISCV|pc [2] & ((\CPU_RISCV|pc [3] $ (\CPU_RISCV|pc [7]))))

	.dataa(\CPU_RISCV|pc [10]),
	.datab(\CPU_RISCV|pc [3]),
	.datac(\CPU_RISCV|pc [2]),
	.datad(\CPU_RISCV|pc [7]),
	.cin(gnd),
	.combout(\imem|RAM~431_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~431 .lut_mask = 16'h832C;
defparam \imem|RAM~431 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y31_N4
cycloneive_lcell_comb \imem|RAM~428 (
// Equation(s):
// \imem|RAM~428_combout  = (\CPU_RISCV|pc [10] & ((\CPU_RISCV|pc [3] & ((\CPU_RISCV|pc [7]))) # (!\CPU_RISCV|pc [3] & (!\CPU_RISCV|pc [2] & !\CPU_RISCV|pc [7])))) # (!\CPU_RISCV|pc [10] & ((\CPU_RISCV|pc [2] & ((!\CPU_RISCV|pc [7]))) # (!\CPU_RISCV|pc [2] & 
// (!\CPU_RISCV|pc [3] & \CPU_RISCV|pc [7]))))

	.dataa(\CPU_RISCV|pc [10]),
	.datab(\CPU_RISCV|pc [3]),
	.datac(\CPU_RISCV|pc [2]),
	.datad(\CPU_RISCV|pc [7]),
	.cin(gnd),
	.combout(\imem|RAM~428_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~428 .lut_mask = 16'h8952;
defparam \imem|RAM~428 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y31_N6
cycloneive_lcell_comb \imem|RAM~429 (
// Equation(s):
// \imem|RAM~429_combout  = (\CPU_RISCV|pc [7] & (\CPU_RISCV|pc [2] & (\CPU_RISCV|pc [10] $ (!\CPU_RISCV|pc [3])))) # (!\CPU_RISCV|pc [7] & (\CPU_RISCV|pc [2] $ (((\CPU_RISCV|pc [10] & \CPU_RISCV|pc [3])))))

	.dataa(\CPU_RISCV|pc [10]),
	.datab(\CPU_RISCV|pc [3]),
	.datac(\CPU_RISCV|pc [2]),
	.datad(\CPU_RISCV|pc [7]),
	.cin(gnd),
	.combout(\imem|RAM~429_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~429 .lut_mask = 16'h9078;
defparam \imem|RAM~429 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y31_N16
cycloneive_lcell_comb \imem|RAM~430 (
// Equation(s):
// \imem|RAM~430_combout  = (\CPU_RISCV|pc [9] & (\CPU_RISCV|pc [4])) # (!\CPU_RISCV|pc [9] & ((\CPU_RISCV|pc [4] & (!\imem|RAM~428_combout )) # (!\CPU_RISCV|pc [4] & ((!\imem|RAM~429_combout )))))

	.dataa(\CPU_RISCV|pc [9]),
	.datab(\CPU_RISCV|pc [4]),
	.datac(\imem|RAM~428_combout ),
	.datad(\imem|RAM~429_combout ),
	.cin(gnd),
	.combout(\imem|RAM~430_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~430 .lut_mask = 16'h8C9D;
defparam \imem|RAM~430 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y31_N20
cycloneive_lcell_comb \imem|RAM~432 (
// Equation(s):
// \imem|RAM~432_combout  = (\CPU_RISCV|pc [9] & ((\imem|RAM~430_combout  & ((!\imem|RAM~431_combout ))) # (!\imem|RAM~430_combout  & (!\imem|RAM~427_combout )))) # (!\CPU_RISCV|pc [9] & (((\imem|RAM~430_combout ))))

	.dataa(\CPU_RISCV|pc [9]),
	.datab(\imem|RAM~427_combout ),
	.datac(\imem|RAM~431_combout ),
	.datad(\imem|RAM~430_combout ),
	.cin(gnd),
	.combout(\imem|RAM~432_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~432 .lut_mask = 16'h5F22;
defparam \imem|RAM~432 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y31_N24
cycloneive_lcell_comb \imem|RAM~425 (
// Equation(s):
// \imem|RAM~425_combout  = (\CPU_RISCV|pc [10] & (!\CPU_RISCV|pc [2] & ((\CPU_RISCV|pc [4]) # (\CPU_RISCV|pc [7]))))

	.dataa(\CPU_RISCV|pc [10]),
	.datab(\CPU_RISCV|pc [4]),
	.datac(\CPU_RISCV|pc [2]),
	.datad(\CPU_RISCV|pc [7]),
	.cin(gnd),
	.combout(\imem|RAM~425_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~425 .lut_mask = 16'h0A08;
defparam \imem|RAM~425 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y31_N14
cycloneive_lcell_comb \imem|RAM~422 (
// Equation(s):
// \imem|RAM~422_combout  = (\CPU_RISCV|pc [10] & (!\CPU_RISCV|pc [4] & (!\CPU_RISCV|pc [2] & !\CPU_RISCV|pc [7]))) # (!\CPU_RISCV|pc [10] & ((\CPU_RISCV|pc [4] & ((!\CPU_RISCV|pc [7]))) # (!\CPU_RISCV|pc [4] & (\CPU_RISCV|pc [2]))))

	.dataa(\CPU_RISCV|pc [10]),
	.datab(\CPU_RISCV|pc [4]),
	.datac(\CPU_RISCV|pc [2]),
	.datad(\CPU_RISCV|pc [7]),
	.cin(gnd),
	.combout(\imem|RAM~422_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~422 .lut_mask = 16'h1056;
defparam \imem|RAM~422 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y31_N0
cycloneive_lcell_comb \imem|RAM~423 (
// Equation(s):
// \imem|RAM~423_combout  = (\CPU_RISCV|pc [10] & (\CPU_RISCV|pc [4] $ (((!\CPU_RISCV|pc [2] & !\CPU_RISCV|pc [7]))))) # (!\CPU_RISCV|pc [10] & ((\CPU_RISCV|pc [2] $ (\CPU_RISCV|pc [7]))))

	.dataa(\CPU_RISCV|pc [10]),
	.datab(\CPU_RISCV|pc [4]),
	.datac(\CPU_RISCV|pc [2]),
	.datad(\CPU_RISCV|pc [7]),
	.cin(gnd),
	.combout(\imem|RAM~423_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~423 .lut_mask = 16'h8DD2;
defparam \imem|RAM~423 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y31_N22
cycloneive_lcell_comb \imem|RAM~424 (
// Equation(s):
// \imem|RAM~424_combout  = (\CPU_RISCV|pc [9] & (\CPU_RISCV|pc [3])) # (!\CPU_RISCV|pc [9] & ((\CPU_RISCV|pc [3] & (!\imem|RAM~422_combout )) # (!\CPU_RISCV|pc [3] & ((!\imem|RAM~423_combout )))))

	.dataa(\CPU_RISCV|pc [9]),
	.datab(\CPU_RISCV|pc [3]),
	.datac(\imem|RAM~422_combout ),
	.datad(\imem|RAM~423_combout ),
	.cin(gnd),
	.combout(\imem|RAM~424_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~424 .lut_mask = 16'h8C9D;
defparam \imem|RAM~424 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y31_N28
cycloneive_lcell_comb \imem|RAM~421 (
// Equation(s):
// \imem|RAM~421_combout  = (\CPU_RISCV|pc [10] & (!\CPU_RISCV|pc [4] & ((\CPU_RISCV|pc [7])))) # (!\CPU_RISCV|pc [10] & (\CPU_RISCV|pc [2] & (\CPU_RISCV|pc [4] $ (!\CPU_RISCV|pc [7]))))

	.dataa(\CPU_RISCV|pc [10]),
	.datab(\CPU_RISCV|pc [4]),
	.datac(\CPU_RISCV|pc [2]),
	.datad(\CPU_RISCV|pc [7]),
	.cin(gnd),
	.combout(\imem|RAM~421_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~421 .lut_mask = 16'h6210;
defparam \imem|RAM~421 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y31_N18
cycloneive_lcell_comb \imem|RAM~426 (
// Equation(s):
// \imem|RAM~426_combout  = (\CPU_RISCV|pc [9] & ((\imem|RAM~424_combout  & (!\imem|RAM~425_combout )) # (!\imem|RAM~424_combout  & ((!\imem|RAM~421_combout ))))) # (!\CPU_RISCV|pc [9] & (((\imem|RAM~424_combout ))))

	.dataa(\CPU_RISCV|pc [9]),
	.datab(\imem|RAM~425_combout ),
	.datac(\imem|RAM~424_combout ),
	.datad(\imem|RAM~421_combout ),
	.cin(gnd),
	.combout(\imem|RAM~426_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~426 .lut_mask = 16'h707A;
defparam \imem|RAM~426 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y31_N26
cycloneive_lcell_comb \imem|RAM~433 (
// Equation(s):
// \imem|RAM~433_combout  = (\CPU_RISCV|pc [5] & (((\CPU_RISCV|pc [8]) # (\imem|RAM~426_combout )))) # (!\CPU_RISCV|pc [5] & (\imem|RAM~432_combout  & (!\CPU_RISCV|pc [8])))

	.dataa(\CPU_RISCV|pc [5]),
	.datab(\imem|RAM~432_combout ),
	.datac(\CPU_RISCV|pc [8]),
	.datad(\imem|RAM~426_combout ),
	.cin(gnd),
	.combout(\imem|RAM~433_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~433 .lut_mask = 16'hAEA4;
defparam \imem|RAM~433 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y31_N2
cycloneive_lcell_comb \imem|RAM~438 (
// Equation(s):
// \imem|RAM~438_combout  = (\CPU_RISCV|pc [9]) # ((!\CPU_RISCV|pc [4] & (!\CPU_RISCV|pc [2] & \CPU_RISCV|pc [3])))

	.dataa(\CPU_RISCV|pc [9]),
	.datab(\CPU_RISCV|pc [4]),
	.datac(\CPU_RISCV|pc [2]),
	.datad(\CPU_RISCV|pc [3]),
	.cin(gnd),
	.combout(\imem|RAM~438_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~438 .lut_mask = 16'hABAA;
defparam \imem|RAM~438 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y31_N8
cycloneive_lcell_comb \imem|RAM~434 (
// Equation(s):
// \imem|RAM~434_combout  = (\CPU_RISCV|pc [9] & (\CPU_RISCV|pc [2] & (\CPU_RISCV|pc [4] $ (\CPU_RISCV|pc [3])))) # (!\CPU_RISCV|pc [9] & (\CPU_RISCV|pc [4] & (!\CPU_RISCV|pc [2])))

	.dataa(\CPU_RISCV|pc [9]),
	.datab(\CPU_RISCV|pc [4]),
	.datac(\CPU_RISCV|pc [2]),
	.datad(\CPU_RISCV|pc [3]),
	.cin(gnd),
	.combout(\imem|RAM~434_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~434 .lut_mask = 16'h2484;
defparam \imem|RAM~434 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y31_N8
cycloneive_lcell_comb \imem|RAM~436 (
// Equation(s):
// \imem|RAM~436_combout  = (\CPU_RISCV|pc [3] & (\CPU_RISCV|pc [4] & (\CPU_RISCV|pc [2] & \CPU_RISCV|pc [9]))) # (!\CPU_RISCV|pc [3] & (!\CPU_RISCV|pc [9] & (\CPU_RISCV|pc [4] $ (\CPU_RISCV|pc [2]))))

	.dataa(\CPU_RISCV|pc [4]),
	.datab(\CPU_RISCV|pc [2]),
	.datac(\CPU_RISCV|pc [3]),
	.datad(\CPU_RISCV|pc [9]),
	.cin(gnd),
	.combout(\imem|RAM~436_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~436 .lut_mask = 16'h8006;
defparam \imem|RAM~436 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y31_N18
cycloneive_lcell_comb \imem|RAM~435 (
// Equation(s):
// \imem|RAM~435_combout  = (\CPU_RISCV|pc [2] & (!\CPU_RISCV|pc [3] & ((\CPU_RISCV|pc [4]) # (!\CPU_RISCV|pc [9]))))

	.dataa(\CPU_RISCV|pc [4]),
	.datab(\CPU_RISCV|pc [2]),
	.datac(\CPU_RISCV|pc [3]),
	.datad(\CPU_RISCV|pc [9]),
	.cin(gnd),
	.combout(\imem|RAM~435_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~435 .lut_mask = 16'h080C;
defparam \imem|RAM~435 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y31_N6
cycloneive_lcell_comb \imem|RAM~437 (
// Equation(s):
// \imem|RAM~437_combout  = (\CPU_RISCV|pc [7] & (((\CPU_RISCV|pc [10]) # (!\imem|RAM~435_combout )))) # (!\CPU_RISCV|pc [7] & (!\imem|RAM~436_combout  & (!\CPU_RISCV|pc [10])))

	.dataa(\CPU_RISCV|pc [7]),
	.datab(\imem|RAM~436_combout ),
	.datac(\CPU_RISCV|pc [10]),
	.datad(\imem|RAM~435_combout ),
	.cin(gnd),
	.combout(\imem|RAM~437_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~437 .lut_mask = 16'hA1AB;
defparam \imem|RAM~437 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y31_N12
cycloneive_lcell_comb \imem|RAM~439 (
// Equation(s):
// \imem|RAM~439_combout  = (\CPU_RISCV|pc [10] & ((\imem|RAM~437_combout  & (!\imem|RAM~438_combout )) # (!\imem|RAM~437_combout  & ((!\imem|RAM~434_combout ))))) # (!\CPU_RISCV|pc [10] & (((\imem|RAM~437_combout ))))

	.dataa(\CPU_RISCV|pc [10]),
	.datab(\imem|RAM~438_combout ),
	.datac(\imem|RAM~434_combout ),
	.datad(\imem|RAM~437_combout ),
	.cin(gnd),
	.combout(\imem|RAM~439_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~439 .lut_mask = 16'h770A;
defparam \imem|RAM~439 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y31_N10
cycloneive_lcell_comb \imem|RAM~440 (
// Equation(s):
// \imem|RAM~440_combout  = (\CPU_RISCV|pc [8] & ((\imem|RAM~433_combout  & ((\imem|RAM~439_combout ))) # (!\imem|RAM~433_combout  & (\imem|RAM~420_combout )))) # (!\CPU_RISCV|pc [8] & (((\imem|RAM~433_combout ))))

	.dataa(\CPU_RISCV|pc [8]),
	.datab(\imem|RAM~420_combout ),
	.datac(\imem|RAM~433_combout ),
	.datad(\imem|RAM~439_combout ),
	.cin(gnd),
	.combout(\imem|RAM~440_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~440 .lut_mask = 16'hF858;
defparam \imem|RAM~440 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y33_N20
cycloneive_lcell_comb \imem|RAM~412 (
// Equation(s):
// \imem|RAM~412_combout  = (\CPU_RISCV|pc [2] & ((\CPU_RISCV|pc [4] $ (\CPU_RISCV|pc [5])) # (!\CPU_RISCV|pc [3]))) # (!\CPU_RISCV|pc [2] & ((\CPU_RISCV|pc [3]) # ((\CPU_RISCV|pc [4] & \CPU_RISCV|pc [5]))))

	.dataa(\CPU_RISCV|pc [2]),
	.datab(\CPU_RISCV|pc [4]),
	.datac(\CPU_RISCV|pc [5]),
	.datad(\CPU_RISCV|pc [3]),
	.cin(gnd),
	.combout(\imem|RAM~412_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~412 .lut_mask = 16'h7DEA;
defparam \imem|RAM~412 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y33_N18
cycloneive_lcell_comb \imem|RAM~409 (
// Equation(s):
// \imem|RAM~409_combout  = (\CPU_RISCV|pc [4] & ((\CPU_RISCV|pc [2]) # (\CPU_RISCV|pc [5] $ (!\CPU_RISCV|pc [3])))) # (!\CPU_RISCV|pc [4] & ((\CPU_RISCV|pc [3]) # (\CPU_RISCV|pc [2] $ (\CPU_RISCV|pc [5]))))

	.dataa(\CPU_RISCV|pc [2]),
	.datab(\CPU_RISCV|pc [4]),
	.datac(\CPU_RISCV|pc [5]),
	.datad(\CPU_RISCV|pc [3]),
	.cin(gnd),
	.combout(\imem|RAM~409_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~409 .lut_mask = 16'hFB9E;
defparam \imem|RAM~409 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y33_N24
cycloneive_lcell_comb \imem|RAM~410 (
// Equation(s):
// \imem|RAM~410_combout  = (\CPU_RISCV|pc [2] & ((\CPU_RISCV|pc [4] & ((\CPU_RISCV|pc [5]) # (!\CPU_RISCV|pc [3]))) # (!\CPU_RISCV|pc [4] & (\CPU_RISCV|pc [5] & !\CPU_RISCV|pc [3])))) # (!\CPU_RISCV|pc [2] & (((\CPU_RISCV|pc [3]))))

	.dataa(\CPU_RISCV|pc [2]),
	.datab(\CPU_RISCV|pc [4]),
	.datac(\CPU_RISCV|pc [5]),
	.datad(\CPU_RISCV|pc [3]),
	.cin(gnd),
	.combout(\imem|RAM~410_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~410 .lut_mask = 16'hD5A8;
defparam \imem|RAM~410 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y33_N2
cycloneive_lcell_comb \imem|RAM~411 (
// Equation(s):
// \imem|RAM~411_combout  = (!\CPU_RISCV|pc [8] & ((\CPU_RISCV|pc [7] & ((!\imem|RAM~410_combout ))) # (!\CPU_RISCV|pc [7] & (\imem|RAM~409_combout ))))

	.dataa(\CPU_RISCV|pc [8]),
	.datab(\imem|RAM~409_combout ),
	.datac(\CPU_RISCV|pc [7]),
	.datad(\imem|RAM~410_combout ),
	.cin(gnd),
	.combout(\imem|RAM~411_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~411 .lut_mask = 16'h0454;
defparam \imem|RAM~411 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y33_N10
cycloneive_lcell_comb \imem|RAM~413 (
// Equation(s):
// \imem|RAM~413_combout  = (\imem|RAM~411_combout ) # ((\CPU_RISCV|pc [8] & (!\imem|RAM~412_combout  & !\CPU_RISCV|pc [7])))

	.dataa(\CPU_RISCV|pc [8]),
	.datab(\imem|RAM~412_combout ),
	.datac(\CPU_RISCV|pc [7]),
	.datad(\imem|RAM~411_combout ),
	.cin(gnd),
	.combout(\imem|RAM~413_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~413 .lut_mask = 16'hFF02;
defparam \imem|RAM~413 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y34_N12
cycloneive_lcell_comb \imem|RAM~392 (
// Equation(s):
// \imem|RAM~392_combout  = (\CPU_RISCV|pc [4] & (\CPU_RISCV|pc [5] & (\CPU_RISCV|pc [7] & !\CPU_RISCV|pc [2]))) # (!\CPU_RISCV|pc [4] & (\CPU_RISCV|pc [2] & ((\CPU_RISCV|pc [5]) # (\CPU_RISCV|pc [7]))))

	.dataa(\CPU_RISCV|pc [4]),
	.datab(\CPU_RISCV|pc [5]),
	.datac(\CPU_RISCV|pc [7]),
	.datad(\CPU_RISCV|pc [2]),
	.cin(gnd),
	.combout(\imem|RAM~392_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~392 .lut_mask = 16'h5480;
defparam \imem|RAM~392 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y34_N10
cycloneive_lcell_comb \imem|RAM~391 (
// Equation(s):
// \imem|RAM~391_combout  = (\CPU_RISCV|pc [4] & ((\CPU_RISCV|pc [5] & (!\CPU_RISCV|pc [7] & \CPU_RISCV|pc [2])) # (!\CPU_RISCV|pc [5] & (\CPU_RISCV|pc [7] $ (!\CPU_RISCV|pc [2]))))) # (!\CPU_RISCV|pc [4] & (!\CPU_RISCV|pc [5] & (!\CPU_RISCV|pc [7] & 
// \CPU_RISCV|pc [2])))

	.dataa(\CPU_RISCV|pc [4]),
	.datab(\CPU_RISCV|pc [5]),
	.datac(\CPU_RISCV|pc [7]),
	.datad(\CPU_RISCV|pc [2]),
	.cin(gnd),
	.combout(\imem|RAM~391_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~391 .lut_mask = 16'h2902;
defparam \imem|RAM~391 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y34_N22
cycloneive_lcell_comb \imem|RAM~393 (
// Equation(s):
// \imem|RAM~393_combout  = (\CPU_RISCV|pc [3] & (((\CPU_RISCV|pc [8]) # (!\imem|RAM~391_combout )))) # (!\CPU_RISCV|pc [3] & (!\imem|RAM~392_combout  & (!\CPU_RISCV|pc [8])))

	.dataa(\imem|RAM~392_combout ),
	.datab(\CPU_RISCV|pc [3]),
	.datac(\CPU_RISCV|pc [8]),
	.datad(\imem|RAM~391_combout ),
	.cin(gnd),
	.combout(\imem|RAM~393_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~393 .lut_mask = 16'hC1CD;
defparam \imem|RAM~393 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y34_N4
cycloneive_lcell_comb \imem|RAM~394 (
// Equation(s):
// \imem|RAM~394_combout  = (!\CPU_RISCV|pc [2] & (\CPU_RISCV|pc [5] & (\CPU_RISCV|pc [7] & \CPU_RISCV|pc [4])))

	.dataa(\CPU_RISCV|pc [2]),
	.datab(\CPU_RISCV|pc [5]),
	.datac(\CPU_RISCV|pc [7]),
	.datad(\CPU_RISCV|pc [4]),
	.cin(gnd),
	.combout(\imem|RAM~394_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~394 .lut_mask = 16'h4000;
defparam \imem|RAM~394 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y34_N24
cycloneive_lcell_comb \imem|RAM~390 (
// Equation(s):
// \imem|RAM~390_combout  = (\CPU_RISCV|pc [7] & ((\CPU_RISCV|pc [5]) # (\CPU_RISCV|pc [2] $ (!\CPU_RISCV|pc [4])))) # (!\CPU_RISCV|pc [7] & ((\CPU_RISCV|pc [2]) # ((\CPU_RISCV|pc [4]))))

	.dataa(\CPU_RISCV|pc [2]),
	.datab(\CPU_RISCV|pc [5]),
	.datac(\CPU_RISCV|pc [7]),
	.datad(\CPU_RISCV|pc [4]),
	.cin(gnd),
	.combout(\imem|RAM~390_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~390 .lut_mask = 16'hEFDA;
defparam \imem|RAM~390 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y34_N14
cycloneive_lcell_comb \imem|RAM~395 (
// Equation(s):
// \imem|RAM~395_combout  = (\imem|RAM~393_combout  & (((!\CPU_RISCV|pc [8])) # (!\imem|RAM~394_combout ))) # (!\imem|RAM~393_combout  & (((\CPU_RISCV|pc [8] & \imem|RAM~390_combout ))))

	.dataa(\imem|RAM~393_combout ),
	.datab(\imem|RAM~394_combout ),
	.datac(\CPU_RISCV|pc [8]),
	.datad(\imem|RAM~390_combout ),
	.cin(gnd),
	.combout(\imem|RAM~395_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~395 .lut_mask = 16'h7A2A;
defparam \imem|RAM~395 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y34_N20
cycloneive_lcell_comb \imem|RAM~398 (
// Equation(s):
// \imem|RAM~398_combout  = (\CPU_RISCV|pc [3] & (((\CPU_RISCV|pc [7] & \CPU_RISCV|pc [4])))) # (!\CPU_RISCV|pc [3] & ((\CPU_RISCV|pc [2]) # ((\CPU_RISCV|pc [4]))))

	.dataa(\CPU_RISCV|pc [2]),
	.datab(\CPU_RISCV|pc [3]),
	.datac(\CPU_RISCV|pc [7]),
	.datad(\CPU_RISCV|pc [4]),
	.cin(gnd),
	.combout(\imem|RAM~398_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~398 .lut_mask = 16'hF322;
defparam \imem|RAM~398 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y34_N18
cycloneive_lcell_comb \imem|RAM~397 (
// Equation(s):
// \imem|RAM~397_combout  = (\CPU_RISCV|pc [3] & (\CPU_RISCV|pc [2] $ (((\CPU_RISCV|pc [7]) # (!\CPU_RISCV|pc [4]))))) # (!\CPU_RISCV|pc [3] & (((\CPU_RISCV|pc [7]) # (\CPU_RISCV|pc [4]))))

	.dataa(\CPU_RISCV|pc [2]),
	.datab(\CPU_RISCV|pc [3]),
	.datac(\CPU_RISCV|pc [7]),
	.datad(\CPU_RISCV|pc [4]),
	.cin(gnd),
	.combout(\imem|RAM~397_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~397 .lut_mask = 16'h7B74;
defparam \imem|RAM~397 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y34_N30
cycloneive_lcell_comb \imem|RAM~399 (
// Equation(s):
// \imem|RAM~399_combout  = (\CPU_RISCV|pc [8] & (((\CPU_RISCV|pc [5])))) # (!\CPU_RISCV|pc [8] & ((\CPU_RISCV|pc [5] & ((\imem|RAM~397_combout ))) # (!\CPU_RISCV|pc [5] & (!\imem|RAM~398_combout ))))

	.dataa(\CPU_RISCV|pc [8]),
	.datab(\imem|RAM~398_combout ),
	.datac(\CPU_RISCV|pc [5]),
	.datad(\imem|RAM~397_combout ),
	.cin(gnd),
	.combout(\imem|RAM~399_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~399 .lut_mask = 16'hF1A1;
defparam \imem|RAM~399 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y34_N28
cycloneive_lcell_comb \imem|RAM~396 (
// Equation(s):
// \imem|RAM~396_combout  = (\CPU_RISCV|pc [3] & ((\CPU_RISCV|pc [7]) # (\CPU_RISCV|pc [4] $ (!\CPU_RISCV|pc [2])))) # (!\CPU_RISCV|pc [3] & ((\CPU_RISCV|pc [4]) # ((\CPU_RISCV|pc [7] & !\CPU_RISCV|pc [2]))))

	.dataa(\CPU_RISCV|pc [4]),
	.datab(\CPU_RISCV|pc [3]),
	.datac(\CPU_RISCV|pc [7]),
	.datad(\CPU_RISCV|pc [2]),
	.cin(gnd),
	.combout(\imem|RAM~396_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~396 .lut_mask = 16'hEAF6;
defparam \imem|RAM~396 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y34_N16
cycloneive_lcell_comb \imem|RAM~400 (
// Equation(s):
// \imem|RAM~400_combout  = (\CPU_RISCV|pc [4] & (\CPU_RISCV|pc [3] & (\CPU_RISCV|pc [7] & !\CPU_RISCV|pc [2]))) # (!\CPU_RISCV|pc [4] & ((\CPU_RISCV|pc [3] & (\CPU_RISCV|pc [7] $ (!\CPU_RISCV|pc [2]))) # (!\CPU_RISCV|pc [3] & (\CPU_RISCV|pc [7] & 
// !\CPU_RISCV|pc [2]))))

	.dataa(\CPU_RISCV|pc [4]),
	.datab(\CPU_RISCV|pc [3]),
	.datac(\CPU_RISCV|pc [7]),
	.datad(\CPU_RISCV|pc [2]),
	.cin(gnd),
	.combout(\imem|RAM~400_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~400 .lut_mask = 16'h4094;
defparam \imem|RAM~400 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y34_N26
cycloneive_lcell_comb \imem|RAM~401 (
// Equation(s):
// \imem|RAM~401_combout  = (\imem|RAM~399_combout  & (((!\imem|RAM~400_combout ) # (!\CPU_RISCV|pc [8])))) # (!\imem|RAM~399_combout  & (\imem|RAM~396_combout  & (\CPU_RISCV|pc [8])))

	.dataa(\imem|RAM~399_combout ),
	.datab(\imem|RAM~396_combout ),
	.datac(\CPU_RISCV|pc [8]),
	.datad(\imem|RAM~400_combout ),
	.cin(gnd),
	.combout(\imem|RAM~401_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~401 .lut_mask = 16'h4AEA;
defparam \imem|RAM~401 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y36_N12
cycloneive_lcell_comb \imem|RAM~404 (
// Equation(s):
// \imem|RAM~404_combout  = (\CPU_RISCV|pc [8] & ((\CPU_RISCV|pc [7] & ((\CPU_RISCV|pc [4]) # (!\CPU_RISCV|pc [3]))) # (!\CPU_RISCV|pc [7] & ((\CPU_RISCV|pc [3]))))) # (!\CPU_RISCV|pc [8] & (\CPU_RISCV|pc [7] & ((\CPU_RISCV|pc [3]) # (!\CPU_RISCV|pc [4]))))

	.dataa(\CPU_RISCV|pc [4]),
	.datab(\CPU_RISCV|pc [8]),
	.datac(\CPU_RISCV|pc [7]),
	.datad(\CPU_RISCV|pc [3]),
	.cin(gnd),
	.combout(\imem|RAM~404_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~404 .lut_mask = 16'hBCD0;
defparam \imem|RAM~404 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y36_N2
cycloneive_lcell_comb \imem|RAM~403 (
// Equation(s):
// \imem|RAM~403_combout  = (\CPU_RISCV|pc [8] & (\CPU_RISCV|pc [7] $ (((!\CPU_RISCV|pc [4] & \CPU_RISCV|pc [3])))))

	.dataa(\CPU_RISCV|pc [4]),
	.datab(\CPU_RISCV|pc [8]),
	.datac(\CPU_RISCV|pc [7]),
	.datad(\CPU_RISCV|pc [3]),
	.cin(gnd),
	.combout(\imem|RAM~403_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~403 .lut_mask = 16'h84C0;
defparam \imem|RAM~403 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y36_N22
cycloneive_lcell_comb \imem|RAM~405 (
// Equation(s):
// \imem|RAM~405_combout  = (\CPU_RISCV|pc [5] & (((\CPU_RISCV|pc [2])))) # (!\CPU_RISCV|pc [5] & ((\CPU_RISCV|pc [2] & ((\imem|RAM~403_combout ))) # (!\CPU_RISCV|pc [2] & (!\imem|RAM~404_combout ))))

	.dataa(\imem|RAM~404_combout ),
	.datab(\imem|RAM~403_combout ),
	.datac(\CPU_RISCV|pc [5]),
	.datad(\CPU_RISCV|pc [2]),
	.cin(gnd),
	.combout(\imem|RAM~405_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~405 .lut_mask = 16'hFC05;
defparam \imem|RAM~405 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y36_N0
cycloneive_lcell_comb \imem|RAM~406 (
// Equation(s):
// \imem|RAM~406_combout  = (\CPU_RISCV|pc [7] & ((\CPU_RISCV|pc [3]) # (\CPU_RISCV|pc [8] $ (\CPU_RISCV|pc [4])))) # (!\CPU_RISCV|pc [7] & (\CPU_RISCV|pc [8] & (\CPU_RISCV|pc [3] & !\CPU_RISCV|pc [4])))

	.dataa(\CPU_RISCV|pc [7]),
	.datab(\CPU_RISCV|pc [8]),
	.datac(\CPU_RISCV|pc [3]),
	.datad(\CPU_RISCV|pc [4]),
	.cin(gnd),
	.combout(\imem|RAM~406_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~406 .lut_mask = 16'hA2E8;
defparam \imem|RAM~406 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y36_N28
cycloneive_lcell_comb \imem|RAM~402 (
// Equation(s):
// \imem|RAM~402_combout  = (\CPU_RISCV|pc [7] & ((\CPU_RISCV|pc [3]) # ((!\CPU_RISCV|pc [8] & !\CPU_RISCV|pc [4])))) # (!\CPU_RISCV|pc [7] & (\CPU_RISCV|pc [8]))

	.dataa(\CPU_RISCV|pc [7]),
	.datab(\CPU_RISCV|pc [8]),
	.datac(\CPU_RISCV|pc [3]),
	.datad(\CPU_RISCV|pc [4]),
	.cin(gnd),
	.combout(\imem|RAM~402_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~402 .lut_mask = 16'hE4E6;
defparam \imem|RAM~402 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y36_N30
cycloneive_lcell_comb \imem|RAM~407 (
// Equation(s):
// \imem|RAM~407_combout  = (\imem|RAM~405_combout  & ((\imem|RAM~406_combout ) # ((!\CPU_RISCV|pc [5])))) # (!\imem|RAM~405_combout  & (((\CPU_RISCV|pc [5] & !\imem|RAM~402_combout ))))

	.dataa(\imem|RAM~405_combout ),
	.datab(\imem|RAM~406_combout ),
	.datac(\CPU_RISCV|pc [5]),
	.datad(\imem|RAM~402_combout ),
	.cin(gnd),
	.combout(\imem|RAM~407_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~407 .lut_mask = 16'h8ADA;
defparam \imem|RAM~407 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y34_N0
cycloneive_lcell_comb \imem|RAM~408 (
// Equation(s):
// \imem|RAM~408_combout  = (\CPU_RISCV|pc [10] & ((\CPU_RISCV|pc [9]) # ((\imem|RAM~401_combout )))) # (!\CPU_RISCV|pc [10] & (!\CPU_RISCV|pc [9] & ((\imem|RAM~407_combout ))))

	.dataa(\CPU_RISCV|pc [10]),
	.datab(\CPU_RISCV|pc [9]),
	.datac(\imem|RAM~401_combout ),
	.datad(\imem|RAM~407_combout ),
	.cin(gnd),
	.combout(\imem|RAM~408_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~408 .lut_mask = 16'hB9A8;
defparam \imem|RAM~408 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y34_N6
cycloneive_lcell_comb \imem|RAM~414 (
// Equation(s):
// \imem|RAM~414_combout  = (\CPU_RISCV|pc [9] & ((\imem|RAM~408_combout  & (\imem|RAM~413_combout )) # (!\imem|RAM~408_combout  & ((\imem|RAM~395_combout ))))) # (!\CPU_RISCV|pc [9] & (((\imem|RAM~408_combout ))))

	.dataa(\imem|RAM~413_combout ),
	.datab(\CPU_RISCV|pc [9]),
	.datac(\imem|RAM~395_combout ),
	.datad(\imem|RAM~408_combout ),
	.cin(gnd),
	.combout(\imem|RAM~414_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~414 .lut_mask = 16'hBBC0;
defparam \imem|RAM~414 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N20
cycloneive_lcell_comb \CPU_RISCV|RD[0]~9 (
// Equation(s):
// \CPU_RISCV|RD[0]~9_combout  = (\CPU_RISCV|RD~8_combout  & ((\CPU_RISCV|pc [6] & (\imem|RAM~440_combout )) # (!\CPU_RISCV|pc [6] & ((\imem|RAM~414_combout )))))

	.dataa(\CPU_RISCV|RD~8_combout ),
	.datab(\CPU_RISCV|pc [6]),
	.datac(\imem|RAM~440_combout ),
	.datad(\imem|RAM~414_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|RD[0]~9_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|RD[0]~9 .lut_mask = 16'hA280;
defparam \CPU_RISCV|RD[0]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N18
cycloneive_lcell_comb \imem|RAM~458 (
// Equation(s):
// \imem|RAM~458_combout  = (\CPU_RISCV|pc [2] & (((!\CPU_RISCV|pc [3])))) # (!\CPU_RISCV|pc [2] & (\CPU_RISCV|pc [10] & (\CPU_RISCV|pc [7])))

	.dataa(\CPU_RISCV|pc [2]),
	.datab(\CPU_RISCV|pc [10]),
	.datac(\CPU_RISCV|pc [7]),
	.datad(\CPU_RISCV|pc [3]),
	.cin(gnd),
	.combout(\imem|RAM~458_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~458 .lut_mask = 16'h40EA;
defparam \imem|RAM~458 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N4
cycloneive_lcell_comb \imem|RAM~459 (
// Equation(s):
// \imem|RAM~459_combout  = (\CPU_RISCV|pc [6] & (((\CPU_RISCV|pc [5])))) # (!\CPU_RISCV|pc [6] & (((!\CPU_RISCV|pc [3] & !\CPU_RISCV|pc [5])) # (!\imem|RAM~458_combout )))

	.dataa(\CPU_RISCV|pc [3]),
	.datab(\CPU_RISCV|pc [5]),
	.datac(\imem|RAM~458_combout ),
	.datad(\CPU_RISCV|pc [6]),
	.cin(gnd),
	.combout(\imem|RAM~459_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~459 .lut_mask = 16'hCC1F;
defparam \imem|RAM~459 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N8
cycloneive_lcell_comb \imem|RAM~460 (
// Equation(s):
// \imem|RAM~460_combout  = (!\CPU_RISCV|pc [7] & ((\CPU_RISCV|pc [3] & (!\CPU_RISCV|pc [2] & \CPU_RISCV|pc [10])) # (!\CPU_RISCV|pc [3] & (\CPU_RISCV|pc [2] & !\CPU_RISCV|pc [10]))))

	.dataa(\CPU_RISCV|pc [3]),
	.datab(\CPU_RISCV|pc [2]),
	.datac(\CPU_RISCV|pc [7]),
	.datad(\CPU_RISCV|pc [10]),
	.cin(gnd),
	.combout(\imem|RAM~460_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~460 .lut_mask = 16'h0204;
defparam \imem|RAM~460 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N26
cycloneive_lcell_comb \imem|RAM~461 (
// Equation(s):
// \imem|RAM~461_combout  = (\CPU_RISCV|pc [6] & ((\CPU_RISCV|pc [3] $ (!\imem|RAM~459_combout )) # (!\imem|RAM~460_combout ))) # (!\CPU_RISCV|pc [6] & (((\imem|RAM~459_combout ))))

	.dataa(\CPU_RISCV|pc [3]),
	.datab(\imem|RAM~459_combout ),
	.datac(\imem|RAM~460_combout ),
	.datad(\CPU_RISCV|pc [6]),
	.cin(gnd),
	.combout(\imem|RAM~461_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~461 .lut_mask = 16'h9FCC;
defparam \imem|RAM~461 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N20
cycloneive_lcell_comb \imem|RAM~474 (
// Equation(s):
// \imem|RAM~474_combout  = (\CPU_RISCV|pc [10] & (\CPU_RISCV|pc [6] & (\CPU_RISCV|pc [3] $ (!\CPU_RISCV|pc [5])))) # (!\CPU_RISCV|pc [10] & (!\CPU_RISCV|pc [3] & (\CPU_RISCV|pc [5])))

	.dataa(\CPU_RISCV|pc [3]),
	.datab(\CPU_RISCV|pc [5]),
	.datac(\CPU_RISCV|pc [10]),
	.datad(\CPU_RISCV|pc [6]),
	.cin(gnd),
	.combout(\imem|RAM~474_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~474 .lut_mask = 16'h9404;
defparam \imem|RAM~474 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N6
cycloneive_lcell_comb \imem|RAM~473 (
// Equation(s):
// \imem|RAM~473_combout  = (\CPU_RISCV|pc [3] & (!\CPU_RISCV|pc [5] & (!\CPU_RISCV|pc [10]))) # (!\CPU_RISCV|pc [3] & (\CPU_RISCV|pc [5] & (\CPU_RISCV|pc [10] $ (\CPU_RISCV|pc [6]))))

	.dataa(\CPU_RISCV|pc [3]),
	.datab(\CPU_RISCV|pc [5]),
	.datac(\CPU_RISCV|pc [10]),
	.datad(\CPU_RISCV|pc [6]),
	.cin(gnd),
	.combout(\imem|RAM~473_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~473 .lut_mask = 16'h0642;
defparam \imem|RAM~473 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N14
cycloneive_lcell_comb \imem|RAM~475 (
// Equation(s):
// \imem|RAM~475_combout  = (\CPU_RISCV|pc [7] & ((\CPU_RISCV|pc [2] $ (\imem|RAM~473_combout )) # (!\imem|RAM~474_combout ))) # (!\CPU_RISCV|pc [7] & ((\imem|RAM~474_combout ) # ((\CPU_RISCV|pc [2]) # (!\imem|RAM~473_combout ))))

	.dataa(\CPU_RISCV|pc [7]),
	.datab(\imem|RAM~474_combout ),
	.datac(\CPU_RISCV|pc [2]),
	.datad(\imem|RAM~473_combout ),
	.cin(gnd),
	.combout(\imem|RAM~475_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~475 .lut_mask = 16'h7EF7;
defparam \imem|RAM~475 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N14
cycloneive_lcell_comb \imem|RAM~463 (
// Equation(s):
// \imem|RAM~463_combout  = (\CPU_RISCV|pc [2] & ((\CPU_RISCV|pc [3] $ (\CPU_RISCV|pc [7])))) # (!\CPU_RISCV|pc [2] & (\CPU_RISCV|pc [6] & (\CPU_RISCV|pc [3] & \CPU_RISCV|pc [7])))

	.dataa(\CPU_RISCV|pc [6]),
	.datab(\CPU_RISCV|pc [2]),
	.datac(\CPU_RISCV|pc [3]),
	.datad(\CPU_RISCV|pc [7]),
	.cin(gnd),
	.combout(\imem|RAM~463_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~463 .lut_mask = 16'h2CC0;
defparam \imem|RAM~463 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N12
cycloneive_lcell_comb \imem|RAM~462 (
// Equation(s):
// \imem|RAM~462_combout  = (\CPU_RISCV|pc [6] & ((\CPU_RISCV|pc [2] & ((\CPU_RISCV|pc [3]) # (!\CPU_RISCV|pc [7]))) # (!\CPU_RISCV|pc [2] & ((\CPU_RISCV|pc [7])))))

	.dataa(\CPU_RISCV|pc [6]),
	.datab(\CPU_RISCV|pc [2]),
	.datac(\CPU_RISCV|pc [3]),
	.datad(\CPU_RISCV|pc [7]),
	.cin(gnd),
	.combout(\imem|RAM~462_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~462 .lut_mask = 16'hA288;
defparam \imem|RAM~462 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N30
cycloneive_lcell_comb \imem|RAM~465 (
// Equation(s):
// \imem|RAM~465_combout  = (\CPU_RISCV|pc [5] & (!\imem|RAM~463_combout  & (\CPU_RISCV|pc [7] & \imem|RAM~462_combout ))) # (!\CPU_RISCV|pc [5] & (\imem|RAM~463_combout  & (\CPU_RISCV|pc [7] $ (!\imem|RAM~462_combout ))))

	.dataa(\CPU_RISCV|pc [5]),
	.datab(\imem|RAM~463_combout ),
	.datac(\CPU_RISCV|pc [7]),
	.datad(\imem|RAM~462_combout ),
	.cin(gnd),
	.combout(\imem|RAM~465_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~465 .lut_mask = 16'h6004;
defparam \imem|RAM~465 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N24
cycloneive_lcell_comb \imem|RAM~464 (
// Equation(s):
// \imem|RAM~464_combout  = (\imem|RAM~463_combout  & (((!\CPU_RISCV|pc [7])))) # (!\imem|RAM~463_combout  & ((\CPU_RISCV|pc [5] & (!\CPU_RISCV|pc [7] & \imem|RAM~462_combout )) # (!\CPU_RISCV|pc [5] & (\CPU_RISCV|pc [7] & !\imem|RAM~462_combout ))))

	.dataa(\CPU_RISCV|pc [5]),
	.datab(\imem|RAM~463_combout ),
	.datac(\CPU_RISCV|pc [7]),
	.datad(\imem|RAM~462_combout ),
	.cin(gnd),
	.combout(\imem|RAM~464_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~464 .lut_mask = 16'h0E1C;
defparam \imem|RAM~464 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N16
cycloneive_lcell_comb \imem|RAM~466 (
// Equation(s):
// \imem|RAM~466_combout  = (\CPU_RISCV|pc [10] & (!\imem|RAM~465_combout )) # (!\CPU_RISCV|pc [10] & ((!\imem|RAM~464_combout )))

	.dataa(\CPU_RISCV|pc [10]),
	.datab(gnd),
	.datac(\imem|RAM~465_combout ),
	.datad(\imem|RAM~464_combout ),
	.cin(gnd),
	.combout(\imem|RAM~466_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~466 .lut_mask = 16'h0A5F;
defparam \imem|RAM~466 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y30_N22
cycloneive_lcell_comb \imem|RAM~468 (
// Equation(s):
// \imem|RAM~468_combout  = (\CPU_RISCV|pc [5] & ((\CPU_RISCV|pc [2] & (!\CPU_RISCV|pc [3] & \CPU_RISCV|pc [7])) # (!\CPU_RISCV|pc [2] & (\CPU_RISCV|pc [3])))) # (!\CPU_RISCV|pc [5] & (((\CPU_RISCV|pc [7]))))

	.dataa(\CPU_RISCV|pc [5]),
	.datab(\CPU_RISCV|pc [2]),
	.datac(\CPU_RISCV|pc [3]),
	.datad(\CPU_RISCV|pc [7]),
	.cin(gnd),
	.combout(\imem|RAM~468_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~468 .lut_mask = 16'h7D20;
defparam \imem|RAM~468 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y30_N24
cycloneive_lcell_comb \imem|RAM~467 (
// Equation(s):
// \imem|RAM~467_combout  = (\CPU_RISCV|pc [2] & (\CPU_RISCV|pc [3] & ((!\CPU_RISCV|pc [7]) # (!\CPU_RISCV|pc [5])))) # (!\CPU_RISCV|pc [2] & (\CPU_RISCV|pc [7] $ (((\CPU_RISCV|pc [5] & !\CPU_RISCV|pc [3])))))

	.dataa(\CPU_RISCV|pc [5]),
	.datab(\CPU_RISCV|pc [2]),
	.datac(\CPU_RISCV|pc [3]),
	.datad(\CPU_RISCV|pc [7]),
	.cin(gnd),
	.combout(\imem|RAM~467_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~467 .lut_mask = 16'h71C2;
defparam \imem|RAM~467 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y30_N14
cycloneive_lcell_comb \imem|RAM~470 (
// Equation(s):
// \imem|RAM~470_combout  = (\imem|RAM~468_combout  & ((\CPU_RISCV|pc [2] & (\CPU_RISCV|pc [6])) # (!\CPU_RISCV|pc [2] & ((\imem|RAM~467_combout ))))) # (!\imem|RAM~468_combout  & (\CPU_RISCV|pc [2] & ((\imem|RAM~467_combout ))))

	.dataa(\imem|RAM~468_combout ),
	.datab(\CPU_RISCV|pc [2]),
	.datac(\CPU_RISCV|pc [6]),
	.datad(\imem|RAM~467_combout ),
	.cin(gnd),
	.combout(\imem|RAM~470_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~470 .lut_mask = 16'hE680;
defparam \imem|RAM~470 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y30_N4
cycloneive_lcell_comb \imem|RAM~469 (
// Equation(s):
// \imem|RAM~469_combout  = (\imem|RAM~468_combout  & (\CPU_RISCV|pc [6] & (\CPU_RISCV|pc [2] $ (!\imem|RAM~467_combout )))) # (!\imem|RAM~468_combout  & ((\CPU_RISCV|pc [2] & (!\CPU_RISCV|pc [6] & !\imem|RAM~467_combout )) # (!\CPU_RISCV|pc [2] & 
// ((\imem|RAM~467_combout )))))

	.dataa(\imem|RAM~468_combout ),
	.datab(\CPU_RISCV|pc [2]),
	.datac(\CPU_RISCV|pc [6]),
	.datad(\imem|RAM~467_combout ),
	.cin(gnd),
	.combout(\imem|RAM~469_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~469 .lut_mask = 16'h9124;
defparam \imem|RAM~469 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y30_N20
cycloneive_lcell_comb \imem|RAM~471 (
// Equation(s):
// \imem|RAM~471_combout  = (\CPU_RISCV|pc [10] & ((!\imem|RAM~469_combout ))) # (!\CPU_RISCV|pc [10] & (\imem|RAM~470_combout ))

	.dataa(gnd),
	.datab(\CPU_RISCV|pc [10]),
	.datac(\imem|RAM~470_combout ),
	.datad(\imem|RAM~469_combout ),
	.cin(gnd),
	.combout(\imem|RAM~471_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~471 .lut_mask = 16'h30FC;
defparam \imem|RAM~471 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N24
cycloneive_lcell_comb \imem|RAM~472 (
// Equation(s):
// \imem|RAM~472_combout  = (\CPU_RISCV|pc [4] & ((\CPU_RISCV|pc [9]) # ((\imem|RAM~466_combout )))) # (!\CPU_RISCV|pc [4] & (!\CPU_RISCV|pc [9] & ((\imem|RAM~471_combout ))))

	.dataa(\CPU_RISCV|pc [4]),
	.datab(\CPU_RISCV|pc [9]),
	.datac(\imem|RAM~466_combout ),
	.datad(\imem|RAM~471_combout ),
	.cin(gnd),
	.combout(\imem|RAM~472_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~472 .lut_mask = 16'hB9A8;
defparam \imem|RAM~472 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N16
cycloneive_lcell_comb \imem|RAM~476 (
// Equation(s):
// \imem|RAM~476_combout  = (\CPU_RISCV|pc [9] & ((\imem|RAM~472_combout  & ((\imem|RAM~475_combout ))) # (!\imem|RAM~472_combout  & (\imem|RAM~461_combout )))) # (!\CPU_RISCV|pc [9] & (((\imem|RAM~472_combout ))))

	.dataa(\imem|RAM~461_combout ),
	.datab(\CPU_RISCV|pc [9]),
	.datac(\imem|RAM~475_combout ),
	.datad(\imem|RAM~472_combout ),
	.cin(gnd),
	.combout(\imem|RAM~476_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~476 .lut_mask = 16'hF388;
defparam \imem|RAM~476 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y31_N6
cycloneive_lcell_comb \imem|RAM~444 (
// Equation(s):
// \imem|RAM~444_combout  = (\CPU_RISCV|pc [3] & ((\CPU_RISCV|pc [4] & ((!\CPU_RISCV|pc [2]))) # (!\CPU_RISCV|pc [4] & (!\CPU_RISCV|pc [5] & \CPU_RISCV|pc [2]))))

	.dataa(\CPU_RISCV|pc [4]),
	.datab(\CPU_RISCV|pc [3]),
	.datac(\CPU_RISCV|pc [5]),
	.datad(\CPU_RISCV|pc [2]),
	.cin(gnd),
	.combout(\imem|RAM~444_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~444 .lut_mask = 16'h0488;
defparam \imem|RAM~444 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y31_N22
cycloneive_lcell_comb \imem|RAM~442 (
// Equation(s):
// \imem|RAM~442_combout  = (\CPU_RISCV|pc [3] & (\CPU_RISCV|pc [4] $ ((\CPU_RISCV|pc [5])))) # (!\CPU_RISCV|pc [3] & ((\CPU_RISCV|pc [2]) # ((!\CPU_RISCV|pc [4] & \CPU_RISCV|pc [5]))))

	.dataa(\CPU_RISCV|pc [4]),
	.datab(\CPU_RISCV|pc [3]),
	.datac(\CPU_RISCV|pc [5]),
	.datad(\CPU_RISCV|pc [2]),
	.cin(gnd),
	.combout(\imem|RAM~442_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~442 .lut_mask = 16'h7B58;
defparam \imem|RAM~442 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y31_N12
cycloneive_lcell_comb \imem|RAM~441 (
// Equation(s):
// \imem|RAM~441_combout  = (!\CPU_RISCV|pc [5] & ((\CPU_RISCV|pc [4] & (\CPU_RISCV|pc [3] & !\CPU_RISCV|pc [2])) # (!\CPU_RISCV|pc [4] & ((\CPU_RISCV|pc [2])))))

	.dataa(\CPU_RISCV|pc [4]),
	.datab(\CPU_RISCV|pc [3]),
	.datac(\CPU_RISCV|pc [5]),
	.datad(\CPU_RISCV|pc [2]),
	.cin(gnd),
	.combout(\imem|RAM~441_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~441 .lut_mask = 16'h0508;
defparam \imem|RAM~441 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y31_N16
cycloneive_lcell_comb \imem|RAM~443 (
// Equation(s):
// \imem|RAM~443_combout  = (\CPU_RISCV|pc [6] & (\CPU_RISCV|pc [9])) # (!\CPU_RISCV|pc [6] & ((\CPU_RISCV|pc [9] & (!\imem|RAM~442_combout )) # (!\CPU_RISCV|pc [9] & ((!\imem|RAM~441_combout )))))

	.dataa(\CPU_RISCV|pc [6]),
	.datab(\CPU_RISCV|pc [9]),
	.datac(\imem|RAM~442_combout ),
	.datad(\imem|RAM~441_combout ),
	.cin(gnd),
	.combout(\imem|RAM~443_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~443 .lut_mask = 16'h8C9D;
defparam \imem|RAM~443 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y31_N4
cycloneive_lcell_comb \imem|RAM~445 (
// Equation(s):
// \imem|RAM~445_combout  = (\imem|RAM~443_combout ) # ((!\imem|RAM~444_combout  & \CPU_RISCV|pc [6]))

	.dataa(\imem|RAM~444_combout ),
	.datab(gnd),
	.datac(\CPU_RISCV|pc [6]),
	.datad(\imem|RAM~443_combout ),
	.cin(gnd),
	.combout(\imem|RAM~445_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~445 .lut_mask = 16'hFF50;
defparam \imem|RAM~445 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y31_N8
cycloneive_lcell_comb \imem|RAM~454 (
// Equation(s):
// \imem|RAM~454_combout  = (\CPU_RISCV|pc [6] & ((\CPU_RISCV|pc [2] & (!\CPU_RISCV|pc [5] & \CPU_RISCV|pc [4])) # (!\CPU_RISCV|pc [2] & (\CPU_RISCV|pc [5] & !\CPU_RISCV|pc [4])))) # (!\CPU_RISCV|pc [6] & (\CPU_RISCV|pc [5] & (\CPU_RISCV|pc [2] $ 
// (\CPU_RISCV|pc [4]))))

	.dataa(\CPU_RISCV|pc [6]),
	.datab(\CPU_RISCV|pc [2]),
	.datac(\CPU_RISCV|pc [5]),
	.datad(\CPU_RISCV|pc [4]),
	.cin(gnd),
	.combout(\imem|RAM~454_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~454 .lut_mask = 16'h1860;
defparam \imem|RAM~454 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y31_N26
cycloneive_lcell_comb \imem|RAM~456 (
// Equation(s):
// \imem|RAM~456_combout  = (\CPU_RISCV|pc [9]) # ((\CPU_RISCV|pc [3] & (\imem|RAM~454_combout )) # (!\CPU_RISCV|pc [3] & ((\imem|RAM~455_combout ))))

	.dataa(\CPU_RISCV|pc [9]),
	.datab(\CPU_RISCV|pc [3]),
	.datac(\imem|RAM~454_combout ),
	.datad(\imem|RAM~455_combout ),
	.cin(gnd),
	.combout(\imem|RAM~456_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~456 .lut_mask = 16'hFBEA;
defparam \imem|RAM~456 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y37_N0
cycloneive_lcell_comb \imem|RAM~447 (
// Equation(s):
// \imem|RAM~447_combout  = (\CPU_RISCV|pc [2] & (\CPU_RISCV|pc [9] & (\CPU_RISCV|pc [6]))) # (!\CPU_RISCV|pc [2] & ((\CPU_RISCV|pc [9]) # ((\CPU_RISCV|pc [5]))))

	.dataa(\CPU_RISCV|pc [2]),
	.datab(\CPU_RISCV|pc [9]),
	.datac(\CPU_RISCV|pc [6]),
	.datad(\CPU_RISCV|pc [5]),
	.cin(gnd),
	.combout(\imem|RAM~447_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~447 .lut_mask = 16'hD5C4;
defparam \imem|RAM~447 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y37_N6
cycloneive_lcell_comb \imem|RAM~446 (
// Equation(s):
// \imem|RAM~446_combout  = (\CPU_RISCV|pc [2] & (((!\CPU_RISCV|pc [6] & \CPU_RISCV|pc [5])) # (!\CPU_RISCV|pc [9]))) # (!\CPU_RISCV|pc [2] & (!\CPU_RISCV|pc [9] & (!\CPU_RISCV|pc [6] & \CPU_RISCV|pc [5])))

	.dataa(\CPU_RISCV|pc [2]),
	.datab(\CPU_RISCV|pc [9]),
	.datac(\CPU_RISCV|pc [6]),
	.datad(\CPU_RISCV|pc [5]),
	.cin(gnd),
	.combout(\imem|RAM~446_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~446 .lut_mask = 16'h2B22;
defparam \imem|RAM~446 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y37_N4
cycloneive_lcell_comb \imem|RAM~1243 (
// Equation(s):
// \imem|RAM~1243_combout  = (\imem|RAM~446_combout  & ((\CPU_RISCV|pc [4]) # (\CPU_RISCV|pc [3] $ (\imem|RAM~447_combout )))) # (!\imem|RAM~446_combout  & ((\CPU_RISCV|pc [3]) # (\CPU_RISCV|pc [4] $ (\imem|RAM~447_combout ))))

	.dataa(\imem|RAM~446_combout ),
	.datab(\CPU_RISCV|pc [3]),
	.datac(\CPU_RISCV|pc [4]),
	.datad(\imem|RAM~447_combout ),
	.cin(gnd),
	.combout(\imem|RAM~1243_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~1243 .lut_mask = 16'hE7FC;
defparam \imem|RAM~1243 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y37_N22
cycloneive_lcell_comb \imem|RAM~1244 (
// Equation(s):
// \imem|RAM~1244_combout  = (\CPU_RISCV|pc [6] & ((\imem|RAM~447_combout  & ((!\imem|RAM~446_combout ))) # (!\imem|RAM~447_combout  & (\imem|RAM~1243_combout  & \imem|RAM~446_combout )))) # (!\CPU_RISCV|pc [6] & ((\imem|RAM~1243_combout ) # 
// ((!\imem|RAM~447_combout  & \imem|RAM~446_combout ))))

	.dataa(\CPU_RISCV|pc [6]),
	.datab(\imem|RAM~447_combout ),
	.datac(\imem|RAM~1243_combout ),
	.datad(\imem|RAM~446_combout ),
	.cin(gnd),
	.combout(\imem|RAM~1244_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~1244 .lut_mask = 16'h71D8;
defparam \imem|RAM~1244 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N14
cycloneive_lcell_comb \imem|RAM~451 (
// Equation(s):
// \imem|RAM~451_combout  = (\CPU_RISCV|pc [3]) # ((\CPU_RISCV|pc [4]) # ((\CPU_RISCV|pc [5]) # (\CPU_RISCV|pc [2])))

	.dataa(\CPU_RISCV|pc [3]),
	.datab(\CPU_RISCV|pc [4]),
	.datac(\CPU_RISCV|pc [5]),
	.datad(\CPU_RISCV|pc [2]),
	.cin(gnd),
	.combout(\imem|RAM~451_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~451 .lut_mask = 16'hFFFE;
defparam \imem|RAM~451 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N24
cycloneive_lcell_comb \imem|RAM~448 (
// Equation(s):
// \imem|RAM~448_combout  = (\CPU_RISCV|pc [5]) # ((\CPU_RISCV|pc [3] & (\CPU_RISCV|pc [4] $ (\CPU_RISCV|pc [2]))))

	.dataa(\CPU_RISCV|pc [3]),
	.datab(\CPU_RISCV|pc [5]),
	.datac(\CPU_RISCV|pc [4]),
	.datad(\CPU_RISCV|pc [2]),
	.cin(gnd),
	.combout(\imem|RAM~448_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~448 .lut_mask = 16'hCEEC;
defparam \imem|RAM~448 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N2
cycloneive_lcell_comb \imem|RAM~449 (
// Equation(s):
// \imem|RAM~449_combout  = (\CPU_RISCV|pc [2] & (((\CPU_RISCV|pc [5]) # (\CPU_RISCV|pc [4])))) # (!\CPU_RISCV|pc [2] & ((\CPU_RISCV|pc [3] & ((\CPU_RISCV|pc [4]))) # (!\CPU_RISCV|pc [3] & (\CPU_RISCV|pc [5]))))

	.dataa(\CPU_RISCV|pc [3]),
	.datab(\CPU_RISCV|pc [5]),
	.datac(\CPU_RISCV|pc [4]),
	.datad(\CPU_RISCV|pc [2]),
	.cin(gnd),
	.combout(\imem|RAM~449_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~449 .lut_mask = 16'hFCE4;
defparam \imem|RAM~449 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N28
cycloneive_lcell_comb \imem|RAM~450 (
// Equation(s):
// \imem|RAM~450_combout  = (\CPU_RISCV|pc [6] & ((\imem|RAM~448_combout ) # ((\CPU_RISCV|pc [9])))) # (!\CPU_RISCV|pc [6] & (((!\CPU_RISCV|pc [9] & !\imem|RAM~449_combout ))))

	.dataa(\CPU_RISCV|pc [6]),
	.datab(\imem|RAM~448_combout ),
	.datac(\CPU_RISCV|pc [9]),
	.datad(\imem|RAM~449_combout ),
	.cin(gnd),
	.combout(\imem|RAM~450_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~450 .lut_mask = 16'hA8AD;
defparam \imem|RAM~450 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N16
cycloneive_lcell_comb \imem|RAM~452 (
// Equation(s):
// \imem|RAM~452_combout  = (\imem|RAM~450_combout ) # ((!\CPU_RISCV|pc [6] & (\imem|RAM~451_combout  & \CPU_RISCV|pc [9])))

	.dataa(\CPU_RISCV|pc [6]),
	.datab(\imem|RAM~451_combout ),
	.datac(\CPU_RISCV|pc [9]),
	.datad(\imem|RAM~450_combout ),
	.cin(gnd),
	.combout(\imem|RAM~452_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~452 .lut_mask = 16'hFF40;
defparam \imem|RAM~452 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y31_N2
cycloneive_lcell_comb \imem|RAM~453 (
// Equation(s):
// \imem|RAM~453_combout  = (\CPU_RISCV|pc [7] & ((\imem|RAM~1244_combout ) # ((\CPU_RISCV|pc [10])))) # (!\CPU_RISCV|pc [7] & (((!\CPU_RISCV|pc [10] & \imem|RAM~452_combout ))))

	.dataa(\imem|RAM~1244_combout ),
	.datab(\CPU_RISCV|pc [7]),
	.datac(\CPU_RISCV|pc [10]),
	.datad(\imem|RAM~452_combout ),
	.cin(gnd),
	.combout(\imem|RAM~453_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~453 .lut_mask = 16'hCBC8;
defparam \imem|RAM~453 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y31_N28
cycloneive_lcell_comb \imem|RAM~457 (
// Equation(s):
// \imem|RAM~457_combout  = (\CPU_RISCV|pc [10] & ((\imem|RAM~453_combout  & ((!\imem|RAM~456_combout ))) # (!\imem|RAM~453_combout  & (\imem|RAM~445_combout )))) # (!\CPU_RISCV|pc [10] & (((\imem|RAM~453_combout ))))

	.dataa(\CPU_RISCV|pc [10]),
	.datab(\imem|RAM~445_combout ),
	.datac(\imem|RAM~456_combout ),
	.datad(\imem|RAM~453_combout ),
	.cin(gnd),
	.combout(\imem|RAM~457_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~457 .lut_mask = 16'h5F88;
defparam \imem|RAM~457 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N30
cycloneive_lcell_comb \imem|RAM~477 (
// Equation(s):
// \imem|RAM~477_combout  = (\CPU_RISCV|pc [8] & ((\imem|RAM~457_combout ))) # (!\CPU_RISCV|pc [8] & (\imem|RAM~476_combout ))

	.dataa(gnd),
	.datab(\imem|RAM~476_combout ),
	.datac(\CPU_RISCV|pc [8]),
	.datad(\imem|RAM~457_combout ),
	.cin(gnd),
	.combout(\imem|RAM~477_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~477 .lut_mask = 16'hFC0C;
defparam \imem|RAM~477 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y33_N4
cycloneive_lcell_comb \imem|RAM~514 (
// Equation(s):
// \imem|RAM~514_combout  = (\CPU_RISCV|pc [7] & (\CPU_RISCV|pc [3] & (\CPU_RISCV|pc [4] $ (!\CPU_RISCV|pc [6])))) # (!\CPU_RISCV|pc [7] & (\CPU_RISCV|pc [4] & (!\CPU_RISCV|pc [6] & !\CPU_RISCV|pc [3])))

	.dataa(\CPU_RISCV|pc [7]),
	.datab(\CPU_RISCV|pc [4]),
	.datac(\CPU_RISCV|pc [6]),
	.datad(\CPU_RISCV|pc [3]),
	.cin(gnd),
	.combout(\imem|RAM~514_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~514 .lut_mask = 16'h8204;
defparam \imem|RAM~514 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y33_N0
cycloneive_lcell_comb \imem|RAM~512 (
// Equation(s):
// \imem|RAM~512_combout  = (\CPU_RISCV|pc [2] & ((\CPU_RISCV|pc [4]) # ((\CPU_RISCV|pc [7]) # (\CPU_RISCV|pc [3])))) # (!\CPU_RISCV|pc [2] & (\CPU_RISCV|pc [4] & (\CPU_RISCV|pc [7] & !\CPU_RISCV|pc [3])))

	.dataa(\CPU_RISCV|pc [2]),
	.datab(\CPU_RISCV|pc [4]),
	.datac(\CPU_RISCV|pc [7]),
	.datad(\CPU_RISCV|pc [3]),
	.cin(gnd),
	.combout(\imem|RAM~512_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~512 .lut_mask = 16'hAAE8;
defparam \imem|RAM~512 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y33_N18
cycloneive_lcell_comb \imem|RAM~513 (
// Equation(s):
// \imem|RAM~513_combout  = (\CPU_RISCV|pc [2] & ((\imem|RAM~512_combout ) # ((\CPU_RISCV|pc [6]) # (!\CPU_RISCV|pc [5])))) # (!\CPU_RISCV|pc [2] & (!\CPU_RISCV|pc [5] & ((!\CPU_RISCV|pc [6]) # (!\imem|RAM~512_combout ))))

	.dataa(\CPU_RISCV|pc [2]),
	.datab(\imem|RAM~512_combout ),
	.datac(\CPU_RISCV|pc [6]),
	.datad(\CPU_RISCV|pc [5]),
	.cin(gnd),
	.combout(\imem|RAM~513_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~513 .lut_mask = 16'hA8BF;
defparam \imem|RAM~513 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y33_N22
cycloneive_lcell_comb \imem|RAM~515 (
// Equation(s):
// \imem|RAM~515_combout  = (\imem|RAM~513_combout ) # ((\CPU_RISCV|pc [5] & (!\CPU_RISCV|pc [2] & !\imem|RAM~514_combout )))

	.dataa(\CPU_RISCV|pc [5]),
	.datab(\CPU_RISCV|pc [2]),
	.datac(\imem|RAM~514_combout ),
	.datad(\imem|RAM~513_combout ),
	.cin(gnd),
	.combout(\imem|RAM~515_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~515 .lut_mask = 16'hFF02;
defparam \imem|RAM~515 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N22
cycloneive_lcell_comb \imem|RAM~509 (
// Equation(s):
// \imem|RAM~509_combout  = (\CPU_RISCV|pc [4]) # ((\CPU_RISCV|pc [3] & (\CPU_RISCV|pc [6])) # (!\CPU_RISCV|pc [3] & ((\CPU_RISCV|pc [2]))))

	.dataa(\CPU_RISCV|pc [6]),
	.datab(\CPU_RISCV|pc [3]),
	.datac(\CPU_RISCV|pc [2]),
	.datad(\CPU_RISCV|pc [4]),
	.cin(gnd),
	.combout(\imem|RAM~509_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~509 .lut_mask = 16'hFFB8;
defparam \imem|RAM~509 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N20
cycloneive_lcell_comb \imem|RAM~506 (
// Equation(s):
// \imem|RAM~506_combout  = (\CPU_RISCV|pc [2] & (\CPU_RISCV|pc [4] & (\CPU_RISCV|pc [6] $ (\CPU_RISCV|pc [3]))))

	.dataa(\CPU_RISCV|pc [6]),
	.datab(\CPU_RISCV|pc [3]),
	.datac(\CPU_RISCV|pc [2]),
	.datad(\CPU_RISCV|pc [4]),
	.cin(gnd),
	.combout(\imem|RAM~506_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~506 .lut_mask = 16'h6000;
defparam \imem|RAM~506 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N4
cycloneive_lcell_comb \imem|RAM~508 (
// Equation(s):
// \imem|RAM~508_combout  = (\CPU_RISCV|pc [5] & ((\CPU_RISCV|pc [7]) # ((!\imem|RAM~506_combout )))) # (!\CPU_RISCV|pc [5] & (!\CPU_RISCV|pc [7] & (\imem|RAM~507_combout )))

	.dataa(\CPU_RISCV|pc [5]),
	.datab(\CPU_RISCV|pc [7]),
	.datac(\imem|RAM~507_combout ),
	.datad(\imem|RAM~506_combout ),
	.cin(gnd),
	.combout(\imem|RAM~508_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~508 .lut_mask = 16'h98BA;
defparam \imem|RAM~508 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N18
cycloneive_lcell_comb \imem|RAM~505 (
// Equation(s):
// \imem|RAM~505_combout  = (\CPU_RISCV|pc [6]) # ((\CPU_RISCV|pc [2]) # (\CPU_RISCV|pc [3] $ (\CPU_RISCV|pc [4])))

	.dataa(\CPU_RISCV|pc [6]),
	.datab(\CPU_RISCV|pc [3]),
	.datac(\CPU_RISCV|pc [2]),
	.datad(\CPU_RISCV|pc [4]),
	.cin(gnd),
	.combout(\imem|RAM~505_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~505 .lut_mask = 16'hFBFE;
defparam \imem|RAM~505 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N28
cycloneive_lcell_comb \imem|RAM~510 (
// Equation(s):
// \imem|RAM~510_combout  = (\CPU_RISCV|pc [7] & ((\imem|RAM~508_combout  & (\imem|RAM~509_combout )) # (!\imem|RAM~508_combout  & ((\imem|RAM~505_combout ))))) # (!\CPU_RISCV|pc [7] & (((\imem|RAM~508_combout ))))

	.dataa(\imem|RAM~509_combout ),
	.datab(\CPU_RISCV|pc [7]),
	.datac(\imem|RAM~508_combout ),
	.datad(\imem|RAM~505_combout ),
	.cin(gnd),
	.combout(\imem|RAM~510_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~510 .lut_mask = 16'hBCB0;
defparam \imem|RAM~510 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y30_N18
cycloneive_lcell_comb \imem|RAM~500 (
// Equation(s):
// \imem|RAM~500_combout  = (\CPU_RISCV|pc [4]) # ((\CPU_RISCV|pc [7] & ((!\CPU_RISCV|pc [3]) # (!\CPU_RISCV|pc [2]))) # (!\CPU_RISCV|pc [7] & ((\CPU_RISCV|pc [3]))))

	.dataa(\CPU_RISCV|pc [2]),
	.datab(\CPU_RISCV|pc [7]),
	.datac(\CPU_RISCV|pc [3]),
	.datad(\CPU_RISCV|pc [4]),
	.cin(gnd),
	.combout(\imem|RAM~500_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~500 .lut_mask = 16'hFF7C;
defparam \imem|RAM~500 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y30_N26
cycloneive_lcell_comb \imem|RAM~502 (
// Equation(s):
// \imem|RAM~502_combout  = (\CPU_RISCV|pc [6] & (((\CPU_RISCV|pc [5])))) # (!\CPU_RISCV|pc [6] & ((\CPU_RISCV|pc [5] & ((\imem|RAM~500_combout ))) # (!\CPU_RISCV|pc [5] & (!\imem|RAM~501_combout ))))

	.dataa(\CPU_RISCV|pc [6]),
	.datab(\imem|RAM~501_combout ),
	.datac(\CPU_RISCV|pc [5]),
	.datad(\imem|RAM~500_combout ),
	.cin(gnd),
	.combout(\imem|RAM~502_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~502 .lut_mask = 16'hF1A1;
defparam \imem|RAM~502 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y30_N4
cycloneive_lcell_comb \imem|RAM~503 (
// Equation(s):
// \imem|RAM~503_combout  = (\CPU_RISCV|pc [2] & (\CPU_RISCV|pc [7] & (\CPU_RISCV|pc [3] $ (!\CPU_RISCV|pc [4]))))

	.dataa(\CPU_RISCV|pc [2]),
	.datab(\CPU_RISCV|pc [7]),
	.datac(\CPU_RISCV|pc [3]),
	.datad(\CPU_RISCV|pc [4]),
	.cin(gnd),
	.combout(\imem|RAM~503_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~503 .lut_mask = 16'h8008;
defparam \imem|RAM~503 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y30_N28
cycloneive_lcell_comb \imem|RAM~499 (
// Equation(s):
// \imem|RAM~499_combout  = (!\CPU_RISCV|pc [2] & (\CPU_RISCV|pc [7] & (\CPU_RISCV|pc [3] & \CPU_RISCV|pc [4])))

	.dataa(\CPU_RISCV|pc [2]),
	.datab(\CPU_RISCV|pc [7]),
	.datac(\CPU_RISCV|pc [3]),
	.datad(\CPU_RISCV|pc [4]),
	.cin(gnd),
	.combout(\imem|RAM~499_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~499 .lut_mask = 16'h4000;
defparam \imem|RAM~499 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y30_N10
cycloneive_lcell_comb \imem|RAM~504 (
// Equation(s):
// \imem|RAM~504_combout  = (\imem|RAM~502_combout  & (((!\CPU_RISCV|pc [6])) # (!\imem|RAM~503_combout ))) # (!\imem|RAM~502_combout  & (((\CPU_RISCV|pc [6] & !\imem|RAM~499_combout ))))

	.dataa(\imem|RAM~502_combout ),
	.datab(\imem|RAM~503_combout ),
	.datac(\CPU_RISCV|pc [6]),
	.datad(\imem|RAM~499_combout ),
	.cin(gnd),
	.combout(\imem|RAM~504_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~504 .lut_mask = 16'h2A7A;
defparam \imem|RAM~504 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y33_N30
cycloneive_lcell_comb \imem|RAM~511 (
// Equation(s):
// \imem|RAM~511_combout  = (\CPU_RISCV|pc [9] & (\CPU_RISCV|pc [10])) # (!\CPU_RISCV|pc [9] & ((\CPU_RISCV|pc [10] & ((\imem|RAM~504_combout ))) # (!\CPU_RISCV|pc [10] & (\imem|RAM~510_combout ))))

	.dataa(\CPU_RISCV|pc [9]),
	.datab(\CPU_RISCV|pc [10]),
	.datac(\imem|RAM~510_combout ),
	.datad(\imem|RAM~504_combout ),
	.cin(gnd),
	.combout(\imem|RAM~511_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~511 .lut_mask = 16'hDC98;
defparam \imem|RAM~511 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y33_N8
cycloneive_lcell_comb \imem|RAM~496 (
// Equation(s):
// \imem|RAM~496_combout  = (\CPU_RISCV|pc [2] & (\CPU_RISCV|pc [4] $ (((!\CPU_RISCV|pc [6]) # (!\CPU_RISCV|pc [7]))))) # (!\CPU_RISCV|pc [2] & (\CPU_RISCV|pc [4] & (\CPU_RISCV|pc [7] & !\CPU_RISCV|pc [6])))

	.dataa(\CPU_RISCV|pc [2]),
	.datab(\CPU_RISCV|pc [4]),
	.datac(\CPU_RISCV|pc [7]),
	.datad(\CPU_RISCV|pc [6]),
	.cin(gnd),
	.combout(\imem|RAM~496_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~496 .lut_mask = 16'h8262;
defparam \imem|RAM~496 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y33_N28
cycloneive_lcell_comb \imem|RAM~498 (
// Equation(s):
// \imem|RAM~498_combout  = (\CPU_RISCV|pc [5] & ((\CPU_RISCV|pc [3]) # ((!\imem|RAM~496_combout  & !\imem|RAM~497_combout )))) # (!\CPU_RISCV|pc [5] & (((!\imem|RAM~497_combout )) # (!\CPU_RISCV|pc [3])))

	.dataa(\CPU_RISCV|pc [5]),
	.datab(\CPU_RISCV|pc [3]),
	.datac(\imem|RAM~496_combout ),
	.datad(\imem|RAM~497_combout ),
	.cin(gnd),
	.combout(\imem|RAM~498_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~498 .lut_mask = 16'h99DF;
defparam \imem|RAM~498 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y33_N16
cycloneive_lcell_comb \imem|RAM~516 (
// Equation(s):
// \imem|RAM~516_combout  = (\CPU_RISCV|pc [9] & ((\imem|RAM~511_combout  & (\imem|RAM~515_combout )) # (!\imem|RAM~511_combout  & ((\imem|RAM~498_combout ))))) # (!\CPU_RISCV|pc [9] & (((\imem|RAM~511_combout ))))

	.dataa(\imem|RAM~515_combout ),
	.datab(\CPU_RISCV|pc [9]),
	.datac(\imem|RAM~511_combout ),
	.datad(\imem|RAM~498_combout ),
	.cin(gnd),
	.combout(\imem|RAM~516_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~516 .lut_mask = 16'hBCB0;
defparam \imem|RAM~516 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y37_N26
cycloneive_lcell_comb \imem|RAM~478 (
// Equation(s):
// \imem|RAM~478_combout  = (\CPU_RISCV|pc [2] & ((\CPU_RISCV|pc [9] & (\CPU_RISCV|pc [4] $ (\CPU_RISCV|pc [5]))) # (!\CPU_RISCV|pc [9] & (!\CPU_RISCV|pc [4] & !\CPU_RISCV|pc [5]))))

	.dataa(\CPU_RISCV|pc [2]),
	.datab(\CPU_RISCV|pc [9]),
	.datac(\CPU_RISCV|pc [4]),
	.datad(\CPU_RISCV|pc [5]),
	.cin(gnd),
	.combout(\imem|RAM~478_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~478 .lut_mask = 16'h0882;
defparam \imem|RAM~478 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y37_N16
cycloneive_lcell_comb \imem|RAM~479 (
// Equation(s):
// \imem|RAM~479_combout  = (\CPU_RISCV|pc [4] & (!\CPU_RISCV|pc [2] & ((!\CPU_RISCV|pc [5])))) # (!\CPU_RISCV|pc [4] & ((\CPU_RISCV|pc [9] & ((\CPU_RISCV|pc [5]))) # (!\CPU_RISCV|pc [9] & (\CPU_RISCV|pc [2] & !\CPU_RISCV|pc [5]))))

	.dataa(\CPU_RISCV|pc [2]),
	.datab(\CPU_RISCV|pc [9]),
	.datac(\CPU_RISCV|pc [4]),
	.datad(\CPU_RISCV|pc [5]),
	.cin(gnd),
	.combout(\imem|RAM~479_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~479 .lut_mask = 16'h0C52;
defparam \imem|RAM~479 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y37_N30
cycloneive_lcell_comb \imem|RAM~480 (
// Equation(s):
// \imem|RAM~480_combout  = (\CPU_RISCV|pc [6] & (!\CPU_RISCV|pc [3])) # (!\CPU_RISCV|pc [6] & ((\CPU_RISCV|pc [3] & ((!\imem|RAM~479_combout ))) # (!\CPU_RISCV|pc [3] & (!\imem|RAM~478_combout ))))

	.dataa(\CPU_RISCV|pc [6]),
	.datab(\CPU_RISCV|pc [3]),
	.datac(\imem|RAM~478_combout ),
	.datad(\imem|RAM~479_combout ),
	.cin(gnd),
	.combout(\imem|RAM~480_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~480 .lut_mask = 16'h2367;
defparam \imem|RAM~480 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y37_N24
cycloneive_lcell_comb \imem|RAM~481 (
// Equation(s):
// \imem|RAM~481_combout  = (!\CPU_RISCV|pc [9] & ((\CPU_RISCV|pc [2] & (!\CPU_RISCV|pc [4] & !\CPU_RISCV|pc [5])) # (!\CPU_RISCV|pc [2] & (\CPU_RISCV|pc [4]))))

	.dataa(\CPU_RISCV|pc [2]),
	.datab(\CPU_RISCV|pc [9]),
	.datac(\CPU_RISCV|pc [4]),
	.datad(\CPU_RISCV|pc [5]),
	.cin(gnd),
	.combout(\imem|RAM~481_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~481 .lut_mask = 16'h1012;
defparam \imem|RAM~481 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y37_N14
cycloneive_lcell_comb \imem|RAM~482 (
// Equation(s):
// \imem|RAM~482_combout  = (\imem|RAM~480_combout ) # ((\CPU_RISCV|pc [6] & !\imem|RAM~481_combout ))

	.dataa(gnd),
	.datab(\CPU_RISCV|pc [6]),
	.datac(\imem|RAM~480_combout ),
	.datad(\imem|RAM~481_combout ),
	.cin(gnd),
	.combout(\imem|RAM~482_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~482 .lut_mask = 16'hF0FC;
defparam \imem|RAM~482 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N26
cycloneive_lcell_comb \imem|RAM~487 (
// Equation(s):
// \imem|RAM~487_combout  = (\CPU_RISCV|pc [5]) # (\CPU_RISCV|pc [4] $ (((\CPU_RISCV|pc [3] & \CPU_RISCV|pc [2]))))

	.dataa(\CPU_RISCV|pc [3]),
	.datab(\CPU_RISCV|pc [5]),
	.datac(\CPU_RISCV|pc [4]),
	.datad(\CPU_RISCV|pc [2]),
	.cin(gnd),
	.combout(\imem|RAM~487_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~487 .lut_mask = 16'hDEFC;
defparam \imem|RAM~487 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N20
cycloneive_lcell_comb \imem|RAM~488 (
// Equation(s):
// \imem|RAM~488_combout  = (\CPU_RISCV|pc [4] & ((\CPU_RISCV|pc [3]) # ((\CPU_RISCV|pc [5] & \CPU_RISCV|pc [2])))) # (!\CPU_RISCV|pc [4] & (((\CPU_RISCV|pc [5]))))

	.dataa(\CPU_RISCV|pc [3]),
	.datab(\CPU_RISCV|pc [5]),
	.datac(\CPU_RISCV|pc [4]),
	.datad(\CPU_RISCV|pc [2]),
	.cin(gnd),
	.combout(\imem|RAM~488_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~488 .lut_mask = 16'hECAC;
defparam \imem|RAM~488 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N18
cycloneive_lcell_comb \imem|RAM~489 (
// Equation(s):
// \imem|RAM~489_combout  = (\CPU_RISCV|pc [9] & (\CPU_RISCV|pc [6])) # (!\CPU_RISCV|pc [9] & ((\CPU_RISCV|pc [6] & (\imem|RAM~487_combout )) # (!\CPU_RISCV|pc [6] & ((!\imem|RAM~488_combout )))))

	.dataa(\CPU_RISCV|pc [9]),
	.datab(\CPU_RISCV|pc [6]),
	.datac(\imem|RAM~487_combout ),
	.datad(\imem|RAM~488_combout ),
	.cin(gnd),
	.combout(\imem|RAM~489_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~489 .lut_mask = 16'hC8D9;
defparam \imem|RAM~489 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N4
cycloneive_lcell_comb \imem|RAM~490 (
// Equation(s):
// \imem|RAM~490_combout  = (\imem|RAM~489_combout ) # ((!\CPU_RISCV|pc [6] & (\imem|RAM~451_combout  & \CPU_RISCV|pc [9])))

	.dataa(\CPU_RISCV|pc [6]),
	.datab(\imem|RAM~451_combout ),
	.datac(\CPU_RISCV|pc [9]),
	.datad(\imem|RAM~489_combout ),
	.cin(gnd),
	.combout(\imem|RAM~490_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~490 .lut_mask = 16'hFF40;
defparam \imem|RAM~490 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N24
cycloneive_lcell_comb \imem|RAM~483 (
// Equation(s):
// \imem|RAM~483_combout  = (\CPU_RISCV|pc [3] & (\CPU_RISCV|pc [6] & (\CPU_RISCV|pc [4] & \CPU_RISCV|pc [2]))) # (!\CPU_RISCV|pc [3] & (\CPU_RISCV|pc [2] $ (((!\CPU_RISCV|pc [6] & \CPU_RISCV|pc [4])))))

	.dataa(\CPU_RISCV|pc [3]),
	.datab(\CPU_RISCV|pc [6]),
	.datac(\CPU_RISCV|pc [4]),
	.datad(\CPU_RISCV|pc [2]),
	.cin(gnd),
	.combout(\imem|RAM~483_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~483 .lut_mask = 16'hC510;
defparam \imem|RAM~483 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N22
cycloneive_lcell_comb \imem|RAM~484 (
// Equation(s):
// \imem|RAM~484_combout  = (\CPU_RISCV|pc [6] & (!\CPU_RISCV|pc [5] & ((\CPU_RISCV|pc [9]) # (\imem|RAM~483_combout )))) # (!\CPU_RISCV|pc [6] & (((\CPU_RISCV|pc [5]) # (!\imem|RAM~483_combout )) # (!\CPU_RISCV|pc [9])))

	.dataa(\CPU_RISCV|pc [9]),
	.datab(\CPU_RISCV|pc [6]),
	.datac(\CPU_RISCV|pc [5]),
	.datad(\imem|RAM~483_combout ),
	.cin(gnd),
	.combout(\imem|RAM~484_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~484 .lut_mask = 16'h3D3B;
defparam \imem|RAM~484 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N20
cycloneive_lcell_comb \imem|RAM~485 (
// Equation(s):
// \imem|RAM~485_combout  = (!\CPU_RISCV|pc [9] & (\CPU_RISCV|pc [2] & (!\CPU_RISCV|pc [4] & !\CPU_RISCV|pc [3])))

	.dataa(\CPU_RISCV|pc [9]),
	.datab(\CPU_RISCV|pc [2]),
	.datac(\CPU_RISCV|pc [4]),
	.datad(\CPU_RISCV|pc [3]),
	.cin(gnd),
	.combout(\imem|RAM~485_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~485 .lut_mask = 16'h0004;
defparam \imem|RAM~485 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N18
cycloneive_lcell_comb \imem|RAM~486 (
// Equation(s):
// \imem|RAM~486_combout  = (\imem|RAM~484_combout ) # ((\CPU_RISCV|pc [5] & !\imem|RAM~485_combout ))

	.dataa(\CPU_RISCV|pc [5]),
	.datab(gnd),
	.datac(\imem|RAM~484_combout ),
	.datad(\imem|RAM~485_combout ),
	.cin(gnd),
	.combout(\imem|RAM~486_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~486 .lut_mask = 16'hF0FA;
defparam \imem|RAM~486 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N30
cycloneive_lcell_comb \imem|RAM~491 (
// Equation(s):
// \imem|RAM~491_combout  = (\CPU_RISCV|pc [7] & ((\CPU_RISCV|pc [10]) # ((\imem|RAM~486_combout )))) # (!\CPU_RISCV|pc [7] & (!\CPU_RISCV|pc [10] & (\imem|RAM~490_combout )))

	.dataa(\CPU_RISCV|pc [7]),
	.datab(\CPU_RISCV|pc [10]),
	.datac(\imem|RAM~490_combout ),
	.datad(\imem|RAM~486_combout ),
	.cin(gnd),
	.combout(\imem|RAM~491_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~491 .lut_mask = 16'hBA98;
defparam \imem|RAM~491 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y34_N14
cycloneive_lcell_comb \imem|RAM~493 (
// Equation(s):
// \imem|RAM~493_combout  = (\CPU_RISCV|pc [9] & (!\CPU_RISCV|pc [5] & (\imem|RAM~492_combout ))) # (!\CPU_RISCV|pc [9] & (((!\imem|RAM~455_combout ))))

	.dataa(\CPU_RISCV|pc [5]),
	.datab(\imem|RAM~492_combout ),
	.datac(\CPU_RISCV|pc [9]),
	.datad(\imem|RAM~455_combout ),
	.cin(gnd),
	.combout(\imem|RAM~493_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~493 .lut_mask = 16'h404F;
defparam \imem|RAM~493 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y33_N20
cycloneive_lcell_comb \imem|RAM~494 (
// Equation(s):
// \imem|RAM~494_combout  = (\CPU_RISCV|pc [3] & (!\imem|RAM~454_combout  & ((!\CPU_RISCV|pc [9])))) # (!\CPU_RISCV|pc [3] & (((\imem|RAM~493_combout ))))

	.dataa(\imem|RAM~454_combout ),
	.datab(\CPU_RISCV|pc [3]),
	.datac(\imem|RAM~493_combout ),
	.datad(\CPU_RISCV|pc [9]),
	.cin(gnd),
	.combout(\imem|RAM~494_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~494 .lut_mask = 16'h3074;
defparam \imem|RAM~494 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y33_N6
cycloneive_lcell_comb \imem|RAM~495 (
// Equation(s):
// \imem|RAM~495_combout  = (\CPU_RISCV|pc [10] & ((\imem|RAM~491_combout  & ((\imem|RAM~494_combout ))) # (!\imem|RAM~491_combout  & (\imem|RAM~482_combout )))) # (!\CPU_RISCV|pc [10] & (((\imem|RAM~491_combout ))))

	.dataa(\imem|RAM~482_combout ),
	.datab(\CPU_RISCV|pc [10]),
	.datac(\imem|RAM~491_combout ),
	.datad(\imem|RAM~494_combout ),
	.cin(gnd),
	.combout(\imem|RAM~495_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~495 .lut_mask = 16'hF838;
defparam \imem|RAM~495 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y33_N10
cycloneive_lcell_comb \imem|RAM~517 (
// Equation(s):
// \imem|RAM~517_combout  = (\CPU_RISCV|pc [8] & ((\imem|RAM~495_combout ))) # (!\CPU_RISCV|pc [8] & (\imem|RAM~516_combout ))

	.dataa(gnd),
	.datab(\imem|RAM~516_combout ),
	.datac(\CPU_RISCV|pc [8]),
	.datad(\imem|RAM~495_combout ),
	.cin(gnd),
	.combout(\imem|RAM~517_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~517 .lut_mask = 16'hFC0C;
defparam \imem|RAM~517 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y39_N4
cycloneive_lcell_comb \CPU_RISCV|Equal17~0 (
// Equation(s):
// \CPU_RISCV|Equal17~0_combout  = ((!\imem|RAM~687_combout  & (!\imem|RAM~477_combout  & !\imem|RAM~517_combout ))) # (!\CPU_RISCV|RD~8_combout )

	.dataa(\CPU_RISCV|RD~8_combout ),
	.datab(\imem|RAM~687_combout ),
	.datac(\imem|RAM~477_combout ),
	.datad(\imem|RAM~517_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|Equal17~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|Equal17~0 .lut_mask = 16'h5557;
defparam \CPU_RISCV|Equal17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N20
cycloneive_lcell_comb \imem|RAM~545 (
// Equation(s):
// \imem|RAM~545_combout  = (\CPU_RISCV|pc [2] & (((\CPU_RISCV|pc [5] & \CPU_RISCV|pc [6])) # (!\CPU_RISCV|pc [7]))) # (!\CPU_RISCV|pc [2] & ((\CPU_RISCV|pc [5]) # ((\CPU_RISCV|pc [7] & \CPU_RISCV|pc [6]))))

	.dataa(\CPU_RISCV|pc [7]),
	.datab(\CPU_RISCV|pc [5]),
	.datac(\CPU_RISCV|pc [2]),
	.datad(\CPU_RISCV|pc [6]),
	.cin(gnd),
	.combout(\imem|RAM~545_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~545 .lut_mask = 16'hDE5C;
defparam \imem|RAM~545 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N18
cycloneive_lcell_comb \imem|RAM~541 (
// Equation(s):
// \imem|RAM~541_combout  = (\CPU_RISCV|pc [2] & (((!\CPU_RISCV|pc [6]) # (!\CPU_RISCV|pc [5])))) # (!\CPU_RISCV|pc [2] & (\CPU_RISCV|pc [7] $ (((\CPU_RISCV|pc [5] & !\CPU_RISCV|pc [6])))))

	.dataa(\CPU_RISCV|pc [2]),
	.datab(\CPU_RISCV|pc [7]),
	.datac(\CPU_RISCV|pc [5]),
	.datad(\CPU_RISCV|pc [6]),
	.cin(gnd),
	.combout(\imem|RAM~541_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~541 .lut_mask = 16'h4EBE;
defparam \imem|RAM~541 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N6
cycloneive_lcell_comb \imem|RAM~543 (
// Equation(s):
// \imem|RAM~543_combout  = (\CPU_RISCV|pc [6] & ((\CPU_RISCV|pc [7] & (!\CPU_RISCV|pc [5] & !\CPU_RISCV|pc [2])) # (!\CPU_RISCV|pc [7] & ((\CPU_RISCV|pc [2]))))) # (!\CPU_RISCV|pc [6] & (((\CPU_RISCV|pc [5] & \CPU_RISCV|pc [2]))))

	.dataa(\CPU_RISCV|pc [6]),
	.datab(\CPU_RISCV|pc [7]),
	.datac(\CPU_RISCV|pc [5]),
	.datad(\CPU_RISCV|pc [2]),
	.cin(gnd),
	.combout(\imem|RAM~543_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~543 .lut_mask = 16'h7208;
defparam \imem|RAM~543 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N28
cycloneive_lcell_comb \imem|RAM~542 (
// Equation(s):
// \imem|RAM~542_combout  = (\CPU_RISCV|pc [7] & (\CPU_RISCV|pc [2] & (\CPU_RISCV|pc [5] $ (!\CPU_RISCV|pc [6]))))

	.dataa(\CPU_RISCV|pc [5]),
	.datab(\CPU_RISCV|pc [6]),
	.datac(\CPU_RISCV|pc [7]),
	.datad(\CPU_RISCV|pc [2]),
	.cin(gnd),
	.combout(\imem|RAM~542_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~542 .lut_mask = 16'h9000;
defparam \imem|RAM~542 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N4
cycloneive_lcell_comb \imem|RAM~544 (
// Equation(s):
// \imem|RAM~544_combout  = (\CPU_RISCV|pc [3] & (((\CPU_RISCV|pc [4]) # (!\imem|RAM~542_combout )))) # (!\CPU_RISCV|pc [3] & (!\imem|RAM~543_combout  & ((!\CPU_RISCV|pc [4]))))

	.dataa(\imem|RAM~543_combout ),
	.datab(\imem|RAM~542_combout ),
	.datac(\CPU_RISCV|pc [3]),
	.datad(\CPU_RISCV|pc [4]),
	.cin(gnd),
	.combout(\imem|RAM~544_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~544 .lut_mask = 16'hF035;
defparam \imem|RAM~544 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N26
cycloneive_lcell_comb \imem|RAM~546 (
// Equation(s):
// \imem|RAM~546_combout  = (\imem|RAM~544_combout  & ((\imem|RAM~545_combout ) # ((!\CPU_RISCV|pc [4])))) # (!\imem|RAM~544_combout  & (((\imem|RAM~541_combout  & \CPU_RISCV|pc [4]))))

	.dataa(\imem|RAM~545_combout ),
	.datab(\imem|RAM~541_combout ),
	.datac(\imem|RAM~544_combout ),
	.datad(\CPU_RISCV|pc [4]),
	.cin(gnd),
	.combout(\imem|RAM~546_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~546 .lut_mask = 16'hACF0;
defparam \imem|RAM~546 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N12
cycloneive_lcell_comb \imem|RAM~548 (
// Equation(s):
// \imem|RAM~548_combout  = (\CPU_RISCV|pc [5] & (\CPU_RISCV|pc [7] & (\CPU_RISCV|pc [2] $ (\CPU_RISCV|pc [4])))) # (!\CPU_RISCV|pc [5] & (\CPU_RISCV|pc [2] & (\CPU_RISCV|pc [4] & !\CPU_RISCV|pc [7])))

	.dataa(\CPU_RISCV|pc [2]),
	.datab(\CPU_RISCV|pc [5]),
	.datac(\CPU_RISCV|pc [4]),
	.datad(\CPU_RISCV|pc [7]),
	.cin(gnd),
	.combout(\imem|RAM~548_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~548 .lut_mask = 16'h4820;
defparam \imem|RAM~548 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N2
cycloneive_lcell_comb \imem|RAM~549 (
// Equation(s):
// \imem|RAM~549_combout  = (\CPU_RISCV|pc [4] & (((!\CPU_RISCV|pc [5] & !\CPU_RISCV|pc [7])))) # (!\CPU_RISCV|pc [4] & ((\CPU_RISCV|pc [2] & ((!\CPU_RISCV|pc [7]))) # (!\CPU_RISCV|pc [2] & (\CPU_RISCV|pc [5]))))

	.dataa(\CPU_RISCV|pc [2]),
	.datab(\CPU_RISCV|pc [5]),
	.datac(\CPU_RISCV|pc [4]),
	.datad(\CPU_RISCV|pc [7]),
	.cin(gnd),
	.combout(\imem|RAM~549_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~549 .lut_mask = 16'h043E;
defparam \imem|RAM~549 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N4
cycloneive_lcell_comb \imem|RAM~550 (
// Equation(s):
// \imem|RAM~550_combout  = (\CPU_RISCV|pc [3] & (\CPU_RISCV|pc [6])) # (!\CPU_RISCV|pc [3] & ((\imem|RAM~549_combout )))

	.dataa(\CPU_RISCV|pc [3]),
	.datab(gnd),
	.datac(\CPU_RISCV|pc [6]),
	.datad(\imem|RAM~549_combout ),
	.cin(gnd),
	.combout(\imem|RAM~550_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~550 .lut_mask = 16'hF5A0;
defparam \imem|RAM~550 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N18
cycloneive_lcell_comb \imem|RAM~547 (
// Equation(s):
// \imem|RAM~547_combout  = (\CPU_RISCV|pc [7] & (\CPU_RISCV|pc [4] $ (((\CPU_RISCV|pc [2] & !\CPU_RISCV|pc [5]))))) # (!\CPU_RISCV|pc [7] & (!\CPU_RISCV|pc [2] & (\CPU_RISCV|pc [5] & !\CPU_RISCV|pc [4])))

	.dataa(\CPU_RISCV|pc [2]),
	.datab(\CPU_RISCV|pc [5]),
	.datac(\CPU_RISCV|pc [4]),
	.datad(\CPU_RISCV|pc [7]),
	.cin(gnd),
	.combout(\imem|RAM~547_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~547 .lut_mask = 16'hD204;
defparam \imem|RAM~547 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N26
cycloneive_lcell_comb \imem|RAM~551 (
// Equation(s):
// \imem|RAM~551_combout  = (\imem|RAM~548_combout  & ((\imem|RAM~550_combout ) # ((!\CPU_RISCV|pc [6] & \imem|RAM~547_combout )))) # (!\imem|RAM~548_combout  & (((\CPU_RISCV|pc [6] & !\imem|RAM~547_combout )) # (!\imem|RAM~550_combout )))

	.dataa(\imem|RAM~548_combout ),
	.datab(\CPU_RISCV|pc [6]),
	.datac(\imem|RAM~550_combout ),
	.datad(\imem|RAM~547_combout ),
	.cin(gnd),
	.combout(\imem|RAM~551_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~551 .lut_mask = 16'hA7E5;
defparam \imem|RAM~551 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N22
cycloneive_lcell_comb \imem|RAM~552 (
// Equation(s):
// \imem|RAM~552_combout  = (\CPU_RISCV|pc [7] & ((\CPU_RISCV|pc [2] $ (!\CPU_RISCV|pc [3])) # (!\CPU_RISCV|pc [4]))) # (!\CPU_RISCV|pc [7] & (\CPU_RISCV|pc [2] $ ((\CPU_RISCV|pc [3]))))

	.dataa(\CPU_RISCV|pc [2]),
	.datab(\CPU_RISCV|pc [3]),
	.datac(\CPU_RISCV|pc [7]),
	.datad(\CPU_RISCV|pc [4]),
	.cin(gnd),
	.combout(\imem|RAM~552_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~552 .lut_mask = 16'h96F6;
defparam \imem|RAM~552 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N24
cycloneive_lcell_comb \imem|RAM~555 (
// Equation(s):
// \imem|RAM~555_combout  = (\CPU_RISCV|pc [2] & (((\CPU_RISCV|pc [7] & \CPU_RISCV|pc [4])) # (!\CPU_RISCV|pc [3]))) # (!\CPU_RISCV|pc [2] & ((\CPU_RISCV|pc [3] & ((!\CPU_RISCV|pc [4]))) # (!\CPU_RISCV|pc [3] & (\CPU_RISCV|pc [7] & \CPU_RISCV|pc [4]))))

	.dataa(\CPU_RISCV|pc [2]),
	.datab(\CPU_RISCV|pc [3]),
	.datac(\CPU_RISCV|pc [7]),
	.datad(\CPU_RISCV|pc [4]),
	.cin(gnd),
	.combout(\imem|RAM~555_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~555 .lut_mask = 16'hB266;
defparam \imem|RAM~555 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N0
cycloneive_lcell_comb \imem|RAM~553 (
// Equation(s):
// \imem|RAM~553_combout  = (\CPU_RISCV|pc [3] & (((\CPU_RISCV|pc [4] & \CPU_RISCV|pc [7])) # (!\CPU_RISCV|pc [2]))) # (!\CPU_RISCV|pc [3] & (((\CPU_RISCV|pc [2]))))

	.dataa(\CPU_RISCV|pc [4]),
	.datab(\CPU_RISCV|pc [3]),
	.datac(\CPU_RISCV|pc [7]),
	.datad(\CPU_RISCV|pc [2]),
	.cin(gnd),
	.combout(\imem|RAM~553_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~553 .lut_mask = 16'hB3CC;
defparam \imem|RAM~553 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N6
cycloneive_lcell_comb \imem|RAM~554 (
// Equation(s):
// \imem|RAM~554_combout  = (\CPU_RISCV|pc [6] & (((\CPU_RISCV|pc [5])))) # (!\CPU_RISCV|pc [6] & (\imem|RAM~553_combout  & ((\CPU_RISCV|pc [5]) # (!\CPU_RISCV|pc [7]))))

	.dataa(\CPU_RISCV|pc [6]),
	.datab(\CPU_RISCV|pc [7]),
	.datac(\CPU_RISCV|pc [5]),
	.datad(\imem|RAM~553_combout ),
	.cin(gnd),
	.combout(\imem|RAM~554_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~554 .lut_mask = 16'hF1A0;
defparam \imem|RAM~554 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N18
cycloneive_lcell_comb \imem|RAM~556 (
// Equation(s):
// \imem|RAM~556_combout  = (\CPU_RISCV|pc [6] & ((\imem|RAM~554_combout  & ((\imem|RAM~555_combout ))) # (!\imem|RAM~554_combout  & (\imem|RAM~552_combout )))) # (!\CPU_RISCV|pc [6] & (((\imem|RAM~554_combout ))))

	.dataa(\imem|RAM~552_combout ),
	.datab(\imem|RAM~555_combout ),
	.datac(\CPU_RISCV|pc [6]),
	.datad(\imem|RAM~554_combout ),
	.cin(gnd),
	.combout(\imem|RAM~556_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~556 .lut_mask = 16'hCFA0;
defparam \imem|RAM~556 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N24
cycloneive_lcell_comb \imem|RAM~557 (
// Equation(s):
// \imem|RAM~557_combout  = (\CPU_RISCV|pc [10] & ((\CPU_RISCV|pc [9]) # ((\imem|RAM~551_combout )))) # (!\CPU_RISCV|pc [10] & (!\CPU_RISCV|pc [9] & ((\imem|RAM~556_combout ))))

	.dataa(\CPU_RISCV|pc [10]),
	.datab(\CPU_RISCV|pc [9]),
	.datac(\imem|RAM~551_combout ),
	.datad(\imem|RAM~556_combout ),
	.cin(gnd),
	.combout(\imem|RAM~557_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~557 .lut_mask = 16'hB9A8;
defparam \imem|RAM~557 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N14
cycloneive_lcell_comb \imem|RAM~558 (
// Equation(s):
// \imem|RAM~558_combout  = (\CPU_RISCV|pc [3] & (\CPU_RISCV|pc [2] $ (((!\CPU_RISCV|pc [5]) # (!\CPU_RISCV|pc [6]))))) # (!\CPU_RISCV|pc [3] & ((\CPU_RISCV|pc [6] & (\CPU_RISCV|pc [2] & !\CPU_RISCV|pc [5])) # (!\CPU_RISCV|pc [6] & ((\CPU_RISCV|pc [5])))))

	.dataa(\CPU_RISCV|pc [2]),
	.datab(\CPU_RISCV|pc [6]),
	.datac(\CPU_RISCV|pc [3]),
	.datad(\CPU_RISCV|pc [5]),
	.cin(gnd),
	.combout(\imem|RAM~558_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~558 .lut_mask = 16'h9358;
defparam \imem|RAM~558 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N0
cycloneive_lcell_comb \imem|RAM~562 (
// Equation(s):
// \imem|RAM~562_combout  = (\CPU_RISCV|pc [5] & (\CPU_RISCV|pc [6] & ((!\CPU_RISCV|pc [2])))) # (!\CPU_RISCV|pc [5] & (!\CPU_RISCV|pc [3] & (\CPU_RISCV|pc [6] $ (\CPU_RISCV|pc [2]))))

	.dataa(\CPU_RISCV|pc [6]),
	.datab(\CPU_RISCV|pc [3]),
	.datac(\CPU_RISCV|pc [5]),
	.datad(\CPU_RISCV|pc [2]),
	.cin(gnd),
	.combout(\imem|RAM~562_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~562 .lut_mask = 16'h01A2;
defparam \imem|RAM~562 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N30
cycloneive_lcell_comb \imem|RAM~560 (
// Equation(s):
// \imem|RAM~560_combout  = (\CPU_RISCV|pc [6] & (\CPU_RISCV|pc [3] & (!\CPU_RISCV|pc [2] & !\CPU_RISCV|pc [5]))) # (!\CPU_RISCV|pc [6] & (!\CPU_RISCV|pc [3] & (\CPU_RISCV|pc [2] & \CPU_RISCV|pc [5])))

	.dataa(\CPU_RISCV|pc [6]),
	.datab(\CPU_RISCV|pc [3]),
	.datac(\CPU_RISCV|pc [2]),
	.datad(\CPU_RISCV|pc [5]),
	.cin(gnd),
	.combout(\imem|RAM~560_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~560 .lut_mask = 16'h1008;
defparam \imem|RAM~560 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N28
cycloneive_lcell_comb \imem|RAM~559 (
// Equation(s):
// \imem|RAM~559_combout  = (!\CPU_RISCV|pc [6] & ((\CPU_RISCV|pc [3] & (\CPU_RISCV|pc [2] & !\CPU_RISCV|pc [5])) # (!\CPU_RISCV|pc [3] & (!\CPU_RISCV|pc [2] & \CPU_RISCV|pc [5]))))

	.dataa(\CPU_RISCV|pc [6]),
	.datab(\CPU_RISCV|pc [3]),
	.datac(\CPU_RISCV|pc [2]),
	.datad(\CPU_RISCV|pc [5]),
	.cin(gnd),
	.combout(\imem|RAM~559_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~559 .lut_mask = 16'h0140;
defparam \imem|RAM~559 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N16
cycloneive_lcell_comb \imem|RAM~561 (
// Equation(s):
// \imem|RAM~561_combout  = (\CPU_RISCV|pc [7] & (\CPU_RISCV|pc [4])) # (!\CPU_RISCV|pc [7] & ((\CPU_RISCV|pc [4] & ((!\imem|RAM~559_combout ))) # (!\CPU_RISCV|pc [4] & (!\imem|RAM~560_combout ))))

	.dataa(\CPU_RISCV|pc [7]),
	.datab(\CPU_RISCV|pc [4]),
	.datac(\imem|RAM~560_combout ),
	.datad(\imem|RAM~559_combout ),
	.cin(gnd),
	.combout(\imem|RAM~561_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~561 .lut_mask = 16'h89CD;
defparam \imem|RAM~561 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N2
cycloneive_lcell_comb \imem|RAM~563 (
// Equation(s):
// \imem|RAM~563_combout  = (\CPU_RISCV|pc [7] & ((\imem|RAM~561_combout  & ((!\imem|RAM~562_combout ))) # (!\imem|RAM~561_combout  & (!\imem|RAM~558_combout )))) # (!\CPU_RISCV|pc [7] & (((\imem|RAM~561_combout ))))

	.dataa(\CPU_RISCV|pc [7]),
	.datab(\imem|RAM~558_combout ),
	.datac(\imem|RAM~562_combout ),
	.datad(\imem|RAM~561_combout ),
	.cin(gnd),
	.combout(\imem|RAM~563_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~563 .lut_mask = 16'h5F22;
defparam \imem|RAM~563 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N4
cycloneive_lcell_comb \imem|RAM~564 (
// Equation(s):
// \imem|RAM~564_combout  = (\CPU_RISCV|pc [9] & ((\imem|RAM~557_combout  & ((\imem|RAM~563_combout ))) # (!\imem|RAM~557_combout  & (\imem|RAM~546_combout )))) # (!\CPU_RISCV|pc [9] & (((\imem|RAM~557_combout ))))

	.dataa(\imem|RAM~546_combout ),
	.datab(\CPU_RISCV|pc [9]),
	.datac(\imem|RAM~557_combout ),
	.datad(\imem|RAM~563_combout ),
	.cin(gnd),
	.combout(\imem|RAM~564_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~564 .lut_mask = 16'hF838;
defparam \imem|RAM~564 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N0
cycloneive_lcell_comb \imem|RAM~538 (
// Equation(s):
// \imem|RAM~538_combout  = (\CPU_RISCV|pc [6] & (((\CPU_RISCV|pc [4]) # (!\CPU_RISCV|pc [3])) # (!\CPU_RISCV|pc [2]))) # (!\CPU_RISCV|pc [6] & (\CPU_RISCV|pc [2] & ((\CPU_RISCV|pc [3]) # (!\CPU_RISCV|pc [4]))))

	.dataa(\CPU_RISCV|pc [6]),
	.datab(\CPU_RISCV|pc [2]),
	.datac(\CPU_RISCV|pc [4]),
	.datad(\CPU_RISCV|pc [3]),
	.cin(gnd),
	.combout(\imem|RAM~538_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~538 .lut_mask = 16'hE6AE;
defparam \imem|RAM~538 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N8
cycloneive_lcell_comb \imem|RAM~536 (
// Equation(s):
// \imem|RAM~536_combout  = (\CPU_RISCV|pc [2] & (!\CPU_RISCV|pc [6] & (!\CPU_RISCV|pc [4]))) # (!\CPU_RISCV|pc [2] & (\CPU_RISCV|pc [3] & (\CPU_RISCV|pc [6] $ (\CPU_RISCV|pc [4]))))

	.dataa(\CPU_RISCV|pc [6]),
	.datab(\CPU_RISCV|pc [2]),
	.datac(\CPU_RISCV|pc [4]),
	.datad(\CPU_RISCV|pc [3]),
	.cin(gnd),
	.combout(\imem|RAM~536_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~536 .lut_mask = 16'h1604;
defparam \imem|RAM~536 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N30
cycloneive_lcell_comb \imem|RAM~537 (
// Equation(s):
// \imem|RAM~537_combout  = (!\CPU_RISCV|pc [9] & ((\CPU_RISCV|pc [7] & (!\imem|RAM~536_combout )) # (!\CPU_RISCV|pc [7] & ((!\imem|RAM~535_combout )))))

	.dataa(\CPU_RISCV|pc [9]),
	.datab(\CPU_RISCV|pc [7]),
	.datac(\imem|RAM~536_combout ),
	.datad(\imem|RAM~535_combout ),
	.cin(gnd),
	.combout(\imem|RAM~537_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~537 .lut_mask = 16'h0415;
defparam \imem|RAM~537 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N10
cycloneive_lcell_comb \imem|RAM~539 (
// Equation(s):
// \imem|RAM~539_combout  = (\imem|RAM~537_combout ) # ((\CPU_RISCV|pc [9] & (\imem|RAM~538_combout  & !\CPU_RISCV|pc [7])))

	.dataa(\CPU_RISCV|pc [9]),
	.datab(\imem|RAM~538_combout ),
	.datac(\imem|RAM~537_combout ),
	.datad(\CPU_RISCV|pc [7]),
	.cin(gnd),
	.combout(\imem|RAM~539_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~539 .lut_mask = 16'hF0F8;
defparam \imem|RAM~539 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N26
cycloneive_lcell_comb \imem|RAM~365 (
// Equation(s):
// \imem|RAM~365_combout  = (!\CPU_RISCV|pc [2] & (!\CPU_RISCV|pc [6] & !\CPU_RISCV|pc [4]))

	.dataa(\CPU_RISCV|pc [2]),
	.datab(\CPU_RISCV|pc [6]),
	.datac(gnd),
	.datad(\CPU_RISCV|pc [4]),
	.cin(gnd),
	.combout(\imem|RAM~365_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~365 .lut_mask = 16'h0011;
defparam \imem|RAM~365 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N30
cycloneive_lcell_comb \imem|RAM~518 (
// Equation(s):
// \imem|RAM~518_combout  = (!\CPU_RISCV|pc [6] & ((\CPU_RISCV|pc [4]) # ((!\CPU_RISCV|pc [3] & \CPU_RISCV|pc [2]))))

	.dataa(\CPU_RISCV|pc [6]),
	.datab(\CPU_RISCV|pc [3]),
	.datac(\CPU_RISCV|pc [2]),
	.datad(\CPU_RISCV|pc [4]),
	.cin(gnd),
	.combout(\imem|RAM~518_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~518 .lut_mask = 16'h5510;
defparam \imem|RAM~518 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N14
cycloneive_lcell_comb \imem|RAM~520 (
// Equation(s):
// \imem|RAM~520_combout  = (\CPU_RISCV|pc [3] & ((\CPU_RISCV|pc [2] $ (!\CPU_RISCV|pc [4])))) # (!\CPU_RISCV|pc [3] & ((\CPU_RISCV|pc [4]) # ((\CPU_RISCV|pc [6] & !\CPU_RISCV|pc [2]))))

	.dataa(\CPU_RISCV|pc [6]),
	.datab(\CPU_RISCV|pc [3]),
	.datac(\CPU_RISCV|pc [2]),
	.datad(\CPU_RISCV|pc [4]),
	.cin(gnd),
	.combout(\imem|RAM~520_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~520 .lut_mask = 16'hF30E;
defparam \imem|RAM~520 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N24
cycloneive_lcell_comb \imem|RAM~519 (
// Equation(s):
// \imem|RAM~519_combout  = (\CPU_RISCV|pc [3] & (\CPU_RISCV|pc [2] & (\CPU_RISCV|pc [6] $ (!\CPU_RISCV|pc [4])))) # (!\CPU_RISCV|pc [3] & (\CPU_RISCV|pc [4] $ (((\CPU_RISCV|pc [6]) # (\CPU_RISCV|pc [2])))))

	.dataa(\CPU_RISCV|pc [6]),
	.datab(\CPU_RISCV|pc [3]),
	.datac(\CPU_RISCV|pc [2]),
	.datad(\CPU_RISCV|pc [4]),
	.cin(gnd),
	.combout(\imem|RAM~519_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~519 .lut_mask = 16'h8172;
defparam \imem|RAM~519 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N16
cycloneive_lcell_comb \imem|RAM~521 (
// Equation(s):
// \imem|RAM~521_combout  = (\CPU_RISCV|pc [7] & ((\CPU_RISCV|pc [9]) # ((!\imem|RAM~519_combout )))) # (!\CPU_RISCV|pc [7] & (!\CPU_RISCV|pc [9] & (\imem|RAM~520_combout )))

	.dataa(\CPU_RISCV|pc [7]),
	.datab(\CPU_RISCV|pc [9]),
	.datac(\imem|RAM~520_combout ),
	.datad(\imem|RAM~519_combout ),
	.cin(gnd),
	.combout(\imem|RAM~521_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~521 .lut_mask = 16'h98BA;
defparam \imem|RAM~521 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N6
cycloneive_lcell_comb \imem|RAM~522 (
// Equation(s):
// \imem|RAM~522_combout  = (\CPU_RISCV|pc [9] & ((\imem|RAM~521_combout  & (\imem|RAM~365_combout )) # (!\imem|RAM~521_combout  & ((!\imem|RAM~518_combout ))))) # (!\CPU_RISCV|pc [9] & (((\imem|RAM~521_combout ))))

	.dataa(\imem|RAM~365_combout ),
	.datab(\CPU_RISCV|pc [9]),
	.datac(\imem|RAM~518_combout ),
	.datad(\imem|RAM~521_combout ),
	.cin(gnd),
	.combout(\imem|RAM~522_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~522 .lut_mask = 16'hBB0C;
defparam \imem|RAM~522 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N12
cycloneive_lcell_comb \imem|RAM~523 (
// Equation(s):
// \imem|RAM~523_combout  = (\CPU_RISCV|pc [4] & (!\CPU_RISCV|pc [3] & (\CPU_RISCV|pc [9] $ (\CPU_RISCV|pc [2])))) # (!\CPU_RISCV|pc [4] & (!\CPU_RISCV|pc [2] & (\CPU_RISCV|pc [9] $ (\CPU_RISCV|pc [3]))))

	.dataa(\CPU_RISCV|pc [9]),
	.datab(\CPU_RISCV|pc [2]),
	.datac(\CPU_RISCV|pc [4]),
	.datad(\CPU_RISCV|pc [3]),
	.cin(gnd),
	.combout(\imem|RAM~523_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~523 .lut_mask = 16'h0162;
defparam \imem|RAM~523 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N26
cycloneive_lcell_comb \imem|RAM~524 (
// Equation(s):
// \imem|RAM~524_combout  = (\CPU_RISCV|pc [9] & (\CPU_RISCV|pc [3] & ((\CPU_RISCV|pc [4]) # (!\CPU_RISCV|pc [2]))))

	.dataa(\CPU_RISCV|pc [9]),
	.datab(\CPU_RISCV|pc [2]),
	.datac(\CPU_RISCV|pc [4]),
	.datad(\CPU_RISCV|pc [3]),
	.cin(gnd),
	.combout(\imem|RAM~524_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~524 .lut_mask = 16'hA200;
defparam \imem|RAM~524 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N16
cycloneive_lcell_comb \imem|RAM~525 (
// Equation(s):
// \imem|RAM~525_combout  = (\CPU_RISCV|pc [9] & (((!\CPU_RISCV|pc [3])) # (!\CPU_RISCV|pc [2]))) # (!\CPU_RISCV|pc [9] & (!\CPU_RISCV|pc [2] & (\CPU_RISCV|pc [4] $ (\CPU_RISCV|pc [3]))))

	.dataa(\CPU_RISCV|pc [9]),
	.datab(\CPU_RISCV|pc [2]),
	.datac(\CPU_RISCV|pc [4]),
	.datad(\CPU_RISCV|pc [3]),
	.cin(gnd),
	.combout(\imem|RAM~525_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~525 .lut_mask = 16'h23BA;
defparam \imem|RAM~525 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N14
cycloneive_lcell_comb \imem|RAM~526 (
// Equation(s):
// \imem|RAM~526_combout  = (\CPU_RISCV|pc [6] & ((\CPU_RISCV|pc [7]) # ((!\imem|RAM~524_combout )))) # (!\CPU_RISCV|pc [6] & (!\CPU_RISCV|pc [7] & ((\imem|RAM~525_combout ))))

	.dataa(\CPU_RISCV|pc [6]),
	.datab(\CPU_RISCV|pc [7]),
	.datac(\imem|RAM~524_combout ),
	.datad(\imem|RAM~525_combout ),
	.cin(gnd),
	.combout(\imem|RAM~526_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~526 .lut_mask = 16'h9B8A;
defparam \imem|RAM~526 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N4
cycloneive_lcell_comb \imem|RAM~527 (
// Equation(s):
// \imem|RAM~527_combout  = (\imem|RAM~526_combout  & (((!\CPU_RISCV|pc [7]) # (!\imem|RAM~485_combout )))) # (!\imem|RAM~526_combout  & (!\imem|RAM~523_combout  & ((\CPU_RISCV|pc [7]))))

	.dataa(\imem|RAM~523_combout ),
	.datab(\imem|RAM~485_combout ),
	.datac(\imem|RAM~526_combout ),
	.datad(\CPU_RISCV|pc [7]),
	.cin(gnd),
	.combout(\imem|RAM~527_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~527 .lut_mask = 16'h35F0;
defparam \imem|RAM~527 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y31_N2
cycloneive_lcell_comb \imem|RAM~532 (
// Equation(s):
// \imem|RAM~532_combout  = (!\CPU_RISCV|pc [6] & ((\CPU_RISCV|pc [4] & (\CPU_RISCV|pc [2] $ (!\CPU_RISCV|pc [3]))) # (!\CPU_RISCV|pc [4] & (\CPU_RISCV|pc [2] & !\CPU_RISCV|pc [3]))))

	.dataa(\CPU_RISCV|pc [4]),
	.datab(\CPU_RISCV|pc [2]),
	.datac(\CPU_RISCV|pc [3]),
	.datad(\CPU_RISCV|pc [6]),
	.cin(gnd),
	.combout(\imem|RAM~532_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~532 .lut_mask = 16'h0086;
defparam \imem|RAM~532 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y31_N22
cycloneive_lcell_comb \imem|RAM~528 (
// Equation(s):
// \imem|RAM~528_combout  = (\CPU_RISCV|pc [3] & ((\CPU_RISCV|pc [4]) # ((!\CPU_RISCV|pc [2] & !\CPU_RISCV|pc [6])))) # (!\CPU_RISCV|pc [3] & (((\CPU_RISCV|pc [2]) # (\CPU_RISCV|pc [6]))))

	.dataa(\CPU_RISCV|pc [4]),
	.datab(\CPU_RISCV|pc [2]),
	.datac(\CPU_RISCV|pc [3]),
	.datad(\CPU_RISCV|pc [6]),
	.cin(gnd),
	.combout(\imem|RAM~528_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~528 .lut_mask = 16'hAFBC;
defparam \imem|RAM~528 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y31_N26
cycloneive_lcell_comb \imem|RAM~530 (
// Equation(s):
// \imem|RAM~530_combout  = (\CPU_RISCV|pc [2] & ((\CPU_RISCV|pc [6]) # (\CPU_RISCV|pc [3] $ (!\CPU_RISCV|pc [4])))) # (!\CPU_RISCV|pc [2] & ((\CPU_RISCV|pc [4]) # ((\CPU_RISCV|pc [6] & !\CPU_RISCV|pc [3]))))

	.dataa(\CPU_RISCV|pc [2]),
	.datab(\CPU_RISCV|pc [6]),
	.datac(\CPU_RISCV|pc [3]),
	.datad(\CPU_RISCV|pc [4]),
	.cin(gnd),
	.combout(\imem|RAM~530_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~530 .lut_mask = 16'hFD8E;
defparam \imem|RAM~530 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y31_N28
cycloneive_lcell_comb \imem|RAM~529 (
// Equation(s):
// \imem|RAM~529_combout  = (\CPU_RISCV|pc [2] & (((\CPU_RISCV|pc [4])) # (!\CPU_RISCV|pc [6]))) # (!\CPU_RISCV|pc [2] & (!\CPU_RISCV|pc [6] & ((\CPU_RISCV|pc [3]) # (\CPU_RISCV|pc [4]))))

	.dataa(\CPU_RISCV|pc [2]),
	.datab(\CPU_RISCV|pc [6]),
	.datac(\CPU_RISCV|pc [3]),
	.datad(\CPU_RISCV|pc [4]),
	.cin(gnd),
	.combout(\imem|RAM~529_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~529 .lut_mask = 16'hBB32;
defparam \imem|RAM~529 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y31_N20
cycloneive_lcell_comb \imem|RAM~531 (
// Equation(s):
// \imem|RAM~531_combout  = (\CPU_RISCV|pc [9] & (\CPU_RISCV|pc [7])) # (!\CPU_RISCV|pc [9] & ((\CPU_RISCV|pc [7] & ((\imem|RAM~529_combout ))) # (!\CPU_RISCV|pc [7] & (!\imem|RAM~530_combout ))))

	.dataa(\CPU_RISCV|pc [9]),
	.datab(\CPU_RISCV|pc [7]),
	.datac(\imem|RAM~530_combout ),
	.datad(\imem|RAM~529_combout ),
	.cin(gnd),
	.combout(\imem|RAM~531_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~531 .lut_mask = 16'hCD89;
defparam \imem|RAM~531 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y31_N24
cycloneive_lcell_comb \imem|RAM~533 (
// Equation(s):
// \imem|RAM~533_combout  = (\CPU_RISCV|pc [9] & ((\imem|RAM~531_combout  & (!\imem|RAM~532_combout )) # (!\imem|RAM~531_combout  & ((\imem|RAM~528_combout ))))) # (!\CPU_RISCV|pc [9] & (((\imem|RAM~531_combout ))))

	.dataa(\CPU_RISCV|pc [9]),
	.datab(\imem|RAM~532_combout ),
	.datac(\imem|RAM~528_combout ),
	.datad(\imem|RAM~531_combout ),
	.cin(gnd),
	.combout(\imem|RAM~533_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~533 .lut_mask = 16'h77A0;
defparam \imem|RAM~533 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N2
cycloneive_lcell_comb \imem|RAM~534 (
// Equation(s):
// \imem|RAM~534_combout  = (\CPU_RISCV|pc [10] & (((\CPU_RISCV|pc [5])))) # (!\CPU_RISCV|pc [10] & ((\CPU_RISCV|pc [5] & (\imem|RAM~527_combout )) # (!\CPU_RISCV|pc [5] & ((\imem|RAM~533_combout )))))

	.dataa(\CPU_RISCV|pc [10]),
	.datab(\imem|RAM~527_combout ),
	.datac(\CPU_RISCV|pc [5]),
	.datad(\imem|RAM~533_combout ),
	.cin(gnd),
	.combout(\imem|RAM~534_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~534 .lut_mask = 16'hE5E0;
defparam \imem|RAM~534 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N28
cycloneive_lcell_comb \imem|RAM~540 (
// Equation(s):
// \imem|RAM~540_combout  = (\CPU_RISCV|pc [10] & ((\imem|RAM~534_combout  & (\imem|RAM~539_combout )) # (!\imem|RAM~534_combout  & ((\imem|RAM~522_combout ))))) # (!\CPU_RISCV|pc [10] & (((\imem|RAM~534_combout ))))

	.dataa(\imem|RAM~539_combout ),
	.datab(\imem|RAM~522_combout ),
	.datac(\CPU_RISCV|pc [10]),
	.datad(\imem|RAM~534_combout ),
	.cin(gnd),
	.combout(\imem|RAM~540_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~540 .lut_mask = 16'hAFC0;
defparam \imem|RAM~540 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N26
cycloneive_lcell_comb \CPU_RISCV|RD[1]~10 (
// Equation(s):
// \CPU_RISCV|RD[1]~10_combout  = (\CPU_RISCV|RD~8_combout  & ((\CPU_RISCV|pc [8] & ((\imem|RAM~540_combout ))) # (!\CPU_RISCV|pc [8] & (\imem|RAM~564_combout ))))

	.dataa(\CPU_RISCV|RD~8_combout ),
	.datab(\imem|RAM~564_combout ),
	.datac(\CPU_RISCV|pc [8]),
	.datad(\imem|RAM~540_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|RD[1]~10_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|RD[1]~10 .lut_mask = 16'hA808;
defparam \CPU_RISCV|RD[1]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y39_N30
cycloneive_lcell_comb \CPU_RISCV|reg_write~1 (
// Equation(s):
// \CPU_RISCV|reg_write~1_combout  = (\CPU_RISCV|reg_write~0_combout  & ((\CPU_RISCV|RD[0]~9_combout ) # ((\CPU_RISCV|RD[1]~10_combout ) # (!\CPU_RISCV|Equal17~0_combout ))))

	.dataa(\CPU_RISCV|reg_write~0_combout ),
	.datab(\CPU_RISCV|RD[0]~9_combout ),
	.datac(\CPU_RISCV|Equal17~0_combout ),
	.datad(\CPU_RISCV|RD[1]~10_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|reg_write~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|reg_write~1 .lut_mask = 16'hAA8A;
defparam \CPU_RISCV|reg_write~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N28
cycloneive_lcell_comb \CPU_RISCV|RD[2]~11 (
// Equation(s):
// \CPU_RISCV|RD[2]~11_combout  = (\CPU_RISCV|RD~8_combout  & ((\CPU_RISCV|pc [8] & ((\imem|RAM~457_combout ))) # (!\CPU_RISCV|pc [8] & (\imem|RAM~476_combout ))))

	.dataa(\CPU_RISCV|pc [8]),
	.datab(\imem|RAM~476_combout ),
	.datac(\imem|RAM~457_combout ),
	.datad(\CPU_RISCV|RD~8_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|RD[2]~11_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|RD[2]~11 .lut_mask = 16'hE400;
defparam \CPU_RISCV|RD[2]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N18
cycloneive_lcell_comb \CPU_RISCV|RD[3]~12 (
// Equation(s):
// \CPU_RISCV|RD[3]~12_combout  = (\CPU_RISCV|RD~8_combout  & ((\CPU_RISCV|pc [8] & ((\imem|RAM~495_combout ))) # (!\CPU_RISCV|pc [8] & (\imem|RAM~516_combout ))))

	.dataa(\CPU_RISCV|pc [8]),
	.datab(\imem|RAM~516_combout ),
	.datac(\imem|RAM~495_combout ),
	.datad(\CPU_RISCV|RD~8_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|RD[3]~12_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|RD[3]~12 .lut_mask = 16'hE400;
defparam \CPU_RISCV|RD[3]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N10
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2734 (
// Equation(s):
// \CPU_RISCV|regs|rf~2734_combout  = (!\CPU_RISCV|RD[0]~9_combout  & (\CPU_RISCV|RD[2]~11_combout  & (\CPU_RISCV|RD[1]~10_combout  & \CPU_RISCV|RD[3]~12_combout )))

	.dataa(\CPU_RISCV|RD[0]~9_combout ),
	.datab(\CPU_RISCV|RD[2]~11_combout ),
	.datac(\CPU_RISCV|RD[1]~10_combout ),
	.datad(\CPU_RISCV|RD[3]~12_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2734_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2734 .lut_mask = 16'h4000;
defparam \CPU_RISCV|regs|rf~2734 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y39_N26
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2750 (
// Equation(s):
// \CPU_RISCV|regs|rf~2750_combout  = (\CPU_RISCV|reg_write~1_combout  & (\CPU_RISCV|regs|rf~2734_combout  & ((!\imem|RAM~687_combout ) # (!\CPU_RISCV|RD~8_combout ))))

	.dataa(\CPU_RISCV|RD~8_combout ),
	.datab(\imem|RAM~687_combout ),
	.datac(\CPU_RISCV|reg_write~1_combout ),
	.datad(\CPU_RISCV|regs|rf~2734_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2750_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2750 .lut_mask = 16'h7000;
defparam \CPU_RISCV|regs|rf~2750 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y32_N13
dffeas \CPU_RISCV|regs|rf~463 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~463feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~2750_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~463_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~463 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~463 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y32_N14
cycloneive_lcell_comb \CPU_RISCV|regs|rf~495feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~495feeder_combout  = \CPU_RISCV|comb~138_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_RISCV|comb~138_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~495feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~495feeder .lut_mask = 16'hF0F0;
defparam \CPU_RISCV|regs|rf~495feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N16
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2741 (
// Equation(s):
// \CPU_RISCV|regs|rf~2741_combout  = (\CPU_RISCV|RD[1]~10_combout  & (\CPU_RISCV|RD[2]~11_combout  & (\CPU_RISCV|RD[0]~9_combout  & \CPU_RISCV|RD[3]~12_combout )))

	.dataa(\CPU_RISCV|RD[1]~10_combout ),
	.datab(\CPU_RISCV|RD[2]~11_combout ),
	.datac(\CPU_RISCV|RD[0]~9_combout ),
	.datad(\CPU_RISCV|RD[3]~12_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2741_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2741 .lut_mask = 16'h8000;
defparam \CPU_RISCV|regs|rf~2741 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y39_N2
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2752 (
// Equation(s):
// \CPU_RISCV|regs|rf~2752_combout  = (\CPU_RISCV|reg_write~1_combout  & (\CPU_RISCV|regs|rf~2741_combout  & ((!\CPU_RISCV|RD~8_combout ) # (!\imem|RAM~687_combout ))))

	.dataa(\CPU_RISCV|reg_write~1_combout ),
	.datab(\imem|RAM~687_combout ),
	.datac(\CPU_RISCV|RD~8_combout ),
	.datad(\CPU_RISCV|regs|rf~2741_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2752_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2752 .lut_mask = 16'h2A00;
defparam \CPU_RISCV|regs|rf~2752 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y32_N15
dffeas \CPU_RISCV|regs|rf~495 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~495feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~2752_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~495_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~495 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~495 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N2
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2740 (
// Equation(s):
// \CPU_RISCV|regs|rf~2740_combout  = (!\CPU_RISCV|RD[0]~9_combout  & (\CPU_RISCV|RD[2]~11_combout  & (!\CPU_RISCV|RD[1]~10_combout  & \CPU_RISCV|RD[3]~12_combout )))

	.dataa(\CPU_RISCV|RD[0]~9_combout ),
	.datab(\CPU_RISCV|RD[2]~11_combout ),
	.datac(\CPU_RISCV|RD[1]~10_combout ),
	.datad(\CPU_RISCV|RD[3]~12_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2740_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2740 .lut_mask = 16'h0400;
defparam \CPU_RISCV|regs|rf~2740 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y39_N20
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2751 (
// Equation(s):
// \CPU_RISCV|regs|rf~2751_combout  = (\CPU_RISCV|reg_write~1_combout  & (\CPU_RISCV|regs|rf~2740_combout  & ((!\imem|RAM~687_combout ) # (!\CPU_RISCV|RD~8_combout ))))

	.dataa(\CPU_RISCV|RD~8_combout ),
	.datab(\imem|RAM~687_combout ),
	.datac(\CPU_RISCV|reg_write~1_combout ),
	.datad(\CPU_RISCV|regs|rf~2740_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2751_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2751 .lut_mask = 16'h7000;
defparam \CPU_RISCV|regs|rf~2751 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y36_N11
dffeas \CPU_RISCV|regs|rf~399 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~138_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2751_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~399_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~399 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~399 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N10
cycloneive_lcell_comb \CPU_RISCV|RS2[1]~6 (
// Equation(s):
// \CPU_RISCV|RS2[1]~6_combout  = (!\imem|RAM~343_combout  & ((\CPU_RISCV|pc [6] & ((\imem|RAM~979_combout ))) # (!\CPU_RISCV|pc [6] & (\imem|RAM~1001_combout ))))

	.dataa(\CPU_RISCV|pc [6]),
	.datab(\imem|RAM~1001_combout ),
	.datac(\imem|RAM~979_combout ),
	.datad(\imem|RAM~343_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|RS2[1]~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|RS2[1]~6 .lut_mask = 16'h00E4;
defparam \CPU_RISCV|RS2[1]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N28
cycloneive_lcell_comb \CPU_RISCV|RS2[1]~7 (
// Equation(s):
// \CPU_RISCV|RS2[1]~7_combout  = (\CPU_RISCV|RS2[1]~6_combout  & (\CPU_RISCV|Equal0~2_combout  & ((!\imem|RAM~389_combout ) # (!\imem|RAM~311_combout ))))

	.dataa(\imem|RAM~311_combout ),
	.datab(\imem|RAM~389_combout ),
	.datac(\CPU_RISCV|RS2[1]~6_combout ),
	.datad(\CPU_RISCV|Equal0~2_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|RS2[1]~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|RS2[1]~7 .lut_mask = 16'h7000;
defparam \CPU_RISCV|RS2[1]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N16
cycloneive_lcell_comb \CPU_RISCV|RS2[0]~8 (
// Equation(s):
// \CPU_RISCV|RS2[0]~8_combout  = (!\imem|RAM~343_combout  & ((\CPU_RISCV|pc [9] & ((\imem|RAM~931_combout ))) # (!\CPU_RISCV|pc [9] & (\imem|RAM~955_combout ))))

	.dataa(\CPU_RISCV|pc [9]),
	.datab(\imem|RAM~343_combout ),
	.datac(\imem|RAM~955_combout ),
	.datad(\imem|RAM~931_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|RS2[0]~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|RS2[0]~8 .lut_mask = 16'h3210;
defparam \CPU_RISCV|RS2[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N30
cycloneive_lcell_comb \CPU_RISCV|RS2[0]~9 (
// Equation(s):
// \CPU_RISCV|RS2[0]~9_combout  = (\CPU_RISCV|Equal0~2_combout  & (\CPU_RISCV|RS2[0]~8_combout  & ((!\imem|RAM~389_combout ) # (!\imem|RAM~311_combout ))))

	.dataa(\imem|RAM~311_combout ),
	.datab(\imem|RAM~389_combout ),
	.datac(\CPU_RISCV|Equal0~2_combout ),
	.datad(\CPU_RISCV|RS2[0]~8_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|RS2[0]~9_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|RS2[0]~9 .lut_mask = 16'h7000;
defparam \CPU_RISCV|RS2[0]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N18
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2737 (
// Equation(s):
// \CPU_RISCV|regs|rf~2737_combout  = (!\CPU_RISCV|RD[1]~10_combout  & (\CPU_RISCV|RD[2]~11_combout  & (\CPU_RISCV|RD[0]~9_combout  & \CPU_RISCV|RD[3]~12_combout )))

	.dataa(\CPU_RISCV|RD[1]~10_combout ),
	.datab(\CPU_RISCV|RD[2]~11_combout ),
	.datac(\CPU_RISCV|RD[0]~9_combout ),
	.datad(\CPU_RISCV|RD[3]~12_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2737_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2737 .lut_mask = 16'h4000;
defparam \CPU_RISCV|regs|rf~2737 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y39_N28
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2749 (
// Equation(s):
// \CPU_RISCV|regs|rf~2749_combout  = (\CPU_RISCV|reg_write~1_combout  & (\CPU_RISCV|regs|rf~2737_combout  & ((!\imem|RAM~687_combout ) # (!\CPU_RISCV|RD~8_combout ))))

	.dataa(\CPU_RISCV|RD~8_combout ),
	.datab(\imem|RAM~687_combout ),
	.datac(\CPU_RISCV|reg_write~1_combout ),
	.datad(\CPU_RISCV|regs|rf~2737_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2749_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2749 .lut_mask = 16'h7000;
defparam \CPU_RISCV|regs|rf~2749 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y36_N13
dffeas \CPU_RISCV|regs|rf~431 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~138_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2749_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~431_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~431 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~431 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y32_N0
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2138 (
// Equation(s):
// \CPU_RISCV|regs|rf~2138_combout  = (\CPU_RISCV|RS2[1]~7_combout  & (((\CPU_RISCV|RS2[0]~9_combout )))) # (!\CPU_RISCV|RS2[1]~7_combout  & ((\CPU_RISCV|RS2[0]~9_combout  & ((\CPU_RISCV|regs|rf~431_q ))) # (!\CPU_RISCV|RS2[0]~9_combout  & 
// (\CPU_RISCV|regs|rf~399_q ))))

	.dataa(\CPU_RISCV|regs|rf~399_q ),
	.datab(\CPU_RISCV|RS2[1]~7_combout ),
	.datac(\CPU_RISCV|RS2[0]~9_combout ),
	.datad(\CPU_RISCV|regs|rf~431_q ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2138_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2138 .lut_mask = 16'hF2C2;
defparam \CPU_RISCV|regs|rf~2138 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y32_N0
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2139 (
// Equation(s):
// \CPU_RISCV|regs|rf~2139_combout  = (\CPU_RISCV|regs|rf~2138_combout  & (((\CPU_RISCV|regs|rf~495_q ) # (!\CPU_RISCV|RS2[1]~7_combout )))) # (!\CPU_RISCV|regs|rf~2138_combout  & (\CPU_RISCV|regs|rf~463_q  & ((\CPU_RISCV|RS2[1]~7_combout ))))

	.dataa(\CPU_RISCV|regs|rf~463_q ),
	.datab(\CPU_RISCV|regs|rf~495_q ),
	.datac(\CPU_RISCV|regs|rf~2138_combout ),
	.datad(\CPU_RISCV|RS2[1]~7_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2139_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2139 .lut_mask = 16'hCAF0;
defparam \CPU_RISCV|regs|rf~2139 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y36_N20
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1167 (
// Equation(s):
// \CPU_RISCV|regs|rf~1167_combout  = (\CPU_RISCV|pc [4] & (!\CPU_RISCV|pc [10] & !\CPU_RISCV|pc [5]))

	.dataa(gnd),
	.datab(\CPU_RISCV|pc [4]),
	.datac(\CPU_RISCV|pc [10]),
	.datad(\CPU_RISCV|pc [5]),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1167_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1167 .lut_mask = 16'h000C;
defparam \CPU_RISCV|regs|rf~1167 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y36_N24
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1387 (
// Equation(s):
// \CPU_RISCV|regs|rf~1387_combout  = (!\CPU_RISCV|pc [2] & (!\CPU_RISCV|pc [7] & (!\CPU_RISCV|pc [9] & \CPU_RISCV|regs|rf~1167_combout )))

	.dataa(\CPU_RISCV|pc [2]),
	.datab(\CPU_RISCV|pc [7]),
	.datac(\CPU_RISCV|pc [9]),
	.datad(\CPU_RISCV|regs|rf~1167_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1387_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1387 .lut_mask = 16'h0100;
defparam \CPU_RISCV|regs|rf~1387 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y36_N22
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2791 (
// Equation(s):
// \CPU_RISCV|regs|rf~2791_combout  = (!\CPU_RISCV|pc [6] & (\CPU_RISCV|regs|rf~1387_combout  & (!\CPU_RISCV|pc [8] & \CPU_RISCV|pc [3])))

	.dataa(\CPU_RISCV|pc [6]),
	.datab(\CPU_RISCV|regs|rf~1387_combout ),
	.datac(\CPU_RISCV|pc [8]),
	.datad(\CPU_RISCV|pc [3]),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2791_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2791 .lut_mask = 16'h0400;
defparam \CPU_RISCV|regs|rf~2791 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y29_N31
dffeas \CPU_RISCV|regs|rf~239 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~138_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2791_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~239_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~239 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~239 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y36_N10
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1257 (
// Equation(s):
// \CPU_RISCV|regs|rf~1257_combout  = (!\CPU_RISCV|pc [4] & (!\CPU_RISCV|pc [10] & !\CPU_RISCV|pc [5]))

	.dataa(gnd),
	.datab(\CPU_RISCV|pc [4]),
	.datac(\CPU_RISCV|pc [10]),
	.datad(\CPU_RISCV|pc [5]),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1257_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1257 .lut_mask = 16'h0003;
defparam \CPU_RISCV|regs|rf~1257 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y36_N16
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1254 (
// Equation(s):
// \CPU_RISCV|regs|rf~1254_combout  = (\CPU_RISCV|pc [2] & (!\CPU_RISCV|pc [7] & (!\CPU_RISCV|pc [9] & \CPU_RISCV|regs|rf~1257_combout )))

	.dataa(\CPU_RISCV|pc [2]),
	.datab(\CPU_RISCV|pc [7]),
	.datac(\CPU_RISCV|pc [9]),
	.datad(\CPU_RISCV|regs|rf~1257_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1254_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1254 .lut_mask = 16'h0200;
defparam \CPU_RISCV|regs|rf~1254 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y36_N14
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2784 (
// Equation(s):
// \CPU_RISCV|regs|rf~2784_combout  = (\CPU_RISCV|pc [3] & (!\CPU_RISCV|pc [6] & (!\CPU_RISCV|pc [8] & \CPU_RISCV|regs|rf~1254_combout )))

	.dataa(\CPU_RISCV|pc [3]),
	.datab(\CPU_RISCV|pc [6]),
	.datac(\CPU_RISCV|pc [8]),
	.datad(\CPU_RISCV|regs|rf~1254_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2784_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2784 .lut_mask = 16'h0200;
defparam \CPU_RISCV|regs|rf~2784 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y29_N25
dffeas \CPU_RISCV|regs|rf~143 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~138_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2784_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~143_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~143 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~143 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y36_N26
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2779 (
// Equation(s):
// \CPU_RISCV|regs|rf~2779_combout  = (!\CPU_RISCV|pc [6] & (\CPU_RISCV|regs|rf~1387_combout  & (!\CPU_RISCV|pc [8] & !\CPU_RISCV|pc [3])))

	.dataa(\CPU_RISCV|pc [6]),
	.datab(\CPU_RISCV|regs|rf~1387_combout ),
	.datac(\CPU_RISCV|pc [8]),
	.datad(\CPU_RISCV|pc [3]),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2779_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2779 .lut_mask = 16'h0004;
defparam \CPU_RISCV|regs|rf~2779 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y32_N1
dffeas \CPU_RISCV|regs|rf~175 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~138_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2779_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~175_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~175 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~175 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y32_N0
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2131 (
// Equation(s):
// \CPU_RISCV|regs|rf~2131_combout  = (\CPU_RISCV|RS2[0]~9_combout  & (((\CPU_RISCV|regs|rf~175_q ) # (\CPU_RISCV|RS2[1]~7_combout )))) # (!\CPU_RISCV|RS2[0]~9_combout  & (\CPU_RISCV|regs|rf~143_q  & ((!\CPU_RISCV|RS2[1]~7_combout ))))

	.dataa(\CPU_RISCV|RS2[0]~9_combout ),
	.datab(\CPU_RISCV|regs|rf~143_q ),
	.datac(\CPU_RISCV|regs|rf~175_q ),
	.datad(\CPU_RISCV|RS2[1]~7_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2131_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2131 .lut_mask = 16'hAAE4;
defparam \CPU_RISCV|regs|rf~2131 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N14
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2731 (
// Equation(s):
// \CPU_RISCV|regs|rf~2731_combout  = (!\CPU_RISCV|RD[0]~9_combout  & (\CPU_RISCV|RD[2]~11_combout  & (\CPU_RISCV|RD[1]~10_combout  & !\CPU_RISCV|RD[3]~12_combout )))

	.dataa(\CPU_RISCV|RD[0]~9_combout ),
	.datab(\CPU_RISCV|RD[2]~11_combout ),
	.datac(\CPU_RISCV|RD[1]~10_combout ),
	.datad(\CPU_RISCV|RD[3]~12_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2731_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2731 .lut_mask = 16'h0040;
defparam \CPU_RISCV|regs|rf~2731 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y39_N6
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2746 (
// Equation(s):
// \CPU_RISCV|regs|rf~2746_combout  = (\CPU_RISCV|reg_write~1_combout  & (\CPU_RISCV|regs|rf~2731_combout  & ((!\CPU_RISCV|RD~8_combout ) # (!\imem|RAM~687_combout ))))

	.dataa(\CPU_RISCV|reg_write~1_combout ),
	.datab(\imem|RAM~687_combout ),
	.datac(\CPU_RISCV|RD~8_combout ),
	.datad(\CPU_RISCV|regs|rf~2731_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2746_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2746 .lut_mask = 16'h2A00;
defparam \CPU_RISCV|regs|rf~2746 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y32_N3
dffeas \CPU_RISCV|regs|rf~207 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~138_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2746_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~207_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~207 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~207 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y32_N2
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2132 (
// Equation(s):
// \CPU_RISCV|regs|rf~2132_combout  = (\CPU_RISCV|regs|rf~2131_combout  & ((\CPU_RISCV|regs|rf~239_q ) # ((!\CPU_RISCV|RS2[1]~7_combout )))) # (!\CPU_RISCV|regs|rf~2131_combout  & (((\CPU_RISCV|regs|rf~207_q  & \CPU_RISCV|RS2[1]~7_combout ))))

	.dataa(\CPU_RISCV|regs|rf~239_q ),
	.datab(\CPU_RISCV|regs|rf~2131_combout ),
	.datac(\CPU_RISCV|regs|rf~207_q ),
	.datad(\CPU_RISCV|RS2[1]~7_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2132_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2132 .lut_mask = 16'hB8CC;
defparam \CPU_RISCV|regs|rf~2132 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y36_N0
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1352 (
// Equation(s):
// \CPU_RISCV|regs|rf~1352_combout  = (!\CPU_RISCV|pc [4] & (!\CPU_RISCV|pc [10] & \CPU_RISCV|pc [5]))

	.dataa(gnd),
	.datab(\CPU_RISCV|pc [4]),
	.datac(\CPU_RISCV|pc [10]),
	.datad(\CPU_RISCV|pc [5]),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1352_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1352 .lut_mask = 16'h0300;
defparam \CPU_RISCV|regs|rf~1352 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y36_N6
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1349 (
// Equation(s):
// \CPU_RISCV|regs|rf~1349_combout  = (!\CPU_RISCV|pc [2] & (!\CPU_RISCV|pc [7] & (!\CPU_RISCV|pc [9] & \CPU_RISCV|regs|rf~1352_combout )))

	.dataa(\CPU_RISCV|pc [2]),
	.datab(\CPU_RISCV|pc [7]),
	.datac(\CPU_RISCV|pc [9]),
	.datad(\CPU_RISCV|regs|rf~1352_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1349_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1349 .lut_mask = 16'h0100;
defparam \CPU_RISCV|regs|rf~1349 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y36_N4
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2789 (
// Equation(s):
// \CPU_RISCV|regs|rf~2789_combout  = (\CPU_RISCV|regs|rf~1349_combout  & (!\CPU_RISCV|pc [6] & (!\CPU_RISCV|pc [8] & \CPU_RISCV|pc [3])))

	.dataa(\CPU_RISCV|regs|rf~1349_combout ),
	.datab(\CPU_RISCV|pc [6]),
	.datac(\CPU_RISCV|pc [8]),
	.datad(\CPU_RISCV|pc [3]),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2789_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2789 .lut_mask = 16'h0200;
defparam \CPU_RISCV|regs|rf~2789 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y31_N31
dffeas \CPU_RISCV|regs|rf~367 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~138_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2789_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~367_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~367 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~367 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N8
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2736 (
// Equation(s):
// \CPU_RISCV|regs|rf~2736_combout  = (\CPU_RISCV|RD[0]~9_combout  & (!\CPU_RISCV|RD[2]~11_combout  & (!\CPU_RISCV|RD[1]~10_combout  & \CPU_RISCV|RD[3]~12_combout )))

	.dataa(\CPU_RISCV|RD[0]~9_combout ),
	.datab(\CPU_RISCV|RD[2]~11_combout ),
	.datac(\CPU_RISCV|RD[1]~10_combout ),
	.datad(\CPU_RISCV|RD[3]~12_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2736_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2736 .lut_mask = 16'h0200;
defparam \CPU_RISCV|regs|rf~2736 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y39_N10
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2744 (
// Equation(s):
// \CPU_RISCV|regs|rf~2744_combout  = (\CPU_RISCV|reg_write~1_combout  & (\CPU_RISCV|regs|rf~2736_combout  & ((!\imem|RAM~687_combout ) # (!\CPU_RISCV|RD~8_combout ))))

	.dataa(\CPU_RISCV|RD~8_combout ),
	.datab(\imem|RAM~687_combout ),
	.datac(\CPU_RISCV|reg_write~1_combout ),
	.datad(\CPU_RISCV|regs|rf~2736_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2744_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2744 .lut_mask = 16'h7000;
defparam \CPU_RISCV|regs|rf~2744 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y32_N15
dffeas \CPU_RISCV|regs|rf~303 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~138_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2744_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~303_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~303 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~303 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N30
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2738 (
// Equation(s):
// \CPU_RISCV|regs|rf~2738_combout  = (!\CPU_RISCV|RD[0]~9_combout  & (!\CPU_RISCV|RD[2]~11_combout  & (!\CPU_RISCV|RD[1]~10_combout  & \CPU_RISCV|RD[3]~12_combout )))

	.dataa(\CPU_RISCV|RD[0]~9_combout ),
	.datab(\CPU_RISCV|RD[2]~11_combout ),
	.datac(\CPU_RISCV|RD[1]~10_combout ),
	.datad(\CPU_RISCV|RD[3]~12_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2738_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2738 .lut_mask = 16'h0100;
defparam \CPU_RISCV|regs|rf~2738 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y39_N16
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2745 (
// Equation(s):
// \CPU_RISCV|regs|rf~2745_combout  = (\CPU_RISCV|reg_write~1_combout  & (\CPU_RISCV|regs|rf~2738_combout  & ((!\imem|RAM~687_combout ) # (!\CPU_RISCV|RD~8_combout ))))

	.dataa(\CPU_RISCV|RD~8_combout ),
	.datab(\imem|RAM~687_combout ),
	.datac(\CPU_RISCV|reg_write~1_combout ),
	.datad(\CPU_RISCV|regs|rf~2738_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2745_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2745 .lut_mask = 16'h7000;
defparam \CPU_RISCV|regs|rf~2745 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y31_N13
dffeas \CPU_RISCV|regs|rf~271 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~138_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2745_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~271_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~271 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~271 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y32_N20
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2133 (
// Equation(s):
// \CPU_RISCV|regs|rf~2133_combout  = (\CPU_RISCV|RS2[1]~7_combout  & ((\CPU_RISCV|RS2[0]~9_combout ) # ((\CPU_RISCV|regs|rf~335_q )))) # (!\CPU_RISCV|RS2[1]~7_combout  & (!\CPU_RISCV|RS2[0]~9_combout  & ((\CPU_RISCV|regs|rf~271_q ))))

	.dataa(\CPU_RISCV|RS2[1]~7_combout ),
	.datab(\CPU_RISCV|RS2[0]~9_combout ),
	.datac(\CPU_RISCV|regs|rf~335_q ),
	.datad(\CPU_RISCV|regs|rf~271_q ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2133_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2133 .lut_mask = 16'hB9A8;
defparam \CPU_RISCV|regs|rf~2133 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y32_N14
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2134 (
// Equation(s):
// \CPU_RISCV|regs|rf~2134_combout  = (\CPU_RISCV|RS2[0]~9_combout  & ((\CPU_RISCV|regs|rf~2133_combout  & (\CPU_RISCV|regs|rf~367_q )) # (!\CPU_RISCV|regs|rf~2133_combout  & ((\CPU_RISCV|regs|rf~303_q ))))) # (!\CPU_RISCV|RS2[0]~9_combout  & 
// (((\CPU_RISCV|regs|rf~2133_combout ))))

	.dataa(\CPU_RISCV|regs|rf~367_q ),
	.datab(\CPU_RISCV|RS2[0]~9_combout ),
	.datac(\CPU_RISCV|regs|rf~303_q ),
	.datad(\CPU_RISCV|regs|rf~2133_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2134_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2134 .lut_mask = 16'hBBC0;
defparam \CPU_RISCV|regs|rf~2134 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y36_N12
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1425 (
// Equation(s):
// \CPU_RISCV|regs|rf~1425_combout  = (!\CPU_RISCV|pc [2] & (!\CPU_RISCV|pc [7] & (!\CPU_RISCV|pc [9] & \CPU_RISCV|regs|rf~1257_combout )))

	.dataa(\CPU_RISCV|pc [2]),
	.datab(\CPU_RISCV|pc [7]),
	.datac(\CPU_RISCV|pc [9]),
	.datad(\CPU_RISCV|regs|rf~1257_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1425_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1425 .lut_mask = 16'h0100;
defparam \CPU_RISCV|regs|rf~1425 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y36_N30
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2793 (
// Equation(s):
// \CPU_RISCV|regs|rf~2793_combout  = (\CPU_RISCV|regs|rf~1425_combout  & (!\CPU_RISCV|pc [6] & (!\CPU_RISCV|pc [8] & \CPU_RISCV|pc [3])))

	.dataa(\CPU_RISCV|regs|rf~1425_combout ),
	.datab(\CPU_RISCV|pc [6]),
	.datac(\CPU_RISCV|pc [8]),
	.datad(\CPU_RISCV|pc [3]),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2793_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2793 .lut_mask = 16'h0200;
defparam \CPU_RISCV|regs|rf~2793 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y35_N19
dffeas \CPU_RISCV|regs|rf~111 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~138_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2793_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~111_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~111 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~111 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y31_N24
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2794 (
// Equation(s):
// \CPU_RISCV|regs|rf~2794_combout  = (!\CPU_RISCV|pc [4] & ((\CPU_RISCV|pc [2] & (\CPU_RISCV|pc [5] & \CPU_RISCV|pc [3])) # (!\CPU_RISCV|pc [2] & (!\CPU_RISCV|pc [5] & !\CPU_RISCV|pc [3]))))

	.dataa(\CPU_RISCV|pc [4]),
	.datab(\CPU_RISCV|pc [2]),
	.datac(\CPU_RISCV|pc [5]),
	.datad(\CPU_RISCV|pc [3]),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2794_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2794 .lut_mask = 16'h4001;
defparam \CPU_RISCV|regs|rf~2794 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y31_N18
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2795 (
// Equation(s):
// \CPU_RISCV|regs|rf~2795_combout  = (\CPU_RISCV|regs|rf~2794_combout  & ((\CPU_RISCV|pc [8] & (!\CPU_RISCV|pc [7] & \CPU_RISCV|pc [2])) # (!\CPU_RISCV|pc [8] & (\CPU_RISCV|pc [7] $ (!\CPU_RISCV|pc [2])))))

	.dataa(\CPU_RISCV|pc [8]),
	.datab(\CPU_RISCV|regs|rf~2794_combout ),
	.datac(\CPU_RISCV|pc [7]),
	.datad(\CPU_RISCV|pc [2]),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2795_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2795 .lut_mask = 16'h4804;
defparam \CPU_RISCV|regs|rf~2795 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y31_N30
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2781 (
// Equation(s):
// \CPU_RISCV|regs|rf~2781_combout  = (!\CPU_RISCV|pc [9] & (!\CPU_RISCV|pc [6] & (!\CPU_RISCV|pc [10] & \CPU_RISCV|regs|rf~2795_combout )))

	.dataa(\CPU_RISCV|pc [9]),
	.datab(\CPU_RISCV|pc [6]),
	.datac(\CPU_RISCV|pc [10]),
	.datad(\CPU_RISCV|regs|rf~2795_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2781_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2781 .lut_mask = 16'h0100;
defparam \CPU_RISCV|regs|rf~2781 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y32_N25
dffeas \CPU_RISCV|regs|rf~47 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~138_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2781_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~47_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~47 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~47 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N12
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2739 (
// Equation(s):
// \CPU_RISCV|regs|rf~2739_combout  = (!\CPU_RISCV|RD[0]~9_combout  & (!\CPU_RISCV|RD[2]~11_combout  & (!\CPU_RISCV|RD[1]~10_combout  & !\CPU_RISCV|RD[3]~12_combout )))

	.dataa(\CPU_RISCV|RD[0]~9_combout ),
	.datab(\CPU_RISCV|RD[2]~11_combout ),
	.datac(\CPU_RISCV|RD[1]~10_combout ),
	.datad(\CPU_RISCV|RD[3]~12_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2739_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2739 .lut_mask = 16'h0001;
defparam \CPU_RISCV|regs|rf~2739 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y39_N22
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2748 (
// Equation(s):
// \CPU_RISCV|regs|rf~2748_combout  = (\CPU_RISCV|reg_write~1_combout  & (\CPU_RISCV|regs|rf~2739_combout  & ((!\CPU_RISCV|RD~8_combout ) # (!\imem|RAM~687_combout ))))

	.dataa(\CPU_RISCV|reg_write~1_combout ),
	.datab(\imem|RAM~687_combout ),
	.datac(\CPU_RISCV|RD~8_combout ),
	.datad(\CPU_RISCV|regs|rf~2739_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2748_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2748 .lut_mask = 16'h2A00;
defparam \CPU_RISCV|regs|rf~2748 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y35_N25
dffeas \CPU_RISCV|regs|rf~15 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~138_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2748_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~15_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~15 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~15 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N24
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2733 (
// Equation(s):
// \CPU_RISCV|regs|rf~2733_combout  = (!\CPU_RISCV|RD[0]~9_combout  & (!\CPU_RISCV|RD[2]~11_combout  & (\CPU_RISCV|RD[1]~10_combout  & !\CPU_RISCV|RD[3]~12_combout )))

	.dataa(\CPU_RISCV|RD[0]~9_combout ),
	.datab(\CPU_RISCV|RD[2]~11_combout ),
	.datac(\CPU_RISCV|RD[1]~10_combout ),
	.datad(\CPU_RISCV|RD[3]~12_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2733_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2733 .lut_mask = 16'h0010;
defparam \CPU_RISCV|regs|rf~2733 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y39_N0
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2747 (
// Equation(s):
// \CPU_RISCV|regs|rf~2747_combout  = (\CPU_RISCV|reg_write~1_combout  & (\CPU_RISCV|regs|rf~2733_combout  & ((!\imem|RAM~687_combout ) # (!\CPU_RISCV|RD~8_combout ))))

	.dataa(\CPU_RISCV|RD~8_combout ),
	.datab(\imem|RAM~687_combout ),
	.datac(\CPU_RISCV|reg_write~1_combout ),
	.datad(\CPU_RISCV|regs|rf~2733_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2747_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2747 .lut_mask = 16'h7000;
defparam \CPU_RISCV|regs|rf~2747 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y32_N3
dffeas \CPU_RISCV|regs|rf~79 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~138_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2747_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~79_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~79 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~79 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N2
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2135 (
// Equation(s):
// \CPU_RISCV|regs|rf~2135_combout  = (\CPU_RISCV|RS2[0]~9_combout  & (((\CPU_RISCV|RS2[1]~7_combout )))) # (!\CPU_RISCV|RS2[0]~9_combout  & ((\CPU_RISCV|RS2[1]~7_combout  & ((\CPU_RISCV|regs|rf~79_q ))) # (!\CPU_RISCV|RS2[1]~7_combout  & 
// (\CPU_RISCV|regs|rf~15_q ))))

	.dataa(\CPU_RISCV|regs|rf~15_q ),
	.datab(\CPU_RISCV|RS2[0]~9_combout ),
	.datac(\CPU_RISCV|regs|rf~79_q ),
	.datad(\CPU_RISCV|RS2[1]~7_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2135_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2135 .lut_mask = 16'hFC22;
defparam \CPU_RISCV|regs|rf~2135 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N24
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2136 (
// Equation(s):
// \CPU_RISCV|regs|rf~2136_combout  = (\CPU_RISCV|RS2[0]~9_combout  & ((\CPU_RISCV|regs|rf~2135_combout  & (\CPU_RISCV|regs|rf~111_q )) # (!\CPU_RISCV|regs|rf~2135_combout  & ((\CPU_RISCV|regs|rf~47_q ))))) # (!\CPU_RISCV|RS2[0]~9_combout  & 
// (((\CPU_RISCV|regs|rf~2135_combout ))))

	.dataa(\CPU_RISCV|regs|rf~111_q ),
	.datab(\CPU_RISCV|RS2[0]~9_combout ),
	.datac(\CPU_RISCV|regs|rf~47_q ),
	.datad(\CPU_RISCV|regs|rf~2135_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2136_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2136 .lut_mask = 16'hBBC0;
defparam \CPU_RISCV|regs|rf~2136 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y32_N0
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2137 (
// Equation(s):
// \CPU_RISCV|regs|rf~2137_combout  = (\CPU_RISCV|RS2[2]~3_combout  & (\CPU_RISCV|RS2[3]~5_combout )) # (!\CPU_RISCV|RS2[2]~3_combout  & ((\CPU_RISCV|RS2[3]~5_combout  & (\CPU_RISCV|regs|rf~2134_combout )) # (!\CPU_RISCV|RS2[3]~5_combout  & 
// ((\CPU_RISCV|regs|rf~2136_combout )))))

	.dataa(\CPU_RISCV|RS2[2]~3_combout ),
	.datab(\CPU_RISCV|RS2[3]~5_combout ),
	.datac(\CPU_RISCV|regs|rf~2134_combout ),
	.datad(\CPU_RISCV|regs|rf~2136_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2137_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2137 .lut_mask = 16'hD9C8;
defparam \CPU_RISCV|regs|rf~2137 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y33_N30
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2140 (
// Equation(s):
// \CPU_RISCV|regs|rf~2140_combout  = (\CPU_RISCV|RS2[2]~3_combout  & ((\CPU_RISCV|regs|rf~2137_combout  & (\CPU_RISCV|regs|rf~2139_combout )) # (!\CPU_RISCV|regs|rf~2137_combout  & ((\CPU_RISCV|regs|rf~2132_combout ))))) # (!\CPU_RISCV|RS2[2]~3_combout  & 
// (((\CPU_RISCV|regs|rf~2137_combout ))))

	.dataa(\CPU_RISCV|RS2[2]~3_combout ),
	.datab(\CPU_RISCV|regs|rf~2139_combout ),
	.datac(\CPU_RISCV|regs|rf~2132_combout ),
	.datad(\CPU_RISCV|regs|rf~2137_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2140_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2140 .lut_mask = 16'hDDA0;
defparam \CPU_RISCV|regs|rf~2140 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y41_N12
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1238 (
// Equation(s):
// \CPU_RISCV|regs|rf~1238_combout  = (\CPU_RISCV|pc [3] & (!\CPU_RISCV|pc [9] & \CPU_RISCV|pc [6]))

	.dataa(gnd),
	.datab(\CPU_RISCV|pc [3]),
	.datac(\CPU_RISCV|pc [9]),
	.datad(\CPU_RISCV|pc [6]),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1238_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1238 .lut_mask = 16'h0C00;
defparam \CPU_RISCV|regs|rf~1238 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y41_N26
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1311 (
// Equation(s):
// \CPU_RISCV|regs|rf~1311_combout  = (\CPU_RISCV|regs|rf~1238_combout  & (!\CPU_RISCV|pc [4] & (!\CPU_RISCV|pc [7] & !\CPU_RISCV|pc [10])))

	.dataa(\CPU_RISCV|regs|rf~1238_combout ),
	.datab(\CPU_RISCV|pc [4]),
	.datac(\CPU_RISCV|pc [7]),
	.datad(\CPU_RISCV|pc [10]),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1311_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1311 .lut_mask = 16'h0002;
defparam \CPU_RISCV|regs|rf~1311 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y41_N14
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2787 (
// Equation(s):
// \CPU_RISCV|regs|rf~2787_combout  = (!\CPU_RISCV|pc [8] & (\CPU_RISCV|regs|rf~1311_combout  & (\CPU_RISCV|pc [5] & \CPU_RISCV|pc [2])))

	.dataa(\CPU_RISCV|pc [8]),
	.datab(\CPU_RISCV|regs|rf~1311_combout ),
	.datac(\CPU_RISCV|pc [5]),
	.datad(\CPU_RISCV|pc [2]),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2787_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2787 .lut_mask = 16'h4000;
defparam \CPU_RISCV|regs|rf~2787 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y30_N27
dffeas \CPU_RISCV|regs|rf~911 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~138_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2787_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~911_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~911 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~911 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y41_N28
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1273 (
// Equation(s):
// \CPU_RISCV|regs|rf~1273_combout  = (\CPU_RISCV|regs|rf~1238_combout  & (\CPU_RISCV|pc [4] & (!\CPU_RISCV|pc [7] & !\CPU_RISCV|pc [10])))

	.dataa(\CPU_RISCV|regs|rf~1238_combout ),
	.datab(\CPU_RISCV|pc [4]),
	.datac(\CPU_RISCV|pc [7]),
	.datad(\CPU_RISCV|pc [10]),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1273_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1273 .lut_mask = 16'h0008;
defparam \CPU_RISCV|regs|rf~1273 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y41_N30
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2785 (
// Equation(s):
// \CPU_RISCV|regs|rf~2785_combout  = (!\CPU_RISCV|pc [8] & (\CPU_RISCV|pc [2] & (!\CPU_RISCV|pc [5] & \CPU_RISCV|regs|rf~1273_combout )))

	.dataa(\CPU_RISCV|pc [8]),
	.datab(\CPU_RISCV|pc [2]),
	.datac(\CPU_RISCV|pc [5]),
	.datad(\CPU_RISCV|regs|rf~1273_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2785_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2785 .lut_mask = 16'h0400;
defparam \CPU_RISCV|regs|rf~2785 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y32_N3
dffeas \CPU_RISCV|regs|rf~783 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~138_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2785_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~783_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~783 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~783 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y29_N30
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1295 (
// Equation(s):
// \CPU_RISCV|regs|rf~1295_combout  = (!\CPU_RISCV|pc [9] & (!\CPU_RISCV|pc [6] & \CPU_RISCV|pc [3]))

	.dataa(gnd),
	.datab(\CPU_RISCV|pc [9]),
	.datac(\CPU_RISCV|pc [6]),
	.datad(\CPU_RISCV|pc [3]),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1295_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1295 .lut_mask = 16'h0300;
defparam \CPU_RISCV|regs|rf~1295 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y29_N6
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1292 (
// Equation(s):
// \CPU_RISCV|regs|rf~1292_combout  = (\CPU_RISCV|regs|rf~1295_combout  & (!\CPU_RISCV|pc [10] & (\CPU_RISCV|pc [4] & !\CPU_RISCV|pc [7])))

	.dataa(\CPU_RISCV|regs|rf~1295_combout ),
	.datab(\CPU_RISCV|pc [10]),
	.datac(\CPU_RISCV|pc [4]),
	.datad(\CPU_RISCV|pc [7]),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1292_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1292 .lut_mask = 16'h0020;
defparam \CPU_RISCV|regs|rf~1292 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N10
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2786 (
// Equation(s):
// \CPU_RISCV|regs|rf~2786_combout  = (!\CPU_RISCV|pc [8] & (\CPU_RISCV|pc [2] & (\CPU_RISCV|regs|rf~1292_combout  & \CPU_RISCV|pc [5])))

	.dataa(\CPU_RISCV|pc [8]),
	.datab(\CPU_RISCV|pc [2]),
	.datac(\CPU_RISCV|regs|rf~1292_combout ),
	.datad(\CPU_RISCV|pc [5]),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2786_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2786 .lut_mask = 16'h4000;
defparam \CPU_RISCV|regs|rf~2786 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y30_N29
dffeas \CPU_RISCV|regs|rf~527 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~138_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2786_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~527_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~527 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~527 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y41_N0
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2783 (
// Equation(s):
// \CPU_RISCV|regs|rf~2783_combout  = (!\CPU_RISCV|pc [8] & (\CPU_RISCV|regs|rf~1311_combout  & (!\CPU_RISCV|pc [5] & \CPU_RISCV|pc [2])))

	.dataa(\CPU_RISCV|pc [8]),
	.datab(\CPU_RISCV|regs|rf~1311_combout ),
	.datac(\CPU_RISCV|pc [5]),
	.datad(\CPU_RISCV|pc [2]),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2783_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2783 .lut_mask = 16'h0400;
defparam \CPU_RISCV|regs|rf~2783 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y32_N13
dffeas \CPU_RISCV|regs|rf~655 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~138_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2783_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~655_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~655 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~655 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y32_N12
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2125 (
// Equation(s):
// \CPU_RISCV|regs|rf~2125_combout  = (\CPU_RISCV|RS2[3]~5_combout  & (((\CPU_RISCV|RS2[2]~3_combout )))) # (!\CPU_RISCV|RS2[3]~5_combout  & ((\CPU_RISCV|RS2[2]~3_combout  & ((\CPU_RISCV|regs|rf~655_q ))) # (!\CPU_RISCV|RS2[2]~3_combout  & 
// (\CPU_RISCV|regs|rf~527_q ))))

	.dataa(\CPU_RISCV|regs|rf~527_q ),
	.datab(\CPU_RISCV|RS2[3]~5_combout ),
	.datac(\CPU_RISCV|regs|rf~655_q ),
	.datad(\CPU_RISCV|RS2[2]~3_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2125_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2125 .lut_mask = 16'hFC22;
defparam \CPU_RISCV|regs|rf~2125 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y32_N2
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2126 (
// Equation(s):
// \CPU_RISCV|regs|rf~2126_combout  = (\CPU_RISCV|RS2[3]~5_combout  & ((\CPU_RISCV|regs|rf~2125_combout  & (\CPU_RISCV|regs|rf~911_q )) # (!\CPU_RISCV|regs|rf~2125_combout  & ((\CPU_RISCV|regs|rf~783_q ))))) # (!\CPU_RISCV|RS2[3]~5_combout  & 
// (((\CPU_RISCV|regs|rf~2125_combout ))))

	.dataa(\CPU_RISCV|RS2[3]~5_combout ),
	.datab(\CPU_RISCV|regs|rf~911_q ),
	.datac(\CPU_RISCV|regs|rf~783_q ),
	.datad(\CPU_RISCV|regs|rf~2125_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2126_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2126 .lut_mask = 16'hDDA0;
defparam \CPU_RISCV|regs|rf~2126 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y39_N8
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2735 (
// Equation(s):
// \CPU_RISCV|regs|rf~2735_combout  = (\CPU_RISCV|RD~8_combout  & (\imem|RAM~687_combout  & (\CPU_RISCV|reg_write~1_combout  & \CPU_RISCV|regs|rf~2734_combout )))

	.dataa(\CPU_RISCV|RD~8_combout ),
	.datab(\imem|RAM~687_combout ),
	.datac(\CPU_RISCV|reg_write~1_combout ),
	.datad(\CPU_RISCV|regs|rf~2734_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2735_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2735 .lut_mask = 16'h8000;
defparam \CPU_RISCV|regs|rf~2735 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y31_N11
dffeas \CPU_RISCV|regs|rf~975 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~138_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2735_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~975_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~975 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~975 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y41_N10
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1072 (
// Equation(s):
// \CPU_RISCV|regs|rf~1072_combout  = (!\CPU_RISCV|pc [3] & (!\CPU_RISCV|pc [9] & \CPU_RISCV|pc [6]))

	.dataa(gnd),
	.datab(\CPU_RISCV|pc [3]),
	.datac(\CPU_RISCV|pc [9]),
	.datad(\CPU_RISCV|pc [6]),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1072_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1072 .lut_mask = 16'h0300;
defparam \CPU_RISCV|regs|rf~1072 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y41_N6
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1088 (
// Equation(s):
// \CPU_RISCV|regs|rf~1088_combout  = (\CPU_RISCV|regs|rf~1072_combout  & (!\CPU_RISCV|pc [4] & (!\CPU_RISCV|pc [7] & !\CPU_RISCV|pc [10])))

	.dataa(\CPU_RISCV|regs|rf~1072_combout ),
	.datab(\CPU_RISCV|pc [4]),
	.datac(\CPU_RISCV|pc [7]),
	.datad(\CPU_RISCV|pc [10]),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1088_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1088 .lut_mask = 16'h0002;
defparam \CPU_RISCV|regs|rf~1088 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y41_N8
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2775 (
// Equation(s):
// \CPU_RISCV|regs|rf~2775_combout  = (!\CPU_RISCV|pc [8] & (\CPU_RISCV|pc [2] & (\CPU_RISCV|pc [5] & \CPU_RISCV|regs|rf~1088_combout )))

	.dataa(\CPU_RISCV|pc [8]),
	.datab(\CPU_RISCV|pc [2]),
	.datac(\CPU_RISCV|pc [5]),
	.datad(\CPU_RISCV|regs|rf~1088_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2775_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2775 .lut_mask = 16'h4000;
defparam \CPU_RISCV|regs|rf~2775 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y33_N13
dffeas \CPU_RISCV|regs|rf~847 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~138_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2775_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~847_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~847 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~847 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y41_N4
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2776 (
// Equation(s):
// \CPU_RISCV|regs|rf~2776_combout  = (!\CPU_RISCV|pc [8] & (\CPU_RISCV|pc [2] & (!\CPU_RISCV|pc [5] & \CPU_RISCV|regs|rf~1088_combout )))

	.dataa(\CPU_RISCV|pc [8]),
	.datab(\CPU_RISCV|pc [2]),
	.datac(\CPU_RISCV|pc [5]),
	.datad(\CPU_RISCV|regs|rf~1088_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2776_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2776 .lut_mask = 16'h0400;
defparam \CPU_RISCV|regs|rf~2776 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y31_N21
dffeas \CPU_RISCV|regs|rf~591 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~138_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2776_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~591_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~591 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~591 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y41_N18
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1145 (
// Equation(s):
// \CPU_RISCV|regs|rf~1145_combout  = (\CPU_RISCV|regs|rf~1072_combout  & (\CPU_RISCV|pc [4] & (!\CPU_RISCV|pc [7] & !\CPU_RISCV|pc [10])))

	.dataa(\CPU_RISCV|regs|rf~1072_combout ),
	.datab(\CPU_RISCV|pc [4]),
	.datac(\CPU_RISCV|pc [7]),
	.datad(\CPU_RISCV|pc [10]),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1145_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1145 .lut_mask = 16'h0008;
defparam \CPU_RISCV|regs|rf~1145 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y41_N20
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2774 (
// Equation(s):
// \CPU_RISCV|regs|rf~2774_combout  = (!\CPU_RISCV|pc [8] & (\CPU_RISCV|pc [2] & (!\CPU_RISCV|pc [5] & \CPU_RISCV|regs|rf~1145_combout )))

	.dataa(\CPU_RISCV|pc [8]),
	.datab(\CPU_RISCV|pc [2]),
	.datac(\CPU_RISCV|pc [5]),
	.datad(\CPU_RISCV|regs|rf~1145_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2774_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2774 .lut_mask = 16'h0400;
defparam \CPU_RISCV|regs|rf~2774 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y33_N11
dffeas \CPU_RISCV|regs|rf~719 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~138_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2774_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~719_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~719 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~719 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y33_N10
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2123 (
// Equation(s):
// \CPU_RISCV|regs|rf~2123_combout  = (\CPU_RISCV|RS2[3]~5_combout  & (((\CPU_RISCV|RS2[2]~3_combout )))) # (!\CPU_RISCV|RS2[3]~5_combout  & ((\CPU_RISCV|RS2[2]~3_combout  & ((\CPU_RISCV|regs|rf~719_q ))) # (!\CPU_RISCV|RS2[2]~3_combout  & 
// (\CPU_RISCV|regs|rf~591_q ))))

	.dataa(\CPU_RISCV|regs|rf~591_q ),
	.datab(\CPU_RISCV|RS2[3]~5_combout ),
	.datac(\CPU_RISCV|regs|rf~719_q ),
	.datad(\CPU_RISCV|RS2[2]~3_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2123_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2123 .lut_mask = 16'hFC22;
defparam \CPU_RISCV|regs|rf~2123 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y33_N12
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2124 (
// Equation(s):
// \CPU_RISCV|regs|rf~2124_combout  = (\CPU_RISCV|RS2[3]~5_combout  & ((\CPU_RISCV|regs|rf~2123_combout  & (\CPU_RISCV|regs|rf~975_q )) # (!\CPU_RISCV|regs|rf~2123_combout  & ((\CPU_RISCV|regs|rf~847_q ))))) # (!\CPU_RISCV|RS2[3]~5_combout  & 
// (((\CPU_RISCV|regs|rf~2123_combout ))))

	.dataa(\CPU_RISCV|regs|rf~975_q ),
	.datab(\CPU_RISCV|RS2[3]~5_combout ),
	.datac(\CPU_RISCV|regs|rf~847_q ),
	.datad(\CPU_RISCV|regs|rf~2123_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2124_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2124 .lut_mask = 16'hBBC0;
defparam \CPU_RISCV|regs|rf~2124 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y33_N26
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2127 (
// Equation(s):
// \CPU_RISCV|regs|rf~2127_combout  = (\CPU_RISCV|RS2[1]~7_combout  & ((\CPU_RISCV|RS2[0]~9_combout ) # ((\CPU_RISCV|regs|rf~2124_combout )))) # (!\CPU_RISCV|RS2[1]~7_combout  & (!\CPU_RISCV|RS2[0]~9_combout  & (\CPU_RISCV|regs|rf~2126_combout )))

	.dataa(\CPU_RISCV|RS2[1]~7_combout ),
	.datab(\CPU_RISCV|RS2[0]~9_combout ),
	.datac(\CPU_RISCV|regs|rf~2126_combout ),
	.datad(\CPU_RISCV|regs|rf~2124_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2127_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2127 .lut_mask = 16'hBA98;
defparam \CPU_RISCV|regs|rf~2127 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y39_N14
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2742 (
// Equation(s):
// \CPU_RISCV|regs|rf~2742_combout  = (\CPU_RISCV|RD~8_combout  & (\imem|RAM~687_combout  & (\CPU_RISCV|reg_write~1_combout  & \CPU_RISCV|regs|rf~2741_combout )))

	.dataa(\CPU_RISCV|RD~8_combout ),
	.datab(\imem|RAM~687_combout ),
	.datac(\CPU_RISCV|reg_write~1_combout ),
	.datad(\CPU_RISCV|regs|rf~2741_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2742_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2742 .lut_mask = 16'h8000;
defparam \CPU_RISCV|regs|rf~2742 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y30_N3
dffeas \CPU_RISCV|regs|rf~1007 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~138_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2742_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~1007_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1007 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~1007 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y41_N2
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2792 (
// Equation(s):
// \CPU_RISCV|regs|rf~2792_combout  = (!\CPU_RISCV|pc [8] & (\CPU_RISCV|regs|rf~1311_combout  & (!\CPU_RISCV|pc [5] & !\CPU_RISCV|pc [2])))

	.dataa(\CPU_RISCV|pc [8]),
	.datab(\CPU_RISCV|regs|rf~1311_combout ),
	.datac(\CPU_RISCV|pc [5]),
	.datad(\CPU_RISCV|pc [2]),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2792_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2792 .lut_mask = 16'h0004;
defparam \CPU_RISCV|regs|rf~2792 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y30_N21
dffeas \CPU_RISCV|regs|rf~623 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~138_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2792_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~623_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~623 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~623 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y41_N28
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2788 (
// Equation(s):
// \CPU_RISCV|regs|rf~2788_combout  = (!\CPU_RISCV|pc [8] & (\CPU_RISCV|regs|rf~1311_combout  & (\CPU_RISCV|pc [5] & !\CPU_RISCV|pc [2])))

	.dataa(\CPU_RISCV|pc [8]),
	.datab(\CPU_RISCV|regs|rf~1311_combout ),
	.datac(\CPU_RISCV|pc [5]),
	.datad(\CPU_RISCV|pc [2]),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2788_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2788 .lut_mask = 16'h0040;
defparam \CPU_RISCV|regs|rf~2788 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y30_N13
dffeas \CPU_RISCV|regs|rf~879 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~138_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2788_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~879_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~879 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~879 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y30_N12
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2128 (
// Equation(s):
// \CPU_RISCV|regs|rf~2128_combout  = (\CPU_RISCV|RS2[3]~5_combout  & (((\CPU_RISCV|regs|rf~879_q ) # (\CPU_RISCV|RS2[2]~3_combout )))) # (!\CPU_RISCV|RS2[3]~5_combout  & (\CPU_RISCV|regs|rf~623_q  & ((!\CPU_RISCV|RS2[2]~3_combout ))))

	.dataa(\CPU_RISCV|RS2[3]~5_combout ),
	.datab(\CPU_RISCV|regs|rf~623_q ),
	.datac(\CPU_RISCV|regs|rf~879_q ),
	.datad(\CPU_RISCV|RS2[2]~3_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2128_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2128 .lut_mask = 16'hAAE4;
defparam \CPU_RISCV|regs|rf~2128 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y41_N0
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2790 (
// Equation(s):
// \CPU_RISCV|regs|rf~2790_combout  = (!\CPU_RISCV|pc [8] & (!\CPU_RISCV|pc [2] & (!\CPU_RISCV|pc [5] & \CPU_RISCV|regs|rf~1273_combout )))

	.dataa(\CPU_RISCV|pc [8]),
	.datab(\CPU_RISCV|pc [2]),
	.datac(\CPU_RISCV|pc [5]),
	.datad(\CPU_RISCV|regs|rf~1273_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2790_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2790 .lut_mask = 16'h0100;
defparam \CPU_RISCV|regs|rf~2790 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y30_N3
dffeas \CPU_RISCV|regs|rf~751 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~138_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2790_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~751_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~751 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~751 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y30_N2
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2129 (
// Equation(s):
// \CPU_RISCV|regs|rf~2129_combout  = (\CPU_RISCV|regs|rf~2128_combout  & ((\CPU_RISCV|regs|rf~1007_q ) # ((!\CPU_RISCV|RS2[2]~3_combout )))) # (!\CPU_RISCV|regs|rf~2128_combout  & (((\CPU_RISCV|regs|rf~751_q  & \CPU_RISCV|RS2[2]~3_combout ))))

	.dataa(\CPU_RISCV|regs|rf~1007_q ),
	.datab(\CPU_RISCV|regs|rf~2128_combout ),
	.datac(\CPU_RISCV|regs|rf~751_q ),
	.datad(\CPU_RISCV|RS2[2]~3_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2129_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2129 .lut_mask = 16'hB8CC;
defparam \CPU_RISCV|regs|rf~2129 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y41_N14
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2782 (
// Equation(s):
// \CPU_RISCV|regs|rf~2782_combout  = (!\CPU_RISCV|pc [8] & (!\CPU_RISCV|pc [2] & (\CPU_RISCV|pc [5] & \CPU_RISCV|regs|rf~1145_combout )))

	.dataa(\CPU_RISCV|pc [8]),
	.datab(\CPU_RISCV|pc [2]),
	.datac(\CPU_RISCV|pc [5]),
	.datad(\CPU_RISCV|regs|rf~1145_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2782_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2782 .lut_mask = 16'h1000;
defparam \CPU_RISCV|regs|rf~2782 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y29_N1
dffeas \CPU_RISCV|regs|rf~943 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~138_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2782_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~943_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~943 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~943 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y29_N2
cycloneive_lcell_comb \CPU_RISCV|regs|rf~687feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~687feeder_combout  = \CPU_RISCV|comb~138_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_RISCV|comb~138_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~687feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~687feeder .lut_mask = 16'hF0F0;
defparam \CPU_RISCV|regs|rf~687feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y41_N24
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2778 (
// Equation(s):
// \CPU_RISCV|regs|rf~2778_combout  = (!\CPU_RISCV|pc [8] & (!\CPU_RISCV|pc [2] & (!\CPU_RISCV|pc [5] & \CPU_RISCV|regs|rf~1145_combout )))

	.dataa(\CPU_RISCV|pc [8]),
	.datab(\CPU_RISCV|pc [2]),
	.datac(\CPU_RISCV|pc [5]),
	.datad(\CPU_RISCV|regs|rf~1145_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2778_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2778 .lut_mask = 16'h0100;
defparam \CPU_RISCV|regs|rf~2778 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y29_N3
dffeas \CPU_RISCV|regs|rf~687 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~687feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~2778_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~687_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~687 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~687 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y29_N4
cycloneive_lcell_comb \CPU_RISCV|regs|rf~559feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~559feeder_combout  = \CPU_RISCV|comb~138_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_RISCV|comb~138_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~559feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~559feeder .lut_mask = 16'hF0F0;
defparam \CPU_RISCV|regs|rf~559feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y41_N16
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2780 (
// Equation(s):
// \CPU_RISCV|regs|rf~2780_combout  = (!\CPU_RISCV|pc [8] & (!\CPU_RISCV|pc [2] & (!\CPU_RISCV|pc [5] & \CPU_RISCV|regs|rf~1088_combout )))

	.dataa(\CPU_RISCV|pc [8]),
	.datab(\CPU_RISCV|pc [2]),
	.datac(\CPU_RISCV|pc [5]),
	.datad(\CPU_RISCV|regs|rf~1088_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2780_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2780 .lut_mask = 16'h0100;
defparam \CPU_RISCV|regs|rf~2780 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y29_N5
dffeas \CPU_RISCV|regs|rf~559 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~559feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~2780_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~559_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~559 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~559 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y41_N22
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2777 (
// Equation(s):
// \CPU_RISCV|regs|rf~2777_combout  = (!\CPU_RISCV|pc [8] & (!\CPU_RISCV|pc [2] & (\CPU_RISCV|pc [5] & \CPU_RISCV|regs|rf~1088_combout )))

	.dataa(\CPU_RISCV|pc [8]),
	.datab(\CPU_RISCV|pc [2]),
	.datac(\CPU_RISCV|pc [5]),
	.datad(\CPU_RISCV|regs|rf~1088_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2777_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2777 .lut_mask = 16'h1000;
defparam \CPU_RISCV|regs|rf~2777 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y29_N5
dffeas \CPU_RISCV|regs|rf~815 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~138_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2777_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~815_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~815 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~815 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y29_N4
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2121 (
// Equation(s):
// \CPU_RISCV|regs|rf~2121_combout  = (\CPU_RISCV|RS2[2]~3_combout  & (((\CPU_RISCV|RS2[3]~5_combout )))) # (!\CPU_RISCV|RS2[2]~3_combout  & ((\CPU_RISCV|RS2[3]~5_combout  & ((\CPU_RISCV|regs|rf~815_q ))) # (!\CPU_RISCV|RS2[3]~5_combout  & 
// (\CPU_RISCV|regs|rf~559_q ))))

	.dataa(\CPU_RISCV|regs|rf~559_q ),
	.datab(\CPU_RISCV|RS2[2]~3_combout ),
	.datac(\CPU_RISCV|regs|rf~815_q ),
	.datad(\CPU_RISCV|RS2[3]~5_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2121_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2121 .lut_mask = 16'hFC22;
defparam \CPU_RISCV|regs|rf~2121 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y29_N0
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2122 (
// Equation(s):
// \CPU_RISCV|regs|rf~2122_combout  = (\CPU_RISCV|regs|rf~2121_combout  & ((\CPU_RISCV|regs|rf~943_q ) # ((!\CPU_RISCV|RS2[2]~3_combout )))) # (!\CPU_RISCV|regs|rf~2121_combout  & (((\CPU_RISCV|regs|rf~687_q  & \CPU_RISCV|RS2[2]~3_combout ))))

	.dataa(\CPU_RISCV|regs|rf~943_q ),
	.datab(\CPU_RISCV|regs|rf~687_q ),
	.datac(\CPU_RISCV|regs|rf~2121_combout ),
	.datad(\CPU_RISCV|RS2[2]~3_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2122_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2122 .lut_mask = 16'hACF0;
defparam \CPU_RISCV|regs|rf~2122 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y33_N20
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2130 (
// Equation(s):
// \CPU_RISCV|regs|rf~2130_combout  = (\CPU_RISCV|regs|rf~2127_combout  & (((\CPU_RISCV|regs|rf~2129_combout )) # (!\CPU_RISCV|RS2[0]~9_combout ))) # (!\CPU_RISCV|regs|rf~2127_combout  & (\CPU_RISCV|RS2[0]~9_combout  & ((\CPU_RISCV|regs|rf~2122_combout ))))

	.dataa(\CPU_RISCV|regs|rf~2127_combout ),
	.datab(\CPU_RISCV|RS2[0]~9_combout ),
	.datac(\CPU_RISCV|regs|rf~2129_combout ),
	.datad(\CPU_RISCV|regs|rf~2122_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2130_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2130 .lut_mask = 16'hE6A2;
defparam \CPU_RISCV|regs|rf~2130 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y33_N16
cycloneive_lcell_comb \CPU_RISCV|regs|rd2[15]~17 (
// Equation(s):
// \CPU_RISCV|regs|rd2[15]~17_combout  = (!\CPU_RISCV|regs|Equal1~1_combout  & ((\CPU_RISCV|RS2[4]~10_combout  & ((\CPU_RISCV|regs|rf~2130_combout ))) # (!\CPU_RISCV|RS2[4]~10_combout  & (\CPU_RISCV|regs|rf~2140_combout ))))

	.dataa(\CPU_RISCV|regs|Equal1~1_combout ),
	.datab(\CPU_RISCV|RS2[4]~10_combout ),
	.datac(\CPU_RISCV|regs|rf~2140_combout ),
	.datad(\CPU_RISCV|regs|rf~2130_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rd2[15]~17_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rd2[15]~17 .lut_mask = 16'h5410;
defparam \CPU_RISCV|regs|rd2[15]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y30_N20
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2108 (
// Equation(s):
// \CPU_RISCV|regs|rf~2108_combout  = (\CPU_RISCV|RS1[2]~4_combout  & ((\CPU_RISCV|regs|rf~751_q ) # ((\CPU_RISCV|RS1[3]~5_combout )))) # (!\CPU_RISCV|RS1[2]~4_combout  & (((\CPU_RISCV|regs|rf~623_q  & !\CPU_RISCV|RS1[3]~5_combout ))))

	.dataa(\CPU_RISCV|RS1[2]~4_combout ),
	.datab(\CPU_RISCV|regs|rf~751_q ),
	.datac(\CPU_RISCV|regs|rf~623_q ),
	.datad(\CPU_RISCV|RS1[3]~5_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2108_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2108 .lut_mask = 16'hAAD8;
defparam \CPU_RISCV|regs|rf~2108 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y30_N2
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2109 (
// Equation(s):
// \CPU_RISCV|regs|rf~2109_combout  = (\CPU_RISCV|RS1[3]~5_combout  & ((\CPU_RISCV|regs|rf~2108_combout  & ((\CPU_RISCV|regs|rf~1007_q ))) # (!\CPU_RISCV|regs|rf~2108_combout  & (\CPU_RISCV|regs|rf~879_q )))) # (!\CPU_RISCV|RS1[3]~5_combout  & 
// (((\CPU_RISCV|regs|rf~2108_combout ))))

	.dataa(\CPU_RISCV|regs|rf~879_q ),
	.datab(\CPU_RISCV|RS1[3]~5_combout ),
	.datac(\CPU_RISCV|regs|rf~1007_q ),
	.datad(\CPU_RISCV|regs|rf~2108_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2109_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2109 .lut_mask = 16'hF388;
defparam \CPU_RISCV|regs|rf~2109 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y30_N28
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2105 (
// Equation(s):
// \CPU_RISCV|regs|rf~2105_combout  = (\CPU_RISCV|RS1[2]~4_combout  & (((\CPU_RISCV|RS1[3]~5_combout )))) # (!\CPU_RISCV|RS1[2]~4_combout  & ((\CPU_RISCV|RS1[3]~5_combout  & (\CPU_RISCV|regs|rf~783_q )) # (!\CPU_RISCV|RS1[3]~5_combout  & 
// ((\CPU_RISCV|regs|rf~527_q )))))

	.dataa(\CPU_RISCV|RS1[2]~4_combout ),
	.datab(\CPU_RISCV|regs|rf~783_q ),
	.datac(\CPU_RISCV|regs|rf~527_q ),
	.datad(\CPU_RISCV|RS1[3]~5_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2105_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2105 .lut_mask = 16'hEE50;
defparam \CPU_RISCV|regs|rf~2105 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y30_N26
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2106 (
// Equation(s):
// \CPU_RISCV|regs|rf~2106_combout  = (\CPU_RISCV|RS1[2]~4_combout  & ((\CPU_RISCV|regs|rf~2105_combout  & ((\CPU_RISCV|regs|rf~911_q ))) # (!\CPU_RISCV|regs|rf~2105_combout  & (\CPU_RISCV|regs|rf~655_q )))) # (!\CPU_RISCV|RS1[2]~4_combout  & 
// (((\CPU_RISCV|regs|rf~2105_combout ))))

	.dataa(\CPU_RISCV|RS1[2]~4_combout ),
	.datab(\CPU_RISCV|regs|rf~655_q ),
	.datac(\CPU_RISCV|regs|rf~911_q ),
	.datad(\CPU_RISCV|regs|rf~2105_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2106_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2106 .lut_mask = 16'hF588;
defparam \CPU_RISCV|regs|rf~2106 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y29_N18
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2103 (
// Equation(s):
// \CPU_RISCV|regs|rf~2103_combout  = (\CPU_RISCV|RS1[3]~5_combout  & (((\CPU_RISCV|RS1[2]~4_combout )))) # (!\CPU_RISCV|RS1[3]~5_combout  & ((\CPU_RISCV|RS1[2]~4_combout  & (\CPU_RISCV|regs|rf~687_q )) # (!\CPU_RISCV|RS1[2]~4_combout  & 
// ((\CPU_RISCV|regs|rf~559_q )))))

	.dataa(\CPU_RISCV|regs|rf~687_q ),
	.datab(\CPU_RISCV|regs|rf~559_q ),
	.datac(\CPU_RISCV|RS1[3]~5_combout ),
	.datad(\CPU_RISCV|RS1[2]~4_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2103_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2103 .lut_mask = 16'hFA0C;
defparam \CPU_RISCV|regs|rf~2103 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y29_N0
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2104 (
// Equation(s):
// \CPU_RISCV|regs|rf~2104_combout  = (\CPU_RISCV|RS1[3]~5_combout  & ((\CPU_RISCV|regs|rf~2103_combout  & ((\CPU_RISCV|regs|rf~943_q ))) # (!\CPU_RISCV|regs|rf~2103_combout  & (\CPU_RISCV|regs|rf~815_q )))) # (!\CPU_RISCV|RS1[3]~5_combout  & 
// (((\CPU_RISCV|regs|rf~2103_combout ))))

	.dataa(\CPU_RISCV|RS1[3]~5_combout ),
	.datab(\CPU_RISCV|regs|rf~815_q ),
	.datac(\CPU_RISCV|regs|rf~943_q ),
	.datad(\CPU_RISCV|regs|rf~2103_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2104_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2104 .lut_mask = 16'hF588;
defparam \CPU_RISCV|regs|rf~2104 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y30_N16
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2107 (
// Equation(s):
// \CPU_RISCV|regs|rf~2107_combout  = (\CPU_RISCV|RS1[1]~6_combout  & (((\CPU_RISCV|RS1[0]~7_combout )))) # (!\CPU_RISCV|RS1[1]~6_combout  & ((\CPU_RISCV|RS1[0]~7_combout  & ((\CPU_RISCV|regs|rf~2104_combout ))) # (!\CPU_RISCV|RS1[0]~7_combout  & 
// (\CPU_RISCV|regs|rf~2106_combout ))))

	.dataa(\CPU_RISCV|regs|rf~2106_combout ),
	.datab(\CPU_RISCV|RS1[1]~6_combout ),
	.datac(\CPU_RISCV|RS1[0]~7_combout ),
	.datad(\CPU_RISCV|regs|rf~2104_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2107_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2107 .lut_mask = 16'hF2C2;
defparam \CPU_RISCV|regs|rf~2107 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y31_N20
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2101 (
// Equation(s):
// \CPU_RISCV|regs|rf~2101_combout  = (\CPU_RISCV|RS1[2]~4_combout  & (((\CPU_RISCV|RS1[3]~5_combout )))) # (!\CPU_RISCV|RS1[2]~4_combout  & ((\CPU_RISCV|RS1[3]~5_combout  & (\CPU_RISCV|regs|rf~847_q )) # (!\CPU_RISCV|RS1[3]~5_combout  & 
// ((\CPU_RISCV|regs|rf~591_q )))))

	.dataa(\CPU_RISCV|RS1[2]~4_combout ),
	.datab(\CPU_RISCV|regs|rf~847_q ),
	.datac(\CPU_RISCV|regs|rf~591_q ),
	.datad(\CPU_RISCV|RS1[3]~5_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2101_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2101 .lut_mask = 16'hEE50;
defparam \CPU_RISCV|regs|rf~2101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y31_N10
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2102 (
// Equation(s):
// \CPU_RISCV|regs|rf~2102_combout  = (\CPU_RISCV|RS1[2]~4_combout  & ((\CPU_RISCV|regs|rf~2101_combout  & ((\CPU_RISCV|regs|rf~975_q ))) # (!\CPU_RISCV|regs|rf~2101_combout  & (\CPU_RISCV|regs|rf~719_q )))) # (!\CPU_RISCV|RS1[2]~4_combout  & 
// (((\CPU_RISCV|regs|rf~2101_combout ))))

	.dataa(\CPU_RISCV|RS1[2]~4_combout ),
	.datab(\CPU_RISCV|regs|rf~719_q ),
	.datac(\CPU_RISCV|regs|rf~975_q ),
	.datad(\CPU_RISCV|regs|rf~2101_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2102_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2102 .lut_mask = 16'hF588;
defparam \CPU_RISCV|regs|rf~2102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y33_N20
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2110 (
// Equation(s):
// \CPU_RISCV|regs|rf~2110_combout  = (\CPU_RISCV|RS1[1]~6_combout  & ((\CPU_RISCV|regs|rf~2107_combout  & (\CPU_RISCV|regs|rf~2109_combout )) # (!\CPU_RISCV|regs|rf~2107_combout  & ((\CPU_RISCV|regs|rf~2102_combout ))))) # (!\CPU_RISCV|RS1[1]~6_combout  & 
// (((\CPU_RISCV|regs|rf~2107_combout ))))

	.dataa(\CPU_RISCV|regs|rf~2109_combout ),
	.datab(\CPU_RISCV|RS1[1]~6_combout ),
	.datac(\CPU_RISCV|regs|rf~2107_combout ),
	.datad(\CPU_RISCV|regs|rf~2102_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2110_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2110 .lut_mask = 16'hBCB0;
defparam \CPU_RISCV|regs|rf~2110 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y33_N30
cycloneive_lcell_comb \CPU_RISCV|regs|rd1[15]~16 (
// Equation(s):
// \CPU_RISCV|regs|rd1[15]~16_combout  = (!\CPU_RISCV|regs|Equal0~1_combout  & ((\CPU_RISCV|RS1[4]~8_combout  & ((\CPU_RISCV|regs|rf~2110_combout ))) # (!\CPU_RISCV|RS1[4]~8_combout  & (\CPU_RISCV|regs|rf~2120_combout ))))

	.dataa(\CPU_RISCV|regs|Equal0~1_combout ),
	.datab(\CPU_RISCV|RS1[4]~8_combout ),
	.datac(\CPU_RISCV|regs|rf~2120_combout ),
	.datad(\CPU_RISCV|regs|rf~2110_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rd1[15]~16_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rd1[15]~16 .lut_mask = 16'h5410;
defparam \CPU_RISCV|regs|rd1[15]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y34_N5
dffeas \CPU_RISCV|regs|rf~302 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~143_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2744_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~302_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~302 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~302 .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y31_N21
dffeas \CPU_RISCV|regs|rf~366 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~143_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2789_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~366_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~366 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~366 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y31_N24
cycloneive_lcell_comb \CPU_RISCV|regs|rf~270feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~270feeder_combout  = \CPU_RISCV|comb~143_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_RISCV|comb~143_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~270feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~270feeder .lut_mask = 16'hFF00;
defparam \CPU_RISCV|regs|rf~270feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y31_N25
dffeas \CPU_RISCV|regs|rf~270 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~270feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~2745_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~270_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~270 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~270 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y31_N6
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2153 (
// Equation(s):
// \CPU_RISCV|regs|rf~2153_combout  = (\CPU_RISCV|RS1[0]~7_combout  & (((\CPU_RISCV|RS1[1]~6_combout )))) # (!\CPU_RISCV|RS1[0]~7_combout  & ((\CPU_RISCV|RS1[1]~6_combout  & (\CPU_RISCV|regs|rf~334_q )) # (!\CPU_RISCV|RS1[1]~6_combout  & 
// ((\CPU_RISCV|regs|rf~270_q )))))

	.dataa(\CPU_RISCV|regs|rf~334_q ),
	.datab(\CPU_RISCV|regs|rf~270_q ),
	.datac(\CPU_RISCV|RS1[0]~7_combout ),
	.datad(\CPU_RISCV|RS1[1]~6_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2153_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2153 .lut_mask = 16'hFA0C;
defparam \CPU_RISCV|regs|rf~2153 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y31_N20
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2154 (
// Equation(s):
// \CPU_RISCV|regs|rf~2154_combout  = (\CPU_RISCV|RS1[0]~7_combout  & ((\CPU_RISCV|regs|rf~2153_combout  & ((\CPU_RISCV|regs|rf~366_q ))) # (!\CPU_RISCV|regs|rf~2153_combout  & (\CPU_RISCV|regs|rf~302_q )))) # (!\CPU_RISCV|RS1[0]~7_combout  & 
// (((\CPU_RISCV|regs|rf~2153_combout ))))

	.dataa(\CPU_RISCV|regs|rf~302_q ),
	.datab(\CPU_RISCV|RS1[0]~7_combout ),
	.datac(\CPU_RISCV|regs|rf~366_q ),
	.datad(\CPU_RISCV|regs|rf~2153_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2154_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2154 .lut_mask = 16'hF388;
defparam \CPU_RISCV|regs|rf~2154 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y32_N15
dffeas \CPU_RISCV|regs|rf~46 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~143_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2781_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~46_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~46 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~46 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y32_N22
cycloneive_lcell_comb \CPU_RISCV|regs|rf~14feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~14feeder_combout  = \CPU_RISCV|comb~143_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_RISCV|comb~143_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~14feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~14feeder .lut_mask = 16'hF0F0;
defparam \CPU_RISCV|regs|rf~14feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y32_N23
dffeas \CPU_RISCV|regs|rf~14 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~14feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~2748_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~14_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~14 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~14 .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y32_N13
dffeas \CPU_RISCV|regs|rf~78 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~143_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2747_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~78_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~78 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~78 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y32_N28
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2155 (
// Equation(s):
// \CPU_RISCV|regs|rf~2155_combout  = (\CPU_RISCV|RS1[1]~6_combout  & (((\CPU_RISCV|regs|rf~78_q ) # (\CPU_RISCV|RS1[0]~7_combout )))) # (!\CPU_RISCV|RS1[1]~6_combout  & (\CPU_RISCV|regs|rf~14_q  & ((!\CPU_RISCV|RS1[0]~7_combout ))))

	.dataa(\CPU_RISCV|regs|rf~14_q ),
	.datab(\CPU_RISCV|regs|rf~78_q ),
	.datac(\CPU_RISCV|RS1[1]~6_combout ),
	.datad(\CPU_RISCV|RS1[0]~7_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2155_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2155 .lut_mask = 16'hF0CA;
defparam \CPU_RISCV|regs|rf~2155 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y32_N11
dffeas \CPU_RISCV|regs|rf~110 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~143_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2793_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~110_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~110 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~110 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y32_N10
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2156 (
// Equation(s):
// \CPU_RISCV|regs|rf~2156_combout  = (\CPU_RISCV|regs|rf~2155_combout  & (((\CPU_RISCV|regs|rf~110_q ) # (!\CPU_RISCV|RS1[0]~7_combout )))) # (!\CPU_RISCV|regs|rf~2155_combout  & (\CPU_RISCV|regs|rf~46_q  & ((\CPU_RISCV|RS1[0]~7_combout ))))

	.dataa(\CPU_RISCV|regs|rf~46_q ),
	.datab(\CPU_RISCV|regs|rf~2155_combout ),
	.datac(\CPU_RISCV|regs|rf~110_q ),
	.datad(\CPU_RISCV|RS1[0]~7_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2156_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2156 .lut_mask = 16'hE2CC;
defparam \CPU_RISCV|regs|rf~2156 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y33_N4
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2157 (
// Equation(s):
// \CPU_RISCV|regs|rf~2157_combout  = (\CPU_RISCV|RS1[2]~4_combout  & (\CPU_RISCV|RS1[3]~5_combout )) # (!\CPU_RISCV|RS1[2]~4_combout  & ((\CPU_RISCV|RS1[3]~5_combout  & (\CPU_RISCV|regs|rf~2154_combout )) # (!\CPU_RISCV|RS1[3]~5_combout  & 
// ((\CPU_RISCV|regs|rf~2156_combout )))))

	.dataa(\CPU_RISCV|RS1[2]~4_combout ),
	.datab(\CPU_RISCV|RS1[3]~5_combout ),
	.datac(\CPU_RISCV|regs|rf~2154_combout ),
	.datad(\CPU_RISCV|regs|rf~2156_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2157_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2157 .lut_mask = 16'hD9C8;
defparam \CPU_RISCV|regs|rf~2157 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y30_N29
dffeas \CPU_RISCV|regs|rf~206 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~143_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2746_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~206_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~206 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~206 .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y30_N31
dffeas \CPU_RISCV|regs|rf~174 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~143_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2779_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~174_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~174 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~174 .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y29_N5
dffeas \CPU_RISCV|regs|rf~142 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~143_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2784_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~142_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~142 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~142 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y29_N4
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2151 (
// Equation(s):
// \CPU_RISCV|regs|rf~2151_combout  = (\CPU_RISCV|RS1[0]~7_combout  & ((\CPU_RISCV|regs|rf~174_q ) # ((\CPU_RISCV|RS1[1]~6_combout )))) # (!\CPU_RISCV|RS1[0]~7_combout  & (((\CPU_RISCV|regs|rf~142_q  & !\CPU_RISCV|RS1[1]~6_combout ))))

	.dataa(\CPU_RISCV|RS1[0]~7_combout ),
	.datab(\CPU_RISCV|regs|rf~174_q ),
	.datac(\CPU_RISCV|regs|rf~142_q ),
	.datad(\CPU_RISCV|RS1[1]~6_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2151_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2151 .lut_mask = 16'hAAD8;
defparam \CPU_RISCV|regs|rf~2151 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y29_N7
dffeas \CPU_RISCV|regs|rf~238 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~143_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2791_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~238_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~238 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~238 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y29_N6
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2152 (
// Equation(s):
// \CPU_RISCV|regs|rf~2152_combout  = (\CPU_RISCV|regs|rf~2151_combout  & (((\CPU_RISCV|regs|rf~238_q ) # (!\CPU_RISCV|RS1[1]~6_combout )))) # (!\CPU_RISCV|regs|rf~2151_combout  & (\CPU_RISCV|regs|rf~206_q  & ((\CPU_RISCV|RS1[1]~6_combout ))))

	.dataa(\CPU_RISCV|regs|rf~206_q ),
	.datab(\CPU_RISCV|regs|rf~2151_combout ),
	.datac(\CPU_RISCV|regs|rf~238_q ),
	.datad(\CPU_RISCV|RS1[1]~6_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2152_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2152 .lut_mask = 16'hE2CC;
defparam \CPU_RISCV|regs|rf~2152 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y33_N5
dffeas \CPU_RISCV|regs|rf~494 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|comb~143_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~2752_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~494_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~494 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~494 .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y36_N1
dffeas \CPU_RISCV|regs|rf~462 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~143_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2750_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~462_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~462 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~462 .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y33_N21
dffeas \CPU_RISCV|regs|rf~430 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~143_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2749_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~430_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~430 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~430 .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y36_N11
dffeas \CPU_RISCV|regs|rf~398 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~143_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2751_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~398_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~398 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~398 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y36_N10
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2158 (
// Equation(s):
// \CPU_RISCV|regs|rf~2158_combout  = (\CPU_RISCV|RS1[1]~6_combout  & (((\CPU_RISCV|RS1[0]~7_combout )))) # (!\CPU_RISCV|RS1[1]~6_combout  & ((\CPU_RISCV|RS1[0]~7_combout  & (\CPU_RISCV|regs|rf~430_q )) # (!\CPU_RISCV|RS1[0]~7_combout  & 
// ((\CPU_RISCV|regs|rf~398_q )))))

	.dataa(\CPU_RISCV|RS1[1]~6_combout ),
	.datab(\CPU_RISCV|regs|rf~430_q ),
	.datac(\CPU_RISCV|regs|rf~398_q ),
	.datad(\CPU_RISCV|RS1[0]~7_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2158_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2158 .lut_mask = 16'hEE50;
defparam \CPU_RISCV|regs|rf~2158 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y36_N0
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2159 (
// Equation(s):
// \CPU_RISCV|regs|rf~2159_combout  = (\CPU_RISCV|RS1[1]~6_combout  & ((\CPU_RISCV|regs|rf~2158_combout  & (\CPU_RISCV|regs|rf~494_q )) # (!\CPU_RISCV|regs|rf~2158_combout  & ((\CPU_RISCV|regs|rf~462_q ))))) # (!\CPU_RISCV|RS1[1]~6_combout  & 
// (((\CPU_RISCV|regs|rf~2158_combout ))))

	.dataa(\CPU_RISCV|RS1[1]~6_combout ),
	.datab(\CPU_RISCV|regs|rf~494_q ),
	.datac(\CPU_RISCV|regs|rf~462_q ),
	.datad(\CPU_RISCV|regs|rf~2158_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2159_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2159 .lut_mask = 16'hDDA0;
defparam \CPU_RISCV|regs|rf~2159 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y33_N26
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2160 (
// Equation(s):
// \CPU_RISCV|regs|rf~2160_combout  = (\CPU_RISCV|RS1[2]~4_combout  & ((\CPU_RISCV|regs|rf~2157_combout  & ((\CPU_RISCV|regs|rf~2159_combout ))) # (!\CPU_RISCV|regs|rf~2157_combout  & (\CPU_RISCV|regs|rf~2152_combout )))) # (!\CPU_RISCV|RS1[2]~4_combout  & 
// (\CPU_RISCV|regs|rf~2157_combout ))

	.dataa(\CPU_RISCV|RS1[2]~4_combout ),
	.datab(\CPU_RISCV|regs|rf~2157_combout ),
	.datac(\CPU_RISCV|regs|rf~2152_combout ),
	.datad(\CPU_RISCV|regs|rf~2159_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2160_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2160 .lut_mask = 16'hEC64;
defparam \CPU_RISCV|regs|rf~2160 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y29_N13
dffeas \CPU_RISCV|regs|rf~814 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~143_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2777_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~814_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~814 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~814 .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y29_N15
dffeas \CPU_RISCV|regs|rf~558 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~143_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2780_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~558_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~558 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~558 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y29_N14
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2141 (
// Equation(s):
// \CPU_RISCV|regs|rf~2141_combout  = (\CPU_RISCV|RS1[2]~4_combout  & (((\CPU_RISCV|RS1[3]~5_combout )))) # (!\CPU_RISCV|RS1[2]~4_combout  & ((\CPU_RISCV|RS1[3]~5_combout  & (\CPU_RISCV|regs|rf~814_q )) # (!\CPU_RISCV|RS1[3]~5_combout  & 
// ((\CPU_RISCV|regs|rf~558_q )))))

	.dataa(\CPU_RISCV|RS1[2]~4_combout ),
	.datab(\CPU_RISCV|regs|rf~814_q ),
	.datac(\CPU_RISCV|regs|rf~558_q ),
	.datad(\CPU_RISCV|RS1[3]~5_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2141_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2141 .lut_mask = 16'hEE50;
defparam \CPU_RISCV|regs|rf~2141 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y29_N17
dffeas \CPU_RISCV|regs|rf~942 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~143_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2782_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~942_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~942 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~942 .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y29_N7
dffeas \CPU_RISCV|regs|rf~686 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~143_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2778_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~686_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~686 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~686 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y29_N16
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2142 (
// Equation(s):
// \CPU_RISCV|regs|rf~2142_combout  = (\CPU_RISCV|RS1[2]~4_combout  & ((\CPU_RISCV|regs|rf~2141_combout  & (\CPU_RISCV|regs|rf~942_q )) # (!\CPU_RISCV|regs|rf~2141_combout  & ((\CPU_RISCV|regs|rf~686_q ))))) # (!\CPU_RISCV|RS1[2]~4_combout  & 
// (\CPU_RISCV|regs|rf~2141_combout ))

	.dataa(\CPU_RISCV|RS1[2]~4_combout ),
	.datab(\CPU_RISCV|regs|rf~2141_combout ),
	.datac(\CPU_RISCV|regs|rf~942_q ),
	.datad(\CPU_RISCV|regs|rf~686_q ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2142_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2142 .lut_mask = 16'hE6C4;
defparam \CPU_RISCV|regs|rf~2142 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y30_N31
dffeas \CPU_RISCV|regs|rf~878 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~143_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2788_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~878_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~878 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~878 .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y30_N9
dffeas \CPU_RISCV|regs|rf~622 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~143_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2792_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~622_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~622 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~622 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y30_N8
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2148 (
// Equation(s):
// \CPU_RISCV|regs|rf~2148_combout  = (\CPU_RISCV|RS1[2]~4_combout  & (((\CPU_RISCV|RS1[3]~5_combout )))) # (!\CPU_RISCV|RS1[2]~4_combout  & ((\CPU_RISCV|RS1[3]~5_combout  & (\CPU_RISCV|regs|rf~878_q )) # (!\CPU_RISCV|RS1[3]~5_combout  & 
// ((\CPU_RISCV|regs|rf~622_q )))))

	.dataa(\CPU_RISCV|RS1[2]~4_combout ),
	.datab(\CPU_RISCV|regs|rf~878_q ),
	.datac(\CPU_RISCV|regs|rf~622_q ),
	.datad(\CPU_RISCV|RS1[3]~5_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2148_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2148 .lut_mask = 16'hEE50;
defparam \CPU_RISCV|regs|rf~2148 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y30_N11
dffeas \CPU_RISCV|regs|rf~1006 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~143_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2742_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~1006_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1006 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~1006 .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y30_N5
dffeas \CPU_RISCV|regs|rf~750 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~143_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2790_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~750_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~750 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~750 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y30_N10
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2149 (
// Equation(s):
// \CPU_RISCV|regs|rf~2149_combout  = (\CPU_RISCV|RS1[2]~4_combout  & ((\CPU_RISCV|regs|rf~2148_combout  & (\CPU_RISCV|regs|rf~1006_q )) # (!\CPU_RISCV|regs|rf~2148_combout  & ((\CPU_RISCV|regs|rf~750_q ))))) # (!\CPU_RISCV|RS1[2]~4_combout  & 
// (\CPU_RISCV|regs|rf~2148_combout ))

	.dataa(\CPU_RISCV|RS1[2]~4_combout ),
	.datab(\CPU_RISCV|regs|rf~2148_combout ),
	.datac(\CPU_RISCV|regs|rf~1006_q ),
	.datad(\CPU_RISCV|regs|rf~750_q ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2149_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2149 .lut_mask = 16'hE6C4;
defparam \CPU_RISCV|regs|rf~2149 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y31_N25
dffeas \CPU_RISCV|regs|rf~846 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~143_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2775_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~846_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~846 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~846 .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y33_N23
dffeas \CPU_RISCV|regs|rf~974 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~143_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2735_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~974_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~974 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~974 .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y31_N11
dffeas \CPU_RISCV|regs|rf~718 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~143_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2774_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~718_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~718 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~718 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y31_N0
cycloneive_lcell_comb \CPU_RISCV|regs|rf~590feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~590feeder_combout  = \CPU_RISCV|comb~143_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_RISCV|comb~143_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~590feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~590feeder .lut_mask = 16'hFF00;
defparam \CPU_RISCV|regs|rf~590feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y31_N1
dffeas \CPU_RISCV|regs|rf~590 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~590feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~2776_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~590_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~590 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~590 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N12
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2143 (
// Equation(s):
// \CPU_RISCV|regs|rf~2143_combout  = (\CPU_RISCV|RS1[3]~5_combout  & (((\CPU_RISCV|RS1[2]~4_combout )))) # (!\CPU_RISCV|RS1[3]~5_combout  & ((\CPU_RISCV|RS1[2]~4_combout  & (\CPU_RISCV|regs|rf~718_q )) # (!\CPU_RISCV|RS1[2]~4_combout  & 
// ((\CPU_RISCV|regs|rf~590_q )))))

	.dataa(\CPU_RISCV|regs|rf~718_q ),
	.datab(\CPU_RISCV|regs|rf~590_q ),
	.datac(\CPU_RISCV|RS1[3]~5_combout ),
	.datad(\CPU_RISCV|RS1[2]~4_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2143_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2143 .lut_mask = 16'hFA0C;
defparam \CPU_RISCV|regs|rf~2143 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N22
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2144 (
// Equation(s):
// \CPU_RISCV|regs|rf~2144_combout  = (\CPU_RISCV|RS1[3]~5_combout  & ((\CPU_RISCV|regs|rf~2143_combout  & ((\CPU_RISCV|regs|rf~974_q ))) # (!\CPU_RISCV|regs|rf~2143_combout  & (\CPU_RISCV|regs|rf~846_q )))) # (!\CPU_RISCV|RS1[3]~5_combout  & 
// (((\CPU_RISCV|regs|rf~2143_combout ))))

	.dataa(\CPU_RISCV|RS1[3]~5_combout ),
	.datab(\CPU_RISCV|regs|rf~846_q ),
	.datac(\CPU_RISCV|regs|rf~974_q ),
	.datad(\CPU_RISCV|regs|rf~2143_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2144_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2144 .lut_mask = 16'hF588;
defparam \CPU_RISCV|regs|rf~2144 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y32_N1
dffeas \CPU_RISCV|regs|rf~782 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~143_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2785_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~782_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~782 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~782 .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y33_N15
dffeas \CPU_RISCV|regs|rf~910 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~143_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2787_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~910_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~910 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~910 .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y32_N27
dffeas \CPU_RISCV|regs|rf~654 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~143_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2783_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~654_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~654 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~654 .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y33_N13
dffeas \CPU_RISCV|regs|rf~526 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~143_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2786_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~526_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~526 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~526 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y33_N12
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2145 (
// Equation(s):
// \CPU_RISCV|regs|rf~2145_combout  = (\CPU_RISCV|RS1[2]~4_combout  & ((\CPU_RISCV|regs|rf~654_q ) # ((\CPU_RISCV|RS1[3]~5_combout )))) # (!\CPU_RISCV|RS1[2]~4_combout  & (((\CPU_RISCV|regs|rf~526_q  & !\CPU_RISCV|RS1[3]~5_combout ))))

	.dataa(\CPU_RISCV|RS1[2]~4_combout ),
	.datab(\CPU_RISCV|regs|rf~654_q ),
	.datac(\CPU_RISCV|regs|rf~526_q ),
	.datad(\CPU_RISCV|RS1[3]~5_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2145_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2145 .lut_mask = 16'hAAD8;
defparam \CPU_RISCV|regs|rf~2145 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y33_N14
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2146 (
// Equation(s):
// \CPU_RISCV|regs|rf~2146_combout  = (\CPU_RISCV|RS1[3]~5_combout  & ((\CPU_RISCV|regs|rf~2145_combout  & ((\CPU_RISCV|regs|rf~910_q ))) # (!\CPU_RISCV|regs|rf~2145_combout  & (\CPU_RISCV|regs|rf~782_q )))) # (!\CPU_RISCV|RS1[3]~5_combout  & 
// (((\CPU_RISCV|regs|rf~2145_combout ))))

	.dataa(\CPU_RISCV|RS1[3]~5_combout ),
	.datab(\CPU_RISCV|regs|rf~782_q ),
	.datac(\CPU_RISCV|regs|rf~910_q ),
	.datad(\CPU_RISCV|regs|rf~2145_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2146_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2146 .lut_mask = 16'hF588;
defparam \CPU_RISCV|regs|rf~2146 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y33_N12
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2147 (
// Equation(s):
// \CPU_RISCV|regs|rf~2147_combout  = (\CPU_RISCV|RS1[0]~7_combout  & (\CPU_RISCV|RS1[1]~6_combout )) # (!\CPU_RISCV|RS1[0]~7_combout  & ((\CPU_RISCV|RS1[1]~6_combout  & (\CPU_RISCV|regs|rf~2144_combout )) # (!\CPU_RISCV|RS1[1]~6_combout  & 
// ((\CPU_RISCV|regs|rf~2146_combout )))))

	.dataa(\CPU_RISCV|RS1[0]~7_combout ),
	.datab(\CPU_RISCV|RS1[1]~6_combout ),
	.datac(\CPU_RISCV|regs|rf~2144_combout ),
	.datad(\CPU_RISCV|regs|rf~2146_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2147_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2147 .lut_mask = 16'hD9C8;
defparam \CPU_RISCV|regs|rf~2147 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y33_N18
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2150 (
// Equation(s):
// \CPU_RISCV|regs|rf~2150_combout  = (\CPU_RISCV|RS1[0]~7_combout  & ((\CPU_RISCV|regs|rf~2147_combout  & ((\CPU_RISCV|regs|rf~2149_combout ))) # (!\CPU_RISCV|regs|rf~2147_combout  & (\CPU_RISCV|regs|rf~2142_combout )))) # (!\CPU_RISCV|RS1[0]~7_combout  & 
// (((\CPU_RISCV|regs|rf~2147_combout ))))

	.dataa(\CPU_RISCV|RS1[0]~7_combout ),
	.datab(\CPU_RISCV|regs|rf~2142_combout ),
	.datac(\CPU_RISCV|regs|rf~2149_combout ),
	.datad(\CPU_RISCV|regs|rf~2147_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2150_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2150 .lut_mask = 16'hF588;
defparam \CPU_RISCV|regs|rf~2150 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y33_N24
cycloneive_lcell_comb \CPU_RISCV|regs|rd1[14]~17 (
// Equation(s):
// \CPU_RISCV|regs|rd1[14]~17_combout  = (!\CPU_RISCV|regs|Equal0~1_combout  & ((\CPU_RISCV|RS1[4]~8_combout  & ((\CPU_RISCV|regs|rf~2150_combout ))) # (!\CPU_RISCV|RS1[4]~8_combout  & (\CPU_RISCV|regs|rf~2160_combout ))))

	.dataa(\CPU_RISCV|regs|Equal0~1_combout ),
	.datab(\CPU_RISCV|RS1[4]~8_combout ),
	.datac(\CPU_RISCV|regs|rf~2160_combout ),
	.datad(\CPU_RISCV|regs|rf~2150_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rd1[14]~17_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rd1[14]~17 .lut_mask = 16'h5410;
defparam \CPU_RISCV|regs|rd1[14]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y33_N7
dffeas \CPU_RISCV|regs|rf~717 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~148_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2774_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~717_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~717 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~717 .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y31_N27
dffeas \CPU_RISCV|regs|rf~973 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~148_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2735_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~973_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~973 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~973 .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y31_N21
dffeas \CPU_RISCV|regs|rf~589 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~148_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2776_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~589_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~589 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~589 .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y33_N25
dffeas \CPU_RISCV|regs|rf~845 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~148_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2775_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~845_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~845 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~845 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y31_N20
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2181 (
// Equation(s):
// \CPU_RISCV|regs|rf~2181_combout  = (\CPU_RISCV|RS1[3]~5_combout  & ((\CPU_RISCV|RS1[2]~4_combout ) # ((\CPU_RISCV|regs|rf~845_q )))) # (!\CPU_RISCV|RS1[3]~5_combout  & (!\CPU_RISCV|RS1[2]~4_combout  & (\CPU_RISCV|regs|rf~589_q )))

	.dataa(\CPU_RISCV|RS1[3]~5_combout ),
	.datab(\CPU_RISCV|RS1[2]~4_combout ),
	.datac(\CPU_RISCV|regs|rf~589_q ),
	.datad(\CPU_RISCV|regs|rf~845_q ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2181_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2181 .lut_mask = 16'hBA98;
defparam \CPU_RISCV|regs|rf~2181 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y31_N26
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2182 (
// Equation(s):
// \CPU_RISCV|regs|rf~2182_combout  = (\CPU_RISCV|RS1[2]~4_combout  & ((\CPU_RISCV|regs|rf~2181_combout  & ((\CPU_RISCV|regs|rf~973_q ))) # (!\CPU_RISCV|regs|rf~2181_combout  & (\CPU_RISCV|regs|rf~717_q )))) # (!\CPU_RISCV|RS1[2]~4_combout  & 
// (((\CPU_RISCV|regs|rf~2181_combout ))))

	.dataa(\CPU_RISCV|regs|rf~717_q ),
	.datab(\CPU_RISCV|RS1[2]~4_combout ),
	.datac(\CPU_RISCV|regs|rf~973_q ),
	.datad(\CPU_RISCV|regs|rf~2181_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2182_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2182 .lut_mask = 16'hF388;
defparam \CPU_RISCV|regs|rf~2182 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y39_N25
dffeas \CPU_RISCV|regs|rf~813 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~148_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2777_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~813_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~813 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~813 .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y29_N13
dffeas \CPU_RISCV|regs|rf~941 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~148_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2782_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~941_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~941 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~941 .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y39_N3
dffeas \CPU_RISCV|regs|rf~685 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~148_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2778_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~685_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~685 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~685 .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y29_N3
dffeas \CPU_RISCV|regs|rf~557 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~148_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2780_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~557_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~557 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~557 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y29_N2
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2183 (
// Equation(s):
// \CPU_RISCV|regs|rf~2183_combout  = (\CPU_RISCV|RS1[3]~5_combout  & (((\CPU_RISCV|RS1[2]~4_combout )))) # (!\CPU_RISCV|RS1[3]~5_combout  & ((\CPU_RISCV|RS1[2]~4_combout  & (\CPU_RISCV|regs|rf~685_q )) # (!\CPU_RISCV|RS1[2]~4_combout  & 
// ((\CPU_RISCV|regs|rf~557_q )))))

	.dataa(\CPU_RISCV|RS1[3]~5_combout ),
	.datab(\CPU_RISCV|regs|rf~685_q ),
	.datac(\CPU_RISCV|regs|rf~557_q ),
	.datad(\CPU_RISCV|RS1[2]~4_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2183_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2183 .lut_mask = 16'hEE50;
defparam \CPU_RISCV|regs|rf~2183 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y29_N12
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2184 (
// Equation(s):
// \CPU_RISCV|regs|rf~2184_combout  = (\CPU_RISCV|RS1[3]~5_combout  & ((\CPU_RISCV|regs|rf~2183_combout  & ((\CPU_RISCV|regs|rf~941_q ))) # (!\CPU_RISCV|regs|rf~2183_combout  & (\CPU_RISCV|regs|rf~813_q )))) # (!\CPU_RISCV|RS1[3]~5_combout  & 
// (((\CPU_RISCV|regs|rf~2183_combout ))))

	.dataa(\CPU_RISCV|RS1[3]~5_combout ),
	.datab(\CPU_RISCV|regs|rf~813_q ),
	.datac(\CPU_RISCV|regs|rf~941_q ),
	.datad(\CPU_RISCV|regs|rf~2183_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2184_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2184 .lut_mask = 16'hF588;
defparam \CPU_RISCV|regs|rf~2184 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y32_N21
dffeas \CPU_RISCV|regs|rf~653 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~148_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2783_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~653_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~653 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~653 .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y32_N19
dffeas \CPU_RISCV|regs|rf~781 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~148_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2785_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~781_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~781 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~781 .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y31_N11
dffeas \CPU_RISCV|regs|rf~525 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~148_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2786_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~525_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~525 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~525 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y31_N10
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2185 (
// Equation(s):
// \CPU_RISCV|regs|rf~2185_combout  = (\CPU_RISCV|RS1[2]~4_combout  & (((\CPU_RISCV|RS1[3]~5_combout )))) # (!\CPU_RISCV|RS1[2]~4_combout  & ((\CPU_RISCV|RS1[3]~5_combout  & (\CPU_RISCV|regs|rf~781_q )) # (!\CPU_RISCV|RS1[3]~5_combout  & 
// ((\CPU_RISCV|regs|rf~525_q )))))

	.dataa(\CPU_RISCV|RS1[2]~4_combout ),
	.datab(\CPU_RISCV|regs|rf~781_q ),
	.datac(\CPU_RISCV|regs|rf~525_q ),
	.datad(\CPU_RISCV|RS1[3]~5_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2185_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2185 .lut_mask = 16'hEE50;
defparam \CPU_RISCV|regs|rf~2185 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y31_N20
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2186 (
// Equation(s):
// \CPU_RISCV|regs|rf~2186_combout  = (\CPU_RISCV|RS1[2]~4_combout  & ((\CPU_RISCV|regs|rf~2185_combout  & ((\CPU_RISCV|regs|rf~909_q ))) # (!\CPU_RISCV|regs|rf~2185_combout  & (\CPU_RISCV|regs|rf~653_q )))) # (!\CPU_RISCV|RS1[2]~4_combout  & 
// (((\CPU_RISCV|regs|rf~2185_combout ))))

	.dataa(\CPU_RISCV|RS1[2]~4_combout ),
	.datab(\CPU_RISCV|regs|rf~653_q ),
	.datac(\CPU_RISCV|regs|rf~909_q ),
	.datad(\CPU_RISCV|regs|rf~2185_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2186_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2186 .lut_mask = 16'hF588;
defparam \CPU_RISCV|regs|rf~2186 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y31_N14
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2187 (
// Equation(s):
// \CPU_RISCV|regs|rf~2187_combout  = (\CPU_RISCV|RS1[1]~6_combout  & (\CPU_RISCV|RS1[0]~7_combout )) # (!\CPU_RISCV|RS1[1]~6_combout  & ((\CPU_RISCV|RS1[0]~7_combout  & (\CPU_RISCV|regs|rf~2184_combout )) # (!\CPU_RISCV|RS1[0]~7_combout  & 
// ((\CPU_RISCV|regs|rf~2186_combout )))))

	.dataa(\CPU_RISCV|RS1[1]~6_combout ),
	.datab(\CPU_RISCV|RS1[0]~7_combout ),
	.datac(\CPU_RISCV|regs|rf~2184_combout ),
	.datad(\CPU_RISCV|regs|rf~2186_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2187_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2187 .lut_mask = 16'hD9C8;
defparam \CPU_RISCV|regs|rf~2187 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y30_N21
dffeas \CPU_RISCV|regs|rf~877 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~148_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2788_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~877_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~877 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~877 .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y30_N19
dffeas \CPU_RISCV|regs|rf~1005 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~148_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2742_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~1005_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1005 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~1005 .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y30_N27
dffeas \CPU_RISCV|regs|rf~749 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~148_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2790_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~749_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~749 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~749 .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y30_N17
dffeas \CPU_RISCV|regs|rf~621 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~148_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2792_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~621_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~621 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~621 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y30_N16
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2188 (
// Equation(s):
// \CPU_RISCV|regs|rf~2188_combout  = (\CPU_RISCV|RS1[2]~4_combout  & ((\CPU_RISCV|regs|rf~749_q ) # ((\CPU_RISCV|RS1[3]~5_combout )))) # (!\CPU_RISCV|RS1[2]~4_combout  & (((\CPU_RISCV|regs|rf~621_q  & !\CPU_RISCV|RS1[3]~5_combout ))))

	.dataa(\CPU_RISCV|RS1[2]~4_combout ),
	.datab(\CPU_RISCV|regs|rf~749_q ),
	.datac(\CPU_RISCV|regs|rf~621_q ),
	.datad(\CPU_RISCV|RS1[3]~5_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2188_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2188 .lut_mask = 16'hAAD8;
defparam \CPU_RISCV|regs|rf~2188 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y30_N18
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2189 (
// Equation(s):
// \CPU_RISCV|regs|rf~2189_combout  = (\CPU_RISCV|RS1[3]~5_combout  & ((\CPU_RISCV|regs|rf~2188_combout  & ((\CPU_RISCV|regs|rf~1005_q ))) # (!\CPU_RISCV|regs|rf~2188_combout  & (\CPU_RISCV|regs|rf~877_q )))) # (!\CPU_RISCV|RS1[3]~5_combout  & 
// (((\CPU_RISCV|regs|rf~2188_combout ))))

	.dataa(\CPU_RISCV|regs|rf~877_q ),
	.datab(\CPU_RISCV|RS1[3]~5_combout ),
	.datac(\CPU_RISCV|regs|rf~1005_q ),
	.datad(\CPU_RISCV|regs|rf~2188_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2189_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2189 .lut_mask = 16'hF388;
defparam \CPU_RISCV|regs|rf~2189 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y31_N0
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2190 (
// Equation(s):
// \CPU_RISCV|regs|rf~2190_combout  = (\CPU_RISCV|RS1[1]~6_combout  & ((\CPU_RISCV|regs|rf~2187_combout  & ((\CPU_RISCV|regs|rf~2189_combout ))) # (!\CPU_RISCV|regs|rf~2187_combout  & (\CPU_RISCV|regs|rf~2182_combout )))) # (!\CPU_RISCV|RS1[1]~6_combout  & 
// (((\CPU_RISCV|regs|rf~2187_combout ))))

	.dataa(\CPU_RISCV|regs|rf~2182_combout ),
	.datab(\CPU_RISCV|RS1[1]~6_combout ),
	.datac(\CPU_RISCV|regs|rf~2187_combout ),
	.datad(\CPU_RISCV|regs|rf~2189_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2190_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2190 .lut_mask = 16'hF838;
defparam \CPU_RISCV|regs|rf~2190 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y32_N5
dffeas \CPU_RISCV|regs|rf~301 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~148_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2744_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~301_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~301 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~301 .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y31_N23
dffeas \CPU_RISCV|regs|rf~269 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~148_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2745_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~269_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~269 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~269 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y31_N22
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2191 (
// Equation(s):
// \CPU_RISCV|regs|rf~2191_combout  = (\CPU_RISCV|RS1[0]~7_combout  & ((\CPU_RISCV|regs|rf~301_q ) # ((\CPU_RISCV|RS1[1]~6_combout )))) # (!\CPU_RISCV|RS1[0]~7_combout  & (((\CPU_RISCV|regs|rf~269_q  & !\CPU_RISCV|RS1[1]~6_combout ))))

	.dataa(\CPU_RISCV|regs|rf~301_q ),
	.datab(\CPU_RISCV|RS1[0]~7_combout ),
	.datac(\CPU_RISCV|regs|rf~269_q ),
	.datad(\CPU_RISCV|RS1[1]~6_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2191_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2191 .lut_mask = 16'hCCB8;
defparam \CPU_RISCV|regs|rf~2191 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N24
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2732 (
// Equation(s):
// \CPU_RISCV|regs|rf~2732_combout  = (\CPU_RISCV|RD[1]~10_combout  & (!\CPU_RISCV|RD[2]~11_combout  & (!\CPU_RISCV|RD[0]~9_combout  & \CPU_RISCV|RD[3]~12_combout )))

	.dataa(\CPU_RISCV|RD[1]~10_combout ),
	.datab(\CPU_RISCV|RD[2]~11_combout ),
	.datac(\CPU_RISCV|RD[0]~9_combout ),
	.datad(\CPU_RISCV|RD[3]~12_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2732_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2732 .lut_mask = 16'h0200;
defparam \CPU_RISCV|regs|rf~2732 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y39_N12
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2743 (
// Equation(s):
// \CPU_RISCV|regs|rf~2743_combout  = (\CPU_RISCV|reg_write~1_combout  & (\CPU_RISCV|regs|rf~2732_combout  & ((!\imem|RAM~687_combout ) # (!\CPU_RISCV|RD~8_combout ))))

	.dataa(\CPU_RISCV|RD~8_combout ),
	.datab(\imem|RAM~687_combout ),
	.datac(\CPU_RISCV|reg_write~1_combout ),
	.datad(\CPU_RISCV|regs|rf~2732_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2743_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2743 .lut_mask = 16'h7000;
defparam \CPU_RISCV|regs|rf~2743 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y32_N7
dffeas \CPU_RISCV|regs|rf~333 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~148_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2743_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~333_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~333 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~333 .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y31_N5
dffeas \CPU_RISCV|regs|rf~365 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~148_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2789_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~365_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~365 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~365 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y31_N4
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2192 (
// Equation(s):
// \CPU_RISCV|regs|rf~2192_combout  = (\CPU_RISCV|regs|rf~2191_combout  & (((\CPU_RISCV|regs|rf~365_q ) # (!\CPU_RISCV|RS1[1]~6_combout )))) # (!\CPU_RISCV|regs|rf~2191_combout  & (\CPU_RISCV|regs|rf~333_q  & ((\CPU_RISCV|RS1[1]~6_combout ))))

	.dataa(\CPU_RISCV|regs|rf~2191_combout ),
	.datab(\CPU_RISCV|regs|rf~333_q ),
	.datac(\CPU_RISCV|regs|rf~365_q ),
	.datad(\CPU_RISCV|RS1[1]~6_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2192_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2192 .lut_mask = 16'hE4AA;
defparam \CPU_RISCV|regs|rf~2192 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y36_N7
dffeas \CPU_RISCV|regs|rf~493 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|comb~148_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~2752_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~493_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~493 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~493 .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y36_N29
dffeas \CPU_RISCV|regs|rf~429 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~148_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2749_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~429_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~429 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~429 .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y36_N21
dffeas \CPU_RISCV|regs|rf~461 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~148_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2750_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~461_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~461 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~461 .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y36_N7
dffeas \CPU_RISCV|regs|rf~397 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~148_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2751_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~397_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~397 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~397 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y36_N6
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2198 (
// Equation(s):
// \CPU_RISCV|regs|rf~2198_combout  = (\CPU_RISCV|RS1[1]~6_combout  & ((\CPU_RISCV|regs|rf~461_q ) # ((\CPU_RISCV|RS1[0]~7_combout )))) # (!\CPU_RISCV|RS1[1]~6_combout  & (((\CPU_RISCV|regs|rf~397_q  & !\CPU_RISCV|RS1[0]~7_combout ))))

	.dataa(\CPU_RISCV|RS1[1]~6_combout ),
	.datab(\CPU_RISCV|regs|rf~461_q ),
	.datac(\CPU_RISCV|regs|rf~397_q ),
	.datad(\CPU_RISCV|RS1[0]~7_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2198_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2198 .lut_mask = 16'hAAD8;
defparam \CPU_RISCV|regs|rf~2198 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y36_N28
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2199 (
// Equation(s):
// \CPU_RISCV|regs|rf~2199_combout  = (\CPU_RISCV|RS1[0]~7_combout  & ((\CPU_RISCV|regs|rf~2198_combout  & (\CPU_RISCV|regs|rf~493_q )) # (!\CPU_RISCV|regs|rf~2198_combout  & ((\CPU_RISCV|regs|rf~429_q ))))) # (!\CPU_RISCV|RS1[0]~7_combout  & 
// (((\CPU_RISCV|regs|rf~2198_combout ))))

	.dataa(\CPU_RISCV|regs|rf~493_q ),
	.datab(\CPU_RISCV|RS1[0]~7_combout ),
	.datac(\CPU_RISCV|regs|rf~429_q ),
	.datad(\CPU_RISCV|regs|rf~2198_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2199_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2199 .lut_mask = 16'hBBC0;
defparam \CPU_RISCV|regs|rf~2199 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y30_N17
dffeas \CPU_RISCV|regs|rf~173 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~148_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2779_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~173_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~173 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~173 .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y29_N3
dffeas \CPU_RISCV|regs|rf~237 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~148_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2791_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~237_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~237 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~237 .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y30_N23
dffeas \CPU_RISCV|regs|rf~205 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~148_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2746_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~205_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~205 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~205 .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y29_N1
dffeas \CPU_RISCV|regs|rf~141 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~148_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2784_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~141_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~141 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~141 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y29_N0
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2193 (
// Equation(s):
// \CPU_RISCV|regs|rf~2193_combout  = (\CPU_RISCV|RS1[0]~7_combout  & (((\CPU_RISCV|RS1[1]~6_combout )))) # (!\CPU_RISCV|RS1[0]~7_combout  & ((\CPU_RISCV|RS1[1]~6_combout  & (\CPU_RISCV|regs|rf~205_q )) # (!\CPU_RISCV|RS1[1]~6_combout  & 
// ((\CPU_RISCV|regs|rf~141_q )))))

	.dataa(\CPU_RISCV|RS1[0]~7_combout ),
	.datab(\CPU_RISCV|regs|rf~205_q ),
	.datac(\CPU_RISCV|regs|rf~141_q ),
	.datad(\CPU_RISCV|RS1[1]~6_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2193_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2193 .lut_mask = 16'hEE50;
defparam \CPU_RISCV|regs|rf~2193 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y29_N2
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2194 (
// Equation(s):
// \CPU_RISCV|regs|rf~2194_combout  = (\CPU_RISCV|RS1[0]~7_combout  & ((\CPU_RISCV|regs|rf~2193_combout  & ((\CPU_RISCV|regs|rf~237_q ))) # (!\CPU_RISCV|regs|rf~2193_combout  & (\CPU_RISCV|regs|rf~173_q )))) # (!\CPU_RISCV|RS1[0]~7_combout  & 
// (((\CPU_RISCV|regs|rf~2193_combout ))))

	.dataa(\CPU_RISCV|RS1[0]~7_combout ),
	.datab(\CPU_RISCV|regs|rf~173_q ),
	.datac(\CPU_RISCV|regs|rf~237_q ),
	.datad(\CPU_RISCV|regs|rf~2193_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2194_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2194 .lut_mask = 16'hF588;
defparam \CPU_RISCV|regs|rf~2194 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y32_N31
dffeas \CPU_RISCV|regs|rf~77 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~148_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2747_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~77_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~77 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~77 .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y31_N9
dffeas \CPU_RISCV|regs|rf~109 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~148_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2793_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~109_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~109 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~109 .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y31_N11
dffeas \CPU_RISCV|regs|rf~13 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~148_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2748_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~13_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~13 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~13 .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y32_N21
dffeas \CPU_RISCV|regs|rf~45 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~148_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2781_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~45_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~45 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~45 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y31_N10
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2195 (
// Equation(s):
// \CPU_RISCV|regs|rf~2195_combout  = (\CPU_RISCV|RS1[1]~6_combout  & (\CPU_RISCV|RS1[0]~7_combout )) # (!\CPU_RISCV|RS1[1]~6_combout  & ((\CPU_RISCV|RS1[0]~7_combout  & ((\CPU_RISCV|regs|rf~45_q ))) # (!\CPU_RISCV|RS1[0]~7_combout  & 
// (\CPU_RISCV|regs|rf~13_q ))))

	.dataa(\CPU_RISCV|RS1[1]~6_combout ),
	.datab(\CPU_RISCV|RS1[0]~7_combout ),
	.datac(\CPU_RISCV|regs|rf~13_q ),
	.datad(\CPU_RISCV|regs|rf~45_q ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2195_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2195 .lut_mask = 16'hDC98;
defparam \CPU_RISCV|regs|rf~2195 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y31_N8
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2196 (
// Equation(s):
// \CPU_RISCV|regs|rf~2196_combout  = (\CPU_RISCV|RS1[1]~6_combout  & ((\CPU_RISCV|regs|rf~2195_combout  & ((\CPU_RISCV|regs|rf~109_q ))) # (!\CPU_RISCV|regs|rf~2195_combout  & (\CPU_RISCV|regs|rf~77_q )))) # (!\CPU_RISCV|RS1[1]~6_combout  & 
// (((\CPU_RISCV|regs|rf~2195_combout ))))

	.dataa(\CPU_RISCV|RS1[1]~6_combout ),
	.datab(\CPU_RISCV|regs|rf~77_q ),
	.datac(\CPU_RISCV|regs|rf~109_q ),
	.datad(\CPU_RISCV|regs|rf~2195_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2196_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2196 .lut_mask = 16'hF588;
defparam \CPU_RISCV|regs|rf~2196 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y33_N10
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2197 (
// Equation(s):
// \CPU_RISCV|regs|rf~2197_combout  = (\CPU_RISCV|RS1[2]~4_combout  & ((\CPU_RISCV|regs|rf~2194_combout ) # ((\CPU_RISCV|RS1[3]~5_combout )))) # (!\CPU_RISCV|RS1[2]~4_combout  & (((!\CPU_RISCV|RS1[3]~5_combout  & \CPU_RISCV|regs|rf~2196_combout ))))

	.dataa(\CPU_RISCV|RS1[2]~4_combout ),
	.datab(\CPU_RISCV|regs|rf~2194_combout ),
	.datac(\CPU_RISCV|RS1[3]~5_combout ),
	.datad(\CPU_RISCV|regs|rf~2196_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2197_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2197 .lut_mask = 16'hADA8;
defparam \CPU_RISCV|regs|rf~2197 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y33_N20
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2200 (
// Equation(s):
// \CPU_RISCV|regs|rf~2200_combout  = (\CPU_RISCV|RS1[3]~5_combout  & ((\CPU_RISCV|regs|rf~2197_combout  & ((\CPU_RISCV|regs|rf~2199_combout ))) # (!\CPU_RISCV|regs|rf~2197_combout  & (\CPU_RISCV|regs|rf~2192_combout )))) # (!\CPU_RISCV|RS1[3]~5_combout  & 
// (((\CPU_RISCV|regs|rf~2197_combout ))))

	.dataa(\CPU_RISCV|RS1[3]~5_combout ),
	.datab(\CPU_RISCV|regs|rf~2192_combout ),
	.datac(\CPU_RISCV|regs|rf~2199_combout ),
	.datad(\CPU_RISCV|regs|rf~2197_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2200_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2200 .lut_mask = 16'hF588;
defparam \CPU_RISCV|regs|rf~2200 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y33_N2
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2757 (
// Equation(s):
// \CPU_RISCV|regs|rf~2757_combout  = (\imem|RAM~1228_combout  & ((\CPU_RISCV|RS1~2_combout  & ((\CPU_RISCV|regs|rf~2200_combout ))) # (!\CPU_RISCV|RS1~2_combout  & (\CPU_RISCV|regs|rf~2190_combout )))) # (!\imem|RAM~1228_combout  & 
// (((\CPU_RISCV|regs|rf~2200_combout ))))

	.dataa(\imem|RAM~1228_combout ),
	.datab(\CPU_RISCV|RS1~2_combout ),
	.datac(\CPU_RISCV|regs|rf~2190_combout ),
	.datad(\CPU_RISCV|regs|rf~2200_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2757_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2757 .lut_mask = 16'hFD20;
defparam \CPU_RISCV|regs|rf~2757 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y31_N26
cycloneive_lcell_comb \CPU_RISCV|Equal16~15 (
// Equation(s):
// \CPU_RISCV|Equal16~15_combout  = \CPU_RISCV|regs|rd2[13]~19_combout  $ (((!\CPU_RISCV|regs|Equal0~1_combout  & \CPU_RISCV|regs|rf~2757_combout )))

	.dataa(gnd),
	.datab(\CPU_RISCV|regs|Equal0~1_combout ),
	.datac(\CPU_RISCV|regs|rf~2757_combout ),
	.datad(\CPU_RISCV|regs|rd2[13]~19_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|Equal16~15_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|Equal16~15 .lut_mask = 16'hCF30;
defparam \CPU_RISCV|Equal16~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N2
cycloneive_lcell_comb \CPU_RISCV|imm[30]~26 (
// Equation(s):
// \CPU_RISCV|imm[30]~26_combout  = (\CPU_RISCV|Equal5~3_combout ) # ((\CPU_RISCV|Equal4~2_combout ) # (\CPU_RISCV|I_type~combout ))

	.dataa(gnd),
	.datab(\CPU_RISCV|Equal5~3_combout ),
	.datac(\CPU_RISCV|Equal4~2_combout ),
	.datad(\CPU_RISCV|I_type~combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|imm[30]~26_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|imm[30]~26 .lut_mask = 16'hFFFC;
defparam \CPU_RISCV|imm[30]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N18
cycloneive_lcell_comb \CPU_RISCV|RS2~11 (
// Equation(s):
// \CPU_RISCV|RS2~11_combout  = (((\imem|RAM~343_combout ) # (\imem|RAM~389_combout )) # (!\imem|RAM~1198_combout )) # (!\always0~11_combout )

	.dataa(\always0~11_combout ),
	.datab(\imem|RAM~1198_combout ),
	.datac(\imem|RAM~343_combout ),
	.datad(\imem|RAM~389_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|RS2~11_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|RS2~11 .lut_mask = 16'hFFF7;
defparam \CPU_RISCV|RS2~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N12
cycloneive_lcell_comb \CPU_RISCV|imm[12]~44 (
// Equation(s):
// \CPU_RISCV|imm[12]~44_combout  = (\CPU_RISCV|RS2~11_combout  & (!\CPU_RISCV|I_type~combout  & ((\CPU_RISCV|Equal8~1_combout ) # (\CPU_RISCV|U_type~combout ))))

	.dataa(\CPU_RISCV|RS2~11_combout ),
	.datab(\CPU_RISCV|I_type~combout ),
	.datac(\CPU_RISCV|Equal8~1_combout ),
	.datad(\CPU_RISCV|U_type~combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|imm[12]~44_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|imm[12]~44 .lut_mask = 16'h2220;
defparam \CPU_RISCV|imm[12]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N22
cycloneive_lcell_comb \CPU_RISCV|imm[13]~51 (
// Equation(s):
// \CPU_RISCV|imm[13]~51_combout  = (\imem|RAM~1226_combout  & ((\CPU_RISCV|imm[12]~44_combout ) # ((\CPU_RISCV|imm[30]~26_combout  & \imem|RAM~169_combout )))) # (!\imem|RAM~1226_combout  & (\CPU_RISCV|imm[30]~26_combout  & (\imem|RAM~169_combout )))

	.dataa(\imem|RAM~1226_combout ),
	.datab(\CPU_RISCV|imm[30]~26_combout ),
	.datac(\imem|RAM~169_combout ),
	.datad(\CPU_RISCV|imm[12]~44_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|imm[13]~51_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|imm[13]~51 .lut_mask = 16'hEAC0;
defparam \CPU_RISCV|imm[13]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N0
cycloneive_lcell_comb \CPU_RISCV|comb~23 (
// Equation(s):
// \CPU_RISCV|comb~23_combout  = (!\CPU_RISCV|Equal8~1_combout  & (((!\imem|RAM~389_combout ) # (!\CPU_RISCV|Equal2~0_combout )) # (!\imem|RAM~343_combout )))

	.dataa(\CPU_RISCV|Equal8~1_combout ),
	.datab(\imem|RAM~343_combout ),
	.datac(\CPU_RISCV|Equal2~0_combout ),
	.datad(\imem|RAM~389_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~23_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~23 .lut_mask = 16'h1555;
defparam \CPU_RISCV|comb~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y36_N8
cycloneive_lcell_comb \CPU_RISCV|comb~16 (
// Equation(s):
// \CPU_RISCV|comb~16_combout  = (\CPU_RISCV|pc [5] & (!\CPU_RISCV|pc [4] & (\CPU_RISCV|pc [2] & !\CPU_RISCV|pc [3]))) # (!\CPU_RISCV|pc [5] & (\CPU_RISCV|pc [3] & (\CPU_RISCV|pc [4] $ (\CPU_RISCV|pc [2]))))

	.dataa(\CPU_RISCV|pc [5]),
	.datab(\CPU_RISCV|pc [4]),
	.datac(\CPU_RISCV|pc [2]),
	.datad(\CPU_RISCV|pc [3]),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~16_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~16 .lut_mask = 16'h1420;
defparam \CPU_RISCV|comb~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y36_N28
cycloneive_lcell_comb \CPU_RISCV|comb~13 (
// Equation(s):
// \CPU_RISCV|comb~13_combout  = (\CPU_RISCV|pc [10] & (\CPU_RISCV|comb~16_combout  & !\CPU_RISCV|pc [7]))

	.dataa(\CPU_RISCV|pc [10]),
	.datab(gnd),
	.datac(\CPU_RISCV|comb~16_combout ),
	.datad(\CPU_RISCV|pc [7]),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~13_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~13 .lut_mask = 16'h00A0;
defparam \CPU_RISCV|comb~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y36_N18
cycloneive_lcell_comb \CPU_RISCV|comb~211 (
// Equation(s):
// \CPU_RISCV|comb~211_combout  = (\CPU_RISCV|pc [9] & (\CPU_RISCV|pc [6] & (\CPU_RISCV|pc [8] & \CPU_RISCV|comb~13_combout )))

	.dataa(\CPU_RISCV|pc [9]),
	.datab(\CPU_RISCV|pc [6]),
	.datac(\CPU_RISCV|pc [8]),
	.datad(\CPU_RISCV|comb~13_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~211_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~211 .lut_mask = 16'h8000;
defparam \CPU_RISCV|comb~211 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N4
cycloneive_lcell_comb \CPU_RISCV|result~2 (
// Equation(s):
// \CPU_RISCV|result~2_combout  = (\CPU_RISCV|Equal3~0_combout  & (!\CPU_RISCV|RS1~2_combout  & (\imem|RAM~595_combout  & !\imem|RAM~1226_combout )))

	.dataa(\CPU_RISCV|Equal3~0_combout ),
	.datab(\CPU_RISCV|RS1~2_combout ),
	.datac(\imem|RAM~595_combout ),
	.datad(\imem|RAM~1226_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|result~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|result~2 .lut_mask = 16'h0020;
defparam \CPU_RISCV|result~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y38_N22
cycloneive_lcell_comb \CPU_RISCV|comb~210 (
// Equation(s):
// \CPU_RISCV|comb~210_combout  = (\CPU_RISCV|comb~23_combout  & (!\CPU_RISCV|result~2_combout  & ((\CPU_RISCV|Equal6~0_combout ) # (\CPU_RISCV|comb~211_combout ))))

	.dataa(\CPU_RISCV|Equal6~0_combout ),
	.datab(\CPU_RISCV|comb~23_combout ),
	.datac(\CPU_RISCV|comb~211_combout ),
	.datad(\CPU_RISCV|result~2_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~210_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~210 .lut_mask = 16'h00C8;
defparam \CPU_RISCV|comb~210 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y37_N6
cycloneive_lcell_comb \CPU_RISCV|comb~27 (
// Equation(s):
// \CPU_RISCV|comb~27_combout  = (\CPU_RISCV|comb~23_combout  & !\CPU_RISCV|result~2_combout )

	.dataa(\CPU_RISCV|comb~23_combout ),
	.datab(gnd),
	.datac(\CPU_RISCV|result~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~27_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~27 .lut_mask = 16'h0A0A;
defparam \CPU_RISCV|comb~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y38_N0
cycloneive_lcell_comb \CPU_RISCV|comb~50 (
// Equation(s):
// \CPU_RISCV|comb~50_combout  = (\CPU_RISCV|result~2_combout ) # ((\CPU_RISCV|comb~23_combout  & \CPU_RISCV|Equal6~0_combout ))

	.dataa(gnd),
	.datab(\CPU_RISCV|comb~23_combout ),
	.datac(\CPU_RISCV|Equal6~0_combout ),
	.datad(\CPU_RISCV|result~2_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~50_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~50 .lut_mask = 16'hFFC0;
defparam \CPU_RISCV|comb~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N18
cycloneive_lcell_comb \CPU_RISCV|Add0~37 (
// Equation(s):
// \CPU_RISCV|Add0~37_combout  = (\CPU_RISCV|pc [10] & (\CPU_RISCV|Add0~15  $ (GND))) # (!\CPU_RISCV|pc [10] & (!\CPU_RISCV|Add0~15  & VCC))
// \CPU_RISCV|Add0~38  = CARRY((\CPU_RISCV|pc [10] & !\CPU_RISCV|Add0~15 ))

	.dataa(gnd),
	.datab(\CPU_RISCV|pc [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU_RISCV|Add0~15 ),
	.combout(\CPU_RISCV|Add0~37_combout ),
	.cout(\CPU_RISCV|Add0~38 ));
// synopsys translate_off
defparam \CPU_RISCV|Add0~37 .lut_mask = 16'hC30C;
defparam \CPU_RISCV|Add0~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N20
cycloneive_lcell_comb \CPU_RISCV|Add0~45 (
// Equation(s):
// \CPU_RISCV|Add0~45_combout  = (\CPU_RISCV|pc [11] & (!\CPU_RISCV|Add0~38 )) # (!\CPU_RISCV|pc [11] & ((\CPU_RISCV|Add0~38 ) # (GND)))
// \CPU_RISCV|Add0~46  = CARRY((!\CPU_RISCV|Add0~38 ) # (!\CPU_RISCV|pc [11]))

	.dataa(gnd),
	.datab(\CPU_RISCV|pc [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU_RISCV|Add0~38 ),
	.combout(\CPU_RISCV|Add0~45_combout ),
	.cout(\CPU_RISCV|Add0~46 ));
// synopsys translate_off
defparam \CPU_RISCV|Add0~45 .lut_mask = 16'h3C3F;
defparam \CPU_RISCV|Add0~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N14
cycloneive_lcell_comb \imem|RAM~1229 (
// Equation(s):
// \imem|RAM~1229_combout  = (\CPU_RISCV|pc [6] & (\imem|RAM~440_combout )) # (!\CPU_RISCV|pc [6] & ((\imem|RAM~414_combout )))

	.dataa(\CPU_RISCV|pc [6]),
	.datab(gnd),
	.datac(\imem|RAM~440_combout ),
	.datad(\imem|RAM~414_combout ),
	.cin(gnd),
	.combout(\imem|RAM~1229_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~1229 .lut_mask = 16'hF5A0;
defparam \imem|RAM~1229 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N10
cycloneive_lcell_comb \CPU_RISCV|Equal8~0 (
// Equation(s):
// \CPU_RISCV|Equal8~0_combout  = (\imem|RAM~1198_combout  & (\imem|RAM~343_combout  & (\imem|RAM~311_combout  & !\imem|RAM~389_combout )))

	.dataa(\imem|RAM~1198_combout ),
	.datab(\imem|RAM~343_combout ),
	.datac(\imem|RAM~311_combout ),
	.datad(\imem|RAM~389_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|Equal8~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|Equal8~0 .lut_mask = 16'h0080;
defparam \CPU_RISCV|Equal8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N18
cycloneive_lcell_comb \CPU_RISCV|imm[2]~38 (
// Equation(s):
// \CPU_RISCV|imm[2]~38_combout  = (\CPU_RISCV|Equal8~0_combout  & (\imem|RAM~667_combout  & (\imem|RAM~1199_combout  & !\CPU_RISCV|U_type~combout )))

	.dataa(\CPU_RISCV|Equal8~0_combout ),
	.datab(\imem|RAM~667_combout ),
	.datac(\imem|RAM~1199_combout ),
	.datad(\CPU_RISCV|U_type~combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|imm[2]~38_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|imm[2]~38 .lut_mask = 16'h0080;
defparam \CPU_RISCV|imm[2]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N20
cycloneive_lcell_comb \CPU_RISCV|imm[11]~53 (
// Equation(s):
// \CPU_RISCV|imm[11]~53_combout  = (\CPU_RISCV|Equal5~3_combout  & (((\imem|RAM~1229_combout )))) # (!\CPU_RISCV|Equal5~3_combout  & (\imem|RAM~956_combout  & ((\CPU_RISCV|imm[2]~38_combout ))))

	.dataa(\imem|RAM~956_combout ),
	.datab(\CPU_RISCV|Equal5~3_combout ),
	.datac(\imem|RAM~1229_combout ),
	.datad(\CPU_RISCV|imm[2]~38_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|imm[11]~53_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|imm[11]~53 .lut_mask = 16'hE2C0;
defparam \CPU_RISCV|imm[11]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N6
cycloneive_lcell_comb \CPU_RISCV|imm[11]~54 (
// Equation(s):
// \CPU_RISCV|imm[11]~54_combout  = (\CPU_RISCV|Equal4~2_combout  & (\imem|RAM~169_combout )) # (!\CPU_RISCV|Equal4~2_combout  & ((\CPU_RISCV|I_type~combout  & (\imem|RAM~169_combout )) # (!\CPU_RISCV|I_type~combout  & ((\CPU_RISCV|imm[11]~53_combout )))))

	.dataa(\imem|RAM~169_combout ),
	.datab(\CPU_RISCV|Equal4~2_combout ),
	.datac(\CPU_RISCV|I_type~combout ),
	.datad(\CPU_RISCV|imm[11]~53_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|imm[11]~54_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|imm[11]~54 .lut_mask = 16'hABA8;
defparam \CPU_RISCV|imm[11]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N22
cycloneive_lcell_comb \CPU_RISCV|imm[10]~22 (
// Equation(s):
// \CPU_RISCV|imm[10]~22_combout  = (\CPU_RISCV|imm[9]~10_combout  & ((\CPU_RISCV|pc [9] & (\imem|RAM~130_combout )) # (!\CPU_RISCV|pc [9] & ((\imem|RAM~104_combout )))))

	.dataa(\CPU_RISCV|imm[9]~10_combout ),
	.datab(\CPU_RISCV|pc [9]),
	.datac(\imem|RAM~130_combout ),
	.datad(\imem|RAM~104_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|imm[10]~22_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|imm[10]~22 .lut_mask = 16'hA280;
defparam \CPU_RISCV|imm[10]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N12
cycloneive_lcell_comb \CPU_RISCV|imm[9]~11 (
// Equation(s):
// \CPU_RISCV|imm[9]~11_combout  = (\CPU_RISCV|imm[9]~10_combout  & ((\CPU_RISCV|pc [9] & (\imem|RAM~63_combout )) # (!\CPU_RISCV|pc [9] & ((\imem|RAM~40_combout )))))

	.dataa(\CPU_RISCV|imm[9]~10_combout ),
	.datab(\CPU_RISCV|pc [9]),
	.datac(\imem|RAM~63_combout ),
	.datad(\imem|RAM~40_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|imm[9]~11_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|imm[9]~11 .lut_mask = 16'hA280;
defparam \CPU_RISCV|imm[9]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N6
cycloneive_lcell_comb \CPU_RISCV|imm[8]~12 (
// Equation(s):
// \CPU_RISCV|imm[8]~12_combout  = (\CPU_RISCV|imm[9]~10_combout  & ((\CPU_RISCV|pc [9] & (\imem|RAM~66_combout )) # (!\CPU_RISCV|pc [9] & ((\imem|RAM~79_combout )))))

	.dataa(\CPU_RISCV|pc [9]),
	.datab(\CPU_RISCV|imm[9]~10_combout ),
	.datac(\imem|RAM~66_combout ),
	.datad(\imem|RAM~79_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|imm[8]~12_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|imm[8]~12 .lut_mask = 16'hC480;
defparam \CPU_RISCV|imm[8]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y31_N24
cycloneive_lcell_comb \CPU_RISCV|imm[7]~13 (
// Equation(s):
// \CPU_RISCV|imm[7]~13_combout  = (\CPU_RISCV|imm[9]~10_combout  & ((\CPU_RISCV|pc [10] & ((\imem|RAM~239_combout ))) # (!\CPU_RISCV|pc [10] & (\imem|RAM~255_combout ))))

	.dataa(\imem|RAM~255_combout ),
	.datab(\CPU_RISCV|pc [10]),
	.datac(\imem|RAM~239_combout ),
	.datad(\CPU_RISCV|imm[9]~10_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|imm[7]~13_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|imm[7]~13 .lut_mask = 16'hE200;
defparam \CPU_RISCV|imm[7]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N14
cycloneive_lcell_comb \CPU_RISCV|imm[6]~14 (
// Equation(s):
// \CPU_RISCV|imm[6]~14_combout  = (\CPU_RISCV|imm[9]~10_combout  & ((\CPU_RISCV|pc [10] & (\imem|RAM~192_combout )) # (!\CPU_RISCV|pc [10] & ((\imem|RAM~215_combout )))))

	.dataa(\imem|RAM~192_combout ),
	.datab(\CPU_RISCV|pc [10]),
	.datac(\CPU_RISCV|imm[9]~10_combout ),
	.datad(\imem|RAM~215_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|imm[6]~14_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|imm[6]~14 .lut_mask = 16'hB080;
defparam \CPU_RISCV|imm[6]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N8
cycloneive_lcell_comb \CPU_RISCV|imm[2]~16 (
// Equation(s):
// \CPU_RISCV|imm[2]~16_combout  = (\CPU_RISCV|I_type~combout ) # ((\CPU_RISCV|Equal8~1_combout  & (\CPU_RISCV|RS2~11_combout  & !\CPU_RISCV|U_type~combout )))

	.dataa(\CPU_RISCV|Equal8~1_combout ),
	.datab(\CPU_RISCV|RS2~11_combout ),
	.datac(\CPU_RISCV|I_type~combout ),
	.datad(\CPU_RISCV|U_type~combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|imm[2]~16_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|imm[2]~16 .lut_mask = 16'hF0F8;
defparam \CPU_RISCV|imm[2]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N10
cycloneive_lcell_comb \imem|RAM~1196 (
// Equation(s):
// \imem|RAM~1196_combout  = (\CPU_RISCV|pc [10] & ((\imem|RAM~1177_combout ))) # (!\CPU_RISCV|pc [10] & (\imem|RAM~1195_combout ))

	.dataa(\CPU_RISCV|pc [10]),
	.datab(gnd),
	.datac(\imem|RAM~1195_combout ),
	.datad(\imem|RAM~1177_combout ),
	.cin(gnd),
	.combout(\imem|RAM~1196_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~1196 .lut_mask = 16'hFA50;
defparam \imem|RAM~1196 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N6
cycloneive_lcell_comb \CPU_RISCV|imm[4]~17 (
// Equation(s):
// \CPU_RISCV|imm[4]~17_combout  = (\CPU_RISCV|imm[2]~16_combout  & (((\imem|RAM~1196_combout )))) # (!\CPU_RISCV|imm[2]~16_combout  & (!\CPU_RISCV|RS2~11_combout  & (\imem|RAM~687_combout )))

	.dataa(\CPU_RISCV|RS2~11_combout ),
	.datab(\imem|RAM~687_combout ),
	.datac(\CPU_RISCV|imm[2]~16_combout ),
	.datad(\imem|RAM~1196_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|imm[4]~17_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|imm[4]~17 .lut_mask = 16'hF404;
defparam \CPU_RISCV|imm[4]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N16
cycloneive_lcell_comb \imem|RAM~1104 (
// Equation(s):
// \imem|RAM~1104_combout  = (\CPU_RISCV|pc [10] & ((\imem|RAM~1079_combout ))) # (!\CPU_RISCV|pc [10] & (\imem|RAM~1103_combout ))

	.dataa(\CPU_RISCV|pc [10]),
	.datab(\imem|RAM~1103_combout ),
	.datac(gnd),
	.datad(\imem|RAM~1079_combout ),
	.cin(gnd),
	.combout(\imem|RAM~1104_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~1104 .lut_mask = 16'hEE44;
defparam \imem|RAM~1104 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N0
cycloneive_lcell_comb \CPU_RISCV|imm[3]~18 (
// Equation(s):
// \CPU_RISCV|imm[3]~18_combout  = (\CPU_RISCV|imm[2]~16_combout  & (((\imem|RAM~1104_combout )))) # (!\CPU_RISCV|imm[2]~16_combout  & (!\CPU_RISCV|RS2~11_combout  & ((\imem|RAM~517_combout ))))

	.dataa(\CPU_RISCV|RS2~11_combout ),
	.datab(\CPU_RISCV|imm[2]~16_combout ),
	.datac(\imem|RAM~1104_combout ),
	.datad(\imem|RAM~517_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|imm[3]~18_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|imm[3]~18 .lut_mask = 16'hD1C0;
defparam \CPU_RISCV|imm[3]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N16
cycloneive_lcell_comb \imem|RAM~1055 (
// Equation(s):
// \imem|RAM~1055_combout  = (\CPU_RISCV|pc [3] & ((\imem|RAM~1028_combout ))) # (!\CPU_RISCV|pc [3] & (\imem|RAM~1054_combout ))

	.dataa(\CPU_RISCV|pc [3]),
	.datab(gnd),
	.datac(\imem|RAM~1054_combout ),
	.datad(\imem|RAM~1028_combout ),
	.cin(gnd),
	.combout(\imem|RAM~1055_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~1055 .lut_mask = 16'hFA50;
defparam \imem|RAM~1055 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N2
cycloneive_lcell_comb \CPU_RISCV|imm[2]~19 (
// Equation(s):
// \CPU_RISCV|imm[2]~19_combout  = (\CPU_RISCV|imm[2]~16_combout  & (((\imem|RAM~1055_combout )))) # (!\CPU_RISCV|imm[2]~16_combout  & (!\CPU_RISCV|RS2~11_combout  & ((\imem|RAM~477_combout ))))

	.dataa(\CPU_RISCV|RS2~11_combout ),
	.datab(\imem|RAM~1055_combout ),
	.datac(\CPU_RISCV|imm[2]~16_combout ),
	.datad(\imem|RAM~477_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|imm[2]~19_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|imm[2]~19 .lut_mask = 16'hC5C0;
defparam \CPU_RISCV|imm[2]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N6
cycloneive_lcell_comb \imem|RAM~565 (
// Equation(s):
// \imem|RAM~565_combout  = (\CPU_RISCV|pc [8] & ((\imem|RAM~540_combout ))) # (!\CPU_RISCV|pc [8] & (\imem|RAM~564_combout ))

	.dataa(gnd),
	.datab(\imem|RAM~564_combout ),
	.datac(\CPU_RISCV|pc [8]),
	.datad(\imem|RAM~540_combout ),
	.cin(gnd),
	.combout(\imem|RAM~565_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~565 .lut_mask = 16'hFC0C;
defparam \imem|RAM~565 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N24
cycloneive_lcell_comb \CPU_RISCV|imm[1]~20 (
// Equation(s):
// \CPU_RISCV|imm[1]~20_combout  = (\CPU_RISCV|imm[2]~16_combout  & (((\imem|RAM~1002_combout )))) # (!\CPU_RISCV|imm[2]~16_combout  & (!\CPU_RISCV|RS2~11_combout  & (\imem|RAM~565_combout )))

	.dataa(\CPU_RISCV|RS2~11_combout ),
	.datab(\imem|RAM~565_combout ),
	.datac(\CPU_RISCV|imm[2]~16_combout ),
	.datad(\imem|RAM~1002_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|imm[1]~20_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|imm[1]~20 .lut_mask = 16'hF404;
defparam \CPU_RISCV|imm[1]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N24
cycloneive_lcell_comb \dmem|RAM~1feeder (
// Equation(s):
// \dmem|RAM~1feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\dmem|RAM~1feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|RAM~1feeder .lut_mask = 16'hFFFF;
defparam \dmem|RAM~1feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y41_N25
dffeas \dmem|RAM~1 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\dmem|RAM~1feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|Equal4~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem|RAM~1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem|RAM~1 .is_wysiwyg = "true";
defparam \dmem|RAM~1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y41_N20
cycloneive_lcell_comb \CPU_RISCV|regs|rf~993feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~993feeder_combout  = \CPU_RISCV|comb~206_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_RISCV|comb~206_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~993feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~993feeder .lut_mask = 16'hFF00;
defparam \CPU_RISCV|regs|rf~993feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y41_N21
dffeas \CPU_RISCV|regs|rf~993 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~993feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~2742_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~993_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~993 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~993 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y41_N8
cycloneive_lcell_comb \CPU_RISCV|regs|rf~609feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~609feeder_combout  = \CPU_RISCV|comb~206_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_RISCV|comb~206_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~609feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~609feeder .lut_mask = 16'hFF00;
defparam \CPU_RISCV|regs|rf~609feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y41_N9
dffeas \CPU_RISCV|regs|rf~609 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~609feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~2792_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~609_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~609 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~609 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y41_N8
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2692 (
// Equation(s):
// \CPU_RISCV|regs|rf~2692_combout  = (\CPU_RISCV|RS2[2]~3_combout  & (((\CPU_RISCV|RS2[3]~5_combout )))) # (!\CPU_RISCV|RS2[2]~3_combout  & ((\CPU_RISCV|RS2[3]~5_combout  & ((\CPU_RISCV|regs|rf~865_q ))) # (!\CPU_RISCV|RS2[3]~5_combout  & 
// (\CPU_RISCV|regs|rf~609_q ))))

	.dataa(\CPU_RISCV|RS2[2]~3_combout ),
	.datab(\CPU_RISCV|regs|rf~609_q ),
	.datac(\CPU_RISCV|regs|rf~865_q ),
	.datad(\CPU_RISCV|RS2[3]~5_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2692_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2692 .lut_mask = 16'hFA44;
defparam \CPU_RISCV|regs|rf~2692 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y41_N11
dffeas \CPU_RISCV|regs|rf~737 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~206_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2790_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~737_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~737 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~737 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y41_N10
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2693 (
// Equation(s):
// \CPU_RISCV|regs|rf~2693_combout  = (\CPU_RISCV|regs|rf~2692_combout  & ((\CPU_RISCV|regs|rf~993_q ) # ((!\CPU_RISCV|RS2[2]~3_combout )))) # (!\CPU_RISCV|regs|rf~2692_combout  & (((\CPU_RISCV|regs|rf~737_q  & \CPU_RISCV|RS2[2]~3_combout ))))

	.dataa(\CPU_RISCV|regs|rf~993_q ),
	.datab(\CPU_RISCV|regs|rf~2692_combout ),
	.datac(\CPU_RISCV|regs|rf~737_q ),
	.datad(\CPU_RISCV|RS2[2]~3_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2693_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2693 .lut_mask = 16'hB8CC;
defparam \CPU_RISCV|regs|rf~2693 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y30_N31
dffeas \CPU_RISCV|regs|rf~897 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~206_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2787_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~897_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~897 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~897 .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y32_N7
dffeas \CPU_RISCV|regs|rf~769 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~206_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2785_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~769_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~769 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~769 .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y30_N21
dffeas \CPU_RISCV|regs|rf~513 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~206_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2786_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~513_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~513 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~513 .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y32_N21
dffeas \CPU_RISCV|regs|rf~641 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~206_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2783_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~641_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~641 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~641 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N20
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2689 (
// Equation(s):
// \CPU_RISCV|regs|rf~2689_combout  = (\CPU_RISCV|RS2[3]~5_combout  & (((\CPU_RISCV|RS2[2]~3_combout )))) # (!\CPU_RISCV|RS2[3]~5_combout  & ((\CPU_RISCV|RS2[2]~3_combout  & ((\CPU_RISCV|regs|rf~641_q ))) # (!\CPU_RISCV|RS2[2]~3_combout  & 
// (\CPU_RISCV|regs|rf~513_q ))))

	.dataa(\CPU_RISCV|RS2[3]~5_combout ),
	.datab(\CPU_RISCV|regs|rf~513_q ),
	.datac(\CPU_RISCV|regs|rf~641_q ),
	.datad(\CPU_RISCV|RS2[2]~3_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2689_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2689 .lut_mask = 16'hFA44;
defparam \CPU_RISCV|regs|rf~2689 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N6
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2690 (
// Equation(s):
// \CPU_RISCV|regs|rf~2690_combout  = (\CPU_RISCV|RS2[3]~5_combout  & ((\CPU_RISCV|regs|rf~2689_combout  & (\CPU_RISCV|regs|rf~897_q )) # (!\CPU_RISCV|regs|rf~2689_combout  & ((\CPU_RISCV|regs|rf~769_q ))))) # (!\CPU_RISCV|RS2[3]~5_combout  & 
// (((\CPU_RISCV|regs|rf~2689_combout ))))

	.dataa(\CPU_RISCV|RS2[3]~5_combout ),
	.datab(\CPU_RISCV|regs|rf~897_q ),
	.datac(\CPU_RISCV|regs|rf~769_q ),
	.datad(\CPU_RISCV|regs|rf~2689_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2690_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2690 .lut_mask = 16'hDDA0;
defparam \CPU_RISCV|regs|rf~2690 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y41_N19
dffeas \CPU_RISCV|regs|rf~833 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~206_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2775_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~833_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~833 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~833 .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y37_N29
dffeas \CPU_RISCV|regs|rf~961 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~206_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2735_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~961_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~961 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~961 .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y41_N9
dffeas \CPU_RISCV|regs|rf~705 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~206_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2774_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~705_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~705 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~705 .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y37_N7
dffeas \CPU_RISCV|regs|rf~577 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~206_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2776_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~577_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~577 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~577 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N6
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2687 (
// Equation(s):
// \CPU_RISCV|regs|rf~2687_combout  = (\CPU_RISCV|RS2[2]~3_combout  & ((\CPU_RISCV|regs|rf~705_q ) # ((\CPU_RISCV|RS2[3]~5_combout )))) # (!\CPU_RISCV|RS2[2]~3_combout  & (((\CPU_RISCV|regs|rf~577_q  & !\CPU_RISCV|RS2[3]~5_combout ))))

	.dataa(\CPU_RISCV|regs|rf~705_q ),
	.datab(\CPU_RISCV|RS2[2]~3_combout ),
	.datac(\CPU_RISCV|regs|rf~577_q ),
	.datad(\CPU_RISCV|RS2[3]~5_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2687_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2687 .lut_mask = 16'hCCB8;
defparam \CPU_RISCV|regs|rf~2687 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N28
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2688 (
// Equation(s):
// \CPU_RISCV|regs|rf~2688_combout  = (\CPU_RISCV|RS2[3]~5_combout  & ((\CPU_RISCV|regs|rf~2687_combout  & ((\CPU_RISCV|regs|rf~961_q ))) # (!\CPU_RISCV|regs|rf~2687_combout  & (\CPU_RISCV|regs|rf~833_q )))) # (!\CPU_RISCV|RS2[3]~5_combout  & 
// (((\CPU_RISCV|regs|rf~2687_combout ))))

	.dataa(\CPU_RISCV|RS2[3]~5_combout ),
	.datab(\CPU_RISCV|regs|rf~833_q ),
	.datac(\CPU_RISCV|regs|rf~961_q ),
	.datad(\CPU_RISCV|regs|rf~2687_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2688_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2688 .lut_mask = 16'hF588;
defparam \CPU_RISCV|regs|rf~2688 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y35_N26
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2691 (
// Equation(s):
// \CPU_RISCV|regs|rf~2691_combout  = (\CPU_RISCV|RS2[0]~9_combout  & (((\CPU_RISCV|RS2[1]~7_combout )))) # (!\CPU_RISCV|RS2[0]~9_combout  & ((\CPU_RISCV|RS2[1]~7_combout  & ((\CPU_RISCV|regs|rf~2688_combout ))) # (!\CPU_RISCV|RS2[1]~7_combout  & 
// (\CPU_RISCV|regs|rf~2690_combout ))))

	.dataa(\CPU_RISCV|regs|rf~2690_combout ),
	.datab(\CPU_RISCV|RS2[0]~9_combout ),
	.datac(\CPU_RISCV|RS2[1]~7_combout ),
	.datad(\CPU_RISCV|regs|rf~2688_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2691_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2691 .lut_mask = 16'hF2C2;
defparam \CPU_RISCV|regs|rf~2691 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y39_N3
dffeas \CPU_RISCV|regs|rf~929 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~206_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2782_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~929_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~929 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~929 .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y37_N3
dffeas \CPU_RISCV|regs|rf~673 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~206_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2778_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~673_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~673 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~673 .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y39_N13
dffeas \CPU_RISCV|regs|rf~545 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~206_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2780_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~545_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~545 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~545 .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y37_N1
dffeas \CPU_RISCV|regs|rf~801 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~206_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2777_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~801_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~801 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~801 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y37_N0
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2685 (
// Equation(s):
// \CPU_RISCV|regs|rf~2685_combout  = (\CPU_RISCV|RS2[2]~3_combout  & (((\CPU_RISCV|RS2[3]~5_combout )))) # (!\CPU_RISCV|RS2[2]~3_combout  & ((\CPU_RISCV|RS2[3]~5_combout  & ((\CPU_RISCV|regs|rf~801_q ))) # (!\CPU_RISCV|RS2[3]~5_combout  & 
// (\CPU_RISCV|regs|rf~545_q ))))

	.dataa(\CPU_RISCV|regs|rf~545_q ),
	.datab(\CPU_RISCV|RS2[2]~3_combout ),
	.datac(\CPU_RISCV|regs|rf~801_q ),
	.datad(\CPU_RISCV|RS2[3]~5_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2685_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2685 .lut_mask = 16'hFC22;
defparam \CPU_RISCV|regs|rf~2685 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y37_N2
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2686 (
// Equation(s):
// \CPU_RISCV|regs|rf~2686_combout  = (\CPU_RISCV|RS2[2]~3_combout  & ((\CPU_RISCV|regs|rf~2685_combout  & (\CPU_RISCV|regs|rf~929_q )) # (!\CPU_RISCV|regs|rf~2685_combout  & ((\CPU_RISCV|regs|rf~673_q ))))) # (!\CPU_RISCV|RS2[2]~3_combout  & 
// (((\CPU_RISCV|regs|rf~2685_combout ))))

	.dataa(\CPU_RISCV|regs|rf~929_q ),
	.datab(\CPU_RISCV|RS2[2]~3_combout ),
	.datac(\CPU_RISCV|regs|rf~673_q ),
	.datad(\CPU_RISCV|regs|rf~2685_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2686_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2686 .lut_mask = 16'hBBC0;
defparam \CPU_RISCV|regs|rf~2686 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y35_N8
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2694 (
// Equation(s):
// \CPU_RISCV|regs|rf~2694_combout  = (\CPU_RISCV|RS2[0]~9_combout  & ((\CPU_RISCV|regs|rf~2691_combout  & (\CPU_RISCV|regs|rf~2693_combout )) # (!\CPU_RISCV|regs|rf~2691_combout  & ((\CPU_RISCV|regs|rf~2686_combout ))))) # (!\CPU_RISCV|RS2[0]~9_combout  & 
// (((\CPU_RISCV|regs|rf~2691_combout ))))

	.dataa(\CPU_RISCV|regs|rf~2693_combout ),
	.datab(\CPU_RISCV|RS2[0]~9_combout ),
	.datac(\CPU_RISCV|regs|rf~2691_combout ),
	.datad(\CPU_RISCV|regs|rf~2686_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2694_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2694 .lut_mask = 16'hBCB0;
defparam \CPU_RISCV|regs|rf~2694 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N6
cycloneive_lcell_comb \CPU_RISCV|regs|rf~129feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~129feeder_combout  = \CPU_RISCV|comb~206_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_RISCV|comb~206_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~129feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~129feeder .lut_mask = 16'hFF00;
defparam \CPU_RISCV|regs|rf~129feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y34_N7
dffeas \CPU_RISCV|regs|rf~129 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~129feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~2784_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~129_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~129 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~129 .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y30_N7
dffeas \CPU_RISCV|regs|rf~161 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~206_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2779_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~161_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~161 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~161 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y30_N6
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2695 (
// Equation(s):
// \CPU_RISCV|regs|rf~2695_combout  = (\CPU_RISCV|RS2[0]~9_combout  & (((\CPU_RISCV|regs|rf~161_q ) # (\CPU_RISCV|RS2[1]~7_combout )))) # (!\CPU_RISCV|RS2[0]~9_combout  & (\CPU_RISCV|regs|rf~129_q  & ((!\CPU_RISCV|RS2[1]~7_combout ))))

	.dataa(\CPU_RISCV|regs|rf~129_q ),
	.datab(\CPU_RISCV|RS2[0]~9_combout ),
	.datac(\CPU_RISCV|regs|rf~161_q ),
	.datad(\CPU_RISCV|RS2[1]~7_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2695_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2695 .lut_mask = 16'hCCE2;
defparam \CPU_RISCV|regs|rf~2695 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N8
cycloneive_lcell_comb \CPU_RISCV|regs|rf~225feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~225feeder_combout  = \CPU_RISCV|comb~206_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_RISCV|comb~206_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~225feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~225feeder .lut_mask = 16'hFF00;
defparam \CPU_RISCV|regs|rf~225feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y34_N9
dffeas \CPU_RISCV|regs|rf~225 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~225feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~2791_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~225_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~225 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~225 .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y30_N1
dffeas \CPU_RISCV|regs|rf~193 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~206_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2746_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~193_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~193 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~193 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y30_N0
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2696 (
// Equation(s):
// \CPU_RISCV|regs|rf~2696_combout  = (\CPU_RISCV|regs|rf~2695_combout  & ((\CPU_RISCV|regs|rf~225_q ) # ((!\CPU_RISCV|RS2[1]~7_combout )))) # (!\CPU_RISCV|regs|rf~2695_combout  & (((\CPU_RISCV|regs|rf~193_q  & \CPU_RISCV|RS2[1]~7_combout ))))

	.dataa(\CPU_RISCV|regs|rf~2695_combout ),
	.datab(\CPU_RISCV|regs|rf~225_q ),
	.datac(\CPU_RISCV|regs|rf~193_q ),
	.datad(\CPU_RISCV|RS2[1]~7_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2696_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2696 .lut_mask = 16'hD8AA;
defparam \CPU_RISCV|regs|rf~2696 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y33_N5
dffeas \CPU_RISCV|regs|rf~481 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|comb~206_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~2752_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~481_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~481 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~481 .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y33_N27
dffeas \CPU_RISCV|regs|rf~385 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~206_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2751_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~385_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~385 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~385 .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y33_N9
dffeas \CPU_RISCV|regs|rf~417 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~206_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2749_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~417_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~417 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~417 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y33_N8
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2702 (
// Equation(s):
// \CPU_RISCV|regs|rf~2702_combout  = (\CPU_RISCV|RS2[0]~9_combout  & (((\CPU_RISCV|regs|rf~417_q ) # (\CPU_RISCV|RS2[1]~7_combout )))) # (!\CPU_RISCV|RS2[0]~9_combout  & (\CPU_RISCV|regs|rf~385_q  & ((!\CPU_RISCV|RS2[1]~7_combout ))))

	.dataa(\CPU_RISCV|RS2[0]~9_combout ),
	.datab(\CPU_RISCV|regs|rf~385_q ),
	.datac(\CPU_RISCV|regs|rf~417_q ),
	.datad(\CPU_RISCV|RS2[1]~7_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2702_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2702 .lut_mask = 16'hAAE4;
defparam \CPU_RISCV|regs|rf~2702 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y33_N19
dffeas \CPU_RISCV|regs|rf~449 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~206_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2750_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~449_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~449 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~449 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y33_N18
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2703 (
// Equation(s):
// \CPU_RISCV|regs|rf~2703_combout  = (\CPU_RISCV|regs|rf~2702_combout  & ((\CPU_RISCV|regs|rf~481_q ) # ((!\CPU_RISCV|RS2[1]~7_combout )))) # (!\CPU_RISCV|regs|rf~2702_combout  & (((\CPU_RISCV|regs|rf~449_q  & \CPU_RISCV|RS2[1]~7_combout ))))

	.dataa(\CPU_RISCV|regs|rf~481_q ),
	.datab(\CPU_RISCV|regs|rf~2702_combout ),
	.datac(\CPU_RISCV|regs|rf~449_q ),
	.datad(\CPU_RISCV|RS2[1]~7_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2703_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2703 .lut_mask = 16'hB8CC;
defparam \CPU_RISCV|regs|rf~2703 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y33_N1
dffeas \CPU_RISCV|regs|rf~33 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~206_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2781_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~33_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~33 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~33 .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y34_N21
dffeas \CPU_RISCV|regs|rf~97 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~206_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2793_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~97_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~97 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~97 .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y34_N23
dffeas \CPU_RISCV|regs|rf~1 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~206_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2748_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~1 .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y36_N5
dffeas \CPU_RISCV|regs|rf~65 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~206_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2747_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~65_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~65 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~65 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N4
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2699 (
// Equation(s):
// \CPU_RISCV|regs|rf~2699_combout  = (\CPU_RISCV|RS2[0]~9_combout  & (((\CPU_RISCV|RS2[1]~7_combout )))) # (!\CPU_RISCV|RS2[0]~9_combout  & ((\CPU_RISCV|RS2[1]~7_combout  & ((\CPU_RISCV|regs|rf~65_q ))) # (!\CPU_RISCV|RS2[1]~7_combout  & 
// (\CPU_RISCV|regs|rf~1_q ))))

	.dataa(\CPU_RISCV|RS2[0]~9_combout ),
	.datab(\CPU_RISCV|regs|rf~1_q ),
	.datac(\CPU_RISCV|regs|rf~65_q ),
	.datad(\CPU_RISCV|RS2[1]~7_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2699_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2699 .lut_mask = 16'hFA44;
defparam \CPU_RISCV|regs|rf~2699 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y35_N30
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2700 (
// Equation(s):
// \CPU_RISCV|regs|rf~2700_combout  = (\CPU_RISCV|RS2[0]~9_combout  & ((\CPU_RISCV|regs|rf~2699_combout  & ((\CPU_RISCV|regs|rf~97_q ))) # (!\CPU_RISCV|regs|rf~2699_combout  & (\CPU_RISCV|regs|rf~33_q )))) # (!\CPU_RISCV|RS2[0]~9_combout  & 
// (((\CPU_RISCV|regs|rf~2699_combout ))))

	.dataa(\CPU_RISCV|regs|rf~33_q ),
	.datab(\CPU_RISCV|regs|rf~97_q ),
	.datac(\CPU_RISCV|RS2[0]~9_combout ),
	.datad(\CPU_RISCV|regs|rf~2699_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2700_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2700 .lut_mask = 16'hCFA0;
defparam \CPU_RISCV|regs|rf~2700 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y40_N7
dffeas \CPU_RISCV|regs|rf~289 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~206_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2744_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~289_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~289 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~289 .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y32_N13
dffeas \CPU_RISCV|regs|rf~353 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~206_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2789_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~353_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~353 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~353 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N2
cycloneive_lcell_comb \CPU_RISCV|regs|rf~257feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~257feeder_combout  = \CPU_RISCV|comb~206_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_RISCV|comb~206_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~257feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~257feeder .lut_mask = 16'hF0F0;
defparam \CPU_RISCV|regs|rf~257feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y32_N3
dffeas \CPU_RISCV|regs|rf~257 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~257feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~2745_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~257_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~257 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~257 .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y40_N9
dffeas \CPU_RISCV|regs|rf~321 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~206_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2743_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~321_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~321 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~321 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N10
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2697 (
// Equation(s):
// \CPU_RISCV|regs|rf~2697_combout  = (\CPU_RISCV|RS2[0]~9_combout  & (((\CPU_RISCV|RS2[1]~7_combout )))) # (!\CPU_RISCV|RS2[0]~9_combout  & ((\CPU_RISCV|RS2[1]~7_combout  & ((\CPU_RISCV|regs|rf~321_q ))) # (!\CPU_RISCV|RS2[1]~7_combout  & 
// (\CPU_RISCV|regs|rf~257_q ))))

	.dataa(\CPU_RISCV|RS2[0]~9_combout ),
	.datab(\CPU_RISCV|regs|rf~257_q ),
	.datac(\CPU_RISCV|regs|rf~321_q ),
	.datad(\CPU_RISCV|RS2[1]~7_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2697_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2697 .lut_mask = 16'hFA44;
defparam \CPU_RISCV|regs|rf~2697 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N12
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2698 (
// Equation(s):
// \CPU_RISCV|regs|rf~2698_combout  = (\CPU_RISCV|RS2[0]~9_combout  & ((\CPU_RISCV|regs|rf~2697_combout  & ((\CPU_RISCV|regs|rf~353_q ))) # (!\CPU_RISCV|regs|rf~2697_combout  & (\CPU_RISCV|regs|rf~289_q )))) # (!\CPU_RISCV|RS2[0]~9_combout  & 
// (((\CPU_RISCV|regs|rf~2697_combout ))))

	.dataa(\CPU_RISCV|regs|rf~289_q ),
	.datab(\CPU_RISCV|RS2[0]~9_combout ),
	.datac(\CPU_RISCV|regs|rf~353_q ),
	.datad(\CPU_RISCV|regs|rf~2697_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2698_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2698 .lut_mask = 16'hF388;
defparam \CPU_RISCV|regs|rf~2698 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y35_N0
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2701 (
// Equation(s):
// \CPU_RISCV|regs|rf~2701_combout  = (\CPU_RISCV|RS2[2]~3_combout  & (\CPU_RISCV|RS2[3]~5_combout )) # (!\CPU_RISCV|RS2[2]~3_combout  & ((\CPU_RISCV|RS2[3]~5_combout  & ((\CPU_RISCV|regs|rf~2698_combout ))) # (!\CPU_RISCV|RS2[3]~5_combout  & 
// (\CPU_RISCV|regs|rf~2700_combout ))))

	.dataa(\CPU_RISCV|RS2[2]~3_combout ),
	.datab(\CPU_RISCV|RS2[3]~5_combout ),
	.datac(\CPU_RISCV|regs|rf~2700_combout ),
	.datad(\CPU_RISCV|regs|rf~2698_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2701_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2701 .lut_mask = 16'hDC98;
defparam \CPU_RISCV|regs|rf~2701 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y35_N2
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2704 (
// Equation(s):
// \CPU_RISCV|regs|rf~2704_combout  = (\CPU_RISCV|RS2[2]~3_combout  & ((\CPU_RISCV|regs|rf~2701_combout  & ((\CPU_RISCV|regs|rf~2703_combout ))) # (!\CPU_RISCV|regs|rf~2701_combout  & (\CPU_RISCV|regs|rf~2696_combout )))) # (!\CPU_RISCV|RS2[2]~3_combout  & 
// (((\CPU_RISCV|regs|rf~2701_combout ))))

	.dataa(\CPU_RISCV|RS2[2]~3_combout ),
	.datab(\CPU_RISCV|regs|rf~2696_combout ),
	.datac(\CPU_RISCV|regs|rf~2703_combout ),
	.datad(\CPU_RISCV|regs|rf~2701_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2704_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2704 .lut_mask = 16'hF588;
defparam \CPU_RISCV|regs|rf~2704 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y35_N12
cycloneive_lcell_comb \CPU_RISCV|regs|rd2[1]~31 (
// Equation(s):
// \CPU_RISCV|regs|rd2[1]~31_combout  = (\CPU_RISCV|RS2[4]~10_combout  & (((\CPU_RISCV|regs|rf~2694_combout )))) # (!\CPU_RISCV|RS2[4]~10_combout  & (!\CPU_RISCV|regs|Equal1~1_combout  & ((\CPU_RISCV|regs|rf~2704_combout ))))

	.dataa(\CPU_RISCV|regs|Equal1~1_combout ),
	.datab(\CPU_RISCV|RS2[4]~10_combout ),
	.datac(\CPU_RISCV|regs|rf~2694_combout ),
	.datad(\CPU_RISCV|regs|rf~2704_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rd2[1]~31_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rd2[1]~31 .lut_mask = 16'hD1C0;
defparam \CPU_RISCV|regs|rd2[1]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N16
cycloneive_lcell_comb \dmem|RAM~65621 (
// Equation(s):
// \dmem|RAM~65621_combout  = !\CPU_RISCV|regs|rd2[0]~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_RISCV|regs|rd2[0]~0_combout ),
	.cin(gnd),
	.combout(\dmem|RAM~65621_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|RAM~65621 .lut_mask = 16'h00FF;
defparam \dmem|RAM~65621 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y42_N17
dffeas \dmem|RAM~0 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\dmem|RAM~65621_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|Equal4~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem|RAM~0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem|RAM~0 .is_wysiwyg = "true";
defparam \dmem|RAM~0 .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y34_N1
dffeas \CPU_RISCV|regs|rf~224 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2791_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~224_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~224 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~224 .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y30_N7
dffeas \CPU_RISCV|regs|rf~192 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2746_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~192_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~192 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~192 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y34_N8
cycloneive_lcell_comb \CPU_RISCV|regs|rf~128feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~128feeder_combout  = \CPU_RISCV|comb~26_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_RISCV|comb~26_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~128feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~128feeder .lut_mask = 16'hF0F0;
defparam \CPU_RISCV|regs|rf~128feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y34_N9
dffeas \CPU_RISCV|regs|rf~128 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~128feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~2784_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~128_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~128 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~128 .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y30_N25
dffeas \CPU_RISCV|regs|rf~160 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2779_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~160_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~160 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~160 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y30_N24
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2721 (
// Equation(s):
// \CPU_RISCV|regs|rf~2721_combout  = (\CPU_RISCV|RS1[0]~7_combout  & (((\CPU_RISCV|regs|rf~160_q ) # (\CPU_RISCV|RS1[1]~6_combout )))) # (!\CPU_RISCV|RS1[0]~7_combout  & (\CPU_RISCV|regs|rf~128_q  & ((!\CPU_RISCV|RS1[1]~6_combout ))))

	.dataa(\CPU_RISCV|regs|rf~128_q ),
	.datab(\CPU_RISCV|RS1[0]~7_combout ),
	.datac(\CPU_RISCV|regs|rf~160_q ),
	.datad(\CPU_RISCV|RS1[1]~6_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2721_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2721 .lut_mask = 16'hCCE2;
defparam \CPU_RISCV|regs|rf~2721 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y30_N6
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2722 (
// Equation(s):
// \CPU_RISCV|regs|rf~2722_combout  = (\CPU_RISCV|RS1[1]~6_combout  & ((\CPU_RISCV|regs|rf~2721_combout  & (\CPU_RISCV|regs|rf~224_q )) # (!\CPU_RISCV|regs|rf~2721_combout  & ((\CPU_RISCV|regs|rf~192_q ))))) # (!\CPU_RISCV|RS1[1]~6_combout  & 
// (((\CPU_RISCV|regs|rf~2721_combout ))))

	.dataa(\CPU_RISCV|RS1[1]~6_combout ),
	.datab(\CPU_RISCV|regs|rf~224_q ),
	.datac(\CPU_RISCV|regs|rf~192_q ),
	.datad(\CPU_RISCV|regs|rf~2721_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2722_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2722 .lut_mask = 16'hDDA0;
defparam \CPU_RISCV|regs|rf~2722 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y35_N5
dffeas \CPU_RISCV|regs|rf~96 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2793_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~96_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~96 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~96 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y38_N26
cycloneive_lcell_comb \CPU_RISCV|regs|rf~32feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~32feeder_combout  = \CPU_RISCV|comb~26_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_RISCV|comb~26_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~32feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~32feeder .lut_mask = 16'hF0F0;
defparam \CPU_RISCV|regs|rf~32feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y38_N27
dffeas \CPU_RISCV|regs|rf~32 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~32feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~2781_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~32_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~32 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~32 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N22
cycloneive_lcell_comb \CPU_RISCV|regs|rf~0feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~0feeder_combout  = \CPU_RISCV|comb~26_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_RISCV|comb~26_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~0feeder .lut_mask = 16'hFF00;
defparam \CPU_RISCV|regs|rf~0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y38_N23
dffeas \CPU_RISCV|regs|rf~0 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~2748_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~0 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y38_N16
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2725 (
// Equation(s):
// \CPU_RISCV|regs|rf~2725_combout  = (\CPU_RISCV|RS1[0]~7_combout  & ((\CPU_RISCV|regs|rf~32_q ) # ((\CPU_RISCV|RS1[1]~6_combout )))) # (!\CPU_RISCV|RS1[0]~7_combout  & (((\CPU_RISCV|regs|rf~0_q  & !\CPU_RISCV|RS1[1]~6_combout ))))

	.dataa(\CPU_RISCV|regs|rf~32_q ),
	.datab(\CPU_RISCV|regs|rf~0_q ),
	.datac(\CPU_RISCV|RS1[0]~7_combout ),
	.datad(\CPU_RISCV|RS1[1]~6_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2725_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2725 .lut_mask = 16'hF0AC;
defparam \CPU_RISCV|regs|rf~2725 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y38_N0
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2726 (
// Equation(s):
// \CPU_RISCV|regs|rf~2726_combout  = (\CPU_RISCV|RS1[1]~6_combout  & ((\CPU_RISCV|regs|rf~2725_combout  & (\CPU_RISCV|regs|rf~96_q )) # (!\CPU_RISCV|regs|rf~2725_combout  & ((\CPU_RISCV|regs|rf~64_q ))))) # (!\CPU_RISCV|RS1[1]~6_combout  & 
// (((\CPU_RISCV|regs|rf~2725_combout ))))

	.dataa(\CPU_RISCV|regs|rf~96_q ),
	.datab(\CPU_RISCV|RS1[1]~6_combout ),
	.datac(\CPU_RISCV|regs|rf~64_q ),
	.datad(\CPU_RISCV|regs|rf~2725_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2726_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2726 .lut_mask = 16'hBBC0;
defparam \CPU_RISCV|regs|rf~2726 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y32_N6
cycloneive_lcell_comb \CPU_RISCV|regs|rf~288feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~288feeder_combout  = \CPU_RISCV|comb~26_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_RISCV|comb~26_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~288feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~288feeder .lut_mask = 16'hFF00;
defparam \CPU_RISCV|regs|rf~288feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y32_N7
dffeas \CPU_RISCV|regs|rf~288 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~288feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~2744_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~288_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~288 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~288 .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y32_N25
dffeas \CPU_RISCV|regs|rf~256 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2745_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~256_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~256 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~256 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y32_N8
cycloneive_lcell_comb \CPU_RISCV|regs|rf~320feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~320feeder_combout  = \CPU_RISCV|comb~26_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_RISCV|comb~26_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~320feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~320feeder .lut_mask = 16'hFF00;
defparam \CPU_RISCV|regs|rf~320feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y32_N9
dffeas \CPU_RISCV|regs|rf~320 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~320feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~2743_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~320_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~320 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~320 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y35_N28
cycloneive_lcell_comb \CPU_RISCV|regs|rf~352feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~352feeder_combout  = \CPU_RISCV|comb~26_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_RISCV|comb~26_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~352feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~352feeder .lut_mask = 16'hF0F0;
defparam \CPU_RISCV|regs|rf~352feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y35_N29
dffeas \CPU_RISCV|regs|rf~352 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~352feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~2789_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~352_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~352 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~352 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N2
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2723 (
// Equation(s):
// \CPU_RISCV|regs|rf~2723_combout  = (\CPU_RISCV|RS1[1]~6_combout  & ((\CPU_RISCV|RS1[0]~7_combout  & ((\CPU_RISCV|regs|rf~352_q ))) # (!\CPU_RISCV|RS1[0]~7_combout  & (\CPU_RISCV|regs|rf~320_q )))) # (!\CPU_RISCV|RS1[1]~6_combout  & 
// (((\CPU_RISCV|RS1[0]~7_combout ))))

	.dataa(\CPU_RISCV|RS1[1]~6_combout ),
	.datab(\CPU_RISCV|regs|rf~320_q ),
	.datac(\CPU_RISCV|regs|rf~352_q ),
	.datad(\CPU_RISCV|RS1[0]~7_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2723_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2723 .lut_mask = 16'hF588;
defparam \CPU_RISCV|regs|rf~2723 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N24
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2724 (
// Equation(s):
// \CPU_RISCV|regs|rf~2724_combout  = (\CPU_RISCV|RS1[1]~6_combout  & (((\CPU_RISCV|regs|rf~2723_combout )))) # (!\CPU_RISCV|RS1[1]~6_combout  & ((\CPU_RISCV|regs|rf~2723_combout  & (\CPU_RISCV|regs|rf~288_q )) # (!\CPU_RISCV|regs|rf~2723_combout  & 
// ((\CPU_RISCV|regs|rf~256_q )))))

	.dataa(\CPU_RISCV|RS1[1]~6_combout ),
	.datab(\CPU_RISCV|regs|rf~288_q ),
	.datac(\CPU_RISCV|regs|rf~256_q ),
	.datad(\CPU_RISCV|regs|rf~2723_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2724_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2724 .lut_mask = 16'hEE50;
defparam \CPU_RISCV|regs|rf~2724 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y34_N4
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2727 (
// Equation(s):
// \CPU_RISCV|regs|rf~2727_combout  = (\CPU_RISCV|RS1[2]~4_combout  & (((\CPU_RISCV|RS1[3]~5_combout )))) # (!\CPU_RISCV|RS1[2]~4_combout  & ((\CPU_RISCV|RS1[3]~5_combout  & ((\CPU_RISCV|regs|rf~2724_combout ))) # (!\CPU_RISCV|RS1[3]~5_combout  & 
// (\CPU_RISCV|regs|rf~2726_combout ))))

	.dataa(\CPU_RISCV|RS1[2]~4_combout ),
	.datab(\CPU_RISCV|regs|rf~2726_combout ),
	.datac(\CPU_RISCV|RS1[3]~5_combout ),
	.datad(\CPU_RISCV|regs|rf~2724_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2727_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2727 .lut_mask = 16'hF4A4;
defparam \CPU_RISCV|regs|rf~2727 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y38_N15
dffeas \CPU_RISCV|regs|rf~480 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|comb~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~2752_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~480_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~480 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~480 .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y34_N11
dffeas \CPU_RISCV|regs|rf~448 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2750_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~448_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~448 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~448 .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y33_N17
dffeas \CPU_RISCV|regs|rf~384 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2751_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~384_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~384 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~384 .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y34_N25
dffeas \CPU_RISCV|regs|rf~416 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2749_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~416_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~416 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~416 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y34_N24
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2728 (
// Equation(s):
// \CPU_RISCV|regs|rf~2728_combout  = (\CPU_RISCV|RS1[0]~7_combout  & (((\CPU_RISCV|regs|rf~416_q ) # (\CPU_RISCV|RS1[1]~6_combout )))) # (!\CPU_RISCV|RS1[0]~7_combout  & (\CPU_RISCV|regs|rf~384_q  & ((!\CPU_RISCV|RS1[1]~6_combout ))))

	.dataa(\CPU_RISCV|regs|rf~384_q ),
	.datab(\CPU_RISCV|RS1[0]~7_combout ),
	.datac(\CPU_RISCV|regs|rf~416_q ),
	.datad(\CPU_RISCV|RS1[1]~6_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2728_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2728 .lut_mask = 16'hCCE2;
defparam \CPU_RISCV|regs|rf~2728 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y34_N10
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2729 (
// Equation(s):
// \CPU_RISCV|regs|rf~2729_combout  = (\CPU_RISCV|RS1[1]~6_combout  & ((\CPU_RISCV|regs|rf~2728_combout  & (\CPU_RISCV|regs|rf~480_q )) # (!\CPU_RISCV|regs|rf~2728_combout  & ((\CPU_RISCV|regs|rf~448_q ))))) # (!\CPU_RISCV|RS1[1]~6_combout  & 
// (((\CPU_RISCV|regs|rf~2728_combout ))))

	.dataa(\CPU_RISCV|regs|rf~480_q ),
	.datab(\CPU_RISCV|RS1[1]~6_combout ),
	.datac(\CPU_RISCV|regs|rf~448_q ),
	.datad(\CPU_RISCV|regs|rf~2728_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2729_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2729 .lut_mask = 16'hBBC0;
defparam \CPU_RISCV|regs|rf~2729 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y34_N14
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2730 (
// Equation(s):
// \CPU_RISCV|regs|rf~2730_combout  = (\CPU_RISCV|RS1[2]~4_combout  & ((\CPU_RISCV|regs|rf~2727_combout  & ((\CPU_RISCV|regs|rf~2729_combout ))) # (!\CPU_RISCV|regs|rf~2727_combout  & (\CPU_RISCV|regs|rf~2722_combout )))) # (!\CPU_RISCV|RS1[2]~4_combout  & 
// (((\CPU_RISCV|regs|rf~2727_combout ))))

	.dataa(\CPU_RISCV|RS1[2]~4_combout ),
	.datab(\CPU_RISCV|regs|rf~2722_combout ),
	.datac(\CPU_RISCV|regs|rf~2727_combout ),
	.datad(\CPU_RISCV|regs|rf~2729_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2730_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2730 .lut_mask = 16'hF858;
defparam \CPU_RISCV|regs|rf~2730 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y39_N19
dffeas \CPU_RISCV|regs|rf~736 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2790_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~736_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~736 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~736 .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y41_N23
dffeas \CPU_RISCV|regs|rf~992 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2742_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~992_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~992 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~992 .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y39_N5
dffeas \CPU_RISCV|regs|rf~864 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2788_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~864_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~864 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~864 .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y41_N29
dffeas \CPU_RISCV|regs|rf~608 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2792_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~608_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~608 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~608 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y41_N28
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2718 (
// Equation(s):
// \CPU_RISCV|regs|rf~2718_combout  = (\CPU_RISCV|RS1[2]~4_combout  & (((\CPU_RISCV|RS1[3]~5_combout )))) # (!\CPU_RISCV|RS1[2]~4_combout  & ((\CPU_RISCV|RS1[3]~5_combout  & (\CPU_RISCV|regs|rf~864_q )) # (!\CPU_RISCV|RS1[3]~5_combout  & 
// ((\CPU_RISCV|regs|rf~608_q )))))

	.dataa(\CPU_RISCV|RS1[2]~4_combout ),
	.datab(\CPU_RISCV|regs|rf~864_q ),
	.datac(\CPU_RISCV|regs|rf~608_q ),
	.datad(\CPU_RISCV|RS1[3]~5_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2718_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2718 .lut_mask = 16'hEE50;
defparam \CPU_RISCV|regs|rf~2718 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y41_N22
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2719 (
// Equation(s):
// \CPU_RISCV|regs|rf~2719_combout  = (\CPU_RISCV|RS1[2]~4_combout  & ((\CPU_RISCV|regs|rf~2718_combout  & ((\CPU_RISCV|regs|rf~992_q ))) # (!\CPU_RISCV|regs|rf~2718_combout  & (\CPU_RISCV|regs|rf~736_q )))) # (!\CPU_RISCV|RS1[2]~4_combout  & 
// (((\CPU_RISCV|regs|rf~2718_combout ))))

	.dataa(\CPU_RISCV|RS1[2]~4_combout ),
	.datab(\CPU_RISCV|regs|rf~736_q ),
	.datac(\CPU_RISCV|regs|rf~992_q ),
	.datad(\CPU_RISCV|regs|rf~2718_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2719_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2719 .lut_mask = 16'hF588;
defparam \CPU_RISCV|regs|rf~2719 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y38_N1
dffeas \CPU_RISCV|regs|rf~544 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2780_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~544_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~544 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~544 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y38_N26
cycloneive_lcell_comb \CPU_RISCV|regs|rf~928feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~928feeder_combout  = \CPU_RISCV|comb~26_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_RISCV|comb~26_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~928feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~928feeder .lut_mask = 16'hFF00;
defparam \CPU_RISCV|regs|rf~928feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y38_N27
dffeas \CPU_RISCV|regs|rf~928 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~928feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~2782_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~928_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~928 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~928 .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y37_N17
dffeas \CPU_RISCV|regs|rf~800 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2777_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~800_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~800 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~800 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y37_N16
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2705 (
// Equation(s):
// \CPU_RISCV|regs|rf~2705_combout  = (\CPU_RISCV|RS1[2]~4_combout  & ((\CPU_RISCV|regs|rf~928_q ) # ((!\CPU_RISCV|RS1[3]~5_combout )))) # (!\CPU_RISCV|RS1[2]~4_combout  & (((\CPU_RISCV|regs|rf~800_q  & \CPU_RISCV|RS1[3]~5_combout ))))

	.dataa(\CPU_RISCV|regs|rf~928_q ),
	.datab(\CPU_RISCV|RS1[2]~4_combout ),
	.datac(\CPU_RISCV|regs|rf~800_q ),
	.datad(\CPU_RISCV|RS1[3]~5_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2705_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2705 .lut_mask = 16'hB8CC;
defparam \CPU_RISCV|regs|rf~2705 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y37_N27
dffeas \CPU_RISCV|regs|rf~672 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2778_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~672_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~672 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~672 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y37_N26
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2706 (
// Equation(s):
// \CPU_RISCV|regs|rf~2706_combout  = (\CPU_RISCV|regs|rf~2705_combout  & (((\CPU_RISCV|regs|rf~672_q ) # (\CPU_RISCV|RS1[3]~5_combout )))) # (!\CPU_RISCV|regs|rf~2705_combout  & (\CPU_RISCV|regs|rf~544_q  & ((!\CPU_RISCV|RS1[3]~5_combout ))))

	.dataa(\CPU_RISCV|regs|rf~544_q ),
	.datab(\CPU_RISCV|regs|rf~2705_combout ),
	.datac(\CPU_RISCV|regs|rf~672_q ),
	.datad(\CPU_RISCV|RS1[3]~5_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2706_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2706 .lut_mask = 16'hCCE2;
defparam \CPU_RISCV|regs|rf~2706 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y37_N23
dffeas \CPU_RISCV|regs|rf~576 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2776_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~576_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~576 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~576 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y33_N12
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2707 (
// Equation(s):
// \CPU_RISCV|regs|rf~2707_combout  = (\CPU_RISCV|pc [6] & (\imem|RAM~886_combout )) # (!\CPU_RISCV|pc [6] & ((\imem|RAM~907_combout )))

	.dataa(\CPU_RISCV|pc [6]),
	.datab(gnd),
	.datac(\imem|RAM~886_combout ),
	.datad(\imem|RAM~907_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2707_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2707 .lut_mask = 16'hF5A0;
defparam \CPU_RISCV|regs|rf~2707 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y33_N24
cycloneive_lcell_comb \CPU_RISCV|regs|rf~832feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~832feeder_combout  = \CPU_RISCV|comb~26_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_RISCV|comb~26_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~832feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~832feeder .lut_mask = 16'hFF00;
defparam \CPU_RISCV|regs|rf~832feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y33_N25
dffeas \CPU_RISCV|regs|rf~832 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~832feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~2775_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~832_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~832 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~832 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y38_N12
cycloneive_lcell_comb \CPU_RISCV|regs|rf~704feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~704feeder_combout  = \CPU_RISCV|comb~26_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_RISCV|comb~26_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~704feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~704feeder .lut_mask = 16'hF0F0;
defparam \CPU_RISCV|regs|rf~704feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y38_N13
dffeas \CPU_RISCV|regs|rf~704 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~704feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~2774_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~704_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~704 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~704 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N6
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2708 (
// Equation(s):
// \CPU_RISCV|regs|rf~2708_combout  = (\CPU_RISCV|pc [9] & ((\imem|RAM~845_combout ))) # (!\CPU_RISCV|pc [9] & (\imem|RAM~867_combout ))

	.dataa(gnd),
	.datab(\imem|RAM~867_combout ),
	.datac(\CPU_RISCV|pc [9]),
	.datad(\imem|RAM~845_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2708_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2708 .lut_mask = 16'hFC0C;
defparam \CPU_RISCV|regs|rf~2708 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y33_N22
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2709 (
// Equation(s):
// \CPU_RISCV|regs|rf~2709_combout  = (\CPU_RISCV|regs|rf~2707_combout  & ((\CPU_RISCV|regs|rf~832_q ) # ((\CPU_RISCV|regs|rf~2708_combout )))) # (!\CPU_RISCV|regs|rf~2707_combout  & (((\CPU_RISCV|regs|rf~704_q ) # (!\CPU_RISCV|regs|rf~2708_combout ))))

	.dataa(\CPU_RISCV|regs|rf~2707_combout ),
	.datab(\CPU_RISCV|regs|rf~832_q ),
	.datac(\CPU_RISCV|regs|rf~704_q ),
	.datad(\CPU_RISCV|regs|rf~2708_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2709_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2709 .lut_mask = 16'hFADD;
defparam \CPU_RISCV|regs|rf~2709 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y37_N31
dffeas \CPU_RISCV|regs|rf~960 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2735_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~960_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~960 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~960 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N10
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2710 (
// Equation(s):
// \CPU_RISCV|regs|rf~2710_combout  = (\CPU_RISCV|pc [6] & ((\imem|RAM~886_combout ))) # (!\CPU_RISCV|pc [6] & (\imem|RAM~907_combout ))

	.dataa(\CPU_RISCV|pc [6]),
	.datab(gnd),
	.datac(\imem|RAM~907_combout ),
	.datad(\imem|RAM~886_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2710_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2710 .lut_mask = 16'hFA50;
defparam \CPU_RISCV|regs|rf~2710 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N22
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2711 (
// Equation(s):
// \CPU_RISCV|regs|rf~2711_combout  = (\CPU_RISCV|regs|rf~2708_combout  & ((\CPU_RISCV|regs|rf~960_q ) # ((!\CPU_RISCV|regs|rf~2710_combout )))) # (!\CPU_RISCV|regs|rf~2708_combout  & (((\CPU_RISCV|regs|rf~576_q ) # (\CPU_RISCV|regs|rf~2710_combout ))))

	.dataa(\CPU_RISCV|regs|rf~960_q ),
	.datab(\CPU_RISCV|regs|rf~2708_combout ),
	.datac(\CPU_RISCV|regs|rf~576_q ),
	.datad(\CPU_RISCV|regs|rf~2710_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2711_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2711 .lut_mask = 16'hBBFC;
defparam \CPU_RISCV|regs|rf~2711 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y33_N0
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2712 (
// Equation(s):
// \CPU_RISCV|regs|rf~2712_combout  = (\CPU_RISCV|RS1~2_combout  & (\CPU_RISCV|regs|rf~576_q )) # (!\CPU_RISCV|RS1~2_combout  & (((\CPU_RISCV|regs|rf~2709_combout  & \CPU_RISCV|regs|rf~2711_combout ))))

	.dataa(\CPU_RISCV|RS1~2_combout ),
	.datab(\CPU_RISCV|regs|rf~576_q ),
	.datac(\CPU_RISCV|regs|rf~2709_combout ),
	.datad(\CPU_RISCV|regs|rf~2711_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2712_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2712 .lut_mask = 16'hD888;
defparam \CPU_RISCV|regs|rf~2712 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N8
cycloneive_lcell_comb \CPU_RISCV|regs|rf~768feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~768feeder_combout  = \CPU_RISCV|comb~26_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_RISCV|comb~26_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~768feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~768feeder .lut_mask = 16'hFF00;
defparam \CPU_RISCV|regs|rf~768feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y32_N9
dffeas \CPU_RISCV|regs|rf~768 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~768feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~2785_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~768_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~768 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~768 .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y33_N27
dffeas \CPU_RISCV|regs|rf~896 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2787_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~896_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~896 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~896 .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y33_N1
dffeas \CPU_RISCV|regs|rf~512 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2786_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~512_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~512 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~512 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N4
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2713 (
// Equation(s):
// \CPU_RISCV|regs|rf~2713_combout  = (\CPU_RISCV|pc [6] & (!\imem|RAM~886_combout )) # (!\CPU_RISCV|pc [6] & ((!\imem|RAM~907_combout )))

	.dataa(gnd),
	.datab(\CPU_RISCV|pc [6]),
	.datac(\imem|RAM~886_combout ),
	.datad(\imem|RAM~907_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2713_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2713 .lut_mask = 16'h0C3F;
defparam \CPU_RISCV|regs|rf~2713 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y33_N30
cycloneive_lcell_comb \CPU_RISCV|regs|rf~640feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~640feeder_combout  = \CPU_RISCV|comb~26_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_RISCV|comb~26_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~640feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~640feeder .lut_mask = 16'hFF00;
defparam \CPU_RISCV|regs|rf~640feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y33_N31
dffeas \CPU_RISCV|regs|rf~640 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~640feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~2783_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~640_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~640 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~640 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N30
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2714 (
// Equation(s):
// \CPU_RISCV|regs|rf~2714_combout  = (\CPU_RISCV|regs|rf~2708_combout  & ((\CPU_RISCV|regs|rf~640_q ) # (!\CPU_RISCV|regs|rf~2713_combout ))) # (!\CPU_RISCV|regs|rf~2708_combout  & (\CPU_RISCV|regs|rf~2713_combout ))

	.dataa(\CPU_RISCV|regs|rf~2708_combout ),
	.datab(gnd),
	.datac(\CPU_RISCV|regs|rf~2713_combout ),
	.datad(\CPU_RISCV|regs|rf~640_q ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2714_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2714 .lut_mask = 16'hFA5A;
defparam \CPU_RISCV|regs|rf~2714 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N28
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2715 (
// Equation(s):
// \CPU_RISCV|regs|rf~2715_combout  = (\CPU_RISCV|RS1~2_combout  & (((\CPU_RISCV|regs|rf~512_q )))) # (!\CPU_RISCV|RS1~2_combout  & (\CPU_RISCV|regs|rf~2714_combout  & ((\CPU_RISCV|regs|rf~2708_combout ) # (\CPU_RISCV|regs|rf~512_q ))))

	.dataa(\CPU_RISCV|regs|rf~2708_combout ),
	.datab(\CPU_RISCV|regs|rf~512_q ),
	.datac(\CPU_RISCV|regs|rf~2714_combout ),
	.datad(\CPU_RISCV|RS1~2_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2715_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2715 .lut_mask = 16'hCCE0;
defparam \CPU_RISCV|regs|rf~2715 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N14
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2716 (
// Equation(s):
// \CPU_RISCV|regs|rf~2716_combout  = (\CPU_RISCV|RS1[3]~5_combout  & ((\CPU_RISCV|regs|rf~2715_combout  & ((\CPU_RISCV|regs|rf~896_q ))) # (!\CPU_RISCV|regs|rf~2715_combout  & (\CPU_RISCV|regs|rf~768_q )))) # (!\CPU_RISCV|RS1[3]~5_combout  & 
// (((\CPU_RISCV|regs|rf~2715_combout ))))

	.dataa(\CPU_RISCV|RS1[3]~5_combout ),
	.datab(\CPU_RISCV|regs|rf~768_q ),
	.datac(\CPU_RISCV|regs|rf~896_q ),
	.datad(\CPU_RISCV|regs|rf~2715_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2716_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2716 .lut_mask = 16'hF588;
defparam \CPU_RISCV|regs|rf~2716 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y34_N24
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2717 (
// Equation(s):
// \CPU_RISCV|regs|rf~2717_combout  = (\CPU_RISCV|RS1[1]~6_combout  & ((\CPU_RISCV|regs|rf~2712_combout ) # ((\CPU_RISCV|RS1[0]~7_combout )))) # (!\CPU_RISCV|RS1[1]~6_combout  & (((\CPU_RISCV|regs|rf~2716_combout  & !\CPU_RISCV|RS1[0]~7_combout ))))

	.dataa(\CPU_RISCV|RS1[1]~6_combout ),
	.datab(\CPU_RISCV|regs|rf~2712_combout ),
	.datac(\CPU_RISCV|regs|rf~2716_combout ),
	.datad(\CPU_RISCV|RS1[0]~7_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2717_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2717 .lut_mask = 16'hAAD8;
defparam \CPU_RISCV|regs|rf~2717 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y34_N10
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2720 (
// Equation(s):
// \CPU_RISCV|regs|rf~2720_combout  = (\CPU_RISCV|RS1[0]~7_combout  & ((\CPU_RISCV|regs|rf~2717_combout  & (\CPU_RISCV|regs|rf~2719_combout )) # (!\CPU_RISCV|regs|rf~2717_combout  & ((\CPU_RISCV|regs|rf~2706_combout ))))) # (!\CPU_RISCV|RS1[0]~7_combout  & 
// (((\CPU_RISCV|regs|rf~2717_combout ))))

	.dataa(\CPU_RISCV|regs|rf~2719_combout ),
	.datab(\CPU_RISCV|RS1[0]~7_combout ),
	.datac(\CPU_RISCV|regs|rf~2706_combout ),
	.datad(\CPU_RISCV|regs|rf~2717_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2720_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2720 .lut_mask = 16'hBBC0;
defparam \CPU_RISCV|regs|rf~2720 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y34_N0
cycloneive_lcell_comb \CPU_RISCV|regs|rd1[0]~31 (
// Equation(s):
// \CPU_RISCV|regs|rd1[0]~31_combout  = (!\CPU_RISCV|regs|Equal0~1_combout  & ((\CPU_RISCV|RS1[4]~8_combout  & ((\CPU_RISCV|regs|rf~2720_combout ))) # (!\CPU_RISCV|RS1[4]~8_combout  & (\CPU_RISCV|regs|rf~2730_combout ))))

	.dataa(\CPU_RISCV|RS1[4]~8_combout ),
	.datab(\CPU_RISCV|regs|Equal0~1_combout ),
	.datac(\CPU_RISCV|regs|rf~2730_combout ),
	.datad(\CPU_RISCV|regs|rf~2720_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rd1[0]~31_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rd1[0]~31 .lut_mask = 16'h3210;
defparam \CPU_RISCV|regs|rd1[0]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y35_N0
cycloneive_lcell_comb \CPU_RISCV|Add1~0 (
// Equation(s):
// \CPU_RISCV|Add1~0_combout  = (\CPU_RISCV|regs|rd2[0]~0_combout  & (\CPU_RISCV|regs|rd1[0]~31_combout  $ (VCC))) # (!\CPU_RISCV|regs|rd2[0]~0_combout  & (\CPU_RISCV|regs|rd1[0]~31_combout  & VCC))
// \CPU_RISCV|Add1~1  = CARRY((\CPU_RISCV|regs|rd2[0]~0_combout  & \CPU_RISCV|regs|rd1[0]~31_combout ))

	.dataa(\CPU_RISCV|regs|rd2[0]~0_combout ),
	.datab(\CPU_RISCV|regs|rd1[0]~31_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\CPU_RISCV|Add1~0_combout ),
	.cout(\CPU_RISCV|Add1~1 ));
// synopsys translate_off
defparam \CPU_RISCV|Add1~0 .lut_mask = 16'h6688;
defparam \CPU_RISCV|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N8
cycloneive_lcell_comb \CPU_RISCV|imm[0]~21 (
// Equation(s):
// \CPU_RISCV|imm[0]~21_combout  = (\CPU_RISCV|I_type~combout  & (\imem|RAM~956_combout )) # (!\CPU_RISCV|I_type~combout  & (((\imem|RAM~1229_combout  & \CPU_RISCV|Equal4~2_combout ))))

	.dataa(\imem|RAM~956_combout ),
	.datab(\imem|RAM~1229_combout ),
	.datac(\CPU_RISCV|I_type~combout ),
	.datad(\CPU_RISCV|Equal4~2_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|imm[0]~21_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|imm[0]~21 .lut_mask = 16'hACA0;
defparam \CPU_RISCV|imm[0]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N0
cycloneive_lcell_comb \CPU_RISCV|Add2~0 (
// Equation(s):
// \CPU_RISCV|Add2~0_combout  = (\CPU_RISCV|imm[0]~21_combout  & (\CPU_RISCV|regs|rd1[0]~31_combout  $ (VCC))) # (!\CPU_RISCV|imm[0]~21_combout  & (\CPU_RISCV|regs|rd1[0]~31_combout  & VCC))
// \CPU_RISCV|Add2~1  = CARRY((\CPU_RISCV|imm[0]~21_combout  & \CPU_RISCV|regs|rd1[0]~31_combout ))

	.dataa(\CPU_RISCV|imm[0]~21_combout ),
	.datab(\CPU_RISCV|regs|rd1[0]~31_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\CPU_RISCV|Add2~0_combout ),
	.cout(\CPU_RISCV|Add2~1 ));
// synopsys translate_off
defparam \CPU_RISCV|Add2~0 .lut_mask = 16'h6688;
defparam \CPU_RISCV|Add2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y39_N6
cycloneive_lcell_comb \CPU_RISCV|next_pc[0]~1 (
// Equation(s):
// \CPU_RISCV|next_pc[0]~1_combout  = (\CPU_RISCV|is_jalr~0_combout  & ((\CPU_RISCV|Add2~0_combout ))) # (!\CPU_RISCV|is_jalr~0_combout  & (\CPU_RISCV|Add3~0_combout ))

	.dataa(\CPU_RISCV|Add3~0_combout ),
	.datab(gnd),
	.datac(\CPU_RISCV|Add2~0_combout ),
	.datad(\CPU_RISCV|is_jalr~0_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|next_pc[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|next_pc[0]~1 .lut_mask = 16'hF0AA;
defparam \CPU_RISCV|next_pc[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y17_N1
cycloneive_io_ibuf \SW[0]~input (
	.i(SW[0]),
	.ibar(gnd),
	.o(\SW[0]~input_o ));
// synopsys translate_off
defparam \SW[0]~input .bus_hold = "false";
defparam \SW[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N20
cycloneive_lcell_comb \CPU_RISCV|pc[21]~0 (
// Equation(s):
// \CPU_RISCV|pc[21]~0_combout  = (!\CPU_RISCV|Equal8~1_combout  & (((!\CPU_RISCV|jump_add~0_combout ) # (!\CPU_RISCV|Equal5~2_combout )) # (!\imem|RAM~343_combout )))

	.dataa(\CPU_RISCV|Equal8~1_combout ),
	.datab(\imem|RAM~343_combout ),
	.datac(\CPU_RISCV|Equal5~2_combout ),
	.datad(\CPU_RISCV|jump_add~0_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|pc[21]~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|pc[21]~0 .lut_mask = 16'h1555;
defparam \CPU_RISCV|pc[21]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y32_N18
cycloneive_lcell_comb \CPU_RISCV|comb~39 (
// Equation(s):
// \CPU_RISCV|comb~39_combout  = (\CPU_RISCV|is_add~0_combout  & !\CPU_RISCV|comb~25_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_RISCV|is_add~0_combout ),
	.datad(\CPU_RISCV|comb~25_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~39_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~39 .lut_mask = 16'h00F0;
defparam \CPU_RISCV|comb~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y37_N24
cycloneive_lcell_comb \CPU_RISCV|comb~28 (
// Equation(s):
// \CPU_RISCV|comb~28_combout  = ((\CPU_RISCV|Equal4~2_combout ) # ((\CPU_RISCV|comb~24_combout  & !\CPU_RISCV|funct3[0]~6_combout ))) # (!\CPU_RISCV|comb~27_combout )

	.dataa(\CPU_RISCV|comb~27_combout ),
	.datab(\CPU_RISCV|comb~24_combout ),
	.datac(\CPU_RISCV|Equal4~2_combout ),
	.datad(\CPU_RISCV|funct3[0]~6_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~28_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~28 .lut_mask = 16'hF5FD;
defparam \CPU_RISCV|comb~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y37_N30
cycloneive_lcell_comb \CPU_RISCV|comb~29 (
// Equation(s):
// \CPU_RISCV|comb~29_combout  = (!\CPU_RISCV|comb~28_combout  & ((\CPU_RISCV|comb~211_combout ) # (\CPU_RISCV|Equal6~0_combout )))

	.dataa(\CPU_RISCV|comb~211_combout ),
	.datab(\CPU_RISCV|Equal6~0_combout ),
	.datac(gnd),
	.datad(\CPU_RISCV|comb~28_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~29_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~29 .lut_mask = 16'h00EE;
defparam \CPU_RISCV|comb~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N4
cycloneive_lcell_comb \CPU_RISCV|RS1~9 (
// Equation(s):
// \CPU_RISCV|RS1~9_combout  = (!\CPU_RISCV|Equal5~2_combout  & (!\CPU_RISCV|Equal4~2_combout  & ((\imem|RAM~343_combout ) # (!\CPU_RISCV|Equal2~0_combout ))))

	.dataa(\CPU_RISCV|Equal5~2_combout ),
	.datab(\imem|RAM~343_combout ),
	.datac(\CPU_RISCV|Equal4~2_combout ),
	.datad(\CPU_RISCV|Equal2~0_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|RS1~9_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|RS1~9 .lut_mask = 16'h0405;
defparam \CPU_RISCV|RS1~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N18
cycloneive_lcell_comb \CPU_RISCV|imm[31]~23 (
// Equation(s):
// \CPU_RISCV|imm[31]~23_combout  = (\imem|RAM~169_combout  & ((\CPU_RISCV|Equal8~1_combout ) # ((\CPU_RISCV|U_type~combout ) # (!\CPU_RISCV|RS1~9_combout ))))

	.dataa(\CPU_RISCV|Equal8~1_combout ),
	.datab(\CPU_RISCV|RS1~9_combout ),
	.datac(\imem|RAM~169_combout ),
	.datad(\CPU_RISCV|U_type~combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|imm[31]~23_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|imm[31]~23 .lut_mask = 16'hF0B0;
defparam \CPU_RISCV|imm[31]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y37_N25
dffeas \CPU_RISCV|regs|rf~831 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~40_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2777_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~831_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~831 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~831 .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y37_N11
dffeas \CPU_RISCV|regs|rf~959 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~40_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2782_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~959_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~959 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~959 .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y37_N13
dffeas \CPU_RISCV|regs|rf~703 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~40_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2778_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~703_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~703 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~703 .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y37_N25
dffeas \CPU_RISCV|regs|rf~575 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~40_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2780_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~575_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~575 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~575 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y37_N24
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1483 (
// Equation(s):
// \CPU_RISCV|regs|rf~1483_combout  = (\CPU_RISCV|RS1[2]~4_combout  & ((\CPU_RISCV|regs|rf~703_q ) # ((\CPU_RISCV|RS1[3]~5_combout )))) # (!\CPU_RISCV|RS1[2]~4_combout  & (((\CPU_RISCV|regs|rf~575_q  & !\CPU_RISCV|RS1[3]~5_combout ))))

	.dataa(\CPU_RISCV|regs|rf~703_q ),
	.datab(\CPU_RISCV|RS1[2]~4_combout ),
	.datac(\CPU_RISCV|regs|rf~575_q ),
	.datad(\CPU_RISCV|RS1[3]~5_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1483_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1483 .lut_mask = 16'hCCB8;
defparam \CPU_RISCV|regs|rf~1483 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y37_N10
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1484 (
// Equation(s):
// \CPU_RISCV|regs|rf~1484_combout  = (\CPU_RISCV|RS1[3]~5_combout  & ((\CPU_RISCV|regs|rf~1483_combout  & ((\CPU_RISCV|regs|rf~959_q ))) # (!\CPU_RISCV|regs|rf~1483_combout  & (\CPU_RISCV|regs|rf~831_q )))) # (!\CPU_RISCV|RS1[3]~5_combout  & 
// (((\CPU_RISCV|regs|rf~1483_combout ))))

	.dataa(\CPU_RISCV|RS1[3]~5_combout ),
	.datab(\CPU_RISCV|regs|rf~831_q ),
	.datac(\CPU_RISCV|regs|rf~959_q ),
	.datad(\CPU_RISCV|regs|rf~1483_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1484_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1484 .lut_mask = 16'hF588;
defparam \CPU_RISCV|regs|rf~1484 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y33_N23
dffeas \CPU_RISCV|regs|rf~927 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~40_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2787_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~927_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~927 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~927 .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y41_N27
dffeas \CPU_RISCV|regs|rf~671 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~40_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2783_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~671_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~671 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~671 .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y33_N9
dffeas \CPU_RISCV|regs|rf~543 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~40_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2786_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~543_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~543 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~543 .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y41_N21
dffeas \CPU_RISCV|regs|rf~799 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~40_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2785_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~799_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~799 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~799 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y41_N20
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1485 (
// Equation(s):
// \CPU_RISCV|regs|rf~1485_combout  = (\CPU_RISCV|RS1[2]~4_combout  & (((\CPU_RISCV|RS1[3]~5_combout )))) # (!\CPU_RISCV|RS1[2]~4_combout  & ((\CPU_RISCV|RS1[3]~5_combout  & ((\CPU_RISCV|regs|rf~799_q ))) # (!\CPU_RISCV|RS1[3]~5_combout  & 
// (\CPU_RISCV|regs|rf~543_q ))))

	.dataa(\CPU_RISCV|RS1[2]~4_combout ),
	.datab(\CPU_RISCV|regs|rf~543_q ),
	.datac(\CPU_RISCV|regs|rf~799_q ),
	.datad(\CPU_RISCV|RS1[3]~5_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1485_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1485 .lut_mask = 16'hFA44;
defparam \CPU_RISCV|regs|rf~1485 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y41_N26
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1486 (
// Equation(s):
// \CPU_RISCV|regs|rf~1486_combout  = (\CPU_RISCV|RS1[2]~4_combout  & ((\CPU_RISCV|regs|rf~1485_combout  & (\CPU_RISCV|regs|rf~927_q )) # (!\CPU_RISCV|regs|rf~1485_combout  & ((\CPU_RISCV|regs|rf~671_q ))))) # (!\CPU_RISCV|RS1[2]~4_combout  & 
// (((\CPU_RISCV|regs|rf~1485_combout ))))

	.dataa(\CPU_RISCV|RS1[2]~4_combout ),
	.datab(\CPU_RISCV|regs|rf~927_q ),
	.datac(\CPU_RISCV|regs|rf~671_q ),
	.datad(\CPU_RISCV|regs|rf~1485_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1486_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1486 .lut_mask = 16'hDDA0;
defparam \CPU_RISCV|regs|rf~1486 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y37_N12
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1487 (
// Equation(s):
// \CPU_RISCV|regs|rf~1487_combout  = (\CPU_RISCV|RS1[1]~6_combout  & (((\CPU_RISCV|RS1[0]~7_combout )))) # (!\CPU_RISCV|RS1[1]~6_combout  & ((\CPU_RISCV|RS1[0]~7_combout  & (\CPU_RISCV|regs|rf~1484_combout )) # (!\CPU_RISCV|RS1[0]~7_combout  & 
// ((\CPU_RISCV|regs|rf~1486_combout )))))

	.dataa(\CPU_RISCV|regs|rf~1484_combout ),
	.datab(\CPU_RISCV|RS1[1]~6_combout ),
	.datac(\CPU_RISCV|regs|rf~1486_combout ),
	.datad(\CPU_RISCV|RS1[0]~7_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1487_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1487 .lut_mask = 16'hEE30;
defparam \CPU_RISCV|regs|rf~1487 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y41_N7
dffeas \CPU_RISCV|regs|rf~1023 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~40_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2742_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~1023_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1023 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~1023 .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y42_N9
dffeas \CPU_RISCV|regs|rf~767 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~40_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2790_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~767_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~767 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~767 .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y41_N29
dffeas \CPU_RISCV|regs|rf~639 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~40_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2792_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~639_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~639 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~639 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y42_N8
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1488 (
// Equation(s):
// \CPU_RISCV|regs|rf~1488_combout  = (\CPU_RISCV|RS1[2]~4_combout  & ((\CPU_RISCV|RS1[3]~5_combout ) # ((\CPU_RISCV|regs|rf~767_q )))) # (!\CPU_RISCV|RS1[2]~4_combout  & (!\CPU_RISCV|RS1[3]~5_combout  & ((\CPU_RISCV|regs|rf~639_q ))))

	.dataa(\CPU_RISCV|RS1[2]~4_combout ),
	.datab(\CPU_RISCV|RS1[3]~5_combout ),
	.datac(\CPU_RISCV|regs|rf~767_q ),
	.datad(\CPU_RISCV|regs|rf~639_q ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1488_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1488 .lut_mask = 16'hB9A8;
defparam \CPU_RISCV|regs|rf~1488 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y42_N15
dffeas \CPU_RISCV|regs|rf~895 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~40_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2788_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~895_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~895 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~895 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y42_N14
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1489 (
// Equation(s):
// \CPU_RISCV|regs|rf~1489_combout  = (\CPU_RISCV|regs|rf~1488_combout  & ((\CPU_RISCV|regs|rf~1023_q ) # ((!\CPU_RISCV|RS1[3]~5_combout )))) # (!\CPU_RISCV|regs|rf~1488_combout  & (((\CPU_RISCV|regs|rf~895_q  & \CPU_RISCV|RS1[3]~5_combout ))))

	.dataa(\CPU_RISCV|regs|rf~1023_q ),
	.datab(\CPU_RISCV|regs|rf~1488_combout ),
	.datac(\CPU_RISCV|regs|rf~895_q ),
	.datad(\CPU_RISCV|RS1[3]~5_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1489_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1489 .lut_mask = 16'hB8CC;
defparam \CPU_RISCV|regs|rf~1489 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y40_N23
dffeas \CPU_RISCV|regs|rf~991 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~40_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2735_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~991_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~991 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~991 .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y41_N27
dffeas \CPU_RISCV|regs|rf~735 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~40_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2774_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~735_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~735 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~735 .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y40_N13
dffeas \CPU_RISCV|regs|rf~607 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~40_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2776_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~607_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~607 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~607 .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y41_N21
dffeas \CPU_RISCV|regs|rf~863 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~40_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2775_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~863_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~863 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~863 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y41_N20
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1481 (
// Equation(s):
// \CPU_RISCV|regs|rf~1481_combout  = (\CPU_RISCV|RS1[2]~4_combout  & (((\CPU_RISCV|RS1[3]~5_combout )))) # (!\CPU_RISCV|RS1[2]~4_combout  & ((\CPU_RISCV|RS1[3]~5_combout  & ((\CPU_RISCV|regs|rf~863_q ))) # (!\CPU_RISCV|RS1[3]~5_combout  & 
// (\CPU_RISCV|regs|rf~607_q ))))

	.dataa(\CPU_RISCV|regs|rf~607_q ),
	.datab(\CPU_RISCV|RS1[2]~4_combout ),
	.datac(\CPU_RISCV|regs|rf~863_q ),
	.datad(\CPU_RISCV|RS1[3]~5_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1481_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1481 .lut_mask = 16'hFC22;
defparam \CPU_RISCV|regs|rf~1481 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y41_N26
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1482 (
// Equation(s):
// \CPU_RISCV|regs|rf~1482_combout  = (\CPU_RISCV|RS1[2]~4_combout  & ((\CPU_RISCV|regs|rf~1481_combout  & (\CPU_RISCV|regs|rf~991_q )) # (!\CPU_RISCV|regs|rf~1481_combout  & ((\CPU_RISCV|regs|rf~735_q ))))) # (!\CPU_RISCV|RS1[2]~4_combout  & 
// (((\CPU_RISCV|regs|rf~1481_combout ))))

	.dataa(\CPU_RISCV|regs|rf~991_q ),
	.datab(\CPU_RISCV|RS1[2]~4_combout ),
	.datac(\CPU_RISCV|regs|rf~735_q ),
	.datad(\CPU_RISCV|regs|rf~1481_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1482_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1482 .lut_mask = 16'hBBC0;
defparam \CPU_RISCV|regs|rf~1482 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y37_N0
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1490 (
// Equation(s):
// \CPU_RISCV|regs|rf~1490_combout  = (\CPU_RISCV|regs|rf~1487_combout  & ((\CPU_RISCV|regs|rf~1489_combout ) # ((!\CPU_RISCV|RS1[1]~6_combout )))) # (!\CPU_RISCV|regs|rf~1487_combout  & (((\CPU_RISCV|RS1[1]~6_combout  & \CPU_RISCV|regs|rf~1482_combout ))))

	.dataa(\CPU_RISCV|regs|rf~1487_combout ),
	.datab(\CPU_RISCV|regs|rf~1489_combout ),
	.datac(\CPU_RISCV|RS1[1]~6_combout ),
	.datad(\CPU_RISCV|regs|rf~1482_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1490_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1490 .lut_mask = 16'hDA8A;
defparam \CPU_RISCV|regs|rf~1490 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y37_N27
dffeas \CPU_RISCV|regs|rf~511 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|comb~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~2752_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~511_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~511 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~511 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y33_N8
cycloneive_lcell_comb \CPU_RISCV|regs|rf~415feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~415feeder_combout  = \CPU_RISCV|comb~40_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_RISCV|comb~40_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~415feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~415feeder .lut_mask = 16'hFF00;
defparam \CPU_RISCV|regs|rf~415feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y33_N9
dffeas \CPU_RISCV|regs|rf~415 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~415feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~2751_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~415_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~415 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~415 .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y33_N5
dffeas \CPU_RISCV|regs|rf~479 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~40_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2750_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~479_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~479 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~479 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y33_N28
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1498 (
// Equation(s):
// \CPU_RISCV|regs|rf~1498_combout  = (\CPU_RISCV|RS1[1]~6_combout  & (((\CPU_RISCV|regs|rf~479_q ) # (\CPU_RISCV|RS1[0]~7_combout )))) # (!\CPU_RISCV|RS1[1]~6_combout  & (\CPU_RISCV|regs|rf~415_q  & ((!\CPU_RISCV|RS1[0]~7_combout ))))

	.dataa(\CPU_RISCV|regs|rf~415_q ),
	.datab(\CPU_RISCV|regs|rf~479_q ),
	.datac(\CPU_RISCV|RS1[1]~6_combout ),
	.datad(\CPU_RISCV|RS1[0]~7_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1498_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1498 .lut_mask = 16'hF0CA;
defparam \CPU_RISCV|regs|rf~1498 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y33_N15
dffeas \CPU_RISCV|regs|rf~447 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~40_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2749_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~447_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~447 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~447 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y33_N30
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1499 (
// Equation(s):
// \CPU_RISCV|regs|rf~1499_combout  = (\CPU_RISCV|regs|rf~1498_combout  & ((\CPU_RISCV|regs|rf~511_q ) # ((!\CPU_RISCV|RS1[0]~7_combout )))) # (!\CPU_RISCV|regs|rf~1498_combout  & (((\CPU_RISCV|regs|rf~447_q  & \CPU_RISCV|RS1[0]~7_combout ))))

	.dataa(\CPU_RISCV|regs|rf~511_q ),
	.datab(\CPU_RISCV|regs|rf~1498_combout ),
	.datac(\CPU_RISCV|regs|rf~447_q ),
	.datad(\CPU_RISCV|RS1[0]~7_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1499_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1499 .lut_mask = 16'hB8CC;
defparam \CPU_RISCV|regs|rf~1499 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y35_N23
dffeas \CPU_RISCV|regs|rf~191 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~40_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2779_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~191_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~191 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~191 .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y35_N25
dffeas \CPU_RISCV|regs|rf~223 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~40_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2746_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~223_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~223 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~223 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y35_N8
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1493 (
// Equation(s):
// \CPU_RISCV|regs|rf~1493_combout  = (\CPU_RISCV|RS1[0]~7_combout  & (\CPU_RISCV|RS1[1]~6_combout )) # (!\CPU_RISCV|RS1[0]~7_combout  & ((\CPU_RISCV|RS1[1]~6_combout  & ((\CPU_RISCV|regs|rf~223_q ))) # (!\CPU_RISCV|RS1[1]~6_combout  & 
// (\CPU_RISCV|regs|rf~159_q ))))

	.dataa(\CPU_RISCV|RS1[0]~7_combout ),
	.datab(\CPU_RISCV|RS1[1]~6_combout ),
	.datac(\CPU_RISCV|regs|rf~159_q ),
	.datad(\CPU_RISCV|regs|rf~223_q ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1493_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1493 .lut_mask = 16'hDC98;
defparam \CPU_RISCV|regs|rf~1493 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y35_N23
dffeas \CPU_RISCV|regs|rf~255 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~40_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2791_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~255_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~255 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~255 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y35_N22
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1494 (
// Equation(s):
// \CPU_RISCV|regs|rf~1494_combout  = (\CPU_RISCV|regs|rf~1493_combout  & (((\CPU_RISCV|regs|rf~255_q ) # (!\CPU_RISCV|RS1[0]~7_combout )))) # (!\CPU_RISCV|regs|rf~1493_combout  & (\CPU_RISCV|regs|rf~191_q  & ((\CPU_RISCV|RS1[0]~7_combout ))))

	.dataa(\CPU_RISCV|regs|rf~191_q ),
	.datab(\CPU_RISCV|regs|rf~1493_combout ),
	.datac(\CPU_RISCV|regs|rf~255_q ),
	.datad(\CPU_RISCV|RS1[0]~7_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1494_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1494 .lut_mask = 16'hE2CC;
defparam \CPU_RISCV|regs|rf~1494 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y40_N3
dffeas \CPU_RISCV|regs|rf~95 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~40_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2747_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~95_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~95 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~95 .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y40_N3
dffeas \CPU_RISCV|regs|rf~127 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~40_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2793_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~127_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~127 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~127 .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y40_N21
dffeas \CPU_RISCV|regs|rf~63 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~40_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2781_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~63_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~63 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~63 .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y40_N17
dffeas \CPU_RISCV|regs|rf~31 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~40_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2748_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~31_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~31 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~31 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y40_N16
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1495 (
// Equation(s):
// \CPU_RISCV|regs|rf~1495_combout  = (\CPU_RISCV|RS1[0]~7_combout  & ((\CPU_RISCV|regs|rf~63_q ) # ((\CPU_RISCV|RS1[1]~6_combout )))) # (!\CPU_RISCV|RS1[0]~7_combout  & (((\CPU_RISCV|regs|rf~31_q  & !\CPU_RISCV|RS1[1]~6_combout ))))

	.dataa(\CPU_RISCV|regs|rf~63_q ),
	.datab(\CPU_RISCV|RS1[0]~7_combout ),
	.datac(\CPU_RISCV|regs|rf~31_q ),
	.datad(\CPU_RISCV|RS1[1]~6_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1495_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1495 .lut_mask = 16'hCCB8;
defparam \CPU_RISCV|regs|rf~1495 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y40_N2
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1496 (
// Equation(s):
// \CPU_RISCV|regs|rf~1496_combout  = (\CPU_RISCV|RS1[1]~6_combout  & ((\CPU_RISCV|regs|rf~1495_combout  & ((\CPU_RISCV|regs|rf~127_q ))) # (!\CPU_RISCV|regs|rf~1495_combout  & (\CPU_RISCV|regs|rf~95_q )))) # (!\CPU_RISCV|RS1[1]~6_combout  & 
// (((\CPU_RISCV|regs|rf~1495_combout ))))

	.dataa(\CPU_RISCV|regs|rf~95_q ),
	.datab(\CPU_RISCV|RS1[1]~6_combout ),
	.datac(\CPU_RISCV|regs|rf~127_q ),
	.datad(\CPU_RISCV|regs|rf~1495_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1496_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1496 .lut_mask = 16'hF388;
defparam \CPU_RISCV|regs|rf~1496 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y37_N4
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1497 (
// Equation(s):
// \CPU_RISCV|regs|rf~1497_combout  = (\CPU_RISCV|RS1[2]~4_combout  & ((\CPU_RISCV|regs|rf~1494_combout ) # ((\CPU_RISCV|RS1[3]~5_combout )))) # (!\CPU_RISCV|RS1[2]~4_combout  & (((\CPU_RISCV|regs|rf~1496_combout  & !\CPU_RISCV|RS1[3]~5_combout ))))

	.dataa(\CPU_RISCV|regs|rf~1494_combout ),
	.datab(\CPU_RISCV|RS1[2]~4_combout ),
	.datac(\CPU_RISCV|regs|rf~1496_combout ),
	.datad(\CPU_RISCV|RS1[3]~5_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1497_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1497 .lut_mask = 16'hCCB8;
defparam \CPU_RISCV|regs|rf~1497 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y40_N23
dffeas \CPU_RISCV|regs|rf~383 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~40_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2789_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~383_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~383 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~383 .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y40_N31
dffeas \CPU_RISCV|regs|rf~351 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~40_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2743_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~351_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~351 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~351 .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y40_N29
dffeas \CPU_RISCV|regs|rf~287 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~40_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2745_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~287_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~287 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~287 .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y40_N25
dffeas \CPU_RISCV|regs|rf~319 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~40_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2744_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~319_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~319 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~319 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y40_N24
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1491 (
// Equation(s):
// \CPU_RISCV|regs|rf~1491_combout  = (\CPU_RISCV|RS1[0]~7_combout  & (((\CPU_RISCV|regs|rf~319_q ) # (\CPU_RISCV|RS1[1]~6_combout )))) # (!\CPU_RISCV|RS1[0]~7_combout  & (\CPU_RISCV|regs|rf~287_q  & ((!\CPU_RISCV|RS1[1]~6_combout ))))

	.dataa(\CPU_RISCV|regs|rf~287_q ),
	.datab(\CPU_RISCV|RS1[0]~7_combout ),
	.datac(\CPU_RISCV|regs|rf~319_q ),
	.datad(\CPU_RISCV|RS1[1]~6_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1491_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1491 .lut_mask = 16'hCCE2;
defparam \CPU_RISCV|regs|rf~1491 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y40_N30
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1492 (
// Equation(s):
// \CPU_RISCV|regs|rf~1492_combout  = (\CPU_RISCV|RS1[1]~6_combout  & ((\CPU_RISCV|regs|rf~1491_combout  & (\CPU_RISCV|regs|rf~383_q )) # (!\CPU_RISCV|regs|rf~1491_combout  & ((\CPU_RISCV|regs|rf~351_q ))))) # (!\CPU_RISCV|RS1[1]~6_combout  & 
// (((\CPU_RISCV|regs|rf~1491_combout ))))

	.dataa(\CPU_RISCV|RS1[1]~6_combout ),
	.datab(\CPU_RISCV|regs|rf~383_q ),
	.datac(\CPU_RISCV|regs|rf~351_q ),
	.datad(\CPU_RISCV|regs|rf~1491_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1492_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1492 .lut_mask = 16'hDDA0;
defparam \CPU_RISCV|regs|rf~1492 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y37_N26
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1500 (
// Equation(s):
// \CPU_RISCV|regs|rf~1500_combout  = (\CPU_RISCV|RS1[3]~5_combout  & ((\CPU_RISCV|regs|rf~1497_combout  & (\CPU_RISCV|regs|rf~1499_combout )) # (!\CPU_RISCV|regs|rf~1497_combout  & ((\CPU_RISCV|regs|rf~1492_combout ))))) # (!\CPU_RISCV|RS1[3]~5_combout  & 
// (((\CPU_RISCV|regs|rf~1497_combout ))))

	.dataa(\CPU_RISCV|regs|rf~1499_combout ),
	.datab(\CPU_RISCV|RS1[3]~5_combout ),
	.datac(\CPU_RISCV|regs|rf~1497_combout ),
	.datad(\CPU_RISCV|regs|rf~1492_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1500_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1500 .lut_mask = 16'hBCB0;
defparam \CPU_RISCV|regs|rf~1500 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y37_N16
cycloneive_lcell_comb \CPU_RISCV|regs|rd1[31]~0 (
// Equation(s):
// \CPU_RISCV|regs|rd1[31]~0_combout  = (\CPU_RISCV|RS1[4]~8_combout  & (\CPU_RISCV|regs|rf~1490_combout )) # (!\CPU_RISCV|RS1[4]~8_combout  & (((\CPU_RISCV|regs|rf~1500_combout  & !\CPU_RISCV|regs|Equal0~1_combout ))))

	.dataa(\CPU_RISCV|RS1[4]~8_combout ),
	.datab(\CPU_RISCV|regs|rf~1490_combout ),
	.datac(\CPU_RISCV|regs|rf~1500_combout ),
	.datad(\CPU_RISCV|regs|Equal0~1_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rd1[31]~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rd1[31]~0 .lut_mask = 16'h88D8;
defparam \CPU_RISCV|regs|rd1[31]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N26
cycloneive_lcell_comb \CPU_RISCV|Equal16~37 (
// Equation(s):
// \CPU_RISCV|Equal16~37_combout  = \CPU_RISCV|regs|rd2[31]~1_combout  $ (\CPU_RISCV|regs|rd1[31]~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_RISCV|regs|rd2[31]~1_combout ),
	.datad(\CPU_RISCV|regs|rd1[31]~0_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|Equal16~37_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|Equal16~37 .lut_mask = 16'h0FF0;
defparam \CPU_RISCV|Equal16~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y37_N22
cycloneive_lcell_comb \CPU_RISCV|comb~207 (
// Equation(s):
// \CPU_RISCV|comb~207_combout  = ((\CPU_RISCV|comb~23_combout  & (\CPU_RISCV|Equal6~0_combout  & !\CPU_RISCV|result~2_combout ))) # (!\CPU_RISCV|result[0]~4_combout )

	.dataa(\CPU_RISCV|comb~23_combout ),
	.datab(\CPU_RISCV|Equal6~0_combout ),
	.datac(\CPU_RISCV|result~2_combout ),
	.datad(\CPU_RISCV|result[0]~4_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~207_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~207 .lut_mask = 16'h08FF;
defparam \CPU_RISCV|comb~207 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N0
cycloneive_lcell_comb \CPU_RISCV|imm[30]~25 (
// Equation(s):
// \CPU_RISCV|imm[30]~25_combout  = (\CPU_RISCV|U_type~combout  & ((\CPU_RISCV|pc [9] & ((\imem|RAM~130_combout ))) # (!\CPU_RISCV|pc [9] & (\imem|RAM~104_combout ))))

	.dataa(\imem|RAM~104_combout ),
	.datab(\CPU_RISCV|pc [9]),
	.datac(\CPU_RISCV|U_type~combout ),
	.datad(\imem|RAM~130_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|imm[30]~25_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|imm[30]~25 .lut_mask = 16'hE020;
defparam \CPU_RISCV|imm[30]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N16
cycloneive_lcell_comb \CPU_RISCV|imm[30]~24 (
// Equation(s):
// \CPU_RISCV|imm[30]~24_combout  = (\imem|RAM~169_combout  & (!\CPU_RISCV|U_type~combout  & \CPU_RISCV|Equal8~1_combout ))

	.dataa(gnd),
	.datab(\imem|RAM~169_combout ),
	.datac(\CPU_RISCV|U_type~combout ),
	.datad(\CPU_RISCV|Equal8~1_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|imm[30]~24_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|imm[30]~24 .lut_mask = 16'h0C00;
defparam \CPU_RISCV|imm[30]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N18
cycloneive_lcell_comb \CPU_RISCV|imm[30]~27 (
// Equation(s):
// \CPU_RISCV|imm[30]~27_combout  = (\CPU_RISCV|imm[30]~26_combout  & (\imem|RAM~169_combout )) # (!\CPU_RISCV|imm[30]~26_combout  & (((\CPU_RISCV|imm[30]~25_combout ) # (\CPU_RISCV|imm[30]~24_combout ))))

	.dataa(\imem|RAM~169_combout ),
	.datab(\CPU_RISCV|imm[30]~26_combout ),
	.datac(\CPU_RISCV|imm[30]~25_combout ),
	.datad(\CPU_RISCV|imm[30]~24_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|imm[30]~27_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|imm[30]~27 .lut_mask = 16'hBBB8;
defparam \CPU_RISCV|imm[30]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y32_N29
dffeas \CPU_RISCV|regs|rf~286 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~47_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2745_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~286_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~286 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~286 .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y32_N23
dffeas \CPU_RISCV|regs|rf~318 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~47_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2744_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~318_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~318 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~318 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y32_N22
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1531 (
// Equation(s):
// \CPU_RISCV|regs|rf~1531_combout  = (\CPU_RISCV|RS2[0]~9_combout  & (((\CPU_RISCV|regs|rf~318_q ) # (\CPU_RISCV|RS2[1]~7_combout )))) # (!\CPU_RISCV|RS2[0]~9_combout  & (\CPU_RISCV|regs|rf~286_q  & ((!\CPU_RISCV|RS2[1]~7_combout ))))

	.dataa(\CPU_RISCV|RS2[0]~9_combout ),
	.datab(\CPU_RISCV|regs|rf~286_q ),
	.datac(\CPU_RISCV|regs|rf~318_q ),
	.datad(\CPU_RISCV|RS2[1]~7_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1531_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1531 .lut_mask = 16'hAAE4;
defparam \CPU_RISCV|regs|rf~1531 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y32_N15
dffeas \CPU_RISCV|regs|rf~382 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~47_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2789_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~382_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~382 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~382 .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y32_N25
dffeas \CPU_RISCV|regs|rf~350 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~47_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2743_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~350_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~350 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~350 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y32_N24
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1532 (
// Equation(s):
// \CPU_RISCV|regs|rf~1532_combout  = (\CPU_RISCV|regs|rf~1531_combout  & ((\CPU_RISCV|regs|rf~382_q ) # ((!\CPU_RISCV|RS2[1]~7_combout )))) # (!\CPU_RISCV|regs|rf~1531_combout  & (((\CPU_RISCV|regs|rf~350_q  & \CPU_RISCV|RS2[1]~7_combout ))))

	.dataa(\CPU_RISCV|regs|rf~1531_combout ),
	.datab(\CPU_RISCV|regs|rf~382_q ),
	.datac(\CPU_RISCV|regs|rf~350_q ),
	.datad(\CPU_RISCV|RS2[1]~7_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1532_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1532 .lut_mask = 16'hD8AA;
defparam \CPU_RISCV|regs|rf~1532 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y35_N1
dffeas \CPU_RISCV|regs|rf~510 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|comb~47_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~2752_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~510_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~510 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~510 .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y36_N17
dffeas \CPU_RISCV|regs|rf~446 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~47_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2749_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~446_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~446 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~446 .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y36_N31
dffeas \CPU_RISCV|regs|rf~414 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~47_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2751_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~414_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~414 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~414 .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y34_N5
dffeas \CPU_RISCV|regs|rf~478 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~47_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2750_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~478_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~478 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~478 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y34_N4
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1538 (
// Equation(s):
// \CPU_RISCV|regs|rf~1538_combout  = (\CPU_RISCV|RS2[0]~9_combout  & (((\CPU_RISCV|RS2[1]~7_combout )))) # (!\CPU_RISCV|RS2[0]~9_combout  & ((\CPU_RISCV|RS2[1]~7_combout  & ((\CPU_RISCV|regs|rf~478_q ))) # (!\CPU_RISCV|RS2[1]~7_combout  & 
// (\CPU_RISCV|regs|rf~414_q ))))

	.dataa(\CPU_RISCV|RS2[0]~9_combout ),
	.datab(\CPU_RISCV|regs|rf~414_q ),
	.datac(\CPU_RISCV|regs|rf~478_q ),
	.datad(\CPU_RISCV|RS2[1]~7_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1538_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1538 .lut_mask = 16'hFA44;
defparam \CPU_RISCV|regs|rf~1538 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y36_N16
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1539 (
// Equation(s):
// \CPU_RISCV|regs|rf~1539_combout  = (\CPU_RISCV|RS2[0]~9_combout  & ((\CPU_RISCV|regs|rf~1538_combout  & (\CPU_RISCV|regs|rf~510_q )) # (!\CPU_RISCV|regs|rf~1538_combout  & ((\CPU_RISCV|regs|rf~446_q ))))) # (!\CPU_RISCV|RS2[0]~9_combout  & 
// (((\CPU_RISCV|regs|rf~1538_combout ))))

	.dataa(\CPU_RISCV|RS2[0]~9_combout ),
	.datab(\CPU_RISCV|regs|rf~510_q ),
	.datac(\CPU_RISCV|regs|rf~446_q ),
	.datad(\CPU_RISCV|regs|rf~1538_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1539_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1539 .lut_mask = 16'hDDA0;
defparam \CPU_RISCV|regs|rf~1539 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y35_N19
dffeas \CPU_RISCV|regs|rf~190 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~47_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2779_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~190_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~190 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~190 .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y35_N1
dffeas \CPU_RISCV|regs|rf~222 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~47_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2746_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~222_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~222 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~222 .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y34_N3
dffeas \CPU_RISCV|regs|rf~158 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~47_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2784_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~158_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~158 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~158 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y34_N2
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1533 (
// Equation(s):
// \CPU_RISCV|regs|rf~1533_combout  = (\CPU_RISCV|RS2[0]~9_combout  & (((\CPU_RISCV|RS2[1]~7_combout )))) # (!\CPU_RISCV|RS2[0]~9_combout  & ((\CPU_RISCV|RS2[1]~7_combout  & (\CPU_RISCV|regs|rf~222_q )) # (!\CPU_RISCV|RS2[1]~7_combout  & 
// ((\CPU_RISCV|regs|rf~158_q )))))

	.dataa(\CPU_RISCV|regs|rf~222_q ),
	.datab(\CPU_RISCV|RS2[0]~9_combout ),
	.datac(\CPU_RISCV|regs|rf~158_q ),
	.datad(\CPU_RISCV|RS2[1]~7_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1533_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1533 .lut_mask = 16'hEE30;
defparam \CPU_RISCV|regs|rf~1533 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y34_N16
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1534 (
// Equation(s):
// \CPU_RISCV|regs|rf~1534_combout  = (\CPU_RISCV|RS2[0]~9_combout  & ((\CPU_RISCV|regs|rf~1533_combout  & ((\CPU_RISCV|regs|rf~254_q ))) # (!\CPU_RISCV|regs|rf~1533_combout  & (\CPU_RISCV|regs|rf~190_q )))) # (!\CPU_RISCV|RS2[0]~9_combout  & 
// (((\CPU_RISCV|regs|rf~1533_combout ))))

	.dataa(\CPU_RISCV|regs|rf~190_q ),
	.datab(\CPU_RISCV|RS2[0]~9_combout ),
	.datac(\CPU_RISCV|regs|rf~254_q ),
	.datad(\CPU_RISCV|regs|rf~1533_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1534_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1534 .lut_mask = 16'hF388;
defparam \CPU_RISCV|regs|rf~1534 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y40_N23
dffeas \CPU_RISCV|regs|rf~62 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~47_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2781_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~62_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~62 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~62 .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y40_N5
dffeas \CPU_RISCV|regs|rf~30 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~47_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2748_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~30_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~30 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~30 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y40_N22
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1535 (
// Equation(s):
// \CPU_RISCV|regs|rf~1535_combout  = (\CPU_RISCV|RS2[1]~7_combout  & (\CPU_RISCV|RS2[0]~9_combout )) # (!\CPU_RISCV|RS2[1]~7_combout  & ((\CPU_RISCV|RS2[0]~9_combout  & (\CPU_RISCV|regs|rf~62_q )) # (!\CPU_RISCV|RS2[0]~9_combout  & ((\CPU_RISCV|regs|rf~30_q 
// )))))

	.dataa(\CPU_RISCV|RS2[1]~7_combout ),
	.datab(\CPU_RISCV|RS2[0]~9_combout ),
	.datac(\CPU_RISCV|regs|rf~62_q ),
	.datad(\CPU_RISCV|regs|rf~30_q ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1535_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1535 .lut_mask = 16'hD9C8;
defparam \CPU_RISCV|regs|rf~1535 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y40_N23
dffeas \CPU_RISCV|regs|rf~126 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~47_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2793_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~126_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~126 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~126 .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y40_N17
dffeas \CPU_RISCV|regs|rf~94 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~47_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2747_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~94_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~94 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~94 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y40_N16
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1536 (
// Equation(s):
// \CPU_RISCV|regs|rf~1536_combout  = (\CPU_RISCV|regs|rf~1535_combout  & ((\CPU_RISCV|regs|rf~126_q ) # ((!\CPU_RISCV|RS2[1]~7_combout )))) # (!\CPU_RISCV|regs|rf~1535_combout  & (((\CPU_RISCV|regs|rf~94_q  & \CPU_RISCV|RS2[1]~7_combout ))))

	.dataa(\CPU_RISCV|regs|rf~1535_combout ),
	.datab(\CPU_RISCV|regs|rf~126_q ),
	.datac(\CPU_RISCV|regs|rf~94_q ),
	.datad(\CPU_RISCV|RS2[1]~7_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1536_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1536 .lut_mask = 16'hD8AA;
defparam \CPU_RISCV|regs|rf~1536 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y40_N18
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1537 (
// Equation(s):
// \CPU_RISCV|regs|rf~1537_combout  = (\CPU_RISCV|RS2[2]~3_combout  & ((\CPU_RISCV|RS2[3]~5_combout ) # ((\CPU_RISCV|regs|rf~1534_combout )))) # (!\CPU_RISCV|RS2[2]~3_combout  & (!\CPU_RISCV|RS2[3]~5_combout  & ((\CPU_RISCV|regs|rf~1536_combout ))))

	.dataa(\CPU_RISCV|RS2[2]~3_combout ),
	.datab(\CPU_RISCV|RS2[3]~5_combout ),
	.datac(\CPU_RISCV|regs|rf~1534_combout ),
	.datad(\CPU_RISCV|regs|rf~1536_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1537_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1537 .lut_mask = 16'hB9A8;
defparam \CPU_RISCV|regs|rf~1537 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y40_N4
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1540 (
// Equation(s):
// \CPU_RISCV|regs|rf~1540_combout  = (\CPU_RISCV|RS2[3]~5_combout  & ((\CPU_RISCV|regs|rf~1537_combout  & ((\CPU_RISCV|regs|rf~1539_combout ))) # (!\CPU_RISCV|regs|rf~1537_combout  & (\CPU_RISCV|regs|rf~1532_combout )))) # (!\CPU_RISCV|RS2[3]~5_combout  & 
// (((\CPU_RISCV|regs|rf~1537_combout ))))

	.dataa(\CPU_RISCV|regs|rf~1532_combout ),
	.datab(\CPU_RISCV|RS2[3]~5_combout ),
	.datac(\CPU_RISCV|regs|rf~1539_combout ),
	.datad(\CPU_RISCV|regs|rf~1537_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1540_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1540 .lut_mask = 16'hF388;
defparam \CPU_RISCV|regs|rf~1540 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y39_N31
dffeas \CPU_RISCV|regs|rf~1022 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~47_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2742_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~1022_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1022 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~1022 .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y39_N25
dffeas \CPU_RISCV|regs|rf~638 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~47_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2792_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~638_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~638 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~638 .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y39_N9
dffeas \CPU_RISCV|regs|rf~766 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~47_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2790_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~766_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~766 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~766 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y39_N8
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1528 (
// Equation(s):
// \CPU_RISCV|regs|rf~1528_combout  = (\CPU_RISCV|RS2[3]~5_combout  & (((\CPU_RISCV|RS2[2]~3_combout )))) # (!\CPU_RISCV|RS2[3]~5_combout  & ((\CPU_RISCV|RS2[2]~3_combout  & ((\CPU_RISCV|regs|rf~766_q ))) # (!\CPU_RISCV|RS2[2]~3_combout  & 
// (\CPU_RISCV|regs|rf~638_q ))))

	.dataa(\CPU_RISCV|RS2[3]~5_combout ),
	.datab(\CPU_RISCV|regs|rf~638_q ),
	.datac(\CPU_RISCV|regs|rf~766_q ),
	.datad(\CPU_RISCV|RS2[2]~3_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1528_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1528 .lut_mask = 16'hFA44;
defparam \CPU_RISCV|regs|rf~1528 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y39_N11
dffeas \CPU_RISCV|regs|rf~894 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~47_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2788_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~894_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~894 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~894 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y39_N10
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1529 (
// Equation(s):
// \CPU_RISCV|regs|rf~1529_combout  = (\CPU_RISCV|regs|rf~1528_combout  & ((\CPU_RISCV|regs|rf~1022_q ) # ((!\CPU_RISCV|RS2[3]~5_combout )))) # (!\CPU_RISCV|regs|rf~1528_combout  & (((\CPU_RISCV|regs|rf~894_q  & \CPU_RISCV|RS2[3]~5_combout ))))

	.dataa(\CPU_RISCV|regs|rf~1022_q ),
	.datab(\CPU_RISCV|regs|rf~1528_combout ),
	.datac(\CPU_RISCV|regs|rf~894_q ),
	.datad(\CPU_RISCV|RS2[3]~5_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1529_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1529 .lut_mask = 16'hB8CC;
defparam \CPU_RISCV|regs|rf~1529 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y38_N15
dffeas \CPU_RISCV|regs|rf~990 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~47_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2735_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~990_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~990 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~990 .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y39_N15
dffeas \CPU_RISCV|regs|rf~734 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~47_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2774_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~734_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~734 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~734 .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y38_N29
dffeas \CPU_RISCV|regs|rf~606 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~47_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2776_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~606_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~606 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~606 .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y39_N29
dffeas \CPU_RISCV|regs|rf~862 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~47_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2775_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~862_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~862 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~862 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y39_N28
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1521 (
// Equation(s):
// \CPU_RISCV|regs|rf~1521_combout  = (\CPU_RISCV|RS2[2]~3_combout  & (((\CPU_RISCV|RS2[3]~5_combout )))) # (!\CPU_RISCV|RS2[2]~3_combout  & ((\CPU_RISCV|RS2[3]~5_combout  & ((\CPU_RISCV|regs|rf~862_q ))) # (!\CPU_RISCV|RS2[3]~5_combout  & 
// (\CPU_RISCV|regs|rf~606_q ))))

	.dataa(\CPU_RISCV|regs|rf~606_q ),
	.datab(\CPU_RISCV|RS2[2]~3_combout ),
	.datac(\CPU_RISCV|regs|rf~862_q ),
	.datad(\CPU_RISCV|RS2[3]~5_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1521_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1521 .lut_mask = 16'hFC22;
defparam \CPU_RISCV|regs|rf~1521 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y39_N14
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1522 (
// Equation(s):
// \CPU_RISCV|regs|rf~1522_combout  = (\CPU_RISCV|RS2[2]~3_combout  & ((\CPU_RISCV|regs|rf~1521_combout  & (\CPU_RISCV|regs|rf~990_q )) # (!\CPU_RISCV|regs|rf~1521_combout  & ((\CPU_RISCV|regs|rf~734_q ))))) # (!\CPU_RISCV|RS2[2]~3_combout  & 
// (((\CPU_RISCV|regs|rf~1521_combout ))))

	.dataa(\CPU_RISCV|regs|rf~990_q ),
	.datab(\CPU_RISCV|RS2[2]~3_combout ),
	.datac(\CPU_RISCV|regs|rf~734_q ),
	.datad(\CPU_RISCV|regs|rf~1521_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1522_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1522 .lut_mask = 16'hBBC0;
defparam \CPU_RISCV|regs|rf~1522 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y33_N3
dffeas \CPU_RISCV|regs|rf~926 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~47_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2787_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~926_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~926 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~926 .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y33_N21
dffeas \CPU_RISCV|regs|rf~542 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~47_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2786_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~542_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~542 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~542 .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y32_N29
dffeas \CPU_RISCV|regs|rf~798 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~47_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2785_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~798_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~798 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~798 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y32_N28
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1525 (
// Equation(s):
// \CPU_RISCV|regs|rf~1525_combout  = (\CPU_RISCV|RS2[3]~5_combout  & (((\CPU_RISCV|regs|rf~798_q ) # (\CPU_RISCV|RS2[2]~3_combout )))) # (!\CPU_RISCV|RS2[3]~5_combout  & (\CPU_RISCV|regs|rf~542_q  & ((!\CPU_RISCV|RS2[2]~3_combout ))))

	.dataa(\CPU_RISCV|regs|rf~542_q ),
	.datab(\CPU_RISCV|RS2[3]~5_combout ),
	.datac(\CPU_RISCV|regs|rf~798_q ),
	.datad(\CPU_RISCV|RS2[2]~3_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1525_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1525 .lut_mask = 16'hCCE2;
defparam \CPU_RISCV|regs|rf~1525 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y32_N15
dffeas \CPU_RISCV|regs|rf~670 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~47_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2783_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~670_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~670 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~670 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y32_N14
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1526 (
// Equation(s):
// \CPU_RISCV|regs|rf~1526_combout  = (\CPU_RISCV|regs|rf~1525_combout  & ((\CPU_RISCV|regs|rf~926_q ) # ((!\CPU_RISCV|RS2[2]~3_combout )))) # (!\CPU_RISCV|regs|rf~1525_combout  & (((\CPU_RISCV|regs|rf~670_q  & \CPU_RISCV|RS2[2]~3_combout ))))

	.dataa(\CPU_RISCV|regs|rf~926_q ),
	.datab(\CPU_RISCV|regs|rf~1525_combout ),
	.datac(\CPU_RISCV|regs|rf~670_q ),
	.datad(\CPU_RISCV|RS2[2]~3_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1526_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1526 .lut_mask = 16'hB8CC;
defparam \CPU_RISCV|regs|rf~1526 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y35_N7
dffeas \CPU_RISCV|regs|rf~830 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~47_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2777_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~830_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~830 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~830 .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y38_N25
dffeas \CPU_RISCV|regs|rf~958 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~47_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2782_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~958_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~958 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~958 .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y35_N5
dffeas \CPU_RISCV|regs|rf~702 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~47_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2778_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~702_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~702 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~702 .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y38_N3
dffeas \CPU_RISCV|regs|rf~574 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~47_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2780_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~574_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~574 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~574 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y38_N2
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1523 (
// Equation(s):
// \CPU_RISCV|regs|rf~1523_combout  = (\CPU_RISCV|RS2[2]~3_combout  & ((\CPU_RISCV|regs|rf~702_q ) # ((\CPU_RISCV|RS2[3]~5_combout )))) # (!\CPU_RISCV|RS2[2]~3_combout  & (((\CPU_RISCV|regs|rf~574_q  & !\CPU_RISCV|RS2[3]~5_combout ))))

	.dataa(\CPU_RISCV|regs|rf~702_q ),
	.datab(\CPU_RISCV|RS2[2]~3_combout ),
	.datac(\CPU_RISCV|regs|rf~574_q ),
	.datad(\CPU_RISCV|RS2[3]~5_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1523_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1523 .lut_mask = 16'hCCB8;
defparam \CPU_RISCV|regs|rf~1523 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y38_N24
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1524 (
// Equation(s):
// \CPU_RISCV|regs|rf~1524_combout  = (\CPU_RISCV|RS2[3]~5_combout  & ((\CPU_RISCV|regs|rf~1523_combout  & ((\CPU_RISCV|regs|rf~958_q ))) # (!\CPU_RISCV|regs|rf~1523_combout  & (\CPU_RISCV|regs|rf~830_q )))) # (!\CPU_RISCV|RS2[3]~5_combout  & 
// (((\CPU_RISCV|regs|rf~1523_combout ))))

	.dataa(\CPU_RISCV|RS2[3]~5_combout ),
	.datab(\CPU_RISCV|regs|rf~830_q ),
	.datac(\CPU_RISCV|regs|rf~958_q ),
	.datad(\CPU_RISCV|regs|rf~1523_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1524_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1524 .lut_mask = 16'hF588;
defparam \CPU_RISCV|regs|rf~1524 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y40_N6
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1527 (
// Equation(s):
// \CPU_RISCV|regs|rf~1527_combout  = (\CPU_RISCV|RS2[1]~7_combout  & (\CPU_RISCV|RS2[0]~9_combout )) # (!\CPU_RISCV|RS2[1]~7_combout  & ((\CPU_RISCV|RS2[0]~9_combout  & ((\CPU_RISCV|regs|rf~1524_combout ))) # (!\CPU_RISCV|RS2[0]~9_combout  & 
// (\CPU_RISCV|regs|rf~1526_combout ))))

	.dataa(\CPU_RISCV|RS2[1]~7_combout ),
	.datab(\CPU_RISCV|RS2[0]~9_combout ),
	.datac(\CPU_RISCV|regs|rf~1526_combout ),
	.datad(\CPU_RISCV|regs|rf~1524_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1527_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1527 .lut_mask = 16'hDC98;
defparam \CPU_RISCV|regs|rf~1527 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y40_N24
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1530 (
// Equation(s):
// \CPU_RISCV|regs|rf~1530_combout  = (\CPU_RISCV|RS2[1]~7_combout  & ((\CPU_RISCV|regs|rf~1527_combout  & (\CPU_RISCV|regs|rf~1529_combout )) # (!\CPU_RISCV|regs|rf~1527_combout  & ((\CPU_RISCV|regs|rf~1522_combout ))))) # (!\CPU_RISCV|RS2[1]~7_combout  & 
// (((\CPU_RISCV|regs|rf~1527_combout ))))

	.dataa(\CPU_RISCV|regs|rf~1529_combout ),
	.datab(\CPU_RISCV|RS2[1]~7_combout ),
	.datac(\CPU_RISCV|regs|rf~1522_combout ),
	.datad(\CPU_RISCV|regs|rf~1527_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1530_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1530 .lut_mask = 16'hBBC0;
defparam \CPU_RISCV|regs|rf~1530 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y40_N14
cycloneive_lcell_comb \CPU_RISCV|regs|rd2[30]~2 (
// Equation(s):
// \CPU_RISCV|regs|rd2[30]~2_combout  = (!\CPU_RISCV|regs|Equal1~1_combout  & ((\CPU_RISCV|RS2[4]~10_combout  & ((\CPU_RISCV|regs|rf~1530_combout ))) # (!\CPU_RISCV|RS2[4]~10_combout  & (\CPU_RISCV|regs|rf~1540_combout ))))

	.dataa(\CPU_RISCV|RS2[4]~10_combout ),
	.datab(\CPU_RISCV|regs|Equal1~1_combout ),
	.datac(\CPU_RISCV|regs|rf~1540_combout ),
	.datad(\CPU_RISCV|regs|rf~1530_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rd2[30]~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rd2[30]~2 .lut_mask = 16'h3210;
defparam \CPU_RISCV|regs|rd2[30]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y38_N6
cycloneive_lcell_comb \CPU_RISCV|comb~49 (
// Equation(s):
// \CPU_RISCV|comb~49_combout  = (\CPU_RISCV|is_add~0_combout ) # ((\CPU_RISCV|imm[4]~17_combout  & (\CPU_RISCV|result~2_combout  & \CPU_RISCV|result[0]~4_combout )))

	.dataa(\CPU_RISCV|imm[4]~17_combout ),
	.datab(\CPU_RISCV|result~2_combout ),
	.datac(\CPU_RISCV|is_add~0_combout ),
	.datad(\CPU_RISCV|result[0]~4_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~49_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~49 .lut_mask = 16'hF8F0;
defparam \CPU_RISCV|comb~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y37_N4
cycloneive_lcell_comb \CPU_RISCV|comb~48 (
// Equation(s):
// \CPU_RISCV|comb~48_combout  = (\CPU_RISCV|is_add~0_combout ) # ((\CPU_RISCV|Equal4~2_combout ) # ((!\CPU_RISCV|funct3[0]~6_combout  & \CPU_RISCV|comb~24_combout )))

	.dataa(\CPU_RISCV|is_add~0_combout ),
	.datab(\CPU_RISCV|funct3[0]~6_combout ),
	.datac(\CPU_RISCV|Equal4~2_combout ),
	.datad(\CPU_RISCV|comb~24_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~48_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~48 .lut_mask = 16'hFBFA;
defparam \CPU_RISCV|comb~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y36_N10
cycloneive_lcell_comb \CPU_RISCV|ShiftLeft0~62 (
// Equation(s):
// \CPU_RISCV|ShiftLeft0~62_combout  = (!\CPU_RISCV|regs|Equal0~1_combout  & (((!\CPU_RISCV|imm[2]~19_combout ) # (!\CPU_RISCV|imm[1]~20_combout )) # (!\CPU_RISCV|imm[3]~18_combout )))

	.dataa(\CPU_RISCV|imm[3]~18_combout ),
	.datab(\CPU_RISCV|regs|Equal0~1_combout ),
	.datac(\CPU_RISCV|imm[1]~20_combout ),
	.datad(\CPU_RISCV|imm[2]~19_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|ShiftLeft0~62_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|ShiftLeft0~62 .lut_mask = 16'h1333;
defparam \CPU_RISCV|ShiftLeft0~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y37_N18
cycloneive_lcell_comb \CPU_RISCV|comb~30 (
// Equation(s):
// \CPU_RISCV|comb~30_combout  = (\CPU_RISCV|imm[0]~21_combout  & !\CPU_RISCV|imm[1]~20_combout )

	.dataa(gnd),
	.datab(\CPU_RISCV|imm[0]~21_combout ),
	.datac(gnd),
	.datad(\CPU_RISCV|imm[1]~20_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~30_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~30 .lut_mask = 16'h00CC;
defparam \CPU_RISCV|comb~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N8
cycloneive_lcell_comb \dmem|RAM~4feeder (
// Equation(s):
// \dmem|RAM~4feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\dmem|RAM~4feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|RAM~4feeder .lut_mask = 16'hFFFF;
defparam \dmem|RAM~4feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y42_N9
dffeas \dmem|RAM~4 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\dmem|RAM~4feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|Equal4~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem|RAM~4_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem|RAM~4 .is_wysiwyg = "true";
defparam \dmem|RAM~4 .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y31_N9
dffeas \CPU_RISCV|regs|rf~580 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~191_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2776_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~580_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~580 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~580 .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y31_N23
dffeas \CPU_RISCV|regs|rf~708 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~191_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2774_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~708_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~708 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~708 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y31_N8
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2543 (
// Equation(s):
// \CPU_RISCV|regs|rf~2543_combout  = (\CPU_RISCV|RS1[3]~5_combout  & (\CPU_RISCV|RS1[2]~4_combout )) # (!\CPU_RISCV|RS1[3]~5_combout  & ((\CPU_RISCV|RS1[2]~4_combout  & ((\CPU_RISCV|regs|rf~708_q ))) # (!\CPU_RISCV|RS1[2]~4_combout  & 
// (\CPU_RISCV|regs|rf~580_q ))))

	.dataa(\CPU_RISCV|RS1[3]~5_combout ),
	.datab(\CPU_RISCV|RS1[2]~4_combout ),
	.datac(\CPU_RISCV|regs|rf~580_q ),
	.datad(\CPU_RISCV|regs|rf~708_q ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2543_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2543 .lut_mask = 16'hDC98;
defparam \CPU_RISCV|regs|rf~2543 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y31_N19
dffeas \CPU_RISCV|regs|rf~964 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~191_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2735_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~964_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~964 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~964 .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y31_N25
dffeas \CPU_RISCV|regs|rf~836 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~191_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2775_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~836_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~836 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~836 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y31_N18
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2544 (
// Equation(s):
// \CPU_RISCV|regs|rf~2544_combout  = (\CPU_RISCV|RS1[3]~5_combout  & ((\CPU_RISCV|regs|rf~2543_combout  & (\CPU_RISCV|regs|rf~964_q )) # (!\CPU_RISCV|regs|rf~2543_combout  & ((\CPU_RISCV|regs|rf~836_q ))))) # (!\CPU_RISCV|RS1[3]~5_combout  & 
// (\CPU_RISCV|regs|rf~2543_combout ))

	.dataa(\CPU_RISCV|RS1[3]~5_combout ),
	.datab(\CPU_RISCV|regs|rf~2543_combout ),
	.datac(\CPU_RISCV|regs|rf~964_q ),
	.datad(\CPU_RISCV|regs|rf~836_q ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2544_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2544 .lut_mask = 16'hE6C4;
defparam \CPU_RISCV|regs|rf~2544 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N12
cycloneive_lcell_comb \CPU_RISCV|regs|rf~516feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~516feeder_combout  = \CPU_RISCV|comb~191_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_RISCV|comb~191_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~516feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~516feeder .lut_mask = 16'hF0F0;
defparam \CPU_RISCV|regs|rf~516feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y33_N13
dffeas \CPU_RISCV|regs|rf~516 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~516feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~2786_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~516_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~516 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~516 .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y32_N15
dffeas \CPU_RISCV|regs|rf~644 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~191_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2783_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~644_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~644 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~644 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N6
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2545 (
// Equation(s):
// \CPU_RISCV|regs|rf~2545_combout  = (\CPU_RISCV|RS1[3]~5_combout  & (((\CPU_RISCV|RS1[2]~4_combout )))) # (!\CPU_RISCV|RS1[3]~5_combout  & ((\CPU_RISCV|RS1[2]~4_combout  & ((\CPU_RISCV|regs|rf~644_q ))) # (!\CPU_RISCV|RS1[2]~4_combout  & 
// (\CPU_RISCV|regs|rf~516_q ))))

	.dataa(\CPU_RISCV|regs|rf~516_q ),
	.datab(\CPU_RISCV|RS1[3]~5_combout ),
	.datac(\CPU_RISCV|RS1[2]~4_combout ),
	.datad(\CPU_RISCV|regs|rf~644_q ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2545_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2545 .lut_mask = 16'hF2C2;
defparam \CPU_RISCV|regs|rf~2545 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N24
cycloneive_lcell_comb \CPU_RISCV|regs|rf~900feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~900feeder_combout  = \CPU_RISCV|comb~191_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_RISCV|comb~191_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~900feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~900feeder .lut_mask = 16'hF0F0;
defparam \CPU_RISCV|regs|rf~900feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y33_N25
dffeas \CPU_RISCV|regs|rf~900 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~900feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~2787_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~900_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~900 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~900 .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y32_N1
dffeas \CPU_RISCV|regs|rf~772 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~191_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2785_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~772_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~772 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~772 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y33_N28
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2546 (
// Equation(s):
// \CPU_RISCV|regs|rf~2546_combout  = (\CPU_RISCV|regs|rf~2545_combout  & ((\CPU_RISCV|regs|rf~900_q ) # ((!\CPU_RISCV|RS1[3]~5_combout )))) # (!\CPU_RISCV|regs|rf~2545_combout  & (((\CPU_RISCV|regs|rf~772_q  & \CPU_RISCV|RS1[3]~5_combout ))))

	.dataa(\CPU_RISCV|regs|rf~2545_combout ),
	.datab(\CPU_RISCV|regs|rf~900_q ),
	.datac(\CPU_RISCV|regs|rf~772_q ),
	.datad(\CPU_RISCV|RS1[3]~5_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2546_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2546 .lut_mask = 16'hD8AA;
defparam \CPU_RISCV|regs|rf~2546 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y36_N12
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2547 (
// Equation(s):
// \CPU_RISCV|regs|rf~2547_combout  = (\CPU_RISCV|RS1[0]~7_combout  & (((\CPU_RISCV|RS1[1]~6_combout )))) # (!\CPU_RISCV|RS1[0]~7_combout  & ((\CPU_RISCV|RS1[1]~6_combout  & (\CPU_RISCV|regs|rf~2544_combout )) # (!\CPU_RISCV|RS1[1]~6_combout  & 
// ((\CPU_RISCV|regs|rf~2546_combout )))))

	.dataa(\CPU_RISCV|regs|rf~2544_combout ),
	.datab(\CPU_RISCV|RS1[0]~7_combout ),
	.datac(\CPU_RISCV|RS1[1]~6_combout ),
	.datad(\CPU_RISCV|regs|rf~2546_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2547_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2547 .lut_mask = 16'hE3E0;
defparam \CPU_RISCV|regs|rf~2547 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y41_N31
dffeas \CPU_RISCV|regs|rf~868 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~191_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2788_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~868_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~868 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~868 .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y41_N5
dffeas \CPU_RISCV|regs|rf~612 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~191_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2792_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~612_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~612 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~612 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y41_N4
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2548 (
// Equation(s):
// \CPU_RISCV|regs|rf~2548_combout  = (\CPU_RISCV|RS1[2]~4_combout  & (((\CPU_RISCV|RS1[3]~5_combout )))) # (!\CPU_RISCV|RS1[2]~4_combout  & ((\CPU_RISCV|RS1[3]~5_combout  & (\CPU_RISCV|regs|rf~868_q )) # (!\CPU_RISCV|RS1[3]~5_combout  & 
// ((\CPU_RISCV|regs|rf~612_q )))))

	.dataa(\CPU_RISCV|RS1[2]~4_combout ),
	.datab(\CPU_RISCV|regs|rf~868_q ),
	.datac(\CPU_RISCV|regs|rf~612_q ),
	.datad(\CPU_RISCV|RS1[3]~5_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2548_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2548 .lut_mask = 16'hEE50;
defparam \CPU_RISCV|regs|rf~2548 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y41_N19
dffeas \CPU_RISCV|regs|rf~996 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~191_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2742_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~996_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~996 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~996 .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y41_N5
dffeas \CPU_RISCV|regs|rf~740 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~191_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2790_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~740_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~740 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~740 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y41_N18
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2549 (
// Equation(s):
// \CPU_RISCV|regs|rf~2549_combout  = (\CPU_RISCV|RS1[2]~4_combout  & ((\CPU_RISCV|regs|rf~2548_combout  & (\CPU_RISCV|regs|rf~996_q )) # (!\CPU_RISCV|regs|rf~2548_combout  & ((\CPU_RISCV|regs|rf~740_q ))))) # (!\CPU_RISCV|RS1[2]~4_combout  & 
// (\CPU_RISCV|regs|rf~2548_combout ))

	.dataa(\CPU_RISCV|RS1[2]~4_combout ),
	.datab(\CPU_RISCV|regs|rf~2548_combout ),
	.datac(\CPU_RISCV|regs|rf~996_q ),
	.datad(\CPU_RISCV|regs|rf~740_q ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2549_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2549 .lut_mask = 16'hE6C4;
defparam \CPU_RISCV|regs|rf~2549 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y37_N7
dffeas \CPU_RISCV|regs|rf~932 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~191_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2782_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~932_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~932 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~932 .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y37_N9
dffeas \CPU_RISCV|regs|rf~676 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~191_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2778_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~676_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~676 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~676 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y37_N28
cycloneive_lcell_comb \CPU_RISCV|regs|rf~548feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~548feeder_combout  = \CPU_RISCV|comb~191_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_RISCV|comb~191_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~548feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~548feeder .lut_mask = 16'hF0F0;
defparam \CPU_RISCV|regs|rf~548feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y37_N29
dffeas \CPU_RISCV|regs|rf~548 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~548feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~2780_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~548_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~548 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~548 .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y37_N11
dffeas \CPU_RISCV|regs|rf~804 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~191_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2777_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~804_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~804 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~804 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y37_N10
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2541 (
// Equation(s):
// \CPU_RISCV|regs|rf~2541_combout  = (\CPU_RISCV|RS1[2]~4_combout  & (((\CPU_RISCV|RS1[3]~5_combout )))) # (!\CPU_RISCV|RS1[2]~4_combout  & ((\CPU_RISCV|RS1[3]~5_combout  & ((\CPU_RISCV|regs|rf~804_q ))) # (!\CPU_RISCV|RS1[3]~5_combout  & 
// (\CPU_RISCV|regs|rf~548_q ))))

	.dataa(\CPU_RISCV|regs|rf~548_q ),
	.datab(\CPU_RISCV|RS1[2]~4_combout ),
	.datac(\CPU_RISCV|regs|rf~804_q ),
	.datad(\CPU_RISCV|RS1[3]~5_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2541_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2541 .lut_mask = 16'hFC22;
defparam \CPU_RISCV|regs|rf~2541 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y37_N8
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2542 (
// Equation(s):
// \CPU_RISCV|regs|rf~2542_combout  = (\CPU_RISCV|RS1[2]~4_combout  & ((\CPU_RISCV|regs|rf~2541_combout  & (\CPU_RISCV|regs|rf~932_q )) # (!\CPU_RISCV|regs|rf~2541_combout  & ((\CPU_RISCV|regs|rf~676_q ))))) # (!\CPU_RISCV|RS1[2]~4_combout  & 
// (((\CPU_RISCV|regs|rf~2541_combout ))))

	.dataa(\CPU_RISCV|regs|rf~932_q ),
	.datab(\CPU_RISCV|RS1[2]~4_combout ),
	.datac(\CPU_RISCV|regs|rf~676_q ),
	.datad(\CPU_RISCV|regs|rf~2541_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2542_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2542 .lut_mask = 16'hBBC0;
defparam \CPU_RISCV|regs|rf~2542 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y36_N6
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2550 (
// Equation(s):
// \CPU_RISCV|regs|rf~2550_combout  = (\CPU_RISCV|regs|rf~2547_combout  & (((\CPU_RISCV|regs|rf~2549_combout )) # (!\CPU_RISCV|RS1[0]~7_combout ))) # (!\CPU_RISCV|regs|rf~2547_combout  & (\CPU_RISCV|RS1[0]~7_combout  & ((\CPU_RISCV|regs|rf~2542_combout ))))

	.dataa(\CPU_RISCV|regs|rf~2547_combout ),
	.datab(\CPU_RISCV|RS1[0]~7_combout ),
	.datac(\CPU_RISCV|regs|rf~2549_combout ),
	.datad(\CPU_RISCV|regs|rf~2542_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2550_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2550 .lut_mask = 16'hE6A2;
defparam \CPU_RISCV|regs|rf~2550 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y36_N16
cycloneive_lcell_comb \CPU_RISCV|regs|rd1[4]~27 (
// Equation(s):
// \CPU_RISCV|regs|rd1[4]~27_combout  = (!\CPU_RISCV|regs|Equal0~1_combout  & ((\CPU_RISCV|RS1[4]~8_combout  & ((\CPU_RISCV|regs|rf~2550_combout ))) # (!\CPU_RISCV|RS1[4]~8_combout  & (\CPU_RISCV|regs|rf~2560_combout ))))

	.dataa(\CPU_RISCV|RS1[4]~8_combout ),
	.datab(\CPU_RISCV|regs|Equal0~1_combout ),
	.datac(\CPU_RISCV|regs|rf~2560_combout ),
	.datad(\CPU_RISCV|regs|rf~2550_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rd1[4]~27_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rd1[4]~27 .lut_mask = 16'h3210;
defparam \CPU_RISCV|regs|rd1[4]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y38_N11
dffeas \CPU_RISCV|regs|rf~99 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~196_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2793_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~99_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~99 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~99 .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y38_N5
dffeas \CPU_RISCV|regs|rf~35 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~196_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2781_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~35_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~35 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~35 .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y38_N17
dffeas \CPU_RISCV|regs|rf~3 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~196_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2748_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~3_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~3 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~3 .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y36_N25
dffeas \CPU_RISCV|regs|rf~67 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~196_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2747_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~67_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~67 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~67 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N24
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2615 (
// Equation(s):
// \CPU_RISCV|regs|rf~2615_combout  = (\CPU_RISCV|RS2[0]~9_combout  & (((\CPU_RISCV|RS2[1]~7_combout )))) # (!\CPU_RISCV|RS2[0]~9_combout  & ((\CPU_RISCV|RS2[1]~7_combout  & ((\CPU_RISCV|regs|rf~67_q ))) # (!\CPU_RISCV|RS2[1]~7_combout  & 
// (\CPU_RISCV|regs|rf~3_q ))))

	.dataa(\CPU_RISCV|RS2[0]~9_combout ),
	.datab(\CPU_RISCV|regs|rf~3_q ),
	.datac(\CPU_RISCV|regs|rf~67_q ),
	.datad(\CPU_RISCV|RS2[1]~7_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2615_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2615 .lut_mask = 16'hFA44;
defparam \CPU_RISCV|regs|rf~2615 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y38_N4
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2616 (
// Equation(s):
// \CPU_RISCV|regs|rf~2616_combout  = (\CPU_RISCV|RS2[0]~9_combout  & ((\CPU_RISCV|regs|rf~2615_combout  & (\CPU_RISCV|regs|rf~99_q )) # (!\CPU_RISCV|regs|rf~2615_combout  & ((\CPU_RISCV|regs|rf~35_q ))))) # (!\CPU_RISCV|RS2[0]~9_combout  & 
// (((\CPU_RISCV|regs|rf~2615_combout ))))

	.dataa(\CPU_RISCV|regs|rf~99_q ),
	.datab(\CPU_RISCV|RS2[0]~9_combout ),
	.datac(\CPU_RISCV|regs|rf~35_q ),
	.datad(\CPU_RISCV|regs|rf~2615_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2616_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2616 .lut_mask = 16'hBBC0;
defparam \CPU_RISCV|regs|rf~2616 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y40_N27
dffeas \CPU_RISCV|regs|rf~291 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~196_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2744_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~291_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~291 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~291 .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y32_N29
dffeas \CPU_RISCV|regs|rf~355 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~196_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2789_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~355_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~355 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~355 .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y40_N21
dffeas \CPU_RISCV|regs|rf~323 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~196_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2743_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~323_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~323 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~323 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N6
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2613 (
// Equation(s):
// \CPU_RISCV|regs|rf~2613_combout  = (\CPU_RISCV|RS2[0]~9_combout  & (((\CPU_RISCV|RS2[1]~7_combout )))) # (!\CPU_RISCV|RS2[0]~9_combout  & ((\CPU_RISCV|RS2[1]~7_combout  & (\CPU_RISCV|regs|rf~323_q )) # (!\CPU_RISCV|RS2[1]~7_combout  & 
// ((\CPU_RISCV|regs|rf~259_q )))))

	.dataa(\CPU_RISCV|regs|rf~323_q ),
	.datab(\CPU_RISCV|RS2[0]~9_combout ),
	.datac(\CPU_RISCV|regs|rf~259_q ),
	.datad(\CPU_RISCV|RS2[1]~7_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2613_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2613 .lut_mask = 16'hEE30;
defparam \CPU_RISCV|regs|rf~2613 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N28
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2614 (
// Equation(s):
// \CPU_RISCV|regs|rf~2614_combout  = (\CPU_RISCV|RS2[0]~9_combout  & ((\CPU_RISCV|regs|rf~2613_combout  & ((\CPU_RISCV|regs|rf~355_q ))) # (!\CPU_RISCV|regs|rf~2613_combout  & (\CPU_RISCV|regs|rf~291_q )))) # (!\CPU_RISCV|RS2[0]~9_combout  & 
// (((\CPU_RISCV|regs|rf~2613_combout ))))

	.dataa(\CPU_RISCV|RS2[0]~9_combout ),
	.datab(\CPU_RISCV|regs|rf~291_q ),
	.datac(\CPU_RISCV|regs|rf~355_q ),
	.datad(\CPU_RISCV|regs|rf~2613_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2614_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2614 .lut_mask = 16'hF588;
defparam \CPU_RISCV|regs|rf~2614 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N28
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2617 (
// Equation(s):
// \CPU_RISCV|regs|rf~2617_combout  = (\CPU_RISCV|RS2[2]~3_combout  & (\CPU_RISCV|RS2[3]~5_combout )) # (!\CPU_RISCV|RS2[2]~3_combout  & ((\CPU_RISCV|RS2[3]~5_combout  & ((\CPU_RISCV|regs|rf~2614_combout ))) # (!\CPU_RISCV|RS2[3]~5_combout  & 
// (\CPU_RISCV|regs|rf~2616_combout ))))

	.dataa(\CPU_RISCV|RS2[2]~3_combout ),
	.datab(\CPU_RISCV|RS2[3]~5_combout ),
	.datac(\CPU_RISCV|regs|rf~2616_combout ),
	.datad(\CPU_RISCV|regs|rf~2614_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2617_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2617 .lut_mask = 16'hDC98;
defparam \CPU_RISCV|regs|rf~2617 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y30_N19
dffeas \CPU_RISCV|regs|rf~227 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~196_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2791_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~227_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~227 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~227 .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y32_N27
dffeas \CPU_RISCV|regs|rf~195 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~196_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2746_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~195_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~195 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~195 .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y30_N25
dffeas \CPU_RISCV|regs|rf~131 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~196_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2784_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~131_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~131 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~131 .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y32_N29
dffeas \CPU_RISCV|regs|rf~163 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~196_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2779_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~163_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~163 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~163 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y32_N28
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2611 (
// Equation(s):
// \CPU_RISCV|regs|rf~2611_combout  = (\CPU_RISCV|RS2[0]~9_combout  & (((\CPU_RISCV|regs|rf~163_q ) # (\CPU_RISCV|RS2[1]~7_combout )))) # (!\CPU_RISCV|RS2[0]~9_combout  & (\CPU_RISCV|regs|rf~131_q  & ((!\CPU_RISCV|RS2[1]~7_combout ))))

	.dataa(\CPU_RISCV|regs|rf~131_q ),
	.datab(\CPU_RISCV|RS2[0]~9_combout ),
	.datac(\CPU_RISCV|regs|rf~163_q ),
	.datad(\CPU_RISCV|RS2[1]~7_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2611_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2611 .lut_mask = 16'hCCE2;
defparam \CPU_RISCV|regs|rf~2611 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y32_N26
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2612 (
// Equation(s):
// \CPU_RISCV|regs|rf~2612_combout  = (\CPU_RISCV|RS2[1]~7_combout  & ((\CPU_RISCV|regs|rf~2611_combout  & (\CPU_RISCV|regs|rf~227_q )) # (!\CPU_RISCV|regs|rf~2611_combout  & ((\CPU_RISCV|regs|rf~195_q ))))) # (!\CPU_RISCV|RS2[1]~7_combout  & 
// (((\CPU_RISCV|regs|rf~2611_combout ))))

	.dataa(\CPU_RISCV|regs|rf~227_q ),
	.datab(\CPU_RISCV|RS2[1]~7_combout ),
	.datac(\CPU_RISCV|regs|rf~195_q ),
	.datad(\CPU_RISCV|regs|rf~2611_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2612_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2612 .lut_mask = 16'hBBC0;
defparam \CPU_RISCV|regs|rf~2612 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y33_N14
cycloneive_lcell_comb \CPU_RISCV|regs|rf~483feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~483feeder_combout  = \CPU_RISCV|comb~196_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_RISCV|comb~196_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~483feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~483feeder .lut_mask = 16'hF0F0;
defparam \CPU_RISCV|regs|rf~483feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y33_N15
dffeas \CPU_RISCV|regs|rf~483 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~483feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~2752_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~483_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~483 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~483 .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y33_N27
dffeas \CPU_RISCV|regs|rf~451 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~196_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2750_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~451_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~451 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~451 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y33_N22
cycloneive_lcell_comb \CPU_RISCV|regs|rf~387feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~387feeder_combout  = \CPU_RISCV|comb~196_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_RISCV|comb~196_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~387feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~387feeder .lut_mask = 16'hF0F0;
defparam \CPU_RISCV|regs|rf~387feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y33_N23
dffeas \CPU_RISCV|regs|rf~387 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~387feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~2751_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~387_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~387 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~387 .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y33_N13
dffeas \CPU_RISCV|regs|rf~419 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~196_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2749_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~419_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~419 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~419 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y33_N12
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2618 (
// Equation(s):
// \CPU_RISCV|regs|rf~2618_combout  = (\CPU_RISCV|RS2[0]~9_combout  & (((\CPU_RISCV|regs|rf~419_q ) # (\CPU_RISCV|RS2[1]~7_combout )))) # (!\CPU_RISCV|RS2[0]~9_combout  & (\CPU_RISCV|regs|rf~387_q  & ((!\CPU_RISCV|RS2[1]~7_combout ))))

	.dataa(\CPU_RISCV|RS2[0]~9_combout ),
	.datab(\CPU_RISCV|regs|rf~387_q ),
	.datac(\CPU_RISCV|regs|rf~419_q ),
	.datad(\CPU_RISCV|RS2[1]~7_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2618_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2618 .lut_mask = 16'hAAE4;
defparam \CPU_RISCV|regs|rf~2618 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y33_N26
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2619 (
// Equation(s):
// \CPU_RISCV|regs|rf~2619_combout  = (\CPU_RISCV|RS2[1]~7_combout  & ((\CPU_RISCV|regs|rf~2618_combout  & (\CPU_RISCV|regs|rf~483_q )) # (!\CPU_RISCV|regs|rf~2618_combout  & ((\CPU_RISCV|regs|rf~451_q ))))) # (!\CPU_RISCV|RS2[1]~7_combout  & 
// (((\CPU_RISCV|regs|rf~2618_combout ))))

	.dataa(\CPU_RISCV|regs|rf~483_q ),
	.datab(\CPU_RISCV|RS2[1]~7_combout ),
	.datac(\CPU_RISCV|regs|rf~451_q ),
	.datad(\CPU_RISCV|regs|rf~2618_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2619_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2619 .lut_mask = 16'hBBC0;
defparam \CPU_RISCV|regs|rf~2619 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N26
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2620 (
// Equation(s):
// \CPU_RISCV|regs|rf~2620_combout  = (\CPU_RISCV|RS2[2]~3_combout  & ((\CPU_RISCV|regs|rf~2617_combout  & ((\CPU_RISCV|regs|rf~2619_combout ))) # (!\CPU_RISCV|regs|rf~2617_combout  & (\CPU_RISCV|regs|rf~2612_combout )))) # (!\CPU_RISCV|RS2[2]~3_combout  & 
// (\CPU_RISCV|regs|rf~2617_combout ))

	.dataa(\CPU_RISCV|RS2[2]~3_combout ),
	.datab(\CPU_RISCV|regs|rf~2617_combout ),
	.datac(\CPU_RISCV|regs|rf~2612_combout ),
	.datad(\CPU_RISCV|regs|rf~2619_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2620_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2620 .lut_mask = 16'hEC64;
defparam \CPU_RISCV|regs|rf~2620 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y41_N27
dffeas \CPU_RISCV|regs|rf~995 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~196_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2742_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~995_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~995 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~995 .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y42_N7
dffeas \CPU_RISCV|regs|rf~739 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~196_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2790_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~739_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~739 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~739 .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y41_N21
dffeas \CPU_RISCV|regs|rf~611 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~196_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2792_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~611_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~611 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~611 .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y42_N25
dffeas \CPU_RISCV|regs|rf~867 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~196_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2788_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~867_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~867 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~867 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y42_N24
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2608 (
// Equation(s):
// \CPU_RISCV|regs|rf~2608_combout  = (\CPU_RISCV|RS2[3]~5_combout  & (((\CPU_RISCV|regs|rf~867_q ) # (\CPU_RISCV|RS2[2]~3_combout )))) # (!\CPU_RISCV|RS2[3]~5_combout  & (\CPU_RISCV|regs|rf~611_q  & ((!\CPU_RISCV|RS2[2]~3_combout ))))

	.dataa(\CPU_RISCV|regs|rf~611_q ),
	.datab(\CPU_RISCV|RS2[3]~5_combout ),
	.datac(\CPU_RISCV|regs|rf~867_q ),
	.datad(\CPU_RISCV|RS2[2]~3_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2608_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2608 .lut_mask = 16'hCCE2;
defparam \CPU_RISCV|regs|rf~2608 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y42_N6
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2609 (
// Equation(s):
// \CPU_RISCV|regs|rf~2609_combout  = (\CPU_RISCV|RS2[2]~3_combout  & ((\CPU_RISCV|regs|rf~2608_combout  & (\CPU_RISCV|regs|rf~995_q )) # (!\CPU_RISCV|regs|rf~2608_combout  & ((\CPU_RISCV|regs|rf~739_q ))))) # (!\CPU_RISCV|RS2[2]~3_combout  & 
// (((\CPU_RISCV|regs|rf~2608_combout ))))

	.dataa(\CPU_RISCV|regs|rf~995_q ),
	.datab(\CPU_RISCV|RS2[2]~3_combout ),
	.datac(\CPU_RISCV|regs|rf~739_q ),
	.datad(\CPU_RISCV|regs|rf~2608_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2609_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2609 .lut_mask = 16'hBBC0;
defparam \CPU_RISCV|regs|rf~2609 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y39_N11
dffeas \CPU_RISCV|regs|rf~931 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~196_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2782_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~931_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~931 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~931 .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y39_N27
dffeas \CPU_RISCV|regs|rf~675 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~196_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2778_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~675_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~675 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~675 .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y39_N1
dffeas \CPU_RISCV|regs|rf~547 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~196_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2780_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~547_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~547 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~547 .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y39_N29
dffeas \CPU_RISCV|regs|rf~803 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~196_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2777_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~803_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~803 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~803 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y39_N28
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2601 (
// Equation(s):
// \CPU_RISCV|regs|rf~2601_combout  = (\CPU_RISCV|RS2[2]~3_combout  & (((\CPU_RISCV|RS2[3]~5_combout )))) # (!\CPU_RISCV|RS2[2]~3_combout  & ((\CPU_RISCV|RS2[3]~5_combout  & ((\CPU_RISCV|regs|rf~803_q ))) # (!\CPU_RISCV|RS2[3]~5_combout  & 
// (\CPU_RISCV|regs|rf~547_q ))))

	.dataa(\CPU_RISCV|regs|rf~547_q ),
	.datab(\CPU_RISCV|RS2[2]~3_combout ),
	.datac(\CPU_RISCV|regs|rf~803_q ),
	.datad(\CPU_RISCV|RS2[3]~5_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2601_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2601 .lut_mask = 16'hFC22;
defparam \CPU_RISCV|regs|rf~2601 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y39_N26
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2602 (
// Equation(s):
// \CPU_RISCV|regs|rf~2602_combout  = (\CPU_RISCV|RS2[2]~3_combout  & ((\CPU_RISCV|regs|rf~2601_combout  & (\CPU_RISCV|regs|rf~931_q )) # (!\CPU_RISCV|regs|rf~2601_combout  & ((\CPU_RISCV|regs|rf~675_q ))))) # (!\CPU_RISCV|RS2[2]~3_combout  & 
// (((\CPU_RISCV|regs|rf~2601_combout ))))

	.dataa(\CPU_RISCV|regs|rf~931_q ),
	.datab(\CPU_RISCV|RS2[2]~3_combout ),
	.datac(\CPU_RISCV|regs|rf~675_q ),
	.datad(\CPU_RISCV|regs|rf~2601_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2602_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2602 .lut_mask = 16'hBBC0;
defparam \CPU_RISCV|regs|rf~2602 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y41_N11
dffeas \CPU_RISCV|regs|rf~771 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~196_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2785_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~771_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~771 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~771 .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y38_N31
dffeas \CPU_RISCV|regs|rf~899 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~196_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2787_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~899_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~899 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~899 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y41_N4
cycloneive_lcell_comb \CPU_RISCV|regs|rf~643feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~643feeder_combout  = \CPU_RISCV|comb~196_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_RISCV|comb~196_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~643feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~643feeder .lut_mask = 16'hFF00;
defparam \CPU_RISCV|regs|rf~643feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y41_N5
dffeas \CPU_RISCV|regs|rf~643 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~643feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~2783_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~643_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~643 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~643 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N2
cycloneive_lcell_comb \CPU_RISCV|regs|rf~515feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~515feeder_combout  = \CPU_RISCV|comb~196_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_RISCV|comb~196_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~515feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~515feeder .lut_mask = 16'hFF00;
defparam \CPU_RISCV|regs|rf~515feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y33_N3
dffeas \CPU_RISCV|regs|rf~515 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~515feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~2786_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~515_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~515 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~515 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N26
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2605 (
// Equation(s):
// \CPU_RISCV|regs|rf~2605_combout  = (\CPU_RISCV|RS2[2]~3_combout  & ((\CPU_RISCV|regs|rf~643_q ) # ((\CPU_RISCV|RS2[3]~5_combout )))) # (!\CPU_RISCV|RS2[2]~3_combout  & (((\CPU_RISCV|regs|rf~515_q  & !\CPU_RISCV|RS2[3]~5_combout ))))

	.dataa(\CPU_RISCV|regs|rf~643_q ),
	.datab(\CPU_RISCV|regs|rf~515_q ),
	.datac(\CPU_RISCV|RS2[2]~3_combout ),
	.datad(\CPU_RISCV|RS2[3]~5_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2605_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2605 .lut_mask = 16'hF0AC;
defparam \CPU_RISCV|regs|rf~2605 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N30
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2606 (
// Equation(s):
// \CPU_RISCV|regs|rf~2606_combout  = (\CPU_RISCV|RS2[3]~5_combout  & ((\CPU_RISCV|regs|rf~2605_combout  & ((\CPU_RISCV|regs|rf~899_q ))) # (!\CPU_RISCV|regs|rf~2605_combout  & (\CPU_RISCV|regs|rf~771_q )))) # (!\CPU_RISCV|RS2[3]~5_combout  & 
// (((\CPU_RISCV|regs|rf~2605_combout ))))

	.dataa(\CPU_RISCV|regs|rf~771_q ),
	.datab(\CPU_RISCV|RS2[3]~5_combout ),
	.datac(\CPU_RISCV|regs|rf~899_q ),
	.datad(\CPU_RISCV|regs|rf~2605_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2606_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2606 .lut_mask = 16'hF388;
defparam \CPU_RISCV|regs|rf~2606 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y41_N31
dffeas \CPU_RISCV|regs|rf~835 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~196_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2775_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~835_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~835 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~835 .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y38_N13
dffeas \CPU_RISCV|regs|rf~963 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~196_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2735_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~963_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~963 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~963 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N10
cycloneive_lcell_comb \CPU_RISCV|regs|rf~579feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~579feeder_combout  = \CPU_RISCV|comb~196_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_RISCV|comb~196_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~579feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~579feeder .lut_mask = 16'hFF00;
defparam \CPU_RISCV|regs|rf~579feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y38_N11
dffeas \CPU_RISCV|regs|rf~579 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~579feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~2776_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~579_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~579 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~579 .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y41_N1
dffeas \CPU_RISCV|regs|rf~707 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~196_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2774_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~707_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~707 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~707 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N28
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2603 (
// Equation(s):
// \CPU_RISCV|regs|rf~2603_combout  = (\CPU_RISCV|RS2[2]~3_combout  & (((\CPU_RISCV|regs|rf~707_q ) # (\CPU_RISCV|RS2[3]~5_combout )))) # (!\CPU_RISCV|RS2[2]~3_combout  & (\CPU_RISCV|regs|rf~579_q  & ((!\CPU_RISCV|RS2[3]~5_combout ))))

	.dataa(\CPU_RISCV|regs|rf~579_q ),
	.datab(\CPU_RISCV|regs|rf~707_q ),
	.datac(\CPU_RISCV|RS2[2]~3_combout ),
	.datad(\CPU_RISCV|RS2[3]~5_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2603_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2603 .lut_mask = 16'hF0CA;
defparam \CPU_RISCV|regs|rf~2603 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N12
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2604 (
// Equation(s):
// \CPU_RISCV|regs|rf~2604_combout  = (\CPU_RISCV|RS2[3]~5_combout  & ((\CPU_RISCV|regs|rf~2603_combout  & ((\CPU_RISCV|regs|rf~963_q ))) # (!\CPU_RISCV|regs|rf~2603_combout  & (\CPU_RISCV|regs|rf~835_q )))) # (!\CPU_RISCV|RS2[3]~5_combout  & 
// (((\CPU_RISCV|regs|rf~2603_combout ))))

	.dataa(\CPU_RISCV|regs|rf~835_q ),
	.datab(\CPU_RISCV|RS2[3]~5_combout ),
	.datac(\CPU_RISCV|regs|rf~963_q ),
	.datad(\CPU_RISCV|regs|rf~2603_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2604_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2604 .lut_mask = 16'hF388;
defparam \CPU_RISCV|regs|rf~2604 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N16
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2607 (
// Equation(s):
// \CPU_RISCV|regs|rf~2607_combout  = (\CPU_RISCV|RS2[1]~7_combout  & (((\CPU_RISCV|RS2[0]~9_combout ) # (\CPU_RISCV|regs|rf~2604_combout )))) # (!\CPU_RISCV|RS2[1]~7_combout  & (\CPU_RISCV|regs|rf~2606_combout  & (!\CPU_RISCV|RS2[0]~9_combout )))

	.dataa(\CPU_RISCV|regs|rf~2606_combout ),
	.datab(\CPU_RISCV|RS2[1]~7_combout ),
	.datac(\CPU_RISCV|RS2[0]~9_combout ),
	.datad(\CPU_RISCV|regs|rf~2604_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2607_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2607 .lut_mask = 16'hCEC2;
defparam \CPU_RISCV|regs|rf~2607 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N18
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2610 (
// Equation(s):
// \CPU_RISCV|regs|rf~2610_combout  = (\CPU_RISCV|RS2[0]~9_combout  & ((\CPU_RISCV|regs|rf~2607_combout  & (\CPU_RISCV|regs|rf~2609_combout )) # (!\CPU_RISCV|regs|rf~2607_combout  & ((\CPU_RISCV|regs|rf~2602_combout ))))) # (!\CPU_RISCV|RS2[0]~9_combout  & 
// (((\CPU_RISCV|regs|rf~2607_combout ))))

	.dataa(\CPU_RISCV|RS2[0]~9_combout ),
	.datab(\CPU_RISCV|regs|rf~2609_combout ),
	.datac(\CPU_RISCV|regs|rf~2602_combout ),
	.datad(\CPU_RISCV|regs|rf~2607_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2610_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2610 .lut_mask = 16'hDDA0;
defparam \CPU_RISCV|regs|rf~2610 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N0
cycloneive_lcell_comb \CPU_RISCV|regs|rd2[3]~29 (
// Equation(s):
// \CPU_RISCV|regs|rd2[3]~29_combout  = (\CPU_RISCV|RS2[4]~10_combout  & (((\CPU_RISCV|regs|rf~2610_combout )))) # (!\CPU_RISCV|RS2[4]~10_combout  & (!\CPU_RISCV|regs|Equal1~1_combout  & (\CPU_RISCV|regs|rf~2620_combout )))

	.dataa(\CPU_RISCV|regs|Equal1~1_combout ),
	.datab(\CPU_RISCV|RS2[4]~10_combout ),
	.datac(\CPU_RISCV|regs|rf~2620_combout ),
	.datad(\CPU_RISCV|regs|rf~2610_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rd2[3]~29_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rd2[3]~29 .lut_mask = 16'hDC10;
defparam \CPU_RISCV|regs|rd2[3]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N4
cycloneive_lcell_comb \dmem|RAM~2feeder (
// Equation(s):
// \dmem|RAM~2feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\dmem|RAM~2feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|RAM~2feeder .lut_mask = 16'hFFFF;
defparam \dmem|RAM~2feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y42_N5
dffeas \dmem|RAM~2 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\dmem|RAM~2feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|Equal4~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem|RAM~2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem|RAM~2 .is_wysiwyg = "true";
defparam \dmem|RAM~2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N10
cycloneive_lcell_comb \CPU_RISCV|regs|rf~354feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~354feeder_combout  = \CPU_RISCV|comb~201_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_RISCV|comb~201_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~354feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~354feeder .lut_mask = 16'hF0F0;
defparam \CPU_RISCV|regs|rf~354feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y36_N11
dffeas \CPU_RISCV|regs|rf~354 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~354feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~2789_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~354_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~354 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~354 .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y35_N27
dffeas \CPU_RISCV|regs|rf~322 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~201_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2743_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~322_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~322 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~322 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N10
cycloneive_lcell_comb \CPU_RISCV|regs|rf~290feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~290feeder_combout  = \CPU_RISCV|comb~201_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_RISCV|comb~201_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~290feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~290feeder .lut_mask = 16'hFF00;
defparam \CPU_RISCV|regs|rf~290feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y35_N11
dffeas \CPU_RISCV|regs|rf~290 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~290feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~2744_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~290_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~290 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~290 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N24
cycloneive_lcell_comb \CPU_RISCV|regs|rf~258feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~258feeder_combout  = \CPU_RISCV|comb~201_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_RISCV|comb~201_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~258feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~258feeder .lut_mask = 16'hFF00;
defparam \CPU_RISCV|regs|rf~258feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y35_N25
dffeas \CPU_RISCV|regs|rf~258 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~258feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~2745_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~258_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~258 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~258 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N26
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2651 (
// Equation(s):
// \CPU_RISCV|regs|rf~2651_combout  = (\CPU_RISCV|RS2[0]~9_combout  & ((\CPU_RISCV|regs|rf~290_q ) # ((\CPU_RISCV|RS2[1]~7_combout )))) # (!\CPU_RISCV|RS2[0]~9_combout  & (((\CPU_RISCV|regs|rf~258_q  & !\CPU_RISCV|RS2[1]~7_combout ))))

	.dataa(\CPU_RISCV|regs|rf~290_q ),
	.datab(\CPU_RISCV|regs|rf~258_q ),
	.datac(\CPU_RISCV|RS2[0]~9_combout ),
	.datad(\CPU_RISCV|RS2[1]~7_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2651_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2651 .lut_mask = 16'hF0AC;
defparam \CPU_RISCV|regs|rf~2651 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N20
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2652 (
// Equation(s):
// \CPU_RISCV|regs|rf~2652_combout  = (\CPU_RISCV|regs|rf~2651_combout  & ((\CPU_RISCV|regs|rf~354_q ) # ((!\CPU_RISCV|RS2[1]~7_combout )))) # (!\CPU_RISCV|regs|rf~2651_combout  & (((\CPU_RISCV|regs|rf~322_q  & \CPU_RISCV|RS2[1]~7_combout ))))

	.dataa(\CPU_RISCV|regs|rf~354_q ),
	.datab(\CPU_RISCV|regs|rf~322_q ),
	.datac(\CPU_RISCV|regs|rf~2651_combout ),
	.datad(\CPU_RISCV|RS2[1]~7_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2652_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2652 .lut_mask = 16'hACF0;
defparam \CPU_RISCV|regs|rf~2652 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y30_N3
dffeas \CPU_RISCV|regs|rf~162 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~201_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2779_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~162_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~162 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~162 .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y34_N27
dffeas \CPU_RISCV|regs|rf~226 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~201_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2791_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~226_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~226 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~226 .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y30_N29
dffeas \CPU_RISCV|regs|rf~194 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~201_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2746_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~194_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~194 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~194 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N20
cycloneive_lcell_comb \CPU_RISCV|regs|rf~130feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~130feeder_combout  = \CPU_RISCV|comb~201_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_RISCV|comb~201_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~130feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~130feeder .lut_mask = 16'hF0F0;
defparam \CPU_RISCV|regs|rf~130feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y34_N21
dffeas \CPU_RISCV|regs|rf~130 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~130feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~2784_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~130_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~130 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~130 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N12
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2653 (
// Equation(s):
// \CPU_RISCV|regs|rf~2653_combout  = (\CPU_RISCV|RS2[0]~9_combout  & (((\CPU_RISCV|RS2[1]~7_combout )))) # (!\CPU_RISCV|RS2[0]~9_combout  & ((\CPU_RISCV|RS2[1]~7_combout  & (\CPU_RISCV|regs|rf~194_q )) # (!\CPU_RISCV|RS2[1]~7_combout  & 
// ((\CPU_RISCV|regs|rf~130_q )))))

	.dataa(\CPU_RISCV|regs|rf~194_q ),
	.datab(\CPU_RISCV|regs|rf~130_q ),
	.datac(\CPU_RISCV|RS2[0]~9_combout ),
	.datad(\CPU_RISCV|RS2[1]~7_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2653_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2653 .lut_mask = 16'hFA0C;
defparam \CPU_RISCV|regs|rf~2653 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N26
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2654 (
// Equation(s):
// \CPU_RISCV|regs|rf~2654_combout  = (\CPU_RISCV|RS2[0]~9_combout  & ((\CPU_RISCV|regs|rf~2653_combout  & ((\CPU_RISCV|regs|rf~226_q ))) # (!\CPU_RISCV|regs|rf~2653_combout  & (\CPU_RISCV|regs|rf~162_q )))) # (!\CPU_RISCV|RS2[0]~9_combout  & 
// (((\CPU_RISCV|regs|rf~2653_combout ))))

	.dataa(\CPU_RISCV|regs|rf~162_q ),
	.datab(\CPU_RISCV|RS2[0]~9_combout ),
	.datac(\CPU_RISCV|regs|rf~226_q ),
	.datad(\CPU_RISCV|regs|rf~2653_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2654_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2654 .lut_mask = 16'hF388;
defparam \CPU_RISCV|regs|rf~2654 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y36_N19
dffeas \CPU_RISCV|regs|rf~98 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~201_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2793_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~98_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~98 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~98 .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y36_N1
dffeas \CPU_RISCV|regs|rf~66 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~201_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2747_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~66_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~66 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~66 .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y36_N13
dffeas \CPU_RISCV|regs|rf~2 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~201_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2748_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~2 .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y33_N15
dffeas \CPU_RISCV|regs|rf~34 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~201_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2781_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~34_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~34 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~34 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N14
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2655 (
// Equation(s):
// \CPU_RISCV|regs|rf~2655_combout  = (\CPU_RISCV|RS2[0]~9_combout  & (((\CPU_RISCV|regs|rf~34_q ) # (\CPU_RISCV|RS2[1]~7_combout )))) # (!\CPU_RISCV|RS2[0]~9_combout  & (\CPU_RISCV|regs|rf~2_q  & ((!\CPU_RISCV|RS2[1]~7_combout ))))

	.dataa(\CPU_RISCV|RS2[0]~9_combout ),
	.datab(\CPU_RISCV|regs|rf~2_q ),
	.datac(\CPU_RISCV|regs|rf~34_q ),
	.datad(\CPU_RISCV|RS2[1]~7_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2655_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2655 .lut_mask = 16'hAAE4;
defparam \CPU_RISCV|regs|rf~2655 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N0
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2656 (
// Equation(s):
// \CPU_RISCV|regs|rf~2656_combout  = (\CPU_RISCV|RS2[1]~7_combout  & ((\CPU_RISCV|regs|rf~2655_combout  & (\CPU_RISCV|regs|rf~98_q )) # (!\CPU_RISCV|regs|rf~2655_combout  & ((\CPU_RISCV|regs|rf~66_q ))))) # (!\CPU_RISCV|RS2[1]~7_combout  & 
// (((\CPU_RISCV|regs|rf~2655_combout ))))

	.dataa(\CPU_RISCV|regs|rf~98_q ),
	.datab(\CPU_RISCV|RS2[1]~7_combout ),
	.datac(\CPU_RISCV|regs|rf~66_q ),
	.datad(\CPU_RISCV|regs|rf~2655_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2656_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2656 .lut_mask = 16'hBBC0;
defparam \CPU_RISCV|regs|rf~2656 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N14
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2657 (
// Equation(s):
// \CPU_RISCV|regs|rf~2657_combout  = (\CPU_RISCV|RS2[3]~5_combout  & (\CPU_RISCV|RS2[2]~3_combout )) # (!\CPU_RISCV|RS2[3]~5_combout  & ((\CPU_RISCV|RS2[2]~3_combout  & (\CPU_RISCV|regs|rf~2654_combout )) # (!\CPU_RISCV|RS2[2]~3_combout  & 
// ((\CPU_RISCV|regs|rf~2656_combout )))))

	.dataa(\CPU_RISCV|RS2[3]~5_combout ),
	.datab(\CPU_RISCV|RS2[2]~3_combout ),
	.datac(\CPU_RISCV|regs|rf~2654_combout ),
	.datad(\CPU_RISCV|regs|rf~2656_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2657_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2657 .lut_mask = 16'hD9C8;
defparam \CPU_RISCV|regs|rf~2657 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y35_N5
dffeas \CPU_RISCV|regs|rf~482 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|comb~201_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~2752_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~482_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~482 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~482 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y34_N14
cycloneive_lcell_comb \CPU_RISCV|regs|rf~418feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~418feeder_combout  = \CPU_RISCV|comb~201_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_RISCV|comb~201_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~418feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~418feeder .lut_mask = 16'hF0F0;
defparam \CPU_RISCV|regs|rf~418feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y34_N15
dffeas \CPU_RISCV|regs|rf~418 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~418feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~2749_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~418_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~418 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~418 .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y33_N25
dffeas \CPU_RISCV|regs|rf~386 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~201_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2751_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~386_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~386 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~386 .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y34_N21
dffeas \CPU_RISCV|regs|rf~450 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~201_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2750_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~450_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~450 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~450 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y34_N20
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2658 (
// Equation(s):
// \CPU_RISCV|regs|rf~2658_combout  = (\CPU_RISCV|RS2[1]~7_combout  & (((\CPU_RISCV|regs|rf~450_q ) # (\CPU_RISCV|RS2[0]~9_combout )))) # (!\CPU_RISCV|RS2[1]~7_combout  & (\CPU_RISCV|regs|rf~386_q  & ((!\CPU_RISCV|RS2[0]~9_combout ))))

	.dataa(\CPU_RISCV|regs|rf~386_q ),
	.datab(\CPU_RISCV|RS2[1]~7_combout ),
	.datac(\CPU_RISCV|regs|rf~450_q ),
	.datad(\CPU_RISCV|RS2[0]~9_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2658_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2658 .lut_mask = 16'hCCE2;
defparam \CPU_RISCV|regs|rf~2658 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y34_N0
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2659 (
// Equation(s):
// \CPU_RISCV|regs|rf~2659_combout  = (\CPU_RISCV|RS2[0]~9_combout  & ((\CPU_RISCV|regs|rf~2658_combout  & (\CPU_RISCV|regs|rf~482_q )) # (!\CPU_RISCV|regs|rf~2658_combout  & ((\CPU_RISCV|regs|rf~418_q ))))) # (!\CPU_RISCV|RS2[0]~9_combout  & 
// (((\CPU_RISCV|regs|rf~2658_combout ))))

	.dataa(\CPU_RISCV|RS2[0]~9_combout ),
	.datab(\CPU_RISCV|regs|rf~482_q ),
	.datac(\CPU_RISCV|regs|rf~418_q ),
	.datad(\CPU_RISCV|regs|rf~2658_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2659_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2659 .lut_mask = 16'hDDA0;
defparam \CPU_RISCV|regs|rf~2659 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N8
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2660 (
// Equation(s):
// \CPU_RISCV|regs|rf~2660_combout  = (\CPU_RISCV|RS2[3]~5_combout  & ((\CPU_RISCV|regs|rf~2657_combout  & ((\CPU_RISCV|regs|rf~2659_combout ))) # (!\CPU_RISCV|regs|rf~2657_combout  & (\CPU_RISCV|regs|rf~2652_combout )))) # (!\CPU_RISCV|RS2[3]~5_combout  & 
// (((\CPU_RISCV|regs|rf~2657_combout ))))

	.dataa(\CPU_RISCV|RS2[3]~5_combout ),
	.datab(\CPU_RISCV|regs|rf~2652_combout ),
	.datac(\CPU_RISCV|regs|rf~2657_combout ),
	.datad(\CPU_RISCV|regs|rf~2659_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2660_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2660 .lut_mask = 16'hF858;
defparam \CPU_RISCV|regs|rf~2660 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y31_N17
dffeas \CPU_RISCV|regs|rf~578 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~201_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2776_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~578_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~578 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~578 .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y31_N9
dffeas \CPU_RISCV|regs|rf~834 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~201_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2775_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~834_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~834 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~834 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y31_N8
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2641 (
// Equation(s):
// \CPU_RISCV|regs|rf~2641_combout  = (\CPU_RISCV|RS2[2]~3_combout  & (((\CPU_RISCV|RS2[3]~5_combout )))) # (!\CPU_RISCV|RS2[2]~3_combout  & ((\CPU_RISCV|RS2[3]~5_combout  & ((\CPU_RISCV|regs|rf~834_q ))) # (!\CPU_RISCV|RS2[3]~5_combout  & 
// (\CPU_RISCV|regs|rf~578_q ))))

	.dataa(\CPU_RISCV|regs|rf~578_q ),
	.datab(\CPU_RISCV|RS2[2]~3_combout ),
	.datac(\CPU_RISCV|regs|rf~834_q ),
	.datad(\CPU_RISCV|RS2[3]~5_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2641_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2641 .lut_mask = 16'hFC22;
defparam \CPU_RISCV|regs|rf~2641 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y31_N11
dffeas \CPU_RISCV|regs|rf~706 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~201_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2774_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~706_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~706 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~706 .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y31_N7
dffeas \CPU_RISCV|regs|rf~962 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~201_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2735_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~962_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~962 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~962 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y31_N10
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2642 (
// Equation(s):
// \CPU_RISCV|regs|rf~2642_combout  = (\CPU_RISCV|RS2[2]~3_combout  & ((\CPU_RISCV|regs|rf~2641_combout  & ((\CPU_RISCV|regs|rf~962_q ))) # (!\CPU_RISCV|regs|rf~2641_combout  & (\CPU_RISCV|regs|rf~706_q )))) # (!\CPU_RISCV|RS2[2]~3_combout  & 
// (\CPU_RISCV|regs|rf~2641_combout ))

	.dataa(\CPU_RISCV|RS2[2]~3_combout ),
	.datab(\CPU_RISCV|regs|rf~2641_combout ),
	.datac(\CPU_RISCV|regs|rf~706_q ),
	.datad(\CPU_RISCV|regs|rf~962_q ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2642_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2642 .lut_mask = 16'hEC64;
defparam \CPU_RISCV|regs|rf~2642 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y42_N30
cycloneive_lcell_comb \CPU_RISCV|regs|rf~866feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~866feeder_combout  = \CPU_RISCV|comb~201_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_RISCV|comb~201_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~866feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~866feeder .lut_mask = 16'hFF00;
defparam \CPU_RISCV|regs|rf~866feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y42_N31
dffeas \CPU_RISCV|regs|rf~866 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~866feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~2788_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~866_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~866 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~866 .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y41_N15
dffeas \CPU_RISCV|regs|rf~994 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~201_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2742_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~994_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~994 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~994 .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y41_N1
dffeas \CPU_RISCV|regs|rf~610 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~201_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2792_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~610_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~610 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~610 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y42_N28
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2648 (
// Equation(s):
// \CPU_RISCV|regs|rf~2648_combout  = (\CPU_RISCV|RS2[3]~5_combout  & (((\CPU_RISCV|RS2[2]~3_combout )))) # (!\CPU_RISCV|RS2[3]~5_combout  & ((\CPU_RISCV|RS2[2]~3_combout  & (\CPU_RISCV|regs|rf~738_q )) # (!\CPU_RISCV|RS2[2]~3_combout  & 
// ((\CPU_RISCV|regs|rf~610_q )))))

	.dataa(\CPU_RISCV|regs|rf~738_q ),
	.datab(\CPU_RISCV|regs|rf~610_q ),
	.datac(\CPU_RISCV|RS2[3]~5_combout ),
	.datad(\CPU_RISCV|RS2[2]~3_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2648_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2648 .lut_mask = 16'hFA0C;
defparam \CPU_RISCV|regs|rf~2648 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y42_N18
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2649 (
// Equation(s):
// \CPU_RISCV|regs|rf~2649_combout  = (\CPU_RISCV|RS2[3]~5_combout  & ((\CPU_RISCV|regs|rf~2648_combout  & ((\CPU_RISCV|regs|rf~994_q ))) # (!\CPU_RISCV|regs|rf~2648_combout  & (\CPU_RISCV|regs|rf~866_q )))) # (!\CPU_RISCV|RS2[3]~5_combout  & 
// (((\CPU_RISCV|regs|rf~2648_combout ))))

	.dataa(\CPU_RISCV|regs|rf~866_q ),
	.datab(\CPU_RISCV|regs|rf~994_q ),
	.datac(\CPU_RISCV|RS2[3]~5_combout ),
	.datad(\CPU_RISCV|regs|rf~2648_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2649_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2649 .lut_mask = 16'hCFA0;
defparam \CPU_RISCV|regs|rf~2649 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y37_N15
dffeas \CPU_RISCV|regs|rf~802 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~201_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2777_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~802_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~802 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~802 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y37_N26
cycloneive_lcell_comb \CPU_RISCV|regs|rf~546feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~546feeder_combout  = \CPU_RISCV|comb~201_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_RISCV|comb~201_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~546feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~546feeder .lut_mask = 16'hFF00;
defparam \CPU_RISCV|regs|rf~546feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y37_N27
dffeas \CPU_RISCV|regs|rf~546 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~546feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~2780_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~546_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~546 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~546 .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y37_N29
dffeas \CPU_RISCV|regs|rf~674 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~201_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2778_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~674_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~674 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~674 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y37_N22
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2643 (
// Equation(s):
// \CPU_RISCV|regs|rf~2643_combout  = (\CPU_RISCV|RS2[3]~5_combout  & (((\CPU_RISCV|RS2[2]~3_combout )))) # (!\CPU_RISCV|RS2[3]~5_combout  & ((\CPU_RISCV|RS2[2]~3_combout  & ((\CPU_RISCV|regs|rf~674_q ))) # (!\CPU_RISCV|RS2[2]~3_combout  & 
// (\CPU_RISCV|regs|rf~546_q ))))

	.dataa(\CPU_RISCV|regs|rf~546_q ),
	.datab(\CPU_RISCV|regs|rf~674_q ),
	.datac(\CPU_RISCV|RS2[3]~5_combout ),
	.datad(\CPU_RISCV|RS2[2]~3_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2643_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2643 .lut_mask = 16'hFC0A;
defparam \CPU_RISCV|regs|rf~2643 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y37_N8
cycloneive_lcell_comb \CPU_RISCV|regs|rf~930feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~930feeder_combout  = \CPU_RISCV|comb~201_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_RISCV|comb~201_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~930feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~930feeder .lut_mask = 16'hFF00;
defparam \CPU_RISCV|regs|rf~930feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y37_N9
dffeas \CPU_RISCV|regs|rf~930 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~930feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~2782_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~930_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~930 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~930 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y37_N16
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2644 (
// Equation(s):
// \CPU_RISCV|regs|rf~2644_combout  = (\CPU_RISCV|RS2[3]~5_combout  & ((\CPU_RISCV|regs|rf~2643_combout  & ((\CPU_RISCV|regs|rf~930_q ))) # (!\CPU_RISCV|regs|rf~2643_combout  & (\CPU_RISCV|regs|rf~802_q )))) # (!\CPU_RISCV|RS2[3]~5_combout  & 
// (((\CPU_RISCV|regs|rf~2643_combout ))))

	.dataa(\CPU_RISCV|regs|rf~802_q ),
	.datab(\CPU_RISCV|RS2[3]~5_combout ),
	.datac(\CPU_RISCV|regs|rf~2643_combout ),
	.datad(\CPU_RISCV|regs|rf~930_q ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2644_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2644 .lut_mask = 16'hF838;
defparam \CPU_RISCV|regs|rf~2644 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y33_N17
dffeas \CPU_RISCV|regs|rf~898 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~201_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2787_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~898_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~898 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~898 .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y32_N27
dffeas \CPU_RISCV|regs|rf~642 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~201_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2783_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~642_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~642 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~642 .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y32_N13
dffeas \CPU_RISCV|regs|rf~770 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~201_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2785_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~770_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~770 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~770 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N28
cycloneive_lcell_comb \CPU_RISCV|regs|rf~514feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~514feeder_combout  = \CPU_RISCV|comb~201_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_RISCV|comb~201_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~514feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~514feeder .lut_mask = 16'hFF00;
defparam \CPU_RISCV|regs|rf~514feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y33_N29
dffeas \CPU_RISCV|regs|rf~514 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~514feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~2786_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~514_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~514 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~514 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N12
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2645 (
// Equation(s):
// \CPU_RISCV|regs|rf~2645_combout  = (\CPU_RISCV|RS2[3]~5_combout  & ((\CPU_RISCV|RS2[2]~3_combout ) # ((\CPU_RISCV|regs|rf~770_q )))) # (!\CPU_RISCV|RS2[3]~5_combout  & (!\CPU_RISCV|RS2[2]~3_combout  & ((\CPU_RISCV|regs|rf~514_q ))))

	.dataa(\CPU_RISCV|RS2[3]~5_combout ),
	.datab(\CPU_RISCV|RS2[2]~3_combout ),
	.datac(\CPU_RISCV|regs|rf~770_q ),
	.datad(\CPU_RISCV|regs|rf~514_q ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2645_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2645 .lut_mask = 16'hB9A8;
defparam \CPU_RISCV|regs|rf~2645 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N26
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2646 (
// Equation(s):
// \CPU_RISCV|regs|rf~2646_combout  = (\CPU_RISCV|RS2[2]~3_combout  & ((\CPU_RISCV|regs|rf~2645_combout  & (\CPU_RISCV|regs|rf~898_q )) # (!\CPU_RISCV|regs|rf~2645_combout  & ((\CPU_RISCV|regs|rf~642_q ))))) # (!\CPU_RISCV|RS2[2]~3_combout  & 
// (((\CPU_RISCV|regs|rf~2645_combout ))))

	.dataa(\CPU_RISCV|regs|rf~898_q ),
	.datab(\CPU_RISCV|RS2[2]~3_combout ),
	.datac(\CPU_RISCV|regs|rf~642_q ),
	.datad(\CPU_RISCV|regs|rf~2645_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2646_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2646 .lut_mask = 16'hBBC0;
defparam \CPU_RISCV|regs|rf~2646 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N6
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2647 (
// Equation(s):
// \CPU_RISCV|regs|rf~2647_combout  = (\CPU_RISCV|RS2[0]~9_combout  & ((\CPU_RISCV|RS2[1]~7_combout ) # ((\CPU_RISCV|regs|rf~2644_combout )))) # (!\CPU_RISCV|RS2[0]~9_combout  & (!\CPU_RISCV|RS2[1]~7_combout  & ((\CPU_RISCV|regs|rf~2646_combout ))))

	.dataa(\CPU_RISCV|RS2[0]~9_combout ),
	.datab(\CPU_RISCV|RS2[1]~7_combout ),
	.datac(\CPU_RISCV|regs|rf~2644_combout ),
	.datad(\CPU_RISCV|regs|rf~2646_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2647_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2647 .lut_mask = 16'hB9A8;
defparam \CPU_RISCV|regs|rf~2647 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N12
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2650 (
// Equation(s):
// \CPU_RISCV|regs|rf~2650_combout  = (\CPU_RISCV|RS2[1]~7_combout  & ((\CPU_RISCV|regs|rf~2647_combout  & ((\CPU_RISCV|regs|rf~2649_combout ))) # (!\CPU_RISCV|regs|rf~2647_combout  & (\CPU_RISCV|regs|rf~2642_combout )))) # (!\CPU_RISCV|RS2[1]~7_combout  & 
// (((\CPU_RISCV|regs|rf~2647_combout ))))

	.dataa(\CPU_RISCV|regs|rf~2642_combout ),
	.datab(\CPU_RISCV|RS2[1]~7_combout ),
	.datac(\CPU_RISCV|regs|rf~2649_combout ),
	.datad(\CPU_RISCV|regs|rf~2647_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2650_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2650 .lut_mask = 16'hF388;
defparam \CPU_RISCV|regs|rf~2650 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N30
cycloneive_lcell_comb \CPU_RISCV|regs|rd2[2]~30 (
// Equation(s):
// \CPU_RISCV|regs|rd2[2]~30_combout  = (\CPU_RISCV|RS2[4]~10_combout  & (((\CPU_RISCV|regs|rf~2650_combout )))) # (!\CPU_RISCV|RS2[4]~10_combout  & (!\CPU_RISCV|regs|Equal1~1_combout  & (\CPU_RISCV|regs|rf~2660_combout )))

	.dataa(\CPU_RISCV|regs|Equal1~1_combout ),
	.datab(\CPU_RISCV|RS2[4]~10_combout ),
	.datac(\CPU_RISCV|regs|rf~2660_combout ),
	.datad(\CPU_RISCV|regs|rf~2650_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rd2[2]~30_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rd2[2]~30 .lut_mask = 16'hDC10;
defparam \CPU_RISCV|regs|rd2[2]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y35_N2
cycloneive_lcell_comb \CPU_RISCV|Add1~2 (
// Equation(s):
// \CPU_RISCV|Add1~2_combout  = (\CPU_RISCV|regs|rd2[1]~31_combout  & ((\CPU_RISCV|regs|rd1[1]~30_combout  & (\CPU_RISCV|Add1~1  & VCC)) # (!\CPU_RISCV|regs|rd1[1]~30_combout  & (!\CPU_RISCV|Add1~1 )))) # (!\CPU_RISCV|regs|rd2[1]~31_combout  & 
// ((\CPU_RISCV|regs|rd1[1]~30_combout  & (!\CPU_RISCV|Add1~1 )) # (!\CPU_RISCV|regs|rd1[1]~30_combout  & ((\CPU_RISCV|Add1~1 ) # (GND)))))
// \CPU_RISCV|Add1~3  = CARRY((\CPU_RISCV|regs|rd2[1]~31_combout  & (!\CPU_RISCV|regs|rd1[1]~30_combout  & !\CPU_RISCV|Add1~1 )) # (!\CPU_RISCV|regs|rd2[1]~31_combout  & ((!\CPU_RISCV|Add1~1 ) # (!\CPU_RISCV|regs|rd1[1]~30_combout ))))

	.dataa(\CPU_RISCV|regs|rd2[1]~31_combout ),
	.datab(\CPU_RISCV|regs|rd1[1]~30_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU_RISCV|Add1~1 ),
	.combout(\CPU_RISCV|Add1~2_combout ),
	.cout(\CPU_RISCV|Add1~3 ));
// synopsys translate_off
defparam \CPU_RISCV|Add1~2 .lut_mask = 16'h9617;
defparam \CPU_RISCV|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y35_N4
cycloneive_lcell_comb \CPU_RISCV|Add1~4 (
// Equation(s):
// \CPU_RISCV|Add1~4_combout  = ((\CPU_RISCV|regs|rd1[2]~29_combout  $ (\CPU_RISCV|regs|rd2[2]~30_combout  $ (!\CPU_RISCV|Add1~3 )))) # (GND)
// \CPU_RISCV|Add1~5  = CARRY((\CPU_RISCV|regs|rd1[2]~29_combout  & ((\CPU_RISCV|regs|rd2[2]~30_combout ) # (!\CPU_RISCV|Add1~3 ))) # (!\CPU_RISCV|regs|rd1[2]~29_combout  & (\CPU_RISCV|regs|rd2[2]~30_combout  & !\CPU_RISCV|Add1~3 )))

	.dataa(\CPU_RISCV|regs|rd1[2]~29_combout ),
	.datab(\CPU_RISCV|regs|rd2[2]~30_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU_RISCV|Add1~3 ),
	.combout(\CPU_RISCV|Add1~4_combout ),
	.cout(\CPU_RISCV|Add1~5 ));
// synopsys translate_off
defparam \CPU_RISCV|Add1~4 .lut_mask = 16'h698E;
defparam \CPU_RISCV|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N2
cycloneive_lcell_comb \CPU_RISCV|Equal16~6 (
// Equation(s):
// \CPU_RISCV|Equal16~6_combout  = \CPU_RISCV|regs|rd1[2]~29_combout  $ (\CPU_RISCV|regs|rd2[2]~30_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_RISCV|regs|rd1[2]~29_combout ),
	.datad(\CPU_RISCV|regs|rd2[2]~30_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|Equal16~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|Equal16~6 .lut_mask = 16'h0FF0;
defparam \CPU_RISCV|Equal16~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N4
cycloneive_lcell_comb \CPU_RISCV|Add3~4 (
// Equation(s):
// \CPU_RISCV|Add3~4_combout  = ((\CPU_RISCV|imm[2]~19_combout  $ (\CPU_RISCV|pc [2] $ (!\CPU_RISCV|Add3~3 )))) # (GND)
// \CPU_RISCV|Add3~5  = CARRY((\CPU_RISCV|imm[2]~19_combout  & ((\CPU_RISCV|pc [2]) # (!\CPU_RISCV|Add3~3 ))) # (!\CPU_RISCV|imm[2]~19_combout  & (\CPU_RISCV|pc [2] & !\CPU_RISCV|Add3~3 )))

	.dataa(\CPU_RISCV|imm[2]~19_combout ),
	.datab(\CPU_RISCV|pc [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU_RISCV|Add3~3 ),
	.combout(\CPU_RISCV|Add3~4_combout ),
	.cout(\CPU_RISCV|Add3~5 ));
// synopsys translate_off
defparam \CPU_RISCV|Add3~4 .lut_mask = 16'h698E;
defparam \CPU_RISCV|Add3~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y34_N12
cycloneive_lcell_comb \CPU_RISCV|ShiftLeft0~141 (
// Equation(s):
// \CPU_RISCV|ShiftLeft0~141_combout  = (!\CPU_RISCV|imm[2]~19_combout  & !\CPU_RISCV|regs|Equal0~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_RISCV|imm[2]~19_combout ),
	.datad(\CPU_RISCV|regs|Equal0~1_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|ShiftLeft0~141_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|ShiftLeft0~141 .lut_mask = 16'h000F;
defparam \CPU_RISCV|ShiftLeft0~141 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N14
cycloneive_lcell_comb \CPU_RISCV|ShiftLeft0~8 (
// Equation(s):
// \CPU_RISCV|ShiftLeft0~8_combout  = (\CPU_RISCV|imm[1]~20_combout  & \CPU_RISCV|imm[0]~21_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_RISCV|imm[1]~20_combout ),
	.datad(\CPU_RISCV|imm[0]~21_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|ShiftLeft0~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|ShiftLeft0~8 .lut_mask = 16'hF000;
defparam \CPU_RISCV|ShiftLeft0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y34_N8
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2765 (
// Equation(s):
// \CPU_RISCV|regs|rf~2765_combout  = (\imem|RAM~1228_combout  & ((\CPU_RISCV|RS1~2_combout  & (\CPU_RISCV|regs|rf~2730_combout )) # (!\CPU_RISCV|RS1~2_combout  & ((\CPU_RISCV|regs|rf~2720_combout ))))) # (!\imem|RAM~1228_combout  & 
// (((\CPU_RISCV|regs|rf~2730_combout ))))

	.dataa(\imem|RAM~1228_combout ),
	.datab(\CPU_RISCV|RS1~2_combout ),
	.datac(\CPU_RISCV|regs|rf~2730_combout ),
	.datad(\CPU_RISCV|regs|rf~2720_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2765_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2765 .lut_mask = 16'hF2D0;
defparam \CPU_RISCV|regs|rf~2765 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N24
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2638 (
// Equation(s):
// \CPU_RISCV|regs|rf~2638_combout  = (\CPU_RISCV|RS1[1]~6_combout  & (((\CPU_RISCV|RS1[0]~7_combout )))) # (!\CPU_RISCV|RS1[1]~6_combout  & ((\CPU_RISCV|RS1[0]~7_combout  & (\CPU_RISCV|regs|rf~418_q )) # (!\CPU_RISCV|RS1[0]~7_combout  & 
// ((\CPU_RISCV|regs|rf~386_q )))))

	.dataa(\CPU_RISCV|RS1[1]~6_combout ),
	.datab(\CPU_RISCV|regs|rf~418_q ),
	.datac(\CPU_RISCV|regs|rf~386_q ),
	.datad(\CPU_RISCV|RS1[0]~7_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2638_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2638 .lut_mask = 16'hEE50;
defparam \CPU_RISCV|regs|rf~2638 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N12
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2639 (
// Equation(s):
// \CPU_RISCV|regs|rf~2639_combout  = (\CPU_RISCV|RS1[1]~6_combout  & ((\CPU_RISCV|regs|rf~2638_combout  & (\CPU_RISCV|regs|rf~482_q )) # (!\CPU_RISCV|regs|rf~2638_combout  & ((\CPU_RISCV|regs|rf~450_q ))))) # (!\CPU_RISCV|RS1[1]~6_combout  & 
// (((\CPU_RISCV|regs|rf~2638_combout ))))

	.dataa(\CPU_RISCV|regs|rf~482_q ),
	.datab(\CPU_RISCV|regs|rf~450_q ),
	.datac(\CPU_RISCV|RS1[1]~6_combout ),
	.datad(\CPU_RISCV|regs|rf~2638_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2639_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2639 .lut_mask = 16'hAFC0;
defparam \CPU_RISCV|regs|rf~2639 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y30_N2
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2631 (
// Equation(s):
// \CPU_RISCV|regs|rf~2631_combout  = (\CPU_RISCV|RS1[0]~7_combout  & (((\CPU_RISCV|regs|rf~162_q ) # (\CPU_RISCV|RS1[1]~6_combout )))) # (!\CPU_RISCV|RS1[0]~7_combout  & (\CPU_RISCV|regs|rf~130_q  & ((!\CPU_RISCV|RS1[1]~6_combout ))))

	.dataa(\CPU_RISCV|RS1[0]~7_combout ),
	.datab(\CPU_RISCV|regs|rf~130_q ),
	.datac(\CPU_RISCV|regs|rf~162_q ),
	.datad(\CPU_RISCV|RS1[1]~6_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2631_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2631 .lut_mask = 16'hAAE4;
defparam \CPU_RISCV|regs|rf~2631 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y30_N28
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2632 (
// Equation(s):
// \CPU_RISCV|regs|rf~2632_combout  = (\CPU_RISCV|RS1[1]~6_combout  & ((\CPU_RISCV|regs|rf~2631_combout  & (\CPU_RISCV|regs|rf~226_q )) # (!\CPU_RISCV|regs|rf~2631_combout  & ((\CPU_RISCV|regs|rf~194_q ))))) # (!\CPU_RISCV|RS1[1]~6_combout  & 
// (((\CPU_RISCV|regs|rf~2631_combout ))))

	.dataa(\CPU_RISCV|RS1[1]~6_combout ),
	.datab(\CPU_RISCV|regs|rf~226_q ),
	.datac(\CPU_RISCV|regs|rf~194_q ),
	.datad(\CPU_RISCV|regs|rf~2631_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2632_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2632 .lut_mask = 16'hDDA0;
defparam \CPU_RISCV|regs|rf~2632 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N12
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2635 (
// Equation(s):
// \CPU_RISCV|regs|rf~2635_combout  = (\CPU_RISCV|RS1[1]~6_combout  & ((\CPU_RISCV|regs|rf~66_q ) # ((\CPU_RISCV|RS1[0]~7_combout )))) # (!\CPU_RISCV|RS1[1]~6_combout  & (((\CPU_RISCV|regs|rf~2_q  & !\CPU_RISCV|RS1[0]~7_combout ))))

	.dataa(\CPU_RISCV|RS1[1]~6_combout ),
	.datab(\CPU_RISCV|regs|rf~66_q ),
	.datac(\CPU_RISCV|regs|rf~2_q ),
	.datad(\CPU_RISCV|RS1[0]~7_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2635_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2635 .lut_mask = 16'hAAD8;
defparam \CPU_RISCV|regs|rf~2635 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N18
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2636 (
// Equation(s):
// \CPU_RISCV|regs|rf~2636_combout  = (\CPU_RISCV|regs|rf~2635_combout  & (((\CPU_RISCV|regs|rf~98_q ) # (!\CPU_RISCV|RS1[0]~7_combout )))) # (!\CPU_RISCV|regs|rf~2635_combout  & (\CPU_RISCV|regs|rf~34_q  & ((\CPU_RISCV|RS1[0]~7_combout ))))

	.dataa(\CPU_RISCV|regs|rf~2635_combout ),
	.datab(\CPU_RISCV|regs|rf~34_q ),
	.datac(\CPU_RISCV|regs|rf~98_q ),
	.datad(\CPU_RISCV|RS1[0]~7_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2636_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2636 .lut_mask = 16'hE4AA;
defparam \CPU_RISCV|regs|rf~2636 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N26
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2633 (
// Equation(s):
// \CPU_RISCV|regs|rf~2633_combout  = (\CPU_RISCV|RS1[1]~6_combout  & ((\CPU_RISCV|RS1[0]~7_combout  & (\CPU_RISCV|regs|rf~354_q )) # (!\CPU_RISCV|RS1[0]~7_combout  & ((\CPU_RISCV|regs|rf~322_q ))))) # (!\CPU_RISCV|RS1[1]~6_combout  & 
// (((\CPU_RISCV|RS1[0]~7_combout ))))

	.dataa(\CPU_RISCV|regs|rf~354_q ),
	.datab(\CPU_RISCV|RS1[1]~6_combout ),
	.datac(\CPU_RISCV|regs|rf~322_q ),
	.datad(\CPU_RISCV|RS1[0]~7_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2633_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2633 .lut_mask = 16'hBBC0;
defparam \CPU_RISCV|regs|rf~2633 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N2
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2634 (
// Equation(s):
// \CPU_RISCV|regs|rf~2634_combout  = (\CPU_RISCV|RS1[1]~6_combout  & (((\CPU_RISCV|regs|rf~2633_combout )))) # (!\CPU_RISCV|RS1[1]~6_combout  & ((\CPU_RISCV|regs|rf~2633_combout  & (\CPU_RISCV|regs|rf~290_q )) # (!\CPU_RISCV|regs|rf~2633_combout  & 
// ((\CPU_RISCV|regs|rf~258_q )))))

	.dataa(\CPU_RISCV|regs|rf~290_q ),
	.datab(\CPU_RISCV|regs|rf~258_q ),
	.datac(\CPU_RISCV|RS1[1]~6_combout ),
	.datad(\CPU_RISCV|regs|rf~2633_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2634_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2634 .lut_mask = 16'hFA0C;
defparam \CPU_RISCV|regs|rf~2634 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y37_N20
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2637 (
// Equation(s):
// \CPU_RISCV|regs|rf~2637_combout  = (\CPU_RISCV|RS1[2]~4_combout  & (\CPU_RISCV|RS1[3]~5_combout )) # (!\CPU_RISCV|RS1[2]~4_combout  & ((\CPU_RISCV|RS1[3]~5_combout  & ((\CPU_RISCV|regs|rf~2634_combout ))) # (!\CPU_RISCV|RS1[3]~5_combout  & 
// (\CPU_RISCV|regs|rf~2636_combout ))))

	.dataa(\CPU_RISCV|RS1[2]~4_combout ),
	.datab(\CPU_RISCV|RS1[3]~5_combout ),
	.datac(\CPU_RISCV|regs|rf~2636_combout ),
	.datad(\CPU_RISCV|regs|rf~2634_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2637_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2637 .lut_mask = 16'hDC98;
defparam \CPU_RISCV|regs|rf~2637 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y37_N6
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2640 (
// Equation(s):
// \CPU_RISCV|regs|rf~2640_combout  = (\CPU_RISCV|RS1[2]~4_combout  & ((\CPU_RISCV|regs|rf~2637_combout  & (\CPU_RISCV|regs|rf~2639_combout )) # (!\CPU_RISCV|regs|rf~2637_combout  & ((\CPU_RISCV|regs|rf~2632_combout ))))) # (!\CPU_RISCV|RS1[2]~4_combout  & 
// (((\CPU_RISCV|regs|rf~2637_combout ))))

	.dataa(\CPU_RISCV|RS1[2]~4_combout ),
	.datab(\CPU_RISCV|regs|rf~2639_combout ),
	.datac(\CPU_RISCV|regs|rf~2632_combout ),
	.datad(\CPU_RISCV|regs|rf~2637_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2640_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2640 .lut_mask = 16'hDDA0;
defparam \CPU_RISCV|regs|rf~2640 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y37_N0
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2771 (
// Equation(s):
// \CPU_RISCV|regs|rf~2771_combout  = (\CPU_RISCV|RS1~2_combout  & (((\CPU_RISCV|regs|rf~2640_combout )))) # (!\CPU_RISCV|RS1~2_combout  & ((\imem|RAM~1228_combout  & (\CPU_RISCV|regs|rf~2630_combout )) # (!\imem|RAM~1228_combout  & 
// ((\CPU_RISCV|regs|rf~2640_combout )))))

	.dataa(\CPU_RISCV|RS1~2_combout ),
	.datab(\imem|RAM~1228_combout ),
	.datac(\CPU_RISCV|regs|rf~2630_combout ),
	.datad(\CPU_RISCV|regs|rf~2640_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2771_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2771 .lut_mask = 16'hFB40;
defparam \CPU_RISCV|regs|rf~2771 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y40_N6
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2671 (
// Equation(s):
// \CPU_RISCV|regs|rf~2671_combout  = (\CPU_RISCV|RS1[0]~7_combout  & (((\CPU_RISCV|regs|rf~289_q ) # (\CPU_RISCV|RS1[1]~6_combout )))) # (!\CPU_RISCV|RS1[0]~7_combout  & (\CPU_RISCV|regs|rf~257_q  & ((!\CPU_RISCV|RS1[1]~6_combout ))))

	.dataa(\CPU_RISCV|regs|rf~257_q ),
	.datab(\CPU_RISCV|RS1[0]~7_combout ),
	.datac(\CPU_RISCV|regs|rf~289_q ),
	.datad(\CPU_RISCV|RS1[1]~6_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2671_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2671 .lut_mask = 16'hCCE2;
defparam \CPU_RISCV|regs|rf~2671 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y40_N8
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2672 (
// Equation(s):
// \CPU_RISCV|regs|rf~2672_combout  = (\CPU_RISCV|RS1[1]~6_combout  & ((\CPU_RISCV|regs|rf~2671_combout  & (\CPU_RISCV|regs|rf~353_q )) # (!\CPU_RISCV|regs|rf~2671_combout  & ((\CPU_RISCV|regs|rf~321_q ))))) # (!\CPU_RISCV|RS1[1]~6_combout  & 
// (((\CPU_RISCV|regs|rf~2671_combout ))))

	.dataa(\CPU_RISCV|RS1[1]~6_combout ),
	.datab(\CPU_RISCV|regs|rf~353_q ),
	.datac(\CPU_RISCV|regs|rf~321_q ),
	.datad(\CPU_RISCV|regs|rf~2671_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2672_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2672 .lut_mask = 16'hDDA0;
defparam \CPU_RISCV|regs|rf~2672 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y33_N26
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2682 (
// Equation(s):
// \CPU_RISCV|regs|rf~2682_combout  = (\CPU_RISCV|RS1[1]~6_combout  & ((\CPU_RISCV|RS1[0]~7_combout ) # ((\CPU_RISCV|regs|rf~449_q )))) # (!\CPU_RISCV|RS1[1]~6_combout  & (!\CPU_RISCV|RS1[0]~7_combout  & (\CPU_RISCV|regs|rf~385_q )))

	.dataa(\CPU_RISCV|RS1[1]~6_combout ),
	.datab(\CPU_RISCV|RS1[0]~7_combout ),
	.datac(\CPU_RISCV|regs|rf~385_q ),
	.datad(\CPU_RISCV|regs|rf~449_q ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2682_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2682 .lut_mask = 16'hBA98;
defparam \CPU_RISCV|regs|rf~2682 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y33_N6
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2683 (
// Equation(s):
// \CPU_RISCV|regs|rf~2683_combout  = (\CPU_RISCV|regs|rf~2682_combout  & (((\CPU_RISCV|regs|rf~481_q ) # (!\CPU_RISCV|RS1[0]~7_combout )))) # (!\CPU_RISCV|regs|rf~2682_combout  & (\CPU_RISCV|regs|rf~417_q  & ((\CPU_RISCV|RS1[0]~7_combout ))))

	.dataa(\CPU_RISCV|regs|rf~417_q ),
	.datab(\CPU_RISCV|regs|rf~481_q ),
	.datac(\CPU_RISCV|regs|rf~2682_combout ),
	.datad(\CPU_RISCV|RS1[0]~7_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2683_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2683 .lut_mask = 16'hCAF0;
defparam \CPU_RISCV|regs|rf~2683 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N26
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2676 (
// Equation(s):
// \CPU_RISCV|regs|rf~2676_combout  = (\CPU_RISCV|pc [9] & ((\imem|RAM~799_combout ))) # (!\CPU_RISCV|pc [9] & (\imem|RAM~821_combout ))

	.dataa(\CPU_RISCV|pc [9]),
	.datab(\imem|RAM~821_combout ),
	.datac(\imem|RAM~799_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2676_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2676 .lut_mask = 16'hE4E4;
defparam \CPU_RISCV|regs|rf~2676 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N6
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2677 (
// Equation(s):
// \CPU_RISCV|regs|rf~2677_combout  = (\CPU_RISCV|pc [6] & ((!\imem|RAM~750_combout ))) # (!\CPU_RISCV|pc [6] & (!\imem|RAM~775_combout ))

	.dataa(\CPU_RISCV|pc [6]),
	.datab(gnd),
	.datac(\imem|RAM~775_combout ),
	.datad(\imem|RAM~750_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2677_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2677 .lut_mask = 16'h05AF;
defparam \CPU_RISCV|regs|rf~2677 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N0
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2678 (
// Equation(s):
// \CPU_RISCV|regs|rf~2678_combout  = (\CPU_RISCV|regs|rf~2676_combout  & ((\CPU_RISCV|regs|rf~33_q ) # (!\CPU_RISCV|regs|rf~2677_combout ))) # (!\CPU_RISCV|regs|rf~2676_combout  & ((\CPU_RISCV|regs|rf~2677_combout )))

	.dataa(\CPU_RISCV|regs|rf~2676_combout ),
	.datab(gnd),
	.datac(\CPU_RISCV|regs|rf~33_q ),
	.datad(\CPU_RISCV|regs|rf~2677_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2678_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2678 .lut_mask = 16'hF5AA;
defparam \CPU_RISCV|regs|rf~2678 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y34_N22
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2679 (
// Equation(s):
// \CPU_RISCV|regs|rf~2679_combout  = (\CPU_RISCV|RS1~2_combout  & (((\CPU_RISCV|regs|rf~1_q )))) # (!\CPU_RISCV|RS1~2_combout  & (\CPU_RISCV|regs|rf~2678_combout  & ((\CPU_RISCV|regs|rf~2676_combout ) # (\CPU_RISCV|regs|rf~1_q ))))

	.dataa(\CPU_RISCV|regs|rf~2676_combout ),
	.datab(\CPU_RISCV|RS1~2_combout ),
	.datac(\CPU_RISCV|regs|rf~1_q ),
	.datad(\CPU_RISCV|regs|rf~2678_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2679_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2679 .lut_mask = 16'hF2C0;
defparam \CPU_RISCV|regs|rf~2679 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y34_N20
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2680 (
// Equation(s):
// \CPU_RISCV|regs|rf~2680_combout  = (\CPU_RISCV|regs|rf~2679_combout  & (((\CPU_RISCV|regs|rf~97_q ) # (!\CPU_RISCV|RS1[1]~6_combout )))) # (!\CPU_RISCV|regs|rf~2679_combout  & (\CPU_RISCV|regs|rf~65_q  & ((\CPU_RISCV|RS1[1]~6_combout ))))

	.dataa(\CPU_RISCV|regs|rf~2679_combout ),
	.datab(\CPU_RISCV|regs|rf~65_q ),
	.datac(\CPU_RISCV|regs|rf~97_q ),
	.datad(\CPU_RISCV|RS1[1]~6_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2680_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2680 .lut_mask = 16'hE4AA;
defparam \CPU_RISCV|regs|rf~2680 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y33_N14
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2673 (
// Equation(s):
// \CPU_RISCV|regs|rf~2673_combout  = (!\CPU_RISCV|RS1~2_combout  & ((\CPU_RISCV|pc [9] & ((\imem|RAM~799_combout ))) # (!\CPU_RISCV|pc [9] & (\imem|RAM~821_combout ))))

	.dataa(\CPU_RISCV|pc [9]),
	.datab(\imem|RAM~821_combout ),
	.datac(\imem|RAM~799_combout ),
	.datad(\CPU_RISCV|RS1~2_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2673_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2673 .lut_mask = 16'h00E4;
defparam \CPU_RISCV|regs|rf~2673 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N2
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2674 (
// Equation(s):
// \CPU_RISCV|regs|rf~2674_combout  = (\CPU_RISCV|RS1[1]~6_combout  & (((\CPU_RISCV|regs|rf~225_q ) # (!\CPU_RISCV|regs|rf~2673_combout )))) # (!\CPU_RISCV|RS1[1]~6_combout  & (\CPU_RISCV|regs|rf~161_q  & ((\CPU_RISCV|regs|rf~2673_combout ))))

	.dataa(\CPU_RISCV|RS1[1]~6_combout ),
	.datab(\CPU_RISCV|regs|rf~161_q ),
	.datac(\CPU_RISCV|regs|rf~225_q ),
	.datad(\CPU_RISCV|regs|rf~2673_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2674_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2674 .lut_mask = 16'hE4AA;
defparam \CPU_RISCV|regs|rf~2674 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y34_N28
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2675 (
// Equation(s):
// \CPU_RISCV|regs|rf~2675_combout  = (\CPU_RISCV|regs|rf~2673_combout  & (((\CPU_RISCV|regs|rf~2674_combout )))) # (!\CPU_RISCV|regs|rf~2673_combout  & ((\CPU_RISCV|regs|rf~2674_combout  & (\CPU_RISCV|regs|rf~193_q )) # (!\CPU_RISCV|regs|rf~2674_combout  & 
// ((\CPU_RISCV|regs|rf~129_q )))))

	.dataa(\CPU_RISCV|regs|rf~193_q ),
	.datab(\CPU_RISCV|regs|rf~129_q ),
	.datac(\CPU_RISCV|regs|rf~2673_combout ),
	.datad(\CPU_RISCV|regs|rf~2674_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2675_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2675 .lut_mask = 16'hFA0C;
defparam \CPU_RISCV|regs|rf~2675 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y34_N6
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2681 (
// Equation(s):
// \CPU_RISCV|regs|rf~2681_combout  = (\CPU_RISCV|RS1[2]~4_combout  & (((\CPU_RISCV|RS1[3]~5_combout ) # (\CPU_RISCV|regs|rf~2675_combout )))) # (!\CPU_RISCV|RS1[2]~4_combout  & (\CPU_RISCV|regs|rf~2680_combout  & (!\CPU_RISCV|RS1[3]~5_combout )))

	.dataa(\CPU_RISCV|RS1[2]~4_combout ),
	.datab(\CPU_RISCV|regs|rf~2680_combout ),
	.datac(\CPU_RISCV|RS1[3]~5_combout ),
	.datad(\CPU_RISCV|regs|rf~2675_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2681_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2681 .lut_mask = 16'hAEA4;
defparam \CPU_RISCV|regs|rf~2681 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y34_N12
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2684 (
// Equation(s):
// \CPU_RISCV|regs|rf~2684_combout  = (\CPU_RISCV|RS1[3]~5_combout  & ((\CPU_RISCV|regs|rf~2681_combout  & ((\CPU_RISCV|regs|rf~2683_combout ))) # (!\CPU_RISCV|regs|rf~2681_combout  & (\CPU_RISCV|regs|rf~2672_combout )))) # (!\CPU_RISCV|RS1[3]~5_combout  & 
// (((\CPU_RISCV|regs|rf~2681_combout ))))

	.dataa(\CPU_RISCV|regs|rf~2672_combout ),
	.datab(\CPU_RISCV|regs|rf~2683_combout ),
	.datac(\CPU_RISCV|RS1[3]~5_combout ),
	.datad(\CPU_RISCV|regs|rf~2681_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2684_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2684 .lut_mask = 16'hCFA0;
defparam \CPU_RISCV|regs|rf~2684 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y34_N18
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2773 (
// Equation(s):
// \CPU_RISCV|regs|rf~2773_combout  = (\imem|RAM~1228_combout  & ((\CPU_RISCV|RS1~2_combout  & ((\CPU_RISCV|regs|rf~2684_combout ))) # (!\CPU_RISCV|RS1~2_combout  & (\CPU_RISCV|regs|rf~2670_combout )))) # (!\imem|RAM~1228_combout  & 
// (((\CPU_RISCV|regs|rf~2684_combout ))))

	.dataa(\imem|RAM~1228_combout ),
	.datab(\CPU_RISCV|RS1~2_combout ),
	.datac(\CPU_RISCV|regs|rf~2670_combout ),
	.datad(\CPU_RISCV|regs|rf~2684_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2773_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2773 .lut_mask = 16'hFD20;
defparam \CPU_RISCV|regs|rf~2773 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N20
cycloneive_lcell_comb \CPU_RISCV|ShiftLeft0~4 (
// Equation(s):
// \CPU_RISCV|ShiftLeft0~4_combout  = (!\CPU_RISCV|imm[1]~20_combout  & !\CPU_RISCV|imm[0]~21_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_RISCV|imm[1]~20_combout ),
	.datad(\CPU_RISCV|imm[0]~21_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|ShiftLeft0~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|ShiftLeft0~4 .lut_mask = 16'h000F;
defparam \CPU_RISCV|ShiftLeft0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N28
cycloneive_lcell_comb \CPU_RISCV|ShiftLeft0~55 (
// Equation(s):
// \CPU_RISCV|ShiftLeft0~55_combout  = (\CPU_RISCV|comb~30_combout  & ((\CPU_RISCV|regs|rf~2773_combout ) # ((\CPU_RISCV|regs|rf~2771_combout  & \CPU_RISCV|ShiftLeft0~4_combout )))) # (!\CPU_RISCV|comb~30_combout  & (\CPU_RISCV|regs|rf~2771_combout  & 
// ((\CPU_RISCV|ShiftLeft0~4_combout ))))

	.dataa(\CPU_RISCV|comb~30_combout ),
	.datab(\CPU_RISCV|regs|rf~2771_combout ),
	.datac(\CPU_RISCV|regs|rf~2773_combout ),
	.datad(\CPU_RISCV|ShiftLeft0~4_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|ShiftLeft0~55_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|ShiftLeft0~55 .lut_mask = 16'hECA0;
defparam \CPU_RISCV|ShiftLeft0~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N18
cycloneive_lcell_comb \CPU_RISCV|ShiftLeft0~56 (
// Equation(s):
// \CPU_RISCV|ShiftLeft0~56_combout  = (\CPU_RISCV|ShiftLeft0~55_combout ) # ((\CPU_RISCV|imm[1]~20_combout  & \CPU_RISCV|regs|rf~2765_combout ))

	.dataa(\CPU_RISCV|imm[1]~20_combout ),
	.datab(gnd),
	.datac(\CPU_RISCV|regs|rf~2765_combout ),
	.datad(\CPU_RISCV|ShiftLeft0~55_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|ShiftLeft0~56_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|ShiftLeft0~56 .lut_mask = 16'hFFA0;
defparam \CPU_RISCV|ShiftLeft0~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y34_N10
cycloneive_lcell_comb \CPU_RISCV|ShiftLeft0~143 (
// Equation(s):
// \CPU_RISCV|ShiftLeft0~143_combout  = (\CPU_RISCV|ShiftLeft0~141_combout  & (!\CPU_RISCV|ShiftLeft0~8_combout  & (!\CPU_RISCV|imm[3]~18_combout  & \CPU_RISCV|ShiftLeft0~56_combout )))

	.dataa(\CPU_RISCV|ShiftLeft0~141_combout ),
	.datab(\CPU_RISCV|ShiftLeft0~8_combout ),
	.datac(\CPU_RISCV|imm[3]~18_combout ),
	.datad(\CPU_RISCV|ShiftLeft0~56_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|ShiftLeft0~143_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|ShiftLeft0~143 .lut_mask = 16'h0200;
defparam \CPU_RISCV|ShiftLeft0~143 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y34_N6
cycloneive_lcell_comb \CPU_RISCV|comb~197 (
// Equation(s):
// \CPU_RISCV|comb~197_combout  = (!\CPU_RISCV|imm[4]~17_combout  & \CPU_RISCV|ShiftLeft0~143_combout )

	.dataa(gnd),
	.datab(\CPU_RISCV|imm[4]~17_combout ),
	.datac(gnd),
	.datad(\CPU_RISCV|ShiftLeft0~143_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~197_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~197 .lut_mask = 16'h3300;
defparam \CPU_RISCV|comb~197 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N6
cycloneive_lcell_comb \CPU_RISCV|comb~198 (
// Equation(s):
// \CPU_RISCV|comb~198_combout  = (\CPU_RISCV|comb~50_combout  & (((\CPU_RISCV|comb~27_combout ) # (\CPU_RISCV|comb~197_combout )))) # (!\CPU_RISCV|comb~50_combout  & (\CPU_RISCV|Add3~4_combout  & (!\CPU_RISCV|comb~27_combout )))

	.dataa(\CPU_RISCV|Add3~4_combout ),
	.datab(\CPU_RISCV|comb~50_combout ),
	.datac(\CPU_RISCV|comb~27_combout ),
	.datad(\CPU_RISCV|comb~197_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~198_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~198 .lut_mask = 16'hCEC2;
defparam \CPU_RISCV|comb~198 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N12
cycloneive_lcell_comb \CPU_RISCV|comb~199 (
// Equation(s):
// \CPU_RISCV|comb~199_combout  = (\CPU_RISCV|comb~210_combout  & ((\CPU_RISCV|comb~198_combout  & (\CPU_RISCV|imm[2]~19_combout )) # (!\CPU_RISCV|comb~198_combout  & ((\CPU_RISCV|Equal16~6_combout ))))) # (!\CPU_RISCV|comb~210_combout  & 
// (((\CPU_RISCV|comb~198_combout ))))

	.dataa(\CPU_RISCV|imm[2]~19_combout ),
	.datab(\CPU_RISCV|Equal16~6_combout ),
	.datac(\CPU_RISCV|comb~210_combout ),
	.datad(\CPU_RISCV|comb~198_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~199_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~199 .lut_mask = 16'hAFC0;
defparam \CPU_RISCV|comb~199 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N22
cycloneive_lcell_comb \CPU_RISCV|comb~200 (
// Equation(s):
// \CPU_RISCV|comb~200_combout  = (\CPU_RISCV|comb~66_combout  & (((!\CPU_RISCV|comb~38_combout )))) # (!\CPU_RISCV|comb~66_combout  & ((\CPU_RISCV|comb~38_combout  & ((\CPU_RISCV|comb~199_combout ))) # (!\CPU_RISCV|comb~38_combout  & 
// (\CPU_RISCV|Add1~4_combout ))))

	.dataa(\CPU_RISCV|Add1~4_combout ),
	.datab(\CPU_RISCV|comb~66_combout ),
	.datac(\CPU_RISCV|comb~38_combout ),
	.datad(\CPU_RISCV|comb~199_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~200_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~200 .lut_mask = 16'h3E0E;
defparam \CPU_RISCV|comb~200 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N2
cycloneive_lcell_comb \CPU_RISCV|Add2~2 (
// Equation(s):
// \CPU_RISCV|Add2~2_combout  = (\CPU_RISCV|regs|rd1[1]~30_combout  & ((\CPU_RISCV|imm[1]~20_combout  & (\CPU_RISCV|Add2~1  & VCC)) # (!\CPU_RISCV|imm[1]~20_combout  & (!\CPU_RISCV|Add2~1 )))) # (!\CPU_RISCV|regs|rd1[1]~30_combout  & 
// ((\CPU_RISCV|imm[1]~20_combout  & (!\CPU_RISCV|Add2~1 )) # (!\CPU_RISCV|imm[1]~20_combout  & ((\CPU_RISCV|Add2~1 ) # (GND)))))
// \CPU_RISCV|Add2~3  = CARRY((\CPU_RISCV|regs|rd1[1]~30_combout  & (!\CPU_RISCV|imm[1]~20_combout  & !\CPU_RISCV|Add2~1 )) # (!\CPU_RISCV|regs|rd1[1]~30_combout  & ((!\CPU_RISCV|Add2~1 ) # (!\CPU_RISCV|imm[1]~20_combout ))))

	.dataa(\CPU_RISCV|regs|rd1[1]~30_combout ),
	.datab(\CPU_RISCV|imm[1]~20_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU_RISCV|Add2~1 ),
	.combout(\CPU_RISCV|Add2~2_combout ),
	.cout(\CPU_RISCV|Add2~3 ));
// synopsys translate_off
defparam \CPU_RISCV|Add2~2 .lut_mask = 16'h9617;
defparam \CPU_RISCV|Add2~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N4
cycloneive_lcell_comb \CPU_RISCV|Add2~4 (
// Equation(s):
// \CPU_RISCV|Add2~4_combout  = ((\CPU_RISCV|regs|rd1[2]~29_combout  $ (\CPU_RISCV|imm[2]~19_combout  $ (!\CPU_RISCV|Add2~3 )))) # (GND)
// \CPU_RISCV|Add2~5  = CARRY((\CPU_RISCV|regs|rd1[2]~29_combout  & ((\CPU_RISCV|imm[2]~19_combout ) # (!\CPU_RISCV|Add2~3 ))) # (!\CPU_RISCV|regs|rd1[2]~29_combout  & (\CPU_RISCV|imm[2]~19_combout  & !\CPU_RISCV|Add2~3 )))

	.dataa(\CPU_RISCV|regs|rd1[2]~29_combout ),
	.datab(\CPU_RISCV|imm[2]~19_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU_RISCV|Add2~3 ),
	.combout(\CPU_RISCV|Add2~4_combout ),
	.cout(\CPU_RISCV|Add2~5 ));
// synopsys translate_off
defparam \CPU_RISCV|Add2~4 .lut_mask = 16'h698E;
defparam \CPU_RISCV|Add2~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N4
cycloneive_lcell_comb \CPU_RISCV|comb~201 (
// Equation(s):
// \CPU_RISCV|comb~201_combout  = (\CPU_RISCV|comb~66_combout  & ((\CPU_RISCV|comb~200_combout  & (!\dmem|RAM~2_q )) # (!\CPU_RISCV|comb~200_combout  & ((\CPU_RISCV|Add2~4_combout ))))) # (!\CPU_RISCV|comb~66_combout  & (((\CPU_RISCV|comb~200_combout ))))

	.dataa(\dmem|RAM~2_q ),
	.datab(\CPU_RISCV|comb~66_combout ),
	.datac(\CPU_RISCV|comb~200_combout ),
	.datad(\CPU_RISCV|Add2~4_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~201_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~201 .lut_mask = 16'h7C70;
defparam \CPU_RISCV|comb~201 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y42_N12
cycloneive_lcell_comb \CPU_RISCV|regs|rf~738feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~738feeder_combout  = \CPU_RISCV|comb~201_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_RISCV|comb~201_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~738feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~738feeder .lut_mask = 16'hFF00;
defparam \CPU_RISCV|regs|rf~738feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y42_N13
dffeas \CPU_RISCV|regs|rf~738 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~738feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~2790_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~738_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~738 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~738 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y41_N0
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2628 (
// Equation(s):
// \CPU_RISCV|regs|rf~2628_combout  = (\CPU_RISCV|RS1[2]~4_combout  & (((\CPU_RISCV|RS1[3]~5_combout )))) # (!\CPU_RISCV|RS1[2]~4_combout  & ((\CPU_RISCV|RS1[3]~5_combout  & (\CPU_RISCV|regs|rf~866_q )) # (!\CPU_RISCV|RS1[3]~5_combout  & 
// ((\CPU_RISCV|regs|rf~610_q )))))

	.dataa(\CPU_RISCV|RS1[2]~4_combout ),
	.datab(\CPU_RISCV|regs|rf~866_q ),
	.datac(\CPU_RISCV|regs|rf~610_q ),
	.datad(\CPU_RISCV|RS1[3]~5_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2628_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2628 .lut_mask = 16'hEE50;
defparam \CPU_RISCV|regs|rf~2628 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y41_N14
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2629 (
// Equation(s):
// \CPU_RISCV|regs|rf~2629_combout  = (\CPU_RISCV|RS1[2]~4_combout  & ((\CPU_RISCV|regs|rf~2628_combout  & ((\CPU_RISCV|regs|rf~994_q ))) # (!\CPU_RISCV|regs|rf~2628_combout  & (\CPU_RISCV|regs|rf~738_q )))) # (!\CPU_RISCV|RS1[2]~4_combout  & 
// (((\CPU_RISCV|regs|rf~2628_combout ))))

	.dataa(\CPU_RISCV|RS1[2]~4_combout ),
	.datab(\CPU_RISCV|regs|rf~738_q ),
	.datac(\CPU_RISCV|regs|rf~994_q ),
	.datad(\CPU_RISCV|regs|rf~2628_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2629_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2629 .lut_mask = 16'hF588;
defparam \CPU_RISCV|regs|rf~2629 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N18
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2625 (
// Equation(s):
// \CPU_RISCV|regs|rf~2625_combout  = (\CPU_RISCV|RS1[2]~4_combout  & ((\CPU_RISCV|regs|rf~642_q ) # ((\CPU_RISCV|RS1[3]~5_combout )))) # (!\CPU_RISCV|RS1[2]~4_combout  & (((\CPU_RISCV|regs|rf~514_q  & !\CPU_RISCV|RS1[3]~5_combout ))))

	.dataa(\CPU_RISCV|regs|rf~642_q ),
	.datab(\CPU_RISCV|regs|rf~514_q ),
	.datac(\CPU_RISCV|RS1[2]~4_combout ),
	.datad(\CPU_RISCV|RS1[3]~5_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2625_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2625 .lut_mask = 16'hF0AC;
defparam \CPU_RISCV|regs|rf~2625 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N16
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2626 (
// Equation(s):
// \CPU_RISCV|regs|rf~2626_combout  = (\CPU_RISCV|RS1[3]~5_combout  & ((\CPU_RISCV|regs|rf~2625_combout  & ((\CPU_RISCV|regs|rf~898_q ))) # (!\CPU_RISCV|regs|rf~2625_combout  & (\CPU_RISCV|regs|rf~770_q )))) # (!\CPU_RISCV|RS1[3]~5_combout  & 
// (((\CPU_RISCV|regs|rf~2625_combout ))))

	.dataa(\CPU_RISCV|regs|rf~770_q ),
	.datab(\CPU_RISCV|RS1[3]~5_combout ),
	.datac(\CPU_RISCV|regs|rf~898_q ),
	.datad(\CPU_RISCV|regs|rf~2625_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2626_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2626 .lut_mask = 16'hF388;
defparam \CPU_RISCV|regs|rf~2626 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y31_N16
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2623 (
// Equation(s):
// \CPU_RISCV|regs|rf~2623_combout  = (\CPU_RISCV|RS1[3]~5_combout  & (\CPU_RISCV|RS1[2]~4_combout )) # (!\CPU_RISCV|RS1[3]~5_combout  & ((\CPU_RISCV|RS1[2]~4_combout  & ((\CPU_RISCV|regs|rf~706_q ))) # (!\CPU_RISCV|RS1[2]~4_combout  & 
// (\CPU_RISCV|regs|rf~578_q ))))

	.dataa(\CPU_RISCV|RS1[3]~5_combout ),
	.datab(\CPU_RISCV|RS1[2]~4_combout ),
	.datac(\CPU_RISCV|regs|rf~578_q ),
	.datad(\CPU_RISCV|regs|rf~706_q ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2623_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2623 .lut_mask = 16'hDC98;
defparam \CPU_RISCV|regs|rf~2623 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y31_N6
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2624 (
// Equation(s):
// \CPU_RISCV|regs|rf~2624_combout  = (\CPU_RISCV|RS1[3]~5_combout  & ((\CPU_RISCV|regs|rf~2623_combout  & ((\CPU_RISCV|regs|rf~962_q ))) # (!\CPU_RISCV|regs|rf~2623_combout  & (\CPU_RISCV|regs|rf~834_q )))) # (!\CPU_RISCV|RS1[3]~5_combout  & 
// (((\CPU_RISCV|regs|rf~2623_combout ))))

	.dataa(\CPU_RISCV|RS1[3]~5_combout ),
	.datab(\CPU_RISCV|regs|rf~834_q ),
	.datac(\CPU_RISCV|regs|rf~962_q ),
	.datad(\CPU_RISCV|regs|rf~2623_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2624_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2624 .lut_mask = 16'hF588;
defparam \CPU_RISCV|regs|rf~2624 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y37_N8
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2627 (
// Equation(s):
// \CPU_RISCV|regs|rf~2627_combout  = (\CPU_RISCV|RS1[1]~6_combout  & (((\CPU_RISCV|regs|rf~2624_combout ) # (\CPU_RISCV|RS1[0]~7_combout )))) # (!\CPU_RISCV|RS1[1]~6_combout  & (\CPU_RISCV|regs|rf~2626_combout  & ((!\CPU_RISCV|RS1[0]~7_combout ))))

	.dataa(\CPU_RISCV|regs|rf~2626_combout ),
	.datab(\CPU_RISCV|RS1[1]~6_combout ),
	.datac(\CPU_RISCV|regs|rf~2624_combout ),
	.datad(\CPU_RISCV|RS1[0]~7_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2627_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2627 .lut_mask = 16'hCCE2;
defparam \CPU_RISCV|regs|rf~2627 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y37_N14
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2621 (
// Equation(s):
// \CPU_RISCV|regs|rf~2621_combout  = (\CPU_RISCV|RS1[2]~4_combout  & (((\CPU_RISCV|RS1[3]~5_combout )))) # (!\CPU_RISCV|RS1[2]~4_combout  & ((\CPU_RISCV|RS1[3]~5_combout  & ((\CPU_RISCV|regs|rf~802_q ))) # (!\CPU_RISCV|RS1[3]~5_combout  & 
// (\CPU_RISCV|regs|rf~546_q ))))

	.dataa(\CPU_RISCV|regs|rf~546_q ),
	.datab(\CPU_RISCV|RS1[2]~4_combout ),
	.datac(\CPU_RISCV|regs|rf~802_q ),
	.datad(\CPU_RISCV|RS1[3]~5_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2621_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2621 .lut_mask = 16'hFC22;
defparam \CPU_RISCV|regs|rf~2621 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y37_N28
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2622 (
// Equation(s):
// \CPU_RISCV|regs|rf~2622_combout  = (\CPU_RISCV|regs|rf~2621_combout  & ((\CPU_RISCV|regs|rf~930_q ) # ((!\CPU_RISCV|RS1[2]~4_combout )))) # (!\CPU_RISCV|regs|rf~2621_combout  & (((\CPU_RISCV|regs|rf~674_q  & \CPU_RISCV|RS1[2]~4_combout ))))

	.dataa(\CPU_RISCV|regs|rf~930_q ),
	.datab(\CPU_RISCV|regs|rf~2621_combout ),
	.datac(\CPU_RISCV|regs|rf~674_q ),
	.datad(\CPU_RISCV|RS1[2]~4_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2622_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2622 .lut_mask = 16'hB8CC;
defparam \CPU_RISCV|regs|rf~2622 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y37_N26
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2630 (
// Equation(s):
// \CPU_RISCV|regs|rf~2630_combout  = (\CPU_RISCV|RS1[0]~7_combout  & ((\CPU_RISCV|regs|rf~2627_combout  & (\CPU_RISCV|regs|rf~2629_combout )) # (!\CPU_RISCV|regs|rf~2627_combout  & ((\CPU_RISCV|regs|rf~2622_combout ))))) # (!\CPU_RISCV|RS1[0]~7_combout  & 
// (((\CPU_RISCV|regs|rf~2627_combout ))))

	.dataa(\CPU_RISCV|regs|rf~2629_combout ),
	.datab(\CPU_RISCV|RS1[0]~7_combout ),
	.datac(\CPU_RISCV|regs|rf~2627_combout ),
	.datad(\CPU_RISCV|regs|rf~2622_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2630_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2630 .lut_mask = 16'hBCB0;
defparam \CPU_RISCV|regs|rf~2630 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y37_N12
cycloneive_lcell_comb \CPU_RISCV|regs|rd1[2]~29 (
// Equation(s):
// \CPU_RISCV|regs|rd1[2]~29_combout  = (!\CPU_RISCV|regs|Equal0~1_combout  & ((\CPU_RISCV|RS1[4]~8_combout  & (\CPU_RISCV|regs|rf~2630_combout )) # (!\CPU_RISCV|RS1[4]~8_combout  & ((\CPU_RISCV|regs|rf~2640_combout )))))

	.dataa(\CPU_RISCV|RS1[4]~8_combout ),
	.datab(\CPU_RISCV|regs|Equal0~1_combout ),
	.datac(\CPU_RISCV|regs|rf~2630_combout ),
	.datad(\CPU_RISCV|regs|rf~2640_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rd1[2]~29_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rd1[2]~29 .lut_mask = 16'h3120;
defparam \CPU_RISCV|regs|rd1[2]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y35_N6
cycloneive_lcell_comb \CPU_RISCV|Add1~6 (
// Equation(s):
// \CPU_RISCV|Add1~6_combout  = (\CPU_RISCV|regs|rd2[3]~29_combout  & ((\CPU_RISCV|regs|rd1[3]~28_combout  & (\CPU_RISCV|Add1~5  & VCC)) # (!\CPU_RISCV|regs|rd1[3]~28_combout  & (!\CPU_RISCV|Add1~5 )))) # (!\CPU_RISCV|regs|rd2[3]~29_combout  & 
// ((\CPU_RISCV|regs|rd1[3]~28_combout  & (!\CPU_RISCV|Add1~5 )) # (!\CPU_RISCV|regs|rd1[3]~28_combout  & ((\CPU_RISCV|Add1~5 ) # (GND)))))
// \CPU_RISCV|Add1~7  = CARRY((\CPU_RISCV|regs|rd2[3]~29_combout  & (!\CPU_RISCV|regs|rd1[3]~28_combout  & !\CPU_RISCV|Add1~5 )) # (!\CPU_RISCV|regs|rd2[3]~29_combout  & ((!\CPU_RISCV|Add1~5 ) # (!\CPU_RISCV|regs|rd1[3]~28_combout ))))

	.dataa(\CPU_RISCV|regs|rd2[3]~29_combout ),
	.datab(\CPU_RISCV|regs|rd1[3]~28_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU_RISCV|Add1~5 ),
	.combout(\CPU_RISCV|Add1~6_combout ),
	.cout(\CPU_RISCV|Add1~7 ));
// synopsys translate_off
defparam \CPU_RISCV|Add1~6 .lut_mask = 16'h9617;
defparam \CPU_RISCV|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N10
cycloneive_lcell_comb \dmem|RAM~3feeder (
// Equation(s):
// \dmem|RAM~3feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\dmem|RAM~3feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|RAM~3feeder .lut_mask = 16'hFFFF;
defparam \dmem|RAM~3feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y42_N11
dffeas \dmem|RAM~3 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\dmem|RAM~3feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|Equal4~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem|RAM~3_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem|RAM~3 .is_wysiwyg = "true";
defparam \dmem|RAM~3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N6
cycloneive_lcell_comb \CPU_RISCV|Add2~6 (
// Equation(s):
// \CPU_RISCV|Add2~6_combout  = (\CPU_RISCV|imm[3]~18_combout  & ((\CPU_RISCV|regs|rd1[3]~28_combout  & (\CPU_RISCV|Add2~5  & VCC)) # (!\CPU_RISCV|regs|rd1[3]~28_combout  & (!\CPU_RISCV|Add2~5 )))) # (!\CPU_RISCV|imm[3]~18_combout  & 
// ((\CPU_RISCV|regs|rd1[3]~28_combout  & (!\CPU_RISCV|Add2~5 )) # (!\CPU_RISCV|regs|rd1[3]~28_combout  & ((\CPU_RISCV|Add2~5 ) # (GND)))))
// \CPU_RISCV|Add2~7  = CARRY((\CPU_RISCV|imm[3]~18_combout  & (!\CPU_RISCV|regs|rd1[3]~28_combout  & !\CPU_RISCV|Add2~5 )) # (!\CPU_RISCV|imm[3]~18_combout  & ((!\CPU_RISCV|Add2~5 ) # (!\CPU_RISCV|regs|rd1[3]~28_combout ))))

	.dataa(\CPU_RISCV|imm[3]~18_combout ),
	.datab(\CPU_RISCV|regs|rd1[3]~28_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU_RISCV|Add2~5 ),
	.combout(\CPU_RISCV|Add2~6_combout ),
	.cout(\CPU_RISCV|Add2~7 ));
// synopsys translate_off
defparam \CPU_RISCV|Add2~6 .lut_mask = 16'h9617;
defparam \CPU_RISCV|Add2~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y33_N16
cycloneive_lcell_comb \CPU_RISCV|Equal16~7 (
// Equation(s):
// \CPU_RISCV|Equal16~7_combout  = \CPU_RISCV|regs|rd1[3]~28_combout  $ (\CPU_RISCV|regs|rd2[3]~29_combout )

	.dataa(\CPU_RISCV|regs|rd1[3]~28_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_RISCV|regs|rd2[3]~29_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|Equal16~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|Equal16~7 .lut_mask = 16'h55AA;
defparam \CPU_RISCV|Equal16~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N6
cycloneive_lcell_comb \CPU_RISCV|Add3~6 (
// Equation(s):
// \CPU_RISCV|Add3~6_combout  = (\CPU_RISCV|pc [3] & ((\CPU_RISCV|imm[3]~18_combout  & (\CPU_RISCV|Add3~5  & VCC)) # (!\CPU_RISCV|imm[3]~18_combout  & (!\CPU_RISCV|Add3~5 )))) # (!\CPU_RISCV|pc [3] & ((\CPU_RISCV|imm[3]~18_combout  & (!\CPU_RISCV|Add3~5 )) # 
// (!\CPU_RISCV|imm[3]~18_combout  & ((\CPU_RISCV|Add3~5 ) # (GND)))))
// \CPU_RISCV|Add3~7  = CARRY((\CPU_RISCV|pc [3] & (!\CPU_RISCV|imm[3]~18_combout  & !\CPU_RISCV|Add3~5 )) # (!\CPU_RISCV|pc [3] & ((!\CPU_RISCV|Add3~5 ) # (!\CPU_RISCV|imm[3]~18_combout ))))

	.dataa(\CPU_RISCV|pc [3]),
	.datab(\CPU_RISCV|imm[3]~18_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU_RISCV|Add3~5 ),
	.combout(\CPU_RISCV|Add3~6_combout ),
	.cout(\CPU_RISCV|Add3~7 ));
// synopsys translate_off
defparam \CPU_RISCV|Add3~6 .lut_mask = 16'h9617;
defparam \CPU_RISCV|Add3~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y41_N20
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2588 (
// Equation(s):
// \CPU_RISCV|regs|rf~2588_combout  = (\CPU_RISCV|RS1[2]~4_combout  & ((\CPU_RISCV|regs|rf~739_q ) # ((\CPU_RISCV|RS1[3]~5_combout )))) # (!\CPU_RISCV|RS1[2]~4_combout  & (((\CPU_RISCV|regs|rf~611_q  & !\CPU_RISCV|RS1[3]~5_combout ))))

	.dataa(\CPU_RISCV|RS1[2]~4_combout ),
	.datab(\CPU_RISCV|regs|rf~739_q ),
	.datac(\CPU_RISCV|regs|rf~611_q ),
	.datad(\CPU_RISCV|RS1[3]~5_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2588_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2588 .lut_mask = 16'hAAD8;
defparam \CPU_RISCV|regs|rf~2588 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y41_N26
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2589 (
// Equation(s):
// \CPU_RISCV|regs|rf~2589_combout  = (\CPU_RISCV|RS1[3]~5_combout  & ((\CPU_RISCV|regs|rf~2588_combout  & ((\CPU_RISCV|regs|rf~995_q ))) # (!\CPU_RISCV|regs|rf~2588_combout  & (\CPU_RISCV|regs|rf~867_q )))) # (!\CPU_RISCV|RS1[3]~5_combout  & 
// (((\CPU_RISCV|regs|rf~2588_combout ))))

	.dataa(\CPU_RISCV|regs|rf~867_q ),
	.datab(\CPU_RISCV|RS1[3]~5_combout ),
	.datac(\CPU_RISCV|regs|rf~995_q ),
	.datad(\CPU_RISCV|regs|rf~2588_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2589_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2589 .lut_mask = 16'hF388;
defparam \CPU_RISCV|regs|rf~2589 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y41_N30
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2581 (
// Equation(s):
// \CPU_RISCV|regs|rf~2581_combout  = (\CPU_RISCV|RS1[2]~4_combout  & (((\CPU_RISCV|RS1[3]~5_combout )))) # (!\CPU_RISCV|RS1[2]~4_combout  & ((\CPU_RISCV|RS1[3]~5_combout  & ((\CPU_RISCV|regs|rf~835_q ))) # (!\CPU_RISCV|RS1[3]~5_combout  & 
// (\CPU_RISCV|regs|rf~579_q ))))

	.dataa(\CPU_RISCV|regs|rf~579_q ),
	.datab(\CPU_RISCV|RS1[2]~4_combout ),
	.datac(\CPU_RISCV|regs|rf~835_q ),
	.datad(\CPU_RISCV|RS1[3]~5_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2581_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2581 .lut_mask = 16'hFC22;
defparam \CPU_RISCV|regs|rf~2581 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y41_N0
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2582 (
// Equation(s):
// \CPU_RISCV|regs|rf~2582_combout  = (\CPU_RISCV|regs|rf~2581_combout  & (((\CPU_RISCV|regs|rf~963_q )) # (!\CPU_RISCV|RS1[2]~4_combout ))) # (!\CPU_RISCV|regs|rf~2581_combout  & (\CPU_RISCV|RS1[2]~4_combout  & (\CPU_RISCV|regs|rf~707_q )))

	.dataa(\CPU_RISCV|regs|rf~2581_combout ),
	.datab(\CPU_RISCV|RS1[2]~4_combout ),
	.datac(\CPU_RISCV|regs|rf~707_q ),
	.datad(\CPU_RISCV|regs|rf~963_q ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2582_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2582 .lut_mask = 16'hEA62;
defparam \CPU_RISCV|regs|rf~2582 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y39_N0
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2583 (
// Equation(s):
// \CPU_RISCV|regs|rf~2583_combout  = (\CPU_RISCV|RS1[2]~4_combout  & ((\CPU_RISCV|regs|rf~675_q ) # ((\CPU_RISCV|RS1[3]~5_combout )))) # (!\CPU_RISCV|RS1[2]~4_combout  & (((\CPU_RISCV|regs|rf~547_q  & !\CPU_RISCV|RS1[3]~5_combout ))))

	.dataa(\CPU_RISCV|RS1[2]~4_combout ),
	.datab(\CPU_RISCV|regs|rf~675_q ),
	.datac(\CPU_RISCV|regs|rf~547_q ),
	.datad(\CPU_RISCV|RS1[3]~5_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2583_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2583 .lut_mask = 16'hAAD8;
defparam \CPU_RISCV|regs|rf~2583 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y39_N10
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2584 (
// Equation(s):
// \CPU_RISCV|regs|rf~2584_combout  = (\CPU_RISCV|RS1[3]~5_combout  & ((\CPU_RISCV|regs|rf~2583_combout  & ((\CPU_RISCV|regs|rf~931_q ))) # (!\CPU_RISCV|regs|rf~2583_combout  & (\CPU_RISCV|regs|rf~803_q )))) # (!\CPU_RISCV|RS1[3]~5_combout  & 
// (((\CPU_RISCV|regs|rf~2583_combout ))))

	.dataa(\CPU_RISCV|regs|rf~803_q ),
	.datab(\CPU_RISCV|RS1[3]~5_combout ),
	.datac(\CPU_RISCV|regs|rf~931_q ),
	.datad(\CPU_RISCV|regs|rf~2583_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2584_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2584 .lut_mask = 16'hF388;
defparam \CPU_RISCV|regs|rf~2584 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y41_N10
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2585 (
// Equation(s):
// \CPU_RISCV|regs|rf~2585_combout  = (\CPU_RISCV|RS1[2]~4_combout  & (((\CPU_RISCV|regs|rf~899_q )) # (!\CPU_RISCV|RS1[3]~5_combout ))) # (!\CPU_RISCV|RS1[2]~4_combout  & (\CPU_RISCV|RS1[3]~5_combout  & (\CPU_RISCV|regs|rf~771_q )))

	.dataa(\CPU_RISCV|RS1[2]~4_combout ),
	.datab(\CPU_RISCV|RS1[3]~5_combout ),
	.datac(\CPU_RISCV|regs|rf~771_q ),
	.datad(\CPU_RISCV|regs|rf~899_q ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2585_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2585 .lut_mask = 16'hEA62;
defparam \CPU_RISCV|regs|rf~2585 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y41_N24
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2586 (
// Equation(s):
// \CPU_RISCV|regs|rf~2586_combout  = (\CPU_RISCV|RS1[3]~5_combout  & (((\CPU_RISCV|regs|rf~2585_combout )))) # (!\CPU_RISCV|RS1[3]~5_combout  & ((\CPU_RISCV|regs|rf~2585_combout  & ((\CPU_RISCV|regs|rf~643_q ))) # (!\CPU_RISCV|regs|rf~2585_combout  & 
// (\CPU_RISCV|regs|rf~515_q ))))

	.dataa(\CPU_RISCV|regs|rf~515_q ),
	.datab(\CPU_RISCV|regs|rf~643_q ),
	.datac(\CPU_RISCV|RS1[3]~5_combout ),
	.datad(\CPU_RISCV|regs|rf~2585_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2586_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2586 .lut_mask = 16'hFC0A;
defparam \CPU_RISCV|regs|rf~2586 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y41_N2
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2587 (
// Equation(s):
// \CPU_RISCV|regs|rf~2587_combout  = (\CPU_RISCV|RS1[0]~7_combout  & ((\CPU_RISCV|RS1[1]~6_combout ) # ((\CPU_RISCV|regs|rf~2584_combout )))) # (!\CPU_RISCV|RS1[0]~7_combout  & (!\CPU_RISCV|RS1[1]~6_combout  & ((\CPU_RISCV|regs|rf~2586_combout ))))

	.dataa(\CPU_RISCV|RS1[0]~7_combout ),
	.datab(\CPU_RISCV|RS1[1]~6_combout ),
	.datac(\CPU_RISCV|regs|rf~2584_combout ),
	.datad(\CPU_RISCV|regs|rf~2586_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2587_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2587 .lut_mask = 16'hB9A8;
defparam \CPU_RISCV|regs|rf~2587 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y37_N16
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2590 (
// Equation(s):
// \CPU_RISCV|regs|rf~2590_combout  = (\CPU_RISCV|RS1[1]~6_combout  & ((\CPU_RISCV|regs|rf~2587_combout  & (\CPU_RISCV|regs|rf~2589_combout )) # (!\CPU_RISCV|regs|rf~2587_combout  & ((\CPU_RISCV|regs|rf~2582_combout ))))) # (!\CPU_RISCV|RS1[1]~6_combout  & 
// (((\CPU_RISCV|regs|rf~2587_combout ))))

	.dataa(\CPU_RISCV|RS1[1]~6_combout ),
	.datab(\CPU_RISCV|regs|rf~2589_combout ),
	.datac(\CPU_RISCV|regs|rf~2582_combout ),
	.datad(\CPU_RISCV|regs|rf~2587_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2590_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2590 .lut_mask = 16'hDDA0;
defparam \CPU_RISCV|regs|rf~2590 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y37_N18
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2772 (
// Equation(s):
// \CPU_RISCV|regs|rf~2772_combout  = (\CPU_RISCV|RS1~2_combout  & (((\CPU_RISCV|regs|rf~2600_combout )))) # (!\CPU_RISCV|RS1~2_combout  & ((\imem|RAM~1228_combout  & ((\CPU_RISCV|regs|rf~2590_combout ))) # (!\imem|RAM~1228_combout  & 
// (\CPU_RISCV|regs|rf~2600_combout ))))

	.dataa(\CPU_RISCV|RS1~2_combout ),
	.datab(\imem|RAM~1228_combout ),
	.datac(\CPU_RISCV|regs|rf~2600_combout ),
	.datad(\CPU_RISCV|regs|rf~2590_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2772_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2772 .lut_mask = 16'hF4B0;
defparam \CPU_RISCV|regs|rf~2772 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y37_N30
cycloneive_lcell_comb \CPU_RISCV|ShiftLeft0~23 (
// Equation(s):
// \CPU_RISCV|ShiftLeft0~23_combout  = (!\CPU_RISCV|imm[1]~20_combout  & ((\CPU_RISCV|imm[0]~21_combout  & ((\CPU_RISCV|regs|rf~2771_combout ))) # (!\CPU_RISCV|imm[0]~21_combout  & (\CPU_RISCV|regs|rf~2772_combout ))))

	.dataa(\CPU_RISCV|imm[1]~20_combout ),
	.datab(\CPU_RISCV|regs|rf~2772_combout ),
	.datac(\CPU_RISCV|imm[0]~21_combout ),
	.datad(\CPU_RISCV|regs|rf~2771_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|ShiftLeft0~23_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|ShiftLeft0~23 .lut_mask = 16'h5404;
defparam \CPU_RISCV|ShiftLeft0~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y34_N26
cycloneive_lcell_comb \CPU_RISCV|ShiftLeft0~24 (
// Equation(s):
// \CPU_RISCV|ShiftLeft0~24_combout  = (\CPU_RISCV|imm[0]~21_combout  & (\CPU_RISCV|regs|rf~2765_combout )) # (!\CPU_RISCV|imm[0]~21_combout  & ((\CPU_RISCV|regs|rf~2773_combout )))

	.dataa(gnd),
	.datab(\CPU_RISCV|imm[0]~21_combout ),
	.datac(\CPU_RISCV|regs|rf~2765_combout ),
	.datad(\CPU_RISCV|regs|rf~2773_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|ShiftLeft0~24_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|ShiftLeft0~24 .lut_mask = 16'hF3C0;
defparam \CPU_RISCV|ShiftLeft0~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y37_N24
cycloneive_lcell_comb \CPU_RISCV|ShiftLeft0~25 (
// Equation(s):
// \CPU_RISCV|ShiftLeft0~25_combout  = (\CPU_RISCV|ShiftLeft0~23_combout ) # ((\CPU_RISCV|imm[1]~20_combout  & \CPU_RISCV|ShiftLeft0~24_combout ))

	.dataa(\CPU_RISCV|imm[1]~20_combout ),
	.datab(gnd),
	.datac(\CPU_RISCV|ShiftLeft0~23_combout ),
	.datad(\CPU_RISCV|ShiftLeft0~24_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|ShiftLeft0~25_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|ShiftLeft0~25 .lut_mask = 16'hFAF0;
defparam \CPU_RISCV|ShiftLeft0~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N18
cycloneive_lcell_comb \CPU_RISCV|comb~192 (
// Equation(s):
// \CPU_RISCV|comb~192_combout  = (!\CPU_RISCV|imm[3]~18_combout  & (\CPU_RISCV|ShiftLeft0~141_combout  & (!\CPU_RISCV|imm[4]~17_combout  & \CPU_RISCV|ShiftLeft0~25_combout )))

	.dataa(\CPU_RISCV|imm[3]~18_combout ),
	.datab(\CPU_RISCV|ShiftLeft0~141_combout ),
	.datac(\CPU_RISCV|imm[4]~17_combout ),
	.datad(\CPU_RISCV|ShiftLeft0~25_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~192_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~192 .lut_mask = 16'h0400;
defparam \CPU_RISCV|comb~192 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N4
cycloneive_lcell_comb \CPU_RISCV|comb~193 (
// Equation(s):
// \CPU_RISCV|comb~193_combout  = (\CPU_RISCV|comb~27_combout  & (\CPU_RISCV|comb~50_combout )) # (!\CPU_RISCV|comb~27_combout  & ((\CPU_RISCV|comb~50_combout  & ((\CPU_RISCV|comb~192_combout ))) # (!\CPU_RISCV|comb~50_combout  & (\CPU_RISCV|Add3~6_combout 
// ))))

	.dataa(\CPU_RISCV|comb~27_combout ),
	.datab(\CPU_RISCV|comb~50_combout ),
	.datac(\CPU_RISCV|Add3~6_combout ),
	.datad(\CPU_RISCV|comb~192_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~193_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~193 .lut_mask = 16'hDC98;
defparam \CPU_RISCV|comb~193 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y33_N2
cycloneive_lcell_comb \CPU_RISCV|comb~194 (
// Equation(s):
// \CPU_RISCV|comb~194_combout  = (\CPU_RISCV|comb~210_combout  & ((\CPU_RISCV|comb~193_combout  & ((\CPU_RISCV|imm[3]~18_combout ))) # (!\CPU_RISCV|comb~193_combout  & (\CPU_RISCV|Equal16~7_combout )))) # (!\CPU_RISCV|comb~210_combout  & 
// (((\CPU_RISCV|comb~193_combout ))))

	.dataa(\CPU_RISCV|comb~210_combout ),
	.datab(\CPU_RISCV|Equal16~7_combout ),
	.datac(\CPU_RISCV|imm[3]~18_combout ),
	.datad(\CPU_RISCV|comb~193_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~194_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~194 .lut_mask = 16'hF588;
defparam \CPU_RISCV|comb~194 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y33_N0
cycloneive_lcell_comb \CPU_RISCV|comb~195 (
// Equation(s):
// \CPU_RISCV|comb~195_combout  = (\CPU_RISCV|comb~66_combout  & ((\CPU_RISCV|Add2~6_combout ) # ((!\CPU_RISCV|comb~38_combout )))) # (!\CPU_RISCV|comb~66_combout  & (((\CPU_RISCV|comb~38_combout  & \CPU_RISCV|comb~194_combout ))))

	.dataa(\CPU_RISCV|Add2~6_combout ),
	.datab(\CPU_RISCV|comb~66_combout ),
	.datac(\CPU_RISCV|comb~38_combout ),
	.datad(\CPU_RISCV|comb~194_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~195_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~195 .lut_mask = 16'hBC8C;
defparam \CPU_RISCV|comb~195 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y33_N30
cycloneive_lcell_comb \CPU_RISCV|comb~196 (
// Equation(s):
// \CPU_RISCV|comb~196_combout  = (\CPU_RISCV|comb~38_combout  & (((\CPU_RISCV|comb~195_combout )))) # (!\CPU_RISCV|comb~38_combout  & ((\CPU_RISCV|comb~195_combout  & ((!\dmem|RAM~3_q ))) # (!\CPU_RISCV|comb~195_combout  & (\CPU_RISCV|Add1~6_combout ))))

	.dataa(\CPU_RISCV|Add1~6_combout ),
	.datab(\dmem|RAM~3_q ),
	.datac(\CPU_RISCV|comb~38_combout ),
	.datad(\CPU_RISCV|comb~195_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~196_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~196 .lut_mask = 16'hF30A;
defparam \CPU_RISCV|comb~196 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y32_N7
dffeas \CPU_RISCV|regs|rf~259 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~196_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2745_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~259_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~259 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~259 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y40_N26
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2591 (
// Equation(s):
// \CPU_RISCV|regs|rf~2591_combout  = (\CPU_RISCV|RS1[0]~7_combout  & (((\CPU_RISCV|regs|rf~291_q ) # (\CPU_RISCV|RS1[1]~6_combout )))) # (!\CPU_RISCV|RS1[0]~7_combout  & (\CPU_RISCV|regs|rf~259_q  & ((!\CPU_RISCV|RS1[1]~6_combout ))))

	.dataa(\CPU_RISCV|regs|rf~259_q ),
	.datab(\CPU_RISCV|RS1[0]~7_combout ),
	.datac(\CPU_RISCV|regs|rf~291_q ),
	.datad(\CPU_RISCV|RS1[1]~6_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2591_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2591 .lut_mask = 16'hCCE2;
defparam \CPU_RISCV|regs|rf~2591 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y40_N20
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2592 (
// Equation(s):
// \CPU_RISCV|regs|rf~2592_combout  = (\CPU_RISCV|regs|rf~2591_combout  & ((\CPU_RISCV|regs|rf~355_q ) # ((!\CPU_RISCV|RS1[1]~6_combout )))) # (!\CPU_RISCV|regs|rf~2591_combout  & (((\CPU_RISCV|regs|rf~323_q  & \CPU_RISCV|RS1[1]~6_combout ))))

	.dataa(\CPU_RISCV|regs|rf~2591_combout ),
	.datab(\CPU_RISCV|regs|rf~355_q ),
	.datac(\CPU_RISCV|regs|rf~323_q ),
	.datad(\CPU_RISCV|RS1[1]~6_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2592_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2592 .lut_mask = 16'hD8AA;
defparam \CPU_RISCV|regs|rf~2592 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y33_N20
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2598 (
// Equation(s):
// \CPU_RISCV|regs|rf~2598_combout  = (\CPU_RISCV|RS1[0]~7_combout  & (((\CPU_RISCV|RS1[1]~6_combout )))) # (!\CPU_RISCV|RS1[0]~7_combout  & ((\CPU_RISCV|RS1[1]~6_combout  & ((\CPU_RISCV|regs|rf~451_q ))) # (!\CPU_RISCV|RS1[1]~6_combout  & 
// (\CPU_RISCV|regs|rf~387_q ))))

	.dataa(\CPU_RISCV|regs|rf~387_q ),
	.datab(\CPU_RISCV|RS1[0]~7_combout ),
	.datac(\CPU_RISCV|RS1[1]~6_combout ),
	.datad(\CPU_RISCV|regs|rf~451_q ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2598_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2598 .lut_mask = 16'hF2C2;
defparam \CPU_RISCV|regs|rf~2598 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y33_N12
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2599 (
// Equation(s):
// \CPU_RISCV|regs|rf~2599_combout  = (\CPU_RISCV|RS1[0]~7_combout  & ((\CPU_RISCV|regs|rf~2598_combout  & ((\CPU_RISCV|regs|rf~483_q ))) # (!\CPU_RISCV|regs|rf~2598_combout  & (\CPU_RISCV|regs|rf~419_q )))) # (!\CPU_RISCV|RS1[0]~7_combout  & 
// (((\CPU_RISCV|regs|rf~2598_combout ))))

	.dataa(\CPU_RISCV|regs|rf~419_q ),
	.datab(\CPU_RISCV|RS1[0]~7_combout ),
	.datac(\CPU_RISCV|regs|rf~483_q ),
	.datad(\CPU_RISCV|regs|rf~2598_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2599_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2599 .lut_mask = 16'hF388;
defparam \CPU_RISCV|regs|rf~2599 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y38_N16
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2595 (
// Equation(s):
// \CPU_RISCV|regs|rf~2595_combout  = (\CPU_RISCV|RS1[0]~7_combout  & ((\CPU_RISCV|regs|rf~35_q ) # ((\CPU_RISCV|RS1[1]~6_combout )))) # (!\CPU_RISCV|RS1[0]~7_combout  & (((\CPU_RISCV|regs|rf~3_q  & !\CPU_RISCV|RS1[1]~6_combout ))))

	.dataa(\CPU_RISCV|regs|rf~35_q ),
	.datab(\CPU_RISCV|RS1[0]~7_combout ),
	.datac(\CPU_RISCV|regs|rf~3_q ),
	.datad(\CPU_RISCV|RS1[1]~6_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2595_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2595 .lut_mask = 16'hCCB8;
defparam \CPU_RISCV|regs|rf~2595 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y38_N10
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2596 (
// Equation(s):
// \CPU_RISCV|regs|rf~2596_combout  = (\CPU_RISCV|RS1[1]~6_combout  & ((\CPU_RISCV|regs|rf~2595_combout  & ((\CPU_RISCV|regs|rf~99_q ))) # (!\CPU_RISCV|regs|rf~2595_combout  & (\CPU_RISCV|regs|rf~67_q )))) # (!\CPU_RISCV|RS1[1]~6_combout  & 
// (((\CPU_RISCV|regs|rf~2595_combout ))))

	.dataa(\CPU_RISCV|regs|rf~67_q ),
	.datab(\CPU_RISCV|RS1[1]~6_combout ),
	.datac(\CPU_RISCV|regs|rf~99_q ),
	.datad(\CPU_RISCV|regs|rf~2595_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2596_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2596 .lut_mask = 16'hF388;
defparam \CPU_RISCV|regs|rf~2596 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y30_N24
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2593 (
// Equation(s):
// \CPU_RISCV|regs|rf~2593_combout  = (\CPU_RISCV|RS1[0]~7_combout  & (((\CPU_RISCV|RS1[1]~6_combout )))) # (!\CPU_RISCV|RS1[0]~7_combout  & ((\CPU_RISCV|RS1[1]~6_combout  & (\CPU_RISCV|regs|rf~195_q )) # (!\CPU_RISCV|RS1[1]~6_combout  & 
// ((\CPU_RISCV|regs|rf~131_q )))))

	.dataa(\CPU_RISCV|regs|rf~195_q ),
	.datab(\CPU_RISCV|RS1[0]~7_combout ),
	.datac(\CPU_RISCV|regs|rf~131_q ),
	.datad(\CPU_RISCV|RS1[1]~6_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2593_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2593 .lut_mask = 16'hEE30;
defparam \CPU_RISCV|regs|rf~2593 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y30_N18
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2594 (
// Equation(s):
// \CPU_RISCV|regs|rf~2594_combout  = (\CPU_RISCV|RS1[0]~7_combout  & ((\CPU_RISCV|regs|rf~2593_combout  & ((\CPU_RISCV|regs|rf~227_q ))) # (!\CPU_RISCV|regs|rf~2593_combout  & (\CPU_RISCV|regs|rf~163_q )))) # (!\CPU_RISCV|RS1[0]~7_combout  & 
// (((\CPU_RISCV|regs|rf~2593_combout ))))

	.dataa(\CPU_RISCV|regs|rf~163_q ),
	.datab(\CPU_RISCV|RS1[0]~7_combout ),
	.datac(\CPU_RISCV|regs|rf~227_q ),
	.datad(\CPU_RISCV|regs|rf~2593_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2594_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2594 .lut_mask = 16'hF388;
defparam \CPU_RISCV|regs|rf~2594 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y37_N10
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2597 (
// Equation(s):
// \CPU_RISCV|regs|rf~2597_combout  = (\CPU_RISCV|RS1[2]~4_combout  & ((\CPU_RISCV|RS1[3]~5_combout ) # ((\CPU_RISCV|regs|rf~2594_combout )))) # (!\CPU_RISCV|RS1[2]~4_combout  & (!\CPU_RISCV|RS1[3]~5_combout  & (\CPU_RISCV|regs|rf~2596_combout )))

	.dataa(\CPU_RISCV|RS1[2]~4_combout ),
	.datab(\CPU_RISCV|RS1[3]~5_combout ),
	.datac(\CPU_RISCV|regs|rf~2596_combout ),
	.datad(\CPU_RISCV|regs|rf~2594_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2597_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2597 .lut_mask = 16'hBA98;
defparam \CPU_RISCV|regs|rf~2597 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y37_N4
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2600 (
// Equation(s):
// \CPU_RISCV|regs|rf~2600_combout  = (\CPU_RISCV|RS1[3]~5_combout  & ((\CPU_RISCV|regs|rf~2597_combout  & ((\CPU_RISCV|regs|rf~2599_combout ))) # (!\CPU_RISCV|regs|rf~2597_combout  & (\CPU_RISCV|regs|rf~2592_combout )))) # (!\CPU_RISCV|RS1[3]~5_combout  & 
// (((\CPU_RISCV|regs|rf~2597_combout ))))

	.dataa(\CPU_RISCV|regs|rf~2592_combout ),
	.datab(\CPU_RISCV|RS1[3]~5_combout ),
	.datac(\CPU_RISCV|regs|rf~2599_combout ),
	.datad(\CPU_RISCV|regs|rf~2597_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2600_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2600 .lut_mask = 16'hF388;
defparam \CPU_RISCV|regs|rf~2600 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y37_N14
cycloneive_lcell_comb \CPU_RISCV|regs|rd1[3]~28 (
// Equation(s):
// \CPU_RISCV|regs|rd1[3]~28_combout  = (!\CPU_RISCV|regs|Equal0~1_combout  & ((\CPU_RISCV|RS1[4]~8_combout  & ((\CPU_RISCV|regs|rf~2590_combout ))) # (!\CPU_RISCV|RS1[4]~8_combout  & (\CPU_RISCV|regs|rf~2600_combout ))))

	.dataa(\CPU_RISCV|RS1[4]~8_combout ),
	.datab(\CPU_RISCV|regs|rf~2600_combout ),
	.datac(\CPU_RISCV|regs|Equal0~1_combout ),
	.datad(\CPU_RISCV|regs|rf~2590_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rd1[3]~28_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rd1[3]~28 .lut_mask = 16'h0E04;
defparam \CPU_RISCV|regs|rd1[3]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N8
cycloneive_lcell_comb \CPU_RISCV|Add2~8 (
// Equation(s):
// \CPU_RISCV|Add2~8_combout  = ((\CPU_RISCV|imm[4]~17_combout  $ (\CPU_RISCV|regs|rd1[4]~27_combout  $ (!\CPU_RISCV|Add2~7 )))) # (GND)
// \CPU_RISCV|Add2~9  = CARRY((\CPU_RISCV|imm[4]~17_combout  & ((\CPU_RISCV|regs|rd1[4]~27_combout ) # (!\CPU_RISCV|Add2~7 ))) # (!\CPU_RISCV|imm[4]~17_combout  & (\CPU_RISCV|regs|rd1[4]~27_combout  & !\CPU_RISCV|Add2~7 )))

	.dataa(\CPU_RISCV|imm[4]~17_combout ),
	.datab(\CPU_RISCV|regs|rd1[4]~27_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU_RISCV|Add2~7 ),
	.combout(\CPU_RISCV|Add2~8_combout ),
	.cout(\CPU_RISCV|Add2~9 ));
// synopsys translate_off
defparam \CPU_RISCV|Add2~8 .lut_mask = 16'h698E;
defparam \CPU_RISCV|Add2~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N8
cycloneive_lcell_comb \CPU_RISCV|Add3~8 (
// Equation(s):
// \CPU_RISCV|Add3~8_combout  = ((\CPU_RISCV|imm[4]~17_combout  $ (\CPU_RISCV|pc [4] $ (!\CPU_RISCV|Add3~7 )))) # (GND)
// \CPU_RISCV|Add3~9  = CARRY((\CPU_RISCV|imm[4]~17_combout  & ((\CPU_RISCV|pc [4]) # (!\CPU_RISCV|Add3~7 ))) # (!\CPU_RISCV|imm[4]~17_combout  & (\CPU_RISCV|pc [4] & !\CPU_RISCV|Add3~7 )))

	.dataa(\CPU_RISCV|imm[4]~17_combout ),
	.datab(\CPU_RISCV|pc [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU_RISCV|Add3~7 ),
	.combout(\CPU_RISCV|Add3~8_combout ),
	.cout(\CPU_RISCV|Add3~9 ));
// synopsys translate_off
defparam \CPU_RISCV|Add3~8 .lut_mask = 16'h698E;
defparam \CPU_RISCV|Add3~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y38_N14
cycloneive_lcell_comb \CPU_RISCV|ShiftLeft0~138 (
// Equation(s):
// \CPU_RISCV|ShiftLeft0~138_combout  = (!\CPU_RISCV|imm[3]~18_combout  & (!\CPU_RISCV|regs|Equal0~1_combout  & ((\CPU_RISCV|ShiftLeft0~4_combout ) # (!\CPU_RISCV|imm[2]~19_combout ))))

	.dataa(\CPU_RISCV|imm[3]~18_combout ),
	.datab(\CPU_RISCV|imm[2]~19_combout ),
	.datac(\CPU_RISCV|ShiftLeft0~4_combout ),
	.datad(\CPU_RISCV|regs|Equal0~1_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|ShiftLeft0~138_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|ShiftLeft0~138 .lut_mask = 16'h0051;
defparam \CPU_RISCV|ShiftLeft0~138 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y37_N6
cycloneive_lcell_comb \CPU_RISCV|ShiftLeft0~9 (
// Equation(s):
// \CPU_RISCV|ShiftLeft0~9_combout  = (!\CPU_RISCV|imm[0]~21_combout  & \CPU_RISCV|imm[1]~20_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_RISCV|imm[0]~21_combout ),
	.datad(\CPU_RISCV|imm[1]~20_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|ShiftLeft0~9_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|ShiftLeft0~9 .lut_mask = 16'h0F00;
defparam \CPU_RISCV|ShiftLeft0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N8
cycloneive_lcell_comb \CPU_RISCV|ShiftLeft0~95 (
// Equation(s):
// \CPU_RISCV|ShiftLeft0~95_combout  = (\CPU_RISCV|ShiftLeft0~8_combout  & ((\CPU_RISCV|RS1[4]~8_combout  & (\CPU_RISCV|regs|rf~2670_combout )) # (!\CPU_RISCV|RS1[4]~8_combout  & ((\CPU_RISCV|regs|rf~2684_combout )))))

	.dataa(\CPU_RISCV|regs|rf~2670_combout ),
	.datab(\CPU_RISCV|RS1[4]~8_combout ),
	.datac(\CPU_RISCV|ShiftLeft0~8_combout ),
	.datad(\CPU_RISCV|regs|rf~2684_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|ShiftLeft0~95_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|ShiftLeft0~95 .lut_mask = 16'hB080;
defparam \CPU_RISCV|ShiftLeft0~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N10
cycloneive_lcell_comb \CPU_RISCV|ShiftLeft0~94 (
// Equation(s):
// \CPU_RISCV|ShiftLeft0~94_combout  = (\CPU_RISCV|regs|rf~2753_combout  & ((\CPU_RISCV|ShiftLeft0~4_combout ) # ((\CPU_RISCV|comb~30_combout  & \CPU_RISCV|regs|rf~2772_combout )))) # (!\CPU_RISCV|regs|rf~2753_combout  & (((\CPU_RISCV|comb~30_combout  & 
// \CPU_RISCV|regs|rf~2772_combout ))))

	.dataa(\CPU_RISCV|regs|rf~2753_combout ),
	.datab(\CPU_RISCV|ShiftLeft0~4_combout ),
	.datac(\CPU_RISCV|comb~30_combout ),
	.datad(\CPU_RISCV|regs|rf~2772_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|ShiftLeft0~94_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|ShiftLeft0~94 .lut_mask = 16'hF888;
defparam \CPU_RISCV|ShiftLeft0~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N2
cycloneive_lcell_comb \CPU_RISCV|ShiftLeft0~96 (
// Equation(s):
// \CPU_RISCV|ShiftLeft0~96_combout  = (\CPU_RISCV|ShiftLeft0~95_combout ) # ((\CPU_RISCV|ShiftLeft0~94_combout ) # ((\CPU_RISCV|ShiftLeft0~9_combout  & \CPU_RISCV|regs|rf~2771_combout )))

	.dataa(\CPU_RISCV|ShiftLeft0~9_combout ),
	.datab(\CPU_RISCV|ShiftLeft0~95_combout ),
	.datac(\CPU_RISCV|regs|rf~2771_combout ),
	.datad(\CPU_RISCV|ShiftLeft0~94_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|ShiftLeft0~96_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|ShiftLeft0~96 .lut_mask = 16'hFFEC;
defparam \CPU_RISCV|ShiftLeft0~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N28
cycloneive_lcell_comb \CPU_RISCV|ShiftLeft0~97 (
// Equation(s):
// \CPU_RISCV|ShiftLeft0~97_combout  = (\CPU_RISCV|imm[2]~19_combout  & (\CPU_RISCV|regs|rf~2765_combout )) # (!\CPU_RISCV|imm[2]~19_combout  & ((\CPU_RISCV|ShiftLeft0~96_combout )))

	.dataa(\CPU_RISCV|imm[2]~19_combout ),
	.datab(gnd),
	.datac(\CPU_RISCV|regs|rf~2765_combout ),
	.datad(\CPU_RISCV|ShiftLeft0~96_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|ShiftLeft0~97_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|ShiftLeft0~97 .lut_mask = 16'hF5A0;
defparam \CPU_RISCV|ShiftLeft0~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N6
cycloneive_lcell_comb \CPU_RISCV|comb~187 (
// Equation(s):
// \CPU_RISCV|comb~187_combout  = (\CPU_RISCV|ShiftLeft0~138_combout  & (!\CPU_RISCV|imm[4]~17_combout  & \CPU_RISCV|ShiftLeft0~97_combout ))

	.dataa(gnd),
	.datab(\CPU_RISCV|ShiftLeft0~138_combout ),
	.datac(\CPU_RISCV|imm[4]~17_combout ),
	.datad(\CPU_RISCV|ShiftLeft0~97_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~187_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~187 .lut_mask = 16'h0C00;
defparam \CPU_RISCV|comb~187 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y38_N8
cycloneive_lcell_comb \CPU_RISCV|comb~188 (
// Equation(s):
// \CPU_RISCV|comb~188_combout  = (\CPU_RISCV|comb~50_combout  & (((\CPU_RISCV|comb~27_combout ) # (\CPU_RISCV|comb~187_combout )))) # (!\CPU_RISCV|comb~50_combout  & (\CPU_RISCV|Add3~8_combout  & (!\CPU_RISCV|comb~27_combout )))

	.dataa(\CPU_RISCV|comb~50_combout ),
	.datab(\CPU_RISCV|Add3~8_combout ),
	.datac(\CPU_RISCV|comb~27_combout ),
	.datad(\CPU_RISCV|comb~187_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~188_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~188 .lut_mask = 16'hAEA4;
defparam \CPU_RISCV|comb~188 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y32_N9
dffeas \CPU_RISCV|regs|rf~356 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~191_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2789_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~356_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~356 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~356 .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y32_N23
dffeas \CPU_RISCV|regs|rf~260 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~191_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2745_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~260_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~260 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~260 .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y32_N11
dffeas \CPU_RISCV|regs|rf~292 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~191_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2744_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~292_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~292 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~292 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N10
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2571 (
// Equation(s):
// \CPU_RISCV|regs|rf~2571_combout  = (\CPU_RISCV|RS2[0]~9_combout  & (((\CPU_RISCV|regs|rf~292_q ) # (\CPU_RISCV|RS2[1]~7_combout )))) # (!\CPU_RISCV|RS2[0]~9_combout  & (\CPU_RISCV|regs|rf~260_q  & ((!\CPU_RISCV|RS2[1]~7_combout ))))

	.dataa(\CPU_RISCV|RS2[0]~9_combout ),
	.datab(\CPU_RISCV|regs|rf~260_q ),
	.datac(\CPU_RISCV|regs|rf~292_q ),
	.datad(\CPU_RISCV|RS2[1]~7_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2571_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2571 .lut_mask = 16'hAAE4;
defparam \CPU_RISCV|regs|rf~2571 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N0
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2572 (
// Equation(s):
// \CPU_RISCV|regs|rf~2572_combout  = (\CPU_RISCV|RS2[1]~7_combout  & ((\CPU_RISCV|regs|rf~2571_combout  & (\CPU_RISCV|regs|rf~356_q )) # (!\CPU_RISCV|regs|rf~2571_combout  & ((\CPU_RISCV|regs|rf~324_q ))))) # (!\CPU_RISCV|RS2[1]~7_combout  & 
// (((\CPU_RISCV|regs|rf~2571_combout ))))

	.dataa(\CPU_RISCV|regs|rf~356_q ),
	.datab(\CPU_RISCV|RS2[1]~7_combout ),
	.datac(\CPU_RISCV|regs|rf~324_q ),
	.datad(\CPU_RISCV|regs|rf~2571_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2572_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2572 .lut_mask = 16'hBBC0;
defparam \CPU_RISCV|regs|rf~2572 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y36_N23
dffeas \CPU_RISCV|regs|rf~484 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|comb~191_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~2752_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~484_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~484 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~484 .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y36_N13
dffeas \CPU_RISCV|regs|rf~420 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~191_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2749_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~420_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~420 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~420 .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y36_N15
dffeas \CPU_RISCV|regs|rf~388 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~191_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2751_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~388_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~388 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~388 .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y35_N27
dffeas \CPU_RISCV|regs|rf~452 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~191_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2750_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~452_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~452 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~452 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N26
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2578 (
// Equation(s):
// \CPU_RISCV|regs|rf~2578_combout  = (\CPU_RISCV|RS2[1]~7_combout  & (((\CPU_RISCV|regs|rf~452_q ) # (\CPU_RISCV|RS2[0]~9_combout )))) # (!\CPU_RISCV|RS2[1]~7_combout  & (\CPU_RISCV|regs|rf~388_q  & ((!\CPU_RISCV|RS2[0]~9_combout ))))

	.dataa(\CPU_RISCV|RS2[1]~7_combout ),
	.datab(\CPU_RISCV|regs|rf~388_q ),
	.datac(\CPU_RISCV|regs|rf~452_q ),
	.datad(\CPU_RISCV|RS2[0]~9_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2578_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2578 .lut_mask = 16'hAAE4;
defparam \CPU_RISCV|regs|rf~2578 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N12
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2579 (
// Equation(s):
// \CPU_RISCV|regs|rf~2579_combout  = (\CPU_RISCV|RS2[0]~9_combout  & ((\CPU_RISCV|regs|rf~2578_combout  & (\CPU_RISCV|regs|rf~484_q )) # (!\CPU_RISCV|regs|rf~2578_combout  & ((\CPU_RISCV|regs|rf~420_q ))))) # (!\CPU_RISCV|RS2[0]~9_combout  & 
// (((\CPU_RISCV|regs|rf~2578_combout ))))

	.dataa(\CPU_RISCV|regs|rf~484_q ),
	.datab(\CPU_RISCV|RS2[0]~9_combout ),
	.datac(\CPU_RISCV|regs|rf~420_q ),
	.datad(\CPU_RISCV|regs|rf~2578_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2579_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2579 .lut_mask = 16'hBBC0;
defparam \CPU_RISCV|regs|rf~2579 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N10
cycloneive_lcell_comb \CPU_RISCV|regs|rf~132feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~132feeder_combout  = \CPU_RISCV|comb~191_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_RISCV|comb~191_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~132feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~132feeder .lut_mask = 16'hFF00;
defparam \CPU_RISCV|regs|rf~132feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y34_N11
dffeas \CPU_RISCV|regs|rf~132 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~132feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~2784_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~132_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~132 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~132 .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y30_N17
dffeas \CPU_RISCV|regs|rf~196 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~191_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2746_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~196_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~196 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~196 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N22
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2573 (
// Equation(s):
// \CPU_RISCV|regs|rf~2573_combout  = (\CPU_RISCV|RS2[0]~9_combout  & (((\CPU_RISCV|RS2[1]~7_combout )))) # (!\CPU_RISCV|RS2[0]~9_combout  & ((\CPU_RISCV|RS2[1]~7_combout  & ((\CPU_RISCV|regs|rf~196_q ))) # (!\CPU_RISCV|RS2[1]~7_combout  & 
// (\CPU_RISCV|regs|rf~132_q ))))

	.dataa(\CPU_RISCV|regs|rf~132_q ),
	.datab(\CPU_RISCV|regs|rf~196_q ),
	.datac(\CPU_RISCV|RS2[0]~9_combout ),
	.datad(\CPU_RISCV|RS2[1]~7_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2573_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2573 .lut_mask = 16'hFC0A;
defparam \CPU_RISCV|regs|rf~2573 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y30_N23
dffeas \CPU_RISCV|regs|rf~164 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~191_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2779_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~164_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~164 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~164 .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y34_N25
dffeas \CPU_RISCV|regs|rf~228 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~191_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2791_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~228_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~228 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~228 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N24
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2574 (
// Equation(s):
// \CPU_RISCV|regs|rf~2574_combout  = (\CPU_RISCV|regs|rf~2573_combout  & (((\CPU_RISCV|regs|rf~228_q ) # (!\CPU_RISCV|RS2[0]~9_combout )))) # (!\CPU_RISCV|regs|rf~2573_combout  & (\CPU_RISCV|regs|rf~164_q  & ((\CPU_RISCV|RS2[0]~9_combout ))))

	.dataa(\CPU_RISCV|regs|rf~2573_combout ),
	.datab(\CPU_RISCV|regs|rf~164_q ),
	.datac(\CPU_RISCV|regs|rf~228_q ),
	.datad(\CPU_RISCV|RS2[0]~9_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2574_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2574 .lut_mask = 16'hE4AA;
defparam \CPU_RISCV|regs|rf~2574 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y36_N23
dffeas \CPU_RISCV|regs|rf~100 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~191_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2793_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~100_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~100 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~100 .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y36_N19
dffeas \CPU_RISCV|regs|rf~68 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~191_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2747_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~68_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~68 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~68 .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y36_N29
dffeas \CPU_RISCV|regs|rf~4 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~191_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2748_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~4_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~4 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~4 .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y33_N5
dffeas \CPU_RISCV|regs|rf~36 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~191_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2781_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~36_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~36 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~36 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N4
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2575 (
// Equation(s):
// \CPU_RISCV|regs|rf~2575_combout  = (\CPU_RISCV|RS2[0]~9_combout  & (((\CPU_RISCV|regs|rf~36_q ) # (\CPU_RISCV|RS2[1]~7_combout )))) # (!\CPU_RISCV|RS2[0]~9_combout  & (\CPU_RISCV|regs|rf~4_q  & ((!\CPU_RISCV|RS2[1]~7_combout ))))

	.dataa(\CPU_RISCV|RS2[0]~9_combout ),
	.datab(\CPU_RISCV|regs|rf~4_q ),
	.datac(\CPU_RISCV|regs|rf~36_q ),
	.datad(\CPU_RISCV|RS2[1]~7_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2575_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2575 .lut_mask = 16'hAAE4;
defparam \CPU_RISCV|regs|rf~2575 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N18
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2576 (
// Equation(s):
// \CPU_RISCV|regs|rf~2576_combout  = (\CPU_RISCV|RS2[1]~7_combout  & ((\CPU_RISCV|regs|rf~2575_combout  & (\CPU_RISCV|regs|rf~100_q )) # (!\CPU_RISCV|regs|rf~2575_combout  & ((\CPU_RISCV|regs|rf~68_q ))))) # (!\CPU_RISCV|RS2[1]~7_combout  & 
// (((\CPU_RISCV|regs|rf~2575_combout ))))

	.dataa(\CPU_RISCV|regs|rf~100_q ),
	.datab(\CPU_RISCV|RS2[1]~7_combout ),
	.datac(\CPU_RISCV|regs|rf~68_q ),
	.datad(\CPU_RISCV|regs|rf~2575_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2576_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2576 .lut_mask = 16'hBBC0;
defparam \CPU_RISCV|regs|rf~2576 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y40_N12
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2577 (
// Equation(s):
// \CPU_RISCV|regs|rf~2577_combout  = (\CPU_RISCV|RS2[3]~5_combout  & (\CPU_RISCV|RS2[2]~3_combout )) # (!\CPU_RISCV|RS2[3]~5_combout  & ((\CPU_RISCV|RS2[2]~3_combout  & (\CPU_RISCV|regs|rf~2574_combout )) # (!\CPU_RISCV|RS2[2]~3_combout  & 
// ((\CPU_RISCV|regs|rf~2576_combout )))))

	.dataa(\CPU_RISCV|RS2[3]~5_combout ),
	.datab(\CPU_RISCV|RS2[2]~3_combout ),
	.datac(\CPU_RISCV|regs|rf~2574_combout ),
	.datad(\CPU_RISCV|regs|rf~2576_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2577_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2577 .lut_mask = 16'hD9C8;
defparam \CPU_RISCV|regs|rf~2577 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y40_N14
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2580 (
// Equation(s):
// \CPU_RISCV|regs|rf~2580_combout  = (\CPU_RISCV|RS2[3]~5_combout  & ((\CPU_RISCV|regs|rf~2577_combout  & ((\CPU_RISCV|regs|rf~2579_combout ))) # (!\CPU_RISCV|regs|rf~2577_combout  & (\CPU_RISCV|regs|rf~2572_combout )))) # (!\CPU_RISCV|RS2[3]~5_combout  & 
// (((\CPU_RISCV|regs|rf~2577_combout ))))

	.dataa(\CPU_RISCV|RS2[3]~5_combout ),
	.datab(\CPU_RISCV|regs|rf~2572_combout ),
	.datac(\CPU_RISCV|regs|rf~2579_combout ),
	.datad(\CPU_RISCV|regs|rf~2577_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2580_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2580 .lut_mask = 16'hF588;
defparam \CPU_RISCV|regs|rf~2580 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y31_N24
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2561 (
// Equation(s):
// \CPU_RISCV|regs|rf~2561_combout  = (\CPU_RISCV|RS2[2]~3_combout  & (((\CPU_RISCV|RS2[3]~5_combout )))) # (!\CPU_RISCV|RS2[2]~3_combout  & ((\CPU_RISCV|RS2[3]~5_combout  & ((\CPU_RISCV|regs|rf~836_q ))) # (!\CPU_RISCV|RS2[3]~5_combout  & 
// (\CPU_RISCV|regs|rf~580_q ))))

	.dataa(\CPU_RISCV|regs|rf~580_q ),
	.datab(\CPU_RISCV|RS2[2]~3_combout ),
	.datac(\CPU_RISCV|regs|rf~836_q ),
	.datad(\CPU_RISCV|RS2[3]~5_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2561_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2561 .lut_mask = 16'hFC22;
defparam \CPU_RISCV|regs|rf~2561 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y31_N22
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2562 (
// Equation(s):
// \CPU_RISCV|regs|rf~2562_combout  = (\CPU_RISCV|RS2[2]~3_combout  & ((\CPU_RISCV|regs|rf~2561_combout  & (\CPU_RISCV|regs|rf~964_q )) # (!\CPU_RISCV|regs|rf~2561_combout  & ((\CPU_RISCV|regs|rf~708_q ))))) # (!\CPU_RISCV|RS2[2]~3_combout  & 
// (((\CPU_RISCV|regs|rf~2561_combout ))))

	.dataa(\CPU_RISCV|regs|rf~964_q ),
	.datab(\CPU_RISCV|RS2[2]~3_combout ),
	.datac(\CPU_RISCV|regs|rf~708_q ),
	.datad(\CPU_RISCV|regs|rf~2561_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2562_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2562 .lut_mask = 16'hBBC0;
defparam \CPU_RISCV|regs|rf~2562 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y41_N4
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2568 (
// Equation(s):
// \CPU_RISCV|regs|rf~2568_combout  = (\CPU_RISCV|RS2[3]~5_combout  & (((\CPU_RISCV|RS2[2]~3_combout )))) # (!\CPU_RISCV|RS2[3]~5_combout  & ((\CPU_RISCV|RS2[2]~3_combout  & ((\CPU_RISCV|regs|rf~740_q ))) # (!\CPU_RISCV|RS2[2]~3_combout  & 
// (\CPU_RISCV|regs|rf~612_q ))))

	.dataa(\CPU_RISCV|RS2[3]~5_combout ),
	.datab(\CPU_RISCV|regs|rf~612_q ),
	.datac(\CPU_RISCV|regs|rf~740_q ),
	.datad(\CPU_RISCV|RS2[2]~3_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2568_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2568 .lut_mask = 16'hFA44;
defparam \CPU_RISCV|regs|rf~2568 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y41_N30
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2569 (
// Equation(s):
// \CPU_RISCV|regs|rf~2569_combout  = (\CPU_RISCV|RS2[3]~5_combout  & ((\CPU_RISCV|regs|rf~2568_combout  & ((\CPU_RISCV|regs|rf~996_q ))) # (!\CPU_RISCV|regs|rf~2568_combout  & (\CPU_RISCV|regs|rf~868_q )))) # (!\CPU_RISCV|RS2[3]~5_combout  & 
// (\CPU_RISCV|regs|rf~2568_combout ))

	.dataa(\CPU_RISCV|RS2[3]~5_combout ),
	.datab(\CPU_RISCV|regs|rf~2568_combout ),
	.datac(\CPU_RISCV|regs|rf~868_q ),
	.datad(\CPU_RISCV|regs|rf~996_q ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2569_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2569 .lut_mask = 16'hEC64;
defparam \CPU_RISCV|regs|rf~2569 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N0
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2565 (
// Equation(s):
// \CPU_RISCV|regs|rf~2565_combout  = (\CPU_RISCV|RS2[2]~3_combout  & (((\CPU_RISCV|RS2[3]~5_combout )))) # (!\CPU_RISCV|RS2[2]~3_combout  & ((\CPU_RISCV|RS2[3]~5_combout  & ((\CPU_RISCV|regs|rf~772_q ))) # (!\CPU_RISCV|RS2[3]~5_combout  & 
// (\CPU_RISCV|regs|rf~516_q ))))

	.dataa(\CPU_RISCV|regs|rf~516_q ),
	.datab(\CPU_RISCV|RS2[2]~3_combout ),
	.datac(\CPU_RISCV|regs|rf~772_q ),
	.datad(\CPU_RISCV|RS2[3]~5_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2565_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2565 .lut_mask = 16'hFC22;
defparam \CPU_RISCV|regs|rf~2565 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N14
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2566 (
// Equation(s):
// \CPU_RISCV|regs|rf~2566_combout  = (\CPU_RISCV|regs|rf~2565_combout  & ((\CPU_RISCV|regs|rf~900_q ) # ((!\CPU_RISCV|RS2[2]~3_combout )))) # (!\CPU_RISCV|regs|rf~2565_combout  & (((\CPU_RISCV|regs|rf~644_q  & \CPU_RISCV|RS2[2]~3_combout ))))

	.dataa(\CPU_RISCV|regs|rf~900_q ),
	.datab(\CPU_RISCV|regs|rf~2565_combout ),
	.datac(\CPU_RISCV|regs|rf~644_q ),
	.datad(\CPU_RISCV|RS2[2]~3_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2566_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2566 .lut_mask = 16'hB8CC;
defparam \CPU_RISCV|regs|rf~2566 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y37_N0
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2563 (
// Equation(s):
// \CPU_RISCV|regs|rf~2563_combout  = (\CPU_RISCV|RS2[3]~5_combout  & (((\CPU_RISCV|RS2[2]~3_combout )))) # (!\CPU_RISCV|RS2[3]~5_combout  & ((\CPU_RISCV|RS2[2]~3_combout  & (\CPU_RISCV|regs|rf~676_q )) # (!\CPU_RISCV|RS2[2]~3_combout  & 
// ((\CPU_RISCV|regs|rf~548_q )))))

	.dataa(\CPU_RISCV|regs|rf~676_q ),
	.datab(\CPU_RISCV|regs|rf~548_q ),
	.datac(\CPU_RISCV|RS2[3]~5_combout ),
	.datad(\CPU_RISCV|RS2[2]~3_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2563_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2563 .lut_mask = 16'hFA0C;
defparam \CPU_RISCV|regs|rf~2563 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y37_N6
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2564 (
// Equation(s):
// \CPU_RISCV|regs|rf~2564_combout  = (\CPU_RISCV|RS2[3]~5_combout  & ((\CPU_RISCV|regs|rf~2563_combout  & ((\CPU_RISCV|regs|rf~932_q ))) # (!\CPU_RISCV|regs|rf~2563_combout  & (\CPU_RISCV|regs|rf~804_q )))) # (!\CPU_RISCV|RS2[3]~5_combout  & 
// (((\CPU_RISCV|regs|rf~2563_combout ))))

	.dataa(\CPU_RISCV|regs|rf~804_q ),
	.datab(\CPU_RISCV|RS2[3]~5_combout ),
	.datac(\CPU_RISCV|regs|rf~932_q ),
	.datad(\CPU_RISCV|regs|rf~2563_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2564_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2564 .lut_mask = 16'hF388;
defparam \CPU_RISCV|regs|rf~2564 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y40_N0
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2567 (
// Equation(s):
// \CPU_RISCV|regs|rf~2567_combout  = (\CPU_RISCV|RS2[1]~7_combout  & (\CPU_RISCV|RS2[0]~9_combout )) # (!\CPU_RISCV|RS2[1]~7_combout  & ((\CPU_RISCV|RS2[0]~9_combout  & ((\CPU_RISCV|regs|rf~2564_combout ))) # (!\CPU_RISCV|RS2[0]~9_combout  & 
// (\CPU_RISCV|regs|rf~2566_combout ))))

	.dataa(\CPU_RISCV|RS2[1]~7_combout ),
	.datab(\CPU_RISCV|RS2[0]~9_combout ),
	.datac(\CPU_RISCV|regs|rf~2566_combout ),
	.datad(\CPU_RISCV|regs|rf~2564_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2567_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2567 .lut_mask = 16'hDC98;
defparam \CPU_RISCV|regs|rf~2567 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y40_N6
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2570 (
// Equation(s):
// \CPU_RISCV|regs|rf~2570_combout  = (\CPU_RISCV|RS2[1]~7_combout  & ((\CPU_RISCV|regs|rf~2567_combout  & ((\CPU_RISCV|regs|rf~2569_combout ))) # (!\CPU_RISCV|regs|rf~2567_combout  & (\CPU_RISCV|regs|rf~2562_combout )))) # (!\CPU_RISCV|RS2[1]~7_combout  & 
// (((\CPU_RISCV|regs|rf~2567_combout ))))

	.dataa(\CPU_RISCV|RS2[1]~7_combout ),
	.datab(\CPU_RISCV|regs|rf~2562_combout ),
	.datac(\CPU_RISCV|regs|rf~2569_combout ),
	.datad(\CPU_RISCV|regs|rf~2567_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2570_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2570 .lut_mask = 16'hF588;
defparam \CPU_RISCV|regs|rf~2570 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y40_N20
cycloneive_lcell_comb \CPU_RISCV|regs|rd2[4]~28 (
// Equation(s):
// \CPU_RISCV|regs|rd2[4]~28_combout  = (\CPU_RISCV|RS2[4]~10_combout  & (((\CPU_RISCV|regs|rf~2570_combout )))) # (!\CPU_RISCV|RS2[4]~10_combout  & (!\CPU_RISCV|regs|Equal1~1_combout  & (\CPU_RISCV|regs|rf~2580_combout )))

	.dataa(\CPU_RISCV|RS2[4]~10_combout ),
	.datab(\CPU_RISCV|regs|Equal1~1_combout ),
	.datac(\CPU_RISCV|regs|rf~2580_combout ),
	.datad(\CPU_RISCV|regs|rf~2570_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rd2[4]~28_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rd2[4]~28 .lut_mask = 16'hBA10;
defparam \CPU_RISCV|regs|rd2[4]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y38_N30
cycloneive_lcell_comb \CPU_RISCV|Equal16~1 (
// Equation(s):
// \CPU_RISCV|Equal16~1_combout  = \CPU_RISCV|regs|rd2[4]~28_combout  $ (((!\CPU_RISCV|regs|Equal0~1_combout  & \CPU_RISCV|regs|rf~2753_combout )))

	.dataa(gnd),
	.datab(\CPU_RISCV|regs|Equal0~1_combout ),
	.datac(\CPU_RISCV|regs|rf~2753_combout ),
	.datad(\CPU_RISCV|regs|rd2[4]~28_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|Equal16~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|Equal16~1 .lut_mask = 16'hCF30;
defparam \CPU_RISCV|Equal16~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y38_N18
cycloneive_lcell_comb \CPU_RISCV|comb~189 (
// Equation(s):
// \CPU_RISCV|comb~189_combout  = (\CPU_RISCV|comb~210_combout  & ((\CPU_RISCV|comb~188_combout  & (\CPU_RISCV|imm[4]~17_combout )) # (!\CPU_RISCV|comb~188_combout  & ((\CPU_RISCV|Equal16~1_combout ))))) # (!\CPU_RISCV|comb~210_combout  & 
// (((\CPU_RISCV|comb~188_combout ))))

	.dataa(\CPU_RISCV|imm[4]~17_combout ),
	.datab(\CPU_RISCV|comb~210_combout ),
	.datac(\CPU_RISCV|comb~188_combout ),
	.datad(\CPU_RISCV|Equal16~1_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~189_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~189 .lut_mask = 16'hBCB0;
defparam \CPU_RISCV|comb~189 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y35_N8
cycloneive_lcell_comb \CPU_RISCV|Add1~8 (
// Equation(s):
// \CPU_RISCV|Add1~8_combout  = ((\CPU_RISCV|regs|rd2[4]~28_combout  $ (\CPU_RISCV|regs|rd1[4]~27_combout  $ (!\CPU_RISCV|Add1~7 )))) # (GND)
// \CPU_RISCV|Add1~9  = CARRY((\CPU_RISCV|regs|rd2[4]~28_combout  & ((\CPU_RISCV|regs|rd1[4]~27_combout ) # (!\CPU_RISCV|Add1~7 ))) # (!\CPU_RISCV|regs|rd2[4]~28_combout  & (\CPU_RISCV|regs|rd1[4]~27_combout  & !\CPU_RISCV|Add1~7 )))

	.dataa(\CPU_RISCV|regs|rd2[4]~28_combout ),
	.datab(\CPU_RISCV|regs|rd1[4]~27_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU_RISCV|Add1~7 ),
	.combout(\CPU_RISCV|Add1~8_combout ),
	.cout(\CPU_RISCV|Add1~9 ));
// synopsys translate_off
defparam \CPU_RISCV|Add1~8 .lut_mask = 16'h698E;
defparam \CPU_RISCV|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N6
cycloneive_lcell_comb \CPU_RISCV|comb~190 (
// Equation(s):
// \CPU_RISCV|comb~190_combout  = (\CPU_RISCV|comb~38_combout  & (!\CPU_RISCV|comb~66_combout  & (\CPU_RISCV|comb~189_combout ))) # (!\CPU_RISCV|comb~38_combout  & ((\CPU_RISCV|comb~66_combout ) # ((\CPU_RISCV|Add1~8_combout ))))

	.dataa(\CPU_RISCV|comb~38_combout ),
	.datab(\CPU_RISCV|comb~66_combout ),
	.datac(\CPU_RISCV|comb~189_combout ),
	.datad(\CPU_RISCV|Add1~8_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~190_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~190 .lut_mask = 16'h7564;
defparam \CPU_RISCV|comb~190 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N22
cycloneive_lcell_comb \CPU_RISCV|comb~191 (
// Equation(s):
// \CPU_RISCV|comb~191_combout  = (\CPU_RISCV|comb~66_combout  & ((\CPU_RISCV|comb~190_combout  & (!\dmem|RAM~4_q )) # (!\CPU_RISCV|comb~190_combout  & ((\CPU_RISCV|Add2~8_combout ))))) # (!\CPU_RISCV|comb~66_combout  & (((\CPU_RISCV|comb~190_combout ))))

	.dataa(\dmem|RAM~4_q ),
	.datab(\CPU_RISCV|comb~66_combout ),
	.datac(\CPU_RISCV|Add2~8_combout ),
	.datad(\CPU_RISCV|comb~190_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~191_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~191 .lut_mask = 16'h77C0;
defparam \CPU_RISCV|comb~191 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y32_N1
dffeas \CPU_RISCV|regs|rf~324 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~191_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2743_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~324_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~324 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~324 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N22
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2553 (
// Equation(s):
// \CPU_RISCV|regs|rf~2553_combout  = (\CPU_RISCV|RS1[1]~6_combout  & ((\CPU_RISCV|regs|rf~324_q ) # ((\CPU_RISCV|RS1[0]~7_combout )))) # (!\CPU_RISCV|RS1[1]~6_combout  & (((\CPU_RISCV|regs|rf~260_q  & !\CPU_RISCV|RS1[0]~7_combout ))))

	.dataa(\CPU_RISCV|RS1[1]~6_combout ),
	.datab(\CPU_RISCV|regs|rf~324_q ),
	.datac(\CPU_RISCV|regs|rf~260_q ),
	.datad(\CPU_RISCV|RS1[0]~7_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2553_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2553 .lut_mask = 16'hAAD8;
defparam \CPU_RISCV|regs|rf~2553 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N8
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2554 (
// Equation(s):
// \CPU_RISCV|regs|rf~2554_combout  = (\CPU_RISCV|regs|rf~2553_combout  & (((\CPU_RISCV|regs|rf~356_q ) # (!\CPU_RISCV|RS1[0]~7_combout )))) # (!\CPU_RISCV|regs|rf~2553_combout  & (\CPU_RISCV|regs|rf~292_q  & ((\CPU_RISCV|RS1[0]~7_combout ))))

	.dataa(\CPU_RISCV|regs|rf~2553_combout ),
	.datab(\CPU_RISCV|regs|rf~292_q ),
	.datac(\CPU_RISCV|regs|rf~356_q ),
	.datad(\CPU_RISCV|RS1[0]~7_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2554_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2554 .lut_mask = 16'hE4AA;
defparam \CPU_RISCV|regs|rf~2554 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N28
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2555 (
// Equation(s):
// \CPU_RISCV|regs|rf~2555_combout  = (\CPU_RISCV|RS1[1]~6_combout  & ((\CPU_RISCV|regs|rf~68_q ) # ((\CPU_RISCV|RS1[0]~7_combout )))) # (!\CPU_RISCV|RS1[1]~6_combout  & (((\CPU_RISCV|regs|rf~4_q  & !\CPU_RISCV|RS1[0]~7_combout ))))

	.dataa(\CPU_RISCV|RS1[1]~6_combout ),
	.datab(\CPU_RISCV|regs|rf~68_q ),
	.datac(\CPU_RISCV|regs|rf~4_q ),
	.datad(\CPU_RISCV|RS1[0]~7_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2555_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2555 .lut_mask = 16'hAAD8;
defparam \CPU_RISCV|regs|rf~2555 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N22
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2556 (
// Equation(s):
// \CPU_RISCV|regs|rf~2556_combout  = (\CPU_RISCV|RS1[0]~7_combout  & ((\CPU_RISCV|regs|rf~2555_combout  & ((\CPU_RISCV|regs|rf~100_q ))) # (!\CPU_RISCV|regs|rf~2555_combout  & (\CPU_RISCV|regs|rf~36_q )))) # (!\CPU_RISCV|RS1[0]~7_combout  & 
// (((\CPU_RISCV|regs|rf~2555_combout ))))

	.dataa(\CPU_RISCV|regs|rf~36_q ),
	.datab(\CPU_RISCV|RS1[0]~7_combout ),
	.datac(\CPU_RISCV|regs|rf~100_q ),
	.datad(\CPU_RISCV|regs|rf~2555_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2556_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2556 .lut_mask = 16'hF388;
defparam \CPU_RISCV|regs|rf~2556 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y36_N0
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2557 (
// Equation(s):
// \CPU_RISCV|regs|rf~2557_combout  = (\CPU_RISCV|RS1[2]~4_combout  & (\CPU_RISCV|RS1[3]~5_combout )) # (!\CPU_RISCV|RS1[2]~4_combout  & ((\CPU_RISCV|RS1[3]~5_combout  & (\CPU_RISCV|regs|rf~2554_combout )) # (!\CPU_RISCV|RS1[3]~5_combout  & 
// ((\CPU_RISCV|regs|rf~2556_combout )))))

	.dataa(\CPU_RISCV|RS1[2]~4_combout ),
	.datab(\CPU_RISCV|RS1[3]~5_combout ),
	.datac(\CPU_RISCV|regs|rf~2554_combout ),
	.datad(\CPU_RISCV|regs|rf~2556_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2557_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2557 .lut_mask = 16'hD9C8;
defparam \CPU_RISCV|regs|rf~2557 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y30_N22
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2551 (
// Equation(s):
// \CPU_RISCV|regs|rf~2551_combout  = (\CPU_RISCV|RS1[0]~7_combout  & ((\CPU_RISCV|RS1[1]~6_combout ) # ((\CPU_RISCV|regs|rf~164_q )))) # (!\CPU_RISCV|RS1[0]~7_combout  & (!\CPU_RISCV|RS1[1]~6_combout  & ((\CPU_RISCV|regs|rf~132_q ))))

	.dataa(\CPU_RISCV|RS1[0]~7_combout ),
	.datab(\CPU_RISCV|RS1[1]~6_combout ),
	.datac(\CPU_RISCV|regs|rf~164_q ),
	.datad(\CPU_RISCV|regs|rf~132_q ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2551_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2551 .lut_mask = 16'hB9A8;
defparam \CPU_RISCV|regs|rf~2551 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y30_N16
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2552 (
// Equation(s):
// \CPU_RISCV|regs|rf~2552_combout  = (\CPU_RISCV|regs|rf~2551_combout  & ((\CPU_RISCV|regs|rf~228_q ) # ((!\CPU_RISCV|RS1[1]~6_combout )))) # (!\CPU_RISCV|regs|rf~2551_combout  & (((\CPU_RISCV|regs|rf~196_q  & \CPU_RISCV|RS1[1]~6_combout ))))

	.dataa(\CPU_RISCV|regs|rf~2551_combout ),
	.datab(\CPU_RISCV|regs|rf~228_q ),
	.datac(\CPU_RISCV|regs|rf~196_q ),
	.datad(\CPU_RISCV|RS1[1]~6_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2552_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2552 .lut_mask = 16'hD8AA;
defparam \CPU_RISCV|regs|rf~2552 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y36_N14
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2558 (
// Equation(s):
// \CPU_RISCV|regs|rf~2558_combout  = (\CPU_RISCV|RS1[1]~6_combout  & (((\CPU_RISCV|RS1[0]~7_combout )))) # (!\CPU_RISCV|RS1[1]~6_combout  & ((\CPU_RISCV|RS1[0]~7_combout  & (\CPU_RISCV|regs|rf~420_q )) # (!\CPU_RISCV|RS1[0]~7_combout  & 
// ((\CPU_RISCV|regs|rf~388_q )))))

	.dataa(\CPU_RISCV|RS1[1]~6_combout ),
	.datab(\CPU_RISCV|regs|rf~420_q ),
	.datac(\CPU_RISCV|regs|rf~388_q ),
	.datad(\CPU_RISCV|RS1[0]~7_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2558_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2558 .lut_mask = 16'hEE50;
defparam \CPU_RISCV|regs|rf~2558 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N4
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2559 (
// Equation(s):
// \CPU_RISCV|regs|rf~2559_combout  = (\CPU_RISCV|RS1[1]~6_combout  & ((\CPU_RISCV|regs|rf~2558_combout  & (\CPU_RISCV|regs|rf~484_q )) # (!\CPU_RISCV|regs|rf~2558_combout  & ((\CPU_RISCV|regs|rf~452_q ))))) # (!\CPU_RISCV|RS1[1]~6_combout  & 
// (((\CPU_RISCV|regs|rf~2558_combout ))))

	.dataa(\CPU_RISCV|regs|rf~484_q ),
	.datab(\CPU_RISCV|regs|rf~452_q ),
	.datac(\CPU_RISCV|RS1[1]~6_combout ),
	.datad(\CPU_RISCV|regs|rf~2558_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2559_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2559 .lut_mask = 16'hAFC0;
defparam \CPU_RISCV|regs|rf~2559 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y36_N22
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2560 (
// Equation(s):
// \CPU_RISCV|regs|rf~2560_combout  = (\CPU_RISCV|RS1[2]~4_combout  & ((\CPU_RISCV|regs|rf~2557_combout  & ((\CPU_RISCV|regs|rf~2559_combout ))) # (!\CPU_RISCV|regs|rf~2557_combout  & (\CPU_RISCV|regs|rf~2552_combout )))) # (!\CPU_RISCV|RS1[2]~4_combout  & 
// (\CPU_RISCV|regs|rf~2557_combout ))

	.dataa(\CPU_RISCV|RS1[2]~4_combout ),
	.datab(\CPU_RISCV|regs|rf~2557_combout ),
	.datac(\CPU_RISCV|regs|rf~2552_combout ),
	.datad(\CPU_RISCV|regs|rf~2559_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2560_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2560 .lut_mask = 16'hEC64;
defparam \CPU_RISCV|regs|rf~2560 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y36_N2
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2753 (
// Equation(s):
// \CPU_RISCV|regs|rf~2753_combout  = (\imem|RAM~1228_combout  & ((\CPU_RISCV|RS1~2_combout  & (\CPU_RISCV|regs|rf~2560_combout )) # (!\CPU_RISCV|RS1~2_combout  & ((\CPU_RISCV|regs|rf~2550_combout ))))) # (!\imem|RAM~1228_combout  & 
// (((\CPU_RISCV|regs|rf~2560_combout ))))

	.dataa(\imem|RAM~1228_combout ),
	.datab(\CPU_RISCV|RS1~2_combout ),
	.datac(\CPU_RISCV|regs|rf~2560_combout ),
	.datad(\CPU_RISCV|regs|rf~2550_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2753_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2753 .lut_mask = 16'hF2D0;
defparam \CPU_RISCV|regs|rf~2753 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N22
cycloneive_lcell_comb \CPU_RISCV|ShiftLeft0~64 (
// Equation(s):
// \CPU_RISCV|ShiftLeft0~64_combout  = (\CPU_RISCV|ShiftLeft0~9_combout  & ((\CPU_RISCV|regs|rf~2772_combout ) # ((\CPU_RISCV|ShiftLeft0~8_combout  & \CPU_RISCV|regs|rf~2771_combout )))) # (!\CPU_RISCV|ShiftLeft0~9_combout  & (\CPU_RISCV|ShiftLeft0~8_combout 
//  & (\CPU_RISCV|regs|rf~2771_combout )))

	.dataa(\CPU_RISCV|ShiftLeft0~9_combout ),
	.datab(\CPU_RISCV|ShiftLeft0~8_combout ),
	.datac(\CPU_RISCV|regs|rf~2771_combout ),
	.datad(\CPU_RISCV|regs|rf~2772_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|ShiftLeft0~64_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|ShiftLeft0~64 .lut_mask = 16'hEAC0;
defparam \CPU_RISCV|ShiftLeft0~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N26
cycloneive_lcell_comb \dmem|RAM~5feeder (
// Equation(s):
// \dmem|RAM~5feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\dmem|RAM~5feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|RAM~5feeder .lut_mask = 16'hFFFF;
defparam \dmem|RAM~5feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y42_N27
dffeas \dmem|RAM~5 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\dmem|RAM~5feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|Equal4~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem|RAM~5_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem|RAM~5 .is_wysiwyg = "true";
defparam \dmem|RAM~5 .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y40_N7
dffeas \CPU_RISCV|regs|rf~357 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~186_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2789_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~357_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~357 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~357 .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y40_N13
dffeas \CPU_RISCV|regs|rf~261 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~186_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2745_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~261_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~261 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~261 .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y40_N15
dffeas \CPU_RISCV|regs|rf~293 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~186_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2744_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~293_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~293 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~293 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y40_N14
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2511 (
// Equation(s):
// \CPU_RISCV|regs|rf~2511_combout  = (\CPU_RISCV|RS1[0]~7_combout  & (((\CPU_RISCV|regs|rf~293_q ) # (\CPU_RISCV|RS1[1]~6_combout )))) # (!\CPU_RISCV|RS1[0]~7_combout  & (\CPU_RISCV|regs|rf~261_q  & ((!\CPU_RISCV|RS1[1]~6_combout ))))

	.dataa(\CPU_RISCV|regs|rf~261_q ),
	.datab(\CPU_RISCV|RS1[0]~7_combout ),
	.datac(\CPU_RISCV|regs|rf~293_q ),
	.datad(\CPU_RISCV|RS1[1]~6_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2511_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2511 .lut_mask = 16'hCCE2;
defparam \CPU_RISCV|regs|rf~2511 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y40_N17
dffeas \CPU_RISCV|regs|rf~325 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~186_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2743_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~325_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~325 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~325 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y40_N16
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2512 (
// Equation(s):
// \CPU_RISCV|regs|rf~2512_combout  = (\CPU_RISCV|regs|rf~2511_combout  & ((\CPU_RISCV|regs|rf~357_q ) # ((!\CPU_RISCV|RS1[1]~6_combout )))) # (!\CPU_RISCV|regs|rf~2511_combout  & (((\CPU_RISCV|regs|rf~325_q  & \CPU_RISCV|RS1[1]~6_combout ))))

	.dataa(\CPU_RISCV|regs|rf~357_q ),
	.datab(\CPU_RISCV|regs|rf~2511_combout ),
	.datac(\CPU_RISCV|regs|rf~325_q ),
	.datad(\CPU_RISCV|RS1[1]~6_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2512_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2512 .lut_mask = 16'hB8CC;
defparam \CPU_RISCV|regs|rf~2512 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y36_N1
dffeas \CPU_RISCV|regs|rf~485 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|comb~186_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~2752_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~485_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~485 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~485 .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y36_N25
dffeas \CPU_RISCV|regs|rf~421 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~186_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2749_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~421_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~421 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~421 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y36_N30
cycloneive_lcell_comb \CPU_RISCV|regs|rf~453feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~453feeder_combout  = \CPU_RISCV|comb~186_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_RISCV|comb~186_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~453feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~453feeder .lut_mask = 16'hF0F0;
defparam \CPU_RISCV|regs|rf~453feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y36_N31
dffeas \CPU_RISCV|regs|rf~453 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~453feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~2750_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~453_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~453 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~453 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y33_N8
cycloneive_lcell_comb \CPU_RISCV|regs|rf~389feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~389feeder_combout  = \CPU_RISCV|comb~186_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_RISCV|comb~186_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~389feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~389feeder .lut_mask = 16'hFF00;
defparam \CPU_RISCV|regs|rf~389feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y33_N9
dffeas \CPU_RISCV|regs|rf~389 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~389feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~2751_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~389_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~389 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~389 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N18
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2518 (
// Equation(s):
// \CPU_RISCV|regs|rf~2518_combout  = (\CPU_RISCV|RS1[1]~6_combout  & ((\CPU_RISCV|regs|rf~453_q ) # ((\CPU_RISCV|RS1[0]~7_combout )))) # (!\CPU_RISCV|RS1[1]~6_combout  & (((\CPU_RISCV|regs|rf~389_q  & !\CPU_RISCV|RS1[0]~7_combout ))))

	.dataa(\CPU_RISCV|RS1[1]~6_combout ),
	.datab(\CPU_RISCV|regs|rf~453_q ),
	.datac(\CPU_RISCV|regs|rf~389_q ),
	.datad(\CPU_RISCV|RS1[0]~7_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2518_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2518 .lut_mask = 16'hAAD8;
defparam \CPU_RISCV|regs|rf~2518 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N24
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2519 (
// Equation(s):
// \CPU_RISCV|regs|rf~2519_combout  = (\CPU_RISCV|RS1[0]~7_combout  & ((\CPU_RISCV|regs|rf~2518_combout  & (\CPU_RISCV|regs|rf~485_q )) # (!\CPU_RISCV|regs|rf~2518_combout  & ((\CPU_RISCV|regs|rf~421_q ))))) # (!\CPU_RISCV|RS1[0]~7_combout  & 
// (((\CPU_RISCV|regs|rf~2518_combout ))))

	.dataa(\CPU_RISCV|RS1[0]~7_combout ),
	.datab(\CPU_RISCV|regs|rf~485_q ),
	.datac(\CPU_RISCV|regs|rf~421_q ),
	.datad(\CPU_RISCV|regs|rf~2518_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2519_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2519 .lut_mask = 16'hDDA0;
defparam \CPU_RISCV|regs|rf~2519 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y30_N13
dffeas \CPU_RISCV|regs|rf~165 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~186_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2779_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~165_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~165 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~165 .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y30_N31
dffeas \CPU_RISCV|regs|rf~229 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~186_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2791_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~229_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~229 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~229 .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y30_N15
dffeas \CPU_RISCV|regs|rf~197 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~186_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2746_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~197_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~197 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~197 .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y30_N29
dffeas \CPU_RISCV|regs|rf~133 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~186_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2784_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~133_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~133 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~133 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y30_N28
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2513 (
// Equation(s):
// \CPU_RISCV|regs|rf~2513_combout  = (\CPU_RISCV|RS1[1]~6_combout  & ((\CPU_RISCV|regs|rf~197_q ) # ((\CPU_RISCV|RS1[0]~7_combout )))) # (!\CPU_RISCV|RS1[1]~6_combout  & (((\CPU_RISCV|regs|rf~133_q  & !\CPU_RISCV|RS1[0]~7_combout ))))

	.dataa(\CPU_RISCV|RS1[1]~6_combout ),
	.datab(\CPU_RISCV|regs|rf~197_q ),
	.datac(\CPU_RISCV|regs|rf~133_q ),
	.datad(\CPU_RISCV|RS1[0]~7_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2513_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2513 .lut_mask = 16'hAAD8;
defparam \CPU_RISCV|regs|rf~2513 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y30_N30
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2514 (
// Equation(s):
// \CPU_RISCV|regs|rf~2514_combout  = (\CPU_RISCV|RS1[0]~7_combout  & ((\CPU_RISCV|regs|rf~2513_combout  & ((\CPU_RISCV|regs|rf~229_q ))) # (!\CPU_RISCV|regs|rf~2513_combout  & (\CPU_RISCV|regs|rf~165_q )))) # (!\CPU_RISCV|RS1[0]~7_combout  & 
// (((\CPU_RISCV|regs|rf~2513_combout ))))

	.dataa(\CPU_RISCV|regs|rf~165_q ),
	.datab(\CPU_RISCV|RS1[0]~7_combout ),
	.datac(\CPU_RISCV|regs|rf~229_q ),
	.datad(\CPU_RISCV|regs|rf~2513_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2514_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2514 .lut_mask = 16'hF388;
defparam \CPU_RISCV|regs|rf~2514 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y38_N24
cycloneive_lcell_comb \CPU_RISCV|regs|rf~69feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~69feeder_combout  = \CPU_RISCV|comb~186_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_RISCV|comb~186_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~69feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~69feeder .lut_mask = 16'hF0F0;
defparam \CPU_RISCV|regs|rf~69feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y38_N25
dffeas \CPU_RISCV|regs|rf~69 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~69feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~2747_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~69_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~69 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~69 .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y36_N31
dffeas \CPU_RISCV|regs|rf~101 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~186_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2793_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~101_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~101 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~101 .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y36_N17
dffeas \CPU_RISCV|regs|rf~5 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~186_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2748_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~5_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~5 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~5 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y38_N18
cycloneive_lcell_comb \CPU_RISCV|regs|rf~37feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~37feeder_combout  = \CPU_RISCV|comb~186_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_RISCV|comb~186_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~37feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~37feeder .lut_mask = 16'hF0F0;
defparam \CPU_RISCV|regs|rf~37feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y38_N19
dffeas \CPU_RISCV|regs|rf~37 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~37feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~2781_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~37_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~37 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~37 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y38_N8
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2515 (
// Equation(s):
// \CPU_RISCV|regs|rf~2515_combout  = (\CPU_RISCV|RS1[0]~7_combout  & (((\CPU_RISCV|regs|rf~37_q ) # (\CPU_RISCV|RS1[1]~6_combout )))) # (!\CPU_RISCV|RS1[0]~7_combout  & (\CPU_RISCV|regs|rf~5_q  & ((!\CPU_RISCV|RS1[1]~6_combout ))))

	.dataa(\CPU_RISCV|regs|rf~5_q ),
	.datab(\CPU_RISCV|regs|rf~37_q ),
	.datac(\CPU_RISCV|RS1[0]~7_combout ),
	.datad(\CPU_RISCV|RS1[1]~6_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2515_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2515 .lut_mask = 16'hF0CA;
defparam \CPU_RISCV|regs|rf~2515 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y38_N22
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2516 (
// Equation(s):
// \CPU_RISCV|regs|rf~2516_combout  = (\CPU_RISCV|regs|rf~2515_combout  & (((\CPU_RISCV|regs|rf~101_q ) # (!\CPU_RISCV|RS1[1]~6_combout )))) # (!\CPU_RISCV|regs|rf~2515_combout  & (\CPU_RISCV|regs|rf~69_q  & ((\CPU_RISCV|RS1[1]~6_combout ))))

	.dataa(\CPU_RISCV|regs|rf~69_q ),
	.datab(\CPU_RISCV|regs|rf~101_q ),
	.datac(\CPU_RISCV|regs|rf~2515_combout ),
	.datad(\CPU_RISCV|RS1[1]~6_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2516_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2516 .lut_mask = 16'hCAF0;
defparam \CPU_RISCV|regs|rf~2516 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y39_N16
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2517 (
// Equation(s):
// \CPU_RISCV|regs|rf~2517_combout  = (\CPU_RISCV|RS1[3]~5_combout  & (\CPU_RISCV|RS1[2]~4_combout )) # (!\CPU_RISCV|RS1[3]~5_combout  & ((\CPU_RISCV|RS1[2]~4_combout  & (\CPU_RISCV|regs|rf~2514_combout )) # (!\CPU_RISCV|RS1[2]~4_combout  & 
// ((\CPU_RISCV|regs|rf~2516_combout )))))

	.dataa(\CPU_RISCV|RS1[3]~5_combout ),
	.datab(\CPU_RISCV|RS1[2]~4_combout ),
	.datac(\CPU_RISCV|regs|rf~2514_combout ),
	.datad(\CPU_RISCV|regs|rf~2516_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2517_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2517 .lut_mask = 16'hD9C8;
defparam \CPU_RISCV|regs|rf~2517 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y39_N6
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2520 (
// Equation(s):
// \CPU_RISCV|regs|rf~2520_combout  = (\CPU_RISCV|RS1[3]~5_combout  & ((\CPU_RISCV|regs|rf~2517_combout  & ((\CPU_RISCV|regs|rf~2519_combout ))) # (!\CPU_RISCV|regs|rf~2517_combout  & (\CPU_RISCV|regs|rf~2512_combout )))) # (!\CPU_RISCV|RS1[3]~5_combout  & 
// (((\CPU_RISCV|regs|rf~2517_combout ))))

	.dataa(\CPU_RISCV|RS1[3]~5_combout ),
	.datab(\CPU_RISCV|regs|rf~2512_combout ),
	.datac(\CPU_RISCV|regs|rf~2519_combout ),
	.datad(\CPU_RISCV|regs|rf~2517_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2520_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2520 .lut_mask = 16'hF588;
defparam \CPU_RISCV|regs|rf~2520 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y39_N0
cycloneive_lcell_comb \CPU_RISCV|regs|rd1[5]~26 (
// Equation(s):
// \CPU_RISCV|regs|rd1[5]~26_combout  = (!\CPU_RISCV|regs|Equal0~1_combout  & ((\CPU_RISCV|RS1[4]~8_combout  & (\CPU_RISCV|regs|rf~2510_combout )) # (!\CPU_RISCV|RS1[4]~8_combout  & ((\CPU_RISCV|regs|rf~2520_combout )))))

	.dataa(\CPU_RISCV|regs|rf~2510_combout ),
	.datab(\CPU_RISCV|RS1[4]~8_combout ),
	.datac(\CPU_RISCV|regs|Equal0~1_combout ),
	.datad(\CPU_RISCV|regs|rf~2520_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rd1[5]~26_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rd1[5]~26 .lut_mask = 16'h0B08;
defparam \CPU_RISCV|regs|rd1[5]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y42_N11
dffeas \CPU_RISCV|regs|rf~741 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~186_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2790_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~741_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~741 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~741 .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y42_N21
dffeas \CPU_RISCV|regs|rf~869 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~186_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2788_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~869_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~869 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~869 .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y41_N17
dffeas \CPU_RISCV|regs|rf~613 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~186_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2792_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~613_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~613 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~613 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y41_N16
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2528 (
// Equation(s):
// \CPU_RISCV|regs|rf~2528_combout  = (\CPU_RISCV|RS2[3]~5_combout  & ((\CPU_RISCV|regs|rf~869_q ) # ((\CPU_RISCV|RS2[2]~3_combout )))) # (!\CPU_RISCV|RS2[3]~5_combout  & (((\CPU_RISCV|regs|rf~613_q  & !\CPU_RISCV|RS2[2]~3_combout ))))

	.dataa(\CPU_RISCV|RS2[3]~5_combout ),
	.datab(\CPU_RISCV|regs|rf~869_q ),
	.datac(\CPU_RISCV|regs|rf~613_q ),
	.datad(\CPU_RISCV|RS2[2]~3_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2528_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2528 .lut_mask = 16'hAAD8;
defparam \CPU_RISCV|regs|rf~2528 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y41_N6
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2529 (
// Equation(s):
// \CPU_RISCV|regs|rf~2529_combout  = (\CPU_RISCV|RS2[2]~3_combout  & ((\CPU_RISCV|regs|rf~2528_combout  & ((\CPU_RISCV|regs|rf~997_q ))) # (!\CPU_RISCV|regs|rf~2528_combout  & (\CPU_RISCV|regs|rf~741_q )))) # (!\CPU_RISCV|RS2[2]~3_combout  & 
// (((\CPU_RISCV|regs|rf~2528_combout ))))

	.dataa(\CPU_RISCV|RS2[2]~3_combout ),
	.datab(\CPU_RISCV|regs|rf~741_q ),
	.datac(\CPU_RISCV|regs|rf~997_q ),
	.datad(\CPU_RISCV|regs|rf~2528_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2529_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2529 .lut_mask = 16'hF588;
defparam \CPU_RISCV|regs|rf~2529 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y39_N15
dffeas \CPU_RISCV|regs|rf~933 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~186_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2782_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~933_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~933 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~933 .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y39_N9
dffeas \CPU_RISCV|regs|rf~549 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~186_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2780_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~549_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~549 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~549 .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y39_N9
dffeas \CPU_RISCV|regs|rf~805 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~186_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2777_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~805_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~805 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~805 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y39_N8
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2521 (
// Equation(s):
// \CPU_RISCV|regs|rf~2521_combout  = (\CPU_RISCV|RS2[2]~3_combout  & (((\CPU_RISCV|RS2[3]~5_combout )))) # (!\CPU_RISCV|RS2[2]~3_combout  & ((\CPU_RISCV|RS2[3]~5_combout  & ((\CPU_RISCV|regs|rf~805_q ))) # (!\CPU_RISCV|RS2[3]~5_combout  & 
// (\CPU_RISCV|regs|rf~549_q ))))

	.dataa(\CPU_RISCV|regs|rf~549_q ),
	.datab(\CPU_RISCV|RS2[2]~3_combout ),
	.datac(\CPU_RISCV|regs|rf~805_q ),
	.datad(\CPU_RISCV|RS2[3]~5_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2521_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2521 .lut_mask = 16'hFC22;
defparam \CPU_RISCV|regs|rf~2521 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y39_N23
dffeas \CPU_RISCV|regs|rf~677 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~186_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2778_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~677_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~677 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~677 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y39_N22
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2522 (
// Equation(s):
// \CPU_RISCV|regs|rf~2522_combout  = (\CPU_RISCV|regs|rf~2521_combout  & ((\CPU_RISCV|regs|rf~933_q ) # ((!\CPU_RISCV|RS2[2]~3_combout )))) # (!\CPU_RISCV|regs|rf~2521_combout  & (((\CPU_RISCV|regs|rf~677_q  & \CPU_RISCV|RS2[2]~3_combout ))))

	.dataa(\CPU_RISCV|regs|rf~933_q ),
	.datab(\CPU_RISCV|regs|rf~2521_combout ),
	.datac(\CPU_RISCV|regs|rf~677_q ),
	.datad(\CPU_RISCV|RS2[2]~3_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2522_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2522 .lut_mask = 16'hB8CC;
defparam \CPU_RISCV|regs|rf~2522 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N30
cycloneive_lcell_comb \CPU_RISCV|regs|rf~901feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~901feeder_combout  = \CPU_RISCV|comb~186_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_RISCV|comb~186_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~901feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~901feeder .lut_mask = 16'hFF00;
defparam \CPU_RISCV|regs|rf~901feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y33_N31
dffeas \CPU_RISCV|regs|rf~901 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~901feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~2787_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~901_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~901 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~901 .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y32_N19
dffeas \CPU_RISCV|regs|rf~773 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~186_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2785_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~773_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~773 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~773 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N4
cycloneive_lcell_comb \CPU_RISCV|regs|rf~517feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~517feeder_combout  = \CPU_RISCV|comb~186_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_RISCV|comb~186_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~517feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~517feeder .lut_mask = 16'hFF00;
defparam \CPU_RISCV|regs|rf~517feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y33_N5
dffeas \CPU_RISCV|regs|rf~517 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~517feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~2786_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~517_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~517 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~517 .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y32_N17
dffeas \CPU_RISCV|regs|rf~645 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~186_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2783_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~645_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~645 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~645 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N20
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2525 (
// Equation(s):
// \CPU_RISCV|regs|rf~2525_combout  = (\CPU_RISCV|RS2[3]~5_combout  & (((\CPU_RISCV|RS2[2]~3_combout )))) # (!\CPU_RISCV|RS2[3]~5_combout  & ((\CPU_RISCV|RS2[2]~3_combout  & ((\CPU_RISCV|regs|rf~645_q ))) # (!\CPU_RISCV|RS2[2]~3_combout  & 
// (\CPU_RISCV|regs|rf~517_q ))))

	.dataa(\CPU_RISCV|regs|rf~517_q ),
	.datab(\CPU_RISCV|regs|rf~645_q ),
	.datac(\CPU_RISCV|RS2[3]~5_combout ),
	.datad(\CPU_RISCV|RS2[2]~3_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2525_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2525 .lut_mask = 16'hFC0A;
defparam \CPU_RISCV|regs|rf~2525 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N14
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2526 (
// Equation(s):
// \CPU_RISCV|regs|rf~2526_combout  = (\CPU_RISCV|RS2[3]~5_combout  & ((\CPU_RISCV|regs|rf~2525_combout  & (\CPU_RISCV|regs|rf~901_q )) # (!\CPU_RISCV|regs|rf~2525_combout  & ((\CPU_RISCV|regs|rf~773_q ))))) # (!\CPU_RISCV|RS2[3]~5_combout  & 
// (((\CPU_RISCV|regs|rf~2525_combout ))))

	.dataa(\CPU_RISCV|regs|rf~901_q ),
	.datab(\CPU_RISCV|regs|rf~773_q ),
	.datac(\CPU_RISCV|RS2[3]~5_combout ),
	.datad(\CPU_RISCV|regs|rf~2525_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2526_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2526 .lut_mask = 16'hAFC0;
defparam \CPU_RISCV|regs|rf~2526 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N16
cycloneive_lcell_comb \CPU_RISCV|regs|rf~965feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~965feeder_combout  = \CPU_RISCV|comb~186_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_RISCV|comb~186_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~965feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~965feeder .lut_mask = 16'hFF00;
defparam \CPU_RISCV|regs|rf~965feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y37_N17
dffeas \CPU_RISCV|regs|rf~965 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~965feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~2735_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~965_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~965 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~965 .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y41_N3
dffeas \CPU_RISCV|regs|rf~837 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~186_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2775_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~837_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~837 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~837 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N26
cycloneive_lcell_comb \CPU_RISCV|regs|rf~581feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~581feeder_combout  = \CPU_RISCV|comb~186_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_RISCV|comb~186_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~581feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~581feeder .lut_mask = 16'hFF00;
defparam \CPU_RISCV|regs|rf~581feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y37_N27
dffeas \CPU_RISCV|regs|rf~581 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~581feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~2776_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~581_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~581 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~581 .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y41_N17
dffeas \CPU_RISCV|regs|rf~709 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~186_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2774_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~709_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~709 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~709 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N30
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2523 (
// Equation(s):
// \CPU_RISCV|regs|rf~2523_combout  = (\CPU_RISCV|RS2[2]~3_combout  & (((\CPU_RISCV|regs|rf~709_q ) # (\CPU_RISCV|RS2[3]~5_combout )))) # (!\CPU_RISCV|RS2[2]~3_combout  & (\CPU_RISCV|regs|rf~581_q  & ((!\CPU_RISCV|RS2[3]~5_combout ))))

	.dataa(\CPU_RISCV|RS2[2]~3_combout ),
	.datab(\CPU_RISCV|regs|rf~581_q ),
	.datac(\CPU_RISCV|regs|rf~709_q ),
	.datad(\CPU_RISCV|RS2[3]~5_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2523_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2523 .lut_mask = 16'hAAE4;
defparam \CPU_RISCV|regs|rf~2523 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N0
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2524 (
// Equation(s):
// \CPU_RISCV|regs|rf~2524_combout  = (\CPU_RISCV|regs|rf~2523_combout  & ((\CPU_RISCV|regs|rf~965_q ) # ((!\CPU_RISCV|RS2[3]~5_combout )))) # (!\CPU_RISCV|regs|rf~2523_combout  & (((\CPU_RISCV|regs|rf~837_q  & \CPU_RISCV|RS2[3]~5_combout ))))

	.dataa(\CPU_RISCV|regs|rf~965_q ),
	.datab(\CPU_RISCV|regs|rf~837_q ),
	.datac(\CPU_RISCV|regs|rf~2523_combout ),
	.datad(\CPU_RISCV|RS2[3]~5_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2524_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2524 .lut_mask = 16'hACF0;
defparam \CPU_RISCV|regs|rf~2524 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N2
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2527 (
// Equation(s):
// \CPU_RISCV|regs|rf~2527_combout  = (\CPU_RISCV|RS2[0]~9_combout  & (\CPU_RISCV|RS2[1]~7_combout )) # (!\CPU_RISCV|RS2[0]~9_combout  & ((\CPU_RISCV|RS2[1]~7_combout  & ((\CPU_RISCV|regs|rf~2524_combout ))) # (!\CPU_RISCV|RS2[1]~7_combout  & 
// (\CPU_RISCV|regs|rf~2526_combout ))))

	.dataa(\CPU_RISCV|RS2[0]~9_combout ),
	.datab(\CPU_RISCV|RS2[1]~7_combout ),
	.datac(\CPU_RISCV|regs|rf~2526_combout ),
	.datad(\CPU_RISCV|regs|rf~2524_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2527_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2527 .lut_mask = 16'hDC98;
defparam \CPU_RISCV|regs|rf~2527 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N4
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2530 (
// Equation(s):
// \CPU_RISCV|regs|rf~2530_combout  = (\CPU_RISCV|RS2[0]~9_combout  & ((\CPU_RISCV|regs|rf~2527_combout  & (\CPU_RISCV|regs|rf~2529_combout )) # (!\CPU_RISCV|regs|rf~2527_combout  & ((\CPU_RISCV|regs|rf~2522_combout ))))) # (!\CPU_RISCV|RS2[0]~9_combout  & 
// (((\CPU_RISCV|regs|rf~2527_combout ))))

	.dataa(\CPU_RISCV|regs|rf~2529_combout ),
	.datab(\CPU_RISCV|RS2[0]~9_combout ),
	.datac(\CPU_RISCV|regs|rf~2522_combout ),
	.datad(\CPU_RISCV|regs|rf~2527_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2530_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2530 .lut_mask = 16'hBBC0;
defparam \CPU_RISCV|regs|rf~2530 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y33_N14
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2538 (
// Equation(s):
// \CPU_RISCV|regs|rf~2538_combout  = (\CPU_RISCV|RS2[1]~7_combout  & (((\CPU_RISCV|RS2[0]~9_combout )))) # (!\CPU_RISCV|RS2[1]~7_combout  & ((\CPU_RISCV|RS2[0]~9_combout  & ((\CPU_RISCV|regs|rf~421_q ))) # (!\CPU_RISCV|RS2[0]~9_combout  & 
// (\CPU_RISCV|regs|rf~389_q ))))

	.dataa(\CPU_RISCV|regs|rf~389_q ),
	.datab(\CPU_RISCV|regs|rf~421_q ),
	.datac(\CPU_RISCV|RS2[1]~7_combout ),
	.datad(\CPU_RISCV|RS2[0]~9_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2538_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2538 .lut_mask = 16'hFC0A;
defparam \CPU_RISCV|regs|rf~2538 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N14
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2539 (
// Equation(s):
// \CPU_RISCV|regs|rf~2539_combout  = (\CPU_RISCV|RS2[1]~7_combout  & ((\CPU_RISCV|regs|rf~2538_combout  & (\CPU_RISCV|regs|rf~485_q )) # (!\CPU_RISCV|regs|rf~2538_combout  & ((\CPU_RISCV|regs|rf~453_q ))))) # (!\CPU_RISCV|RS2[1]~7_combout  & 
// (((\CPU_RISCV|regs|rf~2538_combout ))))

	.dataa(\CPU_RISCV|RS2[1]~7_combout ),
	.datab(\CPU_RISCV|regs|rf~485_q ),
	.datac(\CPU_RISCV|regs|rf~2538_combout ),
	.datad(\CPU_RISCV|regs|rf~453_q ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2539_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2539 .lut_mask = 16'hDAD0;
defparam \CPU_RISCV|regs|rf~2539 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y30_N12
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2531 (
// Equation(s):
// \CPU_RISCV|regs|rf~2531_combout  = (\CPU_RISCV|RS2[1]~7_combout  & (((\CPU_RISCV|RS2[0]~9_combout )))) # (!\CPU_RISCV|RS2[1]~7_combout  & ((\CPU_RISCV|RS2[0]~9_combout  & ((\CPU_RISCV|regs|rf~165_q ))) # (!\CPU_RISCV|RS2[0]~9_combout  & 
// (\CPU_RISCV|regs|rf~133_q ))))

	.dataa(\CPU_RISCV|RS2[1]~7_combout ),
	.datab(\CPU_RISCV|regs|rf~133_q ),
	.datac(\CPU_RISCV|regs|rf~165_q ),
	.datad(\CPU_RISCV|RS2[0]~9_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2531_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2531 .lut_mask = 16'hFA44;
defparam \CPU_RISCV|regs|rf~2531 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y30_N14
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2532 (
// Equation(s):
// \CPU_RISCV|regs|rf~2532_combout  = (\CPU_RISCV|regs|rf~2531_combout  & ((\CPU_RISCV|regs|rf~229_q ) # ((!\CPU_RISCV|RS2[1]~7_combout )))) # (!\CPU_RISCV|regs|rf~2531_combout  & (((\CPU_RISCV|regs|rf~197_q  & \CPU_RISCV|RS2[1]~7_combout ))))

	.dataa(\CPU_RISCV|regs|rf~2531_combout ),
	.datab(\CPU_RISCV|regs|rf~229_q ),
	.datac(\CPU_RISCV|regs|rf~197_q ),
	.datad(\CPU_RISCV|RS2[1]~7_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2532_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2532 .lut_mask = 16'hD8AA;
defparam \CPU_RISCV|regs|rf~2532 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N16
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2535 (
// Equation(s):
// \CPU_RISCV|regs|rf~2535_combout  = (\CPU_RISCV|RS2[0]~9_combout  & (((\CPU_RISCV|RS2[1]~7_combout )))) # (!\CPU_RISCV|RS2[0]~9_combout  & ((\CPU_RISCV|RS2[1]~7_combout  & (\CPU_RISCV|regs|rf~69_q )) # (!\CPU_RISCV|RS2[1]~7_combout  & 
// ((\CPU_RISCV|regs|rf~5_q )))))

	.dataa(\CPU_RISCV|regs|rf~69_q ),
	.datab(\CPU_RISCV|RS2[0]~9_combout ),
	.datac(\CPU_RISCV|regs|rf~5_q ),
	.datad(\CPU_RISCV|RS2[1]~7_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2535_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2535 .lut_mask = 16'hEE30;
defparam \CPU_RISCV|regs|rf~2535 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N30
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2536 (
// Equation(s):
// \CPU_RISCV|regs|rf~2536_combout  = (\CPU_RISCV|RS2[0]~9_combout  & ((\CPU_RISCV|regs|rf~2535_combout  & ((\CPU_RISCV|regs|rf~101_q ))) # (!\CPU_RISCV|regs|rf~2535_combout  & (\CPU_RISCV|regs|rf~37_q )))) # (!\CPU_RISCV|RS2[0]~9_combout  & 
// (((\CPU_RISCV|regs|rf~2535_combout ))))

	.dataa(\CPU_RISCV|regs|rf~37_q ),
	.datab(\CPU_RISCV|RS2[0]~9_combout ),
	.datac(\CPU_RISCV|regs|rf~101_q ),
	.datad(\CPU_RISCV|regs|rf~2535_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2536_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2536 .lut_mask = 16'hF388;
defparam \CPU_RISCV|regs|rf~2536 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y40_N12
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2533 (
// Equation(s):
// \CPU_RISCV|regs|rf~2533_combout  = (\CPU_RISCV|RS2[1]~7_combout  & ((\CPU_RISCV|regs|rf~325_q ) # ((\CPU_RISCV|RS2[0]~9_combout )))) # (!\CPU_RISCV|RS2[1]~7_combout  & (((\CPU_RISCV|regs|rf~261_q  & !\CPU_RISCV|RS2[0]~9_combout ))))

	.dataa(\CPU_RISCV|regs|rf~325_q ),
	.datab(\CPU_RISCV|RS2[1]~7_combout ),
	.datac(\CPU_RISCV|regs|rf~261_q ),
	.datad(\CPU_RISCV|RS2[0]~9_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2533_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2533 .lut_mask = 16'hCCB8;
defparam \CPU_RISCV|regs|rf~2533 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y40_N6
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2534 (
// Equation(s):
// \CPU_RISCV|regs|rf~2534_combout  = (\CPU_RISCV|RS2[0]~9_combout  & ((\CPU_RISCV|regs|rf~2533_combout  & ((\CPU_RISCV|regs|rf~357_q ))) # (!\CPU_RISCV|regs|rf~2533_combout  & (\CPU_RISCV|regs|rf~293_q )))) # (!\CPU_RISCV|RS2[0]~9_combout  & 
// (((\CPU_RISCV|regs|rf~2533_combout ))))

	.dataa(\CPU_RISCV|regs|rf~293_q ),
	.datab(\CPU_RISCV|RS2[0]~9_combout ),
	.datac(\CPU_RISCV|regs|rf~357_q ),
	.datad(\CPU_RISCV|regs|rf~2533_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2534_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2534 .lut_mask = 16'hF388;
defparam \CPU_RISCV|regs|rf~2534 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N4
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2537 (
// Equation(s):
// \CPU_RISCV|regs|rf~2537_combout  = (\CPU_RISCV|RS2[3]~5_combout  & ((\CPU_RISCV|RS2[2]~3_combout ) # ((\CPU_RISCV|regs|rf~2534_combout )))) # (!\CPU_RISCV|RS2[3]~5_combout  & (!\CPU_RISCV|RS2[2]~3_combout  & (\CPU_RISCV|regs|rf~2536_combout )))

	.dataa(\CPU_RISCV|RS2[3]~5_combout ),
	.datab(\CPU_RISCV|RS2[2]~3_combout ),
	.datac(\CPU_RISCV|regs|rf~2536_combout ),
	.datad(\CPU_RISCV|regs|rf~2534_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2537_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2537 .lut_mask = 16'hBA98;
defparam \CPU_RISCV|regs|rf~2537 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N26
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2540 (
// Equation(s):
// \CPU_RISCV|regs|rf~2540_combout  = (\CPU_RISCV|regs|rf~2537_combout  & ((\CPU_RISCV|regs|rf~2539_combout ) # ((!\CPU_RISCV|RS2[2]~3_combout )))) # (!\CPU_RISCV|regs|rf~2537_combout  & (((\CPU_RISCV|regs|rf~2532_combout  & \CPU_RISCV|RS2[2]~3_combout ))))

	.dataa(\CPU_RISCV|regs|rf~2539_combout ),
	.datab(\CPU_RISCV|regs|rf~2532_combout ),
	.datac(\CPU_RISCV|regs|rf~2537_combout ),
	.datad(\CPU_RISCV|RS2[2]~3_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2540_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2540 .lut_mask = 16'hACF0;
defparam \CPU_RISCV|regs|rf~2540 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N14
cycloneive_lcell_comb \CPU_RISCV|regs|rd2[5]~27 (
// Equation(s):
// \CPU_RISCV|regs|rd2[5]~27_combout  = (\CPU_RISCV|RS2[4]~10_combout  & (((\CPU_RISCV|regs|rf~2530_combout )))) # (!\CPU_RISCV|RS2[4]~10_combout  & (!\CPU_RISCV|regs|Equal1~1_combout  & ((\CPU_RISCV|regs|rf~2540_combout ))))

	.dataa(\CPU_RISCV|regs|Equal1~1_combout ),
	.datab(\CPU_RISCV|RS2[4]~10_combout ),
	.datac(\CPU_RISCV|regs|rf~2530_combout ),
	.datad(\CPU_RISCV|regs|rf~2540_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rd2[5]~27_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rd2[5]~27 .lut_mask = 16'hD1C0;
defparam \CPU_RISCV|regs|rd2[5]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y35_N10
cycloneive_lcell_comb \CPU_RISCV|Add1~10 (
// Equation(s):
// \CPU_RISCV|Add1~10_combout  = (\CPU_RISCV|regs|rd1[5]~26_combout  & ((\CPU_RISCV|regs|rd2[5]~27_combout  & (\CPU_RISCV|Add1~9  & VCC)) # (!\CPU_RISCV|regs|rd2[5]~27_combout  & (!\CPU_RISCV|Add1~9 )))) # (!\CPU_RISCV|regs|rd1[5]~26_combout  & 
// ((\CPU_RISCV|regs|rd2[5]~27_combout  & (!\CPU_RISCV|Add1~9 )) # (!\CPU_RISCV|regs|rd2[5]~27_combout  & ((\CPU_RISCV|Add1~9 ) # (GND)))))
// \CPU_RISCV|Add1~11  = CARRY((\CPU_RISCV|regs|rd1[5]~26_combout  & (!\CPU_RISCV|regs|rd2[5]~27_combout  & !\CPU_RISCV|Add1~9 )) # (!\CPU_RISCV|regs|rd1[5]~26_combout  & ((!\CPU_RISCV|Add1~9 ) # (!\CPU_RISCV|regs|rd2[5]~27_combout ))))

	.dataa(\CPU_RISCV|regs|rd1[5]~26_combout ),
	.datab(\CPU_RISCV|regs|rd2[5]~27_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU_RISCV|Add1~9 ),
	.combout(\CPU_RISCV|Add1~10_combout ),
	.cout(\CPU_RISCV|Add1~11 ));
// synopsys translate_off
defparam \CPU_RISCV|Add1~10 .lut_mask = 16'h9617;
defparam \CPU_RISCV|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N30
cycloneive_lcell_comb \CPU_RISCV|comb~104 (
// Equation(s):
// \CPU_RISCV|comb~104_combout  = (\CPU_RISCV|imm[2]~19_combout  & (!\CPU_RISCV|imm[1]~20_combout  & ((\CPU_RISCV|ShiftLeft0~24_combout )))) # (!\CPU_RISCV|imm[2]~19_combout  & (((\CPU_RISCV|ShiftLeft0~65_combout ))))

	.dataa(\CPU_RISCV|imm[1]~20_combout ),
	.datab(\CPU_RISCV|imm[2]~19_combout ),
	.datac(\CPU_RISCV|ShiftLeft0~65_combout ),
	.datad(\CPU_RISCV|ShiftLeft0~24_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~104_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~104 .lut_mask = 16'h7430;
defparam \CPU_RISCV|comb~104 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N14
cycloneive_lcell_comb \CPU_RISCV|comb~209 (
// Equation(s):
// \CPU_RISCV|comb~209_combout  = (!\CPU_RISCV|imm[3]~18_combout  & (!\CPU_RISCV|regs|Equal0~1_combout  & (!\CPU_RISCV|imm[4]~17_combout  & \CPU_RISCV|comb~104_combout )))

	.dataa(\CPU_RISCV|imm[3]~18_combout ),
	.datab(\CPU_RISCV|regs|Equal0~1_combout ),
	.datac(\CPU_RISCV|imm[4]~17_combout ),
	.datad(\CPU_RISCV|comb~104_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~209_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~209 .lut_mask = 16'h0100;
defparam \CPU_RISCV|comb~209 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N30
cycloneive_lcell_comb \CPU_RISCV|comb~183 (
// Equation(s):
// \CPU_RISCV|comb~183_combout  = (\CPU_RISCV|comb~27_combout  & (((\CPU_RISCV|comb~50_combout )))) # (!\CPU_RISCV|comb~27_combout  & ((\CPU_RISCV|comb~50_combout  & ((\CPU_RISCV|comb~209_combout ))) # (!\CPU_RISCV|comb~50_combout  & 
// (\CPU_RISCV|Add3~10_combout ))))

	.dataa(\CPU_RISCV|comb~27_combout ),
	.datab(\CPU_RISCV|Add3~10_combout ),
	.datac(\CPU_RISCV|comb~209_combout ),
	.datad(\CPU_RISCV|comb~50_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~183_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~183 .lut_mask = 16'hFA44;
defparam \CPU_RISCV|comb~183 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y39_N18
cycloneive_lcell_comb \CPU_RISCV|Equal16~2 (
// Equation(s):
// \CPU_RISCV|Equal16~2_combout  = \CPU_RISCV|regs|rd2[5]~27_combout  $ (\CPU_RISCV|regs|rd1[5]~26_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_RISCV|regs|rd2[5]~27_combout ),
	.datad(\CPU_RISCV|regs|rd1[5]~26_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|Equal16~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|Equal16~2 .lut_mask = 16'h0FF0;
defparam \CPU_RISCV|Equal16~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N20
cycloneive_lcell_comb \CPU_RISCV|comb~184 (
// Equation(s):
// \CPU_RISCV|comb~184_combout  = (\CPU_RISCV|comb~183_combout  & ((\CPU_RISCV|imm[5]~15_combout ) # ((!\CPU_RISCV|comb~210_combout )))) # (!\CPU_RISCV|comb~183_combout  & (((\CPU_RISCV|comb~210_combout  & \CPU_RISCV|Equal16~2_combout ))))

	.dataa(\CPU_RISCV|comb~183_combout ),
	.datab(\CPU_RISCV|imm[5]~15_combout ),
	.datac(\CPU_RISCV|comb~210_combout ),
	.datad(\CPU_RISCV|Equal16~2_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~184_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~184 .lut_mask = 16'hDA8A;
defparam \CPU_RISCV|comb~184 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N10
cycloneive_lcell_comb \CPU_RISCV|Add2~10 (
// Equation(s):
// \CPU_RISCV|Add2~10_combout  = (\CPU_RISCV|regs|rd1[5]~26_combout  & ((\CPU_RISCV|imm[5]~15_combout  & (\CPU_RISCV|Add2~9  & VCC)) # (!\CPU_RISCV|imm[5]~15_combout  & (!\CPU_RISCV|Add2~9 )))) # (!\CPU_RISCV|regs|rd1[5]~26_combout  & 
// ((\CPU_RISCV|imm[5]~15_combout  & (!\CPU_RISCV|Add2~9 )) # (!\CPU_RISCV|imm[5]~15_combout  & ((\CPU_RISCV|Add2~9 ) # (GND)))))
// \CPU_RISCV|Add2~11  = CARRY((\CPU_RISCV|regs|rd1[5]~26_combout  & (!\CPU_RISCV|imm[5]~15_combout  & !\CPU_RISCV|Add2~9 )) # (!\CPU_RISCV|regs|rd1[5]~26_combout  & ((!\CPU_RISCV|Add2~9 ) # (!\CPU_RISCV|imm[5]~15_combout ))))

	.dataa(\CPU_RISCV|regs|rd1[5]~26_combout ),
	.datab(\CPU_RISCV|imm[5]~15_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU_RISCV|Add2~9 ),
	.combout(\CPU_RISCV|Add2~10_combout ),
	.cout(\CPU_RISCV|Add2~11 ));
// synopsys translate_off
defparam \CPU_RISCV|Add2~10 .lut_mask = 16'h9617;
defparam \CPU_RISCV|Add2~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N20
cycloneive_lcell_comb \CPU_RISCV|comb~185 (
// Equation(s):
// \CPU_RISCV|comb~185_combout  = (\CPU_RISCV|comb~38_combout  & ((\CPU_RISCV|comb~66_combout  & ((\CPU_RISCV|Add2~10_combout ))) # (!\CPU_RISCV|comb~66_combout  & (\CPU_RISCV|comb~184_combout )))) # (!\CPU_RISCV|comb~38_combout  & 
// (\CPU_RISCV|comb~66_combout ))

	.dataa(\CPU_RISCV|comb~38_combout ),
	.datab(\CPU_RISCV|comb~66_combout ),
	.datac(\CPU_RISCV|comb~184_combout ),
	.datad(\CPU_RISCV|Add2~10_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~185_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~185 .lut_mask = 16'hEC64;
defparam \CPU_RISCV|comb~185 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N0
cycloneive_lcell_comb \CPU_RISCV|comb~186 (
// Equation(s):
// \CPU_RISCV|comb~186_combout  = (\CPU_RISCV|comb~38_combout  & (((\CPU_RISCV|comb~185_combout )))) # (!\CPU_RISCV|comb~38_combout  & ((\CPU_RISCV|comb~185_combout  & (!\dmem|RAM~5_q )) # (!\CPU_RISCV|comb~185_combout  & ((\CPU_RISCV|Add1~10_combout )))))

	.dataa(\CPU_RISCV|comb~38_combout ),
	.datab(\dmem|RAM~5_q ),
	.datac(\CPU_RISCV|Add1~10_combout ),
	.datad(\CPU_RISCV|comb~185_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~186_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~186 .lut_mask = 16'hBB50;
defparam \CPU_RISCV|comb~186 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y41_N7
dffeas \CPU_RISCV|regs|rf~997 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~186_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2742_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~997_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~997 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~997 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y42_N10
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2508 (
// Equation(s):
// \CPU_RISCV|regs|rf~2508_combout  = (\CPU_RISCV|RS1[3]~5_combout  & (((\CPU_RISCV|RS1[2]~4_combout )))) # (!\CPU_RISCV|RS1[3]~5_combout  & ((\CPU_RISCV|RS1[2]~4_combout  & ((\CPU_RISCV|regs|rf~741_q ))) # (!\CPU_RISCV|RS1[2]~4_combout  & 
// (\CPU_RISCV|regs|rf~613_q ))))

	.dataa(\CPU_RISCV|RS1[3]~5_combout ),
	.datab(\CPU_RISCV|regs|rf~613_q ),
	.datac(\CPU_RISCV|regs|rf~741_q ),
	.datad(\CPU_RISCV|RS1[2]~4_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2508_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2508 .lut_mask = 16'hFA44;
defparam \CPU_RISCV|regs|rf~2508 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y42_N20
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2509 (
// Equation(s):
// \CPU_RISCV|regs|rf~2509_combout  = (\CPU_RISCV|RS1[3]~5_combout  & ((\CPU_RISCV|regs|rf~2508_combout  & (\CPU_RISCV|regs|rf~997_q )) # (!\CPU_RISCV|regs|rf~2508_combout  & ((\CPU_RISCV|regs|rf~869_q ))))) # (!\CPU_RISCV|RS1[3]~5_combout  & 
// (((\CPU_RISCV|regs|rf~2508_combout ))))

	.dataa(\CPU_RISCV|RS1[3]~5_combout ),
	.datab(\CPU_RISCV|regs|rf~997_q ),
	.datac(\CPU_RISCV|regs|rf~869_q ),
	.datad(\CPU_RISCV|regs|rf~2508_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2509_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2509 .lut_mask = 16'hDDA0;
defparam \CPU_RISCV|regs|rf~2509 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y41_N2
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2501 (
// Equation(s):
// \CPU_RISCV|regs|rf~2501_combout  = (\CPU_RISCV|RS1[2]~4_combout  & (((\CPU_RISCV|RS1[3]~5_combout )))) # (!\CPU_RISCV|RS1[2]~4_combout  & ((\CPU_RISCV|RS1[3]~5_combout  & ((\CPU_RISCV|regs|rf~837_q ))) # (!\CPU_RISCV|RS1[3]~5_combout  & 
// (\CPU_RISCV|regs|rf~581_q ))))

	.dataa(\CPU_RISCV|regs|rf~581_q ),
	.datab(\CPU_RISCV|RS1[2]~4_combout ),
	.datac(\CPU_RISCV|regs|rf~837_q ),
	.datad(\CPU_RISCV|RS1[3]~5_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2501_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2501 .lut_mask = 16'hFC22;
defparam \CPU_RISCV|regs|rf~2501 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y41_N16
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2502 (
// Equation(s):
// \CPU_RISCV|regs|rf~2502_combout  = (\CPU_RISCV|RS1[2]~4_combout  & ((\CPU_RISCV|regs|rf~2501_combout  & (\CPU_RISCV|regs|rf~965_q )) # (!\CPU_RISCV|regs|rf~2501_combout  & ((\CPU_RISCV|regs|rf~709_q ))))) # (!\CPU_RISCV|RS1[2]~4_combout  & 
// (((\CPU_RISCV|regs|rf~2501_combout ))))

	.dataa(\CPU_RISCV|regs|rf~965_q ),
	.datab(\CPU_RISCV|RS1[2]~4_combout ),
	.datac(\CPU_RISCV|regs|rf~709_q ),
	.datad(\CPU_RISCV|regs|rf~2501_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2502_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2502 .lut_mask = 16'hBBC0;
defparam \CPU_RISCV|regs|rf~2502 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y39_N8
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2503 (
// Equation(s):
// \CPU_RISCV|regs|rf~2503_combout  = (\CPU_RISCV|RS1[2]~4_combout  & ((\CPU_RISCV|regs|rf~677_q ) # ((\CPU_RISCV|RS1[3]~5_combout )))) # (!\CPU_RISCV|RS1[2]~4_combout  & (((\CPU_RISCV|regs|rf~549_q  & !\CPU_RISCV|RS1[3]~5_combout ))))

	.dataa(\CPU_RISCV|RS1[2]~4_combout ),
	.datab(\CPU_RISCV|regs|rf~677_q ),
	.datac(\CPU_RISCV|regs|rf~549_q ),
	.datad(\CPU_RISCV|RS1[3]~5_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2503_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2503 .lut_mask = 16'hAAD8;
defparam \CPU_RISCV|regs|rf~2503 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y39_N14
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2504 (
// Equation(s):
// \CPU_RISCV|regs|rf~2504_combout  = (\CPU_RISCV|regs|rf~2503_combout  & (((\CPU_RISCV|regs|rf~933_q ) # (!\CPU_RISCV|RS1[3]~5_combout )))) # (!\CPU_RISCV|regs|rf~2503_combout  & (\CPU_RISCV|regs|rf~805_q  & ((\CPU_RISCV|RS1[3]~5_combout ))))

	.dataa(\CPU_RISCV|regs|rf~805_q ),
	.datab(\CPU_RISCV|regs|rf~2503_combout ),
	.datac(\CPU_RISCV|regs|rf~933_q ),
	.datad(\CPU_RISCV|RS1[3]~5_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2504_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2504 .lut_mask = 16'hE2CC;
defparam \CPU_RISCV|regs|rf~2504 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N18
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2505 (
// Equation(s):
// \CPU_RISCV|regs|rf~2505_combout  = (\CPU_RISCV|RS1[2]~4_combout  & (((\CPU_RISCV|RS1[3]~5_combout )))) # (!\CPU_RISCV|RS1[2]~4_combout  & ((\CPU_RISCV|RS1[3]~5_combout  & ((\CPU_RISCV|regs|rf~773_q ))) # (!\CPU_RISCV|RS1[3]~5_combout  & 
// (\CPU_RISCV|regs|rf~517_q ))))

	.dataa(\CPU_RISCV|regs|rf~517_q ),
	.datab(\CPU_RISCV|RS1[2]~4_combout ),
	.datac(\CPU_RISCV|regs|rf~773_q ),
	.datad(\CPU_RISCV|RS1[3]~5_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2505_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2505 .lut_mask = 16'hFC22;
defparam \CPU_RISCV|regs|rf~2505 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N16
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2506 (
// Equation(s):
// \CPU_RISCV|regs|rf~2506_combout  = (\CPU_RISCV|RS1[2]~4_combout  & ((\CPU_RISCV|regs|rf~2505_combout  & (\CPU_RISCV|regs|rf~901_q )) # (!\CPU_RISCV|regs|rf~2505_combout  & ((\CPU_RISCV|regs|rf~645_q ))))) # (!\CPU_RISCV|RS1[2]~4_combout  & 
// (((\CPU_RISCV|regs|rf~2505_combout ))))

	.dataa(\CPU_RISCV|RS1[2]~4_combout ),
	.datab(\CPU_RISCV|regs|rf~901_q ),
	.datac(\CPU_RISCV|regs|rf~645_q ),
	.datad(\CPU_RISCV|regs|rf~2505_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2506_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2506 .lut_mask = 16'hDDA0;
defparam \CPU_RISCV|regs|rf~2506 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y39_N12
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2507 (
// Equation(s):
// \CPU_RISCV|regs|rf~2507_combout  = (\CPU_RISCV|RS1[1]~6_combout  & (((\CPU_RISCV|RS1[0]~7_combout )))) # (!\CPU_RISCV|RS1[1]~6_combout  & ((\CPU_RISCV|RS1[0]~7_combout  & (\CPU_RISCV|regs|rf~2504_combout )) # (!\CPU_RISCV|RS1[0]~7_combout  & 
// ((\CPU_RISCV|regs|rf~2506_combout )))))

	.dataa(\CPU_RISCV|RS1[1]~6_combout ),
	.datab(\CPU_RISCV|regs|rf~2504_combout ),
	.datac(\CPU_RISCV|RS1[0]~7_combout ),
	.datad(\CPU_RISCV|regs|rf~2506_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2507_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2507 .lut_mask = 16'hE5E0;
defparam \CPU_RISCV|regs|rf~2507 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y39_N30
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2510 (
// Equation(s):
// \CPU_RISCV|regs|rf~2510_combout  = (\CPU_RISCV|RS1[1]~6_combout  & ((\CPU_RISCV|regs|rf~2507_combout  & (\CPU_RISCV|regs|rf~2509_combout )) # (!\CPU_RISCV|regs|rf~2507_combout  & ((\CPU_RISCV|regs|rf~2502_combout ))))) # (!\CPU_RISCV|RS1[1]~6_combout  & 
// (((\CPU_RISCV|regs|rf~2507_combout ))))

	.dataa(\CPU_RISCV|RS1[1]~6_combout ),
	.datab(\CPU_RISCV|regs|rf~2509_combout ),
	.datac(\CPU_RISCV|regs|rf~2502_combout ),
	.datad(\CPU_RISCV|regs|rf~2507_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2510_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2510 .lut_mask = 16'hDDA0;
defparam \CPU_RISCV|regs|rf~2510 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y39_N4
cycloneive_lcell_comb \CPU_RISCV|ShiftLeft0~63 (
// Equation(s):
// \CPU_RISCV|ShiftLeft0~63_combout  = (\CPU_RISCV|ShiftLeft0~4_combout  & ((\CPU_RISCV|RS1[4]~8_combout  & (\CPU_RISCV|regs|rf~2510_combout )) # (!\CPU_RISCV|RS1[4]~8_combout  & ((\CPU_RISCV|regs|rf~2520_combout )))))

	.dataa(\CPU_RISCV|ShiftLeft0~4_combout ),
	.datab(\CPU_RISCV|RS1[4]~8_combout ),
	.datac(\CPU_RISCV|regs|rf~2510_combout ),
	.datad(\CPU_RISCV|regs|rf~2520_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|ShiftLeft0~63_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|ShiftLeft0~63 .lut_mask = 16'hA280;
defparam \CPU_RISCV|ShiftLeft0~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N8
cycloneive_lcell_comb \CPU_RISCV|ShiftLeft0~65 (
// Equation(s):
// \CPU_RISCV|ShiftLeft0~65_combout  = (\CPU_RISCV|ShiftLeft0~64_combout ) # ((\CPU_RISCV|ShiftLeft0~63_combout ) # ((\CPU_RISCV|comb~30_combout  & \CPU_RISCV|regs|rf~2753_combout )))

	.dataa(\CPU_RISCV|comb~30_combout ),
	.datab(\CPU_RISCV|regs|rf~2753_combout ),
	.datac(\CPU_RISCV|ShiftLeft0~64_combout ),
	.datad(\CPU_RISCV|ShiftLeft0~63_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|ShiftLeft0~65_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|ShiftLeft0~65 .lut_mask = 16'hFFF8;
defparam \CPU_RISCV|ShiftLeft0~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N10
cycloneive_lcell_comb \CPU_RISCV|ShiftLeft0~66 (
// Equation(s):
// \CPU_RISCV|ShiftLeft0~66_combout  = (\CPU_RISCV|imm[3]~18_combout  & ((\CPU_RISCV|imm[2]~19_combout  & ((\CPU_RISCV|ShiftLeft0~24_combout ))) # (!\CPU_RISCV|imm[2]~19_combout  & (\CPU_RISCV|ShiftLeft0~65_combout ))))

	.dataa(\CPU_RISCV|imm[3]~18_combout ),
	.datab(\CPU_RISCV|imm[2]~19_combout ),
	.datac(\CPU_RISCV|ShiftLeft0~65_combout ),
	.datad(\CPU_RISCV|ShiftLeft0~24_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|ShiftLeft0~66_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|ShiftLeft0~66 .lut_mask = 16'hA820;
defparam \CPU_RISCV|ShiftLeft0~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y30_N13
dffeas \CPU_RISCV|regs|rf~136 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~173_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2784_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~136_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~136 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~136 .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y30_N31
dffeas \CPU_RISCV|regs|rf~168 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~173_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2779_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~168_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~168 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~168 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y30_N30
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2391 (
// Equation(s):
// \CPU_RISCV|regs|rf~2391_combout  = (\CPU_RISCV|RS1[1]~6_combout  & (((\CPU_RISCV|RS1[0]~7_combout )))) # (!\CPU_RISCV|RS1[1]~6_combout  & ((\CPU_RISCV|RS1[0]~7_combout  & ((\CPU_RISCV|regs|rf~168_q ))) # (!\CPU_RISCV|RS1[0]~7_combout  & 
// (\CPU_RISCV|regs|rf~136_q ))))

	.dataa(\CPU_RISCV|regs|rf~136_q ),
	.datab(\CPU_RISCV|RS1[1]~6_combout ),
	.datac(\CPU_RISCV|regs|rf~168_q ),
	.datad(\CPU_RISCV|RS1[0]~7_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2391_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2391 .lut_mask = 16'hFC22;
defparam \CPU_RISCV|regs|rf~2391 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y30_N11
dffeas \CPU_RISCV|regs|rf~232 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~173_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2791_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~232_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~232 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~232 .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y30_N13
dffeas \CPU_RISCV|regs|rf~200 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~173_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2746_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~200_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~200 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~200 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y30_N12
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2392 (
// Equation(s):
// \CPU_RISCV|regs|rf~2392_combout  = (\CPU_RISCV|regs|rf~2391_combout  & ((\CPU_RISCV|regs|rf~232_q ) # ((!\CPU_RISCV|RS1[1]~6_combout )))) # (!\CPU_RISCV|regs|rf~2391_combout  & (((\CPU_RISCV|regs|rf~200_q  & \CPU_RISCV|RS1[1]~6_combout ))))

	.dataa(\CPU_RISCV|regs|rf~2391_combout ),
	.datab(\CPU_RISCV|regs|rf~232_q ),
	.datac(\CPU_RISCV|regs|rf~200_q ),
	.datad(\CPU_RISCV|RS1[1]~6_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2392_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2392 .lut_mask = 16'hD8AA;
defparam \CPU_RISCV|regs|rf~2392 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y35_N11
dffeas \CPU_RISCV|regs|rf~488 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|comb~173_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~2752_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~488_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~488 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~488 .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y35_N25
dffeas \CPU_RISCV|regs|rf~456 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~173_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2750_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~456_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~456 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~456 .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y36_N27
dffeas \CPU_RISCV|regs|rf~424 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~173_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2749_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~424_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~424 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~424 .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y33_N9
dffeas \CPU_RISCV|regs|rf~392 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~173_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2751_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~392_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~392 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~392 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y33_N8
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2398 (
// Equation(s):
// \CPU_RISCV|regs|rf~2398_combout  = (\CPU_RISCV|RS1[1]~6_combout  & (((\CPU_RISCV|RS1[0]~7_combout )))) # (!\CPU_RISCV|RS1[1]~6_combout  & ((\CPU_RISCV|RS1[0]~7_combout  & (\CPU_RISCV|regs|rf~424_q )) # (!\CPU_RISCV|RS1[0]~7_combout  & 
// ((\CPU_RISCV|regs|rf~392_q )))))

	.dataa(\CPU_RISCV|RS1[1]~6_combout ),
	.datab(\CPU_RISCV|regs|rf~424_q ),
	.datac(\CPU_RISCV|regs|rf~392_q ),
	.datad(\CPU_RISCV|RS1[0]~7_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2398_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2398 .lut_mask = 16'hEE50;
defparam \CPU_RISCV|regs|rf~2398 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y41_N14
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2399 (
// Equation(s):
// \CPU_RISCV|regs|rf~2399_combout  = (\CPU_RISCV|RS1[1]~6_combout  & ((\CPU_RISCV|regs|rf~2398_combout  & (\CPU_RISCV|regs|rf~488_q )) # (!\CPU_RISCV|regs|rf~2398_combout  & ((\CPU_RISCV|regs|rf~456_q ))))) # (!\CPU_RISCV|RS1[1]~6_combout  & 
// (((\CPU_RISCV|regs|rf~2398_combout ))))

	.dataa(\CPU_RISCV|regs|rf~488_q ),
	.datab(\CPU_RISCV|RS1[1]~6_combout ),
	.datac(\CPU_RISCV|regs|rf~456_q ),
	.datad(\CPU_RISCV|regs|rf~2398_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2399_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2399 .lut_mask = 16'hBBC0;
defparam \CPU_RISCV|regs|rf~2399 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y32_N5
dffeas \CPU_RISCV|regs|rf~328 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~173_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2743_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~328_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~328 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~328 .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y32_N15
dffeas \CPU_RISCV|regs|rf~264 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~173_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2745_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~264_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~264 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~264 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N14
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2393 (
// Equation(s):
// \CPU_RISCV|regs|rf~2393_combout  = (\CPU_RISCV|RS1[1]~6_combout  & ((\CPU_RISCV|regs|rf~328_q ) # ((\CPU_RISCV|RS1[0]~7_combout )))) # (!\CPU_RISCV|RS1[1]~6_combout  & (((\CPU_RISCV|regs|rf~264_q  & !\CPU_RISCV|RS1[0]~7_combout ))))

	.dataa(\CPU_RISCV|RS1[1]~6_combout ),
	.datab(\CPU_RISCV|regs|rf~328_q ),
	.datac(\CPU_RISCV|regs|rf~264_q ),
	.datad(\CPU_RISCV|RS1[0]~7_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2393_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2393 .lut_mask = 16'hAAD8;
defparam \CPU_RISCV|regs|rf~2393 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y32_N1
dffeas \CPU_RISCV|regs|rf~360 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~173_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2789_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~360_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~360 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~360 .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y32_N27
dffeas \CPU_RISCV|regs|rf~296 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~173_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2744_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~296_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~296 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~296 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N0
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2394 (
// Equation(s):
// \CPU_RISCV|regs|rf~2394_combout  = (\CPU_RISCV|RS1[0]~7_combout  & ((\CPU_RISCV|regs|rf~2393_combout  & (\CPU_RISCV|regs|rf~360_q )) # (!\CPU_RISCV|regs|rf~2393_combout  & ((\CPU_RISCV|regs|rf~296_q ))))) # (!\CPU_RISCV|RS1[0]~7_combout  & 
// (\CPU_RISCV|regs|rf~2393_combout ))

	.dataa(\CPU_RISCV|RS1[0]~7_combout ),
	.datab(\CPU_RISCV|regs|rf~2393_combout ),
	.datac(\CPU_RISCV|regs|rf~360_q ),
	.datad(\CPU_RISCV|regs|rf~296_q ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2394_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2394 .lut_mask = 16'hE6C4;
defparam \CPU_RISCV|regs|rf~2394 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y33_N9
dffeas \CPU_RISCV|regs|rf~40 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~173_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2781_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~40_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~40 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~40 .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y36_N3
dffeas \CPU_RISCV|regs|rf~104 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~173_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2793_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~104_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~104 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~104 .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y32_N27
dffeas \CPU_RISCV|regs|rf~72 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~173_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2747_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~72_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~72 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~72 .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y36_N1
dffeas \CPU_RISCV|regs|rf~8 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~173_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2748_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~8_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~8 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~8 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N0
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2395 (
// Equation(s):
// \CPU_RISCV|regs|rf~2395_combout  = (\CPU_RISCV|RS1[1]~6_combout  & ((\CPU_RISCV|regs|rf~72_q ) # ((\CPU_RISCV|RS1[0]~7_combout )))) # (!\CPU_RISCV|RS1[1]~6_combout  & (((\CPU_RISCV|regs|rf~8_q  & !\CPU_RISCV|RS1[0]~7_combout ))))

	.dataa(\CPU_RISCV|RS1[1]~6_combout ),
	.datab(\CPU_RISCV|regs|rf~72_q ),
	.datac(\CPU_RISCV|regs|rf~8_q ),
	.datad(\CPU_RISCV|RS1[0]~7_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2395_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2395 .lut_mask = 16'hAAD8;
defparam \CPU_RISCV|regs|rf~2395 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N2
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2396 (
// Equation(s):
// \CPU_RISCV|regs|rf~2396_combout  = (\CPU_RISCV|RS1[0]~7_combout  & ((\CPU_RISCV|regs|rf~2395_combout  & ((\CPU_RISCV|regs|rf~104_q ))) # (!\CPU_RISCV|regs|rf~2395_combout  & (\CPU_RISCV|regs|rf~40_q )))) # (!\CPU_RISCV|RS1[0]~7_combout  & 
// (((\CPU_RISCV|regs|rf~2395_combout ))))

	.dataa(\CPU_RISCV|regs|rf~40_q ),
	.datab(\CPU_RISCV|RS1[0]~7_combout ),
	.datac(\CPU_RISCV|regs|rf~104_q ),
	.datad(\CPU_RISCV|regs|rf~2395_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2396_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2396 .lut_mask = 16'hF388;
defparam \CPU_RISCV|regs|rf~2396 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y41_N0
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2397 (
// Equation(s):
// \CPU_RISCV|regs|rf~2397_combout  = (\CPU_RISCV|RS1[2]~4_combout  & (\CPU_RISCV|RS1[3]~5_combout )) # (!\CPU_RISCV|RS1[2]~4_combout  & ((\CPU_RISCV|RS1[3]~5_combout  & (\CPU_RISCV|regs|rf~2394_combout )) # (!\CPU_RISCV|RS1[3]~5_combout  & 
// ((\CPU_RISCV|regs|rf~2396_combout )))))

	.dataa(\CPU_RISCV|RS1[2]~4_combout ),
	.datab(\CPU_RISCV|RS1[3]~5_combout ),
	.datac(\CPU_RISCV|regs|rf~2394_combout ),
	.datad(\CPU_RISCV|regs|rf~2396_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2397_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2397 .lut_mask = 16'hD9C8;
defparam \CPU_RISCV|regs|rf~2397 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y41_N12
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2400 (
// Equation(s):
// \CPU_RISCV|regs|rf~2400_combout  = (\CPU_RISCV|RS1[2]~4_combout  & ((\CPU_RISCV|regs|rf~2397_combout  & ((\CPU_RISCV|regs|rf~2399_combout ))) # (!\CPU_RISCV|regs|rf~2397_combout  & (\CPU_RISCV|regs|rf~2392_combout )))) # (!\CPU_RISCV|RS1[2]~4_combout  & 
// (((\CPU_RISCV|regs|rf~2397_combout ))))

	.dataa(\CPU_RISCV|regs|rf~2392_combout ),
	.datab(\CPU_RISCV|regs|rf~2399_combout ),
	.datac(\CPU_RISCV|RS1[2]~4_combout ),
	.datad(\CPU_RISCV|regs|rf~2397_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2400_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2400 .lut_mask = 16'hCFA0;
defparam \CPU_RISCV|regs|rf~2400 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y41_N22
cycloneive_lcell_comb \CPU_RISCV|regs|rd1[8]~23 (
// Equation(s):
// \CPU_RISCV|regs|rd1[8]~23_combout  = (!\CPU_RISCV|regs|Equal0~1_combout  & ((\CPU_RISCV|RS1[4]~8_combout  & (\CPU_RISCV|regs|rf~2390_combout )) # (!\CPU_RISCV|RS1[4]~8_combout  & ((\CPU_RISCV|regs|rf~2400_combout )))))

	.dataa(\CPU_RISCV|RS1[4]~8_combout ),
	.datab(\CPU_RISCV|regs|Equal0~1_combout ),
	.datac(\CPU_RISCV|regs|rf~2390_combout ),
	.datad(\CPU_RISCV|regs|rf~2400_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rd1[8]~23_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rd1[8]~23 .lut_mask = 16'h3120;
defparam \CPU_RISCV|regs|rd1[8]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y41_N11
dffeas \CPU_RISCV|regs|rf~999 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~177_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2742_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~999_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~999 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~999 .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y41_N13
dffeas \CPU_RISCV|regs|rf~615 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~177_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2792_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~615_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~615 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~615 .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y41_N17
dffeas \CPU_RISCV|regs|rf~871 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~177_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2788_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~871_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~871 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~871 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y41_N16
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2448 (
// Equation(s):
// \CPU_RISCV|regs|rf~2448_combout  = (\CPU_RISCV|RS2[3]~5_combout  & (((\CPU_RISCV|regs|rf~871_q ) # (\CPU_RISCV|RS2[2]~3_combout )))) # (!\CPU_RISCV|RS2[3]~5_combout  & (\CPU_RISCV|regs|rf~615_q  & ((!\CPU_RISCV|RS2[2]~3_combout ))))

	.dataa(\CPU_RISCV|regs|rf~615_q ),
	.datab(\CPU_RISCV|RS2[3]~5_combout ),
	.datac(\CPU_RISCV|regs|rf~871_q ),
	.datad(\CPU_RISCV|RS2[2]~3_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2448_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2448 .lut_mask = 16'hCCE2;
defparam \CPU_RISCV|regs|rf~2448 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y41_N23
dffeas \CPU_RISCV|regs|rf~743 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~177_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2790_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~743_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~743 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~743 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y41_N22
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2449 (
// Equation(s):
// \CPU_RISCV|regs|rf~2449_combout  = (\CPU_RISCV|regs|rf~2448_combout  & ((\CPU_RISCV|regs|rf~999_q ) # ((!\CPU_RISCV|RS2[2]~3_combout )))) # (!\CPU_RISCV|regs|rf~2448_combout  & (((\CPU_RISCV|regs|rf~743_q  & \CPU_RISCV|RS2[2]~3_combout ))))

	.dataa(\CPU_RISCV|regs|rf~999_q ),
	.datab(\CPU_RISCV|regs|rf~2448_combout ),
	.datac(\CPU_RISCV|regs|rf~743_q ),
	.datad(\CPU_RISCV|RS2[2]~3_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2449_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2449 .lut_mask = 16'hB8CC;
defparam \CPU_RISCV|regs|rf~2449 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y31_N9
dffeas \CPU_RISCV|regs|rf~903 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~177_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2787_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~903_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~903 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~903 .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y31_N19
dffeas \CPU_RISCV|regs|rf~519 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~177_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2786_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~519_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~519 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~519 .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y36_N5
dffeas \CPU_RISCV|regs|rf~647 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~177_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2783_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~647_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~647 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~647 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N4
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2445 (
// Equation(s):
// \CPU_RISCV|regs|rf~2445_combout  = (\CPU_RISCV|RS2[2]~3_combout  & (((\CPU_RISCV|regs|rf~647_q ) # (\CPU_RISCV|RS2[3]~5_combout )))) # (!\CPU_RISCV|RS2[2]~3_combout  & (\CPU_RISCV|regs|rf~519_q  & ((!\CPU_RISCV|RS2[3]~5_combout ))))

	.dataa(\CPU_RISCV|RS2[2]~3_combout ),
	.datab(\CPU_RISCV|regs|rf~519_q ),
	.datac(\CPU_RISCV|regs|rf~647_q ),
	.datad(\CPU_RISCV|RS2[3]~5_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2445_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2445 .lut_mask = 16'hAAE4;
defparam \CPU_RISCV|regs|rf~2445 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y36_N3
dffeas \CPU_RISCV|regs|rf~775 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~177_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2785_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~775_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~775 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~775 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N2
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2446 (
// Equation(s):
// \CPU_RISCV|regs|rf~2446_combout  = (\CPU_RISCV|regs|rf~2445_combout  & ((\CPU_RISCV|regs|rf~903_q ) # ((!\CPU_RISCV|RS2[3]~5_combout )))) # (!\CPU_RISCV|regs|rf~2445_combout  & (((\CPU_RISCV|regs|rf~775_q  & \CPU_RISCV|RS2[3]~5_combout ))))

	.dataa(\CPU_RISCV|regs|rf~903_q ),
	.datab(\CPU_RISCV|regs|rf~2445_combout ),
	.datac(\CPU_RISCV|regs|rf~775_q ),
	.datad(\CPU_RISCV|RS2[3]~5_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2446_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2446 .lut_mask = 16'hB8CC;
defparam \CPU_RISCV|regs|rf~2446 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y41_N7
dffeas \CPU_RISCV|regs|rf~839 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~177_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2775_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~839_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~839 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~839 .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y37_N5
dffeas \CPU_RISCV|regs|rf~967 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~177_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2735_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~967_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~967 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~967 .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y41_N13
dffeas \CPU_RISCV|regs|rf~711 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~177_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2774_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~711_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~711 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~711 .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y37_N3
dffeas \CPU_RISCV|regs|rf~583 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~177_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2776_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~583_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~583 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~583 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N2
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2443 (
// Equation(s):
// \CPU_RISCV|regs|rf~2443_combout  = (\CPU_RISCV|RS2[2]~3_combout  & ((\CPU_RISCV|regs|rf~711_q ) # ((\CPU_RISCV|RS2[3]~5_combout )))) # (!\CPU_RISCV|RS2[2]~3_combout  & (((\CPU_RISCV|regs|rf~583_q  & !\CPU_RISCV|RS2[3]~5_combout ))))

	.dataa(\CPU_RISCV|regs|rf~711_q ),
	.datab(\CPU_RISCV|RS2[2]~3_combout ),
	.datac(\CPU_RISCV|regs|rf~583_q ),
	.datad(\CPU_RISCV|RS2[3]~5_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2443_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2443 .lut_mask = 16'hCCB8;
defparam \CPU_RISCV|regs|rf~2443 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N4
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2444 (
// Equation(s):
// \CPU_RISCV|regs|rf~2444_combout  = (\CPU_RISCV|RS2[3]~5_combout  & ((\CPU_RISCV|regs|rf~2443_combout  & ((\CPU_RISCV|regs|rf~967_q ))) # (!\CPU_RISCV|regs|rf~2443_combout  & (\CPU_RISCV|regs|rf~839_q )))) # (!\CPU_RISCV|RS2[3]~5_combout  & 
// (((\CPU_RISCV|regs|rf~2443_combout ))))

	.dataa(\CPU_RISCV|RS2[3]~5_combout ),
	.datab(\CPU_RISCV|regs|rf~839_q ),
	.datac(\CPU_RISCV|regs|rf~967_q ),
	.datad(\CPU_RISCV|regs|rf~2443_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2444_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2444 .lut_mask = 16'hF588;
defparam \CPU_RISCV|regs|rf~2444 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N12
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2447 (
// Equation(s):
// \CPU_RISCV|regs|rf~2447_combout  = (\CPU_RISCV|RS2[0]~9_combout  & (\CPU_RISCV|RS2[1]~7_combout )) # (!\CPU_RISCV|RS2[0]~9_combout  & ((\CPU_RISCV|RS2[1]~7_combout  & ((\CPU_RISCV|regs|rf~2444_combout ))) # (!\CPU_RISCV|RS2[1]~7_combout  & 
// (\CPU_RISCV|regs|rf~2446_combout ))))

	.dataa(\CPU_RISCV|RS2[0]~9_combout ),
	.datab(\CPU_RISCV|RS2[1]~7_combout ),
	.datac(\CPU_RISCV|regs|rf~2446_combout ),
	.datad(\CPU_RISCV|regs|rf~2444_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2447_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2447 .lut_mask = 16'hDC98;
defparam \CPU_RISCV|regs|rf~2447 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y39_N27
dffeas \CPU_RISCV|regs|rf~935 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~177_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2782_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~935_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~935 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~935 .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y39_N25
dffeas \CPU_RISCV|regs|rf~551 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~177_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2780_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~551_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~551 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~551 .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y39_N5
dffeas \CPU_RISCV|regs|rf~807 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~177_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2777_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~807_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~807 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~807 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y39_N4
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2441 (
// Equation(s):
// \CPU_RISCV|regs|rf~2441_combout  = (\CPU_RISCV|RS2[3]~5_combout  & (((\CPU_RISCV|regs|rf~807_q ) # (\CPU_RISCV|RS2[2]~3_combout )))) # (!\CPU_RISCV|RS2[3]~5_combout  & (\CPU_RISCV|regs|rf~551_q  & ((!\CPU_RISCV|RS2[2]~3_combout ))))

	.dataa(\CPU_RISCV|regs|rf~551_q ),
	.datab(\CPU_RISCV|RS2[3]~5_combout ),
	.datac(\CPU_RISCV|regs|rf~807_q ),
	.datad(\CPU_RISCV|RS2[2]~3_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2441_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2441 .lut_mask = 16'hCCE2;
defparam \CPU_RISCV|regs|rf~2441 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y39_N15
dffeas \CPU_RISCV|regs|rf~679 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~177_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2778_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~679_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~679 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~679 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y39_N14
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2442 (
// Equation(s):
// \CPU_RISCV|regs|rf~2442_combout  = (\CPU_RISCV|regs|rf~2441_combout  & ((\CPU_RISCV|regs|rf~935_q ) # ((!\CPU_RISCV|RS2[2]~3_combout )))) # (!\CPU_RISCV|regs|rf~2441_combout  & (((\CPU_RISCV|regs|rf~679_q  & \CPU_RISCV|RS2[2]~3_combout ))))

	.dataa(\CPU_RISCV|regs|rf~935_q ),
	.datab(\CPU_RISCV|regs|rf~2441_combout ),
	.datac(\CPU_RISCV|regs|rf~679_q ),
	.datad(\CPU_RISCV|RS2[2]~3_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2442_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2442 .lut_mask = 16'hB8CC;
defparam \CPU_RISCV|regs|rf~2442 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N22
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2450 (
// Equation(s):
// \CPU_RISCV|regs|rf~2450_combout  = (\CPU_RISCV|RS2[0]~9_combout  & ((\CPU_RISCV|regs|rf~2447_combout  & (\CPU_RISCV|regs|rf~2449_combout )) # (!\CPU_RISCV|regs|rf~2447_combout  & ((\CPU_RISCV|regs|rf~2442_combout ))))) # (!\CPU_RISCV|RS2[0]~9_combout  & 
// (((\CPU_RISCV|regs|rf~2447_combout ))))

	.dataa(\CPU_RISCV|RS2[0]~9_combout ),
	.datab(\CPU_RISCV|regs|rf~2449_combout ),
	.datac(\CPU_RISCV|regs|rf~2447_combout ),
	.datad(\CPU_RISCV|regs|rf~2442_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2450_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2450 .lut_mask = 16'hDAD0;
defparam \CPU_RISCV|regs|rf~2450 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y40_N22
cycloneive_lcell_comb \CPU_RISCV|regs|rf~455feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~455feeder_combout  = \CPU_RISCV|comb~177_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_RISCV|comb~177_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~455feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~455feeder .lut_mask = 16'hFF00;
defparam \CPU_RISCV|regs|rf~455feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y40_N23
dffeas \CPU_RISCV|regs|rf~455 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~455feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~2750_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~455_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~455 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~455 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N28
cycloneive_lcell_comb \CPU_RISCV|regs|rf~423feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~423feeder_combout  = \CPU_RISCV|comb~177_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_RISCV|comb~177_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~423feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~423feeder .lut_mask = 16'hFF00;
defparam \CPU_RISCV|regs|rf~423feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y36_N29
dffeas \CPU_RISCV|regs|rf~423 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~423feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~2749_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~423_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~423 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~423 .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y33_N11
dffeas \CPU_RISCV|regs|rf~391 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~177_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2751_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~391_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~391 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~391 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y40_N18
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2458 (
// Equation(s):
// \CPU_RISCV|regs|rf~2458_combout  = (\CPU_RISCV|RS2[1]~7_combout  & (((\CPU_RISCV|RS2[0]~9_combout )))) # (!\CPU_RISCV|RS2[1]~7_combout  & ((\CPU_RISCV|RS2[0]~9_combout  & (\CPU_RISCV|regs|rf~423_q )) # (!\CPU_RISCV|RS2[0]~9_combout  & 
// ((\CPU_RISCV|regs|rf~391_q )))))

	.dataa(\CPU_RISCV|regs|rf~423_q ),
	.datab(\CPU_RISCV|regs|rf~391_q ),
	.datac(\CPU_RISCV|RS2[1]~7_combout ),
	.datad(\CPU_RISCV|RS2[0]~9_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2458_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2458 .lut_mask = 16'hFA0C;
defparam \CPU_RISCV|regs|rf~2458 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y40_N12
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2459 (
// Equation(s):
// \CPU_RISCV|regs|rf~2459_combout  = (\CPU_RISCV|RS2[1]~7_combout  & ((\CPU_RISCV|regs|rf~2458_combout  & ((\CPU_RISCV|regs|rf~487_q ))) # (!\CPU_RISCV|regs|rf~2458_combout  & (\CPU_RISCV|regs|rf~455_q )))) # (!\CPU_RISCV|RS2[1]~7_combout  & 
// (((\CPU_RISCV|regs|rf~2458_combout ))))

	.dataa(\CPU_RISCV|regs|rf~455_q ),
	.datab(\CPU_RISCV|regs|rf~487_q ),
	.datac(\CPU_RISCV|RS2[1]~7_combout ),
	.datad(\CPU_RISCV|regs|rf~2458_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2459_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2459 .lut_mask = 16'hCFA0;
defparam \CPU_RISCV|regs|rf~2459 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y40_N11
dffeas \CPU_RISCV|regs|rf~295 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~177_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2744_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~295_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~295 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~295 .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y40_N15
dffeas \CPU_RISCV|regs|rf~359 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~177_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2789_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~359_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~359 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~359 .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y40_N1
dffeas \CPU_RISCV|regs|rf~327 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~177_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2743_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~327_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~327 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~327 .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y40_N17
dffeas \CPU_RISCV|regs|rf~263 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~177_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2745_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~263_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~263 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~263 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y40_N16
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2453 (
// Equation(s):
// \CPU_RISCV|regs|rf~2453_combout  = (\CPU_RISCV|RS2[1]~7_combout  & ((\CPU_RISCV|regs|rf~327_q ) # ((\CPU_RISCV|RS2[0]~9_combout )))) # (!\CPU_RISCV|RS2[1]~7_combout  & (((\CPU_RISCV|regs|rf~263_q  & !\CPU_RISCV|RS2[0]~9_combout ))))

	.dataa(\CPU_RISCV|regs|rf~327_q ),
	.datab(\CPU_RISCV|RS2[1]~7_combout ),
	.datac(\CPU_RISCV|regs|rf~263_q ),
	.datad(\CPU_RISCV|RS2[0]~9_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2453_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2453 .lut_mask = 16'hCCB8;
defparam \CPU_RISCV|regs|rf~2453 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y40_N14
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2454 (
// Equation(s):
// \CPU_RISCV|regs|rf~2454_combout  = (\CPU_RISCV|RS2[0]~9_combout  & ((\CPU_RISCV|regs|rf~2453_combout  & ((\CPU_RISCV|regs|rf~359_q ))) # (!\CPU_RISCV|regs|rf~2453_combout  & (\CPU_RISCV|regs|rf~295_q )))) # (!\CPU_RISCV|RS2[0]~9_combout  & 
// (((\CPU_RISCV|regs|rf~2453_combout ))))

	.dataa(\CPU_RISCV|RS2[0]~9_combout ),
	.datab(\CPU_RISCV|regs|rf~295_q ),
	.datac(\CPU_RISCV|regs|rf~359_q ),
	.datad(\CPU_RISCV|regs|rf~2453_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2454_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2454 .lut_mask = 16'hF588;
defparam \CPU_RISCV|regs|rf~2454 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y36_N7
dffeas \CPU_RISCV|regs|rf~103 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~177_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2793_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~103_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~103 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~103 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y40_N8
cycloneive_lcell_comb \CPU_RISCV|regs|rf~39feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~39feeder_combout  = \CPU_RISCV|comb~177_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_RISCV|comb~177_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~39feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~39feeder .lut_mask = 16'hFF00;
defparam \CPU_RISCV|regs|rf~39feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y40_N9
dffeas \CPU_RISCV|regs|rf~39 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~39feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~2781_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~39_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~39 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~39 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N22
cycloneive_lcell_comb \CPU_RISCV|regs|rf~71feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~71feeder_combout  = \CPU_RISCV|comb~177_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_RISCV|comb~177_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~71feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~71feeder .lut_mask = 16'hFF00;
defparam \CPU_RISCV|regs|rf~71feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y36_N23
dffeas \CPU_RISCV|regs|rf~71 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~71feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~2747_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~71_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~71 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~71 .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y36_N21
dffeas \CPU_RISCV|regs|rf~7 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~177_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2748_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~7_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~7 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~7 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N16
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2455 (
// Equation(s):
// \CPU_RISCV|regs|rf~2455_combout  = (\CPU_RISCV|RS2[0]~9_combout  & (((\CPU_RISCV|RS2[1]~7_combout )))) # (!\CPU_RISCV|RS2[0]~9_combout  & ((\CPU_RISCV|RS2[1]~7_combout  & (\CPU_RISCV|regs|rf~71_q )) # (!\CPU_RISCV|RS2[1]~7_combout  & 
// ((\CPU_RISCV|regs|rf~7_q )))))

	.dataa(\CPU_RISCV|regs|rf~71_q ),
	.datab(\CPU_RISCV|regs|rf~7_q ),
	.datac(\CPU_RISCV|RS2[0]~9_combout ),
	.datad(\CPU_RISCV|RS2[1]~7_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2455_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2455 .lut_mask = 16'hFA0C;
defparam \CPU_RISCV|regs|rf~2455 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y40_N16
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2456 (
// Equation(s):
// \CPU_RISCV|regs|rf~2456_combout  = (\CPU_RISCV|regs|rf~2455_combout  & ((\CPU_RISCV|regs|rf~103_q ) # ((!\CPU_RISCV|RS2[0]~9_combout )))) # (!\CPU_RISCV|regs|rf~2455_combout  & (((\CPU_RISCV|regs|rf~39_q  & \CPU_RISCV|RS2[0]~9_combout ))))

	.dataa(\CPU_RISCV|regs|rf~103_q ),
	.datab(\CPU_RISCV|regs|rf~39_q ),
	.datac(\CPU_RISCV|regs|rf~2455_combout ),
	.datad(\CPU_RISCV|RS2[0]~9_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2456_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2456 .lut_mask = 16'hACF0;
defparam \CPU_RISCV|regs|rf~2456 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y40_N8
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2457 (
// Equation(s):
// \CPU_RISCV|regs|rf~2457_combout  = (\CPU_RISCV|RS2[2]~3_combout  & (\CPU_RISCV|RS2[3]~5_combout )) # (!\CPU_RISCV|RS2[2]~3_combout  & ((\CPU_RISCV|RS2[3]~5_combout  & (\CPU_RISCV|regs|rf~2454_combout )) # (!\CPU_RISCV|RS2[3]~5_combout  & 
// ((\CPU_RISCV|regs|rf~2456_combout )))))

	.dataa(\CPU_RISCV|RS2[2]~3_combout ),
	.datab(\CPU_RISCV|RS2[3]~5_combout ),
	.datac(\CPU_RISCV|regs|rf~2454_combout ),
	.datad(\CPU_RISCV|regs|rf~2456_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2457_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2457 .lut_mask = 16'hD9C8;
defparam \CPU_RISCV|regs|rf~2457 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y30_N15
dffeas \CPU_RISCV|regs|rf~231 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~177_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2791_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~231_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~231 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~231 .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y30_N27
dffeas \CPU_RISCV|regs|rf~199 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~177_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2746_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~199_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~199 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~199 .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y30_N9
dffeas \CPU_RISCV|regs|rf~135 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~177_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2784_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~135_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~135 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~135 .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y30_N21
dffeas \CPU_RISCV|regs|rf~167 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~177_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2779_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~167_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~167 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~167 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y30_N20
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2451 (
// Equation(s):
// \CPU_RISCV|regs|rf~2451_combout  = (\CPU_RISCV|RS2[0]~9_combout  & (((\CPU_RISCV|regs|rf~167_q ) # (\CPU_RISCV|RS2[1]~7_combout )))) # (!\CPU_RISCV|RS2[0]~9_combout  & (\CPU_RISCV|regs|rf~135_q  & ((!\CPU_RISCV|RS2[1]~7_combout ))))

	.dataa(\CPU_RISCV|regs|rf~135_q ),
	.datab(\CPU_RISCV|RS2[0]~9_combout ),
	.datac(\CPU_RISCV|regs|rf~167_q ),
	.datad(\CPU_RISCV|RS2[1]~7_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2451_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2451 .lut_mask = 16'hCCE2;
defparam \CPU_RISCV|regs|rf~2451 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y30_N26
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2452 (
// Equation(s):
// \CPU_RISCV|regs|rf~2452_combout  = (\CPU_RISCV|RS2[1]~7_combout  & ((\CPU_RISCV|regs|rf~2451_combout  & (\CPU_RISCV|regs|rf~231_q )) # (!\CPU_RISCV|regs|rf~2451_combout  & ((\CPU_RISCV|regs|rf~199_q ))))) # (!\CPU_RISCV|RS2[1]~7_combout  & 
// (((\CPU_RISCV|regs|rf~2451_combout ))))

	.dataa(\CPU_RISCV|regs|rf~231_q ),
	.datab(\CPU_RISCV|RS2[1]~7_combout ),
	.datac(\CPU_RISCV|regs|rf~199_q ),
	.datad(\CPU_RISCV|regs|rf~2451_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2452_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2452 .lut_mask = 16'hBBC0;
defparam \CPU_RISCV|regs|rf~2452 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y40_N26
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2460 (
// Equation(s):
// \CPU_RISCV|regs|rf~2460_combout  = (\CPU_RISCV|RS2[2]~3_combout  & ((\CPU_RISCV|regs|rf~2457_combout  & (\CPU_RISCV|regs|rf~2459_combout )) # (!\CPU_RISCV|regs|rf~2457_combout  & ((\CPU_RISCV|regs|rf~2452_combout ))))) # (!\CPU_RISCV|RS2[2]~3_combout  & 
// (((\CPU_RISCV|regs|rf~2457_combout ))))

	.dataa(\CPU_RISCV|RS2[2]~3_combout ),
	.datab(\CPU_RISCV|regs|rf~2459_combout ),
	.datac(\CPU_RISCV|regs|rf~2457_combout ),
	.datad(\CPU_RISCV|regs|rf~2452_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2460_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2460 .lut_mask = 16'hDAD0;
defparam \CPU_RISCV|regs|rf~2460 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N8
cycloneive_lcell_comb \CPU_RISCV|regs|rd2[7]~25 (
// Equation(s):
// \CPU_RISCV|regs|rd2[7]~25_combout  = (\CPU_RISCV|RS2[4]~10_combout  & (\CPU_RISCV|regs|rf~2450_combout )) # (!\CPU_RISCV|RS2[4]~10_combout  & (((!\CPU_RISCV|regs|Equal1~1_combout  & \CPU_RISCV|regs|rf~2460_combout ))))

	.dataa(\CPU_RISCV|regs|rf~2450_combout ),
	.datab(\CPU_RISCV|RS2[4]~10_combout ),
	.datac(\CPU_RISCV|regs|Equal1~1_combout ),
	.datad(\CPU_RISCV|regs|rf~2460_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rd2[7]~25_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rd2[7]~25 .lut_mask = 16'h8B88;
defparam \CPU_RISCV|regs|rd2[7]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y33_N27
dffeas \CPU_RISCV|regs|rf~486 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|comb~182_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~2752_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~486_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~486 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~486 .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y33_N25
dffeas \CPU_RISCV|regs|rf~454 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~182_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2750_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~454_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~454 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~454 .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y33_N21
dffeas \CPU_RISCV|regs|rf~390 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~182_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2751_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~390_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~390 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~390 .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y33_N23
dffeas \CPU_RISCV|regs|rf~422 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~182_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2749_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~422_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~422 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~422 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N20
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2478 (
// Equation(s):
// \CPU_RISCV|regs|rf~2478_combout  = (\CPU_RISCV|RS1[1]~6_combout  & (\CPU_RISCV|RS1[0]~7_combout )) # (!\CPU_RISCV|RS1[1]~6_combout  & ((\CPU_RISCV|RS1[0]~7_combout  & ((\CPU_RISCV|regs|rf~422_q ))) # (!\CPU_RISCV|RS1[0]~7_combout  & 
// (\CPU_RISCV|regs|rf~390_q ))))

	.dataa(\CPU_RISCV|RS1[1]~6_combout ),
	.datab(\CPU_RISCV|RS1[0]~7_combout ),
	.datac(\CPU_RISCV|regs|rf~390_q ),
	.datad(\CPU_RISCV|regs|rf~422_q ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2478_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2478 .lut_mask = 16'hDC98;
defparam \CPU_RISCV|regs|rf~2478 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N10
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2479 (
// Equation(s):
// \CPU_RISCV|regs|rf~2479_combout  = (\CPU_RISCV|RS1[1]~6_combout  & ((\CPU_RISCV|regs|rf~2478_combout  & (\CPU_RISCV|regs|rf~486_q )) # (!\CPU_RISCV|regs|rf~2478_combout  & ((\CPU_RISCV|regs|rf~454_q ))))) # (!\CPU_RISCV|RS1[1]~6_combout  & 
// (((\CPU_RISCV|regs|rf~2478_combout ))))

	.dataa(\CPU_RISCV|RS1[1]~6_combout ),
	.datab(\CPU_RISCV|regs|rf~486_q ),
	.datac(\CPU_RISCV|regs|rf~454_q ),
	.datad(\CPU_RISCV|regs|rf~2478_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2479_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2479 .lut_mask = 16'hDDA0;
defparam \CPU_RISCV|regs|rf~2479 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y30_N1
dffeas \CPU_RISCV|regs|rf~134 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~182_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2784_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~134_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~134 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~134 .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y30_N11
dffeas \CPU_RISCV|regs|rf~166 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~182_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2779_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~166_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~166 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~166 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y30_N10
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2471 (
// Equation(s):
// \CPU_RISCV|regs|rf~2471_combout  = (\CPU_RISCV|RS1[0]~7_combout  & (((\CPU_RISCV|regs|rf~166_q ) # (\CPU_RISCV|RS1[1]~6_combout )))) # (!\CPU_RISCV|RS1[0]~7_combout  & (\CPU_RISCV|regs|rf~134_q  & ((!\CPU_RISCV|RS1[1]~6_combout ))))

	.dataa(\CPU_RISCV|RS1[0]~7_combout ),
	.datab(\CPU_RISCV|regs|rf~134_q ),
	.datac(\CPU_RISCV|regs|rf~166_q ),
	.datad(\CPU_RISCV|RS1[1]~6_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2471_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2471 .lut_mask = 16'hAAE4;
defparam \CPU_RISCV|regs|rf~2471 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y30_N23
dffeas \CPU_RISCV|regs|rf~230 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~182_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2791_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~230_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~230 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~230 .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y30_N9
dffeas \CPU_RISCV|regs|rf~198 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~182_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2746_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~198_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~198 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~198 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y30_N8
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2472 (
// Equation(s):
// \CPU_RISCV|regs|rf~2472_combout  = (\CPU_RISCV|regs|rf~2471_combout  & ((\CPU_RISCV|regs|rf~230_q ) # ((!\CPU_RISCV|RS1[1]~6_combout )))) # (!\CPU_RISCV|regs|rf~2471_combout  & (((\CPU_RISCV|regs|rf~198_q  & \CPU_RISCV|RS1[1]~6_combout ))))

	.dataa(\CPU_RISCV|regs|rf~2471_combout ),
	.datab(\CPU_RISCV|regs|rf~230_q ),
	.datac(\CPU_RISCV|regs|rf~198_q ),
	.datad(\CPU_RISCV|RS1[1]~6_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2472_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2472 .lut_mask = 16'hD8AA;
defparam \CPU_RISCV|regs|rf~2472 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y33_N19
dffeas \CPU_RISCV|regs|rf~38 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~182_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2781_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~38_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~38 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~38 .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y36_N15
dffeas \CPU_RISCV|regs|rf~102 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~182_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2793_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~102_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~102 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~102 .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y36_N25
dffeas \CPU_RISCV|regs|rf~6 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~182_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2748_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~6_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~6 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~6 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y40_N20
cycloneive_lcell_comb \CPU_RISCV|regs|rf~70feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~70feeder_combout  = \CPU_RISCV|comb~182_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_RISCV|comb~182_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~70feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~70feeder .lut_mask = 16'hFF00;
defparam \CPU_RISCV|regs|rf~70feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y40_N21
dffeas \CPU_RISCV|regs|rf~70 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~70feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~2747_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~70_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~70 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~70 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N24
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2475 (
// Equation(s):
// \CPU_RISCV|regs|rf~2475_combout  = (\CPU_RISCV|RS1[1]~6_combout  & ((\CPU_RISCV|RS1[0]~7_combout ) # ((\CPU_RISCV|regs|rf~70_q )))) # (!\CPU_RISCV|RS1[1]~6_combout  & (!\CPU_RISCV|RS1[0]~7_combout  & (\CPU_RISCV|regs|rf~6_q )))

	.dataa(\CPU_RISCV|RS1[1]~6_combout ),
	.datab(\CPU_RISCV|RS1[0]~7_combout ),
	.datac(\CPU_RISCV|regs|rf~6_q ),
	.datad(\CPU_RISCV|regs|rf~70_q ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2475_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2475 .lut_mask = 16'hBA98;
defparam \CPU_RISCV|regs|rf~2475 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N14
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2476 (
// Equation(s):
// \CPU_RISCV|regs|rf~2476_combout  = (\CPU_RISCV|RS1[0]~7_combout  & ((\CPU_RISCV|regs|rf~2475_combout  & ((\CPU_RISCV|regs|rf~102_q ))) # (!\CPU_RISCV|regs|rf~2475_combout  & (\CPU_RISCV|regs|rf~38_q )))) # (!\CPU_RISCV|RS1[0]~7_combout  & 
// (((\CPU_RISCV|regs|rf~2475_combout ))))

	.dataa(\CPU_RISCV|regs|rf~38_q ),
	.datab(\CPU_RISCV|RS1[0]~7_combout ),
	.datac(\CPU_RISCV|regs|rf~102_q ),
	.datad(\CPU_RISCV|regs|rf~2475_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2476_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2476 .lut_mask = 16'hF388;
defparam \CPU_RISCV|regs|rf~2476 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y32_N7
dffeas \CPU_RISCV|regs|rf~294 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~182_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2744_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~294_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~294 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~294 .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y32_N25
dffeas \CPU_RISCV|regs|rf~326 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~182_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2743_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~326_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~326 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~326 .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y32_N19
dffeas \CPU_RISCV|regs|rf~262 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~182_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2745_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~262_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~262 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~262 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N18
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2473 (
// Equation(s):
// \CPU_RISCV|regs|rf~2473_combout  = (\CPU_RISCV|RS1[1]~6_combout  & ((\CPU_RISCV|regs|rf~326_q ) # ((\CPU_RISCV|RS1[0]~7_combout )))) # (!\CPU_RISCV|RS1[1]~6_combout  & (((\CPU_RISCV|regs|rf~262_q  & !\CPU_RISCV|RS1[0]~7_combout ))))

	.dataa(\CPU_RISCV|RS1[1]~6_combout ),
	.datab(\CPU_RISCV|regs|rf~326_q ),
	.datac(\CPU_RISCV|regs|rf~262_q ),
	.datad(\CPU_RISCV|RS1[0]~7_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2473_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2473 .lut_mask = 16'hAAD8;
defparam \CPU_RISCV|regs|rf~2473 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N4
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2474 (
// Equation(s):
// \CPU_RISCV|regs|rf~2474_combout  = (\CPU_RISCV|RS1[0]~7_combout  & ((\CPU_RISCV|regs|rf~2473_combout  & ((\CPU_RISCV|regs|rf~358_q ))) # (!\CPU_RISCV|regs|rf~2473_combout  & (\CPU_RISCV|regs|rf~294_q )))) # (!\CPU_RISCV|RS1[0]~7_combout  & 
// (((\CPU_RISCV|regs|rf~2473_combout ))))

	.dataa(\CPU_RISCV|RS1[0]~7_combout ),
	.datab(\CPU_RISCV|regs|rf~294_q ),
	.datac(\CPU_RISCV|regs|rf~358_q ),
	.datad(\CPU_RISCV|regs|rf~2473_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2474_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2474 .lut_mask = 16'hF588;
defparam \CPU_RISCV|regs|rf~2474 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y36_N20
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2477 (
// Equation(s):
// \CPU_RISCV|regs|rf~2477_combout  = (\CPU_RISCV|RS1[2]~4_combout  & (\CPU_RISCV|RS1[3]~5_combout )) # (!\CPU_RISCV|RS1[2]~4_combout  & ((\CPU_RISCV|RS1[3]~5_combout  & ((\CPU_RISCV|regs|rf~2474_combout ))) # (!\CPU_RISCV|RS1[3]~5_combout  & 
// (\CPU_RISCV|regs|rf~2476_combout ))))

	.dataa(\CPU_RISCV|RS1[2]~4_combout ),
	.datab(\CPU_RISCV|RS1[3]~5_combout ),
	.datac(\CPU_RISCV|regs|rf~2476_combout ),
	.datad(\CPU_RISCV|regs|rf~2474_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2477_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2477 .lut_mask = 16'hDC98;
defparam \CPU_RISCV|regs|rf~2477 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y36_N10
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2480 (
// Equation(s):
// \CPU_RISCV|regs|rf~2480_combout  = (\CPU_RISCV|RS1[2]~4_combout  & ((\CPU_RISCV|regs|rf~2477_combout  & (\CPU_RISCV|regs|rf~2479_combout )) # (!\CPU_RISCV|regs|rf~2477_combout  & ((\CPU_RISCV|regs|rf~2472_combout ))))) # (!\CPU_RISCV|RS1[2]~4_combout  & 
// (((\CPU_RISCV|regs|rf~2477_combout ))))

	.dataa(\CPU_RISCV|RS1[2]~4_combout ),
	.datab(\CPU_RISCV|regs|rf~2479_combout ),
	.datac(\CPU_RISCV|regs|rf~2472_combout ),
	.datad(\CPU_RISCV|regs|rf~2477_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2480_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2480 .lut_mask = 16'hDDA0;
defparam \CPU_RISCV|regs|rf~2480 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y41_N21
dffeas \CPU_RISCV|regs|rf~742 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~182_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2790_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~742_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~742 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~742 .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y41_N31
dffeas \CPU_RISCV|regs|rf~998 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~182_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2742_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~998_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~998 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~998 .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y41_N27
dffeas \CPU_RISCV|regs|rf~870 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~182_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2788_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~870_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~870 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~870 .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y41_N25
dffeas \CPU_RISCV|regs|rf~614 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~182_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2792_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~614_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~614 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~614 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y41_N24
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2468 (
// Equation(s):
// \CPU_RISCV|regs|rf~2468_combout  = (\CPU_RISCV|RS1[2]~4_combout  & (((\CPU_RISCV|RS1[3]~5_combout )))) # (!\CPU_RISCV|RS1[2]~4_combout  & ((\CPU_RISCV|RS1[3]~5_combout  & (\CPU_RISCV|regs|rf~870_q )) # (!\CPU_RISCV|RS1[3]~5_combout  & 
// ((\CPU_RISCV|regs|rf~614_q )))))

	.dataa(\CPU_RISCV|RS1[2]~4_combout ),
	.datab(\CPU_RISCV|regs|rf~870_q ),
	.datac(\CPU_RISCV|regs|rf~614_q ),
	.datad(\CPU_RISCV|RS1[3]~5_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2468_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2468 .lut_mask = 16'hEE50;
defparam \CPU_RISCV|regs|rf~2468 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y41_N30
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2469 (
// Equation(s):
// \CPU_RISCV|regs|rf~2469_combout  = (\CPU_RISCV|RS1[2]~4_combout  & ((\CPU_RISCV|regs|rf~2468_combout  & ((\CPU_RISCV|regs|rf~998_q ))) # (!\CPU_RISCV|regs|rf~2468_combout  & (\CPU_RISCV|regs|rf~742_q )))) # (!\CPU_RISCV|RS1[2]~4_combout  & 
// (((\CPU_RISCV|regs|rf~2468_combout ))))

	.dataa(\CPU_RISCV|regs|rf~742_q ),
	.datab(\CPU_RISCV|RS1[2]~4_combout ),
	.datac(\CPU_RISCV|regs|rf~998_q ),
	.datad(\CPU_RISCV|regs|rf~2468_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2469_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2469 .lut_mask = 16'hF388;
defparam \CPU_RISCV|regs|rf~2469 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y39_N17
dffeas \CPU_RISCV|regs|rf~550 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~182_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2780_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~550_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~550 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~550 .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y37_N31
dffeas \CPU_RISCV|regs|rf~806 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~182_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2777_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~806_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~806 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~806 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y37_N30
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2461 (
// Equation(s):
// \CPU_RISCV|regs|rf~2461_combout  = (\CPU_RISCV|RS1[2]~4_combout  & (((\CPU_RISCV|RS1[3]~5_combout )))) # (!\CPU_RISCV|RS1[2]~4_combout  & ((\CPU_RISCV|RS1[3]~5_combout  & ((\CPU_RISCV|regs|rf~806_q ))) # (!\CPU_RISCV|RS1[3]~5_combout  & 
// (\CPU_RISCV|regs|rf~550_q ))))

	.dataa(\CPU_RISCV|regs|rf~550_q ),
	.datab(\CPU_RISCV|RS1[2]~4_combout ),
	.datac(\CPU_RISCV|regs|rf~806_q ),
	.datad(\CPU_RISCV|RS1[3]~5_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2461_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2461 .lut_mask = 16'hFC22;
defparam \CPU_RISCV|regs|rf~2461 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y37_N13
dffeas \CPU_RISCV|regs|rf~678 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~182_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2778_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~678_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~678 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~678 .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y39_N7
dffeas \CPU_RISCV|regs|rf~934 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~182_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2782_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~934_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~934 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~934 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y37_N12
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2462 (
// Equation(s):
// \CPU_RISCV|regs|rf~2462_combout  = (\CPU_RISCV|regs|rf~2461_combout  & (((\CPU_RISCV|regs|rf~934_q )) # (!\CPU_RISCV|RS1[2]~4_combout ))) # (!\CPU_RISCV|regs|rf~2461_combout  & (\CPU_RISCV|RS1[2]~4_combout  & (\CPU_RISCV|regs|rf~678_q )))

	.dataa(\CPU_RISCV|regs|rf~2461_combout ),
	.datab(\CPU_RISCV|RS1[2]~4_combout ),
	.datac(\CPU_RISCV|regs|rf~678_q ),
	.datad(\CPU_RISCV|regs|rf~934_q ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2462_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2462 .lut_mask = 16'hEA62;
defparam \CPU_RISCV|regs|rf~2462 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y31_N13
dffeas \CPU_RISCV|regs|rf~838 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~182_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2775_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~838_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~838 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~838 .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y31_N11
dffeas \CPU_RISCV|regs|rf~966 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~182_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2735_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~966_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~966 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~966 .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y31_N15
dffeas \CPU_RISCV|regs|rf~710 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~182_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2774_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~710_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~710 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~710 .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y31_N1
dffeas \CPU_RISCV|regs|rf~582 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~182_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2776_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~582_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~582 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~582 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y31_N0
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2463 (
// Equation(s):
// \CPU_RISCV|regs|rf~2463_combout  = (\CPU_RISCV|RS1[3]~5_combout  & (((\CPU_RISCV|RS1[2]~4_combout )))) # (!\CPU_RISCV|RS1[3]~5_combout  & ((\CPU_RISCV|RS1[2]~4_combout  & (\CPU_RISCV|regs|rf~710_q )) # (!\CPU_RISCV|RS1[2]~4_combout  & 
// ((\CPU_RISCV|regs|rf~582_q )))))

	.dataa(\CPU_RISCV|RS1[3]~5_combout ),
	.datab(\CPU_RISCV|regs|rf~710_q ),
	.datac(\CPU_RISCV|regs|rf~582_q ),
	.datad(\CPU_RISCV|RS1[2]~4_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2463_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2463 .lut_mask = 16'hEE50;
defparam \CPU_RISCV|regs|rf~2463 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y31_N10
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2464 (
// Equation(s):
// \CPU_RISCV|regs|rf~2464_combout  = (\CPU_RISCV|RS1[3]~5_combout  & ((\CPU_RISCV|regs|rf~2463_combout  & ((\CPU_RISCV|regs|rf~966_q ))) # (!\CPU_RISCV|regs|rf~2463_combout  & (\CPU_RISCV|regs|rf~838_q )))) # (!\CPU_RISCV|RS1[3]~5_combout  & 
// (((\CPU_RISCV|regs|rf~2463_combout ))))

	.dataa(\CPU_RISCV|RS1[3]~5_combout ),
	.datab(\CPU_RISCV|regs|rf~838_q ),
	.datac(\CPU_RISCV|regs|rf~966_q ),
	.datad(\CPU_RISCV|regs|rf~2463_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2464_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2464 .lut_mask = 16'hF588;
defparam \CPU_RISCV|regs|rf~2464 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y36_N1
dffeas \CPU_RISCV|regs|rf~774 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~182_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2785_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~774_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~774 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~774 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y39_N20
cycloneive_lcell_comb \CPU_RISCV|regs|rf~902feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~902feeder_combout  = \CPU_RISCV|comb~182_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_RISCV|comb~182_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~902feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~902feeder .lut_mask = 16'hFF00;
defparam \CPU_RISCV|regs|rf~902feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y39_N21
dffeas \CPU_RISCV|regs|rf~902 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~902feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~2787_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~902_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~902 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~902 .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y36_N15
dffeas \CPU_RISCV|regs|rf~646 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~182_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2783_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~646_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~646 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~646 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y39_N8
cycloneive_lcell_comb \CPU_RISCV|regs|rf~518feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~518feeder_combout  = \CPU_RISCV|comb~182_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_RISCV|comb~182_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~518feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~518feeder .lut_mask = 16'hFF00;
defparam \CPU_RISCV|regs|rf~518feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y39_N9
dffeas \CPU_RISCV|regs|rf~518 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~518feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~2786_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~518_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~518 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~518 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y39_N10
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2465 (
// Equation(s):
// \CPU_RISCV|regs|rf~2465_combout  = (\CPU_RISCV|RS1[3]~5_combout  & (((\CPU_RISCV|RS1[2]~4_combout )))) # (!\CPU_RISCV|RS1[3]~5_combout  & ((\CPU_RISCV|RS1[2]~4_combout  & (\CPU_RISCV|regs|rf~646_q )) # (!\CPU_RISCV|RS1[2]~4_combout  & 
// ((\CPU_RISCV|regs|rf~518_q )))))

	.dataa(\CPU_RISCV|regs|rf~646_q ),
	.datab(\CPU_RISCV|regs|rf~518_q ),
	.datac(\CPU_RISCV|RS1[3]~5_combout ),
	.datad(\CPU_RISCV|RS1[2]~4_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2465_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2465 .lut_mask = 16'hFA0C;
defparam \CPU_RISCV|regs|rf~2465 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y39_N26
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2466 (
// Equation(s):
// \CPU_RISCV|regs|rf~2466_combout  = (\CPU_RISCV|RS1[3]~5_combout  & ((\CPU_RISCV|regs|rf~2465_combout  & ((\CPU_RISCV|regs|rf~902_q ))) # (!\CPU_RISCV|regs|rf~2465_combout  & (\CPU_RISCV|regs|rf~774_q )))) # (!\CPU_RISCV|RS1[3]~5_combout  & 
// (((\CPU_RISCV|regs|rf~2465_combout ))))

	.dataa(\CPU_RISCV|regs|rf~774_q ),
	.datab(\CPU_RISCV|regs|rf~902_q ),
	.datac(\CPU_RISCV|RS1[3]~5_combout ),
	.datad(\CPU_RISCV|regs|rf~2465_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2466_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2466 .lut_mask = 16'hCFA0;
defparam \CPU_RISCV|regs|rf~2466 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y36_N28
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2467 (
// Equation(s):
// \CPU_RISCV|regs|rf~2467_combout  = (\CPU_RISCV|RS1[1]~6_combout  & ((\CPU_RISCV|RS1[0]~7_combout ) # ((\CPU_RISCV|regs|rf~2464_combout )))) # (!\CPU_RISCV|RS1[1]~6_combout  & (!\CPU_RISCV|RS1[0]~7_combout  & ((\CPU_RISCV|regs|rf~2466_combout ))))

	.dataa(\CPU_RISCV|RS1[1]~6_combout ),
	.datab(\CPU_RISCV|RS1[0]~7_combout ),
	.datac(\CPU_RISCV|regs|rf~2464_combout ),
	.datad(\CPU_RISCV|regs|rf~2466_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2467_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2467 .lut_mask = 16'hB9A8;
defparam \CPU_RISCV|regs|rf~2467 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y36_N18
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2470 (
// Equation(s):
// \CPU_RISCV|regs|rf~2470_combout  = (\CPU_RISCV|RS1[0]~7_combout  & ((\CPU_RISCV|regs|rf~2467_combout  & (\CPU_RISCV|regs|rf~2469_combout )) # (!\CPU_RISCV|regs|rf~2467_combout  & ((\CPU_RISCV|regs|rf~2462_combout ))))) # (!\CPU_RISCV|RS1[0]~7_combout  & 
// (((\CPU_RISCV|regs|rf~2467_combout ))))

	.dataa(\CPU_RISCV|regs|rf~2469_combout ),
	.datab(\CPU_RISCV|RS1[0]~7_combout ),
	.datac(\CPU_RISCV|regs|rf~2462_combout ),
	.datad(\CPU_RISCV|regs|rf~2467_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2470_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2470 .lut_mask = 16'hBBC0;
defparam \CPU_RISCV|regs|rf~2470 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y36_N4
cycloneive_lcell_comb \CPU_RISCV|regs|rd1[6]~25 (
// Equation(s):
// \CPU_RISCV|regs|rd1[6]~25_combout  = (!\CPU_RISCV|regs|Equal0~1_combout  & ((\CPU_RISCV|RS1[4]~8_combout  & ((\CPU_RISCV|regs|rf~2470_combout ))) # (!\CPU_RISCV|RS1[4]~8_combout  & (\CPU_RISCV|regs|rf~2480_combout ))))

	.dataa(\CPU_RISCV|regs|rf~2480_combout ),
	.datab(\CPU_RISCV|regs|Equal0~1_combout ),
	.datac(\CPU_RISCV|RS1[4]~8_combout ),
	.datad(\CPU_RISCV|regs|rf~2470_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rd1[6]~25_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rd1[6]~25 .lut_mask = 16'h3202;
defparam \CPU_RISCV|regs|rd1[6]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y35_N12
cycloneive_lcell_comb \CPU_RISCV|Add1~12 (
// Equation(s):
// \CPU_RISCV|Add1~12_combout  = ((\CPU_RISCV|regs|rd2[6]~26_combout  $ (\CPU_RISCV|regs|rd1[6]~25_combout  $ (!\CPU_RISCV|Add1~11 )))) # (GND)
// \CPU_RISCV|Add1~13  = CARRY((\CPU_RISCV|regs|rd2[6]~26_combout  & ((\CPU_RISCV|regs|rd1[6]~25_combout ) # (!\CPU_RISCV|Add1~11 ))) # (!\CPU_RISCV|regs|rd2[6]~26_combout  & (\CPU_RISCV|regs|rd1[6]~25_combout  & !\CPU_RISCV|Add1~11 )))

	.dataa(\CPU_RISCV|regs|rd2[6]~26_combout ),
	.datab(\CPU_RISCV|regs|rd1[6]~25_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU_RISCV|Add1~11 ),
	.combout(\CPU_RISCV|Add1~12_combout ),
	.cout(\CPU_RISCV|Add1~13 ));
// synopsys translate_off
defparam \CPU_RISCV|Add1~12 .lut_mask = 16'h698E;
defparam \CPU_RISCV|Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N12
cycloneive_lcell_comb \CPU_RISCV|Add2~12 (
// Equation(s):
// \CPU_RISCV|Add2~12_combout  = ((\CPU_RISCV|regs|rd1[6]~25_combout  $ (\CPU_RISCV|imm[6]~14_combout  $ (!\CPU_RISCV|Add2~11 )))) # (GND)
// \CPU_RISCV|Add2~13  = CARRY((\CPU_RISCV|regs|rd1[6]~25_combout  & ((\CPU_RISCV|imm[6]~14_combout ) # (!\CPU_RISCV|Add2~11 ))) # (!\CPU_RISCV|regs|rd1[6]~25_combout  & (\CPU_RISCV|imm[6]~14_combout  & !\CPU_RISCV|Add2~11 )))

	.dataa(\CPU_RISCV|regs|rd1[6]~25_combout ),
	.datab(\CPU_RISCV|imm[6]~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU_RISCV|Add2~11 ),
	.combout(\CPU_RISCV|Add2~12_combout ),
	.cout(\CPU_RISCV|Add2~13 ));
// synopsys translate_off
defparam \CPU_RISCV|Add2~12 .lut_mask = 16'h698E;
defparam \CPU_RISCV|Add2~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N12
cycloneive_lcell_comb \CPU_RISCV|Add3~12 (
// Equation(s):
// \CPU_RISCV|Add3~12_combout  = ((\CPU_RISCV|pc [6] $ (\CPU_RISCV|imm[6]~14_combout  $ (!\CPU_RISCV|Add3~11 )))) # (GND)
// \CPU_RISCV|Add3~13  = CARRY((\CPU_RISCV|pc [6] & ((\CPU_RISCV|imm[6]~14_combout ) # (!\CPU_RISCV|Add3~11 ))) # (!\CPU_RISCV|pc [6] & (\CPU_RISCV|imm[6]~14_combout  & !\CPU_RISCV|Add3~11 )))

	.dataa(\CPU_RISCV|pc [6]),
	.datab(\CPU_RISCV|imm[6]~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU_RISCV|Add3~11 ),
	.combout(\CPU_RISCV|Add3~12_combout ),
	.cout(\CPU_RISCV|Add3~13 ));
// synopsys translate_off
defparam \CPU_RISCV|Add3~12 .lut_mask = 16'h698E;
defparam \CPU_RISCV|Add3~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y39_N22
cycloneive_lcell_comb \CPU_RISCV|ShiftLeft0~57 (
// Equation(s):
// \CPU_RISCV|ShiftLeft0~57_combout  = (\CPU_RISCV|comb~30_combout  & ((\CPU_RISCV|RS1[4]~8_combout  & ((\CPU_RISCV|regs|rf~2510_combout ))) # (!\CPU_RISCV|RS1[4]~8_combout  & (\CPU_RISCV|regs|rf~2520_combout ))))

	.dataa(\CPU_RISCV|regs|rf~2520_combout ),
	.datab(\CPU_RISCV|comb~30_combout ),
	.datac(\CPU_RISCV|regs|rf~2510_combout ),
	.datad(\CPU_RISCV|RS1[4]~8_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|ShiftLeft0~57_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|ShiftLeft0~57 .lut_mask = 16'hC088;
defparam \CPU_RISCV|ShiftLeft0~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y36_N8
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2754 (
// Equation(s):
// \CPU_RISCV|regs|rf~2754_combout  = (\CPU_RISCV|RS1~2_combout  & (\CPU_RISCV|regs|rf~2480_combout )) # (!\CPU_RISCV|RS1~2_combout  & ((\imem|RAM~1228_combout  & ((\CPU_RISCV|regs|rf~2470_combout ))) # (!\imem|RAM~1228_combout  & 
// (\CPU_RISCV|regs|rf~2480_combout ))))

	.dataa(\CPU_RISCV|regs|rf~2480_combout ),
	.datab(\CPU_RISCV|RS1~2_combout ),
	.datac(\imem|RAM~1228_combout ),
	.datad(\CPU_RISCV|regs|rf~2470_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2754_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2754 .lut_mask = 16'hBA8A;
defparam \CPU_RISCV|regs|rf~2754 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N16
cycloneive_lcell_comb \CPU_RISCV|ShiftLeft0~58 (
// Equation(s):
// \CPU_RISCV|ShiftLeft0~58_combout  = (\CPU_RISCV|ShiftLeft0~9_combout  & ((\CPU_RISCV|regs|rf~2753_combout ) # ((\CPU_RISCV|ShiftLeft0~8_combout  & \CPU_RISCV|regs|rf~2772_combout )))) # (!\CPU_RISCV|ShiftLeft0~9_combout  & (\CPU_RISCV|ShiftLeft0~8_combout 
//  & ((\CPU_RISCV|regs|rf~2772_combout ))))

	.dataa(\CPU_RISCV|ShiftLeft0~9_combout ),
	.datab(\CPU_RISCV|ShiftLeft0~8_combout ),
	.datac(\CPU_RISCV|regs|rf~2753_combout ),
	.datad(\CPU_RISCV|regs|rf~2772_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|ShiftLeft0~58_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|ShiftLeft0~58 .lut_mask = 16'hECA0;
defparam \CPU_RISCV|ShiftLeft0~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N2
cycloneive_lcell_comb \CPU_RISCV|ShiftLeft0~59 (
// Equation(s):
// \CPU_RISCV|ShiftLeft0~59_combout  = (\CPU_RISCV|ShiftLeft0~57_combout ) # ((\CPU_RISCV|ShiftLeft0~58_combout ) # ((\CPU_RISCV|ShiftLeft0~4_combout  & \CPU_RISCV|regs|rf~2754_combout )))

	.dataa(\CPU_RISCV|ShiftLeft0~57_combout ),
	.datab(\CPU_RISCV|ShiftLeft0~4_combout ),
	.datac(\CPU_RISCV|regs|rf~2754_combout ),
	.datad(\CPU_RISCV|ShiftLeft0~58_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|ShiftLeft0~59_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|ShiftLeft0~59 .lut_mask = 16'hFFEA;
defparam \CPU_RISCV|ShiftLeft0~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N12
cycloneive_lcell_comb \CPU_RISCV|ShiftLeft0~60 (
// Equation(s):
// \CPU_RISCV|ShiftLeft0~60_combout  = (\CPU_RISCV|imm[2]~19_combout  & ((\CPU_RISCV|ShiftLeft0~56_combout ))) # (!\CPU_RISCV|imm[2]~19_combout  & (\CPU_RISCV|ShiftLeft0~59_combout ))

	.dataa(gnd),
	.datab(\CPU_RISCV|ShiftLeft0~59_combout ),
	.datac(\CPU_RISCV|imm[2]~19_combout ),
	.datad(\CPU_RISCV|ShiftLeft0~56_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|ShiftLeft0~60_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|ShiftLeft0~60 .lut_mask = 16'hFC0C;
defparam \CPU_RISCV|ShiftLeft0~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N10
cycloneive_lcell_comb \imem|RAM~868 (
// Equation(s):
// \imem|RAM~868_combout  = (\CPU_RISCV|pc [9] & (\imem|RAM~845_combout )) # (!\CPU_RISCV|pc [9] & ((\imem|RAM~867_combout )))

	.dataa(gnd),
	.datab(\imem|RAM~845_combout ),
	.datac(\CPU_RISCV|pc [9]),
	.datad(\imem|RAM~867_combout ),
	.cin(gnd),
	.combout(\imem|RAM~868_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~868 .lut_mask = 16'hCFC0;
defparam \imem|RAM~868 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N8
cycloneive_lcell_comb \imem|RAM~908 (
// Equation(s):
// \imem|RAM~908_combout  = (\CPU_RISCV|pc [6] & ((\imem|RAM~886_combout ))) # (!\CPU_RISCV|pc [6] & (\imem|RAM~907_combout ))

	.dataa(\imem|RAM~907_combout ),
	.datab(\CPU_RISCV|pc [6]),
	.datac(gnd),
	.datad(\imem|RAM~886_combout ),
	.cin(gnd),
	.combout(\imem|RAM~908_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~908 .lut_mask = 16'hEE22;
defparam \imem|RAM~908 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N18
cycloneive_lcell_comb \CPU_RISCV|regs|Equal0~2 (
// Equation(s):
// \CPU_RISCV|regs|Equal0~2_combout  = (\CPU_RISCV|RS1~2_combout ) # ((!\imem|RAM~868_combout  & (!\imem|RAM~908_combout  & !\imem|RAM~1228_combout )))

	.dataa(\imem|RAM~868_combout ),
	.datab(\imem|RAM~908_combout ),
	.datac(\imem|RAM~1228_combout ),
	.datad(\CPU_RISCV|RS1~2_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|Equal0~2 .lut_mask = 16'hFF01;
defparam \CPU_RISCV|regs|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N24
cycloneive_lcell_comb \CPU_RISCV|ShiftLeft0~46 (
// Equation(s):
// \CPU_RISCV|ShiftLeft0~46_combout  = (\CPU_RISCV|imm[2]~19_combout  & (\CPU_RISCV|imm[1]~20_combout  & \CPU_RISCV|imm[0]~21_combout ))

	.dataa(\CPU_RISCV|imm[2]~19_combout ),
	.datab(gnd),
	.datac(\CPU_RISCV|imm[1]~20_combout ),
	.datad(\CPU_RISCV|imm[0]~21_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|ShiftLeft0~46_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|ShiftLeft0~46 .lut_mask = 16'hA000;
defparam \CPU_RISCV|ShiftLeft0~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N16
cycloneive_lcell_comb \CPU_RISCV|ShiftLeft0~133 (
// Equation(s):
// \CPU_RISCV|ShiftLeft0~133_combout  = (!\CPU_RISCV|imm[3]~18_combout  & (!\CPU_RISCV|ShiftLeft0~46_combout  & ((!\CPU_RISCV|regs|Equal0~0_combout ) # (!\CPU_RISCV|regs|Equal0~2_combout ))))

	.dataa(\CPU_RISCV|regs|Equal0~2_combout ),
	.datab(\CPU_RISCV|imm[3]~18_combout ),
	.datac(\CPU_RISCV|regs|Equal0~0_combout ),
	.datad(\CPU_RISCV|ShiftLeft0~46_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|ShiftLeft0~133_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|ShiftLeft0~133 .lut_mask = 16'h0013;
defparam \CPU_RISCV|ShiftLeft0~133 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N28
cycloneive_lcell_comb \CPU_RISCV|comb~178 (
// Equation(s):
// \CPU_RISCV|comb~178_combout  = (!\CPU_RISCV|imm[4]~17_combout  & (\CPU_RISCV|ShiftLeft0~60_combout  & \CPU_RISCV|ShiftLeft0~133_combout ))

	.dataa(gnd),
	.datab(\CPU_RISCV|imm[4]~17_combout ),
	.datac(\CPU_RISCV|ShiftLeft0~60_combout ),
	.datad(\CPU_RISCV|ShiftLeft0~133_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~178_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~178 .lut_mask = 16'h3000;
defparam \CPU_RISCV|comb~178 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N14
cycloneive_lcell_comb \CPU_RISCV|comb~179 (
// Equation(s):
// \CPU_RISCV|comb~179_combout  = (\CPU_RISCV|comb~27_combout  & (((\CPU_RISCV|comb~50_combout )))) # (!\CPU_RISCV|comb~27_combout  & ((\CPU_RISCV|comb~50_combout  & ((\CPU_RISCV|comb~178_combout ))) # (!\CPU_RISCV|comb~50_combout  & 
// (\CPU_RISCV|Add3~12_combout ))))

	.dataa(\CPU_RISCV|comb~27_combout ),
	.datab(\CPU_RISCV|Add3~12_combout ),
	.datac(\CPU_RISCV|comb~50_combout ),
	.datad(\CPU_RISCV|comb~178_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~179_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~179 .lut_mask = 16'hF4A4;
defparam \CPU_RISCV|comb~179 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y39_N28
cycloneive_lcell_comb \CPU_RISCV|Equal16~3 (
// Equation(s):
// \CPU_RISCV|Equal16~3_combout  = \CPU_RISCV|regs|rd2[6]~26_combout  $ (((!\CPU_RISCV|regs|Equal0~1_combout  & \CPU_RISCV|regs|rf~2754_combout )))

	.dataa(gnd),
	.datab(\CPU_RISCV|regs|Equal0~1_combout ),
	.datac(\CPU_RISCV|regs|rd2[6]~26_combout ),
	.datad(\CPU_RISCV|regs|rf~2754_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|Equal16~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|Equal16~3 .lut_mask = 16'hC3F0;
defparam \CPU_RISCV|Equal16~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N0
cycloneive_lcell_comb \CPU_RISCV|comb~180 (
// Equation(s):
// \CPU_RISCV|comb~180_combout  = (\CPU_RISCV|comb~210_combout  & ((\CPU_RISCV|comb~179_combout  & (\CPU_RISCV|imm[6]~14_combout )) # (!\CPU_RISCV|comb~179_combout  & ((\CPU_RISCV|Equal16~3_combout ))))) # (!\CPU_RISCV|comb~210_combout  & 
// (((\CPU_RISCV|comb~179_combout ))))

	.dataa(\CPU_RISCV|imm[6]~14_combout ),
	.datab(\CPU_RISCV|comb~210_combout ),
	.datac(\CPU_RISCV|comb~179_combout ),
	.datad(\CPU_RISCV|Equal16~3_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~180_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~180 .lut_mask = 16'hBCB0;
defparam \CPU_RISCV|comb~180 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N10
cycloneive_lcell_comb \CPU_RISCV|comb~181 (
// Equation(s):
// \CPU_RISCV|comb~181_combout  = (\CPU_RISCV|comb~38_combout  & ((\CPU_RISCV|comb~66_combout  & (\CPU_RISCV|Add2~12_combout )) # (!\CPU_RISCV|comb~66_combout  & ((\CPU_RISCV|comb~180_combout )))))

	.dataa(\CPU_RISCV|comb~38_combout ),
	.datab(\CPU_RISCV|Add2~12_combout ),
	.datac(\CPU_RISCV|comb~66_combout ),
	.datad(\CPU_RISCV|comb~180_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~181_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~181 .lut_mask = 16'h8A80;
defparam \CPU_RISCV|comb~181 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N26
cycloneive_lcell_comb \CPU_RISCV|comb~182 (
// Equation(s):
// \CPU_RISCV|comb~182_combout  = (\CPU_RISCV|comb~181_combout ) # ((!\CPU_RISCV|comb~66_combout  & (\CPU_RISCV|Add1~12_combout  & !\CPU_RISCV|comb~38_combout )))

	.dataa(\CPU_RISCV|comb~66_combout ),
	.datab(\CPU_RISCV|Add1~12_combout ),
	.datac(\CPU_RISCV|comb~38_combout ),
	.datad(\CPU_RISCV|comb~181_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~182_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~182 .lut_mask = 16'hFF04;
defparam \CPU_RISCV|comb~182 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y32_N5
dffeas \CPU_RISCV|regs|rf~358 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~182_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2789_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~358_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~358 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~358 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N6
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2491 (
// Equation(s):
// \CPU_RISCV|regs|rf~2491_combout  = (\CPU_RISCV|RS2[0]~9_combout  & (((\CPU_RISCV|regs|rf~294_q ) # (\CPU_RISCV|RS2[1]~7_combout )))) # (!\CPU_RISCV|RS2[0]~9_combout  & (\CPU_RISCV|regs|rf~262_q  & ((!\CPU_RISCV|RS2[1]~7_combout ))))

	.dataa(\CPU_RISCV|RS2[0]~9_combout ),
	.datab(\CPU_RISCV|regs|rf~262_q ),
	.datac(\CPU_RISCV|regs|rf~294_q ),
	.datad(\CPU_RISCV|RS2[1]~7_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2491_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2491 .lut_mask = 16'hAAE4;
defparam \CPU_RISCV|regs|rf~2491 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N24
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2492 (
// Equation(s):
// \CPU_RISCV|regs|rf~2492_combout  = (\CPU_RISCV|RS2[1]~7_combout  & ((\CPU_RISCV|regs|rf~2491_combout  & (\CPU_RISCV|regs|rf~358_q )) # (!\CPU_RISCV|regs|rf~2491_combout  & ((\CPU_RISCV|regs|rf~326_q ))))) # (!\CPU_RISCV|RS2[1]~7_combout  & 
// (((\CPU_RISCV|regs|rf~2491_combout ))))

	.dataa(\CPU_RISCV|RS2[1]~7_combout ),
	.datab(\CPU_RISCV|regs|rf~358_q ),
	.datac(\CPU_RISCV|regs|rf~326_q ),
	.datad(\CPU_RISCV|regs|rf~2491_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2492_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2492 .lut_mask = 16'hDDA0;
defparam \CPU_RISCV|regs|rf~2492 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y33_N24
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2498 (
// Equation(s):
// \CPU_RISCV|regs|rf~2498_combout  = (\CPU_RISCV|RS2[0]~9_combout  & (((\CPU_RISCV|RS2[1]~7_combout )))) # (!\CPU_RISCV|RS2[0]~9_combout  & ((\CPU_RISCV|RS2[1]~7_combout  & ((\CPU_RISCV|regs|rf~454_q ))) # (!\CPU_RISCV|RS2[1]~7_combout  & 
// (\CPU_RISCV|regs|rf~390_q ))))

	.dataa(\CPU_RISCV|RS2[0]~9_combout ),
	.datab(\CPU_RISCV|regs|rf~390_q ),
	.datac(\CPU_RISCV|regs|rf~454_q ),
	.datad(\CPU_RISCV|RS2[1]~7_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2498_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2498 .lut_mask = 16'hFA44;
defparam \CPU_RISCV|regs|rf~2498 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y33_N22
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2499 (
// Equation(s):
// \CPU_RISCV|regs|rf~2499_combout  = (\CPU_RISCV|RS2[0]~9_combout  & ((\CPU_RISCV|regs|rf~2498_combout  & (\CPU_RISCV|regs|rf~486_q )) # (!\CPU_RISCV|regs|rf~2498_combout  & ((\CPU_RISCV|regs|rf~422_q ))))) # (!\CPU_RISCV|RS2[0]~9_combout  & 
// (((\CPU_RISCV|regs|rf~2498_combout ))))

	.dataa(\CPU_RISCV|RS2[0]~9_combout ),
	.datab(\CPU_RISCV|regs|rf~486_q ),
	.datac(\CPU_RISCV|regs|rf~422_q ),
	.datad(\CPU_RISCV|regs|rf~2498_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2499_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2499 .lut_mask = 16'hDDA0;
defparam \CPU_RISCV|regs|rf~2499 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N18
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2495 (
// Equation(s):
// \CPU_RISCV|regs|rf~2495_combout  = (\CPU_RISCV|RS2[0]~9_combout  & (((\CPU_RISCV|regs|rf~38_q ) # (\CPU_RISCV|RS2[1]~7_combout )))) # (!\CPU_RISCV|RS2[0]~9_combout  & (\CPU_RISCV|regs|rf~6_q  & ((!\CPU_RISCV|RS2[1]~7_combout ))))

	.dataa(\CPU_RISCV|RS2[0]~9_combout ),
	.datab(\CPU_RISCV|regs|rf~6_q ),
	.datac(\CPU_RISCV|regs|rf~38_q ),
	.datad(\CPU_RISCV|RS2[1]~7_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2495_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2495 .lut_mask = 16'hAAE4;
defparam \CPU_RISCV|regs|rf~2495 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y40_N22
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2496 (
// Equation(s):
// \CPU_RISCV|regs|rf~2496_combout  = (\CPU_RISCV|regs|rf~2495_combout  & ((\CPU_RISCV|regs|rf~102_q ) # ((!\CPU_RISCV|RS2[1]~7_combout )))) # (!\CPU_RISCV|regs|rf~2495_combout  & (((\CPU_RISCV|regs|rf~70_q  & \CPU_RISCV|RS2[1]~7_combout ))))

	.dataa(\CPU_RISCV|regs|rf~102_q ),
	.datab(\CPU_RISCV|regs|rf~70_q ),
	.datac(\CPU_RISCV|regs|rf~2495_combout ),
	.datad(\CPU_RISCV|RS2[1]~7_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2496_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2496 .lut_mask = 16'hACF0;
defparam \CPU_RISCV|regs|rf~2496 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y30_N0
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2493 (
// Equation(s):
// \CPU_RISCV|regs|rf~2493_combout  = (\CPU_RISCV|RS2[0]~9_combout  & (((\CPU_RISCV|RS2[1]~7_combout )))) # (!\CPU_RISCV|RS2[0]~9_combout  & ((\CPU_RISCV|RS2[1]~7_combout  & (\CPU_RISCV|regs|rf~198_q )) # (!\CPU_RISCV|RS2[1]~7_combout  & 
// ((\CPU_RISCV|regs|rf~134_q )))))

	.dataa(\CPU_RISCV|regs|rf~198_q ),
	.datab(\CPU_RISCV|RS2[0]~9_combout ),
	.datac(\CPU_RISCV|regs|rf~134_q ),
	.datad(\CPU_RISCV|RS2[1]~7_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2493_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2493 .lut_mask = 16'hEE30;
defparam \CPU_RISCV|regs|rf~2493 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y30_N22
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2494 (
// Equation(s):
// \CPU_RISCV|regs|rf~2494_combout  = (\CPU_RISCV|RS2[0]~9_combout  & ((\CPU_RISCV|regs|rf~2493_combout  & ((\CPU_RISCV|regs|rf~230_q ))) # (!\CPU_RISCV|regs|rf~2493_combout  & (\CPU_RISCV|regs|rf~166_q )))) # (!\CPU_RISCV|RS2[0]~9_combout  & 
// (((\CPU_RISCV|regs|rf~2493_combout ))))

	.dataa(\CPU_RISCV|regs|rf~166_q ),
	.datab(\CPU_RISCV|RS2[0]~9_combout ),
	.datac(\CPU_RISCV|regs|rf~230_q ),
	.datad(\CPU_RISCV|regs|rf~2493_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2494_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2494 .lut_mask = 16'hF388;
defparam \CPU_RISCV|regs|rf~2494 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y40_N10
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2497 (
// Equation(s):
// \CPU_RISCV|regs|rf~2497_combout  = (\CPU_RISCV|RS2[3]~5_combout  & (\CPU_RISCV|RS2[2]~3_combout )) # (!\CPU_RISCV|RS2[3]~5_combout  & ((\CPU_RISCV|RS2[2]~3_combout  & ((\CPU_RISCV|regs|rf~2494_combout ))) # (!\CPU_RISCV|RS2[2]~3_combout  & 
// (\CPU_RISCV|regs|rf~2496_combout ))))

	.dataa(\CPU_RISCV|RS2[3]~5_combout ),
	.datab(\CPU_RISCV|RS2[2]~3_combout ),
	.datac(\CPU_RISCV|regs|rf~2496_combout ),
	.datad(\CPU_RISCV|regs|rf~2494_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2497_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2497 .lut_mask = 16'hDC98;
defparam \CPU_RISCV|regs|rf~2497 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y40_N8
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2500 (
// Equation(s):
// \CPU_RISCV|regs|rf~2500_combout  = (\CPU_RISCV|RS2[3]~5_combout  & ((\CPU_RISCV|regs|rf~2497_combout  & ((\CPU_RISCV|regs|rf~2499_combout ))) # (!\CPU_RISCV|regs|rf~2497_combout  & (\CPU_RISCV|regs|rf~2492_combout )))) # (!\CPU_RISCV|RS2[3]~5_combout  & 
// (((\CPU_RISCV|regs|rf~2497_combout ))))

	.dataa(\CPU_RISCV|regs|rf~2492_combout ),
	.datab(\CPU_RISCV|RS2[3]~5_combout ),
	.datac(\CPU_RISCV|regs|rf~2499_combout ),
	.datad(\CPU_RISCV|regs|rf~2497_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2500_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2500 .lut_mask = 16'hF388;
defparam \CPU_RISCV|regs|rf~2500 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y41_N20
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2488 (
// Equation(s):
// \CPU_RISCV|regs|rf~2488_combout  = (\CPU_RISCV|RS2[2]~3_combout  & (((\CPU_RISCV|regs|rf~742_q ) # (\CPU_RISCV|RS2[3]~5_combout )))) # (!\CPU_RISCV|RS2[2]~3_combout  & (\CPU_RISCV|regs|rf~614_q  & ((!\CPU_RISCV|RS2[3]~5_combout ))))

	.dataa(\CPU_RISCV|RS2[2]~3_combout ),
	.datab(\CPU_RISCV|regs|rf~614_q ),
	.datac(\CPU_RISCV|regs|rf~742_q ),
	.datad(\CPU_RISCV|RS2[3]~5_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2488_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2488 .lut_mask = 16'hAAE4;
defparam \CPU_RISCV|regs|rf~2488 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y41_N26
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2489 (
// Equation(s):
// \CPU_RISCV|regs|rf~2489_combout  = (\CPU_RISCV|RS2[3]~5_combout  & ((\CPU_RISCV|regs|rf~2488_combout  & (\CPU_RISCV|regs|rf~998_q )) # (!\CPU_RISCV|regs|rf~2488_combout  & ((\CPU_RISCV|regs|rf~870_q ))))) # (!\CPU_RISCV|RS2[3]~5_combout  & 
// (((\CPU_RISCV|regs|rf~2488_combout ))))

	.dataa(\CPU_RISCV|RS2[3]~5_combout ),
	.datab(\CPU_RISCV|regs|rf~998_q ),
	.datac(\CPU_RISCV|regs|rf~870_q ),
	.datad(\CPU_RISCV|regs|rf~2488_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2489_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2489 .lut_mask = 16'hDDA0;
defparam \CPU_RISCV|regs|rf~2489 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N0
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2485 (
// Equation(s):
// \CPU_RISCV|regs|rf~2485_combout  = (\CPU_RISCV|RS2[2]~3_combout  & (((\CPU_RISCV|RS2[3]~5_combout )))) # (!\CPU_RISCV|RS2[2]~3_combout  & ((\CPU_RISCV|RS2[3]~5_combout  & ((\CPU_RISCV|regs|rf~774_q ))) # (!\CPU_RISCV|RS2[3]~5_combout  & 
// (\CPU_RISCV|regs|rf~518_q ))))

	.dataa(\CPU_RISCV|RS2[2]~3_combout ),
	.datab(\CPU_RISCV|regs|rf~518_q ),
	.datac(\CPU_RISCV|regs|rf~774_q ),
	.datad(\CPU_RISCV|RS2[3]~5_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2485_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2485 .lut_mask = 16'hFA44;
defparam \CPU_RISCV|regs|rf~2485 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N14
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2486 (
// Equation(s):
// \CPU_RISCV|regs|rf~2486_combout  = (\CPU_RISCV|RS2[2]~3_combout  & ((\CPU_RISCV|regs|rf~2485_combout  & (\CPU_RISCV|regs|rf~902_q )) # (!\CPU_RISCV|regs|rf~2485_combout  & ((\CPU_RISCV|regs|rf~646_q ))))) # (!\CPU_RISCV|RS2[2]~3_combout  & 
// (((\CPU_RISCV|regs|rf~2485_combout ))))

	.dataa(\CPU_RISCV|RS2[2]~3_combout ),
	.datab(\CPU_RISCV|regs|rf~902_q ),
	.datac(\CPU_RISCV|regs|rf~646_q ),
	.datad(\CPU_RISCV|regs|rf~2485_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2486_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2486 .lut_mask = 16'hDDA0;
defparam \CPU_RISCV|regs|rf~2486 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y39_N16
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2483 (
// Equation(s):
// \CPU_RISCV|regs|rf~2483_combout  = (\CPU_RISCV|RS2[2]~3_combout  & ((\CPU_RISCV|RS2[3]~5_combout ) # ((\CPU_RISCV|regs|rf~678_q )))) # (!\CPU_RISCV|RS2[2]~3_combout  & (!\CPU_RISCV|RS2[3]~5_combout  & (\CPU_RISCV|regs|rf~550_q )))

	.dataa(\CPU_RISCV|RS2[2]~3_combout ),
	.datab(\CPU_RISCV|RS2[3]~5_combout ),
	.datac(\CPU_RISCV|regs|rf~550_q ),
	.datad(\CPU_RISCV|regs|rf~678_q ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2483_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2483 .lut_mask = 16'hBA98;
defparam \CPU_RISCV|regs|rf~2483 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y39_N6
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2484 (
// Equation(s):
// \CPU_RISCV|regs|rf~2484_combout  = (\CPU_RISCV|RS2[3]~5_combout  & ((\CPU_RISCV|regs|rf~2483_combout  & ((\CPU_RISCV|regs|rf~934_q ))) # (!\CPU_RISCV|regs|rf~2483_combout  & (\CPU_RISCV|regs|rf~806_q )))) # (!\CPU_RISCV|RS2[3]~5_combout  & 
// (((\CPU_RISCV|regs|rf~2483_combout ))))

	.dataa(\CPU_RISCV|regs|rf~806_q ),
	.datab(\CPU_RISCV|RS2[3]~5_combout ),
	.datac(\CPU_RISCV|regs|rf~934_q ),
	.datad(\CPU_RISCV|regs|rf~2483_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2484_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2484 .lut_mask = 16'hF388;
defparam \CPU_RISCV|regs|rf~2484 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y40_N30
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2487 (
// Equation(s):
// \CPU_RISCV|regs|rf~2487_combout  = (\CPU_RISCV|RS2[1]~7_combout  & (\CPU_RISCV|RS2[0]~9_combout )) # (!\CPU_RISCV|RS2[1]~7_combout  & ((\CPU_RISCV|RS2[0]~9_combout  & ((\CPU_RISCV|regs|rf~2484_combout ))) # (!\CPU_RISCV|RS2[0]~9_combout  & 
// (\CPU_RISCV|regs|rf~2486_combout ))))

	.dataa(\CPU_RISCV|RS2[1]~7_combout ),
	.datab(\CPU_RISCV|RS2[0]~9_combout ),
	.datac(\CPU_RISCV|regs|rf~2486_combout ),
	.datad(\CPU_RISCV|regs|rf~2484_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2487_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2487 .lut_mask = 16'hDC98;
defparam \CPU_RISCV|regs|rf~2487 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y31_N12
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2481 (
// Equation(s):
// \CPU_RISCV|regs|rf~2481_combout  = (\CPU_RISCV|RS2[2]~3_combout  & (((\CPU_RISCV|RS2[3]~5_combout )))) # (!\CPU_RISCV|RS2[2]~3_combout  & ((\CPU_RISCV|RS2[3]~5_combout  & ((\CPU_RISCV|regs|rf~838_q ))) # (!\CPU_RISCV|RS2[3]~5_combout  & 
// (\CPU_RISCV|regs|rf~582_q ))))

	.dataa(\CPU_RISCV|regs|rf~582_q ),
	.datab(\CPU_RISCV|RS2[2]~3_combout ),
	.datac(\CPU_RISCV|regs|rf~838_q ),
	.datad(\CPU_RISCV|RS2[3]~5_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2481_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2481 .lut_mask = 16'hFC22;
defparam \CPU_RISCV|regs|rf~2481 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y31_N14
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2482 (
// Equation(s):
// \CPU_RISCV|regs|rf~2482_combout  = (\CPU_RISCV|RS2[2]~3_combout  & ((\CPU_RISCV|regs|rf~2481_combout  & (\CPU_RISCV|regs|rf~966_q )) # (!\CPU_RISCV|regs|rf~2481_combout  & ((\CPU_RISCV|regs|rf~710_q ))))) # (!\CPU_RISCV|RS2[2]~3_combout  & 
// (((\CPU_RISCV|regs|rf~2481_combout ))))

	.dataa(\CPU_RISCV|regs|rf~966_q ),
	.datab(\CPU_RISCV|RS2[2]~3_combout ),
	.datac(\CPU_RISCV|regs|rf~710_q ),
	.datad(\CPU_RISCV|regs|rf~2481_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2482_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2482 .lut_mask = 16'hBBC0;
defparam \CPU_RISCV|regs|rf~2482 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y40_N28
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2490 (
// Equation(s):
// \CPU_RISCV|regs|rf~2490_combout  = (\CPU_RISCV|RS2[1]~7_combout  & ((\CPU_RISCV|regs|rf~2487_combout  & (\CPU_RISCV|regs|rf~2489_combout )) # (!\CPU_RISCV|regs|rf~2487_combout  & ((\CPU_RISCV|regs|rf~2482_combout ))))) # (!\CPU_RISCV|RS2[1]~7_combout  & 
// (((\CPU_RISCV|regs|rf~2487_combout ))))

	.dataa(\CPU_RISCV|regs|rf~2489_combout ),
	.datab(\CPU_RISCV|RS2[1]~7_combout ),
	.datac(\CPU_RISCV|regs|rf~2487_combout ),
	.datad(\CPU_RISCV|regs|rf~2482_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2490_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2490 .lut_mask = 16'hBCB0;
defparam \CPU_RISCV|regs|rf~2490 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y40_N22
cycloneive_lcell_comb \CPU_RISCV|regs|rd2[6]~26 (
// Equation(s):
// \CPU_RISCV|regs|rd2[6]~26_combout  = (\CPU_RISCV|RS2[4]~10_combout  & (((\CPU_RISCV|regs|rf~2490_combout )))) # (!\CPU_RISCV|RS2[4]~10_combout  & (!\CPU_RISCV|regs|Equal1~1_combout  & (\CPU_RISCV|regs|rf~2500_combout )))

	.dataa(\CPU_RISCV|RS2[4]~10_combout ),
	.datab(\CPU_RISCV|regs|Equal1~1_combout ),
	.datac(\CPU_RISCV|regs|rf~2500_combout ),
	.datad(\CPU_RISCV|regs|rf~2490_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rd2[6]~26_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rd2[6]~26 .lut_mask = 16'hBA10;
defparam \CPU_RISCV|regs|rd2[6]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y35_N14
cycloneive_lcell_comb \CPU_RISCV|Add1~14 (
// Equation(s):
// \CPU_RISCV|Add1~14_combout  = (\CPU_RISCV|regs|rd2[7]~25_combout  & ((\CPU_RISCV|regs|rd1[7]~24_combout  & (\CPU_RISCV|Add1~13  & VCC)) # (!\CPU_RISCV|regs|rd1[7]~24_combout  & (!\CPU_RISCV|Add1~13 )))) # (!\CPU_RISCV|regs|rd2[7]~25_combout  & 
// ((\CPU_RISCV|regs|rd1[7]~24_combout  & (!\CPU_RISCV|Add1~13 )) # (!\CPU_RISCV|regs|rd1[7]~24_combout  & ((\CPU_RISCV|Add1~13 ) # (GND)))))
// \CPU_RISCV|Add1~15  = CARRY((\CPU_RISCV|regs|rd2[7]~25_combout  & (!\CPU_RISCV|regs|rd1[7]~24_combout  & !\CPU_RISCV|Add1~13 )) # (!\CPU_RISCV|regs|rd2[7]~25_combout  & ((!\CPU_RISCV|Add1~13 ) # (!\CPU_RISCV|regs|rd1[7]~24_combout ))))

	.dataa(\CPU_RISCV|regs|rd2[7]~25_combout ),
	.datab(\CPU_RISCV|regs|rd1[7]~24_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU_RISCV|Add1~13 ),
	.combout(\CPU_RISCV|Add1~14_combout ),
	.cout(\CPU_RISCV|Add1~15 ));
// synopsys translate_off
defparam \CPU_RISCV|Add1~14 .lut_mask = 16'h9617;
defparam \CPU_RISCV|Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N14
cycloneive_lcell_comb \CPU_RISCV|Add2~14 (
// Equation(s):
// \CPU_RISCV|Add2~14_combout  = (\CPU_RISCV|regs|rd1[7]~24_combout  & ((\CPU_RISCV|imm[7]~13_combout  & (\CPU_RISCV|Add2~13  & VCC)) # (!\CPU_RISCV|imm[7]~13_combout  & (!\CPU_RISCV|Add2~13 )))) # (!\CPU_RISCV|regs|rd1[7]~24_combout  & 
// ((\CPU_RISCV|imm[7]~13_combout  & (!\CPU_RISCV|Add2~13 )) # (!\CPU_RISCV|imm[7]~13_combout  & ((\CPU_RISCV|Add2~13 ) # (GND)))))
// \CPU_RISCV|Add2~15  = CARRY((\CPU_RISCV|regs|rd1[7]~24_combout  & (!\CPU_RISCV|imm[7]~13_combout  & !\CPU_RISCV|Add2~13 )) # (!\CPU_RISCV|regs|rd1[7]~24_combout  & ((!\CPU_RISCV|Add2~13 ) # (!\CPU_RISCV|imm[7]~13_combout ))))

	.dataa(\CPU_RISCV|regs|rd1[7]~24_combout ),
	.datab(\CPU_RISCV|imm[7]~13_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU_RISCV|Add2~13 ),
	.combout(\CPU_RISCV|Add2~14_combout ),
	.cout(\CPU_RISCV|Add2~15 ));
// synopsys translate_off
defparam \CPU_RISCV|Add2~14 .lut_mask = 16'h9617;
defparam \CPU_RISCV|Add2~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N30
cycloneive_lcell_comb \CPU_RISCV|comb~174 (
// Equation(s):
// \CPU_RISCV|comb~174_combout  = (\CPU_RISCV|comb~66_combout  & (((\CPU_RISCV|comb~38_combout  & \CPU_RISCV|Add2~14_combout )))) # (!\CPU_RISCV|comb~66_combout  & (\CPU_RISCV|Add1~14_combout  & (!\CPU_RISCV|comb~38_combout )))

	.dataa(\CPU_RISCV|Add1~14_combout ),
	.datab(\CPU_RISCV|comb~66_combout ),
	.datac(\CPU_RISCV|comb~38_combout ),
	.datad(\CPU_RISCV|Add2~14_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~174_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~174 .lut_mask = 16'hC202;
defparam \CPU_RISCV|comb~174 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y31_N18
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2425 (
// Equation(s):
// \CPU_RISCV|regs|rf~2425_combout  = (\CPU_RISCV|RS1[3]~5_combout  & ((\CPU_RISCV|regs|rf~775_q ) # ((\CPU_RISCV|RS1[2]~4_combout )))) # (!\CPU_RISCV|RS1[3]~5_combout  & (((\CPU_RISCV|regs|rf~519_q  & !\CPU_RISCV|RS1[2]~4_combout ))))

	.dataa(\CPU_RISCV|regs|rf~775_q ),
	.datab(\CPU_RISCV|RS1[3]~5_combout ),
	.datac(\CPU_RISCV|regs|rf~519_q ),
	.datad(\CPU_RISCV|RS1[2]~4_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2425_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2425 .lut_mask = 16'hCCB8;
defparam \CPU_RISCV|regs|rf~2425 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y31_N8
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2426 (
// Equation(s):
// \CPU_RISCV|regs|rf~2426_combout  = (\CPU_RISCV|RS1[2]~4_combout  & ((\CPU_RISCV|regs|rf~2425_combout  & ((\CPU_RISCV|regs|rf~903_q ))) # (!\CPU_RISCV|regs|rf~2425_combout  & (\CPU_RISCV|regs|rf~647_q )))) # (!\CPU_RISCV|RS1[2]~4_combout  & 
// (((\CPU_RISCV|regs|rf~2425_combout ))))

	.dataa(\CPU_RISCV|regs|rf~647_q ),
	.datab(\CPU_RISCV|RS1[2]~4_combout ),
	.datac(\CPU_RISCV|regs|rf~903_q ),
	.datad(\CPU_RISCV|regs|rf~2425_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2426_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2426 .lut_mask = 16'hF388;
defparam \CPU_RISCV|regs|rf~2426 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y39_N24
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2423 (
// Equation(s):
// \CPU_RISCV|regs|rf~2423_combout  = (\CPU_RISCV|RS1[3]~5_combout  & (((\CPU_RISCV|RS1[2]~4_combout )))) # (!\CPU_RISCV|RS1[3]~5_combout  & ((\CPU_RISCV|RS1[2]~4_combout  & (\CPU_RISCV|regs|rf~679_q )) # (!\CPU_RISCV|RS1[2]~4_combout  & 
// ((\CPU_RISCV|regs|rf~551_q )))))

	.dataa(\CPU_RISCV|regs|rf~679_q ),
	.datab(\CPU_RISCV|RS1[3]~5_combout ),
	.datac(\CPU_RISCV|regs|rf~551_q ),
	.datad(\CPU_RISCV|RS1[2]~4_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2423_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2423 .lut_mask = 16'hEE30;
defparam \CPU_RISCV|regs|rf~2423 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y39_N26
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2424 (
// Equation(s):
// \CPU_RISCV|regs|rf~2424_combout  = (\CPU_RISCV|RS1[3]~5_combout  & ((\CPU_RISCV|regs|rf~2423_combout  & ((\CPU_RISCV|regs|rf~935_q ))) # (!\CPU_RISCV|regs|rf~2423_combout  & (\CPU_RISCV|regs|rf~807_q )))) # (!\CPU_RISCV|RS1[3]~5_combout  & 
// (((\CPU_RISCV|regs|rf~2423_combout ))))

	.dataa(\CPU_RISCV|regs|rf~807_q ),
	.datab(\CPU_RISCV|RS1[3]~5_combout ),
	.datac(\CPU_RISCV|regs|rf~935_q ),
	.datad(\CPU_RISCV|regs|rf~2423_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2424_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2424 .lut_mask = 16'hF388;
defparam \CPU_RISCV|regs|rf~2424 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y31_N6
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2427 (
// Equation(s):
// \CPU_RISCV|regs|rf~2427_combout  = (\CPU_RISCV|RS1[1]~6_combout  & (((\CPU_RISCV|RS1[0]~7_combout )))) # (!\CPU_RISCV|RS1[1]~6_combout  & ((\CPU_RISCV|RS1[0]~7_combout  & ((\CPU_RISCV|regs|rf~2424_combout ))) # (!\CPU_RISCV|RS1[0]~7_combout  & 
// (\CPU_RISCV|regs|rf~2426_combout ))))

	.dataa(\CPU_RISCV|RS1[1]~6_combout ),
	.datab(\CPU_RISCV|regs|rf~2426_combout ),
	.datac(\CPU_RISCV|RS1[0]~7_combout ),
	.datad(\CPU_RISCV|regs|rf~2424_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2427_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2427 .lut_mask = 16'hF4A4;
defparam \CPU_RISCV|regs|rf~2427 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y41_N12
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2428 (
// Equation(s):
// \CPU_RISCV|regs|rf~2428_combout  = (\CPU_RISCV|RS1[2]~4_combout  & ((\CPU_RISCV|regs|rf~743_q ) # ((\CPU_RISCV|RS1[3]~5_combout )))) # (!\CPU_RISCV|RS1[2]~4_combout  & (((\CPU_RISCV|regs|rf~615_q  & !\CPU_RISCV|RS1[3]~5_combout ))))

	.dataa(\CPU_RISCV|RS1[2]~4_combout ),
	.datab(\CPU_RISCV|regs|rf~743_q ),
	.datac(\CPU_RISCV|regs|rf~615_q ),
	.datad(\CPU_RISCV|RS1[3]~5_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2428_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2428 .lut_mask = 16'hAAD8;
defparam \CPU_RISCV|regs|rf~2428 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y41_N10
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2429 (
// Equation(s):
// \CPU_RISCV|regs|rf~2429_combout  = (\CPU_RISCV|regs|rf~2428_combout  & (((\CPU_RISCV|regs|rf~999_q ) # (!\CPU_RISCV|RS1[3]~5_combout )))) # (!\CPU_RISCV|regs|rf~2428_combout  & (\CPU_RISCV|regs|rf~871_q  & ((\CPU_RISCV|RS1[3]~5_combout ))))

	.dataa(\CPU_RISCV|regs|rf~2428_combout ),
	.datab(\CPU_RISCV|regs|rf~871_q ),
	.datac(\CPU_RISCV|regs|rf~999_q ),
	.datad(\CPU_RISCV|RS1[3]~5_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2429_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2429 .lut_mask = 16'hE4AA;
defparam \CPU_RISCV|regs|rf~2429 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y41_N6
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2421 (
// Equation(s):
// \CPU_RISCV|regs|rf~2421_combout  = (\CPU_RISCV|RS1[2]~4_combout  & (((\CPU_RISCV|RS1[3]~5_combout )))) # (!\CPU_RISCV|RS1[2]~4_combout  & ((\CPU_RISCV|RS1[3]~5_combout  & ((\CPU_RISCV|regs|rf~839_q ))) # (!\CPU_RISCV|RS1[3]~5_combout  & 
// (\CPU_RISCV|regs|rf~583_q ))))

	.dataa(\CPU_RISCV|regs|rf~583_q ),
	.datab(\CPU_RISCV|RS1[2]~4_combout ),
	.datac(\CPU_RISCV|regs|rf~839_q ),
	.datad(\CPU_RISCV|RS1[3]~5_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2421_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2421 .lut_mask = 16'hFC22;
defparam \CPU_RISCV|regs|rf~2421 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y41_N12
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2422 (
// Equation(s):
// \CPU_RISCV|regs|rf~2422_combout  = (\CPU_RISCV|RS1[2]~4_combout  & ((\CPU_RISCV|regs|rf~2421_combout  & (\CPU_RISCV|regs|rf~967_q )) # (!\CPU_RISCV|regs|rf~2421_combout  & ((\CPU_RISCV|regs|rf~711_q ))))) # (!\CPU_RISCV|RS1[2]~4_combout  & 
// (((\CPU_RISCV|regs|rf~2421_combout ))))

	.dataa(\CPU_RISCV|regs|rf~967_q ),
	.datab(\CPU_RISCV|RS1[2]~4_combout ),
	.datac(\CPU_RISCV|regs|rf~711_q ),
	.datad(\CPU_RISCV|regs|rf~2421_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2422_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2422 .lut_mask = 16'hBBC0;
defparam \CPU_RISCV|regs|rf~2422 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y31_N12
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2430 (
// Equation(s):
// \CPU_RISCV|regs|rf~2430_combout  = (\CPU_RISCV|regs|rf~2427_combout  & (((\CPU_RISCV|regs|rf~2429_combout )) # (!\CPU_RISCV|RS1[1]~6_combout ))) # (!\CPU_RISCV|regs|rf~2427_combout  & (\CPU_RISCV|RS1[1]~6_combout  & ((\CPU_RISCV|regs|rf~2422_combout ))))

	.dataa(\CPU_RISCV|regs|rf~2427_combout ),
	.datab(\CPU_RISCV|RS1[1]~6_combout ),
	.datac(\CPU_RISCV|regs|rf~2429_combout ),
	.datad(\CPU_RISCV|regs|rf~2422_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2430_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2430 .lut_mask = 16'hE6A2;
defparam \CPU_RISCV|regs|rf~2430 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y31_N2
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2755 (
// Equation(s):
// \CPU_RISCV|regs|rf~2755_combout  = (\imem|RAM~1228_combout  & ((\CPU_RISCV|RS1~2_combout  & (\CPU_RISCV|regs|rf~2440_combout )) # (!\CPU_RISCV|RS1~2_combout  & ((\CPU_RISCV|regs|rf~2430_combout ))))) # (!\imem|RAM~1228_combout  & 
// (((\CPU_RISCV|regs|rf~2440_combout ))))

	.dataa(\imem|RAM~1228_combout ),
	.datab(\CPU_RISCV|RS1~2_combout ),
	.datac(\CPU_RISCV|regs|rf~2440_combout ),
	.datad(\CPU_RISCV|regs|rf~2430_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2755_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2755 .lut_mask = 16'hF2D0;
defparam \CPU_RISCV|regs|rf~2755 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y39_N2
cycloneive_lcell_comb \CPU_RISCV|Equal16~4 (
// Equation(s):
// \CPU_RISCV|Equal16~4_combout  = \CPU_RISCV|regs|rd2[7]~25_combout  $ (((!\CPU_RISCV|regs|Equal0~1_combout  & \CPU_RISCV|regs|rf~2755_combout )))

	.dataa(\CPU_RISCV|regs|rd2[7]~25_combout ),
	.datab(\CPU_RISCV|regs|Equal0~1_combout ),
	.datac(\CPU_RISCV|regs|rf~2755_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_RISCV|Equal16~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|Equal16~4 .lut_mask = 16'h9A9A;
defparam \CPU_RISCV|Equal16~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N14
cycloneive_lcell_comb \CPU_RISCV|Add3~14 (
// Equation(s):
// \CPU_RISCV|Add3~14_combout  = (\CPU_RISCV|pc [7] & ((\CPU_RISCV|imm[7]~13_combout  & (\CPU_RISCV|Add3~13  & VCC)) # (!\CPU_RISCV|imm[7]~13_combout  & (!\CPU_RISCV|Add3~13 )))) # (!\CPU_RISCV|pc [7] & ((\CPU_RISCV|imm[7]~13_combout  & (!\CPU_RISCV|Add3~13 
// )) # (!\CPU_RISCV|imm[7]~13_combout  & ((\CPU_RISCV|Add3~13 ) # (GND)))))
// \CPU_RISCV|Add3~15  = CARRY((\CPU_RISCV|pc [7] & (!\CPU_RISCV|imm[7]~13_combout  & !\CPU_RISCV|Add3~13 )) # (!\CPU_RISCV|pc [7] & ((!\CPU_RISCV|Add3~13 ) # (!\CPU_RISCV|imm[7]~13_combout ))))

	.dataa(\CPU_RISCV|pc [7]),
	.datab(\CPU_RISCV|imm[7]~13_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU_RISCV|Add3~13 ),
	.combout(\CPU_RISCV|Add3~14_combout ),
	.cout(\CPU_RISCV|Add3~15 ));
// synopsys translate_off
defparam \CPU_RISCV|Add3~14 .lut_mask = 16'h9617;
defparam \CPU_RISCV|Add3~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N22
cycloneive_lcell_comb \CPU_RISCV|ShiftLeft0~26 (
// Equation(s):
// \CPU_RISCV|ShiftLeft0~26_combout  = (\CPU_RISCV|comb~30_combout  & ((\CPU_RISCV|regs|rf~2754_combout ) # ((\CPU_RISCV|ShiftLeft0~4_combout  & \CPU_RISCV|regs|rf~2755_combout )))) # (!\CPU_RISCV|comb~30_combout  & (\CPU_RISCV|ShiftLeft0~4_combout  & 
// (\CPU_RISCV|regs|rf~2755_combout )))

	.dataa(\CPU_RISCV|comb~30_combout ),
	.datab(\CPU_RISCV|ShiftLeft0~4_combout ),
	.datac(\CPU_RISCV|regs|rf~2755_combout ),
	.datad(\CPU_RISCV|regs|rf~2754_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|ShiftLeft0~26_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|ShiftLeft0~26 .lut_mask = 16'hEAC0;
defparam \CPU_RISCV|ShiftLeft0~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N16
cycloneive_lcell_comb \CPU_RISCV|ShiftLeft0~27 (
// Equation(s):
// \CPU_RISCV|ShiftLeft0~27_combout  = (\CPU_RISCV|ShiftLeft0~9_combout  & ((\CPU_RISCV|RS1[4]~8_combout  & (\CPU_RISCV|regs|rf~2510_combout )) # (!\CPU_RISCV|RS1[4]~8_combout  & ((\CPU_RISCV|regs|rf~2520_combout )))))

	.dataa(\CPU_RISCV|ShiftLeft0~9_combout ),
	.datab(\CPU_RISCV|regs|rf~2510_combout ),
	.datac(\CPU_RISCV|RS1[4]~8_combout ),
	.datad(\CPU_RISCV|regs|rf~2520_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|ShiftLeft0~27_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|ShiftLeft0~27 .lut_mask = 16'h8A80;
defparam \CPU_RISCV|ShiftLeft0~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N14
cycloneive_lcell_comb \CPU_RISCV|ShiftLeft0~28 (
// Equation(s):
// \CPU_RISCV|ShiftLeft0~28_combout  = (\CPU_RISCV|ShiftLeft0~26_combout ) # ((\CPU_RISCV|ShiftLeft0~27_combout ) # ((\CPU_RISCV|regs|rf~2753_combout  & \CPU_RISCV|ShiftLeft0~8_combout )))

	.dataa(\CPU_RISCV|regs|rf~2753_combout ),
	.datab(\CPU_RISCV|ShiftLeft0~8_combout ),
	.datac(\CPU_RISCV|ShiftLeft0~26_combout ),
	.datad(\CPU_RISCV|ShiftLeft0~27_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|ShiftLeft0~28_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|ShiftLeft0~28 .lut_mask = 16'hFFF8;
defparam \CPU_RISCV|ShiftLeft0~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y35_N12
cycloneive_lcell_comb \CPU_RISCV|ShiftLeft0~29 (
// Equation(s):
// \CPU_RISCV|ShiftLeft0~29_combout  = (\CPU_RISCV|imm[2]~19_combout  & (\CPU_RISCV|ShiftLeft0~25_combout )) # (!\CPU_RISCV|imm[2]~19_combout  & ((\CPU_RISCV|ShiftLeft0~28_combout )))

	.dataa(\CPU_RISCV|imm[2]~19_combout ),
	.datab(gnd),
	.datac(\CPU_RISCV|ShiftLeft0~25_combout ),
	.datad(\CPU_RISCV|ShiftLeft0~28_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|ShiftLeft0~29_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|ShiftLeft0~29 .lut_mask = 16'hF5A0;
defparam \CPU_RISCV|ShiftLeft0~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y35_N24
cycloneive_lcell_comb \CPU_RISCV|comb~208 (
// Equation(s):
// \CPU_RISCV|comb~208_combout  = (!\CPU_RISCV|regs|Equal0~1_combout  & (!\CPU_RISCV|imm[3]~18_combout  & (!\CPU_RISCV|imm[4]~17_combout  & \CPU_RISCV|ShiftLeft0~29_combout )))

	.dataa(\CPU_RISCV|regs|Equal0~1_combout ),
	.datab(\CPU_RISCV|imm[3]~18_combout ),
	.datac(\CPU_RISCV|imm[4]~17_combout ),
	.datad(\CPU_RISCV|ShiftLeft0~29_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~208_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~208 .lut_mask = 16'h0100;
defparam \CPU_RISCV|comb~208 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y35_N4
cycloneive_lcell_comb \CPU_RISCV|comb~175 (
// Equation(s):
// \CPU_RISCV|comb~175_combout  = (\CPU_RISCV|comb~50_combout  & ((\CPU_RISCV|comb~27_combout ) # ((\CPU_RISCV|comb~208_combout )))) # (!\CPU_RISCV|comb~50_combout  & (!\CPU_RISCV|comb~27_combout  & (\CPU_RISCV|Add3~14_combout )))

	.dataa(\CPU_RISCV|comb~50_combout ),
	.datab(\CPU_RISCV|comb~27_combout ),
	.datac(\CPU_RISCV|Add3~14_combout ),
	.datad(\CPU_RISCV|comb~208_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~175_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~175 .lut_mask = 16'hBA98;
defparam \CPU_RISCV|comb~175 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y39_N14
cycloneive_lcell_comb \CPU_RISCV|comb~176 (
// Equation(s):
// \CPU_RISCV|comb~176_combout  = (\CPU_RISCV|comb~210_combout  & ((\CPU_RISCV|comb~175_combout  & ((\CPU_RISCV|imm[7]~13_combout ))) # (!\CPU_RISCV|comb~175_combout  & (\CPU_RISCV|Equal16~4_combout )))) # (!\CPU_RISCV|comb~210_combout  & 
// (((\CPU_RISCV|comb~175_combout ))))

	.dataa(\CPU_RISCV|comb~210_combout ),
	.datab(\CPU_RISCV|Equal16~4_combout ),
	.datac(\CPU_RISCV|imm[7]~13_combout ),
	.datad(\CPU_RISCV|comb~175_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~176_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~176 .lut_mask = 16'hF588;
defparam \CPU_RISCV|comb~176 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N10
cycloneive_lcell_comb \CPU_RISCV|comb~177 (
// Equation(s):
// \CPU_RISCV|comb~177_combout  = (\CPU_RISCV|comb~174_combout ) # ((\CPU_RISCV|comb~38_combout  & (!\CPU_RISCV|comb~66_combout  & \CPU_RISCV|comb~176_combout )))

	.dataa(\CPU_RISCV|comb~38_combout ),
	.datab(\CPU_RISCV|comb~66_combout ),
	.datac(\CPU_RISCV|comb~174_combout ),
	.datad(\CPU_RISCV|comb~176_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~177_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~177 .lut_mask = 16'hF2F0;
defparam \CPU_RISCV|comb~177 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y36_N11
dffeas \CPU_RISCV|regs|rf~487 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|comb~177_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~2752_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~487_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~487 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~487 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y33_N10
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2438 (
// Equation(s):
// \CPU_RISCV|regs|rf~2438_combout  = (\CPU_RISCV|RS1[1]~6_combout  & ((\CPU_RISCV|regs|rf~455_q ) # ((\CPU_RISCV|RS1[0]~7_combout )))) # (!\CPU_RISCV|RS1[1]~6_combout  & (((\CPU_RISCV|regs|rf~391_q  & !\CPU_RISCV|RS1[0]~7_combout ))))

	.dataa(\CPU_RISCV|RS1[1]~6_combout ),
	.datab(\CPU_RISCV|regs|rf~455_q ),
	.datac(\CPU_RISCV|regs|rf~391_q ),
	.datad(\CPU_RISCV|RS1[0]~7_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2438_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2438 .lut_mask = 16'hAAD8;
defparam \CPU_RISCV|regs|rf~2438 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y33_N28
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2439 (
// Equation(s):
// \CPU_RISCV|regs|rf~2439_combout  = (\CPU_RISCV|RS1[0]~7_combout  & ((\CPU_RISCV|regs|rf~2438_combout  & (\CPU_RISCV|regs|rf~487_q )) # (!\CPU_RISCV|regs|rf~2438_combout  & ((\CPU_RISCV|regs|rf~423_q ))))) # (!\CPU_RISCV|RS1[0]~7_combout  & 
// (((\CPU_RISCV|regs|rf~2438_combout ))))

	.dataa(\CPU_RISCV|regs|rf~487_q ),
	.datab(\CPU_RISCV|regs|rf~423_q ),
	.datac(\CPU_RISCV|RS1[0]~7_combout ),
	.datad(\CPU_RISCV|regs|rf~2438_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2439_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2439 .lut_mask = 16'hAFC0;
defparam \CPU_RISCV|regs|rf~2439 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N20
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2435 (
// Equation(s):
// \CPU_RISCV|regs|rf~2435_combout  = (\CPU_RISCV|RS1[1]~6_combout  & (((\CPU_RISCV|RS1[0]~7_combout )))) # (!\CPU_RISCV|RS1[1]~6_combout  & ((\CPU_RISCV|RS1[0]~7_combout  & (\CPU_RISCV|regs|rf~39_q )) # (!\CPU_RISCV|RS1[0]~7_combout  & 
// ((\CPU_RISCV|regs|rf~7_q )))))

	.dataa(\CPU_RISCV|RS1[1]~6_combout ),
	.datab(\CPU_RISCV|regs|rf~39_q ),
	.datac(\CPU_RISCV|regs|rf~7_q ),
	.datad(\CPU_RISCV|RS1[0]~7_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2435_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2435 .lut_mask = 16'hEE50;
defparam \CPU_RISCV|regs|rf~2435 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N6
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2436 (
// Equation(s):
// \CPU_RISCV|regs|rf~2436_combout  = (\CPU_RISCV|RS1[1]~6_combout  & ((\CPU_RISCV|regs|rf~2435_combout  & ((\CPU_RISCV|regs|rf~103_q ))) # (!\CPU_RISCV|regs|rf~2435_combout  & (\CPU_RISCV|regs|rf~71_q )))) # (!\CPU_RISCV|RS1[1]~6_combout  & 
// (((\CPU_RISCV|regs|rf~2435_combout ))))

	.dataa(\CPU_RISCV|RS1[1]~6_combout ),
	.datab(\CPU_RISCV|regs|rf~71_q ),
	.datac(\CPU_RISCV|regs|rf~103_q ),
	.datad(\CPU_RISCV|regs|rf~2435_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2436_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2436 .lut_mask = 16'hF588;
defparam \CPU_RISCV|regs|rf~2436 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y30_N8
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2433 (
// Equation(s):
// \CPU_RISCV|regs|rf~2433_combout  = (\CPU_RISCV|RS1[1]~6_combout  & ((\CPU_RISCV|regs|rf~199_q ) # ((\CPU_RISCV|RS1[0]~7_combout )))) # (!\CPU_RISCV|RS1[1]~6_combout  & (((\CPU_RISCV|regs|rf~135_q  & !\CPU_RISCV|RS1[0]~7_combout ))))

	.dataa(\CPU_RISCV|RS1[1]~6_combout ),
	.datab(\CPU_RISCV|regs|rf~199_q ),
	.datac(\CPU_RISCV|regs|rf~135_q ),
	.datad(\CPU_RISCV|RS1[0]~7_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2433_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2433 .lut_mask = 16'hAAD8;
defparam \CPU_RISCV|regs|rf~2433 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y30_N14
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2434 (
// Equation(s):
// \CPU_RISCV|regs|rf~2434_combout  = (\CPU_RISCV|regs|rf~2433_combout  & (((\CPU_RISCV|regs|rf~231_q ) # (!\CPU_RISCV|RS1[0]~7_combout )))) # (!\CPU_RISCV|regs|rf~2433_combout  & (\CPU_RISCV|regs|rf~167_q  & ((\CPU_RISCV|RS1[0]~7_combout ))))

	.dataa(\CPU_RISCV|regs|rf~167_q ),
	.datab(\CPU_RISCV|regs|rf~2433_combout ),
	.datac(\CPU_RISCV|regs|rf~231_q ),
	.datad(\CPU_RISCV|RS1[0]~7_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2434_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2434 .lut_mask = 16'hE2CC;
defparam \CPU_RISCV|regs|rf~2434 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y31_N14
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2437 (
// Equation(s):
// \CPU_RISCV|regs|rf~2437_combout  = (\CPU_RISCV|RS1[3]~5_combout  & (\CPU_RISCV|RS1[2]~4_combout )) # (!\CPU_RISCV|RS1[3]~5_combout  & ((\CPU_RISCV|RS1[2]~4_combout  & ((\CPU_RISCV|regs|rf~2434_combout ))) # (!\CPU_RISCV|RS1[2]~4_combout  & 
// (\CPU_RISCV|regs|rf~2436_combout ))))

	.dataa(\CPU_RISCV|RS1[3]~5_combout ),
	.datab(\CPU_RISCV|RS1[2]~4_combout ),
	.datac(\CPU_RISCV|regs|rf~2436_combout ),
	.datad(\CPU_RISCV|regs|rf~2434_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2437_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2437 .lut_mask = 16'hDC98;
defparam \CPU_RISCV|regs|rf~2437 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y40_N10
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2431 (
// Equation(s):
// \CPU_RISCV|regs|rf~2431_combout  = (\CPU_RISCV|RS1[1]~6_combout  & (((\CPU_RISCV|RS1[0]~7_combout )))) # (!\CPU_RISCV|RS1[1]~6_combout  & ((\CPU_RISCV|RS1[0]~7_combout  & ((\CPU_RISCV|regs|rf~295_q ))) # (!\CPU_RISCV|RS1[0]~7_combout  & 
// (\CPU_RISCV|regs|rf~263_q ))))

	.dataa(\CPU_RISCV|RS1[1]~6_combout ),
	.datab(\CPU_RISCV|regs|rf~263_q ),
	.datac(\CPU_RISCV|regs|rf~295_q ),
	.datad(\CPU_RISCV|RS1[0]~7_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2431_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2431 .lut_mask = 16'hFA44;
defparam \CPU_RISCV|regs|rf~2431 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y40_N0
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2432 (
// Equation(s):
// \CPU_RISCV|regs|rf~2432_combout  = (\CPU_RISCV|RS1[1]~6_combout  & ((\CPU_RISCV|regs|rf~2431_combout  & (\CPU_RISCV|regs|rf~359_q )) # (!\CPU_RISCV|regs|rf~2431_combout  & ((\CPU_RISCV|regs|rf~327_q ))))) # (!\CPU_RISCV|RS1[1]~6_combout  & 
// (((\CPU_RISCV|regs|rf~2431_combout ))))

	.dataa(\CPU_RISCV|regs|rf~359_q ),
	.datab(\CPU_RISCV|RS1[1]~6_combout ),
	.datac(\CPU_RISCV|regs|rf~327_q ),
	.datad(\CPU_RISCV|regs|rf~2431_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2432_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2432 .lut_mask = 16'hBBC0;
defparam \CPU_RISCV|regs|rf~2432 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y31_N4
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2440 (
// Equation(s):
// \CPU_RISCV|regs|rf~2440_combout  = (\CPU_RISCV|RS1[3]~5_combout  & ((\CPU_RISCV|regs|rf~2437_combout  & (\CPU_RISCV|regs|rf~2439_combout )) # (!\CPU_RISCV|regs|rf~2437_combout  & ((\CPU_RISCV|regs|rf~2432_combout ))))) # (!\CPU_RISCV|RS1[3]~5_combout  & 
// (((\CPU_RISCV|regs|rf~2437_combout ))))

	.dataa(\CPU_RISCV|regs|rf~2439_combout ),
	.datab(\CPU_RISCV|RS1[3]~5_combout ),
	.datac(\CPU_RISCV|regs|rf~2437_combout ),
	.datad(\CPU_RISCV|regs|rf~2432_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2440_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2440 .lut_mask = 16'hBCB0;
defparam \CPU_RISCV|regs|rf~2440 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y31_N30
cycloneive_lcell_comb \CPU_RISCV|regs|rd1[7]~24 (
// Equation(s):
// \CPU_RISCV|regs|rd1[7]~24_combout  = (!\CPU_RISCV|regs|Equal0~1_combout  & ((\CPU_RISCV|RS1[4]~8_combout  & ((\CPU_RISCV|regs|rf~2430_combout ))) # (!\CPU_RISCV|RS1[4]~8_combout  & (\CPU_RISCV|regs|rf~2440_combout ))))

	.dataa(\CPU_RISCV|regs|Equal0~1_combout ),
	.datab(\CPU_RISCV|RS1[4]~8_combout ),
	.datac(\CPU_RISCV|regs|rf~2440_combout ),
	.datad(\CPU_RISCV|regs|rf~2430_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rd1[7]~24_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rd1[7]~24 .lut_mask = 16'h5410;
defparam \CPU_RISCV|regs|rd1[7]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N16
cycloneive_lcell_comb \CPU_RISCV|Add2~16 (
// Equation(s):
// \CPU_RISCV|Add2~16_combout  = ((\CPU_RISCV|regs|rd1[8]~23_combout  $ (\CPU_RISCV|imm[8]~12_combout  $ (!\CPU_RISCV|Add2~15 )))) # (GND)
// \CPU_RISCV|Add2~17  = CARRY((\CPU_RISCV|regs|rd1[8]~23_combout  & ((\CPU_RISCV|imm[8]~12_combout ) # (!\CPU_RISCV|Add2~15 ))) # (!\CPU_RISCV|regs|rd1[8]~23_combout  & (\CPU_RISCV|imm[8]~12_combout  & !\CPU_RISCV|Add2~15 )))

	.dataa(\CPU_RISCV|regs|rd1[8]~23_combout ),
	.datab(\CPU_RISCV|imm[8]~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU_RISCV|Add2~15 ),
	.combout(\CPU_RISCV|Add2~16_combout ),
	.cout(\CPU_RISCV|Add2~17 ));
// synopsys translate_off
defparam \CPU_RISCV|Add2~16 .lut_mask = 16'h698E;
defparam \CPU_RISCV|Add2~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N24
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2418 (
// Equation(s):
// \CPU_RISCV|regs|rf~2418_combout  = (\CPU_RISCV|RS2[1]~7_combout  & ((\CPU_RISCV|RS2[0]~9_combout ) # ((\CPU_RISCV|regs|rf~456_q )))) # (!\CPU_RISCV|RS2[1]~7_combout  & (!\CPU_RISCV|RS2[0]~9_combout  & ((\CPU_RISCV|regs|rf~392_q ))))

	.dataa(\CPU_RISCV|RS2[1]~7_combout ),
	.datab(\CPU_RISCV|RS2[0]~9_combout ),
	.datac(\CPU_RISCV|regs|rf~456_q ),
	.datad(\CPU_RISCV|regs|rf~392_q ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2418_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2418 .lut_mask = 16'hB9A8;
defparam \CPU_RISCV|regs|rf~2418 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N26
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2419 (
// Equation(s):
// \CPU_RISCV|regs|rf~2419_combout  = (\CPU_RISCV|RS2[0]~9_combout  & ((\CPU_RISCV|regs|rf~2418_combout  & (\CPU_RISCV|regs|rf~488_q )) # (!\CPU_RISCV|regs|rf~2418_combout  & ((\CPU_RISCV|regs|rf~424_q ))))) # (!\CPU_RISCV|RS2[0]~9_combout  & 
// (((\CPU_RISCV|regs|rf~2418_combout ))))

	.dataa(\CPU_RISCV|regs|rf~488_q ),
	.datab(\CPU_RISCV|RS2[0]~9_combout ),
	.datac(\CPU_RISCV|regs|rf~424_q ),
	.datad(\CPU_RISCV|regs|rf~2418_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2419_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2419 .lut_mask = 16'hBBC0;
defparam \CPU_RISCV|regs|rf~2419 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N26
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2411 (
// Equation(s):
// \CPU_RISCV|regs|rf~2411_combout  = (\CPU_RISCV|RS2[0]~9_combout  & (((\CPU_RISCV|regs|rf~296_q ) # (\CPU_RISCV|RS2[1]~7_combout )))) # (!\CPU_RISCV|RS2[0]~9_combout  & (\CPU_RISCV|regs|rf~264_q  & ((!\CPU_RISCV|RS2[1]~7_combout ))))

	.dataa(\CPU_RISCV|RS2[0]~9_combout ),
	.datab(\CPU_RISCV|regs|rf~264_q ),
	.datac(\CPU_RISCV|regs|rf~296_q ),
	.datad(\CPU_RISCV|RS2[1]~7_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2411_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2411 .lut_mask = 16'hAAE4;
defparam \CPU_RISCV|regs|rf~2411 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N4
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2412 (
// Equation(s):
// \CPU_RISCV|regs|rf~2412_combout  = (\CPU_RISCV|regs|rf~2411_combout  & (((\CPU_RISCV|regs|rf~360_q )) # (!\CPU_RISCV|RS2[1]~7_combout ))) # (!\CPU_RISCV|regs|rf~2411_combout  & (\CPU_RISCV|RS2[1]~7_combout  & (\CPU_RISCV|regs|rf~328_q )))

	.dataa(\CPU_RISCV|regs|rf~2411_combout ),
	.datab(\CPU_RISCV|RS2[1]~7_combout ),
	.datac(\CPU_RISCV|regs|rf~328_q ),
	.datad(\CPU_RISCV|regs|rf~360_q ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2412_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2412 .lut_mask = 16'hEA62;
defparam \CPU_RISCV|regs|rf~2412 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y30_N12
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2413 (
// Equation(s):
// \CPU_RISCV|regs|rf~2413_combout  = (\CPU_RISCV|RS2[0]~9_combout  & (((\CPU_RISCV|RS2[1]~7_combout )))) # (!\CPU_RISCV|RS2[0]~9_combout  & ((\CPU_RISCV|RS2[1]~7_combout  & (\CPU_RISCV|regs|rf~200_q )) # (!\CPU_RISCV|RS2[1]~7_combout  & 
// ((\CPU_RISCV|regs|rf~136_q )))))

	.dataa(\CPU_RISCV|regs|rf~200_q ),
	.datab(\CPU_RISCV|RS2[0]~9_combout ),
	.datac(\CPU_RISCV|regs|rf~136_q ),
	.datad(\CPU_RISCV|RS2[1]~7_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2413_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2413 .lut_mask = 16'hEE30;
defparam \CPU_RISCV|regs|rf~2413 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y30_N10
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2414 (
// Equation(s):
// \CPU_RISCV|regs|rf~2414_combout  = (\CPU_RISCV|regs|rf~2413_combout  & (((\CPU_RISCV|regs|rf~232_q ) # (!\CPU_RISCV|RS2[0]~9_combout )))) # (!\CPU_RISCV|regs|rf~2413_combout  & (\CPU_RISCV|regs|rf~168_q  & ((\CPU_RISCV|RS2[0]~9_combout ))))

	.dataa(\CPU_RISCV|regs|rf~2413_combout ),
	.datab(\CPU_RISCV|regs|rf~168_q ),
	.datac(\CPU_RISCV|regs|rf~232_q ),
	.datad(\CPU_RISCV|RS2[0]~9_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2414_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2414 .lut_mask = 16'hE4AA;
defparam \CPU_RISCV|regs|rf~2414 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N8
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2415 (
// Equation(s):
// \CPU_RISCV|regs|rf~2415_combout  = (\CPU_RISCV|RS2[0]~9_combout  & ((\CPU_RISCV|RS2[1]~7_combout ) # ((\CPU_RISCV|regs|rf~40_q )))) # (!\CPU_RISCV|RS2[0]~9_combout  & (!\CPU_RISCV|RS2[1]~7_combout  & ((\CPU_RISCV|regs|rf~8_q ))))

	.dataa(\CPU_RISCV|RS2[0]~9_combout ),
	.datab(\CPU_RISCV|RS2[1]~7_combout ),
	.datac(\CPU_RISCV|regs|rf~40_q ),
	.datad(\CPU_RISCV|regs|rf~8_q ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2415_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2415 .lut_mask = 16'hB9A8;
defparam \CPU_RISCV|regs|rf~2415 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N26
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2416 (
// Equation(s):
// \CPU_RISCV|regs|rf~2416_combout  = (\CPU_RISCV|RS2[1]~7_combout  & ((\CPU_RISCV|regs|rf~2415_combout  & (\CPU_RISCV|regs|rf~104_q )) # (!\CPU_RISCV|regs|rf~2415_combout  & ((\CPU_RISCV|regs|rf~72_q ))))) # (!\CPU_RISCV|RS2[1]~7_combout  & 
// (((\CPU_RISCV|regs|rf~2415_combout ))))

	.dataa(\CPU_RISCV|RS2[1]~7_combout ),
	.datab(\CPU_RISCV|regs|rf~104_q ),
	.datac(\CPU_RISCV|regs|rf~72_q ),
	.datad(\CPU_RISCV|regs|rf~2415_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2416_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2416 .lut_mask = 16'hDDA0;
defparam \CPU_RISCV|regs|rf~2416 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y39_N16
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2417 (
// Equation(s):
// \CPU_RISCV|regs|rf~2417_combout  = (\CPU_RISCV|RS2[3]~5_combout  & (\CPU_RISCV|RS2[2]~3_combout )) # (!\CPU_RISCV|RS2[3]~5_combout  & ((\CPU_RISCV|RS2[2]~3_combout  & (\CPU_RISCV|regs|rf~2414_combout )) # (!\CPU_RISCV|RS2[2]~3_combout  & 
// ((\CPU_RISCV|regs|rf~2416_combout )))))

	.dataa(\CPU_RISCV|RS2[3]~5_combout ),
	.datab(\CPU_RISCV|RS2[2]~3_combout ),
	.datac(\CPU_RISCV|regs|rf~2414_combout ),
	.datad(\CPU_RISCV|regs|rf~2416_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2417_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2417 .lut_mask = 16'hD9C8;
defparam \CPU_RISCV|regs|rf~2417 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y39_N26
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2420 (
// Equation(s):
// \CPU_RISCV|regs|rf~2420_combout  = (\CPU_RISCV|RS2[3]~5_combout  & ((\CPU_RISCV|regs|rf~2417_combout  & (\CPU_RISCV|regs|rf~2419_combout )) # (!\CPU_RISCV|regs|rf~2417_combout  & ((\CPU_RISCV|regs|rf~2412_combout ))))) # (!\CPU_RISCV|RS2[3]~5_combout  & 
// (((\CPU_RISCV|regs|rf~2417_combout ))))

	.dataa(\CPU_RISCV|RS2[3]~5_combout ),
	.datab(\CPU_RISCV|regs|rf~2419_combout ),
	.datac(\CPU_RISCV|regs|rf~2412_combout ),
	.datad(\CPU_RISCV|regs|rf~2417_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2420_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2420 .lut_mask = 16'hDDA0;
defparam \CPU_RISCV|regs|rf~2420 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y42_N23
dffeas \CPU_RISCV|regs|rf~872 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~173_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2788_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~872_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~872 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~872 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y41_N8
cycloneive_lcell_comb \CPU_RISCV|regs|rf~616feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~616feeder_combout  = \CPU_RISCV|comb~173_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_RISCV|comb~173_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~616feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~616feeder .lut_mask = 16'hFF00;
defparam \CPU_RISCV|regs|rf~616feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y41_N9
dffeas \CPU_RISCV|regs|rf~616 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~616feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~2792_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~616_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~616 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~616 .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y42_N1
dffeas \CPU_RISCV|regs|rf~744 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~173_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2790_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~744_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~744 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~744 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y42_N0
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2408 (
// Equation(s):
// \CPU_RISCV|regs|rf~2408_combout  = (\CPU_RISCV|RS2[3]~5_combout  & (((\CPU_RISCV|RS2[2]~3_combout )))) # (!\CPU_RISCV|RS2[3]~5_combout  & ((\CPU_RISCV|RS2[2]~3_combout  & ((\CPU_RISCV|regs|rf~744_q ))) # (!\CPU_RISCV|RS2[2]~3_combout  & 
// (\CPU_RISCV|regs|rf~616_q ))))

	.dataa(\CPU_RISCV|regs|rf~616_q ),
	.datab(\CPU_RISCV|RS2[3]~5_combout ),
	.datac(\CPU_RISCV|regs|rf~744_q ),
	.datad(\CPU_RISCV|RS2[2]~3_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2408_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2408 .lut_mask = 16'hFC22;
defparam \CPU_RISCV|regs|rf~2408 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y42_N22
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2409 (
// Equation(s):
// \CPU_RISCV|regs|rf~2409_combout  = (\CPU_RISCV|RS2[3]~5_combout  & ((\CPU_RISCV|regs|rf~2408_combout  & (\CPU_RISCV|regs|rf~1000_q )) # (!\CPU_RISCV|regs|rf~2408_combout  & ((\CPU_RISCV|regs|rf~872_q ))))) # (!\CPU_RISCV|RS2[3]~5_combout  & 
// (((\CPU_RISCV|regs|rf~2408_combout ))))

	.dataa(\CPU_RISCV|regs|rf~1000_q ),
	.datab(\CPU_RISCV|RS2[3]~5_combout ),
	.datac(\CPU_RISCV|regs|rf~872_q ),
	.datad(\CPU_RISCV|regs|rf~2408_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2409_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2409 .lut_mask = 16'hBBC0;
defparam \CPU_RISCV|regs|rf~2409 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y31_N15
dffeas \CPU_RISCV|regs|rf~968 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~173_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2735_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~968_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~968 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~968 .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y31_N27
dffeas \CPU_RISCV|regs|rf~712 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~173_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2774_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~712_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~712 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~712 .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y31_N29
dffeas \CPU_RISCV|regs|rf~584 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~173_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2776_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~584_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~584 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~584 .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y31_N29
dffeas \CPU_RISCV|regs|rf~840 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~173_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2775_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~840_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~840 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~840 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y31_N28
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2401 (
// Equation(s):
// \CPU_RISCV|regs|rf~2401_combout  = (\CPU_RISCV|RS2[2]~3_combout  & (((\CPU_RISCV|RS2[3]~5_combout )))) # (!\CPU_RISCV|RS2[2]~3_combout  & ((\CPU_RISCV|RS2[3]~5_combout  & ((\CPU_RISCV|regs|rf~840_q ))) # (!\CPU_RISCV|RS2[3]~5_combout  & 
// (\CPU_RISCV|regs|rf~584_q ))))

	.dataa(\CPU_RISCV|regs|rf~584_q ),
	.datab(\CPU_RISCV|RS2[2]~3_combout ),
	.datac(\CPU_RISCV|regs|rf~840_q ),
	.datad(\CPU_RISCV|RS2[3]~5_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2401_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2401 .lut_mask = 16'hFC22;
defparam \CPU_RISCV|regs|rf~2401 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y31_N26
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2402 (
// Equation(s):
// \CPU_RISCV|regs|rf~2402_combout  = (\CPU_RISCV|RS2[2]~3_combout  & ((\CPU_RISCV|regs|rf~2401_combout  & (\CPU_RISCV|regs|rf~968_q )) # (!\CPU_RISCV|regs|rf~2401_combout  & ((\CPU_RISCV|regs|rf~712_q ))))) # (!\CPU_RISCV|RS2[2]~3_combout  & 
// (((\CPU_RISCV|regs|rf~2401_combout ))))

	.dataa(\CPU_RISCV|regs|rf~968_q ),
	.datab(\CPU_RISCV|RS2[2]~3_combout ),
	.datac(\CPU_RISCV|regs|rf~712_q ),
	.datad(\CPU_RISCV|regs|rf~2401_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2402_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2402 .lut_mask = 16'hBBC0;
defparam \CPU_RISCV|regs|rf~2402 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y37_N19
dffeas \CPU_RISCV|regs|rf~808 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~173_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2777_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~808_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~808 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~808 .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y39_N5
dffeas \CPU_RISCV|regs|rf~552 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~173_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2780_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~552_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~552 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~552 .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y37_N5
dffeas \CPU_RISCV|regs|rf~680 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~173_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2778_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~680_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~680 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~680 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y39_N4
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2403 (
// Equation(s):
// \CPU_RISCV|regs|rf~2403_combout  = (\CPU_RISCV|RS2[2]~3_combout  & ((\CPU_RISCV|RS2[3]~5_combout ) # ((\CPU_RISCV|regs|rf~680_q )))) # (!\CPU_RISCV|RS2[2]~3_combout  & (!\CPU_RISCV|RS2[3]~5_combout  & (\CPU_RISCV|regs|rf~552_q )))

	.dataa(\CPU_RISCV|RS2[2]~3_combout ),
	.datab(\CPU_RISCV|RS2[3]~5_combout ),
	.datac(\CPU_RISCV|regs|rf~552_q ),
	.datad(\CPU_RISCV|regs|rf~680_q ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2403_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2403 .lut_mask = 16'hBA98;
defparam \CPU_RISCV|regs|rf~2403 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y39_N19
dffeas \CPU_RISCV|regs|rf~936 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~173_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2782_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~936_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~936 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~936 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y39_N18
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2404 (
// Equation(s):
// \CPU_RISCV|regs|rf~2404_combout  = (\CPU_RISCV|regs|rf~2403_combout  & (((\CPU_RISCV|regs|rf~936_q ) # (!\CPU_RISCV|RS2[3]~5_combout )))) # (!\CPU_RISCV|regs|rf~2403_combout  & (\CPU_RISCV|regs|rf~808_q  & ((\CPU_RISCV|RS2[3]~5_combout ))))

	.dataa(\CPU_RISCV|regs|rf~808_q ),
	.datab(\CPU_RISCV|regs|rf~2403_combout ),
	.datac(\CPU_RISCV|regs|rf~936_q ),
	.datad(\CPU_RISCV|RS2[3]~5_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2404_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2404 .lut_mask = 16'hE2CC;
defparam \CPU_RISCV|regs|rf~2404 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y31_N1
dffeas \CPU_RISCV|regs|rf~904 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~173_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2787_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~904_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~904 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~904 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N16
cycloneive_lcell_comb \CPU_RISCV|regs|rf~648feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~648feeder_combout  = \CPU_RISCV|comb~173_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_RISCV|comb~173_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~648feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~648feeder .lut_mask = 16'hF0F0;
defparam \CPU_RISCV|regs|rf~648feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y36_N17
dffeas \CPU_RISCV|regs|rf~648 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~648feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~2783_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~648_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~648 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~648 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y31_N28
cycloneive_lcell_comb \CPU_RISCV|regs|rf~520feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~520feeder_combout  = \CPU_RISCV|comb~173_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_RISCV|comb~173_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~520feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~520feeder .lut_mask = 16'hF0F0;
defparam \CPU_RISCV|regs|rf~520feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y31_N29
dffeas \CPU_RISCV|regs|rf~520 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~520feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~2786_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~520_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~520 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~520 .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y36_N7
dffeas \CPU_RISCV|regs|rf~776 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~173_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2785_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~776_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~776 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~776 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N6
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2405 (
// Equation(s):
// \CPU_RISCV|regs|rf~2405_combout  = (\CPU_RISCV|RS2[2]~3_combout  & (((\CPU_RISCV|RS2[3]~5_combout )))) # (!\CPU_RISCV|RS2[2]~3_combout  & ((\CPU_RISCV|RS2[3]~5_combout  & ((\CPU_RISCV|regs|rf~776_q ))) # (!\CPU_RISCV|RS2[3]~5_combout  & 
// (\CPU_RISCV|regs|rf~520_q ))))

	.dataa(\CPU_RISCV|RS2[2]~3_combout ),
	.datab(\CPU_RISCV|regs|rf~520_q ),
	.datac(\CPU_RISCV|regs|rf~776_q ),
	.datad(\CPU_RISCV|RS2[3]~5_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2405_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2405 .lut_mask = 16'hFA44;
defparam \CPU_RISCV|regs|rf~2405 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N30
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2406 (
// Equation(s):
// \CPU_RISCV|regs|rf~2406_combout  = (\CPU_RISCV|RS2[2]~3_combout  & ((\CPU_RISCV|regs|rf~2405_combout  & (\CPU_RISCV|regs|rf~904_q )) # (!\CPU_RISCV|regs|rf~2405_combout  & ((\CPU_RISCV|regs|rf~648_q ))))) # (!\CPU_RISCV|RS2[2]~3_combout  & 
// (((\CPU_RISCV|regs|rf~2405_combout ))))

	.dataa(\CPU_RISCV|regs|rf~904_q ),
	.datab(\CPU_RISCV|regs|rf~648_q ),
	.datac(\CPU_RISCV|RS2[2]~3_combout ),
	.datad(\CPU_RISCV|regs|rf~2405_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2406_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2406 .lut_mask = 16'hAFC0;
defparam \CPU_RISCV|regs|rf~2406 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y42_N16
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2407 (
// Equation(s):
// \CPU_RISCV|regs|rf~2407_combout  = (\CPU_RISCV|RS2[0]~9_combout  & ((\CPU_RISCV|RS2[1]~7_combout ) # ((\CPU_RISCV|regs|rf~2404_combout )))) # (!\CPU_RISCV|RS2[0]~9_combout  & (!\CPU_RISCV|RS2[1]~7_combout  & ((\CPU_RISCV|regs|rf~2406_combout ))))

	.dataa(\CPU_RISCV|RS2[0]~9_combout ),
	.datab(\CPU_RISCV|RS2[1]~7_combout ),
	.datac(\CPU_RISCV|regs|rf~2404_combout ),
	.datad(\CPU_RISCV|regs|rf~2406_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2407_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2407 .lut_mask = 16'hB9A8;
defparam \CPU_RISCV|regs|rf~2407 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y42_N26
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2410 (
// Equation(s):
// \CPU_RISCV|regs|rf~2410_combout  = (\CPU_RISCV|RS2[1]~7_combout  & ((\CPU_RISCV|regs|rf~2407_combout  & (\CPU_RISCV|regs|rf~2409_combout )) # (!\CPU_RISCV|regs|rf~2407_combout  & ((\CPU_RISCV|regs|rf~2402_combout ))))) # (!\CPU_RISCV|RS2[1]~7_combout  & 
// (((\CPU_RISCV|regs|rf~2407_combout ))))

	.dataa(\CPU_RISCV|regs|rf~2409_combout ),
	.datab(\CPU_RISCV|RS2[1]~7_combout ),
	.datac(\CPU_RISCV|regs|rf~2402_combout ),
	.datad(\CPU_RISCV|regs|rf~2407_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2410_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2410 .lut_mask = 16'hBBC0;
defparam \CPU_RISCV|regs|rf~2410 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y39_N20
cycloneive_lcell_comb \CPU_RISCV|regs|rd2[8]~24 (
// Equation(s):
// \CPU_RISCV|regs|rd2[8]~24_combout  = (!\CPU_RISCV|regs|Equal1~1_combout  & ((\CPU_RISCV|RS2[4]~10_combout  & ((\CPU_RISCV|regs|rf~2410_combout ))) # (!\CPU_RISCV|RS2[4]~10_combout  & (\CPU_RISCV|regs|rf~2420_combout ))))

	.dataa(\CPU_RISCV|regs|Equal1~1_combout ),
	.datab(\CPU_RISCV|RS2[4]~10_combout ),
	.datac(\CPU_RISCV|regs|rf~2420_combout ),
	.datad(\CPU_RISCV|regs|rf~2410_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rd2[8]~24_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rd2[8]~24 .lut_mask = 16'h5410;
defparam \CPU_RISCV|regs|rd2[8]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y35_N16
cycloneive_lcell_comb \CPU_RISCV|Add1~16 (
// Equation(s):
// \CPU_RISCV|Add1~16_combout  = ((\CPU_RISCV|regs|rd2[8]~24_combout  $ (\CPU_RISCV|regs|rd1[8]~23_combout  $ (!\CPU_RISCV|Add1~15 )))) # (GND)
// \CPU_RISCV|Add1~17  = CARRY((\CPU_RISCV|regs|rd2[8]~24_combout  & ((\CPU_RISCV|regs|rd1[8]~23_combout ) # (!\CPU_RISCV|Add1~15 ))) # (!\CPU_RISCV|regs|rd2[8]~24_combout  & (\CPU_RISCV|regs|rd1[8]~23_combout  & !\CPU_RISCV|Add1~15 )))

	.dataa(\CPU_RISCV|regs|rd2[8]~24_combout ),
	.datab(\CPU_RISCV|regs|rd1[8]~23_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU_RISCV|Add1~15 ),
	.combout(\CPU_RISCV|Add1~16_combout ),
	.cout(\CPU_RISCV|Add1~17 ));
// synopsys translate_off
defparam \CPU_RISCV|Add1~16 .lut_mask = 16'h698E;
defparam \CPU_RISCV|Add1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N26
cycloneive_lcell_comb \CPU_RISCV|comb~169 (
// Equation(s):
// \CPU_RISCV|comb~169_combout  = (\CPU_RISCV|comb~38_combout  & (\CPU_RISCV|Add2~16_combout  & (\CPU_RISCV|comb~66_combout ))) # (!\CPU_RISCV|comb~38_combout  & (((!\CPU_RISCV|comb~66_combout  & \CPU_RISCV|Add1~16_combout ))))

	.dataa(\CPU_RISCV|comb~38_combout ),
	.datab(\CPU_RISCV|Add2~16_combout ),
	.datac(\CPU_RISCV|comb~66_combout ),
	.datad(\CPU_RISCV|Add1~16_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~169_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~169 .lut_mask = 16'h8580;
defparam \CPU_RISCV|comb~169 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N4
cycloneive_lcell_comb \CPU_RISCV|Equal16~9 (
// Equation(s):
// \CPU_RISCV|Equal16~9_combout  = \CPU_RISCV|regs|rd2[8]~24_combout  $ (\CPU_RISCV|regs|rd1[8]~23_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_RISCV|regs|rd2[8]~24_combout ),
	.datad(\CPU_RISCV|regs|rd1[8]~23_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|Equal16~9_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|Equal16~9 .lut_mask = 16'h0FF0;
defparam \CPU_RISCV|Equal16~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N16
cycloneive_lcell_comb \CPU_RISCV|Add3~16 (
// Equation(s):
// \CPU_RISCV|Add3~16_combout  = ((\CPU_RISCV|imm[8]~12_combout  $ (\CPU_RISCV|pc [8] $ (!\CPU_RISCV|Add3~15 )))) # (GND)
// \CPU_RISCV|Add3~17  = CARRY((\CPU_RISCV|imm[8]~12_combout  & ((\CPU_RISCV|pc [8]) # (!\CPU_RISCV|Add3~15 ))) # (!\CPU_RISCV|imm[8]~12_combout  & (\CPU_RISCV|pc [8] & !\CPU_RISCV|Add3~15 )))

	.dataa(\CPU_RISCV|imm[8]~12_combout ),
	.datab(\CPU_RISCV|pc [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU_RISCV|Add3~15 ),
	.combout(\CPU_RISCV|Add3~16_combout ),
	.cout(\CPU_RISCV|Add3~17 ));
// synopsys translate_off
defparam \CPU_RISCV|Add3~16 .lut_mask = 16'h698E;
defparam \CPU_RISCV|Add3~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N26
cycloneive_lcell_comb \CPU_RISCV|ShiftLeft0~127 (
// Equation(s):
// \CPU_RISCV|ShiftLeft0~127_combout  = (!\CPU_RISCV|regs|Equal0~1_combout  & (((\CPU_RISCV|ShiftLeft0~4_combout  & !\CPU_RISCV|imm[2]~19_combout )) # (!\CPU_RISCV|imm[3]~18_combout )))

	.dataa(\CPU_RISCV|imm[3]~18_combout ),
	.datab(\CPU_RISCV|ShiftLeft0~4_combout ),
	.datac(\CPU_RISCV|imm[2]~19_combout ),
	.datad(\CPU_RISCV|regs|Equal0~1_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|ShiftLeft0~127_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|ShiftLeft0~127 .lut_mask = 16'h005D;
defparam \CPU_RISCV|ShiftLeft0~127 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y36_N18
cycloneive_lcell_comb \CPU_RISCV|ShiftLeft0~5 (
// Equation(s):
// \CPU_RISCV|ShiftLeft0~5_combout  = (!\CPU_RISCV|imm[2]~19_combout  & !\CPU_RISCV|imm[3]~18_combout )

	.dataa(gnd),
	.datab(\CPU_RISCV|imm[2]~19_combout ),
	.datac(\CPU_RISCV|imm[3]~18_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_RISCV|ShiftLeft0~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|ShiftLeft0~5 .lut_mask = 16'h0303;
defparam \CPU_RISCV|ShiftLeft0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N26
cycloneive_lcell_comb \CPU_RISCV|ShiftLeft0~128 (
// Equation(s):
// \CPU_RISCV|ShiftLeft0~128_combout  = (\CPU_RISCV|imm[3]~18_combout  & (((\CPU_RISCV|regs|rf~2765_combout )))) # (!\CPU_RISCV|imm[3]~18_combout  & (\CPU_RISCV|imm[2]~19_combout  & ((\CPU_RISCV|ShiftLeft0~96_combout ))))

	.dataa(\CPU_RISCV|imm[2]~19_combout ),
	.datab(\CPU_RISCV|regs|rf~2765_combout ),
	.datac(\CPU_RISCV|imm[3]~18_combout ),
	.datad(\CPU_RISCV|ShiftLeft0~96_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|ShiftLeft0~128_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|ShiftLeft0~128 .lut_mask = 16'hCAC0;
defparam \CPU_RISCV|ShiftLeft0~128 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y39_N10
cycloneive_lcell_comb \CPU_RISCV|ShiftLeft0~88 (
// Equation(s):
// \CPU_RISCV|ShiftLeft0~88_combout  = (\CPU_RISCV|ShiftLeft0~8_combout  & ((\CPU_RISCV|RS1[4]~8_combout  & (\CPU_RISCV|regs|rf~2510_combout )) # (!\CPU_RISCV|RS1[4]~8_combout  & ((\CPU_RISCV|regs|rf~2520_combout )))))

	.dataa(\CPU_RISCV|regs|rf~2510_combout ),
	.datab(\CPU_RISCV|RS1[4]~8_combout ),
	.datac(\CPU_RISCV|ShiftLeft0~8_combout ),
	.datad(\CPU_RISCV|regs|rf~2520_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|ShiftLeft0~88_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|ShiftLeft0~88 .lut_mask = 16'hB080;
defparam \CPU_RISCV|ShiftLeft0~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y38_N10
cycloneive_lcell_comb \CPU_RISCV|ShiftLeft0~87 (
// Equation(s):
// \CPU_RISCV|ShiftLeft0~87_combout  = (\CPU_RISCV|ShiftLeft0~4_combout  & ((\CPU_RISCV|regs|rf~2770_combout ) # ((\CPU_RISCV|comb~30_combout  & \CPU_RISCV|regs|rf~2755_combout )))) # (!\CPU_RISCV|ShiftLeft0~4_combout  & (\CPU_RISCV|comb~30_combout  & 
// ((\CPU_RISCV|regs|rf~2755_combout ))))

	.dataa(\CPU_RISCV|ShiftLeft0~4_combout ),
	.datab(\CPU_RISCV|comb~30_combout ),
	.datac(\CPU_RISCV|regs|rf~2770_combout ),
	.datad(\CPU_RISCV|regs|rf~2755_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|ShiftLeft0~87_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|ShiftLeft0~87 .lut_mask = 16'hECA0;
defparam \CPU_RISCV|ShiftLeft0~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y38_N24
cycloneive_lcell_comb \CPU_RISCV|ShiftLeft0~89 (
// Equation(s):
// \CPU_RISCV|ShiftLeft0~89_combout  = (\CPU_RISCV|ShiftLeft0~88_combout ) # ((\CPU_RISCV|ShiftLeft0~87_combout ) # ((\CPU_RISCV|ShiftLeft0~9_combout  & \CPU_RISCV|regs|rf~2754_combout )))

	.dataa(\CPU_RISCV|ShiftLeft0~88_combout ),
	.datab(\CPU_RISCV|ShiftLeft0~9_combout ),
	.datac(\CPU_RISCV|regs|rf~2754_combout ),
	.datad(\CPU_RISCV|ShiftLeft0~87_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|ShiftLeft0~89_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|ShiftLeft0~89 .lut_mask = 16'hFFEA;
defparam \CPU_RISCV|ShiftLeft0~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N16
cycloneive_lcell_comb \CPU_RISCV|ShiftLeft0~129 (
// Equation(s):
// \CPU_RISCV|ShiftLeft0~129_combout  = (\CPU_RISCV|ShiftLeft0~127_combout  & ((\CPU_RISCV|ShiftLeft0~128_combout ) # ((\CPU_RISCV|ShiftLeft0~5_combout  & \CPU_RISCV|ShiftLeft0~89_combout ))))

	.dataa(\CPU_RISCV|ShiftLeft0~127_combout ),
	.datab(\CPU_RISCV|ShiftLeft0~5_combout ),
	.datac(\CPU_RISCV|ShiftLeft0~128_combout ),
	.datad(\CPU_RISCV|ShiftLeft0~89_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|ShiftLeft0~129_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|ShiftLeft0~129 .lut_mask = 16'hA8A0;
defparam \CPU_RISCV|ShiftLeft0~129 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N26
cycloneive_lcell_comb \CPU_RISCV|comb~170 (
// Equation(s):
// \CPU_RISCV|comb~170_combout  = (!\CPU_RISCV|imm[4]~17_combout  & \CPU_RISCV|ShiftLeft0~129_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_RISCV|imm[4]~17_combout ),
	.datad(\CPU_RISCV|ShiftLeft0~129_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~170_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~170 .lut_mask = 16'h0F00;
defparam \CPU_RISCV|comb~170 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N0
cycloneive_lcell_comb \CPU_RISCV|comb~171 (
// Equation(s):
// \CPU_RISCV|comb~171_combout  = (\CPU_RISCV|comb~50_combout  & ((\CPU_RISCV|comb~27_combout ) # ((\CPU_RISCV|comb~170_combout )))) # (!\CPU_RISCV|comb~50_combout  & (!\CPU_RISCV|comb~27_combout  & (\CPU_RISCV|Add3~16_combout )))

	.dataa(\CPU_RISCV|comb~50_combout ),
	.datab(\CPU_RISCV|comb~27_combout ),
	.datac(\CPU_RISCV|Add3~16_combout ),
	.datad(\CPU_RISCV|comb~170_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~171_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~171 .lut_mask = 16'hBA98;
defparam \CPU_RISCV|comb~171 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N6
cycloneive_lcell_comb \CPU_RISCV|comb~172 (
// Equation(s):
// \CPU_RISCV|comb~172_combout  = (\CPU_RISCV|comb~210_combout  & ((\CPU_RISCV|comb~171_combout  & (\CPU_RISCV|imm[8]~12_combout )) # (!\CPU_RISCV|comb~171_combout  & ((\CPU_RISCV|Equal16~9_combout ))))) # (!\CPU_RISCV|comb~210_combout  & 
// (((\CPU_RISCV|comb~171_combout ))))

	.dataa(\CPU_RISCV|imm[8]~12_combout ),
	.datab(\CPU_RISCV|Equal16~9_combout ),
	.datac(\CPU_RISCV|comb~210_combout ),
	.datad(\CPU_RISCV|comb~171_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~172_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~172 .lut_mask = 16'hAFC0;
defparam \CPU_RISCV|comb~172 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N10
cycloneive_lcell_comb \CPU_RISCV|comb~173 (
// Equation(s):
// \CPU_RISCV|comb~173_combout  = (\CPU_RISCV|comb~169_combout ) # ((\CPU_RISCV|comb~38_combout  & (!\CPU_RISCV|comb~66_combout  & \CPU_RISCV|comb~172_combout )))

	.dataa(\CPU_RISCV|comb~169_combout ),
	.datab(\CPU_RISCV|comb~38_combout ),
	.datac(\CPU_RISCV|comb~66_combout ),
	.datad(\CPU_RISCV|comb~172_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~173_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~173 .lut_mask = 16'hAEAA;
defparam \CPU_RISCV|comb~173 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y41_N2
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1000feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~1000feeder_combout  = \CPU_RISCV|comb~173_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_RISCV|comb~173_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1000feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1000feeder .lut_mask = 16'hFF00;
defparam \CPU_RISCV|regs|rf~1000feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y41_N3
dffeas \CPU_RISCV|regs|rf~1000 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~1000feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~2742_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~1000_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1000 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~1000 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y41_N18
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2388 (
// Equation(s):
// \CPU_RISCV|regs|rf~2388_combout  = (\CPU_RISCV|RS1[3]~5_combout  & (((\CPU_RISCV|RS1[2]~4_combout ) # (\CPU_RISCV|regs|rf~872_q )))) # (!\CPU_RISCV|RS1[3]~5_combout  & (\CPU_RISCV|regs|rf~616_q  & (!\CPU_RISCV|RS1[2]~4_combout )))

	.dataa(\CPU_RISCV|RS1[3]~5_combout ),
	.datab(\CPU_RISCV|regs|rf~616_q ),
	.datac(\CPU_RISCV|RS1[2]~4_combout ),
	.datad(\CPU_RISCV|regs|rf~872_q ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2388_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2388 .lut_mask = 16'hAEA4;
defparam \CPU_RISCV|regs|rf~2388 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y41_N28
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2389 (
// Equation(s):
// \CPU_RISCV|regs|rf~2389_combout  = (\CPU_RISCV|RS1[2]~4_combout  & ((\CPU_RISCV|regs|rf~2388_combout  & (\CPU_RISCV|regs|rf~1000_q )) # (!\CPU_RISCV|regs|rf~2388_combout  & ((\CPU_RISCV|regs|rf~744_q ))))) # (!\CPU_RISCV|RS1[2]~4_combout  & 
// (((\CPU_RISCV|regs|rf~2388_combout ))))

	.dataa(\CPU_RISCV|regs|rf~1000_q ),
	.datab(\CPU_RISCV|regs|rf~744_q ),
	.datac(\CPU_RISCV|RS1[2]~4_combout ),
	.datad(\CPU_RISCV|regs|rf~2388_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2389_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2389 .lut_mask = 16'hAFC0;
defparam \CPU_RISCV|regs|rf~2389 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y31_N28
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2383 (
// Equation(s):
// \CPU_RISCV|regs|rf~2383_combout  = (\CPU_RISCV|RS1[3]~5_combout  & (\CPU_RISCV|RS1[2]~4_combout )) # (!\CPU_RISCV|RS1[3]~5_combout  & ((\CPU_RISCV|RS1[2]~4_combout  & ((\CPU_RISCV|regs|rf~712_q ))) # (!\CPU_RISCV|RS1[2]~4_combout  & 
// (\CPU_RISCV|regs|rf~584_q ))))

	.dataa(\CPU_RISCV|RS1[3]~5_combout ),
	.datab(\CPU_RISCV|RS1[2]~4_combout ),
	.datac(\CPU_RISCV|regs|rf~584_q ),
	.datad(\CPU_RISCV|regs|rf~712_q ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2383_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2383 .lut_mask = 16'hDC98;
defparam \CPU_RISCV|regs|rf~2383 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y31_N14
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2384 (
// Equation(s):
// \CPU_RISCV|regs|rf~2384_combout  = (\CPU_RISCV|RS1[3]~5_combout  & ((\CPU_RISCV|regs|rf~2383_combout  & ((\CPU_RISCV|regs|rf~968_q ))) # (!\CPU_RISCV|regs|rf~2383_combout  & (\CPU_RISCV|regs|rf~840_q )))) # (!\CPU_RISCV|RS1[3]~5_combout  & 
// (((\CPU_RISCV|regs|rf~2383_combout ))))

	.dataa(\CPU_RISCV|RS1[3]~5_combout ),
	.datab(\CPU_RISCV|regs|rf~840_q ),
	.datac(\CPU_RISCV|regs|rf~968_q ),
	.datad(\CPU_RISCV|regs|rf~2383_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2384_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2384 .lut_mask = 16'hF588;
defparam \CPU_RISCV|regs|rf~2384 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y31_N10
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2385 (
// Equation(s):
// \CPU_RISCV|regs|rf~2385_combout  = (\CPU_RISCV|RS1[3]~5_combout  & (((\CPU_RISCV|RS1[2]~4_combout )))) # (!\CPU_RISCV|RS1[3]~5_combout  & ((\CPU_RISCV|RS1[2]~4_combout  & (\CPU_RISCV|regs|rf~648_q )) # (!\CPU_RISCV|RS1[2]~4_combout  & 
// ((\CPU_RISCV|regs|rf~520_q )))))

	.dataa(\CPU_RISCV|regs|rf~648_q ),
	.datab(\CPU_RISCV|regs|rf~520_q ),
	.datac(\CPU_RISCV|RS1[3]~5_combout ),
	.datad(\CPU_RISCV|RS1[2]~4_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2385_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2385 .lut_mask = 16'hFA0C;
defparam \CPU_RISCV|regs|rf~2385 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y31_N0
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2386 (
// Equation(s):
// \CPU_RISCV|regs|rf~2386_combout  = (\CPU_RISCV|RS1[3]~5_combout  & ((\CPU_RISCV|regs|rf~2385_combout  & ((\CPU_RISCV|regs|rf~904_q ))) # (!\CPU_RISCV|regs|rf~2385_combout  & (\CPU_RISCV|regs|rf~776_q )))) # (!\CPU_RISCV|RS1[3]~5_combout  & 
// (((\CPU_RISCV|regs|rf~2385_combout ))))

	.dataa(\CPU_RISCV|regs|rf~776_q ),
	.datab(\CPU_RISCV|RS1[3]~5_combout ),
	.datac(\CPU_RISCV|regs|rf~904_q ),
	.datad(\CPU_RISCV|regs|rf~2385_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2386_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2386 .lut_mask = 16'hF388;
defparam \CPU_RISCV|regs|rf~2386 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y41_N8
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2387 (
// Equation(s):
// \CPU_RISCV|regs|rf~2387_combout  = (\CPU_RISCV|RS1[0]~7_combout  & (\CPU_RISCV|RS1[1]~6_combout )) # (!\CPU_RISCV|RS1[0]~7_combout  & ((\CPU_RISCV|RS1[1]~6_combout  & (\CPU_RISCV|regs|rf~2384_combout )) # (!\CPU_RISCV|RS1[1]~6_combout  & 
// ((\CPU_RISCV|regs|rf~2386_combout )))))

	.dataa(\CPU_RISCV|RS1[0]~7_combout ),
	.datab(\CPU_RISCV|RS1[1]~6_combout ),
	.datac(\CPU_RISCV|regs|rf~2384_combout ),
	.datad(\CPU_RISCV|regs|rf~2386_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2387_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2387 .lut_mask = 16'hD9C8;
defparam \CPU_RISCV|regs|rf~2387 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y37_N18
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2381 (
// Equation(s):
// \CPU_RISCV|regs|rf~2381_combout  = (\CPU_RISCV|RS1[2]~4_combout  & (((\CPU_RISCV|RS1[3]~5_combout )))) # (!\CPU_RISCV|RS1[2]~4_combout  & ((\CPU_RISCV|RS1[3]~5_combout  & ((\CPU_RISCV|regs|rf~808_q ))) # (!\CPU_RISCV|RS1[3]~5_combout  & 
// (\CPU_RISCV|regs|rf~552_q ))))

	.dataa(\CPU_RISCV|regs|rf~552_q ),
	.datab(\CPU_RISCV|RS1[2]~4_combout ),
	.datac(\CPU_RISCV|regs|rf~808_q ),
	.datad(\CPU_RISCV|RS1[3]~5_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2381_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2381 .lut_mask = 16'hFC22;
defparam \CPU_RISCV|regs|rf~2381 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y37_N4
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2382 (
// Equation(s):
// \CPU_RISCV|regs|rf~2382_combout  = (\CPU_RISCV|RS1[2]~4_combout  & ((\CPU_RISCV|regs|rf~2381_combout  & (\CPU_RISCV|regs|rf~936_q )) # (!\CPU_RISCV|regs|rf~2381_combout  & ((\CPU_RISCV|regs|rf~680_q ))))) # (!\CPU_RISCV|RS1[2]~4_combout  & 
// (((\CPU_RISCV|regs|rf~2381_combout ))))

	.dataa(\CPU_RISCV|regs|rf~936_q ),
	.datab(\CPU_RISCV|RS1[2]~4_combout ),
	.datac(\CPU_RISCV|regs|rf~680_q ),
	.datad(\CPU_RISCV|regs|rf~2381_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2382_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2382 .lut_mask = 16'hBBC0;
defparam \CPU_RISCV|regs|rf~2382 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y41_N30
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2390 (
// Equation(s):
// \CPU_RISCV|regs|rf~2390_combout  = (\CPU_RISCV|RS1[0]~7_combout  & ((\CPU_RISCV|regs|rf~2387_combout  & (\CPU_RISCV|regs|rf~2389_combout )) # (!\CPU_RISCV|regs|rf~2387_combout  & ((\CPU_RISCV|regs|rf~2382_combout ))))) # (!\CPU_RISCV|RS1[0]~7_combout  & 
// (((\CPU_RISCV|regs|rf~2387_combout ))))

	.dataa(\CPU_RISCV|RS1[0]~7_combout ),
	.datab(\CPU_RISCV|regs|rf~2389_combout ),
	.datac(\CPU_RISCV|regs|rf~2387_combout ),
	.datad(\CPU_RISCV|regs|rf~2382_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2390_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2390 .lut_mask = 16'hDAD0;
defparam \CPU_RISCV|regs|rf~2390 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y41_N16
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2770 (
// Equation(s):
// \CPU_RISCV|regs|rf~2770_combout  = (\CPU_RISCV|RS1~2_combout  & (((\CPU_RISCV|regs|rf~2400_combout )))) # (!\CPU_RISCV|RS1~2_combout  & ((\imem|RAM~1228_combout  & (\CPU_RISCV|regs|rf~2390_combout )) # (!\imem|RAM~1228_combout  & 
// ((\CPU_RISCV|regs|rf~2400_combout )))))

	.dataa(\CPU_RISCV|RS1~2_combout ),
	.datab(\imem|RAM~1228_combout ),
	.datac(\CPU_RISCV|regs|rf~2390_combout ),
	.datad(\CPU_RISCV|regs|rf~2400_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2770_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2770 .lut_mask = 16'hFB40;
defparam \CPU_RISCV|regs|rf~2770 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y41_N31
dffeas \CPU_RISCV|regs|rf~1001 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~168_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2742_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~1001_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1001 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~1001 .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y42_N5
dffeas \CPU_RISCV|regs|rf~873 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~168_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2788_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~873_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~873 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~873 .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y41_N25
dffeas \CPU_RISCV|regs|rf~617 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~168_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2792_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~617_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~617 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~617 .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y42_N3
dffeas \CPU_RISCV|regs|rf~745 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~168_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2790_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~745_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~745 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~745 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y42_N2
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2348 (
// Equation(s):
// \CPU_RISCV|regs|rf~2348_combout  = (\CPU_RISCV|RS1[2]~4_combout  & (((\CPU_RISCV|regs|rf~745_q ) # (\CPU_RISCV|RS1[3]~5_combout )))) # (!\CPU_RISCV|RS1[2]~4_combout  & (\CPU_RISCV|regs|rf~617_q  & ((!\CPU_RISCV|RS1[3]~5_combout ))))

	.dataa(\CPU_RISCV|RS1[2]~4_combout ),
	.datab(\CPU_RISCV|regs|rf~617_q ),
	.datac(\CPU_RISCV|regs|rf~745_q ),
	.datad(\CPU_RISCV|RS1[3]~5_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2348_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2348 .lut_mask = 16'hAAE4;
defparam \CPU_RISCV|regs|rf~2348 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y42_N4
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2349 (
// Equation(s):
// \CPU_RISCV|regs|rf~2349_combout  = (\CPU_RISCV|RS1[3]~5_combout  & ((\CPU_RISCV|regs|rf~2348_combout  & (\CPU_RISCV|regs|rf~1001_q )) # (!\CPU_RISCV|regs|rf~2348_combout  & ((\CPU_RISCV|regs|rf~873_q ))))) # (!\CPU_RISCV|RS1[3]~5_combout  & 
// (((\CPU_RISCV|regs|rf~2348_combout ))))

	.dataa(\CPU_RISCV|regs|rf~1001_q ),
	.datab(\CPU_RISCV|RS1[3]~5_combout ),
	.datac(\CPU_RISCV|regs|rf~873_q ),
	.datad(\CPU_RISCV|regs|rf~2348_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2349_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2349 .lut_mask = 16'hBBC0;
defparam \CPU_RISCV|regs|rf~2349 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y39_N1
dffeas \CPU_RISCV|regs|rf~809 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~168_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2777_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~809_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~809 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~809 .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y39_N23
dffeas \CPU_RISCV|regs|rf~937 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~168_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2782_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~937_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~937 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~937 .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y39_N7
dffeas \CPU_RISCV|regs|rf~681 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~168_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2778_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~681_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~681 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~681 .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y39_N29
dffeas \CPU_RISCV|regs|rf~553 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~168_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2780_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~553_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~553 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~553 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y39_N28
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2343 (
// Equation(s):
// \CPU_RISCV|regs|rf~2343_combout  = (\CPU_RISCV|RS1[3]~5_combout  & (((\CPU_RISCV|RS1[2]~4_combout )))) # (!\CPU_RISCV|RS1[3]~5_combout  & ((\CPU_RISCV|RS1[2]~4_combout  & (\CPU_RISCV|regs|rf~681_q )) # (!\CPU_RISCV|RS1[2]~4_combout  & 
// ((\CPU_RISCV|regs|rf~553_q )))))

	.dataa(\CPU_RISCV|regs|rf~681_q ),
	.datab(\CPU_RISCV|RS1[3]~5_combout ),
	.datac(\CPU_RISCV|regs|rf~553_q ),
	.datad(\CPU_RISCV|RS1[2]~4_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2343_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2343 .lut_mask = 16'hEE30;
defparam \CPU_RISCV|regs|rf~2343 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y39_N22
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2344 (
// Equation(s):
// \CPU_RISCV|regs|rf~2344_combout  = (\CPU_RISCV|RS1[3]~5_combout  & ((\CPU_RISCV|regs|rf~2343_combout  & ((\CPU_RISCV|regs|rf~937_q ))) # (!\CPU_RISCV|regs|rf~2343_combout  & (\CPU_RISCV|regs|rf~809_q )))) # (!\CPU_RISCV|RS1[3]~5_combout  & 
// (((\CPU_RISCV|regs|rf~2343_combout ))))

	.dataa(\CPU_RISCV|regs|rf~809_q ),
	.datab(\CPU_RISCV|RS1[3]~5_combout ),
	.datac(\CPU_RISCV|regs|rf~937_q ),
	.datad(\CPU_RISCV|regs|rf~2343_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2344_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2344 .lut_mask = 16'hF388;
defparam \CPU_RISCV|regs|rf~2344 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y36_N21
dffeas \CPU_RISCV|regs|rf~649 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~168_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2783_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~649_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~649 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~649 .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y33_N3
dffeas \CPU_RISCV|regs|rf~905 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~168_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2787_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~905_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~905 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~905 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N10
cycloneive_lcell_comb \CPU_RISCV|regs|rf~777feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~777feeder_combout  = \CPU_RISCV|comb~168_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_RISCV|comb~168_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~777feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~777feeder .lut_mask = 16'hF0F0;
defparam \CPU_RISCV|regs|rf~777feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y36_N11
dffeas \CPU_RISCV|regs|rf~777 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~777feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~2785_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~777_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~777 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~777 .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y33_N25
dffeas \CPU_RISCV|regs|rf~521 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~168_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2786_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~521_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~521 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~521 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y33_N24
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2345 (
// Equation(s):
// \CPU_RISCV|regs|rf~2345_combout  = (\CPU_RISCV|RS1[2]~4_combout  & (((\CPU_RISCV|RS1[3]~5_combout )))) # (!\CPU_RISCV|RS1[2]~4_combout  & ((\CPU_RISCV|RS1[3]~5_combout  & (\CPU_RISCV|regs|rf~777_q )) # (!\CPU_RISCV|RS1[3]~5_combout  & 
// ((\CPU_RISCV|regs|rf~521_q )))))

	.dataa(\CPU_RISCV|regs|rf~777_q ),
	.datab(\CPU_RISCV|RS1[2]~4_combout ),
	.datac(\CPU_RISCV|regs|rf~521_q ),
	.datad(\CPU_RISCV|RS1[3]~5_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2345_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2345 .lut_mask = 16'hEE30;
defparam \CPU_RISCV|regs|rf~2345 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y33_N2
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2346 (
// Equation(s):
// \CPU_RISCV|regs|rf~2346_combout  = (\CPU_RISCV|RS1[2]~4_combout  & ((\CPU_RISCV|regs|rf~2345_combout  & ((\CPU_RISCV|regs|rf~905_q ))) # (!\CPU_RISCV|regs|rf~2345_combout  & (\CPU_RISCV|regs|rf~649_q )))) # (!\CPU_RISCV|RS1[2]~4_combout  & 
// (((\CPU_RISCV|regs|rf~2345_combout ))))

	.dataa(\CPU_RISCV|RS1[2]~4_combout ),
	.datab(\CPU_RISCV|regs|rf~649_q ),
	.datac(\CPU_RISCV|regs|rf~905_q ),
	.datad(\CPU_RISCV|regs|rf~2345_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2346_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2346 .lut_mask = 16'hF588;
defparam \CPU_RISCV|regs|rf~2346 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y38_N8
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2347 (
// Equation(s):
// \CPU_RISCV|regs|rf~2347_combout  = (\CPU_RISCV|RS1[1]~6_combout  & (((\CPU_RISCV|RS1[0]~7_combout )))) # (!\CPU_RISCV|RS1[1]~6_combout  & ((\CPU_RISCV|RS1[0]~7_combout  & (\CPU_RISCV|regs|rf~2344_combout )) # (!\CPU_RISCV|RS1[0]~7_combout  & 
// ((\CPU_RISCV|regs|rf~2346_combout )))))

	.dataa(\CPU_RISCV|regs|rf~2344_combout ),
	.datab(\CPU_RISCV|RS1[1]~6_combout ),
	.datac(\CPU_RISCV|RS1[0]~7_combout ),
	.datad(\CPU_RISCV|regs|rf~2346_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2347_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2347 .lut_mask = 16'hE3E0;
defparam \CPU_RISCV|regs|rf~2347 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y40_N19
dffeas \CPU_RISCV|regs|rf~969 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~168_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2735_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~969_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~969 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~969 .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y41_N29
dffeas \CPU_RISCV|regs|rf~713 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~168_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2774_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~713_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~713 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~713 .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y40_N25
dffeas \CPU_RISCV|regs|rf~585 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~168_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2776_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~585_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~585 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~585 .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y41_N11
dffeas \CPU_RISCV|regs|rf~841 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~168_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2775_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~841_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~841 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~841 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y41_N10
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2341 (
// Equation(s):
// \CPU_RISCV|regs|rf~2341_combout  = (\CPU_RISCV|RS1[2]~4_combout  & (((\CPU_RISCV|RS1[3]~5_combout )))) # (!\CPU_RISCV|RS1[2]~4_combout  & ((\CPU_RISCV|RS1[3]~5_combout  & ((\CPU_RISCV|regs|rf~841_q ))) # (!\CPU_RISCV|RS1[3]~5_combout  & 
// (\CPU_RISCV|regs|rf~585_q ))))

	.dataa(\CPU_RISCV|regs|rf~585_q ),
	.datab(\CPU_RISCV|RS1[2]~4_combout ),
	.datac(\CPU_RISCV|regs|rf~841_q ),
	.datad(\CPU_RISCV|RS1[3]~5_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2341_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2341 .lut_mask = 16'hFC22;
defparam \CPU_RISCV|regs|rf~2341 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y41_N28
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2342 (
// Equation(s):
// \CPU_RISCV|regs|rf~2342_combout  = (\CPU_RISCV|RS1[2]~4_combout  & ((\CPU_RISCV|regs|rf~2341_combout  & (\CPU_RISCV|regs|rf~969_q )) # (!\CPU_RISCV|regs|rf~2341_combout  & ((\CPU_RISCV|regs|rf~713_q ))))) # (!\CPU_RISCV|RS1[2]~4_combout  & 
// (((\CPU_RISCV|regs|rf~2341_combout ))))

	.dataa(\CPU_RISCV|regs|rf~969_q ),
	.datab(\CPU_RISCV|RS1[2]~4_combout ),
	.datac(\CPU_RISCV|regs|rf~713_q ),
	.datad(\CPU_RISCV|regs|rf~2341_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2342_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2342 .lut_mask = 16'hBBC0;
defparam \CPU_RISCV|regs|rf~2342 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y38_N6
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2350 (
// Equation(s):
// \CPU_RISCV|regs|rf~2350_combout  = (\CPU_RISCV|RS1[1]~6_combout  & ((\CPU_RISCV|regs|rf~2347_combout  & (\CPU_RISCV|regs|rf~2349_combout )) # (!\CPU_RISCV|regs|rf~2347_combout  & ((\CPU_RISCV|regs|rf~2342_combout ))))) # (!\CPU_RISCV|RS1[1]~6_combout  & 
// (((\CPU_RISCV|regs|rf~2347_combout ))))

	.dataa(\CPU_RISCV|regs|rf~2349_combout ),
	.datab(\CPU_RISCV|RS1[1]~6_combout ),
	.datac(\CPU_RISCV|regs|rf~2347_combout ),
	.datad(\CPU_RISCV|regs|rf~2342_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2350_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2350 .lut_mask = 16'hBCB0;
defparam \CPU_RISCV|regs|rf~2350 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y38_N2
cycloneive_lcell_comb \CPU_RISCV|regs|rd1[9]~22 (
// Equation(s):
// \CPU_RISCV|regs|rd1[9]~22_combout  = (!\CPU_RISCV|regs|Equal0~1_combout  & ((\CPU_RISCV|RS1[4]~8_combout  & ((\CPU_RISCV|regs|rf~2350_combout ))) # (!\CPU_RISCV|RS1[4]~8_combout  & (\CPU_RISCV|regs|rf~2360_combout ))))

	.dataa(\CPU_RISCV|regs|Equal0~1_combout ),
	.datab(\CPU_RISCV|RS1[4]~8_combout ),
	.datac(\CPU_RISCV|regs|rf~2360_combout ),
	.datad(\CPU_RISCV|regs|rf~2350_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rd1[9]~22_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rd1[9]~22 .lut_mask = 16'h5410;
defparam \CPU_RISCV|regs|rd1[9]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y38_N13
dffeas \CPU_RISCV|regs|rf~489 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|comb~168_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~2752_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~489_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~489 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~489 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y36_N22
cycloneive_lcell_comb \CPU_RISCV|regs|rf~457feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~457feeder_combout  = \CPU_RISCV|comb~168_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_RISCV|comb~168_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~457feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~457feeder .lut_mask = 16'hF0F0;
defparam \CPU_RISCV|regs|rf~457feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y36_N23
dffeas \CPU_RISCV|regs|rf~457 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~457feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~2750_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~457_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~457 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~457 .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y36_N5
dffeas \CPU_RISCV|regs|rf~393 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~168_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2751_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~393_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~393 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~393 .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y38_N27
dffeas \CPU_RISCV|regs|rf~425 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~168_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2749_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~425_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~425 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~425 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y38_N26
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2378 (
// Equation(s):
// \CPU_RISCV|regs|rf~2378_combout  = (\CPU_RISCV|RS2[0]~9_combout  & (((\CPU_RISCV|regs|rf~425_q ) # (\CPU_RISCV|RS2[1]~7_combout )))) # (!\CPU_RISCV|RS2[0]~9_combout  & (\CPU_RISCV|regs|rf~393_q  & ((!\CPU_RISCV|RS2[1]~7_combout ))))

	.dataa(\CPU_RISCV|RS2[0]~9_combout ),
	.datab(\CPU_RISCV|regs|rf~393_q ),
	.datac(\CPU_RISCV|regs|rf~425_q ),
	.datad(\CPU_RISCV|RS2[1]~7_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2378_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2378 .lut_mask = 16'hAAE4;
defparam \CPU_RISCV|regs|rf~2378 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y38_N0
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2379 (
// Equation(s):
// \CPU_RISCV|regs|rf~2379_combout  = (\CPU_RISCV|regs|rf~2378_combout  & ((\CPU_RISCV|regs|rf~489_q ) # ((!\CPU_RISCV|RS2[1]~7_combout )))) # (!\CPU_RISCV|regs|rf~2378_combout  & (((\CPU_RISCV|regs|rf~457_q  & \CPU_RISCV|RS2[1]~7_combout ))))

	.dataa(\CPU_RISCV|regs|rf~489_q ),
	.datab(\CPU_RISCV|regs|rf~457_q ),
	.datac(\CPU_RISCV|regs|rf~2378_combout ),
	.datad(\CPU_RISCV|RS2[1]~7_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2379_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2379 .lut_mask = 16'hACF0;
defparam \CPU_RISCV|regs|rf~2379 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y40_N23
dffeas \CPU_RISCV|regs|rf~297 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~168_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2744_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~297_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~297 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~297 .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y40_N31
dffeas \CPU_RISCV|regs|rf~361 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~168_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2789_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~361_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~361 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~361 .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y40_N13
dffeas \CPU_RISCV|regs|rf~329 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~168_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2743_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~329_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~329 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~329 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y40_N20
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2373 (
// Equation(s):
// \CPU_RISCV|regs|rf~2373_combout  = (\CPU_RISCV|RS2[0]~9_combout  & (((\CPU_RISCV|RS2[1]~7_combout )))) # (!\CPU_RISCV|RS2[0]~9_combout  & ((\CPU_RISCV|RS2[1]~7_combout  & (\CPU_RISCV|regs|rf~329_q )) # (!\CPU_RISCV|RS2[1]~7_combout  & 
// ((\CPU_RISCV|regs|rf~265_q )))))

	.dataa(\CPU_RISCV|regs|rf~329_q ),
	.datab(\CPU_RISCV|RS2[0]~9_combout ),
	.datac(\CPU_RISCV|regs|rf~265_q ),
	.datad(\CPU_RISCV|RS2[1]~7_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2373_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2373 .lut_mask = 16'hEE30;
defparam \CPU_RISCV|regs|rf~2373 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y40_N30
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2374 (
// Equation(s):
// \CPU_RISCV|regs|rf~2374_combout  = (\CPU_RISCV|RS2[0]~9_combout  & ((\CPU_RISCV|regs|rf~2373_combout  & ((\CPU_RISCV|regs|rf~361_q ))) # (!\CPU_RISCV|regs|rf~2373_combout  & (\CPU_RISCV|regs|rf~297_q )))) # (!\CPU_RISCV|RS2[0]~9_combout  & 
// (((\CPU_RISCV|regs|rf~2373_combout ))))

	.dataa(\CPU_RISCV|RS2[0]~9_combout ),
	.datab(\CPU_RISCV|regs|rf~297_q ),
	.datac(\CPU_RISCV|regs|rf~361_q ),
	.datad(\CPU_RISCV|regs|rf~2373_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2374_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2374 .lut_mask = 16'hF588;
defparam \CPU_RISCV|regs|rf~2374 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y36_N11
dffeas \CPU_RISCV|regs|rf~105 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~168_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2793_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~105_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~105 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~105 .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y32_N9
dffeas \CPU_RISCV|regs|rf~41 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~168_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2781_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~41_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~41 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~41 .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y36_N9
dffeas \CPU_RISCV|regs|rf~9 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~168_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2748_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~9_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~9 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~9 .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y32_N7
dffeas \CPU_RISCV|regs|rf~73 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~168_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2747_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~73_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~73 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~73 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N6
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2375 (
// Equation(s):
// \CPU_RISCV|regs|rf~2375_combout  = (\CPU_RISCV|RS2[0]~9_combout  & (((\CPU_RISCV|RS2[1]~7_combout )))) # (!\CPU_RISCV|RS2[0]~9_combout  & ((\CPU_RISCV|RS2[1]~7_combout  & ((\CPU_RISCV|regs|rf~73_q ))) # (!\CPU_RISCV|RS2[1]~7_combout  & 
// (\CPU_RISCV|regs|rf~9_q ))))

	.dataa(\CPU_RISCV|regs|rf~9_q ),
	.datab(\CPU_RISCV|RS2[0]~9_combout ),
	.datac(\CPU_RISCV|regs|rf~73_q ),
	.datad(\CPU_RISCV|RS2[1]~7_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2375_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2375 .lut_mask = 16'hFC22;
defparam \CPU_RISCV|regs|rf~2375 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N8
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2376 (
// Equation(s):
// \CPU_RISCV|regs|rf~2376_combout  = (\CPU_RISCV|RS2[0]~9_combout  & ((\CPU_RISCV|regs|rf~2375_combout  & (\CPU_RISCV|regs|rf~105_q )) # (!\CPU_RISCV|regs|rf~2375_combout  & ((\CPU_RISCV|regs|rf~41_q ))))) # (!\CPU_RISCV|RS2[0]~9_combout  & 
// (((\CPU_RISCV|regs|rf~2375_combout ))))

	.dataa(\CPU_RISCV|regs|rf~105_q ),
	.datab(\CPU_RISCV|RS2[0]~9_combout ),
	.datac(\CPU_RISCV|regs|rf~41_q ),
	.datad(\CPU_RISCV|regs|rf~2375_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2376_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2376 .lut_mask = 16'hBBC0;
defparam \CPU_RISCV|regs|rf~2376 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y39_N2
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2377 (
// Equation(s):
// \CPU_RISCV|regs|rf~2377_combout  = (\CPU_RISCV|RS2[3]~5_combout  & ((\CPU_RISCV|regs|rf~2374_combout ) # ((\CPU_RISCV|RS2[2]~3_combout )))) # (!\CPU_RISCV|RS2[3]~5_combout  & (((\CPU_RISCV|regs|rf~2376_combout  & !\CPU_RISCV|RS2[2]~3_combout ))))

	.dataa(\CPU_RISCV|regs|rf~2374_combout ),
	.datab(\CPU_RISCV|RS2[3]~5_combout ),
	.datac(\CPU_RISCV|regs|rf~2376_combout ),
	.datad(\CPU_RISCV|RS2[2]~3_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2377_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2377 .lut_mask = 16'hCCB8;
defparam \CPU_RISCV|regs|rf~2377 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y30_N3
dffeas \CPU_RISCV|regs|rf~233 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~168_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2791_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~233_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~233 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~233 .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y30_N21
dffeas \CPU_RISCV|regs|rf~137 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~168_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2784_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~137_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~137 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~137 .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y30_N9
dffeas \CPU_RISCV|regs|rf~169 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~168_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2779_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~169_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~169 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~169 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y30_N8
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2371 (
// Equation(s):
// \CPU_RISCV|regs|rf~2371_combout  = (\CPU_RISCV|RS2[0]~9_combout  & (((\CPU_RISCV|regs|rf~169_q ) # (\CPU_RISCV|RS2[1]~7_combout )))) # (!\CPU_RISCV|RS2[0]~9_combout  & (\CPU_RISCV|regs|rf~137_q  & ((!\CPU_RISCV|RS2[1]~7_combout ))))

	.dataa(\CPU_RISCV|regs|rf~137_q ),
	.datab(\CPU_RISCV|RS2[0]~9_combout ),
	.datac(\CPU_RISCV|regs|rf~169_q ),
	.datad(\CPU_RISCV|RS2[1]~7_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2371_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2371 .lut_mask = 16'hCCE2;
defparam \CPU_RISCV|regs|rf~2371 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y30_N19
dffeas \CPU_RISCV|regs|rf~201 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~168_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2746_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~201_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~201 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~201 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y30_N18
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2372 (
// Equation(s):
// \CPU_RISCV|regs|rf~2372_combout  = (\CPU_RISCV|regs|rf~2371_combout  & ((\CPU_RISCV|regs|rf~233_q ) # ((!\CPU_RISCV|RS2[1]~7_combout )))) # (!\CPU_RISCV|regs|rf~2371_combout  & (((\CPU_RISCV|regs|rf~201_q  & \CPU_RISCV|RS2[1]~7_combout ))))

	.dataa(\CPU_RISCV|regs|rf~233_q ),
	.datab(\CPU_RISCV|regs|rf~2371_combout ),
	.datac(\CPU_RISCV|regs|rf~201_q ),
	.datad(\CPU_RISCV|RS2[1]~7_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2372_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2372 .lut_mask = 16'hB8CC;
defparam \CPU_RISCV|regs|rf~2372 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y39_N12
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2380 (
// Equation(s):
// \CPU_RISCV|regs|rf~2380_combout  = (\CPU_RISCV|regs|rf~2377_combout  & ((\CPU_RISCV|regs|rf~2379_combout ) # ((!\CPU_RISCV|RS2[2]~3_combout )))) # (!\CPU_RISCV|regs|rf~2377_combout  & (((\CPU_RISCV|regs|rf~2372_combout  & \CPU_RISCV|RS2[2]~3_combout ))))

	.dataa(\CPU_RISCV|regs|rf~2379_combout ),
	.datab(\CPU_RISCV|regs|rf~2377_combout ),
	.datac(\CPU_RISCV|regs|rf~2372_combout ),
	.datad(\CPU_RISCV|RS2[2]~3_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2380_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2380 .lut_mask = 16'hB8CC;
defparam \CPU_RISCV|regs|rf~2380 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y39_N0
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2361 (
// Equation(s):
// \CPU_RISCV|regs|rf~2361_combout  = (\CPU_RISCV|RS2[2]~3_combout  & (((\CPU_RISCV|RS2[3]~5_combout )))) # (!\CPU_RISCV|RS2[2]~3_combout  & ((\CPU_RISCV|RS2[3]~5_combout  & ((\CPU_RISCV|regs|rf~809_q ))) # (!\CPU_RISCV|RS2[3]~5_combout  & 
// (\CPU_RISCV|regs|rf~553_q ))))

	.dataa(\CPU_RISCV|RS2[2]~3_combout ),
	.datab(\CPU_RISCV|regs|rf~553_q ),
	.datac(\CPU_RISCV|regs|rf~809_q ),
	.datad(\CPU_RISCV|RS2[3]~5_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2361_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2361 .lut_mask = 16'hFA44;
defparam \CPU_RISCV|regs|rf~2361 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y39_N6
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2362 (
// Equation(s):
// \CPU_RISCV|regs|rf~2362_combout  = (\CPU_RISCV|RS2[2]~3_combout  & ((\CPU_RISCV|regs|rf~2361_combout  & (\CPU_RISCV|regs|rf~937_q )) # (!\CPU_RISCV|regs|rf~2361_combout  & ((\CPU_RISCV|regs|rf~681_q ))))) # (!\CPU_RISCV|RS2[2]~3_combout  & 
// (((\CPU_RISCV|regs|rf~2361_combout ))))

	.dataa(\CPU_RISCV|RS2[2]~3_combout ),
	.datab(\CPU_RISCV|regs|rf~937_q ),
	.datac(\CPU_RISCV|regs|rf~681_q ),
	.datad(\CPU_RISCV|regs|rf~2361_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2362_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2362 .lut_mask = 16'hDDA0;
defparam \CPU_RISCV|regs|rf~2362 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y40_N24
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2363 (
// Equation(s):
// \CPU_RISCV|regs|rf~2363_combout  = (\CPU_RISCV|RS2[2]~3_combout  & ((\CPU_RISCV|regs|rf~713_q ) # ((\CPU_RISCV|RS2[3]~5_combout )))) # (!\CPU_RISCV|RS2[2]~3_combout  & (((\CPU_RISCV|regs|rf~585_q  & !\CPU_RISCV|RS2[3]~5_combout ))))

	.dataa(\CPU_RISCV|regs|rf~713_q ),
	.datab(\CPU_RISCV|RS2[2]~3_combout ),
	.datac(\CPU_RISCV|regs|rf~585_q ),
	.datad(\CPU_RISCV|RS2[3]~5_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2363_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2363 .lut_mask = 16'hCCB8;
defparam \CPU_RISCV|regs|rf~2363 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y40_N18
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2364 (
// Equation(s):
// \CPU_RISCV|regs|rf~2364_combout  = (\CPU_RISCV|regs|rf~2363_combout  & (((\CPU_RISCV|regs|rf~969_q ) # (!\CPU_RISCV|RS2[3]~5_combout )))) # (!\CPU_RISCV|regs|rf~2363_combout  & (\CPU_RISCV|regs|rf~841_q  & ((\CPU_RISCV|RS2[3]~5_combout ))))

	.dataa(\CPU_RISCV|regs|rf~841_q ),
	.datab(\CPU_RISCV|regs|rf~2363_combout ),
	.datac(\CPU_RISCV|regs|rf~969_q ),
	.datad(\CPU_RISCV|RS2[3]~5_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2364_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2364 .lut_mask = 16'hE2CC;
defparam \CPU_RISCV|regs|rf~2364 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N20
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2365 (
// Equation(s):
// \CPU_RISCV|regs|rf~2365_combout  = (\CPU_RISCV|RS2[2]~3_combout  & (((\CPU_RISCV|regs|rf~649_q ) # (\CPU_RISCV|RS2[3]~5_combout )))) # (!\CPU_RISCV|RS2[2]~3_combout  & (\CPU_RISCV|regs|rf~521_q  & ((!\CPU_RISCV|RS2[3]~5_combout ))))

	.dataa(\CPU_RISCV|RS2[2]~3_combout ),
	.datab(\CPU_RISCV|regs|rf~521_q ),
	.datac(\CPU_RISCV|regs|rf~649_q ),
	.datad(\CPU_RISCV|RS2[3]~5_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2365_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2365 .lut_mask = 16'hAAE4;
defparam \CPU_RISCV|regs|rf~2365 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N28
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2366 (
// Equation(s):
// \CPU_RISCV|regs|rf~2366_combout  = (\CPU_RISCV|regs|rf~2365_combout  & (((\CPU_RISCV|regs|rf~905_q ) # (!\CPU_RISCV|RS2[3]~5_combout )))) # (!\CPU_RISCV|regs|rf~2365_combout  & (\CPU_RISCV|regs|rf~777_q  & ((\CPU_RISCV|RS2[3]~5_combout ))))

	.dataa(\CPU_RISCV|regs|rf~777_q ),
	.datab(\CPU_RISCV|regs|rf~2365_combout ),
	.datac(\CPU_RISCV|regs|rf~905_q ),
	.datad(\CPU_RISCV|RS2[3]~5_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2366_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2366 .lut_mask = 16'hE2CC;
defparam \CPU_RISCV|regs|rf~2366 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y40_N4
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2367 (
// Equation(s):
// \CPU_RISCV|regs|rf~2367_combout  = (\CPU_RISCV|RS2[0]~9_combout  & (((\CPU_RISCV|RS2[1]~7_combout )))) # (!\CPU_RISCV|RS2[0]~9_combout  & ((\CPU_RISCV|RS2[1]~7_combout  & (\CPU_RISCV|regs|rf~2364_combout )) # (!\CPU_RISCV|RS2[1]~7_combout  & 
// ((\CPU_RISCV|regs|rf~2366_combout )))))

	.dataa(\CPU_RISCV|RS2[0]~9_combout ),
	.datab(\CPU_RISCV|regs|rf~2364_combout ),
	.datac(\CPU_RISCV|RS2[1]~7_combout ),
	.datad(\CPU_RISCV|regs|rf~2366_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2367_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2367 .lut_mask = 16'hE5E0;
defparam \CPU_RISCV|regs|rf~2367 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y41_N24
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2368 (
// Equation(s):
// \CPU_RISCV|regs|rf~2368_combout  = (\CPU_RISCV|RS2[2]~3_combout  & (((\CPU_RISCV|RS2[3]~5_combout )))) # (!\CPU_RISCV|RS2[2]~3_combout  & ((\CPU_RISCV|RS2[3]~5_combout  & (\CPU_RISCV|regs|rf~873_q )) # (!\CPU_RISCV|RS2[3]~5_combout  & 
// ((\CPU_RISCV|regs|rf~617_q )))))

	.dataa(\CPU_RISCV|regs|rf~873_q ),
	.datab(\CPU_RISCV|RS2[2]~3_combout ),
	.datac(\CPU_RISCV|regs|rf~617_q ),
	.datad(\CPU_RISCV|RS2[3]~5_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2368_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2368 .lut_mask = 16'hEE30;
defparam \CPU_RISCV|regs|rf~2368 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y41_N30
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2369 (
// Equation(s):
// \CPU_RISCV|regs|rf~2369_combout  = (\CPU_RISCV|RS2[2]~3_combout  & ((\CPU_RISCV|regs|rf~2368_combout  & ((\CPU_RISCV|regs|rf~1001_q ))) # (!\CPU_RISCV|regs|rf~2368_combout  & (\CPU_RISCV|regs|rf~745_q )))) # (!\CPU_RISCV|RS2[2]~3_combout  & 
// (((\CPU_RISCV|regs|rf~2368_combout ))))

	.dataa(\CPU_RISCV|regs|rf~745_q ),
	.datab(\CPU_RISCV|RS2[2]~3_combout ),
	.datac(\CPU_RISCV|regs|rf~1001_q ),
	.datad(\CPU_RISCV|regs|rf~2368_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2369_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2369 .lut_mask = 16'hF388;
defparam \CPU_RISCV|regs|rf~2369 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y40_N6
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2370 (
// Equation(s):
// \CPU_RISCV|regs|rf~2370_combout  = (\CPU_RISCV|RS2[0]~9_combout  & ((\CPU_RISCV|regs|rf~2367_combout  & ((\CPU_RISCV|regs|rf~2369_combout ))) # (!\CPU_RISCV|regs|rf~2367_combout  & (\CPU_RISCV|regs|rf~2362_combout )))) # (!\CPU_RISCV|RS2[0]~9_combout  & 
// (((\CPU_RISCV|regs|rf~2367_combout ))))

	.dataa(\CPU_RISCV|RS2[0]~9_combout ),
	.datab(\CPU_RISCV|regs|rf~2362_combout ),
	.datac(\CPU_RISCV|regs|rf~2367_combout ),
	.datad(\CPU_RISCV|regs|rf~2369_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2370_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2370 .lut_mask = 16'hF858;
defparam \CPU_RISCV|regs|rf~2370 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y39_N6
cycloneive_lcell_comb \CPU_RISCV|regs|rd2[9]~23 (
// Equation(s):
// \CPU_RISCV|regs|rd2[9]~23_combout  = (!\CPU_RISCV|regs|Equal1~1_combout  & ((\CPU_RISCV|RS2[4]~10_combout  & ((\CPU_RISCV|regs|rf~2370_combout ))) # (!\CPU_RISCV|RS2[4]~10_combout  & (\CPU_RISCV|regs|rf~2380_combout ))))

	.dataa(\CPU_RISCV|regs|rf~2380_combout ),
	.datab(\CPU_RISCV|RS2[4]~10_combout ),
	.datac(\CPU_RISCV|regs|rf~2370_combout ),
	.datad(\CPU_RISCV|regs|Equal1~1_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rd2[9]~23_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rd2[9]~23 .lut_mask = 16'h00E2;
defparam \CPU_RISCV|regs|rd2[9]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y35_N18
cycloneive_lcell_comb \CPU_RISCV|Add1~18 (
// Equation(s):
// \CPU_RISCV|Add1~18_combout  = (\CPU_RISCV|regs|rd1[9]~22_combout  & ((\CPU_RISCV|regs|rd2[9]~23_combout  & (\CPU_RISCV|Add1~17  & VCC)) # (!\CPU_RISCV|regs|rd2[9]~23_combout  & (!\CPU_RISCV|Add1~17 )))) # (!\CPU_RISCV|regs|rd1[9]~22_combout  & 
// ((\CPU_RISCV|regs|rd2[9]~23_combout  & (!\CPU_RISCV|Add1~17 )) # (!\CPU_RISCV|regs|rd2[9]~23_combout  & ((\CPU_RISCV|Add1~17 ) # (GND)))))
// \CPU_RISCV|Add1~19  = CARRY((\CPU_RISCV|regs|rd1[9]~22_combout  & (!\CPU_RISCV|regs|rd2[9]~23_combout  & !\CPU_RISCV|Add1~17 )) # (!\CPU_RISCV|regs|rd1[9]~22_combout  & ((!\CPU_RISCV|Add1~17 ) # (!\CPU_RISCV|regs|rd2[9]~23_combout ))))

	.dataa(\CPU_RISCV|regs|rd1[9]~22_combout ),
	.datab(\CPU_RISCV|regs|rd2[9]~23_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU_RISCV|Add1~17 ),
	.combout(\CPU_RISCV|Add1~18_combout ),
	.cout(\CPU_RISCV|Add1~19 ));
// synopsys translate_off
defparam \CPU_RISCV|Add1~18 .lut_mask = 16'h9617;
defparam \CPU_RISCV|Add1~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N18
cycloneive_lcell_comb \CPU_RISCV|Add2~18 (
// Equation(s):
// \CPU_RISCV|Add2~18_combout  = (\CPU_RISCV|imm[9]~11_combout  & ((\CPU_RISCV|regs|rd1[9]~22_combout  & (\CPU_RISCV|Add2~17  & VCC)) # (!\CPU_RISCV|regs|rd1[9]~22_combout  & (!\CPU_RISCV|Add2~17 )))) # (!\CPU_RISCV|imm[9]~11_combout  & 
// ((\CPU_RISCV|regs|rd1[9]~22_combout  & (!\CPU_RISCV|Add2~17 )) # (!\CPU_RISCV|regs|rd1[9]~22_combout  & ((\CPU_RISCV|Add2~17 ) # (GND)))))
// \CPU_RISCV|Add2~19  = CARRY((\CPU_RISCV|imm[9]~11_combout  & (!\CPU_RISCV|regs|rd1[9]~22_combout  & !\CPU_RISCV|Add2~17 )) # (!\CPU_RISCV|imm[9]~11_combout  & ((!\CPU_RISCV|Add2~17 ) # (!\CPU_RISCV|regs|rd1[9]~22_combout ))))

	.dataa(\CPU_RISCV|imm[9]~11_combout ),
	.datab(\CPU_RISCV|regs|rd1[9]~22_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU_RISCV|Add2~17 ),
	.combout(\CPU_RISCV|Add2~18_combout ),
	.cout(\CPU_RISCV|Add2~19 ));
// synopsys translate_off
defparam \CPU_RISCV|Add2~18 .lut_mask = 16'h9617;
defparam \CPU_RISCV|Add2~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y38_N22
cycloneive_lcell_comb \CPU_RISCV|comb~164 (
// Equation(s):
// \CPU_RISCV|comb~164_combout  = (\CPU_RISCV|comb~38_combout  & (\CPU_RISCV|comb~66_combout  & ((\CPU_RISCV|Add2~18_combout )))) # (!\CPU_RISCV|comb~38_combout  & (!\CPU_RISCV|comb~66_combout  & (\CPU_RISCV|Add1~18_combout )))

	.dataa(\CPU_RISCV|comb~38_combout ),
	.datab(\CPU_RISCV|comb~66_combout ),
	.datac(\CPU_RISCV|Add1~18_combout ),
	.datad(\CPU_RISCV|Add2~18_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~164_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~164 .lut_mask = 16'h9810;
defparam \CPU_RISCV|comb~164 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N14
cycloneive_lcell_comb \CPU_RISCV|Equal16~10 (
// Equation(s):
// \CPU_RISCV|Equal16~10_combout  = \CPU_RISCV|regs|rd1[9]~22_combout  $ (\CPU_RISCV|regs|rd2[9]~23_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_RISCV|regs|rd1[9]~22_combout ),
	.datad(\CPU_RISCV|regs|rd2[9]~23_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|Equal16~10_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|Equal16~10 .lut_mask = 16'h0FF0;
defparam \CPU_RISCV|Equal16~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N18
cycloneive_lcell_comb \CPU_RISCV|Add3~18 (
// Equation(s):
// \CPU_RISCV|Add3~18_combout  = (\CPU_RISCV|pc [9] & ((\CPU_RISCV|imm[9]~11_combout  & (\CPU_RISCV|Add3~17  & VCC)) # (!\CPU_RISCV|imm[9]~11_combout  & (!\CPU_RISCV|Add3~17 )))) # (!\CPU_RISCV|pc [9] & ((\CPU_RISCV|imm[9]~11_combout  & (!\CPU_RISCV|Add3~17 
// )) # (!\CPU_RISCV|imm[9]~11_combout  & ((\CPU_RISCV|Add3~17 ) # (GND)))))
// \CPU_RISCV|Add3~19  = CARRY((\CPU_RISCV|pc [9] & (!\CPU_RISCV|imm[9]~11_combout  & !\CPU_RISCV|Add3~17 )) # (!\CPU_RISCV|pc [9] & ((!\CPU_RISCV|Add3~17 ) # (!\CPU_RISCV|imm[9]~11_combout ))))

	.dataa(\CPU_RISCV|pc [9]),
	.datab(\CPU_RISCV|imm[9]~11_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU_RISCV|Add3~17 ),
	.combout(\CPU_RISCV|Add3~18_combout ),
	.cout(\CPU_RISCV|Add3~19 ));
// synopsys translate_off
defparam \CPU_RISCV|Add3~18 .lut_mask = 16'h9617;
defparam \CPU_RISCV|Add3~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y36_N22
cycloneive_lcell_comb \CPU_RISCV|ShiftLeft0~122 (
// Equation(s):
// \CPU_RISCV|ShiftLeft0~122_combout  = (!\CPU_RISCV|regs|Equal0~1_combout  & (((!\CPU_RISCV|imm[2]~19_combout  & !\CPU_RISCV|imm[1]~20_combout )) # (!\CPU_RISCV|imm[3]~18_combout )))

	.dataa(\CPU_RISCV|imm[2]~19_combout ),
	.datab(\CPU_RISCV|imm[1]~20_combout ),
	.datac(\CPU_RISCV|imm[3]~18_combout ),
	.datad(\CPU_RISCV|regs|Equal0~1_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|ShiftLeft0~122_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|ShiftLeft0~122 .lut_mask = 16'h001F;
defparam \CPU_RISCV|ShiftLeft0~122 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y36_N28
cycloneive_lcell_comb \CPU_RISCV|ShiftLeft0~123 (
// Equation(s):
// \CPU_RISCV|ShiftLeft0~123_combout  = (\CPU_RISCV|imm[3]~18_combout  & (\CPU_RISCV|ShiftLeft0~24_combout )) # (!\CPU_RISCV|imm[3]~18_combout  & (((\CPU_RISCV|imm[2]~19_combout  & \CPU_RISCV|ShiftLeft0~65_combout ))))

	.dataa(\CPU_RISCV|imm[3]~18_combout ),
	.datab(\CPU_RISCV|ShiftLeft0~24_combout ),
	.datac(\CPU_RISCV|imm[2]~19_combout ),
	.datad(\CPU_RISCV|ShiftLeft0~65_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|ShiftLeft0~123_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|ShiftLeft0~123 .lut_mask = 16'hD888;
defparam \CPU_RISCV|ShiftLeft0~123 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y36_N2
cycloneive_lcell_comb \CPU_RISCV|ShiftLeft0~124 (
// Equation(s):
// \CPU_RISCV|ShiftLeft0~124_combout  = (\CPU_RISCV|ShiftLeft0~122_combout  & ((\CPU_RISCV|ShiftLeft0~123_combout ) # ((\CPU_RISCV|ShiftLeft0~5_combout  & \CPU_RISCV|ShiftLeft0~69_combout ))))

	.dataa(\CPU_RISCV|ShiftLeft0~122_combout ),
	.datab(\CPU_RISCV|ShiftLeft0~5_combout ),
	.datac(\CPU_RISCV|ShiftLeft0~69_combout ),
	.datad(\CPU_RISCV|ShiftLeft0~123_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|ShiftLeft0~124_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|ShiftLeft0~124 .lut_mask = 16'hAA80;
defparam \CPU_RISCV|ShiftLeft0~124 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y36_N10
cycloneive_lcell_comb \CPU_RISCV|comb~165 (
// Equation(s):
// \CPU_RISCV|comb~165_combout  = (!\CPU_RISCV|imm[4]~17_combout  & \CPU_RISCV|ShiftLeft0~124_combout )

	.dataa(\CPU_RISCV|imm[4]~17_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_RISCV|ShiftLeft0~124_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~165_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~165 .lut_mask = 16'h5500;
defparam \CPU_RISCV|comb~165 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y38_N28
cycloneive_lcell_comb \CPU_RISCV|comb~166 (
// Equation(s):
// \CPU_RISCV|comb~166_combout  = (\CPU_RISCV|comb~50_combout  & ((\CPU_RISCV|comb~27_combout ) # ((\CPU_RISCV|comb~165_combout )))) # (!\CPU_RISCV|comb~50_combout  & (!\CPU_RISCV|comb~27_combout  & (\CPU_RISCV|Add3~18_combout )))

	.dataa(\CPU_RISCV|comb~50_combout ),
	.datab(\CPU_RISCV|comb~27_combout ),
	.datac(\CPU_RISCV|Add3~18_combout ),
	.datad(\CPU_RISCV|comb~165_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~166_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~166 .lut_mask = 16'hBA98;
defparam \CPU_RISCV|comb~166 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y38_N6
cycloneive_lcell_comb \CPU_RISCV|comb~167 (
// Equation(s):
// \CPU_RISCV|comb~167_combout  = (\CPU_RISCV|comb~210_combout  & ((\CPU_RISCV|comb~166_combout  & ((\CPU_RISCV|imm[9]~11_combout ))) # (!\CPU_RISCV|comb~166_combout  & (\CPU_RISCV|Equal16~10_combout )))) # (!\CPU_RISCV|comb~210_combout  & 
// (((\CPU_RISCV|comb~166_combout ))))

	.dataa(\CPU_RISCV|comb~210_combout ),
	.datab(\CPU_RISCV|Equal16~10_combout ),
	.datac(\CPU_RISCV|imm[9]~11_combout ),
	.datad(\CPU_RISCV|comb~166_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~167_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~167 .lut_mask = 16'hF588;
defparam \CPU_RISCV|comb~167 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y38_N12
cycloneive_lcell_comb \CPU_RISCV|comb~168 (
// Equation(s):
// \CPU_RISCV|comb~168_combout  = (\CPU_RISCV|comb~164_combout ) # ((\CPU_RISCV|comb~38_combout  & (!\CPU_RISCV|comb~66_combout  & \CPU_RISCV|comb~167_combout )))

	.dataa(\CPU_RISCV|comb~38_combout ),
	.datab(\CPU_RISCV|comb~66_combout ),
	.datac(\CPU_RISCV|comb~164_combout ),
	.datad(\CPU_RISCV|comb~167_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~168_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~168 .lut_mask = 16'hF2F0;
defparam \CPU_RISCV|comb~168 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y40_N21
dffeas \CPU_RISCV|regs|rf~265 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~168_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2745_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~265_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~265 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~265 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y40_N22
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2351 (
// Equation(s):
// \CPU_RISCV|regs|rf~2351_combout  = (\CPU_RISCV|RS1[0]~7_combout  & (((\CPU_RISCV|regs|rf~297_q ) # (\CPU_RISCV|RS1[1]~6_combout )))) # (!\CPU_RISCV|RS1[0]~7_combout  & (\CPU_RISCV|regs|rf~265_q  & ((!\CPU_RISCV|RS1[1]~6_combout ))))

	.dataa(\CPU_RISCV|regs|rf~265_q ),
	.datab(\CPU_RISCV|RS1[0]~7_combout ),
	.datac(\CPU_RISCV|regs|rf~297_q ),
	.datad(\CPU_RISCV|RS1[1]~6_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2351_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2351 .lut_mask = 16'hCCE2;
defparam \CPU_RISCV|regs|rf~2351 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y40_N12
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2352 (
// Equation(s):
// \CPU_RISCV|regs|rf~2352_combout  = (\CPU_RISCV|regs|rf~2351_combout  & ((\CPU_RISCV|regs|rf~361_q ) # ((!\CPU_RISCV|RS1[1]~6_combout )))) # (!\CPU_RISCV|regs|rf~2351_combout  & (((\CPU_RISCV|regs|rf~329_q  & \CPU_RISCV|RS1[1]~6_combout ))))

	.dataa(\CPU_RISCV|regs|rf~2351_combout ),
	.datab(\CPU_RISCV|regs|rf~361_q ),
	.datac(\CPU_RISCV|regs|rf~329_q ),
	.datad(\CPU_RISCV|RS1[1]~6_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2352_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2352 .lut_mask = 16'hD8AA;
defparam \CPU_RISCV|regs|rf~2352 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y30_N20
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2353 (
// Equation(s):
// \CPU_RISCV|regs|rf~2353_combout  = (\CPU_RISCV|RS1[1]~6_combout  & ((\CPU_RISCV|regs|rf~201_q ) # ((\CPU_RISCV|RS1[0]~7_combout )))) # (!\CPU_RISCV|RS1[1]~6_combout  & (((\CPU_RISCV|regs|rf~137_q  & !\CPU_RISCV|RS1[0]~7_combout ))))

	.dataa(\CPU_RISCV|RS1[1]~6_combout ),
	.datab(\CPU_RISCV|regs|rf~201_q ),
	.datac(\CPU_RISCV|regs|rf~137_q ),
	.datad(\CPU_RISCV|RS1[0]~7_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2353_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2353 .lut_mask = 16'hAAD8;
defparam \CPU_RISCV|regs|rf~2353 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y30_N2
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2354 (
// Equation(s):
// \CPU_RISCV|regs|rf~2354_combout  = (\CPU_RISCV|RS1[0]~7_combout  & ((\CPU_RISCV|regs|rf~2353_combout  & ((\CPU_RISCV|regs|rf~233_q ))) # (!\CPU_RISCV|regs|rf~2353_combout  & (\CPU_RISCV|regs|rf~169_q )))) # (!\CPU_RISCV|RS1[0]~7_combout  & 
// (((\CPU_RISCV|regs|rf~2353_combout ))))

	.dataa(\CPU_RISCV|regs|rf~169_q ),
	.datab(\CPU_RISCV|RS1[0]~7_combout ),
	.datac(\CPU_RISCV|regs|rf~233_q ),
	.datad(\CPU_RISCV|regs|rf~2353_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2354_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2354 .lut_mask = 16'hF388;
defparam \CPU_RISCV|regs|rf~2354 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N8
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2355 (
// Equation(s):
// \CPU_RISCV|regs|rf~2355_combout  = (\CPU_RISCV|RS1[1]~6_combout  & (((\CPU_RISCV|RS1[0]~7_combout )))) # (!\CPU_RISCV|RS1[1]~6_combout  & ((\CPU_RISCV|RS1[0]~7_combout  & (\CPU_RISCV|regs|rf~41_q )) # (!\CPU_RISCV|RS1[0]~7_combout  & 
// ((\CPU_RISCV|regs|rf~9_q )))))

	.dataa(\CPU_RISCV|RS1[1]~6_combout ),
	.datab(\CPU_RISCV|regs|rf~41_q ),
	.datac(\CPU_RISCV|regs|rf~9_q ),
	.datad(\CPU_RISCV|RS1[0]~7_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2355_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2355 .lut_mask = 16'hEE50;
defparam \CPU_RISCV|regs|rf~2355 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N10
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2356 (
// Equation(s):
// \CPU_RISCV|regs|rf~2356_combout  = (\CPU_RISCV|RS1[1]~6_combout  & ((\CPU_RISCV|regs|rf~2355_combout  & (\CPU_RISCV|regs|rf~105_q )) # (!\CPU_RISCV|regs|rf~2355_combout  & ((\CPU_RISCV|regs|rf~73_q ))))) # (!\CPU_RISCV|RS1[1]~6_combout  & 
// (\CPU_RISCV|regs|rf~2355_combout ))

	.dataa(\CPU_RISCV|RS1[1]~6_combout ),
	.datab(\CPU_RISCV|regs|rf~2355_combout ),
	.datac(\CPU_RISCV|regs|rf~105_q ),
	.datad(\CPU_RISCV|regs|rf~73_q ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2356_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2356 .lut_mask = 16'hE6C4;
defparam \CPU_RISCV|regs|rf~2356 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N16
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2357 (
// Equation(s):
// \CPU_RISCV|regs|rf~2357_combout  = (\CPU_RISCV|RS1[2]~4_combout  & ((\CPU_RISCV|regs|rf~2354_combout ) # ((\CPU_RISCV|RS1[3]~5_combout )))) # (!\CPU_RISCV|RS1[2]~4_combout  & (((!\CPU_RISCV|RS1[3]~5_combout  & \CPU_RISCV|regs|rf~2356_combout ))))

	.dataa(\CPU_RISCV|RS1[2]~4_combout ),
	.datab(\CPU_RISCV|regs|rf~2354_combout ),
	.datac(\CPU_RISCV|RS1[3]~5_combout ),
	.datad(\CPU_RISCV|regs|rf~2356_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2357_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2357 .lut_mask = 16'hADA8;
defparam \CPU_RISCV|regs|rf~2357 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y36_N4
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2358 (
// Equation(s):
// \CPU_RISCV|regs|rf~2358_combout  = (\CPU_RISCV|RS1[1]~6_combout  & ((\CPU_RISCV|regs|rf~457_q ) # ((\CPU_RISCV|RS1[0]~7_combout )))) # (!\CPU_RISCV|RS1[1]~6_combout  & (((\CPU_RISCV|regs|rf~393_q  & !\CPU_RISCV|RS1[0]~7_combout ))))

	.dataa(\CPU_RISCV|RS1[1]~6_combout ),
	.datab(\CPU_RISCV|regs|rf~457_q ),
	.datac(\CPU_RISCV|regs|rf~393_q ),
	.datad(\CPU_RISCV|RS1[0]~7_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2358_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2358 .lut_mask = 16'hAAD8;
defparam \CPU_RISCV|regs|rf~2358 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y38_N30
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2359 (
// Equation(s):
// \CPU_RISCV|regs|rf~2359_combout  = (\CPU_RISCV|RS1[0]~7_combout  & ((\CPU_RISCV|regs|rf~2358_combout  & (\CPU_RISCV|regs|rf~489_q )) # (!\CPU_RISCV|regs|rf~2358_combout  & ((\CPU_RISCV|regs|rf~425_q ))))) # (!\CPU_RISCV|RS1[0]~7_combout  & 
// (((\CPU_RISCV|regs|rf~2358_combout ))))

	.dataa(\CPU_RISCV|regs|rf~489_q ),
	.datab(\CPU_RISCV|regs|rf~425_q ),
	.datac(\CPU_RISCV|RS1[0]~7_combout ),
	.datad(\CPU_RISCV|regs|rf~2358_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2359_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2359 .lut_mask = 16'hAFC0;
defparam \CPU_RISCV|regs|rf~2359 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y38_N4
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2360 (
// Equation(s):
// \CPU_RISCV|regs|rf~2360_combout  = (\CPU_RISCV|RS1[3]~5_combout  & ((\CPU_RISCV|regs|rf~2357_combout  & ((\CPU_RISCV|regs|rf~2359_combout ))) # (!\CPU_RISCV|regs|rf~2357_combout  & (\CPU_RISCV|regs|rf~2352_combout )))) # (!\CPU_RISCV|RS1[3]~5_combout  & 
// (((\CPU_RISCV|regs|rf~2357_combout ))))

	.dataa(\CPU_RISCV|RS1[3]~5_combout ),
	.datab(\CPU_RISCV|regs|rf~2352_combout ),
	.datac(\CPU_RISCV|regs|rf~2357_combout ),
	.datad(\CPU_RISCV|regs|rf~2359_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2360_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2360 .lut_mask = 16'hF858;
defparam \CPU_RISCV|regs|rf~2360 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y38_N28
cycloneive_lcell_comb \CPU_RISCV|ShiftLeft0~67 (
// Equation(s):
// \CPU_RISCV|ShiftLeft0~67_combout  = (\CPU_RISCV|ShiftLeft0~4_combout  & ((\CPU_RISCV|RS1[4]~8_combout  & ((\CPU_RISCV|regs|rf~2350_combout ))) # (!\CPU_RISCV|RS1[4]~8_combout  & (\CPU_RISCV|regs|rf~2360_combout ))))

	.dataa(\CPU_RISCV|ShiftLeft0~4_combout ),
	.datab(\CPU_RISCV|RS1[4]~8_combout ),
	.datac(\CPU_RISCV|regs|rf~2360_combout ),
	.datad(\CPU_RISCV|regs|rf~2350_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|ShiftLeft0~67_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|ShiftLeft0~67 .lut_mask = 16'hA820;
defparam \CPU_RISCV|ShiftLeft0~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y37_N2
cycloneive_lcell_comb \CPU_RISCV|ShiftLeft0~68 (
// Equation(s):
// \CPU_RISCV|ShiftLeft0~68_combout  = (\CPU_RISCV|ShiftLeft0~8_combout  & ((\CPU_RISCV|regs|rf~2754_combout ) # ((\CPU_RISCV|ShiftLeft0~9_combout  & \CPU_RISCV|regs|rf~2755_combout )))) # (!\CPU_RISCV|ShiftLeft0~8_combout  & (\CPU_RISCV|ShiftLeft0~9_combout 
//  & ((\CPU_RISCV|regs|rf~2755_combout ))))

	.dataa(\CPU_RISCV|ShiftLeft0~8_combout ),
	.datab(\CPU_RISCV|ShiftLeft0~9_combout ),
	.datac(\CPU_RISCV|regs|rf~2754_combout ),
	.datad(\CPU_RISCV|regs|rf~2755_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|ShiftLeft0~68_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|ShiftLeft0~68 .lut_mask = 16'hECA0;
defparam \CPU_RISCV|ShiftLeft0~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y37_N20
cycloneive_lcell_comb \CPU_RISCV|ShiftLeft0~69 (
// Equation(s):
// \CPU_RISCV|ShiftLeft0~69_combout  = (\CPU_RISCV|ShiftLeft0~67_combout ) # ((\CPU_RISCV|ShiftLeft0~68_combout ) # ((\CPU_RISCV|comb~30_combout  & \CPU_RISCV|regs|rf~2770_combout )))

	.dataa(\CPU_RISCV|comb~30_combout ),
	.datab(\CPU_RISCV|regs|rf~2770_combout ),
	.datac(\CPU_RISCV|ShiftLeft0~67_combout ),
	.datad(\CPU_RISCV|ShiftLeft0~68_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|ShiftLeft0~69_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|ShiftLeft0~69 .lut_mask = 16'hFFF8;
defparam \CPU_RISCV|ShiftLeft0~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N0
cycloneive_lcell_comb \CPU_RISCV|imm[12]~52 (
// Equation(s):
// \CPU_RISCV|imm[12]~52_combout  = (\imem|RAM~595_combout  & ((\CPU_RISCV|imm[12]~44_combout ) # ((\CPU_RISCV|imm[30]~26_combout  & \imem|RAM~169_combout )))) # (!\imem|RAM~595_combout  & (\CPU_RISCV|imm[30]~26_combout  & (\imem|RAM~169_combout )))

	.dataa(\imem|RAM~595_combout ),
	.datab(\CPU_RISCV|imm[30]~26_combout ),
	.datac(\imem|RAM~169_combout ),
	.datad(\CPU_RISCV|imm[12]~44_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|imm[12]~52_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|imm[12]~52 .lut_mask = 16'hEAC0;
defparam \CPU_RISCV|imm[12]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y31_N31
dffeas \CPU_RISCV|regs|rf~972 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~153_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2735_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~972_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~972 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~972 .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y31_N3
dffeas \CPU_RISCV|regs|rf~716 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~153_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2774_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~716_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~716 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~716 .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y31_N25
dffeas \CPU_RISCV|regs|rf~588 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~153_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2776_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~588_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~588 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~588 .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y31_N17
dffeas \CPU_RISCV|regs|rf~844 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~153_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2775_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~844_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~844 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~844 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y31_N16
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2241 (
// Equation(s):
// \CPU_RISCV|regs|rf~2241_combout  = (\CPU_RISCV|RS2[2]~3_combout  & (((\CPU_RISCV|RS2[3]~5_combout )))) # (!\CPU_RISCV|RS2[2]~3_combout  & ((\CPU_RISCV|RS2[3]~5_combout  & ((\CPU_RISCV|regs|rf~844_q ))) # (!\CPU_RISCV|RS2[3]~5_combout  & 
// (\CPU_RISCV|regs|rf~588_q ))))

	.dataa(\CPU_RISCV|regs|rf~588_q ),
	.datab(\CPU_RISCV|RS2[2]~3_combout ),
	.datac(\CPU_RISCV|regs|rf~844_q ),
	.datad(\CPU_RISCV|RS2[3]~5_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2241_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2241 .lut_mask = 16'hFC22;
defparam \CPU_RISCV|regs|rf~2241 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y31_N2
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2242 (
// Equation(s):
// \CPU_RISCV|regs|rf~2242_combout  = (\CPU_RISCV|RS2[2]~3_combout  & ((\CPU_RISCV|regs|rf~2241_combout  & (\CPU_RISCV|regs|rf~972_q )) # (!\CPU_RISCV|regs|rf~2241_combout  & ((\CPU_RISCV|regs|rf~716_q ))))) # (!\CPU_RISCV|RS2[2]~3_combout  & 
// (((\CPU_RISCV|regs|rf~2241_combout ))))

	.dataa(\CPU_RISCV|regs|rf~972_q ),
	.datab(\CPU_RISCV|RS2[2]~3_combout ),
	.datac(\CPU_RISCV|regs|rf~716_q ),
	.datad(\CPU_RISCV|regs|rf~2241_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2242_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2242 .lut_mask = 16'hBBC0;
defparam \CPU_RISCV|regs|rf~2242 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y30_N9
dffeas \CPU_RISCV|regs|rf~908 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~153_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2787_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~908_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~908 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~908 .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y37_N11
dffeas \CPU_RISCV|regs|rf~652 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~153_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2783_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~652_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~652 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~652 .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y30_N15
dffeas \CPU_RISCV|regs|rf~524 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~153_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2786_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~524_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~524 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~524 .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y37_N29
dffeas \CPU_RISCV|regs|rf~780 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~153_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2785_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~780_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~780 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~780 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N28
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2245 (
// Equation(s):
// \CPU_RISCV|regs|rf~2245_combout  = (\CPU_RISCV|RS2[2]~3_combout  & (((\CPU_RISCV|RS2[3]~5_combout )))) # (!\CPU_RISCV|RS2[2]~3_combout  & ((\CPU_RISCV|RS2[3]~5_combout  & ((\CPU_RISCV|regs|rf~780_q ))) # (!\CPU_RISCV|RS2[3]~5_combout  & 
// (\CPU_RISCV|regs|rf~524_q ))))

	.dataa(\CPU_RISCV|regs|rf~524_q ),
	.datab(\CPU_RISCV|RS2[2]~3_combout ),
	.datac(\CPU_RISCV|regs|rf~780_q ),
	.datad(\CPU_RISCV|RS2[3]~5_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2245_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2245 .lut_mask = 16'hFC22;
defparam \CPU_RISCV|regs|rf~2245 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N10
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2246 (
// Equation(s):
// \CPU_RISCV|regs|rf~2246_combout  = (\CPU_RISCV|RS2[2]~3_combout  & ((\CPU_RISCV|regs|rf~2245_combout  & (\CPU_RISCV|regs|rf~908_q )) # (!\CPU_RISCV|regs|rf~2245_combout  & ((\CPU_RISCV|regs|rf~652_q ))))) # (!\CPU_RISCV|RS2[2]~3_combout  & 
// (((\CPU_RISCV|regs|rf~2245_combout ))))

	.dataa(\CPU_RISCV|regs|rf~908_q ),
	.datab(\CPU_RISCV|RS2[2]~3_combout ),
	.datac(\CPU_RISCV|regs|rf~652_q ),
	.datad(\CPU_RISCV|regs|rf~2245_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2246_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2246 .lut_mask = 16'hBBC0;
defparam \CPU_RISCV|regs|rf~2246 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y29_N9
dffeas \CPU_RISCV|regs|rf~940 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~153_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2782_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~940_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~940 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~940 .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y29_N7
dffeas \CPU_RISCV|regs|rf~556 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~153_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2780_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~556_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~556 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~556 .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y39_N17
dffeas \CPU_RISCV|regs|rf~684 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~153_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2778_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~684_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~684 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~684 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y39_N16
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2243 (
// Equation(s):
// \CPU_RISCV|regs|rf~2243_combout  = (\CPU_RISCV|RS2[2]~3_combout  & (((\CPU_RISCV|regs|rf~684_q ) # (\CPU_RISCV|RS2[3]~5_combout )))) # (!\CPU_RISCV|RS2[2]~3_combout  & (\CPU_RISCV|regs|rf~556_q  & ((!\CPU_RISCV|RS2[3]~5_combout ))))

	.dataa(\CPU_RISCV|regs|rf~556_q ),
	.datab(\CPU_RISCV|RS2[2]~3_combout ),
	.datac(\CPU_RISCV|regs|rf~684_q ),
	.datad(\CPU_RISCV|RS2[3]~5_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2243_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2243 .lut_mask = 16'hCCE2;
defparam \CPU_RISCV|regs|rf~2243 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y39_N11
dffeas \CPU_RISCV|regs|rf~812 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~153_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2777_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~812_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~812 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~812 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y39_N10
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2244 (
// Equation(s):
// \CPU_RISCV|regs|rf~2244_combout  = (\CPU_RISCV|regs|rf~2243_combout  & ((\CPU_RISCV|regs|rf~940_q ) # ((!\CPU_RISCV|RS2[3]~5_combout )))) # (!\CPU_RISCV|regs|rf~2243_combout  & (((\CPU_RISCV|regs|rf~812_q  & \CPU_RISCV|RS2[3]~5_combout ))))

	.dataa(\CPU_RISCV|regs|rf~940_q ),
	.datab(\CPU_RISCV|regs|rf~2243_combout ),
	.datac(\CPU_RISCV|regs|rf~812_q ),
	.datad(\CPU_RISCV|RS2[3]~5_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2244_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2244 .lut_mask = 16'hB8CC;
defparam \CPU_RISCV|regs|rf~2244 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N8
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2247 (
// Equation(s):
// \CPU_RISCV|regs|rf~2247_combout  = (\CPU_RISCV|RS2[0]~9_combout  & ((\CPU_RISCV|RS2[1]~7_combout ) # ((\CPU_RISCV|regs|rf~2244_combout )))) # (!\CPU_RISCV|RS2[0]~9_combout  & (!\CPU_RISCV|RS2[1]~7_combout  & (\CPU_RISCV|regs|rf~2246_combout )))

	.dataa(\CPU_RISCV|RS2[0]~9_combout ),
	.datab(\CPU_RISCV|RS2[1]~7_combout ),
	.datac(\CPU_RISCV|regs|rf~2246_combout ),
	.datad(\CPU_RISCV|regs|rf~2244_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2247_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2247 .lut_mask = 16'hBA98;
defparam \CPU_RISCV|regs|rf~2247 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y30_N15
dffeas \CPU_RISCV|regs|rf~1004 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~153_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2742_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~1004_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1004 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~1004 .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y30_N11
dffeas \CPU_RISCV|regs|rf~876 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~153_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2788_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~876_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~876 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~876 .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y30_N25
dffeas \CPU_RISCV|regs|rf~620 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~153_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2792_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~620_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~620 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~620 .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y30_N1
dffeas \CPU_RISCV|regs|rf~748 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~153_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2790_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~748_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~748 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~748 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y30_N0
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2248 (
// Equation(s):
// \CPU_RISCV|regs|rf~2248_combout  = (\CPU_RISCV|RS2[3]~5_combout  & (((\CPU_RISCV|RS2[2]~3_combout )))) # (!\CPU_RISCV|RS2[3]~5_combout  & ((\CPU_RISCV|RS2[2]~3_combout  & ((\CPU_RISCV|regs|rf~748_q ))) # (!\CPU_RISCV|RS2[2]~3_combout  & 
// (\CPU_RISCV|regs|rf~620_q ))))

	.dataa(\CPU_RISCV|RS2[3]~5_combout ),
	.datab(\CPU_RISCV|regs|rf~620_q ),
	.datac(\CPU_RISCV|regs|rf~748_q ),
	.datad(\CPU_RISCV|RS2[2]~3_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2248_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2248 .lut_mask = 16'hFA44;
defparam \CPU_RISCV|regs|rf~2248 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y30_N10
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2249 (
// Equation(s):
// \CPU_RISCV|regs|rf~2249_combout  = (\CPU_RISCV|RS2[3]~5_combout  & ((\CPU_RISCV|regs|rf~2248_combout  & (\CPU_RISCV|regs|rf~1004_q )) # (!\CPU_RISCV|regs|rf~2248_combout  & ((\CPU_RISCV|regs|rf~876_q ))))) # (!\CPU_RISCV|RS2[3]~5_combout  & 
// (((\CPU_RISCV|regs|rf~2248_combout ))))

	.dataa(\CPU_RISCV|RS2[3]~5_combout ),
	.datab(\CPU_RISCV|regs|rf~1004_q ),
	.datac(\CPU_RISCV|regs|rf~876_q ),
	.datad(\CPU_RISCV|regs|rf~2248_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2249_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2249 .lut_mask = 16'hDDA0;
defparam \CPU_RISCV|regs|rf~2249 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N14
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2250 (
// Equation(s):
// \CPU_RISCV|regs|rf~2250_combout  = (\CPU_RISCV|RS2[1]~7_combout  & ((\CPU_RISCV|regs|rf~2247_combout  & ((\CPU_RISCV|regs|rf~2249_combout ))) # (!\CPU_RISCV|regs|rf~2247_combout  & (\CPU_RISCV|regs|rf~2242_combout )))) # (!\CPU_RISCV|RS2[1]~7_combout  & 
// (((\CPU_RISCV|regs|rf~2247_combout ))))

	.dataa(\CPU_RISCV|regs|rf~2242_combout ),
	.datab(\CPU_RISCV|RS2[1]~7_combout ),
	.datac(\CPU_RISCV|regs|rf~2247_combout ),
	.datad(\CPU_RISCV|regs|rf~2249_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2250_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2250 .lut_mask = 16'hF838;
defparam \CPU_RISCV|regs|rf~2250 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y31_N9
dffeas \CPU_RISCV|regs|rf~364 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~153_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2789_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~364_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~364 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~364 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N24
cycloneive_lcell_comb \CPU_RISCV|regs|rf~332feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~332feeder_combout  = \CPU_RISCV|comb~153_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_RISCV|comb~153_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~332feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~332feeder .lut_mask = 16'hFF00;
defparam \CPU_RISCV|regs|rf~332feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y34_N25
dffeas \CPU_RISCV|regs|rf~332 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~332feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~2743_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~332_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~332 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~332 .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y31_N11
dffeas \CPU_RISCV|regs|rf~268 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~153_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2745_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~268_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~268 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~268 .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y34_N15
dffeas \CPU_RISCV|regs|rf~300 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~153_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2744_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~300_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~300 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~300 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N14
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2251 (
// Equation(s):
// \CPU_RISCV|regs|rf~2251_combout  = (\CPU_RISCV|RS2[1]~7_combout  & (((\CPU_RISCV|RS2[0]~9_combout )))) # (!\CPU_RISCV|RS2[1]~7_combout  & ((\CPU_RISCV|RS2[0]~9_combout  & ((\CPU_RISCV|regs|rf~300_q ))) # (!\CPU_RISCV|RS2[0]~9_combout  & 
// (\CPU_RISCV|regs|rf~268_q ))))

	.dataa(\CPU_RISCV|regs|rf~268_q ),
	.datab(\CPU_RISCV|RS2[1]~7_combout ),
	.datac(\CPU_RISCV|regs|rf~300_q ),
	.datad(\CPU_RISCV|RS2[0]~9_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2251_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2251 .lut_mask = 16'hFC22;
defparam \CPU_RISCV|regs|rf~2251 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N6
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2252 (
// Equation(s):
// \CPU_RISCV|regs|rf~2252_combout  = (\CPU_RISCV|regs|rf~2251_combout  & ((\CPU_RISCV|regs|rf~364_q ) # ((!\CPU_RISCV|RS2[1]~7_combout )))) # (!\CPU_RISCV|regs|rf~2251_combout  & (((\CPU_RISCV|regs|rf~332_q  & \CPU_RISCV|RS2[1]~7_combout ))))

	.dataa(\CPU_RISCV|regs|rf~364_q ),
	.datab(\CPU_RISCV|regs|rf~332_q ),
	.datac(\CPU_RISCV|regs|rf~2251_combout ),
	.datad(\CPU_RISCV|RS2[1]~7_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2252_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2252 .lut_mask = 16'hACF0;
defparam \CPU_RISCV|regs|rf~2252 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y38_N17
dffeas \CPU_RISCV|regs|rf~492 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|comb~153_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~2752_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~492_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~492 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~492 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y38_N16
cycloneive_lcell_comb \CPU_RISCV|regs|rf~428feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~428feeder_combout  = \CPU_RISCV|comb~153_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_RISCV|comb~153_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~428feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~428feeder .lut_mask = 16'hFF00;
defparam \CPU_RISCV|regs|rf~428feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y38_N17
dffeas \CPU_RISCV|regs|rf~428 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~428feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~2749_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~428_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~428 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~428 .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y36_N17
dffeas \CPU_RISCV|regs|rf~396 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~153_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2751_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~396_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~396 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~396 .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y36_N31
dffeas \CPU_RISCV|regs|rf~460 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~153_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2750_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~460_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~460 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~460 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y38_N18
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2258 (
// Equation(s):
// \CPU_RISCV|regs|rf~2258_combout  = (\CPU_RISCV|RS2[0]~9_combout  & (((\CPU_RISCV|RS2[1]~7_combout )))) # (!\CPU_RISCV|RS2[0]~9_combout  & ((\CPU_RISCV|RS2[1]~7_combout  & ((\CPU_RISCV|regs|rf~460_q ))) # (!\CPU_RISCV|RS2[1]~7_combout  & 
// (\CPU_RISCV|regs|rf~396_q ))))

	.dataa(\CPU_RISCV|regs|rf~396_q ),
	.datab(\CPU_RISCV|regs|rf~460_q ),
	.datac(\CPU_RISCV|RS2[0]~9_combout ),
	.datad(\CPU_RISCV|RS2[1]~7_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2258_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2258 .lut_mask = 16'hFC0A;
defparam \CPU_RISCV|regs|rf~2258 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y38_N8
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2259 (
// Equation(s):
// \CPU_RISCV|regs|rf~2259_combout  = (\CPU_RISCV|RS2[0]~9_combout  & ((\CPU_RISCV|regs|rf~2258_combout  & (\CPU_RISCV|regs|rf~492_q )) # (!\CPU_RISCV|regs|rf~2258_combout  & ((\CPU_RISCV|regs|rf~428_q ))))) # (!\CPU_RISCV|RS2[0]~9_combout  & 
// (((\CPU_RISCV|regs|rf~2258_combout ))))

	.dataa(\CPU_RISCV|regs|rf~492_q ),
	.datab(\CPU_RISCV|regs|rf~428_q ),
	.datac(\CPU_RISCV|RS2[0]~9_combout ),
	.datad(\CPU_RISCV|regs|rf~2258_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2259_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2259 .lut_mask = 16'hAFC0;
defparam \CPU_RISCV|regs|rf~2259 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y35_N27
dffeas \CPU_RISCV|regs|rf~108 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~153_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2793_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~108_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~108 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~108 .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y35_N17
dffeas \CPU_RISCV|regs|rf~12 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~153_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2748_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~12_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~12 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~12 .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y32_N19
dffeas \CPU_RISCV|regs|rf~44 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~153_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2781_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~44_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~44 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~44 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N18
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2255 (
// Equation(s):
// \CPU_RISCV|regs|rf~2255_combout  = (\CPU_RISCV|RS2[0]~9_combout  & (((\CPU_RISCV|regs|rf~44_q ) # (\CPU_RISCV|RS2[1]~7_combout )))) # (!\CPU_RISCV|RS2[0]~9_combout  & (\CPU_RISCV|regs|rf~12_q  & ((!\CPU_RISCV|RS2[1]~7_combout ))))

	.dataa(\CPU_RISCV|regs|rf~12_q ),
	.datab(\CPU_RISCV|RS2[0]~9_combout ),
	.datac(\CPU_RISCV|regs|rf~44_q ),
	.datad(\CPU_RISCV|RS2[1]~7_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2255_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2255 .lut_mask = 16'hCCE2;
defparam \CPU_RISCV|regs|rf~2255 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y32_N1
dffeas \CPU_RISCV|regs|rf~76 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~153_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2747_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~76_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~76 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~76 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N0
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2256 (
// Equation(s):
// \CPU_RISCV|regs|rf~2256_combout  = (\CPU_RISCV|regs|rf~2255_combout  & ((\CPU_RISCV|regs|rf~108_q ) # ((!\CPU_RISCV|RS2[1]~7_combout )))) # (!\CPU_RISCV|regs|rf~2255_combout  & (((\CPU_RISCV|regs|rf~76_q  & \CPU_RISCV|RS2[1]~7_combout ))))

	.dataa(\CPU_RISCV|regs|rf~108_q ),
	.datab(\CPU_RISCV|regs|rf~2255_combout ),
	.datac(\CPU_RISCV|regs|rf~76_q ),
	.datad(\CPU_RISCV|RS2[1]~7_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2256_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2256 .lut_mask = 16'hB8CC;
defparam \CPU_RISCV|regs|rf~2256 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y29_N19
dffeas \CPU_RISCV|regs|rf~236 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~153_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2791_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~236_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~236 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~236 .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y30_N3
dffeas \CPU_RISCV|regs|rf~172 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~153_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2779_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~172_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~172 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~172 .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y29_N29
dffeas \CPU_RISCV|regs|rf~140 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~153_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2784_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~140_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~140 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~140 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y30_N24
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2253 (
// Equation(s):
// \CPU_RISCV|regs|rf~2253_combout  = (\CPU_RISCV|RS2[0]~9_combout  & (((\CPU_RISCV|RS2[1]~7_combout )))) # (!\CPU_RISCV|RS2[0]~9_combout  & ((\CPU_RISCV|RS2[1]~7_combout  & ((\CPU_RISCV|regs|rf~204_q ))) # (!\CPU_RISCV|RS2[1]~7_combout  & 
// (\CPU_RISCV|regs|rf~140_q ))))

	.dataa(\CPU_RISCV|regs|rf~140_q ),
	.datab(\CPU_RISCV|RS2[0]~9_combout ),
	.datac(\CPU_RISCV|regs|rf~204_q ),
	.datad(\CPU_RISCV|RS2[1]~7_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2253_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2253 .lut_mask = 16'hFC22;
defparam \CPU_RISCV|regs|rf~2253 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y30_N2
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2254 (
// Equation(s):
// \CPU_RISCV|regs|rf~2254_combout  = (\CPU_RISCV|RS2[0]~9_combout  & ((\CPU_RISCV|regs|rf~2253_combout  & (\CPU_RISCV|regs|rf~236_q )) # (!\CPU_RISCV|regs|rf~2253_combout  & ((\CPU_RISCV|regs|rf~172_q ))))) # (!\CPU_RISCV|RS2[0]~9_combout  & 
// (((\CPU_RISCV|regs|rf~2253_combout ))))

	.dataa(\CPU_RISCV|regs|rf~236_q ),
	.datab(\CPU_RISCV|RS2[0]~9_combout ),
	.datac(\CPU_RISCV|regs|rf~172_q ),
	.datad(\CPU_RISCV|regs|rf~2253_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2254_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2254 .lut_mask = 16'hBBC0;
defparam \CPU_RISCV|regs|rf~2254 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N24
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2257 (
// Equation(s):
// \CPU_RISCV|regs|rf~2257_combout  = (\CPU_RISCV|RS2[3]~5_combout  & (\CPU_RISCV|RS2[2]~3_combout )) # (!\CPU_RISCV|RS2[3]~5_combout  & ((\CPU_RISCV|RS2[2]~3_combout  & ((\CPU_RISCV|regs|rf~2254_combout ))) # (!\CPU_RISCV|RS2[2]~3_combout  & 
// (\CPU_RISCV|regs|rf~2256_combout ))))

	.dataa(\CPU_RISCV|RS2[3]~5_combout ),
	.datab(\CPU_RISCV|RS2[2]~3_combout ),
	.datac(\CPU_RISCV|regs|rf~2256_combout ),
	.datad(\CPU_RISCV|regs|rf~2254_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2257_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2257 .lut_mask = 16'hDC98;
defparam \CPU_RISCV|regs|rf~2257 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N18
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2260 (
// Equation(s):
// \CPU_RISCV|regs|rf~2260_combout  = (\CPU_RISCV|RS2[3]~5_combout  & ((\CPU_RISCV|regs|rf~2257_combout  & ((\CPU_RISCV|regs|rf~2259_combout ))) # (!\CPU_RISCV|regs|rf~2257_combout  & (\CPU_RISCV|regs|rf~2252_combout )))) # (!\CPU_RISCV|RS2[3]~5_combout  & 
// (((\CPU_RISCV|regs|rf~2257_combout ))))

	.dataa(\CPU_RISCV|RS2[3]~5_combout ),
	.datab(\CPU_RISCV|regs|rf~2252_combout ),
	.datac(\CPU_RISCV|regs|rf~2259_combout ),
	.datad(\CPU_RISCV|regs|rf~2257_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2260_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2260 .lut_mask = 16'hF588;
defparam \CPU_RISCV|regs|rf~2260 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N0
cycloneive_lcell_comb \CPU_RISCV|regs|rd2[12]~20 (
// Equation(s):
// \CPU_RISCV|regs|rd2[12]~20_combout  = (!\CPU_RISCV|regs|Equal1~1_combout  & ((\CPU_RISCV|RS2[4]~10_combout  & (\CPU_RISCV|regs|rf~2250_combout )) # (!\CPU_RISCV|RS2[4]~10_combout  & ((\CPU_RISCV|regs|rf~2260_combout )))))

	.dataa(\CPU_RISCV|RS2[4]~10_combout ),
	.datab(\CPU_RISCV|regs|Equal1~1_combout ),
	.datac(\CPU_RISCV|regs|rf~2250_combout ),
	.datad(\CPU_RISCV|regs|rf~2260_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rd2[12]~20_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rd2[12]~20 .lut_mask = 16'h3120;
defparam \CPU_RISCV|regs|rd2[12]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y30_N24
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2228 (
// Equation(s):
// \CPU_RISCV|regs|rf~2228_combout  = (\CPU_RISCV|RS1[2]~4_combout  & (((\CPU_RISCV|RS1[3]~5_combout )))) # (!\CPU_RISCV|RS1[2]~4_combout  & ((\CPU_RISCV|RS1[3]~5_combout  & (\CPU_RISCV|regs|rf~876_q )) # (!\CPU_RISCV|RS1[3]~5_combout  & 
// ((\CPU_RISCV|regs|rf~620_q )))))

	.dataa(\CPU_RISCV|regs|rf~876_q ),
	.datab(\CPU_RISCV|RS1[2]~4_combout ),
	.datac(\CPU_RISCV|regs|rf~620_q ),
	.datad(\CPU_RISCV|RS1[3]~5_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2228_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2228 .lut_mask = 16'hEE30;
defparam \CPU_RISCV|regs|rf~2228 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y30_N14
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2229 (
// Equation(s):
// \CPU_RISCV|regs|rf~2229_combout  = (\CPU_RISCV|RS1[2]~4_combout  & ((\CPU_RISCV|regs|rf~2228_combout  & ((\CPU_RISCV|regs|rf~1004_q ))) # (!\CPU_RISCV|regs|rf~2228_combout  & (\CPU_RISCV|regs|rf~748_q )))) # (!\CPU_RISCV|RS1[2]~4_combout  & 
// (((\CPU_RISCV|regs|rf~2228_combout ))))

	.dataa(\CPU_RISCV|regs|rf~748_q ),
	.datab(\CPU_RISCV|RS1[2]~4_combout ),
	.datac(\CPU_RISCV|regs|rf~1004_q ),
	.datad(\CPU_RISCV|regs|rf~2228_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2229_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2229 .lut_mask = 16'hF388;
defparam \CPU_RISCV|regs|rf~2229 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y31_N24
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2223 (
// Equation(s):
// \CPU_RISCV|regs|rf~2223_combout  = (\CPU_RISCV|RS1[3]~5_combout  & (\CPU_RISCV|RS1[2]~4_combout )) # (!\CPU_RISCV|RS1[3]~5_combout  & ((\CPU_RISCV|RS1[2]~4_combout  & ((\CPU_RISCV|regs|rf~716_q ))) # (!\CPU_RISCV|RS1[2]~4_combout  & 
// (\CPU_RISCV|regs|rf~588_q ))))

	.dataa(\CPU_RISCV|RS1[3]~5_combout ),
	.datab(\CPU_RISCV|RS1[2]~4_combout ),
	.datac(\CPU_RISCV|regs|rf~588_q ),
	.datad(\CPU_RISCV|regs|rf~716_q ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2223_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2223 .lut_mask = 16'hDC98;
defparam \CPU_RISCV|regs|rf~2223 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y31_N30
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2224 (
// Equation(s):
// \CPU_RISCV|regs|rf~2224_combout  = (\CPU_RISCV|RS1[3]~5_combout  & ((\CPU_RISCV|regs|rf~2223_combout  & ((\CPU_RISCV|regs|rf~972_q ))) # (!\CPU_RISCV|regs|rf~2223_combout  & (\CPU_RISCV|regs|rf~844_q )))) # (!\CPU_RISCV|RS1[3]~5_combout  & 
// (((\CPU_RISCV|regs|rf~2223_combout ))))

	.dataa(\CPU_RISCV|RS1[3]~5_combout ),
	.datab(\CPU_RISCV|regs|rf~844_q ),
	.datac(\CPU_RISCV|regs|rf~972_q ),
	.datad(\CPU_RISCV|regs|rf~2223_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2224_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2224 .lut_mask = 16'hF588;
defparam \CPU_RISCV|regs|rf~2224 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y30_N14
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2225 (
// Equation(s):
// \CPU_RISCV|regs|rf~2225_combout  = (\CPU_RISCV|RS1[2]~4_combout  & ((\CPU_RISCV|regs|rf~652_q ) # ((\CPU_RISCV|RS1[3]~5_combout )))) # (!\CPU_RISCV|RS1[2]~4_combout  & (((\CPU_RISCV|regs|rf~524_q  & !\CPU_RISCV|RS1[3]~5_combout ))))

	.dataa(\CPU_RISCV|RS1[2]~4_combout ),
	.datab(\CPU_RISCV|regs|rf~652_q ),
	.datac(\CPU_RISCV|regs|rf~524_q ),
	.datad(\CPU_RISCV|RS1[3]~5_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2225_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2225 .lut_mask = 16'hAAD8;
defparam \CPU_RISCV|regs|rf~2225 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y30_N8
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2226 (
// Equation(s):
// \CPU_RISCV|regs|rf~2226_combout  = (\CPU_RISCV|regs|rf~2225_combout  & (((\CPU_RISCV|regs|rf~908_q ) # (!\CPU_RISCV|RS1[3]~5_combout )))) # (!\CPU_RISCV|regs|rf~2225_combout  & (\CPU_RISCV|regs|rf~780_q  & ((\CPU_RISCV|RS1[3]~5_combout ))))

	.dataa(\CPU_RISCV|regs|rf~780_q ),
	.datab(\CPU_RISCV|regs|rf~2225_combout ),
	.datac(\CPU_RISCV|regs|rf~908_q ),
	.datad(\CPU_RISCV|RS1[3]~5_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2226_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2226 .lut_mask = 16'hE2CC;
defparam \CPU_RISCV|regs|rf~2226 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y30_N22
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2227 (
// Equation(s):
// \CPU_RISCV|regs|rf~2227_combout  = (\CPU_RISCV|RS1[0]~7_combout  & (((\CPU_RISCV|RS1[1]~6_combout )))) # (!\CPU_RISCV|RS1[0]~7_combout  & ((\CPU_RISCV|RS1[1]~6_combout  & (\CPU_RISCV|regs|rf~2224_combout )) # (!\CPU_RISCV|RS1[1]~6_combout  & 
// ((\CPU_RISCV|regs|rf~2226_combout )))))

	.dataa(\CPU_RISCV|RS1[0]~7_combout ),
	.datab(\CPU_RISCV|regs|rf~2224_combout ),
	.datac(\CPU_RISCV|regs|rf~2226_combout ),
	.datad(\CPU_RISCV|RS1[1]~6_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2227_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2227 .lut_mask = 16'hEE50;
defparam \CPU_RISCV|regs|rf~2227 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y29_N6
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2221 (
// Equation(s):
// \CPU_RISCV|regs|rf~2221_combout  = (\CPU_RISCV|RS1[3]~5_combout  & ((\CPU_RISCV|regs|rf~812_q ) # ((\CPU_RISCV|RS1[2]~4_combout )))) # (!\CPU_RISCV|RS1[3]~5_combout  & (((\CPU_RISCV|regs|rf~556_q  & !\CPU_RISCV|RS1[2]~4_combout ))))

	.dataa(\CPU_RISCV|RS1[3]~5_combout ),
	.datab(\CPU_RISCV|regs|rf~812_q ),
	.datac(\CPU_RISCV|regs|rf~556_q ),
	.datad(\CPU_RISCV|RS1[2]~4_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2221_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2221 .lut_mask = 16'hAAD8;
defparam \CPU_RISCV|regs|rf~2221 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y29_N8
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2222 (
// Equation(s):
// \CPU_RISCV|regs|rf~2222_combout  = (\CPU_RISCV|RS1[2]~4_combout  & ((\CPU_RISCV|regs|rf~2221_combout  & ((\CPU_RISCV|regs|rf~940_q ))) # (!\CPU_RISCV|regs|rf~2221_combout  & (\CPU_RISCV|regs|rf~684_q )))) # (!\CPU_RISCV|RS1[2]~4_combout  & 
// (((\CPU_RISCV|regs|rf~2221_combout ))))

	.dataa(\CPU_RISCV|RS1[2]~4_combout ),
	.datab(\CPU_RISCV|regs|rf~684_q ),
	.datac(\CPU_RISCV|regs|rf~940_q ),
	.datad(\CPU_RISCV|regs|rf~2221_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2222_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2222 .lut_mask = 16'hF588;
defparam \CPU_RISCV|regs|rf~2222 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y30_N24
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2230 (
// Equation(s):
// \CPU_RISCV|regs|rf~2230_combout  = (\CPU_RISCV|RS1[0]~7_combout  & ((\CPU_RISCV|regs|rf~2227_combout  & (\CPU_RISCV|regs|rf~2229_combout )) # (!\CPU_RISCV|regs|rf~2227_combout  & ((\CPU_RISCV|regs|rf~2222_combout ))))) # (!\CPU_RISCV|RS1[0]~7_combout  & 
// (((\CPU_RISCV|regs|rf~2227_combout ))))

	.dataa(\CPU_RISCV|RS1[0]~7_combout ),
	.datab(\CPU_RISCV|regs|rf~2229_combout ),
	.datac(\CPU_RISCV|regs|rf~2227_combout ),
	.datad(\CPU_RISCV|regs|rf~2222_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2230_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2230 .lut_mask = 16'hDAD0;
defparam \CPU_RISCV|regs|rf~2230 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y36_N14
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2756 (
// Equation(s):
// \CPU_RISCV|regs|rf~2756_combout  = (\imem|RAM~1228_combout  & ((\CPU_RISCV|RS1~2_combout  & (\CPU_RISCV|regs|rf~2240_combout )) # (!\CPU_RISCV|RS1~2_combout  & ((\CPU_RISCV|regs|rf~2230_combout ))))) # (!\imem|RAM~1228_combout  & 
// (((\CPU_RISCV|regs|rf~2240_combout ))))

	.dataa(\imem|RAM~1228_combout ),
	.datab(\CPU_RISCV|RS1~2_combout ),
	.datac(\CPU_RISCV|regs|rf~2240_combout ),
	.datad(\CPU_RISCV|regs|rf~2230_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2756_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2756 .lut_mask = 16'hF2D0;
defparam \CPU_RISCV|regs|rf~2756 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y38_N10
cycloneive_lcell_comb \CPU_RISCV|Equal16~14 (
// Equation(s):
// \CPU_RISCV|Equal16~14_combout  = \CPU_RISCV|regs|rd2[12]~20_combout  $ (((!\CPU_RISCV|regs|Equal0~1_combout  & \CPU_RISCV|regs|rf~2756_combout )))

	.dataa(gnd),
	.datab(\CPU_RISCV|regs|Equal0~1_combout ),
	.datac(\CPU_RISCV|regs|rd2[12]~20_combout ),
	.datad(\CPU_RISCV|regs|rf~2756_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|Equal16~14_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|Equal16~14 .lut_mask = 16'hC3F0;
defparam \CPU_RISCV|Equal16~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N22
cycloneive_lcell_comb \CPU_RISCV|Add3~22 (
// Equation(s):
// \CPU_RISCV|Add3~22_combout  = (\CPU_RISCV|imm[11]~54_combout  & ((\CPU_RISCV|pc [11] & (\CPU_RISCV|Add3~21  & VCC)) # (!\CPU_RISCV|pc [11] & (!\CPU_RISCV|Add3~21 )))) # (!\CPU_RISCV|imm[11]~54_combout  & ((\CPU_RISCV|pc [11] & (!\CPU_RISCV|Add3~21 )) # 
// (!\CPU_RISCV|pc [11] & ((\CPU_RISCV|Add3~21 ) # (GND)))))
// \CPU_RISCV|Add3~23  = CARRY((\CPU_RISCV|imm[11]~54_combout  & (!\CPU_RISCV|pc [11] & !\CPU_RISCV|Add3~21 )) # (!\CPU_RISCV|imm[11]~54_combout  & ((!\CPU_RISCV|Add3~21 ) # (!\CPU_RISCV|pc [11]))))

	.dataa(\CPU_RISCV|imm[11]~54_combout ),
	.datab(\CPU_RISCV|pc [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU_RISCV|Add3~21 ),
	.combout(\CPU_RISCV|Add3~22_combout ),
	.cout(\CPU_RISCV|Add3~23 ));
// synopsys translate_off
defparam \CPU_RISCV|Add3~22 .lut_mask = 16'h9617;
defparam \CPU_RISCV|Add3~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N24
cycloneive_lcell_comb \CPU_RISCV|Add3~24 (
// Equation(s):
// \CPU_RISCV|Add3~24_combout  = ((\CPU_RISCV|imm[12]~52_combout  $ (\CPU_RISCV|pc [12] $ (!\CPU_RISCV|Add3~23 )))) # (GND)
// \CPU_RISCV|Add3~25  = CARRY((\CPU_RISCV|imm[12]~52_combout  & ((\CPU_RISCV|pc [12]) # (!\CPU_RISCV|Add3~23 ))) # (!\CPU_RISCV|imm[12]~52_combout  & (\CPU_RISCV|pc [12] & !\CPU_RISCV|Add3~23 )))

	.dataa(\CPU_RISCV|imm[12]~52_combout ),
	.datab(\CPU_RISCV|pc [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU_RISCV|Add3~23 ),
	.combout(\CPU_RISCV|Add3~24_combout ),
	.cout(\CPU_RISCV|Add3~25 ));
// synopsys translate_off
defparam \CPU_RISCV|Add3~24 .lut_mask = 16'h698E;
defparam \CPU_RISCV|Add3~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y38_N8
cycloneive_lcell_comb \CPU_RISCV|ShiftLeft0~86 (
// Equation(s):
// \CPU_RISCV|ShiftLeft0~86_combout  = (!\CPU_RISCV|regs|Equal0~1_combout  & (((\CPU_RISCV|ShiftLeft0~4_combout ) # (!\CPU_RISCV|imm[2]~19_combout )) # (!\CPU_RISCV|imm[3]~18_combout )))

	.dataa(\CPU_RISCV|imm[3]~18_combout ),
	.datab(\CPU_RISCV|imm[2]~19_combout ),
	.datac(\CPU_RISCV|ShiftLeft0~4_combout ),
	.datad(\CPU_RISCV|regs|Equal0~1_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|ShiftLeft0~86_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|ShiftLeft0~86 .lut_mask = 16'h00F7;
defparam \CPU_RISCV|ShiftLeft0~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y38_N20
cycloneive_lcell_comb \CPU_RISCV|ShiftLeft0~91 (
// Equation(s):
// \CPU_RISCV|ShiftLeft0~91_combout  = (\CPU_RISCV|ShiftLeft0~8_combout  & ((\CPU_RISCV|RS1[4]~8_combout  & ((\CPU_RISCV|regs|rf~2350_combout ))) # (!\CPU_RISCV|RS1[4]~8_combout  & (\CPU_RISCV|regs|rf~2360_combout ))))

	.dataa(\CPU_RISCV|ShiftLeft0~8_combout ),
	.datab(\CPU_RISCV|RS1[4]~8_combout ),
	.datac(\CPU_RISCV|regs|rf~2360_combout ),
	.datad(\CPU_RISCV|regs|rf~2350_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|ShiftLeft0~91_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|ShiftLeft0~91 .lut_mask = 16'hA820;
defparam \CPU_RISCV|ShiftLeft0~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N12
cycloneive_lcell_comb \CPU_RISCV|regs|rf~459feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~459feeder_combout  = \CPU_RISCV|comb~158_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_RISCV|comb~158_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~459feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~459feeder .lut_mask = 16'hFF00;
defparam \CPU_RISCV|regs|rf~459feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y38_N13
dffeas \CPU_RISCV|regs|rf~459 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~459feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~2750_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~459_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~459 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~459 .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y38_N29
dffeas \CPU_RISCV|regs|rf~395 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~158_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2751_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~395_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~395 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~395 .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y38_N15
dffeas \CPU_RISCV|regs|rf~427 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~158_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2749_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~427_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~427 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~427 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N26
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2298 (
// Equation(s):
// \CPU_RISCV|regs|rf~2298_combout  = (\CPU_RISCV|RS2[1]~7_combout  & (((\CPU_RISCV|RS2[0]~9_combout )))) # (!\CPU_RISCV|RS2[1]~7_combout  & ((\CPU_RISCV|RS2[0]~9_combout  & ((\CPU_RISCV|regs|rf~427_q ))) # (!\CPU_RISCV|RS2[0]~9_combout  & 
// (\CPU_RISCV|regs|rf~395_q ))))

	.dataa(\CPU_RISCV|regs|rf~395_q ),
	.datab(\CPU_RISCV|regs|rf~427_q ),
	.datac(\CPU_RISCV|RS2[1]~7_combout ),
	.datad(\CPU_RISCV|RS2[0]~9_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2298_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2298 .lut_mask = 16'hFC0A;
defparam \CPU_RISCV|regs|rf~2298 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N24
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2299 (
// Equation(s):
// \CPU_RISCV|regs|rf~2299_combout  = (\CPU_RISCV|regs|rf~2298_combout  & (((\CPU_RISCV|regs|rf~491_q ) # (!\CPU_RISCV|RS2[1]~7_combout )))) # (!\CPU_RISCV|regs|rf~2298_combout  & (\CPU_RISCV|regs|rf~459_q  & ((\CPU_RISCV|RS2[1]~7_combout ))))

	.dataa(\CPU_RISCV|regs|rf~459_q ),
	.datab(\CPU_RISCV|regs|rf~491_q ),
	.datac(\CPU_RISCV|regs|rf~2298_combout ),
	.datad(\CPU_RISCV|RS2[1]~7_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2299_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2299 .lut_mask = 16'hCAF0;
defparam \CPU_RISCV|regs|rf~2299 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y30_N7
dffeas \CPU_RISCV|regs|rf~235 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~158_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2791_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~235_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~235 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~235 .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y30_N17
dffeas \CPU_RISCV|regs|rf~139 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~158_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2784_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~139_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~139 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~139 .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y30_N5
dffeas \CPU_RISCV|regs|rf~171 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~158_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2779_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~171_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~171 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~171 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y30_N4
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2291 (
// Equation(s):
// \CPU_RISCV|regs|rf~2291_combout  = (\CPU_RISCV|RS2[1]~7_combout  & (((\CPU_RISCV|RS2[0]~9_combout )))) # (!\CPU_RISCV|RS2[1]~7_combout  & ((\CPU_RISCV|RS2[0]~9_combout  & ((\CPU_RISCV|regs|rf~171_q ))) # (!\CPU_RISCV|RS2[0]~9_combout  & 
// (\CPU_RISCV|regs|rf~139_q ))))

	.dataa(\CPU_RISCV|regs|rf~139_q ),
	.datab(\CPU_RISCV|RS2[1]~7_combout ),
	.datac(\CPU_RISCV|regs|rf~171_q ),
	.datad(\CPU_RISCV|RS2[0]~9_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2291_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2291 .lut_mask = 16'hFC22;
defparam \CPU_RISCV|regs|rf~2291 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y30_N11
dffeas \CPU_RISCV|regs|rf~203 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~158_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2746_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~203_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~203 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~203 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y30_N10
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2292 (
// Equation(s):
// \CPU_RISCV|regs|rf~2292_combout  = (\CPU_RISCV|regs|rf~2291_combout  & ((\CPU_RISCV|regs|rf~235_q ) # ((!\CPU_RISCV|RS2[1]~7_combout )))) # (!\CPU_RISCV|regs|rf~2291_combout  & (((\CPU_RISCV|regs|rf~203_q  & \CPU_RISCV|RS2[1]~7_combout ))))

	.dataa(\CPU_RISCV|regs|rf~235_q ),
	.datab(\CPU_RISCV|regs|rf~2291_combout ),
	.datac(\CPU_RISCV|regs|rf~203_q ),
	.datad(\CPU_RISCV|RS2[1]~7_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2292_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2292 .lut_mask = 16'hB8CC;
defparam \CPU_RISCV|regs|rf~2292 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y31_N1
dffeas \CPU_RISCV|regs|rf~363 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~158_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2789_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~363_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~363 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~363 .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y32_N31
dffeas \CPU_RISCV|regs|rf~299 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~158_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2744_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~299_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~299 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~299 .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y32_N17
dffeas \CPU_RISCV|regs|rf~331 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~158_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2743_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~331_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~331 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~331 .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y31_N19
dffeas \CPU_RISCV|regs|rf~267 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~158_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2745_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~267_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~267 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~267 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y32_N16
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2293 (
// Equation(s):
// \CPU_RISCV|regs|rf~2293_combout  = (\CPU_RISCV|RS2[1]~7_combout  & ((\CPU_RISCV|RS2[0]~9_combout ) # ((\CPU_RISCV|regs|rf~331_q )))) # (!\CPU_RISCV|RS2[1]~7_combout  & (!\CPU_RISCV|RS2[0]~9_combout  & ((\CPU_RISCV|regs|rf~267_q ))))

	.dataa(\CPU_RISCV|RS2[1]~7_combout ),
	.datab(\CPU_RISCV|RS2[0]~9_combout ),
	.datac(\CPU_RISCV|regs|rf~331_q ),
	.datad(\CPU_RISCV|regs|rf~267_q ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2293_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2293 .lut_mask = 16'hB9A8;
defparam \CPU_RISCV|regs|rf~2293 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y32_N30
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2294 (
// Equation(s):
// \CPU_RISCV|regs|rf~2294_combout  = (\CPU_RISCV|RS2[0]~9_combout  & ((\CPU_RISCV|regs|rf~2293_combout  & (\CPU_RISCV|regs|rf~363_q )) # (!\CPU_RISCV|regs|rf~2293_combout  & ((\CPU_RISCV|regs|rf~299_q ))))) # (!\CPU_RISCV|RS2[0]~9_combout  & 
// (((\CPU_RISCV|regs|rf~2293_combout ))))

	.dataa(\CPU_RISCV|regs|rf~363_q ),
	.datab(\CPU_RISCV|RS2[0]~9_combout ),
	.datac(\CPU_RISCV|regs|rf~299_q ),
	.datad(\CPU_RISCV|regs|rf~2293_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2294_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2294 .lut_mask = 16'hBBC0;
defparam \CPU_RISCV|regs|rf~2294 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y38_N15
dffeas \CPU_RISCV|regs|rf~107 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~158_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2793_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~107_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~107 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~107 .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y32_N5
dffeas \CPU_RISCV|regs|rf~43 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~158_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2781_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~43_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~43 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~43 .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y32_N11
dffeas \CPU_RISCV|regs|rf~75 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~158_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2747_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~75_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~75 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~75 .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y38_N25
dffeas \CPU_RISCV|regs|rf~11 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~158_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2748_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~11_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~11 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~11 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N10
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2295 (
// Equation(s):
// \CPU_RISCV|regs|rf~2295_combout  = (\CPU_RISCV|RS2[1]~7_combout  & ((\CPU_RISCV|RS2[0]~9_combout ) # ((\CPU_RISCV|regs|rf~75_q )))) # (!\CPU_RISCV|RS2[1]~7_combout  & (!\CPU_RISCV|RS2[0]~9_combout  & ((\CPU_RISCV|regs|rf~11_q ))))

	.dataa(\CPU_RISCV|RS2[1]~7_combout ),
	.datab(\CPU_RISCV|RS2[0]~9_combout ),
	.datac(\CPU_RISCV|regs|rf~75_q ),
	.datad(\CPU_RISCV|regs|rf~11_q ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2295_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2295 .lut_mask = 16'hB9A8;
defparam \CPU_RISCV|regs|rf~2295 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N4
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2296 (
// Equation(s):
// \CPU_RISCV|regs|rf~2296_combout  = (\CPU_RISCV|RS2[0]~9_combout  & ((\CPU_RISCV|regs|rf~2295_combout  & (\CPU_RISCV|regs|rf~107_q )) # (!\CPU_RISCV|regs|rf~2295_combout  & ((\CPU_RISCV|regs|rf~43_q ))))) # (!\CPU_RISCV|RS2[0]~9_combout  & 
// (((\CPU_RISCV|regs|rf~2295_combout ))))

	.dataa(\CPU_RISCV|regs|rf~107_q ),
	.datab(\CPU_RISCV|RS2[0]~9_combout ),
	.datac(\CPU_RISCV|regs|rf~43_q ),
	.datad(\CPU_RISCV|regs|rf~2295_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2296_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2296 .lut_mask = 16'hBBC0;
defparam \CPU_RISCV|regs|rf~2296 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y32_N12
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2297 (
// Equation(s):
// \CPU_RISCV|regs|rf~2297_combout  = (\CPU_RISCV|RS2[3]~5_combout  & ((\CPU_RISCV|regs|rf~2294_combout ) # ((\CPU_RISCV|RS2[2]~3_combout )))) # (!\CPU_RISCV|RS2[3]~5_combout  & (((!\CPU_RISCV|RS2[2]~3_combout  & \CPU_RISCV|regs|rf~2296_combout ))))

	.dataa(\CPU_RISCV|regs|rf~2294_combout ),
	.datab(\CPU_RISCV|RS2[3]~5_combout ),
	.datac(\CPU_RISCV|RS2[2]~3_combout ),
	.datad(\CPU_RISCV|regs|rf~2296_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2297_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2297 .lut_mask = 16'hCBC8;
defparam \CPU_RISCV|regs|rf~2297 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y30_N8
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2300 (
// Equation(s):
// \CPU_RISCV|regs|rf~2300_combout  = (\CPU_RISCV|RS2[2]~3_combout  & ((\CPU_RISCV|regs|rf~2297_combout  & (\CPU_RISCV|regs|rf~2299_combout )) # (!\CPU_RISCV|regs|rf~2297_combout  & ((\CPU_RISCV|regs|rf~2292_combout ))))) # (!\CPU_RISCV|RS2[2]~3_combout  & 
// (((\CPU_RISCV|regs|rf~2297_combout ))))

	.dataa(\CPU_RISCV|RS2[2]~3_combout ),
	.datab(\CPU_RISCV|regs|rf~2299_combout ),
	.datac(\CPU_RISCV|regs|rf~2292_combout ),
	.datad(\CPU_RISCV|regs|rf~2297_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2300_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2300 .lut_mask = 16'hDDA0;
defparam \CPU_RISCV|regs|rf~2300 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y31_N3
dffeas \CPU_RISCV|regs|rf~971 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~158_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2735_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~971_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~971 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~971 .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y31_N31
dffeas \CPU_RISCV|regs|rf~843 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~158_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2775_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~843_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~843 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~843 .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y31_N5
dffeas \CPU_RISCV|regs|rf~587 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~158_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2776_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~587_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~587 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~587 .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y31_N21
dffeas \CPU_RISCV|regs|rf~715 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~158_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2774_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~715_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~715 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~715 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y31_N20
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2283 (
// Equation(s):
// \CPU_RISCV|regs|rf~2283_combout  = (\CPU_RISCV|RS2[2]~3_combout  & (((\CPU_RISCV|regs|rf~715_q ) # (\CPU_RISCV|RS2[3]~5_combout )))) # (!\CPU_RISCV|RS2[2]~3_combout  & (\CPU_RISCV|regs|rf~587_q  & ((!\CPU_RISCV|RS2[3]~5_combout ))))

	.dataa(\CPU_RISCV|regs|rf~587_q ),
	.datab(\CPU_RISCV|RS2[2]~3_combout ),
	.datac(\CPU_RISCV|regs|rf~715_q ),
	.datad(\CPU_RISCV|RS2[3]~5_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2283_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2283 .lut_mask = 16'hCCE2;
defparam \CPU_RISCV|regs|rf~2283 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y31_N30
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2284 (
// Equation(s):
// \CPU_RISCV|regs|rf~2284_combout  = (\CPU_RISCV|RS2[3]~5_combout  & ((\CPU_RISCV|regs|rf~2283_combout  & (\CPU_RISCV|regs|rf~971_q )) # (!\CPU_RISCV|regs|rf~2283_combout  & ((\CPU_RISCV|regs|rf~843_q ))))) # (!\CPU_RISCV|RS2[3]~5_combout  & 
// (((\CPU_RISCV|regs|rf~2283_combout ))))

	.dataa(\CPU_RISCV|regs|rf~971_q ),
	.datab(\CPU_RISCV|RS2[3]~5_combout ),
	.datac(\CPU_RISCV|regs|rf~843_q ),
	.datad(\CPU_RISCV|regs|rf~2283_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2284_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2284 .lut_mask = 16'hBBC0;
defparam \CPU_RISCV|regs|rf~2284 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y33_N7
dffeas \CPU_RISCV|regs|rf~907 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~158_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2787_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~907_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~907 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~907 .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y32_N5
dffeas \CPU_RISCV|regs|rf~779 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~158_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2785_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~779_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~779 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~779 .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y33_N1
dffeas \CPU_RISCV|regs|rf~523 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~158_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2786_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~523_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~523 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~523 .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y32_N11
dffeas \CPU_RISCV|regs|rf~651 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~158_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2783_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~651_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~651 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~651 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N10
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2285 (
// Equation(s):
// \CPU_RISCV|regs|rf~2285_combout  = (\CPU_RISCV|RS2[3]~5_combout  & (((\CPU_RISCV|RS2[2]~3_combout )))) # (!\CPU_RISCV|RS2[3]~5_combout  & ((\CPU_RISCV|RS2[2]~3_combout  & ((\CPU_RISCV|regs|rf~651_q ))) # (!\CPU_RISCV|RS2[2]~3_combout  & 
// (\CPU_RISCV|regs|rf~523_q ))))

	.dataa(\CPU_RISCV|RS2[3]~5_combout ),
	.datab(\CPU_RISCV|regs|rf~523_q ),
	.datac(\CPU_RISCV|regs|rf~651_q ),
	.datad(\CPU_RISCV|RS2[2]~3_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2285_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2285 .lut_mask = 16'hFA44;
defparam \CPU_RISCV|regs|rf~2285 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N4
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2286 (
// Equation(s):
// \CPU_RISCV|regs|rf~2286_combout  = (\CPU_RISCV|RS2[3]~5_combout  & ((\CPU_RISCV|regs|rf~2285_combout  & (\CPU_RISCV|regs|rf~907_q )) # (!\CPU_RISCV|regs|rf~2285_combout  & ((\CPU_RISCV|regs|rf~779_q ))))) # (!\CPU_RISCV|RS2[3]~5_combout  & 
// (((\CPU_RISCV|regs|rf~2285_combout ))))

	.dataa(\CPU_RISCV|RS2[3]~5_combout ),
	.datab(\CPU_RISCV|regs|rf~907_q ),
	.datac(\CPU_RISCV|regs|rf~779_q ),
	.datad(\CPU_RISCV|regs|rf~2285_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2286_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2286 .lut_mask = 16'hDDA0;
defparam \CPU_RISCV|regs|rf~2286 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y30_N4
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2287 (
// Equation(s):
// \CPU_RISCV|regs|rf~2287_combout  = (\CPU_RISCV|RS2[0]~9_combout  & (((\CPU_RISCV|RS2[1]~7_combout )))) # (!\CPU_RISCV|RS2[0]~9_combout  & ((\CPU_RISCV|RS2[1]~7_combout  & (\CPU_RISCV|regs|rf~2284_combout )) # (!\CPU_RISCV|RS2[1]~7_combout  & 
// ((\CPU_RISCV|regs|rf~2286_combout )))))

	.dataa(\CPU_RISCV|RS2[0]~9_combout ),
	.datab(\CPU_RISCV|regs|rf~2284_combout ),
	.datac(\CPU_RISCV|RS2[1]~7_combout ),
	.datad(\CPU_RISCV|regs|rf~2286_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2287_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2287 .lut_mask = 16'hE5E0;
defparam \CPU_RISCV|regs|rf~2287 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y30_N1
dffeas \CPU_RISCV|regs|rf~1003 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~158_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2742_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~1003_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1003 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~1003 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y30_N4
cycloneive_lcell_comb \CPU_RISCV|regs|rf~619feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~619feeder_combout  = \CPU_RISCV|comb~158_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_RISCV|comb~158_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~619feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~619feeder .lut_mask = 16'hF0F0;
defparam \CPU_RISCV|regs|rf~619feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y30_N5
dffeas \CPU_RISCV|regs|rf~619 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~619feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~2792_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~619_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~619 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~619 .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y30_N25
dffeas \CPU_RISCV|regs|rf~875 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~158_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2788_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~875_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~875 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~875 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y30_N24
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2288 (
// Equation(s):
// \CPU_RISCV|regs|rf~2288_combout  = (\CPU_RISCV|RS2[3]~5_combout  & (((\CPU_RISCV|regs|rf~875_q ) # (\CPU_RISCV|RS2[2]~3_combout )))) # (!\CPU_RISCV|RS2[3]~5_combout  & (\CPU_RISCV|regs|rf~619_q  & ((!\CPU_RISCV|RS2[2]~3_combout ))))

	.dataa(\CPU_RISCV|regs|rf~619_q ),
	.datab(\CPU_RISCV|RS2[3]~5_combout ),
	.datac(\CPU_RISCV|regs|rf~875_q ),
	.datad(\CPU_RISCV|RS2[2]~3_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2288_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2288 .lut_mask = 16'hCCE2;
defparam \CPU_RISCV|regs|rf~2288 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y30_N31
dffeas \CPU_RISCV|regs|rf~747 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~158_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2790_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~747_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~747 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~747 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y30_N30
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2289 (
// Equation(s):
// \CPU_RISCV|regs|rf~2289_combout  = (\CPU_RISCV|regs|rf~2288_combout  & ((\CPU_RISCV|regs|rf~1003_q ) # ((!\CPU_RISCV|RS2[2]~3_combout )))) # (!\CPU_RISCV|regs|rf~2288_combout  & (((\CPU_RISCV|regs|rf~747_q  & \CPU_RISCV|RS2[2]~3_combout ))))

	.dataa(\CPU_RISCV|regs|rf~1003_q ),
	.datab(\CPU_RISCV|regs|rf~2288_combout ),
	.datac(\CPU_RISCV|regs|rf~747_q ),
	.datad(\CPU_RISCV|RS2[2]~3_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2289_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2289 .lut_mask = 16'hB8CC;
defparam \CPU_RISCV|regs|rf~2289 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y29_N27
dffeas \CPU_RISCV|regs|rf~939 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~158_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2782_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~939_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~939 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~939 .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y39_N19
dffeas \CPU_RISCV|regs|rf~683 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~158_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2778_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~683_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~683 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~683 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y29_N10
cycloneive_lcell_comb \CPU_RISCV|regs|rf~555feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~555feeder_combout  = \CPU_RISCV|comb~158_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_RISCV|comb~158_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~555feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~555feeder .lut_mask = 16'hF0F0;
defparam \CPU_RISCV|regs|rf~555feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y29_N11
dffeas \CPU_RISCV|regs|rf~555 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~555feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~2780_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~555_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~555 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~555 .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y39_N21
dffeas \CPU_RISCV|regs|rf~811 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~158_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2777_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~811_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~811 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~811 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y39_N20
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2281 (
// Equation(s):
// \CPU_RISCV|regs|rf~2281_combout  = (\CPU_RISCV|RS2[2]~3_combout  & (((\CPU_RISCV|RS2[3]~5_combout )))) # (!\CPU_RISCV|RS2[2]~3_combout  & ((\CPU_RISCV|RS2[3]~5_combout  & ((\CPU_RISCV|regs|rf~811_q ))) # (!\CPU_RISCV|RS2[3]~5_combout  & 
// (\CPU_RISCV|regs|rf~555_q ))))

	.dataa(\CPU_RISCV|RS2[2]~3_combout ),
	.datab(\CPU_RISCV|regs|rf~555_q ),
	.datac(\CPU_RISCV|regs|rf~811_q ),
	.datad(\CPU_RISCV|RS2[3]~5_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2281_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2281 .lut_mask = 16'hFA44;
defparam \CPU_RISCV|regs|rf~2281 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y39_N18
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2282 (
// Equation(s):
// \CPU_RISCV|regs|rf~2282_combout  = (\CPU_RISCV|RS2[2]~3_combout  & ((\CPU_RISCV|regs|rf~2281_combout  & (\CPU_RISCV|regs|rf~939_q )) # (!\CPU_RISCV|regs|rf~2281_combout  & ((\CPU_RISCV|regs|rf~683_q ))))) # (!\CPU_RISCV|RS2[2]~3_combout  & 
// (((\CPU_RISCV|regs|rf~2281_combout ))))

	.dataa(\CPU_RISCV|regs|rf~939_q ),
	.datab(\CPU_RISCV|RS2[2]~3_combout ),
	.datac(\CPU_RISCV|regs|rf~683_q ),
	.datad(\CPU_RISCV|regs|rf~2281_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2282_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2282 .lut_mask = 16'hBBC0;
defparam \CPU_RISCV|regs|rf~2282 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y30_N6
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2290 (
// Equation(s):
// \CPU_RISCV|regs|rf~2290_combout  = (\CPU_RISCV|RS2[0]~9_combout  & ((\CPU_RISCV|regs|rf~2287_combout  & (\CPU_RISCV|regs|rf~2289_combout )) # (!\CPU_RISCV|regs|rf~2287_combout  & ((\CPU_RISCV|regs|rf~2282_combout ))))) # (!\CPU_RISCV|RS2[0]~9_combout  & 
// (\CPU_RISCV|regs|rf~2287_combout ))

	.dataa(\CPU_RISCV|RS2[0]~9_combout ),
	.datab(\CPU_RISCV|regs|rf~2287_combout ),
	.datac(\CPU_RISCV|regs|rf~2289_combout ),
	.datad(\CPU_RISCV|regs|rf~2282_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2290_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2290 .lut_mask = 16'hE6C4;
defparam \CPU_RISCV|regs|rf~2290 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y30_N22
cycloneive_lcell_comb \CPU_RISCV|regs|rd2[11]~21 (
// Equation(s):
// \CPU_RISCV|regs|rd2[11]~21_combout  = (!\CPU_RISCV|regs|Equal1~1_combout  & ((\CPU_RISCV|RS2[4]~10_combout  & ((\CPU_RISCV|regs|rf~2290_combout ))) # (!\CPU_RISCV|RS2[4]~10_combout  & (\CPU_RISCV|regs|rf~2300_combout ))))

	.dataa(\CPU_RISCV|regs|Equal1~1_combout ),
	.datab(\CPU_RISCV|RS2[4]~10_combout ),
	.datac(\CPU_RISCV|regs|rf~2300_combout ),
	.datad(\CPU_RISCV|regs|rf~2290_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rd2[11]~21_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rd2[11]~21 .lut_mask = 16'h5410;
defparam \CPU_RISCV|regs|rd2[11]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y30_N6
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2268 (
// Equation(s):
// \CPU_RISCV|regs|rf~2268_combout  = (\CPU_RISCV|RS1[2]~4_combout  & (((\CPU_RISCV|regs|rf~747_q ) # (\CPU_RISCV|RS1[3]~5_combout )))) # (!\CPU_RISCV|RS1[2]~4_combout  & (\CPU_RISCV|regs|rf~619_q  & ((!\CPU_RISCV|RS1[3]~5_combout ))))

	.dataa(\CPU_RISCV|regs|rf~619_q ),
	.datab(\CPU_RISCV|regs|rf~747_q ),
	.datac(\CPU_RISCV|RS1[2]~4_combout ),
	.datad(\CPU_RISCV|RS1[3]~5_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2268_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2268 .lut_mask = 16'hF0CA;
defparam \CPU_RISCV|regs|rf~2268 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y30_N0
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2269 (
// Equation(s):
// \CPU_RISCV|regs|rf~2269_combout  = (\CPU_RISCV|RS1[3]~5_combout  & ((\CPU_RISCV|regs|rf~2268_combout  & ((\CPU_RISCV|regs|rf~1003_q ))) # (!\CPU_RISCV|regs|rf~2268_combout  & (\CPU_RISCV|regs|rf~875_q )))) # (!\CPU_RISCV|RS1[3]~5_combout  & 
// (((\CPU_RISCV|regs|rf~2268_combout ))))

	.dataa(\CPU_RISCV|regs|rf~875_q ),
	.datab(\CPU_RISCV|RS1[3]~5_combout ),
	.datac(\CPU_RISCV|regs|rf~1003_q ),
	.datad(\CPU_RISCV|regs|rf~2268_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2269_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2269 .lut_mask = 16'hF388;
defparam \CPU_RISCV|regs|rf~2269 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y31_N4
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2261 (
// Equation(s):
// \CPU_RISCV|regs|rf~2261_combout  = (\CPU_RISCV|RS1[3]~5_combout  & ((\CPU_RISCV|regs|rf~843_q ) # ((\CPU_RISCV|RS1[2]~4_combout )))) # (!\CPU_RISCV|RS1[3]~5_combout  & (((\CPU_RISCV|regs|rf~587_q  & !\CPU_RISCV|RS1[2]~4_combout ))))

	.dataa(\CPU_RISCV|RS1[3]~5_combout ),
	.datab(\CPU_RISCV|regs|rf~843_q ),
	.datac(\CPU_RISCV|regs|rf~587_q ),
	.datad(\CPU_RISCV|RS1[2]~4_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2261_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2261 .lut_mask = 16'hAAD8;
defparam \CPU_RISCV|regs|rf~2261 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y31_N2
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2262 (
// Equation(s):
// \CPU_RISCV|regs|rf~2262_combout  = (\CPU_RISCV|regs|rf~2261_combout  & (((\CPU_RISCV|regs|rf~971_q ) # (!\CPU_RISCV|RS1[2]~4_combout )))) # (!\CPU_RISCV|regs|rf~2261_combout  & (\CPU_RISCV|regs|rf~715_q  & ((\CPU_RISCV|RS1[2]~4_combout ))))

	.dataa(\CPU_RISCV|regs|rf~715_q ),
	.datab(\CPU_RISCV|regs|rf~2261_combout ),
	.datac(\CPU_RISCV|regs|rf~971_q ),
	.datad(\CPU_RISCV|RS1[2]~4_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2262_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2262 .lut_mask = 16'hE2CC;
defparam \CPU_RISCV|regs|rf~2262 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y33_N0
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2265 (
// Equation(s):
// \CPU_RISCV|regs|rf~2265_combout  = (\CPU_RISCV|RS1[2]~4_combout  & (((\CPU_RISCV|RS1[3]~5_combout )))) # (!\CPU_RISCV|RS1[2]~4_combout  & ((\CPU_RISCV|RS1[3]~5_combout  & (\CPU_RISCV|regs|rf~779_q )) # (!\CPU_RISCV|RS1[3]~5_combout  & 
// ((\CPU_RISCV|regs|rf~523_q )))))

	.dataa(\CPU_RISCV|regs|rf~779_q ),
	.datab(\CPU_RISCV|RS1[2]~4_combout ),
	.datac(\CPU_RISCV|regs|rf~523_q ),
	.datad(\CPU_RISCV|RS1[3]~5_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2265_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2265 .lut_mask = 16'hEE30;
defparam \CPU_RISCV|regs|rf~2265 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y33_N6
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2266 (
// Equation(s):
// \CPU_RISCV|regs|rf~2266_combout  = (\CPU_RISCV|RS1[2]~4_combout  & ((\CPU_RISCV|regs|rf~2265_combout  & ((\CPU_RISCV|regs|rf~907_q ))) # (!\CPU_RISCV|regs|rf~2265_combout  & (\CPU_RISCV|regs|rf~651_q )))) # (!\CPU_RISCV|RS1[2]~4_combout  & 
// (((\CPU_RISCV|regs|rf~2265_combout ))))

	.dataa(\CPU_RISCV|RS1[2]~4_combout ),
	.datab(\CPU_RISCV|regs|rf~651_q ),
	.datac(\CPU_RISCV|regs|rf~907_q ),
	.datad(\CPU_RISCV|regs|rf~2265_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2266_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2266 .lut_mask = 16'hF588;
defparam \CPU_RISCV|regs|rf~2266 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y29_N24
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2263 (
// Equation(s):
// \CPU_RISCV|regs|rf~2263_combout  = (\CPU_RISCV|RS1[3]~5_combout  & (((\CPU_RISCV|RS1[2]~4_combout )))) # (!\CPU_RISCV|RS1[3]~5_combout  & ((\CPU_RISCV|RS1[2]~4_combout  & ((\CPU_RISCV|regs|rf~683_q ))) # (!\CPU_RISCV|RS1[2]~4_combout  & 
// (\CPU_RISCV|regs|rf~555_q ))))

	.dataa(\CPU_RISCV|regs|rf~555_q ),
	.datab(\CPU_RISCV|regs|rf~683_q ),
	.datac(\CPU_RISCV|RS1[3]~5_combout ),
	.datad(\CPU_RISCV|RS1[2]~4_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2263_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2263 .lut_mask = 16'hFC0A;
defparam \CPU_RISCV|regs|rf~2263 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y29_N26
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2264 (
// Equation(s):
// \CPU_RISCV|regs|rf~2264_combout  = (\CPU_RISCV|RS1[3]~5_combout  & ((\CPU_RISCV|regs|rf~2263_combout  & ((\CPU_RISCV|regs|rf~939_q ))) # (!\CPU_RISCV|regs|rf~2263_combout  & (\CPU_RISCV|regs|rf~811_q )))) # (!\CPU_RISCV|RS1[3]~5_combout  & 
// (((\CPU_RISCV|regs|rf~2263_combout ))))

	.dataa(\CPU_RISCV|RS1[3]~5_combout ),
	.datab(\CPU_RISCV|regs|rf~811_q ),
	.datac(\CPU_RISCV|regs|rf~939_q ),
	.datad(\CPU_RISCV|regs|rf~2263_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2264_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2264 .lut_mask = 16'hF588;
defparam \CPU_RISCV|regs|rf~2264 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N12
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2267 (
// Equation(s):
// \CPU_RISCV|regs|rf~2267_combout  = (\CPU_RISCV|RS1[0]~7_combout  & (((\CPU_RISCV|RS1[1]~6_combout ) # (\CPU_RISCV|regs|rf~2264_combout )))) # (!\CPU_RISCV|RS1[0]~7_combout  & (\CPU_RISCV|regs|rf~2266_combout  & (!\CPU_RISCV|RS1[1]~6_combout )))

	.dataa(\CPU_RISCV|regs|rf~2266_combout ),
	.datab(\CPU_RISCV|RS1[0]~7_combout ),
	.datac(\CPU_RISCV|RS1[1]~6_combout ),
	.datad(\CPU_RISCV|regs|rf~2264_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2267_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2267 .lut_mask = 16'hCEC2;
defparam \CPU_RISCV|regs|rf~2267 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N10
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2270 (
// Equation(s):
// \CPU_RISCV|regs|rf~2270_combout  = (\CPU_RISCV|RS1[1]~6_combout  & ((\CPU_RISCV|regs|rf~2267_combout  & (\CPU_RISCV|regs|rf~2269_combout )) # (!\CPU_RISCV|regs|rf~2267_combout  & ((\CPU_RISCV|regs|rf~2262_combout ))))) # (!\CPU_RISCV|RS1[1]~6_combout  & 
// (((\CPU_RISCV|regs|rf~2267_combout ))))

	.dataa(\CPU_RISCV|RS1[1]~6_combout ),
	.datab(\CPU_RISCV|regs|rf~2269_combout ),
	.datac(\CPU_RISCV|regs|rf~2262_combout ),
	.datad(\CPU_RISCV|regs|rf~2267_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2270_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2270 .lut_mask = 16'hDDA0;
defparam \CPU_RISCV|regs|rf~2270 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N28
cycloneive_lcell_comb \CPU_RISCV|regs|rd1[11]~20 (
// Equation(s):
// \CPU_RISCV|regs|rd1[11]~20_combout  = (!\CPU_RISCV|regs|Equal0~1_combout  & ((\CPU_RISCV|RS1[4]~8_combout  & (\CPU_RISCV|regs|rf~2270_combout )) # (!\CPU_RISCV|RS1[4]~8_combout  & ((\CPU_RISCV|regs|rf~2280_combout )))))

	.dataa(\CPU_RISCV|regs|rf~2270_combout ),
	.datab(\CPU_RISCV|RS1[4]~8_combout ),
	.datac(\CPU_RISCV|regs|rf~2280_combout ),
	.datad(\CPU_RISCV|regs|Equal0~1_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rd1[11]~20_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rd1[11]~20 .lut_mask = 16'h00B8;
defparam \CPU_RISCV|regs|rd1[11]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N20
cycloneive_lcell_comb \CPU_RISCV|Add3~20 (
// Equation(s):
// \CPU_RISCV|Add3~20_combout  = ((\CPU_RISCV|pc [10] $ (\CPU_RISCV|imm[10]~22_combout  $ (!\CPU_RISCV|Add3~19 )))) # (GND)
// \CPU_RISCV|Add3~21  = CARRY((\CPU_RISCV|pc [10] & ((\CPU_RISCV|imm[10]~22_combout ) # (!\CPU_RISCV|Add3~19 ))) # (!\CPU_RISCV|pc [10] & (\CPU_RISCV|imm[10]~22_combout  & !\CPU_RISCV|Add3~19 )))

	.dataa(\CPU_RISCV|pc [10]),
	.datab(\CPU_RISCV|imm[10]~22_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU_RISCV|Add3~19 ),
	.combout(\CPU_RISCV|Add3~20_combout ),
	.cout(\CPU_RISCV|Add3~21 ));
// synopsys translate_off
defparam \CPU_RISCV|Add3~20 .lut_mask = 16'h698E;
defparam \CPU_RISCV|Add3~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N4
cycloneive_lcell_comb \CPU_RISCV|ShiftLeft0~117 (
// Equation(s):
// \CPU_RISCV|ShiftLeft0~117_combout  = (!\CPU_RISCV|regs|Equal0~1_combout  & (((!\CPU_RISCV|imm[2]~19_combout  & !\CPU_RISCV|ShiftLeft0~8_combout )) # (!\CPU_RISCV|imm[3]~18_combout )))

	.dataa(\CPU_RISCV|imm[3]~18_combout ),
	.datab(\CPU_RISCV|imm[2]~19_combout ),
	.datac(\CPU_RISCV|ShiftLeft0~8_combout ),
	.datad(\CPU_RISCV|regs|Equal0~1_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|ShiftLeft0~117_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|ShiftLeft0~117 .lut_mask = 16'h0057;
defparam \CPU_RISCV|ShiftLeft0~117 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y38_N30
cycloneive_lcell_comb \CPU_RISCV|ShiftLeft0~48 (
// Equation(s):
// \CPU_RISCV|ShiftLeft0~48_combout  = (\CPU_RISCV|comb~30_combout  & ((\CPU_RISCV|RS1[4]~8_combout  & ((\CPU_RISCV|regs|rf~2350_combout ))) # (!\CPU_RISCV|RS1[4]~8_combout  & (\CPU_RISCV|regs|rf~2360_combout ))))

	.dataa(\CPU_RISCV|comb~30_combout ),
	.datab(\CPU_RISCV|RS1[4]~8_combout ),
	.datac(\CPU_RISCV|regs|rf~2360_combout ),
	.datad(\CPU_RISCV|regs|rf~2350_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|ShiftLeft0~48_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|ShiftLeft0~48 .lut_mask = 16'hA820;
defparam \CPU_RISCV|ShiftLeft0~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y37_N26
cycloneive_lcell_comb \CPU_RISCV|ShiftLeft0~49 (
// Equation(s):
// \CPU_RISCV|ShiftLeft0~49_combout  = (\CPU_RISCV|ShiftLeft0~9_combout  & ((\CPU_RISCV|regs|rf~2770_combout ) # ((\CPU_RISCV|ShiftLeft0~8_combout  & \CPU_RISCV|regs|rf~2755_combout )))) # (!\CPU_RISCV|ShiftLeft0~9_combout  & 
// (((\CPU_RISCV|ShiftLeft0~8_combout  & \CPU_RISCV|regs|rf~2755_combout ))))

	.dataa(\CPU_RISCV|ShiftLeft0~9_combout ),
	.datab(\CPU_RISCV|regs|rf~2770_combout ),
	.datac(\CPU_RISCV|ShiftLeft0~8_combout ),
	.datad(\CPU_RISCV|regs|rf~2755_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|ShiftLeft0~49_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|ShiftLeft0~49 .lut_mask = 16'hF888;
defparam \CPU_RISCV|ShiftLeft0~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y30_N27
dffeas \CPU_RISCV|regs|rf~234 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~163_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2791_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~234_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~234 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~234 .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y30_N1
dffeas \CPU_RISCV|regs|rf~202 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~163_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2746_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~202_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~202 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~202 .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y30_N5
dffeas \CPU_RISCV|regs|rf~138 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~163_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2784_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~138_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~138 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~138 .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y30_N19
dffeas \CPU_RISCV|regs|rf~170 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~163_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2779_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~170_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~170 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~170 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y30_N18
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2311 (
// Equation(s):
// \CPU_RISCV|regs|rf~2311_combout  = (\CPU_RISCV|RS1[0]~7_combout  & (((\CPU_RISCV|regs|rf~170_q ) # (\CPU_RISCV|RS1[1]~6_combout )))) # (!\CPU_RISCV|RS1[0]~7_combout  & (\CPU_RISCV|regs|rf~138_q  & ((!\CPU_RISCV|RS1[1]~6_combout ))))

	.dataa(\CPU_RISCV|regs|rf~138_q ),
	.datab(\CPU_RISCV|RS1[0]~7_combout ),
	.datac(\CPU_RISCV|regs|rf~170_q ),
	.datad(\CPU_RISCV|RS1[1]~6_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2311_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2311 .lut_mask = 16'hCCE2;
defparam \CPU_RISCV|regs|rf~2311 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y30_N0
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2312 (
// Equation(s):
// \CPU_RISCV|regs|rf~2312_combout  = (\CPU_RISCV|RS1[1]~6_combout  & ((\CPU_RISCV|regs|rf~2311_combout  & (\CPU_RISCV|regs|rf~234_q )) # (!\CPU_RISCV|regs|rf~2311_combout  & ((\CPU_RISCV|regs|rf~202_q ))))) # (!\CPU_RISCV|RS1[1]~6_combout  & 
// (((\CPU_RISCV|regs|rf~2311_combout ))))

	.dataa(\CPU_RISCV|RS1[1]~6_combout ),
	.datab(\CPU_RISCV|regs|rf~234_q ),
	.datac(\CPU_RISCV|regs|rf~202_q ),
	.datad(\CPU_RISCV|regs|rf~2311_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2312_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2312 .lut_mask = 16'hDDA0;
defparam \CPU_RISCV|regs|rf~2312 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y32_N9
dffeas \CPU_RISCV|regs|rf~298 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~163_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2744_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~298_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~298 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~298 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N26
cycloneive_lcell_comb \CPU_RISCV|regs|rf~362feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~362feeder_combout  = \CPU_RISCV|comb~163_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_RISCV|comb~163_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~362feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~362feeder .lut_mask = 16'hF0F0;
defparam \CPU_RISCV|regs|rf~362feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y32_N27
dffeas \CPU_RISCV|regs|rf~362 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~362feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~2789_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~362_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~362 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~362 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N30
cycloneive_lcell_comb \CPU_RISCV|regs|rf~266feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~266feeder_combout  = \CPU_RISCV|comb~163_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_RISCV|comb~163_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~266feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~266feeder .lut_mask = 16'hF0F0;
defparam \CPU_RISCV|regs|rf~266feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y32_N31
dffeas \CPU_RISCV|regs|rf~266 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~266feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~2745_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~266_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~266 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~266 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N22
cycloneive_lcell_comb \CPU_RISCV|regs|rf~330feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~330feeder_combout  = \CPU_RISCV|comb~163_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_RISCV|comb~163_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~330feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~330feeder .lut_mask = 16'hF0F0;
defparam \CPU_RISCV|regs|rf~330feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y32_N23
dffeas \CPU_RISCV|regs|rf~330 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~330feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~2743_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~330_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~330 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~330 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N16
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2313 (
// Equation(s):
// \CPU_RISCV|regs|rf~2313_combout  = (\CPU_RISCV|RS1[1]~6_combout  & (((\CPU_RISCV|regs|rf~330_q ) # (\CPU_RISCV|RS1[0]~7_combout )))) # (!\CPU_RISCV|RS1[1]~6_combout  & (\CPU_RISCV|regs|rf~266_q  & ((!\CPU_RISCV|RS1[0]~7_combout ))))

	.dataa(\CPU_RISCV|regs|rf~266_q ),
	.datab(\CPU_RISCV|regs|rf~330_q ),
	.datac(\CPU_RISCV|RS1[1]~6_combout ),
	.datad(\CPU_RISCV|RS1[0]~7_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2313_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2313 .lut_mask = 16'hF0CA;
defparam \CPU_RISCV|regs|rf~2313 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N20
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2314 (
// Equation(s):
// \CPU_RISCV|regs|rf~2314_combout  = (\CPU_RISCV|RS1[0]~7_combout  & ((\CPU_RISCV|regs|rf~2313_combout  & ((\CPU_RISCV|regs|rf~362_q ))) # (!\CPU_RISCV|regs|rf~2313_combout  & (\CPU_RISCV|regs|rf~298_q )))) # (!\CPU_RISCV|RS1[0]~7_combout  & 
// (((\CPU_RISCV|regs|rf~2313_combout ))))

	.dataa(\CPU_RISCV|regs|rf~298_q ),
	.datab(\CPU_RISCV|regs|rf~362_q ),
	.datac(\CPU_RISCV|RS1[0]~7_combout ),
	.datad(\CPU_RISCV|regs|rf~2313_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2314_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2314 .lut_mask = 16'hCFA0;
defparam \CPU_RISCV|regs|rf~2314 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y32_N23
dffeas \CPU_RISCV|regs|rf~42 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~163_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2781_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~42_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~42 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~42 .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y38_N27
dffeas \CPU_RISCV|regs|rf~106 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~163_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2793_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~106_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~106 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~106 .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y32_N17
dffeas \CPU_RISCV|regs|rf~74 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~163_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2747_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~74_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~74 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~74 .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y38_N13
dffeas \CPU_RISCV|regs|rf~10 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~163_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2748_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~10_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~10 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~10 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y38_N12
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2315 (
// Equation(s):
// \CPU_RISCV|regs|rf~2315_combout  = (\CPU_RISCV|RS1[0]~7_combout  & (((\CPU_RISCV|RS1[1]~6_combout )))) # (!\CPU_RISCV|RS1[0]~7_combout  & ((\CPU_RISCV|RS1[1]~6_combout  & (\CPU_RISCV|regs|rf~74_q )) # (!\CPU_RISCV|RS1[1]~6_combout  & 
// ((\CPU_RISCV|regs|rf~10_q )))))

	.dataa(\CPU_RISCV|regs|rf~74_q ),
	.datab(\CPU_RISCV|RS1[0]~7_combout ),
	.datac(\CPU_RISCV|regs|rf~10_q ),
	.datad(\CPU_RISCV|RS1[1]~6_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2315_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2315 .lut_mask = 16'hEE30;
defparam \CPU_RISCV|regs|rf~2315 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y38_N26
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2316 (
// Equation(s):
// \CPU_RISCV|regs|rf~2316_combout  = (\CPU_RISCV|RS1[0]~7_combout  & ((\CPU_RISCV|regs|rf~2315_combout  & ((\CPU_RISCV|regs|rf~106_q ))) # (!\CPU_RISCV|regs|rf~2315_combout  & (\CPU_RISCV|regs|rf~42_q )))) # (!\CPU_RISCV|RS1[0]~7_combout  & 
// (((\CPU_RISCV|regs|rf~2315_combout ))))

	.dataa(\CPU_RISCV|regs|rf~42_q ),
	.datab(\CPU_RISCV|RS1[0]~7_combout ),
	.datac(\CPU_RISCV|regs|rf~106_q ),
	.datad(\CPU_RISCV|regs|rf~2315_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2316_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2316 .lut_mask = 16'hF388;
defparam \CPU_RISCV|regs|rf~2316 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y30_N6
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2317 (
// Equation(s):
// \CPU_RISCV|regs|rf~2317_combout  = (\CPU_RISCV|RS1[2]~4_combout  & (\CPU_RISCV|RS1[3]~5_combout )) # (!\CPU_RISCV|RS1[2]~4_combout  & ((\CPU_RISCV|RS1[3]~5_combout  & (\CPU_RISCV|regs|rf~2314_combout )) # (!\CPU_RISCV|RS1[3]~5_combout  & 
// ((\CPU_RISCV|regs|rf~2316_combout )))))

	.dataa(\CPU_RISCV|RS1[2]~4_combout ),
	.datab(\CPU_RISCV|RS1[3]~5_combout ),
	.datac(\CPU_RISCV|regs|rf~2314_combout ),
	.datad(\CPU_RISCV|regs|rf~2316_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2317_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2317 .lut_mask = 16'hD9C8;
defparam \CPU_RISCV|regs|rf~2317 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y33_N11
dffeas \CPU_RISCV|regs|rf~458 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~163_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2750_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~458_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~458 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~458 .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y35_N21
dffeas \CPU_RISCV|regs|rf~490 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|comb~163_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~2752_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~490_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~490 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~490 .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y37_N23
dffeas \CPU_RISCV|regs|rf~426 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~163_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2749_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~426_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~426 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~426 .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y33_N25
dffeas \CPU_RISCV|regs|rf~394 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~163_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2751_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~394_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~394 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~394 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y33_N24
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2318 (
// Equation(s):
// \CPU_RISCV|regs|rf~2318_combout  = (\CPU_RISCV|RS1[0]~7_combout  & ((\CPU_RISCV|regs|rf~426_q ) # ((\CPU_RISCV|RS1[1]~6_combout )))) # (!\CPU_RISCV|RS1[0]~7_combout  & (((\CPU_RISCV|regs|rf~394_q  & !\CPU_RISCV|RS1[1]~6_combout ))))

	.dataa(\CPU_RISCV|regs|rf~426_q ),
	.datab(\CPU_RISCV|RS1[0]~7_combout ),
	.datac(\CPU_RISCV|regs|rf~394_q ),
	.datad(\CPU_RISCV|RS1[1]~6_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2318_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2318 .lut_mask = 16'hCCB8;
defparam \CPU_RISCV|regs|rf~2318 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y33_N30
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2319 (
// Equation(s):
// \CPU_RISCV|regs|rf~2319_combout  = (\CPU_RISCV|RS1[1]~6_combout  & ((\CPU_RISCV|regs|rf~2318_combout  & ((\CPU_RISCV|regs|rf~490_q ))) # (!\CPU_RISCV|regs|rf~2318_combout  & (\CPU_RISCV|regs|rf~458_q )))) # (!\CPU_RISCV|RS1[1]~6_combout  & 
// (((\CPU_RISCV|regs|rf~2318_combout ))))

	.dataa(\CPU_RISCV|regs|rf~458_q ),
	.datab(\CPU_RISCV|RS1[1]~6_combout ),
	.datac(\CPU_RISCV|regs|rf~490_q ),
	.datad(\CPU_RISCV|regs|rf~2318_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2319_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2319 .lut_mask = 16'hF388;
defparam \CPU_RISCV|regs|rf~2319 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y30_N4
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2320 (
// Equation(s):
// \CPU_RISCV|regs|rf~2320_combout  = (\CPU_RISCV|RS1[2]~4_combout  & ((\CPU_RISCV|regs|rf~2317_combout  & ((\CPU_RISCV|regs|rf~2319_combout ))) # (!\CPU_RISCV|regs|rf~2317_combout  & (\CPU_RISCV|regs|rf~2312_combout )))) # (!\CPU_RISCV|RS1[2]~4_combout  & 
// (((\CPU_RISCV|regs|rf~2317_combout ))))

	.dataa(\CPU_RISCV|RS1[2]~4_combout ),
	.datab(\CPU_RISCV|regs|rf~2312_combout ),
	.datac(\CPU_RISCV|regs|rf~2317_combout ),
	.datad(\CPU_RISCV|regs|rf~2319_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2320_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2320 .lut_mask = 16'hF858;
defparam \CPU_RISCV|regs|rf~2320 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y37_N2
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2769 (
// Equation(s):
// \CPU_RISCV|regs|rf~2769_combout  = (\CPU_RISCV|RS1~2_combout  & (((\CPU_RISCV|regs|rf~2320_combout )))) # (!\CPU_RISCV|RS1~2_combout  & ((\imem|RAM~1228_combout  & (\CPU_RISCV|regs|rf~2310_combout )) # (!\imem|RAM~1228_combout  & 
// ((\CPU_RISCV|regs|rf~2320_combout )))))

	.dataa(\CPU_RISCV|RS1~2_combout ),
	.datab(\imem|RAM~1228_combout ),
	.datac(\CPU_RISCV|regs|rf~2310_combout ),
	.datad(\CPU_RISCV|regs|rf~2320_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2769_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2769 .lut_mask = 16'hFB40;
defparam \CPU_RISCV|regs|rf~2769 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y37_N24
cycloneive_lcell_comb \CPU_RISCV|ShiftLeft0~50 (
// Equation(s):
// \CPU_RISCV|ShiftLeft0~50_combout  = (\CPU_RISCV|ShiftLeft0~48_combout ) # ((\CPU_RISCV|ShiftLeft0~49_combout ) # ((\CPU_RISCV|ShiftLeft0~4_combout  & \CPU_RISCV|regs|rf~2769_combout )))

	.dataa(\CPU_RISCV|ShiftLeft0~4_combout ),
	.datab(\CPU_RISCV|ShiftLeft0~48_combout ),
	.datac(\CPU_RISCV|ShiftLeft0~49_combout ),
	.datad(\CPU_RISCV|regs|rf~2769_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|ShiftLeft0~50_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|ShiftLeft0~50 .lut_mask = 16'hFEFC;
defparam \CPU_RISCV|ShiftLeft0~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N6
cycloneive_lcell_comb \CPU_RISCV|ShiftLeft0~118 (
// Equation(s):
// \CPU_RISCV|ShiftLeft0~118_combout  = (!\CPU_RISCV|imm[3]~18_combout  & ((\CPU_RISCV|imm[2]~19_combout  & ((\CPU_RISCV|ShiftLeft0~59_combout ))) # (!\CPU_RISCV|imm[2]~19_combout  & (\CPU_RISCV|ShiftLeft0~50_combout ))))

	.dataa(\CPU_RISCV|imm[3]~18_combout ),
	.datab(\CPU_RISCV|imm[2]~19_combout ),
	.datac(\CPU_RISCV|ShiftLeft0~50_combout ),
	.datad(\CPU_RISCV|ShiftLeft0~59_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|ShiftLeft0~118_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|ShiftLeft0~118 .lut_mask = 16'h5410;
defparam \CPU_RISCV|ShiftLeft0~118 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N0
cycloneive_lcell_comb \CPU_RISCV|ShiftLeft0~119 (
// Equation(s):
// \CPU_RISCV|ShiftLeft0~119_combout  = (\CPU_RISCV|ShiftLeft0~117_combout  & ((\CPU_RISCV|ShiftLeft0~118_combout ) # ((\CPU_RISCV|imm[3]~18_combout  & \CPU_RISCV|ShiftLeft0~56_combout ))))

	.dataa(\CPU_RISCV|imm[3]~18_combout ),
	.datab(\CPU_RISCV|ShiftLeft0~56_combout ),
	.datac(\CPU_RISCV|ShiftLeft0~117_combout ),
	.datad(\CPU_RISCV|ShiftLeft0~118_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|ShiftLeft0~119_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|ShiftLeft0~119 .lut_mask = 16'hF080;
defparam \CPU_RISCV|ShiftLeft0~119 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N0
cycloneive_lcell_comb \CPU_RISCV|comb~160 (
// Equation(s):
// \CPU_RISCV|comb~160_combout  = (!\CPU_RISCV|imm[4]~17_combout  & \CPU_RISCV|ShiftLeft0~119_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_RISCV|imm[4]~17_combout ),
	.datad(\CPU_RISCV|ShiftLeft0~119_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~160_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~160 .lut_mask = 16'h0F00;
defparam \CPU_RISCV|comb~160 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N14
cycloneive_lcell_comb \CPU_RISCV|comb~161 (
// Equation(s):
// \CPU_RISCV|comb~161_combout  = (\CPU_RISCV|comb~27_combout  & (\CPU_RISCV|comb~50_combout )) # (!\CPU_RISCV|comb~27_combout  & ((\CPU_RISCV|comb~50_combout  & ((\CPU_RISCV|comb~160_combout ))) # (!\CPU_RISCV|comb~50_combout  & (\CPU_RISCV|Add3~20_combout 
// ))))

	.dataa(\CPU_RISCV|comb~27_combout ),
	.datab(\CPU_RISCV|comb~50_combout ),
	.datac(\CPU_RISCV|Add3~20_combout ),
	.datad(\CPU_RISCV|comb~160_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~161_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~161 .lut_mask = 16'hDC98;
defparam \CPU_RISCV|comb~161 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y31_N6
cycloneive_lcell_comb \CPU_RISCV|regs|rf~714feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~714feeder_combout  = \CPU_RISCV|comb~163_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_RISCV|comb~163_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~714feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~714feeder .lut_mask = 16'hFF00;
defparam \CPU_RISCV|regs|rf~714feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y31_N7
dffeas \CPU_RISCV|regs|rf~714 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~714feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~2774_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~714_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~714 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~714 .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y31_N23
dffeas \CPU_RISCV|regs|rf~970 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~163_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2735_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~970_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~970 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~970 .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y31_N13
dffeas \CPU_RISCV|regs|rf~586 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~163_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2776_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~586_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~586 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~586 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y31_N4
cycloneive_lcell_comb \CPU_RISCV|regs|rf~842feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~842feeder_combout  = \CPU_RISCV|comb~163_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_RISCV|comb~163_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~842feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~842feeder .lut_mask = 16'hFF00;
defparam \CPU_RISCV|regs|rf~842feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y31_N5
dffeas \CPU_RISCV|regs|rf~842 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~842feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~2775_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~842_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~842 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~842 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y31_N0
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2321 (
// Equation(s):
// \CPU_RISCV|regs|rf~2321_combout  = (\CPU_RISCV|RS2[2]~3_combout  & (((\CPU_RISCV|RS2[3]~5_combout )))) # (!\CPU_RISCV|RS2[2]~3_combout  & ((\CPU_RISCV|RS2[3]~5_combout  & ((\CPU_RISCV|regs|rf~842_q ))) # (!\CPU_RISCV|RS2[3]~5_combout  & 
// (\CPU_RISCV|regs|rf~586_q ))))

	.dataa(\CPU_RISCV|regs|rf~586_q ),
	.datab(\CPU_RISCV|regs|rf~842_q ),
	.datac(\CPU_RISCV|RS2[2]~3_combout ),
	.datad(\CPU_RISCV|RS2[3]~5_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2321_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2321 .lut_mask = 16'hFC0A;
defparam \CPU_RISCV|regs|rf~2321 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y31_N18
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2322 (
// Equation(s):
// \CPU_RISCV|regs|rf~2322_combout  = (\CPU_RISCV|RS2[2]~3_combout  & ((\CPU_RISCV|regs|rf~2321_combout  & ((\CPU_RISCV|regs|rf~970_q ))) # (!\CPU_RISCV|regs|rf~2321_combout  & (\CPU_RISCV|regs|rf~714_q )))) # (!\CPU_RISCV|RS2[2]~3_combout  & 
// (((\CPU_RISCV|regs|rf~2321_combout ))))

	.dataa(\CPU_RISCV|regs|rf~714_q ),
	.datab(\CPU_RISCV|regs|rf~970_q ),
	.datac(\CPU_RISCV|RS2[2]~3_combout ),
	.datad(\CPU_RISCV|regs|rf~2321_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2322_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2322 .lut_mask = 16'hCFA0;
defparam \CPU_RISCV|regs|rf~2322 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y30_N23
dffeas \CPU_RISCV|regs|rf~1002 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~163_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2742_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~1002_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1002 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~1002 .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y41_N19
dffeas \CPU_RISCV|regs|rf~874 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~163_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2788_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~874_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~874 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~874 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y30_N30
cycloneive_lcell_comb \CPU_RISCV|regs|rf~618feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~618feeder_combout  = \CPU_RISCV|comb~163_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_RISCV|comb~163_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~618feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~618feeder .lut_mask = 16'hFF00;
defparam \CPU_RISCV|regs|rf~618feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y30_N31
dffeas \CPU_RISCV|regs|rf~618 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~618feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~2792_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~618_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~618 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~618 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y41_N24
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2328 (
// Equation(s):
// \CPU_RISCV|regs|rf~2328_combout  = (\CPU_RISCV|RS2[2]~3_combout  & (((\CPU_RISCV|regs|rf~746_q ) # (\CPU_RISCV|RS2[3]~5_combout )))) # (!\CPU_RISCV|RS2[2]~3_combout  & (\CPU_RISCV|regs|rf~618_q  & ((!\CPU_RISCV|RS2[3]~5_combout ))))

	.dataa(\CPU_RISCV|RS2[2]~3_combout ),
	.datab(\CPU_RISCV|regs|rf~618_q ),
	.datac(\CPU_RISCV|regs|rf~746_q ),
	.datad(\CPU_RISCV|RS2[3]~5_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2328_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2328 .lut_mask = 16'hAAE4;
defparam \CPU_RISCV|regs|rf~2328 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y41_N18
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2329 (
// Equation(s):
// \CPU_RISCV|regs|rf~2329_combout  = (\CPU_RISCV|RS2[3]~5_combout  & ((\CPU_RISCV|regs|rf~2328_combout  & (\CPU_RISCV|regs|rf~1002_q )) # (!\CPU_RISCV|regs|rf~2328_combout  & ((\CPU_RISCV|regs|rf~874_q ))))) # (!\CPU_RISCV|RS2[3]~5_combout  & 
// (((\CPU_RISCV|regs|rf~2328_combout ))))

	.dataa(\CPU_RISCV|RS2[3]~5_combout ),
	.datab(\CPU_RISCV|regs|rf~1002_q ),
	.datac(\CPU_RISCV|regs|rf~874_q ),
	.datad(\CPU_RISCV|regs|rf~2328_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2329_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2329 .lut_mask = 16'hDDA0;
defparam \CPU_RISCV|regs|rf~2329 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y39_N21
dffeas \CPU_RISCV|regs|rf~554 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~163_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2780_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~554_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~554 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~554 .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y39_N13
dffeas \CPU_RISCV|regs|rf~682 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~163_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2778_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~682_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~682 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~682 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y39_N12
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2323 (
// Equation(s):
// \CPU_RISCV|regs|rf~2323_combout  = (\CPU_RISCV|RS2[2]~3_combout  & (((\CPU_RISCV|regs|rf~682_q ) # (\CPU_RISCV|RS2[3]~5_combout )))) # (!\CPU_RISCV|RS2[2]~3_combout  & (\CPU_RISCV|regs|rf~554_q  & ((!\CPU_RISCV|RS2[3]~5_combout ))))

	.dataa(\CPU_RISCV|RS2[2]~3_combout ),
	.datab(\CPU_RISCV|regs|rf~554_q ),
	.datac(\CPU_RISCV|regs|rf~682_q ),
	.datad(\CPU_RISCV|RS2[3]~5_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2323_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2323 .lut_mask = 16'hAAE4;
defparam \CPU_RISCV|regs|rf~2323 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y39_N31
dffeas \CPU_RISCV|regs|rf~938 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~163_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2782_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~938_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~938 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~938 .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y39_N31
dffeas \CPU_RISCV|regs|rf~810 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~163_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2777_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~810_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~810 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~810 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y39_N30
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2324 (
// Equation(s):
// \CPU_RISCV|regs|rf~2324_combout  = (\CPU_RISCV|regs|rf~2323_combout  & ((\CPU_RISCV|regs|rf~938_q ) # ((!\CPU_RISCV|RS2[3]~5_combout )))) # (!\CPU_RISCV|regs|rf~2323_combout  & (((\CPU_RISCV|regs|rf~810_q  & \CPU_RISCV|RS2[3]~5_combout ))))

	.dataa(\CPU_RISCV|regs|rf~2323_combout ),
	.datab(\CPU_RISCV|regs|rf~938_q ),
	.datac(\CPU_RISCV|regs|rf~810_q ),
	.datad(\CPU_RISCV|RS2[3]~5_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2324_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2324 .lut_mask = 16'hD8AA;
defparam \CPU_RISCV|regs|rf~2324 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y33_N31
dffeas \CPU_RISCV|regs|rf~906 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~163_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2787_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~906_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~906 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~906 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N28
cycloneive_lcell_comb \CPU_RISCV|regs|rf~650feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~650feeder_combout  = \CPU_RISCV|comb~163_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_RISCV|comb~163_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~650feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~650feeder .lut_mask = 16'hFF00;
defparam \CPU_RISCV|regs|rf~650feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y32_N29
dffeas \CPU_RISCV|regs|rf~650 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~650feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~2783_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~650_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~650 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~650 .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y33_N21
dffeas \CPU_RISCV|regs|rf~522 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~163_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2786_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~522_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~522 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~522 .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y32_N23
dffeas \CPU_RISCV|regs|rf~778 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~163_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2785_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~778_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~778 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~778 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N22
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2325 (
// Equation(s):
// \CPU_RISCV|regs|rf~2325_combout  = (\CPU_RISCV|RS2[3]~5_combout  & (((\CPU_RISCV|regs|rf~778_q ) # (\CPU_RISCV|RS2[2]~3_combout )))) # (!\CPU_RISCV|RS2[3]~5_combout  & (\CPU_RISCV|regs|rf~522_q  & ((!\CPU_RISCV|RS2[2]~3_combout ))))

	.dataa(\CPU_RISCV|RS2[3]~5_combout ),
	.datab(\CPU_RISCV|regs|rf~522_q ),
	.datac(\CPU_RISCV|regs|rf~778_q ),
	.datad(\CPU_RISCV|RS2[2]~3_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2325_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2325 .lut_mask = 16'hAAE4;
defparam \CPU_RISCV|regs|rf~2325 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N2
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2326 (
// Equation(s):
// \CPU_RISCV|regs|rf~2326_combout  = (\CPU_RISCV|regs|rf~2325_combout  & ((\CPU_RISCV|regs|rf~906_q ) # ((!\CPU_RISCV|RS2[2]~3_combout )))) # (!\CPU_RISCV|regs|rf~2325_combout  & (((\CPU_RISCV|regs|rf~650_q  & \CPU_RISCV|RS2[2]~3_combout ))))

	.dataa(\CPU_RISCV|regs|rf~906_q ),
	.datab(\CPU_RISCV|regs|rf~650_q ),
	.datac(\CPU_RISCV|regs|rf~2325_combout ),
	.datad(\CPU_RISCV|RS2[2]~3_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2326_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2326 .lut_mask = 16'hACF0;
defparam \CPU_RISCV|regs|rf~2326 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N24
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2327 (
// Equation(s):
// \CPU_RISCV|regs|rf~2327_combout  = (\CPU_RISCV|RS2[1]~7_combout  & (((\CPU_RISCV|RS2[0]~9_combout )))) # (!\CPU_RISCV|RS2[1]~7_combout  & ((\CPU_RISCV|RS2[0]~9_combout  & (\CPU_RISCV|regs|rf~2324_combout )) # (!\CPU_RISCV|RS2[0]~9_combout  & 
// ((\CPU_RISCV|regs|rf~2326_combout )))))

	.dataa(\CPU_RISCV|regs|rf~2324_combout ),
	.datab(\CPU_RISCV|RS2[1]~7_combout ),
	.datac(\CPU_RISCV|RS2[0]~9_combout ),
	.datad(\CPU_RISCV|regs|rf~2326_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2327_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2327 .lut_mask = 16'hE3E0;
defparam \CPU_RISCV|regs|rf~2327 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N22
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2330 (
// Equation(s):
// \CPU_RISCV|regs|rf~2330_combout  = (\CPU_RISCV|RS2[1]~7_combout  & ((\CPU_RISCV|regs|rf~2327_combout  & ((\CPU_RISCV|regs|rf~2329_combout ))) # (!\CPU_RISCV|regs|rf~2327_combout  & (\CPU_RISCV|regs|rf~2322_combout )))) # (!\CPU_RISCV|RS2[1]~7_combout  & 
// (((\CPU_RISCV|regs|rf~2327_combout ))))

	.dataa(\CPU_RISCV|regs|rf~2322_combout ),
	.datab(\CPU_RISCV|RS2[1]~7_combout ),
	.datac(\CPU_RISCV|regs|rf~2329_combout ),
	.datad(\CPU_RISCV|regs|rf~2327_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2330_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2330 .lut_mask = 16'hF388;
defparam \CPU_RISCV|regs|rf~2330 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y33_N10
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2338 (
// Equation(s):
// \CPU_RISCV|regs|rf~2338_combout  = (\CPU_RISCV|RS2[1]~7_combout  & (((\CPU_RISCV|regs|rf~458_q ) # (\CPU_RISCV|RS2[0]~9_combout )))) # (!\CPU_RISCV|RS2[1]~7_combout  & (\CPU_RISCV|regs|rf~394_q  & ((!\CPU_RISCV|RS2[0]~9_combout ))))

	.dataa(\CPU_RISCV|RS2[1]~7_combout ),
	.datab(\CPU_RISCV|regs|rf~394_q ),
	.datac(\CPU_RISCV|regs|rf~458_q ),
	.datad(\CPU_RISCV|RS2[0]~9_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2338_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2338 .lut_mask = 16'hAAE4;
defparam \CPU_RISCV|regs|rf~2338 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y37_N22
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2339 (
// Equation(s):
// \CPU_RISCV|regs|rf~2339_combout  = (\CPU_RISCV|RS2[0]~9_combout  & ((\CPU_RISCV|regs|rf~2338_combout  & (\CPU_RISCV|regs|rf~490_q )) # (!\CPU_RISCV|regs|rf~2338_combout  & ((\CPU_RISCV|regs|rf~426_q ))))) # (!\CPU_RISCV|RS2[0]~9_combout  & 
// (((\CPU_RISCV|regs|rf~2338_combout ))))

	.dataa(\CPU_RISCV|regs|rf~490_q ),
	.datab(\CPU_RISCV|RS2[0]~9_combout ),
	.datac(\CPU_RISCV|regs|rf~426_q ),
	.datad(\CPU_RISCV|regs|rf~2338_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2339_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2339 .lut_mask = 16'hBBC0;
defparam \CPU_RISCV|regs|rf~2339 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N8
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2331 (
// Equation(s):
// \CPU_RISCV|regs|rf~2331_combout  = (\CPU_RISCV|RS2[0]~9_combout  & (((\CPU_RISCV|regs|rf~298_q ) # (\CPU_RISCV|RS2[1]~7_combout )))) # (!\CPU_RISCV|RS2[0]~9_combout  & (\CPU_RISCV|regs|rf~266_q  & ((!\CPU_RISCV|RS2[1]~7_combout ))))

	.dataa(\CPU_RISCV|RS2[0]~9_combout ),
	.datab(\CPU_RISCV|regs|rf~266_q ),
	.datac(\CPU_RISCV|regs|rf~298_q ),
	.datad(\CPU_RISCV|RS2[1]~7_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2331_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2331 .lut_mask = 16'hAAE4;
defparam \CPU_RISCV|regs|rf~2331 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N28
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2332 (
// Equation(s):
// \CPU_RISCV|regs|rf~2332_combout  = (\CPU_RISCV|regs|rf~2331_combout  & ((\CPU_RISCV|regs|rf~362_q ) # ((!\CPU_RISCV|RS2[1]~7_combout )))) # (!\CPU_RISCV|regs|rf~2331_combout  & (((\CPU_RISCV|regs|rf~330_q  & \CPU_RISCV|RS2[1]~7_combout ))))

	.dataa(\CPU_RISCV|regs|rf~362_q ),
	.datab(\CPU_RISCV|regs|rf~2331_combout ),
	.datac(\CPU_RISCV|regs|rf~330_q ),
	.datad(\CPU_RISCV|RS2[1]~7_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2332_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2332 .lut_mask = 16'hB8CC;
defparam \CPU_RISCV|regs|rf~2332 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N22
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2335 (
// Equation(s):
// \CPU_RISCV|regs|rf~2335_combout  = (\CPU_RISCV|RS2[0]~9_combout  & (((\CPU_RISCV|regs|rf~42_q ) # (\CPU_RISCV|RS2[1]~7_combout )))) # (!\CPU_RISCV|RS2[0]~9_combout  & (\CPU_RISCV|regs|rf~10_q  & ((!\CPU_RISCV|RS2[1]~7_combout ))))

	.dataa(\CPU_RISCV|regs|rf~10_q ),
	.datab(\CPU_RISCV|RS2[0]~9_combout ),
	.datac(\CPU_RISCV|regs|rf~42_q ),
	.datad(\CPU_RISCV|RS2[1]~7_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2335_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2335 .lut_mask = 16'hCCE2;
defparam \CPU_RISCV|regs|rf~2335 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N16
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2336 (
// Equation(s):
// \CPU_RISCV|regs|rf~2336_combout  = (\CPU_RISCV|regs|rf~2335_combout  & ((\CPU_RISCV|regs|rf~106_q ) # ((!\CPU_RISCV|RS2[1]~7_combout )))) # (!\CPU_RISCV|regs|rf~2335_combout  & (((\CPU_RISCV|regs|rf~74_q  & \CPU_RISCV|RS2[1]~7_combout ))))

	.dataa(\CPU_RISCV|regs|rf~2335_combout ),
	.datab(\CPU_RISCV|regs|rf~106_q ),
	.datac(\CPU_RISCV|regs|rf~74_q ),
	.datad(\CPU_RISCV|RS2[1]~7_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2336_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2336 .lut_mask = 16'hD8AA;
defparam \CPU_RISCV|regs|rf~2336 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y30_N4
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2333 (
// Equation(s):
// \CPU_RISCV|regs|rf~2333_combout  = (\CPU_RISCV|RS2[0]~9_combout  & (((\CPU_RISCV|RS2[1]~7_combout )))) # (!\CPU_RISCV|RS2[0]~9_combout  & ((\CPU_RISCV|RS2[1]~7_combout  & (\CPU_RISCV|regs|rf~202_q )) # (!\CPU_RISCV|RS2[1]~7_combout  & 
// ((\CPU_RISCV|regs|rf~138_q )))))

	.dataa(\CPU_RISCV|RS2[0]~9_combout ),
	.datab(\CPU_RISCV|regs|rf~202_q ),
	.datac(\CPU_RISCV|regs|rf~138_q ),
	.datad(\CPU_RISCV|RS2[1]~7_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2333_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2333 .lut_mask = 16'hEE50;
defparam \CPU_RISCV|regs|rf~2333 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y30_N26
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2334 (
// Equation(s):
// \CPU_RISCV|regs|rf~2334_combout  = (\CPU_RISCV|regs|rf~2333_combout  & (((\CPU_RISCV|regs|rf~234_q ) # (!\CPU_RISCV|RS2[0]~9_combout )))) # (!\CPU_RISCV|regs|rf~2333_combout  & (\CPU_RISCV|regs|rf~170_q  & ((\CPU_RISCV|RS2[0]~9_combout ))))

	.dataa(\CPU_RISCV|regs|rf~170_q ),
	.datab(\CPU_RISCV|regs|rf~2333_combout ),
	.datac(\CPU_RISCV|regs|rf~234_q ),
	.datad(\CPU_RISCV|RS2[0]~9_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2334_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2334 .lut_mask = 16'hE2CC;
defparam \CPU_RISCV|regs|rf~2334 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N20
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2337 (
// Equation(s):
// \CPU_RISCV|regs|rf~2337_combout  = (\CPU_RISCV|RS2[3]~5_combout  & (((\CPU_RISCV|RS2[2]~3_combout )))) # (!\CPU_RISCV|RS2[3]~5_combout  & ((\CPU_RISCV|RS2[2]~3_combout  & ((\CPU_RISCV|regs|rf~2334_combout ))) # (!\CPU_RISCV|RS2[2]~3_combout  & 
// (\CPU_RISCV|regs|rf~2336_combout ))))

	.dataa(\CPU_RISCV|regs|rf~2336_combout ),
	.datab(\CPU_RISCV|RS2[3]~5_combout ),
	.datac(\CPU_RISCV|regs|rf~2334_combout ),
	.datad(\CPU_RISCV|RS2[2]~3_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2337_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2337 .lut_mask = 16'hFC22;
defparam \CPU_RISCV|regs|rf~2337 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N10
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2340 (
// Equation(s):
// \CPU_RISCV|regs|rf~2340_combout  = (\CPU_RISCV|RS2[3]~5_combout  & ((\CPU_RISCV|regs|rf~2337_combout  & (\CPU_RISCV|regs|rf~2339_combout )) # (!\CPU_RISCV|regs|rf~2337_combout  & ((\CPU_RISCV|regs|rf~2332_combout ))))) # (!\CPU_RISCV|RS2[3]~5_combout  & 
// (((\CPU_RISCV|regs|rf~2337_combout ))))

	.dataa(\CPU_RISCV|regs|rf~2339_combout ),
	.datab(\CPU_RISCV|RS2[3]~5_combout ),
	.datac(\CPU_RISCV|regs|rf~2332_combout ),
	.datad(\CPU_RISCV|regs|rf~2337_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2340_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2340 .lut_mask = 16'hBBC0;
defparam \CPU_RISCV|regs|rf~2340 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N8
cycloneive_lcell_comb \CPU_RISCV|regs|rd2[10]~22 (
// Equation(s):
// \CPU_RISCV|regs|rd2[10]~22_combout  = (!\CPU_RISCV|regs|Equal1~1_combout  & ((\CPU_RISCV|RS2[4]~10_combout  & (\CPU_RISCV|regs|rf~2330_combout )) # (!\CPU_RISCV|RS2[4]~10_combout  & ((\CPU_RISCV|regs|rf~2340_combout )))))

	.dataa(\CPU_RISCV|regs|Equal1~1_combout ),
	.datab(\CPU_RISCV|RS2[4]~10_combout ),
	.datac(\CPU_RISCV|regs|rf~2330_combout ),
	.datad(\CPU_RISCV|regs|rf~2340_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rd2[10]~22_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rd2[10]~22 .lut_mask = 16'h5140;
defparam \CPU_RISCV|regs|rd2[10]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N6
cycloneive_lcell_comb \CPU_RISCV|Equal16~11 (
// Equation(s):
// \CPU_RISCV|Equal16~11_combout  = \CPU_RISCV|regs|rd2[10]~22_combout  $ (\CPU_RISCV|regs|rd1[10]~21_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_RISCV|regs|rd2[10]~22_combout ),
	.datad(\CPU_RISCV|regs|rd1[10]~21_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|Equal16~11_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|Equal16~11 .lut_mask = 16'h0FF0;
defparam \CPU_RISCV|Equal16~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N8
cycloneive_lcell_comb \CPU_RISCV|comb~162 (
// Equation(s):
// \CPU_RISCV|comb~162_combout  = (\CPU_RISCV|comb~210_combout  & ((\CPU_RISCV|comb~161_combout  & (\CPU_RISCV|imm[10]~22_combout )) # (!\CPU_RISCV|comb~161_combout  & ((\CPU_RISCV|Equal16~11_combout ))))) # (!\CPU_RISCV|comb~210_combout  & 
// (((\CPU_RISCV|comb~161_combout ))))

	.dataa(\CPU_RISCV|comb~210_combout ),
	.datab(\CPU_RISCV|imm[10]~22_combout ),
	.datac(\CPU_RISCV|comb~161_combout ),
	.datad(\CPU_RISCV|Equal16~11_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~162_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~162 .lut_mask = 16'hDAD0;
defparam \CPU_RISCV|comb~162 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y35_N20
cycloneive_lcell_comb \CPU_RISCV|Add1~20 (
// Equation(s):
// \CPU_RISCV|Add1~20_combout  = ((\CPU_RISCV|regs|rd1[10]~21_combout  $ (\CPU_RISCV|regs|rd2[10]~22_combout  $ (!\CPU_RISCV|Add1~19 )))) # (GND)
// \CPU_RISCV|Add1~21  = CARRY((\CPU_RISCV|regs|rd1[10]~21_combout  & ((\CPU_RISCV|regs|rd2[10]~22_combout ) # (!\CPU_RISCV|Add1~19 ))) # (!\CPU_RISCV|regs|rd1[10]~21_combout  & (\CPU_RISCV|regs|rd2[10]~22_combout  & !\CPU_RISCV|Add1~19 )))

	.dataa(\CPU_RISCV|regs|rd1[10]~21_combout ),
	.datab(\CPU_RISCV|regs|rd2[10]~22_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU_RISCV|Add1~19 ),
	.combout(\CPU_RISCV|Add1~20_combout ),
	.cout(\CPU_RISCV|Add1~21 ));
// synopsys translate_off
defparam \CPU_RISCV|Add1~20 .lut_mask = 16'h698E;
defparam \CPU_RISCV|Add1~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N20
cycloneive_lcell_comb \CPU_RISCV|Add2~20 (
// Equation(s):
// \CPU_RISCV|Add2~20_combout  = ((\CPU_RISCV|imm[10]~22_combout  $ (\CPU_RISCV|regs|rd1[10]~21_combout  $ (!\CPU_RISCV|Add2~19 )))) # (GND)
// \CPU_RISCV|Add2~21  = CARRY((\CPU_RISCV|imm[10]~22_combout  & ((\CPU_RISCV|regs|rd1[10]~21_combout ) # (!\CPU_RISCV|Add2~19 ))) # (!\CPU_RISCV|imm[10]~22_combout  & (\CPU_RISCV|regs|rd1[10]~21_combout  & !\CPU_RISCV|Add2~19 )))

	.dataa(\CPU_RISCV|imm[10]~22_combout ),
	.datab(\CPU_RISCV|regs|rd1[10]~21_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU_RISCV|Add2~19 ),
	.combout(\CPU_RISCV|Add2~20_combout ),
	.cout(\CPU_RISCV|Add2~21 ));
// synopsys translate_off
defparam \CPU_RISCV|Add2~20 .lut_mask = 16'h698E;
defparam \CPU_RISCV|Add2~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y35_N30
cycloneive_lcell_comb \CPU_RISCV|comb~159 (
// Equation(s):
// \CPU_RISCV|comb~159_combout  = (\CPU_RISCV|comb~66_combout  & (((\CPU_RISCV|comb~38_combout  & \CPU_RISCV|Add2~20_combout )))) # (!\CPU_RISCV|comb~66_combout  & (\CPU_RISCV|Add1~20_combout  & (!\CPU_RISCV|comb~38_combout )))

	.dataa(\CPU_RISCV|Add1~20_combout ),
	.datab(\CPU_RISCV|comb~66_combout ),
	.datac(\CPU_RISCV|comb~38_combout ),
	.datad(\CPU_RISCV|Add2~20_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~159_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~159 .lut_mask = 16'hC202;
defparam \CPU_RISCV|comb~159 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N20
cycloneive_lcell_comb \CPU_RISCV|comb~163 (
// Equation(s):
// \CPU_RISCV|comb~163_combout  = (\CPU_RISCV|comb~159_combout ) # ((\CPU_RISCV|comb~38_combout  & (!\CPU_RISCV|comb~66_combout  & \CPU_RISCV|comb~162_combout )))

	.dataa(\CPU_RISCV|comb~38_combout ),
	.datab(\CPU_RISCV|comb~66_combout ),
	.datac(\CPU_RISCV|comb~162_combout ),
	.datad(\CPU_RISCV|comb~159_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~163_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~163 .lut_mask = 16'hFF20;
defparam \CPU_RISCV|comb~163 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y41_N25
dffeas \CPU_RISCV|regs|rf~746 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~163_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2790_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~746_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~746 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~746 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y30_N28
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2308 (
// Equation(s):
// \CPU_RISCV|regs|rf~2308_combout  = (\CPU_RISCV|RS1[2]~4_combout  & (((\CPU_RISCV|RS1[3]~5_combout )))) # (!\CPU_RISCV|RS1[2]~4_combout  & ((\CPU_RISCV|RS1[3]~5_combout  & ((\CPU_RISCV|regs|rf~874_q ))) # (!\CPU_RISCV|RS1[3]~5_combout  & 
// (\CPU_RISCV|regs|rf~618_q ))))

	.dataa(\CPU_RISCV|regs|rf~618_q ),
	.datab(\CPU_RISCV|regs|rf~874_q ),
	.datac(\CPU_RISCV|RS1[2]~4_combout ),
	.datad(\CPU_RISCV|RS1[3]~5_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2308_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2308 .lut_mask = 16'hFC0A;
defparam \CPU_RISCV|regs|rf~2308 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y30_N22
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2309 (
// Equation(s):
// \CPU_RISCV|regs|rf~2309_combout  = (\CPU_RISCV|RS1[2]~4_combout  & ((\CPU_RISCV|regs|rf~2308_combout  & ((\CPU_RISCV|regs|rf~1002_q ))) # (!\CPU_RISCV|regs|rf~2308_combout  & (\CPU_RISCV|regs|rf~746_q )))) # (!\CPU_RISCV|RS1[2]~4_combout  & 
// (((\CPU_RISCV|regs|rf~2308_combout ))))

	.dataa(\CPU_RISCV|regs|rf~746_q ),
	.datab(\CPU_RISCV|RS1[2]~4_combout ),
	.datac(\CPU_RISCV|regs|rf~1002_q ),
	.datad(\CPU_RISCV|regs|rf~2308_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2309_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2309 .lut_mask = 16'hF388;
defparam \CPU_RISCV|regs|rf~2309 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y39_N20
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2301 (
// Equation(s):
// \CPU_RISCV|regs|rf~2301_combout  = (\CPU_RISCV|RS1[2]~4_combout  & (((\CPU_RISCV|RS1[3]~5_combout )))) # (!\CPU_RISCV|RS1[2]~4_combout  & ((\CPU_RISCV|RS1[3]~5_combout  & (\CPU_RISCV|regs|rf~810_q )) # (!\CPU_RISCV|RS1[3]~5_combout  & 
// ((\CPU_RISCV|regs|rf~554_q )))))

	.dataa(\CPU_RISCV|RS1[2]~4_combout ),
	.datab(\CPU_RISCV|regs|rf~810_q ),
	.datac(\CPU_RISCV|regs|rf~554_q ),
	.datad(\CPU_RISCV|RS1[3]~5_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2301_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2301 .lut_mask = 16'hEE50;
defparam \CPU_RISCV|regs|rf~2301 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y39_N30
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2302 (
// Equation(s):
// \CPU_RISCV|regs|rf~2302_combout  = (\CPU_RISCV|RS1[2]~4_combout  & ((\CPU_RISCV|regs|rf~2301_combout  & ((\CPU_RISCV|regs|rf~938_q ))) # (!\CPU_RISCV|regs|rf~2301_combout  & (\CPU_RISCV|regs|rf~682_q )))) # (!\CPU_RISCV|RS1[2]~4_combout  & 
// (((\CPU_RISCV|regs|rf~2301_combout ))))

	.dataa(\CPU_RISCV|RS1[2]~4_combout ),
	.datab(\CPU_RISCV|regs|rf~682_q ),
	.datac(\CPU_RISCV|regs|rf~938_q ),
	.datad(\CPU_RISCV|regs|rf~2301_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2302_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2302 .lut_mask = 16'hF588;
defparam \CPU_RISCV|regs|rf~2302 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y31_N12
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2303 (
// Equation(s):
// \CPU_RISCV|regs|rf~2303_combout  = (\CPU_RISCV|RS1[3]~5_combout  & (\CPU_RISCV|RS1[2]~4_combout )) # (!\CPU_RISCV|RS1[3]~5_combout  & ((\CPU_RISCV|RS1[2]~4_combout  & ((\CPU_RISCV|regs|rf~714_q ))) # (!\CPU_RISCV|RS1[2]~4_combout  & 
// (\CPU_RISCV|regs|rf~586_q ))))

	.dataa(\CPU_RISCV|RS1[3]~5_combout ),
	.datab(\CPU_RISCV|RS1[2]~4_combout ),
	.datac(\CPU_RISCV|regs|rf~586_q ),
	.datad(\CPU_RISCV|regs|rf~714_q ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2303_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2303 .lut_mask = 16'hDC98;
defparam \CPU_RISCV|regs|rf~2303 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y31_N22
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2304 (
// Equation(s):
// \CPU_RISCV|regs|rf~2304_combout  = (\CPU_RISCV|RS1[3]~5_combout  & ((\CPU_RISCV|regs|rf~2303_combout  & ((\CPU_RISCV|regs|rf~970_q ))) # (!\CPU_RISCV|regs|rf~2303_combout  & (\CPU_RISCV|regs|rf~842_q )))) # (!\CPU_RISCV|RS1[3]~5_combout  & 
// (((\CPU_RISCV|regs|rf~2303_combout ))))

	.dataa(\CPU_RISCV|RS1[3]~5_combout ),
	.datab(\CPU_RISCV|regs|rf~842_q ),
	.datac(\CPU_RISCV|regs|rf~970_q ),
	.datad(\CPU_RISCV|regs|rf~2303_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2304_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2304 .lut_mask = 16'hF588;
defparam \CPU_RISCV|regs|rf~2304 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y33_N20
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2305 (
// Equation(s):
// \CPU_RISCV|regs|rf~2305_combout  = (\CPU_RISCV|RS1[2]~4_combout  & ((\CPU_RISCV|regs|rf~650_q ) # ((\CPU_RISCV|RS1[3]~5_combout )))) # (!\CPU_RISCV|RS1[2]~4_combout  & (((\CPU_RISCV|regs|rf~522_q  & !\CPU_RISCV|RS1[3]~5_combout ))))

	.dataa(\CPU_RISCV|regs|rf~650_q ),
	.datab(\CPU_RISCV|RS1[2]~4_combout ),
	.datac(\CPU_RISCV|regs|rf~522_q ),
	.datad(\CPU_RISCV|RS1[3]~5_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2305_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2305 .lut_mask = 16'hCCB8;
defparam \CPU_RISCV|regs|rf~2305 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y33_N30
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2306 (
// Equation(s):
// \CPU_RISCV|regs|rf~2306_combout  = (\CPU_RISCV|RS1[3]~5_combout  & ((\CPU_RISCV|regs|rf~2305_combout  & ((\CPU_RISCV|regs|rf~906_q ))) # (!\CPU_RISCV|regs|rf~2305_combout  & (\CPU_RISCV|regs|rf~778_q )))) # (!\CPU_RISCV|RS1[3]~5_combout  & 
// (((\CPU_RISCV|regs|rf~2305_combout ))))

	.dataa(\CPU_RISCV|RS1[3]~5_combout ),
	.datab(\CPU_RISCV|regs|rf~778_q ),
	.datac(\CPU_RISCV|regs|rf~906_q ),
	.datad(\CPU_RISCV|regs|rf~2305_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2306_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2306 .lut_mask = 16'hF588;
defparam \CPU_RISCV|regs|rf~2306 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y30_N20
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2307 (
// Equation(s):
// \CPU_RISCV|regs|rf~2307_combout  = (\CPU_RISCV|RS1[1]~6_combout  & ((\CPU_RISCV|regs|rf~2304_combout ) # ((\CPU_RISCV|RS1[0]~7_combout )))) # (!\CPU_RISCV|RS1[1]~6_combout  & (((!\CPU_RISCV|RS1[0]~7_combout  & \CPU_RISCV|regs|rf~2306_combout ))))

	.dataa(\CPU_RISCV|regs|rf~2304_combout ),
	.datab(\CPU_RISCV|RS1[1]~6_combout ),
	.datac(\CPU_RISCV|RS1[0]~7_combout ),
	.datad(\CPU_RISCV|regs|rf~2306_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2307_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2307 .lut_mask = 16'hCBC8;
defparam \CPU_RISCV|regs|rf~2307 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y30_N26
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2310 (
// Equation(s):
// \CPU_RISCV|regs|rf~2310_combout  = (\CPU_RISCV|RS1[0]~7_combout  & ((\CPU_RISCV|regs|rf~2307_combout  & (\CPU_RISCV|regs|rf~2309_combout )) # (!\CPU_RISCV|regs|rf~2307_combout  & ((\CPU_RISCV|regs|rf~2302_combout ))))) # (!\CPU_RISCV|RS1[0]~7_combout  & 
// (((\CPU_RISCV|regs|rf~2307_combout ))))

	.dataa(\CPU_RISCV|regs|rf~2309_combout ),
	.datab(\CPU_RISCV|RS1[0]~7_combout ),
	.datac(\CPU_RISCV|regs|rf~2302_combout ),
	.datad(\CPU_RISCV|regs|rf~2307_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2310_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2310 .lut_mask = 16'hBBC0;
defparam \CPU_RISCV|regs|rf~2310 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y30_N14
cycloneive_lcell_comb \CPU_RISCV|regs|rd1[10]~21 (
// Equation(s):
// \CPU_RISCV|regs|rd1[10]~21_combout  = (!\CPU_RISCV|regs|Equal0~1_combout  & ((\CPU_RISCV|RS1[4]~8_combout  & (\CPU_RISCV|regs|rf~2310_combout )) # (!\CPU_RISCV|RS1[4]~8_combout  & ((\CPU_RISCV|regs|rf~2320_combout )))))

	.dataa(\CPU_RISCV|regs|rf~2310_combout ),
	.datab(\CPU_RISCV|regs|Equal0~1_combout ),
	.datac(\CPU_RISCV|regs|rf~2320_combout ),
	.datad(\CPU_RISCV|RS1[4]~8_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rd1[10]~21_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rd1[10]~21 .lut_mask = 16'h2230;
defparam \CPU_RISCV|regs|rd1[10]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y35_N22
cycloneive_lcell_comb \CPU_RISCV|Add1~22 (
// Equation(s):
// \CPU_RISCV|Add1~22_combout  = (\CPU_RISCV|regs|rd2[11]~21_combout  & ((\CPU_RISCV|regs|rd1[11]~20_combout  & (\CPU_RISCV|Add1~21  & VCC)) # (!\CPU_RISCV|regs|rd1[11]~20_combout  & (!\CPU_RISCV|Add1~21 )))) # (!\CPU_RISCV|regs|rd2[11]~21_combout  & 
// ((\CPU_RISCV|regs|rd1[11]~20_combout  & (!\CPU_RISCV|Add1~21 )) # (!\CPU_RISCV|regs|rd1[11]~20_combout  & ((\CPU_RISCV|Add1~21 ) # (GND)))))
// \CPU_RISCV|Add1~23  = CARRY((\CPU_RISCV|regs|rd2[11]~21_combout  & (!\CPU_RISCV|regs|rd1[11]~20_combout  & !\CPU_RISCV|Add1~21 )) # (!\CPU_RISCV|regs|rd2[11]~21_combout  & ((!\CPU_RISCV|Add1~21 ) # (!\CPU_RISCV|regs|rd1[11]~20_combout ))))

	.dataa(\CPU_RISCV|regs|rd2[11]~21_combout ),
	.datab(\CPU_RISCV|regs|rd1[11]~20_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU_RISCV|Add1~21 ),
	.combout(\CPU_RISCV|Add1~22_combout ),
	.cout(\CPU_RISCV|Add1~23 ));
// synopsys translate_off
defparam \CPU_RISCV|Add1~22 .lut_mask = 16'h9617;
defparam \CPU_RISCV|Add1~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N22
cycloneive_lcell_comb \CPU_RISCV|Add2~22 (
// Equation(s):
// \CPU_RISCV|Add2~22_combout  = (\CPU_RISCV|regs|rd1[11]~20_combout  & ((\CPU_RISCV|imm[11]~54_combout  & (\CPU_RISCV|Add2~21  & VCC)) # (!\CPU_RISCV|imm[11]~54_combout  & (!\CPU_RISCV|Add2~21 )))) # (!\CPU_RISCV|regs|rd1[11]~20_combout  & 
// ((\CPU_RISCV|imm[11]~54_combout  & (!\CPU_RISCV|Add2~21 )) # (!\CPU_RISCV|imm[11]~54_combout  & ((\CPU_RISCV|Add2~21 ) # (GND)))))
// \CPU_RISCV|Add2~23  = CARRY((\CPU_RISCV|regs|rd1[11]~20_combout  & (!\CPU_RISCV|imm[11]~54_combout  & !\CPU_RISCV|Add2~21 )) # (!\CPU_RISCV|regs|rd1[11]~20_combout  & ((!\CPU_RISCV|Add2~21 ) # (!\CPU_RISCV|imm[11]~54_combout ))))

	.dataa(\CPU_RISCV|regs|rd1[11]~20_combout ),
	.datab(\CPU_RISCV|imm[11]~54_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU_RISCV|Add2~21 ),
	.combout(\CPU_RISCV|Add2~22_combout ),
	.cout(\CPU_RISCV|Add2~23 ));
// synopsys translate_off
defparam \CPU_RISCV|Add2~22 .lut_mask = 16'h9617;
defparam \CPU_RISCV|Add2~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N8
cycloneive_lcell_comb \CPU_RISCV|comb~154 (
// Equation(s):
// \CPU_RISCV|comb~154_combout  = (\CPU_RISCV|comb~66_combout  & (((\CPU_RISCV|comb~38_combout  & \CPU_RISCV|Add2~22_combout )))) # (!\CPU_RISCV|comb~66_combout  & (\CPU_RISCV|Add1~22_combout  & (!\CPU_RISCV|comb~38_combout )))

	.dataa(\CPU_RISCV|Add1~22_combout ),
	.datab(\CPU_RISCV|comb~66_combout ),
	.datac(\CPU_RISCV|comb~38_combout ),
	.datad(\CPU_RISCV|Add2~22_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~154_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~154 .lut_mask = 16'hC202;
defparam \CPU_RISCV|comb~154 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N16
cycloneive_lcell_comb \CPU_RISCV|Equal16~12 (
// Equation(s):
// \CPU_RISCV|Equal16~12_combout  = \CPU_RISCV|regs|rd2[11]~21_combout  $ (\CPU_RISCV|regs|rd1[11]~20_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_RISCV|regs|rd2[11]~21_combout ),
	.datad(\CPU_RISCV|regs|rd1[11]~20_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|Equal16~12_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|Equal16~12 .lut_mask = 16'h0FF0;
defparam \CPU_RISCV|Equal16~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N4
cycloneive_lcell_comb \CPU_RISCV|ShiftLeft0~112 (
// Equation(s):
// \CPU_RISCV|ShiftLeft0~112_combout  = (\CPU_RISCV|imm[2]~19_combout  & (!\CPU_RISCV|imm[3]~18_combout  & ((!\CPU_RISCV|regs|Equal0~2_combout ) # (!\CPU_RISCV|regs|Equal0~0_combout )))) # (!\CPU_RISCV|imm[2]~19_combout  & 
// (((!\CPU_RISCV|regs|Equal0~2_combout )) # (!\CPU_RISCV|regs|Equal0~0_combout )))

	.dataa(\CPU_RISCV|imm[2]~19_combout ),
	.datab(\CPU_RISCV|regs|Equal0~0_combout ),
	.datac(\CPU_RISCV|imm[3]~18_combout ),
	.datad(\CPU_RISCV|regs|Equal0~2_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|ShiftLeft0~112_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|ShiftLeft0~112 .lut_mask = 16'h135F;
defparam \CPU_RISCV|ShiftLeft0~112 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y38_N0
cycloneive_lcell_comb \CPU_RISCV|ShiftLeft0~17 (
// Equation(s):
// \CPU_RISCV|ShiftLeft0~17_combout  = (\CPU_RISCV|ShiftLeft0~9_combout  & ((\CPU_RISCV|RS1[4]~8_combout  & ((\CPU_RISCV|regs|rf~2350_combout ))) # (!\CPU_RISCV|RS1[4]~8_combout  & (\CPU_RISCV|regs|rf~2360_combout ))))

	.dataa(\CPU_RISCV|ShiftLeft0~9_combout ),
	.datab(\CPU_RISCV|RS1[4]~8_combout ),
	.datac(\CPU_RISCV|regs|rf~2360_combout ),
	.datad(\CPU_RISCV|regs|rf~2350_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|ShiftLeft0~17_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|ShiftLeft0~17 .lut_mask = 16'hA820;
defparam \CPU_RISCV|ShiftLeft0~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N2
cycloneive_lcell_comb \CPU_RISCV|ShiftLeft0~16 (
// Equation(s):
// \CPU_RISCV|ShiftLeft0~16_combout  = (\CPU_RISCV|regs|rf~2768_combout  & ((\CPU_RISCV|ShiftLeft0~4_combout ) # ((\CPU_RISCV|comb~30_combout  & \CPU_RISCV|regs|rf~2769_combout )))) # (!\CPU_RISCV|regs|rf~2768_combout  & (\CPU_RISCV|comb~30_combout  & 
// ((\CPU_RISCV|regs|rf~2769_combout ))))

	.dataa(\CPU_RISCV|regs|rf~2768_combout ),
	.datab(\CPU_RISCV|comb~30_combout ),
	.datac(\CPU_RISCV|ShiftLeft0~4_combout ),
	.datad(\CPU_RISCV|regs|rf~2769_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|ShiftLeft0~16_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|ShiftLeft0~16 .lut_mask = 16'hECA0;
defparam \CPU_RISCV|ShiftLeft0~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N8
cycloneive_lcell_comb \CPU_RISCV|ShiftLeft0~18 (
// Equation(s):
// \CPU_RISCV|ShiftLeft0~18_combout  = (\CPU_RISCV|ShiftLeft0~17_combout ) # ((\CPU_RISCV|ShiftLeft0~16_combout ) # ((\CPU_RISCV|ShiftLeft0~8_combout  & \CPU_RISCV|regs|rf~2770_combout )))

	.dataa(\CPU_RISCV|ShiftLeft0~8_combout ),
	.datab(\CPU_RISCV|ShiftLeft0~17_combout ),
	.datac(\CPU_RISCV|regs|rf~2770_combout ),
	.datad(\CPU_RISCV|ShiftLeft0~16_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|ShiftLeft0~18_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|ShiftLeft0~18 .lut_mask = 16'hFFEC;
defparam \CPU_RISCV|ShiftLeft0~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N14
cycloneive_lcell_comb \CPU_RISCV|ShiftLeft0~113 (
// Equation(s):
// \CPU_RISCV|ShiftLeft0~113_combout  = (!\CPU_RISCV|imm[3]~18_combout  & ((\CPU_RISCV|imm[2]~19_combout  & ((\CPU_RISCV|ShiftLeft0~28_combout ))) # (!\CPU_RISCV|imm[2]~19_combout  & (\CPU_RISCV|ShiftLeft0~18_combout ))))

	.dataa(\CPU_RISCV|imm[3]~18_combout ),
	.datab(\CPU_RISCV|ShiftLeft0~18_combout ),
	.datac(\CPU_RISCV|imm[2]~19_combout ),
	.datad(\CPU_RISCV|ShiftLeft0~28_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|ShiftLeft0~113_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|ShiftLeft0~113 .lut_mask = 16'h5404;
defparam \CPU_RISCV|ShiftLeft0~113 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N0
cycloneive_lcell_comb \CPU_RISCV|ShiftLeft0~114 (
// Equation(s):
// \CPU_RISCV|ShiftLeft0~114_combout  = (\CPU_RISCV|ShiftLeft0~112_combout  & ((\CPU_RISCV|ShiftLeft0~113_combout ) # ((\CPU_RISCV|imm[3]~18_combout  & \CPU_RISCV|ShiftLeft0~25_combout ))))

	.dataa(\CPU_RISCV|imm[3]~18_combout ),
	.datab(\CPU_RISCV|ShiftLeft0~112_combout ),
	.datac(\CPU_RISCV|ShiftLeft0~113_combout ),
	.datad(\CPU_RISCV|ShiftLeft0~25_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|ShiftLeft0~114_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|ShiftLeft0~114 .lut_mask = 16'hC8C0;
defparam \CPU_RISCV|ShiftLeft0~114 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N24
cycloneive_lcell_comb \CPU_RISCV|comb~155 (
// Equation(s):
// \CPU_RISCV|comb~155_combout  = (!\CPU_RISCV|imm[4]~17_combout  & \CPU_RISCV|ShiftLeft0~114_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_RISCV|imm[4]~17_combout ),
	.datad(\CPU_RISCV|ShiftLeft0~114_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~155_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~155 .lut_mask = 16'h0F00;
defparam \CPU_RISCV|comb~155 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N18
cycloneive_lcell_comb \CPU_RISCV|comb~156 (
// Equation(s):
// \CPU_RISCV|comb~156_combout  = (\CPU_RISCV|comb~50_combout  & (((\CPU_RISCV|comb~27_combout ) # (\CPU_RISCV|comb~155_combout )))) # (!\CPU_RISCV|comb~50_combout  & (\CPU_RISCV|Add3~22_combout  & (!\CPU_RISCV|comb~27_combout )))

	.dataa(\CPU_RISCV|comb~50_combout ),
	.datab(\CPU_RISCV|Add3~22_combout ),
	.datac(\CPU_RISCV|comb~27_combout ),
	.datad(\CPU_RISCV|comb~155_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~156_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~156 .lut_mask = 16'hAEA4;
defparam \CPU_RISCV|comb~156 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N20
cycloneive_lcell_comb \CPU_RISCV|comb~157 (
// Equation(s):
// \CPU_RISCV|comb~157_combout  = (\CPU_RISCV|comb~210_combout  & ((\CPU_RISCV|comb~156_combout  & ((\CPU_RISCV|imm[11]~54_combout ))) # (!\CPU_RISCV|comb~156_combout  & (\CPU_RISCV|Equal16~12_combout )))) # (!\CPU_RISCV|comb~210_combout  & 
// (((\CPU_RISCV|comb~156_combout ))))

	.dataa(\CPU_RISCV|comb~210_combout ),
	.datab(\CPU_RISCV|Equal16~12_combout ),
	.datac(\CPU_RISCV|imm[11]~54_combout ),
	.datad(\CPU_RISCV|comb~156_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~157_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~157 .lut_mask = 16'hF588;
defparam \CPU_RISCV|comb~157 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N16
cycloneive_lcell_comb \CPU_RISCV|comb~158 (
// Equation(s):
// \CPU_RISCV|comb~158_combout  = (\CPU_RISCV|comb~154_combout ) # ((\CPU_RISCV|comb~38_combout  & (!\CPU_RISCV|comb~66_combout  & \CPU_RISCV|comb~157_combout )))

	.dataa(\CPU_RISCV|comb~38_combout ),
	.datab(\CPU_RISCV|comb~66_combout ),
	.datac(\CPU_RISCV|comb~154_combout ),
	.datad(\CPU_RISCV|comb~157_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~158_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~158 .lut_mask = 16'hF2F0;
defparam \CPU_RISCV|comb~158 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y36_N17
dffeas \CPU_RISCV|regs|rf~491 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|comb~158_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~2752_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~491_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~491 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~491 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N28
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2278 (
// Equation(s):
// \CPU_RISCV|regs|rf~2278_combout  = (\CPU_RISCV|RS1[1]~6_combout  & ((\CPU_RISCV|regs|rf~459_q ) # ((\CPU_RISCV|RS1[0]~7_combout )))) # (!\CPU_RISCV|RS1[1]~6_combout  & (((\CPU_RISCV|regs|rf~395_q  & !\CPU_RISCV|RS1[0]~7_combout ))))

	.dataa(\CPU_RISCV|regs|rf~459_q ),
	.datab(\CPU_RISCV|RS1[1]~6_combout ),
	.datac(\CPU_RISCV|regs|rf~395_q ),
	.datad(\CPU_RISCV|RS1[0]~7_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2278_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2278 .lut_mask = 16'hCCB8;
defparam \CPU_RISCV|regs|rf~2278 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N14
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2279 (
// Equation(s):
// \CPU_RISCV|regs|rf~2279_combout  = (\CPU_RISCV|RS1[0]~7_combout  & ((\CPU_RISCV|regs|rf~2278_combout  & (\CPU_RISCV|regs|rf~491_q )) # (!\CPU_RISCV|regs|rf~2278_combout  & ((\CPU_RISCV|regs|rf~427_q ))))) # (!\CPU_RISCV|RS1[0]~7_combout  & 
// (((\CPU_RISCV|regs|rf~2278_combout ))))

	.dataa(\CPU_RISCV|RS1[0]~7_combout ),
	.datab(\CPU_RISCV|regs|rf~491_q ),
	.datac(\CPU_RISCV|regs|rf~427_q ),
	.datad(\CPU_RISCV|regs|rf~2278_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2279_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2279 .lut_mask = 16'hDDA0;
defparam \CPU_RISCV|regs|rf~2279 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y31_N18
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2271 (
// Equation(s):
// \CPU_RISCV|regs|rf~2271_combout  = (\CPU_RISCV|RS1[0]~7_combout  & ((\CPU_RISCV|regs|rf~299_q ) # ((\CPU_RISCV|RS1[1]~6_combout )))) # (!\CPU_RISCV|RS1[0]~7_combout  & (((\CPU_RISCV|regs|rf~267_q  & !\CPU_RISCV|RS1[1]~6_combout ))))

	.dataa(\CPU_RISCV|regs|rf~299_q ),
	.datab(\CPU_RISCV|RS1[0]~7_combout ),
	.datac(\CPU_RISCV|regs|rf~267_q ),
	.datad(\CPU_RISCV|RS1[1]~6_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2271_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2271 .lut_mask = 16'hCCB8;
defparam \CPU_RISCV|regs|rf~2271 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y31_N0
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2272 (
// Equation(s):
// \CPU_RISCV|regs|rf~2272_combout  = (\CPU_RISCV|regs|rf~2271_combout  & (((\CPU_RISCV|regs|rf~363_q ) # (!\CPU_RISCV|RS1[1]~6_combout )))) # (!\CPU_RISCV|regs|rf~2271_combout  & (\CPU_RISCV|regs|rf~331_q  & ((\CPU_RISCV|RS1[1]~6_combout ))))

	.dataa(\CPU_RISCV|regs|rf~331_q ),
	.datab(\CPU_RISCV|regs|rf~2271_combout ),
	.datac(\CPU_RISCV|regs|rf~363_q ),
	.datad(\CPU_RISCV|RS1[1]~6_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2272_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2272 .lut_mask = 16'hE2CC;
defparam \CPU_RISCV|regs|rf~2272 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y38_N24
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2275 (
// Equation(s):
// \CPU_RISCV|regs|rf~2275_combout  = (\CPU_RISCV|RS1[0]~7_combout  & ((\CPU_RISCV|regs|rf~43_q ) # ((\CPU_RISCV|RS1[1]~6_combout )))) # (!\CPU_RISCV|RS1[0]~7_combout  & (((\CPU_RISCV|regs|rf~11_q  & !\CPU_RISCV|RS1[1]~6_combout ))))

	.dataa(\CPU_RISCV|regs|rf~43_q ),
	.datab(\CPU_RISCV|RS1[0]~7_combout ),
	.datac(\CPU_RISCV|regs|rf~11_q ),
	.datad(\CPU_RISCV|RS1[1]~6_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2275_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2275 .lut_mask = 16'hCCB8;
defparam \CPU_RISCV|regs|rf~2275 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y38_N14
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2276 (
// Equation(s):
// \CPU_RISCV|regs|rf~2276_combout  = (\CPU_RISCV|RS1[1]~6_combout  & ((\CPU_RISCV|regs|rf~2275_combout  & ((\CPU_RISCV|regs|rf~107_q ))) # (!\CPU_RISCV|regs|rf~2275_combout  & (\CPU_RISCV|regs|rf~75_q )))) # (!\CPU_RISCV|RS1[1]~6_combout  & 
// (((\CPU_RISCV|regs|rf~2275_combout ))))

	.dataa(\CPU_RISCV|regs|rf~75_q ),
	.datab(\CPU_RISCV|RS1[1]~6_combout ),
	.datac(\CPU_RISCV|regs|rf~107_q ),
	.datad(\CPU_RISCV|regs|rf~2275_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2276_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2276 .lut_mask = 16'hF388;
defparam \CPU_RISCV|regs|rf~2276 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y30_N16
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2273 (
// Equation(s):
// \CPU_RISCV|regs|rf~2273_combout  = (\CPU_RISCV|RS1[1]~6_combout  & ((\CPU_RISCV|regs|rf~203_q ) # ((\CPU_RISCV|RS1[0]~7_combout )))) # (!\CPU_RISCV|RS1[1]~6_combout  & (((\CPU_RISCV|regs|rf~139_q  & !\CPU_RISCV|RS1[0]~7_combout ))))

	.dataa(\CPU_RISCV|RS1[1]~6_combout ),
	.datab(\CPU_RISCV|regs|rf~203_q ),
	.datac(\CPU_RISCV|regs|rf~139_q ),
	.datad(\CPU_RISCV|RS1[0]~7_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2273_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2273 .lut_mask = 16'hAAD8;
defparam \CPU_RISCV|regs|rf~2273 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y30_N6
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2274 (
// Equation(s):
// \CPU_RISCV|regs|rf~2274_combout  = (\CPU_RISCV|RS1[0]~7_combout  & ((\CPU_RISCV|regs|rf~2273_combout  & ((\CPU_RISCV|regs|rf~235_q ))) # (!\CPU_RISCV|regs|rf~2273_combout  & (\CPU_RISCV|regs|rf~171_q )))) # (!\CPU_RISCV|RS1[0]~7_combout  & 
// (((\CPU_RISCV|regs|rf~2273_combout ))))

	.dataa(\CPU_RISCV|regs|rf~171_q ),
	.datab(\CPU_RISCV|RS1[0]~7_combout ),
	.datac(\CPU_RISCV|regs|rf~235_q ),
	.datad(\CPU_RISCV|regs|rf~2273_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2274_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2274 .lut_mask = 16'hF388;
defparam \CPU_RISCV|regs|rf~2274 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N20
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2277 (
// Equation(s):
// \CPU_RISCV|regs|rf~2277_combout  = (\CPU_RISCV|RS1[2]~4_combout  & (((\CPU_RISCV|RS1[3]~5_combout ) # (\CPU_RISCV|regs|rf~2274_combout )))) # (!\CPU_RISCV|RS1[2]~4_combout  & (\CPU_RISCV|regs|rf~2276_combout  & (!\CPU_RISCV|RS1[3]~5_combout )))

	.dataa(\CPU_RISCV|regs|rf~2276_combout ),
	.datab(\CPU_RISCV|RS1[2]~4_combout ),
	.datac(\CPU_RISCV|RS1[3]~5_combout ),
	.datad(\CPU_RISCV|regs|rf~2274_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2277_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2277 .lut_mask = 16'hCEC2;
defparam \CPU_RISCV|regs|rf~2277 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N22
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2280 (
// Equation(s):
// \CPU_RISCV|regs|rf~2280_combout  = (\CPU_RISCV|RS1[3]~5_combout  & ((\CPU_RISCV|regs|rf~2277_combout  & (\CPU_RISCV|regs|rf~2279_combout )) # (!\CPU_RISCV|regs|rf~2277_combout  & ((\CPU_RISCV|regs|rf~2272_combout ))))) # (!\CPU_RISCV|RS1[3]~5_combout  & 
// (((\CPU_RISCV|regs|rf~2277_combout ))))

	.dataa(\CPU_RISCV|regs|rf~2279_combout ),
	.datab(\CPU_RISCV|regs|rf~2272_combout ),
	.datac(\CPU_RISCV|RS1[3]~5_combout ),
	.datad(\CPU_RISCV|regs|rf~2277_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2280_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2280 .lut_mask = 16'hAFC0;
defparam \CPU_RISCV|regs|rf~2280 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N6
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2768 (
// Equation(s):
// \CPU_RISCV|regs|rf~2768_combout  = (\CPU_RISCV|RS1~2_combout  & (((\CPU_RISCV|regs|rf~2280_combout )))) # (!\CPU_RISCV|RS1~2_combout  & ((\imem|RAM~1228_combout  & ((\CPU_RISCV|regs|rf~2270_combout ))) # (!\imem|RAM~1228_combout  & 
// (\CPU_RISCV|regs|rf~2280_combout ))))

	.dataa(\CPU_RISCV|RS1~2_combout ),
	.datab(\imem|RAM~1228_combout ),
	.datac(\CPU_RISCV|regs|rf~2280_combout ),
	.datad(\CPU_RISCV|regs|rf~2270_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2768_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2768 .lut_mask = 16'hF4B0;
defparam \CPU_RISCV|regs|rf~2768 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y38_N22
cycloneive_lcell_comb \CPU_RISCV|ShiftLeft0~90 (
// Equation(s):
// \CPU_RISCV|ShiftLeft0~90_combout  = (\CPU_RISCV|comb~30_combout  & ((\CPU_RISCV|regs|rf~2768_combout ) # ((\CPU_RISCV|ShiftLeft0~4_combout  & \CPU_RISCV|regs|rf~2756_combout )))) # (!\CPU_RISCV|comb~30_combout  & (((\CPU_RISCV|ShiftLeft0~4_combout  & 
// \CPU_RISCV|regs|rf~2756_combout ))))

	.dataa(\CPU_RISCV|comb~30_combout ),
	.datab(\CPU_RISCV|regs|rf~2768_combout ),
	.datac(\CPU_RISCV|ShiftLeft0~4_combout ),
	.datad(\CPU_RISCV|regs|rf~2756_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|ShiftLeft0~90_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|ShiftLeft0~90 .lut_mask = 16'hF888;
defparam \CPU_RISCV|ShiftLeft0~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y38_N18
cycloneive_lcell_comb \CPU_RISCV|ShiftLeft0~92 (
// Equation(s):
// \CPU_RISCV|ShiftLeft0~92_combout  = (\CPU_RISCV|ShiftLeft0~91_combout ) # ((\CPU_RISCV|ShiftLeft0~90_combout ) # ((\CPU_RISCV|ShiftLeft0~9_combout  & \CPU_RISCV|regs|rf~2769_combout )))

	.dataa(\CPU_RISCV|ShiftLeft0~9_combout ),
	.datab(\CPU_RISCV|ShiftLeft0~91_combout ),
	.datac(\CPU_RISCV|ShiftLeft0~90_combout ),
	.datad(\CPU_RISCV|regs|rf~2769_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|ShiftLeft0~92_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|ShiftLeft0~92 .lut_mask = 16'hFEFC;
defparam \CPU_RISCV|ShiftLeft0~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y38_N2
cycloneive_lcell_comb \CPU_RISCV|ShiftLeft0~93 (
// Equation(s):
// \CPU_RISCV|ShiftLeft0~93_combout  = (!\CPU_RISCV|imm[3]~18_combout  & ((\CPU_RISCV|imm[2]~19_combout  & ((\CPU_RISCV|ShiftLeft0~89_combout ))) # (!\CPU_RISCV|imm[2]~19_combout  & (\CPU_RISCV|ShiftLeft0~92_combout ))))

	.dataa(\CPU_RISCV|imm[3]~18_combout ),
	.datab(\CPU_RISCV|imm[2]~19_combout ),
	.datac(\CPU_RISCV|ShiftLeft0~92_combout ),
	.datad(\CPU_RISCV|ShiftLeft0~89_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|ShiftLeft0~93_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|ShiftLeft0~93 .lut_mask = 16'h5410;
defparam \CPU_RISCV|ShiftLeft0~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y38_N16
cycloneive_lcell_comb \CPU_RISCV|ShiftLeft0~98 (
// Equation(s):
// \CPU_RISCV|ShiftLeft0~98_combout  = (\CPU_RISCV|ShiftLeft0~86_combout  & ((\CPU_RISCV|ShiftLeft0~93_combout ) # ((\CPU_RISCV|imm[3]~18_combout  & \CPU_RISCV|ShiftLeft0~97_combout ))))

	.dataa(\CPU_RISCV|imm[3]~18_combout ),
	.datab(\CPU_RISCV|ShiftLeft0~86_combout ),
	.datac(\CPU_RISCV|ShiftLeft0~97_combout ),
	.datad(\CPU_RISCV|ShiftLeft0~93_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|ShiftLeft0~98_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|ShiftLeft0~98 .lut_mask = 16'hCC80;
defparam \CPU_RISCV|ShiftLeft0~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y38_N6
cycloneive_lcell_comb \CPU_RISCV|comb~150 (
// Equation(s):
// \CPU_RISCV|comb~150_combout  = (!\CPU_RISCV|imm[4]~17_combout  & \CPU_RISCV|ShiftLeft0~98_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_RISCV|imm[4]~17_combout ),
	.datad(\CPU_RISCV|ShiftLeft0~98_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~150_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~150 .lut_mask = 16'h0F00;
defparam \CPU_RISCV|comb~150 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y38_N28
cycloneive_lcell_comb \CPU_RISCV|comb~151 (
// Equation(s):
// \CPU_RISCV|comb~151_combout  = (\CPU_RISCV|comb~50_combout  & ((\CPU_RISCV|comb~27_combout ) # ((\CPU_RISCV|comb~150_combout )))) # (!\CPU_RISCV|comb~50_combout  & (!\CPU_RISCV|comb~27_combout  & (\CPU_RISCV|Add3~24_combout )))

	.dataa(\CPU_RISCV|comb~50_combout ),
	.datab(\CPU_RISCV|comb~27_combout ),
	.datac(\CPU_RISCV|Add3~24_combout ),
	.datad(\CPU_RISCV|comb~150_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~151_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~151 .lut_mask = 16'hBA98;
defparam \CPU_RISCV|comb~151 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y38_N26
cycloneive_lcell_comb \CPU_RISCV|comb~152 (
// Equation(s):
// \CPU_RISCV|comb~152_combout  = (\CPU_RISCV|comb~210_combout  & ((\CPU_RISCV|comb~151_combout  & (\CPU_RISCV|imm[12]~52_combout )) # (!\CPU_RISCV|comb~151_combout  & ((\CPU_RISCV|Equal16~14_combout ))))) # (!\CPU_RISCV|comb~210_combout  & 
// (((\CPU_RISCV|comb~151_combout ))))

	.dataa(\CPU_RISCV|imm[12]~52_combout ),
	.datab(\CPU_RISCV|comb~210_combout ),
	.datac(\CPU_RISCV|Equal16~14_combout ),
	.datad(\CPU_RISCV|comb~151_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~152_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~152 .lut_mask = 16'hBBC0;
defparam \CPU_RISCV|comb~152 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N0
cycloneive_lcell_comb \CPU_RISCV|regs|rd1[12]~19 (
// Equation(s):
// \CPU_RISCV|regs|rd1[12]~19_combout  = (!\CPU_RISCV|regs|Equal0~1_combout  & ((\CPU_RISCV|RS1[4]~8_combout  & (\CPU_RISCV|regs|rf~2230_combout )) # (!\CPU_RISCV|RS1[4]~8_combout  & ((\CPU_RISCV|regs|rf~2240_combout )))))

	.dataa(\CPU_RISCV|RS1[4]~8_combout ),
	.datab(\CPU_RISCV|regs|rf~2230_combout ),
	.datac(\CPU_RISCV|regs|Equal0~1_combout ),
	.datad(\CPU_RISCV|regs|rf~2240_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rd1[12]~19_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rd1[12]~19 .lut_mask = 16'h0D08;
defparam \CPU_RISCV|regs|rd1[12]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N24
cycloneive_lcell_comb \CPU_RISCV|Add2~24 (
// Equation(s):
// \CPU_RISCV|Add2~24_combout  = ((\CPU_RISCV|regs|rd1[12]~19_combout  $ (\CPU_RISCV|imm[12]~52_combout  $ (!\CPU_RISCV|Add2~23 )))) # (GND)
// \CPU_RISCV|Add2~25  = CARRY((\CPU_RISCV|regs|rd1[12]~19_combout  & ((\CPU_RISCV|imm[12]~52_combout ) # (!\CPU_RISCV|Add2~23 ))) # (!\CPU_RISCV|regs|rd1[12]~19_combout  & (\CPU_RISCV|imm[12]~52_combout  & !\CPU_RISCV|Add2~23 )))

	.dataa(\CPU_RISCV|regs|rd1[12]~19_combout ),
	.datab(\CPU_RISCV|imm[12]~52_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU_RISCV|Add2~23 ),
	.combout(\CPU_RISCV|Add2~24_combout ),
	.cout(\CPU_RISCV|Add2~25 ));
// synopsys translate_off
defparam \CPU_RISCV|Add2~24 .lut_mask = 16'h698E;
defparam \CPU_RISCV|Add2~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y35_N24
cycloneive_lcell_comb \CPU_RISCV|Add1~24 (
// Equation(s):
// \CPU_RISCV|Add1~24_combout  = ((\CPU_RISCV|regs|rd1[12]~19_combout  $ (\CPU_RISCV|regs|rd2[12]~20_combout  $ (!\CPU_RISCV|Add1~23 )))) # (GND)
// \CPU_RISCV|Add1~25  = CARRY((\CPU_RISCV|regs|rd1[12]~19_combout  & ((\CPU_RISCV|regs|rd2[12]~20_combout ) # (!\CPU_RISCV|Add1~23 ))) # (!\CPU_RISCV|regs|rd1[12]~19_combout  & (\CPU_RISCV|regs|rd2[12]~20_combout  & !\CPU_RISCV|Add1~23 )))

	.dataa(\CPU_RISCV|regs|rd1[12]~19_combout ),
	.datab(\CPU_RISCV|regs|rd2[12]~20_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU_RISCV|Add1~23 ),
	.combout(\CPU_RISCV|Add1~24_combout ),
	.cout(\CPU_RISCV|Add1~25 ));
// synopsys translate_off
defparam \CPU_RISCV|Add1~24 .lut_mask = 16'h698E;
defparam \CPU_RISCV|Add1~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y38_N24
cycloneive_lcell_comb \CPU_RISCV|comb~149 (
// Equation(s):
// \CPU_RISCV|comb~149_combout  = (\CPU_RISCV|comb~66_combout  & (\CPU_RISCV|comb~38_combout  & (\CPU_RISCV|Add2~24_combout ))) # (!\CPU_RISCV|comb~66_combout  & (!\CPU_RISCV|comb~38_combout  & ((\CPU_RISCV|Add1~24_combout ))))

	.dataa(\CPU_RISCV|comb~66_combout ),
	.datab(\CPU_RISCV|comb~38_combout ),
	.datac(\CPU_RISCV|Add2~24_combout ),
	.datad(\CPU_RISCV|Add1~24_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~149_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~149 .lut_mask = 16'h9180;
defparam \CPU_RISCV|comb~149 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y38_N16
cycloneive_lcell_comb \CPU_RISCV|comb~153 (
// Equation(s):
// \CPU_RISCV|comb~153_combout  = (\CPU_RISCV|comb~149_combout ) # ((!\CPU_RISCV|comb~66_combout  & (\CPU_RISCV|comb~38_combout  & \CPU_RISCV|comb~152_combout )))

	.dataa(\CPU_RISCV|comb~66_combout ),
	.datab(\CPU_RISCV|comb~38_combout ),
	.datac(\CPU_RISCV|comb~152_combout ),
	.datad(\CPU_RISCV|comb~149_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~153_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~153 .lut_mask = 16'hFF40;
defparam \CPU_RISCV|comb~153 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y30_N25
dffeas \CPU_RISCV|regs|rf~204 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~153_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2746_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~204_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~204 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~204 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y29_N28
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2231 (
// Equation(s):
// \CPU_RISCV|regs|rf~2231_combout  = (\CPU_RISCV|RS1[0]~7_combout  & ((\CPU_RISCV|regs|rf~172_q ) # ((\CPU_RISCV|RS1[1]~6_combout )))) # (!\CPU_RISCV|RS1[0]~7_combout  & (((\CPU_RISCV|regs|rf~140_q  & !\CPU_RISCV|RS1[1]~6_combout ))))

	.dataa(\CPU_RISCV|RS1[0]~7_combout ),
	.datab(\CPU_RISCV|regs|rf~172_q ),
	.datac(\CPU_RISCV|regs|rf~140_q ),
	.datad(\CPU_RISCV|RS1[1]~6_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2231_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2231 .lut_mask = 16'hAAD8;
defparam \CPU_RISCV|regs|rf~2231 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y29_N18
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2232 (
// Equation(s):
// \CPU_RISCV|regs|rf~2232_combout  = (\CPU_RISCV|RS1[1]~6_combout  & ((\CPU_RISCV|regs|rf~2231_combout  & ((\CPU_RISCV|regs|rf~236_q ))) # (!\CPU_RISCV|regs|rf~2231_combout  & (\CPU_RISCV|regs|rf~204_q )))) # (!\CPU_RISCV|RS1[1]~6_combout  & 
// (((\CPU_RISCV|regs|rf~2231_combout ))))

	.dataa(\CPU_RISCV|regs|rf~204_q ),
	.datab(\CPU_RISCV|RS1[1]~6_combout ),
	.datac(\CPU_RISCV|regs|rf~236_q ),
	.datad(\CPU_RISCV|regs|rf~2231_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2232_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2232 .lut_mask = 16'hF388;
defparam \CPU_RISCV|regs|rf~2232 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y36_N16
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2238 (
// Equation(s):
// \CPU_RISCV|regs|rf~2238_combout  = (\CPU_RISCV|RS1[1]~6_combout  & (((\CPU_RISCV|RS1[0]~7_combout )))) # (!\CPU_RISCV|RS1[1]~6_combout  & ((\CPU_RISCV|RS1[0]~7_combout  & (\CPU_RISCV|regs|rf~428_q )) # (!\CPU_RISCV|RS1[0]~7_combout  & 
// ((\CPU_RISCV|regs|rf~396_q )))))

	.dataa(\CPU_RISCV|RS1[1]~6_combout ),
	.datab(\CPU_RISCV|regs|rf~428_q ),
	.datac(\CPU_RISCV|regs|rf~396_q ),
	.datad(\CPU_RISCV|RS1[0]~7_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2238_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2238 .lut_mask = 16'hEE50;
defparam \CPU_RISCV|regs|rf~2238 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y36_N30
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2239 (
// Equation(s):
// \CPU_RISCV|regs|rf~2239_combout  = (\CPU_RISCV|RS1[1]~6_combout  & ((\CPU_RISCV|regs|rf~2238_combout  & (\CPU_RISCV|regs|rf~492_q )) # (!\CPU_RISCV|regs|rf~2238_combout  & ((\CPU_RISCV|regs|rf~460_q ))))) # (!\CPU_RISCV|RS1[1]~6_combout  & 
// (((\CPU_RISCV|regs|rf~2238_combout ))))

	.dataa(\CPU_RISCV|RS1[1]~6_combout ),
	.datab(\CPU_RISCV|regs|rf~492_q ),
	.datac(\CPU_RISCV|regs|rf~460_q ),
	.datad(\CPU_RISCV|regs|rf~2238_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2239_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2239 .lut_mask = 16'hDDA0;
defparam \CPU_RISCV|regs|rf~2239 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N16
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2235 (
// Equation(s):
// \CPU_RISCV|regs|rf~2235_combout  = (\CPU_RISCV|RS1[1]~6_combout  & ((\CPU_RISCV|regs|rf~76_q ) # ((\CPU_RISCV|RS1[0]~7_combout )))) # (!\CPU_RISCV|RS1[1]~6_combout  & (((\CPU_RISCV|regs|rf~12_q  & !\CPU_RISCV|RS1[0]~7_combout ))))

	.dataa(\CPU_RISCV|regs|rf~76_q ),
	.datab(\CPU_RISCV|RS1[1]~6_combout ),
	.datac(\CPU_RISCV|regs|rf~12_q ),
	.datad(\CPU_RISCV|RS1[0]~7_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2235_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2235 .lut_mask = 16'hCCB8;
defparam \CPU_RISCV|regs|rf~2235 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N26
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2236 (
// Equation(s):
// \CPU_RISCV|regs|rf~2236_combout  = (\CPU_RISCV|regs|rf~2235_combout  & (((\CPU_RISCV|regs|rf~108_q ) # (!\CPU_RISCV|RS1[0]~7_combout )))) # (!\CPU_RISCV|regs|rf~2235_combout  & (\CPU_RISCV|regs|rf~44_q  & ((\CPU_RISCV|RS1[0]~7_combout ))))

	.dataa(\CPU_RISCV|regs|rf~44_q ),
	.datab(\CPU_RISCV|regs|rf~2235_combout ),
	.datac(\CPU_RISCV|regs|rf~108_q ),
	.datad(\CPU_RISCV|RS1[0]~7_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2236_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2236 .lut_mask = 16'hE2CC;
defparam \CPU_RISCV|regs|rf~2236 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y31_N10
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2233 (
// Equation(s):
// \CPU_RISCV|regs|rf~2233_combout  = (\CPU_RISCV|RS1[0]~7_combout  & (((\CPU_RISCV|RS1[1]~6_combout )))) # (!\CPU_RISCV|RS1[0]~7_combout  & ((\CPU_RISCV|RS1[1]~6_combout  & (\CPU_RISCV|regs|rf~332_q )) # (!\CPU_RISCV|RS1[1]~6_combout  & 
// ((\CPU_RISCV|regs|rf~268_q )))))

	.dataa(\CPU_RISCV|regs|rf~332_q ),
	.datab(\CPU_RISCV|RS1[0]~7_combout ),
	.datac(\CPU_RISCV|regs|rf~268_q ),
	.datad(\CPU_RISCV|RS1[1]~6_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2233_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2233 .lut_mask = 16'hEE30;
defparam \CPU_RISCV|regs|rf~2233 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y31_N8
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2234 (
// Equation(s):
// \CPU_RISCV|regs|rf~2234_combout  = (\CPU_RISCV|RS1[0]~7_combout  & ((\CPU_RISCV|regs|rf~2233_combout  & ((\CPU_RISCV|regs|rf~364_q ))) # (!\CPU_RISCV|regs|rf~2233_combout  & (\CPU_RISCV|regs|rf~300_q )))) # (!\CPU_RISCV|RS1[0]~7_combout  & 
// (((\CPU_RISCV|regs|rf~2233_combout ))))

	.dataa(\CPU_RISCV|RS1[0]~7_combout ),
	.datab(\CPU_RISCV|regs|rf~300_q ),
	.datac(\CPU_RISCV|regs|rf~364_q ),
	.datad(\CPU_RISCV|regs|rf~2233_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2234_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2234 .lut_mask = 16'hF588;
defparam \CPU_RISCV|regs|rf~2234 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y36_N24
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2237 (
// Equation(s):
// \CPU_RISCV|regs|rf~2237_combout  = (\CPU_RISCV|RS1[2]~4_combout  & (\CPU_RISCV|RS1[3]~5_combout )) # (!\CPU_RISCV|RS1[2]~4_combout  & ((\CPU_RISCV|RS1[3]~5_combout  & ((\CPU_RISCV|regs|rf~2234_combout ))) # (!\CPU_RISCV|RS1[3]~5_combout  & 
// (\CPU_RISCV|regs|rf~2236_combout ))))

	.dataa(\CPU_RISCV|RS1[2]~4_combout ),
	.datab(\CPU_RISCV|RS1[3]~5_combout ),
	.datac(\CPU_RISCV|regs|rf~2236_combout ),
	.datad(\CPU_RISCV|regs|rf~2234_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2237_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2237 .lut_mask = 16'hDC98;
defparam \CPU_RISCV|regs|rf~2237 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y36_N26
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2240 (
// Equation(s):
// \CPU_RISCV|regs|rf~2240_combout  = (\CPU_RISCV|RS1[2]~4_combout  & ((\CPU_RISCV|regs|rf~2237_combout  & ((\CPU_RISCV|regs|rf~2239_combout ))) # (!\CPU_RISCV|regs|rf~2237_combout  & (\CPU_RISCV|regs|rf~2232_combout )))) # (!\CPU_RISCV|RS1[2]~4_combout  & 
// (((\CPU_RISCV|regs|rf~2237_combout ))))

	.dataa(\CPU_RISCV|RS1[2]~4_combout ),
	.datab(\CPU_RISCV|regs|rf~2232_combout ),
	.datac(\CPU_RISCV|regs|rf~2239_combout ),
	.datad(\CPU_RISCV|regs|rf~2237_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2240_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2240 .lut_mask = 16'hF588;
defparam \CPU_RISCV|regs|rf~2240 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N4
cycloneive_lcell_comb \CPU_RISCV|ShiftLeft0~70 (
// Equation(s):
// \CPU_RISCV|ShiftLeft0~70_combout  = (\CPU_RISCV|comb~30_combout  & ((\CPU_RISCV|RS1[4]~8_combout  & ((\CPU_RISCV|regs|rf~2230_combout ))) # (!\CPU_RISCV|RS1[4]~8_combout  & (\CPU_RISCV|regs|rf~2240_combout ))))

	.dataa(\CPU_RISCV|regs|rf~2240_combout ),
	.datab(\CPU_RISCV|RS1[4]~8_combout ),
	.datac(\CPU_RISCV|comb~30_combout ),
	.datad(\CPU_RISCV|regs|rf~2230_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|ShiftLeft0~70_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|ShiftLeft0~70 .lut_mask = 16'hE020;
defparam \CPU_RISCV|ShiftLeft0~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N18
cycloneive_lcell_comb \CPU_RISCV|ShiftLeft0~71 (
// Equation(s):
// \CPU_RISCV|ShiftLeft0~71_combout  = (\CPU_RISCV|ShiftLeft0~9_combout  & ((\CPU_RISCV|regs|rf~2768_combout ) # ((\CPU_RISCV|ShiftLeft0~8_combout  & \CPU_RISCV|regs|rf~2769_combout )))) # (!\CPU_RISCV|ShiftLeft0~9_combout  & (\CPU_RISCV|ShiftLeft0~8_combout 
//  & ((\CPU_RISCV|regs|rf~2769_combout ))))

	.dataa(\CPU_RISCV|ShiftLeft0~9_combout ),
	.datab(\CPU_RISCV|ShiftLeft0~8_combout ),
	.datac(\CPU_RISCV|regs|rf~2768_combout ),
	.datad(\CPU_RISCV|regs|rf~2769_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|ShiftLeft0~71_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|ShiftLeft0~71 .lut_mask = 16'hECA0;
defparam \CPU_RISCV|ShiftLeft0~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N24
cycloneive_lcell_comb \CPU_RISCV|ShiftLeft0~72 (
// Equation(s):
// \CPU_RISCV|ShiftLeft0~72_combout  = (\CPU_RISCV|ShiftLeft0~70_combout ) # ((\CPU_RISCV|ShiftLeft0~71_combout ) # ((\CPU_RISCV|ShiftLeft0~4_combout  & \CPU_RISCV|regs|rf~2757_combout )))

	.dataa(\CPU_RISCV|ShiftLeft0~4_combout ),
	.datab(\CPU_RISCV|ShiftLeft0~70_combout ),
	.datac(\CPU_RISCV|regs|rf~2757_combout ),
	.datad(\CPU_RISCV|ShiftLeft0~71_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|ShiftLeft0~72_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|ShiftLeft0~72 .lut_mask = 16'hFFEC;
defparam \CPU_RISCV|ShiftLeft0~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N0
cycloneive_lcell_comb \CPU_RISCV|ShiftLeft0~73 (
// Equation(s):
// \CPU_RISCV|ShiftLeft0~73_combout  = (!\CPU_RISCV|imm[3]~18_combout  & ((\CPU_RISCV|imm[2]~19_combout  & (\CPU_RISCV|ShiftLeft0~69_combout )) # (!\CPU_RISCV|imm[2]~19_combout  & ((\CPU_RISCV|ShiftLeft0~72_combout )))))

	.dataa(\CPU_RISCV|imm[3]~18_combout ),
	.datab(\CPU_RISCV|ShiftLeft0~69_combout ),
	.datac(\CPU_RISCV|ShiftLeft0~72_combout ),
	.datad(\CPU_RISCV|imm[2]~19_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|ShiftLeft0~73_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|ShiftLeft0~73 .lut_mask = 16'h4450;
defparam \CPU_RISCV|ShiftLeft0~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N26
cycloneive_lcell_comb \CPU_RISCV|ShiftLeft0~74 (
// Equation(s):
// \CPU_RISCV|ShiftLeft0~74_combout  = (\CPU_RISCV|ShiftLeft0~62_combout  & ((\CPU_RISCV|ShiftLeft0~66_combout ) # (\CPU_RISCV|ShiftLeft0~73_combout )))

	.dataa(gnd),
	.datab(\CPU_RISCV|ShiftLeft0~62_combout ),
	.datac(\CPU_RISCV|ShiftLeft0~66_combout ),
	.datad(\CPU_RISCV|ShiftLeft0~73_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|ShiftLeft0~74_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|ShiftLeft0~74 .lut_mask = 16'hCCC0;
defparam \CPU_RISCV|ShiftLeft0~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N28
cycloneive_lcell_comb \CPU_RISCV|imm[29]~28 (
// Equation(s):
// \CPU_RISCV|imm[29]~28_combout  = (\CPU_RISCV|U_type~combout  & ((\CPU_RISCV|pc [9] & ((\imem|RAM~63_combout ))) # (!\CPU_RISCV|pc [9] & (\imem|RAM~40_combout ))))

	.dataa(\CPU_RISCV|U_type~combout ),
	.datab(\imem|RAM~40_combout ),
	.datac(\imem|RAM~63_combout ),
	.datad(\CPU_RISCV|pc [9]),
	.cin(gnd),
	.combout(\CPU_RISCV|imm[29]~28_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|imm[29]~28 .lut_mask = 16'hA088;
defparam \CPU_RISCV|imm[29]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N0
cycloneive_lcell_comb \CPU_RISCV|imm[29]~29 (
// Equation(s):
// \CPU_RISCV|imm[29]~29_combout  = (\CPU_RISCV|imm[30]~26_combout  & (\imem|RAM~169_combout )) # (!\CPU_RISCV|imm[30]~26_combout  & (((\CPU_RISCV|imm[29]~28_combout ) # (\CPU_RISCV|imm[30]~24_combout ))))

	.dataa(\imem|RAM~169_combout ),
	.datab(\CPU_RISCV|imm[29]~28_combout ),
	.datac(\CPU_RISCV|imm[30]~24_combout ),
	.datad(\CPU_RISCV|imm[30]~26_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|imm[29]~29_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|imm[29]~29 .lut_mask = 16'hAAFC;
defparam \CPU_RISCV|imm[29]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y39_N13
dffeas \CPU_RISCV|regs|rf~637 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~58_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2792_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~637_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~637 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~637 .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y41_N13
dffeas \CPU_RISCV|regs|rf~893 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~58_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2788_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~893_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~893 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~893 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y41_N12
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1568 (
// Equation(s):
// \CPU_RISCV|regs|rf~1568_combout  = (\CPU_RISCV|RS2[3]~5_combout  & (((\CPU_RISCV|regs|rf~893_q ) # (\CPU_RISCV|RS2[2]~3_combout )))) # (!\CPU_RISCV|RS2[3]~5_combout  & (\CPU_RISCV|regs|rf~637_q  & ((!\CPU_RISCV|RS2[2]~3_combout ))))

	.dataa(\CPU_RISCV|RS2[3]~5_combout ),
	.datab(\CPU_RISCV|regs|rf~637_q ),
	.datac(\CPU_RISCV|regs|rf~893_q ),
	.datad(\CPU_RISCV|RS2[2]~3_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1568_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1568 .lut_mask = 16'hAAE4;
defparam \CPU_RISCV|regs|rf~1568 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y39_N27
dffeas \CPU_RISCV|regs|rf~1021 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~58_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2742_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~1021_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1021 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~1021 .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y41_N7
dffeas \CPU_RISCV|regs|rf~765 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~58_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2790_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~765_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~765 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~765 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y41_N6
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1569 (
// Equation(s):
// \CPU_RISCV|regs|rf~1569_combout  = (\CPU_RISCV|regs|rf~1568_combout  & ((\CPU_RISCV|regs|rf~1021_q ) # ((!\CPU_RISCV|RS2[2]~3_combout )))) # (!\CPU_RISCV|regs|rf~1568_combout  & (((\CPU_RISCV|regs|rf~765_q  & \CPU_RISCV|RS2[2]~3_combout ))))

	.dataa(\CPU_RISCV|regs|rf~1568_combout ),
	.datab(\CPU_RISCV|regs|rf~1021_q ),
	.datac(\CPU_RISCV|regs|rf~765_q ),
	.datad(\CPU_RISCV|RS2[2]~3_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1569_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1569 .lut_mask = 16'hD8AA;
defparam \CPU_RISCV|regs|rf~1569 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y37_N15
dffeas \CPU_RISCV|regs|rf~573 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~58_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2780_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~573_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~573 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~573 .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y37_N7
dffeas \CPU_RISCV|regs|rf~829 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~58_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2777_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~829_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~829 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~829 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y37_N6
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1561 (
// Equation(s):
// \CPU_RISCV|regs|rf~1561_combout  = (\CPU_RISCV|RS2[3]~5_combout  & (((\CPU_RISCV|regs|rf~829_q ) # (\CPU_RISCV|RS2[2]~3_combout )))) # (!\CPU_RISCV|RS2[3]~5_combout  & (\CPU_RISCV|regs|rf~573_q  & ((!\CPU_RISCV|RS2[2]~3_combout ))))

	.dataa(\CPU_RISCV|regs|rf~573_q ),
	.datab(\CPU_RISCV|RS2[3]~5_combout ),
	.datac(\CPU_RISCV|regs|rf~829_q ),
	.datad(\CPU_RISCV|RS2[2]~3_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1561_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1561 .lut_mask = 16'hCCE2;
defparam \CPU_RISCV|regs|rf~1561 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y37_N29
dffeas \CPU_RISCV|regs|rf~957 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~58_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2782_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~957_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~957 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~957 .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y37_N21
dffeas \CPU_RISCV|regs|rf~701 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~58_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2778_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~701_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~701 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~701 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y37_N20
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1562 (
// Equation(s):
// \CPU_RISCV|regs|rf~1562_combout  = (\CPU_RISCV|regs|rf~1561_combout  & ((\CPU_RISCV|regs|rf~957_q ) # ((!\CPU_RISCV|RS2[2]~3_combout )))) # (!\CPU_RISCV|regs|rf~1561_combout  & (((\CPU_RISCV|regs|rf~701_q  & \CPU_RISCV|RS2[2]~3_combout ))))

	.dataa(\CPU_RISCV|regs|rf~1561_combout ),
	.datab(\CPU_RISCV|regs|rf~957_q ),
	.datac(\CPU_RISCV|regs|rf~701_q ),
	.datad(\CPU_RISCV|RS2[2]~3_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1562_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1562 .lut_mask = 16'hD8AA;
defparam \CPU_RISCV|regs|rf~1562 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y32_N31
dffeas \CPU_RISCV|regs|rf~669 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~58_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2783_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~669_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~669 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~669 .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y33_N17
dffeas \CPU_RISCV|regs|rf~541 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~58_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2786_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~541_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~541 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~541 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N30
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1565 (
// Equation(s):
// \CPU_RISCV|regs|rf~1565_combout  = (\CPU_RISCV|RS2[3]~5_combout  & (\CPU_RISCV|RS2[2]~3_combout )) # (!\CPU_RISCV|RS2[3]~5_combout  & ((\CPU_RISCV|RS2[2]~3_combout  & (\CPU_RISCV|regs|rf~669_q )) # (!\CPU_RISCV|RS2[2]~3_combout  & 
// ((\CPU_RISCV|regs|rf~541_q )))))

	.dataa(\CPU_RISCV|RS2[3]~5_combout ),
	.datab(\CPU_RISCV|RS2[2]~3_combout ),
	.datac(\CPU_RISCV|regs|rf~669_q ),
	.datad(\CPU_RISCV|regs|rf~541_q ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1565_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1565 .lut_mask = 16'hD9C8;
defparam \CPU_RISCV|regs|rf~1565 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y33_N27
dffeas \CPU_RISCV|regs|rf~925 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~58_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2787_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~925_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~925 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~925 .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y32_N25
dffeas \CPU_RISCV|regs|rf~797 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~58_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2785_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~797_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~797 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~797 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N24
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1566 (
// Equation(s):
// \CPU_RISCV|regs|rf~1566_combout  = (\CPU_RISCV|regs|rf~1565_combout  & ((\CPU_RISCV|regs|rf~925_q ) # ((!\CPU_RISCV|RS2[3]~5_combout )))) # (!\CPU_RISCV|regs|rf~1565_combout  & (((\CPU_RISCV|regs|rf~797_q  & \CPU_RISCV|RS2[3]~5_combout ))))

	.dataa(\CPU_RISCV|regs|rf~1565_combout ),
	.datab(\CPU_RISCV|regs|rf~925_q ),
	.datac(\CPU_RISCV|regs|rf~797_q ),
	.datad(\CPU_RISCV|RS2[3]~5_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1566_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1566 .lut_mask = 16'hD8AA;
defparam \CPU_RISCV|regs|rf~1566 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y38_N21
dffeas \CPU_RISCV|regs|rf~989 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~58_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2735_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~989_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~989 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~989 .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y40_N25
dffeas \CPU_RISCV|regs|rf~861 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~58_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2775_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~861_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~861 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~861 .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y38_N3
dffeas \CPU_RISCV|regs|rf~605 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~58_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2776_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~605_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~605 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~605 .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y40_N19
dffeas \CPU_RISCV|regs|rf~733 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~58_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2774_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~733_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~733 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~733 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y40_N18
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1563 (
// Equation(s):
// \CPU_RISCV|regs|rf~1563_combout  = (\CPU_RISCV|RS2[3]~5_combout  & (((\CPU_RISCV|RS2[2]~3_combout )))) # (!\CPU_RISCV|RS2[3]~5_combout  & ((\CPU_RISCV|RS2[2]~3_combout  & ((\CPU_RISCV|regs|rf~733_q ))) # (!\CPU_RISCV|RS2[2]~3_combout  & 
// (\CPU_RISCV|regs|rf~605_q ))))

	.dataa(\CPU_RISCV|RS2[3]~5_combout ),
	.datab(\CPU_RISCV|regs|rf~605_q ),
	.datac(\CPU_RISCV|regs|rf~733_q ),
	.datad(\CPU_RISCV|RS2[2]~3_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1563_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1563 .lut_mask = 16'hFA44;
defparam \CPU_RISCV|regs|rf~1563 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y40_N24
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1564 (
// Equation(s):
// \CPU_RISCV|regs|rf~1564_combout  = (\CPU_RISCV|RS2[3]~5_combout  & ((\CPU_RISCV|regs|rf~1563_combout  & (\CPU_RISCV|regs|rf~989_q )) # (!\CPU_RISCV|regs|rf~1563_combout  & ((\CPU_RISCV|regs|rf~861_q ))))) # (!\CPU_RISCV|RS2[3]~5_combout  & 
// (((\CPU_RISCV|regs|rf~1563_combout ))))

	.dataa(\CPU_RISCV|regs|rf~989_q ),
	.datab(\CPU_RISCV|RS2[3]~5_combout ),
	.datac(\CPU_RISCV|regs|rf~861_q ),
	.datad(\CPU_RISCV|regs|rf~1563_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1564_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1564 .lut_mask = 16'hBBC0;
defparam \CPU_RISCV|regs|rf~1564 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N24
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1567 (
// Equation(s):
// \CPU_RISCV|regs|rf~1567_combout  = (\CPU_RISCV|RS2[0]~9_combout  & (((\CPU_RISCV|RS2[1]~7_combout )))) # (!\CPU_RISCV|RS2[0]~9_combout  & ((\CPU_RISCV|RS2[1]~7_combout  & ((\CPU_RISCV|regs|rf~1564_combout ))) # (!\CPU_RISCV|RS2[1]~7_combout  & 
// (\CPU_RISCV|regs|rf~1566_combout ))))

	.dataa(\CPU_RISCV|RS2[0]~9_combout ),
	.datab(\CPU_RISCV|regs|rf~1566_combout ),
	.datac(\CPU_RISCV|RS2[1]~7_combout ),
	.datad(\CPU_RISCV|regs|rf~1564_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1567_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1567 .lut_mask = 16'hF4A4;
defparam \CPU_RISCV|regs|rf~1567 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N10
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1570 (
// Equation(s):
// \CPU_RISCV|regs|rf~1570_combout  = (\CPU_RISCV|RS2[0]~9_combout  & ((\CPU_RISCV|regs|rf~1567_combout  & (\CPU_RISCV|regs|rf~1569_combout )) # (!\CPU_RISCV|regs|rf~1567_combout  & ((\CPU_RISCV|regs|rf~1562_combout ))))) # (!\CPU_RISCV|RS2[0]~9_combout  & 
// (((\CPU_RISCV|regs|rf~1567_combout ))))

	.dataa(\CPU_RISCV|regs|rf~1569_combout ),
	.datab(\CPU_RISCV|regs|rf~1562_combout ),
	.datac(\CPU_RISCV|RS2[0]~9_combout ),
	.datad(\CPU_RISCV|regs|rf~1567_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1570_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1570 .lut_mask = 16'hAFC0;
defparam \CPU_RISCV|regs|rf~1570 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y39_N19
dffeas \CPU_RISCV|regs|rf~253 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~58_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2791_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~253_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~253 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~253 .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y36_N7
dffeas \CPU_RISCV|regs|rf~221 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~58_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2746_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~221_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~221 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~221 .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y39_N25
dffeas \CPU_RISCV|regs|rf~157 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~58_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2784_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~157_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~157 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~157 .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y36_N25
dffeas \CPU_RISCV|regs|rf~189 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~58_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2779_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~189_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~189 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~189 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y36_N24
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1571 (
// Equation(s):
// \CPU_RISCV|regs|rf~1571_combout  = (\CPU_RISCV|RS2[1]~7_combout  & (((\CPU_RISCV|RS2[0]~9_combout )))) # (!\CPU_RISCV|RS2[1]~7_combout  & ((\CPU_RISCV|RS2[0]~9_combout  & ((\CPU_RISCV|regs|rf~189_q ))) # (!\CPU_RISCV|RS2[0]~9_combout  & 
// (\CPU_RISCV|regs|rf~157_q ))))

	.dataa(\CPU_RISCV|RS2[1]~7_combout ),
	.datab(\CPU_RISCV|regs|rf~157_q ),
	.datac(\CPU_RISCV|regs|rf~189_q ),
	.datad(\CPU_RISCV|RS2[0]~9_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1571_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1571 .lut_mask = 16'hFA44;
defparam \CPU_RISCV|regs|rf~1571 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y36_N6
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1572 (
// Equation(s):
// \CPU_RISCV|regs|rf~1572_combout  = (\CPU_RISCV|RS2[1]~7_combout  & ((\CPU_RISCV|regs|rf~1571_combout  & (\CPU_RISCV|regs|rf~253_q )) # (!\CPU_RISCV|regs|rf~1571_combout  & ((\CPU_RISCV|regs|rf~221_q ))))) # (!\CPU_RISCV|RS2[1]~7_combout  & 
// (((\CPU_RISCV|regs|rf~1571_combout ))))

	.dataa(\CPU_RISCV|RS2[1]~7_combout ),
	.datab(\CPU_RISCV|regs|rf~253_q ),
	.datac(\CPU_RISCV|regs|rf~221_q ),
	.datad(\CPU_RISCV|regs|rf~1571_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1572_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1572 .lut_mask = 16'hDDA0;
defparam \CPU_RISCV|regs|rf~1572 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y34_N30
cycloneive_lcell_comb \CPU_RISCV|regs|rf~477feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~477feeder_combout  = \CPU_RISCV|comb~58_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_RISCV|comb~58_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~477feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~477feeder .lut_mask = 16'hFF00;
defparam \CPU_RISCV|regs|rf~477feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y34_N31
dffeas \CPU_RISCV|regs|rf~477 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~477feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~2750_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~477_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~477 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~477 .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y36_N13
dffeas \CPU_RISCV|regs|rf~509 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|comb~58_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~2752_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~509_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~509 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~509 .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y33_N23
dffeas \CPU_RISCV|regs|rf~445 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~58_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2749_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~445_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~445 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~445 .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y33_N1
dffeas \CPU_RISCV|regs|rf~413 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~58_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2751_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~413_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~413 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~413 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y33_N18
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1578 (
// Equation(s):
// \CPU_RISCV|regs|rf~1578_combout  = (\CPU_RISCV|RS2[0]~9_combout  & ((\CPU_RISCV|regs|rf~445_q ) # ((\CPU_RISCV|RS2[1]~7_combout )))) # (!\CPU_RISCV|RS2[0]~9_combout  & (((\CPU_RISCV|regs|rf~413_q  & !\CPU_RISCV|RS2[1]~7_combout ))))

	.dataa(\CPU_RISCV|regs|rf~445_q ),
	.datab(\CPU_RISCV|regs|rf~413_q ),
	.datac(\CPU_RISCV|RS2[0]~9_combout ),
	.datad(\CPU_RISCV|RS2[1]~7_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1578_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1578 .lut_mask = 16'hF0AC;
defparam \CPU_RISCV|regs|rf~1578 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N30
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1579 (
// Equation(s):
// \CPU_RISCV|regs|rf~1579_combout  = (\CPU_RISCV|RS2[1]~7_combout  & ((\CPU_RISCV|regs|rf~1578_combout  & ((\CPU_RISCV|regs|rf~509_q ))) # (!\CPU_RISCV|regs|rf~1578_combout  & (\CPU_RISCV|regs|rf~477_q )))) # (!\CPU_RISCV|RS2[1]~7_combout  & 
// (((\CPU_RISCV|regs|rf~1578_combout ))))

	.dataa(\CPU_RISCV|regs|rf~477_q ),
	.datab(\CPU_RISCV|RS2[1]~7_combout ),
	.datac(\CPU_RISCV|regs|rf~509_q ),
	.datad(\CPU_RISCV|regs|rf~1578_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1579_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1579 .lut_mask = 16'hF388;
defparam \CPU_RISCV|regs|rf~1579 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y40_N7
dffeas \CPU_RISCV|regs|rf~125 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~58_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2793_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~125_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~125 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~125 .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y40_N15
dffeas \CPU_RISCV|regs|rf~61 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~58_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2781_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~61_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~61 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~61 .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y40_N13
dffeas \CPU_RISCV|regs|rf~29 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~58_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2748_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~29_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~29 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~29 .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y40_N13
dffeas \CPU_RISCV|regs|rf~93 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~58_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2747_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~93_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~93 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~93 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y40_N12
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1575 (
// Equation(s):
// \CPU_RISCV|regs|rf~1575_combout  = (\CPU_RISCV|RS2[1]~7_combout  & (((\CPU_RISCV|regs|rf~93_q ) # (\CPU_RISCV|RS2[0]~9_combout )))) # (!\CPU_RISCV|RS2[1]~7_combout  & (\CPU_RISCV|regs|rf~29_q  & ((!\CPU_RISCV|RS2[0]~9_combout ))))

	.dataa(\CPU_RISCV|RS2[1]~7_combout ),
	.datab(\CPU_RISCV|regs|rf~29_q ),
	.datac(\CPU_RISCV|regs|rf~93_q ),
	.datad(\CPU_RISCV|RS2[0]~9_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1575_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1575 .lut_mask = 16'hAAE4;
defparam \CPU_RISCV|regs|rf~1575 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y40_N14
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1576 (
// Equation(s):
// \CPU_RISCV|regs|rf~1576_combout  = (\CPU_RISCV|RS2[0]~9_combout  & ((\CPU_RISCV|regs|rf~1575_combout  & (\CPU_RISCV|regs|rf~125_q )) # (!\CPU_RISCV|regs|rf~1575_combout  & ((\CPU_RISCV|regs|rf~61_q ))))) # (!\CPU_RISCV|RS2[0]~9_combout  & 
// (((\CPU_RISCV|regs|rf~1575_combout ))))

	.dataa(\CPU_RISCV|regs|rf~125_q ),
	.datab(\CPU_RISCV|RS2[0]~9_combout ),
	.datac(\CPU_RISCV|regs|rf~61_q ),
	.datad(\CPU_RISCV|regs|rf~1575_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1576_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1576 .lut_mask = 16'hBBC0;
defparam \CPU_RISCV|regs|rf~1576 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y32_N7
dffeas \CPU_RISCV|regs|rf~381 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~58_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2789_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~381_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~381 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~381 .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y32_N13
dffeas \CPU_RISCV|regs|rf~285 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~58_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2745_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~285_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~285 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~285 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N20
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1573 (
// Equation(s):
// \CPU_RISCV|regs|rf~1573_combout  = (\CPU_RISCV|RS2[1]~7_combout  & (((\CPU_RISCV|regs|rf~349_q ) # (\CPU_RISCV|RS2[0]~9_combout )))) # (!\CPU_RISCV|RS2[1]~7_combout  & (\CPU_RISCV|regs|rf~285_q  & ((!\CPU_RISCV|RS2[0]~9_combout ))))

	.dataa(\CPU_RISCV|RS2[1]~7_combout ),
	.datab(\CPU_RISCV|regs|rf~285_q ),
	.datac(\CPU_RISCV|regs|rf~349_q ),
	.datad(\CPU_RISCV|RS2[0]~9_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1573_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1573 .lut_mask = 16'hAAE4;
defparam \CPU_RISCV|regs|rf~1573 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y34_N19
dffeas \CPU_RISCV|regs|rf~317 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~58_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2744_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~317_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~317 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~317 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N18
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1574 (
// Equation(s):
// \CPU_RISCV|regs|rf~1574_combout  = (\CPU_RISCV|regs|rf~1573_combout  & ((\CPU_RISCV|regs|rf~381_q ) # ((!\CPU_RISCV|RS2[0]~9_combout )))) # (!\CPU_RISCV|regs|rf~1573_combout  & (((\CPU_RISCV|regs|rf~317_q  & \CPU_RISCV|RS2[0]~9_combout ))))

	.dataa(\CPU_RISCV|regs|rf~381_q ),
	.datab(\CPU_RISCV|regs|rf~1573_combout ),
	.datac(\CPU_RISCV|regs|rf~317_q ),
	.datad(\CPU_RISCV|RS2[0]~9_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1574_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1574 .lut_mask = 16'hB8CC;
defparam \CPU_RISCV|regs|rf~1574 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N16
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1577 (
// Equation(s):
// \CPU_RISCV|regs|rf~1577_combout  = (\CPU_RISCV|RS2[3]~5_combout  & ((\CPU_RISCV|RS2[2]~3_combout ) # ((\CPU_RISCV|regs|rf~1574_combout )))) # (!\CPU_RISCV|RS2[3]~5_combout  & (!\CPU_RISCV|RS2[2]~3_combout  & (\CPU_RISCV|regs|rf~1576_combout )))

	.dataa(\CPU_RISCV|RS2[3]~5_combout ),
	.datab(\CPU_RISCV|RS2[2]~3_combout ),
	.datac(\CPU_RISCV|regs|rf~1576_combout ),
	.datad(\CPU_RISCV|regs|rf~1574_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1577_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1577 .lut_mask = 16'hBA98;
defparam \CPU_RISCV|regs|rf~1577 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N0
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1580 (
// Equation(s):
// \CPU_RISCV|regs|rf~1580_combout  = (\CPU_RISCV|RS2[2]~3_combout  & ((\CPU_RISCV|regs|rf~1577_combout  & ((\CPU_RISCV|regs|rf~1579_combout ))) # (!\CPU_RISCV|regs|rf~1577_combout  & (\CPU_RISCV|regs|rf~1572_combout )))) # (!\CPU_RISCV|RS2[2]~3_combout  & 
// (((\CPU_RISCV|regs|rf~1577_combout ))))

	.dataa(\CPU_RISCV|regs|rf~1572_combout ),
	.datab(\CPU_RISCV|RS2[2]~3_combout ),
	.datac(\CPU_RISCV|regs|rf~1579_combout ),
	.datad(\CPU_RISCV|regs|rf~1577_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1580_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1580 .lut_mask = 16'hF388;
defparam \CPU_RISCV|regs|rf~1580 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N28
cycloneive_lcell_comb \CPU_RISCV|regs|rd2[29]~3 (
// Equation(s):
// \CPU_RISCV|regs|rd2[29]~3_combout  = (!\CPU_RISCV|regs|Equal1~1_combout  & ((\CPU_RISCV|RS2[4]~10_combout  & (\CPU_RISCV|regs|rf~1570_combout )) # (!\CPU_RISCV|RS2[4]~10_combout  & ((\CPU_RISCV|regs|rf~1580_combout )))))

	.dataa(\CPU_RISCV|regs|rf~1570_combout ),
	.datab(\CPU_RISCV|RS2[4]~10_combout ),
	.datac(\CPU_RISCV|regs|Equal1~1_combout ),
	.datad(\CPU_RISCV|regs|rf~1580_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rd2[29]~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rd2[29]~3 .lut_mask = 16'h0B08;
defparam \CPU_RISCV|regs|rd2[29]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N30
cycloneive_lcell_comb \CPU_RISCV|Equal16~35 (
// Equation(s):
// \CPU_RISCV|Equal16~35_combout  = \CPU_RISCV|regs|rd1[29]~2_combout  $ (\CPU_RISCV|regs|rd2[29]~3_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_RISCV|regs|rd1[29]~2_combout ),
	.datad(\CPU_RISCV|regs|rd2[29]~3_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|Equal16~35_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|Equal16~35 .lut_mask = 16'h0FF0;
defparam \CPU_RISCV|Equal16~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N24
cycloneive_lcell_comb \CPU_RISCV|Add0~49 (
// Equation(s):
// \CPU_RISCV|Add0~49_combout  = (\CPU_RISCV|pc [13] & (!\CPU_RISCV|Add0~48 )) # (!\CPU_RISCV|pc [13] & ((\CPU_RISCV|Add0~48 ) # (GND)))
// \CPU_RISCV|Add0~50  = CARRY((!\CPU_RISCV|Add0~48 ) # (!\CPU_RISCV|pc [13]))

	.dataa(gnd),
	.datab(\CPU_RISCV|pc [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU_RISCV|Add0~48 ),
	.combout(\CPU_RISCV|Add0~49_combout ),
	.cout(\CPU_RISCV|Add0~50 ));
// synopsys translate_off
defparam \CPU_RISCV|Add0~49 .lut_mask = 16'h3C3F;
defparam \CPU_RISCV|Add0~49 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N26
cycloneive_lcell_comb \CPU_RISCV|Add0~51 (
// Equation(s):
// \CPU_RISCV|Add0~51_combout  = (\CPU_RISCV|pc [14] & (\CPU_RISCV|Add0~50  $ (GND))) # (!\CPU_RISCV|pc [14] & (!\CPU_RISCV|Add0~50  & VCC))
// \CPU_RISCV|Add0~52  = CARRY((\CPU_RISCV|pc [14] & !\CPU_RISCV|Add0~50 ))

	.dataa(\CPU_RISCV|pc [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU_RISCV|Add0~50 ),
	.combout(\CPU_RISCV|Add0~51_combout ),
	.cout(\CPU_RISCV|Add0~52 ));
// synopsys translate_off
defparam \CPU_RISCV|Add0~51 .lut_mask = 16'hA50A;
defparam \CPU_RISCV|Add0~51 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N20
cycloneive_lcell_comb \CPU_RISCV|imm[14]~50 (
// Equation(s):
// \CPU_RISCV|imm[14]~50_combout  = (\imem|RAM~724_combout  & ((\CPU_RISCV|imm[12]~44_combout ) # ((\CPU_RISCV|imm[30]~26_combout  & \imem|RAM~169_combout )))) # (!\imem|RAM~724_combout  & (\CPU_RISCV|imm[30]~26_combout  & (\imem|RAM~169_combout )))

	.dataa(\imem|RAM~724_combout ),
	.datab(\CPU_RISCV|imm[30]~26_combout ),
	.datac(\imem|RAM~169_combout ),
	.datad(\CPU_RISCV|imm[12]~44_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|imm[14]~50_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|imm[14]~50 .lut_mask = 16'hEAC0;
defparam \CPU_RISCV|imm[14]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N26
cycloneive_lcell_comb \CPU_RISCV|Add3~26 (
// Equation(s):
// \CPU_RISCV|Add3~26_combout  = (\CPU_RISCV|imm[13]~51_combout  & ((\CPU_RISCV|pc [13] & (\CPU_RISCV|Add3~25  & VCC)) # (!\CPU_RISCV|pc [13] & (!\CPU_RISCV|Add3~25 )))) # (!\CPU_RISCV|imm[13]~51_combout  & ((\CPU_RISCV|pc [13] & (!\CPU_RISCV|Add3~25 )) # 
// (!\CPU_RISCV|pc [13] & ((\CPU_RISCV|Add3~25 ) # (GND)))))
// \CPU_RISCV|Add3~27  = CARRY((\CPU_RISCV|imm[13]~51_combout  & (!\CPU_RISCV|pc [13] & !\CPU_RISCV|Add3~25 )) # (!\CPU_RISCV|imm[13]~51_combout  & ((!\CPU_RISCV|Add3~25 ) # (!\CPU_RISCV|pc [13]))))

	.dataa(\CPU_RISCV|imm[13]~51_combout ),
	.datab(\CPU_RISCV|pc [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU_RISCV|Add3~25 ),
	.combout(\CPU_RISCV|Add3~26_combout ),
	.cout(\CPU_RISCV|Add3~27 ));
// synopsys translate_off
defparam \CPU_RISCV|Add3~26 .lut_mask = 16'h9617;
defparam \CPU_RISCV|Add3~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N28
cycloneive_lcell_comb \CPU_RISCV|Add3~28 (
// Equation(s):
// \CPU_RISCV|Add3~28_combout  = ((\CPU_RISCV|imm[14]~50_combout  $ (\CPU_RISCV|pc [14] $ (!\CPU_RISCV|Add3~27 )))) # (GND)
// \CPU_RISCV|Add3~29  = CARRY((\CPU_RISCV|imm[14]~50_combout  & ((\CPU_RISCV|pc [14]) # (!\CPU_RISCV|Add3~27 ))) # (!\CPU_RISCV|imm[14]~50_combout  & (\CPU_RISCV|pc [14] & !\CPU_RISCV|Add3~27 )))

	.dataa(\CPU_RISCV|imm[14]~50_combout ),
	.datab(\CPU_RISCV|pc [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU_RISCV|Add3~27 ),
	.combout(\CPU_RISCV|Add3~28_combout ),
	.cout(\CPU_RISCV|Add3~29 ));
// synopsys translate_off
defparam \CPU_RISCV|Add3~28 .lut_mask = 16'h698E;
defparam \CPU_RISCV|Add3~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y33_N18
cycloneive_lcell_comb \CPU_RISCV|regs|rd1[13]~18 (
// Equation(s):
// \CPU_RISCV|regs|rd1[13]~18_combout  = (!\CPU_RISCV|regs|Equal0~1_combout  & ((\CPU_RISCV|RS1[4]~8_combout  & (\CPU_RISCV|regs|rf~2190_combout )) # (!\CPU_RISCV|RS1[4]~8_combout  & ((\CPU_RISCV|regs|rf~2200_combout )))))

	.dataa(\CPU_RISCV|regs|rf~2190_combout ),
	.datab(\CPU_RISCV|RS1[4]~8_combout ),
	.datac(\CPU_RISCV|regs|Equal0~1_combout ),
	.datad(\CPU_RISCV|regs|rf~2200_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rd1[13]~18_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rd1[13]~18 .lut_mask = 16'h0B08;
defparam \CPU_RISCV|regs|rd1[13]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N26
cycloneive_lcell_comb \CPU_RISCV|Add2~26 (
// Equation(s):
// \CPU_RISCV|Add2~26_combout  = (\CPU_RISCV|imm[13]~51_combout  & ((\CPU_RISCV|regs|rd1[13]~18_combout  & (\CPU_RISCV|Add2~25  & VCC)) # (!\CPU_RISCV|regs|rd1[13]~18_combout  & (!\CPU_RISCV|Add2~25 )))) # (!\CPU_RISCV|imm[13]~51_combout  & 
// ((\CPU_RISCV|regs|rd1[13]~18_combout  & (!\CPU_RISCV|Add2~25 )) # (!\CPU_RISCV|regs|rd1[13]~18_combout  & ((\CPU_RISCV|Add2~25 ) # (GND)))))
// \CPU_RISCV|Add2~27  = CARRY((\CPU_RISCV|imm[13]~51_combout  & (!\CPU_RISCV|regs|rd1[13]~18_combout  & !\CPU_RISCV|Add2~25 )) # (!\CPU_RISCV|imm[13]~51_combout  & ((!\CPU_RISCV|Add2~25 ) # (!\CPU_RISCV|regs|rd1[13]~18_combout ))))

	.dataa(\CPU_RISCV|imm[13]~51_combout ),
	.datab(\CPU_RISCV|regs|rd1[13]~18_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU_RISCV|Add2~25 ),
	.combout(\CPU_RISCV|Add2~26_combout ),
	.cout(\CPU_RISCV|Add2~27 ));
// synopsys translate_off
defparam \CPU_RISCV|Add2~26 .lut_mask = 16'h9617;
defparam \CPU_RISCV|Add2~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N28
cycloneive_lcell_comb \CPU_RISCV|Add2~28 (
// Equation(s):
// \CPU_RISCV|Add2~28_combout  = ((\CPU_RISCV|imm[14]~50_combout  $ (\CPU_RISCV|regs|rd1[14]~17_combout  $ (!\CPU_RISCV|Add2~27 )))) # (GND)
// \CPU_RISCV|Add2~29  = CARRY((\CPU_RISCV|imm[14]~50_combout  & ((\CPU_RISCV|regs|rd1[14]~17_combout ) # (!\CPU_RISCV|Add2~27 ))) # (!\CPU_RISCV|imm[14]~50_combout  & (\CPU_RISCV|regs|rd1[14]~17_combout  & !\CPU_RISCV|Add2~27 )))

	.dataa(\CPU_RISCV|imm[14]~50_combout ),
	.datab(\CPU_RISCV|regs|rd1[14]~17_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU_RISCV|Add2~27 ),
	.combout(\CPU_RISCV|Add2~28_combout ),
	.cout(\CPU_RISCV|Add2~29 ));
// synopsys translate_off
defparam \CPU_RISCV|Add2~28 .lut_mask = 16'h698E;
defparam \CPU_RISCV|Add2~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y38_N16
cycloneive_lcell_comb \CPU_RISCV|Add0~135 (
// Equation(s):
// \CPU_RISCV|Add0~135_combout  = (\CPU_RISCV|pc[21]~3_combout ) # ((\CPU_RISCV|is_jalr~0_combout  & ((\CPU_RISCV|Add2~28_combout ))) # (!\CPU_RISCV|is_jalr~0_combout  & (\CPU_RISCV|Add3~28_combout )))

	.dataa(\CPU_RISCV|Add3~28_combout ),
	.datab(\CPU_RISCV|is_jalr~0_combout ),
	.datac(\CPU_RISCV|pc[21]~3_combout ),
	.datad(\CPU_RISCV|Add2~28_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|Add0~135_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|Add0~135 .lut_mask = 16'hFEF2;
defparam \CPU_RISCV|Add0~135 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y38_N2
cycloneive_lcell_comb \CPU_RISCV|Add0~136 (
// Equation(s):
// \CPU_RISCV|Add0~136_combout  = (\CPU_RISCV|Add0~135_combout  & ((\CPU_RISCV|Add0~51_combout ) # (!\CPU_RISCV|pc[21]~3_combout )))

	.dataa(gnd),
	.datab(\CPU_RISCV|Add0~51_combout ),
	.datac(\CPU_RISCV|pc[21]~3_combout ),
	.datad(\CPU_RISCV|Add0~135_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|Add0~136_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|Add0~136 .lut_mask = 16'hCF00;
defparam \CPU_RISCV|Add0~136 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y39_N24
cycloneive_lcell_comb \CPU_RISCV|Add0~137 (
// Equation(s):
// \CPU_RISCV|Add0~137_combout  = (\CPU_RISCV|pc[21]~1_combout  & ((\CPU_RISCV|pc[21]~2_combout  & (\CPU_RISCV|Add0~51_combout )) # (!\CPU_RISCV|pc[21]~2_combout  & ((\CPU_RISCV|Add0~136_combout ))))) # (!\CPU_RISCV|pc[21]~1_combout  & 
// (((\CPU_RISCV|Add0~136_combout ))))

	.dataa(\CPU_RISCV|pc[21]~1_combout ),
	.datab(\CPU_RISCV|Add0~51_combout ),
	.datac(\CPU_RISCV|Add0~136_combout ),
	.datad(\CPU_RISCV|pc[21]~2_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|Add0~137_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|Add0~137 .lut_mask = 16'hD8F0;
defparam \CPU_RISCV|Add0~137 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y39_N25
dffeas \CPU_RISCV|pc[14] (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|Add0~137_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|pc [14]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|pc[14] .is_wysiwyg = "true";
defparam \CPU_RISCV|pc[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N28
cycloneive_lcell_comb \CPU_RISCV|Add0~53 (
// Equation(s):
// \CPU_RISCV|Add0~53_combout  = (\CPU_RISCV|pc [15] & (!\CPU_RISCV|Add0~52 )) # (!\CPU_RISCV|pc [15] & ((\CPU_RISCV|Add0~52 ) # (GND)))
// \CPU_RISCV|Add0~54  = CARRY((!\CPU_RISCV|Add0~52 ) # (!\CPU_RISCV|pc [15]))

	.dataa(\CPU_RISCV|pc [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU_RISCV|Add0~52 ),
	.combout(\CPU_RISCV|Add0~53_combout ),
	.cout(\CPU_RISCV|Add0~54 ));
// synopsys translate_off
defparam \CPU_RISCV|Add0~53 .lut_mask = 16'h5A5F;
defparam \CPU_RISCV|Add0~53 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N12
cycloneive_lcell_comb \imem|RAM~822 (
// Equation(s):
// \imem|RAM~822_combout  = (\CPU_RISCV|pc [9] & ((\imem|RAM~799_combout ))) # (!\CPU_RISCV|pc [9] & (\imem|RAM~821_combout ))

	.dataa(\CPU_RISCV|pc [9]),
	.datab(\imem|RAM~821_combout ),
	.datac(\imem|RAM~799_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\imem|RAM~822_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~822 .lut_mask = 16'hE4E4;
defparam \imem|RAM~822 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N26
cycloneive_lcell_comb \CPU_RISCV|imm[15]~49 (
// Equation(s):
// \CPU_RISCV|imm[15]~49_combout  = (\imem|RAM~822_combout  & ((\CPU_RISCV|imm[12]~44_combout ) # ((\CPU_RISCV|imm[30]~26_combout  & \imem|RAM~169_combout )))) # (!\imem|RAM~822_combout  & (\CPU_RISCV|imm[30]~26_combout  & (\imem|RAM~169_combout )))

	.dataa(\imem|RAM~822_combout ),
	.datab(\CPU_RISCV|imm[30]~26_combout ),
	.datac(\imem|RAM~169_combout ),
	.datad(\CPU_RISCV|imm[12]~44_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|imm[15]~49_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|imm[15]~49 .lut_mask = 16'hEAC0;
defparam \CPU_RISCV|imm[15]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N30
cycloneive_lcell_comb \CPU_RISCV|Add3~30 (
// Equation(s):
// \CPU_RISCV|Add3~30_combout  = (\CPU_RISCV|imm[15]~49_combout  & ((\CPU_RISCV|pc [15] & (\CPU_RISCV|Add3~29  & VCC)) # (!\CPU_RISCV|pc [15] & (!\CPU_RISCV|Add3~29 )))) # (!\CPU_RISCV|imm[15]~49_combout  & ((\CPU_RISCV|pc [15] & (!\CPU_RISCV|Add3~29 )) # 
// (!\CPU_RISCV|pc [15] & ((\CPU_RISCV|Add3~29 ) # (GND)))))
// \CPU_RISCV|Add3~31  = CARRY((\CPU_RISCV|imm[15]~49_combout  & (!\CPU_RISCV|pc [15] & !\CPU_RISCV|Add3~29 )) # (!\CPU_RISCV|imm[15]~49_combout  & ((!\CPU_RISCV|Add3~29 ) # (!\CPU_RISCV|pc [15]))))

	.dataa(\CPU_RISCV|imm[15]~49_combout ),
	.datab(\CPU_RISCV|pc [15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU_RISCV|Add3~29 ),
	.combout(\CPU_RISCV|Add3~30_combout ),
	.cout(\CPU_RISCV|Add3~31 ));
// synopsys translate_off
defparam \CPU_RISCV|Add3~30 .lut_mask = 16'h9617;
defparam \CPU_RISCV|Add3~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N30
cycloneive_lcell_comb \CPU_RISCV|Add2~30 (
// Equation(s):
// \CPU_RISCV|Add2~30_combout  = (\CPU_RISCV|imm[15]~49_combout  & ((\CPU_RISCV|regs|rd1[15]~16_combout  & (\CPU_RISCV|Add2~29  & VCC)) # (!\CPU_RISCV|regs|rd1[15]~16_combout  & (!\CPU_RISCV|Add2~29 )))) # (!\CPU_RISCV|imm[15]~49_combout  & 
// ((\CPU_RISCV|regs|rd1[15]~16_combout  & (!\CPU_RISCV|Add2~29 )) # (!\CPU_RISCV|regs|rd1[15]~16_combout  & ((\CPU_RISCV|Add2~29 ) # (GND)))))
// \CPU_RISCV|Add2~31  = CARRY((\CPU_RISCV|imm[15]~49_combout  & (!\CPU_RISCV|regs|rd1[15]~16_combout  & !\CPU_RISCV|Add2~29 )) # (!\CPU_RISCV|imm[15]~49_combout  & ((!\CPU_RISCV|Add2~29 ) # (!\CPU_RISCV|regs|rd1[15]~16_combout ))))

	.dataa(\CPU_RISCV|imm[15]~49_combout ),
	.datab(\CPU_RISCV|regs|rd1[15]~16_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU_RISCV|Add2~29 ),
	.combout(\CPU_RISCV|Add2~30_combout ),
	.cout(\CPU_RISCV|Add2~31 ));
// synopsys translate_off
defparam \CPU_RISCV|Add2~30 .lut_mask = 16'h9617;
defparam \CPU_RISCV|Add2~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y39_N28
cycloneive_lcell_comb \CPU_RISCV|Add0~132 (
// Equation(s):
// \CPU_RISCV|Add0~132_combout  = (\CPU_RISCV|pc[21]~3_combout ) # ((\CPU_RISCV|is_jalr~0_combout  & ((\CPU_RISCV|Add2~30_combout ))) # (!\CPU_RISCV|is_jalr~0_combout  & (\CPU_RISCV|Add3~30_combout )))

	.dataa(\CPU_RISCV|pc[21]~3_combout ),
	.datab(\CPU_RISCV|Add3~30_combout ),
	.datac(\CPU_RISCV|Add2~30_combout ),
	.datad(\CPU_RISCV|is_jalr~0_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|Add0~132_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|Add0~132 .lut_mask = 16'hFAEE;
defparam \CPU_RISCV|Add0~132 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y39_N14
cycloneive_lcell_comb \CPU_RISCV|Add0~133 (
// Equation(s):
// \CPU_RISCV|Add0~133_combout  = (\CPU_RISCV|Add0~132_combout  & ((\CPU_RISCV|Add0~53_combout ) # (!\CPU_RISCV|pc[21]~3_combout )))

	.dataa(\CPU_RISCV|pc[21]~3_combout ),
	.datab(gnd),
	.datac(\CPU_RISCV|Add0~53_combout ),
	.datad(\CPU_RISCV|Add0~132_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|Add0~133_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|Add0~133 .lut_mask = 16'hF500;
defparam \CPU_RISCV|Add0~133 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y39_N18
cycloneive_lcell_comb \CPU_RISCV|Add0~134 (
// Equation(s):
// \CPU_RISCV|Add0~134_combout  = (\CPU_RISCV|pc[21]~1_combout  & ((\CPU_RISCV|pc[21]~2_combout  & ((\CPU_RISCV|Add0~53_combout ))) # (!\CPU_RISCV|pc[21]~2_combout  & (\CPU_RISCV|Add0~133_combout )))) # (!\CPU_RISCV|pc[21]~1_combout  & 
// (\CPU_RISCV|Add0~133_combout ))

	.dataa(\CPU_RISCV|pc[21]~1_combout ),
	.datab(\CPU_RISCV|Add0~133_combout ),
	.datac(\CPU_RISCV|Add0~53_combout ),
	.datad(\CPU_RISCV|pc[21]~2_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|Add0~134_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|Add0~134 .lut_mask = 16'hE4CC;
defparam \CPU_RISCV|Add0~134 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y39_N19
dffeas \CPU_RISCV|pc[15] (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|Add0~134_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|pc [15]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|pc[15] .is_wysiwyg = "true";
defparam \CPU_RISCV|pc[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N30
cycloneive_lcell_comb \CPU_RISCV|Add0~55 (
// Equation(s):
// \CPU_RISCV|Add0~55_combout  = (\CPU_RISCV|pc [16] & (\CPU_RISCV|Add0~54  $ (GND))) # (!\CPU_RISCV|pc [16] & (!\CPU_RISCV|Add0~54  & VCC))
// \CPU_RISCV|Add0~56  = CARRY((\CPU_RISCV|pc [16] & !\CPU_RISCV|Add0~54 ))

	.dataa(\CPU_RISCV|pc [16]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU_RISCV|Add0~54 ),
	.combout(\CPU_RISCV|Add0~55_combout ),
	.cout(\CPU_RISCV|Add0~56 ));
// synopsys translate_off
defparam \CPU_RISCV|Add0~55 .lut_mask = 16'hA50A;
defparam \CPU_RISCV|Add0~55 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N2
cycloneive_lcell_comb \imem|RAM~776 (
// Equation(s):
// \imem|RAM~776_combout  = (\CPU_RISCV|pc [6] & ((\imem|RAM~750_combout ))) # (!\CPU_RISCV|pc [6] & (\imem|RAM~775_combout ))

	.dataa(\CPU_RISCV|pc [6]),
	.datab(gnd),
	.datac(\imem|RAM~775_combout ),
	.datad(\imem|RAM~750_combout ),
	.cin(gnd),
	.combout(\imem|RAM~776_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~776 .lut_mask = 16'hFA50;
defparam \imem|RAM~776 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N28
cycloneive_lcell_comb \CPU_RISCV|imm[16]~48 (
// Equation(s):
// \CPU_RISCV|imm[16]~48_combout  = (\imem|RAM~776_combout  & ((\CPU_RISCV|imm[12]~44_combout ) # ((\CPU_RISCV|imm[30]~26_combout  & \imem|RAM~169_combout )))) # (!\imem|RAM~776_combout  & (\CPU_RISCV|imm[30]~26_combout  & (\imem|RAM~169_combout )))

	.dataa(\imem|RAM~776_combout ),
	.datab(\CPU_RISCV|imm[30]~26_combout ),
	.datac(\imem|RAM~169_combout ),
	.datad(\CPU_RISCV|imm[12]~44_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|imm[16]~48_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|imm[16]~48 .lut_mask = 16'hEAC0;
defparam \CPU_RISCV|imm[16]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N0
cycloneive_lcell_comb \CPU_RISCV|Add3~32 (
// Equation(s):
// \CPU_RISCV|Add3~32_combout  = ((\CPU_RISCV|pc [16] $ (\CPU_RISCV|imm[16]~48_combout  $ (!\CPU_RISCV|Add3~31 )))) # (GND)
// \CPU_RISCV|Add3~33  = CARRY((\CPU_RISCV|pc [16] & ((\CPU_RISCV|imm[16]~48_combout ) # (!\CPU_RISCV|Add3~31 ))) # (!\CPU_RISCV|pc [16] & (\CPU_RISCV|imm[16]~48_combout  & !\CPU_RISCV|Add3~31 )))

	.dataa(\CPU_RISCV|pc [16]),
	.datab(\CPU_RISCV|imm[16]~48_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU_RISCV|Add3~31 ),
	.combout(\CPU_RISCV|Add3~32_combout ),
	.cout(\CPU_RISCV|Add3~33 ));
// synopsys translate_off
defparam \CPU_RISCV|Add3~32 .lut_mask = 16'h698E;
defparam \CPU_RISCV|Add3~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X50_Y30_N27
dffeas \CPU_RISCV|regs|rf~1008 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~133_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2742_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~1008_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1008 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~1008 .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y30_N19
dffeas \CPU_RISCV|regs|rf~880 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~133_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2788_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~880_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~880 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~880 .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y30_N13
dffeas \CPU_RISCV|regs|rf~624 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~133_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2792_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~624_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~624 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~624 .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y30_N17
dffeas \CPU_RISCV|regs|rf~752 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~133_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2790_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~752_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~752 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~752 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y30_N16
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2088 (
// Equation(s):
// \CPU_RISCV|regs|rf~2088_combout  = (\CPU_RISCV|RS2[3]~5_combout  & (((\CPU_RISCV|RS2[2]~3_combout )))) # (!\CPU_RISCV|RS2[3]~5_combout  & ((\CPU_RISCV|RS2[2]~3_combout  & ((\CPU_RISCV|regs|rf~752_q ))) # (!\CPU_RISCV|RS2[2]~3_combout  & 
// (\CPU_RISCV|regs|rf~624_q ))))

	.dataa(\CPU_RISCV|RS2[3]~5_combout ),
	.datab(\CPU_RISCV|regs|rf~624_q ),
	.datac(\CPU_RISCV|regs|rf~752_q ),
	.datad(\CPU_RISCV|RS2[2]~3_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2088_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2088 .lut_mask = 16'hFA44;
defparam \CPU_RISCV|regs|rf~2088 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y30_N18
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2089 (
// Equation(s):
// \CPU_RISCV|regs|rf~2089_combout  = (\CPU_RISCV|RS2[3]~5_combout  & ((\CPU_RISCV|regs|rf~2088_combout  & (\CPU_RISCV|regs|rf~1008_q )) # (!\CPU_RISCV|regs|rf~2088_combout  & ((\CPU_RISCV|regs|rf~880_q ))))) # (!\CPU_RISCV|RS2[3]~5_combout  & 
// (((\CPU_RISCV|regs|rf~2088_combout ))))

	.dataa(\CPU_RISCV|RS2[3]~5_combout ),
	.datab(\CPU_RISCV|regs|rf~1008_q ),
	.datac(\CPU_RISCV|regs|rf~880_q ),
	.datad(\CPU_RISCV|regs|rf~2088_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2089_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2089 .lut_mask = 16'hDDA0;
defparam \CPU_RISCV|regs|rf~2089 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y30_N11
dffeas \CPU_RISCV|regs|rf~912 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~133_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2787_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~912_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~912 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~912 .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y30_N1
dffeas \CPU_RISCV|regs|rf~528 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~133_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2786_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~528_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~528 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~528 .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y32_N25
dffeas \CPU_RISCV|regs|rf~784 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~133_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2785_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~784_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~784 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~784 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y32_N24
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2085 (
// Equation(s):
// \CPU_RISCV|regs|rf~2085_combout  = (\CPU_RISCV|RS2[3]~5_combout  & (((\CPU_RISCV|regs|rf~784_q ) # (\CPU_RISCV|RS2[2]~3_combout )))) # (!\CPU_RISCV|RS2[3]~5_combout  & (\CPU_RISCV|regs|rf~528_q  & ((!\CPU_RISCV|RS2[2]~3_combout ))))

	.dataa(\CPU_RISCV|regs|rf~528_q ),
	.datab(\CPU_RISCV|RS2[3]~5_combout ),
	.datac(\CPU_RISCV|regs|rf~784_q ),
	.datad(\CPU_RISCV|RS2[2]~3_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2085_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2085 .lut_mask = 16'hCCE2;
defparam \CPU_RISCV|regs|rf~2085 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y32_N7
dffeas \CPU_RISCV|regs|rf~656 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~133_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2783_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~656_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~656 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~656 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y32_N6
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2086 (
// Equation(s):
// \CPU_RISCV|regs|rf~2086_combout  = (\CPU_RISCV|regs|rf~2085_combout  & ((\CPU_RISCV|regs|rf~912_q ) # ((!\CPU_RISCV|RS2[2]~3_combout )))) # (!\CPU_RISCV|regs|rf~2085_combout  & (((\CPU_RISCV|regs|rf~656_q  & \CPU_RISCV|RS2[2]~3_combout ))))

	.dataa(\CPU_RISCV|regs|rf~912_q ),
	.datab(\CPU_RISCV|regs|rf~2085_combout ),
	.datac(\CPU_RISCV|regs|rf~656_q ),
	.datad(\CPU_RISCV|RS2[2]~3_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2086_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2086 .lut_mask = 16'hB8CC;
defparam \CPU_RISCV|regs|rf~2086 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y29_N23
dffeas \CPU_RISCV|regs|rf~944 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~133_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2782_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~944_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~944 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~944 .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y29_N15
dffeas \CPU_RISCV|regs|rf~816 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~133_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2777_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~816_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~816 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~816 .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y29_N29
dffeas \CPU_RISCV|regs|rf~560 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~133_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2780_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~560_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~560 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~560 .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y29_N25
dffeas \CPU_RISCV|regs|rf~688 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~133_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2778_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~688_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~688 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~688 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y29_N24
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2083 (
// Equation(s):
// \CPU_RISCV|regs|rf~2083_combout  = (\CPU_RISCV|RS2[2]~3_combout  & (((\CPU_RISCV|regs|rf~688_q ) # (\CPU_RISCV|RS2[3]~5_combout )))) # (!\CPU_RISCV|RS2[2]~3_combout  & (\CPU_RISCV|regs|rf~560_q  & ((!\CPU_RISCV|RS2[3]~5_combout ))))

	.dataa(\CPU_RISCV|regs|rf~560_q ),
	.datab(\CPU_RISCV|RS2[2]~3_combout ),
	.datac(\CPU_RISCV|regs|rf~688_q ),
	.datad(\CPU_RISCV|RS2[3]~5_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2083_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2083 .lut_mask = 16'hCCE2;
defparam \CPU_RISCV|regs|rf~2083 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y29_N14
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2084 (
// Equation(s):
// \CPU_RISCV|regs|rf~2084_combout  = (\CPU_RISCV|RS2[3]~5_combout  & ((\CPU_RISCV|regs|rf~2083_combout  & (\CPU_RISCV|regs|rf~944_q )) # (!\CPU_RISCV|regs|rf~2083_combout  & ((\CPU_RISCV|regs|rf~816_q ))))) # (!\CPU_RISCV|RS2[3]~5_combout  & 
// (((\CPU_RISCV|regs|rf~2083_combout ))))

	.dataa(\CPU_RISCV|RS2[3]~5_combout ),
	.datab(\CPU_RISCV|regs|rf~944_q ),
	.datac(\CPU_RISCV|regs|rf~816_q ),
	.datad(\CPU_RISCV|regs|rf~2083_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2084_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2084 .lut_mask = 16'hDDA0;
defparam \CPU_RISCV|regs|rf~2084 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y28_N30
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2087 (
// Equation(s):
// \CPU_RISCV|regs|rf~2087_combout  = (\CPU_RISCV|RS2[0]~9_combout  & ((\CPU_RISCV|RS2[1]~7_combout ) # ((\CPU_RISCV|regs|rf~2084_combout )))) # (!\CPU_RISCV|RS2[0]~9_combout  & (!\CPU_RISCV|RS2[1]~7_combout  & (\CPU_RISCV|regs|rf~2086_combout )))

	.dataa(\CPU_RISCV|RS2[0]~9_combout ),
	.datab(\CPU_RISCV|RS2[1]~7_combout ),
	.datac(\CPU_RISCV|regs|rf~2086_combout ),
	.datad(\CPU_RISCV|regs|rf~2084_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2087_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2087 .lut_mask = 16'hBA98;
defparam \CPU_RISCV|regs|rf~2087 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y31_N7
dffeas \CPU_RISCV|regs|rf~976 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~133_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2735_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~976_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~976 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~976 .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y31_N29
dffeas \CPU_RISCV|regs|rf~592 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~133_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2776_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~592_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~592 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~592 .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y31_N5
dffeas \CPU_RISCV|regs|rf~848 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~133_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2775_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~848_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~848 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~848 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y31_N4
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2081 (
// Equation(s):
// \CPU_RISCV|regs|rf~2081_combout  = (\CPU_RISCV|RS2[3]~5_combout  & (((\CPU_RISCV|regs|rf~848_q ) # (\CPU_RISCV|RS2[2]~3_combout )))) # (!\CPU_RISCV|RS2[3]~5_combout  & (\CPU_RISCV|regs|rf~592_q  & ((!\CPU_RISCV|RS2[2]~3_combout ))))

	.dataa(\CPU_RISCV|RS2[3]~5_combout ),
	.datab(\CPU_RISCV|regs|rf~592_q ),
	.datac(\CPU_RISCV|regs|rf~848_q ),
	.datad(\CPU_RISCV|RS2[2]~3_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2081_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2081 .lut_mask = 16'hAAE4;
defparam \CPU_RISCV|regs|rf~2081 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y31_N15
dffeas \CPU_RISCV|regs|rf~720 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~133_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2774_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~720_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~720 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~720 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y31_N14
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2082 (
// Equation(s):
// \CPU_RISCV|regs|rf~2082_combout  = (\CPU_RISCV|regs|rf~2081_combout  & ((\CPU_RISCV|regs|rf~976_q ) # ((!\CPU_RISCV|RS2[2]~3_combout )))) # (!\CPU_RISCV|regs|rf~2081_combout  & (((\CPU_RISCV|regs|rf~720_q  & \CPU_RISCV|RS2[2]~3_combout ))))

	.dataa(\CPU_RISCV|regs|rf~976_q ),
	.datab(\CPU_RISCV|regs|rf~2081_combout ),
	.datac(\CPU_RISCV|regs|rf~720_q ),
	.datad(\CPU_RISCV|RS2[2]~3_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2082_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2082 .lut_mask = 16'hB8CC;
defparam \CPU_RISCV|regs|rf~2082 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y28_N12
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2090 (
// Equation(s):
// \CPU_RISCV|regs|rf~2090_combout  = (\CPU_RISCV|RS2[1]~7_combout  & ((\CPU_RISCV|regs|rf~2087_combout  & (\CPU_RISCV|regs|rf~2089_combout )) # (!\CPU_RISCV|regs|rf~2087_combout  & ((\CPU_RISCV|regs|rf~2082_combout ))))) # (!\CPU_RISCV|RS2[1]~7_combout  & 
// (((\CPU_RISCV|regs|rf~2087_combout ))))

	.dataa(\CPU_RISCV|regs|rf~2089_combout ),
	.datab(\CPU_RISCV|RS2[1]~7_combout ),
	.datac(\CPU_RISCV|regs|rf~2087_combout ),
	.datad(\CPU_RISCV|regs|rf~2082_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2090_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2090 .lut_mask = 16'hBCB0;
defparam \CPU_RISCV|regs|rf~2090 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N22
cycloneive_lcell_comb \CPU_RISCV|regs|rf~496feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~496feeder_combout  = \CPU_RISCV|comb~133_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_RISCV|comb~133_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~496feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~496feeder .lut_mask = 16'hFF00;
defparam \CPU_RISCV|regs|rf~496feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y32_N23
dffeas \CPU_RISCV|regs|rf~496 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~496feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~2752_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~496_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~496 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~496 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y33_N28
cycloneive_lcell_comb \CPU_RISCV|regs|rf~432feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~432feeder_combout  = \CPU_RISCV|comb~133_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_RISCV|comb~133_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~432feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~432feeder .lut_mask = 16'hFF00;
defparam \CPU_RISCV|regs|rf~432feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y33_N29
dffeas \CPU_RISCV|regs|rf~432 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~432feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~2749_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~432_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~432 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~432 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y33_N30
cycloneive_lcell_comb \CPU_RISCV|regs|rf~400feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~400feeder_combout  = \CPU_RISCV|comb~133_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_RISCV|comb~133_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~400feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~400feeder .lut_mask = 16'hFF00;
defparam \CPU_RISCV|regs|rf~400feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y33_N31
dffeas \CPU_RISCV|regs|rf~400 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~400feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~2751_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~400_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~400 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~400 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y32_N28
cycloneive_lcell_comb \CPU_RISCV|regs|rf~464feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~464feeder_combout  = \CPU_RISCV|comb~133_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_RISCV|comb~133_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~464feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~464feeder .lut_mask = 16'hFF00;
defparam \CPU_RISCV|regs|rf~464feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y32_N29
dffeas \CPU_RISCV|regs|rf~464 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~464feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~2750_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~464_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~464 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~464 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y33_N28
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2098 (
// Equation(s):
// \CPU_RISCV|regs|rf~2098_combout  = (\CPU_RISCV|RS2[0]~9_combout  & (((\CPU_RISCV|RS2[1]~7_combout )))) # (!\CPU_RISCV|RS2[0]~9_combout  & ((\CPU_RISCV|RS2[1]~7_combout  & ((\CPU_RISCV|regs|rf~464_q ))) # (!\CPU_RISCV|RS2[1]~7_combout  & 
// (\CPU_RISCV|regs|rf~400_q ))))

	.dataa(\CPU_RISCV|regs|rf~400_q ),
	.datab(\CPU_RISCV|regs|rf~464_q ),
	.datac(\CPU_RISCV|RS2[0]~9_combout ),
	.datad(\CPU_RISCV|RS2[1]~7_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2098_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2098 .lut_mask = 16'hFC0A;
defparam \CPU_RISCV|regs|rf~2098 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y33_N30
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2099 (
// Equation(s):
// \CPU_RISCV|regs|rf~2099_combout  = (\CPU_RISCV|RS2[0]~9_combout  & ((\CPU_RISCV|regs|rf~2098_combout  & (\CPU_RISCV|regs|rf~496_q )) # (!\CPU_RISCV|regs|rf~2098_combout  & ((\CPU_RISCV|regs|rf~432_q ))))) # (!\CPU_RISCV|RS2[0]~9_combout  & 
// (((\CPU_RISCV|regs|rf~2098_combout ))))

	.dataa(\CPU_RISCV|regs|rf~496_q ),
	.datab(\CPU_RISCV|regs|rf~432_q ),
	.datac(\CPU_RISCV|RS2[0]~9_combout ),
	.datad(\CPU_RISCV|regs|rf~2098_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2099_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2099 .lut_mask = 16'hAFC0;
defparam \CPU_RISCV|regs|rf~2099 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y31_N29
dffeas \CPU_RISCV|regs|rf~272 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~133_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2745_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~272_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~272 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~272 .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y34_N13
dffeas \CPU_RISCV|regs|rf~304 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~133_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2744_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~304_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~304 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~304 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N12
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2091 (
// Equation(s):
// \CPU_RISCV|regs|rf~2091_combout  = (\CPU_RISCV|RS2[1]~7_combout  & (((\CPU_RISCV|RS2[0]~9_combout )))) # (!\CPU_RISCV|RS2[1]~7_combout  & ((\CPU_RISCV|RS2[0]~9_combout  & ((\CPU_RISCV|regs|rf~304_q ))) # (!\CPU_RISCV|RS2[0]~9_combout  & 
// (\CPU_RISCV|regs|rf~272_q ))))

	.dataa(\CPU_RISCV|regs|rf~272_q ),
	.datab(\CPU_RISCV|RS2[1]~7_combout ),
	.datac(\CPU_RISCV|regs|rf~304_q ),
	.datad(\CPU_RISCV|RS2[0]~9_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2091_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2091 .lut_mask = 16'hFC22;
defparam \CPU_RISCV|regs|rf~2091 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y31_N15
dffeas \CPU_RISCV|regs|rf~368 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~133_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2789_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~368_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~368 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~368 .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y34_N23
dffeas \CPU_RISCV|regs|rf~336 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~133_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2743_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~336_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~336 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~336 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N22
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2092 (
// Equation(s):
// \CPU_RISCV|regs|rf~2092_combout  = (\CPU_RISCV|regs|rf~2091_combout  & ((\CPU_RISCV|regs|rf~368_q ) # ((!\CPU_RISCV|RS2[1]~7_combout )))) # (!\CPU_RISCV|regs|rf~2091_combout  & (((\CPU_RISCV|regs|rf~336_q  & \CPU_RISCV|RS2[1]~7_combout ))))

	.dataa(\CPU_RISCV|regs|rf~2091_combout ),
	.datab(\CPU_RISCV|regs|rf~368_q ),
	.datac(\CPU_RISCV|regs|rf~336_q ),
	.datad(\CPU_RISCV|RS2[1]~7_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2092_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2092 .lut_mask = 16'hD8AA;
defparam \CPU_RISCV|regs|rf~2092 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y29_N15
dffeas \CPU_RISCV|regs|rf~240 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~133_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2791_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~240_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~240 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~240 .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y32_N19
dffeas \CPU_RISCV|regs|rf~176 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~133_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2779_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~176_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~176 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~176 .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y29_N13
dffeas \CPU_RISCV|regs|rf~144 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~133_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2784_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~144_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~144 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~144 .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y32_N21
dffeas \CPU_RISCV|regs|rf~208 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~133_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2746_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~208_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~208 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~208 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y32_N20
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2093 (
// Equation(s):
// \CPU_RISCV|regs|rf~2093_combout  = (\CPU_RISCV|RS2[0]~9_combout  & (((\CPU_RISCV|RS2[1]~7_combout )))) # (!\CPU_RISCV|RS2[0]~9_combout  & ((\CPU_RISCV|RS2[1]~7_combout  & ((\CPU_RISCV|regs|rf~208_q ))) # (!\CPU_RISCV|RS2[1]~7_combout  & 
// (\CPU_RISCV|regs|rf~144_q ))))

	.dataa(\CPU_RISCV|regs|rf~144_q ),
	.datab(\CPU_RISCV|RS2[0]~9_combout ),
	.datac(\CPU_RISCV|regs|rf~208_q ),
	.datad(\CPU_RISCV|RS2[1]~7_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2093_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2093 .lut_mask = 16'hFC22;
defparam \CPU_RISCV|regs|rf~2093 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y32_N18
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2094 (
// Equation(s):
// \CPU_RISCV|regs|rf~2094_combout  = (\CPU_RISCV|RS2[0]~9_combout  & ((\CPU_RISCV|regs|rf~2093_combout  & (\CPU_RISCV|regs|rf~240_q )) # (!\CPU_RISCV|regs|rf~2093_combout  & ((\CPU_RISCV|regs|rf~176_q ))))) # (!\CPU_RISCV|RS2[0]~9_combout  & 
// (((\CPU_RISCV|regs|rf~2093_combout ))))

	.dataa(\CPU_RISCV|regs|rf~240_q ),
	.datab(\CPU_RISCV|RS2[0]~9_combout ),
	.datac(\CPU_RISCV|regs|rf~176_q ),
	.datad(\CPU_RISCV|regs|rf~2093_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2094_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2094 .lut_mask = 16'hBBC0;
defparam \CPU_RISCV|regs|rf~2094 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y31_N21
dffeas \CPU_RISCV|regs|rf~16 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~133_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2748_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~16_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~16 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~16 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N28
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2095 (
// Equation(s):
// \CPU_RISCV|regs|rf~2095_combout  = (\CPU_RISCV|RS2[1]~7_combout  & (\CPU_RISCV|RS2[0]~9_combout )) # (!\CPU_RISCV|RS2[1]~7_combout  & ((\CPU_RISCV|RS2[0]~9_combout  & (\CPU_RISCV|regs|rf~48_q )) # (!\CPU_RISCV|RS2[0]~9_combout  & ((\CPU_RISCV|regs|rf~16_q 
// )))))

	.dataa(\CPU_RISCV|RS2[1]~7_combout ),
	.datab(\CPU_RISCV|RS2[0]~9_combout ),
	.datac(\CPU_RISCV|regs|rf~48_q ),
	.datad(\CPU_RISCV|regs|rf~16_q ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2095_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2095 .lut_mask = 16'hD9C8;
defparam \CPU_RISCV|regs|rf~2095 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y31_N15
dffeas \CPU_RISCV|regs|rf~112 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~133_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2793_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~112_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~112 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~112 .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y28_N5
dffeas \CPU_RISCV|regs|rf~80 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~133_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2747_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~80_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~80 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~80 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y28_N4
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2096 (
// Equation(s):
// \CPU_RISCV|regs|rf~2096_combout  = (\CPU_RISCV|regs|rf~2095_combout  & ((\CPU_RISCV|regs|rf~112_q ) # ((!\CPU_RISCV|RS2[1]~7_combout )))) # (!\CPU_RISCV|regs|rf~2095_combout  & (((\CPU_RISCV|regs|rf~80_q  & \CPU_RISCV|RS2[1]~7_combout ))))

	.dataa(\CPU_RISCV|regs|rf~2095_combout ),
	.datab(\CPU_RISCV|regs|rf~112_q ),
	.datac(\CPU_RISCV|regs|rf~80_q ),
	.datad(\CPU_RISCV|RS2[1]~7_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2096_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2096 .lut_mask = 16'hD8AA;
defparam \CPU_RISCV|regs|rf~2096 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y28_N10
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2097 (
// Equation(s):
// \CPU_RISCV|regs|rf~2097_combout  = (\CPU_RISCV|RS2[3]~5_combout  & (((\CPU_RISCV|RS2[2]~3_combout )))) # (!\CPU_RISCV|RS2[3]~5_combout  & ((\CPU_RISCV|RS2[2]~3_combout  & (\CPU_RISCV|regs|rf~2094_combout )) # (!\CPU_RISCV|RS2[2]~3_combout  & 
// ((\CPU_RISCV|regs|rf~2096_combout )))))

	.dataa(\CPU_RISCV|regs|rf~2094_combout ),
	.datab(\CPU_RISCV|regs|rf~2096_combout ),
	.datac(\CPU_RISCV|RS2[3]~5_combout ),
	.datad(\CPU_RISCV|RS2[2]~3_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2097_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2097 .lut_mask = 16'hFA0C;
defparam \CPU_RISCV|regs|rf~2097 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y28_N8
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2100 (
// Equation(s):
// \CPU_RISCV|regs|rf~2100_combout  = (\CPU_RISCV|RS2[3]~5_combout  & ((\CPU_RISCV|regs|rf~2097_combout  & (\CPU_RISCV|regs|rf~2099_combout )) # (!\CPU_RISCV|regs|rf~2097_combout  & ((\CPU_RISCV|regs|rf~2092_combout ))))) # (!\CPU_RISCV|RS2[3]~5_combout  & 
// (((\CPU_RISCV|regs|rf~2097_combout ))))

	.dataa(\CPU_RISCV|regs|rf~2099_combout ),
	.datab(\CPU_RISCV|RS2[3]~5_combout ),
	.datac(\CPU_RISCV|regs|rf~2092_combout ),
	.datad(\CPU_RISCV|regs|rf~2097_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2100_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2100 .lut_mask = 16'hBBC0;
defparam \CPU_RISCV|regs|rf~2100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y28_N14
cycloneive_lcell_comb \CPU_RISCV|regs|rd2[16]~16 (
// Equation(s):
// \CPU_RISCV|regs|rd2[16]~16_combout  = (!\CPU_RISCV|regs|Equal1~1_combout  & ((\CPU_RISCV|RS2[4]~10_combout  & (\CPU_RISCV|regs|rf~2090_combout )) # (!\CPU_RISCV|RS2[4]~10_combout  & ((\CPU_RISCV|regs|rf~2100_combout )))))

	.dataa(\CPU_RISCV|regs|rf~2090_combout ),
	.datab(\CPU_RISCV|RS2[4]~10_combout ),
	.datac(\CPU_RISCV|regs|rf~2100_combout ),
	.datad(\CPU_RISCV|regs|Equal1~1_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rd2[16]~16_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rd2[16]~16 .lut_mask = 16'h00B8;
defparam \CPU_RISCV|regs|rd2[16]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y35_N30
cycloneive_lcell_comb \CPU_RISCV|Add1~30 (
// Equation(s):
// \CPU_RISCV|Add1~30_combout  = (\CPU_RISCV|regs|rd2[15]~17_combout  & ((\CPU_RISCV|regs|rd1[15]~16_combout  & (\CPU_RISCV|Add1~29  & VCC)) # (!\CPU_RISCV|regs|rd1[15]~16_combout  & (!\CPU_RISCV|Add1~29 )))) # (!\CPU_RISCV|regs|rd2[15]~17_combout  & 
// ((\CPU_RISCV|regs|rd1[15]~16_combout  & (!\CPU_RISCV|Add1~29 )) # (!\CPU_RISCV|regs|rd1[15]~16_combout  & ((\CPU_RISCV|Add1~29 ) # (GND)))))
// \CPU_RISCV|Add1~31  = CARRY((\CPU_RISCV|regs|rd2[15]~17_combout  & (!\CPU_RISCV|regs|rd1[15]~16_combout  & !\CPU_RISCV|Add1~29 )) # (!\CPU_RISCV|regs|rd2[15]~17_combout  & ((!\CPU_RISCV|Add1~29 ) # (!\CPU_RISCV|regs|rd1[15]~16_combout ))))

	.dataa(\CPU_RISCV|regs|rd2[15]~17_combout ),
	.datab(\CPU_RISCV|regs|rd1[15]~16_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU_RISCV|Add1~29 ),
	.combout(\CPU_RISCV|Add1~30_combout ),
	.cout(\CPU_RISCV|Add1~31 ));
// synopsys translate_off
defparam \CPU_RISCV|Add1~30 .lut_mask = 16'h9617;
defparam \CPU_RISCV|Add1~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y34_N0
cycloneive_lcell_comb \CPU_RISCV|Add1~32 (
// Equation(s):
// \CPU_RISCV|Add1~32_combout  = ((\CPU_RISCV|regs|rd2[16]~16_combout  $ (\CPU_RISCV|regs|rd1[16]~15_combout  $ (!\CPU_RISCV|Add1~31 )))) # (GND)
// \CPU_RISCV|Add1~33  = CARRY((\CPU_RISCV|regs|rd2[16]~16_combout  & ((\CPU_RISCV|regs|rd1[16]~15_combout ) # (!\CPU_RISCV|Add1~31 ))) # (!\CPU_RISCV|regs|rd2[16]~16_combout  & (\CPU_RISCV|regs|rd1[16]~15_combout  & !\CPU_RISCV|Add1~31 )))

	.dataa(\CPU_RISCV|regs|rd2[16]~16_combout ),
	.datab(\CPU_RISCV|regs|rd1[16]~15_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU_RISCV|Add1~31 ),
	.combout(\CPU_RISCV|Add1~32_combout ),
	.cout(\CPU_RISCV|Add1~33 ));
// synopsys translate_off
defparam \CPU_RISCV|Add1~32 .lut_mask = 16'h698E;
defparam \CPU_RISCV|Add1~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y29_N28
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2061 (
// Equation(s):
// \CPU_RISCV|regs|rf~2061_combout  = (\CPU_RISCV|RS1[2]~4_combout  & (((\CPU_RISCV|RS1[3]~5_combout )))) # (!\CPU_RISCV|RS1[2]~4_combout  & ((\CPU_RISCV|RS1[3]~5_combout  & (\CPU_RISCV|regs|rf~816_q )) # (!\CPU_RISCV|RS1[3]~5_combout  & 
// ((\CPU_RISCV|regs|rf~560_q )))))

	.dataa(\CPU_RISCV|RS1[2]~4_combout ),
	.datab(\CPU_RISCV|regs|rf~816_q ),
	.datac(\CPU_RISCV|regs|rf~560_q ),
	.datad(\CPU_RISCV|RS1[3]~5_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2061_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2061 .lut_mask = 16'hEE50;
defparam \CPU_RISCV|regs|rf~2061 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y29_N22
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2062 (
// Equation(s):
// \CPU_RISCV|regs|rf~2062_combout  = (\CPU_RISCV|RS1[2]~4_combout  & ((\CPU_RISCV|regs|rf~2061_combout  & ((\CPU_RISCV|regs|rf~944_q ))) # (!\CPU_RISCV|regs|rf~2061_combout  & (\CPU_RISCV|regs|rf~688_q )))) # (!\CPU_RISCV|RS1[2]~4_combout  & 
// (((\CPU_RISCV|regs|rf~2061_combout ))))

	.dataa(\CPU_RISCV|RS1[2]~4_combout ),
	.datab(\CPU_RISCV|regs|rf~688_q ),
	.datac(\CPU_RISCV|regs|rf~944_q ),
	.datad(\CPU_RISCV|regs|rf~2061_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2062_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2062 .lut_mask = 16'hF588;
defparam \CPU_RISCV|regs|rf~2062 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y30_N12
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2068 (
// Equation(s):
// \CPU_RISCV|regs|rf~2068_combout  = (\CPU_RISCV|RS1[2]~4_combout  & (((\CPU_RISCV|RS1[3]~5_combout )))) # (!\CPU_RISCV|RS1[2]~4_combout  & ((\CPU_RISCV|RS1[3]~5_combout  & (\CPU_RISCV|regs|rf~880_q )) # (!\CPU_RISCV|RS1[3]~5_combout  & 
// ((\CPU_RISCV|regs|rf~624_q )))))

	.dataa(\CPU_RISCV|regs|rf~880_q ),
	.datab(\CPU_RISCV|RS1[2]~4_combout ),
	.datac(\CPU_RISCV|regs|rf~624_q ),
	.datad(\CPU_RISCV|RS1[3]~5_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2068_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2068 .lut_mask = 16'hEE30;
defparam \CPU_RISCV|regs|rf~2068 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y30_N26
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2069 (
// Equation(s):
// \CPU_RISCV|regs|rf~2069_combout  = (\CPU_RISCV|regs|rf~2068_combout  & (((\CPU_RISCV|regs|rf~1008_q )) # (!\CPU_RISCV|RS1[2]~4_combout ))) # (!\CPU_RISCV|regs|rf~2068_combout  & (\CPU_RISCV|RS1[2]~4_combout  & ((\CPU_RISCV|regs|rf~752_q ))))

	.dataa(\CPU_RISCV|regs|rf~2068_combout ),
	.datab(\CPU_RISCV|RS1[2]~4_combout ),
	.datac(\CPU_RISCV|regs|rf~1008_q ),
	.datad(\CPU_RISCV|regs|rf~752_q ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2069_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2069 .lut_mask = 16'hE6A2;
defparam \CPU_RISCV|regs|rf~2069 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y31_N28
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2063 (
// Equation(s):
// \CPU_RISCV|regs|rf~2063_combout  = (\CPU_RISCV|RS1[2]~4_combout  & ((\CPU_RISCV|regs|rf~720_q ) # ((\CPU_RISCV|RS1[3]~5_combout )))) # (!\CPU_RISCV|RS1[2]~4_combout  & (((\CPU_RISCV|regs|rf~592_q  & !\CPU_RISCV|RS1[3]~5_combout ))))

	.dataa(\CPU_RISCV|RS1[2]~4_combout ),
	.datab(\CPU_RISCV|regs|rf~720_q ),
	.datac(\CPU_RISCV|regs|rf~592_q ),
	.datad(\CPU_RISCV|RS1[3]~5_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2063_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2063 .lut_mask = 16'hAAD8;
defparam \CPU_RISCV|regs|rf~2063 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y31_N6
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2064 (
// Equation(s):
// \CPU_RISCV|regs|rf~2064_combout  = (\CPU_RISCV|RS1[3]~5_combout  & ((\CPU_RISCV|regs|rf~2063_combout  & ((\CPU_RISCV|regs|rf~976_q ))) # (!\CPU_RISCV|regs|rf~2063_combout  & (\CPU_RISCV|regs|rf~848_q )))) # (!\CPU_RISCV|RS1[3]~5_combout  & 
// (((\CPU_RISCV|regs|rf~2063_combout ))))

	.dataa(\CPU_RISCV|regs|rf~848_q ),
	.datab(\CPU_RISCV|RS1[3]~5_combout ),
	.datac(\CPU_RISCV|regs|rf~976_q ),
	.datad(\CPU_RISCV|regs|rf~2063_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2064_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2064 .lut_mask = 16'hF388;
defparam \CPU_RISCV|regs|rf~2064 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y30_N0
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2065 (
// Equation(s):
// \CPU_RISCV|regs|rf~2065_combout  = (\CPU_RISCV|RS1[2]~4_combout  & ((\CPU_RISCV|regs|rf~656_q ) # ((\CPU_RISCV|RS1[3]~5_combout )))) # (!\CPU_RISCV|RS1[2]~4_combout  & (((\CPU_RISCV|regs|rf~528_q  & !\CPU_RISCV|RS1[3]~5_combout ))))

	.dataa(\CPU_RISCV|RS1[2]~4_combout ),
	.datab(\CPU_RISCV|regs|rf~656_q ),
	.datac(\CPU_RISCV|regs|rf~528_q ),
	.datad(\CPU_RISCV|RS1[3]~5_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2065_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2065 .lut_mask = 16'hAAD8;
defparam \CPU_RISCV|regs|rf~2065 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y30_N10
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2066 (
// Equation(s):
// \CPU_RISCV|regs|rf~2066_combout  = (\CPU_RISCV|RS1[3]~5_combout  & ((\CPU_RISCV|regs|rf~2065_combout  & ((\CPU_RISCV|regs|rf~912_q ))) # (!\CPU_RISCV|regs|rf~2065_combout  & (\CPU_RISCV|regs|rf~784_q )))) # (!\CPU_RISCV|RS1[3]~5_combout  & 
// (((\CPU_RISCV|regs|rf~2065_combout ))))

	.dataa(\CPU_RISCV|regs|rf~784_q ),
	.datab(\CPU_RISCV|RS1[3]~5_combout ),
	.datac(\CPU_RISCV|regs|rf~912_q ),
	.datad(\CPU_RISCV|regs|rf~2065_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2066_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2066 .lut_mask = 16'hF388;
defparam \CPU_RISCV|regs|rf~2066 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y31_N24
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2067 (
// Equation(s):
// \CPU_RISCV|regs|rf~2067_combout  = (\CPU_RISCV|RS1[1]~6_combout  & ((\CPU_RISCV|RS1[0]~7_combout ) # ((\CPU_RISCV|regs|rf~2064_combout )))) # (!\CPU_RISCV|RS1[1]~6_combout  & (!\CPU_RISCV|RS1[0]~7_combout  & ((\CPU_RISCV|regs|rf~2066_combout ))))

	.dataa(\CPU_RISCV|RS1[1]~6_combout ),
	.datab(\CPU_RISCV|RS1[0]~7_combout ),
	.datac(\CPU_RISCV|regs|rf~2064_combout ),
	.datad(\CPU_RISCV|regs|rf~2066_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2067_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2067 .lut_mask = 16'hB9A8;
defparam \CPU_RISCV|regs|rf~2067 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y31_N2
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2070 (
// Equation(s):
// \CPU_RISCV|regs|rf~2070_combout  = (\CPU_RISCV|RS1[0]~7_combout  & ((\CPU_RISCV|regs|rf~2067_combout  & ((\CPU_RISCV|regs|rf~2069_combout ))) # (!\CPU_RISCV|regs|rf~2067_combout  & (\CPU_RISCV|regs|rf~2062_combout )))) # (!\CPU_RISCV|RS1[0]~7_combout  & 
// (((\CPU_RISCV|regs|rf~2067_combout ))))

	.dataa(\CPU_RISCV|regs|rf~2062_combout ),
	.datab(\CPU_RISCV|RS1[0]~7_combout ),
	.datac(\CPU_RISCV|regs|rf~2069_combout ),
	.datad(\CPU_RISCV|regs|rf~2067_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2070_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2070 .lut_mask = 16'hF388;
defparam \CPU_RISCV|regs|rf~2070 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y31_N6
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2760 (
// Equation(s):
// \CPU_RISCV|regs|rf~2760_combout  = (\imem|RAM~1228_combout  & ((\CPU_RISCV|RS1~2_combout  & (\CPU_RISCV|regs|rf~2080_combout )) # (!\CPU_RISCV|RS1~2_combout  & ((\CPU_RISCV|regs|rf~2070_combout ))))) # (!\imem|RAM~1228_combout  & 
// (((\CPU_RISCV|regs|rf~2080_combout ))))

	.dataa(\imem|RAM~1228_combout ),
	.datab(\CPU_RISCV|RS1~2_combout ),
	.datac(\CPU_RISCV|regs|rf~2080_combout ),
	.datad(\CPU_RISCV|regs|rf~2070_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2760_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2760 .lut_mask = 16'hF2D0;
defparam \CPU_RISCV|regs|rf~2760 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y31_N18
cycloneive_lcell_comb \CPU_RISCV|Equal16~19 (
// Equation(s):
// \CPU_RISCV|Equal16~19_combout  = \CPU_RISCV|regs|rd2[16]~16_combout  $ (((\CPU_RISCV|regs|rf~2760_combout  & !\CPU_RISCV|regs|Equal0~1_combout )))

	.dataa(\CPU_RISCV|regs|rf~2760_combout ),
	.datab(\CPU_RISCV|regs|Equal0~1_combout ),
	.datac(gnd),
	.datad(\CPU_RISCV|regs|rd2[16]~16_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|Equal16~19_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|Equal16~19 .lut_mask = 16'hDD22;
defparam \CPU_RISCV|Equal16~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y34_N30
cycloneive_lcell_comb \CPU_RISCV|result[0]~3 (
// Equation(s):
// \CPU_RISCV|result[0]~3_combout  = (\CPU_RISCV|result~2_combout  & !\CPU_RISCV|imm[4]~17_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_RISCV|result~2_combout ),
	.datad(\CPU_RISCV|imm[4]~17_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|result[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|result[0]~3 .lut_mask = 16'h00F0;
defparam \CPU_RISCV|result[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y38_N20
cycloneive_lcell_comb \CPU_RISCV|ShiftLeft0~6 (
// Equation(s):
// \CPU_RISCV|ShiftLeft0~6_combout  = (\CPU_RISCV|regs|rf~2765_combout  & (\CPU_RISCV|ShiftLeft0~4_combout  & (!\CPU_RISCV|regs|Equal0~1_combout  & \CPU_RISCV|ShiftLeft0~5_combout )))

	.dataa(\CPU_RISCV|regs|rf~2765_combout ),
	.datab(\CPU_RISCV|ShiftLeft0~4_combout ),
	.datac(\CPU_RISCV|regs|Equal0~1_combout ),
	.datad(\CPU_RISCV|ShiftLeft0~5_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|ShiftLeft0~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|ShiftLeft0~6 .lut_mask = 16'h0800;
defparam \CPU_RISCV|ShiftLeft0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y34_N16
cycloneive_lcell_comb \CPU_RISCV|comb~31 (
// Equation(s):
// \CPU_RISCV|comb~31_combout  = (\CPU_RISCV|result~2_combout  & ((\CPU_RISCV|imm[3]~18_combout ) # (\CPU_RISCV|imm[4]~17_combout )))

	.dataa(gnd),
	.datab(\CPU_RISCV|result~2_combout ),
	.datac(\CPU_RISCV|imm[3]~18_combout ),
	.datad(\CPU_RISCV|imm[4]~17_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~31_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~31 .lut_mask = 16'hCCC0;
defparam \CPU_RISCV|comb~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y33_N10
cycloneive_lcell_comb \CPU_RISCV|ShiftLeft0~103 (
// Equation(s):
// \CPU_RISCV|ShiftLeft0~103_combout  = (\CPU_RISCV|comb~30_combout  & ((\CPU_RISCV|RS1[4]~8_combout  & ((\CPU_RISCV|regs|rf~2110_combout ))) # (!\CPU_RISCV|RS1[4]~8_combout  & (\CPU_RISCV|regs|rf~2120_combout ))))

	.dataa(\CPU_RISCV|RS1[4]~8_combout ),
	.datab(\CPU_RISCV|comb~30_combout ),
	.datac(\CPU_RISCV|regs|rf~2120_combout ),
	.datad(\CPU_RISCV|regs|rf~2110_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|ShiftLeft0~103_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|ShiftLeft0~103 .lut_mask = 16'hC840;
defparam \CPU_RISCV|ShiftLeft0~103 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y33_N0
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2758 (
// Equation(s):
// \CPU_RISCV|regs|rf~2758_combout  = (\CPU_RISCV|RS1~2_combout  & (((\CPU_RISCV|regs|rf~2160_combout )))) # (!\CPU_RISCV|RS1~2_combout  & ((\imem|RAM~1228_combout  & ((\CPU_RISCV|regs|rf~2150_combout ))) # (!\imem|RAM~1228_combout  & 
// (\CPU_RISCV|regs|rf~2160_combout ))))

	.dataa(\CPU_RISCV|RS1~2_combout ),
	.datab(\imem|RAM~1228_combout ),
	.datac(\CPU_RISCV|regs|rf~2160_combout ),
	.datad(\CPU_RISCV|regs|rf~2150_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2758_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2758 .lut_mask = 16'hF4B0;
defparam \CPU_RISCV|regs|rf~2758 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y33_N22
cycloneive_lcell_comb \CPU_RISCV|ShiftLeft0~104 (
// Equation(s):
// \CPU_RISCV|ShiftLeft0~104_combout  = (\CPU_RISCV|regs|rf~2757_combout  & ((\CPU_RISCV|ShiftLeft0~8_combout ) # ((\CPU_RISCV|ShiftLeft0~9_combout  & \CPU_RISCV|regs|rf~2758_combout )))) # (!\CPU_RISCV|regs|rf~2757_combout  & 
// (\CPU_RISCV|ShiftLeft0~9_combout  & (\CPU_RISCV|regs|rf~2758_combout )))

	.dataa(\CPU_RISCV|regs|rf~2757_combout ),
	.datab(\CPU_RISCV|ShiftLeft0~9_combout ),
	.datac(\CPU_RISCV|regs|rf~2758_combout ),
	.datad(\CPU_RISCV|ShiftLeft0~8_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|ShiftLeft0~104_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|ShiftLeft0~104 .lut_mask = 16'hEAC0;
defparam \CPU_RISCV|ShiftLeft0~104 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y33_N16
cycloneive_lcell_comb \CPU_RISCV|ShiftLeft0~105 (
// Equation(s):
// \CPU_RISCV|ShiftLeft0~105_combout  = (\CPU_RISCV|ShiftLeft0~103_combout ) # ((\CPU_RISCV|ShiftLeft0~104_combout ) # ((\CPU_RISCV|ShiftLeft0~4_combout  & \CPU_RISCV|regs|rf~2760_combout )))

	.dataa(\CPU_RISCV|ShiftLeft0~4_combout ),
	.datab(\CPU_RISCV|ShiftLeft0~103_combout ),
	.datac(\CPU_RISCV|ShiftLeft0~104_combout ),
	.datad(\CPU_RISCV|regs|rf~2760_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|ShiftLeft0~105_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|ShiftLeft0~105 .lut_mask = 16'hFEFC;
defparam \CPU_RISCV|ShiftLeft0~105 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N4
cycloneive_lcell_comb \CPU_RISCV|ShiftLeft0~126 (
// Equation(s):
// \CPU_RISCV|ShiftLeft0~126_combout  = (!\CPU_RISCV|regs|Equal0~1_combout  & ((\CPU_RISCV|imm[2]~19_combout  & ((\CPU_RISCV|ShiftLeft0~92_combout ))) # (!\CPU_RISCV|imm[2]~19_combout  & (\CPU_RISCV|ShiftLeft0~105_combout ))))

	.dataa(\CPU_RISCV|regs|Equal0~1_combout ),
	.datab(\CPU_RISCV|imm[2]~19_combout ),
	.datac(\CPU_RISCV|ShiftLeft0~105_combout ),
	.datad(\CPU_RISCV|ShiftLeft0~92_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|ShiftLeft0~126_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|ShiftLeft0~126 .lut_mask = 16'h5410;
defparam \CPU_RISCV|ShiftLeft0~126 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N10
cycloneive_lcell_comb \CPU_RISCV|ShiftLeft0~146 (
// Equation(s):
// \CPU_RISCV|ShiftLeft0~146_combout  = (!\CPU_RISCV|regs|Equal0~1_combout  & ((\CPU_RISCV|imm[2]~19_combout  & (\CPU_RISCV|ShiftLeft0~96_combout )) # (!\CPU_RISCV|imm[2]~19_combout  & ((\CPU_RISCV|ShiftLeft0~89_combout )))))

	.dataa(\CPU_RISCV|ShiftLeft0~96_combout ),
	.datab(\CPU_RISCV|regs|Equal0~1_combout ),
	.datac(\CPU_RISCV|imm[2]~19_combout ),
	.datad(\CPU_RISCV|ShiftLeft0~89_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|ShiftLeft0~146_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|ShiftLeft0~146 .lut_mask = 16'h2320;
defparam \CPU_RISCV|ShiftLeft0~146 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N28
cycloneive_lcell_comb \CPU_RISCV|comb~129 (
// Equation(s):
// \CPU_RISCV|comb~129_combout  = (\CPU_RISCV|comb~31_combout  & (((\CPU_RISCV|ShiftLeft0~146_combout )) # (!\CPU_RISCV|result[0]~3_combout ))) # (!\CPU_RISCV|comb~31_combout  & (\CPU_RISCV|result[0]~3_combout  & (\CPU_RISCV|ShiftLeft0~126_combout )))

	.dataa(\CPU_RISCV|comb~31_combout ),
	.datab(\CPU_RISCV|result[0]~3_combout ),
	.datac(\CPU_RISCV|ShiftLeft0~126_combout ),
	.datad(\CPU_RISCV|ShiftLeft0~146_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~129_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~129 .lut_mask = 16'hEA62;
defparam \CPU_RISCV|comb~129 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N18
cycloneive_lcell_comb \CPU_RISCV|comb~130 (
// Equation(s):
// \CPU_RISCV|comb~130_combout  = (\CPU_RISCV|result[0]~3_combout  & (((\CPU_RISCV|comb~129_combout )))) # (!\CPU_RISCV|result[0]~3_combout  & ((\CPU_RISCV|comb~129_combout  & ((\CPU_RISCV|ShiftLeft0~6_combout ))) # (!\CPU_RISCV|comb~129_combout  & 
// (\CPU_RISCV|Add3~32_combout ))))

	.dataa(\CPU_RISCV|Add3~32_combout ),
	.datab(\CPU_RISCV|result[0]~3_combout ),
	.datac(\CPU_RISCV|ShiftLeft0~6_combout ),
	.datad(\CPU_RISCV|comb~129_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~130_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~130 .lut_mask = 16'hFC22;
defparam \CPU_RISCV|comb~130 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N24
cycloneive_lcell_comb \CPU_RISCV|comb~131 (
// Equation(s):
// \CPU_RISCV|comb~131_combout  = (\CPU_RISCV|comb~207_combout  & (((\CPU_RISCV|Add2~32_combout )) # (!\CPU_RISCV|comb~28_combout ))) # (!\CPU_RISCV|comb~207_combout  & (\CPU_RISCV|comb~28_combout  & ((\CPU_RISCV|comb~130_combout ))))

	.dataa(\CPU_RISCV|comb~207_combout ),
	.datab(\CPU_RISCV|comb~28_combout ),
	.datac(\CPU_RISCV|Add2~32_combout ),
	.datad(\CPU_RISCV|comb~130_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~131_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~131 .lut_mask = 16'hE6A2;
defparam \CPU_RISCV|comb~131 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N6
cycloneive_lcell_comb \CPU_RISCV|comb~132 (
// Equation(s):
// \CPU_RISCV|comb~132_combout  = (\CPU_RISCV|comb~29_combout  & ((\CPU_RISCV|comb~131_combout  & (\CPU_RISCV|imm[16]~48_combout )) # (!\CPU_RISCV|comb~131_combout  & ((\CPU_RISCV|Equal16~19_combout ))))) # (!\CPU_RISCV|comb~29_combout  & 
// (((\CPU_RISCV|comb~131_combout ))))

	.dataa(\CPU_RISCV|imm[16]~48_combout ),
	.datab(\CPU_RISCV|Equal16~19_combout ),
	.datac(\CPU_RISCV|comb~29_combout ),
	.datad(\CPU_RISCV|comb~131_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~132_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~132 .lut_mask = 16'hAFC0;
defparam \CPU_RISCV|comb~132 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N20
cycloneive_lcell_comb \CPU_RISCV|comb~133 (
// Equation(s):
// \CPU_RISCV|comb~133_combout  = (\CPU_RISCV|comb~38_combout  & ((\CPU_RISCV|comb~132_combout ) # ((\CPU_RISCV|comb~39_combout  & \CPU_RISCV|Add1~32_combout )))) # (!\CPU_RISCV|comb~38_combout  & (\CPU_RISCV|comb~39_combout  & (\CPU_RISCV|Add1~32_combout 
// )))

	.dataa(\CPU_RISCV|comb~38_combout ),
	.datab(\CPU_RISCV|comb~39_combout ),
	.datac(\CPU_RISCV|Add1~32_combout ),
	.datad(\CPU_RISCV|comb~132_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~133_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~133 .lut_mask = 16'hEAC0;
defparam \CPU_RISCV|comb~133 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y32_N29
dffeas \CPU_RISCV|regs|rf~48 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~133_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2781_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~48_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~48 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~48 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y31_N20
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2075 (
// Equation(s):
// \CPU_RISCV|regs|rf~2075_combout  = (\CPU_RISCV|RS1[0]~7_combout  & (((\CPU_RISCV|RS1[1]~6_combout )))) # (!\CPU_RISCV|RS1[0]~7_combout  & ((\CPU_RISCV|RS1[1]~6_combout  & (\CPU_RISCV|regs|rf~80_q )) # (!\CPU_RISCV|RS1[1]~6_combout  & 
// ((\CPU_RISCV|regs|rf~16_q )))))

	.dataa(\CPU_RISCV|regs|rf~80_q ),
	.datab(\CPU_RISCV|RS1[0]~7_combout ),
	.datac(\CPU_RISCV|regs|rf~16_q ),
	.datad(\CPU_RISCV|RS1[1]~6_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2075_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2075 .lut_mask = 16'hEE30;
defparam \CPU_RISCV|regs|rf~2075 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y31_N14
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2076 (
// Equation(s):
// \CPU_RISCV|regs|rf~2076_combout  = (\CPU_RISCV|RS1[0]~7_combout  & ((\CPU_RISCV|regs|rf~2075_combout  & ((\CPU_RISCV|regs|rf~112_q ))) # (!\CPU_RISCV|regs|rf~2075_combout  & (\CPU_RISCV|regs|rf~48_q )))) # (!\CPU_RISCV|RS1[0]~7_combout  & 
// (((\CPU_RISCV|regs|rf~2075_combout ))))

	.dataa(\CPU_RISCV|regs|rf~48_q ),
	.datab(\CPU_RISCV|RS1[0]~7_combout ),
	.datac(\CPU_RISCV|regs|rf~112_q ),
	.datad(\CPU_RISCV|regs|rf~2075_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2076_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2076 .lut_mask = 16'hF388;
defparam \CPU_RISCV|regs|rf~2076 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y31_N28
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2073 (
// Equation(s):
// \CPU_RISCV|regs|rf~2073_combout  = (\CPU_RISCV|RS1[0]~7_combout  & (((\CPU_RISCV|RS1[1]~6_combout )))) # (!\CPU_RISCV|RS1[0]~7_combout  & ((\CPU_RISCV|RS1[1]~6_combout  & (\CPU_RISCV|regs|rf~336_q )) # (!\CPU_RISCV|RS1[1]~6_combout  & 
// ((\CPU_RISCV|regs|rf~272_q )))))

	.dataa(\CPU_RISCV|regs|rf~336_q ),
	.datab(\CPU_RISCV|RS1[0]~7_combout ),
	.datac(\CPU_RISCV|regs|rf~272_q ),
	.datad(\CPU_RISCV|RS1[1]~6_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2073_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2073 .lut_mask = 16'hEE30;
defparam \CPU_RISCV|regs|rf~2073 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y31_N14
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2074 (
// Equation(s):
// \CPU_RISCV|regs|rf~2074_combout  = (\CPU_RISCV|RS1[0]~7_combout  & ((\CPU_RISCV|regs|rf~2073_combout  & ((\CPU_RISCV|regs|rf~368_q ))) # (!\CPU_RISCV|regs|rf~2073_combout  & (\CPU_RISCV|regs|rf~304_q )))) # (!\CPU_RISCV|RS1[0]~7_combout  & 
// (((\CPU_RISCV|regs|rf~2073_combout ))))

	.dataa(\CPU_RISCV|RS1[0]~7_combout ),
	.datab(\CPU_RISCV|regs|rf~304_q ),
	.datac(\CPU_RISCV|regs|rf~368_q ),
	.datad(\CPU_RISCV|regs|rf~2073_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2074_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2074 .lut_mask = 16'hF588;
defparam \CPU_RISCV|regs|rf~2074 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y31_N12
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2077 (
// Equation(s):
// \CPU_RISCV|regs|rf~2077_combout  = (\CPU_RISCV|RS1[3]~5_combout  & ((\CPU_RISCV|RS1[2]~4_combout ) # ((\CPU_RISCV|regs|rf~2074_combout )))) # (!\CPU_RISCV|RS1[3]~5_combout  & (!\CPU_RISCV|RS1[2]~4_combout  & (\CPU_RISCV|regs|rf~2076_combout )))

	.dataa(\CPU_RISCV|RS1[3]~5_combout ),
	.datab(\CPU_RISCV|RS1[2]~4_combout ),
	.datac(\CPU_RISCV|regs|rf~2076_combout ),
	.datad(\CPU_RISCV|regs|rf~2074_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2077_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2077 .lut_mask = 16'hBA98;
defparam \CPU_RISCV|regs|rf~2077 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y29_N12
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2071 (
// Equation(s):
// \CPU_RISCV|regs|rf~2071_combout  = (\CPU_RISCV|RS1[0]~7_combout  & ((\CPU_RISCV|regs|rf~176_q ) # ((\CPU_RISCV|RS1[1]~6_combout )))) # (!\CPU_RISCV|RS1[0]~7_combout  & (((\CPU_RISCV|regs|rf~144_q  & !\CPU_RISCV|RS1[1]~6_combout ))))

	.dataa(\CPU_RISCV|RS1[0]~7_combout ),
	.datab(\CPU_RISCV|regs|rf~176_q ),
	.datac(\CPU_RISCV|regs|rf~144_q ),
	.datad(\CPU_RISCV|RS1[1]~6_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2071_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2071 .lut_mask = 16'hAAD8;
defparam \CPU_RISCV|regs|rf~2071 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y29_N14
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2072 (
// Equation(s):
// \CPU_RISCV|regs|rf~2072_combout  = (\CPU_RISCV|regs|rf~2071_combout  & (((\CPU_RISCV|regs|rf~240_q ) # (!\CPU_RISCV|RS1[1]~6_combout )))) # (!\CPU_RISCV|regs|rf~2071_combout  & (\CPU_RISCV|regs|rf~208_q  & ((\CPU_RISCV|RS1[1]~6_combout ))))

	.dataa(\CPU_RISCV|regs|rf~2071_combout ),
	.datab(\CPU_RISCV|regs|rf~208_q ),
	.datac(\CPU_RISCV|regs|rf~240_q ),
	.datad(\CPU_RISCV|RS1[1]~6_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2072_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2072 .lut_mask = 16'hE4AA;
defparam \CPU_RISCV|regs|rf~2072 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y33_N4
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2078 (
// Equation(s):
// \CPU_RISCV|regs|rf~2078_combout  = (\CPU_RISCV|RS1[1]~6_combout  & (((\CPU_RISCV|RS1[0]~7_combout )))) # (!\CPU_RISCV|RS1[1]~6_combout  & ((\CPU_RISCV|RS1[0]~7_combout  & ((\CPU_RISCV|regs|rf~432_q ))) # (!\CPU_RISCV|RS1[0]~7_combout  & 
// (\CPU_RISCV|regs|rf~400_q ))))

	.dataa(\CPU_RISCV|regs|rf~400_q ),
	.datab(\CPU_RISCV|regs|rf~432_q ),
	.datac(\CPU_RISCV|RS1[1]~6_combout ),
	.datad(\CPU_RISCV|RS1[0]~7_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2078_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2078 .lut_mask = 16'hFC0A;
defparam \CPU_RISCV|regs|rf~2078 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y32_N30
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2079 (
// Equation(s):
// \CPU_RISCV|regs|rf~2079_combout  = (\CPU_RISCV|RS1[1]~6_combout  & ((\CPU_RISCV|regs|rf~2078_combout  & ((\CPU_RISCV|regs|rf~496_q ))) # (!\CPU_RISCV|regs|rf~2078_combout  & (\CPU_RISCV|regs|rf~464_q )))) # (!\CPU_RISCV|RS1[1]~6_combout  & 
// (((\CPU_RISCV|regs|rf~2078_combout ))))

	.dataa(\CPU_RISCV|regs|rf~464_q ),
	.datab(\CPU_RISCV|RS1[1]~6_combout ),
	.datac(\CPU_RISCV|regs|rf~496_q ),
	.datad(\CPU_RISCV|regs|rf~2078_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2079_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2079 .lut_mask = 16'hF388;
defparam \CPU_RISCV|regs|rf~2079 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y31_N22
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2080 (
// Equation(s):
// \CPU_RISCV|regs|rf~2080_combout  = (\CPU_RISCV|regs|rf~2077_combout  & (((\CPU_RISCV|regs|rf~2079_combout ) # (!\CPU_RISCV|RS1[2]~4_combout )))) # (!\CPU_RISCV|regs|rf~2077_combout  & (\CPU_RISCV|regs|rf~2072_combout  & ((\CPU_RISCV|RS1[2]~4_combout ))))

	.dataa(\CPU_RISCV|regs|rf~2077_combout ),
	.datab(\CPU_RISCV|regs|rf~2072_combout ),
	.datac(\CPU_RISCV|regs|rf~2079_combout ),
	.datad(\CPU_RISCV|RS1[2]~4_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2080_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2080 .lut_mask = 16'hE4AA;
defparam \CPU_RISCV|regs|rf~2080 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y31_N0
cycloneive_lcell_comb \CPU_RISCV|regs|rd1[16]~15 (
// Equation(s):
// \CPU_RISCV|regs|rd1[16]~15_combout  = (!\CPU_RISCV|regs|Equal0~1_combout  & ((\CPU_RISCV|RS1[4]~8_combout  & ((\CPU_RISCV|regs|rf~2070_combout ))) # (!\CPU_RISCV|RS1[4]~8_combout  & (\CPU_RISCV|regs|rf~2080_combout ))))

	.dataa(\CPU_RISCV|RS1[4]~8_combout ),
	.datab(\CPU_RISCV|regs|Equal0~1_combout ),
	.datac(\CPU_RISCV|regs|rf~2080_combout ),
	.datad(\CPU_RISCV|regs|rf~2070_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rd1[16]~15_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rd1[16]~15 .lut_mask = 16'h3210;
defparam \CPU_RISCV|regs|rd1[16]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N0
cycloneive_lcell_comb \CPU_RISCV|Add2~32 (
// Equation(s):
// \CPU_RISCV|Add2~32_combout  = ((\CPU_RISCV|imm[16]~48_combout  $ (\CPU_RISCV|regs|rd1[16]~15_combout  $ (!\CPU_RISCV|Add2~31 )))) # (GND)
// \CPU_RISCV|Add2~33  = CARRY((\CPU_RISCV|imm[16]~48_combout  & ((\CPU_RISCV|regs|rd1[16]~15_combout ) # (!\CPU_RISCV|Add2~31 ))) # (!\CPU_RISCV|imm[16]~48_combout  & (\CPU_RISCV|regs|rd1[16]~15_combout  & !\CPU_RISCV|Add2~31 )))

	.dataa(\CPU_RISCV|imm[16]~48_combout ),
	.datab(\CPU_RISCV|regs|rd1[16]~15_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU_RISCV|Add2~31 ),
	.combout(\CPU_RISCV|Add2~32_combout ),
	.cout(\CPU_RISCV|Add2~33 ));
// synopsys translate_off
defparam \CPU_RISCV|Add2~32 .lut_mask = 16'h698E;
defparam \CPU_RISCV|Add2~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y39_N16
cycloneive_lcell_comb \CPU_RISCV|Add0~129 (
// Equation(s):
// \CPU_RISCV|Add0~129_combout  = (\CPU_RISCV|pc[21]~3_combout ) # ((\CPU_RISCV|is_jalr~0_combout  & ((\CPU_RISCV|Add2~32_combout ))) # (!\CPU_RISCV|is_jalr~0_combout  & (\CPU_RISCV|Add3~32_combout )))

	.dataa(\CPU_RISCV|Add3~32_combout ),
	.datab(\CPU_RISCV|is_jalr~0_combout ),
	.datac(\CPU_RISCV|Add2~32_combout ),
	.datad(\CPU_RISCV|pc[21]~3_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|Add0~129_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|Add0~129 .lut_mask = 16'hFFE2;
defparam \CPU_RISCV|Add0~129 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y39_N2
cycloneive_lcell_comb \CPU_RISCV|Add0~130 (
// Equation(s):
// \CPU_RISCV|Add0~130_combout  = (\CPU_RISCV|Add0~129_combout  & ((\CPU_RISCV|Add0~55_combout ) # (!\CPU_RISCV|pc[21]~3_combout )))

	.dataa(\CPU_RISCV|pc[21]~3_combout ),
	.datab(gnd),
	.datac(\CPU_RISCV|Add0~55_combout ),
	.datad(\CPU_RISCV|Add0~129_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|Add0~130_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|Add0~130 .lut_mask = 16'hF500;
defparam \CPU_RISCV|Add0~130 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y39_N12
cycloneive_lcell_comb \CPU_RISCV|Add0~131 (
// Equation(s):
// \CPU_RISCV|Add0~131_combout  = (\CPU_RISCV|pc[21]~1_combout  & ((\CPU_RISCV|pc[21]~2_combout  & ((\CPU_RISCV|Add0~55_combout ))) # (!\CPU_RISCV|pc[21]~2_combout  & (\CPU_RISCV|Add0~130_combout )))) # (!\CPU_RISCV|pc[21]~1_combout  & 
// (\CPU_RISCV|Add0~130_combout ))

	.dataa(\CPU_RISCV|pc[21]~1_combout ),
	.datab(\CPU_RISCV|Add0~130_combout ),
	.datac(\CPU_RISCV|Add0~55_combout ),
	.datad(\CPU_RISCV|pc[21]~2_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|Add0~131_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|Add0~131 .lut_mask = 16'hE4CC;
defparam \CPU_RISCV|Add0~131 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y39_N13
dffeas \CPU_RISCV|pc[16] (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|Add0~131_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|pc [16]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|pc[16] .is_wysiwyg = "true";
defparam \CPU_RISCV|pc[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N0
cycloneive_lcell_comb \CPU_RISCV|Add0~57 (
// Equation(s):
// \CPU_RISCV|Add0~57_combout  = (\CPU_RISCV|pc [17] & (!\CPU_RISCV|Add0~56 )) # (!\CPU_RISCV|pc [17] & ((\CPU_RISCV|Add0~56 ) # (GND)))
// \CPU_RISCV|Add0~58  = CARRY((!\CPU_RISCV|Add0~56 ) # (!\CPU_RISCV|pc [17]))

	.dataa(\CPU_RISCV|pc [17]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU_RISCV|Add0~56 ),
	.combout(\CPU_RISCV|Add0~57_combout ),
	.cout(\CPU_RISCV|Add0~58 ));
// synopsys translate_off
defparam \CPU_RISCV|Add0~57 .lut_mask = 16'h5A5F;
defparam \CPU_RISCV|Add0~57 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N14
cycloneive_lcell_comb \CPU_RISCV|imm[17]~47 (
// Equation(s):
// \CPU_RISCV|imm[17]~47_combout  = (\imem|RAM~868_combout  & ((\CPU_RISCV|imm[12]~44_combout ) # ((\CPU_RISCV|imm[30]~26_combout  & \imem|RAM~169_combout )))) # (!\imem|RAM~868_combout  & (\CPU_RISCV|imm[30]~26_combout  & (\imem|RAM~169_combout )))

	.dataa(\imem|RAM~868_combout ),
	.datab(\CPU_RISCV|imm[30]~26_combout ),
	.datac(\imem|RAM~169_combout ),
	.datad(\CPU_RISCV|imm[12]~44_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|imm[17]~47_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|imm[17]~47 .lut_mask = 16'hEAC0;
defparam \CPU_RISCV|imm[17]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N2
cycloneive_lcell_comb \CPU_RISCV|Add3~34 (
// Equation(s):
// \CPU_RISCV|Add3~34_combout  = (\CPU_RISCV|pc [17] & ((\CPU_RISCV|imm[17]~47_combout  & (\CPU_RISCV|Add3~33  & VCC)) # (!\CPU_RISCV|imm[17]~47_combout  & (!\CPU_RISCV|Add3~33 )))) # (!\CPU_RISCV|pc [17] & ((\CPU_RISCV|imm[17]~47_combout  & 
// (!\CPU_RISCV|Add3~33 )) # (!\CPU_RISCV|imm[17]~47_combout  & ((\CPU_RISCV|Add3~33 ) # (GND)))))
// \CPU_RISCV|Add3~35  = CARRY((\CPU_RISCV|pc [17] & (!\CPU_RISCV|imm[17]~47_combout  & !\CPU_RISCV|Add3~33 )) # (!\CPU_RISCV|pc [17] & ((!\CPU_RISCV|Add3~33 ) # (!\CPU_RISCV|imm[17]~47_combout ))))

	.dataa(\CPU_RISCV|pc [17]),
	.datab(\CPU_RISCV|imm[17]~47_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU_RISCV|Add3~33 ),
	.combout(\CPU_RISCV|Add3~34_combout ),
	.cout(\CPU_RISCV|Add3~35 ));
// synopsys translate_off
defparam \CPU_RISCV|Add3~34 .lut_mask = 16'h9617;
defparam \CPU_RISCV|Add3~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y32_N28
cycloneive_lcell_comb \CPU_RISCV|regs|rf~337feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~337feeder_combout  = \CPU_RISCV|comb~128_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_RISCV|comb~128_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~337feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~337feeder .lut_mask = 16'hFF00;
defparam \CPU_RISCV|regs|rf~337feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y32_N29
dffeas \CPU_RISCV|regs|rf~337 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~337feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~2743_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~337_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~337 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~337 .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y32_N27
dffeas \CPU_RISCV|regs|rf~369 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~128_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2789_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~369_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~369 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~369 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y32_N10
cycloneive_lcell_comb \CPU_RISCV|regs|rf~305feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~305feeder_combout  = \CPU_RISCV|comb~128_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_RISCV|comb~128_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~305feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~305feeder .lut_mask = 16'hFF00;
defparam \CPU_RISCV|regs|rf~305feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y32_N11
dffeas \CPU_RISCV|regs|rf~305 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~305feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~2744_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~305_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~305 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~305 .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y32_N17
dffeas \CPU_RISCV|regs|rf~273 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~128_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2745_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~273_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~273 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~273 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y32_N16
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2031 (
// Equation(s):
// \CPU_RISCV|regs|rf~2031_combout  = (\CPU_RISCV|RS1[0]~7_combout  & ((\CPU_RISCV|regs|rf~305_q ) # ((\CPU_RISCV|RS1[1]~6_combout )))) # (!\CPU_RISCV|RS1[0]~7_combout  & (((\CPU_RISCV|regs|rf~273_q  & !\CPU_RISCV|RS1[1]~6_combout ))))

	.dataa(\CPU_RISCV|RS1[0]~7_combout ),
	.datab(\CPU_RISCV|regs|rf~305_q ),
	.datac(\CPU_RISCV|regs|rf~273_q ),
	.datad(\CPU_RISCV|RS1[1]~6_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2031_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2031 .lut_mask = 16'hAAD8;
defparam \CPU_RISCV|regs|rf~2031 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y32_N26
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2032 (
// Equation(s):
// \CPU_RISCV|regs|rf~2032_combout  = (\CPU_RISCV|RS1[1]~6_combout  & ((\CPU_RISCV|regs|rf~2031_combout  & ((\CPU_RISCV|regs|rf~369_q ))) # (!\CPU_RISCV|regs|rf~2031_combout  & (\CPU_RISCV|regs|rf~337_q )))) # (!\CPU_RISCV|RS1[1]~6_combout  & 
// (((\CPU_RISCV|regs|rf~2031_combout ))))

	.dataa(\CPU_RISCV|regs|rf~337_q ),
	.datab(\CPU_RISCV|RS1[1]~6_combout ),
	.datac(\CPU_RISCV|regs|rf~369_q ),
	.datad(\CPU_RISCV|regs|rf~2031_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2032_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2032 .lut_mask = 16'hF388;
defparam \CPU_RISCV|regs|rf~2032 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y28_N29
dffeas \CPU_RISCV|regs|rf~81 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~128_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2747_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~81_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~81 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~81 .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y37_N13
dffeas \CPU_RISCV|regs|rf~113 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~128_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2793_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~113_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~113 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~113 .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y28_N23
dffeas \CPU_RISCV|regs|rf~49 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~128_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2781_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~49_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~49 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~49 .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y37_N11
dffeas \CPU_RISCV|regs|rf~17 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~128_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2748_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~17_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~17 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~17 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y37_N10
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2035 (
// Equation(s):
// \CPU_RISCV|regs|rf~2035_combout  = (\CPU_RISCV|RS1[1]~6_combout  & (((\CPU_RISCV|RS1[0]~7_combout )))) # (!\CPU_RISCV|RS1[1]~6_combout  & ((\CPU_RISCV|RS1[0]~7_combout  & (\CPU_RISCV|regs|rf~49_q )) # (!\CPU_RISCV|RS1[0]~7_combout  & 
// ((\CPU_RISCV|regs|rf~17_q )))))

	.dataa(\CPU_RISCV|RS1[1]~6_combout ),
	.datab(\CPU_RISCV|regs|rf~49_q ),
	.datac(\CPU_RISCV|regs|rf~17_q ),
	.datad(\CPU_RISCV|RS1[0]~7_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2035_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2035 .lut_mask = 16'hEE50;
defparam \CPU_RISCV|regs|rf~2035 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y37_N12
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2036 (
// Equation(s):
// \CPU_RISCV|regs|rf~2036_combout  = (\CPU_RISCV|RS1[1]~6_combout  & ((\CPU_RISCV|regs|rf~2035_combout  & ((\CPU_RISCV|regs|rf~113_q ))) # (!\CPU_RISCV|regs|rf~2035_combout  & (\CPU_RISCV|regs|rf~81_q )))) # (!\CPU_RISCV|RS1[1]~6_combout  & 
// (((\CPU_RISCV|regs|rf~2035_combout ))))

	.dataa(\CPU_RISCV|RS1[1]~6_combout ),
	.datab(\CPU_RISCV|regs|rf~81_q ),
	.datac(\CPU_RISCV|regs|rf~113_q ),
	.datad(\CPU_RISCV|regs|rf~2035_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2036_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2036 .lut_mask = 16'hF588;
defparam \CPU_RISCV|regs|rf~2036 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y32_N25
dffeas \CPU_RISCV|regs|rf~177 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~128_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2779_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~177_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~177 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~177 .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y35_N15
dffeas \CPU_RISCV|regs|rf~241 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~128_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2791_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~241_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~241 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~241 .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y32_N15
dffeas \CPU_RISCV|regs|rf~209 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~128_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2746_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~209_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~209 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~209 .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y35_N29
dffeas \CPU_RISCV|regs|rf~145 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~128_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2784_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~145_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~145 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~145 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y35_N28
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2033 (
// Equation(s):
// \CPU_RISCV|regs|rf~2033_combout  = (\CPU_RISCV|RS1[1]~6_combout  & ((\CPU_RISCV|regs|rf~209_q ) # ((\CPU_RISCV|RS1[0]~7_combout )))) # (!\CPU_RISCV|RS1[1]~6_combout  & (((\CPU_RISCV|regs|rf~145_q  & !\CPU_RISCV|RS1[0]~7_combout ))))

	.dataa(\CPU_RISCV|regs|rf~209_q ),
	.datab(\CPU_RISCV|RS1[1]~6_combout ),
	.datac(\CPU_RISCV|regs|rf~145_q ),
	.datad(\CPU_RISCV|RS1[0]~7_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2033_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2033 .lut_mask = 16'hCCB8;
defparam \CPU_RISCV|regs|rf~2033 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y35_N14
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2034 (
// Equation(s):
// \CPU_RISCV|regs|rf~2034_combout  = (\CPU_RISCV|RS1[0]~7_combout  & ((\CPU_RISCV|regs|rf~2033_combout  & ((\CPU_RISCV|regs|rf~241_q ))) # (!\CPU_RISCV|regs|rf~2033_combout  & (\CPU_RISCV|regs|rf~177_q )))) # (!\CPU_RISCV|RS1[0]~7_combout  & 
// (((\CPU_RISCV|regs|rf~2033_combout ))))

	.dataa(\CPU_RISCV|regs|rf~177_q ),
	.datab(\CPU_RISCV|RS1[0]~7_combout ),
	.datac(\CPU_RISCV|regs|rf~241_q ),
	.datad(\CPU_RISCV|regs|rf~2033_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2034_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2034 .lut_mask = 16'hF388;
defparam \CPU_RISCV|regs|rf~2034 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y38_N22
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2037 (
// Equation(s):
// \CPU_RISCV|regs|rf~2037_combout  = (\CPU_RISCV|RS1[3]~5_combout  & (\CPU_RISCV|RS1[2]~4_combout )) # (!\CPU_RISCV|RS1[3]~5_combout  & ((\CPU_RISCV|RS1[2]~4_combout  & ((\CPU_RISCV|regs|rf~2034_combout ))) # (!\CPU_RISCV|RS1[2]~4_combout  & 
// (\CPU_RISCV|regs|rf~2036_combout ))))

	.dataa(\CPU_RISCV|RS1[3]~5_combout ),
	.datab(\CPU_RISCV|RS1[2]~4_combout ),
	.datac(\CPU_RISCV|regs|rf~2036_combout ),
	.datad(\CPU_RISCV|regs|rf~2034_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2037_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2037 .lut_mask = 16'hDC98;
defparam \CPU_RISCV|regs|rf~2037 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y34_N13
dffeas \CPU_RISCV|regs|rf~497 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|comb~128_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~2752_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~497_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~497 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~497 .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y36_N21
dffeas \CPU_RISCV|regs|rf~433 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~128_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2749_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~433_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~433 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~433 .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y36_N19
dffeas \CPU_RISCV|regs|rf~401 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~128_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2751_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~401_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~401 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~401 .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y32_N5
dffeas \CPU_RISCV|regs|rf~465 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~128_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2750_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~465_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~465 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~465 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y36_N18
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2038 (
// Equation(s):
// \CPU_RISCV|regs|rf~2038_combout  = (\CPU_RISCV|RS1[1]~6_combout  & ((\CPU_RISCV|RS1[0]~7_combout ) # ((\CPU_RISCV|regs|rf~465_q )))) # (!\CPU_RISCV|RS1[1]~6_combout  & (!\CPU_RISCV|RS1[0]~7_combout  & (\CPU_RISCV|regs|rf~401_q )))

	.dataa(\CPU_RISCV|RS1[1]~6_combout ),
	.datab(\CPU_RISCV|RS1[0]~7_combout ),
	.datac(\CPU_RISCV|regs|rf~401_q ),
	.datad(\CPU_RISCV|regs|rf~465_q ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2038_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2038 .lut_mask = 16'hBA98;
defparam \CPU_RISCV|regs|rf~2038 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y36_N20
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2039 (
// Equation(s):
// \CPU_RISCV|regs|rf~2039_combout  = (\CPU_RISCV|RS1[0]~7_combout  & ((\CPU_RISCV|regs|rf~2038_combout  & (\CPU_RISCV|regs|rf~497_q )) # (!\CPU_RISCV|regs|rf~2038_combout  & ((\CPU_RISCV|regs|rf~433_q ))))) # (!\CPU_RISCV|RS1[0]~7_combout  & 
// (((\CPU_RISCV|regs|rf~2038_combout ))))

	.dataa(\CPU_RISCV|regs|rf~497_q ),
	.datab(\CPU_RISCV|RS1[0]~7_combout ),
	.datac(\CPU_RISCV|regs|rf~433_q ),
	.datad(\CPU_RISCV|regs|rf~2038_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2039_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2039 .lut_mask = 16'hBBC0;
defparam \CPU_RISCV|regs|rf~2039 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y38_N12
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2040 (
// Equation(s):
// \CPU_RISCV|regs|rf~2040_combout  = (\CPU_RISCV|RS1[3]~5_combout  & ((\CPU_RISCV|regs|rf~2037_combout  & ((\CPU_RISCV|regs|rf~2039_combout ))) # (!\CPU_RISCV|regs|rf~2037_combout  & (\CPU_RISCV|regs|rf~2032_combout )))) # (!\CPU_RISCV|RS1[3]~5_combout  & 
// (((\CPU_RISCV|regs|rf~2037_combout ))))

	.dataa(\CPU_RISCV|RS1[3]~5_combout ),
	.datab(\CPU_RISCV|regs|rf~2032_combout ),
	.datac(\CPU_RISCV|regs|rf~2037_combout ),
	.datad(\CPU_RISCV|regs|rf~2039_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2040_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2040 .lut_mask = 16'hF858;
defparam \CPU_RISCV|regs|rf~2040 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y38_N6
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2761 (
// Equation(s):
// \CPU_RISCV|regs|rf~2761_combout  = (\CPU_RISCV|RS1~2_combout  & (((\CPU_RISCV|regs|rf~2040_combout )))) # (!\CPU_RISCV|RS1~2_combout  & ((\imem|RAM~1228_combout  & (\CPU_RISCV|regs|rf~2030_combout )) # (!\imem|RAM~1228_combout  & 
// ((\CPU_RISCV|regs|rf~2040_combout )))))

	.dataa(\CPU_RISCV|RS1~2_combout ),
	.datab(\imem|RAM~1228_combout ),
	.datac(\CPU_RISCV|regs|rf~2030_combout ),
	.datad(\CPU_RISCV|regs|rf~2040_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2761_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2761 .lut_mask = 16'hFB40;
defparam \CPU_RISCV|regs|rf~2761 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y30_N15
dffeas \CPU_RISCV|regs|rf~1009 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~128_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2742_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~1009_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1009 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~1009 .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y30_N19
dffeas \CPU_RISCV|regs|rf~753 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~128_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2790_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~753_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~753 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~753 .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y30_N25
dffeas \CPU_RISCV|regs|rf~625 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~128_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2792_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~625_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~625 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~625 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y30_N16
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2048 (
// Equation(s):
// \CPU_RISCV|regs|rf~2048_combout  = (\CPU_RISCV|RS2[2]~3_combout  & (((\CPU_RISCV|RS2[3]~5_combout )))) # (!\CPU_RISCV|RS2[2]~3_combout  & ((\CPU_RISCV|RS2[3]~5_combout  & ((\CPU_RISCV|regs|rf~881_q ))) # (!\CPU_RISCV|RS2[3]~5_combout  & 
// (\CPU_RISCV|regs|rf~625_q ))))

	.dataa(\CPU_RISCV|RS2[2]~3_combout ),
	.datab(\CPU_RISCV|regs|rf~625_q ),
	.datac(\CPU_RISCV|regs|rf~881_q ),
	.datad(\CPU_RISCV|RS2[3]~5_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2048_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2048 .lut_mask = 16'hFA44;
defparam \CPU_RISCV|regs|rf~2048 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y30_N18
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2049 (
// Equation(s):
// \CPU_RISCV|regs|rf~2049_combout  = (\CPU_RISCV|RS2[2]~3_combout  & ((\CPU_RISCV|regs|rf~2048_combout  & (\CPU_RISCV|regs|rf~1009_q )) # (!\CPU_RISCV|regs|rf~2048_combout  & ((\CPU_RISCV|regs|rf~753_q ))))) # (!\CPU_RISCV|RS2[2]~3_combout  & 
// (((\CPU_RISCV|regs|rf~2048_combout ))))

	.dataa(\CPU_RISCV|RS2[2]~3_combout ),
	.datab(\CPU_RISCV|regs|rf~1009_q ),
	.datac(\CPU_RISCV|regs|rf~753_q ),
	.datad(\CPU_RISCV|regs|rf~2048_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2049_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2049 .lut_mask = 16'hDDA0;
defparam \CPU_RISCV|regs|rf~2049 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y29_N17
dffeas \CPU_RISCV|regs|rf~561 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~128_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2780_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~561_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~561 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~561 .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y29_N13
dffeas \CPU_RISCV|regs|rf~817 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~128_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2777_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~817_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~817 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~817 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y29_N12
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2041 (
// Equation(s):
// \CPU_RISCV|regs|rf~2041_combout  = (\CPU_RISCV|RS2[3]~5_combout  & (((\CPU_RISCV|regs|rf~817_q ) # (\CPU_RISCV|RS2[2]~3_combout )))) # (!\CPU_RISCV|RS2[3]~5_combout  & (\CPU_RISCV|regs|rf~561_q  & ((!\CPU_RISCV|RS2[2]~3_combout ))))

	.dataa(\CPU_RISCV|RS2[3]~5_combout ),
	.datab(\CPU_RISCV|regs|rf~561_q ),
	.datac(\CPU_RISCV|regs|rf~817_q ),
	.datad(\CPU_RISCV|RS2[2]~3_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2041_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2041 .lut_mask = 16'hAAE4;
defparam \CPU_RISCV|regs|rf~2041 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y29_N19
dffeas \CPU_RISCV|regs|rf~945 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~128_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2782_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~945_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~945 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~945 .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y29_N27
dffeas \CPU_RISCV|regs|rf~689 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~128_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2778_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~689_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~689 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~689 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y29_N26
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2042 (
// Equation(s):
// \CPU_RISCV|regs|rf~2042_combout  = (\CPU_RISCV|regs|rf~2041_combout  & ((\CPU_RISCV|regs|rf~945_q ) # ((!\CPU_RISCV|RS2[2]~3_combout )))) # (!\CPU_RISCV|regs|rf~2041_combout  & (((\CPU_RISCV|regs|rf~689_q  & \CPU_RISCV|RS2[2]~3_combout ))))

	.dataa(\CPU_RISCV|regs|rf~2041_combout ),
	.datab(\CPU_RISCV|regs|rf~945_q ),
	.datac(\CPU_RISCV|regs|rf~689_q ),
	.datad(\CPU_RISCV|RS2[2]~3_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2042_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2042 .lut_mask = 16'hD8AA;
defparam \CPU_RISCV|regs|rf~2042 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y30_N19
dffeas \CPU_RISCV|regs|rf~913 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~128_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2787_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~913_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~913 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~913 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N4
cycloneive_lcell_comb \CPU_RISCV|regs|rf~785feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~785feeder_combout  = \CPU_RISCV|comb~128_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_RISCV|comb~128_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~785feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~785feeder .lut_mask = 16'hF0F0;
defparam \CPU_RISCV|regs|rf~785feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y37_N5
dffeas \CPU_RISCV|regs|rf~785 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~785feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~2785_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~785_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~785 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~785 .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y30_N13
dffeas \CPU_RISCV|regs|rf~529 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~128_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2786_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~529_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~529 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~529 .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y37_N19
dffeas \CPU_RISCV|regs|rf~657 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~128_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2783_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~657_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~657 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~657 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N18
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2045 (
// Equation(s):
// \CPU_RISCV|regs|rf~2045_combout  = (\CPU_RISCV|RS2[2]~3_combout  & (((\CPU_RISCV|regs|rf~657_q ) # (\CPU_RISCV|RS2[3]~5_combout )))) # (!\CPU_RISCV|RS2[2]~3_combout  & (\CPU_RISCV|regs|rf~529_q  & ((!\CPU_RISCV|RS2[3]~5_combout ))))

	.dataa(\CPU_RISCV|regs|rf~529_q ),
	.datab(\CPU_RISCV|RS2[2]~3_combout ),
	.datac(\CPU_RISCV|regs|rf~657_q ),
	.datad(\CPU_RISCV|RS2[3]~5_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2045_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2045 .lut_mask = 16'hCCE2;
defparam \CPU_RISCV|regs|rf~2045 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N26
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2046 (
// Equation(s):
// \CPU_RISCV|regs|rf~2046_combout  = (\CPU_RISCV|RS2[3]~5_combout  & ((\CPU_RISCV|regs|rf~2045_combout  & (\CPU_RISCV|regs|rf~913_q )) # (!\CPU_RISCV|regs|rf~2045_combout  & ((\CPU_RISCV|regs|rf~785_q ))))) # (!\CPU_RISCV|RS2[3]~5_combout  & 
// (((\CPU_RISCV|regs|rf~2045_combout ))))

	.dataa(\CPU_RISCV|regs|rf~913_q ),
	.datab(\CPU_RISCV|RS2[3]~5_combout ),
	.datac(\CPU_RISCV|regs|rf~785_q ),
	.datad(\CPU_RISCV|regs|rf~2045_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2046_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2046 .lut_mask = 16'hBBC0;
defparam \CPU_RISCV|regs|rf~2046 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y31_N17
dffeas \CPU_RISCV|regs|rf~593 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~128_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2776_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~593_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~593 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~593 .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y33_N23
dffeas \CPU_RISCV|regs|rf~721 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~128_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2774_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~721_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~721 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~721 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y33_N22
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2043 (
// Equation(s):
// \CPU_RISCV|regs|rf~2043_combout  = (\CPU_RISCV|RS2[3]~5_combout  & (((\CPU_RISCV|RS2[2]~3_combout )))) # (!\CPU_RISCV|RS2[3]~5_combout  & ((\CPU_RISCV|RS2[2]~3_combout  & ((\CPU_RISCV|regs|rf~721_q ))) # (!\CPU_RISCV|RS2[2]~3_combout  & 
// (\CPU_RISCV|regs|rf~593_q ))))

	.dataa(\CPU_RISCV|regs|rf~593_q ),
	.datab(\CPU_RISCV|RS2[3]~5_combout ),
	.datac(\CPU_RISCV|regs|rf~721_q ),
	.datad(\CPU_RISCV|RS2[2]~3_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2043_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2043 .lut_mask = 16'hFC22;
defparam \CPU_RISCV|regs|rf~2043 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y33_N9
dffeas \CPU_RISCV|regs|rf~849 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~128_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2775_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~849_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~849 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~849 .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y31_N27
dffeas \CPU_RISCV|regs|rf~977 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~128_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2735_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~977_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~977 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~977 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y33_N8
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2044 (
// Equation(s):
// \CPU_RISCV|regs|rf~2044_combout  = (\CPU_RISCV|regs|rf~2043_combout  & (((\CPU_RISCV|regs|rf~977_q )) # (!\CPU_RISCV|RS2[3]~5_combout ))) # (!\CPU_RISCV|regs|rf~2043_combout  & (\CPU_RISCV|RS2[3]~5_combout  & (\CPU_RISCV|regs|rf~849_q )))

	.dataa(\CPU_RISCV|regs|rf~2043_combout ),
	.datab(\CPU_RISCV|RS2[3]~5_combout ),
	.datac(\CPU_RISCV|regs|rf~849_q ),
	.datad(\CPU_RISCV|regs|rf~977_q ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2044_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2044 .lut_mask = 16'hEA62;
defparam \CPU_RISCV|regs|rf~2044 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y32_N26
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2047 (
// Equation(s):
// \CPU_RISCV|regs|rf~2047_combout  = (\CPU_RISCV|RS2[1]~7_combout  & (((\CPU_RISCV|RS2[0]~9_combout ) # (\CPU_RISCV|regs|rf~2044_combout )))) # (!\CPU_RISCV|RS2[1]~7_combout  & (\CPU_RISCV|regs|rf~2046_combout  & (!\CPU_RISCV|RS2[0]~9_combout )))

	.dataa(\CPU_RISCV|regs|rf~2046_combout ),
	.datab(\CPU_RISCV|RS2[1]~7_combout ),
	.datac(\CPU_RISCV|RS2[0]~9_combout ),
	.datad(\CPU_RISCV|regs|rf~2044_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2047_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2047 .lut_mask = 16'hCEC2;
defparam \CPU_RISCV|regs|rf~2047 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y30_N0
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2050 (
// Equation(s):
// \CPU_RISCV|regs|rf~2050_combout  = (\CPU_RISCV|RS2[0]~9_combout  & ((\CPU_RISCV|regs|rf~2047_combout  & (\CPU_RISCV|regs|rf~2049_combout )) # (!\CPU_RISCV|regs|rf~2047_combout  & ((\CPU_RISCV|regs|rf~2042_combout ))))) # (!\CPU_RISCV|RS2[0]~9_combout  & 
// (((\CPU_RISCV|regs|rf~2047_combout ))))

	.dataa(\CPU_RISCV|RS2[0]~9_combout ),
	.datab(\CPU_RISCV|regs|rf~2049_combout ),
	.datac(\CPU_RISCV|regs|rf~2042_combout ),
	.datad(\CPU_RISCV|regs|rf~2047_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2050_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2050 .lut_mask = 16'hDDA0;
defparam \CPU_RISCV|regs|rf~2050 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y32_N24
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2051 (
// Equation(s):
// \CPU_RISCV|regs|rf~2051_combout  = (\CPU_RISCV|RS2[0]~9_combout  & (((\CPU_RISCV|regs|rf~177_q ) # (\CPU_RISCV|RS2[1]~7_combout )))) # (!\CPU_RISCV|RS2[0]~9_combout  & (\CPU_RISCV|regs|rf~145_q  & ((!\CPU_RISCV|RS2[1]~7_combout ))))

	.dataa(\CPU_RISCV|RS2[0]~9_combout ),
	.datab(\CPU_RISCV|regs|rf~145_q ),
	.datac(\CPU_RISCV|regs|rf~177_q ),
	.datad(\CPU_RISCV|RS2[1]~7_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2051_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2051 .lut_mask = 16'hAAE4;
defparam \CPU_RISCV|regs|rf~2051 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y32_N14
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2052 (
// Equation(s):
// \CPU_RISCV|regs|rf~2052_combout  = (\CPU_RISCV|RS2[1]~7_combout  & ((\CPU_RISCV|regs|rf~2051_combout  & (\CPU_RISCV|regs|rf~241_q )) # (!\CPU_RISCV|regs|rf~2051_combout  & ((\CPU_RISCV|regs|rf~209_q ))))) # (!\CPU_RISCV|RS2[1]~7_combout  & 
// (((\CPU_RISCV|regs|rf~2051_combout ))))

	.dataa(\CPU_RISCV|regs|rf~241_q ),
	.datab(\CPU_RISCV|RS2[1]~7_combout ),
	.datac(\CPU_RISCV|regs|rf~209_q ),
	.datad(\CPU_RISCV|regs|rf~2051_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2052_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2052 .lut_mask = 16'hBBC0;
defparam \CPU_RISCV|regs|rf~2052 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y32_N24
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2058 (
// Equation(s):
// \CPU_RISCV|regs|rf~2058_combout  = (\CPU_RISCV|RS2[1]~7_combout  & (((\CPU_RISCV|RS2[0]~9_combout )))) # (!\CPU_RISCV|RS2[1]~7_combout  & ((\CPU_RISCV|RS2[0]~9_combout  & (\CPU_RISCV|regs|rf~433_q )) # (!\CPU_RISCV|RS2[0]~9_combout  & 
// ((\CPU_RISCV|regs|rf~401_q )))))

	.dataa(\CPU_RISCV|regs|rf~433_q ),
	.datab(\CPU_RISCV|RS2[1]~7_combout ),
	.datac(\CPU_RISCV|RS2[0]~9_combout ),
	.datad(\CPU_RISCV|regs|rf~401_q ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2058_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2058 .lut_mask = 16'hE3E0;
defparam \CPU_RISCV|regs|rf~2058 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y32_N4
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2059 (
// Equation(s):
// \CPU_RISCV|regs|rf~2059_combout  = (\CPU_RISCV|RS2[1]~7_combout  & ((\CPU_RISCV|regs|rf~2058_combout  & (\CPU_RISCV|regs|rf~497_q )) # (!\CPU_RISCV|regs|rf~2058_combout  & ((\CPU_RISCV|regs|rf~465_q ))))) # (!\CPU_RISCV|RS2[1]~7_combout  & 
// (((\CPU_RISCV|regs|rf~2058_combout ))))

	.dataa(\CPU_RISCV|regs|rf~497_q ),
	.datab(\CPU_RISCV|RS2[1]~7_combout ),
	.datac(\CPU_RISCV|regs|rf~465_q ),
	.datad(\CPU_RISCV|regs|rf~2058_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2059_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2059 .lut_mask = 16'hBBC0;
defparam \CPU_RISCV|regs|rf~2059 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y32_N2
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2053 (
// Equation(s):
// \CPU_RISCV|regs|rf~2053_combout  = (\CPU_RISCV|RS2[0]~9_combout  & (((\CPU_RISCV|RS2[1]~7_combout )))) # (!\CPU_RISCV|RS2[0]~9_combout  & ((\CPU_RISCV|RS2[1]~7_combout  & ((\CPU_RISCV|regs|rf~337_q ))) # (!\CPU_RISCV|RS2[1]~7_combout  & 
// (\CPU_RISCV|regs|rf~273_q ))))

	.dataa(\CPU_RISCV|regs|rf~273_q ),
	.datab(\CPU_RISCV|regs|rf~337_q ),
	.datac(\CPU_RISCV|RS2[0]~9_combout ),
	.datad(\CPU_RISCV|RS2[1]~7_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2053_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2053 .lut_mask = 16'hFC0A;
defparam \CPU_RISCV|regs|rf~2053 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y32_N8
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2054 (
// Equation(s):
// \CPU_RISCV|regs|rf~2054_combout  = (\CPU_RISCV|RS2[0]~9_combout  & ((\CPU_RISCV|regs|rf~2053_combout  & (\CPU_RISCV|regs|rf~369_q )) # (!\CPU_RISCV|regs|rf~2053_combout  & ((\CPU_RISCV|regs|rf~305_q ))))) # (!\CPU_RISCV|RS2[0]~9_combout  & 
// (((\CPU_RISCV|regs|rf~2053_combout ))))

	.dataa(\CPU_RISCV|regs|rf~369_q ),
	.datab(\CPU_RISCV|regs|rf~305_q ),
	.datac(\CPU_RISCV|RS2[0]~9_combout ),
	.datad(\CPU_RISCV|regs|rf~2053_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2054_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2054 .lut_mask = 16'hAFC0;
defparam \CPU_RISCV|regs|rf~2054 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y28_N28
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2055 (
// Equation(s):
// \CPU_RISCV|regs|rf~2055_combout  = (\CPU_RISCV|RS2[0]~9_combout  & (((\CPU_RISCV|RS2[1]~7_combout )))) # (!\CPU_RISCV|RS2[0]~9_combout  & ((\CPU_RISCV|RS2[1]~7_combout  & ((\CPU_RISCV|regs|rf~81_q ))) # (!\CPU_RISCV|RS2[1]~7_combout  & 
// (\CPU_RISCV|regs|rf~17_q ))))

	.dataa(\CPU_RISCV|RS2[0]~9_combout ),
	.datab(\CPU_RISCV|regs|rf~17_q ),
	.datac(\CPU_RISCV|regs|rf~81_q ),
	.datad(\CPU_RISCV|RS2[1]~7_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2055_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2055 .lut_mask = 16'hFA44;
defparam \CPU_RISCV|regs|rf~2055 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y28_N22
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2056 (
// Equation(s):
// \CPU_RISCV|regs|rf~2056_combout  = (\CPU_RISCV|RS2[0]~9_combout  & ((\CPU_RISCV|regs|rf~2055_combout  & (\CPU_RISCV|regs|rf~113_q )) # (!\CPU_RISCV|regs|rf~2055_combout  & ((\CPU_RISCV|regs|rf~49_q ))))) # (!\CPU_RISCV|RS2[0]~9_combout  & 
// (((\CPU_RISCV|regs|rf~2055_combout ))))

	.dataa(\CPU_RISCV|RS2[0]~9_combout ),
	.datab(\CPU_RISCV|regs|rf~113_q ),
	.datac(\CPU_RISCV|regs|rf~49_q ),
	.datad(\CPU_RISCV|regs|rf~2055_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2056_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2056 .lut_mask = 16'hDDA0;
defparam \CPU_RISCV|regs|rf~2056 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y32_N10
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2057 (
// Equation(s):
// \CPU_RISCV|regs|rf~2057_combout  = (\CPU_RISCV|RS2[3]~5_combout  & ((\CPU_RISCV|RS2[2]~3_combout ) # ((\CPU_RISCV|regs|rf~2054_combout )))) # (!\CPU_RISCV|RS2[3]~5_combout  & (!\CPU_RISCV|RS2[2]~3_combout  & ((\CPU_RISCV|regs|rf~2056_combout ))))

	.dataa(\CPU_RISCV|RS2[3]~5_combout ),
	.datab(\CPU_RISCV|RS2[2]~3_combout ),
	.datac(\CPU_RISCV|regs|rf~2054_combout ),
	.datad(\CPU_RISCV|regs|rf~2056_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2057_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2057 .lut_mask = 16'hB9A8;
defparam \CPU_RISCV|regs|rf~2057 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y32_N6
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2060 (
// Equation(s):
// \CPU_RISCV|regs|rf~2060_combout  = (\CPU_RISCV|RS2[2]~3_combout  & ((\CPU_RISCV|regs|rf~2057_combout  & ((\CPU_RISCV|regs|rf~2059_combout ))) # (!\CPU_RISCV|regs|rf~2057_combout  & (\CPU_RISCV|regs|rf~2052_combout )))) # (!\CPU_RISCV|RS2[2]~3_combout  & 
// (((\CPU_RISCV|regs|rf~2057_combout ))))

	.dataa(\CPU_RISCV|regs|rf~2052_combout ),
	.datab(\CPU_RISCV|RS2[2]~3_combout ),
	.datac(\CPU_RISCV|regs|rf~2059_combout ),
	.datad(\CPU_RISCV|regs|rf~2057_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2060_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2060 .lut_mask = 16'hF388;
defparam \CPU_RISCV|regs|rf~2060 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y30_N2
cycloneive_lcell_comb \CPU_RISCV|regs|rd2[17]~15 (
// Equation(s):
// \CPU_RISCV|regs|rd2[17]~15_combout  = (!\CPU_RISCV|regs|Equal1~1_combout  & ((\CPU_RISCV|RS2[4]~10_combout  & (\CPU_RISCV|regs|rf~2050_combout )) # (!\CPU_RISCV|RS2[4]~10_combout  & ((\CPU_RISCV|regs|rf~2060_combout )))))

	.dataa(\CPU_RISCV|regs|Equal1~1_combout ),
	.datab(\CPU_RISCV|regs|rf~2050_combout ),
	.datac(\CPU_RISCV|RS2[4]~10_combout ),
	.datad(\CPU_RISCV|regs|rf~2060_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rd2[17]~15_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rd2[17]~15 .lut_mask = 16'h4540;
defparam \CPU_RISCV|regs|rd2[17]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y34_N26
cycloneive_lcell_comb \CPU_RISCV|Equal16~20 (
// Equation(s):
// \CPU_RISCV|Equal16~20_combout  = \CPU_RISCV|regs|rd2[17]~15_combout  $ (((!\CPU_RISCV|regs|Equal0~1_combout  & \CPU_RISCV|regs|rf~2761_combout )))

	.dataa(gnd),
	.datab(\CPU_RISCV|regs|Equal0~1_combout ),
	.datac(\CPU_RISCV|regs|rf~2761_combout ),
	.datad(\CPU_RISCV|regs|rd2[17]~15_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|Equal16~20_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|Equal16~20 .lut_mask = 16'hCF30;
defparam \CPU_RISCV|Equal16~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N10
cycloneive_lcell_comb \CPU_RISCV|ShiftLeft0~145 (
// Equation(s):
// \CPU_RISCV|ShiftLeft0~145_combout  = (\CPU_RISCV|ShiftLeft0~24_combout  & (!\CPU_RISCV|imm[3]~18_combout  & (!\CPU_RISCV|imm[1]~20_combout  & \CPU_RISCV|ShiftLeft0~141_combout )))

	.dataa(\CPU_RISCV|ShiftLeft0~24_combout ),
	.datab(\CPU_RISCV|imm[3]~18_combout ),
	.datac(\CPU_RISCV|imm[1]~20_combout ),
	.datad(\CPU_RISCV|ShiftLeft0~141_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|ShiftLeft0~145_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|ShiftLeft0~145 .lut_mask = 16'h0200;
defparam \CPU_RISCV|ShiftLeft0~145 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y34_N22
cycloneive_lcell_comb \CPU_RISCV|ShiftLeft0~144 (
// Equation(s):
// \CPU_RISCV|ShiftLeft0~144_combout  = (!\CPU_RISCV|regs|Equal0~1_combout  & ((\CPU_RISCV|imm[2]~19_combout  & ((\CPU_RISCV|ShiftLeft0~65_combout ))) # (!\CPU_RISCV|imm[2]~19_combout  & (\CPU_RISCV|ShiftLeft0~69_combout ))))

	.dataa(\CPU_RISCV|imm[2]~19_combout ),
	.datab(\CPU_RISCV|regs|Equal0~1_combout ),
	.datac(\CPU_RISCV|ShiftLeft0~69_combout ),
	.datad(\CPU_RISCV|ShiftLeft0~65_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|ShiftLeft0~144_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|ShiftLeft0~144 .lut_mask = 16'h3210;
defparam \CPU_RISCV|ShiftLeft0~144 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y31_N4
cycloneive_lcell_comb \CPU_RISCV|ShiftLeft0~79 (
// Equation(s):
// \CPU_RISCV|ShiftLeft0~79_combout  = (\CPU_RISCV|comb~30_combout  & ((\CPU_RISCV|RS1[4]~8_combout  & ((\CPU_RISCV|regs|rf~2070_combout ))) # (!\CPU_RISCV|RS1[4]~8_combout  & (\CPU_RISCV|regs|rf~2080_combout ))))

	.dataa(\CPU_RISCV|RS1[4]~8_combout ),
	.datab(\CPU_RISCV|comb~30_combout ),
	.datac(\CPU_RISCV|regs|rf~2080_combout ),
	.datad(\CPU_RISCV|regs|rf~2070_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|ShiftLeft0~79_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|ShiftLeft0~79 .lut_mask = 16'hC840;
defparam \CPU_RISCV|ShiftLeft0~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y34_N20
cycloneive_lcell_comb \CPU_RISCV|ShiftLeft0~80 (
// Equation(s):
// \CPU_RISCV|ShiftLeft0~80_combout  = (\CPU_RISCV|ShiftLeft0~8_combout  & ((\CPU_RISCV|regs|rf~2758_combout ) # ((\CPU_RISCV|ShiftLeft0~9_combout  & \CPU_RISCV|regs|rf~2759_combout )))) # (!\CPU_RISCV|ShiftLeft0~8_combout  & (\CPU_RISCV|ShiftLeft0~9_combout 
//  & (\CPU_RISCV|regs|rf~2759_combout )))

	.dataa(\CPU_RISCV|ShiftLeft0~8_combout ),
	.datab(\CPU_RISCV|ShiftLeft0~9_combout ),
	.datac(\CPU_RISCV|regs|rf~2759_combout ),
	.datad(\CPU_RISCV|regs|rf~2758_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|ShiftLeft0~80_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|ShiftLeft0~80 .lut_mask = 16'hEAC0;
defparam \CPU_RISCV|ShiftLeft0~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y34_N10
cycloneive_lcell_comb \CPU_RISCV|ShiftLeft0~81 (
// Equation(s):
// \CPU_RISCV|ShiftLeft0~81_combout  = (\CPU_RISCV|ShiftLeft0~79_combout ) # ((\CPU_RISCV|ShiftLeft0~80_combout ) # ((\CPU_RISCV|ShiftLeft0~4_combout  & \CPU_RISCV|regs|rf~2761_combout )))

	.dataa(\CPU_RISCV|ShiftLeft0~4_combout ),
	.datab(\CPU_RISCV|regs|rf~2761_combout ),
	.datac(\CPU_RISCV|ShiftLeft0~79_combout ),
	.datad(\CPU_RISCV|ShiftLeft0~80_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|ShiftLeft0~81_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|ShiftLeft0~81 .lut_mask = 16'hFFF8;
defparam \CPU_RISCV|ShiftLeft0~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y34_N16
cycloneive_lcell_comb \CPU_RISCV|ShiftLeft0~120 (
// Equation(s):
// \CPU_RISCV|ShiftLeft0~120_combout  = (!\CPU_RISCV|regs|Equal0~1_combout  & ((\CPU_RISCV|imm[2]~19_combout  & (\CPU_RISCV|ShiftLeft0~72_combout )) # (!\CPU_RISCV|imm[2]~19_combout  & ((\CPU_RISCV|ShiftLeft0~81_combout )))))

	.dataa(\CPU_RISCV|imm[2]~19_combout ),
	.datab(\CPU_RISCV|regs|Equal0~1_combout ),
	.datac(\CPU_RISCV|ShiftLeft0~72_combout ),
	.datad(\CPU_RISCV|ShiftLeft0~81_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|ShiftLeft0~120_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|ShiftLeft0~120 .lut_mask = 16'h3120;
defparam \CPU_RISCV|ShiftLeft0~120 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y34_N0
cycloneive_lcell_comb \CPU_RISCV|comb~124 (
// Equation(s):
// \CPU_RISCV|comb~124_combout  = (\CPU_RISCV|comb~31_combout  & (!\CPU_RISCV|result[0]~3_combout )) # (!\CPU_RISCV|comb~31_combout  & ((\CPU_RISCV|result[0]~3_combout  & ((\CPU_RISCV|ShiftLeft0~120_combout ))) # (!\CPU_RISCV|result[0]~3_combout  & 
// (\CPU_RISCV|Add3~34_combout ))))

	.dataa(\CPU_RISCV|comb~31_combout ),
	.datab(\CPU_RISCV|result[0]~3_combout ),
	.datac(\CPU_RISCV|Add3~34_combout ),
	.datad(\CPU_RISCV|ShiftLeft0~120_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~124_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~124 .lut_mask = 16'h7632;
defparam \CPU_RISCV|comb~124 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y34_N6
cycloneive_lcell_comb \CPU_RISCV|comb~125 (
// Equation(s):
// \CPU_RISCV|comb~125_combout  = (\CPU_RISCV|comb~31_combout  & ((\CPU_RISCV|comb~124_combout  & (\CPU_RISCV|ShiftLeft0~145_combout )) # (!\CPU_RISCV|comb~124_combout  & ((\CPU_RISCV|ShiftLeft0~144_combout ))))) # (!\CPU_RISCV|comb~31_combout  & 
// (((\CPU_RISCV|comb~124_combout ))))

	.dataa(\CPU_RISCV|comb~31_combout ),
	.datab(\CPU_RISCV|ShiftLeft0~145_combout ),
	.datac(\CPU_RISCV|ShiftLeft0~144_combout ),
	.datad(\CPU_RISCV|comb~124_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~125_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~125 .lut_mask = 16'hDDA0;
defparam \CPU_RISCV|comb~125 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y34_N4
cycloneive_lcell_comb \CPU_RISCV|comb~126 (
// Equation(s):
// \CPU_RISCV|comb~126_combout  = (\CPU_RISCV|comb~207_combout  & (((\CPU_RISCV|Add2~34_combout )) # (!\CPU_RISCV|comb~28_combout ))) # (!\CPU_RISCV|comb~207_combout  & (\CPU_RISCV|comb~28_combout  & ((\CPU_RISCV|comb~125_combout ))))

	.dataa(\CPU_RISCV|comb~207_combout ),
	.datab(\CPU_RISCV|comb~28_combout ),
	.datac(\CPU_RISCV|Add2~34_combout ),
	.datad(\CPU_RISCV|comb~125_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~126_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~126 .lut_mask = 16'hE6A2;
defparam \CPU_RISCV|comb~126 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y34_N30
cycloneive_lcell_comb \CPU_RISCV|comb~127 (
// Equation(s):
// \CPU_RISCV|comb~127_combout  = (\CPU_RISCV|comb~126_combout  & (((\CPU_RISCV|imm[17]~47_combout ) # (!\CPU_RISCV|comb~29_combout )))) # (!\CPU_RISCV|comb~126_combout  & (\CPU_RISCV|Equal16~20_combout  & ((\CPU_RISCV|comb~29_combout ))))

	.dataa(\CPU_RISCV|Equal16~20_combout ),
	.datab(\CPU_RISCV|imm[17]~47_combout ),
	.datac(\CPU_RISCV|comb~126_combout ),
	.datad(\CPU_RISCV|comb~29_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~127_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~127 .lut_mask = 16'hCAF0;
defparam \CPU_RISCV|comb~127 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y34_N2
cycloneive_lcell_comb \CPU_RISCV|Add1~34 (
// Equation(s):
// \CPU_RISCV|Add1~34_combout  = (\CPU_RISCV|regs|rd2[17]~15_combout  & ((\CPU_RISCV|regs|rd1[17]~14_combout  & (\CPU_RISCV|Add1~33  & VCC)) # (!\CPU_RISCV|regs|rd1[17]~14_combout  & (!\CPU_RISCV|Add1~33 )))) # (!\CPU_RISCV|regs|rd2[17]~15_combout  & 
// ((\CPU_RISCV|regs|rd1[17]~14_combout  & (!\CPU_RISCV|Add1~33 )) # (!\CPU_RISCV|regs|rd1[17]~14_combout  & ((\CPU_RISCV|Add1~33 ) # (GND)))))
// \CPU_RISCV|Add1~35  = CARRY((\CPU_RISCV|regs|rd2[17]~15_combout  & (!\CPU_RISCV|regs|rd1[17]~14_combout  & !\CPU_RISCV|Add1~33 )) # (!\CPU_RISCV|regs|rd2[17]~15_combout  & ((!\CPU_RISCV|Add1~33 ) # (!\CPU_RISCV|regs|rd1[17]~14_combout ))))

	.dataa(\CPU_RISCV|regs|rd2[17]~15_combout ),
	.datab(\CPU_RISCV|regs|rd1[17]~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU_RISCV|Add1~33 ),
	.combout(\CPU_RISCV|Add1~34_combout ),
	.cout(\CPU_RISCV|Add1~35 ));
// synopsys translate_off
defparam \CPU_RISCV|Add1~34 .lut_mask = 16'h9617;
defparam \CPU_RISCV|Add1~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y34_N12
cycloneive_lcell_comb \CPU_RISCV|comb~128 (
// Equation(s):
// \CPU_RISCV|comb~128_combout  = (\CPU_RISCV|comb~39_combout  & ((\CPU_RISCV|Add1~34_combout ) # ((\CPU_RISCV|comb~38_combout  & \CPU_RISCV|comb~127_combout )))) # (!\CPU_RISCV|comb~39_combout  & (\CPU_RISCV|comb~38_combout  & (\CPU_RISCV|comb~127_combout 
// )))

	.dataa(\CPU_RISCV|comb~39_combout ),
	.datab(\CPU_RISCV|comb~38_combout ),
	.datac(\CPU_RISCV|comb~127_combout ),
	.datad(\CPU_RISCV|Add1~34_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~128_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~128 .lut_mask = 16'hEAC0;
defparam \CPU_RISCV|comb~128 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y30_N17
dffeas \CPU_RISCV|regs|rf~881 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~128_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2788_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~881_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~881 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~881 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y30_N24
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2028 (
// Equation(s):
// \CPU_RISCV|regs|rf~2028_combout  = (\CPU_RISCV|RS1[3]~5_combout  & (((\CPU_RISCV|RS1[2]~4_combout )))) # (!\CPU_RISCV|RS1[3]~5_combout  & ((\CPU_RISCV|RS1[2]~4_combout  & (\CPU_RISCV|regs|rf~753_q )) # (!\CPU_RISCV|RS1[2]~4_combout  & 
// ((\CPU_RISCV|regs|rf~625_q )))))

	.dataa(\CPU_RISCV|RS1[3]~5_combout ),
	.datab(\CPU_RISCV|regs|rf~753_q ),
	.datac(\CPU_RISCV|regs|rf~625_q ),
	.datad(\CPU_RISCV|RS1[2]~4_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2028_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2028 .lut_mask = 16'hEE50;
defparam \CPU_RISCV|regs|rf~2028 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y30_N14
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2029 (
// Equation(s):
// \CPU_RISCV|regs|rf~2029_combout  = (\CPU_RISCV|RS1[3]~5_combout  & ((\CPU_RISCV|regs|rf~2028_combout  & ((\CPU_RISCV|regs|rf~1009_q ))) # (!\CPU_RISCV|regs|rf~2028_combout  & (\CPU_RISCV|regs|rf~881_q )))) # (!\CPU_RISCV|RS1[3]~5_combout  & 
// (((\CPU_RISCV|regs|rf~2028_combout ))))

	.dataa(\CPU_RISCV|regs|rf~881_q ),
	.datab(\CPU_RISCV|RS1[3]~5_combout ),
	.datac(\CPU_RISCV|regs|rf~1009_q ),
	.datad(\CPU_RISCV|regs|rf~2028_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2029_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2029 .lut_mask = 16'hF388;
defparam \CPU_RISCV|regs|rf~2029 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y31_N16
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2021 (
// Equation(s):
// \CPU_RISCV|regs|rf~2021_combout  = (\CPU_RISCV|RS1[2]~4_combout  & (((\CPU_RISCV|RS1[3]~5_combout )))) # (!\CPU_RISCV|RS1[2]~4_combout  & ((\CPU_RISCV|RS1[3]~5_combout  & (\CPU_RISCV|regs|rf~849_q )) # (!\CPU_RISCV|RS1[3]~5_combout  & 
// ((\CPU_RISCV|regs|rf~593_q )))))

	.dataa(\CPU_RISCV|RS1[2]~4_combout ),
	.datab(\CPU_RISCV|regs|rf~849_q ),
	.datac(\CPU_RISCV|regs|rf~593_q ),
	.datad(\CPU_RISCV|RS1[3]~5_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2021_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2021 .lut_mask = 16'hEE50;
defparam \CPU_RISCV|regs|rf~2021 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y31_N26
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2022 (
// Equation(s):
// \CPU_RISCV|regs|rf~2022_combout  = (\CPU_RISCV|RS1[2]~4_combout  & ((\CPU_RISCV|regs|rf~2021_combout  & ((\CPU_RISCV|regs|rf~977_q ))) # (!\CPU_RISCV|regs|rf~2021_combout  & (\CPU_RISCV|regs|rf~721_q )))) # (!\CPU_RISCV|RS1[2]~4_combout  & 
// (((\CPU_RISCV|regs|rf~2021_combout ))))

	.dataa(\CPU_RISCV|RS1[2]~4_combout ),
	.datab(\CPU_RISCV|regs|rf~721_q ),
	.datac(\CPU_RISCV|regs|rf~977_q ),
	.datad(\CPU_RISCV|regs|rf~2021_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2022_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2022 .lut_mask = 16'hF588;
defparam \CPU_RISCV|regs|rf~2022 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y30_N12
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2025 (
// Equation(s):
// \CPU_RISCV|regs|rf~2025_combout  = (\CPU_RISCV|RS1[2]~4_combout  & (((\CPU_RISCV|RS1[3]~5_combout )))) # (!\CPU_RISCV|RS1[2]~4_combout  & ((\CPU_RISCV|RS1[3]~5_combout  & (\CPU_RISCV|regs|rf~785_q )) # (!\CPU_RISCV|RS1[3]~5_combout  & 
// ((\CPU_RISCV|regs|rf~529_q )))))

	.dataa(\CPU_RISCV|RS1[2]~4_combout ),
	.datab(\CPU_RISCV|regs|rf~785_q ),
	.datac(\CPU_RISCV|regs|rf~529_q ),
	.datad(\CPU_RISCV|RS1[3]~5_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2025_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2025 .lut_mask = 16'hEE50;
defparam \CPU_RISCV|regs|rf~2025 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y30_N18
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2026 (
// Equation(s):
// \CPU_RISCV|regs|rf~2026_combout  = (\CPU_RISCV|RS1[2]~4_combout  & ((\CPU_RISCV|regs|rf~2025_combout  & ((\CPU_RISCV|regs|rf~913_q ))) # (!\CPU_RISCV|regs|rf~2025_combout  & (\CPU_RISCV|regs|rf~657_q )))) # (!\CPU_RISCV|RS1[2]~4_combout  & 
// (((\CPU_RISCV|regs|rf~2025_combout ))))

	.dataa(\CPU_RISCV|RS1[2]~4_combout ),
	.datab(\CPU_RISCV|regs|rf~657_q ),
	.datac(\CPU_RISCV|regs|rf~913_q ),
	.datad(\CPU_RISCV|regs|rf~2025_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2026_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2026 .lut_mask = 16'hF588;
defparam \CPU_RISCV|regs|rf~2026 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y29_N16
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2023 (
// Equation(s):
// \CPU_RISCV|regs|rf~2023_combout  = (\CPU_RISCV|RS1[3]~5_combout  & (((\CPU_RISCV|RS1[2]~4_combout )))) # (!\CPU_RISCV|RS1[3]~5_combout  & ((\CPU_RISCV|RS1[2]~4_combout  & (\CPU_RISCV|regs|rf~689_q )) # (!\CPU_RISCV|RS1[2]~4_combout  & 
// ((\CPU_RISCV|regs|rf~561_q )))))

	.dataa(\CPU_RISCV|regs|rf~689_q ),
	.datab(\CPU_RISCV|RS1[3]~5_combout ),
	.datac(\CPU_RISCV|regs|rf~561_q ),
	.datad(\CPU_RISCV|RS1[2]~4_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2023_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2023 .lut_mask = 16'hEE30;
defparam \CPU_RISCV|regs|rf~2023 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y29_N18
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2024 (
// Equation(s):
// \CPU_RISCV|regs|rf~2024_combout  = (\CPU_RISCV|RS1[3]~5_combout  & ((\CPU_RISCV|regs|rf~2023_combout  & ((\CPU_RISCV|regs|rf~945_q ))) # (!\CPU_RISCV|regs|rf~2023_combout  & (\CPU_RISCV|regs|rf~817_q )))) # (!\CPU_RISCV|RS1[3]~5_combout  & 
// (((\CPU_RISCV|regs|rf~2023_combout ))))

	.dataa(\CPU_RISCV|regs|rf~817_q ),
	.datab(\CPU_RISCV|RS1[3]~5_combout ),
	.datac(\CPU_RISCV|regs|rf~945_q ),
	.datad(\CPU_RISCV|regs|rf~2023_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2024_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2024 .lut_mask = 16'hF388;
defparam \CPU_RISCV|regs|rf~2024 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y38_N10
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2027 (
// Equation(s):
// \CPU_RISCV|regs|rf~2027_combout  = (\CPU_RISCV|RS1[1]~6_combout  & (\CPU_RISCV|RS1[0]~7_combout )) # (!\CPU_RISCV|RS1[1]~6_combout  & ((\CPU_RISCV|RS1[0]~7_combout  & ((\CPU_RISCV|regs|rf~2024_combout ))) # (!\CPU_RISCV|RS1[0]~7_combout  & 
// (\CPU_RISCV|regs|rf~2026_combout ))))

	.dataa(\CPU_RISCV|RS1[1]~6_combout ),
	.datab(\CPU_RISCV|RS1[0]~7_combout ),
	.datac(\CPU_RISCV|regs|rf~2026_combout ),
	.datad(\CPU_RISCV|regs|rf~2024_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2027_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2027 .lut_mask = 16'hDC98;
defparam \CPU_RISCV|regs|rf~2027 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y38_N8
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2030 (
// Equation(s):
// \CPU_RISCV|regs|rf~2030_combout  = (\CPU_RISCV|RS1[1]~6_combout  & ((\CPU_RISCV|regs|rf~2027_combout  & (\CPU_RISCV|regs|rf~2029_combout )) # (!\CPU_RISCV|regs|rf~2027_combout  & ((\CPU_RISCV|regs|rf~2022_combout ))))) # (!\CPU_RISCV|RS1[1]~6_combout  & 
// (((\CPU_RISCV|regs|rf~2027_combout ))))

	.dataa(\CPU_RISCV|RS1[1]~6_combout ),
	.datab(\CPU_RISCV|regs|rf~2029_combout ),
	.datac(\CPU_RISCV|regs|rf~2022_combout ),
	.datad(\CPU_RISCV|regs|rf~2027_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2030_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2030 .lut_mask = 16'hDDA0;
defparam \CPU_RISCV|regs|rf~2030 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y38_N26
cycloneive_lcell_comb \CPU_RISCV|regs|rd1[17]~14 (
// Equation(s):
// \CPU_RISCV|regs|rd1[17]~14_combout  = (!\CPU_RISCV|regs|Equal0~1_combout  & ((\CPU_RISCV|RS1[4]~8_combout  & (\CPU_RISCV|regs|rf~2030_combout )) # (!\CPU_RISCV|RS1[4]~8_combout  & ((\CPU_RISCV|regs|rf~2040_combout )))))

	.dataa(\CPU_RISCV|RS1[4]~8_combout ),
	.datab(\CPU_RISCV|regs|rf~2030_combout ),
	.datac(\CPU_RISCV|regs|Equal0~1_combout ),
	.datad(\CPU_RISCV|regs|rf~2040_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rd1[17]~14_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rd1[17]~14 .lut_mask = 16'h0D08;
defparam \CPU_RISCV|regs|rd1[17]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N2
cycloneive_lcell_comb \CPU_RISCV|Add2~34 (
// Equation(s):
// \CPU_RISCV|Add2~34_combout  = (\CPU_RISCV|imm[17]~47_combout  & ((\CPU_RISCV|regs|rd1[17]~14_combout  & (\CPU_RISCV|Add2~33  & VCC)) # (!\CPU_RISCV|regs|rd1[17]~14_combout  & (!\CPU_RISCV|Add2~33 )))) # (!\CPU_RISCV|imm[17]~47_combout  & 
// ((\CPU_RISCV|regs|rd1[17]~14_combout  & (!\CPU_RISCV|Add2~33 )) # (!\CPU_RISCV|regs|rd1[17]~14_combout  & ((\CPU_RISCV|Add2~33 ) # (GND)))))
// \CPU_RISCV|Add2~35  = CARRY((\CPU_RISCV|imm[17]~47_combout  & (!\CPU_RISCV|regs|rd1[17]~14_combout  & !\CPU_RISCV|Add2~33 )) # (!\CPU_RISCV|imm[17]~47_combout  & ((!\CPU_RISCV|Add2~33 ) # (!\CPU_RISCV|regs|rd1[17]~14_combout ))))

	.dataa(\CPU_RISCV|imm[17]~47_combout ),
	.datab(\CPU_RISCV|regs|rd1[17]~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU_RISCV|Add2~33 ),
	.combout(\CPU_RISCV|Add2~34_combout ),
	.cout(\CPU_RISCV|Add2~35 ));
// synopsys translate_off
defparam \CPU_RISCV|Add2~34 .lut_mask = 16'h9617;
defparam \CPU_RISCV|Add2~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N12
cycloneive_lcell_comb \CPU_RISCV|Add0~126 (
// Equation(s):
// \CPU_RISCV|Add0~126_combout  = (\CPU_RISCV|pc[21]~3_combout ) # ((\CPU_RISCV|is_jalr~0_combout  & ((\CPU_RISCV|Add2~34_combout ))) # (!\CPU_RISCV|is_jalr~0_combout  & (\CPU_RISCV|Add3~34_combout )))

	.dataa(\CPU_RISCV|is_jalr~0_combout ),
	.datab(\CPU_RISCV|pc[21]~3_combout ),
	.datac(\CPU_RISCV|Add3~34_combout ),
	.datad(\CPU_RISCV|Add2~34_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|Add0~126_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|Add0~126 .lut_mask = 16'hFEDC;
defparam \CPU_RISCV|Add0~126 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N10
cycloneive_lcell_comb \CPU_RISCV|Add0~127 (
// Equation(s):
// \CPU_RISCV|Add0~127_combout  = (\CPU_RISCV|Add0~126_combout  & ((\CPU_RISCV|Add0~57_combout ) # (!\CPU_RISCV|pc[21]~3_combout )))

	.dataa(gnd),
	.datab(\CPU_RISCV|pc[21]~3_combout ),
	.datac(\CPU_RISCV|Add0~57_combout ),
	.datad(\CPU_RISCV|Add0~126_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|Add0~127_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|Add0~127 .lut_mask = 16'hF300;
defparam \CPU_RISCV|Add0~127 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N24
cycloneive_lcell_comb \CPU_RISCV|Add0~128 (
// Equation(s):
// \CPU_RISCV|Add0~128_combout  = (\CPU_RISCV|pc[21]~1_combout  & ((\CPU_RISCV|pc[21]~2_combout  & (\CPU_RISCV|Add0~57_combout )) # (!\CPU_RISCV|pc[21]~2_combout  & ((\CPU_RISCV|Add0~127_combout ))))) # (!\CPU_RISCV|pc[21]~1_combout  & 
// (((\CPU_RISCV|Add0~127_combout ))))

	.dataa(\CPU_RISCV|Add0~57_combout ),
	.datab(\CPU_RISCV|pc[21]~1_combout ),
	.datac(\CPU_RISCV|pc[21]~2_combout ),
	.datad(\CPU_RISCV|Add0~127_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|Add0~128_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|Add0~128 .lut_mask = 16'hBF80;
defparam \CPU_RISCV|Add0~128 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y39_N25
dffeas \CPU_RISCV|pc[17] (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|Add0~128_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|pc [17]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|pc[17] .is_wysiwyg = "true";
defparam \CPU_RISCV|pc[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N2
cycloneive_lcell_comb \CPU_RISCV|Add0~59 (
// Equation(s):
// \CPU_RISCV|Add0~59_combout  = (\CPU_RISCV|pc [18] & (\CPU_RISCV|Add0~58  $ (GND))) # (!\CPU_RISCV|pc [18] & (!\CPU_RISCV|Add0~58  & VCC))
// \CPU_RISCV|Add0~60  = CARRY((\CPU_RISCV|pc [18] & !\CPU_RISCV|Add0~58 ))

	.dataa(gnd),
	.datab(\CPU_RISCV|pc [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU_RISCV|Add0~58 ),
	.combout(\CPU_RISCV|Add0~59_combout ),
	.cout(\CPU_RISCV|Add0~60 ));
// synopsys translate_off
defparam \CPU_RISCV|Add0~59 .lut_mask = 16'hC30C;
defparam \CPU_RISCV|Add0~59 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X46_Y31_N23
dffeas \CPU_RISCV|regs|rf~978 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~123_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2735_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~978_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~978 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~978 .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y31_N19
dffeas \CPU_RISCV|regs|rf~722 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~123_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2774_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~722_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~722 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~722 .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y31_N13
dffeas \CPU_RISCV|regs|rf~594 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~123_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2776_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~594_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~594 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~594 .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y31_N21
dffeas \CPU_RISCV|regs|rf~850 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~123_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2775_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~850_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~850 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~850 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y31_N20
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2001 (
// Equation(s):
// \CPU_RISCV|regs|rf~2001_combout  = (\CPU_RISCV|RS2[3]~5_combout  & (((\CPU_RISCV|regs|rf~850_q ) # (\CPU_RISCV|RS2[2]~3_combout )))) # (!\CPU_RISCV|RS2[3]~5_combout  & (\CPU_RISCV|regs|rf~594_q  & ((!\CPU_RISCV|RS2[2]~3_combout ))))

	.dataa(\CPU_RISCV|RS2[3]~5_combout ),
	.datab(\CPU_RISCV|regs|rf~594_q ),
	.datac(\CPU_RISCV|regs|rf~850_q ),
	.datad(\CPU_RISCV|RS2[2]~3_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2001_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2001 .lut_mask = 16'hAAE4;
defparam \CPU_RISCV|regs|rf~2001 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y31_N18
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2002 (
// Equation(s):
// \CPU_RISCV|regs|rf~2002_combout  = (\CPU_RISCV|RS2[2]~3_combout  & ((\CPU_RISCV|regs|rf~2001_combout  & (\CPU_RISCV|regs|rf~978_q )) # (!\CPU_RISCV|regs|rf~2001_combout  & ((\CPU_RISCV|regs|rf~722_q ))))) # (!\CPU_RISCV|RS2[2]~3_combout  & 
// (((\CPU_RISCV|regs|rf~2001_combout ))))

	.dataa(\CPU_RISCV|RS2[2]~3_combout ),
	.datab(\CPU_RISCV|regs|rf~978_q ),
	.datac(\CPU_RISCV|regs|rf~722_q ),
	.datad(\CPU_RISCV|regs|rf~2001_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2002_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2002 .lut_mask = 16'hDDA0;
defparam \CPU_RISCV|regs|rf~2002 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y37_N15
dffeas \CPU_RISCV|regs|rf~914 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~123_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2787_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~914_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~914 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~914 .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y31_N5
dffeas \CPU_RISCV|regs|rf~658 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~123_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2783_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~658_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~658 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~658 .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y37_N29
dffeas \CPU_RISCV|regs|rf~530 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~123_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2786_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~530_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~530 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~530 .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y31_N3
dffeas \CPU_RISCV|regs|rf~786 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~123_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2785_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~786_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~786 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~786 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y31_N2
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2005 (
// Equation(s):
// \CPU_RISCV|regs|rf~2005_combout  = (\CPU_RISCV|RS2[2]~3_combout  & (((\CPU_RISCV|RS2[3]~5_combout )))) # (!\CPU_RISCV|RS2[2]~3_combout  & ((\CPU_RISCV|RS2[3]~5_combout  & ((\CPU_RISCV|regs|rf~786_q ))) # (!\CPU_RISCV|RS2[3]~5_combout  & 
// (\CPU_RISCV|regs|rf~530_q ))))

	.dataa(\CPU_RISCV|RS2[2]~3_combout ),
	.datab(\CPU_RISCV|regs|rf~530_q ),
	.datac(\CPU_RISCV|regs|rf~786_q ),
	.datad(\CPU_RISCV|RS2[3]~5_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2005_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2005 .lut_mask = 16'hFA44;
defparam \CPU_RISCV|regs|rf~2005 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y31_N4
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2006 (
// Equation(s):
// \CPU_RISCV|regs|rf~2006_combout  = (\CPU_RISCV|RS2[2]~3_combout  & ((\CPU_RISCV|regs|rf~2005_combout  & (\CPU_RISCV|regs|rf~914_q )) # (!\CPU_RISCV|regs|rf~2005_combout  & ((\CPU_RISCV|regs|rf~658_q ))))) # (!\CPU_RISCV|RS2[2]~3_combout  & 
// (((\CPU_RISCV|regs|rf~2005_combout ))))

	.dataa(\CPU_RISCV|RS2[2]~3_combout ),
	.datab(\CPU_RISCV|regs|rf~914_q ),
	.datac(\CPU_RISCV|regs|rf~658_q ),
	.datad(\CPU_RISCV|regs|rf~2005_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2006_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2006 .lut_mask = 16'hDDA0;
defparam \CPU_RISCV|regs|rf~2006 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y37_N21
dffeas \CPU_RISCV|regs|rf~946 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~123_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2782_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~946_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~946 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~946 .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y29_N11
dffeas \CPU_RISCV|regs|rf~818 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~123_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2777_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~818_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~818 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~818 .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y37_N11
dffeas \CPU_RISCV|regs|rf~562 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~123_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2780_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~562_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~562 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~562 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y29_N28
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2003 (
// Equation(s):
// \CPU_RISCV|regs|rf~2003_combout  = (\CPU_RISCV|RS2[3]~5_combout  & (((\CPU_RISCV|RS2[2]~3_combout )))) # (!\CPU_RISCV|RS2[3]~5_combout  & ((\CPU_RISCV|RS2[2]~3_combout  & ((\CPU_RISCV|regs|rf~690_q ))) # (!\CPU_RISCV|RS2[2]~3_combout  & 
// (\CPU_RISCV|regs|rf~562_q ))))

	.dataa(\CPU_RISCV|RS2[3]~5_combout ),
	.datab(\CPU_RISCV|regs|rf~562_q ),
	.datac(\CPU_RISCV|regs|rf~690_q ),
	.datad(\CPU_RISCV|RS2[2]~3_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2003_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2003 .lut_mask = 16'hFA44;
defparam \CPU_RISCV|regs|rf~2003 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y29_N10
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2004 (
// Equation(s):
// \CPU_RISCV|regs|rf~2004_combout  = (\CPU_RISCV|RS2[3]~5_combout  & ((\CPU_RISCV|regs|rf~2003_combout  & (\CPU_RISCV|regs|rf~946_q )) # (!\CPU_RISCV|regs|rf~2003_combout  & ((\CPU_RISCV|regs|rf~818_q ))))) # (!\CPU_RISCV|RS2[3]~5_combout  & 
// (((\CPU_RISCV|regs|rf~2003_combout ))))

	.dataa(\CPU_RISCV|RS2[3]~5_combout ),
	.datab(\CPU_RISCV|regs|rf~946_q ),
	.datac(\CPU_RISCV|regs|rf~818_q ),
	.datad(\CPU_RISCV|regs|rf~2003_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2004_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2004 .lut_mask = 16'hDDA0;
defparam \CPU_RISCV|regs|rf~2004 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y31_N22
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2007 (
// Equation(s):
// \CPU_RISCV|regs|rf~2007_combout  = (\CPU_RISCV|RS2[0]~9_combout  & ((\CPU_RISCV|RS2[1]~7_combout ) # ((\CPU_RISCV|regs|rf~2004_combout )))) # (!\CPU_RISCV|RS2[0]~9_combout  & (!\CPU_RISCV|RS2[1]~7_combout  & (\CPU_RISCV|regs|rf~2006_combout )))

	.dataa(\CPU_RISCV|RS2[0]~9_combout ),
	.datab(\CPU_RISCV|RS2[1]~7_combout ),
	.datac(\CPU_RISCV|regs|rf~2006_combout ),
	.datad(\CPU_RISCV|regs|rf~2004_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2007_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2007 .lut_mask = 16'hBA98;
defparam \CPU_RISCV|regs|rf~2007 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y30_N23
dffeas \CPU_RISCV|regs|rf~1010 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~123_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2742_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~1010_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1010 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~1010 .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y30_N15
dffeas \CPU_RISCV|regs|rf~882 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~123_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2788_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~882_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~882 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~882 .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y30_N29
dffeas \CPU_RISCV|regs|rf~626 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~123_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2792_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~626_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~626 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~626 .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y30_N9
dffeas \CPU_RISCV|regs|rf~754 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~123_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2790_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~754_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~754 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~754 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y30_N8
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2008 (
// Equation(s):
// \CPU_RISCV|regs|rf~2008_combout  = (\CPU_RISCV|RS2[3]~5_combout  & (((\CPU_RISCV|RS2[2]~3_combout )))) # (!\CPU_RISCV|RS2[3]~5_combout  & ((\CPU_RISCV|RS2[2]~3_combout  & ((\CPU_RISCV|regs|rf~754_q ))) # (!\CPU_RISCV|RS2[2]~3_combout  & 
// (\CPU_RISCV|regs|rf~626_q ))))

	.dataa(\CPU_RISCV|RS2[3]~5_combout ),
	.datab(\CPU_RISCV|regs|rf~626_q ),
	.datac(\CPU_RISCV|regs|rf~754_q ),
	.datad(\CPU_RISCV|RS2[2]~3_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2008_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2008 .lut_mask = 16'hFA44;
defparam \CPU_RISCV|regs|rf~2008 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y30_N14
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2009 (
// Equation(s):
// \CPU_RISCV|regs|rf~2009_combout  = (\CPU_RISCV|RS2[3]~5_combout  & ((\CPU_RISCV|regs|rf~2008_combout  & (\CPU_RISCV|regs|rf~1010_q )) # (!\CPU_RISCV|regs|rf~2008_combout  & ((\CPU_RISCV|regs|rf~882_q ))))) # (!\CPU_RISCV|RS2[3]~5_combout  & 
// (((\CPU_RISCV|regs|rf~2008_combout ))))

	.dataa(\CPU_RISCV|RS2[3]~5_combout ),
	.datab(\CPU_RISCV|regs|rf~1010_q ),
	.datac(\CPU_RISCV|regs|rf~882_q ),
	.datad(\CPU_RISCV|regs|rf~2008_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2009_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2009 .lut_mask = 16'hDDA0;
defparam \CPU_RISCV|regs|rf~2009 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y31_N20
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2010 (
// Equation(s):
// \CPU_RISCV|regs|rf~2010_combout  = (\CPU_RISCV|RS2[1]~7_combout  & ((\CPU_RISCV|regs|rf~2007_combout  & ((\CPU_RISCV|regs|rf~2009_combout ))) # (!\CPU_RISCV|regs|rf~2007_combout  & (\CPU_RISCV|regs|rf~2002_combout )))) # (!\CPU_RISCV|RS2[1]~7_combout  & 
// (((\CPU_RISCV|regs|rf~2007_combout ))))

	.dataa(\CPU_RISCV|regs|rf~2002_combout ),
	.datab(\CPU_RISCV|RS2[1]~7_combout ),
	.datac(\CPU_RISCV|regs|rf~2007_combout ),
	.datad(\CPU_RISCV|regs|rf~2009_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2010_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2010 .lut_mask = 16'hF838;
defparam \CPU_RISCV|regs|rf~2010 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y34_N5
dffeas \CPU_RISCV|regs|rf~498 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|comb~123_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~2752_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~498_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~498 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~498 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y33_N24
cycloneive_lcell_comb \CPU_RISCV|regs|rf~434feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~434feeder_combout  = \CPU_RISCV|comb~123_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_RISCV|comb~123_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~434feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~434feeder .lut_mask = 16'hFF00;
defparam \CPU_RISCV|regs|rf~434feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y33_N25
dffeas \CPU_RISCV|regs|rf~434 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~434feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~2749_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~434_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~434 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~434 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y33_N26
cycloneive_lcell_comb \CPU_RISCV|regs|rf~402feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~402feeder_combout  = \CPU_RISCV|comb~123_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_RISCV|comb~123_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~402feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~402feeder .lut_mask = 16'hFF00;
defparam \CPU_RISCV|regs|rf~402feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y33_N27
dffeas \CPU_RISCV|regs|rf~402 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~402feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~2751_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~402_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~402 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~402 .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y34_N27
dffeas \CPU_RISCV|regs|rf~466 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~123_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2750_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~466_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~466 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~466 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y33_N12
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2018 (
// Equation(s):
// \CPU_RISCV|regs|rf~2018_combout  = (\CPU_RISCV|RS2[0]~9_combout  & (((\CPU_RISCV|RS2[1]~7_combout )))) # (!\CPU_RISCV|RS2[0]~9_combout  & ((\CPU_RISCV|RS2[1]~7_combout  & ((\CPU_RISCV|regs|rf~466_q ))) # (!\CPU_RISCV|RS2[1]~7_combout  & 
// (\CPU_RISCV|regs|rf~402_q ))))

	.dataa(\CPU_RISCV|regs|rf~402_q ),
	.datab(\CPU_RISCV|regs|rf~466_q ),
	.datac(\CPU_RISCV|RS2[0]~9_combout ),
	.datad(\CPU_RISCV|RS2[1]~7_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2018_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2018 .lut_mask = 16'hFC0A;
defparam \CPU_RISCV|regs|rf~2018 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y33_N14
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2019 (
// Equation(s):
// \CPU_RISCV|regs|rf~2019_combout  = (\CPU_RISCV|RS2[0]~9_combout  & ((\CPU_RISCV|regs|rf~2018_combout  & (\CPU_RISCV|regs|rf~498_q )) # (!\CPU_RISCV|regs|rf~2018_combout  & ((\CPU_RISCV|regs|rf~434_q ))))) # (!\CPU_RISCV|RS2[0]~9_combout  & 
// (((\CPU_RISCV|regs|rf~2018_combout ))))

	.dataa(\CPU_RISCV|regs|rf~498_q ),
	.datab(\CPU_RISCV|regs|rf~434_q ),
	.datac(\CPU_RISCV|RS2[0]~9_combout ),
	.datad(\CPU_RISCV|regs|rf~2018_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2019_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2019 .lut_mask = 16'hAFC0;
defparam \CPU_RISCV|regs|rf~2019 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y32_N23
dffeas \CPU_RISCV|regs|rf~370 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~123_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2789_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~370_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~370 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~370 .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y32_N15
dffeas \CPU_RISCV|regs|rf~338 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~123_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2743_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~338_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~338 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~338 .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y32_N9
dffeas \CPU_RISCV|regs|rf~274 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~123_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2745_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~274_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~274 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~274 .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y32_N17
dffeas \CPU_RISCV|regs|rf~306 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~123_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2744_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~306_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~306 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~306 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N16
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2011 (
// Equation(s):
// \CPU_RISCV|regs|rf~2011_combout  = (\CPU_RISCV|RS2[0]~9_combout  & (((\CPU_RISCV|regs|rf~306_q ) # (\CPU_RISCV|RS2[1]~7_combout )))) # (!\CPU_RISCV|RS2[0]~9_combout  & (\CPU_RISCV|regs|rf~274_q  & ((!\CPU_RISCV|RS2[1]~7_combout ))))

	.dataa(\CPU_RISCV|RS2[0]~9_combout ),
	.datab(\CPU_RISCV|regs|rf~274_q ),
	.datac(\CPU_RISCV|regs|rf~306_q ),
	.datad(\CPU_RISCV|RS2[1]~7_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2011_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2011 .lut_mask = 16'hAAE4;
defparam \CPU_RISCV|regs|rf~2011 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N14
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2012 (
// Equation(s):
// \CPU_RISCV|regs|rf~2012_combout  = (\CPU_RISCV|RS2[1]~7_combout  & ((\CPU_RISCV|regs|rf~2011_combout  & (\CPU_RISCV|regs|rf~370_q )) # (!\CPU_RISCV|regs|rf~2011_combout  & ((\CPU_RISCV|regs|rf~338_q ))))) # (!\CPU_RISCV|RS2[1]~7_combout  & 
// (((\CPU_RISCV|regs|rf~2011_combout ))))

	.dataa(\CPU_RISCV|regs|rf~370_q ),
	.datab(\CPU_RISCV|RS2[1]~7_combout ),
	.datac(\CPU_RISCV|regs|rf~338_q ),
	.datad(\CPU_RISCV|regs|rf~2011_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2012_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2012 .lut_mask = 16'hBBC0;
defparam \CPU_RISCV|regs|rf~2012 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y34_N31
dffeas \CPU_RISCV|regs|rf~114 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~123_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2793_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~114_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~114 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~114 .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y28_N7
dffeas \CPU_RISCV|regs|rf~82 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~123_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2747_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~82_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~82 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~82 .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y34_N17
dffeas \CPU_RISCV|regs|rf~18 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~123_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2748_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~18_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~18 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~18 .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y28_N1
dffeas \CPU_RISCV|regs|rf~50 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~123_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2781_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~50_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~50 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~50 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y28_N0
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2015 (
// Equation(s):
// \CPU_RISCV|regs|rf~2015_combout  = (\CPU_RISCV|RS2[0]~9_combout  & (((\CPU_RISCV|regs|rf~50_q ) # (\CPU_RISCV|RS2[1]~7_combout )))) # (!\CPU_RISCV|RS2[0]~9_combout  & (\CPU_RISCV|regs|rf~18_q  & ((!\CPU_RISCV|RS2[1]~7_combout ))))

	.dataa(\CPU_RISCV|RS2[0]~9_combout ),
	.datab(\CPU_RISCV|regs|rf~18_q ),
	.datac(\CPU_RISCV|regs|rf~50_q ),
	.datad(\CPU_RISCV|RS2[1]~7_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2015_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2015 .lut_mask = 16'hAAE4;
defparam \CPU_RISCV|regs|rf~2015 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y28_N6
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2016 (
// Equation(s):
// \CPU_RISCV|regs|rf~2016_combout  = (\CPU_RISCV|RS2[1]~7_combout  & ((\CPU_RISCV|regs|rf~2015_combout  & (\CPU_RISCV|regs|rf~114_q )) # (!\CPU_RISCV|regs|rf~2015_combout  & ((\CPU_RISCV|regs|rf~82_q ))))) # (!\CPU_RISCV|RS2[1]~7_combout  & 
// (((\CPU_RISCV|regs|rf~2015_combout ))))

	.dataa(\CPU_RISCV|regs|rf~114_q ),
	.datab(\CPU_RISCV|RS2[1]~7_combout ),
	.datac(\CPU_RISCV|regs|rf~82_q ),
	.datad(\CPU_RISCV|regs|rf~2015_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2016_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2016 .lut_mask = 16'hBBC0;
defparam \CPU_RISCV|regs|rf~2016 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y29_N27
dffeas \CPU_RISCV|regs|rf~242 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~123_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2791_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~242_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~242 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~242 .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y32_N31
dffeas \CPU_RISCV|regs|rf~178 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~123_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2779_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~178_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~178 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~178 .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y29_N17
dffeas \CPU_RISCV|regs|rf~146 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~123_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2784_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~146_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~146 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~146 .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y32_N17
dffeas \CPU_RISCV|regs|rf~210 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~123_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2746_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~210_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~210 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~210 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y32_N16
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2013 (
// Equation(s):
// \CPU_RISCV|regs|rf~2013_combout  = (\CPU_RISCV|RS2[0]~9_combout  & (((\CPU_RISCV|RS2[1]~7_combout )))) # (!\CPU_RISCV|RS2[0]~9_combout  & ((\CPU_RISCV|RS2[1]~7_combout  & ((\CPU_RISCV|regs|rf~210_q ))) # (!\CPU_RISCV|RS2[1]~7_combout  & 
// (\CPU_RISCV|regs|rf~146_q ))))

	.dataa(\CPU_RISCV|RS2[0]~9_combout ),
	.datab(\CPU_RISCV|regs|rf~146_q ),
	.datac(\CPU_RISCV|regs|rf~210_q ),
	.datad(\CPU_RISCV|RS2[1]~7_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2013_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2013 .lut_mask = 16'hFA44;
defparam \CPU_RISCV|regs|rf~2013 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y32_N30
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2014 (
// Equation(s):
// \CPU_RISCV|regs|rf~2014_combout  = (\CPU_RISCV|RS2[0]~9_combout  & ((\CPU_RISCV|regs|rf~2013_combout  & (\CPU_RISCV|regs|rf~242_q )) # (!\CPU_RISCV|regs|rf~2013_combout  & ((\CPU_RISCV|regs|rf~178_q ))))) # (!\CPU_RISCV|RS2[0]~9_combout  & 
// (((\CPU_RISCV|regs|rf~2013_combout ))))

	.dataa(\CPU_RISCV|RS2[0]~9_combout ),
	.datab(\CPU_RISCV|regs|rf~242_q ),
	.datac(\CPU_RISCV|regs|rf~178_q ),
	.datad(\CPU_RISCV|regs|rf~2013_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2014_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2014 .lut_mask = 16'hDDA0;
defparam \CPU_RISCV|regs|rf~2014 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y32_N12
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2017 (
// Equation(s):
// \CPU_RISCV|regs|rf~2017_combout  = (\CPU_RISCV|RS2[3]~5_combout  & (((\CPU_RISCV|RS2[2]~3_combout )))) # (!\CPU_RISCV|RS2[3]~5_combout  & ((\CPU_RISCV|RS2[2]~3_combout  & ((\CPU_RISCV|regs|rf~2014_combout ))) # (!\CPU_RISCV|RS2[2]~3_combout  & 
// (\CPU_RISCV|regs|rf~2016_combout ))))

	.dataa(\CPU_RISCV|regs|rf~2016_combout ),
	.datab(\CPU_RISCV|RS2[3]~5_combout ),
	.datac(\CPU_RISCV|regs|rf~2014_combout ),
	.datad(\CPU_RISCV|RS2[2]~3_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2017_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2017 .lut_mask = 16'hFC22;
defparam \CPU_RISCV|regs|rf~2017 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y32_N22
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2020 (
// Equation(s):
// \CPU_RISCV|regs|rf~2020_combout  = (\CPU_RISCV|RS2[3]~5_combout  & ((\CPU_RISCV|regs|rf~2017_combout  & (\CPU_RISCV|regs|rf~2019_combout )) # (!\CPU_RISCV|regs|rf~2017_combout  & ((\CPU_RISCV|regs|rf~2012_combout ))))) # (!\CPU_RISCV|RS2[3]~5_combout  & 
// (((\CPU_RISCV|regs|rf~2017_combout ))))

	.dataa(\CPU_RISCV|regs|rf~2019_combout ),
	.datab(\CPU_RISCV|RS2[3]~5_combout ),
	.datac(\CPU_RISCV|regs|rf~2012_combout ),
	.datad(\CPU_RISCV|regs|rf~2017_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2020_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2020 .lut_mask = 16'hBBC0;
defparam \CPU_RISCV|regs|rf~2020 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y34_N14
cycloneive_lcell_comb \CPU_RISCV|regs|rd2[18]~14 (
// Equation(s):
// \CPU_RISCV|regs|rd2[18]~14_combout  = (!\CPU_RISCV|regs|Equal1~1_combout  & ((\CPU_RISCV|RS2[4]~10_combout  & (\CPU_RISCV|regs|rf~2010_combout )) # (!\CPU_RISCV|RS2[4]~10_combout  & ((\CPU_RISCV|regs|rf~2020_combout )))))

	.dataa(\CPU_RISCV|regs|Equal1~1_combout ),
	.datab(\CPU_RISCV|RS2[4]~10_combout ),
	.datac(\CPU_RISCV|regs|rf~2010_combout ),
	.datad(\CPU_RISCV|regs|rf~2020_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rd2[18]~14_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rd2[18]~14 .lut_mask = 16'h5140;
defparam \CPU_RISCV|regs|rd2[18]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y34_N4
cycloneive_lcell_comb \CPU_RISCV|Add1~36 (
// Equation(s):
// \CPU_RISCV|Add1~36_combout  = ((\CPU_RISCV|regs|rd1[18]~13_combout  $ (\CPU_RISCV|regs|rd2[18]~14_combout  $ (!\CPU_RISCV|Add1~35 )))) # (GND)
// \CPU_RISCV|Add1~37  = CARRY((\CPU_RISCV|regs|rd1[18]~13_combout  & ((\CPU_RISCV|regs|rd2[18]~14_combout ) # (!\CPU_RISCV|Add1~35 ))) # (!\CPU_RISCV|regs|rd1[18]~13_combout  & (\CPU_RISCV|regs|rd2[18]~14_combout  & !\CPU_RISCV|Add1~35 )))

	.dataa(\CPU_RISCV|regs|rd1[18]~13_combout ),
	.datab(\CPU_RISCV|regs|rd2[18]~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU_RISCV|Add1~35 ),
	.combout(\CPU_RISCV|Add1~36_combout ),
	.cout(\CPU_RISCV|Add1~37 ));
// synopsys translate_off
defparam \CPU_RISCV|Add1~36 .lut_mask = 16'h698E;
defparam \CPU_RISCV|Add1~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N16
cycloneive_lcell_comb \CPU_RISCV|imm[18]~46 (
// Equation(s):
// \CPU_RISCV|imm[18]~46_combout  = (\CPU_RISCV|imm[12]~44_combout  & ((\imem|RAM~908_combout ) # ((\imem|RAM~169_combout  & \CPU_RISCV|imm[30]~26_combout )))) # (!\CPU_RISCV|imm[12]~44_combout  & (\imem|RAM~169_combout  & ((\CPU_RISCV|imm[30]~26_combout 
// ))))

	.dataa(\CPU_RISCV|imm[12]~44_combout ),
	.datab(\imem|RAM~169_combout ),
	.datac(\imem|RAM~908_combout ),
	.datad(\CPU_RISCV|imm[30]~26_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|imm[18]~46_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|imm[18]~46 .lut_mask = 16'hECA0;
defparam \CPU_RISCV|imm[18]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y32_N8
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1993 (
// Equation(s):
// \CPU_RISCV|regs|rf~1993_combout  = (\CPU_RISCV|RS1[0]~7_combout  & (((\CPU_RISCV|RS1[1]~6_combout )))) # (!\CPU_RISCV|RS1[0]~7_combout  & ((\CPU_RISCV|RS1[1]~6_combout  & (\CPU_RISCV|regs|rf~338_q )) # (!\CPU_RISCV|RS1[1]~6_combout  & 
// ((\CPU_RISCV|regs|rf~274_q )))))

	.dataa(\CPU_RISCV|RS1[0]~7_combout ),
	.datab(\CPU_RISCV|regs|rf~338_q ),
	.datac(\CPU_RISCV|regs|rf~274_q ),
	.datad(\CPU_RISCV|RS1[1]~6_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1993_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1993 .lut_mask = 16'hEE50;
defparam \CPU_RISCV|regs|rf~1993 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y32_N22
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1994 (
// Equation(s):
// \CPU_RISCV|regs|rf~1994_combout  = (\CPU_RISCV|RS1[0]~7_combout  & ((\CPU_RISCV|regs|rf~1993_combout  & (\CPU_RISCV|regs|rf~370_q )) # (!\CPU_RISCV|regs|rf~1993_combout  & ((\CPU_RISCV|regs|rf~306_q ))))) # (!\CPU_RISCV|RS1[0]~7_combout  & 
// (\CPU_RISCV|regs|rf~1993_combout ))

	.dataa(\CPU_RISCV|RS1[0]~7_combout ),
	.datab(\CPU_RISCV|regs|rf~1993_combout ),
	.datac(\CPU_RISCV|regs|rf~370_q ),
	.datad(\CPU_RISCV|regs|rf~306_q ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1994_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1994 .lut_mask = 16'hE6C4;
defparam \CPU_RISCV|regs|rf~1994 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y34_N16
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1995 (
// Equation(s):
// \CPU_RISCV|regs|rf~1995_combout  = (\CPU_RISCV|RS1[0]~7_combout  & (((\CPU_RISCV|RS1[1]~6_combout )))) # (!\CPU_RISCV|RS1[0]~7_combout  & ((\CPU_RISCV|RS1[1]~6_combout  & (\CPU_RISCV|regs|rf~82_q )) # (!\CPU_RISCV|RS1[1]~6_combout  & 
// ((\CPU_RISCV|regs|rf~18_q )))))

	.dataa(\CPU_RISCV|regs|rf~82_q ),
	.datab(\CPU_RISCV|RS1[0]~7_combout ),
	.datac(\CPU_RISCV|regs|rf~18_q ),
	.datad(\CPU_RISCV|RS1[1]~6_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1995_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1995 .lut_mask = 16'hEE30;
defparam \CPU_RISCV|regs|rf~1995 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y34_N30
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1996 (
// Equation(s):
// \CPU_RISCV|regs|rf~1996_combout  = (\CPU_RISCV|RS1[0]~7_combout  & ((\CPU_RISCV|regs|rf~1995_combout  & ((\CPU_RISCV|regs|rf~114_q ))) # (!\CPU_RISCV|regs|rf~1995_combout  & (\CPU_RISCV|regs|rf~50_q )))) # (!\CPU_RISCV|RS1[0]~7_combout  & 
// (((\CPU_RISCV|regs|rf~1995_combout ))))

	.dataa(\CPU_RISCV|regs|rf~50_q ),
	.datab(\CPU_RISCV|RS1[0]~7_combout ),
	.datac(\CPU_RISCV|regs|rf~114_q ),
	.datad(\CPU_RISCV|regs|rf~1995_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1996_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1996 .lut_mask = 16'hF388;
defparam \CPU_RISCV|regs|rf~1996 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y37_N18
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1997 (
// Equation(s):
// \CPU_RISCV|regs|rf~1997_combout  = (\CPU_RISCV|RS1[2]~4_combout  & (((\CPU_RISCV|RS1[3]~5_combout )))) # (!\CPU_RISCV|RS1[2]~4_combout  & ((\CPU_RISCV|RS1[3]~5_combout  & (\CPU_RISCV|regs|rf~1994_combout )) # (!\CPU_RISCV|RS1[3]~5_combout  & 
// ((\CPU_RISCV|regs|rf~1996_combout )))))

	.dataa(\CPU_RISCV|RS1[2]~4_combout ),
	.datab(\CPU_RISCV|regs|rf~1994_combout ),
	.datac(\CPU_RISCV|RS1[3]~5_combout ),
	.datad(\CPU_RISCV|regs|rf~1996_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1997_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1997 .lut_mask = 16'hE5E0;
defparam \CPU_RISCV|regs|rf~1997 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y29_N16
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1991 (
// Equation(s):
// \CPU_RISCV|regs|rf~1991_combout  = (\CPU_RISCV|RS1[0]~7_combout  & ((\CPU_RISCV|regs|rf~178_q ) # ((\CPU_RISCV|RS1[1]~6_combout )))) # (!\CPU_RISCV|RS1[0]~7_combout  & (((\CPU_RISCV|regs|rf~146_q  & !\CPU_RISCV|RS1[1]~6_combout ))))

	.dataa(\CPU_RISCV|RS1[0]~7_combout ),
	.datab(\CPU_RISCV|regs|rf~178_q ),
	.datac(\CPU_RISCV|regs|rf~146_q ),
	.datad(\CPU_RISCV|RS1[1]~6_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1991_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1991 .lut_mask = 16'hAAD8;
defparam \CPU_RISCV|regs|rf~1991 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y29_N26
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1992 (
// Equation(s):
// \CPU_RISCV|regs|rf~1992_combout  = (\CPU_RISCV|RS1[1]~6_combout  & ((\CPU_RISCV|regs|rf~1991_combout  & ((\CPU_RISCV|regs|rf~242_q ))) # (!\CPU_RISCV|regs|rf~1991_combout  & (\CPU_RISCV|regs|rf~210_q )))) # (!\CPU_RISCV|RS1[1]~6_combout  & 
// (((\CPU_RISCV|regs|rf~1991_combout ))))

	.dataa(\CPU_RISCV|regs|rf~210_q ),
	.datab(\CPU_RISCV|RS1[1]~6_combout ),
	.datac(\CPU_RISCV|regs|rf~242_q ),
	.datad(\CPU_RISCV|regs|rf~1991_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1992_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1992 .lut_mask = 16'hF388;
defparam \CPU_RISCV|regs|rf~1992 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y33_N6
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1998 (
// Equation(s):
// \CPU_RISCV|regs|rf~1998_combout  = (\CPU_RISCV|RS1[1]~6_combout  & (((\CPU_RISCV|RS1[0]~7_combout )))) # (!\CPU_RISCV|RS1[1]~6_combout  & ((\CPU_RISCV|RS1[0]~7_combout  & ((\CPU_RISCV|regs|rf~434_q ))) # (!\CPU_RISCV|RS1[0]~7_combout  & 
// (\CPU_RISCV|regs|rf~402_q ))))

	.dataa(\CPU_RISCV|regs|rf~402_q ),
	.datab(\CPU_RISCV|regs|rf~434_q ),
	.datac(\CPU_RISCV|RS1[1]~6_combout ),
	.datad(\CPU_RISCV|RS1[0]~7_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1998_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1998 .lut_mask = 16'hFC0A;
defparam \CPU_RISCV|regs|rf~1998 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y34_N26
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1999 (
// Equation(s):
// \CPU_RISCV|regs|rf~1999_combout  = (\CPU_RISCV|RS1[1]~6_combout  & ((\CPU_RISCV|regs|rf~1998_combout  & (\CPU_RISCV|regs|rf~498_q )) # (!\CPU_RISCV|regs|rf~1998_combout  & ((\CPU_RISCV|regs|rf~466_q ))))) # (!\CPU_RISCV|RS1[1]~6_combout  & 
// (((\CPU_RISCV|regs|rf~1998_combout ))))

	.dataa(\CPU_RISCV|regs|rf~498_q ),
	.datab(\CPU_RISCV|RS1[1]~6_combout ),
	.datac(\CPU_RISCV|regs|rf~466_q ),
	.datad(\CPU_RISCV|regs|rf~1998_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1999_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1999 .lut_mask = 16'hBBC0;
defparam \CPU_RISCV|regs|rf~1999 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y37_N24
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2000 (
// Equation(s):
// \CPU_RISCV|regs|rf~2000_combout  = (\CPU_RISCV|RS1[2]~4_combout  & ((\CPU_RISCV|regs|rf~1997_combout  & ((\CPU_RISCV|regs|rf~1999_combout ))) # (!\CPU_RISCV|regs|rf~1997_combout  & (\CPU_RISCV|regs|rf~1992_combout )))) # (!\CPU_RISCV|RS1[2]~4_combout  & 
// (\CPU_RISCV|regs|rf~1997_combout ))

	.dataa(\CPU_RISCV|RS1[2]~4_combout ),
	.datab(\CPU_RISCV|regs|rf~1997_combout ),
	.datac(\CPU_RISCV|regs|rf~1992_combout ),
	.datad(\CPU_RISCV|regs|rf~1999_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2000_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2000 .lut_mask = 16'hEC64;
defparam \CPU_RISCV|regs|rf~2000 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y37_N2
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2762 (
// Equation(s):
// \CPU_RISCV|regs|rf~2762_combout  = (\CPU_RISCV|RS1~2_combout  & (\CPU_RISCV|regs|rf~2000_combout )) # (!\CPU_RISCV|RS1~2_combout  & ((\imem|RAM~1228_combout  & ((\CPU_RISCV|regs|rf~1990_combout ))) # (!\imem|RAM~1228_combout  & 
// (\CPU_RISCV|regs|rf~2000_combout ))))

	.dataa(\CPU_RISCV|RS1~2_combout ),
	.datab(\CPU_RISCV|regs|rf~2000_combout ),
	.datac(\imem|RAM~1228_combout ),
	.datad(\CPU_RISCV|regs|rf~1990_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2762_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2762 .lut_mask = 16'hDC8C;
defparam \CPU_RISCV|regs|rf~2762 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y34_N24
cycloneive_lcell_comb \CPU_RISCV|Equal16~21 (
// Equation(s):
// \CPU_RISCV|Equal16~21_combout  = \CPU_RISCV|regs|rd2[18]~14_combout  $ (((!\CPU_RISCV|regs|Equal0~1_combout  & \CPU_RISCV|regs|rf~2762_combout )))

	.dataa(gnd),
	.datab(\CPU_RISCV|regs|Equal0~1_combout ),
	.datac(\CPU_RISCV|regs|rd2[18]~14_combout ),
	.datad(\CPU_RISCV|regs|rf~2762_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|Equal16~21_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|Equal16~21 .lut_mask = 16'hC3F0;
defparam \CPU_RISCV|Equal16~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N30
cycloneive_lcell_comb \CPU_RISCV|ShiftLeft0~52 (
// Equation(s):
// \CPU_RISCV|ShiftLeft0~52_combout  = (\CPU_RISCV|ShiftLeft0~8_combout  & ((\CPU_RISCV|RS1[4]~8_combout  & ((\CPU_RISCV|regs|rf~2270_combout ))) # (!\CPU_RISCV|RS1[4]~8_combout  & (\CPU_RISCV|regs|rf~2280_combout ))))

	.dataa(\CPU_RISCV|ShiftLeft0~8_combout ),
	.datab(\CPU_RISCV|RS1[4]~8_combout ),
	.datac(\CPU_RISCV|regs|rf~2280_combout ),
	.datad(\CPU_RISCV|regs|rf~2270_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|ShiftLeft0~52_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|ShiftLeft0~52 .lut_mask = 16'hA820;
defparam \CPU_RISCV|ShiftLeft0~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N20
cycloneive_lcell_comb \CPU_RISCV|ShiftLeft0~51 (
// Equation(s):
// \CPU_RISCV|ShiftLeft0~51_combout  = (\CPU_RISCV|comb~30_combout  & ((\CPU_RISCV|regs|rf~2757_combout ) # ((\CPU_RISCV|ShiftLeft0~4_combout  & \CPU_RISCV|regs|rf~2758_combout )))) # (!\CPU_RISCV|comb~30_combout  & (\CPU_RISCV|ShiftLeft0~4_combout  & 
// ((\CPU_RISCV|regs|rf~2758_combout ))))

	.dataa(\CPU_RISCV|comb~30_combout ),
	.datab(\CPU_RISCV|ShiftLeft0~4_combout ),
	.datac(\CPU_RISCV|regs|rf~2757_combout ),
	.datad(\CPU_RISCV|regs|rf~2758_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|ShiftLeft0~51_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|ShiftLeft0~51 .lut_mask = 16'hECA0;
defparam \CPU_RISCV|ShiftLeft0~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N30
cycloneive_lcell_comb \CPU_RISCV|ShiftLeft0~53 (
// Equation(s):
// \CPU_RISCV|ShiftLeft0~53_combout  = (\CPU_RISCV|ShiftLeft0~52_combout ) # ((\CPU_RISCV|ShiftLeft0~51_combout ) # ((\CPU_RISCV|ShiftLeft0~9_combout  & \CPU_RISCV|regs|rf~2756_combout )))

	.dataa(\CPU_RISCV|ShiftLeft0~9_combout ),
	.datab(\CPU_RISCV|ShiftLeft0~52_combout ),
	.datac(\CPU_RISCV|regs|rf~2756_combout ),
	.datad(\CPU_RISCV|ShiftLeft0~51_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|ShiftLeft0~53_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|ShiftLeft0~53 .lut_mask = 16'hFFEC;
defparam \CPU_RISCV|ShiftLeft0~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y38_N24
cycloneive_lcell_comb \CPU_RISCV|ShiftLeft0~35 (
// Equation(s):
// \CPU_RISCV|ShiftLeft0~35_combout  = (\CPU_RISCV|comb~30_combout  & ((\CPU_RISCV|RS1[4]~8_combout  & (\CPU_RISCV|regs|rf~2030_combout )) # (!\CPU_RISCV|RS1[4]~8_combout  & ((\CPU_RISCV|regs|rf~2040_combout )))))

	.dataa(\CPU_RISCV|RS1[4]~8_combout ),
	.datab(\CPU_RISCV|comb~30_combout ),
	.datac(\CPU_RISCV|regs|rf~2030_combout ),
	.datad(\CPU_RISCV|regs|rf~2040_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|ShiftLeft0~35_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|ShiftLeft0~35 .lut_mask = 16'hC480;
defparam \CPU_RISCV|ShiftLeft0~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y31_N30
cycloneive_lcell_comb \CPU_RISCV|ShiftLeft0~36 (
// Equation(s):
// \CPU_RISCV|ShiftLeft0~36_combout  = (\CPU_RISCV|ShiftLeft0~9_combout  & ((\CPU_RISCV|regs|rf~2760_combout ) # ((\CPU_RISCV|ShiftLeft0~8_combout  & \CPU_RISCV|regs|rf~2759_combout )))) # (!\CPU_RISCV|ShiftLeft0~9_combout  & (\CPU_RISCV|ShiftLeft0~8_combout 
//  & (\CPU_RISCV|regs|rf~2759_combout )))

	.dataa(\CPU_RISCV|ShiftLeft0~9_combout ),
	.datab(\CPU_RISCV|ShiftLeft0~8_combout ),
	.datac(\CPU_RISCV|regs|rf~2759_combout ),
	.datad(\CPU_RISCV|regs|rf~2760_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|ShiftLeft0~36_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|ShiftLeft0~36 .lut_mask = 16'hEAC0;
defparam \CPU_RISCV|ShiftLeft0~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y34_N14
cycloneive_lcell_comb \CPU_RISCV|ShiftLeft0~37 (
// Equation(s):
// \CPU_RISCV|ShiftLeft0~37_combout  = (\CPU_RISCV|ShiftLeft0~35_combout ) # ((\CPU_RISCV|ShiftLeft0~36_combout ) # ((\CPU_RISCV|ShiftLeft0~4_combout  & \CPU_RISCV|regs|rf~2762_combout )))

	.dataa(\CPU_RISCV|ShiftLeft0~4_combout ),
	.datab(\CPU_RISCV|regs|rf~2762_combout ),
	.datac(\CPU_RISCV|ShiftLeft0~35_combout ),
	.datad(\CPU_RISCV|ShiftLeft0~36_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|ShiftLeft0~37_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|ShiftLeft0~37 .lut_mask = 16'hFFF8;
defparam \CPU_RISCV|ShiftLeft0~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y34_N22
cycloneive_lcell_comb \CPU_RISCV|ShiftLeft0~116 (
// Equation(s):
// \CPU_RISCV|ShiftLeft0~116_combout  = (!\CPU_RISCV|regs|Equal0~1_combout  & ((\CPU_RISCV|imm[2]~19_combout  & (\CPU_RISCV|ShiftLeft0~53_combout )) # (!\CPU_RISCV|imm[2]~19_combout  & ((\CPU_RISCV|ShiftLeft0~37_combout )))))

	.dataa(\CPU_RISCV|ShiftLeft0~53_combout ),
	.datab(\CPU_RISCV|regs|Equal0~1_combout ),
	.datac(\CPU_RISCV|imm[2]~19_combout ),
	.datad(\CPU_RISCV|ShiftLeft0~37_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|ShiftLeft0~116_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|ShiftLeft0~116 .lut_mask = 16'h2320;
defparam \CPU_RISCV|ShiftLeft0~116 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y34_N18
cycloneive_lcell_comb \CPU_RISCV|ShiftLeft0~142 (
// Equation(s):
// \CPU_RISCV|ShiftLeft0~142_combout  = (!\CPU_RISCV|regs|Equal0~1_combout  & ((\CPU_RISCV|imm[2]~19_combout  & ((\CPU_RISCV|ShiftLeft0~59_combout ))) # (!\CPU_RISCV|imm[2]~19_combout  & (\CPU_RISCV|ShiftLeft0~50_combout ))))

	.dataa(\CPU_RISCV|ShiftLeft0~50_combout ),
	.datab(\CPU_RISCV|imm[2]~19_combout ),
	.datac(\CPU_RISCV|ShiftLeft0~59_combout ),
	.datad(\CPU_RISCV|regs|Equal0~1_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|ShiftLeft0~142_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|ShiftLeft0~142 .lut_mask = 16'h00E2;
defparam \CPU_RISCV|ShiftLeft0~142 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y34_N8
cycloneive_lcell_comb \CPU_RISCV|comb~119 (
// Equation(s):
// \CPU_RISCV|comb~119_combout  = (\CPU_RISCV|comb~31_combout  & (((\CPU_RISCV|ShiftLeft0~142_combout ) # (!\CPU_RISCV|result[0]~3_combout )))) # (!\CPU_RISCV|comb~31_combout  & (\CPU_RISCV|ShiftLeft0~116_combout  & (\CPU_RISCV|result[0]~3_combout )))

	.dataa(\CPU_RISCV|ShiftLeft0~116_combout ),
	.datab(\CPU_RISCV|comb~31_combout ),
	.datac(\CPU_RISCV|result[0]~3_combout ),
	.datad(\CPU_RISCV|ShiftLeft0~142_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~119_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~119 .lut_mask = 16'hEC2C;
defparam \CPU_RISCV|comb~119 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N4
cycloneive_lcell_comb \CPU_RISCV|Add3~36 (
// Equation(s):
// \CPU_RISCV|Add3~36_combout  = ((\CPU_RISCV|imm[18]~46_combout  $ (\CPU_RISCV|pc [18] $ (!\CPU_RISCV|Add3~35 )))) # (GND)
// \CPU_RISCV|Add3~37  = CARRY((\CPU_RISCV|imm[18]~46_combout  & ((\CPU_RISCV|pc [18]) # (!\CPU_RISCV|Add3~35 ))) # (!\CPU_RISCV|imm[18]~46_combout  & (\CPU_RISCV|pc [18] & !\CPU_RISCV|Add3~35 )))

	.dataa(\CPU_RISCV|imm[18]~46_combout ),
	.datab(\CPU_RISCV|pc [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU_RISCV|Add3~35 ),
	.combout(\CPU_RISCV|Add3~36_combout ),
	.cout(\CPU_RISCV|Add3~37 ));
// synopsys translate_off
defparam \CPU_RISCV|Add3~36 .lut_mask = 16'h698E;
defparam \CPU_RISCV|Add3~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y34_N28
cycloneive_lcell_comb \CPU_RISCV|comb~120 (
// Equation(s):
// \CPU_RISCV|comb~120_combout  = (\CPU_RISCV|comb~119_combout  & ((\CPU_RISCV|ShiftLeft0~143_combout ) # ((\CPU_RISCV|result[0]~3_combout )))) # (!\CPU_RISCV|comb~119_combout  & (((!\CPU_RISCV|result[0]~3_combout  & \CPU_RISCV|Add3~36_combout ))))

	.dataa(\CPU_RISCV|ShiftLeft0~143_combout ),
	.datab(\CPU_RISCV|comb~119_combout ),
	.datac(\CPU_RISCV|result[0]~3_combout ),
	.datad(\CPU_RISCV|Add3~36_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~120_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~120 .lut_mask = 16'hCBC8;
defparam \CPU_RISCV|comb~120 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y34_N2
cycloneive_lcell_comb \CPU_RISCV|comb~121 (
// Equation(s):
// \CPU_RISCV|comb~121_combout  = (\CPU_RISCV|comb~28_combout  & ((\CPU_RISCV|comb~207_combout  & (\CPU_RISCV|Add2~36_combout )) # (!\CPU_RISCV|comb~207_combout  & ((\CPU_RISCV|comb~120_combout ))))) # (!\CPU_RISCV|comb~28_combout  & 
// (((\CPU_RISCV|comb~207_combout ))))

	.dataa(\CPU_RISCV|comb~28_combout ),
	.datab(\CPU_RISCV|Add2~36_combout ),
	.datac(\CPU_RISCV|comb~207_combout ),
	.datad(\CPU_RISCV|comb~120_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~121_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~121 .lut_mask = 16'hDAD0;
defparam \CPU_RISCV|comb~121 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y34_N20
cycloneive_lcell_comb \CPU_RISCV|comb~122 (
// Equation(s):
// \CPU_RISCV|comb~122_combout  = (\CPU_RISCV|comb~29_combout  & ((\CPU_RISCV|comb~121_combout  & (\CPU_RISCV|imm[18]~46_combout )) # (!\CPU_RISCV|comb~121_combout  & ((\CPU_RISCV|Equal16~21_combout ))))) # (!\CPU_RISCV|comb~29_combout  & 
// (((\CPU_RISCV|comb~121_combout ))))

	.dataa(\CPU_RISCV|imm[18]~46_combout ),
	.datab(\CPU_RISCV|Equal16~21_combout ),
	.datac(\CPU_RISCV|comb~29_combout ),
	.datad(\CPU_RISCV|comb~121_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~122_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~122 .lut_mask = 16'hAFC0;
defparam \CPU_RISCV|comb~122 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y34_N4
cycloneive_lcell_comb \CPU_RISCV|comb~123 (
// Equation(s):
// \CPU_RISCV|comb~123_combout  = (\CPU_RISCV|comb~38_combout  & ((\CPU_RISCV|comb~122_combout ) # ((\CPU_RISCV|comb~39_combout  & \CPU_RISCV|Add1~36_combout )))) # (!\CPU_RISCV|comb~38_combout  & (\CPU_RISCV|comb~39_combout  & (\CPU_RISCV|Add1~36_combout 
// )))

	.dataa(\CPU_RISCV|comb~38_combout ),
	.datab(\CPU_RISCV|comb~39_combout ),
	.datac(\CPU_RISCV|Add1~36_combout ),
	.datad(\CPU_RISCV|comb~122_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~123_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~123 .lut_mask = 16'hEAC0;
defparam \CPU_RISCV|comb~123 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y29_N29
dffeas \CPU_RISCV|regs|rf~690 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~123_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2778_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~690_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~690 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~690 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y37_N10
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1981 (
// Equation(s):
// \CPU_RISCV|regs|rf~1981_combout  = (\CPU_RISCV|RS1[3]~5_combout  & ((\CPU_RISCV|regs|rf~818_q ) # ((\CPU_RISCV|RS1[2]~4_combout )))) # (!\CPU_RISCV|RS1[3]~5_combout  & (((\CPU_RISCV|regs|rf~562_q  & !\CPU_RISCV|RS1[2]~4_combout ))))

	.dataa(\CPU_RISCV|RS1[3]~5_combout ),
	.datab(\CPU_RISCV|regs|rf~818_q ),
	.datac(\CPU_RISCV|regs|rf~562_q ),
	.datad(\CPU_RISCV|RS1[2]~4_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1981_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1981 .lut_mask = 16'hAAD8;
defparam \CPU_RISCV|regs|rf~1981 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y37_N20
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1982 (
// Equation(s):
// \CPU_RISCV|regs|rf~1982_combout  = (\CPU_RISCV|RS1[2]~4_combout  & ((\CPU_RISCV|regs|rf~1981_combout  & ((\CPU_RISCV|regs|rf~946_q ))) # (!\CPU_RISCV|regs|rf~1981_combout  & (\CPU_RISCV|regs|rf~690_q )))) # (!\CPU_RISCV|RS1[2]~4_combout  & 
// (((\CPU_RISCV|regs|rf~1981_combout ))))

	.dataa(\CPU_RISCV|RS1[2]~4_combout ),
	.datab(\CPU_RISCV|regs|rf~690_q ),
	.datac(\CPU_RISCV|regs|rf~946_q ),
	.datad(\CPU_RISCV|regs|rf~1981_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1982_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1982 .lut_mask = 16'hF588;
defparam \CPU_RISCV|regs|rf~1982 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y37_N28
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1985 (
// Equation(s):
// \CPU_RISCV|regs|rf~1985_combout  = (\CPU_RISCV|RS1[2]~4_combout  & ((\CPU_RISCV|regs|rf~658_q ) # ((\CPU_RISCV|RS1[3]~5_combout )))) # (!\CPU_RISCV|RS1[2]~4_combout  & (((\CPU_RISCV|regs|rf~530_q  & !\CPU_RISCV|RS1[3]~5_combout ))))

	.dataa(\CPU_RISCV|RS1[2]~4_combout ),
	.datab(\CPU_RISCV|regs|rf~658_q ),
	.datac(\CPU_RISCV|regs|rf~530_q ),
	.datad(\CPU_RISCV|RS1[3]~5_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1985_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1985 .lut_mask = 16'hAAD8;
defparam \CPU_RISCV|regs|rf~1985 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y37_N14
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1986 (
// Equation(s):
// \CPU_RISCV|regs|rf~1986_combout  = (\CPU_RISCV|RS1[3]~5_combout  & ((\CPU_RISCV|regs|rf~1985_combout  & ((\CPU_RISCV|regs|rf~914_q ))) # (!\CPU_RISCV|regs|rf~1985_combout  & (\CPU_RISCV|regs|rf~786_q )))) # (!\CPU_RISCV|RS1[3]~5_combout  & 
// (((\CPU_RISCV|regs|rf~1985_combout ))))

	.dataa(\CPU_RISCV|regs|rf~786_q ),
	.datab(\CPU_RISCV|RS1[3]~5_combout ),
	.datac(\CPU_RISCV|regs|rf~914_q ),
	.datad(\CPU_RISCV|regs|rf~1985_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1986_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1986 .lut_mask = 16'hF388;
defparam \CPU_RISCV|regs|rf~1986 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y31_N12
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1983 (
// Equation(s):
// \CPU_RISCV|regs|rf~1983_combout  = (\CPU_RISCV|RS1[2]~4_combout  & ((\CPU_RISCV|regs|rf~722_q ) # ((\CPU_RISCV|RS1[3]~5_combout )))) # (!\CPU_RISCV|RS1[2]~4_combout  & (((\CPU_RISCV|regs|rf~594_q  & !\CPU_RISCV|RS1[3]~5_combout ))))

	.dataa(\CPU_RISCV|RS1[2]~4_combout ),
	.datab(\CPU_RISCV|regs|rf~722_q ),
	.datac(\CPU_RISCV|regs|rf~594_q ),
	.datad(\CPU_RISCV|RS1[3]~5_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1983_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1983 .lut_mask = 16'hAAD8;
defparam \CPU_RISCV|regs|rf~1983 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y31_N22
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1984 (
// Equation(s):
// \CPU_RISCV|regs|rf~1984_combout  = (\CPU_RISCV|RS1[3]~5_combout  & ((\CPU_RISCV|regs|rf~1983_combout  & ((\CPU_RISCV|regs|rf~978_q ))) # (!\CPU_RISCV|regs|rf~1983_combout  & (\CPU_RISCV|regs|rf~850_q )))) # (!\CPU_RISCV|RS1[3]~5_combout  & 
// (((\CPU_RISCV|regs|rf~1983_combout ))))

	.dataa(\CPU_RISCV|regs|rf~850_q ),
	.datab(\CPU_RISCV|RS1[3]~5_combout ),
	.datac(\CPU_RISCV|regs|rf~978_q ),
	.datad(\CPU_RISCV|regs|rf~1983_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1984_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1984 .lut_mask = 16'hF388;
defparam \CPU_RISCV|regs|rf~1984 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y37_N14
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1987 (
// Equation(s):
// \CPU_RISCV|regs|rf~1987_combout  = (\CPU_RISCV|RS1[1]~6_combout  & ((\CPU_RISCV|RS1[0]~7_combout ) # ((\CPU_RISCV|regs|rf~1984_combout )))) # (!\CPU_RISCV|RS1[1]~6_combout  & (!\CPU_RISCV|RS1[0]~7_combout  & (\CPU_RISCV|regs|rf~1986_combout )))

	.dataa(\CPU_RISCV|RS1[1]~6_combout ),
	.datab(\CPU_RISCV|RS1[0]~7_combout ),
	.datac(\CPU_RISCV|regs|rf~1986_combout ),
	.datad(\CPU_RISCV|regs|rf~1984_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1987_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1987 .lut_mask = 16'hBA98;
defparam \CPU_RISCV|regs|rf~1987 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y30_N28
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1988 (
// Equation(s):
// \CPU_RISCV|regs|rf~1988_combout  = (\CPU_RISCV|RS1[3]~5_combout  & ((\CPU_RISCV|regs|rf~882_q ) # ((\CPU_RISCV|RS1[2]~4_combout )))) # (!\CPU_RISCV|RS1[3]~5_combout  & (((\CPU_RISCV|regs|rf~626_q  & !\CPU_RISCV|RS1[2]~4_combout ))))

	.dataa(\CPU_RISCV|RS1[3]~5_combout ),
	.datab(\CPU_RISCV|regs|rf~882_q ),
	.datac(\CPU_RISCV|regs|rf~626_q ),
	.datad(\CPU_RISCV|RS1[2]~4_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1988_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1988 .lut_mask = 16'hAAD8;
defparam \CPU_RISCV|regs|rf~1988 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y30_N22
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1989 (
// Equation(s):
// \CPU_RISCV|regs|rf~1989_combout  = (\CPU_RISCV|RS1[2]~4_combout  & ((\CPU_RISCV|regs|rf~1988_combout  & ((\CPU_RISCV|regs|rf~1010_q ))) # (!\CPU_RISCV|regs|rf~1988_combout  & (\CPU_RISCV|regs|rf~754_q )))) # (!\CPU_RISCV|RS1[2]~4_combout  & 
// (((\CPU_RISCV|regs|rf~1988_combout ))))

	.dataa(\CPU_RISCV|regs|rf~754_q ),
	.datab(\CPU_RISCV|RS1[2]~4_combout ),
	.datac(\CPU_RISCV|regs|rf~1010_q ),
	.datad(\CPU_RISCV|regs|rf~1988_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1989_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1989 .lut_mask = 16'hF388;
defparam \CPU_RISCV|regs|rf~1989 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y37_N12
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1990 (
// Equation(s):
// \CPU_RISCV|regs|rf~1990_combout  = (\CPU_RISCV|RS1[0]~7_combout  & ((\CPU_RISCV|regs|rf~1987_combout  & ((\CPU_RISCV|regs|rf~1989_combout ))) # (!\CPU_RISCV|regs|rf~1987_combout  & (\CPU_RISCV|regs|rf~1982_combout )))) # (!\CPU_RISCV|RS1[0]~7_combout  & 
// (((\CPU_RISCV|regs|rf~1987_combout ))))

	.dataa(\CPU_RISCV|RS1[0]~7_combout ),
	.datab(\CPU_RISCV|regs|rf~1982_combout ),
	.datac(\CPU_RISCV|regs|rf~1987_combout ),
	.datad(\CPU_RISCV|regs|rf~1989_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1990_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1990 .lut_mask = 16'hF858;
defparam \CPU_RISCV|regs|rf~1990 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y37_N30
cycloneive_lcell_comb \CPU_RISCV|regs|rd1[18]~13 (
// Equation(s):
// \CPU_RISCV|regs|rd1[18]~13_combout  = (!\CPU_RISCV|regs|Equal0~1_combout  & ((\CPU_RISCV|RS1[4]~8_combout  & (\CPU_RISCV|regs|rf~1990_combout )) # (!\CPU_RISCV|RS1[4]~8_combout  & ((\CPU_RISCV|regs|rf~2000_combout )))))

	.dataa(\CPU_RISCV|regs|rf~1990_combout ),
	.datab(\CPU_RISCV|regs|Equal0~1_combout ),
	.datac(\CPU_RISCV|RS1[4]~8_combout ),
	.datad(\CPU_RISCV|regs|rf~2000_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rd1[18]~13_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rd1[18]~13 .lut_mask = 16'h2320;
defparam \CPU_RISCV|regs|rd1[18]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N4
cycloneive_lcell_comb \CPU_RISCV|Add2~36 (
// Equation(s):
// \CPU_RISCV|Add2~36_combout  = ((\CPU_RISCV|regs|rd1[18]~13_combout  $ (\CPU_RISCV|imm[18]~46_combout  $ (!\CPU_RISCV|Add2~35 )))) # (GND)
// \CPU_RISCV|Add2~37  = CARRY((\CPU_RISCV|regs|rd1[18]~13_combout  & ((\CPU_RISCV|imm[18]~46_combout ) # (!\CPU_RISCV|Add2~35 ))) # (!\CPU_RISCV|regs|rd1[18]~13_combout  & (\CPU_RISCV|imm[18]~46_combout  & !\CPU_RISCV|Add2~35 )))

	.dataa(\CPU_RISCV|regs|rd1[18]~13_combout ),
	.datab(\CPU_RISCV|imm[18]~46_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU_RISCV|Add2~35 ),
	.combout(\CPU_RISCV|Add2~36_combout ),
	.cout(\CPU_RISCV|Add2~37 ));
// synopsys translate_off
defparam \CPU_RISCV|Add2~36 .lut_mask = 16'h698E;
defparam \CPU_RISCV|Add2~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N16
cycloneive_lcell_comb \CPU_RISCV|Add0~123 (
// Equation(s):
// \CPU_RISCV|Add0~123_combout  = (\CPU_RISCV|pc[21]~3_combout ) # ((\CPU_RISCV|is_jalr~0_combout  & (\CPU_RISCV|Add2~36_combout )) # (!\CPU_RISCV|is_jalr~0_combout  & ((\CPU_RISCV|Add3~36_combout ))))

	.dataa(\CPU_RISCV|is_jalr~0_combout ),
	.datab(\CPU_RISCV|pc[21]~3_combout ),
	.datac(\CPU_RISCV|Add2~36_combout ),
	.datad(\CPU_RISCV|Add3~36_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|Add0~123_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|Add0~123 .lut_mask = 16'hFDEC;
defparam \CPU_RISCV|Add0~123 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N6
cycloneive_lcell_comb \CPU_RISCV|Add0~124 (
// Equation(s):
// \CPU_RISCV|Add0~124_combout  = (\CPU_RISCV|Add0~123_combout  & ((\CPU_RISCV|Add0~59_combout ) # (!\CPU_RISCV|pc[21]~3_combout )))

	.dataa(gnd),
	.datab(\CPU_RISCV|pc[21]~3_combout ),
	.datac(\CPU_RISCV|Add0~59_combout ),
	.datad(\CPU_RISCV|Add0~123_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|Add0~124_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|Add0~124 .lut_mask = 16'hF300;
defparam \CPU_RISCV|Add0~124 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N26
cycloneive_lcell_comb \CPU_RISCV|Add0~125 (
// Equation(s):
// \CPU_RISCV|Add0~125_combout  = (\CPU_RISCV|pc[21]~1_combout  & ((\CPU_RISCV|pc[21]~2_combout  & (\CPU_RISCV|Add0~59_combout )) # (!\CPU_RISCV|pc[21]~2_combout  & ((\CPU_RISCV|Add0~124_combout ))))) # (!\CPU_RISCV|pc[21]~1_combout  & 
// (((\CPU_RISCV|Add0~124_combout ))))

	.dataa(\CPU_RISCV|Add0~59_combout ),
	.datab(\CPU_RISCV|pc[21]~1_combout ),
	.datac(\CPU_RISCV|pc[21]~2_combout ),
	.datad(\CPU_RISCV|Add0~124_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|Add0~125_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|Add0~125 .lut_mask = 16'hBF80;
defparam \CPU_RISCV|Add0~125 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y39_N27
dffeas \CPU_RISCV|pc[18] (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|Add0~125_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|pc [18]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|pc[18] .is_wysiwyg = "true";
defparam \CPU_RISCV|pc[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N4
cycloneive_lcell_comb \CPU_RISCV|Add0~61 (
// Equation(s):
// \CPU_RISCV|Add0~61_combout  = (\CPU_RISCV|pc [19] & (!\CPU_RISCV|Add0~60 )) # (!\CPU_RISCV|pc [19] & ((\CPU_RISCV|Add0~60 ) # (GND)))
// \CPU_RISCV|Add0~62  = CARRY((!\CPU_RISCV|Add0~60 ) # (!\CPU_RISCV|pc [19]))

	.dataa(\CPU_RISCV|pc [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU_RISCV|Add0~60 ),
	.combout(\CPU_RISCV|Add0~61_combout ),
	.cout(\CPU_RISCV|Add0~62 ));
// synopsys translate_off
defparam \CPU_RISCV|Add0~61 .lut_mask = 16'h5A5F;
defparam \CPU_RISCV|Add0~61 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X50_Y29_N31
dffeas \CPU_RISCV|regs|rf~947 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~118_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2782_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~947_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~947 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~947 .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y29_N27
dffeas \CPU_RISCV|regs|rf~691 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~118_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2778_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~691_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~691 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~691 .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y29_N21
dffeas \CPU_RISCV|regs|rf~563 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~118_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2780_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~563_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~563 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~563 .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y29_N17
dffeas \CPU_RISCV|regs|rf~819 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~118_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2777_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~819_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~819 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~819 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y29_N16
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1961 (
// Equation(s):
// \CPU_RISCV|regs|rf~1961_combout  = (\CPU_RISCV|RS2[3]~5_combout  & (((\CPU_RISCV|regs|rf~819_q ) # (\CPU_RISCV|RS2[2]~3_combout )))) # (!\CPU_RISCV|RS2[3]~5_combout  & (\CPU_RISCV|regs|rf~563_q  & ((!\CPU_RISCV|RS2[2]~3_combout ))))

	.dataa(\CPU_RISCV|RS2[3]~5_combout ),
	.datab(\CPU_RISCV|regs|rf~563_q ),
	.datac(\CPU_RISCV|regs|rf~819_q ),
	.datad(\CPU_RISCV|RS2[2]~3_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1961_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1961 .lut_mask = 16'hAAE4;
defparam \CPU_RISCV|regs|rf~1961 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y29_N26
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1962 (
// Equation(s):
// \CPU_RISCV|regs|rf~1962_combout  = (\CPU_RISCV|RS2[2]~3_combout  & ((\CPU_RISCV|regs|rf~1961_combout  & (\CPU_RISCV|regs|rf~947_q )) # (!\CPU_RISCV|regs|rf~1961_combout  & ((\CPU_RISCV|regs|rf~691_q ))))) # (!\CPU_RISCV|RS2[2]~3_combout  & 
// (((\CPU_RISCV|regs|rf~1961_combout ))))

	.dataa(\CPU_RISCV|regs|rf~947_q ),
	.datab(\CPU_RISCV|RS2[2]~3_combout ),
	.datac(\CPU_RISCV|regs|rf~691_q ),
	.datad(\CPU_RISCV|regs|rf~1961_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1962_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1962 .lut_mask = 16'hBBC0;
defparam \CPU_RISCV|regs|rf~1962 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y30_N19
dffeas \CPU_RISCV|regs|rf~1011 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~118_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2742_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~1011_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1011 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~1011 .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y30_N15
dffeas \CPU_RISCV|regs|rf~755 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~118_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2790_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~755_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~755 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~755 .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y30_N13
dffeas \CPU_RISCV|regs|rf~627 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~118_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2792_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~627_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~627 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~627 .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y30_N21
dffeas \CPU_RISCV|regs|rf~883 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~118_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2788_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~883_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~883 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~883 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y30_N20
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1968 (
// Equation(s):
// \CPU_RISCV|regs|rf~1968_combout  = (\CPU_RISCV|RS2[2]~3_combout  & (((\CPU_RISCV|RS2[3]~5_combout )))) # (!\CPU_RISCV|RS2[2]~3_combout  & ((\CPU_RISCV|RS2[3]~5_combout  & ((\CPU_RISCV|regs|rf~883_q ))) # (!\CPU_RISCV|RS2[3]~5_combout  & 
// (\CPU_RISCV|regs|rf~627_q ))))

	.dataa(\CPU_RISCV|RS2[2]~3_combout ),
	.datab(\CPU_RISCV|regs|rf~627_q ),
	.datac(\CPU_RISCV|regs|rf~883_q ),
	.datad(\CPU_RISCV|RS2[3]~5_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1968_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1968 .lut_mask = 16'hFA44;
defparam \CPU_RISCV|regs|rf~1968 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y30_N14
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1969 (
// Equation(s):
// \CPU_RISCV|regs|rf~1969_combout  = (\CPU_RISCV|RS2[2]~3_combout  & ((\CPU_RISCV|regs|rf~1968_combout  & (\CPU_RISCV|regs|rf~1011_q )) # (!\CPU_RISCV|regs|rf~1968_combout  & ((\CPU_RISCV|regs|rf~755_q ))))) # (!\CPU_RISCV|RS2[2]~3_combout  & 
// (((\CPU_RISCV|regs|rf~1968_combout ))))

	.dataa(\CPU_RISCV|RS2[2]~3_combout ),
	.datab(\CPU_RISCV|regs|rf~1011_q ),
	.datac(\CPU_RISCV|regs|rf~755_q ),
	.datad(\CPU_RISCV|regs|rf~1968_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1969_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1969 .lut_mask = 16'hDDA0;
defparam \CPU_RISCV|regs|rf~1969 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y31_N3
dffeas \CPU_RISCV|regs|rf~979 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~118_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2735_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~979_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~979 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~979 .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y33_N29
dffeas \CPU_RISCV|regs|rf~851 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~118_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2775_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~851_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~851 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~851 .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y31_N9
dffeas \CPU_RISCV|regs|rf~595 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~118_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2776_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~595_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~595 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~595 .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y33_N3
dffeas \CPU_RISCV|regs|rf~723 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~118_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2774_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~723_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~723 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~723 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y33_N2
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1963 (
// Equation(s):
// \CPU_RISCV|regs|rf~1963_combout  = (\CPU_RISCV|RS2[3]~5_combout  & (((\CPU_RISCV|RS2[2]~3_combout )))) # (!\CPU_RISCV|RS2[3]~5_combout  & ((\CPU_RISCV|RS2[2]~3_combout  & ((\CPU_RISCV|regs|rf~723_q ))) # (!\CPU_RISCV|RS2[2]~3_combout  & 
// (\CPU_RISCV|regs|rf~595_q ))))

	.dataa(\CPU_RISCV|regs|rf~595_q ),
	.datab(\CPU_RISCV|RS2[3]~5_combout ),
	.datac(\CPU_RISCV|regs|rf~723_q ),
	.datad(\CPU_RISCV|RS2[2]~3_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1963_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1963 .lut_mask = 16'hFC22;
defparam \CPU_RISCV|regs|rf~1963 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y33_N28
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1964 (
// Equation(s):
// \CPU_RISCV|regs|rf~1964_combout  = (\CPU_RISCV|RS2[3]~5_combout  & ((\CPU_RISCV|regs|rf~1963_combout  & (\CPU_RISCV|regs|rf~979_q )) # (!\CPU_RISCV|regs|rf~1963_combout  & ((\CPU_RISCV|regs|rf~851_q ))))) # (!\CPU_RISCV|RS2[3]~5_combout  & 
// (((\CPU_RISCV|regs|rf~1963_combout ))))

	.dataa(\CPU_RISCV|regs|rf~979_q ),
	.datab(\CPU_RISCV|RS2[3]~5_combout ),
	.datac(\CPU_RISCV|regs|rf~851_q ),
	.datad(\CPU_RISCV|regs|rf~1963_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1964_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1964 .lut_mask = 16'hBBC0;
defparam \CPU_RISCV|regs|rf~1964 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y31_N23
dffeas \CPU_RISCV|regs|rf~915 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~118_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2787_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~915_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~915 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~915 .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y31_N19
dffeas \CPU_RISCV|regs|rf~787 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~118_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2785_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~787_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~787 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~787 .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y31_N29
dffeas \CPU_RISCV|regs|rf~531 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~118_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2786_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~531_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~531 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~531 .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y31_N29
dffeas \CPU_RISCV|regs|rf~659 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~118_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2783_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~659_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~659 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~659 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y31_N28
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1965 (
// Equation(s):
// \CPU_RISCV|regs|rf~1965_combout  = (\CPU_RISCV|RS2[2]~3_combout  & (((\CPU_RISCV|regs|rf~659_q ) # (\CPU_RISCV|RS2[3]~5_combout )))) # (!\CPU_RISCV|RS2[2]~3_combout  & (\CPU_RISCV|regs|rf~531_q  & ((!\CPU_RISCV|RS2[3]~5_combout ))))

	.dataa(\CPU_RISCV|RS2[2]~3_combout ),
	.datab(\CPU_RISCV|regs|rf~531_q ),
	.datac(\CPU_RISCV|regs|rf~659_q ),
	.datad(\CPU_RISCV|RS2[3]~5_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1965_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1965 .lut_mask = 16'hAAE4;
defparam \CPU_RISCV|regs|rf~1965 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y31_N18
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1966 (
// Equation(s):
// \CPU_RISCV|regs|rf~1966_combout  = (\CPU_RISCV|RS2[3]~5_combout  & ((\CPU_RISCV|regs|rf~1965_combout  & (\CPU_RISCV|regs|rf~915_q )) # (!\CPU_RISCV|regs|rf~1965_combout  & ((\CPU_RISCV|regs|rf~787_q ))))) # (!\CPU_RISCV|RS2[3]~5_combout  & 
// (((\CPU_RISCV|regs|rf~1965_combout ))))

	.dataa(\CPU_RISCV|RS2[3]~5_combout ),
	.datab(\CPU_RISCV|regs|rf~915_q ),
	.datac(\CPU_RISCV|regs|rf~787_q ),
	.datad(\CPU_RISCV|regs|rf~1965_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1966_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1966 .lut_mask = 16'hDDA0;
defparam \CPU_RISCV|regs|rf~1966 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y31_N16
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1967 (
// Equation(s):
// \CPU_RISCV|regs|rf~1967_combout  = (\CPU_RISCV|RS2[0]~9_combout  & (\CPU_RISCV|RS2[1]~7_combout )) # (!\CPU_RISCV|RS2[0]~9_combout  & ((\CPU_RISCV|RS2[1]~7_combout  & (\CPU_RISCV|regs|rf~1964_combout )) # (!\CPU_RISCV|RS2[1]~7_combout  & 
// ((\CPU_RISCV|regs|rf~1966_combout )))))

	.dataa(\CPU_RISCV|RS2[0]~9_combout ),
	.datab(\CPU_RISCV|RS2[1]~7_combout ),
	.datac(\CPU_RISCV|regs|rf~1964_combout ),
	.datad(\CPU_RISCV|regs|rf~1966_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1967_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1967 .lut_mask = 16'hD9C8;
defparam \CPU_RISCV|regs|rf~1967 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y34_N0
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1970 (
// Equation(s):
// \CPU_RISCV|regs|rf~1970_combout  = (\CPU_RISCV|RS2[0]~9_combout  & ((\CPU_RISCV|regs|rf~1967_combout  & ((\CPU_RISCV|regs|rf~1969_combout ))) # (!\CPU_RISCV|regs|rf~1967_combout  & (\CPU_RISCV|regs|rf~1962_combout )))) # (!\CPU_RISCV|RS2[0]~9_combout  & 
// (((\CPU_RISCV|regs|rf~1967_combout ))))

	.dataa(\CPU_RISCV|RS2[0]~9_combout ),
	.datab(\CPU_RISCV|regs|rf~1962_combout ),
	.datac(\CPU_RISCV|regs|rf~1969_combout ),
	.datad(\CPU_RISCV|regs|rf~1967_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1970_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1970 .lut_mask = 16'hF588;
defparam \CPU_RISCV|regs|rf~1970 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y33_N28
cycloneive_lcell_comb \CPU_RISCV|regs|rf~403feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~403feeder_combout  = \CPU_RISCV|comb~118_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_RISCV|comb~118_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~403feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~403feeder .lut_mask = 16'hFF00;
defparam \CPU_RISCV|regs|rf~403feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y33_N29
dffeas \CPU_RISCV|regs|rf~403 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~403feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~2751_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~403_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~403 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~403 .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y31_N9
dffeas \CPU_RISCV|regs|rf~435 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~118_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2749_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~435_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~435 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~435 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y31_N18
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1978 (
// Equation(s):
// \CPU_RISCV|regs|rf~1978_combout  = (\CPU_RISCV|RS2[1]~7_combout  & (((\CPU_RISCV|RS2[0]~9_combout )))) # (!\CPU_RISCV|RS2[1]~7_combout  & ((\CPU_RISCV|RS2[0]~9_combout  & ((\CPU_RISCV|regs|rf~435_q ))) # (!\CPU_RISCV|RS2[0]~9_combout  & 
// (\CPU_RISCV|regs|rf~403_q ))))

	.dataa(\CPU_RISCV|regs|rf~403_q ),
	.datab(\CPU_RISCV|regs|rf~435_q ),
	.datac(\CPU_RISCV|RS2[1]~7_combout ),
	.datad(\CPU_RISCV|RS2[0]~9_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1978_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1978 .lut_mask = 16'hFC0A;
defparam \CPU_RISCV|regs|rf~1978 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y32_N17
dffeas \CPU_RISCV|regs|rf~467 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~118_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2750_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~467_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~467 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~467 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y32_N16
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1979 (
// Equation(s):
// \CPU_RISCV|regs|rf~1979_combout  = (\CPU_RISCV|regs|rf~1978_combout  & ((\CPU_RISCV|regs|rf~499_q ) # ((!\CPU_RISCV|RS2[1]~7_combout )))) # (!\CPU_RISCV|regs|rf~1978_combout  & (((\CPU_RISCV|regs|rf~467_q  & \CPU_RISCV|RS2[1]~7_combout ))))

	.dataa(\CPU_RISCV|regs|rf~1978_combout ),
	.datab(\CPU_RISCV|regs|rf~499_q ),
	.datac(\CPU_RISCV|regs|rf~467_q ),
	.datad(\CPU_RISCV|RS2[1]~7_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1979_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1979 .lut_mask = 16'hD8AA;
defparam \CPU_RISCV|regs|rf~1979 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y29_N21
dffeas \CPU_RISCV|regs|rf~147 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~118_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2784_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~147_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~147 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~147 .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y32_N7
dffeas \CPU_RISCV|regs|rf~179 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~118_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2779_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~179_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~179 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~179 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y32_N6
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1971 (
// Equation(s):
// \CPU_RISCV|regs|rf~1971_combout  = (\CPU_RISCV|RS2[0]~9_combout  & (((\CPU_RISCV|regs|rf~179_q ) # (\CPU_RISCV|RS2[1]~7_combout )))) # (!\CPU_RISCV|RS2[0]~9_combout  & (\CPU_RISCV|regs|rf~147_q  & ((!\CPU_RISCV|RS2[1]~7_combout ))))

	.dataa(\CPU_RISCV|regs|rf~147_q ),
	.datab(\CPU_RISCV|RS2[0]~9_combout ),
	.datac(\CPU_RISCV|regs|rf~179_q ),
	.datad(\CPU_RISCV|RS2[1]~7_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1971_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1971 .lut_mask = 16'hCCE2;
defparam \CPU_RISCV|regs|rf~1971 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y32_N8
cycloneive_lcell_comb \CPU_RISCV|regs|rf~211feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~211feeder_combout  = \CPU_RISCV|comb~118_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_RISCV|comb~118_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~211feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~211feeder .lut_mask = 16'hF0F0;
defparam \CPU_RISCV|regs|rf~211feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y32_N9
dffeas \CPU_RISCV|regs|rf~211 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~211feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~2746_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~211_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~211 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~211 .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y29_N11
dffeas \CPU_RISCV|regs|rf~243 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~118_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2791_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~243_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~243 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~243 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y32_N10
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1972 (
// Equation(s):
// \CPU_RISCV|regs|rf~1972_combout  = (\CPU_RISCV|regs|rf~1971_combout  & (((\CPU_RISCV|regs|rf~243_q ) # (!\CPU_RISCV|RS2[1]~7_combout )))) # (!\CPU_RISCV|regs|rf~1971_combout  & (\CPU_RISCV|regs|rf~211_q  & ((\CPU_RISCV|RS2[1]~7_combout ))))

	.dataa(\CPU_RISCV|regs|rf~1971_combout ),
	.datab(\CPU_RISCV|regs|rf~211_q ),
	.datac(\CPU_RISCV|regs|rf~243_q ),
	.datad(\CPU_RISCV|RS2[1]~7_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1972_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1972 .lut_mask = 16'hE4AA;
defparam \CPU_RISCV|regs|rf~1972 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y36_N29
dffeas \CPU_RISCV|regs|rf~371 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~118_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2789_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~371_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~371 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~371 .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y32_N19
dffeas \CPU_RISCV|regs|rf~307 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~118_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2744_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~307_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~307 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~307 .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y36_N3
dffeas \CPU_RISCV|regs|rf~275 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~118_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2745_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~275_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~275 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~275 .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y32_N21
dffeas \CPU_RISCV|regs|rf~339 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~118_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2743_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~339_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~339 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~339 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N20
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1973 (
// Equation(s):
// \CPU_RISCV|regs|rf~1973_combout  = (\CPU_RISCV|RS2[0]~9_combout  & (((\CPU_RISCV|RS2[1]~7_combout )))) # (!\CPU_RISCV|RS2[0]~9_combout  & ((\CPU_RISCV|RS2[1]~7_combout  & ((\CPU_RISCV|regs|rf~339_q ))) # (!\CPU_RISCV|RS2[1]~7_combout  & 
// (\CPU_RISCV|regs|rf~275_q ))))

	.dataa(\CPU_RISCV|RS2[0]~9_combout ),
	.datab(\CPU_RISCV|regs|rf~275_q ),
	.datac(\CPU_RISCV|regs|rf~339_q ),
	.datad(\CPU_RISCV|RS2[1]~7_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1973_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1973 .lut_mask = 16'hFA44;
defparam \CPU_RISCV|regs|rf~1973 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N18
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1974 (
// Equation(s):
// \CPU_RISCV|regs|rf~1974_combout  = (\CPU_RISCV|RS2[0]~9_combout  & ((\CPU_RISCV|regs|rf~1973_combout  & (\CPU_RISCV|regs|rf~371_q )) # (!\CPU_RISCV|regs|rf~1973_combout  & ((\CPU_RISCV|regs|rf~307_q ))))) # (!\CPU_RISCV|RS2[0]~9_combout  & 
// (((\CPU_RISCV|regs|rf~1973_combout ))))

	.dataa(\CPU_RISCV|RS2[0]~9_combout ),
	.datab(\CPU_RISCV|regs|rf~371_q ),
	.datac(\CPU_RISCV|regs|rf~307_q ),
	.datad(\CPU_RISCV|regs|rf~1973_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1974_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1974 .lut_mask = 16'hDDA0;
defparam \CPU_RISCV|regs|rf~1974 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y31_N27
dffeas \CPU_RISCV|regs|rf~115 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~118_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2793_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~115_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~115 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~115 .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y31_N29
dffeas \CPU_RISCV|regs|rf~19 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~118_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2748_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~19_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~19 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~19 .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y28_N21
dffeas \CPU_RISCV|regs|rf~83 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~118_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2747_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~83_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~83 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~83 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y28_N20
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1975 (
// Equation(s):
// \CPU_RISCV|regs|rf~1975_combout  = (\CPU_RISCV|RS2[0]~9_combout  & (((\CPU_RISCV|RS2[1]~7_combout )))) # (!\CPU_RISCV|RS2[0]~9_combout  & ((\CPU_RISCV|RS2[1]~7_combout  & ((\CPU_RISCV|regs|rf~83_q ))) # (!\CPU_RISCV|RS2[1]~7_combout  & 
// (\CPU_RISCV|regs|rf~19_q ))))

	.dataa(\CPU_RISCV|RS2[0]~9_combout ),
	.datab(\CPU_RISCV|regs|rf~19_q ),
	.datac(\CPU_RISCV|regs|rf~83_q ),
	.datad(\CPU_RISCV|RS2[1]~7_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1975_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1975 .lut_mask = 16'hFA44;
defparam \CPU_RISCV|regs|rf~1975 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y28_N27
dffeas \CPU_RISCV|regs|rf~51 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~118_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2781_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~51_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~51 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~51 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y28_N26
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1976 (
// Equation(s):
// \CPU_RISCV|regs|rf~1976_combout  = (\CPU_RISCV|regs|rf~1975_combout  & ((\CPU_RISCV|regs|rf~115_q ) # ((!\CPU_RISCV|RS2[0]~9_combout )))) # (!\CPU_RISCV|regs|rf~1975_combout  & (((\CPU_RISCV|regs|rf~51_q  & \CPU_RISCV|RS2[0]~9_combout ))))

	.dataa(\CPU_RISCV|regs|rf~115_q ),
	.datab(\CPU_RISCV|regs|rf~1975_combout ),
	.datac(\CPU_RISCV|regs|rf~51_q ),
	.datad(\CPU_RISCV|RS2[0]~9_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1976_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1976 .lut_mask = 16'hB8CC;
defparam \CPU_RISCV|regs|rf~1976 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y32_N18
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1977 (
// Equation(s):
// \CPU_RISCV|regs|rf~1977_combout  = (\CPU_RISCV|RS2[3]~5_combout  & ((\CPU_RISCV|RS2[2]~3_combout ) # ((\CPU_RISCV|regs|rf~1974_combout )))) # (!\CPU_RISCV|RS2[3]~5_combout  & (!\CPU_RISCV|RS2[2]~3_combout  & ((\CPU_RISCV|regs|rf~1976_combout ))))

	.dataa(\CPU_RISCV|RS2[3]~5_combout ),
	.datab(\CPU_RISCV|RS2[2]~3_combout ),
	.datac(\CPU_RISCV|regs|rf~1974_combout ),
	.datad(\CPU_RISCV|regs|rf~1976_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1977_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1977 .lut_mask = 16'hB9A8;
defparam \CPU_RISCV|regs|rf~1977 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y34_N28
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1980 (
// Equation(s):
// \CPU_RISCV|regs|rf~1980_combout  = (\CPU_RISCV|RS2[2]~3_combout  & ((\CPU_RISCV|regs|rf~1977_combout  & (\CPU_RISCV|regs|rf~1979_combout )) # (!\CPU_RISCV|regs|rf~1977_combout  & ((\CPU_RISCV|regs|rf~1972_combout ))))) # (!\CPU_RISCV|RS2[2]~3_combout  & 
// (((\CPU_RISCV|regs|rf~1977_combout ))))

	.dataa(\CPU_RISCV|regs|rf~1979_combout ),
	.datab(\CPU_RISCV|RS2[2]~3_combout ),
	.datac(\CPU_RISCV|regs|rf~1972_combout ),
	.datad(\CPU_RISCV|regs|rf~1977_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1980_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1980 .lut_mask = 16'hBBC0;
defparam \CPU_RISCV|regs|rf~1980 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y34_N18
cycloneive_lcell_comb \CPU_RISCV|regs|rd2[19]~13 (
// Equation(s):
// \CPU_RISCV|regs|rd2[19]~13_combout  = (!\CPU_RISCV|regs|Equal1~1_combout  & ((\CPU_RISCV|RS2[4]~10_combout  & (\CPU_RISCV|regs|rf~1970_combout )) # (!\CPU_RISCV|RS2[4]~10_combout  & ((\CPU_RISCV|regs|rf~1980_combout )))))

	.dataa(\CPU_RISCV|RS2[4]~10_combout ),
	.datab(\CPU_RISCV|regs|Equal1~1_combout ),
	.datac(\CPU_RISCV|regs|rf~1970_combout ),
	.datad(\CPU_RISCV|regs|rf~1980_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rd2[19]~13_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rd2[19]~13 .lut_mask = 16'h3120;
defparam \CPU_RISCV|regs|rd2[19]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y34_N6
cycloneive_lcell_comb \CPU_RISCV|Add1~38 (
// Equation(s):
// \CPU_RISCV|Add1~38_combout  = (\CPU_RISCV|regs|rd2[19]~13_combout  & ((\CPU_RISCV|regs|rd1[19]~12_combout  & (\CPU_RISCV|Add1~37  & VCC)) # (!\CPU_RISCV|regs|rd1[19]~12_combout  & (!\CPU_RISCV|Add1~37 )))) # (!\CPU_RISCV|regs|rd2[19]~13_combout  & 
// ((\CPU_RISCV|regs|rd1[19]~12_combout  & (!\CPU_RISCV|Add1~37 )) # (!\CPU_RISCV|regs|rd1[19]~12_combout  & ((\CPU_RISCV|Add1~37 ) # (GND)))))
// \CPU_RISCV|Add1~39  = CARRY((\CPU_RISCV|regs|rd2[19]~13_combout  & (!\CPU_RISCV|regs|rd1[19]~12_combout  & !\CPU_RISCV|Add1~37 )) # (!\CPU_RISCV|regs|rd2[19]~13_combout  & ((!\CPU_RISCV|Add1~37 ) # (!\CPU_RISCV|regs|rd1[19]~12_combout ))))

	.dataa(\CPU_RISCV|regs|rd2[19]~13_combout ),
	.datab(\CPU_RISCV|regs|rd1[19]~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU_RISCV|Add1~37 ),
	.combout(\CPU_RISCV|Add1~38_combout ),
	.cout(\CPU_RISCV|Add1~39 ));
// synopsys translate_off
defparam \CPU_RISCV|Add1~38 .lut_mask = 16'h9617;
defparam \CPU_RISCV|Add1~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N30
cycloneive_lcell_comb \CPU_RISCV|imm[19]~45 (
// Equation(s):
// \CPU_RISCV|imm[19]~45_combout  = (\imem|RAM~1228_combout  & ((\CPU_RISCV|imm[12]~44_combout ) # ((\CPU_RISCV|imm[30]~26_combout  & \imem|RAM~169_combout )))) # (!\imem|RAM~1228_combout  & (\CPU_RISCV|imm[30]~26_combout  & (\imem|RAM~169_combout )))

	.dataa(\imem|RAM~1228_combout ),
	.datab(\CPU_RISCV|imm[30]~26_combout ),
	.datac(\imem|RAM~169_combout ),
	.datad(\CPU_RISCV|imm[12]~44_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|imm[19]~45_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|imm[19]~45 .lut_mask = 16'hEAC0;
defparam \CPU_RISCV|imm[19]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y30_N12
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1948 (
// Equation(s):
// \CPU_RISCV|regs|rf~1948_combout  = (\CPU_RISCV|RS1[3]~5_combout  & (((\CPU_RISCV|RS1[2]~4_combout )))) # (!\CPU_RISCV|RS1[3]~5_combout  & ((\CPU_RISCV|RS1[2]~4_combout  & (\CPU_RISCV|regs|rf~755_q )) # (!\CPU_RISCV|RS1[2]~4_combout  & 
// ((\CPU_RISCV|regs|rf~627_q )))))

	.dataa(\CPU_RISCV|RS1[3]~5_combout ),
	.datab(\CPU_RISCV|regs|rf~755_q ),
	.datac(\CPU_RISCV|regs|rf~627_q ),
	.datad(\CPU_RISCV|RS1[2]~4_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1948_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1948 .lut_mask = 16'hEE50;
defparam \CPU_RISCV|regs|rf~1948 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y30_N18
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1949 (
// Equation(s):
// \CPU_RISCV|regs|rf~1949_combout  = (\CPU_RISCV|RS1[3]~5_combout  & ((\CPU_RISCV|regs|rf~1948_combout  & ((\CPU_RISCV|regs|rf~1011_q ))) # (!\CPU_RISCV|regs|rf~1948_combout  & (\CPU_RISCV|regs|rf~883_q )))) # (!\CPU_RISCV|RS1[3]~5_combout  & 
// (((\CPU_RISCV|regs|rf~1948_combout ))))

	.dataa(\CPU_RISCV|RS1[3]~5_combout ),
	.datab(\CPU_RISCV|regs|rf~883_q ),
	.datac(\CPU_RISCV|regs|rf~1011_q ),
	.datad(\CPU_RISCV|regs|rf~1948_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1949_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1949 .lut_mask = 16'hF588;
defparam \CPU_RISCV|regs|rf~1949 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y31_N8
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1941 (
// Equation(s):
// \CPU_RISCV|regs|rf~1941_combout  = (\CPU_RISCV|RS1[2]~4_combout  & (((\CPU_RISCV|RS1[3]~5_combout )))) # (!\CPU_RISCV|RS1[2]~4_combout  & ((\CPU_RISCV|RS1[3]~5_combout  & (\CPU_RISCV|regs|rf~851_q )) # (!\CPU_RISCV|RS1[3]~5_combout  & 
// ((\CPU_RISCV|regs|rf~595_q )))))

	.dataa(\CPU_RISCV|RS1[2]~4_combout ),
	.datab(\CPU_RISCV|regs|rf~851_q ),
	.datac(\CPU_RISCV|regs|rf~595_q ),
	.datad(\CPU_RISCV|RS1[3]~5_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1941_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1941 .lut_mask = 16'hEE50;
defparam \CPU_RISCV|regs|rf~1941 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y31_N2
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1942 (
// Equation(s):
// \CPU_RISCV|regs|rf~1942_combout  = (\CPU_RISCV|RS1[2]~4_combout  & ((\CPU_RISCV|regs|rf~1941_combout  & ((\CPU_RISCV|regs|rf~979_q ))) # (!\CPU_RISCV|regs|rf~1941_combout  & (\CPU_RISCV|regs|rf~723_q )))) # (!\CPU_RISCV|RS1[2]~4_combout  & 
// (((\CPU_RISCV|regs|rf~1941_combout ))))

	.dataa(\CPU_RISCV|RS1[2]~4_combout ),
	.datab(\CPU_RISCV|regs|rf~723_q ),
	.datac(\CPU_RISCV|regs|rf~979_q ),
	.datad(\CPU_RISCV|regs|rf~1941_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1942_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1942 .lut_mask = 16'hF588;
defparam \CPU_RISCV|regs|rf~1942 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y31_N28
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1945 (
// Equation(s):
// \CPU_RISCV|regs|rf~1945_combout  = (\CPU_RISCV|RS1[2]~4_combout  & (((\CPU_RISCV|RS1[3]~5_combout )))) # (!\CPU_RISCV|RS1[2]~4_combout  & ((\CPU_RISCV|RS1[3]~5_combout  & (\CPU_RISCV|regs|rf~787_q )) # (!\CPU_RISCV|RS1[3]~5_combout  & 
// ((\CPU_RISCV|regs|rf~531_q )))))

	.dataa(\CPU_RISCV|RS1[2]~4_combout ),
	.datab(\CPU_RISCV|regs|rf~787_q ),
	.datac(\CPU_RISCV|regs|rf~531_q ),
	.datad(\CPU_RISCV|RS1[3]~5_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1945_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1945 .lut_mask = 16'hEE50;
defparam \CPU_RISCV|regs|rf~1945 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y31_N22
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1946 (
// Equation(s):
// \CPU_RISCV|regs|rf~1946_combout  = (\CPU_RISCV|RS1[2]~4_combout  & ((\CPU_RISCV|regs|rf~1945_combout  & ((\CPU_RISCV|regs|rf~915_q ))) # (!\CPU_RISCV|regs|rf~1945_combout  & (\CPU_RISCV|regs|rf~659_q )))) # (!\CPU_RISCV|RS1[2]~4_combout  & 
// (((\CPU_RISCV|regs|rf~1945_combout ))))

	.dataa(\CPU_RISCV|RS1[2]~4_combout ),
	.datab(\CPU_RISCV|regs|rf~659_q ),
	.datac(\CPU_RISCV|regs|rf~915_q ),
	.datad(\CPU_RISCV|regs|rf~1945_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1946_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1946 .lut_mask = 16'hF588;
defparam \CPU_RISCV|regs|rf~1946 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y29_N20
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1943 (
// Equation(s):
// \CPU_RISCV|regs|rf~1943_combout  = (\CPU_RISCV|RS1[3]~5_combout  & (((\CPU_RISCV|RS1[2]~4_combout )))) # (!\CPU_RISCV|RS1[3]~5_combout  & ((\CPU_RISCV|RS1[2]~4_combout  & (\CPU_RISCV|regs|rf~691_q )) # (!\CPU_RISCV|RS1[2]~4_combout  & 
// ((\CPU_RISCV|regs|rf~563_q )))))

	.dataa(\CPU_RISCV|RS1[3]~5_combout ),
	.datab(\CPU_RISCV|regs|rf~691_q ),
	.datac(\CPU_RISCV|regs|rf~563_q ),
	.datad(\CPU_RISCV|RS1[2]~4_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1943_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1943 .lut_mask = 16'hEE50;
defparam \CPU_RISCV|regs|rf~1943 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y29_N30
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1944 (
// Equation(s):
// \CPU_RISCV|regs|rf~1944_combout  = (\CPU_RISCV|regs|rf~1943_combout  & (((\CPU_RISCV|regs|rf~947_q ) # (!\CPU_RISCV|RS1[3]~5_combout )))) # (!\CPU_RISCV|regs|rf~1943_combout  & (\CPU_RISCV|regs|rf~819_q  & ((\CPU_RISCV|RS1[3]~5_combout ))))

	.dataa(\CPU_RISCV|regs|rf~819_q ),
	.datab(\CPU_RISCV|regs|rf~1943_combout ),
	.datac(\CPU_RISCV|regs|rf~947_q ),
	.datad(\CPU_RISCV|RS1[3]~5_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1944_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1944 .lut_mask = 16'hE2CC;
defparam \CPU_RISCV|regs|rf~1944 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y31_N16
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1947 (
// Equation(s):
// \CPU_RISCV|regs|rf~1947_combout  = (\CPU_RISCV|RS1[1]~6_combout  & (\CPU_RISCV|RS1[0]~7_combout )) # (!\CPU_RISCV|RS1[1]~6_combout  & ((\CPU_RISCV|RS1[0]~7_combout  & ((\CPU_RISCV|regs|rf~1944_combout ))) # (!\CPU_RISCV|RS1[0]~7_combout  & 
// (\CPU_RISCV|regs|rf~1946_combout ))))

	.dataa(\CPU_RISCV|RS1[1]~6_combout ),
	.datab(\CPU_RISCV|RS1[0]~7_combout ),
	.datac(\CPU_RISCV|regs|rf~1946_combout ),
	.datad(\CPU_RISCV|regs|rf~1944_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1947_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1947 .lut_mask = 16'hDC98;
defparam \CPU_RISCV|regs|rf~1947 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y31_N6
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1950 (
// Equation(s):
// \CPU_RISCV|regs|rf~1950_combout  = (\CPU_RISCV|RS1[1]~6_combout  & ((\CPU_RISCV|regs|rf~1947_combout  & (\CPU_RISCV|regs|rf~1949_combout )) # (!\CPU_RISCV|regs|rf~1947_combout  & ((\CPU_RISCV|regs|rf~1942_combout ))))) # (!\CPU_RISCV|RS1[1]~6_combout  & 
// (((\CPU_RISCV|regs|rf~1947_combout ))))

	.dataa(\CPU_RISCV|regs|rf~1949_combout ),
	.datab(\CPU_RISCV|RS1[1]~6_combout ),
	.datac(\CPU_RISCV|regs|rf~1942_combout ),
	.datad(\CPU_RISCV|regs|rf~1947_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1950_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1950 .lut_mask = 16'hBBC0;
defparam \CPU_RISCV|regs|rf~1950 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y31_N30
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2763 (
// Equation(s):
// \CPU_RISCV|regs|rf~2763_combout  = (\CPU_RISCV|RS1~2_combout  & (((\CPU_RISCV|regs|rf~1960_combout )))) # (!\CPU_RISCV|RS1~2_combout  & ((\imem|RAM~1228_combout  & (\CPU_RISCV|regs|rf~1950_combout )) # (!\imem|RAM~1228_combout  & 
// ((\CPU_RISCV|regs|rf~1960_combout )))))

	.dataa(\CPU_RISCV|regs|rf~1950_combout ),
	.datab(\CPU_RISCV|RS1~2_combout ),
	.datac(\imem|RAM~1228_combout ),
	.datad(\CPU_RISCV|regs|rf~1960_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2763_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2763 .lut_mask = 16'hEF20;
defparam \CPU_RISCV|regs|rf~2763 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y34_N8
cycloneive_lcell_comb \CPU_RISCV|Equal16~22 (
// Equation(s):
// \CPU_RISCV|Equal16~22_combout  = \CPU_RISCV|regs|rd2[19]~13_combout  $ (((!\CPU_RISCV|regs|Equal0~1_combout  & \CPU_RISCV|regs|rf~2763_combout )))

	.dataa(gnd),
	.datab(\CPU_RISCV|regs|Equal0~1_combout ),
	.datac(\CPU_RISCV|regs|rf~2763_combout ),
	.datad(\CPU_RISCV|regs|rd2[19]~13_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|Equal16~22_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|Equal16~22 .lut_mask = 16'hCF30;
defparam \CPU_RISCV|Equal16~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y35_N6
cycloneive_lcell_comb \CPU_RISCV|ShiftLeft0~148 (
// Equation(s):
// \CPU_RISCV|ShiftLeft0~148_combout  = (!\CPU_RISCV|imm[2]~19_combout  & (!\CPU_RISCV|imm[3]~18_combout  & (\CPU_RISCV|ShiftLeft0~25_combout  & !\CPU_RISCV|regs|Equal0~1_combout )))

	.dataa(\CPU_RISCV|imm[2]~19_combout ),
	.datab(\CPU_RISCV|imm[3]~18_combout ),
	.datac(\CPU_RISCV|ShiftLeft0~25_combout ),
	.datad(\CPU_RISCV|regs|Equal0~1_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|ShiftLeft0~148_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|ShiftLeft0~148 .lut_mask = 16'h0010;
defparam \CPU_RISCV|ShiftLeft0~148 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y35_N22
cycloneive_lcell_comb \CPU_RISCV|ShiftLeft0~140 (
// Equation(s):
// \CPU_RISCV|ShiftLeft0~140_combout  = (!\CPU_RISCV|regs|Equal0~1_combout  & ((\CPU_RISCV|imm[2]~19_combout  & ((\CPU_RISCV|ShiftLeft0~28_combout ))) # (!\CPU_RISCV|imm[2]~19_combout  & (\CPU_RISCV|ShiftLeft0~18_combout ))))

	.dataa(\CPU_RISCV|imm[2]~19_combout ),
	.datab(\CPU_RISCV|regs|Equal0~1_combout ),
	.datac(\CPU_RISCV|ShiftLeft0~18_combout ),
	.datad(\CPU_RISCV|ShiftLeft0~28_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|ShiftLeft0~140_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|ShiftLeft0~140 .lut_mask = 16'h3210;
defparam \CPU_RISCV|ShiftLeft0~140 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N6
cycloneive_lcell_comb \CPU_RISCV|Add3~38 (
// Equation(s):
// \CPU_RISCV|Add3~38_combout  = (\CPU_RISCV|imm[19]~45_combout  & ((\CPU_RISCV|pc [19] & (\CPU_RISCV|Add3~37  & VCC)) # (!\CPU_RISCV|pc [19] & (!\CPU_RISCV|Add3~37 )))) # (!\CPU_RISCV|imm[19]~45_combout  & ((\CPU_RISCV|pc [19] & (!\CPU_RISCV|Add3~37 )) # 
// (!\CPU_RISCV|pc [19] & ((\CPU_RISCV|Add3~37 ) # (GND)))))
// \CPU_RISCV|Add3~39  = CARRY((\CPU_RISCV|imm[19]~45_combout  & (!\CPU_RISCV|pc [19] & !\CPU_RISCV|Add3~37 )) # (!\CPU_RISCV|imm[19]~45_combout  & ((!\CPU_RISCV|Add3~37 ) # (!\CPU_RISCV|pc [19]))))

	.dataa(\CPU_RISCV|imm[19]~45_combout ),
	.datab(\CPU_RISCV|pc [19]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU_RISCV|Add3~37 ),
	.combout(\CPU_RISCV|Add3~38_combout ),
	.cout(\CPU_RISCV|Add3~39 ));
// synopsys translate_off
defparam \CPU_RISCV|Add3~38 .lut_mask = 16'h9617;
defparam \CPU_RISCV|Add3~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y37_N8
cycloneive_lcell_comb \CPU_RISCV|ShiftLeft0~7 (
// Equation(s):
// \CPU_RISCV|ShiftLeft0~7_combout  = (\CPU_RISCV|comb~30_combout  & ((\CPU_RISCV|RS1[4]~8_combout  & ((\CPU_RISCV|regs|rf~1990_combout ))) # (!\CPU_RISCV|RS1[4]~8_combout  & (\CPU_RISCV|regs|rf~2000_combout ))))

	.dataa(\CPU_RISCV|RS1[4]~8_combout ),
	.datab(\CPU_RISCV|regs|rf~2000_combout ),
	.datac(\CPU_RISCV|comb~30_combout ),
	.datad(\CPU_RISCV|regs|rf~1990_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|ShiftLeft0~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|ShiftLeft0~7 .lut_mask = 16'hE040;
defparam \CPU_RISCV|ShiftLeft0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y31_N16
cycloneive_lcell_comb \CPU_RISCV|ShiftLeft0~10 (
// Equation(s):
// \CPU_RISCV|ShiftLeft0~10_combout  = (\CPU_RISCV|ShiftLeft0~9_combout  & ((\CPU_RISCV|regs|rf~2761_combout ) # ((\CPU_RISCV|ShiftLeft0~8_combout  & \CPU_RISCV|regs|rf~2760_combout )))) # (!\CPU_RISCV|ShiftLeft0~9_combout  & (\CPU_RISCV|ShiftLeft0~8_combout 
//  & ((\CPU_RISCV|regs|rf~2760_combout ))))

	.dataa(\CPU_RISCV|ShiftLeft0~9_combout ),
	.datab(\CPU_RISCV|ShiftLeft0~8_combout ),
	.datac(\CPU_RISCV|regs|rf~2761_combout ),
	.datad(\CPU_RISCV|regs|rf~2760_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|ShiftLeft0~10_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|ShiftLeft0~10 .lut_mask = 16'hECA0;
defparam \CPU_RISCV|ShiftLeft0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y35_N8
cycloneive_lcell_comb \CPU_RISCV|ShiftLeft0~11 (
// Equation(s):
// \CPU_RISCV|ShiftLeft0~11_combout  = (\CPU_RISCV|ShiftLeft0~7_combout ) # ((\CPU_RISCV|ShiftLeft0~10_combout ) # ((\CPU_RISCV|ShiftLeft0~4_combout  & \CPU_RISCV|regs|rf~2763_combout )))

	.dataa(\CPU_RISCV|ShiftLeft0~4_combout ),
	.datab(\CPU_RISCV|regs|rf~2763_combout ),
	.datac(\CPU_RISCV|ShiftLeft0~7_combout ),
	.datad(\CPU_RISCV|ShiftLeft0~10_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|ShiftLeft0~11_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|ShiftLeft0~11 .lut_mask = 16'hFFF8;
defparam \CPU_RISCV|ShiftLeft0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y33_N22
cycloneive_lcell_comb \CPU_RISCV|ShiftLeft0~19 (
// Equation(s):
// \CPU_RISCV|ShiftLeft0~19_combout  = (\CPU_RISCV|comb~30_combout  & ((\CPU_RISCV|RS1[4]~8_combout  & ((\CPU_RISCV|regs|rf~2150_combout ))) # (!\CPU_RISCV|RS1[4]~8_combout  & (\CPU_RISCV|regs|rf~2160_combout ))))

	.dataa(\CPU_RISCV|RS1[4]~8_combout ),
	.datab(\CPU_RISCV|comb~30_combout ),
	.datac(\CPU_RISCV|regs|rf~2160_combout ),
	.datad(\CPU_RISCV|regs|rf~2150_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|ShiftLeft0~19_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|ShiftLeft0~19 .lut_mask = 16'hC840;
defparam \CPU_RISCV|ShiftLeft0~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y33_N28
cycloneive_lcell_comb \CPU_RISCV|ShiftLeft0~20 (
// Equation(s):
// \CPU_RISCV|ShiftLeft0~20_combout  = (\CPU_RISCV|ShiftLeft0~9_combout  & ((\CPU_RISCV|regs|rf~2757_combout ) # ((\CPU_RISCV|ShiftLeft0~8_combout  & \CPU_RISCV|regs|rf~2756_combout )))) # (!\CPU_RISCV|ShiftLeft0~9_combout  & (\CPU_RISCV|ShiftLeft0~8_combout 
//  & ((\CPU_RISCV|regs|rf~2756_combout ))))

	.dataa(\CPU_RISCV|ShiftLeft0~9_combout ),
	.datab(\CPU_RISCV|ShiftLeft0~8_combout ),
	.datac(\CPU_RISCV|regs|rf~2757_combout ),
	.datad(\CPU_RISCV|regs|rf~2756_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|ShiftLeft0~20_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|ShiftLeft0~20 .lut_mask = 16'hECA0;
defparam \CPU_RISCV|ShiftLeft0~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y33_N2
cycloneive_lcell_comb \CPU_RISCV|ShiftLeft0~21 (
// Equation(s):
// \CPU_RISCV|ShiftLeft0~21_combout  = (\CPU_RISCV|ShiftLeft0~19_combout ) # ((\CPU_RISCV|ShiftLeft0~20_combout ) # ((\CPU_RISCV|ShiftLeft0~4_combout  & \CPU_RISCV|regs|rf~2759_combout )))

	.dataa(\CPU_RISCV|ShiftLeft0~19_combout ),
	.datab(\CPU_RISCV|ShiftLeft0~4_combout ),
	.datac(\CPU_RISCV|regs|rf~2759_combout ),
	.datad(\CPU_RISCV|ShiftLeft0~20_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|ShiftLeft0~21_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|ShiftLeft0~21 .lut_mask = 16'hFFEA;
defparam \CPU_RISCV|ShiftLeft0~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y35_N0
cycloneive_lcell_comb \CPU_RISCV|ShiftLeft0~110 (
// Equation(s):
// \CPU_RISCV|ShiftLeft0~110_combout  = (!\CPU_RISCV|regs|Equal0~1_combout  & ((\CPU_RISCV|imm[2]~19_combout  & ((\CPU_RISCV|ShiftLeft0~21_combout ))) # (!\CPU_RISCV|imm[2]~19_combout  & (\CPU_RISCV|ShiftLeft0~11_combout ))))

	.dataa(\CPU_RISCV|imm[2]~19_combout ),
	.datab(\CPU_RISCV|regs|Equal0~1_combout ),
	.datac(\CPU_RISCV|ShiftLeft0~11_combout ),
	.datad(\CPU_RISCV|ShiftLeft0~21_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|ShiftLeft0~110_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|ShiftLeft0~110 .lut_mask = 16'h3210;
defparam \CPU_RISCV|ShiftLeft0~110 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y35_N20
cycloneive_lcell_comb \CPU_RISCV|comb~114 (
// Equation(s):
// \CPU_RISCV|comb~114_combout  = (\CPU_RISCV|result[0]~3_combout  & (!\CPU_RISCV|comb~31_combout  & ((\CPU_RISCV|ShiftLeft0~110_combout )))) # (!\CPU_RISCV|result[0]~3_combout  & ((\CPU_RISCV|comb~31_combout ) # ((\CPU_RISCV|Add3~38_combout ))))

	.dataa(\CPU_RISCV|result[0]~3_combout ),
	.datab(\CPU_RISCV|comb~31_combout ),
	.datac(\CPU_RISCV|Add3~38_combout ),
	.datad(\CPU_RISCV|ShiftLeft0~110_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~114_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~114 .lut_mask = 16'h7654;
defparam \CPU_RISCV|comb~114 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y35_N26
cycloneive_lcell_comb \CPU_RISCV|comb~115 (
// Equation(s):
// \CPU_RISCV|comb~115_combout  = (\CPU_RISCV|comb~31_combout  & ((\CPU_RISCV|comb~114_combout  & (\CPU_RISCV|ShiftLeft0~148_combout )) # (!\CPU_RISCV|comb~114_combout  & ((\CPU_RISCV|ShiftLeft0~140_combout ))))) # (!\CPU_RISCV|comb~31_combout  & 
// (((\CPU_RISCV|comb~114_combout ))))

	.dataa(\CPU_RISCV|ShiftLeft0~148_combout ),
	.datab(\CPU_RISCV|comb~31_combout ),
	.datac(\CPU_RISCV|ShiftLeft0~140_combout ),
	.datad(\CPU_RISCV|comb~114_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~115_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~115 .lut_mask = 16'hBBC0;
defparam \CPU_RISCV|comb~115 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y31_N16
cycloneive_lcell_comb \CPU_RISCV|comb~116 (
// Equation(s):
// \CPU_RISCV|comb~116_combout  = (\CPU_RISCV|comb~28_combout  & ((\CPU_RISCV|comb~207_combout  & (\CPU_RISCV|Add2~38_combout )) # (!\CPU_RISCV|comb~207_combout  & ((\CPU_RISCV|comb~115_combout ))))) # (!\CPU_RISCV|comb~28_combout  & 
// (((\CPU_RISCV|comb~207_combout ))))

	.dataa(\CPU_RISCV|comb~28_combout ),
	.datab(\CPU_RISCV|Add2~38_combout ),
	.datac(\CPU_RISCV|comb~207_combout ),
	.datad(\CPU_RISCV|comb~115_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~116_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~116 .lut_mask = 16'hDAD0;
defparam \CPU_RISCV|comb~116 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y31_N2
cycloneive_lcell_comb \CPU_RISCV|comb~117 (
// Equation(s):
// \CPU_RISCV|comb~117_combout  = (\CPU_RISCV|comb~29_combout  & ((\CPU_RISCV|comb~116_combout  & (\CPU_RISCV|imm[19]~45_combout )) # (!\CPU_RISCV|comb~116_combout  & ((\CPU_RISCV|Equal16~22_combout ))))) # (!\CPU_RISCV|comb~29_combout  & 
// (((\CPU_RISCV|comb~116_combout ))))

	.dataa(\CPU_RISCV|comb~29_combout ),
	.datab(\CPU_RISCV|imm[19]~45_combout ),
	.datac(\CPU_RISCV|Equal16~22_combout ),
	.datad(\CPU_RISCV|comb~116_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~117_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~117 .lut_mask = 16'hDDA0;
defparam \CPU_RISCV|comb~117 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y31_N0
cycloneive_lcell_comb \CPU_RISCV|comb~118 (
// Equation(s):
// \CPU_RISCV|comb~118_combout  = (\CPU_RISCV|Add1~38_combout  & ((\CPU_RISCV|comb~39_combout ) # ((\CPU_RISCV|comb~38_combout  & \CPU_RISCV|comb~117_combout )))) # (!\CPU_RISCV|Add1~38_combout  & (\CPU_RISCV|comb~38_combout  & ((\CPU_RISCV|comb~117_combout 
// ))))

	.dataa(\CPU_RISCV|Add1~38_combout ),
	.datab(\CPU_RISCV|comb~38_combout ),
	.datac(\CPU_RISCV|comb~39_combout ),
	.datad(\CPU_RISCV|comb~117_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~118_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~118 .lut_mask = 16'hECA0;
defparam \CPU_RISCV|comb~118 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y31_N1
dffeas \CPU_RISCV|regs|rf~499 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|comb~118_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~2752_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~499_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~499 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~499 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y31_N6
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1958 (
// Equation(s):
// \CPU_RISCV|regs|rf~1958_combout  = (\CPU_RISCV|RS1[0]~7_combout  & (((\CPU_RISCV|RS1[1]~6_combout )))) # (!\CPU_RISCV|RS1[0]~7_combout  & ((\CPU_RISCV|RS1[1]~6_combout  & ((\CPU_RISCV|regs|rf~467_q ))) # (!\CPU_RISCV|RS1[1]~6_combout  & 
// (\CPU_RISCV|regs|rf~403_q ))))

	.dataa(\CPU_RISCV|regs|rf~403_q ),
	.datab(\CPU_RISCV|regs|rf~467_q ),
	.datac(\CPU_RISCV|RS1[0]~7_combout ),
	.datad(\CPU_RISCV|RS1[1]~6_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1958_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1958 .lut_mask = 16'hFC0A;
defparam \CPU_RISCV|regs|rf~1958 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y31_N8
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1959 (
// Equation(s):
// \CPU_RISCV|regs|rf~1959_combout  = (\CPU_RISCV|RS1[0]~7_combout  & ((\CPU_RISCV|regs|rf~1958_combout  & (\CPU_RISCV|regs|rf~499_q )) # (!\CPU_RISCV|regs|rf~1958_combout  & ((\CPU_RISCV|regs|rf~435_q ))))) # (!\CPU_RISCV|RS1[0]~7_combout  & 
// (((\CPU_RISCV|regs|rf~1958_combout ))))

	.dataa(\CPU_RISCV|RS1[0]~7_combout ),
	.datab(\CPU_RISCV|regs|rf~499_q ),
	.datac(\CPU_RISCV|regs|rf~435_q ),
	.datad(\CPU_RISCV|regs|rf~1958_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1959_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1959 .lut_mask = 16'hDDA0;
defparam \CPU_RISCV|regs|rf~1959 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y29_N20
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1953 (
// Equation(s):
// \CPU_RISCV|regs|rf~1953_combout  = (\CPU_RISCV|RS1[0]~7_combout  & (((\CPU_RISCV|RS1[1]~6_combout )))) # (!\CPU_RISCV|RS1[0]~7_combout  & ((\CPU_RISCV|RS1[1]~6_combout  & (\CPU_RISCV|regs|rf~211_q )) # (!\CPU_RISCV|RS1[1]~6_combout  & 
// ((\CPU_RISCV|regs|rf~147_q )))))

	.dataa(\CPU_RISCV|RS1[0]~7_combout ),
	.datab(\CPU_RISCV|regs|rf~211_q ),
	.datac(\CPU_RISCV|regs|rf~147_q ),
	.datad(\CPU_RISCV|RS1[1]~6_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1953_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1953 .lut_mask = 16'hEE50;
defparam \CPU_RISCV|regs|rf~1953 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y29_N10
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1954 (
// Equation(s):
// \CPU_RISCV|regs|rf~1954_combout  = (\CPU_RISCV|RS1[0]~7_combout  & ((\CPU_RISCV|regs|rf~1953_combout  & ((\CPU_RISCV|regs|rf~243_q ))) # (!\CPU_RISCV|regs|rf~1953_combout  & (\CPU_RISCV|regs|rf~179_q )))) # (!\CPU_RISCV|RS1[0]~7_combout  & 
// (((\CPU_RISCV|regs|rf~1953_combout ))))

	.dataa(\CPU_RISCV|RS1[0]~7_combout ),
	.datab(\CPU_RISCV|regs|rf~179_q ),
	.datac(\CPU_RISCV|regs|rf~243_q ),
	.datad(\CPU_RISCV|regs|rf~1953_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1954_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1954 .lut_mask = 16'hF588;
defparam \CPU_RISCV|regs|rf~1954 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y31_N28
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1955 (
// Equation(s):
// \CPU_RISCV|regs|rf~1955_combout  = (\CPU_RISCV|RS1[1]~6_combout  & (\CPU_RISCV|RS1[0]~7_combout )) # (!\CPU_RISCV|RS1[1]~6_combout  & ((\CPU_RISCV|RS1[0]~7_combout  & ((\CPU_RISCV|regs|rf~51_q ))) # (!\CPU_RISCV|RS1[0]~7_combout  & 
// (\CPU_RISCV|regs|rf~19_q ))))

	.dataa(\CPU_RISCV|RS1[1]~6_combout ),
	.datab(\CPU_RISCV|RS1[0]~7_combout ),
	.datac(\CPU_RISCV|regs|rf~19_q ),
	.datad(\CPU_RISCV|regs|rf~51_q ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1955_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1955 .lut_mask = 16'hDC98;
defparam \CPU_RISCV|regs|rf~1955 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y31_N26
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1956 (
// Equation(s):
// \CPU_RISCV|regs|rf~1956_combout  = (\CPU_RISCV|RS1[1]~6_combout  & ((\CPU_RISCV|regs|rf~1955_combout  & ((\CPU_RISCV|regs|rf~115_q ))) # (!\CPU_RISCV|regs|rf~1955_combout  & (\CPU_RISCV|regs|rf~83_q )))) # (!\CPU_RISCV|RS1[1]~6_combout  & 
// (((\CPU_RISCV|regs|rf~1955_combout ))))

	.dataa(\CPU_RISCV|RS1[1]~6_combout ),
	.datab(\CPU_RISCV|regs|rf~83_q ),
	.datac(\CPU_RISCV|regs|rf~115_q ),
	.datad(\CPU_RISCV|regs|rf~1955_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1956_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1956 .lut_mask = 16'hF588;
defparam \CPU_RISCV|regs|rf~1956 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y31_N4
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1957 (
// Equation(s):
// \CPU_RISCV|regs|rf~1957_combout  = (\CPU_RISCV|RS1[3]~5_combout  & (\CPU_RISCV|RS1[2]~4_combout )) # (!\CPU_RISCV|RS1[3]~5_combout  & ((\CPU_RISCV|RS1[2]~4_combout  & (\CPU_RISCV|regs|rf~1954_combout )) # (!\CPU_RISCV|RS1[2]~4_combout  & 
// ((\CPU_RISCV|regs|rf~1956_combout )))))

	.dataa(\CPU_RISCV|RS1[3]~5_combout ),
	.datab(\CPU_RISCV|RS1[2]~4_combout ),
	.datac(\CPU_RISCV|regs|rf~1954_combout ),
	.datad(\CPU_RISCV|regs|rf~1956_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1957_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1957 .lut_mask = 16'hD9C8;
defparam \CPU_RISCV|regs|rf~1957 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y36_N2
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1951 (
// Equation(s):
// \CPU_RISCV|regs|rf~1951_combout  = (\CPU_RISCV|RS1[0]~7_combout  & ((\CPU_RISCV|regs|rf~307_q ) # ((\CPU_RISCV|RS1[1]~6_combout )))) # (!\CPU_RISCV|RS1[0]~7_combout  & (((\CPU_RISCV|regs|rf~275_q  & !\CPU_RISCV|RS1[1]~6_combout ))))

	.dataa(\CPU_RISCV|regs|rf~307_q ),
	.datab(\CPU_RISCV|RS1[0]~7_combout ),
	.datac(\CPU_RISCV|regs|rf~275_q ),
	.datad(\CPU_RISCV|RS1[1]~6_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1951_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1951 .lut_mask = 16'hCCB8;
defparam \CPU_RISCV|regs|rf~1951 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y36_N28
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1952 (
// Equation(s):
// \CPU_RISCV|regs|rf~1952_combout  = (\CPU_RISCV|RS1[1]~6_combout  & ((\CPU_RISCV|regs|rf~1951_combout  & ((\CPU_RISCV|regs|rf~371_q ))) # (!\CPU_RISCV|regs|rf~1951_combout  & (\CPU_RISCV|regs|rf~339_q )))) # (!\CPU_RISCV|RS1[1]~6_combout  & 
// (((\CPU_RISCV|regs|rf~1951_combout ))))

	.dataa(\CPU_RISCV|regs|rf~339_q ),
	.datab(\CPU_RISCV|RS1[1]~6_combout ),
	.datac(\CPU_RISCV|regs|rf~371_q ),
	.datad(\CPU_RISCV|regs|rf~1951_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1952_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1952 .lut_mask = 16'hF388;
defparam \CPU_RISCV|regs|rf~1952 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y31_N18
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1960 (
// Equation(s):
// \CPU_RISCV|regs|rf~1960_combout  = (\CPU_RISCV|RS1[3]~5_combout  & ((\CPU_RISCV|regs|rf~1957_combout  & (\CPU_RISCV|regs|rf~1959_combout )) # (!\CPU_RISCV|regs|rf~1957_combout  & ((\CPU_RISCV|regs|rf~1952_combout ))))) # (!\CPU_RISCV|RS1[3]~5_combout  & 
// (((\CPU_RISCV|regs|rf~1957_combout ))))

	.dataa(\CPU_RISCV|regs|rf~1959_combout ),
	.datab(\CPU_RISCV|RS1[3]~5_combout ),
	.datac(\CPU_RISCV|regs|rf~1957_combout ),
	.datad(\CPU_RISCV|regs|rf~1952_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1960_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1960 .lut_mask = 16'hBCB0;
defparam \CPU_RISCV|regs|rf~1960 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y31_N12
cycloneive_lcell_comb \CPU_RISCV|regs|rd1[19]~12 (
// Equation(s):
// \CPU_RISCV|regs|rd1[19]~12_combout  = (!\CPU_RISCV|regs|Equal0~1_combout  & ((\CPU_RISCV|RS1[4]~8_combout  & ((\CPU_RISCV|regs|rf~1950_combout ))) # (!\CPU_RISCV|RS1[4]~8_combout  & (\CPU_RISCV|regs|rf~1960_combout ))))

	.dataa(\CPU_RISCV|regs|Equal0~1_combout ),
	.datab(\CPU_RISCV|regs|rf~1960_combout ),
	.datac(\CPU_RISCV|RS1[4]~8_combout ),
	.datad(\CPU_RISCV|regs|rf~1950_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rd1[19]~12_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rd1[19]~12 .lut_mask = 16'h5404;
defparam \CPU_RISCV|regs|rd1[19]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N6
cycloneive_lcell_comb \CPU_RISCV|Add2~38 (
// Equation(s):
// \CPU_RISCV|Add2~38_combout  = (\CPU_RISCV|regs|rd1[19]~12_combout  & ((\CPU_RISCV|imm[19]~45_combout  & (\CPU_RISCV|Add2~37  & VCC)) # (!\CPU_RISCV|imm[19]~45_combout  & (!\CPU_RISCV|Add2~37 )))) # (!\CPU_RISCV|regs|rd1[19]~12_combout  & 
// ((\CPU_RISCV|imm[19]~45_combout  & (!\CPU_RISCV|Add2~37 )) # (!\CPU_RISCV|imm[19]~45_combout  & ((\CPU_RISCV|Add2~37 ) # (GND)))))
// \CPU_RISCV|Add2~39  = CARRY((\CPU_RISCV|regs|rd1[19]~12_combout  & (!\CPU_RISCV|imm[19]~45_combout  & !\CPU_RISCV|Add2~37 )) # (!\CPU_RISCV|regs|rd1[19]~12_combout  & ((!\CPU_RISCV|Add2~37 ) # (!\CPU_RISCV|imm[19]~45_combout ))))

	.dataa(\CPU_RISCV|regs|rd1[19]~12_combout ),
	.datab(\CPU_RISCV|imm[19]~45_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU_RISCV|Add2~37 ),
	.combout(\CPU_RISCV|Add2~38_combout ),
	.cout(\CPU_RISCV|Add2~39 ));
// synopsys translate_off
defparam \CPU_RISCV|Add2~38 .lut_mask = 16'h9617;
defparam \CPU_RISCV|Add2~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N22
cycloneive_lcell_comb \CPU_RISCV|Add0~121 (
// Equation(s):
// \CPU_RISCV|Add0~121_combout  = (\CPU_RISCV|is_jalr~0_combout  & (\CPU_RISCV|Add2~38_combout )) # (!\CPU_RISCV|is_jalr~0_combout  & ((\CPU_RISCV|Add3~38_combout )))

	.dataa(\CPU_RISCV|is_jalr~0_combout ),
	.datab(gnd),
	.datac(\CPU_RISCV|Add2~38_combout ),
	.datad(\CPU_RISCV|Add3~38_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|Add0~121_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|Add0~121 .lut_mask = 16'hF5A0;
defparam \CPU_RISCV|Add0~121 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N10
cycloneive_lcell_comb \CPU_RISCV|pc[21]~4 (
// Equation(s):
// \CPU_RISCV|pc[21]~4_combout  = (\CPU_RISCV|pc[21]~3_combout ) # ((\CPU_RISCV|pc[21]~1_combout  & \CPU_RISCV|pc[21]~2_combout ))

	.dataa(\CPU_RISCV|pc[21]~3_combout ),
	.datab(gnd),
	.datac(\CPU_RISCV|pc[21]~1_combout ),
	.datad(\CPU_RISCV|pc[21]~2_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|pc[21]~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|pc[21]~4 .lut_mask = 16'hFAAA;
defparam \CPU_RISCV|pc[21]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N6
cycloneive_lcell_comb \CPU_RISCV|Add0~122 (
// Equation(s):
// \CPU_RISCV|Add0~122_combout  = (\CPU_RISCV|pc[21]~4_combout  & (\CPU_RISCV|Add0~61_combout )) # (!\CPU_RISCV|pc[21]~4_combout  & ((\CPU_RISCV|Add0~121_combout )))

	.dataa(gnd),
	.datab(\CPU_RISCV|Add0~61_combout ),
	.datac(\CPU_RISCV|Add0~121_combout ),
	.datad(\CPU_RISCV|pc[21]~4_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|Add0~122_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|Add0~122 .lut_mask = 16'hCCF0;
defparam \CPU_RISCV|Add0~122 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y35_N7
dffeas \CPU_RISCV|pc[19] (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|Add0~122_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|pc [19]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|pc[19] .is_wysiwyg = "true";
defparam \CPU_RISCV|pc[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N6
cycloneive_lcell_comb \CPU_RISCV|Add0~63 (
// Equation(s):
// \CPU_RISCV|Add0~63_combout  = (\CPU_RISCV|pc [20] & (\CPU_RISCV|Add0~62  $ (GND))) # (!\CPU_RISCV|pc [20] & (!\CPU_RISCV|Add0~62  & VCC))
// \CPU_RISCV|Add0~64  = CARRY((\CPU_RISCV|pc [20] & !\CPU_RISCV|Add0~62 ))

	.dataa(\CPU_RISCV|pc [20]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU_RISCV|Add0~62 ),
	.combout(\CPU_RISCV|Add0~63_combout ),
	.cout(\CPU_RISCV|Add0~64 ));
// synopsys translate_off
defparam \CPU_RISCV|Add0~63 .lut_mask = 16'hA50A;
defparam \CPU_RISCV|Add0~63 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N30
cycloneive_lcell_comb \CPU_RISCV|imm[20]~59 (
// Equation(s):
// \CPU_RISCV|imm[20]~59_combout  = (\CPU_RISCV|U_type~combout  & ((\CPU_RISCV|pc [9] & ((\imem|RAM~931_combout ))) # (!\CPU_RISCV|pc [9] & (\imem|RAM~955_combout ))))

	.dataa(\CPU_RISCV|pc [9]),
	.datab(\imem|RAM~955_combout ),
	.datac(\imem|RAM~931_combout ),
	.datad(\CPU_RISCV|U_type~combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|imm[20]~59_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|imm[20]~59 .lut_mask = 16'hE400;
defparam \CPU_RISCV|imm[20]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N22
cycloneive_lcell_comb \CPU_RISCV|imm[20]~43 (
// Equation(s):
// \CPU_RISCV|imm[20]~43_combout  = (\CPU_RISCV|imm[30]~26_combout  & (\imem|RAM~169_combout )) # (!\CPU_RISCV|imm[30]~26_combout  & ((\CPU_RISCV|imm[20]~59_combout ) # ((\imem|RAM~169_combout  & \CPU_RISCV|imm[2]~38_combout ))))

	.dataa(\imem|RAM~169_combout ),
	.datab(\CPU_RISCV|imm[30]~26_combout ),
	.datac(\CPU_RISCV|imm[20]~59_combout ),
	.datad(\CPU_RISCV|imm[2]~38_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|imm[20]~43_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|imm[20]~43 .lut_mask = 16'hBAB8;
defparam \CPU_RISCV|imm[20]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N12
cycloneive_lcell_comb \CPU_RISCV|ShiftLeft0~139 (
// Equation(s):
// \CPU_RISCV|ShiftLeft0~139_combout  = (\CPU_RISCV|ShiftLeft0~138_combout  & ((\CPU_RISCV|imm[2]~19_combout  & (\CPU_RISCV|regs|rf~2765_combout )) # (!\CPU_RISCV|imm[2]~19_combout  & ((\CPU_RISCV|ShiftLeft0~96_combout )))))

	.dataa(\CPU_RISCV|imm[2]~19_combout ),
	.datab(\CPU_RISCV|ShiftLeft0~138_combout ),
	.datac(\CPU_RISCV|regs|rf~2765_combout ),
	.datad(\CPU_RISCV|ShiftLeft0~96_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|ShiftLeft0~139_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|ShiftLeft0~139 .lut_mask = 16'hC480;
defparam \CPU_RISCV|ShiftLeft0~139 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N8
cycloneive_lcell_comb \CPU_RISCV|Add3~40 (
// Equation(s):
// \CPU_RISCV|Add3~40_combout  = ((\CPU_RISCV|imm[20]~43_combout  $ (\CPU_RISCV|pc [20] $ (!\CPU_RISCV|Add3~39 )))) # (GND)
// \CPU_RISCV|Add3~41  = CARRY((\CPU_RISCV|imm[20]~43_combout  & ((\CPU_RISCV|pc [20]) # (!\CPU_RISCV|Add3~39 ))) # (!\CPU_RISCV|imm[20]~43_combout  & (\CPU_RISCV|pc [20] & !\CPU_RISCV|Add3~39 )))

	.dataa(\CPU_RISCV|imm[20]~43_combout ),
	.datab(\CPU_RISCV|pc [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU_RISCV|Add3~39 ),
	.combout(\CPU_RISCV|Add3~40_combout ),
	.cout(\CPU_RISCV|Add3~41 ));
// synopsys translate_off
defparam \CPU_RISCV|Add3~40 .lut_mask = 16'h698E;
defparam \CPU_RISCV|Add3~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y32_N12
cycloneive_lcell_comb \CPU_RISCV|ShiftLeft0~137 (
// Equation(s):
// \CPU_RISCV|ShiftLeft0~137_combout  = (!\CPU_RISCV|regs|Equal0~1_combout  & ((\CPU_RISCV|imm[2]~19_combout  & (\CPU_RISCV|ShiftLeft0~89_combout )) # (!\CPU_RISCV|imm[2]~19_combout  & ((\CPU_RISCV|ShiftLeft0~92_combout )))))

	.dataa(\CPU_RISCV|imm[2]~19_combout ),
	.datab(\CPU_RISCV|regs|Equal0~1_combout ),
	.datac(\CPU_RISCV|ShiftLeft0~89_combout ),
	.datad(\CPU_RISCV|ShiftLeft0~92_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|ShiftLeft0~137_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|ShiftLeft0~137 .lut_mask = 16'h3120;
defparam \CPU_RISCV|ShiftLeft0~137 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y33_N2
cycloneive_lcell_comb \CPU_RISCV|ShiftLeft0~107 (
// Equation(s):
// \CPU_RISCV|ShiftLeft0~107_combout  = (\CPU_RISCV|ShiftLeft0~8_combout  & ((\CPU_RISCV|regs|rf~2761_combout ) # ((\CPU_RISCV|regs|rf~2762_combout  & \CPU_RISCV|ShiftLeft0~9_combout )))) # (!\CPU_RISCV|ShiftLeft0~8_combout  & 
// (\CPU_RISCV|regs|rf~2762_combout  & (\CPU_RISCV|ShiftLeft0~9_combout )))

	.dataa(\CPU_RISCV|ShiftLeft0~8_combout ),
	.datab(\CPU_RISCV|regs|rf~2762_combout ),
	.datac(\CPU_RISCV|ShiftLeft0~9_combout ),
	.datad(\CPU_RISCV|regs|rf~2761_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|ShiftLeft0~107_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|ShiftLeft0~107 .lut_mask = 16'hEAC0;
defparam \CPU_RISCV|ShiftLeft0~107 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y31_N8
cycloneive_lcell_comb \CPU_RISCV|ShiftLeft0~106 (
// Equation(s):
// \CPU_RISCV|ShiftLeft0~106_combout  = (\CPU_RISCV|comb~30_combout  & ((\CPU_RISCV|RS1[4]~8_combout  & (\CPU_RISCV|regs|rf~1950_combout )) # (!\CPU_RISCV|RS1[4]~8_combout  & ((\CPU_RISCV|regs|rf~1960_combout )))))

	.dataa(\CPU_RISCV|regs|rf~1950_combout ),
	.datab(\CPU_RISCV|RS1[4]~8_combout ),
	.datac(\CPU_RISCV|comb~30_combout ),
	.datad(\CPU_RISCV|regs|rf~1960_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|ShiftLeft0~106_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|ShiftLeft0~106 .lut_mask = 16'hB080;
defparam \CPU_RISCV|ShiftLeft0~106 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y30_N29
dffeas \CPU_RISCV|regs|rf~756 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~113_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2790_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~756_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~756 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~756 .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y30_N7
dffeas \CPU_RISCV|regs|rf~1012 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~113_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2742_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~1012_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1012 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~1012 .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y30_N11
dffeas \CPU_RISCV|regs|rf~884 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~113_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2788_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~884_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~884 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~884 .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y30_N17
dffeas \CPU_RISCV|regs|rf~628 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~113_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2792_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~628_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~628 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~628 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y30_N16
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1908 (
// Equation(s):
// \CPU_RISCV|regs|rf~1908_combout  = (\CPU_RISCV|RS1[3]~5_combout  & ((\CPU_RISCV|regs|rf~884_q ) # ((\CPU_RISCV|RS1[2]~4_combout )))) # (!\CPU_RISCV|RS1[3]~5_combout  & (((\CPU_RISCV|regs|rf~628_q  & !\CPU_RISCV|RS1[2]~4_combout ))))

	.dataa(\CPU_RISCV|RS1[3]~5_combout ),
	.datab(\CPU_RISCV|regs|rf~884_q ),
	.datac(\CPU_RISCV|regs|rf~628_q ),
	.datad(\CPU_RISCV|RS1[2]~4_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1908_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1908 .lut_mask = 16'hAAD8;
defparam \CPU_RISCV|regs|rf~1908 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y30_N6
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1909 (
// Equation(s):
// \CPU_RISCV|regs|rf~1909_combout  = (\CPU_RISCV|RS1[2]~4_combout  & ((\CPU_RISCV|regs|rf~1908_combout  & ((\CPU_RISCV|regs|rf~1012_q ))) # (!\CPU_RISCV|regs|rf~1908_combout  & (\CPU_RISCV|regs|rf~756_q )))) # (!\CPU_RISCV|RS1[2]~4_combout  & 
// (((\CPU_RISCV|regs|rf~1908_combout ))))

	.dataa(\CPU_RISCV|RS1[2]~4_combout ),
	.datab(\CPU_RISCV|regs|rf~756_q ),
	.datac(\CPU_RISCV|regs|rf~1012_q ),
	.datad(\CPU_RISCV|regs|rf~1908_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1909_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1909 .lut_mask = 16'hF588;
defparam \CPU_RISCV|regs|rf~1909 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y31_N9
dffeas \CPU_RISCV|regs|rf~852 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~113_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2775_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~852_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~852 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~852 .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y31_N3
dffeas \CPU_RISCV|regs|rf~724 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~113_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2774_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~724_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~724 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~724 .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y31_N5
dffeas \CPU_RISCV|regs|rf~596 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~113_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2776_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~596_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~596 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~596 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y31_N4
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1903 (
// Equation(s):
// \CPU_RISCV|regs|rf~1903_combout  = (\CPU_RISCV|RS1[2]~4_combout  & ((\CPU_RISCV|regs|rf~724_q ) # ((\CPU_RISCV|RS1[3]~5_combout )))) # (!\CPU_RISCV|RS1[2]~4_combout  & (((\CPU_RISCV|regs|rf~596_q  & !\CPU_RISCV|RS1[3]~5_combout ))))

	.dataa(\CPU_RISCV|RS1[2]~4_combout ),
	.datab(\CPU_RISCV|regs|rf~724_q ),
	.datac(\CPU_RISCV|regs|rf~596_q ),
	.datad(\CPU_RISCV|RS1[3]~5_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1903_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1903 .lut_mask = 16'hAAD8;
defparam \CPU_RISCV|regs|rf~1903 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y31_N31
dffeas \CPU_RISCV|regs|rf~980 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~113_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2735_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~980_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~980 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~980 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y31_N30
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1904 (
// Equation(s):
// \CPU_RISCV|regs|rf~1904_combout  = (\CPU_RISCV|regs|rf~1903_combout  & (((\CPU_RISCV|regs|rf~980_q ) # (!\CPU_RISCV|RS1[3]~5_combout )))) # (!\CPU_RISCV|regs|rf~1903_combout  & (\CPU_RISCV|regs|rf~852_q  & ((\CPU_RISCV|RS1[3]~5_combout ))))

	.dataa(\CPU_RISCV|regs|rf~852_q ),
	.datab(\CPU_RISCV|regs|rf~1903_combout ),
	.datac(\CPU_RISCV|regs|rf~980_q ),
	.datad(\CPU_RISCV|RS1[3]~5_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1904_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1904 .lut_mask = 16'hE2CC;
defparam \CPU_RISCV|regs|rf~1904 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y31_N1
dffeas \CPU_RISCV|regs|rf~788 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~113_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2785_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~788_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~788 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~788 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y31_N22
cycloneive_lcell_comb \CPU_RISCV|regs|rf~916feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~916feeder_combout  = \CPU_RISCV|comb~113_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_RISCV|comb~113_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~916feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~916feeder .lut_mask = 16'hF0F0;
defparam \CPU_RISCV|regs|rf~916feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y31_N23
dffeas \CPU_RISCV|regs|rf~916 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~916feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~2787_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~916_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~916 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~916 .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y31_N7
dffeas \CPU_RISCV|regs|rf~660 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~113_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2783_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~660_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~660 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~660 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y31_N24
cycloneive_lcell_comb \CPU_RISCV|regs|rf~532feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~532feeder_combout  = \CPU_RISCV|comb~113_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_RISCV|comb~113_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~532feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~532feeder .lut_mask = 16'hF0F0;
defparam \CPU_RISCV|regs|rf~532feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y31_N25
dffeas \CPU_RISCV|regs|rf~532 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~532feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~2786_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~532_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~532 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~532 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y31_N30
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1905 (
// Equation(s):
// \CPU_RISCV|regs|rf~1905_combout  = (\CPU_RISCV|RS1[2]~4_combout  & ((\CPU_RISCV|regs|rf~660_q ) # ((\CPU_RISCV|RS1[3]~5_combout )))) # (!\CPU_RISCV|RS1[2]~4_combout  & (((\CPU_RISCV|regs|rf~532_q  & !\CPU_RISCV|RS1[3]~5_combout ))))

	.dataa(\CPU_RISCV|regs|rf~660_q ),
	.datab(\CPU_RISCV|RS1[2]~4_combout ),
	.datac(\CPU_RISCV|regs|rf~532_q ),
	.datad(\CPU_RISCV|RS1[3]~5_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1905_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1905 .lut_mask = 16'hCCB8;
defparam \CPU_RISCV|regs|rf~1905 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y31_N28
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1906 (
// Equation(s):
// \CPU_RISCV|regs|rf~1906_combout  = (\CPU_RISCV|regs|rf~1905_combout  & (((\CPU_RISCV|regs|rf~916_q ) # (!\CPU_RISCV|RS1[3]~5_combout )))) # (!\CPU_RISCV|regs|rf~1905_combout  & (\CPU_RISCV|regs|rf~788_q  & ((\CPU_RISCV|RS1[3]~5_combout ))))

	.dataa(\CPU_RISCV|regs|rf~788_q ),
	.datab(\CPU_RISCV|regs|rf~916_q ),
	.datac(\CPU_RISCV|regs|rf~1905_combout ),
	.datad(\CPU_RISCV|RS1[3]~5_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1906_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1906 .lut_mask = 16'hCAF0;
defparam \CPU_RISCV|regs|rf~1906 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y31_N22
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1907 (
// Equation(s):
// \CPU_RISCV|regs|rf~1907_combout  = (\CPU_RISCV|RS1[1]~6_combout  & ((\CPU_RISCV|regs|rf~1904_combout ) # ((\CPU_RISCV|RS1[0]~7_combout )))) # (!\CPU_RISCV|RS1[1]~6_combout  & (((!\CPU_RISCV|RS1[0]~7_combout  & \CPU_RISCV|regs|rf~1906_combout ))))

	.dataa(\CPU_RISCV|RS1[1]~6_combout ),
	.datab(\CPU_RISCV|regs|rf~1904_combout ),
	.datac(\CPU_RISCV|RS1[0]~7_combout ),
	.datad(\CPU_RISCV|regs|rf~1906_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1907_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1907 .lut_mask = 16'hADA8;
defparam \CPU_RISCV|regs|rf~1907 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y29_N1
dffeas \CPU_RISCV|regs|rf~692 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~113_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2778_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~692_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~692 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~692 .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y29_N31
dffeas \CPU_RISCV|regs|rf~820 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~113_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2777_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~820_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~820 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~820 .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y29_N5
dffeas \CPU_RISCV|regs|rf~564 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~113_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2780_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~564_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~564 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~564 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y29_N4
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1901 (
// Equation(s):
// \CPU_RISCV|regs|rf~1901_combout  = (\CPU_RISCV|RS1[2]~4_combout  & (((\CPU_RISCV|RS1[3]~5_combout )))) # (!\CPU_RISCV|RS1[2]~4_combout  & ((\CPU_RISCV|RS1[3]~5_combout  & (\CPU_RISCV|regs|rf~820_q )) # (!\CPU_RISCV|RS1[3]~5_combout  & 
// ((\CPU_RISCV|regs|rf~564_q )))))

	.dataa(\CPU_RISCV|RS1[2]~4_combout ),
	.datab(\CPU_RISCV|regs|rf~820_q ),
	.datac(\CPU_RISCV|regs|rf~564_q ),
	.datad(\CPU_RISCV|RS1[3]~5_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1901_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1901 .lut_mask = 16'hEE50;
defparam \CPU_RISCV|regs|rf~1901 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y29_N27
dffeas \CPU_RISCV|regs|rf~948 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~113_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2782_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~948_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~948 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~948 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y29_N26
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1902 (
// Equation(s):
// \CPU_RISCV|regs|rf~1902_combout  = (\CPU_RISCV|regs|rf~1901_combout  & (((\CPU_RISCV|regs|rf~948_q ) # (!\CPU_RISCV|RS1[2]~4_combout )))) # (!\CPU_RISCV|regs|rf~1901_combout  & (\CPU_RISCV|regs|rf~692_q  & ((\CPU_RISCV|RS1[2]~4_combout ))))

	.dataa(\CPU_RISCV|regs|rf~692_q ),
	.datab(\CPU_RISCV|regs|rf~1901_combout ),
	.datac(\CPU_RISCV|regs|rf~948_q ),
	.datad(\CPU_RISCV|RS1[2]~4_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1902_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1902 .lut_mask = 16'hE2CC;
defparam \CPU_RISCV|regs|rf~1902 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y31_N12
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1910 (
// Equation(s):
// \CPU_RISCV|regs|rf~1910_combout  = (\CPU_RISCV|RS1[0]~7_combout  & ((\CPU_RISCV|regs|rf~1907_combout  & (\CPU_RISCV|regs|rf~1909_combout )) # (!\CPU_RISCV|regs|rf~1907_combout  & ((\CPU_RISCV|regs|rf~1902_combout ))))) # (!\CPU_RISCV|RS1[0]~7_combout  & 
// (((\CPU_RISCV|regs|rf~1907_combout ))))

	.dataa(\CPU_RISCV|RS1[0]~7_combout ),
	.datab(\CPU_RISCV|regs|rf~1909_combout ),
	.datac(\CPU_RISCV|regs|rf~1907_combout ),
	.datad(\CPU_RISCV|regs|rf~1902_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1910_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1910 .lut_mask = 16'hDAD0;
defparam \CPU_RISCV|regs|rf~1910 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y31_N18
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2764 (
// Equation(s):
// \CPU_RISCV|regs|rf~2764_combout  = (\imem|RAM~1228_combout  & ((\CPU_RISCV|RS1~2_combout  & (\CPU_RISCV|regs|rf~1920_combout )) # (!\CPU_RISCV|RS1~2_combout  & ((\CPU_RISCV|regs|rf~1910_combout ))))) # (!\imem|RAM~1228_combout  & 
// (((\CPU_RISCV|regs|rf~1920_combout ))))

	.dataa(\imem|RAM~1228_combout ),
	.datab(\CPU_RISCV|RS1~2_combout ),
	.datac(\CPU_RISCV|regs|rf~1920_combout ),
	.datad(\CPU_RISCV|regs|rf~1910_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2764_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2764 .lut_mask = 16'hF2D0;
defparam \CPU_RISCV|regs|rf~2764 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y33_N4
cycloneive_lcell_comb \CPU_RISCV|ShiftLeft0~108 (
// Equation(s):
// \CPU_RISCV|ShiftLeft0~108_combout  = (\CPU_RISCV|ShiftLeft0~107_combout ) # ((\CPU_RISCV|ShiftLeft0~106_combout ) # ((\CPU_RISCV|ShiftLeft0~4_combout  & \CPU_RISCV|regs|rf~2764_combout )))

	.dataa(\CPU_RISCV|ShiftLeft0~4_combout ),
	.datab(\CPU_RISCV|ShiftLeft0~107_combout ),
	.datac(\CPU_RISCV|ShiftLeft0~106_combout ),
	.datad(\CPU_RISCV|regs|rf~2764_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|ShiftLeft0~108_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|ShiftLeft0~108 .lut_mask = 16'hFEFC;
defparam \CPU_RISCV|ShiftLeft0~108 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y33_N26
cycloneive_lcell_comb \CPU_RISCV|ShiftLeft0~109 (
// Equation(s):
// \CPU_RISCV|ShiftLeft0~109_combout  = (!\CPU_RISCV|regs|Equal0~1_combout  & ((\CPU_RISCV|imm[2]~19_combout  & ((\CPU_RISCV|ShiftLeft0~105_combout ))) # (!\CPU_RISCV|imm[2]~19_combout  & (\CPU_RISCV|ShiftLeft0~108_combout ))))

	.dataa(\CPU_RISCV|regs|Equal0~1_combout ),
	.datab(\CPU_RISCV|imm[2]~19_combout ),
	.datac(\CPU_RISCV|ShiftLeft0~108_combout ),
	.datad(\CPU_RISCV|ShiftLeft0~105_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|ShiftLeft0~109_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|ShiftLeft0~109 .lut_mask = 16'h5410;
defparam \CPU_RISCV|ShiftLeft0~109 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y32_N6
cycloneive_lcell_comb \CPU_RISCV|comb~109 (
// Equation(s):
// \CPU_RISCV|comb~109_combout  = (\CPU_RISCV|comb~31_combout  & ((\CPU_RISCV|ShiftLeft0~137_combout ) # ((!\CPU_RISCV|result[0]~3_combout )))) # (!\CPU_RISCV|comb~31_combout  & (((\CPU_RISCV|ShiftLeft0~109_combout  & \CPU_RISCV|result[0]~3_combout ))))

	.dataa(\CPU_RISCV|ShiftLeft0~137_combout ),
	.datab(\CPU_RISCV|comb~31_combout ),
	.datac(\CPU_RISCV|ShiftLeft0~109_combout ),
	.datad(\CPU_RISCV|result[0]~3_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~109_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~109 .lut_mask = 16'hB8CC;
defparam \CPU_RISCV|comb~109 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y32_N24
cycloneive_lcell_comb \CPU_RISCV|comb~110 (
// Equation(s):
// \CPU_RISCV|comb~110_combout  = (\CPU_RISCV|result[0]~3_combout  & (((\CPU_RISCV|comb~109_combout )))) # (!\CPU_RISCV|result[0]~3_combout  & ((\CPU_RISCV|comb~109_combout  & (\CPU_RISCV|ShiftLeft0~139_combout )) # (!\CPU_RISCV|comb~109_combout  & 
// ((\CPU_RISCV|Add3~40_combout )))))

	.dataa(\CPU_RISCV|ShiftLeft0~139_combout ),
	.datab(\CPU_RISCV|result[0]~3_combout ),
	.datac(\CPU_RISCV|Add3~40_combout ),
	.datad(\CPU_RISCV|comb~109_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~110_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~110 .lut_mask = 16'hEE30;
defparam \CPU_RISCV|comb~110 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y32_N26
cycloneive_lcell_comb \CPU_RISCV|comb~111 (
// Equation(s):
// \CPU_RISCV|comb~111_combout  = (\CPU_RISCV|comb~28_combout  & ((\CPU_RISCV|comb~207_combout  & (\CPU_RISCV|Add2~40_combout )) # (!\CPU_RISCV|comb~207_combout  & ((\CPU_RISCV|comb~110_combout ))))) # (!\CPU_RISCV|comb~28_combout  & 
// (\CPU_RISCV|comb~207_combout ))

	.dataa(\CPU_RISCV|comb~28_combout ),
	.datab(\CPU_RISCV|comb~207_combout ),
	.datac(\CPU_RISCV|Add2~40_combout ),
	.datad(\CPU_RISCV|comb~110_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~111_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~111 .lut_mask = 16'hE6C4;
defparam \CPU_RISCV|comb~111 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y32_N10
cycloneive_lcell_comb \CPU_RISCV|regs|rf~436feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~436feeder_combout  = \CPU_RISCV|comb~113_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_RISCV|comb~113_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~436feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~436feeder .lut_mask = 16'hF0F0;
defparam \CPU_RISCV|regs|rf~436feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y32_N11
dffeas \CPU_RISCV|regs|rf~436 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~436feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~2749_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~436_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~436 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~436 .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y32_N11
dffeas \CPU_RISCV|regs|rf~500 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|comb~113_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~2752_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~500_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~500 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~500 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y32_N4
cycloneive_lcell_comb \CPU_RISCV|regs|rf~468feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~468feeder_combout  = \CPU_RISCV|comb~113_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_RISCV|comb~113_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~468feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~468feeder .lut_mask = 16'hFF00;
defparam \CPU_RISCV|regs|rf~468feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y32_N5
dffeas \CPU_RISCV|regs|rf~468 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~468feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~2750_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~468_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~468 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~468 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y33_N20
cycloneive_lcell_comb \CPU_RISCV|regs|rf~404feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~404feeder_combout  = \CPU_RISCV|comb~113_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_RISCV|comb~113_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~404feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~404feeder .lut_mask = 16'hFF00;
defparam \CPU_RISCV|regs|rf~404feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y33_N21
dffeas \CPU_RISCV|regs|rf~404 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~404feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~2751_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~404_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~404 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~404 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y33_N2
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1938 (
// Equation(s):
// \CPU_RISCV|regs|rf~1938_combout  = (\CPU_RISCV|RS2[0]~9_combout  & (((\CPU_RISCV|RS2[1]~7_combout )))) # (!\CPU_RISCV|RS2[0]~9_combout  & ((\CPU_RISCV|RS2[1]~7_combout  & (\CPU_RISCV|regs|rf~468_q )) # (!\CPU_RISCV|RS2[1]~7_combout  & 
// ((\CPU_RISCV|regs|rf~404_q )))))

	.dataa(\CPU_RISCV|regs|rf~468_q ),
	.datab(\CPU_RISCV|regs|rf~404_q ),
	.datac(\CPU_RISCV|RS2[0]~9_combout ),
	.datad(\CPU_RISCV|RS2[1]~7_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1938_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1938 .lut_mask = 16'hFA0C;
defparam \CPU_RISCV|regs|rf~1938 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y32_N18
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1939 (
// Equation(s):
// \CPU_RISCV|regs|rf~1939_combout  = (\CPU_RISCV|regs|rf~1938_combout  & (((\CPU_RISCV|regs|rf~500_q ) # (!\CPU_RISCV|RS2[0]~9_combout )))) # (!\CPU_RISCV|regs|rf~1938_combout  & (\CPU_RISCV|regs|rf~436_q  & ((\CPU_RISCV|RS2[0]~9_combout ))))

	.dataa(\CPU_RISCV|regs|rf~436_q ),
	.datab(\CPU_RISCV|regs|rf~500_q ),
	.datac(\CPU_RISCV|regs|rf~1938_combout ),
	.datad(\CPU_RISCV|RS2[0]~9_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1939_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1939 .lut_mask = 16'hCAF0;
defparam \CPU_RISCV|regs|rf~1939 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y32_N2
cycloneive_lcell_comb \CPU_RISCV|regs|rf~340feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~340feeder_combout  = \CPU_RISCV|comb~113_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_RISCV|comb~113_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~340feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~340feeder .lut_mask = 16'hF0F0;
defparam \CPU_RISCV|regs|rf~340feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y32_N3
dffeas \CPU_RISCV|regs|rf~340 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~340feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~2743_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~340_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~340 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~340 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y32_N24
cycloneive_lcell_comb \CPU_RISCV|regs|rf~308feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~308feeder_combout  = \CPU_RISCV|comb~113_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_RISCV|comb~113_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~308feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~308feeder .lut_mask = 16'hF0F0;
defparam \CPU_RISCV|regs|rf~308feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y32_N25
dffeas \CPU_RISCV|regs|rf~308 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~308feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~2744_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~308_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~308 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~308 .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y32_N25
dffeas \CPU_RISCV|regs|rf~276 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~113_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2745_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~276_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~276 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~276 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y32_N8
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1931 (
// Equation(s):
// \CPU_RISCV|regs|rf~1931_combout  = (\CPU_RISCV|RS2[1]~7_combout  & (((\CPU_RISCV|RS2[0]~9_combout )))) # (!\CPU_RISCV|RS2[1]~7_combout  & ((\CPU_RISCV|RS2[0]~9_combout  & (\CPU_RISCV|regs|rf~308_q )) # (!\CPU_RISCV|RS2[0]~9_combout  & 
// ((\CPU_RISCV|regs|rf~276_q )))))

	.dataa(\CPU_RISCV|RS2[1]~7_combout ),
	.datab(\CPU_RISCV|regs|rf~308_q ),
	.datac(\CPU_RISCV|RS2[0]~9_combout ),
	.datad(\CPU_RISCV|regs|rf~276_q ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1931_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1931 .lut_mask = 16'hE5E0;
defparam \CPU_RISCV|regs|rf~1931 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y32_N11
dffeas \CPU_RISCV|regs|rf~372 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~113_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2789_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~372_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~372 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~372 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y32_N18
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1932 (
// Equation(s):
// \CPU_RISCV|regs|rf~1932_combout  = (\CPU_RISCV|RS2[1]~7_combout  & ((\CPU_RISCV|regs|rf~1931_combout  & ((\CPU_RISCV|regs|rf~372_q ))) # (!\CPU_RISCV|regs|rf~1931_combout  & (\CPU_RISCV|regs|rf~340_q )))) # (!\CPU_RISCV|RS2[1]~7_combout  & 
// (((\CPU_RISCV|regs|rf~1931_combout ))))

	.dataa(\CPU_RISCV|RS2[1]~7_combout ),
	.datab(\CPU_RISCV|regs|rf~340_q ),
	.datac(\CPU_RISCV|regs|rf~1931_combout ),
	.datad(\CPU_RISCV|regs|rf~372_q ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1932_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1932 .lut_mask = 16'hF858;
defparam \CPU_RISCV|regs|rf~1932 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y29_N23
dffeas \CPU_RISCV|regs|rf~244 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~113_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2791_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~244_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~244 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~244 .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y29_N9
dffeas \CPU_RISCV|regs|rf~148 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~113_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2784_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~148_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~148 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~148 .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y35_N21
dffeas \CPU_RISCV|regs|rf~212 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~113_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2746_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~212_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~212 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~212 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y35_N20
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1933 (
// Equation(s):
// \CPU_RISCV|regs|rf~1933_combout  = (\CPU_RISCV|RS2[1]~7_combout  & (((\CPU_RISCV|regs|rf~212_q ) # (\CPU_RISCV|RS2[0]~9_combout )))) # (!\CPU_RISCV|RS2[1]~7_combout  & (\CPU_RISCV|regs|rf~148_q  & ((!\CPU_RISCV|RS2[0]~9_combout ))))

	.dataa(\CPU_RISCV|regs|rf~148_q ),
	.datab(\CPU_RISCV|RS2[1]~7_combout ),
	.datac(\CPU_RISCV|regs|rf~212_q ),
	.datad(\CPU_RISCV|RS2[0]~9_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1933_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1933 .lut_mask = 16'hCCE2;
defparam \CPU_RISCV|regs|rf~1933 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y35_N7
dffeas \CPU_RISCV|regs|rf~180 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~113_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2779_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~180_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~180 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~180 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y35_N6
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1934 (
// Equation(s):
// \CPU_RISCV|regs|rf~1934_combout  = (\CPU_RISCV|regs|rf~1933_combout  & ((\CPU_RISCV|regs|rf~244_q ) # ((!\CPU_RISCV|RS2[0]~9_combout )))) # (!\CPU_RISCV|regs|rf~1933_combout  & (((\CPU_RISCV|regs|rf~180_q  & \CPU_RISCV|RS2[0]~9_combout ))))

	.dataa(\CPU_RISCV|regs|rf~244_q ),
	.datab(\CPU_RISCV|regs|rf~1933_combout ),
	.datac(\CPU_RISCV|regs|rf~180_q ),
	.datad(\CPU_RISCV|RS2[0]~9_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1934_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1934 .lut_mask = 16'hB8CC;
defparam \CPU_RISCV|regs|rf~1934 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y32_N15
dffeas \CPU_RISCV|regs|rf~116 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~113_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2793_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~116_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~116 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~116 .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y32_N21
dffeas \CPU_RISCV|regs|rf~20 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~113_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2748_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~20_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~20 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~20 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y28_N16
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1935 (
// Equation(s):
// \CPU_RISCV|regs|rf~1935_combout  = (\CPU_RISCV|RS2[0]~9_combout  & (((\CPU_RISCV|regs|rf~52_q ) # (\CPU_RISCV|RS2[1]~7_combout )))) # (!\CPU_RISCV|RS2[0]~9_combout  & (\CPU_RISCV|regs|rf~20_q  & ((!\CPU_RISCV|RS2[1]~7_combout ))))

	.dataa(\CPU_RISCV|RS2[0]~9_combout ),
	.datab(\CPU_RISCV|regs|rf~20_q ),
	.datac(\CPU_RISCV|regs|rf~52_q ),
	.datad(\CPU_RISCV|RS2[1]~7_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1935_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1935 .lut_mask = 16'hAAE4;
defparam \CPU_RISCV|regs|rf~1935 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y28_N3
dffeas \CPU_RISCV|regs|rf~84 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~113_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2747_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~84_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~84 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~84 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y28_N2
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1936 (
// Equation(s):
// \CPU_RISCV|regs|rf~1936_combout  = (\CPU_RISCV|regs|rf~1935_combout  & ((\CPU_RISCV|regs|rf~116_q ) # ((!\CPU_RISCV|RS2[1]~7_combout )))) # (!\CPU_RISCV|regs|rf~1935_combout  & (((\CPU_RISCV|regs|rf~84_q  & \CPU_RISCV|RS2[1]~7_combout ))))

	.dataa(\CPU_RISCV|regs|rf~116_q ),
	.datab(\CPU_RISCV|regs|rf~1935_combout ),
	.datac(\CPU_RISCV|regs|rf~84_q ),
	.datad(\CPU_RISCV|RS2[1]~7_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1936_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1936 .lut_mask = 16'hB8CC;
defparam \CPU_RISCV|regs|rf~1936 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y32_N28
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1937 (
// Equation(s):
// \CPU_RISCV|regs|rf~1937_combout  = (\CPU_RISCV|RS2[3]~5_combout  & (\CPU_RISCV|RS2[2]~3_combout )) # (!\CPU_RISCV|RS2[3]~5_combout  & ((\CPU_RISCV|RS2[2]~3_combout  & (\CPU_RISCV|regs|rf~1934_combout )) # (!\CPU_RISCV|RS2[2]~3_combout  & 
// ((\CPU_RISCV|regs|rf~1936_combout )))))

	.dataa(\CPU_RISCV|RS2[3]~5_combout ),
	.datab(\CPU_RISCV|RS2[2]~3_combout ),
	.datac(\CPU_RISCV|regs|rf~1934_combout ),
	.datad(\CPU_RISCV|regs|rf~1936_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1937_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1937 .lut_mask = 16'hD9C8;
defparam \CPU_RISCV|regs|rf~1937 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y32_N26
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1940 (
// Equation(s):
// \CPU_RISCV|regs|rf~1940_combout  = (\CPU_RISCV|RS2[3]~5_combout  & ((\CPU_RISCV|regs|rf~1937_combout  & (\CPU_RISCV|regs|rf~1939_combout )) # (!\CPU_RISCV|regs|rf~1937_combout  & ((\CPU_RISCV|regs|rf~1932_combout ))))) # (!\CPU_RISCV|RS2[3]~5_combout  & 
// (((\CPU_RISCV|regs|rf~1937_combout ))))

	.dataa(\CPU_RISCV|RS2[3]~5_combout ),
	.datab(\CPU_RISCV|regs|rf~1939_combout ),
	.datac(\CPU_RISCV|regs|rf~1932_combout ),
	.datad(\CPU_RISCV|regs|rf~1937_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1940_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1940 .lut_mask = 16'hDDA0;
defparam \CPU_RISCV|regs|rf~1940 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y31_N0
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1925 (
// Equation(s):
// \CPU_RISCV|regs|rf~1925_combout  = (\CPU_RISCV|RS2[3]~5_combout  & (((\CPU_RISCV|regs|rf~788_q ) # (\CPU_RISCV|RS2[2]~3_combout )))) # (!\CPU_RISCV|RS2[3]~5_combout  & (\CPU_RISCV|regs|rf~532_q  & ((!\CPU_RISCV|RS2[2]~3_combout ))))

	.dataa(\CPU_RISCV|RS2[3]~5_combout ),
	.datab(\CPU_RISCV|regs|rf~532_q ),
	.datac(\CPU_RISCV|regs|rf~788_q ),
	.datad(\CPU_RISCV|RS2[2]~3_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1925_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1925 .lut_mask = 16'hAAE4;
defparam \CPU_RISCV|regs|rf~1925 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y31_N6
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1926 (
// Equation(s):
// \CPU_RISCV|regs|rf~1926_combout  = (\CPU_RISCV|RS2[2]~3_combout  & ((\CPU_RISCV|regs|rf~1925_combout  & (\CPU_RISCV|regs|rf~916_q )) # (!\CPU_RISCV|regs|rf~1925_combout  & ((\CPU_RISCV|regs|rf~660_q ))))) # (!\CPU_RISCV|RS2[2]~3_combout  & 
// (((\CPU_RISCV|regs|rf~1925_combout ))))

	.dataa(\CPU_RISCV|RS2[2]~3_combout ),
	.datab(\CPU_RISCV|regs|rf~916_q ),
	.datac(\CPU_RISCV|regs|rf~660_q ),
	.datad(\CPU_RISCV|regs|rf~1925_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1926_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1926 .lut_mask = 16'hDDA0;
defparam \CPU_RISCV|regs|rf~1926 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y29_N0
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1923 (
// Equation(s):
// \CPU_RISCV|regs|rf~1923_combout  = (\CPU_RISCV|RS2[3]~5_combout  & (((\CPU_RISCV|RS2[2]~3_combout )))) # (!\CPU_RISCV|RS2[3]~5_combout  & ((\CPU_RISCV|RS2[2]~3_combout  & ((\CPU_RISCV|regs|rf~692_q ))) # (!\CPU_RISCV|RS2[2]~3_combout  & 
// (\CPU_RISCV|regs|rf~564_q ))))

	.dataa(\CPU_RISCV|regs|rf~564_q ),
	.datab(\CPU_RISCV|RS2[3]~5_combout ),
	.datac(\CPU_RISCV|regs|rf~692_q ),
	.datad(\CPU_RISCV|RS2[2]~3_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1923_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1923 .lut_mask = 16'hFC22;
defparam \CPU_RISCV|regs|rf~1923 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y29_N30
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1924 (
// Equation(s):
// \CPU_RISCV|regs|rf~1924_combout  = (\CPU_RISCV|RS2[3]~5_combout  & ((\CPU_RISCV|regs|rf~1923_combout  & (\CPU_RISCV|regs|rf~948_q )) # (!\CPU_RISCV|regs|rf~1923_combout  & ((\CPU_RISCV|regs|rf~820_q ))))) # (!\CPU_RISCV|RS2[3]~5_combout  & 
// (((\CPU_RISCV|regs|rf~1923_combout ))))

	.dataa(\CPU_RISCV|regs|rf~948_q ),
	.datab(\CPU_RISCV|RS2[3]~5_combout ),
	.datac(\CPU_RISCV|regs|rf~820_q ),
	.datad(\CPU_RISCV|regs|rf~1923_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1924_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1924 .lut_mask = 16'hBBC0;
defparam \CPU_RISCV|regs|rf~1924 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y31_N26
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1927 (
// Equation(s):
// \CPU_RISCV|regs|rf~1927_combout  = (\CPU_RISCV|RS2[1]~7_combout  & (((\CPU_RISCV|RS2[0]~9_combout )))) # (!\CPU_RISCV|RS2[1]~7_combout  & ((\CPU_RISCV|RS2[0]~9_combout  & ((\CPU_RISCV|regs|rf~1924_combout ))) # (!\CPU_RISCV|RS2[0]~9_combout  & 
// (\CPU_RISCV|regs|rf~1926_combout ))))

	.dataa(\CPU_RISCV|RS2[1]~7_combout ),
	.datab(\CPU_RISCV|regs|rf~1926_combout ),
	.datac(\CPU_RISCV|regs|rf~1924_combout ),
	.datad(\CPU_RISCV|RS2[0]~9_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1927_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1927 .lut_mask = 16'hFA44;
defparam \CPU_RISCV|regs|rf~1927 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y31_N8
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1921 (
// Equation(s):
// \CPU_RISCV|regs|rf~1921_combout  = (\CPU_RISCV|RS2[2]~3_combout  & (((\CPU_RISCV|RS2[3]~5_combout )))) # (!\CPU_RISCV|RS2[2]~3_combout  & ((\CPU_RISCV|RS2[3]~5_combout  & ((\CPU_RISCV|regs|rf~852_q ))) # (!\CPU_RISCV|RS2[3]~5_combout  & 
// (\CPU_RISCV|regs|rf~596_q ))))

	.dataa(\CPU_RISCV|RS2[2]~3_combout ),
	.datab(\CPU_RISCV|regs|rf~596_q ),
	.datac(\CPU_RISCV|regs|rf~852_q ),
	.datad(\CPU_RISCV|RS2[3]~5_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1921_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1921 .lut_mask = 16'hFA44;
defparam \CPU_RISCV|regs|rf~1921 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y31_N2
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1922 (
// Equation(s):
// \CPU_RISCV|regs|rf~1922_combout  = (\CPU_RISCV|regs|rf~1921_combout  & ((\CPU_RISCV|regs|rf~980_q ) # ((!\CPU_RISCV|RS2[2]~3_combout )))) # (!\CPU_RISCV|regs|rf~1921_combout  & (((\CPU_RISCV|regs|rf~724_q  & \CPU_RISCV|RS2[2]~3_combout ))))

	.dataa(\CPU_RISCV|regs|rf~980_q ),
	.datab(\CPU_RISCV|regs|rf~1921_combout ),
	.datac(\CPU_RISCV|regs|rf~724_q ),
	.datad(\CPU_RISCV|RS2[2]~3_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1922_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1922 .lut_mask = 16'hB8CC;
defparam \CPU_RISCV|regs|rf~1922 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y30_N28
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1928 (
// Equation(s):
// \CPU_RISCV|regs|rf~1928_combout  = (\CPU_RISCV|RS2[3]~5_combout  & (((\CPU_RISCV|RS2[2]~3_combout )))) # (!\CPU_RISCV|RS2[3]~5_combout  & ((\CPU_RISCV|RS2[2]~3_combout  & ((\CPU_RISCV|regs|rf~756_q ))) # (!\CPU_RISCV|RS2[2]~3_combout  & 
// (\CPU_RISCV|regs|rf~628_q ))))

	.dataa(\CPU_RISCV|regs|rf~628_q ),
	.datab(\CPU_RISCV|RS2[3]~5_combout ),
	.datac(\CPU_RISCV|regs|rf~756_q ),
	.datad(\CPU_RISCV|RS2[2]~3_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1928_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1928 .lut_mask = 16'hFC22;
defparam \CPU_RISCV|regs|rf~1928 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y30_N10
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1929 (
// Equation(s):
// \CPU_RISCV|regs|rf~1929_combout  = (\CPU_RISCV|RS2[3]~5_combout  & ((\CPU_RISCV|regs|rf~1928_combout  & (\CPU_RISCV|regs|rf~1012_q )) # (!\CPU_RISCV|regs|rf~1928_combout  & ((\CPU_RISCV|regs|rf~884_q ))))) # (!\CPU_RISCV|RS2[3]~5_combout  & 
// (((\CPU_RISCV|regs|rf~1928_combout ))))

	.dataa(\CPU_RISCV|regs|rf~1012_q ),
	.datab(\CPU_RISCV|RS2[3]~5_combout ),
	.datac(\CPU_RISCV|regs|rf~884_q ),
	.datad(\CPU_RISCV|regs|rf~1928_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1929_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1929 .lut_mask = 16'hBBC0;
defparam \CPU_RISCV|regs|rf~1929 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y32_N0
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1930 (
// Equation(s):
// \CPU_RISCV|regs|rf~1930_combout  = (\CPU_RISCV|RS2[1]~7_combout  & ((\CPU_RISCV|regs|rf~1927_combout  & ((\CPU_RISCV|regs|rf~1929_combout ))) # (!\CPU_RISCV|regs|rf~1927_combout  & (\CPU_RISCV|regs|rf~1922_combout )))) # (!\CPU_RISCV|RS2[1]~7_combout  & 
// (\CPU_RISCV|regs|rf~1927_combout ))

	.dataa(\CPU_RISCV|RS2[1]~7_combout ),
	.datab(\CPU_RISCV|regs|rf~1927_combout ),
	.datac(\CPU_RISCV|regs|rf~1922_combout ),
	.datad(\CPU_RISCV|regs|rf~1929_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1930_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1930 .lut_mask = 16'hEC64;
defparam \CPU_RISCV|regs|rf~1930 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y32_N22
cycloneive_lcell_comb \CPU_RISCV|regs|rd2[20]~12 (
// Equation(s):
// \CPU_RISCV|regs|rd2[20]~12_combout  = (!\CPU_RISCV|regs|Equal1~1_combout  & ((\CPU_RISCV|RS2[4]~10_combout  & ((\CPU_RISCV|regs|rf~1930_combout ))) # (!\CPU_RISCV|RS2[4]~10_combout  & (\CPU_RISCV|regs|rf~1940_combout ))))

	.dataa(\CPU_RISCV|regs|rf~1940_combout ),
	.datab(\CPU_RISCV|RS2[4]~10_combout ),
	.datac(\CPU_RISCV|regs|Equal1~1_combout ),
	.datad(\CPU_RISCV|regs|rf~1930_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rd2[20]~12_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rd2[20]~12 .lut_mask = 16'h0E02;
defparam \CPU_RISCV|regs|rd2[20]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y32_N20
cycloneive_lcell_comb \CPU_RISCV|Equal16~24 (
// Equation(s):
// \CPU_RISCV|Equal16~24_combout  = \CPU_RISCV|regs|rd2[20]~12_combout  $ (((!\CPU_RISCV|regs|Equal0~1_combout  & \CPU_RISCV|regs|rf~2764_combout )))

	.dataa(gnd),
	.datab(\CPU_RISCV|regs|Equal0~1_combout ),
	.datac(\CPU_RISCV|regs|rd2[20]~12_combout ),
	.datad(\CPU_RISCV|regs|rf~2764_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|Equal16~24_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|Equal16~24 .lut_mask = 16'hC3F0;
defparam \CPU_RISCV|Equal16~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y32_N8
cycloneive_lcell_comb \CPU_RISCV|comb~112 (
// Equation(s):
// \CPU_RISCV|comb~112_combout  = (\CPU_RISCV|comb~29_combout  & ((\CPU_RISCV|comb~111_combout  & (\CPU_RISCV|imm[20]~43_combout )) # (!\CPU_RISCV|comb~111_combout  & ((\CPU_RISCV|Equal16~24_combout ))))) # (!\CPU_RISCV|comb~29_combout  & 
// (((\CPU_RISCV|comb~111_combout ))))

	.dataa(\CPU_RISCV|comb~29_combout ),
	.datab(\CPU_RISCV|imm[20]~43_combout ),
	.datac(\CPU_RISCV|comb~111_combout ),
	.datad(\CPU_RISCV|Equal16~24_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~112_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~112 .lut_mask = 16'hDAD0;
defparam \CPU_RISCV|comb~112 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y34_N8
cycloneive_lcell_comb \CPU_RISCV|Add1~40 (
// Equation(s):
// \CPU_RISCV|Add1~40_combout  = ((\CPU_RISCV|regs|rd1[20]~11_combout  $ (\CPU_RISCV|regs|rd2[20]~12_combout  $ (!\CPU_RISCV|Add1~39 )))) # (GND)
// \CPU_RISCV|Add1~41  = CARRY((\CPU_RISCV|regs|rd1[20]~11_combout  & ((\CPU_RISCV|regs|rd2[20]~12_combout ) # (!\CPU_RISCV|Add1~39 ))) # (!\CPU_RISCV|regs|rd1[20]~11_combout  & (\CPU_RISCV|regs|rd2[20]~12_combout  & !\CPU_RISCV|Add1~39 )))

	.dataa(\CPU_RISCV|regs|rd1[20]~11_combout ),
	.datab(\CPU_RISCV|regs|rd2[20]~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU_RISCV|Add1~39 ),
	.combout(\CPU_RISCV|Add1~40_combout ),
	.cout(\CPU_RISCV|Add1~41 ));
// synopsys translate_off
defparam \CPU_RISCV|Add1~40 .lut_mask = 16'h698E;
defparam \CPU_RISCV|Add1~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y32_N10
cycloneive_lcell_comb \CPU_RISCV|comb~113 (
// Equation(s):
// \CPU_RISCV|comb~113_combout  = (\CPU_RISCV|comb~38_combout  & ((\CPU_RISCV|comb~112_combout ) # ((\CPU_RISCV|comb~39_combout  & \CPU_RISCV|Add1~40_combout )))) # (!\CPU_RISCV|comb~38_combout  & (\CPU_RISCV|comb~39_combout  & ((\CPU_RISCV|Add1~40_combout 
// ))))

	.dataa(\CPU_RISCV|comb~38_combout ),
	.datab(\CPU_RISCV|comb~39_combout ),
	.datac(\CPU_RISCV|comb~112_combout ),
	.datad(\CPU_RISCV|Add1~40_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~113_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~113 .lut_mask = 16'hECA0;
defparam \CPU_RISCV|comb~113 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y28_N17
dffeas \CPU_RISCV|regs|rf~52 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~113_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2781_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~52_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~52 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~52 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y32_N20
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1915 (
// Equation(s):
// \CPU_RISCV|regs|rf~1915_combout  = (\CPU_RISCV|RS1[1]~6_combout  & ((\CPU_RISCV|regs|rf~84_q ) # ((\CPU_RISCV|RS1[0]~7_combout )))) # (!\CPU_RISCV|RS1[1]~6_combout  & (((\CPU_RISCV|regs|rf~20_q  & !\CPU_RISCV|RS1[0]~7_combout ))))

	.dataa(\CPU_RISCV|RS1[1]~6_combout ),
	.datab(\CPU_RISCV|regs|rf~84_q ),
	.datac(\CPU_RISCV|regs|rf~20_q ),
	.datad(\CPU_RISCV|RS1[0]~7_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1915_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1915 .lut_mask = 16'hAAD8;
defparam \CPU_RISCV|regs|rf~1915 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y32_N14
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1916 (
// Equation(s):
// \CPU_RISCV|regs|rf~1916_combout  = (\CPU_RISCV|RS1[0]~7_combout  & ((\CPU_RISCV|regs|rf~1915_combout  & ((\CPU_RISCV|regs|rf~116_q ))) # (!\CPU_RISCV|regs|rf~1915_combout  & (\CPU_RISCV|regs|rf~52_q )))) # (!\CPU_RISCV|RS1[0]~7_combout  & 
// (((\CPU_RISCV|regs|rf~1915_combout ))))

	.dataa(\CPU_RISCV|regs|rf~52_q ),
	.datab(\CPU_RISCV|RS1[0]~7_combout ),
	.datac(\CPU_RISCV|regs|rf~116_q ),
	.datad(\CPU_RISCV|regs|rf~1915_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1916_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1916 .lut_mask = 16'hF388;
defparam \CPU_RISCV|regs|rf~1916 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y32_N24
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1913 (
// Equation(s):
// \CPU_RISCV|regs|rf~1913_combout  = (\CPU_RISCV|RS1[0]~7_combout  & (((\CPU_RISCV|RS1[1]~6_combout )))) # (!\CPU_RISCV|RS1[0]~7_combout  & ((\CPU_RISCV|RS1[1]~6_combout  & (\CPU_RISCV|regs|rf~340_q )) # (!\CPU_RISCV|RS1[1]~6_combout  & 
// ((\CPU_RISCV|regs|rf~276_q )))))

	.dataa(\CPU_RISCV|RS1[0]~7_combout ),
	.datab(\CPU_RISCV|regs|rf~340_q ),
	.datac(\CPU_RISCV|regs|rf~276_q ),
	.datad(\CPU_RISCV|RS1[1]~6_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1913_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1913 .lut_mask = 16'hEE50;
defparam \CPU_RISCV|regs|rf~1913 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y32_N10
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1914 (
// Equation(s):
// \CPU_RISCV|regs|rf~1914_combout  = (\CPU_RISCV|RS1[0]~7_combout  & ((\CPU_RISCV|regs|rf~1913_combout  & ((\CPU_RISCV|regs|rf~372_q ))) # (!\CPU_RISCV|regs|rf~1913_combout  & (\CPU_RISCV|regs|rf~308_q )))) # (!\CPU_RISCV|RS1[0]~7_combout  & 
// (((\CPU_RISCV|regs|rf~1913_combout ))))

	.dataa(\CPU_RISCV|RS1[0]~7_combout ),
	.datab(\CPU_RISCV|regs|rf~308_q ),
	.datac(\CPU_RISCV|regs|rf~372_q ),
	.datad(\CPU_RISCV|regs|rf~1913_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1914_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1914 .lut_mask = 16'hF588;
defparam \CPU_RISCV|regs|rf~1914 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y32_N16
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1917 (
// Equation(s):
// \CPU_RISCV|regs|rf~1917_combout  = (\CPU_RISCV|RS1[3]~5_combout  & (((\CPU_RISCV|RS1[2]~4_combout ) # (\CPU_RISCV|regs|rf~1914_combout )))) # (!\CPU_RISCV|RS1[3]~5_combout  & (\CPU_RISCV|regs|rf~1916_combout  & (!\CPU_RISCV|RS1[2]~4_combout )))

	.dataa(\CPU_RISCV|RS1[3]~5_combout ),
	.datab(\CPU_RISCV|regs|rf~1916_combout ),
	.datac(\CPU_RISCV|RS1[2]~4_combout ),
	.datad(\CPU_RISCV|regs|rf~1914_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1917_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1917 .lut_mask = 16'hAEA4;
defparam \CPU_RISCV|regs|rf~1917 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y29_N8
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1911 (
// Equation(s):
// \CPU_RISCV|regs|rf~1911_combout  = (\CPU_RISCV|RS1[0]~7_combout  & ((\CPU_RISCV|regs|rf~180_q ) # ((\CPU_RISCV|RS1[1]~6_combout )))) # (!\CPU_RISCV|RS1[0]~7_combout  & (((\CPU_RISCV|regs|rf~148_q  & !\CPU_RISCV|RS1[1]~6_combout ))))

	.dataa(\CPU_RISCV|RS1[0]~7_combout ),
	.datab(\CPU_RISCV|regs|rf~180_q ),
	.datac(\CPU_RISCV|regs|rf~148_q ),
	.datad(\CPU_RISCV|RS1[1]~6_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1911_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1911 .lut_mask = 16'hAAD8;
defparam \CPU_RISCV|regs|rf~1911 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y29_N22
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1912 (
// Equation(s):
// \CPU_RISCV|regs|rf~1912_combout  = (\CPU_RISCV|regs|rf~1911_combout  & (((\CPU_RISCV|regs|rf~244_q ) # (!\CPU_RISCV|RS1[1]~6_combout )))) # (!\CPU_RISCV|regs|rf~1911_combout  & (\CPU_RISCV|regs|rf~212_q  & ((\CPU_RISCV|RS1[1]~6_combout ))))

	.dataa(\CPU_RISCV|regs|rf~212_q ),
	.datab(\CPU_RISCV|regs|rf~1911_combout ),
	.datac(\CPU_RISCV|regs|rf~244_q ),
	.datad(\CPU_RISCV|RS1[1]~6_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1912_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1912 .lut_mask = 16'hE2CC;
defparam \CPU_RISCV|regs|rf~1912 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y32_N2
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1918 (
// Equation(s):
// \CPU_RISCV|regs|rf~1918_combout  = (\CPU_RISCV|RS1[1]~6_combout  & (((\CPU_RISCV|RS1[0]~7_combout )))) # (!\CPU_RISCV|RS1[1]~6_combout  & ((\CPU_RISCV|RS1[0]~7_combout  & (\CPU_RISCV|regs|rf~436_q )) # (!\CPU_RISCV|RS1[0]~7_combout  & 
// ((\CPU_RISCV|regs|rf~404_q )))))

	.dataa(\CPU_RISCV|regs|rf~436_q ),
	.datab(\CPU_RISCV|regs|rf~404_q ),
	.datac(\CPU_RISCV|RS1[1]~6_combout ),
	.datad(\CPU_RISCV|RS1[0]~7_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1918_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1918 .lut_mask = 16'hFA0C;
defparam \CPU_RISCV|regs|rf~1918 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y32_N24
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1919 (
// Equation(s):
// \CPU_RISCV|regs|rf~1919_combout  = (\CPU_RISCV|RS1[1]~6_combout  & ((\CPU_RISCV|regs|rf~1918_combout  & (\CPU_RISCV|regs|rf~500_q )) # (!\CPU_RISCV|regs|rf~1918_combout  & ((\CPU_RISCV|regs|rf~468_q ))))) # (!\CPU_RISCV|RS1[1]~6_combout  & 
// (((\CPU_RISCV|regs|rf~1918_combout ))))

	.dataa(\CPU_RISCV|regs|rf~500_q ),
	.datab(\CPU_RISCV|regs|rf~468_q ),
	.datac(\CPU_RISCV|RS1[1]~6_combout ),
	.datad(\CPU_RISCV|regs|rf~1918_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1919_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1919 .lut_mask = 16'hAFC0;
defparam \CPU_RISCV|regs|rf~1919 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y31_N24
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1920 (
// Equation(s):
// \CPU_RISCV|regs|rf~1920_combout  = (\CPU_RISCV|regs|rf~1917_combout  & (((\CPU_RISCV|regs|rf~1919_combout )) # (!\CPU_RISCV|RS1[2]~4_combout ))) # (!\CPU_RISCV|regs|rf~1917_combout  & (\CPU_RISCV|RS1[2]~4_combout  & (\CPU_RISCV|regs|rf~1912_combout )))

	.dataa(\CPU_RISCV|regs|rf~1917_combout ),
	.datab(\CPU_RISCV|RS1[2]~4_combout ),
	.datac(\CPU_RISCV|regs|rf~1912_combout ),
	.datad(\CPU_RISCV|regs|rf~1919_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1920_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1920 .lut_mask = 16'hEA62;
defparam \CPU_RISCV|regs|rf~1920 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y31_N26
cycloneive_lcell_comb \CPU_RISCV|regs|rd1[20]~11 (
// Equation(s):
// \CPU_RISCV|regs|rd1[20]~11_combout  = (!\CPU_RISCV|regs|Equal0~1_combout  & ((\CPU_RISCV|RS1[4]~8_combout  & ((\CPU_RISCV|regs|rf~1910_combout ))) # (!\CPU_RISCV|RS1[4]~8_combout  & (\CPU_RISCV|regs|rf~1920_combout ))))

	.dataa(\CPU_RISCV|regs|rf~1920_combout ),
	.datab(\CPU_RISCV|RS1[4]~8_combout ),
	.datac(\CPU_RISCV|regs|Equal0~1_combout ),
	.datad(\CPU_RISCV|regs|rf~1910_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rd1[20]~11_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rd1[20]~11 .lut_mask = 16'h0E02;
defparam \CPU_RISCV|regs|rd1[20]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N8
cycloneive_lcell_comb \CPU_RISCV|Add2~40 (
// Equation(s):
// \CPU_RISCV|Add2~40_combout  = ((\CPU_RISCV|regs|rd1[20]~11_combout  $ (\CPU_RISCV|imm[20]~43_combout  $ (!\CPU_RISCV|Add2~39 )))) # (GND)
// \CPU_RISCV|Add2~41  = CARRY((\CPU_RISCV|regs|rd1[20]~11_combout  & ((\CPU_RISCV|imm[20]~43_combout ) # (!\CPU_RISCV|Add2~39 ))) # (!\CPU_RISCV|regs|rd1[20]~11_combout  & (\CPU_RISCV|imm[20]~43_combout  & !\CPU_RISCV|Add2~39 )))

	.dataa(\CPU_RISCV|regs|rd1[20]~11_combout ),
	.datab(\CPU_RISCV|imm[20]~43_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU_RISCV|Add2~39 ),
	.combout(\CPU_RISCV|Add2~40_combout ),
	.cout(\CPU_RISCV|Add2~41 ));
// synopsys translate_off
defparam \CPU_RISCV|Add2~40 .lut_mask = 16'h698E;
defparam \CPU_RISCV|Add2~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N28
cycloneive_lcell_comb \CPU_RISCV|Add0~118 (
// Equation(s):
// \CPU_RISCV|Add0~118_combout  = (\CPU_RISCV|pc[21]~3_combout ) # ((\CPU_RISCV|is_jalr~0_combout  & (\CPU_RISCV|Add2~40_combout )) # (!\CPU_RISCV|is_jalr~0_combout  & ((\CPU_RISCV|Add3~40_combout ))))

	.dataa(\CPU_RISCV|is_jalr~0_combout ),
	.datab(\CPU_RISCV|pc[21]~3_combout ),
	.datac(\CPU_RISCV|Add2~40_combout ),
	.datad(\CPU_RISCV|Add3~40_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|Add0~118_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|Add0~118 .lut_mask = 16'hFDEC;
defparam \CPU_RISCV|Add0~118 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N2
cycloneive_lcell_comb \CPU_RISCV|Add0~119 (
// Equation(s):
// \CPU_RISCV|Add0~119_combout  = (\CPU_RISCV|Add0~118_combout  & ((\CPU_RISCV|Add0~63_combout ) # (!\CPU_RISCV|pc[21]~3_combout )))

	.dataa(gnd),
	.datab(\CPU_RISCV|Add0~63_combout ),
	.datac(\CPU_RISCV|pc[21]~3_combout ),
	.datad(\CPU_RISCV|Add0~118_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|Add0~119_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|Add0~119 .lut_mask = 16'hCF00;
defparam \CPU_RISCV|Add0~119 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N4
cycloneive_lcell_comb \CPU_RISCV|Add0~120 (
// Equation(s):
// \CPU_RISCV|Add0~120_combout  = (\CPU_RISCV|pc[21]~1_combout  & ((\CPU_RISCV|pc[21]~2_combout  & (\CPU_RISCV|Add0~63_combout )) # (!\CPU_RISCV|pc[21]~2_combout  & ((\CPU_RISCV|Add0~119_combout ))))) # (!\CPU_RISCV|pc[21]~1_combout  & 
// (((\CPU_RISCV|Add0~119_combout ))))

	.dataa(\CPU_RISCV|pc[21]~1_combout ),
	.datab(\CPU_RISCV|Add0~63_combout ),
	.datac(\CPU_RISCV|pc[21]~2_combout ),
	.datad(\CPU_RISCV|Add0~119_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|Add0~120_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|Add0~120 .lut_mask = 16'hDF80;
defparam \CPU_RISCV|Add0~120 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y39_N5
dffeas \CPU_RISCV|pc[20] (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|Add0~120_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|pc [20]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|pc[20] .is_wysiwyg = "true";
defparam \CPU_RISCV|pc[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N8
cycloneive_lcell_comb \CPU_RISCV|Add0~65 (
// Equation(s):
// \CPU_RISCV|Add0~65_combout  = (\CPU_RISCV|pc [21] & (!\CPU_RISCV|Add0~64 )) # (!\CPU_RISCV|pc [21] & ((\CPU_RISCV|Add0~64 ) # (GND)))
// \CPU_RISCV|Add0~66  = CARRY((!\CPU_RISCV|Add0~64 ) # (!\CPU_RISCV|pc [21]))

	.dataa(\CPU_RISCV|pc [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU_RISCV|Add0~64 ),
	.combout(\CPU_RISCV|Add0~65_combout ),
	.cout(\CPU_RISCV|Add0~66 ));
// synopsys translate_off
defparam \CPU_RISCV|Add0~65 .lut_mask = 16'h5A5F;
defparam \CPU_RISCV|Add0~65 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N30
cycloneive_lcell_comb \CPU_RISCV|imm[21]~58 (
// Equation(s):
// \CPU_RISCV|imm[21]~58_combout  = (\CPU_RISCV|U_type~combout  & ((\CPU_RISCV|pc [6] & (\imem|RAM~979_combout )) # (!\CPU_RISCV|pc [6] & ((\imem|RAM~1001_combout )))))

	.dataa(\imem|RAM~979_combout ),
	.datab(\CPU_RISCV|pc [6]),
	.datac(\imem|RAM~1001_combout ),
	.datad(\CPU_RISCV|U_type~combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|imm[21]~58_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|imm[21]~58 .lut_mask = 16'hB800;
defparam \CPU_RISCV|imm[21]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N16
cycloneive_lcell_comb \CPU_RISCV|imm[21]~42 (
// Equation(s):
// \CPU_RISCV|imm[21]~42_combout  = (\CPU_RISCV|imm[30]~26_combout  & (((\imem|RAM~169_combout )))) # (!\CPU_RISCV|imm[30]~26_combout  & ((\CPU_RISCV|imm[21]~58_combout ) # ((\CPU_RISCV|imm[2]~38_combout  & \imem|RAM~169_combout ))))

	.dataa(\CPU_RISCV|imm[21]~58_combout ),
	.datab(\CPU_RISCV|imm[2]~38_combout ),
	.datac(\CPU_RISCV|imm[30]~26_combout ),
	.datad(\imem|RAM~169_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|imm[21]~42_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|imm[21]~42 .lut_mask = 16'hFE0A;
defparam \CPU_RISCV|imm[21]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N10
cycloneive_lcell_comb \CPU_RISCV|Add3~42 (
// Equation(s):
// \CPU_RISCV|Add3~42_combout  = (\CPU_RISCV|imm[21]~42_combout  & ((\CPU_RISCV|pc [21] & (\CPU_RISCV|Add3~41  & VCC)) # (!\CPU_RISCV|pc [21] & (!\CPU_RISCV|Add3~41 )))) # (!\CPU_RISCV|imm[21]~42_combout  & ((\CPU_RISCV|pc [21] & (!\CPU_RISCV|Add3~41 )) # 
// (!\CPU_RISCV|pc [21] & ((\CPU_RISCV|Add3~41 ) # (GND)))))
// \CPU_RISCV|Add3~43  = CARRY((\CPU_RISCV|imm[21]~42_combout  & (!\CPU_RISCV|pc [21] & !\CPU_RISCV|Add3~41 )) # (!\CPU_RISCV|imm[21]~42_combout  & ((!\CPU_RISCV|Add3~41 ) # (!\CPU_RISCV|pc [21]))))

	.dataa(\CPU_RISCV|imm[21]~42_combout ),
	.datab(\CPU_RISCV|pc [21]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU_RISCV|Add3~41 ),
	.combout(\CPU_RISCV|Add3~42_combout ),
	.cout(\CPU_RISCV|Add3~43 ));
// synopsys translate_off
defparam \CPU_RISCV|Add3~42 .lut_mask = 16'h9617;
defparam \CPU_RISCV|Add3~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X47_Y36_N17
dffeas \CPU_RISCV|regs|rf~373 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~108_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2789_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~373_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~373 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~373 .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y32_N31
dffeas \CPU_RISCV|regs|rf~309 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~108_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2744_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~309_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~309 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~309 .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y36_N19
dffeas \CPU_RISCV|regs|rf~277 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~108_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2745_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~277_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~277 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~277 .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y32_N13
dffeas \CPU_RISCV|regs|rf~341 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~108_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2743_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~341_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~341 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~341 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N12
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1893 (
// Equation(s):
// \CPU_RISCV|regs|rf~1893_combout  = (\CPU_RISCV|RS2[0]~9_combout  & (((\CPU_RISCV|RS2[1]~7_combout )))) # (!\CPU_RISCV|RS2[0]~9_combout  & ((\CPU_RISCV|RS2[1]~7_combout  & ((\CPU_RISCV|regs|rf~341_q ))) # (!\CPU_RISCV|RS2[1]~7_combout  & 
// (\CPU_RISCV|regs|rf~277_q ))))

	.dataa(\CPU_RISCV|RS2[0]~9_combout ),
	.datab(\CPU_RISCV|regs|rf~277_q ),
	.datac(\CPU_RISCV|regs|rf~341_q ),
	.datad(\CPU_RISCV|RS2[1]~7_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1893_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1893 .lut_mask = 16'hFA44;
defparam \CPU_RISCV|regs|rf~1893 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N30
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1894 (
// Equation(s):
// \CPU_RISCV|regs|rf~1894_combout  = (\CPU_RISCV|RS2[0]~9_combout  & ((\CPU_RISCV|regs|rf~1893_combout  & (\CPU_RISCV|regs|rf~373_q )) # (!\CPU_RISCV|regs|rf~1893_combout  & ((\CPU_RISCV|regs|rf~309_q ))))) # (!\CPU_RISCV|RS2[0]~9_combout  & 
// (((\CPU_RISCV|regs|rf~1893_combout ))))

	.dataa(\CPU_RISCV|RS2[0]~9_combout ),
	.datab(\CPU_RISCV|regs|rf~373_q ),
	.datac(\CPU_RISCV|regs|rf~309_q ),
	.datad(\CPU_RISCV|regs|rf~1893_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1894_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1894 .lut_mask = 16'hDDA0;
defparam \CPU_RISCV|regs|rf~1894 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y32_N19
dffeas \CPU_RISCV|regs|rf~117 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~108_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2793_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~117_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~117 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~117 .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y28_N19
dffeas \CPU_RISCV|regs|rf~53 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~108_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2781_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~53_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~53 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~53 .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y32_N9
dffeas \CPU_RISCV|regs|rf~21 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~108_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2748_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~21_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~21 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~21 .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y28_N25
dffeas \CPU_RISCV|regs|rf~85 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~108_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2747_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~85_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~85 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~85 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y28_N24
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1895 (
// Equation(s):
// \CPU_RISCV|regs|rf~1895_combout  = (\CPU_RISCV|RS2[0]~9_combout  & (((\CPU_RISCV|RS2[1]~7_combout )))) # (!\CPU_RISCV|RS2[0]~9_combout  & ((\CPU_RISCV|RS2[1]~7_combout  & ((\CPU_RISCV|regs|rf~85_q ))) # (!\CPU_RISCV|RS2[1]~7_combout  & 
// (\CPU_RISCV|regs|rf~21_q ))))

	.dataa(\CPU_RISCV|RS2[0]~9_combout ),
	.datab(\CPU_RISCV|regs|rf~21_q ),
	.datac(\CPU_RISCV|regs|rf~85_q ),
	.datad(\CPU_RISCV|RS2[1]~7_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1895_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1895 .lut_mask = 16'hFA44;
defparam \CPU_RISCV|regs|rf~1895 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y28_N18
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1896 (
// Equation(s):
// \CPU_RISCV|regs|rf~1896_combout  = (\CPU_RISCV|RS2[0]~9_combout  & ((\CPU_RISCV|regs|rf~1895_combout  & (\CPU_RISCV|regs|rf~117_q )) # (!\CPU_RISCV|regs|rf~1895_combout  & ((\CPU_RISCV|regs|rf~53_q ))))) # (!\CPU_RISCV|RS2[0]~9_combout  & 
// (((\CPU_RISCV|regs|rf~1895_combout ))))

	.dataa(\CPU_RISCV|RS2[0]~9_combout ),
	.datab(\CPU_RISCV|regs|rf~117_q ),
	.datac(\CPU_RISCV|regs|rf~53_q ),
	.datad(\CPU_RISCV|regs|rf~1895_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1896_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1896 .lut_mask = 16'hDDA0;
defparam \CPU_RISCV|regs|rf~1896 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y31_N0
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1897 (
// Equation(s):
// \CPU_RISCV|regs|rf~1897_combout  = (\CPU_RISCV|RS2[3]~5_combout  & ((\CPU_RISCV|regs|rf~1894_combout ) # ((\CPU_RISCV|RS2[2]~3_combout )))) # (!\CPU_RISCV|RS2[3]~5_combout  & (((\CPU_RISCV|regs|rf~1896_combout  & !\CPU_RISCV|RS2[2]~3_combout ))))

	.dataa(\CPU_RISCV|RS2[3]~5_combout ),
	.datab(\CPU_RISCV|regs|rf~1894_combout ),
	.datac(\CPU_RISCV|regs|rf~1896_combout ),
	.datad(\CPU_RISCV|RS2[2]~3_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1897_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1897 .lut_mask = 16'hAAD8;
defparam \CPU_RISCV|regs|rf~1897 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y35_N7
dffeas \CPU_RISCV|regs|rf~245 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~108_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2791_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~245_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~245 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~245 .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y35_N11
dffeas \CPU_RISCV|regs|rf~213 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~108_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2746_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~213_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~213 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~213 .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y35_N13
dffeas \CPU_RISCV|regs|rf~149 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~108_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2784_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~149_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~149 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~149 .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y35_N29
dffeas \CPU_RISCV|regs|rf~181 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~108_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2779_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~181_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~181 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~181 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y35_N28
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1891 (
// Equation(s):
// \CPU_RISCV|regs|rf~1891_combout  = (\CPU_RISCV|RS2[0]~9_combout  & (((\CPU_RISCV|regs|rf~181_q ) # (\CPU_RISCV|RS2[1]~7_combout )))) # (!\CPU_RISCV|RS2[0]~9_combout  & (\CPU_RISCV|regs|rf~149_q  & ((!\CPU_RISCV|RS2[1]~7_combout ))))

	.dataa(\CPU_RISCV|RS2[0]~9_combout ),
	.datab(\CPU_RISCV|regs|rf~149_q ),
	.datac(\CPU_RISCV|regs|rf~181_q ),
	.datad(\CPU_RISCV|RS2[1]~7_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1891_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1891 .lut_mask = 16'hAAE4;
defparam \CPU_RISCV|regs|rf~1891 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y35_N10
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1892 (
// Equation(s):
// \CPU_RISCV|regs|rf~1892_combout  = (\CPU_RISCV|RS2[1]~7_combout  & ((\CPU_RISCV|regs|rf~1891_combout  & (\CPU_RISCV|regs|rf~245_q )) # (!\CPU_RISCV|regs|rf~1891_combout  & ((\CPU_RISCV|regs|rf~213_q ))))) # (!\CPU_RISCV|RS2[1]~7_combout  & 
// (((\CPU_RISCV|regs|rf~1891_combout ))))

	.dataa(\CPU_RISCV|regs|rf~245_q ),
	.datab(\CPU_RISCV|RS2[1]~7_combout ),
	.datac(\CPU_RISCV|regs|rf~213_q ),
	.datad(\CPU_RISCV|regs|rf~1891_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1892_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1892 .lut_mask = 16'hBBC0;
defparam \CPU_RISCV|regs|rf~1892 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y35_N13
dffeas \CPU_RISCV|regs|rf~501 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|comb~108_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~2752_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~501_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~501 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~501 .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y33_N3
dffeas \CPU_RISCV|regs|rf~469 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~108_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2750_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~469_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~469 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~469 .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y33_N17
dffeas \CPU_RISCV|regs|rf~437 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~108_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2749_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~437_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~437 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~437 .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y33_N21
dffeas \CPU_RISCV|regs|rf~405 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~108_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2751_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~405_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~405 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~405 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y33_N6
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1898 (
// Equation(s):
// \CPU_RISCV|regs|rf~1898_combout  = (\CPU_RISCV|RS2[1]~7_combout  & (((\CPU_RISCV|RS2[0]~9_combout )))) # (!\CPU_RISCV|RS2[1]~7_combout  & ((\CPU_RISCV|RS2[0]~9_combout  & (\CPU_RISCV|regs|rf~437_q )) # (!\CPU_RISCV|RS2[0]~9_combout  & 
// ((\CPU_RISCV|regs|rf~405_q )))))

	.dataa(\CPU_RISCV|regs|rf~437_q ),
	.datab(\CPU_RISCV|regs|rf~405_q ),
	.datac(\CPU_RISCV|RS2[1]~7_combout ),
	.datad(\CPU_RISCV|RS2[0]~9_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1898_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1898 .lut_mask = 16'hFA0C;
defparam \CPU_RISCV|regs|rf~1898 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y33_N2
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1899 (
// Equation(s):
// \CPU_RISCV|regs|rf~1899_combout  = (\CPU_RISCV|RS2[1]~7_combout  & ((\CPU_RISCV|regs|rf~1898_combout  & (\CPU_RISCV|regs|rf~501_q )) # (!\CPU_RISCV|regs|rf~1898_combout  & ((\CPU_RISCV|regs|rf~469_q ))))) # (!\CPU_RISCV|RS2[1]~7_combout  & 
// (((\CPU_RISCV|regs|rf~1898_combout ))))

	.dataa(\CPU_RISCV|RS2[1]~7_combout ),
	.datab(\CPU_RISCV|regs|rf~501_q ),
	.datac(\CPU_RISCV|regs|rf~469_q ),
	.datad(\CPU_RISCV|regs|rf~1898_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1899_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1899 .lut_mask = 16'hDDA0;
defparam \CPU_RISCV|regs|rf~1899 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y31_N22
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1900 (
// Equation(s):
// \CPU_RISCV|regs|rf~1900_combout  = (\CPU_RISCV|RS2[2]~3_combout  & ((\CPU_RISCV|regs|rf~1897_combout  & ((\CPU_RISCV|regs|rf~1899_combout ))) # (!\CPU_RISCV|regs|rf~1897_combout  & (\CPU_RISCV|regs|rf~1892_combout )))) # (!\CPU_RISCV|RS2[2]~3_combout  & 
// (\CPU_RISCV|regs|rf~1897_combout ))

	.dataa(\CPU_RISCV|RS2[2]~3_combout ),
	.datab(\CPU_RISCV|regs|rf~1897_combout ),
	.datac(\CPU_RISCV|regs|rf~1892_combout ),
	.datad(\CPU_RISCV|regs|rf~1899_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1900_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1900 .lut_mask = 16'hEC64;
defparam \CPU_RISCV|regs|rf~1900 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y30_N3
dffeas \CPU_RISCV|regs|rf~1013 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~108_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2742_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~1013_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1013 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~1013 .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y30_N23
dffeas \CPU_RISCV|regs|rf~757 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~108_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2790_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~757_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~757 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~757 .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y30_N1
dffeas \CPU_RISCV|regs|rf~629 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~108_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2792_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~629_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~629 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~629 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y30_N24
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1888 (
// Equation(s):
// \CPU_RISCV|regs|rf~1888_combout  = (\CPU_RISCV|RS2[3]~5_combout  & (((\CPU_RISCV|regs|rf~885_q ) # (\CPU_RISCV|RS2[2]~3_combout )))) # (!\CPU_RISCV|RS2[3]~5_combout  & (\CPU_RISCV|regs|rf~629_q  & ((!\CPU_RISCV|RS2[2]~3_combout ))))

	.dataa(\CPU_RISCV|RS2[3]~5_combout ),
	.datab(\CPU_RISCV|regs|rf~629_q ),
	.datac(\CPU_RISCV|regs|rf~885_q ),
	.datad(\CPU_RISCV|RS2[2]~3_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1888_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1888 .lut_mask = 16'hAAE4;
defparam \CPU_RISCV|regs|rf~1888 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y30_N22
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1889 (
// Equation(s):
// \CPU_RISCV|regs|rf~1889_combout  = (\CPU_RISCV|RS2[2]~3_combout  & ((\CPU_RISCV|regs|rf~1888_combout  & (\CPU_RISCV|regs|rf~1013_q )) # (!\CPU_RISCV|regs|rf~1888_combout  & ((\CPU_RISCV|regs|rf~757_q ))))) # (!\CPU_RISCV|RS2[2]~3_combout  & 
// (((\CPU_RISCV|regs|rf~1888_combout ))))

	.dataa(\CPU_RISCV|RS2[2]~3_combout ),
	.datab(\CPU_RISCV|regs|rf~1013_q ),
	.datac(\CPU_RISCV|regs|rf~757_q ),
	.datad(\CPU_RISCV|regs|rf~1888_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1889_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1889 .lut_mask = 16'hDDA0;
defparam \CPU_RISCV|regs|rf~1889 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y31_N15
dffeas \CPU_RISCV|regs|rf~981 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~108_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2735_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~981_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~981 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~981 .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y31_N31
dffeas \CPU_RISCV|regs|rf~853 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~108_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2775_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~853_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~853 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~853 .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y31_N25
dffeas \CPU_RISCV|regs|rf~597 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~108_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2776_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~597_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~597 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~597 .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y31_N29
dffeas \CPU_RISCV|regs|rf~725 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~108_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2774_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~725_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~725 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~725 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y31_N28
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1883 (
// Equation(s):
// \CPU_RISCV|regs|rf~1883_combout  = (\CPU_RISCV|RS2[3]~5_combout  & (((\CPU_RISCV|RS2[2]~3_combout )))) # (!\CPU_RISCV|RS2[3]~5_combout  & ((\CPU_RISCV|RS2[2]~3_combout  & ((\CPU_RISCV|regs|rf~725_q ))) # (!\CPU_RISCV|RS2[2]~3_combout  & 
// (\CPU_RISCV|regs|rf~597_q ))))

	.dataa(\CPU_RISCV|RS2[3]~5_combout ),
	.datab(\CPU_RISCV|regs|rf~597_q ),
	.datac(\CPU_RISCV|regs|rf~725_q ),
	.datad(\CPU_RISCV|RS2[2]~3_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1883_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1883 .lut_mask = 16'hFA44;
defparam \CPU_RISCV|regs|rf~1883 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y31_N30
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1884 (
// Equation(s):
// \CPU_RISCV|regs|rf~1884_combout  = (\CPU_RISCV|RS2[3]~5_combout  & ((\CPU_RISCV|regs|rf~1883_combout  & (\CPU_RISCV|regs|rf~981_q )) # (!\CPU_RISCV|regs|rf~1883_combout  & ((\CPU_RISCV|regs|rf~853_q ))))) # (!\CPU_RISCV|RS2[3]~5_combout  & 
// (((\CPU_RISCV|regs|rf~1883_combout ))))

	.dataa(\CPU_RISCV|RS2[3]~5_combout ),
	.datab(\CPU_RISCV|regs|rf~981_q ),
	.datac(\CPU_RISCV|regs|rf~853_q ),
	.datad(\CPU_RISCV|regs|rf~1883_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1884_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1884 .lut_mask = 16'hDDA0;
defparam \CPU_RISCV|regs|rf~1884 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y31_N27
dffeas \CPU_RISCV|regs|rf~917 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~108_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2787_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~917_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~917 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~917 .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y31_N15
dffeas \CPU_RISCV|regs|rf~789 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~108_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2785_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~789_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~789 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~789 .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y31_N21
dffeas \CPU_RISCV|regs|rf~533 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~108_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2786_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~533_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~533 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~533 .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y31_N13
dffeas \CPU_RISCV|regs|rf~661 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~108_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2783_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~661_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~661 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~661 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y31_N12
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1885 (
// Equation(s):
// \CPU_RISCV|regs|rf~1885_combout  = (\CPU_RISCV|RS2[3]~5_combout  & (((\CPU_RISCV|RS2[2]~3_combout )))) # (!\CPU_RISCV|RS2[3]~5_combout  & ((\CPU_RISCV|RS2[2]~3_combout  & ((\CPU_RISCV|regs|rf~661_q ))) # (!\CPU_RISCV|RS2[2]~3_combout  & 
// (\CPU_RISCV|regs|rf~533_q ))))

	.dataa(\CPU_RISCV|RS2[3]~5_combout ),
	.datab(\CPU_RISCV|regs|rf~533_q ),
	.datac(\CPU_RISCV|regs|rf~661_q ),
	.datad(\CPU_RISCV|RS2[2]~3_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1885_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1885 .lut_mask = 16'hFA44;
defparam \CPU_RISCV|regs|rf~1885 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y31_N14
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1886 (
// Equation(s):
// \CPU_RISCV|regs|rf~1886_combout  = (\CPU_RISCV|RS2[3]~5_combout  & ((\CPU_RISCV|regs|rf~1885_combout  & (\CPU_RISCV|regs|rf~917_q )) # (!\CPU_RISCV|regs|rf~1885_combout  & ((\CPU_RISCV|regs|rf~789_q ))))) # (!\CPU_RISCV|RS2[3]~5_combout  & 
// (((\CPU_RISCV|regs|rf~1885_combout ))))

	.dataa(\CPU_RISCV|RS2[3]~5_combout ),
	.datab(\CPU_RISCV|regs|rf~917_q ),
	.datac(\CPU_RISCV|regs|rf~789_q ),
	.datad(\CPU_RISCV|regs|rf~1885_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1886_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1886 .lut_mask = 16'hDDA0;
defparam \CPU_RISCV|regs|rf~1886 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y30_N8
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1887 (
// Equation(s):
// \CPU_RISCV|regs|rf~1887_combout  = (\CPU_RISCV|RS2[0]~9_combout  & (\CPU_RISCV|RS2[1]~7_combout )) # (!\CPU_RISCV|RS2[0]~9_combout  & ((\CPU_RISCV|RS2[1]~7_combout  & (\CPU_RISCV|regs|rf~1884_combout )) # (!\CPU_RISCV|RS2[1]~7_combout  & 
// ((\CPU_RISCV|regs|rf~1886_combout )))))

	.dataa(\CPU_RISCV|RS2[0]~9_combout ),
	.datab(\CPU_RISCV|RS2[1]~7_combout ),
	.datac(\CPU_RISCV|regs|rf~1884_combout ),
	.datad(\CPU_RISCV|regs|rf~1886_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1887_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1887 .lut_mask = 16'hD9C8;
defparam \CPU_RISCV|regs|rf~1887 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y29_N7
dffeas \CPU_RISCV|regs|rf~949 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~108_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2782_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~949_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~949 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~949 .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y29_N25
dffeas \CPU_RISCV|regs|rf~565 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~108_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2780_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~565_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~565 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~565 .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y29_N5
dffeas \CPU_RISCV|regs|rf~821 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~108_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2777_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~821_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~821 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~821 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y29_N4
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1881 (
// Equation(s):
// \CPU_RISCV|regs|rf~1881_combout  = (\CPU_RISCV|RS2[3]~5_combout  & (((\CPU_RISCV|regs|rf~821_q ) # (\CPU_RISCV|RS2[2]~3_combout )))) # (!\CPU_RISCV|RS2[3]~5_combout  & (\CPU_RISCV|regs|rf~565_q  & ((!\CPU_RISCV|RS2[2]~3_combout ))))

	.dataa(\CPU_RISCV|RS2[3]~5_combout ),
	.datab(\CPU_RISCV|regs|rf~565_q ),
	.datac(\CPU_RISCV|regs|rf~821_q ),
	.datad(\CPU_RISCV|RS2[2]~3_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1881_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1881 .lut_mask = 16'hAAE4;
defparam \CPU_RISCV|regs|rf~1881 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y29_N11
dffeas \CPU_RISCV|regs|rf~693 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~108_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2778_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~693_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~693 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~693 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y29_N10
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1882 (
// Equation(s):
// \CPU_RISCV|regs|rf~1882_combout  = (\CPU_RISCV|regs|rf~1881_combout  & ((\CPU_RISCV|regs|rf~949_q ) # ((!\CPU_RISCV|RS2[2]~3_combout )))) # (!\CPU_RISCV|regs|rf~1881_combout  & (((\CPU_RISCV|regs|rf~693_q  & \CPU_RISCV|RS2[2]~3_combout ))))

	.dataa(\CPU_RISCV|regs|rf~949_q ),
	.datab(\CPU_RISCV|regs|rf~1881_combout ),
	.datac(\CPU_RISCV|regs|rf~693_q ),
	.datad(\CPU_RISCV|RS2[2]~3_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1882_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1882 .lut_mask = 16'hB8CC;
defparam \CPU_RISCV|regs|rf~1882 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y30_N18
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1890 (
// Equation(s):
// \CPU_RISCV|regs|rf~1890_combout  = (\CPU_RISCV|RS2[0]~9_combout  & ((\CPU_RISCV|regs|rf~1887_combout  & (\CPU_RISCV|regs|rf~1889_combout )) # (!\CPU_RISCV|regs|rf~1887_combout  & ((\CPU_RISCV|regs|rf~1882_combout ))))) # (!\CPU_RISCV|RS2[0]~9_combout  & 
// (((\CPU_RISCV|regs|rf~1887_combout ))))

	.dataa(\CPU_RISCV|RS2[0]~9_combout ),
	.datab(\CPU_RISCV|regs|rf~1889_combout ),
	.datac(\CPU_RISCV|regs|rf~1887_combout ),
	.datad(\CPU_RISCV|regs|rf~1882_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1890_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1890 .lut_mask = 16'hDAD0;
defparam \CPU_RISCV|regs|rf~1890 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y30_N24
cycloneive_lcell_comb \CPU_RISCV|regs|rd2[21]~11 (
// Equation(s):
// \CPU_RISCV|regs|rd2[21]~11_combout  = (!\CPU_RISCV|regs|Equal1~1_combout  & ((\CPU_RISCV|RS2[4]~10_combout  & ((\CPU_RISCV|regs|rf~1890_combout ))) # (!\CPU_RISCV|RS2[4]~10_combout  & (\CPU_RISCV|regs|rf~1900_combout ))))

	.dataa(\CPU_RISCV|RS2[4]~10_combout ),
	.datab(\CPU_RISCV|regs|Equal1~1_combout ),
	.datac(\CPU_RISCV|regs|rf~1900_combout ),
	.datad(\CPU_RISCV|regs|rf~1890_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rd2[21]~11_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rd2[21]~11 .lut_mask = 16'h3210;
defparam \CPU_RISCV|regs|rd2[21]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y34_N10
cycloneive_lcell_comb \CPU_RISCV|Add1~42 (
// Equation(s):
// \CPU_RISCV|Add1~42_combout  = (\CPU_RISCV|regs|rd2[21]~11_combout  & ((\CPU_RISCV|regs|rd1[21]~10_combout  & (\CPU_RISCV|Add1~41  & VCC)) # (!\CPU_RISCV|regs|rd1[21]~10_combout  & (!\CPU_RISCV|Add1~41 )))) # (!\CPU_RISCV|regs|rd2[21]~11_combout  & 
// ((\CPU_RISCV|regs|rd1[21]~10_combout  & (!\CPU_RISCV|Add1~41 )) # (!\CPU_RISCV|regs|rd1[21]~10_combout  & ((\CPU_RISCV|Add1~41 ) # (GND)))))
// \CPU_RISCV|Add1~43  = CARRY((\CPU_RISCV|regs|rd2[21]~11_combout  & (!\CPU_RISCV|regs|rd1[21]~10_combout  & !\CPU_RISCV|Add1~41 )) # (!\CPU_RISCV|regs|rd2[21]~11_combout  & ((!\CPU_RISCV|Add1~41 ) # (!\CPU_RISCV|regs|rd1[21]~10_combout ))))

	.dataa(\CPU_RISCV|regs|rd2[21]~11_combout ),
	.datab(\CPU_RISCV|regs|rd1[21]~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU_RISCV|Add1~41 ),
	.combout(\CPU_RISCV|Add1~42_combout ),
	.cout(\CPU_RISCV|Add1~43 ));
// synopsys translate_off
defparam \CPU_RISCV|Add1~42 .lut_mask = 16'h9617;
defparam \CPU_RISCV|Add1~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y35_N14
cycloneive_lcell_comb \CPU_RISCV|Equal16~25 (
// Equation(s):
// \CPU_RISCV|Equal16~25_combout  = \CPU_RISCV|regs|rd1[21]~10_combout  $ (\CPU_RISCV|regs|rd2[21]~11_combout )

	.dataa(gnd),
	.datab(\CPU_RISCV|regs|rd1[21]~10_combout ),
	.datac(gnd),
	.datad(\CPU_RISCV|regs|rd2[21]~11_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|Equal16~25_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|Equal16~25 .lut_mask = 16'h33CC;
defparam \CPU_RISCV|Equal16~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y38_N30
cycloneive_lcell_comb \CPU_RISCV|ShiftLeft0~135 (
// Equation(s):
// \CPU_RISCV|ShiftLeft0~135_combout  = (!\CPU_RISCV|regs|Equal0~1_combout  & ((\CPU_RISCV|imm[2]~19_combout  & (\CPU_RISCV|ShiftLeft0~69_combout )) # (!\CPU_RISCV|imm[2]~19_combout  & ((\CPU_RISCV|ShiftLeft0~72_combout )))))

	.dataa(\CPU_RISCV|regs|Equal0~1_combout ),
	.datab(\CPU_RISCV|imm[2]~19_combout ),
	.datac(\CPU_RISCV|ShiftLeft0~69_combout ),
	.datad(\CPU_RISCV|ShiftLeft0~72_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|ShiftLeft0~135_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|ShiftLeft0~135 .lut_mask = 16'h5140;
defparam \CPU_RISCV|ShiftLeft0~135 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y38_N22
cycloneive_lcell_comb \CPU_RISCV|ShiftLeft0~83 (
// Equation(s):
// \CPU_RISCV|ShiftLeft0~83_combout  = (\CPU_RISCV|ShiftLeft0~8_combout  & ((\CPU_RISCV|regs|rf~2762_combout ) # ((\CPU_RISCV|ShiftLeft0~9_combout  & \CPU_RISCV|regs|rf~2763_combout )))) # (!\CPU_RISCV|ShiftLeft0~8_combout  & (\CPU_RISCV|ShiftLeft0~9_combout 
//  & (\CPU_RISCV|regs|rf~2763_combout )))

	.dataa(\CPU_RISCV|ShiftLeft0~8_combout ),
	.datab(\CPU_RISCV|ShiftLeft0~9_combout ),
	.datac(\CPU_RISCV|regs|rf~2763_combout ),
	.datad(\CPU_RISCV|regs|rf~2762_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|ShiftLeft0~83_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|ShiftLeft0~83 .lut_mask = 16'hEAC0;
defparam \CPU_RISCV|ShiftLeft0~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y33_N20
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1878 (
// Equation(s):
// \CPU_RISCV|regs|rf~1878_combout  = (\CPU_RISCV|RS1[0]~7_combout  & (((\CPU_RISCV|RS1[1]~6_combout )))) # (!\CPU_RISCV|RS1[0]~7_combout  & ((\CPU_RISCV|RS1[1]~6_combout  & (\CPU_RISCV|regs|rf~469_q )) # (!\CPU_RISCV|RS1[1]~6_combout  & 
// ((\CPU_RISCV|regs|rf~405_q )))))

	.dataa(\CPU_RISCV|RS1[0]~7_combout ),
	.datab(\CPU_RISCV|regs|rf~469_q ),
	.datac(\CPU_RISCV|regs|rf~405_q ),
	.datad(\CPU_RISCV|RS1[1]~6_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1878_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1878 .lut_mask = 16'hEE50;
defparam \CPU_RISCV|regs|rf~1878 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y33_N16
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1879 (
// Equation(s):
// \CPU_RISCV|regs|rf~1879_combout  = (\CPU_RISCV|RS1[0]~7_combout  & ((\CPU_RISCV|regs|rf~1878_combout  & (\CPU_RISCV|regs|rf~501_q )) # (!\CPU_RISCV|regs|rf~1878_combout  & ((\CPU_RISCV|regs|rf~437_q ))))) # (!\CPU_RISCV|RS1[0]~7_combout  & 
// (((\CPU_RISCV|regs|rf~1878_combout ))))

	.dataa(\CPU_RISCV|regs|rf~501_q ),
	.datab(\CPU_RISCV|RS1[0]~7_combout ),
	.datac(\CPU_RISCV|regs|rf~437_q ),
	.datad(\CPU_RISCV|regs|rf~1878_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1879_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1879 .lut_mask = 16'hBBC0;
defparam \CPU_RISCV|regs|rf~1879 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y32_N8
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1875 (
// Equation(s):
// \CPU_RISCV|regs|rf~1875_combout  = (\CPU_RISCV|RS1[1]~6_combout  & (((\CPU_RISCV|RS1[0]~7_combout )))) # (!\CPU_RISCV|RS1[1]~6_combout  & ((\CPU_RISCV|RS1[0]~7_combout  & (\CPU_RISCV|regs|rf~53_q )) # (!\CPU_RISCV|RS1[0]~7_combout  & 
// ((\CPU_RISCV|regs|rf~21_q )))))

	.dataa(\CPU_RISCV|RS1[1]~6_combout ),
	.datab(\CPU_RISCV|regs|rf~53_q ),
	.datac(\CPU_RISCV|regs|rf~21_q ),
	.datad(\CPU_RISCV|RS1[0]~7_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1875_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1875 .lut_mask = 16'hEE50;
defparam \CPU_RISCV|regs|rf~1875 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y32_N18
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1876 (
// Equation(s):
// \CPU_RISCV|regs|rf~1876_combout  = (\CPU_RISCV|RS1[1]~6_combout  & ((\CPU_RISCV|regs|rf~1875_combout  & (\CPU_RISCV|regs|rf~117_q )) # (!\CPU_RISCV|regs|rf~1875_combout  & ((\CPU_RISCV|regs|rf~85_q ))))) # (!\CPU_RISCV|RS1[1]~6_combout  & 
// (\CPU_RISCV|regs|rf~1875_combout ))

	.dataa(\CPU_RISCV|RS1[1]~6_combout ),
	.datab(\CPU_RISCV|regs|rf~1875_combout ),
	.datac(\CPU_RISCV|regs|rf~117_q ),
	.datad(\CPU_RISCV|regs|rf~85_q ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1876_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1876 .lut_mask = 16'hE6C4;
defparam \CPU_RISCV|regs|rf~1876 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y35_N12
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1873 (
// Equation(s):
// \CPU_RISCV|regs|rf~1873_combout  = (\CPU_RISCV|RS1[1]~6_combout  & ((\CPU_RISCV|regs|rf~213_q ) # ((\CPU_RISCV|RS1[0]~7_combout )))) # (!\CPU_RISCV|RS1[1]~6_combout  & (((\CPU_RISCV|regs|rf~149_q  & !\CPU_RISCV|RS1[0]~7_combout ))))

	.dataa(\CPU_RISCV|regs|rf~213_q ),
	.datab(\CPU_RISCV|RS1[1]~6_combout ),
	.datac(\CPU_RISCV|regs|rf~149_q ),
	.datad(\CPU_RISCV|RS1[0]~7_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1873_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1873 .lut_mask = 16'hCCB8;
defparam \CPU_RISCV|regs|rf~1873 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y35_N6
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1874 (
// Equation(s):
// \CPU_RISCV|regs|rf~1874_combout  = (\CPU_RISCV|regs|rf~1873_combout  & (((\CPU_RISCV|regs|rf~245_q ) # (!\CPU_RISCV|RS1[0]~7_combout )))) # (!\CPU_RISCV|regs|rf~1873_combout  & (\CPU_RISCV|regs|rf~181_q  & ((\CPU_RISCV|RS1[0]~7_combout ))))

	.dataa(\CPU_RISCV|regs|rf~1873_combout ),
	.datab(\CPU_RISCV|regs|rf~181_q ),
	.datac(\CPU_RISCV|regs|rf~245_q ),
	.datad(\CPU_RISCV|RS1[0]~7_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1874_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1874 .lut_mask = 16'hE4AA;
defparam \CPU_RISCV|regs|rf~1874 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y35_N4
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1877 (
// Equation(s):
// \CPU_RISCV|regs|rf~1877_combout  = (\CPU_RISCV|RS1[3]~5_combout  & (\CPU_RISCV|RS1[2]~4_combout )) # (!\CPU_RISCV|RS1[3]~5_combout  & ((\CPU_RISCV|RS1[2]~4_combout  & ((\CPU_RISCV|regs|rf~1874_combout ))) # (!\CPU_RISCV|RS1[2]~4_combout  & 
// (\CPU_RISCV|regs|rf~1876_combout ))))

	.dataa(\CPU_RISCV|RS1[3]~5_combout ),
	.datab(\CPU_RISCV|RS1[2]~4_combout ),
	.datac(\CPU_RISCV|regs|rf~1876_combout ),
	.datad(\CPU_RISCV|regs|rf~1874_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1877_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1877 .lut_mask = 16'hDC98;
defparam \CPU_RISCV|regs|rf~1877 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y36_N18
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1871 (
// Equation(s):
// \CPU_RISCV|regs|rf~1871_combout  = (\CPU_RISCV|RS1[1]~6_combout  & (((\CPU_RISCV|RS1[0]~7_combout )))) # (!\CPU_RISCV|RS1[1]~6_combout  & ((\CPU_RISCV|RS1[0]~7_combout  & (\CPU_RISCV|regs|rf~309_q )) # (!\CPU_RISCV|RS1[0]~7_combout  & 
// ((\CPU_RISCV|regs|rf~277_q )))))

	.dataa(\CPU_RISCV|regs|rf~309_q ),
	.datab(\CPU_RISCV|RS1[1]~6_combout ),
	.datac(\CPU_RISCV|regs|rf~277_q ),
	.datad(\CPU_RISCV|RS1[0]~7_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1871_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1871 .lut_mask = 16'hEE30;
defparam \CPU_RISCV|regs|rf~1871 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y36_N16
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1872 (
// Equation(s):
// \CPU_RISCV|regs|rf~1872_combout  = (\CPU_RISCV|RS1[1]~6_combout  & ((\CPU_RISCV|regs|rf~1871_combout  & ((\CPU_RISCV|regs|rf~373_q ))) # (!\CPU_RISCV|regs|rf~1871_combout  & (\CPU_RISCV|regs|rf~341_q )))) # (!\CPU_RISCV|RS1[1]~6_combout  & 
// (((\CPU_RISCV|regs|rf~1871_combout ))))

	.dataa(\CPU_RISCV|regs|rf~341_q ),
	.datab(\CPU_RISCV|RS1[1]~6_combout ),
	.datac(\CPU_RISCV|regs|rf~373_q ),
	.datad(\CPU_RISCV|regs|rf~1871_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1872_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1872 .lut_mask = 16'hF388;
defparam \CPU_RISCV|regs|rf~1872 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y35_N10
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1880 (
// Equation(s):
// \CPU_RISCV|regs|rf~1880_combout  = (\CPU_RISCV|RS1[3]~5_combout  & ((\CPU_RISCV|regs|rf~1877_combout  & (\CPU_RISCV|regs|rf~1879_combout )) # (!\CPU_RISCV|regs|rf~1877_combout  & ((\CPU_RISCV|regs|rf~1872_combout ))))) # (!\CPU_RISCV|RS1[3]~5_combout  & 
// (((\CPU_RISCV|regs|rf~1877_combout ))))

	.dataa(\CPU_RISCV|RS1[3]~5_combout ),
	.datab(\CPU_RISCV|regs|rf~1879_combout ),
	.datac(\CPU_RISCV|regs|rf~1877_combout ),
	.datad(\CPU_RISCV|regs|rf~1872_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1880_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1880 .lut_mask = 16'hDAD0;
defparam \CPU_RISCV|regs|rf~1880 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y35_N6
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2766 (
// Equation(s):
// \CPU_RISCV|regs|rf~2766_combout  = (\imem|RAM~1228_combout  & ((\CPU_RISCV|RS1~2_combout  & ((\CPU_RISCV|regs|rf~1880_combout ))) # (!\CPU_RISCV|RS1~2_combout  & (\CPU_RISCV|regs|rf~1870_combout )))) # (!\imem|RAM~1228_combout  & 
// (((\CPU_RISCV|regs|rf~1880_combout ))))

	.dataa(\CPU_RISCV|regs|rf~1870_combout ),
	.datab(\imem|RAM~1228_combout ),
	.datac(\CPU_RISCV|RS1~2_combout ),
	.datad(\CPU_RISCV|regs|rf~1880_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2766_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2766 .lut_mask = 16'hFB08;
defparam \CPU_RISCV|regs|rf~2766 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y31_N2
cycloneive_lcell_comb \CPU_RISCV|ShiftLeft0~82 (
// Equation(s):
// \CPU_RISCV|ShiftLeft0~82_combout  = (\CPU_RISCV|comb~30_combout  & ((\CPU_RISCV|RS1[4]~8_combout  & (\CPU_RISCV|regs|rf~1910_combout )) # (!\CPU_RISCV|RS1[4]~8_combout  & ((\CPU_RISCV|regs|rf~1920_combout )))))

	.dataa(\CPU_RISCV|regs|rf~1910_combout ),
	.datab(\CPU_RISCV|comb~30_combout ),
	.datac(\CPU_RISCV|RS1[4]~8_combout ),
	.datad(\CPU_RISCV|regs|rf~1920_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|ShiftLeft0~82_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|ShiftLeft0~82 .lut_mask = 16'h8C80;
defparam \CPU_RISCV|ShiftLeft0~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y38_N12
cycloneive_lcell_comb \CPU_RISCV|ShiftLeft0~84 (
// Equation(s):
// \CPU_RISCV|ShiftLeft0~84_combout  = (\CPU_RISCV|ShiftLeft0~83_combout ) # ((\CPU_RISCV|ShiftLeft0~82_combout ) # ((\CPU_RISCV|ShiftLeft0~4_combout  & \CPU_RISCV|regs|rf~2766_combout )))

	.dataa(\CPU_RISCV|ShiftLeft0~83_combout ),
	.datab(\CPU_RISCV|ShiftLeft0~4_combout ),
	.datac(\CPU_RISCV|regs|rf~2766_combout ),
	.datad(\CPU_RISCV|ShiftLeft0~82_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|ShiftLeft0~84_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|ShiftLeft0~84 .lut_mask = 16'hFFEA;
defparam \CPU_RISCV|ShiftLeft0~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y38_N6
cycloneive_lcell_comb \CPU_RISCV|ShiftLeft0~85 (
// Equation(s):
// \CPU_RISCV|ShiftLeft0~85_combout  = (!\CPU_RISCV|regs|Equal0~1_combout  & ((\CPU_RISCV|imm[2]~19_combout  & (\CPU_RISCV|ShiftLeft0~81_combout )) # (!\CPU_RISCV|imm[2]~19_combout  & ((\CPU_RISCV|ShiftLeft0~84_combout )))))

	.dataa(\CPU_RISCV|regs|Equal0~1_combout ),
	.datab(\CPU_RISCV|imm[2]~19_combout ),
	.datac(\CPU_RISCV|ShiftLeft0~81_combout ),
	.datad(\CPU_RISCV|ShiftLeft0~84_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|ShiftLeft0~85_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|ShiftLeft0~85 .lut_mask = 16'h5140;
defparam \CPU_RISCV|ShiftLeft0~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y38_N0
cycloneive_lcell_comb \CPU_RISCV|comb~103 (
// Equation(s):
// \CPU_RISCV|comb~103_combout  = (\CPU_RISCV|comb~31_combout  & (!\CPU_RISCV|result[0]~3_combout )) # (!\CPU_RISCV|comb~31_combout  & ((\CPU_RISCV|result[0]~3_combout  & ((\CPU_RISCV|ShiftLeft0~85_combout ))) # (!\CPU_RISCV|result[0]~3_combout  & 
// (\CPU_RISCV|Add3~42_combout ))))

	.dataa(\CPU_RISCV|comb~31_combout ),
	.datab(\CPU_RISCV|result[0]~3_combout ),
	.datac(\CPU_RISCV|Add3~42_combout ),
	.datad(\CPU_RISCV|ShiftLeft0~85_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~103_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~103 .lut_mask = 16'h7632;
defparam \CPU_RISCV|comb~103 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y38_N18
cycloneive_lcell_comb \CPU_RISCV|ShiftLeft0~136 (
// Equation(s):
// \CPU_RISCV|ShiftLeft0~136_combout  = (!\CPU_RISCV|imm[3]~18_combout  & (\CPU_RISCV|comb~104_combout  & !\CPU_RISCV|regs|Equal0~1_combout ))

	.dataa(\CPU_RISCV|imm[3]~18_combout ),
	.datab(gnd),
	.datac(\CPU_RISCV|comb~104_combout ),
	.datad(\CPU_RISCV|regs|Equal0~1_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|ShiftLeft0~136_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|ShiftLeft0~136 .lut_mask = 16'h0050;
defparam \CPU_RISCV|ShiftLeft0~136 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y38_N28
cycloneive_lcell_comb \CPU_RISCV|comb~105 (
// Equation(s):
// \CPU_RISCV|comb~105_combout  = (\CPU_RISCV|comb~103_combout  & (((\CPU_RISCV|ShiftLeft0~136_combout ) # (!\CPU_RISCV|comb~31_combout )))) # (!\CPU_RISCV|comb~103_combout  & (\CPU_RISCV|ShiftLeft0~135_combout  & (\CPU_RISCV|comb~31_combout )))

	.dataa(\CPU_RISCV|ShiftLeft0~135_combout ),
	.datab(\CPU_RISCV|comb~103_combout ),
	.datac(\CPU_RISCV|comb~31_combout ),
	.datad(\CPU_RISCV|ShiftLeft0~136_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~105_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~105 .lut_mask = 16'hEC2C;
defparam \CPU_RISCV|comb~105 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y35_N24
cycloneive_lcell_comb \CPU_RISCV|comb~106 (
// Equation(s):
// \CPU_RISCV|comb~106_combout  = (\CPU_RISCV|comb~28_combout  & ((\CPU_RISCV|comb~207_combout  & (\CPU_RISCV|Add2~42_combout )) # (!\CPU_RISCV|comb~207_combout  & ((\CPU_RISCV|comb~105_combout ))))) # (!\CPU_RISCV|comb~28_combout  & 
// (\CPU_RISCV|comb~207_combout ))

	.dataa(\CPU_RISCV|comb~28_combout ),
	.datab(\CPU_RISCV|comb~207_combout ),
	.datac(\CPU_RISCV|Add2~42_combout ),
	.datad(\CPU_RISCV|comb~105_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~106_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~106 .lut_mask = 16'hE6C4;
defparam \CPU_RISCV|comb~106 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y35_N2
cycloneive_lcell_comb \CPU_RISCV|comb~107 (
// Equation(s):
// \CPU_RISCV|comb~107_combout  = (\CPU_RISCV|comb~29_combout  & ((\CPU_RISCV|comb~106_combout  & (\CPU_RISCV|imm[21]~42_combout )) # (!\CPU_RISCV|comb~106_combout  & ((\CPU_RISCV|Equal16~25_combout ))))) # (!\CPU_RISCV|comb~29_combout  & 
// (((\CPU_RISCV|comb~106_combout ))))

	.dataa(\CPU_RISCV|comb~29_combout ),
	.datab(\CPU_RISCV|imm[21]~42_combout ),
	.datac(\CPU_RISCV|Equal16~25_combout ),
	.datad(\CPU_RISCV|comb~106_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~107_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~107 .lut_mask = 16'hDDA0;
defparam \CPU_RISCV|comb~107 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y35_N12
cycloneive_lcell_comb \CPU_RISCV|comb~108 (
// Equation(s):
// \CPU_RISCV|comb~108_combout  = (\CPU_RISCV|comb~39_combout  & ((\CPU_RISCV|Add1~42_combout ) # ((\CPU_RISCV|comb~38_combout  & \CPU_RISCV|comb~107_combout )))) # (!\CPU_RISCV|comb~39_combout  & (\CPU_RISCV|comb~38_combout  & ((\CPU_RISCV|comb~107_combout 
// ))))

	.dataa(\CPU_RISCV|comb~39_combout ),
	.datab(\CPU_RISCV|comb~38_combout ),
	.datac(\CPU_RISCV|Add1~42_combout ),
	.datad(\CPU_RISCV|comb~107_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~108_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~108 .lut_mask = 16'hECA0;
defparam \CPU_RISCV|comb~108 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y30_N25
dffeas \CPU_RISCV|regs|rf~885 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~108_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2788_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~885_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~885 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~885 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y30_N0
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1868 (
// Equation(s):
// \CPU_RISCV|regs|rf~1868_combout  = (\CPU_RISCV|RS1[3]~5_combout  & (((\CPU_RISCV|RS1[2]~4_combout )))) # (!\CPU_RISCV|RS1[3]~5_combout  & ((\CPU_RISCV|RS1[2]~4_combout  & (\CPU_RISCV|regs|rf~757_q )) # (!\CPU_RISCV|RS1[2]~4_combout  & 
// ((\CPU_RISCV|regs|rf~629_q )))))

	.dataa(\CPU_RISCV|RS1[3]~5_combout ),
	.datab(\CPU_RISCV|regs|rf~757_q ),
	.datac(\CPU_RISCV|regs|rf~629_q ),
	.datad(\CPU_RISCV|RS1[2]~4_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1868_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1868 .lut_mask = 16'hEE50;
defparam \CPU_RISCV|regs|rf~1868 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y30_N2
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1869 (
// Equation(s):
// \CPU_RISCV|regs|rf~1869_combout  = (\CPU_RISCV|RS1[3]~5_combout  & ((\CPU_RISCV|regs|rf~1868_combout  & ((\CPU_RISCV|regs|rf~1013_q ))) # (!\CPU_RISCV|regs|rf~1868_combout  & (\CPU_RISCV|regs|rf~885_q )))) # (!\CPU_RISCV|RS1[3]~5_combout  & 
// (((\CPU_RISCV|regs|rf~1868_combout ))))

	.dataa(\CPU_RISCV|RS1[3]~5_combout ),
	.datab(\CPU_RISCV|regs|rf~885_q ),
	.datac(\CPU_RISCV|regs|rf~1013_q ),
	.datad(\CPU_RISCV|regs|rf~1868_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1869_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1869 .lut_mask = 16'hF588;
defparam \CPU_RISCV|regs|rf~1869 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y31_N24
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1861 (
// Equation(s):
// \CPU_RISCV|regs|rf~1861_combout  = (\CPU_RISCV|RS1[2]~4_combout  & (((\CPU_RISCV|RS1[3]~5_combout )))) # (!\CPU_RISCV|RS1[2]~4_combout  & ((\CPU_RISCV|RS1[3]~5_combout  & (\CPU_RISCV|regs|rf~853_q )) # (!\CPU_RISCV|RS1[3]~5_combout  & 
// ((\CPU_RISCV|regs|rf~597_q )))))

	.dataa(\CPU_RISCV|RS1[2]~4_combout ),
	.datab(\CPU_RISCV|regs|rf~853_q ),
	.datac(\CPU_RISCV|regs|rf~597_q ),
	.datad(\CPU_RISCV|RS1[3]~5_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1861_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1861 .lut_mask = 16'hEE50;
defparam \CPU_RISCV|regs|rf~1861 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y31_N14
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1862 (
// Equation(s):
// \CPU_RISCV|regs|rf~1862_combout  = (\CPU_RISCV|RS1[2]~4_combout  & ((\CPU_RISCV|regs|rf~1861_combout  & ((\CPU_RISCV|regs|rf~981_q ))) # (!\CPU_RISCV|regs|rf~1861_combout  & (\CPU_RISCV|regs|rf~725_q )))) # (!\CPU_RISCV|RS1[2]~4_combout  & 
// (((\CPU_RISCV|regs|rf~1861_combout ))))

	.dataa(\CPU_RISCV|RS1[2]~4_combout ),
	.datab(\CPU_RISCV|regs|rf~725_q ),
	.datac(\CPU_RISCV|regs|rf~981_q ),
	.datad(\CPU_RISCV|regs|rf~1861_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1862_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1862 .lut_mask = 16'hF588;
defparam \CPU_RISCV|regs|rf~1862 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y29_N24
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1863 (
// Equation(s):
// \CPU_RISCV|regs|rf~1863_combout  = (\CPU_RISCV|RS1[3]~5_combout  & (((\CPU_RISCV|RS1[2]~4_combout )))) # (!\CPU_RISCV|RS1[3]~5_combout  & ((\CPU_RISCV|RS1[2]~4_combout  & (\CPU_RISCV|regs|rf~693_q )) # (!\CPU_RISCV|RS1[2]~4_combout  & 
// ((\CPU_RISCV|regs|rf~565_q )))))

	.dataa(\CPU_RISCV|regs|rf~693_q ),
	.datab(\CPU_RISCV|RS1[3]~5_combout ),
	.datac(\CPU_RISCV|regs|rf~565_q ),
	.datad(\CPU_RISCV|RS1[2]~4_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1863_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1863 .lut_mask = 16'hEE30;
defparam \CPU_RISCV|regs|rf~1863 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y29_N6
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1864 (
// Equation(s):
// \CPU_RISCV|regs|rf~1864_combout  = (\CPU_RISCV|RS1[3]~5_combout  & ((\CPU_RISCV|regs|rf~1863_combout  & ((\CPU_RISCV|regs|rf~949_q ))) # (!\CPU_RISCV|regs|rf~1863_combout  & (\CPU_RISCV|regs|rf~821_q )))) # (!\CPU_RISCV|RS1[3]~5_combout  & 
// (((\CPU_RISCV|regs|rf~1863_combout ))))

	.dataa(\CPU_RISCV|regs|rf~821_q ),
	.datab(\CPU_RISCV|RS1[3]~5_combout ),
	.datac(\CPU_RISCV|regs|rf~949_q ),
	.datad(\CPU_RISCV|regs|rf~1863_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1864_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1864 .lut_mask = 16'hF388;
defparam \CPU_RISCV|regs|rf~1864 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y31_N20
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1865 (
// Equation(s):
// \CPU_RISCV|regs|rf~1865_combout  = (\CPU_RISCV|RS1[2]~4_combout  & (\CPU_RISCV|RS1[3]~5_combout )) # (!\CPU_RISCV|RS1[2]~4_combout  & ((\CPU_RISCV|RS1[3]~5_combout  & ((\CPU_RISCV|regs|rf~789_q ))) # (!\CPU_RISCV|RS1[3]~5_combout  & 
// (\CPU_RISCV|regs|rf~533_q ))))

	.dataa(\CPU_RISCV|RS1[2]~4_combout ),
	.datab(\CPU_RISCV|RS1[3]~5_combout ),
	.datac(\CPU_RISCV|regs|rf~533_q ),
	.datad(\CPU_RISCV|regs|rf~789_q ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1865_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1865 .lut_mask = 16'hDC98;
defparam \CPU_RISCV|regs|rf~1865 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y31_N26
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1866 (
// Equation(s):
// \CPU_RISCV|regs|rf~1866_combout  = (\CPU_RISCV|RS1[2]~4_combout  & ((\CPU_RISCV|regs|rf~1865_combout  & ((\CPU_RISCV|regs|rf~917_q ))) # (!\CPU_RISCV|regs|rf~1865_combout  & (\CPU_RISCV|regs|rf~661_q )))) # (!\CPU_RISCV|RS1[2]~4_combout  & 
// (((\CPU_RISCV|regs|rf~1865_combout ))))

	.dataa(\CPU_RISCV|regs|rf~661_q ),
	.datab(\CPU_RISCV|RS1[2]~4_combout ),
	.datac(\CPU_RISCV|regs|rf~917_q ),
	.datad(\CPU_RISCV|regs|rf~1865_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1866_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1866 .lut_mask = 16'hF388;
defparam \CPU_RISCV|regs|rf~1866 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y35_N24
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1867 (
// Equation(s):
// \CPU_RISCV|regs|rf~1867_combout  = (\CPU_RISCV|RS1[1]~6_combout  & (\CPU_RISCV|RS1[0]~7_combout )) # (!\CPU_RISCV|RS1[1]~6_combout  & ((\CPU_RISCV|RS1[0]~7_combout  & (\CPU_RISCV|regs|rf~1864_combout )) # (!\CPU_RISCV|RS1[0]~7_combout  & 
// ((\CPU_RISCV|regs|rf~1866_combout )))))

	.dataa(\CPU_RISCV|RS1[1]~6_combout ),
	.datab(\CPU_RISCV|RS1[0]~7_combout ),
	.datac(\CPU_RISCV|regs|rf~1864_combout ),
	.datad(\CPU_RISCV|regs|rf~1866_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1867_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1867 .lut_mask = 16'hD9C8;
defparam \CPU_RISCV|regs|rf~1867 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y35_N26
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1870 (
// Equation(s):
// \CPU_RISCV|regs|rf~1870_combout  = (\CPU_RISCV|RS1[1]~6_combout  & ((\CPU_RISCV|regs|rf~1867_combout  & (\CPU_RISCV|regs|rf~1869_combout )) # (!\CPU_RISCV|regs|rf~1867_combout  & ((\CPU_RISCV|regs|rf~1862_combout ))))) # (!\CPU_RISCV|RS1[1]~6_combout  & 
// (((\CPU_RISCV|regs|rf~1867_combout ))))

	.dataa(\CPU_RISCV|regs|rf~1869_combout ),
	.datab(\CPU_RISCV|RS1[1]~6_combout ),
	.datac(\CPU_RISCV|regs|rf~1862_combout ),
	.datad(\CPU_RISCV|regs|rf~1867_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1870_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1870 .lut_mask = 16'hBBC0;
defparam \CPU_RISCV|regs|rf~1870 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y35_N20
cycloneive_lcell_comb \CPU_RISCV|regs|rd1[21]~10 (
// Equation(s):
// \CPU_RISCV|regs|rd1[21]~10_combout  = (!\CPU_RISCV|regs|Equal0~1_combout  & ((\CPU_RISCV|RS1[4]~8_combout  & (\CPU_RISCV|regs|rf~1870_combout )) # (!\CPU_RISCV|RS1[4]~8_combout  & ((\CPU_RISCV|regs|rf~1880_combout )))))

	.dataa(\CPU_RISCV|regs|Equal0~1_combout ),
	.datab(\CPU_RISCV|RS1[4]~8_combout ),
	.datac(\CPU_RISCV|regs|rf~1870_combout ),
	.datad(\CPU_RISCV|regs|rf~1880_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rd1[21]~10_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rd1[21]~10 .lut_mask = 16'h5140;
defparam \CPU_RISCV|regs|rd1[21]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N10
cycloneive_lcell_comb \CPU_RISCV|Add2~42 (
// Equation(s):
// \CPU_RISCV|Add2~42_combout  = (\CPU_RISCV|imm[21]~42_combout  & ((\CPU_RISCV|regs|rd1[21]~10_combout  & (\CPU_RISCV|Add2~41  & VCC)) # (!\CPU_RISCV|regs|rd1[21]~10_combout  & (!\CPU_RISCV|Add2~41 )))) # (!\CPU_RISCV|imm[21]~42_combout  & 
// ((\CPU_RISCV|regs|rd1[21]~10_combout  & (!\CPU_RISCV|Add2~41 )) # (!\CPU_RISCV|regs|rd1[21]~10_combout  & ((\CPU_RISCV|Add2~41 ) # (GND)))))
// \CPU_RISCV|Add2~43  = CARRY((\CPU_RISCV|imm[21]~42_combout  & (!\CPU_RISCV|regs|rd1[21]~10_combout  & !\CPU_RISCV|Add2~41 )) # (!\CPU_RISCV|imm[21]~42_combout  & ((!\CPU_RISCV|Add2~41 ) # (!\CPU_RISCV|regs|rd1[21]~10_combout ))))

	.dataa(\CPU_RISCV|imm[21]~42_combout ),
	.datab(\CPU_RISCV|regs|rd1[21]~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU_RISCV|Add2~41 ),
	.combout(\CPU_RISCV|Add2~42_combout ),
	.cout(\CPU_RISCV|Add2~43 ));
// synopsys translate_off
defparam \CPU_RISCV|Add2~42 .lut_mask = 16'h9617;
defparam \CPU_RISCV|Add2~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y39_N14
cycloneive_lcell_comb \CPU_RISCV|Add0~115 (
// Equation(s):
// \CPU_RISCV|Add0~115_combout  = (\CPU_RISCV|pc[21]~3_combout ) # ((\CPU_RISCV|is_jalr~0_combout  & ((\CPU_RISCV|Add2~42_combout ))) # (!\CPU_RISCV|is_jalr~0_combout  & (\CPU_RISCV|Add3~42_combout )))

	.dataa(\CPU_RISCV|is_jalr~0_combout ),
	.datab(\CPU_RISCV|Add3~42_combout ),
	.datac(\CPU_RISCV|pc[21]~3_combout ),
	.datad(\CPU_RISCV|Add2~42_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|Add0~115_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|Add0~115 .lut_mask = 16'hFEF4;
defparam \CPU_RISCV|Add0~115 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N14
cycloneive_lcell_comb \CPU_RISCV|Add0~116 (
// Equation(s):
// \CPU_RISCV|Add0~116_combout  = (\CPU_RISCV|Add0~115_combout  & ((\CPU_RISCV|Add0~65_combout ) # (!\CPU_RISCV|pc[21]~3_combout )))

	.dataa(gnd),
	.datab(\CPU_RISCV|pc[21]~3_combout ),
	.datac(\CPU_RISCV|Add0~65_combout ),
	.datad(\CPU_RISCV|Add0~115_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|Add0~116_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|Add0~116 .lut_mask = 16'hF300;
defparam \CPU_RISCV|Add0~116 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N22
cycloneive_lcell_comb \CPU_RISCV|Add0~117 (
// Equation(s):
// \CPU_RISCV|Add0~117_combout  = (\CPU_RISCV|pc[21]~2_combout  & ((\CPU_RISCV|pc[21]~1_combout  & ((\CPU_RISCV|Add0~65_combout ))) # (!\CPU_RISCV|pc[21]~1_combout  & (\CPU_RISCV|Add0~116_combout )))) # (!\CPU_RISCV|pc[21]~2_combout  & 
// (((\CPU_RISCV|Add0~116_combout ))))

	.dataa(\CPU_RISCV|pc[21]~2_combout ),
	.datab(\CPU_RISCV|pc[21]~1_combout ),
	.datac(\CPU_RISCV|Add0~116_combout ),
	.datad(\CPU_RISCV|Add0~65_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|Add0~117_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|Add0~117 .lut_mask = 16'hF870;
defparam \CPU_RISCV|Add0~117 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y39_N23
dffeas \CPU_RISCV|pc[21] (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|Add0~117_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|pc [21]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|pc[21] .is_wysiwyg = "true";
defparam \CPU_RISCV|pc[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N10
cycloneive_lcell_comb \CPU_RISCV|Add0~67 (
// Equation(s):
// \CPU_RISCV|Add0~67_combout  = (\CPU_RISCV|pc [22] & (\CPU_RISCV|Add0~66  $ (GND))) # (!\CPU_RISCV|pc [22] & (!\CPU_RISCV|Add0~66  & VCC))
// \CPU_RISCV|Add0~68  = CARRY((\CPU_RISCV|pc [22] & !\CPU_RISCV|Add0~66 ))

	.dataa(gnd),
	.datab(\CPU_RISCV|pc [22]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU_RISCV|Add0~66 ),
	.combout(\CPU_RISCV|Add0~67_combout ),
	.cout(\CPU_RISCV|Add0~68 ));
// synopsys translate_off
defparam \CPU_RISCV|Add0~67 .lut_mask = 16'hC30C;
defparam \CPU_RISCV|Add0~67 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N4
cycloneive_lcell_comb \CPU_RISCV|imm[22]~57 (
// Equation(s):
// \CPU_RISCV|imm[22]~57_combout  = (\CPU_RISCV|U_type~combout  & ((\CPU_RISCV|pc [3] & ((\imem|RAM~1028_combout ))) # (!\CPU_RISCV|pc [3] & (\imem|RAM~1054_combout ))))

	.dataa(\imem|RAM~1054_combout ),
	.datab(\imem|RAM~1028_combout ),
	.datac(\CPU_RISCV|pc [3]),
	.datad(\CPU_RISCV|U_type~combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|imm[22]~57_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|imm[22]~57 .lut_mask = 16'hCA00;
defparam \CPU_RISCV|imm[22]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N2
cycloneive_lcell_comb \CPU_RISCV|imm[22]~41 (
// Equation(s):
// \CPU_RISCV|imm[22]~41_combout  = (\CPU_RISCV|imm[30]~26_combout  & (\imem|RAM~169_combout )) # (!\CPU_RISCV|imm[30]~26_combout  & ((\CPU_RISCV|imm[22]~57_combout ) # ((\imem|RAM~169_combout  & \CPU_RISCV|imm[2]~38_combout ))))

	.dataa(\imem|RAM~169_combout ),
	.datab(\CPU_RISCV|imm[30]~26_combout ),
	.datac(\CPU_RISCV|imm[22]~57_combout ),
	.datad(\CPU_RISCV|imm[2]~38_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|imm[22]~41_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|imm[22]~41 .lut_mask = 16'hBAB8;
defparam \CPU_RISCV|imm[22]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N12
cycloneive_lcell_comb \CPU_RISCV|Add3~44 (
// Equation(s):
// \CPU_RISCV|Add3~44_combout  = ((\CPU_RISCV|imm[22]~41_combout  $ (\CPU_RISCV|pc [22] $ (!\CPU_RISCV|Add3~43 )))) # (GND)
// \CPU_RISCV|Add3~45  = CARRY((\CPU_RISCV|imm[22]~41_combout  & ((\CPU_RISCV|pc [22]) # (!\CPU_RISCV|Add3~43 ))) # (!\CPU_RISCV|imm[22]~41_combout  & (\CPU_RISCV|pc [22] & !\CPU_RISCV|Add3~43 )))

	.dataa(\CPU_RISCV|imm[22]~41_combout ),
	.datab(\CPU_RISCV|pc [22]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU_RISCV|Add3~43 ),
	.combout(\CPU_RISCV|Add3~44_combout ),
	.cout(\CPU_RISCV|Add3~45 ));
// synopsys translate_off
defparam \CPU_RISCV|Add3~44 .lut_mask = 16'h698E;
defparam \CPU_RISCV|Add3~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y32_N0
cycloneive_lcell_comb \CPU_RISCV|regs|rf~438feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~438feeder_combout  = \CPU_RISCV|comb~102_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_RISCV|comb~102_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~438feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~438feeder .lut_mask = 16'hFF00;
defparam \CPU_RISCV|regs|rf~438feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y32_N1
dffeas \CPU_RISCV|regs|rf~438 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~438feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~2749_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~438_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~438 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~438 .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y33_N13
dffeas \CPU_RISCV|regs|rf~406 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~102_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2751_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~406_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~406 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~406 .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y32_N17
dffeas \CPU_RISCV|regs|rf~470 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~102_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2750_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~470_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~470 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~470 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y32_N4
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1858 (
// Equation(s):
// \CPU_RISCV|regs|rf~1858_combout  = (\CPU_RISCV|RS2[0]~9_combout  & (((\CPU_RISCV|RS2[1]~7_combout )))) # (!\CPU_RISCV|RS2[0]~9_combout  & ((\CPU_RISCV|RS2[1]~7_combout  & ((\CPU_RISCV|regs|rf~470_q ))) # (!\CPU_RISCV|RS2[1]~7_combout  & 
// (\CPU_RISCV|regs|rf~406_q ))))

	.dataa(\CPU_RISCV|regs|rf~406_q ),
	.datab(\CPU_RISCV|regs|rf~470_q ),
	.datac(\CPU_RISCV|RS2[0]~9_combout ),
	.datad(\CPU_RISCV|RS2[1]~7_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1858_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1858 .lut_mask = 16'hFC0A;
defparam \CPU_RISCV|regs|rf~1858 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y32_N15
dffeas \CPU_RISCV|regs|rf~502 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|comb~102_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~2752_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~502_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~502 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~502 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y34_N22
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1859 (
// Equation(s):
// \CPU_RISCV|regs|rf~1859_combout  = (\CPU_RISCV|RS2[0]~9_combout  & ((\CPU_RISCV|regs|rf~1858_combout  & ((\CPU_RISCV|regs|rf~502_q ))) # (!\CPU_RISCV|regs|rf~1858_combout  & (\CPU_RISCV|regs|rf~438_q )))) # (!\CPU_RISCV|RS2[0]~9_combout  & 
// (((\CPU_RISCV|regs|rf~1858_combout ))))

	.dataa(\CPU_RISCV|regs|rf~438_q ),
	.datab(\CPU_RISCV|RS2[0]~9_combout ),
	.datac(\CPU_RISCV|regs|rf~1858_combout ),
	.datad(\CPU_RISCV|regs|rf~502_q ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1859_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1859 .lut_mask = 16'hF838;
defparam \CPU_RISCV|regs|rf~1859 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y35_N31
dffeas \CPU_RISCV|regs|rf~246 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~102_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2791_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~246_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~246 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~246 .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y35_N27
dffeas \CPU_RISCV|regs|rf~182 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~102_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2779_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~182_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~182 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~182 .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y35_N25
dffeas \CPU_RISCV|regs|rf~150 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~102_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2784_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~150_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~150 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~150 .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y35_N1
dffeas \CPU_RISCV|regs|rf~214 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~102_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2746_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~214_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~214 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~214 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y35_N0
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1853 (
// Equation(s):
// \CPU_RISCV|regs|rf~1853_combout  = (\CPU_RISCV|RS2[0]~9_combout  & (((\CPU_RISCV|RS2[1]~7_combout )))) # (!\CPU_RISCV|RS2[0]~9_combout  & ((\CPU_RISCV|RS2[1]~7_combout  & ((\CPU_RISCV|regs|rf~214_q ))) # (!\CPU_RISCV|RS2[1]~7_combout  & 
// (\CPU_RISCV|regs|rf~150_q ))))

	.dataa(\CPU_RISCV|RS2[0]~9_combout ),
	.datab(\CPU_RISCV|regs|rf~150_q ),
	.datac(\CPU_RISCV|regs|rf~214_q ),
	.datad(\CPU_RISCV|RS2[1]~7_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1853_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1853 .lut_mask = 16'hFA44;
defparam \CPU_RISCV|regs|rf~1853 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y35_N26
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1854 (
// Equation(s):
// \CPU_RISCV|regs|rf~1854_combout  = (\CPU_RISCV|RS2[0]~9_combout  & ((\CPU_RISCV|regs|rf~1853_combout  & (\CPU_RISCV|regs|rf~246_q )) # (!\CPU_RISCV|regs|rf~1853_combout  & ((\CPU_RISCV|regs|rf~182_q ))))) # (!\CPU_RISCV|RS2[0]~9_combout  & 
// (((\CPU_RISCV|regs|rf~1853_combout ))))

	.dataa(\CPU_RISCV|RS2[0]~9_combout ),
	.datab(\CPU_RISCV|regs|rf~246_q ),
	.datac(\CPU_RISCV|regs|rf~182_q ),
	.datad(\CPU_RISCV|regs|rf~1853_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1854_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1854 .lut_mask = 16'hDDA0;
defparam \CPU_RISCV|regs|rf~1854 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y32_N31
dffeas \CPU_RISCV|regs|rf~118 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~102_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2793_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~118_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~118 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~118 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y40_N24
cycloneive_lcell_comb \CPU_RISCV|regs|rf~86feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~86feeder_combout  = \CPU_RISCV|comb~102_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_RISCV|comb~102_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~86feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~86feeder .lut_mask = 16'hF0F0;
defparam \CPU_RISCV|regs|rf~86feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y40_N25
dffeas \CPU_RISCV|regs|rf~86 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~86feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~2747_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~86_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~86 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~86 .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y32_N13
dffeas \CPU_RISCV|regs|rf~22 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~102_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2748_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~22_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~22 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~22 .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y40_N19
dffeas \CPU_RISCV|regs|rf~54 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~102_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2781_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~54_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~54 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~54 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y40_N18
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1855 (
// Equation(s):
// \CPU_RISCV|regs|rf~1855_combout  = (\CPU_RISCV|RS2[0]~9_combout  & (((\CPU_RISCV|regs|rf~54_q ) # (\CPU_RISCV|RS2[1]~7_combout )))) # (!\CPU_RISCV|RS2[0]~9_combout  & (\CPU_RISCV|regs|rf~22_q  & ((!\CPU_RISCV|RS2[1]~7_combout ))))

	.dataa(\CPU_RISCV|regs|rf~22_q ),
	.datab(\CPU_RISCV|RS2[0]~9_combout ),
	.datac(\CPU_RISCV|regs|rf~54_q ),
	.datad(\CPU_RISCV|RS2[1]~7_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1855_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1855 .lut_mask = 16'hCCE2;
defparam \CPU_RISCV|regs|rf~1855 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y40_N2
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1856 (
// Equation(s):
// \CPU_RISCV|regs|rf~1856_combout  = (\CPU_RISCV|RS2[1]~7_combout  & ((\CPU_RISCV|regs|rf~1855_combout  & (\CPU_RISCV|regs|rf~118_q )) # (!\CPU_RISCV|regs|rf~1855_combout  & ((\CPU_RISCV|regs|rf~86_q ))))) # (!\CPU_RISCV|RS2[1]~7_combout  & 
// (((\CPU_RISCV|regs|rf~1855_combout ))))

	.dataa(\CPU_RISCV|regs|rf~118_q ),
	.datab(\CPU_RISCV|regs|rf~86_q ),
	.datac(\CPU_RISCV|RS2[1]~7_combout ),
	.datad(\CPU_RISCV|regs|rf~1855_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1856_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1856 .lut_mask = 16'hAFC0;
defparam \CPU_RISCV|regs|rf~1856 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y34_N28
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1857 (
// Equation(s):
// \CPU_RISCV|regs|rf~1857_combout  = (\CPU_RISCV|RS2[2]~3_combout  & ((\CPU_RISCV|RS2[3]~5_combout ) # ((\CPU_RISCV|regs|rf~1854_combout )))) # (!\CPU_RISCV|RS2[2]~3_combout  & (!\CPU_RISCV|RS2[3]~5_combout  & ((\CPU_RISCV|regs|rf~1856_combout ))))

	.dataa(\CPU_RISCV|RS2[2]~3_combout ),
	.datab(\CPU_RISCV|RS2[3]~5_combout ),
	.datac(\CPU_RISCV|regs|rf~1854_combout ),
	.datad(\CPU_RISCV|regs|rf~1856_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1857_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1857 .lut_mask = 16'hB9A8;
defparam \CPU_RISCV|regs|rf~1857 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y32_N31
dffeas \CPU_RISCV|regs|rf~374 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~102_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2789_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~374_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~374 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~374 .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y32_N21
dffeas \CPU_RISCV|regs|rf~278 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~102_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2745_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~278_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~278 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~278 .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y32_N15
dffeas \CPU_RISCV|regs|rf~310 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~102_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2744_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~310_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~310 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~310 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y32_N14
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1851 (
// Equation(s):
// \CPU_RISCV|regs|rf~1851_combout  = (\CPU_RISCV|RS2[1]~7_combout  & (((\CPU_RISCV|RS2[0]~9_combout )))) # (!\CPU_RISCV|RS2[1]~7_combout  & ((\CPU_RISCV|RS2[0]~9_combout  & ((\CPU_RISCV|regs|rf~310_q ))) # (!\CPU_RISCV|RS2[0]~9_combout  & 
// (\CPU_RISCV|regs|rf~278_q ))))

	.dataa(\CPU_RISCV|regs|rf~278_q ),
	.datab(\CPU_RISCV|RS2[1]~7_combout ),
	.datac(\CPU_RISCV|regs|rf~310_q ),
	.datad(\CPU_RISCV|RS2[0]~9_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1851_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1851 .lut_mask = 16'hFC22;
defparam \CPU_RISCV|regs|rf~1851 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y32_N29
dffeas \CPU_RISCV|regs|rf~342 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~102_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2743_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~342_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~342 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~342 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y32_N28
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1852 (
// Equation(s):
// \CPU_RISCV|regs|rf~1852_combout  = (\CPU_RISCV|regs|rf~1851_combout  & ((\CPU_RISCV|regs|rf~374_q ) # ((!\CPU_RISCV|RS2[1]~7_combout )))) # (!\CPU_RISCV|regs|rf~1851_combout  & (((\CPU_RISCV|regs|rf~342_q  & \CPU_RISCV|RS2[1]~7_combout ))))

	.dataa(\CPU_RISCV|regs|rf~374_q ),
	.datab(\CPU_RISCV|regs|rf~1851_combout ),
	.datac(\CPU_RISCV|regs|rf~342_q ),
	.datad(\CPU_RISCV|RS2[1]~7_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1852_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1852 .lut_mask = 16'hB8CC;
defparam \CPU_RISCV|regs|rf~1852 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y34_N4
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1860 (
// Equation(s):
// \CPU_RISCV|regs|rf~1860_combout  = (\CPU_RISCV|regs|rf~1857_combout  & ((\CPU_RISCV|regs|rf~1859_combout ) # ((!\CPU_RISCV|RS2[3]~5_combout )))) # (!\CPU_RISCV|regs|rf~1857_combout  & (((\CPU_RISCV|RS2[3]~5_combout  & \CPU_RISCV|regs|rf~1852_combout ))))

	.dataa(\CPU_RISCV|regs|rf~1859_combout ),
	.datab(\CPU_RISCV|regs|rf~1857_combout ),
	.datac(\CPU_RISCV|RS2[3]~5_combout ),
	.datad(\CPU_RISCV|regs|rf~1852_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1860_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1860 .lut_mask = 16'hBC8C;
defparam \CPU_RISCV|regs|rf~1860 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y34_N3
dffeas \CPU_RISCV|regs|rf~982 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~102_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2735_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~982_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~982 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~982 .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y34_N5
dffeas \CPU_RISCV|regs|rf~598 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~102_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2776_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~598_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~598 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~598 .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y31_N13
dffeas \CPU_RISCV|regs|rf~854 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~102_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2775_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~854_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~854 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~854 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y31_N12
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1841 (
// Equation(s):
// \CPU_RISCV|regs|rf~1841_combout  = (\CPU_RISCV|RS2[2]~3_combout  & (((\CPU_RISCV|RS2[3]~5_combout )))) # (!\CPU_RISCV|RS2[2]~3_combout  & ((\CPU_RISCV|RS2[3]~5_combout  & ((\CPU_RISCV|regs|rf~854_q ))) # (!\CPU_RISCV|RS2[3]~5_combout  & 
// (\CPU_RISCV|regs|rf~598_q ))))

	.dataa(\CPU_RISCV|RS2[2]~3_combout ),
	.datab(\CPU_RISCV|regs|rf~598_q ),
	.datac(\CPU_RISCV|regs|rf~854_q ),
	.datad(\CPU_RISCV|RS2[3]~5_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1841_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1841 .lut_mask = 16'hFA44;
defparam \CPU_RISCV|regs|rf~1841 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y31_N7
dffeas \CPU_RISCV|regs|rf~726 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~102_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2774_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~726_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~726 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~726 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y31_N6
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1842 (
// Equation(s):
// \CPU_RISCV|regs|rf~1842_combout  = (\CPU_RISCV|regs|rf~1841_combout  & ((\CPU_RISCV|regs|rf~982_q ) # ((!\CPU_RISCV|RS2[2]~3_combout )))) # (!\CPU_RISCV|regs|rf~1841_combout  & (((\CPU_RISCV|regs|rf~726_q  & \CPU_RISCV|RS2[2]~3_combout ))))

	.dataa(\CPU_RISCV|regs|rf~982_q ),
	.datab(\CPU_RISCV|regs|rf~1841_combout ),
	.datac(\CPU_RISCV|regs|rf~726_q ),
	.datad(\CPU_RISCV|RS2[2]~3_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1842_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1842 .lut_mask = 16'hB8CC;
defparam \CPU_RISCV|regs|rf~1842 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y30_N27
dffeas \CPU_RISCV|regs|rf~1014 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~102_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2742_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~1014_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1014 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~1014 .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y30_N27
dffeas \CPU_RISCV|regs|rf~886 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~102_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2788_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~886_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~886 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~886 .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y30_N5
dffeas \CPU_RISCV|regs|rf~630 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~102_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2792_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~630_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~630 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~630 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y30_N12
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1848 (
// Equation(s):
// \CPU_RISCV|regs|rf~1848_combout  = (\CPU_RISCV|RS2[2]~3_combout  & (((\CPU_RISCV|regs|rf~758_q ) # (\CPU_RISCV|RS2[3]~5_combout )))) # (!\CPU_RISCV|RS2[2]~3_combout  & (\CPU_RISCV|regs|rf~630_q  & ((!\CPU_RISCV|RS2[3]~5_combout ))))

	.dataa(\CPU_RISCV|RS2[2]~3_combout ),
	.datab(\CPU_RISCV|regs|rf~630_q ),
	.datac(\CPU_RISCV|regs|rf~758_q ),
	.datad(\CPU_RISCV|RS2[3]~5_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1848_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1848 .lut_mask = 16'hAAE4;
defparam \CPU_RISCV|regs|rf~1848 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y30_N26
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1849 (
// Equation(s):
// \CPU_RISCV|regs|rf~1849_combout  = (\CPU_RISCV|RS2[3]~5_combout  & ((\CPU_RISCV|regs|rf~1848_combout  & (\CPU_RISCV|regs|rf~1014_q )) # (!\CPU_RISCV|regs|rf~1848_combout  & ((\CPU_RISCV|regs|rf~886_q ))))) # (!\CPU_RISCV|RS2[3]~5_combout  & 
// (((\CPU_RISCV|regs|rf~1848_combout ))))

	.dataa(\CPU_RISCV|regs|rf~1014_q ),
	.datab(\CPU_RISCV|RS2[3]~5_combout ),
	.datac(\CPU_RISCV|regs|rf~886_q ),
	.datad(\CPU_RISCV|regs|rf~1848_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1849_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1849 .lut_mask = 16'hBBC0;
defparam \CPU_RISCV|regs|rf~1849 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y29_N15
dffeas \CPU_RISCV|regs|rf~950 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~102_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2782_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~950_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~950 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~950 .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y29_N7
dffeas \CPU_RISCV|regs|rf~822 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~102_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2777_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~822_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~822 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~822 .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y29_N13
dffeas \CPU_RISCV|regs|rf~566 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~102_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2780_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~566_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~566 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~566 .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y29_N21
dffeas \CPU_RISCV|regs|rf~694 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~102_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2778_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~694_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~694 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~694 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y29_N20
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1843 (
// Equation(s):
// \CPU_RISCV|regs|rf~1843_combout  = (\CPU_RISCV|RS2[3]~5_combout  & (((\CPU_RISCV|RS2[2]~3_combout )))) # (!\CPU_RISCV|RS2[3]~5_combout  & ((\CPU_RISCV|RS2[2]~3_combout  & ((\CPU_RISCV|regs|rf~694_q ))) # (!\CPU_RISCV|RS2[2]~3_combout  & 
// (\CPU_RISCV|regs|rf~566_q ))))

	.dataa(\CPU_RISCV|RS2[3]~5_combout ),
	.datab(\CPU_RISCV|regs|rf~566_q ),
	.datac(\CPU_RISCV|regs|rf~694_q ),
	.datad(\CPU_RISCV|RS2[2]~3_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1843_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1843 .lut_mask = 16'hFA44;
defparam \CPU_RISCV|regs|rf~1843 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y29_N6
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1844 (
// Equation(s):
// \CPU_RISCV|regs|rf~1844_combout  = (\CPU_RISCV|RS2[3]~5_combout  & ((\CPU_RISCV|regs|rf~1843_combout  & (\CPU_RISCV|regs|rf~950_q )) # (!\CPU_RISCV|regs|rf~1843_combout  & ((\CPU_RISCV|regs|rf~822_q ))))) # (!\CPU_RISCV|RS2[3]~5_combout  & 
// (((\CPU_RISCV|regs|rf~1843_combout ))))

	.dataa(\CPU_RISCV|regs|rf~950_q ),
	.datab(\CPU_RISCV|RS2[3]~5_combout ),
	.datac(\CPU_RISCV|regs|rf~822_q ),
	.datad(\CPU_RISCV|regs|rf~1843_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1844_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1844 .lut_mask = 16'hBBC0;
defparam \CPU_RISCV|regs|rf~1844 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y33_N23
dffeas \CPU_RISCV|regs|rf~918 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~102_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2787_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~918_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~918 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~918 .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y33_N5
dffeas \CPU_RISCV|regs|rf~534 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~102_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2786_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~534_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~534 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~534 .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y31_N9
dffeas \CPU_RISCV|regs|rf~790 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~102_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2785_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~790_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~790 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~790 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y31_N8
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1845 (
// Equation(s):
// \CPU_RISCV|regs|rf~1845_combout  = (\CPU_RISCV|RS2[3]~5_combout  & (((\CPU_RISCV|regs|rf~790_q ) # (\CPU_RISCV|RS2[2]~3_combout )))) # (!\CPU_RISCV|RS2[3]~5_combout  & (\CPU_RISCV|regs|rf~534_q  & ((!\CPU_RISCV|RS2[2]~3_combout ))))

	.dataa(\CPU_RISCV|RS2[3]~5_combout ),
	.datab(\CPU_RISCV|regs|rf~534_q ),
	.datac(\CPU_RISCV|regs|rf~790_q ),
	.datad(\CPU_RISCV|RS2[2]~3_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1845_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1845 .lut_mask = 16'hAAE4;
defparam \CPU_RISCV|regs|rf~1845 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y31_N27
dffeas \CPU_RISCV|regs|rf~662 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~102_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2783_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~662_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~662 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~662 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y31_N26
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1846 (
// Equation(s):
// \CPU_RISCV|regs|rf~1846_combout  = (\CPU_RISCV|regs|rf~1845_combout  & ((\CPU_RISCV|regs|rf~918_q ) # ((!\CPU_RISCV|RS2[2]~3_combout )))) # (!\CPU_RISCV|regs|rf~1845_combout  & (((\CPU_RISCV|regs|rf~662_q  & \CPU_RISCV|RS2[2]~3_combout ))))

	.dataa(\CPU_RISCV|regs|rf~918_q ),
	.datab(\CPU_RISCV|regs|rf~1845_combout ),
	.datac(\CPU_RISCV|regs|rf~662_q ),
	.datad(\CPU_RISCV|RS2[2]~3_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1846_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1846 .lut_mask = 16'hB8CC;
defparam \CPU_RISCV|regs|rf~1846 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y34_N24
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1847 (
// Equation(s):
// \CPU_RISCV|regs|rf~1847_combout  = (\CPU_RISCV|RS2[1]~7_combout  & (\CPU_RISCV|RS2[0]~9_combout )) # (!\CPU_RISCV|RS2[1]~7_combout  & ((\CPU_RISCV|RS2[0]~9_combout  & (\CPU_RISCV|regs|rf~1844_combout )) # (!\CPU_RISCV|RS2[0]~9_combout  & 
// ((\CPU_RISCV|regs|rf~1846_combout )))))

	.dataa(\CPU_RISCV|RS2[1]~7_combout ),
	.datab(\CPU_RISCV|RS2[0]~9_combout ),
	.datac(\CPU_RISCV|regs|rf~1844_combout ),
	.datad(\CPU_RISCV|regs|rf~1846_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1847_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1847 .lut_mask = 16'hD9C8;
defparam \CPU_RISCV|regs|rf~1847 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y34_N18
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1850 (
// Equation(s):
// \CPU_RISCV|regs|rf~1850_combout  = (\CPU_RISCV|RS2[1]~7_combout  & ((\CPU_RISCV|regs|rf~1847_combout  & ((\CPU_RISCV|regs|rf~1849_combout ))) # (!\CPU_RISCV|regs|rf~1847_combout  & (\CPU_RISCV|regs|rf~1842_combout )))) # (!\CPU_RISCV|RS2[1]~7_combout  & 
// (((\CPU_RISCV|regs|rf~1847_combout ))))

	.dataa(\CPU_RISCV|regs|rf~1842_combout ),
	.datab(\CPU_RISCV|RS2[1]~7_combout ),
	.datac(\CPU_RISCV|regs|rf~1849_combout ),
	.datad(\CPU_RISCV|regs|rf~1847_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1850_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1850 .lut_mask = 16'hF388;
defparam \CPU_RISCV|regs|rf~1850 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y34_N14
cycloneive_lcell_comb \CPU_RISCV|regs|rd2[22]~10 (
// Equation(s):
// \CPU_RISCV|regs|rd2[22]~10_combout  = (!\CPU_RISCV|regs|Equal1~1_combout  & ((\CPU_RISCV|RS2[4]~10_combout  & ((\CPU_RISCV|regs|rf~1850_combout ))) # (!\CPU_RISCV|RS2[4]~10_combout  & (\CPU_RISCV|regs|rf~1860_combout ))))

	.dataa(\CPU_RISCV|RS2[4]~10_combout ),
	.datab(\CPU_RISCV|regs|rf~1860_combout ),
	.datac(\CPU_RISCV|regs|Equal1~1_combout ),
	.datad(\CPU_RISCV|regs|rf~1850_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rd2[22]~10_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rd2[22]~10 .lut_mask = 16'h0E04;
defparam \CPU_RISCV|regs|rd2[22]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y34_N12
cycloneive_lcell_comb \CPU_RISCV|Add1~44 (
// Equation(s):
// \CPU_RISCV|Add1~44_combout  = ((\CPU_RISCV|regs|rd2[22]~10_combout  $ (\CPU_RISCV|regs|rd1[22]~9_combout  $ (!\CPU_RISCV|Add1~43 )))) # (GND)
// \CPU_RISCV|Add1~45  = CARRY((\CPU_RISCV|regs|rd2[22]~10_combout  & ((\CPU_RISCV|regs|rd1[22]~9_combout ) # (!\CPU_RISCV|Add1~43 ))) # (!\CPU_RISCV|regs|rd2[22]~10_combout  & (\CPU_RISCV|regs|rd1[22]~9_combout  & !\CPU_RISCV|Add1~43 )))

	.dataa(\CPU_RISCV|regs|rd2[22]~10_combout ),
	.datab(\CPU_RISCV|regs|rd1[22]~9_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU_RISCV|Add1~43 ),
	.combout(\CPU_RISCV|Add1~44_combout ),
	.cout(\CPU_RISCV|Add1~45 ));
// synopsys translate_off
defparam \CPU_RISCV|Add1~44 .lut_mask = 16'h698E;
defparam \CPU_RISCV|Add1~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y35_N24
cycloneive_lcell_comb \CPU_RISCV|Equal16~26 (
// Equation(s):
// \CPU_RISCV|Equal16~26_combout  = \CPU_RISCV|regs|rd2[22]~10_combout  $ (\CPU_RISCV|regs|rd1[22]~9_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_RISCV|regs|rd2[22]~10_combout ),
	.datad(\CPU_RISCV|regs|rd1[22]~9_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|Equal16~26_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|Equal16~26 .lut_mask = 16'h0FF0;
defparam \CPU_RISCV|Equal16~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N24
cycloneive_lcell_comb \CPU_RISCV|ShiftLeft0~134 (
// Equation(s):
// \CPU_RISCV|ShiftLeft0~134_combout  = (\CPU_RISCV|ShiftLeft0~133_combout  & ((\CPU_RISCV|imm[2]~19_combout  & ((\CPU_RISCV|ShiftLeft0~56_combout ))) # (!\CPU_RISCV|imm[2]~19_combout  & (\CPU_RISCV|ShiftLeft0~59_combout ))))

	.dataa(\CPU_RISCV|ShiftLeft0~133_combout ),
	.datab(\CPU_RISCV|ShiftLeft0~59_combout ),
	.datac(\CPU_RISCV|imm[2]~19_combout ),
	.datad(\CPU_RISCV|ShiftLeft0~56_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|ShiftLeft0~134_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|ShiftLeft0~134 .lut_mask = 16'hA808;
defparam \CPU_RISCV|ShiftLeft0~134 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y35_N28
cycloneive_lcell_comb \CPU_RISCV|ShiftLeft0~38 (
// Equation(s):
// \CPU_RISCV|ShiftLeft0~38_combout  = (\CPU_RISCV|comb~30_combout  & ((\CPU_RISCV|RS1[4]~8_combout  & ((\CPU_RISCV|regs|rf~1870_combout ))) # (!\CPU_RISCV|RS1[4]~8_combout  & (\CPU_RISCV|regs|rf~1880_combout ))))

	.dataa(\CPU_RISCV|regs|rf~1880_combout ),
	.datab(\CPU_RISCV|comb~30_combout ),
	.datac(\CPU_RISCV|regs|rf~1870_combout ),
	.datad(\CPU_RISCV|RS1[4]~8_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|ShiftLeft0~38_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|ShiftLeft0~38 .lut_mask = 16'hC088;
defparam \CPU_RISCV|ShiftLeft0~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y35_N24
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1831 (
// Equation(s):
// \CPU_RISCV|regs|rf~1831_combout  = (\CPU_RISCV|RS1[1]~6_combout  & (((\CPU_RISCV|RS1[0]~7_combout )))) # (!\CPU_RISCV|RS1[1]~6_combout  & ((\CPU_RISCV|RS1[0]~7_combout  & (\CPU_RISCV|regs|rf~182_q )) # (!\CPU_RISCV|RS1[0]~7_combout  & 
// ((\CPU_RISCV|regs|rf~150_q )))))

	.dataa(\CPU_RISCV|regs|rf~182_q ),
	.datab(\CPU_RISCV|RS1[1]~6_combout ),
	.datac(\CPU_RISCV|regs|rf~150_q ),
	.datad(\CPU_RISCV|RS1[0]~7_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1831_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1831 .lut_mask = 16'hEE30;
defparam \CPU_RISCV|regs|rf~1831 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y35_N30
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1832 (
// Equation(s):
// \CPU_RISCV|regs|rf~1832_combout  = (\CPU_RISCV|RS1[1]~6_combout  & ((\CPU_RISCV|regs|rf~1831_combout  & ((\CPU_RISCV|regs|rf~246_q ))) # (!\CPU_RISCV|regs|rf~1831_combout  & (\CPU_RISCV|regs|rf~214_q )))) # (!\CPU_RISCV|RS1[1]~6_combout  & 
// (((\CPU_RISCV|regs|rf~1831_combout ))))

	.dataa(\CPU_RISCV|regs|rf~214_q ),
	.datab(\CPU_RISCV|RS1[1]~6_combout ),
	.datac(\CPU_RISCV|regs|rf~246_q ),
	.datad(\CPU_RISCV|regs|rf~1831_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1832_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1832 .lut_mask = 16'hF388;
defparam \CPU_RISCV|regs|rf~1832 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y32_N20
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1833 (
// Equation(s):
// \CPU_RISCV|regs|rf~1833_combout  = (\CPU_RISCV|RS1[0]~7_combout  & (((\CPU_RISCV|RS1[1]~6_combout )))) # (!\CPU_RISCV|RS1[0]~7_combout  & ((\CPU_RISCV|RS1[1]~6_combout  & (\CPU_RISCV|regs|rf~342_q )) # (!\CPU_RISCV|RS1[1]~6_combout  & 
// ((\CPU_RISCV|regs|rf~278_q )))))

	.dataa(\CPU_RISCV|RS1[0]~7_combout ),
	.datab(\CPU_RISCV|regs|rf~342_q ),
	.datac(\CPU_RISCV|regs|rf~278_q ),
	.datad(\CPU_RISCV|RS1[1]~6_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1833_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1833 .lut_mask = 16'hEE50;
defparam \CPU_RISCV|regs|rf~1833 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y32_N30
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1834 (
// Equation(s):
// \CPU_RISCV|regs|rf~1834_combout  = (\CPU_RISCV|regs|rf~1833_combout  & (((\CPU_RISCV|regs|rf~374_q ) # (!\CPU_RISCV|RS1[0]~7_combout )))) # (!\CPU_RISCV|regs|rf~1833_combout  & (\CPU_RISCV|regs|rf~310_q  & ((\CPU_RISCV|RS1[0]~7_combout ))))

	.dataa(\CPU_RISCV|regs|rf~310_q ),
	.datab(\CPU_RISCV|regs|rf~1833_combout ),
	.datac(\CPU_RISCV|regs|rf~374_q ),
	.datad(\CPU_RISCV|RS1[0]~7_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1834_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1834 .lut_mask = 16'hE2CC;
defparam \CPU_RISCV|regs|rf~1834 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y32_N12
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1835 (
// Equation(s):
// \CPU_RISCV|regs|rf~1835_combout  = (\CPU_RISCV|RS1[1]~6_combout  & ((\CPU_RISCV|regs|rf~86_q ) # ((\CPU_RISCV|RS1[0]~7_combout )))) # (!\CPU_RISCV|RS1[1]~6_combout  & (((\CPU_RISCV|regs|rf~22_q  & !\CPU_RISCV|RS1[0]~7_combout ))))

	.dataa(\CPU_RISCV|RS1[1]~6_combout ),
	.datab(\CPU_RISCV|regs|rf~86_q ),
	.datac(\CPU_RISCV|regs|rf~22_q ),
	.datad(\CPU_RISCV|RS1[0]~7_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1835_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1835 .lut_mask = 16'hAAD8;
defparam \CPU_RISCV|regs|rf~1835 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y32_N30
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1836 (
// Equation(s):
// \CPU_RISCV|regs|rf~1836_combout  = (\CPU_RISCV|regs|rf~1835_combout  & (((\CPU_RISCV|regs|rf~118_q ) # (!\CPU_RISCV|RS1[0]~7_combout )))) # (!\CPU_RISCV|regs|rf~1835_combout  & (\CPU_RISCV|regs|rf~54_q  & ((\CPU_RISCV|RS1[0]~7_combout ))))

	.dataa(\CPU_RISCV|regs|rf~1835_combout ),
	.datab(\CPU_RISCV|regs|rf~54_q ),
	.datac(\CPU_RISCV|regs|rf~118_q ),
	.datad(\CPU_RISCV|RS1[0]~7_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1836_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1836 .lut_mask = 16'hE4AA;
defparam \CPU_RISCV|regs|rf~1836 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y34_N8
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1837 (
// Equation(s):
// \CPU_RISCV|regs|rf~1837_combout  = (\CPU_RISCV|RS1[2]~4_combout  & (((\CPU_RISCV|RS1[3]~5_combout )))) # (!\CPU_RISCV|RS1[2]~4_combout  & ((\CPU_RISCV|RS1[3]~5_combout  & (\CPU_RISCV|regs|rf~1834_combout )) # (!\CPU_RISCV|RS1[3]~5_combout  & 
// ((\CPU_RISCV|regs|rf~1836_combout )))))

	.dataa(\CPU_RISCV|regs|rf~1834_combout ),
	.datab(\CPU_RISCV|RS1[2]~4_combout ),
	.datac(\CPU_RISCV|regs|rf~1836_combout ),
	.datad(\CPU_RISCV|RS1[3]~5_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1837_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1837 .lut_mask = 16'hEE30;
defparam \CPU_RISCV|regs|rf~1837 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y33_N12
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1838 (
// Equation(s):
// \CPU_RISCV|regs|rf~1838_combout  = (\CPU_RISCV|RS1[0]~7_combout  & ((\CPU_RISCV|regs|rf~438_q ) # ((\CPU_RISCV|RS1[1]~6_combout )))) # (!\CPU_RISCV|RS1[0]~7_combout  & (((\CPU_RISCV|regs|rf~406_q  & !\CPU_RISCV|RS1[1]~6_combout ))))

	.dataa(\CPU_RISCV|RS1[0]~7_combout ),
	.datab(\CPU_RISCV|regs|rf~438_q ),
	.datac(\CPU_RISCV|regs|rf~406_q ),
	.datad(\CPU_RISCV|RS1[1]~6_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1838_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1838 .lut_mask = 16'hAAD8;
defparam \CPU_RISCV|regs|rf~1838 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y32_N16
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1839 (
// Equation(s):
// \CPU_RISCV|regs|rf~1839_combout  = (\CPU_RISCV|RS1[1]~6_combout  & ((\CPU_RISCV|regs|rf~1838_combout  & (\CPU_RISCV|regs|rf~502_q )) # (!\CPU_RISCV|regs|rf~1838_combout  & ((\CPU_RISCV|regs|rf~470_q ))))) # (!\CPU_RISCV|RS1[1]~6_combout  & 
// (((\CPU_RISCV|regs|rf~1838_combout ))))

	.dataa(\CPU_RISCV|regs|rf~502_q ),
	.datab(\CPU_RISCV|RS1[1]~6_combout ),
	.datac(\CPU_RISCV|regs|rf~470_q ),
	.datad(\CPU_RISCV|regs|rf~1838_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1839_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1839 .lut_mask = 16'hBBC0;
defparam \CPU_RISCV|regs|rf~1839 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y34_N18
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1840 (
// Equation(s):
// \CPU_RISCV|regs|rf~1840_combout  = (\CPU_RISCV|RS1[2]~4_combout  & ((\CPU_RISCV|regs|rf~1837_combout  & ((\CPU_RISCV|regs|rf~1839_combout ))) # (!\CPU_RISCV|regs|rf~1837_combout  & (\CPU_RISCV|regs|rf~1832_combout )))) # (!\CPU_RISCV|RS1[2]~4_combout  & 
// (((\CPU_RISCV|regs|rf~1837_combout ))))

	.dataa(\CPU_RISCV|regs|rf~1832_combout ),
	.datab(\CPU_RISCV|RS1[2]~4_combout ),
	.datac(\CPU_RISCV|regs|rf~1837_combout ),
	.datad(\CPU_RISCV|regs|rf~1839_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1840_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1840 .lut_mask = 16'hF838;
defparam \CPU_RISCV|regs|rf~1840 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y34_N26
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2767 (
// Equation(s):
// \CPU_RISCV|regs|rf~2767_combout  = (\CPU_RISCV|RS1~2_combout  & (((\CPU_RISCV|regs|rf~1840_combout )))) # (!\CPU_RISCV|RS1~2_combout  & ((\imem|RAM~1228_combout  & (\CPU_RISCV|regs|rf~1830_combout )) # (!\imem|RAM~1228_combout  & 
// ((\CPU_RISCV|regs|rf~1840_combout )))))

	.dataa(\CPU_RISCV|RS1~2_combout ),
	.datab(\imem|RAM~1228_combout ),
	.datac(\CPU_RISCV|regs|rf~1830_combout ),
	.datad(\CPU_RISCV|regs|rf~1840_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2767_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2767 .lut_mask = 16'hFB40;
defparam \CPU_RISCV|regs|rf~2767 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y31_N10
cycloneive_lcell_comb \CPU_RISCV|ShiftLeft0~39 (
// Equation(s):
// \CPU_RISCV|ShiftLeft0~39_combout  = (\CPU_RISCV|ShiftLeft0~9_combout  & ((\CPU_RISCV|regs|rf~2764_combout ) # ((\CPU_RISCV|regs|rf~2763_combout  & \CPU_RISCV|ShiftLeft0~8_combout )))) # (!\CPU_RISCV|ShiftLeft0~9_combout  & (\CPU_RISCV|regs|rf~2763_combout 
//  & (\CPU_RISCV|ShiftLeft0~8_combout )))

	.dataa(\CPU_RISCV|ShiftLeft0~9_combout ),
	.datab(\CPU_RISCV|regs|rf~2763_combout ),
	.datac(\CPU_RISCV|ShiftLeft0~8_combout ),
	.datad(\CPU_RISCV|regs|rf~2764_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|ShiftLeft0~39_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|ShiftLeft0~39 .lut_mask = 16'hEAC0;
defparam \CPU_RISCV|ShiftLeft0~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y34_N28
cycloneive_lcell_comb \CPU_RISCV|ShiftLeft0~40 (
// Equation(s):
// \CPU_RISCV|ShiftLeft0~40_combout  = (\CPU_RISCV|ShiftLeft0~38_combout ) # ((\CPU_RISCV|ShiftLeft0~39_combout ) # ((\CPU_RISCV|ShiftLeft0~4_combout  & \CPU_RISCV|regs|rf~2767_combout )))

	.dataa(\CPU_RISCV|ShiftLeft0~4_combout ),
	.datab(\CPU_RISCV|ShiftLeft0~38_combout ),
	.datac(\CPU_RISCV|regs|rf~2767_combout ),
	.datad(\CPU_RISCV|ShiftLeft0~39_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|ShiftLeft0~40_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|ShiftLeft0~40 .lut_mask = 16'hFFEC;
defparam \CPU_RISCV|ShiftLeft0~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y34_N22
cycloneive_lcell_comb \CPU_RISCV|ShiftLeft0~41 (
// Equation(s):
// \CPU_RISCV|ShiftLeft0~41_combout  = (!\CPU_RISCV|regs|Equal0~1_combout  & ((\CPU_RISCV|imm[2]~19_combout  & (\CPU_RISCV|ShiftLeft0~37_combout )) # (!\CPU_RISCV|imm[2]~19_combout  & ((\CPU_RISCV|ShiftLeft0~40_combout )))))

	.dataa(\CPU_RISCV|imm[2]~19_combout ),
	.datab(\CPU_RISCV|regs|Equal0~1_combout ),
	.datac(\CPU_RISCV|ShiftLeft0~37_combout ),
	.datad(\CPU_RISCV|ShiftLeft0~40_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|ShiftLeft0~41_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|ShiftLeft0~41 .lut_mask = 16'h3120;
defparam \CPU_RISCV|ShiftLeft0~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y34_N6
cycloneive_lcell_comb \CPU_RISCV|ShiftLeft0~132 (
// Equation(s):
// \CPU_RISCV|ShiftLeft0~132_combout  = (!\CPU_RISCV|regs|Equal0~1_combout  & ((\CPU_RISCV|imm[2]~19_combout  & ((\CPU_RISCV|ShiftLeft0~50_combout ))) # (!\CPU_RISCV|imm[2]~19_combout  & (\CPU_RISCV|ShiftLeft0~53_combout ))))

	.dataa(\CPU_RISCV|imm[2]~19_combout ),
	.datab(\CPU_RISCV|regs|Equal0~1_combout ),
	.datac(\CPU_RISCV|ShiftLeft0~53_combout ),
	.datad(\CPU_RISCV|ShiftLeft0~50_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|ShiftLeft0~132_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|ShiftLeft0~132 .lut_mask = 16'h3210;
defparam \CPU_RISCV|ShiftLeft0~132 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y34_N24
cycloneive_lcell_comb \CPU_RISCV|comb~98 (
// Equation(s):
// \CPU_RISCV|comb~98_combout  = (\CPU_RISCV|result[0]~3_combout  & ((\CPU_RISCV|comb~31_combout  & ((\CPU_RISCV|ShiftLeft0~132_combout ))) # (!\CPU_RISCV|comb~31_combout  & (\CPU_RISCV|ShiftLeft0~41_combout )))) # (!\CPU_RISCV|result[0]~3_combout  & 
// (\CPU_RISCV|comb~31_combout ))

	.dataa(\CPU_RISCV|result[0]~3_combout ),
	.datab(\CPU_RISCV|comb~31_combout ),
	.datac(\CPU_RISCV|ShiftLeft0~41_combout ),
	.datad(\CPU_RISCV|ShiftLeft0~132_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~98_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~98 .lut_mask = 16'hEC64;
defparam \CPU_RISCV|comb~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y35_N22
cycloneive_lcell_comb \CPU_RISCV|comb~99 (
// Equation(s):
// \CPU_RISCV|comb~99_combout  = (\CPU_RISCV|result[0]~3_combout  & (((\CPU_RISCV|comb~98_combout )))) # (!\CPU_RISCV|result[0]~3_combout  & ((\CPU_RISCV|comb~98_combout  & (\CPU_RISCV|ShiftLeft0~134_combout )) # (!\CPU_RISCV|comb~98_combout  & 
// ((\CPU_RISCV|Add3~44_combout )))))

	.dataa(\CPU_RISCV|ShiftLeft0~134_combout ),
	.datab(\CPU_RISCV|Add3~44_combout ),
	.datac(\CPU_RISCV|result[0]~3_combout ),
	.datad(\CPU_RISCV|comb~98_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~99_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~99 .lut_mask = 16'hFA0C;
defparam \CPU_RISCV|comb~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y35_N8
cycloneive_lcell_comb \CPU_RISCV|comb~100 (
// Equation(s):
// \CPU_RISCV|comb~100_combout  = (\CPU_RISCV|comb~28_combout  & ((\CPU_RISCV|comb~207_combout  & ((\CPU_RISCV|Add2~44_combout ))) # (!\CPU_RISCV|comb~207_combout  & (\CPU_RISCV|comb~99_combout )))) # (!\CPU_RISCV|comb~28_combout  & 
// (\CPU_RISCV|comb~207_combout ))

	.dataa(\CPU_RISCV|comb~28_combout ),
	.datab(\CPU_RISCV|comb~207_combout ),
	.datac(\CPU_RISCV|comb~99_combout ),
	.datad(\CPU_RISCV|Add2~44_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~100_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~100 .lut_mask = 16'hEC64;
defparam \CPU_RISCV|comb~100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y35_N10
cycloneive_lcell_comb \CPU_RISCV|comb~101 (
// Equation(s):
// \CPU_RISCV|comb~101_combout  = (\CPU_RISCV|comb~100_combout  & ((\CPU_RISCV|imm[22]~41_combout ) # ((!\CPU_RISCV|comb~29_combout )))) # (!\CPU_RISCV|comb~100_combout  & (((\CPU_RISCV|Equal16~26_combout  & \CPU_RISCV|comb~29_combout ))))

	.dataa(\CPU_RISCV|imm[22]~41_combout ),
	.datab(\CPU_RISCV|Equal16~26_combout ),
	.datac(\CPU_RISCV|comb~100_combout ),
	.datad(\CPU_RISCV|comb~29_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~101_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~101 .lut_mask = 16'hACF0;
defparam \CPU_RISCV|comb~101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y32_N14
cycloneive_lcell_comb \CPU_RISCV|comb~102 (
// Equation(s):
// \CPU_RISCV|comb~102_combout  = (\CPU_RISCV|comb~38_combout  & ((\CPU_RISCV|comb~101_combout ) # ((\CPU_RISCV|comb~39_combout  & \CPU_RISCV|Add1~44_combout )))) # (!\CPU_RISCV|comb~38_combout  & (\CPU_RISCV|comb~39_combout  & (\CPU_RISCV|Add1~44_combout 
// )))

	.dataa(\CPU_RISCV|comb~38_combout ),
	.datab(\CPU_RISCV|comb~39_combout ),
	.datac(\CPU_RISCV|Add1~44_combout ),
	.datad(\CPU_RISCV|comb~101_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~102_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~102 .lut_mask = 16'hEAC0;
defparam \CPU_RISCV|comb~102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y30_N13
dffeas \CPU_RISCV|regs|rf~758 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~102_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2790_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~758_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~758 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~758 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y30_N4
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1828 (
// Equation(s):
// \CPU_RISCV|regs|rf~1828_combout  = (\CPU_RISCV|RS1[3]~5_combout  & ((\CPU_RISCV|regs|rf~886_q ) # ((\CPU_RISCV|RS1[2]~4_combout )))) # (!\CPU_RISCV|RS1[3]~5_combout  & (((\CPU_RISCV|regs|rf~630_q  & !\CPU_RISCV|RS1[2]~4_combout ))))

	.dataa(\CPU_RISCV|RS1[3]~5_combout ),
	.datab(\CPU_RISCV|regs|rf~886_q ),
	.datac(\CPU_RISCV|regs|rf~630_q ),
	.datad(\CPU_RISCV|RS1[2]~4_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1828_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1828 .lut_mask = 16'hAAD8;
defparam \CPU_RISCV|regs|rf~1828 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y30_N26
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1829 (
// Equation(s):
// \CPU_RISCV|regs|rf~1829_combout  = (\CPU_RISCV|regs|rf~1828_combout  & (((\CPU_RISCV|regs|rf~1014_q ) # (!\CPU_RISCV|RS1[2]~4_combout )))) # (!\CPU_RISCV|regs|rf~1828_combout  & (\CPU_RISCV|regs|rf~758_q  & ((\CPU_RISCV|RS1[2]~4_combout ))))

	.dataa(\CPU_RISCV|regs|rf~758_q ),
	.datab(\CPU_RISCV|regs|rf~1828_combout ),
	.datac(\CPU_RISCV|regs|rf~1014_q ),
	.datad(\CPU_RISCV|RS1[2]~4_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1829_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1829 .lut_mask = 16'hE2CC;
defparam \CPU_RISCV|regs|rf~1829 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y29_N12
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1821 (
// Equation(s):
// \CPU_RISCV|regs|rf~1821_combout  = (\CPU_RISCV|RS1[2]~4_combout  & (((\CPU_RISCV|RS1[3]~5_combout )))) # (!\CPU_RISCV|RS1[2]~4_combout  & ((\CPU_RISCV|RS1[3]~5_combout  & (\CPU_RISCV|regs|rf~822_q )) # (!\CPU_RISCV|RS1[3]~5_combout  & 
// ((\CPU_RISCV|regs|rf~566_q )))))

	.dataa(\CPU_RISCV|RS1[2]~4_combout ),
	.datab(\CPU_RISCV|regs|rf~822_q ),
	.datac(\CPU_RISCV|regs|rf~566_q ),
	.datad(\CPU_RISCV|RS1[3]~5_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1821_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1821 .lut_mask = 16'hEE50;
defparam \CPU_RISCV|regs|rf~1821 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y29_N14
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1822 (
// Equation(s):
// \CPU_RISCV|regs|rf~1822_combout  = (\CPU_RISCV|regs|rf~1821_combout  & (((\CPU_RISCV|regs|rf~950_q ) # (!\CPU_RISCV|RS1[2]~4_combout )))) # (!\CPU_RISCV|regs|rf~1821_combout  & (\CPU_RISCV|regs|rf~694_q  & ((\CPU_RISCV|RS1[2]~4_combout ))))

	.dataa(\CPU_RISCV|regs|rf~1821_combout ),
	.datab(\CPU_RISCV|regs|rf~694_q ),
	.datac(\CPU_RISCV|regs|rf~950_q ),
	.datad(\CPU_RISCV|RS1[2]~4_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1822_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1822 .lut_mask = 16'hE4AA;
defparam \CPU_RISCV|regs|rf~1822 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y34_N4
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1823 (
// Equation(s):
// \CPU_RISCV|regs|rf~1823_combout  = (\CPU_RISCV|RS1[2]~4_combout  & ((\CPU_RISCV|regs|rf~726_q ) # ((\CPU_RISCV|RS1[3]~5_combout )))) # (!\CPU_RISCV|RS1[2]~4_combout  & (((\CPU_RISCV|regs|rf~598_q  & !\CPU_RISCV|RS1[3]~5_combout ))))

	.dataa(\CPU_RISCV|regs|rf~726_q ),
	.datab(\CPU_RISCV|RS1[2]~4_combout ),
	.datac(\CPU_RISCV|regs|rf~598_q ),
	.datad(\CPU_RISCV|RS1[3]~5_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1823_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1823 .lut_mask = 16'hCCB8;
defparam \CPU_RISCV|regs|rf~1823 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y34_N2
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1824 (
// Equation(s):
// \CPU_RISCV|regs|rf~1824_combout  = (\CPU_RISCV|regs|rf~1823_combout  & (((\CPU_RISCV|regs|rf~982_q ) # (!\CPU_RISCV|RS1[3]~5_combout )))) # (!\CPU_RISCV|regs|rf~1823_combout  & (\CPU_RISCV|regs|rf~854_q  & ((\CPU_RISCV|RS1[3]~5_combout ))))

	.dataa(\CPU_RISCV|regs|rf~854_q ),
	.datab(\CPU_RISCV|regs|rf~1823_combout ),
	.datac(\CPU_RISCV|regs|rf~982_q ),
	.datad(\CPU_RISCV|RS1[3]~5_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1824_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1824 .lut_mask = 16'hE2CC;
defparam \CPU_RISCV|regs|rf~1824 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y33_N4
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1825 (
// Equation(s):
// \CPU_RISCV|regs|rf~1825_combout  = (\CPU_RISCV|RS1[2]~4_combout  & ((\CPU_RISCV|regs|rf~662_q ) # ((\CPU_RISCV|RS1[3]~5_combout )))) # (!\CPU_RISCV|RS1[2]~4_combout  & (((\CPU_RISCV|regs|rf~534_q  & !\CPU_RISCV|RS1[3]~5_combout ))))

	.dataa(\CPU_RISCV|regs|rf~662_q ),
	.datab(\CPU_RISCV|RS1[2]~4_combout ),
	.datac(\CPU_RISCV|regs|rf~534_q ),
	.datad(\CPU_RISCV|RS1[3]~5_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1825_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1825 .lut_mask = 16'hCCB8;
defparam \CPU_RISCV|regs|rf~1825 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y33_N22
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1826 (
// Equation(s):
// \CPU_RISCV|regs|rf~1826_combout  = (\CPU_RISCV|regs|rf~1825_combout  & (((\CPU_RISCV|regs|rf~918_q ) # (!\CPU_RISCV|RS1[3]~5_combout )))) # (!\CPU_RISCV|regs|rf~1825_combout  & (\CPU_RISCV|regs|rf~790_q  & ((\CPU_RISCV|RS1[3]~5_combout ))))

	.dataa(\CPU_RISCV|regs|rf~790_q ),
	.datab(\CPU_RISCV|regs|rf~1825_combout ),
	.datac(\CPU_RISCV|regs|rf~918_q ),
	.datad(\CPU_RISCV|RS1[3]~5_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1826_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1826 .lut_mask = 16'hE2CC;
defparam \CPU_RISCV|regs|rf~1826 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y34_N12
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1827 (
// Equation(s):
// \CPU_RISCV|regs|rf~1827_combout  = (\CPU_RISCV|RS1[0]~7_combout  & (((\CPU_RISCV|RS1[1]~6_combout )))) # (!\CPU_RISCV|RS1[0]~7_combout  & ((\CPU_RISCV|RS1[1]~6_combout  & (\CPU_RISCV|regs|rf~1824_combout )) # (!\CPU_RISCV|RS1[1]~6_combout  & 
// ((\CPU_RISCV|regs|rf~1826_combout )))))

	.dataa(\CPU_RISCV|RS1[0]~7_combout ),
	.datab(\CPU_RISCV|regs|rf~1824_combout ),
	.datac(\CPU_RISCV|regs|rf~1826_combout ),
	.datad(\CPU_RISCV|RS1[1]~6_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1827_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1827 .lut_mask = 16'hEE50;
defparam \CPU_RISCV|regs|rf~1827 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y34_N22
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1830 (
// Equation(s):
// \CPU_RISCV|regs|rf~1830_combout  = (\CPU_RISCV|RS1[0]~7_combout  & ((\CPU_RISCV|regs|rf~1827_combout  & (\CPU_RISCV|regs|rf~1829_combout )) # (!\CPU_RISCV|regs|rf~1827_combout  & ((\CPU_RISCV|regs|rf~1822_combout ))))) # (!\CPU_RISCV|RS1[0]~7_combout  & 
// (((\CPU_RISCV|regs|rf~1827_combout ))))

	.dataa(\CPU_RISCV|RS1[0]~7_combout ),
	.datab(\CPU_RISCV|regs|rf~1829_combout ),
	.datac(\CPU_RISCV|regs|rf~1822_combout ),
	.datad(\CPU_RISCV|regs|rf~1827_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1830_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1830 .lut_mask = 16'hDDA0;
defparam \CPU_RISCV|regs|rf~1830 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y34_N24
cycloneive_lcell_comb \CPU_RISCV|regs|rd1[22]~9 (
// Equation(s):
// \CPU_RISCV|regs|rd1[22]~9_combout  = (!\CPU_RISCV|regs|Equal0~1_combout  & ((\CPU_RISCV|RS1[4]~8_combout  & (\CPU_RISCV|regs|rf~1830_combout )) # (!\CPU_RISCV|RS1[4]~8_combout  & ((\CPU_RISCV|regs|rf~1840_combout )))))

	.dataa(\CPU_RISCV|regs|rf~1830_combout ),
	.datab(\CPU_RISCV|regs|rf~1840_combout ),
	.datac(\CPU_RISCV|RS1[4]~8_combout ),
	.datad(\CPU_RISCV|regs|Equal0~1_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rd1[22]~9_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rd1[22]~9 .lut_mask = 16'h00AC;
defparam \CPU_RISCV|regs|rd1[22]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N12
cycloneive_lcell_comb \CPU_RISCV|Add2~44 (
// Equation(s):
// \CPU_RISCV|Add2~44_combout  = ((\CPU_RISCV|regs|rd1[22]~9_combout  $ (\CPU_RISCV|imm[22]~41_combout  $ (!\CPU_RISCV|Add2~43 )))) # (GND)
// \CPU_RISCV|Add2~45  = CARRY((\CPU_RISCV|regs|rd1[22]~9_combout  & ((\CPU_RISCV|imm[22]~41_combout ) # (!\CPU_RISCV|Add2~43 ))) # (!\CPU_RISCV|regs|rd1[22]~9_combout  & (\CPU_RISCV|imm[22]~41_combout  & !\CPU_RISCV|Add2~43 )))

	.dataa(\CPU_RISCV|regs|rd1[22]~9_combout ),
	.datab(\CPU_RISCV|imm[22]~41_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU_RISCV|Add2~43 ),
	.combout(\CPU_RISCV|Add2~44_combout ),
	.cout(\CPU_RISCV|Add2~45 ));
// synopsys translate_off
defparam \CPU_RISCV|Add2~44 .lut_mask = 16'h698E;
defparam \CPU_RISCV|Add2~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N18
cycloneive_lcell_comb \CPU_RISCV|Add0~112 (
// Equation(s):
// \CPU_RISCV|Add0~112_combout  = (\CPU_RISCV|pc[21]~3_combout ) # ((\CPU_RISCV|is_jalr~0_combout  & ((\CPU_RISCV|Add2~44_combout ))) # (!\CPU_RISCV|is_jalr~0_combout  & (\CPU_RISCV|Add3~44_combout )))

	.dataa(\CPU_RISCV|is_jalr~0_combout ),
	.datab(\CPU_RISCV|Add3~44_combout ),
	.datac(\CPU_RISCV|pc[21]~3_combout ),
	.datad(\CPU_RISCV|Add2~44_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|Add0~112_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|Add0~112 .lut_mask = 16'hFEF4;
defparam \CPU_RISCV|Add0~112 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N8
cycloneive_lcell_comb \CPU_RISCV|Add0~113 (
// Equation(s):
// \CPU_RISCV|Add0~113_combout  = (\CPU_RISCV|Add0~112_combout  & ((\CPU_RISCV|Add0~67_combout ) # (!\CPU_RISCV|pc[21]~3_combout )))

	.dataa(gnd),
	.datab(\CPU_RISCV|pc[21]~3_combout ),
	.datac(\CPU_RISCV|Add0~67_combout ),
	.datad(\CPU_RISCV|Add0~112_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|Add0~113_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|Add0~113 .lut_mask = 16'hF300;
defparam \CPU_RISCV|Add0~113 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N20
cycloneive_lcell_comb \CPU_RISCV|Add0~114 (
// Equation(s):
// \CPU_RISCV|Add0~114_combout  = (\CPU_RISCV|pc[21]~2_combout  & ((\CPU_RISCV|pc[21]~1_combout  & (\CPU_RISCV|Add0~67_combout )) # (!\CPU_RISCV|pc[21]~1_combout  & ((\CPU_RISCV|Add0~113_combout ))))) # (!\CPU_RISCV|pc[21]~2_combout  & 
// (((\CPU_RISCV|Add0~113_combout ))))

	.dataa(\CPU_RISCV|pc[21]~2_combout ),
	.datab(\CPU_RISCV|Add0~67_combout ),
	.datac(\CPU_RISCV|Add0~113_combout ),
	.datad(\CPU_RISCV|pc[21]~1_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|Add0~114_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|Add0~114 .lut_mask = 16'hD8F0;
defparam \CPU_RISCV|Add0~114 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y39_N21
dffeas \CPU_RISCV|pc[22] (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|Add0~114_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|pc [22]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|pc[22] .is_wysiwyg = "true";
defparam \CPU_RISCV|pc[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N12
cycloneive_lcell_comb \CPU_RISCV|Add0~69 (
// Equation(s):
// \CPU_RISCV|Add0~69_combout  = (\CPU_RISCV|pc [23] & (!\CPU_RISCV|Add0~68 )) # (!\CPU_RISCV|pc [23] & ((\CPU_RISCV|Add0~68 ) # (GND)))
// \CPU_RISCV|Add0~70  = CARRY((!\CPU_RISCV|Add0~68 ) # (!\CPU_RISCV|pc [23]))

	.dataa(\CPU_RISCV|pc [23]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU_RISCV|Add0~68 ),
	.combout(\CPU_RISCV|Add0~69_combout ),
	.cout(\CPU_RISCV|Add0~70 ));
// synopsys translate_off
defparam \CPU_RISCV|Add0~69 .lut_mask = 16'h5A5F;
defparam \CPU_RISCV|Add0~69 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N4
cycloneive_lcell_comb \CPU_RISCV|imm[23]~56 (
// Equation(s):
// \CPU_RISCV|imm[23]~56_combout  = (\CPU_RISCV|U_type~combout  & ((\CPU_RISCV|pc [10] & (\imem|RAM~1079_combout )) # (!\CPU_RISCV|pc [10] & ((\imem|RAM~1103_combout )))))

	.dataa(\CPU_RISCV|pc [10]),
	.datab(\imem|RAM~1079_combout ),
	.datac(\CPU_RISCV|U_type~combout ),
	.datad(\imem|RAM~1103_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|imm[23]~56_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|imm[23]~56 .lut_mask = 16'hD080;
defparam \CPU_RISCV|imm[23]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N2
cycloneive_lcell_comb \CPU_RISCV|imm[23]~40 (
// Equation(s):
// \CPU_RISCV|imm[23]~40_combout  = (\CPU_RISCV|imm[30]~26_combout  & (((\imem|RAM~169_combout )))) # (!\CPU_RISCV|imm[30]~26_combout  & ((\CPU_RISCV|imm[23]~56_combout ) # ((\CPU_RISCV|imm[2]~38_combout  & \imem|RAM~169_combout ))))

	.dataa(\CPU_RISCV|imm[2]~38_combout ),
	.datab(\imem|RAM~169_combout ),
	.datac(\CPU_RISCV|imm[23]~56_combout ),
	.datad(\CPU_RISCV|imm[30]~26_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|imm[23]~40_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|imm[23]~40 .lut_mask = 16'hCCF8;
defparam \CPU_RISCV|imm[23]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N14
cycloneive_lcell_comb \CPU_RISCV|Add3~46 (
// Equation(s):
// \CPU_RISCV|Add3~46_combout  = (\CPU_RISCV|imm[23]~40_combout  & ((\CPU_RISCV|pc [23] & (\CPU_RISCV|Add3~45  & VCC)) # (!\CPU_RISCV|pc [23] & (!\CPU_RISCV|Add3~45 )))) # (!\CPU_RISCV|imm[23]~40_combout  & ((\CPU_RISCV|pc [23] & (!\CPU_RISCV|Add3~45 )) # 
// (!\CPU_RISCV|pc [23] & ((\CPU_RISCV|Add3~45 ) # (GND)))))
// \CPU_RISCV|Add3~47  = CARRY((\CPU_RISCV|imm[23]~40_combout  & (!\CPU_RISCV|pc [23] & !\CPU_RISCV|Add3~45 )) # (!\CPU_RISCV|imm[23]~40_combout  & ((!\CPU_RISCV|Add3~45 ) # (!\CPU_RISCV|pc [23]))))

	.dataa(\CPU_RISCV|imm[23]~40_combout ),
	.datab(\CPU_RISCV|pc [23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU_RISCV|Add3~45 ),
	.combout(\CPU_RISCV|Add3~46_combout ),
	.cout(\CPU_RISCV|Add3~47 ));
// synopsys translate_off
defparam \CPU_RISCV|Add3~46 .lut_mask = 16'h9617;
defparam \CPU_RISCV|Add3~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X48_Y30_N31
dffeas \CPU_RISCV|regs|rf~1015 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~97_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2742_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~1015_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1015 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~1015 .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y30_N7
dffeas \CPU_RISCV|regs|rf~759 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~97_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2790_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~759_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~759 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~759 .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y30_N21
dffeas \CPU_RISCV|regs|rf~631 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~97_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2792_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~631_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~631 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~631 .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y30_N29
dffeas \CPU_RISCV|regs|rf~887 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~97_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2788_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~887_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~887 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~887 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y30_N28
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1808 (
// Equation(s):
// \CPU_RISCV|regs|rf~1808_combout  = (\CPU_RISCV|RS2[3]~5_combout  & (((\CPU_RISCV|regs|rf~887_q ) # (\CPU_RISCV|RS2[2]~3_combout )))) # (!\CPU_RISCV|RS2[3]~5_combout  & (\CPU_RISCV|regs|rf~631_q  & ((!\CPU_RISCV|RS2[2]~3_combout ))))

	.dataa(\CPU_RISCV|RS2[3]~5_combout ),
	.datab(\CPU_RISCV|regs|rf~631_q ),
	.datac(\CPU_RISCV|regs|rf~887_q ),
	.datad(\CPU_RISCV|RS2[2]~3_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1808_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1808 .lut_mask = 16'hAAE4;
defparam \CPU_RISCV|regs|rf~1808 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y30_N6
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1809 (
// Equation(s):
// \CPU_RISCV|regs|rf~1809_combout  = (\CPU_RISCV|RS2[2]~3_combout  & ((\CPU_RISCV|regs|rf~1808_combout  & (\CPU_RISCV|regs|rf~1015_q )) # (!\CPU_RISCV|regs|rf~1808_combout  & ((\CPU_RISCV|regs|rf~759_q ))))) # (!\CPU_RISCV|RS2[2]~3_combout  & 
// (((\CPU_RISCV|regs|rf~1808_combout ))))

	.dataa(\CPU_RISCV|RS2[2]~3_combout ),
	.datab(\CPU_RISCV|regs|rf~1015_q ),
	.datac(\CPU_RISCV|regs|rf~759_q ),
	.datad(\CPU_RISCV|regs|rf~1808_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1809_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1809 .lut_mask = 16'hDDA0;
defparam \CPU_RISCV|regs|rf~1809 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y29_N23
dffeas \CPU_RISCV|regs|rf~951 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~97_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2782_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~951_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~951 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~951 .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y29_N23
dffeas \CPU_RISCV|regs|rf~695 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~97_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2778_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~695_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~695 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~695 .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y29_N29
dffeas \CPU_RISCV|regs|rf~567 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~97_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2780_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~567_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~567 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~567 .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y29_N29
dffeas \CPU_RISCV|regs|rf~823 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~97_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2777_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~823_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~823 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~823 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y29_N28
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1801 (
// Equation(s):
// \CPU_RISCV|regs|rf~1801_combout  = (\CPU_RISCV|RS2[3]~5_combout  & (((\CPU_RISCV|regs|rf~823_q ) # (\CPU_RISCV|RS2[2]~3_combout )))) # (!\CPU_RISCV|RS2[3]~5_combout  & (\CPU_RISCV|regs|rf~567_q  & ((!\CPU_RISCV|RS2[2]~3_combout ))))

	.dataa(\CPU_RISCV|RS2[3]~5_combout ),
	.datab(\CPU_RISCV|regs|rf~567_q ),
	.datac(\CPU_RISCV|regs|rf~823_q ),
	.datad(\CPU_RISCV|RS2[2]~3_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1801_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1801 .lut_mask = 16'hAAE4;
defparam \CPU_RISCV|regs|rf~1801 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y29_N22
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1802 (
// Equation(s):
// \CPU_RISCV|regs|rf~1802_combout  = (\CPU_RISCV|RS2[2]~3_combout  & ((\CPU_RISCV|regs|rf~1801_combout  & (\CPU_RISCV|regs|rf~951_q )) # (!\CPU_RISCV|regs|rf~1801_combout  & ((\CPU_RISCV|regs|rf~695_q ))))) # (!\CPU_RISCV|RS2[2]~3_combout  & 
// (((\CPU_RISCV|regs|rf~1801_combout ))))

	.dataa(\CPU_RISCV|regs|rf~951_q ),
	.datab(\CPU_RISCV|RS2[2]~3_combout ),
	.datac(\CPU_RISCV|regs|rf~695_q ),
	.datad(\CPU_RISCV|regs|rf~1801_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1802_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1802 .lut_mask = 16'hBBC0;
defparam \CPU_RISCV|regs|rf~1802 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y34_N15
dffeas \CPU_RISCV|regs|rf~983 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~97_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2735_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~983_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~983 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~983 .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y34_N1
dffeas \CPU_RISCV|regs|rf~599 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~97_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2776_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~599_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~599 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~599 .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y31_N17
dffeas \CPU_RISCV|regs|rf~727 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~97_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2774_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~727_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~727 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~727 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y31_N16
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1803 (
// Equation(s):
// \CPU_RISCV|regs|rf~1803_combout  = (\CPU_RISCV|RS2[3]~5_combout  & (((\CPU_RISCV|RS2[2]~3_combout )))) # (!\CPU_RISCV|RS2[3]~5_combout  & ((\CPU_RISCV|RS2[2]~3_combout  & ((\CPU_RISCV|regs|rf~727_q ))) # (!\CPU_RISCV|RS2[2]~3_combout  & 
// (\CPU_RISCV|regs|rf~599_q ))))

	.dataa(\CPU_RISCV|RS2[3]~5_combout ),
	.datab(\CPU_RISCV|regs|rf~599_q ),
	.datac(\CPU_RISCV|regs|rf~727_q ),
	.datad(\CPU_RISCV|RS2[2]~3_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1803_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1803 .lut_mask = 16'hFA44;
defparam \CPU_RISCV|regs|rf~1803 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y31_N27
dffeas \CPU_RISCV|regs|rf~855 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~97_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2775_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~855_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~855 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~855 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y31_N26
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1804 (
// Equation(s):
// \CPU_RISCV|regs|rf~1804_combout  = (\CPU_RISCV|regs|rf~1803_combout  & ((\CPU_RISCV|regs|rf~983_q ) # ((!\CPU_RISCV|RS2[3]~5_combout )))) # (!\CPU_RISCV|regs|rf~1803_combout  & (((\CPU_RISCV|regs|rf~855_q  & \CPU_RISCV|RS2[3]~5_combout ))))

	.dataa(\CPU_RISCV|regs|rf~983_q ),
	.datab(\CPU_RISCV|regs|rf~1803_combout ),
	.datac(\CPU_RISCV|regs|rf~855_q ),
	.datad(\CPU_RISCV|RS2[3]~5_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1804_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1804 .lut_mask = 16'hB8CC;
defparam \CPU_RISCV|regs|rf~1804 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y33_N27
dffeas \CPU_RISCV|regs|rf~919 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~97_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2787_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~919_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~919 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~919 .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y31_N31
dffeas \CPU_RISCV|regs|rf~791 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~97_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2785_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~791_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~791 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~791 .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y33_N17
dffeas \CPU_RISCV|regs|rf~535 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~97_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2786_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~535_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~535 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~535 .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y31_N25
dffeas \CPU_RISCV|regs|rf~663 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~97_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2783_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~663_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~663 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~663 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y31_N24
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1805 (
// Equation(s):
// \CPU_RISCV|regs|rf~1805_combout  = (\CPU_RISCV|RS2[2]~3_combout  & (((\CPU_RISCV|regs|rf~663_q ) # (\CPU_RISCV|RS2[3]~5_combout )))) # (!\CPU_RISCV|RS2[2]~3_combout  & (\CPU_RISCV|regs|rf~535_q  & ((!\CPU_RISCV|RS2[3]~5_combout ))))

	.dataa(\CPU_RISCV|RS2[2]~3_combout ),
	.datab(\CPU_RISCV|regs|rf~535_q ),
	.datac(\CPU_RISCV|regs|rf~663_q ),
	.datad(\CPU_RISCV|RS2[3]~5_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1805_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1805 .lut_mask = 16'hAAE4;
defparam \CPU_RISCV|regs|rf~1805 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y31_N30
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1806 (
// Equation(s):
// \CPU_RISCV|regs|rf~1806_combout  = (\CPU_RISCV|RS2[3]~5_combout  & ((\CPU_RISCV|regs|rf~1805_combout  & (\CPU_RISCV|regs|rf~919_q )) # (!\CPU_RISCV|regs|rf~1805_combout  & ((\CPU_RISCV|regs|rf~791_q ))))) # (!\CPU_RISCV|RS2[3]~5_combout  & 
// (((\CPU_RISCV|regs|rf~1805_combout ))))

	.dataa(\CPU_RISCV|RS2[3]~5_combout ),
	.datab(\CPU_RISCV|regs|rf~919_q ),
	.datac(\CPU_RISCV|regs|rf~791_q ),
	.datad(\CPU_RISCV|regs|rf~1805_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1806_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1806 .lut_mask = 16'hDDA0;
defparam \CPU_RISCV|regs|rf~1806 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y31_N24
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1807 (
// Equation(s):
// \CPU_RISCV|regs|rf~1807_combout  = (\CPU_RISCV|RS2[0]~9_combout  & (((\CPU_RISCV|RS2[1]~7_combout )))) # (!\CPU_RISCV|RS2[0]~9_combout  & ((\CPU_RISCV|RS2[1]~7_combout  & (\CPU_RISCV|regs|rf~1804_combout )) # (!\CPU_RISCV|RS2[1]~7_combout  & 
// ((\CPU_RISCV|regs|rf~1806_combout )))))

	.dataa(\CPU_RISCV|RS2[0]~9_combout ),
	.datab(\CPU_RISCV|regs|rf~1804_combout ),
	.datac(\CPU_RISCV|RS2[1]~7_combout ),
	.datad(\CPU_RISCV|regs|rf~1806_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1807_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1807 .lut_mask = 16'hE5E0;
defparam \CPU_RISCV|regs|rf~1807 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y34_N30
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1810 (
// Equation(s):
// \CPU_RISCV|regs|rf~1810_combout  = (\CPU_RISCV|RS2[0]~9_combout  & ((\CPU_RISCV|regs|rf~1807_combout  & (\CPU_RISCV|regs|rf~1809_combout )) # (!\CPU_RISCV|regs|rf~1807_combout  & ((\CPU_RISCV|regs|rf~1802_combout ))))) # (!\CPU_RISCV|RS2[0]~9_combout  & 
// (((\CPU_RISCV|regs|rf~1807_combout ))))

	.dataa(\CPU_RISCV|regs|rf~1809_combout ),
	.datab(\CPU_RISCV|RS2[0]~9_combout ),
	.datac(\CPU_RISCV|regs|rf~1802_combout ),
	.datad(\CPU_RISCV|regs|rf~1807_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1810_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1810 .lut_mask = 16'hBBC0;
defparam \CPU_RISCV|regs|rf~1810 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y35_N5
dffeas \CPU_RISCV|regs|rf~151 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~97_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2784_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~151_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~151 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~151 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y35_N12
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1811 (
// Equation(s):
// \CPU_RISCV|regs|rf~1811_combout  = (\CPU_RISCV|RS2[1]~7_combout  & (((\CPU_RISCV|RS2[0]~9_combout )))) # (!\CPU_RISCV|RS2[1]~7_combout  & ((\CPU_RISCV|RS2[0]~9_combout  & ((\CPU_RISCV|regs|rf~183_q ))) # (!\CPU_RISCV|RS2[0]~9_combout  & 
// (\CPU_RISCV|regs|rf~151_q ))))

	.dataa(\CPU_RISCV|regs|rf~151_q ),
	.datab(\CPU_RISCV|RS2[1]~7_combout ),
	.datac(\CPU_RISCV|regs|rf~183_q ),
	.datad(\CPU_RISCV|RS2[0]~9_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1811_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1811 .lut_mask = 16'hFC22;
defparam \CPU_RISCV|regs|rf~1811 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y35_N11
dffeas \CPU_RISCV|regs|rf~247 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~97_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2791_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~247_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~247 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~247 .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y35_N31
dffeas \CPU_RISCV|regs|rf~215 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~97_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2746_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~215_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~215 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~215 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y35_N30
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1812 (
// Equation(s):
// \CPU_RISCV|regs|rf~1812_combout  = (\CPU_RISCV|regs|rf~1811_combout  & ((\CPU_RISCV|regs|rf~247_q ) # ((!\CPU_RISCV|RS2[1]~7_combout )))) # (!\CPU_RISCV|regs|rf~1811_combout  & (((\CPU_RISCV|regs|rf~215_q  & \CPU_RISCV|RS2[1]~7_combout ))))

	.dataa(\CPU_RISCV|regs|rf~1811_combout ),
	.datab(\CPU_RISCV|regs|rf~247_q ),
	.datac(\CPU_RISCV|regs|rf~215_q ),
	.datad(\CPU_RISCV|RS2[1]~7_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1812_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1812 .lut_mask = 16'hD8AA;
defparam \CPU_RISCV|regs|rf~1812 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y35_N31
dffeas \CPU_RISCV|regs|rf~503 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|comb~97_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~2752_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~503_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~503 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~503 .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y36_N19
dffeas \CPU_RISCV|regs|rf~471 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~97_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2750_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~471_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~471 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~471 .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y34_N1
dffeas \CPU_RISCV|regs|rf~439 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~97_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2749_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~439_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~439 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~439 .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y36_N9
dffeas \CPU_RISCV|regs|rf~407 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~97_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2751_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~407_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~407 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~407 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y36_N2
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1818 (
// Equation(s):
// \CPU_RISCV|regs|rf~1818_combout  = (\CPU_RISCV|RS2[0]~9_combout  & ((\CPU_RISCV|regs|rf~439_q ) # ((\CPU_RISCV|RS2[1]~7_combout )))) # (!\CPU_RISCV|RS2[0]~9_combout  & (((\CPU_RISCV|regs|rf~407_q  & !\CPU_RISCV|RS2[1]~7_combout ))))

	.dataa(\CPU_RISCV|regs|rf~439_q ),
	.datab(\CPU_RISCV|RS2[0]~9_combout ),
	.datac(\CPU_RISCV|regs|rf~407_q ),
	.datad(\CPU_RISCV|RS2[1]~7_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1818_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1818 .lut_mask = 16'hCCB8;
defparam \CPU_RISCV|regs|rf~1818 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y36_N18
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1819 (
// Equation(s):
// \CPU_RISCV|regs|rf~1819_combout  = (\CPU_RISCV|RS2[1]~7_combout  & ((\CPU_RISCV|regs|rf~1818_combout  & (\CPU_RISCV|regs|rf~503_q )) # (!\CPU_RISCV|regs|rf~1818_combout  & ((\CPU_RISCV|regs|rf~471_q ))))) # (!\CPU_RISCV|RS2[1]~7_combout  & 
// (((\CPU_RISCV|regs|rf~1818_combout ))))

	.dataa(\CPU_RISCV|RS2[1]~7_combout ),
	.datab(\CPU_RISCV|regs|rf~503_q ),
	.datac(\CPU_RISCV|regs|rf~471_q ),
	.datad(\CPU_RISCV|regs|rf~1818_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1819_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1819 .lut_mask = 16'hDDA0;
defparam \CPU_RISCV|regs|rf~1819 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y36_N31
dffeas \CPU_RISCV|regs|rf~279 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~97_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2745_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~279_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~279 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~279 .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y34_N11
dffeas \CPU_RISCV|regs|rf~343 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~97_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2743_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~343_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~343 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~343 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N10
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1813 (
// Equation(s):
// \CPU_RISCV|regs|rf~1813_combout  = (\CPU_RISCV|RS2[1]~7_combout  & (((\CPU_RISCV|regs|rf~343_q ) # (\CPU_RISCV|RS2[0]~9_combout )))) # (!\CPU_RISCV|RS2[1]~7_combout  & (\CPU_RISCV|regs|rf~279_q  & ((!\CPU_RISCV|RS2[0]~9_combout ))))

	.dataa(\CPU_RISCV|regs|rf~279_q ),
	.datab(\CPU_RISCV|RS2[1]~7_combout ),
	.datac(\CPU_RISCV|regs|rf~343_q ),
	.datad(\CPU_RISCV|RS2[0]~9_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1813_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1813 .lut_mask = 16'hCCE2;
defparam \CPU_RISCV|regs|rf~1813 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y36_N9
dffeas \CPU_RISCV|regs|rf~375 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~97_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2789_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~375_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~375 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~375 .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y34_N9
dffeas \CPU_RISCV|regs|rf~311 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~97_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2744_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~311_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~311 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~311 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N8
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1814 (
// Equation(s):
// \CPU_RISCV|regs|rf~1814_combout  = (\CPU_RISCV|regs|rf~1813_combout  & ((\CPU_RISCV|regs|rf~375_q ) # ((!\CPU_RISCV|RS2[0]~9_combout )))) # (!\CPU_RISCV|regs|rf~1813_combout  & (((\CPU_RISCV|regs|rf~311_q  & \CPU_RISCV|RS2[0]~9_combout ))))

	.dataa(\CPU_RISCV|regs|rf~1813_combout ),
	.datab(\CPU_RISCV|regs|rf~375_q ),
	.datac(\CPU_RISCV|regs|rf~311_q ),
	.datad(\CPU_RISCV|RS2[0]~9_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1814_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1814 .lut_mask = 16'hD8AA;
defparam \CPU_RISCV|regs|rf~1814 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y32_N7
dffeas \CPU_RISCV|regs|rf~119 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~97_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2793_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~119_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~119 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~119 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y40_N6
cycloneive_lcell_comb \CPU_RISCV|regs|rf~55feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~55feeder_combout  = \CPU_RISCV|comb~97_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_RISCV|comb~97_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~55feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~55feeder .lut_mask = 16'hFF00;
defparam \CPU_RISCV|regs|rf~55feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y40_N7
dffeas \CPU_RISCV|regs|rf~55 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~55feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~2781_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~55_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~55 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~55 .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y32_N5
dffeas \CPU_RISCV|regs|rf~23 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~97_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2748_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~23_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~23 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~23 .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y40_N21
dffeas \CPU_RISCV|regs|rf~87 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~97_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2747_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~87_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~87 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~87 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y40_N20
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1815 (
// Equation(s):
// \CPU_RISCV|regs|rf~1815_combout  = (\CPU_RISCV|RS2[0]~9_combout  & (((\CPU_RISCV|RS2[1]~7_combout )))) # (!\CPU_RISCV|RS2[0]~9_combout  & ((\CPU_RISCV|RS2[1]~7_combout  & ((\CPU_RISCV|regs|rf~87_q ))) # (!\CPU_RISCV|RS2[1]~7_combout  & 
// (\CPU_RISCV|regs|rf~23_q ))))

	.dataa(\CPU_RISCV|regs|rf~23_q ),
	.datab(\CPU_RISCV|RS2[0]~9_combout ),
	.datac(\CPU_RISCV|regs|rf~87_q ),
	.datad(\CPU_RISCV|RS2[1]~7_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1815_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1815 .lut_mask = 16'hFC22;
defparam \CPU_RISCV|regs|rf~1815 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y40_N0
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1816 (
// Equation(s):
// \CPU_RISCV|regs|rf~1816_combout  = (\CPU_RISCV|RS2[0]~9_combout  & ((\CPU_RISCV|regs|rf~1815_combout  & (\CPU_RISCV|regs|rf~119_q )) # (!\CPU_RISCV|regs|rf~1815_combout  & ((\CPU_RISCV|regs|rf~55_q ))))) # (!\CPU_RISCV|RS2[0]~9_combout  & 
// (((\CPU_RISCV|regs|rf~1815_combout ))))

	.dataa(\CPU_RISCV|regs|rf~119_q ),
	.datab(\CPU_RISCV|RS2[0]~9_combout ),
	.datac(\CPU_RISCV|regs|rf~55_q ),
	.datad(\CPU_RISCV|regs|rf~1815_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1816_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1816 .lut_mask = 16'hBBC0;
defparam \CPU_RISCV|regs|rf~1816 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N2
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1817 (
// Equation(s):
// \CPU_RISCV|regs|rf~1817_combout  = (\CPU_RISCV|RS2[3]~5_combout  & ((\CPU_RISCV|RS2[2]~3_combout ) # ((\CPU_RISCV|regs|rf~1814_combout )))) # (!\CPU_RISCV|RS2[3]~5_combout  & (!\CPU_RISCV|RS2[2]~3_combout  & ((\CPU_RISCV|regs|rf~1816_combout ))))

	.dataa(\CPU_RISCV|RS2[3]~5_combout ),
	.datab(\CPU_RISCV|RS2[2]~3_combout ),
	.datac(\CPU_RISCV|regs|rf~1814_combout ),
	.datad(\CPU_RISCV|regs|rf~1816_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1817_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1817 .lut_mask = 16'hB9A8;
defparam \CPU_RISCV|regs|rf~1817 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y34_N20
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1820 (
// Equation(s):
// \CPU_RISCV|regs|rf~1820_combout  = (\CPU_RISCV|RS2[2]~3_combout  & ((\CPU_RISCV|regs|rf~1817_combout  & ((\CPU_RISCV|regs|rf~1819_combout ))) # (!\CPU_RISCV|regs|rf~1817_combout  & (\CPU_RISCV|regs|rf~1812_combout )))) # (!\CPU_RISCV|RS2[2]~3_combout  & 
// (((\CPU_RISCV|regs|rf~1817_combout ))))

	.dataa(\CPU_RISCV|regs|rf~1812_combout ),
	.datab(\CPU_RISCV|regs|rf~1819_combout ),
	.datac(\CPU_RISCV|RS2[2]~3_combout ),
	.datad(\CPU_RISCV|regs|rf~1817_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1820_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1820 .lut_mask = 16'hCFA0;
defparam \CPU_RISCV|regs|rf~1820 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y34_N2
cycloneive_lcell_comb \CPU_RISCV|regs|rd2[23]~9 (
// Equation(s):
// \CPU_RISCV|regs|rd2[23]~9_combout  = (!\CPU_RISCV|regs|Equal1~1_combout  & ((\CPU_RISCV|RS2[4]~10_combout  & (\CPU_RISCV|regs|rf~1810_combout )) # (!\CPU_RISCV|RS2[4]~10_combout  & ((\CPU_RISCV|regs|rf~1820_combout )))))

	.dataa(\CPU_RISCV|regs|rf~1810_combout ),
	.datab(\CPU_RISCV|regs|Equal1~1_combout ),
	.datac(\CPU_RISCV|RS2[4]~10_combout ),
	.datad(\CPU_RISCV|regs|rf~1820_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rd2[23]~9_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rd2[23]~9 .lut_mask = 16'h2320;
defparam \CPU_RISCV|regs|rd2[23]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y34_N14
cycloneive_lcell_comb \CPU_RISCV|Add1~46 (
// Equation(s):
// \CPU_RISCV|Add1~46_combout  = (\CPU_RISCV|regs|rd1[23]~8_combout  & ((\CPU_RISCV|regs|rd2[23]~9_combout  & (\CPU_RISCV|Add1~45  & VCC)) # (!\CPU_RISCV|regs|rd2[23]~9_combout  & (!\CPU_RISCV|Add1~45 )))) # (!\CPU_RISCV|regs|rd1[23]~8_combout  & 
// ((\CPU_RISCV|regs|rd2[23]~9_combout  & (!\CPU_RISCV|Add1~45 )) # (!\CPU_RISCV|regs|rd2[23]~9_combout  & ((\CPU_RISCV|Add1~45 ) # (GND)))))
// \CPU_RISCV|Add1~47  = CARRY((\CPU_RISCV|regs|rd1[23]~8_combout  & (!\CPU_RISCV|regs|rd2[23]~9_combout  & !\CPU_RISCV|Add1~45 )) # (!\CPU_RISCV|regs|rd1[23]~8_combout  & ((!\CPU_RISCV|Add1~45 ) # (!\CPU_RISCV|regs|rd2[23]~9_combout ))))

	.dataa(\CPU_RISCV|regs|rd1[23]~8_combout ),
	.datab(\CPU_RISCV|regs|rd2[23]~9_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU_RISCV|Add1~45 ),
	.combout(\CPU_RISCV|Add1~46_combout ),
	.cout(\CPU_RISCV|Add1~47 ));
// synopsys translate_off
defparam \CPU_RISCV|Add1~46 .lut_mask = 16'h9617;
defparam \CPU_RISCV|Add1~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y35_N28
cycloneive_lcell_comb \CPU_RISCV|ShiftLeft0~131 (
// Equation(s):
// \CPU_RISCV|ShiftLeft0~131_combout  = (!\CPU_RISCV|imm[3]~18_combout  & (!\CPU_RISCV|regs|Equal0~1_combout  & \CPU_RISCV|ShiftLeft0~29_combout ))

	.dataa(gnd),
	.datab(\CPU_RISCV|imm[3]~18_combout ),
	.datac(\CPU_RISCV|regs|Equal0~1_combout ),
	.datad(\CPU_RISCV|ShiftLeft0~29_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|ShiftLeft0~131_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|ShiftLeft0~131 .lut_mask = 16'h0300;
defparam \CPU_RISCV|ShiftLeft0~131 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y35_N10
cycloneive_lcell_comb \CPU_RISCV|ShiftLeft0~130 (
// Equation(s):
// \CPU_RISCV|ShiftLeft0~130_combout  = (!\CPU_RISCV|regs|Equal0~1_combout  & ((\CPU_RISCV|imm[2]~19_combout  & (\CPU_RISCV|ShiftLeft0~18_combout )) # (!\CPU_RISCV|imm[2]~19_combout  & ((\CPU_RISCV|ShiftLeft0~21_combout )))))

	.dataa(\CPU_RISCV|imm[2]~19_combout ),
	.datab(\CPU_RISCV|regs|Equal0~1_combout ),
	.datac(\CPU_RISCV|ShiftLeft0~18_combout ),
	.datad(\CPU_RISCV|ShiftLeft0~21_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|ShiftLeft0~130_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|ShiftLeft0~130 .lut_mask = 16'h3120;
defparam \CPU_RISCV|ShiftLeft0~130 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y34_N0
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1781 (
// Equation(s):
// \CPU_RISCV|regs|rf~1781_combout  = (\CPU_RISCV|RS1[2]~4_combout  & (((\CPU_RISCV|RS1[3]~5_combout )))) # (!\CPU_RISCV|RS1[2]~4_combout  & ((\CPU_RISCV|RS1[3]~5_combout  & (\CPU_RISCV|regs|rf~855_q )) # (!\CPU_RISCV|RS1[3]~5_combout  & 
// ((\CPU_RISCV|regs|rf~599_q )))))

	.dataa(\CPU_RISCV|regs|rf~855_q ),
	.datab(\CPU_RISCV|RS1[2]~4_combout ),
	.datac(\CPU_RISCV|regs|rf~599_q ),
	.datad(\CPU_RISCV|RS1[3]~5_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1781_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1781 .lut_mask = 16'hEE30;
defparam \CPU_RISCV|regs|rf~1781 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y34_N14
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1782 (
// Equation(s):
// \CPU_RISCV|regs|rf~1782_combout  = (\CPU_RISCV|RS1[2]~4_combout  & ((\CPU_RISCV|regs|rf~1781_combout  & ((\CPU_RISCV|regs|rf~983_q ))) # (!\CPU_RISCV|regs|rf~1781_combout  & (\CPU_RISCV|regs|rf~727_q )))) # (!\CPU_RISCV|RS1[2]~4_combout  & 
// (((\CPU_RISCV|regs|rf~1781_combout ))))

	.dataa(\CPU_RISCV|regs|rf~727_q ),
	.datab(\CPU_RISCV|RS1[2]~4_combout ),
	.datac(\CPU_RISCV|regs|rf~983_q ),
	.datad(\CPU_RISCV|regs|rf~1781_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1782_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1782 .lut_mask = 16'hF388;
defparam \CPU_RISCV|regs|rf~1782 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y29_N28
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1783 (
// Equation(s):
// \CPU_RISCV|regs|rf~1783_combout  = (\CPU_RISCV|RS1[2]~4_combout  & ((\CPU_RISCV|regs|rf~695_q ) # ((\CPU_RISCV|RS1[3]~5_combout )))) # (!\CPU_RISCV|RS1[2]~4_combout  & (((\CPU_RISCV|regs|rf~567_q  & !\CPU_RISCV|RS1[3]~5_combout ))))

	.dataa(\CPU_RISCV|RS1[2]~4_combout ),
	.datab(\CPU_RISCV|regs|rf~695_q ),
	.datac(\CPU_RISCV|regs|rf~567_q ),
	.datad(\CPU_RISCV|RS1[3]~5_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1783_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1783 .lut_mask = 16'hAAD8;
defparam \CPU_RISCV|regs|rf~1783 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y29_N22
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1784 (
// Equation(s):
// \CPU_RISCV|regs|rf~1784_combout  = (\CPU_RISCV|RS1[3]~5_combout  & ((\CPU_RISCV|regs|rf~1783_combout  & ((\CPU_RISCV|regs|rf~951_q ))) # (!\CPU_RISCV|regs|rf~1783_combout  & (\CPU_RISCV|regs|rf~823_q )))) # (!\CPU_RISCV|RS1[3]~5_combout  & 
// (((\CPU_RISCV|regs|rf~1783_combout ))))

	.dataa(\CPU_RISCV|regs|rf~823_q ),
	.datab(\CPU_RISCV|RS1[3]~5_combout ),
	.datac(\CPU_RISCV|regs|rf~951_q ),
	.datad(\CPU_RISCV|regs|rf~1783_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1784_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1784 .lut_mask = 16'hF388;
defparam \CPU_RISCV|regs|rf~1784 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y33_N16
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1785 (
// Equation(s):
// \CPU_RISCV|regs|rf~1785_combout  = (\CPU_RISCV|RS1[2]~4_combout  & (((\CPU_RISCV|RS1[3]~5_combout )))) # (!\CPU_RISCV|RS1[2]~4_combout  & ((\CPU_RISCV|RS1[3]~5_combout  & (\CPU_RISCV|regs|rf~791_q )) # (!\CPU_RISCV|RS1[3]~5_combout  & 
// ((\CPU_RISCV|regs|rf~535_q )))))

	.dataa(\CPU_RISCV|regs|rf~791_q ),
	.datab(\CPU_RISCV|RS1[2]~4_combout ),
	.datac(\CPU_RISCV|regs|rf~535_q ),
	.datad(\CPU_RISCV|RS1[3]~5_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1785_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1785 .lut_mask = 16'hEE30;
defparam \CPU_RISCV|regs|rf~1785 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y33_N26
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1786 (
// Equation(s):
// \CPU_RISCV|regs|rf~1786_combout  = (\CPU_RISCV|RS1[2]~4_combout  & ((\CPU_RISCV|regs|rf~1785_combout  & ((\CPU_RISCV|regs|rf~919_q ))) # (!\CPU_RISCV|regs|rf~1785_combout  & (\CPU_RISCV|regs|rf~663_q )))) # (!\CPU_RISCV|RS1[2]~4_combout  & 
// (((\CPU_RISCV|regs|rf~1785_combout ))))

	.dataa(\CPU_RISCV|regs|rf~663_q ),
	.datab(\CPU_RISCV|RS1[2]~4_combout ),
	.datac(\CPU_RISCV|regs|rf~919_q ),
	.datad(\CPU_RISCV|regs|rf~1785_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1786_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1786 .lut_mask = 16'hF388;
defparam \CPU_RISCV|regs|rf~1786 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y35_N22
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1787 (
// Equation(s):
// \CPU_RISCV|regs|rf~1787_combout  = (\CPU_RISCV|RS1[0]~7_combout  & ((\CPU_RISCV|regs|rf~1784_combout ) # ((\CPU_RISCV|RS1[1]~6_combout )))) # (!\CPU_RISCV|RS1[0]~7_combout  & (((!\CPU_RISCV|RS1[1]~6_combout  & \CPU_RISCV|regs|rf~1786_combout ))))

	.dataa(\CPU_RISCV|RS1[0]~7_combout ),
	.datab(\CPU_RISCV|regs|rf~1784_combout ),
	.datac(\CPU_RISCV|RS1[1]~6_combout ),
	.datad(\CPU_RISCV|regs|rf~1786_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1787_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1787 .lut_mask = 16'hADA8;
defparam \CPU_RISCV|regs|rf~1787 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y30_N20
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1788 (
// Equation(s):
// \CPU_RISCV|regs|rf~1788_combout  = (\CPU_RISCV|RS1[3]~5_combout  & (((\CPU_RISCV|RS1[2]~4_combout )))) # (!\CPU_RISCV|RS1[3]~5_combout  & ((\CPU_RISCV|RS1[2]~4_combout  & (\CPU_RISCV|regs|rf~759_q )) # (!\CPU_RISCV|RS1[2]~4_combout  & 
// ((\CPU_RISCV|regs|rf~631_q )))))

	.dataa(\CPU_RISCV|RS1[3]~5_combout ),
	.datab(\CPU_RISCV|regs|rf~759_q ),
	.datac(\CPU_RISCV|regs|rf~631_q ),
	.datad(\CPU_RISCV|RS1[2]~4_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1788_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1788 .lut_mask = 16'hEE50;
defparam \CPU_RISCV|regs|rf~1788 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y30_N30
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1789 (
// Equation(s):
// \CPU_RISCV|regs|rf~1789_combout  = (\CPU_RISCV|RS1[3]~5_combout  & ((\CPU_RISCV|regs|rf~1788_combout  & ((\CPU_RISCV|regs|rf~1015_q ))) # (!\CPU_RISCV|regs|rf~1788_combout  & (\CPU_RISCV|regs|rf~887_q )))) # (!\CPU_RISCV|RS1[3]~5_combout  & 
// (((\CPU_RISCV|regs|rf~1788_combout ))))

	.dataa(\CPU_RISCV|RS1[3]~5_combout ),
	.datab(\CPU_RISCV|regs|rf~887_q ),
	.datac(\CPU_RISCV|regs|rf~1015_q ),
	.datad(\CPU_RISCV|regs|rf~1788_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1789_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1789 .lut_mask = 16'hF588;
defparam \CPU_RISCV|regs|rf~1789 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y35_N20
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1790 (
// Equation(s):
// \CPU_RISCV|regs|rf~1790_combout  = (\CPU_RISCV|RS1[1]~6_combout  & ((\CPU_RISCV|regs|rf~1787_combout  & ((\CPU_RISCV|regs|rf~1789_combout ))) # (!\CPU_RISCV|regs|rf~1787_combout  & (\CPU_RISCV|regs|rf~1782_combout )))) # (!\CPU_RISCV|RS1[1]~6_combout  & 
// (((\CPU_RISCV|regs|rf~1787_combout ))))

	.dataa(\CPU_RISCV|regs|rf~1782_combout ),
	.datab(\CPU_RISCV|RS1[1]~6_combout ),
	.datac(\CPU_RISCV|regs|rf~1787_combout ),
	.datad(\CPU_RISCV|regs|rf~1789_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1790_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1790 .lut_mask = 16'hF838;
defparam \CPU_RISCV|regs|rf~1790 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y35_N26
cycloneive_lcell_comb \CPU_RISCV|ShiftLeft0~12 (
// Equation(s):
// \CPU_RISCV|ShiftLeft0~12_combout  = (\CPU_RISCV|ShiftLeft0~4_combout  & ((\CPU_RISCV|RS1[4]~8_combout  & ((\CPU_RISCV|regs|rf~1790_combout ))) # (!\CPU_RISCV|RS1[4]~8_combout  & (\CPU_RISCV|regs|rf~1800_combout ))))

	.dataa(\CPU_RISCV|RS1[4]~8_combout ),
	.datab(\CPU_RISCV|ShiftLeft0~4_combout ),
	.datac(\CPU_RISCV|regs|rf~1800_combout ),
	.datad(\CPU_RISCV|regs|rf~1790_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|ShiftLeft0~12_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|ShiftLeft0~12 .lut_mask = 16'hC840;
defparam \CPU_RISCV|ShiftLeft0~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y35_N14
cycloneive_lcell_comb \CPU_RISCV|ShiftLeft0~13 (
// Equation(s):
// \CPU_RISCV|ShiftLeft0~13_combout  = (\CPU_RISCV|ShiftLeft0~8_combout  & ((\CPU_RISCV|regs|rf~2764_combout ) # ((\CPU_RISCV|ShiftLeft0~9_combout  & \CPU_RISCV|regs|rf~2766_combout )))) # (!\CPU_RISCV|ShiftLeft0~8_combout  & (\CPU_RISCV|ShiftLeft0~9_combout 
//  & ((\CPU_RISCV|regs|rf~2766_combout ))))

	.dataa(\CPU_RISCV|ShiftLeft0~8_combout ),
	.datab(\CPU_RISCV|ShiftLeft0~9_combout ),
	.datac(\CPU_RISCV|regs|rf~2764_combout ),
	.datad(\CPU_RISCV|regs|rf~2766_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|ShiftLeft0~13_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|ShiftLeft0~13 .lut_mask = 16'hECA0;
defparam \CPU_RISCV|ShiftLeft0~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y35_N0
cycloneive_lcell_comb \CPU_RISCV|ShiftLeft0~14 (
// Equation(s):
// \CPU_RISCV|ShiftLeft0~14_combout  = (\CPU_RISCV|ShiftLeft0~12_combout ) # ((\CPU_RISCV|ShiftLeft0~13_combout ) # ((\CPU_RISCV|comb~30_combout  & \CPU_RISCV|regs|rf~2767_combout )))

	.dataa(\CPU_RISCV|comb~30_combout ),
	.datab(\CPU_RISCV|regs|rf~2767_combout ),
	.datac(\CPU_RISCV|ShiftLeft0~12_combout ),
	.datad(\CPU_RISCV|ShiftLeft0~13_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|ShiftLeft0~14_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|ShiftLeft0~14 .lut_mask = 16'hFFF8;
defparam \CPU_RISCV|ShiftLeft0~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y35_N18
cycloneive_lcell_comb \CPU_RISCV|ShiftLeft0~15 (
// Equation(s):
// \CPU_RISCV|ShiftLeft0~15_combout  = (!\CPU_RISCV|regs|Equal0~1_combout  & ((\CPU_RISCV|imm[2]~19_combout  & (\CPU_RISCV|ShiftLeft0~11_combout )) # (!\CPU_RISCV|imm[2]~19_combout  & ((\CPU_RISCV|ShiftLeft0~14_combout )))))

	.dataa(\CPU_RISCV|imm[2]~19_combout ),
	.datab(\CPU_RISCV|regs|Equal0~1_combout ),
	.datac(\CPU_RISCV|ShiftLeft0~11_combout ),
	.datad(\CPU_RISCV|ShiftLeft0~14_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|ShiftLeft0~15_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|ShiftLeft0~15 .lut_mask = 16'h3120;
defparam \CPU_RISCV|ShiftLeft0~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y35_N28
cycloneive_lcell_comb \CPU_RISCV|comb~93 (
// Equation(s):
// \CPU_RISCV|comb~93_combout  = (\CPU_RISCV|comb~31_combout  & (((!\CPU_RISCV|result[0]~3_combout )))) # (!\CPU_RISCV|comb~31_combout  & ((\CPU_RISCV|result[0]~3_combout  & ((\CPU_RISCV|ShiftLeft0~15_combout ))) # (!\CPU_RISCV|result[0]~3_combout  & 
// (\CPU_RISCV|Add3~46_combout ))))

	.dataa(\CPU_RISCV|Add3~46_combout ),
	.datab(\CPU_RISCV|comb~31_combout ),
	.datac(\CPU_RISCV|result[0]~3_combout ),
	.datad(\CPU_RISCV|ShiftLeft0~15_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~93_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~93 .lut_mask = 16'h3E0E;
defparam \CPU_RISCV|comb~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y35_N4
cycloneive_lcell_comb \CPU_RISCV|comb~94 (
// Equation(s):
// \CPU_RISCV|comb~94_combout  = (\CPU_RISCV|comb~31_combout  & ((\CPU_RISCV|comb~93_combout  & (\CPU_RISCV|ShiftLeft0~131_combout )) # (!\CPU_RISCV|comb~93_combout  & ((\CPU_RISCV|ShiftLeft0~130_combout ))))) # (!\CPU_RISCV|comb~31_combout  & 
// (((\CPU_RISCV|comb~93_combout ))))

	.dataa(\CPU_RISCV|comb~31_combout ),
	.datab(\CPU_RISCV|ShiftLeft0~131_combout ),
	.datac(\CPU_RISCV|ShiftLeft0~130_combout ),
	.datad(\CPU_RISCV|comb~93_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~94_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~94 .lut_mask = 16'hDDA0;
defparam \CPU_RISCV|comb~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y35_N26
cycloneive_lcell_comb \CPU_RISCV|comb~95 (
// Equation(s):
// \CPU_RISCV|comb~95_combout  = (\CPU_RISCV|comb~28_combout  & ((\CPU_RISCV|comb~207_combout  & ((\CPU_RISCV|Add2~46_combout ))) # (!\CPU_RISCV|comb~207_combout  & (\CPU_RISCV|comb~94_combout )))) # (!\CPU_RISCV|comb~28_combout  & 
// (\CPU_RISCV|comb~207_combout ))

	.dataa(\CPU_RISCV|comb~28_combout ),
	.datab(\CPU_RISCV|comb~207_combout ),
	.datac(\CPU_RISCV|comb~94_combout ),
	.datad(\CPU_RISCV|Add2~46_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~95_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~95 .lut_mask = 16'hEC64;
defparam \CPU_RISCV|comb~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y34_N8
cycloneive_lcell_comb \CPU_RISCV|Equal16~27 (
// Equation(s):
// \CPU_RISCV|Equal16~27_combout  = \CPU_RISCV|regs|rd1[23]~8_combout  $ (\CPU_RISCV|regs|rd2[23]~9_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_RISCV|regs|rd1[23]~8_combout ),
	.datad(\CPU_RISCV|regs|rd2[23]~9_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|Equal16~27_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|Equal16~27 .lut_mask = 16'h0FF0;
defparam \CPU_RISCV|Equal16~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y35_N16
cycloneive_lcell_comb \CPU_RISCV|comb~96 (
// Equation(s):
// \CPU_RISCV|comb~96_combout  = (\CPU_RISCV|comb~29_combout  & ((\CPU_RISCV|comb~95_combout  & (\CPU_RISCV|imm[23]~40_combout )) # (!\CPU_RISCV|comb~95_combout  & ((\CPU_RISCV|Equal16~27_combout ))))) # (!\CPU_RISCV|comb~29_combout  & 
// (((\CPU_RISCV|comb~95_combout ))))

	.dataa(\CPU_RISCV|comb~29_combout ),
	.datab(\CPU_RISCV|imm[23]~40_combout ),
	.datac(\CPU_RISCV|comb~95_combout ),
	.datad(\CPU_RISCV|Equal16~27_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~96_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~96 .lut_mask = 16'hDAD0;
defparam \CPU_RISCV|comb~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y35_N30
cycloneive_lcell_comb \CPU_RISCV|comb~97 (
// Equation(s):
// \CPU_RISCV|comb~97_combout  = (\CPU_RISCV|comb~39_combout  & ((\CPU_RISCV|Add1~46_combout ) # ((\CPU_RISCV|comb~38_combout  & \CPU_RISCV|comb~96_combout )))) # (!\CPU_RISCV|comb~39_combout  & (\CPU_RISCV|comb~38_combout  & ((\CPU_RISCV|comb~96_combout 
// ))))

	.dataa(\CPU_RISCV|comb~39_combout ),
	.datab(\CPU_RISCV|comb~38_combout ),
	.datac(\CPU_RISCV|Add1~46_combout ),
	.datad(\CPU_RISCV|comb~96_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~97_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~97 .lut_mask = 16'hECA0;
defparam \CPU_RISCV|comb~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y35_N13
dffeas \CPU_RISCV|regs|rf~183 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~97_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2779_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~183_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~183 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~183 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y35_N4
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1793 (
// Equation(s):
// \CPU_RISCV|regs|rf~1793_combout  = (\CPU_RISCV|RS1[1]~6_combout  & ((\CPU_RISCV|regs|rf~215_q ) # ((\CPU_RISCV|RS1[0]~7_combout )))) # (!\CPU_RISCV|RS1[1]~6_combout  & (((\CPU_RISCV|regs|rf~151_q  & !\CPU_RISCV|RS1[0]~7_combout ))))

	.dataa(\CPU_RISCV|regs|rf~215_q ),
	.datab(\CPU_RISCV|RS1[1]~6_combout ),
	.datac(\CPU_RISCV|regs|rf~151_q ),
	.datad(\CPU_RISCV|RS1[0]~7_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1793_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1793 .lut_mask = 16'hCCB8;
defparam \CPU_RISCV|regs|rf~1793 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y35_N10
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1794 (
// Equation(s):
// \CPU_RISCV|regs|rf~1794_combout  = (\CPU_RISCV|regs|rf~1793_combout  & (((\CPU_RISCV|regs|rf~247_q ) # (!\CPU_RISCV|RS1[0]~7_combout )))) # (!\CPU_RISCV|regs|rf~1793_combout  & (\CPU_RISCV|regs|rf~183_q  & ((\CPU_RISCV|RS1[0]~7_combout ))))

	.dataa(\CPU_RISCV|regs|rf~183_q ),
	.datab(\CPU_RISCV|regs|rf~1793_combout ),
	.datac(\CPU_RISCV|regs|rf~247_q ),
	.datad(\CPU_RISCV|RS1[0]~7_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1794_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1794 .lut_mask = 16'hE2CC;
defparam \CPU_RISCV|regs|rf~1794 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y32_N4
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1795 (
// Equation(s):
// \CPU_RISCV|regs|rf~1795_combout  = (\CPU_RISCV|RS1[1]~6_combout  & (((\CPU_RISCV|RS1[0]~7_combout )))) # (!\CPU_RISCV|RS1[1]~6_combout  & ((\CPU_RISCV|RS1[0]~7_combout  & (\CPU_RISCV|regs|rf~55_q )) # (!\CPU_RISCV|RS1[0]~7_combout  & 
// ((\CPU_RISCV|regs|rf~23_q )))))

	.dataa(\CPU_RISCV|RS1[1]~6_combout ),
	.datab(\CPU_RISCV|regs|rf~55_q ),
	.datac(\CPU_RISCV|regs|rf~23_q ),
	.datad(\CPU_RISCV|RS1[0]~7_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1795_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1795 .lut_mask = 16'hEE50;
defparam \CPU_RISCV|regs|rf~1795 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y32_N6
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1796 (
// Equation(s):
// \CPU_RISCV|regs|rf~1796_combout  = (\CPU_RISCV|regs|rf~1795_combout  & (((\CPU_RISCV|regs|rf~119_q ) # (!\CPU_RISCV|RS1[1]~6_combout )))) # (!\CPU_RISCV|regs|rf~1795_combout  & (\CPU_RISCV|regs|rf~87_q  & ((\CPU_RISCV|RS1[1]~6_combout ))))

	.dataa(\CPU_RISCV|regs|rf~87_q ),
	.datab(\CPU_RISCV|regs|rf~1795_combout ),
	.datac(\CPU_RISCV|regs|rf~119_q ),
	.datad(\CPU_RISCV|RS1[1]~6_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1796_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1796 .lut_mask = 16'hE2CC;
defparam \CPU_RISCV|regs|rf~1796 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y35_N10
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1797 (
// Equation(s):
// \CPU_RISCV|regs|rf~1797_combout  = (\CPU_RISCV|RS1[2]~4_combout  & ((\CPU_RISCV|regs|rf~1794_combout ) # ((\CPU_RISCV|RS1[3]~5_combout )))) # (!\CPU_RISCV|RS1[2]~4_combout  & (((\CPU_RISCV|regs|rf~1796_combout  & !\CPU_RISCV|RS1[3]~5_combout ))))

	.dataa(\CPU_RISCV|regs|rf~1794_combout ),
	.datab(\CPU_RISCV|RS1[2]~4_combout ),
	.datac(\CPU_RISCV|regs|rf~1796_combout ),
	.datad(\CPU_RISCV|RS1[3]~5_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1797_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1797 .lut_mask = 16'hCCB8;
defparam \CPU_RISCV|regs|rf~1797 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y36_N30
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1791 (
// Equation(s):
// \CPU_RISCV|regs|rf~1791_combout  = (\CPU_RISCV|RS1[1]~6_combout  & (((\CPU_RISCV|RS1[0]~7_combout )))) # (!\CPU_RISCV|RS1[1]~6_combout  & ((\CPU_RISCV|RS1[0]~7_combout  & (\CPU_RISCV|regs|rf~311_q )) # (!\CPU_RISCV|RS1[0]~7_combout  & 
// ((\CPU_RISCV|regs|rf~279_q )))))

	.dataa(\CPU_RISCV|regs|rf~311_q ),
	.datab(\CPU_RISCV|RS1[1]~6_combout ),
	.datac(\CPU_RISCV|regs|rf~279_q ),
	.datad(\CPU_RISCV|RS1[0]~7_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1791_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1791 .lut_mask = 16'hEE30;
defparam \CPU_RISCV|regs|rf~1791 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y36_N8
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1792 (
// Equation(s):
// \CPU_RISCV|regs|rf~1792_combout  = (\CPU_RISCV|regs|rf~1791_combout  & (((\CPU_RISCV|regs|rf~375_q ) # (!\CPU_RISCV|RS1[1]~6_combout )))) # (!\CPU_RISCV|regs|rf~1791_combout  & (\CPU_RISCV|regs|rf~343_q  & ((\CPU_RISCV|RS1[1]~6_combout ))))

	.dataa(\CPU_RISCV|regs|rf~1791_combout ),
	.datab(\CPU_RISCV|regs|rf~343_q ),
	.datac(\CPU_RISCV|regs|rf~375_q ),
	.datad(\CPU_RISCV|RS1[1]~6_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1792_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1792 .lut_mask = 16'hE4AA;
defparam \CPU_RISCV|regs|rf~1792 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y36_N8
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1798 (
// Equation(s):
// \CPU_RISCV|regs|rf~1798_combout  = (\CPU_RISCV|RS1[1]~6_combout  & ((\CPU_RISCV|regs|rf~471_q ) # ((\CPU_RISCV|RS1[0]~7_combout )))) # (!\CPU_RISCV|RS1[1]~6_combout  & (((\CPU_RISCV|regs|rf~407_q  & !\CPU_RISCV|RS1[0]~7_combout ))))

	.dataa(\CPU_RISCV|RS1[1]~6_combout ),
	.datab(\CPU_RISCV|regs|rf~471_q ),
	.datac(\CPU_RISCV|regs|rf~407_q ),
	.datad(\CPU_RISCV|RS1[0]~7_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1798_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1798 .lut_mask = 16'hAAD8;
defparam \CPU_RISCV|regs|rf~1798 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y34_N0
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1799 (
// Equation(s):
// \CPU_RISCV|regs|rf~1799_combout  = (\CPU_RISCV|RS1[0]~7_combout  & ((\CPU_RISCV|regs|rf~1798_combout  & (\CPU_RISCV|regs|rf~503_q )) # (!\CPU_RISCV|regs|rf~1798_combout  & ((\CPU_RISCV|regs|rf~439_q ))))) # (!\CPU_RISCV|RS1[0]~7_combout  & 
// (((\CPU_RISCV|regs|rf~1798_combout ))))

	.dataa(\CPU_RISCV|RS1[0]~7_combout ),
	.datab(\CPU_RISCV|regs|rf~503_q ),
	.datac(\CPU_RISCV|regs|rf~439_q ),
	.datad(\CPU_RISCV|regs|rf~1798_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1799_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1799 .lut_mask = 16'hDDA0;
defparam \CPU_RISCV|regs|rf~1799 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y35_N8
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1800 (
// Equation(s):
// \CPU_RISCV|regs|rf~1800_combout  = (\CPU_RISCV|regs|rf~1797_combout  & (((\CPU_RISCV|regs|rf~1799_combout )) # (!\CPU_RISCV|RS1[3]~5_combout ))) # (!\CPU_RISCV|regs|rf~1797_combout  & (\CPU_RISCV|RS1[3]~5_combout  & (\CPU_RISCV|regs|rf~1792_combout )))

	.dataa(\CPU_RISCV|regs|rf~1797_combout ),
	.datab(\CPU_RISCV|RS1[3]~5_combout ),
	.datac(\CPU_RISCV|regs|rf~1792_combout ),
	.datad(\CPU_RISCV|regs|rf~1799_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1800_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1800 .lut_mask = 16'hEA62;
defparam \CPU_RISCV|regs|rf~1800 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y35_N30
cycloneive_lcell_comb \CPU_RISCV|regs|rd1[23]~8 (
// Equation(s):
// \CPU_RISCV|regs|rd1[23]~8_combout  = (!\CPU_RISCV|regs|Equal0~1_combout  & ((\CPU_RISCV|RS1[4]~8_combout  & ((\CPU_RISCV|regs|rf~1790_combout ))) # (!\CPU_RISCV|RS1[4]~8_combout  & (\CPU_RISCV|regs|rf~1800_combout ))))

	.dataa(\CPU_RISCV|RS1[4]~8_combout ),
	.datab(\CPU_RISCV|regs|rf~1800_combout ),
	.datac(\CPU_RISCV|regs|Equal0~1_combout ),
	.datad(\CPU_RISCV|regs|rf~1790_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rd1[23]~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rd1[23]~8 .lut_mask = 16'h0E04;
defparam \CPU_RISCV|regs|rd1[23]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N14
cycloneive_lcell_comb \CPU_RISCV|Add2~46 (
// Equation(s):
// \CPU_RISCV|Add2~46_combout  = (\CPU_RISCV|regs|rd1[23]~8_combout  & ((\CPU_RISCV|imm[23]~40_combout  & (\CPU_RISCV|Add2~45  & VCC)) # (!\CPU_RISCV|imm[23]~40_combout  & (!\CPU_RISCV|Add2~45 )))) # (!\CPU_RISCV|regs|rd1[23]~8_combout  & 
// ((\CPU_RISCV|imm[23]~40_combout  & (!\CPU_RISCV|Add2~45 )) # (!\CPU_RISCV|imm[23]~40_combout  & ((\CPU_RISCV|Add2~45 ) # (GND)))))
// \CPU_RISCV|Add2~47  = CARRY((\CPU_RISCV|regs|rd1[23]~8_combout  & (!\CPU_RISCV|imm[23]~40_combout  & !\CPU_RISCV|Add2~45 )) # (!\CPU_RISCV|regs|rd1[23]~8_combout  & ((!\CPU_RISCV|Add2~45 ) # (!\CPU_RISCV|imm[23]~40_combout ))))

	.dataa(\CPU_RISCV|regs|rd1[23]~8_combout ),
	.datab(\CPU_RISCV|imm[23]~40_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU_RISCV|Add2~45 ),
	.combout(\CPU_RISCV|Add2~46_combout ),
	.cout(\CPU_RISCV|Add2~47 ));
// synopsys translate_off
defparam \CPU_RISCV|Add2~46 .lut_mask = 16'h9617;
defparam \CPU_RISCV|Add2~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y39_N18
cycloneive_lcell_comb \CPU_RISCV|Add0~109 (
// Equation(s):
// \CPU_RISCV|Add0~109_combout  = (\CPU_RISCV|pc[21]~3_combout ) # ((\CPU_RISCV|is_jalr~0_combout  & ((\CPU_RISCV|Add2~46_combout ))) # (!\CPU_RISCV|is_jalr~0_combout  & (\CPU_RISCV|Add3~46_combout )))

	.dataa(\CPU_RISCV|is_jalr~0_combout ),
	.datab(\CPU_RISCV|pc[21]~3_combout ),
	.datac(\CPU_RISCV|Add3~46_combout ),
	.datad(\CPU_RISCV|Add2~46_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|Add0~109_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|Add0~109 .lut_mask = 16'hFEDC;
defparam \CPU_RISCV|Add0~109 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y39_N20
cycloneive_lcell_comb \CPU_RISCV|Add0~110 (
// Equation(s):
// \CPU_RISCV|Add0~110_combout  = (\CPU_RISCV|Add0~109_combout  & ((\CPU_RISCV|Add0~69_combout ) # (!\CPU_RISCV|pc[21]~3_combout )))

	.dataa(\CPU_RISCV|Add0~69_combout ),
	.datab(gnd),
	.datac(\CPU_RISCV|pc[21]~3_combout ),
	.datad(\CPU_RISCV|Add0~109_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|Add0~110_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|Add0~110 .lut_mask = 16'hAF00;
defparam \CPU_RISCV|Add0~110 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y39_N26
cycloneive_lcell_comb \CPU_RISCV|Add0~111 (
// Equation(s):
// \CPU_RISCV|Add0~111_combout  = (\CPU_RISCV|pc[21]~1_combout  & ((\CPU_RISCV|pc[21]~2_combout  & (\CPU_RISCV|Add0~69_combout )) # (!\CPU_RISCV|pc[21]~2_combout  & ((\CPU_RISCV|Add0~110_combout ))))) # (!\CPU_RISCV|pc[21]~1_combout  & 
// (((\CPU_RISCV|Add0~110_combout ))))

	.dataa(\CPU_RISCV|Add0~69_combout ),
	.datab(\CPU_RISCV|Add0~110_combout ),
	.datac(\CPU_RISCV|pc[21]~1_combout ),
	.datad(\CPU_RISCV|pc[21]~2_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|Add0~111_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|Add0~111 .lut_mask = 16'hACCC;
defparam \CPU_RISCV|Add0~111 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y39_N27
dffeas \CPU_RISCV|pc[23] (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|Add0~111_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|pc [23]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|pc[23] .is_wysiwyg = "true";
defparam \CPU_RISCV|pc[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N14
cycloneive_lcell_comb \CPU_RISCV|Add0~71 (
// Equation(s):
// \CPU_RISCV|Add0~71_combout  = (\CPU_RISCV|pc [24] & (\CPU_RISCV|Add0~70  $ (GND))) # (!\CPU_RISCV|pc [24] & (!\CPU_RISCV|Add0~70  & VCC))
// \CPU_RISCV|Add0~72  = CARRY((\CPU_RISCV|pc [24] & !\CPU_RISCV|Add0~70 ))

	.dataa(gnd),
	.datab(\CPU_RISCV|pc [24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU_RISCV|Add0~70 ),
	.combout(\CPU_RISCV|Add0~71_combout ),
	.cout(\CPU_RISCV|Add0~72 ));
// synopsys translate_off
defparam \CPU_RISCV|Add0~71 .lut_mask = 16'hC30C;
defparam \CPU_RISCV|Add0~71 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N26
cycloneive_lcell_comb \CPU_RISCV|imm[24]~55 (
// Equation(s):
// \CPU_RISCV|imm[24]~55_combout  = (\CPU_RISCV|U_type~combout  & ((\CPU_RISCV|pc [10] & (\imem|RAM~1177_combout )) # (!\CPU_RISCV|pc [10] & ((\imem|RAM~1195_combout )))))

	.dataa(\imem|RAM~1177_combout ),
	.datab(\CPU_RISCV|U_type~combout ),
	.datac(\CPU_RISCV|pc [10]),
	.datad(\imem|RAM~1195_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|imm[24]~55_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|imm[24]~55 .lut_mask = 16'h8C80;
defparam \CPU_RISCV|imm[24]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N28
cycloneive_lcell_comb \CPU_RISCV|imm[24]~39 (
// Equation(s):
// \CPU_RISCV|imm[24]~39_combout  = (\CPU_RISCV|imm[30]~26_combout  & (\imem|RAM~169_combout )) # (!\CPU_RISCV|imm[30]~26_combout  & ((\CPU_RISCV|imm[24]~55_combout ) # ((\imem|RAM~169_combout  & \CPU_RISCV|imm[2]~38_combout ))))

	.dataa(\imem|RAM~169_combout ),
	.datab(\CPU_RISCV|imm[30]~26_combout ),
	.datac(\CPU_RISCV|imm[24]~55_combout ),
	.datad(\CPU_RISCV|imm[2]~38_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|imm[24]~39_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|imm[24]~39 .lut_mask = 16'hBAB8;
defparam \CPU_RISCV|imm[24]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N16
cycloneive_lcell_comb \CPU_RISCV|Add3~48 (
// Equation(s):
// \CPU_RISCV|Add3~48_combout  = ((\CPU_RISCV|pc [24] $ (\CPU_RISCV|imm[24]~39_combout  $ (!\CPU_RISCV|Add3~47 )))) # (GND)
// \CPU_RISCV|Add3~49  = CARRY((\CPU_RISCV|pc [24] & ((\CPU_RISCV|imm[24]~39_combout ) # (!\CPU_RISCV|Add3~47 ))) # (!\CPU_RISCV|pc [24] & (\CPU_RISCV|imm[24]~39_combout  & !\CPU_RISCV|Add3~47 )))

	.dataa(\CPU_RISCV|pc [24]),
	.datab(\CPU_RISCV|imm[24]~39_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU_RISCV|Add3~47 ),
	.combout(\CPU_RISCV|Add3~48_combout ),
	.cout(\CPU_RISCV|Add3~49 ));
// synopsys translate_off
defparam \CPU_RISCV|Add3~48 .lut_mask = 16'h698E;
defparam \CPU_RISCV|Add3~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N12
cycloneive_lcell_comb \CPU_RISCV|regs|rf~504feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~504feeder_combout  = \CPU_RISCV|comb~92_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_RISCV|comb~92_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~504feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~504feeder .lut_mask = 16'hFF00;
defparam \CPU_RISCV|regs|rf~504feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y32_N13
dffeas \CPU_RISCV|regs|rf~504 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~504feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~2752_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~504_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~504 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~504 .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y33_N1
dffeas \CPU_RISCV|regs|rf~440 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~92_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2749_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~440_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~440 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~440 .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y33_N5
dffeas \CPU_RISCV|regs|rf~472 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~92_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2750_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~472_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~472 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~472 .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y33_N19
dffeas \CPU_RISCV|regs|rf~408 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~92_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2751_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~408_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~408 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~408 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y33_N2
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1778 (
// Equation(s):
// \CPU_RISCV|regs|rf~1778_combout  = (\CPU_RISCV|RS2[0]~9_combout  & (((\CPU_RISCV|RS2[1]~7_combout )))) # (!\CPU_RISCV|RS2[0]~9_combout  & ((\CPU_RISCV|RS2[1]~7_combout  & (\CPU_RISCV|regs|rf~472_q )) # (!\CPU_RISCV|RS2[1]~7_combout  & 
// ((\CPU_RISCV|regs|rf~408_q )))))

	.dataa(\CPU_RISCV|regs|rf~472_q ),
	.datab(\CPU_RISCV|regs|rf~408_q ),
	.datac(\CPU_RISCV|RS2[0]~9_combout ),
	.datad(\CPU_RISCV|RS2[1]~7_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1778_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1778 .lut_mask = 16'hFA0C;
defparam \CPU_RISCV|regs|rf~1778 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y33_N0
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1779 (
// Equation(s):
// \CPU_RISCV|regs|rf~1779_combout  = (\CPU_RISCV|RS2[0]~9_combout  & ((\CPU_RISCV|regs|rf~1778_combout  & (\CPU_RISCV|regs|rf~504_q )) # (!\CPU_RISCV|regs|rf~1778_combout  & ((\CPU_RISCV|regs|rf~440_q ))))) # (!\CPU_RISCV|RS2[0]~9_combout  & 
// (((\CPU_RISCV|regs|rf~1778_combout ))))

	.dataa(\CPU_RISCV|RS2[0]~9_combout ),
	.datab(\CPU_RISCV|regs|rf~504_q ),
	.datac(\CPU_RISCV|regs|rf~440_q ),
	.datad(\CPU_RISCV|regs|rf~1778_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1779_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1779 .lut_mask = 16'hDDA0;
defparam \CPU_RISCV|regs|rf~1779 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y36_N27
dffeas \CPU_RISCV|regs|rf~376 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~92_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2789_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~376_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~376 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~376 .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y32_N21
dffeas \CPU_RISCV|regs|rf~344 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~92_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2743_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~344_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~344 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~344 .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y36_N1
dffeas \CPU_RISCV|regs|rf~280 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~92_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2745_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~280_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~280 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~280 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y32_N10
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1771 (
// Equation(s):
// \CPU_RISCV|regs|rf~1771_combout  = (\CPU_RISCV|RS2[0]~9_combout  & (((\CPU_RISCV|regs|rf~312_q ) # (\CPU_RISCV|RS2[1]~7_combout )))) # (!\CPU_RISCV|RS2[0]~9_combout  & (\CPU_RISCV|regs|rf~280_q  & ((!\CPU_RISCV|RS2[1]~7_combout ))))

	.dataa(\CPU_RISCV|RS2[0]~9_combout ),
	.datab(\CPU_RISCV|regs|rf~280_q ),
	.datac(\CPU_RISCV|regs|rf~312_q ),
	.datad(\CPU_RISCV|RS2[1]~7_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1771_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1771 .lut_mask = 16'hAAE4;
defparam \CPU_RISCV|regs|rf~1771 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y32_N20
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1772 (
// Equation(s):
// \CPU_RISCV|regs|rf~1772_combout  = (\CPU_RISCV|RS2[1]~7_combout  & ((\CPU_RISCV|regs|rf~1771_combout  & (\CPU_RISCV|regs|rf~376_q )) # (!\CPU_RISCV|regs|rf~1771_combout  & ((\CPU_RISCV|regs|rf~344_q ))))) # (!\CPU_RISCV|RS2[1]~7_combout  & 
// (((\CPU_RISCV|regs|rf~1771_combout ))))

	.dataa(\CPU_RISCV|RS2[1]~7_combout ),
	.datab(\CPU_RISCV|regs|rf~376_q ),
	.datac(\CPU_RISCV|regs|rf~344_q ),
	.datad(\CPU_RISCV|regs|rf~1771_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1772_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1772 .lut_mask = 16'hDDA0;
defparam \CPU_RISCV|regs|rf~1772 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y40_N19
dffeas \CPU_RISCV|regs|rf~120 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~92_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2793_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~120_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~120 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~120 .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y40_N31
dffeas \CPU_RISCV|regs|rf~88 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~92_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2747_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~88_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~88 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~88 .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y40_N29
dffeas \CPU_RISCV|regs|rf~24 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~92_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2748_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~24_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~24 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~24 .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y40_N17
dffeas \CPU_RISCV|regs|rf~56 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~92_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2781_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~56_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~56 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~56 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y40_N16
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1775 (
// Equation(s):
// \CPU_RISCV|regs|rf~1775_combout  = (\CPU_RISCV|RS2[1]~7_combout  & (((\CPU_RISCV|RS2[0]~9_combout )))) # (!\CPU_RISCV|RS2[1]~7_combout  & ((\CPU_RISCV|RS2[0]~9_combout  & ((\CPU_RISCV|regs|rf~56_q ))) # (!\CPU_RISCV|RS2[0]~9_combout  & 
// (\CPU_RISCV|regs|rf~24_q ))))

	.dataa(\CPU_RISCV|RS2[1]~7_combout ),
	.datab(\CPU_RISCV|regs|rf~24_q ),
	.datac(\CPU_RISCV|regs|rf~56_q ),
	.datad(\CPU_RISCV|RS2[0]~9_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1775_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1775 .lut_mask = 16'hFA44;
defparam \CPU_RISCV|regs|rf~1775 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y40_N30
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1776 (
// Equation(s):
// \CPU_RISCV|regs|rf~1776_combout  = (\CPU_RISCV|RS2[1]~7_combout  & ((\CPU_RISCV|regs|rf~1775_combout  & (\CPU_RISCV|regs|rf~120_q )) # (!\CPU_RISCV|regs|rf~1775_combout  & ((\CPU_RISCV|regs|rf~88_q ))))) # (!\CPU_RISCV|RS2[1]~7_combout  & 
// (((\CPU_RISCV|regs|rf~1775_combout ))))

	.dataa(\CPU_RISCV|regs|rf~120_q ),
	.datab(\CPU_RISCV|RS2[1]~7_combout ),
	.datac(\CPU_RISCV|regs|rf~88_q ),
	.datad(\CPU_RISCV|regs|rf~1775_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1776_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1776 .lut_mask = 16'hBBC0;
defparam \CPU_RISCV|regs|rf~1776 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y35_N27
dffeas \CPU_RISCV|regs|rf~248 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~92_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2791_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~248_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~248 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~248 .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y35_N19
dffeas \CPU_RISCV|regs|rf~184 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~92_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2779_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~184_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~184 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~184 .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y35_N1
dffeas \CPU_RISCV|regs|rf~152 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~92_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2784_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~152_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~152 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~152 .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y35_N17
dffeas \CPU_RISCV|regs|rf~216 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~92_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2746_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~216_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~216 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~216 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y35_N16
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1773 (
// Equation(s):
// \CPU_RISCV|regs|rf~1773_combout  = (\CPU_RISCV|RS2[1]~7_combout  & (((\CPU_RISCV|regs|rf~216_q ) # (\CPU_RISCV|RS2[0]~9_combout )))) # (!\CPU_RISCV|RS2[1]~7_combout  & (\CPU_RISCV|regs|rf~152_q  & ((!\CPU_RISCV|RS2[0]~9_combout ))))

	.dataa(\CPU_RISCV|regs|rf~152_q ),
	.datab(\CPU_RISCV|RS2[1]~7_combout ),
	.datac(\CPU_RISCV|regs|rf~216_q ),
	.datad(\CPU_RISCV|RS2[0]~9_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1773_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1773 .lut_mask = 16'hCCE2;
defparam \CPU_RISCV|regs|rf~1773 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y35_N18
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1774 (
// Equation(s):
// \CPU_RISCV|regs|rf~1774_combout  = (\CPU_RISCV|RS2[0]~9_combout  & ((\CPU_RISCV|regs|rf~1773_combout  & (\CPU_RISCV|regs|rf~248_q )) # (!\CPU_RISCV|regs|rf~1773_combout  & ((\CPU_RISCV|regs|rf~184_q ))))) # (!\CPU_RISCV|RS2[0]~9_combout  & 
// (((\CPU_RISCV|regs|rf~1773_combout ))))

	.dataa(\CPU_RISCV|RS2[0]~9_combout ),
	.datab(\CPU_RISCV|regs|rf~248_q ),
	.datac(\CPU_RISCV|regs|rf~184_q ),
	.datad(\CPU_RISCV|regs|rf~1773_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1774_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1774 .lut_mask = 16'hDDA0;
defparam \CPU_RISCV|regs|rf~1774 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y39_N20
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1777 (
// Equation(s):
// \CPU_RISCV|regs|rf~1777_combout  = (\CPU_RISCV|RS2[3]~5_combout  & (\CPU_RISCV|RS2[2]~3_combout )) # (!\CPU_RISCV|RS2[3]~5_combout  & ((\CPU_RISCV|RS2[2]~3_combout  & ((\CPU_RISCV|regs|rf~1774_combout ))) # (!\CPU_RISCV|RS2[2]~3_combout  & 
// (\CPU_RISCV|regs|rf~1776_combout ))))

	.dataa(\CPU_RISCV|RS2[3]~5_combout ),
	.datab(\CPU_RISCV|RS2[2]~3_combout ),
	.datac(\CPU_RISCV|regs|rf~1776_combout ),
	.datad(\CPU_RISCV|regs|rf~1774_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1777_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1777 .lut_mask = 16'hDC98;
defparam \CPU_RISCV|regs|rf~1777 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y39_N14
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1780 (
// Equation(s):
// \CPU_RISCV|regs|rf~1780_combout  = (\CPU_RISCV|RS2[3]~5_combout  & ((\CPU_RISCV|regs|rf~1777_combout  & (\CPU_RISCV|regs|rf~1779_combout )) # (!\CPU_RISCV|regs|rf~1777_combout  & ((\CPU_RISCV|regs|rf~1772_combout ))))) # (!\CPU_RISCV|RS2[3]~5_combout  & 
// (((\CPU_RISCV|regs|rf~1777_combout ))))

	.dataa(\CPU_RISCV|RS2[3]~5_combout ),
	.datab(\CPU_RISCV|regs|rf~1779_combout ),
	.datac(\CPU_RISCV|regs|rf~1772_combout ),
	.datad(\CPU_RISCV|regs|rf~1777_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1780_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1780 .lut_mask = 16'hDDA0;
defparam \CPU_RISCV|regs|rf~1780 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y30_N11
dffeas \CPU_RISCV|regs|rf~1016 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~92_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2742_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~1016_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1016 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~1016 .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y39_N23
dffeas \CPU_RISCV|regs|rf~888 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~92_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2788_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~888_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~888 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~888 .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y30_N9
dffeas \CPU_RISCV|regs|rf~632 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~92_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2792_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~632_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~632 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~632 .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y39_N25
dffeas \CPU_RISCV|regs|rf~760 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~92_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2790_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~760_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~760 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~760 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y39_N24
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1768 (
// Equation(s):
// \CPU_RISCV|regs|rf~1768_combout  = (\CPU_RISCV|RS2[3]~5_combout  & (((\CPU_RISCV|RS2[2]~3_combout )))) # (!\CPU_RISCV|RS2[3]~5_combout  & ((\CPU_RISCV|RS2[2]~3_combout  & ((\CPU_RISCV|regs|rf~760_q ))) # (!\CPU_RISCV|RS2[2]~3_combout  & 
// (\CPU_RISCV|regs|rf~632_q ))))

	.dataa(\CPU_RISCV|regs|rf~632_q ),
	.datab(\CPU_RISCV|RS2[3]~5_combout ),
	.datac(\CPU_RISCV|regs|rf~760_q ),
	.datad(\CPU_RISCV|RS2[2]~3_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1768_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1768 .lut_mask = 16'hFC22;
defparam \CPU_RISCV|regs|rf~1768 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y39_N22
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1769 (
// Equation(s):
// \CPU_RISCV|regs|rf~1769_combout  = (\CPU_RISCV|RS2[3]~5_combout  & ((\CPU_RISCV|regs|rf~1768_combout  & (\CPU_RISCV|regs|rf~1016_q )) # (!\CPU_RISCV|regs|rf~1768_combout  & ((\CPU_RISCV|regs|rf~888_q ))))) # (!\CPU_RISCV|RS2[3]~5_combout  & 
// (((\CPU_RISCV|regs|rf~1768_combout ))))

	.dataa(\CPU_RISCV|regs|rf~1016_q ),
	.datab(\CPU_RISCV|RS2[3]~5_combout ),
	.datac(\CPU_RISCV|regs|rf~888_q ),
	.datad(\CPU_RISCV|regs|rf~1768_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1769_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1769 .lut_mask = 16'hBBC0;
defparam \CPU_RISCV|regs|rf~1769 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y34_N11
dffeas \CPU_RISCV|regs|rf~984 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~92_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2735_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~984_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~984 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~984 .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y34_N29
dffeas \CPU_RISCV|regs|rf~600 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~92_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2776_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~600_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~600 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~600 .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y39_N19
dffeas \CPU_RISCV|regs|rf~856 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~92_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2775_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~856_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~856 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~856 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y39_N18
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1761 (
// Equation(s):
// \CPU_RISCV|regs|rf~1761_combout  = (\CPU_RISCV|RS2[3]~5_combout  & (((\CPU_RISCV|regs|rf~856_q ) # (\CPU_RISCV|RS2[2]~3_combout )))) # (!\CPU_RISCV|RS2[3]~5_combout  & (\CPU_RISCV|regs|rf~600_q  & ((!\CPU_RISCV|RS2[2]~3_combout ))))

	.dataa(\CPU_RISCV|RS2[3]~5_combout ),
	.datab(\CPU_RISCV|regs|rf~600_q ),
	.datac(\CPU_RISCV|regs|rf~856_q ),
	.datad(\CPU_RISCV|RS2[2]~3_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1761_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1761 .lut_mask = 16'hAAE4;
defparam \CPU_RISCV|regs|rf~1761 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y39_N25
dffeas \CPU_RISCV|regs|rf~728 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~92_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2774_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~728_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~728 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~728 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y39_N24
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1762 (
// Equation(s):
// \CPU_RISCV|regs|rf~1762_combout  = (\CPU_RISCV|regs|rf~1761_combout  & ((\CPU_RISCV|regs|rf~984_q ) # ((!\CPU_RISCV|RS2[2]~3_combout )))) # (!\CPU_RISCV|regs|rf~1761_combout  & (((\CPU_RISCV|regs|rf~728_q  & \CPU_RISCV|RS2[2]~3_combout ))))

	.dataa(\CPU_RISCV|regs|rf~984_q ),
	.datab(\CPU_RISCV|regs|rf~1761_combout ),
	.datac(\CPU_RISCV|regs|rf~728_q ),
	.datad(\CPU_RISCV|RS2[2]~3_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1762_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1762 .lut_mask = 16'hB8CC;
defparam \CPU_RISCV|regs|rf~1762 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y29_N11
dffeas \CPU_RISCV|regs|rf~952 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~92_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2782_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~952_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~952 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~952 .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y29_N15
dffeas \CPU_RISCV|regs|rf~824 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~92_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2777_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~824_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~824 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~824 .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y29_N9
dffeas \CPU_RISCV|regs|rf~568 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~92_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2780_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~568_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~568 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~568 .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y29_N17
dffeas \CPU_RISCV|regs|rf~696 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~92_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2778_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~696_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~696 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~696 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y29_N16
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1763 (
// Equation(s):
// \CPU_RISCV|regs|rf~1763_combout  = (\CPU_RISCV|RS2[3]~5_combout  & (((\CPU_RISCV|RS2[2]~3_combout )))) # (!\CPU_RISCV|RS2[3]~5_combout  & ((\CPU_RISCV|RS2[2]~3_combout  & ((\CPU_RISCV|regs|rf~696_q ))) # (!\CPU_RISCV|RS2[2]~3_combout  & 
// (\CPU_RISCV|regs|rf~568_q ))))

	.dataa(\CPU_RISCV|RS2[3]~5_combout ),
	.datab(\CPU_RISCV|regs|rf~568_q ),
	.datac(\CPU_RISCV|regs|rf~696_q ),
	.datad(\CPU_RISCV|RS2[2]~3_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1763_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1763 .lut_mask = 16'hFA44;
defparam \CPU_RISCV|regs|rf~1763 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y29_N14
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1764 (
// Equation(s):
// \CPU_RISCV|regs|rf~1764_combout  = (\CPU_RISCV|RS2[3]~5_combout  & ((\CPU_RISCV|regs|rf~1763_combout  & (\CPU_RISCV|regs|rf~952_q )) # (!\CPU_RISCV|regs|rf~1763_combout  & ((\CPU_RISCV|regs|rf~824_q ))))) # (!\CPU_RISCV|RS2[3]~5_combout  & 
// (((\CPU_RISCV|regs|rf~1763_combout ))))

	.dataa(\CPU_RISCV|regs|rf~952_q ),
	.datab(\CPU_RISCV|RS2[3]~5_combout ),
	.datac(\CPU_RISCV|regs|rf~824_q ),
	.datad(\CPU_RISCV|regs|rf~1763_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1764_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1764 .lut_mask = 16'hBBC0;
defparam \CPU_RISCV|regs|rf~1764 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y33_N9
dffeas \CPU_RISCV|regs|rf~536 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~92_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2786_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~536_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~536 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~536 .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y37_N9
dffeas \CPU_RISCV|regs|rf~792 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~92_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2785_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~792_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~792 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~792 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N8
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1765 (
// Equation(s):
// \CPU_RISCV|regs|rf~1765_combout  = (\CPU_RISCV|RS2[2]~3_combout  & (((\CPU_RISCV|RS2[3]~5_combout )))) # (!\CPU_RISCV|RS2[2]~3_combout  & ((\CPU_RISCV|RS2[3]~5_combout  & ((\CPU_RISCV|regs|rf~792_q ))) # (!\CPU_RISCV|RS2[3]~5_combout  & 
// (\CPU_RISCV|regs|rf~536_q ))))

	.dataa(\CPU_RISCV|regs|rf~536_q ),
	.datab(\CPU_RISCV|RS2[2]~3_combout ),
	.datac(\CPU_RISCV|regs|rf~792_q ),
	.datad(\CPU_RISCV|RS2[3]~5_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1765_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1765 .lut_mask = 16'hFC22;
defparam \CPU_RISCV|regs|rf~1765 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y37_N3
dffeas \CPU_RISCV|regs|rf~664 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~92_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2783_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~664_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~664 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~664 .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y33_N19
dffeas \CPU_RISCV|regs|rf~920 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~92_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2787_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~920_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~920 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~920 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N2
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1766 (
// Equation(s):
// \CPU_RISCV|regs|rf~1766_combout  = (\CPU_RISCV|RS2[2]~3_combout  & ((\CPU_RISCV|regs|rf~1765_combout  & ((\CPU_RISCV|regs|rf~920_q ))) # (!\CPU_RISCV|regs|rf~1765_combout  & (\CPU_RISCV|regs|rf~664_q )))) # (!\CPU_RISCV|RS2[2]~3_combout  & 
// (\CPU_RISCV|regs|rf~1765_combout ))

	.dataa(\CPU_RISCV|RS2[2]~3_combout ),
	.datab(\CPU_RISCV|regs|rf~1765_combout ),
	.datac(\CPU_RISCV|regs|rf~664_q ),
	.datad(\CPU_RISCV|regs|rf~920_q ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1766_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1766 .lut_mask = 16'hEC64;
defparam \CPU_RISCV|regs|rf~1766 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N24
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1767 (
// Equation(s):
// \CPU_RISCV|regs|rf~1767_combout  = (\CPU_RISCV|RS2[0]~9_combout  & ((\CPU_RISCV|regs|rf~1764_combout ) # ((\CPU_RISCV|RS2[1]~7_combout )))) # (!\CPU_RISCV|RS2[0]~9_combout  & (((\CPU_RISCV|regs|rf~1766_combout  & !\CPU_RISCV|RS2[1]~7_combout ))))

	.dataa(\CPU_RISCV|regs|rf~1764_combout ),
	.datab(\CPU_RISCV|regs|rf~1766_combout ),
	.datac(\CPU_RISCV|RS2[0]~9_combout ),
	.datad(\CPU_RISCV|RS2[1]~7_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1767_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1767 .lut_mask = 16'hF0AC;
defparam \CPU_RISCV|regs|rf~1767 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N6
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1770 (
// Equation(s):
// \CPU_RISCV|regs|rf~1770_combout  = (\CPU_RISCV|RS2[1]~7_combout  & ((\CPU_RISCV|regs|rf~1767_combout  & (\CPU_RISCV|regs|rf~1769_combout )) # (!\CPU_RISCV|regs|rf~1767_combout  & ((\CPU_RISCV|regs|rf~1762_combout ))))) # (!\CPU_RISCV|RS2[1]~7_combout  & 
// (((\CPU_RISCV|regs|rf~1767_combout ))))

	.dataa(\CPU_RISCV|regs|rf~1769_combout ),
	.datab(\CPU_RISCV|RS2[1]~7_combout ),
	.datac(\CPU_RISCV|regs|rf~1762_combout ),
	.datad(\CPU_RISCV|regs|rf~1767_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1770_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1770 .lut_mask = 16'hBBC0;
defparam \CPU_RISCV|regs|rf~1770 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N16
cycloneive_lcell_comb \CPU_RISCV|regs|rd2[24]~8 (
// Equation(s):
// \CPU_RISCV|regs|rd2[24]~8_combout  = (!\CPU_RISCV|regs|Equal1~1_combout  & ((\CPU_RISCV|RS2[4]~10_combout  & ((\CPU_RISCV|regs|rf~1770_combout ))) # (!\CPU_RISCV|RS2[4]~10_combout  & (\CPU_RISCV|regs|rf~1780_combout ))))

	.dataa(\CPU_RISCV|regs|Equal1~1_combout ),
	.datab(\CPU_RISCV|RS2[4]~10_combout ),
	.datac(\CPU_RISCV|regs|rf~1780_combout ),
	.datad(\CPU_RISCV|regs|rf~1770_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rd2[24]~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rd2[24]~8 .lut_mask = 16'h5410;
defparam \CPU_RISCV|regs|rd2[24]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N14
cycloneive_lcell_comb \CPU_RISCV|Equal16~29 (
// Equation(s):
// \CPU_RISCV|Equal16~29_combout  = \CPU_RISCV|regs|rd1[24]~7_combout  $ (\CPU_RISCV|regs|rd2[24]~8_combout )

	.dataa(gnd),
	.datab(\CPU_RISCV|regs|rd1[24]~7_combout ),
	.datac(gnd),
	.datad(\CPU_RISCV|regs|rd2[24]~8_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|Equal16~29_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|Equal16~29 .lut_mask = 16'h33CC;
defparam \CPU_RISCV|Equal16~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y36_N12
cycloneive_lcell_comb \CPU_RISCV|comb~69 (
// Equation(s):
// \CPU_RISCV|comb~69_combout  = (\CPU_RISCV|imm[4]~17_combout ) # ((!\CPU_RISCV|imm[3]~18_combout  & \CPU_RISCV|imm[2]~19_combout ))

	.dataa(\CPU_RISCV|imm[4]~17_combout ),
	.datab(\CPU_RISCV|imm[3]~18_combout ),
	.datac(gnd),
	.datad(\CPU_RISCV|imm[2]~19_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~69_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~69 .lut_mask = 16'hBBAA;
defparam \CPU_RISCV|comb~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y36_N14
cycloneive_lcell_comb \CPU_RISCV|comb~68 (
// Equation(s):
// \CPU_RISCV|comb~68_combout  = (!\CPU_RISCV|imm[4]~17_combout  & !\CPU_RISCV|imm[3]~18_combout )

	.dataa(\CPU_RISCV|imm[4]~17_combout ),
	.datab(gnd),
	.datac(\CPU_RISCV|imm[3]~18_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~68_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~68 .lut_mask = 16'h0505;
defparam \CPU_RISCV|comb~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y33_N8
cycloneive_lcell_comb \CPU_RISCV|ShiftLeft0~100 (
// Equation(s):
// \CPU_RISCV|ShiftLeft0~100_combout  = (\CPU_RISCV|ShiftLeft0~8_combout  & ((\CPU_RISCV|regs|rd1[21]~10_combout ) # ((\CPU_RISCV|ShiftLeft0~9_combout  & \CPU_RISCV|regs|rd1[22]~9_combout )))) # (!\CPU_RISCV|ShiftLeft0~8_combout  & 
// (\CPU_RISCV|ShiftLeft0~9_combout  & (\CPU_RISCV|regs|rd1[22]~9_combout )))

	.dataa(\CPU_RISCV|ShiftLeft0~8_combout ),
	.datab(\CPU_RISCV|ShiftLeft0~9_combout ),
	.datac(\CPU_RISCV|regs|rd1[22]~9_combout ),
	.datad(\CPU_RISCV|regs|rd1[21]~10_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|ShiftLeft0~100_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|ShiftLeft0~100 .lut_mask = 16'hEAC0;
defparam \CPU_RISCV|ShiftLeft0~100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y37_N30
cycloneive_lcell_comb \CPU_RISCV|ShiftLeft0~101 (
// Equation(s):
// \CPU_RISCV|ShiftLeft0~101_combout  = (!\CPU_RISCV|imm[1]~20_combout  & ((\CPU_RISCV|imm[0]~21_combout  & ((\CPU_RISCV|regs|rd1[23]~8_combout ))) # (!\CPU_RISCV|imm[0]~21_combout  & (\CPU_RISCV|regs|rd1[24]~7_combout ))))

	.dataa(\CPU_RISCV|imm[1]~20_combout ),
	.datab(\CPU_RISCV|imm[0]~21_combout ),
	.datac(\CPU_RISCV|regs|rd1[24]~7_combout ),
	.datad(\CPU_RISCV|regs|rd1[23]~8_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|ShiftLeft0~101_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|ShiftLeft0~101 .lut_mask = 16'h5410;
defparam \CPU_RISCV|ShiftLeft0~101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y33_N30
cycloneive_lcell_comb \CPU_RISCV|ShiftLeft0~102 (
// Equation(s):
// \CPU_RISCV|ShiftLeft0~102_combout  = (\CPU_RISCV|ShiftLeft0~100_combout ) # (\CPU_RISCV|ShiftLeft0~101_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_RISCV|ShiftLeft0~100_combout ),
	.datad(\CPU_RISCV|ShiftLeft0~101_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|ShiftLeft0~102_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|ShiftLeft0~102 .lut_mask = 16'hFFF0;
defparam \CPU_RISCV|ShiftLeft0~102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N14
cycloneive_lcell_comb \CPU_RISCV|comb~88 (
// Equation(s):
// \CPU_RISCV|comb~88_combout  = (\CPU_RISCV|comb~69_combout  & (!\CPU_RISCV|comb~68_combout )) # (!\CPU_RISCV|comb~69_combout  & ((\CPU_RISCV|comb~68_combout  & ((\CPU_RISCV|ShiftLeft0~102_combout ))) # (!\CPU_RISCV|comb~68_combout  & 
// (\CPU_RISCV|ShiftLeft0~126_combout ))))

	.dataa(\CPU_RISCV|comb~69_combout ),
	.datab(\CPU_RISCV|comb~68_combout ),
	.datac(\CPU_RISCV|ShiftLeft0~126_combout ),
	.datad(\CPU_RISCV|ShiftLeft0~102_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~88_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~88 .lut_mask = 16'h7632;
defparam \CPU_RISCV|comb~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y33_N14
cycloneive_lcell_comb \CPU_RISCV|ShiftLeft0~125 (
// Equation(s):
// \CPU_RISCV|ShiftLeft0~125_combout  = (\CPU_RISCV|ShiftLeft0~108_combout  & !\CPU_RISCV|regs|Equal0~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_RISCV|ShiftLeft0~108_combout ),
	.datad(\CPU_RISCV|regs|Equal0~1_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|ShiftLeft0~125_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|ShiftLeft0~125 .lut_mask = 16'h00F0;
defparam \CPU_RISCV|ShiftLeft0~125 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N2
cycloneive_lcell_comb \CPU_RISCV|comb~89 (
// Equation(s):
// \CPU_RISCV|comb~89_combout  = (\CPU_RISCV|comb~69_combout  & ((\CPU_RISCV|comb~88_combout  & ((\CPU_RISCV|ShiftLeft0~129_combout ))) # (!\CPU_RISCV|comb~88_combout  & (\CPU_RISCV|ShiftLeft0~125_combout )))) # (!\CPU_RISCV|comb~69_combout  & 
// (\CPU_RISCV|comb~88_combout ))

	.dataa(\CPU_RISCV|comb~69_combout ),
	.datab(\CPU_RISCV|comb~88_combout ),
	.datac(\CPU_RISCV|ShiftLeft0~125_combout ),
	.datad(\CPU_RISCV|ShiftLeft0~129_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~89_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~89 .lut_mask = 16'hEC64;
defparam \CPU_RISCV|comb~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N8
cycloneive_lcell_comb \CPU_RISCV|comb~90 (
// Equation(s):
// \CPU_RISCV|comb~90_combout  = (\CPU_RISCV|comb~27_combout  & (\CPU_RISCV|comb~50_combout )) # (!\CPU_RISCV|comb~27_combout  & ((\CPU_RISCV|comb~50_combout  & ((\CPU_RISCV|comb~89_combout ))) # (!\CPU_RISCV|comb~50_combout  & (\CPU_RISCV|Add3~48_combout 
// ))))

	.dataa(\CPU_RISCV|comb~27_combout ),
	.datab(\CPU_RISCV|comb~50_combout ),
	.datac(\CPU_RISCV|Add3~48_combout ),
	.datad(\CPU_RISCV|comb~89_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~90_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~90 .lut_mask = 16'hDC98;
defparam \CPU_RISCV|comb~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N30
cycloneive_lcell_comb \CPU_RISCV|comb~91 (
// Equation(s):
// \CPU_RISCV|comb~91_combout  = (\CPU_RISCV|comb~210_combout  & ((\CPU_RISCV|comb~90_combout  & ((\CPU_RISCV|imm[24]~39_combout ))) # (!\CPU_RISCV|comb~90_combout  & (\CPU_RISCV|Equal16~29_combout )))) # (!\CPU_RISCV|comb~210_combout  & 
// (((\CPU_RISCV|comb~90_combout ))))

	.dataa(\CPU_RISCV|Equal16~29_combout ),
	.datab(\CPU_RISCV|comb~210_combout ),
	.datac(\CPU_RISCV|comb~90_combout ),
	.datad(\CPU_RISCV|imm[24]~39_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~91_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~91 .lut_mask = 16'hF838;
defparam \CPU_RISCV|comb~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y34_N16
cycloneive_lcell_comb \CPU_RISCV|Add1~48 (
// Equation(s):
// \CPU_RISCV|Add1~48_combout  = ((\CPU_RISCV|regs|rd1[24]~7_combout  $ (\CPU_RISCV|regs|rd2[24]~8_combout  $ (!\CPU_RISCV|Add1~47 )))) # (GND)
// \CPU_RISCV|Add1~49  = CARRY((\CPU_RISCV|regs|rd1[24]~7_combout  & ((\CPU_RISCV|regs|rd2[24]~8_combout ) # (!\CPU_RISCV|Add1~47 ))) # (!\CPU_RISCV|regs|rd1[24]~7_combout  & (\CPU_RISCV|regs|rd2[24]~8_combout  & !\CPU_RISCV|Add1~47 )))

	.dataa(\CPU_RISCV|regs|rd1[24]~7_combout ),
	.datab(\CPU_RISCV|regs|rd2[24]~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU_RISCV|Add1~47 ),
	.combout(\CPU_RISCV|Add1~48_combout ),
	.cout(\CPU_RISCV|Add1~49 ));
// synopsys translate_off
defparam \CPU_RISCV|Add1~48 .lut_mask = 16'h698E;
defparam \CPU_RISCV|Add1~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y32_N26
cycloneive_lcell_comb \CPU_RISCV|comb~87 (
// Equation(s):
// \CPU_RISCV|comb~87_combout  = (\CPU_RISCV|comb~38_combout  & (\CPU_RISCV|comb~66_combout  & ((\CPU_RISCV|Add2~48_combout )))) # (!\CPU_RISCV|comb~38_combout  & (!\CPU_RISCV|comb~66_combout  & (\CPU_RISCV|Add1~48_combout )))

	.dataa(\CPU_RISCV|comb~38_combout ),
	.datab(\CPU_RISCV|comb~66_combout ),
	.datac(\CPU_RISCV|Add1~48_combout ),
	.datad(\CPU_RISCV|Add2~48_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~87_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~87 .lut_mask = 16'h9810;
defparam \CPU_RISCV|comb~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N0
cycloneive_lcell_comb \CPU_RISCV|comb~92 (
// Equation(s):
// \CPU_RISCV|comb~92_combout  = (\CPU_RISCV|comb~87_combout ) # ((\CPU_RISCV|comb~38_combout  & (!\CPU_RISCV|comb~66_combout  & \CPU_RISCV|comb~91_combout )))

	.dataa(\CPU_RISCV|comb~38_combout ),
	.datab(\CPU_RISCV|comb~66_combout ),
	.datac(\CPU_RISCV|comb~91_combout ),
	.datad(\CPU_RISCV|comb~87_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~92_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~92 .lut_mask = 16'hFF20;
defparam \CPU_RISCV|comb~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y32_N11
dffeas \CPU_RISCV|regs|rf~312 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~92_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2744_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~312_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~312 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~312 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y36_N0
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1753 (
// Equation(s):
// \CPU_RISCV|regs|rf~1753_combout  = (\CPU_RISCV|RS1[0]~7_combout  & (((\CPU_RISCV|RS1[1]~6_combout )))) # (!\CPU_RISCV|RS1[0]~7_combout  & ((\CPU_RISCV|RS1[1]~6_combout  & (\CPU_RISCV|regs|rf~344_q )) # (!\CPU_RISCV|RS1[1]~6_combout  & 
// ((\CPU_RISCV|regs|rf~280_q )))))

	.dataa(\CPU_RISCV|regs|rf~344_q ),
	.datab(\CPU_RISCV|RS1[0]~7_combout ),
	.datac(\CPU_RISCV|regs|rf~280_q ),
	.datad(\CPU_RISCV|RS1[1]~6_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1753_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1753 .lut_mask = 16'hEE30;
defparam \CPU_RISCV|regs|rf~1753 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y36_N26
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1754 (
// Equation(s):
// \CPU_RISCV|regs|rf~1754_combout  = (\CPU_RISCV|RS1[0]~7_combout  & ((\CPU_RISCV|regs|rf~1753_combout  & ((\CPU_RISCV|regs|rf~376_q ))) # (!\CPU_RISCV|regs|rf~1753_combout  & (\CPU_RISCV|regs|rf~312_q )))) # (!\CPU_RISCV|RS1[0]~7_combout  & 
// (((\CPU_RISCV|regs|rf~1753_combout ))))

	.dataa(\CPU_RISCV|regs|rf~312_q ),
	.datab(\CPU_RISCV|RS1[0]~7_combout ),
	.datac(\CPU_RISCV|regs|rf~376_q ),
	.datad(\CPU_RISCV|regs|rf~1753_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1754_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1754 .lut_mask = 16'hF388;
defparam \CPU_RISCV|regs|rf~1754 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y40_N28
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1755 (
// Equation(s):
// \CPU_RISCV|regs|rf~1755_combout  = (\CPU_RISCV|RS1[0]~7_combout  & (((\CPU_RISCV|RS1[1]~6_combout )))) # (!\CPU_RISCV|RS1[0]~7_combout  & ((\CPU_RISCV|RS1[1]~6_combout  & (\CPU_RISCV|regs|rf~88_q )) # (!\CPU_RISCV|RS1[1]~6_combout  & 
// ((\CPU_RISCV|regs|rf~24_q )))))

	.dataa(\CPU_RISCV|regs|rf~88_q ),
	.datab(\CPU_RISCV|RS1[0]~7_combout ),
	.datac(\CPU_RISCV|regs|rf~24_q ),
	.datad(\CPU_RISCV|RS1[1]~6_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1755_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1755 .lut_mask = 16'hEE30;
defparam \CPU_RISCV|regs|rf~1755 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y40_N18
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1756 (
// Equation(s):
// \CPU_RISCV|regs|rf~1756_combout  = (\CPU_RISCV|RS1[0]~7_combout  & ((\CPU_RISCV|regs|rf~1755_combout  & ((\CPU_RISCV|regs|rf~120_q ))) # (!\CPU_RISCV|regs|rf~1755_combout  & (\CPU_RISCV|regs|rf~56_q )))) # (!\CPU_RISCV|RS1[0]~7_combout  & 
// (((\CPU_RISCV|regs|rf~1755_combout ))))

	.dataa(\CPU_RISCV|regs|rf~56_q ),
	.datab(\CPU_RISCV|RS1[0]~7_combout ),
	.datac(\CPU_RISCV|regs|rf~120_q ),
	.datad(\CPU_RISCV|regs|rf~1755_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1756_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1756 .lut_mask = 16'hF388;
defparam \CPU_RISCV|regs|rf~1756 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y36_N20
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1757 (
// Equation(s):
// \CPU_RISCV|regs|rf~1757_combout  = (\CPU_RISCV|RS1[2]~4_combout  & (\CPU_RISCV|RS1[3]~5_combout )) # (!\CPU_RISCV|RS1[2]~4_combout  & ((\CPU_RISCV|RS1[3]~5_combout  & (\CPU_RISCV|regs|rf~1754_combout )) # (!\CPU_RISCV|RS1[3]~5_combout  & 
// ((\CPU_RISCV|regs|rf~1756_combout )))))

	.dataa(\CPU_RISCV|RS1[2]~4_combout ),
	.datab(\CPU_RISCV|RS1[3]~5_combout ),
	.datac(\CPU_RISCV|regs|rf~1754_combout ),
	.datad(\CPU_RISCV|regs|rf~1756_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1757_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1757 .lut_mask = 16'hD9C8;
defparam \CPU_RISCV|regs|rf~1757 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y35_N0
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1751 (
// Equation(s):
// \CPU_RISCV|regs|rf~1751_combout  = (\CPU_RISCV|RS1[0]~7_combout  & ((\CPU_RISCV|RS1[1]~6_combout ) # ((\CPU_RISCV|regs|rf~184_q )))) # (!\CPU_RISCV|RS1[0]~7_combout  & (!\CPU_RISCV|RS1[1]~6_combout  & (\CPU_RISCV|regs|rf~152_q )))

	.dataa(\CPU_RISCV|RS1[0]~7_combout ),
	.datab(\CPU_RISCV|RS1[1]~6_combout ),
	.datac(\CPU_RISCV|regs|rf~152_q ),
	.datad(\CPU_RISCV|regs|rf~184_q ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1751_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1751 .lut_mask = 16'hBA98;
defparam \CPU_RISCV|regs|rf~1751 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y35_N26
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1752 (
// Equation(s):
// \CPU_RISCV|regs|rf~1752_combout  = (\CPU_RISCV|RS1[1]~6_combout  & ((\CPU_RISCV|regs|rf~1751_combout  & ((\CPU_RISCV|regs|rf~248_q ))) # (!\CPU_RISCV|regs|rf~1751_combout  & (\CPU_RISCV|regs|rf~216_q )))) # (!\CPU_RISCV|RS1[1]~6_combout  & 
// (((\CPU_RISCV|regs|rf~1751_combout ))))

	.dataa(\CPU_RISCV|regs|rf~216_q ),
	.datab(\CPU_RISCV|RS1[1]~6_combout ),
	.datac(\CPU_RISCV|regs|rf~248_q ),
	.datad(\CPU_RISCV|regs|rf~1751_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1752_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1752 .lut_mask = 16'hF388;
defparam \CPU_RISCV|regs|rf~1752 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y33_N18
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1758 (
// Equation(s):
// \CPU_RISCV|regs|rf~1758_combout  = (\CPU_RISCV|RS1[0]~7_combout  & ((\CPU_RISCV|regs|rf~440_q ) # ((\CPU_RISCV|RS1[1]~6_combout )))) # (!\CPU_RISCV|RS1[0]~7_combout  & (((\CPU_RISCV|regs|rf~408_q  & !\CPU_RISCV|RS1[1]~6_combout ))))

	.dataa(\CPU_RISCV|RS1[0]~7_combout ),
	.datab(\CPU_RISCV|regs|rf~440_q ),
	.datac(\CPU_RISCV|regs|rf~408_q ),
	.datad(\CPU_RISCV|RS1[1]~6_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1758_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1758 .lut_mask = 16'hAAD8;
defparam \CPU_RISCV|regs|rf~1758 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y33_N4
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1759 (
// Equation(s):
// \CPU_RISCV|regs|rf~1759_combout  = (\CPU_RISCV|RS1[1]~6_combout  & ((\CPU_RISCV|regs|rf~1758_combout  & (\CPU_RISCV|regs|rf~504_q )) # (!\CPU_RISCV|regs|rf~1758_combout  & ((\CPU_RISCV|regs|rf~472_q ))))) # (!\CPU_RISCV|RS1[1]~6_combout  & 
// (((\CPU_RISCV|regs|rf~1758_combout ))))

	.dataa(\CPU_RISCV|regs|rf~504_q ),
	.datab(\CPU_RISCV|RS1[1]~6_combout ),
	.datac(\CPU_RISCV|regs|rf~472_q ),
	.datad(\CPU_RISCV|regs|rf~1758_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1759_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1759 .lut_mask = 16'hBBC0;
defparam \CPU_RISCV|regs|rf~1759 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y36_N14
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1760 (
// Equation(s):
// \CPU_RISCV|regs|rf~1760_combout  = (\CPU_RISCV|RS1[2]~4_combout  & ((\CPU_RISCV|regs|rf~1757_combout  & ((\CPU_RISCV|regs|rf~1759_combout ))) # (!\CPU_RISCV|regs|rf~1757_combout  & (\CPU_RISCV|regs|rf~1752_combout )))) # (!\CPU_RISCV|RS1[2]~4_combout  & 
// (\CPU_RISCV|regs|rf~1757_combout ))

	.dataa(\CPU_RISCV|RS1[2]~4_combout ),
	.datab(\CPU_RISCV|regs|rf~1757_combout ),
	.datac(\CPU_RISCV|regs|rf~1752_combout ),
	.datad(\CPU_RISCV|regs|rf~1759_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1760_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1760 .lut_mask = 16'hEC64;
defparam \CPU_RISCV|regs|rf~1760 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y34_N28
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1743 (
// Equation(s):
// \CPU_RISCV|regs|rf~1743_combout  = (\CPU_RISCV|RS1[2]~4_combout  & ((\CPU_RISCV|regs|rf~728_q ) # ((\CPU_RISCV|RS1[3]~5_combout )))) # (!\CPU_RISCV|RS1[2]~4_combout  & (((\CPU_RISCV|regs|rf~600_q  & !\CPU_RISCV|RS1[3]~5_combout ))))

	.dataa(\CPU_RISCV|regs|rf~728_q ),
	.datab(\CPU_RISCV|RS1[2]~4_combout ),
	.datac(\CPU_RISCV|regs|rf~600_q ),
	.datad(\CPU_RISCV|RS1[3]~5_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1743_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1743 .lut_mask = 16'hCCB8;
defparam \CPU_RISCV|regs|rf~1743 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y34_N10
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1744 (
// Equation(s):
// \CPU_RISCV|regs|rf~1744_combout  = (\CPU_RISCV|RS1[3]~5_combout  & ((\CPU_RISCV|regs|rf~1743_combout  & ((\CPU_RISCV|regs|rf~984_q ))) # (!\CPU_RISCV|regs|rf~1743_combout  & (\CPU_RISCV|regs|rf~856_q )))) # (!\CPU_RISCV|RS1[3]~5_combout  & 
// (((\CPU_RISCV|regs|rf~1743_combout ))))

	.dataa(\CPU_RISCV|regs|rf~856_q ),
	.datab(\CPU_RISCV|RS1[3]~5_combout ),
	.datac(\CPU_RISCV|regs|rf~984_q ),
	.datad(\CPU_RISCV|regs|rf~1743_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1744_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1744 .lut_mask = 16'hF388;
defparam \CPU_RISCV|regs|rf~1744 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y33_N8
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1745 (
// Equation(s):
// \CPU_RISCV|regs|rf~1745_combout  = (\CPU_RISCV|RS1[2]~4_combout  & ((\CPU_RISCV|regs|rf~664_q ) # ((\CPU_RISCV|RS1[3]~5_combout )))) # (!\CPU_RISCV|RS1[2]~4_combout  & (((\CPU_RISCV|regs|rf~536_q  & !\CPU_RISCV|RS1[3]~5_combout ))))

	.dataa(\CPU_RISCV|regs|rf~664_q ),
	.datab(\CPU_RISCV|RS1[2]~4_combout ),
	.datac(\CPU_RISCV|regs|rf~536_q ),
	.datad(\CPU_RISCV|RS1[3]~5_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1745_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1745 .lut_mask = 16'hCCB8;
defparam \CPU_RISCV|regs|rf~1745 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y33_N18
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1746 (
// Equation(s):
// \CPU_RISCV|regs|rf~1746_combout  = (\CPU_RISCV|regs|rf~1745_combout  & (((\CPU_RISCV|regs|rf~920_q ) # (!\CPU_RISCV|RS1[3]~5_combout )))) # (!\CPU_RISCV|regs|rf~1745_combout  & (\CPU_RISCV|regs|rf~792_q  & ((\CPU_RISCV|RS1[3]~5_combout ))))

	.dataa(\CPU_RISCV|regs|rf~792_q ),
	.datab(\CPU_RISCV|regs|rf~1745_combout ),
	.datac(\CPU_RISCV|regs|rf~920_q ),
	.datad(\CPU_RISCV|RS1[3]~5_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1746_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1746 .lut_mask = 16'hE2CC;
defparam \CPU_RISCV|regs|rf~1746 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y36_N12
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1747 (
// Equation(s):
// \CPU_RISCV|regs|rf~1747_combout  = (\CPU_RISCV|RS1[1]~6_combout  & ((\CPU_RISCV|regs|rf~1744_combout ) # ((\CPU_RISCV|RS1[0]~7_combout )))) # (!\CPU_RISCV|RS1[1]~6_combout  & (((\CPU_RISCV|regs|rf~1746_combout  & !\CPU_RISCV|RS1[0]~7_combout ))))

	.dataa(\CPU_RISCV|regs|rf~1744_combout ),
	.datab(\CPU_RISCV|RS1[1]~6_combout ),
	.datac(\CPU_RISCV|regs|rf~1746_combout ),
	.datad(\CPU_RISCV|RS1[0]~7_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1747_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1747 .lut_mask = 16'hCCB8;
defparam \CPU_RISCV|regs|rf~1747 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y29_N8
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1741 (
// Equation(s):
// \CPU_RISCV|regs|rf~1741_combout  = (\CPU_RISCV|RS1[3]~5_combout  & ((\CPU_RISCV|regs|rf~824_q ) # ((\CPU_RISCV|RS1[2]~4_combout )))) # (!\CPU_RISCV|RS1[3]~5_combout  & (((\CPU_RISCV|regs|rf~568_q  & !\CPU_RISCV|RS1[2]~4_combout ))))

	.dataa(\CPU_RISCV|regs|rf~824_q ),
	.datab(\CPU_RISCV|RS1[3]~5_combout ),
	.datac(\CPU_RISCV|regs|rf~568_q ),
	.datad(\CPU_RISCV|RS1[2]~4_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1741_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1741 .lut_mask = 16'hCCB8;
defparam \CPU_RISCV|regs|rf~1741 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y29_N10
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1742 (
// Equation(s):
// \CPU_RISCV|regs|rf~1742_combout  = (\CPU_RISCV|regs|rf~1741_combout  & (((\CPU_RISCV|regs|rf~952_q ) # (!\CPU_RISCV|RS1[2]~4_combout )))) # (!\CPU_RISCV|regs|rf~1741_combout  & (\CPU_RISCV|regs|rf~696_q  & ((\CPU_RISCV|RS1[2]~4_combout ))))

	.dataa(\CPU_RISCV|regs|rf~696_q ),
	.datab(\CPU_RISCV|regs|rf~1741_combout ),
	.datac(\CPU_RISCV|regs|rf~952_q ),
	.datad(\CPU_RISCV|RS1[2]~4_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1742_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1742 .lut_mask = 16'hE2CC;
defparam \CPU_RISCV|regs|rf~1742 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y30_N8
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1748 (
// Equation(s):
// \CPU_RISCV|regs|rf~1748_combout  = (\CPU_RISCV|RS1[3]~5_combout  & ((\CPU_RISCV|regs|rf~888_q ) # ((\CPU_RISCV|RS1[2]~4_combout )))) # (!\CPU_RISCV|RS1[3]~5_combout  & (((\CPU_RISCV|regs|rf~632_q  & !\CPU_RISCV|RS1[2]~4_combout ))))

	.dataa(\CPU_RISCV|RS1[3]~5_combout ),
	.datab(\CPU_RISCV|regs|rf~888_q ),
	.datac(\CPU_RISCV|regs|rf~632_q ),
	.datad(\CPU_RISCV|RS1[2]~4_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1748_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1748 .lut_mask = 16'hAAD8;
defparam \CPU_RISCV|regs|rf~1748 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y30_N10
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1749 (
// Equation(s):
// \CPU_RISCV|regs|rf~1749_combout  = (\CPU_RISCV|regs|rf~1748_combout  & (((\CPU_RISCV|regs|rf~1016_q ) # (!\CPU_RISCV|RS1[2]~4_combout )))) # (!\CPU_RISCV|regs|rf~1748_combout  & (\CPU_RISCV|regs|rf~760_q  & ((\CPU_RISCV|RS1[2]~4_combout ))))

	.dataa(\CPU_RISCV|regs|rf~760_q ),
	.datab(\CPU_RISCV|regs|rf~1748_combout ),
	.datac(\CPU_RISCV|regs|rf~1016_q ),
	.datad(\CPU_RISCV|RS1[2]~4_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1749_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1749 .lut_mask = 16'hE2CC;
defparam \CPU_RISCV|regs|rf~1749 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y36_N6
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1750 (
// Equation(s):
// \CPU_RISCV|regs|rf~1750_combout  = (\CPU_RISCV|regs|rf~1747_combout  & (((\CPU_RISCV|regs|rf~1749_combout )) # (!\CPU_RISCV|RS1[0]~7_combout ))) # (!\CPU_RISCV|regs|rf~1747_combout  & (\CPU_RISCV|RS1[0]~7_combout  & (\CPU_RISCV|regs|rf~1742_combout )))

	.dataa(\CPU_RISCV|regs|rf~1747_combout ),
	.datab(\CPU_RISCV|RS1[0]~7_combout ),
	.datac(\CPU_RISCV|regs|rf~1742_combout ),
	.datad(\CPU_RISCV|regs|rf~1749_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1750_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1750 .lut_mask = 16'hEA62;
defparam \CPU_RISCV|regs|rf~1750 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y36_N4
cycloneive_lcell_comb \CPU_RISCV|regs|rd1[24]~7 (
// Equation(s):
// \CPU_RISCV|regs|rd1[24]~7_combout  = (!\CPU_RISCV|regs|Equal0~1_combout  & ((\CPU_RISCV|RS1[4]~8_combout  & ((\CPU_RISCV|regs|rf~1750_combout ))) # (!\CPU_RISCV|RS1[4]~8_combout  & (\CPU_RISCV|regs|rf~1760_combout ))))

	.dataa(\CPU_RISCV|RS1[4]~8_combout ),
	.datab(\CPU_RISCV|regs|rf~1760_combout ),
	.datac(\CPU_RISCV|regs|Equal0~1_combout ),
	.datad(\CPU_RISCV|regs|rf~1750_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rd1[24]~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rd1[24]~7 .lut_mask = 16'h0E04;
defparam \CPU_RISCV|regs|rd1[24]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N16
cycloneive_lcell_comb \CPU_RISCV|Add2~48 (
// Equation(s):
// \CPU_RISCV|Add2~48_combout  = ((\CPU_RISCV|regs|rd1[24]~7_combout  $ (\CPU_RISCV|imm[24]~39_combout  $ (!\CPU_RISCV|Add2~47 )))) # (GND)
// \CPU_RISCV|Add2~49  = CARRY((\CPU_RISCV|regs|rd1[24]~7_combout  & ((\CPU_RISCV|imm[24]~39_combout ) # (!\CPU_RISCV|Add2~47 ))) # (!\CPU_RISCV|regs|rd1[24]~7_combout  & (\CPU_RISCV|imm[24]~39_combout  & !\CPU_RISCV|Add2~47 )))

	.dataa(\CPU_RISCV|regs|rd1[24]~7_combout ),
	.datab(\CPU_RISCV|imm[24]~39_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU_RISCV|Add2~47 ),
	.combout(\CPU_RISCV|Add2~48_combout ),
	.cout(\CPU_RISCV|Add2~49 ));
// synopsys translate_off
defparam \CPU_RISCV|Add2~48 .lut_mask = 16'h698E;
defparam \CPU_RISCV|Add2~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y35_N16
cycloneive_lcell_comb \CPU_RISCV|Add0~106 (
// Equation(s):
// \CPU_RISCV|Add0~106_combout  = (\CPU_RISCV|pc[21]~3_combout ) # ((\CPU_RISCV|is_jalr~0_combout  & ((\CPU_RISCV|Add2~48_combout ))) # (!\CPU_RISCV|is_jalr~0_combout  & (\CPU_RISCV|Add3~48_combout )))

	.dataa(\CPU_RISCV|is_jalr~0_combout ),
	.datab(\CPU_RISCV|Add3~48_combout ),
	.datac(\CPU_RISCV|Add2~48_combout ),
	.datad(\CPU_RISCV|pc[21]~3_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|Add0~106_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|Add0~106 .lut_mask = 16'hFFE4;
defparam \CPU_RISCV|Add0~106 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y35_N6
cycloneive_lcell_comb \CPU_RISCV|Add0~107 (
// Equation(s):
// \CPU_RISCV|Add0~107_combout  = (\CPU_RISCV|Add0~106_combout  & ((\CPU_RISCV|Add0~71_combout ) # (!\CPU_RISCV|pc[21]~3_combout )))

	.dataa(\CPU_RISCV|pc[21]~3_combout ),
	.datab(gnd),
	.datac(\CPU_RISCV|Add0~71_combout ),
	.datad(\CPU_RISCV|Add0~106_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|Add0~107_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|Add0~107 .lut_mask = 16'hF500;
defparam \CPU_RISCV|Add0~107 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y35_N20
cycloneive_lcell_comb \CPU_RISCV|Add0~108 (
// Equation(s):
// \CPU_RISCV|Add0~108_combout  = (\CPU_RISCV|pc[21]~2_combout  & ((\CPU_RISCV|pc[21]~1_combout  & (\CPU_RISCV|Add0~71_combout )) # (!\CPU_RISCV|pc[21]~1_combout  & ((\CPU_RISCV|Add0~107_combout ))))) # (!\CPU_RISCV|pc[21]~2_combout  & 
// (((\CPU_RISCV|Add0~107_combout ))))

	.dataa(\CPU_RISCV|pc[21]~2_combout ),
	.datab(\CPU_RISCV|Add0~71_combout ),
	.datac(\CPU_RISCV|pc[21]~1_combout ),
	.datad(\CPU_RISCV|Add0~107_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|Add0~108_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|Add0~108 .lut_mask = 16'hDF80;
defparam \CPU_RISCV|Add0~108 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y35_N21
dffeas \CPU_RISCV|pc[24] (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|Add0~108_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|pc [24]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|pc[24] .is_wysiwyg = "true";
defparam \CPU_RISCV|pc[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N16
cycloneive_lcell_comb \CPU_RISCV|Add0~73 (
// Equation(s):
// \CPU_RISCV|Add0~73_combout  = (\CPU_RISCV|pc [25] & (!\CPU_RISCV|Add0~72 )) # (!\CPU_RISCV|pc [25] & ((\CPU_RISCV|Add0~72 ) # (GND)))
// \CPU_RISCV|Add0~74  = CARRY((!\CPU_RISCV|Add0~72 ) # (!\CPU_RISCV|pc [25]))

	.dataa(gnd),
	.datab(\CPU_RISCV|pc [25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU_RISCV|Add0~72 ),
	.combout(\CPU_RISCV|Add0~73_combout ),
	.cout(\CPU_RISCV|Add0~74 ));
// synopsys translate_off
defparam \CPU_RISCV|Add0~73 .lut_mask = 16'h3C3F;
defparam \CPU_RISCV|Add0~73 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N22
cycloneive_lcell_comb \CPU_RISCV|imm[25]~36 (
// Equation(s):
// \CPU_RISCV|imm[25]~36_combout  = (\CPU_RISCV|U_type~combout  & ((\CPU_RISCV|pc [9] & ((\imem|RAM~1130_combout ))) # (!\CPU_RISCV|pc [9] & (\imem|RAM~1153_combout ))))

	.dataa(\CPU_RISCV|pc [9]),
	.datab(\imem|RAM~1153_combout ),
	.datac(\CPU_RISCV|U_type~combout ),
	.datad(\imem|RAM~1130_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|imm[25]~36_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|imm[25]~36 .lut_mask = 16'hE040;
defparam \CPU_RISCV|imm[25]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N8
cycloneive_lcell_comb \CPU_RISCV|imm[25]~37 (
// Equation(s):
// \CPU_RISCV|imm[25]~37_combout  = (\CPU_RISCV|imm[30]~26_combout  & (((\imem|RAM~169_combout )))) # (!\CPU_RISCV|imm[30]~26_combout  & ((\CPU_RISCV|imm[25]~36_combout ) # ((\CPU_RISCV|imm[30]~24_combout ))))

	.dataa(\CPU_RISCV|imm[25]~36_combout ),
	.datab(\imem|RAM~169_combout ),
	.datac(\CPU_RISCV|imm[30]~26_combout ),
	.datad(\CPU_RISCV|imm[30]~24_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|imm[25]~37_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|imm[25]~37 .lut_mask = 16'hCFCA;
defparam \CPU_RISCV|imm[25]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N18
cycloneive_lcell_comb \CPU_RISCV|Add3~50 (
// Equation(s):
// \CPU_RISCV|Add3~50_combout  = (\CPU_RISCV|imm[25]~37_combout  & ((\CPU_RISCV|pc [25] & (\CPU_RISCV|Add3~49  & VCC)) # (!\CPU_RISCV|pc [25] & (!\CPU_RISCV|Add3~49 )))) # (!\CPU_RISCV|imm[25]~37_combout  & ((\CPU_RISCV|pc [25] & (!\CPU_RISCV|Add3~49 )) # 
// (!\CPU_RISCV|pc [25] & ((\CPU_RISCV|Add3~49 ) # (GND)))))
// \CPU_RISCV|Add3~51  = CARRY((\CPU_RISCV|imm[25]~37_combout  & (!\CPU_RISCV|pc [25] & !\CPU_RISCV|Add3~49 )) # (!\CPU_RISCV|imm[25]~37_combout  & ((!\CPU_RISCV|Add3~49 ) # (!\CPU_RISCV|pc [25]))))

	.dataa(\CPU_RISCV|imm[25]~37_combout ),
	.datab(\CPU_RISCV|pc [25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU_RISCV|Add3~49 ),
	.combout(\CPU_RISCV|Add3~50_combout ),
	.cout(\CPU_RISCV|Add3~51 ));
// synopsys translate_off
defparam \CPU_RISCV|Add3~50 .lut_mask = 16'h9617;
defparam \CPU_RISCV|Add3~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X48_Y39_N23
dffeas \CPU_RISCV|regs|rf~1017 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~86_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2742_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~1017_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1017 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~1017 .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y39_N27
dffeas \CPU_RISCV|regs|rf~761 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~86_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2790_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~761_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~761 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~761 .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y39_N5
dffeas \CPU_RISCV|regs|rf~633 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~86_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2792_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~633_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~633 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~633 .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y39_N29
dffeas \CPU_RISCV|regs|rf~889 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~86_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2788_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~889_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~889 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~889 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y39_N28
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1728 (
// Equation(s):
// \CPU_RISCV|regs|rf~1728_combout  = (\CPU_RISCV|RS2[2]~3_combout  & (((\CPU_RISCV|RS2[3]~5_combout )))) # (!\CPU_RISCV|RS2[2]~3_combout  & ((\CPU_RISCV|RS2[3]~5_combout  & ((\CPU_RISCV|regs|rf~889_q ))) # (!\CPU_RISCV|RS2[3]~5_combout  & 
// (\CPU_RISCV|regs|rf~633_q ))))

	.dataa(\CPU_RISCV|regs|rf~633_q ),
	.datab(\CPU_RISCV|RS2[2]~3_combout ),
	.datac(\CPU_RISCV|regs|rf~889_q ),
	.datad(\CPU_RISCV|RS2[3]~5_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1728_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1728 .lut_mask = 16'hFC22;
defparam \CPU_RISCV|regs|rf~1728 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y39_N26
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1729 (
// Equation(s):
// \CPU_RISCV|regs|rf~1729_combout  = (\CPU_RISCV|RS2[2]~3_combout  & ((\CPU_RISCV|regs|rf~1728_combout  & (\CPU_RISCV|regs|rf~1017_q )) # (!\CPU_RISCV|regs|rf~1728_combout  & ((\CPU_RISCV|regs|rf~761_q ))))) # (!\CPU_RISCV|RS2[2]~3_combout  & 
// (((\CPU_RISCV|regs|rf~1728_combout ))))

	.dataa(\CPU_RISCV|regs|rf~1017_q ),
	.datab(\CPU_RISCV|RS2[2]~3_combout ),
	.datac(\CPU_RISCV|regs|rf~761_q ),
	.datad(\CPU_RISCV|regs|rf~1728_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1729_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1729 .lut_mask = 16'hBBC0;
defparam \CPU_RISCV|regs|rf~1729 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y29_N3
dffeas \CPU_RISCV|regs|rf~953 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~86_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2782_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~953_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~953 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~953 .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y29_N3
dffeas \CPU_RISCV|regs|rf~697 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~86_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2778_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~697_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~697 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~697 .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y29_N1
dffeas \CPU_RISCV|regs|rf~569 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~86_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2780_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~569_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~569 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~569 .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y29_N25
dffeas \CPU_RISCV|regs|rf~825 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~86_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2777_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~825_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~825 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~825 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y29_N24
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1721 (
// Equation(s):
// \CPU_RISCV|regs|rf~1721_combout  = (\CPU_RISCV|RS2[3]~5_combout  & (((\CPU_RISCV|regs|rf~825_q ) # (\CPU_RISCV|RS2[2]~3_combout )))) # (!\CPU_RISCV|RS2[3]~5_combout  & (\CPU_RISCV|regs|rf~569_q  & ((!\CPU_RISCV|RS2[2]~3_combout ))))

	.dataa(\CPU_RISCV|RS2[3]~5_combout ),
	.datab(\CPU_RISCV|regs|rf~569_q ),
	.datac(\CPU_RISCV|regs|rf~825_q ),
	.datad(\CPU_RISCV|RS2[2]~3_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1721_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1721 .lut_mask = 16'hAAE4;
defparam \CPU_RISCV|regs|rf~1721 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y29_N2
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1722 (
// Equation(s):
// \CPU_RISCV|regs|rf~1722_combout  = (\CPU_RISCV|RS2[2]~3_combout  & ((\CPU_RISCV|regs|rf~1721_combout  & (\CPU_RISCV|regs|rf~953_q )) # (!\CPU_RISCV|regs|rf~1721_combout  & ((\CPU_RISCV|regs|rf~697_q ))))) # (!\CPU_RISCV|RS2[2]~3_combout  & 
// (((\CPU_RISCV|regs|rf~1721_combout ))))

	.dataa(\CPU_RISCV|regs|rf~953_q ),
	.datab(\CPU_RISCV|RS2[2]~3_combout ),
	.datac(\CPU_RISCV|regs|rf~697_q ),
	.datad(\CPU_RISCV|regs|rf~1721_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1722_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1722 .lut_mask = 16'hBBC0;
defparam \CPU_RISCV|regs|rf~1722 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y41_N23
dffeas \CPU_RISCV|regs|rf~857 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~86_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2775_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~857_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~857 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~857 .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y41_N5
dffeas \CPU_RISCV|regs|rf~729 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~86_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2774_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~729_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~729 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~729 .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y40_N29
dffeas \CPU_RISCV|regs|rf~601 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~86_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2776_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~601_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~601 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~601 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y40_N28
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1723 (
// Equation(s):
// \CPU_RISCV|regs|rf~1723_combout  = (\CPU_RISCV|RS2[2]~3_combout  & ((\CPU_RISCV|regs|rf~729_q ) # ((\CPU_RISCV|RS2[3]~5_combout )))) # (!\CPU_RISCV|RS2[2]~3_combout  & (((\CPU_RISCV|regs|rf~601_q  & !\CPU_RISCV|RS2[3]~5_combout ))))

	.dataa(\CPU_RISCV|regs|rf~729_q ),
	.datab(\CPU_RISCV|RS2[2]~3_combout ),
	.datac(\CPU_RISCV|regs|rf~601_q ),
	.datad(\CPU_RISCV|RS2[3]~5_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1723_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1723 .lut_mask = 16'hCCB8;
defparam \CPU_RISCV|regs|rf~1723 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y40_N15
dffeas \CPU_RISCV|regs|rf~985 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~86_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2735_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~985_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~985 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~985 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y40_N14
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1724 (
// Equation(s):
// \CPU_RISCV|regs|rf~1724_combout  = (\CPU_RISCV|regs|rf~1723_combout  & (((\CPU_RISCV|regs|rf~985_q ) # (!\CPU_RISCV|RS2[3]~5_combout )))) # (!\CPU_RISCV|regs|rf~1723_combout  & (\CPU_RISCV|regs|rf~857_q  & ((\CPU_RISCV|RS2[3]~5_combout ))))

	.dataa(\CPU_RISCV|regs|rf~857_q ),
	.datab(\CPU_RISCV|regs|rf~1723_combout ),
	.datac(\CPU_RISCV|regs|rf~985_q ),
	.datad(\CPU_RISCV|RS2[3]~5_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1724_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1724 .lut_mask = 16'hE2CC;
defparam \CPU_RISCV|regs|rf~1724 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y33_N11
dffeas \CPU_RISCV|regs|rf~921 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~86_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2787_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~921_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~921 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~921 .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y32_N31
dffeas \CPU_RISCV|regs|rf~793 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~86_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2785_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~793_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~793 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~793 .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y33_N29
dffeas \CPU_RISCV|regs|rf~537 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~86_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2786_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~537_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~537 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~537 .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y32_N17
dffeas \CPU_RISCV|regs|rf~665 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~86_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2783_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~665_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~665 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~665 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y32_N16
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1725 (
// Equation(s):
// \CPU_RISCV|regs|rf~1725_combout  = (\CPU_RISCV|RS2[3]~5_combout  & (((\CPU_RISCV|RS2[2]~3_combout )))) # (!\CPU_RISCV|RS2[3]~5_combout  & ((\CPU_RISCV|RS2[2]~3_combout  & ((\CPU_RISCV|regs|rf~665_q ))) # (!\CPU_RISCV|RS2[2]~3_combout  & 
// (\CPU_RISCV|regs|rf~537_q ))))

	.dataa(\CPU_RISCV|regs|rf~537_q ),
	.datab(\CPU_RISCV|RS2[3]~5_combout ),
	.datac(\CPU_RISCV|regs|rf~665_q ),
	.datad(\CPU_RISCV|RS2[2]~3_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1725_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1725 .lut_mask = 16'hFC22;
defparam \CPU_RISCV|regs|rf~1725 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y32_N30
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1726 (
// Equation(s):
// \CPU_RISCV|regs|rf~1726_combout  = (\CPU_RISCV|RS2[3]~5_combout  & ((\CPU_RISCV|regs|rf~1725_combout  & (\CPU_RISCV|regs|rf~921_q )) # (!\CPU_RISCV|regs|rf~1725_combout  & ((\CPU_RISCV|regs|rf~793_q ))))) # (!\CPU_RISCV|RS2[3]~5_combout  & 
// (((\CPU_RISCV|regs|rf~1725_combout ))))

	.dataa(\CPU_RISCV|regs|rf~921_q ),
	.datab(\CPU_RISCV|RS2[3]~5_combout ),
	.datac(\CPU_RISCV|regs|rf~793_q ),
	.datad(\CPU_RISCV|regs|rf~1725_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1726_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1726 .lut_mask = 16'hBBC0;
defparam \CPU_RISCV|regs|rf~1726 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y40_N0
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1727 (
// Equation(s):
// \CPU_RISCV|regs|rf~1727_combout  = (\CPU_RISCV|RS2[1]~7_combout  & ((\CPU_RISCV|regs|rf~1724_combout ) # ((\CPU_RISCV|RS2[0]~9_combout )))) # (!\CPU_RISCV|RS2[1]~7_combout  & (((\CPU_RISCV|regs|rf~1726_combout  & !\CPU_RISCV|RS2[0]~9_combout ))))

	.dataa(\CPU_RISCV|regs|rf~1724_combout ),
	.datab(\CPU_RISCV|RS2[1]~7_combout ),
	.datac(\CPU_RISCV|regs|rf~1726_combout ),
	.datad(\CPU_RISCV|RS2[0]~9_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1727_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1727 .lut_mask = 16'hCCB8;
defparam \CPU_RISCV|regs|rf~1727 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y40_N30
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1730 (
// Equation(s):
// \CPU_RISCV|regs|rf~1730_combout  = (\CPU_RISCV|RS2[0]~9_combout  & ((\CPU_RISCV|regs|rf~1727_combout  & (\CPU_RISCV|regs|rf~1729_combout )) # (!\CPU_RISCV|regs|rf~1727_combout  & ((\CPU_RISCV|regs|rf~1722_combout ))))) # (!\CPU_RISCV|RS2[0]~9_combout  & 
// (((\CPU_RISCV|regs|rf~1727_combout ))))

	.dataa(\CPU_RISCV|regs|rf~1729_combout ),
	.datab(\CPU_RISCV|regs|rf~1722_combout ),
	.datac(\CPU_RISCV|RS2[0]~9_combout ),
	.datad(\CPU_RISCV|regs|rf~1727_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1730_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1730 .lut_mask = 16'hAFC0;
defparam \CPU_RISCV|regs|rf~1730 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y36_N28
cycloneive_lcell_comb \CPU_RISCV|regs|rf~217feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~217feeder_combout  = \CPU_RISCV|comb~86_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_RISCV|comb~86_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~217feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~217feeder .lut_mask = 16'hFF00;
defparam \CPU_RISCV|regs|rf~217feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y36_N29
dffeas \CPU_RISCV|regs|rf~217 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~217feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~2746_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~217_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~217 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~217 .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y35_N19
dffeas \CPU_RISCV|regs|rf~249 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~86_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2791_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~249_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~249 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~249 .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y35_N21
dffeas \CPU_RISCV|regs|rf~153 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~86_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2784_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~153_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~153 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~153 .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y35_N5
dffeas \CPU_RISCV|regs|rf~185 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~86_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2779_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~185_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~185 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~185 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y35_N4
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1731 (
// Equation(s):
// \CPU_RISCV|regs|rf~1731_combout  = (\CPU_RISCV|RS2[1]~7_combout  & (((\CPU_RISCV|RS2[0]~9_combout )))) # (!\CPU_RISCV|RS2[1]~7_combout  & ((\CPU_RISCV|RS2[0]~9_combout  & ((\CPU_RISCV|regs|rf~185_q ))) # (!\CPU_RISCV|RS2[0]~9_combout  & 
// (\CPU_RISCV|regs|rf~153_q ))))

	.dataa(\CPU_RISCV|regs|rf~153_q ),
	.datab(\CPU_RISCV|RS2[1]~7_combout ),
	.datac(\CPU_RISCV|regs|rf~185_q ),
	.datad(\CPU_RISCV|RS2[0]~9_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1731_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1731 .lut_mask = 16'hFC22;
defparam \CPU_RISCV|regs|rf~1731 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y35_N2
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1732 (
// Equation(s):
// \CPU_RISCV|regs|rf~1732_combout  = (\CPU_RISCV|regs|rf~1731_combout  & (((\CPU_RISCV|regs|rf~249_q ) # (!\CPU_RISCV|RS2[1]~7_combout )))) # (!\CPU_RISCV|regs|rf~1731_combout  & (\CPU_RISCV|regs|rf~217_q  & ((\CPU_RISCV|RS2[1]~7_combout ))))

	.dataa(\CPU_RISCV|regs|rf~217_q ),
	.datab(\CPU_RISCV|regs|rf~249_q ),
	.datac(\CPU_RISCV|regs|rf~1731_combout ),
	.datad(\CPU_RISCV|RS2[1]~7_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1732_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1732 .lut_mask = 16'hCAF0;
defparam \CPU_RISCV|regs|rf~1732 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y40_N9
dffeas \CPU_RISCV|regs|rf~25 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~86_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2748_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~25_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~25 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~25 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y40_N4
cycloneive_lcell_comb \CPU_RISCV|regs|rf~89feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~89feeder_combout  = \CPU_RISCV|comb~86_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_RISCV|comb~86_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~89feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~89feeder .lut_mask = 16'hF0F0;
defparam \CPU_RISCV|regs|rf~89feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y40_N5
dffeas \CPU_RISCV|regs|rf~89 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~89feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~2747_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~89_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~89 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~89 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y40_N8
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1735 (
// Equation(s):
// \CPU_RISCV|regs|rf~1735_combout  = (\CPU_RISCV|RS2[0]~9_combout  & (((\CPU_RISCV|RS2[1]~7_combout )))) # (!\CPU_RISCV|RS2[0]~9_combout  & ((\CPU_RISCV|RS2[1]~7_combout  & ((\CPU_RISCV|regs|rf~89_q ))) # (!\CPU_RISCV|RS2[1]~7_combout  & 
// (\CPU_RISCV|regs|rf~25_q ))))

	.dataa(\CPU_RISCV|regs|rf~25_q ),
	.datab(\CPU_RISCV|regs|rf~89_q ),
	.datac(\CPU_RISCV|RS2[0]~9_combout ),
	.datad(\CPU_RISCV|RS2[1]~7_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1735_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1735 .lut_mask = 16'hFC0A;
defparam \CPU_RISCV|regs|rf~1735 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y40_N10
cycloneive_lcell_comb \CPU_RISCV|regs|rf~57feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~57feeder_combout  = \CPU_RISCV|comb~86_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_RISCV|comb~86_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~57feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~57feeder .lut_mask = 16'hF0F0;
defparam \CPU_RISCV|regs|rf~57feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y40_N11
dffeas \CPU_RISCV|regs|rf~57 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~57feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~2781_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~57_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~57 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~57 .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y40_N31
dffeas \CPU_RISCV|regs|rf~121 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~86_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2793_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~121_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~121 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~121 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y40_N2
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1736 (
// Equation(s):
// \CPU_RISCV|regs|rf~1736_combout  = (\CPU_RISCV|regs|rf~1735_combout  & (((\CPU_RISCV|regs|rf~121_q ) # (!\CPU_RISCV|RS2[0]~9_combout )))) # (!\CPU_RISCV|regs|rf~1735_combout  & (\CPU_RISCV|regs|rf~57_q  & (\CPU_RISCV|RS2[0]~9_combout )))

	.dataa(\CPU_RISCV|regs|rf~1735_combout ),
	.datab(\CPU_RISCV|regs|rf~57_q ),
	.datac(\CPU_RISCV|RS2[0]~9_combout ),
	.datad(\CPU_RISCV|regs|rf~121_q ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1736_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1736 .lut_mask = 16'hEA4A;
defparam \CPU_RISCV|regs|rf~1736 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y40_N3
dffeas \CPU_RISCV|regs|rf~313 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~86_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2744_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~313_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~313 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~313 .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y40_N29
dffeas \CPU_RISCV|regs|rf~345 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~86_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2743_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~345_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~345 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~345 .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y40_N25
dffeas \CPU_RISCV|regs|rf~281 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~86_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2745_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~281_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~281 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~281 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y40_N24
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1733 (
// Equation(s):
// \CPU_RISCV|regs|rf~1733_combout  = (\CPU_RISCV|RS2[1]~7_combout  & ((\CPU_RISCV|regs|rf~345_q ) # ((\CPU_RISCV|RS2[0]~9_combout )))) # (!\CPU_RISCV|RS2[1]~7_combout  & (((\CPU_RISCV|regs|rf~281_q  & !\CPU_RISCV|RS2[0]~9_combout ))))

	.dataa(\CPU_RISCV|regs|rf~345_q ),
	.datab(\CPU_RISCV|RS2[1]~7_combout ),
	.datac(\CPU_RISCV|regs|rf~281_q ),
	.datad(\CPU_RISCV|RS2[0]~9_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1733_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1733 .lut_mask = 16'hCCB8;
defparam \CPU_RISCV|regs|rf~1733 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y40_N18
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1734 (
// Equation(s):
// \CPU_RISCV|regs|rf~1734_combout  = (\CPU_RISCV|RS2[0]~9_combout  & ((\CPU_RISCV|regs|rf~1733_combout  & ((\CPU_RISCV|regs|rf~377_q ))) # (!\CPU_RISCV|regs|rf~1733_combout  & (\CPU_RISCV|regs|rf~313_q )))) # (!\CPU_RISCV|RS2[0]~9_combout  & 
// (((\CPU_RISCV|regs|rf~1733_combout ))))

	.dataa(\CPU_RISCV|regs|rf~313_q ),
	.datab(\CPU_RISCV|RS2[0]~9_combout ),
	.datac(\CPU_RISCV|regs|rf~377_q ),
	.datad(\CPU_RISCV|regs|rf~1733_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1734_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1734 .lut_mask = 16'hF388;
defparam \CPU_RISCV|regs|rf~1734 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y39_N4
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1737 (
// Equation(s):
// \CPU_RISCV|regs|rf~1737_combout  = (\CPU_RISCV|RS2[3]~5_combout  & (((\CPU_RISCV|regs|rf~1734_combout ) # (\CPU_RISCV|RS2[2]~3_combout )))) # (!\CPU_RISCV|RS2[3]~5_combout  & (\CPU_RISCV|regs|rf~1736_combout  & ((!\CPU_RISCV|RS2[2]~3_combout ))))

	.dataa(\CPU_RISCV|regs|rf~1736_combout ),
	.datab(\CPU_RISCV|RS2[3]~5_combout ),
	.datac(\CPU_RISCV|regs|rf~1734_combout ),
	.datad(\CPU_RISCV|RS2[2]~3_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1737_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1737 .lut_mask = 16'hCCE2;
defparam \CPU_RISCV|regs|rf~1737 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y36_N13
dffeas \CPU_RISCV|regs|rf~505 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~86_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2752_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~505_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~505 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~505 .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y36_N27
dffeas \CPU_RISCV|regs|rf~473 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~86_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2750_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~473_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~473 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~473 .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y36_N13
dffeas \CPU_RISCV|regs|rf~409 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~86_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2751_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~409_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~409 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~409 .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y36_N27
dffeas \CPU_RISCV|regs|rf~441 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|comb~86_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~2749_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~441_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~441 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~441 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y36_N22
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1738 (
// Equation(s):
// \CPU_RISCV|regs|rf~1738_combout  = (\CPU_RISCV|RS2[0]~9_combout  & (((\CPU_RISCV|regs|rf~441_q ) # (\CPU_RISCV|RS2[1]~7_combout )))) # (!\CPU_RISCV|RS2[0]~9_combout  & (\CPU_RISCV|regs|rf~409_q  & ((!\CPU_RISCV|RS2[1]~7_combout ))))

	.dataa(\CPU_RISCV|regs|rf~409_q ),
	.datab(\CPU_RISCV|regs|rf~441_q ),
	.datac(\CPU_RISCV|RS2[0]~9_combout ),
	.datad(\CPU_RISCV|RS2[1]~7_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1738_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1738 .lut_mask = 16'hF0CA;
defparam \CPU_RISCV|regs|rf~1738 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y36_N26
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1739 (
// Equation(s):
// \CPU_RISCV|regs|rf~1739_combout  = (\CPU_RISCV|RS2[1]~7_combout  & ((\CPU_RISCV|regs|rf~1738_combout  & (\CPU_RISCV|regs|rf~505_q )) # (!\CPU_RISCV|regs|rf~1738_combout  & ((\CPU_RISCV|regs|rf~473_q ))))) # (!\CPU_RISCV|RS2[1]~7_combout  & 
// (((\CPU_RISCV|regs|rf~1738_combout ))))

	.dataa(\CPU_RISCV|regs|rf~505_q ),
	.datab(\CPU_RISCV|RS2[1]~7_combout ),
	.datac(\CPU_RISCV|regs|rf~473_q ),
	.datad(\CPU_RISCV|regs|rf~1738_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1739_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1739 .lut_mask = 16'hBBC0;
defparam \CPU_RISCV|regs|rf~1739 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y39_N22
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1740 (
// Equation(s):
// \CPU_RISCV|regs|rf~1740_combout  = (\CPU_RISCV|RS2[2]~3_combout  & ((\CPU_RISCV|regs|rf~1737_combout  & ((\CPU_RISCV|regs|rf~1739_combout ))) # (!\CPU_RISCV|regs|rf~1737_combout  & (\CPU_RISCV|regs|rf~1732_combout )))) # (!\CPU_RISCV|RS2[2]~3_combout  & 
// (((\CPU_RISCV|regs|rf~1737_combout ))))

	.dataa(\CPU_RISCV|regs|rf~1732_combout ),
	.datab(\CPU_RISCV|RS2[2]~3_combout ),
	.datac(\CPU_RISCV|regs|rf~1737_combout ),
	.datad(\CPU_RISCV|regs|rf~1739_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1740_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1740 .lut_mask = 16'hF838;
defparam \CPU_RISCV|regs|rf~1740 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y39_N0
cycloneive_lcell_comb \CPU_RISCV|regs|rd2[25]~7 (
// Equation(s):
// \CPU_RISCV|regs|rd2[25]~7_combout  = (!\CPU_RISCV|regs|Equal1~1_combout  & ((\CPU_RISCV|RS2[4]~10_combout  & (\CPU_RISCV|regs|rf~1730_combout )) # (!\CPU_RISCV|RS2[4]~10_combout  & ((\CPU_RISCV|regs|rf~1740_combout )))))

	.dataa(\CPU_RISCV|regs|rf~1730_combout ),
	.datab(\CPU_RISCV|RS2[4]~10_combout ),
	.datac(\CPU_RISCV|regs|rf~1740_combout ),
	.datad(\CPU_RISCV|regs|Equal1~1_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rd2[25]~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rd2[25]~7 .lut_mask = 16'h00B8;
defparam \CPU_RISCV|regs|rd2[25]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y34_N18
cycloneive_lcell_comb \CPU_RISCV|Add1~50 (
// Equation(s):
// \CPU_RISCV|Add1~50_combout  = (\CPU_RISCV|regs|rd2[25]~7_combout  & ((\CPU_RISCV|regs|rd1[25]~6_combout  & (\CPU_RISCV|Add1~49  & VCC)) # (!\CPU_RISCV|regs|rd1[25]~6_combout  & (!\CPU_RISCV|Add1~49 )))) # (!\CPU_RISCV|regs|rd2[25]~7_combout  & 
// ((\CPU_RISCV|regs|rd1[25]~6_combout  & (!\CPU_RISCV|Add1~49 )) # (!\CPU_RISCV|regs|rd1[25]~6_combout  & ((\CPU_RISCV|Add1~49 ) # (GND)))))
// \CPU_RISCV|Add1~51  = CARRY((\CPU_RISCV|regs|rd2[25]~7_combout  & (!\CPU_RISCV|regs|rd1[25]~6_combout  & !\CPU_RISCV|Add1~49 )) # (!\CPU_RISCV|regs|rd2[25]~7_combout  & ((!\CPU_RISCV|Add1~49 ) # (!\CPU_RISCV|regs|rd1[25]~6_combout ))))

	.dataa(\CPU_RISCV|regs|rd2[25]~7_combout ),
	.datab(\CPU_RISCV|regs|rd1[25]~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU_RISCV|Add1~49 ),
	.combout(\CPU_RISCV|Add1~50_combout ),
	.cout(\CPU_RISCV|Add1~51 ));
// synopsys translate_off
defparam \CPU_RISCV|Add1~50 .lut_mask = 16'h9617;
defparam \CPU_RISCV|Add1~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y36_N22
cycloneive_lcell_comb \CPU_RISCV|comb~81 (
// Equation(s):
// \CPU_RISCV|comb~81_combout  = (\CPU_RISCV|comb~66_combout  & (((\CPU_RISCV|comb~38_combout  & \CPU_RISCV|Add2~50_combout )))) # (!\CPU_RISCV|comb~66_combout  & (\CPU_RISCV|Add1~50_combout  & (!\CPU_RISCV|comb~38_combout )))

	.dataa(\CPU_RISCV|Add1~50_combout ),
	.datab(\CPU_RISCV|comb~66_combout ),
	.datac(\CPU_RISCV|comb~38_combout ),
	.datad(\CPU_RISCV|Add2~50_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~81_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~81 .lut_mask = 16'hC202;
defparam \CPU_RISCV|comb~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N8
cycloneive_lcell_comb \CPU_RISCV|Equal16~30 (
// Equation(s):
// \CPU_RISCV|Equal16~30_combout  = \CPU_RISCV|regs|rd2[25]~7_combout  $ (\CPU_RISCV|regs|rd1[25]~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_RISCV|regs|rd2[25]~7_combout ),
	.datad(\CPU_RISCV|regs|rd1[25]~6_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|Equal16~30_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|Equal16~30 .lut_mask = 16'h0FF0;
defparam \CPU_RISCV|Equal16~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y36_N16
cycloneive_lcell_comb \CPU_RISCV|ShiftLeft0~76 (
// Equation(s):
// \CPU_RISCV|ShiftLeft0~76_combout  = (\CPU_RISCV|comb~30_combout  & ((\CPU_RISCV|regs|rd1[24]~7_combout ) # ((\CPU_RISCV|ShiftLeft0~4_combout  & \CPU_RISCV|regs|rd1[25]~6_combout )))) # (!\CPU_RISCV|comb~30_combout  & (\CPU_RISCV|ShiftLeft0~4_combout  & 
// ((\CPU_RISCV|regs|rd1[25]~6_combout ))))

	.dataa(\CPU_RISCV|comb~30_combout ),
	.datab(\CPU_RISCV|ShiftLeft0~4_combout ),
	.datac(\CPU_RISCV|regs|rd1[24]~7_combout ),
	.datad(\CPU_RISCV|regs|rd1[25]~6_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|ShiftLeft0~76_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|ShiftLeft0~76 .lut_mask = 16'hECA0;
defparam \CPU_RISCV|ShiftLeft0~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y36_N18
cycloneive_lcell_comb \CPU_RISCV|ShiftLeft0~75 (
// Equation(s):
// \CPU_RISCV|ShiftLeft0~75_combout  = (\CPU_RISCV|ShiftLeft0~8_combout  & ((\CPU_RISCV|regs|rd1[22]~9_combout ) # ((\CPU_RISCV|ShiftLeft0~9_combout  & \CPU_RISCV|regs|rd1[23]~8_combout )))) # (!\CPU_RISCV|ShiftLeft0~8_combout  & 
// (((\CPU_RISCV|ShiftLeft0~9_combout  & \CPU_RISCV|regs|rd1[23]~8_combout ))))

	.dataa(\CPU_RISCV|ShiftLeft0~8_combout ),
	.datab(\CPU_RISCV|regs|rd1[22]~9_combout ),
	.datac(\CPU_RISCV|ShiftLeft0~9_combout ),
	.datad(\CPU_RISCV|regs|rd1[23]~8_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|ShiftLeft0~75_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|ShiftLeft0~75 .lut_mask = 16'hF888;
defparam \CPU_RISCV|ShiftLeft0~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y36_N14
cycloneive_lcell_comb \CPU_RISCV|ShiftLeft0~77 (
// Equation(s):
// \CPU_RISCV|ShiftLeft0~77_combout  = (\CPU_RISCV|ShiftLeft0~76_combout ) # (\CPU_RISCV|ShiftLeft0~75_combout )

	.dataa(gnd),
	.datab(\CPU_RISCV|ShiftLeft0~76_combout ),
	.datac(gnd),
	.datad(\CPU_RISCV|ShiftLeft0~75_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|ShiftLeft0~77_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|ShiftLeft0~77 .lut_mask = 16'hFFCC;
defparam \CPU_RISCV|ShiftLeft0~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y36_N6
cycloneive_lcell_comb \CPU_RISCV|ShiftLeft0~121 (
// Equation(s):
// \CPU_RISCV|ShiftLeft0~121_combout  = (\CPU_RISCV|ShiftLeft0~84_combout  & !\CPU_RISCV|regs|Equal0~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_RISCV|ShiftLeft0~84_combout ),
	.datad(\CPU_RISCV|regs|Equal0~1_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|ShiftLeft0~121_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|ShiftLeft0~121 .lut_mask = 16'h00F0;
defparam \CPU_RISCV|ShiftLeft0~121 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y36_N24
cycloneive_lcell_comb \CPU_RISCV|comb~82 (
// Equation(s):
// \CPU_RISCV|comb~82_combout  = (\CPU_RISCV|comb~69_combout  & (((\CPU_RISCV|ShiftLeft0~121_combout )) # (!\CPU_RISCV|comb~68_combout ))) # (!\CPU_RISCV|comb~69_combout  & (\CPU_RISCV|comb~68_combout  & (\CPU_RISCV|ShiftLeft0~77_combout )))

	.dataa(\CPU_RISCV|comb~69_combout ),
	.datab(\CPU_RISCV|comb~68_combout ),
	.datac(\CPU_RISCV|ShiftLeft0~77_combout ),
	.datad(\CPU_RISCV|ShiftLeft0~121_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~82_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~82 .lut_mask = 16'hEA62;
defparam \CPU_RISCV|comb~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y36_N20
cycloneive_lcell_comb \CPU_RISCV|comb~83 (
// Equation(s):
// \CPU_RISCV|comb~83_combout  = (\CPU_RISCV|comb~68_combout  & (\CPU_RISCV|comb~82_combout )) # (!\CPU_RISCV|comb~68_combout  & ((\CPU_RISCV|comb~82_combout  & ((\CPU_RISCV|ShiftLeft0~124_combout ))) # (!\CPU_RISCV|comb~82_combout  & 
// (\CPU_RISCV|ShiftLeft0~120_combout ))))

	.dataa(\CPU_RISCV|comb~68_combout ),
	.datab(\CPU_RISCV|comb~82_combout ),
	.datac(\CPU_RISCV|ShiftLeft0~120_combout ),
	.datad(\CPU_RISCV|ShiftLeft0~124_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~83_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~83 .lut_mask = 16'hDC98;
defparam \CPU_RISCV|comb~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N24
cycloneive_lcell_comb \CPU_RISCV|comb~84 (
// Equation(s):
// \CPU_RISCV|comb~84_combout  = (\CPU_RISCV|comb~50_combout  & (((\CPU_RISCV|comb~27_combout ) # (\CPU_RISCV|comb~83_combout )))) # (!\CPU_RISCV|comb~50_combout  & (\CPU_RISCV|Add3~50_combout  & (!\CPU_RISCV|comb~27_combout )))

	.dataa(\CPU_RISCV|comb~50_combout ),
	.datab(\CPU_RISCV|Add3~50_combout ),
	.datac(\CPU_RISCV|comb~27_combout ),
	.datad(\CPU_RISCV|comb~83_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~84_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~84 .lut_mask = 16'hAEA4;
defparam \CPU_RISCV|comb~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N26
cycloneive_lcell_comb \CPU_RISCV|comb~85 (
// Equation(s):
// \CPU_RISCV|comb~85_combout  = (\CPU_RISCV|comb~210_combout  & ((\CPU_RISCV|comb~84_combout  & (\CPU_RISCV|imm[25]~37_combout )) # (!\CPU_RISCV|comb~84_combout  & ((\CPU_RISCV|Equal16~30_combout ))))) # (!\CPU_RISCV|comb~210_combout  & 
// (((\CPU_RISCV|comb~84_combout ))))

	.dataa(\CPU_RISCV|imm[25]~37_combout ),
	.datab(\CPU_RISCV|comb~210_combout ),
	.datac(\CPU_RISCV|Equal16~30_combout ),
	.datad(\CPU_RISCV|comb~84_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~85_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~85 .lut_mask = 16'hBBC0;
defparam \CPU_RISCV|comb~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y36_N26
cycloneive_lcell_comb \CPU_RISCV|comb~86 (
// Equation(s):
// \CPU_RISCV|comb~86_combout  = (\CPU_RISCV|comb~81_combout ) # ((\CPU_RISCV|comb~38_combout  & (!\CPU_RISCV|comb~66_combout  & \CPU_RISCV|comb~85_combout )))

	.dataa(\CPU_RISCV|comb~38_combout ),
	.datab(\CPU_RISCV|comb~66_combout ),
	.datac(\CPU_RISCV|comb~81_combout ),
	.datad(\CPU_RISCV|comb~85_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~86_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~86 .lut_mask = 16'hF2F0;
defparam \CPU_RISCV|comb~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y40_N19
dffeas \CPU_RISCV|regs|rf~377 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~86_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2789_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~377_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~377 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~377 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y40_N2
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1711 (
// Equation(s):
// \CPU_RISCV|regs|rf~1711_combout  = (\CPU_RISCV|RS1[1]~6_combout  & (\CPU_RISCV|RS1[0]~7_combout )) # (!\CPU_RISCV|RS1[1]~6_combout  & ((\CPU_RISCV|RS1[0]~7_combout  & (\CPU_RISCV|regs|rf~313_q )) # (!\CPU_RISCV|RS1[0]~7_combout  & 
// ((\CPU_RISCV|regs|rf~281_q )))))

	.dataa(\CPU_RISCV|RS1[1]~6_combout ),
	.datab(\CPU_RISCV|RS1[0]~7_combout ),
	.datac(\CPU_RISCV|regs|rf~313_q ),
	.datad(\CPU_RISCV|regs|rf~281_q ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1711_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1711 .lut_mask = 16'hD9C8;
defparam \CPU_RISCV|regs|rf~1711 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y40_N28
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1712 (
// Equation(s):
// \CPU_RISCV|regs|rf~1712_combout  = (\CPU_RISCV|RS1[1]~6_combout  & ((\CPU_RISCV|regs|rf~1711_combout  & (\CPU_RISCV|regs|rf~377_q )) # (!\CPU_RISCV|regs|rf~1711_combout  & ((\CPU_RISCV|regs|rf~345_q ))))) # (!\CPU_RISCV|RS1[1]~6_combout  & 
// (((\CPU_RISCV|regs|rf~1711_combout ))))

	.dataa(\CPU_RISCV|regs|rf~377_q ),
	.datab(\CPU_RISCV|RS1[1]~6_combout ),
	.datac(\CPU_RISCV|regs|rf~345_q ),
	.datad(\CPU_RISCV|regs|rf~1711_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1712_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1712 .lut_mask = 16'hBBC0;
defparam \CPU_RISCV|regs|rf~1712 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y40_N8
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1715 (
// Equation(s):
// \CPU_RISCV|regs|rf~1715_combout  = (\CPU_RISCV|RS1[0]~7_combout  & ((\CPU_RISCV|regs|rf~57_q ) # ((\CPU_RISCV|RS1[1]~6_combout )))) # (!\CPU_RISCV|RS1[0]~7_combout  & (((\CPU_RISCV|regs|rf~25_q  & !\CPU_RISCV|RS1[1]~6_combout ))))

	.dataa(\CPU_RISCV|regs|rf~57_q ),
	.datab(\CPU_RISCV|RS1[0]~7_combout ),
	.datac(\CPU_RISCV|regs|rf~25_q ),
	.datad(\CPU_RISCV|RS1[1]~6_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1715_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1715 .lut_mask = 16'hCCB8;
defparam \CPU_RISCV|regs|rf~1715 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y40_N30
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1716 (
// Equation(s):
// \CPU_RISCV|regs|rf~1716_combout  = (\CPU_RISCV|regs|rf~1715_combout  & (((\CPU_RISCV|regs|rf~121_q ) # (!\CPU_RISCV|RS1[1]~6_combout )))) # (!\CPU_RISCV|regs|rf~1715_combout  & (\CPU_RISCV|regs|rf~89_q  & ((\CPU_RISCV|RS1[1]~6_combout ))))

	.dataa(\CPU_RISCV|regs|rf~89_q ),
	.datab(\CPU_RISCV|regs|rf~1715_combout ),
	.datac(\CPU_RISCV|regs|rf~121_q ),
	.datad(\CPU_RISCV|RS1[1]~6_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1716_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1716 .lut_mask = 16'hE2CC;
defparam \CPU_RISCV|regs|rf~1716 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y35_N20
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1713 (
// Equation(s):
// \CPU_RISCV|regs|rf~1713_combout  = (\CPU_RISCV|RS1[1]~6_combout  & ((\CPU_RISCV|regs|rf~217_q ) # ((\CPU_RISCV|RS1[0]~7_combout )))) # (!\CPU_RISCV|RS1[1]~6_combout  & (((\CPU_RISCV|regs|rf~153_q  & !\CPU_RISCV|RS1[0]~7_combout ))))

	.dataa(\CPU_RISCV|regs|rf~217_q ),
	.datab(\CPU_RISCV|RS1[1]~6_combout ),
	.datac(\CPU_RISCV|regs|rf~153_q ),
	.datad(\CPU_RISCV|RS1[0]~7_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1713_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1713 .lut_mask = 16'hCCB8;
defparam \CPU_RISCV|regs|rf~1713 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y35_N18
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1714 (
// Equation(s):
// \CPU_RISCV|regs|rf~1714_combout  = (\CPU_RISCV|RS1[0]~7_combout  & ((\CPU_RISCV|regs|rf~1713_combout  & ((\CPU_RISCV|regs|rf~249_q ))) # (!\CPU_RISCV|regs|rf~1713_combout  & (\CPU_RISCV|regs|rf~185_q )))) # (!\CPU_RISCV|RS1[0]~7_combout  & 
// (((\CPU_RISCV|regs|rf~1713_combout ))))

	.dataa(\CPU_RISCV|regs|rf~185_q ),
	.datab(\CPU_RISCV|RS1[0]~7_combout ),
	.datac(\CPU_RISCV|regs|rf~249_q ),
	.datad(\CPU_RISCV|regs|rf~1713_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1714_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1714 .lut_mask = 16'hF388;
defparam \CPU_RISCV|regs|rf~1714 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y39_N14
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1717 (
// Equation(s):
// \CPU_RISCV|regs|rf~1717_combout  = (\CPU_RISCV|RS1[3]~5_combout  & (((\CPU_RISCV|RS1[2]~4_combout )))) # (!\CPU_RISCV|RS1[3]~5_combout  & ((\CPU_RISCV|RS1[2]~4_combout  & ((\CPU_RISCV|regs|rf~1714_combout ))) # (!\CPU_RISCV|RS1[2]~4_combout  & 
// (\CPU_RISCV|regs|rf~1716_combout ))))

	.dataa(\CPU_RISCV|regs|rf~1716_combout ),
	.datab(\CPU_RISCV|RS1[3]~5_combout ),
	.datac(\CPU_RISCV|RS1[2]~4_combout ),
	.datad(\CPU_RISCV|regs|rf~1714_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1717_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1717 .lut_mask = 16'hF2C2;
defparam \CPU_RISCV|regs|rf~1717 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y36_N12
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1718 (
// Equation(s):
// \CPU_RISCV|regs|rf~1718_combout  = (\CPU_RISCV|RS1[1]~6_combout  & ((\CPU_RISCV|regs|rf~473_q ) # ((\CPU_RISCV|RS1[0]~7_combout )))) # (!\CPU_RISCV|RS1[1]~6_combout  & (((\CPU_RISCV|regs|rf~409_q  & !\CPU_RISCV|RS1[0]~7_combout ))))

	.dataa(\CPU_RISCV|RS1[1]~6_combout ),
	.datab(\CPU_RISCV|regs|rf~473_q ),
	.datac(\CPU_RISCV|regs|rf~409_q ),
	.datad(\CPU_RISCV|RS1[0]~7_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1718_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1718 .lut_mask = 16'hAAD8;
defparam \CPU_RISCV|regs|rf~1718 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y36_N24
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1719 (
// Equation(s):
// \CPU_RISCV|regs|rf~1719_combout  = (\CPU_RISCV|regs|rf~1718_combout  & (((\CPU_RISCV|regs|rf~505_q ) # (!\CPU_RISCV|RS1[0]~7_combout )))) # (!\CPU_RISCV|regs|rf~1718_combout  & (\CPU_RISCV|regs|rf~441_q  & ((\CPU_RISCV|RS1[0]~7_combout ))))

	.dataa(\CPU_RISCV|regs|rf~1718_combout ),
	.datab(\CPU_RISCV|regs|rf~441_q ),
	.datac(\CPU_RISCV|regs|rf~505_q ),
	.datad(\CPU_RISCV|RS1[0]~7_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1719_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1719 .lut_mask = 16'hE4AA;
defparam \CPU_RISCV|regs|rf~1719 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y39_N8
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1720 (
// Equation(s):
// \CPU_RISCV|regs|rf~1720_combout  = (\CPU_RISCV|RS1[3]~5_combout  & ((\CPU_RISCV|regs|rf~1717_combout  & ((\CPU_RISCV|regs|rf~1719_combout ))) # (!\CPU_RISCV|regs|rf~1717_combout  & (\CPU_RISCV|regs|rf~1712_combout )))) # (!\CPU_RISCV|RS1[3]~5_combout  & 
// (((\CPU_RISCV|regs|rf~1717_combout ))))

	.dataa(\CPU_RISCV|regs|rf~1712_combout ),
	.datab(\CPU_RISCV|RS1[3]~5_combout ),
	.datac(\CPU_RISCV|regs|rf~1717_combout ),
	.datad(\CPU_RISCV|regs|rf~1719_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1720_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1720 .lut_mask = 16'hF838;
defparam \CPU_RISCV|regs|rf~1720 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y39_N4
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1708 (
// Equation(s):
// \CPU_RISCV|regs|rf~1708_combout  = (\CPU_RISCV|RS1[2]~4_combout  & ((\CPU_RISCV|regs|rf~761_q ) # ((\CPU_RISCV|RS1[3]~5_combout )))) # (!\CPU_RISCV|RS1[2]~4_combout  & (((\CPU_RISCV|regs|rf~633_q  & !\CPU_RISCV|RS1[3]~5_combout ))))

	.dataa(\CPU_RISCV|RS1[2]~4_combout ),
	.datab(\CPU_RISCV|regs|rf~761_q ),
	.datac(\CPU_RISCV|regs|rf~633_q ),
	.datad(\CPU_RISCV|RS1[3]~5_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1708_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1708 .lut_mask = 16'hAAD8;
defparam \CPU_RISCV|regs|rf~1708 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y39_N22
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1709 (
// Equation(s):
// \CPU_RISCV|regs|rf~1709_combout  = (\CPU_RISCV|regs|rf~1708_combout  & (((\CPU_RISCV|regs|rf~1017_q ) # (!\CPU_RISCV|RS1[3]~5_combout )))) # (!\CPU_RISCV|regs|rf~1708_combout  & (\CPU_RISCV|regs|rf~889_q  & ((\CPU_RISCV|RS1[3]~5_combout ))))

	.dataa(\CPU_RISCV|regs|rf~889_q ),
	.datab(\CPU_RISCV|regs|rf~1708_combout ),
	.datac(\CPU_RISCV|regs|rf~1017_q ),
	.datad(\CPU_RISCV|RS1[3]~5_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1709_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1709 .lut_mask = 16'hE2CC;
defparam \CPU_RISCV|regs|rf~1709 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y33_N28
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1705 (
// Equation(s):
// \CPU_RISCV|regs|rf~1705_combout  = (\CPU_RISCV|RS1[2]~4_combout  & (((\CPU_RISCV|RS1[3]~5_combout )))) # (!\CPU_RISCV|RS1[2]~4_combout  & ((\CPU_RISCV|RS1[3]~5_combout  & (\CPU_RISCV|regs|rf~793_q )) # (!\CPU_RISCV|RS1[3]~5_combout  & 
// ((\CPU_RISCV|regs|rf~537_q )))))

	.dataa(\CPU_RISCV|regs|rf~793_q ),
	.datab(\CPU_RISCV|RS1[2]~4_combout ),
	.datac(\CPU_RISCV|regs|rf~537_q ),
	.datad(\CPU_RISCV|RS1[3]~5_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1705_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1705 .lut_mask = 16'hEE30;
defparam \CPU_RISCV|regs|rf~1705 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y33_N10
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1706 (
// Equation(s):
// \CPU_RISCV|regs|rf~1706_combout  = (\CPU_RISCV|RS1[2]~4_combout  & ((\CPU_RISCV|regs|rf~1705_combout  & ((\CPU_RISCV|regs|rf~921_q ))) # (!\CPU_RISCV|regs|rf~1705_combout  & (\CPU_RISCV|regs|rf~665_q )))) # (!\CPU_RISCV|RS1[2]~4_combout  & 
// (((\CPU_RISCV|regs|rf~1705_combout ))))

	.dataa(\CPU_RISCV|regs|rf~665_q ),
	.datab(\CPU_RISCV|RS1[2]~4_combout ),
	.datac(\CPU_RISCV|regs|rf~921_q ),
	.datad(\CPU_RISCV|regs|rf~1705_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1706_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1706 .lut_mask = 16'hF388;
defparam \CPU_RISCV|regs|rf~1706 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y29_N0
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1703 (
// Equation(s):
// \CPU_RISCV|regs|rf~1703_combout  = (\CPU_RISCV|RS1[3]~5_combout  & (((\CPU_RISCV|RS1[2]~4_combout )))) # (!\CPU_RISCV|RS1[3]~5_combout  & ((\CPU_RISCV|RS1[2]~4_combout  & (\CPU_RISCV|regs|rf~697_q )) # (!\CPU_RISCV|RS1[2]~4_combout  & 
// ((\CPU_RISCV|regs|rf~569_q )))))

	.dataa(\CPU_RISCV|regs|rf~697_q ),
	.datab(\CPU_RISCV|RS1[3]~5_combout ),
	.datac(\CPU_RISCV|regs|rf~569_q ),
	.datad(\CPU_RISCV|RS1[2]~4_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1703_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1703 .lut_mask = 16'hEE30;
defparam \CPU_RISCV|regs|rf~1703 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y29_N2
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1704 (
// Equation(s):
// \CPU_RISCV|regs|rf~1704_combout  = (\CPU_RISCV|RS1[3]~5_combout  & ((\CPU_RISCV|regs|rf~1703_combout  & ((\CPU_RISCV|regs|rf~953_q ))) # (!\CPU_RISCV|regs|rf~1703_combout  & (\CPU_RISCV|regs|rf~825_q )))) # (!\CPU_RISCV|RS1[3]~5_combout  & 
// (((\CPU_RISCV|regs|rf~1703_combout ))))

	.dataa(\CPU_RISCV|regs|rf~825_q ),
	.datab(\CPU_RISCV|RS1[3]~5_combout ),
	.datac(\CPU_RISCV|regs|rf~953_q ),
	.datad(\CPU_RISCV|regs|rf~1703_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1704_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1704 .lut_mask = 16'hF388;
defparam \CPU_RISCV|regs|rf~1704 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y36_N8
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1707 (
// Equation(s):
// \CPU_RISCV|regs|rf~1707_combout  = (\CPU_RISCV|RS1[1]~6_combout  & (((\CPU_RISCV|RS1[0]~7_combout )))) # (!\CPU_RISCV|RS1[1]~6_combout  & ((\CPU_RISCV|RS1[0]~7_combout  & ((\CPU_RISCV|regs|rf~1704_combout ))) # (!\CPU_RISCV|RS1[0]~7_combout  & 
// (\CPU_RISCV|regs|rf~1706_combout ))))

	.dataa(\CPU_RISCV|regs|rf~1706_combout ),
	.datab(\CPU_RISCV|RS1[1]~6_combout ),
	.datac(\CPU_RISCV|RS1[0]~7_combout ),
	.datad(\CPU_RISCV|regs|rf~1704_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1707_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1707 .lut_mask = 16'hF2C2;
defparam \CPU_RISCV|regs|rf~1707 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y41_N22
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1701 (
// Equation(s):
// \CPU_RISCV|regs|rf~1701_combout  = (\CPU_RISCV|RS1[2]~4_combout  & (((\CPU_RISCV|RS1[3]~5_combout )))) # (!\CPU_RISCV|RS1[2]~4_combout  & ((\CPU_RISCV|RS1[3]~5_combout  & ((\CPU_RISCV|regs|rf~857_q ))) # (!\CPU_RISCV|RS1[3]~5_combout  & 
// (\CPU_RISCV|regs|rf~601_q ))))

	.dataa(\CPU_RISCV|regs|rf~601_q ),
	.datab(\CPU_RISCV|RS1[2]~4_combout ),
	.datac(\CPU_RISCV|regs|rf~857_q ),
	.datad(\CPU_RISCV|RS1[3]~5_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1701_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1701 .lut_mask = 16'hFC22;
defparam \CPU_RISCV|regs|rf~1701 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y41_N4
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1702 (
// Equation(s):
// \CPU_RISCV|regs|rf~1702_combout  = (\CPU_RISCV|regs|rf~1701_combout  & (((\CPU_RISCV|regs|rf~985_q )) # (!\CPU_RISCV|RS1[2]~4_combout ))) # (!\CPU_RISCV|regs|rf~1701_combout  & (\CPU_RISCV|RS1[2]~4_combout  & (\CPU_RISCV|regs|rf~729_q )))

	.dataa(\CPU_RISCV|regs|rf~1701_combout ),
	.datab(\CPU_RISCV|RS1[2]~4_combout ),
	.datac(\CPU_RISCV|regs|rf~729_q ),
	.datad(\CPU_RISCV|regs|rf~985_q ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1702_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1702 .lut_mask = 16'hEA62;
defparam \CPU_RISCV|regs|rf~1702 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y39_N16
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1710 (
// Equation(s):
// \CPU_RISCV|regs|rf~1710_combout  = (\CPU_RISCV|RS1[1]~6_combout  & ((\CPU_RISCV|regs|rf~1707_combout  & (\CPU_RISCV|regs|rf~1709_combout )) # (!\CPU_RISCV|regs|rf~1707_combout  & ((\CPU_RISCV|regs|rf~1702_combout ))))) # (!\CPU_RISCV|RS1[1]~6_combout  & 
// (((\CPU_RISCV|regs|rf~1707_combout ))))

	.dataa(\CPU_RISCV|regs|rf~1709_combout ),
	.datab(\CPU_RISCV|RS1[1]~6_combout ),
	.datac(\CPU_RISCV|regs|rf~1707_combout ),
	.datad(\CPU_RISCV|regs|rf~1702_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1710_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1710 .lut_mask = 16'hBCB0;
defparam \CPU_RISCV|regs|rf~1710 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y39_N10
cycloneive_lcell_comb \CPU_RISCV|regs|rd1[25]~6 (
// Equation(s):
// \CPU_RISCV|regs|rd1[25]~6_combout  = (!\CPU_RISCV|regs|Equal0~1_combout  & ((\CPU_RISCV|RS1[4]~8_combout  & ((\CPU_RISCV|regs|rf~1710_combout ))) # (!\CPU_RISCV|RS1[4]~8_combout  & (\CPU_RISCV|regs|rf~1720_combout ))))

	.dataa(\CPU_RISCV|regs|Equal0~1_combout ),
	.datab(\CPU_RISCV|RS1[4]~8_combout ),
	.datac(\CPU_RISCV|regs|rf~1720_combout ),
	.datad(\CPU_RISCV|regs|rf~1710_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rd1[25]~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rd1[25]~6 .lut_mask = 16'h5410;
defparam \CPU_RISCV|regs|rd1[25]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N18
cycloneive_lcell_comb \CPU_RISCV|Add2~50 (
// Equation(s):
// \CPU_RISCV|Add2~50_combout  = (\CPU_RISCV|regs|rd1[25]~6_combout  & ((\CPU_RISCV|imm[25]~37_combout  & (\CPU_RISCV|Add2~49  & VCC)) # (!\CPU_RISCV|imm[25]~37_combout  & (!\CPU_RISCV|Add2~49 )))) # (!\CPU_RISCV|regs|rd1[25]~6_combout  & 
// ((\CPU_RISCV|imm[25]~37_combout  & (!\CPU_RISCV|Add2~49 )) # (!\CPU_RISCV|imm[25]~37_combout  & ((\CPU_RISCV|Add2~49 ) # (GND)))))
// \CPU_RISCV|Add2~51  = CARRY((\CPU_RISCV|regs|rd1[25]~6_combout  & (!\CPU_RISCV|imm[25]~37_combout  & !\CPU_RISCV|Add2~49 )) # (!\CPU_RISCV|regs|rd1[25]~6_combout  & ((!\CPU_RISCV|Add2~49 ) # (!\CPU_RISCV|imm[25]~37_combout ))))

	.dataa(\CPU_RISCV|regs|rd1[25]~6_combout ),
	.datab(\CPU_RISCV|imm[25]~37_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU_RISCV|Add2~49 ),
	.combout(\CPU_RISCV|Add2~50_combout ),
	.cout(\CPU_RISCV|Add2~51 ));
// synopsys translate_off
defparam \CPU_RISCV|Add2~50 .lut_mask = 16'h9617;
defparam \CPU_RISCV|Add2~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y36_N2
cycloneive_lcell_comb \CPU_RISCV|Add0~103 (
// Equation(s):
// \CPU_RISCV|Add0~103_combout  = (\CPU_RISCV|pc[21]~3_combout ) # ((\CPU_RISCV|is_jalr~0_combout  & ((\CPU_RISCV|Add2~50_combout ))) # (!\CPU_RISCV|is_jalr~0_combout  & (\CPU_RISCV|Add3~50_combout )))

	.dataa(\CPU_RISCV|Add3~50_combout ),
	.datab(\CPU_RISCV|is_jalr~0_combout ),
	.datac(\CPU_RISCV|pc[21]~3_combout ),
	.datad(\CPU_RISCV|Add2~50_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|Add0~103_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|Add0~103 .lut_mask = 16'hFEF2;
defparam \CPU_RISCV|Add0~103 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y36_N28
cycloneive_lcell_comb \CPU_RISCV|Add0~104 (
// Equation(s):
// \CPU_RISCV|Add0~104_combout  = (\CPU_RISCV|Add0~103_combout  & ((\CPU_RISCV|Add0~73_combout ) # (!\CPU_RISCV|pc[21]~3_combout )))

	.dataa(gnd),
	.datab(\CPU_RISCV|pc[21]~3_combout ),
	.datac(\CPU_RISCV|Add0~73_combout ),
	.datad(\CPU_RISCV|Add0~103_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|Add0~104_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|Add0~104 .lut_mask = 16'hF300;
defparam \CPU_RISCV|Add0~104 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y35_N10
cycloneive_lcell_comb \CPU_RISCV|Add0~105 (
// Equation(s):
// \CPU_RISCV|Add0~105_combout  = (\CPU_RISCV|pc[21]~1_combout  & ((\CPU_RISCV|pc[21]~2_combout  & (\CPU_RISCV|Add0~73_combout )) # (!\CPU_RISCV|pc[21]~2_combout  & ((\CPU_RISCV|Add0~104_combout ))))) # (!\CPU_RISCV|pc[21]~1_combout  & 
// (((\CPU_RISCV|Add0~104_combout ))))

	.dataa(\CPU_RISCV|pc[21]~1_combout ),
	.datab(\CPU_RISCV|Add0~73_combout ),
	.datac(\CPU_RISCV|pc[21]~2_combout ),
	.datad(\CPU_RISCV|Add0~104_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|Add0~105_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|Add0~105 .lut_mask = 16'hDF80;
defparam \CPU_RISCV|Add0~105 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y35_N11
dffeas \CPU_RISCV|pc[25] (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|Add0~105_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|pc [25]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|pc[25] .is_wysiwyg = "true";
defparam \CPU_RISCV|pc[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N18
cycloneive_lcell_comb \CPU_RISCV|Add0~75 (
// Equation(s):
// \CPU_RISCV|Add0~75_combout  = (\CPU_RISCV|pc [26] & (\CPU_RISCV|Add0~74  $ (GND))) # (!\CPU_RISCV|pc [26] & (!\CPU_RISCV|Add0~74  & VCC))
// \CPU_RISCV|Add0~76  = CARRY((\CPU_RISCV|pc [26] & !\CPU_RISCV|Add0~74 ))

	.dataa(gnd),
	.datab(\CPU_RISCV|pc [26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU_RISCV|Add0~74 ),
	.combout(\CPU_RISCV|Add0~75_combout ),
	.cout(\CPU_RISCV|Add0~76 ));
// synopsys translate_off
defparam \CPU_RISCV|Add0~75 .lut_mask = 16'hC30C;
defparam \CPU_RISCV|Add0~75 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N0
cycloneive_lcell_comb \CPU_RISCV|imm[26]~34 (
// Equation(s):
// \CPU_RISCV|imm[26]~34_combout  = (\CPU_RISCV|U_type~combout  & ((\CPU_RISCV|pc [10] & (\imem|RAM~192_combout )) # (!\CPU_RISCV|pc [10] & ((\imem|RAM~215_combout )))))

	.dataa(\imem|RAM~192_combout ),
	.datab(\CPU_RISCV|pc [10]),
	.datac(\CPU_RISCV|U_type~combout ),
	.datad(\imem|RAM~215_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|imm[26]~34_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|imm[26]~34 .lut_mask = 16'hB080;
defparam \CPU_RISCV|imm[26]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N28
cycloneive_lcell_comb \CPU_RISCV|imm[26]~35 (
// Equation(s):
// \CPU_RISCV|imm[26]~35_combout  = (\CPU_RISCV|imm[30]~26_combout  & (\imem|RAM~169_combout )) # (!\CPU_RISCV|imm[30]~26_combout  & (((\CPU_RISCV|imm[30]~24_combout ) # (\CPU_RISCV|imm[26]~34_combout ))))

	.dataa(\imem|RAM~169_combout ),
	.datab(\CPU_RISCV|imm[30]~24_combout ),
	.datac(\CPU_RISCV|imm[30]~26_combout ),
	.datad(\CPU_RISCV|imm[26]~34_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|imm[26]~35_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|imm[26]~35 .lut_mask = 16'hAFAC;
defparam \CPU_RISCV|imm[26]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N20
cycloneive_lcell_comb \CPU_RISCV|Add3~52 (
// Equation(s):
// \CPU_RISCV|Add3~52_combout  = ((\CPU_RISCV|imm[26]~35_combout  $ (\CPU_RISCV|pc [26] $ (!\CPU_RISCV|Add3~51 )))) # (GND)
// \CPU_RISCV|Add3~53  = CARRY((\CPU_RISCV|imm[26]~35_combout  & ((\CPU_RISCV|pc [26]) # (!\CPU_RISCV|Add3~51 ))) # (!\CPU_RISCV|imm[26]~35_combout  & (\CPU_RISCV|pc [26] & !\CPU_RISCV|Add3~51 )))

	.dataa(\CPU_RISCV|imm[26]~35_combout ),
	.datab(\CPU_RISCV|pc [26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU_RISCV|Add3~51 ),
	.combout(\CPU_RISCV|Add3~52_combout ),
	.cout(\CPU_RISCV|Add3~53 ));
// synopsys translate_off
defparam \CPU_RISCV|Add3~52 .lut_mask = 16'h698E;
defparam \CPU_RISCV|Add3~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X50_Y38_N31
dffeas \CPU_RISCV|regs|rf~506 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|comb~80_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~2752_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~506_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~506 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~506 .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y38_N5
dffeas \CPU_RISCV|regs|rf~442 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~80_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2749_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~442_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~442 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~442 .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y33_N17
dffeas \CPU_RISCV|regs|rf~410 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~80_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2751_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~410_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~410 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~410 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y33_N22
cycloneive_lcell_comb \CPU_RISCV|regs|rf~474feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~474feeder_combout  = \CPU_RISCV|comb~80_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_RISCV|comb~80_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~474feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~474feeder .lut_mask = 16'hF0F0;
defparam \CPU_RISCV|regs|rf~474feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y33_N23
dffeas \CPU_RISCV|regs|rf~474 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~474feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~2750_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~474_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~474 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~474 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y38_N10
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1698 (
// Equation(s):
// \CPU_RISCV|regs|rf~1698_combout  = (\CPU_RISCV|RS2[0]~9_combout  & (((\CPU_RISCV|RS2[1]~7_combout )))) # (!\CPU_RISCV|RS2[0]~9_combout  & ((\CPU_RISCV|RS2[1]~7_combout  & ((\CPU_RISCV|regs|rf~474_q ))) # (!\CPU_RISCV|RS2[1]~7_combout  & 
// (\CPU_RISCV|regs|rf~410_q ))))

	.dataa(\CPU_RISCV|RS2[0]~9_combout ),
	.datab(\CPU_RISCV|regs|rf~410_q ),
	.datac(\CPU_RISCV|regs|rf~474_q ),
	.datad(\CPU_RISCV|RS2[1]~7_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1698_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1698 .lut_mask = 16'hFA44;
defparam \CPU_RISCV|regs|rf~1698 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y38_N4
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1699 (
// Equation(s):
// \CPU_RISCV|regs|rf~1699_combout  = (\CPU_RISCV|RS2[0]~9_combout  & ((\CPU_RISCV|regs|rf~1698_combout  & (\CPU_RISCV|regs|rf~506_q )) # (!\CPU_RISCV|regs|rf~1698_combout  & ((\CPU_RISCV|regs|rf~442_q ))))) # (!\CPU_RISCV|RS2[0]~9_combout  & 
// (((\CPU_RISCV|regs|rf~1698_combout ))))

	.dataa(\CPU_RISCV|RS2[0]~9_combout ),
	.datab(\CPU_RISCV|regs|rf~506_q ),
	.datac(\CPU_RISCV|regs|rf~442_q ),
	.datad(\CPU_RISCV|regs|rf~1698_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1699_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1699 .lut_mask = 16'hDDA0;
defparam \CPU_RISCV|regs|rf~1699 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y35_N31
dffeas \CPU_RISCV|regs|rf~186 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~80_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2779_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~186_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~186 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~186 .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y34_N21
dffeas \CPU_RISCV|regs|rf~250 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~80_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2791_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~250_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~250 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~250 .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y35_N17
dffeas \CPU_RISCV|regs|rf~218 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~80_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2746_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~218_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~218 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~218 .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y34_N11
dffeas \CPU_RISCV|regs|rf~154 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~80_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2784_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~154_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~154 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~154 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y34_N10
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1693 (
// Equation(s):
// \CPU_RISCV|regs|rf~1693_combout  = (\CPU_RISCV|RS2[0]~9_combout  & (((\CPU_RISCV|RS2[1]~7_combout )))) # (!\CPU_RISCV|RS2[0]~9_combout  & ((\CPU_RISCV|RS2[1]~7_combout  & (\CPU_RISCV|regs|rf~218_q )) # (!\CPU_RISCV|RS2[1]~7_combout  & 
// ((\CPU_RISCV|regs|rf~154_q )))))

	.dataa(\CPU_RISCV|regs|rf~218_q ),
	.datab(\CPU_RISCV|RS2[0]~9_combout ),
	.datac(\CPU_RISCV|regs|rf~154_q ),
	.datad(\CPU_RISCV|RS2[1]~7_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1693_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1693 .lut_mask = 16'hEE30;
defparam \CPU_RISCV|regs|rf~1693 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y34_N20
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1694 (
// Equation(s):
// \CPU_RISCV|regs|rf~1694_combout  = (\CPU_RISCV|RS2[0]~9_combout  & ((\CPU_RISCV|regs|rf~1693_combout  & ((\CPU_RISCV|regs|rf~250_q ))) # (!\CPU_RISCV|regs|rf~1693_combout  & (\CPU_RISCV|regs|rf~186_q )))) # (!\CPU_RISCV|RS2[0]~9_combout  & 
// (((\CPU_RISCV|regs|rf~1693_combout ))))

	.dataa(\CPU_RISCV|regs|rf~186_q ),
	.datab(\CPU_RISCV|RS2[0]~9_combout ),
	.datac(\CPU_RISCV|regs|rf~250_q ),
	.datad(\CPU_RISCV|regs|rf~1693_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1694_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1694 .lut_mask = 16'hF388;
defparam \CPU_RISCV|regs|rf~1694 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y40_N27
dffeas \CPU_RISCV|regs|rf~122 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~80_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2793_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~122_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~122 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~122 .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y40_N23
dffeas \CPU_RISCV|regs|rf~90 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~80_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2747_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~90_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~90 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~90 .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y40_N1
dffeas \CPU_RISCV|regs|rf~26 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~80_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2748_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~26_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~26 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~26 .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y40_N29
dffeas \CPU_RISCV|regs|rf~58 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~80_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2781_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~58_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~58 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~58 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y40_N28
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1695 (
// Equation(s):
// \CPU_RISCV|regs|rf~1695_combout  = (\CPU_RISCV|RS2[1]~7_combout  & (((\CPU_RISCV|RS2[0]~9_combout )))) # (!\CPU_RISCV|RS2[1]~7_combout  & ((\CPU_RISCV|RS2[0]~9_combout  & ((\CPU_RISCV|regs|rf~58_q ))) # (!\CPU_RISCV|RS2[0]~9_combout  & 
// (\CPU_RISCV|regs|rf~26_q ))))

	.dataa(\CPU_RISCV|RS2[1]~7_combout ),
	.datab(\CPU_RISCV|regs|rf~26_q ),
	.datac(\CPU_RISCV|regs|rf~58_q ),
	.datad(\CPU_RISCV|RS2[0]~9_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1695_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1695 .lut_mask = 16'hFA44;
defparam \CPU_RISCV|regs|rf~1695 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y40_N22
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1696 (
// Equation(s):
// \CPU_RISCV|regs|rf~1696_combout  = (\CPU_RISCV|RS2[1]~7_combout  & ((\CPU_RISCV|regs|rf~1695_combout  & (\CPU_RISCV|regs|rf~122_q )) # (!\CPU_RISCV|regs|rf~1695_combout  & ((\CPU_RISCV|regs|rf~90_q ))))) # (!\CPU_RISCV|RS2[1]~7_combout  & 
// (((\CPU_RISCV|regs|rf~1695_combout ))))

	.dataa(\CPU_RISCV|RS2[1]~7_combout ),
	.datab(\CPU_RISCV|regs|rf~122_q ),
	.datac(\CPU_RISCV|regs|rf~90_q ),
	.datad(\CPU_RISCV|regs|rf~1695_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1696_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1696 .lut_mask = 16'hDDA0;
defparam \CPU_RISCV|regs|rf~1696 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y34_N30
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1697 (
// Equation(s):
// \CPU_RISCV|regs|rf~1697_combout  = (\CPU_RISCV|RS2[2]~3_combout  & ((\CPU_RISCV|regs|rf~1694_combout ) # ((\CPU_RISCV|RS2[3]~5_combout )))) # (!\CPU_RISCV|RS2[2]~3_combout  & (((!\CPU_RISCV|RS2[3]~5_combout  & \CPU_RISCV|regs|rf~1696_combout ))))

	.dataa(\CPU_RISCV|RS2[2]~3_combout ),
	.datab(\CPU_RISCV|regs|rf~1694_combout ),
	.datac(\CPU_RISCV|RS2[3]~5_combout ),
	.datad(\CPU_RISCV|regs|rf~1696_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1697_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1697 .lut_mask = 16'hADA8;
defparam \CPU_RISCV|regs|rf~1697 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y32_N5
dffeas \CPU_RISCV|regs|rf~282 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~80_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2745_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~282_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~282 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~282 .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y32_N27
dffeas \CPU_RISCV|regs|rf~314 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~80_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2744_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~314_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~314 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~314 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y32_N26
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1691 (
// Equation(s):
// \CPU_RISCV|regs|rf~1691_combout  = (\CPU_RISCV|RS2[0]~9_combout  & (((\CPU_RISCV|regs|rf~314_q ) # (\CPU_RISCV|RS2[1]~7_combout )))) # (!\CPU_RISCV|RS2[0]~9_combout  & (\CPU_RISCV|regs|rf~282_q  & ((!\CPU_RISCV|RS2[1]~7_combout ))))

	.dataa(\CPU_RISCV|regs|rf~282_q ),
	.datab(\CPU_RISCV|RS2[0]~9_combout ),
	.datac(\CPU_RISCV|regs|rf~314_q ),
	.datad(\CPU_RISCV|RS2[1]~7_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1691_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1691 .lut_mask = 16'hCCE2;
defparam \CPU_RISCV|regs|rf~1691 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y32_N19
dffeas \CPU_RISCV|regs|rf~378 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~80_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2789_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~378_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~378 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~378 .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y32_N5
dffeas \CPU_RISCV|regs|rf~346 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~80_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2743_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~346_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~346 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~346 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y32_N4
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1692 (
// Equation(s):
// \CPU_RISCV|regs|rf~1692_combout  = (\CPU_RISCV|regs|rf~1691_combout  & ((\CPU_RISCV|regs|rf~378_q ) # ((!\CPU_RISCV|RS2[1]~7_combout )))) # (!\CPU_RISCV|regs|rf~1691_combout  & (((\CPU_RISCV|regs|rf~346_q  & \CPU_RISCV|RS2[1]~7_combout ))))

	.dataa(\CPU_RISCV|regs|rf~1691_combout ),
	.datab(\CPU_RISCV|regs|rf~378_q ),
	.datac(\CPU_RISCV|regs|rf~346_q ),
	.datad(\CPU_RISCV|RS2[1]~7_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1692_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1692 .lut_mask = 16'hD8AA;
defparam \CPU_RISCV|regs|rf~1692 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y38_N18
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1700 (
// Equation(s):
// \CPU_RISCV|regs|rf~1700_combout  = (\CPU_RISCV|RS2[3]~5_combout  & ((\CPU_RISCV|regs|rf~1697_combout  & (\CPU_RISCV|regs|rf~1699_combout )) # (!\CPU_RISCV|regs|rf~1697_combout  & ((\CPU_RISCV|regs|rf~1692_combout ))))) # (!\CPU_RISCV|RS2[3]~5_combout  & 
// (((\CPU_RISCV|regs|rf~1697_combout ))))

	.dataa(\CPU_RISCV|RS2[3]~5_combout ),
	.datab(\CPU_RISCV|regs|rf~1699_combout ),
	.datac(\CPU_RISCV|regs|rf~1697_combout ),
	.datad(\CPU_RISCV|regs|rf~1692_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1700_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1700 .lut_mask = 16'hDAD0;
defparam \CPU_RISCV|regs|rf~1700 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y39_N3
dffeas \CPU_RISCV|regs|rf~1018 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~80_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2742_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~1018_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1018 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~1018 .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y39_N31
dffeas \CPU_RISCV|regs|rf~890 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~80_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2788_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~890_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~890 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~890 .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y39_N29
dffeas \CPU_RISCV|regs|rf~634 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~80_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2792_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~634_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~634 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~634 .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y39_N17
dffeas \CPU_RISCV|regs|rf~762 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~80_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2790_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~762_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~762 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~762 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y39_N16
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1688 (
// Equation(s):
// \CPU_RISCV|regs|rf~1688_combout  = (\CPU_RISCV|RS2[2]~3_combout  & (((\CPU_RISCV|regs|rf~762_q ) # (\CPU_RISCV|RS2[3]~5_combout )))) # (!\CPU_RISCV|RS2[2]~3_combout  & (\CPU_RISCV|regs|rf~634_q  & ((!\CPU_RISCV|RS2[3]~5_combout ))))

	.dataa(\CPU_RISCV|regs|rf~634_q ),
	.datab(\CPU_RISCV|RS2[2]~3_combout ),
	.datac(\CPU_RISCV|regs|rf~762_q ),
	.datad(\CPU_RISCV|RS2[3]~5_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1688_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1688 .lut_mask = 16'hCCE2;
defparam \CPU_RISCV|regs|rf~1688 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y39_N30
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1689 (
// Equation(s):
// \CPU_RISCV|regs|rf~1689_combout  = (\CPU_RISCV|RS2[3]~5_combout  & ((\CPU_RISCV|regs|rf~1688_combout  & (\CPU_RISCV|regs|rf~1018_q )) # (!\CPU_RISCV|regs|rf~1688_combout  & ((\CPU_RISCV|regs|rf~890_q ))))) # (!\CPU_RISCV|RS2[3]~5_combout  & 
// (((\CPU_RISCV|regs|rf~1688_combout ))))

	.dataa(\CPU_RISCV|regs|rf~1018_q ),
	.datab(\CPU_RISCV|RS2[3]~5_combout ),
	.datac(\CPU_RISCV|regs|rf~890_q ),
	.datad(\CPU_RISCV|regs|rf~1688_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1689_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1689 .lut_mask = 16'hBBC0;
defparam \CPU_RISCV|regs|rf~1689 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y33_N31
dffeas \CPU_RISCV|regs|rf~922 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~80_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2787_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~922_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~922 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~922 .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y33_N1
dffeas \CPU_RISCV|regs|rf~538 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~80_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2786_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~538_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~538 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~538 .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y32_N9
dffeas \CPU_RISCV|regs|rf~794 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~80_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2785_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~794_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~794 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~794 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y32_N8
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1685 (
// Equation(s):
// \CPU_RISCV|regs|rf~1685_combout  = (\CPU_RISCV|RS2[3]~5_combout  & (((\CPU_RISCV|regs|rf~794_q ) # (\CPU_RISCV|RS2[2]~3_combout )))) # (!\CPU_RISCV|RS2[3]~5_combout  & (\CPU_RISCV|regs|rf~538_q  & ((!\CPU_RISCV|RS2[2]~3_combout ))))

	.dataa(\CPU_RISCV|regs|rf~538_q ),
	.datab(\CPU_RISCV|RS2[3]~5_combout ),
	.datac(\CPU_RISCV|regs|rf~794_q ),
	.datad(\CPU_RISCV|RS2[2]~3_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1685_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1685 .lut_mask = 16'hCCE2;
defparam \CPU_RISCV|regs|rf~1685 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y32_N23
dffeas \CPU_RISCV|regs|rf~666 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~80_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2783_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~666_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~666 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~666 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y32_N22
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1686 (
// Equation(s):
// \CPU_RISCV|regs|rf~1686_combout  = (\CPU_RISCV|regs|rf~1685_combout  & ((\CPU_RISCV|regs|rf~922_q ) # ((!\CPU_RISCV|RS2[2]~3_combout )))) # (!\CPU_RISCV|regs|rf~1685_combout  & (((\CPU_RISCV|regs|rf~666_q  & \CPU_RISCV|RS2[2]~3_combout ))))

	.dataa(\CPU_RISCV|regs|rf~922_q ),
	.datab(\CPU_RISCV|regs|rf~1685_combout ),
	.datac(\CPU_RISCV|regs|rf~666_q ),
	.datad(\CPU_RISCV|RS2[2]~3_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1686_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1686 .lut_mask = 16'hB8CC;
defparam \CPU_RISCV|regs|rf~1686 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y35_N13
dffeas \CPU_RISCV|regs|rf~826 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~80_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2777_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~826_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~826 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~826 .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y35_N15
dffeas \CPU_RISCV|regs|rf~698 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~80_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2778_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~698_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~698 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~698 .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y38_N15
dffeas \CPU_RISCV|regs|rf~570 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~80_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2780_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~570_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~570 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~570 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y38_N14
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1683 (
// Equation(s):
// \CPU_RISCV|regs|rf~1683_combout  = (\CPU_RISCV|RS2[2]~3_combout  & ((\CPU_RISCV|regs|rf~698_q ) # ((\CPU_RISCV|RS2[3]~5_combout )))) # (!\CPU_RISCV|RS2[2]~3_combout  & (((\CPU_RISCV|regs|rf~570_q  & !\CPU_RISCV|RS2[3]~5_combout ))))

	.dataa(\CPU_RISCV|regs|rf~698_q ),
	.datab(\CPU_RISCV|RS2[2]~3_combout ),
	.datac(\CPU_RISCV|regs|rf~570_q ),
	.datad(\CPU_RISCV|RS2[3]~5_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1683_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1683 .lut_mask = 16'hCCB8;
defparam \CPU_RISCV|regs|rf~1683 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y38_N12
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1684 (
// Equation(s):
// \CPU_RISCV|regs|rf~1684_combout  = (\CPU_RISCV|regs|rf~1683_combout  & (((\CPU_RISCV|regs|rf~954_q ) # (!\CPU_RISCV|RS2[3]~5_combout )))) # (!\CPU_RISCV|regs|rf~1683_combout  & (\CPU_RISCV|regs|rf~826_q  & ((\CPU_RISCV|RS2[3]~5_combout ))))

	.dataa(\CPU_RISCV|regs|rf~826_q ),
	.datab(\CPU_RISCV|regs|rf~1683_combout ),
	.datac(\CPU_RISCV|regs|rf~954_q ),
	.datad(\CPU_RISCV|RS2[3]~5_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1684_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1684 .lut_mask = 16'hE2CC;
defparam \CPU_RISCV|regs|rf~1684 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y38_N22
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1687 (
// Equation(s):
// \CPU_RISCV|regs|rf~1687_combout  = (\CPU_RISCV|RS2[0]~9_combout  & ((\CPU_RISCV|RS2[1]~7_combout ) # ((\CPU_RISCV|regs|rf~1684_combout )))) # (!\CPU_RISCV|RS2[0]~9_combout  & (!\CPU_RISCV|RS2[1]~7_combout  & (\CPU_RISCV|regs|rf~1686_combout )))

	.dataa(\CPU_RISCV|RS2[0]~9_combout ),
	.datab(\CPU_RISCV|RS2[1]~7_combout ),
	.datac(\CPU_RISCV|regs|rf~1686_combout ),
	.datad(\CPU_RISCV|regs|rf~1684_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1687_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1687 .lut_mask = 16'hBA98;
defparam \CPU_RISCV|regs|rf~1687 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y34_N21
dffeas \CPU_RISCV|regs|rf~602 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~80_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2776_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~602_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~602 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~602 .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y39_N31
dffeas \CPU_RISCV|regs|rf~858 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~80_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2775_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~858_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~858 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~858 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y39_N30
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1681 (
// Equation(s):
// \CPU_RISCV|regs|rf~1681_combout  = (\CPU_RISCV|RS2[2]~3_combout  & (((\CPU_RISCV|RS2[3]~5_combout )))) # (!\CPU_RISCV|RS2[2]~3_combout  & ((\CPU_RISCV|RS2[3]~5_combout  & ((\CPU_RISCV|regs|rf~858_q ))) # (!\CPU_RISCV|RS2[3]~5_combout  & 
// (\CPU_RISCV|regs|rf~602_q ))))

	.dataa(\CPU_RISCV|regs|rf~602_q ),
	.datab(\CPU_RISCV|RS2[2]~3_combout ),
	.datac(\CPU_RISCV|regs|rf~858_q ),
	.datad(\CPU_RISCV|RS2[3]~5_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1681_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1681 .lut_mask = 16'hFC22;
defparam \CPU_RISCV|regs|rf~1681 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y34_N31
dffeas \CPU_RISCV|regs|rf~986 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~80_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2735_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~986_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~986 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~986 .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y38_N29
dffeas \CPU_RISCV|regs|rf~730 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~80_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2774_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~730_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~730 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~730 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y38_N26
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1682 (
// Equation(s):
// \CPU_RISCV|regs|rf~1682_combout  = (\CPU_RISCV|regs|rf~1681_combout  & ((\CPU_RISCV|regs|rf~986_q ) # ((!\CPU_RISCV|RS2[2]~3_combout )))) # (!\CPU_RISCV|regs|rf~1681_combout  & (((\CPU_RISCV|RS2[2]~3_combout  & \CPU_RISCV|regs|rf~730_q ))))

	.dataa(\CPU_RISCV|regs|rf~1681_combout ),
	.datab(\CPU_RISCV|regs|rf~986_q ),
	.datac(\CPU_RISCV|RS2[2]~3_combout ),
	.datad(\CPU_RISCV|regs|rf~730_q ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1682_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1682 .lut_mask = 16'hDA8A;
defparam \CPU_RISCV|regs|rf~1682 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y38_N20
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1690 (
// Equation(s):
// \CPU_RISCV|regs|rf~1690_combout  = (\CPU_RISCV|RS2[1]~7_combout  & ((\CPU_RISCV|regs|rf~1687_combout  & (\CPU_RISCV|regs|rf~1689_combout )) # (!\CPU_RISCV|regs|rf~1687_combout  & ((\CPU_RISCV|regs|rf~1682_combout ))))) # (!\CPU_RISCV|RS2[1]~7_combout  & 
// (((\CPU_RISCV|regs|rf~1687_combout ))))

	.dataa(\CPU_RISCV|RS2[1]~7_combout ),
	.datab(\CPU_RISCV|regs|rf~1689_combout ),
	.datac(\CPU_RISCV|regs|rf~1687_combout ),
	.datad(\CPU_RISCV|regs|rf~1682_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1690_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1690 .lut_mask = 16'hDAD0;
defparam \CPU_RISCV|regs|rf~1690 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y38_N4
cycloneive_lcell_comb \CPU_RISCV|regs|rd2[26]~6 (
// Equation(s):
// \CPU_RISCV|regs|rd2[26]~6_combout  = (!\CPU_RISCV|regs|Equal1~1_combout  & ((\CPU_RISCV|RS2[4]~10_combout  & ((\CPU_RISCV|regs|rf~1690_combout ))) # (!\CPU_RISCV|RS2[4]~10_combout  & (\CPU_RISCV|regs|rf~1700_combout ))))

	.dataa(\CPU_RISCV|regs|Equal1~1_combout ),
	.datab(\CPU_RISCV|regs|rf~1700_combout ),
	.datac(\CPU_RISCV|RS2[4]~10_combout ),
	.datad(\CPU_RISCV|regs|rf~1690_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rd2[26]~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rd2[26]~6 .lut_mask = 16'h5404;
defparam \CPU_RISCV|regs|rd2[26]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y34_N20
cycloneive_lcell_comb \CPU_RISCV|Add1~52 (
// Equation(s):
// \CPU_RISCV|Add1~52_combout  = ((\CPU_RISCV|regs|rd1[26]~5_combout  $ (\CPU_RISCV|regs|rd2[26]~6_combout  $ (!\CPU_RISCV|Add1~51 )))) # (GND)
// \CPU_RISCV|Add1~53  = CARRY((\CPU_RISCV|regs|rd1[26]~5_combout  & ((\CPU_RISCV|regs|rd2[26]~6_combout ) # (!\CPU_RISCV|Add1~51 ))) # (!\CPU_RISCV|regs|rd1[26]~5_combout  & (\CPU_RISCV|regs|rd2[26]~6_combout  & !\CPU_RISCV|Add1~51 )))

	.dataa(\CPU_RISCV|regs|rd1[26]~5_combout ),
	.datab(\CPU_RISCV|regs|rd2[26]~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU_RISCV|Add1~51 ),
	.combout(\CPU_RISCV|Add1~52_combout ),
	.cout(\CPU_RISCV|Add1~53 ));
// synopsys translate_off
defparam \CPU_RISCV|Add1~52 .lut_mask = 16'h698E;
defparam \CPU_RISCV|Add1~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y38_N4
cycloneive_lcell_comb \CPU_RISCV|comb~75 (
// Equation(s):
// \CPU_RISCV|comb~75_combout  = (\CPU_RISCV|comb~66_combout  & (\CPU_RISCV|comb~38_combout  & (\CPU_RISCV|Add2~52_combout ))) # (!\CPU_RISCV|comb~66_combout  & (!\CPU_RISCV|comb~38_combout  & ((\CPU_RISCV|Add1~52_combout ))))

	.dataa(\CPU_RISCV|comb~66_combout ),
	.datab(\CPU_RISCV|comb~38_combout ),
	.datac(\CPU_RISCV|Add2~52_combout ),
	.datad(\CPU_RISCV|Add1~52_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~75_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~75 .lut_mask = 16'h9180;
defparam \CPU_RISCV|comb~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y38_N30
cycloneive_lcell_comb \CPU_RISCV|Equal16~31 (
// Equation(s):
// \CPU_RISCV|Equal16~31_combout  = \CPU_RISCV|regs|rd2[26]~6_combout  $ (\CPU_RISCV|regs|rd1[26]~5_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_RISCV|regs|rd2[26]~6_combout ),
	.datad(\CPU_RISCV|regs|rd1[26]~5_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|Equal16~31_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|Equal16~31 .lut_mask = 16'h0FF0;
defparam \CPU_RISCV|Equal16~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y38_N14
cycloneive_lcell_comb \CPU_RISCV|ShiftLeft0~115 (
// Equation(s):
// \CPU_RISCV|ShiftLeft0~115_combout  = (!\CPU_RISCV|regs|Equal0~1_combout  & \CPU_RISCV|ShiftLeft0~40_combout )

	.dataa(\CPU_RISCV|regs|Equal0~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_RISCV|ShiftLeft0~40_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|ShiftLeft0~115_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|ShiftLeft0~115 .lut_mask = 16'h5500;
defparam \CPU_RISCV|ShiftLeft0~115 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y37_N4
cycloneive_lcell_comb \CPU_RISCV|ShiftLeft0~43 (
// Equation(s):
// \CPU_RISCV|ShiftLeft0~43_combout  = (\CPU_RISCV|ShiftLeft0~4_combout  & ((\CPU_RISCV|regs|rd1[26]~5_combout ) # ((\CPU_RISCV|comb~30_combout  & \CPU_RISCV|regs|rd1[25]~6_combout )))) # (!\CPU_RISCV|ShiftLeft0~4_combout  & (((\CPU_RISCV|comb~30_combout  & 
// \CPU_RISCV|regs|rd1[25]~6_combout ))))

	.dataa(\CPU_RISCV|ShiftLeft0~4_combout ),
	.datab(\CPU_RISCV|regs|rd1[26]~5_combout ),
	.datac(\CPU_RISCV|comb~30_combout ),
	.datad(\CPU_RISCV|regs|rd1[25]~6_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|ShiftLeft0~43_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|ShiftLeft0~43 .lut_mask = 16'hF888;
defparam \CPU_RISCV|ShiftLeft0~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y37_N10
cycloneive_lcell_comb \CPU_RISCV|ShiftLeft0~44 (
// Equation(s):
// \CPU_RISCV|ShiftLeft0~44_combout  = (\CPU_RISCV|ShiftLeft0~9_combout  & ((\CPU_RISCV|regs|rd1[24]~7_combout ) # ((\CPU_RISCV|ShiftLeft0~8_combout  & \CPU_RISCV|regs|rd1[23]~8_combout )))) # (!\CPU_RISCV|ShiftLeft0~9_combout  & 
// (((\CPU_RISCV|ShiftLeft0~8_combout  & \CPU_RISCV|regs|rd1[23]~8_combout ))))

	.dataa(\CPU_RISCV|ShiftLeft0~9_combout ),
	.datab(\CPU_RISCV|regs|rd1[24]~7_combout ),
	.datac(\CPU_RISCV|ShiftLeft0~8_combout ),
	.datad(\CPU_RISCV|regs|rd1[23]~8_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|ShiftLeft0~44_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|ShiftLeft0~44 .lut_mask = 16'hF888;
defparam \CPU_RISCV|ShiftLeft0~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y37_N28
cycloneive_lcell_comb \CPU_RISCV|ShiftLeft0~45 (
// Equation(s):
// \CPU_RISCV|ShiftLeft0~45_combout  = (\CPU_RISCV|ShiftLeft0~43_combout ) # (\CPU_RISCV|ShiftLeft0~44_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_RISCV|ShiftLeft0~43_combout ),
	.datad(\CPU_RISCV|ShiftLeft0~44_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|ShiftLeft0~45_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|ShiftLeft0~45 .lut_mask = 16'hFFF0;
defparam \CPU_RISCV|ShiftLeft0~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y38_N4
cycloneive_lcell_comb \CPU_RISCV|comb~76 (
// Equation(s):
// \CPU_RISCV|comb~76_combout  = (\CPU_RISCV|comb~69_combout  & (!\CPU_RISCV|comb~68_combout )) # (!\CPU_RISCV|comb~69_combout  & ((\CPU_RISCV|comb~68_combout  & (\CPU_RISCV|ShiftLeft0~45_combout )) # (!\CPU_RISCV|comb~68_combout  & 
// ((\CPU_RISCV|ShiftLeft0~116_combout )))))

	.dataa(\CPU_RISCV|comb~69_combout ),
	.datab(\CPU_RISCV|comb~68_combout ),
	.datac(\CPU_RISCV|ShiftLeft0~45_combout ),
	.datad(\CPU_RISCV|ShiftLeft0~116_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~76_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~76 .lut_mask = 16'h7362;
defparam \CPU_RISCV|comb~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y38_N2
cycloneive_lcell_comb \CPU_RISCV|comb~77 (
// Equation(s):
// \CPU_RISCV|comb~77_combout  = (\CPU_RISCV|comb~69_combout  & ((\CPU_RISCV|comb~76_combout  & ((\CPU_RISCV|ShiftLeft0~119_combout ))) # (!\CPU_RISCV|comb~76_combout  & (\CPU_RISCV|ShiftLeft0~115_combout )))) # (!\CPU_RISCV|comb~69_combout  & 
// (((\CPU_RISCV|comb~76_combout ))))

	.dataa(\CPU_RISCV|comb~69_combout ),
	.datab(\CPU_RISCV|ShiftLeft0~115_combout ),
	.datac(\CPU_RISCV|comb~76_combout ),
	.datad(\CPU_RISCV|ShiftLeft0~119_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~77_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~77 .lut_mask = 16'hF858;
defparam \CPU_RISCV|comb~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y38_N20
cycloneive_lcell_comb \CPU_RISCV|comb~78 (
// Equation(s):
// \CPU_RISCV|comb~78_combout  = (\CPU_RISCV|comb~27_combout  & (((\CPU_RISCV|comb~50_combout )))) # (!\CPU_RISCV|comb~27_combout  & ((\CPU_RISCV|comb~50_combout  & ((\CPU_RISCV|comb~77_combout ))) # (!\CPU_RISCV|comb~50_combout  & 
// (\CPU_RISCV|Add3~52_combout ))))

	.dataa(\CPU_RISCV|Add3~52_combout ),
	.datab(\CPU_RISCV|comb~27_combout ),
	.datac(\CPU_RISCV|comb~50_combout ),
	.datad(\CPU_RISCV|comb~77_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~78_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~78 .lut_mask = 16'hF2C2;
defparam \CPU_RISCV|comb~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y38_N2
cycloneive_lcell_comb \CPU_RISCV|comb~79 (
// Equation(s):
// \CPU_RISCV|comb~79_combout  = (\CPU_RISCV|comb~210_combout  & ((\CPU_RISCV|comb~78_combout  & (\CPU_RISCV|imm[26]~35_combout )) # (!\CPU_RISCV|comb~78_combout  & ((\CPU_RISCV|Equal16~31_combout ))))) # (!\CPU_RISCV|comb~210_combout  & 
// (((\CPU_RISCV|comb~78_combout ))))

	.dataa(\CPU_RISCV|comb~210_combout ),
	.datab(\CPU_RISCV|imm[26]~35_combout ),
	.datac(\CPU_RISCV|Equal16~31_combout ),
	.datad(\CPU_RISCV|comb~78_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~79_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~79 .lut_mask = 16'hDDA0;
defparam \CPU_RISCV|comb~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y38_N30
cycloneive_lcell_comb \CPU_RISCV|comb~80 (
// Equation(s):
// \CPU_RISCV|comb~80_combout  = (\CPU_RISCV|comb~75_combout ) # ((!\CPU_RISCV|comb~66_combout  & (\CPU_RISCV|comb~38_combout  & \CPU_RISCV|comb~79_combout )))

	.dataa(\CPU_RISCV|comb~66_combout ),
	.datab(\CPU_RISCV|comb~38_combout ),
	.datac(\CPU_RISCV|comb~75_combout ),
	.datad(\CPU_RISCV|comb~79_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~80_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~80 .lut_mask = 16'hF4F0;
defparam \CPU_RISCV|comb~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y38_N13
dffeas \CPU_RISCV|regs|rf~954 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~80_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2782_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~954_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~954 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~954 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y35_N12
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1661 (
// Equation(s):
// \CPU_RISCV|regs|rf~1661_combout  = (\CPU_RISCV|RS1[3]~5_combout  & (((\CPU_RISCV|regs|rf~826_q ) # (\CPU_RISCV|RS1[2]~4_combout )))) # (!\CPU_RISCV|RS1[3]~5_combout  & (\CPU_RISCV|regs|rf~570_q  & ((!\CPU_RISCV|RS1[2]~4_combout ))))

	.dataa(\CPU_RISCV|regs|rf~570_q ),
	.datab(\CPU_RISCV|RS1[3]~5_combout ),
	.datac(\CPU_RISCV|regs|rf~826_q ),
	.datad(\CPU_RISCV|RS1[2]~4_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1661_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1661 .lut_mask = 16'hCCE2;
defparam \CPU_RISCV|regs|rf~1661 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y35_N14
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1662 (
// Equation(s):
// \CPU_RISCV|regs|rf~1662_combout  = (\CPU_RISCV|RS1[2]~4_combout  & ((\CPU_RISCV|regs|rf~1661_combout  & (\CPU_RISCV|regs|rf~954_q )) # (!\CPU_RISCV|regs|rf~1661_combout  & ((\CPU_RISCV|regs|rf~698_q ))))) # (!\CPU_RISCV|RS1[2]~4_combout  & 
// (((\CPU_RISCV|regs|rf~1661_combout ))))

	.dataa(\CPU_RISCV|regs|rf~954_q ),
	.datab(\CPU_RISCV|RS1[2]~4_combout ),
	.datac(\CPU_RISCV|regs|rf~698_q ),
	.datad(\CPU_RISCV|regs|rf~1661_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1662_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1662 .lut_mask = 16'hBBC0;
defparam \CPU_RISCV|regs|rf~1662 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y33_N0
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1665 (
// Equation(s):
// \CPU_RISCV|regs|rf~1665_combout  = (\CPU_RISCV|RS1[2]~4_combout  & ((\CPU_RISCV|regs|rf~666_q ) # ((\CPU_RISCV|RS1[3]~5_combout )))) # (!\CPU_RISCV|RS1[2]~4_combout  & (((\CPU_RISCV|regs|rf~538_q  & !\CPU_RISCV|RS1[3]~5_combout ))))

	.dataa(\CPU_RISCV|RS1[2]~4_combout ),
	.datab(\CPU_RISCV|regs|rf~666_q ),
	.datac(\CPU_RISCV|regs|rf~538_q ),
	.datad(\CPU_RISCV|RS1[3]~5_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1665_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1665 .lut_mask = 16'hAAD8;
defparam \CPU_RISCV|regs|rf~1665 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y33_N30
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1666 (
// Equation(s):
// \CPU_RISCV|regs|rf~1666_combout  = (\CPU_RISCV|RS1[3]~5_combout  & ((\CPU_RISCV|regs|rf~1665_combout  & ((\CPU_RISCV|regs|rf~922_q ))) # (!\CPU_RISCV|regs|rf~1665_combout  & (\CPU_RISCV|regs|rf~794_q )))) # (!\CPU_RISCV|RS1[3]~5_combout  & 
// (((\CPU_RISCV|regs|rf~1665_combout ))))

	.dataa(\CPU_RISCV|regs|rf~794_q ),
	.datab(\CPU_RISCV|RS1[3]~5_combout ),
	.datac(\CPU_RISCV|regs|rf~922_q ),
	.datad(\CPU_RISCV|regs|rf~1665_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1666_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1666 .lut_mask = 16'hF388;
defparam \CPU_RISCV|regs|rf~1666 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y34_N20
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1663 (
// Equation(s):
// \CPU_RISCV|regs|rf~1663_combout  = (\CPU_RISCV|RS1[2]~4_combout  & ((\CPU_RISCV|regs|rf~730_q ) # ((\CPU_RISCV|RS1[3]~5_combout )))) # (!\CPU_RISCV|RS1[2]~4_combout  & (((\CPU_RISCV|regs|rf~602_q  & !\CPU_RISCV|RS1[3]~5_combout ))))

	.dataa(\CPU_RISCV|regs|rf~730_q ),
	.datab(\CPU_RISCV|RS1[2]~4_combout ),
	.datac(\CPU_RISCV|regs|rf~602_q ),
	.datad(\CPU_RISCV|RS1[3]~5_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1663_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1663 .lut_mask = 16'hCCB8;
defparam \CPU_RISCV|regs|rf~1663 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y34_N30
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1664 (
// Equation(s):
// \CPU_RISCV|regs|rf~1664_combout  = (\CPU_RISCV|RS1[3]~5_combout  & ((\CPU_RISCV|regs|rf~1663_combout  & ((\CPU_RISCV|regs|rf~986_q ))) # (!\CPU_RISCV|regs|rf~1663_combout  & (\CPU_RISCV|regs|rf~858_q )))) # (!\CPU_RISCV|RS1[3]~5_combout  & 
// (((\CPU_RISCV|regs|rf~1663_combout ))))

	.dataa(\CPU_RISCV|regs|rf~858_q ),
	.datab(\CPU_RISCV|RS1[3]~5_combout ),
	.datac(\CPU_RISCV|regs|rf~986_q ),
	.datad(\CPU_RISCV|regs|rf~1663_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1664_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1664 .lut_mask = 16'hF388;
defparam \CPU_RISCV|regs|rf~1664 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y33_N4
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1667 (
// Equation(s):
// \CPU_RISCV|regs|rf~1667_combout  = (\CPU_RISCV|RS1[1]~6_combout  & ((\CPU_RISCV|RS1[0]~7_combout ) # ((\CPU_RISCV|regs|rf~1664_combout )))) # (!\CPU_RISCV|RS1[1]~6_combout  & (!\CPU_RISCV|RS1[0]~7_combout  & (\CPU_RISCV|regs|rf~1666_combout )))

	.dataa(\CPU_RISCV|RS1[1]~6_combout ),
	.datab(\CPU_RISCV|RS1[0]~7_combout ),
	.datac(\CPU_RISCV|regs|rf~1666_combout ),
	.datad(\CPU_RISCV|regs|rf~1664_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1667_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1667 .lut_mask = 16'hBA98;
defparam \CPU_RISCV|regs|rf~1667 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y39_N28
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1668 (
// Equation(s):
// \CPU_RISCV|regs|rf~1668_combout  = (\CPU_RISCV|RS1[2]~4_combout  & (((\CPU_RISCV|RS1[3]~5_combout )))) # (!\CPU_RISCV|RS1[2]~4_combout  & ((\CPU_RISCV|RS1[3]~5_combout  & (\CPU_RISCV|regs|rf~890_q )) # (!\CPU_RISCV|RS1[3]~5_combout  & 
// ((\CPU_RISCV|regs|rf~634_q )))))

	.dataa(\CPU_RISCV|RS1[2]~4_combout ),
	.datab(\CPU_RISCV|regs|rf~890_q ),
	.datac(\CPU_RISCV|regs|rf~634_q ),
	.datad(\CPU_RISCV|RS1[3]~5_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1668_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1668 .lut_mask = 16'hEE50;
defparam \CPU_RISCV|regs|rf~1668 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y39_N2
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1669 (
// Equation(s):
// \CPU_RISCV|regs|rf~1669_combout  = (\CPU_RISCV|RS1[2]~4_combout  & ((\CPU_RISCV|regs|rf~1668_combout  & ((\CPU_RISCV|regs|rf~1018_q ))) # (!\CPU_RISCV|regs|rf~1668_combout  & (\CPU_RISCV|regs|rf~762_q )))) # (!\CPU_RISCV|RS1[2]~4_combout  & 
// (((\CPU_RISCV|regs|rf~1668_combout ))))

	.dataa(\CPU_RISCV|regs|rf~762_q ),
	.datab(\CPU_RISCV|RS1[2]~4_combout ),
	.datac(\CPU_RISCV|regs|rf~1018_q ),
	.datad(\CPU_RISCV|regs|rf~1668_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1669_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1669 .lut_mask = 16'hF388;
defparam \CPU_RISCV|regs|rf~1669 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y33_N14
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1670 (
// Equation(s):
// \CPU_RISCV|regs|rf~1670_combout  = (\CPU_RISCV|RS1[0]~7_combout  & ((\CPU_RISCV|regs|rf~1667_combout  & ((\CPU_RISCV|regs|rf~1669_combout ))) # (!\CPU_RISCV|regs|rf~1667_combout  & (\CPU_RISCV|regs|rf~1662_combout )))) # (!\CPU_RISCV|RS1[0]~7_combout  & 
// (((\CPU_RISCV|regs|rf~1667_combout ))))

	.dataa(\CPU_RISCV|regs|rf~1662_combout ),
	.datab(\CPU_RISCV|RS1[0]~7_combout ),
	.datac(\CPU_RISCV|regs|rf~1667_combout ),
	.datad(\CPU_RISCV|regs|rf~1669_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1670_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1670 .lut_mask = 16'hF838;
defparam \CPU_RISCV|regs|rf~1670 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y35_N30
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1671 (
// Equation(s):
// \CPU_RISCV|regs|rf~1671_combout  = (\CPU_RISCV|RS1[1]~6_combout  & (((\CPU_RISCV|RS1[0]~7_combout )))) # (!\CPU_RISCV|RS1[1]~6_combout  & ((\CPU_RISCV|RS1[0]~7_combout  & ((\CPU_RISCV|regs|rf~186_q ))) # (!\CPU_RISCV|RS1[0]~7_combout  & 
// (\CPU_RISCV|regs|rf~154_q ))))

	.dataa(\CPU_RISCV|RS1[1]~6_combout ),
	.datab(\CPU_RISCV|regs|rf~154_q ),
	.datac(\CPU_RISCV|regs|rf~186_q ),
	.datad(\CPU_RISCV|RS1[0]~7_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1671_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1671 .lut_mask = 16'hFA44;
defparam \CPU_RISCV|regs|rf~1671 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y35_N16
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1672 (
// Equation(s):
// \CPU_RISCV|regs|rf~1672_combout  = (\CPU_RISCV|regs|rf~1671_combout  & ((\CPU_RISCV|regs|rf~250_q ) # ((!\CPU_RISCV|RS1[1]~6_combout )))) # (!\CPU_RISCV|regs|rf~1671_combout  & (((\CPU_RISCV|regs|rf~218_q  & \CPU_RISCV|RS1[1]~6_combout ))))

	.dataa(\CPU_RISCV|regs|rf~1671_combout ),
	.datab(\CPU_RISCV|regs|rf~250_q ),
	.datac(\CPU_RISCV|regs|rf~218_q ),
	.datad(\CPU_RISCV|RS1[1]~6_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1672_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1672 .lut_mask = 16'hD8AA;
defparam \CPU_RISCV|regs|rf~1672 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y32_N4
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1673 (
// Equation(s):
// \CPU_RISCV|regs|rf~1673_combout  = (\CPU_RISCV|RS1[0]~7_combout  & (((\CPU_RISCV|RS1[1]~6_combout )))) # (!\CPU_RISCV|RS1[0]~7_combout  & ((\CPU_RISCV|RS1[1]~6_combout  & (\CPU_RISCV|regs|rf~346_q )) # (!\CPU_RISCV|RS1[1]~6_combout  & 
// ((\CPU_RISCV|regs|rf~282_q )))))

	.dataa(\CPU_RISCV|RS1[0]~7_combout ),
	.datab(\CPU_RISCV|regs|rf~346_q ),
	.datac(\CPU_RISCV|regs|rf~282_q ),
	.datad(\CPU_RISCV|RS1[1]~6_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1673_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1673 .lut_mask = 16'hEE50;
defparam \CPU_RISCV|regs|rf~1673 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y32_N18
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1674 (
// Equation(s):
// \CPU_RISCV|regs|rf~1674_combout  = (\CPU_RISCV|regs|rf~1673_combout  & (((\CPU_RISCV|regs|rf~378_q ) # (!\CPU_RISCV|RS1[0]~7_combout )))) # (!\CPU_RISCV|regs|rf~1673_combout  & (\CPU_RISCV|regs|rf~314_q  & ((\CPU_RISCV|RS1[0]~7_combout ))))

	.dataa(\CPU_RISCV|regs|rf~314_q ),
	.datab(\CPU_RISCV|regs|rf~1673_combout ),
	.datac(\CPU_RISCV|regs|rf~378_q ),
	.datad(\CPU_RISCV|RS1[0]~7_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1674_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1674 .lut_mask = 16'hE2CC;
defparam \CPU_RISCV|regs|rf~1674 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y40_N0
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1675 (
// Equation(s):
// \CPU_RISCV|regs|rf~1675_combout  = (\CPU_RISCV|RS1[0]~7_combout  & (((\CPU_RISCV|RS1[1]~6_combout )))) # (!\CPU_RISCV|RS1[0]~7_combout  & ((\CPU_RISCV|RS1[1]~6_combout  & (\CPU_RISCV|regs|rf~90_q )) # (!\CPU_RISCV|RS1[1]~6_combout  & 
// ((\CPU_RISCV|regs|rf~26_q )))))

	.dataa(\CPU_RISCV|regs|rf~90_q ),
	.datab(\CPU_RISCV|RS1[0]~7_combout ),
	.datac(\CPU_RISCV|regs|rf~26_q ),
	.datad(\CPU_RISCV|RS1[1]~6_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1675_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1675 .lut_mask = 16'hEE30;
defparam \CPU_RISCV|regs|rf~1675 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y40_N26
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1676 (
// Equation(s):
// \CPU_RISCV|regs|rf~1676_combout  = (\CPU_RISCV|RS1[0]~7_combout  & ((\CPU_RISCV|regs|rf~1675_combout  & ((\CPU_RISCV|regs|rf~122_q ))) # (!\CPU_RISCV|regs|rf~1675_combout  & (\CPU_RISCV|regs|rf~58_q )))) # (!\CPU_RISCV|RS1[0]~7_combout  & 
// (((\CPU_RISCV|regs|rf~1675_combout ))))

	.dataa(\CPU_RISCV|regs|rf~58_q ),
	.datab(\CPU_RISCV|RS1[0]~7_combout ),
	.datac(\CPU_RISCV|regs|rf~122_q ),
	.datad(\CPU_RISCV|regs|rf~1675_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1676_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1676 .lut_mask = 16'hF388;
defparam \CPU_RISCV|regs|rf~1676 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y33_N8
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1677 (
// Equation(s):
// \CPU_RISCV|regs|rf~1677_combout  = (\CPU_RISCV|RS1[2]~4_combout  & (\CPU_RISCV|RS1[3]~5_combout )) # (!\CPU_RISCV|RS1[2]~4_combout  & ((\CPU_RISCV|RS1[3]~5_combout  & (\CPU_RISCV|regs|rf~1674_combout )) # (!\CPU_RISCV|RS1[3]~5_combout  & 
// ((\CPU_RISCV|regs|rf~1676_combout )))))

	.dataa(\CPU_RISCV|RS1[2]~4_combout ),
	.datab(\CPU_RISCV|RS1[3]~5_combout ),
	.datac(\CPU_RISCV|regs|rf~1674_combout ),
	.datad(\CPU_RISCV|regs|rf~1676_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1677_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1677 .lut_mask = 16'hD9C8;
defparam \CPU_RISCV|regs|rf~1677 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y33_N16
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1678 (
// Equation(s):
// \CPU_RISCV|regs|rf~1678_combout  = (\CPU_RISCV|RS1[0]~7_combout  & ((\CPU_RISCV|regs|rf~442_q ) # ((\CPU_RISCV|RS1[1]~6_combout )))) # (!\CPU_RISCV|RS1[0]~7_combout  & (((\CPU_RISCV|regs|rf~410_q  & !\CPU_RISCV|RS1[1]~6_combout ))))

	.dataa(\CPU_RISCV|RS1[0]~7_combout ),
	.datab(\CPU_RISCV|regs|rf~442_q ),
	.datac(\CPU_RISCV|regs|rf~410_q ),
	.datad(\CPU_RISCV|RS1[1]~6_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1678_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1678 .lut_mask = 16'hAAD8;
defparam \CPU_RISCV|regs|rf~1678 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y33_N26
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1679 (
// Equation(s):
// \CPU_RISCV|regs|rf~1679_combout  = (\CPU_RISCV|RS1[1]~6_combout  & ((\CPU_RISCV|regs|rf~1678_combout  & (\CPU_RISCV|regs|rf~506_q )) # (!\CPU_RISCV|regs|rf~1678_combout  & ((\CPU_RISCV|regs|rf~474_q ))))) # (!\CPU_RISCV|RS1[1]~6_combout  & 
// (((\CPU_RISCV|regs|rf~1678_combout ))))

	.dataa(\CPU_RISCV|regs|rf~506_q ),
	.datab(\CPU_RISCV|RS1[1]~6_combout ),
	.datac(\CPU_RISCV|regs|rf~474_q ),
	.datad(\CPU_RISCV|regs|rf~1678_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1679_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1679 .lut_mask = 16'hBBC0;
defparam \CPU_RISCV|regs|rf~1679 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y33_N18
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1680 (
// Equation(s):
// \CPU_RISCV|regs|rf~1680_combout  = (\CPU_RISCV|RS1[2]~4_combout  & ((\CPU_RISCV|regs|rf~1677_combout  & ((\CPU_RISCV|regs|rf~1679_combout ))) # (!\CPU_RISCV|regs|rf~1677_combout  & (\CPU_RISCV|regs|rf~1672_combout )))) # (!\CPU_RISCV|RS1[2]~4_combout  & 
// (((\CPU_RISCV|regs|rf~1677_combout ))))

	.dataa(\CPU_RISCV|RS1[2]~4_combout ),
	.datab(\CPU_RISCV|regs|rf~1672_combout ),
	.datac(\CPU_RISCV|regs|rf~1677_combout ),
	.datad(\CPU_RISCV|regs|rf~1679_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1680_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1680 .lut_mask = 16'hF858;
defparam \CPU_RISCV|regs|rf~1680 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y33_N28
cycloneive_lcell_comb \CPU_RISCV|regs|rd1[26]~5 (
// Equation(s):
// \CPU_RISCV|regs|rd1[26]~5_combout  = (!\CPU_RISCV|regs|Equal0~1_combout  & ((\CPU_RISCV|RS1[4]~8_combout  & (\CPU_RISCV|regs|rf~1670_combout )) # (!\CPU_RISCV|RS1[4]~8_combout  & ((\CPU_RISCV|regs|rf~1680_combout )))))

	.dataa(\CPU_RISCV|RS1[4]~8_combout ),
	.datab(\CPU_RISCV|regs|Equal0~1_combout ),
	.datac(\CPU_RISCV|regs|rf~1670_combout ),
	.datad(\CPU_RISCV|regs|rf~1680_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rd1[26]~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rd1[26]~5 .lut_mask = 16'h3120;
defparam \CPU_RISCV|regs|rd1[26]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N20
cycloneive_lcell_comb \CPU_RISCV|Add2~52 (
// Equation(s):
// \CPU_RISCV|Add2~52_combout  = ((\CPU_RISCV|regs|rd1[26]~5_combout  $ (\CPU_RISCV|imm[26]~35_combout  $ (!\CPU_RISCV|Add2~51 )))) # (GND)
// \CPU_RISCV|Add2~53  = CARRY((\CPU_RISCV|regs|rd1[26]~5_combout  & ((\CPU_RISCV|imm[26]~35_combout ) # (!\CPU_RISCV|Add2~51 ))) # (!\CPU_RISCV|regs|rd1[26]~5_combout  & (\CPU_RISCV|imm[26]~35_combout  & !\CPU_RISCV|Add2~51 )))

	.dataa(\CPU_RISCV|regs|rd1[26]~5_combout ),
	.datab(\CPU_RISCV|imm[26]~35_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU_RISCV|Add2~51 ),
	.combout(\CPU_RISCV|Add2~52_combout ),
	.cout(\CPU_RISCV|Add2~53 ));
// synopsys translate_off
defparam \CPU_RISCV|Add2~52 .lut_mask = 16'h698E;
defparam \CPU_RISCV|Add2~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y39_N6
cycloneive_lcell_comb \CPU_RISCV|Add0~100 (
// Equation(s):
// \CPU_RISCV|Add0~100_combout  = (\CPU_RISCV|pc[21]~3_combout ) # ((\CPU_RISCV|is_jalr~0_combout  & ((\CPU_RISCV|Add2~52_combout ))) # (!\CPU_RISCV|is_jalr~0_combout  & (\CPU_RISCV|Add3~52_combout )))

	.dataa(\CPU_RISCV|is_jalr~0_combout ),
	.datab(\CPU_RISCV|pc[21]~3_combout ),
	.datac(\CPU_RISCV|Add3~52_combout ),
	.datad(\CPU_RISCV|Add2~52_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|Add0~100_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|Add0~100 .lut_mask = 16'hFEDC;
defparam \CPU_RISCV|Add0~100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y39_N24
cycloneive_lcell_comb \CPU_RISCV|Add0~101 (
// Equation(s):
// \CPU_RISCV|Add0~101_combout  = (\CPU_RISCV|Add0~100_combout  & ((\CPU_RISCV|Add0~75_combout ) # (!\CPU_RISCV|pc[21]~3_combout )))

	.dataa(gnd),
	.datab(\CPU_RISCV|pc[21]~3_combout ),
	.datac(\CPU_RISCV|Add0~75_combout ),
	.datad(\CPU_RISCV|Add0~100_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|Add0~101_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|Add0~101 .lut_mask = 16'hF300;
defparam \CPU_RISCV|Add0~101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y39_N16
cycloneive_lcell_comb \CPU_RISCV|Add0~102 (
// Equation(s):
// \CPU_RISCV|Add0~102_combout  = (\CPU_RISCV|pc[21]~1_combout  & ((\CPU_RISCV|pc[21]~2_combout  & (\CPU_RISCV|Add0~75_combout )) # (!\CPU_RISCV|pc[21]~2_combout  & ((\CPU_RISCV|Add0~101_combout ))))) # (!\CPU_RISCV|pc[21]~1_combout  & 
// (((\CPU_RISCV|Add0~101_combout ))))

	.dataa(\CPU_RISCV|pc[21]~1_combout ),
	.datab(\CPU_RISCV|pc[21]~2_combout ),
	.datac(\CPU_RISCV|Add0~75_combout ),
	.datad(\CPU_RISCV|Add0~101_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|Add0~102_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|Add0~102 .lut_mask = 16'hF780;
defparam \CPU_RISCV|Add0~102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y39_N17
dffeas \CPU_RISCV|pc[26] (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|Add0~102_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|pc [26]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|pc[26] .is_wysiwyg = "true";
defparam \CPU_RISCV|pc[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N20
cycloneive_lcell_comb \CPU_RISCV|Add0~77 (
// Equation(s):
// \CPU_RISCV|Add0~77_combout  = (\CPU_RISCV|pc [27] & (!\CPU_RISCV|Add0~76 )) # (!\CPU_RISCV|pc [27] & ((\CPU_RISCV|Add0~76 ) # (GND)))
// \CPU_RISCV|Add0~78  = CARRY((!\CPU_RISCV|Add0~76 ) # (!\CPU_RISCV|pc [27]))

	.dataa(gnd),
	.datab(\CPU_RISCV|pc [27]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU_RISCV|Add0~76 ),
	.combout(\CPU_RISCV|Add0~77_combout ),
	.cout(\CPU_RISCV|Add0~78 ));
// synopsys translate_off
defparam \CPU_RISCV|Add0~77 .lut_mask = 16'h3C3F;
defparam \CPU_RISCV|Add0~77 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N12
cycloneive_lcell_comb \CPU_RISCV|imm[27]~32 (
// Equation(s):
// \CPU_RISCV|imm[27]~32_combout  = (\CPU_RISCV|U_type~combout  & ((\CPU_RISCV|pc [10] & (\imem|RAM~239_combout )) # (!\CPU_RISCV|pc [10] & ((\imem|RAM~255_combout )))))

	.dataa(\CPU_RISCV|U_type~combout ),
	.datab(\CPU_RISCV|pc [10]),
	.datac(\imem|RAM~239_combout ),
	.datad(\imem|RAM~255_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|imm[27]~32_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|imm[27]~32 .lut_mask = 16'hA280;
defparam \CPU_RISCV|imm[27]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N2
cycloneive_lcell_comb \CPU_RISCV|imm[27]~33 (
// Equation(s):
// \CPU_RISCV|imm[27]~33_combout  = (\CPU_RISCV|imm[30]~26_combout  & (((\imem|RAM~169_combout )))) # (!\CPU_RISCV|imm[30]~26_combout  & ((\CPU_RISCV|imm[27]~32_combout ) # ((\CPU_RISCV|imm[30]~24_combout ))))

	.dataa(\CPU_RISCV|imm[27]~32_combout ),
	.datab(\imem|RAM~169_combout ),
	.datac(\CPU_RISCV|imm[30]~26_combout ),
	.datad(\CPU_RISCV|imm[30]~24_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|imm[27]~33_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|imm[27]~33 .lut_mask = 16'hCFCA;
defparam \CPU_RISCV|imm[27]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N22
cycloneive_lcell_comb \CPU_RISCV|Add3~54 (
// Equation(s):
// \CPU_RISCV|Add3~54_combout  = (\CPU_RISCV|pc [27] & ((\CPU_RISCV|imm[27]~33_combout  & (\CPU_RISCV|Add3~53  & VCC)) # (!\CPU_RISCV|imm[27]~33_combout  & (!\CPU_RISCV|Add3~53 )))) # (!\CPU_RISCV|pc [27] & ((\CPU_RISCV|imm[27]~33_combout  & 
// (!\CPU_RISCV|Add3~53 )) # (!\CPU_RISCV|imm[27]~33_combout  & ((\CPU_RISCV|Add3~53 ) # (GND)))))
// \CPU_RISCV|Add3~55  = CARRY((\CPU_RISCV|pc [27] & (!\CPU_RISCV|imm[27]~33_combout  & !\CPU_RISCV|Add3~53 )) # (!\CPU_RISCV|pc [27] & ((!\CPU_RISCV|Add3~53 ) # (!\CPU_RISCV|imm[27]~33_combout ))))

	.dataa(\CPU_RISCV|pc [27]),
	.datab(\CPU_RISCV|imm[27]~33_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU_RISCV|Add3~53 ),
	.combout(\CPU_RISCV|Add3~54_combout ),
	.cout(\CPU_RISCV|Add3~55 ));
// synopsys translate_off
defparam \CPU_RISCV|Add3~54 .lut_mask = 16'h9617;
defparam \CPU_RISCV|Add3~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X49_Y36_N21
dffeas \CPU_RISCV|regs|rf~507 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|comb~74_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~2752_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~507_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~507 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~507 .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y34_N3
dffeas \CPU_RISCV|regs|rf~475 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~74_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2750_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~475_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~475 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~475 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y36_N6
cycloneive_lcell_comb \CPU_RISCV|regs|rf~411feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~411feeder_combout  = \CPU_RISCV|comb~74_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_RISCV|comb~74_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~411feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~411feeder .lut_mask = 16'hF0F0;
defparam \CPU_RISCV|regs|rf~411feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y36_N7
dffeas \CPU_RISCV|regs|rf~411 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~411feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~2751_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~411_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~411 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~411 .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y34_N13
dffeas \CPU_RISCV|regs|rf~443 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~74_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2749_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~443_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~443 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~443 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y34_N12
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1658 (
// Equation(s):
// \CPU_RISCV|regs|rf~1658_combout  = (\CPU_RISCV|RS2[0]~9_combout  & (((\CPU_RISCV|regs|rf~443_q ) # (\CPU_RISCV|RS2[1]~7_combout )))) # (!\CPU_RISCV|RS2[0]~9_combout  & (\CPU_RISCV|regs|rf~411_q  & ((!\CPU_RISCV|RS2[1]~7_combout ))))

	.dataa(\CPU_RISCV|RS2[0]~9_combout ),
	.datab(\CPU_RISCV|regs|rf~411_q ),
	.datac(\CPU_RISCV|regs|rf~443_q ),
	.datad(\CPU_RISCV|RS2[1]~7_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1658_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1658 .lut_mask = 16'hAAE4;
defparam \CPU_RISCV|regs|rf~1658 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y34_N2
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1659 (
// Equation(s):
// \CPU_RISCV|regs|rf~1659_combout  = (\CPU_RISCV|RS2[1]~7_combout  & ((\CPU_RISCV|regs|rf~1658_combout  & (\CPU_RISCV|regs|rf~507_q )) # (!\CPU_RISCV|regs|rf~1658_combout  & ((\CPU_RISCV|regs|rf~475_q ))))) # (!\CPU_RISCV|RS2[1]~7_combout  & 
// (((\CPU_RISCV|regs|rf~1658_combout ))))

	.dataa(\CPU_RISCV|regs|rf~507_q ),
	.datab(\CPU_RISCV|RS2[1]~7_combout ),
	.datac(\CPU_RISCV|regs|rf~475_q ),
	.datad(\CPU_RISCV|regs|rf~1658_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1659_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1659 .lut_mask = 16'hBBC0;
defparam \CPU_RISCV|regs|rf~1659 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y35_N3
dffeas \CPU_RISCV|regs|rf~251 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~74_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2791_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~251_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~251 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~251 .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y35_N17
dffeas \CPU_RISCV|regs|rf~155 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~74_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2784_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~155_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~155 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~155 .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y35_N9
dffeas \CPU_RISCV|regs|rf~187 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~74_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2779_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~187_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~187 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~187 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y35_N8
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1651 (
// Equation(s):
// \CPU_RISCV|regs|rf~1651_combout  = (\CPU_RISCV|RS2[0]~9_combout  & (((\CPU_RISCV|regs|rf~187_q ) # (\CPU_RISCV|RS2[1]~7_combout )))) # (!\CPU_RISCV|RS2[0]~9_combout  & (\CPU_RISCV|regs|rf~155_q  & ((!\CPU_RISCV|RS2[1]~7_combout ))))

	.dataa(\CPU_RISCV|RS2[0]~9_combout ),
	.datab(\CPU_RISCV|regs|rf~155_q ),
	.datac(\CPU_RISCV|regs|rf~187_q ),
	.datad(\CPU_RISCV|RS2[1]~7_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1651_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1651 .lut_mask = 16'hAAE4;
defparam \CPU_RISCV|regs|rf~1651 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y35_N15
dffeas \CPU_RISCV|regs|rf~219 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~74_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2746_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~219_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~219 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~219 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y35_N14
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1652 (
// Equation(s):
// \CPU_RISCV|regs|rf~1652_combout  = (\CPU_RISCV|regs|rf~1651_combout  & ((\CPU_RISCV|regs|rf~251_q ) # ((!\CPU_RISCV|RS2[1]~7_combout )))) # (!\CPU_RISCV|regs|rf~1651_combout  & (((\CPU_RISCV|regs|rf~219_q  & \CPU_RISCV|RS2[1]~7_combout ))))

	.dataa(\CPU_RISCV|regs|rf~251_q ),
	.datab(\CPU_RISCV|regs|rf~1651_combout ),
	.datac(\CPU_RISCV|regs|rf~219_q ),
	.datad(\CPU_RISCV|RS2[1]~7_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1652_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1652 .lut_mask = 16'hB8CC;
defparam \CPU_RISCV|regs|rf~1652 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y40_N25
dffeas \CPU_RISCV|regs|rf~27 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~74_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2748_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~27_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~27 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~27 .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y40_N9
dffeas \CPU_RISCV|regs|rf~91 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~74_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2747_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~91_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~91 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~91 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y40_N8
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1655 (
// Equation(s):
// \CPU_RISCV|regs|rf~1655_combout  = (\CPU_RISCV|RS2[1]~7_combout  & (((\CPU_RISCV|regs|rf~91_q ) # (\CPU_RISCV|RS2[0]~9_combout )))) # (!\CPU_RISCV|RS2[1]~7_combout  & (\CPU_RISCV|regs|rf~27_q  & ((!\CPU_RISCV|RS2[0]~9_combout ))))

	.dataa(\CPU_RISCV|RS2[1]~7_combout ),
	.datab(\CPU_RISCV|regs|rf~27_q ),
	.datac(\CPU_RISCV|regs|rf~91_q ),
	.datad(\CPU_RISCV|RS2[0]~9_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1655_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1655 .lut_mask = 16'hAAE4;
defparam \CPU_RISCV|regs|rf~1655 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y40_N26
cycloneive_lcell_comb \CPU_RISCV|regs|rf~59feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~59feeder_combout  = \CPU_RISCV|comb~74_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_RISCV|comb~74_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~59feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~59feeder .lut_mask = 16'hF0F0;
defparam \CPU_RISCV|regs|rf~59feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y40_N27
dffeas \CPU_RISCV|regs|rf~59 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~59feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~2781_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~59_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~59 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~59 .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y40_N11
dffeas \CPU_RISCV|regs|rf~123 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~74_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2793_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~123_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~123 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~123 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y40_N4
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1656 (
// Equation(s):
// \CPU_RISCV|regs|rf~1656_combout  = (\CPU_RISCV|regs|rf~1655_combout  & (((\CPU_RISCV|regs|rf~123_q ) # (!\CPU_RISCV|RS2[0]~9_combout )))) # (!\CPU_RISCV|regs|rf~1655_combout  & (\CPU_RISCV|regs|rf~59_q  & ((\CPU_RISCV|RS2[0]~9_combout ))))

	.dataa(\CPU_RISCV|regs|rf~1655_combout ),
	.datab(\CPU_RISCV|regs|rf~59_q ),
	.datac(\CPU_RISCV|regs|rf~123_q ),
	.datad(\CPU_RISCV|RS2[0]~9_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1656_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1656 .lut_mask = 16'hE4AA;
defparam \CPU_RISCV|regs|rf~1656 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y40_N19
dffeas \CPU_RISCV|regs|rf~315 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~74_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2744_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~315_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~315 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~315 .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y40_N11
dffeas \CPU_RISCV|regs|rf~379 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~74_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2789_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~379_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~379 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~379 .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y40_N5
dffeas \CPU_RISCV|regs|rf~347 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~74_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2743_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~347_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~347 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~347 .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y40_N1
dffeas \CPU_RISCV|regs|rf~283 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~74_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2745_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~283_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~283 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~283 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y40_N0
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1653 (
// Equation(s):
// \CPU_RISCV|regs|rf~1653_combout  = (\CPU_RISCV|RS2[1]~7_combout  & ((\CPU_RISCV|regs|rf~347_q ) # ((\CPU_RISCV|RS2[0]~9_combout )))) # (!\CPU_RISCV|RS2[1]~7_combout  & (((\CPU_RISCV|regs|rf~283_q  & !\CPU_RISCV|RS2[0]~9_combout ))))

	.dataa(\CPU_RISCV|regs|rf~347_q ),
	.datab(\CPU_RISCV|RS2[1]~7_combout ),
	.datac(\CPU_RISCV|regs|rf~283_q ),
	.datad(\CPU_RISCV|RS2[0]~9_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1653_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1653 .lut_mask = 16'hCCB8;
defparam \CPU_RISCV|regs|rf~1653 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y40_N10
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1654 (
// Equation(s):
// \CPU_RISCV|regs|rf~1654_combout  = (\CPU_RISCV|RS2[0]~9_combout  & ((\CPU_RISCV|regs|rf~1653_combout  & ((\CPU_RISCV|regs|rf~379_q ))) # (!\CPU_RISCV|regs|rf~1653_combout  & (\CPU_RISCV|regs|rf~315_q )))) # (!\CPU_RISCV|RS2[0]~9_combout  & 
// (((\CPU_RISCV|regs|rf~1653_combout ))))

	.dataa(\CPU_RISCV|regs|rf~315_q ),
	.datab(\CPU_RISCV|RS2[0]~9_combout ),
	.datac(\CPU_RISCV|regs|rf~379_q ),
	.datad(\CPU_RISCV|regs|rf~1653_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1654_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1654 .lut_mask = 16'hF388;
defparam \CPU_RISCV|regs|rf~1654 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y40_N2
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1657 (
// Equation(s):
// \CPU_RISCV|regs|rf~1657_combout  = (\CPU_RISCV|RS2[2]~3_combout  & (\CPU_RISCV|RS2[3]~5_combout )) # (!\CPU_RISCV|RS2[2]~3_combout  & ((\CPU_RISCV|RS2[3]~5_combout  & ((\CPU_RISCV|regs|rf~1654_combout ))) # (!\CPU_RISCV|RS2[3]~5_combout  & 
// (\CPU_RISCV|regs|rf~1656_combout ))))

	.dataa(\CPU_RISCV|RS2[2]~3_combout ),
	.datab(\CPU_RISCV|RS2[3]~5_combout ),
	.datac(\CPU_RISCV|regs|rf~1656_combout ),
	.datad(\CPU_RISCV|regs|rf~1654_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1657_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1657 .lut_mask = 16'hDC98;
defparam \CPU_RISCV|regs|rf~1657 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y34_N28
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1660 (
// Equation(s):
// \CPU_RISCV|regs|rf~1660_combout  = (\CPU_RISCV|RS2[2]~3_combout  & ((\CPU_RISCV|regs|rf~1657_combout  & (\CPU_RISCV|regs|rf~1659_combout )) # (!\CPU_RISCV|regs|rf~1657_combout  & ((\CPU_RISCV|regs|rf~1652_combout ))))) # (!\CPU_RISCV|RS2[2]~3_combout  & 
// (((\CPU_RISCV|regs|rf~1657_combout ))))

	.dataa(\CPU_RISCV|RS2[2]~3_combout ),
	.datab(\CPU_RISCV|regs|rf~1659_combout ),
	.datac(\CPU_RISCV|regs|rf~1652_combout ),
	.datad(\CPU_RISCV|regs|rf~1657_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1660_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1660 .lut_mask = 16'hDDA0;
defparam \CPU_RISCV|regs|rf~1660 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y39_N19
dffeas \CPU_RISCV|regs|rf~1019 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~74_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2742_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~1019_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1019 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~1019 .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y39_N7
dffeas \CPU_RISCV|regs|rf~763 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~74_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2790_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~763_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~763 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~763 .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y39_N1
dffeas \CPU_RISCV|regs|rf~635 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~74_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2792_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~635_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~635 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~635 .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y39_N13
dffeas \CPU_RISCV|regs|rf~891 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~74_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2788_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~891_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~891 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~891 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y39_N12
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1648 (
// Equation(s):
// \CPU_RISCV|regs|rf~1648_combout  = (\CPU_RISCV|RS2[2]~3_combout  & (((\CPU_RISCV|RS2[3]~5_combout )))) # (!\CPU_RISCV|RS2[2]~3_combout  & ((\CPU_RISCV|RS2[3]~5_combout  & ((\CPU_RISCV|regs|rf~891_q ))) # (!\CPU_RISCV|RS2[3]~5_combout  & 
// (\CPU_RISCV|regs|rf~635_q ))))

	.dataa(\CPU_RISCV|regs|rf~635_q ),
	.datab(\CPU_RISCV|RS2[2]~3_combout ),
	.datac(\CPU_RISCV|regs|rf~891_q ),
	.datad(\CPU_RISCV|RS2[3]~5_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1648_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1648 .lut_mask = 16'hFC22;
defparam \CPU_RISCV|regs|rf~1648 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y39_N6
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1649 (
// Equation(s):
// \CPU_RISCV|regs|rf~1649_combout  = (\CPU_RISCV|RS2[2]~3_combout  & ((\CPU_RISCV|regs|rf~1648_combout  & (\CPU_RISCV|regs|rf~1019_q )) # (!\CPU_RISCV|regs|rf~1648_combout  & ((\CPU_RISCV|regs|rf~763_q ))))) # (!\CPU_RISCV|RS2[2]~3_combout  & 
// (((\CPU_RISCV|regs|rf~1648_combout ))))

	.dataa(\CPU_RISCV|regs|rf~1019_q ),
	.datab(\CPU_RISCV|RS2[2]~3_combout ),
	.datac(\CPU_RISCV|regs|rf~763_q ),
	.datad(\CPU_RISCV|regs|rf~1648_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1649_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1649 .lut_mask = 16'hBBC0;
defparam \CPU_RISCV|regs|rf~1649 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y33_N25
dffeas \CPU_RISCV|regs|rf~539 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~74_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2786_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~539_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~539 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~539 .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y32_N5
dffeas \CPU_RISCV|regs|rf~667 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~74_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2783_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~667_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~667 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~667 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y32_N4
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1645 (
// Equation(s):
// \CPU_RISCV|regs|rf~1645_combout  = (\CPU_RISCV|RS2[3]~5_combout  & (((\CPU_RISCV|RS2[2]~3_combout )))) # (!\CPU_RISCV|RS2[3]~5_combout  & ((\CPU_RISCV|RS2[2]~3_combout  & ((\CPU_RISCV|regs|rf~667_q ))) # (!\CPU_RISCV|RS2[2]~3_combout  & 
// (\CPU_RISCV|regs|rf~539_q ))))

	.dataa(\CPU_RISCV|RS2[3]~5_combout ),
	.datab(\CPU_RISCV|regs|rf~539_q ),
	.datac(\CPU_RISCV|regs|rf~667_q ),
	.datad(\CPU_RISCV|RS2[2]~3_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1645_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1645 .lut_mask = 16'hFA44;
defparam \CPU_RISCV|regs|rf~1645 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y32_N11
dffeas \CPU_RISCV|regs|rf~795 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~74_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2785_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~795_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~795 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~795 .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y33_N7
dffeas \CPU_RISCV|regs|rf~923 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~74_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2787_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~923_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~923 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~923 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y32_N10
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1646 (
// Equation(s):
// \CPU_RISCV|regs|rf~1646_combout  = (\CPU_RISCV|RS2[3]~5_combout  & ((\CPU_RISCV|regs|rf~1645_combout  & ((\CPU_RISCV|regs|rf~923_q ))) # (!\CPU_RISCV|regs|rf~1645_combout  & (\CPU_RISCV|regs|rf~795_q )))) # (!\CPU_RISCV|RS2[3]~5_combout  & 
// (\CPU_RISCV|regs|rf~1645_combout ))

	.dataa(\CPU_RISCV|RS2[3]~5_combout ),
	.datab(\CPU_RISCV|regs|rf~1645_combout ),
	.datac(\CPU_RISCV|regs|rf~795_q ),
	.datad(\CPU_RISCV|regs|rf~923_q ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1646_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1646 .lut_mask = 16'hEC64;
defparam \CPU_RISCV|regs|rf~1646 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y41_N15
dffeas \CPU_RISCV|regs|rf~859 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~74_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2775_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~859_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~859 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~859 .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y40_N11
dffeas \CPU_RISCV|regs|rf~987 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~74_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2735_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~987_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~987 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~987 .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y41_N25
dffeas \CPU_RISCV|regs|rf~731 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~74_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2774_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~731_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~731 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~731 .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y40_N21
dffeas \CPU_RISCV|regs|rf~603 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~74_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2776_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~603_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~603 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~603 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y40_N20
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1643 (
// Equation(s):
// \CPU_RISCV|regs|rf~1643_combout  = (\CPU_RISCV|RS2[2]~3_combout  & ((\CPU_RISCV|regs|rf~731_q ) # ((\CPU_RISCV|RS2[3]~5_combout )))) # (!\CPU_RISCV|RS2[2]~3_combout  & (((\CPU_RISCV|regs|rf~603_q  & !\CPU_RISCV|RS2[3]~5_combout ))))

	.dataa(\CPU_RISCV|regs|rf~731_q ),
	.datab(\CPU_RISCV|RS2[2]~3_combout ),
	.datac(\CPU_RISCV|regs|rf~603_q ),
	.datad(\CPU_RISCV|RS2[3]~5_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1643_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1643 .lut_mask = 16'hCCB8;
defparam \CPU_RISCV|regs|rf~1643 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y40_N10
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1644 (
// Equation(s):
// \CPU_RISCV|regs|rf~1644_combout  = (\CPU_RISCV|RS2[3]~5_combout  & ((\CPU_RISCV|regs|rf~1643_combout  & ((\CPU_RISCV|regs|rf~987_q ))) # (!\CPU_RISCV|regs|rf~1643_combout  & (\CPU_RISCV|regs|rf~859_q )))) # (!\CPU_RISCV|RS2[3]~5_combout  & 
// (((\CPU_RISCV|regs|rf~1643_combout ))))

	.dataa(\CPU_RISCV|regs|rf~859_q ),
	.datab(\CPU_RISCV|RS2[3]~5_combout ),
	.datac(\CPU_RISCV|regs|rf~987_q ),
	.datad(\CPU_RISCV|regs|rf~1643_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1644_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1644 .lut_mask = 16'hF388;
defparam \CPU_RISCV|regs|rf~1644 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y34_N8
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1647 (
// Equation(s):
// \CPU_RISCV|regs|rf~1647_combout  = (\CPU_RISCV|RS2[0]~9_combout  & (((\CPU_RISCV|RS2[1]~7_combout )))) # (!\CPU_RISCV|RS2[0]~9_combout  & ((\CPU_RISCV|RS2[1]~7_combout  & ((\CPU_RISCV|regs|rf~1644_combout ))) # (!\CPU_RISCV|RS2[1]~7_combout  & 
// (\CPU_RISCV|regs|rf~1646_combout ))))

	.dataa(\CPU_RISCV|RS2[0]~9_combout ),
	.datab(\CPU_RISCV|regs|rf~1646_combout ),
	.datac(\CPU_RISCV|regs|rf~1644_combout ),
	.datad(\CPU_RISCV|RS2[1]~7_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1647_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1647 .lut_mask = 16'hFA44;
defparam \CPU_RISCV|regs|rf~1647 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y29_N31
dffeas \CPU_RISCV|regs|rf~955 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~74_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2782_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~955_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~955 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~955 .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y29_N21
dffeas \CPU_RISCV|regs|rf~571 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~74_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2780_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~571_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~571 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~571 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y29_N8
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1641 (
// Equation(s):
// \CPU_RISCV|regs|rf~1641_combout  = (\CPU_RISCV|RS2[3]~5_combout  & (((\CPU_RISCV|regs|rf~827_q ) # (\CPU_RISCV|RS2[2]~3_combout )))) # (!\CPU_RISCV|RS2[3]~5_combout  & (\CPU_RISCV|regs|rf~571_q  & ((!\CPU_RISCV|RS2[2]~3_combout ))))

	.dataa(\CPU_RISCV|RS2[3]~5_combout ),
	.datab(\CPU_RISCV|regs|rf~571_q ),
	.datac(\CPU_RISCV|regs|rf~827_q ),
	.datad(\CPU_RISCV|RS2[2]~3_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1641_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1641 .lut_mask = 16'hAAE4;
defparam \CPU_RISCV|regs|rf~1641 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y29_N19
dffeas \CPU_RISCV|regs|rf~699 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~74_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2778_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~699_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~699 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~699 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y29_N18
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1642 (
// Equation(s):
// \CPU_RISCV|regs|rf~1642_combout  = (\CPU_RISCV|regs|rf~1641_combout  & ((\CPU_RISCV|regs|rf~955_q ) # ((!\CPU_RISCV|RS2[2]~3_combout )))) # (!\CPU_RISCV|regs|rf~1641_combout  & (((\CPU_RISCV|regs|rf~699_q  & \CPU_RISCV|RS2[2]~3_combout ))))

	.dataa(\CPU_RISCV|regs|rf~955_q ),
	.datab(\CPU_RISCV|regs|rf~1641_combout ),
	.datac(\CPU_RISCV|regs|rf~699_q ),
	.datad(\CPU_RISCV|RS2[2]~3_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1642_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1642 .lut_mask = 16'hB8CC;
defparam \CPU_RISCV|regs|rf~1642 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y34_N18
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1650 (
// Equation(s):
// \CPU_RISCV|regs|rf~1650_combout  = (\CPU_RISCV|RS2[0]~9_combout  & ((\CPU_RISCV|regs|rf~1647_combout  & (\CPU_RISCV|regs|rf~1649_combout )) # (!\CPU_RISCV|regs|rf~1647_combout  & ((\CPU_RISCV|regs|rf~1642_combout ))))) # (!\CPU_RISCV|RS2[0]~9_combout  & 
// (((\CPU_RISCV|regs|rf~1647_combout ))))

	.dataa(\CPU_RISCV|RS2[0]~9_combout ),
	.datab(\CPU_RISCV|regs|rf~1649_combout ),
	.datac(\CPU_RISCV|regs|rf~1647_combout ),
	.datad(\CPU_RISCV|regs|rf~1642_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1650_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1650 .lut_mask = 16'hDAD0;
defparam \CPU_RISCV|regs|rf~1650 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y34_N6
cycloneive_lcell_comb \CPU_RISCV|regs|rd2[27]~5 (
// Equation(s):
// \CPU_RISCV|regs|rd2[27]~5_combout  = (!\CPU_RISCV|regs|Equal1~1_combout  & ((\CPU_RISCV|RS2[4]~10_combout  & ((\CPU_RISCV|regs|rf~1650_combout ))) # (!\CPU_RISCV|RS2[4]~10_combout  & (\CPU_RISCV|regs|rf~1660_combout ))))

	.dataa(\CPU_RISCV|RS2[4]~10_combout ),
	.datab(\CPU_RISCV|regs|rf~1660_combout ),
	.datac(\CPU_RISCV|regs|Equal1~1_combout ),
	.datad(\CPU_RISCV|regs|rf~1650_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rd2[27]~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rd2[27]~5 .lut_mask = 16'h0E04;
defparam \CPU_RISCV|regs|rd2[27]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y34_N22
cycloneive_lcell_comb \CPU_RISCV|Equal16~32 (
// Equation(s):
// \CPU_RISCV|Equal16~32_combout  = \CPU_RISCV|regs|rd1[27]~4_combout  $ (\CPU_RISCV|regs|rd2[27]~5_combout )

	.dataa(gnd),
	.datab(\CPU_RISCV|regs|rd1[27]~4_combout ),
	.datac(gnd),
	.datad(\CPU_RISCV|regs|rd2[27]~5_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|Equal16~32_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|Equal16~32 .lut_mask = 16'h33CC;
defparam \CPU_RISCV|Equal16~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y36_N4
cycloneive_lcell_comb \CPU_RISCV|ShiftLeft0~111 (
// Equation(s):
// \CPU_RISCV|ShiftLeft0~111_combout  = (!\CPU_RISCV|regs|Equal0~1_combout  & \CPU_RISCV|ShiftLeft0~14_combout )

	.dataa(\CPU_RISCV|regs|Equal0~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_RISCV|ShiftLeft0~14_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|ShiftLeft0~111_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|ShiftLeft0~111 .lut_mask = 16'h5500;
defparam \CPU_RISCV|ShiftLeft0~111 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y37_N22
cycloneive_lcell_comb \CPU_RISCV|ShiftLeft0~32 (
// Equation(s):
// \CPU_RISCV|ShiftLeft0~32_combout  = (\CPU_RISCV|ShiftLeft0~4_combout  & ((\CPU_RISCV|regs|rd1[27]~4_combout ) # ((\CPU_RISCV|comb~30_combout  & \CPU_RISCV|regs|rd1[26]~5_combout )))) # (!\CPU_RISCV|ShiftLeft0~4_combout  & (\CPU_RISCV|comb~30_combout  & 
// ((\CPU_RISCV|regs|rd1[26]~5_combout ))))

	.dataa(\CPU_RISCV|ShiftLeft0~4_combout ),
	.datab(\CPU_RISCV|comb~30_combout ),
	.datac(\CPU_RISCV|regs|rd1[27]~4_combout ),
	.datad(\CPU_RISCV|regs|rd1[26]~5_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|ShiftLeft0~32_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|ShiftLeft0~32 .lut_mask = 16'hECA0;
defparam \CPU_RISCV|ShiftLeft0~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y37_N0
cycloneive_lcell_comb \CPU_RISCV|ShiftLeft0~33 (
// Equation(s):
// \CPU_RISCV|ShiftLeft0~33_combout  = (\CPU_RISCV|ShiftLeft0~8_combout  & ((\CPU_RISCV|regs|rd1[24]~7_combout ) # ((\CPU_RISCV|ShiftLeft0~9_combout  & \CPU_RISCV|regs|rd1[25]~6_combout )))) # (!\CPU_RISCV|ShiftLeft0~8_combout  & 
// (\CPU_RISCV|ShiftLeft0~9_combout  & ((\CPU_RISCV|regs|rd1[25]~6_combout ))))

	.dataa(\CPU_RISCV|ShiftLeft0~8_combout ),
	.datab(\CPU_RISCV|ShiftLeft0~9_combout ),
	.datac(\CPU_RISCV|regs|rd1[24]~7_combout ),
	.datad(\CPU_RISCV|regs|rd1[25]~6_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|ShiftLeft0~33_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|ShiftLeft0~33 .lut_mask = 16'hECA0;
defparam \CPU_RISCV|ShiftLeft0~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y37_N18
cycloneive_lcell_comb \CPU_RISCV|ShiftLeft0~34 (
// Equation(s):
// \CPU_RISCV|ShiftLeft0~34_combout  = (\CPU_RISCV|ShiftLeft0~32_combout ) # (\CPU_RISCV|ShiftLeft0~33_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_RISCV|ShiftLeft0~32_combout ),
	.datad(\CPU_RISCV|ShiftLeft0~33_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|ShiftLeft0~34_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|ShiftLeft0~34 .lut_mask = 16'hFFF0;
defparam \CPU_RISCV|ShiftLeft0~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y36_N30
cycloneive_lcell_comb \CPU_RISCV|comb~70 (
// Equation(s):
// \CPU_RISCV|comb~70_combout  = (\CPU_RISCV|comb~69_combout  & (((\CPU_RISCV|ShiftLeft0~111_combout )) # (!\CPU_RISCV|comb~68_combout ))) # (!\CPU_RISCV|comb~69_combout  & (\CPU_RISCV|comb~68_combout  & ((\CPU_RISCV|ShiftLeft0~34_combout ))))

	.dataa(\CPU_RISCV|comb~69_combout ),
	.datab(\CPU_RISCV|comb~68_combout ),
	.datac(\CPU_RISCV|ShiftLeft0~111_combout ),
	.datad(\CPU_RISCV|ShiftLeft0~34_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~70_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~70 .lut_mask = 16'hE6A2;
defparam \CPU_RISCV|comb~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y36_N0
cycloneive_lcell_comb \CPU_RISCV|comb~71 (
// Equation(s):
// \CPU_RISCV|comb~71_combout  = (\CPU_RISCV|comb~70_combout  & (((\CPU_RISCV|comb~68_combout ) # (\CPU_RISCV|ShiftLeft0~114_combout )))) # (!\CPU_RISCV|comb~70_combout  & (\CPU_RISCV|ShiftLeft0~110_combout  & (!\CPU_RISCV|comb~68_combout )))

	.dataa(\CPU_RISCV|comb~70_combout ),
	.datab(\CPU_RISCV|ShiftLeft0~110_combout ),
	.datac(\CPU_RISCV|comb~68_combout ),
	.datad(\CPU_RISCV|ShiftLeft0~114_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~71_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~71 .lut_mask = 16'hAEA4;
defparam \CPU_RISCV|comb~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y36_N6
cycloneive_lcell_comb \CPU_RISCV|comb~72 (
// Equation(s):
// \CPU_RISCV|comb~72_combout  = (\CPU_RISCV|comb~27_combout  & (((\CPU_RISCV|comb~50_combout )))) # (!\CPU_RISCV|comb~27_combout  & ((\CPU_RISCV|comb~50_combout  & ((\CPU_RISCV|comb~71_combout ))) # (!\CPU_RISCV|comb~50_combout  & 
// (\CPU_RISCV|Add3~54_combout ))))

	.dataa(\CPU_RISCV|comb~27_combout ),
	.datab(\CPU_RISCV|Add3~54_combout ),
	.datac(\CPU_RISCV|comb~50_combout ),
	.datad(\CPU_RISCV|comb~71_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~72_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~72 .lut_mask = 16'hF4A4;
defparam \CPU_RISCV|comb~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y36_N8
cycloneive_lcell_comb \CPU_RISCV|comb~73 (
// Equation(s):
// \CPU_RISCV|comb~73_combout  = (\CPU_RISCV|comb~210_combout  & ((\CPU_RISCV|comb~72_combout  & ((\CPU_RISCV|imm[27]~33_combout ))) # (!\CPU_RISCV|comb~72_combout  & (\CPU_RISCV|Equal16~32_combout )))) # (!\CPU_RISCV|comb~210_combout  & 
// (((\CPU_RISCV|comb~72_combout ))))

	.dataa(\CPU_RISCV|comb~210_combout ),
	.datab(\CPU_RISCV|Equal16~32_combout ),
	.datac(\CPU_RISCV|imm[27]~33_combout ),
	.datad(\CPU_RISCV|comb~72_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~73_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~73 .lut_mask = 16'hF588;
defparam \CPU_RISCV|comb~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y34_N22
cycloneive_lcell_comb \CPU_RISCV|Add1~54 (
// Equation(s):
// \CPU_RISCV|Add1~54_combout  = (\CPU_RISCV|regs|rd1[27]~4_combout  & ((\CPU_RISCV|regs|rd2[27]~5_combout  & (\CPU_RISCV|Add1~53  & VCC)) # (!\CPU_RISCV|regs|rd2[27]~5_combout  & (!\CPU_RISCV|Add1~53 )))) # (!\CPU_RISCV|regs|rd1[27]~4_combout  & 
// ((\CPU_RISCV|regs|rd2[27]~5_combout  & (!\CPU_RISCV|Add1~53 )) # (!\CPU_RISCV|regs|rd2[27]~5_combout  & ((\CPU_RISCV|Add1~53 ) # (GND)))))
// \CPU_RISCV|Add1~55  = CARRY((\CPU_RISCV|regs|rd1[27]~4_combout  & (!\CPU_RISCV|regs|rd2[27]~5_combout  & !\CPU_RISCV|Add1~53 )) # (!\CPU_RISCV|regs|rd1[27]~4_combout  & ((!\CPU_RISCV|Add1~53 ) # (!\CPU_RISCV|regs|rd2[27]~5_combout ))))

	.dataa(\CPU_RISCV|regs|rd1[27]~4_combout ),
	.datab(\CPU_RISCV|regs|rd2[27]~5_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU_RISCV|Add1~53 ),
	.combout(\CPU_RISCV|Add1~54_combout ),
	.cout(\CPU_RISCV|Add1~55 ));
// synopsys translate_off
defparam \CPU_RISCV|Add1~54 .lut_mask = 16'h9617;
defparam \CPU_RISCV|Add1~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y36_N16
cycloneive_lcell_comb \CPU_RISCV|comb~67 (
// Equation(s):
// \CPU_RISCV|comb~67_combout  = (\CPU_RISCV|comb~38_combout  & (\CPU_RISCV|comb~66_combout  & ((\CPU_RISCV|Add2~54_combout )))) # (!\CPU_RISCV|comb~38_combout  & (!\CPU_RISCV|comb~66_combout  & (\CPU_RISCV|Add1~54_combout )))

	.dataa(\CPU_RISCV|comb~38_combout ),
	.datab(\CPU_RISCV|comb~66_combout ),
	.datac(\CPU_RISCV|Add1~54_combout ),
	.datad(\CPU_RISCV|Add2~54_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~67_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~67 .lut_mask = 16'h9810;
defparam \CPU_RISCV|comb~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y36_N20
cycloneive_lcell_comb \CPU_RISCV|comb~74 (
// Equation(s):
// \CPU_RISCV|comb~74_combout  = (\CPU_RISCV|comb~67_combout ) # ((\CPU_RISCV|comb~38_combout  & (!\CPU_RISCV|comb~66_combout  & \CPU_RISCV|comb~73_combout )))

	.dataa(\CPU_RISCV|comb~38_combout ),
	.datab(\CPU_RISCV|comb~66_combout ),
	.datac(\CPU_RISCV|comb~73_combout ),
	.datad(\CPU_RISCV|comb~67_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~74_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~74 .lut_mask = 16'hFF20;
defparam \CPU_RISCV|comb~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y29_N9
dffeas \CPU_RISCV|regs|rf~827 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~74_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2777_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~827_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~827 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~827 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y29_N20
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1623 (
// Equation(s):
// \CPU_RISCV|regs|rf~1623_combout  = (\CPU_RISCV|RS1[2]~4_combout  & ((\CPU_RISCV|regs|rf~699_q ) # ((\CPU_RISCV|RS1[3]~5_combout )))) # (!\CPU_RISCV|RS1[2]~4_combout  & (((\CPU_RISCV|regs|rf~571_q  & !\CPU_RISCV|RS1[3]~5_combout ))))

	.dataa(\CPU_RISCV|RS1[2]~4_combout ),
	.datab(\CPU_RISCV|regs|rf~699_q ),
	.datac(\CPU_RISCV|regs|rf~571_q ),
	.datad(\CPU_RISCV|RS1[3]~5_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1623_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1623 .lut_mask = 16'hAAD8;
defparam \CPU_RISCV|regs|rf~1623 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y29_N30
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1624 (
// Equation(s):
// \CPU_RISCV|regs|rf~1624_combout  = (\CPU_RISCV|regs|rf~1623_combout  & (((\CPU_RISCV|regs|rf~955_q ) # (!\CPU_RISCV|RS1[3]~5_combout )))) # (!\CPU_RISCV|regs|rf~1623_combout  & (\CPU_RISCV|regs|rf~827_q  & ((\CPU_RISCV|RS1[3]~5_combout ))))

	.dataa(\CPU_RISCV|regs|rf~827_q ),
	.datab(\CPU_RISCV|regs|rf~1623_combout ),
	.datac(\CPU_RISCV|regs|rf~955_q ),
	.datad(\CPU_RISCV|RS1[3]~5_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1624_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1624 .lut_mask = 16'hE2CC;
defparam \CPU_RISCV|regs|rf~1624 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y33_N24
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1625 (
// Equation(s):
// \CPU_RISCV|regs|rf~1625_combout  = (\CPU_RISCV|RS1[3]~5_combout  & ((\CPU_RISCV|regs|rf~795_q ) # ((\CPU_RISCV|RS1[2]~4_combout )))) # (!\CPU_RISCV|RS1[3]~5_combout  & (((\CPU_RISCV|regs|rf~539_q  & !\CPU_RISCV|RS1[2]~4_combout ))))

	.dataa(\CPU_RISCV|regs|rf~795_q ),
	.datab(\CPU_RISCV|RS1[3]~5_combout ),
	.datac(\CPU_RISCV|regs|rf~539_q ),
	.datad(\CPU_RISCV|RS1[2]~4_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1625_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1625 .lut_mask = 16'hCCB8;
defparam \CPU_RISCV|regs|rf~1625 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y33_N6
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1626 (
// Equation(s):
// \CPU_RISCV|regs|rf~1626_combout  = (\CPU_RISCV|RS1[2]~4_combout  & ((\CPU_RISCV|regs|rf~1625_combout  & ((\CPU_RISCV|regs|rf~923_q ))) # (!\CPU_RISCV|regs|rf~1625_combout  & (\CPU_RISCV|regs|rf~667_q )))) # (!\CPU_RISCV|RS1[2]~4_combout  & 
// (((\CPU_RISCV|regs|rf~1625_combout ))))

	.dataa(\CPU_RISCV|regs|rf~667_q ),
	.datab(\CPU_RISCV|RS1[2]~4_combout ),
	.datac(\CPU_RISCV|regs|rf~923_q ),
	.datad(\CPU_RISCV|regs|rf~1625_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1626_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1626 .lut_mask = 16'hF388;
defparam \CPU_RISCV|regs|rf~1626 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y33_N0
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1627 (
// Equation(s):
// \CPU_RISCV|regs|rf~1627_combout  = (\CPU_RISCV|RS1[1]~6_combout  & (\CPU_RISCV|RS1[0]~7_combout )) # (!\CPU_RISCV|RS1[1]~6_combout  & ((\CPU_RISCV|RS1[0]~7_combout  & (\CPU_RISCV|regs|rf~1624_combout )) # (!\CPU_RISCV|RS1[0]~7_combout  & 
// ((\CPU_RISCV|regs|rf~1626_combout )))))

	.dataa(\CPU_RISCV|RS1[1]~6_combout ),
	.datab(\CPU_RISCV|RS1[0]~7_combout ),
	.datac(\CPU_RISCV|regs|rf~1624_combout ),
	.datad(\CPU_RISCV|regs|rf~1626_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1627_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1627 .lut_mask = 16'hD9C8;
defparam \CPU_RISCV|regs|rf~1627 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y39_N0
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1628 (
// Equation(s):
// \CPU_RISCV|regs|rf~1628_combout  = (\CPU_RISCV|RS1[2]~4_combout  & ((\CPU_RISCV|regs|rf~763_q ) # ((\CPU_RISCV|RS1[3]~5_combout )))) # (!\CPU_RISCV|RS1[2]~4_combout  & (((\CPU_RISCV|regs|rf~635_q  & !\CPU_RISCV|RS1[3]~5_combout ))))

	.dataa(\CPU_RISCV|RS1[2]~4_combout ),
	.datab(\CPU_RISCV|regs|rf~763_q ),
	.datac(\CPU_RISCV|regs|rf~635_q ),
	.datad(\CPU_RISCV|RS1[3]~5_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1628_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1628 .lut_mask = 16'hAAD8;
defparam \CPU_RISCV|regs|rf~1628 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y39_N18
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1629 (
// Equation(s):
// \CPU_RISCV|regs|rf~1629_combout  = (\CPU_RISCV|regs|rf~1628_combout  & (((\CPU_RISCV|regs|rf~1019_q ) # (!\CPU_RISCV|RS1[3]~5_combout )))) # (!\CPU_RISCV|regs|rf~1628_combout  & (\CPU_RISCV|regs|rf~891_q  & ((\CPU_RISCV|RS1[3]~5_combout ))))

	.dataa(\CPU_RISCV|regs|rf~891_q ),
	.datab(\CPU_RISCV|regs|rf~1628_combout ),
	.datac(\CPU_RISCV|regs|rf~1019_q ),
	.datad(\CPU_RISCV|RS1[3]~5_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1629_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1629 .lut_mask = 16'hE2CC;
defparam \CPU_RISCV|regs|rf~1629 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y41_N14
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1621 (
// Equation(s):
// \CPU_RISCV|regs|rf~1621_combout  = (\CPU_RISCV|RS1[2]~4_combout  & (((\CPU_RISCV|RS1[3]~5_combout )))) # (!\CPU_RISCV|RS1[2]~4_combout  & ((\CPU_RISCV|RS1[3]~5_combout  & ((\CPU_RISCV|regs|rf~859_q ))) # (!\CPU_RISCV|RS1[3]~5_combout  & 
// (\CPU_RISCV|regs|rf~603_q ))))

	.dataa(\CPU_RISCV|regs|rf~603_q ),
	.datab(\CPU_RISCV|RS1[2]~4_combout ),
	.datac(\CPU_RISCV|regs|rf~859_q ),
	.datad(\CPU_RISCV|RS1[3]~5_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1621_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1621 .lut_mask = 16'hFC22;
defparam \CPU_RISCV|regs|rf~1621 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y41_N24
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1622 (
// Equation(s):
// \CPU_RISCV|regs|rf~1622_combout  = (\CPU_RISCV|regs|rf~1621_combout  & ((\CPU_RISCV|regs|rf~987_q ) # ((!\CPU_RISCV|RS1[2]~4_combout )))) # (!\CPU_RISCV|regs|rf~1621_combout  & (((\CPU_RISCV|regs|rf~731_q  & \CPU_RISCV|RS1[2]~4_combout ))))

	.dataa(\CPU_RISCV|regs|rf~987_q ),
	.datab(\CPU_RISCV|regs|rf~1621_combout ),
	.datac(\CPU_RISCV|regs|rf~731_q ),
	.datad(\CPU_RISCV|RS1[2]~4_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1622_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1622 .lut_mask = 16'hB8CC;
defparam \CPU_RISCV|regs|rf~1622 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y37_N20
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1630 (
// Equation(s):
// \CPU_RISCV|regs|rf~1630_combout  = (\CPU_RISCV|regs|rf~1627_combout  & (((\CPU_RISCV|regs|rf~1629_combout )) # (!\CPU_RISCV|RS1[1]~6_combout ))) # (!\CPU_RISCV|regs|rf~1627_combout  & (\CPU_RISCV|RS1[1]~6_combout  & ((\CPU_RISCV|regs|rf~1622_combout ))))

	.dataa(\CPU_RISCV|regs|rf~1627_combout ),
	.datab(\CPU_RISCV|RS1[1]~6_combout ),
	.datac(\CPU_RISCV|regs|rf~1629_combout ),
	.datad(\CPU_RISCV|regs|rf~1622_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1630_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1630 .lut_mask = 16'hE6A2;
defparam \CPU_RISCV|regs|rf~1630 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y34_N16
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1638 (
// Equation(s):
// \CPU_RISCV|regs|rf~1638_combout  = (\CPU_RISCV|RS1[1]~6_combout  & ((\CPU_RISCV|regs|rf~475_q ) # ((\CPU_RISCV|RS1[0]~7_combout )))) # (!\CPU_RISCV|RS1[1]~6_combout  & (((\CPU_RISCV|regs|rf~411_q  & !\CPU_RISCV|RS1[0]~7_combout ))))

	.dataa(\CPU_RISCV|regs|rf~475_q ),
	.datab(\CPU_RISCV|regs|rf~411_q ),
	.datac(\CPU_RISCV|RS1[1]~6_combout ),
	.datad(\CPU_RISCV|RS1[0]~7_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1638_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1638 .lut_mask = 16'hF0AC;
defparam \CPU_RISCV|regs|rf~1638 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y34_N26
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1639 (
// Equation(s):
// \CPU_RISCV|regs|rf~1639_combout  = (\CPU_RISCV|RS1[0]~7_combout  & ((\CPU_RISCV|regs|rf~1638_combout  & (\CPU_RISCV|regs|rf~507_q )) # (!\CPU_RISCV|regs|rf~1638_combout  & ((\CPU_RISCV|regs|rf~443_q ))))) # (!\CPU_RISCV|RS1[0]~7_combout  & 
// (((\CPU_RISCV|regs|rf~1638_combout ))))

	.dataa(\CPU_RISCV|regs|rf~507_q ),
	.datab(\CPU_RISCV|RS1[0]~7_combout ),
	.datac(\CPU_RISCV|regs|rf~443_q ),
	.datad(\CPU_RISCV|regs|rf~1638_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1639_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1639 .lut_mask = 16'hBBC0;
defparam \CPU_RISCV|regs|rf~1639 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y40_N18
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1631 (
// Equation(s):
// \CPU_RISCV|regs|rf~1631_combout  = (\CPU_RISCV|RS1[0]~7_combout  & (((\CPU_RISCV|regs|rf~315_q ) # (\CPU_RISCV|RS1[1]~6_combout )))) # (!\CPU_RISCV|RS1[0]~7_combout  & (\CPU_RISCV|regs|rf~283_q  & ((!\CPU_RISCV|RS1[1]~6_combout ))))

	.dataa(\CPU_RISCV|regs|rf~283_q ),
	.datab(\CPU_RISCV|RS1[0]~7_combout ),
	.datac(\CPU_RISCV|regs|rf~315_q ),
	.datad(\CPU_RISCV|RS1[1]~6_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1631_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1631 .lut_mask = 16'hCCE2;
defparam \CPU_RISCV|regs|rf~1631 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y40_N4
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1632 (
// Equation(s):
// \CPU_RISCV|regs|rf~1632_combout  = (\CPU_RISCV|RS1[1]~6_combout  & ((\CPU_RISCV|regs|rf~1631_combout  & (\CPU_RISCV|regs|rf~379_q )) # (!\CPU_RISCV|regs|rf~1631_combout  & ((\CPU_RISCV|regs|rf~347_q ))))) # (!\CPU_RISCV|RS1[1]~6_combout  & 
// (((\CPU_RISCV|regs|rf~1631_combout ))))

	.dataa(\CPU_RISCV|regs|rf~379_q ),
	.datab(\CPU_RISCV|RS1[1]~6_combout ),
	.datac(\CPU_RISCV|regs|rf~347_q ),
	.datad(\CPU_RISCV|regs|rf~1631_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1632_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1632 .lut_mask = 16'hBBC0;
defparam \CPU_RISCV|regs|rf~1632 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y40_N24
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1635 (
// Equation(s):
// \CPU_RISCV|regs|rf~1635_combout  = (\CPU_RISCV|RS1[0]~7_combout  & ((\CPU_RISCV|regs|rf~59_q ) # ((\CPU_RISCV|RS1[1]~6_combout )))) # (!\CPU_RISCV|RS1[0]~7_combout  & (((\CPU_RISCV|regs|rf~27_q  & !\CPU_RISCV|RS1[1]~6_combout ))))

	.dataa(\CPU_RISCV|regs|rf~59_q ),
	.datab(\CPU_RISCV|RS1[0]~7_combout ),
	.datac(\CPU_RISCV|regs|rf~27_q ),
	.datad(\CPU_RISCV|RS1[1]~6_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1635_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1635 .lut_mask = 16'hCCB8;
defparam \CPU_RISCV|regs|rf~1635 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y40_N10
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1636 (
// Equation(s):
// \CPU_RISCV|regs|rf~1636_combout  = (\CPU_RISCV|regs|rf~1635_combout  & (((\CPU_RISCV|regs|rf~123_q ) # (!\CPU_RISCV|RS1[1]~6_combout )))) # (!\CPU_RISCV|regs|rf~1635_combout  & (\CPU_RISCV|regs|rf~91_q  & ((\CPU_RISCV|RS1[1]~6_combout ))))

	.dataa(\CPU_RISCV|regs|rf~91_q ),
	.datab(\CPU_RISCV|regs|rf~1635_combout ),
	.datac(\CPU_RISCV|regs|rf~123_q ),
	.datad(\CPU_RISCV|RS1[1]~6_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1636_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1636 .lut_mask = 16'hE2CC;
defparam \CPU_RISCV|regs|rf~1636 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y35_N16
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1633 (
// Equation(s):
// \CPU_RISCV|regs|rf~1633_combout  = (\CPU_RISCV|RS1[1]~6_combout  & ((\CPU_RISCV|regs|rf~219_q ) # ((\CPU_RISCV|RS1[0]~7_combout )))) # (!\CPU_RISCV|RS1[1]~6_combout  & (((\CPU_RISCV|regs|rf~155_q  & !\CPU_RISCV|RS1[0]~7_combout ))))

	.dataa(\CPU_RISCV|regs|rf~219_q ),
	.datab(\CPU_RISCV|RS1[1]~6_combout ),
	.datac(\CPU_RISCV|regs|rf~155_q ),
	.datad(\CPU_RISCV|RS1[0]~7_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1633_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1633 .lut_mask = 16'hCCB8;
defparam \CPU_RISCV|regs|rf~1633 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y35_N2
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1634 (
// Equation(s):
// \CPU_RISCV|regs|rf~1634_combout  = (\CPU_RISCV|RS1[0]~7_combout  & ((\CPU_RISCV|regs|rf~1633_combout  & ((\CPU_RISCV|regs|rf~251_q ))) # (!\CPU_RISCV|regs|rf~1633_combout  & (\CPU_RISCV|regs|rf~187_q )))) # (!\CPU_RISCV|RS1[0]~7_combout  & 
// (((\CPU_RISCV|regs|rf~1633_combout ))))

	.dataa(\CPU_RISCV|regs|rf~187_q ),
	.datab(\CPU_RISCV|RS1[0]~7_combout ),
	.datac(\CPU_RISCV|regs|rf~251_q ),
	.datad(\CPU_RISCV|regs|rf~1633_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1634_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1634 .lut_mask = 16'hF388;
defparam \CPU_RISCV|regs|rf~1634 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y37_N22
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1637 (
// Equation(s):
// \CPU_RISCV|regs|rf~1637_combout  = (\CPU_RISCV|RS1[3]~5_combout  & (\CPU_RISCV|RS1[2]~4_combout )) # (!\CPU_RISCV|RS1[3]~5_combout  & ((\CPU_RISCV|RS1[2]~4_combout  & ((\CPU_RISCV|regs|rf~1634_combout ))) # (!\CPU_RISCV|RS1[2]~4_combout  & 
// (\CPU_RISCV|regs|rf~1636_combout ))))

	.dataa(\CPU_RISCV|RS1[3]~5_combout ),
	.datab(\CPU_RISCV|RS1[2]~4_combout ),
	.datac(\CPU_RISCV|regs|rf~1636_combout ),
	.datad(\CPU_RISCV|regs|rf~1634_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1637_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1637 .lut_mask = 16'hDC98;
defparam \CPU_RISCV|regs|rf~1637 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y37_N16
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1640 (
// Equation(s):
// \CPU_RISCV|regs|rf~1640_combout  = (\CPU_RISCV|RS1[3]~5_combout  & ((\CPU_RISCV|regs|rf~1637_combout  & (\CPU_RISCV|regs|rf~1639_combout )) # (!\CPU_RISCV|regs|rf~1637_combout  & ((\CPU_RISCV|regs|rf~1632_combout ))))) # (!\CPU_RISCV|RS1[3]~5_combout  & 
// (((\CPU_RISCV|regs|rf~1637_combout ))))

	.dataa(\CPU_RISCV|regs|rf~1639_combout ),
	.datab(\CPU_RISCV|RS1[3]~5_combout ),
	.datac(\CPU_RISCV|regs|rf~1632_combout ),
	.datad(\CPU_RISCV|regs|rf~1637_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1640_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1640 .lut_mask = 16'hBBC0;
defparam \CPU_RISCV|regs|rf~1640 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y37_N18
cycloneive_lcell_comb \CPU_RISCV|regs|rd1[27]~4 (
// Equation(s):
// \CPU_RISCV|regs|rd1[27]~4_combout  = (!\CPU_RISCV|regs|Equal0~1_combout  & ((\CPU_RISCV|RS1[4]~8_combout  & (\CPU_RISCV|regs|rf~1630_combout )) # (!\CPU_RISCV|RS1[4]~8_combout  & ((\CPU_RISCV|regs|rf~1640_combout )))))

	.dataa(\CPU_RISCV|RS1[4]~8_combout ),
	.datab(\CPU_RISCV|regs|rf~1630_combout ),
	.datac(\CPU_RISCV|regs|Equal0~1_combout ),
	.datad(\CPU_RISCV|regs|rf~1640_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rd1[27]~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rd1[27]~4 .lut_mask = 16'h0D08;
defparam \CPU_RISCV|regs|rd1[27]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N22
cycloneive_lcell_comb \CPU_RISCV|Add2~54 (
// Equation(s):
// \CPU_RISCV|Add2~54_combout  = (\CPU_RISCV|imm[27]~33_combout  & ((\CPU_RISCV|regs|rd1[27]~4_combout  & (\CPU_RISCV|Add2~53  & VCC)) # (!\CPU_RISCV|regs|rd1[27]~4_combout  & (!\CPU_RISCV|Add2~53 )))) # (!\CPU_RISCV|imm[27]~33_combout  & 
// ((\CPU_RISCV|regs|rd1[27]~4_combout  & (!\CPU_RISCV|Add2~53 )) # (!\CPU_RISCV|regs|rd1[27]~4_combout  & ((\CPU_RISCV|Add2~53 ) # (GND)))))
// \CPU_RISCV|Add2~55  = CARRY((\CPU_RISCV|imm[27]~33_combout  & (!\CPU_RISCV|regs|rd1[27]~4_combout  & !\CPU_RISCV|Add2~53 )) # (!\CPU_RISCV|imm[27]~33_combout  & ((!\CPU_RISCV|Add2~53 ) # (!\CPU_RISCV|regs|rd1[27]~4_combout ))))

	.dataa(\CPU_RISCV|imm[27]~33_combout ),
	.datab(\CPU_RISCV|regs|rd1[27]~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU_RISCV|Add2~53 ),
	.combout(\CPU_RISCV|Add2~54_combout ),
	.cout(\CPU_RISCV|Add2~55 ));
// synopsys translate_off
defparam \CPU_RISCV|Add2~54 .lut_mask = 16'h9617;
defparam \CPU_RISCV|Add2~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y36_N10
cycloneive_lcell_comb \CPU_RISCV|Add0~97 (
// Equation(s):
// \CPU_RISCV|Add0~97_combout  = (\CPU_RISCV|pc[21]~3_combout ) # ((\CPU_RISCV|is_jalr~0_combout  & ((\CPU_RISCV|Add2~54_combout ))) # (!\CPU_RISCV|is_jalr~0_combout  & (\CPU_RISCV|Add3~54_combout )))

	.dataa(\CPU_RISCV|Add3~54_combout ),
	.datab(\CPU_RISCV|is_jalr~0_combout ),
	.datac(\CPU_RISCV|pc[21]~3_combout ),
	.datad(\CPU_RISCV|Add2~54_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|Add0~97_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|Add0~97 .lut_mask = 16'hFEF2;
defparam \CPU_RISCV|Add0~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y36_N24
cycloneive_lcell_comb \CPU_RISCV|Add0~98 (
// Equation(s):
// \CPU_RISCV|Add0~98_combout  = (\CPU_RISCV|Add0~97_combout  & ((\CPU_RISCV|Add0~77_combout ) # (!\CPU_RISCV|pc[21]~3_combout )))

	.dataa(\CPU_RISCV|Add0~77_combout ),
	.datab(\CPU_RISCV|pc[21]~3_combout ),
	.datac(gnd),
	.datad(\CPU_RISCV|Add0~97_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|Add0~98_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|Add0~98 .lut_mask = 16'hBB00;
defparam \CPU_RISCV|Add0~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y35_N8
cycloneive_lcell_comb \CPU_RISCV|Add0~99 (
// Equation(s):
// \CPU_RISCV|Add0~99_combout  = (\CPU_RISCV|pc[21]~1_combout  & ((\CPU_RISCV|pc[21]~2_combout  & (\CPU_RISCV|Add0~77_combout )) # (!\CPU_RISCV|pc[21]~2_combout  & ((\CPU_RISCV|Add0~98_combout ))))) # (!\CPU_RISCV|pc[21]~1_combout  & 
// (((\CPU_RISCV|Add0~98_combout ))))

	.dataa(\CPU_RISCV|Add0~77_combout ),
	.datab(\CPU_RISCV|pc[21]~1_combout ),
	.datac(\CPU_RISCV|pc[21]~2_combout ),
	.datad(\CPU_RISCV|Add0~98_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|Add0~99_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|Add0~99 .lut_mask = 16'hBF80;
defparam \CPU_RISCV|Add0~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y35_N9
dffeas \CPU_RISCV|pc[27] (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|Add0~99_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|pc [27]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|pc[27] .is_wysiwyg = "true";
defparam \CPU_RISCV|pc[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N22
cycloneive_lcell_comb \CPU_RISCV|Add0~79 (
// Equation(s):
// \CPU_RISCV|Add0~79_combout  = (\CPU_RISCV|pc [28] & (\CPU_RISCV|Add0~78  $ (GND))) # (!\CPU_RISCV|pc [28] & (!\CPU_RISCV|Add0~78  & VCC))
// \CPU_RISCV|Add0~80  = CARRY((\CPU_RISCV|pc [28] & !\CPU_RISCV|Add0~78 ))

	.dataa(gnd),
	.datab(\CPU_RISCV|pc [28]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU_RISCV|Add0~78 ),
	.combout(\CPU_RISCV|Add0~79_combout ),
	.cout(\CPU_RISCV|Add0~80 ));
// synopsys translate_off
defparam \CPU_RISCV|Add0~79 .lut_mask = 16'hC30C;
defparam \CPU_RISCV|Add0~79 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N20
cycloneive_lcell_comb \CPU_RISCV|imm[28]~30 (
// Equation(s):
// \CPU_RISCV|imm[28]~30_combout  = (\CPU_RISCV|U_type~combout  & ((\CPU_RISCV|pc [9] & ((\imem|RAM~66_combout ))) # (!\CPU_RISCV|pc [9] & (\imem|RAM~79_combout ))))

	.dataa(\CPU_RISCV|pc [9]),
	.datab(\imem|RAM~79_combout ),
	.datac(\CPU_RISCV|U_type~combout ),
	.datad(\imem|RAM~66_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|imm[28]~30_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|imm[28]~30 .lut_mask = 16'hE040;
defparam \CPU_RISCV|imm[28]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N14
cycloneive_lcell_comb \CPU_RISCV|imm[28]~31 (
// Equation(s):
// \CPU_RISCV|imm[28]~31_combout  = (\CPU_RISCV|imm[30]~26_combout  & (\imem|RAM~169_combout )) # (!\CPU_RISCV|imm[30]~26_combout  & (((\CPU_RISCV|imm[28]~30_combout ) # (\CPU_RISCV|imm[30]~24_combout ))))

	.dataa(\imem|RAM~169_combout ),
	.datab(\CPU_RISCV|imm[28]~30_combout ),
	.datac(\CPU_RISCV|imm[30]~26_combout ),
	.datad(\CPU_RISCV|imm[30]~24_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|imm[28]~31_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|imm[28]~31 .lut_mask = 16'hAFAC;
defparam \CPU_RISCV|imm[28]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N24
cycloneive_lcell_comb \CPU_RISCV|Add3~56 (
// Equation(s):
// \CPU_RISCV|Add3~56_combout  = ((\CPU_RISCV|pc [28] $ (\CPU_RISCV|imm[28]~31_combout  $ (!\CPU_RISCV|Add3~55 )))) # (GND)
// \CPU_RISCV|Add3~57  = CARRY((\CPU_RISCV|pc [28] & ((\CPU_RISCV|imm[28]~31_combout ) # (!\CPU_RISCV|Add3~55 ))) # (!\CPU_RISCV|pc [28] & (\CPU_RISCV|imm[28]~31_combout  & !\CPU_RISCV|Add3~55 )))

	.dataa(\CPU_RISCV|pc [28]),
	.datab(\CPU_RISCV|imm[28]~31_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU_RISCV|Add3~55 ),
	.combout(\CPU_RISCV|Add3~56_combout ),
	.cout(\CPU_RISCV|Add3~57 ));
// synopsys translate_off
defparam \CPU_RISCV|Add3~56 .lut_mask = 16'h698E;
defparam \CPU_RISCV|Add3~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y35_N16
cycloneive_lcell_comb \CPU_RISCV|regs|rf~828feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~828feeder_combout  = \CPU_RISCV|comb~65_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_RISCV|comb~65_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~828feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~828feeder .lut_mask = 16'hF0F0;
defparam \CPU_RISCV|regs|rf~828feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y35_N17
dffeas \CPU_RISCV|regs|rf~828 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~828feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~2777_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~828_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~828 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~828 .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y38_N17
dffeas \CPU_RISCV|regs|rf~956 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~65_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2782_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~956_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~956 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~956 .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y37_N23
dffeas \CPU_RISCV|regs|rf~700 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~65_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2778_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~700_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~700 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~700 .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y38_N11
dffeas \CPU_RISCV|regs|rf~572 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~65_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2780_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~572_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~572 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~572 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y38_N10
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1603 (
// Equation(s):
// \CPU_RISCV|regs|rf~1603_combout  = (\CPU_RISCV|RS2[2]~3_combout  & ((\CPU_RISCV|regs|rf~700_q ) # ((\CPU_RISCV|RS2[3]~5_combout )))) # (!\CPU_RISCV|RS2[2]~3_combout  & (((\CPU_RISCV|regs|rf~572_q  & !\CPU_RISCV|RS2[3]~5_combout ))))

	.dataa(\CPU_RISCV|regs|rf~700_q ),
	.datab(\CPU_RISCV|RS2[2]~3_combout ),
	.datac(\CPU_RISCV|regs|rf~572_q ),
	.datad(\CPU_RISCV|RS2[3]~5_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1603_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1603 .lut_mask = 16'hCCB8;
defparam \CPU_RISCV|regs|rf~1603 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y38_N16
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1604 (
// Equation(s):
// \CPU_RISCV|regs|rf~1604_combout  = (\CPU_RISCV|RS2[3]~5_combout  & ((\CPU_RISCV|regs|rf~1603_combout  & ((\CPU_RISCV|regs|rf~956_q ))) # (!\CPU_RISCV|regs|rf~1603_combout  & (\CPU_RISCV|regs|rf~828_q )))) # (!\CPU_RISCV|RS2[3]~5_combout  & 
// (((\CPU_RISCV|regs|rf~1603_combout ))))

	.dataa(\CPU_RISCV|RS2[3]~5_combout ),
	.datab(\CPU_RISCV|regs|rf~828_q ),
	.datac(\CPU_RISCV|regs|rf~956_q ),
	.datad(\CPU_RISCV|regs|rf~1603_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1604_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1604 .lut_mask = 16'hF588;
defparam \CPU_RISCV|regs|rf~1604 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y33_N11
dffeas \CPU_RISCV|regs|rf~924 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~65_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2787_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~924_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~924 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~924 .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y37_N23
dffeas \CPU_RISCV|regs|rf~668 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~65_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2783_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~668_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~668 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~668 .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y33_N13
dffeas \CPU_RISCV|regs|rf~540 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~65_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2786_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~540_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~540 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~540 .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y37_N21
dffeas \CPU_RISCV|regs|rf~796 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~65_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2785_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~796_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~796 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~796 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N20
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1605 (
// Equation(s):
// \CPU_RISCV|regs|rf~1605_combout  = (\CPU_RISCV|RS2[2]~3_combout  & (((\CPU_RISCV|RS2[3]~5_combout )))) # (!\CPU_RISCV|RS2[2]~3_combout  & ((\CPU_RISCV|RS2[3]~5_combout  & ((\CPU_RISCV|regs|rf~796_q ))) # (!\CPU_RISCV|RS2[3]~5_combout  & 
// (\CPU_RISCV|regs|rf~540_q ))))

	.dataa(\CPU_RISCV|regs|rf~540_q ),
	.datab(\CPU_RISCV|RS2[2]~3_combout ),
	.datac(\CPU_RISCV|regs|rf~796_q ),
	.datad(\CPU_RISCV|RS2[3]~5_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1605_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1605 .lut_mask = 16'hFC22;
defparam \CPU_RISCV|regs|rf~1605 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N22
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1606 (
// Equation(s):
// \CPU_RISCV|regs|rf~1606_combout  = (\CPU_RISCV|RS2[2]~3_combout  & ((\CPU_RISCV|regs|rf~1605_combout  & (\CPU_RISCV|regs|rf~924_q )) # (!\CPU_RISCV|regs|rf~1605_combout  & ((\CPU_RISCV|regs|rf~668_q ))))) # (!\CPU_RISCV|RS2[2]~3_combout  & 
// (((\CPU_RISCV|regs|rf~1605_combout ))))

	.dataa(\CPU_RISCV|regs|rf~924_q ),
	.datab(\CPU_RISCV|RS2[2]~3_combout ),
	.datac(\CPU_RISCV|regs|rf~668_q ),
	.datad(\CPU_RISCV|regs|rf~1605_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1606_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1606 .lut_mask = 16'hBBC0;
defparam \CPU_RISCV|regs|rf~1606 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y38_N6
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1607 (
// Equation(s):
// \CPU_RISCV|regs|rf~1607_combout  = (\CPU_RISCV|RS2[0]~9_combout  & ((\CPU_RISCV|regs|rf~1604_combout ) # ((\CPU_RISCV|RS2[1]~7_combout )))) # (!\CPU_RISCV|RS2[0]~9_combout  & (((!\CPU_RISCV|RS2[1]~7_combout  & \CPU_RISCV|regs|rf~1606_combout ))))

	.dataa(\CPU_RISCV|RS2[0]~9_combout ),
	.datab(\CPU_RISCV|regs|rf~1604_combout ),
	.datac(\CPU_RISCV|RS2[1]~7_combout ),
	.datad(\CPU_RISCV|regs|rf~1606_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1607_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1607 .lut_mask = 16'hADA8;
defparam \CPU_RISCV|regs|rf~1607 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y39_N7
dffeas \CPU_RISCV|regs|rf~1020 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~65_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2742_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~1020_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1020 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~1020 .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y39_N3
dffeas \CPU_RISCV|regs|rf~892 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~65_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2788_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~892_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~892 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~892 .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y39_N21
dffeas \CPU_RISCV|regs|rf~636 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~65_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2792_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~636_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~636 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~636 .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y39_N1
dffeas \CPU_RISCV|regs|rf~764 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~65_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2790_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~764_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~764 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~764 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y39_N0
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1608 (
// Equation(s):
// \CPU_RISCV|regs|rf~1608_combout  = (\CPU_RISCV|RS2[3]~5_combout  & (((\CPU_RISCV|RS2[2]~3_combout )))) # (!\CPU_RISCV|RS2[3]~5_combout  & ((\CPU_RISCV|RS2[2]~3_combout  & ((\CPU_RISCV|regs|rf~764_q ))) # (!\CPU_RISCV|RS2[2]~3_combout  & 
// (\CPU_RISCV|regs|rf~636_q ))))

	.dataa(\CPU_RISCV|regs|rf~636_q ),
	.datab(\CPU_RISCV|RS2[3]~5_combout ),
	.datac(\CPU_RISCV|regs|rf~764_q ),
	.datad(\CPU_RISCV|RS2[2]~3_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1608_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1608 .lut_mask = 16'hFC22;
defparam \CPU_RISCV|regs|rf~1608 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y39_N2
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1609 (
// Equation(s):
// \CPU_RISCV|regs|rf~1609_combout  = (\CPU_RISCV|RS2[3]~5_combout  & ((\CPU_RISCV|regs|rf~1608_combout  & (\CPU_RISCV|regs|rf~1020_q )) # (!\CPU_RISCV|regs|rf~1608_combout  & ((\CPU_RISCV|regs|rf~892_q ))))) # (!\CPU_RISCV|RS2[3]~5_combout  & 
// (((\CPU_RISCV|regs|rf~1608_combout ))))

	.dataa(\CPU_RISCV|regs|rf~1020_q ),
	.datab(\CPU_RISCV|RS2[3]~5_combout ),
	.datac(\CPU_RISCV|regs|rf~892_q ),
	.datad(\CPU_RISCV|regs|rf~1608_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1609_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1609 .lut_mask = 16'hBBC0;
defparam \CPU_RISCV|regs|rf~1609 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y34_N7
dffeas \CPU_RISCV|regs|rf~988 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~65_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2735_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~988_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~988 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~988 .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y38_N5
dffeas \CPU_RISCV|regs|rf~732 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~65_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2774_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~732_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~732 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~732 .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y34_N17
dffeas \CPU_RISCV|regs|rf~604 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~65_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2776_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~604_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~604 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~604 .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y39_N9
dffeas \CPU_RISCV|regs|rf~860 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~65_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2775_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~860_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~860 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~860 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y39_N8
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1601 (
// Equation(s):
// \CPU_RISCV|regs|rf~1601_combout  = (\CPU_RISCV|RS2[2]~3_combout  & (((\CPU_RISCV|RS2[3]~5_combout )))) # (!\CPU_RISCV|RS2[2]~3_combout  & ((\CPU_RISCV|RS2[3]~5_combout  & ((\CPU_RISCV|regs|rf~860_q ))) # (!\CPU_RISCV|RS2[3]~5_combout  & 
// (\CPU_RISCV|regs|rf~604_q ))))

	.dataa(\CPU_RISCV|regs|rf~604_q ),
	.datab(\CPU_RISCV|RS2[2]~3_combout ),
	.datac(\CPU_RISCV|regs|rf~860_q ),
	.datad(\CPU_RISCV|RS2[3]~5_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1601_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1601 .lut_mask = 16'hFC22;
defparam \CPU_RISCV|regs|rf~1601 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y38_N4
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1602 (
// Equation(s):
// \CPU_RISCV|regs|rf~1602_combout  = (\CPU_RISCV|RS2[2]~3_combout  & ((\CPU_RISCV|regs|rf~1601_combout  & (\CPU_RISCV|regs|rf~988_q )) # (!\CPU_RISCV|regs|rf~1601_combout  & ((\CPU_RISCV|regs|rf~732_q ))))) # (!\CPU_RISCV|RS2[2]~3_combout  & 
// (((\CPU_RISCV|regs|rf~1601_combout ))))

	.dataa(\CPU_RISCV|regs|rf~988_q ),
	.datab(\CPU_RISCV|RS2[2]~3_combout ),
	.datac(\CPU_RISCV|regs|rf~732_q ),
	.datad(\CPU_RISCV|regs|rf~1601_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1602_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1602 .lut_mask = 16'hBBC0;
defparam \CPU_RISCV|regs|rf~1602 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y38_N8
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1610 (
// Equation(s):
// \CPU_RISCV|regs|rf~1610_combout  = (\CPU_RISCV|regs|rf~1607_combout  & ((\CPU_RISCV|regs|rf~1609_combout ) # ((!\CPU_RISCV|RS2[1]~7_combout )))) # (!\CPU_RISCV|regs|rf~1607_combout  & (((\CPU_RISCV|RS2[1]~7_combout  & \CPU_RISCV|regs|rf~1602_combout ))))

	.dataa(\CPU_RISCV|regs|rf~1607_combout ),
	.datab(\CPU_RISCV|regs|rf~1609_combout ),
	.datac(\CPU_RISCV|RS2[1]~7_combout ),
	.datad(\CPU_RISCV|regs|rf~1602_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1610_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1610 .lut_mask = 16'hDA8A;
defparam \CPU_RISCV|regs|rf~1610 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y32_N1
dffeas \CPU_RISCV|regs|rf~284 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~65_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2745_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~284_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~284 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~284 .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y32_N31
dffeas \CPU_RISCV|regs|rf~316 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~65_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2744_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~316_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~316 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~316 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y32_N30
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1611 (
// Equation(s):
// \CPU_RISCV|regs|rf~1611_combout  = (\CPU_RISCV|RS2[0]~9_combout  & (((\CPU_RISCV|regs|rf~316_q ) # (\CPU_RISCV|RS2[1]~7_combout )))) # (!\CPU_RISCV|RS2[0]~9_combout  & (\CPU_RISCV|regs|rf~284_q  & ((!\CPU_RISCV|RS2[1]~7_combout ))))

	.dataa(\CPU_RISCV|RS2[0]~9_combout ),
	.datab(\CPU_RISCV|regs|rf~284_q ),
	.datac(\CPU_RISCV|regs|rf~316_q ),
	.datad(\CPU_RISCV|RS2[1]~7_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1611_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1611 .lut_mask = 16'hAAE4;
defparam \CPU_RISCV|regs|rf~1611 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y32_N17
dffeas \CPU_RISCV|regs|rf~348 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~65_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2743_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~348_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~348 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~348 .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y32_N3
dffeas \CPU_RISCV|regs|rf~380 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~65_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2789_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~380_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~380 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~380 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y32_N16
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1612 (
// Equation(s):
// \CPU_RISCV|regs|rf~1612_combout  = (\CPU_RISCV|regs|rf~1611_combout  & (((\CPU_RISCV|regs|rf~380_q )) # (!\CPU_RISCV|RS2[1]~7_combout ))) # (!\CPU_RISCV|regs|rf~1611_combout  & (\CPU_RISCV|RS2[1]~7_combout  & (\CPU_RISCV|regs|rf~348_q )))

	.dataa(\CPU_RISCV|regs|rf~1611_combout ),
	.datab(\CPU_RISCV|RS2[1]~7_combout ),
	.datac(\CPU_RISCV|regs|rf~348_q ),
	.datad(\CPU_RISCV|regs|rf~380_q ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1612_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1612 .lut_mask = 16'hEA62;
defparam \CPU_RISCV|regs|rf~1612 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y35_N9
dffeas \CPU_RISCV|regs|rf~220 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~65_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2746_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~220_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~220 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~220 .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y34_N27
dffeas \CPU_RISCV|regs|rf~156 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~65_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2784_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~156_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~156 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~156 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y34_N26
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1613 (
// Equation(s):
// \CPU_RISCV|regs|rf~1613_combout  = (\CPU_RISCV|RS2[0]~9_combout  & (((\CPU_RISCV|RS2[1]~7_combout )))) # (!\CPU_RISCV|RS2[0]~9_combout  & ((\CPU_RISCV|RS2[1]~7_combout  & (\CPU_RISCV|regs|rf~220_q )) # (!\CPU_RISCV|RS2[1]~7_combout  & 
// ((\CPU_RISCV|regs|rf~156_q )))))

	.dataa(\CPU_RISCV|regs|rf~220_q ),
	.datab(\CPU_RISCV|RS2[0]~9_combout ),
	.datac(\CPU_RISCV|regs|rf~156_q ),
	.datad(\CPU_RISCV|RS2[1]~7_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1613_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1613 .lut_mask = 16'hEE30;
defparam \CPU_RISCV|regs|rf~1613 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y35_N3
dffeas \CPU_RISCV|regs|rf~188 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~65_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2779_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~188_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~188 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~188 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y34_N12
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1614 (
// Equation(s):
// \CPU_RISCV|regs|rf~1614_combout  = (\CPU_RISCV|regs|rf~1613_combout  & (((\CPU_RISCV|regs|rf~252_q )) # (!\CPU_RISCV|RS2[0]~9_combout ))) # (!\CPU_RISCV|regs|rf~1613_combout  & (\CPU_RISCV|RS2[0]~9_combout  & ((\CPU_RISCV|regs|rf~188_q ))))

	.dataa(\CPU_RISCV|regs|rf~1613_combout ),
	.datab(\CPU_RISCV|RS2[0]~9_combout ),
	.datac(\CPU_RISCV|regs|rf~252_q ),
	.datad(\CPU_RISCV|regs|rf~188_q ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1614_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1614 .lut_mask = 16'hE6A2;
defparam \CPU_RISCV|regs|rf~1614 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y40_N15
dffeas \CPU_RISCV|regs|rf~124 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~65_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2793_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~124_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~124 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~124 .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y40_N27
dffeas \CPU_RISCV|regs|rf~92 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~65_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2747_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~92_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~92 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~92 .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y40_N21
dffeas \CPU_RISCV|regs|rf~28 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~65_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2748_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~28_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~28 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~28 .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y40_N13
dffeas \CPU_RISCV|regs|rf~60 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~65_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2781_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~60_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~60 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~60 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y40_N12
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1615 (
// Equation(s):
// \CPU_RISCV|regs|rf~1615_combout  = (\CPU_RISCV|RS2[0]~9_combout  & (((\CPU_RISCV|regs|rf~60_q ) # (\CPU_RISCV|RS2[1]~7_combout )))) # (!\CPU_RISCV|RS2[0]~9_combout  & (\CPU_RISCV|regs|rf~28_q  & ((!\CPU_RISCV|RS2[1]~7_combout ))))

	.dataa(\CPU_RISCV|regs|rf~28_q ),
	.datab(\CPU_RISCV|RS2[0]~9_combout ),
	.datac(\CPU_RISCV|regs|rf~60_q ),
	.datad(\CPU_RISCV|RS2[1]~7_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1615_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1615 .lut_mask = 16'hCCE2;
defparam \CPU_RISCV|regs|rf~1615 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y40_N26
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1616 (
// Equation(s):
// \CPU_RISCV|regs|rf~1616_combout  = (\CPU_RISCV|RS2[1]~7_combout  & ((\CPU_RISCV|regs|rf~1615_combout  & (\CPU_RISCV|regs|rf~124_q )) # (!\CPU_RISCV|regs|rf~1615_combout  & ((\CPU_RISCV|regs|rf~92_q ))))) # (!\CPU_RISCV|RS2[1]~7_combout  & 
// (((\CPU_RISCV|regs|rf~1615_combout ))))

	.dataa(\CPU_RISCV|RS2[1]~7_combout ),
	.datab(\CPU_RISCV|regs|rf~124_q ),
	.datac(\CPU_RISCV|regs|rf~92_q ),
	.datad(\CPU_RISCV|regs|rf~1615_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1616_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1616 .lut_mask = 16'hDDA0;
defparam \CPU_RISCV|regs|rf~1616 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y36_N24
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1617 (
// Equation(s):
// \CPU_RISCV|regs|rf~1617_combout  = (\CPU_RISCV|RS2[2]~3_combout  & ((\CPU_RISCV|RS2[3]~5_combout ) # ((\CPU_RISCV|regs|rf~1614_combout )))) # (!\CPU_RISCV|RS2[2]~3_combout  & (!\CPU_RISCV|RS2[3]~5_combout  & ((\CPU_RISCV|regs|rf~1616_combout ))))

	.dataa(\CPU_RISCV|RS2[2]~3_combout ),
	.datab(\CPU_RISCV|RS2[3]~5_combout ),
	.datac(\CPU_RISCV|regs|rf~1614_combout ),
	.datad(\CPU_RISCV|regs|rf~1616_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1617_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1617 .lut_mask = 16'hB9A8;
defparam \CPU_RISCV|regs|rf~1617 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y33_N11
dffeas \CPU_RISCV|regs|rf~508 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|comb~65_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~2752_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~508_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~508 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~508 .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y36_N3
dffeas \CPU_RISCV|regs|rf~444 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~65_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2749_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~444_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~444 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~444 .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y36_N9
dffeas \CPU_RISCV|regs|rf~412 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~65_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2751_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~412_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~412 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~412 .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y36_N25
dffeas \CPU_RISCV|regs|rf~476 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~65_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2750_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~476_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~476 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~476 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y36_N24
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1618 (
// Equation(s):
// \CPU_RISCV|regs|rf~1618_combout  = (\CPU_RISCV|RS2[0]~9_combout  & (((\CPU_RISCV|RS2[1]~7_combout )))) # (!\CPU_RISCV|RS2[0]~9_combout  & ((\CPU_RISCV|RS2[1]~7_combout  & ((\CPU_RISCV|regs|rf~476_q ))) # (!\CPU_RISCV|RS2[1]~7_combout  & 
// (\CPU_RISCV|regs|rf~412_q ))))

	.dataa(\CPU_RISCV|regs|rf~412_q ),
	.datab(\CPU_RISCV|RS2[0]~9_combout ),
	.datac(\CPU_RISCV|regs|rf~476_q ),
	.datad(\CPU_RISCV|RS2[1]~7_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1618_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1618 .lut_mask = 16'hFC22;
defparam \CPU_RISCV|regs|rf~1618 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y36_N2
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1619 (
// Equation(s):
// \CPU_RISCV|regs|rf~1619_combout  = (\CPU_RISCV|RS2[0]~9_combout  & ((\CPU_RISCV|regs|rf~1618_combout  & (\CPU_RISCV|regs|rf~508_q )) # (!\CPU_RISCV|regs|rf~1618_combout  & ((\CPU_RISCV|regs|rf~444_q ))))) # (!\CPU_RISCV|RS2[0]~9_combout  & 
// (((\CPU_RISCV|regs|rf~1618_combout ))))

	.dataa(\CPU_RISCV|RS2[0]~9_combout ),
	.datab(\CPU_RISCV|regs|rf~508_q ),
	.datac(\CPU_RISCV|regs|rf~444_q ),
	.datad(\CPU_RISCV|regs|rf~1618_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1619_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1619 .lut_mask = 16'hDDA0;
defparam \CPU_RISCV|regs|rf~1619 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y36_N22
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1620 (
// Equation(s):
// \CPU_RISCV|regs|rf~1620_combout  = (\CPU_RISCV|regs|rf~1617_combout  & (((\CPU_RISCV|regs|rf~1619_combout ) # (!\CPU_RISCV|RS2[3]~5_combout )))) # (!\CPU_RISCV|regs|rf~1617_combout  & (\CPU_RISCV|regs|rf~1612_combout  & (\CPU_RISCV|RS2[3]~5_combout )))

	.dataa(\CPU_RISCV|regs|rf~1612_combout ),
	.datab(\CPU_RISCV|regs|rf~1617_combout ),
	.datac(\CPU_RISCV|RS2[3]~5_combout ),
	.datad(\CPU_RISCV|regs|rf~1619_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1620_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1620 .lut_mask = 16'hEC2C;
defparam \CPU_RISCV|regs|rf~1620 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y36_N4
cycloneive_lcell_comb \CPU_RISCV|regs|rd2[28]~4 (
// Equation(s):
// \CPU_RISCV|regs|rd2[28]~4_combout  = (!\CPU_RISCV|regs|Equal1~1_combout  & ((\CPU_RISCV|RS2[4]~10_combout  & (\CPU_RISCV|regs|rf~1610_combout )) # (!\CPU_RISCV|RS2[4]~10_combout  & ((\CPU_RISCV|regs|rf~1620_combout )))))

	.dataa(\CPU_RISCV|regs|rf~1610_combout ),
	.datab(\CPU_RISCV|RS2[4]~10_combout ),
	.datac(\CPU_RISCV|regs|rf~1620_combout ),
	.datad(\CPU_RISCV|regs|Equal1~1_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rd2[28]~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rd2[28]~4 .lut_mask = 16'h00B8;
defparam \CPU_RISCV|regs|rd2[28]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y34_N24
cycloneive_lcell_comb \CPU_RISCV|Add1~56 (
// Equation(s):
// \CPU_RISCV|Add1~56_combout  = ((\CPU_RISCV|regs|rd1[28]~3_combout  $ (\CPU_RISCV|regs|rd2[28]~4_combout  $ (!\CPU_RISCV|Add1~55 )))) # (GND)
// \CPU_RISCV|Add1~57  = CARRY((\CPU_RISCV|regs|rd1[28]~3_combout  & ((\CPU_RISCV|regs|rd2[28]~4_combout ) # (!\CPU_RISCV|Add1~55 ))) # (!\CPU_RISCV|regs|rd1[28]~3_combout  & (\CPU_RISCV|regs|rd2[28]~4_combout  & !\CPU_RISCV|Add1~55 )))

	.dataa(\CPU_RISCV|regs|rd1[28]~3_combout ),
	.datab(\CPU_RISCV|regs|rd2[28]~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU_RISCV|Add1~55 ),
	.combout(\CPU_RISCV|Add1~56_combout ),
	.cout(\CPU_RISCV|Add1~57 ));
// synopsys translate_off
defparam \CPU_RISCV|Add1~56 .lut_mask = 16'h698E;
defparam \CPU_RISCV|Add1~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y36_N14
cycloneive_lcell_comb \CPU_RISCV|Equal16~34 (
// Equation(s):
// \CPU_RISCV|Equal16~34_combout  = \CPU_RISCV|regs|rd1[28]~3_combout  $ (\CPU_RISCV|regs|rd2[28]~4_combout )

	.dataa(gnd),
	.datab(\CPU_RISCV|regs|rd1[28]~3_combout ),
	.datac(\CPU_RISCV|regs|rd2[28]~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_RISCV|Equal16~34_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|Equal16~34 .lut_mask = 16'h3C3C;
defparam \CPU_RISCV|Equal16~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y36_N12
cycloneive_lcell_comb \CPU_RISCV|ShiftLeft0~99 (
// Equation(s):
// \CPU_RISCV|ShiftLeft0~99_combout  = (\CPU_RISCV|imm[0]~21_combout  & ((\CPU_RISCV|regs|rd1[25]~6_combout ))) # (!\CPU_RISCV|imm[0]~21_combout  & (\CPU_RISCV|regs|rd1[26]~5_combout ))

	.dataa(gnd),
	.datab(\CPU_RISCV|imm[0]~21_combout ),
	.datac(\CPU_RISCV|regs|rd1[26]~5_combout ),
	.datad(\CPU_RISCV|regs|rd1[25]~6_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|ShiftLeft0~99_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|ShiftLeft0~99 .lut_mask = 16'hFC30;
defparam \CPU_RISCV|ShiftLeft0~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N18
cycloneive_lcell_comb \CPU_RISCV|comb~51 (
// Equation(s):
// \CPU_RISCV|comb~51_combout  = (\CPU_RISCV|imm[3]~18_combout ) # ((\CPU_RISCV|imm[1]~20_combout  & !\CPU_RISCV|imm[2]~19_combout ))

	.dataa(gnd),
	.datab(\CPU_RISCV|imm[1]~20_combout ),
	.datac(\CPU_RISCV|imm[2]~19_combout ),
	.datad(\CPU_RISCV|imm[3]~18_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~51_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~51 .lut_mask = 16'hFF0C;
defparam \CPU_RISCV|comb~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y37_N8
cycloneive_lcell_comb \CPU_RISCV|ShiftLeft0~42 (
// Equation(s):
// \CPU_RISCV|ShiftLeft0~42_combout  = (\CPU_RISCV|imm[0]~21_combout  & ((\CPU_RISCV|regs|rd1[27]~4_combout ))) # (!\CPU_RISCV|imm[0]~21_combout  & (\CPU_RISCV|regs|rd1[28]~3_combout ))

	.dataa(\CPU_RISCV|regs|rd1[28]~3_combout ),
	.datab(\CPU_RISCV|regs|rd1[27]~4_combout ),
	.datac(gnd),
	.datad(\CPU_RISCV|imm[0]~21_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|ShiftLeft0~42_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|ShiftLeft0~42 .lut_mask = 16'hCCAA;
defparam \CPU_RISCV|ShiftLeft0~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y33_N28
cycloneive_lcell_comb \CPU_RISCV|comb~59 (
// Equation(s):
// \CPU_RISCV|comb~59_combout  = (\CPU_RISCV|ShiftLeft0~5_combout  & (!\CPU_RISCV|comb~51_combout  & ((\CPU_RISCV|ShiftLeft0~42_combout )))) # (!\CPU_RISCV|ShiftLeft0~5_combout  & ((\CPU_RISCV|comb~51_combout ) # ((\CPU_RISCV|ShiftLeft0~102_combout ))))

	.dataa(\CPU_RISCV|ShiftLeft0~5_combout ),
	.datab(\CPU_RISCV|comb~51_combout ),
	.datac(\CPU_RISCV|ShiftLeft0~102_combout ),
	.datad(\CPU_RISCV|ShiftLeft0~42_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~59_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~59 .lut_mask = 16'h7654;
defparam \CPU_RISCV|comb~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y33_N12
cycloneive_lcell_comb \CPU_RISCV|comb~60 (
// Equation(s):
// \CPU_RISCV|comb~60_combout  = (\CPU_RISCV|comb~51_combout  & ((\CPU_RISCV|comb~59_combout  & ((\CPU_RISCV|ShiftLeft0~109_combout ))) # (!\CPU_RISCV|comb~59_combout  & (\CPU_RISCV|ShiftLeft0~99_combout )))) # (!\CPU_RISCV|comb~51_combout  & 
// (((\CPU_RISCV|comb~59_combout ))))

	.dataa(\CPU_RISCV|ShiftLeft0~99_combout ),
	.datab(\CPU_RISCV|comb~51_combout ),
	.datac(\CPU_RISCV|ShiftLeft0~109_combout ),
	.datad(\CPU_RISCV|comb~59_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~60_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~60 .lut_mask = 16'hF388;
defparam \CPU_RISCV|comb~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y33_N6
cycloneive_lcell_comb \CPU_RISCV|comb~61 (
// Equation(s):
// \CPU_RISCV|comb~61_combout  = (\CPU_RISCV|comb~50_combout  & ((\CPU_RISCV|comb~27_combout ) # ((\CPU_RISCV|comb~60_combout )))) # (!\CPU_RISCV|comb~50_combout  & (!\CPU_RISCV|comb~27_combout  & (\CPU_RISCV|Add3~56_combout )))

	.dataa(\CPU_RISCV|comb~50_combout ),
	.datab(\CPU_RISCV|comb~27_combout ),
	.datac(\CPU_RISCV|Add3~56_combout ),
	.datad(\CPU_RISCV|comb~60_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~61_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~61 .lut_mask = 16'hBA98;
defparam \CPU_RISCV|comb~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y33_N24
cycloneive_lcell_comb \CPU_RISCV|comb~62 (
// Equation(s):
// \CPU_RISCV|comb~62_combout  = (\CPU_RISCV|comb~210_combout  & ((\CPU_RISCV|comb~61_combout  & (\CPU_RISCV|imm[28]~31_combout )) # (!\CPU_RISCV|comb~61_combout  & ((\CPU_RISCV|Equal16~34_combout ))))) # (!\CPU_RISCV|comb~210_combout  & 
// (((\CPU_RISCV|comb~61_combout ))))

	.dataa(\CPU_RISCV|comb~210_combout ),
	.datab(\CPU_RISCV|imm[28]~31_combout ),
	.datac(\CPU_RISCV|Equal16~34_combout ),
	.datad(\CPU_RISCV|comb~61_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~62_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~62 .lut_mask = 16'hDDA0;
defparam \CPU_RISCV|comb~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y33_N18
cycloneive_lcell_comb \CPU_RISCV|comb~63 (
// Equation(s):
// \CPU_RISCV|comb~63_combout  = (\CPU_RISCV|comb~48_combout  & (((\CPU_RISCV|comb~49_combout ) # (\CPU_RISCV|Add2~56_combout )))) # (!\CPU_RISCV|comb~48_combout  & (\CPU_RISCV|comb~62_combout  & (!\CPU_RISCV|comb~49_combout )))

	.dataa(\CPU_RISCV|comb~48_combout ),
	.datab(\CPU_RISCV|comb~62_combout ),
	.datac(\CPU_RISCV|comb~49_combout ),
	.datad(\CPU_RISCV|Add2~56_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~63_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~63 .lut_mask = 16'hAEA4;
defparam \CPU_RISCV|comb~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y33_N20
cycloneive_lcell_comb \CPU_RISCV|comb~64 (
// Equation(s):
// \CPU_RISCV|comb~64_combout  = (\CPU_RISCV|comb~49_combout  & ((\CPU_RISCV|comb~63_combout  & ((\CPU_RISCV|Add1~56_combout ))) # (!\CPU_RISCV|comb~63_combout  & (\CPU_RISCV|ShiftLeft0~98_combout )))) # (!\CPU_RISCV|comb~49_combout  & 
// (((\CPU_RISCV|comb~63_combout ))))

	.dataa(\CPU_RISCV|ShiftLeft0~98_combout ),
	.datab(\CPU_RISCV|comb~49_combout ),
	.datac(\CPU_RISCV|Add1~56_combout ),
	.datad(\CPU_RISCV|comb~63_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~64_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~64 .lut_mask = 16'hF388;
defparam \CPU_RISCV|comb~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y33_N10
cycloneive_lcell_comb \CPU_RISCV|comb~65 (
// Equation(s):
// \CPU_RISCV|comb~65_combout  = (!\CPU_RISCV|comb~25_combout  & \CPU_RISCV|comb~64_combout )

	.dataa(gnd),
	.datab(\CPU_RISCV|comb~25_combout ),
	.datac(gnd),
	.datad(\CPU_RISCV|comb~64_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~65_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~65 .lut_mask = 16'h3300;
defparam \CPU_RISCV|comb~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y34_N13
dffeas \CPU_RISCV|regs|rf~252 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~65_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2791_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~252_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~252 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~252 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y35_N2
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1591 (
// Equation(s):
// \CPU_RISCV|regs|rf~1591_combout  = (\CPU_RISCV|RS1[1]~6_combout  & (((\CPU_RISCV|RS1[0]~7_combout )))) # (!\CPU_RISCV|RS1[1]~6_combout  & ((\CPU_RISCV|RS1[0]~7_combout  & ((\CPU_RISCV|regs|rf~188_q ))) # (!\CPU_RISCV|RS1[0]~7_combout  & 
// (\CPU_RISCV|regs|rf~156_q ))))

	.dataa(\CPU_RISCV|regs|rf~156_q ),
	.datab(\CPU_RISCV|RS1[1]~6_combout ),
	.datac(\CPU_RISCV|regs|rf~188_q ),
	.datad(\CPU_RISCV|RS1[0]~7_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1591_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1591 .lut_mask = 16'hFC22;
defparam \CPU_RISCV|regs|rf~1591 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y35_N8
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1592 (
// Equation(s):
// \CPU_RISCV|regs|rf~1592_combout  = (\CPU_RISCV|RS1[1]~6_combout  & ((\CPU_RISCV|regs|rf~1591_combout  & (\CPU_RISCV|regs|rf~252_q )) # (!\CPU_RISCV|regs|rf~1591_combout  & ((\CPU_RISCV|regs|rf~220_q ))))) # (!\CPU_RISCV|RS1[1]~6_combout  & 
// (((\CPU_RISCV|regs|rf~1591_combout ))))

	.dataa(\CPU_RISCV|regs|rf~252_q ),
	.datab(\CPU_RISCV|RS1[1]~6_combout ),
	.datac(\CPU_RISCV|regs|rf~220_q ),
	.datad(\CPU_RISCV|regs|rf~1591_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1592_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1592 .lut_mask = 16'hBBC0;
defparam \CPU_RISCV|regs|rf~1592 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y36_N8
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1598 (
// Equation(s):
// \CPU_RISCV|regs|rf~1598_combout  = (\CPU_RISCV|RS1[1]~6_combout  & (\CPU_RISCV|RS1[0]~7_combout )) # (!\CPU_RISCV|RS1[1]~6_combout  & ((\CPU_RISCV|RS1[0]~7_combout  & ((\CPU_RISCV|regs|rf~444_q ))) # (!\CPU_RISCV|RS1[0]~7_combout  & 
// (\CPU_RISCV|regs|rf~412_q ))))

	.dataa(\CPU_RISCV|RS1[1]~6_combout ),
	.datab(\CPU_RISCV|RS1[0]~7_combout ),
	.datac(\CPU_RISCV|regs|rf~412_q ),
	.datad(\CPU_RISCV|regs|rf~444_q ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1598_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1598 .lut_mask = 16'hDC98;
defparam \CPU_RISCV|regs|rf~1598 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y36_N26
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1599 (
// Equation(s):
// \CPU_RISCV|regs|rf~1599_combout  = (\CPU_RISCV|regs|rf~1598_combout  & (((\CPU_RISCV|regs|rf~508_q ) # (!\CPU_RISCV|RS1[1]~6_combout )))) # (!\CPU_RISCV|regs|rf~1598_combout  & (\CPU_RISCV|regs|rf~476_q  & ((\CPU_RISCV|RS1[1]~6_combout ))))

	.dataa(\CPU_RISCV|regs|rf~476_q ),
	.datab(\CPU_RISCV|regs|rf~508_q ),
	.datac(\CPU_RISCV|regs|rf~1598_combout ),
	.datad(\CPU_RISCV|RS1[1]~6_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1599_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1599 .lut_mask = 16'hCAF0;
defparam \CPU_RISCV|regs|rf~1599 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y32_N0
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1593 (
// Equation(s):
// \CPU_RISCV|regs|rf~1593_combout  = (\CPU_RISCV|RS1[0]~7_combout  & (((\CPU_RISCV|RS1[1]~6_combout )))) # (!\CPU_RISCV|RS1[0]~7_combout  & ((\CPU_RISCV|RS1[1]~6_combout  & (\CPU_RISCV|regs|rf~348_q )) # (!\CPU_RISCV|RS1[1]~6_combout  & 
// ((\CPU_RISCV|regs|rf~284_q )))))

	.dataa(\CPU_RISCV|RS1[0]~7_combout ),
	.datab(\CPU_RISCV|regs|rf~348_q ),
	.datac(\CPU_RISCV|regs|rf~284_q ),
	.datad(\CPU_RISCV|RS1[1]~6_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1593_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1593 .lut_mask = 16'hEE50;
defparam \CPU_RISCV|regs|rf~1593 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y32_N2
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1594 (
// Equation(s):
// \CPU_RISCV|regs|rf~1594_combout  = (\CPU_RISCV|RS1[0]~7_combout  & ((\CPU_RISCV|regs|rf~1593_combout  & ((\CPU_RISCV|regs|rf~380_q ))) # (!\CPU_RISCV|regs|rf~1593_combout  & (\CPU_RISCV|regs|rf~316_q )))) # (!\CPU_RISCV|RS1[0]~7_combout  & 
// (((\CPU_RISCV|regs|rf~1593_combout ))))

	.dataa(\CPU_RISCV|RS1[0]~7_combout ),
	.datab(\CPU_RISCV|regs|rf~316_q ),
	.datac(\CPU_RISCV|regs|rf~380_q ),
	.datad(\CPU_RISCV|regs|rf~1593_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1594_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1594 .lut_mask = 16'hF588;
defparam \CPU_RISCV|regs|rf~1594 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y40_N20
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1595 (
// Equation(s):
// \CPU_RISCV|regs|rf~1595_combout  = (\CPU_RISCV|RS1[0]~7_combout  & (((\CPU_RISCV|RS1[1]~6_combout )))) # (!\CPU_RISCV|RS1[0]~7_combout  & ((\CPU_RISCV|RS1[1]~6_combout  & (\CPU_RISCV|regs|rf~92_q )) # (!\CPU_RISCV|RS1[1]~6_combout  & 
// ((\CPU_RISCV|regs|rf~28_q )))))

	.dataa(\CPU_RISCV|regs|rf~92_q ),
	.datab(\CPU_RISCV|RS1[0]~7_combout ),
	.datac(\CPU_RISCV|regs|rf~28_q ),
	.datad(\CPU_RISCV|RS1[1]~6_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1595_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1595 .lut_mask = 16'hEE30;
defparam \CPU_RISCV|regs|rf~1595 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y40_N14
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1596 (
// Equation(s):
// \CPU_RISCV|regs|rf~1596_combout  = (\CPU_RISCV|RS1[0]~7_combout  & ((\CPU_RISCV|regs|rf~1595_combout  & ((\CPU_RISCV|regs|rf~124_q ))) # (!\CPU_RISCV|regs|rf~1595_combout  & (\CPU_RISCV|regs|rf~60_q )))) # (!\CPU_RISCV|RS1[0]~7_combout  & 
// (((\CPU_RISCV|regs|rf~1595_combout ))))

	.dataa(\CPU_RISCV|regs|rf~60_q ),
	.datab(\CPU_RISCV|RS1[0]~7_combout ),
	.datac(\CPU_RISCV|regs|rf~124_q ),
	.datad(\CPU_RISCV|regs|rf~1595_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1596_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1596 .lut_mask = 16'hF388;
defparam \CPU_RISCV|regs|rf~1596 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y37_N2
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1597 (
// Equation(s):
// \CPU_RISCV|regs|rf~1597_combout  = (\CPU_RISCV|RS1[3]~5_combout  & ((\CPU_RISCV|RS1[2]~4_combout ) # ((\CPU_RISCV|regs|rf~1594_combout )))) # (!\CPU_RISCV|RS1[3]~5_combout  & (!\CPU_RISCV|RS1[2]~4_combout  & ((\CPU_RISCV|regs|rf~1596_combout ))))

	.dataa(\CPU_RISCV|RS1[3]~5_combout ),
	.datab(\CPU_RISCV|RS1[2]~4_combout ),
	.datac(\CPU_RISCV|regs|rf~1594_combout ),
	.datad(\CPU_RISCV|regs|rf~1596_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1597_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1597 .lut_mask = 16'hB9A8;
defparam \CPU_RISCV|regs|rf~1597 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y37_N4
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1600 (
// Equation(s):
// \CPU_RISCV|regs|rf~1600_combout  = (\CPU_RISCV|RS1[2]~4_combout  & ((\CPU_RISCV|regs|rf~1597_combout  & ((\CPU_RISCV|regs|rf~1599_combout ))) # (!\CPU_RISCV|regs|rf~1597_combout  & (\CPU_RISCV|regs|rf~1592_combout )))) # (!\CPU_RISCV|RS1[2]~4_combout  & 
// (((\CPU_RISCV|regs|rf~1597_combout ))))

	.dataa(\CPU_RISCV|regs|rf~1592_combout ),
	.datab(\CPU_RISCV|RS1[2]~4_combout ),
	.datac(\CPU_RISCV|regs|rf~1599_combout ),
	.datad(\CPU_RISCV|regs|rf~1597_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1600_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1600 .lut_mask = 16'hF388;
defparam \CPU_RISCV|regs|rf~1600 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y33_N12
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1585 (
// Equation(s):
// \CPU_RISCV|regs|rf~1585_combout  = (\CPU_RISCV|RS1[3]~5_combout  & (((\CPU_RISCV|RS1[2]~4_combout )))) # (!\CPU_RISCV|RS1[3]~5_combout  & ((\CPU_RISCV|RS1[2]~4_combout  & (\CPU_RISCV|regs|rf~668_q )) # (!\CPU_RISCV|RS1[2]~4_combout  & 
// ((\CPU_RISCV|regs|rf~540_q )))))

	.dataa(\CPU_RISCV|regs|rf~668_q ),
	.datab(\CPU_RISCV|RS1[3]~5_combout ),
	.datac(\CPU_RISCV|regs|rf~540_q ),
	.datad(\CPU_RISCV|RS1[2]~4_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1585_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1585 .lut_mask = 16'hEE30;
defparam \CPU_RISCV|regs|rf~1585 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y33_N10
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1586 (
// Equation(s):
// \CPU_RISCV|regs|rf~1586_combout  = (\CPU_RISCV|RS1[3]~5_combout  & ((\CPU_RISCV|regs|rf~1585_combout  & ((\CPU_RISCV|regs|rf~924_q ))) # (!\CPU_RISCV|regs|rf~1585_combout  & (\CPU_RISCV|regs|rf~796_q )))) # (!\CPU_RISCV|RS1[3]~5_combout  & 
// (((\CPU_RISCV|regs|rf~1585_combout ))))

	.dataa(\CPU_RISCV|regs|rf~796_q ),
	.datab(\CPU_RISCV|RS1[3]~5_combout ),
	.datac(\CPU_RISCV|regs|rf~924_q ),
	.datad(\CPU_RISCV|regs|rf~1585_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1586_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1586 .lut_mask = 16'hF388;
defparam \CPU_RISCV|regs|rf~1586 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y34_N16
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1583 (
// Equation(s):
// \CPU_RISCV|regs|rf~1583_combout  = (\CPU_RISCV|RS1[2]~4_combout  & ((\CPU_RISCV|regs|rf~732_q ) # ((\CPU_RISCV|RS1[3]~5_combout )))) # (!\CPU_RISCV|RS1[2]~4_combout  & (((\CPU_RISCV|regs|rf~604_q  & !\CPU_RISCV|RS1[3]~5_combout ))))

	.dataa(\CPU_RISCV|regs|rf~732_q ),
	.datab(\CPU_RISCV|RS1[2]~4_combout ),
	.datac(\CPU_RISCV|regs|rf~604_q ),
	.datad(\CPU_RISCV|RS1[3]~5_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1583_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1583 .lut_mask = 16'hCCB8;
defparam \CPU_RISCV|regs|rf~1583 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y34_N6
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1584 (
// Equation(s):
// \CPU_RISCV|regs|rf~1584_combout  = (\CPU_RISCV|RS1[3]~5_combout  & ((\CPU_RISCV|regs|rf~1583_combout  & ((\CPU_RISCV|regs|rf~988_q ))) # (!\CPU_RISCV|regs|rf~1583_combout  & (\CPU_RISCV|regs|rf~860_q )))) # (!\CPU_RISCV|RS1[3]~5_combout  & 
// (((\CPU_RISCV|regs|rf~1583_combout ))))

	.dataa(\CPU_RISCV|regs|rf~860_q ),
	.datab(\CPU_RISCV|RS1[3]~5_combout ),
	.datac(\CPU_RISCV|regs|rf~988_q ),
	.datad(\CPU_RISCV|regs|rf~1583_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1584_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1584 .lut_mask = 16'hF388;
defparam \CPU_RISCV|regs|rf~1584 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y37_N26
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1587 (
// Equation(s):
// \CPU_RISCV|regs|rf~1587_combout  = (\CPU_RISCV|RS1[0]~7_combout  & (((\CPU_RISCV|RS1[1]~6_combout )))) # (!\CPU_RISCV|RS1[0]~7_combout  & ((\CPU_RISCV|RS1[1]~6_combout  & ((\CPU_RISCV|regs|rf~1584_combout ))) # (!\CPU_RISCV|RS1[1]~6_combout  & 
// (\CPU_RISCV|regs|rf~1586_combout ))))

	.dataa(\CPU_RISCV|regs|rf~1586_combout ),
	.datab(\CPU_RISCV|RS1[0]~7_combout ),
	.datac(\CPU_RISCV|regs|rf~1584_combout ),
	.datad(\CPU_RISCV|RS1[1]~6_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1587_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1587 .lut_mask = 16'hFC22;
defparam \CPU_RISCV|regs|rf~1587 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y37_N4
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1581 (
// Equation(s):
// \CPU_RISCV|regs|rf~1581_combout  = (\CPU_RISCV|RS1[3]~5_combout  & ((\CPU_RISCV|regs|rf~828_q ) # ((\CPU_RISCV|RS1[2]~4_combout )))) # (!\CPU_RISCV|RS1[3]~5_combout  & (((\CPU_RISCV|regs|rf~572_q  & !\CPU_RISCV|RS1[2]~4_combout ))))

	.dataa(\CPU_RISCV|RS1[3]~5_combout ),
	.datab(\CPU_RISCV|regs|rf~828_q ),
	.datac(\CPU_RISCV|regs|rf~572_q ),
	.datad(\CPU_RISCV|RS1[2]~4_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1581_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1581 .lut_mask = 16'hAAD8;
defparam \CPU_RISCV|regs|rf~1581 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y37_N22
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1582 (
// Equation(s):
// \CPU_RISCV|regs|rf~1582_combout  = (\CPU_RISCV|RS1[2]~4_combout  & ((\CPU_RISCV|regs|rf~1581_combout  & (\CPU_RISCV|regs|rf~956_q )) # (!\CPU_RISCV|regs|rf~1581_combout  & ((\CPU_RISCV|regs|rf~700_q ))))) # (!\CPU_RISCV|RS1[2]~4_combout  & 
// (((\CPU_RISCV|regs|rf~1581_combout ))))

	.dataa(\CPU_RISCV|regs|rf~956_q ),
	.datab(\CPU_RISCV|RS1[2]~4_combout ),
	.datac(\CPU_RISCV|regs|rf~700_q ),
	.datad(\CPU_RISCV|regs|rf~1581_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1582_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1582 .lut_mask = 16'hBBC0;
defparam \CPU_RISCV|regs|rf~1582 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y39_N20
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1588 (
// Equation(s):
// \CPU_RISCV|regs|rf~1588_combout  = (\CPU_RISCV|RS1[2]~4_combout  & (((\CPU_RISCV|RS1[3]~5_combout )))) # (!\CPU_RISCV|RS1[2]~4_combout  & ((\CPU_RISCV|RS1[3]~5_combout  & (\CPU_RISCV|regs|rf~892_q )) # (!\CPU_RISCV|RS1[3]~5_combout  & 
// ((\CPU_RISCV|regs|rf~636_q )))))

	.dataa(\CPU_RISCV|regs|rf~892_q ),
	.datab(\CPU_RISCV|RS1[2]~4_combout ),
	.datac(\CPU_RISCV|regs|rf~636_q ),
	.datad(\CPU_RISCV|RS1[3]~5_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1588_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1588 .lut_mask = 16'hEE30;
defparam \CPU_RISCV|regs|rf~1588 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y39_N6
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1589 (
// Equation(s):
// \CPU_RISCV|regs|rf~1589_combout  = (\CPU_RISCV|RS1[2]~4_combout  & ((\CPU_RISCV|regs|rf~1588_combout  & ((\CPU_RISCV|regs|rf~1020_q ))) # (!\CPU_RISCV|regs|rf~1588_combout  & (\CPU_RISCV|regs|rf~764_q )))) # (!\CPU_RISCV|RS1[2]~4_combout  & 
// (((\CPU_RISCV|regs|rf~1588_combout ))))

	.dataa(\CPU_RISCV|regs|rf~764_q ),
	.datab(\CPU_RISCV|RS1[2]~4_combout ),
	.datac(\CPU_RISCV|regs|rf~1020_q ),
	.datad(\CPU_RISCV|regs|rf~1588_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1589_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1589 .lut_mask = 16'hF388;
defparam \CPU_RISCV|regs|rf~1589 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y37_N0
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1590 (
// Equation(s):
// \CPU_RISCV|regs|rf~1590_combout  = (\CPU_RISCV|regs|rf~1587_combout  & (((\CPU_RISCV|regs|rf~1589_combout ) # (!\CPU_RISCV|RS1[0]~7_combout )))) # (!\CPU_RISCV|regs|rf~1587_combout  & (\CPU_RISCV|regs|rf~1582_combout  & ((\CPU_RISCV|RS1[0]~7_combout ))))

	.dataa(\CPU_RISCV|regs|rf~1587_combout ),
	.datab(\CPU_RISCV|regs|rf~1582_combout ),
	.datac(\CPU_RISCV|regs|rf~1589_combout ),
	.datad(\CPU_RISCV|RS1[0]~7_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1590_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1590 .lut_mask = 16'hE4AA;
defparam \CPU_RISCV|regs|rf~1590 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y37_N30
cycloneive_lcell_comb \CPU_RISCV|regs|rd1[28]~3 (
// Equation(s):
// \CPU_RISCV|regs|rd1[28]~3_combout  = (!\CPU_RISCV|regs|Equal0~1_combout  & ((\CPU_RISCV|RS1[4]~8_combout  & ((\CPU_RISCV|regs|rf~1590_combout ))) # (!\CPU_RISCV|RS1[4]~8_combout  & (\CPU_RISCV|regs|rf~1600_combout ))))

	.dataa(\CPU_RISCV|regs|Equal0~1_combout ),
	.datab(\CPU_RISCV|RS1[4]~8_combout ),
	.datac(\CPU_RISCV|regs|rf~1600_combout ),
	.datad(\CPU_RISCV|regs|rf~1590_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rd1[28]~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rd1[28]~3 .lut_mask = 16'h5410;
defparam \CPU_RISCV|regs|rd1[28]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N24
cycloneive_lcell_comb \CPU_RISCV|Add2~56 (
// Equation(s):
// \CPU_RISCV|Add2~56_combout  = ((\CPU_RISCV|regs|rd1[28]~3_combout  $ (\CPU_RISCV|imm[28]~31_combout  $ (!\CPU_RISCV|Add2~55 )))) # (GND)
// \CPU_RISCV|Add2~57  = CARRY((\CPU_RISCV|regs|rd1[28]~3_combout  & ((\CPU_RISCV|imm[28]~31_combout ) # (!\CPU_RISCV|Add2~55 ))) # (!\CPU_RISCV|regs|rd1[28]~3_combout  & (\CPU_RISCV|imm[28]~31_combout  & !\CPU_RISCV|Add2~55 )))

	.dataa(\CPU_RISCV|regs|rd1[28]~3_combout ),
	.datab(\CPU_RISCV|imm[28]~31_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU_RISCV|Add2~55 ),
	.combout(\CPU_RISCV|Add2~56_combout ),
	.cout(\CPU_RISCV|Add2~57 ));
// synopsys translate_off
defparam \CPU_RISCV|Add2~56 .lut_mask = 16'h698E;
defparam \CPU_RISCV|Add2~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y39_N10
cycloneive_lcell_comb \CPU_RISCV|Add0~92 (
// Equation(s):
// \CPU_RISCV|Add0~92_combout  = (!\CPU_RISCV|pc[21]~3_combout  & ((\CPU_RISCV|is_jalr~0_combout  & ((\CPU_RISCV|Add2~56_combout ))) # (!\CPU_RISCV|is_jalr~0_combout  & (\CPU_RISCV|Add3~56_combout ))))

	.dataa(\CPU_RISCV|Add3~56_combout ),
	.datab(\CPU_RISCV|pc[21]~3_combout ),
	.datac(\CPU_RISCV|is_jalr~0_combout ),
	.datad(\CPU_RISCV|Add2~56_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|Add0~92_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|Add0~92 .lut_mask = 16'h3202;
defparam \CPU_RISCV|Add0~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y39_N28
cycloneive_lcell_comb \CPU_RISCV|Add0~93 (
// Equation(s):
// \CPU_RISCV|Add0~93_combout  = (\CPU_RISCV|Add0~92_combout ) # ((\CPU_RISCV|pc[21]~3_combout  & \CPU_RISCV|Add0~79_combout ))

	.dataa(gnd),
	.datab(\CPU_RISCV|pc[21]~3_combout ),
	.datac(\CPU_RISCV|Add0~79_combout ),
	.datad(\CPU_RISCV|Add0~92_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|Add0~93_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|Add0~93 .lut_mask = 16'hFFC0;
defparam \CPU_RISCV|Add0~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y39_N30
cycloneive_lcell_comb \CPU_RISCV|Add0~94 (
// Equation(s):
// \CPU_RISCV|Add0~94_combout  = (\CPU_RISCV|pc[21]~2_combout  & ((\CPU_RISCV|pc[21]~1_combout  & (\CPU_RISCV|Add0~79_combout )) # (!\CPU_RISCV|pc[21]~1_combout  & ((\CPU_RISCV|Add0~93_combout ))))) # (!\CPU_RISCV|pc[21]~2_combout  & 
// (((\CPU_RISCV|Add0~93_combout ))))

	.dataa(\CPU_RISCV|Add0~79_combout ),
	.datab(\CPU_RISCV|pc[21]~2_combout ),
	.datac(\CPU_RISCV|pc[21]~1_combout ),
	.datad(\CPU_RISCV|Add0~93_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|Add0~94_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|Add0~94 .lut_mask = 16'hBF80;
defparam \CPU_RISCV|Add0~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y39_N31
dffeas \CPU_RISCV|pc[28] (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|Add0~94_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|pc [28]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|pc[28] .is_wysiwyg = "true";
defparam \CPU_RISCV|pc[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N24
cycloneive_lcell_comb \CPU_RISCV|Add0~81 (
// Equation(s):
// \CPU_RISCV|Add0~81_combout  = (\CPU_RISCV|pc [29] & (!\CPU_RISCV|Add0~80 )) # (!\CPU_RISCV|pc [29] & ((\CPU_RISCV|Add0~80 ) # (GND)))
// \CPU_RISCV|Add0~82  = CARRY((!\CPU_RISCV|Add0~80 ) # (!\CPU_RISCV|pc [29]))

	.dataa(\CPU_RISCV|pc [29]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU_RISCV|Add0~80 ),
	.combout(\CPU_RISCV|Add0~81_combout ),
	.cout(\CPU_RISCV|Add0~82 ));
// synopsys translate_off
defparam \CPU_RISCV|Add0~81 .lut_mask = 16'h5A5F;
defparam \CPU_RISCV|Add0~81 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N26
cycloneive_lcell_comb \CPU_RISCV|Add2~58 (
// Equation(s):
// \CPU_RISCV|Add2~58_combout  = (\CPU_RISCV|imm[29]~29_combout  & ((\CPU_RISCV|regs|rd1[29]~2_combout  & (\CPU_RISCV|Add2~57  & VCC)) # (!\CPU_RISCV|regs|rd1[29]~2_combout  & (!\CPU_RISCV|Add2~57 )))) # (!\CPU_RISCV|imm[29]~29_combout  & 
// ((\CPU_RISCV|regs|rd1[29]~2_combout  & (!\CPU_RISCV|Add2~57 )) # (!\CPU_RISCV|regs|rd1[29]~2_combout  & ((\CPU_RISCV|Add2~57 ) # (GND)))))
// \CPU_RISCV|Add2~59  = CARRY((\CPU_RISCV|imm[29]~29_combout  & (!\CPU_RISCV|regs|rd1[29]~2_combout  & !\CPU_RISCV|Add2~57 )) # (!\CPU_RISCV|imm[29]~29_combout  & ((!\CPU_RISCV|Add2~57 ) # (!\CPU_RISCV|regs|rd1[29]~2_combout ))))

	.dataa(\CPU_RISCV|imm[29]~29_combout ),
	.datab(\CPU_RISCV|regs|rd1[29]~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU_RISCV|Add2~57 ),
	.combout(\CPU_RISCV|Add2~58_combout ),
	.cout(\CPU_RISCV|Add2~59 ));
// synopsys translate_off
defparam \CPU_RISCV|Add2~58 .lut_mask = 16'h9617;
defparam \CPU_RISCV|Add2~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y39_N2
cycloneive_lcell_comb \CPU_RISCV|Add0~89 (
// Equation(s):
// \CPU_RISCV|Add0~89_combout  = (!\CPU_RISCV|pc[21]~3_combout  & ((\CPU_RISCV|is_jalr~0_combout  & ((\CPU_RISCV|Add2~58_combout ))) # (!\CPU_RISCV|is_jalr~0_combout  & (\CPU_RISCV|Add3~58_combout ))))

	.dataa(\CPU_RISCV|is_jalr~0_combout ),
	.datab(\CPU_RISCV|Add3~58_combout ),
	.datac(\CPU_RISCV|pc[21]~3_combout ),
	.datad(\CPU_RISCV|Add2~58_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|Add0~89_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|Add0~89 .lut_mask = 16'h0E04;
defparam \CPU_RISCV|Add0~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y39_N8
cycloneive_lcell_comb \CPU_RISCV|Add0~90 (
// Equation(s):
// \CPU_RISCV|Add0~90_combout  = (\CPU_RISCV|Add0~89_combout ) # ((\CPU_RISCV|Add0~81_combout  & \CPU_RISCV|pc[21]~3_combout ))

	.dataa(gnd),
	.datab(\CPU_RISCV|Add0~81_combout ),
	.datac(\CPU_RISCV|pc[21]~3_combout ),
	.datad(\CPU_RISCV|Add0~89_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|Add0~90_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|Add0~90 .lut_mask = 16'hFFC0;
defparam \CPU_RISCV|Add0~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y39_N0
cycloneive_lcell_comb \CPU_RISCV|Add0~91 (
// Equation(s):
// \CPU_RISCV|Add0~91_combout  = (\CPU_RISCV|pc[21]~1_combout  & ((\CPU_RISCV|pc[21]~2_combout  & (\CPU_RISCV|Add0~81_combout )) # (!\CPU_RISCV|pc[21]~2_combout  & ((\CPU_RISCV|Add0~90_combout ))))) # (!\CPU_RISCV|pc[21]~1_combout  & 
// (((\CPU_RISCV|Add0~90_combout ))))

	.dataa(\CPU_RISCV|pc[21]~1_combout ),
	.datab(\CPU_RISCV|Add0~81_combout ),
	.datac(\CPU_RISCV|Add0~90_combout ),
	.datad(\CPU_RISCV|pc[21]~2_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|Add0~91_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|Add0~91 .lut_mask = 16'hD8F0;
defparam \CPU_RISCV|Add0~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y39_N1
dffeas \CPU_RISCV|pc[29] (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|Add0~91_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|pc [29]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|pc[29] .is_wysiwyg = "true";
defparam \CPU_RISCV|pc[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N26
cycloneive_lcell_comb \CPU_RISCV|Add3~58 (
// Equation(s):
// \CPU_RISCV|Add3~58_combout  = (\CPU_RISCV|pc [29] & ((\CPU_RISCV|imm[29]~29_combout  & (\CPU_RISCV|Add3~57  & VCC)) # (!\CPU_RISCV|imm[29]~29_combout  & (!\CPU_RISCV|Add3~57 )))) # (!\CPU_RISCV|pc [29] & ((\CPU_RISCV|imm[29]~29_combout  & 
// (!\CPU_RISCV|Add3~57 )) # (!\CPU_RISCV|imm[29]~29_combout  & ((\CPU_RISCV|Add3~57 ) # (GND)))))
// \CPU_RISCV|Add3~59  = CARRY((\CPU_RISCV|pc [29] & (!\CPU_RISCV|imm[29]~29_combout  & !\CPU_RISCV|Add3~57 )) # (!\CPU_RISCV|pc [29] & ((!\CPU_RISCV|Add3~57 ) # (!\CPU_RISCV|imm[29]~29_combout ))))

	.dataa(\CPU_RISCV|pc [29]),
	.datab(\CPU_RISCV|imm[29]~29_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU_RISCV|Add3~57 ),
	.combout(\CPU_RISCV|Add3~58_combout ),
	.cout(\CPU_RISCV|Add3~59 ));
// synopsys translate_off
defparam \CPU_RISCV|Add3~58 .lut_mask = 16'h9617;
defparam \CPU_RISCV|Add3~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y36_N4
cycloneive_lcell_comb \CPU_RISCV|ShiftLeft0~78 (
// Equation(s):
// \CPU_RISCV|ShiftLeft0~78_combout  = (\CPU_RISCV|imm[0]~21_combout  & ((\CPU_RISCV|regs|rd1[26]~5_combout ))) # (!\CPU_RISCV|imm[0]~21_combout  & (\CPU_RISCV|regs|rd1[27]~4_combout ))

	.dataa(gnd),
	.datab(\CPU_RISCV|regs|rd1[27]~4_combout ),
	.datac(\CPU_RISCV|regs|rd1[26]~5_combout ),
	.datad(\CPU_RISCV|imm[0]~21_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|ShiftLeft0~78_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|ShiftLeft0~78 .lut_mask = 16'hF0CC;
defparam \CPU_RISCV|ShiftLeft0~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y38_N2
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1541 (
// Equation(s):
// \CPU_RISCV|regs|rf~1541_combout  = (\CPU_RISCV|RS1[3]~5_combout  & ((\CPU_RISCV|RS1[2]~4_combout ) # ((\CPU_RISCV|regs|rf~861_q )))) # (!\CPU_RISCV|RS1[3]~5_combout  & (!\CPU_RISCV|RS1[2]~4_combout  & (\CPU_RISCV|regs|rf~605_q )))

	.dataa(\CPU_RISCV|RS1[3]~5_combout ),
	.datab(\CPU_RISCV|RS1[2]~4_combout ),
	.datac(\CPU_RISCV|regs|rf~605_q ),
	.datad(\CPU_RISCV|regs|rf~861_q ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1541_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1541 .lut_mask = 16'hBA98;
defparam \CPU_RISCV|regs|rf~1541 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y38_N20
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1542 (
// Equation(s):
// \CPU_RISCV|regs|rf~1542_combout  = (\CPU_RISCV|RS1[2]~4_combout  & ((\CPU_RISCV|regs|rf~1541_combout  & ((\CPU_RISCV|regs|rf~989_q ))) # (!\CPU_RISCV|regs|rf~1541_combout  & (\CPU_RISCV|regs|rf~733_q )))) # (!\CPU_RISCV|RS1[2]~4_combout  & 
// (((\CPU_RISCV|regs|rf~1541_combout ))))

	.dataa(\CPU_RISCV|regs|rf~733_q ),
	.datab(\CPU_RISCV|RS1[2]~4_combout ),
	.datac(\CPU_RISCV|regs|rf~989_q ),
	.datad(\CPU_RISCV|regs|rf~1541_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1542_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1542 .lut_mask = 16'hF388;
defparam \CPU_RISCV|regs|rf~1542 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y33_N16
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1545 (
// Equation(s):
// \CPU_RISCV|regs|rf~1545_combout  = (\CPU_RISCV|RS1[2]~4_combout  & (((\CPU_RISCV|RS1[3]~5_combout )))) # (!\CPU_RISCV|RS1[2]~4_combout  & ((\CPU_RISCV|RS1[3]~5_combout  & (\CPU_RISCV|regs|rf~797_q )) # (!\CPU_RISCV|RS1[3]~5_combout  & 
// ((\CPU_RISCV|regs|rf~541_q )))))

	.dataa(\CPU_RISCV|RS1[2]~4_combout ),
	.datab(\CPU_RISCV|regs|rf~797_q ),
	.datac(\CPU_RISCV|regs|rf~541_q ),
	.datad(\CPU_RISCV|RS1[3]~5_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1545_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1545 .lut_mask = 16'hEE50;
defparam \CPU_RISCV|regs|rf~1545 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y33_N26
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1546 (
// Equation(s):
// \CPU_RISCV|regs|rf~1546_combout  = (\CPU_RISCV|RS1[2]~4_combout  & ((\CPU_RISCV|regs|rf~1545_combout  & ((\CPU_RISCV|regs|rf~925_q ))) # (!\CPU_RISCV|regs|rf~1545_combout  & (\CPU_RISCV|regs|rf~669_q )))) # (!\CPU_RISCV|RS1[2]~4_combout  & 
// (((\CPU_RISCV|regs|rf~1545_combout ))))

	.dataa(\CPU_RISCV|RS1[2]~4_combout ),
	.datab(\CPU_RISCV|regs|rf~669_q ),
	.datac(\CPU_RISCV|regs|rf~925_q ),
	.datad(\CPU_RISCV|regs|rf~1545_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1546_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1546 .lut_mask = 16'hF588;
defparam \CPU_RISCV|regs|rf~1546 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y37_N14
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1543 (
// Equation(s):
// \CPU_RISCV|regs|rf~1543_combout  = (\CPU_RISCV|RS1[2]~4_combout  & ((\CPU_RISCV|regs|rf~701_q ) # ((\CPU_RISCV|RS1[3]~5_combout )))) # (!\CPU_RISCV|RS1[2]~4_combout  & (((\CPU_RISCV|regs|rf~573_q  & !\CPU_RISCV|RS1[3]~5_combout ))))

	.dataa(\CPU_RISCV|regs|rf~701_q ),
	.datab(\CPU_RISCV|RS1[2]~4_combout ),
	.datac(\CPU_RISCV|regs|rf~573_q ),
	.datad(\CPU_RISCV|RS1[3]~5_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1543_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1543 .lut_mask = 16'hCCB8;
defparam \CPU_RISCV|regs|rf~1543 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y37_N28
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1544 (
// Equation(s):
// \CPU_RISCV|regs|rf~1544_combout  = (\CPU_RISCV|regs|rf~1543_combout  & (((\CPU_RISCV|regs|rf~957_q ) # (!\CPU_RISCV|RS1[3]~5_combout )))) # (!\CPU_RISCV|regs|rf~1543_combout  & (\CPU_RISCV|regs|rf~829_q  & ((\CPU_RISCV|RS1[3]~5_combout ))))

	.dataa(\CPU_RISCV|regs|rf~829_q ),
	.datab(\CPU_RISCV|regs|rf~1543_combout ),
	.datac(\CPU_RISCV|regs|rf~957_q ),
	.datad(\CPU_RISCV|RS1[3]~5_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1544_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1544 .lut_mask = 16'hE2CC;
defparam \CPU_RISCV|regs|rf~1544 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y37_N16
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1547 (
// Equation(s):
// \CPU_RISCV|regs|rf~1547_combout  = (\CPU_RISCV|RS1[1]~6_combout  & (\CPU_RISCV|RS1[0]~7_combout )) # (!\CPU_RISCV|RS1[1]~6_combout  & ((\CPU_RISCV|RS1[0]~7_combout  & ((\CPU_RISCV|regs|rf~1544_combout ))) # (!\CPU_RISCV|RS1[0]~7_combout  & 
// (\CPU_RISCV|regs|rf~1546_combout ))))

	.dataa(\CPU_RISCV|RS1[1]~6_combout ),
	.datab(\CPU_RISCV|RS1[0]~7_combout ),
	.datac(\CPU_RISCV|regs|rf~1546_combout ),
	.datad(\CPU_RISCV|regs|rf~1544_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1547_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1547 .lut_mask = 16'hDC98;
defparam \CPU_RISCV|regs|rf~1547 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y39_N12
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1548 (
// Equation(s):
// \CPU_RISCV|regs|rf~1548_combout  = (\CPU_RISCV|RS1[2]~4_combout  & ((\CPU_RISCV|regs|rf~765_q ) # ((\CPU_RISCV|RS1[3]~5_combout )))) # (!\CPU_RISCV|RS1[2]~4_combout  & (((\CPU_RISCV|regs|rf~637_q  & !\CPU_RISCV|RS1[3]~5_combout ))))

	.dataa(\CPU_RISCV|RS1[2]~4_combout ),
	.datab(\CPU_RISCV|regs|rf~765_q ),
	.datac(\CPU_RISCV|regs|rf~637_q ),
	.datad(\CPU_RISCV|RS1[3]~5_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1548_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1548 .lut_mask = 16'hAAD8;
defparam \CPU_RISCV|regs|rf~1548 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y39_N26
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1549 (
// Equation(s):
// \CPU_RISCV|regs|rf~1549_combout  = (\CPU_RISCV|regs|rf~1548_combout  & (((\CPU_RISCV|regs|rf~1021_q ) # (!\CPU_RISCV|RS1[3]~5_combout )))) # (!\CPU_RISCV|regs|rf~1548_combout  & (\CPU_RISCV|regs|rf~893_q  & ((\CPU_RISCV|RS1[3]~5_combout ))))

	.dataa(\CPU_RISCV|regs|rf~1548_combout ),
	.datab(\CPU_RISCV|regs|rf~893_q ),
	.datac(\CPU_RISCV|regs|rf~1021_q ),
	.datad(\CPU_RISCV|RS1[3]~5_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1549_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1549 .lut_mask = 16'hE4AA;
defparam \CPU_RISCV|regs|rf~1549 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y37_N30
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1550 (
// Equation(s):
// \CPU_RISCV|regs|rf~1550_combout  = (\CPU_RISCV|RS1[1]~6_combout  & ((\CPU_RISCV|regs|rf~1547_combout  & ((\CPU_RISCV|regs|rf~1549_combout ))) # (!\CPU_RISCV|regs|rf~1547_combout  & (\CPU_RISCV|regs|rf~1542_combout )))) # (!\CPU_RISCV|RS1[1]~6_combout  & 
// (((\CPU_RISCV|regs|rf~1547_combout ))))

	.dataa(\CPU_RISCV|regs|rf~1542_combout ),
	.datab(\CPU_RISCV|RS1[1]~6_combout ),
	.datac(\CPU_RISCV|regs|rf~1547_combout ),
	.datad(\CPU_RISCV|regs|rf~1549_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1550_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1550 .lut_mask = 16'hF838;
defparam \CPU_RISCV|regs|rf~1550 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y37_N2
cycloneive_lcell_comb \CPU_RISCV|ShiftLeft0~147 (
// Equation(s):
// \CPU_RISCV|ShiftLeft0~147_combout  = (\CPU_RISCV|RS1~2_combout  & (((\CPU_RISCV|regs|rf~1560_combout )))) # (!\CPU_RISCV|RS1~2_combout  & ((\imem|RAM~1228_combout  & (\CPU_RISCV|regs|rf~1550_combout )) # (!\imem|RAM~1228_combout  & 
// ((\CPU_RISCV|regs|rf~1560_combout )))))

	.dataa(\CPU_RISCV|regs|rf~1550_combout ),
	.datab(\CPU_RISCV|regs|rf~1560_combout ),
	.datac(\CPU_RISCV|RS1~2_combout ),
	.datad(\imem|RAM~1228_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|ShiftLeft0~147_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|ShiftLeft0~147 .lut_mask = 16'hCACC;
defparam \CPU_RISCV|ShiftLeft0~147 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y37_N8
cycloneive_lcell_comb \CPU_RISCV|ShiftLeft0~31 (
// Equation(s):
// \CPU_RISCV|ShiftLeft0~31_combout  = (\CPU_RISCV|imm[0]~21_combout  & (\CPU_RISCV|regs|rd1[28]~3_combout )) # (!\CPU_RISCV|imm[0]~21_combout  & (((\CPU_RISCV|ShiftLeft0~147_combout  & !\CPU_RISCV|regs|Equal0~1_combout ))))

	.dataa(\CPU_RISCV|regs|rd1[28]~3_combout ),
	.datab(\CPU_RISCV|ShiftLeft0~147_combout ),
	.datac(\CPU_RISCV|imm[0]~21_combout ),
	.datad(\CPU_RISCV|regs|Equal0~1_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|ShiftLeft0~31_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|ShiftLeft0~31 .lut_mask = 16'hA0AC;
defparam \CPU_RISCV|ShiftLeft0~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y36_N26
cycloneive_lcell_comb \CPU_RISCV|comb~52 (
// Equation(s):
// \CPU_RISCV|comb~52_combout  = (\CPU_RISCV|comb~51_combout  & (((\CPU_RISCV|ShiftLeft0~78_combout )) # (!\CPU_RISCV|ShiftLeft0~5_combout ))) # (!\CPU_RISCV|comb~51_combout  & (\CPU_RISCV|ShiftLeft0~5_combout  & ((\CPU_RISCV|ShiftLeft0~31_combout ))))

	.dataa(\CPU_RISCV|comb~51_combout ),
	.datab(\CPU_RISCV|ShiftLeft0~5_combout ),
	.datac(\CPU_RISCV|ShiftLeft0~78_combout ),
	.datad(\CPU_RISCV|ShiftLeft0~31_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~52_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~52 .lut_mask = 16'hE6A2;
defparam \CPU_RISCV|comb~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y36_N0
cycloneive_lcell_comb \CPU_RISCV|comb~53 (
// Equation(s):
// \CPU_RISCV|comb~53_combout  = (\CPU_RISCV|comb~52_combout  & ((\CPU_RISCV|ShiftLeft0~5_combout ) # ((\CPU_RISCV|ShiftLeft0~85_combout )))) # (!\CPU_RISCV|comb~52_combout  & (!\CPU_RISCV|ShiftLeft0~5_combout  & (\CPU_RISCV|ShiftLeft0~77_combout )))

	.dataa(\CPU_RISCV|comb~52_combout ),
	.datab(\CPU_RISCV|ShiftLeft0~5_combout ),
	.datac(\CPU_RISCV|ShiftLeft0~77_combout ),
	.datad(\CPU_RISCV|ShiftLeft0~85_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~53_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~53 .lut_mask = 16'hBA98;
defparam \CPU_RISCV|comb~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y36_N30
cycloneive_lcell_comb \CPU_RISCV|comb~54 (
// Equation(s):
// \CPU_RISCV|comb~54_combout  = (\CPU_RISCV|comb~27_combout  & (\CPU_RISCV|comb~50_combout )) # (!\CPU_RISCV|comb~27_combout  & ((\CPU_RISCV|comb~50_combout  & ((\CPU_RISCV|comb~53_combout ))) # (!\CPU_RISCV|comb~50_combout  & (\CPU_RISCV|Add3~58_combout 
// ))))

	.dataa(\CPU_RISCV|comb~27_combout ),
	.datab(\CPU_RISCV|comb~50_combout ),
	.datac(\CPU_RISCV|Add3~58_combout ),
	.datad(\CPU_RISCV|comb~53_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~54_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~54 .lut_mask = 16'hDC98;
defparam \CPU_RISCV|comb~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N16
cycloneive_lcell_comb \CPU_RISCV|comb~55 (
// Equation(s):
// \CPU_RISCV|comb~55_combout  = (\CPU_RISCV|comb~210_combout  & ((\CPU_RISCV|comb~54_combout  & (\CPU_RISCV|imm[29]~29_combout )) # (!\CPU_RISCV|comb~54_combout  & ((\CPU_RISCV|Equal16~35_combout ))))) # (!\CPU_RISCV|comb~210_combout  & 
// (((\CPU_RISCV|comb~54_combout ))))

	.dataa(\CPU_RISCV|imm[29]~29_combout ),
	.datab(\CPU_RISCV|comb~210_combout ),
	.datac(\CPU_RISCV|Equal16~35_combout ),
	.datad(\CPU_RISCV|comb~54_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~55_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~55 .lut_mask = 16'hBBC0;
defparam \CPU_RISCV|comb~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N22
cycloneive_lcell_comb \CPU_RISCV|comb~56 (
// Equation(s):
// \CPU_RISCV|comb~56_combout  = (\CPU_RISCV|comb~49_combout  & ((\CPU_RISCV|comb~48_combout ) # ((\CPU_RISCV|ShiftLeft0~74_combout )))) # (!\CPU_RISCV|comb~49_combout  & (!\CPU_RISCV|comb~48_combout  & ((\CPU_RISCV|comb~55_combout ))))

	.dataa(\CPU_RISCV|comb~49_combout ),
	.datab(\CPU_RISCV|comb~48_combout ),
	.datac(\CPU_RISCV|ShiftLeft0~74_combout ),
	.datad(\CPU_RISCV|comb~55_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~56_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~56 .lut_mask = 16'hB9A8;
defparam \CPU_RISCV|comb~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y34_N26
cycloneive_lcell_comb \CPU_RISCV|Add1~58 (
// Equation(s):
// \CPU_RISCV|Add1~58_combout  = (\CPU_RISCV|regs|rd1[29]~2_combout  & ((\CPU_RISCV|regs|rd2[29]~3_combout  & (\CPU_RISCV|Add1~57  & VCC)) # (!\CPU_RISCV|regs|rd2[29]~3_combout  & (!\CPU_RISCV|Add1~57 )))) # (!\CPU_RISCV|regs|rd1[29]~2_combout  & 
// ((\CPU_RISCV|regs|rd2[29]~3_combout  & (!\CPU_RISCV|Add1~57 )) # (!\CPU_RISCV|regs|rd2[29]~3_combout  & ((\CPU_RISCV|Add1~57 ) # (GND)))))
// \CPU_RISCV|Add1~59  = CARRY((\CPU_RISCV|regs|rd1[29]~2_combout  & (!\CPU_RISCV|regs|rd2[29]~3_combout  & !\CPU_RISCV|Add1~57 )) # (!\CPU_RISCV|regs|rd1[29]~2_combout  & ((!\CPU_RISCV|Add1~57 ) # (!\CPU_RISCV|regs|rd2[29]~3_combout ))))

	.dataa(\CPU_RISCV|regs|rd1[29]~2_combout ),
	.datab(\CPU_RISCV|regs|rd2[29]~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU_RISCV|Add1~57 ),
	.combout(\CPU_RISCV|Add1~58_combout ),
	.cout(\CPU_RISCV|Add1~59 ));
// synopsys translate_off
defparam \CPU_RISCV|Add1~58 .lut_mask = 16'h9617;
defparam \CPU_RISCV|Add1~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N24
cycloneive_lcell_comb \CPU_RISCV|comb~57 (
// Equation(s):
// \CPU_RISCV|comb~57_combout  = (\CPU_RISCV|comb~56_combout  & (((\CPU_RISCV|Add1~58_combout )) # (!\CPU_RISCV|comb~48_combout ))) # (!\CPU_RISCV|comb~56_combout  & (\CPU_RISCV|comb~48_combout  & ((\CPU_RISCV|Add2~58_combout ))))

	.dataa(\CPU_RISCV|comb~56_combout ),
	.datab(\CPU_RISCV|comb~48_combout ),
	.datac(\CPU_RISCV|Add1~58_combout ),
	.datad(\CPU_RISCV|Add2~58_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~57_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~57 .lut_mask = 16'hE6A2;
defparam \CPU_RISCV|comb~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N12
cycloneive_lcell_comb \CPU_RISCV|comb~58 (
// Equation(s):
// \CPU_RISCV|comb~58_combout  = (!\CPU_RISCV|comb~25_combout  & \CPU_RISCV|comb~57_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_RISCV|comb~25_combout ),
	.datad(\CPU_RISCV|comb~57_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~58_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~58 .lut_mask = 16'h0F00;
defparam \CPU_RISCV|comb~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y34_N21
dffeas \CPU_RISCV|regs|rf~349 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~58_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2743_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~349_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~349 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~349 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y32_N12
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1551 (
// Equation(s):
// \CPU_RISCV|regs|rf~1551_combout  = (\CPU_RISCV|RS1[0]~7_combout  & ((\CPU_RISCV|regs|rf~317_q ) # ((\CPU_RISCV|RS1[1]~6_combout )))) # (!\CPU_RISCV|RS1[0]~7_combout  & (((\CPU_RISCV|regs|rf~285_q  & !\CPU_RISCV|RS1[1]~6_combout ))))

	.dataa(\CPU_RISCV|RS1[0]~7_combout ),
	.datab(\CPU_RISCV|regs|rf~317_q ),
	.datac(\CPU_RISCV|regs|rf~285_q ),
	.datad(\CPU_RISCV|RS1[1]~6_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1551_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1551 .lut_mask = 16'hAAD8;
defparam \CPU_RISCV|regs|rf~1551 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y32_N6
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1552 (
// Equation(s):
// \CPU_RISCV|regs|rf~1552_combout  = (\CPU_RISCV|RS1[1]~6_combout  & ((\CPU_RISCV|regs|rf~1551_combout  & ((\CPU_RISCV|regs|rf~381_q ))) # (!\CPU_RISCV|regs|rf~1551_combout  & (\CPU_RISCV|regs|rf~349_q )))) # (!\CPU_RISCV|RS1[1]~6_combout  & 
// (((\CPU_RISCV|regs|rf~1551_combout ))))

	.dataa(\CPU_RISCV|regs|rf~349_q ),
	.datab(\CPU_RISCV|RS1[1]~6_combout ),
	.datac(\CPU_RISCV|regs|rf~381_q ),
	.datad(\CPU_RISCV|regs|rf~1551_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1552_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1552 .lut_mask = 16'hF388;
defparam \CPU_RISCV|regs|rf~1552 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y33_N0
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1558 (
// Equation(s):
// \CPU_RISCV|regs|rf~1558_combout  = (\CPU_RISCV|RS1[1]~6_combout  & ((\CPU_RISCV|regs|rf~477_q ) # ((\CPU_RISCV|RS1[0]~7_combout )))) # (!\CPU_RISCV|RS1[1]~6_combout  & (((\CPU_RISCV|regs|rf~413_q  & !\CPU_RISCV|RS1[0]~7_combout ))))

	.dataa(\CPU_RISCV|RS1[1]~6_combout ),
	.datab(\CPU_RISCV|regs|rf~477_q ),
	.datac(\CPU_RISCV|regs|rf~413_q ),
	.datad(\CPU_RISCV|RS1[0]~7_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1558_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1558 .lut_mask = 16'hAAD8;
defparam \CPU_RISCV|regs|rf~1558 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y33_N22
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1559 (
// Equation(s):
// \CPU_RISCV|regs|rf~1559_combout  = (\CPU_RISCV|RS1[0]~7_combout  & ((\CPU_RISCV|regs|rf~1558_combout  & (\CPU_RISCV|regs|rf~509_q )) # (!\CPU_RISCV|regs|rf~1558_combout  & ((\CPU_RISCV|regs|rf~445_q ))))) # (!\CPU_RISCV|RS1[0]~7_combout  & 
// (((\CPU_RISCV|regs|rf~1558_combout ))))

	.dataa(\CPU_RISCV|regs|rf~509_q ),
	.datab(\CPU_RISCV|RS1[0]~7_combout ),
	.datac(\CPU_RISCV|regs|rf~445_q ),
	.datad(\CPU_RISCV|regs|rf~1558_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1559_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1559 .lut_mask = 16'hBBC0;
defparam \CPU_RISCV|regs|rf~1559 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y39_N24
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1553 (
// Equation(s):
// \CPU_RISCV|regs|rf~1553_combout  = (\CPU_RISCV|RS1[0]~7_combout  & (((\CPU_RISCV|RS1[1]~6_combout )))) # (!\CPU_RISCV|RS1[0]~7_combout  & ((\CPU_RISCV|RS1[1]~6_combout  & (\CPU_RISCV|regs|rf~221_q )) # (!\CPU_RISCV|RS1[1]~6_combout  & 
// ((\CPU_RISCV|regs|rf~157_q )))))

	.dataa(\CPU_RISCV|regs|rf~221_q ),
	.datab(\CPU_RISCV|RS1[0]~7_combout ),
	.datac(\CPU_RISCV|regs|rf~157_q ),
	.datad(\CPU_RISCV|RS1[1]~6_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1553_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1553 .lut_mask = 16'hEE30;
defparam \CPU_RISCV|regs|rf~1553 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y39_N18
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1554 (
// Equation(s):
// \CPU_RISCV|regs|rf~1554_combout  = (\CPU_RISCV|RS1[0]~7_combout  & ((\CPU_RISCV|regs|rf~1553_combout  & ((\CPU_RISCV|regs|rf~253_q ))) # (!\CPU_RISCV|regs|rf~1553_combout  & (\CPU_RISCV|regs|rf~189_q )))) # (!\CPU_RISCV|RS1[0]~7_combout  & 
// (((\CPU_RISCV|regs|rf~1553_combout ))))

	.dataa(\CPU_RISCV|regs|rf~189_q ),
	.datab(\CPU_RISCV|RS1[0]~7_combout ),
	.datac(\CPU_RISCV|regs|rf~253_q ),
	.datad(\CPU_RISCV|regs|rf~1553_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1554_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1554 .lut_mask = 16'hF388;
defparam \CPU_RISCV|regs|rf~1554 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y40_N12
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1555 (
// Equation(s):
// \CPU_RISCV|regs|rf~1555_combout  = (\CPU_RISCV|RS1[0]~7_combout  & ((\CPU_RISCV|regs|rf~61_q ) # ((\CPU_RISCV|RS1[1]~6_combout )))) # (!\CPU_RISCV|RS1[0]~7_combout  & (((\CPU_RISCV|regs|rf~29_q  & !\CPU_RISCV|RS1[1]~6_combout ))))

	.dataa(\CPU_RISCV|regs|rf~61_q ),
	.datab(\CPU_RISCV|RS1[0]~7_combout ),
	.datac(\CPU_RISCV|regs|rf~29_q ),
	.datad(\CPU_RISCV|RS1[1]~6_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1555_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1555 .lut_mask = 16'hCCB8;
defparam \CPU_RISCV|regs|rf~1555 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y40_N6
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1556 (
// Equation(s):
// \CPU_RISCV|regs|rf~1556_combout  = (\CPU_RISCV|regs|rf~1555_combout  & (((\CPU_RISCV|regs|rf~125_q ) # (!\CPU_RISCV|RS1[1]~6_combout )))) # (!\CPU_RISCV|regs|rf~1555_combout  & (\CPU_RISCV|regs|rf~93_q  & ((\CPU_RISCV|RS1[1]~6_combout ))))

	.dataa(\CPU_RISCV|regs|rf~1555_combout ),
	.datab(\CPU_RISCV|regs|rf~93_q ),
	.datac(\CPU_RISCV|regs|rf~125_q ),
	.datad(\CPU_RISCV|RS1[1]~6_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1556_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1556 .lut_mask = 16'hE4AA;
defparam \CPU_RISCV|regs|rf~1556 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y37_N24
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1557 (
// Equation(s):
// \CPU_RISCV|regs|rf~1557_combout  = (\CPU_RISCV|RS1[2]~4_combout  & ((\CPU_RISCV|RS1[3]~5_combout ) # ((\CPU_RISCV|regs|rf~1554_combout )))) # (!\CPU_RISCV|RS1[2]~4_combout  & (!\CPU_RISCV|RS1[3]~5_combout  & ((\CPU_RISCV|regs|rf~1556_combout ))))

	.dataa(\CPU_RISCV|RS1[2]~4_combout ),
	.datab(\CPU_RISCV|RS1[3]~5_combout ),
	.datac(\CPU_RISCV|regs|rf~1554_combout ),
	.datad(\CPU_RISCV|regs|rf~1556_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1557_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1557 .lut_mask = 16'hB9A8;
defparam \CPU_RISCV|regs|rf~1557 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y37_N14
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1560 (
// Equation(s):
// \CPU_RISCV|regs|rf~1560_combout  = (\CPU_RISCV|RS1[3]~5_combout  & ((\CPU_RISCV|regs|rf~1557_combout  & ((\CPU_RISCV|regs|rf~1559_combout ))) # (!\CPU_RISCV|regs|rf~1557_combout  & (\CPU_RISCV|regs|rf~1552_combout )))) # (!\CPU_RISCV|RS1[3]~5_combout  & 
// (((\CPU_RISCV|regs|rf~1557_combout ))))

	.dataa(\CPU_RISCV|regs|rf~1552_combout ),
	.datab(\CPU_RISCV|RS1[3]~5_combout ),
	.datac(\CPU_RISCV|regs|rf~1559_combout ),
	.datad(\CPU_RISCV|regs|rf~1557_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1560_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1560 .lut_mask = 16'hF388;
defparam \CPU_RISCV|regs|rf~1560 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y37_N28
cycloneive_lcell_comb \CPU_RISCV|regs|rd1[29]~2 (
// Equation(s):
// \CPU_RISCV|regs|rd1[29]~2_combout  = (\CPU_RISCV|RS1[4]~8_combout  & (((\CPU_RISCV|regs|rf~1550_combout )))) # (!\CPU_RISCV|RS1[4]~8_combout  & (\CPU_RISCV|regs|rf~1560_combout  & ((!\CPU_RISCV|regs|Equal0~1_combout ))))

	.dataa(\CPU_RISCV|RS1[4]~8_combout ),
	.datab(\CPU_RISCV|regs|rf~1560_combout ),
	.datac(\CPU_RISCV|regs|rf~1550_combout ),
	.datad(\CPU_RISCV|regs|Equal0~1_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rd1[29]~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rd1[29]~2 .lut_mask = 16'hA0E4;
defparam \CPU_RISCV|regs|rd1[29]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y34_N28
cycloneive_lcell_comb \CPU_RISCV|Add1~60 (
// Equation(s):
// \CPU_RISCV|Add1~60_combout  = ((\CPU_RISCV|regs|rd2[30]~2_combout  $ (\CPU_RISCV|regs|rd1[30]~1_combout  $ (!\CPU_RISCV|Add1~59 )))) # (GND)
// \CPU_RISCV|Add1~61  = CARRY((\CPU_RISCV|regs|rd2[30]~2_combout  & ((\CPU_RISCV|regs|rd1[30]~1_combout ) # (!\CPU_RISCV|Add1~59 ))) # (!\CPU_RISCV|regs|rd2[30]~2_combout  & (\CPU_RISCV|regs|rd1[30]~1_combout  & !\CPU_RISCV|Add1~59 )))

	.dataa(\CPU_RISCV|regs|rd2[30]~2_combout ),
	.datab(\CPU_RISCV|regs|rd1[30]~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU_RISCV|Add1~59 ),
	.combout(\CPU_RISCV|Add1~60_combout ),
	.cout(\CPU_RISCV|Add1~61 ));
// synopsys translate_off
defparam \CPU_RISCV|Add1~60 .lut_mask = 16'h698E;
defparam \CPU_RISCV|Add1~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N20
cycloneive_lcell_comb \CPU_RISCV|Equal16~36 (
// Equation(s):
// \CPU_RISCV|Equal16~36_combout  = \CPU_RISCV|regs|rd1[30]~1_combout  $ (\CPU_RISCV|regs|rd2[30]~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_RISCV|regs|rd1[30]~1_combout ),
	.datad(\CPU_RISCV|regs|rd2[30]~2_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|Equal16~36_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|Equal16~36 .lut_mask = 16'h0FF0;
defparam \CPU_RISCV|Equal16~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N28
cycloneive_lcell_comb \CPU_RISCV|Add2~60 (
// Equation(s):
// \CPU_RISCV|Add2~60_combout  = ((\CPU_RISCV|imm[30]~27_combout  $ (\CPU_RISCV|regs|rd1[30]~1_combout  $ (!\CPU_RISCV|Add2~59 )))) # (GND)
// \CPU_RISCV|Add2~61  = CARRY((\CPU_RISCV|imm[30]~27_combout  & ((\CPU_RISCV|regs|rd1[30]~1_combout ) # (!\CPU_RISCV|Add2~59 ))) # (!\CPU_RISCV|imm[30]~27_combout  & (\CPU_RISCV|regs|rd1[30]~1_combout  & !\CPU_RISCV|Add2~59 )))

	.dataa(\CPU_RISCV|imm[30]~27_combout ),
	.datab(\CPU_RISCV|regs|rd1[30]~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU_RISCV|Add2~59 ),
	.combout(\CPU_RISCV|Add2~60_combout ),
	.cout(\CPU_RISCV|Add2~61 ));
// synopsys translate_off
defparam \CPU_RISCV|Add2~60 .lut_mask = 16'h698E;
defparam \CPU_RISCV|Add2~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N26
cycloneive_lcell_comb \CPU_RISCV|Add0~83 (
// Equation(s):
// \CPU_RISCV|Add0~83_combout  = (\CPU_RISCV|pc [30] & (\CPU_RISCV|Add0~82  $ (GND))) # (!\CPU_RISCV|pc [30] & (!\CPU_RISCV|Add0~82  & VCC))
// \CPU_RISCV|Add0~84  = CARRY((\CPU_RISCV|pc [30] & !\CPU_RISCV|Add0~82 ))

	.dataa(gnd),
	.datab(\CPU_RISCV|pc [30]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU_RISCV|Add0~82 ),
	.combout(\CPU_RISCV|Add0~83_combout ),
	.cout(\CPU_RISCV|Add0~84 ));
// synopsys translate_off
defparam \CPU_RISCV|Add0~83 .lut_mask = 16'hC30C;
defparam \CPU_RISCV|Add0~83 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N4
cycloneive_lcell_comb \CPU_RISCV|Add0~95 (
// Equation(s):
// \CPU_RISCV|Add0~95_combout  = (\CPU_RISCV|is_jalr~0_combout  & ((\CPU_RISCV|Add2~60_combout ))) # (!\CPU_RISCV|is_jalr~0_combout  & (\CPU_RISCV|Add3~60_combout ))

	.dataa(gnd),
	.datab(\CPU_RISCV|Add3~60_combout ),
	.datac(\CPU_RISCV|is_jalr~0_combout ),
	.datad(\CPU_RISCV|Add2~60_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|Add0~95_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|Add0~95 .lut_mask = 16'hFC0C;
defparam \CPU_RISCV|Add0~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N24
cycloneive_lcell_comb \CPU_RISCV|Add0~96 (
// Equation(s):
// \CPU_RISCV|Add0~96_combout  = (\CPU_RISCV|pc[21]~4_combout  & (\CPU_RISCV|Add0~83_combout )) # (!\CPU_RISCV|pc[21]~4_combout  & ((\CPU_RISCV|Add0~95_combout )))

	.dataa(gnd),
	.datab(\CPU_RISCV|Add0~83_combout ),
	.datac(\CPU_RISCV|Add0~95_combout ),
	.datad(\CPU_RISCV|pc[21]~4_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|Add0~96_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|Add0~96 .lut_mask = 16'hCCF0;
defparam \CPU_RISCV|Add0~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y35_N25
dffeas \CPU_RISCV|pc[30] (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|Add0~96_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|pc [30]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|pc[30] .is_wysiwyg = "true";
defparam \CPU_RISCV|pc[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N28
cycloneive_lcell_comb \CPU_RISCV|Add3~60 (
// Equation(s):
// \CPU_RISCV|Add3~60_combout  = ((\CPU_RISCV|pc [30] $ (\CPU_RISCV|imm[30]~27_combout  $ (!\CPU_RISCV|Add3~59 )))) # (GND)
// \CPU_RISCV|Add3~61  = CARRY((\CPU_RISCV|pc [30] & ((\CPU_RISCV|imm[30]~27_combout ) # (!\CPU_RISCV|Add3~59 ))) # (!\CPU_RISCV|pc [30] & (\CPU_RISCV|imm[30]~27_combout  & !\CPU_RISCV|Add3~59 )))

	.dataa(\CPU_RISCV|pc [30]),
	.datab(\CPU_RISCV|imm[30]~27_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU_RISCV|Add3~59 ),
	.combout(\CPU_RISCV|Add3~60_combout ),
	.cout(\CPU_RISCV|Add3~61 ));
// synopsys translate_off
defparam \CPU_RISCV|Add3~60 .lut_mask = 16'h698E;
defparam \CPU_RISCV|Add3~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N30
cycloneive_lcell_comb \CPU_RISCV|ShiftLeft0~47 (
// Equation(s):
// \CPU_RISCV|ShiftLeft0~47_combout  = (!\CPU_RISCV|regs|Equal0~1_combout  & ((!\CPU_RISCV|ShiftLeft0~46_combout ) # (!\CPU_RISCV|imm[3]~18_combout )))

	.dataa(gnd),
	.datab(\CPU_RISCV|imm[3]~18_combout ),
	.datac(\CPU_RISCV|regs|Equal0~1_combout ),
	.datad(\CPU_RISCV|ShiftLeft0~46_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|ShiftLeft0~47_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|ShiftLeft0~47 .lut_mask = 16'h030F;
defparam \CPU_RISCV|ShiftLeft0~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N20
cycloneive_lcell_comb \CPU_RISCV|ShiftLeft0~54 (
// Equation(s):
// \CPU_RISCV|ShiftLeft0~54_combout  = (!\CPU_RISCV|imm[3]~18_combout  & ((\CPU_RISCV|imm[2]~19_combout  & ((\CPU_RISCV|ShiftLeft0~50_combout ))) # (!\CPU_RISCV|imm[2]~19_combout  & (\CPU_RISCV|ShiftLeft0~53_combout ))))

	.dataa(\CPU_RISCV|imm[2]~19_combout ),
	.datab(\CPU_RISCV|imm[3]~18_combout ),
	.datac(\CPU_RISCV|ShiftLeft0~53_combout ),
	.datad(\CPU_RISCV|ShiftLeft0~50_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|ShiftLeft0~54_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|ShiftLeft0~54 .lut_mask = 16'h3210;
defparam \CPU_RISCV|ShiftLeft0~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N18
cycloneive_lcell_comb \CPU_RISCV|ShiftLeft0~61 (
// Equation(s):
// \CPU_RISCV|ShiftLeft0~61_combout  = (\CPU_RISCV|ShiftLeft0~47_combout  & ((\CPU_RISCV|ShiftLeft0~54_combout ) # ((\CPU_RISCV|imm[3]~18_combout  & \CPU_RISCV|ShiftLeft0~60_combout ))))

	.dataa(\CPU_RISCV|ShiftLeft0~47_combout ),
	.datab(\CPU_RISCV|imm[3]~18_combout ),
	.datac(\CPU_RISCV|ShiftLeft0~60_combout ),
	.datad(\CPU_RISCV|ShiftLeft0~54_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|ShiftLeft0~61_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|ShiftLeft0~61 .lut_mask = 16'hAA80;
defparam \CPU_RISCV|ShiftLeft0~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y38_N20
cycloneive_lcell_comb \CPU_RISCV|comb~33 (
// Equation(s):
// \CPU_RISCV|comb~33_combout  = (\CPU_RISCV|imm[2]~19_combout ) # ((!\CPU_RISCV|imm[1]~20_combout  & \CPU_RISCV|imm[0]~21_combout ))

	.dataa(\CPU_RISCV|imm[1]~20_combout ),
	.datab(gnd),
	.datac(\CPU_RISCV|imm[0]~21_combout ),
	.datad(\CPU_RISCV|imm[2]~19_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~33_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~33 .lut_mask = 16'hFF50;
defparam \CPU_RISCV|comb~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y37_N12
cycloneive_lcell_comb \CPU_RISCV|comb~32 (
// Equation(s):
// \CPU_RISCV|comb~32_combout  = (\CPU_RISCV|imm[1]~20_combout ) # (\CPU_RISCV|imm[2]~19_combout )

	.dataa(gnd),
	.datab(\CPU_RISCV|imm[1]~20_combout ),
	.datac(gnd),
	.datad(\CPU_RISCV|imm[2]~19_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~32_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~32 .lut_mask = 16'hFFCC;
defparam \CPU_RISCV|comb~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y34_N12
cycloneive_lcell_comb \CPU_RISCV|comb~41 (
// Equation(s):
// \CPU_RISCV|comb~41_combout  = (\CPU_RISCV|comb~33_combout  & (((\CPU_RISCV|comb~32_combout )))) # (!\CPU_RISCV|comb~33_combout  & ((\CPU_RISCV|comb~32_combout  & ((\CPU_RISCV|ShiftLeft0~42_combout ))) # (!\CPU_RISCV|comb~32_combout  & 
// (\CPU_RISCV|regs|rd1[30]~1_combout ))))

	.dataa(\CPU_RISCV|regs|rd1[30]~1_combout ),
	.datab(\CPU_RISCV|comb~33_combout ),
	.datac(\CPU_RISCV|comb~32_combout ),
	.datad(\CPU_RISCV|ShiftLeft0~42_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~41_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~41 .lut_mask = 16'hF2C2;
defparam \CPU_RISCV|comb~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y34_N18
cycloneive_lcell_comb \CPU_RISCV|comb~42 (
// Equation(s):
// \CPU_RISCV|comb~42_combout  = (\CPU_RISCV|comb~41_combout  & (((\CPU_RISCV|ShiftLeft0~45_combout )) # (!\CPU_RISCV|comb~33_combout ))) # (!\CPU_RISCV|comb~41_combout  & (\CPU_RISCV|comb~33_combout  & (\CPU_RISCV|regs|rd1[29]~2_combout )))

	.dataa(\CPU_RISCV|comb~41_combout ),
	.datab(\CPU_RISCV|comb~33_combout ),
	.datac(\CPU_RISCV|regs|rd1[29]~2_combout ),
	.datad(\CPU_RISCV|ShiftLeft0~45_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~42_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~42 .lut_mask = 16'hEA62;
defparam \CPU_RISCV|comb~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y34_N4
cycloneive_lcell_comb \CPU_RISCV|comb~43 (
// Equation(s):
// \CPU_RISCV|comb~43_combout  = (\CPU_RISCV|result[0]~3_combout  & ((\CPU_RISCV|comb~31_combout  & (\CPU_RISCV|ShiftLeft0~41_combout )) # (!\CPU_RISCV|comb~31_combout  & ((\CPU_RISCV|comb~42_combout ))))) # (!\CPU_RISCV|result[0]~3_combout  & 
// (\CPU_RISCV|comb~31_combout ))

	.dataa(\CPU_RISCV|result[0]~3_combout ),
	.datab(\CPU_RISCV|comb~31_combout ),
	.datac(\CPU_RISCV|ShiftLeft0~41_combout ),
	.datad(\CPU_RISCV|comb~42_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~43_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~43 .lut_mask = 16'hE6C4;
defparam \CPU_RISCV|comb~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y35_N18
cycloneive_lcell_comb \CPU_RISCV|comb~44 (
// Equation(s):
// \CPU_RISCV|comb~44_combout  = (\CPU_RISCV|result[0]~3_combout  & (((\CPU_RISCV|comb~43_combout )))) # (!\CPU_RISCV|result[0]~3_combout  & ((\CPU_RISCV|comb~43_combout  & ((\CPU_RISCV|ShiftLeft0~61_combout ))) # (!\CPU_RISCV|comb~43_combout  & 
// (\CPU_RISCV|Add3~60_combout ))))

	.dataa(\CPU_RISCV|Add3~60_combout ),
	.datab(\CPU_RISCV|result[0]~3_combout ),
	.datac(\CPU_RISCV|ShiftLeft0~61_combout ),
	.datad(\CPU_RISCV|comb~43_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~44_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~44 .lut_mask = 16'hFC22;
defparam \CPU_RISCV|comb~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y35_N28
cycloneive_lcell_comb \CPU_RISCV|comb~45 (
// Equation(s):
// \CPU_RISCV|comb~45_combout  = (\CPU_RISCV|comb~28_combout  & ((\CPU_RISCV|comb~207_combout  & (\CPU_RISCV|Add2~60_combout )) # (!\CPU_RISCV|comb~207_combout  & ((\CPU_RISCV|comb~44_combout ))))) # (!\CPU_RISCV|comb~28_combout  & 
// (\CPU_RISCV|comb~207_combout ))

	.dataa(\CPU_RISCV|comb~28_combout ),
	.datab(\CPU_RISCV|comb~207_combout ),
	.datac(\CPU_RISCV|Add2~60_combout ),
	.datad(\CPU_RISCV|comb~44_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~45_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~45 .lut_mask = 16'hE6C4;
defparam \CPU_RISCV|comb~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y35_N6
cycloneive_lcell_comb \CPU_RISCV|comb~46 (
// Equation(s):
// \CPU_RISCV|comb~46_combout  = (\CPU_RISCV|comb~29_combout  & ((\CPU_RISCV|comb~45_combout  & (\CPU_RISCV|imm[30]~27_combout )) # (!\CPU_RISCV|comb~45_combout  & ((\CPU_RISCV|Equal16~36_combout ))))) # (!\CPU_RISCV|comb~29_combout  & 
// (((\CPU_RISCV|comb~45_combout ))))

	.dataa(\CPU_RISCV|comb~29_combout ),
	.datab(\CPU_RISCV|imm[30]~27_combout ),
	.datac(\CPU_RISCV|Equal16~36_combout ),
	.datad(\CPU_RISCV|comb~45_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~46_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~46 .lut_mask = 16'hDDA0;
defparam \CPU_RISCV|comb~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y35_N0
cycloneive_lcell_comb \CPU_RISCV|comb~47 (
// Equation(s):
// \CPU_RISCV|comb~47_combout  = (\CPU_RISCV|comb~39_combout  & ((\CPU_RISCV|Add1~60_combout ) # ((\CPU_RISCV|comb~38_combout  & \CPU_RISCV|comb~46_combout )))) # (!\CPU_RISCV|comb~39_combout  & (\CPU_RISCV|comb~38_combout  & ((\CPU_RISCV|comb~46_combout 
// ))))

	.dataa(\CPU_RISCV|comb~39_combout ),
	.datab(\CPU_RISCV|comb~38_combout ),
	.datac(\CPU_RISCV|Add1~60_combout ),
	.datad(\CPU_RISCV|comb~46_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~47_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~47 .lut_mask = 16'hECA0;
defparam \CPU_RISCV|comb~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y34_N17
dffeas \CPU_RISCV|regs|rf~254 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~47_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2791_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~254_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~254 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~254 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y35_N18
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1511 (
// Equation(s):
// \CPU_RISCV|regs|rf~1511_combout  = (\CPU_RISCV|RS1[1]~6_combout  & (((\CPU_RISCV|RS1[0]~7_combout )))) # (!\CPU_RISCV|RS1[1]~6_combout  & ((\CPU_RISCV|RS1[0]~7_combout  & ((\CPU_RISCV|regs|rf~190_q ))) # (!\CPU_RISCV|RS1[0]~7_combout  & 
// (\CPU_RISCV|regs|rf~158_q ))))

	.dataa(\CPU_RISCV|regs|rf~158_q ),
	.datab(\CPU_RISCV|RS1[1]~6_combout ),
	.datac(\CPU_RISCV|regs|rf~190_q ),
	.datad(\CPU_RISCV|RS1[0]~7_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1511_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1511 .lut_mask = 16'hFC22;
defparam \CPU_RISCV|regs|rf~1511 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y35_N0
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1512 (
// Equation(s):
// \CPU_RISCV|regs|rf~1512_combout  = (\CPU_RISCV|RS1[1]~6_combout  & ((\CPU_RISCV|regs|rf~1511_combout  & (\CPU_RISCV|regs|rf~254_q )) # (!\CPU_RISCV|regs|rf~1511_combout  & ((\CPU_RISCV|regs|rf~222_q ))))) # (!\CPU_RISCV|RS1[1]~6_combout  & 
// (((\CPU_RISCV|regs|rf~1511_combout ))))

	.dataa(\CPU_RISCV|regs|rf~254_q ),
	.datab(\CPU_RISCV|RS1[1]~6_combout ),
	.datac(\CPU_RISCV|regs|rf~222_q ),
	.datad(\CPU_RISCV|regs|rf~1511_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1512_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1512 .lut_mask = 16'hBBC0;
defparam \CPU_RISCV|regs|rf~1512 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y32_N28
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1513 (
// Equation(s):
// \CPU_RISCV|regs|rf~1513_combout  = (\CPU_RISCV|RS1[0]~7_combout  & (((\CPU_RISCV|RS1[1]~6_combout )))) # (!\CPU_RISCV|RS1[0]~7_combout  & ((\CPU_RISCV|RS1[1]~6_combout  & (\CPU_RISCV|regs|rf~350_q )) # (!\CPU_RISCV|RS1[1]~6_combout  & 
// ((\CPU_RISCV|regs|rf~286_q )))))

	.dataa(\CPU_RISCV|RS1[0]~7_combout ),
	.datab(\CPU_RISCV|regs|rf~350_q ),
	.datac(\CPU_RISCV|regs|rf~286_q ),
	.datad(\CPU_RISCV|RS1[1]~6_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1513_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1513 .lut_mask = 16'hEE50;
defparam \CPU_RISCV|regs|rf~1513 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y32_N14
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1514 (
// Equation(s):
// \CPU_RISCV|regs|rf~1514_combout  = (\CPU_RISCV|RS1[0]~7_combout  & ((\CPU_RISCV|regs|rf~1513_combout  & ((\CPU_RISCV|regs|rf~382_q ))) # (!\CPU_RISCV|regs|rf~1513_combout  & (\CPU_RISCV|regs|rf~318_q )))) # (!\CPU_RISCV|RS1[0]~7_combout  & 
// (((\CPU_RISCV|regs|rf~1513_combout ))))

	.dataa(\CPU_RISCV|RS1[0]~7_combout ),
	.datab(\CPU_RISCV|regs|rf~318_q ),
	.datac(\CPU_RISCV|regs|rf~382_q ),
	.datad(\CPU_RISCV|regs|rf~1513_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1514_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1514 .lut_mask = 16'hF588;
defparam \CPU_RISCV|regs|rf~1514 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y40_N4
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1515 (
// Equation(s):
// \CPU_RISCV|regs|rf~1515_combout  = (\CPU_RISCV|RS1[0]~7_combout  & (((\CPU_RISCV|RS1[1]~6_combout )))) # (!\CPU_RISCV|RS1[0]~7_combout  & ((\CPU_RISCV|RS1[1]~6_combout  & (\CPU_RISCV|regs|rf~94_q )) # (!\CPU_RISCV|RS1[1]~6_combout  & 
// ((\CPU_RISCV|regs|rf~30_q )))))

	.dataa(\CPU_RISCV|regs|rf~94_q ),
	.datab(\CPU_RISCV|RS1[0]~7_combout ),
	.datac(\CPU_RISCV|regs|rf~30_q ),
	.datad(\CPU_RISCV|RS1[1]~6_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1515_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1515 .lut_mask = 16'hEE30;
defparam \CPU_RISCV|regs|rf~1515 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y40_N22
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1516 (
// Equation(s):
// \CPU_RISCV|regs|rf~1516_combout  = (\CPU_RISCV|regs|rf~1515_combout  & (((\CPU_RISCV|regs|rf~126_q ) # (!\CPU_RISCV|RS1[0]~7_combout )))) # (!\CPU_RISCV|regs|rf~1515_combout  & (\CPU_RISCV|regs|rf~62_q  & ((\CPU_RISCV|RS1[0]~7_combout ))))

	.dataa(\CPU_RISCV|regs|rf~62_q ),
	.datab(\CPU_RISCV|regs|rf~1515_combout ),
	.datac(\CPU_RISCV|regs|rf~126_q ),
	.datad(\CPU_RISCV|RS1[0]~7_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1516_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1516 .lut_mask = 16'hE2CC;
defparam \CPU_RISCV|regs|rf~1516 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y38_N4
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1517 (
// Equation(s):
// \CPU_RISCV|regs|rf~1517_combout  = (\CPU_RISCV|RS1[3]~5_combout  & ((\CPU_RISCV|RS1[2]~4_combout ) # ((\CPU_RISCV|regs|rf~1514_combout )))) # (!\CPU_RISCV|RS1[3]~5_combout  & (!\CPU_RISCV|RS1[2]~4_combout  & ((\CPU_RISCV|regs|rf~1516_combout ))))

	.dataa(\CPU_RISCV|RS1[3]~5_combout ),
	.datab(\CPU_RISCV|RS1[2]~4_combout ),
	.datac(\CPU_RISCV|regs|rf~1514_combout ),
	.datad(\CPU_RISCV|regs|rf~1516_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1517_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1517 .lut_mask = 16'hB9A8;
defparam \CPU_RISCV|regs|rf~1517 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y36_N30
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1518 (
// Equation(s):
// \CPU_RISCV|regs|rf~1518_combout  = (\CPU_RISCV|RS1[1]~6_combout  & (((\CPU_RISCV|RS1[0]~7_combout )))) # (!\CPU_RISCV|RS1[1]~6_combout  & ((\CPU_RISCV|RS1[0]~7_combout  & (\CPU_RISCV|regs|rf~446_q )) # (!\CPU_RISCV|RS1[0]~7_combout  & 
// ((\CPU_RISCV|regs|rf~414_q )))))

	.dataa(\CPU_RISCV|RS1[1]~6_combout ),
	.datab(\CPU_RISCV|regs|rf~446_q ),
	.datac(\CPU_RISCV|regs|rf~414_q ),
	.datad(\CPU_RISCV|RS1[0]~7_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1518_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1518 .lut_mask = 16'hEE50;
defparam \CPU_RISCV|regs|rf~1518 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y36_N0
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1519 (
// Equation(s):
// \CPU_RISCV|regs|rf~1519_combout  = (\CPU_RISCV|regs|rf~1518_combout  & (((\CPU_RISCV|regs|rf~510_q ) # (!\CPU_RISCV|RS1[1]~6_combout )))) # (!\CPU_RISCV|regs|rf~1518_combout  & (\CPU_RISCV|regs|rf~478_q  & ((\CPU_RISCV|RS1[1]~6_combout ))))

	.dataa(\CPU_RISCV|regs|rf~478_q ),
	.datab(\CPU_RISCV|regs|rf~510_q ),
	.datac(\CPU_RISCV|regs|rf~1518_combout ),
	.datad(\CPU_RISCV|RS1[1]~6_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1519_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1519 .lut_mask = 16'hCAF0;
defparam \CPU_RISCV|regs|rf~1519 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y38_N18
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1520 (
// Equation(s):
// \CPU_RISCV|regs|rf~1520_combout  = (\CPU_RISCV|RS1[2]~4_combout  & ((\CPU_RISCV|regs|rf~1517_combout  & ((\CPU_RISCV|regs|rf~1519_combout ))) # (!\CPU_RISCV|regs|rf~1517_combout  & (\CPU_RISCV|regs|rf~1512_combout )))) # (!\CPU_RISCV|RS1[2]~4_combout  & 
// (((\CPU_RISCV|regs|rf~1517_combout ))))

	.dataa(\CPU_RISCV|regs|rf~1512_combout ),
	.datab(\CPU_RISCV|RS1[2]~4_combout ),
	.datac(\CPU_RISCV|regs|rf~1517_combout ),
	.datad(\CPU_RISCV|regs|rf~1519_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1520_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1520 .lut_mask = 16'hF838;
defparam \CPU_RISCV|regs|rf~1520 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y35_N6
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1501 (
// Equation(s):
// \CPU_RISCV|regs|rf~1501_combout  = (\CPU_RISCV|RS1[2]~4_combout  & (((\CPU_RISCV|RS1[3]~5_combout )))) # (!\CPU_RISCV|RS1[2]~4_combout  & ((\CPU_RISCV|RS1[3]~5_combout  & ((\CPU_RISCV|regs|rf~830_q ))) # (!\CPU_RISCV|RS1[3]~5_combout  & 
// (\CPU_RISCV|regs|rf~574_q ))))

	.dataa(\CPU_RISCV|regs|rf~574_q ),
	.datab(\CPU_RISCV|RS1[2]~4_combout ),
	.datac(\CPU_RISCV|regs|rf~830_q ),
	.datad(\CPU_RISCV|RS1[3]~5_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1501_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1501 .lut_mask = 16'hFC22;
defparam \CPU_RISCV|regs|rf~1501 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y35_N4
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1502 (
// Equation(s):
// \CPU_RISCV|regs|rf~1502_combout  = (\CPU_RISCV|RS1[2]~4_combout  & ((\CPU_RISCV|regs|rf~1501_combout  & (\CPU_RISCV|regs|rf~958_q )) # (!\CPU_RISCV|regs|rf~1501_combout  & ((\CPU_RISCV|regs|rf~702_q ))))) # (!\CPU_RISCV|RS1[2]~4_combout  & 
// (((\CPU_RISCV|regs|rf~1501_combout ))))

	.dataa(\CPU_RISCV|regs|rf~958_q ),
	.datab(\CPU_RISCV|RS1[2]~4_combout ),
	.datac(\CPU_RISCV|regs|rf~702_q ),
	.datad(\CPU_RISCV|regs|rf~1501_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1502_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1502 .lut_mask = 16'hBBC0;
defparam \CPU_RISCV|regs|rf~1502 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y38_N28
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1503 (
// Equation(s):
// \CPU_RISCV|regs|rf~1503_combout  = (\CPU_RISCV|RS1[3]~5_combout  & (\CPU_RISCV|RS1[2]~4_combout )) # (!\CPU_RISCV|RS1[3]~5_combout  & ((\CPU_RISCV|RS1[2]~4_combout  & ((\CPU_RISCV|regs|rf~734_q ))) # (!\CPU_RISCV|RS1[2]~4_combout  & 
// (\CPU_RISCV|regs|rf~606_q ))))

	.dataa(\CPU_RISCV|RS1[3]~5_combout ),
	.datab(\CPU_RISCV|RS1[2]~4_combout ),
	.datac(\CPU_RISCV|regs|rf~606_q ),
	.datad(\CPU_RISCV|regs|rf~734_q ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1503_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1503 .lut_mask = 16'hDC98;
defparam \CPU_RISCV|regs|rf~1503 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y38_N14
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1504 (
// Equation(s):
// \CPU_RISCV|regs|rf~1504_combout  = (\CPU_RISCV|RS1[3]~5_combout  & ((\CPU_RISCV|regs|rf~1503_combout  & ((\CPU_RISCV|regs|rf~990_q ))) # (!\CPU_RISCV|regs|rf~1503_combout  & (\CPU_RISCV|regs|rf~862_q )))) # (!\CPU_RISCV|RS1[3]~5_combout  & 
// (((\CPU_RISCV|regs|rf~1503_combout ))))

	.dataa(\CPU_RISCV|RS1[3]~5_combout ),
	.datab(\CPU_RISCV|regs|rf~862_q ),
	.datac(\CPU_RISCV|regs|rf~990_q ),
	.datad(\CPU_RISCV|regs|rf~1503_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1504_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1504 .lut_mask = 16'hF588;
defparam \CPU_RISCV|regs|rf~1504 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y33_N20
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1505 (
// Equation(s):
// \CPU_RISCV|regs|rf~1505_combout  = (\CPU_RISCV|RS1[2]~4_combout  & ((\CPU_RISCV|regs|rf~670_q ) # ((\CPU_RISCV|RS1[3]~5_combout )))) # (!\CPU_RISCV|RS1[2]~4_combout  & (((\CPU_RISCV|regs|rf~542_q  & !\CPU_RISCV|RS1[3]~5_combout ))))

	.dataa(\CPU_RISCV|regs|rf~670_q ),
	.datab(\CPU_RISCV|RS1[2]~4_combout ),
	.datac(\CPU_RISCV|regs|rf~542_q ),
	.datad(\CPU_RISCV|RS1[3]~5_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1505_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1505 .lut_mask = 16'hCCB8;
defparam \CPU_RISCV|regs|rf~1505 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y33_N2
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1506 (
// Equation(s):
// \CPU_RISCV|regs|rf~1506_combout  = (\CPU_RISCV|RS1[3]~5_combout  & ((\CPU_RISCV|regs|rf~1505_combout  & ((\CPU_RISCV|regs|rf~926_q ))) # (!\CPU_RISCV|regs|rf~1505_combout  & (\CPU_RISCV|regs|rf~798_q )))) # (!\CPU_RISCV|RS1[3]~5_combout  & 
// (((\CPU_RISCV|regs|rf~1505_combout ))))

	.dataa(\CPU_RISCV|regs|rf~798_q ),
	.datab(\CPU_RISCV|RS1[3]~5_combout ),
	.datac(\CPU_RISCV|regs|rf~926_q ),
	.datad(\CPU_RISCV|regs|rf~1505_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1506_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1506 .lut_mask = 16'hF388;
defparam \CPU_RISCV|regs|rf~1506 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y38_N16
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1507 (
// Equation(s):
// \CPU_RISCV|regs|rf~1507_combout  = (\CPU_RISCV|RS1[1]~6_combout  & ((\CPU_RISCV|regs|rf~1504_combout ) # ((\CPU_RISCV|RS1[0]~7_combout )))) # (!\CPU_RISCV|RS1[1]~6_combout  & (((\CPU_RISCV|regs|rf~1506_combout  & !\CPU_RISCV|RS1[0]~7_combout ))))

	.dataa(\CPU_RISCV|RS1[1]~6_combout ),
	.datab(\CPU_RISCV|regs|rf~1504_combout ),
	.datac(\CPU_RISCV|regs|rf~1506_combout ),
	.datad(\CPU_RISCV|RS1[0]~7_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1507_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1507 .lut_mask = 16'hAAD8;
defparam \CPU_RISCV|regs|rf~1507 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y39_N24
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1508 (
// Equation(s):
// \CPU_RISCV|regs|rf~1508_combout  = (\CPU_RISCV|RS1[2]~4_combout  & (((\CPU_RISCV|RS1[3]~5_combout )))) # (!\CPU_RISCV|RS1[2]~4_combout  & ((\CPU_RISCV|RS1[3]~5_combout  & (\CPU_RISCV|regs|rf~894_q )) # (!\CPU_RISCV|RS1[3]~5_combout  & 
// ((\CPU_RISCV|regs|rf~638_q )))))

	.dataa(\CPU_RISCV|regs|rf~894_q ),
	.datab(\CPU_RISCV|RS1[2]~4_combout ),
	.datac(\CPU_RISCV|regs|rf~638_q ),
	.datad(\CPU_RISCV|RS1[3]~5_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1508_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1508 .lut_mask = 16'hEE30;
defparam \CPU_RISCV|regs|rf~1508 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y39_N30
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1509 (
// Equation(s):
// \CPU_RISCV|regs|rf~1509_combout  = (\CPU_RISCV|RS1[2]~4_combout  & ((\CPU_RISCV|regs|rf~1508_combout  & ((\CPU_RISCV|regs|rf~1022_q ))) # (!\CPU_RISCV|regs|rf~1508_combout  & (\CPU_RISCV|regs|rf~766_q )))) # (!\CPU_RISCV|RS1[2]~4_combout  & 
// (((\CPU_RISCV|regs|rf~1508_combout ))))

	.dataa(\CPU_RISCV|RS1[2]~4_combout ),
	.datab(\CPU_RISCV|regs|rf~766_q ),
	.datac(\CPU_RISCV|regs|rf~1022_q ),
	.datad(\CPU_RISCV|regs|rf~1508_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1509_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1509 .lut_mask = 16'hF588;
defparam \CPU_RISCV|regs|rf~1509 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y38_N30
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1510 (
// Equation(s):
// \CPU_RISCV|regs|rf~1510_combout  = (\CPU_RISCV|regs|rf~1507_combout  & (((\CPU_RISCV|regs|rf~1509_combout ) # (!\CPU_RISCV|RS1[0]~7_combout )))) # (!\CPU_RISCV|regs|rf~1507_combout  & (\CPU_RISCV|regs|rf~1502_combout  & (\CPU_RISCV|RS1[0]~7_combout )))

	.dataa(\CPU_RISCV|regs|rf~1502_combout ),
	.datab(\CPU_RISCV|regs|rf~1507_combout ),
	.datac(\CPU_RISCV|RS1[0]~7_combout ),
	.datad(\CPU_RISCV|regs|rf~1509_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1510_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1510 .lut_mask = 16'hEC2C;
defparam \CPU_RISCV|regs|rf~1510 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y38_N0
cycloneive_lcell_comb \CPU_RISCV|regs|rd1[30]~1 (
// Equation(s):
// \CPU_RISCV|regs|rd1[30]~1_combout  = (\CPU_RISCV|RS1[4]~8_combout  & (((\CPU_RISCV|regs|rf~1510_combout )))) # (!\CPU_RISCV|RS1[4]~8_combout  & (!\CPU_RISCV|regs|Equal0~1_combout  & (\CPU_RISCV|regs|rf~1520_combout )))

	.dataa(\CPU_RISCV|regs|Equal0~1_combout ),
	.datab(\CPU_RISCV|regs|rf~1520_combout ),
	.datac(\CPU_RISCV|regs|rf~1510_combout ),
	.datad(\CPU_RISCV|RS1[4]~8_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rd1[30]~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rd1[30]~1 .lut_mask = 16'hF044;
defparam \CPU_RISCV|regs|rd1[30]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N30
cycloneive_lcell_comb \CPU_RISCV|Add2~62 (
// Equation(s):
// \CPU_RISCV|Add2~62_combout  = \CPU_RISCV|regs|rd1[31]~0_combout  $ (\CPU_RISCV|Add2~61  $ (\CPU_RISCV|imm[31]~23_combout ))

	.dataa(gnd),
	.datab(\CPU_RISCV|regs|rd1[31]~0_combout ),
	.datac(gnd),
	.datad(\CPU_RISCV|imm[31]~23_combout ),
	.cin(\CPU_RISCV|Add2~61 ),
	.combout(\CPU_RISCV|Add2~62_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|Add2~62 .lut_mask = 16'hC33C;
defparam \CPU_RISCV|Add2~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N28
cycloneive_lcell_comb \CPU_RISCV|Add0~85 (
// Equation(s):
// \CPU_RISCV|Add0~85_combout  = \CPU_RISCV|Add0~84  $ (\CPU_RISCV|pc [31])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_RISCV|pc [31]),
	.cin(\CPU_RISCV|Add0~84 ),
	.combout(\CPU_RISCV|Add0~85_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|Add0~85 .lut_mask = 16'h0FF0;
defparam \CPU_RISCV|Add0~85 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N8
cycloneive_lcell_comb \CPU_RISCV|Add0~87 (
// Equation(s):
// \CPU_RISCV|Add0~87_combout  = (\CPU_RISCV|is_jalr~0_combout  & ((\CPU_RISCV|Add2~62_combout ))) # (!\CPU_RISCV|is_jalr~0_combout  & (\CPU_RISCV|Add3~62_combout ))

	.dataa(\CPU_RISCV|is_jalr~0_combout ),
	.datab(gnd),
	.datac(\CPU_RISCV|Add3~62_combout ),
	.datad(\CPU_RISCV|Add2~62_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|Add0~87_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|Add0~87 .lut_mask = 16'hFA50;
defparam \CPU_RISCV|Add0~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N18
cycloneive_lcell_comb \CPU_RISCV|Add0~88 (
// Equation(s):
// \CPU_RISCV|Add0~88_combout  = (\CPU_RISCV|pc[21]~4_combout  & (\CPU_RISCV|Add0~85_combout )) # (!\CPU_RISCV|pc[21]~4_combout  & ((\CPU_RISCV|Add0~87_combout )))

	.dataa(\CPU_RISCV|Add0~85_combout ),
	.datab(gnd),
	.datac(\CPU_RISCV|Add0~87_combout ),
	.datad(\CPU_RISCV|pc[21]~4_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|Add0~88_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|Add0~88 .lut_mask = 16'hAAF0;
defparam \CPU_RISCV|Add0~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y35_N19
dffeas \CPU_RISCV|pc[31] (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|Add0~88_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|pc [31]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|pc[31] .is_wysiwyg = "true";
defparam \CPU_RISCV|pc[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N30
cycloneive_lcell_comb \CPU_RISCV|Add3~62 (
// Equation(s):
// \CPU_RISCV|Add3~62_combout  = \CPU_RISCV|pc [31] $ (\CPU_RISCV|Add3~61  $ (\CPU_RISCV|imm[31]~23_combout ))

	.dataa(\CPU_RISCV|pc [31]),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_RISCV|imm[31]~23_combout ),
	.cin(\CPU_RISCV|Add3~61 ),
	.combout(\CPU_RISCV|Add3~62_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|Add3~62 .lut_mask = 16'hA55A;
defparam \CPU_RISCV|Add3~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y37_N22
cycloneive_lcell_comb \CPU_RISCV|comb~34 (
// Equation(s):
// \CPU_RISCV|comb~34_combout  = (\CPU_RISCV|comb~32_combout  & (\CPU_RISCV|comb~33_combout )) # (!\CPU_RISCV|comb~32_combout  & ((\CPU_RISCV|comb~33_combout  & (\CPU_RISCV|regs|rd1[30]~1_combout )) # (!\CPU_RISCV|comb~33_combout  & 
// ((\CPU_RISCV|regs|rd1[31]~0_combout )))))

	.dataa(\CPU_RISCV|comb~32_combout ),
	.datab(\CPU_RISCV|comb~33_combout ),
	.datac(\CPU_RISCV|regs|rd1[30]~1_combout ),
	.datad(\CPU_RISCV|regs|rd1[31]~0_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~34_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~34 .lut_mask = 16'hD9C8;
defparam \CPU_RISCV|comb~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y37_N20
cycloneive_lcell_comb \CPU_RISCV|comb~35 (
// Equation(s):
// \CPU_RISCV|comb~35_combout  = (\CPU_RISCV|comb~32_combout  & ((\CPU_RISCV|comb~34_combout  & ((\CPU_RISCV|ShiftLeft0~34_combout ))) # (!\CPU_RISCV|comb~34_combout  & (\CPU_RISCV|ShiftLeft0~31_combout )))) # (!\CPU_RISCV|comb~32_combout  & 
// (((\CPU_RISCV|comb~34_combout ))))

	.dataa(\CPU_RISCV|comb~32_combout ),
	.datab(\CPU_RISCV|ShiftLeft0~31_combout ),
	.datac(\CPU_RISCV|comb~34_combout ),
	.datad(\CPU_RISCV|ShiftLeft0~34_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~35_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~35 .lut_mask = 16'hF858;
defparam \CPU_RISCV|comb~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y37_N16
cycloneive_lcell_comb \CPU_RISCV|comb~36 (
// Equation(s):
// \CPU_RISCV|comb~36_combout  = (\CPU_RISCV|comb~31_combout  & (\CPU_RISCV|result[0]~3_combout )) # (!\CPU_RISCV|comb~31_combout  & ((\CPU_RISCV|result[0]~3_combout  & ((\CPU_RISCV|comb~35_combout ))) # (!\CPU_RISCV|result[0]~3_combout  & 
// (\CPU_RISCV|Add3~62_combout ))))

	.dataa(\CPU_RISCV|comb~31_combout ),
	.datab(\CPU_RISCV|result[0]~3_combout ),
	.datac(\CPU_RISCV|Add3~62_combout ),
	.datad(\CPU_RISCV|comb~35_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~36_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~36 .lut_mask = 16'hDC98;
defparam \CPU_RISCV|comb~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y35_N30
cycloneive_lcell_comb \CPU_RISCV|ShiftLeft0~22 (
// Equation(s):
// \CPU_RISCV|ShiftLeft0~22_combout  = (!\CPU_RISCV|imm[3]~18_combout  & ((\CPU_RISCV|imm[2]~19_combout  & (\CPU_RISCV|ShiftLeft0~18_combout )) # (!\CPU_RISCV|imm[2]~19_combout  & ((\CPU_RISCV|ShiftLeft0~21_combout )))))

	.dataa(\CPU_RISCV|imm[2]~19_combout ),
	.datab(\CPU_RISCV|imm[3]~18_combout ),
	.datac(\CPU_RISCV|ShiftLeft0~18_combout ),
	.datad(\CPU_RISCV|ShiftLeft0~21_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|ShiftLeft0~22_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|ShiftLeft0~22 .lut_mask = 16'h3120;
defparam \CPU_RISCV|ShiftLeft0~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y35_N14
cycloneive_lcell_comb \CPU_RISCV|ShiftLeft0~30 (
// Equation(s):
// \CPU_RISCV|ShiftLeft0~30_combout  = (!\CPU_RISCV|regs|Equal0~1_combout  & ((\CPU_RISCV|ShiftLeft0~22_combout ) # ((\CPU_RISCV|imm[3]~18_combout  & \CPU_RISCV|ShiftLeft0~29_combout ))))

	.dataa(\CPU_RISCV|regs|Equal0~1_combout ),
	.datab(\CPU_RISCV|imm[3]~18_combout ),
	.datac(\CPU_RISCV|ShiftLeft0~22_combout ),
	.datad(\CPU_RISCV|ShiftLeft0~29_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|ShiftLeft0~30_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|ShiftLeft0~30 .lut_mask = 16'h5450;
defparam \CPU_RISCV|ShiftLeft0~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y37_N10
cycloneive_lcell_comb \CPU_RISCV|comb~37 (
// Equation(s):
// \CPU_RISCV|comb~37_combout  = (\CPU_RISCV|comb~31_combout  & ((\CPU_RISCV|comb~36_combout  & ((\CPU_RISCV|ShiftLeft0~15_combout ))) # (!\CPU_RISCV|comb~36_combout  & (\CPU_RISCV|ShiftLeft0~30_combout )))) # (!\CPU_RISCV|comb~31_combout  & 
// (\CPU_RISCV|comb~36_combout ))

	.dataa(\CPU_RISCV|comb~31_combout ),
	.datab(\CPU_RISCV|comb~36_combout ),
	.datac(\CPU_RISCV|ShiftLeft0~30_combout ),
	.datad(\CPU_RISCV|ShiftLeft0~15_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~37_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~37 .lut_mask = 16'hEC64;
defparam \CPU_RISCV|comb~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y37_N20
cycloneive_lcell_comb \CPU_RISCV|comb~212 (
// Equation(s):
// \CPU_RISCV|comb~212_combout  = (\CPU_RISCV|comb~207_combout  & (((\CPU_RISCV|Add2~62_combout )) # (!\CPU_RISCV|comb~28_combout ))) # (!\CPU_RISCV|comb~207_combout  & (\CPU_RISCV|comb~28_combout  & ((\CPU_RISCV|comb~37_combout ))))

	.dataa(\CPU_RISCV|comb~207_combout ),
	.datab(\CPU_RISCV|comb~28_combout ),
	.datac(\CPU_RISCV|Add2~62_combout ),
	.datad(\CPU_RISCV|comb~37_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~212_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~212 .lut_mask = 16'hE6A2;
defparam \CPU_RISCV|comb~212 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y37_N14
cycloneive_lcell_comb \CPU_RISCV|comb~213 (
// Equation(s):
// \CPU_RISCV|comb~213_combout  = (\CPU_RISCV|comb~29_combout  & ((\CPU_RISCV|comb~212_combout  & (\CPU_RISCV|imm[31]~23_combout )) # (!\CPU_RISCV|comb~212_combout  & ((\CPU_RISCV|Equal16~37_combout ))))) # (!\CPU_RISCV|comb~29_combout  & 
// (((\CPU_RISCV|comb~212_combout ))))

	.dataa(\CPU_RISCV|comb~29_combout ),
	.datab(\CPU_RISCV|imm[31]~23_combout ),
	.datac(\CPU_RISCV|Equal16~37_combout ),
	.datad(\CPU_RISCV|comb~212_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~213_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~213 .lut_mask = 16'hDDA0;
defparam \CPU_RISCV|comb~213 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y34_N30
cycloneive_lcell_comb \CPU_RISCV|Add1~62 (
// Equation(s):
// \CPU_RISCV|Add1~62_combout  = \CPU_RISCV|regs|rd1[31]~0_combout  $ (\CPU_RISCV|Add1~61  $ (\CPU_RISCV|regs|rd2[31]~1_combout ))

	.dataa(gnd),
	.datab(\CPU_RISCV|regs|rd1[31]~0_combout ),
	.datac(gnd),
	.datad(\CPU_RISCV|regs|rd2[31]~1_combout ),
	.cin(\CPU_RISCV|Add1~61 ),
	.combout(\CPU_RISCV|Add1~62_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|Add1~62 .lut_mask = 16'hC33C;
defparam \CPU_RISCV|Add1~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y37_N26
cycloneive_lcell_comb \CPU_RISCV|comb~40 (
// Equation(s):
// \CPU_RISCV|comb~40_combout  = (\CPU_RISCV|comb~39_combout  & ((\CPU_RISCV|Add1~62_combout ) # ((\CPU_RISCV|comb~38_combout  & \CPU_RISCV|comb~213_combout )))) # (!\CPU_RISCV|comb~39_combout  & (\CPU_RISCV|comb~38_combout  & (\CPU_RISCV|comb~213_combout 
// )))

	.dataa(\CPU_RISCV|comb~39_combout ),
	.datab(\CPU_RISCV|comb~38_combout ),
	.datac(\CPU_RISCV|comb~213_combout ),
	.datad(\CPU_RISCV|Add1~62_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~40_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~40 .lut_mask = 16'hEAC0;
defparam \CPU_RISCV|comb~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y35_N9
dffeas \CPU_RISCV|regs|rf~159 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~40_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2784_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~159_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~159 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~159 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y35_N22
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1471 (
// Equation(s):
// \CPU_RISCV|regs|rf~1471_combout  = (\CPU_RISCV|RS2[0]~9_combout  & (((\CPU_RISCV|regs|rf~191_q ) # (\CPU_RISCV|RS2[1]~7_combout )))) # (!\CPU_RISCV|RS2[0]~9_combout  & (\CPU_RISCV|regs|rf~159_q  & ((!\CPU_RISCV|RS2[1]~7_combout ))))

	.dataa(\CPU_RISCV|RS2[0]~9_combout ),
	.datab(\CPU_RISCV|regs|rf~159_q ),
	.datac(\CPU_RISCV|regs|rf~191_q ),
	.datad(\CPU_RISCV|RS2[1]~7_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1471_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1471 .lut_mask = 16'hAAE4;
defparam \CPU_RISCV|regs|rf~1471 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y35_N24
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1472 (
// Equation(s):
// \CPU_RISCV|regs|rf~1472_combout  = (\CPU_RISCV|regs|rf~1471_combout  & ((\CPU_RISCV|regs|rf~255_q ) # ((!\CPU_RISCV|RS2[1]~7_combout )))) # (!\CPU_RISCV|regs|rf~1471_combout  & (((\CPU_RISCV|regs|rf~223_q  & \CPU_RISCV|RS2[1]~7_combout ))))

	.dataa(\CPU_RISCV|regs|rf~1471_combout ),
	.datab(\CPU_RISCV|regs|rf~255_q ),
	.datac(\CPU_RISCV|regs|rf~223_q ),
	.datad(\CPU_RISCV|RS2[1]~7_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1472_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1472 .lut_mask = 16'hD8AA;
defparam \CPU_RISCV|regs|rf~1472 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y33_N14
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1478 (
// Equation(s):
// \CPU_RISCV|regs|rf~1478_combout  = (\CPU_RISCV|RS2[1]~7_combout  & (((\CPU_RISCV|RS2[0]~9_combout )))) # (!\CPU_RISCV|RS2[1]~7_combout  & ((\CPU_RISCV|RS2[0]~9_combout  & ((\CPU_RISCV|regs|rf~447_q ))) # (!\CPU_RISCV|RS2[0]~9_combout  & 
// (\CPU_RISCV|regs|rf~415_q ))))

	.dataa(\CPU_RISCV|regs|rf~415_q ),
	.datab(\CPU_RISCV|RS2[1]~7_combout ),
	.datac(\CPU_RISCV|regs|rf~447_q ),
	.datad(\CPU_RISCV|RS2[0]~9_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1478_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1478 .lut_mask = 16'hFC22;
defparam \CPU_RISCV|regs|rf~1478 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y33_N4
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1479 (
// Equation(s):
// \CPU_RISCV|regs|rf~1479_combout  = (\CPU_RISCV|regs|rf~1478_combout  & ((\CPU_RISCV|regs|rf~511_q ) # ((!\CPU_RISCV|RS2[1]~7_combout )))) # (!\CPU_RISCV|regs|rf~1478_combout  & (((\CPU_RISCV|regs|rf~479_q  & \CPU_RISCV|RS2[1]~7_combout ))))

	.dataa(\CPU_RISCV|regs|rf~511_q ),
	.datab(\CPU_RISCV|regs|rf~1478_combout ),
	.datac(\CPU_RISCV|regs|rf~479_q ),
	.datad(\CPU_RISCV|RS2[1]~7_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1479_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1479 .lut_mask = 16'hB8CC;
defparam \CPU_RISCV|regs|rf~1479 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y40_N28
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1473 (
// Equation(s):
// \CPU_RISCV|regs|rf~1473_combout  = (\CPU_RISCV|RS2[1]~7_combout  & ((\CPU_RISCV|regs|rf~351_q ) # ((\CPU_RISCV|RS2[0]~9_combout )))) # (!\CPU_RISCV|RS2[1]~7_combout  & (((\CPU_RISCV|regs|rf~287_q  & !\CPU_RISCV|RS2[0]~9_combout ))))

	.dataa(\CPU_RISCV|regs|rf~351_q ),
	.datab(\CPU_RISCV|RS2[1]~7_combout ),
	.datac(\CPU_RISCV|regs|rf~287_q ),
	.datad(\CPU_RISCV|RS2[0]~9_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1473_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1473 .lut_mask = 16'hCCB8;
defparam \CPU_RISCV|regs|rf~1473 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y40_N22
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1474 (
// Equation(s):
// \CPU_RISCV|regs|rf~1474_combout  = (\CPU_RISCV|RS2[0]~9_combout  & ((\CPU_RISCV|regs|rf~1473_combout  & ((\CPU_RISCV|regs|rf~383_q ))) # (!\CPU_RISCV|regs|rf~1473_combout  & (\CPU_RISCV|regs|rf~319_q )))) # (!\CPU_RISCV|RS2[0]~9_combout  & 
// (((\CPU_RISCV|regs|rf~1473_combout ))))

	.dataa(\CPU_RISCV|regs|rf~319_q ),
	.datab(\CPU_RISCV|RS2[0]~9_combout ),
	.datac(\CPU_RISCV|regs|rf~383_q ),
	.datad(\CPU_RISCV|regs|rf~1473_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1474_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1474 .lut_mask = 16'hF388;
defparam \CPU_RISCV|regs|rf~1474 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y40_N2
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1475 (
// Equation(s):
// \CPU_RISCV|regs|rf~1475_combout  = (\CPU_RISCV|RS2[1]~7_combout  & ((\CPU_RISCV|RS2[0]~9_combout ) # ((\CPU_RISCV|regs|rf~95_q )))) # (!\CPU_RISCV|RS2[1]~7_combout  & (!\CPU_RISCV|RS2[0]~9_combout  & ((\CPU_RISCV|regs|rf~31_q ))))

	.dataa(\CPU_RISCV|RS2[1]~7_combout ),
	.datab(\CPU_RISCV|RS2[0]~9_combout ),
	.datac(\CPU_RISCV|regs|rf~95_q ),
	.datad(\CPU_RISCV|regs|rf~31_q ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1475_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1475 .lut_mask = 16'hB9A8;
defparam \CPU_RISCV|regs|rf~1475 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y40_N20
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1476 (
// Equation(s):
// \CPU_RISCV|regs|rf~1476_combout  = (\CPU_RISCV|RS2[0]~9_combout  & ((\CPU_RISCV|regs|rf~1475_combout  & (\CPU_RISCV|regs|rf~127_q )) # (!\CPU_RISCV|regs|rf~1475_combout  & ((\CPU_RISCV|regs|rf~63_q ))))) # (!\CPU_RISCV|RS2[0]~9_combout  & 
// (((\CPU_RISCV|regs|rf~1475_combout ))))

	.dataa(\CPU_RISCV|regs|rf~127_q ),
	.datab(\CPU_RISCV|RS2[0]~9_combout ),
	.datac(\CPU_RISCV|regs|rf~63_q ),
	.datad(\CPU_RISCV|regs|rf~1475_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1476_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1476 .lut_mask = 16'hBBC0;
defparam \CPU_RISCV|regs|rf~1476 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y40_N0
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1477 (
// Equation(s):
// \CPU_RISCV|regs|rf~1477_combout  = (\CPU_RISCV|RS2[2]~3_combout  & (\CPU_RISCV|RS2[3]~5_combout )) # (!\CPU_RISCV|RS2[2]~3_combout  & ((\CPU_RISCV|RS2[3]~5_combout  & (\CPU_RISCV|regs|rf~1474_combout )) # (!\CPU_RISCV|RS2[3]~5_combout  & 
// ((\CPU_RISCV|regs|rf~1476_combout )))))

	.dataa(\CPU_RISCV|RS2[2]~3_combout ),
	.datab(\CPU_RISCV|RS2[3]~5_combout ),
	.datac(\CPU_RISCV|regs|rf~1474_combout ),
	.datad(\CPU_RISCV|regs|rf~1476_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1477_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1477 .lut_mask = 16'hD9C8;
defparam \CPU_RISCV|regs|rf~1477 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y40_N30
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1480 (
// Equation(s):
// \CPU_RISCV|regs|rf~1480_combout  = (\CPU_RISCV|RS2[2]~3_combout  & ((\CPU_RISCV|regs|rf~1477_combout  & ((\CPU_RISCV|regs|rf~1479_combout ))) # (!\CPU_RISCV|regs|rf~1477_combout  & (\CPU_RISCV|regs|rf~1472_combout )))) # (!\CPU_RISCV|RS2[2]~3_combout  & 
// (((\CPU_RISCV|regs|rf~1477_combout ))))

	.dataa(\CPU_RISCV|RS2[2]~3_combout ),
	.datab(\CPU_RISCV|regs|rf~1472_combout ),
	.datac(\CPU_RISCV|regs|rf~1479_combout ),
	.datad(\CPU_RISCV|regs|rf~1477_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1480_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1480 .lut_mask = 16'hF588;
defparam \CPU_RISCV|regs|rf~1480 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y37_N24
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1461 (
// Equation(s):
// \CPU_RISCV|regs|rf~1461_combout  = (\CPU_RISCV|RS2[2]~3_combout  & (((\CPU_RISCV|RS2[3]~5_combout )))) # (!\CPU_RISCV|RS2[2]~3_combout  & ((\CPU_RISCV|RS2[3]~5_combout  & ((\CPU_RISCV|regs|rf~831_q ))) # (!\CPU_RISCV|RS2[3]~5_combout  & 
// (\CPU_RISCV|regs|rf~575_q ))))

	.dataa(\CPU_RISCV|RS2[2]~3_combout ),
	.datab(\CPU_RISCV|regs|rf~575_q ),
	.datac(\CPU_RISCV|regs|rf~831_q ),
	.datad(\CPU_RISCV|RS2[3]~5_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1461_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1461 .lut_mask = 16'hFA44;
defparam \CPU_RISCV|regs|rf~1461 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y37_N12
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1462 (
// Equation(s):
// \CPU_RISCV|regs|rf~1462_combout  = (\CPU_RISCV|RS2[2]~3_combout  & ((\CPU_RISCV|regs|rf~1461_combout  & (\CPU_RISCV|regs|rf~959_q )) # (!\CPU_RISCV|regs|rf~1461_combout  & ((\CPU_RISCV|regs|rf~703_q ))))) # (!\CPU_RISCV|RS2[2]~3_combout  & 
// (((\CPU_RISCV|regs|rf~1461_combout ))))

	.dataa(\CPU_RISCV|regs|rf~959_q ),
	.datab(\CPU_RISCV|RS2[2]~3_combout ),
	.datac(\CPU_RISCV|regs|rf~703_q ),
	.datad(\CPU_RISCV|regs|rf~1461_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1462_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1462 .lut_mask = 16'hBBC0;
defparam \CPU_RISCV|regs|rf~1462 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y40_N12
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1463 (
// Equation(s):
// \CPU_RISCV|regs|rf~1463_combout  = (\CPU_RISCV|RS2[2]~3_combout  & ((\CPU_RISCV|regs|rf~735_q ) # ((\CPU_RISCV|RS2[3]~5_combout )))) # (!\CPU_RISCV|RS2[2]~3_combout  & (((\CPU_RISCV|regs|rf~607_q  & !\CPU_RISCV|RS2[3]~5_combout ))))

	.dataa(\CPU_RISCV|regs|rf~735_q ),
	.datab(\CPU_RISCV|RS2[2]~3_combout ),
	.datac(\CPU_RISCV|regs|rf~607_q ),
	.datad(\CPU_RISCV|RS2[3]~5_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1463_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1463 .lut_mask = 16'hCCB8;
defparam \CPU_RISCV|regs|rf~1463 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y40_N22
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1464 (
// Equation(s):
// \CPU_RISCV|regs|rf~1464_combout  = (\CPU_RISCV|regs|rf~1463_combout  & (((\CPU_RISCV|regs|rf~991_q ) # (!\CPU_RISCV|RS2[3]~5_combout )))) # (!\CPU_RISCV|regs|rf~1463_combout  & (\CPU_RISCV|regs|rf~863_q  & ((\CPU_RISCV|RS2[3]~5_combout ))))

	.dataa(\CPU_RISCV|regs|rf~1463_combout ),
	.datab(\CPU_RISCV|regs|rf~863_q ),
	.datac(\CPU_RISCV|regs|rf~991_q ),
	.datad(\CPU_RISCV|RS2[3]~5_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1464_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1464 .lut_mask = 16'hE4AA;
defparam \CPU_RISCV|regs|rf~1464 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N8
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1465 (
// Equation(s):
// \CPU_RISCV|regs|rf~1465_combout  = (\CPU_RISCV|RS2[3]~5_combout  & (((\CPU_RISCV|RS2[2]~3_combout )))) # (!\CPU_RISCV|RS2[3]~5_combout  & ((\CPU_RISCV|RS2[2]~3_combout  & (\CPU_RISCV|regs|rf~671_q )) # (!\CPU_RISCV|RS2[2]~3_combout  & 
// ((\CPU_RISCV|regs|rf~543_q )))))

	.dataa(\CPU_RISCV|regs|rf~671_q ),
	.datab(\CPU_RISCV|RS2[3]~5_combout ),
	.datac(\CPU_RISCV|regs|rf~543_q ),
	.datad(\CPU_RISCV|RS2[2]~3_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1465_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1465 .lut_mask = 16'hEE30;
defparam \CPU_RISCV|regs|rf~1465 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N22
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1466 (
// Equation(s):
// \CPU_RISCV|regs|rf~1466_combout  = (\CPU_RISCV|RS2[3]~5_combout  & ((\CPU_RISCV|regs|rf~1465_combout  & ((\CPU_RISCV|regs|rf~927_q ))) # (!\CPU_RISCV|regs|rf~1465_combout  & (\CPU_RISCV|regs|rf~799_q )))) # (!\CPU_RISCV|RS2[3]~5_combout  & 
// (((\CPU_RISCV|regs|rf~1465_combout ))))

	.dataa(\CPU_RISCV|regs|rf~799_q ),
	.datab(\CPU_RISCV|RS2[3]~5_combout ),
	.datac(\CPU_RISCV|regs|rf~927_q ),
	.datad(\CPU_RISCV|regs|rf~1465_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1466_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1466 .lut_mask = 16'hF388;
defparam \CPU_RISCV|regs|rf~1466 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y40_N28
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1467 (
// Equation(s):
// \CPU_RISCV|regs|rf~1467_combout  = (\CPU_RISCV|RS2[1]~7_combout  & ((\CPU_RISCV|regs|rf~1464_combout ) # ((\CPU_RISCV|RS2[0]~9_combout )))) # (!\CPU_RISCV|RS2[1]~7_combout  & (((!\CPU_RISCV|RS2[0]~9_combout  & \CPU_RISCV|regs|rf~1466_combout ))))

	.dataa(\CPU_RISCV|RS2[1]~7_combout ),
	.datab(\CPU_RISCV|regs|rf~1464_combout ),
	.datac(\CPU_RISCV|RS2[0]~9_combout ),
	.datad(\CPU_RISCV|regs|rf~1466_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1467_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1467 .lut_mask = 16'hADA8;
defparam \CPU_RISCV|regs|rf~1467 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y41_N28
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1468 (
// Equation(s):
// \CPU_RISCV|regs|rf~1468_combout  = (\CPU_RISCV|RS2[2]~3_combout  & (((\CPU_RISCV|RS2[3]~5_combout )))) # (!\CPU_RISCV|RS2[2]~3_combout  & ((\CPU_RISCV|RS2[3]~5_combout  & (\CPU_RISCV|regs|rf~895_q )) # (!\CPU_RISCV|RS2[3]~5_combout  & 
// ((\CPU_RISCV|regs|rf~639_q )))))

	.dataa(\CPU_RISCV|regs|rf~895_q ),
	.datab(\CPU_RISCV|RS2[2]~3_combout ),
	.datac(\CPU_RISCV|regs|rf~639_q ),
	.datad(\CPU_RISCV|RS2[3]~5_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1468_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1468 .lut_mask = 16'hEE30;
defparam \CPU_RISCV|regs|rf~1468 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y41_N6
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1469 (
// Equation(s):
// \CPU_RISCV|regs|rf~1469_combout  = (\CPU_RISCV|RS2[2]~3_combout  & ((\CPU_RISCV|regs|rf~1468_combout  & ((\CPU_RISCV|regs|rf~1023_q ))) # (!\CPU_RISCV|regs|rf~1468_combout  & (\CPU_RISCV|regs|rf~767_q )))) # (!\CPU_RISCV|RS2[2]~3_combout  & 
// (((\CPU_RISCV|regs|rf~1468_combout ))))

	.dataa(\CPU_RISCV|regs|rf~767_q ),
	.datab(\CPU_RISCV|RS2[2]~3_combout ),
	.datac(\CPU_RISCV|regs|rf~1023_q ),
	.datad(\CPU_RISCV|regs|rf~1468_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1469_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1469 .lut_mask = 16'hF388;
defparam \CPU_RISCV|regs|rf~1469 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y40_N10
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1470 (
// Equation(s):
// \CPU_RISCV|regs|rf~1470_combout  = (\CPU_RISCV|regs|rf~1467_combout  & (((\CPU_RISCV|regs|rf~1469_combout ) # (!\CPU_RISCV|RS2[0]~9_combout )))) # (!\CPU_RISCV|regs|rf~1467_combout  & (\CPU_RISCV|regs|rf~1462_combout  & (\CPU_RISCV|RS2[0]~9_combout )))

	.dataa(\CPU_RISCV|regs|rf~1462_combout ),
	.datab(\CPU_RISCV|regs|rf~1467_combout ),
	.datac(\CPU_RISCV|RS2[0]~9_combout ),
	.datad(\CPU_RISCV|regs|rf~1469_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1470_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1470 .lut_mask = 16'hEC2C;
defparam \CPU_RISCV|regs|rf~1470 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y40_N8
cycloneive_lcell_comb \CPU_RISCV|regs|rd2[31]~1 (
// Equation(s):
// \CPU_RISCV|regs|rd2[31]~1_combout  = (!\CPU_RISCV|regs|Equal1~1_combout  & ((\CPU_RISCV|RS2[4]~10_combout  & ((\CPU_RISCV|regs|rf~1470_combout ))) # (!\CPU_RISCV|RS2[4]~10_combout  & (\CPU_RISCV|regs|rf~1480_combout ))))

	.dataa(\CPU_RISCV|RS2[4]~10_combout ),
	.datab(\CPU_RISCV|regs|Equal1~1_combout ),
	.datac(\CPU_RISCV|regs|rf~1480_combout ),
	.datad(\CPU_RISCV|regs|rf~1470_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rd2[31]~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rd2[31]~1 .lut_mask = 16'h3210;
defparam \CPU_RISCV|regs|rd2[31]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y40_N0
cycloneive_lcell_comb \CPU_RISCV|LessThan0~1 (
// Equation(s):
// \CPU_RISCV|LessThan0~1_cout  = CARRY((\CPU_RISCV|regs|rd2[0]~0_combout  & !\CPU_RISCV|regs|rd1[0]~31_combout ))

	.dataa(\CPU_RISCV|regs|rd2[0]~0_combout ),
	.datab(\CPU_RISCV|regs|rd1[0]~31_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\CPU_RISCV|LessThan0~1_cout ));
// synopsys translate_off
defparam \CPU_RISCV|LessThan0~1 .lut_mask = 16'h0022;
defparam \CPU_RISCV|LessThan0~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y40_N2
cycloneive_lcell_comb \CPU_RISCV|LessThan0~3 (
// Equation(s):
// \CPU_RISCV|LessThan0~3_cout  = CARRY((\CPU_RISCV|regs|rd1[1]~30_combout  & ((!\CPU_RISCV|LessThan0~1_cout ) # (!\CPU_RISCV|regs|rd2[1]~31_combout ))) # (!\CPU_RISCV|regs|rd1[1]~30_combout  & (!\CPU_RISCV|regs|rd2[1]~31_combout  & 
// !\CPU_RISCV|LessThan0~1_cout )))

	.dataa(\CPU_RISCV|regs|rd1[1]~30_combout ),
	.datab(\CPU_RISCV|regs|rd2[1]~31_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU_RISCV|LessThan0~1_cout ),
	.combout(),
	.cout(\CPU_RISCV|LessThan0~3_cout ));
// synopsys translate_off
defparam \CPU_RISCV|LessThan0~3 .lut_mask = 16'h002B;
defparam \CPU_RISCV|LessThan0~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y40_N4
cycloneive_lcell_comb \CPU_RISCV|LessThan0~5 (
// Equation(s):
// \CPU_RISCV|LessThan0~5_cout  = CARRY((\CPU_RISCV|regs|rd2[2]~30_combout  & ((!\CPU_RISCV|LessThan0~3_cout ) # (!\CPU_RISCV|regs|rd1[2]~29_combout ))) # (!\CPU_RISCV|regs|rd2[2]~30_combout  & (!\CPU_RISCV|regs|rd1[2]~29_combout  & 
// !\CPU_RISCV|LessThan0~3_cout )))

	.dataa(\CPU_RISCV|regs|rd2[2]~30_combout ),
	.datab(\CPU_RISCV|regs|rd1[2]~29_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU_RISCV|LessThan0~3_cout ),
	.combout(),
	.cout(\CPU_RISCV|LessThan0~5_cout ));
// synopsys translate_off
defparam \CPU_RISCV|LessThan0~5 .lut_mask = 16'h002B;
defparam \CPU_RISCV|LessThan0~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y40_N6
cycloneive_lcell_comb \CPU_RISCV|LessThan0~7 (
// Equation(s):
// \CPU_RISCV|LessThan0~7_cout  = CARRY((\CPU_RISCV|regs|rd2[3]~29_combout  & (\CPU_RISCV|regs|rd1[3]~28_combout  & !\CPU_RISCV|LessThan0~5_cout )) # (!\CPU_RISCV|regs|rd2[3]~29_combout  & ((\CPU_RISCV|regs|rd1[3]~28_combout ) # (!\CPU_RISCV|LessThan0~5_cout 
// ))))

	.dataa(\CPU_RISCV|regs|rd2[3]~29_combout ),
	.datab(\CPU_RISCV|regs|rd1[3]~28_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU_RISCV|LessThan0~5_cout ),
	.combout(),
	.cout(\CPU_RISCV|LessThan0~7_cout ));
// synopsys translate_off
defparam \CPU_RISCV|LessThan0~7 .lut_mask = 16'h004D;
defparam \CPU_RISCV|LessThan0~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y40_N8
cycloneive_lcell_comb \CPU_RISCV|LessThan0~9 (
// Equation(s):
// \CPU_RISCV|LessThan0~9_cout  = CARRY((\CPU_RISCV|regs|rd2[4]~28_combout  & ((!\CPU_RISCV|LessThan0~7_cout ) # (!\CPU_RISCV|regs|rd1[4]~27_combout ))) # (!\CPU_RISCV|regs|rd2[4]~28_combout  & (!\CPU_RISCV|regs|rd1[4]~27_combout  & 
// !\CPU_RISCV|LessThan0~7_cout )))

	.dataa(\CPU_RISCV|regs|rd2[4]~28_combout ),
	.datab(\CPU_RISCV|regs|rd1[4]~27_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU_RISCV|LessThan0~7_cout ),
	.combout(),
	.cout(\CPU_RISCV|LessThan0~9_cout ));
// synopsys translate_off
defparam \CPU_RISCV|LessThan0~9 .lut_mask = 16'h002B;
defparam \CPU_RISCV|LessThan0~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y40_N10
cycloneive_lcell_comb \CPU_RISCV|LessThan0~11 (
// Equation(s):
// \CPU_RISCV|LessThan0~11_cout  = CARRY((\CPU_RISCV|regs|rd2[5]~27_combout  & (\CPU_RISCV|regs|rd1[5]~26_combout  & !\CPU_RISCV|LessThan0~9_cout )) # (!\CPU_RISCV|regs|rd2[5]~27_combout  & ((\CPU_RISCV|regs|rd1[5]~26_combout ) # 
// (!\CPU_RISCV|LessThan0~9_cout ))))

	.dataa(\CPU_RISCV|regs|rd2[5]~27_combout ),
	.datab(\CPU_RISCV|regs|rd1[5]~26_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU_RISCV|LessThan0~9_cout ),
	.combout(),
	.cout(\CPU_RISCV|LessThan0~11_cout ));
// synopsys translate_off
defparam \CPU_RISCV|LessThan0~11 .lut_mask = 16'h004D;
defparam \CPU_RISCV|LessThan0~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y40_N12
cycloneive_lcell_comb \CPU_RISCV|LessThan0~13 (
// Equation(s):
// \CPU_RISCV|LessThan0~13_cout  = CARRY((\CPU_RISCV|regs|rd1[6]~25_combout  & (\CPU_RISCV|regs|rd2[6]~26_combout  & !\CPU_RISCV|LessThan0~11_cout )) # (!\CPU_RISCV|regs|rd1[6]~25_combout  & ((\CPU_RISCV|regs|rd2[6]~26_combout ) # 
// (!\CPU_RISCV|LessThan0~11_cout ))))

	.dataa(\CPU_RISCV|regs|rd1[6]~25_combout ),
	.datab(\CPU_RISCV|regs|rd2[6]~26_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU_RISCV|LessThan0~11_cout ),
	.combout(),
	.cout(\CPU_RISCV|LessThan0~13_cout ));
// synopsys translate_off
defparam \CPU_RISCV|LessThan0~13 .lut_mask = 16'h004D;
defparam \CPU_RISCV|LessThan0~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y40_N14
cycloneive_lcell_comb \CPU_RISCV|LessThan0~15 (
// Equation(s):
// \CPU_RISCV|LessThan0~15_cout  = CARRY((\CPU_RISCV|regs|rd1[7]~24_combout  & ((!\CPU_RISCV|LessThan0~13_cout ) # (!\CPU_RISCV|regs|rd2[7]~25_combout ))) # (!\CPU_RISCV|regs|rd1[7]~24_combout  & (!\CPU_RISCV|regs|rd2[7]~25_combout  & 
// !\CPU_RISCV|LessThan0~13_cout )))

	.dataa(\CPU_RISCV|regs|rd1[7]~24_combout ),
	.datab(\CPU_RISCV|regs|rd2[7]~25_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU_RISCV|LessThan0~13_cout ),
	.combout(),
	.cout(\CPU_RISCV|LessThan0~15_cout ));
// synopsys translate_off
defparam \CPU_RISCV|LessThan0~15 .lut_mask = 16'h002B;
defparam \CPU_RISCV|LessThan0~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y40_N16
cycloneive_lcell_comb \CPU_RISCV|LessThan0~17 (
// Equation(s):
// \CPU_RISCV|LessThan0~17_cout  = CARRY((\CPU_RISCV|regs|rd1[8]~23_combout  & (\CPU_RISCV|regs|rd2[8]~24_combout  & !\CPU_RISCV|LessThan0~15_cout )) # (!\CPU_RISCV|regs|rd1[8]~23_combout  & ((\CPU_RISCV|regs|rd2[8]~24_combout ) # 
// (!\CPU_RISCV|LessThan0~15_cout ))))

	.dataa(\CPU_RISCV|regs|rd1[8]~23_combout ),
	.datab(\CPU_RISCV|regs|rd2[8]~24_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU_RISCV|LessThan0~15_cout ),
	.combout(),
	.cout(\CPU_RISCV|LessThan0~17_cout ));
// synopsys translate_off
defparam \CPU_RISCV|LessThan0~17 .lut_mask = 16'h004D;
defparam \CPU_RISCV|LessThan0~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y40_N18
cycloneive_lcell_comb \CPU_RISCV|LessThan0~19 (
// Equation(s):
// \CPU_RISCV|LessThan0~19_cout  = CARRY((\CPU_RISCV|regs|rd1[9]~22_combout  & ((!\CPU_RISCV|LessThan0~17_cout ) # (!\CPU_RISCV|regs|rd2[9]~23_combout ))) # (!\CPU_RISCV|regs|rd1[9]~22_combout  & (!\CPU_RISCV|regs|rd2[9]~23_combout  & 
// !\CPU_RISCV|LessThan0~17_cout )))

	.dataa(\CPU_RISCV|regs|rd1[9]~22_combout ),
	.datab(\CPU_RISCV|regs|rd2[9]~23_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU_RISCV|LessThan0~17_cout ),
	.combout(),
	.cout(\CPU_RISCV|LessThan0~19_cout ));
// synopsys translate_off
defparam \CPU_RISCV|LessThan0~19 .lut_mask = 16'h002B;
defparam \CPU_RISCV|LessThan0~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y40_N20
cycloneive_lcell_comb \CPU_RISCV|LessThan0~21 (
// Equation(s):
// \CPU_RISCV|LessThan0~21_cout  = CARRY((\CPU_RISCV|regs|rd1[10]~21_combout  & (\CPU_RISCV|regs|rd2[10]~22_combout  & !\CPU_RISCV|LessThan0~19_cout )) # (!\CPU_RISCV|regs|rd1[10]~21_combout  & ((\CPU_RISCV|regs|rd2[10]~22_combout ) # 
// (!\CPU_RISCV|LessThan0~19_cout ))))

	.dataa(\CPU_RISCV|regs|rd1[10]~21_combout ),
	.datab(\CPU_RISCV|regs|rd2[10]~22_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU_RISCV|LessThan0~19_cout ),
	.combout(),
	.cout(\CPU_RISCV|LessThan0~21_cout ));
// synopsys translate_off
defparam \CPU_RISCV|LessThan0~21 .lut_mask = 16'h004D;
defparam \CPU_RISCV|LessThan0~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y40_N22
cycloneive_lcell_comb \CPU_RISCV|LessThan0~23 (
// Equation(s):
// \CPU_RISCV|LessThan0~23_cout  = CARRY((\CPU_RISCV|regs|rd1[11]~20_combout  & ((!\CPU_RISCV|LessThan0~21_cout ) # (!\CPU_RISCV|regs|rd2[11]~21_combout ))) # (!\CPU_RISCV|regs|rd1[11]~20_combout  & (!\CPU_RISCV|regs|rd2[11]~21_combout  & 
// !\CPU_RISCV|LessThan0~21_cout )))

	.dataa(\CPU_RISCV|regs|rd1[11]~20_combout ),
	.datab(\CPU_RISCV|regs|rd2[11]~21_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU_RISCV|LessThan0~21_cout ),
	.combout(),
	.cout(\CPU_RISCV|LessThan0~23_cout ));
// synopsys translate_off
defparam \CPU_RISCV|LessThan0~23 .lut_mask = 16'h002B;
defparam \CPU_RISCV|LessThan0~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y40_N24
cycloneive_lcell_comb \CPU_RISCV|LessThan0~25 (
// Equation(s):
// \CPU_RISCV|LessThan0~25_cout  = CARRY((\CPU_RISCV|regs|rd1[12]~19_combout  & (\CPU_RISCV|regs|rd2[12]~20_combout  & !\CPU_RISCV|LessThan0~23_cout )) # (!\CPU_RISCV|regs|rd1[12]~19_combout  & ((\CPU_RISCV|regs|rd2[12]~20_combout ) # 
// (!\CPU_RISCV|LessThan0~23_cout ))))

	.dataa(\CPU_RISCV|regs|rd1[12]~19_combout ),
	.datab(\CPU_RISCV|regs|rd2[12]~20_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU_RISCV|LessThan0~23_cout ),
	.combout(),
	.cout(\CPU_RISCV|LessThan0~25_cout ));
// synopsys translate_off
defparam \CPU_RISCV|LessThan0~25 .lut_mask = 16'h004D;
defparam \CPU_RISCV|LessThan0~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y40_N26
cycloneive_lcell_comb \CPU_RISCV|LessThan0~27 (
// Equation(s):
// \CPU_RISCV|LessThan0~27_cout  = CARRY((\CPU_RISCV|regs|rd1[13]~18_combout  & ((!\CPU_RISCV|LessThan0~25_cout ) # (!\CPU_RISCV|regs|rd2[13]~19_combout ))) # (!\CPU_RISCV|regs|rd1[13]~18_combout  & (!\CPU_RISCV|regs|rd2[13]~19_combout  & 
// !\CPU_RISCV|LessThan0~25_cout )))

	.dataa(\CPU_RISCV|regs|rd1[13]~18_combout ),
	.datab(\CPU_RISCV|regs|rd2[13]~19_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU_RISCV|LessThan0~25_cout ),
	.combout(),
	.cout(\CPU_RISCV|LessThan0~27_cout ));
// synopsys translate_off
defparam \CPU_RISCV|LessThan0~27 .lut_mask = 16'h002B;
defparam \CPU_RISCV|LessThan0~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y40_N28
cycloneive_lcell_comb \CPU_RISCV|LessThan0~29 (
// Equation(s):
// \CPU_RISCV|LessThan0~29_cout  = CARRY((\CPU_RISCV|regs|rd1[14]~17_combout  & (\CPU_RISCV|regs|rd2[14]~18_combout  & !\CPU_RISCV|LessThan0~27_cout )) # (!\CPU_RISCV|regs|rd1[14]~17_combout  & ((\CPU_RISCV|regs|rd2[14]~18_combout ) # 
// (!\CPU_RISCV|LessThan0~27_cout ))))

	.dataa(\CPU_RISCV|regs|rd1[14]~17_combout ),
	.datab(\CPU_RISCV|regs|rd2[14]~18_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU_RISCV|LessThan0~27_cout ),
	.combout(),
	.cout(\CPU_RISCV|LessThan0~29_cout ));
// synopsys translate_off
defparam \CPU_RISCV|LessThan0~29 .lut_mask = 16'h004D;
defparam \CPU_RISCV|LessThan0~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y40_N30
cycloneive_lcell_comb \CPU_RISCV|LessThan0~31 (
// Equation(s):
// \CPU_RISCV|LessThan0~31_cout  = CARRY((\CPU_RISCV|regs|rd2[15]~17_combout  & (\CPU_RISCV|regs|rd1[15]~16_combout  & !\CPU_RISCV|LessThan0~29_cout )) # (!\CPU_RISCV|regs|rd2[15]~17_combout  & ((\CPU_RISCV|regs|rd1[15]~16_combout ) # 
// (!\CPU_RISCV|LessThan0~29_cout ))))

	.dataa(\CPU_RISCV|regs|rd2[15]~17_combout ),
	.datab(\CPU_RISCV|regs|rd1[15]~16_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU_RISCV|LessThan0~29_cout ),
	.combout(),
	.cout(\CPU_RISCV|LessThan0~31_cout ));
// synopsys translate_off
defparam \CPU_RISCV|LessThan0~31 .lut_mask = 16'h004D;
defparam \CPU_RISCV|LessThan0~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y39_N0
cycloneive_lcell_comb \CPU_RISCV|LessThan0~33 (
// Equation(s):
// \CPU_RISCV|LessThan0~33_cout  = CARRY((\CPU_RISCV|regs|rd2[16]~16_combout  & ((!\CPU_RISCV|LessThan0~31_cout ) # (!\CPU_RISCV|regs|rd1[16]~15_combout ))) # (!\CPU_RISCV|regs|rd2[16]~16_combout  & (!\CPU_RISCV|regs|rd1[16]~15_combout  & 
// !\CPU_RISCV|LessThan0~31_cout )))

	.dataa(\CPU_RISCV|regs|rd2[16]~16_combout ),
	.datab(\CPU_RISCV|regs|rd1[16]~15_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU_RISCV|LessThan0~31_cout ),
	.combout(),
	.cout(\CPU_RISCV|LessThan0~33_cout ));
// synopsys translate_off
defparam \CPU_RISCV|LessThan0~33 .lut_mask = 16'h002B;
defparam \CPU_RISCV|LessThan0~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y39_N2
cycloneive_lcell_comb \CPU_RISCV|LessThan0~35 (
// Equation(s):
// \CPU_RISCV|LessThan0~35_cout  = CARRY((\CPU_RISCV|regs|rd2[17]~15_combout  & (\CPU_RISCV|regs|rd1[17]~14_combout  & !\CPU_RISCV|LessThan0~33_cout )) # (!\CPU_RISCV|regs|rd2[17]~15_combout  & ((\CPU_RISCV|regs|rd1[17]~14_combout ) # 
// (!\CPU_RISCV|LessThan0~33_cout ))))

	.dataa(\CPU_RISCV|regs|rd2[17]~15_combout ),
	.datab(\CPU_RISCV|regs|rd1[17]~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU_RISCV|LessThan0~33_cout ),
	.combout(),
	.cout(\CPU_RISCV|LessThan0~35_cout ));
// synopsys translate_off
defparam \CPU_RISCV|LessThan0~35 .lut_mask = 16'h004D;
defparam \CPU_RISCV|LessThan0~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y39_N4
cycloneive_lcell_comb \CPU_RISCV|LessThan0~37 (
// Equation(s):
// \CPU_RISCV|LessThan0~37_cout  = CARRY((\CPU_RISCV|regs|rd1[18]~13_combout  & (\CPU_RISCV|regs|rd2[18]~14_combout  & !\CPU_RISCV|LessThan0~35_cout )) # (!\CPU_RISCV|regs|rd1[18]~13_combout  & ((\CPU_RISCV|regs|rd2[18]~14_combout ) # 
// (!\CPU_RISCV|LessThan0~35_cout ))))

	.dataa(\CPU_RISCV|regs|rd1[18]~13_combout ),
	.datab(\CPU_RISCV|regs|rd2[18]~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU_RISCV|LessThan0~35_cout ),
	.combout(),
	.cout(\CPU_RISCV|LessThan0~37_cout ));
// synopsys translate_off
defparam \CPU_RISCV|LessThan0~37 .lut_mask = 16'h004D;
defparam \CPU_RISCV|LessThan0~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y39_N6
cycloneive_lcell_comb \CPU_RISCV|LessThan0~39 (
// Equation(s):
// \CPU_RISCV|LessThan0~39_cout  = CARRY((\CPU_RISCV|regs|rd2[19]~13_combout  & (\CPU_RISCV|regs|rd1[19]~12_combout  & !\CPU_RISCV|LessThan0~37_cout )) # (!\CPU_RISCV|regs|rd2[19]~13_combout  & ((\CPU_RISCV|regs|rd1[19]~12_combout ) # 
// (!\CPU_RISCV|LessThan0~37_cout ))))

	.dataa(\CPU_RISCV|regs|rd2[19]~13_combout ),
	.datab(\CPU_RISCV|regs|rd1[19]~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU_RISCV|LessThan0~37_cout ),
	.combout(),
	.cout(\CPU_RISCV|LessThan0~39_cout ));
// synopsys translate_off
defparam \CPU_RISCV|LessThan0~39 .lut_mask = 16'h004D;
defparam \CPU_RISCV|LessThan0~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y39_N8
cycloneive_lcell_comb \CPU_RISCV|LessThan0~41 (
// Equation(s):
// \CPU_RISCV|LessThan0~41_cout  = CARRY((\CPU_RISCV|regs|rd1[20]~11_combout  & (\CPU_RISCV|regs|rd2[20]~12_combout  & !\CPU_RISCV|LessThan0~39_cout )) # (!\CPU_RISCV|regs|rd1[20]~11_combout  & ((\CPU_RISCV|regs|rd2[20]~12_combout ) # 
// (!\CPU_RISCV|LessThan0~39_cout ))))

	.dataa(\CPU_RISCV|regs|rd1[20]~11_combout ),
	.datab(\CPU_RISCV|regs|rd2[20]~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU_RISCV|LessThan0~39_cout ),
	.combout(),
	.cout(\CPU_RISCV|LessThan0~41_cout ));
// synopsys translate_off
defparam \CPU_RISCV|LessThan0~41 .lut_mask = 16'h004D;
defparam \CPU_RISCV|LessThan0~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y39_N10
cycloneive_lcell_comb \CPU_RISCV|LessThan0~43 (
// Equation(s):
// \CPU_RISCV|LessThan0~43_cout  = CARRY((\CPU_RISCV|regs|rd1[21]~10_combout  & ((!\CPU_RISCV|LessThan0~41_cout ) # (!\CPU_RISCV|regs|rd2[21]~11_combout ))) # (!\CPU_RISCV|regs|rd1[21]~10_combout  & (!\CPU_RISCV|regs|rd2[21]~11_combout  & 
// !\CPU_RISCV|LessThan0~41_cout )))

	.dataa(\CPU_RISCV|regs|rd1[21]~10_combout ),
	.datab(\CPU_RISCV|regs|rd2[21]~11_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU_RISCV|LessThan0~41_cout ),
	.combout(),
	.cout(\CPU_RISCV|LessThan0~43_cout ));
// synopsys translate_off
defparam \CPU_RISCV|LessThan0~43 .lut_mask = 16'h002B;
defparam \CPU_RISCV|LessThan0~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y39_N12
cycloneive_lcell_comb \CPU_RISCV|LessThan0~45 (
// Equation(s):
// \CPU_RISCV|LessThan0~45_cout  = CARRY((\CPU_RISCV|regs|rd2[22]~10_combout  & ((!\CPU_RISCV|LessThan0~43_cout ) # (!\CPU_RISCV|regs|rd1[22]~9_combout ))) # (!\CPU_RISCV|regs|rd2[22]~10_combout  & (!\CPU_RISCV|regs|rd1[22]~9_combout  & 
// !\CPU_RISCV|LessThan0~43_cout )))

	.dataa(\CPU_RISCV|regs|rd2[22]~10_combout ),
	.datab(\CPU_RISCV|regs|rd1[22]~9_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU_RISCV|LessThan0~43_cout ),
	.combout(),
	.cout(\CPU_RISCV|LessThan0~45_cout ));
// synopsys translate_off
defparam \CPU_RISCV|LessThan0~45 .lut_mask = 16'h002B;
defparam \CPU_RISCV|LessThan0~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y39_N14
cycloneive_lcell_comb \CPU_RISCV|LessThan0~47 (
// Equation(s):
// \CPU_RISCV|LessThan0~47_cout  = CARRY((\CPU_RISCV|regs|rd1[23]~8_combout  & ((!\CPU_RISCV|LessThan0~45_cout ) # (!\CPU_RISCV|regs|rd2[23]~9_combout ))) # (!\CPU_RISCV|regs|rd1[23]~8_combout  & (!\CPU_RISCV|regs|rd2[23]~9_combout  & 
// !\CPU_RISCV|LessThan0~45_cout )))

	.dataa(\CPU_RISCV|regs|rd1[23]~8_combout ),
	.datab(\CPU_RISCV|regs|rd2[23]~9_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU_RISCV|LessThan0~45_cout ),
	.combout(),
	.cout(\CPU_RISCV|LessThan0~47_cout ));
// synopsys translate_off
defparam \CPU_RISCV|LessThan0~47 .lut_mask = 16'h002B;
defparam \CPU_RISCV|LessThan0~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y39_N16
cycloneive_lcell_comb \CPU_RISCV|LessThan0~49 (
// Equation(s):
// \CPU_RISCV|LessThan0~49_cout  = CARRY((\CPU_RISCV|regs|rd2[24]~8_combout  & ((!\CPU_RISCV|LessThan0~47_cout ) # (!\CPU_RISCV|regs|rd1[24]~7_combout ))) # (!\CPU_RISCV|regs|rd2[24]~8_combout  & (!\CPU_RISCV|regs|rd1[24]~7_combout  & 
// !\CPU_RISCV|LessThan0~47_cout )))

	.dataa(\CPU_RISCV|regs|rd2[24]~8_combout ),
	.datab(\CPU_RISCV|regs|rd1[24]~7_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU_RISCV|LessThan0~47_cout ),
	.combout(),
	.cout(\CPU_RISCV|LessThan0~49_cout ));
// synopsys translate_off
defparam \CPU_RISCV|LessThan0~49 .lut_mask = 16'h002B;
defparam \CPU_RISCV|LessThan0~49 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y39_N18
cycloneive_lcell_comb \CPU_RISCV|LessThan0~51 (
// Equation(s):
// \CPU_RISCV|LessThan0~51_cout  = CARRY((\CPU_RISCV|regs|rd1[25]~6_combout  & ((!\CPU_RISCV|LessThan0~49_cout ) # (!\CPU_RISCV|regs|rd2[25]~7_combout ))) # (!\CPU_RISCV|regs|rd1[25]~6_combout  & (!\CPU_RISCV|regs|rd2[25]~7_combout  & 
// !\CPU_RISCV|LessThan0~49_cout )))

	.dataa(\CPU_RISCV|regs|rd1[25]~6_combout ),
	.datab(\CPU_RISCV|regs|rd2[25]~7_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU_RISCV|LessThan0~49_cout ),
	.combout(),
	.cout(\CPU_RISCV|LessThan0~51_cout ));
// synopsys translate_off
defparam \CPU_RISCV|LessThan0~51 .lut_mask = 16'h002B;
defparam \CPU_RISCV|LessThan0~51 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y39_N20
cycloneive_lcell_comb \CPU_RISCV|LessThan0~53 (
// Equation(s):
// \CPU_RISCV|LessThan0~53_cout  = CARRY((\CPU_RISCV|regs|rd2[26]~6_combout  & ((!\CPU_RISCV|LessThan0~51_cout ) # (!\CPU_RISCV|regs|rd1[26]~5_combout ))) # (!\CPU_RISCV|regs|rd2[26]~6_combout  & (!\CPU_RISCV|regs|rd1[26]~5_combout  & 
// !\CPU_RISCV|LessThan0~51_cout )))

	.dataa(\CPU_RISCV|regs|rd2[26]~6_combout ),
	.datab(\CPU_RISCV|regs|rd1[26]~5_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU_RISCV|LessThan0~51_cout ),
	.combout(),
	.cout(\CPU_RISCV|LessThan0~53_cout ));
// synopsys translate_off
defparam \CPU_RISCV|LessThan0~53 .lut_mask = 16'h002B;
defparam \CPU_RISCV|LessThan0~53 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y39_N22
cycloneive_lcell_comb \CPU_RISCV|LessThan0~55 (
// Equation(s):
// \CPU_RISCV|LessThan0~55_cout  = CARRY((\CPU_RISCV|regs|rd1[27]~4_combout  & ((!\CPU_RISCV|LessThan0~53_cout ) # (!\CPU_RISCV|regs|rd2[27]~5_combout ))) # (!\CPU_RISCV|regs|rd1[27]~4_combout  & (!\CPU_RISCV|regs|rd2[27]~5_combout  & 
// !\CPU_RISCV|LessThan0~53_cout )))

	.dataa(\CPU_RISCV|regs|rd1[27]~4_combout ),
	.datab(\CPU_RISCV|regs|rd2[27]~5_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU_RISCV|LessThan0~53_cout ),
	.combout(),
	.cout(\CPU_RISCV|LessThan0~55_cout ));
// synopsys translate_off
defparam \CPU_RISCV|LessThan0~55 .lut_mask = 16'h002B;
defparam \CPU_RISCV|LessThan0~55 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y39_N24
cycloneive_lcell_comb \CPU_RISCV|LessThan0~57 (
// Equation(s):
// \CPU_RISCV|LessThan0~57_cout  = CARRY((\CPU_RISCV|regs|rd1[28]~3_combout  & (\CPU_RISCV|regs|rd2[28]~4_combout  & !\CPU_RISCV|LessThan0~55_cout )) # (!\CPU_RISCV|regs|rd1[28]~3_combout  & ((\CPU_RISCV|regs|rd2[28]~4_combout ) # 
// (!\CPU_RISCV|LessThan0~55_cout ))))

	.dataa(\CPU_RISCV|regs|rd1[28]~3_combout ),
	.datab(\CPU_RISCV|regs|rd2[28]~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU_RISCV|LessThan0~55_cout ),
	.combout(),
	.cout(\CPU_RISCV|LessThan0~57_cout ));
// synopsys translate_off
defparam \CPU_RISCV|LessThan0~57 .lut_mask = 16'h004D;
defparam \CPU_RISCV|LessThan0~57 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y39_N26
cycloneive_lcell_comb \CPU_RISCV|LessThan0~59 (
// Equation(s):
// \CPU_RISCV|LessThan0~59_cout  = CARRY((\CPU_RISCV|regs|rd2[29]~3_combout  & (\CPU_RISCV|regs|rd1[29]~2_combout  & !\CPU_RISCV|LessThan0~57_cout )) # (!\CPU_RISCV|regs|rd2[29]~3_combout  & ((\CPU_RISCV|regs|rd1[29]~2_combout ) # 
// (!\CPU_RISCV|LessThan0~57_cout ))))

	.dataa(\CPU_RISCV|regs|rd2[29]~3_combout ),
	.datab(\CPU_RISCV|regs|rd1[29]~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU_RISCV|LessThan0~57_cout ),
	.combout(),
	.cout(\CPU_RISCV|LessThan0~59_cout ));
// synopsys translate_off
defparam \CPU_RISCV|LessThan0~59 .lut_mask = 16'h004D;
defparam \CPU_RISCV|LessThan0~59 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y39_N28
cycloneive_lcell_comb \CPU_RISCV|LessThan0~61 (
// Equation(s):
// \CPU_RISCV|LessThan0~61_cout  = CARRY((\CPU_RISCV|regs|rd2[30]~2_combout  & ((!\CPU_RISCV|LessThan0~59_cout ) # (!\CPU_RISCV|regs|rd1[30]~1_combout ))) # (!\CPU_RISCV|regs|rd2[30]~2_combout  & (!\CPU_RISCV|regs|rd1[30]~1_combout  & 
// !\CPU_RISCV|LessThan0~59_cout )))

	.dataa(\CPU_RISCV|regs|rd2[30]~2_combout ),
	.datab(\CPU_RISCV|regs|rd1[30]~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU_RISCV|LessThan0~59_cout ),
	.combout(),
	.cout(\CPU_RISCV|LessThan0~61_cout ));
// synopsys translate_off
defparam \CPU_RISCV|LessThan0~61 .lut_mask = 16'h002B;
defparam \CPU_RISCV|LessThan0~61 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y39_N30
cycloneive_lcell_comb \CPU_RISCV|LessThan0~62 (
// Equation(s):
// \CPU_RISCV|LessThan0~62_combout  = (\CPU_RISCV|regs|rd2[31]~1_combout  & (\CPU_RISCV|LessThan0~61_cout  & \CPU_RISCV|regs|rd1[31]~0_combout )) # (!\CPU_RISCV|regs|rd2[31]~1_combout  & ((\CPU_RISCV|LessThan0~61_cout ) # (\CPU_RISCV|regs|rd1[31]~0_combout 
// )))

	.dataa(gnd),
	.datab(\CPU_RISCV|regs|rd2[31]~1_combout ),
	.datac(gnd),
	.datad(\CPU_RISCV|regs|rd1[31]~0_combout ),
	.cin(\CPU_RISCV|LessThan0~61_cout ),
	.combout(\CPU_RISCV|LessThan0~62_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|LessThan0~62 .lut_mask = 16'hF330;
defparam \CPU_RISCV|LessThan0~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y39_N8
cycloneive_lcell_comb \CPU_RISCV|pc[1]~5 (
// Equation(s):
// \CPU_RISCV|pc[1]~5_combout  = (\CPU_RISCV|pc[21]~0_combout  & ((\CPU_RISCV|funct3[0]~6_combout  $ (!\CPU_RISCV|LessThan0~62_combout )) # (!\CPU_RISCV|jump_add~1_combout )))

	.dataa(\CPU_RISCV|jump_add~1_combout ),
	.datab(\CPU_RISCV|pc[21]~0_combout ),
	.datac(\CPU_RISCV|funct3[0]~6_combout ),
	.datad(\CPU_RISCV|LessThan0~62_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|pc[1]~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|pc[1]~5 .lut_mask = 16'hC44C;
defparam \CPU_RISCV|pc[1]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y39_N22
cycloneive_lcell_comb \CPU_RISCV|pc[1]~6 (
// Equation(s):
// \CPU_RISCV|pc[1]~6_combout  = (\SW[0]~input_o ) # ((!\CPU_RISCV|pc[21]~3_combout  & ((!\CPU_RISCV|pc[21]~2_combout ) # (!\CPU_RISCV|pc[1]~5_combout ))))

	.dataa(\CPU_RISCV|pc[21]~3_combout ),
	.datab(\SW[0]~input_o ),
	.datac(\CPU_RISCV|pc[1]~5_combout ),
	.datad(\CPU_RISCV|pc[21]~2_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|pc[1]~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|pc[1]~6 .lut_mask = 16'hCDDD;
defparam \CPU_RISCV|pc[1]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y39_N7
dffeas \CPU_RISCV|pc[0] (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|next_pc[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(\CPU_RISCV|pc[1]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|pc [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|pc[0] .is_wysiwyg = "true";
defparam \CPU_RISCV|pc[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N0
cycloneive_lcell_comb \CPU_RISCV|Add3~0 (
// Equation(s):
// \CPU_RISCV|Add3~0_combout  = (\CPU_RISCV|pc [0] & (\CPU_RISCV|imm[0]~21_combout  $ (VCC))) # (!\CPU_RISCV|pc [0] & (\CPU_RISCV|imm[0]~21_combout  & VCC))
// \CPU_RISCV|Add3~1  = CARRY((\CPU_RISCV|pc [0] & \CPU_RISCV|imm[0]~21_combout ))

	.dataa(\CPU_RISCV|pc [0]),
	.datab(\CPU_RISCV|imm[0]~21_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\CPU_RISCV|Add3~0_combout ),
	.cout(\CPU_RISCV|Add3~1 ));
// synopsys translate_off
defparam \CPU_RISCV|Add3~0 .lut_mask = 16'h6688;
defparam \CPU_RISCV|Add3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y38_N18
cycloneive_lcell_comb \CPU_RISCV|result[0]~5 (
// Equation(s):
// \CPU_RISCV|result[0]~5_combout  = (\CPU_RISCV|result[0]~4_combout  & (!\CPU_RISCV|comb~23_combout  & (\CPU_RISCV|Add3~0_combout ))) # (!\CPU_RISCV|result[0]~4_combout  & ((\CPU_RISCV|Add2~0_combout ) # ((!\CPU_RISCV|comb~23_combout  & 
// \CPU_RISCV|Add3~0_combout ))))

	.dataa(\CPU_RISCV|result[0]~4_combout ),
	.datab(\CPU_RISCV|comb~23_combout ),
	.datac(\CPU_RISCV|Add3~0_combout ),
	.datad(\CPU_RISCV|Add2~0_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|result[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|result[0]~5 .lut_mask = 16'h7530;
defparam \CPU_RISCV|result[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y38_N8
cycloneive_lcell_comb \CPU_RISCV|result[0]~6 (
// Equation(s):
// \CPU_RISCV|result[0]~6_combout  = (\CPU_RISCV|result[0]~5_combout ) # ((\CPU_RISCV|Add1~0_combout  & ((\CPU_RISCV|comb~211_combout ) # (\CPU_RISCV|is_add~0_combout ))))

	.dataa(\CPU_RISCV|comb~211_combout ),
	.datab(\CPU_RISCV|is_add~0_combout ),
	.datac(\CPU_RISCV|Add1~0_combout ),
	.datad(\CPU_RISCV|result[0]~5_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|result[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|result[0]~6 .lut_mask = 16'hFFE0;
defparam \CPU_RISCV|result[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y38_N28
cycloneive_lcell_comb \CPU_RISCV|result[0]~7 (
// Equation(s):
// \CPU_RISCV|result[0]~7_combout  = (!\CPU_RISCV|imm[4]~17_combout  & (\CPU_RISCV|result~2_combout  & \CPU_RISCV|ShiftLeft0~6_combout ))

	.dataa(\CPU_RISCV|imm[4]~17_combout ),
	.datab(\CPU_RISCV|result~2_combout ),
	.datac(gnd),
	.datad(\CPU_RISCV|ShiftLeft0~6_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|result[0]~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|result[0]~7 .lut_mask = 16'h4400;
defparam \CPU_RISCV|result[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y38_N14
cycloneive_lcell_comb \CPU_RISCV|comb~26 (
// Equation(s):
// \CPU_RISCV|comb~26_combout  = (\CPU_RISCV|comb~25_combout  & (!\dmem|RAM~0_q )) # (!\CPU_RISCV|comb~25_combout  & (((\CPU_RISCV|result[0]~6_combout ) # (\CPU_RISCV|result[0]~7_combout ))))

	.dataa(\dmem|RAM~0_q ),
	.datab(\CPU_RISCV|comb~25_combout ),
	.datac(\CPU_RISCV|result[0]~6_combout ),
	.datad(\CPU_RISCV|result[0]~7_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~26_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~26 .lut_mask = 16'h7774;
defparam \CPU_RISCV|comb~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y38_N1
dffeas \CPU_RISCV|regs|rf~64 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2747_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~64_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~64 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~64 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N24
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1455 (
// Equation(s):
// \CPU_RISCV|regs|rf~1455_combout  = (\CPU_RISCV|RS2[1]~7_combout  & (((\CPU_RISCV|RS2[0]~9_combout )))) # (!\CPU_RISCV|RS2[1]~7_combout  & ((\CPU_RISCV|RS2[0]~9_combout  & ((\CPU_RISCV|regs|rf~32_q ))) # (!\CPU_RISCV|RS2[0]~9_combout  & 
// (\CPU_RISCV|regs|rf~0_q ))))

	.dataa(\CPU_RISCV|regs|rf~0_q ),
	.datab(\CPU_RISCV|regs|rf~32_q ),
	.datac(\CPU_RISCV|RS2[1]~7_combout ),
	.datad(\CPU_RISCV|RS2[0]~9_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1455_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1455 .lut_mask = 16'hFC0A;
defparam \CPU_RISCV|regs|rf~1455 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y35_N4
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1456 (
// Equation(s):
// \CPU_RISCV|regs|rf~1456_combout  = (\CPU_RISCV|RS2[1]~7_combout  & ((\CPU_RISCV|regs|rf~1455_combout  & ((\CPU_RISCV|regs|rf~96_q ))) # (!\CPU_RISCV|regs|rf~1455_combout  & (\CPU_RISCV|regs|rf~64_q )))) # (!\CPU_RISCV|RS2[1]~7_combout  & 
// (((\CPU_RISCV|regs|rf~1455_combout ))))

	.dataa(\CPU_RISCV|RS2[1]~7_combout ),
	.datab(\CPU_RISCV|regs|rf~64_q ),
	.datac(\CPU_RISCV|regs|rf~96_q ),
	.datad(\CPU_RISCV|regs|rf~1455_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1456_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1456 .lut_mask = 16'hF588;
defparam \CPU_RISCV|regs|rf~1456 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y34_N6
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1453 (
// Equation(s):
// \CPU_RISCV|regs|rf~1453_combout  = (\CPU_RISCV|RS2[0]~9_combout  & (((\CPU_RISCV|RS2[1]~7_combout )))) # (!\CPU_RISCV|RS2[0]~9_combout  & ((\CPU_RISCV|RS2[1]~7_combout  & (\CPU_RISCV|regs|rf~192_q )) # (!\CPU_RISCV|RS2[1]~7_combout  & 
// ((\CPU_RISCV|regs|rf~128_q )))))

	.dataa(\CPU_RISCV|regs|rf~192_q ),
	.datab(\CPU_RISCV|regs|rf~128_q ),
	.datac(\CPU_RISCV|RS2[0]~9_combout ),
	.datad(\CPU_RISCV|RS2[1]~7_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1453_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1453 .lut_mask = 16'hFA0C;
defparam \CPU_RISCV|regs|rf~1453 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y34_N0
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1454 (
// Equation(s):
// \CPU_RISCV|regs|rf~1454_combout  = (\CPU_RISCV|RS2[0]~9_combout  & ((\CPU_RISCV|regs|rf~1453_combout  & ((\CPU_RISCV|regs|rf~224_q ))) # (!\CPU_RISCV|regs|rf~1453_combout  & (\CPU_RISCV|regs|rf~160_q )))) # (!\CPU_RISCV|RS2[0]~9_combout  & 
// (((\CPU_RISCV|regs|rf~1453_combout ))))

	.dataa(\CPU_RISCV|RS2[0]~9_combout ),
	.datab(\CPU_RISCV|regs|rf~160_q ),
	.datac(\CPU_RISCV|regs|rf~224_q ),
	.datad(\CPU_RISCV|regs|rf~1453_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1454_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1454 .lut_mask = 16'hF588;
defparam \CPU_RISCV|regs|rf~1454 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y35_N14
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1457 (
// Equation(s):
// \CPU_RISCV|regs|rf~1457_combout  = (\CPU_RISCV|RS2[3]~5_combout  & (((\CPU_RISCV|RS2[2]~3_combout )))) # (!\CPU_RISCV|RS2[3]~5_combout  & ((\CPU_RISCV|RS2[2]~3_combout  & ((\CPU_RISCV|regs|rf~1454_combout ))) # (!\CPU_RISCV|RS2[2]~3_combout  & 
// (\CPU_RISCV|regs|rf~1456_combout ))))

	.dataa(\CPU_RISCV|RS2[3]~5_combout ),
	.datab(\CPU_RISCV|regs|rf~1456_combout ),
	.datac(\CPU_RISCV|regs|rf~1454_combout ),
	.datad(\CPU_RISCV|RS2[2]~3_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1457_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1457 .lut_mask = 16'hFA44;
defparam \CPU_RISCV|regs|rf~1457 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y32_N0
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1451 (
// Equation(s):
// \CPU_RISCV|regs|rf~1451_combout  = (\CPU_RISCV|RS2[1]~7_combout  & (((\CPU_RISCV|RS2[0]~9_combout )))) # (!\CPU_RISCV|RS2[1]~7_combout  & ((\CPU_RISCV|RS2[0]~9_combout  & (\CPU_RISCV|regs|rf~288_q )) # (!\CPU_RISCV|RS2[0]~9_combout  & 
// ((\CPU_RISCV|regs|rf~256_q )))))

	.dataa(\CPU_RISCV|regs|rf~288_q ),
	.datab(\CPU_RISCV|RS2[1]~7_combout ),
	.datac(\CPU_RISCV|regs|rf~256_q ),
	.datad(\CPU_RISCV|RS2[0]~9_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1451_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1451 .lut_mask = 16'hEE30;
defparam \CPU_RISCV|regs|rf~1451 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y35_N22
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1452 (
// Equation(s):
// \CPU_RISCV|regs|rf~1452_combout  = (\CPU_RISCV|RS2[1]~7_combout  & ((\CPU_RISCV|regs|rf~1451_combout  & (\CPU_RISCV|regs|rf~352_q )) # (!\CPU_RISCV|regs|rf~1451_combout  & ((\CPU_RISCV|regs|rf~320_q ))))) # (!\CPU_RISCV|RS2[1]~7_combout  & 
// (((\CPU_RISCV|regs|rf~1451_combout ))))

	.dataa(\CPU_RISCV|RS2[1]~7_combout ),
	.datab(\CPU_RISCV|regs|rf~352_q ),
	.datac(\CPU_RISCV|regs|rf~320_q ),
	.datad(\CPU_RISCV|regs|rf~1451_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1452_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1452 .lut_mask = 16'hDDA0;
defparam \CPU_RISCV|regs|rf~1452 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N16
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1458 (
// Equation(s):
// \CPU_RISCV|regs|rf~1458_combout  = (\CPU_RISCV|RS2[0]~9_combout  & (((\CPU_RISCV|RS2[1]~7_combout )))) # (!\CPU_RISCV|RS2[0]~9_combout  & ((\CPU_RISCV|RS2[1]~7_combout  & (\CPU_RISCV|regs|rf~448_q )) # (!\CPU_RISCV|RS2[1]~7_combout  & 
// ((\CPU_RISCV|regs|rf~384_q )))))

	.dataa(\CPU_RISCV|RS2[0]~9_combout ),
	.datab(\CPU_RISCV|regs|rf~448_q ),
	.datac(\CPU_RISCV|regs|rf~384_q ),
	.datad(\CPU_RISCV|RS2[1]~7_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1458_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1458 .lut_mask = 16'hEE50;
defparam \CPU_RISCV|regs|rf~1458 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y35_N20
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1459 (
// Equation(s):
// \CPU_RISCV|regs|rf~1459_combout  = (\CPU_RISCV|RS2[0]~9_combout  & ((\CPU_RISCV|regs|rf~1458_combout  & (\CPU_RISCV|regs|rf~480_q )) # (!\CPU_RISCV|regs|rf~1458_combout  & ((\CPU_RISCV|regs|rf~416_q ))))) # (!\CPU_RISCV|RS2[0]~9_combout  & 
// (((\CPU_RISCV|regs|rf~1458_combout ))))

	.dataa(\CPU_RISCV|regs|rf~480_q ),
	.datab(\CPU_RISCV|regs|rf~416_q ),
	.datac(\CPU_RISCV|RS2[0]~9_combout ),
	.datad(\CPU_RISCV|regs|rf~1458_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1459_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1459 .lut_mask = 16'hAFC0;
defparam \CPU_RISCV|regs|rf~1459 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y35_N10
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1460 (
// Equation(s):
// \CPU_RISCV|regs|rf~1460_combout  = (\CPU_RISCV|RS2[3]~5_combout  & ((\CPU_RISCV|regs|rf~1457_combout  & ((\CPU_RISCV|regs|rf~1459_combout ))) # (!\CPU_RISCV|regs|rf~1457_combout  & (\CPU_RISCV|regs|rf~1452_combout )))) # (!\CPU_RISCV|RS2[3]~5_combout  & 
// (\CPU_RISCV|regs|rf~1457_combout ))

	.dataa(\CPU_RISCV|RS2[3]~5_combout ),
	.datab(\CPU_RISCV|regs|rf~1457_combout ),
	.datac(\CPU_RISCV|regs|rf~1452_combout ),
	.datad(\CPU_RISCV|regs|rf~1459_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1460_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1460 .lut_mask = 16'hEC64;
defparam \CPU_RISCV|regs|rf~1460 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N0
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1445 (
// Equation(s):
// \CPU_RISCV|regs|rf~1445_combout  = (\CPU_RISCV|RS2[3]~5_combout  & ((\CPU_RISCV|regs|rf~768_q ) # ((\CPU_RISCV|RS2[2]~3_combout )))) # (!\CPU_RISCV|RS2[3]~5_combout  & (((\CPU_RISCV|regs|rf~512_q  & !\CPU_RISCV|RS2[2]~3_combout ))))

	.dataa(\CPU_RISCV|regs|rf~768_q ),
	.datab(\CPU_RISCV|RS2[3]~5_combout ),
	.datac(\CPU_RISCV|regs|rf~512_q ),
	.datad(\CPU_RISCV|RS2[2]~3_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1445_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1445 .lut_mask = 16'hCCB8;
defparam \CPU_RISCV|regs|rf~1445 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N26
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1446 (
// Equation(s):
// \CPU_RISCV|regs|rf~1446_combout  = (\CPU_RISCV|RS2[2]~3_combout  & ((\CPU_RISCV|regs|rf~1445_combout  & ((\CPU_RISCV|regs|rf~896_q ))) # (!\CPU_RISCV|regs|rf~1445_combout  & (\CPU_RISCV|regs|rf~640_q )))) # (!\CPU_RISCV|RS2[2]~3_combout  & 
// (((\CPU_RISCV|regs|rf~1445_combout ))))

	.dataa(\CPU_RISCV|regs|rf~640_q ),
	.datab(\CPU_RISCV|RS2[2]~3_combout ),
	.datac(\CPU_RISCV|regs|rf~896_q ),
	.datad(\CPU_RISCV|regs|rf~1445_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1446_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1446 .lut_mask = 16'hF388;
defparam \CPU_RISCV|regs|rf~1446 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y38_N0
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1443 (
// Equation(s):
// \CPU_RISCV|regs|rf~1443_combout  = (\CPU_RISCV|RS2[2]~3_combout  & ((\CPU_RISCV|regs|rf~672_q ) # ((\CPU_RISCV|RS2[3]~5_combout )))) # (!\CPU_RISCV|RS2[2]~3_combout  & (((\CPU_RISCV|regs|rf~544_q  & !\CPU_RISCV|RS2[3]~5_combout ))))

	.dataa(\CPU_RISCV|regs|rf~672_q ),
	.datab(\CPU_RISCV|RS2[2]~3_combout ),
	.datac(\CPU_RISCV|regs|rf~544_q ),
	.datad(\CPU_RISCV|RS2[3]~5_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1443_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1443 .lut_mask = 16'hCCB8;
defparam \CPU_RISCV|regs|rf~1443 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y38_N28
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1444 (
// Equation(s):
// \CPU_RISCV|regs|rf~1444_combout  = (\CPU_RISCV|RS2[3]~5_combout  & ((\CPU_RISCV|regs|rf~1443_combout  & ((\CPU_RISCV|regs|rf~928_q ))) # (!\CPU_RISCV|regs|rf~1443_combout  & (\CPU_RISCV|regs|rf~800_q )))) # (!\CPU_RISCV|RS2[3]~5_combout  & 
// (((\CPU_RISCV|regs|rf~1443_combout ))))

	.dataa(\CPU_RISCV|RS2[3]~5_combout ),
	.datab(\CPU_RISCV|regs|rf~800_q ),
	.datac(\CPU_RISCV|regs|rf~928_q ),
	.datad(\CPU_RISCV|regs|rf~1443_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1444_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1444 .lut_mask = 16'hF588;
defparam \CPU_RISCV|regs|rf~1444 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y35_N24
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1447 (
// Equation(s):
// \CPU_RISCV|regs|rf~1447_combout  = (\CPU_RISCV|RS2[1]~7_combout  & (\CPU_RISCV|RS2[0]~9_combout )) # (!\CPU_RISCV|RS2[1]~7_combout  & ((\CPU_RISCV|RS2[0]~9_combout  & ((\CPU_RISCV|regs|rf~1444_combout ))) # (!\CPU_RISCV|RS2[0]~9_combout  & 
// (\CPU_RISCV|regs|rf~1446_combout ))))

	.dataa(\CPU_RISCV|RS2[1]~7_combout ),
	.datab(\CPU_RISCV|RS2[0]~9_combout ),
	.datac(\CPU_RISCV|regs|rf~1446_combout ),
	.datad(\CPU_RISCV|regs|rf~1444_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1447_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1447 .lut_mask = 16'hDC98;
defparam \CPU_RISCV|regs|rf~1447 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N20
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1441 (
// Equation(s):
// \CPU_RISCV|regs|rf~1441_combout  = (\CPU_RISCV|RS2[2]~3_combout  & (((\CPU_RISCV|RS2[3]~5_combout )))) # (!\CPU_RISCV|RS2[2]~3_combout  & ((\CPU_RISCV|RS2[3]~5_combout  & ((\CPU_RISCV|regs|rf~832_q ))) # (!\CPU_RISCV|RS2[3]~5_combout  & 
// (\CPU_RISCV|regs|rf~576_q ))))

	.dataa(\CPU_RISCV|regs|rf~576_q ),
	.datab(\CPU_RISCV|regs|rf~832_q ),
	.datac(\CPU_RISCV|RS2[2]~3_combout ),
	.datad(\CPU_RISCV|RS2[3]~5_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1441_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1441 .lut_mask = 16'hFC0A;
defparam \CPU_RISCV|regs|rf~1441 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N30
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1442 (
// Equation(s):
// \CPU_RISCV|regs|rf~1442_combout  = (\CPU_RISCV|RS2[2]~3_combout  & ((\CPU_RISCV|regs|rf~1441_combout  & ((\CPU_RISCV|regs|rf~960_q ))) # (!\CPU_RISCV|regs|rf~1441_combout  & (\CPU_RISCV|regs|rf~704_q )))) # (!\CPU_RISCV|RS2[2]~3_combout  & 
// (((\CPU_RISCV|regs|rf~1441_combout ))))

	.dataa(\CPU_RISCV|regs|rf~704_q ),
	.datab(\CPU_RISCV|RS2[2]~3_combout ),
	.datac(\CPU_RISCV|regs|rf~960_q ),
	.datad(\CPU_RISCV|regs|rf~1441_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1442_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1442 .lut_mask = 16'hF388;
defparam \CPU_RISCV|regs|rf~1442 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y39_N18
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1448 (
// Equation(s):
// \CPU_RISCV|regs|rf~1448_combout  = (\CPU_RISCV|RS2[2]~3_combout  & (((\CPU_RISCV|regs|rf~736_q ) # (\CPU_RISCV|RS2[3]~5_combout )))) # (!\CPU_RISCV|RS2[2]~3_combout  & (\CPU_RISCV|regs|rf~608_q  & ((!\CPU_RISCV|RS2[3]~5_combout ))))

	.dataa(\CPU_RISCV|regs|rf~608_q ),
	.datab(\CPU_RISCV|RS2[2]~3_combout ),
	.datac(\CPU_RISCV|regs|rf~736_q ),
	.datad(\CPU_RISCV|RS2[3]~5_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1448_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1448 .lut_mask = 16'hCCE2;
defparam \CPU_RISCV|regs|rf~1448 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y39_N4
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1449 (
// Equation(s):
// \CPU_RISCV|regs|rf~1449_combout  = (\CPU_RISCV|RS2[3]~5_combout  & ((\CPU_RISCV|regs|rf~1448_combout  & (\CPU_RISCV|regs|rf~992_q )) # (!\CPU_RISCV|regs|rf~1448_combout  & ((\CPU_RISCV|regs|rf~864_q ))))) # (!\CPU_RISCV|RS2[3]~5_combout  & 
// (((\CPU_RISCV|regs|rf~1448_combout ))))

	.dataa(\CPU_RISCV|regs|rf~992_q ),
	.datab(\CPU_RISCV|RS2[3]~5_combout ),
	.datac(\CPU_RISCV|regs|rf~864_q ),
	.datad(\CPU_RISCV|regs|rf~1448_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1449_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1449 .lut_mask = 16'hBBC0;
defparam \CPU_RISCV|regs|rf~1449 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y35_N18
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1450 (
// Equation(s):
// \CPU_RISCV|regs|rf~1450_combout  = (\CPU_RISCV|RS2[1]~7_combout  & ((\CPU_RISCV|regs|rf~1447_combout  & ((\CPU_RISCV|regs|rf~1449_combout ))) # (!\CPU_RISCV|regs|rf~1447_combout  & (\CPU_RISCV|regs|rf~1442_combout )))) # (!\CPU_RISCV|RS2[1]~7_combout  & 
// (\CPU_RISCV|regs|rf~1447_combout ))

	.dataa(\CPU_RISCV|RS2[1]~7_combout ),
	.datab(\CPU_RISCV|regs|rf~1447_combout ),
	.datac(\CPU_RISCV|regs|rf~1442_combout ),
	.datad(\CPU_RISCV|regs|rf~1449_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1450_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1450 .lut_mask = 16'hEC64;
defparam \CPU_RISCV|regs|rf~1450 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y35_N16
cycloneive_lcell_comb \CPU_RISCV|regs|rd2[0]~0 (
// Equation(s):
// \CPU_RISCV|regs|rd2[0]~0_combout  = (\CPU_RISCV|RS2[4]~10_combout  & (((\CPU_RISCV|regs|rf~1450_combout )))) # (!\CPU_RISCV|RS2[4]~10_combout  & (\CPU_RISCV|regs|rf~1460_combout  & (!\CPU_RISCV|regs|Equal1~1_combout )))

	.dataa(\CPU_RISCV|regs|rf~1460_combout ),
	.datab(\CPU_RISCV|RS2[4]~10_combout ),
	.datac(\CPU_RISCV|regs|Equal1~1_combout ),
	.datad(\CPU_RISCV|regs|rf~1450_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rd2[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rd2[0]~0 .lut_mask = 16'hCE02;
defparam \CPU_RISCV|regs|rd2[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N2
cycloneive_lcell_comb \CPU_RISCV|Add3~2 (
// Equation(s):
// \CPU_RISCV|Add3~2_combout  = (\CPU_RISCV|imm[1]~20_combout  & ((\CPU_RISCV|pc [1] & (\CPU_RISCV|Add3~1  & VCC)) # (!\CPU_RISCV|pc [1] & (!\CPU_RISCV|Add3~1 )))) # (!\CPU_RISCV|imm[1]~20_combout  & ((\CPU_RISCV|pc [1] & (!\CPU_RISCV|Add3~1 )) # 
// (!\CPU_RISCV|pc [1] & ((\CPU_RISCV|Add3~1 ) # (GND)))))
// \CPU_RISCV|Add3~3  = CARRY((\CPU_RISCV|imm[1]~20_combout  & (!\CPU_RISCV|pc [1] & !\CPU_RISCV|Add3~1 )) # (!\CPU_RISCV|imm[1]~20_combout  & ((!\CPU_RISCV|Add3~1 ) # (!\CPU_RISCV|pc [1]))))

	.dataa(\CPU_RISCV|imm[1]~20_combout ),
	.datab(\CPU_RISCV|pc [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU_RISCV|Add3~1 ),
	.combout(\CPU_RISCV|Add3~2_combout ),
	.cout(\CPU_RISCV|Add3~3 ));
// synopsys translate_off
defparam \CPU_RISCV|Add3~2 .lut_mask = 16'h9617;
defparam \CPU_RISCV|Add3~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N16
cycloneive_lcell_comb \CPU_RISCV|comb~202 (
// Equation(s):
// \CPU_RISCV|comb~202_combout  = (!\CPU_RISCV|imm[4]~17_combout  & \CPU_RISCV|ShiftLeft0~145_combout )

	.dataa(gnd),
	.datab(\CPU_RISCV|imm[4]~17_combout ),
	.datac(gnd),
	.datad(\CPU_RISCV|ShiftLeft0~145_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~202_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~202 .lut_mask = 16'h3300;
defparam \CPU_RISCV|comb~202 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N18
cycloneive_lcell_comb \CPU_RISCV|comb~203 (
// Equation(s):
// \CPU_RISCV|comb~203_combout  = (\CPU_RISCV|comb~50_combout  & (((\CPU_RISCV|comb~27_combout ) # (\CPU_RISCV|comb~202_combout )))) # (!\CPU_RISCV|comb~50_combout  & (\CPU_RISCV|Add3~2_combout  & (!\CPU_RISCV|comb~27_combout )))

	.dataa(\CPU_RISCV|comb~50_combout ),
	.datab(\CPU_RISCV|Add3~2_combout ),
	.datac(\CPU_RISCV|comb~27_combout ),
	.datad(\CPU_RISCV|comb~202_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~203_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~203 .lut_mask = 16'hAEA4;
defparam \CPU_RISCV|comb~203 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y35_N6
cycloneive_lcell_comb \CPU_RISCV|Equal16~41 (
// Equation(s):
// \CPU_RISCV|Equal16~41_combout  = \CPU_RISCV|regs|rd2[1]~31_combout  $ (\CPU_RISCV|regs|rd1[1]~30_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_RISCV|regs|rd2[1]~31_combout ),
	.datad(\CPU_RISCV|regs|rd1[1]~30_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|Equal16~41_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|Equal16~41 .lut_mask = 16'h0FF0;
defparam \CPU_RISCV|Equal16~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N24
cycloneive_lcell_comb \CPU_RISCV|comb~204 (
// Equation(s):
// \CPU_RISCV|comb~204_combout  = (\CPU_RISCV|comb~210_combout  & ((\CPU_RISCV|comb~203_combout  & (\CPU_RISCV|imm[1]~20_combout )) # (!\CPU_RISCV|comb~203_combout  & ((\CPU_RISCV|Equal16~41_combout ))))) # (!\CPU_RISCV|comb~210_combout  & 
// (\CPU_RISCV|comb~203_combout ))

	.dataa(\CPU_RISCV|comb~210_combout ),
	.datab(\CPU_RISCV|comb~203_combout ),
	.datac(\CPU_RISCV|imm[1]~20_combout ),
	.datad(\CPU_RISCV|Equal16~41_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~204_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~204 .lut_mask = 16'hE6C4;
defparam \CPU_RISCV|comb~204 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N30
cycloneive_lcell_comb \CPU_RISCV|comb~205 (
// Equation(s):
// \CPU_RISCV|comb~205_combout  = (\CPU_RISCV|comb~66_combout  & ((\CPU_RISCV|Add2~2_combout ) # ((!\CPU_RISCV|comb~38_combout )))) # (!\CPU_RISCV|comb~66_combout  & (((\CPU_RISCV|comb~38_combout  & \CPU_RISCV|comb~204_combout ))))

	.dataa(\CPU_RISCV|Add2~2_combout ),
	.datab(\CPU_RISCV|comb~66_combout ),
	.datac(\CPU_RISCV|comb~38_combout ),
	.datad(\CPU_RISCV|comb~204_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~205_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~205 .lut_mask = 16'hBC8C;
defparam \CPU_RISCV|comb~205 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y33_N4
cycloneive_lcell_comb \CPU_RISCV|comb~206 (
// Equation(s):
// \CPU_RISCV|comb~206_combout  = (\CPU_RISCV|comb~38_combout  & (((\CPU_RISCV|comb~205_combout )))) # (!\CPU_RISCV|comb~38_combout  & ((\CPU_RISCV|comb~205_combout  & (!\dmem|RAM~1_q )) # (!\CPU_RISCV|comb~205_combout  & ((\CPU_RISCV|Add1~2_combout )))))

	.dataa(\CPU_RISCV|comb~38_combout ),
	.datab(\dmem|RAM~1_q ),
	.datac(\CPU_RISCV|Add1~2_combout ),
	.datad(\CPU_RISCV|comb~205_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~206_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~206 .lut_mask = 16'hBB50;
defparam \CPU_RISCV|comb~206 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y41_N9
dffeas \CPU_RISCV|regs|rf~865 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~206_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2788_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~865_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~865 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~865 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y41_N18
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2668 (
// Equation(s):
// \CPU_RISCV|regs|rf~2668_combout  = (\CPU_RISCV|RS1[3]~5_combout  & (((\CPU_RISCV|RS1[2]~4_combout )))) # (!\CPU_RISCV|RS1[3]~5_combout  & ((\CPU_RISCV|RS1[2]~4_combout  & (\CPU_RISCV|regs|rf~737_q )) # (!\CPU_RISCV|RS1[2]~4_combout  & 
// ((\CPU_RISCV|regs|rf~609_q )))))

	.dataa(\CPU_RISCV|regs|rf~737_q ),
	.datab(\CPU_RISCV|regs|rf~609_q ),
	.datac(\CPU_RISCV|RS1[3]~5_combout ),
	.datad(\CPU_RISCV|RS1[2]~4_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2668_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2668 .lut_mask = 16'hFA0C;
defparam \CPU_RISCV|regs|rf~2668 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y41_N14
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2669 (
// Equation(s):
// \CPU_RISCV|regs|rf~2669_combout  = (\CPU_RISCV|RS1[3]~5_combout  & ((\CPU_RISCV|regs|rf~2668_combout  & ((\CPU_RISCV|regs|rf~993_q ))) # (!\CPU_RISCV|regs|rf~2668_combout  & (\CPU_RISCV|regs|rf~865_q )))) # (!\CPU_RISCV|RS1[3]~5_combout  & 
// (((\CPU_RISCV|regs|rf~2668_combout ))))

	.dataa(\CPU_RISCV|regs|rf~865_q ),
	.datab(\CPU_RISCV|regs|rf~993_q ),
	.datac(\CPU_RISCV|RS1[3]~5_combout ),
	.datad(\CPU_RISCV|regs|rf~2668_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2669_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2669 .lut_mask = 16'hCFA0;
defparam \CPU_RISCV|regs|rf~2669 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y30_N20
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2665 (
// Equation(s):
// \CPU_RISCV|regs|rf~2665_combout  = (\CPU_RISCV|RS1[2]~4_combout  & (((\CPU_RISCV|RS1[3]~5_combout )))) # (!\CPU_RISCV|RS1[2]~4_combout  & ((\CPU_RISCV|RS1[3]~5_combout  & (\CPU_RISCV|regs|rf~769_q )) # (!\CPU_RISCV|RS1[3]~5_combout  & 
// ((\CPU_RISCV|regs|rf~513_q )))))

	.dataa(\CPU_RISCV|RS1[2]~4_combout ),
	.datab(\CPU_RISCV|regs|rf~769_q ),
	.datac(\CPU_RISCV|regs|rf~513_q ),
	.datad(\CPU_RISCV|RS1[3]~5_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2665_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2665 .lut_mask = 16'hEE50;
defparam \CPU_RISCV|regs|rf~2665 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y30_N30
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2666 (
// Equation(s):
// \CPU_RISCV|regs|rf~2666_combout  = (\CPU_RISCV|RS1[2]~4_combout  & ((\CPU_RISCV|regs|rf~2665_combout  & ((\CPU_RISCV|regs|rf~897_q ))) # (!\CPU_RISCV|regs|rf~2665_combout  & (\CPU_RISCV|regs|rf~641_q )))) # (!\CPU_RISCV|RS1[2]~4_combout  & 
// (((\CPU_RISCV|regs|rf~2665_combout ))))

	.dataa(\CPU_RISCV|RS1[2]~4_combout ),
	.datab(\CPU_RISCV|regs|rf~641_q ),
	.datac(\CPU_RISCV|regs|rf~897_q ),
	.datad(\CPU_RISCV|regs|rf~2665_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2666_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2666 .lut_mask = 16'hF588;
defparam \CPU_RISCV|regs|rf~2666 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y39_N12
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2663 (
// Equation(s):
// \CPU_RISCV|regs|rf~2663_combout  = (\CPU_RISCV|RS1[2]~4_combout  & ((\CPU_RISCV|regs|rf~673_q ) # ((\CPU_RISCV|RS1[3]~5_combout )))) # (!\CPU_RISCV|RS1[2]~4_combout  & (((\CPU_RISCV|regs|rf~545_q  & !\CPU_RISCV|RS1[3]~5_combout ))))

	.dataa(\CPU_RISCV|RS1[2]~4_combout ),
	.datab(\CPU_RISCV|regs|rf~673_q ),
	.datac(\CPU_RISCV|regs|rf~545_q ),
	.datad(\CPU_RISCV|RS1[3]~5_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2663_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2663 .lut_mask = 16'hAAD8;
defparam \CPU_RISCV|regs|rf~2663 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y39_N2
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2664 (
// Equation(s):
// \CPU_RISCV|regs|rf~2664_combout  = (\CPU_RISCV|RS1[3]~5_combout  & ((\CPU_RISCV|regs|rf~2663_combout  & ((\CPU_RISCV|regs|rf~929_q ))) # (!\CPU_RISCV|regs|rf~2663_combout  & (\CPU_RISCV|regs|rf~801_q )))) # (!\CPU_RISCV|RS1[3]~5_combout  & 
// (((\CPU_RISCV|regs|rf~2663_combout ))))

	.dataa(\CPU_RISCV|regs|rf~801_q ),
	.datab(\CPU_RISCV|RS1[3]~5_combout ),
	.datac(\CPU_RISCV|regs|rf~929_q ),
	.datad(\CPU_RISCV|regs|rf~2663_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2664_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2664 .lut_mask = 16'hF388;
defparam \CPU_RISCV|regs|rf~2664 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y30_N4
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2667 (
// Equation(s):
// \CPU_RISCV|regs|rf~2667_combout  = (\CPU_RISCV|RS1[0]~7_combout  & ((\CPU_RISCV|RS1[1]~6_combout ) # ((\CPU_RISCV|regs|rf~2664_combout )))) # (!\CPU_RISCV|RS1[0]~7_combout  & (!\CPU_RISCV|RS1[1]~6_combout  & (\CPU_RISCV|regs|rf~2666_combout )))

	.dataa(\CPU_RISCV|RS1[0]~7_combout ),
	.datab(\CPU_RISCV|RS1[1]~6_combout ),
	.datac(\CPU_RISCV|regs|rf~2666_combout ),
	.datad(\CPU_RISCV|regs|rf~2664_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2667_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2667 .lut_mask = 16'hBA98;
defparam \CPU_RISCV|regs|rf~2667 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y41_N18
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2661 (
// Equation(s):
// \CPU_RISCV|regs|rf~2661_combout  = (\CPU_RISCV|RS1[2]~4_combout  & (((\CPU_RISCV|RS1[3]~5_combout )))) # (!\CPU_RISCV|RS1[2]~4_combout  & ((\CPU_RISCV|RS1[3]~5_combout  & ((\CPU_RISCV|regs|rf~833_q ))) # (!\CPU_RISCV|RS1[3]~5_combout  & 
// (\CPU_RISCV|regs|rf~577_q ))))

	.dataa(\CPU_RISCV|regs|rf~577_q ),
	.datab(\CPU_RISCV|RS1[2]~4_combout ),
	.datac(\CPU_RISCV|regs|rf~833_q ),
	.datad(\CPU_RISCV|RS1[3]~5_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2661_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2661 .lut_mask = 16'hFC22;
defparam \CPU_RISCV|regs|rf~2661 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y41_N8
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2662 (
// Equation(s):
// \CPU_RISCV|regs|rf~2662_combout  = (\CPU_RISCV|RS1[2]~4_combout  & ((\CPU_RISCV|regs|rf~2661_combout  & (\CPU_RISCV|regs|rf~961_q )) # (!\CPU_RISCV|regs|rf~2661_combout  & ((\CPU_RISCV|regs|rf~705_q ))))) # (!\CPU_RISCV|RS1[2]~4_combout  & 
// (((\CPU_RISCV|regs|rf~2661_combout ))))

	.dataa(\CPU_RISCV|regs|rf~961_q ),
	.datab(\CPU_RISCV|RS1[2]~4_combout ),
	.datac(\CPU_RISCV|regs|rf~705_q ),
	.datad(\CPU_RISCV|regs|rf~2661_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2662_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2662 .lut_mask = 16'hBBC0;
defparam \CPU_RISCV|regs|rf~2662 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y30_N2
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2670 (
// Equation(s):
// \CPU_RISCV|regs|rf~2670_combout  = (\CPU_RISCV|RS1[1]~6_combout  & ((\CPU_RISCV|regs|rf~2667_combout  & (\CPU_RISCV|regs|rf~2669_combout )) # (!\CPU_RISCV|regs|rf~2667_combout  & ((\CPU_RISCV|regs|rf~2662_combout ))))) # (!\CPU_RISCV|RS1[1]~6_combout  & 
// (((\CPU_RISCV|regs|rf~2667_combout ))))

	.dataa(\CPU_RISCV|RS1[1]~6_combout ),
	.datab(\CPU_RISCV|regs|rf~2669_combout ),
	.datac(\CPU_RISCV|regs|rf~2667_combout ),
	.datad(\CPU_RISCV|regs|rf~2662_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2670_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2670 .lut_mask = 16'hDAD0;
defparam \CPU_RISCV|regs|rf~2670 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y34_N2
cycloneive_lcell_comb \CPU_RISCV|regs|rd1[1]~30 (
// Equation(s):
// \CPU_RISCV|regs|rd1[1]~30_combout  = (!\CPU_RISCV|regs|Equal0~1_combout  & ((\CPU_RISCV|RS1[4]~8_combout  & (\CPU_RISCV|regs|rf~2670_combout )) # (!\CPU_RISCV|RS1[4]~8_combout  & ((\CPU_RISCV|regs|rf~2684_combout )))))

	.dataa(\CPU_RISCV|RS1[4]~8_combout ),
	.datab(\CPU_RISCV|regs|Equal0~1_combout ),
	.datac(\CPU_RISCV|regs|rf~2670_combout ),
	.datad(\CPU_RISCV|regs|rf~2684_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rd1[1]~30_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rd1[1]~30 .lut_mask = 16'h3120;
defparam \CPU_RISCV|regs|rd1[1]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y39_N0
cycloneive_lcell_comb \CPU_RISCV|next_pc[1]~0 (
// Equation(s):
// \CPU_RISCV|next_pc[1]~0_combout  = (\CPU_RISCV|is_jalr~0_combout  & (\CPU_RISCV|Add2~2_combout )) # (!\CPU_RISCV|is_jalr~0_combout  & ((\CPU_RISCV|Add3~2_combout )))

	.dataa(gnd),
	.datab(\CPU_RISCV|Add2~2_combout ),
	.datac(\CPU_RISCV|Add3~2_combout ),
	.datad(\CPU_RISCV|is_jalr~0_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|next_pc[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|next_pc[1]~0 .lut_mask = 16'hCCF0;
defparam \CPU_RISCV|next_pc[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y39_N1
dffeas \CPU_RISCV|pc[1] (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|next_pc[1]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(\CPU_RISCV|pc[1]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|pc [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|pc[1] .is_wysiwyg = "true";
defparam \CPU_RISCV|pc[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N10
cycloneive_lcell_comb \CPU_RISCV|Add3~10 (
// Equation(s):
// \CPU_RISCV|Add3~10_combout  = (\CPU_RISCV|pc [5] & ((\CPU_RISCV|imm[5]~15_combout  & (\CPU_RISCV|Add3~9  & VCC)) # (!\CPU_RISCV|imm[5]~15_combout  & (!\CPU_RISCV|Add3~9 )))) # (!\CPU_RISCV|pc [5] & ((\CPU_RISCV|imm[5]~15_combout  & (!\CPU_RISCV|Add3~9 )) 
// # (!\CPU_RISCV|imm[5]~15_combout  & ((\CPU_RISCV|Add3~9 ) # (GND)))))
// \CPU_RISCV|Add3~11  = CARRY((\CPU_RISCV|pc [5] & (!\CPU_RISCV|imm[5]~15_combout  & !\CPU_RISCV|Add3~9 )) # (!\CPU_RISCV|pc [5] & ((!\CPU_RISCV|Add3~9 ) # (!\CPU_RISCV|imm[5]~15_combout ))))

	.dataa(\CPU_RISCV|pc [5]),
	.datab(\CPU_RISCV|imm[5]~15_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU_RISCV|Add3~9 ),
	.combout(\CPU_RISCV|Add3~10_combout ),
	.cout(\CPU_RISCV|Add3~11 ));
// synopsys translate_off
defparam \CPU_RISCV|Add3~10 .lut_mask = 16'h9617;
defparam \CPU_RISCV|Add3~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y39_N4
cycloneive_lcell_comb \CPU_RISCV|Add0~144 (
// Equation(s):
// \CPU_RISCV|Add0~144_combout  = (\CPU_RISCV|pc[21]~3_combout ) # ((\CPU_RISCV|is_jalr~0_combout  & ((\CPU_RISCV|Add2~22_combout ))) # (!\CPU_RISCV|is_jalr~0_combout  & (\CPU_RISCV|Add3~22_combout )))

	.dataa(\CPU_RISCV|Add3~22_combout ),
	.datab(\CPU_RISCV|is_jalr~0_combout ),
	.datac(\CPU_RISCV|Add2~22_combout ),
	.datad(\CPU_RISCV|pc[21]~3_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|Add0~144_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|Add0~144 .lut_mask = 16'hFFE2;
defparam \CPU_RISCV|Add0~144 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y39_N26
cycloneive_lcell_comb \CPU_RISCV|Add0~145 (
// Equation(s):
// \CPU_RISCV|Add0~145_combout  = (\CPU_RISCV|Add0~144_combout  & ((\CPU_RISCV|Add0~45_combout ) # (!\CPU_RISCV|pc[21]~3_combout )))

	.dataa(\CPU_RISCV|pc[21]~3_combout ),
	.datab(\CPU_RISCV|Add0~45_combout ),
	.datac(\CPU_RISCV|Add0~144_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_RISCV|Add0~145_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|Add0~145 .lut_mask = 16'hD0D0;
defparam \CPU_RISCV|Add0~145 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y39_N30
cycloneive_lcell_comb \CPU_RISCV|Add0~146 (
// Equation(s):
// \CPU_RISCV|Add0~146_combout  = (\CPU_RISCV|pc[21]~1_combout  & ((\CPU_RISCV|pc[21]~2_combout  & (\CPU_RISCV|Add0~45_combout )) # (!\CPU_RISCV|pc[21]~2_combout  & ((\CPU_RISCV|Add0~145_combout ))))) # (!\CPU_RISCV|pc[21]~1_combout  & 
// (((\CPU_RISCV|Add0~145_combout ))))

	.dataa(\CPU_RISCV|pc[21]~1_combout ),
	.datab(\CPU_RISCV|Add0~45_combout ),
	.datac(\CPU_RISCV|Add0~145_combout ),
	.datad(\CPU_RISCV|pc[21]~2_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|Add0~146_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|Add0~146 .lut_mask = 16'hD8F0;
defparam \CPU_RISCV|Add0~146 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y39_N31
dffeas \CPU_RISCV|pc[11] (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|Add0~146_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|pc [11]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|pc[11] .is_wysiwyg = "true";
defparam \CPU_RISCV|pc[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N22
cycloneive_lcell_comb \CPU_RISCV|Add0~47 (
// Equation(s):
// \CPU_RISCV|Add0~47_combout  = (\CPU_RISCV|pc [12] & (\CPU_RISCV|Add0~46  $ (GND))) # (!\CPU_RISCV|pc [12] & (!\CPU_RISCV|Add0~46  & VCC))
// \CPU_RISCV|Add0~48  = CARRY((\CPU_RISCV|pc [12] & !\CPU_RISCV|Add0~46 ))

	.dataa(gnd),
	.datab(\CPU_RISCV|pc [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU_RISCV|Add0~46 ),
	.combout(\CPU_RISCV|Add0~47_combout ),
	.cout(\CPU_RISCV|Add0~48 ));
// synopsys translate_off
defparam \CPU_RISCV|Add0~47 .lut_mask = 16'hC30C;
defparam \CPU_RISCV|Add0~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y35_N24
cycloneive_lcell_comb \CPU_RISCV|Add0~141 (
// Equation(s):
// \CPU_RISCV|Add0~141_combout  = (\CPU_RISCV|pc[21]~3_combout ) # ((\CPU_RISCV|is_jalr~0_combout  & ((\CPU_RISCV|Add2~24_combout ))) # (!\CPU_RISCV|is_jalr~0_combout  & (\CPU_RISCV|Add3~24_combout )))

	.dataa(\CPU_RISCV|pc[21]~3_combout ),
	.datab(\CPU_RISCV|Add3~24_combout ),
	.datac(\CPU_RISCV|is_jalr~0_combout ),
	.datad(\CPU_RISCV|Add2~24_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|Add0~141_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|Add0~141 .lut_mask = 16'hFEAE;
defparam \CPU_RISCV|Add0~141 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y35_N2
cycloneive_lcell_comb \CPU_RISCV|Add0~142 (
// Equation(s):
// \CPU_RISCV|Add0~142_combout  = (\CPU_RISCV|Add0~141_combout  & ((\CPU_RISCV|Add0~47_combout ) # (!\CPU_RISCV|pc[21]~3_combout )))

	.dataa(\CPU_RISCV|pc[21]~3_combout ),
	.datab(gnd),
	.datac(\CPU_RISCV|Add0~47_combout ),
	.datad(\CPU_RISCV|Add0~141_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|Add0~142_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|Add0~142 .lut_mask = 16'hF500;
defparam \CPU_RISCV|Add0~142 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y35_N12
cycloneive_lcell_comb \CPU_RISCV|Add0~143 (
// Equation(s):
// \CPU_RISCV|Add0~143_combout  = (\CPU_RISCV|pc[21]~1_combout  & ((\CPU_RISCV|pc[21]~2_combout  & (\CPU_RISCV|Add0~47_combout )) # (!\CPU_RISCV|pc[21]~2_combout  & ((\CPU_RISCV|Add0~142_combout ))))) # (!\CPU_RISCV|pc[21]~1_combout  & 
// (((\CPU_RISCV|Add0~142_combout ))))

	.dataa(\CPU_RISCV|pc[21]~1_combout ),
	.datab(\CPU_RISCV|Add0~47_combout ),
	.datac(\CPU_RISCV|pc[21]~2_combout ),
	.datad(\CPU_RISCV|Add0~142_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|Add0~143_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|Add0~143 .lut_mask = 16'hDF80;
defparam \CPU_RISCV|Add0~143 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y35_N13
dffeas \CPU_RISCV|pc[12] (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|Add0~143_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|pc [12]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|pc[12] .is_wysiwyg = "true";
defparam \CPU_RISCV|pc[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y35_N4
cycloneive_lcell_comb \CPU_RISCV|Add0~138 (
// Equation(s):
// \CPU_RISCV|Add0~138_combout  = (\CPU_RISCV|pc[21]~3_combout ) # ((\CPU_RISCV|is_jalr~0_combout  & (\CPU_RISCV|Add2~26_combout )) # (!\CPU_RISCV|is_jalr~0_combout  & ((\CPU_RISCV|Add3~26_combout ))))

	.dataa(\CPU_RISCV|is_jalr~0_combout ),
	.datab(\CPU_RISCV|Add2~26_combout ),
	.datac(\CPU_RISCV|Add3~26_combout ),
	.datad(\CPU_RISCV|pc[21]~3_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|Add0~138_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|Add0~138 .lut_mask = 16'hFFD8;
defparam \CPU_RISCV|Add0~138 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y35_N18
cycloneive_lcell_comb \CPU_RISCV|Add0~139 (
// Equation(s):
// \CPU_RISCV|Add0~139_combout  = (\CPU_RISCV|Add0~138_combout  & ((\CPU_RISCV|Add0~49_combout ) # (!\CPU_RISCV|pc[21]~3_combout )))

	.dataa(\CPU_RISCV|Add0~49_combout ),
	.datab(gnd),
	.datac(\CPU_RISCV|Add0~138_combout ),
	.datad(\CPU_RISCV|pc[21]~3_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|Add0~139_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|Add0~139 .lut_mask = 16'hA0F0;
defparam \CPU_RISCV|Add0~139 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y35_N26
cycloneive_lcell_comb \CPU_RISCV|Add0~140 (
// Equation(s):
// \CPU_RISCV|Add0~140_combout  = (\CPU_RISCV|pc[21]~1_combout  & ((\CPU_RISCV|pc[21]~2_combout  & (\CPU_RISCV|Add0~49_combout )) # (!\CPU_RISCV|pc[21]~2_combout  & ((\CPU_RISCV|Add0~139_combout ))))) # (!\CPU_RISCV|pc[21]~1_combout  & 
// (((\CPU_RISCV|Add0~139_combout ))))

	.dataa(\CPU_RISCV|Add0~49_combout ),
	.datab(\CPU_RISCV|pc[21]~1_combout ),
	.datac(\CPU_RISCV|pc[21]~2_combout ),
	.datad(\CPU_RISCV|Add0~139_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|Add0~140_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|Add0~140 .lut_mask = 16'hBF80;
defparam \CPU_RISCV|Add0~140 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y35_N27
dffeas \CPU_RISCV|pc[13] (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|Add0~140_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|pc [13]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|pc[13] .is_wysiwyg = "true";
defparam \CPU_RISCV|pc[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N28
cycloneive_lcell_comb \CPU_RISCV|comb~145 (
// Equation(s):
// \CPU_RISCV|comb~145_combout  = (!\CPU_RISCV|imm[4]~17_combout  & (\CPU_RISCV|ShiftLeft0~62_combout  & ((\CPU_RISCV|ShiftLeft0~66_combout ) # (\CPU_RISCV|ShiftLeft0~73_combout ))))

	.dataa(\CPU_RISCV|imm[4]~17_combout ),
	.datab(\CPU_RISCV|ShiftLeft0~62_combout ),
	.datac(\CPU_RISCV|ShiftLeft0~66_combout ),
	.datad(\CPU_RISCV|ShiftLeft0~73_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~145_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~145 .lut_mask = 16'h4440;
defparam \CPU_RISCV|comb~145 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N2
cycloneive_lcell_comb \CPU_RISCV|comb~146 (
// Equation(s):
// \CPU_RISCV|comb~146_combout  = (\CPU_RISCV|comb~27_combout  & (\CPU_RISCV|comb~50_combout )) # (!\CPU_RISCV|comb~27_combout  & ((\CPU_RISCV|comb~50_combout  & ((\CPU_RISCV|comb~145_combout ))) # (!\CPU_RISCV|comb~50_combout  & (\CPU_RISCV|Add3~26_combout 
// ))))

	.dataa(\CPU_RISCV|comb~27_combout ),
	.datab(\CPU_RISCV|comb~50_combout ),
	.datac(\CPU_RISCV|Add3~26_combout ),
	.datad(\CPU_RISCV|comb~145_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~146_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~146 .lut_mask = 16'hDC98;
defparam \CPU_RISCV|comb~146 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N8
cycloneive_lcell_comb \CPU_RISCV|comb~147 (
// Equation(s):
// \CPU_RISCV|comb~147_combout  = (\CPU_RISCV|comb~210_combout  & ((\CPU_RISCV|comb~146_combout  & ((\CPU_RISCV|imm[13]~51_combout ))) # (!\CPU_RISCV|comb~146_combout  & (\CPU_RISCV|Equal16~15_combout )))) # (!\CPU_RISCV|comb~210_combout  & 
// (((\CPU_RISCV|comb~146_combout ))))

	.dataa(\CPU_RISCV|Equal16~15_combout ),
	.datab(\CPU_RISCV|imm[13]~51_combout ),
	.datac(\CPU_RISCV|comb~210_combout ),
	.datad(\CPU_RISCV|comb~146_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~147_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~147 .lut_mask = 16'hCFA0;
defparam \CPU_RISCV|comb~147 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y35_N26
cycloneive_lcell_comb \CPU_RISCV|Add1~26 (
// Equation(s):
// \CPU_RISCV|Add1~26_combout  = (\CPU_RISCV|regs|rd2[13]~19_combout  & ((\CPU_RISCV|regs|rd1[13]~18_combout  & (\CPU_RISCV|Add1~25  & VCC)) # (!\CPU_RISCV|regs|rd1[13]~18_combout  & (!\CPU_RISCV|Add1~25 )))) # (!\CPU_RISCV|regs|rd2[13]~19_combout  & 
// ((\CPU_RISCV|regs|rd1[13]~18_combout  & (!\CPU_RISCV|Add1~25 )) # (!\CPU_RISCV|regs|rd1[13]~18_combout  & ((\CPU_RISCV|Add1~25 ) # (GND)))))
// \CPU_RISCV|Add1~27  = CARRY((\CPU_RISCV|regs|rd2[13]~19_combout  & (!\CPU_RISCV|regs|rd1[13]~18_combout  & !\CPU_RISCV|Add1~25 )) # (!\CPU_RISCV|regs|rd2[13]~19_combout  & ((!\CPU_RISCV|Add1~25 ) # (!\CPU_RISCV|regs|rd1[13]~18_combout ))))

	.dataa(\CPU_RISCV|regs|rd2[13]~19_combout ),
	.datab(\CPU_RISCV|regs|rd1[13]~18_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU_RISCV|Add1~25 ),
	.combout(\CPU_RISCV|Add1~26_combout ),
	.cout(\CPU_RISCV|Add1~27 ));
// synopsys translate_off
defparam \CPU_RISCV|Add1~26 .lut_mask = 16'h9617;
defparam \CPU_RISCV|Add1~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N10
cycloneive_lcell_comb \CPU_RISCV|comb~144 (
// Equation(s):
// \CPU_RISCV|comb~144_combout  = (\CPU_RISCV|comb~66_combout  & (\CPU_RISCV|comb~38_combout  & (\CPU_RISCV|Add2~26_combout ))) # (!\CPU_RISCV|comb~66_combout  & (!\CPU_RISCV|comb~38_combout  & ((\CPU_RISCV|Add1~26_combout ))))

	.dataa(\CPU_RISCV|comb~66_combout ),
	.datab(\CPU_RISCV|comb~38_combout ),
	.datac(\CPU_RISCV|Add2~26_combout ),
	.datad(\CPU_RISCV|Add1~26_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~144_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~144 .lut_mask = 16'h9180;
defparam \CPU_RISCV|comb~144 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N6
cycloneive_lcell_comb \CPU_RISCV|comb~148 (
// Equation(s):
// \CPU_RISCV|comb~148_combout  = (\CPU_RISCV|comb~144_combout ) # ((!\CPU_RISCV|comb~66_combout  & (\CPU_RISCV|comb~38_combout  & \CPU_RISCV|comb~147_combout )))

	.dataa(\CPU_RISCV|comb~66_combout ),
	.datab(\CPU_RISCV|comb~38_combout ),
	.datac(\CPU_RISCV|comb~147_combout ),
	.datad(\CPU_RISCV|comb~144_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~148_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~148 .lut_mask = 16'hFF40;
defparam \CPU_RISCV|comb~148 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y31_N21
dffeas \CPU_RISCV|regs|rf~909 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~148_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2787_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~909_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~909 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~909 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y32_N20
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2205 (
// Equation(s):
// \CPU_RISCV|regs|rf~2205_combout  = (\CPU_RISCV|RS2[3]~5_combout  & (((\CPU_RISCV|RS2[2]~3_combout )))) # (!\CPU_RISCV|RS2[3]~5_combout  & ((\CPU_RISCV|RS2[2]~3_combout  & ((\CPU_RISCV|regs|rf~653_q ))) # (!\CPU_RISCV|RS2[2]~3_combout  & 
// (\CPU_RISCV|regs|rf~525_q ))))

	.dataa(\CPU_RISCV|regs|rf~525_q ),
	.datab(\CPU_RISCV|RS2[3]~5_combout ),
	.datac(\CPU_RISCV|regs|rf~653_q ),
	.datad(\CPU_RISCV|RS2[2]~3_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2205_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2205 .lut_mask = 16'hFC22;
defparam \CPU_RISCV|regs|rf~2205 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y32_N18
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2206 (
// Equation(s):
// \CPU_RISCV|regs|rf~2206_combout  = (\CPU_RISCV|RS2[3]~5_combout  & ((\CPU_RISCV|regs|rf~2205_combout  & (\CPU_RISCV|regs|rf~909_q )) # (!\CPU_RISCV|regs|rf~2205_combout  & ((\CPU_RISCV|regs|rf~781_q ))))) # (!\CPU_RISCV|RS2[3]~5_combout  & 
// (((\CPU_RISCV|regs|rf~2205_combout ))))

	.dataa(\CPU_RISCV|RS2[3]~5_combout ),
	.datab(\CPU_RISCV|regs|rf~909_q ),
	.datac(\CPU_RISCV|regs|rf~781_q ),
	.datad(\CPU_RISCV|regs|rf~2205_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2206_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2206 .lut_mask = 16'hDDA0;
defparam \CPU_RISCV|regs|rf~2206 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y33_N6
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2203 (
// Equation(s):
// \CPU_RISCV|regs|rf~2203_combout  = (\CPU_RISCV|RS2[2]~3_combout  & (((\CPU_RISCV|regs|rf~717_q ) # (\CPU_RISCV|RS2[3]~5_combout )))) # (!\CPU_RISCV|RS2[2]~3_combout  & (\CPU_RISCV|regs|rf~589_q  & ((!\CPU_RISCV|RS2[3]~5_combout ))))

	.dataa(\CPU_RISCV|RS2[2]~3_combout ),
	.datab(\CPU_RISCV|regs|rf~589_q ),
	.datac(\CPU_RISCV|regs|rf~717_q ),
	.datad(\CPU_RISCV|RS2[3]~5_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2203_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2203 .lut_mask = 16'hAAE4;
defparam \CPU_RISCV|regs|rf~2203 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y33_N24
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2204 (
// Equation(s):
// \CPU_RISCV|regs|rf~2204_combout  = (\CPU_RISCV|RS2[3]~5_combout  & ((\CPU_RISCV|regs|rf~2203_combout  & (\CPU_RISCV|regs|rf~973_q )) # (!\CPU_RISCV|regs|rf~2203_combout  & ((\CPU_RISCV|regs|rf~845_q ))))) # (!\CPU_RISCV|RS2[3]~5_combout  & 
// (((\CPU_RISCV|regs|rf~2203_combout ))))

	.dataa(\CPU_RISCV|regs|rf~973_q ),
	.datab(\CPU_RISCV|RS2[3]~5_combout ),
	.datac(\CPU_RISCV|regs|rf~845_q ),
	.datad(\CPU_RISCV|regs|rf~2203_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2204_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2204 .lut_mask = 16'hBBC0;
defparam \CPU_RISCV|regs|rf~2204 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y33_N18
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2207 (
// Equation(s):
// \CPU_RISCV|regs|rf~2207_combout  = (\CPU_RISCV|RS2[1]~7_combout  & ((\CPU_RISCV|RS2[0]~9_combout ) # ((\CPU_RISCV|regs|rf~2204_combout )))) # (!\CPU_RISCV|RS2[1]~7_combout  & (!\CPU_RISCV|RS2[0]~9_combout  & (\CPU_RISCV|regs|rf~2206_combout )))

	.dataa(\CPU_RISCV|RS2[1]~7_combout ),
	.datab(\CPU_RISCV|RS2[0]~9_combout ),
	.datac(\CPU_RISCV|regs|rf~2206_combout ),
	.datad(\CPU_RISCV|regs|rf~2204_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2207_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2207 .lut_mask = 16'hBA98;
defparam \CPU_RISCV|regs|rf~2207 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y30_N20
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2208 (
// Equation(s):
// \CPU_RISCV|regs|rf~2208_combout  = (\CPU_RISCV|RS2[3]~5_combout  & (((\CPU_RISCV|regs|rf~877_q ) # (\CPU_RISCV|RS2[2]~3_combout )))) # (!\CPU_RISCV|RS2[3]~5_combout  & (\CPU_RISCV|regs|rf~621_q  & ((!\CPU_RISCV|RS2[2]~3_combout ))))

	.dataa(\CPU_RISCV|RS2[3]~5_combout ),
	.datab(\CPU_RISCV|regs|rf~621_q ),
	.datac(\CPU_RISCV|regs|rf~877_q ),
	.datad(\CPU_RISCV|RS2[2]~3_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2208_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2208 .lut_mask = 16'hAAE4;
defparam \CPU_RISCV|regs|rf~2208 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y30_N26
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2209 (
// Equation(s):
// \CPU_RISCV|regs|rf~2209_combout  = (\CPU_RISCV|RS2[2]~3_combout  & ((\CPU_RISCV|regs|rf~2208_combout  & (\CPU_RISCV|regs|rf~1005_q )) # (!\CPU_RISCV|regs|rf~2208_combout  & ((\CPU_RISCV|regs|rf~749_q ))))) # (!\CPU_RISCV|RS2[2]~3_combout  & 
// (((\CPU_RISCV|regs|rf~2208_combout ))))

	.dataa(\CPU_RISCV|RS2[2]~3_combout ),
	.datab(\CPU_RISCV|regs|rf~1005_q ),
	.datac(\CPU_RISCV|regs|rf~749_q ),
	.datad(\CPU_RISCV|regs|rf~2208_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2209_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2209 .lut_mask = 16'hDDA0;
defparam \CPU_RISCV|regs|rf~2209 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y39_N24
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2201 (
// Equation(s):
// \CPU_RISCV|regs|rf~2201_combout  = (\CPU_RISCV|RS2[2]~3_combout  & (((\CPU_RISCV|RS2[3]~5_combout )))) # (!\CPU_RISCV|RS2[2]~3_combout  & ((\CPU_RISCV|RS2[3]~5_combout  & ((\CPU_RISCV|regs|rf~813_q ))) # (!\CPU_RISCV|RS2[3]~5_combout  & 
// (\CPU_RISCV|regs|rf~557_q ))))

	.dataa(\CPU_RISCV|regs|rf~557_q ),
	.datab(\CPU_RISCV|RS2[2]~3_combout ),
	.datac(\CPU_RISCV|regs|rf~813_q ),
	.datad(\CPU_RISCV|RS2[3]~5_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2201_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2201 .lut_mask = 16'hFC22;
defparam \CPU_RISCV|regs|rf~2201 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y39_N2
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2202 (
// Equation(s):
// \CPU_RISCV|regs|rf~2202_combout  = (\CPU_RISCV|RS2[2]~3_combout  & ((\CPU_RISCV|regs|rf~2201_combout  & (\CPU_RISCV|regs|rf~941_q )) # (!\CPU_RISCV|regs|rf~2201_combout  & ((\CPU_RISCV|regs|rf~685_q ))))) # (!\CPU_RISCV|RS2[2]~3_combout  & 
// (((\CPU_RISCV|regs|rf~2201_combout ))))

	.dataa(\CPU_RISCV|RS2[2]~3_combout ),
	.datab(\CPU_RISCV|regs|rf~941_q ),
	.datac(\CPU_RISCV|regs|rf~685_q ),
	.datad(\CPU_RISCV|regs|rf~2201_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2202_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2202 .lut_mask = 16'hDDA0;
defparam \CPU_RISCV|regs|rf~2202 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y33_N4
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2210 (
// Equation(s):
// \CPU_RISCV|regs|rf~2210_combout  = (\CPU_RISCV|RS2[0]~9_combout  & ((\CPU_RISCV|regs|rf~2207_combout  & (\CPU_RISCV|regs|rf~2209_combout )) # (!\CPU_RISCV|regs|rf~2207_combout  & ((\CPU_RISCV|regs|rf~2202_combout ))))) # (!\CPU_RISCV|RS2[0]~9_combout  & 
// (\CPU_RISCV|regs|rf~2207_combout ))

	.dataa(\CPU_RISCV|RS2[0]~9_combout ),
	.datab(\CPU_RISCV|regs|rf~2207_combout ),
	.datac(\CPU_RISCV|regs|rf~2209_combout ),
	.datad(\CPU_RISCV|regs|rf~2202_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2210_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2210 .lut_mask = 16'hE6C4;
defparam \CPU_RISCV|regs|rf~2210 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y36_N28
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2218 (
// Equation(s):
// \CPU_RISCV|regs|rf~2218_combout  = (\CPU_RISCV|RS2[0]~9_combout  & (((\CPU_RISCV|regs|rf~429_q ) # (\CPU_RISCV|RS2[1]~7_combout )))) # (!\CPU_RISCV|RS2[0]~9_combout  & (\CPU_RISCV|regs|rf~397_q  & ((!\CPU_RISCV|RS2[1]~7_combout ))))

	.dataa(\CPU_RISCV|regs|rf~397_q ),
	.datab(\CPU_RISCV|regs|rf~429_q ),
	.datac(\CPU_RISCV|RS2[0]~9_combout ),
	.datad(\CPU_RISCV|RS2[1]~7_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2218_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2218 .lut_mask = 16'hF0CA;
defparam \CPU_RISCV|regs|rf~2218 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y36_N20
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2219 (
// Equation(s):
// \CPU_RISCV|regs|rf~2219_combout  = (\CPU_RISCV|RS2[1]~7_combout  & ((\CPU_RISCV|regs|rf~2218_combout  & (\CPU_RISCV|regs|rf~493_q )) # (!\CPU_RISCV|regs|rf~2218_combout  & ((\CPU_RISCV|regs|rf~461_q ))))) # (!\CPU_RISCV|RS2[1]~7_combout  & 
// (((\CPU_RISCV|regs|rf~2218_combout ))))

	.dataa(\CPU_RISCV|regs|rf~493_q ),
	.datab(\CPU_RISCV|RS2[1]~7_combout ),
	.datac(\CPU_RISCV|regs|rf~461_q ),
	.datad(\CPU_RISCV|regs|rf~2218_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2219_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2219 .lut_mask = 16'hBBC0;
defparam \CPU_RISCV|regs|rf~2219 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y32_N6
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2213 (
// Equation(s):
// \CPU_RISCV|regs|rf~2213_combout  = (\CPU_RISCV|RS2[1]~7_combout  & ((\CPU_RISCV|RS2[0]~9_combout ) # ((\CPU_RISCV|regs|rf~333_q )))) # (!\CPU_RISCV|RS2[1]~7_combout  & (!\CPU_RISCV|RS2[0]~9_combout  & ((\CPU_RISCV|regs|rf~269_q ))))

	.dataa(\CPU_RISCV|RS2[1]~7_combout ),
	.datab(\CPU_RISCV|RS2[0]~9_combout ),
	.datac(\CPU_RISCV|regs|rf~333_q ),
	.datad(\CPU_RISCV|regs|rf~269_q ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2213_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2213 .lut_mask = 16'hB9A8;
defparam \CPU_RISCV|regs|rf~2213 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y32_N4
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2214 (
// Equation(s):
// \CPU_RISCV|regs|rf~2214_combout  = (\CPU_RISCV|RS2[0]~9_combout  & ((\CPU_RISCV|regs|rf~2213_combout  & (\CPU_RISCV|regs|rf~365_q )) # (!\CPU_RISCV|regs|rf~2213_combout  & ((\CPU_RISCV|regs|rf~301_q ))))) # (!\CPU_RISCV|RS2[0]~9_combout  & 
// (((\CPU_RISCV|regs|rf~2213_combout ))))

	.dataa(\CPU_RISCV|regs|rf~365_q ),
	.datab(\CPU_RISCV|RS2[0]~9_combout ),
	.datac(\CPU_RISCV|regs|rf~301_q ),
	.datad(\CPU_RISCV|regs|rf~2213_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2214_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2214 .lut_mask = 16'hBBC0;
defparam \CPU_RISCV|regs|rf~2214 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N30
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2215 (
// Equation(s):
// \CPU_RISCV|regs|rf~2215_combout  = (\CPU_RISCV|RS2[0]~9_combout  & (((\CPU_RISCV|RS2[1]~7_combout )))) # (!\CPU_RISCV|RS2[0]~9_combout  & ((\CPU_RISCV|RS2[1]~7_combout  & ((\CPU_RISCV|regs|rf~77_q ))) # (!\CPU_RISCV|RS2[1]~7_combout  & 
// (\CPU_RISCV|regs|rf~13_q ))))

	.dataa(\CPU_RISCV|regs|rf~13_q ),
	.datab(\CPU_RISCV|RS2[0]~9_combout ),
	.datac(\CPU_RISCV|regs|rf~77_q ),
	.datad(\CPU_RISCV|RS2[1]~7_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2215_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2215 .lut_mask = 16'hFC22;
defparam \CPU_RISCV|regs|rf~2215 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N20
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2216 (
// Equation(s):
// \CPU_RISCV|regs|rf~2216_combout  = (\CPU_RISCV|regs|rf~2215_combout  & (((\CPU_RISCV|regs|rf~109_q )) # (!\CPU_RISCV|RS2[0]~9_combout ))) # (!\CPU_RISCV|regs|rf~2215_combout  & (\CPU_RISCV|RS2[0]~9_combout  & (\CPU_RISCV|regs|rf~45_q )))

	.dataa(\CPU_RISCV|regs|rf~2215_combout ),
	.datab(\CPU_RISCV|RS2[0]~9_combout ),
	.datac(\CPU_RISCV|regs|rf~45_q ),
	.datad(\CPU_RISCV|regs|rf~109_q ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2216_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2216 .lut_mask = 16'hEA62;
defparam \CPU_RISCV|regs|rf~2216 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y32_N22
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2217 (
// Equation(s):
// \CPU_RISCV|regs|rf~2217_combout  = (\CPU_RISCV|RS2[2]~3_combout  & (\CPU_RISCV|RS2[3]~5_combout )) # (!\CPU_RISCV|RS2[2]~3_combout  & ((\CPU_RISCV|RS2[3]~5_combout  & (\CPU_RISCV|regs|rf~2214_combout )) # (!\CPU_RISCV|RS2[3]~5_combout  & 
// ((\CPU_RISCV|regs|rf~2216_combout )))))

	.dataa(\CPU_RISCV|RS2[2]~3_combout ),
	.datab(\CPU_RISCV|RS2[3]~5_combout ),
	.datac(\CPU_RISCV|regs|rf~2214_combout ),
	.datad(\CPU_RISCV|regs|rf~2216_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2217_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2217 .lut_mask = 16'hD9C8;
defparam \CPU_RISCV|regs|rf~2217 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y30_N16
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2211 (
// Equation(s):
// \CPU_RISCV|regs|rf~2211_combout  = (\CPU_RISCV|RS2[1]~7_combout  & (((\CPU_RISCV|RS2[0]~9_combout )))) # (!\CPU_RISCV|RS2[1]~7_combout  & ((\CPU_RISCV|RS2[0]~9_combout  & ((\CPU_RISCV|regs|rf~173_q ))) # (!\CPU_RISCV|RS2[0]~9_combout  & 
// (\CPU_RISCV|regs|rf~141_q ))))

	.dataa(\CPU_RISCV|RS2[1]~7_combout ),
	.datab(\CPU_RISCV|regs|rf~141_q ),
	.datac(\CPU_RISCV|regs|rf~173_q ),
	.datad(\CPU_RISCV|RS2[0]~9_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2211_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2211 .lut_mask = 16'hFA44;
defparam \CPU_RISCV|regs|rf~2211 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y30_N22
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2212 (
// Equation(s):
// \CPU_RISCV|regs|rf~2212_combout  = (\CPU_RISCV|RS2[1]~7_combout  & ((\CPU_RISCV|regs|rf~2211_combout  & (\CPU_RISCV|regs|rf~237_q )) # (!\CPU_RISCV|regs|rf~2211_combout  & ((\CPU_RISCV|regs|rf~205_q ))))) # (!\CPU_RISCV|RS2[1]~7_combout  & 
// (((\CPU_RISCV|regs|rf~2211_combout ))))

	.dataa(\CPU_RISCV|regs|rf~237_q ),
	.datab(\CPU_RISCV|RS2[1]~7_combout ),
	.datac(\CPU_RISCV|regs|rf~205_q ),
	.datad(\CPU_RISCV|regs|rf~2211_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2212_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2212 .lut_mask = 16'hBBC0;
defparam \CPU_RISCV|regs|rf~2212 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y33_N22
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2220 (
// Equation(s):
// \CPU_RISCV|regs|rf~2220_combout  = (\CPU_RISCV|RS2[2]~3_combout  & ((\CPU_RISCV|regs|rf~2217_combout  & (\CPU_RISCV|regs|rf~2219_combout )) # (!\CPU_RISCV|regs|rf~2217_combout  & ((\CPU_RISCV|regs|rf~2212_combout ))))) # (!\CPU_RISCV|RS2[2]~3_combout  & 
// (((\CPU_RISCV|regs|rf~2217_combout ))))

	.dataa(\CPU_RISCV|regs|rf~2219_combout ),
	.datab(\CPU_RISCV|RS2[2]~3_combout ),
	.datac(\CPU_RISCV|regs|rf~2217_combout ),
	.datad(\CPU_RISCV|regs|rf~2212_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2220_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2220 .lut_mask = 16'hBCB0;
defparam \CPU_RISCV|regs|rf~2220 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y33_N14
cycloneive_lcell_comb \CPU_RISCV|regs|rd2[13]~19 (
// Equation(s):
// \CPU_RISCV|regs|rd2[13]~19_combout  = (!\CPU_RISCV|regs|Equal1~1_combout  & ((\CPU_RISCV|RS2[4]~10_combout  & (\CPU_RISCV|regs|rf~2210_combout )) # (!\CPU_RISCV|RS2[4]~10_combout  & ((\CPU_RISCV|regs|rf~2220_combout )))))

	.dataa(\CPU_RISCV|regs|Equal1~1_combout ),
	.datab(\CPU_RISCV|RS2[4]~10_combout ),
	.datac(\CPU_RISCV|regs|rf~2210_combout ),
	.datad(\CPU_RISCV|regs|rf~2220_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rd2[13]~19_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rd2[13]~19 .lut_mask = 16'h5140;
defparam \CPU_RISCV|regs|rd2[13]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y35_N28
cycloneive_lcell_comb \CPU_RISCV|Add1~28 (
// Equation(s):
// \CPU_RISCV|Add1~28_combout  = ((\CPU_RISCV|regs|rd2[14]~18_combout  $ (\CPU_RISCV|regs|rd1[14]~17_combout  $ (!\CPU_RISCV|Add1~27 )))) # (GND)
// \CPU_RISCV|Add1~29  = CARRY((\CPU_RISCV|regs|rd2[14]~18_combout  & ((\CPU_RISCV|regs|rd1[14]~17_combout ) # (!\CPU_RISCV|Add1~27 ))) # (!\CPU_RISCV|regs|rd2[14]~18_combout  & (\CPU_RISCV|regs|rd1[14]~17_combout  & !\CPU_RISCV|Add1~27 )))

	.dataa(\CPU_RISCV|regs|rd2[14]~18_combout ),
	.datab(\CPU_RISCV|regs|rd1[14]~17_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU_RISCV|Add1~27 ),
	.combout(\CPU_RISCV|Add1~28_combout ),
	.cout(\CPU_RISCV|Add1~29 ));
// synopsys translate_off
defparam \CPU_RISCV|Add1~28 .lut_mask = 16'h698E;
defparam \CPU_RISCV|Add1~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y35_N28
cycloneive_lcell_comb \CPU_RISCV|comb~139 (
// Equation(s):
// \CPU_RISCV|comb~139_combout  = (\CPU_RISCV|comb~38_combout  & (((\CPU_RISCV|Add2~28_combout  & \CPU_RISCV|comb~66_combout )))) # (!\CPU_RISCV|comb~38_combout  & (\CPU_RISCV|Add1~28_combout  & ((!\CPU_RISCV|comb~66_combout ))))

	.dataa(\CPU_RISCV|Add1~28_combout ),
	.datab(\CPU_RISCV|comb~38_combout ),
	.datac(\CPU_RISCV|Add2~28_combout ),
	.datad(\CPU_RISCV|comb~66_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~139_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~139 .lut_mask = 16'hC022;
defparam \CPU_RISCV|comb~139 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y31_N16
cycloneive_lcell_comb \CPU_RISCV|Equal16~16 (
// Equation(s):
// \CPU_RISCV|Equal16~16_combout  = \CPU_RISCV|regs|rd2[14]~18_combout  $ (((\CPU_RISCV|regs|rf~2758_combout  & !\CPU_RISCV|regs|Equal0~1_combout )))

	.dataa(\CPU_RISCV|regs|rf~2758_combout ),
	.datab(\CPU_RISCV|regs|Equal0~1_combout ),
	.datac(\CPU_RISCV|regs|rd2[14]~18_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_RISCV|Equal16~16_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|Equal16~16 .lut_mask = 16'hD2D2;
defparam \CPU_RISCV|Equal16~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N2
cycloneive_lcell_comb \CPU_RISCV|comb~140 (
// Equation(s):
// \CPU_RISCV|comb~140_combout  = (!\CPU_RISCV|imm[4]~17_combout  & \CPU_RISCV|ShiftLeft0~61_combout )

	.dataa(gnd),
	.datab(\CPU_RISCV|imm[4]~17_combout ),
	.datac(gnd),
	.datad(\CPU_RISCV|ShiftLeft0~61_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~140_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~140 .lut_mask = 16'h3300;
defparam \CPU_RISCV|comb~140 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N8
cycloneive_lcell_comb \CPU_RISCV|comb~141 (
// Equation(s):
// \CPU_RISCV|comb~141_combout  = (\CPU_RISCV|comb~27_combout  & (((\CPU_RISCV|comb~50_combout )))) # (!\CPU_RISCV|comb~27_combout  & ((\CPU_RISCV|comb~50_combout  & ((\CPU_RISCV|comb~140_combout ))) # (!\CPU_RISCV|comb~50_combout  & 
// (\CPU_RISCV|Add3~28_combout ))))

	.dataa(\CPU_RISCV|comb~27_combout ),
	.datab(\CPU_RISCV|Add3~28_combout ),
	.datac(\CPU_RISCV|comb~50_combout ),
	.datad(\CPU_RISCV|comb~140_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~141_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~141 .lut_mask = 16'hF4A4;
defparam \CPU_RISCV|comb~141 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N6
cycloneive_lcell_comb \CPU_RISCV|comb~142 (
// Equation(s):
// \CPU_RISCV|comb~142_combout  = (\CPU_RISCV|comb~210_combout  & ((\CPU_RISCV|comb~141_combout  & ((\CPU_RISCV|imm[14]~50_combout ))) # (!\CPU_RISCV|comb~141_combout  & (\CPU_RISCV|Equal16~16_combout )))) # (!\CPU_RISCV|comb~210_combout  & 
// (((\CPU_RISCV|comb~141_combout ))))

	.dataa(\CPU_RISCV|comb~210_combout ),
	.datab(\CPU_RISCV|Equal16~16_combout ),
	.datac(\CPU_RISCV|comb~141_combout ),
	.datad(\CPU_RISCV|imm[14]~50_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~142_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~142 .lut_mask = 16'hF858;
defparam \CPU_RISCV|comb~142 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N4
cycloneive_lcell_comb \CPU_RISCV|comb~143 (
// Equation(s):
// \CPU_RISCV|comb~143_combout  = (\CPU_RISCV|comb~139_combout ) # ((!\CPU_RISCV|comb~66_combout  & (\CPU_RISCV|comb~38_combout  & \CPU_RISCV|comb~142_combout )))

	.dataa(\CPU_RISCV|comb~66_combout ),
	.datab(\CPU_RISCV|comb~38_combout ),
	.datac(\CPU_RISCV|comb~139_combout ),
	.datad(\CPU_RISCV|comb~142_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~143_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~143 .lut_mask = 16'hF4F0;
defparam \CPU_RISCV|comb~143 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N26
cycloneive_lcell_comb \CPU_RISCV|regs|rf~334feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~334feeder_combout  = \CPU_RISCV|comb~143_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_RISCV|comb~143_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~334feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~334feeder .lut_mask = 16'hF0F0;
defparam \CPU_RISCV|regs|rf~334feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y34_N27
dffeas \CPU_RISCV|regs|rf~334 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~334feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~2743_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~334_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~334 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~334 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N4
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2171 (
// Equation(s):
// \CPU_RISCV|regs|rf~2171_combout  = (\CPU_RISCV|RS2[1]~7_combout  & (((\CPU_RISCV|RS2[0]~9_combout )))) # (!\CPU_RISCV|RS2[1]~7_combout  & ((\CPU_RISCV|RS2[0]~9_combout  & ((\CPU_RISCV|regs|rf~302_q ))) # (!\CPU_RISCV|RS2[0]~9_combout  & 
// (\CPU_RISCV|regs|rf~270_q ))))

	.dataa(\CPU_RISCV|RS2[1]~7_combout ),
	.datab(\CPU_RISCV|regs|rf~270_q ),
	.datac(\CPU_RISCV|regs|rf~302_q ),
	.datad(\CPU_RISCV|RS2[0]~9_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2171_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2171 .lut_mask = 16'hFA44;
defparam \CPU_RISCV|regs|rf~2171 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N28
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2172 (
// Equation(s):
// \CPU_RISCV|regs|rf~2172_combout  = (\CPU_RISCV|regs|rf~2171_combout  & (((\CPU_RISCV|regs|rf~366_q ) # (!\CPU_RISCV|RS2[1]~7_combout )))) # (!\CPU_RISCV|regs|rf~2171_combout  & (\CPU_RISCV|regs|rf~334_q  & ((\CPU_RISCV|RS2[1]~7_combout ))))

	.dataa(\CPU_RISCV|regs|rf~334_q ),
	.datab(\CPU_RISCV|regs|rf~366_q ),
	.datac(\CPU_RISCV|regs|rf~2171_combout ),
	.datad(\CPU_RISCV|RS2[1]~7_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2172_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2172 .lut_mask = 16'hCAF0;
defparam \CPU_RISCV|regs|rf~2172 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N14
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2175 (
// Equation(s):
// \CPU_RISCV|regs|rf~2175_combout  = (\CPU_RISCV|RS2[0]~9_combout  & (((\CPU_RISCV|regs|rf~46_q ) # (\CPU_RISCV|RS2[1]~7_combout )))) # (!\CPU_RISCV|RS2[0]~9_combout  & (\CPU_RISCV|regs|rf~14_q  & ((!\CPU_RISCV|RS2[1]~7_combout ))))

	.dataa(\CPU_RISCV|regs|rf~14_q ),
	.datab(\CPU_RISCV|RS2[0]~9_combout ),
	.datac(\CPU_RISCV|regs|rf~46_q ),
	.datad(\CPU_RISCV|RS2[1]~7_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2175_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2175 .lut_mask = 16'hCCE2;
defparam \CPU_RISCV|regs|rf~2175 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N12
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2176 (
// Equation(s):
// \CPU_RISCV|regs|rf~2176_combout  = (\CPU_RISCV|regs|rf~2175_combout  & ((\CPU_RISCV|regs|rf~110_q ) # ((!\CPU_RISCV|RS2[1]~7_combout )))) # (!\CPU_RISCV|regs|rf~2175_combout  & (((\CPU_RISCV|regs|rf~78_q  & \CPU_RISCV|RS2[1]~7_combout ))))

	.dataa(\CPU_RISCV|regs|rf~110_q ),
	.datab(\CPU_RISCV|regs|rf~2175_combout ),
	.datac(\CPU_RISCV|regs|rf~78_q ),
	.datad(\CPU_RISCV|RS2[1]~7_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2176_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2176 .lut_mask = 16'hB8CC;
defparam \CPU_RISCV|regs|rf~2176 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y30_N28
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2173 (
// Equation(s):
// \CPU_RISCV|regs|rf~2173_combout  = (\CPU_RISCV|RS2[0]~9_combout  & (((\CPU_RISCV|RS2[1]~7_combout )))) # (!\CPU_RISCV|RS2[0]~9_combout  & ((\CPU_RISCV|RS2[1]~7_combout  & ((\CPU_RISCV|regs|rf~206_q ))) # (!\CPU_RISCV|RS2[1]~7_combout  & 
// (\CPU_RISCV|regs|rf~142_q ))))

	.dataa(\CPU_RISCV|regs|rf~142_q ),
	.datab(\CPU_RISCV|RS2[0]~9_combout ),
	.datac(\CPU_RISCV|regs|rf~206_q ),
	.datad(\CPU_RISCV|RS2[1]~7_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2173_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2173 .lut_mask = 16'hFC22;
defparam \CPU_RISCV|regs|rf~2173 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y30_N30
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2174 (
// Equation(s):
// \CPU_RISCV|regs|rf~2174_combout  = (\CPU_RISCV|RS2[0]~9_combout  & ((\CPU_RISCV|regs|rf~2173_combout  & (\CPU_RISCV|regs|rf~238_q )) # (!\CPU_RISCV|regs|rf~2173_combout  & ((\CPU_RISCV|regs|rf~174_q ))))) # (!\CPU_RISCV|RS2[0]~9_combout  & 
// (((\CPU_RISCV|regs|rf~2173_combout ))))

	.dataa(\CPU_RISCV|regs|rf~238_q ),
	.datab(\CPU_RISCV|RS2[0]~9_combout ),
	.datac(\CPU_RISCV|regs|rf~174_q ),
	.datad(\CPU_RISCV|regs|rf~2173_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2174_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2174 .lut_mask = 16'hBBC0;
defparam \CPU_RISCV|regs|rf~2174 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y29_N30
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2177 (
// Equation(s):
// \CPU_RISCV|regs|rf~2177_combout  = (\CPU_RISCV|RS2[3]~5_combout  & (\CPU_RISCV|RS2[2]~3_combout )) # (!\CPU_RISCV|RS2[3]~5_combout  & ((\CPU_RISCV|RS2[2]~3_combout  & ((\CPU_RISCV|regs|rf~2174_combout ))) # (!\CPU_RISCV|RS2[2]~3_combout  & 
// (\CPU_RISCV|regs|rf~2176_combout ))))

	.dataa(\CPU_RISCV|RS2[3]~5_combout ),
	.datab(\CPU_RISCV|RS2[2]~3_combout ),
	.datac(\CPU_RISCV|regs|rf~2176_combout ),
	.datad(\CPU_RISCV|regs|rf~2174_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2177_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2177 .lut_mask = 16'hDC98;
defparam \CPU_RISCV|regs|rf~2177 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y33_N10
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2178 (
// Equation(s):
// \CPU_RISCV|regs|rf~2178_combout  = (\CPU_RISCV|RS2[0]~9_combout  & (((\CPU_RISCV|RS2[1]~7_combout )))) # (!\CPU_RISCV|RS2[0]~9_combout  & ((\CPU_RISCV|RS2[1]~7_combout  & ((\CPU_RISCV|regs|rf~462_q ))) # (!\CPU_RISCV|RS2[1]~7_combout  & 
// (\CPU_RISCV|regs|rf~398_q ))))

	.dataa(\CPU_RISCV|regs|rf~398_q ),
	.datab(\CPU_RISCV|regs|rf~462_q ),
	.datac(\CPU_RISCV|RS2[0]~9_combout ),
	.datad(\CPU_RISCV|RS2[1]~7_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2178_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2178 .lut_mask = 16'hFC0A;
defparam \CPU_RISCV|regs|rf~2178 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y33_N20
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2179 (
// Equation(s):
// \CPU_RISCV|regs|rf~2179_combout  = (\CPU_RISCV|RS2[0]~9_combout  & ((\CPU_RISCV|regs|rf~2178_combout  & (\CPU_RISCV|regs|rf~494_q )) # (!\CPU_RISCV|regs|rf~2178_combout  & ((\CPU_RISCV|regs|rf~430_q ))))) # (!\CPU_RISCV|RS2[0]~9_combout  & 
// (((\CPU_RISCV|regs|rf~2178_combout ))))

	.dataa(\CPU_RISCV|regs|rf~494_q ),
	.datab(\CPU_RISCV|RS2[0]~9_combout ),
	.datac(\CPU_RISCV|regs|rf~430_q ),
	.datad(\CPU_RISCV|regs|rf~2178_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2179_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2179 .lut_mask = 16'hBBC0;
defparam \CPU_RISCV|regs|rf~2179 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y29_N20
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2180 (
// Equation(s):
// \CPU_RISCV|regs|rf~2180_combout  = (\CPU_RISCV|RS2[3]~5_combout  & ((\CPU_RISCV|regs|rf~2177_combout  & ((\CPU_RISCV|regs|rf~2179_combout ))) # (!\CPU_RISCV|regs|rf~2177_combout  & (\CPU_RISCV|regs|rf~2172_combout )))) # (!\CPU_RISCV|RS2[3]~5_combout  & 
// (((\CPU_RISCV|regs|rf~2177_combout ))))

	.dataa(\CPU_RISCV|RS2[3]~5_combout ),
	.datab(\CPU_RISCV|regs|rf~2172_combout ),
	.datac(\CPU_RISCV|regs|rf~2177_combout ),
	.datad(\CPU_RISCV|regs|rf~2179_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2180_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2180 .lut_mask = 16'hF858;
defparam \CPU_RISCV|regs|rf~2180 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y29_N6
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2163 (
// Equation(s):
// \CPU_RISCV|regs|rf~2163_combout  = (\CPU_RISCV|RS2[2]~3_combout  & (((\CPU_RISCV|regs|rf~686_q ) # (\CPU_RISCV|RS2[3]~5_combout )))) # (!\CPU_RISCV|RS2[2]~3_combout  & (\CPU_RISCV|regs|rf~558_q  & ((!\CPU_RISCV|RS2[3]~5_combout ))))

	.dataa(\CPU_RISCV|regs|rf~558_q ),
	.datab(\CPU_RISCV|RS2[2]~3_combout ),
	.datac(\CPU_RISCV|regs|rf~686_q ),
	.datad(\CPU_RISCV|RS2[3]~5_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2163_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2163 .lut_mask = 16'hCCE2;
defparam \CPU_RISCV|regs|rf~2163 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y29_N12
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2164 (
// Equation(s):
// \CPU_RISCV|regs|rf~2164_combout  = (\CPU_RISCV|RS2[3]~5_combout  & ((\CPU_RISCV|regs|rf~2163_combout  & (\CPU_RISCV|regs|rf~942_q )) # (!\CPU_RISCV|regs|rf~2163_combout  & ((\CPU_RISCV|regs|rf~814_q ))))) # (!\CPU_RISCV|RS2[3]~5_combout  & 
// (((\CPU_RISCV|regs|rf~2163_combout ))))

	.dataa(\CPU_RISCV|RS2[3]~5_combout ),
	.datab(\CPU_RISCV|regs|rf~942_q ),
	.datac(\CPU_RISCV|regs|rf~814_q ),
	.datad(\CPU_RISCV|regs|rf~2163_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2164_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2164 .lut_mask = 16'hDDA0;
defparam \CPU_RISCV|regs|rf~2164 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y32_N0
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2165 (
// Equation(s):
// \CPU_RISCV|regs|rf~2165_combout  = (\CPU_RISCV|RS2[3]~5_combout  & (((\CPU_RISCV|regs|rf~782_q ) # (\CPU_RISCV|RS2[2]~3_combout )))) # (!\CPU_RISCV|RS2[3]~5_combout  & (\CPU_RISCV|regs|rf~526_q  & ((!\CPU_RISCV|RS2[2]~3_combout ))))

	.dataa(\CPU_RISCV|regs|rf~526_q ),
	.datab(\CPU_RISCV|RS2[3]~5_combout ),
	.datac(\CPU_RISCV|regs|rf~782_q ),
	.datad(\CPU_RISCV|RS2[2]~3_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2165_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2165 .lut_mask = 16'hCCE2;
defparam \CPU_RISCV|regs|rf~2165 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y32_N26
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2166 (
// Equation(s):
// \CPU_RISCV|regs|rf~2166_combout  = (\CPU_RISCV|RS2[2]~3_combout  & ((\CPU_RISCV|regs|rf~2165_combout  & (\CPU_RISCV|regs|rf~910_q )) # (!\CPU_RISCV|regs|rf~2165_combout  & ((\CPU_RISCV|regs|rf~654_q ))))) # (!\CPU_RISCV|RS2[2]~3_combout  & 
// (((\CPU_RISCV|regs|rf~2165_combout ))))

	.dataa(\CPU_RISCV|regs|rf~910_q ),
	.datab(\CPU_RISCV|RS2[2]~3_combout ),
	.datac(\CPU_RISCV|regs|rf~654_q ),
	.datad(\CPU_RISCV|regs|rf~2165_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2166_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2166 .lut_mask = 16'hBBC0;
defparam \CPU_RISCV|regs|rf~2166 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y29_N22
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2167 (
// Equation(s):
// \CPU_RISCV|regs|rf~2167_combout  = (\CPU_RISCV|RS2[1]~7_combout  & (((\CPU_RISCV|RS2[0]~9_combout )))) # (!\CPU_RISCV|RS2[1]~7_combout  & ((\CPU_RISCV|RS2[0]~9_combout  & (\CPU_RISCV|regs|rf~2164_combout )) # (!\CPU_RISCV|RS2[0]~9_combout  & 
// ((\CPU_RISCV|regs|rf~2166_combout )))))

	.dataa(\CPU_RISCV|regs|rf~2164_combout ),
	.datab(\CPU_RISCV|RS2[1]~7_combout ),
	.datac(\CPU_RISCV|RS2[0]~9_combout ),
	.datad(\CPU_RISCV|regs|rf~2166_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2167_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2167 .lut_mask = 16'hE3E0;
defparam \CPU_RISCV|regs|rf~2167 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y30_N4
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2168 (
// Equation(s):
// \CPU_RISCV|regs|rf~2168_combout  = (\CPU_RISCV|RS2[3]~5_combout  & (((\CPU_RISCV|RS2[2]~3_combout )))) # (!\CPU_RISCV|RS2[3]~5_combout  & ((\CPU_RISCV|RS2[2]~3_combout  & ((\CPU_RISCV|regs|rf~750_q ))) # (!\CPU_RISCV|RS2[2]~3_combout  & 
// (\CPU_RISCV|regs|rf~622_q ))))

	.dataa(\CPU_RISCV|RS2[3]~5_combout ),
	.datab(\CPU_RISCV|regs|rf~622_q ),
	.datac(\CPU_RISCV|regs|rf~750_q ),
	.datad(\CPU_RISCV|RS2[2]~3_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2168_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2168 .lut_mask = 16'hFA44;
defparam \CPU_RISCV|regs|rf~2168 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y30_N30
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2169 (
// Equation(s):
// \CPU_RISCV|regs|rf~2169_combout  = (\CPU_RISCV|RS2[3]~5_combout  & ((\CPU_RISCV|regs|rf~2168_combout  & ((\CPU_RISCV|regs|rf~1006_q ))) # (!\CPU_RISCV|regs|rf~2168_combout  & (\CPU_RISCV|regs|rf~878_q )))) # (!\CPU_RISCV|RS2[3]~5_combout  & 
// (\CPU_RISCV|regs|rf~2168_combout ))

	.dataa(\CPU_RISCV|RS2[3]~5_combout ),
	.datab(\CPU_RISCV|regs|rf~2168_combout ),
	.datac(\CPU_RISCV|regs|rf~878_q ),
	.datad(\CPU_RISCV|regs|rf~1006_q ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2169_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2169 .lut_mask = 16'hEC64;
defparam \CPU_RISCV|regs|rf~2169 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y31_N24
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2161 (
// Equation(s):
// \CPU_RISCV|regs|rf~2161_combout  = (\CPU_RISCV|RS2[3]~5_combout  & (((\CPU_RISCV|regs|rf~846_q ) # (\CPU_RISCV|RS2[2]~3_combout )))) # (!\CPU_RISCV|RS2[3]~5_combout  & (\CPU_RISCV|regs|rf~590_q  & ((!\CPU_RISCV|RS2[2]~3_combout ))))

	.dataa(\CPU_RISCV|RS2[3]~5_combout ),
	.datab(\CPU_RISCV|regs|rf~590_q ),
	.datac(\CPU_RISCV|regs|rf~846_q ),
	.datad(\CPU_RISCV|RS2[2]~3_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2161_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2161 .lut_mask = 16'hAAE4;
defparam \CPU_RISCV|regs|rf~2161 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y31_N10
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2162 (
// Equation(s):
// \CPU_RISCV|regs|rf~2162_combout  = (\CPU_RISCV|RS2[2]~3_combout  & ((\CPU_RISCV|regs|rf~2161_combout  & (\CPU_RISCV|regs|rf~974_q )) # (!\CPU_RISCV|regs|rf~2161_combout  & ((\CPU_RISCV|regs|rf~718_q ))))) # (!\CPU_RISCV|RS2[2]~3_combout  & 
// (((\CPU_RISCV|regs|rf~2161_combout ))))

	.dataa(\CPU_RISCV|RS2[2]~3_combout ),
	.datab(\CPU_RISCV|regs|rf~974_q ),
	.datac(\CPU_RISCV|regs|rf~718_q ),
	.datad(\CPU_RISCV|regs|rf~2161_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2162_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2162 .lut_mask = 16'hDDA0;
defparam \CPU_RISCV|regs|rf~2162 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y29_N8
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2170 (
// Equation(s):
// \CPU_RISCV|regs|rf~2170_combout  = (\CPU_RISCV|regs|rf~2167_combout  & (((\CPU_RISCV|regs|rf~2169_combout )) # (!\CPU_RISCV|RS2[1]~7_combout ))) # (!\CPU_RISCV|regs|rf~2167_combout  & (\CPU_RISCV|RS2[1]~7_combout  & ((\CPU_RISCV|regs|rf~2162_combout ))))

	.dataa(\CPU_RISCV|regs|rf~2167_combout ),
	.datab(\CPU_RISCV|RS2[1]~7_combout ),
	.datac(\CPU_RISCV|regs|rf~2169_combout ),
	.datad(\CPU_RISCV|regs|rf~2162_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2170_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2170 .lut_mask = 16'hE6A2;
defparam \CPU_RISCV|regs|rf~2170 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y29_N18
cycloneive_lcell_comb \CPU_RISCV|regs|rd2[14]~18 (
// Equation(s):
// \CPU_RISCV|regs|rd2[14]~18_combout  = (!\CPU_RISCV|regs|Equal1~1_combout  & ((\CPU_RISCV|RS2[4]~10_combout  & ((\CPU_RISCV|regs|rf~2170_combout ))) # (!\CPU_RISCV|RS2[4]~10_combout  & (\CPU_RISCV|regs|rf~2180_combout ))))

	.dataa(\CPU_RISCV|RS2[4]~10_combout ),
	.datab(\CPU_RISCV|regs|rf~2180_combout ),
	.datac(\CPU_RISCV|regs|rf~2170_combout ),
	.datad(\CPU_RISCV|regs|Equal1~1_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rd2[14]~18_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rd2[14]~18 .lut_mask = 16'h00E4;
defparam \CPU_RISCV|regs|rd2[14]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y32_N22
cycloneive_lcell_comb \CPU_RISCV|comb~134 (
// Equation(s):
// \CPU_RISCV|comb~134_combout  = (\CPU_RISCV|comb~38_combout  & (\CPU_RISCV|comb~66_combout  & ((\CPU_RISCV|Add2~30_combout )))) # (!\CPU_RISCV|comb~38_combout  & (!\CPU_RISCV|comb~66_combout  & (\CPU_RISCV|Add1~30_combout )))

	.dataa(\CPU_RISCV|comb~38_combout ),
	.datab(\CPU_RISCV|comb~66_combout ),
	.datac(\CPU_RISCV|Add1~30_combout ),
	.datad(\CPU_RISCV|Add2~30_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~134_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~134 .lut_mask = 16'h9810;
defparam \CPU_RISCV|comb~134 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y35_N16
cycloneive_lcell_comb \CPU_RISCV|comb~135 (
// Equation(s):
// \CPU_RISCV|comb~135_combout  = (!\CPU_RISCV|imm[4]~17_combout  & \CPU_RISCV|ShiftLeft0~30_combout )

	.dataa(gnd),
	.datab(\CPU_RISCV|imm[4]~17_combout ),
	.datac(\CPU_RISCV|ShiftLeft0~30_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~135_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~135 .lut_mask = 16'h3030;
defparam \CPU_RISCV|comb~135 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y35_N18
cycloneive_lcell_comb \CPU_RISCV|comb~136 (
// Equation(s):
// \CPU_RISCV|comb~136_combout  = (\CPU_RISCV|comb~50_combout  & ((\CPU_RISCV|comb~27_combout ) # ((\CPU_RISCV|comb~135_combout )))) # (!\CPU_RISCV|comb~50_combout  & (!\CPU_RISCV|comb~27_combout  & (\CPU_RISCV|Add3~30_combout )))

	.dataa(\CPU_RISCV|comb~50_combout ),
	.datab(\CPU_RISCV|comb~27_combout ),
	.datac(\CPU_RISCV|Add3~30_combout ),
	.datad(\CPU_RISCV|comb~135_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~136_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~136 .lut_mask = 16'hBA98;
defparam \CPU_RISCV|comb~136 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y32_N20
cycloneive_lcell_comb \CPU_RISCV|comb~137 (
// Equation(s):
// \CPU_RISCV|comb~137_combout  = (\CPU_RISCV|comb~210_combout  & ((\CPU_RISCV|comb~136_combout  & (\CPU_RISCV|imm[15]~49_combout )) # (!\CPU_RISCV|comb~136_combout  & ((\CPU_RISCV|Equal16~17_combout ))))) # (!\CPU_RISCV|comb~210_combout  & 
// (((\CPU_RISCV|comb~136_combout ))))

	.dataa(\CPU_RISCV|comb~210_combout ),
	.datab(\CPU_RISCV|imm[15]~49_combout ),
	.datac(\CPU_RISCV|Equal16~17_combout ),
	.datad(\CPU_RISCV|comb~136_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~137_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~137 .lut_mask = 16'hDDA0;
defparam \CPU_RISCV|comb~137 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y32_N30
cycloneive_lcell_comb \CPU_RISCV|comb~138 (
// Equation(s):
// \CPU_RISCV|comb~138_combout  = (\CPU_RISCV|comb~134_combout ) # ((\CPU_RISCV|comb~38_combout  & (!\CPU_RISCV|comb~66_combout  & \CPU_RISCV|comb~137_combout )))

	.dataa(\CPU_RISCV|comb~38_combout ),
	.datab(\CPU_RISCV|comb~66_combout ),
	.datac(\CPU_RISCV|comb~134_combout ),
	.datad(\CPU_RISCV|comb~137_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~138_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~138 .lut_mask = 16'hF2F0;
defparam \CPU_RISCV|comb~138 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y32_N21
dffeas \CPU_RISCV|regs|rf~335 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~138_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~2743_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~335_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~335 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~335 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y31_N12
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2111 (
// Equation(s):
// \CPU_RISCV|regs|rf~2111_combout  = (\CPU_RISCV|RS1[1]~6_combout  & (((\CPU_RISCV|RS1[0]~7_combout )))) # (!\CPU_RISCV|RS1[1]~6_combout  & ((\CPU_RISCV|RS1[0]~7_combout  & (\CPU_RISCV|regs|rf~303_q )) # (!\CPU_RISCV|RS1[0]~7_combout  & 
// ((\CPU_RISCV|regs|rf~271_q )))))

	.dataa(\CPU_RISCV|RS1[1]~6_combout ),
	.datab(\CPU_RISCV|regs|rf~303_q ),
	.datac(\CPU_RISCV|regs|rf~271_q ),
	.datad(\CPU_RISCV|RS1[0]~7_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2111_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2111 .lut_mask = 16'hEE50;
defparam \CPU_RISCV|regs|rf~2111 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y31_N30
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2112 (
// Equation(s):
// \CPU_RISCV|regs|rf~2112_combout  = (\CPU_RISCV|RS1[1]~6_combout  & ((\CPU_RISCV|regs|rf~2111_combout  & ((\CPU_RISCV|regs|rf~367_q ))) # (!\CPU_RISCV|regs|rf~2111_combout  & (\CPU_RISCV|regs|rf~335_q )))) # (!\CPU_RISCV|RS1[1]~6_combout  & 
// (((\CPU_RISCV|regs|rf~2111_combout ))))

	.dataa(\CPU_RISCV|regs|rf~335_q ),
	.datab(\CPU_RISCV|RS1[1]~6_combout ),
	.datac(\CPU_RISCV|regs|rf~367_q ),
	.datad(\CPU_RISCV|regs|rf~2111_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2112_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2112 .lut_mask = 16'hF388;
defparam \CPU_RISCV|regs|rf~2112 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y36_N10
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2118 (
// Equation(s):
// \CPU_RISCV|regs|rf~2118_combout  = (\CPU_RISCV|RS1[1]~6_combout  & ((\CPU_RISCV|regs|rf~463_q ) # ((\CPU_RISCV|RS1[0]~7_combout )))) # (!\CPU_RISCV|RS1[1]~6_combout  & (((\CPU_RISCV|regs|rf~399_q  & !\CPU_RISCV|RS1[0]~7_combout ))))

	.dataa(\CPU_RISCV|RS1[1]~6_combout ),
	.datab(\CPU_RISCV|regs|rf~463_q ),
	.datac(\CPU_RISCV|regs|rf~399_q ),
	.datad(\CPU_RISCV|RS1[0]~7_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2118_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2118 .lut_mask = 16'hAAD8;
defparam \CPU_RISCV|regs|rf~2118 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y36_N12
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2119 (
// Equation(s):
// \CPU_RISCV|regs|rf~2119_combout  = (\CPU_RISCV|regs|rf~2118_combout  & ((\CPU_RISCV|regs|rf~495_q ) # ((!\CPU_RISCV|RS1[0]~7_combout )))) # (!\CPU_RISCV|regs|rf~2118_combout  & (((\CPU_RISCV|regs|rf~431_q  & \CPU_RISCV|RS1[0]~7_combout ))))

	.dataa(\CPU_RISCV|regs|rf~2118_combout ),
	.datab(\CPU_RISCV|regs|rf~495_q ),
	.datac(\CPU_RISCV|regs|rf~431_q ),
	.datad(\CPU_RISCV|RS1[0]~7_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2119_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2119 .lut_mask = 16'hD8AA;
defparam \CPU_RISCV|regs|rf~2119 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N24
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2115 (
// Equation(s):
// \CPU_RISCV|regs|rf~2115_combout  = (\CPU_RISCV|RS1[1]~6_combout  & (((\CPU_RISCV|RS1[0]~7_combout )))) # (!\CPU_RISCV|RS1[1]~6_combout  & ((\CPU_RISCV|RS1[0]~7_combout  & (\CPU_RISCV|regs|rf~47_q )) # (!\CPU_RISCV|RS1[0]~7_combout  & 
// ((\CPU_RISCV|regs|rf~15_q )))))

	.dataa(\CPU_RISCV|regs|rf~47_q ),
	.datab(\CPU_RISCV|RS1[1]~6_combout ),
	.datac(\CPU_RISCV|regs|rf~15_q ),
	.datad(\CPU_RISCV|RS1[0]~7_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2115_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2115 .lut_mask = 16'hEE30;
defparam \CPU_RISCV|regs|rf~2115 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N18
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2116 (
// Equation(s):
// \CPU_RISCV|regs|rf~2116_combout  = (\CPU_RISCV|RS1[1]~6_combout  & ((\CPU_RISCV|regs|rf~2115_combout  & ((\CPU_RISCV|regs|rf~111_q ))) # (!\CPU_RISCV|regs|rf~2115_combout  & (\CPU_RISCV|regs|rf~79_q )))) # (!\CPU_RISCV|RS1[1]~6_combout  & 
// (((\CPU_RISCV|regs|rf~2115_combout ))))

	.dataa(\CPU_RISCV|regs|rf~79_q ),
	.datab(\CPU_RISCV|RS1[1]~6_combout ),
	.datac(\CPU_RISCV|regs|rf~111_q ),
	.datad(\CPU_RISCV|regs|rf~2115_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2116_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2116 .lut_mask = 16'hF388;
defparam \CPU_RISCV|regs|rf~2116 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y29_N24
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2113 (
// Equation(s):
// \CPU_RISCV|regs|rf~2113_combout  = (\CPU_RISCV|RS1[0]~7_combout  & (((\CPU_RISCV|RS1[1]~6_combout )))) # (!\CPU_RISCV|RS1[0]~7_combout  & ((\CPU_RISCV|RS1[1]~6_combout  & (\CPU_RISCV|regs|rf~207_q )) # (!\CPU_RISCV|RS1[1]~6_combout  & 
// ((\CPU_RISCV|regs|rf~143_q )))))

	.dataa(\CPU_RISCV|RS1[0]~7_combout ),
	.datab(\CPU_RISCV|regs|rf~207_q ),
	.datac(\CPU_RISCV|regs|rf~143_q ),
	.datad(\CPU_RISCV|RS1[1]~6_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2113_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2113 .lut_mask = 16'hEE50;
defparam \CPU_RISCV|regs|rf~2113 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y29_N30
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2114 (
// Equation(s):
// \CPU_RISCV|regs|rf~2114_combout  = (\CPU_RISCV|RS1[0]~7_combout  & ((\CPU_RISCV|regs|rf~2113_combout  & ((\CPU_RISCV|regs|rf~239_q ))) # (!\CPU_RISCV|regs|rf~2113_combout  & (\CPU_RISCV|regs|rf~175_q )))) # (!\CPU_RISCV|RS1[0]~7_combout  & 
// (((\CPU_RISCV|regs|rf~2113_combout ))))

	.dataa(\CPU_RISCV|RS1[0]~7_combout ),
	.datab(\CPU_RISCV|regs|rf~175_q ),
	.datac(\CPU_RISCV|regs|rf~239_q ),
	.datad(\CPU_RISCV|regs|rf~2113_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2114_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2114 .lut_mask = 16'hF588;
defparam \CPU_RISCV|regs|rf~2114 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y33_N6
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2117 (
// Equation(s):
// \CPU_RISCV|regs|rf~2117_combout  = (\CPU_RISCV|RS1[2]~4_combout  & ((\CPU_RISCV|RS1[3]~5_combout ) # ((\CPU_RISCV|regs|rf~2114_combout )))) # (!\CPU_RISCV|RS1[2]~4_combout  & (!\CPU_RISCV|RS1[3]~5_combout  & (\CPU_RISCV|regs|rf~2116_combout )))

	.dataa(\CPU_RISCV|RS1[2]~4_combout ),
	.datab(\CPU_RISCV|RS1[3]~5_combout ),
	.datac(\CPU_RISCV|regs|rf~2116_combout ),
	.datad(\CPU_RISCV|regs|rf~2114_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2117_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2117 .lut_mask = 16'hBA98;
defparam \CPU_RISCV|regs|rf~2117 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y33_N8
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2120 (
// Equation(s):
// \CPU_RISCV|regs|rf~2120_combout  = (\CPU_RISCV|RS1[3]~5_combout  & ((\CPU_RISCV|regs|rf~2117_combout  & ((\CPU_RISCV|regs|rf~2119_combout ))) # (!\CPU_RISCV|regs|rf~2117_combout  & (\CPU_RISCV|regs|rf~2112_combout )))) # (!\CPU_RISCV|RS1[3]~5_combout  & 
// (((\CPU_RISCV|regs|rf~2117_combout ))))

	.dataa(\CPU_RISCV|RS1[3]~5_combout ),
	.datab(\CPU_RISCV|regs|rf~2112_combout ),
	.datac(\CPU_RISCV|regs|rf~2119_combout ),
	.datad(\CPU_RISCV|regs|rf~2117_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2120_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2120 .lut_mask = 16'hF588;
defparam \CPU_RISCV|regs|rf~2120 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y33_N14
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2759 (
// Equation(s):
// \CPU_RISCV|regs|rf~2759_combout  = (\CPU_RISCV|RS1~2_combout  & (((\CPU_RISCV|regs|rf~2120_combout )))) # (!\CPU_RISCV|RS1~2_combout  & ((\imem|RAM~1228_combout  & ((\CPU_RISCV|regs|rf~2110_combout ))) # (!\imem|RAM~1228_combout  & 
// (\CPU_RISCV|regs|rf~2120_combout ))))

	.dataa(\CPU_RISCV|RS1~2_combout ),
	.datab(\imem|RAM~1228_combout ),
	.datac(\CPU_RISCV|regs|rf~2120_combout ),
	.datad(\CPU_RISCV|regs|rf~2110_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2759_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2759 .lut_mask = 16'hF4B0;
defparam \CPU_RISCV|regs|rf~2759 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y31_N16
cycloneive_lcell_comb \CPU_RISCV|Equal16~17 (
// Equation(s):
// \CPU_RISCV|Equal16~17_combout  = \CPU_RISCV|regs|rd2[15]~17_combout  $ (((!\CPU_RISCV|regs|Equal0~1_combout  & \CPU_RISCV|regs|rf~2759_combout )))

	.dataa(\CPU_RISCV|regs|Equal0~1_combout ),
	.datab(\CPU_RISCV|regs|rf~2759_combout ),
	.datac(gnd),
	.datad(\CPU_RISCV|regs|rd2[15]~17_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|Equal16~17_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|Equal16~17 .lut_mask = 16'hBB44;
defparam \CPU_RISCV|Equal16~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y31_N2
cycloneive_lcell_comb \CPU_RISCV|Equal16~18 (
// Equation(s):
// \CPU_RISCV|Equal16~18_combout  = (!\CPU_RISCV|Equal16~17_combout  & (!\CPU_RISCV|Equal16~16_combout  & (!\CPU_RISCV|Equal16~15_combout  & !\CPU_RISCV|Equal16~14_combout )))

	.dataa(\CPU_RISCV|Equal16~17_combout ),
	.datab(\CPU_RISCV|Equal16~16_combout ),
	.datac(\CPU_RISCV|Equal16~15_combout ),
	.datad(\CPU_RISCV|Equal16~14_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|Equal16~18_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|Equal16~18 .lut_mask = 16'h0001;
defparam \CPU_RISCV|Equal16~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y39_N24
cycloneive_lcell_comb \CPU_RISCV|Equal16~5 (
// Equation(s):
// \CPU_RISCV|Equal16~5_combout  = (!\CPU_RISCV|Equal16~3_combout  & (!\CPU_RISCV|Equal16~4_combout  & (!\CPU_RISCV|Equal16~1_combout  & !\CPU_RISCV|Equal16~2_combout )))

	.dataa(\CPU_RISCV|Equal16~3_combout ),
	.datab(\CPU_RISCV|Equal16~4_combout ),
	.datac(\CPU_RISCV|Equal16~1_combout ),
	.datad(\CPU_RISCV|Equal16~2_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|Equal16~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|Equal16~5 .lut_mask = 16'h0001;
defparam \CPU_RISCV|Equal16~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y35_N22
cycloneive_lcell_comb \CPU_RISCV|Equal16~0 (
// Equation(s):
// \CPU_RISCV|Equal16~0_combout  = (\CPU_RISCV|regs|rd2[0]~0_combout  & (\CPU_RISCV|regs|rd1[0]~31_combout  & (\CPU_RISCV|regs|rd2[1]~31_combout  $ (!\CPU_RISCV|regs|rd1[1]~30_combout )))) # (!\CPU_RISCV|regs|rd2[0]~0_combout  & 
// (!\CPU_RISCV|regs|rd1[0]~31_combout  & (\CPU_RISCV|regs|rd2[1]~31_combout  $ (!\CPU_RISCV|regs|rd1[1]~30_combout ))))

	.dataa(\CPU_RISCV|regs|rd2[0]~0_combout ),
	.datab(\CPU_RISCV|regs|rd1[0]~31_combout ),
	.datac(\CPU_RISCV|regs|rd2[1]~31_combout ),
	.datad(\CPU_RISCV|regs|rd1[1]~30_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|Equal16~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|Equal16~0 .lut_mask = 16'h9009;
defparam \CPU_RISCV|Equal16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N18
cycloneive_lcell_comb \CPU_RISCV|Equal16~8 (
// Equation(s):
// \CPU_RISCV|Equal16~8_combout  = (!\CPU_RISCV|Equal16~7_combout  & (!\CPU_RISCV|Equal16~6_combout  & (\CPU_RISCV|Equal16~5_combout  & \CPU_RISCV|Equal16~0_combout )))

	.dataa(\CPU_RISCV|Equal16~7_combout ),
	.datab(\CPU_RISCV|Equal16~6_combout ),
	.datac(\CPU_RISCV|Equal16~5_combout ),
	.datad(\CPU_RISCV|Equal16~0_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|Equal16~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|Equal16~8 .lut_mask = 16'h1000;
defparam \CPU_RISCV|Equal16~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N30
cycloneive_lcell_comb \CPU_RISCV|Equal16~13 (
// Equation(s):
// \CPU_RISCV|Equal16~13_combout  = (!\CPU_RISCV|Equal16~11_combout  & (!\CPU_RISCV|Equal16~10_combout  & (!\CPU_RISCV|Equal16~9_combout  & !\CPU_RISCV|Equal16~12_combout )))

	.dataa(\CPU_RISCV|Equal16~11_combout ),
	.datab(\CPU_RISCV|Equal16~10_combout ),
	.datac(\CPU_RISCV|Equal16~9_combout ),
	.datad(\CPU_RISCV|Equal16~12_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|Equal16~13_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|Equal16~13 .lut_mask = 16'h0001;
defparam \CPU_RISCV|Equal16~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y34_N2
cycloneive_lcell_comb \CPU_RISCV|Equal16~23 (
// Equation(s):
// \CPU_RISCV|Equal16~23_combout  = (!\CPU_RISCV|Equal16~20_combout  & (!\CPU_RISCV|Equal16~19_combout  & (!\CPU_RISCV|Equal16~22_combout  & !\CPU_RISCV|Equal16~21_combout )))

	.dataa(\CPU_RISCV|Equal16~20_combout ),
	.datab(\CPU_RISCV|Equal16~19_combout ),
	.datac(\CPU_RISCV|Equal16~22_combout ),
	.datad(\CPU_RISCV|Equal16~21_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|Equal16~23_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|Equal16~23 .lut_mask = 16'h0001;
defparam \CPU_RISCV|Equal16~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N4
cycloneive_lcell_comb \CPU_RISCV|Equal16~38 (
// Equation(s):
// \CPU_RISCV|Equal16~38_combout  = (!\CPU_RISCV|Equal16~37_combout  & (!\CPU_RISCV|Equal16~36_combout  & (!\CPU_RISCV|Equal16~35_combout  & !\CPU_RISCV|Equal16~34_combout )))

	.dataa(\CPU_RISCV|Equal16~37_combout ),
	.datab(\CPU_RISCV|Equal16~36_combout ),
	.datac(\CPU_RISCV|Equal16~35_combout ),
	.datad(\CPU_RISCV|Equal16~34_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|Equal16~38_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|Equal16~38 .lut_mask = 16'h0001;
defparam \CPU_RISCV|Equal16~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y35_N20
cycloneive_lcell_comb \CPU_RISCV|Equal16~28 (
// Equation(s):
// \CPU_RISCV|Equal16~28_combout  = (!\CPU_RISCV|Equal16~24_combout  & (!\CPU_RISCV|Equal16~26_combout  & (!\CPU_RISCV|Equal16~25_combout  & !\CPU_RISCV|Equal16~27_combout )))

	.dataa(\CPU_RISCV|Equal16~24_combout ),
	.datab(\CPU_RISCV|Equal16~26_combout ),
	.datac(\CPU_RISCV|Equal16~25_combout ),
	.datad(\CPU_RISCV|Equal16~27_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|Equal16~28_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|Equal16~28 .lut_mask = 16'h0001;
defparam \CPU_RISCV|Equal16~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N12
cycloneive_lcell_comb \CPU_RISCV|Equal16~33 (
// Equation(s):
// \CPU_RISCV|Equal16~33_combout  = (!\CPU_RISCV|Equal16~32_combout  & (!\CPU_RISCV|Equal16~31_combout  & (!\CPU_RISCV|Equal16~29_combout  & !\CPU_RISCV|Equal16~30_combout )))

	.dataa(\CPU_RISCV|Equal16~32_combout ),
	.datab(\CPU_RISCV|Equal16~31_combout ),
	.datac(\CPU_RISCV|Equal16~29_combout ),
	.datad(\CPU_RISCV|Equal16~30_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|Equal16~33_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|Equal16~33 .lut_mask = 16'h0001;
defparam \CPU_RISCV|Equal16~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N6
cycloneive_lcell_comb \CPU_RISCV|Equal16~39 (
// Equation(s):
// \CPU_RISCV|Equal16~39_combout  = (\CPU_RISCV|Equal16~23_combout  & (\CPU_RISCV|Equal16~38_combout  & (\CPU_RISCV|Equal16~28_combout  & \CPU_RISCV|Equal16~33_combout )))

	.dataa(\CPU_RISCV|Equal16~23_combout ),
	.datab(\CPU_RISCV|Equal16~38_combout ),
	.datac(\CPU_RISCV|Equal16~28_combout ),
	.datad(\CPU_RISCV|Equal16~33_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|Equal16~39_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|Equal16~39 .lut_mask = 16'h8000;
defparam \CPU_RISCV|Equal16~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N16
cycloneive_lcell_comb \CPU_RISCV|Equal16~40 (
// Equation(s):
// \CPU_RISCV|Equal16~40_combout  = (\CPU_RISCV|Equal16~18_combout  & (\CPU_RISCV|Equal16~8_combout  & (\CPU_RISCV|Equal16~13_combout  & \CPU_RISCV|Equal16~39_combout )))

	.dataa(\CPU_RISCV|Equal16~18_combout ),
	.datab(\CPU_RISCV|Equal16~8_combout ),
	.datac(\CPU_RISCV|Equal16~13_combout ),
	.datad(\CPU_RISCV|Equal16~39_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|Equal16~40_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|Equal16~40 .lut_mask = 16'h8000;
defparam \CPU_RISCV|Equal16~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N0
cycloneive_lcell_comb \CPU_RISCV|pc[21]~2 (
// Equation(s):
// \CPU_RISCV|pc[21]~2_combout  = (\CPU_RISCV|Equal16~40_combout  & (((!\CPU_RISCV|Equal5~3_combout )) # (!\CPU_RISCV|jump_add~0_combout ))) # (!\CPU_RISCV|Equal16~40_combout  & (((!\CPU_RISCV|jump_add~2_combout ))))

	.dataa(\CPU_RISCV|jump_add~0_combout ),
	.datab(\CPU_RISCV|Equal5~3_combout ),
	.datac(\CPU_RISCV|jump_add~2_combout ),
	.datad(\CPU_RISCV|Equal16~40_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|pc[21]~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|pc[21]~2 .lut_mask = 16'h770F;
defparam \CPU_RISCV|pc[21]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N2
cycloneive_lcell_comb \CPU_RISCV|Add0~0 (
// Equation(s):
// \CPU_RISCV|Add0~0_combout  = \CPU_RISCV|pc [2] $ (VCC)
// \CPU_RISCV|Add0~1  = CARRY(\CPU_RISCV|pc [2])

	.dataa(gnd),
	.datab(\CPU_RISCV|pc [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\CPU_RISCV|Add0~0_combout ),
	.cout(\CPU_RISCV|Add0~1 ));
// synopsys translate_off
defparam \CPU_RISCV|Add0~0 .lut_mask = 16'h33CC;
defparam \CPU_RISCV|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N2
cycloneive_lcell_comb \CPU_RISCV|Add0~34 (
// Equation(s):
// \CPU_RISCV|Add0~34_combout  = (\CPU_RISCV|pc[21]~3_combout ) # ((\CPU_RISCV|is_jalr~0_combout  & ((\CPU_RISCV|Add2~4_combout ))) # (!\CPU_RISCV|is_jalr~0_combout  & (\CPU_RISCV|Add3~4_combout )))

	.dataa(\CPU_RISCV|Add3~4_combout ),
	.datab(\CPU_RISCV|is_jalr~0_combout ),
	.datac(\CPU_RISCV|pc[21]~3_combout ),
	.datad(\CPU_RISCV|Add2~4_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|Add0~34_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|Add0~34 .lut_mask = 16'hFEF2;
defparam \CPU_RISCV|Add0~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N28
cycloneive_lcell_comb \CPU_RISCV|Add0~35 (
// Equation(s):
// \CPU_RISCV|Add0~35_combout  = (\CPU_RISCV|Add0~34_combout  & ((\CPU_RISCV|Add0~0_combout ) # (!\CPU_RISCV|pc[21]~3_combout )))

	.dataa(gnd),
	.datab(\CPU_RISCV|pc[21]~3_combout ),
	.datac(\CPU_RISCV|Add0~0_combout ),
	.datad(\CPU_RISCV|Add0~34_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|Add0~35_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|Add0~35 .lut_mask = 16'hF300;
defparam \CPU_RISCV|Add0~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y34_N2
cycloneive_lcell_comb \CPU_RISCV|Add0~36 (
// Equation(s):
// \CPU_RISCV|Add0~36_combout  = (\CPU_RISCV|pc[21]~2_combout  & ((\CPU_RISCV|pc[21]~1_combout  & (\CPU_RISCV|Add0~0_combout )) # (!\CPU_RISCV|pc[21]~1_combout  & ((\CPU_RISCV|Add0~35_combout ))))) # (!\CPU_RISCV|pc[21]~2_combout  & 
// (((\CPU_RISCV|Add0~35_combout ))))

	.dataa(\CPU_RISCV|pc[21]~2_combout ),
	.datab(\CPU_RISCV|Add0~0_combout ),
	.datac(\CPU_RISCV|pc[21]~1_combout ),
	.datad(\CPU_RISCV|Add0~35_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|Add0~36_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|Add0~36 .lut_mask = 16'hDF80;
defparam \CPU_RISCV|Add0~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y34_N3
dffeas \CPU_RISCV|pc[2] (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|Add0~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|pc [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|pc[2] .is_wysiwyg = "true";
defparam \CPU_RISCV|pc[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y31_N14
cycloneive_lcell_comb \imem|RAM~345 (
// Equation(s):
// \imem|RAM~345_combout  = (\CPU_RISCV|pc [2] & ((\CPU_RISCV|pc [4]) # ((\CPU_RISCV|pc [6]) # (!\CPU_RISCV|pc [5])))) # (!\CPU_RISCV|pc [2] & (\CPU_RISCV|pc [4] & (!\CPU_RISCV|pc [5])))

	.dataa(\CPU_RISCV|pc [2]),
	.datab(\CPU_RISCV|pc [4]),
	.datac(\CPU_RISCV|pc [5]),
	.datad(\CPU_RISCV|pc [6]),
	.cin(gnd),
	.combout(\imem|RAM~345_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~345 .lut_mask = 16'hAE8E;
defparam \imem|RAM~345 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y31_N12
cycloneive_lcell_comb \imem|RAM~344 (
// Equation(s):
// \imem|RAM~344_combout  = (\CPU_RISCV|pc [6] & ((\CPU_RISCV|pc [4] $ (!\CPU_RISCV|pc [2])))) # (!\CPU_RISCV|pc [6] & (\CPU_RISCV|pc [2] & (\CPU_RISCV|pc [5] $ (\CPU_RISCV|pc [4]))))

	.dataa(\CPU_RISCV|pc [5]),
	.datab(\CPU_RISCV|pc [4]),
	.datac(\CPU_RISCV|pc [6]),
	.datad(\CPU_RISCV|pc [2]),
	.cin(gnd),
	.combout(\imem|RAM~344_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~344 .lut_mask = 16'hC630;
defparam \imem|RAM~344 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y31_N30
cycloneive_lcell_comb \imem|RAM~347 (
// Equation(s):
// \imem|RAM~347_combout  = (\imem|RAM~345_combout  & (\CPU_RISCV|pc [5] $ (\CPU_RISCV|pc [9] $ (\imem|RAM~344_combout )))) # (!\imem|RAM~345_combout  & (\imem|RAM~344_combout  & ((\CPU_RISCV|pc [9]) # (!\CPU_RISCV|pc [5]))))

	.dataa(\CPU_RISCV|pc [5]),
	.datab(\CPU_RISCV|pc [9]),
	.datac(\imem|RAM~345_combout ),
	.datad(\imem|RAM~344_combout ),
	.cin(gnd),
	.combout(\imem|RAM~347_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~347 .lut_mask = 16'h9D60;
defparam \imem|RAM~347 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y31_N16
cycloneive_lcell_comb \imem|RAM~346 (
// Equation(s):
// \imem|RAM~346_combout  = (\CPU_RISCV|pc [5] & ((\CPU_RISCV|pc [9] & (\imem|RAM~345_combout  & !\imem|RAM~344_combout )) # (!\CPU_RISCV|pc [9] & (!\imem|RAM~345_combout )))) # (!\CPU_RISCV|pc [5] & (\CPU_RISCV|pc [9] & ((\imem|RAM~345_combout ) # 
// (!\imem|RAM~344_combout ))))

	.dataa(\CPU_RISCV|pc [5]),
	.datab(\CPU_RISCV|pc [9]),
	.datac(\imem|RAM~345_combout ),
	.datad(\imem|RAM~344_combout ),
	.cin(gnd),
	.combout(\imem|RAM~346_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~346 .lut_mask = 16'h42C6;
defparam \imem|RAM~346 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y31_N8
cycloneive_lcell_comb \imem|RAM~348 (
// Equation(s):
// \imem|RAM~348_combout  = \imem|RAM~347_combout  $ (((!\CPU_RISCV|pc [3] & \imem|RAM~346_combout )))

	.dataa(gnd),
	.datab(\CPU_RISCV|pc [3]),
	.datac(\imem|RAM~347_combout ),
	.datad(\imem|RAM~346_combout ),
	.cin(gnd),
	.combout(\imem|RAM~348_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~348 .lut_mask = 16'hC3F0;
defparam \imem|RAM~348 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N8
cycloneive_lcell_comb \imem|RAM~362 (
// Equation(s):
// \imem|RAM~362_combout  = (\CPU_RISCV|pc [4] & (\CPU_RISCV|pc [3] & ((\CPU_RISCV|pc [6]) # (!\CPU_RISCV|pc [2])))) # (!\CPU_RISCV|pc [4] & (\CPU_RISCV|pc [2] & (\CPU_RISCV|pc [3] $ (!\CPU_RISCV|pc [6]))))

	.dataa(\CPU_RISCV|pc [4]),
	.datab(\CPU_RISCV|pc [3]),
	.datac(\CPU_RISCV|pc [6]),
	.datad(\CPU_RISCV|pc [2]),
	.cin(gnd),
	.combout(\imem|RAM~362_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~362 .lut_mask = 16'hC188;
defparam \imem|RAM~362 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N10
cycloneive_lcell_comb \imem|RAM~363 (
// Equation(s):
// \imem|RAM~363_combout  = (\CPU_RISCV|pc [6] & (!\CPU_RISCV|pc [2] & ((\CPU_RISCV|pc [3]) # (!\CPU_RISCV|pc [4])))) # (!\CPU_RISCV|pc [6] & (\CPU_RISCV|pc [2] $ (((\CPU_RISCV|pc [4])))))

	.dataa(\CPU_RISCV|pc [2]),
	.datab(\CPU_RISCV|pc [3]),
	.datac(\CPU_RISCV|pc [6]),
	.datad(\CPU_RISCV|pc [4]),
	.cin(gnd),
	.combout(\imem|RAM~363_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~363 .lut_mask = 16'h455A;
defparam \imem|RAM~363 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N12
cycloneive_lcell_comb \imem|RAM~364 (
// Equation(s):
// \imem|RAM~364_combout  = (!\CPU_RISCV|pc [9] & ((\CPU_RISCV|pc [5] & ((!\imem|RAM~363_combout ))) # (!\CPU_RISCV|pc [5] & (!\imem|RAM~362_combout ))))

	.dataa(\CPU_RISCV|pc [5]),
	.datab(\CPU_RISCV|pc [9]),
	.datac(\imem|RAM~362_combout ),
	.datad(\imem|RAM~363_combout ),
	.cin(gnd),
	.combout(\imem|RAM~364_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~364 .lut_mask = 16'h0123;
defparam \imem|RAM~364 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N0
cycloneive_lcell_comb \imem|RAM~366 (
// Equation(s):
// \imem|RAM~366_combout  = (\imem|RAM~364_combout ) # ((!\CPU_RISCV|pc [5] & (\CPU_RISCV|pc [9] & \imem|RAM~365_combout )))

	.dataa(\CPU_RISCV|pc [5]),
	.datab(\CPU_RISCV|pc [9]),
	.datac(\imem|RAM~365_combout ),
	.datad(\imem|RAM~364_combout ),
	.cin(gnd),
	.combout(\imem|RAM~366_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~366 .lut_mask = 16'hFF40;
defparam \imem|RAM~366 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N18
cycloneive_lcell_comb \imem|RAM~359 (
// Equation(s):
// \imem|RAM~359_combout  = (\CPU_RISCV|pc [2] & ((\CPU_RISCV|pc [4] $ (\CPU_RISCV|pc [5])) # (!\CPU_RISCV|pc [3]))) # (!\CPU_RISCV|pc [2] & ((\CPU_RISCV|pc [4]) # ((\CPU_RISCV|pc [3]))))

	.dataa(\CPU_RISCV|pc [2]),
	.datab(\CPU_RISCV|pc [4]),
	.datac(\CPU_RISCV|pc [5]),
	.datad(\CPU_RISCV|pc [3]),
	.cin(gnd),
	.combout(\imem|RAM~359_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~359 .lut_mask = 16'h7DEE;
defparam \imem|RAM~359 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N22
cycloneive_lcell_comb \imem|RAM~355 (
// Equation(s):
// \imem|RAM~355_combout  = (\CPU_RISCV|pc [3] & ((\CPU_RISCV|pc [2] & (\CPU_RISCV|pc [4] & !\CPU_RISCV|pc [5])) # (!\CPU_RISCV|pc [2] & (!\CPU_RISCV|pc [4] & \CPU_RISCV|pc [5])))) # (!\CPU_RISCV|pc [3] & (\CPU_RISCV|pc [2] $ ((\CPU_RISCV|pc [4]))))

	.dataa(\CPU_RISCV|pc [2]),
	.datab(\CPU_RISCV|pc [4]),
	.datac(\CPU_RISCV|pc [5]),
	.datad(\CPU_RISCV|pc [3]),
	.cin(gnd),
	.combout(\imem|RAM~355_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~355 .lut_mask = 16'h1866;
defparam \imem|RAM~355 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N30
cycloneive_lcell_comb \imem|RAM~357 (
// Equation(s):
// \imem|RAM~357_combout  = (\CPU_RISCV|pc [3] & (\CPU_RISCV|pc [2] $ ((!\CPU_RISCV|pc [4])))) # (!\CPU_RISCV|pc [3] & ((\CPU_RISCV|pc [2] & ((!\CPU_RISCV|pc [5]) # (!\CPU_RISCV|pc [4]))) # (!\CPU_RISCV|pc [2] & ((\CPU_RISCV|pc [4]) # (\CPU_RISCV|pc [5])))))

	.dataa(\CPU_RISCV|pc [2]),
	.datab(\CPU_RISCV|pc [4]),
	.datac(\CPU_RISCV|pc [5]),
	.datad(\CPU_RISCV|pc [3]),
	.cin(gnd),
	.combout(\imem|RAM~357_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~357 .lut_mask = 16'h997E;
defparam \imem|RAM~357 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N28
cycloneive_lcell_comb \imem|RAM~356 (
// Equation(s):
// \imem|RAM~356_combout  = (\CPU_RISCV|pc [4] & ((\CPU_RISCV|pc [5] & (!\CPU_RISCV|pc [2] & \CPU_RISCV|pc [3])) # (!\CPU_RISCV|pc [5] & ((!\CPU_RISCV|pc [3]))))) # (!\CPU_RISCV|pc [4] & (((\CPU_RISCV|pc [5]))))

	.dataa(\CPU_RISCV|pc [2]),
	.datab(\CPU_RISCV|pc [4]),
	.datac(\CPU_RISCV|pc [5]),
	.datad(\CPU_RISCV|pc [3]),
	.cin(gnd),
	.combout(\imem|RAM~356_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~356 .lut_mask = 16'h703C;
defparam \imem|RAM~356 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N0
cycloneive_lcell_comb \imem|RAM~358 (
// Equation(s):
// \imem|RAM~358_combout  = (\CPU_RISCV|pc [9] & (\CPU_RISCV|pc [6])) # (!\CPU_RISCV|pc [9] & ((\CPU_RISCV|pc [6] & ((!\imem|RAM~356_combout ))) # (!\CPU_RISCV|pc [6] & (!\imem|RAM~357_combout ))))

	.dataa(\CPU_RISCV|pc [9]),
	.datab(\CPU_RISCV|pc [6]),
	.datac(\imem|RAM~357_combout ),
	.datad(\imem|RAM~356_combout ),
	.cin(gnd),
	.combout(\imem|RAM~358_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~358 .lut_mask = 16'h89CD;
defparam \imem|RAM~358 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N8
cycloneive_lcell_comb \imem|RAM~360 (
// Equation(s):
// \imem|RAM~360_combout  = (\CPU_RISCV|pc [9] & ((\imem|RAM~358_combout  & (\imem|RAM~359_combout )) # (!\imem|RAM~358_combout  & ((!\imem|RAM~355_combout ))))) # (!\CPU_RISCV|pc [9] & (((\imem|RAM~358_combout ))))

	.dataa(\CPU_RISCV|pc [9]),
	.datab(\imem|RAM~359_combout ),
	.datac(\imem|RAM~355_combout ),
	.datad(\imem|RAM~358_combout ),
	.cin(gnd),
	.combout(\imem|RAM~360_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~360 .lut_mask = 16'hDD0A;
defparam \imem|RAM~360 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N10
cycloneive_lcell_comb \imem|RAM~353 (
// Equation(s):
// \imem|RAM~353_combout  = (\CPU_RISCV|pc [9] & (\CPU_RISCV|pc [6] $ (((!\CPU_RISCV|pc [2] & !\CPU_RISCV|pc [5]))))) # (!\CPU_RISCV|pc [9] & ((\CPU_RISCV|pc [2]) # ((!\CPU_RISCV|pc [5] & \CPU_RISCV|pc [6]))))

	.dataa(\CPU_RISCV|pc [2]),
	.datab(\CPU_RISCV|pc [5]),
	.datac(\CPU_RISCV|pc [9]),
	.datad(\CPU_RISCV|pc [6]),
	.cin(gnd),
	.combout(\imem|RAM~353_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~353 .lut_mask = 16'hEB1A;
defparam \imem|RAM~353 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N14
cycloneive_lcell_comb \imem|RAM~349 (
// Equation(s):
// \imem|RAM~349_combout  = (\CPU_RISCV|pc [2] & (\CPU_RISCV|pc [9] $ (((!\CPU_RISCV|pc [6]) # (!\CPU_RISCV|pc [5]))))) # (!\CPU_RISCV|pc [2] & (\CPU_RISCV|pc [9] & ((\CPU_RISCV|pc [5]) # (!\CPU_RISCV|pc [6]))))

	.dataa(\CPU_RISCV|pc [2]),
	.datab(\CPU_RISCV|pc [5]),
	.datac(\CPU_RISCV|pc [9]),
	.datad(\CPU_RISCV|pc [6]),
	.cin(gnd),
	.combout(\imem|RAM~349_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~349 .lut_mask = 16'hC25A;
defparam \imem|RAM~349 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N26
cycloneive_lcell_comb \imem|RAM~351 (
// Equation(s):
// \imem|RAM~351_combout  = (\CPU_RISCV|pc [5] & ((\CPU_RISCV|pc [9] & ((!\CPU_RISCV|pc [6]))) # (!\CPU_RISCV|pc [9] & (\CPU_RISCV|pc [2] & \CPU_RISCV|pc [6])))) # (!\CPU_RISCV|pc [5] & (!\CPU_RISCV|pc [2] & ((\CPU_RISCV|pc [6]))))

	.dataa(\CPU_RISCV|pc [2]),
	.datab(\CPU_RISCV|pc [5]),
	.datac(\CPU_RISCV|pc [9]),
	.datad(\CPU_RISCV|pc [6]),
	.cin(gnd),
	.combout(\imem|RAM~351_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~351 .lut_mask = 16'h19C0;
defparam \imem|RAM~351 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N4
cycloneive_lcell_comb \imem|RAM~350 (
// Equation(s):
// \imem|RAM~350_combout  = (\CPU_RISCV|pc [9] & (\CPU_RISCV|pc [6] & ((\CPU_RISCV|pc [2]) # (!\CPU_RISCV|pc [5])))) # (!\CPU_RISCV|pc [9] & (\CPU_RISCV|pc [2] $ (\CPU_RISCV|pc [5] $ (\CPU_RISCV|pc [6]))))

	.dataa(\CPU_RISCV|pc [2]),
	.datab(\CPU_RISCV|pc [5]),
	.datac(\CPU_RISCV|pc [9]),
	.datad(\CPU_RISCV|pc [6]),
	.cin(gnd),
	.combout(\imem|RAM~350_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~350 .lut_mask = 16'hB906;
defparam \imem|RAM~350 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N12
cycloneive_lcell_comb \imem|RAM~352 (
// Equation(s):
// \imem|RAM~352_combout  = (\CPU_RISCV|pc [4] & (((\CPU_RISCV|pc [3])))) # (!\CPU_RISCV|pc [4] & ((\CPU_RISCV|pc [3] & ((\imem|RAM~350_combout ))) # (!\CPU_RISCV|pc [3] & (!\imem|RAM~351_combout ))))

	.dataa(\imem|RAM~351_combout ),
	.datab(\CPU_RISCV|pc [4]),
	.datac(\imem|RAM~350_combout ),
	.datad(\CPU_RISCV|pc [3]),
	.cin(gnd),
	.combout(\imem|RAM~352_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~352 .lut_mask = 16'hFC11;
defparam \imem|RAM~352 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N24
cycloneive_lcell_comb \imem|RAM~354 (
// Equation(s):
// \imem|RAM~354_combout  = (\CPU_RISCV|pc [4] & ((\imem|RAM~352_combout  & (!\imem|RAM~353_combout )) # (!\imem|RAM~352_combout  & ((\imem|RAM~349_combout ))))) # (!\CPU_RISCV|pc [4] & (((\imem|RAM~352_combout ))))

	.dataa(\imem|RAM~353_combout ),
	.datab(\CPU_RISCV|pc [4]),
	.datac(\imem|RAM~349_combout ),
	.datad(\imem|RAM~352_combout ),
	.cin(gnd),
	.combout(\imem|RAM~354_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~354 .lut_mask = 16'h77C0;
defparam \imem|RAM~354 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N6
cycloneive_lcell_comb \imem|RAM~361 (
// Equation(s):
// \imem|RAM~361_combout  = (\CPU_RISCV|pc [8] & (\CPU_RISCV|pc [7])) # (!\CPU_RISCV|pc [8] & ((\CPU_RISCV|pc [7] & ((\imem|RAM~354_combout ))) # (!\CPU_RISCV|pc [7] & (\imem|RAM~360_combout ))))

	.dataa(\CPU_RISCV|pc [8]),
	.datab(\CPU_RISCV|pc [7]),
	.datac(\imem|RAM~360_combout ),
	.datad(\imem|RAM~354_combout ),
	.cin(gnd),
	.combout(\imem|RAM~361_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~361 .lut_mask = 16'hDC98;
defparam \imem|RAM~361 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N8
cycloneive_lcell_comb \imem|RAM~367 (
// Equation(s):
// \imem|RAM~367_combout  = (\CPU_RISCV|pc [8] & ((\imem|RAM~361_combout  & ((\imem|RAM~366_combout ))) # (!\imem|RAM~361_combout  & (\imem|RAM~348_combout )))) # (!\CPU_RISCV|pc [8] & (((\imem|RAM~361_combout ))))

	.dataa(\CPU_RISCV|pc [8]),
	.datab(\imem|RAM~348_combout ),
	.datac(\imem|RAM~366_combout ),
	.datad(\imem|RAM~361_combout ),
	.cin(gnd),
	.combout(\imem|RAM~367_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~367 .lut_mask = 16'hF588;
defparam \imem|RAM~367 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N22
cycloneive_lcell_comb \imem|RAM~383 (
// Equation(s):
// \imem|RAM~383_combout  = (((!\CPU_RISCV|pc [4]) # (!\CPU_RISCV|pc [5])) # (!\CPU_RISCV|pc [6])) # (!\CPU_RISCV|pc [3])

	.dataa(\CPU_RISCV|pc [3]),
	.datab(\CPU_RISCV|pc [6]),
	.datac(\CPU_RISCV|pc [5]),
	.datad(\CPU_RISCV|pc [4]),
	.cin(gnd),
	.combout(\imem|RAM~383_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~383 .lut_mask = 16'h7FFF;
defparam \imem|RAM~383 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N14
cycloneive_lcell_comb \imem|RAM~381 (
// Equation(s):
// \imem|RAM~381_combout  = (\CPU_RISCV|pc [2] & (\CPU_RISCV|pc [5] $ (((\CPU_RISCV|pc [3]) # (!\CPU_RISCV|pc [4]))))) # (!\CPU_RISCV|pc [2] & (\CPU_RISCV|pc [4] $ (((\CPU_RISCV|pc [5] & \CPU_RISCV|pc [3])))))

	.dataa(\CPU_RISCV|pc [2]),
	.datab(\CPU_RISCV|pc [5]),
	.datac(\CPU_RISCV|pc [4]),
	.datad(\CPU_RISCV|pc [3]),
	.cin(gnd),
	.combout(\imem|RAM~381_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~381 .lut_mask = 16'h36D2;
defparam \imem|RAM~381 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N20
cycloneive_lcell_comb \imem|RAM~380 (
// Equation(s):
// \imem|RAM~380_combout  = (\CPU_RISCV|pc [2] & (!\CPU_RISCV|pc [4] & (\CPU_RISCV|pc [5] $ (!\CPU_RISCV|pc [3])))) # (!\CPU_RISCV|pc [2] & (!\CPU_RISCV|pc [5] & (\CPU_RISCV|pc [4] $ (\CPU_RISCV|pc [3]))))

	.dataa(\CPU_RISCV|pc [2]),
	.datab(\CPU_RISCV|pc [5]),
	.datac(\CPU_RISCV|pc [4]),
	.datad(\CPU_RISCV|pc [3]),
	.cin(gnd),
	.combout(\imem|RAM~380_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~380 .lut_mask = 16'h0912;
defparam \imem|RAM~380 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N0
cycloneive_lcell_comb \imem|RAM~382 (
// Equation(s):
// \imem|RAM~382_combout  = (\CPU_RISCV|pc [6] & (\CPU_RISCV|pc [8] & (!\imem|RAM~381_combout ))) # (!\CPU_RISCV|pc [6] & (((!\imem|RAM~380_combout ))))

	.dataa(\CPU_RISCV|pc [6]),
	.datab(\CPU_RISCV|pc [8]),
	.datac(\imem|RAM~381_combout ),
	.datad(\imem|RAM~380_combout ),
	.cin(gnd),
	.combout(\imem|RAM~382_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~382 .lut_mask = 16'h085D;
defparam \imem|RAM~382 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N4
cycloneive_lcell_comb \imem|RAM~384 (
// Equation(s):
// \imem|RAM~384_combout  = (\imem|RAM~382_combout ) # ((!\CPU_RISCV|pc [8] & \imem|RAM~383_combout ))

	.dataa(gnd),
	.datab(\CPU_RISCV|pc [8]),
	.datac(\imem|RAM~383_combout ),
	.datad(\imem|RAM~382_combout ),
	.cin(gnd),
	.combout(\imem|RAM~384_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~384 .lut_mask = 16'hFF30;
defparam \imem|RAM~384 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N28
cycloneive_lcell_comb \imem|RAM~374 (
// Equation(s):
// \imem|RAM~374_combout  = (\CPU_RISCV|pc [4] & (\CPU_RISCV|pc [2] $ (((\CPU_RISCV|pc [8]) # (!\CPU_RISCV|pc [6]))))) # (!\CPU_RISCV|pc [4] & ((\CPU_RISCV|pc [2] & ((!\CPU_RISCV|pc [6]))) # (!\CPU_RISCV|pc [2] & (\CPU_RISCV|pc [8]))))

	.dataa(\CPU_RISCV|pc [2]),
	.datab(\CPU_RISCV|pc [8]),
	.datac(\CPU_RISCV|pc [6]),
	.datad(\CPU_RISCV|pc [4]),
	.cin(gnd),
	.combout(\imem|RAM~374_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~374 .lut_mask = 16'h654E;
defparam \imem|RAM~374 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N8
cycloneive_lcell_comb \imem|RAM~378 (
// Equation(s):
// \imem|RAM~378_combout  = (\CPU_RISCV|pc [2] & (((!\CPU_RISCV|pc [6] & !\CPU_RISCV|pc [4])) # (!\CPU_RISCV|pc [8]))) # (!\CPU_RISCV|pc [2] & ((\CPU_RISCV|pc [6] & ((\CPU_RISCV|pc [4]))) # (!\CPU_RISCV|pc [6] & (\CPU_RISCV|pc [8]))))

	.dataa(\CPU_RISCV|pc [2]),
	.datab(\CPU_RISCV|pc [8]),
	.datac(\CPU_RISCV|pc [6]),
	.datad(\CPU_RISCV|pc [4]),
	.cin(gnd),
	.combout(\imem|RAM~378_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~378 .lut_mask = 16'h762E;
defparam \imem|RAM~378 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N30
cycloneive_lcell_comb \imem|RAM~375 (
// Equation(s):
// \imem|RAM~375_combout  = (\CPU_RISCV|pc [6] & (!\CPU_RISCV|pc [8] & ((\CPU_RISCV|pc [4]) # (\CPU_RISCV|pc [2])))) # (!\CPU_RISCV|pc [6] & (\CPU_RISCV|pc [8] & (!\CPU_RISCV|pc [4])))

	.dataa(\CPU_RISCV|pc [6]),
	.datab(\CPU_RISCV|pc [8]),
	.datac(\CPU_RISCV|pc [4]),
	.datad(\CPU_RISCV|pc [2]),
	.cin(gnd),
	.combout(\imem|RAM~375_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~375 .lut_mask = 16'h2624;
defparam \imem|RAM~375 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N24
cycloneive_lcell_comb \imem|RAM~376 (
// Equation(s):
// \imem|RAM~376_combout  = (\CPU_RISCV|pc [6] & (((!\CPU_RISCV|pc [8])))) # (!\CPU_RISCV|pc [6] & (\CPU_RISCV|pc [4] $ (((\CPU_RISCV|pc [2] & !\CPU_RISCV|pc [8])))))

	.dataa(\CPU_RISCV|pc [2]),
	.datab(\CPU_RISCV|pc [8]),
	.datac(\CPU_RISCV|pc [6]),
	.datad(\CPU_RISCV|pc [4]),
	.cin(gnd),
	.combout(\imem|RAM~376_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~376 .lut_mask = 16'h3D32;
defparam \imem|RAM~376 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N18
cycloneive_lcell_comb \imem|RAM~377 (
// Equation(s):
// \imem|RAM~377_combout  = (\CPU_RISCV|pc [3] & ((\CPU_RISCV|pc [5]) # ((\imem|RAM~375_combout )))) # (!\CPU_RISCV|pc [3] & (!\CPU_RISCV|pc [5] & ((\imem|RAM~376_combout ))))

	.dataa(\CPU_RISCV|pc [3]),
	.datab(\CPU_RISCV|pc [5]),
	.datac(\imem|RAM~375_combout ),
	.datad(\imem|RAM~376_combout ),
	.cin(gnd),
	.combout(\imem|RAM~377_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~377 .lut_mask = 16'hB9A8;
defparam \imem|RAM~377 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N2
cycloneive_lcell_comb \imem|RAM~379 (
// Equation(s):
// \imem|RAM~379_combout  = (\CPU_RISCV|pc [5] & ((\imem|RAM~377_combout  & ((!\imem|RAM~378_combout ))) # (!\imem|RAM~377_combout  & (\imem|RAM~374_combout )))) # (!\CPU_RISCV|pc [5] & (((\imem|RAM~377_combout ))))

	.dataa(\CPU_RISCV|pc [5]),
	.datab(\imem|RAM~374_combout ),
	.datac(\imem|RAM~378_combout ),
	.datad(\imem|RAM~377_combout ),
	.cin(gnd),
	.combout(\imem|RAM~379_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~379 .lut_mask = 16'h5F88;
defparam \imem|RAM~379 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N10
cycloneive_lcell_comb \imem|RAM~385 (
// Equation(s):
// \imem|RAM~385_combout  = (\CPU_RISCV|pc [7] & ((\CPU_RISCV|pc [9]) # ((\imem|RAM~379_combout )))) # (!\CPU_RISCV|pc [7] & (!\CPU_RISCV|pc [9] & (\imem|RAM~384_combout )))

	.dataa(\CPU_RISCV|pc [7]),
	.datab(\CPU_RISCV|pc [9]),
	.datac(\imem|RAM~384_combout ),
	.datad(\imem|RAM~379_combout ),
	.cin(gnd),
	.combout(\imem|RAM~385_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~385 .lut_mask = 16'hBA98;
defparam \imem|RAM~385 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y31_N26
cycloneive_lcell_comb \imem|RAM~386 (
// Equation(s):
// \imem|RAM~386_combout  = (\CPU_RISCV|pc [3] & ((\CPU_RISCV|pc [5] $ (!\CPU_RISCV|pc [2])))) # (!\CPU_RISCV|pc [3] & (\CPU_RISCV|pc [8] & ((\CPU_RISCV|pc [5]) # (\CPU_RISCV|pc [2]))))

	.dataa(\CPU_RISCV|pc [3]),
	.datab(\CPU_RISCV|pc [8]),
	.datac(\CPU_RISCV|pc [5]),
	.datad(\CPU_RISCV|pc [2]),
	.cin(gnd),
	.combout(\imem|RAM~386_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~386 .lut_mask = 16'hE44A;
defparam \imem|RAM~386 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y31_N0
cycloneive_lcell_comb \imem|RAM~387 (
// Equation(s):
// \imem|RAM~387_combout  = (\CPU_RISCV|pc [3] & ((\CPU_RISCV|pc [2] & ((\CPU_RISCV|pc [8]))) # (!\CPU_RISCV|pc [2] & (\CPU_RISCV|pc [5])))) # (!\CPU_RISCV|pc [3] & (((\CPU_RISCV|pc [2]))))

	.dataa(\CPU_RISCV|pc [5]),
	.datab(\CPU_RISCV|pc [8]),
	.datac(\CPU_RISCV|pc [3]),
	.datad(\CPU_RISCV|pc [2]),
	.cin(gnd),
	.combout(\imem|RAM~387_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~387 .lut_mask = 16'hCFA0;
defparam \imem|RAM~387 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y31_N20
cycloneive_lcell_comb \imem|RAM~1245 (
// Equation(s):
// \imem|RAM~1245_combout  = (\imem|RAM~387_combout  & ((\CPU_RISCV|pc [4] $ (\CPU_RISCV|pc [6])))) # (!\imem|RAM~387_combout  & ((\CPU_RISCV|pc [5] & (!\CPU_RISCV|pc [4] & !\CPU_RISCV|pc [6])) # (!\CPU_RISCV|pc [5] & (\CPU_RISCV|pc [4] & \CPU_RISCV|pc 
// [6]))))

	.dataa(\CPU_RISCV|pc [5]),
	.datab(\CPU_RISCV|pc [4]),
	.datac(\CPU_RISCV|pc [6]),
	.datad(\imem|RAM~387_combout ),
	.cin(gnd),
	.combout(\imem|RAM~1245_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~1245 .lut_mask = 16'h3C42;
defparam \imem|RAM~1245 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y31_N2
cycloneive_lcell_comb \imem|RAM~1246 (
// Equation(s):
// \imem|RAM~1246_combout  = (\imem|RAM~1245_combout  & (((!\CPU_RISCV|pc [5]) # (!\CPU_RISCV|pc [4])) # (!\imem|RAM~386_combout ))) # (!\imem|RAM~1245_combout  & (\imem|RAM~386_combout  $ (((!\CPU_RISCV|pc [4] & !\CPU_RISCV|pc [5])))))

	.dataa(\imem|RAM~386_combout ),
	.datab(\CPU_RISCV|pc [4]),
	.datac(\CPU_RISCV|pc [5]),
	.datad(\imem|RAM~1245_combout ),
	.cin(gnd),
	.combout(\imem|RAM~1246_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~1246 .lut_mask = 16'h7FA9;
defparam \imem|RAM~1246 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y30_N8
cycloneive_lcell_comb \imem|RAM~368 (
// Equation(s):
// \imem|RAM~368_combout  = (\CPU_RISCV|pc [6] & ((\CPU_RISCV|pc [3]) # (\CPU_RISCV|pc [2] $ (\CPU_RISCV|pc [4])))) # (!\CPU_RISCV|pc [6] & ((\CPU_RISCV|pc [2]) # (\CPU_RISCV|pc [4] $ (\CPU_RISCV|pc [3]))))

	.dataa(\CPU_RISCV|pc [2]),
	.datab(\CPU_RISCV|pc [4]),
	.datac(\CPU_RISCV|pc [6]),
	.datad(\CPU_RISCV|pc [3]),
	.cin(gnd),
	.combout(\imem|RAM~368_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~368 .lut_mask = 16'hFB6E;
defparam \imem|RAM~368 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y30_N30
cycloneive_lcell_comb \imem|RAM~369 (
// Equation(s):
// \imem|RAM~369_combout  = (\CPU_RISCV|pc [2] & (\CPU_RISCV|pc [3] $ (((!\CPU_RISCV|pc [6]) # (!\CPU_RISCV|pc [4])))))

	.dataa(\CPU_RISCV|pc [2]),
	.datab(\CPU_RISCV|pc [4]),
	.datac(\CPU_RISCV|pc [6]),
	.datad(\CPU_RISCV|pc [3]),
	.cin(gnd),
	.combout(\imem|RAM~369_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~369 .lut_mask = 16'h802A;
defparam \imem|RAM~369 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y30_N28
cycloneive_lcell_comb \imem|RAM~370 (
// Equation(s):
// \imem|RAM~370_combout  = (\CPU_RISCV|pc [3] & ((\CPU_RISCV|pc [4]) # ((!\CPU_RISCV|pc [2] & \CPU_RISCV|pc [6])))) # (!\CPU_RISCV|pc [3] & (\CPU_RISCV|pc [2] $ (\CPU_RISCV|pc [4] $ (\CPU_RISCV|pc [6]))))

	.dataa(\CPU_RISCV|pc [2]),
	.datab(\CPU_RISCV|pc [4]),
	.datac(\CPU_RISCV|pc [6]),
	.datad(\CPU_RISCV|pc [3]),
	.cin(gnd),
	.combout(\imem|RAM~370_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~370 .lut_mask = 16'hDC96;
defparam \imem|RAM~370 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y30_N2
cycloneive_lcell_comb \imem|RAM~371 (
// Equation(s):
// \imem|RAM~371_combout  = (\CPU_RISCV|pc [8] & (\CPU_RISCV|pc [5])) # (!\CPU_RISCV|pc [8] & ((\CPU_RISCV|pc [5] & (!\imem|RAM~369_combout )) # (!\CPU_RISCV|pc [5] & ((!\imem|RAM~370_combout )))))

	.dataa(\CPU_RISCV|pc [8]),
	.datab(\CPU_RISCV|pc [5]),
	.datac(\imem|RAM~369_combout ),
	.datad(\imem|RAM~370_combout ),
	.cin(gnd),
	.combout(\imem|RAM~371_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~371 .lut_mask = 16'h8C9D;
defparam \imem|RAM~371 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y30_N22
cycloneive_lcell_comb \imem|RAM~373 (
// Equation(s):
// \imem|RAM~373_combout  = (\CPU_RISCV|pc [8] & ((\imem|RAM~371_combout  & (!\imem|RAM~372_combout )) # (!\imem|RAM~371_combout  & ((\imem|RAM~368_combout ))))) # (!\CPU_RISCV|pc [8] & (((\imem|RAM~371_combout ))))

	.dataa(\CPU_RISCV|pc [8]),
	.datab(\imem|RAM~372_combout ),
	.datac(\imem|RAM~368_combout ),
	.datad(\imem|RAM~371_combout ),
	.cin(gnd),
	.combout(\imem|RAM~373_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~373 .lut_mask = 16'h77A0;
defparam \imem|RAM~373 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N10
cycloneive_lcell_comb \imem|RAM~388 (
// Equation(s):
// \imem|RAM~388_combout  = (\imem|RAM~385_combout  & (((\imem|RAM~1246_combout )) # (!\CPU_RISCV|pc [9]))) # (!\imem|RAM~385_combout  & (\CPU_RISCV|pc [9] & ((\imem|RAM~373_combout ))))

	.dataa(\imem|RAM~385_combout ),
	.datab(\CPU_RISCV|pc [9]),
	.datac(\imem|RAM~1246_combout ),
	.datad(\imem|RAM~373_combout ),
	.cin(gnd),
	.combout(\imem|RAM~388_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~388 .lut_mask = 16'hE6A2;
defparam \imem|RAM~388 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N20
cycloneive_lcell_comb \imem|RAM~389 (
// Equation(s):
// \imem|RAM~389_combout  = (\CPU_RISCV|pc [10] & (\imem|RAM~367_combout )) # (!\CPU_RISCV|pc [10] & ((\imem|RAM~388_combout )))

	.dataa(gnd),
	.datab(\CPU_RISCV|pc [10]),
	.datac(\imem|RAM~367_combout ),
	.datad(\imem|RAM~388_combout ),
	.cin(gnd),
	.combout(\imem|RAM~389_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~389 .lut_mask = 16'hF3C0;
defparam \imem|RAM~389 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N28
cycloneive_lcell_comb \CPU_RISCV|Equal5~2 (
// Equation(s):
// \CPU_RISCV|Equal5~2_combout  = (\imem|RAM~1198_combout  & (\always0~11_combout  & (!\imem|RAM~389_combout  & \imem|RAM~311_combout )))

	.dataa(\imem|RAM~1198_combout ),
	.datab(\always0~11_combout ),
	.datac(\imem|RAM~389_combout ),
	.datad(\imem|RAM~311_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|Equal5~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|Equal5~2 .lut_mask = 16'h0800;
defparam \CPU_RISCV|Equal5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N22
cycloneive_lcell_comb \CPU_RISCV|is_jalr~0 (
// Equation(s):
// \CPU_RISCV|is_jalr~0_combout  = (\imem|RAM~343_combout  & (\CPU_RISCV|Equal5~2_combout  & \CPU_RISCV|jump_add~0_combout ))

	.dataa(gnd),
	.datab(\imem|RAM~343_combout ),
	.datac(\CPU_RISCV|Equal5~2_combout ),
	.datad(\CPU_RISCV|jump_add~0_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|is_jalr~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|is_jalr~0 .lut_mask = 16'hC000;
defparam \CPU_RISCV|is_jalr~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y39_N22
cycloneive_lcell_comb \CPU_RISCV|Add0~19 (
// Equation(s):
// \CPU_RISCV|Add0~19_combout  = (\CPU_RISCV|pc[21]~3_combout ) # ((\CPU_RISCV|is_jalr~0_combout  & (\CPU_RISCV|Add2~12_combout )) # (!\CPU_RISCV|is_jalr~0_combout  & ((\CPU_RISCV|Add3~12_combout ))))

	.dataa(\CPU_RISCV|is_jalr~0_combout ),
	.datab(\CPU_RISCV|pc[21]~3_combout ),
	.datac(\CPU_RISCV|Add2~12_combout ),
	.datad(\CPU_RISCV|Add3~12_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|Add0~19_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|Add0~19 .lut_mask = 16'hFDEC;
defparam \CPU_RISCV|Add0~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y39_N12
cycloneive_lcell_comb \CPU_RISCV|Add0~20 (
// Equation(s):
// \CPU_RISCV|Add0~20_combout  = (\CPU_RISCV|Add0~19_combout  & ((\CPU_RISCV|Add0~8_combout ) # (!\CPU_RISCV|pc[21]~3_combout )))

	.dataa(\CPU_RISCV|Add0~19_combout ),
	.datab(\CPU_RISCV|Add0~8_combout ),
	.datac(\CPU_RISCV|pc[21]~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_RISCV|Add0~20_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|Add0~20 .lut_mask = 16'h8A8A;
defparam \CPU_RISCV|Add0~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N28
cycloneive_lcell_comb \CPU_RISCV|Add0~21 (
// Equation(s):
// \CPU_RISCV|Add0~21_combout  = (\CPU_RISCV|pc[21]~1_combout  & ((\CPU_RISCV|pc[21]~2_combout  & (\CPU_RISCV|Add0~8_combout )) # (!\CPU_RISCV|pc[21]~2_combout  & ((\CPU_RISCV|Add0~20_combout ))))) # (!\CPU_RISCV|pc[21]~1_combout  & 
// (((\CPU_RISCV|Add0~20_combout ))))

	.dataa(\CPU_RISCV|pc[21]~1_combout ),
	.datab(\CPU_RISCV|Add0~8_combout ),
	.datac(\CPU_RISCV|Add0~20_combout ),
	.datad(\CPU_RISCV|pc[21]~2_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|Add0~21_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|Add0~21 .lut_mask = 16'hD8F0;
defparam \CPU_RISCV|Add0~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y35_N29
dffeas \CPU_RISCV|pc[6] (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|Add0~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|pc [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|pc[6] .is_wysiwyg = "true";
defparam \CPU_RISCV|pc[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N12
cycloneive_lcell_comb \CPU_RISCV|Add0~10 (
// Equation(s):
// \CPU_RISCV|Add0~10_combout  = (\CPU_RISCV|pc [7] & (!\CPU_RISCV|Add0~9 )) # (!\CPU_RISCV|pc [7] & ((\CPU_RISCV|Add0~9 ) # (GND)))
// \CPU_RISCV|Add0~11  = CARRY((!\CPU_RISCV|Add0~9 ) # (!\CPU_RISCV|pc [7]))

	.dataa(\CPU_RISCV|pc [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU_RISCV|Add0~9 ),
	.combout(\CPU_RISCV|Add0~10_combout ),
	.cout(\CPU_RISCV|Add0~11 ));
// synopsys translate_off
defparam \CPU_RISCV|Add0~10 .lut_mask = 16'h5A5F;
defparam \CPU_RISCV|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y38_N24
cycloneive_lcell_comb \CPU_RISCV|Add0~42 (
// Equation(s):
// \CPU_RISCV|Add0~42_combout  = (\CPU_RISCV|pc[21]~3_combout ) # ((\CPU_RISCV|is_jalr~0_combout  & ((\CPU_RISCV|Add2~14_combout ))) # (!\CPU_RISCV|is_jalr~0_combout  & (\CPU_RISCV|Add3~14_combout )))

	.dataa(\CPU_RISCV|Add3~14_combout ),
	.datab(\CPU_RISCV|is_jalr~0_combout ),
	.datac(\CPU_RISCV|pc[21]~3_combout ),
	.datad(\CPU_RISCV|Add2~14_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|Add0~42_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|Add0~42 .lut_mask = 16'hFEF2;
defparam \CPU_RISCV|Add0~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y38_N22
cycloneive_lcell_comb \CPU_RISCV|Add0~43 (
// Equation(s):
// \CPU_RISCV|Add0~43_combout  = (\CPU_RISCV|Add0~42_combout  & ((\CPU_RISCV|Add0~10_combout ) # (!\CPU_RISCV|pc[21]~3_combout )))

	.dataa(gnd),
	.datab(\CPU_RISCV|Add0~10_combout ),
	.datac(\CPU_RISCV|pc[21]~3_combout ),
	.datad(\CPU_RISCV|Add0~42_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|Add0~43_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|Add0~43 .lut_mask = 16'hCF00;
defparam \CPU_RISCV|Add0~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N8
cycloneive_lcell_comb \CPU_RISCV|Add0~44 (
// Equation(s):
// \CPU_RISCV|Add0~44_combout  = (\CPU_RISCV|pc[21]~1_combout  & ((\CPU_RISCV|pc[21]~2_combout  & ((\CPU_RISCV|Add0~10_combout ))) # (!\CPU_RISCV|pc[21]~2_combout  & (\CPU_RISCV|Add0~43_combout )))) # (!\CPU_RISCV|pc[21]~1_combout  & 
// (\CPU_RISCV|Add0~43_combout ))

	.dataa(\CPU_RISCV|Add0~43_combout ),
	.datab(\CPU_RISCV|Add0~10_combout ),
	.datac(\CPU_RISCV|pc[21]~1_combout ),
	.datad(\CPU_RISCV|pc[21]~2_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|Add0~44_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|Add0~44 .lut_mask = 16'hCAAA;
defparam \CPU_RISCV|Add0~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y35_N9
dffeas \CPU_RISCV|pc[7] (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|Add0~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|pc [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|pc[7] .is_wysiwyg = "true";
defparam \CPU_RISCV|pc[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N14
cycloneive_lcell_comb \CPU_RISCV|Add0~12 (
// Equation(s):
// \CPU_RISCV|Add0~12_combout  = (\CPU_RISCV|pc [8] & (\CPU_RISCV|Add0~11  $ (GND))) # (!\CPU_RISCV|pc [8] & (!\CPU_RISCV|Add0~11  & VCC))
// \CPU_RISCV|Add0~13  = CARRY((\CPU_RISCV|pc [8] & !\CPU_RISCV|Add0~11 ))

	.dataa(\CPU_RISCV|pc [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU_RISCV|Add0~11 ),
	.combout(\CPU_RISCV|Add0~12_combout ),
	.cout(\CPU_RISCV|Add0~13 ));
// synopsys translate_off
defparam \CPU_RISCV|Add0~12 .lut_mask = 16'hA50A;
defparam \CPU_RISCV|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N16
cycloneive_lcell_comb \CPU_RISCV|Add0~28 (
// Equation(s):
// \CPU_RISCV|Add0~28_combout  = (\CPU_RISCV|pc[21]~3_combout ) # ((\CPU_RISCV|is_jalr~0_combout  & ((\CPU_RISCV|Add2~16_combout ))) # (!\CPU_RISCV|is_jalr~0_combout  & (\CPU_RISCV|Add3~16_combout )))

	.dataa(\CPU_RISCV|is_jalr~0_combout ),
	.datab(\CPU_RISCV|Add3~16_combout ),
	.datac(\CPU_RISCV|Add2~16_combout ),
	.datad(\CPU_RISCV|pc[21]~3_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|Add0~28_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|Add0~28 .lut_mask = 16'hFFE4;
defparam \CPU_RISCV|Add0~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N26
cycloneive_lcell_comb \CPU_RISCV|Add0~29 (
// Equation(s):
// \CPU_RISCV|Add0~29_combout  = (\CPU_RISCV|Add0~28_combout  & ((\CPU_RISCV|Add0~12_combout ) # (!\CPU_RISCV|pc[21]~3_combout )))

	.dataa(\CPU_RISCV|pc[21]~3_combout ),
	.datab(gnd),
	.datac(\CPU_RISCV|Add0~12_combout ),
	.datad(\CPU_RISCV|Add0~28_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|Add0~29_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|Add0~29 .lut_mask = 16'hF500;
defparam \CPU_RISCV|Add0~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N28
cycloneive_lcell_comb \CPU_RISCV|Add0~30 (
// Equation(s):
// \CPU_RISCV|Add0~30_combout  = (\CPU_RISCV|pc[21]~1_combout  & ((\CPU_RISCV|pc[21]~2_combout  & (\CPU_RISCV|Add0~12_combout )) # (!\CPU_RISCV|pc[21]~2_combout  & ((\CPU_RISCV|Add0~29_combout ))))) # (!\CPU_RISCV|pc[21]~1_combout  & 
// (((\CPU_RISCV|Add0~29_combout ))))

	.dataa(\CPU_RISCV|Add0~12_combout ),
	.datab(\CPU_RISCV|Add0~29_combout ),
	.datac(\CPU_RISCV|pc[21]~1_combout ),
	.datad(\CPU_RISCV|pc[21]~2_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|Add0~30_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|Add0~30 .lut_mask = 16'hACCC;
defparam \CPU_RISCV|Add0~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y35_N29
dffeas \CPU_RISCV|pc[8] (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|Add0~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|pc [8]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|pc[8] .is_wysiwyg = "true";
defparam \CPU_RISCV|pc[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N16
cycloneive_lcell_comb \CPU_RISCV|Add0~14 (
// Equation(s):
// \CPU_RISCV|Add0~14_combout  = (\CPU_RISCV|pc [9] & (!\CPU_RISCV|Add0~13 )) # (!\CPU_RISCV|pc [9] & ((\CPU_RISCV|Add0~13 ) # (GND)))
// \CPU_RISCV|Add0~15  = CARRY((!\CPU_RISCV|Add0~13 ) # (!\CPU_RISCV|pc [9]))

	.dataa(gnd),
	.datab(\CPU_RISCV|pc [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU_RISCV|Add0~13 ),
	.combout(\CPU_RISCV|Add0~14_combout ),
	.cout(\CPU_RISCV|Add0~15 ));
// synopsys translate_off
defparam \CPU_RISCV|Add0~14 .lut_mask = 16'h3C3F;
defparam \CPU_RISCV|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y35_N0
cycloneive_lcell_comb \CPU_RISCV|Add0~39 (
// Equation(s):
// \CPU_RISCV|Add0~39_combout  = (\CPU_RISCV|pc[21]~3_combout ) # ((\CPU_RISCV|is_jalr~0_combout  & ((\CPU_RISCV|Add2~20_combout ))) # (!\CPU_RISCV|is_jalr~0_combout  & (\CPU_RISCV|Add3~20_combout )))

	.dataa(\CPU_RISCV|Add3~20_combout ),
	.datab(\CPU_RISCV|pc[21]~3_combout ),
	.datac(\CPU_RISCV|is_jalr~0_combout ),
	.datad(\CPU_RISCV|Add2~20_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|Add0~39_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|Add0~39 .lut_mask = 16'hFECE;
defparam \CPU_RISCV|Add0~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y35_N14
cycloneive_lcell_comb \CPU_RISCV|Add0~40 (
// Equation(s):
// \CPU_RISCV|Add0~40_combout  = (\CPU_RISCV|Add0~39_combout  & ((\CPU_RISCV|Add0~37_combout ) # (!\CPU_RISCV|pc[21]~3_combout )))

	.dataa(\CPU_RISCV|pc[21]~3_combout ),
	.datab(gnd),
	.datac(\CPU_RISCV|Add0~37_combout ),
	.datad(\CPU_RISCV|Add0~39_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|Add0~40_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|Add0~40 .lut_mask = 16'hF500;
defparam \CPU_RISCV|Add0~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N22
cycloneive_lcell_comb \CPU_RISCV|Add0~41 (
// Equation(s):
// \CPU_RISCV|Add0~41_combout  = (\CPU_RISCV|pc[21]~1_combout  & ((\CPU_RISCV|pc[21]~2_combout  & (\CPU_RISCV|Add0~37_combout )) # (!\CPU_RISCV|pc[21]~2_combout  & ((\CPU_RISCV|Add0~40_combout ))))) # (!\CPU_RISCV|pc[21]~1_combout  & 
// (((\CPU_RISCV|Add0~40_combout ))))

	.dataa(\CPU_RISCV|Add0~37_combout ),
	.datab(\CPU_RISCV|Add0~40_combout ),
	.datac(\CPU_RISCV|pc[21]~1_combout ),
	.datad(\CPU_RISCV|pc[21]~2_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|Add0~41_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|Add0~41 .lut_mask = 16'hACCC;
defparam \CPU_RISCV|Add0~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y35_N23
dffeas \CPU_RISCV|pc[10] (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|Add0~41_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|pc [10]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|pc[10] .is_wysiwyg = "true";
defparam \CPU_RISCV|pc[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N14
cycloneive_lcell_comb \imem|RAM~322 (
// Equation(s):
// \imem|RAM~322_combout  = (\CPU_RISCV|pc [3] & (!\CPU_RISCV|pc [9] & (\CPU_RISCV|pc [7] & \CPU_RISCV|pc [8]))) # (!\CPU_RISCV|pc [3] & (\CPU_RISCV|pc [9] & (!\CPU_RISCV|pc [7] & !\CPU_RISCV|pc [8])))

	.dataa(\CPU_RISCV|pc [3]),
	.datab(\CPU_RISCV|pc [9]),
	.datac(\CPU_RISCV|pc [7]),
	.datad(\CPU_RISCV|pc [8]),
	.cin(gnd),
	.combout(\imem|RAM~322_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~322 .lut_mask = 16'h2004;
defparam \imem|RAM~322 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N18
cycloneive_lcell_comb \imem|RAM~1230 (
// Equation(s):
// \imem|RAM~1230_combout  = (!\CPU_RISCV|pc [2] & (!\CPU_RISCV|pc [6] & \imem|RAM~322_combout ))

	.dataa(\CPU_RISCV|pc [2]),
	.datab(gnd),
	.datac(\CPU_RISCV|pc [6]),
	.datad(\imem|RAM~322_combout ),
	.cin(gnd),
	.combout(\imem|RAM~1230_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~1230 .lut_mask = 16'h0500;
defparam \imem|RAM~1230 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N12
cycloneive_lcell_comb \imem|RAM~320 (
// Equation(s):
// \imem|RAM~320_combout  = (\CPU_RISCV|pc [10]) # ((\CPU_RISCV|pc [9] & (\CPU_RISCV|pc [6] $ (\CPU_RISCV|pc [7]))))

	.dataa(\CPU_RISCV|pc [9]),
	.datab(\CPU_RISCV|pc [6]),
	.datac(\CPU_RISCV|pc [10]),
	.datad(\CPU_RISCV|pc [7]),
	.cin(gnd),
	.combout(\imem|RAM~320_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~320 .lut_mask = 16'hF2F8;
defparam \imem|RAM~320 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N16
cycloneive_lcell_comb \imem|RAM~316 (
// Equation(s):
// \imem|RAM~316_combout  = (\CPU_RISCV|pc [3] & (!\CPU_RISCV|pc [6] & (\CPU_RISCV|pc [2] $ (!\CPU_RISCV|pc [9])))) # (!\CPU_RISCV|pc [3] & ((\CPU_RISCV|pc [9] & (!\CPU_RISCV|pc [2])) # (!\CPU_RISCV|pc [9] & ((\CPU_RISCV|pc [6])))))

	.dataa(\CPU_RISCV|pc [2]),
	.datab(\CPU_RISCV|pc [6]),
	.datac(\CPU_RISCV|pc [3]),
	.datad(\CPU_RISCV|pc [9]),
	.cin(gnd),
	.combout(\imem|RAM~316_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~316 .lut_mask = 16'h251C;
defparam \imem|RAM~316 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N22
cycloneive_lcell_comb \imem|RAM~319 (
// Equation(s):
// \imem|RAM~319_combout  = (\CPU_RISCV|pc [10] & (((\CPU_RISCV|pc [5])))) # (!\CPU_RISCV|pc [10] & ((\CPU_RISCV|pc [8] & (!\CPU_RISCV|pc [5])) # (!\CPU_RISCV|pc [8] & ((\imem|RAM~316_combout )))))

	.dataa(\CPU_RISCV|pc [8]),
	.datab(\CPU_RISCV|pc [5]),
	.datac(\CPU_RISCV|pc [10]),
	.datad(\imem|RAM~316_combout ),
	.cin(gnd),
	.combout(\imem|RAM~319_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~319 .lut_mask = 16'hC7C2;
defparam \imem|RAM~319 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N26
cycloneive_lcell_comb \imem|RAM~317 (
// Equation(s):
// \imem|RAM~317_combout  = \CPU_RISCV|pc [8] $ (((!\CPU_RISCV|pc [9] & ((\CPU_RISCV|pc [2]) # (!\CPU_RISCV|pc [6])))))

	.dataa(\CPU_RISCV|pc [8]),
	.datab(\CPU_RISCV|pc [6]),
	.datac(\CPU_RISCV|pc [2]),
	.datad(\CPU_RISCV|pc [9]),
	.cin(gnd),
	.combout(\imem|RAM~317_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~317 .lut_mask = 16'hAA59;
defparam \imem|RAM~317 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N20
cycloneive_lcell_comb \imem|RAM~318 (
// Equation(s):
// \imem|RAM~318_combout  = (\imem|RAM~317_combout  & (\CPU_RISCV|pc [7] & ((\imem|RAM~316_combout )))) # (!\imem|RAM~317_combout  & (!\CPU_RISCV|pc [7] & (\CPU_RISCV|pc [6] & !\imem|RAM~316_combout )))

	.dataa(\imem|RAM~317_combout ),
	.datab(\CPU_RISCV|pc [7]),
	.datac(\CPU_RISCV|pc [6]),
	.datad(\imem|RAM~316_combout ),
	.cin(gnd),
	.combout(\imem|RAM~318_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~318 .lut_mask = 16'h8810;
defparam \imem|RAM~318 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N10
cycloneive_lcell_comb \imem|RAM~321 (
// Equation(s):
// \imem|RAM~321_combout  = (\imem|RAM~319_combout  & ((\CPU_RISCV|pc [5] & (\imem|RAM~320_combout )) # (!\CPU_RISCV|pc [5] & ((\imem|RAM~318_combout )))))

	.dataa(\imem|RAM~320_combout ),
	.datab(\CPU_RISCV|pc [5]),
	.datac(\imem|RAM~319_combout ),
	.datad(\imem|RAM~318_combout ),
	.cin(gnd),
	.combout(\imem|RAM~321_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~321 .lut_mask = 16'hB080;
defparam \imem|RAM~321 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N2
cycloneive_lcell_comb \imem|RAM~314 (
// Equation(s):
// \imem|RAM~314_combout  = (\CPU_RISCV|pc [2] & (!\CPU_RISCV|pc [3] & (\CPU_RISCV|pc [9] & !\CPU_RISCV|pc [8]))) # (!\CPU_RISCV|pc [2] & (\CPU_RISCV|pc [3] & (!\CPU_RISCV|pc [9] & \CPU_RISCV|pc [8])))

	.dataa(\CPU_RISCV|pc [2]),
	.datab(\CPU_RISCV|pc [3]),
	.datac(\CPU_RISCV|pc [9]),
	.datad(\CPU_RISCV|pc [8]),
	.cin(gnd),
	.combout(\imem|RAM~314_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~314 .lut_mask = 16'h0420;
defparam \imem|RAM~314 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N0
cycloneive_lcell_comb \imem|RAM~313 (
// Equation(s):
// \imem|RAM~313_combout  = (\CPU_RISCV|pc [8] & (!\CPU_RISCV|pc [2] & (!\CPU_RISCV|pc [9] & \imem|RAM~312_combout )))

	.dataa(\CPU_RISCV|pc [8]),
	.datab(\CPU_RISCV|pc [2]),
	.datac(\CPU_RISCV|pc [9]),
	.datad(\imem|RAM~312_combout ),
	.cin(gnd),
	.combout(\imem|RAM~313_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~313 .lut_mask = 16'h0200;
defparam \imem|RAM~313 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N20
cycloneive_lcell_comb \imem|RAM~315 (
// Equation(s):
// \imem|RAM~315_combout  = (!\CPU_RISCV|pc [7] & ((\imem|RAM~313_combout ) # ((\CPU_RISCV|pc [6] & \imem|RAM~314_combout ))))

	.dataa(\CPU_RISCV|pc [6]),
	.datab(\imem|RAM~314_combout ),
	.datac(\CPU_RISCV|pc [7]),
	.datad(\imem|RAM~313_combout ),
	.cin(gnd),
	.combout(\imem|RAM~315_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~315 .lut_mask = 16'h0F08;
defparam \imem|RAM~315 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N22
cycloneive_lcell_comb \imem|RAM~324 (
// Equation(s):
// \imem|RAM~324_combout  = (\CPU_RISCV|pc [10] & ((\imem|RAM~321_combout  & (\imem|RAM~1230_combout )) # (!\imem|RAM~321_combout  & ((\imem|RAM~315_combout ))))) # (!\CPU_RISCV|pc [10] & (((\imem|RAM~321_combout ))))

	.dataa(\CPU_RISCV|pc [10]),
	.datab(\imem|RAM~1230_combout ),
	.datac(\imem|RAM~321_combout ),
	.datad(\imem|RAM~315_combout ),
	.cin(gnd),
	.combout(\imem|RAM~324_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~324 .lut_mask = 16'hDAD0;
defparam \imem|RAM~324 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N14
cycloneive_lcell_comb \imem|RAM~326 (
// Equation(s):
// \imem|RAM~326_combout  = (\CPU_RISCV|pc [2] & (!\CPU_RISCV|pc [3] & \CPU_RISCV|pc [5]))

	.dataa(\CPU_RISCV|pc [2]),
	.datab(\CPU_RISCV|pc [3]),
	.datac(\CPU_RISCV|pc [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\imem|RAM~326_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~326 .lut_mask = 16'h2020;
defparam \imem|RAM~326 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N28
cycloneive_lcell_comb \imem|RAM~325 (
// Equation(s):
// \imem|RAM~325_combout  = (\CPU_RISCV|pc [2] & (\CPU_RISCV|pc [6] & (\CPU_RISCV|pc [5] $ (!\CPU_RISCV|pc [3])))) # (!\CPU_RISCV|pc [2] & (\CPU_RISCV|pc [5] & (!\CPU_RISCV|pc [6] & \CPU_RISCV|pc [3])))

	.dataa(\CPU_RISCV|pc [2]),
	.datab(\CPU_RISCV|pc [5]),
	.datac(\CPU_RISCV|pc [6]),
	.datad(\CPU_RISCV|pc [3]),
	.cin(gnd),
	.combout(\imem|RAM~325_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~325 .lut_mask = 16'h8420;
defparam \imem|RAM~325 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N12
cycloneive_lcell_comb \imem|RAM~327 (
// Equation(s):
// \imem|RAM~327_combout  = (\CPU_RISCV|pc [10] & (((\CPU_RISCV|pc [7] & \imem|RAM~325_combout )))) # (!\CPU_RISCV|pc [10] & (\imem|RAM~326_combout  & (!\CPU_RISCV|pc [7])))

	.dataa(\CPU_RISCV|pc [10]),
	.datab(\imem|RAM~326_combout ),
	.datac(\CPU_RISCV|pc [7]),
	.datad(\imem|RAM~325_combout ),
	.cin(gnd),
	.combout(\imem|RAM~327_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~327 .lut_mask = 16'hA404;
defparam \imem|RAM~327 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N26
cycloneive_lcell_comb \imem|RAM~340 (
// Equation(s):
// \imem|RAM~340_combout  = (\CPU_RISCV|pc [5]) # ((\CPU_RISCV|pc [7]) # ((\CPU_RISCV|pc [2] & \CPU_RISCV|pc [6])))

	.dataa(\CPU_RISCV|pc [2]),
	.datab(\CPU_RISCV|pc [5]),
	.datac(\CPU_RISCV|pc [6]),
	.datad(\CPU_RISCV|pc [7]),
	.cin(gnd),
	.combout(\imem|RAM~340_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~340 .lut_mask = 16'hFFEC;
defparam \imem|RAM~340 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N24
cycloneive_lcell_comb \imem|RAM~339 (
// Equation(s):
// \imem|RAM~339_combout  = (\CPU_RISCV|pc [6]) # ((\CPU_RISCV|pc [2] & ((\CPU_RISCV|pc [5]) # (!\CPU_RISCV|pc [7]))) # (!\CPU_RISCV|pc [2] & ((\CPU_RISCV|pc [7]))))

	.dataa(\CPU_RISCV|pc [2]),
	.datab(\CPU_RISCV|pc [5]),
	.datac(\CPU_RISCV|pc [6]),
	.datad(\CPU_RISCV|pc [7]),
	.cin(gnd),
	.combout(\imem|RAM~339_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~339 .lut_mask = 16'hFDFA;
defparam \imem|RAM~339 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N4
cycloneive_lcell_comb \imem|RAM~341 (
// Equation(s):
// \imem|RAM~341_combout  = (\CPU_RISCV|pc [10] & (\CPU_RISCV|pc [3] & (\imem|RAM~340_combout  & !\imem|RAM~339_combout ))) # (!\CPU_RISCV|pc [10] & (!\imem|RAM~340_combout  & (\CPU_RISCV|pc [3] $ (!\imem|RAM~339_combout ))))

	.dataa(\CPU_RISCV|pc [10]),
	.datab(\CPU_RISCV|pc [3]),
	.datac(\imem|RAM~340_combout ),
	.datad(\imem|RAM~339_combout ),
	.cin(gnd),
	.combout(\imem|RAM~341_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~341 .lut_mask = 16'h0481;
defparam \imem|RAM~341 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y31_N30
cycloneive_lcell_comb \imem|RAM~328 (
// Equation(s):
// \imem|RAM~328_combout  = (\CPU_RISCV|pc [10] & (!\CPU_RISCV|pc [6] & ((!\CPU_RISCV|pc [5])))) # (!\CPU_RISCV|pc [10] & (\CPU_RISCV|pc [6] $ ((\CPU_RISCV|pc [3]))))

	.dataa(\CPU_RISCV|pc [10]),
	.datab(\CPU_RISCV|pc [6]),
	.datac(\CPU_RISCV|pc [3]),
	.datad(\CPU_RISCV|pc [5]),
	.cin(gnd),
	.combout(\imem|RAM~328_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~328 .lut_mask = 16'h1436;
defparam \imem|RAM~328 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y31_N0
cycloneive_lcell_comb \imem|RAM~329 (
// Equation(s):
// \imem|RAM~329_combout  = (\CPU_RISCV|pc [5] & (!\CPU_RISCV|pc [7])) # (!\CPU_RISCV|pc [5] & (\CPU_RISCV|pc [2] & ((\CPU_RISCV|pc [7]) # (!\CPU_RISCV|pc [3]))))

	.dataa(\CPU_RISCV|pc [5]),
	.datab(\CPU_RISCV|pc [7]),
	.datac(\CPU_RISCV|pc [3]),
	.datad(\CPU_RISCV|pc [2]),
	.cin(gnd),
	.combout(\imem|RAM~329_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~329 .lut_mask = 16'h6722;
defparam \imem|RAM~329 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y31_N22
cycloneive_lcell_comb \imem|RAM~330 (
// Equation(s):
// \imem|RAM~330_combout  = (\CPU_RISCV|pc [10] & (!\CPU_RISCV|pc [2] & (\CPU_RISCV|pc [3] $ (!\CPU_RISCV|pc [5])))) # (!\CPU_RISCV|pc [10] & ((\CPU_RISCV|pc [3] & (!\CPU_RISCV|pc [5] & !\CPU_RISCV|pc [2])) # (!\CPU_RISCV|pc [3] & (\CPU_RISCV|pc [5] & 
// \CPU_RISCV|pc [2]))))

	.dataa(\CPU_RISCV|pc [10]),
	.datab(\CPU_RISCV|pc [3]),
	.datac(\CPU_RISCV|pc [5]),
	.datad(\CPU_RISCV|pc [2]),
	.cin(gnd),
	.combout(\imem|RAM~330_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~330 .lut_mask = 16'h1086;
defparam \imem|RAM~330 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y31_N20
cycloneive_lcell_comb \imem|RAM~331 (
// Equation(s):
// \imem|RAM~331_combout  = (\CPU_RISCV|pc [7] & (\imem|RAM~330_combout )) # (!\CPU_RISCV|pc [7] & (!\imem|RAM~330_combout  & \imem|RAM~329_combout ))

	.dataa(gnd),
	.datab(\CPU_RISCV|pc [7]),
	.datac(\imem|RAM~330_combout ),
	.datad(\imem|RAM~329_combout ),
	.cin(gnd),
	.combout(\imem|RAM~331_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~331 .lut_mask = 16'hC3C0;
defparam \imem|RAM~331 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y31_N18
cycloneive_lcell_comb \imem|RAM~332 (
// Equation(s):
// \imem|RAM~332_combout  = (\CPU_RISCV|pc [6] & (\imem|RAM~331_combout  & ((\imem|RAM~328_combout ) # (!\imem|RAM~329_combout )))) # (!\CPU_RISCV|pc [6] & (\imem|RAM~328_combout  & (\imem|RAM~329_combout )))

	.dataa(\imem|RAM~328_combout ),
	.datab(\CPU_RISCV|pc [6]),
	.datac(\imem|RAM~329_combout ),
	.datad(\imem|RAM~331_combout ),
	.cin(gnd),
	.combout(\imem|RAM~332_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~332 .lut_mask = 16'hAC20;
defparam \imem|RAM~332 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N30
cycloneive_lcell_comb \imem|RAM~334 (
// Equation(s):
// \imem|RAM~334_combout  = (\CPU_RISCV|pc [3] & (((\CPU_RISCV|pc [7] & !\CPU_RISCV|pc [10])))) # (!\CPU_RISCV|pc [3] & ((\CPU_RISCV|pc [2] & (!\CPU_RISCV|pc [7] & \CPU_RISCV|pc [10])) # (!\CPU_RISCV|pc [2] & (\CPU_RISCV|pc [7]))))

	.dataa(\CPU_RISCV|pc [2]),
	.datab(\CPU_RISCV|pc [3]),
	.datac(\CPU_RISCV|pc [7]),
	.datad(\CPU_RISCV|pc [10]),
	.cin(gnd),
	.combout(\imem|RAM~334_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~334 .lut_mask = 16'h12D0;
defparam \imem|RAM~334 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N10
cycloneive_lcell_comb \imem|RAM~336 (
// Equation(s):
// \imem|RAM~336_combout  = (\CPU_RISCV|pc [6] & (!\CPU_RISCV|pc [7] & ((\imem|RAM~335_combout )))) # (!\CPU_RISCV|pc [6] & (((\CPU_RISCV|pc [5]))))

	.dataa(\CPU_RISCV|pc [7]),
	.datab(\CPU_RISCV|pc [6]),
	.datac(\CPU_RISCV|pc [5]),
	.datad(\imem|RAM~335_combout ),
	.cin(gnd),
	.combout(\imem|RAM~336_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~336 .lut_mask = 16'h7430;
defparam \imem|RAM~336 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N16
cycloneive_lcell_comb \imem|RAM~337 (
// Equation(s):
// \imem|RAM~337_combout  = (\imem|RAM~336_combout  & ((\CPU_RISCV|pc [6] & ((\imem|RAM~333_combout ))) # (!\CPU_RISCV|pc [6] & (\imem|RAM~334_combout ))))

	.dataa(\imem|RAM~334_combout ),
	.datab(\CPU_RISCV|pc [6]),
	.datac(\imem|RAM~333_combout ),
	.datad(\imem|RAM~336_combout ),
	.cin(gnd),
	.combout(\imem|RAM~337_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~337 .lut_mask = 16'hE200;
defparam \imem|RAM~337 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N10
cycloneive_lcell_comb \imem|RAM~338 (
// Equation(s):
// \imem|RAM~338_combout  = (\CPU_RISCV|pc [8] & ((\CPU_RISCV|pc [9]) # ((\imem|RAM~332_combout )))) # (!\CPU_RISCV|pc [8] & (!\CPU_RISCV|pc [9] & ((\imem|RAM~337_combout ))))

	.dataa(\CPU_RISCV|pc [8]),
	.datab(\CPU_RISCV|pc [9]),
	.datac(\imem|RAM~332_combout ),
	.datad(\imem|RAM~337_combout ),
	.cin(gnd),
	.combout(\imem|RAM~338_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~338 .lut_mask = 16'hB9A8;
defparam \imem|RAM~338 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N6
cycloneive_lcell_comb \imem|RAM~342 (
// Equation(s):
// \imem|RAM~342_combout  = (\CPU_RISCV|pc [9] & ((\imem|RAM~338_combout  & ((\imem|RAM~341_combout ))) # (!\imem|RAM~338_combout  & (\imem|RAM~327_combout )))) # (!\CPU_RISCV|pc [9] & (((\imem|RAM~338_combout ))))

	.dataa(\imem|RAM~327_combout ),
	.datab(\imem|RAM~341_combout ),
	.datac(\CPU_RISCV|pc [9]),
	.datad(\imem|RAM~338_combout ),
	.cin(gnd),
	.combout(\imem|RAM~342_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~342 .lut_mask = 16'hCFA0;
defparam \imem|RAM~342 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N8
cycloneive_lcell_comb \imem|RAM~343 (
// Equation(s):
// \imem|RAM~343_combout  = (\CPU_RISCV|pc [4] & (\imem|RAM~324_combout )) # (!\CPU_RISCV|pc [4] & ((\imem|RAM~342_combout )))

	.dataa(gnd),
	.datab(\CPU_RISCV|pc [4]),
	.datac(\imem|RAM~324_combout ),
	.datad(\imem|RAM~342_combout ),
	.cin(gnd),
	.combout(\imem|RAM~343_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~343 .lut_mask = 16'hF3C0;
defparam \imem|RAM~343 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N0
cycloneive_lcell_comb \CPU_RISCV|I_type (
// Equation(s):
// \CPU_RISCV|I_type~combout  = (\imem|RAM~343_combout  & ((\CPU_RISCV|Equal5~2_combout ))) # (!\imem|RAM~343_combout  & (\CPU_RISCV|Equal2~0_combout ))

	.dataa(\imem|RAM~343_combout ),
	.datab(gnd),
	.datac(\CPU_RISCV|Equal2~0_combout ),
	.datad(\CPU_RISCV|Equal5~2_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|I_type~combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|I_type .lut_mask = 16'hFA50;
defparam \CPU_RISCV|I_type .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N26
cycloneive_lcell_comb \CPU_RISCV|imm[9]~10 (
// Equation(s):
// \CPU_RISCV|imm[9]~10_combout  = (\CPU_RISCV|I_type~combout ) # (((\CPU_RISCV|Equal8~1_combout  & !\CPU_RISCV|U_type~combout )) # (!\CPU_RISCV|RS2~11_combout ))

	.dataa(\CPU_RISCV|I_type~combout ),
	.datab(\CPU_RISCV|RS2~11_combout ),
	.datac(\CPU_RISCV|Equal8~1_combout ),
	.datad(\CPU_RISCV|U_type~combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|imm[9]~10_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|imm[9]~10 .lut_mask = 16'hBBFB;
defparam \CPU_RISCV|imm[9]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N4
cycloneive_lcell_comb \CPU_RISCV|imm[5]~15 (
// Equation(s):
// \CPU_RISCV|imm[5]~15_combout  = (\CPU_RISCV|imm[9]~10_combout  & ((\CPU_RISCV|pc [9] & ((\imem|RAM~1130_combout ))) # (!\CPU_RISCV|pc [9] & (\imem|RAM~1153_combout ))))

	.dataa(\CPU_RISCV|imm[9]~10_combout ),
	.datab(\CPU_RISCV|pc [9]),
	.datac(\imem|RAM~1153_combout ),
	.datad(\imem|RAM~1130_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|imm[5]~15_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|imm[5]~15 .lut_mask = 16'hA820;
defparam \CPU_RISCV|imm[5]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y38_N20
cycloneive_lcell_comb \CPU_RISCV|Add0~31 (
// Equation(s):
// \CPU_RISCV|Add0~31_combout  = (\CPU_RISCV|pc[21]~3_combout ) # ((\CPU_RISCV|is_jalr~0_combout  & ((\CPU_RISCV|Add2~10_combout ))) # (!\CPU_RISCV|is_jalr~0_combout  & (\CPU_RISCV|Add3~10_combout )))

	.dataa(\CPU_RISCV|pc[21]~3_combout ),
	.datab(\CPU_RISCV|Add3~10_combout ),
	.datac(\CPU_RISCV|is_jalr~0_combout ),
	.datad(\CPU_RISCV|Add2~10_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|Add0~31_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|Add0~31 .lut_mask = 16'hFEAE;
defparam \CPU_RISCV|Add0~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y38_N10
cycloneive_lcell_comb \CPU_RISCV|Add0~32 (
// Equation(s):
// \CPU_RISCV|Add0~32_combout  = (\CPU_RISCV|Add0~31_combout  & ((\CPU_RISCV|Add0~6_combout ) # (!\CPU_RISCV|pc[21]~3_combout )))

	.dataa(\CPU_RISCV|pc[21]~3_combout ),
	.datab(gnd),
	.datac(\CPU_RISCV|Add0~6_combout ),
	.datad(\CPU_RISCV|Add0~31_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|Add0~32_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|Add0~32 .lut_mask = 16'hF500;
defparam \CPU_RISCV|Add0~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N20
cycloneive_lcell_comb \CPU_RISCV|Add0~33 (
// Equation(s):
// \CPU_RISCV|Add0~33_combout  = (\CPU_RISCV|pc[21]~2_combout  & ((\CPU_RISCV|pc[21]~1_combout  & ((\CPU_RISCV|Add0~6_combout ))) # (!\CPU_RISCV|pc[21]~1_combout  & (\CPU_RISCV|Add0~32_combout )))) # (!\CPU_RISCV|pc[21]~2_combout  & 
// (\CPU_RISCV|Add0~32_combout ))

	.dataa(\CPU_RISCV|Add0~32_combout ),
	.datab(\CPU_RISCV|Add0~6_combout ),
	.datac(\CPU_RISCV|pc[21]~2_combout ),
	.datad(\CPU_RISCV|pc[21]~1_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|Add0~33_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|Add0~33 .lut_mask = 16'hCAAA;
defparam \CPU_RISCV|Add0~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y34_N21
dffeas \CPU_RISCV|pc[5] (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|Add0~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|pc [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|pc[5] .is_wysiwyg = "true";
defparam \CPU_RISCV|pc[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N30
cycloneive_lcell_comb \imem|RAM~577 (
// Equation(s):
// \imem|RAM~577_combout  = (\CPU_RISCV|pc [5] & !\CPU_RISCV|pc [8])

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_RISCV|pc [5]),
	.datad(\CPU_RISCV|pc [8]),
	.cin(gnd),
	.combout(\imem|RAM~577_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~577 .lut_mask = 16'h00F0;
defparam \imem|RAM~577 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N24
cycloneive_lcell_comb \imem|RAM~663 (
// Equation(s):
// \imem|RAM~663_combout  = (\CPU_RISCV|pc [10] & ((\CPU_RISCV|pc [7] & (!\CPU_RISCV|pc [4] & \CPU_RISCV|pc [3])) # (!\CPU_RISCV|pc [7] & (\CPU_RISCV|pc [4] & !\CPU_RISCV|pc [3]))))

	.dataa(\CPU_RISCV|pc [7]),
	.datab(\CPU_RISCV|pc [10]),
	.datac(\CPU_RISCV|pc [4]),
	.datad(\CPU_RISCV|pc [3]),
	.cin(gnd),
	.combout(\imem|RAM~663_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~663 .lut_mask = 16'h0840;
defparam \imem|RAM~663 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N26
cycloneive_lcell_comb \imem|RAM~662 (
// Equation(s):
// \imem|RAM~662_combout  = (!\CPU_RISCV|pc [7] & (!\CPU_RISCV|pc [10] & (\imem|RAM~297_combout  & !\CPU_RISCV|pc [3])))

	.dataa(\CPU_RISCV|pc [7]),
	.datab(\CPU_RISCV|pc [10]),
	.datac(\imem|RAM~297_combout ),
	.datad(\CPU_RISCV|pc [3]),
	.cin(gnd),
	.combout(\imem|RAM~662_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~662 .lut_mask = 16'h0010;
defparam \imem|RAM~662 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N14
cycloneive_lcell_comb \imem|RAM~664 (
// Equation(s):
// \imem|RAM~664_combout  = (\imem|RAM~577_combout  & ((\imem|RAM~662_combout ) # ((\imem|RAM~663_combout  & \imem|RAM~323_combout ))))

	.dataa(\imem|RAM~577_combout ),
	.datab(\imem|RAM~663_combout ),
	.datac(\imem|RAM~662_combout ),
	.datad(\imem|RAM~323_combout ),
	.cin(gnd),
	.combout(\imem|RAM~664_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~664 .lut_mask = 16'hA8A0;
defparam \imem|RAM~664 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N16
cycloneive_lcell_comb \imem|RAM~658 (
// Equation(s):
// \imem|RAM~658_combout  = (\CPU_RISCV|pc [7] & (\CPU_RISCV|pc [2] $ (\CPU_RISCV|pc [10])))

	.dataa(\CPU_RISCV|pc [2]),
	.datab(gnd),
	.datac(\CPU_RISCV|pc [10]),
	.datad(\CPU_RISCV|pc [7]),
	.cin(gnd),
	.combout(\imem|RAM~658_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~658 .lut_mask = 16'h5A00;
defparam \imem|RAM~658 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y34_N22
cycloneive_lcell_comb \imem|RAM~659 (
// Equation(s):
// \imem|RAM~659_combout  = (\CPU_RISCV|pc [4] & (\CPU_RISCV|pc [2])) # (!\CPU_RISCV|pc [4] & (\CPU_RISCV|pc [6] & (\CPU_RISCV|pc [2] $ (\CPU_RISCV|pc [3]))))

	.dataa(\CPU_RISCV|pc [2]),
	.datab(\CPU_RISCV|pc [4]),
	.datac(\CPU_RISCV|pc [3]),
	.datad(\CPU_RISCV|pc [6]),
	.cin(gnd),
	.combout(\imem|RAM~659_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~659 .lut_mask = 16'h9A88;
defparam \imem|RAM~659 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y34_N12
cycloneive_lcell_comb \imem|RAM~660 (
// Equation(s):
// \imem|RAM~660_combout  = (\imem|RAM~658_combout  & ((\CPU_RISCV|pc [4] & (!\imem|RAM~659_combout  & \imem|RAM~312_combout )) # (!\CPU_RISCV|pc [4] & (\imem|RAM~659_combout ))))

	.dataa(\imem|RAM~658_combout ),
	.datab(\CPU_RISCV|pc [4]),
	.datac(\imem|RAM~659_combout ),
	.datad(\imem|RAM~312_combout ),
	.cin(gnd),
	.combout(\imem|RAM~660_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~660 .lut_mask = 16'h2820;
defparam \imem|RAM~660 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y34_N14
cycloneive_lcell_comb \imem|RAM~652 (
// Equation(s):
// \imem|RAM~652_combout  = (!\CPU_RISCV|pc [2] & (!\CPU_RISCV|pc [10] & (\CPU_RISCV|pc [3] $ (\CPU_RISCV|pc [4]))))

	.dataa(\CPU_RISCV|pc [3]),
	.datab(\CPU_RISCV|pc [2]),
	.datac(\CPU_RISCV|pc [10]),
	.datad(\CPU_RISCV|pc [4]),
	.cin(gnd),
	.combout(\imem|RAM~652_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~652 .lut_mask = 16'h0102;
defparam \imem|RAM~652 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y34_N26
cycloneive_lcell_comb \imem|RAM~650 (
// Equation(s):
// \imem|RAM~650_combout  = (\CPU_RISCV|pc [10] & ((\CPU_RISCV|pc [2] & (!\CPU_RISCV|pc [4] & !\CPU_RISCV|pc [3])) # (!\CPU_RISCV|pc [2] & (\CPU_RISCV|pc [4] & \CPU_RISCV|pc [3]))))

	.dataa(\CPU_RISCV|pc [2]),
	.datab(\CPU_RISCV|pc [4]),
	.datac(\CPU_RISCV|pc [10]),
	.datad(\CPU_RISCV|pc [3]),
	.cin(gnd),
	.combout(\imem|RAM~650_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~650 .lut_mask = 16'h4020;
defparam \imem|RAM~650 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y34_N24
cycloneive_lcell_comb \imem|RAM~649 (
// Equation(s):
// \imem|RAM~649_combout  = (\CPU_RISCV|pc [2] & (!\CPU_RISCV|pc [10] & (\CPU_RISCV|pc [4] $ (!\CPU_RISCV|pc [3])))) # (!\CPU_RISCV|pc [2] & (\CPU_RISCV|pc [4] & (\CPU_RISCV|pc [10] & \CPU_RISCV|pc [3])))

	.dataa(\CPU_RISCV|pc [2]),
	.datab(\CPU_RISCV|pc [4]),
	.datac(\CPU_RISCV|pc [10]),
	.datad(\CPU_RISCV|pc [3]),
	.cin(gnd),
	.combout(\imem|RAM~649_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~649 .lut_mask = 16'h4802;
defparam \imem|RAM~649 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y34_N28
cycloneive_lcell_comb \imem|RAM~651 (
// Equation(s):
// \imem|RAM~651_combout  = (\CPU_RISCV|pc [7] & (\CPU_RISCV|pc [6])) # (!\CPU_RISCV|pc [7] & ((\CPU_RISCV|pc [6] & ((\imem|RAM~649_combout ))) # (!\CPU_RISCV|pc [6] & (\imem|RAM~650_combout ))))

	.dataa(\CPU_RISCV|pc [7]),
	.datab(\CPU_RISCV|pc [6]),
	.datac(\imem|RAM~650_combout ),
	.datad(\imem|RAM~649_combout ),
	.cin(gnd),
	.combout(\imem|RAM~651_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~651 .lut_mask = 16'hDC98;
defparam \imem|RAM~651 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y34_N8
cycloneive_lcell_comb \imem|RAM~653 (
// Equation(s):
// \imem|RAM~653_combout  = (\CPU_RISCV|pc [7] & ((\imem|RAM~651_combout  & ((\imem|RAM~652_combout ))) # (!\imem|RAM~651_combout  & (\imem|RAM~648_combout )))) # (!\CPU_RISCV|pc [7] & (((\imem|RAM~651_combout ))))

	.dataa(\imem|RAM~648_combout ),
	.datab(\imem|RAM~652_combout ),
	.datac(\CPU_RISCV|pc [7]),
	.datad(\imem|RAM~651_combout ),
	.cin(gnd),
	.combout(\imem|RAM~653_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~653 .lut_mask = 16'hCFA0;
defparam \imem|RAM~653 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y34_N18
cycloneive_lcell_comb \imem|RAM~654 (
// Equation(s):
// \imem|RAM~654_combout  = (!\CPU_RISCV|pc [3] & ((\CPU_RISCV|pc [2] & (\CPU_RISCV|pc [10] & !\CPU_RISCV|pc [7])) # (!\CPU_RISCV|pc [2] & (!\CPU_RISCV|pc [10] & \CPU_RISCV|pc [7]))))

	.dataa(\CPU_RISCV|pc [2]),
	.datab(\CPU_RISCV|pc [10]),
	.datac(\CPU_RISCV|pc [7]),
	.datad(\CPU_RISCV|pc [3]),
	.cin(gnd),
	.combout(\imem|RAM~654_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~654 .lut_mask = 16'h0018;
defparam \imem|RAM~654 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y34_N4
cycloneive_lcell_comb \imem|RAM~655 (
// Equation(s):
// \imem|RAM~655_combout  = (!\CPU_RISCV|pc [4] & (\imem|RAM~654_combout  & !\CPU_RISCV|pc [6]))

	.dataa(gnd),
	.datab(\CPU_RISCV|pc [4]),
	.datac(\imem|RAM~654_combout ),
	.datad(\CPU_RISCV|pc [6]),
	.cin(gnd),
	.combout(\imem|RAM~655_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~655 .lut_mask = 16'h0030;
defparam \imem|RAM~655 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y34_N6
cycloneive_lcell_comb \imem|RAM~656 (
// Equation(s):
// \imem|RAM~656_combout  = (\CPU_RISCV|pc [7] & (\always0~5_combout  & (!\CPU_RISCV|pc [10] & \imem|RAM~312_combout )))

	.dataa(\CPU_RISCV|pc [7]),
	.datab(\always0~5_combout ),
	.datac(\CPU_RISCV|pc [10]),
	.datad(\imem|RAM~312_combout ),
	.cin(gnd),
	.combout(\imem|RAM~656_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~656 .lut_mask = 16'h0800;
defparam \imem|RAM~656 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y34_N20
cycloneive_lcell_comb \imem|RAM~657 (
// Equation(s):
// \imem|RAM~657_combout  = (\CPU_RISCV|pc [8] & (\CPU_RISCV|pc [5])) # (!\CPU_RISCV|pc [8] & ((\CPU_RISCV|pc [5] & (\imem|RAM~655_combout )) # (!\CPU_RISCV|pc [5] & ((\imem|RAM~656_combout )))))

	.dataa(\CPU_RISCV|pc [8]),
	.datab(\CPU_RISCV|pc [5]),
	.datac(\imem|RAM~655_combout ),
	.datad(\imem|RAM~656_combout ),
	.cin(gnd),
	.combout(\imem|RAM~657_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~657 .lut_mask = 16'hD9C8;
defparam \imem|RAM~657 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y34_N30
cycloneive_lcell_comb \imem|RAM~661 (
// Equation(s):
// \imem|RAM~661_combout  = (\CPU_RISCV|pc [8] & ((\imem|RAM~657_combout  & (\imem|RAM~660_combout )) # (!\imem|RAM~657_combout  & ((\imem|RAM~653_combout ))))) # (!\CPU_RISCV|pc [8] & (((\imem|RAM~657_combout ))))

	.dataa(\imem|RAM~660_combout ),
	.datab(\CPU_RISCV|pc [8]),
	.datac(\imem|RAM~653_combout ),
	.datad(\imem|RAM~657_combout ),
	.cin(gnd),
	.combout(\imem|RAM~661_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~661 .lut_mask = 16'hBBC0;
defparam \imem|RAM~661 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N12
cycloneive_lcell_comb \imem|RAM~665 (
// Equation(s):
// \imem|RAM~665_combout  = (\CPU_RISCV|pc [7] & (\CPU_RISCV|pc [4] & (\CPU_RISCV|pc [8] $ (\CPU_RISCV|pc [5])))) # (!\CPU_RISCV|pc [7] & (\CPU_RISCV|pc [8] & (!\CPU_RISCV|pc [5] & !\CPU_RISCV|pc [4])))

	.dataa(\CPU_RISCV|pc [7]),
	.datab(\CPU_RISCV|pc [8]),
	.datac(\CPU_RISCV|pc [5]),
	.datad(\CPU_RISCV|pc [4]),
	.cin(gnd),
	.combout(\imem|RAM~665_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~665 .lut_mask = 16'h2804;
defparam \imem|RAM~665 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N18
cycloneive_lcell_comb \imem|RAM~666 (
// Equation(s):
// \imem|RAM~666_combout  = (\imem|RAM~665_combout  & (!\CPU_RISCV|pc [3] & (!\CPU_RISCV|pc [10] & \imem|RAM~323_combout )))

	.dataa(\imem|RAM~665_combout ),
	.datab(\CPU_RISCV|pc [3]),
	.datac(\CPU_RISCV|pc [10]),
	.datad(\imem|RAM~323_combout ),
	.cin(gnd),
	.combout(\imem|RAM~666_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~666 .lut_mask = 16'h0200;
defparam \imem|RAM~666 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N18
cycloneive_lcell_comb \imem|RAM~667 (
// Equation(s):
// \imem|RAM~667_combout  = (\CPU_RISCV|pc [9] & ((\imem|RAM~664_combout ) # ((\imem|RAM~666_combout )))) # (!\CPU_RISCV|pc [9] & (((\imem|RAM~661_combout ))))

	.dataa(\CPU_RISCV|pc [9]),
	.datab(\imem|RAM~664_combout ),
	.datac(\imem|RAM~661_combout ),
	.datad(\imem|RAM~666_combout ),
	.cin(gnd),
	.combout(\imem|RAM~667_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~667 .lut_mask = 16'hFAD8;
defparam \imem|RAM~667 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N12
cycloneive_lcell_comb \CPU_RISCV|Equal8~1 (
// Equation(s):
// \CPU_RISCV|Equal8~1_combout  = (\imem|RAM~667_combout  & (\imem|RAM~1199_combout  & \CPU_RISCV|Equal8~0_combout ))

	.dataa(gnd),
	.datab(\imem|RAM~667_combout ),
	.datac(\imem|RAM~1199_combout ),
	.datad(\CPU_RISCV|Equal8~0_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|Equal8~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|Equal8~1 .lut_mask = 16'hC000;
defparam \CPU_RISCV|Equal8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y39_N4
cycloneive_lcell_comb \CPU_RISCV|pc[21]~3 (
// Equation(s):
// \CPU_RISCV|pc[21]~3_combout  = (!\CPU_RISCV|Equal8~1_combout  & (!\CPU_RISCV|is_jalr~0_combout  & ((\imem|RAM~1226_combout ) # (!\CPU_RISCV|Equal5~3_combout ))))

	.dataa(\imem|RAM~1226_combout ),
	.datab(\CPU_RISCV|Equal8~1_combout ),
	.datac(\CPU_RISCV|is_jalr~0_combout ),
	.datad(\CPU_RISCV|Equal5~3_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|pc[21]~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|pc[21]~3 .lut_mask = 16'h0203;
defparam \CPU_RISCV|pc[21]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N4
cycloneive_lcell_comb \CPU_RISCV|Add0~2 (
// Equation(s):
// \CPU_RISCV|Add0~2_combout  = (\CPU_RISCV|pc [3] & (!\CPU_RISCV|Add0~1 )) # (!\CPU_RISCV|pc [3] & ((\CPU_RISCV|Add0~1 ) # (GND)))
// \CPU_RISCV|Add0~3  = CARRY((!\CPU_RISCV|Add0~1 ) # (!\CPU_RISCV|pc [3]))

	.dataa(gnd),
	.datab(\CPU_RISCV|pc [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU_RISCV|Add0~1 ),
	.combout(\CPU_RISCV|Add0~2_combout ),
	.cout(\CPU_RISCV|Add0~3 ));
// synopsys translate_off
defparam \CPU_RISCV|Add0~2 .lut_mask = 16'h3C3F;
defparam \CPU_RISCV|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N12
cycloneive_lcell_comb \CPU_RISCV|Add0~22 (
// Equation(s):
// \CPU_RISCV|Add0~22_combout  = (\CPU_RISCV|pc[21]~3_combout ) # ((\CPU_RISCV|is_jalr~0_combout  & ((\CPU_RISCV|Add2~6_combout ))) # (!\CPU_RISCV|is_jalr~0_combout  & (\CPU_RISCV|Add3~6_combout )))

	.dataa(\CPU_RISCV|pc[21]~3_combout ),
	.datab(\CPU_RISCV|Add3~6_combout ),
	.datac(\CPU_RISCV|is_jalr~0_combout ),
	.datad(\CPU_RISCV|Add2~6_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|Add0~22_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|Add0~22 .lut_mask = 16'hFEAE;
defparam \CPU_RISCV|Add0~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N30
cycloneive_lcell_comb \CPU_RISCV|Add0~23 (
// Equation(s):
// \CPU_RISCV|Add0~23_combout  = (\CPU_RISCV|Add0~22_combout  & ((\CPU_RISCV|Add0~2_combout ) # (!\CPU_RISCV|pc[21]~3_combout )))

	.dataa(\CPU_RISCV|pc[21]~3_combout ),
	.datab(\CPU_RISCV|Add0~2_combout ),
	.datac(gnd),
	.datad(\CPU_RISCV|Add0~22_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|Add0~23_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|Add0~23 .lut_mask = 16'hDD00;
defparam \CPU_RISCV|Add0~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N2
cycloneive_lcell_comb \CPU_RISCV|Add0~24 (
// Equation(s):
// \CPU_RISCV|Add0~24_combout  = (\CPU_RISCV|pc[21]~1_combout  & ((\CPU_RISCV|pc[21]~2_combout  & ((\CPU_RISCV|Add0~2_combout ))) # (!\CPU_RISCV|pc[21]~2_combout  & (\CPU_RISCV|Add0~23_combout )))) # (!\CPU_RISCV|pc[21]~1_combout  & 
// (\CPU_RISCV|Add0~23_combout ))

	.dataa(\CPU_RISCV|Add0~23_combout ),
	.datab(\CPU_RISCV|Add0~2_combout ),
	.datac(\CPU_RISCV|pc[21]~1_combout ),
	.datad(\CPU_RISCV|pc[21]~2_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|Add0~24_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|Add0~24 .lut_mask = 16'hCAAA;
defparam \CPU_RISCV|Add0~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y35_N3
dffeas \CPU_RISCV|pc[3] (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|Add0~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|pc [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|pc[3] .is_wysiwyg = "true";
defparam \CPU_RISCV|pc[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y38_N12
cycloneive_lcell_comb \CPU_RISCV|Add0~25 (
// Equation(s):
// \CPU_RISCV|Add0~25_combout  = (\CPU_RISCV|pc[21]~3_combout ) # ((\CPU_RISCV|is_jalr~0_combout  & ((\CPU_RISCV|Add2~8_combout ))) # (!\CPU_RISCV|is_jalr~0_combout  & (\CPU_RISCV|Add3~8_combout )))

	.dataa(\CPU_RISCV|pc[21]~3_combout ),
	.datab(\CPU_RISCV|Add3~8_combout ),
	.datac(\CPU_RISCV|is_jalr~0_combout ),
	.datad(\CPU_RISCV|Add2~8_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|Add0~25_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|Add0~25 .lut_mask = 16'hFEAE;
defparam \CPU_RISCV|Add0~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y38_N14
cycloneive_lcell_comb \CPU_RISCV|Add0~26 (
// Equation(s):
// \CPU_RISCV|Add0~26_combout  = (\CPU_RISCV|Add0~25_combout  & ((\CPU_RISCV|Add0~4_combout ) # (!\CPU_RISCV|pc[21]~3_combout )))

	.dataa(gnd),
	.datab(\CPU_RISCV|Add0~4_combout ),
	.datac(\CPU_RISCV|pc[21]~3_combout ),
	.datad(\CPU_RISCV|Add0~25_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|Add0~26_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|Add0~26 .lut_mask = 16'hCF00;
defparam \CPU_RISCV|Add0~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y34_N0
cycloneive_lcell_comb \CPU_RISCV|Add0~27 (
// Equation(s):
// \CPU_RISCV|Add0~27_combout  = (\CPU_RISCV|pc[21]~1_combout  & ((\CPU_RISCV|pc[21]~2_combout  & ((\CPU_RISCV|Add0~4_combout ))) # (!\CPU_RISCV|pc[21]~2_combout  & (\CPU_RISCV|Add0~26_combout )))) # (!\CPU_RISCV|pc[21]~1_combout  & 
// (\CPU_RISCV|Add0~26_combout ))

	.dataa(\CPU_RISCV|Add0~26_combout ),
	.datab(\CPU_RISCV|Add0~4_combout ),
	.datac(\CPU_RISCV|pc[21]~1_combout ),
	.datad(\CPU_RISCV|pc[21]~2_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|Add0~27_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|Add0~27 .lut_mask = 16'hCAAA;
defparam \CPU_RISCV|Add0~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y34_N1
dffeas \CPU_RISCV|pc[4] (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|Add0~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|pc [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|pc[4] .is_wysiwyg = "true";
defparam \CPU_RISCV|pc[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N14
cycloneive_lcell_comb \imem|RAM~1226 (
// Equation(s):
// \imem|RAM~1226_combout  = (\CPU_RISCV|pc [4] & (\imem|RAM~282_combout )) # (!\CPU_RISCV|pc [4] & ((\imem|RAM~1225_combout )))

	.dataa(\CPU_RISCV|pc [4]),
	.datab(gnd),
	.datac(\imem|RAM~282_combout ),
	.datad(\imem|RAM~1225_combout ),
	.cin(gnd),
	.combout(\imem|RAM~1226_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~1226 .lut_mask = 16'hF5A0;
defparam \imem|RAM~1226 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N14
cycloneive_lcell_comb \CPU_RISCV|jump_add~1 (
// Equation(s):
// \CPU_RISCV|jump_add~1_combout  = (!\imem|RAM~1226_combout  & (\CPU_RISCV|Equal5~3_combout  & (\imem|RAM~724_combout  & !\CPU_RISCV|RS1~2_combout )))

	.dataa(\imem|RAM~1226_combout ),
	.datab(\CPU_RISCV|Equal5~3_combout ),
	.datac(\imem|RAM~724_combout ),
	.datad(\CPU_RISCV|RS1~2_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|jump_add~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|jump_add~1 .lut_mask = 16'h0040;
defparam \CPU_RISCV|jump_add~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y39_N10
cycloneive_lcell_comb \CPU_RISCV|pc[21]~1 (
// Equation(s):
// \CPU_RISCV|pc[21]~1_combout  = (\CPU_RISCV|pc[21]~0_combout  & ((\CPU_RISCV|funct3[0]~6_combout  $ (!\CPU_RISCV|LessThan0~62_combout )) # (!\CPU_RISCV|jump_add~1_combout )))

	.dataa(\CPU_RISCV|jump_add~1_combout ),
	.datab(\CPU_RISCV|pc[21]~0_combout ),
	.datac(\CPU_RISCV|funct3[0]~6_combout ),
	.datad(\CPU_RISCV|LessThan0~62_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|pc[21]~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|pc[21]~1 .lut_mask = 16'hC44C;
defparam \CPU_RISCV|pc[21]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y38_N30
cycloneive_lcell_comb \CPU_RISCV|Add0~16 (
// Equation(s):
// \CPU_RISCV|Add0~16_combout  = (\CPU_RISCV|pc[21]~3_combout ) # ((\CPU_RISCV|is_jalr~0_combout  & (\CPU_RISCV|Add2~18_combout )) # (!\CPU_RISCV|is_jalr~0_combout  & ((\CPU_RISCV|Add3~18_combout ))))

	.dataa(\CPU_RISCV|is_jalr~0_combout ),
	.datab(\CPU_RISCV|pc[21]~3_combout ),
	.datac(\CPU_RISCV|Add2~18_combout ),
	.datad(\CPU_RISCV|Add3~18_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|Add0~16_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|Add0~16 .lut_mask = 16'hFDEC;
defparam \CPU_RISCV|Add0~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y38_N28
cycloneive_lcell_comb \CPU_RISCV|Add0~17 (
// Equation(s):
// \CPU_RISCV|Add0~17_combout  = (\CPU_RISCV|Add0~16_combout  & ((\CPU_RISCV|Add0~14_combout ) # (!\CPU_RISCV|pc[21]~3_combout )))

	.dataa(\CPU_RISCV|Add0~16_combout ),
	.datab(\CPU_RISCV|pc[21]~3_combout ),
	.datac(\CPU_RISCV|Add0~14_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_RISCV|Add0~17_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|Add0~17 .lut_mask = 16'hA2A2;
defparam \CPU_RISCV|Add0~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N0
cycloneive_lcell_comb \CPU_RISCV|Add0~18 (
// Equation(s):
// \CPU_RISCV|Add0~18_combout  = (\CPU_RISCV|pc[21]~1_combout  & ((\CPU_RISCV|pc[21]~2_combout  & (\CPU_RISCV|Add0~14_combout )) # (!\CPU_RISCV|pc[21]~2_combout  & ((\CPU_RISCV|Add0~17_combout ))))) # (!\CPU_RISCV|pc[21]~1_combout  & 
// (((\CPU_RISCV|Add0~17_combout ))))

	.dataa(\CPU_RISCV|pc[21]~1_combout ),
	.datab(\CPU_RISCV|Add0~14_combout ),
	.datac(\CPU_RISCV|Add0~17_combout ),
	.datad(\CPU_RISCV|pc[21]~2_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|Add0~18_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|Add0~18 .lut_mask = 16'hD8F0;
defparam \CPU_RISCV|Add0~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y35_N1
dffeas \CPU_RISCV|pc[9] (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|Add0~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|pc [9]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|pc[9] .is_wysiwyg = "true";
defparam \CPU_RISCV|pc[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y31_N16
cycloneive_lcell_comb \imem|RAM~622 (
// Equation(s):
// \imem|RAM~622_combout  = (\CPU_RISCV|pc [3] & (!\CPU_RISCV|pc [10] & (!\CPU_RISCV|pc [7] & \CPU_RISCV|pc [8])))

	.dataa(\CPU_RISCV|pc [3]),
	.datab(\CPU_RISCV|pc [10]),
	.datac(\CPU_RISCV|pc [7]),
	.datad(\CPU_RISCV|pc [8]),
	.cin(gnd),
	.combout(\imem|RAM~622_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~622 .lut_mask = 16'h0200;
defparam \imem|RAM~622 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y31_N8
cycloneive_lcell_comb \imem|RAM~624 (
// Equation(s):
// \imem|RAM~624_combout  = (\CPU_RISCV|pc [10] & ((\CPU_RISCV|pc [8] $ (!\CPU_RISCV|pc [3])) # (!\CPU_RISCV|pc [7]))) # (!\CPU_RISCV|pc [10] & (\CPU_RISCV|pc [7] & ((\CPU_RISCV|pc [8]) # (\CPU_RISCV|pc [3]))))

	.dataa(\CPU_RISCV|pc [8]),
	.datab(\CPU_RISCV|pc [10]),
	.datac(\CPU_RISCV|pc [7]),
	.datad(\CPU_RISCV|pc [3]),
	.cin(gnd),
	.combout(\imem|RAM~624_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~624 .lut_mask = 16'hBC6C;
defparam \imem|RAM~624 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y31_N2
cycloneive_lcell_comb \imem|RAM~623 (
// Equation(s):
// \imem|RAM~623_combout  = (\CPU_RISCV|pc [8] & (\CPU_RISCV|pc [10] $ (\CPU_RISCV|pc [7] $ (\CPU_RISCV|pc [3])))) # (!\CPU_RISCV|pc [8] & (\CPU_RISCV|pc [10] & (\CPU_RISCV|pc [7] $ (\CPU_RISCV|pc [3]))))

	.dataa(\CPU_RISCV|pc [8]),
	.datab(\CPU_RISCV|pc [10]),
	.datac(\CPU_RISCV|pc [7]),
	.datad(\CPU_RISCV|pc [3]),
	.cin(gnd),
	.combout(\imem|RAM~623_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~623 .lut_mask = 16'h8668;
defparam \imem|RAM~623 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y31_N22
cycloneive_lcell_comb \imem|RAM~625 (
// Equation(s):
// \imem|RAM~625_combout  = (\CPU_RISCV|pc [2] & ((\CPU_RISCV|pc [6]) # ((\imem|RAM~623_combout )))) # (!\CPU_RISCV|pc [2] & (!\CPU_RISCV|pc [6] & (!\imem|RAM~624_combout )))

	.dataa(\CPU_RISCV|pc [2]),
	.datab(\CPU_RISCV|pc [6]),
	.datac(\imem|RAM~624_combout ),
	.datad(\imem|RAM~623_combout ),
	.cin(gnd),
	.combout(\imem|RAM~625_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~625 .lut_mask = 16'hAB89;
defparam \imem|RAM~625 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y31_N0
cycloneive_lcell_comb \imem|RAM~626 (
// Equation(s):
// \imem|RAM~626_combout  = (\CPU_RISCV|pc [10] & (\CPU_RISCV|pc [8] $ (((\CPU_RISCV|pc [7]) # (!\CPU_RISCV|pc [3]))))) # (!\CPU_RISCV|pc [10] & ((\CPU_RISCV|pc [7]) # ((!\CPU_RISCV|pc [3] & \CPU_RISCV|pc [8]))))

	.dataa(\CPU_RISCV|pc [3]),
	.datab(\CPU_RISCV|pc [10]),
	.datac(\CPU_RISCV|pc [7]),
	.datad(\CPU_RISCV|pc [8]),
	.cin(gnd),
	.combout(\imem|RAM~626_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~626 .lut_mask = 16'h39F4;
defparam \imem|RAM~626 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y31_N18
cycloneive_lcell_comb \imem|RAM~627 (
// Equation(s):
// \imem|RAM~627_combout  = (\CPU_RISCV|pc [6] & ((\imem|RAM~625_combout  & ((\imem|RAM~626_combout ))) # (!\imem|RAM~625_combout  & (\imem|RAM~622_combout )))) # (!\CPU_RISCV|pc [6] & (((\imem|RAM~625_combout ))))

	.dataa(\CPU_RISCV|pc [6]),
	.datab(\imem|RAM~622_combout ),
	.datac(\imem|RAM~625_combout ),
	.datad(\imem|RAM~626_combout ),
	.cin(gnd),
	.combout(\imem|RAM~627_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~627 .lut_mask = 16'hF858;
defparam \imem|RAM~627 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y31_N24
cycloneive_lcell_comb \imem|RAM~641 (
// Equation(s):
// \imem|RAM~641_combout  = (\CPU_RISCV|pc [7] & (!\CPU_RISCV|pc [3] & (\CPU_RISCV|pc [6] & !\CPU_RISCV|pc [8]))) # (!\CPU_RISCV|pc [7] & (\CPU_RISCV|pc [8] & (\CPU_RISCV|pc [3] $ (!\CPU_RISCV|pc [6]))))

	.dataa(\CPU_RISCV|pc [3]),
	.datab(\CPU_RISCV|pc [6]),
	.datac(\CPU_RISCV|pc [7]),
	.datad(\CPU_RISCV|pc [8]),
	.cin(gnd),
	.combout(\imem|RAM~641_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~641 .lut_mask = 16'h0940;
defparam \imem|RAM~641 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y31_N4
cycloneive_lcell_comb \imem|RAM~643 (
// Equation(s):
// \imem|RAM~643_combout  = (\CPU_RISCV|pc [8] & ((\CPU_RISCV|pc [7]) # ((\CPU_RISCV|pc [6])))) # (!\CPU_RISCV|pc [8] & ((\CPU_RISCV|pc [6] & (!\CPU_RISCV|pc [7])) # (!\CPU_RISCV|pc [6] & ((\CPU_RISCV|pc [3])))))

	.dataa(\CPU_RISCV|pc [8]),
	.datab(\CPU_RISCV|pc [7]),
	.datac(\CPU_RISCV|pc [3]),
	.datad(\CPU_RISCV|pc [6]),
	.cin(gnd),
	.combout(\imem|RAM~643_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~643 .lut_mask = 16'hBBD8;
defparam \imem|RAM~643 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y31_N6
cycloneive_lcell_comb \imem|RAM~642 (
// Equation(s):
// \imem|RAM~642_combout  = (\CPU_RISCV|pc [8] & (!\CPU_RISCV|pc [6] & ((\CPU_RISCV|pc [3]) # (!\CPU_RISCV|pc [7]))))

	.dataa(\CPU_RISCV|pc [8]),
	.datab(\CPU_RISCV|pc [7]),
	.datac(\CPU_RISCV|pc [3]),
	.datad(\CPU_RISCV|pc [6]),
	.cin(gnd),
	.combout(\imem|RAM~642_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~642 .lut_mask = 16'h00A2;
defparam \imem|RAM~642 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y31_N14
cycloneive_lcell_comb \imem|RAM~644 (
// Equation(s):
// \imem|RAM~644_combout  = (\CPU_RISCV|pc [2] & ((\CPU_RISCV|pc [10]) # ((\imem|RAM~642_combout )))) # (!\CPU_RISCV|pc [2] & (!\CPU_RISCV|pc [10] & (\imem|RAM~643_combout )))

	.dataa(\CPU_RISCV|pc [2]),
	.datab(\CPU_RISCV|pc [10]),
	.datac(\imem|RAM~643_combout ),
	.datad(\imem|RAM~642_combout ),
	.cin(gnd),
	.combout(\imem|RAM~644_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~644 .lut_mask = 16'hBA98;
defparam \imem|RAM~644 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y31_N12
cycloneive_lcell_comb \imem|RAM~645 (
// Equation(s):
// \imem|RAM~645_combout  = (\CPU_RISCV|pc [8]) # ((\CPU_RISCV|pc [6] & ((\CPU_RISCV|pc [7]))) # (!\CPU_RISCV|pc [6] & (\CPU_RISCV|pc [3])))

	.dataa(\CPU_RISCV|pc [3]),
	.datab(\CPU_RISCV|pc [6]),
	.datac(\CPU_RISCV|pc [7]),
	.datad(\CPU_RISCV|pc [8]),
	.cin(gnd),
	.combout(\imem|RAM~645_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~645 .lut_mask = 16'hFFE2;
defparam \imem|RAM~645 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y31_N10
cycloneive_lcell_comb \imem|RAM~646 (
// Equation(s):
// \imem|RAM~646_combout  = (\CPU_RISCV|pc [10] & ((\imem|RAM~644_combout  & ((!\imem|RAM~645_combout ))) # (!\imem|RAM~644_combout  & (\imem|RAM~641_combout )))) # (!\CPU_RISCV|pc [10] & (((\imem|RAM~644_combout ))))

	.dataa(\CPU_RISCV|pc [10]),
	.datab(\imem|RAM~641_combout ),
	.datac(\imem|RAM~644_combout ),
	.datad(\imem|RAM~645_combout ),
	.cin(gnd),
	.combout(\imem|RAM~646_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~646 .lut_mask = 16'h58F8;
defparam \imem|RAM~646 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N10
cycloneive_lcell_comb \imem|RAM~638 (
// Equation(s):
// \imem|RAM~638_combout  = (\CPU_RISCV|pc [10] & (((\CPU_RISCV|pc [3] & !\CPU_RISCV|pc [8])) # (!\CPU_RISCV|pc [6]))) # (!\CPU_RISCV|pc [10] & ((\CPU_RISCV|pc [3]) # ((\CPU_RISCV|pc [6]))))

	.dataa(\CPU_RISCV|pc [10]),
	.datab(\CPU_RISCV|pc [3]),
	.datac(\CPU_RISCV|pc [6]),
	.datad(\CPU_RISCV|pc [8]),
	.cin(gnd),
	.combout(\imem|RAM~638_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~638 .lut_mask = 16'h5EDE;
defparam \imem|RAM~638 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N22
cycloneive_lcell_comb \imem|RAM~634 (
// Equation(s):
// \imem|RAM~634_combout  = (\CPU_RISCV|pc [3] & (\CPU_RISCV|pc [6] $ (((\CPU_RISCV|pc [10]) # (\CPU_RISCV|pc [8]))))) # (!\CPU_RISCV|pc [3] & ((\CPU_RISCV|pc [6] & ((!\CPU_RISCV|pc [8]))) # (!\CPU_RISCV|pc [6] & (\CPU_RISCV|pc [10]))))

	.dataa(\CPU_RISCV|pc [10]),
	.datab(\CPU_RISCV|pc [3]),
	.datac(\CPU_RISCV|pc [6]),
	.datad(\CPU_RISCV|pc [8]),
	.cin(gnd),
	.combout(\imem|RAM~634_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~634 .lut_mask = 16'h0E7A;
defparam \imem|RAM~634 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N30
cycloneive_lcell_comb \imem|RAM~636 (
// Equation(s):
// \imem|RAM~636_combout  = (\CPU_RISCV|pc [10] & (!\CPU_RISCV|pc [3] & ((!\CPU_RISCV|pc [8]) # (!\CPU_RISCV|pc [6]))))

	.dataa(\CPU_RISCV|pc [10]),
	.datab(\CPU_RISCV|pc [3]),
	.datac(\CPU_RISCV|pc [6]),
	.datad(\CPU_RISCV|pc [8]),
	.cin(gnd),
	.combout(\imem|RAM~636_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~636 .lut_mask = 16'h0222;
defparam \imem|RAM~636 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N28
cycloneive_lcell_comb \imem|RAM~635 (
// Equation(s):
// \imem|RAM~635_combout  = (\CPU_RISCV|pc [10] & ((\CPU_RISCV|pc [3] & ((\CPU_RISCV|pc [6]) # (\CPU_RISCV|pc [8]))) # (!\CPU_RISCV|pc [3] & ((!\CPU_RISCV|pc [8]) # (!\CPU_RISCV|pc [6]))))) # (!\CPU_RISCV|pc [10] & (\CPU_RISCV|pc [8] & ((\CPU_RISCV|pc [6]) # 
// (!\CPU_RISCV|pc [3]))))

	.dataa(\CPU_RISCV|pc [10]),
	.datab(\CPU_RISCV|pc [3]),
	.datac(\CPU_RISCV|pc [6]),
	.datad(\CPU_RISCV|pc [8]),
	.cin(gnd),
	.combout(\imem|RAM~635_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~635 .lut_mask = 16'hDBA2;
defparam \imem|RAM~635 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N12
cycloneive_lcell_comb \imem|RAM~637 (
// Equation(s):
// \imem|RAM~637_combout  = (\CPU_RISCV|pc [7] & (\CPU_RISCV|pc [2])) # (!\CPU_RISCV|pc [7] & ((\CPU_RISCV|pc [2] & ((\imem|RAM~635_combout ))) # (!\CPU_RISCV|pc [2] & (\imem|RAM~636_combout ))))

	.dataa(\CPU_RISCV|pc [7]),
	.datab(\CPU_RISCV|pc [2]),
	.datac(\imem|RAM~636_combout ),
	.datad(\imem|RAM~635_combout ),
	.cin(gnd),
	.combout(\imem|RAM~637_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~637 .lut_mask = 16'hDC98;
defparam \imem|RAM~637 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N20
cycloneive_lcell_comb \imem|RAM~639 (
// Equation(s):
// \imem|RAM~639_combout  = (\CPU_RISCV|pc [7] & ((\imem|RAM~637_combout  & (\imem|RAM~638_combout )) # (!\imem|RAM~637_combout  & ((!\imem|RAM~634_combout ))))) # (!\CPU_RISCV|pc [7] & (((\imem|RAM~637_combout ))))

	.dataa(\imem|RAM~638_combout ),
	.datab(\CPU_RISCV|pc [7]),
	.datac(\imem|RAM~634_combout ),
	.datad(\imem|RAM~637_combout ),
	.cin(gnd),
	.combout(\imem|RAM~639_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~639 .lut_mask = 16'hBB0C;
defparam \imem|RAM~639 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N18
cycloneive_lcell_comb \imem|RAM~632 (
// Equation(s):
// \imem|RAM~632_combout  = \CPU_RISCV|pc [8] $ (((\CPU_RISCV|pc [10] & ((\CPU_RISCV|pc [2]))) # (!\CPU_RISCV|pc [10] & (\CPU_RISCV|pc [6] & !\CPU_RISCV|pc [2]))))

	.dataa(\CPU_RISCV|pc [6]),
	.datab(\CPU_RISCV|pc [10]),
	.datac(\CPU_RISCV|pc [2]),
	.datad(\CPU_RISCV|pc [8]),
	.cin(gnd),
	.combout(\imem|RAM~632_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~632 .lut_mask = 16'h3DC2;
defparam \imem|RAM~632 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N14
cycloneive_lcell_comb \imem|RAM~628 (
// Equation(s):
// \imem|RAM~628_combout  = (\CPU_RISCV|pc [8] & (\CPU_RISCV|pc [6] $ (((\CPU_RISCV|pc [2]))))) # (!\CPU_RISCV|pc [8] & (((!\CPU_RISCV|pc [10] & \CPU_RISCV|pc [2]))))

	.dataa(\CPU_RISCV|pc [6]),
	.datab(\CPU_RISCV|pc [10]),
	.datac(\CPU_RISCV|pc [2]),
	.datad(\CPU_RISCV|pc [8]),
	.cin(gnd),
	.combout(\imem|RAM~628_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~628 .lut_mask = 16'h5A30;
defparam \imem|RAM~628 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N4
cycloneive_lcell_comb \imem|RAM~629 (
// Equation(s):
// \imem|RAM~629_combout  = (\CPU_RISCV|pc [10] & ((\CPU_RISCV|pc [2] $ (\CPU_RISCV|pc [8])))) # (!\CPU_RISCV|pc [10] & (\CPU_RISCV|pc [6] & ((\CPU_RISCV|pc [8]))))

	.dataa(\CPU_RISCV|pc [10]),
	.datab(\CPU_RISCV|pc [6]),
	.datac(\CPU_RISCV|pc [2]),
	.datad(\CPU_RISCV|pc [8]),
	.cin(gnd),
	.combout(\imem|RAM~629_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~629 .lut_mask = 16'h4EA0;
defparam \imem|RAM~629 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N2
cycloneive_lcell_comb \imem|RAM~630 (
// Equation(s):
// \imem|RAM~630_combout  = (!\CPU_RISCV|pc [2] & ((\CPU_RISCV|pc [10] & (!\CPU_RISCV|pc [6] & !\CPU_RISCV|pc [8])) # (!\CPU_RISCV|pc [10] & ((\CPU_RISCV|pc [8])))))

	.dataa(\CPU_RISCV|pc [10]),
	.datab(\CPU_RISCV|pc [6]),
	.datac(\CPU_RISCV|pc [2]),
	.datad(\CPU_RISCV|pc [8]),
	.cin(gnd),
	.combout(\imem|RAM~630_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~630 .lut_mask = 16'h0502;
defparam \imem|RAM~630 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N24
cycloneive_lcell_comb \imem|RAM~631 (
// Equation(s):
// \imem|RAM~631_combout  = (\CPU_RISCV|pc [7] & (\CPU_RISCV|pc [3])) # (!\CPU_RISCV|pc [7] & ((\CPU_RISCV|pc [3] & (\imem|RAM~629_combout )) # (!\CPU_RISCV|pc [3] & ((\imem|RAM~630_combout )))))

	.dataa(\CPU_RISCV|pc [7]),
	.datab(\CPU_RISCV|pc [3]),
	.datac(\imem|RAM~629_combout ),
	.datad(\imem|RAM~630_combout ),
	.cin(gnd),
	.combout(\imem|RAM~631_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~631 .lut_mask = 16'hD9C8;
defparam \imem|RAM~631 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N8
cycloneive_lcell_comb \imem|RAM~633 (
// Equation(s):
// \imem|RAM~633_combout  = (\CPU_RISCV|pc [7] & ((\imem|RAM~631_combout  & (!\imem|RAM~632_combout )) # (!\imem|RAM~631_combout  & ((\imem|RAM~628_combout ))))) # (!\CPU_RISCV|pc [7] & (((\imem|RAM~631_combout ))))

	.dataa(\CPU_RISCV|pc [7]),
	.datab(\imem|RAM~632_combout ),
	.datac(\imem|RAM~628_combout ),
	.datad(\imem|RAM~631_combout ),
	.cin(gnd),
	.combout(\imem|RAM~633_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~633 .lut_mask = 16'h77A0;
defparam \imem|RAM~633 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N10
cycloneive_lcell_comb \imem|RAM~640 (
// Equation(s):
// \imem|RAM~640_combout  = (\CPU_RISCV|pc [9] & (\CPU_RISCV|pc [4])) # (!\CPU_RISCV|pc [9] & ((\CPU_RISCV|pc [4] & ((\imem|RAM~633_combout ))) # (!\CPU_RISCV|pc [4] & (\imem|RAM~639_combout ))))

	.dataa(\CPU_RISCV|pc [9]),
	.datab(\CPU_RISCV|pc [4]),
	.datac(\imem|RAM~639_combout ),
	.datad(\imem|RAM~633_combout ),
	.cin(gnd),
	.combout(\imem|RAM~640_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~640 .lut_mask = 16'hDC98;
defparam \imem|RAM~640 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N12
cycloneive_lcell_comb \imem|RAM~647 (
// Equation(s):
// \imem|RAM~647_combout  = (\CPU_RISCV|pc [9] & ((\imem|RAM~640_combout  & ((\imem|RAM~646_combout ))) # (!\imem|RAM~640_combout  & (\imem|RAM~627_combout )))) # (!\CPU_RISCV|pc [9] & (((\imem|RAM~640_combout ))))

	.dataa(\CPU_RISCV|pc [9]),
	.datab(\imem|RAM~627_combout ),
	.datac(\imem|RAM~646_combout ),
	.datad(\imem|RAM~640_combout ),
	.cin(gnd),
	.combout(\imem|RAM~647_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~647 .lut_mask = 16'hF588;
defparam \imem|RAM~647 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N24
cycloneive_lcell_comb \always0~11 (
// Equation(s):
// \always0~11_combout  = (!\imem|RAM~667_combout  & ((\CPU_RISCV|pc [5] & ((\imem|RAM~621_combout ))) # (!\CPU_RISCV|pc [5] & (\imem|RAM~647_combout ))))

	.dataa(\imem|RAM~647_combout ),
	.datab(\CPU_RISCV|pc [5]),
	.datac(\imem|RAM~621_combout ),
	.datad(\imem|RAM~667_combout ),
	.cin(gnd),
	.combout(\always0~11_combout ),
	.cout());
// synopsys translate_off
defparam \always0~11 .lut_mask = 16'h00E2;
defparam \always0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N12
cycloneive_lcell_comb \always0~8 (
// Equation(s):
// \always0~8_combout  = (\imem|RAM~477_combout  & (!\CPU_RISCV|pc [29] & (!\CPU_RISCV|pc [28] & \imem|RAM~517_combout )))

	.dataa(\imem|RAM~477_combout ),
	.datab(\CPU_RISCV|pc [29]),
	.datac(\CPU_RISCV|pc [28]),
	.datad(\imem|RAM~517_combout ),
	.cin(gnd),
	.combout(\always0~8_combout ),
	.cout());
// synopsys translate_off
defparam \always0~8 .lut_mask = 16'h0200;
defparam \always0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y34_N8
cycloneive_lcell_comb \always0~7 (
// Equation(s):
// \always0~7_combout  = (!\CPU_RISCV|pc [31] & ((\CPU_RISCV|pc [6] & (!\imem|RAM~440_combout )) # (!\CPU_RISCV|pc [6] & ((!\imem|RAM~414_combout )))))

	.dataa(\imem|RAM~440_combout ),
	.datab(\CPU_RISCV|pc [31]),
	.datac(\CPU_RISCV|pc [6]),
	.datad(\imem|RAM~414_combout ),
	.cin(gnd),
	.combout(\always0~7_combout ),
	.cout());
// synopsys translate_off
defparam \always0~7 .lut_mask = 16'h1013;
defparam \always0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N26
cycloneive_lcell_comb \always0~9 (
// Equation(s):
// \always0~9_combout  = (\always0~8_combout  & (!\imem|RAM~565_combout  & (!\CPU_RISCV|pc [30] & \always0~7_combout )))

	.dataa(\always0~8_combout ),
	.datab(\imem|RAM~565_combout ),
	.datac(\CPU_RISCV|pc [30]),
	.datad(\always0~7_combout ),
	.cin(gnd),
	.combout(\always0~9_combout ),
	.cout());
// synopsys translate_off
defparam \always0~9 .lut_mask = 16'h0200;
defparam \always0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N26
cycloneive_lcell_comb \always0~4 (
// Equation(s):
// \always0~4_combout  = (\CPU_RISCV|pc [4] & (!\CPU_RISCV|pc [2] & \imem|RAM~282_combout ))

	.dataa(\CPU_RISCV|pc [4]),
	.datab(gnd),
	.datac(\CPU_RISCV|pc [2]),
	.datad(\imem|RAM~282_combout ),
	.cin(gnd),
	.combout(\always0~4_combout ),
	.cout());
// synopsys translate_off
defparam \always0~4 .lut_mask = 16'h0A00;
defparam \always0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N28
cycloneive_lcell_comb \always0~6 (
// Equation(s):
// \always0~6_combout  = (\always0~4_combout  & (!\imem|RAM~311_combout  & (!\imem|RAM~343_combout  & !\imem|RAM~389_combout )))

	.dataa(\always0~4_combout ),
	.datab(\imem|RAM~311_combout ),
	.datac(\imem|RAM~343_combout ),
	.datad(\imem|RAM~389_combout ),
	.cin(gnd),
	.combout(\always0~6_combout ),
	.cout());
// synopsys translate_off
defparam \always0~6 .lut_mask = 16'h0002;
defparam \always0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N6
cycloneive_lcell_comb \always0~10 (
// Equation(s):
// \always0~10_combout  = (\always0~3_combout  & (!\imem|RAM~595_combout  & (\always0~9_combout  & \always0~6_combout )))

	.dataa(\always0~3_combout ),
	.datab(\imem|RAM~595_combout ),
	.datac(\always0~9_combout ),
	.datad(\always0~6_combout ),
	.cin(gnd),
	.combout(\always0~10_combout ),
	.cout());
// synopsys translate_off
defparam \always0~10 .lut_mask = 16'h2000;
defparam \always0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N0
cycloneive_lcell_comb \always0~21 (
// Equation(s):
// \always0~21_combout  = (!\CPU_RISCV|pc [13] & (!\CPU_RISCV|pc [12] & (!\CPU_RISCV|pc [11] & !\CPU_RISCV|pc [9])))

	.dataa(\CPU_RISCV|pc [13]),
	.datab(\CPU_RISCV|pc [12]),
	.datac(\CPU_RISCV|pc [11]),
	.datad(\CPU_RISCV|pc [9]),
	.cin(gnd),
	.combout(\always0~21_combout ),
	.cout());
// synopsys translate_off
defparam \always0~21 .lut_mask = 16'h0001;
defparam \always0~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N12
cycloneive_lcell_comb \always0~19 (
// Equation(s):
// \always0~19_combout  = (\CPU_RISCV|pc [3] & (!\CPU_RISCV|pc [10] & (!\CPU_RISCV|pc [7] & !\CPU_RISCV|pc [15])))

	.dataa(\CPU_RISCV|pc [3]),
	.datab(\CPU_RISCV|pc [10]),
	.datac(\CPU_RISCV|pc [7]),
	.datad(\CPU_RISCV|pc [15]),
	.cin(gnd),
	.combout(\always0~19_combout ),
	.cout());
// synopsys translate_off
defparam \always0~19 .lut_mask = 16'h0002;
defparam \always0~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N6
cycloneive_lcell_comb \always0~20 (
// Equation(s):
// \always0~20_combout  = (!\CPU_RISCV|pc [8] & (\always0~1_combout  & (!\CPU_RISCV|pc [14] & \always0~19_combout )))

	.dataa(\CPU_RISCV|pc [8]),
	.datab(\always0~1_combout ),
	.datac(\CPU_RISCV|pc [14]),
	.datad(\always0~19_combout ),
	.cin(gnd),
	.combout(\always0~20_combout ),
	.cout());
// synopsys translate_off
defparam \always0~20 .lut_mask = 16'h0400;
defparam \always0~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y39_N20
cycloneive_lcell_comb \always0~22 (
// Equation(s):
// \always0~22_combout  = (!\CPU_RISCV|pc [0] & (\always0~21_combout  & (\always0~20_combout  & !\CPU_RISCV|pc [1])))

	.dataa(\CPU_RISCV|pc [0]),
	.datab(\always0~21_combout ),
	.datac(\always0~20_combout ),
	.datad(\CPU_RISCV|pc [1]),
	.cin(gnd),
	.combout(\always0~22_combout ),
	.cout());
// synopsys translate_off
defparam \always0~22 .lut_mask = 16'h0040;
defparam \always0~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N6
cycloneive_lcell_comb \always0~14 (
// Equation(s):
// \always0~14_combout  = (!\CPU_RISCV|pc [22] & (!\CPU_RISCV|pc [23] & (!\imem|RAM~908_combout  & !\imem|RAM~868_combout )))

	.dataa(\CPU_RISCV|pc [22]),
	.datab(\CPU_RISCV|pc [23]),
	.datac(\imem|RAM~908_combout ),
	.datad(\imem|RAM~868_combout ),
	.cin(gnd),
	.combout(\always0~14_combout ),
	.cout());
// synopsys translate_off
defparam \always0~14 .lut_mask = 16'h0001;
defparam \always0~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N30
cycloneive_lcell_comb \always0~15 (
// Equation(s):
// \always0~15_combout  = (!\CPU_RISCV|pc [20] & (!\imem|RAM~1002_combout  & (\imem|RAM~956_combout  & !\CPU_RISCV|pc [21])))

	.dataa(\CPU_RISCV|pc [20]),
	.datab(\imem|RAM~1002_combout ),
	.datac(\imem|RAM~956_combout ),
	.datad(\CPU_RISCV|pc [21]),
	.cin(gnd),
	.combout(\always0~15_combout ),
	.cout());
// synopsys translate_off
defparam \always0~15 .lut_mask = 16'h0010;
defparam \always0~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N12
cycloneive_lcell_comb \always0~12 (
// Equation(s):
// \always0~12_combout  = (!\CPU_RISCV|pc [27] & (!\CPU_RISCV|pc [26] & (!\imem|RAM~724_combout  & !\imem|RAM~687_combout )))

	.dataa(\CPU_RISCV|pc [27]),
	.datab(\CPU_RISCV|pc [26]),
	.datac(\imem|RAM~724_combout ),
	.datad(\imem|RAM~687_combout ),
	.cin(gnd),
	.combout(\always0~12_combout ),
	.cout());
// synopsys translate_off
defparam \always0~12 .lut_mask = 16'h0001;
defparam \always0~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N24
cycloneive_lcell_comb \always0~13 (
// Equation(s):
// \always0~13_combout  = (!\imem|RAM~822_combout  & (!\CPU_RISCV|pc [24] & (!\CPU_RISCV|pc [25] & \imem|RAM~776_combout )))

	.dataa(\imem|RAM~822_combout ),
	.datab(\CPU_RISCV|pc [24]),
	.datac(\CPU_RISCV|pc [25]),
	.datad(\imem|RAM~776_combout ),
	.cin(gnd),
	.combout(\always0~13_combout ),
	.cout());
// synopsys translate_off
defparam \always0~13 .lut_mask = 16'h0100;
defparam \always0~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N4
cycloneive_lcell_comb \always0~16 (
// Equation(s):
// \always0~16_combout  = (\always0~14_combout  & (\always0~15_combout  & (\always0~12_combout  & \always0~13_combout )))

	.dataa(\always0~14_combout ),
	.datab(\always0~15_combout ),
	.datac(\always0~12_combout ),
	.datad(\always0~13_combout ),
	.cin(gnd),
	.combout(\always0~16_combout ),
	.cout());
// synopsys translate_off
defparam \always0~16 .lut_mask = 16'h8000;
defparam \always0~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N8
cycloneive_lcell_comb \always0~18 (
// Equation(s):
// \always0~18_combout  = (!\imem|RAM~1196_combout  & (!\CPU_RISCV|pc [17] & (!\CPU_RISCV|pc [16] & \imem|RAM~1154_combout )))

	.dataa(\imem|RAM~1196_combout ),
	.datab(\CPU_RISCV|pc [17]),
	.datac(\CPU_RISCV|pc [16]),
	.datad(\imem|RAM~1154_combout ),
	.cin(gnd),
	.combout(\always0~18_combout ),
	.cout());
// synopsys translate_off
defparam \always0~18 .lut_mask = 16'h0100;
defparam \always0~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N14
cycloneive_lcell_comb \always0~17 (
// Equation(s):
// \always0~17_combout  = (!\CPU_RISCV|pc [18] & (!\imem|RAM~1055_combout  & (!\imem|RAM~1104_combout  & !\CPU_RISCV|pc [19])))

	.dataa(\CPU_RISCV|pc [18]),
	.datab(\imem|RAM~1055_combout ),
	.datac(\imem|RAM~1104_combout ),
	.datad(\CPU_RISCV|pc [19]),
	.cin(gnd),
	.combout(\always0~17_combout ),
	.cout());
// synopsys translate_off
defparam \always0~17 .lut_mask = 16'h0001;
defparam \always0~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N2
cycloneive_lcell_comb \always0~23 (
// Equation(s):
// \always0~23_combout  = (\always0~22_combout  & (\always0~16_combout  & (\always0~18_combout  & \always0~17_combout )))

	.dataa(\always0~22_combout ),
	.datab(\always0~16_combout ),
	.datac(\always0~18_combout ),
	.datad(\always0~17_combout ),
	.cin(gnd),
	.combout(\always0~23_combout ),
	.cout());
// synopsys translate_off
defparam \always0~23 .lut_mask = 16'h8000;
defparam \always0~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N24
cycloneive_lcell_comb \LEDR~0 (
// Equation(s):
// \LEDR~0_combout  = (\LEDR[0]~reg0_q ) # ((\always0~11_combout  & (\always0~10_combout  & \always0~23_combout )))

	.dataa(\always0~11_combout ),
	.datab(\always0~10_combout ),
	.datac(\LEDR[0]~reg0_q ),
	.datad(\always0~23_combout ),
	.cin(gnd),
	.combout(\LEDR~0_combout ),
	.cout());
// synopsys translate_off
defparam \LEDR~0 .lut_mask = 16'hF8F0;
defparam \LEDR~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y34_N25
dffeas \LEDR[0]~reg0 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\LEDR~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LEDR[0]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \LEDR[0]~reg0 .is_wysiwyg = "true";
defparam \LEDR[0]~reg0 .power_up = "low";
// synopsys translate_on

// Location: PLL_1
cycloneive_pll \clk_wiz_1_inst|altpll_component|auto_generated|pll1 (
	.areset(gnd),
	.pfdena(vcc),
	.fbin(\clk_wiz_1_inst|altpll_component|auto_generated|wire_pll1_fbout ),
	.phaseupdown(gnd),
	.phasestep(gnd),
	.scandata(gnd),
	.scanclk(gnd),
	.scanclkena(vcc),
	.configupdate(gnd),
	.clkswitch(gnd),
	.inclk({gnd,\sysclk~input_o }),
	.phasecounterselect(3'b000),
	.phasedone(),
	.scandataout(),
	.scandone(),
	.activeclock(),
	.locked(),
	.vcooverrange(),
	.vcounderrange(),
	.fbout(\clk_wiz_1_inst|altpll_component|auto_generated|wire_pll1_fbout ),
	.clk(\clk_wiz_1_inst|altpll_component|auto_generated|pll1_CLK_bus ),
	.clkbad());
// synopsys translate_off
defparam \clk_wiz_1_inst|altpll_component|auto_generated|pll1 .auto_settings = "false";
defparam \clk_wiz_1_inst|altpll_component|auto_generated|pll1 .bandwidth_type = "medium";
defparam \clk_wiz_1_inst|altpll_component|auto_generated|pll1 .c0_high = 11;
defparam \clk_wiz_1_inst|altpll_component|auto_generated|pll1 .c0_initial = 1;
defparam \clk_wiz_1_inst|altpll_component|auto_generated|pll1 .c0_low = 10;
defparam \clk_wiz_1_inst|altpll_component|auto_generated|pll1 .c0_mode = "odd";
defparam \clk_wiz_1_inst|altpll_component|auto_generated|pll1 .c0_ph = 0;
defparam \clk_wiz_1_inst|altpll_component|auto_generated|pll1 .c1_high = 0;
defparam \clk_wiz_1_inst|altpll_component|auto_generated|pll1 .c1_initial = 0;
defparam \clk_wiz_1_inst|altpll_component|auto_generated|pll1 .c1_low = 0;
defparam \clk_wiz_1_inst|altpll_component|auto_generated|pll1 .c1_mode = "bypass";
defparam \clk_wiz_1_inst|altpll_component|auto_generated|pll1 .c1_ph = 0;
defparam \clk_wiz_1_inst|altpll_component|auto_generated|pll1 .c1_use_casc_in = "off";
defparam \clk_wiz_1_inst|altpll_component|auto_generated|pll1 .c2_high = 0;
defparam \clk_wiz_1_inst|altpll_component|auto_generated|pll1 .c2_initial = 0;
defparam \clk_wiz_1_inst|altpll_component|auto_generated|pll1 .c2_low = 0;
defparam \clk_wiz_1_inst|altpll_component|auto_generated|pll1 .c2_mode = "bypass";
defparam \clk_wiz_1_inst|altpll_component|auto_generated|pll1 .c2_ph = 0;
defparam \clk_wiz_1_inst|altpll_component|auto_generated|pll1 .c2_use_casc_in = "off";
defparam \clk_wiz_1_inst|altpll_component|auto_generated|pll1 .c3_high = 0;
defparam \clk_wiz_1_inst|altpll_component|auto_generated|pll1 .c3_initial = 0;
defparam \clk_wiz_1_inst|altpll_component|auto_generated|pll1 .c3_low = 0;
defparam \clk_wiz_1_inst|altpll_component|auto_generated|pll1 .c3_mode = "bypass";
defparam \clk_wiz_1_inst|altpll_component|auto_generated|pll1 .c3_ph = 0;
defparam \clk_wiz_1_inst|altpll_component|auto_generated|pll1 .c3_use_casc_in = "off";
defparam \clk_wiz_1_inst|altpll_component|auto_generated|pll1 .c4_high = 0;
defparam \clk_wiz_1_inst|altpll_component|auto_generated|pll1 .c4_initial = 0;
defparam \clk_wiz_1_inst|altpll_component|auto_generated|pll1 .c4_low = 0;
defparam \clk_wiz_1_inst|altpll_component|auto_generated|pll1 .c4_mode = "bypass";
defparam \clk_wiz_1_inst|altpll_component|auto_generated|pll1 .c4_ph = 0;
defparam \clk_wiz_1_inst|altpll_component|auto_generated|pll1 .c4_use_casc_in = "off";
defparam \clk_wiz_1_inst|altpll_component|auto_generated|pll1 .charge_pump_current_bits = 1;
defparam \clk_wiz_1_inst|altpll_component|auto_generated|pll1 .clk0_counter = "c0";
defparam \clk_wiz_1_inst|altpll_component|auto_generated|pll1 .clk0_divide_by = 147;
defparam \clk_wiz_1_inst|altpll_component|auto_generated|pll1 .clk0_duty_cycle = 50;
defparam \clk_wiz_1_inst|altpll_component|auto_generated|pll1 .clk0_multiply_by = 74;
defparam \clk_wiz_1_inst|altpll_component|auto_generated|pll1 .clk0_phase_shift = "0";
defparam \clk_wiz_1_inst|altpll_component|auto_generated|pll1 .clk1_counter = "unused";
defparam \clk_wiz_1_inst|altpll_component|auto_generated|pll1 .clk1_divide_by = 0;
defparam \clk_wiz_1_inst|altpll_component|auto_generated|pll1 .clk1_duty_cycle = 50;
defparam \clk_wiz_1_inst|altpll_component|auto_generated|pll1 .clk1_multiply_by = 0;
defparam \clk_wiz_1_inst|altpll_component|auto_generated|pll1 .clk1_phase_shift = "0";
defparam \clk_wiz_1_inst|altpll_component|auto_generated|pll1 .clk2_counter = "unused";
defparam \clk_wiz_1_inst|altpll_component|auto_generated|pll1 .clk2_divide_by = 0;
defparam \clk_wiz_1_inst|altpll_component|auto_generated|pll1 .clk2_duty_cycle = 50;
defparam \clk_wiz_1_inst|altpll_component|auto_generated|pll1 .clk2_multiply_by = 0;
defparam \clk_wiz_1_inst|altpll_component|auto_generated|pll1 .clk2_phase_shift = "0";
defparam \clk_wiz_1_inst|altpll_component|auto_generated|pll1 .clk3_counter = "unused";
defparam \clk_wiz_1_inst|altpll_component|auto_generated|pll1 .clk3_divide_by = 0;
defparam \clk_wiz_1_inst|altpll_component|auto_generated|pll1 .clk3_duty_cycle = 50;
defparam \clk_wiz_1_inst|altpll_component|auto_generated|pll1 .clk3_multiply_by = 0;
defparam \clk_wiz_1_inst|altpll_component|auto_generated|pll1 .clk3_phase_shift = "0";
defparam \clk_wiz_1_inst|altpll_component|auto_generated|pll1 .clk4_counter = "unused";
defparam \clk_wiz_1_inst|altpll_component|auto_generated|pll1 .clk4_divide_by = 0;
defparam \clk_wiz_1_inst|altpll_component|auto_generated|pll1 .clk4_duty_cycle = 50;
defparam \clk_wiz_1_inst|altpll_component|auto_generated|pll1 .clk4_multiply_by = 0;
defparam \clk_wiz_1_inst|altpll_component|auto_generated|pll1 .clk4_phase_shift = "0";
defparam \clk_wiz_1_inst|altpll_component|auto_generated|pll1 .compensate_clock = "clock0";
defparam \clk_wiz_1_inst|altpll_component|auto_generated|pll1 .inclk0_input_frequency = 20000;
defparam \clk_wiz_1_inst|altpll_component|auto_generated|pll1 .inclk1_input_frequency = 0;
defparam \clk_wiz_1_inst|altpll_component|auto_generated|pll1 .loop_filter_c_bits = 0;
defparam \clk_wiz_1_inst|altpll_component|auto_generated|pll1 .loop_filter_r_bits = 16;
defparam \clk_wiz_1_inst|altpll_component|auto_generated|pll1 .m = 74;
defparam \clk_wiz_1_inst|altpll_component|auto_generated|pll1 .m_initial = 1;
defparam \clk_wiz_1_inst|altpll_component|auto_generated|pll1 .m_ph = 0;
defparam \clk_wiz_1_inst|altpll_component|auto_generated|pll1 .n = 7;
defparam \clk_wiz_1_inst|altpll_component|auto_generated|pll1 .operation_mode = "normal";
defparam \clk_wiz_1_inst|altpll_component|auto_generated|pll1 .pfd_max = 200000;
defparam \clk_wiz_1_inst|altpll_component|auto_generated|pll1 .pfd_min = 3076;
defparam \clk_wiz_1_inst|altpll_component|auto_generated|pll1 .self_reset_on_loss_lock = "off";
defparam \clk_wiz_1_inst|altpll_component|auto_generated|pll1 .simulation_type = "functional";
defparam \clk_wiz_1_inst|altpll_component|auto_generated|pll1 .switch_over_type = "auto";
defparam \clk_wiz_1_inst|altpll_component|auto_generated|pll1 .vco_center = 1538;
defparam \clk_wiz_1_inst|altpll_component|auto_generated|pll1 .vco_divide_by = 0;
defparam \clk_wiz_1_inst|altpll_component|auto_generated|pll1 .vco_frequency_control = "auto";
defparam \clk_wiz_1_inst|altpll_component|auto_generated|pll1 .vco_max = 3333;
defparam \clk_wiz_1_inst|altpll_component|auto_generated|pll1 .vco_min = 1538;
defparam \clk_wiz_1_inst|altpll_component|auto_generated|pll1 .vco_multiply_by = 0;
defparam \clk_wiz_1_inst|altpll_component|auto_generated|pll1 .vco_phase_shift_step = 236;
defparam \clk_wiz_1_inst|altpll_component|auto_generated|pll1 .vco_post_scale = 2;
// synopsys translate_on

// Location: CLKCTRL_G3
cycloneive_clkctrl \clk_wiz_1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clk_wiz_1_inst|altpll_component|auto_generated|wire_pll1_clk [0]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk_wiz_1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ));
// synopsys translate_off
defparam \clk_wiz_1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl .clock_type = "global clock";
defparam \clk_wiz_1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X54_Y57_N8
cycloneive_lcell_comb \video|CounterY[0]~10 (
// Equation(s):
// \video|CounterY[0]~10_combout  = \video|CounterY [0] $ (VCC)
// \video|CounterY[0]~11  = CARRY(\video|CounterY [0])

	.dataa(gnd),
	.datab(\video|CounterY [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\video|CounterY[0]~10_combout ),
	.cout(\video|CounterY[0]~11 ));
// synopsys translate_off
defparam \video|CounterY[0]~10 .lut_mask = 16'h33CC;
defparam \video|CounterY[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y57_N24
cycloneive_lcell_comb \video|CounterY[8]~27 (
// Equation(s):
// \video|CounterY[8]~27_combout  = (\video|CounterY [8] & (\video|CounterY[7]~26  $ (GND))) # (!\video|CounterY [8] & (!\video|CounterY[7]~26  & VCC))
// \video|CounterY[8]~28  = CARRY((\video|CounterY [8] & !\video|CounterY[7]~26 ))

	.dataa(gnd),
	.datab(\video|CounterY [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\video|CounterY[7]~26 ),
	.combout(\video|CounterY[8]~27_combout ),
	.cout(\video|CounterY[8]~28 ));
// synopsys translate_off
defparam \video|CounterY[8]~27 .lut_mask = 16'hC30C;
defparam \video|CounterY[8]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y57_N26
cycloneive_lcell_comb \video|CounterY[9]~29 (
// Equation(s):
// \video|CounterY[9]~29_combout  = \video|CounterY [9] $ (\video|CounterY[8]~28 )

	.dataa(\video|CounterY [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\video|CounterY[8]~28 ),
	.combout(\video|CounterY[9]~29_combout ),
	.cout());
// synopsys translate_off
defparam \video|CounterY[9]~29 .lut_mask = 16'h5A5A;
defparam \video|CounterY[9]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y57_N6
cycloneive_lcell_comb \video|CounterX[0]~10 (
// Equation(s):
// \video|CounterX[0]~10_combout  = \video|CounterX [0] $ (VCC)
// \video|CounterX[0]~11  = CARRY(\video|CounterX [0])

	.dataa(\video|CounterX [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\video|CounterX[0]~10_combout ),
	.cout(\video|CounterX[0]~11 ));
// synopsys translate_off
defparam \video|CounterX[0]~10 .lut_mask = 16'h55AA;
defparam \video|CounterX[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y57_N7
dffeas \video|CounterX[0] (
	.clk(\clk_wiz_1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\video|CounterX[0]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\video|CounterX[7]~24_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\video|CounterX [0]),
	.prn(vcc));
// synopsys translate_off
defparam \video|CounterX[0] .is_wysiwyg = "true";
defparam \video|CounterX[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y57_N8
cycloneive_lcell_comb \video|CounterX[1]~12 (
// Equation(s):
// \video|CounterX[1]~12_combout  = (\video|CounterX [1] & (!\video|CounterX[0]~11 )) # (!\video|CounterX [1] & ((\video|CounterX[0]~11 ) # (GND)))
// \video|CounterX[1]~13  = CARRY((!\video|CounterX[0]~11 ) # (!\video|CounterX [1]))

	.dataa(gnd),
	.datab(\video|CounterX [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\video|CounterX[0]~11 ),
	.combout(\video|CounterX[1]~12_combout ),
	.cout(\video|CounterX[1]~13 ));
// synopsys translate_off
defparam \video|CounterX[1]~12 .lut_mask = 16'h3C3F;
defparam \video|CounterX[1]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X53_Y57_N9
dffeas \video|CounterX[1] (
	.clk(\clk_wiz_1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\video|CounterX[1]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\video|CounterX[7]~24_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\video|CounterX [1]),
	.prn(vcc));
// synopsys translate_off
defparam \video|CounterX[1] .is_wysiwyg = "true";
defparam \video|CounterX[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y57_N10
cycloneive_lcell_comb \video|CounterX[2]~14 (
// Equation(s):
// \video|CounterX[2]~14_combout  = (\video|CounterX [2] & (\video|CounterX[1]~13  $ (GND))) # (!\video|CounterX [2] & (!\video|CounterX[1]~13  & VCC))
// \video|CounterX[2]~15  = CARRY((\video|CounterX [2] & !\video|CounterX[1]~13 ))

	.dataa(\video|CounterX [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\video|CounterX[1]~13 ),
	.combout(\video|CounterX[2]~14_combout ),
	.cout(\video|CounterX[2]~15 ));
// synopsys translate_off
defparam \video|CounterX[2]~14 .lut_mask = 16'hA50A;
defparam \video|CounterX[2]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X53_Y57_N11
dffeas \video|CounterX[2] (
	.clk(\clk_wiz_1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\video|CounterX[2]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\video|CounterX[7]~24_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\video|CounterX [2]),
	.prn(vcc));
// synopsys translate_off
defparam \video|CounterX[2] .is_wysiwyg = "true";
defparam \video|CounterX[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y57_N12
cycloneive_lcell_comb \video|CounterX[3]~16 (
// Equation(s):
// \video|CounterX[3]~16_combout  = (\video|CounterX [3] & (!\video|CounterX[2]~15 )) # (!\video|CounterX [3] & ((\video|CounterX[2]~15 ) # (GND)))
// \video|CounterX[3]~17  = CARRY((!\video|CounterX[2]~15 ) # (!\video|CounterX [3]))

	.dataa(\video|CounterX [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\video|CounterX[2]~15 ),
	.combout(\video|CounterX[3]~16_combout ),
	.cout(\video|CounterX[3]~17 ));
// synopsys translate_off
defparam \video|CounterX[3]~16 .lut_mask = 16'h5A5F;
defparam \video|CounterX[3]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X53_Y57_N13
dffeas \video|CounterX[3] (
	.clk(\clk_wiz_1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\video|CounterX[3]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\video|CounterX[7]~24_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\video|CounterX [3]),
	.prn(vcc));
// synopsys translate_off
defparam \video|CounterX[3] .is_wysiwyg = "true";
defparam \video|CounterX[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y57_N14
cycloneive_lcell_comb \video|CounterX[4]~18 (
// Equation(s):
// \video|CounterX[4]~18_combout  = (\video|CounterX [4] & (\video|CounterX[3]~17  $ (GND))) # (!\video|CounterX [4] & (!\video|CounterX[3]~17  & VCC))
// \video|CounterX[4]~19  = CARRY((\video|CounterX [4] & !\video|CounterX[3]~17 ))

	.dataa(gnd),
	.datab(\video|CounterX [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\video|CounterX[3]~17 ),
	.combout(\video|CounterX[4]~18_combout ),
	.cout(\video|CounterX[4]~19 ));
// synopsys translate_off
defparam \video|CounterX[4]~18 .lut_mask = 16'hC30C;
defparam \video|CounterX[4]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X53_Y57_N15
dffeas \video|CounterX[4] (
	.clk(\clk_wiz_1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\video|CounterX[4]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\video|CounterX[7]~24_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\video|CounterX [4]),
	.prn(vcc));
// synopsys translate_off
defparam \video|CounterX[4] .is_wysiwyg = "true";
defparam \video|CounterX[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y57_N16
cycloneive_lcell_comb \video|CounterX[5]~20 (
// Equation(s):
// \video|CounterX[5]~20_combout  = (\video|CounterX [5] & (!\video|CounterX[4]~19 )) # (!\video|CounterX [5] & ((\video|CounterX[4]~19 ) # (GND)))
// \video|CounterX[5]~21  = CARRY((!\video|CounterX[4]~19 ) # (!\video|CounterX [5]))

	.dataa(\video|CounterX [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\video|CounterX[4]~19 ),
	.combout(\video|CounterX[5]~20_combout ),
	.cout(\video|CounterX[5]~21 ));
// synopsys translate_off
defparam \video|CounterX[5]~20 .lut_mask = 16'h5A5F;
defparam \video|CounterX[5]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X53_Y57_N17
dffeas \video|CounterX[5] (
	.clk(\clk_wiz_1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\video|CounterX[5]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\video|CounterX[7]~24_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\video|CounterX [5]),
	.prn(vcc));
// synopsys translate_off
defparam \video|CounterX[5] .is_wysiwyg = "true";
defparam \video|CounterX[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y57_N18
cycloneive_lcell_comb \video|CounterX[6]~22 (
// Equation(s):
// \video|CounterX[6]~22_combout  = (\video|CounterX [6] & (\video|CounterX[5]~21  $ (GND))) # (!\video|CounterX [6] & (!\video|CounterX[5]~21  & VCC))
// \video|CounterX[6]~23  = CARRY((\video|CounterX [6] & !\video|CounterX[5]~21 ))

	.dataa(gnd),
	.datab(\video|CounterX [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\video|CounterX[5]~21 ),
	.combout(\video|CounterX[6]~22_combout ),
	.cout(\video|CounterX[6]~23 ));
// synopsys translate_off
defparam \video|CounterX[6]~22 .lut_mask = 16'hC30C;
defparam \video|CounterX[6]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X53_Y57_N19
dffeas \video|CounterX[6] (
	.clk(\clk_wiz_1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\video|CounterX[6]~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\video|CounterX[7]~24_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\video|CounterX [6]),
	.prn(vcc));
// synopsys translate_off
defparam \video|CounterX[6] .is_wysiwyg = "true";
defparam \video|CounterX[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y57_N20
cycloneive_lcell_comb \video|CounterX[7]~25 (
// Equation(s):
// \video|CounterX[7]~25_combout  = (\video|CounterX [7] & (!\video|CounterX[6]~23 )) # (!\video|CounterX [7] & ((\video|CounterX[6]~23 ) # (GND)))
// \video|CounterX[7]~26  = CARRY((!\video|CounterX[6]~23 ) # (!\video|CounterX [7]))

	.dataa(gnd),
	.datab(\video|CounterX [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\video|CounterX[6]~23 ),
	.combout(\video|CounterX[7]~25_combout ),
	.cout(\video|CounterX[7]~26 ));
// synopsys translate_off
defparam \video|CounterX[7]~25 .lut_mask = 16'h3C3F;
defparam \video|CounterX[7]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X53_Y57_N21
dffeas \video|CounterX[7] (
	.clk(\clk_wiz_1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\video|CounterX[7]~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\video|CounterX[7]~24_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\video|CounterX [7]),
	.prn(vcc));
// synopsys translate_off
defparam \video|CounterX[7] .is_wysiwyg = "true";
defparam \video|CounterX[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y57_N22
cycloneive_lcell_comb \video|CounterX[8]~27 (
// Equation(s):
// \video|CounterX[8]~27_combout  = (\video|CounterX [8] & (\video|CounterX[7]~26  $ (GND))) # (!\video|CounterX [8] & (!\video|CounterX[7]~26  & VCC))
// \video|CounterX[8]~28  = CARRY((\video|CounterX [8] & !\video|CounterX[7]~26 ))

	.dataa(\video|CounterX [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\video|CounterX[7]~26 ),
	.combout(\video|CounterX[8]~27_combout ),
	.cout(\video|CounterX[8]~28 ));
// synopsys translate_off
defparam \video|CounterX[8]~27 .lut_mask = 16'hA50A;
defparam \video|CounterX[8]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X53_Y57_N23
dffeas \video|CounterX[8] (
	.clk(\clk_wiz_1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\video|CounterX[8]~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\video|CounterX[7]~24_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\video|CounterX [8]),
	.prn(vcc));
// synopsys translate_off
defparam \video|CounterX[8] .is_wysiwyg = "true";
defparam \video|CounterX[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y57_N24
cycloneive_lcell_comb \video|CounterX[9]~29 (
// Equation(s):
// \video|CounterX[9]~29_combout  = \video|CounterX[8]~28  $ (\video|CounterX [9])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\video|CounterX [9]),
	.cin(\video|CounterX[8]~28 ),
	.combout(\video|CounterX[9]~29_combout ),
	.cout());
// synopsys translate_off
defparam \video|CounterX[9]~29 .lut_mask = 16'h0FF0;
defparam \video|CounterX[9]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X53_Y57_N25
dffeas \video|CounterX[9] (
	.clk(\clk_wiz_1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\video|CounterX[9]~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\video|CounterX[7]~24_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\video|CounterX [9]),
	.prn(vcc));
// synopsys translate_off
defparam \video|CounterX[9] .is_wysiwyg = "true";
defparam \video|CounterX[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y57_N30
cycloneive_lcell_comb \video|Equal0~1 (
// Equation(s):
// \video|Equal0~1_combout  = (\video|CounterX [4]) # (!\video|CounterX [9])

	.dataa(gnd),
	.datab(gnd),
	.datac(\video|CounterX [4]),
	.datad(\video|CounterX [9]),
	.cin(gnd),
	.combout(\video|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \video|Equal0~1 .lut_mask = 16'hF0FF;
defparam \video|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y57_N0
cycloneive_lcell_comb \video|vga_HS~0 (
// Equation(s):
// \video|vga_HS~0_combout  = (!\video|CounterX [3] & (!\video|CounterX [2] & (!\video|CounterX [1] & !\video|CounterX [0])))

	.dataa(\video|CounterX [3]),
	.datab(\video|CounterX [2]),
	.datac(\video|CounterX [1]),
	.datad(\video|CounterX [0]),
	.cin(gnd),
	.combout(\video|vga_HS~0_combout ),
	.cout());
// synopsys translate_off
defparam \video|vga_HS~0 .lut_mask = 16'h0001;
defparam \video|vga_HS~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y57_N28
cycloneive_lcell_comb \video|Equal0~0 (
// Equation(s):
// \video|Equal0~0_combout  = ((\video|CounterX [6]) # ((\video|CounterX [7]) # (!\video|CounterX [8]))) # (!\video|CounterX [5])

	.dataa(\video|CounterX [5]),
	.datab(\video|CounterX [6]),
	.datac(\video|CounterX [8]),
	.datad(\video|CounterX [7]),
	.cin(gnd),
	.combout(\video|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \video|Equal0~0 .lut_mask = 16'hFFDF;
defparam \video|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y57_N2
cycloneive_lcell_comb \video|CounterX[7]~24 (
// Equation(s):
// \video|CounterX[7]~24_combout  = (\SW[0]~input_o ) # ((!\video|Equal0~1_combout  & (\video|vga_HS~0_combout  & !\video|Equal0~0_combout )))

	.dataa(\video|Equal0~1_combout ),
	.datab(\video|vga_HS~0_combout ),
	.datac(\video|Equal0~0_combout ),
	.datad(\SW[0]~input_o ),
	.cin(gnd),
	.combout(\video|CounterX[7]~24_combout ),
	.cout());
// synopsys translate_off
defparam \video|CounterX[7]~24 .lut_mask = 16'hFF04;
defparam \video|CounterX[7]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y57_N27
dffeas \video|CounterY[9] (
	.clk(\clk_wiz_1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\video|CounterY[9]~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\video|CounterY[5]~22_combout ),
	.sload(gnd),
	.ena(\video|CounterX[7]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\video|CounterY [9]),
	.prn(vcc));
// synopsys translate_off
defparam \video|CounterY[9] .is_wysiwyg = "true";
defparam \video|CounterY[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y57_N6
cycloneive_lcell_comb \video|Equal1~1 (
// Equation(s):
// \video|Equal1~1_combout  = ((\video|CounterY [8]) # ((\video|CounterY [7]) # (\video|CounterY [6]))) # (!\video|CounterY [9])

	.dataa(\video|CounterY [9]),
	.datab(\video|CounterY [8]),
	.datac(\video|CounterY [7]),
	.datad(\video|CounterY [6]),
	.cin(gnd),
	.combout(\video|Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \video|Equal1~1 .lut_mask = 16'hFFFD;
defparam \video|Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y57_N28
cycloneive_lcell_comb \video|Equal1~2 (
// Equation(s):
// \video|Equal1~2_combout  = (\video|CounterY [1]) # (!\video|CounterY [2])

	.dataa(\video|CounterY [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(\video|CounterY [2]),
	.cin(gnd),
	.combout(\video|Equal1~2_combout ),
	.cout());
// synopsys translate_off
defparam \video|Equal1~2 .lut_mask = 16'hAAFF;
defparam \video|Equal1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y57_N0
cycloneive_lcell_comb \video|Equal1~0 (
// Equation(s):
// \video|Equal1~0_combout  = (\video|CounterY [5]) # (((\video|CounterY [4]) # (!\video|CounterY [0])) # (!\video|CounterY [3]))

	.dataa(\video|CounterY [5]),
	.datab(\video|CounterY [3]),
	.datac(\video|CounterY [0]),
	.datad(\video|CounterY [4]),
	.cin(gnd),
	.combout(\video|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \video|Equal1~0 .lut_mask = 16'hFFBF;
defparam \video|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y57_N4
cycloneive_lcell_comb \video|CounterY[5]~22 (
// Equation(s):
// \video|CounterY[5]~22_combout  = (\SW[0]~input_o ) # ((!\video|Equal1~1_combout  & (!\video|Equal1~2_combout  & !\video|Equal1~0_combout )))

	.dataa(\video|Equal1~1_combout ),
	.datab(\video|Equal1~2_combout ),
	.datac(\video|Equal1~0_combout ),
	.datad(\SW[0]~input_o ),
	.cin(gnd),
	.combout(\video|CounterY[5]~22_combout ),
	.cout());
// synopsys translate_off
defparam \video|CounterY[5]~22 .lut_mask = 16'hFF01;
defparam \video|CounterY[5]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y57_N9
dffeas \video|CounterY[0] (
	.clk(\clk_wiz_1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\video|CounterY[0]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\video|CounterY[5]~22_combout ),
	.sload(gnd),
	.ena(\video|CounterX[7]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\video|CounterY [0]),
	.prn(vcc));
// synopsys translate_off
defparam \video|CounterY[0] .is_wysiwyg = "true";
defparam \video|CounterY[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y57_N10
cycloneive_lcell_comb \video|CounterY[1]~12 (
// Equation(s):
// \video|CounterY[1]~12_combout  = (\video|CounterY [1] & (!\video|CounterY[0]~11 )) # (!\video|CounterY [1] & ((\video|CounterY[0]~11 ) # (GND)))
// \video|CounterY[1]~13  = CARRY((!\video|CounterY[0]~11 ) # (!\video|CounterY [1]))

	.dataa(\video|CounterY [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\video|CounterY[0]~11 ),
	.combout(\video|CounterY[1]~12_combout ),
	.cout(\video|CounterY[1]~13 ));
// synopsys translate_off
defparam \video|CounterY[1]~12 .lut_mask = 16'h5A5F;
defparam \video|CounterY[1]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X54_Y57_N11
dffeas \video|CounterY[1] (
	.clk(\clk_wiz_1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\video|CounterY[1]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\video|CounterY[5]~22_combout ),
	.sload(gnd),
	.ena(\video|CounterX[7]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\video|CounterY [1]),
	.prn(vcc));
// synopsys translate_off
defparam \video|CounterY[1] .is_wysiwyg = "true";
defparam \video|CounterY[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y57_N12
cycloneive_lcell_comb \video|CounterY[2]~14 (
// Equation(s):
// \video|CounterY[2]~14_combout  = (\video|CounterY [2] & (\video|CounterY[1]~13  $ (GND))) # (!\video|CounterY [2] & (!\video|CounterY[1]~13  & VCC))
// \video|CounterY[2]~15  = CARRY((\video|CounterY [2] & !\video|CounterY[1]~13 ))

	.dataa(\video|CounterY [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\video|CounterY[1]~13 ),
	.combout(\video|CounterY[2]~14_combout ),
	.cout(\video|CounterY[2]~15 ));
// synopsys translate_off
defparam \video|CounterY[2]~14 .lut_mask = 16'hA50A;
defparam \video|CounterY[2]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X54_Y57_N13
dffeas \video|CounterY[2] (
	.clk(\clk_wiz_1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\video|CounterY[2]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\video|CounterY[5]~22_combout ),
	.sload(gnd),
	.ena(\video|CounterX[7]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\video|CounterY [2]),
	.prn(vcc));
// synopsys translate_off
defparam \video|CounterY[2] .is_wysiwyg = "true";
defparam \video|CounterY[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y57_N14
cycloneive_lcell_comb \video|CounterY[3]~16 (
// Equation(s):
// \video|CounterY[3]~16_combout  = (\video|CounterY [3] & (!\video|CounterY[2]~15 )) # (!\video|CounterY [3] & ((\video|CounterY[2]~15 ) # (GND)))
// \video|CounterY[3]~17  = CARRY((!\video|CounterY[2]~15 ) # (!\video|CounterY [3]))

	.dataa(gnd),
	.datab(\video|CounterY [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\video|CounterY[2]~15 ),
	.combout(\video|CounterY[3]~16_combout ),
	.cout(\video|CounterY[3]~17 ));
// synopsys translate_off
defparam \video|CounterY[3]~16 .lut_mask = 16'h3C3F;
defparam \video|CounterY[3]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X54_Y57_N15
dffeas \video|CounterY[3] (
	.clk(\clk_wiz_1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\video|CounterY[3]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\video|CounterY[5]~22_combout ),
	.sload(gnd),
	.ena(\video|CounterX[7]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\video|CounterY [3]),
	.prn(vcc));
// synopsys translate_off
defparam \video|CounterY[3] .is_wysiwyg = "true";
defparam \video|CounterY[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y57_N16
cycloneive_lcell_comb \video|CounterY[4]~18 (
// Equation(s):
// \video|CounterY[4]~18_combout  = (\video|CounterY [4] & (\video|CounterY[3]~17  $ (GND))) # (!\video|CounterY [4] & (!\video|CounterY[3]~17  & VCC))
// \video|CounterY[4]~19  = CARRY((\video|CounterY [4] & !\video|CounterY[3]~17 ))

	.dataa(gnd),
	.datab(\video|CounterY [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\video|CounterY[3]~17 ),
	.combout(\video|CounterY[4]~18_combout ),
	.cout(\video|CounterY[4]~19 ));
// synopsys translate_off
defparam \video|CounterY[4]~18 .lut_mask = 16'hC30C;
defparam \video|CounterY[4]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X54_Y57_N17
dffeas \video|CounterY[4] (
	.clk(\clk_wiz_1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\video|CounterY[4]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\video|CounterY[5]~22_combout ),
	.sload(gnd),
	.ena(\video|CounterX[7]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\video|CounterY [4]),
	.prn(vcc));
// synopsys translate_off
defparam \video|CounterY[4] .is_wysiwyg = "true";
defparam \video|CounterY[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y57_N18
cycloneive_lcell_comb \video|CounterY[5]~20 (
// Equation(s):
// \video|CounterY[5]~20_combout  = (\video|CounterY [5] & (!\video|CounterY[4]~19 )) # (!\video|CounterY [5] & ((\video|CounterY[4]~19 ) # (GND)))
// \video|CounterY[5]~21  = CARRY((!\video|CounterY[4]~19 ) # (!\video|CounterY [5]))

	.dataa(gnd),
	.datab(\video|CounterY [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\video|CounterY[4]~19 ),
	.combout(\video|CounterY[5]~20_combout ),
	.cout(\video|CounterY[5]~21 ));
// synopsys translate_off
defparam \video|CounterY[5]~20 .lut_mask = 16'h3C3F;
defparam \video|CounterY[5]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X54_Y57_N19
dffeas \video|CounterY[5] (
	.clk(\clk_wiz_1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\video|CounterY[5]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\video|CounterY[5]~22_combout ),
	.sload(gnd),
	.ena(\video|CounterX[7]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\video|CounterY [5]),
	.prn(vcc));
// synopsys translate_off
defparam \video|CounterY[5] .is_wysiwyg = "true";
defparam \video|CounterY[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y57_N20
cycloneive_lcell_comb \video|CounterY[6]~23 (
// Equation(s):
// \video|CounterY[6]~23_combout  = (\video|CounterY [6] & (\video|CounterY[5]~21  $ (GND))) # (!\video|CounterY [6] & (!\video|CounterY[5]~21  & VCC))
// \video|CounterY[6]~24  = CARRY((\video|CounterY [6] & !\video|CounterY[5]~21 ))

	.dataa(gnd),
	.datab(\video|CounterY [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\video|CounterY[5]~21 ),
	.combout(\video|CounterY[6]~23_combout ),
	.cout(\video|CounterY[6]~24 ));
// synopsys translate_off
defparam \video|CounterY[6]~23 .lut_mask = 16'hC30C;
defparam \video|CounterY[6]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X54_Y57_N21
dffeas \video|CounterY[6] (
	.clk(\clk_wiz_1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\video|CounterY[6]~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\video|CounterY[5]~22_combout ),
	.sload(gnd),
	.ena(\video|CounterX[7]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\video|CounterY [6]),
	.prn(vcc));
// synopsys translate_off
defparam \video|CounterY[6] .is_wysiwyg = "true";
defparam \video|CounterY[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y57_N22
cycloneive_lcell_comb \video|CounterY[7]~25 (
// Equation(s):
// \video|CounterY[7]~25_combout  = (\video|CounterY [7] & (!\video|CounterY[6]~24 )) # (!\video|CounterY [7] & ((\video|CounterY[6]~24 ) # (GND)))
// \video|CounterY[7]~26  = CARRY((!\video|CounterY[6]~24 ) # (!\video|CounterY [7]))

	.dataa(\video|CounterY [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\video|CounterY[6]~24 ),
	.combout(\video|CounterY[7]~25_combout ),
	.cout(\video|CounterY[7]~26 ));
// synopsys translate_off
defparam \video|CounterY[7]~25 .lut_mask = 16'h5A5F;
defparam \video|CounterY[7]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X54_Y57_N23
dffeas \video|CounterY[7] (
	.clk(\clk_wiz_1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\video|CounterY[7]~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\video|CounterY[5]~22_combout ),
	.sload(gnd),
	.ena(\video|CounterX[7]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\video|CounterY [7]),
	.prn(vcc));
// synopsys translate_off
defparam \video|CounterY[7] .is_wysiwyg = "true";
defparam \video|CounterY[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y57_N25
dffeas \video|CounterY[8] (
	.clk(\clk_wiz_1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\video|CounterY[8]~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\video|CounterY[5]~22_combout ),
	.sload(gnd),
	.ena(\video|CounterX[7]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\video|CounterY [8]),
	.prn(vcc));
// synopsys translate_off
defparam \video|CounterY[8] .is_wysiwyg = "true";
defparam \video|CounterY[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y58_N18
cycloneive_lcell_comb \video|vaddr[2]~0 (
// Equation(s):
// \video|vaddr[2]~0_combout  = (\video|CounterX [7] & (\video|CounterY [5] $ (VCC))) # (!\video|CounterX [7] & (\video|CounterY [5] & VCC))
// \video|vaddr[2]~1  = CARRY((\video|CounterX [7] & \video|CounterY [5]))

	.dataa(\video|CounterX [7]),
	.datab(\video|CounterY [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\video|vaddr[2]~0_combout ),
	.cout(\video|vaddr[2]~1 ));
// synopsys translate_off
defparam \video|vaddr[2]~0 .lut_mask = 16'h6688;
defparam \video|vaddr[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y58_N20
cycloneive_lcell_comb \video|vaddr[3]~2 (
// Equation(s):
// \video|vaddr[3]~2_combout  = (\video|CounterX [8] & ((\video|CounterY [6] & (\video|vaddr[2]~1  & VCC)) # (!\video|CounterY [6] & (!\video|vaddr[2]~1 )))) # (!\video|CounterX [8] & ((\video|CounterY [6] & (!\video|vaddr[2]~1 )) # (!\video|CounterY [6] & 
// ((\video|vaddr[2]~1 ) # (GND)))))
// \video|vaddr[3]~3  = CARRY((\video|CounterX [8] & (!\video|CounterY [6] & !\video|vaddr[2]~1 )) # (!\video|CounterX [8] & ((!\video|vaddr[2]~1 ) # (!\video|CounterY [6]))))

	.dataa(\video|CounterX [8]),
	.datab(\video|CounterY [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\video|vaddr[2]~1 ),
	.combout(\video|vaddr[3]~2_combout ),
	.cout(\video|vaddr[3]~3 ));
// synopsys translate_off
defparam \video|vaddr[3]~2 .lut_mask = 16'h9617;
defparam \video|vaddr[3]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y58_N22
cycloneive_lcell_comb \video|vaddr[4]~4 (
// Equation(s):
// \video|vaddr[4]~4_combout  = ((\video|CounterY [7] $ (\video|CounterY [5] $ (!\video|vaddr[3]~3 )))) # (GND)
// \video|vaddr[4]~5  = CARRY((\video|CounterY [7] & ((\video|CounterY [5]) # (!\video|vaddr[3]~3 ))) # (!\video|CounterY [7] & (\video|CounterY [5] & !\video|vaddr[3]~3 )))

	.dataa(\video|CounterY [7]),
	.datab(\video|CounterY [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\video|vaddr[3]~3 ),
	.combout(\video|vaddr[4]~4_combout ),
	.cout(\video|vaddr[4]~5 ));
// synopsys translate_off
defparam \video|vaddr[4]~4 .lut_mask = 16'h698E;
defparam \video|vaddr[4]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y58_N24
cycloneive_lcell_comb \video|vaddr[5]~6 (
// Equation(s):
// \video|vaddr[5]~6_combout  = (\video|CounterY [8] & ((\video|CounterY [6] & (\video|vaddr[4]~5  & VCC)) # (!\video|CounterY [6] & (!\video|vaddr[4]~5 )))) # (!\video|CounterY [8] & ((\video|CounterY [6] & (!\video|vaddr[4]~5 )) # (!\video|CounterY [6] & 
// ((\video|vaddr[4]~5 ) # (GND)))))
// \video|vaddr[5]~7  = CARRY((\video|CounterY [8] & (!\video|CounterY [6] & !\video|vaddr[4]~5 )) # (!\video|CounterY [8] & ((!\video|vaddr[4]~5 ) # (!\video|CounterY [6]))))

	.dataa(\video|CounterY [8]),
	.datab(\video|CounterY [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\video|vaddr[4]~5 ),
	.combout(\video|vaddr[5]~6_combout ),
	.cout(\video|vaddr[5]~7 ));
// synopsys translate_off
defparam \video|vaddr[5]~6 .lut_mask = 16'h9617;
defparam \video|vaddr[5]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y58_N26
cycloneive_lcell_comb \video|vaddr[6]~8 (
// Equation(s):
// \video|vaddr[6]~8_combout  = (\video|CounterY [7] & (\video|vaddr[5]~7  $ (GND))) # (!\video|CounterY [7] & (!\video|vaddr[5]~7  & VCC))
// \video|vaddr[6]~9  = CARRY((\video|CounterY [7] & !\video|vaddr[5]~7 ))

	.dataa(\video|CounterY [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\video|vaddr[5]~7 ),
	.combout(\video|vaddr[6]~8_combout ),
	.cout(\video|vaddr[6]~9 ));
// synopsys translate_off
defparam \video|vaddr[6]~8 .lut_mask = 16'hA50A;
defparam \video|vaddr[6]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y58_N28
cycloneive_lcell_comb \video|vaddr[7]~10 (
// Equation(s):
// \video|vaddr[7]~10_combout  = (\video|CounterY [8] & (!\video|vaddr[6]~9 )) # (!\video|CounterY [8] & ((\video|vaddr[6]~9 ) # (GND)))
// \video|vaddr[7]~11  = CARRY((!\video|vaddr[6]~9 ) # (!\video|CounterY [8]))

	.dataa(\video|CounterY [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\video|vaddr[6]~9 ),
	.combout(\video|vaddr[7]~10_combout ),
	.cout(\video|vaddr[7]~11 ));
// synopsys translate_off
defparam \video|vaddr[7]~10 .lut_mask = 16'h5A5F;
defparam \video|vaddr[7]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y58_N30
cycloneive_lcell_comb \video|vaddr[8]~12 (
// Equation(s):
// \video|vaddr[8]~12_combout  = !\video|vaddr[7]~11 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\video|vaddr[7]~11 ),
	.combout(\video|vaddr[8]~12_combout ),
	.cout());
// synopsys translate_off
defparam \video|vaddr[8]~12 .lut_mask = 16'h0F0F;
defparam \video|vaddr[8]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y58_N22
cycloneive_lcell_comb \video|VGA_R[0]~3 (
// Equation(s):
// \video|VGA_R[0]~3_combout  = (\video|vaddr[8]~12_combout  & (!\video|vaddr[7]~10_combout  & (!\SW[0]~input_o  & !\video|vaddr[6]~8_combout )))

	.dataa(\video|vaddr[8]~12_combout ),
	.datab(\video|vaddr[7]~10_combout ),
	.datac(\SW[0]~input_o ),
	.datad(\video|vaddr[6]~8_combout ),
	.cin(gnd),
	.combout(\video|VGA_R[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \video|VGA_R[0]~3 .lut_mask = 16'h0002;
defparam \video|VGA_R[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y55_N2
cycloneive_lcell_comb \video|VGA_R[0]~0 (
// Equation(s):
// \video|VGA_R[0]~0_combout  = (\video|CounterX [6] & (((!\video|vaddr[3]~2_combout  & !\video|CounterX [5])) # (!\video|vaddr[2]~0_combout ))) # (!\video|CounterX [6] & (!\video|vaddr[3]~2_combout ))

	.dataa(\video|vaddr[3]~2_combout ),
	.datab(\video|CounterX [5]),
	.datac(\video|CounterX [6]),
	.datad(\video|vaddr[2]~0_combout ),
	.cin(gnd),
	.combout(\video|VGA_R[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \video|VGA_R[0]~0 .lut_mask = 16'h15F5;
defparam \video|VGA_R[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y55_N4
cycloneive_lcell_comb \video|VGA_R[0]~1 (
// Equation(s):
// \video|VGA_R[0]~1_combout  = (\video|vaddr[3]~2_combout  & ((\video|vaddr[2]~0_combout ) # ((\video|CounterX [5] & !\video|CounterX [6])))) # (!\video|vaddr[3]~2_combout  & (\video|CounterX [5] & (!\video|CounterX [6])))

	.dataa(\video|vaddr[3]~2_combout ),
	.datab(\video|CounterX [5]),
	.datac(\video|CounterX [6]),
	.datad(\video|vaddr[2]~0_combout ),
	.cin(gnd),
	.combout(\video|VGA_R[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \video|VGA_R[0]~1 .lut_mask = 16'hAE0C;
defparam \video|VGA_R[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y58_N20
cycloneive_lcell_comb \video|VGA_R[0]~2 (
// Equation(s):
// \video|VGA_R[0]~2_combout  = (\video|vaddr[4]~4_combout  & (((!\video|vaddr[5]~6_combout )))) # (!\video|vaddr[4]~4_combout  & ((\video|VGA_R[0]~0_combout ) # ((!\video|vaddr[5]~6_combout  & \video|VGA_R[0]~1_combout ))))

	.dataa(\video|VGA_R[0]~0_combout ),
	.datab(\video|vaddr[5]~6_combout ),
	.datac(\video|VGA_R[0]~1_combout ),
	.datad(\video|vaddr[4]~4_combout ),
	.cin(gnd),
	.combout(\video|VGA_R[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \video|VGA_R[0]~2 .lut_mask = 16'h33BA;
defparam \video|VGA_R[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y55_N12
cycloneive_lcell_comb \dmem|RAM~65615 (
// Equation(s):
// \dmem|RAM~65615_combout  = (\video|vaddr[3]~2_combout  & (((\video|vaddr[7]~10_combout ) # (!\video|CounterX [6])) # (!\video|CounterX [5]))) # (!\video|vaddr[3]~2_combout  & (\video|vaddr[7]~10_combout  & ((!\video|CounterX [6]) # (!\video|CounterX 
// [5]))))

	.dataa(\video|vaddr[3]~2_combout ),
	.datab(\video|CounterX [5]),
	.datac(\video|CounterX [6]),
	.datad(\video|vaddr[7]~10_combout ),
	.cin(gnd),
	.combout(\dmem|RAM~65615_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|RAM~65615 .lut_mask = 16'hBF2A;
defparam \dmem|RAM~65615 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y55_N22
cycloneive_lcell_comb \dmem|RAM~65616 (
// Equation(s):
// \dmem|RAM~65616_combout  = (\video|CounterX [6] & ((\dmem|RAM~65615_combout ) # (\video|vaddr[3]~2_combout  $ (\video|vaddr[2]~0_combout )))) # (!\video|CounterX [6] & (\dmem|RAM~65615_combout  $ (((!\video|vaddr[3]~2_combout  & \video|vaddr[2]~0_combout 
// )))))

	.dataa(\dmem|RAM~65615_combout ),
	.datab(\video|CounterX [6]),
	.datac(\video|vaddr[3]~2_combout ),
	.datad(\video|vaddr[2]~0_combout ),
	.cin(gnd),
	.combout(\dmem|RAM~65616_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|RAM~65616 .lut_mask = 16'hADEA;
defparam \dmem|RAM~65616 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y55_N8
cycloneive_lcell_comb \dmem|RAM~65617 (
// Equation(s):
// \dmem|RAM~65617_combout  = (\video|vaddr[3]~2_combout  & ((\video|CounterX [5]) # ((\video|CounterX [6])))) # (!\video|vaddr[3]~2_combout  & ((\video|CounterX [6] $ (\video|vaddr[2]~0_combout ))))

	.dataa(\video|vaddr[3]~2_combout ),
	.datab(\video|CounterX [5]),
	.datac(\video|CounterX [6]),
	.datad(\video|vaddr[2]~0_combout ),
	.cin(gnd),
	.combout(\dmem|RAM~65617_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|RAM~65617 .lut_mask = 16'hADF8;
defparam \dmem|RAM~65617 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y55_N14
cycloneive_lcell_comb \dmem|RAM~65618 (
// Equation(s):
// \dmem|RAM~65618_combout  = (\video|vaddr[7]~10_combout  & (\dmem|RAM~65617_combout  & ((\video|vaddr[2]~0_combout ) # (!\video|vaddr[3]~2_combout )))) # (!\video|vaddr[7]~10_combout  & (\video|vaddr[3]~2_combout  & ((\dmem|RAM~65617_combout ) # 
// (\video|vaddr[2]~0_combout ))))

	.dataa(\video|vaddr[3]~2_combout ),
	.datab(\video|vaddr[7]~10_combout ),
	.datac(\dmem|RAM~65617_combout ),
	.datad(\video|vaddr[2]~0_combout ),
	.cin(gnd),
	.combout(\dmem|RAM~65618_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|RAM~65618 .lut_mask = 16'hE260;
defparam \dmem|RAM~65618 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y55_N10
cycloneive_lcell_comb \dmem|RAM~65614 (
// Equation(s):
// \dmem|RAM~65614_combout  = (!\SW[0]~input_o  & ((\video|vaddr[6]~8_combout  & (\dmem|RAM~65616_combout )) # (!\video|vaddr[6]~8_combout  & ((\dmem|RAM~65618_combout )))))

	.dataa(\dmem|RAM~65616_combout ),
	.datab(\dmem|RAM~65618_combout ),
	.datac(\SW[0]~input_o ),
	.datad(\video|vaddr[6]~8_combout ),
	.cin(gnd),
	.combout(\dmem|RAM~65614_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|RAM~65614 .lut_mask = 16'h0A0C;
defparam \dmem|RAM~65614 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y55_N24
cycloneive_lcell_comb \dmem|RAM~65619 (
// Equation(s):
// \dmem|RAM~65619_combout  = (\video|vaddr[3]~2_combout  & (((\video|CounterX [6]) # (\video|vaddr[2]~0_combout )))) # (!\video|vaddr[3]~2_combout  & ((\video|CounterX [5] & ((!\video|vaddr[2]~0_combout ))) # (!\video|CounterX [5] & (!\video|CounterX 
// [6]))))

	.dataa(\video|vaddr[3]~2_combout ),
	.datab(\video|CounterX [5]),
	.datac(\video|CounterX [6]),
	.datad(\video|vaddr[2]~0_combout ),
	.cin(gnd),
	.combout(\dmem|RAM~65619_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|RAM~65619 .lut_mask = 16'hABE5;
defparam \dmem|RAM~65619 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y55_N26
cycloneive_lcell_comb \dmem|RAM~65620 (
// Equation(s):
// \dmem|RAM~65620_combout  = (\dmem|RAM~65619_combout  & ((\video|vaddr[7]~10_combout ) # ((!\video|vaddr[3]~2_combout )))) # (!\dmem|RAM~65619_combout  & (!\video|vaddr[3]~2_combout  & (\video|vaddr[7]~10_combout  $ (!\video|vaddr[2]~0_combout ))))

	.dataa(\dmem|RAM~65619_combout ),
	.datab(\video|vaddr[7]~10_combout ),
	.datac(\video|vaddr[3]~2_combout ),
	.datad(\video|vaddr[2]~0_combout ),
	.cin(gnd),
	.combout(\dmem|RAM~65620_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|RAM~65620 .lut_mask = 16'h8E8B;
defparam \dmem|RAM~65620 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y55_N16
cycloneive_lcell_comb \dmem|RAM~65575 (
// Equation(s):
// \dmem|RAM~65575_combout  = (\video|CounterX [6] & (\video|vaddr[3]~2_combout  & ((\video|CounterX [5]) # (\video|vaddr[2]~0_combout )))) # (!\video|CounterX [6] & (!\video|CounterX [5] & ((\video|vaddr[3]~2_combout ) # (\video|vaddr[2]~0_combout ))))

	.dataa(\video|vaddr[3]~2_combout ),
	.datab(\video|CounterX [5]),
	.datac(\video|CounterX [6]),
	.datad(\video|vaddr[2]~0_combout ),
	.cin(gnd),
	.combout(\dmem|RAM~65575_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|RAM~65575 .lut_mask = 16'hA382;
defparam \dmem|RAM~65575 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y55_N30
cycloneive_lcell_comb \dmem|RAM~65574 (
// Equation(s):
// \dmem|RAM~65574_combout  = (\video|vaddr[3]~2_combout  & (((!\video|CounterX [6] & !\video|vaddr[2]~0_combout )))) # (!\video|vaddr[3]~2_combout  & ((\video|CounterX [5]) # ((\video|CounterX [6]) # (\video|vaddr[2]~0_combout ))))

	.dataa(\video|vaddr[3]~2_combout ),
	.datab(\video|CounterX [5]),
	.datac(\video|CounterX [6]),
	.datad(\video|vaddr[2]~0_combout ),
	.cin(gnd),
	.combout(\dmem|RAM~65574_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|RAM~65574 .lut_mask = 16'h555E;
defparam \dmem|RAM~65574 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y55_N18
cycloneive_lcell_comb \dmem|RAM~65573 (
// Equation(s):
// \dmem|RAM~65573_combout  = (\video|vaddr[7]~10_combout  & (\dmem|RAM~65575_combout )) # (!\video|vaddr[7]~10_combout  & ((\dmem|RAM~65574_combout )))

	.dataa(gnd),
	.datab(\dmem|RAM~65575_combout ),
	.datac(\dmem|RAM~65574_combout ),
	.datad(\video|vaddr[7]~10_combout ),
	.cin(gnd),
	.combout(\dmem|RAM~65573_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|RAM~65573 .lut_mask = 16'hCCF0;
defparam \dmem|RAM~65573 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y55_N20
cycloneive_lcell_comb \dmem|RAM~65613 (
// Equation(s):
// \dmem|RAM~65613_combout  = (!\SW[0]~input_o  & ((\video|vaddr[6]~8_combout  & (\dmem|RAM~65620_combout )) # (!\video|vaddr[6]~8_combout  & ((\dmem|RAM~65573_combout )))))

	.dataa(\dmem|RAM~65620_combout ),
	.datab(\dmem|RAM~65573_combout ),
	.datac(\SW[0]~input_o ),
	.datad(\video|vaddr[6]~8_combout ),
	.cin(gnd),
	.combout(\dmem|RAM~65613_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|RAM~65613 .lut_mask = 16'h0A0C;
defparam \dmem|RAM~65613 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y58_N12
cycloneive_lcell_comb \dmem|RAM~65602 (
// Equation(s):
// \dmem|RAM~65602_combout  = (\video|vaddr[5]~6_combout ) # ((\dmem|RAM~65613_combout  & \video|vaddr[4]~4_combout ))

	.dataa(gnd),
	.datab(\video|vaddr[5]~6_combout ),
	.datac(\dmem|RAM~65613_combout ),
	.datad(\video|vaddr[4]~4_combout ),
	.cin(gnd),
	.combout(\dmem|RAM~65602_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|RAM~65602 .lut_mask = 16'hFCCC;
defparam \dmem|RAM~65602 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y55_N28
cycloneive_lcell_comb \dmem|RAM~65600 (
// Equation(s):
// \dmem|RAM~65600_combout  = (\video|vaddr[2]~0_combout  & (!\video|vaddr[3]~2_combout  & ((!\video|CounterX [6])))) # (!\video|vaddr[2]~0_combout  & (\video|CounterX [5] & (\video|vaddr[3]~2_combout  $ (!\video|CounterX [6]))))

	.dataa(\video|vaddr[3]~2_combout ),
	.datab(\video|CounterX [5]),
	.datac(\video|CounterX [6]),
	.datad(\video|vaddr[2]~0_combout ),
	.cin(gnd),
	.combout(\dmem|RAM~65600_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|RAM~65600 .lut_mask = 16'h0584;
defparam \dmem|RAM~65600 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y54_N8
cycloneive_lcell_comb \dmem|RAM~65596 (
// Equation(s):
// \dmem|RAM~65596_combout  = (\video|vaddr[3]~2_combout  & (((!\video|CounterX [6] & !\video|CounterX [5])) # (!\video|vaddr[2]~0_combout ))) # (!\video|vaddr[3]~2_combout  & ((\video|CounterX [6]) # ((\video|CounterX [5]) # (\video|vaddr[2]~0_combout ))))

	.dataa(\video|vaddr[3]~2_combout ),
	.datab(\video|CounterX [6]),
	.datac(\video|CounterX [5]),
	.datad(\video|vaddr[2]~0_combout ),
	.cin(gnd),
	.combout(\dmem|RAM~65596_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|RAM~65596 .lut_mask = 16'h57FE;
defparam \dmem|RAM~65596 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y54_N26
cycloneive_lcell_comb \dmem|RAM~65597 (
// Equation(s):
// \dmem|RAM~65597_combout  = (\video|vaddr[7]~10_combout  & ((!\video|vaddr[6]~8_combout ))) # (!\video|vaddr[7]~10_combout  & (\dmem|RAM~65596_combout  & \video|vaddr[6]~8_combout ))

	.dataa(gnd),
	.datab(\video|vaddr[7]~10_combout ),
	.datac(\dmem|RAM~65596_combout ),
	.datad(\video|vaddr[6]~8_combout ),
	.cin(gnd),
	.combout(\dmem|RAM~65597_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|RAM~65597 .lut_mask = 16'h30CC;
defparam \dmem|RAM~65597 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y54_N4
cycloneive_lcell_comb \dmem|RAM~65594 (
// Equation(s):
// \dmem|RAM~65594_combout  = (!\video|CounterX [6] & \video|vaddr[2]~0_combout )

	.dataa(gnd),
	.datab(\video|CounterX [6]),
	.datac(gnd),
	.datad(\video|vaddr[2]~0_combout ),
	.cin(gnd),
	.combout(\dmem|RAM~65594_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|RAM~65594 .lut_mask = 16'h3300;
defparam \dmem|RAM~65594 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y54_N24
cycloneive_lcell_comb \dmem|RAM~65592 (
// Equation(s):
// \dmem|RAM~65592_combout  = (\video|CounterX [6] & (\video|CounterX [5] & \video|vaddr[2]~0_combout )) # (!\video|CounterX [6] & ((\video|CounterX [5]) # (\video|vaddr[2]~0_combout )))

	.dataa(gnd),
	.datab(\video|CounterX [6]),
	.datac(\video|CounterX [5]),
	.datad(\video|vaddr[2]~0_combout ),
	.cin(gnd),
	.combout(\dmem|RAM~65592_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|RAM~65592 .lut_mask = 16'hF330;
defparam \dmem|RAM~65592 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y54_N10
cycloneive_lcell_comb \dmem|RAM~65593 (
// Equation(s):
// \dmem|RAM~65593_combout  = (\SW[0]~input_o  & (!\dmem|RAM~0_q )) # (!\SW[0]~input_o  & ((\dmem|RAM~65592_combout  & ((!\video|CounterX [6]))) # (!\dmem|RAM~65592_combout  & ((\video|CounterX [6]) # (!\dmem|RAM~0_q )))))

	.dataa(\dmem|RAM~0_q ),
	.datab(\dmem|RAM~65592_combout ),
	.datac(\SW[0]~input_o ),
	.datad(\video|CounterX [6]),
	.cin(gnd),
	.combout(\dmem|RAM~65593_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|RAM~65593 .lut_mask = 16'h535D;
defparam \dmem|RAM~65593 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y54_N2
cycloneive_lcell_comb \dmem|RAM~65595 (
// Equation(s):
// \dmem|RAM~65595_combout  = (\video|vaddr[3]~2_combout  & ((\SW[0]~input_o  & ((\dmem|RAM~65593_combout ))) # (!\SW[0]~input_o  & (\dmem|RAM~65594_combout )))) # (!\video|vaddr[3]~2_combout  & (((\dmem|RAM~65593_combout ))))

	.dataa(\video|vaddr[3]~2_combout ),
	.datab(\SW[0]~input_o ),
	.datac(\dmem|RAM~65594_combout ),
	.datad(\dmem|RAM~65593_combout ),
	.cin(gnd),
	.combout(\dmem|RAM~65595_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|RAM~65595 .lut_mask = 16'hFD20;
defparam \dmem|RAM~65595 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y54_N16
cycloneive_lcell_comb \dmem|RAM~65598 (
// Equation(s):
// \dmem|RAM~65598_combout  = (\SW[0]~input_o  & (((\dmem|RAM~65595_combout )))) # (!\SW[0]~input_o  & (!\dmem|RAM~65597_combout  & ((\dmem|RAM~65595_combout ) # (\video|vaddr[6]~8_combout ))))

	.dataa(\dmem|RAM~65597_combout ),
	.datab(\dmem|RAM~65595_combout ),
	.datac(\SW[0]~input_o ),
	.datad(\video|vaddr[6]~8_combout ),
	.cin(gnd),
	.combout(\dmem|RAM~65598_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|RAM~65598 .lut_mask = 16'hC5C4;
defparam \dmem|RAM~65598 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y58_N28
cycloneive_lcell_comb \dmem|RAM~65599 (
// Equation(s):
// \dmem|RAM~65599_combout  = (!\SW[0]~input_o  & \video|vaddr[7]~10_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\SW[0]~input_o ),
	.datad(\video|vaddr[7]~10_combout ),
	.cin(gnd),
	.combout(\dmem|RAM~65599_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|RAM~65599 .lut_mask = 16'h0F00;
defparam \dmem|RAM~65599 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y58_N18
cycloneive_lcell_comb \dmem|RAM~65601 (
// Equation(s):
// \dmem|RAM~65601_combout  = (\dmem|RAM~65598_combout  & (((!\dmem|RAM~65599_combout )) # (!\dmem|RAM~65600_combout ))) # (!\dmem|RAM~65598_combout  & (((\video|vaddr[3]~2_combout  & \dmem|RAM~65599_combout ))))

	.dataa(\dmem|RAM~65600_combout ),
	.datab(\dmem|RAM~65598_combout ),
	.datac(\video|vaddr[3]~2_combout ),
	.datad(\dmem|RAM~65599_combout ),
	.cin(gnd),
	.combout(\dmem|RAM~65601_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|RAM~65601 .lut_mask = 16'h74CC;
defparam \dmem|RAM~65601 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y58_N26
cycloneive_lcell_comb \dmem|RAM~65603 (
// Equation(s):
// \dmem|RAM~65603_combout  = (\SW[0]~input_o  & (((\dmem|RAM~65601_combout )))) # (!\SW[0]~input_o  & ((\dmem|RAM~65602_combout  & ((\video|vaddr[4]~4_combout ))) # (!\dmem|RAM~65602_combout  & (\dmem|RAM~65601_combout  & !\video|vaddr[4]~4_combout ))))

	.dataa(\dmem|RAM~65602_combout ),
	.datab(\dmem|RAM~65601_combout ),
	.datac(\SW[0]~input_o ),
	.datad(\video|vaddr[4]~4_combout ),
	.cin(gnd),
	.combout(\dmem|RAM~65603_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|RAM~65603 .lut_mask = 16'hCAC4;
defparam \dmem|RAM~65603 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y58_N10
cycloneive_lcell_comb \video|VGA_R[0]~5 (
// Equation(s):
// \video|VGA_R[0]~5_combout  = (!\video|vaddr[8]~12_combout  & ((\dmem|RAM~65603_combout  & ((\dmem|RAM~65614_combout ) # (!\video|vaddr[5]~6_combout ))) # (!\dmem|RAM~65603_combout  & ((\video|vaddr[5]~6_combout )))))

	.dataa(\video|vaddr[8]~12_combout ),
	.datab(\dmem|RAM~65614_combout ),
	.datac(\dmem|RAM~65603_combout ),
	.datad(\video|vaddr[5]~6_combout ),
	.cin(gnd),
	.combout(\video|VGA_R[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \video|VGA_R[0]~5 .lut_mask = 16'h4550;
defparam \video|VGA_R[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y54_N12
cycloneive_lcell_comb \dmem|RAM~65611 (
// Equation(s):
// \dmem|RAM~65611_combout  = (\video|CounterX [6]) # (\video|vaddr[3]~2_combout  $ (\video|vaddr[2]~0_combout ))

	.dataa(gnd),
	.datab(\video|CounterX [6]),
	.datac(\video|vaddr[3]~2_combout ),
	.datad(\video|vaddr[2]~0_combout ),
	.cin(gnd),
	.combout(\dmem|RAM~65611_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|RAM~65611 .lut_mask = 16'hCFFC;
defparam \dmem|RAM~65611 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y54_N6
cycloneive_lcell_comb \dmem|RAM~65604 (
// Equation(s):
// \dmem|RAM~65604_combout  = (\video|vaddr[3]~2_combout  & ((\video|CounterX [6] & ((!\video|vaddr[2]~0_combout ))) # (!\video|CounterX [6] & (!\video|CounterX [5])))) # (!\video|vaddr[3]~2_combout  & ((\video|CounterX [6]) # ((\video|vaddr[2]~0_combout 
// ))))

	.dataa(\video|vaddr[3]~2_combout ),
	.datab(\video|CounterX [6]),
	.datac(\video|CounterX [5]),
	.datad(\video|vaddr[2]~0_combout ),
	.cin(gnd),
	.combout(\dmem|RAM~65604_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|RAM~65604 .lut_mask = 16'h57CE;
defparam \dmem|RAM~65604 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y54_N28
cycloneive_lcell_comb \dmem|RAM~65605 (
// Equation(s):
// \dmem|RAM~65605_combout  = (\SW[0]~input_o ) # (!\dmem|RAM~65604_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\SW[0]~input_o ),
	.datad(\dmem|RAM~65604_combout ),
	.cin(gnd),
	.combout(\dmem|RAM~65605_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|RAM~65605 .lut_mask = 16'hF0FF;
defparam \dmem|RAM~65605 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y54_N30
cycloneive_lcell_comb \dmem|RAM~65608 (
// Equation(s):
// \dmem|RAM~65608_combout  = (\video|CounterX [6]) # ((\video|CounterX [5]) # (\video|vaddr[2]~0_combout ))

	.dataa(gnd),
	.datab(\video|CounterX [6]),
	.datac(\video|CounterX [5]),
	.datad(\video|vaddr[2]~0_combout ),
	.cin(gnd),
	.combout(\dmem|RAM~65608_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|RAM~65608 .lut_mask = 16'hFFFC;
defparam \dmem|RAM~65608 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y54_N0
cycloneive_lcell_comb \dmem|RAM~65609 (
// Equation(s):
// \dmem|RAM~65609_combout  = (\video|vaddr[7]~10_combout ) # ((\video|vaddr[6]~8_combout  & (\video|vaddr[3]~2_combout  $ (\dmem|RAM~65608_combout ))))

	.dataa(\video|vaddr[3]~2_combout ),
	.datab(\video|vaddr[7]~10_combout ),
	.datac(\dmem|RAM~65608_combout ),
	.datad(\video|vaddr[6]~8_combout ),
	.cin(gnd),
	.combout(\dmem|RAM~65609_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|RAM~65609 .lut_mask = 16'hDECC;
defparam \dmem|RAM~65609 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y54_N22
cycloneive_lcell_comb \dmem|RAM~65606 (
// Equation(s):
// \dmem|RAM~65606_combout  = (\video|vaddr[2]~0_combout  & ((\video|CounterX [6]) # (\video|CounterX [5])))

	.dataa(gnd),
	.datab(\video|CounterX [6]),
	.datac(\video|CounterX [5]),
	.datad(\video|vaddr[2]~0_combout ),
	.cin(gnd),
	.combout(\dmem|RAM~65606_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|RAM~65606 .lut_mask = 16'hFC00;
defparam \dmem|RAM~65606 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y54_N20
cycloneive_lcell_comb \dmem|RAM~65607 (
// Equation(s):
// \dmem|RAM~65607_combout  = (!\SW[0]~input_o  & ((\video|vaddr[3]~2_combout  & ((!\video|CounterX [6]) # (!\dmem|RAM~65606_combout ))) # (!\video|vaddr[3]~2_combout  & (\dmem|RAM~65606_combout ))))

	.dataa(\video|vaddr[3]~2_combout ),
	.datab(\SW[0]~input_o ),
	.datac(\dmem|RAM~65606_combout ),
	.datad(\video|CounterX [6]),
	.cin(gnd),
	.combout(\dmem|RAM~65607_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|RAM~65607 .lut_mask = 16'h1232;
defparam \dmem|RAM~65607 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y54_N14
cycloneive_lcell_comb \dmem|RAM~65610 (
// Equation(s):
// \dmem|RAM~65610_combout  = (\SW[0]~input_o  & (((\dmem|RAM~65607_combout )))) # (!\SW[0]~input_o  & ((\dmem|RAM~65609_combout  & (\video|vaddr[6]~8_combout )) # (!\dmem|RAM~65609_combout  & (!\video|vaddr[6]~8_combout  & \dmem|RAM~65607_combout ))))

	.dataa(\dmem|RAM~65609_combout ),
	.datab(\video|vaddr[6]~8_combout ),
	.datac(\SW[0]~input_o ),
	.datad(\dmem|RAM~65607_combout ),
	.cin(gnd),
	.combout(\dmem|RAM~65610_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|RAM~65610 .lut_mask = 16'hF908;
defparam \dmem|RAM~65610 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y54_N18
cycloneive_lcell_comb \dmem|RAM~65612 (
// Equation(s):
// \dmem|RAM~65612_combout  = (\dmem|RAM~65610_combout  & ((\dmem|RAM~65611_combout ) # ((!\video|vaddr[7]~10_combout )))) # (!\dmem|RAM~65610_combout  & (((\dmem|RAM~65605_combout  & \video|vaddr[7]~10_combout ))))

	.dataa(\dmem|RAM~65611_combout ),
	.datab(\dmem|RAM~65605_combout ),
	.datac(\dmem|RAM~65610_combout ),
	.datad(\video|vaddr[7]~10_combout ),
	.cin(gnd),
	.combout(\dmem|RAM~65612_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|RAM~65612 .lut_mask = 16'hACF0;
defparam \dmem|RAM~65612 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y58_N4
cycloneive_lcell_comb \video|VGA_R[0]~6 (
// Equation(s):
// \video|VGA_R[0]~6_combout  = (\SW[0]~input_o  & (((\dmem|RAM~65603_combout )))) # (!\SW[0]~input_o  & (\video|VGA_R[0]~5_combout  & ((\dmem|RAM~65603_combout ) # (\dmem|RAM~65612_combout ))))

	.dataa(\video|VGA_R[0]~5_combout ),
	.datab(\SW[0]~input_o ),
	.datac(\dmem|RAM~65603_combout ),
	.datad(\dmem|RAM~65612_combout ),
	.cin(gnd),
	.combout(\video|VGA_R[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \video|VGA_R[0]~6 .lut_mask = 16'hE2E0;
defparam \video|VGA_R[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y58_N10
cycloneive_lcell_comb \video|inDisplayArea~0 (
// Equation(s):
// \video|inDisplayArea~0_combout  = (!\video|CounterY [9] & (((!\video|CounterX [7] & !\video|CounterX [8])) # (!\video|CounterX [9])))

	.dataa(\video|CounterX [9]),
	.datab(\video|CounterX [7]),
	.datac(\video|CounterX [8]),
	.datad(\video|CounterY [9]),
	.cin(gnd),
	.combout(\video|inDisplayArea~0_combout ),
	.cout());
// synopsys translate_off
defparam \video|inDisplayArea~0 .lut_mask = 16'h0057;
defparam \video|inDisplayArea~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y58_N16
cycloneive_lcell_comb \video|vga_VS~0 (
// Equation(s):
// \video|vga_VS~0_combout  = (\video|CounterY [7] & (\video|CounterY [6] & (\video|CounterY [8] & \video|CounterY [5])))

	.dataa(\video|CounterY [7]),
	.datab(\video|CounterY [6]),
	.datac(\video|CounterY [8]),
	.datad(\video|CounterY [5]),
	.cin(gnd),
	.combout(\video|vga_VS~0_combout ),
	.cout());
// synopsys translate_off
defparam \video|vga_VS~0 .lut_mask = 16'h8000;
defparam \video|vga_VS~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y58_N4
cycloneive_lcell_comb \video|inDisplayArea~1 (
// Equation(s):
// \video|inDisplayArea~1_combout  = (\video|inDisplayArea~0_combout  & !\video|vga_VS~0_combout )

	.dataa(\video|inDisplayArea~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\video|vga_VS~0_combout ),
	.cin(gnd),
	.combout(\video|inDisplayArea~1_combout ),
	.cout());
// synopsys translate_off
defparam \video|inDisplayArea~1 .lut_mask = 16'h00AA;
defparam \video|inDisplayArea~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y58_N5
dffeas \video|inDisplayArea (
	.clk(\clk_wiz_1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\video|inDisplayArea~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\video|inDisplayArea~q ),
	.prn(vcc));
// synopsys translate_off
defparam \video|inDisplayArea .is_wysiwyg = "true";
defparam \video|inDisplayArea .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y58_N8
cycloneive_lcell_comb \video|VGA_R[0]~4 (
// Equation(s):
// \video|VGA_R[0]~4_combout  = (\video|inDisplayArea~q  & ((\video|VGA_R[0]~6_combout ) # ((\video|VGA_R[0]~3_combout  & \video|VGA_R[0]~2_combout ))))

	.dataa(\video|VGA_R[0]~3_combout ),
	.datab(\video|VGA_R[0]~2_combout ),
	.datac(\video|VGA_R[0]~6_combout ),
	.datad(\video|inDisplayArea~q ),
	.cin(gnd),
	.combout(\video|VGA_R[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \video|VGA_R[0]~4 .lut_mask = 16'hF800;
defparam \video|VGA_R[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y57_N26
cycloneive_lcell_comb \video|vga_HS~1 (
// Equation(s):
// \video|vga_HS~1_combout  = (\video|CounterX [5] & (((!\video|CounterX [6]) # (!\video|CounterX [4])))) # (!\video|CounterX [5] & ((\video|CounterX [6]) # ((!\video|vga_HS~0_combout  & \video|CounterX [4]))))

	.dataa(\video|CounterX [5]),
	.datab(\video|vga_HS~0_combout ),
	.datac(\video|CounterX [4]),
	.datad(\video|CounterX [6]),
	.cin(gnd),
	.combout(\video|vga_HS~1_combout ),
	.cout());
// synopsys translate_off
defparam \video|vga_HS~1 .lut_mask = 16'h5FBA;
defparam \video|vga_HS~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y57_N4
cycloneive_lcell_comb \video|vga_HS~2 (
// Equation(s):
// \video|vga_HS~2_combout  = (\video|CounterX [7] & (\video|CounterX [9] & (\video|vga_HS~1_combout  & !\video|CounterX [8])))

	.dataa(\video|CounterX [7]),
	.datab(\video|CounterX [9]),
	.datac(\video|vga_HS~1_combout ),
	.datad(\video|CounterX [8]),
	.cin(gnd),
	.combout(\video|vga_HS~2_combout ),
	.cout());
// synopsys translate_off
defparam \video|vga_HS~2 .lut_mask = 16'h0080;
defparam \video|vga_HS~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y57_N5
dffeas \video|vga_HS (
	.clk(\clk_wiz_1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\video|vga_HS~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\video|vga_HS~q ),
	.prn(vcc));
// synopsys translate_off
defparam \video|vga_HS .is_wysiwyg = "true";
defparam \video|vga_HS .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y57_N30
cycloneive_lcell_comb \video|vga_VS~1 (
// Equation(s):
// \video|vga_VS~1_combout  = (\video|CounterY [9]) # (((\video|CounterY [4]) # (!\video|CounterY [0])) # (!\video|CounterY [3]))

	.dataa(\video|CounterY [9]),
	.datab(\video|CounterY [3]),
	.datac(\video|CounterY [0]),
	.datad(\video|CounterY [4]),
	.cin(gnd),
	.combout(\video|vga_VS~1_combout ),
	.cout());
// synopsys translate_off
defparam \video|vga_VS~1 .lut_mask = 16'hFFBF;
defparam \video|vga_VS~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y57_N2
cycloneive_lcell_comb \video|vga_VS~2 (
// Equation(s):
// \video|vga_VS~2_combout  = (!\video|CounterY [2] & (\video|vga_VS~0_combout  & (!\video|vga_VS~1_combout  & \video|CounterY [1])))

	.dataa(\video|CounterY [2]),
	.datab(\video|vga_VS~0_combout ),
	.datac(\video|vga_VS~1_combout ),
	.datad(\video|CounterY [1]),
	.cin(gnd),
	.combout(\video|vga_VS~2_combout ),
	.cout());
// synopsys translate_off
defparam \video|vga_VS~2 .lut_mask = 16'h0400;
defparam \video|vga_VS~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y57_N3
dffeas \video|vga_VS (
	.clk(\clk_wiz_1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\video|vga_VS~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\video|vga_VS~q ),
	.prn(vcc));
// synopsys translate_off
defparam \video|vga_VS .is_wysiwyg = "true";
defparam \video|vga_VS .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y14_N1
cycloneive_io_ibuf \SW[1]~input (
	.i(SW[1]),
	.ibar(gnd),
	.o(\SW[1]~input_o ));
// synopsys translate_off
defparam \SW[1]~input .bus_hold = "false";
defparam \SW[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y15_N8
cycloneive_io_ibuf \SW[2]~input (
	.i(SW[2]),
	.ibar(gnd),
	.o(\SW[2]~input_o ));
// synopsys translate_off
defparam \SW[2]~input .bus_hold = "false";
defparam \SW[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y13_N8
cycloneive_io_ibuf \SW[3]~input (
	.i(SW[3]),
	.ibar(gnd),
	.o(\SW[3]~input_o ));
// synopsys translate_off
defparam \SW[3]~input .bus_hold = "false";
defparam \SW[3]~input .simulate_z_as = "z";
// synopsys translate_on

endmodule
