<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.6"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>My Project: Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_adc.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">My Project
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.6 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_60925fc218da8ca7908795bf5f624060.html">Drivers</a></li><li class="navelem"><a class="el" href="dir_f6d082ef8243343fa015a75598738e75.html">STM32F0xx_HAL_Driver</a></li><li class="navelem"><a class="el" href="dir_4b7009c2f6599b81ac3b5ba0b2990409.html">Inc</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle"><div class="title">stm32f0xx_ll_adc.h</div></div>
</div><!--header-->
<div class="contents">
<a href="stm32f0xx__ll__adc_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span> </div>
<div class="line"><a id="l00019" name="l00019"></a><span class="lineno">   19</span><span class="comment">/* Define to prevent recursive inclusion -------------------------------------*/</span></div>
<div class="line"><a id="l00020" name="l00020"></a><span class="lineno">   20</span><span class="preprocessor">#ifndef __STM32F0xx_LL_ADC_H</span></div>
<div class="line"><a id="l00021" name="l00021"></a><span class="lineno">   21</span><span class="preprocessor">#define __STM32F0xx_LL_ADC_H</span></div>
<div class="line"><a id="l00022" name="l00022"></a><span class="lineno">   22</span> </div>
<div class="line"><a id="l00023" name="l00023"></a><span class="lineno">   23</span><span class="preprocessor">#ifdef __cplusplus</span></div>
<div class="line"><a id="l00024" name="l00024"></a><span class="lineno">   24</span><span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {</div>
<div class="line"><a id="l00025" name="l00025"></a><span class="lineno">   25</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00026" name="l00026"></a><span class="lineno">   26</span> </div>
<div class="line"><a id="l00027" name="l00027"></a><span class="lineno">   27</span><span class="comment">/* Includes ------------------------------------------------------------------*/</span></div>
<div class="line"><a id="l00028" name="l00028"></a><span class="lineno">   28</span><span class="preprocessor">#include &quot;<a class="code" href="stm32f0xx_8h.html">stm32f0xx.h</a>&quot;</span></div>
<div class="line"><a id="l00029" name="l00029"></a><span class="lineno">   29</span> </div>
<div class="line"><a id="l00034" name="l00034"></a><span class="lineno">   34</span><span class="preprocessor">#if defined (ADC1)</span></div>
<div class="line"><a id="l00035" name="l00035"></a><span class="lineno">   35</span> </div>
<div class="line"><a id="l00040" name="l00040"></a><span class="lineno">   40</span><span class="comment">/* Private types -------------------------------------------------------------*/</span></div>
<div class="line"><a id="l00041" name="l00041"></a><span class="lineno">   41</span><span class="comment">/* Private variables ---------------------------------------------------------*/</span></div>
<div class="line"><a id="l00042" name="l00042"></a><span class="lineno">   42</span> </div>
<div class="line"><a id="l00043" name="l00043"></a><span class="lineno">   43</span><span class="comment">/* Private constants ---------------------------------------------------------*/</span></div>
<div class="line"><a id="l00048" name="l00048"></a><span class="lineno">   48</span><span class="comment">/* Internal mask for ADC group regular trigger:                               */</span></div>
<div class="line"><a id="l00049" name="l00049"></a><span class="lineno">   49</span><span class="comment">/* To select into literal LL_ADC_REG_TRIG_x the relevant bits for:            */</span></div>
<div class="line"><a id="l00050" name="l00050"></a><span class="lineno">   50</span><span class="comment">/* - regular trigger source                                                   */</span></div>
<div class="line"><a id="l00051" name="l00051"></a><span class="lineno">   51</span><span class="comment">/* - regular trigger edge                                                     */</span></div>
<div class="line"><a id="l00052" name="l00052"></a><span class="lineno">   52</span><span class="preprocessor">#define ADC_REG_TRIG_EXT_EDGE_DEFAULT       (ADC_CFGR1_EXTEN_0) </span><span class="comment">/* Trigger edge set to rising edge (default setting for compatibility with some ADC on other STM32 families having this setting set by HW default value) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00053" name="l00053"></a><span class="lineno">   53</span> </div>
<div class="line"><a id="l00054" name="l00054"></a><span class="lineno">   54</span><span class="comment">/* Mask containing trigger source masks for each of possible                  */</span></div>
<div class="line"><a id="l00055" name="l00055"></a><span class="lineno">   55</span><span class="comment">/* trigger edge selection duplicated with shifts [0; 4; 8; 12]                */</span></div>
<div class="line"><a id="l00056" name="l00056"></a><span class="lineno">   56</span><span class="comment">/* corresponding to {SW start; ext trigger; ext trigger; ext trigger}.        */</span></div>
<div class="line"><a id="l00057" name="l00057"></a><span class="lineno">   57</span><span class="preprocessor">#define ADC_REG_TRIG_SOURCE_MASK            (((LL_ADC_REG_TRIG_SOFTWARE &amp; ADC_CFGR1_EXTSEL) &lt;&lt; (4U * 0U)) | \</span></div>
<div class="line"><a id="l00058" name="l00058"></a><span class="lineno">   58</span><span class="preprocessor">                                             ((ADC_CFGR1_EXTSEL)                            &lt;&lt; (4U * 1U)) | \</span></div>
<div class="line"><a id="l00059" name="l00059"></a><span class="lineno">   59</span><span class="preprocessor">                                             ((ADC_CFGR1_EXTSEL)                            &lt;&lt; (4U * 2U)) | \</span></div>
<div class="line"><a id="l00060" name="l00060"></a><span class="lineno">   60</span><span class="preprocessor">                                             ((ADC_CFGR1_EXTSEL)                            &lt;&lt; (4U * 3U))  )</span></div>
<div class="line"><a id="l00061" name="l00061"></a><span class="lineno">   61</span> </div>
<div class="line"><a id="l00062" name="l00062"></a><span class="lineno">   62</span><span class="comment">/* Mask containing trigger edge masks for each of possible                    */</span></div>
<div class="line"><a id="l00063" name="l00063"></a><span class="lineno">   63</span><span class="comment">/* trigger edge selection duplicated with shifts [0; 4; 8; 12]                */</span></div>
<div class="line"><a id="l00064" name="l00064"></a><span class="lineno">   64</span><span class="comment">/* corresponding to {SW start; ext trigger; ext trigger; ext trigger}.        */</span></div>
<div class="line"><a id="l00065" name="l00065"></a><span class="lineno">   65</span><span class="preprocessor">#define ADC_REG_TRIG_EDGE_MASK              (((LL_ADC_REG_TRIG_SOFTWARE &amp; ADC_CFGR1_EXTEN) &lt;&lt; (4U * 0U)) | \</span></div>
<div class="line"><a id="l00066" name="l00066"></a><span class="lineno">   66</span><span class="preprocessor">                                             ((ADC_REG_TRIG_EXT_EDGE_DEFAULT)              &lt;&lt; (4U * 1U)) | \</span></div>
<div class="line"><a id="l00067" name="l00067"></a><span class="lineno">   67</span><span class="preprocessor">                                             ((ADC_REG_TRIG_EXT_EDGE_DEFAULT)              &lt;&lt; (4U * 2U)) | \</span></div>
<div class="line"><a id="l00068" name="l00068"></a><span class="lineno">   68</span><span class="preprocessor">                                             ((ADC_REG_TRIG_EXT_EDGE_DEFAULT)              &lt;&lt; (4U * 3U))  )</span></div>
<div class="line"><a id="l00069" name="l00069"></a><span class="lineno">   69</span> </div>
<div class="line"><a id="l00070" name="l00070"></a><span class="lineno">   70</span><span class="comment">/* Definition of ADC group regular trigger bits information.                  */</span></div>
<div class="line"><a id="l00071" name="l00071"></a><span class="lineno">   71</span><span class="preprocessor">#define ADC_REG_TRIG_EXTSEL_BITOFFSET_POS  ( 6U) </span><span class="comment">/* Value equivalent to POSITION_VAL(ADC_CFGR1_EXTSEL) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00072" name="l00072"></a><span class="lineno">   72</span><span class="preprocessor">#define ADC_REG_TRIG_EXTEN_BITOFFSET_POS   (10U) </span><span class="comment">/* Value equivalent to POSITION_VAL(ADC_CFGR1_EXTEN) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00073" name="l00073"></a><span class="lineno">   73</span> </div>
<div class="line"><a id="l00074" name="l00074"></a><span class="lineno">   74</span> </div>
<div class="line"><a id="l00075" name="l00075"></a><span class="lineno">   75</span> </div>
<div class="line"><a id="l00076" name="l00076"></a><span class="lineno">   76</span><span class="comment">/* Internal mask for ADC channel:                                             */</span></div>
<div class="line"><a id="l00077" name="l00077"></a><span class="lineno">   77</span><span class="comment">/* To select into literal LL_ADC_CHANNEL_x the relevant bits for:             */</span></div>
<div class="line"><a id="l00078" name="l00078"></a><span class="lineno">   78</span><span class="comment">/* - channel identifier defined by number                                     */</span></div>
<div class="line"><a id="l00079" name="l00079"></a><span class="lineno">   79</span><span class="comment">/* - channel identifier defined by bitfield                                   */</span></div>
<div class="line"><a id="l00080" name="l00080"></a><span class="lineno">   80</span><span class="comment">/* - channel differentiation between external channels (connected to          */</span></div>
<div class="line"><a id="l00081" name="l00081"></a><span class="lineno">   81</span><span class="comment">/*   GPIO pins) and internal channels (connected to internal paths)           */</span></div>
<div class="line"><a id="l00082" name="l00082"></a><span class="lineno">   82</span><span class="preprocessor">#define ADC_CHANNEL_ID_NUMBER_MASK         (ADC_CFGR1_AWDCH)</span></div>
<div class="line"><a id="l00083" name="l00083"></a><span class="lineno">   83</span><span class="preprocessor">#define ADC_CHANNEL_ID_BITFIELD_MASK       (ADC_CHSELR_CHSEL)</span></div>
<div class="line"><a id="l00084" name="l00084"></a><span class="lineno">   84</span><span class="preprocessor">#define ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS (26U)</span><span class="comment">/* Value equivalent to POSITION_VAL(ADC_CHANNEL_ID_NUMBER_MASK) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00085" name="l00085"></a><span class="lineno">   85</span><span class="preprocessor">#define ADC_CHANNEL_ID_MASK                (ADC_CHANNEL_ID_NUMBER_MASK | ADC_CHANNEL_ID_BITFIELD_MASK | ADC_CHANNEL_ID_INTERNAL_CH_MASK)</span></div>
<div class="line"><a id="l00086" name="l00086"></a><span class="lineno">   86</span><span class="comment">/* Equivalent mask of ADC_CHANNEL_NUMBER_MASK aligned on register LSB (bit 0) */</span></div>
<div class="line"><a id="l00087" name="l00087"></a><span class="lineno">   87</span><span class="preprocessor">#define ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 (0x0000001FU) </span><span class="comment">/* Equivalent to shift: (ADC_CHANNEL_NUMBER_MASK &gt;&gt; POSITION_VAL(ADC_CHANNEL_NUMBER_MASK)) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00088" name="l00088"></a><span class="lineno">   88</span> </div>
<div class="line"><a id="l00089" name="l00089"></a><span class="lineno">   89</span><span class="comment">/* Channel differentiation between external and internal channels */</span></div>
<div class="line"><a id="l00090" name="l00090"></a><span class="lineno">   90</span><span class="preprocessor">#define ADC_CHANNEL_ID_INTERNAL_CH         (0x80000000U) </span><span class="comment">/* Marker of internal channel */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00091" name="l00091"></a><span class="lineno">   91</span><span class="preprocessor">#define ADC_CHANNEL_ID_INTERNAL_CH_MASK    (ADC_CHANNEL_ID_INTERNAL_CH)</span></div>
<div class="line"><a id="l00092" name="l00092"></a><span class="lineno">   92</span> </div>
<div class="line"><a id="l00093" name="l00093"></a><span class="lineno">   93</span><span class="comment">/* Definition of channels ID number information to be inserted into           */</span></div>
<div class="line"><a id="l00094" name="l00094"></a><span class="lineno">   94</span><span class="comment">/* channels literals definition.                                              */</span></div>
<div class="line"><a id="l00095" name="l00095"></a><span class="lineno">   95</span><span class="preprocessor">#define ADC_CHANNEL_0_NUMBER               (0x00000000U)</span></div>
<div class="line"><a id="l00096" name="l00096"></a><span class="lineno">   96</span><span class="preprocessor">#define ADC_CHANNEL_1_NUMBER               (                                                                                ADC_CFGR1_AWDCH_0)</span></div>
<div class="line"><a id="l00097" name="l00097"></a><span class="lineno">   97</span><span class="preprocessor">#define ADC_CHANNEL_2_NUMBER               (                                                            ADC_CFGR1_AWDCH_1                    )</span></div>
<div class="line"><a id="l00098" name="l00098"></a><span class="lineno">   98</span><span class="preprocessor">#define ADC_CHANNEL_3_NUMBER               (                                                            ADC_CFGR1_AWDCH_1 | ADC_CFGR1_AWDCH_0)</span></div>
<div class="line"><a id="l00099" name="l00099"></a><span class="lineno">   99</span><span class="preprocessor">#define ADC_CHANNEL_4_NUMBER               (                                        ADC_CFGR1_AWDCH_2                                        )</span></div>
<div class="line"><a id="l00100" name="l00100"></a><span class="lineno">  100</span><span class="preprocessor">#define ADC_CHANNEL_5_NUMBER               (                                        ADC_CFGR1_AWDCH_2                     | ADC_CFGR1_AWDCH_0)</span></div>
<div class="line"><a id="l00101" name="l00101"></a><span class="lineno">  101</span><span class="preprocessor">#define ADC_CHANNEL_6_NUMBER               (                                        ADC_CFGR1_AWDCH_2 | ADC_CFGR1_AWDCH_1                    )</span></div>
<div class="line"><a id="l00102" name="l00102"></a><span class="lineno">  102</span><span class="preprocessor">#define ADC_CHANNEL_7_NUMBER               (                                        ADC_CFGR1_AWDCH_2 | ADC_CFGR1_AWDCH_1 | ADC_CFGR1_AWDCH_0)</span></div>
<div class="line"><a id="l00103" name="l00103"></a><span class="lineno">  103</span><span class="preprocessor">#define ADC_CHANNEL_8_NUMBER               (                    ADC_CFGR1_AWDCH_3                                                            )</span></div>
<div class="line"><a id="l00104" name="l00104"></a><span class="lineno">  104</span><span class="preprocessor">#define ADC_CHANNEL_9_NUMBER               (                    ADC_CFGR1_AWDCH_3                                         | ADC_CFGR1_AWDCH_0)</span></div>
<div class="line"><a id="l00105" name="l00105"></a><span class="lineno">  105</span><span class="preprocessor">#define ADC_CHANNEL_10_NUMBER              (                    ADC_CFGR1_AWDCH_3                     | ADC_CFGR1_AWDCH_1                    )</span></div>
<div class="line"><a id="l00106" name="l00106"></a><span class="lineno">  106</span><span class="preprocessor">#define ADC_CHANNEL_11_NUMBER              (                    ADC_CFGR1_AWDCH_3                     | ADC_CFGR1_AWDCH_1 | ADC_CFGR1_AWDCH_0)</span></div>
<div class="line"><a id="l00107" name="l00107"></a><span class="lineno">  107</span><span class="preprocessor">#define ADC_CHANNEL_12_NUMBER              (                    ADC_CFGR1_AWDCH_3 | ADC_CFGR1_AWDCH_2                                        )</span></div>
<div class="line"><a id="l00108" name="l00108"></a><span class="lineno">  108</span><span class="preprocessor">#define ADC_CHANNEL_13_NUMBER              (                    ADC_CFGR1_AWDCH_3 | ADC_CFGR1_AWDCH_2                     | ADC_CFGR1_AWDCH_0)</span></div>
<div class="line"><a id="l00109" name="l00109"></a><span class="lineno">  109</span><span class="preprocessor">#define ADC_CHANNEL_14_NUMBER              (                    ADC_CFGR1_AWDCH_3 | ADC_CFGR1_AWDCH_2 | ADC_CFGR1_AWDCH_1                    )</span></div>
<div class="line"><a id="l00110" name="l00110"></a><span class="lineno">  110</span><span class="preprocessor">#define ADC_CHANNEL_15_NUMBER              (                    ADC_CFGR1_AWDCH_3 | ADC_CFGR1_AWDCH_2 | ADC_CFGR1_AWDCH_1 | ADC_CFGR1_AWDCH_0)</span></div>
<div class="line"><a id="l00111" name="l00111"></a><span class="lineno">  111</span><span class="preprocessor">#define ADC_CHANNEL_16_NUMBER              (ADC_CFGR1_AWDCH_4                                                                                )</span></div>
<div class="line"><a id="l00112" name="l00112"></a><span class="lineno">  112</span><span class="preprocessor">#define ADC_CHANNEL_17_NUMBER              (ADC_CFGR1_AWDCH_4                                                             | ADC_CFGR1_AWDCH_0)</span></div>
<div class="line"><a id="l00113" name="l00113"></a><span class="lineno">  113</span><span class="preprocessor">#define ADC_CHANNEL_18_NUMBER              (ADC_CFGR1_AWDCH_4                                         | ADC_CFGR1_AWDCH_1                    )</span></div>
<div class="line"><a id="l00114" name="l00114"></a><span class="lineno">  114</span> </div>
<div class="line"><a id="l00115" name="l00115"></a><span class="lineno">  115</span><span class="comment">/* Definition of channels ID bitfield information to be inserted into         */</span></div>
<div class="line"><a id="l00116" name="l00116"></a><span class="lineno">  116</span><span class="comment">/* channels literals definition.                                              */</span></div>
<div class="line"><a id="l00117" name="l00117"></a><span class="lineno">  117</span><span class="preprocessor">#define ADC_CHANNEL_0_BITFIELD             (ADC_CHSELR_CHSEL0)</span></div>
<div class="line"><a id="l00118" name="l00118"></a><span class="lineno">  118</span><span class="preprocessor">#define ADC_CHANNEL_1_BITFIELD             (ADC_CHSELR_CHSEL1)</span></div>
<div class="line"><a id="l00119" name="l00119"></a><span class="lineno">  119</span><span class="preprocessor">#define ADC_CHANNEL_2_BITFIELD             (ADC_CHSELR_CHSEL2)</span></div>
<div class="line"><a id="l00120" name="l00120"></a><span class="lineno">  120</span><span class="preprocessor">#define ADC_CHANNEL_3_BITFIELD             (ADC_CHSELR_CHSEL3)</span></div>
<div class="line"><a id="l00121" name="l00121"></a><span class="lineno">  121</span><span class="preprocessor">#define ADC_CHANNEL_4_BITFIELD             (ADC_CHSELR_CHSEL4)</span></div>
<div class="line"><a id="l00122" name="l00122"></a><span class="lineno">  122</span><span class="preprocessor">#define ADC_CHANNEL_5_BITFIELD             (ADC_CHSELR_CHSEL5)</span></div>
<div class="line"><a id="l00123" name="l00123"></a><span class="lineno">  123</span><span class="preprocessor">#define ADC_CHANNEL_6_BITFIELD             (ADC_CHSELR_CHSEL6)</span></div>
<div class="line"><a id="l00124" name="l00124"></a><span class="lineno">  124</span><span class="preprocessor">#define ADC_CHANNEL_7_BITFIELD             (ADC_CHSELR_CHSEL7)</span></div>
<div class="line"><a id="l00125" name="l00125"></a><span class="lineno">  125</span><span class="preprocessor">#define ADC_CHANNEL_8_BITFIELD             (ADC_CHSELR_CHSEL8)</span></div>
<div class="line"><a id="l00126" name="l00126"></a><span class="lineno">  126</span><span class="preprocessor">#define ADC_CHANNEL_9_BITFIELD             (ADC_CHSELR_CHSEL9)</span></div>
<div class="line"><a id="l00127" name="l00127"></a><span class="lineno">  127</span><span class="preprocessor">#define ADC_CHANNEL_10_BITFIELD            (ADC_CHSELR_CHSEL10)</span></div>
<div class="line"><a id="l00128" name="l00128"></a><span class="lineno">  128</span><span class="preprocessor">#define ADC_CHANNEL_11_BITFIELD            (ADC_CHSELR_CHSEL11)</span></div>
<div class="line"><a id="l00129" name="l00129"></a><span class="lineno">  129</span><span class="preprocessor">#define ADC_CHANNEL_12_BITFIELD            (ADC_CHSELR_CHSEL12)</span></div>
<div class="line"><a id="l00130" name="l00130"></a><span class="lineno">  130</span><span class="preprocessor">#define ADC_CHANNEL_13_BITFIELD            (ADC_CHSELR_CHSEL13)</span></div>
<div class="line"><a id="l00131" name="l00131"></a><span class="lineno">  131</span><span class="preprocessor">#define ADC_CHANNEL_14_BITFIELD            (ADC_CHSELR_CHSEL14)</span></div>
<div class="line"><a id="l00132" name="l00132"></a><span class="lineno">  132</span><span class="preprocessor">#define ADC_CHANNEL_15_BITFIELD            (ADC_CHSELR_CHSEL15)</span></div>
<div class="line"><a id="l00133" name="l00133"></a><span class="lineno">  133</span><span class="preprocessor">#define ADC_CHANNEL_16_BITFIELD            (ADC_CHSELR_CHSEL16)</span></div>
<div class="line"><a id="l00134" name="l00134"></a><span class="lineno">  134</span><span class="preprocessor">#define ADC_CHANNEL_17_BITFIELD            (ADC_CHSELR_CHSEL17)</span></div>
<div class="line"><a id="l00135" name="l00135"></a><span class="lineno">  135</span><span class="preprocessor">#define ADC_CHANNEL_18_BITFIELD            (ADC_CHSELR_CHSEL18)</span></div>
<div class="line"><a id="l00136" name="l00136"></a><span class="lineno">  136</span> </div>
<div class="line"><a id="l00137" name="l00137"></a><span class="lineno">  137</span><span class="comment">/* Internal mask for ADC analog watchdog:                                     */</span></div>
<div class="line"><a id="l00138" name="l00138"></a><span class="lineno">  138</span><span class="comment">/* To select into literals LL_ADC_AWD_CHANNELx_xxx the relevant bits for:     */</span></div>
<div class="line"><a id="l00139" name="l00139"></a><span class="lineno">  139</span><span class="comment">/* (concatenation of multiple bits used in different analog watchdogs,        */</span></div>
<div class="line"><a id="l00140" name="l00140"></a><span class="lineno">  140</span><span class="comment">/* (feature of several watchdogs not available on all STM32 families)).       */</span></div>
<div class="line"><a id="l00141" name="l00141"></a><span class="lineno">  141</span><span class="comment">/* - analog watchdog 1: monitored channel defined by number,                  */</span></div>
<div class="line"><a id="l00142" name="l00142"></a><span class="lineno">  142</span><span class="comment">/*   selection of ADC group (ADC group regular).                              */</span></div>
<div class="line"><a id="l00143" name="l00143"></a><span class="lineno">  143</span> </div>
<div class="line"><a id="l00144" name="l00144"></a><span class="lineno">  144</span><span class="comment">/* Internal register offset for ADC analog watchdog channel configuration */</span></div>
<div class="line"><a id="l00145" name="l00145"></a><span class="lineno">  145</span><span class="preprocessor">#define ADC_AWD_CR1_REGOFFSET              (0x00000000U)</span></div>
<div class="line"><a id="l00146" name="l00146"></a><span class="lineno">  146</span> </div>
<div class="line"><a id="l00147" name="l00147"></a><span class="lineno">  147</span><span class="preprocessor">#define ADC_AWD_CRX_REGOFFSET_MASK         (ADC_AWD_CR1_REGOFFSET)</span></div>
<div class="line"><a id="l00148" name="l00148"></a><span class="lineno">  148</span> </div>
<div class="line"><a id="l00149" name="l00149"></a><span class="lineno">  149</span><span class="preprocessor">#define ADC_AWD_CR1_CHANNEL_MASK           (ADC_CFGR1_AWDCH | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL)</span></div>
<div class="line"><a id="l00150" name="l00150"></a><span class="lineno">  150</span><span class="preprocessor">#define ADC_AWD_CR_ALL_CHANNEL_MASK        (ADC_AWD_CR1_CHANNEL_MASK)</span></div>
<div class="line"><a id="l00151" name="l00151"></a><span class="lineno">  151</span> </div>
<div class="line"><a id="l00152" name="l00152"></a><span class="lineno">  152</span><span class="comment">/* Internal register offset for ADC analog watchdog threshold configuration */</span></div>
<div class="line"><a id="l00153" name="l00153"></a><span class="lineno">  153</span><span class="preprocessor">#define ADC_AWD_TR1_REGOFFSET              (ADC_AWD_CR1_REGOFFSET)</span></div>
<div class="line"><a id="l00154" name="l00154"></a><span class="lineno">  154</span><span class="preprocessor">#define ADC_AWD_TRX_REGOFFSET_MASK         (ADC_AWD_TR1_REGOFFSET)</span></div>
<div class="line"><a id="l00155" name="l00155"></a><span class="lineno">  155</span> </div>
<div class="line"><a id="l00156" name="l00156"></a><span class="lineno">  156</span> </div>
<div class="line"><a id="l00157" name="l00157"></a><span class="lineno">  157</span><span class="comment">/* ADC registers bits positions */</span></div>
<div class="line"><a id="l00158" name="l00158"></a><span class="lineno">  158</span><span class="preprocessor">#define ADC_CFGR1_RES_BITOFFSET_POS        ( 3U) </span><span class="comment">/* Value equivalent to POSITION_VAL(ADC_CFGR1_RES) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00159" name="l00159"></a><span class="lineno">  159</span><span class="preprocessor">#define ADC_CFGR1_AWDSGL_BITOFFSET_POS     (22U) </span><span class="comment">/* Value equivalent to POSITION_VAL(ADC_CFGR1_AWDSGL) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00160" name="l00160"></a><span class="lineno">  160</span><span class="preprocessor">#define ADC_TR_HT_BITOFFSET_POS            (16U) </span><span class="comment">/* Value equivalent to POSITION_VAL(ADC_TR_HT) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00161" name="l00161"></a><span class="lineno">  161</span><span class="preprocessor">#define ADC_CHSELR_CHSEL0_BITOFFSET_POS    ( 0U) </span><span class="comment">/* Value equivalent to POSITION_VAL(ADC_CHSELR_CHSEL0) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00162" name="l00162"></a><span class="lineno">  162</span><span class="preprocessor">#define ADC_CHSELR_CHSEL1_BITOFFSET_POS    ( 1U) </span><span class="comment">/* Value equivalent to POSITION_VAL(ADC_CHSELR_CHSEL1) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00163" name="l00163"></a><span class="lineno">  163</span><span class="preprocessor">#define ADC_CHSELR_CHSEL2_BITOFFSET_POS    ( 2U) </span><span class="comment">/* Value equivalent to POSITION_VAL(ADC_CHSELR_CHSEL2) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00164" name="l00164"></a><span class="lineno">  164</span><span class="preprocessor">#define ADC_CHSELR_CHSEL3_BITOFFSET_POS    ( 3U) </span><span class="comment">/* Value equivalent to POSITION_VAL(ADC_CHSELR_CHSEL3) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00165" name="l00165"></a><span class="lineno">  165</span><span class="preprocessor">#define ADC_CHSELR_CHSEL4_BITOFFSET_POS    ( 4U) </span><span class="comment">/* Value equivalent to POSITION_VAL(ADC_CHSELR_CHSEL4) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00166" name="l00166"></a><span class="lineno">  166</span><span class="preprocessor">#define ADC_CHSELR_CHSEL5_BITOFFSET_POS    ( 5U) </span><span class="comment">/* Value equivalent to POSITION_VAL(ADC_CHSELR_CHSEL5) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00167" name="l00167"></a><span class="lineno">  167</span><span class="preprocessor">#define ADC_CHSELR_CHSEL6_BITOFFSET_POS    ( 6U) </span><span class="comment">/* Value equivalent to POSITION_VAL(ADC_CHSELR_CHSEL6) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00168" name="l00168"></a><span class="lineno">  168</span><span class="preprocessor">#define ADC_CHSELR_CHSEL7_BITOFFSET_POS    ( 7U) </span><span class="comment">/* Value equivalent to POSITION_VAL(ADC_CHSELR_CHSEL7) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00169" name="l00169"></a><span class="lineno">  169</span><span class="preprocessor">#define ADC_CHSELR_CHSEL8_BITOFFSET_POS    ( 8U) </span><span class="comment">/* Value equivalent to POSITION_VAL(ADC_CHSELR_CHSEL8) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00170" name="l00170"></a><span class="lineno">  170</span><span class="preprocessor">#define ADC_CHSELR_CHSEL9_BITOFFSET_POS    ( 9U) </span><span class="comment">/* Value equivalent to POSITION_VAL(ADC_CHSELR_CHSEL9) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00171" name="l00171"></a><span class="lineno">  171</span><span class="preprocessor">#define ADC_CHSELR_CHSEL10_BITOFFSET_POS   (10U) </span><span class="comment">/* Value equivalent to POSITION_VAL(ADC_CHSELR_CHSEL10) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00172" name="l00172"></a><span class="lineno">  172</span><span class="preprocessor">#define ADC_CHSELR_CHSEL11_BITOFFSET_POS   (11U) </span><span class="comment">/* Value equivalent to POSITION_VAL(ADC_CHSELR_CHSEL11) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00173" name="l00173"></a><span class="lineno">  173</span><span class="preprocessor">#define ADC_CHSELR_CHSEL12_BITOFFSET_POS   (12U) </span><span class="comment">/* Value equivalent to POSITION_VAL(ADC_CHSELR_CHSEL12) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00174" name="l00174"></a><span class="lineno">  174</span><span class="preprocessor">#define ADC_CHSELR_CHSEL13_BITOFFSET_POS   (13U) </span><span class="comment">/* Value equivalent to POSITION_VAL(ADC_CHSELR_CHSEL13) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00175" name="l00175"></a><span class="lineno">  175</span><span class="preprocessor">#define ADC_CHSELR_CHSEL14_BITOFFSET_POS   (14U) </span><span class="comment">/* Value equivalent to POSITION_VAL(ADC_CHSELR_CHSEL14) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00176" name="l00176"></a><span class="lineno">  176</span><span class="preprocessor">#define ADC_CHSELR_CHSEL15_BITOFFSET_POS   (15U) </span><span class="comment">/* Value equivalent to POSITION_VAL(ADC_CHSELR_CHSEL15) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00177" name="l00177"></a><span class="lineno">  177</span><span class="preprocessor">#define ADC_CHSELR_CHSEL16_BITOFFSET_POS   (16U) </span><span class="comment">/* Value equivalent to POSITION_VAL(ADC_CHSELR_CHSEL16) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00178" name="l00178"></a><span class="lineno">  178</span><span class="preprocessor">#define ADC_CHSELR_CHSEL17_BITOFFSET_POS   (17U) </span><span class="comment">/* Value equivalent to POSITION_VAL(ADC_CHSELR_CHSEL17) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00179" name="l00179"></a><span class="lineno">  179</span><span class="preprocessor">#define ADC_CHSELR_CHSEL18_BITOFFSET_POS   (18U) </span><span class="comment">/* Value equivalent to POSITION_VAL(ADC_CHSELR_CHSEL18) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00180" name="l00180"></a><span class="lineno">  180</span> </div>
<div class="line"><a id="l00181" name="l00181"></a><span class="lineno">  181</span> </div>
<div class="line"><a id="l00182" name="l00182"></a><span class="lineno">  182</span><span class="comment">/* ADC registers bits groups */</span></div>
<div class="line"><a id="l00183" name="l00183"></a><span class="lineno">  183</span><span class="preprocessor">#define ADC_CR_BITS_PROPERTY_RS            (ADC_CR_ADCAL | ADC_CR_ADSTP | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN) </span><span class="comment">/* ADC register CR bits with HW property &quot;rs&quot;: Software can read as well as set this bit. Writing &#39;0&#39; has no effect on the bit value. */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00184" name="l00184"></a><span class="lineno">  184</span> </div>
<div class="line"><a id="l00185" name="l00185"></a><span class="lineno">  185</span> </div>
<div class="line"><a id="l00186" name="l00186"></a><span class="lineno">  186</span><span class="comment">/* ADC internal channels related definitions */</span></div>
<div class="line"><a id="l00187" name="l00187"></a><span class="lineno">  187</span><span class="comment">/* Internal voltage reference VrefInt */</span></div>
<div class="line"><a id="l00188" name="l00188"></a><span class="lineno">  188</span><span class="preprocessor">#define VREFINT_CAL_ADDR                   ((uint16_t*) (0x1FFFF7BAU)) </span><span class="comment">/* Internal voltage reference, address of parameter VREFINT_CAL: VrefInt ADC raw data acquired at temperature 30 DegC (tolerance: +-5 DegC), Vref+ = 3.3 V (tolerance: +-10 mV). */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00189" name="l00189"></a><span class="lineno">  189</span><span class="preprocessor">#define VREFINT_CAL_VREF                   ( 3300U)                    </span><span class="comment">/* Analog voltage reference (Vref+) value with which temperature sensor has been calibrated in production (tolerance: +-10 mV) (unit: mV). */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00190" name="l00190"></a><span class="lineno">  190</span><span class="comment">/* Temperature sensor */</span></div>
<div class="line"><a id="l00191" name="l00191"></a><span class="lineno">  191</span><span class="preprocessor">#define TEMPSENSOR_CAL1_ADDR               ((uint16_t*) (0x1FFFF7B8U)) </span><span class="comment">/* Internal temperature sensor, address of parameter TS_CAL1: On STM32F0, temperature sensor ADC raw data acquired at temperature  30 DegC (tolerance: +-5 DegC), Vref+ = 3.3 V (tolerance: +-10 mV). */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00192" name="l00192"></a><span class="lineno">  192</span><span class="preprocessor">#define TEMPSENSOR_CAL2_ADDR               ((uint16_t*) (0x1FFFF7C2U)) </span><span class="comment">/* Internal temperature sensor, address of parameter TS_CAL2: On STM32F0, temperature sensor ADC raw data acquired at temperature 110 DegC (tolerance: +-5 DegC), Vref+ = 3.3 V (tolerance: +-10 mV). */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00193" name="l00193"></a><span class="lineno">  193</span><span class="preprocessor">#define TEMPSENSOR_CAL1_TEMP               (( int32_t)   30)           </span><span class="comment">/* Internal temperature sensor, temperature at which temperature sensor has been calibrated in production for data into TEMPSENSOR_CAL1_ADDR (tolerance: +-5 DegC) (unit: DegC). */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00194" name="l00194"></a><span class="lineno">  194</span><span class="preprocessor">#define TEMPSENSOR_CAL2_TEMP               (( int32_t)  110)           </span><span class="comment">/* Internal temperature sensor, temperature at which temperature sensor has been calibrated in production for data into TEMPSENSOR_CAL2_ADDR (tolerance: +-5 DegC) (unit: DegC). */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00195" name="l00195"></a><span class="lineno">  195</span><span class="preprocessor">#define TEMPSENSOR_CAL_VREFANALOG          ( 3300U)                    </span><span class="comment">/* Analog voltage reference (Vref+) voltage with which temperature sensor has been calibrated in production (+-10 mV) (unit: mV). */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00196" name="l00196"></a><span class="lineno">  196</span> </div>
<div class="line"><a id="l00197" name="l00197"></a><span class="lineno">  197</span> </div>
<div class="line"><a id="l00203" name="l00203"></a><span class="lineno">  203</span><span class="comment">/* Exported types ------------------------------------------------------------*/</span></div>
<div class="line"><a id="l00204" name="l00204"></a><span class="lineno">  204</span><span class="preprocessor">#if defined(USE_FULL_LL_DRIVER)</span></div>
<div class="line"><a id="l00227" name="l00227"></a><span class="lineno">  227</span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00228" name="l00228"></a><span class="lineno">  228</span>{</div>
<div class="line"><a id="l00229" name="l00229"></a><span class="lineno">  229</span>  uint32_t Clock;                       </div>
<div class="line"><a id="l00239" name="l00239"></a><span class="lineno">  239</span>  uint32_t Resolution;                  </div>
<div class="line"><a id="l00244" name="l00244"></a><span class="lineno">  244</span>  uint32_t DataAlignment;               </div>
<div class="line"><a id="l00249" name="l00249"></a><span class="lineno">  249</span>  uint32_t LowPowerMode;                </div>
<div class="line"><a id="l00254" name="l00254"></a><span class="lineno">  254</span>} LL_ADC_InitTypeDef;</div>
<div class="line"><a id="l00255" name="l00255"></a><span class="lineno">  255</span> </div>
<div class="line"><a id="l00275" name="l00275"></a><span class="lineno">  275</span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00276" name="l00276"></a><span class="lineno">  276</span>{</div>
<div class="line"><a id="l00277" name="l00277"></a><span class="lineno">  277</span>  uint32_t TriggerSource;               </div>
<div class="line"><a id="l00285" name="l00285"></a><span class="lineno">  285</span>  uint32_t SequencerDiscont;            </div>
<div class="line"><a id="l00292" name="l00292"></a><span class="lineno">  292</span>  uint32_t ContinuousMode;              </div>
<div class="line"><a id="l00298" name="l00298"></a><span class="lineno">  298</span>  uint32_t DMATransfer;                 </div>
<div class="line"><a id="l00303" name="l00303"></a><span class="lineno">  303</span>  uint32_t Overrun;                     </div>
<div class="line"><a id="l00309" name="l00309"></a><span class="lineno">  309</span>} LL_ADC_REG_InitTypeDef;</div>
<div class="line"><a id="l00310" name="l00310"></a><span class="lineno">  310</span> </div>
<div class="line"><a id="l00314" name="l00314"></a><span class="lineno">  314</span><span class="preprocessor">#endif </span><span class="comment">/* USE_FULL_LL_DRIVER */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00315" name="l00315"></a><span class="lineno">  315</span> </div>
<div class="line"><a id="l00316" name="l00316"></a><span class="lineno">  316</span><span class="comment">/* Exported constants --------------------------------------------------------*/</span></div>
<div class="line"><a id="l00325" name="l00325"></a><span class="lineno">  325</span><span class="preprocessor">#define LL_ADC_FLAG_ADRDY                  ADC_ISR_ADRDY      </span></div>
<div class="line"><a id="l00326" name="l00326"></a><span class="lineno">  326</span><span class="preprocessor">#define LL_ADC_FLAG_EOC                    ADC_ISR_EOC        </span></div>
<div class="line"><a id="l00327" name="l00327"></a><span class="lineno">  327</span><span class="preprocessor">#define LL_ADC_FLAG_EOS                    ADC_ISR_EOS        </span></div>
<div class="line"><a id="l00328" name="l00328"></a><span class="lineno">  328</span><span class="preprocessor">#define LL_ADC_FLAG_OVR                    ADC_ISR_OVR        </span></div>
<div class="line"><a id="l00329" name="l00329"></a><span class="lineno">  329</span><span class="preprocessor">#define LL_ADC_FLAG_EOSMP                  ADC_ISR_EOSMP      </span></div>
<div class="line"><a id="l00330" name="l00330"></a><span class="lineno">  330</span><span class="preprocessor">#define LL_ADC_FLAG_AWD1                   ADC_ISR_AWD        </span></div>
<div class="line"><a id="l00339" name="l00339"></a><span class="lineno">  339</span><span class="preprocessor">#define LL_ADC_IT_ADRDY                    ADC_IER_ADRDYIE    </span></div>
<div class="line"><a id="l00340" name="l00340"></a><span class="lineno">  340</span><span class="preprocessor">#define LL_ADC_IT_EOC                      ADC_IER_EOCIE      </span></div>
<div class="line"><a id="l00341" name="l00341"></a><span class="lineno">  341</span><span class="preprocessor">#define LL_ADC_IT_EOS                      ADC_IER_EOSIE      </span></div>
<div class="line"><a id="l00342" name="l00342"></a><span class="lineno">  342</span><span class="preprocessor">#define LL_ADC_IT_OVR                      ADC_IER_OVRIE      </span></div>
<div class="line"><a id="l00343" name="l00343"></a><span class="lineno">  343</span><span class="preprocessor">#define LL_ADC_IT_EOSMP                    ADC_IER_EOSMPIE    </span></div>
<div class="line"><a id="l00344" name="l00344"></a><span class="lineno">  344</span><span class="preprocessor">#define LL_ADC_IT_AWD1                     ADC_IER_AWDIE      </span></div>
<div class="line"><a id="l00352" name="l00352"></a><span class="lineno">  352</span><span class="comment">/* List of ADC registers intended to be used (most commonly) with             */</span></div>
<div class="line"><a id="l00353" name="l00353"></a><span class="lineno">  353</span><span class="comment">/* DMA transfer.                                                              */</span></div>
<div class="line"><a id="l00354" name="l00354"></a><span class="lineno">  354</span><span class="comment">/* Refer to function @ref LL_ADC_DMA_GetRegAddr().                            */</span></div>
<div class="line"><a id="l00355" name="l00355"></a><span class="lineno">  355</span><span class="preprocessor">#define LL_ADC_DMA_REG_REGULAR_DATA          (0x00000000U) </span><span class="comment">/* ADC group regular conversion data register (corresponding to register DR) to be used with ADC configured in independent mode. Without DMA transfer, register accessed by LL function @ref LL_ADC_REG_ReadConversionData32() and other functions @ref LL_ADC_REG_ReadConversionDatax() */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00363" name="l00363"></a><span class="lineno">  363</span><span class="comment">/* Note: Other measurement paths to internal channels may be available        */</span></div>
<div class="line"><a id="l00364" name="l00364"></a><span class="lineno">  364</span><span class="comment">/*       (connections to other peripherals).                                  */</span></div>
<div class="line"><a id="l00365" name="l00365"></a><span class="lineno">  365</span><span class="comment">/*       If they are not listed below, they do not require any specific       */</span></div>
<div class="line"><a id="l00366" name="l00366"></a><span class="lineno">  366</span><span class="comment">/*       path enable. In this case, Access to measurement path is done        */</span></div>
<div class="line"><a id="l00367" name="l00367"></a><span class="lineno">  367</span><span class="comment">/*       only by selecting the corresponding ADC internal channel.            */</span></div>
<div class="line"><a id="l00368" name="l00368"></a><span class="lineno">  368</span><span class="preprocessor">#define LL_ADC_PATH_INTERNAL_NONE          (0x00000000U)</span></div>
<div class="line"><a id="l00369" name="l00369"></a><span class="lineno">  369</span><span class="preprocessor">#define LL_ADC_PATH_INTERNAL_VREFINT       (ADC_CCR_VREFEN)       </span></div>
<div class="line"><a id="l00370" name="l00370"></a><span class="lineno">  370</span><span class="preprocessor">#define LL_ADC_PATH_INTERNAL_TEMPSENSOR    (ADC_CCR_TSEN)         </span></div>
<div class="line"><a id="l00371" name="l00371"></a><span class="lineno">  371</span><span class="preprocessor">#if defined(ADC_CCR_VBATEN)</span></div>
<div class="line"><a id="l00372" name="l00372"></a><span class="lineno">  372</span><span class="preprocessor">#define LL_ADC_PATH_INTERNAL_VBAT          (ADC_CCR_VBATEN)       </span></div>
<div class="line"><a id="l00373" name="l00373"></a><span class="lineno">  373</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00381" name="l00381"></a><span class="lineno">  381</span><span class="preprocessor">#define LL_ADC_CLOCK_SYNC_PCLK_DIV4        (ADC_CFGR2_CKMODE_1)                                  </span></div>
<div class="line"><a id="l00382" name="l00382"></a><span class="lineno">  382</span><span class="preprocessor">#define LL_ADC_CLOCK_SYNC_PCLK_DIV2        (ADC_CFGR2_CKMODE_0)                                  </span></div>
<div class="line"><a id="l00383" name="l00383"></a><span class="lineno">  383</span><span class="preprocessor">#define LL_ADC_CLOCK_ASYNC                 (0x00000000U)                               </span></div>
<div class="line"><a id="l00391" name="l00391"></a><span class="lineno">  391</span><span class="preprocessor">#define LL_ADC_RESOLUTION_12B              (0x00000000U)             </span></div>
<div class="line"><a id="l00392" name="l00392"></a><span class="lineno">  392</span><span class="preprocessor">#define LL_ADC_RESOLUTION_10B              (                  ADC_CFGR1_RES_0) </span></div>
<div class="line"><a id="l00393" name="l00393"></a><span class="lineno">  393</span><span class="preprocessor">#define LL_ADC_RESOLUTION_8B               (ADC_CFGR1_RES_1                  ) </span></div>
<div class="line"><a id="l00394" name="l00394"></a><span class="lineno">  394</span><span class="preprocessor">#define LL_ADC_RESOLUTION_6B               (ADC_CFGR1_RES_1 | ADC_CFGR1_RES_0) </span></div>
<div class="line"><a id="l00402" name="l00402"></a><span class="lineno">  402</span><span class="preprocessor">#define LL_ADC_DATA_ALIGN_RIGHT            (0x00000000U)</span></div>
<div class="line"><a id="l00403" name="l00403"></a><span class="lineno">  403</span><span class="preprocessor">#define LL_ADC_DATA_ALIGN_LEFT             (ADC_CFGR1_ALIGN)      </span></div>
<div class="line"><a id="l00411" name="l00411"></a><span class="lineno">  411</span><span class="preprocessor">#define LL_ADC_LP_MODE_NONE                (0x00000000U)             </span></div>
<div class="line"><a id="l00412" name="l00412"></a><span class="lineno">  412</span><span class="preprocessor">#define LL_ADC_LP_AUTOWAIT                 (ADC_CFGR1_WAIT)                    </span></div>
<div class="line"><a id="l00413" name="l00413"></a><span class="lineno">  413</span><span class="preprocessor">#define LL_ADC_LP_AUTOPOWEROFF             (ADC_CFGR1_AUTOFF)                  </span></div>
<div class="line"><a id="l00414" name="l00414"></a><span class="lineno">  414</span><span class="preprocessor">#define LL_ADC_LP_AUTOWAIT_AUTOPOWEROFF    (ADC_CFGR1_WAIT | ADC_CFGR1_AUTOFF) </span></div>
<div class="line"><a id="l00422" name="l00422"></a><span class="lineno">  422</span><span class="preprocessor">#define LL_ADC_GROUP_REGULAR               (0x00000001U) </span></div>
<div class="line"><a id="l00430" name="l00430"></a><span class="lineno">  430</span><span class="preprocessor">#define LL_ADC_CHANNEL_0                   (ADC_CHANNEL_0_NUMBER  | ADC_CHANNEL_0_BITFIELD ) </span></div>
<div class="line"><a id="l00431" name="l00431"></a><span class="lineno">  431</span><span class="preprocessor">#define LL_ADC_CHANNEL_1                   (ADC_CHANNEL_1_NUMBER  | ADC_CHANNEL_1_BITFIELD ) </span></div>
<div class="line"><a id="l00432" name="l00432"></a><span class="lineno">  432</span><span class="preprocessor">#define LL_ADC_CHANNEL_2                   (ADC_CHANNEL_2_NUMBER  | ADC_CHANNEL_2_BITFIELD ) </span></div>
<div class="line"><a id="l00433" name="l00433"></a><span class="lineno">  433</span><span class="preprocessor">#define LL_ADC_CHANNEL_3                   (ADC_CHANNEL_3_NUMBER  | ADC_CHANNEL_3_BITFIELD ) </span></div>
<div class="line"><a id="l00434" name="l00434"></a><span class="lineno">  434</span><span class="preprocessor">#define LL_ADC_CHANNEL_4                   (ADC_CHANNEL_4_NUMBER  | ADC_CHANNEL_4_BITFIELD ) </span></div>
<div class="line"><a id="l00435" name="l00435"></a><span class="lineno">  435</span><span class="preprocessor">#define LL_ADC_CHANNEL_5                   (ADC_CHANNEL_5_NUMBER  | ADC_CHANNEL_5_BITFIELD ) </span></div>
<div class="line"><a id="l00436" name="l00436"></a><span class="lineno">  436</span><span class="preprocessor">#define LL_ADC_CHANNEL_6                   (ADC_CHANNEL_6_NUMBER  | ADC_CHANNEL_6_BITFIELD ) </span></div>
<div class="line"><a id="l00437" name="l00437"></a><span class="lineno">  437</span><span class="preprocessor">#define LL_ADC_CHANNEL_7                   (ADC_CHANNEL_7_NUMBER  | ADC_CHANNEL_7_BITFIELD ) </span></div>
<div class="line"><a id="l00438" name="l00438"></a><span class="lineno">  438</span><span class="preprocessor">#define LL_ADC_CHANNEL_8                   (ADC_CHANNEL_8_NUMBER  | ADC_CHANNEL_8_BITFIELD ) </span></div>
<div class="line"><a id="l00439" name="l00439"></a><span class="lineno">  439</span><span class="preprocessor">#define LL_ADC_CHANNEL_9                   (ADC_CHANNEL_9_NUMBER  | ADC_CHANNEL_9_BITFIELD ) </span></div>
<div class="line"><a id="l00440" name="l00440"></a><span class="lineno">  440</span><span class="preprocessor">#define LL_ADC_CHANNEL_10                  (ADC_CHANNEL_10_NUMBER | ADC_CHANNEL_10_BITFIELD) </span></div>
<div class="line"><a id="l00441" name="l00441"></a><span class="lineno">  441</span><span class="preprocessor">#define LL_ADC_CHANNEL_11                  (ADC_CHANNEL_11_NUMBER | ADC_CHANNEL_11_BITFIELD) </span></div>
<div class="line"><a id="l00442" name="l00442"></a><span class="lineno">  442</span><span class="preprocessor">#define LL_ADC_CHANNEL_12                  (ADC_CHANNEL_12_NUMBER | ADC_CHANNEL_12_BITFIELD) </span></div>
<div class="line"><a id="l00443" name="l00443"></a><span class="lineno">  443</span><span class="preprocessor">#define LL_ADC_CHANNEL_13                  (ADC_CHANNEL_13_NUMBER | ADC_CHANNEL_13_BITFIELD) </span></div>
<div class="line"><a id="l00444" name="l00444"></a><span class="lineno">  444</span><span class="preprocessor">#define LL_ADC_CHANNEL_14                  (ADC_CHANNEL_14_NUMBER | ADC_CHANNEL_14_BITFIELD) </span></div>
<div class="line"><a id="l00445" name="l00445"></a><span class="lineno">  445</span><span class="preprocessor">#define LL_ADC_CHANNEL_15                  (ADC_CHANNEL_15_NUMBER | ADC_CHANNEL_15_BITFIELD) </span></div>
<div class="line"><a id="l00446" name="l00446"></a><span class="lineno">  446</span><span class="preprocessor">#define LL_ADC_CHANNEL_16                  (ADC_CHANNEL_16_NUMBER | ADC_CHANNEL_16_BITFIELD) </span></div>
<div class="line"><a id="l00447" name="l00447"></a><span class="lineno">  447</span><span class="preprocessor">#define LL_ADC_CHANNEL_17                  (ADC_CHANNEL_17_NUMBER | ADC_CHANNEL_17_BITFIELD) </span></div>
<div class="line"><a id="l00448" name="l00448"></a><span class="lineno">  448</span><span class="preprocessor">#define LL_ADC_CHANNEL_VREFINT             (LL_ADC_CHANNEL_17 | ADC_CHANNEL_ID_INTERNAL_CH)  </span></div>
<div class="line"><a id="l00449" name="l00449"></a><span class="lineno">  449</span><span class="preprocessor">#define LL_ADC_CHANNEL_TEMPSENSOR          (LL_ADC_CHANNEL_16 | ADC_CHANNEL_ID_INTERNAL_CH)  </span></div>
<div class="line"><a id="l00450" name="l00450"></a><span class="lineno">  450</span><span class="preprocessor">#if defined(ADC_CCR_VBATEN)</span></div>
<div class="line"><a id="l00451" name="l00451"></a><span class="lineno">  451</span><span class="preprocessor">#define LL_ADC_CHANNEL_18                  (ADC_CHANNEL_18_NUMBER | ADC_CHANNEL_18_BITFIELD) </span></div>
<div class="line"><a id="l00452" name="l00452"></a><span class="lineno">  452</span><span class="preprocessor">#define LL_ADC_CHANNEL_VBAT                (LL_ADC_CHANNEL_18 | ADC_CHANNEL_ID_INTERNAL_CH)  </span></div>
<div class="line"><a id="l00453" name="l00453"></a><span class="lineno">  453</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00461" name="l00461"></a><span class="lineno">  461</span><span class="preprocessor">#define LL_ADC_REG_TRIG_SOFTWARE           (0x00000000U)                                                             </span></div>
<div class="line"><a id="l00462" name="l00462"></a><span class="lineno">  462</span><span class="preprocessor">#define LL_ADC_REG_TRIG_EXT_TIM1_TRGO      (ADC_REG_TRIG_EXT_EDGE_DEFAULT)                                           </span></div>
<div class="line"><a id="l00463" name="l00463"></a><span class="lineno">  463</span><span class="preprocessor">#define LL_ADC_REG_TRIG_EXT_TIM1_CH4       (ADC_CFGR1_EXTSEL_0 | ADC_REG_TRIG_EXT_EDGE_DEFAULT)                      </span></div>
<div class="line"><a id="l00464" name="l00464"></a><span class="lineno">  464</span><span class="preprocessor">#define LL_ADC_REG_TRIG_EXT_TIM2_TRGO      (ADC_CFGR1_EXTSEL_1 | ADC_REG_TRIG_EXT_EDGE_DEFAULT)                      </span></div>
<div class="line"><a id="l00465" name="l00465"></a><span class="lineno">  465</span><span class="preprocessor">#define LL_ADC_REG_TRIG_EXT_TIM3_TRGO      (ADC_CFGR1_EXTSEL_1 | ADC_CFGR1_EXTSEL_0 | ADC_REG_TRIG_EXT_EDGE_DEFAULT) </span></div>
<div class="line"><a id="l00466" name="l00466"></a><span class="lineno">  466</span><span class="preprocessor">#define LL_ADC_REG_TRIG_EXT_TIM15_TRGO     (ADC_CFGR1_EXTSEL_2 | ADC_REG_TRIG_EXT_EDGE_DEFAULT)                      </span></div>
<div class="line"><a id="l00474" name="l00474"></a><span class="lineno">  474</span><span class="preprocessor">#define LL_ADC_REG_TRIG_EXT_RISING         (                    ADC_CFGR1_EXTEN_0) </span></div>
<div class="line"><a id="l00475" name="l00475"></a><span class="lineno">  475</span><span class="preprocessor">#define LL_ADC_REG_TRIG_EXT_FALLING        (ADC_CFGR1_EXTEN_1                    ) </span></div>
<div class="line"><a id="l00476" name="l00476"></a><span class="lineno">  476</span><span class="preprocessor">#define LL_ADC_REG_TRIG_EXT_RISINGFALLING  (ADC_CFGR1_EXTEN_1 | ADC_CFGR1_EXTEN_0) </span></div>
<div class="line"><a id="l00484" name="l00484"></a><span class="lineno">  484</span><span class="preprocessor">#define LL_ADC_REG_CONV_SINGLE             (0x00000000U) </span></div>
<div class="line"><a id="l00485" name="l00485"></a><span class="lineno">  485</span><span class="preprocessor">#define LL_ADC_REG_CONV_CONTINUOUS         (ADC_CFGR1_CONT)        </span></div>
<div class="line"><a id="l00493" name="l00493"></a><span class="lineno">  493</span><span class="preprocessor">#define LL_ADC_REG_DMA_TRANSFER_NONE       (0x00000000U)              </span></div>
<div class="line"><a id="l00494" name="l00494"></a><span class="lineno">  494</span><span class="preprocessor">#define LL_ADC_REG_DMA_TRANSFER_LIMITED    (                   ADC_CFGR1_DMAEN) </span></div>
<div class="line"><a id="l00495" name="l00495"></a><span class="lineno">  495</span><span class="preprocessor">#define LL_ADC_REG_DMA_TRANSFER_UNLIMITED  (ADC_CFGR1_DMACFG | ADC_CFGR1_DMAEN) </span></div>
<div class="line"><a id="l00503" name="l00503"></a><span class="lineno">  503</span><span class="preprocessor">#define LL_ADC_REG_OVR_DATA_PRESERVED      (0x00000000U)</span></div>
<div class="line"><a id="l00504" name="l00504"></a><span class="lineno">  504</span><span class="preprocessor">#define LL_ADC_REG_OVR_DATA_OVERWRITTEN    (ADC_CFGR1_OVRMOD)     </span></div>
<div class="line"><a id="l00512" name="l00512"></a><span class="lineno">  512</span><span class="preprocessor">#define LL_ADC_REG_SEQ_SCAN_DIR_FORWARD    (0x00000000U)</span></div>
<div class="line"><a id="l00513" name="l00513"></a><span class="lineno">  513</span><span class="preprocessor">#define LL_ADC_REG_SEQ_SCAN_DIR_BACKWARD   (ADC_CFGR1_SCANDIR)    </span></div>
<div class="line"><a id="l00521" name="l00521"></a><span class="lineno">  521</span><span class="preprocessor">#define LL_ADC_REG_SEQ_DISCONT_DISABLE     (0x00000000U)                                                          </span></div>
<div class="line"><a id="l00522" name="l00522"></a><span class="lineno">  522</span><span class="preprocessor">#define LL_ADC_REG_SEQ_DISCONT_1RANK       (ADC_CFGR1_DISCEN)                                                               </span></div>
<div class="line"><a id="l00530" name="l00530"></a><span class="lineno">  530</span><span class="preprocessor">#define LL_ADC_SAMPLINGTIME_1CYCLE_5       (0x00000000U)                               </span></div>
<div class="line"><a id="l00531" name="l00531"></a><span class="lineno">  531</span><span class="preprocessor">#define LL_ADC_SAMPLINGTIME_7CYCLES_5      (ADC_SMPR_SMP_0)                                      </span></div>
<div class="line"><a id="l00532" name="l00532"></a><span class="lineno">  532</span><span class="preprocessor">#define LL_ADC_SAMPLINGTIME_13CYCLES_5     (ADC_SMPR_SMP_1)                                      </span></div>
<div class="line"><a id="l00533" name="l00533"></a><span class="lineno">  533</span><span class="preprocessor">#define LL_ADC_SAMPLINGTIME_28CYCLES_5     (ADC_SMPR_SMP_1 | ADC_SMPR_SMP_0)                     </span></div>
<div class="line"><a id="l00534" name="l00534"></a><span class="lineno">  534</span><span class="preprocessor">#define LL_ADC_SAMPLINGTIME_41CYCLES_5     (ADC_SMPR_SMP_2)                                      </span></div>
<div class="line"><a id="l00535" name="l00535"></a><span class="lineno">  535</span><span class="preprocessor">#define LL_ADC_SAMPLINGTIME_55CYCLES_5     (ADC_SMPR_SMP_2 | ADC_SMPR_SMP_0)                     </span></div>
<div class="line"><a id="l00536" name="l00536"></a><span class="lineno">  536</span><span class="preprocessor">#define LL_ADC_SAMPLINGTIME_71CYCLES_5     (ADC_SMPR_SMP_2 | ADC_SMPR_SMP_1)                     </span></div>
<div class="line"><a id="l00537" name="l00537"></a><span class="lineno">  537</span><span class="preprocessor">#define LL_ADC_SAMPLINGTIME_239CYCLES_5    (ADC_SMPR_SMP_2 | ADC_SMPR_SMP_1 | ADC_SMPR_SMP_0)    </span></div>
<div class="line"><a id="l00545" name="l00545"></a><span class="lineno">  545</span><span class="preprocessor">#define LL_ADC_AWD1                        (ADC_AWD_CR1_CHANNEL_MASK  | ADC_AWD_CR1_REGOFFSET) </span></div>
<div class="line"><a id="l00553" name="l00553"></a><span class="lineno">  553</span><span class="preprocessor">#define LL_ADC_AWD_DISABLE                 (0x00000000U)                                                                    </span></div>
<div class="line"><a id="l00554" name="l00554"></a><span class="lineno">  554</span><span class="preprocessor">#define LL_ADC_AWD_ALL_CHANNELS_REG        (                                                    ADC_CFGR1_AWDEN                   )   </span></div>
<div class="line"><a id="l00555" name="l00555"></a><span class="lineno">  555</span><span class="preprocessor">#define LL_ADC_AWD_CHANNEL_0_REG           ((LL_ADC_CHANNEL_0  &amp; ADC_CHANNEL_ID_MASK)         | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL)   </span></div>
<div class="line"><a id="l00556" name="l00556"></a><span class="lineno">  556</span><span class="preprocessor">#define LL_ADC_AWD_CHANNEL_1_REG           ((LL_ADC_CHANNEL_1  &amp; ADC_CHANNEL_ID_MASK)         | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL)   </span></div>
<div class="line"><a id="l00557" name="l00557"></a><span class="lineno">  557</span><span class="preprocessor">#define LL_ADC_AWD_CHANNEL_2_REG           ((LL_ADC_CHANNEL_2  &amp; ADC_CHANNEL_ID_MASK)         | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL)   </span></div>
<div class="line"><a id="l00558" name="l00558"></a><span class="lineno">  558</span><span class="preprocessor">#define LL_ADC_AWD_CHANNEL_3_REG           ((LL_ADC_CHANNEL_3  &amp; ADC_CHANNEL_ID_MASK)         | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL)   </span></div>
<div class="line"><a id="l00559" name="l00559"></a><span class="lineno">  559</span><span class="preprocessor">#define LL_ADC_AWD_CHANNEL_4_REG           ((LL_ADC_CHANNEL_4  &amp; ADC_CHANNEL_ID_MASK)         | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL)   </span></div>
<div class="line"><a id="l00560" name="l00560"></a><span class="lineno">  560</span><span class="preprocessor">#define LL_ADC_AWD_CHANNEL_5_REG           ((LL_ADC_CHANNEL_5  &amp; ADC_CHANNEL_ID_MASK)         | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL)   </span></div>
<div class="line"><a id="l00561" name="l00561"></a><span class="lineno">  561</span><span class="preprocessor">#define LL_ADC_AWD_CHANNEL_6_REG           ((LL_ADC_CHANNEL_6  &amp; ADC_CHANNEL_ID_MASK)         | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL)   </span></div>
<div class="line"><a id="l00562" name="l00562"></a><span class="lineno">  562</span><span class="preprocessor">#define LL_ADC_AWD_CHANNEL_7_REG           ((LL_ADC_CHANNEL_7  &amp; ADC_CHANNEL_ID_MASK)         | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL)   </span></div>
<div class="line"><a id="l00563" name="l00563"></a><span class="lineno">  563</span><span class="preprocessor">#define LL_ADC_AWD_CHANNEL_8_REG           ((LL_ADC_CHANNEL_8  &amp; ADC_CHANNEL_ID_MASK)         | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL)   </span></div>
<div class="line"><a id="l00564" name="l00564"></a><span class="lineno">  564</span><span class="preprocessor">#define LL_ADC_AWD_CHANNEL_9_REG           ((LL_ADC_CHANNEL_9  &amp; ADC_CHANNEL_ID_MASK)         | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL)   </span></div>
<div class="line"><a id="l00565" name="l00565"></a><span class="lineno">  565</span><span class="preprocessor">#define LL_ADC_AWD_CHANNEL_10_REG          ((LL_ADC_CHANNEL_10 &amp; ADC_CHANNEL_ID_MASK)         | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL)   </span></div>
<div class="line"><a id="l00566" name="l00566"></a><span class="lineno">  566</span><span class="preprocessor">#define LL_ADC_AWD_CHANNEL_11_REG          ((LL_ADC_CHANNEL_11 &amp; ADC_CHANNEL_ID_MASK)         | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL)   </span></div>
<div class="line"><a id="l00567" name="l00567"></a><span class="lineno">  567</span><span class="preprocessor">#define LL_ADC_AWD_CHANNEL_12_REG          ((LL_ADC_CHANNEL_12 &amp; ADC_CHANNEL_ID_MASK)         | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL)   </span></div>
<div class="line"><a id="l00568" name="l00568"></a><span class="lineno">  568</span><span class="preprocessor">#define LL_ADC_AWD_CHANNEL_13_REG          ((LL_ADC_CHANNEL_13 &amp; ADC_CHANNEL_ID_MASK)         | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL)   </span></div>
<div class="line"><a id="l00569" name="l00569"></a><span class="lineno">  569</span><span class="preprocessor">#define LL_ADC_AWD_CHANNEL_14_REG          ((LL_ADC_CHANNEL_14 &amp; ADC_CHANNEL_ID_MASK)         | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL)   </span></div>
<div class="line"><a id="l00570" name="l00570"></a><span class="lineno">  570</span><span class="preprocessor">#define LL_ADC_AWD_CHANNEL_15_REG          ((LL_ADC_CHANNEL_15 &amp; ADC_CHANNEL_ID_MASK)         | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL)   </span></div>
<div class="line"><a id="l00571" name="l00571"></a><span class="lineno">  571</span><span class="preprocessor">#define LL_ADC_AWD_CHANNEL_16_REG          ((LL_ADC_CHANNEL_16 &amp; ADC_CHANNEL_ID_MASK)         | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL)   </span></div>
<div class="line"><a id="l00572" name="l00572"></a><span class="lineno">  572</span><span class="preprocessor">#define LL_ADC_AWD_CHANNEL_17_REG          ((LL_ADC_CHANNEL_17 &amp; ADC_CHANNEL_ID_MASK)         | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL)   </span></div>
<div class="line"><a id="l00573" name="l00573"></a><span class="lineno">  573</span><span class="preprocessor">#define LL_ADC_AWD_CH_VREFINT_REG          ((LL_ADC_CHANNEL_VREFINT    &amp; ADC_CHANNEL_ID_MASK) | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL)   </span></div>
<div class="line"><a id="l00574" name="l00574"></a><span class="lineno">  574</span><span class="preprocessor">#define LL_ADC_AWD_CH_TEMPSENSOR_REG       ((LL_ADC_CHANNEL_TEMPSENSOR &amp; ADC_CHANNEL_ID_MASK) | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL)   </span></div>
<div class="line"><a id="l00575" name="l00575"></a><span class="lineno">  575</span><span class="preprocessor">#if defined(ADC_CCR_VBATEN)</span></div>
<div class="line"><a id="l00576" name="l00576"></a><span class="lineno">  576</span><span class="preprocessor">#define LL_ADC_AWD_CHANNEL_18_REG          ((LL_ADC_CHANNEL_18 &amp; ADC_CHANNEL_ID_MASK)         | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL)   </span></div>
<div class="line"><a id="l00577" name="l00577"></a><span class="lineno">  577</span><span class="preprocessor">#define LL_ADC_AWD_CH_VBAT_REG             ((LL_ADC_CHANNEL_VBAT       &amp; ADC_CHANNEL_ID_MASK) | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL)   </span></div>
<div class="line"><a id="l00578" name="l00578"></a><span class="lineno">  578</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00586" name="l00586"></a><span class="lineno">  586</span><span class="preprocessor">#define LL_ADC_AWD_THRESHOLD_HIGH          (ADC_TR_HT            )     </span></div>
<div class="line"><a id="l00587" name="l00587"></a><span class="lineno">  587</span><span class="preprocessor">#define LL_ADC_AWD_THRESHOLD_LOW           (            ADC_TR_LT)     </span></div>
<div class="line"><a id="l00588" name="l00588"></a><span class="lineno">  588</span><span class="preprocessor">#define LL_ADC_AWD_THRESHOLDS_HIGH_LOW     (ADC_TR_HT | ADC_TR_LT)     </span></div>
<div class="line"><a id="l00602" name="l00602"></a><span class="lineno">  602</span><span class="comment">/* Note: Only ADC IP HW delays are defined in ADC LL driver driver,           */</span></div>
<div class="line"><a id="l00603" name="l00603"></a><span class="lineno">  603</span><span class="comment">/*       not timeout values.                                                  */</span></div>
<div class="line"><a id="l00604" name="l00604"></a><span class="lineno">  604</span><span class="comment">/*       Timeout values for ADC operations are dependent to device clock      */</span></div>
<div class="line"><a id="l00605" name="l00605"></a><span class="lineno">  605</span><span class="comment">/*       configuration (system clock versus ADC clock),                       */</span></div>
<div class="line"><a id="l00606" name="l00606"></a><span class="lineno">  606</span><span class="comment">/*       and therefore must be defined in user application.                   */</span></div>
<div class="line"><a id="l00607" name="l00607"></a><span class="lineno">  607</span><span class="comment">/*       Indications for estimation of ADC timeout delays, for this           */</span></div>
<div class="line"><a id="l00608" name="l00608"></a><span class="lineno">  608</span><span class="comment">/*       STM32 series:                                                         */</span></div>
<div class="line"><a id="l00609" name="l00609"></a><span class="lineno">  609</span><span class="comment">/*       - ADC calibration time: maximum delay is 83/fADC.                    */</span></div>
<div class="line"><a id="l00610" name="l00610"></a><span class="lineno">  610</span><span class="comment">/*         (refer to device datasheet, parameter &quot;tCAL&quot;)                      */</span></div>
<div class="line"><a id="l00611" name="l00611"></a><span class="lineno">  611</span><span class="comment">/*       - ADC enable time: maximum delay is 1 conversion cycle.              */</span></div>
<div class="line"><a id="l00612" name="l00612"></a><span class="lineno">  612</span><span class="comment">/*         (refer to device datasheet, parameter &quot;tSTAB&quot;)                     */</span></div>
<div class="line"><a id="l00613" name="l00613"></a><span class="lineno">  613</span><span class="comment">/*       - ADC disable time: maximum delay should be a few ADC clock cycles   */</span></div>
<div class="line"><a id="l00614" name="l00614"></a><span class="lineno">  614</span><span class="comment">/*       - ADC stop conversion time: maximum delay should be a few ADC clock  */</span></div>
<div class="line"><a id="l00615" name="l00615"></a><span class="lineno">  615</span><span class="comment">/*         cycles                                                             */</span></div>
<div class="line"><a id="l00616" name="l00616"></a><span class="lineno">  616</span><span class="comment">/*       - ADC conversion time: duration depending on ADC clock and ADC       */</span></div>
<div class="line"><a id="l00617" name="l00617"></a><span class="lineno">  617</span><span class="comment">/*         configuration.                                                     */</span></div>
<div class="line"><a id="l00618" name="l00618"></a><span class="lineno">  618</span><span class="comment">/*         (refer to device reference manual, section &quot;Timing&quot;)               */</span></div>
<div class="line"><a id="l00619" name="l00619"></a><span class="lineno">  619</span> </div>
<div class="line"><a id="l00620" name="l00620"></a><span class="lineno">  620</span> </div>
<div class="line"><a id="l00621" name="l00621"></a><span class="lineno">  621</span><span class="comment">/* Delay for internal voltage reference stabilization time.                   */</span></div>
<div class="line"><a id="l00622" name="l00622"></a><span class="lineno">  622</span><span class="comment">/* Delay set to maximum value (refer to device datasheet,                     */</span></div>
<div class="line"><a id="l00623" name="l00623"></a><span class="lineno">  623</span><span class="comment">/* parameter &quot;tSTART&quot;).                                                       */</span></div>
<div class="line"><a id="l00624" name="l00624"></a><span class="lineno">  624</span><span class="comment">/* Unit: us                                                                   */</span></div>
<div class="line"><a id="l00625" name="l00625"></a><span class="lineno">  625</span><span class="preprocessor">#define LL_ADC_DELAY_VREFINT_STAB_US       (  10U)  </span></div>
<div class="line"><a id="l00627" name="l00627"></a><span class="lineno">  627</span><span class="comment">/* Delay for temperature sensor stabilization time.                           */</span></div>
<div class="line"><a id="l00628" name="l00628"></a><span class="lineno">  628</span><span class="comment">/* Literal set to maximum value (refer to device datasheet,                   */</span></div>
<div class="line"><a id="l00629" name="l00629"></a><span class="lineno">  629</span><span class="comment">/* parameter &quot;tSTART&quot;).                                                       */</span></div>
<div class="line"><a id="l00630" name="l00630"></a><span class="lineno">  630</span><span class="comment">/* Unit: us                                                                   */</span></div>
<div class="line"><a id="l00631" name="l00631"></a><span class="lineno">  631</span><span class="preprocessor">#define LL_ADC_DELAY_TEMPSENSOR_STAB_US    (  10U)  </span></div>
<div class="line"><a id="l00633" name="l00633"></a><span class="lineno">  633</span><span class="comment">/* Delay required between ADC end of calibration and ADC enable.              */</span></div>
<div class="line"><a id="l00634" name="l00634"></a><span class="lineno">  634</span><span class="comment">/* Note: On this STM32 series, a minimum number of ADC clock cycles            */</span></div>
<div class="line"><a id="l00635" name="l00635"></a><span class="lineno">  635</span><span class="comment">/*       are required between ADC end of calibration and ADC enable.          */</span></div>
<div class="line"><a id="l00636" name="l00636"></a><span class="lineno">  636</span><span class="comment">/*       Wait time can be computed in user application by waiting for the     */</span></div>
<div class="line"><a id="l00637" name="l00637"></a><span class="lineno">  637</span><span class="comment">/*       equivalent number of CPU cycles, by taking into account              */</span></div>
<div class="line"><a id="l00638" name="l00638"></a><span class="lineno">  638</span><span class="comment">/*       ratio of CPU clock versus ADC clock prescalers.                      */</span></div>
<div class="line"><a id="l00639" name="l00639"></a><span class="lineno">  639</span><span class="comment">/* Unit: ADC clock cycles.                                                    */</span></div>
<div class="line"><a id="l00640" name="l00640"></a><span class="lineno">  640</span><span class="preprocessor">#define LL_ADC_DELAY_CALIB_ENABLE_ADC_CYCLES ( 2U)  </span></div>
<div class="line"><a id="l00651" name="l00651"></a><span class="lineno">  651</span><span class="comment">/* Exported macro ------------------------------------------------------------*/</span></div>
<div class="line"><a id="l00667" name="l00667"></a><span class="lineno">  667</span><span class="preprocessor">#define LL_ADC_WriteReg(__INSTANCE__, __REG__, __VALUE__) WRITE_REG(__INSTANCE__-&gt;__REG__, (__VALUE__))</span></div>
<div class="line"><a id="l00668" name="l00668"></a><span class="lineno">  668</span> </div>
<div class="line"><a id="l00675" name="l00675"></a><span class="lineno">  675</span><span class="preprocessor">#define LL_ADC_ReadReg(__INSTANCE__, __REG__) READ_REG(__INSTANCE__-&gt;__REG__)</span></div>
<div class="line"><a id="l00720" name="l00720"></a><span class="lineno">  720</span><span class="preprocessor">#define __LL_ADC_CHANNEL_TO_DECIMAL_NB(__CHANNEL__)                                                               \</span></div>
<div class="line"><a id="l00721" name="l00721"></a><span class="lineno">  721</span><span class="preprocessor">  ((((__CHANNEL__) &amp; ADC_CHANNEL_ID_BITFIELD_MASK) == 0U)                                                         \</span></div>
<div class="line"><a id="l00722" name="l00722"></a><span class="lineno">  722</span><span class="preprocessor">    ? (                                                                                                           \</span></div>
<div class="line"><a id="l00723" name="l00723"></a><span class="lineno">  723</span><span class="preprocessor">       ((__CHANNEL__) &amp; ADC_CHANNEL_ID_NUMBER_MASK) &gt;&gt; ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS                        \</span></div>
<div class="line"><a id="l00724" name="l00724"></a><span class="lineno">  724</span><span class="preprocessor">      )                                                                                                           \</span></div>
<div class="line"><a id="l00725" name="l00725"></a><span class="lineno">  725</span><span class="preprocessor">      :                                                                                                           \</span></div>
<div class="line"><a id="l00726" name="l00726"></a><span class="lineno">  726</span><span class="preprocessor">      (                                                                                                           \</span></div>
<div class="line"><a id="l00727" name="l00727"></a><span class="lineno">  727</span><span class="preprocessor">       (((__CHANNEL__) &amp; ADC_CHSELR_CHSEL0) == ADC_CHSELR_CHSEL0) ? (0U) :                                        \</span></div>
<div class="line"><a id="l00728" name="l00728"></a><span class="lineno">  728</span><span class="preprocessor">        (                                                                                                         \</span></div>
<div class="line"><a id="l00729" name="l00729"></a><span class="lineno">  729</span><span class="preprocessor">         (((__CHANNEL__) &amp; ADC_CHSELR_CHSEL1) == ADC_CHSELR_CHSEL1) ? (1U) :                                      \</span></div>
<div class="line"><a id="l00730" name="l00730"></a><span class="lineno">  730</span><span class="preprocessor">          (                                                                                                       \</span></div>
<div class="line"><a id="l00731" name="l00731"></a><span class="lineno">  731</span><span class="preprocessor">           (((__CHANNEL__) &amp; ADC_CHSELR_CHSEL2) == ADC_CHSELR_CHSEL2) ? (2U) :                                    \</span></div>
<div class="line"><a id="l00732" name="l00732"></a><span class="lineno">  732</span><span class="preprocessor">            (                                                                                                     \</span></div>
<div class="line"><a id="l00733" name="l00733"></a><span class="lineno">  733</span><span class="preprocessor">             (((__CHANNEL__) &amp; ADC_CHSELR_CHSEL3) == ADC_CHSELR_CHSEL3) ? (3U) :                                  \</span></div>
<div class="line"><a id="l00734" name="l00734"></a><span class="lineno">  734</span><span class="preprocessor">              (                                                                                                   \</span></div>
<div class="line"><a id="l00735" name="l00735"></a><span class="lineno">  735</span><span class="preprocessor">               (((__CHANNEL__) &amp; ADC_CHSELR_CHSEL4) == ADC_CHSELR_CHSEL4) ? (4U) :                                \</span></div>
<div class="line"><a id="l00736" name="l00736"></a><span class="lineno">  736</span><span class="preprocessor">                (                                                                                                 \</span></div>
<div class="line"><a id="l00737" name="l00737"></a><span class="lineno">  737</span><span class="preprocessor">                 (((__CHANNEL__) &amp; ADC_CHSELR_CHSEL5) == ADC_CHSELR_CHSEL5) ? (5U) :                              \</span></div>
<div class="line"><a id="l00738" name="l00738"></a><span class="lineno">  738</span><span class="preprocessor">                  (                                                                                               \</span></div>
<div class="line"><a id="l00739" name="l00739"></a><span class="lineno">  739</span><span class="preprocessor">                   (((__CHANNEL__) &amp; ADC_CHSELR_CHSEL6) == ADC_CHSELR_CHSEL6) ? (6U) :                            \</span></div>
<div class="line"><a id="l00740" name="l00740"></a><span class="lineno">  740</span><span class="preprocessor">                    (                                                                                             \</span></div>
<div class="line"><a id="l00741" name="l00741"></a><span class="lineno">  741</span><span class="preprocessor">                     (((__CHANNEL__) &amp; ADC_CHSELR_CHSEL7) == ADC_CHSELR_CHSEL7) ? (7U) :                          \</span></div>
<div class="line"><a id="l00742" name="l00742"></a><span class="lineno">  742</span><span class="preprocessor">                      (                                                                                           \</span></div>
<div class="line"><a id="l00743" name="l00743"></a><span class="lineno">  743</span><span class="preprocessor">                       (((__CHANNEL__) &amp; ADC_CHSELR_CHSEL8) == ADC_CHSELR_CHSEL8) ? (8U) :                        \</span></div>
<div class="line"><a id="l00744" name="l00744"></a><span class="lineno">  744</span><span class="preprocessor">                        (                                                                                         \</span></div>
<div class="line"><a id="l00745" name="l00745"></a><span class="lineno">  745</span><span class="preprocessor">                         (((__CHANNEL__) &amp; ADC_CHSELR_CHSEL9) == ADC_CHSELR_CHSEL9) ? (9U) :                      \</span></div>
<div class="line"><a id="l00746" name="l00746"></a><span class="lineno">  746</span><span class="preprocessor">                          (                                                                                       \</span></div>
<div class="line"><a id="l00747" name="l00747"></a><span class="lineno">  747</span><span class="preprocessor">                           (((__CHANNEL__) &amp; ADC_CHSELR_CHSEL10) == ADC_CHSELR_CHSEL10) ? (10U) :                 \</span></div>
<div class="line"><a id="l00748" name="l00748"></a><span class="lineno">  748</span><span class="preprocessor">                            (                                                                                     \</span></div>
<div class="line"><a id="l00749" name="l00749"></a><span class="lineno">  749</span><span class="preprocessor">                             (((__CHANNEL__) &amp; ADC_CHSELR_CHSEL11) == ADC_CHSELR_CHSEL11) ? (11U) :               \</span></div>
<div class="line"><a id="l00750" name="l00750"></a><span class="lineno">  750</span><span class="preprocessor">                              (                                                                                   \</span></div>
<div class="line"><a id="l00751" name="l00751"></a><span class="lineno">  751</span><span class="preprocessor">                               (((__CHANNEL__) &amp; ADC_CHSELR_CHSEL12) == ADC_CHSELR_CHSEL12) ? (12U) :             \</span></div>
<div class="line"><a id="l00752" name="l00752"></a><span class="lineno">  752</span><span class="preprocessor">                                (                                                                                 \</span></div>
<div class="line"><a id="l00753" name="l00753"></a><span class="lineno">  753</span><span class="preprocessor">                                 (((__CHANNEL__) &amp; ADC_CHSELR_CHSEL13) == ADC_CHSELR_CHSEL13) ? (13U) :           \</span></div>
<div class="line"><a id="l00754" name="l00754"></a><span class="lineno">  754</span><span class="preprocessor">                                  (                                                                               \</span></div>
<div class="line"><a id="l00755" name="l00755"></a><span class="lineno">  755</span><span class="preprocessor">                                   (((__CHANNEL__) &amp; ADC_CHSELR_CHSEL14) == ADC_CHSELR_CHSEL14) ? (14U) :         \</span></div>
<div class="line"><a id="l00756" name="l00756"></a><span class="lineno">  756</span><span class="preprocessor">                                    (                                                                             \</span></div>
<div class="line"><a id="l00757" name="l00757"></a><span class="lineno">  757</span><span class="preprocessor">                                     (((__CHANNEL__) &amp; ADC_CHSELR_CHSEL15) == ADC_CHSELR_CHSEL15) ? (15U) :       \</span></div>
<div class="line"><a id="l00758" name="l00758"></a><span class="lineno">  758</span><span class="preprocessor">                                      (                                                                           \</span></div>
<div class="line"><a id="l00759" name="l00759"></a><span class="lineno">  759</span><span class="preprocessor">                                       (((__CHANNEL__) &amp; ADC_CHSELR_CHSEL16) == ADC_CHSELR_CHSEL16) ? (16U) :     \</span></div>
<div class="line"><a id="l00760" name="l00760"></a><span class="lineno">  760</span><span class="preprocessor">                                        (                                                                         \</span></div>
<div class="line"><a id="l00761" name="l00761"></a><span class="lineno">  761</span><span class="preprocessor">                                         (((__CHANNEL__) &amp; ADC_CHSELR_CHSEL17) == ADC_CHSELR_CHSEL17) ? (17U) :   \</span></div>
<div class="line"><a id="l00762" name="l00762"></a><span class="lineno">  762</span><span class="preprocessor">                                          (                                                                       \</span></div>
<div class="line"><a id="l00763" name="l00763"></a><span class="lineno">  763</span><span class="preprocessor">                                           (((__CHANNEL__) &amp; ADC_CHSELR_CHSEL18) == ADC_CHSELR_CHSEL18) ? (18U) : \</span></div>
<div class="line"><a id="l00764" name="l00764"></a><span class="lineno">  764</span><span class="preprocessor">                                            (0U)                                                                   \</span></div>
<div class="line"><a id="l00765" name="l00765"></a><span class="lineno">  765</span><span class="preprocessor">                                          )                                                                       \</span></div>
<div class="line"><a id="l00766" name="l00766"></a><span class="lineno">  766</span><span class="preprocessor">                                        )                                                                         \</span></div>
<div class="line"><a id="l00767" name="l00767"></a><span class="lineno">  767</span><span class="preprocessor">                                      )                                                                           \</span></div>
<div class="line"><a id="l00768" name="l00768"></a><span class="lineno">  768</span><span class="preprocessor">                                    )                                                                             \</span></div>
<div class="line"><a id="l00769" name="l00769"></a><span class="lineno">  769</span><span class="preprocessor">                                  )                                                                               \</span></div>
<div class="line"><a id="l00770" name="l00770"></a><span class="lineno">  770</span><span class="preprocessor">                                )                                                                                 \</span></div>
<div class="line"><a id="l00771" name="l00771"></a><span class="lineno">  771</span><span class="preprocessor">                              )                                                                                   \</span></div>
<div class="line"><a id="l00772" name="l00772"></a><span class="lineno">  772</span><span class="preprocessor">                            )                                                                                     \</span></div>
<div class="line"><a id="l00773" name="l00773"></a><span class="lineno">  773</span><span class="preprocessor">                          )                                                                                       \</span></div>
<div class="line"><a id="l00774" name="l00774"></a><span class="lineno">  774</span><span class="preprocessor">                        )                                                                                         \</span></div>
<div class="line"><a id="l00775" name="l00775"></a><span class="lineno">  775</span><span class="preprocessor">                      )                                                                                           \</span></div>
<div class="line"><a id="l00776" name="l00776"></a><span class="lineno">  776</span><span class="preprocessor">                    )                                                                                             \</span></div>
<div class="line"><a id="l00777" name="l00777"></a><span class="lineno">  777</span><span class="preprocessor">                  )                                                                                               \</span></div>
<div class="line"><a id="l00778" name="l00778"></a><span class="lineno">  778</span><span class="preprocessor">                )                                                                                                 \</span></div>
<div class="line"><a id="l00779" name="l00779"></a><span class="lineno">  779</span><span class="preprocessor">              )                                                                                                   \</span></div>
<div class="line"><a id="l00780" name="l00780"></a><span class="lineno">  780</span><span class="preprocessor">            )                                                                                                     \</span></div>
<div class="line"><a id="l00781" name="l00781"></a><span class="lineno">  781</span><span class="preprocessor">          )                                                                                                       \</span></div>
<div class="line"><a id="l00782" name="l00782"></a><span class="lineno">  782</span><span class="preprocessor">        )                                                                                                         \</span></div>
<div class="line"><a id="l00783" name="l00783"></a><span class="lineno">  783</span><span class="preprocessor">      )                                                                                                           \</span></div>
<div class="line"><a id="l00784" name="l00784"></a><span class="lineno">  784</span><span class="preprocessor">  )</span></div>
<div class="line"><a id="l00785" name="l00785"></a><span class="lineno">  785</span> </div>
<div class="line"><a id="l00822" name="l00822"></a><span class="lineno">  822</span><span class="preprocessor">#define __LL_ADC_DECIMAL_NB_TO_CHANNEL(__DECIMAL_NB__)                         \</span></div>
<div class="line"><a id="l00823" name="l00823"></a><span class="lineno">  823</span><span class="preprocessor">  (                                                                            \</span></div>
<div class="line"><a id="l00824" name="l00824"></a><span class="lineno">  824</span><span class="preprocessor">   ((__DECIMAL_NB__) &lt;&lt; ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) |                 \</span></div>
<div class="line"><a id="l00825" name="l00825"></a><span class="lineno">  825</span><span class="preprocessor">   (ADC_CHSELR_CHSEL0 &lt;&lt; (__DECIMAL_NB__))                                     \</span></div>
<div class="line"><a id="l00826" name="l00826"></a><span class="lineno">  826</span><span class="preprocessor">  )</span></div>
<div class="line"><a id="l00827" name="l00827"></a><span class="lineno">  827</span> </div>
<div class="line"><a id="l00873" name="l00873"></a><span class="lineno">  873</span><span class="preprocessor">#define __LL_ADC_IS_CHANNEL_INTERNAL(__CHANNEL__)                              \</span></div>
<div class="line"><a id="l00874" name="l00874"></a><span class="lineno">  874</span><span class="preprocessor">  (((__CHANNEL__) &amp; ADC_CHANNEL_ID_INTERNAL_CH_MASK) != 0U)</span></div>
<div class="line"><a id="l00875" name="l00875"></a><span class="lineno">  875</span> </div>
<div class="line"><a id="l00935" name="l00935"></a><span class="lineno">  935</span><span class="preprocessor">#define __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL(__CHANNEL__)                     \</span></div>
<div class="line"><a id="l00936" name="l00936"></a><span class="lineno">  936</span><span class="preprocessor">  ((__CHANNEL__) &amp; ~ADC_CHANNEL_ID_INTERNAL_CH_MASK)</span></div>
<div class="line"><a id="l00937" name="l00937"></a><span class="lineno">  937</span> </div>
<div class="line"><a id="l00961" name="l00961"></a><span class="lineno">  961</span><span class="preprocessor">#if defined(ADC_CCR_VBATEN)</span></div>
<div class="line"><a id="l00962" name="l00962"></a><span class="lineno">  962</span><span class="preprocessor">#define __LL_ADC_IS_CHANNEL_INTERNAL_AVAILABLE(__ADC_INSTANCE__, __CHANNEL__)  \</span></div>
<div class="line"><a id="l00963" name="l00963"></a><span class="lineno">  963</span><span class="preprocessor">  (                                                                            \</span></div>
<div class="line"><a id="l00964" name="l00964"></a><span class="lineno">  964</span><span class="preprocessor">    ((__CHANNEL__) == LL_ADC_CHANNEL_VREFINT)    ||                            \</span></div>
<div class="line"><a id="l00965" name="l00965"></a><span class="lineno">  965</span><span class="preprocessor">    ((__CHANNEL__) == LL_ADC_CHANNEL_TEMPSENSOR) ||                            \</span></div>
<div class="line"><a id="l00966" name="l00966"></a><span class="lineno">  966</span><span class="preprocessor">    ((__CHANNEL__) == LL_ADC_CHANNEL_VBAT)                                     \</span></div>
<div class="line"><a id="l00967" name="l00967"></a><span class="lineno">  967</span><span class="preprocessor">  )</span></div>
<div class="line"><a id="l00968" name="l00968"></a><span class="lineno">  968</span><span class="preprocessor">#else</span></div>
<div class="line"><a id="l00969" name="l00969"></a><span class="lineno">  969</span><span class="preprocessor">#define __LL_ADC_IS_CHANNEL_INTERNAL_AVAILABLE(__ADC_INSTANCE__, __CHANNEL__)  \</span></div>
<div class="line"><a id="l00970" name="l00970"></a><span class="lineno">  970</span><span class="preprocessor">  (                                                                            \</span></div>
<div class="line"><a id="l00971" name="l00971"></a><span class="lineno">  971</span><span class="preprocessor">    ((__CHANNEL__) == LL_ADC_CHANNEL_VREFINT)    ||                            \</span></div>
<div class="line"><a id="l00972" name="l00972"></a><span class="lineno">  972</span><span class="preprocessor">    ((__CHANNEL__) == LL_ADC_CHANNEL_TEMPSENSOR)                               \</span></div>
<div class="line"><a id="l00973" name="l00973"></a><span class="lineno">  973</span><span class="preprocessor">  )</span></div>
<div class="line"><a id="l00974" name="l00974"></a><span class="lineno">  974</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00975" name="l00975"></a><span class="lineno">  975</span> </div>
<div class="line"><a id="l01043" name="l01043"></a><span class="lineno"> 1043</span><span class="preprocessor">#define __LL_ADC_ANALOGWD_CHANNEL_GROUP(__CHANNEL__, __GROUP__)                                           \</span></div>
<div class="line"><a id="l01044" name="l01044"></a><span class="lineno"> 1044</span><span class="preprocessor">  (((__CHANNEL__) &amp; ADC_CHANNEL_ID_MASK) | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL)</span></div>
<div class="line"><a id="l01045" name="l01045"></a><span class="lineno"> 1045</span> </div>
<div class="line"><a id="l01066" name="l01066"></a><span class="lineno"> 1066</span><span class="preprocessor">#define __LL_ADC_ANALOGWD_SET_THRESHOLD_RESOLUTION(__ADC_RESOLUTION__, __AWD_THRESHOLD__) \</span></div>
<div class="line"><a id="l01067" name="l01067"></a><span class="lineno"> 1067</span><span class="preprocessor">  ((__AWD_THRESHOLD__) &lt;&lt; ((__ADC_RESOLUTION__) &gt;&gt; (ADC_CFGR1_RES_BITOFFSET_POS - 1U )))</span></div>
<div class="line"><a id="l01068" name="l01068"></a><span class="lineno"> 1068</span> </div>
<div class="line"><a id="l01088" name="l01088"></a><span class="lineno"> 1088</span><span class="preprocessor">#define __LL_ADC_ANALOGWD_GET_THRESHOLD_RESOLUTION(__ADC_RESOLUTION__, __AWD_THRESHOLD_12_BITS__) \</span></div>
<div class="line"><a id="l01089" name="l01089"></a><span class="lineno"> 1089</span><span class="preprocessor">  ((__AWD_THRESHOLD_12_BITS__) &gt;&gt; ((__ADC_RESOLUTION__) &gt;&gt; (ADC_CFGR1_RES_BITOFFSET_POS - 1U )))</span></div>
<div class="line"><a id="l01090" name="l01090"></a><span class="lineno"> 1090</span> </div>
<div class="line"><a id="l01103" name="l01103"></a><span class="lineno"> 1103</span><span class="preprocessor">#define __LL_ADC_ANALOGWD_THRESHOLDS_HIGH_LOW(__AWD_THRESHOLD_TYPE__, __AWD_THRESHOLDS__) \</span></div>
<div class="line"><a id="l01104" name="l01104"></a><span class="lineno"> 1104</span><span class="preprocessor">  (((__AWD_THRESHOLD_TYPE__) == LL_ADC_AWD_THRESHOLD_LOW)                                 \</span></div>
<div class="line"><a id="l01105" name="l01105"></a><span class="lineno"> 1105</span><span class="preprocessor">    ? (                                                                                   \</span></div>
<div class="line"><a id="l01106" name="l01106"></a><span class="lineno"> 1106</span><span class="preprocessor">       (__AWD_THRESHOLDS__) &amp; LL_ADC_AWD_THRESHOLD_LOW                                    \</span></div>
<div class="line"><a id="l01107" name="l01107"></a><span class="lineno"> 1107</span><span class="preprocessor">      )                                                                                   \</span></div>
<div class="line"><a id="l01108" name="l01108"></a><span class="lineno"> 1108</span><span class="preprocessor">      :                                                                                   \</span></div>
<div class="line"><a id="l01109" name="l01109"></a><span class="lineno"> 1109</span><span class="preprocessor">      (                                                                                   \</span></div>
<div class="line"><a id="l01110" name="l01110"></a><span class="lineno"> 1110</span><span class="preprocessor">       ((__AWD_THRESHOLDS__) &gt;&gt; ADC_TR_HT_BITOFFSET_POS) &amp; LL_ADC_AWD_THRESHOLD_LOW       \</span></div>
<div class="line"><a id="l01111" name="l01111"></a><span class="lineno"> 1111</span><span class="preprocessor">      )                                                                                   \</span></div>
<div class="line"><a id="l01112" name="l01112"></a><span class="lineno"> 1112</span><span class="preprocessor">  )</span></div>
<div class="line"><a id="l01113" name="l01113"></a><span class="lineno"> 1113</span> </div>
<div class="line"><a id="l01124" name="l01124"></a><span class="lineno"> 1124</span><span class="preprocessor">#define __LL_ADC_COMMON_INSTANCE(__ADCx__)                                     \</span></div>
<div class="line"><a id="l01125" name="l01125"></a><span class="lineno"> 1125</span><span class="preprocessor">  (ADC1_COMMON)</span></div>
<div class="line"><a id="l01126" name="l01126"></a><span class="lineno"> 1126</span> </div>
<div class="line"><a id="l01144" name="l01144"></a><span class="lineno"> 1144</span><span class="preprocessor">#define __LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__ADCXY_COMMON__)              \</span></div>
<div class="line"><a id="l01145" name="l01145"></a><span class="lineno"> 1145</span><span class="preprocessor">  LL_ADC_IsEnabled(ADC1)</span></div>
<div class="line"><a id="l01146" name="l01146"></a><span class="lineno"> 1146</span> </div>
<div class="line"><a id="l01160" name="l01160"></a><span class="lineno"> 1160</span><span class="preprocessor">#define __LL_ADC_DIGITAL_SCALE(__ADC_RESOLUTION__)                             \</span></div>
<div class="line"><a id="l01161" name="l01161"></a><span class="lineno"> 1161</span><span class="preprocessor">  (0xFFFU &gt;&gt; ((__ADC_RESOLUTION__) &gt;&gt; (ADC_CFGR1_RES_BITOFFSET_POS - 1U)))</span></div>
<div class="line"><a id="l01162" name="l01162"></a><span class="lineno"> 1162</span> </div>
<div class="line"><a id="l01181" name="l01181"></a><span class="lineno"> 1181</span><span class="preprocessor">#define __LL_ADC_CONVERT_DATA_RESOLUTION(__DATA__, __ADC_RESOLUTION_CURRENT__, __ADC_RESOLUTION_TARGET__) \</span></div>
<div class="line"><a id="l01182" name="l01182"></a><span class="lineno"> 1182</span><span class="preprocessor">  (((__DATA__)                                                                 \</span></div>
<div class="line"><a id="l01183" name="l01183"></a><span class="lineno"> 1183</span><span class="preprocessor">    &lt;&lt; ((__ADC_RESOLUTION_CURRENT__) &gt;&gt; (ADC_CFGR1_RES_BITOFFSET_POS - 1U)))   \</span></div>
<div class="line"><a id="l01184" name="l01184"></a><span class="lineno"> 1184</span><span class="preprocessor">   &gt;&gt; ((__ADC_RESOLUTION_TARGET__) &gt;&gt; (ADC_CFGR1_RES_BITOFFSET_POS - 1U))      \</span></div>
<div class="line"><a id="l01185" name="l01185"></a><span class="lineno"> 1185</span><span class="preprocessor">  )</span></div>
<div class="line"><a id="l01186" name="l01186"></a><span class="lineno"> 1186</span> </div>
<div class="line"><a id="l01203" name="l01203"></a><span class="lineno"> 1203</span><span class="preprocessor">#define __LL_ADC_CALC_DATA_TO_VOLTAGE(__VREFANALOG_VOLTAGE__,\</span></div>
<div class="line"><a id="l01204" name="l01204"></a><span class="lineno"> 1204</span><span class="preprocessor">                                      __ADC_DATA__,\</span></div>
<div class="line"><a id="l01205" name="l01205"></a><span class="lineno"> 1205</span><span class="preprocessor">                                      __ADC_RESOLUTION__)                      \</span></div>
<div class="line"><a id="l01206" name="l01206"></a><span class="lineno"> 1206</span><span class="preprocessor">  ((__ADC_DATA__) * (__VREFANALOG_VOLTAGE__)                                   \</span></div>
<div class="line"><a id="l01207" name="l01207"></a><span class="lineno"> 1207</span><span class="preprocessor">   / __LL_ADC_DIGITAL_SCALE(__ADC_RESOLUTION__)                                \</span></div>
<div class="line"><a id="l01208" name="l01208"></a><span class="lineno"> 1208</span><span class="preprocessor">  )</span></div>
<div class="line"><a id="l01209" name="l01209"></a><span class="lineno"> 1209</span> </div>
<div class="line"><a id="l01235" name="l01235"></a><span class="lineno"> 1235</span><span class="preprocessor">#define __LL_ADC_CALC_VREFANALOG_VOLTAGE(__VREFINT_ADC_DATA__,\</span></div>
<div class="line"><a id="l01236" name="l01236"></a><span class="lineno"> 1236</span><span class="preprocessor">                                         __ADC_RESOLUTION__)                   \</span></div>
<div class="line"><a id="l01237" name="l01237"></a><span class="lineno"> 1237</span><span class="preprocessor">  (((uint32_t)(*VREFINT_CAL_ADDR) * VREFINT_CAL_VREF)                          \</span></div>
<div class="line"><a id="l01238" name="l01238"></a><span class="lineno"> 1238</span><span class="preprocessor">    / __LL_ADC_CONVERT_DATA_RESOLUTION((__VREFINT_ADC_DATA__),                 \</span></div>
<div class="line"><a id="l01239" name="l01239"></a><span class="lineno"> 1239</span><span class="preprocessor">                                       (__ADC_RESOLUTION__),                   \</span></div>
<div class="line"><a id="l01240" name="l01240"></a><span class="lineno"> 1240</span><span class="preprocessor">                                       LL_ADC_RESOLUTION_12B)                  \</span></div>
<div class="line"><a id="l01241" name="l01241"></a><span class="lineno"> 1241</span><span class="preprocessor">  )</span></div>
<div class="line"><a id="l01242" name="l01242"></a><span class="lineno"> 1242</span> </div>
<div class="line"><a id="l01288" name="l01288"></a><span class="lineno"> 1288</span><span class="preprocessor">#define __LL_ADC_CALC_TEMPERATURE(__VREFANALOG_VOLTAGE__,\</span></div>
<div class="line"><a id="l01289" name="l01289"></a><span class="lineno"> 1289</span><span class="preprocessor">                                  __TEMPSENSOR_ADC_DATA__,\</span></div>
<div class="line"><a id="l01290" name="l01290"></a><span class="lineno"> 1290</span><span class="preprocessor">                                  __ADC_RESOLUTION__)                              \</span></div>
<div class="line"><a id="l01291" name="l01291"></a><span class="lineno"> 1291</span><span class="preprocessor">  (((( ((int32_t)((__LL_ADC_CONVERT_DATA_RESOLUTION((__TEMPSENSOR_ADC_DATA__),     \</span></div>
<div class="line"><a id="l01292" name="l01292"></a><span class="lineno"> 1292</span><span class="preprocessor">                                                    (__ADC_RESOLUTION__),          \</span></div>
<div class="line"><a id="l01293" name="l01293"></a><span class="lineno"> 1293</span><span class="preprocessor">                                                    LL_ADC_RESOLUTION_12B)         \</span></div>
<div class="line"><a id="l01294" name="l01294"></a><span class="lineno"> 1294</span><span class="preprocessor">                   * (__VREFANALOG_VOLTAGE__))                                     \</span></div>
<div class="line"><a id="l01295" name="l01295"></a><span class="lineno"> 1295</span><span class="preprocessor">                  / TEMPSENSOR_CAL_VREFANALOG)                                     \</span></div>
<div class="line"><a id="l01296" name="l01296"></a><span class="lineno"> 1296</span><span class="preprocessor">        - (int32_t) *TEMPSENSOR_CAL1_ADDR)                                         \</span></div>
<div class="line"><a id="l01297" name="l01297"></a><span class="lineno"> 1297</span><span class="preprocessor">     ) * (int32_t)(TEMPSENSOR_CAL2_TEMP - TEMPSENSOR_CAL1_TEMP)                    \</span></div>
<div class="line"><a id="l01298" name="l01298"></a><span class="lineno"> 1298</span><span class="preprocessor">    ) / (int32_t)((int32_t)*TEMPSENSOR_CAL2_ADDR - (int32_t)*TEMPSENSOR_CAL1_ADDR) \</span></div>
<div class="line"><a id="l01299" name="l01299"></a><span class="lineno"> 1299</span><span class="preprocessor">   ) + TEMPSENSOR_CAL1_TEMP                                                        \</span></div>
<div class="line"><a id="l01300" name="l01300"></a><span class="lineno"> 1300</span><span class="preprocessor">  )</span></div>
<div class="line"><a id="l01301" name="l01301"></a><span class="lineno"> 1301</span> </div>
<div class="line"><a id="l01346" name="l01346"></a><span class="lineno"> 1346</span><span class="preprocessor">#define __LL_ADC_CALC_TEMPERATURE_TYP_PARAMS(__TEMPSENSOR_TYP_AVGSLOPE__,\</span></div>
<div class="line"><a id="l01347" name="l01347"></a><span class="lineno"> 1347</span><span class="preprocessor">                                             __TEMPSENSOR_TYP_CALX_V__,\</span></div>
<div class="line"><a id="l01348" name="l01348"></a><span class="lineno"> 1348</span><span class="preprocessor">                                             __TEMPSENSOR_CALX_TEMP__,\</span></div>
<div class="line"><a id="l01349" name="l01349"></a><span class="lineno"> 1349</span><span class="preprocessor">                                             __VREFANALOG_VOLTAGE__,\</span></div>
<div class="line"><a id="l01350" name="l01350"></a><span class="lineno"> 1350</span><span class="preprocessor">                                             __TEMPSENSOR_ADC_DATA__,\</span></div>
<div class="line"><a id="l01351" name="l01351"></a><span class="lineno"> 1351</span><span class="preprocessor">                                             __ADC_RESOLUTION__)               \</span></div>
<div class="line"><a id="l01352" name="l01352"></a><span class="lineno"> 1352</span><span class="preprocessor">  ((( (                                                                        \</span></div>
<div class="line"><a id="l01353" name="l01353"></a><span class="lineno"> 1353</span><span class="preprocessor">       (int32_t)(((__TEMPSENSOR_TYP_CALX_V__))                                 \</span></div>
<div class="line"><a id="l01354" name="l01354"></a><span class="lineno"> 1354</span><span class="preprocessor">                 * 1000)                                                       \</span></div>
<div class="line"><a id="l01355" name="l01355"></a><span class="lineno"> 1355</span><span class="preprocessor">       -                                                                       \</span></div>
<div class="line"><a id="l01356" name="l01356"></a><span class="lineno"> 1356</span><span class="preprocessor">       (int32_t)((((__TEMPSENSOR_ADC_DATA__) * (__VREFANALOG_VOLTAGE__))       \</span></div>
<div class="line"><a id="l01357" name="l01357"></a><span class="lineno"> 1357</span><span class="preprocessor">                  / __LL_ADC_DIGITAL_SCALE(__ADC_RESOLUTION__))                \</span></div>
<div class="line"><a id="l01358" name="l01358"></a><span class="lineno"> 1358</span><span class="preprocessor">                 * 1000)                                                       \</span></div>
<div class="line"><a id="l01359" name="l01359"></a><span class="lineno"> 1359</span><span class="preprocessor">      )                                                                        \</span></div>
<div class="line"><a id="l01360" name="l01360"></a><span class="lineno"> 1360</span><span class="preprocessor">    ) / (__TEMPSENSOR_TYP_AVGSLOPE__)                                          \</span></div>
<div class="line"><a id="l01361" name="l01361"></a><span class="lineno"> 1361</span><span class="preprocessor">   ) + (__TEMPSENSOR_CALX_TEMP__)                                              \</span></div>
<div class="line"><a id="l01362" name="l01362"></a><span class="lineno"> 1362</span><span class="preprocessor">  )</span></div>
<div class="line"><a id="l01363" name="l01363"></a><span class="lineno"> 1363</span> </div>
<div class="line"><a id="l01373" name="l01373"></a><span class="lineno"> 1373</span><span class="comment">/* Exported functions --------------------------------------------------------*/</span></div>
<div class="line"><a id="l01381" name="l01381"></a><span class="lineno"> 1381</span><span class="comment">/* Note: LL ADC functions to set DMA transfer are located into sections of    */</span></div>
<div class="line"><a id="l01382" name="l01382"></a><span class="lineno"> 1382</span><span class="comment">/*       configuration of ADC instance, groups and multimode (if available):  */</span></div>
<div class="line"><a id="l01383" name="l01383"></a><span class="lineno"> 1383</span><span class="comment">/*       @ref LL_ADC_REG_SetDMATransfer(), ...                                */</span></div>
<div class="line"><a id="l01384" name="l01384"></a><span class="lineno"> 1384</span> </div>
<div class="line"><a id="l01410" name="l01410"></a><span class="lineno"> 1410</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_ADC_DMA_GetRegAddr(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx, uint32_t Register)</div>
<div class="line"><a id="l01411" name="l01411"></a><span class="lineno"> 1411</span>{</div>
<div class="line"><a id="l01412" name="l01412"></a><span class="lineno"> 1412</span>  <span class="comment">/* Prevent unused argument compilation warning */</span></div>
<div class="line"><a id="l01413" name="l01413"></a><span class="lineno"> 1413</span>  (void)Register;</div>
<div class="line"><a id="l01414" name="l01414"></a><span class="lineno"> 1414</span> </div>
<div class="line"><a id="l01415" name="l01415"></a><span class="lineno"> 1415</span>  <span class="comment">/* Retrieve address of register DR */</span></div>
<div class="line"><a id="l01416" name="l01416"></a><span class="lineno"> 1416</span>  <span class="keywordflow">return</span> (uint32_t)&amp;(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#a3df0d8dfcd1ec958659ffe21eb64fa94">DR</a>);</div>
<div class="line"><a id="l01417" name="l01417"></a><span class="lineno"> 1417</span>}</div>
<div class="line"><a id="l01418" name="l01418"></a><span class="lineno"> 1418</span> </div>
<div class="line"><a id="l01464" name="l01464"></a><span class="lineno"> 1464</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_ADC_SetCommonPathInternalCh(<a class="code hl_struct" href="struct_a_d_c___common___type_def.html">ADC_Common_TypeDef</a> *ADCxy_COMMON, uint32_t PathInternal)</div>
<div class="line"><a id="l01465" name="l01465"></a><span class="lineno"> 1465</span>{</div>
<div class="line"><a id="l01466" name="l01466"></a><span class="lineno"> 1466</span><span class="preprocessor">#if defined(ADC_CCR_VBATEN)</span></div>
<div class="line"><a id="l01467" name="l01467"></a><span class="lineno"> 1467</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(ADCxy_COMMON-&gt;<a class="code hl_variable" href="struct_a_d_c___common___type_def.html#a5e1322e27c40bf91d172f9673f205c97">CCR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaecc47464aaa52f565d8daa9cf1a86054">ADC_CCR_VREFEN</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaec05330012f52f35421531c72819fada">ADC_CCR_TSEN</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaaeefa6f00268db0df10fb97112a9f456">ADC_CCR_VBATEN</a>, PathInternal);</div>
<div class="line"><a id="l01468" name="l01468"></a><span class="lineno"> 1468</span><span class="preprocessor">#else</span></div>
<div class="line"><a id="l01469" name="l01469"></a><span class="lineno"> 1469</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(ADCxy_COMMON-&gt;<a class="code hl_variable" href="struct_a_d_c___common___type_def.html#a5e1322e27c40bf91d172f9673f205c97">CCR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaecc47464aaa52f565d8daa9cf1a86054">ADC_CCR_VREFEN</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaec05330012f52f35421531c72819fada">ADC_CCR_TSEN</a>, PathInternal);</div>
<div class="line"><a id="l01470" name="l01470"></a><span class="lineno"> 1470</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l01471" name="l01471"></a><span class="lineno"> 1471</span>}</div>
<div class="line"><a id="l01472" name="l01472"></a><span class="lineno"> 1472</span> </div>
<div class="line"><a id="l01492" name="l01492"></a><span class="lineno"> 1492</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_ADC_GetCommonPathInternalCh(<a class="code hl_struct" href="struct_a_d_c___common___type_def.html">ADC_Common_TypeDef</a> *ADCxy_COMMON)</div>
<div class="line"><a id="l01493" name="l01493"></a><span class="lineno"> 1493</span>{</div>
<div class="line"><a id="l01494" name="l01494"></a><span class="lineno"> 1494</span><span class="preprocessor">#if defined(ADC_CCR_VBATEN)</span></div>
<div class="line"><a id="l01495" name="l01495"></a><span class="lineno"> 1495</span>  <span class="keywordflow">return</span> (uint32_t)(<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCxy_COMMON-&gt;<a class="code hl_variable" href="struct_a_d_c___common___type_def.html#a5e1322e27c40bf91d172f9673f205c97">CCR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaecc47464aaa52f565d8daa9cf1a86054">ADC_CCR_VREFEN</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaec05330012f52f35421531c72819fada">ADC_CCR_TSEN</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaaeefa6f00268db0df10fb97112a9f456">ADC_CCR_VBATEN</a>));</div>
<div class="line"><a id="l01496" name="l01496"></a><span class="lineno"> 1496</span><span class="preprocessor">#else</span></div>
<div class="line"><a id="l01497" name="l01497"></a><span class="lineno"> 1497</span>  <span class="keywordflow">return</span> (uint32_t)(<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCxy_COMMON-&gt;<a class="code hl_variable" href="struct_a_d_c___common___type_def.html#a5e1322e27c40bf91d172f9673f205c97">CCR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaecc47464aaa52f565d8daa9cf1a86054">ADC_CCR_VREFEN</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaec05330012f52f35421531c72819fada">ADC_CCR_TSEN</a>));</div>
<div class="line"><a id="l01498" name="l01498"></a><span class="lineno"> 1498</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l01499" name="l01499"></a><span class="lineno"> 1499</span>}</div>
<div class="line"><a id="l01500" name="l01500"></a><span class="lineno"> 1500</span> </div>
<div class="line"><a id="l01524" name="l01524"></a><span class="lineno"> 1524</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_ADC_SetClock(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx, uint32_t ClockSource)</div>
<div class="line"><a id="l01525" name="l01525"></a><span class="lineno"> 1525</span>{</div>
<div class="line"><a id="l01526" name="l01526"></a><span class="lineno"> 1526</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#ad587bd6f59142b90c879b7c8aaf1bb8c">CFGR2</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga5821334c58af9ea7fa1205c1459f5a3a">ADC_CFGR2_CKMODE</a>, ClockSource);</div>
<div class="line"><a id="l01527" name="l01527"></a><span class="lineno"> 1527</span>}</div>
<div class="line"><a id="l01528" name="l01528"></a><span class="lineno"> 1528</span> </div>
<div class="line"><a id="l01540" name="l01540"></a><span class="lineno"> 1540</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_ADC_GetClock(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l01541" name="l01541"></a><span class="lineno"> 1541</span>{</div>
<div class="line"><a id="l01542" name="l01542"></a><span class="lineno"> 1542</span>  <span class="keywordflow">return</span> (uint32_t)(<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#ad587bd6f59142b90c879b7c8aaf1bb8c">CFGR2</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga5821334c58af9ea7fa1205c1459f5a3a">ADC_CFGR2_CKMODE</a>));</div>
<div class="line"><a id="l01543" name="l01543"></a><span class="lineno"> 1543</span>}</div>
<div class="line"><a id="l01544" name="l01544"></a><span class="lineno"> 1544</span> </div>
<div class="line"><a id="l01562" name="l01562"></a><span class="lineno"> 1562</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_ADC_SetResolution(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx, uint32_t Resolution)</div>
<div class="line"><a id="l01563" name="l01563"></a><span class="lineno"> 1563</span>{</div>
<div class="line"><a id="l01564" name="l01564"></a><span class="lineno"> 1564</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#a7a12ab903dcfa91c96beb2e36562eed6">CFGR1</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga9d5676c559f66561a86e6236ba803f98">ADC_CFGR1_RES</a>, Resolution);</div>
<div class="line"><a id="l01565" name="l01565"></a><span class="lineno"> 1565</span>}</div>
<div class="line"><a id="l01566" name="l01566"></a><span class="lineno"> 1566</span> </div>
<div class="line"><a id="l01579" name="l01579"></a><span class="lineno"> 1579</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_ADC_GetResolution(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l01580" name="l01580"></a><span class="lineno"> 1580</span>{</div>
<div class="line"><a id="l01581" name="l01581"></a><span class="lineno"> 1581</span>  <span class="keywordflow">return</span> (uint32_t)(<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#a7a12ab903dcfa91c96beb2e36562eed6">CFGR1</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga9d5676c559f66561a86e6236ba803f98">ADC_CFGR1_RES</a>));</div>
<div class="line"><a id="l01582" name="l01582"></a><span class="lineno"> 1582</span>}</div>
<div class="line"><a id="l01583" name="l01583"></a><span class="lineno"> 1583</span> </div>
<div class="line"><a id="l01599" name="l01599"></a><span class="lineno"> 1599</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_ADC_SetDataAlignment(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx, uint32_t DataAlignment)</div>
<div class="line"><a id="l01600" name="l01600"></a><span class="lineno"> 1600</span>{</div>
<div class="line"><a id="l01601" name="l01601"></a><span class="lineno"> 1601</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#a7a12ab903dcfa91c96beb2e36562eed6">CFGR1</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga48d91913f0fe8acb7a07de52505a1fa7">ADC_CFGR1_ALIGN</a>, DataAlignment);</div>
<div class="line"><a id="l01602" name="l01602"></a><span class="lineno"> 1602</span>}</div>
<div class="line"><a id="l01603" name="l01603"></a><span class="lineno"> 1603</span> </div>
<div class="line"><a id="l01614" name="l01614"></a><span class="lineno"> 1614</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_ADC_GetDataAlignment(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l01615" name="l01615"></a><span class="lineno"> 1615</span>{</div>
<div class="line"><a id="l01616" name="l01616"></a><span class="lineno"> 1616</span>  <span class="keywordflow">return</span> (uint32_t)(<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#a7a12ab903dcfa91c96beb2e36562eed6">CFGR1</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga48d91913f0fe8acb7a07de52505a1fa7">ADC_CFGR1_ALIGN</a>));</div>
<div class="line"><a id="l01617" name="l01617"></a><span class="lineno"> 1617</span>}</div>
<div class="line"><a id="l01618" name="l01618"></a><span class="lineno"> 1618</span> </div>
<div class="line"><a id="l01669" name="l01669"></a><span class="lineno"> 1669</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_ADC_SetLowPowerMode(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx, uint32_t LowPowerMode)</div>
<div class="line"><a id="l01670" name="l01670"></a><span class="lineno"> 1670</span>{</div>
<div class="line"><a id="l01671" name="l01671"></a><span class="lineno"> 1671</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#a7a12ab903dcfa91c96beb2e36562eed6">CFGR1</a>, (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga2fe986e2a65282b01053839f8c0877a3">ADC_CFGR1_WAIT</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga2ff56271bc473179a89b075fda664512">ADC_CFGR1_AUTOFF</a>), LowPowerMode);</div>
<div class="line"><a id="l01672" name="l01672"></a><span class="lineno"> 1672</span>}</div>
<div class="line"><a id="l01673" name="l01673"></a><span class="lineno"> 1673</span> </div>
<div class="line"><a id="l01719" name="l01719"></a><span class="lineno"> 1719</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_ADC_GetLowPowerMode(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l01720" name="l01720"></a><span class="lineno"> 1720</span>{</div>
<div class="line"><a id="l01721" name="l01721"></a><span class="lineno"> 1721</span>  <span class="keywordflow">return</span> (uint32_t)(<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#a7a12ab903dcfa91c96beb2e36562eed6">CFGR1</a>, (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga2fe986e2a65282b01053839f8c0877a3">ADC_CFGR1_WAIT</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga2ff56271bc473179a89b075fda664512">ADC_CFGR1_AUTOFF</a>)));</div>
<div class="line"><a id="l01722" name="l01722"></a><span class="lineno"> 1722</span>}</div>
<div class="line"><a id="l01723" name="l01723"></a><span class="lineno"> 1723</span> </div>
<div class="line"><a id="l01764" name="l01764"></a><span class="lineno"> 1764</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_ADC_SetSamplingTimeCommonChannels(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx, uint32_t SamplingTime)</div>
<div class="line"><a id="l01765" name="l01765"></a><span class="lineno"> 1765</span>{</div>
<div class="line"><a id="l01766" name="l01766"></a><span class="lineno"> 1766</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#ad969d65fa03d3b7940bbc4250b773893">SMPR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaceac2124a2a41388f9f5e5c2c310a27e">ADC_SMPR_SMP</a>, SamplingTime);</div>
<div class="line"><a id="l01767" name="l01767"></a><span class="lineno"> 1767</span>}</div>
<div class="line"><a id="l01768" name="l01768"></a><span class="lineno"> 1768</span> </div>
<div class="line"><a id="l01790" name="l01790"></a><span class="lineno"> 1790</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_ADC_GetSamplingTimeCommonChannels(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l01791" name="l01791"></a><span class="lineno"> 1791</span>{</div>
<div class="line"><a id="l01792" name="l01792"></a><span class="lineno"> 1792</span>  <span class="keywordflow">return</span> (uint32_t)(<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#ad969d65fa03d3b7940bbc4250b773893">SMPR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaceac2124a2a41388f9f5e5c2c310a27e">ADC_SMPR_SMP</a>));</div>
<div class="line"><a id="l01793" name="l01793"></a><span class="lineno"> 1793</span>}</div>
<div class="line"><a id="l01794" name="l01794"></a><span class="lineno"> 1794</span> </div>
<div class="line"><a id="l01833" name="l01833"></a><span class="lineno"> 1833</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_ADC_REG_SetTriggerSource(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx, uint32_t TriggerSource)</div>
<div class="line"><a id="l01834" name="l01834"></a><span class="lineno"> 1834</span>{</div>
<div class="line"><a id="l01835" name="l01835"></a><span class="lineno"> 1835</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#a7a12ab903dcfa91c96beb2e36562eed6">CFGR1</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gafc48e957d935d791a767c763b9225832">ADC_CFGR1_EXTEN</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga01460f832e7bd04e150f86425aa922dd">ADC_CFGR1_EXTSEL</a>, TriggerSource);</div>
<div class="line"><a id="l01836" name="l01836"></a><span class="lineno"> 1836</span>}</div>
<div class="line"><a id="l01837" name="l01837"></a><span class="lineno"> 1837</span> </div>
<div class="line"><a id="l01863" name="l01863"></a><span class="lineno"> 1863</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_ADC_REG_GetTriggerSource(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l01864" name="l01864"></a><span class="lineno"> 1864</span>{</div>
<div class="line"><a id="l01865" name="l01865"></a><span class="lineno"> 1865</span>  uint32_t TriggerSource = <a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#a7a12ab903dcfa91c96beb2e36562eed6">CFGR1</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga01460f832e7bd04e150f86425aa922dd">ADC_CFGR1_EXTSEL</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gafc48e957d935d791a767c763b9225832">ADC_CFGR1_EXTEN</a>);</div>
<div class="line"><a id="l01866" name="l01866"></a><span class="lineno"> 1866</span>  </div>
<div class="line"><a id="l01867" name="l01867"></a><span class="lineno"> 1867</span>  <span class="comment">/* Value for shift of {0; 4; 8; 12} depending on value of bitfield          */</span></div>
<div class="line"><a id="l01868" name="l01868"></a><span class="lineno"> 1868</span>  <span class="comment">/* corresponding to ADC_CFGR1_EXTEN {0; 1; 2; 3}.                           */</span></div>
<div class="line"><a id="l01869" name="l01869"></a><span class="lineno"> 1869</span>  uint32_t ShiftExten = ((TriggerSource &amp; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gafc48e957d935d791a767c763b9225832">ADC_CFGR1_EXTEN</a>) &gt;&gt; (ADC_REG_TRIG_EXTEN_BITOFFSET_POS - 2U));</div>
<div class="line"><a id="l01870" name="l01870"></a><span class="lineno"> 1870</span>  </div>
<div class="line"><a id="l01871" name="l01871"></a><span class="lineno"> 1871</span>  <span class="comment">/* Set bitfield corresponding to ADC_CFGR1_EXTEN and ADC_CFGR1_EXTSEL       */</span></div>
<div class="line"><a id="l01872" name="l01872"></a><span class="lineno"> 1872</span>  <span class="comment">/* to match with triggers literals definition.                              */</span></div>
<div class="line"><a id="l01873" name="l01873"></a><span class="lineno"> 1873</span>  <span class="keywordflow">return</span> ((TriggerSource</div>
<div class="line"><a id="l01874" name="l01874"></a><span class="lineno"> 1874</span>           &amp; (ADC_REG_TRIG_SOURCE_MASK &gt;&gt; ShiftExten) &amp; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga01460f832e7bd04e150f86425aa922dd">ADC_CFGR1_EXTSEL</a>)</div>
<div class="line"><a id="l01875" name="l01875"></a><span class="lineno"> 1875</span>          | ((ADC_REG_TRIG_EDGE_MASK &gt;&gt; ShiftExten) &amp; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gafc48e957d935d791a767c763b9225832">ADC_CFGR1_EXTEN</a>)</div>
<div class="line"><a id="l01876" name="l01876"></a><span class="lineno"> 1876</span>         );</div>
<div class="line"><a id="l01877" name="l01877"></a><span class="lineno"> 1877</span>}</div>
<div class="line"><a id="l01878" name="l01878"></a><span class="lineno"> 1878</span> </div>
<div class="line"><a id="l01890" name="l01890"></a><span class="lineno"> 1890</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_ADC_REG_IsTriggerSourceSWStart(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l01891" name="l01891"></a><span class="lineno"> 1891</span>{</div>
<div class="line"><a id="l01892" name="l01892"></a><span class="lineno"> 1892</span>  <span class="keywordflow">return</span> (<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#a7a12ab903dcfa91c96beb2e36562eed6">CFGR1</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gafc48e957d935d791a767c763b9225832">ADC_CFGR1_EXTEN</a>) == (LL_ADC_REG_TRIG_SOFTWARE &amp; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gafc48e957d935d791a767c763b9225832">ADC_CFGR1_EXTEN</a>));</div>
<div class="line"><a id="l01893" name="l01893"></a><span class="lineno"> 1893</span>}</div>
<div class="line"><a id="l01894" name="l01894"></a><span class="lineno"> 1894</span> </div>
<div class="line"><a id="l01910" name="l01910"></a><span class="lineno"> 1910</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_ADC_REG_SetTriggerEdge(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx, uint32_t ExternalTriggerEdge)</div>
<div class="line"><a id="l01911" name="l01911"></a><span class="lineno"> 1911</span>{</div>
<div class="line"><a id="l01912" name="l01912"></a><span class="lineno"> 1912</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#a7a12ab903dcfa91c96beb2e36562eed6">CFGR1</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gafc48e957d935d791a767c763b9225832">ADC_CFGR1_EXTEN</a>, ExternalTriggerEdge);</div>
<div class="line"><a id="l01913" name="l01913"></a><span class="lineno"> 1913</span>}</div>
<div class="line"><a id="l01914" name="l01914"></a><span class="lineno"> 1914</span> </div>
<div class="line"><a id="l01925" name="l01925"></a><span class="lineno"> 1925</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_ADC_REG_GetTriggerEdge(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l01926" name="l01926"></a><span class="lineno"> 1926</span>{</div>
<div class="line"><a id="l01927" name="l01927"></a><span class="lineno"> 1927</span>  <span class="keywordflow">return</span> (uint32_t)(<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#a7a12ab903dcfa91c96beb2e36562eed6">CFGR1</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gafc48e957d935d791a767c763b9225832">ADC_CFGR1_EXTEN</a>));</div>
<div class="line"><a id="l01928" name="l01928"></a><span class="lineno"> 1928</span>}</div>
<div class="line"><a id="l01929" name="l01929"></a><span class="lineno"> 1929</span> </div>
<div class="line"><a id="l01930" name="l01930"></a><span class="lineno"> 1930</span> </div>
<div class="line"><a id="l01946" name="l01946"></a><span class="lineno"> 1946</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_ADC_REG_SetSequencerScanDirection(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx, uint32_t ScanDirection)</div>
<div class="line"><a id="l01947" name="l01947"></a><span class="lineno"> 1947</span>{</div>
<div class="line"><a id="l01948" name="l01948"></a><span class="lineno"> 1948</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#a7a12ab903dcfa91c96beb2e36562eed6">CFGR1</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga138c4d67e5735326ffc922409f3fc8f4">ADC_CFGR1_SCANDIR</a>, ScanDirection);</div>
<div class="line"><a id="l01949" name="l01949"></a><span class="lineno"> 1949</span>}</div>
<div class="line"><a id="l01950" name="l01950"></a><span class="lineno"> 1950</span> </div>
<div class="line"><a id="l01961" name="l01961"></a><span class="lineno"> 1961</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_ADC_REG_GetSequencerScanDirection(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l01962" name="l01962"></a><span class="lineno"> 1962</span>{</div>
<div class="line"><a id="l01963" name="l01963"></a><span class="lineno"> 1963</span>  <span class="keywordflow">return</span> (uint32_t)(<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#a7a12ab903dcfa91c96beb2e36562eed6">CFGR1</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga138c4d67e5735326ffc922409f3fc8f4">ADC_CFGR1_SCANDIR</a>));</div>
<div class="line"><a id="l01964" name="l01964"></a><span class="lineno"> 1964</span>}</div>
<div class="line"><a id="l01965" name="l01965"></a><span class="lineno"> 1965</span> </div>
<div class="line"><a id="l01983" name="l01983"></a><span class="lineno"> 1983</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_ADC_REG_SetSequencerDiscont(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx, uint32_t SeqDiscont)</div>
<div class="line"><a id="l01984" name="l01984"></a><span class="lineno"> 1984</span>{</div>
<div class="line"><a id="l01985" name="l01985"></a><span class="lineno"> 1985</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#a7a12ab903dcfa91c96beb2e36562eed6">CFGR1</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gae26a4779335193192049e1d58e3b2718">ADC_CFGR1_DISCEN</a>, SeqDiscont);</div>
<div class="line"><a id="l01986" name="l01986"></a><span class="lineno"> 1986</span>}</div>
<div class="line"><a id="l01987" name="l01987"></a><span class="lineno"> 1987</span> </div>
<div class="line"><a id="l01998" name="l01998"></a><span class="lineno"> 1998</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_ADC_REG_GetSequencerDiscont(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l01999" name="l01999"></a><span class="lineno"> 1999</span>{</div>
<div class="line"><a id="l02000" name="l02000"></a><span class="lineno"> 2000</span>  <span class="keywordflow">return</span> (uint32_t)(<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#a7a12ab903dcfa91c96beb2e36562eed6">CFGR1</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gae26a4779335193192049e1d58e3b2718">ADC_CFGR1_DISCEN</a>));</div>
<div class="line"><a id="l02001" name="l02001"></a><span class="lineno"> 2001</span>}</div>
<div class="line"><a id="l02002" name="l02002"></a><span class="lineno"> 2002</span> </div>
<div class="line"><a id="l02074" name="l02074"></a><span class="lineno"> 2074</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_ADC_REG_SetSequencerChannels(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx, uint32_t Channel)</div>
<div class="line"><a id="l02075" name="l02075"></a><span class="lineno"> 2075</span>{</div>
<div class="line"><a id="l02076" name="l02076"></a><span class="lineno"> 2076</span>  <span class="comment">/* Parameter &quot;Channel&quot; is used with masks because containing                */</span></div>
<div class="line"><a id="l02077" name="l02077"></a><span class="lineno"> 2077</span>  <span class="comment">/* other bits reserved for other purpose.                                   */</span></div>
<div class="line"><a id="l02078" name="l02078"></a><span class="lineno"> 2078</span>  <a class="code hl_define" href="group___exported__macros.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#a0ffde5fc9674bafc8a44e80cf36953a3">CHSELR</a>, (Channel &amp; ADC_CHANNEL_ID_BITFIELD_MASK));</div>
<div class="line"><a id="l02079" name="l02079"></a><span class="lineno"> 2079</span>}</div>
<div class="line"><a id="l02080" name="l02080"></a><span class="lineno"> 2080</span> </div>
<div class="line"><a id="l02152" name="l02152"></a><span class="lineno"> 2152</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_ADC_REG_SetSequencerChAdd(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx, uint32_t Channel)</div>
<div class="line"><a id="l02153" name="l02153"></a><span class="lineno"> 2153</span>{</div>
<div class="line"><a id="l02154" name="l02154"></a><span class="lineno"> 2154</span>  <span class="comment">/* Parameter &quot;Channel&quot; is used with masks because containing                */</span></div>
<div class="line"><a id="l02155" name="l02155"></a><span class="lineno"> 2155</span>  <span class="comment">/* other bits reserved for other purpose.                                   */</span></div>
<div class="line"><a id="l02156" name="l02156"></a><span class="lineno"> 2156</span>  <a class="code hl_define" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#a0ffde5fc9674bafc8a44e80cf36953a3">CHSELR</a>, (Channel &amp; ADC_CHANNEL_ID_BITFIELD_MASK));</div>
<div class="line"><a id="l02157" name="l02157"></a><span class="lineno"> 2157</span>}</div>
<div class="line"><a id="l02158" name="l02158"></a><span class="lineno"> 2158</span> </div>
<div class="line"><a id="l02230" name="l02230"></a><span class="lineno"> 2230</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_ADC_REG_SetSequencerChRem(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx, uint32_t Channel)</div>
<div class="line"><a id="l02231" name="l02231"></a><span class="lineno"> 2231</span>{</div>
<div class="line"><a id="l02232" name="l02232"></a><span class="lineno"> 2232</span>  <span class="comment">/* Parameter &quot;Channel&quot; is used with masks because containing                */</span></div>
<div class="line"><a id="l02233" name="l02233"></a><span class="lineno"> 2233</span>  <span class="comment">/* other bits reserved for other purpose.                                   */</span></div>
<div class="line"><a id="l02234" name="l02234"></a><span class="lineno"> 2234</span>  <a class="code hl_define" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#a0ffde5fc9674bafc8a44e80cf36953a3">CHSELR</a>, (Channel &amp; ADC_CHANNEL_ID_BITFIELD_MASK));</div>
<div class="line"><a id="l02235" name="l02235"></a><span class="lineno"> 2235</span>}</div>
<div class="line"><a id="l02236" name="l02236"></a><span class="lineno"> 2236</span> </div>
<div class="line"><a id="l02305" name="l02305"></a><span class="lineno"> 2305</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_ADC_REG_GetSequencerChannels(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l02306" name="l02306"></a><span class="lineno"> 2306</span>{</div>
<div class="line"><a id="l02307" name="l02307"></a><span class="lineno"> 2307</span>  uint32_t ChannelsBitfield = <a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#a0ffde5fc9674bafc8a44e80cf36953a3">CHSELR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga9ca21fba6d475be2101310ee709e3434">ADC_CHSELR_CHSEL</a>);</div>
<div class="line"><a id="l02308" name="l02308"></a><span class="lineno"> 2308</span>  </div>
<div class="line"><a id="l02309" name="l02309"></a><span class="lineno"> 2309</span>  <span class="keywordflow">return</span> (   (((ChannelsBitfield &amp; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gab167e83ae3042f3041d4da630d58ccc6">ADC_CHSELR_CHSEL0</a>) &gt;&gt; ADC_CHSELR_CHSEL0_BITOFFSET_POS) * LL_ADC_CHANNEL_0)</div>
<div class="line"><a id="l02310" name="l02310"></a><span class="lineno"> 2310</span>           | (((ChannelsBitfield &amp; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga2617214deca9d2d1fe358e7012de53b7">ADC_CHSELR_CHSEL1</a>) &gt;&gt; ADC_CHSELR_CHSEL1_BITOFFSET_POS) * LL_ADC_CHANNEL_1)</div>
<div class="line"><a id="l02311" name="l02311"></a><span class="lineno"> 2311</span>           | (((ChannelsBitfield &amp; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga828269a978a7bee65fc836de87b422d7">ADC_CHSELR_CHSEL2</a>) &gt;&gt; ADC_CHSELR_CHSEL2_BITOFFSET_POS) * LL_ADC_CHANNEL_2)</div>
<div class="line"><a id="l02312" name="l02312"></a><span class="lineno"> 2312</span>           | (((ChannelsBitfield &amp; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga697a712147bfa61fd786ae5ce3ca2bfa">ADC_CHSELR_CHSEL3</a>) &gt;&gt; ADC_CHSELR_CHSEL3_BITOFFSET_POS) * LL_ADC_CHANNEL_3)</div>
<div class="line"><a id="l02313" name="l02313"></a><span class="lineno"> 2313</span>           | (((ChannelsBitfield &amp; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gae71a9b3ba55c541de0fd39ce647ba619">ADC_CHSELR_CHSEL4</a>) &gt;&gt; ADC_CHSELR_CHSEL4_BITOFFSET_POS) * LL_ADC_CHANNEL_4)</div>
<div class="line"><a id="l02314" name="l02314"></a><span class="lineno"> 2314</span>           | (((ChannelsBitfield &amp; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga1bb861455b1d4bcfc419e7a5d76655ec">ADC_CHSELR_CHSEL5</a>) &gt;&gt; ADC_CHSELR_CHSEL5_BITOFFSET_POS) * LL_ADC_CHANNEL_5)</div>
<div class="line"><a id="l02315" name="l02315"></a><span class="lineno"> 2315</span>           | (((ChannelsBitfield &amp; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga8dbf486a3f4f0d1fa4b2fb3fc6a875ae">ADC_CHSELR_CHSEL6</a>) &gt;&gt; ADC_CHSELR_CHSEL6_BITOFFSET_POS) * LL_ADC_CHANNEL_6)</div>
<div class="line"><a id="l02316" name="l02316"></a><span class="lineno"> 2316</span>           | (((ChannelsBitfield &amp; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga4f9b146cfe8e9ca180676f8e9af40b8b">ADC_CHSELR_CHSEL7</a>) &gt;&gt; ADC_CHSELR_CHSEL7_BITOFFSET_POS) * LL_ADC_CHANNEL_7)</div>
<div class="line"><a id="l02317" name="l02317"></a><span class="lineno"> 2317</span>           | (((ChannelsBitfield &amp; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga01e1d27f5eba18a59660d7b32611f068">ADC_CHSELR_CHSEL8</a>) &gt;&gt; ADC_CHSELR_CHSEL8_BITOFFSET_POS) * LL_ADC_CHANNEL_8)</div>
<div class="line"><a id="l02318" name="l02318"></a><span class="lineno"> 2318</span>           | (((ChannelsBitfield &amp; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaacfdf93021c4aa68f312f6f58c437091">ADC_CHSELR_CHSEL9</a>) &gt;&gt; ADC_CHSELR_CHSEL9_BITOFFSET_POS) * LL_ADC_CHANNEL_9)</div>
<div class="line"><a id="l02319" name="l02319"></a><span class="lineno"> 2319</span>           | (((ChannelsBitfield &amp; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gac6252eddc09ac86f0ba2fc34e9973b52">ADC_CHSELR_CHSEL10</a>) &gt;&gt; ADC_CHSELR_CHSEL10_BITOFFSET_POS) * LL_ADC_CHANNEL_10)</div>
<div class="line"><a id="l02320" name="l02320"></a><span class="lineno"> 2320</span>           | (((ChannelsBitfield &amp; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga0c74cdf4888bb431e36aa8f636c66e75">ADC_CHSELR_CHSEL11</a>) &gt;&gt; ADC_CHSELR_CHSEL11_BITOFFSET_POS) * LL_ADC_CHANNEL_11)</div>
<div class="line"><a id="l02321" name="l02321"></a><span class="lineno"> 2321</span>           | (((ChannelsBitfield &amp; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga835b5a1068e5b4746a61a637831a6add">ADC_CHSELR_CHSEL12</a>) &gt;&gt; ADC_CHSELR_CHSEL12_BITOFFSET_POS) * LL_ADC_CHANNEL_12)</div>
<div class="line"><a id="l02322" name="l02322"></a><span class="lineno"> 2322</span>           | (((ChannelsBitfield &amp; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gad9615a92dc5d719eda04efc0fbcc2274">ADC_CHSELR_CHSEL13</a>) &gt;&gt; ADC_CHSELR_CHSEL13_BITOFFSET_POS) * LL_ADC_CHANNEL_13)</div>
<div class="line"><a id="l02323" name="l02323"></a><span class="lineno"> 2323</span>           | (((ChannelsBitfield &amp; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gab5b84d83a703faf41021f5aed1b08d1f">ADC_CHSELR_CHSEL14</a>) &gt;&gt; ADC_CHSELR_CHSEL14_BITOFFSET_POS) * LL_ADC_CHANNEL_14)</div>
<div class="line"><a id="l02324" name="l02324"></a><span class="lineno"> 2324</span>           | (((ChannelsBitfield &amp; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gab84928f30f310c5995fda17d09356caa">ADC_CHSELR_CHSEL15</a>) &gt;&gt; ADC_CHSELR_CHSEL15_BITOFFSET_POS) * LL_ADC_CHANNEL_15)</div>
<div class="line"><a id="l02325" name="l02325"></a><span class="lineno"> 2325</span>           | (((ChannelsBitfield &amp; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga8dfc51c25f28841ceffb83ba992d07c5">ADC_CHSELR_CHSEL16</a>) &gt;&gt; ADC_CHSELR_CHSEL16_BITOFFSET_POS) * LL_ADC_CHANNEL_16)</div>
<div class="line"><a id="l02326" name="l02326"></a><span class="lineno"> 2326</span>           | (((ChannelsBitfield &amp; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaec0461a534becec3c117d67abeb386b4">ADC_CHSELR_CHSEL17</a>) &gt;&gt; ADC_CHSELR_CHSEL17_BITOFFSET_POS) * LL_ADC_CHANNEL_17)</div>
<div class="line"><a id="l02327" name="l02327"></a><span class="lineno"> 2327</span>#<span class="keywordflow">if</span> defined(<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaaeefa6f00268db0df10fb97112a9f456">ADC_CCR_VBATEN</a>)</div>
<div class="line"><a id="l02328" name="l02328"></a><span class="lineno"> 2328</span>           | (((ChannelsBitfield &amp; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga8056645767f844ce037f2a45fdb54ca6">ADC_CHSELR_CHSEL18</a>) &gt;&gt; ADC_CHSELR_CHSEL18_BITOFFSET_POS) * LL_ADC_CHANNEL_18)</div>
<div class="line"><a id="l02329" name="l02329"></a><span class="lineno"> 2329</span>#endif</div>
<div class="line"><a id="l02330" name="l02330"></a><span class="lineno"> 2330</span>         );</div>
<div class="line"><a id="l02331" name="l02331"></a><span class="lineno"> 2331</span>}</div>
<div class="line"><a id="l02351" name="l02351"></a><span class="lineno"> 2351</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_ADC_REG_SetContinuousMode(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx, uint32_t Continuous)</div>
<div class="line"><a id="l02352" name="l02352"></a><span class="lineno"> 2352</span>{</div>
<div class="line"><a id="l02353" name="l02353"></a><span class="lineno"> 2353</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#a7a12ab903dcfa91c96beb2e36562eed6">CFGR1</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga2a68ef1ef5f97552db10e8a4303eb0a2">ADC_CFGR1_CONT</a>, Continuous);</div>
<div class="line"><a id="l02354" name="l02354"></a><span class="lineno"> 2354</span>}</div>
<div class="line"><a id="l02355" name="l02355"></a><span class="lineno"> 2355</span> </div>
<div class="line"><a id="l02368" name="l02368"></a><span class="lineno"> 2368</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_ADC_REG_GetContinuousMode(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l02369" name="l02369"></a><span class="lineno"> 2369</span>{</div>
<div class="line"><a id="l02370" name="l02370"></a><span class="lineno"> 2370</span>  <span class="keywordflow">return</span> (uint32_t)(<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#a7a12ab903dcfa91c96beb2e36562eed6">CFGR1</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga2a68ef1ef5f97552db10e8a4303eb0a2">ADC_CFGR1_CONT</a>));</div>
<div class="line"><a id="l02371" name="l02371"></a><span class="lineno"> 2371</span>}</div>
<div class="line"><a id="l02372" name="l02372"></a><span class="lineno"> 2372</span> </div>
<div class="line"><a id="l02406" name="l02406"></a><span class="lineno"> 2406</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_ADC_REG_SetDMATransfer(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx, uint32_t DMATransfer)</div>
<div class="line"><a id="l02407" name="l02407"></a><span class="lineno"> 2407</span>{</div>
<div class="line"><a id="l02408" name="l02408"></a><span class="lineno"> 2408</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#a7a12ab903dcfa91c96beb2e36562eed6">CFGR1</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga1466dacc8afdc2a11ed1d10720834c0f">ADC_CFGR1_DMAEN</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gab698a32d964b2c094ba4d42931c21068">ADC_CFGR1_DMACFG</a>, DMATransfer);</div>
<div class="line"><a id="l02409" name="l02409"></a><span class="lineno"> 2409</span>}</div>
<div class="line"><a id="l02410" name="l02410"></a><span class="lineno"> 2410</span> </div>
<div class="line"><a id="l02439" name="l02439"></a><span class="lineno"> 2439</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_ADC_REG_GetDMATransfer(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l02440" name="l02440"></a><span class="lineno"> 2440</span>{</div>
<div class="line"><a id="l02441" name="l02441"></a><span class="lineno"> 2441</span>  <span class="keywordflow">return</span> (uint32_t)(<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#a7a12ab903dcfa91c96beb2e36562eed6">CFGR1</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga1466dacc8afdc2a11ed1d10720834c0f">ADC_CFGR1_DMAEN</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gab698a32d964b2c094ba4d42931c21068">ADC_CFGR1_DMACFG</a>));</div>
<div class="line"><a id="l02442" name="l02442"></a><span class="lineno"> 2442</span>}</div>
<div class="line"><a id="l02443" name="l02443"></a><span class="lineno"> 2443</span> </div>
<div class="line"><a id="l02464" name="l02464"></a><span class="lineno"> 2464</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_ADC_REG_SetOverrun(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx, uint32_t Overrun)</div>
<div class="line"><a id="l02465" name="l02465"></a><span class="lineno"> 2465</span>{</div>
<div class="line"><a id="l02466" name="l02466"></a><span class="lineno"> 2466</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#a7a12ab903dcfa91c96beb2e36562eed6">CFGR1</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gadbd980c2b24383afb370bfe69860064f">ADC_CFGR1_OVRMOD</a>, Overrun);</div>
<div class="line"><a id="l02467" name="l02467"></a><span class="lineno"> 2467</span>}</div>
<div class="line"><a id="l02468" name="l02468"></a><span class="lineno"> 2468</span> </div>
<div class="line"><a id="l02478" name="l02478"></a><span class="lineno"> 2478</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_ADC_REG_GetOverrun(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l02479" name="l02479"></a><span class="lineno"> 2479</span>{</div>
<div class="line"><a id="l02480" name="l02480"></a><span class="lineno"> 2480</span>  <span class="keywordflow">return</span> (uint32_t)(<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#a7a12ab903dcfa91c96beb2e36562eed6">CFGR1</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gadbd980c2b24383afb370bfe69860064f">ADC_CFGR1_OVRMOD</a>));</div>
<div class="line"><a id="l02481" name="l02481"></a><span class="lineno"> 2481</span>}</div>
<div class="line"><a id="l02482" name="l02482"></a><span class="lineno"> 2482</span> </div>
<div class="line"><a id="l02545" name="l02545"></a><span class="lineno"> 2545</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_ADC_SetAnalogWDMonitChannels(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx, uint32_t AWDChannelGroup)</div>
<div class="line"><a id="l02546" name="l02546"></a><span class="lineno"> 2546</span>{</div>
<div class="line"><a id="l02547" name="l02547"></a><span class="lineno"> 2547</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#a7a12ab903dcfa91c96beb2e36562eed6">CFGR1</a>,</div>
<div class="line"><a id="l02548" name="l02548"></a><span class="lineno"> 2548</span>             (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaf2eb115721c8054f7a2ba23c21bc68e1">ADC_CFGR1_AWDCH</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gabfab18aa9b57f8ed8979f62d5d3900d2">ADC_CFGR1_AWDSGL</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gafee9f0fa04e0201a43856080e37c4508">ADC_CFGR1_AWDEN</a>),</div>
<div class="line"><a id="l02549" name="l02549"></a><span class="lineno"> 2549</span>             (AWDChannelGroup &amp; ADC_AWD_CR_ALL_CHANNEL_MASK));</div>
<div class="line"><a id="l02550" name="l02550"></a><span class="lineno"> 2550</span>}</div>
<div class="line"><a id="l02551" name="l02551"></a><span class="lineno"> 2551</span> </div>
<div class="line"><a id="l02605" name="l02605"></a><span class="lineno"> 2605</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_ADC_GetAnalogWDMonitChannels(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l02606" name="l02606"></a><span class="lineno"> 2606</span>{</div>
<div class="line"><a id="l02607" name="l02607"></a><span class="lineno"> 2607</span>  uint32_t AWDChannelGroup = <a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#a7a12ab903dcfa91c96beb2e36562eed6">CFGR1</a>, (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaf2eb115721c8054f7a2ba23c21bc68e1">ADC_CFGR1_AWDCH</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gabfab18aa9b57f8ed8979f62d5d3900d2">ADC_CFGR1_AWDSGL</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gafee9f0fa04e0201a43856080e37c4508">ADC_CFGR1_AWDEN</a>));</div>
<div class="line"><a id="l02608" name="l02608"></a><span class="lineno"> 2608</span>  </div>
<div class="line"><a id="l02609" name="l02609"></a><span class="lineno"> 2609</span>  <span class="comment">/* Note: Set variable according to channel definition including channel ID  */</span></div>
<div class="line"><a id="l02610" name="l02610"></a><span class="lineno"> 2610</span>  <span class="comment">/*       with bitfield.                                                     */</span></div>
<div class="line"><a id="l02611" name="l02611"></a><span class="lineno"> 2611</span>  uint32_t AWDChannelSingle = ((AWDChannelGroup &amp; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gabfab18aa9b57f8ed8979f62d5d3900d2">ADC_CFGR1_AWDSGL</a>) &gt;&gt; ADC_CFGR1_AWDSGL_BITOFFSET_POS);</div>
<div class="line"><a id="l02612" name="l02612"></a><span class="lineno"> 2612</span>  uint32_t AWDChannelBitField = (ADC_CHANNEL_0_BITFIELD &lt;&lt; ((AWDChannelGroup &amp; ADC_CHANNEL_ID_NUMBER_MASK) &gt;&gt; ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS));</div>
<div class="line"><a id="l02613" name="l02613"></a><span class="lineno"> 2613</span>  </div>
<div class="line"><a id="l02614" name="l02614"></a><span class="lineno"> 2614</span>  <span class="keywordflow">return</span> (AWDChannelGroup | (AWDChannelBitField * AWDChannelSingle));</div>
<div class="line"><a id="l02615" name="l02615"></a><span class="lineno"> 2615</span>}</div>
<div class="line"><a id="l02616" name="l02616"></a><span class="lineno"> 2616</span> </div>
<div class="line"><a id="l02643" name="l02643"></a><span class="lineno"> 2643</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_ADC_ConfigAnalogWDThresholds(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx, uint32_t AWDThresholdHighValue, uint32_t AWDThresholdLowValue)</div>
<div class="line"><a id="l02644" name="l02644"></a><span class="lineno"> 2644</span>{</div>
<div class="line"><a id="l02645" name="l02645"></a><span class="lineno"> 2645</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#a63d179b7a36a715dce7203858d3be132">TR</a>,</div>
<div class="line"><a id="l02646" name="l02646"></a><span class="lineno"> 2646</span>             <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga17fba2a9cb9dac07a81afc606a3c742a">ADC_TR_HT</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga256ca600edc7d15a8f5123730822667b">ADC_TR_LT</a>,</div>
<div class="line"><a id="l02647" name="l02647"></a><span class="lineno"> 2647</span>             (AWDThresholdHighValue &lt;&lt; ADC_TR_HT_BITOFFSET_POS) | AWDThresholdLowValue);</div>
<div class="line"><a id="l02648" name="l02648"></a><span class="lineno"> 2648</span>}</div>
<div class="line"><a id="l02649" name="l02649"></a><span class="lineno"> 2649</span> </div>
<div class="line"><a id="l02678" name="l02678"></a><span class="lineno"> 2678</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_ADC_SetAnalogWDThresholds(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx, uint32_t AWDThresholdsHighLow, uint32_t AWDThresholdValue)</div>
<div class="line"><a id="l02679" name="l02679"></a><span class="lineno"> 2679</span>{</div>
<div class="line"><a id="l02680" name="l02680"></a><span class="lineno"> 2680</span>  <span class="comment">/* Parameter &quot;AWDThresholdsHighLow&quot; is used with mask &quot;0x00000010&quot;          */</span></div>
<div class="line"><a id="l02681" name="l02681"></a><span class="lineno"> 2681</span>  <span class="comment">/* to be equivalent to &quot;POSITION_VAL(AWDThresholdsHighLow)&quot;: if threshold   */</span></div>
<div class="line"><a id="l02682" name="l02682"></a><span class="lineno"> 2682</span>  <span class="comment">/* high is selected, then data is shifted to LSB. Else(threshold low),      */</span></div>
<div class="line"><a id="l02683" name="l02683"></a><span class="lineno"> 2683</span>  <span class="comment">/* data is not shifted.                                                     */</span></div>
<div class="line"><a id="l02684" name="l02684"></a><span class="lineno"> 2684</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#a63d179b7a36a715dce7203858d3be132">TR</a>,</div>
<div class="line"><a id="l02685" name="l02685"></a><span class="lineno"> 2685</span>             AWDThresholdsHighLow,</div>
<div class="line"><a id="l02686" name="l02686"></a><span class="lineno"> 2686</span>             AWDThresholdValue &lt;&lt; ((AWDThresholdsHighLow &gt;&gt; ADC_TR_HT_BITOFFSET_POS) &amp; 0x00000010U));</div>
<div class="line"><a id="l02687" name="l02687"></a><span class="lineno"> 2687</span>}</div>
<div class="line"><a id="l02688" name="l02688"></a><span class="lineno"> 2688</span> </div>
<div class="line"><a id="l02713" name="l02713"></a><span class="lineno"> 2713</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_ADC_GetAnalogWDThresholds(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx, uint32_t AWDThresholdsHighLow)</div>
<div class="line"><a id="l02714" name="l02714"></a><span class="lineno"> 2714</span>{</div>
<div class="line"><a id="l02715" name="l02715"></a><span class="lineno"> 2715</span>  <span class="comment">/* Parameter &quot;AWDThresholdsHighLow&quot; is used with mask &quot;0x00000010&quot;          */</span></div>
<div class="line"><a id="l02716" name="l02716"></a><span class="lineno"> 2716</span>  <span class="comment">/* to be equivalent to &quot;POSITION_VAL(AWDThresholdsHighLow)&quot;: if threshold   */</span></div>
<div class="line"><a id="l02717" name="l02717"></a><span class="lineno"> 2717</span>  <span class="comment">/* high is selected, then data is shifted to LSB. Else(threshold low or     */</span></div>
<div class="line"><a id="l02718" name="l02718"></a><span class="lineno"> 2718</span>  <span class="comment">/* both thresholds), data is not shifted.                                   */</span></div>
<div class="line"><a id="l02719" name="l02719"></a><span class="lineno"> 2719</span>  <span class="keywordflow">return</span> (uint32_t)(<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#a63d179b7a36a715dce7203858d3be132">TR</a>,</div>
<div class="line"><a id="l02720" name="l02720"></a><span class="lineno"> 2720</span>                             (AWDThresholdsHighLow | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga256ca600edc7d15a8f5123730822667b">ADC_TR_LT</a>))</div>
<div class="line"><a id="l02721" name="l02721"></a><span class="lineno"> 2721</span>                    &gt;&gt; ((~AWDThresholdsHighLow) &amp; 0x00000010U)</div>
<div class="line"><a id="l02722" name="l02722"></a><span class="lineno"> 2722</span>                   );</div>
<div class="line"><a id="l02723" name="l02723"></a><span class="lineno"> 2723</span>}</div>
<div class="line"><a id="l02724" name="l02724"></a><span class="lineno"> 2724</span> </div>
<div class="line"><a id="l02749" name="l02749"></a><span class="lineno"> 2749</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_ADC_Enable(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l02750" name="l02750"></a><span class="lineno"> 2750</span>{</div>
<div class="line"><a id="l02751" name="l02751"></a><span class="lineno"> 2751</span>  <span class="comment">/* Note: Write register with some additional bits forced to state reset     */</span></div>
<div class="line"><a id="l02752" name="l02752"></a><span class="lineno"> 2752</span>  <span class="comment">/*       instead of modifying only the selected bit for this function,      */</span></div>
<div class="line"><a id="l02753" name="l02753"></a><span class="lineno"> 2753</span>  <span class="comment">/*       to not interfere with bits with HW property &quot;rs&quot;.                  */</span></div>
<div class="line"><a id="l02754" name="l02754"></a><span class="lineno"> 2754</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">CR</a>,</div>
<div class="line"><a id="l02755" name="l02755"></a><span class="lineno"> 2755</span>             ADC_CR_BITS_PROPERTY_RS,</div>
<div class="line"><a id="l02756" name="l02756"></a><span class="lineno"> 2756</span>             <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga26fe09dfd6969dd95591942e80cc3d2b">ADC_CR_ADEN</a>);</div>
<div class="line"><a id="l02757" name="l02757"></a><span class="lineno"> 2757</span>}</div>
<div class="line"><a id="l02758" name="l02758"></a><span class="lineno"> 2758</span> </div>
<div class="line"><a id="l02769" name="l02769"></a><span class="lineno"> 2769</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_ADC_Disable(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l02770" name="l02770"></a><span class="lineno"> 2770</span>{</div>
<div class="line"><a id="l02771" name="l02771"></a><span class="lineno"> 2771</span>  <span class="comment">/* Note: Write register with some additional bits forced to state reset     */</span></div>
<div class="line"><a id="l02772" name="l02772"></a><span class="lineno"> 2772</span>  <span class="comment">/*       instead of modifying only the selected bit for this function,      */</span></div>
<div class="line"><a id="l02773" name="l02773"></a><span class="lineno"> 2773</span>  <span class="comment">/*       to not interfere with bits with HW property &quot;rs&quot;.                  */</span></div>
<div class="line"><a id="l02774" name="l02774"></a><span class="lineno"> 2774</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">CR</a>,</div>
<div class="line"><a id="l02775" name="l02775"></a><span class="lineno"> 2775</span>             ADC_CR_BITS_PROPERTY_RS,</div>
<div class="line"><a id="l02776" name="l02776"></a><span class="lineno"> 2776</span>             <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gad99494f414a25f32a5f00ea39ea2150a">ADC_CR_ADDIS</a>);</div>
<div class="line"><a id="l02777" name="l02777"></a><span class="lineno"> 2777</span>}</div>
<div class="line"><a id="l02778" name="l02778"></a><span class="lineno"> 2778</span> </div>
<div class="line"><a id="l02788" name="l02788"></a><span class="lineno"> 2788</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_ADC_IsEnabled(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l02789" name="l02789"></a><span class="lineno"> 2789</span>{</div>
<div class="line"><a id="l02790" name="l02790"></a><span class="lineno"> 2790</span>  <span class="keywordflow">return</span> (<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">CR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga26fe09dfd6969dd95591942e80cc3d2b">ADC_CR_ADEN</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga26fe09dfd6969dd95591942e80cc3d2b">ADC_CR_ADEN</a>));</div>
<div class="line"><a id="l02791" name="l02791"></a><span class="lineno"> 2791</span>}</div>
<div class="line"><a id="l02792" name="l02792"></a><span class="lineno"> 2792</span> </div>
<div class="line"><a id="l02799" name="l02799"></a><span class="lineno"> 2799</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_ADC_IsDisableOngoing(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l02800" name="l02800"></a><span class="lineno"> 2800</span>{</div>
<div class="line"><a id="l02801" name="l02801"></a><span class="lineno"> 2801</span>  <span class="keywordflow">return</span> (<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">CR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gad99494f414a25f32a5f00ea39ea2150a">ADC_CR_ADDIS</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gad99494f414a25f32a5f00ea39ea2150a">ADC_CR_ADDIS</a>));</div>
<div class="line"><a id="l02802" name="l02802"></a><span class="lineno"> 2802</span>}</div>
<div class="line"><a id="l02803" name="l02803"></a><span class="lineno"> 2803</span> </div>
<div class="line"><a id="l02829" name="l02829"></a><span class="lineno"> 2829</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_ADC_StartCalibration(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l02830" name="l02830"></a><span class="lineno"> 2830</span>{</div>
<div class="line"><a id="l02831" name="l02831"></a><span class="lineno"> 2831</span>  <span class="comment">/* Note: Write register with some additional bits forced to state reset     */</span></div>
<div class="line"><a id="l02832" name="l02832"></a><span class="lineno"> 2832</span>  <span class="comment">/*       instead of modifying only the selected bit for this function,      */</span></div>
<div class="line"><a id="l02833" name="l02833"></a><span class="lineno"> 2833</span>  <span class="comment">/*       to not interfere with bits with HW property &quot;rs&quot;.                  */</span></div>
<div class="line"><a id="l02834" name="l02834"></a><span class="lineno"> 2834</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">CR</a>,</div>
<div class="line"><a id="l02835" name="l02835"></a><span class="lineno"> 2835</span>             ADC_CR_BITS_PROPERTY_RS,</div>
<div class="line"><a id="l02836" name="l02836"></a><span class="lineno"> 2836</span>             <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga87c66f671af3241a20d7dfa2a048b40a">ADC_CR_ADCAL</a>);</div>
<div class="line"><a id="l02837" name="l02837"></a><span class="lineno"> 2837</span>}</div>
<div class="line"><a id="l02838" name="l02838"></a><span class="lineno"> 2838</span> </div>
<div class="line"><a id="l02845" name="l02845"></a><span class="lineno"> 2845</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_ADC_IsCalibrationOnGoing(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l02846" name="l02846"></a><span class="lineno"> 2846</span>{</div>
<div class="line"><a id="l02847" name="l02847"></a><span class="lineno"> 2847</span>  <span class="keywordflow">return</span> (<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">CR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga87c66f671af3241a20d7dfa2a048b40a">ADC_CR_ADCAL</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga87c66f671af3241a20d7dfa2a048b40a">ADC_CR_ADCAL</a>));</div>
<div class="line"><a id="l02848" name="l02848"></a><span class="lineno"> 2848</span>}</div>
<div class="line"><a id="l02849" name="l02849"></a><span class="lineno"> 2849</span> </div>
<div class="line"><a id="l02876" name="l02876"></a><span class="lineno"> 2876</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_ADC_REG_StartConversion(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l02877" name="l02877"></a><span class="lineno"> 2877</span>{</div>
<div class="line"><a id="l02878" name="l02878"></a><span class="lineno"> 2878</span>  <span class="comment">/* Note: Write register with some additional bits forced to state reset     */</span></div>
<div class="line"><a id="l02879" name="l02879"></a><span class="lineno"> 2879</span>  <span class="comment">/*       instead of modifying only the selected bit for this function,      */</span></div>
<div class="line"><a id="l02880" name="l02880"></a><span class="lineno"> 2880</span>  <span class="comment">/*       to not interfere with bits with HW property &quot;rs&quot;.                  */</span></div>
<div class="line"><a id="l02881" name="l02881"></a><span class="lineno"> 2881</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">CR</a>,</div>
<div class="line"><a id="l02882" name="l02882"></a><span class="lineno"> 2882</span>             ADC_CR_BITS_PROPERTY_RS,</div>
<div class="line"><a id="l02883" name="l02883"></a><span class="lineno"> 2883</span>             <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga25021284fb6bfad3e8448edc6ef81218">ADC_CR_ADSTART</a>);</div>
<div class="line"><a id="l02884" name="l02884"></a><span class="lineno"> 2884</span>}</div>
<div class="line"><a id="l02885" name="l02885"></a><span class="lineno"> 2885</span> </div>
<div class="line"><a id="l02896" name="l02896"></a><span class="lineno"> 2896</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_ADC_REG_StopConversion(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l02897" name="l02897"></a><span class="lineno"> 2897</span>{</div>
<div class="line"><a id="l02898" name="l02898"></a><span class="lineno"> 2898</span>  <span class="comment">/* Note: Write register with some additional bits forced to state reset     */</span></div>
<div class="line"><a id="l02899" name="l02899"></a><span class="lineno"> 2899</span>  <span class="comment">/*       instead of modifying only the selected bit for this function,      */</span></div>
<div class="line"><a id="l02900" name="l02900"></a><span class="lineno"> 2900</span>  <span class="comment">/*       to not interfere with bits with HW property &quot;rs&quot;.                  */</span></div>
<div class="line"><a id="l02901" name="l02901"></a><span class="lineno"> 2901</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">CR</a>,</div>
<div class="line"><a id="l02902" name="l02902"></a><span class="lineno"> 2902</span>             ADC_CR_BITS_PROPERTY_RS,</div>
<div class="line"><a id="l02903" name="l02903"></a><span class="lineno"> 2903</span>             <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga56c924ba75bdb8b75aa9130b75effbe5">ADC_CR_ADSTP</a>);</div>
<div class="line"><a id="l02904" name="l02904"></a><span class="lineno"> 2904</span>}</div>
<div class="line"><a id="l02905" name="l02905"></a><span class="lineno"> 2905</span> </div>
<div class="line"><a id="l02912" name="l02912"></a><span class="lineno"> 2912</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_ADC_REG_IsConversionOngoing(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l02913" name="l02913"></a><span class="lineno"> 2913</span>{</div>
<div class="line"><a id="l02914" name="l02914"></a><span class="lineno"> 2914</span>  <span class="keywordflow">return</span> (<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">CR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga25021284fb6bfad3e8448edc6ef81218">ADC_CR_ADSTART</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga25021284fb6bfad3e8448edc6ef81218">ADC_CR_ADSTART</a>));</div>
<div class="line"><a id="l02915" name="l02915"></a><span class="lineno"> 2915</span>}</div>
<div class="line"><a id="l02916" name="l02916"></a><span class="lineno"> 2916</span> </div>
<div class="line"><a id="l02923" name="l02923"></a><span class="lineno"> 2923</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_ADC_REG_IsStopConversionOngoing(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l02924" name="l02924"></a><span class="lineno"> 2924</span>{</div>
<div class="line"><a id="l02925" name="l02925"></a><span class="lineno"> 2925</span>  <span class="keywordflow">return</span> (<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">CR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga56c924ba75bdb8b75aa9130b75effbe5">ADC_CR_ADSTP</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga56c924ba75bdb8b75aa9130b75effbe5">ADC_CR_ADSTP</a>));</div>
<div class="line"><a id="l02926" name="l02926"></a><span class="lineno"> 2926</span>}</div>
<div class="line"><a id="l02927" name="l02927"></a><span class="lineno"> 2927</span> </div>
<div class="line"><a id="l02937" name="l02937"></a><span class="lineno"> 2937</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_ADC_REG_ReadConversionData32(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l02938" name="l02938"></a><span class="lineno"> 2938</span>{</div>
<div class="line"><a id="l02939" name="l02939"></a><span class="lineno"> 2939</span>  <span class="keywordflow">return</span> (uint32_t)(<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#a3df0d8dfcd1ec958659ffe21eb64fa94">DR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gada596183c4087696c486546e88176038">ADC_DR_DATA</a>));</div>
<div class="line"><a id="l02940" name="l02940"></a><span class="lineno"> 2940</span>}</div>
<div class="line"><a id="l02941" name="l02941"></a><span class="lineno"> 2941</span> </div>
<div class="line"><a id="l02952" name="l02952"></a><span class="lineno"> 2952</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint16_t LL_ADC_REG_ReadConversionData12(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l02953" name="l02953"></a><span class="lineno"> 2953</span>{</div>
<div class="line"><a id="l02954" name="l02954"></a><span class="lineno"> 2954</span>  <span class="keywordflow">return</span> (uint16_t)(<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#a3df0d8dfcd1ec958659ffe21eb64fa94">DR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gada596183c4087696c486546e88176038">ADC_DR_DATA</a>));</div>
<div class="line"><a id="l02955" name="l02955"></a><span class="lineno"> 2955</span>}</div>
<div class="line"><a id="l02956" name="l02956"></a><span class="lineno"> 2956</span> </div>
<div class="line"><a id="l02967" name="l02967"></a><span class="lineno"> 2967</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint16_t LL_ADC_REG_ReadConversionData10(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l02968" name="l02968"></a><span class="lineno"> 2968</span>{</div>
<div class="line"><a id="l02969" name="l02969"></a><span class="lineno"> 2969</span>  <span class="keywordflow">return</span> (uint16_t)(<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#a3df0d8dfcd1ec958659ffe21eb64fa94">DR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gada596183c4087696c486546e88176038">ADC_DR_DATA</a>));</div>
<div class="line"><a id="l02970" name="l02970"></a><span class="lineno"> 2970</span>}</div>
<div class="line"><a id="l02971" name="l02971"></a><span class="lineno"> 2971</span> </div>
<div class="line"><a id="l02982" name="l02982"></a><span class="lineno"> 2982</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint8_t LL_ADC_REG_ReadConversionData8(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l02983" name="l02983"></a><span class="lineno"> 2983</span>{</div>
<div class="line"><a id="l02984" name="l02984"></a><span class="lineno"> 2984</span>  <span class="keywordflow">return</span> (uint8_t)(<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#a3df0d8dfcd1ec958659ffe21eb64fa94">DR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gada596183c4087696c486546e88176038">ADC_DR_DATA</a>));</div>
<div class="line"><a id="l02985" name="l02985"></a><span class="lineno"> 2985</span>}</div>
<div class="line"><a id="l02986" name="l02986"></a><span class="lineno"> 2986</span> </div>
<div class="line"><a id="l02997" name="l02997"></a><span class="lineno"> 2997</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint8_t LL_ADC_REG_ReadConversionData6(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l02998" name="l02998"></a><span class="lineno"> 2998</span>{</div>
<div class="line"><a id="l02999" name="l02999"></a><span class="lineno"> 2999</span>  <span class="keywordflow">return</span> (uint8_t)(<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#a3df0d8dfcd1ec958659ffe21eb64fa94">DR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gada596183c4087696c486546e88176038">ADC_DR_DATA</a>));</div>
<div class="line"><a id="l03000" name="l03000"></a><span class="lineno"> 3000</span>}</div>
<div class="line"><a id="l03001" name="l03001"></a><span class="lineno"> 3001</span> </div>
<div class="line"><a id="l03019" name="l03019"></a><span class="lineno"> 3019</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_ADC_IsActiveFlag_ADRDY(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l03020" name="l03020"></a><span class="lineno"> 3020</span>{</div>
<div class="line"><a id="l03021" name="l03021"></a><span class="lineno"> 3021</span>  <span class="keywordflow">return</span> (<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#ab3c49a96815fcbee63d95e1e74f20e75">ISR</a>, LL_ADC_FLAG_ADRDY) == (LL_ADC_FLAG_ADRDY));</div>
<div class="line"><a id="l03022" name="l03022"></a><span class="lineno"> 3022</span>}</div>
<div class="line"><a id="l03023" name="l03023"></a><span class="lineno"> 3023</span> </div>
<div class="line"><a id="l03030" name="l03030"></a><span class="lineno"> 3030</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_ADC_IsActiveFlag_EOC(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l03031" name="l03031"></a><span class="lineno"> 3031</span>{</div>
<div class="line"><a id="l03032" name="l03032"></a><span class="lineno"> 3032</span>  <span class="keywordflow">return</span> (<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#ab3c49a96815fcbee63d95e1e74f20e75">ISR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga949681e78b978c1ccd680f11137a1550">ADC_ISR_EOC</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga949681e78b978c1ccd680f11137a1550">ADC_ISR_EOC</a>));</div>
<div class="line"><a id="l03033" name="l03033"></a><span class="lineno"> 3033</span>}</div>
<div class="line"><a id="l03034" name="l03034"></a><span class="lineno"> 3034</span> </div>
<div class="line"><a id="l03041" name="l03041"></a><span class="lineno"> 3041</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_ADC_IsActiveFlag_EOS(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l03042" name="l03042"></a><span class="lineno"> 3042</span>{</div>
<div class="line"><a id="l03043" name="l03043"></a><span class="lineno"> 3043</span>  <span class="keywordflow">return</span> (<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#ab3c49a96815fcbee63d95e1e74f20e75">ISR</a>, LL_ADC_FLAG_EOS) == (LL_ADC_FLAG_EOS));</div>
<div class="line"><a id="l03044" name="l03044"></a><span class="lineno"> 3044</span>}</div>
<div class="line"><a id="l03045" name="l03045"></a><span class="lineno"> 3045</span> </div>
<div class="line"><a id="l03052" name="l03052"></a><span class="lineno"> 3052</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_ADC_IsActiveFlag_OVR(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l03053" name="l03053"></a><span class="lineno"> 3053</span>{</div>
<div class="line"><a id="l03054" name="l03054"></a><span class="lineno"> 3054</span>  <span class="keywordflow">return</span> (<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#ab3c49a96815fcbee63d95e1e74f20e75">ISR</a>, LL_ADC_FLAG_OVR) == (LL_ADC_FLAG_OVR));</div>
<div class="line"><a id="l03055" name="l03055"></a><span class="lineno"> 3055</span>}</div>
<div class="line"><a id="l03056" name="l03056"></a><span class="lineno"> 3056</span> </div>
<div class="line"><a id="l03063" name="l03063"></a><span class="lineno"> 3063</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_ADC_IsActiveFlag_EOSMP(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l03064" name="l03064"></a><span class="lineno"> 3064</span>{</div>
<div class="line"><a id="l03065" name="l03065"></a><span class="lineno"> 3065</span>  <span class="keywordflow">return</span> (<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#ab3c49a96815fcbee63d95e1e74f20e75">ISR</a>, LL_ADC_FLAG_EOSMP) == (LL_ADC_FLAG_EOSMP));</div>
<div class="line"><a id="l03066" name="l03066"></a><span class="lineno"> 3066</span>}</div>
<div class="line"><a id="l03067" name="l03067"></a><span class="lineno"> 3067</span> </div>
<div class="line"><a id="l03074" name="l03074"></a><span class="lineno"> 3074</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_ADC_IsActiveFlag_AWD1(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l03075" name="l03075"></a><span class="lineno"> 3075</span>{</div>
<div class="line"><a id="l03076" name="l03076"></a><span class="lineno"> 3076</span>  <span class="keywordflow">return</span> (<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#ab3c49a96815fcbee63d95e1e74f20e75">ISR</a>, LL_ADC_FLAG_AWD1) == (LL_ADC_FLAG_AWD1));</div>
<div class="line"><a id="l03077" name="l03077"></a><span class="lineno"> 3077</span>}</div>
<div class="line"><a id="l03078" name="l03078"></a><span class="lineno"> 3078</span> </div>
<div class="line"><a id="l03088" name="l03088"></a><span class="lineno"> 3088</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_ADC_ClearFlag_ADRDY(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l03089" name="l03089"></a><span class="lineno"> 3089</span>{</div>
<div class="line"><a id="l03090" name="l03090"></a><span class="lineno"> 3090</span>  <a class="code hl_define" href="group___exported__macros.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#ab3c49a96815fcbee63d95e1e74f20e75">ISR</a>, LL_ADC_FLAG_ADRDY);</div>
<div class="line"><a id="l03091" name="l03091"></a><span class="lineno"> 3091</span>}</div>
<div class="line"><a id="l03092" name="l03092"></a><span class="lineno"> 3092</span> </div>
<div class="line"><a id="l03099" name="l03099"></a><span class="lineno"> 3099</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_ADC_ClearFlag_EOC(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l03100" name="l03100"></a><span class="lineno"> 3100</span>{</div>
<div class="line"><a id="l03101" name="l03101"></a><span class="lineno"> 3101</span>  <a class="code hl_define" href="group___exported__macros.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#ab3c49a96815fcbee63d95e1e74f20e75">ISR</a>, LL_ADC_FLAG_EOC);</div>
<div class="line"><a id="l03102" name="l03102"></a><span class="lineno"> 3102</span>}</div>
<div class="line"><a id="l03103" name="l03103"></a><span class="lineno"> 3103</span> </div>
<div class="line"><a id="l03110" name="l03110"></a><span class="lineno"> 3110</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_ADC_ClearFlag_EOS(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l03111" name="l03111"></a><span class="lineno"> 3111</span>{</div>
<div class="line"><a id="l03112" name="l03112"></a><span class="lineno"> 3112</span>  <a class="code hl_define" href="group___exported__macros.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#ab3c49a96815fcbee63d95e1e74f20e75">ISR</a>, LL_ADC_FLAG_EOS);</div>
<div class="line"><a id="l03113" name="l03113"></a><span class="lineno"> 3113</span>}</div>
<div class="line"><a id="l03114" name="l03114"></a><span class="lineno"> 3114</span> </div>
<div class="line"><a id="l03121" name="l03121"></a><span class="lineno"> 3121</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_ADC_ClearFlag_OVR(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l03122" name="l03122"></a><span class="lineno"> 3122</span>{</div>
<div class="line"><a id="l03123" name="l03123"></a><span class="lineno"> 3123</span>  <a class="code hl_define" href="group___exported__macros.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#ab3c49a96815fcbee63d95e1e74f20e75">ISR</a>, LL_ADC_FLAG_OVR);</div>
<div class="line"><a id="l03124" name="l03124"></a><span class="lineno"> 3124</span>}</div>
<div class="line"><a id="l03125" name="l03125"></a><span class="lineno"> 3125</span> </div>
<div class="line"><a id="l03132" name="l03132"></a><span class="lineno"> 3132</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_ADC_ClearFlag_EOSMP(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l03133" name="l03133"></a><span class="lineno"> 3133</span>{</div>
<div class="line"><a id="l03134" name="l03134"></a><span class="lineno"> 3134</span>  <a class="code hl_define" href="group___exported__macros.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#ab3c49a96815fcbee63d95e1e74f20e75">ISR</a>, LL_ADC_FLAG_EOSMP);</div>
<div class="line"><a id="l03135" name="l03135"></a><span class="lineno"> 3135</span>}</div>
<div class="line"><a id="l03136" name="l03136"></a><span class="lineno"> 3136</span> </div>
<div class="line"><a id="l03143" name="l03143"></a><span class="lineno"> 3143</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_ADC_ClearFlag_AWD1(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l03144" name="l03144"></a><span class="lineno"> 3144</span>{</div>
<div class="line"><a id="l03145" name="l03145"></a><span class="lineno"> 3145</span>  <a class="code hl_define" href="group___exported__macros.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#ab3c49a96815fcbee63d95e1e74f20e75">ISR</a>, LL_ADC_FLAG_AWD1);</div>
<div class="line"><a id="l03146" name="l03146"></a><span class="lineno"> 3146</span>}</div>
<div class="line"><a id="l03147" name="l03147"></a><span class="lineno"> 3147</span> </div>
<div class="line"><a id="l03162" name="l03162"></a><span class="lineno"> 3162</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_ADC_EnableIT_ADRDY(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l03163" name="l03163"></a><span class="lineno"> 3163</span>{</div>
<div class="line"><a id="l03164" name="l03164"></a><span class="lineno"> 3164</span>  <a class="code hl_define" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#a6566f8cfbd1d8aa7e8db046aa35e77db">IER</a>, LL_ADC_IT_ADRDY);</div>
<div class="line"><a id="l03165" name="l03165"></a><span class="lineno"> 3165</span>}</div>
<div class="line"><a id="l03166" name="l03166"></a><span class="lineno"> 3166</span> </div>
<div class="line"><a id="l03173" name="l03173"></a><span class="lineno"> 3173</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_ADC_EnableIT_EOC(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l03174" name="l03174"></a><span class="lineno"> 3174</span>{</div>
<div class="line"><a id="l03175" name="l03175"></a><span class="lineno"> 3175</span>  <a class="code hl_define" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#a6566f8cfbd1d8aa7e8db046aa35e77db">IER</a>, LL_ADC_IT_EOC);</div>
<div class="line"><a id="l03176" name="l03176"></a><span class="lineno"> 3176</span>}</div>
<div class="line"><a id="l03177" name="l03177"></a><span class="lineno"> 3177</span> </div>
<div class="line"><a id="l03184" name="l03184"></a><span class="lineno"> 3184</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_ADC_EnableIT_EOS(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l03185" name="l03185"></a><span class="lineno"> 3185</span>{</div>
<div class="line"><a id="l03186" name="l03186"></a><span class="lineno"> 3186</span>  <a class="code hl_define" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#a6566f8cfbd1d8aa7e8db046aa35e77db">IER</a>, LL_ADC_IT_EOS);</div>
<div class="line"><a id="l03187" name="l03187"></a><span class="lineno"> 3187</span>}</div>
<div class="line"><a id="l03188" name="l03188"></a><span class="lineno"> 3188</span> </div>
<div class="line"><a id="l03195" name="l03195"></a><span class="lineno"> 3195</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_ADC_EnableIT_OVR(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l03196" name="l03196"></a><span class="lineno"> 3196</span>{</div>
<div class="line"><a id="l03197" name="l03197"></a><span class="lineno"> 3197</span>  <a class="code hl_define" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#a6566f8cfbd1d8aa7e8db046aa35e77db">IER</a>, LL_ADC_IT_OVR);</div>
<div class="line"><a id="l03198" name="l03198"></a><span class="lineno"> 3198</span>}</div>
<div class="line"><a id="l03199" name="l03199"></a><span class="lineno"> 3199</span> </div>
<div class="line"><a id="l03206" name="l03206"></a><span class="lineno"> 3206</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_ADC_EnableIT_EOSMP(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l03207" name="l03207"></a><span class="lineno"> 3207</span>{</div>
<div class="line"><a id="l03208" name="l03208"></a><span class="lineno"> 3208</span>  <a class="code hl_define" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#a6566f8cfbd1d8aa7e8db046aa35e77db">IER</a>, LL_ADC_IT_EOSMP);</div>
<div class="line"><a id="l03209" name="l03209"></a><span class="lineno"> 3209</span>}</div>
<div class="line"><a id="l03210" name="l03210"></a><span class="lineno"> 3210</span> </div>
<div class="line"><a id="l03217" name="l03217"></a><span class="lineno"> 3217</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_ADC_EnableIT_AWD1(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l03218" name="l03218"></a><span class="lineno"> 3218</span>{</div>
<div class="line"><a id="l03219" name="l03219"></a><span class="lineno"> 3219</span>  <a class="code hl_define" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#a6566f8cfbd1d8aa7e8db046aa35e77db">IER</a>, LL_ADC_IT_AWD1);</div>
<div class="line"><a id="l03220" name="l03220"></a><span class="lineno"> 3220</span>}</div>
<div class="line"><a id="l03221" name="l03221"></a><span class="lineno"> 3221</span> </div>
<div class="line"><a id="l03228" name="l03228"></a><span class="lineno"> 3228</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_ADC_DisableIT_ADRDY(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l03229" name="l03229"></a><span class="lineno"> 3229</span>{</div>
<div class="line"><a id="l03230" name="l03230"></a><span class="lineno"> 3230</span>  <a class="code hl_define" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#a6566f8cfbd1d8aa7e8db046aa35e77db">IER</a>, LL_ADC_IT_ADRDY);</div>
<div class="line"><a id="l03231" name="l03231"></a><span class="lineno"> 3231</span>}</div>
<div class="line"><a id="l03232" name="l03232"></a><span class="lineno"> 3232</span> </div>
<div class="line"><a id="l03239" name="l03239"></a><span class="lineno"> 3239</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_ADC_DisableIT_EOC(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l03240" name="l03240"></a><span class="lineno"> 3240</span>{</div>
<div class="line"><a id="l03241" name="l03241"></a><span class="lineno"> 3241</span>  <a class="code hl_define" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#a6566f8cfbd1d8aa7e8db046aa35e77db">IER</a>, LL_ADC_IT_EOC);</div>
<div class="line"><a id="l03242" name="l03242"></a><span class="lineno"> 3242</span>}</div>
<div class="line"><a id="l03243" name="l03243"></a><span class="lineno"> 3243</span> </div>
<div class="line"><a id="l03250" name="l03250"></a><span class="lineno"> 3250</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_ADC_DisableIT_EOS(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l03251" name="l03251"></a><span class="lineno"> 3251</span>{</div>
<div class="line"><a id="l03252" name="l03252"></a><span class="lineno"> 3252</span>  <a class="code hl_define" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#a6566f8cfbd1d8aa7e8db046aa35e77db">IER</a>, LL_ADC_IT_EOS);</div>
<div class="line"><a id="l03253" name="l03253"></a><span class="lineno"> 3253</span>}</div>
<div class="line"><a id="l03254" name="l03254"></a><span class="lineno"> 3254</span> </div>
<div class="line"><a id="l03261" name="l03261"></a><span class="lineno"> 3261</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_ADC_DisableIT_OVR(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l03262" name="l03262"></a><span class="lineno"> 3262</span>{</div>
<div class="line"><a id="l03263" name="l03263"></a><span class="lineno"> 3263</span>  <a class="code hl_define" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#a6566f8cfbd1d8aa7e8db046aa35e77db">IER</a>, LL_ADC_IT_OVR);</div>
<div class="line"><a id="l03264" name="l03264"></a><span class="lineno"> 3264</span>}</div>
<div class="line"><a id="l03265" name="l03265"></a><span class="lineno"> 3265</span> </div>
<div class="line"><a id="l03272" name="l03272"></a><span class="lineno"> 3272</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_ADC_DisableIT_EOSMP(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l03273" name="l03273"></a><span class="lineno"> 3273</span>{</div>
<div class="line"><a id="l03274" name="l03274"></a><span class="lineno"> 3274</span>  <a class="code hl_define" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#a6566f8cfbd1d8aa7e8db046aa35e77db">IER</a>, LL_ADC_IT_EOSMP);</div>
<div class="line"><a id="l03275" name="l03275"></a><span class="lineno"> 3275</span>}</div>
<div class="line"><a id="l03276" name="l03276"></a><span class="lineno"> 3276</span> </div>
<div class="line"><a id="l03283" name="l03283"></a><span class="lineno"> 3283</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_ADC_DisableIT_AWD1(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l03284" name="l03284"></a><span class="lineno"> 3284</span>{</div>
<div class="line"><a id="l03285" name="l03285"></a><span class="lineno"> 3285</span>  <a class="code hl_define" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#a6566f8cfbd1d8aa7e8db046aa35e77db">IER</a>, LL_ADC_IT_AWD1);</div>
<div class="line"><a id="l03286" name="l03286"></a><span class="lineno"> 3286</span>}</div>
<div class="line"><a id="l03287" name="l03287"></a><span class="lineno"> 3287</span> </div>
<div class="line"><a id="l03295" name="l03295"></a><span class="lineno"> 3295</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_ADC_IsEnabledIT_ADRDY(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l03296" name="l03296"></a><span class="lineno"> 3296</span>{</div>
<div class="line"><a id="l03297" name="l03297"></a><span class="lineno"> 3297</span>  <span class="keywordflow">return</span> (<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#a6566f8cfbd1d8aa7e8db046aa35e77db">IER</a>, LL_ADC_IT_ADRDY) == (LL_ADC_IT_ADRDY));</div>
<div class="line"><a id="l03298" name="l03298"></a><span class="lineno"> 3298</span>}</div>
<div class="line"><a id="l03299" name="l03299"></a><span class="lineno"> 3299</span> </div>
<div class="line"><a id="l03307" name="l03307"></a><span class="lineno"> 3307</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_ADC_IsEnabledIT_EOC(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l03308" name="l03308"></a><span class="lineno"> 3308</span>{</div>
<div class="line"><a id="l03309" name="l03309"></a><span class="lineno"> 3309</span>  <span class="keywordflow">return</span> (<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#a6566f8cfbd1d8aa7e8db046aa35e77db">IER</a>, LL_ADC_IT_EOC) == (LL_ADC_IT_EOC));</div>
<div class="line"><a id="l03310" name="l03310"></a><span class="lineno"> 3310</span>}</div>
<div class="line"><a id="l03311" name="l03311"></a><span class="lineno"> 3311</span> </div>
<div class="line"><a id="l03319" name="l03319"></a><span class="lineno"> 3319</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_ADC_IsEnabledIT_EOS(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l03320" name="l03320"></a><span class="lineno"> 3320</span>{</div>
<div class="line"><a id="l03321" name="l03321"></a><span class="lineno"> 3321</span>  <span class="keywordflow">return</span> (<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#a6566f8cfbd1d8aa7e8db046aa35e77db">IER</a>, LL_ADC_IT_EOS) == (LL_ADC_IT_EOS));</div>
<div class="line"><a id="l03322" name="l03322"></a><span class="lineno"> 3322</span>}</div>
<div class="line"><a id="l03323" name="l03323"></a><span class="lineno"> 3323</span> </div>
<div class="line"><a id="l03331" name="l03331"></a><span class="lineno"> 3331</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_ADC_IsEnabledIT_OVR(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l03332" name="l03332"></a><span class="lineno"> 3332</span>{</div>
<div class="line"><a id="l03333" name="l03333"></a><span class="lineno"> 3333</span>  <span class="keywordflow">return</span> (<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#a6566f8cfbd1d8aa7e8db046aa35e77db">IER</a>, LL_ADC_IT_OVR) == (LL_ADC_IT_OVR));</div>
<div class="line"><a id="l03334" name="l03334"></a><span class="lineno"> 3334</span>}</div>
<div class="line"><a id="l03335" name="l03335"></a><span class="lineno"> 3335</span> </div>
<div class="line"><a id="l03343" name="l03343"></a><span class="lineno"> 3343</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_ADC_IsEnabledIT_EOSMP(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l03344" name="l03344"></a><span class="lineno"> 3344</span>{</div>
<div class="line"><a id="l03345" name="l03345"></a><span class="lineno"> 3345</span>  <span class="keywordflow">return</span> (<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#a6566f8cfbd1d8aa7e8db046aa35e77db">IER</a>, LL_ADC_IT_EOSMP) == (LL_ADC_IT_EOSMP));</div>
<div class="line"><a id="l03346" name="l03346"></a><span class="lineno"> 3346</span>}</div>
<div class="line"><a id="l03347" name="l03347"></a><span class="lineno"> 3347</span> </div>
<div class="line"><a id="l03355" name="l03355"></a><span class="lineno"> 3355</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_ADC_IsEnabledIT_AWD1(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l03356" name="l03356"></a><span class="lineno"> 3356</span>{</div>
<div class="line"><a id="l03357" name="l03357"></a><span class="lineno"> 3357</span>  <span class="keywordflow">return</span> (<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#a6566f8cfbd1d8aa7e8db046aa35e77db">IER</a>, LL_ADC_IT_AWD1) == (LL_ADC_IT_AWD1));</div>
<div class="line"><a id="l03358" name="l03358"></a><span class="lineno"> 3358</span>}</div>
<div class="line"><a id="l03359" name="l03359"></a><span class="lineno"> 3359</span> </div>
<div class="line"><a id="l03364" name="l03364"></a><span class="lineno"> 3364</span><span class="preprocessor">#if defined(USE_FULL_LL_DRIVER)</span></div>
<div class="line"><a id="l03369" name="l03369"></a><span class="lineno"> 3369</span><span class="comment">/* Initialization of some features of ADC common parameters and multimode */</span></div>
<div class="line"><a id="l03370" name="l03370"></a><span class="lineno"> 3370</span><span class="comment">/* Note: On this STM32 series, there is no ADC common initialization           */</span></div>
<div class="line"><a id="l03371" name="l03371"></a><span class="lineno"> 3371</span><span class="comment">/*       function.                                                            */</span></div>
<div class="line"><a id="l03372" name="l03372"></a><span class="lineno"> 3372</span><a class="code hl_enumeration" href="group___exported__types.html#ga8333b96c67f83cba354b3407fcbb6ee8">ErrorStatus</a> LL_ADC_CommonDeInit(<a class="code hl_struct" href="struct_a_d_c___common___type_def.html">ADC_Common_TypeDef</a> *ADCxy_COMMON);</div>
<div class="line"><a id="l03373" name="l03373"></a><span class="lineno"> 3373</span> </div>
<div class="line"><a id="l03374" name="l03374"></a><span class="lineno"> 3374</span><span class="comment">/* De-initialization of ADC instance */</span></div>
<div class="line"><a id="l03375" name="l03375"></a><span class="lineno"> 3375</span><a class="code hl_enumeration" href="group___exported__types.html#ga8333b96c67f83cba354b3407fcbb6ee8">ErrorStatus</a> LL_ADC_DeInit(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx);</div>
<div class="line"><a id="l03376" name="l03376"></a><span class="lineno"> 3376</span> </div>
<div class="line"><a id="l03377" name="l03377"></a><span class="lineno"> 3377</span><span class="comment">/* Initialization of some features of ADC instance */</span></div>
<div class="line"><a id="l03378" name="l03378"></a><span class="lineno"> 3378</span><a class="code hl_enumeration" href="group___exported__types.html#ga8333b96c67f83cba354b3407fcbb6ee8">ErrorStatus</a> LL_ADC_Init(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx, LL_ADC_InitTypeDef *ADC_InitStruct);</div>
<div class="line"><a id="l03379" name="l03379"></a><span class="lineno"> 3379</span><span class="keywordtype">void</span>        LL_ADC_StructInit(LL_ADC_InitTypeDef *ADC_InitStruct);</div>
<div class="line"><a id="l03380" name="l03380"></a><span class="lineno"> 3380</span> </div>
<div class="line"><a id="l03381" name="l03381"></a><span class="lineno"> 3381</span><span class="comment">/* Initialization of some features of ADC instance and ADC group regular */</span></div>
<div class="line"><a id="l03382" name="l03382"></a><span class="lineno"> 3382</span><a class="code hl_enumeration" href="group___exported__types.html#ga8333b96c67f83cba354b3407fcbb6ee8">ErrorStatus</a> LL_ADC_REG_Init(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx, LL_ADC_REG_InitTypeDef *ADC_REG_InitStruct);</div>
<div class="line"><a id="l03383" name="l03383"></a><span class="lineno"> 3383</span><span class="keywordtype">void</span>        LL_ADC_REG_StructInit(LL_ADC_REG_InitTypeDef *ADC_REG_InitStruct);</div>
<div class="line"><a id="l03384" name="l03384"></a><span class="lineno"> 3384</span> </div>
<div class="line"><a id="l03388" name="l03388"></a><span class="lineno"> 3388</span><span class="preprocessor">#endif </span><span class="comment">/* USE_FULL_LL_DRIVER */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l03389" name="l03389"></a><span class="lineno"> 3389</span> </div>
<div class="line"><a id="l03398" name="l03398"></a><span class="lineno"> 3398</span><span class="preprocessor">#endif </span><span class="comment">/* ADC1 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l03399" name="l03399"></a><span class="lineno"> 3399</span> </div>
<div class="line"><a id="l03404" name="l03404"></a><span class="lineno"> 3404</span><span class="preprocessor">#ifdef __cplusplus</span></div>
<div class="line"><a id="l03405" name="l03405"></a><span class="lineno"> 3405</span>}</div>
<div class="line"><a id="l03406" name="l03406"></a><span class="lineno"> 3406</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l03407" name="l03407"></a><span class="lineno"> 3407</span> </div>
<div class="line"><a id="l03408" name="l03408"></a><span class="lineno"> 3408</span><span class="preprocessor">#endif </span><span class="comment">/* __STM32F0xx_LL_ADC_H */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l03409" name="l03409"></a><span class="lineno"> 3409</span> </div>
<div class="ttc" id="acmsis__armcc_8h_html_aba87361bfad2ae52cfe2f40c1a1dbf9c"><div class="ttname"><a href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a></div><div class="ttdeci">#define __STATIC_INLINE</div><div class="ttdef"><b>Definition:</b> <a href="cmsis__armcc_8h_source.html#l00059">cmsis_armcc.h:59</a></div></div>
<div class="ttc" id="agroup___exported__macros_html_ga133aae6fc0d41bffab39ab223a7001de"><div class="ttname"><a href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a></div><div class="ttdeci">#define CLEAR_BIT(REG, BIT)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f0xx_8h_source.html#l00196">stm32f0xx.h:196</a></div></div>
<div class="ttc" id="agroup___exported__macros_html_ga26474f43799fbade9cf300e21dd3a91a"><div class="ttname"><a href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a></div><div class="ttdeci">#define SET_BIT(REG, BIT)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f0xx_8h_source.html#l00194">stm32f0xx.h:194</a></div></div>
<div class="ttc" id="agroup___exported__macros_html_ga32f78bffcaf6d13023dcd7f05e0c4d57"><div class="ttname"><a href="group___exported__macros.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a></div><div class="ttdeci">#define WRITE_REG(REG, VAL)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f0xx_8h_source.html#l00202">stm32f0xx.h:202</a></div></div>
<div class="ttc" id="agroup___exported__macros_html_ga6553c99f510c3bab8cc0a91602053247"><div class="ttname"><a href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a></div><div class="ttdeci">#define MODIFY_REG(REG, CLEARMASK, SETMASK)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f0xx_8h_source.html#l00206">stm32f0xx.h:206</a></div></div>
<div class="ttc" id="agroup___exported__macros_html_ga822bb1bb9710d5f2fa6396b84e583c33"><div class="ttname"><a href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a></div><div class="ttdeci">#define READ_BIT(REG, BIT)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f0xx_8h_source.html#l00198">stm32f0xx.h:198</a></div></div>
<div class="ttc" id="agroup___exported__types_html_ga8333b96c67f83cba354b3407fcbb6ee8"><div class="ttname"><a href="group___exported__types.html#ga8333b96c67f83cba354b3407fcbb6ee8">ErrorStatus</a></div><div class="ttdeci">ErrorStatus</div><div class="ttdef"><b>Definition:</b> <a href="stm32f0xx_8h_source.html#l00180">stm32f0xx.h:181</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga01460f832e7bd04e150f86425aa922dd"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga01460f832e7bd04e150f86425aa922dd">ADC_CFGR1_EXTSEL</a></div><div class="ttdeci">#define ADC_CFGR1_EXTSEL</div><div class="ttdef"><b>Definition:</b> <a href="stm32f072xb_8h_source.html#l00896">stm32f072xb.h:896</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga01e1d27f5eba18a59660d7b32611f068"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga01e1d27f5eba18a59660d7b32611f068">ADC_CHSELR_CHSEL8</a></div><div class="ttdeci">#define ADC_CHSELR_CHSEL8</div><div class="ttdef"><b>Definition:</b> <a href="stm32f072xb_8h_source.html#l01050">stm32f072xb.h:1050</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga0c74cdf4888bb431e36aa8f636c66e75"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga0c74cdf4888bb431e36aa8f636c66e75">ADC_CHSELR_CHSEL11</a></div><div class="ttdeci">#define ADC_CHSELR_CHSEL11</div><div class="ttdef"><b>Definition:</b> <a href="stm32f072xb_8h_source.html#l01041">stm32f072xb.h:1041</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga138c4d67e5735326ffc922409f3fc8f4"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga138c4d67e5735326ffc922409f3fc8f4">ADC_CFGR1_SCANDIR</a></div><div class="ttdeci">#define ADC_CFGR1_SCANDIR</div><div class="ttdef"><b>Definition:</b> <a href="stm32f072xb_8h_source.html#l00882">stm32f072xb.h:882</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga1466dacc8afdc2a11ed1d10720834c0f"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga1466dacc8afdc2a11ed1d10720834c0f">ADC_CFGR1_DMAEN</a></div><div class="ttdeci">#define ADC_CFGR1_DMAEN</div><div class="ttdef"><b>Definition:</b> <a href="stm32f072xb_8h_source.html#l00876">stm32f072xb.h:876</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga17fba2a9cb9dac07a81afc606a3c742a"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga17fba2a9cb9dac07a81afc606a3c742a">ADC_TR_HT</a></div><div class="ttdeci">#define ADC_TR_HT</div><div class="ttdef"><b>Definition:</b> <a href="stm32f072xb_8h_source.html#l01009">stm32f072xb.h:1009</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga1bb861455b1d4bcfc419e7a5d76655ec"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga1bb861455b1d4bcfc419e7a5d76655ec">ADC_CHSELR_CHSEL5</a></div><div class="ttdeci">#define ADC_CHSELR_CHSEL5</div><div class="ttdef"><b>Definition:</b> <a href="stm32f072xb_8h_source.html#l01059">stm32f072xb.h:1059</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga25021284fb6bfad3e8448edc6ef81218"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga25021284fb6bfad3e8448edc6ef81218">ADC_CR_ADSTART</a></div><div class="ttdeci">#define ADC_CR_ADSTART</div><div class="ttdef"><b>Definition:</b> <a href="stm32f072xb_8h_source.html#l00865">stm32f072xb.h:865</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga256ca600edc7d15a8f5123730822667b"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga256ca600edc7d15a8f5123730822667b">ADC_TR_LT</a></div><div class="ttdeci">#define ADC_TR_LT</div><div class="ttdef"><b>Definition:</b> <a href="stm32f072xb_8h_source.html#l01010">stm32f072xb.h:1010</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga2617214deca9d2d1fe358e7012de53b7"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga2617214deca9d2d1fe358e7012de53b7">ADC_CHSELR_CHSEL1</a></div><div class="ttdeci">#define ADC_CHSELR_CHSEL1</div><div class="ttdef"><b>Definition:</b> <a href="stm32f072xb_8h_source.html#l01071">stm32f072xb.h:1071</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga26fe09dfd6969dd95591942e80cc3d2b"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga26fe09dfd6969dd95591942e80cc3d2b">ADC_CR_ADEN</a></div><div class="ttdeci">#define ADC_CR_ADEN</div><div class="ttdef"><b>Definition:</b> <a href="stm32f072xb_8h_source.html#l00859">stm32f072xb.h:859</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga2a68ef1ef5f97552db10e8a4303eb0a2"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga2a68ef1ef5f97552db10e8a4303eb0a2">ADC_CFGR1_CONT</a></div><div class="ttdeci">#define ADC_CFGR1_CONT</div><div class="ttdef"><b>Definition:</b> <a href="stm32f072xb_8h_source.html#l00912">stm32f072xb.h:912</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga2fe986e2a65282b01053839f8c0877a3"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga2fe986e2a65282b01053839f8c0877a3">ADC_CFGR1_WAIT</a></div><div class="ttdeci">#define ADC_CFGR1_WAIT</div><div class="ttdef"><b>Definition:</b> <a href="stm32f072xb_8h_source.html#l00915">stm32f072xb.h:915</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga2ff56271bc473179a89b075fda664512"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga2ff56271bc473179a89b075fda664512">ADC_CFGR1_AUTOFF</a></div><div class="ttdeci">#define ADC_CFGR1_AUTOFF</div><div class="ttdef"><b>Definition:</b> <a href="stm32f072xb_8h_source.html#l00918">stm32f072xb.h:918</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga48d91913f0fe8acb7a07de52505a1fa7"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga48d91913f0fe8acb7a07de52505a1fa7">ADC_CFGR1_ALIGN</a></div><div class="ttdeci">#define ADC_CFGR1_ALIGN</div><div class="ttdef"><b>Definition:</b> <a href="stm32f072xb_8h_source.html#l00892">stm32f072xb.h:892</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga4f9b146cfe8e9ca180676f8e9af40b8b"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga4f9b146cfe8e9ca180676f8e9af40b8b">ADC_CHSELR_CHSEL7</a></div><div class="ttdeci">#define ADC_CHSELR_CHSEL7</div><div class="ttdef"><b>Definition:</b> <a href="stm32f072xb_8h_source.html#l01053">stm32f072xb.h:1053</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga56c924ba75bdb8b75aa9130b75effbe5"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga56c924ba75bdb8b75aa9130b75effbe5">ADC_CR_ADSTP</a></div><div class="ttdeci">#define ADC_CR_ADSTP</div><div class="ttdef"><b>Definition:</b> <a href="stm32f072xb_8h_source.html#l00868">stm32f072xb.h:868</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga5821334c58af9ea7fa1205c1459f5a3a"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga5821334c58af9ea7fa1205c1459f5a3a">ADC_CFGR2_CKMODE</a></div><div class="ttdeci">#define ADC_CFGR2_CKMODE</div><div class="ttdef"><b>Definition:</b> <a href="stm32f072xb_8h_source.html#l00953">stm32f072xb.h:953</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga697a712147bfa61fd786ae5ce3ca2bfa"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga697a712147bfa61fd786ae5ce3ca2bfa">ADC_CHSELR_CHSEL3</a></div><div class="ttdeci">#define ADC_CHSELR_CHSEL3</div><div class="ttdef"><b>Definition:</b> <a href="stm32f072xb_8h_source.html#l01065">stm32f072xb.h:1065</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga8056645767f844ce037f2a45fdb54ca6"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga8056645767f844ce037f2a45fdb54ca6">ADC_CHSELR_CHSEL18</a></div><div class="ttdeci">#define ADC_CHSELR_CHSEL18</div><div class="ttdef"><b>Definition:</b> <a href="stm32f072xb_8h_source.html#l01020">stm32f072xb.h:1020</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga828269a978a7bee65fc836de87b422d7"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga828269a978a7bee65fc836de87b422d7">ADC_CHSELR_CHSEL2</a></div><div class="ttdeci">#define ADC_CHSELR_CHSEL2</div><div class="ttdef"><b>Definition:</b> <a href="stm32f072xb_8h_source.html#l01068">stm32f072xb.h:1068</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga835b5a1068e5b4746a61a637831a6add"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga835b5a1068e5b4746a61a637831a6add">ADC_CHSELR_CHSEL12</a></div><div class="ttdeci">#define ADC_CHSELR_CHSEL12</div><div class="ttdef"><b>Definition:</b> <a href="stm32f072xb_8h_source.html#l01038">stm32f072xb.h:1038</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga87c66f671af3241a20d7dfa2a048b40a"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga87c66f671af3241a20d7dfa2a048b40a">ADC_CR_ADCAL</a></div><div class="ttdeci">#define ADC_CR_ADCAL</div><div class="ttdef"><b>Definition:</b> <a href="stm32f072xb_8h_source.html#l00871">stm32f072xb.h:871</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga8dbf486a3f4f0d1fa4b2fb3fc6a875ae"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga8dbf486a3f4f0d1fa4b2fb3fc6a875ae">ADC_CHSELR_CHSEL6</a></div><div class="ttdeci">#define ADC_CHSELR_CHSEL6</div><div class="ttdef"><b>Definition:</b> <a href="stm32f072xb_8h_source.html#l01056">stm32f072xb.h:1056</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga8dfc51c25f28841ceffb83ba992d07c5"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga8dfc51c25f28841ceffb83ba992d07c5">ADC_CHSELR_CHSEL16</a></div><div class="ttdeci">#define ADC_CHSELR_CHSEL16</div><div class="ttdef"><b>Definition:</b> <a href="stm32f072xb_8h_source.html#l01026">stm32f072xb.h:1026</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga949681e78b978c1ccd680f11137a1550"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga949681e78b978c1ccd680f11137a1550">ADC_ISR_EOC</a></div><div class="ttdeci">#define ADC_ISR_EOC</div><div class="ttdef"><b>Definition:</b> <a href="stm32f072xb_8h_source.html#l00817">stm32f072xb.h:817</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga9ca21fba6d475be2101310ee709e3434"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga9ca21fba6d475be2101310ee709e3434">ADC_CHSELR_CHSEL</a></div><div class="ttdeci">#define ADC_CHSELR_CHSEL</div><div class="ttdef"><b>Definition:</b> <a href="stm32f072xb_8h_source.html#l01017">stm32f072xb.h:1017</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga9d5676c559f66561a86e6236ba803f98"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga9d5676c559f66561a86e6236ba803f98">ADC_CFGR1_RES</a></div><div class="ttdeci">#define ADC_CFGR1_RES</div><div class="ttdef"><b>Definition:</b> <a href="stm32f072xb_8h_source.html#l00886">stm32f072xb.h:886</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaacfdf93021c4aa68f312f6f58c437091"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaacfdf93021c4aa68f312f6f58c437091">ADC_CHSELR_CHSEL9</a></div><div class="ttdeci">#define ADC_CHSELR_CHSEL9</div><div class="ttdef"><b>Definition:</b> <a href="stm32f072xb_8h_source.html#l01047">stm32f072xb.h:1047</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaaeefa6f00268db0df10fb97112a9f456"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaaeefa6f00268db0df10fb97112a9f456">ADC_CCR_VBATEN</a></div><div class="ttdeci">#define ADC_CCR_VBATEN</div><div class="ttdef"><b>Definition:</b> <a href="stm32f072xb_8h_source.html#l01108">stm32f072xb.h:1108</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gab167e83ae3042f3041d4da630d58ccc6"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gab167e83ae3042f3041d4da630d58ccc6">ADC_CHSELR_CHSEL0</a></div><div class="ttdeci">#define ADC_CHSELR_CHSEL0</div><div class="ttdef"><b>Definition:</b> <a href="stm32f072xb_8h_source.html#l01074">stm32f072xb.h:1074</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gab5b84d83a703faf41021f5aed1b08d1f"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gab5b84d83a703faf41021f5aed1b08d1f">ADC_CHSELR_CHSEL14</a></div><div class="ttdeci">#define ADC_CHSELR_CHSEL14</div><div class="ttdef"><b>Definition:</b> <a href="stm32f072xb_8h_source.html#l01032">stm32f072xb.h:1032</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gab698a32d964b2c094ba4d42931c21068"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gab698a32d964b2c094ba4d42931c21068">ADC_CFGR1_DMACFG</a></div><div class="ttdeci">#define ADC_CFGR1_DMACFG</div><div class="ttdef"><b>Definition:</b> <a href="stm32f072xb_8h_source.html#l00879">stm32f072xb.h:879</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gab84928f30f310c5995fda17d09356caa"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gab84928f30f310c5995fda17d09356caa">ADC_CHSELR_CHSEL15</a></div><div class="ttdeci">#define ADC_CHSELR_CHSEL15</div><div class="ttdef"><b>Definition:</b> <a href="stm32f072xb_8h_source.html#l01029">stm32f072xb.h:1029</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gabfab18aa9b57f8ed8979f62d5d3900d2"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gabfab18aa9b57f8ed8979f62d5d3900d2">ADC_CFGR1_AWDSGL</a></div><div class="ttdeci">#define ADC_CFGR1_AWDSGL</div><div class="ttdef"><b>Definition:</b> <a href="stm32f072xb_8h_source.html#l00941">stm32f072xb.h:941</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gac6252eddc09ac86f0ba2fc34e9973b52"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gac6252eddc09ac86f0ba2fc34e9973b52">ADC_CHSELR_CHSEL10</a></div><div class="ttdeci">#define ADC_CHSELR_CHSEL10</div><div class="ttdef"><b>Definition:</b> <a href="stm32f072xb_8h_source.html#l01044">stm32f072xb.h:1044</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaceac2124a2a41388f9f5e5c2c310a27e"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaceac2124a2a41388f9f5e5c2c310a27e">ADC_SMPR_SMP</a></div><div class="ttdeci">#define ADC_SMPR_SMP</div><div class="ttdef"><b>Definition:</b> <a href="stm32f072xb_8h_source.html#l00964">stm32f072xb.h:964</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gad9615a92dc5d719eda04efc0fbcc2274"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gad9615a92dc5d719eda04efc0fbcc2274">ADC_CHSELR_CHSEL13</a></div><div class="ttdeci">#define ADC_CHSELR_CHSEL13</div><div class="ttdef"><b>Definition:</b> <a href="stm32f072xb_8h_source.html#l01035">stm32f072xb.h:1035</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gad99494f414a25f32a5f00ea39ea2150a"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gad99494f414a25f32a5f00ea39ea2150a">ADC_CR_ADDIS</a></div><div class="ttdeci">#define ADC_CR_ADDIS</div><div class="ttdef"><b>Definition:</b> <a href="stm32f072xb_8h_source.html#l00862">stm32f072xb.h:862</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gada596183c4087696c486546e88176038"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gada596183c4087696c486546e88176038">ADC_DR_DATA</a></div><div class="ttdeci">#define ADC_DR_DATA</div><div class="ttdef"><b>Definition:</b> <a href="stm32f072xb_8h_source.html#l01079">stm32f072xb.h:1079</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gadbd980c2b24383afb370bfe69860064f"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gadbd980c2b24383afb370bfe69860064f">ADC_CFGR1_OVRMOD</a></div><div class="ttdeci">#define ADC_CFGR1_OVRMOD</div><div class="ttdef"><b>Definition:</b> <a href="stm32f072xb_8h_source.html#l00909">stm32f072xb.h:909</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gae26a4779335193192049e1d58e3b2718"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gae26a4779335193192049e1d58e3b2718">ADC_CFGR1_DISCEN</a></div><div class="ttdeci">#define ADC_CFGR1_DISCEN</div><div class="ttdef"><b>Definition:</b> <a href="stm32f072xb_8h_source.html#l00921">stm32f072xb.h:921</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gae71a9b3ba55c541de0fd39ce647ba619"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gae71a9b3ba55c541de0fd39ce647ba619">ADC_CHSELR_CHSEL4</a></div><div class="ttdeci">#define ADC_CHSELR_CHSEL4</div><div class="ttdef"><b>Definition:</b> <a href="stm32f072xb_8h_source.html#l01062">stm32f072xb.h:1062</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaec0461a534becec3c117d67abeb386b4"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaec0461a534becec3c117d67abeb386b4">ADC_CHSELR_CHSEL17</a></div><div class="ttdeci">#define ADC_CHSELR_CHSEL17</div><div class="ttdef"><b>Definition:</b> <a href="stm32f072xb_8h_source.html#l01023">stm32f072xb.h:1023</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaec05330012f52f35421531c72819fada"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaec05330012f52f35421531c72819fada">ADC_CCR_TSEN</a></div><div class="ttdeci">#define ADC_CCR_TSEN</div><div class="ttdef"><b>Definition:</b> <a href="stm32f072xb_8h_source.html#l01104">stm32f072xb.h:1104</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaecc47464aaa52f565d8daa9cf1a86054"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaecc47464aaa52f565d8daa9cf1a86054">ADC_CCR_VREFEN</a></div><div class="ttdeci">#define ADC_CCR_VREFEN</div><div class="ttdef"><b>Definition:</b> <a href="stm32f072xb_8h_source.html#l01101">stm32f072xb.h:1101</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaf2eb115721c8054f7a2ba23c21bc68e1"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaf2eb115721c8054f7a2ba23c21bc68e1">ADC_CFGR1_AWDCH</a></div><div class="ttdeci">#define ADC_CFGR1_AWDCH</div><div class="ttdef"><b>Definition:</b> <a href="stm32f072xb_8h_source.html#l00943">stm32f072xb.h:943</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gafc48e957d935d791a767c763b9225832"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gafc48e957d935d791a767c763b9225832">ADC_CFGR1_EXTEN</a></div><div class="ttdeci">#define ADC_CFGR1_EXTEN</div><div class="ttdef"><b>Definition:</b> <a href="stm32f072xb_8h_source.html#l00903">stm32f072xb.h:903</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gafee9f0fa04e0201a43856080e37c4508"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gafee9f0fa04e0201a43856080e37c4508">ADC_CFGR1_AWDEN</a></div><div class="ttdeci">#define ADC_CFGR1_AWDEN</div><div class="ttdef"><b>Definition:</b> <a href="stm32f072xb_8h_source.html#l00942">stm32f072xb.h:942</a></div></div>
<div class="ttc" id="astm32f0xx_8h_html"><div class="ttname"><a href="stm32f0xx_8h.html">stm32f0xx.h</a></div><div class="ttdoc">CMSIS STM32F0xx Device Peripheral Access Layer Header File.</div></div>
<div class="ttc" id="astruct_a_d_c___common___type_def_html"><div class="ttname"><a href="struct_a_d_c___common___type_def.html">ADC_Common_TypeDef</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32f072xb_8h_source.html#l00143">stm32f072xb.h:144</a></div></div>
<div class="ttc" id="astruct_a_d_c___common___type_def_html_a5e1322e27c40bf91d172f9673f205c97"><div class="ttname"><a href="struct_a_d_c___common___type_def.html#a5e1322e27c40bf91d172f9673f205c97">ADC_Common_TypeDef::CCR</a></div><div class="ttdeci">__IO uint32_t CCR</div><div class="ttdef"><b>Definition:</b> <a href="stm32f072xb_8h_source.html#l00145">stm32f072xb.h:145</a></div></div>
<div class="ttc" id="astruct_a_d_c___type_def_html"><div class="ttname"><a href="struct_a_d_c___type_def.html">ADC_TypeDef</a></div><div class="ttdoc">Analog to Digital Converter.</div><div class="ttdef"><b>Definition:</b> <a href="stm32f072xb_8h_source.html#l00126">stm32f072xb.h:127</a></div></div>
<div class="ttc" id="astruct_a_d_c___type_def_html_a0ffde5fc9674bafc8a44e80cf36953a3"><div class="ttname"><a href="struct_a_d_c___type_def.html#a0ffde5fc9674bafc8a44e80cf36953a3">ADC_TypeDef::CHSELR</a></div><div class="ttdeci">__IO uint32_t CHSELR</div><div class="ttdef"><b>Definition:</b> <a href="stm32f072xb_8h_source.html#l00138">stm32f072xb.h:138</a></div></div>
<div class="ttc" id="astruct_a_d_c___type_def_html_a3df0d8dfcd1ec958659ffe21eb64fa94"><div class="ttname"><a href="struct_a_d_c___type_def.html#a3df0d8dfcd1ec958659ffe21eb64fa94">ADC_TypeDef::DR</a></div><div class="ttdeci">__IO uint32_t DR</div><div class="ttdef"><b>Definition:</b> <a href="stm32f072xb_8h_source.html#l00140">stm32f072xb.h:140</a></div></div>
<div class="ttc" id="astruct_a_d_c___type_def_html_a63d179b7a36a715dce7203858d3be132"><div class="ttname"><a href="struct_a_d_c___type_def.html#a63d179b7a36a715dce7203858d3be132">ADC_TypeDef::TR</a></div><div class="ttdeci">__IO uint32_t TR</div><div class="ttdef"><b>Definition:</b> <a href="stm32f072xb_8h_source.html#l00136">stm32f072xb.h:136</a></div></div>
<div class="ttc" id="astruct_a_d_c___type_def_html_a6566f8cfbd1d8aa7e8db046aa35e77db"><div class="ttname"><a href="struct_a_d_c___type_def.html#a6566f8cfbd1d8aa7e8db046aa35e77db">ADC_TypeDef::IER</a></div><div class="ttdeci">__IO uint32_t IER</div><div class="ttdef"><b>Definition:</b> <a href="stm32f072xb_8h_source.html#l00129">stm32f072xb.h:129</a></div></div>
<div class="ttc" id="astruct_a_d_c___type_def_html_a7a12ab903dcfa91c96beb2e36562eed6"><div class="ttname"><a href="struct_a_d_c___type_def.html#a7a12ab903dcfa91c96beb2e36562eed6">ADC_TypeDef::CFGR1</a></div><div class="ttdeci">__IO uint32_t CFGR1</div><div class="ttdef"><b>Definition:</b> <a href="stm32f072xb_8h_source.html#l00131">stm32f072xb.h:131</a></div></div>
<div class="ttc" id="astruct_a_d_c___type_def_html_ab3c49a96815fcbee63d95e1e74f20e75"><div class="ttname"><a href="struct_a_d_c___type_def.html#ab3c49a96815fcbee63d95e1e74f20e75">ADC_TypeDef::ISR</a></div><div class="ttdeci">__IO uint32_t ISR</div><div class="ttdef"><b>Definition:</b> <a href="stm32f072xb_8h_source.html#l00128">stm32f072xb.h:128</a></div></div>
<div class="ttc" id="astruct_a_d_c___type_def_html_ab40c89c59391aaa9d9a8ec011dd0907a"><div class="ttname"><a href="struct_a_d_c___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">ADC_TypeDef::CR</a></div><div class="ttdeci">__IO uint32_t CR</div><div class="ttdef"><b>Definition:</b> <a href="stm32f072xb_8h_source.html#l00130">stm32f072xb.h:130</a></div></div>
<div class="ttc" id="astruct_a_d_c___type_def_html_ad587bd6f59142b90c879b7c8aaf1bb8c"><div class="ttname"><a href="struct_a_d_c___type_def.html#ad587bd6f59142b90c879b7c8aaf1bb8c">ADC_TypeDef::CFGR2</a></div><div class="ttdeci">__IO uint32_t CFGR2</div><div class="ttdef"><b>Definition:</b> <a href="stm32f072xb_8h_source.html#l00132">stm32f072xb.h:132</a></div></div>
<div class="ttc" id="astruct_a_d_c___type_def_html_ad969d65fa03d3b7940bbc4250b773893"><div class="ttname"><a href="struct_a_d_c___type_def.html#ad969d65fa03d3b7940bbc4250b773893">ADC_TypeDef::SMPR</a></div><div class="ttdeci">__IO uint32_t SMPR</div><div class="ttdef"><b>Definition:</b> <a href="stm32f072xb_8h_source.html#l00133">stm32f072xb.h:133</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.6
</small></address>
</body>
</html>
