
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.116997                       # Number of seconds simulated
sim_ticks                                116996620958                       # Number of ticks simulated
final_tick                               1171827239037                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  65412                       # Simulator instruction rate (inst/s)
host_op_rate                                    82611                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                3486479                       # Simulator tick rate (ticks/s)
host_mem_usage                               16888504                       # Number of bytes of host memory used
host_seconds                                 33557.24                       # Real time elapsed on the host
sim_insts                                  2195032732                       # Number of instructions simulated
sim_ops                                    2772201903                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      1062016                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1550592                       # Number of bytes read from this memory
system.physmem.bytes_read::total              2616192                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3584                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1557888                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1557888                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         8297                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        12114                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 20439                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           12171                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                12171                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        15317                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data      9077322                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        15317                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     13253306                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                22361261                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        15317                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        15317                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              30633                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          13315667                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               13315667                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          13315667                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        15317                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data      9077322                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        15317                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     13253306                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               35676928                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               140452127                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        23418524                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     18999763                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1999939                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      9677047                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         9023807                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2523048                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        92276                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    102380090                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             128026719                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           23418524                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     11546855                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             28207776                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        6517026                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       2958453                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         11958428                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1572198                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    138037875                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     1.135883                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.539938                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       109830099     79.57%     79.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1985616      1.44%     81.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         3650490      2.64%     83.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         3294978      2.39%     86.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         2103736      1.52%     87.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1714031      1.24%     88.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          997740      0.72%     89.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         1037688      0.75%     90.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        13423497      9.72%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    138037875                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.166737                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.911533                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       101334796                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      4321037                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         27842314                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        48387                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       4491333                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      4048262                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          224                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     155030149                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1302                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       4491333                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       102152221                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1074531                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      2081226                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         27055684                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1182872                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     153332911                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           21                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        227942                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       509491                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    216852842                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    714054134                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    714054134                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    171704564                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        45148273                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        33813                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        16907                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          4242641                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     14582946                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7208936                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        81969                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1608315                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         150459134                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        33813                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        139772311                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       156407                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     26406971                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     58121623                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved            1                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    138037875                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.012565                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.559392                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     79488887     57.58%     57.58% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     24103079     17.46%     75.05% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12664167      9.17%     84.22% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7321566      5.30%     89.52% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      8104912      5.87%     95.40% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      3012360      2.18%     97.58% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      2667824      1.93%     99.51% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       512832      0.37%     99.88% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       162248      0.12%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    138037875                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         559479     68.55%     68.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     68.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     68.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     68.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     68.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     68.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     68.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     68.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     68.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     68.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     68.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     68.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     68.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     68.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     68.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     68.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     68.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     68.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     68.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     68.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     68.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     68.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     68.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     68.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     68.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     68.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     68.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     68.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     68.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        118794     14.56%     83.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       137871     16.89%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    117708222     84.21%     84.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1978008      1.42%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16906      0.01%     85.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     12897431      9.23%     94.87% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7171744      5.13%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     139772311                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.995160                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             816144                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.005839                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    418555048                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    176900124                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    136709603                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     140588455                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       269119                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      3389511                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           18                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          206                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       117894                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       4491333                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         690934                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       108223                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    150492947                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        61354                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     14582946                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7208936                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        16907                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         93832                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          206                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1117402                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1120694                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2238096                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    137468060                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     12388193                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2304251                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            19559610                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19564075                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7171417                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.978754                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             136835269                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            136709603                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         79799798                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        224131401                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.973354                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.356040                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    123129416                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     27363977                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        33812                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2025077                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    133546542                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.921996                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.693041                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     82897554     62.07%     62.07% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     23468683     17.57%     79.65% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     11655245      8.73%     88.37% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      3955294      2.96%     91.34% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      4885384      3.66%     94.99% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1705293      1.28%     96.27% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1209433      0.91%     97.18% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       997486      0.75%     97.92% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      2772170      2.08%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    133546542                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     123129416                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18284477                       # Number of memory references committed
system.switch_cpus0.commit.loads             11193435                       # Number of loads committed
system.switch_cpus0.commit.membars              16906                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17772285                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110930287                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2539564                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      2772170                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           281267765                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          305478311                       # The number of ROB writes
system.switch_cpus0.timesIdled                  41851                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                2414252                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            123129416                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      1.404521                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                1.404521                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.711986                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.711986                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       618966816                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      191367073                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      144371244                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         33812                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               140452127                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        21566152                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     17777746                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1922769                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      8833957                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         8276768                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2263040                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        84965                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    105049511                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             118443042                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           21566152                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     10539808                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             24756001                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        5684841                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       3693154                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         12185989                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1591780                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    137228680                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     1.059841                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.480072                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       112472679     81.96%     81.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1285073      0.94%     82.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         1822666      1.33%     84.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         2391104      1.74%     85.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         2679945      1.95%     87.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1995763      1.45%     89.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1161528      0.85%     90.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         1690297      1.23%     91.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        11729625      8.55%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    137228680                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.153548                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.843298                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       103889790                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      5239058                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         24313220                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        56834                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       3729777                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3445166                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          240                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     142929367                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1299                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       3729777                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       104606529                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1058638                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      2887892                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         23655996                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      1289842                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     141988288                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents         1161                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        260255                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       532931                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents         1032                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    197989326                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    663327384                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    663327384                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    161827911                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        36161414                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        37443                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        21645                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          3872213                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     13493747                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      7010580                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       116118                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1581970                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         138032716                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        37402                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        129177668                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        25324                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     19856446                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     46854023                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         5806                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    137228680                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.941331                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.503022                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     82528127     60.14%     60.14% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     22060035     16.08%     76.21% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     12205984      8.89%     85.11% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      7854156      5.72%     90.83% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7215679      5.26%     96.09% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      2888496      2.10%     98.20% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      1735790      1.26%     99.46% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       500043      0.36%     99.82% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       240370      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    137228680                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          61813     22.64%     22.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     22.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     22.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     22.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     22.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     22.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     22.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     22.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     22.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     22.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     22.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     22.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     22.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     22.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     22.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     22.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     22.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     22.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     22.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     22.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     22.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     22.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     22.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     22.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     22.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     22.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     22.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     22.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     22.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         91482     33.51%     56.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       119722     43.85%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    108452374     83.96%     83.96% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1971969      1.53%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        15797      0.01%     85.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     11779296      9.12%     94.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      6958232      5.39%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     129177668                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.919727                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             273017                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.002113                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    395882356                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    157926888                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    126726227                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     129450685                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       317137                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      2814780                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          120                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          324                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       165685                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked          153                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       3729777                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         801074                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       105936                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    138070118                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts      1273533                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     13493747                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      7010580                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        21604                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         80664                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          324                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1129451                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1087057                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2216508                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    127445176                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     11619498                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      1732491                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            18576434                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        17858316                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           6956936                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.907392                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             126726492                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            126726227                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         74231904                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        201644721                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.902273                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.368132                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     94774959                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    116482155                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     21596018                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        31596                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1954181                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    133498903                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.872533                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.679934                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     86249970     64.61%     64.61% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     22733700     17.03%     81.64% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      8912915      6.68%     88.31% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4588091      3.44%     91.75% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      4024590      3.01%     94.76% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1922592      1.44%     96.20% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1652435      1.24%     97.44% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       784458      0.59%     98.03% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2630152      1.97%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    133498903                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     94774959                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     116482155                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              17523862                       # Number of memory references committed
system.switch_cpus1.commit.loads             10678967                       # Number of loads committed
system.switch_cpus1.commit.membars              15798                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          16706034                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        104993045                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2376706                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2630152                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           268946924                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          279886172                       # The number of ROB writes
system.switch_cpus1.timesIdled                  44467                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                3223447                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           94774959                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            116482155                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     94774959                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      1.481954                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                1.481954                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.674785                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.674785                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       574269013                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      175825266                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      133887841                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         31596                       # number of misc regfile writes
system.l20.replacements                          8314                       # number of replacements
system.l20.tagsinuse                             4096                       # Cycle average of tags in use
system.l20.total_refs                          291610                       # Total number of references to valid blocks.
system.l20.sampled_refs                         12410                       # Sample count of references to valid blocks.
system.l20.avg_refs                         23.497985                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks           84.451418                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     4.510096                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  2505.347157                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          1501.691329                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.020618                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.001101                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.611657                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.366624                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        30548                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  30548                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks            9772                       # number of Writeback hits
system.l20.Writeback_hits::total                 9772                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        30548                       # number of demand (read+write) hits
system.l20.demand_hits::total                   30548                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        30548                       # number of overall hits
system.l20.overall_hits::total                  30548                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           14                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         8297                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 8311                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           14                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         8297                       # number of demand (read+write) misses
system.l20.demand_misses::total                  8311                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           14                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         8297                       # number of overall misses
system.l20.overall_misses::total                 8311                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      2931154                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   1935818598                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     1938749752                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      2931154                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   1935818598                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      1938749752                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      2931154                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   1935818598                       # number of overall miss cycles
system.l20.overall_miss_latency::total     1938749752                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           14                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        38845                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              38859                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks         9772                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total             9772                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           14                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        38845                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               38859                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           14                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        38845                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              38859                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.213592                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.213876                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.213592                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.213876                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.213592                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.213876                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 209368.142857                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 233315.487285                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 233275.147636                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 209368.142857                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 233315.487285                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 233275.147636                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 209368.142857                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 233315.487285                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 233275.147636                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                4428                       # number of writebacks
system.l20.writebacks::total                     4428                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         8297                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            8311                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         8297                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             8311                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         8297                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            8311                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      2091998                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   1438192204                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   1440284202                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      2091998                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   1438192204                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   1440284202                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      2091998                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   1438192204                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   1440284202                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.213592                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.213876                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.213592                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.213876                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.213592                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.213876                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 149428.428571                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 173338.821743                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 173298.544339                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 149428.428571                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 173338.821743                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 173298.544339                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 149428.428571                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 173338.821743                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 173298.544339                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                         12130                       # number of replacements
system.l21.tagsinuse                      4095.985886                       # Cycle average of tags in use
system.l21.total_refs                          387868                       # Total number of references to valid blocks.
system.l21.sampled_refs                         16226                       # Sample count of references to valid blocks.
system.l21.avg_refs                         23.904105                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks           87.755873                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst     3.487455                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  2723.859867                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          1280.882691                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.021425                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000851                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.665005                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.312716                       # Average percentage of cache occupancy
system.l21.occ_percent::total                0.999997                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        37574                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  37574                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           22199                       # number of Writeback hits
system.l21.Writeback_hits::total                22199                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        37574                       # number of demand (read+write) hits
system.l21.demand_hits::total                   37574                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        37574                       # number of overall hits
system.l21.overall_hits::total                  37574                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           14                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data        12111                       # number of ReadReq misses
system.l21.ReadReq_misses::total                12125                       # number of ReadReq misses
system.l21.ReadExReq_misses::switch_cpus1.data            3                       # number of ReadExReq misses
system.l21.ReadExReq_misses::total                  3                       # number of ReadExReq misses
system.l21.demand_misses::switch_cpus1.inst           14                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data        12114                       # number of demand (read+write) misses
system.l21.demand_misses::total                 12128                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           14                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data        12114                       # number of overall misses
system.l21.overall_misses::total                12128                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      3231443                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   3312069279                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     3315300722                       # number of ReadReq miss cycles
system.l21.ReadExReq_miss_latency::switch_cpus1.data       810935                       # number of ReadExReq miss cycles
system.l21.ReadExReq_miss_latency::total       810935                       # number of ReadExReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      3231443                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   3312880214                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      3316111657                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      3231443                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   3312880214                       # number of overall miss cycles
system.l21.overall_miss_latency::total     3316111657                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           14                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        49685                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              49699                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        22199                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            22199                       # number of Writeback accesses(hits+misses)
system.l21.ReadExReq_accesses::switch_cpus1.data            3                       # number of ReadExReq accesses(hits+misses)
system.l21.ReadExReq_accesses::total                3                       # number of ReadExReq accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           14                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        49688                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               49702                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           14                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        49688                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              49702                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.243756                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.243969                       # miss rate for ReadReq accesses
system.l21.ReadExReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadExReq accesses
system.l21.ReadExReq_miss_rate::total               1                       # miss rate for ReadExReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.243801                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.244014                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.243801                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.244014                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 230817.357143                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 273476.119148                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 273426.863670                       # average ReadReq miss latency
system.l21.ReadExReq_avg_miss_latency::switch_cpus1.data 270311.666667                       # average ReadExReq miss latency
system.l21.ReadExReq_avg_miss_latency::total 270311.666667                       # average ReadExReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 230817.357143                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 273475.335480                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 273426.093090                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 230817.357143                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 273475.335480                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 273426.093090                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                7743                       # number of writebacks
system.l21.writebacks::total                     7743                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data        12111                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total           12125                       # number of ReadReq MSHR misses
system.l21.ReadExReq_mshr_misses::switch_cpus1.data            3                       # number of ReadExReq MSHR misses
system.l21.ReadExReq_mshr_misses::total             3                       # number of ReadExReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data        12114                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total            12128                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data        12114                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total           12128                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      2391696                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   2584326793                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   2586718489                       # number of ReadReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::switch_cpus1.data       631240                       # number of ReadExReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::total       631240                       # number of ReadExReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      2391696                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   2584958033                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   2587349729                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      2391696                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   2584958033                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   2587349729                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.243756                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.243969                       # mshr miss rate for ReadReq accesses
system.l21.ReadExReq_mshr_miss_rate::switch_cpus1.data            1                       # mshr miss rate for ReadExReq accesses
system.l21.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.243801                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.244014                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.243801                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.244014                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 170835.428571                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 213386.738750                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 213337.607340                       # average ReadReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data 210413.333333                       # average ReadExReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::total 210413.333333                       # average ReadExReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 170835.428571                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 213386.002394                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 213336.883987                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 170835.428571                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 213386.002394                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 213336.883987                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               462.996530                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1011966061                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2185671.838013                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    13.996530                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          449                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.022430                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.719551                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.741982                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     11958412                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       11958412                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     11958412                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        11958412                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     11958412                       # number of overall hits
system.cpu0.icache.overall_hits::total       11958412                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           16                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           16                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           16                       # number of overall misses
system.cpu0.icache.overall_misses::total           16                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      3567300                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      3567300                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      3567300                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      3567300                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      3567300                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      3567300                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     11958428                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     11958428                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     11958428                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     11958428                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     11958428                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     11958428                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 222956.250000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 222956.250000                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 222956.250000                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 222956.250000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 222956.250000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 222956.250000                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            2                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            2                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            2                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      3047354                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      3047354                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      3047354                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      3047354                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      3047354                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      3047354                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 217668.142857                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 217668.142857                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 217668.142857                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 217668.142857                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 217668.142857                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 217668.142857                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 38845                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               168060102                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 39101                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4298.102401                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   231.608905                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    24.391095                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.904722                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.095278                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      9318225                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        9318225                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7057777                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7057777                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        16907                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        16907                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16906                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16906                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     16376002                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        16376002                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     16376002                       # number of overall hits
system.cpu0.dcache.overall_hits::total       16376002                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       117653                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       117653                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       117653                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        117653                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       117653                       # number of overall misses
system.cpu0.dcache.overall_misses::total       117653                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  14612330548                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  14612330548                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  14612330548                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  14612330548                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  14612330548                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  14612330548                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      9435878                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      9435878                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7057777                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7057777                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        16907                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        16907                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16906                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16906                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     16493655                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     16493655                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     16493655                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     16493655                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.012469                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.012469                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.007133                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.007133                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.007133                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.007133                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 124198.537632                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 124198.537632                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 124198.537632                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 124198.537632                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 124198.537632                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 124198.537632                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         9772                       # number of writebacks
system.cpu0.dcache.writebacks::total             9772                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        78808                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        78808                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        78808                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        78808                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        78808                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        78808                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        38845                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        38845                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        38845                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        38845                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        38845                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        38845                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   3991141982                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   3991141982                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   3991141982                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   3991141982                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   3991141982                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   3991141982                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.004117                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.004117                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002355                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002355                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002355                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002355                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 102745.320685                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 102745.320685                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 102745.320685                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 102745.320685                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 102745.320685                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 102745.320685                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               496.996425                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1012451359                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   497                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2037125.470825                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    13.996425                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          483                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.022430                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.774038                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.796469                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     12185972                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12185972                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     12185972                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12185972                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     12185972                       # number of overall hits
system.cpu1.icache.overall_hits::total       12185972                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           17                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           17                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           17                       # number of overall misses
system.cpu1.icache.overall_misses::total           17                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      4164778                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      4164778                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      4164778                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      4164778                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      4164778                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      4164778                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     12185989                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12185989                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     12185989                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12185989                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     12185989                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12185989                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 244986.941176                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 244986.941176                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 244986.941176                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 244986.941176                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 244986.941176                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 244986.941176                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            3                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            3                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      3347643                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      3347643                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      3347643                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      3347643                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      3347643                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      3347643                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 239117.357143                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 239117.357143                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 239117.357143                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 239117.357143                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 239117.357143                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 239117.357143                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 49688                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               171504361                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 49944                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               3433.933225                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   233.276408                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    22.723592                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.911236                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.088764                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      8649489                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        8649489                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      6809483                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       6809483                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        16702                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        16702                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        15798                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        15798                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     15458972                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        15458972                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     15458972                       # number of overall hits
system.cpu1.dcache.overall_hits::total       15458972                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       144598                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       144598                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data         2856                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         2856                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       147454                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        147454                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       147454                       # number of overall misses
system.cpu1.dcache.overall_misses::total       147454                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  20555857924                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  20555857924                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data    649177699                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    649177699                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  21205035623                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  21205035623                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  21205035623                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  21205035623                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      8794087                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      8794087                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      6812339                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      6812339                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        16702                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        16702                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        15798                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        15798                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     15606426                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     15606426                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     15606426                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     15606426                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.016443                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.016443                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000419                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000419                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.009448                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.009448                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.009448                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.009448                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 142158.660037                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 142158.660037                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 227303.115896                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 227303.115896                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 143807.801911                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 143807.801911                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 143807.801911                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 143807.801911                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets      2215055                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets             13                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets 170388.846154                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        22199                       # number of writebacks
system.cpu1.dcache.writebacks::total            22199                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        94913                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        94913                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data         2853                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total         2853                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        97766                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        97766                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        97766                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        97766                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        49685                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        49685                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data            3                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        49688                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        49688                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        49688                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        49688                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   5874360187                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   5874360187                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data       835835                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total       835835                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   5875196022                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   5875196022                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   5875196022                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   5875196022                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.005650                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.005650                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.003184                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.003184                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.003184                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.003184                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 118232.065754                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 118232.065754                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 278611.666667                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 278611.666667                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 118241.748953                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 118241.748953                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 118241.748953                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 118241.748953                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
