// Seed: 958814987
module module_0 (
    output supply1 id_0,
    input wor id_1,
    input supply1 id_2,
    input wand id_3,
    input wor id_4#(1, {1, -1, 1, 1, -1, 1 & 1, -1 == 1, 1, 1} || 1),
    input wor id_5,
    output tri0 id_6,
    output wor id_7,
    input tri0 id_8,
    input wire id_9
);
  parameter id_11 = 1;
  wire id_12 = id_12;
  assign module_1._id_2 = 0;
endmodule
module module_1 #(
    parameter id_2 = 32'd97
) (
    output tri id_0,
    input uwire id_1,
    input tri0 _id_2,
    input wand id_3,
    input tri0 id_4,
    input wand id_5,
    input wor id_6,
    output supply1 id_7,
    input tri id_8,
    output supply1 id_9,
    output supply0 id_10,
    input wor id_11,
    input wire id_12,
    input supply0 id_13,
    output wor id_14,
    input tri0 id_15,
    input wire id_16,
    output wor id_17
);
  assign id_10 = -1;
  assign id_17 = !id_13;
  reg id_19;
  ;
  always @(posedge 1'h0 or -1'b0, posedge id_4 or posedge id_8) id_19 = id_15;
  wire [-1  >  -1 'd0 : id_2] id_20;
  module_0 modCall_1 (
      id_0,
      id_13,
      id_6,
      id_5,
      id_1,
      id_3,
      id_17,
      id_9,
      id_15,
      id_3
  );
endmodule
