/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [22:0] _00_;
  reg [4:0] _01_;
  wire [6:0] celloutsig_0_10z;
  wire [12:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [13:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [2:0] celloutsig_0_17z;
  wire [6:0] celloutsig_0_18z;
  wire [7:0] celloutsig_0_19z;
  wire [2:0] celloutsig_0_1z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_33z;
  wire [3:0] celloutsig_0_34z;
  wire celloutsig_0_35z;
  wire celloutsig_0_3z;
  wire [14:0] celloutsig_0_4z;
  wire [2:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [7:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [4:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [30:0] celloutsig_1_11z;
  wire [7:0] celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire [41:0] celloutsig_1_16z;
  wire [19:0] celloutsig_1_18z;
  wire [22:0] celloutsig_1_19z;
  wire [7:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [2:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_26z = celloutsig_0_1z[0] ? celloutsig_0_7z[7] : celloutsig_0_5z[0];
  assign celloutsig_0_28z = celloutsig_0_8z ? celloutsig_0_15z : celloutsig_0_12z;
  assign celloutsig_1_4z = !(celloutsig_1_1z[3] ? celloutsig_1_2z : in_data[131]);
  assign celloutsig_0_24z = ~((celloutsig_0_17z[0] | celloutsig_0_17z[2]) & (celloutsig_0_14z | celloutsig_0_12z));
  assign celloutsig_0_2z = in_data[17] ^ celloutsig_0_1z[1];
  always_ff @(posedge celloutsig_1_18z[0], negedge clkin_data[32])
    if (!clkin_data[32]) _01_ <= 5'h00;
    else _01_ <= in_data[25:21];
  always_ff @(posedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _00_ <= 23'h000000;
    else _00_ <= { celloutsig_1_1z[7:2], celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_1z };
  assign celloutsig_1_11z = { in_data[162:133], celloutsig_1_10z } & { _00_[21:0], celloutsig_1_8z, celloutsig_1_1z };
  assign celloutsig_1_12z = { celloutsig_1_7z[2:1], celloutsig_1_8z, celloutsig_1_7z, celloutsig_1_8z, celloutsig_1_8z } & celloutsig_1_1z;
  assign celloutsig_0_17z = { celloutsig_0_13z[4:3], celloutsig_0_3z } & celloutsig_0_11z[11:9];
  assign celloutsig_1_0z = in_data[135:131] / { 1'h1, in_data[128:125] };
  assign celloutsig_1_1z = in_data[157:150] / { 1'h1, in_data[127:121] };
  assign celloutsig_1_7z = { celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_6z } / { 1'h1, in_data[189], celloutsig_1_4z };
  assign celloutsig_0_12z = { celloutsig_0_1z, celloutsig_0_3z } == { celloutsig_0_4z[12], celloutsig_0_5z };
  assign celloutsig_0_23z = { celloutsig_0_4z[6:4], _01_, celloutsig_0_22z } == in_data[73:65];
  assign celloutsig_0_16z = celloutsig_0_4z[12:8] === { celloutsig_0_10z[4:1], celloutsig_0_3z };
  assign celloutsig_0_33z = { celloutsig_0_7z[1], celloutsig_0_28z, celloutsig_0_15z, celloutsig_0_16z, celloutsig_0_17z, celloutsig_0_4z, celloutsig_0_16z, celloutsig_0_2z, celloutsig_0_23z, celloutsig_0_3z, celloutsig_0_24z } > { celloutsig_0_22z, celloutsig_0_19z, celloutsig_0_7z, celloutsig_0_10z, celloutsig_0_27z, celloutsig_0_2z, celloutsig_0_21z };
  assign celloutsig_0_15z = { celloutsig_0_5z[2], celloutsig_0_14z, celloutsig_0_9z, celloutsig_0_2z } > { in_data[82], celloutsig_0_9z, celloutsig_0_14z, celloutsig_0_9z };
  assign celloutsig_0_22z = { celloutsig_0_18z[5:2], celloutsig_0_16z } > { celloutsig_0_19z[5:2], celloutsig_0_8z };
  assign celloutsig_1_6z = ! { celloutsig_1_0z[3:1], celloutsig_1_2z, celloutsig_1_4z };
  assign celloutsig_1_9z = ! { in_data[173:172], celloutsig_1_8z, celloutsig_1_8z, celloutsig_1_1z };
  assign celloutsig_1_13z = ! { in_data[152:140], celloutsig_1_1z };
  assign celloutsig_1_14z = ! in_data[150:143];
  assign celloutsig_1_15z = { in_data[149:132], celloutsig_1_8z, celloutsig_1_2z } || { in_data[186:182], celloutsig_1_4z, celloutsig_1_9z, celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_1_2z = { celloutsig_1_0z[2:0], celloutsig_1_1z } < { in_data[118], celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_10z = _00_[15:7] < { celloutsig_1_2z, celloutsig_1_1z };
  assign celloutsig_0_9z = in_data[50:46] < { _01_[4], celloutsig_0_8z, celloutsig_0_1z };
  assign celloutsig_0_27z = { celloutsig_0_4z[3:1], celloutsig_0_10z, celloutsig_0_8z } < { celloutsig_0_5z[2:1], celloutsig_0_14z, celloutsig_0_1z, celloutsig_0_22z, celloutsig_0_9z, celloutsig_0_2z, celloutsig_0_26z, celloutsig_0_8z };
  assign celloutsig_1_19z = { in_data[135:121], celloutsig_1_12z } % { 1'h1, celloutsig_1_16z[27:18], celloutsig_1_6z, celloutsig_1_15z, celloutsig_1_10z, celloutsig_1_0z, celloutsig_1_8z, celloutsig_1_5z, celloutsig_1_10z, celloutsig_1_4z };
  assign celloutsig_0_7z = - in_data[79:72];
  assign celloutsig_0_35z = { celloutsig_0_7z[7:2], celloutsig_0_8z } !== { _01_[0], celloutsig_0_15z, celloutsig_0_28z, celloutsig_0_16z, celloutsig_0_28z, celloutsig_0_23z, celloutsig_0_22z };
  assign celloutsig_0_6z = { in_data[89:71], _01_ } !== { in_data[25:15], celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_5z, _01_, celloutsig_0_5z };
  assign celloutsig_0_29z = { celloutsig_0_18z[3:1], celloutsig_0_15z } !== { celloutsig_0_7z[0], celloutsig_0_5z };
  assign celloutsig_0_34z = celloutsig_0_13z[9:6] | { celloutsig_0_33z, celloutsig_0_25z, celloutsig_0_27z, celloutsig_0_29z };
  assign celloutsig_1_18z = { in_data[172:162], celloutsig_1_9z, celloutsig_1_13z, celloutsig_1_10z, celloutsig_1_14z, celloutsig_1_0z } | { celloutsig_1_16z[12], celloutsig_1_8z, celloutsig_1_12z, celloutsig_1_1z, celloutsig_1_8z, celloutsig_1_9z };
  assign celloutsig_0_10z = { celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_1z } | { _01_[3:1], celloutsig_0_1z, celloutsig_0_3z };
  assign celloutsig_0_3z = ~^ in_data[95:73];
  assign celloutsig_1_5z = ~^ { celloutsig_1_0z[2:0], celloutsig_1_4z };
  assign celloutsig_0_21z = ~^ celloutsig_0_13z[9:5];
  assign celloutsig_1_16z = { celloutsig_1_11z[15:1], celloutsig_1_9z, celloutsig_1_6z, celloutsig_1_6z, celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_7z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_15z, celloutsig_1_13z, celloutsig_1_10z, celloutsig_1_15z, celloutsig_1_13z, celloutsig_1_14z } >> { _00_[20:2], _00_ };
  assign celloutsig_0_5z = celloutsig_0_1z >> _01_[4:2];
  assign celloutsig_0_13z = in_data[19:6] >> { celloutsig_0_4z[3:1], celloutsig_0_12z, celloutsig_0_2z, celloutsig_0_7z, celloutsig_0_2z };
  assign celloutsig_0_4z = { in_data[8:1], celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_1z } <<< { in_data[38:26], celloutsig_0_2z, celloutsig_0_2z };
  assign celloutsig_0_19z = { celloutsig_0_18z, celloutsig_0_2z } <<< { celloutsig_0_13z[2:1], _01_, celloutsig_0_6z };
  assign celloutsig_0_1z = in_data[47:45] >>> _01_[3:1];
  assign celloutsig_0_18z = { celloutsig_0_13z[13:8], celloutsig_0_8z } - celloutsig_0_4z[12:6];
  assign celloutsig_0_11z = { celloutsig_0_4z[11], celloutsig_0_7z, celloutsig_0_2z, celloutsig_0_5z } ~^ { in_data[68:59], celloutsig_0_1z };
  assign celloutsig_0_8z = ~((celloutsig_0_4z[10] & celloutsig_0_3z) | celloutsig_0_4z[1]);
  assign celloutsig_0_25z = ~((celloutsig_0_12z & celloutsig_0_7z[1]) | celloutsig_0_8z);
  assign celloutsig_1_8z = ~((celloutsig_1_5z & celloutsig_1_4z) | (celloutsig_1_7z[0] & _00_[20]));
  assign celloutsig_0_14z = ~((celloutsig_0_9z & celloutsig_0_7z[1]) | (celloutsig_0_9z & celloutsig_0_5z[1]));
  assign { out_data[147:128], out_data[118:96], out_data[35:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_34z, celloutsig_0_35z };
endmodule
