// Seed: 4011760559
module module_0 (
    input  wand id_0,
    input  tri1 id_1,
    output tri1 id_2,
    input  tri0 id_3,
    input  tri0 id_4,
    output wand id_5
);
  logic id_7;
endmodule
module module_1 (
    input tri id_0,
    input uwire id_1,
    output uwire id_2,
    output uwire id_3,
    input wor id_4,
    output supply0 id_5,
    output wor id_6,
    output tri id_7,
    input supply1 id_8,
    output wire id_9,
    output wire id_10,
    input tri1 id_11,
    input supply1 id_12,
    output tri1 id_13,
    input tri id_14,
    output wand id_15,
    input supply0 id_16,
    input uwire id_17,
    output uwire id_18,
    input tri id_19,
    input wand id_20,
    output wire id_21,
    output wor id_22
);
  supply0 id_24 = id_12 && id_1;
  wire id_25 = id_17;
  module_0 modCall_1 (
      id_20,
      id_1,
      id_3,
      id_19,
      id_0,
      id_18
  );
  assign modCall_1.id_2 = 0;
  logic id_26 = 1;
endmodule
