

================================================================
== Vivado HLS Report for 'create_codeword'
================================================================
* Date:           Wed Aug  4 18:02:12 2021

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        huffman_encoding_core_build
* Solution:       solution
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 7.950 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+-----------+-----+------+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval  | Pipeline|
    |   min   |   max   |    min   |    max    | min |  max |   Type  |
    +---------+---------+----------+-----------+-----+------+---------+
    |      822|     1078| 8.220 us | 10.780 us |  822|  1078|   none  |
    +---------+---------+----------+-----------+-----+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- first_codewords   |       52|       52|         2|          -|          -|    26|    no    |
        |- assign_codewords  |      768|     1024|   3 ~ 4  |          -|          -|   256|    no    |
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 4 
3 --> 2 
4 --> 5 
5 --> 6 7 
6 --> 7 
7 --> 4 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.32>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%first_codeword_V = alloca [27 x i27], align 4" [./hls-src/huffman_create_codeword.cpp:9]   --->   Operation 8 'alloca' 'first_codeword_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%first_codeword_V_add = getelementptr [27 x i27]* %first_codeword_V, i64 0, i64 0" [./hls-src/huffman_create_codeword.cpp:12]   --->   Operation 9 'getelementptr' 'first_codeword_V_add' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (2.32ns)   --->   "store i27 0, i27* %first_codeword_V_add, align 16" [./hls-src/huffman_create_codeword.cpp:12]   --->   Operation 10 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 11 [1/1] (1.76ns)   --->   "br label %1" [./hls-src/huffman_create_codeword.cpp:14]   --->   Operation 11 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 5.03>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%i_0 = phi i5 [ 1, %0 ], [ %i, %_ZlsILi33ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit ]"   --->   Operation 12 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (1.36ns)   --->   "%icmp_ln14 = icmp eq i5 %i_0, -5" [./hls-src/huffman_create_codeword.cpp:14]   --->   Operation 13 'icmp' 'icmp_ln14' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 26, i64 26, i64 26)"   --->   Operation 14 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "br i1 %icmp_ln14, label %.preheader.preheader, label %_ZlsILi33ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit" [./hls-src/huffman_create_codeword.cpp:14]   --->   Operation 15 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (1.78ns)   --->   "%add_ln15 = add i5 -1, %i_0" [./hls-src/huffman_create_codeword.cpp:15]   --->   Operation 16 'add' 'add_ln15' <Predicate = (!icmp_ln14)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln15_1 = zext i5 %add_ln15 to i64" [./hls-src/huffman_create_codeword.cpp:15]   --->   Operation 17 'zext' 'zext_ln15_1' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%first_codeword_V_add_1 = getelementptr [27 x i27]* %first_codeword_V, i64 0, i64 %zext_ln15_1" [./hls-src/huffman_create_codeword.cpp:15]   --->   Operation 18 'getelementptr' 'first_codeword_V_add_1' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 19 [2/2] (2.32ns)   --->   "%first_codeword_V_loa = load i27* %first_codeword_V_add_1, align 4" [./hls-src/huffman_create_codeword.cpp:15]   --->   Operation 19 'load' 'first_codeword_V_loa' <Predicate = (!icmp_ln14)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%codeword_length_hist = getelementptr [64 x i32]* %codeword_length_histogram_V, i64 0, i64 %zext_ln15_1" [./hls-src/huffman_create_codeword.cpp:15]   --->   Operation 20 'getelementptr' 'codeword_length_hist' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 21 [2/2] (3.25ns)   --->   "%codeword_length_hist_1 = load i32* %codeword_length_hist, align 4" [./hls-src/huffman_create_codeword.cpp:15]   --->   Operation 21 'load' 'codeword_length_hist_1' <Predicate = (!icmp_ln14)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 22 [1/1] (1.76ns)   --->   "br label %.preheader" [./hls-src/huffman_create_codeword.cpp:21]   --->   Operation 22 'br' <Predicate = (icmp_ln14)> <Delay = 1.76>

State 3 <SV = 2> <Delay = 7.94>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([16 x i8]* @p_str9) nounwind" [./hls-src/huffman_create_codeword.cpp:14]   --->   Operation 23 'specloopname' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln15 = zext i5 %i_0 to i64" [./hls-src/huffman_create_codeword.cpp:15]   --->   Operation 24 'zext' 'zext_ln15' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/2] (2.32ns)   --->   "%first_codeword_V_loa = load i27* %first_codeword_V_add_1, align 4" [./hls-src/huffman_create_codeword.cpp:15]   --->   Operation 25 'load' 'first_codeword_V_loa' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 26 [1/2] (3.25ns)   --->   "%codeword_length_hist_1 = load i32* %codeword_length_hist, align 4" [./hls-src/huffman_create_codeword.cpp:15]   --->   Operation 26 'load' 'codeword_length_hist_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%trunc_ln1503 = trunc i32 %codeword_length_hist_1 to i26" [./hls-src/huffman_create_codeword.cpp:15]   --->   Operation 27 'trunc' 'trunc_ln1503' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%trunc_ln1503_1 = trunc i27 %first_codeword_V_loa to i26" [./hls-src/huffman_create_codeword.cpp:15]   --->   Operation 28 'trunc' 'trunc_ln1503_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (2.37ns)   --->   "%add_ln1503 = add i26 %trunc_ln1503, %trunc_ln1503_1" [./hls-src/huffman_create_codeword.cpp:15]   --->   Operation 29 'add' 'add_ln1503' <Predicate = true> <Delay = 2.37> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%shl_ln = call i27 @_ssdm_op_BitConcatenate.i27.i26.i1(i26 %add_ln1503, i1 false)" [./hls-src/huffman_create_codeword.cpp:15]   --->   Operation 30 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%first_codeword_V_add_2 = getelementptr [27 x i27]* %first_codeword_V, i64 0, i64 %zext_ln15" [./hls-src/huffman_create_codeword.cpp:15]   --->   Operation 31 'getelementptr' 'first_codeword_V_add_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (2.32ns)   --->   "store i27 %shl_ln, i27* %first_codeword_V_add_2, align 4" [./hls-src/huffman_create_codeword.cpp:15]   --->   Operation 32 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 33 [1/1] (1.78ns)   --->   "%i = add i5 1, %i_0" [./hls-src/huffman_create_codeword.cpp:14]   --->   Operation 33 'add' 'i' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "br label %1" [./hls-src/huffman_create_codeword.cpp:14]   --->   Operation 34 'br' <Predicate = true> <Delay = 0.00>

State 4 <SV = 2> <Delay = 3.25>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%i1_0 = phi i9 [ %i_6, %4 ], [ 0, %.preheader.preheader ]"   --->   Operation 35 'phi' 'i1_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (1.66ns)   --->   "%icmp_ln21 = icmp eq i9 %i1_0, -256" [./hls-src/huffman_create_codeword.cpp:21]   --->   Operation 36 'icmp' 'icmp_ln21' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 256)"   --->   Operation 37 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (1.82ns)   --->   "%i_6 = add i9 %i1_0, 1" [./hls-src/huffman_create_codeword.cpp:21]   --->   Operation 38 'add' 'i_6' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "br i1 %icmp_ln21, label %5, label %2" [./hls-src/huffman_create_codeword.cpp:21]   --->   Operation 39 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln22 = zext i9 %i1_0 to i64" [./hls-src/huffman_create_codeword.cpp:22]   --->   Operation 40 'zext' 'zext_ln22' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%symbol_bits_V_addr = getelementptr [256 x i5]* %symbol_bits_V, i64 0, i64 %zext_ln22" [./hls-src/huffman_create_codeword.cpp:22]   --->   Operation 41 'getelementptr' 'symbol_bits_V_addr' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_4 : Operation 42 [2/2] (3.25ns)   --->   "%length_V = load i5* %symbol_bits_V_addr, align 1" [./hls-src/huffman_create_codeword.cpp:22]   --->   Operation 42 'load' 'length_V' <Predicate = (!icmp_ln21)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "ret void" [./hls-src/huffman_create_codeword.cpp:37]   --->   Operation 43 'ret' <Predicate = (icmp_ln21)> <Delay = 0.00>

State 5 <SV = 3> <Delay = 5.57>
ST_5 : Operation 44 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([17 x i8]* @p_str210) nounwind" [./hls-src/huffman_create_codeword.cpp:21]   --->   Operation 44 'specloopname' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 45 [1/2] (3.25ns)   --->   "%length_V = load i5* %symbol_bits_V_addr, align 1" [./hls-src/huffman_create_codeword.cpp:22]   --->   Operation 45 'load' 'length_V' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_5 : Operation 46 [1/1] (1.36ns)   --->   "%icmp_ln883 = icmp eq i5 %length_V, 0" [./hls-src/huffman_create_codeword.cpp:25]   --->   Operation 46 'icmp' 'icmp_ln883' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 47 [1/1] (0.00ns)   --->   "br i1 %icmp_ln883, label %3, label %_ifconv" [./hls-src/huffman_create_codeword.cpp:25]   --->   Operation 47 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln544 = zext i5 %length_V to i64" [./hls-src/huffman_create_codeword.cpp:27]   --->   Operation 48 'zext' 'zext_ln544' <Predicate = (!icmp_ln883)> <Delay = 0.00>
ST_5 : Operation 49 [1/1] (0.00ns)   --->   "%first_codeword_V_add_3 = getelementptr [27 x i27]* %first_codeword_V, i64 0, i64 %zext_ln544" [./hls-src/huffman_create_codeword.cpp:27]   --->   Operation 49 'getelementptr' 'first_codeword_V_add_3' <Predicate = (!icmp_ln883)> <Delay = 0.00>
ST_5 : Operation 50 [2/2] (2.32ns)   --->   "%out_reversed_V_1 = load i27* %first_codeword_V_add_3, align 4" [./hls-src/huffman_create_codeword.cpp:27]   --->   Operation 50 'load' 'out_reversed_V_1' <Predicate = (!icmp_ln883)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_5 : Operation 51 [1/1] (0.00ns)   --->   "%encoding_V_addr = getelementptr [256 x i32]* %encoding_V, i64 0, i64 %zext_ln22" [./hls-src/huffman_create_codeword.cpp:34]   --->   Operation 51 'getelementptr' 'encoding_V_addr' <Predicate = (icmp_ln883)> <Delay = 0.00>
ST_5 : Operation 52 [1/1] (3.25ns)   --->   "store i32 0, i32* %encoding_V_addr, align 4" [./hls-src/huffman_create_codeword.cpp:34]   --->   Operation 52 'store' <Predicate = (icmp_ln883)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "br label %4"   --->   Operation 53 'br' <Predicate = (icmp_ln883)> <Delay = 0.00>

State 6 <SV = 4> <Delay = 7.93>
ST_6 : Operation 54 [1/2] (2.32ns)   --->   "%out_reversed_V_1 = load i27* %first_codeword_V_add_3, align 4" [./hls-src/huffman_create_codeword.cpp:27]   --->   Operation 54 'load' 'out_reversed_V_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_6 : Operation 55 [1/1] (0.00ns)   --->   "%p_Result_s = call i27 @llvm.part.select.i27(i27 %out_reversed_V_1, i32 26, i32 0) nounwind" [./hls-src/huffman_create_codeword.cpp:28]   --->   Operation 55 'partselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln215 = zext i5 %length_V to i6" [./hls-src/huffman_create_codeword.cpp:29]   --->   Operation 56 'zext' 'zext_ln215' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 57 [1/1] (1.82ns)   --->   "%ret_V = sub i6 27, %zext_ln215" [./hls-src/huffman_create_codeword.cpp:29]   --->   Operation 57 'sub' 'ret_V' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node select_ln796)   --->   "%p_Result_1 = call i1 @_ssdm_op_BitSelect.i1.i6.i32(i6 %ret_V, i32 5)" [./hls-src/huffman_create_codeword.cpp:29]   --->   Operation 58 'bitselect' 'p_Result_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node select_ln796)   --->   "%sext_ln790 = sext i6 %ret_V to i27" [./hls-src/huffman_create_codeword.cpp:29]   --->   Operation 59 'sext' 'sext_ln790' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node select_ln796)   --->   "%zext_ln790 = zext i27 %p_Result_s to i32" [./hls-src/huffman_create_codeword.cpp:29]   --->   Operation 60 'zext' 'zext_ln790' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 61 [1/1] (1.82ns)   --->   "%sub_ln556 = sub i6 0, %ret_V" [./hls-src/huffman_create_codeword.cpp:29]   --->   Operation 61 'sub' 'sub_ln556' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node select_ln796)   --->   "%sext_ln556 = sext i6 %sub_ln556 to i32" [./hls-src/huffman_create_codeword.cpp:29]   --->   Operation 62 'sext' 'sext_ln556' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node select_ln796)   --->   "%shl_ln790 = shl i32 %zext_ln790, %sext_ln556" [./hls-src/huffman_create_codeword.cpp:29]   --->   Operation 63 'shl' 'shl_ln790' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.28> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node select_ln796)   --->   "%lshr_ln808 = lshr i27 %p_Result_s, %sext_ln790" [./hls-src/huffman_create_codeword.cpp:29]   --->   Operation 64 'lshr' 'lshr_ln808' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.28> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node select_ln796)   --->   "%trunc_ln1353 = trunc i32 %shl_ln790 to i22" [./hls-src/huffman_create_codeword.cpp:31]   --->   Operation 65 'trunc' 'trunc_ln1353' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node select_ln796)   --->   "%trunc_ln1353_1 = trunc i27 %lshr_ln808 to i22" [./hls-src/huffman_create_codeword.cpp:31]   --->   Operation 66 'trunc' 'trunc_ln1353_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 67 [1/1] (4.28ns) (out node of the LUT)   --->   "%select_ln796 = select i1 %p_Result_1, i22 %trunc_ln1353, i22 %trunc_ln1353_1" [./hls-src/huffman_create_codeword.cpp:29]   --->   Operation 67 'select' 'select_ln796' <Predicate = true> <Delay = 4.28> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 68 [1/1] (2.40ns)   --->   "%add_ln700 = add i27 1, %out_reversed_V_1" [./hls-src/huffman_create_codeword.cpp:32]   --->   Operation 68 'add' 'add_ln700' <Predicate = true> <Delay = 2.40> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 69 [1/1] (2.32ns)   --->   "store i27 %add_ln700, i27* %first_codeword_V_add_3, align 4" [./hls-src/huffman_create_codeword.cpp:32]   --->   Operation 69 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 7 <SV = 5> <Delay = 3.25>
ST_7 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_3 = call i27 @_ssdm_op_BitConcatenate.i27.i22.i5(i22 %select_ln796, i5 %length_V)" [./hls-src/huffman_create_codeword.cpp:31]   --->   Operation 70 'bitconcatenate' 'tmp_3' <Predicate = (!icmp_ln883)> <Delay = 0.00>
ST_7 : Operation 71 [1/1] (0.00ns)   --->   "%zext_ln209 = zext i27 %tmp_3 to i32" [./hls-src/huffman_create_codeword.cpp:31]   --->   Operation 71 'zext' 'zext_ln209' <Predicate = (!icmp_ln883)> <Delay = 0.00>
ST_7 : Operation 72 [1/1] (0.00ns)   --->   "%encoding_V_addr_1 = getelementptr [256 x i32]* %encoding_V, i64 0, i64 %zext_ln22" [./hls-src/huffman_create_codeword.cpp:31]   --->   Operation 72 'getelementptr' 'encoding_V_addr_1' <Predicate = (!icmp_ln883)> <Delay = 0.00>
ST_7 : Operation 73 [1/1] (3.25ns)   --->   "store i32 %zext_ln209, i32* %encoding_V_addr_1, align 4" [./hls-src/huffman_create_codeword.cpp:31]   --->   Operation 73 'store' <Predicate = (!icmp_ln883)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_7 : Operation 74 [1/1] (0.00ns)   --->   "br label %4" [./hls-src/huffman_create_codeword.cpp:33]   --->   Operation 74 'br' <Predicate = (!icmp_ln883)> <Delay = 0.00>
ST_7 : Operation 75 [1/1] (0.00ns)   --->   "br label %.preheader" [./hls-src/huffman_create_codeword.cpp:21]   --->   Operation 75 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 2.32ns
The critical path consists of the following:
	'alloca' operation ('first_codeword.V', ./hls-src/huffman_create_codeword.cpp:9) [4]  (0 ns)
	'getelementptr' operation ('first_codeword_V_add', ./hls-src/huffman_create_codeword.cpp:12) [5]  (0 ns)
	'store' operation ('store_ln12', ./hls-src/huffman_create_codeword.cpp:12) of constant 0 on array 'first_codeword.V', ./hls-src/huffman_create_codeword.cpp:9 [6]  (2.32 ns)

 <State 2>: 5.03ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', ./hls-src/huffman_create_codeword.cpp:14) [9]  (0 ns)
	'add' operation ('add_ln15', ./hls-src/huffman_create_codeword.cpp:15) [16]  (1.78 ns)
	'getelementptr' operation ('codeword_length_hist', ./hls-src/huffman_create_codeword.cpp:15) [20]  (0 ns)
	'load' operation ('codeword_length_hist_1', ./hls-src/huffman_create_codeword.cpp:15) on array 'codeword_length_histogram_V' [21]  (3.25 ns)

 <State 3>: 7.95ns
The critical path consists of the following:
	'load' operation ('codeword_length_hist_1', ./hls-src/huffman_create_codeword.cpp:15) on array 'codeword_length_histogram_V' [21]  (3.25 ns)
	'add' operation ('add_ln1503', ./hls-src/huffman_create_codeword.cpp:15) [24]  (2.37 ns)
	'store' operation ('store_ln15', ./hls-src/huffman_create_codeword.cpp:15) of variable 'shl_ln', ./hls-src/huffman_create_codeword.cpp:15 on array 'first_codeword.V', ./hls-src/huffman_create_codeword.cpp:9 [27]  (2.32 ns)

 <State 4>: 3.25ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', ./hls-src/huffman_create_codeword.cpp:21) [33]  (0 ns)
	'getelementptr' operation ('symbol_bits_V_addr', ./hls-src/huffman_create_codeword.cpp:22) [41]  (0 ns)
	'load' operation ('length.V', ./hls-src/huffman_create_codeword.cpp:22) on array 'symbol_bits_V' [42]  (3.25 ns)

 <State 5>: 5.58ns
The critical path consists of the following:
	'load' operation ('length.V', ./hls-src/huffman_create_codeword.cpp:22) on array 'symbol_bits_V' [42]  (3.25 ns)
	'getelementptr' operation ('first_codeword_V_add_3', ./hls-src/huffman_create_codeword.cpp:27) [47]  (0 ns)
	'load' operation ('out_reversed.V', ./hls-src/huffman_create_codeword.cpp:27) on array 'first_codeword.V', ./hls-src/huffman_create_codeword.cpp:9 [48]  (2.32 ns)

 <State 6>: 7.94ns
The critical path consists of the following:
	'sub' operation ('ret.V', ./hls-src/huffman_create_codeword.cpp:29) [51]  (1.83 ns)
	'sub' operation ('sub_ln556', ./hls-src/huffman_create_codeword.cpp:29) [55]  (1.83 ns)
	'shl' operation ('shl_ln790', ./hls-src/huffman_create_codeword.cpp:29) [57]  (0 ns)
	'select' operation ('select_ln796', ./hls-src/huffman_create_codeword.cpp:29) [61]  (4.29 ns)

 <State 7>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln31', ./hls-src/huffman_create_codeword.cpp:31) of variable 'zext_ln209', ./hls-src/huffman_create_codeword.cpp:31 on array 'encoding_V' [65]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
