// Seed: 3566061473
module module_0;
  assign id_1 = id_1;
  id_2(
      .id_0(1), .id_1(id_1)
  );
  wire id_3;
  wire id_4;
  supply0 id_5 = 1'd0;
endmodule
module module_1 (
    input tri1 id_0,
    input supply0 id_1,
    input wand id_2,
    output tri1 id_3,
    input wire id_4,
    input supply0 id_5,
    output uwire id_6,
    input supply0 id_7,
    input wor id_8,
    input uwire id_9,
    output tri0 id_10,
    output wor id_11,
    input wand id_12,
    output tri0 id_13,
    input supply1 id_14,
    input supply1 id_15,
    input supply1 id_16,
    input uwire id_17,
    input uwire id_18,
    input uwire id_19,
    input wor id_20,
    input uwire id_21,
    input supply0 id_22
);
  uwire id_24 = id_15;
  and primCall (
      id_10,
      id_12,
      id_14,
      id_15,
      id_16,
      id_17,
      id_18,
      id_19,
      id_2,
      id_20,
      id_21,
      id_22,
      id_24,
      id_4,
      id_5,
      id_7,
      id_8,
      id_9
  );
  module_0 modCall_1 ();
  assign modCall_1.id_5 = 0;
endmodule
