{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Full Version " "Info: Version 7.2 Build 151 09/26/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 30 13:00:56 2009 " "Info: Processing started: Mon Mar 30 13:00:56 2009" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off uart_if -c uart_if --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off uart_if -c uart_if --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "MCLK " "Info: Assuming node \"MCLK\" is an undefined clock" {  } { { "uart_if_rom.bdf" "" { Schematic "E:/code/EP2C20_NEW/S7_UART/physical/uart_if_rom.bdf" { { 488 -520 -352 504 "MCLK" "" } } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "MCLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "6 " "Warning: Found 6 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "uart_if:inst5\|uart:U1\|rcvr:u1\|U1_u1_clkdiv\[3\] " "Info: Detected ripple clock \"uart_if:inst5\|uart:U1\|rcvr:u1\|U1_u1_clkdiv\[3\]\" as buffer" {  } { { "../sythesis/uart_if.vqm" "" { Text "E:/code/EP2C20_NEW/S7_UART/sythesis/uart_if.vqm" 40 25 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "uart_if:inst5\|uart:U1\|rcvr:u1\|U1_u1_clkdiv\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "uart_if:inst5\|cnt\[3\] " "Info: Detected ripple clock \"uart_if:inst5\|cnt\[3\]\" as buffer" {  } { { "../sythesis/uart_if.vqm" "" { Text "E:/code/EP2C20_NEW/S7_UART/sythesis/uart_if.vqm" 1384 16 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "uart_if:inst5\|cnt\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "uart_if:inst5\|wrn_i_1 " "Info: Detected ripple clock \"uart_if:inst5\|wrn_i_1\" as buffer" {  } { { "../sythesis/uart_if.vqm" "" { Text "E:/code/EP2C20_NEW/S7_UART/sythesis/uart_if.vqm" 1396 15 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "uart_if:inst5\|wrn_i_1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "filter:inst3\|cnt\[15\] " "Info: Detected ripple clock \"filter:inst3\|cnt\[15\]\" as buffer" {  } { { "../Src/filter.v" "" { Text "E:/code/EP2C20_NEW/S7_UART/Src/filter.v" 9 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "filter:inst3\|cnt\[15\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "div:inst4\|acc\[12\] " "Info: Detected ripple clock \"div:inst4\|acc\[12\]\" as buffer" {  } { { "../src/div1_8m.v" "" { Text "E:/code/EP2C20_NEW/S7_UART/src/div1_8m.v" 7 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "div:inst4\|acc\[12\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "uart_if:inst5\|uart:U1\|txmit:u2\|U1_u2_clkdiv\[3\] " "Info: Detected ripple clock \"uart_if:inst5\|uart:U1\|txmit:u2\|U1_u2_clkdiv\[3\]\" as buffer" {  } { { "../sythesis/uart_if.vqm" "" { Text "E:/code/EP2C20_NEW/S7_UART/sythesis/uart_if.vqm" 624 25 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "uart_if:inst5\|uart:U1\|txmit:u2\|U1_u2_clkdiv\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "MCLK register uart_if:inst5\|uart:U1\|txmit:u2\|tbr\[2\] register uart_if:inst5\|uart:U1\|txmit:u2\|tsr\[2\] 88.95 MHz 11.242 ns Internal " "Info: Clock \"MCLK\" has Internal fmax of 88.95 MHz between source register \"uart_if:inst5\|uart:U1\|txmit:u2\|tbr\[2\]\" and destination register \"uart_if:inst5\|uart:U1\|txmit:u2\|tsr\[2\]\" (period= 11.242 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.752 ns + Longest register register " "Info: + Longest register to register delay is 0.752 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns uart_if:inst5\|uart:U1\|txmit:u2\|tbr\[2\] 1 REG LCFF_X43_Y14_N19 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X43_Y14_N19; Fanout = 1; REG Node = 'uart_if:inst5\|uart:U1\|txmit:u2\|tbr\[2\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { uart_if:inst5|uart:U1|txmit:u2|tbr[2] } "NODE_NAME" } } { "../sythesis/uart_if.vqm" "" { Text "E:/code/EP2C20_NEW/S7_UART/sythesis/uart_if.vqm" 625 16 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.438 ns) + CELL(0.206 ns) 0.644 ns uart_if:inst5\|uart:U1\|txmit:u2\|tsr_2_~COMBOUT 2 COMB LCCOMB_X43_Y14_N4 1 " "Info: 2: + IC(0.438 ns) + CELL(0.206 ns) = 0.644 ns; Loc. = LCCOMB_X43_Y14_N4; Fanout = 1; COMB Node = 'uart_if:inst5\|uart:U1\|txmit:u2\|tsr_2_~COMBOUT'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.644 ns" { uart_if:inst5|uart:U1|txmit:u2|tbr[2] uart_if:inst5|uart:U1|txmit:u2|tsr_2_~COMBOUT } "NODE_NAME" } } { "../sythesis/uart_if.vqm" "" { Text "E:/code/EP2C20_NEW/S7_UART/sythesis/uart_if.vqm" 940 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 0.752 ns uart_if:inst5\|uart:U1\|txmit:u2\|tsr\[2\] 3 REG LCFF_X43_Y14_N5 1 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.752 ns; Loc. = LCFF_X43_Y14_N5; Fanout = 1; REG Node = 'uart_if:inst5\|uart:U1\|txmit:u2\|tsr\[2\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { uart_if:inst5|uart:U1|txmit:u2|tsr_2_~COMBOUT uart_if:inst5|uart:U1|txmit:u2|tsr[2] } "NODE_NAME" } } { "../sythesis/uart_if.vqm" "" { Text "E:/code/EP2C20_NEW/S7_UART/sythesis/uart_if.vqm" 627 16 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.314 ns ( 41.76 % ) " "Info: Total cell delay = 0.314 ns ( 41.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.438 ns ( 58.24 % ) " "Info: Total interconnect delay = 0.438 ns ( 58.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.752 ns" { uart_if:inst5|uart:U1|txmit:u2|tbr[2] uart_if:inst5|uart:U1|txmit:u2|tsr_2_~COMBOUT uart_if:inst5|uart:U1|txmit:u2|tsr[2] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "0.752 ns" { uart_if:inst5|uart:U1|txmit:u2|tbr[2] {} uart_if:inst5|uart:U1|txmit:u2|tsr_2_~COMBOUT {} uart_if:inst5|uart:U1|txmit:u2|tsr[2] {} } { 0.000ns 0.438ns 0.000ns } { 0.000ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-4.605 ns - Smallest " "Info: - Smallest clock skew is -4.605 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "MCLK destination 8.263 ns + Shortest register " "Info: + Shortest clock path from clock \"MCLK\" to destination register is 8.263 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.080 ns) 1.080 ns MCLK 1 CLK PIN_W12 2 " "Info: 1: + IC(0.000 ns) + CELL(1.080 ns) = 1.080 ns; Loc. = PIN_W12; Fanout = 2; CLK Node = 'MCLK'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { MCLK } "NODE_NAME" } } { "uart_if_rom.bdf" "" { Schematic "E:/code/EP2C20_NEW/S7_UART/physical/uart_if_rom.bdf" { { 488 -520 -352 504 "MCLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.140 ns) + CELL(0.970 ns) 4.190 ns div:inst4\|acc\[12\] 2 REG LCFF_X48_Y14_N31 5 " "Info: 2: + IC(2.140 ns) + CELL(0.970 ns) = 4.190 ns; Loc. = LCFF_X48_Y14_N31; Fanout = 5; REG Node = 'div:inst4\|acc\[12\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.110 ns" { MCLK div:inst4|acc[12] } "NODE_NAME" } } { "../src/div1_8m.v" "" { Text "E:/code/EP2C20_NEW/S7_UART/src/div1_8m.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.606 ns) + CELL(0.970 ns) 5.766 ns uart_if:inst5\|uart:U1\|txmit:u2\|U1_u2_clkdiv\[3\] 3 REG LCFF_X49_Y14_N15 2 " "Info: 3: + IC(0.606 ns) + CELL(0.970 ns) = 5.766 ns; Loc. = LCFF_X49_Y14_N15; Fanout = 2; REG Node = 'uart_if:inst5\|uart:U1\|txmit:u2\|U1_u2_clkdiv\[3\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.576 ns" { div:inst4|acc[12] uart_if:inst5|uart:U1|txmit:u2|U1_u2_clkdiv[3] } "NODE_NAME" } } { "../sythesis/uart_if.vqm" "" { Text "E:/code/EP2C20_NEW/S7_UART/sythesis/uart_if.vqm" 624 25 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.756 ns) + CELL(0.000 ns) 6.522 ns uart_if:inst5\|uart:U1\|txmit:u2\|U1_u2_clkdiv\[3\]~clkctrl 4 COMB CLKCTRL_G7 15 " "Info: 4: + IC(0.756 ns) + CELL(0.000 ns) = 6.522 ns; Loc. = CLKCTRL_G7; Fanout = 15; COMB Node = 'uart_if:inst5\|uart:U1\|txmit:u2\|U1_u2_clkdiv\[3\]~clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.756 ns" { uart_if:inst5|uart:U1|txmit:u2|U1_u2_clkdiv[3] uart_if:inst5|uart:U1|txmit:u2|U1_u2_clkdiv[3]~clkctrl } "NODE_NAME" } } { "../sythesis/uart_if.vqm" "" { Text "E:/code/EP2C20_NEW/S7_UART/sythesis/uart_if.vqm" 624 25 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.075 ns) + CELL(0.666 ns) 8.263 ns uart_if:inst5\|uart:U1\|txmit:u2\|tsr\[2\] 5 REG LCFF_X43_Y14_N5 1 " "Info: 5: + IC(1.075 ns) + CELL(0.666 ns) = 8.263 ns; Loc. = LCFF_X43_Y14_N5; Fanout = 1; REG Node = 'uart_if:inst5\|uart:U1\|txmit:u2\|tsr\[2\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.741 ns" { uart_if:inst5|uart:U1|txmit:u2|U1_u2_clkdiv[3]~clkctrl uart_if:inst5|uart:U1|txmit:u2|tsr[2] } "NODE_NAME" } } { "../sythesis/uart_if.vqm" "" { Text "E:/code/EP2C20_NEW/S7_UART/sythesis/uart_if.vqm" 627 16 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.686 ns ( 44.61 % ) " "Info: Total cell delay = 3.686 ns ( 44.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.577 ns ( 55.39 % ) " "Info: Total interconnect delay = 4.577 ns ( 55.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "8.263 ns" { MCLK div:inst4|acc[12] uart_if:inst5|uart:U1|txmit:u2|U1_u2_clkdiv[3] uart_if:inst5|uart:U1|txmit:u2|U1_u2_clkdiv[3]~clkctrl uart_if:inst5|uart:U1|txmit:u2|tsr[2] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "8.263 ns" { MCLK {} MCLK~combout {} div:inst4|acc[12] {} uart_if:inst5|uart:U1|txmit:u2|U1_u2_clkdiv[3] {} uart_if:inst5|uart:U1|txmit:u2|U1_u2_clkdiv[3]~clkctrl {} uart_if:inst5|uart:U1|txmit:u2|tsr[2] {} } { 0.000ns 0.000ns 2.140ns 0.606ns 0.756ns 1.075ns } { 0.000ns 1.080ns 0.970ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "MCLK source 12.868 ns - Longest register " "Info: - Longest clock path from clock \"MCLK\" to source register is 12.868 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.080 ns) 1.080 ns MCLK 1 CLK PIN_W12 2 " "Info: 1: + IC(0.000 ns) + CELL(1.080 ns) = 1.080 ns; Loc. = PIN_W12; Fanout = 2; CLK Node = 'MCLK'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { MCLK } "NODE_NAME" } } { "uart_if_rom.bdf" "" { Schematic "E:/code/EP2C20_NEW/S7_UART/physical/uart_if_rom.bdf" { { 488 -520 -352 504 "MCLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.140 ns) + CELL(0.970 ns) 4.190 ns div:inst4\|acc\[12\] 2 REG LCFF_X48_Y14_N31 5 " "Info: 2: + IC(2.140 ns) + CELL(0.970 ns) = 4.190 ns; Loc. = LCFF_X48_Y14_N31; Fanout = 5; REG Node = 'div:inst4\|acc\[12\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.110 ns" { MCLK div:inst4|acc[12] } "NODE_NAME" } } { "../src/div1_8m.v" "" { Text "E:/code/EP2C20_NEW/S7_UART/src/div1_8m.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.606 ns) + CELL(0.970 ns) 5.766 ns uart_if:inst5\|cnt\[3\] 3 REG LCFF_X49_Y14_N31 3 " "Info: 3: + IC(0.606 ns) + CELL(0.970 ns) = 5.766 ns; Loc. = LCFF_X49_Y14_N31; Fanout = 3; REG Node = 'uart_if:inst5\|cnt\[3\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.576 ns" { div:inst4|acc[12] uart_if:inst5|cnt[3] } "NODE_NAME" } } { "../sythesis/uart_if.vqm" "" { Text "E:/code/EP2C20_NEW/S7_UART/sythesis/uart_if.vqm" 1384 16 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.406 ns) + CELL(0.970 ns) 8.142 ns uart_if:inst5\|wrn_i_1 4 REG LCFF_X42_Y14_N13 2 " "Info: 4: + IC(1.406 ns) + CELL(0.970 ns) = 8.142 ns; Loc. = LCFF_X42_Y14_N13; Fanout = 2; REG Node = 'uart_if:inst5\|wrn_i_1'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.376 ns" { uart_if:inst5|cnt[3] uart_if:inst5|wrn_i_1 } "NODE_NAME" } } { "../sythesis/uart_if.vqm" "" { Text "E:/code/EP2C20_NEW/S7_UART/sythesis/uart_if.vqm" 1396 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.972 ns) + CELL(0.000 ns) 11.114 ns uart_if:inst5\|wrn_i_1~clkctrl 5 COMB CLKCTRL_G0 8 " "Info: 5: + IC(2.972 ns) + CELL(0.000 ns) = 11.114 ns; Loc. = CLKCTRL_G0; Fanout = 8; COMB Node = 'uart_if:inst5\|wrn_i_1~clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.972 ns" { uart_if:inst5|wrn_i_1 uart_if:inst5|wrn_i_1~clkctrl } "NODE_NAME" } } { "../sythesis/uart_if.vqm" "" { Text "E:/code/EP2C20_NEW/S7_UART/sythesis/uart_if.vqm" 1396 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.088 ns) + CELL(0.666 ns) 12.868 ns uart_if:inst5\|uart:U1\|txmit:u2\|tbr\[2\] 6 REG LCFF_X43_Y14_N19 1 " "Info: 6: + IC(1.088 ns) + CELL(0.666 ns) = 12.868 ns; Loc. = LCFF_X43_Y14_N19; Fanout = 1; REG Node = 'uart_if:inst5\|uart:U1\|txmit:u2\|tbr\[2\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.754 ns" { uart_if:inst5|wrn_i_1~clkctrl uart_if:inst5|uart:U1|txmit:u2|tbr[2] } "NODE_NAME" } } { "../sythesis/uart_if.vqm" "" { Text "E:/code/EP2C20_NEW/S7_UART/sythesis/uart_if.vqm" 625 16 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.656 ns ( 36.18 % ) " "Info: Total cell delay = 4.656 ns ( 36.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.212 ns ( 63.82 % ) " "Info: Total interconnect delay = 8.212 ns ( 63.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "12.868 ns" { MCLK div:inst4|acc[12] uart_if:inst5|cnt[3] uart_if:inst5|wrn_i_1 uart_if:inst5|wrn_i_1~clkctrl uart_if:inst5|uart:U1|txmit:u2|tbr[2] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "12.868 ns" { MCLK {} MCLK~combout {} div:inst4|acc[12] {} uart_if:inst5|cnt[3] {} uart_if:inst5|wrn_i_1 {} uart_if:inst5|wrn_i_1~clkctrl {} uart_if:inst5|uart:U1|txmit:u2|tbr[2] {} } { 0.000ns 0.000ns 2.140ns 0.606ns 1.406ns 2.972ns 1.088ns } { 0.000ns 1.080ns 0.970ns 0.970ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "8.263 ns" { MCLK div:inst4|acc[12] uart_if:inst5|uart:U1|txmit:u2|U1_u2_clkdiv[3] uart_if:inst5|uart:U1|txmit:u2|U1_u2_clkdiv[3]~clkctrl uart_if:inst5|uart:U1|txmit:u2|tsr[2] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "8.263 ns" { MCLK {} MCLK~combout {} div:inst4|acc[12] {} uart_if:inst5|uart:U1|txmit:u2|U1_u2_clkdiv[3] {} uart_if:inst5|uart:U1|txmit:u2|U1_u2_clkdiv[3]~clkctrl {} uart_if:inst5|uart:U1|txmit:u2|tsr[2] {} } { 0.000ns 0.000ns 2.140ns 0.606ns 0.756ns 1.075ns } { 0.000ns 1.080ns 0.970ns 0.970ns 0.000ns 0.666ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "12.868 ns" { MCLK div:inst4|acc[12] uart_if:inst5|cnt[3] uart_if:inst5|wrn_i_1 uart_if:inst5|wrn_i_1~clkctrl uart_if:inst5|uart:U1|txmit:u2|tbr[2] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "12.868 ns" { MCLK {} MCLK~combout {} div:inst4|acc[12] {} uart_if:inst5|cnt[3] {} uart_if:inst5|wrn_i_1 {} uart_if:inst5|wrn_i_1~clkctrl {} uart_if:inst5|uart:U1|txmit:u2|tbr[2] {} } { 0.000ns 0.000ns 2.140ns 0.606ns 1.406ns 2.972ns 1.088ns } { 0.000ns 1.080ns 0.970ns 0.970ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "../sythesis/uart_if.vqm" "" { Text "E:/code/EP2C20_NEW/S7_UART/sythesis/uart_if.vqm" 625 16 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "../sythesis/uart_if.vqm" "" { Text "E:/code/EP2C20_NEW/S7_UART/sythesis/uart_if.vqm" 627 16 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "../sythesis/uart_if.vqm" "" { Text "E:/code/EP2C20_NEW/S7_UART/sythesis/uart_if.vqm" 625 16 0 } } { "../sythesis/uart_if.vqm" "" { Text "E:/code/EP2C20_NEW/S7_UART/sythesis/uart_if.vqm" 627 16 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.752 ns" { uart_if:inst5|uart:U1|txmit:u2|tbr[2] uart_if:inst5|uart:U1|txmit:u2|tsr_2_~COMBOUT uart_if:inst5|uart:U1|txmit:u2|tsr[2] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "0.752 ns" { uart_if:inst5|uart:U1|txmit:u2|tbr[2] {} uart_if:inst5|uart:U1|txmit:u2|tsr_2_~COMBOUT {} uart_if:inst5|uart:U1|txmit:u2|tsr[2] {} } { 0.000ns 0.438ns 0.000ns } { 0.000ns 0.206ns 0.108ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "8.263 ns" { MCLK div:inst4|acc[12] uart_if:inst5|uart:U1|txmit:u2|U1_u2_clkdiv[3] uart_if:inst5|uart:U1|txmit:u2|U1_u2_clkdiv[3]~clkctrl uart_if:inst5|uart:U1|txmit:u2|tsr[2] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "8.263 ns" { MCLK {} MCLK~combout {} div:inst4|acc[12] {} uart_if:inst5|uart:U1|txmit:u2|U1_u2_clkdiv[3] {} uart_if:inst5|uart:U1|txmit:u2|U1_u2_clkdiv[3]~clkctrl {} uart_if:inst5|uart:U1|txmit:u2|tsr[2] {} } { 0.000ns 0.000ns 2.140ns 0.606ns 0.756ns 1.075ns } { 0.000ns 1.080ns 0.970ns 0.970ns 0.000ns 0.666ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "12.868 ns" { MCLK div:inst4|acc[12] uart_if:inst5|cnt[3] uart_if:inst5|wrn_i_1 uart_if:inst5|wrn_i_1~clkctrl uart_if:inst5|uart:U1|txmit:u2|tbr[2] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "12.868 ns" { MCLK {} MCLK~combout {} div:inst4|acc[12] {} uart_if:inst5|cnt[3] {} uart_if:inst5|wrn_i_1 {} uart_if:inst5|wrn_i_1~clkctrl {} uart_if:inst5|uart:U1|txmit:u2|tbr[2] {} } { 0.000ns 0.000ns 2.140ns 0.606ns 1.406ns 2.972ns 1.088ns } { 0.000ns 1.080ns 0.970ns 0.970ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "MCLK 16 " "Warning: Circuit may not operate. Detected 16 non-operational path(s) clocked by clock \"MCLK\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "uart_rom:inst1\|altsyncram:altsyncram_component\|altsyncram_eh31:auto_generated\|q_a\[2\] uart_if:inst5\|din\[2\] MCLK 3.806 ns " "Info: Found hold time violation between source  pin or register \"uart_rom:inst1\|altsyncram:altsyncram_component\|altsyncram_eh31:auto_generated\|q_a\[2\]\" and destination pin or register \"uart_if:inst5\|din\[2\]\" for clock \"MCLK\" (Hold time is 3.806 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "5.131 ns + Largest " "Info: + Largest clock skew is 5.131 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "MCLK destination 8.269 ns + Longest register " "Info: + Longest clock path from clock \"MCLK\" to destination register is 8.269 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.080 ns) 1.080 ns MCLK 1 CLK PIN_W12 2 " "Info: 1: + IC(0.000 ns) + CELL(1.080 ns) = 1.080 ns; Loc. = PIN_W12; Fanout = 2; CLK Node = 'MCLK'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { MCLK } "NODE_NAME" } } { "uart_if_rom.bdf" "" { Schematic "E:/code/EP2C20_NEW/S7_UART/physical/uart_if_rom.bdf" { { 488 -520 -352 504 "MCLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.140 ns) + CELL(0.970 ns) 4.190 ns div:inst4\|acc\[12\] 2 REG LCFF_X48_Y14_N31 5 " "Info: 2: + IC(2.140 ns) + CELL(0.970 ns) = 4.190 ns; Loc. = LCFF_X48_Y14_N31; Fanout = 5; REG Node = 'div:inst4\|acc\[12\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.110 ns" { MCLK div:inst4|acc[12] } "NODE_NAME" } } { "../src/div1_8m.v" "" { Text "E:/code/EP2C20_NEW/S7_UART/src/div1_8m.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.606 ns) + CELL(0.970 ns) 5.766 ns uart_if:inst5\|cnt\[3\] 3 REG LCFF_X49_Y14_N31 3 " "Info: 3: + IC(0.606 ns) + CELL(0.970 ns) = 5.766 ns; Loc. = LCFF_X49_Y14_N31; Fanout = 3; REG Node = 'uart_if:inst5\|cnt\[3\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.576 ns" { div:inst4|acc[12] uart_if:inst5|cnt[3] } "NODE_NAME" } } { "../sythesis/uart_if.vqm" "" { Text "E:/code/EP2C20_NEW/S7_UART/sythesis/uart_if.vqm" 1384 16 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.764 ns) + CELL(0.000 ns) 6.530 ns uart_if:inst5\|cnt\[3\]~clkctrl 4 COMB CLKCTRL_G5 28 " "Info: 4: + IC(0.764 ns) + CELL(0.000 ns) = 6.530 ns; Loc. = CLKCTRL_G5; Fanout = 28; COMB Node = 'uart_if:inst5\|cnt\[3\]~clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.764 ns" { uart_if:inst5|cnt[3] uart_if:inst5|cnt[3]~clkctrl } "NODE_NAME" } } { "../sythesis/uart_if.vqm" "" { Text "E:/code/EP2C20_NEW/S7_UART/sythesis/uart_if.vqm" 1384 16 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.073 ns) + CELL(0.666 ns) 8.269 ns uart_if:inst5\|din\[2\] 5 REG LCFF_X42_Y14_N11 1 " "Info: 5: + IC(1.073 ns) + CELL(0.666 ns) = 8.269 ns; Loc. = LCFF_X42_Y14_N11; Fanout = 1; REG Node = 'uart_if:inst5\|din\[2\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.739 ns" { uart_if:inst5|cnt[3]~clkctrl uart_if:inst5|din[2] } "NODE_NAME" } } { "../sythesis/uart_if.vqm" "" { Text "E:/code/EP2C20_NEW/S7_UART/sythesis/uart_if.vqm" 1389 16 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.686 ns ( 44.58 % ) " "Info: Total cell delay = 3.686 ns ( 44.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.583 ns ( 55.42 % ) " "Info: Total interconnect delay = 4.583 ns ( 55.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "8.269 ns" { MCLK div:inst4|acc[12] uart_if:inst5|cnt[3] uart_if:inst5|cnt[3]~clkctrl uart_if:inst5|din[2] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "8.269 ns" { MCLK {} MCLK~combout {} div:inst4|acc[12] {} uart_if:inst5|cnt[3] {} uart_if:inst5|cnt[3]~clkctrl {} uart_if:inst5|din[2] {} } { 0.000ns 0.000ns 2.140ns 0.606ns 0.764ns 1.073ns } { 0.000ns 1.080ns 0.970ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "MCLK source 3.138 ns - Shortest memory " "Info: - Shortest clock path from clock \"MCLK\" to source memory is 3.138 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.080 ns) 1.080 ns MCLK 1 CLK PIN_W12 2 " "Info: 1: + IC(0.000 ns) + CELL(1.080 ns) = 1.080 ns; Loc. = PIN_W12; Fanout = 2; CLK Node = 'MCLK'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { MCLK } "NODE_NAME" } } { "uart_if_rom.bdf" "" { Schematic "E:/code/EP2C20_NEW/S7_UART/physical/uart_if_rom.bdf" { { 488 -520 -352 504 "MCLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.251 ns) + CELL(0.000 ns) 1.331 ns MCLK~clkctrl 2 COMB CLKCTRL_G14 27 " "Info: 2: + IC(0.251 ns) + CELL(0.000 ns) = 1.331 ns; Loc. = CLKCTRL_G14; Fanout = 27; COMB Node = 'MCLK~clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.251 ns" { MCLK MCLK~clkctrl } "NODE_NAME" } } { "uart_if_rom.bdf" "" { Schematic "E:/code/EP2C20_NEW/S7_UART/physical/uart_if_rom.bdf" { { 488 -520 -352 504 "MCLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.992 ns) + CELL(0.815 ns) 3.138 ns uart_rom:inst1\|altsyncram:altsyncram_component\|altsyncram_eh31:auto_generated\|q_a\[2\] 3 MEM M4K_X41_Y14 1 " "Info: 3: + IC(0.992 ns) + CELL(0.815 ns) = 3.138 ns; Loc. = M4K_X41_Y14; Fanout = 1; MEM Node = 'uart_rom:inst1\|altsyncram:altsyncram_component\|altsyncram_eh31:auto_generated\|q_a\[2\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.807 ns" { MCLK~clkctrl uart_rom:inst1|altsyncram:altsyncram_component|altsyncram_eh31:auto_generated|q_a[2] } "NODE_NAME" } } { "db/altsyncram_eh31.tdf" "" { Text "E:/code/EP2C20_NEW/S7_UART/physical/db/altsyncram_eh31.tdf" 31 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.895 ns ( 60.39 % ) " "Info: Total cell delay = 1.895 ns ( 60.39 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.243 ns ( 39.61 % ) " "Info: Total interconnect delay = 1.243 ns ( 39.61 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.138 ns" { MCLK MCLK~clkctrl uart_rom:inst1|altsyncram:altsyncram_component|altsyncram_eh31:auto_generated|q_a[2] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.138 ns" { MCLK {} MCLK~combout {} MCLK~clkctrl {} uart_rom:inst1|altsyncram:altsyncram_component|altsyncram_eh31:auto_generated|q_a[2] {} } { 0.000ns 0.000ns 0.251ns 0.992ns } { 0.000ns 1.080ns 0.000ns 0.815ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "8.269 ns" { MCLK div:inst4|acc[12] uart_if:inst5|cnt[3] uart_if:inst5|cnt[3]~clkctrl uart_if:inst5|din[2] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "8.269 ns" { MCLK {} MCLK~combout {} div:inst4|acc[12] {} uart_if:inst5|cnt[3] {} uart_if:inst5|cnt[3]~clkctrl {} uart_if:inst5|din[2] {} } { 0.000ns 0.000ns 2.140ns 0.606ns 0.764ns 1.073ns } { 0.000ns 1.080ns 0.970ns 0.970ns 0.000ns 0.666ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.138 ns" { MCLK MCLK~clkctrl uart_rom:inst1|altsyncram:altsyncram_component|altsyncram_eh31:auto_generated|q_a[2] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.138 ns" { MCLK {} MCLK~combout {} MCLK~clkctrl {} uart_rom:inst1|altsyncram:altsyncram_component|altsyncram_eh31:auto_generated|q_a[2] {} } { 0.000ns 0.000ns 0.251ns 0.992ns } { 0.000ns 1.080ns 0.000ns 0.815ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.260 ns - " "Info: - Micro clock to output delay of source is 0.260 ns" {  } { { "db/altsyncram_eh31.tdf" "" { Text "E:/code/EP2C20_NEW/S7_UART/physical/db/altsyncram_eh31.tdf" 31 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.371 ns - Shortest memory register " "Info: - Shortest memory to register delay is 1.371 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.109 ns) 0.109 ns uart_rom:inst1\|altsyncram:altsyncram_component\|altsyncram_eh31:auto_generated\|q_a\[2\] 1 MEM M4K_X41_Y14 1 " "Info: 1: + IC(0.000 ns) + CELL(0.109 ns) = 0.109 ns; Loc. = M4K_X41_Y14; Fanout = 1; MEM Node = 'uart_rom:inst1\|altsyncram:altsyncram_component\|altsyncram_eh31:auto_generated\|q_a\[2\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { uart_rom:inst1|altsyncram:altsyncram_component|altsyncram_eh31:auto_generated|q_a[2] } "NODE_NAME" } } { "db/altsyncram_eh31.tdf" "" { Text "E:/code/EP2C20_NEW/S7_UART/physical/db/altsyncram_eh31.tdf" 31 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.948 ns) + CELL(0.206 ns) 1.263 ns uart_if:inst5\|din\[2\]~feeder 2 COMB LCCOMB_X42_Y14_N10 1 " "Info: 2: + IC(0.948 ns) + CELL(0.206 ns) = 1.263 ns; Loc. = LCCOMB_X42_Y14_N10; Fanout = 1; COMB Node = 'uart_if:inst5\|din\[2\]~feeder'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.154 ns" { uart_rom:inst1|altsyncram:altsyncram_component|altsyncram_eh31:auto_generated|q_a[2] uart_if:inst5|din[2]~feeder } "NODE_NAME" } } { "../sythesis/uart_if.vqm" "" { Text "E:/code/EP2C20_NEW/S7_UART/sythesis/uart_if.vqm" 1389 16 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 1.371 ns uart_if:inst5\|din\[2\] 3 REG LCFF_X42_Y14_N11 1 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 1.371 ns; Loc. = LCFF_X42_Y14_N11; Fanout = 1; REG Node = 'uart_if:inst5\|din\[2\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { uart_if:inst5|din[2]~feeder uart_if:inst5|din[2] } "NODE_NAME" } } { "../sythesis/uart_if.vqm" "" { Text "E:/code/EP2C20_NEW/S7_UART/sythesis/uart_if.vqm" 1389 16 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.423 ns ( 30.85 % ) " "Info: Total cell delay = 0.423 ns ( 30.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.948 ns ( 69.15 % ) " "Info: Total interconnect delay = 0.948 ns ( 69.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.371 ns" { uart_rom:inst1|altsyncram:altsyncram_component|altsyncram_eh31:auto_generated|q_a[2] uart_if:inst5|din[2]~feeder uart_if:inst5|din[2] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "1.371 ns" { uart_rom:inst1|altsyncram:altsyncram_component|altsyncram_eh31:auto_generated|q_a[2] {} uart_if:inst5|din[2]~feeder {} uart_if:inst5|din[2] {} } { 0.000ns 0.948ns 0.000ns } { 0.109ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "../sythesis/uart_if.vqm" "" { Text "E:/code/EP2C20_NEW/S7_UART/sythesis/uart_if.vqm" 1389 16 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "8.269 ns" { MCLK div:inst4|acc[12] uart_if:inst5|cnt[3] uart_if:inst5|cnt[3]~clkctrl uart_if:inst5|din[2] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "8.269 ns" { MCLK {} MCLK~combout {} div:inst4|acc[12] {} uart_if:inst5|cnt[3] {} uart_if:inst5|cnt[3]~clkctrl {} uart_if:inst5|din[2] {} } { 0.000ns 0.000ns 2.140ns 0.606ns 0.764ns 1.073ns } { 0.000ns 1.080ns 0.970ns 0.970ns 0.000ns 0.666ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.138 ns" { MCLK MCLK~clkctrl uart_rom:inst1|altsyncram:altsyncram_component|altsyncram_eh31:auto_generated|q_a[2] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.138 ns" { MCLK {} MCLK~combout {} MCLK~clkctrl {} uart_rom:inst1|altsyncram:altsyncram_component|altsyncram_eh31:auto_generated|q_a[2] {} } { 0.000ns 0.000ns 0.251ns 0.992ns } { 0.000ns 1.080ns 0.000ns 0.815ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.371 ns" { uart_rom:inst1|altsyncram:altsyncram_component|altsyncram_eh31:auto_generated|q_a[2] uart_if:inst5|din[2]~feeder uart_if:inst5|din[2] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "1.371 ns" { uart_rom:inst1|altsyncram:altsyncram_component|altsyncram_eh31:auto_generated|q_a[2] {} uart_if:inst5|din[2]~feeder {} uart_if:inst5|din[2] {} } { 0.000ns 0.948ns 0.000ns } { 0.109ns 0.206ns 0.108ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0}
{ "Info" "ITDB_TSU_RESULT" "filter:inst3\|rst_out rst_n MCLK 1.854 ns register " "Info: tsu for register \"filter:inst3\|rst_out\" (data pin = \"rst_n\", clock pin = \"MCLK\") is 1.854 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.035 ns + Longest pin register " "Info: + Longest pin to register delay is 9.035 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.944 ns) 0.944 ns rst_n 1 PIN PIN_AA3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.944 ns) = 0.944 ns; Loc. = PIN_AA3; Fanout = 1; PIN Node = 'rst_n'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { rst_n } "NODE_NAME" } } { "uart_if_rom.bdf" "" { Schematic "E:/code/EP2C20_NEW/S7_UART/physical/uart_if_rom.bdf" { { 0 -352 -184 16 "rst_n" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(7.631 ns) + CELL(0.460 ns) 9.035 ns filter:inst3\|rst_out 2 REG LCFF_X46_Y14_N17 4 " "Info: 2: + IC(7.631 ns) + CELL(0.460 ns) = 9.035 ns; Loc. = LCFF_X46_Y14_N17; Fanout = 4; REG Node = 'filter:inst3\|rst_out'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "8.091 ns" { rst_n filter:inst3|rst_out } "NODE_NAME" } } { "../Src/filter.v" "" { Text "E:/code/EP2C20_NEW/S7_UART/Src/filter.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.404 ns ( 15.54 % ) " "Info: Total cell delay = 1.404 ns ( 15.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.631 ns ( 84.46 % ) " "Info: Total interconnect delay = 7.631 ns ( 84.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "9.035 ns" { rst_n filter:inst3|rst_out } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "9.035 ns" { rst_n {} rst_n~combout {} filter:inst3|rst_out {} } { 0.000ns 0.000ns 7.631ns } { 0.000ns 0.944ns 0.460ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "../Src/filter.v" "" { Text "E:/code/EP2C20_NEW/S7_UART/Src/filter.v" 3 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "MCLK destination 7.141 ns - Shortest register " "Info: - Shortest clock path from clock \"MCLK\" to destination register is 7.141 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.080 ns) 1.080 ns MCLK 1 CLK PIN_W12 2 " "Info: 1: + IC(0.000 ns) + CELL(1.080 ns) = 1.080 ns; Loc. = PIN_W12; Fanout = 2; CLK Node = 'MCLK'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { MCLK } "NODE_NAME" } } { "uart_if_rom.bdf" "" { Schematic "E:/code/EP2C20_NEW/S7_UART/physical/uart_if_rom.bdf" { { 488 -520 -352 504 "MCLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.140 ns) + CELL(0.970 ns) 4.190 ns div:inst4\|acc\[12\] 2 REG LCFF_X48_Y14_N31 5 " "Info: 2: + IC(2.140 ns) + CELL(0.970 ns) = 4.190 ns; Loc. = LCFF_X48_Y14_N31; Fanout = 5; REG Node = 'div:inst4\|acc\[12\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.110 ns" { MCLK div:inst4|acc[12] } "NODE_NAME" } } { "../src/div1_8m.v" "" { Text "E:/code/EP2C20_NEW/S7_UART/src/div1_8m.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.619 ns) + CELL(0.970 ns) 5.779 ns filter:inst3\|cnt\[15\] 3 REG LCFF_X47_Y14_N29 2 " "Info: 3: + IC(0.619 ns) + CELL(0.970 ns) = 5.779 ns; Loc. = LCFF_X47_Y14_N29; Fanout = 2; REG Node = 'filter:inst3\|cnt\[15\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.589 ns" { div:inst4|acc[12] filter:inst3|cnt[15] } "NODE_NAME" } } { "../Src/filter.v" "" { Text "E:/code/EP2C20_NEW/S7_UART/Src/filter.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.696 ns) + CELL(0.666 ns) 7.141 ns filter:inst3\|rst_out 4 REG LCFF_X46_Y14_N17 4 " "Info: 4: + IC(0.696 ns) + CELL(0.666 ns) = 7.141 ns; Loc. = LCFF_X46_Y14_N17; Fanout = 4; REG Node = 'filter:inst3\|rst_out'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.362 ns" { filter:inst3|cnt[15] filter:inst3|rst_out } "NODE_NAME" } } { "../Src/filter.v" "" { Text "E:/code/EP2C20_NEW/S7_UART/Src/filter.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.686 ns ( 51.62 % ) " "Info: Total cell delay = 3.686 ns ( 51.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.455 ns ( 48.38 % ) " "Info: Total interconnect delay = 3.455 ns ( 48.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "7.141 ns" { MCLK div:inst4|acc[12] filter:inst3|cnt[15] filter:inst3|rst_out } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "7.141 ns" { MCLK {} MCLK~combout {} div:inst4|acc[12] {} filter:inst3|cnt[15] {} filter:inst3|rst_out {} } { 0.000ns 0.000ns 2.140ns 0.619ns 0.696ns } { 0.000ns 1.080ns 0.970ns 0.970ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "9.035 ns" { rst_n filter:inst3|rst_out } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "9.035 ns" { rst_n {} rst_n~combout {} filter:inst3|rst_out {} } { 0.000ns 0.000ns 7.631ns } { 0.000ns 0.944ns 0.460ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "7.141 ns" { MCLK div:inst4|acc[12] filter:inst3|cnt[15] filter:inst3|rst_out } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "7.141 ns" { MCLK {} MCLK~combout {} div:inst4|acc[12] {} filter:inst3|cnt[15] {} filter:inst3|rst_out {} } { 0.000ns 0.000ns 2.140ns 0.619ns 0.696ns } { 0.000ns 1.080ns 0.970ns 0.970ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "MCLK txd uart_if:inst5\|uart:U1\|txmit:u2\|sdo_i 14.432 ns register " "Info: tco from clock \"MCLK\" to destination pin \"txd\" through register \"uart_if:inst5\|uart:U1\|txmit:u2\|sdo_i\" is 14.432 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "MCLK source 8.258 ns + Longest register " "Info: + Longest clock path from clock \"MCLK\" to source register is 8.258 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.080 ns) 1.080 ns MCLK 1 CLK PIN_W12 2 " "Info: 1: + IC(0.000 ns) + CELL(1.080 ns) = 1.080 ns; Loc. = PIN_W12; Fanout = 2; CLK Node = 'MCLK'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { MCLK } "NODE_NAME" } } { "uart_if_rom.bdf" "" { Schematic "E:/code/EP2C20_NEW/S7_UART/physical/uart_if_rom.bdf" { { 488 -520 -352 504 "MCLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.140 ns) + CELL(0.970 ns) 4.190 ns div:inst4\|acc\[12\] 2 REG LCFF_X48_Y14_N31 5 " "Info: 2: + IC(2.140 ns) + CELL(0.970 ns) = 4.190 ns; Loc. = LCFF_X48_Y14_N31; Fanout = 5; REG Node = 'div:inst4\|acc\[12\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.110 ns" { MCLK div:inst4|acc[12] } "NODE_NAME" } } { "../src/div1_8m.v" "" { Text "E:/code/EP2C20_NEW/S7_UART/src/div1_8m.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.606 ns) + CELL(0.970 ns) 5.766 ns uart_if:inst5\|uart:U1\|txmit:u2\|U1_u2_clkdiv\[3\] 3 REG LCFF_X49_Y14_N15 2 " "Info: 3: + IC(0.606 ns) + CELL(0.970 ns) = 5.766 ns; Loc. = LCFF_X49_Y14_N15; Fanout = 2; REG Node = 'uart_if:inst5\|uart:U1\|txmit:u2\|U1_u2_clkdiv\[3\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.576 ns" { div:inst4|acc[12] uart_if:inst5|uart:U1|txmit:u2|U1_u2_clkdiv[3] } "NODE_NAME" } } { "../sythesis/uart_if.vqm" "" { Text "E:/code/EP2C20_NEW/S7_UART/sythesis/uart_if.vqm" 624 25 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.756 ns) + CELL(0.000 ns) 6.522 ns uart_if:inst5\|uart:U1\|txmit:u2\|U1_u2_clkdiv\[3\]~clkctrl 4 COMB CLKCTRL_G7 15 " "Info: 4: + IC(0.756 ns) + CELL(0.000 ns) = 6.522 ns; Loc. = CLKCTRL_G7; Fanout = 15; COMB Node = 'uart_if:inst5\|uart:U1\|txmit:u2\|U1_u2_clkdiv\[3\]~clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.756 ns" { uart_if:inst5|uart:U1|txmit:u2|U1_u2_clkdiv[3] uart_if:inst5|uart:U1|txmit:u2|U1_u2_clkdiv[3]~clkctrl } "NODE_NAME" } } { "../sythesis/uart_if.vqm" "" { Text "E:/code/EP2C20_NEW/S7_UART/sythesis/uart_if.vqm" 624 25 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.070 ns) + CELL(0.666 ns) 8.258 ns uart_if:inst5\|uart:U1\|txmit:u2\|sdo_i 5 REG LCFF_X38_Y14_N31 1 " "Info: 5: + IC(1.070 ns) + CELL(0.666 ns) = 8.258 ns; Loc. = LCFF_X38_Y14_N31; Fanout = 1; REG Node = 'uart_if:inst5\|uart:U1\|txmit:u2\|sdo_i'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.736 ns" { uart_if:inst5|uart:U1|txmit:u2|U1_u2_clkdiv[3]~clkctrl uart_if:inst5|uart:U1|txmit:u2|sdo_i } "NODE_NAME" } } { "../sythesis/uart_if.vqm" "" { Text "E:/code/EP2C20_NEW/S7_UART/sythesis/uart_if.vqm" 641 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.686 ns ( 44.64 % ) " "Info: Total cell delay = 3.686 ns ( 44.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.572 ns ( 55.36 % ) " "Info: Total interconnect delay = 4.572 ns ( 55.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "8.258 ns" { MCLK div:inst4|acc[12] uart_if:inst5|uart:U1|txmit:u2|U1_u2_clkdiv[3] uart_if:inst5|uart:U1|txmit:u2|U1_u2_clkdiv[3]~clkctrl uart_if:inst5|uart:U1|txmit:u2|sdo_i } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "8.258 ns" { MCLK {} MCLK~combout {} div:inst4|acc[12] {} uart_if:inst5|uart:U1|txmit:u2|U1_u2_clkdiv[3] {} uart_if:inst5|uart:U1|txmit:u2|U1_u2_clkdiv[3]~clkctrl {} uart_if:inst5|uart:U1|txmit:u2|sdo_i {} } { 0.000ns 0.000ns 2.140ns 0.606ns 0.756ns 1.070ns } { 0.000ns 1.080ns 0.970ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "../sythesis/uart_if.vqm" "" { Text "E:/code/EP2C20_NEW/S7_UART/sythesis/uart_if.vqm" 641 13 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.870 ns + Longest register pin " "Info: + Longest register to pin delay is 5.870 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns uart_if:inst5\|uart:U1\|txmit:u2\|sdo_i 1 REG LCFF_X38_Y14_N31 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X38_Y14_N31; Fanout = 1; REG Node = 'uart_if:inst5\|uart:U1\|txmit:u2\|sdo_i'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { uart_if:inst5|uart:U1|txmit:u2|sdo_i } "NODE_NAME" } } { "../sythesis/uart_if.vqm" "" { Text "E:/code/EP2C20_NEW/S7_UART/sythesis/uart_if.vqm" 641 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.634 ns) + CELL(3.236 ns) 5.870 ns txd 2 PIN PIN_AA16 0 " "Info: 2: + IC(2.634 ns) + CELL(3.236 ns) = 5.870 ns; Loc. = PIN_AA16; Fanout = 0; PIN Node = 'txd'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.870 ns" { uart_if:inst5|uart:U1|txmit:u2|sdo_i txd } "NODE_NAME" } } { "uart_if_rom.bdf" "" { Schematic "E:/code/EP2C20_NEW/S7_UART/physical/uart_if_rom.bdf" { { 112 496 672 128 "txd" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.236 ns ( 55.13 % ) " "Info: Total cell delay = 3.236 ns ( 55.13 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.634 ns ( 44.87 % ) " "Info: Total interconnect delay = 2.634 ns ( 44.87 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.870 ns" { uart_if:inst5|uart:U1|txmit:u2|sdo_i txd } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "5.870 ns" { uart_if:inst5|uart:U1|txmit:u2|sdo_i {} txd {} } { 0.000ns 2.634ns } { 0.000ns 3.236ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "8.258 ns" { MCLK div:inst4|acc[12] uart_if:inst5|uart:U1|txmit:u2|U1_u2_clkdiv[3] uart_if:inst5|uart:U1|txmit:u2|U1_u2_clkdiv[3]~clkctrl uart_if:inst5|uart:U1|txmit:u2|sdo_i } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "8.258 ns" { MCLK {} MCLK~combout {} div:inst4|acc[12] {} uart_if:inst5|uart:U1|txmit:u2|U1_u2_clkdiv[3] {} uart_if:inst5|uart:U1|txmit:u2|U1_u2_clkdiv[3]~clkctrl {} uart_if:inst5|uart:U1|txmit:u2|sdo_i {} } { 0.000ns 0.000ns 2.140ns 0.606ns 0.756ns 1.070ns } { 0.000ns 1.080ns 0.970ns 0.970ns 0.000ns 0.666ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.870 ns" { uart_if:inst5|uart:U1|txmit:u2|sdo_i txd } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "5.870 ns" { uart_if:inst5|uart:U1|txmit:u2|sdo_i {} txd {} } { 0.000ns 2.634ns } { 0.000ns 3.236ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_TH_RESULT" "uart_if:inst5\|uart:U1\|rcvr:u1\|rxd1_i_0 rxd MCLK -0.724 ns register " "Info: th for register \"uart_if:inst5\|uart:U1\|rcvr:u1\|rxd1_i_0\" (data pin = \"rxd\", clock pin = \"MCLK\") is -0.724 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "MCLK destination 7.113 ns + Longest register " "Info: + Longest clock path from clock \"MCLK\" to destination register is 7.113 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.080 ns) 1.080 ns MCLK 1 CLK PIN_W12 2 " "Info: 1: + IC(0.000 ns) + CELL(1.080 ns) = 1.080 ns; Loc. = PIN_W12; Fanout = 2; CLK Node = 'MCLK'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { MCLK } "NODE_NAME" } } { "uart_if_rom.bdf" "" { Schematic "E:/code/EP2C20_NEW/S7_UART/physical/uart_if_rom.bdf" { { 488 -520 -352 504 "MCLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.140 ns) + CELL(0.970 ns) 4.190 ns div:inst4\|acc\[12\] 2 REG LCFF_X48_Y14_N31 5 " "Info: 2: + IC(2.140 ns) + CELL(0.970 ns) = 4.190 ns; Loc. = LCFF_X48_Y14_N31; Fanout = 5; REG Node = 'div:inst4\|acc\[12\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.110 ns" { MCLK div:inst4|acc[12] } "NODE_NAME" } } { "../src/div1_8m.v" "" { Text "E:/code/EP2C20_NEW/S7_UART/src/div1_8m.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.185 ns) + CELL(0.000 ns) 5.375 ns div:inst4\|acc\[12\]~clkctrl 3 COMB CLKCTRL_G4 33 " "Info: 3: + IC(1.185 ns) + CELL(0.000 ns) = 5.375 ns; Loc. = CLKCTRL_G4; Fanout = 33; COMB Node = 'div:inst4\|acc\[12\]~clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.185 ns" { div:inst4|acc[12] div:inst4|acc[12]~clkctrl } "NODE_NAME" } } { "../src/div1_8m.v" "" { Text "E:/code/EP2C20_NEW/S7_UART/src/div1_8m.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.072 ns) + CELL(0.666 ns) 7.113 ns uart_if:inst5\|uart:U1\|rcvr:u1\|rxd1_i_0 4 REG LCFF_X42_Y15_N19 4 " "Info: 4: + IC(1.072 ns) + CELL(0.666 ns) = 7.113 ns; Loc. = LCFF_X42_Y15_N19; Fanout = 4; REG Node = 'uart_if:inst5\|uart:U1\|rcvr:u1\|rxd1_i_0'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.738 ns" { div:inst4|acc[12]~clkctrl uart_if:inst5|uart:U1|rcvr:u1|rxd1_i_0 } "NODE_NAME" } } { "../sythesis/uart_if.vqm" "" { Text "E:/code/EP2C20_NEW/S7_UART/sythesis/uart_if.vqm" 50 16 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.716 ns ( 38.18 % ) " "Info: Total cell delay = 2.716 ns ( 38.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.397 ns ( 61.82 % ) " "Info: Total interconnect delay = 4.397 ns ( 61.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "7.113 ns" { MCLK div:inst4|acc[12] div:inst4|acc[12]~clkctrl uart_if:inst5|uart:U1|rcvr:u1|rxd1_i_0 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "7.113 ns" { MCLK {} MCLK~combout {} div:inst4|acc[12] {} div:inst4|acc[12]~clkctrl {} uart_if:inst5|uart:U1|rcvr:u1|rxd1_i_0 {} } { 0.000ns 0.000ns 2.140ns 1.185ns 1.072ns } { 0.000ns 1.080ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "../sythesis/uart_if.vqm" "" { Text "E:/code/EP2C20_NEW/S7_UART/sythesis/uart_if.vqm" 50 16 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.143 ns - Shortest pin register " "Info: - Shortest pin to register delay is 8.143 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.914 ns) 0.914 ns rxd 1 PIN PIN_W15 1 " "Info: 1: + IC(0.000 ns) + CELL(0.914 ns) = 0.914 ns; Loc. = PIN_W15; Fanout = 1; PIN Node = 'rxd'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { rxd } "NODE_NAME" } } { "uart_if_rom.bdf" "" { Schematic "E:/code/EP2C20_NEW/S7_UART/physical/uart_if_rom.bdf" { { 144 -352 -184 160 "rxd" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(6.751 ns) + CELL(0.370 ns) 8.035 ns uart_if:inst5\|uart:U1\|rcvr:u1\|rxd1_i_0_Z~COMBOUT 2 COMB LCCOMB_X42_Y15_N18 1 " "Info: 2: + IC(6.751 ns) + CELL(0.370 ns) = 8.035 ns; Loc. = LCCOMB_X42_Y15_N18; Fanout = 1; COMB Node = 'uart_if:inst5\|uart:U1\|rcvr:u1\|rxd1_i_0_Z~COMBOUT'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "7.121 ns" { rxd uart_if:inst5|uart:U1|rcvr:u1|rxd1_i_0_Z~COMBOUT } "NODE_NAME" } } { "../sythesis/uart_if.vqm" "" { Text "E:/code/EP2C20_NEW/S7_UART/sythesis/uart_if.vqm" 450 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 8.143 ns uart_if:inst5\|uart:U1\|rcvr:u1\|rxd1_i_0 3 REG LCFF_X42_Y15_N19 4 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 8.143 ns; Loc. = LCFF_X42_Y15_N19; Fanout = 4; REG Node = 'uart_if:inst5\|uart:U1\|rcvr:u1\|rxd1_i_0'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { uart_if:inst5|uart:U1|rcvr:u1|rxd1_i_0_Z~COMBOUT uart_if:inst5|uart:U1|rcvr:u1|rxd1_i_0 } "NODE_NAME" } } { "../sythesis/uart_if.vqm" "" { Text "E:/code/EP2C20_NEW/S7_UART/sythesis/uart_if.vqm" 50 16 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.392 ns ( 17.09 % ) " "Info: Total cell delay = 1.392 ns ( 17.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.751 ns ( 82.91 % ) " "Info: Total interconnect delay = 6.751 ns ( 82.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "8.143 ns" { rxd uart_if:inst5|uart:U1|rcvr:u1|rxd1_i_0_Z~COMBOUT uart_if:inst5|uart:U1|rcvr:u1|rxd1_i_0 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "8.143 ns" { rxd {} rxd~combout {} uart_if:inst5|uart:U1|rcvr:u1|rxd1_i_0_Z~COMBOUT {} uart_if:inst5|uart:U1|rcvr:u1|rxd1_i_0 {} } { 0.000ns 0.000ns 6.751ns 0.000ns } { 0.000ns 0.914ns 0.370ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "7.113 ns" { MCLK div:inst4|acc[12] div:inst4|acc[12]~clkctrl uart_if:inst5|uart:U1|rcvr:u1|rxd1_i_0 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "7.113 ns" { MCLK {} MCLK~combout {} div:inst4|acc[12] {} div:inst4|acc[12]~clkctrl {} uart_if:inst5|uart:U1|rcvr:u1|rxd1_i_0 {} } { 0.000ns 0.000ns 2.140ns 1.185ns 1.072ns } { 0.000ns 1.080ns 0.970ns 0.000ns 0.666ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "8.143 ns" { rxd uart_if:inst5|uart:U1|rcvr:u1|rxd1_i_0_Z~COMBOUT uart_if:inst5|uart:U1|rcvr:u1|rxd1_i_0 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "8.143 ns" { rxd {} rxd~combout {} uart_if:inst5|uart:U1|rcvr:u1|rxd1_i_0_Z~COMBOUT {} uart_if:inst5|uart:U1|rcvr:u1|rxd1_i_0 {} } { 0.000ns 0.000ns 6.751ns 0.000ns } { 0.000ns 0.914ns 0.370ns 0.108ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_MIN_TCO_RESULT" "MCLK txd uart_if:inst5\|uart:U1\|txmit:u2\|sdo_i 14.432 ns register " "Info: Minimum tco from clock \"MCLK\" to destination pin \"txd\" through register \"uart_if:inst5\|uart:U1\|txmit:u2\|sdo_i\" is 14.432 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "MCLK source 8.258 ns + Shortest register " "Info: + Shortest clock path from clock \"MCLK\" to source register is 8.258 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.080 ns) 1.080 ns MCLK 1 CLK PIN_W12 2 " "Info: 1: + IC(0.000 ns) + CELL(1.080 ns) = 1.080 ns; Loc. = PIN_W12; Fanout = 2; CLK Node = 'MCLK'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { MCLK } "NODE_NAME" } } { "uart_if_rom.bdf" "" { Schematic "E:/code/EP2C20_NEW/S7_UART/physical/uart_if_rom.bdf" { { 488 -520 -352 504 "MCLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.140 ns) + CELL(0.970 ns) 4.190 ns div:inst4\|acc\[12\] 2 REG LCFF_X48_Y14_N31 5 " "Info: 2: + IC(2.140 ns) + CELL(0.970 ns) = 4.190 ns; Loc. = LCFF_X48_Y14_N31; Fanout = 5; REG Node = 'div:inst4\|acc\[12\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.110 ns" { MCLK div:inst4|acc[12] } "NODE_NAME" } } { "../src/div1_8m.v" "" { Text "E:/code/EP2C20_NEW/S7_UART/src/div1_8m.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.606 ns) + CELL(0.970 ns) 5.766 ns uart_if:inst5\|uart:U1\|txmit:u2\|U1_u2_clkdiv\[3\] 3 REG LCFF_X49_Y14_N15 2 " "Info: 3: + IC(0.606 ns) + CELL(0.970 ns) = 5.766 ns; Loc. = LCFF_X49_Y14_N15; Fanout = 2; REG Node = 'uart_if:inst5\|uart:U1\|txmit:u2\|U1_u2_clkdiv\[3\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.576 ns" { div:inst4|acc[12] uart_if:inst5|uart:U1|txmit:u2|U1_u2_clkdiv[3] } "NODE_NAME" } } { "../sythesis/uart_if.vqm" "" { Text "E:/code/EP2C20_NEW/S7_UART/sythesis/uart_if.vqm" 624 25 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.756 ns) + CELL(0.000 ns) 6.522 ns uart_if:inst5\|uart:U1\|txmit:u2\|U1_u2_clkdiv\[3\]~clkctrl 4 COMB CLKCTRL_G7 15 " "Info: 4: + IC(0.756 ns) + CELL(0.000 ns) = 6.522 ns; Loc. = CLKCTRL_G7; Fanout = 15; COMB Node = 'uart_if:inst5\|uart:U1\|txmit:u2\|U1_u2_clkdiv\[3\]~clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.756 ns" { uart_if:inst5|uart:U1|txmit:u2|U1_u2_clkdiv[3] uart_if:inst5|uart:U1|txmit:u2|U1_u2_clkdiv[3]~clkctrl } "NODE_NAME" } } { "../sythesis/uart_if.vqm" "" { Text "E:/code/EP2C20_NEW/S7_UART/sythesis/uart_if.vqm" 624 25 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.070 ns) + CELL(0.666 ns) 8.258 ns uart_if:inst5\|uart:U1\|txmit:u2\|sdo_i 5 REG LCFF_X38_Y14_N31 1 " "Info: 5: + IC(1.070 ns) + CELL(0.666 ns) = 8.258 ns; Loc. = LCFF_X38_Y14_N31; Fanout = 1; REG Node = 'uart_if:inst5\|uart:U1\|txmit:u2\|sdo_i'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.736 ns" { uart_if:inst5|uart:U1|txmit:u2|U1_u2_clkdiv[3]~clkctrl uart_if:inst5|uart:U1|txmit:u2|sdo_i } "NODE_NAME" } } { "../sythesis/uart_if.vqm" "" { Text "E:/code/EP2C20_NEW/S7_UART/sythesis/uart_if.vqm" 641 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.686 ns ( 44.64 % ) " "Info: Total cell delay = 3.686 ns ( 44.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.572 ns ( 55.36 % ) " "Info: Total interconnect delay = 4.572 ns ( 55.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "8.258 ns" { MCLK div:inst4|acc[12] uart_if:inst5|uart:U1|txmit:u2|U1_u2_clkdiv[3] uart_if:inst5|uart:U1|txmit:u2|U1_u2_clkdiv[3]~clkctrl uart_if:inst5|uart:U1|txmit:u2|sdo_i } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "8.258 ns" { MCLK {} MCLK~combout {} div:inst4|acc[12] {} uart_if:inst5|uart:U1|txmit:u2|U1_u2_clkdiv[3] {} uart_if:inst5|uart:U1|txmit:u2|U1_u2_clkdiv[3]~clkctrl {} uart_if:inst5|uart:U1|txmit:u2|sdo_i {} } { 0.000ns 0.000ns 2.140ns 0.606ns 0.756ns 1.070ns } { 0.000ns 1.080ns 0.970ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "../sythesis/uart_if.vqm" "" { Text "E:/code/EP2C20_NEW/S7_UART/sythesis/uart_if.vqm" 641 13 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.870 ns + Shortest register pin " "Info: + Shortest register to pin delay is 5.870 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns uart_if:inst5\|uart:U1\|txmit:u2\|sdo_i 1 REG LCFF_X38_Y14_N31 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X38_Y14_N31; Fanout = 1; REG Node = 'uart_if:inst5\|uart:U1\|txmit:u2\|sdo_i'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { uart_if:inst5|uart:U1|txmit:u2|sdo_i } "NODE_NAME" } } { "../sythesis/uart_if.vqm" "" { Text "E:/code/EP2C20_NEW/S7_UART/sythesis/uart_if.vqm" 641 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.634 ns) + CELL(3.236 ns) 5.870 ns txd 2 PIN PIN_AA16 0 " "Info: 2: + IC(2.634 ns) + CELL(3.236 ns) = 5.870 ns; Loc. = PIN_AA16; Fanout = 0; PIN Node = 'txd'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.870 ns" { uart_if:inst5|uart:U1|txmit:u2|sdo_i txd } "NODE_NAME" } } { "uart_if_rom.bdf" "" { Schematic "E:/code/EP2C20_NEW/S7_UART/physical/uart_if_rom.bdf" { { 112 496 672 128 "txd" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.236 ns ( 55.13 % ) " "Info: Total cell delay = 3.236 ns ( 55.13 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.634 ns ( 44.87 % ) " "Info: Total interconnect delay = 2.634 ns ( 44.87 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.870 ns" { uart_if:inst5|uart:U1|txmit:u2|sdo_i txd } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "5.870 ns" { uart_if:inst5|uart:U1|txmit:u2|sdo_i {} txd {} } { 0.000ns 2.634ns } { 0.000ns 3.236ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "8.258 ns" { MCLK div:inst4|acc[12] uart_if:inst5|uart:U1|txmit:u2|U1_u2_clkdiv[3] uart_if:inst5|uart:U1|txmit:u2|U1_u2_clkdiv[3]~clkctrl uart_if:inst5|uart:U1|txmit:u2|sdo_i } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "8.258 ns" { MCLK {} MCLK~combout {} div:inst4|acc[12] {} uart_if:inst5|uart:U1|txmit:u2|U1_u2_clkdiv[3] {} uart_if:inst5|uart:U1|txmit:u2|U1_u2_clkdiv[3]~clkctrl {} uart_if:inst5|uart:U1|txmit:u2|sdo_i {} } { 0.000ns 0.000ns 2.140ns 0.606ns 0.756ns 1.070ns } { 0.000ns 1.080ns 0.970ns 0.970ns 0.000ns 0.666ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.870 ns" { uart_if:inst5|uart:U1|txmit:u2|sdo_i txd } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "5.870 ns" { uart_if:inst5|uart:U1|txmit:u2|sdo_i {} txd {} } { 0.000ns 2.634ns } { 0.000ns 3.236ns } "" } }  } 0 0 "Minimum tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "119 " "Info: Allocated 119 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 30 13:00:57 2009 " "Info: Processing ended: Mon Mar 30 13:00:57 2009" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
