// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
// Version: 2022.1
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module rocev2_top_insert_icrc_512_0_s (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        tx_ip2crcFifo_dout,
        tx_ip2crcFifo_num_data_valid,
        tx_ip2crcFifo_fifo_cap,
        tx_ip2crcFifo_empty_n,
        tx_ip2crcFifo_read,
        m_axis_tx_data_internal_din,
        m_axis_tx_data_internal_num_data_valid,
        m_axis_tx_data_internal_fifo_cap,
        m_axis_tx_data_internal_full_n,
        m_axis_tx_data_internal_write
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [1023:0] tx_ip2crcFifo_dout;
input  [1:0] tx_ip2crcFifo_num_data_valid;
input  [1:0] tx_ip2crcFifo_fifo_cap;
input   tx_ip2crcFifo_empty_n;
output   tx_ip2crcFifo_read;
output  [1023:0] m_axis_tx_data_internal_din;
input  [1:0] m_axis_tx_data_internal_num_data_valid;
input  [1:0] m_axis_tx_data_internal_fifo_cap;
input   m_axis_tx_data_internal_full_n;
output   m_axis_tx_data_internal_write;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg tx_ip2crcFifo_read;
reg[1023:0] m_axis_tx_data_internal_din;
reg m_axis_tx_data_internal_write;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_idle_pp0;
wire   [0:0] ii_state_load_load_fu_337_p1;
wire   [0:0] tmp_i_nbreadreq_fu_142_p3;
reg    ap_predicate_op16_read_state1;
reg    ap_done_reg;
reg    ap_block_state1_pp0_stage0_iter0;
reg   [0:0] ii_state_load_reg_578;
reg   [0:0] tmp_i_reg_582;
reg    ap_predicate_op63_write_state2;
reg    ap_block_state2_pp0_stage0_iter1;
reg    ap_block_pp0_stage0_subdone;
reg   [0:0] ii_state;
reg    tx_ip2crcFifo_blk_n;
wire    ap_block_pp0_stage0;
reg    m_axis_tx_data_internal_blk_n;
reg    ap_block_pp0_stage0_11001;
wire   [511:0] currWord_data_V_25_fu_341_p1;
wire   [63:0] currWord_keep_V_3_fu_345_p4;
wire   [511:0] p_Result_59_fu_371_p5;
wire   [0:0] currWord_last_V_fu_355_p3;
wire   [0:0] p_Result_s_fu_363_p3;
wire   [511:0] p_Result_58_fu_383_p5;
wire   [511:0] p_Result_57_fu_395_p5;
wire   [511:0] p_Result_56_fu_407_p5;
wire   [511:0] p_Result_55_fu_419_p5;
wire   [511:0] p_Result_54_fu_431_p5;
wire   [511:0] p_Result_53_fu_443_p5;
wire   [511:0] p_Result_52_fu_455_p5;
wire   [511:0] p_Result_51_fu_467_p5;
wire   [511:0] p_Result_50_fu_479_p5;
wire   [511:0] p_Result_49_fu_491_p5;
wire   [511:0] p_Result_48_fu_503_p5;
wire   [511:0] p_Result_47_fu_515_p5;
wire   [511:0] p_Result_46_fu_527_p5;
wire   [511:0] p_Result_45_fu_539_p5;
wire   [0:0] ap_phi_reg_pp0_iter0_currWord_last_V_14_reg_164;
reg   [0:0] ap_phi_reg_pp0_iter1_currWord_last_V_14_reg_164;
wire   [63:0] ap_phi_reg_pp0_iter0_currWord_keep_V_reg_225;
reg   [63:0] ap_phi_reg_pp0_iter1_currWord_keep_V_reg_225;
wire   [511:0] ap_phi_reg_pp0_iter0_currWord_data_V_24_reg_296;
reg   [511:0] ap_phi_reg_pp0_iter1_currWord_data_V_24_reg_296;
wire   [1023:0] zext_ln174_fu_573_p1;
reg    ap_block_pp0_stage0_01001;
wire   [576:0] tmp_fu_563_p4;
reg   [0:0] ap_NS_fsm;
reg    ap_idle_pp0_0to0;
reg    ap_reset_idle_pp0;
wire    ap_enable_pp0;
reg    ap_condition_277;
reg    ap_condition_213;
reg    ap_condition_302;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_done_reg = 1'b0;
#0 ii_state = 1'd0;
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((~(currWord_keep_V_3_fu_345_p4 == 64'd15) & ~(currWord_keep_V_3_fu_345_p4 == 64'd255) & ~(currWord_keep_V_3_fu_345_p4 == 64'd4095) & ~(currWord_keep_V_3_fu_345_p4 == 64'd65535) & ~(currWord_keep_V_3_fu_345_p4 == 64'd1048575) & ~(currWord_keep_V_3_fu_345_p4 == 64'd16777215) & ~(currWord_keep_V_3_fu_345_p4 == 64'd268435455) & ~(currWord_keep_V_3_fu_345_p4 == 64'd4294967295) & ~(currWord_keep_V_3_fu_345_p4 == 64'd68719476735) & ~(currWord_keep_V_3_fu_345_p4 == 64'd1099511627775) & ~(currWord_keep_V_3_fu_345_p4 == 64'd17592186044415) & ~(currWord_keep_V_3_fu_345_p4 == 64'd281474976710655) & ~(currWord_keep_V_3_fu_345_p4 == 64'd4503599627370495) & ~(currWord_keep_V_3_fu_345_p4 == 64'd72057594037927935) & ~(currWord_keep_V_3_fu_345_p4 == 64'd1152921504606846975) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_i_nbreadreq_fu_142_p3 == 1'd1) & (ii_state == 1'd0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (p_Result_s_fu_363_p3 == 1'd0) & (currWord_last_V_fu_355_p3 == 1'd1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (tmp_i_nbreadreq_fu_142_p3 == 1'd1) & (ii_state == 1'd0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (currWord_last_V_fu_355_p3 == 1'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (tmp_i_nbreadreq_fu_142_p3 == 1'd1) & (ii_state == 1'd0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (p_Result_s_fu_363_p3 == 1'd1) & (currWord_last_V_fu_355_p3 == 1'd1)))) begin
        ap_phi_reg_pp0_iter1_currWord_data_V_24_reg_296 <= currWord_data_V_25_fu_341_p1;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_i_nbreadreq_fu_142_p3 == 1'd1) & (ii_state == 1'd0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (p_Result_s_fu_363_p3 == 1'd0) & (currWord_last_V_fu_355_p3 == 1'd1) & (currWord_keep_V_3_fu_345_p4 == 64'd15))) begin
        ap_phi_reg_pp0_iter1_currWord_data_V_24_reg_296 <= p_Result_45_fu_539_p5;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_i_nbreadreq_fu_142_p3 == 1'd1) & (ii_state == 1'd0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (p_Result_s_fu_363_p3 == 1'd0) & (currWord_last_V_fu_355_p3 == 1'd1) & (currWord_keep_V_3_fu_345_p4 == 64'd255))) begin
        ap_phi_reg_pp0_iter1_currWord_data_V_24_reg_296 <= p_Result_46_fu_527_p5;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_i_nbreadreq_fu_142_p3 == 1'd1) & (ii_state == 1'd0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (p_Result_s_fu_363_p3 == 1'd0) & (currWord_last_V_fu_355_p3 == 1'd1) & (currWord_keep_V_3_fu_345_p4 == 64'd4095))) begin
        ap_phi_reg_pp0_iter1_currWord_data_V_24_reg_296 <= p_Result_47_fu_515_p5;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_i_nbreadreq_fu_142_p3 == 1'd1) & (ii_state == 1'd0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (p_Result_s_fu_363_p3 == 1'd0) & (currWord_last_V_fu_355_p3 == 1'd1) & (currWord_keep_V_3_fu_345_p4 == 64'd65535))) begin
        ap_phi_reg_pp0_iter1_currWord_data_V_24_reg_296 <= p_Result_48_fu_503_p5;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_i_nbreadreq_fu_142_p3 == 1'd1) & (ii_state == 1'd0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (p_Result_s_fu_363_p3 == 1'd0) & (currWord_last_V_fu_355_p3 == 1'd1) & (currWord_keep_V_3_fu_345_p4 == 64'd1048575))) begin
        ap_phi_reg_pp0_iter1_currWord_data_V_24_reg_296 <= p_Result_49_fu_491_p5;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_i_nbreadreq_fu_142_p3 == 1'd1) & (ii_state == 1'd0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (p_Result_s_fu_363_p3 == 1'd0) & (currWord_last_V_fu_355_p3 == 1'd1) & (currWord_keep_V_3_fu_345_p4 == 64'd16777215))) begin
        ap_phi_reg_pp0_iter1_currWord_data_V_24_reg_296 <= p_Result_50_fu_479_p5;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_i_nbreadreq_fu_142_p3 == 1'd1) & (ii_state == 1'd0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (p_Result_s_fu_363_p3 == 1'd0) & (currWord_last_V_fu_355_p3 == 1'd1) & (currWord_keep_V_3_fu_345_p4 == 64'd268435455))) begin
        ap_phi_reg_pp0_iter1_currWord_data_V_24_reg_296 <= p_Result_51_fu_467_p5;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_i_nbreadreq_fu_142_p3 == 1'd1) & (ii_state == 1'd0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (p_Result_s_fu_363_p3 == 1'd0) & (currWord_last_V_fu_355_p3 == 1'd1) & (currWord_keep_V_3_fu_345_p4 == 64'd4294967295))) begin
        ap_phi_reg_pp0_iter1_currWord_data_V_24_reg_296 <= p_Result_52_fu_455_p5;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_i_nbreadreq_fu_142_p3 == 1'd1) & (ii_state == 1'd0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (p_Result_s_fu_363_p3 == 1'd0) & (currWord_last_V_fu_355_p3 == 1'd1) & (currWord_keep_V_3_fu_345_p4 == 64'd68719476735))) begin
        ap_phi_reg_pp0_iter1_currWord_data_V_24_reg_296 <= p_Result_53_fu_443_p5;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_i_nbreadreq_fu_142_p3 == 1'd1) & (ii_state == 1'd0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (p_Result_s_fu_363_p3 == 1'd0) & (currWord_last_V_fu_355_p3 == 1'd1) & (currWord_keep_V_3_fu_345_p4 == 64'd1099511627775))) begin
        ap_phi_reg_pp0_iter1_currWord_data_V_24_reg_296 <= p_Result_54_fu_431_p5;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_i_nbreadreq_fu_142_p3 == 1'd1) & (ii_state == 1'd0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (p_Result_s_fu_363_p3 == 1'd0) & (currWord_last_V_fu_355_p3 == 1'd1) & (currWord_keep_V_3_fu_345_p4 == 64'd17592186044415))) begin
        ap_phi_reg_pp0_iter1_currWord_data_V_24_reg_296 <= p_Result_55_fu_419_p5;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_i_nbreadreq_fu_142_p3 == 1'd1) & (ii_state == 1'd0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (p_Result_s_fu_363_p3 == 1'd0) & (currWord_last_V_fu_355_p3 == 1'd1) & (currWord_keep_V_3_fu_345_p4 == 64'd281474976710655))) begin
        ap_phi_reg_pp0_iter1_currWord_data_V_24_reg_296 <= p_Result_56_fu_407_p5;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_i_nbreadreq_fu_142_p3 == 1'd1) & (ii_state == 1'd0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (p_Result_s_fu_363_p3 == 1'd0) & (currWord_last_V_fu_355_p3 == 1'd1) & (currWord_keep_V_3_fu_345_p4 == 64'd4503599627370495))) begin
        ap_phi_reg_pp0_iter1_currWord_data_V_24_reg_296 <= p_Result_57_fu_395_p5;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_i_nbreadreq_fu_142_p3 == 1'd1) & (ii_state == 1'd0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (p_Result_s_fu_363_p3 == 1'd0) & (currWord_last_V_fu_355_p3 == 1'd1) & (currWord_keep_V_3_fu_345_p4 == 64'd72057594037927935))) begin
        ap_phi_reg_pp0_iter1_currWord_data_V_24_reg_296 <= p_Result_58_fu_383_p5;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_i_nbreadreq_fu_142_p3 == 1'd1) & (ii_state == 1'd0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (p_Result_s_fu_363_p3 == 1'd0) & (currWord_last_V_fu_355_p3 == 1'd1) & (currWord_keep_V_3_fu_345_p4 == 64'd1152921504606846975))) begin
        ap_phi_reg_pp0_iter1_currWord_data_V_24_reg_296 <= p_Result_59_fu_371_p5;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter1_currWord_data_V_24_reg_296 <= ap_phi_reg_pp0_iter0_currWord_data_V_24_reg_296;
    end
end

always @ (posedge ap_clk) begin
    if (((~(currWord_keep_V_3_fu_345_p4 == 64'd15) & ~(currWord_keep_V_3_fu_345_p4 == 64'd255) & ~(currWord_keep_V_3_fu_345_p4 == 64'd4095) & ~(currWord_keep_V_3_fu_345_p4 == 64'd65535) & ~(currWord_keep_V_3_fu_345_p4 == 64'd1048575) & ~(currWord_keep_V_3_fu_345_p4 == 64'd16777215) & ~(currWord_keep_V_3_fu_345_p4 == 64'd268435455) & ~(currWord_keep_V_3_fu_345_p4 == 64'd4294967295) & ~(currWord_keep_V_3_fu_345_p4 == 64'd68719476735) & ~(currWord_keep_V_3_fu_345_p4 == 64'd1099511627775) & ~(currWord_keep_V_3_fu_345_p4 == 64'd17592186044415) & ~(currWord_keep_V_3_fu_345_p4 == 64'd281474976710655) & ~(currWord_keep_V_3_fu_345_p4 == 64'd4503599627370495) & ~(currWord_keep_V_3_fu_345_p4 == 64'd72057594037927935) & ~(currWord_keep_V_3_fu_345_p4 == 64'd1152921504606846975) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_i_nbreadreq_fu_142_p3 == 1'd1) & (ii_state == 1'd0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (p_Result_s_fu_363_p3 == 1'd0) & (currWord_last_V_fu_355_p3 == 1'd1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (tmp_i_nbreadreq_fu_142_p3 == 1'd1) & (ii_state == 1'd0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (currWord_last_V_fu_355_p3 == 1'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (tmp_i_nbreadreq_fu_142_p3 == 1'd1) & (ii_state == 1'd0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (p_Result_s_fu_363_p3 == 1'd1) & (currWord_last_V_fu_355_p3 == 1'd1)))) begin
        ap_phi_reg_pp0_iter1_currWord_keep_V_reg_225 <= {{tx_ip2crcFifo_dout[575:512]}};
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_i_nbreadreq_fu_142_p3 == 1'd1) & (ii_state == 1'd0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (p_Result_s_fu_363_p3 == 1'd0) & (currWord_last_V_fu_355_p3 == 1'd1) & (currWord_keep_V_3_fu_345_p4 == 64'd15))) begin
        ap_phi_reg_pp0_iter1_currWord_keep_V_reg_225 <= 64'd255;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_i_nbreadreq_fu_142_p3 == 1'd1) & (ii_state == 1'd0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (p_Result_s_fu_363_p3 == 1'd0) & (currWord_last_V_fu_355_p3 == 1'd1) & (currWord_keep_V_3_fu_345_p4 == 64'd255))) begin
        ap_phi_reg_pp0_iter1_currWord_keep_V_reg_225 <= 64'd4095;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_i_nbreadreq_fu_142_p3 == 1'd1) & (ii_state == 1'd0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (p_Result_s_fu_363_p3 == 1'd0) & (currWord_last_V_fu_355_p3 == 1'd1) & (currWord_keep_V_3_fu_345_p4 == 64'd4095))) begin
        ap_phi_reg_pp0_iter1_currWord_keep_V_reg_225 <= 64'd65535;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_i_nbreadreq_fu_142_p3 == 1'd1) & (ii_state == 1'd0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (p_Result_s_fu_363_p3 == 1'd0) & (currWord_last_V_fu_355_p3 == 1'd1) & (currWord_keep_V_3_fu_345_p4 == 64'd65535))) begin
        ap_phi_reg_pp0_iter1_currWord_keep_V_reg_225 <= 64'd1048575;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_i_nbreadreq_fu_142_p3 == 1'd1) & (ii_state == 1'd0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (p_Result_s_fu_363_p3 == 1'd0) & (currWord_last_V_fu_355_p3 == 1'd1) & (currWord_keep_V_3_fu_345_p4 == 64'd1048575))) begin
        ap_phi_reg_pp0_iter1_currWord_keep_V_reg_225 <= 64'd16777215;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_i_nbreadreq_fu_142_p3 == 1'd1) & (ii_state == 1'd0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (p_Result_s_fu_363_p3 == 1'd0) & (currWord_last_V_fu_355_p3 == 1'd1) & (currWord_keep_V_3_fu_345_p4 == 64'd16777215))) begin
        ap_phi_reg_pp0_iter1_currWord_keep_V_reg_225 <= 64'd268435455;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_i_nbreadreq_fu_142_p3 == 1'd1) & (ii_state == 1'd0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (p_Result_s_fu_363_p3 == 1'd0) & (currWord_last_V_fu_355_p3 == 1'd1) & (currWord_keep_V_3_fu_345_p4 == 64'd268435455))) begin
        ap_phi_reg_pp0_iter1_currWord_keep_V_reg_225 <= 64'd4294967295;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_i_nbreadreq_fu_142_p3 == 1'd1) & (ii_state == 1'd0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (p_Result_s_fu_363_p3 == 1'd0) & (currWord_last_V_fu_355_p3 == 1'd1) & (currWord_keep_V_3_fu_345_p4 == 64'd4294967295))) begin
        ap_phi_reg_pp0_iter1_currWord_keep_V_reg_225 <= 64'd68719476735;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_i_nbreadreq_fu_142_p3 == 1'd1) & (ii_state == 1'd0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (p_Result_s_fu_363_p3 == 1'd0) & (currWord_last_V_fu_355_p3 == 1'd1) & (currWord_keep_V_3_fu_345_p4 == 64'd68719476735))) begin
        ap_phi_reg_pp0_iter1_currWord_keep_V_reg_225 <= 64'd1099511627775;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_i_nbreadreq_fu_142_p3 == 1'd1) & (ii_state == 1'd0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (p_Result_s_fu_363_p3 == 1'd0) & (currWord_last_V_fu_355_p3 == 1'd1) & (currWord_keep_V_3_fu_345_p4 == 64'd1099511627775))) begin
        ap_phi_reg_pp0_iter1_currWord_keep_V_reg_225 <= 64'd17592186044415;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_i_nbreadreq_fu_142_p3 == 1'd1) & (ii_state == 1'd0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (p_Result_s_fu_363_p3 == 1'd0) & (currWord_last_V_fu_355_p3 == 1'd1) & (currWord_keep_V_3_fu_345_p4 == 64'd17592186044415))) begin
        ap_phi_reg_pp0_iter1_currWord_keep_V_reg_225 <= 64'd281474976710655;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_i_nbreadreq_fu_142_p3 == 1'd1) & (ii_state == 1'd0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (p_Result_s_fu_363_p3 == 1'd0) & (currWord_last_V_fu_355_p3 == 1'd1) & (currWord_keep_V_3_fu_345_p4 == 64'd281474976710655))) begin
        ap_phi_reg_pp0_iter1_currWord_keep_V_reg_225 <= 64'd4503599627370495;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_i_nbreadreq_fu_142_p3 == 1'd1) & (ii_state == 1'd0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (p_Result_s_fu_363_p3 == 1'd0) & (currWord_last_V_fu_355_p3 == 1'd1) & (currWord_keep_V_3_fu_345_p4 == 64'd4503599627370495))) begin
        ap_phi_reg_pp0_iter1_currWord_keep_V_reg_225 <= 64'd72057594037927935;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_i_nbreadreq_fu_142_p3 == 1'd1) & (ii_state == 1'd0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (p_Result_s_fu_363_p3 == 1'd0) & (currWord_last_V_fu_355_p3 == 1'd1) & (currWord_keep_V_3_fu_345_p4 == 64'd72057594037927935))) begin
        ap_phi_reg_pp0_iter1_currWord_keep_V_reg_225 <= 64'd1152921504606846975;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_i_nbreadreq_fu_142_p3 == 1'd1) & (ii_state == 1'd0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (p_Result_s_fu_363_p3 == 1'd0) & (currWord_last_V_fu_355_p3 == 1'd1) & (currWord_keep_V_3_fu_345_p4 == 64'd1152921504606846975))) begin
        ap_phi_reg_pp0_iter1_currWord_keep_V_reg_225 <= 64'd18446744073709551615;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter1_currWord_keep_V_reg_225 <= ap_phi_reg_pp0_iter0_currWord_keep_V_reg_225;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (tmp_i_nbreadreq_fu_142_p3 == 1'd1) & (ii_state == 1'd0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (currWord_last_V_fu_355_p3 == 1'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (tmp_i_nbreadreq_fu_142_p3 == 1'd1) & (ii_state == 1'd0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (p_Result_s_fu_363_p3 == 1'd1) & (currWord_last_V_fu_355_p3 == 1'd1)))) begin
        ap_phi_reg_pp0_iter1_currWord_last_V_14_reg_164 <= 1'd0;
    end else if (((~(currWord_keep_V_3_fu_345_p4 == 64'd15) & ~(currWord_keep_V_3_fu_345_p4 == 64'd255) & ~(currWord_keep_V_3_fu_345_p4 == 64'd4095) & ~(currWord_keep_V_3_fu_345_p4 == 64'd65535) & ~(currWord_keep_V_3_fu_345_p4 == 64'd1048575) & ~(currWord_keep_V_3_fu_345_p4 == 64'd16777215) & ~(currWord_keep_V_3_fu_345_p4 == 64'd268435455) & ~(currWord_keep_V_3_fu_345_p4 == 64'd4294967295) & ~(currWord_keep_V_3_fu_345_p4 == 64'd68719476735) & ~(currWord_keep_V_3_fu_345_p4 == 64'd1099511627775) & ~(currWord_keep_V_3_fu_345_p4 == 64'd17592186044415) & ~(currWord_keep_V_3_fu_345_p4 == 64'd281474976710655) & ~(currWord_keep_V_3_fu_345_p4 == 64'd4503599627370495) & ~(currWord_keep_V_3_fu_345_p4 == 64'd72057594037927935) & ~(currWord_keep_V_3_fu_345_p4 == 64'd1152921504606846975) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_i_nbreadreq_fu_142_p3 == 1'd1) & (ii_state == 1'd0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (p_Result_s_fu_363_p3 == 1'd0) & (currWord_last_V_fu_355_p3 == 1'd1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (tmp_i_nbreadreq_fu_142_p3 == 1'd1) & (ii_state == 1'd0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (p_Result_s_fu_363_p3 == 1'd0) & (currWord_last_V_fu_355_p3 == 1'd1) & (currWord_keep_V_3_fu_345_p4 == 64'd15)) | ((1'b0 == ap_block_pp0_stage0_11001) & (tmp_i_nbreadreq_fu_142_p3 == 1'd1) & (ii_state == 1'd0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (p_Result_s_fu_363_p3 == 1'd0) & (currWord_last_V_fu_355_p3 == 1'd1) & (currWord_keep_V_3_fu_345_p4 == 64'd255)) | ((1'b0 == ap_block_pp0_stage0_11001) & (tmp_i_nbreadreq_fu_142_p3 == 1'd1) & (ii_state == 1'd0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (p_Result_s_fu_363_p3 == 1'd0) & (currWord_last_V_fu_355_p3 == 1'd1) & (currWord_keep_V_3_fu_345_p4 == 64'd4095)) | ((1'b0 == ap_block_pp0_stage0_11001) & (tmp_i_nbreadreq_fu_142_p3 == 1'd1) & (ii_state == 1'd0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (p_Result_s_fu_363_p3 == 1'd0) & (currWord_last_V_fu_355_p3 == 1'd1) & (currWord_keep_V_3_fu_345_p4 == 64'd65535)) | ((1'b0 == ap_block_pp0_stage0_11001) & (tmp_i_nbreadreq_fu_142_p3 == 1'd1) & (ii_state == 1'd0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (p_Result_s_fu_363_p3 == 1'd0) & (currWord_last_V_fu_355_p3 == 1'd1) & (currWord_keep_V_3_fu_345_p4 == 64'd1048575)) | ((1'b0 == ap_block_pp0_stage0_11001) & (tmp_i_nbreadreq_fu_142_p3 == 1'd1) & (ii_state == 1'd0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (p_Result_s_fu_363_p3 == 1'd0) & (currWord_last_V_fu_355_p3 == 1'd1) & (currWord_keep_V_3_fu_345_p4 == 64'd16777215)) | ((1'b0 == ap_block_pp0_stage0_11001) & (tmp_i_nbreadreq_fu_142_p3 == 1'd1) & (ii_state == 1'd0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (p_Result_s_fu_363_p3 == 1'd0) & (currWord_last_V_fu_355_p3 == 1'd1) & (currWord_keep_V_3_fu_345_p4 == 64'd268435455)) | ((1'b0 == ap_block_pp0_stage0_11001) & (tmp_i_nbreadreq_fu_142_p3 == 1'd1) & (ii_state == 1'd0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (p_Result_s_fu_363_p3 == 1'd0) & (currWord_last_V_fu_355_p3 == 1'd1) & (currWord_keep_V_3_fu_345_p4 == 64'd4294967295)) | ((1'b0 == ap_block_pp0_stage0_11001) & (tmp_i_nbreadreq_fu_142_p3 == 1'd1) & (ii_state == 1'd0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (p_Result_s_fu_363_p3 == 1'd0) & (currWord_last_V_fu_355_p3 == 1'd1) & (currWord_keep_V_3_fu_345_p4 == 64'd68719476735)) | ((1'b0 == ap_block_pp0_stage0_11001) & (tmp_i_nbreadreq_fu_142_p3 == 1'd1) & (ii_state == 1'd0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (p_Result_s_fu_363_p3 == 1'd0) & (currWord_last_V_fu_355_p3 == 1'd1) & (currWord_keep_V_3_fu_345_p4 == 64'd1099511627775)) | ((1'b0 == ap_block_pp0_stage0_11001) & (tmp_i_nbreadreq_fu_142_p3 == 1'd1) & (ii_state == 1'd0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (p_Result_s_fu_363_p3 == 1'd0) & (currWord_last_V_fu_355_p3 == 1'd1) & (currWord_keep_V_3_fu_345_p4 == 64'd17592186044415)) | ((1'b0 == ap_block_pp0_stage0_11001) & (tmp_i_nbreadreq_fu_142_p3 == 1'd1) & (ii_state == 1'd0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (p_Result_s_fu_363_p3 == 1'd0) & (currWord_last_V_fu_355_p3 == 1'd1) & (currWord_keep_V_3_fu_345_p4 == 64'd281474976710655)) | ((1'b0 == ap_block_pp0_stage0_11001) & (tmp_i_nbreadreq_fu_142_p3 == 1'd1) & (ii_state == 1'd0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (p_Result_s_fu_363_p3 == 1'd0) & (currWord_last_V_fu_355_p3 == 1'd1) & (currWord_keep_V_3_fu_345_p4 == 64'd4503599627370495)) | ((1'b0 == ap_block_pp0_stage0_11001) & (tmp_i_nbreadreq_fu_142_p3 == 1'd1) & (ii_state == 1'd0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (p_Result_s_fu_363_p3 == 1'd0) & (currWord_last_V_fu_355_p3 == 1'd1) & (currWord_keep_V_3_fu_345_p4 == 64'd72057594037927935)) | ((1'b0 == ap_block_pp0_stage0_11001) & (tmp_i_nbreadreq_fu_142_p3 == 1'd1) & (ii_state == 1'd0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (p_Result_s_fu_363_p3 == 1'd0) & (currWord_last_V_fu_355_p3 == 1'd1) & (currWord_keep_V_3_fu_345_p4 == 64'd1152921504606846975)))) begin
        ap_phi_reg_pp0_iter1_currWord_last_V_14_reg_164 <= 1'd1;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter1_currWord_last_V_14_reg_164 <= ap_phi_reg_pp0_iter0_currWord_last_V_14_reg_164;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_213)) begin
        if ((ii_state_load_load_fu_337_p1 == 1'd1)) begin
            ii_state <= 1'd0;
        end else if ((1'b1 == ap_condition_277)) begin
            ii_state <= 1'd1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ii_state_load_reg_578 <= ii_state;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ii_state == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_i_reg_582 <= tmp_i_nbreadreq_fu_142_p3;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b0)) begin
        ap_idle_pp0_0to0 = 1'b1;
    end else begin
        ap_idle_pp0_0to0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0_0to0 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0) & (ii_state_load_reg_578 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op63_write_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        m_axis_tx_data_internal_blk_n = m_axis_tx_data_internal_full_n;
    end else begin
        m_axis_tx_data_internal_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_302)) begin
        if ((ii_state_load_reg_578 == 1'd1)) begin
            m_axis_tx_data_internal_din = 1024'd247330401473104534261619639968786146528741724074299531826253543401783125772385288826142861512346249641625785898519690754701842907104041972773854397281091717113111510975889135;
        end else if ((ap_predicate_op63_write_state2 == 1'b1)) begin
            m_axis_tx_data_internal_din = zext_ln174_fu_573_p1;
        end else begin
            m_axis_tx_data_internal_din = 'bx;
        end
    end else begin
        m_axis_tx_data_internal_din = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ii_state_load_reg_578 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op63_write_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        m_axis_tx_data_internal_write = 1'b1;
    end else begin
        m_axis_tx_data_internal_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_done_reg == 1'b0) & (ap_predicate_op16_read_state1 == 1'b1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tx_ip2crcFifo_blk_n = tx_ip2crcFifo_empty_n;
    end else begin
        tx_ip2crcFifo_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op16_read_state1 == 1'b1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tx_ip2crcFifo_read = 1'b1;
    end else begin
        tx_ip2crcFifo_read = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((ap_done_reg == 1'b1) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (((ii_state_load_reg_578 == 1'd1) & (m_axis_tx_data_internal_full_n == 1'b0)) | ((ap_predicate_op63_write_state2 == 1'b1) & (m_axis_tx_data_internal_full_n == 1'b0)))) | ((ap_start == 1'b1) & ((ap_done_reg == 1'b1) | ((ap_predicate_op16_read_state1 == 1'b1) & (tx_ip2crcFifo_empty_n == 1'b0)))));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_done_reg == 1'b1) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (((ii_state_load_reg_578 == 1'd1) & (m_axis_tx_data_internal_full_n == 1'b0)) | ((ap_predicate_op63_write_state2 == 1'b1) & (m_axis_tx_data_internal_full_n == 1'b0)))) | ((ap_start == 1'b1) & ((ap_done_reg == 1'b1) | ((ap_predicate_op16_read_state1 == 1'b1) & (tx_ip2crcFifo_empty_n == 1'b0)))));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_done_reg == 1'b1) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (((ii_state_load_reg_578 == 1'd1) & (m_axis_tx_data_internal_full_n == 1'b0)) | ((ap_predicate_op63_write_state2 == 1'b1) & (m_axis_tx_data_internal_full_n == 1'b0)))) | ((ap_start == 1'b1) & ((ap_done_reg == 1'b1) | ((ap_predicate_op16_read_state1 == 1'b1) & (tx_ip2crcFifo_empty_n == 1'b0)))));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = ((ap_done_reg == 1'b1) | ((ap_predicate_op16_read_state1 == 1'b1) & (tx_ip2crcFifo_empty_n == 1'b0)));
end

always @ (*) begin
    ap_block_state2_pp0_stage0_iter1 = (((ii_state_load_reg_578 == 1'd1) & (m_axis_tx_data_internal_full_n == 1'b0)) | ((ap_predicate_op63_write_state2 == 1'b1) & (m_axis_tx_data_internal_full_n == 1'b0)));
end

always @ (*) begin
    ap_condition_213 = ((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_277 = ((tmp_i_nbreadreq_fu_142_p3 == 1'd1) & (ii_state == 1'd0) & (p_Result_s_fu_363_p3 == 1'd1) & (currWord_last_V_fu_355_p3 == 1'd1));
end

always @ (*) begin
    ap_condition_302 = ((1'b0 == ap_block_pp0_stage0_01001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start;

assign ap_phi_reg_pp0_iter0_currWord_data_V_24_reg_296 = 'bx;

assign ap_phi_reg_pp0_iter0_currWord_keep_V_reg_225 = 'bx;

assign ap_phi_reg_pp0_iter0_currWord_last_V_14_reg_164 = 'bx;

always @ (*) begin
    ap_predicate_op16_read_state1 = ((tmp_i_nbreadreq_fu_142_p3 == 1'd1) & (ii_state == 1'd0));
end

always @ (*) begin
    ap_predicate_op63_write_state2 = ((tmp_i_reg_582 == 1'd1) & (ii_state_load_reg_578 == 1'd0));
end

assign currWord_data_V_25_fu_341_p1 = tx_ip2crcFifo_dout[511:0];

assign currWord_keep_V_3_fu_345_p4 = {{tx_ip2crcFifo_dout[575:512]}};

assign currWord_last_V_fu_355_p3 = tx_ip2crcFifo_dout[1024'd576];

assign ii_state_load_load_fu_337_p1 = ii_state;

assign p_Result_45_fu_539_p5 = {{currWord_data_V_25_fu_341_p1[511:64]}, {32'd3735928559}, {currWord_data_V_25_fu_341_p1[31:0]}};

assign p_Result_46_fu_527_p5 = {{currWord_data_V_25_fu_341_p1[511:96]}, {32'd3735928559}, {currWord_data_V_25_fu_341_p1[63:0]}};

assign p_Result_47_fu_515_p5 = {{currWord_data_V_25_fu_341_p1[511:128]}, {32'd3735928559}, {currWord_data_V_25_fu_341_p1[95:0]}};

assign p_Result_48_fu_503_p5 = {{currWord_data_V_25_fu_341_p1[511:160]}, {32'd3735928559}, {currWord_data_V_25_fu_341_p1[127:0]}};

assign p_Result_49_fu_491_p5 = {{currWord_data_V_25_fu_341_p1[511:192]}, {32'd3735928559}, {currWord_data_V_25_fu_341_p1[159:0]}};

assign p_Result_50_fu_479_p5 = {{currWord_data_V_25_fu_341_p1[511:224]}, {32'd3735928559}, {currWord_data_V_25_fu_341_p1[191:0]}};

assign p_Result_51_fu_467_p5 = {{currWord_data_V_25_fu_341_p1[511:256]}, {32'd3735928559}, {currWord_data_V_25_fu_341_p1[223:0]}};

assign p_Result_52_fu_455_p5 = {{currWord_data_V_25_fu_341_p1[511:288]}, {32'd3735928559}, {currWord_data_V_25_fu_341_p1[255:0]}};

assign p_Result_53_fu_443_p5 = {{currWord_data_V_25_fu_341_p1[511:320]}, {32'd3735928559}, {currWord_data_V_25_fu_341_p1[287:0]}};

assign p_Result_54_fu_431_p5 = {{currWord_data_V_25_fu_341_p1[511:352]}, {32'd3735928559}, {currWord_data_V_25_fu_341_p1[319:0]}};

assign p_Result_55_fu_419_p5 = {{currWord_data_V_25_fu_341_p1[511:384]}, {32'd3735928559}, {currWord_data_V_25_fu_341_p1[351:0]}};

assign p_Result_56_fu_407_p5 = {{currWord_data_V_25_fu_341_p1[511:416]}, {32'd3735928559}, {currWord_data_V_25_fu_341_p1[383:0]}};

assign p_Result_57_fu_395_p5 = {{currWord_data_V_25_fu_341_p1[511:448]}, {32'd3735928559}, {currWord_data_V_25_fu_341_p1[415:0]}};

assign p_Result_58_fu_383_p5 = {{currWord_data_V_25_fu_341_p1[511:480]}, {32'd3735928559}, {currWord_data_V_25_fu_341_p1[447:0]}};

assign p_Result_59_fu_371_p5 = {{32'd3735928559}, {currWord_data_V_25_fu_341_p1[479:0]}};

assign p_Result_s_fu_363_p3 = tx_ip2crcFifo_dout[32'd575];

assign tmp_fu_563_p4 = {{{ap_phi_reg_pp0_iter1_currWord_last_V_14_reg_164}, {ap_phi_reg_pp0_iter1_currWord_keep_V_reg_225}}, {ap_phi_reg_pp0_iter1_currWord_data_V_24_reg_296}};

assign tmp_i_nbreadreq_fu_142_p3 = tx_ip2crcFifo_empty_n;

assign zext_ln174_fu_573_p1 = tmp_fu_563_p4;

endmodule //rocev2_top_insert_icrc_512_0_s
