Running : C:\Xilinx\10.1\ISE\bin\nt\unwrapped\fuse.exe -ise
D:/andres/Tp_2/Tp_2/Tp_2.ise -intstyle ise -incremental -o
simulacion_isim_fit.exe -prj simulacion_fit.prj -top simulacion
Determining compilation order of HDL files
Analyzing VHDL file netgen/fit/Tp_2_timesim.vhd
Restoring VHDL parse-tree ieee.std_logic_1164 from
c:/xilinx/10.1/ise/vhdl/hdp/nt/ieee/std_logic_1164.vdb
Restoring VHDL parse-tree std.standard from
c:/xilinx/10.1/ise/vhdl/hdp/nt/std/standard.vdb
Restoring VHDL parse-tree simprim.vcomponents from
c:/xilinx/10.1/ise/vhdl/hdp/nt/simprim/simprim.vdbl
Restoring VHDL parse-tree ieee.vital_timing from
c:/xilinx/10.1/ise/vhdl/hdp/nt/ieee/vital_timing.vdb
Restoring VHDL parse-tree std.textio from
c:/xilinx/10.1/ise/vhdl/hdp/nt/std/textio.vdb
Restoring VHDL parse-tree simprim.vpackage from
c:/xilinx/10.1/ise/vhdl/hdp/nt/simprim/simprim.vdbl
Restoring VHDL parse-tree ieee.vital_primitives from
c:/xilinx/10.1/ise/vhdl/hdp/nt/ieee/vital_primitives.vdb
Analyzing VHDL file simulacion.vhw
Restoring VHDL parse-tree ieee.std_logic_arith from
c:/xilinx/10.1/ise/vhdl/hdp/nt/ieee/std_logic_arith.vdb
Restoring VHDL parse-tree ieee.std_logic_unsigned from
c:/xilinx/10.1/ise/vhdl/hdp/nt/ieee/std_logic_unsigned.vdb
Restoring VHDL parse-tree ieee.std_logic_textio from
c:/xilinx/10.1/ise/vhdl/hdp/nt/ieee/std_logic_textio.vdb
Saving VHDL parse-tree work.tp_2 into d:/andres/tp_2/tp_2/isim/work/tp_2.vdb
Saving VHDL parse-tree work.simulacion into
d:/andres/tp_2/tp_2/isim/work/simulacion.vdb
Starting static elaboration
Restoring VHDL parse-tree simprim.x_buf from
c:/xilinx/10.1/ise/vhdl/hdp/nt/simprim/simprim.vdbl
Restoring VHDL parse-tree simprim.x_xor2 from
c:/xilinx/10.1/ise/vhdl/hdp/nt/simprim/simprim.vdbl
Restoring VHDL parse-tree simprim.x_zero from
c:/xilinx/10.1/ise/vhdl/hdp/nt/simprim/simprim.vdbl
Restoring VHDL parse-tree simprim.x_and3 from
c:/xilinx/10.1/ise/vhdl/hdp/nt/simprim/simprim.vdbl
Restoring VHDL parse-tree simprim.x_and4 from
c:/xilinx/10.1/ise/vhdl/hdp/nt/simprim/simprim.vdbl
Restoring VHDL parse-tree simprim.x_or2 from
c:/xilinx/10.1/ise/vhdl/hdp/nt/simprim/simprim.vdbl
Restoring VHDL parse-tree simprim.x_or3 from
c:/xilinx/10.1/ise/vhdl/hdp/nt/simprim/simprim.vdbl
Restoring VHDL parse-tree simprim.x_and2 from
c:/xilinx/10.1/ise/vhdl/hdp/nt/simprim/simprim.vdbl
Restoring VHDL parse-tree simprim.x_or4 from
c:/xilinx/10.1/ise/vhdl/hdp/nt/simprim/simprim.vdbl
Restoring VHDL parse-tree simprim.x_inv from
c:/xilinx/10.1/ise/vhdl/hdp/nt/simprim/simprim.vdbl
Restoring VHDL parse-tree simprim.x_roc from
c:/xilinx/10.1/ise/vhdl/hdp/nt/simprim/simprim.vdbl
Completed static elaboration
Fuse Memory Usage: 66568 Kb
Fuse CPU Usage: 765 ms
Using precompiled package standard from library std
Using precompiled package std_logic_1164 from library ieee
Using precompiled package std_logic_arith from library ieee
Using precompiled package std_logic_unsigned from library ieee
Using precompiled package textio from library std
Using precompiled package std_logic_textio from library ieee
Using precompiled package vital_timing from library ieee
Using precompiled package vital_primitives from library ieee
Compiling package vcomponents
Compiling package vpackage
Compiling architecture x_buf_v of entity x_buf
[\X_BUF(true,true,"UNPLACED",(0,0...]
Compiling architecture x_xor2_v of entity x_xor2
[\X_XOR2(true,true,"UNPLACED",(0,...]
Compiling architecture x_zero_v of entity x_zero [\X_ZERO("UNPLACED")\]
Compiling architecture x_and3_v of entity x_and3
[\X_AND3(true,true,"UNPLACED",(0,...]
Compiling architecture x_and4_v of entity x_and4
[\X_AND4(true,true,"UNPLACED",(0,...]
Compiling architecture x_or2_v of entity x_or2
[\X_OR2(true,true,"UNPLACED",(0,0...]
Compiling architecture x_or3_v of entity x_or3
[\X_OR3(true,true,"UNPLACED",(0,0...]
Compiling architecture x_and2_v of entity x_and2
[\X_AND2(true,true,"UNPLACED",(0,...]
Compiling architecture x_or4_v of entity x_or4
[\X_OR4(true,true,"UNPLACED",(0,0...]
Compiling architecture x_inv_v of entity x_inv
[\X_INV(true,true,"UNPLACED",(0,0...]
Compiling architecture x_roc_v of entity x_roc
[\X_ROC("UNPLACED",100000000,"*")...]
Compiling architecture structure of entity tp_2 [tp_2_default]
Compiling architecture testbench_arch of entity simulacion
Compiled 35 VHDL Units
Built simulation executable simulacion_isim_fit.exe
Fuse Memory Usage: 68876 Kb
Fuse CPU Usage: 905 ms
