;
; File Name: cyfitteriar.inc
; 
; PSoC Creator  4.4
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2020 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

#ifndef INCLUDED_CYFITTERIAR_INC
#define INCLUDED_CYFITTERIAR_INC
    INCLUDE cydeviceiar.inc
    INCLUDE cydeviceiar_trm.inc

/* ADC */
ADC_ADC_SAR__CLK EQU CYREG_SAR1_CLK
ADC_ADC_SAR__CSR0 EQU CYREG_SAR1_CSR0
ADC_ADC_SAR__CSR1 EQU CYREG_SAR1_CSR1
ADC_ADC_SAR__CSR2 EQU CYREG_SAR1_CSR2
ADC_ADC_SAR__CSR3 EQU CYREG_SAR1_CSR3
ADC_ADC_SAR__CSR4 EQU CYREG_SAR1_CSR4
ADC_ADC_SAR__CSR5 EQU CYREG_SAR1_CSR5
ADC_ADC_SAR__CSR6 EQU CYREG_SAR1_CSR6
ADC_ADC_SAR__PM_ACT_CFG EQU CYREG_PM_ACT_CFG11
ADC_ADC_SAR__PM_ACT_MSK EQU 0x02
ADC_ADC_SAR__PM_STBY_CFG EQU CYREG_PM_STBY_CFG11
ADC_ADC_SAR__PM_STBY_MSK EQU 0x02
ADC_ADC_SAR__SW0 EQU CYREG_SAR1_SW0
ADC_ADC_SAR__SW2 EQU CYREG_SAR1_SW2
ADC_ADC_SAR__SW3 EQU CYREG_SAR1_SW3
ADC_ADC_SAR__SW4 EQU CYREG_SAR1_SW4
ADC_ADC_SAR__SW6 EQU CYREG_SAR1_SW6
ADC_ADC_SAR__TR0 EQU CYREG_SAR1_TR0
ADC_ADC_SAR__WRK0 EQU CYREG_SAR1_WRK0
ADC_ADC_SAR__WRK1 EQU CYREG_SAR1_WRK1
ADC_IRQ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
ADC_IRQ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
ADC_IRQ__INTC_MASK EQU 0x10
ADC_IRQ__INTC_NUMBER EQU 4
ADC_IRQ__INTC_PRIOR_NUM EQU 7
ADC_IRQ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_4
ADC_IRQ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
ADC_IRQ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
ADC_theACLK__CFG0 EQU CYREG_CLKDIST_ACFG0_CFG0
ADC_theACLK__CFG1 EQU CYREG_CLKDIST_ACFG0_CFG1
ADC_theACLK__CFG2 EQU CYREG_CLKDIST_ACFG0_CFG2
ADC_theACLK__CFG2_SRC_SEL_MASK EQU 0x07
ADC_theACLK__CFG3 EQU CYREG_CLKDIST_ACFG0_CFG3
ADC_theACLK__CFG3_PHASE_DLY_MASK EQU 0x0F
ADC_theACLK__INDEX EQU 0x00
ADC_theACLK__PM_ACT_CFG EQU CYREG_PM_ACT_CFG1
ADC_theACLK__PM_ACT_MSK EQU 0x01
ADC_theACLK__PM_STBY_CFG EQU CYREG_PM_STBY_CFG1
ADC_theACLK__PM_STBY_MSK EQU 0x01

/* LCD */
LCD_LCDPort__0__INTTYPE EQU CYREG_PICU2_INTTYPE0
LCD_LCDPort__0__MASK EQU 0x01
LCD_LCDPort__0__PC EQU CYREG_PRT2_PC0
LCD_LCDPort__0__PORT EQU 2
LCD_LCDPort__0__SHIFT EQU 0
LCD_LCDPort__1__INTTYPE EQU CYREG_PICU2_INTTYPE1
LCD_LCDPort__1__MASK EQU 0x02
LCD_LCDPort__1__PC EQU CYREG_PRT2_PC1
LCD_LCDPort__1__PORT EQU 2
LCD_LCDPort__1__SHIFT EQU 1
LCD_LCDPort__2__INTTYPE EQU CYREG_PICU2_INTTYPE2
LCD_LCDPort__2__MASK EQU 0x04
LCD_LCDPort__2__PC EQU CYREG_PRT2_PC2
LCD_LCDPort__2__PORT EQU 2
LCD_LCDPort__2__SHIFT EQU 2
LCD_LCDPort__3__INTTYPE EQU CYREG_PICU2_INTTYPE3
LCD_LCDPort__3__MASK EQU 0x08
LCD_LCDPort__3__PC EQU CYREG_PRT2_PC3
LCD_LCDPort__3__PORT EQU 2
LCD_LCDPort__3__SHIFT EQU 3
LCD_LCDPort__4__INTTYPE EQU CYREG_PICU2_INTTYPE4
LCD_LCDPort__4__MASK EQU 0x10
LCD_LCDPort__4__PC EQU CYREG_PRT2_PC4
LCD_LCDPort__4__PORT EQU 2
LCD_LCDPort__4__SHIFT EQU 4
LCD_LCDPort__5__INTTYPE EQU CYREG_PICU2_INTTYPE5
LCD_LCDPort__5__MASK EQU 0x20
LCD_LCDPort__5__PC EQU CYREG_PRT2_PC5
LCD_LCDPort__5__PORT EQU 2
LCD_LCDPort__5__SHIFT EQU 5
LCD_LCDPort__6__INTTYPE EQU CYREG_PICU2_INTTYPE6
LCD_LCDPort__6__MASK EQU 0x40
LCD_LCDPort__6__PC EQU CYREG_PRT2_PC6
LCD_LCDPort__6__PORT EQU 2
LCD_LCDPort__6__SHIFT EQU 6
LCD_LCDPort__AG EQU CYREG_PRT2_AG
LCD_LCDPort__AMUX EQU CYREG_PRT2_AMUX
LCD_LCDPort__BIE EQU CYREG_PRT2_BIE
LCD_LCDPort__BIT_MASK EQU CYREG_PRT2_BIT_MASK
LCD_LCDPort__BYP EQU CYREG_PRT2_BYP
LCD_LCDPort__CTL EQU CYREG_PRT2_CTL
LCD_LCDPort__DM0 EQU CYREG_PRT2_DM0
LCD_LCDPort__DM1 EQU CYREG_PRT2_DM1
LCD_LCDPort__DM2 EQU CYREG_PRT2_DM2
LCD_LCDPort__DR EQU CYREG_PRT2_DR
LCD_LCDPort__INP_DIS EQU CYREG_PRT2_INP_DIS
LCD_LCDPort__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
LCD_LCDPort__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
LCD_LCDPort__LCD_EN EQU CYREG_PRT2_LCD_EN
LCD_LCDPort__MASK EQU 0x7F
LCD_LCDPort__PORT EQU 2
LCD_LCDPort__PRT EQU CYREG_PRT2_PRT
LCD_LCDPort__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
LCD_LCDPort__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
LCD_LCDPort__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
LCD_LCDPort__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
LCD_LCDPort__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
LCD_LCDPort__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
LCD_LCDPort__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
LCD_LCDPort__PS EQU CYREG_PRT2_PS
LCD_LCDPort__SHIFT EQU 0
LCD_LCDPort__SLW EQU CYREG_PRT2_SLW

/* PWM */
PWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB09_10_ACTL
PWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB09_10_CTL
PWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB09_10_CTL
PWM_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB09_10_CTL
PWM_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB09_10_CTL
PWM_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB09_10_MSK
PWM_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB09_10_MSK
PWM_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB09_10_MSK
PWM_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB09_10_MSK
PWM_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
PWM_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
PWM_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB09_ACTL
PWM_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB09_CTL
PWM_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB09_ST_CTL
PWM_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B0_UDB09_CTL
PWM_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB09_ST_CTL
PWM_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
PWM_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB09_MSK_ACTL
PWM_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB09_MSK_ACTL
PWM_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB09_MSK
PWM_PWMUDB_genblk8_stsreg__0__MASK EQU 0x01
PWM_PWMUDB_genblk8_stsreg__0__POS EQU 0
PWM_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB09_10_ACTL
PWM_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB09_10_ST
PWM_PWMUDB_genblk8_stsreg__2__MASK EQU 0x04
PWM_PWMUDB_genblk8_stsreg__2__POS EQU 2
PWM_PWMUDB_genblk8_stsreg__3__MASK EQU 0x08
PWM_PWMUDB_genblk8_stsreg__3__POS EQU 3
PWM_PWMUDB_genblk8_stsreg__MASK EQU 0x0D
PWM_PWMUDB_genblk8_stsreg__MASK_REG EQU CYREG_B0_UDB09_MSK
PWM_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB09_MSK_ACTL
PWM_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB09_MSK_ACTL
PWM_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB09_ACTL
PWM_PWMUDB_genblk8_stsreg__STATUS_CNT_REG EQU CYREG_B0_UDB09_ST_CTL
PWM_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG EQU CYREG_B0_UDB09_ST_CTL
PWM_PWMUDB_genblk8_stsreg__STATUS_REG EQU CYREG_B0_UDB09_ST
PWM_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB09_10_A0
PWM_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB09_10_A1
PWM_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB09_10_D0
PWM_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB09_10_D1
PWM_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB09_10_ACTL
PWM_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB09_10_F0
PWM_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB09_10_F1
PWM_PWMUDB_sP8_pwmdp_u0__A0_A1_REG EQU CYREG_B0_UDB09_A0_A1
PWM_PWMUDB_sP8_pwmdp_u0__A0_REG EQU CYREG_B0_UDB09_A0
PWM_PWMUDB_sP8_pwmdp_u0__A1_REG EQU CYREG_B0_UDB09_A1
PWM_PWMUDB_sP8_pwmdp_u0__D0_D1_REG EQU CYREG_B0_UDB09_D0_D1
PWM_PWMUDB_sP8_pwmdp_u0__D0_REG EQU CYREG_B0_UDB09_D0
PWM_PWMUDB_sP8_pwmdp_u0__D1_REG EQU CYREG_B0_UDB09_D1
PWM_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB09_ACTL
PWM_PWMUDB_sP8_pwmdp_u0__F0_F1_REG EQU CYREG_B0_UDB09_F0_F1
PWM_PWMUDB_sP8_pwmdp_u0__F0_REG EQU CYREG_B0_UDB09_F0
PWM_PWMUDB_sP8_pwmdp_u0__F1_REG EQU CYREG_B0_UDB09_F1
PWM_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB09_MSK_ACTL
PWM_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB09_MSK_ACTL

/* Pin */
Pin__0__INTTYPE EQU CYREG_PICU15_INTTYPE5
Pin__0__MASK EQU 0x20
Pin__0__PC EQU CYREG_IO_PC_PRT15_PC5
Pin__0__PORT EQU 15
Pin__0__SHIFT EQU 5
Pin__AG EQU CYREG_PRT15_AG
Pin__AMUX EQU CYREG_PRT15_AMUX
Pin__BIE EQU CYREG_PRT15_BIE
Pin__BIT_MASK EQU CYREG_PRT15_BIT_MASK
Pin__BYP EQU CYREG_PRT15_BYP
Pin__CTL EQU CYREG_PRT15_CTL
Pin__DM0 EQU CYREG_PRT15_DM0
Pin__DM1 EQU CYREG_PRT15_DM1
Pin__DM2 EQU CYREG_PRT15_DM2
Pin__DR EQU CYREG_PRT15_DR
Pin__INP_DIS EQU CYREG_PRT15_INP_DIS
Pin__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
Pin__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
Pin__LCD_EN EQU CYREG_PRT15_LCD_EN
Pin__MASK EQU 0x20
Pin__PORT EQU 15
Pin__PRT EQU CYREG_PRT15_PRT
Pin__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
Pin__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
Pin__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
Pin__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
Pin__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
Pin__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
Pin__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
Pin__PS EQU CYREG_PRT15_PS
Pin__SHIFT EQU 5
Pin__SLW EQU CYREG_PRT15_SLW

/* Opamp */
Opamp_ABuf__CR EQU CYREG_OPAMP3_CR
Opamp_ABuf__MX EQU CYREG_OPAMP3_MX
Opamp_ABuf__NPUMP_OPAMP_TR0 EQU CYREG_NPUMP_OPAMP_TR0
Opamp_ABuf__PM_ACT_CFG EQU CYREG_PM_ACT_CFG4
Opamp_ABuf__PM_ACT_MSK EQU 0x08
Opamp_ABuf__PM_STBY_CFG EQU CYREG_PM_STBY_CFG4
Opamp_ABuf__PM_STBY_MSK EQU 0x08
Opamp_ABuf__RSVD EQU CYREG_OPAMP3_RSVD
Opamp_ABuf__SW EQU CYREG_OPAMP3_SW
Opamp_ABuf__TR0 EQU CYREG_OPAMP3_TR0
Opamp_ABuf__TR1 EQU CYREG_OPAMP3_TR1

/* PWMClk */
PWMClk__CFG0 EQU CYREG_CLKDIST_DCFG1_CFG0
PWMClk__CFG1 EQU CYREG_CLKDIST_DCFG1_CFG1
PWMClk__CFG2 EQU CYREG_CLKDIST_DCFG1_CFG2
PWMClk__CFG2_SRC_SEL_MASK EQU 0x07
PWMClk__INDEX EQU 0x01
PWMClk__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
PWMClk__PM_ACT_MSK EQU 0x02
PWMClk__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
PWMClk__PM_STBY_MSK EQU 0x02

/* Boton_1 */
Boton_1__0__INTTYPE EQU CYREG_PICU1_INTTYPE2
Boton_1__0__MASK EQU 0x04
Boton_1__0__PC EQU CYREG_PRT1_PC2
Boton_1__0__PORT EQU 1
Boton_1__0__SHIFT EQU 2
Boton_1__AG EQU CYREG_PRT1_AG
Boton_1__AMUX EQU CYREG_PRT1_AMUX
Boton_1__BIE EQU CYREG_PRT1_BIE
Boton_1__BIT_MASK EQU CYREG_PRT1_BIT_MASK
Boton_1__BYP EQU CYREG_PRT1_BYP
Boton_1__CTL EQU CYREG_PRT1_CTL
Boton_1__DM0 EQU CYREG_PRT1_DM0
Boton_1__DM1 EQU CYREG_PRT1_DM1
Boton_1__DM2 EQU CYREG_PRT1_DM2
Boton_1__DR EQU CYREG_PRT1_DR
Boton_1__INP_DIS EQU CYREG_PRT1_INP_DIS
Boton_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
Boton_1__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
Boton_1__LCD_EN EQU CYREG_PRT1_LCD_EN
Boton_1__MASK EQU 0x04
Boton_1__PORT EQU 1
Boton_1__PRT EQU CYREG_PRT1_PRT
Boton_1__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
Boton_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
Boton_1__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
Boton_1__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
Boton_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
Boton_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
Boton_1__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
Boton_1__PS EQU CYREG_PRT1_PS
Boton_1__SHIFT EQU 2
Boton_1__SLW EQU CYREG_PRT1_SLW

/* Boton_2 */
Boton_2__0__INTTYPE EQU CYREG_PICU1_INTTYPE4
Boton_2__0__MASK EQU 0x10
Boton_2__0__PC EQU CYREG_PRT1_PC4
Boton_2__0__PORT EQU 1
Boton_2__0__SHIFT EQU 4
Boton_2__AG EQU CYREG_PRT1_AG
Boton_2__AMUX EQU CYREG_PRT1_AMUX
Boton_2__BIE EQU CYREG_PRT1_BIE
Boton_2__BIT_MASK EQU CYREG_PRT1_BIT_MASK
Boton_2__BYP EQU CYREG_PRT1_BYP
Boton_2__CTL EQU CYREG_PRT1_CTL
Boton_2__DM0 EQU CYREG_PRT1_DM0
Boton_2__DM1 EQU CYREG_PRT1_DM1
Boton_2__DM2 EQU CYREG_PRT1_DM2
Boton_2__DR EQU CYREG_PRT1_DR
Boton_2__INP_DIS EQU CYREG_PRT1_INP_DIS
Boton_2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
Boton_2__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
Boton_2__LCD_EN EQU CYREG_PRT1_LCD_EN
Boton_2__MASK EQU 0x10
Boton_2__PORT EQU 1
Boton_2__PRT EQU CYREG_PRT1_PRT
Boton_2__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
Boton_2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
Boton_2__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
Boton_2__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
Boton_2__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
Boton_2__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
Boton_2__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
Boton_2__PS EQU CYREG_PRT1_PS
Boton_2__SHIFT EQU 4
Boton_2__SLW EQU CYREG_PRT1_SLW

/* Clock_1 */
Clock_1__CFG0 EQU CYREG_CLKDIST_DCFG2_CFG0
Clock_1__CFG1 EQU CYREG_CLKDIST_DCFG2_CFG1
Clock_1__CFG2 EQU CYREG_CLKDIST_DCFG2_CFG2
Clock_1__CFG2_SRC_SEL_MASK EQU 0x07
Clock_1__INDEX EQU 0x02
Clock_1__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_1__PM_ACT_MSK EQU 0x04
Clock_1__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_1__PM_STBY_MSK EQU 0x04

/* Clock_2 */
Clock_2__CFG0 EQU CYREG_CLKDIST_DCFG4_CFG0
Clock_2__CFG1 EQU CYREG_CLKDIST_DCFG4_CFG1
Clock_2__CFG2 EQU CYREG_CLKDIST_DCFG4_CFG2
Clock_2__CFG2_SRC_SEL_MASK EQU 0x07
Clock_2__INDEX EQU 0x04
Clock_2__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_2__PM_ACT_MSK EQU 0x10
Clock_2__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_2__PM_STBY_MSK EQU 0x10

/* Clock_3 */
Clock_3__CFG0 EQU CYREG_CLKDIST_DCFG3_CFG0
Clock_3__CFG1 EQU CYREG_CLKDIST_DCFG3_CFG1
Clock_3__CFG2 EQU CYREG_CLKDIST_DCFG3_CFG2
Clock_3__CFG2_SRC_SEL_MASK EQU 0x07
Clock_3__INDEX EQU 0x03
Clock_3__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_3__PM_ACT_MSK EQU 0x08
Clock_3__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_3__PM_STBY_MSK EQU 0x08

/* Counter */
Counter_CounterHW__CAP0 EQU CYREG_TMR0_CAP0
Counter_CounterHW__CAP1 EQU CYREG_TMR0_CAP1
Counter_CounterHW__CFG0 EQU CYREG_TMR0_CFG0
Counter_CounterHW__CFG1 EQU CYREG_TMR0_CFG1
Counter_CounterHW__CFG2 EQU CYREG_TMR0_CFG2
Counter_CounterHW__CNT_CMP0 EQU CYREG_TMR0_CNT_CMP0
Counter_CounterHW__CNT_CMP1 EQU CYREG_TMR0_CNT_CMP1
Counter_CounterHW__PER0 EQU CYREG_TMR0_PER0
Counter_CounterHW__PER1 EQU CYREG_TMR0_PER1
Counter_CounterHW__PM_ACT_CFG EQU CYREG_PM_ACT_CFG3
Counter_CounterHW__PM_ACT_MSK EQU 0x01
Counter_CounterHW__PM_STBY_CFG EQU CYREG_PM_STBY_CFG3
Counter_CounterHW__PM_STBY_MSK EQU 0x01
Counter_CounterHW__RT0 EQU CYREG_TMR0_RT0
Counter_CounterHW__RT1 EQU CYREG_TMR0_RT1
Counter_CounterHW__SR0 EQU CYREG_TMR0_SR0

/* Trigger */
Trigger__0__INTTYPE EQU CYREG_PICU1_INTTYPE7
Trigger__0__MASK EQU 0x80
Trigger__0__PC EQU CYREG_PRT1_PC7
Trigger__0__PORT EQU 1
Trigger__0__SHIFT EQU 7
Trigger__AG EQU CYREG_PRT1_AG
Trigger__AMUX EQU CYREG_PRT1_AMUX
Trigger__BIE EQU CYREG_PRT1_BIE
Trigger__BIT_MASK EQU CYREG_PRT1_BIT_MASK
Trigger__BYP EQU CYREG_PRT1_BYP
Trigger__CTL EQU CYREG_PRT1_CTL
Trigger__DM0 EQU CYREG_PRT1_DM0
Trigger__DM1 EQU CYREG_PRT1_DM1
Trigger__DM2 EQU CYREG_PRT1_DM2
Trigger__DR EQU CYREG_PRT1_DR
Trigger__INP_DIS EQU CYREG_PRT1_INP_DIS
Trigger__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
Trigger__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
Trigger__LCD_EN EQU CYREG_PRT1_LCD_EN
Trigger__MASK EQU 0x80
Trigger__PORT EQU 1
Trigger__PRT EQU CYREG_PRT1_PRT
Trigger__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
Trigger__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
Trigger__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
Trigger__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
Trigger__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
Trigger__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
Trigger__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
Trigger__PS EQU CYREG_PRT1_PS
Trigger__SHIFT EQU 7
Trigger__SLW EQU CYREG_PRT1_SLW

/* Timer_isr */
Timer_isr__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
Timer_isr__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
Timer_isr__INTC_MASK EQU 0x08
Timer_isr__INTC_NUMBER EQU 3
Timer_isr__INTC_PRIOR_NUM EQU 7
Timer_isr__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_3
Timer_isr__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
Timer_isr__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* Boton1_isr */
Boton1_isr__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
Boton1_isr__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
Boton1_isr__INTC_MASK EQU 0x01
Boton1_isr__INTC_NUMBER EQU 0
Boton1_isr__INTC_PRIOR_NUM EQU 7
Boton1_isr__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_0
Boton1_isr__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
Boton1_isr__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* Boton2_isr */
Boton2_isr__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
Boton2_isr__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
Boton2_isr__INTC_MASK EQU 0x02
Boton2_isr__INTC_NUMBER EQU 1
Boton2_isr__INTC_PRIOR_NUM EQU 7
Boton2_isr__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_1
Boton2_isr__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
Boton2_isr__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* Temperatura */
Temperatura__0__INTTYPE EQU CYREG_PICU3_INTTYPE5
Temperatura__0__MASK EQU 0x20
Temperatura__0__PC EQU CYREG_PRT3_PC5
Temperatura__0__PORT EQU 3
Temperatura__0__SHIFT EQU 5
Temperatura__AG EQU CYREG_PRT3_AG
Temperatura__AMUX EQU CYREG_PRT3_AMUX
Temperatura__BIE EQU CYREG_PRT3_BIE
Temperatura__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Temperatura__BYP EQU CYREG_PRT3_BYP
Temperatura__CTL EQU CYREG_PRT3_CTL
Temperatura__DM0 EQU CYREG_PRT3_DM0
Temperatura__DM1 EQU CYREG_PRT3_DM1
Temperatura__DM2 EQU CYREG_PRT3_DM2
Temperatura__DR EQU CYREG_PRT3_DR
Temperatura__INP_DIS EQU CYREG_PRT3_INP_DIS
Temperatura__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Temperatura__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Temperatura__LCD_EN EQU CYREG_PRT3_LCD_EN
Temperatura__MASK EQU 0x20
Temperatura__PORT EQU 3
Temperatura__PRT EQU CYREG_PRT3_PRT
Temperatura__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Temperatura__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Temperatura__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Temperatura__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Temperatura__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Temperatura__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Temperatura__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Temperatura__PS EQU CYREG_PRT3_PS
Temperatura__SHIFT EQU 5
Temperatura__SLW EQU CYREG_PRT3_SLW

/* Ultrasonido */
Ultrasonido__0__INTTYPE EQU CYREG_PICU1_INTTYPE6
Ultrasonido__0__MASK EQU 0x40
Ultrasonido__0__PC EQU CYREG_PRT1_PC6
Ultrasonido__0__PORT EQU 1
Ultrasonido__0__SHIFT EQU 6
Ultrasonido__AG EQU CYREG_PRT1_AG
Ultrasonido__AMUX EQU CYREG_PRT1_AMUX
Ultrasonido__BIE EQU CYREG_PRT1_BIE
Ultrasonido__BIT_MASK EQU CYREG_PRT1_BIT_MASK
Ultrasonido__BYP EQU CYREG_PRT1_BYP
Ultrasonido__CTL EQU CYREG_PRT1_CTL
Ultrasonido__DM0 EQU CYREG_PRT1_DM0
Ultrasonido__DM1 EQU CYREG_PRT1_DM1
Ultrasonido__DM2 EQU CYREG_PRT1_DM2
Ultrasonido__DR EQU CYREG_PRT1_DR
Ultrasonido__INP_DIS EQU CYREG_PRT1_INP_DIS
Ultrasonido__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
Ultrasonido__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
Ultrasonido__LCD_EN EQU CYREG_PRT1_LCD_EN
Ultrasonido__MASK EQU 0x40
Ultrasonido__PORT EQU 1
Ultrasonido__PRT EQU CYREG_PRT1_PRT
Ultrasonido__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
Ultrasonido__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
Ultrasonido__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
Ultrasonido__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
Ultrasonido__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
Ultrasonido__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
Ultrasonido__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
Ultrasonido__PS EQU CYREG_PRT1_PS
Ultrasonido__SHIFT EQU 6
Ultrasonido__SLW EQU CYREG_PRT1_SLW

/* timer_clock */
timer_clock__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
timer_clock__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
timer_clock__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
timer_clock__CFG2_SRC_SEL_MASK EQU 0x07
timer_clock__INDEX EQU 0x00
timer_clock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
timer_clock__PM_ACT_MSK EQU 0x01
timer_clock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
timer_clock__PM_STBY_MSK EQU 0x01

/* Contador_isr */
Contador_isr__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
Contador_isr__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
Contador_isr__INTC_MASK EQU 0x04
Contador_isr__INTC_NUMBER EQU 2
Contador_isr__INTC_PRIOR_NUM EQU 7
Contador_isr__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_2
Contador_isr__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
Contador_isr__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* Timer_TimerUDB */
Timer_TimerUDB_rstSts_stsreg__0__MASK EQU 0x01
Timer_TimerUDB_rstSts_stsreg__0__POS EQU 0
Timer_TimerUDB_rstSts_stsreg__1__MASK EQU 0x02
Timer_TimerUDB_rstSts_stsreg__1__POS EQU 1
Timer_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB10_11_ACTL
Timer_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG EQU CYREG_B1_UDB10_11_ST
Timer_TimerUDB_rstSts_stsreg__2__MASK EQU 0x04
Timer_TimerUDB_rstSts_stsreg__2__POS EQU 2
Timer_TimerUDB_rstSts_stsreg__3__MASK EQU 0x08
Timer_TimerUDB_rstSts_stsreg__3__POS EQU 3
Timer_TimerUDB_rstSts_stsreg__MASK EQU 0x0F
Timer_TimerUDB_rstSts_stsreg__MASK_REG EQU CYREG_B1_UDB10_MSK
Timer_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB10_ACTL
Timer_TimerUDB_rstSts_stsreg__STATUS_REG EQU CYREG_B1_UDB10_ST
Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__0__MASK EQU 0x01
Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__0__POS EQU 0
Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__1__MASK EQU 0x02
Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__1__POS EQU 1
Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB08_09_ACTL
Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB08_09_CTL
Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB08_09_CTL
Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB08_09_CTL
Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB08_09_CTL
Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB08_09_MSK
Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB08_09_MSK
Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB08_09_MSK
Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB08_09_MSK
Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__4__MASK EQU 0x10
Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__4__POS EQU 4
Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK EQU 0x80
Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS EQU 7
Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB08_ACTL
Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG EQU CYREG_B1_UDB08_CTL
Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG EQU CYREG_B1_UDB08_ST_CTL
Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG EQU CYREG_B1_UDB08_CTL
Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG EQU CYREG_B1_UDB08_ST_CTL
Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK EQU 0x93
Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG EQU CYREG_B1_UDB08_MSK
Timer_TimerUDB_sT24_timerdp_u0__16BIT_A0_REG EQU CYREG_B1_UDB08_09_A0
Timer_TimerUDB_sT24_timerdp_u0__16BIT_A1_REG EQU CYREG_B1_UDB08_09_A1
Timer_TimerUDB_sT24_timerdp_u0__16BIT_D0_REG EQU CYREG_B1_UDB08_09_D0
Timer_TimerUDB_sT24_timerdp_u0__16BIT_D1_REG EQU CYREG_B1_UDB08_09_D1
Timer_TimerUDB_sT24_timerdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB08_09_ACTL
Timer_TimerUDB_sT24_timerdp_u0__16BIT_F0_REG EQU CYREG_B1_UDB08_09_F0
Timer_TimerUDB_sT24_timerdp_u0__16BIT_F1_REG EQU CYREG_B1_UDB08_09_F1
Timer_TimerUDB_sT24_timerdp_u0__A0_A1_REG EQU CYREG_B1_UDB08_A0_A1
Timer_TimerUDB_sT24_timerdp_u0__A0_REG EQU CYREG_B1_UDB08_A0
Timer_TimerUDB_sT24_timerdp_u0__A1_REG EQU CYREG_B1_UDB08_A1
Timer_TimerUDB_sT24_timerdp_u0__D0_D1_REG EQU CYREG_B1_UDB08_D0_D1
Timer_TimerUDB_sT24_timerdp_u0__D0_REG EQU CYREG_B1_UDB08_D0
Timer_TimerUDB_sT24_timerdp_u0__D1_REG EQU CYREG_B1_UDB08_D1
Timer_TimerUDB_sT24_timerdp_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB08_ACTL
Timer_TimerUDB_sT24_timerdp_u0__F0_F1_REG EQU CYREG_B1_UDB08_F0_F1
Timer_TimerUDB_sT24_timerdp_u0__F0_REG EQU CYREG_B1_UDB08_F0
Timer_TimerUDB_sT24_timerdp_u0__F1_REG EQU CYREG_B1_UDB08_F1
Timer_TimerUDB_sT24_timerdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
Timer_TimerUDB_sT24_timerdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
Timer_TimerUDB_sT24_timerdp_u1__16BIT_A0_REG EQU CYREG_B1_UDB09_10_A0
Timer_TimerUDB_sT24_timerdp_u1__16BIT_A1_REG EQU CYREG_B1_UDB09_10_A1
Timer_TimerUDB_sT24_timerdp_u1__16BIT_D0_REG EQU CYREG_B1_UDB09_10_D0
Timer_TimerUDB_sT24_timerdp_u1__16BIT_D1_REG EQU CYREG_B1_UDB09_10_D1
Timer_TimerUDB_sT24_timerdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
Timer_TimerUDB_sT24_timerdp_u1__16BIT_F0_REG EQU CYREG_B1_UDB09_10_F0
Timer_TimerUDB_sT24_timerdp_u1__16BIT_F1_REG EQU CYREG_B1_UDB09_10_F1
Timer_TimerUDB_sT24_timerdp_u1__A0_A1_REG EQU CYREG_B1_UDB09_A0_A1
Timer_TimerUDB_sT24_timerdp_u1__A0_REG EQU CYREG_B1_UDB09_A0
Timer_TimerUDB_sT24_timerdp_u1__A1_REG EQU CYREG_B1_UDB09_A1
Timer_TimerUDB_sT24_timerdp_u1__D0_D1_REG EQU CYREG_B1_UDB09_D0_D1
Timer_TimerUDB_sT24_timerdp_u1__D0_REG EQU CYREG_B1_UDB09_D0
Timer_TimerUDB_sT24_timerdp_u1__D1_REG EQU CYREG_B1_UDB09_D1
Timer_TimerUDB_sT24_timerdp_u1__DP_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
Timer_TimerUDB_sT24_timerdp_u1__F0_F1_REG EQU CYREG_B1_UDB09_F0_F1
Timer_TimerUDB_sT24_timerdp_u1__F0_REG EQU CYREG_B1_UDB09_F0
Timer_TimerUDB_sT24_timerdp_u1__F1_REG EQU CYREG_B1_UDB09_F1
Timer_TimerUDB_sT24_timerdp_u2__16BIT_A0_REG EQU CYREG_B1_UDB10_11_A0
Timer_TimerUDB_sT24_timerdp_u2__16BIT_A1_REG EQU CYREG_B1_UDB10_11_A1
Timer_TimerUDB_sT24_timerdp_u2__16BIT_D0_REG EQU CYREG_B1_UDB10_11_D0
Timer_TimerUDB_sT24_timerdp_u2__16BIT_D1_REG EQU CYREG_B1_UDB10_11_D1
Timer_TimerUDB_sT24_timerdp_u2__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB10_11_ACTL
Timer_TimerUDB_sT24_timerdp_u2__16BIT_F0_REG EQU CYREG_B1_UDB10_11_F0
Timer_TimerUDB_sT24_timerdp_u2__16BIT_F1_REG EQU CYREG_B1_UDB10_11_F1
Timer_TimerUDB_sT24_timerdp_u2__A0_A1_REG EQU CYREG_B1_UDB10_A0_A1
Timer_TimerUDB_sT24_timerdp_u2__A0_REG EQU CYREG_B1_UDB10_A0
Timer_TimerUDB_sT24_timerdp_u2__A1_REG EQU CYREG_B1_UDB10_A1
Timer_TimerUDB_sT24_timerdp_u2__D0_D1_REG EQU CYREG_B1_UDB10_D0_D1
Timer_TimerUDB_sT24_timerdp_u2__D0_REG EQU CYREG_B1_UDB10_D0
Timer_TimerUDB_sT24_timerdp_u2__D1_REG EQU CYREG_B1_UDB10_D1
Timer_TimerUDB_sT24_timerdp_u2__DP_AUX_CTL_REG EQU CYREG_B1_UDB10_ACTL
Timer_TimerUDB_sT24_timerdp_u2__F0_F1_REG EQU CYREG_B1_UDB10_F0_F1
Timer_TimerUDB_sT24_timerdp_u2__F0_REG EQU CYREG_B1_UDB10_F0
Timer_TimerUDB_sT24_timerdp_u2__F1_REG EQU CYREG_B1_UDB10_F1

/* Miscellaneous */
BCLK__BUS_CLK__HZ EQU 24000000
BCLK__BUS_CLK__KHZ EQU 24000
BCLK__BUS_CLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 26
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E161069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 26
CYDEV_CHIP_MEMBER_4AA EQU 25
CYDEV_CHIP_MEMBER_4AB EQU 30
CYDEV_CHIP_MEMBER_4AC EQU 14
CYDEV_CHIP_MEMBER_4AD EQU 15
CYDEV_CHIP_MEMBER_4AE EQU 16
CYDEV_CHIP_MEMBER_4D EQU 20
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 27
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 24
CYDEV_CHIP_MEMBER_4I EQU 32
CYDEV_CHIP_MEMBER_4J EQU 21
CYDEV_CHIP_MEMBER_4K EQU 22
CYDEV_CHIP_MEMBER_4L EQU 31
CYDEV_CHIP_MEMBER_4M EQU 29
CYDEV_CHIP_MEMBER_4N EQU 11
CYDEV_CHIP_MEMBER_4O EQU 8
CYDEV_CHIP_MEMBER_4P EQU 28
CYDEV_CHIP_MEMBER_4Q EQU 17
CYDEV_CHIP_MEMBER_4R EQU 9
CYDEV_CHIP_MEMBER_4S EQU 12
CYDEV_CHIP_MEMBER_4T EQU 10
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_4V EQU 23
CYDEV_CHIP_MEMBER_4W EQU 13
CYDEV_CHIP_MEMBER_4X EQU 7
CYDEV_CHIP_MEMBER_4Y EQU 18
CYDEV_CHIP_MEMBER_4Z EQU 19
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 33
CYDEV_CHIP_MEMBER_FM3 EQU 37
CYDEV_CHIP_MEMBER_FM4 EQU 38
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 34
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 35
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 36
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4AA_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AB_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AC_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AD_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AE_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4T_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4V_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4W_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4X_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Y_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Z_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_ES EQU 17
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 33
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 33
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x0000001B
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
Dedicated_Output__INTTYPE EQU CYREG_PICU3_INTTYPE7
Dedicated_Output__MASK EQU 0x80
Dedicated_Output__PC EQU CYREG_PRT3_PC7
Dedicated_Output__PORT EQU 3
Dedicated_Output__SHIFT EQU 7
DMA_CHANNELS_USED__MASK0 EQU 0x00000000
CYDEV_BOOTLOADER_ENABLE EQU 0

#endif /* INCLUDED_CYFITTERIAR_INC */
