
****** Vivado v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source /home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/threeasc_aes_c_1/vivado_script.tcl
# set_param general.maxThreads 1
# add_files -norecurse aes_lib.vhd dual_mem.vhd aes_enc.vhd aes_fsm_enc.vhd
# if {[glob -nocomplain -directory "/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/threeasc_aes_c_1" "*.vh"] != ""} {
#   set_property is_global_include true [get_files [glob -nocomplain -directory "/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/threeasc_aes_c_1" "*.vh"]] 
# }
# if {[glob -nocomplain -directory "/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/threeasc_aes_c_1" "*.svh"] != ""} {
#   set_property is_global_include true [get_files [glob -nocomplain -directory "/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/threeasc_aes_c_1" "*.svh"]] 
# }
# synth_design -top aes_fsm_enc \
#     -part xc7a100tfgg676-1 \
#     -flatten_hierarchy rebuilt \
#     -gated_clock_conversion off \
#     -bufg 12 \
#     -directive AreaOptimized_high \
#     -fanout_limit 400 \
#     -no_lc \
#     -fsm_extraction auto \
#     -keep_equivalent_registers \
#     -resource_sharing off \
#     -cascade_dsp auto \
#     -control_set_opt_threshold auto \
#     -max_bram 0 \
#     -max_uram 0 \
#     -max_dsp 0 \
#     -max_bram_cascade_height 0 \
#     -max_uram_cascade_height 0 \
#     -shreg_min_size 5
Command: synth_design -top aes_fsm_enc -part xc7a100tfgg676-1 -flatten_hierarchy rebuilt -gated_clock_conversion off -bufg 12 -directive AreaOptimized_high -fanout_limit 400 -no_lc -fsm_extraction auto -keep_equivalent_registers -resource_sharing off -cascade_dsp auto -control_set_opt_threshold auto -max_bram 0 -max_uram 0 -max_dsp 0 -max_bram_cascade_height 0 -max_uram_cascade_height 0 -shreg_min_size 5
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Vivado_Tcl 4-288] User specified maximum number of block RAM allowed in design is 0
INFO: [Vivado_Tcl 4-551] User specified maximum number of Ultra RAM blocks allowed in design is 0
INFO: [Vivado_Tcl 4-287] User specified maximum number of block DSP allowed in design is 0
INFO: [Vivado_Tcl 4-549] User specified maximum number of BRAM that can be cascaded is 0
INFO: [Vivado_Tcl 4-550] User specified maximum number of URAM that can be cascaded is 0
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 1 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 6844
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2856.594 ; gain = 0.000 ; free physical = 272815 ; free virtual = 430364
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'aes_fsm_enc' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/threeasc_aes_c_1/aes_fsm_enc.vhd:37]
WARNING: [Synth 8-614] signal 'key_data_1' is read in the process but is not in the sensitivity list [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/threeasc_aes_c_1/aes_fsm_enc.vhd:66]
WARNING: [Synth 8-614] signal 'count' is read in the process but is not in the sensitivity list [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/threeasc_aes_c_1/aes_fsm_enc.vhd:66]
INFO: [Synth 8-638] synthesizing module 'aes_enc' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/threeasc_aes_c_1/aes_enc.vhd:36]
INFO: [Synth 8-638] synthesizing module 'dual_mem' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/threeasc_aes_c_1/dual_mem.vhd:33]
INFO: [Synth 8-256] done synthesizing module 'dual_mem' (1#1) [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/threeasc_aes_c_1/dual_mem.vhd:33]
WARNING: [Synth 8-3936] Found unconnected internal register 'reg_reg' and it is trimmed from '128' to '32' bits. [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/threeasc_aes_c_1/aes_enc.vhd:58]
WARNING: [Synth 8-3936] Found unconnected internal register 'key_reg_delayed_reg' and it is trimmed from '128' to '32' bits. [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/threeasc_aes_c_1/aes_enc.vhd:121]
WARNING: [Synth 8-3936] Found unconnected internal register 'key_reg_reg' and it is trimmed from '128' to '32' bits. [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/threeasc_aes_c_1/aes_enc.vhd:91]
INFO: [Synth 8-256] done synthesizing module 'aes_enc' (2#1) [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/threeasc_aes_c_1/aes_enc.vhd:36]
INFO: [Synth 8-638] synthesizing module 'dual_mem__parameterized0' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/threeasc_aes_c_1/dual_mem.vhd:33]
	Parameter ADDR_LENGTH bound to: 4 - type: integer 
	Parameter DATA_LENGTH bound to: 128 - type: integer 
	Parameter N_ADDR bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'dual_mem__parameterized0' (2#1) [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/threeasc_aes_c_1/dual_mem.vhd:33]
INFO: [Synth 8-256] done synthesizing module 'aes_fsm_enc' (3#1) [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/threeasc_aes_c_1/aes_fsm_enc.vhd:37]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2856.594 ; gain = 0.000 ; free physical = 272766 ; free virtual = 430309
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2856.594 ; gain = 0.000 ; free physical = 273870 ; free virtual = 431412
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tfgg676-1
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tfgg676-1
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2864.453 ; gain = 7.859 ; free physical = 273905 ; free virtual = 431447
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'aes_fsm_enc'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                   00000000000001 |                             0000
                     pre |                   00000000000010 |                             1101
               n_round_1 |                   00000000000100 |                             0001
               n_round_2 |                   00000000001000 |                             0010
               n_round_3 |                   00000000010000 |                             0011
               n_round_4 |                   00000000100000 |                             0100
               n_round_5 |                   00000001000000 |                             0101
               n_round_6 |                   00000010000000 |                             0110
            last_round_1 |                   00000100000000 |                             0111
            last_round_2 |                   00001000000000 |                             1000
            last_round_3 |                   00010000000000 |                             1001
            last_round_4 |                   00100000000000 |                             1010
            last_round_5 |                   01000000000000 |                             1011
            last_round_6 |                   10000000000000 |                             1100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'aes_fsm_enc'
WARNING: [Synth 8-327] inferring latch for variable 'rst_cnt_reg' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/threeasc_aes_c_1/aes_fsm_enc.vhd:89]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2864.453 ; gain = 7.859 ; free physical = 274728 ; free virtual = 432271
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    4 Bit       Adders := 1     
+---XORs : 
	   2 Input      8 Bit         XORs := 8     
	   5 Input      8 Bit         XORs := 4     
	   2 Input      1 Bit         XORs := 128   
+---Registers : 
	              128 Bit    Registers := 3     
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 4     
	                4 Bit    Registers := 3     
+---RAMs : 
	               2K Bit	(256 X 8 bit)          RAMs := 2     
	               1K Bit	(10 X 128 bit)          RAMs := 1     
+---Muxes : 
	   2 Input  128 Bit        Muxes := 2     
	  14 Input  128 Bit        Muxes := 2     
	  14 Input   14 Bit        Muxes := 1     
	   2 Input   14 Bit        Muxes := 2     
	   2 Input    8 Bit        Muxes := 4     
	   2 Input    4 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 1     
	  14 Input    1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
RAM Pipeline Warning: Read Address Register Found For RAM AES_ROUND_N/S_BOX_DUAL_1/RAM_reg. We will not be able to pipeline it. This may degrade performance. 
WARNING: [Synth 8-7257] Removed RAM (AES_ROUND_N/S_BOX_DUAL_1/RAM_reg) due to inactive write enable.
WARNING: [Synth 8-6014] Unused sequential element AES_ROUND_N/S_BOX_DUAL_1/RAM_reg was removed. 
RAM Pipeline Warning: Read Address Register Found For RAM AES_ROUND_N/S_BOX_DUAL_2/RAM_reg. We will not be able to pipeline it. This may degrade performance. 
WARNING: [Synth 8-7257] Removed RAM (AES_ROUND_N/S_BOX_DUAL_2/RAM_reg) due to inactive write enable.
WARNING: [Synth 8-6014] Unused sequential element AES_ROUND_N/S_BOX_DUAL_2/RAM_reg was removed. 
RAM Pipeline Warning: Read Address Register Found For RAM SUB_KEYS_DRAM/RAM_reg. We will not be able to pipeline it. This may degrade performance. 
WARNING: [Synth 8-7257] Removed RAM (SUB_KEYS_DRAM/RAM_reg) due to inactive write enable.
WARNING: [Synth 8-6014] Unused sequential element SUB_KEYS_DRAM/RAM_reg was removed. 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2864.453 ; gain = 7.859 ; free physical = 273881 ; free virtual = 431431
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2864.453 ; gain = 7.859 ; free physical = 273858 ; free virtual = 431408
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2864.453 ; gain = 7.859 ; free physical = 273846 ; free virtual = 431392
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: synth_design option "-fanout_limit" is deprecated.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2864.453 ; gain = 7.859 ; free physical = 276231 ; free virtual = 433781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2864.453 ; gain = 7.859 ; free physical = 276229 ; free virtual = 433779
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 2864.453 ; gain = 7.859 ; free physical = 276232 ; free virtual = 433781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 2864.453 ; gain = 7.859 ; free physical = 276230 ; free virtual = 433780
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 2864.453 ; gain = 7.859 ; free physical = 276230 ; free virtual = 433779
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 2864.453 ; gain = 7.859 ; free physical = 276231 ; free virtual = 433781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT1 |     1|
|3     |LUT2 |     1|
|4     |LUT3 |     3|
|5     |LUT4 |     2|
|6     |LUT5 |     1|
|7     |LUT6 |     1|
|8     |FDCE |    13|
|9     |FDPE |     1|
|10    |FDRE |     4|
|11    |LD   |     1|
|12    |IBUF |     3|
|13    |OBUF |   129|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   161|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 2864.453 ; gain = 7.859 ; free physical = 276225 ; free virtual = 433774
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 13 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 2864.453 ; gain = 7.859 ; free physical = 276184 ; free virtual = 433734
Synthesis Optimization Complete : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 2864.453 ; gain = 7.859 ; free physical = 276179 ; free virtual = 433729
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2885.555 ; gain = 0.000 ; free physical = 275411 ; free virtual = 432961
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2885.555 ; gain = 0.000 ; free physical = 273538 ; free virtual = 431087
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  LD => LDCE: 1 instance 

Synth Design complete, checksum: 884192ee
INFO: [Common 17-83] Releasing license: Synthesis
27 Infos, 13 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:23 . Memory (MB): peak = 2885.555 ; gain = 29.109 ; free physical = 273705 ; free virtual = 431254
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
# report_utilization -file /home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/threeasc_aes_c_1/util_temp_aes_fsm_enc_vivado_synth.log
# report_timing_summary -file /home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/threeasc_aes_c_1/timing_temp_aes_fsm_enc_vivado_synth.log -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10000 -input_pins -routable_nets
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
report_timing_summary: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2962.223 ; gain = 76.668 ; free physical = 272949 ; free virtual = 430493
# report_power -file /home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/threeasc_aes_c_1/power_temp_aes_fsm_enc_vivado_synth.log
Command: report_power -file /home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/threeasc_aes_c_1/power_temp_aes_fsm_enc_vivado_synth.log
WARNING: [Power 33-232] No user defined clocks were found in the design! Power estimation will be inaccurate until this is corrected.
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Common 17-206] Exiting Vivado at Tue May 24 03:08:37 2022...
real 52.68
user 59.37
sys 5.54
