library ieee;
use ieee.std_logic_1164.all;

package small_8_types_and_constants is
	

	type port is array(integer range <>) of std_logic_vector(WIDTH-1 downto 0);