
testSIMD:     file format mach-o-arm64


Disassembly of section .text:

0000000100003acc <_main>:
   100003acc:	d10483ff 	sub	sp, sp, #0x120
   100003ad0:	6d0e23e9 	stp	d9, d8, [sp, #224]
   100003ad4:	a90f6ffc 	stp	x28, x27, [sp, #240]
   100003ad8:	a9104ff4 	stp	x20, x19, [sp, #256]
   100003adc:	a9117bfd 	stp	x29, x30, [sp, #272]
   100003ae0:	910443fd 	add	x29, sp, #0x110
   100003ae4:	d503201f 	nop
   100003ae8:	58002908 	ldr	x8, 100004008 <__PromotedConst.1+0x88>
   100003aec:	f9400108 	ldr	x8, [x8]
   100003af0:	f81c83a8 	stur	x8, [x29, #-56]
   100003af4:	52800000 	mov	w0, #0x0                   	// #0
   100003af8:	9400010a 	bl	100003f20 <_rot_vec3d+0xf0>
   100003afc:	94000103 	bl	100003f08 <_rot_vec3d+0xd8>
   100003b00:	5289ba73 	mov	w19, #0x4dd3                	// #19923
   100003b04:	72a20c53 	movk	w19, #0x1062, lsl #16
   100003b08:	9b337c08 	smull	x8, w0, w19
   100003b0c:	d360fd09 	lsr	x9, x8, #32
   100003b10:	d37ffd08 	lsr	x8, x8, #63
   100003b14:	0b891908 	add	w8, w8, w9, asr #6
   100003b18:	52807d14 	mov	w20, #0x3e8                 	// #1000
   100003b1c:	1b148108 	msub	w8, w8, w20, w0
   100003b20:	1e620100 	scvtf	d0, w8
   100003b24:	d2c80008 	mov	x8, #0x400000000000        	// #70368744177664
   100003b28:	f2e811e8 	movk	x8, #0x408f, lsl #48
   100003b2c:	9e670108 	fmov	d8, x8
   100003b30:	1e681800 	fdiv	d0, d0, d8
   100003b34:	1e602800 	fadd	d0, d0, d0
   100003b38:	d285a308 	mov	x8, #0x2d18                	// #11544
   100003b3c:	f2aa8888 	movk	x8, #0x5444, lsl #16
   100003b40:	f2c43f68 	movk	x8, #0x21fb, lsl #32
   100003b44:	f2e80128 	movk	x8, #0x4009, lsl #48
   100003b48:	9e670109 	fmov	d9, x8
   100003b4c:	1e690800 	fmul	d0, d0, d9
   100003b50:	1e624000 	fcvt	s0, d0
   100003b54:	bc1b83a0 	stur	s0, [x29, #-72]
   100003b58:	940000ec 	bl	100003f08 <_rot_vec3d+0xd8>
   100003b5c:	9b337c08 	smull	x8, w0, w19
   100003b60:	d360fd09 	lsr	x9, x8, #32
   100003b64:	d37ffd08 	lsr	x8, x8, #63
   100003b68:	0b891908 	add	w8, w8, w9, asr #6
   100003b6c:	1b148108 	msub	w8, w8, w20, w0
   100003b70:	1e620100 	scvtf	d0, w8
   100003b74:	1e681800 	fdiv	d0, d0, d8
   100003b78:	1e602800 	fadd	d0, d0, d0
   100003b7c:	1e690800 	fmul	d0, d0, d9
   100003b80:	1e624000 	fcvt	s0, d0
   100003b84:	bc1bc3a0 	stur	s0, [x29, #-68]
   100003b88:	940000e0 	bl	100003f08 <_rot_vec3d+0xd8>
   100003b8c:	9b337c08 	smull	x8, w0, w19
   100003b90:	d360fd09 	lsr	x9, x8, #32
   100003b94:	d37ffd08 	lsr	x8, x8, #63
   100003b98:	0b891908 	add	w8, w8, w9, asr #6
   100003b9c:	1b148108 	msub	w8, w8, w20, w0
   100003ba0:	1e620100 	scvtf	d0, w8
   100003ba4:	1e681800 	fdiv	d0, d0, d8
   100003ba8:	1e602800 	fadd	d0, d0, d0
   100003bac:	1e690800 	fmul	d0, d0, d9
   100003bb0:	1e624000 	fcvt	s0, d0
   100003bb4:	bc1c03a0 	stur	s0, [x29, #-64]
   100003bb8:	940000d4 	bl	100003f08 <_rot_vec3d+0xd8>
   100003bbc:	9b337c08 	smull	x8, w0, w19
   100003bc0:	d360fd09 	lsr	x9, x8, #32
   100003bc4:	d37ffd08 	lsr	x8, x8, #63
   100003bc8:	0b891908 	add	w8, w8, w9, asr #6
   100003bcc:	1b148108 	msub	w8, w8, w20, w0
   100003bd0:	1e620100 	scvtf	d0, w8
   100003bd4:	1e681800 	fdiv	d0, d0, d8
   100003bd8:	1e602800 	fadd	d0, d0, d0
   100003bdc:	1e690800 	fmul	d0, d0, d9
   100003be0:	1e624000 	fcvt	s0, d0
   100003be4:	bc1c43a0 	stur	s0, [x29, #-60]
   100003be8:	bc5b83a0 	ldur	s0, [x29, #-72]
   100003bec:	1e22c000 	fcvt	d0, s0
   100003bf0:	940000c9 	bl	100003f14 <_rot_vec3d+0xe4>
   100003bf4:	1e624000 	fcvt	s0, d0
   100003bf8:	3d801be0 	str	q0, [sp, #96]
   100003bfc:	bc5bc3a0 	ldur	s0, [x29, #-68]
   100003c00:	1e22c000 	fcvt	d0, s0
   100003c04:	940000c4 	bl	100003f14 <_rot_vec3d+0xe4>
   100003c08:	1e624000 	fcvt	s0, d0
   100003c0c:	3d8017e0 	str	q0, [sp, #80]
   100003c10:	bc5c03a0 	ldur	s0, [x29, #-64]
   100003c14:	1e22c000 	fcvt	d0, s0
   100003c18:	940000bf 	bl	100003f14 <_rot_vec3d+0xe4>
   100003c1c:	1e624000 	fcvt	s0, d0
   100003c20:	3d8013e0 	str	q0, [sp, #64]
   100003c24:	bc5c43a0 	ldur	s0, [x29, #-60]
   100003c28:	1e22c000 	fcvt	d0, s0
   100003c2c:	940000ba 	bl	100003f14 <_rot_vec3d+0xe4>
   100003c30:	1e624000 	fcvt	s0, d0
   100003c34:	ad4287e2 	ldp	q2, q1, [sp, #80]
   100003c38:	6e0c0441 	mov	v1.s[1], v2.s[0]
   100003c3c:	3dc013e2 	ldr	q2, [sp, #64]
   100003c40:	6e140441 	mov	v1.s[2], v2.s[0]
   100003c44:	6e1c0401 	mov	v1.s[3], v0.s[0]
   100003c48:	3d801be1 	str	q1, [sp, #96]
   100003c4c:	bc5b83a0 	ldur	s0, [x29, #-72]
   100003c50:	1e22c000 	fcvt	d0, s0
   100003c54:	940000a7 	bl	100003ef0 <_rot_vec3d+0xc0>
   100003c58:	1e624000 	fcvt	s0, d0
   100003c5c:	3d8017e0 	str	q0, [sp, #80]
   100003c60:	bc5bc3a0 	ldur	s0, [x29, #-68]
   100003c64:	1e22c000 	fcvt	d0, s0
   100003c68:	940000a2 	bl	100003ef0 <_rot_vec3d+0xc0>
   100003c6c:	1e624000 	fcvt	s0, d0
   100003c70:	3d8013e0 	str	q0, [sp, #64]
   100003c74:	bc5c03a0 	ldur	s0, [x29, #-64]
   100003c78:	1e22c000 	fcvt	d0, s0
   100003c7c:	9400009d 	bl	100003ef0 <_rot_vec3d+0xc0>
   100003c80:	1e624000 	fcvt	s0, d0
   100003c84:	3d800fe0 	str	q0, [sp, #48]
   100003c88:	bc5c43a0 	ldur	s0, [x29, #-60]
   100003c8c:	1e22c000 	fcvt	d0, s0
   100003c90:	94000098 	bl	100003ef0 <_rot_vec3d+0xc0>
   100003c94:	1e624000 	fcvt	s0, d0
   100003c98:	ad4207e2 	ldp	q2, q1, [sp, #64]
   100003c9c:	6e0c0441 	mov	v1.s[1], v2.s[0]
   100003ca0:	3dc00fe2 	ldr	q2, [sp, #48]
   100003ca4:	6e140441 	mov	v1.s[2], v2.s[0]
   100003ca8:	6e1c0401 	mov	v1.s[3], v0.s[0]
   100003cac:	3dc01be0 	ldr	q0, [sp, #96]
   100003cb0:	3c9a03a0 	stur	q0, [x29, #-96]
   100003cb4:	3c9903a1 	stur	q1, [x29, #-112]
   100003cb8:	3cda03a0 	ldur	q0, [x29, #-96]
   100003cbc:	3cd903a1 	ldur	q1, [x29, #-112]
   100003cc0:	10001488 	adr	x8, 100003f50 <__PromotedConst>
   100003cc4:	d503201f 	nop
   100003cc8:	ad400d02 	ldp	q2, q3, [x8]
   100003ccc:	3dc00904 	ldr	q4, [x8, #32]
   100003cd0:	10001588 	adr	x8, 100003f80 <__PromotedConst.1>
   100003cd4:	d503201f 	nop
   100003cd8:	ad401905 	ldp	q5, q6, [x8]
   100003cdc:	3dc00907 	ldr	q7, [x8, #32]
   100003ce0:	94000054 	bl	100003e30 <_rot_vec3d>
   100003ce4:	3c9803a0 	stur	q0, [x29, #-128]
   100003ce8:	3d8023e1 	str	q1, [sp, #128]
   100003cec:	3d801fe2 	str	q2, [sp, #112]
   100003cf0:	bc5b83a0 	ldur	s0, [x29, #-72]
   100003cf4:	1e22c000 	fcvt	d0, s0
   100003cf8:	3cd803a1 	ldur	q1, [x29, #-128]
   100003cfc:	1e22c021 	fcvt	d1, s1
   100003d00:	3dc023e2 	ldr	q2, [sp, #128]
   100003d04:	1e22c042 	fcvt	d2, s2
   100003d08:	3dc01fe3 	ldr	q3, [sp, #112]
   100003d0c:	1e22c063 	fcvt	d3, s3
   100003d10:	6d018fe2 	stp	d2, d3, [sp, #24]
   100003d14:	6d0087e0 	stp	d0, d1, [sp, #8]
   100003d18:	f90003ff 	str	xzr, [sp]
   100003d1c:	10001093 	adr	x19, 100003f2c <_rot_vec3d+0xfc>
   100003d20:	d503201f 	nop
   100003d24:	aa1303e0 	mov	x0, x19
   100003d28:	94000075 	bl	100003efc <_rot_vec3d+0xcc>
   100003d2c:	bc5bc3a0 	ldur	s0, [x29, #-68]
   100003d30:	1e22c000 	fcvt	d0, s0
   100003d34:	3cd803a1 	ldur	q1, [x29, #-128]
   100003d38:	5e0c0421 	mov	s1, v1.s[1]
   100003d3c:	1e22c021 	fcvt	d1, s1
   100003d40:	3dc023e2 	ldr	q2, [sp, #128]
   100003d44:	5e0c0442 	mov	s2, v2.s[1]
   100003d48:	1e22c042 	fcvt	d2, s2
   100003d4c:	3dc01fe3 	ldr	q3, [sp, #112]
   100003d50:	5e0c0463 	mov	s3, v3.s[1]
   100003d54:	1e22c063 	fcvt	d3, s3
   100003d58:	6d018fe2 	stp	d2, d3, [sp, #24]
   100003d5c:	6d0087e0 	stp	d0, d1, [sp, #8]
   100003d60:	52800028 	mov	w8, #0x1                   	// #1
   100003d64:	f90003e8 	str	x8, [sp]
   100003d68:	aa1303e0 	mov	x0, x19
   100003d6c:	94000064 	bl	100003efc <_rot_vec3d+0xcc>
   100003d70:	bc5c03a0 	ldur	s0, [x29, #-64]
   100003d74:	1e22c000 	fcvt	d0, s0
   100003d78:	3cd803a1 	ldur	q1, [x29, #-128]
   100003d7c:	5e140421 	mov	s1, v1.s[2]
   100003d80:	1e22c021 	fcvt	d1, s1
   100003d84:	3dc023e2 	ldr	q2, [sp, #128]
   100003d88:	5e140442 	mov	s2, v2.s[2]
   100003d8c:	1e22c042 	fcvt	d2, s2
   100003d90:	3dc01fe3 	ldr	q3, [sp, #112]
   100003d94:	5e140463 	mov	s3, v3.s[2]
   100003d98:	1e22c063 	fcvt	d3, s3
   100003d9c:	6d018fe2 	stp	d2, d3, [sp, #24]
   100003da0:	6d0087e0 	stp	d0, d1, [sp, #8]
   100003da4:	52800048 	mov	w8, #0x2                   	// #2
   100003da8:	f90003e8 	str	x8, [sp]
   100003dac:	aa1303e0 	mov	x0, x19
   100003db0:	94000053 	bl	100003efc <_rot_vec3d+0xcc>
   100003db4:	bc5c43a0 	ldur	s0, [x29, #-60]
   100003db8:	1e22c000 	fcvt	d0, s0
   100003dbc:	3cd803a1 	ldur	q1, [x29, #-128]
   100003dc0:	5e1c0421 	mov	s1, v1.s[3]
   100003dc4:	1e22c021 	fcvt	d1, s1
   100003dc8:	3dc023e2 	ldr	q2, [sp, #128]
   100003dcc:	5e1c0442 	mov	s2, v2.s[3]
   100003dd0:	1e22c042 	fcvt	d2, s2
   100003dd4:	3dc01fe3 	ldr	q3, [sp, #112]
   100003dd8:	5e1c0463 	mov	s3, v3.s[3]
   100003ddc:	1e22c063 	fcvt	d3, s3
   100003de0:	6d018fe2 	stp	d2, d3, [sp, #24]
   100003de4:	6d0087e0 	stp	d0, d1, [sp, #8]
   100003de8:	52800068 	mov	w8, #0x3                   	// #3
   100003dec:	f90003e8 	str	x8, [sp]
   100003df0:	aa1303e0 	mov	x0, x19
   100003df4:	94000042 	bl	100003efc <_rot_vec3d+0xcc>
   100003df8:	f85c83a8 	ldur	x8, [x29, #-56]
   100003dfc:	d503201f 	nop
   100003e00:	58001049 	ldr	x9, 100004008 <__PromotedConst.1+0x88>
   100003e04:	f9400129 	ldr	x9, [x9]
   100003e08:	eb08013f 	cmp	x9, x8
   100003e0c:	54000101 	b.ne	100003e2c <_main+0x360>  // b.any
   100003e10:	52800000 	mov	w0, #0x0                   	// #0
   100003e14:	a9517bfd 	ldp	x29, x30, [sp, #272]
   100003e18:	a9504ff4 	ldp	x20, x19, [sp, #256]
   100003e1c:	a94f6ffc 	ldp	x28, x27, [sp, #240]
   100003e20:	6d4e23e9 	ldp	d9, d8, [sp, #224]
   100003e24:	910483ff 	add	sp, sp, #0x120
   100003e28:	d65f03c0 	ret
   100003e2c:	9400002e 	bl	100003ee4 <_rot_vec3d+0xb4>

0000000100003e30 <_rot_vec3d>:
   100003e30:	6e20dc42 	fmul	v2.4s, v2.4s, v0.4s
   100003e34:	6e20dc63 	fmul	v3.4s, v3.4s, v0.4s
   100003e38:	6e20dc80 	fmul	v0.4s, v4.4s, v0.4s
   100003e3c:	6e21dca4 	fmul	v4.4s, v5.4s, v1.4s
   100003e40:	6e21dcd0 	fmul	v16.4s, v6.4s, v1.4s
   100003e44:	6e21dcf1 	fmul	v17.4s, v7.4s, v1.4s
   100003e48:	6e27dc72 	fmul	v18.4s, v3.4s, v7.4s
   100003e4c:	6e26dc13 	fmul	v19.4s, v0.4s, v6.4s
   100003e50:	4eb3d652 	fsub	v18.4s, v18.4s, v19.4s
   100003e54:	6e25dc13 	fmul	v19.4s, v0.4s, v5.4s
   100003e58:	6e27dc54 	fmul	v20.4s, v2.4s, v7.4s
   100003e5c:	4eb4d673 	fsub	v19.4s, v19.4s, v20.4s
   100003e60:	6e26dc54 	fmul	v20.4s, v2.4s, v6.4s
   100003e64:	6e25dc75 	fmul	v21.4s, v3.4s, v5.4s
   100003e68:	4eb5d694 	fsub	v20.4s, v20.4s, v21.4s
   100003e6c:	4e32d484 	fadd	v4.4s, v4.4s, v18.4s
   100003e70:	4e33d610 	fadd	v16.4s, v16.4s, v19.4s
   100003e74:	4e34d631 	fadd	v17.4s, v17.4s, v20.4s
   100003e78:	6e25dc45 	fmul	v5.4s, v2.4s, v5.4s
   100003e7c:	6e26dc66 	fmul	v6.4s, v3.4s, v6.4s
   100003e80:	4e26d4a5 	fadd	v5.4s, v5.4s, v6.4s
   100003e84:	6e27dc06 	fmul	v6.4s, v0.4s, v7.4s
   100003e88:	4e25d4c5 	fadd	v5.4s, v6.4s, v5.4s
   100003e8c:	6e25dc46 	fmul	v6.4s, v2.4s, v5.4s
   100003e90:	6e25dc67 	fmul	v7.4s, v3.4s, v5.4s
   100003e94:	6e25dc05 	fmul	v5.4s, v0.4s, v5.4s
   100003e98:	6e21dc92 	fmul	v18.4s, v4.4s, v1.4s
   100003e9c:	6e21de13 	fmul	v19.4s, v16.4s, v1.4s
   100003ea0:	6e21de34 	fmul	v20.4s, v17.4s, v1.4s
   100003ea4:	6e31dc61 	fmul	v1.4s, v3.4s, v17.4s
   100003ea8:	6e30dc15 	fmul	v21.4s, v0.4s, v16.4s
   100003eac:	4eb5d421 	fsub	v1.4s, v1.4s, v21.4s
   100003eb0:	6e24dc00 	fmul	v0.4s, v0.4s, v4.4s
   100003eb4:	6e31dc51 	fmul	v17.4s, v2.4s, v17.4s
   100003eb8:	4eb1d411 	fsub	v17.4s, v0.4s, v17.4s
   100003ebc:	6e30dc40 	fmul	v0.4s, v2.4s, v16.4s
   100003ec0:	6e24dc62 	fmul	v2.4s, v3.4s, v4.4s
   100003ec4:	4ea2d402 	fsub	v2.4s, v0.4s, v2.4s
   100003ec8:	4e32d4c0 	fadd	v0.4s, v6.4s, v18.4s
   100003ecc:	4e21d400 	fadd	v0.4s, v0.4s, v1.4s
   100003ed0:	4e33d4e1 	fadd	v1.4s, v7.4s, v19.4s
   100003ed4:	4e31d421 	fadd	v1.4s, v1.4s, v17.4s
   100003ed8:	4e34d4a3 	fadd	v3.4s, v5.4s, v20.4s
   100003edc:	4e22d462 	fadd	v2.4s, v3.4s, v2.4s
   100003ee0:	d65f03c0 	ret

Disassembly of section __TEXT.__stubs:

0000000100003ee4 <__TEXT.__stubs>:
   100003ee4:	b0000010 	adrp	x16, 100004000 <__PromotedConst.1+0x80>
   100003ee8:	f9400210 	ldr	x16, [x16]
   100003eec:	d61f0200 	br	x16
   100003ef0:	b0000010 	adrp	x16, 100004000 <__PromotedConst.1+0x80>
   100003ef4:	f9400a10 	ldr	x16, [x16, #16]
   100003ef8:	d61f0200 	br	x16
   100003efc:	b0000010 	adrp	x16, 100004000 <__PromotedConst.1+0x80>
   100003f00:	f9400e10 	ldr	x16, [x16, #24]
   100003f04:	d61f0200 	br	x16
   100003f08:	b0000010 	adrp	x16, 100004000 <__PromotedConst.1+0x80>
   100003f0c:	f9401210 	ldr	x16, [x16, #32]
   100003f10:	d61f0200 	br	x16
   100003f14:	b0000010 	adrp	x16, 100004000 <__PromotedConst.1+0x80>
   100003f18:	f9401610 	ldr	x16, [x16, #40]
   100003f1c:	d61f0200 	br	x16
   100003f20:	b0000010 	adrp	x16, 100004000 <__PromotedConst.1+0x80>
   100003f24:	f9401a10 	ldr	x16, [x16, #48]
   100003f28:	d61f0200 	br	x16

Disassembly of section __TEXT.__unwind_info:

0000000100003fb0 <__TEXT.__unwind_info>:
   100003fb0:	00000001 	udf	#1
   100003fb4:	0000001c 	udf	#28
   100003fb8:	00000000 	udf	#0
   100003fbc:	0000001c 	udf	#28
   100003fc0:	00000000 	udf	#0
   100003fc4:	0000001c 	udf	#28
   100003fc8:	00000002 	udf	#2
   100003fcc:	00003acc 	udf	#15052
   100003fd0:	00000034 	udf	#52
   100003fd4:	00000034 	udf	#52
   100003fd8:	00003ee5 	udf	#16101
   100003fdc:	00000000 	udf	#0
   100003fe0:	00000034 	udf	#52
   100003fe4:	00000003 	udf	#3
   100003fe8:	0002000c 	.inst	0x0002000c ; undefined
   100003fec:	00020014 	.inst	0x00020014 ; undefined
   100003ff0:	01000000 	.inst	0x01000000 ; undefined
   100003ff4:	00000364 	udf	#868
   100003ff8:	02000000 	.inst	0x02000000 ; undefined
   100003ffc:	04000111 	add	z17.b, p0/m, z17.b, z8.b
