{"vcs1":{"timestamp_begin":1750496763.490422066, "rt":1.16, "ut":0.61, "st":0.09}}
{"vcselab":{"timestamp_begin":1750496764.744949419, "rt":0.73, "ut":0.19, "st":0.09}}
{"link":{"timestamp_begin":1750496765.551755892, "rt":0.23, "ut":0.14, "st":0.07}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1750496763.101654447}
{"VCS_COMP_START_TIME": 1750496763.101654447}
{"VCS_COMP_END_TIME": 1750496768.503868789}
{"VCS_USER_OPTIONS": "-R -sverilog tb_1.sv -debug_access+all -full64"}
{"vcs1": {"peak_mem": 2618935}}
{"stitch_vcselab": {"peak_mem": 2618994}}
