<profile>

<section name = "Vitis HLS Report for 'kernel_stage0'" level="0">
<item name = "Date">Mon Oct 16 16:29:50 2023
</item>
<item name = "Version">2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)</item>
<item name = "Project">proj_stage0_kernel</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">virtexuplus</item>
<item name = "Target device">xcu250-figd2104-2L-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">15.00 ns, 10.950 ns, 4.05 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">?, ?, ?, ?, ?, ?, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_DW_conv_1_2_3_12_1_fu_468">DW_conv_1_2_3_12_1, ?, ?, ?, ?, ?, ?, no</column>
<column name="grp_BatchNorm_4_5_6_7_11_13_1_fu_486">BatchNorm_4_5_6_7_11_13_1, 446209, 446209, 6.693 ms, 6.693 ms, 446209, 446209, no</column>
<column name="grp_DW_conv_1_2_14_1_fu_504">DW_conv_1_2_14_1, 2709906, 2709906, 40.649 ms, 40.649 ms, 2709906, 2709906, no</column>
<column name="grp_kernel_stage0_Pipeline_VITIS_LOOP_17_3_VITIS_LOOP_18_4_fu_517">kernel_stage0_Pipeline_VITIS_LOOP_17_3_VITIS_LOOP_18_4, 12548, 12548, 0.188 ms, 0.188 ms, 12548, 12548, no</column>
<column name="grp_Pointwise_conv_9_10_15_16_1_fu_525">Pointwise_conv_9_10_15_16_1, 648, 648, 9.720 us, 9.720 us, 648, 648, no</column>
<column name="grp_kernel_stage0_Pipeline_VITIS_LOOP_7_1_fu_541">kernel_stage0_Pipeline_VITIS_LOOP_7_1, 40, 40, 0.600 us, 0.600 us, 40, 40, no</column>
<column name="grp_kernel_stage0_Pipeline_VITIS_LOOP_34_2_fu_551">kernel_stage0_Pipeline_VITIS_LOOP_34_2, 46, 46, 0.690 us, 0.690 us, 46, 46, no</column>
<column name="grp_kernel_stage0_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4_fu_561">kernel_stage0_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4, 12549, 12549, 0.188 ms, 0.188 ms, 12549, 12549, no</column>
<column name="grp_kernel_stage0_Pipeline_Output_Channel_fu_572">kernel_stage0_Pipeline_Output_Channel, 7225388, 7225388, 0.108 sec, 0.108 sec, 7225388, 7225388, no</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_15_2">301344, 301344, 12556, -, -, 24, no</column>
<column name="- VITIS_LOOP_54_2">301248, 301248, 12552, -, -, 24, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 46, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">0, 57, 31611, 36790, 0</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 2328, -</column>
<column name="Register">-, -, 2442, -, -</column>
<specialColumn name="Available SLR">1344, 3072, 864000, 432000, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">0, 1, 3, 9, 0</specialColumn>
<specialColumn name="Available">5376, 12288, 3456000, 1728000, 1280</specialColumn>
<specialColumn name="Utilization (%)">0, ~0, ~0, 2, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="grp_BatchNorm_4_5_6_7_11_13_1_fu_486">BatchNorm_4_5_6_7_11_13_1, 0, 13, 2625, 3009, 0</column>
<column name="grp_DW_conv_1_2_14_1_fu_504">DW_conv_1_2_14_1, 0, 0, 9763, 10016, 0</column>
<column name="grp_DW_conv_1_2_3_12_1_fu_468">DW_conv_1_2_3_12_1, 0, 4, 3866, 4357, 0</column>
<column name="grp_Pointwise_conv_9_10_15_16_1_fu_525">Pointwise_conv_9_10_15_16_1, 0, 5, 3745, 2916, 0</column>
<column name="control_s_axi_U">control_s_axi, 0, 0, 2060, 3752, 0</column>
<column name="fadd_32ns_32ns_32_2_full_dsp_1_U115">fadd_32ns_32ns_32_2_full_dsp_1, 0, 2, 177, 226, 0</column>
<column name="fdiv_32ns_32ns_32_5_no_dsp_1_U113">fdiv_32ns_32ns_32_5_no_dsp_1, 0, 0, 0, 0, 0</column>
<column name="fmul_32ns_32ns_32_2_max_dsp_1_U114">fmul_32ns_32ns_32_2_max_dsp_1, 0, 3, 128, 77, 0</column>
<column name="gmem0_m_axi_U">gmem0_m_axi, 0, 0, 764, 1118, 0</column>
<column name="gmem1_m_axi_U">gmem1_m_axi, 0, 0, 764, 1118, 0</column>
<column name="gmem2_m_axi_U">gmem2_m_axi, 0, 0, 764, 1118, 0</column>
<column name="gmem3_m_axi_U">gmem3_m_axi, 0, 0, 764, 1118, 0</column>
<column name="gmem_m_axi_U">gmem_m_axi, 0, 0, 764, 1118, 0</column>
<column name="grp_kernel_stage0_Pipeline_Output_Channel_fu_572">kernel_stage0_Pipeline_Output_Channel, 0, 1, 3577, 3652, 0</column>
<column name="grp_kernel_stage0_Pipeline_VITIS_LOOP_17_3_VITIS_LOOP_18_4_fu_517">kernel_stage0_Pipeline_VITIS_LOOP_17_3_VITIS_LOOP_18_4, 0, 0, 87, 102, 0</column>
<column name="grp_kernel_stage0_Pipeline_VITIS_LOOP_34_2_fu_551">kernel_stage0_Pipeline_VITIS_LOOP_34_2, 0, 29, 1287, 2629, 0</column>
<column name="grp_kernel_stage0_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4_fu_561">kernel_stage0_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4, 0, 0, 152, 127, 0</column>
<column name="grp_kernel_stage0_Pipeline_VITIS_LOOP_7_1_fu_541">kernel_stage0_Pipeline_VITIS_LOOP_7_1, 0, 0, 324, 337, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln15_fu_644_p2">+, 0, 0, 12, 5, 1</column>
<column name="add_ln54_fu_735_p2">+, 0, 0, 12, 5, 1</column>
<column name="icmp_ln15_fu_638_p2">icmp, 0, 0, 9, 5, 5</column>
<column name="icmp_ln54_fu_729_p2">icmp, 0, 0, 9, 5, 5</column>
<column name="ap_block_state35_io">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state41_io">or, 0, 0, 2, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">286, 66, 1, 66</column>
<column name="c_1_fu_244">9, 2, 5, 10</column>
<column name="c_fu_236">9, 2, 5, 10</column>
<column name="gmem0_ARADDR">43, 8, 64, 512</column>
<column name="gmem0_ARLEN">37, 7, 32, 224</column>
<column name="gmem0_ARVALID">37, 7, 1, 7</column>
<column name="gmem0_AWADDR">20, 4, 64, 256</column>
<column name="gmem0_AWLEN">20, 4, 32, 128</column>
<column name="gmem0_AWVALID">20, 4, 1, 4</column>
<column name="gmem0_BREADY">20, 4, 1, 4</column>
<column name="gmem0_RREADY">31, 6, 1, 6</column>
<column name="gmem0_WDATA">20, 4, 32, 128</column>
<column name="gmem0_WSTRB">20, 4, 4, 16</column>
<column name="gmem0_WVALID">20, 4, 1, 4</column>
<column name="gmem0_blk_n_AR">9, 2, 1, 2</column>
<column name="gmem1_ARADDR">31, 6, 64, 384</column>
<column name="gmem1_ARLEN">31, 6, 32, 192</column>
<column name="gmem1_ARVALID">31, 6, 1, 6</column>
<column name="gmem1_AWADDR">14, 3, 64, 192</column>
<column name="gmem1_AWLEN">14, 3, 32, 96</column>
<column name="gmem1_AWVALID">14, 3, 1, 3</column>
<column name="gmem1_BREADY">14, 3, 1, 3</column>
<column name="gmem1_RREADY">26, 5, 1, 5</column>
<column name="gmem1_WDATA">14, 3, 32, 96</column>
<column name="gmem1_WSTRB">14, 3, 4, 12</column>
<column name="gmem1_WVALID">14, 3, 1, 3</column>
<column name="gmem1_blk_n_AR">9, 2, 1, 2</column>
<column name="gmem2_ARADDR">20, 4, 64, 256</column>
<column name="gmem2_ARLEN">20, 4, 32, 128</column>
<column name="gmem2_ARVALID">20, 4, 1, 4</column>
<column name="gmem2_AWADDR">26, 5, 64, 320</column>
<column name="gmem2_AWLEN">20, 4, 32, 128</column>
<column name="gmem2_AWVALID">20, 4, 1, 4</column>
<column name="gmem2_BREADY">20, 4, 1, 4</column>
<column name="gmem2_RREADY">20, 4, 1, 4</column>
<column name="gmem2_WDATA">20, 4, 32, 128</column>
<column name="gmem2_WSTRB">20, 4, 4, 16</column>
<column name="gmem2_WVALID">20, 4, 1, 4</column>
<column name="gmem2_blk_n_AR">9, 2, 1, 2</column>
<column name="gmem2_blk_n_AW">9, 2, 1, 2</column>
<column name="gmem2_blk_n_B">9, 2, 1, 2</column>
<column name="gmem2_blk_n_R">9, 2, 1, 2</column>
<column name="gmem2_blk_n_W">9, 2, 1, 2</column>
<column name="gmem3_ARADDR">31, 6, 64, 384</column>
<column name="gmem3_ARLEN">31, 6, 32, 192</column>
<column name="gmem3_ARVALID">31, 6, 1, 6</column>
<column name="gmem3_AWADDR">26, 5, 64, 320</column>
<column name="gmem3_AWLEN">26, 5, 32, 160</column>
<column name="gmem3_AWVALID">26, 5, 1, 5</column>
<column name="gmem3_BREADY">26, 5, 1, 5</column>
<column name="gmem3_RREADY">31, 6, 1, 6</column>
<column name="gmem3_WDATA">20, 4, 32, 128</column>
<column name="gmem3_WSTRB">20, 4, 4, 16</column>
<column name="gmem3_WVALID">20, 4, 1, 4</column>
<column name="gmem3_blk_n_AW">9, 2, 1, 2</column>
<column name="gmem3_blk_n_B">9, 2, 1, 2</column>
<column name="gmem_ARADDR">31, 6, 64, 384</column>
<column name="gmem_ARLEN">31, 6, 32, 192</column>
<column name="gmem_ARVALID">31, 6, 1, 6</column>
<column name="gmem_RREADY">31, 6, 1, 6</column>
<column name="grp_BatchNorm_4_5_6_7_11_13_1_fu_486_X_data">14, 3, 64, 192</column>
<column name="grp_BatchNorm_4_5_6_7_11_13_1_fu_486_Y_data">14, 3, 64, 192</column>
<column name="grp_BatchNorm_4_5_6_7_11_13_1_fu_486_beta">14, 3, 64, 192</column>
<column name="grp_BatchNorm_4_5_6_7_11_13_1_fu_486_gamma">14, 3, 64, 192</column>
<column name="grp_BatchNorm_4_5_6_7_11_13_1_fu_486_m_axi_gmem1_ARREADY">14, 3, 1, 3</column>
<column name="grp_BatchNorm_4_5_6_7_11_13_1_fu_486_m_axi_gmem1_RDATA">14, 3, 32, 96</column>
<column name="grp_BatchNorm_4_5_6_7_11_13_1_fu_486_m_axi_gmem1_RFIFONUM">14, 3, 9, 27</column>
<column name="grp_BatchNorm_4_5_6_7_11_13_1_fu_486_m_axi_gmem1_RID">14, 3, 1, 3</column>
<column name="grp_BatchNorm_4_5_6_7_11_13_1_fu_486_m_axi_gmem1_RLAST">14, 3, 1, 3</column>
<column name="grp_BatchNorm_4_5_6_7_11_13_1_fu_486_m_axi_gmem1_RRESP">14, 3, 2, 6</column>
<column name="grp_BatchNorm_4_5_6_7_11_13_1_fu_486_m_axi_gmem1_RUSER">14, 3, 1, 3</column>
<column name="grp_BatchNorm_4_5_6_7_11_13_1_fu_486_m_axi_gmem1_RVALID">14, 3, 1, 3</column>
<column name="grp_BatchNorm_4_5_6_7_11_13_1_fu_486_m_axi_gmem2_AWREADY">14, 3, 1, 3</column>
<column name="grp_BatchNorm_4_5_6_7_11_13_1_fu_486_m_axi_gmem2_BID">14, 3, 1, 3</column>
<column name="grp_BatchNorm_4_5_6_7_11_13_1_fu_486_m_axi_gmem2_BRESP">14, 3, 2, 6</column>
<column name="grp_BatchNorm_4_5_6_7_11_13_1_fu_486_m_axi_gmem2_BUSER">14, 3, 1, 3</column>
<column name="grp_BatchNorm_4_5_6_7_11_13_1_fu_486_m_axi_gmem2_BVALID">14, 3, 1, 3</column>
<column name="grp_BatchNorm_4_5_6_7_11_13_1_fu_486_m_axi_gmem2_WREADY">14, 3, 1, 3</column>
<column name="grp_BatchNorm_4_5_6_7_11_13_1_fu_486_running_mean">14, 3, 64, 192</column>
<column name="grp_BatchNorm_4_5_6_7_11_13_1_fu_486_running_var">14, 3, 64, 192</column>
<column name="grp_Pointwise_conv_9_10_15_16_1_fu_525_buffer_DataIn_1">14, 3, 64, 192</column>
<column name="grp_Pointwise_conv_9_10_15_16_1_fu_525_buffer_bias">14, 3, 64, 192</column>
<column name="grp_Pointwise_conv_9_10_15_16_1_fu_525_buffer_kernel">14, 3, 64, 192</column>
<column name="grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem2_ARREADY">14, 3, 1, 3</column>
<column name="grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem2_RDATA">14, 3, 32, 96</column>
<column name="grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem2_RFIFONUM">14, 3, 9, 27</column>
<column name="grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem2_RID">14, 3, 1, 3</column>
<column name="grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem2_RLAST">14, 3, 1, 3</column>
<column name="grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem2_RRESP">14, 3, 2, 6</column>
<column name="grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem2_RUSER">14, 3, 1, 3</column>
<column name="grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem2_RVALID">14, 3, 1, 3</column>
<column name="grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem3_ARREADY">14, 3, 1, 3</column>
<column name="grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem3_AWREADY">14, 3, 1, 3</column>
<column name="grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem3_BID">14, 3, 1, 3</column>
<column name="grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem3_BRESP">14, 3, 2, 6</column>
<column name="grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem3_BUSER">14, 3, 1, 3</column>
<column name="grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem3_BVALID">14, 3, 1, 3</column>
<column name="grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem3_RDATA">14, 3, 32, 96</column>
<column name="grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem3_RFIFONUM">14, 3, 9, 27</column>
<column name="grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem3_RID">14, 3, 1, 3</column>
<column name="grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem3_RLAST">14, 3, 1, 3</column>
<column name="grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem3_RRESP">14, 3, 2, 6</column>
<column name="grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem3_RUSER">14, 3, 1, 3</column>
<column name="grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem3_RVALID">14, 3, 1, 3</column>
<column name="grp_Pointwise_conv_9_10_15_16_1_fu_525_m_axi_gmem3_WREADY">14, 3, 1, 3</column>
<column name="grp_Pointwise_conv_9_10_15_16_1_fu_525_out_r">14, 3, 64, 192</column>
<column name="grp_fu_1002_ce">26, 5, 1, 5</column>
<column name="grp_fu_1002_p0">26, 5, 32, 160</column>
<column name="grp_fu_1002_p1">26, 5, 32, 160</column>
<column name="grp_fu_1006_ce">26, 5, 1, 5</column>
<column name="grp_fu_1006_p0">26, 5, 32, 160</column>
<column name="grp_fu_1006_p1">26, 5, 32, 160</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="X_data_read_reg_909">64, 0, 64, 0</column>
<column name="Y_dw_conv_read_reg_811">64, 0, 64, 0</column>
<column name="Y_dw_norm_read_reg_806">64, 0, 64, 0</column>
<column name="Y_expand_read_reg_783">64, 0, 64, 0</column>
<column name="Y_mean_read_reg_801">64, 0, 64, 0</column>
<column name="Y_msp_conv_read_reg_823">64, 0, 64, 0</column>
<column name="Y_msp_norm_read_reg_817">64, 0, 64, 0</column>
<column name="Y_proj_read_reg_767">64, 0, 64, 0</column>
<column name="Y_reduce_read_reg_795">64, 0, 64, 0</column>
<column name="Y_relu_read_reg_789">64, 0, 64, 0</column>
<column name="Y_se_read_reg_772">64, 0, 64, 0</column>
<column name="Y_sigmoid_read_reg_778">64, 0, 64, 0</column>
<column name="ap_CS_fsm">65, 0, 65, 0</column>
<column name="c_1_fu_244">5, 0, 5, 0</column>
<column name="c_fu_236">5, 0, 5, 0</column>
<column name="div_i_reg_957">32, 0, 32, 0</column>
<column name="dw_conv_weight_read_reg_874">64, 0, 64, 0</column>
<column name="gmem0_addr_reg_933">64, 0, 64, 0</column>
<column name="gmem2_addr_1_reg_927">64, 0, 64, 0</column>
<column name="gmem2_addr_reg_973">64, 0, 64, 0</column>
<column name="grp_BatchNorm_4_5_6_7_11_13_1_fu_486_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_DW_conv_1_2_14_1_fu_504_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_DW_conv_1_2_3_12_1_fu_468_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_Pointwise_conv_9_10_15_16_1_fu_525_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_kernel_stage0_Pipeline_Output_Channel_fu_572_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_kernel_stage0_Pipeline_VITIS_LOOP_17_3_VITIS_LOOP_18_4_fu_517_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_kernel_stage0_Pipeline_VITIS_LOOP_34_2_fu_551_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_kernel_stage0_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4_fu_561_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_kernel_stage0_Pipeline_VITIS_LOOP_7_1_fu_541_ap_start_reg">1, 0, 1, 0</column>
<column name="msp_conv_bias_read_reg_899">64, 0, 64, 0</column>
<column name="msp_conv_weight_read_reg_904">64, 0, 64, 0</column>
<column name="msp_norm_bias_read_reg_889">64, 0, 64, 0</column>
<column name="msp_norm_running_mean_read_reg_884">64, 0, 64, 0</column>
<column name="msp_norm_running_var_read_reg_879">64, 0, 64, 0</column>
<column name="msp_norm_weight_read_reg_894">64, 0, 64, 0</column>
<column name="norm_1_bias_read_reg_864">64, 0, 64, 0</column>
<column name="norm_1_running_mean_read_reg_859">64, 0, 64, 0</column>
<column name="norm_1_running_var_read_reg_854">64, 0, 64, 0</column>
<column name="norm_1_weight_read_reg_869">64, 0, 64, 0</column>
<column name="proj_conv_weight_read_reg_829">64, 0, 64, 0</column>
<column name="scale_reg_997">32, 0, 32, 0</column>
<column name="se_conv_expand_bias_read_reg_834">64, 0, 64, 0</column>
<column name="se_conv_expand_weight_read_reg_839">64, 0, 64, 0</column>
<column name="se_conv_reduce_bias_read_reg_844">64, 0, 64, 0</column>
<column name="se_conv_reduce_weight_read_reg_849">64, 0, 64, 0</column>
<column name="trunc_ln1_reg_962">62, 0, 62, 0</column>
<column name="trunc_ln34_1_reg_948">62, 0, 62, 0</column>
<column name="trunc_ln3_reg_979">62, 0, 62, 0</column>
<column name="trunc_ln4_reg_992">62, 0, 62, 0</column>
<column name="trunc_ln_reg_920">62, 0, 62, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="s_axi_control_AWVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_AWREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_AWADDR">in, 9, s_axi, control, scalar</column>
<column name="s_axi_control_WVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_WREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_WDATA">in, 32, s_axi, control, scalar</column>
<column name="s_axi_control_WSTRB">in, 4, s_axi, control, scalar</column>
<column name="s_axi_control_ARVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_ARREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_ARADDR">in, 9, s_axi, control, scalar</column>
<column name="s_axi_control_RVALID">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_RREADY">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_RDATA">out, 32, s_axi, control, scalar</column>
<column name="s_axi_control_RRESP">out, 2, s_axi, control, scalar</column>
<column name="s_axi_control_BVALID">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_BREADY">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_BRESP">out, 2, s_axi, control, scalar</column>
<column name="ap_clk">in, 1, ap_ctrl_hs, kernel_stage0, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_hs, kernel_stage0, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, kernel_stage0, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, kernel_stage0, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, kernel_stage0, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, kernel_stage0, return value</column>
<column name="m_axi_gmem0_AWVALID">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWREADY">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWADDR">out, 64, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWID">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWLEN">out, 8, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWSIZE">out, 3, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWBURST">out, 2, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWLOCK">out, 2, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWCACHE">out, 4, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWPROT">out, 3, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWQOS">out, 4, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWREGION">out, 4, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWUSER">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_WVALID">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_WREADY">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_WDATA">out, 32, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_WSTRB">out, 4, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_WLAST">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_WID">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_WUSER">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARVALID">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARREADY">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARADDR">out, 64, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARID">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARLEN">out, 8, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARSIZE">out, 3, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARBURST">out, 2, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARLOCK">out, 2, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARCACHE">out, 4, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARPROT">out, 3, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARQOS">out, 4, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARREGION">out, 4, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARUSER">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_RVALID">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_RREADY">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_RDATA">in, 32, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_RLAST">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_RID">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_RUSER">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_RRESP">in, 2, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_BVALID">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_BREADY">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_BRESP">in, 2, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_BID">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_BUSER">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem_AWVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWADDR">out, 64, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWLEN">out, 8, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWSIZE">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWBURST">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWLOCK">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWCACHE">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWPROT">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWQOS">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWREGION">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WDATA">out, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WSTRB">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WLAST">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARADDR">out, 64, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARLEN">out, 8, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARSIZE">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARBURST">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARLOCK">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARCACHE">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARPROT">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARQOS">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARREGION">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RVALID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RREADY">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RDATA">in, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RLAST">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RUSER">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RRESP">in, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BVALID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BREADY">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BRESP">in, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BUSER">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem1_AWVALID">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWREADY">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWADDR">out, 64, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWID">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWLEN">out, 8, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWSIZE">out, 3, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWBURST">out, 2, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWLOCK">out, 2, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWCACHE">out, 4, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWPROT">out, 3, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWQOS">out, 4, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWREGION">out, 4, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWUSER">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_WVALID">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_WREADY">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_WDATA">out, 32, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_WSTRB">out, 4, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_WLAST">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_WID">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_WUSER">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARVALID">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARREADY">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARADDR">out, 64, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARID">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARLEN">out, 8, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARSIZE">out, 3, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARBURST">out, 2, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARLOCK">out, 2, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARCACHE">out, 4, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARPROT">out, 3, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARQOS">out, 4, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARREGION">out, 4, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARUSER">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_RVALID">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_RREADY">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_RDATA">in, 32, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_RLAST">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_RID">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_RUSER">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_RRESP">in, 2, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_BVALID">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_BREADY">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_BRESP">in, 2, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_BID">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_BUSER">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem2_AWVALID">out, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_AWREADY">in, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_AWADDR">out, 64, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_AWID">out, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_AWLEN">out, 8, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_AWSIZE">out, 3, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_AWBURST">out, 2, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_AWLOCK">out, 2, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_AWCACHE">out, 4, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_AWPROT">out, 3, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_AWQOS">out, 4, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_AWREGION">out, 4, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_AWUSER">out, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_WVALID">out, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_WREADY">in, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_WDATA">out, 32, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_WSTRB">out, 4, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_WLAST">out, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_WID">out, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_WUSER">out, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_ARVALID">out, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_ARREADY">in, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_ARADDR">out, 64, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_ARID">out, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_ARLEN">out, 8, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_ARSIZE">out, 3, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_ARBURST">out, 2, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_ARLOCK">out, 2, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_ARCACHE">out, 4, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_ARPROT">out, 3, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_ARQOS">out, 4, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_ARREGION">out, 4, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_ARUSER">out, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_RVALID">in, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_RREADY">out, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_RDATA">in, 32, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_RLAST">in, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_RID">in, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_RUSER">in, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_RRESP">in, 2, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_BVALID">in, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_BREADY">out, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_BRESP">in, 2, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_BID">in, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_BUSER">in, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem3_AWVALID">out, 1, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_AWREADY">in, 1, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_AWADDR">out, 64, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_AWID">out, 1, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_AWLEN">out, 8, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_AWSIZE">out, 3, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_AWBURST">out, 2, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_AWLOCK">out, 2, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_AWCACHE">out, 4, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_AWPROT">out, 3, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_AWQOS">out, 4, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_AWREGION">out, 4, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_AWUSER">out, 1, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_WVALID">out, 1, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_WREADY">in, 1, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_WDATA">out, 32, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_WSTRB">out, 4, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_WLAST">out, 1, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_WID">out, 1, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_WUSER">out, 1, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_ARVALID">out, 1, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_ARREADY">in, 1, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_ARADDR">out, 64, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_ARID">out, 1, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_ARLEN">out, 8, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_ARSIZE">out, 3, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_ARBURST">out, 2, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_ARLOCK">out, 2, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_ARCACHE">out, 4, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_ARPROT">out, 3, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_ARQOS">out, 4, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_ARREGION">out, 4, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_ARUSER">out, 1, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_RVALID">in, 1, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_RREADY">out, 1, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_RDATA">in, 32, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_RLAST">in, 1, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_RID">in, 1, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_RUSER">in, 1, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_RRESP">in, 2, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_BVALID">in, 1, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_BREADY">out, 1, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_BRESP">in, 2, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_BID">in, 1, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_BUSER">in, 1, m_axi, gmem3, pointer</column>
</table>
</item>
</section>
</profile>
