Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date             : Sat Feb 23 13:44:45 2019
| Host             : kdichpc running 64-bit Ubuntu 16.04.5 LTS
| Command          : report_power -file zsys_wrapper_power_routed.rpt -pb zsys_wrapper_power_summary_routed.pb -rpx zsys_wrapper_power_routed.rpx
| Design           : zsys_wrapper
| Device           : xc7z010clg400-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 1.700        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 1.574        |
| Device Static (W)        | 0.126        |
| Effective TJA (C/W)      | 11.5         |
| Max Ambient (C)          | 65.4         |
| Junction Temperature (C) | 44.6         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.020 |        5 |       --- |             --- |
| Slice Logic              |     0.006 |    10313 |       --- |             --- |
|   LUT as Logic           |     0.005 |     3123 |     17600 |           17.74 |
|   Register               |    <0.001 |     5116 |     35200 |           14.53 |
|   LUT as Distributed RAM |    <0.001 |      130 |      6000 |            2.17 |
|   CARRY4                 |    <0.001 |      100 |      4400 |            2.27 |
|   LUT as Shift Register  |    <0.001 |      232 |      6000 |            3.87 |
|   F7/F8 Muxes            |    <0.001 |       15 |     17600 |            0.09 |
|   Others                 |     0.000 |      669 |       --- |             --- |
| Signals                  |     0.007 |     7451 |       --- |             --- |
| Block RAM                |     0.007 |     17.5 |        60 |           29.17 |
| I/O                      |     0.002 |       38 |       100 |           38.00 |
| PS7                      |     1.532 |        1 |       --- |             --- |
| Static Power             |     0.126 |          |           |                 |
| Total                    |     1.700 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.047 |       0.040 |      0.008 |
| Vccaux    |       1.800 |     0.008 |       0.000 |      0.008 |
| Vcco33    |       3.300 |     0.002 |       0.001 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.002 |       0.000 |      0.002 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.750 |       0.720 |      0.030 |
| Vccpaux   |       1.800 |     0.061 |       0.051 |      0.010 |
| Vccpll    |       1.800 |     0.017 |       0.014 |      0.003 |
| Vcco_ddr  |       1.500 |     0.459 |       0.457 |      0.002 |
| Vcco_mio0 |       3.300 |     0.003 |       0.002 |      0.001 |
| Vcco_mio1 |       1.800 |     0.003 |       0.002 |      0.001 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+--------------------------------------------------------------------------------------------+----------------------------------------------------------------------+-----------------+
| Clock                                                                                      | Domain                                                               | Constraint (ns) |
+--------------------------------------------------------------------------------------------+----------------------------------------------------------------------+-----------------+
| clk_fpga_0                                                                                 | zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]              |            10.0 |
| dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/tck_bs |            33.0 |
+--------------------------------------------------------------------------------------------+----------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+------------------------------------------------------------------------------------+-----------+
| Name                                                                               | Power (W) |
+------------------------------------------------------------------------------------+-----------+
| zsys_wrapper                                                                       |     1.574 |
|   dbg_hub                                                                          |     0.003 |
|     inst                                                                           |     0.003 |
|       BSCANID.u_xsdbm_id                                                           |     0.003 |
|         CORE_XSDB.UUT_MASTER                                                       |     0.002 |
|           U_ICON_INTERFACE                                                         |     0.002 |
|             U_CMD1                                                                 |    <0.001 |
|             U_CMD2                                                                 |    <0.001 |
|             U_CMD3                                                                 |    <0.001 |
|             U_CMD4                                                                 |    <0.001 |
|             U_CMD5                                                                 |    <0.001 |
|             U_CMD6_RD                                                              |    <0.001 |
|               U_RD_FIFO                                                            |    <0.001 |
|                 SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst                              |    <0.001 |
|                   inst_fifo_gen                                                    |    <0.001 |
|                     gconvfifo.rf                                                   |    <0.001 |
|                       grf.rf                                                       |    <0.001 |
|                         gntv_or_sync_fifo.gcx.clkx                                 |    <0.001 |
|                           gnxpm_cdc.gsync_stage[1].rd_stg_inst                     |    <0.001 |
|                           gnxpm_cdc.gsync_stage[1].wr_stg_inst                     |    <0.001 |
|                           gnxpm_cdc.gsync_stage[2].rd_stg_inst                     |    <0.001 |
|                           gnxpm_cdc.gsync_stage[2].wr_stg_inst                     |    <0.001 |
|                         gntv_or_sync_fifo.gl0.rd                                   |    <0.001 |
|                           gr1.gr1_int.rfwft                                        |    <0.001 |
|                           gras.rsts                                                |    <0.001 |
|                           grhf.rhf                                                 |    <0.001 |
|                           rpntr                                                    |    <0.001 |
|                         gntv_or_sync_fifo.gl0.wr                                   |    <0.001 |
|                           gwas.wsts                                                |    <0.001 |
|                           gwhf.whf                                                 |    <0.001 |
|                           wpntr                                                    |    <0.001 |
|                         gntv_or_sync_fifo.mem                                      |    <0.001 |
|                           gdm.dm_gen.dm                                            |    <0.001 |
|                             RAM_reg_0_15_0_5                                       |    <0.001 |
|                             RAM_reg_0_15_12_15                                     |    <0.001 |
|                             RAM_reg_0_15_6_11                                      |    <0.001 |
|                         rstblk                                                     |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst |    <0.001 |
|             U_CMD6_WR                                                              |    <0.001 |
|               U_WR_FIFO                                                            |    <0.001 |
|                 SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst                              |    <0.001 |
|                   inst_fifo_gen                                                    |    <0.001 |
|                     gconvfifo.rf                                                   |    <0.001 |
|                       grf.rf                                                       |    <0.001 |
|                         gntv_or_sync_fifo.gcx.clkx                                 |    <0.001 |
|                           gnxpm_cdc.gsync_stage[1].rd_stg_inst                     |    <0.001 |
|                           gnxpm_cdc.gsync_stage[1].wr_stg_inst                     |    <0.001 |
|                           gnxpm_cdc.gsync_stage[2].rd_stg_inst                     |    <0.001 |
|                           gnxpm_cdc.gsync_stage[2].wr_stg_inst                     |    <0.001 |
|                         gntv_or_sync_fifo.gl0.rd                                   |    <0.001 |
|                           gras.rsts                                                |    <0.001 |
|                           grhf.rhf                                                 |    <0.001 |
|                           rpntr                                                    |    <0.001 |
|                         gntv_or_sync_fifo.gl0.wr                                   |    <0.001 |
|                           gwas.wsts                                                |    <0.001 |
|                           gwhf.whf                                                 |    <0.001 |
|                           wpntr                                                    |    <0.001 |
|                         gntv_or_sync_fifo.mem                                      |    <0.001 |
|                           gdm.dm_gen.dm                                            |    <0.001 |
|                             RAM_reg_0_15_0_5                                       |    <0.001 |
|                             RAM_reg_0_15_12_15                                     |    <0.001 |
|                             RAM_reg_0_15_6_11                                      |    <0.001 |
|                         rstblk                                                     |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst |    <0.001 |
|             U_CMD7_CTL                                                             |    <0.001 |
|             U_CMD7_STAT                                                            |    <0.001 |
|             U_STATIC_STATUS                                                        |    <0.001 |
|           U_XSDB_ADDRESS_CONTROLLER                                                |    <0.001 |
|           U_XSDB_BURST_WD_LEN_CONTROLLER                                           |    <0.001 |
|           U_XSDB_BUS_CONTROLLER                                                    |    <0.001 |
|             U_RD_ABORT_FLAG                                                        |    <0.001 |
|             U_RD_REQ_FLAG                                                          |    <0.001 |
|             U_TIMER                                                                |    <0.001 |
|           U_XSDB_BUS_MSTR2SL_PORT_IFACE                                            |    <0.001 |
|         CORE_XSDB.U_ICON                                                           |    <0.001 |
|           U_CMD                                                                    |    <0.001 |
|           U_STAT                                                                   |    <0.001 |
|           U_SYNC                                                                   |    <0.001 |
|         SWITCH_N_EXT_BSCAN.bscan_inst                                              |    <0.001 |
|         SWITCH_N_EXT_BSCAN.bscan_switch                                            |    <0.001 |
|   zsys_i                                                                           |     1.569 |
|     axi_dmac_0                                                                     |     0.005 |
|       inst                                                                         |     0.005 |
|         i_regmap                                                                   |     0.002 |
|           i_regmap_request                                                         |    <0.001 |
|           i_up_axi                                                                 |     0.001 |
|         i_transfer                                                                 |     0.003 |
|           i_request_arb                                                            |     0.003 |
|             eot_mem_reg_r1_0_15_0_0                                                |    <0.001 |
|             eot_mem_reg_r2_0_15_0_0                                                |    <0.001 |
|             eot_mem_reg_r3_0_15_0_0                                                |    <0.001 |
|             i_dest_dma_mm                                                          |    <0.001 |
|               i_addr_gen                                                           |    <0.001 |
|               i_response_handler                                                   |    <0.001 |
|             i_dest_req_fifo                                                        |    <0.001 |
|             i_dest_response_fifo                                                   |    <0.001 |
|             i_req_gen                                                              |    <0.001 |
|             i_req_splitter                                                         |    <0.001 |
|             i_src_dma_stream                                                       |    <0.001 |
|               i_data_mover                                                         |    <0.001 |
|             i_src_req_fifo                                                         |    <0.001 |
|             i_store_and_forward                                                    |     0.002 |
|               burst_len_mem_reg_0_7_0_3                                            |    <0.001 |
|               i_mem                                                                |     0.002 |
|               i_resize_src                                                         |    <0.001 |
|           i_reset_manager                                                          |    <0.001 |
|     axi_gpio_0                                                                     |    <0.001 |
|       U0                                                                           |    <0.001 |
|         AXI_LITE_IPIF_I                                                            |    <0.001 |
|           I_SLAVE_ATTACHMENT                                                       |    <0.001 |
|             I_DECODER                                                              |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I        |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I        |    <0.001 |
|         gpio_core_1                                                                |    <0.001 |
|     axi_quad_spi_0                                                                 |     0.002 |
|       U0                                                                           |     0.002 |
|         NO_DUAL_QUAD_MODE.QSPI_NORMAL                                              |     0.002 |
|           QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I                                       |    <0.001 |
|             I_SLAVE_ATTACHMENT                                                     |    <0.001 |
|               I_DECODER                                                            |    <0.001 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I      |    <0.001 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[10].MULTIPLE_CES_THIS_CS_GEN.CE_I     |    <0.001 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[11].MULTIPLE_CES_THIS_CS_GEN.CE_I     |    <0.001 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[12].MULTIPLE_CES_THIS_CS_GEN.CE_I     |    <0.001 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[13].MULTIPLE_CES_THIS_CS_GEN.CE_I     |    <0.001 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[14].MULTIPLE_CES_THIS_CS_GEN.CE_I     |    <0.001 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[1].MULTIPLE_CES_THIS_CS_GEN.CE_I      |    <0.001 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I      |    <0.001 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[3].MULTIPLE_CES_THIS_CS_GEN.CE_I      |    <0.001 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[4].MULTIPLE_CES_THIS_CS_GEN.CE_I      |    <0.001 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[5].MULTIPLE_CES_THIS_CS_GEN.CE_I      |    <0.001 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[6].MULTIPLE_CES_THIS_CS_GEN.CE_I      |    <0.001 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[7].MULTIPLE_CES_THIS_CS_GEN.CE_I      |    <0.001 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[8].MULTIPLE_CES_THIS_CS_GEN.CE_I      |    <0.001 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[9].MULTIPLE_CES_THIS_CS_GEN.CE_I      |    <0.001 |
|                 MEM_DECODE_GEN[1].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I      |    <0.001 |
|                 MEM_DECODE_GEN[1].PER_CE_GEN[6].MULTIPLE_CES_THIS_CS_GEN.CE_I      |    <0.001 |
|                 MEM_DECODE_GEN[2].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I      |    <0.001 |
|                 MEM_DECODE_GEN[2].PER_CE_GEN[6].MULTIPLE_CES_THIS_CS_GEN.CE_I      |    <0.001 |
|           QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I                                 |     0.001 |
|             CONTROL_REG_I                                                          |    <0.001 |
|             INTERRUPT_CONTROL_I                                                    |    <0.001 |
|             LOGIC_FOR_MD_0_GEN.SPI_MODULE_I                                        |    <0.001 |
|               LOCAL_TX_EMPTY_RX_FULL_FIFO_0_GEN.rx_empty_no_fifo_CDC               |    <0.001 |
|             NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST                                   |    <0.001 |
|             NO_FIFO_EXISTS.QSPI_RX_TX_REG                                          |    <0.001 |
|             RESET_SYNC_AXI_SPI_CLK_INST                                            |    <0.001 |
|             SOFT_RESET_I                                                           |    <0.001 |
|             STATUS_REG_MODE_0_GEN.STATUS_SLAVE_SEL_REG_I                           |    <0.001 |
|     axi_smc                                                                        |     0.010 |
|       inst                                                                         |     0.010 |
|         clk_map                                                                    |    <0.001 |
|           psr_aclk                                                                 |    <0.001 |
|             U0                                                                     |    <0.001 |
|               EXT_LPF                                                              |    <0.001 |
|                 ACTIVE_LOW_AUX.ACT_LO_AUX                                          |    <0.001 |
|               SEQ                                                                  |    <0.001 |
|                 SEQ_COUNTER                                                        |    <0.001 |
|         m00_exit_pipeline                                                          |     0.002 |
|           m00_exit                                                                 |     0.002 |
|             inst                                                                   |     0.002 |
|               aw_reg                                                               |    <0.001 |
|               b_reg                                                                |    <0.001 |
|               exit_inst                                                            |    <0.001 |
|                 gen_w_cmd_fifo.w_cmd_fifo                                          |    <0.001 |
|               splitter_inst                                                        |    <0.001 |
|                 gen_axi3.axi3_conv_inst                                            |    <0.001 |
|                   USE_WRITE.USE_SPLIT_W.write_resp_inst                            |    <0.001 |
|                   USE_WRITE.write_addr_inst                                        |    <0.001 |
|                     USE_BURSTS.cmd_queue                                           |    <0.001 |
|                       gen_srls[0].srl_nx1                                          |    <0.001 |
|                       gen_srls[1].srl_nx1                                          |    <0.001 |
|                       gen_srls[2].srl_nx1                                          |    <0.001 |
|                       gen_srls[3].srl_nx1                                          |    <0.001 |
|                     USE_B_CHANNEL.cmd_b_queue                                      |    <0.001 |
|                       gen_srls[0].srl_nx1                                          |    <0.001 |
|                       gen_srls[1].srl_nx1                                          |    <0.001 |
|                       gen_srls[2].srl_nx1                                          |    <0.001 |
|                       gen_srls[3].srl_nx1                                          |    <0.001 |
|                       gen_srls[4].srl_nx1                                          |    <0.001 |
|                   USE_WRITE.write_data_inst                                        |    <0.001 |
|               w_reg                                                                |    <0.001 |
|         s00_entry_pipeline                                                         |     0.005 |
|           s00_mmu                                                                  |     0.002 |
|             inst                                                                   |     0.002 |
|               aw_reg_stall                                                         |    <0.001 |
|               aw_sreg                                                              |    <0.001 |
|               b_sreg                                                               |    <0.001 |
|               gen_endpoint.decerr_slave_inst                                       |    <0.001 |
|               w_sreg                                                               |    <0.001 |
|           s00_si_converter                                                         |     0.002 |
|             inst                                                                   |     0.002 |
|               splitter_inst                                                        |     0.002 |
|                 aw_cmd_reg                                                         |    <0.001 |
|                 gen_wsplitter.gen_wthread_loop[0].b_split_fifo                     |    <0.001 |
|                   gen_srls[0].srl_nx1                                              |    <0.001 |
|                 gen_wsplitter.w_split_fifo                                         |    <0.001 |
|                   gen_srls[0].srl_nx1                                              |    <0.001 |
|                   gen_srls[1].srl_nx1                                              |    <0.001 |
|                   gen_srls[2].srl_nx1                                              |    <0.001 |
|                   gen_srls[3].srl_nx1                                              |    <0.001 |
|                 gen_wsplitter.wsplit_first_offset_fifo                             |    <0.001 |
|                   gen_srls[3].srl_nx1                                              |    <0.001 |
|                   gen_srls[4].srl_nx1                                              |    <0.001 |
|                   gen_srls[5].srl_nx1                                              |    <0.001 |
|                   gen_srls[6].srl_nx1                                              |    <0.001 |
|                 gen_wsplitter.wsplit_last_offset_fifo                              |    <0.001 |
|                   gen_srls[2].srl_nx1                                              |    <0.001 |
|                   gen_srls[4].srl_nx1                                              |    <0.001 |
|                   gen_srls[5].srl_nx1                                              |    <0.001 |
|                   gen_srls[6].srl_nx1                                              |    <0.001 |
|           s00_transaction_regulator                                                |    <0.001 |
|             inst                                                                   |    <0.001 |
|               gen_endpoint.gen_w_singleorder.w_singleorder                         |    <0.001 |
|                 gen_cmd_reg.cmd_reg                                                |    <0.001 |
|         s00_nodes                                                                  |     0.003 |
|           s00_aw_node                                                              |    <0.001 |
|             inst                                                                   |    <0.001 |
|               inst_mi_handler                                                      |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                               |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                    |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                   |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                   |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                 |    <0.001 |
|                       xpm_memory_base_inst                                         |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                  |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107              |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113              |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119              |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125              |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131              |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137              |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11                 |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95                |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101               |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                        |    <0.001 |
|               inst_si_handler                                                      |    <0.001 |
|                 inst_arb_stall_late                                                |    <0.001 |
|           s00_b_node                                                               |    <0.001 |
|             inst                                                                   |    <0.001 |
|               inst_mi_handler                                                      |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                               |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                    |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                   |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                   |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                        |    <0.001 |
|               inst_si_handler                                                      |    <0.001 |
|                 inst_arb_stall_late                                                |    <0.001 |
|           s00_w_node                                                               |     0.002 |
|             inst                                                                   |     0.002 |
|               inst_mi_handler                                                      |     0.001 |
|                 gen_normal_area.gen_downsizer.inst_downsizer                       |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                               |     0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                    |     0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                   |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                   |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                 |    <0.001 |
|                       xpm_memory_base_inst                                         |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17                |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23                |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29                |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35                |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41                |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47                |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53                |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59                |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65                |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71                |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77                |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83                |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89                |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95                |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                        |    <0.001 |
|               inst_si_handler                                                      |    <0.001 |
|                 inst_arb_stall_late                                                |    <0.001 |
|     axis_adc_0                                                                     |    <0.001 |
|       U0                                                                           |    <0.001 |
|         axis_adc_v1_0_M00_AXIS_inst                                                |    <0.001 |
|     processing_system7_0                                                           |     1.533 |
|       inst                                                                         |     1.533 |
|     ps7_0_axi_periph                                                               |     0.006 |
|       s00_couplers                                                                 |     0.005 |
|         auto_pc                                                                    |     0.005 |
|           inst                                                                     |     0.005 |
|             gen_axilite.gen_b2s_conv.axilite_b2s                                   |     0.005 |
|               RD.ar_channel_0                                                      |    <0.001 |
|                 ar_cmd_fsm_0                                                       |    <0.001 |
|                 cmd_translator_0                                                   |    <0.001 |
|                   incr_cmd_0                                                       |    <0.001 |
|                   wrap_cmd_0                                                       |    <0.001 |
|               RD.r_channel_0                                                       |    <0.001 |
|                 rd_data_fifo_0                                                     |    <0.001 |
|                 transaction_fifo_0                                                 |    <0.001 |
|               SI_REG                                                               |     0.002 |
|                 ar.ar_pipe                                                         |    <0.001 |
|                 aw.aw_pipe                                                         |    <0.001 |
|                 b.b_pipe                                                           |    <0.001 |
|                 r.r_pipe                                                           |    <0.001 |
|               WR.aw_channel_0                                                      |    <0.001 |
|                 aw_cmd_fsm_0                                                       |    <0.001 |
|                 cmd_translator_0                                                   |    <0.001 |
|                   incr_cmd_0                                                       |    <0.001 |
|                   wrap_cmd_0                                                       |    <0.001 |
|               WR.b_channel_0                                                       |    <0.001 |
|                 bid_fifo_0                                                         |    <0.001 |
|                 bresp_fifo_0                                                       |    <0.001 |
|       xbar                                                                         |    <0.001 |
|         inst                                                                       |    <0.001 |
|           gen_sasd.crossbar_sasd_0                                                 |    <0.001 |
|             addr_arbiter_inst                                                      |    <0.001 |
|             gen_decerr.decerr_slave_inst                                           |    <0.001 |
|             reg_slice_r                                                            |    <0.001 |
|             splitter_ar                                                            |    <0.001 |
|             splitter_aw                                                            |    <0.001 |
|     rst_ps7_0_100M                                                                 |    <0.001 |
|       U0                                                                           |    <0.001 |
|         EXT_LPF                                                                    |    <0.001 |
|           ACTIVE_LOW_AUX.ACT_LO_AUX                                                |    <0.001 |
|           ACTIVE_LOW_EXT.ACT_LO_EXT                                                |    <0.001 |
|         SEQ                                                                        |    <0.001 |
|           SEQ_COUNTER                                                              |    <0.001 |
|     system_ila_0                                                                   |     0.013 |
|       U0                                                                           |     0.013 |
|         g_inst                                                                     |     0.000 |
|         ila_lib                                                                    |     0.013 |
|           U0                                                                       |     0.013 |
|             ila_core_inst                                                          |     0.013 |
|               ila_trace_memory_inst                                                |     0.005 |
|                 SUBCORE_RAM_BLK_MEM_1.trace_block_memory                           |     0.005 |
|                   inst_blk_mem_gen                                                 |     0.005 |
|                     gnbram.gnativebmg.native_blk_mem_gen                           |     0.005 |
|                       valid.cstr                                                   |     0.005 |
|                         bindec_a.bindec_inst_a                                     |    <0.001 |
|                         has_mux_b.B                                                |    <0.001 |
|                         ramloop[0].ram.r                                           |    <0.001 |
|                           prim_noinit.ram                                          |    <0.001 |
|                         ramloop[10].ram.r                                          |    <0.001 |
|                           prim_noinit.ram                                          |    <0.001 |
|                         ramloop[11].ram.r                                          |    <0.001 |
|                           prim_noinit.ram                                          |    <0.001 |
|                         ramloop[12].ram.r                                          |    <0.001 |
|                           prim_noinit.ram                                          |    <0.001 |
|                         ramloop[13].ram.r                                          |    <0.001 |
|                           prim_noinit.ram                                          |    <0.001 |
|                         ramloop[14].ram.r                                          |    <0.001 |
|                           prim_noinit.ram                                          |    <0.001 |
|                         ramloop[15].ram.r                                          |    <0.001 |
|                           prim_noinit.ram                                          |    <0.001 |
|                         ramloop[1].ram.r                                           |    <0.001 |
|                           prim_noinit.ram                                          |    <0.001 |
|                         ramloop[2].ram.r                                           |    <0.001 |
|                           prim_noinit.ram                                          |    <0.001 |
|                         ramloop[3].ram.r                                           |    <0.001 |
|                           prim_noinit.ram                                          |    <0.001 |
|                         ramloop[4].ram.r                                           |    <0.001 |
|                           prim_noinit.ram                                          |    <0.001 |
|                         ramloop[5].ram.r                                           |    <0.001 |
|                           prim_noinit.ram                                          |    <0.001 |
|                         ramloop[6].ram.r                                           |    <0.001 |
|                           prim_noinit.ram                                          |    <0.001 |
|                         ramloop[7].ram.r                                           |    <0.001 |
|                           prim_noinit.ram                                          |    <0.001 |
|                         ramloop[8].ram.r                                           |    <0.001 |
|                           prim_noinit.ram                                          |    <0.001 |
|                         ramloop[9].ram.r                                           |    <0.001 |
|                           prim_noinit.ram                                          |    <0.001 |
|               u_ila_cap_ctrl                                                       |     0.001 |
|                 U_CDONE                                                            |    <0.001 |
|                 U_NS0                                                              |    <0.001 |
|                 U_NS1                                                              |    <0.001 |
|                 u_cap_addrgen                                                      |     0.001 |
|                   U_CMPRESET                                                       |    <0.001 |
|                   u_cap_sample_counter                                             |    <0.001 |
|                     U_SCE                                                          |    <0.001 |
|                     U_SCMPCE                                                       |    <0.001 |
|                     U_SCRST                                                        |    <0.001 |
|                     u_scnt_cmp                                                     |    <0.001 |
|                       allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst      |    <0.001 |
|                         DUT                                                        |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE             |    <0.001 |
|                             u_srlA                                                 |    <0.001 |
|                             u_srlB                                                 |    <0.001 |
|                             u_srlC                                                 |    <0.001 |
|                             u_srlD                                                 |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE             |    <0.001 |
|                             u_srlA                                                 |    <0.001 |
|                             u_srlB                                                 |    <0.001 |
|                             u_srlC                                                 |    <0.001 |
|                             u_srlD                                                 |    <0.001 |
|                   u_cap_window_counter                                             |    <0.001 |
|                     U_WCE                                                          |    <0.001 |
|                     U_WHCMPCE                                                      |    <0.001 |
|                     U_WLCMPCE                                                      |    <0.001 |
|                     u_wcnt_hcmp                                                    |    <0.001 |
|                       allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst      |    <0.001 |
|                         DUT                                                        |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE             |    <0.001 |
|                             u_srlA                                                 |    <0.001 |
|                             u_srlB                                                 |    <0.001 |
|                             u_srlC                                                 |    <0.001 |
|                             u_srlD                                                 |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE             |    <0.001 |
|                             u_srlA                                                 |    <0.001 |
|                             u_srlB                                                 |    <0.001 |
|                             u_srlC                                                 |    <0.001 |
|                             u_srlD                                                 |    <0.001 |
|                     u_wcnt_lcmp                                                    |    <0.001 |
|                       allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst      |    <0.001 |
|                         DUT                                                        |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE             |    <0.001 |
|                             u_srlA                                                 |    <0.001 |
|                             u_srlB                                                 |    <0.001 |
|                             u_srlC                                                 |    <0.001 |
|                             u_srlD                                                 |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE             |    <0.001 |
|                             u_srlA                                                 |    <0.001 |
|                             u_srlB                                                 |    <0.001 |
|                             u_srlC                                                 |    <0.001 |
|                             u_srlD                                                 |    <0.001 |
|               u_ila_regs                                                           |     0.004 |
|                 MU_SRL[0].mu_srl_reg                                               |    <0.001 |
|                 MU_SRL[1].mu_srl_reg                                               |    <0.001 |
|                 MU_SRL[2].mu_srl_reg                                               |    <0.001 |
|                 MU_SRL[3].mu_srl_reg                                               |    <0.001 |
|                 MU_SRL[4].mu_srl_reg                                               |    <0.001 |
|                 MU_SRL[5].mu_srl_reg                                               |    <0.001 |
|                 MU_SRL[6].mu_srl_reg                                               |    <0.001 |
|                 TC_SRL[0].tc_srl_reg                                               |    <0.001 |
|                 U_XSDB_SLAVE                                                       |     0.001 |
|                 reg_15                                                             |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                               |    <0.001 |
|                 reg_16                                                             |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                               |    <0.001 |
|                 reg_17                                                             |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                               |    <0.001 |
|                 reg_18                                                             |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                               |    <0.001 |
|                 reg_19                                                             |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                               |    <0.001 |
|                 reg_1a                                                             |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                               |    <0.001 |
|                 reg_6                                                              |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                               |    <0.001 |
|                 reg_7                                                              |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                               |    <0.001 |
|                 reg_8                                                              |    <0.001 |
|                   I_EN_STAT_EQ1.U_STAT                                             |    <0.001 |
|                 reg_80                                                             |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                               |    <0.001 |
|                 reg_81                                                             |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                               |    <0.001 |
|                 reg_82                                                             |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                               |    <0.001 |
|                 reg_83                                                             |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                               |    <0.001 |
|                 reg_84                                                             |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                               |    <0.001 |
|                 reg_85                                                             |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                               |    <0.001 |
|                 reg_887                                                            |    <0.001 |
|                   I_EN_STAT_EQ1.U_STAT                                             |    <0.001 |
|                 reg_88d                                                            |    <0.001 |
|                   I_EN_STAT_EQ1.U_STAT                                             |    <0.001 |
|                 reg_890                                                            |    <0.001 |
|                   I_EN_STAT_EQ1.U_STAT                                             |    <0.001 |
|                 reg_9                                                              |    <0.001 |
|                   I_EN_STAT_EQ1.U_STAT                                             |    <0.001 |
|                 reg_srl_fff                                                        |    <0.001 |
|                 reg_stream_ffd                                                     |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                               |    <0.001 |
|                 reg_stream_ffe                                                     |    <0.001 |
|                   I_EN_STAT_EQ1.U_STAT                                             |    <0.001 |
|               u_ila_reset_ctrl                                                     |    <0.001 |
|                 arm_detection_inst                                                 |    <0.001 |
|                 asyncrounous_transfer.arm_in_transfer_inst                         |    <0.001 |
|                 asyncrounous_transfer.arm_out_transfer_inst                        |    <0.001 |
|                 asyncrounous_transfer.halt_in_transfer_inst                        |    <0.001 |
|                 asyncrounous_transfer.halt_out_transfer_inst                       |    <0.001 |
|                 halt_detection_inst                                                |    <0.001 |
|               u_trig                                                               |     0.001 |
|                 N_DDR_TC.N_DDR_TC_INST[0].U_TC                                     |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst          |    <0.001 |
|                     DUT                                                            |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                 U_TM                                                               |     0.001 |
|                   N_DDR_MODE.G_NMU[0].U_M                                          |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst        |    <0.001 |
|                       DUT                                                          |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE               |    <0.001 |
|                           u_srlA                                                   |    <0.001 |
|                           u_srlB                                                   |    <0.001 |
|                           u_srlC                                                   |    <0.001 |
|                           u_srlD                                                   |    <0.001 |
|                   N_DDR_MODE.G_NMU[1].U_M                                          |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst        |    <0.001 |
|                       DUT                                                          |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE               |    <0.001 |
|                           u_srlA                                                   |    <0.001 |
|                           u_srlB                                                   |    <0.001 |
|                           u_srlC                                                   |    <0.001 |
|                           u_srlD                                                   |    <0.001 |
|                   N_DDR_MODE.G_NMU[2].U_M                                          |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst        |    <0.001 |
|                       DUT                                                          |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE               |    <0.001 |
|                           u_srlA                                                   |    <0.001 |
|                           u_srlB                                                   |    <0.001 |
|                           u_srlC                                                   |    <0.001 |
|                           u_srlD                                                   |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE               |    <0.001 |
|                           u_srlA                                                   |    <0.001 |
|                           u_srlB                                                   |    <0.001 |
|                           u_srlC                                                   |    <0.001 |
|                           u_srlD                                                   |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE               |    <0.001 |
|                           u_srlA                                                   |    <0.001 |
|                           u_srlB                                                   |    <0.001 |
|                           u_srlC                                                   |    <0.001 |
|                           u_srlD                                                   |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE               |    <0.001 |
|                           u_srlA                                                   |    <0.001 |
|                           u_srlB                                                   |    <0.001 |
|                           u_srlC                                                   |    <0.001 |
|                           u_srlD                                                   |    <0.001 |
|                   N_DDR_MODE.G_NMU[3].U_M                                          |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst        |    <0.001 |
|                       DUT                                                          |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE               |    <0.001 |
|                           u_srlA                                                   |    <0.001 |
|                           u_srlB                                                   |    <0.001 |
|                           u_srlC                                                   |    <0.001 |
|                           u_srlD                                                   |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE               |    <0.001 |
|                           u_srlA                                                   |    <0.001 |
|                           u_srlB                                                   |    <0.001 |
|                           u_srlC                                                   |    <0.001 |
|                           u_srlD                                                   |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE               |    <0.001 |
|                           u_srlA                                                   |    <0.001 |
|                           u_srlB                                                   |    <0.001 |
|                           u_srlC                                                   |    <0.001 |
|                           u_srlD                                                   |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE               |    <0.001 |
|                           u_srlA                                                   |    <0.001 |
|                           u_srlB                                                   |    <0.001 |
|                           u_srlC                                                   |    <0.001 |
|                           u_srlD                                                   |    <0.001 |
|                   N_DDR_MODE.G_NMU[4].U_M                                          |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst        |    <0.001 |
|                       DUT                                                          |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE               |    <0.001 |
|                           u_srlA                                                   |    <0.001 |
|                           u_srlB                                                   |    <0.001 |
|                           u_srlC                                                   |    <0.001 |
|                           u_srlD                                                   |    <0.001 |
|                   N_DDR_MODE.G_NMU[5].U_M                                          |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst        |    <0.001 |
|                       DUT                                                          |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE               |    <0.001 |
|                           u_srlA                                                   |    <0.001 |
|                           u_srlB                                                   |    <0.001 |
|                           u_srlC                                                   |    <0.001 |
|                           u_srlD                                                   |    <0.001 |
|                   N_DDR_MODE.G_NMU[6].U_M                                          |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst        |    <0.001 |
|                       DUT                                                          |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE               |    <0.001 |
|                           u_srlA                                                   |    <0.001 |
|                           u_srlB                                                   |    <0.001 |
|                           u_srlC                                                   |    <0.001 |
|                           u_srlD                                                   |    <0.001 |
|               xsdb_memory_read_inst                                                |    <0.001 |
|     xlconcat_0                                                                     |     0.000 |
+------------------------------------------------------------------------------------+-----------+


