{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1730953843822 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1730953843822 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 07 01:30:43 2024 " "Processing started: Thu Nov 07 01:30:43 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1730953843822 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730953843822 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off test -c test " "Command: quartus_map --read_settings_files=on --write_settings_files=off test -c test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730953843822 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1730953844033 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1730953844033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "esc_clk.v 1 1 " "Found 1 design units, including 1 entities, in source file esc_clk.v" { { "Info" "ISGN_ENTITY_NAME" "1 esc_clk " "Found entity 1: esc_clk" {  } { { "esc_clk.v" "" { Text "C:/Users/lipes/Desktop/Nova0/esc_clk.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730953848324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730953848324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_01.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_01.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_01 " "Found entity 1: mux_01" {  } { { "mux_01.v" "" { Text "C:/Users/lipes/Desktop/Nova0/mux_01.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730953848325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730953848325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "out07seg.v 1 1 " "Found 1 design units, including 1 entities, in source file out07seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 out07seg " "Found entity 1: out07seg" {  } { { "out07seg.v" "" { Text "C:/Users/lipes/Desktop/Nova0/out07seg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730953848326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730953848326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "out17seg.v 1 1 " "Found 1 design units, including 1 entities, in source file out17seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 out17seg " "Found entity 1: out17seg" {  } { { "out17seg.v" "" { Text "C:/Users/lipes/Desktop/Nova0/out17seg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730953848327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730953848327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "t_ff.v 1 1 " "Found 1 design units, including 1 entities, in source file t_ff.v" { { "Info" "ISGN_ENTITY_NAME" "1 t_ff " "Found entity 1: t_ff" {  } { { "t_ff.v" "" { Text "C:/Users/lipes/Desktop/Nova0/t_ff.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730953848328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730953848328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conta3.v 1 1 " "Found 1 design units, including 1 entities, in source file conta3.v" { { "Info" "ISGN_ENTITY_NAME" "1 conta3 " "Found entity 1: conta3" {  } { { "conta3.v" "" { Text "C:/Users/lipes/Desktop/Nova0/conta3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730953848330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730953848330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conta2.v 1 1 " "Found 1 design units, including 1 entities, in source file conta2.v" { { "Info" "ISGN_ENTITY_NAME" "1 conta2 " "Found entity 1: conta2" {  } { { "conta2.v" "" { Text "C:/Users/lipes/Desktop/Nova0/conta2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730953848331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730953848331 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Q q deboun.v(4) " "Verilog HDL Declaration information at deboun.v(4): object \"Q\" differs only in case from object \"q\" in the same scope" {  } { { "deboun.v" "" { Text "C:/Users/lipes/Desktop/Nova0/deboun.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1730953848331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "deboun.v 1 1 " "Found 1 design units, including 1 entities, in source file deboun.v" { { "Info" "ISGN_ENTITY_NAME" "1 deboun " "Found entity 1: deboun" {  } { { "deboun.v" "" { Text "C:/Users/lipes/Desktop/Nova0/deboun.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730953848332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730953848332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main_p.v 1 1 " "Found 1 design units, including 1 entities, in source file main_p.v" { { "Info" "ISGN_ENTITY_NAME" "1 main_p " "Found entity 1: main_p" {  } { { "main_p.v" "" { Text "C:/Users/lipes/Desktop/Nova0/main_p.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730953848333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730953848333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demux_01.v 1 1 " "Found 1 design units, including 1 entities, in source file demux_01.v" { { "Info" "ISGN_ENTITY_NAME" "1 demux_01 " "Found entity 1: demux_01" {  } { { "demux_01.v" "" { Text "C:/Users/lipes/Desktop/Nova0/demux_01.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730953848334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730953848334 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "NA out07seg.v(10) " "Verilog HDL Implicit Net warning at out07seg.v(10): created implicit net for \"NA\"" {  } { { "out07seg.v" "" { Text "C:/Users/lipes/Desktop/Nova0/out07seg.v" 10 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730953848334 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "NB out07seg.v(11) " "Verilog HDL Implicit Net warning at out07seg.v(11): created implicit net for \"NB\"" {  } { { "out07seg.v" "" { Text "C:/Users/lipes/Desktop/Nova0/out07seg.v" 11 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730953848334 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "NC out07seg.v(12) " "Verilog HDL Implicit Net warning at out07seg.v(12): created implicit net for \"NC\"" {  } { { "out07seg.v" "" { Text "C:/Users/lipes/Desktop/Nova0/out07seg.v" 12 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730953848334 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ND out17seg.v(10) " "Verilog HDL Implicit Net warning at out17seg.v(10): created implicit net for \"ND\"" {  } { { "out17seg.v" "" { Text "C:/Users/lipes/Desktop/Nova0/out17seg.v" 10 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730953848334 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "NE out17seg.v(11) " "Verilog HDL Implicit Net warning at out17seg.v(11): created implicit net for \"NE\"" {  } { { "out17seg.v" "" { Text "C:/Users/lipes/Desktop/Nova0/out17seg.v" 11 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730953848334 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Nq1 deboun.v(13) " "Verilog HDL Implicit Net warning at deboun.v(13): created implicit net for \"Nq1\"" {  } { { "deboun.v" "" { Text "C:/Users/lipes/Desktop/Nova0/deboun.v" 13 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730953848334 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Q15 main_p.v(10) " "Verilog HDL Implicit Net warning at main_p.v(10): created implicit net for \"Q15\"" {  } { { "main_p.v" "" { Text "C:/Users/lipes/Desktop/Nova0/main_p.v" 10 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730953848334 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Q23 main_p.v(10) " "Verilog HDL Implicit Net warning at main_p.v(10): created implicit net for \"Q23\"" {  } { { "main_p.v" "" { Text "C:/Users/lipes/Desktop/Nova0/main_p.v" 10 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730953848334 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Q24 main_p.v(10) " "Verilog HDL Implicit Net warning at main_p.v(10): created implicit net for \"Q24\"" {  } { { "main_p.v" "" { Text "C:/Users/lipes/Desktop/Nova0/main_p.v" 10 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730953848334 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Q25 main_p.v(10) " "Verilog HDL Implicit Net warning at main_p.v(10): created implicit net for \"Q25\"" {  } { { "main_p.v" "" { Text "C:/Users/lipes/Desktop/Nova0/main_p.v" 10 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730953848334 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pul main_p.v(12) " "Verilog HDL Implicit Net warning at main_p.v(12): created implicit net for \"pul\"" {  } { { "main_p.v" "" { Text "C:/Users/lipes/Desktop/Nova0/main_p.v" 12 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730953848334 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "D main_p.v(14) " "Verilog HDL Implicit Net warning at main_p.v(14): created implicit net for \"D\"" {  } { { "main_p.v" "" { Text "C:/Users/lipes/Desktop/Nova0/main_p.v" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730953848334 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "E main_p.v(14) " "Verilog HDL Implicit Net warning at main_p.v(14): created implicit net for \"E\"" {  } { { "main_p.v" "" { Text "C:/Users/lipes/Desktop/Nova0/main_p.v" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730953848334 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Q main_p.v(16) " "Verilog HDL Implicit Net warning at main_p.v(16): created implicit net for \"Q\"" {  } { { "main_p.v" "" { Text "C:/Users/lipes/Desktop/Nova0/main_p.v" 16 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730953848334 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "A main_p.v(18) " "Verilog HDL Implicit Net warning at main_p.v(18): created implicit net for \"A\"" {  } { { "main_p.v" "" { Text "C:/Users/lipes/Desktop/Nova0/main_p.v" 18 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730953848334 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "B main_p.v(18) " "Verilog HDL Implicit Net warning at main_p.v(18): created implicit net for \"B\"" {  } { { "main_p.v" "" { Text "C:/Users/lipes/Desktop/Nova0/main_p.v" 18 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730953848334 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "C main_p.v(18) " "Verilog HDL Implicit Net warning at main_p.v(18): created implicit net for \"C\"" {  } { { "main_p.v" "" { Text "C:/Users/lipes/Desktop/Nova0/main_p.v" 18 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730953848334 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "seg main_p.v(23) " "Verilog HDL Implicit Net warning at main_p.v(23): created implicit net for \"seg\"" {  } { { "main_p.v" "" { Text "C:/Users/lipes/Desktop/Nova0/main_p.v" 23 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730953848334 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ND demux_01.v(7) " "Verilog HDL Implicit Net warning at demux_01.v(7): created implicit net for \"ND\"" {  } { { "demux_01.v" "" { Text "C:/Users/lipes/Desktop/Nova0/demux_01.v" 7 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730953848334 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "NE demux_01.v(8) " "Verilog HDL Implicit Net warning at demux_01.v(8): created implicit net for \"NE\"" {  } { { "demux_01.v" "" { Text "C:/Users/lipes/Desktop/Nova0/demux_01.v" 8 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730953848334 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "S1 demux_01.v(10) " "Verilog HDL Implicit Net warning at demux_01.v(10): created implicit net for \"S1\"" {  } { { "demux_01.v" "" { Text "C:/Users/lipes/Desktop/Nova0/demux_01.v" 10 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730953848334 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "S2 demux_01.v(11) " "Verilog HDL Implicit Net warning at demux_01.v(11): created implicit net for \"S2\"" {  } { { "demux_01.v" "" { Text "C:/Users/lipes/Desktop/Nova0/demux_01.v" 11 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730953848334 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "S3 demux_01.v(12) " "Verilog HDL Implicit Net warning at demux_01.v(12): created implicit net for \"S3\"" {  } { { "demux_01.v" "" { Text "C:/Users/lipes/Desktop/Nova0/demux_01.v" 12 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730953848334 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "S4 demux_01.v(13) " "Verilog HDL Implicit Net warning at demux_01.v(13): created implicit net for \"S4\"" {  } { { "demux_01.v" "" { Text "C:/Users/lipes/Desktop/Nova0/demux_01.v" 13 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730953848334 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "T1 demux_01.v(15) " "Verilog HDL Implicit Net warning at demux_01.v(15): created implicit net for \"T1\"" {  } { { "demux_01.v" "" { Text "C:/Users/lipes/Desktop/Nova0/demux_01.v" 15 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730953848334 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "T2 demux_01.v(16) " "Verilog HDL Implicit Net warning at demux_01.v(16): created implicit net for \"T2\"" {  } { { "demux_01.v" "" { Text "C:/Users/lipes/Desktop/Nova0/demux_01.v" 16 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730953848334 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "T3 demux_01.v(17) " "Verilog HDL Implicit Net warning at demux_01.v(17): created implicit net for \"T3\"" {  } { { "demux_01.v" "" { Text "C:/Users/lipes/Desktop/Nova0/demux_01.v" 17 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730953848334 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "T4 demux_01.v(18) " "Verilog HDL Implicit Net warning at demux_01.v(18): created implicit net for \"T4\"" {  } { { "demux_01.v" "" { Text "C:/Users/lipes/Desktop/Nova0/demux_01.v" 18 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730953848334 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "esc_clk.v(15) " "Verilog HDL Instantiation warning at esc_clk.v(15): instance has no name" {  } { { "esc_clk.v" "" { Text "C:/Users/lipes/Desktop/Nova0/esc_clk.v" 15 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1730953848334 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "esc_clk.v(16) " "Verilog HDL Instantiation warning at esc_clk.v(16): instance has no name" {  } { { "esc_clk.v" "" { Text "C:/Users/lipes/Desktop/Nova0/esc_clk.v" 16 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1730953848335 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "esc_clk.v(17) " "Verilog HDL Instantiation warning at esc_clk.v(17): instance has no name" {  } { { "esc_clk.v" "" { Text "C:/Users/lipes/Desktop/Nova0/esc_clk.v" 17 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1730953848335 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "esc_clk.v(18) " "Verilog HDL Instantiation warning at esc_clk.v(18): instance has no name" {  } { { "esc_clk.v" "" { Text "C:/Users/lipes/Desktop/Nova0/esc_clk.v" 18 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1730953848335 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "esc_clk.v(19) " "Verilog HDL Instantiation warning at esc_clk.v(19): instance has no name" {  } { { "esc_clk.v" "" { Text "C:/Users/lipes/Desktop/Nova0/esc_clk.v" 19 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1730953848335 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "esc_clk.v(21) " "Verilog HDL Instantiation warning at esc_clk.v(21): instance has no name" {  } { { "esc_clk.v" "" { Text "C:/Users/lipes/Desktop/Nova0/esc_clk.v" 21 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1730953848335 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "esc_clk.v(22) " "Verilog HDL Instantiation warning at esc_clk.v(22): instance has no name" {  } { { "esc_clk.v" "" { Text "C:/Users/lipes/Desktop/Nova0/esc_clk.v" 22 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1730953848335 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "esc_clk.v(23) " "Verilog HDL Instantiation warning at esc_clk.v(23): instance has no name" {  } { { "esc_clk.v" "" { Text "C:/Users/lipes/Desktop/Nova0/esc_clk.v" 23 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1730953848335 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "esc_clk.v(24) " "Verilog HDL Instantiation warning at esc_clk.v(24): instance has no name" {  } { { "esc_clk.v" "" { Text "C:/Users/lipes/Desktop/Nova0/esc_clk.v" 24 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1730953848335 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "esc_clk.v(25) " "Verilog HDL Instantiation warning at esc_clk.v(25): instance has no name" {  } { { "esc_clk.v" "" { Text "C:/Users/lipes/Desktop/Nova0/esc_clk.v" 25 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1730953848335 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "esc_clk.v(27) " "Verilog HDL Instantiation warning at esc_clk.v(27): instance has no name" {  } { { "esc_clk.v" "" { Text "C:/Users/lipes/Desktop/Nova0/esc_clk.v" 27 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1730953848335 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "esc_clk.v(28) " "Verilog HDL Instantiation warning at esc_clk.v(28): instance has no name" {  } { { "esc_clk.v" "" { Text "C:/Users/lipes/Desktop/Nova0/esc_clk.v" 28 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1730953848335 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "esc_clk.v(29) " "Verilog HDL Instantiation warning at esc_clk.v(29): instance has no name" {  } { { "esc_clk.v" "" { Text "C:/Users/lipes/Desktop/Nova0/esc_clk.v" 29 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1730953848335 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "esc_clk.v(30) " "Verilog HDL Instantiation warning at esc_clk.v(30): instance has no name" {  } { { "esc_clk.v" "" { Text "C:/Users/lipes/Desktop/Nova0/esc_clk.v" 30 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1730953848335 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "esc_clk.v(31) " "Verilog HDL Instantiation warning at esc_clk.v(31): instance has no name" {  } { { "esc_clk.v" "" { Text "C:/Users/lipes/Desktop/Nova0/esc_clk.v" 31 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1730953848335 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "esc_clk.v(33) " "Verilog HDL Instantiation warning at esc_clk.v(33): instance has no name" {  } { { "esc_clk.v" "" { Text "C:/Users/lipes/Desktop/Nova0/esc_clk.v" 33 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1730953848335 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "esc_clk.v(34) " "Verilog HDL Instantiation warning at esc_clk.v(34): instance has no name" {  } { { "esc_clk.v" "" { Text "C:/Users/lipes/Desktop/Nova0/esc_clk.v" 34 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1730953848335 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "esc_clk.v(35) " "Verilog HDL Instantiation warning at esc_clk.v(35): instance has no name" {  } { { "esc_clk.v" "" { Text "C:/Users/lipes/Desktop/Nova0/esc_clk.v" 35 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1730953848335 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "esc_clk.v(36) " "Verilog HDL Instantiation warning at esc_clk.v(36): instance has no name" {  } { { "esc_clk.v" "" { Text "C:/Users/lipes/Desktop/Nova0/esc_clk.v" 36 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1730953848335 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "esc_clk.v(37) " "Verilog HDL Instantiation warning at esc_clk.v(37): instance has no name" {  } { { "esc_clk.v" "" { Text "C:/Users/lipes/Desktop/Nova0/esc_clk.v" 37 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1730953848335 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "esc_clk.v(39) " "Verilog HDL Instantiation warning at esc_clk.v(39): instance has no name" {  } { { "esc_clk.v" "" { Text "C:/Users/lipes/Desktop/Nova0/esc_clk.v" 39 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1730953848335 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "esc_clk.v(40) " "Verilog HDL Instantiation warning at esc_clk.v(40): instance has no name" {  } { { "esc_clk.v" "" { Text "C:/Users/lipes/Desktop/Nova0/esc_clk.v" 40 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1730953848335 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "esc_clk.v(41) " "Verilog HDL Instantiation warning at esc_clk.v(41): instance has no name" {  } { { "esc_clk.v" "" { Text "C:/Users/lipes/Desktop/Nova0/esc_clk.v" 41 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1730953848335 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "esc_clk.v(42) " "Verilog HDL Instantiation warning at esc_clk.v(42): instance has no name" {  } { { "esc_clk.v" "" { Text "C:/Users/lipes/Desktop/Nova0/esc_clk.v" 42 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1730953848335 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "esc_clk.v(43) " "Verilog HDL Instantiation warning at esc_clk.v(43): instance has no name" {  } { { "esc_clk.v" "" { Text "C:/Users/lipes/Desktop/Nova0/esc_clk.v" 43 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1730953848335 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "esc_clk.v(45) " "Verilog HDL Instantiation warning at esc_clk.v(45): instance has no name" {  } { { "esc_clk.v" "" { Text "C:/Users/lipes/Desktop/Nova0/esc_clk.v" 45 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1730953848335 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "conta3.v(13) " "Verilog HDL Instantiation warning at conta3.v(13): instance has no name" {  } { { "conta3.v" "" { Text "C:/Users/lipes/Desktop/Nova0/conta3.v" 13 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1730953848335 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "conta3.v(14) " "Verilog HDL Instantiation warning at conta3.v(14): instance has no name" {  } { { "conta3.v" "" { Text "C:/Users/lipes/Desktop/Nova0/conta3.v" 14 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1730953848335 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "conta3.v(15) " "Verilog HDL Instantiation warning at conta3.v(15): instance has no name" {  } { { "conta3.v" "" { Text "C:/Users/lipes/Desktop/Nova0/conta3.v" 15 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1730953848335 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "conta2.v(11) " "Verilog HDL Instantiation warning at conta2.v(11): instance has no name" {  } { { "conta2.v" "" { Text "C:/Users/lipes/Desktop/Nova0/conta2.v" 11 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1730953848335 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "conta2.v(12) " "Verilog HDL Instantiation warning at conta2.v(12): instance has no name" {  } { { "conta2.v" "" { Text "C:/Users/lipes/Desktop/Nova0/conta2.v" 12 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1730953848335 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "deboun.v(10) " "Verilog HDL Instantiation warning at deboun.v(10): instance has no name" {  } { { "deboun.v" "" { Text "C:/Users/lipes/Desktop/Nova0/deboun.v" 10 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1730953848335 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "deboun.v(11) " "Verilog HDL Instantiation warning at deboun.v(11): instance has no name" {  } { { "deboun.v" "" { Text "C:/Users/lipes/Desktop/Nova0/deboun.v" 11 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1730953848335 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "main_p " "Elaborating entity \"main_p\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1730953848353 ""}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "12 1 main_p.v(25) " "Verilog HDL warning at main_p.v(25): actual bit length 12 differs from formal bit length 1" {  } { { "main_p.v" "" { Text "C:/Users/lipes/Desktop/Nova0/main_p.v" 25 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1730953848353 "|main_p"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "segf\[11..1\] main_p.v(6) " "Output port \"segf\[11..1\]\" at main_p.v(6) has no driver" {  } { { "main_p.v" "" { Text "C:/Users/lipes/Desktop/Nova0/main_p.v" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1730953848353 "|main_p"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "esc_clk esc_clk:sai15 " "Elaborating entity \"esc_clk\" for hierarchy \"esc_clk:sai15\"" {  } { { "main_p.v" "sai15" { Text "C:/Users/lipes/Desktop/Nova0/main_p.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730953848361 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "t_ff esc_clk:sai15\|t_ff:comb_5 " "Elaborating entity \"t_ff\" for hierarchy \"esc_clk:sai15\|t_ff:comb_5\"" {  } { { "esc_clk.v" "comb_5" { Text "C:/Users/lipes/Desktop/Nova0/esc_clk.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730953848361 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "deboun deboun:testa_b " "Elaborating entity \"deboun\" for hierarchy \"deboun:testa_b\"" {  } { { "main_p.v" "testa_b" { Text "C:/Users/lipes/Desktop/Nova0/main_p.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730953848364 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "conta2 conta2:conte2 " "Elaborating entity \"conta2\" for hierarchy \"conta2:conte2\"" {  } { { "main_p.v" "conte2" { Text "C:/Users/lipes/Desktop/Nova0/main_p.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730953848365 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "demux_01 demux_01:mude " "Elaborating entity \"demux_01\" for hierarchy \"demux_01:mude\"" {  } { { "main_p.v" "mude" { Text "C:/Users/lipes/Desktop/Nova0/main_p.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730953848365 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "conta3 conta3:conte3 " "Elaborating entity \"conta3\" for hierarchy \"conta3:conte3\"" {  } { { "main_p.v" "conte3" { Text "C:/Users/lipes/Desktop/Nova0/main_p.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730953848366 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "out07seg out07seg:temp " "Elaborating entity \"out07seg\" for hierarchy \"out07seg:temp\"" {  } { { "main_p.v" "temp" { Text "C:/Users/lipes/Desktop/Nova0/main_p.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730953848367 ""}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 out07seg.v(57) " "Verilog HDL warning at out07seg.v(57): actual bit length 32 differs from formal bit length 1" {  } { { "out07seg.v" "" { Text "C:/Users/lipes/Desktop/Nova0/out07seg.v" 57 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1730953848367 "|main_p|out07seg:temp"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 out07seg.v(60) " "Verilog HDL warning at out07seg.v(60): actual bit length 32 differs from formal bit length 1" {  } { { "out07seg.v" "" { Text "C:/Users/lipes/Desktop/Nova0/out07seg.v" 60 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1730953848367 "|main_p|out07seg:temp"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 out07seg.v(62) " "Verilog HDL warning at out07seg.v(62): actual bit length 32 differs from formal bit length 1" {  } { { "out07seg.v" "" { Text "C:/Users/lipes/Desktop/Nova0/out07seg.v" 62 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1730953848367 "|main_p|out07seg:temp"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 out07seg.v(64) " "Verilog HDL warning at out07seg.v(64): actual bit length 32 differs from formal bit length 1" {  } { { "out07seg.v" "" { Text "C:/Users/lipes/Desktop/Nova0/out07seg.v" 64 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1730953848367 "|main_p|out07seg:temp"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 out07seg.v(66) " "Verilog HDL warning at out07seg.v(66): actual bit length 32 differs from formal bit length 1" {  } { { "out07seg.v" "" { Text "C:/Users/lipes/Desktop/Nova0/out07seg.v" 66 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1730953848367 "|main_p|out07seg:temp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "out17seg out17seg:acao " "Elaborating entity \"out17seg\" for hierarchy \"out17seg:acao\"" {  } { { "main_p.v" "acao" { Text "C:/Users/lipes/Desktop/Nova0/main_p.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730953848367 ""}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 out17seg.v(19) " "Verilog HDL warning at out17seg.v(19): actual bit length 32 differs from formal bit length 1" {  } { { "out17seg.v" "" { Text "C:/Users/lipes/Desktop/Nova0/out17seg.v" 19 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1730953848368 "|main_p|out17seg:acao"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 out17seg.v(43) " "Verilog HDL warning at out17seg.v(43): actual bit length 32 differs from formal bit length 1" {  } { { "out17seg.v" "" { Text "C:/Users/lipes/Desktop/Nova0/out17seg.v" 43 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1730953848368 "|main_p|out17seg:acao"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 out17seg.v(46) " "Verilog HDL warning at out17seg.v(46): actual bit length 32 differs from formal bit length 1" {  } { { "out17seg.v" "" { Text "C:/Users/lipes/Desktop/Nova0/out17seg.v" 46 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1730953848368 "|main_p|out17seg:acao"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 out17seg.v(48) " "Verilog HDL warning at out17seg.v(48): actual bit length 32 differs from formal bit length 1" {  } { { "out17seg.v" "" { Text "C:/Users/lipes/Desktop/Nova0/out17seg.v" 48 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1730953848368 "|main_p|out17seg:acao"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 out17seg.v(50) " "Verilog HDL warning at out17seg.v(50): actual bit length 32 differs from formal bit length 1" {  } { { "out17seg.v" "" { Text "C:/Users/lipes/Desktop/Nova0/out17seg.v" 50 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1730953848368 "|main_p|out17seg:acao"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 out17seg.v(52) " "Verilog HDL warning at out17seg.v(52): actual bit length 32 differs from formal bit length 1" {  } { { "out17seg.v" "" { Text "C:/Users/lipes/Desktop/Nova0/out17seg.v" 52 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1730953848368 "|main_p|out17seg:acao"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_01 mux_01:multiplexa " "Elaborating entity \"mux_01\" for hierarchy \"mux_01:multiplexa\"" {  } { { "main_p.v" "multiplexa" { Text "C:/Users/lipes/Desktop/Nova0/main_p.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730953848368 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "9 " "Ignored 9 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "9 " "Ignored 9 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1730953848398 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1730953848398 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1730953848469 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "segf\[1\] GND " "Pin \"segf\[1\]\" is stuck at GND" {  } { { "main_p.v" "" { Text "C:/Users/lipes/Desktop/Nova0/main_p.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1730953848477 "|main_p|segf[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segf\[2\] GND " "Pin \"segf\[2\]\" is stuck at GND" {  } { { "main_p.v" "" { Text "C:/Users/lipes/Desktop/Nova0/main_p.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1730953848477 "|main_p|segf[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segf\[3\] GND " "Pin \"segf\[3\]\" is stuck at GND" {  } { { "main_p.v" "" { Text "C:/Users/lipes/Desktop/Nova0/main_p.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1730953848477 "|main_p|segf[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segf\[4\] GND " "Pin \"segf\[4\]\" is stuck at GND" {  } { { "main_p.v" "" { Text "C:/Users/lipes/Desktop/Nova0/main_p.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1730953848477 "|main_p|segf[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segf\[5\] GND " "Pin \"segf\[5\]\" is stuck at GND" {  } { { "main_p.v" "" { Text "C:/Users/lipes/Desktop/Nova0/main_p.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1730953848477 "|main_p|segf[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segf\[6\] GND " "Pin \"segf\[6\]\" is stuck at GND" {  } { { "main_p.v" "" { Text "C:/Users/lipes/Desktop/Nova0/main_p.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1730953848477 "|main_p|segf[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segf\[7\] GND " "Pin \"segf\[7\]\" is stuck at GND" {  } { { "main_p.v" "" { Text "C:/Users/lipes/Desktop/Nova0/main_p.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1730953848477 "|main_p|segf[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segf\[8\] GND " "Pin \"segf\[8\]\" is stuck at GND" {  } { { "main_p.v" "" { Text "C:/Users/lipes/Desktop/Nova0/main_p.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1730953848477 "|main_p|segf[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segf\[9\] GND " "Pin \"segf\[9\]\" is stuck at GND" {  } { { "main_p.v" "" { Text "C:/Users/lipes/Desktop/Nova0/main_p.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1730953848477 "|main_p|segf[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segf\[10\] GND " "Pin \"segf\[10\]\" is stuck at GND" {  } { { "main_p.v" "" { Text "C:/Users/lipes/Desktop/Nova0/main_p.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1730953848477 "|main_p|segf[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segf\[11\] GND " "Pin \"segf\[11\]\" is stuck at GND" {  } { { "main_p.v" "" { Text "C:/Users/lipes/Desktop/Nova0/main_p.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1730953848477 "|main_p|segf[11]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1730953848477 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "54 " "Implemented 54 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1730953848498 ""} { "Info" "ICUT_CUT_TM_OPINS" "12 " "Implemented 12 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1730953848498 ""} { "Info" "ICUT_CUT_TM_LCELLS" "39 " "Implemented 39 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1730953848498 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1730953848498 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/lipes/Desktop/Nova0/output_files/test.map.smsg " "Generated suppressed messages file C:/Users/lipes/Desktop/Nova0/output_files/test.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730953848517 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 88 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 88 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4702 " "Peak virtual memory: 4702 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1730953848525 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 07 01:30:48 2024 " "Processing ended: Thu Nov 07 01:30:48 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1730953848525 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1730953848525 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1730953848525 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1730953848525 ""}
