

================================================================
== Vitis HLS Report for 'convolutional_layer'
================================================================
* Date:           Wed Apr 19 17:48:56 2023

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        Project
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a200t-fbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.241 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+----------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline |
    |   min   |   max   |    min    |    max    |  min |  max |   Type   |
    +---------+---------+-----------+-----------+------+------+----------+
    |     4003|     4003|  40.030 us|  40.030 us|  4004|  4004|  dataflow|
    +---------+---------+-----------+-----------+------+------+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 2, States = { 1 2 }

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%biases_buf_7_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %biases_buf_7" [conv.cc:113]   --->   Operation 3 'read' 'biases_buf_7_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%biases_buf_6_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %biases_buf_6" [conv.cc:113]   --->   Operation 4 'read' 'biases_buf_6_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%biases_buf_5_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %biases_buf_5" [conv.cc:113]   --->   Operation 5 'read' 'biases_buf_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%biases_buf_4_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %biases_buf_4" [conv.cc:113]   --->   Operation 6 'read' 'biases_buf_4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%biases_buf_3_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %biases_buf_3" [conv.cc:113]   --->   Operation 7 'read' 'biases_buf_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%biases_buf_2_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %biases_buf_2" [conv.cc:113]   --->   Operation 8 'read' 'biases_buf_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%biases_buf_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %biases_buf_1" [conv.cc:113]   --->   Operation 9 'read' 'biases_buf_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%biases_buf_0_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %biases_buf_0" [conv.cc:113]   --->   Operation 10 'read' 'biases_buf_0_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [2/2] (0.00ns)   --->   "%call_ln113 = call void @convolution, i32 %pad_img, i32 %weight_buf_0, i32 %biases_buf_0_read, i32 %conv_to_pool_streams_0" [conv.cc:113]   --->   Operation 11 'call' 'call_ln113' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 12 [2/2] (0.00ns)   --->   "%call_ln114 = call void @convolution.1, i32 %pad_img1, i32 %weight_buf_1, i32 %biases_buf_1_read, i32 %conv_to_pool_streams_1" [conv.cc:114]   --->   Operation 12 'call' 'call_ln114' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 13 [2/2] (0.00ns)   --->   "%call_ln115 = call void @convolution.2, i32 %pad_img2, i32 %weight_buf_2, i32 %biases_buf_2_read, i32 %conv_to_pool_streams_2" [conv.cc:115]   --->   Operation 13 'call' 'call_ln115' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 14 [2/2] (0.00ns)   --->   "%call_ln116 = call void @convolution.3, i32 %pad_img3, i32 %weight_buf_3, i32 %biases_buf_3_read, i32 %conv_to_pool_streams_3" [conv.cc:116]   --->   Operation 14 'call' 'call_ln116' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 15 [2/2] (0.00ns)   --->   "%call_ln117 = call void @convolution.4, i32 %pad_img4, i32 %weight_buf_4, i32 %biases_buf_4_read, i32 %conv_to_pool_streams_4" [conv.cc:117]   --->   Operation 15 'call' 'call_ln117' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 16 [2/2] (0.00ns)   --->   "%call_ln118 = call void @convolution.5, i32 %pad_img5, i32 %weight_buf_5, i32 %biases_buf_5_read, i32 %conv_to_pool_streams_5" [conv.cc:118]   --->   Operation 16 'call' 'call_ln118' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 17 [2/2] (0.00ns)   --->   "%call_ln119 = call void @convolution.6, i32 %pad_img6, i32 %weight_buf_6, i32 %biases_buf_6_read, i32 %conv_to_pool_streams_6" [conv.cc:119]   --->   Operation 17 'call' 'call_ln119' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 18 [2/2] (0.00ns)   --->   "%call_ln120 = call void @convolution.7, i32 %pad_img7, i32 %weight_buf_7, i32 %biases_buf_7_read, i32 %conv_to_pool_streams_7" [conv.cc:120]   --->   Operation 18 'call' 'call_ln120' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%specdataflowpipeline_ln86 = specdataflowpipeline void @_ssdm_op_SpecDataflowPipeline, i32 4294967295, i32 0, void @empty_6" [conv.cc:86]   --->   Operation 19 'specdataflowpipeline' 'specdataflowpipeline_ln86' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv_to_pool_streams_7, void @empty, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv_to_pool_streams_6, void @empty, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv_to_pool_streams_5, void @empty, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv_to_pool_streams_4, void @empty, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv_to_pool_streams_3, void @empty, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv_to_pool_streams_2, void @empty, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv_to_pool_streams_1, void @empty, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv_to_pool_streams_0, void @empty, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/2] (0.00ns)   --->   "%call_ln113 = call void @convolution, i32 %pad_img, i32 %weight_buf_0, i32 %biases_buf_0_read, i32 %conv_to_pool_streams_0" [conv.cc:113]   --->   Operation 28 'call' 'call_ln113' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 29 [1/2] (0.00ns)   --->   "%call_ln114 = call void @convolution.1, i32 %pad_img1, i32 %weight_buf_1, i32 %biases_buf_1_read, i32 %conv_to_pool_streams_1" [conv.cc:114]   --->   Operation 29 'call' 'call_ln114' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 30 [1/2] (0.00ns)   --->   "%call_ln115 = call void @convolution.2, i32 %pad_img2, i32 %weight_buf_2, i32 %biases_buf_2_read, i32 %conv_to_pool_streams_2" [conv.cc:115]   --->   Operation 30 'call' 'call_ln115' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 31 [1/2] (0.00ns)   --->   "%call_ln116 = call void @convolution.3, i32 %pad_img3, i32 %weight_buf_3, i32 %biases_buf_3_read, i32 %conv_to_pool_streams_3" [conv.cc:116]   --->   Operation 31 'call' 'call_ln116' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 32 [1/2] (0.00ns)   --->   "%call_ln117 = call void @convolution.4, i32 %pad_img4, i32 %weight_buf_4, i32 %biases_buf_4_read, i32 %conv_to_pool_streams_4" [conv.cc:117]   --->   Operation 32 'call' 'call_ln117' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 33 [1/2] (0.00ns)   --->   "%call_ln118 = call void @convolution.5, i32 %pad_img5, i32 %weight_buf_5, i32 %biases_buf_5_read, i32 %conv_to_pool_streams_5" [conv.cc:118]   --->   Operation 33 'call' 'call_ln118' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 34 [1/2] (0.00ns)   --->   "%call_ln119 = call void @convolution.6, i32 %pad_img6, i32 %weight_buf_6, i32 %biases_buf_6_read, i32 %conv_to_pool_streams_6" [conv.cc:119]   --->   Operation 34 'call' 'call_ln119' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 35 [1/2] (0.00ns)   --->   "%call_ln120 = call void @convolution.7, i32 %pad_img7, i32 %weight_buf_7, i32 %biases_buf_7_read, i32 %conv_to_pool_streams_7" [conv.cc:120]   --->   Operation 35 'call' 'call_ln120' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%ret_ln121 = ret" [conv.cc:121]   --->   Operation 36 'ret' 'ret_ln121' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 0ns
The critical path consists of the following:

 <State 2>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
