 
****************************************
Report : timing
        -path full_clock
        -delay min
        -nets
        -max_paths 30
        -transition_time
Design : fft_N_rad2
Version: T-2022.03-SP3
Date   : Wed Dec 11 14:15:23 2024
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: tt1p05v25c   Library: saed32rvt_tt1p05v25c
Wire Load Model Mode: enclosed

  Startpoint: data_in_1[0]
              (input port clocked by core_clk)
  Endpoint: interleaver_inst_delay_x1_delay_reg_reg_0__i__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fft_N_rad2         140000                saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  input external delay                                              0.18       0.28 r
  data_in_1[0] (in)                                       0.01      0.00       0.28 r
  data_in_1[0] (net)                            1                   0.00       0.28 r
  U20626/Y (AND2X1_RVT)                                   0.01      0.11       0.39 r
  interleaver_inst_delay_x1_N7 (net)            1                   0.00       0.39 r
  interleaver_inst_delay_x1_delay_reg_reg_0__i__0_/D (DFFX1_RVT)     0.01     0.11     0.50 r
  data arrival time                                                            0.50

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  clock uncertainty                                                 0.45       0.55
  interleaver_inst_delay_x1_delay_reg_reg_0__i__0_/CLK (DFFX1_RVT)     0.00     0.55 r
  library hold time                                                -0.01       0.54
  data required time                                                           0.54
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.54
  data arrival time                                                           -0.50
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.04


  Startpoint: data_in_1[1]
              (input port clocked by core_clk)
  Endpoint: interleaver_inst_delay_x1_delay_reg_reg_0__i__1_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fft_N_rad2         140000                saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  input external delay                                              0.18       0.28 r
  data_in_1[1] (in)                                       0.01      0.00       0.28 r
  data_in_1[1] (net)                            1                   0.00       0.28 r
  U20627/Y (AND2X1_RVT)                                   0.01      0.11       0.39 r
  interleaver_inst_delay_x1_N8 (net)            1                   0.00       0.39 r
  interleaver_inst_delay_x1_delay_reg_reg_0__i__1_/D (DFFX1_RVT)     0.01     0.11     0.50 r
  data arrival time                                                            0.50

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  clock uncertainty                                                 0.45       0.55
  interleaver_inst_delay_x1_delay_reg_reg_0__i__1_/CLK (DFFX1_RVT)     0.00     0.55 r
  library hold time                                                -0.01       0.54
  data required time                                                           0.54
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.54
  data arrival time                                                           -0.50
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.04


  Startpoint: data_in_1[2]
              (input port clocked by core_clk)
  Endpoint: interleaver_inst_delay_x1_delay_reg_reg_0__i__2_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fft_N_rad2         140000                saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  input external delay                                              0.18       0.28 r
  data_in_1[2] (in)                                       0.01      0.00       0.28 r
  data_in_1[2] (net)                            1                   0.00       0.28 r
  U20628/Y (AND2X1_RVT)                                   0.01      0.11       0.39 r
  interleaver_inst_delay_x1_N9 (net)            1                   0.00       0.39 r
  interleaver_inst_delay_x1_delay_reg_reg_0__i__2_/D (DFFX1_RVT)     0.01     0.11     0.50 r
  data arrival time                                                            0.50

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  clock uncertainty                                                 0.45       0.55
  interleaver_inst_delay_x1_delay_reg_reg_0__i__2_/CLK (DFFX1_RVT)     0.00     0.55 r
  library hold time                                                -0.01       0.54
  data required time                                                           0.54
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.54
  data arrival time                                                           -0.50
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.04


  Startpoint: data_in_1[3]
              (input port clocked by core_clk)
  Endpoint: interleaver_inst_delay_x1_delay_reg_reg_0__i__3_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fft_N_rad2         140000                saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  input external delay                                              0.18       0.28 r
  data_in_1[3] (in)                                       0.01      0.00       0.28 r
  data_in_1[3] (net)                            1                   0.00       0.28 r
  U20629/Y (AND2X1_RVT)                                   0.01      0.11       0.39 r
  interleaver_inst_delay_x1_N10 (net)           1                   0.00       0.39 r
  interleaver_inst_delay_x1_delay_reg_reg_0__i__3_/D (DFFX1_RVT)     0.01     0.11     0.50 r
  data arrival time                                                            0.50

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  clock uncertainty                                                 0.45       0.55
  interleaver_inst_delay_x1_delay_reg_reg_0__i__3_/CLK (DFFX1_RVT)     0.00     0.55 r
  library hold time                                                -0.01       0.54
  data required time                                                           0.54
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.54
  data arrival time                                                           -0.50
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.04


  Startpoint: data_in_1[4]
              (input port clocked by core_clk)
  Endpoint: interleaver_inst_delay_x1_delay_reg_reg_0__i__4_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fft_N_rad2         140000                saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  input external delay                                              0.18       0.28 r
  data_in_1[4] (in)                                       0.01      0.00       0.28 r
  data_in_1[4] (net)                            1                   0.00       0.28 r
  U20630/Y (AND2X1_RVT)                                   0.01      0.11       0.39 r
  interleaver_inst_delay_x1_N11 (net)           1                   0.00       0.39 r
  interleaver_inst_delay_x1_delay_reg_reg_0__i__4_/D (DFFX1_RVT)     0.01     0.11     0.50 r
  data arrival time                                                            0.50

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  clock uncertainty                                                 0.45       0.55
  interleaver_inst_delay_x1_delay_reg_reg_0__i__4_/CLK (DFFX1_RVT)     0.00     0.55 r
  library hold time                                                -0.01       0.54
  data required time                                                           0.54
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.54
  data arrival time                                                           -0.50
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.04


  Startpoint: data_in_1[5]
              (input port clocked by core_clk)
  Endpoint: interleaver_inst_delay_x1_delay_reg_reg_0__i__5_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fft_N_rad2         140000                saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  input external delay                                              0.18       0.28 r
  data_in_1[5] (in)                                       0.01      0.00       0.28 r
  data_in_1[5] (net)                            1                   0.00       0.28 r
  U20631/Y (AND2X1_RVT)                                   0.01      0.11       0.39 r
  interleaver_inst_delay_x1_N12 (net)           1                   0.00       0.39 r
  interleaver_inst_delay_x1_delay_reg_reg_0__i__5_/D (DFFX1_RVT)     0.01     0.11     0.50 r
  data arrival time                                                            0.50

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  clock uncertainty                                                 0.45       0.55
  interleaver_inst_delay_x1_delay_reg_reg_0__i__5_/CLK (DFFX1_RVT)     0.00     0.55 r
  library hold time                                                -0.01       0.54
  data required time                                                           0.54
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.54
  data arrival time                                                           -0.50
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.04


  Startpoint: data_in_1[6]
              (input port clocked by core_clk)
  Endpoint: interleaver_inst_delay_x1_delay_reg_reg_0__i__6_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fft_N_rad2         140000                saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  input external delay                                              0.18       0.28 r
  data_in_1[6] (in)                                       0.01      0.00       0.28 r
  data_in_1[6] (net)                            1                   0.00       0.28 r
  U20632/Y (AND2X1_RVT)                                   0.01      0.11       0.39 r
  interleaver_inst_delay_x1_N13 (net)           1                   0.00       0.39 r
  interleaver_inst_delay_x1_delay_reg_reg_0__i__6_/D (DFFX1_RVT)     0.01     0.11     0.50 r
  data arrival time                                                            0.50

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  clock uncertainty                                                 0.45       0.55
  interleaver_inst_delay_x1_delay_reg_reg_0__i__6_/CLK (DFFX1_RVT)     0.00     0.55 r
  library hold time                                                -0.01       0.54
  data required time                                                           0.54
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.54
  data arrival time                                                           -0.50
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.04


  Startpoint: data_in_1[7]
              (input port clocked by core_clk)
  Endpoint: interleaver_inst_delay_x1_delay_reg_reg_0__i__7_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fft_N_rad2         140000                saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  input external delay                                              0.18       0.28 r
  data_in_1[7] (in)                                       0.01      0.00       0.28 r
  data_in_1[7] (net)                            1                   0.00       0.28 r
  U20633/Y (AND2X1_RVT)                                   0.01      0.11       0.39 r
  interleaver_inst_delay_x1_N14 (net)           1                   0.00       0.39 r
  interleaver_inst_delay_x1_delay_reg_reg_0__i__7_/D (DFFX1_RVT)     0.01     0.11     0.50 r
  data arrival time                                                            0.50

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  clock uncertainty                                                 0.45       0.55
  interleaver_inst_delay_x1_delay_reg_reg_0__i__7_/CLK (DFFX1_RVT)     0.00     0.55 r
  library hold time                                                -0.01       0.54
  data required time                                                           0.54
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.54
  data arrival time                                                           -0.50
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.04


  Startpoint: data_in_1[8]
              (input port clocked by core_clk)
  Endpoint: interleaver_inst_delay_x1_delay_reg_reg_0__i__8_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fft_N_rad2         140000                saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  input external delay                                              0.18       0.28 r
  data_in_1[8] (in)                                       0.01      0.00       0.28 r
  data_in_1[8] (net)                            1                   0.00       0.28 r
  U20634/Y (AND2X1_RVT)                                   0.01      0.11       0.39 r
  interleaver_inst_delay_x1_N15 (net)           1                   0.00       0.39 r
  interleaver_inst_delay_x1_delay_reg_reg_0__i__8_/D (DFFX1_RVT)     0.01     0.11     0.50 r
  data arrival time                                                            0.50

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  clock uncertainty                                                 0.45       0.55
  interleaver_inst_delay_x1_delay_reg_reg_0__i__8_/CLK (DFFX1_RVT)     0.00     0.55 r
  library hold time                                                -0.01       0.54
  data required time                                                           0.54
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.54
  data arrival time                                                           -0.50
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.04


  Startpoint: data_in_1[9]
              (input port clocked by core_clk)
  Endpoint: interleaver_inst_delay_x1_delay_reg_reg_0__i__9_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fft_N_rad2         140000                saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  input external delay                                              0.18       0.28 r
  data_in_1[9] (in)                                       0.01      0.00       0.28 r
  data_in_1[9] (net)                            1                   0.00       0.28 r
  U20635/Y (AND2X1_RVT)                                   0.01      0.11       0.39 r
  interleaver_inst_delay_x1_N16 (net)           1                   0.00       0.39 r
  interleaver_inst_delay_x1_delay_reg_reg_0__i__9_/D (DFFX1_RVT)     0.01     0.11     0.50 r
  data arrival time                                                            0.50

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  clock uncertainty                                                 0.45       0.55
  interleaver_inst_delay_x1_delay_reg_reg_0__i__9_/CLK (DFFX1_RVT)     0.00     0.55 r
  library hold time                                                -0.01       0.54
  data required time                                                           0.54
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.54
  data arrival time                                                           -0.50
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.04


  Startpoint: data_in_1[10]
              (input port clocked by core_clk)
  Endpoint: interleaver_inst_delay_x1_delay_reg_reg_0__i__10_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fft_N_rad2         140000                saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  input external delay                                              0.18       0.28 r
  data_in_1[10] (in)                                      0.01      0.00       0.28 r
  data_in_1[10] (net)                           1                   0.00       0.28 r
  U20636/Y (AND2X1_RVT)                                   0.01      0.11       0.39 r
  interleaver_inst_delay_x1_N17 (net)           1                   0.00       0.39 r
  interleaver_inst_delay_x1_delay_reg_reg_0__i__10_/D (DFFX1_RVT)     0.01     0.11     0.50 r
  data arrival time                                                            0.50

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  clock uncertainty                                                 0.45       0.55
  interleaver_inst_delay_x1_delay_reg_reg_0__i__10_/CLK (DFFX1_RVT)     0.00     0.55 r
  library hold time                                                -0.01       0.54
  data required time                                                           0.54
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.54
  data arrival time                                                           -0.50
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.04


  Startpoint: data_in_1[11]
              (input port clocked by core_clk)
  Endpoint: interleaver_inst_delay_x1_delay_reg_reg_0__i__11_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fft_N_rad2         140000                saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  input external delay                                              0.18       0.28 r
  data_in_1[11] (in)                                      0.01      0.00       0.28 r
  data_in_1[11] (net)                           1                   0.00       0.28 r
  U20637/Y (AND2X1_RVT)                                   0.01      0.11       0.39 r
  interleaver_inst_delay_x1_N18 (net)           1                   0.00       0.39 r
  interleaver_inst_delay_x1_delay_reg_reg_0__i__11_/D (DFFX1_RVT)     0.01     0.11     0.50 r
  data arrival time                                                            0.50

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  clock uncertainty                                                 0.45       0.55
  interleaver_inst_delay_x1_delay_reg_reg_0__i__11_/CLK (DFFX1_RVT)     0.00     0.55 r
  library hold time                                                -0.01       0.54
  data required time                                                           0.54
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.54
  data arrival time                                                           -0.50
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.04


  Startpoint: data_in_1[12]
              (input port clocked by core_clk)
  Endpoint: interleaver_inst_delay_x1_delay_reg_reg_0__i__12_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fft_N_rad2         140000                saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  input external delay                                              0.18       0.28 r
  data_in_1[12] (in)                                      0.01      0.00       0.28 r
  data_in_1[12] (net)                           1                   0.00       0.28 r
  U20638/Y (AND2X1_RVT)                                   0.01      0.11       0.39 r
  interleaver_inst_delay_x1_N19 (net)           1                   0.00       0.39 r
  interleaver_inst_delay_x1_delay_reg_reg_0__i__12_/D (DFFX1_RVT)     0.01     0.11     0.50 r
  data arrival time                                                            0.50

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  clock uncertainty                                                 0.45       0.55
  interleaver_inst_delay_x1_delay_reg_reg_0__i__12_/CLK (DFFX1_RVT)     0.00     0.55 r
  library hold time                                                -0.01       0.54
  data required time                                                           0.54
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.54
  data arrival time                                                           -0.50
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.04


  Startpoint: data_in_1[13]
              (input port clocked by core_clk)
  Endpoint: interleaver_inst_delay_x1_delay_reg_reg_0__i__13_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fft_N_rad2         140000                saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  input external delay                                              0.18       0.28 r
  data_in_1[13] (in)                                      0.01      0.00       0.28 r
  data_in_1[13] (net)                           1                   0.00       0.28 r
  U20639/Y (AND2X1_RVT)                                   0.01      0.11       0.39 r
  interleaver_inst_delay_x1_N20 (net)           1                   0.00       0.39 r
  interleaver_inst_delay_x1_delay_reg_reg_0__i__13_/D (DFFX1_RVT)     0.01     0.11     0.50 r
  data arrival time                                                            0.50

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  clock uncertainty                                                 0.45       0.55
  interleaver_inst_delay_x1_delay_reg_reg_0__i__13_/CLK (DFFX1_RVT)     0.00     0.55 r
  library hold time                                                -0.01       0.54
  data required time                                                           0.54
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.54
  data arrival time                                                           -0.50
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.04


  Startpoint: data_in_1[14]
              (input port clocked by core_clk)
  Endpoint: interleaver_inst_delay_x1_delay_reg_reg_0__i__14_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fft_N_rad2         140000                saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  input external delay                                              0.18       0.28 r
  data_in_1[14] (in)                                      0.01      0.00       0.28 r
  data_in_1[14] (net)                           1                   0.00       0.28 r
  U20640/Y (AND2X1_RVT)                                   0.01      0.11       0.39 r
  interleaver_inst_delay_x1_N21 (net)           1                   0.00       0.39 r
  interleaver_inst_delay_x1_delay_reg_reg_0__i__14_/D (DFFX1_RVT)     0.01     0.11     0.50 r
  data arrival time                                                            0.50

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  clock uncertainty                                                 0.45       0.55
  interleaver_inst_delay_x1_delay_reg_reg_0__i__14_/CLK (DFFX1_RVT)     0.00     0.55 r
  library hold time                                                -0.01       0.54
  data required time                                                           0.54
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.54
  data arrival time                                                           -0.50
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.04


  Startpoint: data_in_1[15]
              (input port clocked by core_clk)
  Endpoint: interleaver_inst_delay_x1_delay_reg_reg_0__i__15_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fft_N_rad2         140000                saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  input external delay                                              0.18       0.28 r
  data_in_1[15] (in)                                      0.01      0.00       0.28 r
  data_in_1[15] (net)                           1                   0.00       0.28 r
  U20641/Y (AND2X1_RVT)                                   0.01      0.11       0.39 r
  interleaver_inst_delay_x1_N22 (net)           1                   0.00       0.39 r
  interleaver_inst_delay_x1_delay_reg_reg_0__i__15_/D (DFFX1_RVT)     0.01     0.11     0.50 r
  data arrival time                                                            0.50

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  clock uncertainty                                                 0.45       0.55
  interleaver_inst_delay_x1_delay_reg_reg_0__i__15_/CLK (DFFX1_RVT)     0.00     0.55 r
  library hold time                                                -0.01       0.54
  data required time                                                           0.54
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.54
  data arrival time                                                           -0.50
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.04


  Startpoint: data_in_1[16]
              (input port clocked by core_clk)
  Endpoint: interleaver_inst_delay_x1_delay_reg_reg_0__i__16_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fft_N_rad2         140000                saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  input external delay                                              0.18       0.28 r
  data_in_1[16] (in)                                      0.01      0.00       0.28 r
  data_in_1[16] (net)                           1                   0.00       0.28 r
  U20642/Y (AND2X1_RVT)                                   0.01      0.11       0.39 r
  interleaver_inst_delay_x1_N23 (net)           1                   0.00       0.39 r
  interleaver_inst_delay_x1_delay_reg_reg_0__i__16_/D (DFFX1_RVT)     0.01     0.11     0.50 r
  data arrival time                                                            0.50

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  clock uncertainty                                                 0.45       0.55
  interleaver_inst_delay_x1_delay_reg_reg_0__i__16_/CLK (DFFX1_RVT)     0.00     0.55 r
  library hold time                                                -0.01       0.54
  data required time                                                           0.54
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.54
  data arrival time                                                           -0.50
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.04


  Startpoint: data_in_1[17]
              (input port clocked by core_clk)
  Endpoint: interleaver_inst_delay_x1_delay_reg_reg_0__i__17_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fft_N_rad2         140000                saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  input external delay                                              0.18       0.28 r
  data_in_1[17] (in)                                      0.01      0.00       0.28 r
  data_in_1[17] (net)                           1                   0.00       0.28 r
  U20643/Y (AND2X1_RVT)                                   0.01      0.11       0.39 r
  interleaver_inst_delay_x1_N24 (net)           1                   0.00       0.39 r
  interleaver_inst_delay_x1_delay_reg_reg_0__i__17_/D (DFFX1_RVT)     0.01     0.11     0.50 r
  data arrival time                                                            0.50

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  clock uncertainty                                                 0.45       0.55
  interleaver_inst_delay_x1_delay_reg_reg_0__i__17_/CLK (DFFX1_RVT)     0.00     0.55 r
  library hold time                                                -0.01       0.54
  data required time                                                           0.54
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.54
  data arrival time                                                           -0.50
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.04


  Startpoint: data_in_1[18]
              (input port clocked by core_clk)
  Endpoint: interleaver_inst_delay_x1_delay_reg_reg_0__i__18_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fft_N_rad2         140000                saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  input external delay                                              0.18       0.28 r
  data_in_1[18] (in)                                      0.01      0.00       0.28 r
  data_in_1[18] (net)                           1                   0.00       0.28 r
  U20644/Y (AND2X1_RVT)                                   0.01      0.11       0.39 r
  interleaver_inst_delay_x1_N25 (net)           1                   0.00       0.39 r
  interleaver_inst_delay_x1_delay_reg_reg_0__i__18_/D (DFFX1_RVT)     0.01     0.11     0.50 r
  data arrival time                                                            0.50

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  clock uncertainty                                                 0.45       0.55
  interleaver_inst_delay_x1_delay_reg_reg_0__i__18_/CLK (DFFX1_RVT)     0.00     0.55 r
  library hold time                                                -0.01       0.54
  data required time                                                           0.54
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.54
  data arrival time                                                           -0.50
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.04


  Startpoint: data_in_1[19]
              (input port clocked by core_clk)
  Endpoint: interleaver_inst_delay_x1_delay_reg_reg_0__i__19_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fft_N_rad2         140000                saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  input external delay                                              0.18       0.28 r
  data_in_1[19] (in)                                      0.01      0.00       0.28 r
  data_in_1[19] (net)                           1                   0.00       0.28 r
  U20645/Y (AND2X1_RVT)                                   0.01      0.11       0.39 r
  interleaver_inst_delay_x1_N26 (net)           1                   0.00       0.39 r
  interleaver_inst_delay_x1_delay_reg_reg_0__i__19_/D (DFFX1_RVT)     0.01     0.11     0.50 r
  data arrival time                                                            0.50

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  clock uncertainty                                                 0.45       0.55
  interleaver_inst_delay_x1_delay_reg_reg_0__i__19_/CLK (DFFX1_RVT)     0.00     0.55 r
  library hold time                                                -0.01       0.54
  data required time                                                           0.54
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.54
  data arrival time                                                           -0.50
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.04


  Startpoint: data_in_1[20]
              (input port clocked by core_clk)
  Endpoint: interleaver_inst_delay_x1_delay_reg_reg_0__i__20_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fft_N_rad2         140000                saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  input external delay                                              0.18       0.28 r
  data_in_1[20] (in)                                      0.01      0.00       0.28 r
  data_in_1[20] (net)                           1                   0.00       0.28 r
  U20646/Y (AND2X1_RVT)                                   0.01      0.11       0.39 r
  interleaver_inst_delay_x1_N27 (net)           1                   0.00       0.39 r
  interleaver_inst_delay_x1_delay_reg_reg_0__i__20_/D (DFFX1_RVT)     0.01     0.11     0.50 r
  data arrival time                                                            0.50

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  clock uncertainty                                                 0.45       0.55
  interleaver_inst_delay_x1_delay_reg_reg_0__i__20_/CLK (DFFX1_RVT)     0.00     0.55 r
  library hold time                                                -0.01       0.54
  data required time                                                           0.54
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.54
  data arrival time                                                           -0.50
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.04


  Startpoint: data_in_1[21]
              (input port clocked by core_clk)
  Endpoint: interleaver_inst_delay_x1_delay_reg_reg_0__i__21_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fft_N_rad2         140000                saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  input external delay                                              0.18       0.28 r
  data_in_1[21] (in)                                      0.01      0.00       0.28 r
  data_in_1[21] (net)                           1                   0.00       0.28 r
  U20647/Y (AND2X1_RVT)                                   0.01      0.11       0.39 r
  interleaver_inst_delay_x1_N28 (net)           1                   0.00       0.39 r
  interleaver_inst_delay_x1_delay_reg_reg_0__i__21_/D (DFFX1_RVT)     0.01     0.11     0.50 r
  data arrival time                                                            0.50

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  clock uncertainty                                                 0.45       0.55
  interleaver_inst_delay_x1_delay_reg_reg_0__i__21_/CLK (DFFX1_RVT)     0.00     0.55 r
  library hold time                                                -0.01       0.54
  data required time                                                           0.54
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.54
  data arrival time                                                           -0.50
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.04


  Startpoint: data_in_1[22]
              (input port clocked by core_clk)
  Endpoint: interleaver_inst_delay_x1_delay_reg_reg_0__i__22_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fft_N_rad2         140000                saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  input external delay                                              0.18       0.28 r
  data_in_1[22] (in)                                      0.01      0.00       0.28 r
  data_in_1[22] (net)                           1                   0.00       0.28 r
  U20648/Y (AND2X1_RVT)                                   0.01      0.11       0.39 r
  interleaver_inst_delay_x1_N29 (net)           1                   0.00       0.39 r
  interleaver_inst_delay_x1_delay_reg_reg_0__i__22_/D (DFFX1_RVT)     0.01     0.11     0.50 r
  data arrival time                                                            0.50

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  clock uncertainty                                                 0.45       0.55
  interleaver_inst_delay_x1_delay_reg_reg_0__i__22_/CLK (DFFX1_RVT)     0.00     0.55 r
  library hold time                                                -0.01       0.54
  data required time                                                           0.54
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.54
  data arrival time                                                           -0.50
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.04


  Startpoint: data_in_1[23]
              (input port clocked by core_clk)
  Endpoint: interleaver_inst_delay_x1_delay_reg_reg_0__i__23_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fft_N_rad2         140000                saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  input external delay                                              0.18       0.28 r
  data_in_1[23] (in)                                      0.01      0.00       0.28 r
  data_in_1[23] (net)                           1                   0.00       0.28 r
  U20649/Y (AND2X1_RVT)                                   0.01      0.11       0.39 r
  interleaver_inst_delay_x1_N30 (net)           1                   0.00       0.39 r
  interleaver_inst_delay_x1_delay_reg_reg_0__i__23_/D (DFFX1_RVT)     0.01     0.11     0.50 r
  data arrival time                                                            0.50

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  clock uncertainty                                                 0.45       0.55
  interleaver_inst_delay_x1_delay_reg_reg_0__i__23_/CLK (DFFX1_RVT)     0.00     0.55 r
  library hold time                                                -0.01       0.54
  data required time                                                           0.54
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.54
  data arrival time                                                           -0.50
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.04


  Startpoint: data_in_1[24]
              (input port clocked by core_clk)
  Endpoint: interleaver_inst_delay_x1_delay_reg_reg_0__i__24_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fft_N_rad2         140000                saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  input external delay                                              0.18       0.28 r
  data_in_1[24] (in)                                      0.01      0.00       0.28 r
  data_in_1[24] (net)                           1                   0.00       0.28 r
  U17233/Y (AND2X1_RVT)                                   0.01      0.11       0.39 r
  interleaver_inst_delay_x1_N31 (net)           1                   0.00       0.39 r
  interleaver_inst_delay_x1_delay_reg_reg_0__i__24_/D (DFFX1_RVT)     0.01     0.11     0.50 r
  data arrival time                                                            0.50

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  clock uncertainty                                                 0.45       0.55
  interleaver_inst_delay_x1_delay_reg_reg_0__i__24_/CLK (DFFX1_RVT)     0.00     0.55 r
  library hold time                                                -0.01       0.54
  data required time                                                           0.54
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.54
  data arrival time                                                           -0.50
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.04


  Startpoint: data_in_1[25]
              (input port clocked by core_clk)
  Endpoint: interleaver_inst_delay_x1_delay_reg_reg_0__i__25_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fft_N_rad2         140000                saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  input external delay                                              0.18       0.28 r
  data_in_1[25] (in)                                      0.01      0.00       0.28 r
  data_in_1[25] (net)                           1                   0.00       0.28 r
  U20650/Y (AND2X1_RVT)                                   0.01      0.11       0.39 r
  interleaver_inst_delay_x1_N32 (net)           1                   0.00       0.39 r
  interleaver_inst_delay_x1_delay_reg_reg_0__i__25_/D (DFFX1_RVT)     0.01     0.11     0.50 r
  data arrival time                                                            0.50

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  clock uncertainty                                                 0.45       0.55
  interleaver_inst_delay_x1_delay_reg_reg_0__i__25_/CLK (DFFX1_RVT)     0.00     0.55 r
  library hold time                                                -0.01       0.54
  data required time                                                           0.54
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.54
  data arrival time                                                           -0.50
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.04


  Startpoint: data_in_1[26]
              (input port clocked by core_clk)
  Endpoint: interleaver_inst_delay_x1_delay_reg_reg_0__i__26_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fft_N_rad2         140000                saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  input external delay                                              0.18       0.28 r
  data_in_1[26] (in)                                      0.01      0.00       0.28 r
  data_in_1[26] (net)                           1                   0.00       0.28 r
  U20651/Y (AND2X1_RVT)                                   0.01      0.11       0.39 r
  interleaver_inst_delay_x1_N33 (net)           1                   0.00       0.39 r
  interleaver_inst_delay_x1_delay_reg_reg_0__i__26_/D (DFFX1_RVT)     0.01     0.11     0.50 r
  data arrival time                                                            0.50

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  clock uncertainty                                                 0.45       0.55
  interleaver_inst_delay_x1_delay_reg_reg_0__i__26_/CLK (DFFX1_RVT)     0.00     0.55 r
  library hold time                                                -0.01       0.54
  data required time                                                           0.54
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.54
  data arrival time                                                           -0.50
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.04


  Startpoint: data_in_1[27]
              (input port clocked by core_clk)
  Endpoint: interleaver_inst_delay_x1_delay_reg_reg_0__i__27_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fft_N_rad2         140000                saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  input external delay                                              0.18       0.28 r
  data_in_1[27] (in)                                      0.01      0.00       0.28 r
  data_in_1[27] (net)                           1                   0.00       0.28 r
  U20652/Y (AND2X1_RVT)                                   0.01      0.11       0.39 r
  interleaver_inst_delay_x1_N34 (net)           1                   0.00       0.39 r
  interleaver_inst_delay_x1_delay_reg_reg_0__i__27_/D (DFFX1_RVT)     0.01     0.11     0.50 r
  data arrival time                                                            0.50

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  clock uncertainty                                                 0.45       0.55
  interleaver_inst_delay_x1_delay_reg_reg_0__i__27_/CLK (DFFX1_RVT)     0.00     0.55 r
  library hold time                                                -0.01       0.54
  data required time                                                           0.54
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.54
  data arrival time                                                           -0.50
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.04


  Startpoint: data_in_1[28]
              (input port clocked by core_clk)
  Endpoint: interleaver_inst_delay_x1_delay_reg_reg_0__i__28_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fft_N_rad2         140000                saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  input external delay                                              0.18       0.28 r
  data_in_1[28] (in)                                      0.01      0.00       0.28 r
  data_in_1[28] (net)                           1                   0.00       0.28 r
  U20653/Y (AND2X1_RVT)                                   0.01      0.11       0.39 r
  interleaver_inst_delay_x1_N35 (net)           1                   0.00       0.39 r
  interleaver_inst_delay_x1_delay_reg_reg_0__i__28_/D (DFFX1_RVT)     0.01     0.11     0.50 r
  data arrival time                                                            0.50

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  clock uncertainty                                                 0.45       0.55
  interleaver_inst_delay_x1_delay_reg_reg_0__i__28_/CLK (DFFX1_RVT)     0.00     0.55 r
  library hold time                                                -0.01       0.54
  data required time                                                           0.54
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.54
  data arrival time                                                           -0.50
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.04


  Startpoint: data_in_1[29]
              (input port clocked by core_clk)
  Endpoint: interleaver_inst_delay_x1_delay_reg_reg_0__i__29_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fft_N_rad2         140000                saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  input external delay                                              0.18       0.28 r
  data_in_1[29] (in)                                      0.01      0.00       0.28 r
  data_in_1[29] (net)                           1                   0.00       0.28 r
  U20654/Y (AND2X1_RVT)                                   0.01      0.11       0.39 r
  interleaver_inst_delay_x1_N36 (net)           1                   0.00       0.39 r
  interleaver_inst_delay_x1_delay_reg_reg_0__i__29_/D (DFFX1_RVT)     0.01     0.11     0.50 r
  data arrival time                                                            0.50

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  clock uncertainty                                                 0.45       0.55
  interleaver_inst_delay_x1_delay_reg_reg_0__i__29_/CLK (DFFX1_RVT)     0.00     0.55 r
  library hold time                                                -0.01       0.54
  data required time                                                           0.54
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.54
  data arrival time                                                           -0.50
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.04


  Startpoint: output_select_reg
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: output_mode
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fft_N_rad2         140000                saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                         0.00       0.00
  clock network delay (ideal)                        0.10       0.10
  output_select_reg/CLK (DFFX1_RVT)        0.08      0.00 #     0.10 r
  output_select_reg/Q (DFFX1_RVT)          0.01      0.09       0.19 r
  output_mode (net)              2                   0.00       0.19 r
  output_mode (out)                        0.01      0.02       0.22 r
  data arrival time                                             0.22

  clock core_clk (rise edge)                         0.00       0.00
  clock network delay (ideal)                        0.10       0.10
  clock uncertainty                                  0.45       0.55
  output external delay                             -0.36       0.19
  data required time                                            0.19
  ------------------------------------------------------------------------------------------
  data required time                                            0.19
  data arrival time                                            -0.22
  ------------------------------------------------------------------------------------------
  slack (MET)                                                   0.03


  Startpoint: engine_1__butterfly_inst_W_R_ff_reg_2_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: engine_1__butterfly_inst_Y_Wout_rr_ff_reg_21_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fft_N_rad2         140000                saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  engine_1__butterfly_inst_W_R_ff_reg_2_/CLK (DFFX2_RVT)     0.08     0.00 #     0.10 r
  engine_1__butterfly_inst_W_R_ff_reg_2_/QN (DFFX2_RVT)     0.02     0.10      0.20 r
  n11291 (net)                                 13                   0.00       0.20 r
  U8423/Y (IBUFFX4_RVT)                                   8.93      0.70       0.90 f
  n8132 (net)                                   7                   0.00       0.90 f
  U12096/Y (IBUFFX8_RVT)                                  0.00    -29.82     -28.92 r
  n6827 (net)                                   9                   0.00     -28.92 r
  U11710/Y (MUX21X1_RVT)                                  0.01      0.26     -28.66 r
  n8202 (net)                                   1                   0.00     -28.66 r
  U11142/Y (OR2X1_RVT)                                    0.01      0.15     -28.51 r
  intadd_58_CI (net)                            1                   0.00     -28.51 r
  intadd_58_U4/CO (FADDX1_RVT)                            0.01      0.30     -28.21 r    mo 
  intadd_58_n3 (net)                            1                   0.00     -28.21 r
  intadd_58_U3/CO (FADDX1_RVT)                            0.02      0.31     -27.90 r    mo 
  intadd_58_n2 (net)                            2                   0.00     -27.90 r
  U15965/CO (FADDX1_RVT)                                  0.02      0.50     -27.40 r
  intadd_58_n1 (net)                            3                   0.00     -27.40 r
  U8008/Y (AO22X1_RVT)                                    0.01      0.16     -27.24 r
  intadd_25_n1 (net)                            5                   0.00     -27.24 r
  U12337/Y (IBUFFX4_RVT)                                  0.05      0.20     -27.04 f
  intadd_53_B_2_ (net)                          1                   0.00     -27.04 f
  U8238/Y (AO21X2_RVT)                                    0.02      0.40     -26.64 f
  intadd_11_A_3_ (net)                          3                   0.00     -26.64 f
  U12033/Y (AO22X1_RVT)                                   0.01      0.41     -26.23 f
  intadd_11_n9 (net)                            3                   0.00     -26.23 f
  U8736/Y (NBUFFX4_RVT)                                   0.14      0.21     -26.02 f
  n2820 (net)                                   3                   0.00     -26.02 f
  U14324/Y (NBUFFX4_RVT)                                  0.00     -3.38     -29.40 f
  n4467 (net)                                   1                   0.00     -29.40 f
  U7336/Y (XOR3X1_RVT)                                    0.01      0.81     -28.59 r
  n9877 (net)                                   1                   0.00     -28.59 r
  U19288/Y (AND2X1_RVT)                                   0.01      0.11     -28.48 r
  engine_1__butterfly_inst_N253 (net)           1                   0.00     -28.48 r
  engine_1__butterfly_inst_Y_Wout_rr_ff_reg_21_/D (DFFX1_RVT)     0.01     0.11   -28.37 r
  data arrival time                                                          -28.37

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  clock uncertainty                                                 0.45       0.55
  engine_1__butterfly_inst_Y_Wout_rr_ff_reg_21_/CLK (DFFX1_RVT)     0.00       0.55 r
  library hold time                                                -0.01       0.54
  data required time                                                           0.54
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.54
  data arrival time                                                           28.37
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                           -28.92


  Startpoint: engine_1__butterfly_inst_W_R_ff_reg_2_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: engine_1__butterfly_inst_Y_Wout_ir_ff_reg_16_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fft_N_rad2         140000                saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  engine_1__butterfly_inst_W_R_ff_reg_2_/CLK (DFFX2_RVT)     0.08     0.00 #     0.10 r
  engine_1__butterfly_inst_W_R_ff_reg_2_/QN (DFFX2_RVT)     0.02     0.10      0.20 r
  n11291 (net)                                 13                   0.00       0.20 r
  U8423/Y (IBUFFX4_RVT)                                   8.93      0.70       0.90 f
  n8132 (net)                                   7                   0.00       0.90 f
  U12096/Y (IBUFFX8_RVT)                                  0.00    -29.82     -28.92 r
  n6827 (net)                                   9                   0.00     -28.92 r
  U15905/Y (AO22X1_RVT)                                   0.01      0.19     -28.73 r
  n6493 (net)                                   1                   0.00     -28.73 r
  U11363/Y (AND2X1_RVT)                                   0.01      0.10     -28.63 r
  n6497 (net)                                   3                   0.00     -28.63 r
  U7544/Y (AO21X1_RVT)                                    0.01      0.15     -28.48 r
  intadd_134_n2 (net)                           1                   0.00     -28.48 r
  intadd_134_U2/CO (FADDX1_RVT)                           0.01      0.31     -28.17 r    mo 
  intadd_134_n1 (net)                           3                   0.00     -28.17 r
  U16121/Y (OA221X1_RVT)                                  0.01      0.15     -28.02 r
  engine_1__butterfly_inst_N344 (net)           1                   0.00     -28.02 r
  engine_1__butterfly_inst_Y_Wout_ir_ff_reg_16_/D (DFFX1_RVT)     0.01     0.11   -27.91 r
  data arrival time                                                          -27.91

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  clock uncertainty                                                 0.45       0.55
  engine_1__butterfly_inst_Y_Wout_ir_ff_reg_16_/CLK (DFFX1_RVT)     0.00       0.55 r
  library hold time                                                -0.01       0.54
  data required time                                                           0.54
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.54
  data arrival time                                                           27.91
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                           -28.46


  Startpoint: engine_1__butterfly_inst_W_R_ff_reg_2_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: engine_1__butterfly_inst_Y_Wout_rr_ff_reg_6_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fft_N_rad2         140000                saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  engine_1__butterfly_inst_W_R_ff_reg_2_/CLK (DFFX2_RVT)     0.08     0.00 #     0.10 r
  engine_1__butterfly_inst_W_R_ff_reg_2_/QN (DFFX2_RVT)     0.02     0.10      0.20 r
  n11291 (net)                                 13                   0.00       0.20 r
  U8423/Y (IBUFFX4_RVT)                                   8.93      0.70       0.90 f
  n8132 (net)                                   7                   0.00       0.90 f
  U12096/Y (IBUFFX8_RVT)                                  0.00    -29.82     -28.92 r
  n6827 (net)                                   9                   0.00     -28.92 r
  U12210/Y (AO22X1_RVT)                                   0.01      0.19     -28.73 r
  n6606 (net)                                   1                   0.00     -28.73 r
  U12523/Y (OR2X1_RVT)                                    0.01      0.17     -28.56 r
  n8840 (net)                                   1                   0.00     -28.56 r
  U18390/CO (FADDX1_RVT)                                  0.02      0.43     -28.12 r
  n9428 (net)                                   4                   0.00     -28.12 r
  U18392/Y (OA221X1_RVT)                                  0.01      0.16     -27.96 r
  engine_1__butterfly_inst_N238 (net)           1                   0.00     -27.96 r
  engine_1__butterfly_inst_Y_Wout_rr_ff_reg_6_/D (DFFX1_RVT)     0.01     0.11   -27.85 r
  data arrival time                                                          -27.85

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  clock uncertainty                                                 0.45       0.55
  engine_1__butterfly_inst_Y_Wout_rr_ff_reg_6_/CLK (DFFX1_RVT)      0.00       0.55 r
  library hold time                                                -0.01       0.54
  data required time                                                           0.54
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.54
  data arrival time                                                           27.85
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                           -28.40


  Startpoint: engine_1__butterfly_inst_W_R_ff_reg_2_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: engine_1__butterfly_inst_Y_Wout_ir_ff_reg_15_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fft_N_rad2         140000                saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  engine_1__butterfly_inst_W_R_ff_reg_2_/CLK (DFFX2_RVT)     0.08     0.00 #     0.10 r
  engine_1__butterfly_inst_W_R_ff_reg_2_/QN (DFFX2_RVT)     0.02     0.10      0.20 r
  n11291 (net)                                 13                   0.00       0.20 r
  U8423/Y (IBUFFX4_RVT)                                   8.93      0.70       0.90 f
  n8132 (net)                                   7                   0.00       0.90 f
  U12096/Y (IBUFFX8_RVT)                                  0.00    -29.82     -28.92 r
  n6827 (net)                                   9                   0.00     -28.92 r
  U15905/Y (AO22X1_RVT)                                   0.01      0.19     -28.73 r
  n6493 (net)                                   1                   0.00     -28.73 r
  U11363/Y (AND2X1_RVT)                                   0.01      0.10     -28.63 r
  n6497 (net)                                   3                   0.00     -28.63 r
  U7544/Y (AO21X1_RVT)                                    0.01      0.15     -28.48 r
  intadd_134_n2 (net)                           1                   0.00     -28.48 r
  intadd_134_U2/S (FADDX1_RVT)                            0.02      0.30     -28.18 r    mo 
  intadd_133_A_2_ (net)                         3                   0.00     -28.18 r
  U9308/Y (XOR3X1_RVT)                                    0.01      0.34     -27.83 r
  intadd_133_SUM_2_ (net)                       1                   0.00     -27.83 r
  U19171/Y (AND2X1_RVT)                                   0.01      0.11     -27.72 r
  engine_1__butterfly_inst_N343 (net)           1                   0.00     -27.72 r
  engine_1__butterfly_inst_Y_Wout_ir_ff_reg_15_/D (DFFX1_RVT)     0.01     0.11   -27.61 r
  data arrival time                                                          -27.61

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  clock uncertainty                                                 0.45       0.55
  engine_1__butterfly_inst_Y_Wout_ir_ff_reg_15_/CLK (DFFX1_RVT)     0.00       0.55 r
  library hold time                                                -0.01       0.54
  data required time                                                           0.54
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.54
  data arrival time                                                           27.61
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                           -28.16


  Startpoint: engine_1__butterfly_inst_W_R_ff_reg_2_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: engine_1__butterfly_inst_Y_Wout_rr_ff_reg_15_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fft_N_rad2         140000                saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  engine_1__butterfly_inst_W_R_ff_reg_2_/CLK (DFFX2_RVT)     0.08     0.00 #     0.10 r
  engine_1__butterfly_inst_W_R_ff_reg_2_/QN (DFFX2_RVT)     0.02     0.10      0.20 r
  n11291 (net)                                 13                   0.00       0.20 r
  U8423/Y (IBUFFX4_RVT)                                   8.93      0.70       0.90 f
  n8132 (net)                                   7                   0.00       0.90 f
  U12096/Y (IBUFFX8_RVT)                                  0.00    -29.82     -28.92 r
  n6827 (net)                                   9                   0.00     -28.92 r
  U12359/Y (AO22X1_RVT)                                   0.01      0.22     -28.70 r
  n7309 (net)                                   2                   0.00     -28.70 r
  U15437/Y (AO22X1_RVT)                                   0.01      0.12     -28.57 r
  n6839 (net)                                   2                   0.00     -28.57 r
  U16474/Y (OA21X1_RVT)                                   0.01      0.14     -28.43 r
  n6842 (net)                                   2                   0.00     -28.43 r
  U16477/Y (OA21X1_RVT)                                   0.01      0.14     -28.29 r
  intadd_30_A_2_ (net)                          1                   0.00     -28.29 r
  intadd_30_U5/S (FADDX1_RVT)                             0.01      0.41     -27.88 r    mo 
  intadd_53_A_2_ (net)                          2                   0.00     -27.88 r
  U14958/Y (XOR3X2_RVT)                                   0.01      0.19     -27.69 r
  intadd_53_SUM_2_ (net)                        1                   0.00     -27.69 r
  engine_1__butterfly_inst_Y_Wout_rr_ff_reg_15_/SI (SDFFX1_RVT)     0.01     0.09   -27.60 r
  data arrival time                                                          -27.60

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  clock uncertainty                                                 0.45       0.55
  engine_1__butterfly_inst_Y_Wout_rr_ff_reg_15_/CLK (SDFFX1_RVT)     0.00      0.55 r
  library hold time                                                -0.04       0.51
  data required time                                                           0.51
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.51
  data arrival time                                                           27.60
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                           -28.11


  Startpoint: engine_1__butterfly_inst_W_R_ff_reg_2_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: engine_1__butterfly_inst_Y_Wout_rr_ff_reg_16_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fft_N_rad2         140000                saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  engine_1__butterfly_inst_W_R_ff_reg_2_/CLK (DFFX2_RVT)     0.08     0.00 #     0.10 r
  engine_1__butterfly_inst_W_R_ff_reg_2_/QN (DFFX2_RVT)     0.02     0.10      0.20 r
  n11291 (net)                                 13                   0.00       0.20 r
  U8423/Y (IBUFFX4_RVT)                                   8.93      0.70       0.90 f
  n8132 (net)                                   7                   0.00       0.90 f
  U12096/Y (IBUFFX8_RVT)                                  0.00    -29.82     -28.92 r
  n6827 (net)                                   9                   0.00     -28.92 r
  U12359/Y (AO22X1_RVT)                                   0.01      0.22     -28.70 r
  n7309 (net)                                   2                   0.00     -28.70 r
  U15437/Y (AO22X1_RVT)                                   0.01      0.12     -28.57 r
  n6839 (net)                                   2                   0.00     -28.57 r
  U16474/Y (OA21X1_RVT)                                   0.01      0.14     -28.43 r
  n6842 (net)                                   2                   0.00     -28.43 r
  U16477/Y (OA21X1_RVT)                                   0.01      0.14     -28.29 r
  intadd_30_A_2_ (net)                          1                   0.00     -28.29 r
  intadd_30_U5/CO (FADDX1_RVT)                            0.02      0.41     -27.87 r    mo 
  intadd_30_n4 (net)                            3                   0.00     -27.87 r
  U9648/Y (XOR3X1_RVT)                                    0.01      0.27     -27.61 r
  intadd_30_SUM_3_ (net)                        1                   0.00     -27.61 r
  engine_1__butterfly_inst_Y_Wout_rr_ff_reg_16_/SI (SDFFX1_RVT)     0.01     0.09   -27.52 r
  data arrival time                                                          -27.52

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  clock uncertainty                                                 0.45       0.55
  engine_1__butterfly_inst_Y_Wout_rr_ff_reg_16_/CLK (SDFFX1_RVT)     0.00      0.55 r
  library hold time                                                -0.04       0.51
  data required time                                                           0.51
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.51
  data arrival time                                                           27.52
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                           -28.03


  Startpoint: engine_1__butterfly_inst_W_R_ff_reg_2_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: engine_1__butterfly_inst_Y_Wout_rr_ff_reg_5_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fft_N_rad2         140000                saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  engine_1__butterfly_inst_W_R_ff_reg_2_/CLK (DFFX2_RVT)     0.08     0.00 #     0.10 r
  engine_1__butterfly_inst_W_R_ff_reg_2_/QN (DFFX2_RVT)     0.02     0.10      0.20 r
  n11291 (net)                                 13                   0.00       0.20 r
  U8423/Y (IBUFFX4_RVT)                                   8.93      0.70       0.90 f
  n8132 (net)                                   7                   0.00       0.90 f
  U12096/Y (IBUFFX8_RVT)                                  0.00    -29.82     -28.92 r
  n6827 (net)                                   9                   0.00     -28.92 r
  U12210/Y (AO22X1_RVT)                                   0.01      0.19     -28.73 r
  n6606 (net)                                   1                   0.00     -28.73 r
  U12523/Y (OR2X1_RVT)                                    0.01      0.17     -28.56 r
  n8840 (net)                                   1                   0.00     -28.56 r
  U18390/S (FADDX1_RVT)                                   0.01      0.43     -28.13 r
  n8844 (net)                                   4                   0.00     -28.13 r
  U16093/Y (NAND2X0_RVT)                                  0.02      0.12     -28.01 f
  n6610 (net)                                   1                   0.00     -28.01 f
  U16094/Y (NAND2X0_RVT)                                  0.01      0.30     -27.71 r
  n6614 (net)                                   2                   0.00     -27.71 r
  U16096/Y (OA221X1_RVT)                                  0.01      0.14     -27.57 r
  engine_1__butterfly_inst_N237 (net)           1                   0.00     -27.57 r
  engine_1__butterfly_inst_Y_Wout_rr_ff_reg_5_/D (DFFX1_RVT)     0.01     0.11   -27.46 r
  data arrival time                                                          -27.46

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  clock uncertainty                                                 0.45       0.55
  engine_1__butterfly_inst_Y_Wout_rr_ff_reg_5_/CLK (DFFX1_RVT)      0.00       0.55 r
  library hold time                                                -0.01       0.54
  data required time                                                           0.54
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.54
  data arrival time                                                           27.46
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                           -28.00


  Startpoint: engine_1__butterfly_inst_W_R_ff_reg_2_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: engine_1__butterfly_inst_Y_Wout_ir_ff_reg_23_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fft_N_rad2         140000                saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  engine_1__butterfly_inst_W_R_ff_reg_2_/CLK (DFFX2_RVT)     0.08     0.00 #     0.10 r
  engine_1__butterfly_inst_W_R_ff_reg_2_/QN (DFFX2_RVT)     0.02     0.10      0.20 r
  n11291 (net)                                 13                   0.00       0.20 r
  U8423/Y (IBUFFX4_RVT)                                   8.93      0.70       0.90 f
  n8132 (net)                                   7                   0.00       0.90 f
  U12096/Y (IBUFFX8_RVT)                                  0.00    -29.82     -28.92 r
  n6827 (net)                                   9                   0.00     -28.92 r
  U11580/Y (AO22X1_RVT)                                   0.01      0.19     -28.72 r
  n6798 (net)                                   2                   0.00     -28.72 r
  U16419/Y (AO22X1_RVT)                                   0.01      0.12     -28.60 r
  n7624 (net)                                   2                   0.00     -28.60 r
  U10918/Y (OA21X1_RVT)                                   0.01      0.14     -28.46 r
  intadd_86_A_0_ (net)                          1                   0.00     -28.46 r
  intadd_86_U4/S (FADDX1_RVT)                             0.01      0.41     -28.05 r    mo 
  intadd_86_SUM_0_ (net)                        1                   0.00     -28.05 r
  intadd_88_U2/S (FADDX1_RVT)                             0.01      0.41     -27.64 r    mo 
  intadd_88_SUM_2_ (net)                        3                   0.00     -27.64 r
  U8338/Y (XOR3X2_RVT)                                    0.01      0.27     -27.37 r
  intadd_9_SUM_6_ (net)                         1                   0.00     -27.37 r
  U19386/Y (AND2X1_RVT)                                   0.01      0.11     -27.26 r
  engine_1__butterfly_inst_N351 (net)           1                   0.00     -27.26 r
  engine_1__butterfly_inst_Y_Wout_ir_ff_reg_23_/D (DFFX1_RVT)     0.01     0.11   -27.15 r
  data arrival time                                                          -27.15

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  clock uncertainty                                                 0.45       0.55
  engine_1__butterfly_inst_Y_Wout_ir_ff_reg_23_/CLK (DFFX1_RVT)     0.00       0.55 r
  library hold time                                                -0.01       0.54
  data required time                                                           0.54
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.54
  data arrival time                                                           27.15
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                           -27.69


  Startpoint: engine_1__butterfly_inst_W_R_ff_reg_2_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: engine_1__butterfly_inst_Y_Wout_ir_ff_reg_24_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fft_N_rad2         140000                saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  engine_1__butterfly_inst_W_R_ff_reg_2_/CLK (DFFX2_RVT)     0.08     0.00 #     0.10 r
  engine_1__butterfly_inst_W_R_ff_reg_2_/QN (DFFX2_RVT)     0.02     0.10      0.20 r
  n11291 (net)                                 13                   0.00       0.20 r
  U8423/Y (IBUFFX4_RVT)                                   8.93      0.70       0.90 f
  n8132 (net)                                   7                   0.00       0.90 f
  U12096/Y (IBUFFX8_RVT)                                  0.00    -29.82     -28.92 r
  n6827 (net)                                   9                   0.00     -28.92 r
  U11580/Y (AO22X1_RVT)                                   0.01      0.19     -28.72 r
  n6798 (net)                                   2                   0.00     -28.72 r
  U16419/Y (AO22X1_RVT)                                   0.01      0.12     -28.60 r
  n7624 (net)                                   2                   0.00     -28.60 r
  U10918/Y (OA21X1_RVT)                                   0.01      0.14     -28.46 r
  intadd_86_A_0_ (net)                          1                   0.00     -28.46 r
  intadd_86_U4/S (FADDX1_RVT)                             0.01      0.41     -28.05 r    mo 
  intadd_86_SUM_0_ (net)                        1                   0.00     -28.05 r
  intadd_88_U2/CO (FADDX1_RVT)                            0.02      0.41     -27.64 r    mo 
  intadd_88_n1 (net)                            3                   0.00     -27.64 r
  U8223/Y (XOR3X2_RVT)                                    0.01      0.27     -27.37 r
  n10054 (net)                                  1                   0.00     -27.37 r
  U19393/Y (AND2X1_RVT)                                   0.01      0.11     -27.26 r
  engine_1__butterfly_inst_N352 (net)           1                   0.00     -27.26 r
  engine_1__butterfly_inst_Y_Wout_ir_ff_reg_24_/D (DFFX1_RVT)     0.01     0.11   -27.15 r
  data arrival time                                                          -27.15

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  clock uncertainty                                                 0.45       0.55
  engine_1__butterfly_inst_Y_Wout_ir_ff_reg_24_/CLK (DFFX1_RVT)     0.00       0.55 r
  library hold time                                                -0.01       0.54
  data required time                                                           0.54
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.54
  data arrival time                                                           27.15
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                           -27.69


  Startpoint: engine_1__butterfly_inst_W_R_ff_reg_2_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: engine_1__butterfly_inst_Y_Wout_ir_ff_reg_19_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fft_N_rad2         140000                saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  engine_1__butterfly_inst_W_R_ff_reg_2_/CLK (DFFX2_RVT)     0.08     0.00 #     0.10 r
  engine_1__butterfly_inst_W_R_ff_reg_2_/QN (DFFX2_RVT)     0.02     0.10      0.20 r
  n11291 (net)                                 13                   0.00       0.20 r
  U8423/Y (IBUFFX4_RVT)                                   8.93      0.70       0.90 f
  n8132 (net)                                   7                   0.00       0.90 f
  U12096/Y (IBUFFX8_RVT)                                  0.00    -29.82     -28.92 r
  n6827 (net)                                   9                   0.00     -28.92 r
  U12372/Y (AO21X1_RVT)                                   0.01      0.21     -28.71 r
  n6790 (net)                                   1                   0.00     -28.71 r
  U16388/Y (AND2X1_RVT)                                   0.01      0.10     -28.61 r
  n7615 (net)                                   2                   0.00     -28.61 r
  U10773/Y (OA21X1_RVT)                                   0.01      0.14     -28.46 r
  intadd_90_A_0_ (net)                          1                   0.00     -28.46 r
  intadd_90_U4/S (FADDX1_RVT)                             0.02      0.41     -28.05 r    mo 
  intadd_90_SUM_0_ (net)                        2                   0.00     -28.05 r
  U10540/Y (XNOR3X1_RVT)                                  0.02      0.25     -27.80 r
  n6512 (net)                                   5                   0.00     -27.80 r
  U13474/Y (NAND2X0_RVT)                                  0.02      0.14     -27.66 f
  n3420 (net)                                   1                   0.00     -27.66 f
  U14498/Y (NAND3X0_RVT)                                  0.01      0.35     -27.31 r
  n9922 (net)                                   2                   0.00     -27.31 r
  U19308/Y (OA221X1_RVT)                                  0.01      0.14     -27.18 r
  engine_1__butterfly_inst_N347 (net)           1                   0.00     -27.18 r
  engine_1__butterfly_inst_Y_Wout_ir_ff_reg_19_/D (DFFX1_RVT)     0.01     0.11   -27.07 r
  data arrival time                                                          -27.07

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  clock uncertainty                                                 0.45       0.55
  engine_1__butterfly_inst_Y_Wout_ir_ff_reg_19_/CLK (DFFX1_RVT)     0.00       0.55 r
  library hold time                                                -0.01       0.54
  data required time                                                           0.54
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.54
  data arrival time                                                           27.07
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                           -27.61


  Startpoint: engine_1__butterfly_inst_W_R_ff_reg_2_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: engine_1__butterfly_inst_Y_Wout_ir_ff_reg_21_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fft_N_rad2         140000                saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  engine_1__butterfly_inst_W_R_ff_reg_2_/CLK (DFFX2_RVT)     0.08     0.00 #     0.10 r
  engine_1__butterfly_inst_W_R_ff_reg_2_/QN (DFFX2_RVT)     0.02     0.10      0.20 r
  n11291 (net)                                 13                   0.00       0.20 r
  U8423/Y (IBUFFX4_RVT)                                   8.93      0.70       0.90 f
  n8132 (net)                                   7                   0.00       0.90 f
  U12096/Y (IBUFFX8_RVT)                                  0.00    -29.82     -28.92 r
  n6827 (net)                                   9                   0.00     -28.92 r
  U12372/Y (AO21X1_RVT)                                   0.01      0.21     -28.71 r
  n6790 (net)                                   1                   0.00     -28.71 r
  U16388/Y (AND2X1_RVT)                                   0.01      0.10     -28.61 r
  n7615 (net)                                   2                   0.00     -28.61 r
  U10773/Y (OA21X1_RVT)                                   0.01      0.14     -28.46 r
  intadd_90_A_0_ (net)                          1                   0.00     -28.46 r
  intadd_90_U4/CO (FADDX1_RVT)                            0.01      0.41     -28.06 r    mo 
  intadd_90_n3 (net)                            1                   0.00     -28.06 r
  intadd_90_U3/CO (FADDX1_RVT)                            0.01      0.31     -27.75 r    mo 
  intadd_90_n2 (net)                            1                   0.00     -27.75 r
  intadd_90_U2/S (FADDX1_RVT)                             0.01      0.30     -27.45 r    mo 
  intadd_90_SUM_2_ (net)                        3                   0.00     -27.45 r
  U7331/Y (XOR3X1_RVT)                                    0.01      0.27     -27.18 r
  intadd_9_SUM_4_ (net)                         1                   0.00     -27.18 r
  U19346/Y (AND2X1_RVT)                                   0.01      0.11     -27.07 r
  engine_1__butterfly_inst_N349 (net)           1                   0.00     -27.07 r
  engine_1__butterfly_inst_Y_Wout_ir_ff_reg_21_/D (DFFX1_RVT)     0.01     0.11   -26.96 r
  data arrival time                                                          -26.96

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  clock uncertainty                                                 0.45       0.55
  engine_1__butterfly_inst_Y_Wout_ir_ff_reg_21_/CLK (DFFX1_RVT)     0.00       0.55 r
  library hold time                                                -0.01       0.54
  data required time                                                           0.54
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.54
  data arrival time                                                           26.96
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                           -27.50


  Startpoint: engine_1__butterfly_inst_W_R_ff_reg_2_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: engine_1__butterfly_inst_Y_Wout_ir_ff_reg_30_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fft_N_rad2         140000                saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  engine_1__butterfly_inst_W_R_ff_reg_2_/CLK (DFFX2_RVT)     0.08     0.00 #     0.10 r
  engine_1__butterfly_inst_W_R_ff_reg_2_/QN (DFFX2_RVT)     0.02     0.10      0.20 r
  n11291 (net)                                 13                   0.00       0.20 r
  U8423/Y (IBUFFX4_RVT)                                   8.93      0.70       0.90 f
  n8132 (net)                                   7                   0.00       0.90 f
  U12096/Y (IBUFFX8_RVT)                                  0.00    -29.82     -28.92 r
  n6827 (net)                                   9                   0.00     -28.92 r
  U12420/Y (AO21X1_RVT)                                   0.01      0.22     -28.70 r
  n6818 (net)                                   3                   0.00     -28.70 r
  U15699/Y (AO22X1_RVT)                                   0.01      0.13     -28.57 r
  n7479 (net)                                   2                   0.00     -28.57 r
  U17173/Y (OA21X1_RVT)                                   0.01      0.14     -28.43 r
  intadd_130_A_0_ (net)                         1                   0.00     -28.43 r
  intadd_130_U3/S (FADDX1_RVT)                            0.01      0.41     -28.02 r    mo 
  intadd_130_SUM_0_ (net)                       1                   0.00     -28.02 r
  intadd_131_U2/CO (FADDX1_RVT)                           0.02      0.41     -27.61 r    mo 
  intadd_131_n1 (net)                           4                   0.00     -27.61 r
  U9600/Y (AOI221X1_RVT)                                  0.01      0.18     -27.43 f
  engine_1__butterfly_inst_N358 (net)           1                   0.00     -27.43 f
  engine_1__butterfly_inst_Y_Wout_ir_ff_reg_30_/D (DFFX1_RVT)     0.01     0.52   -26.90 f
  data arrival time                                                          -26.90

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  clock uncertainty                                                 0.45       0.55
  engine_1__butterfly_inst_Y_Wout_ir_ff_reg_30_/CLK (DFFX1_RVT)     0.00       0.55 r
  library hold time                                                 0.00       0.55
  data required time                                                           0.55
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.55
  data arrival time                                                           26.90
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                           -27.46


  Startpoint: engine_1__butterfly_inst_W_R_ff_reg_2_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: engine_1__butterfly_inst_Y_Wout_rr_ff_reg_9_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fft_N_rad2         140000                saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  engine_1__butterfly_inst_W_R_ff_reg_2_/CLK (DFFX2_RVT)     0.08     0.00 #     0.10 r
  engine_1__butterfly_inst_W_R_ff_reg_2_/QN (DFFX2_RVT)     0.02     0.10      0.20 r
  n11291 (net)                                 13                   0.00       0.20 r
  U8423/Y (IBUFFX4_RVT)                                   8.93      0.70       0.90 f
  n8132 (net)                                   7                   0.00       0.90 f
  U12096/Y (IBUFFX8_RVT)                                  0.00    -29.82     -28.92 r
  n6827 (net)                                   9                   0.00     -28.92 r
  U12210/Y (AO22X1_RVT)                                   0.01      0.19     -28.73 r
  n6606 (net)                                   1                   0.00     -28.73 r
  U12523/Y (OR2X1_RVT)                                    0.01      0.17     -28.56 r
  n8840 (net)                                   1                   0.00     -28.56 r
  U18390/CO (FADDX1_RVT)                                  0.02      0.43     -28.12 r
  n9428 (net)                                   4                   0.00     -28.12 r
  U8420/Y (OAI21X2_RVT)                                   0.01      0.18     -27.95 f
  n2699 (net)                                   1                   0.00     -27.95 f
  U10068/Y (OAI21X1_RVT)                                  0.01      0.28     -27.66 r
  n4389 (net)                                   3                   0.00     -27.66 r
  U12165/Y (AO22X1_RVT)                                   0.01      0.13     -27.53 r
  n2438 (net)                                   2                   0.00     -27.53 r
  U12164/Y (AO22X1_RVT)                                   0.01      0.12     -27.41 r
  intadd_25_n7 (net)                            1                   0.00     -27.41 r
  U12109/S (FADDX1_RVT)                                   0.01      0.30     -27.11 r    mo 
  intadd_25_SUM_3_ (net)                        1                   0.00     -27.11 r
  engine_1__butterfly_inst_Y_Wout_rr_ff_reg_9_/SE (SDFFX1_RVT)     0.01     0.18   -26.93 r
  data arrival time                                                          -26.93

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  clock uncertainty                                                 0.45       0.55
  engine_1__butterfly_inst_Y_Wout_rr_ff_reg_9_/CLK (SDFFX1_RVT)     0.00       0.55 r
  library hold time                                                -0.05       0.50
  data required time                                                           0.50
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.50
  data arrival time                                                           26.93
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                           -27.43


  Startpoint: engine_1__butterfly_inst_W_R_ff_reg_2_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: engine_1__butterfly_inst_Y_Wout_rr_ff_reg_14_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fft_N_rad2         140000                saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  engine_1__butterfly_inst_W_R_ff_reg_2_/CLK (DFFX2_RVT)     0.08     0.00 #     0.10 r
  engine_1__butterfly_inst_W_R_ff_reg_2_/QN (DFFX2_RVT)     0.02     0.10      0.20 r
  n11291 (net)                                 13                   0.00       0.20 r
  U8423/Y (IBUFFX4_RVT)                                   8.93      0.70       0.90 f
  n8132 (net)                                   7                   0.00       0.90 f
  U12096/Y (IBUFFX8_RVT)                                  0.00    -29.82     -28.92 r
  n6827 (net)                                   9                   0.00     -28.92 r
  U11710/Y (MUX21X1_RVT)                                  0.01      0.26     -28.66 r
  n8202 (net)                                   1                   0.00     -28.66 r
  U11142/Y (OR2X1_RVT)                                    0.01      0.15     -28.51 r
  intadd_58_CI (net)                            1                   0.00     -28.51 r
  intadd_58_U4/CO (FADDX1_RVT)                            0.01      0.30     -28.21 r    mo 
  intadd_58_n3 (net)                            1                   0.00     -28.21 r
  intadd_58_U3/S (FADDX1_RVT)                             0.01      0.30     -27.91 r    mo 
  intadd_58_SUM_1_ (net)                        1                   0.00     -27.91 r
  intadd_59_U2/CO (FADDX1_RVT)                            0.02      0.41     -27.49 r    mo 
  intadd_59_n1 (net)                            3                   0.00     -27.49 r
  U11936/Y (AO22X1_RVT)                                   0.01      0.15     -27.34 r
  intadd_25_n2 (net)                            2                   0.00     -27.34 r
  U9752/Y (XNOR2X1_RVT)                                   0.01      0.23     -27.11 r
  intadd_25_SUM_8_ (net)                        1                   0.00     -27.11 r
  engine_1__butterfly_inst_Y_Wout_rr_ff_reg_14_/SE (SDFFX1_RVT)     0.01     0.18   -26.93 r
  data arrival time                                                          -26.93

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  clock uncertainty                                                 0.45       0.55
  engine_1__butterfly_inst_Y_Wout_rr_ff_reg_14_/CLK (SDFFX1_RVT)     0.00      0.55 r
  library hold time                                                -0.05       0.50
  data required time                                                           0.50
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.50
  data arrival time                                                           26.93
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                           -27.43


  Startpoint: engine_1__butterfly_inst_W_R_ff_reg_2_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: engine_1__butterfly_inst_Y_Wout_ir_ff_reg_20_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fft_N_rad2         140000                saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  engine_1__butterfly_inst_W_R_ff_reg_2_/CLK (DFFX2_RVT)     0.08     0.00 #     0.10 r
  engine_1__butterfly_inst_W_R_ff_reg_2_/QN (DFFX2_RVT)     0.02     0.10      0.20 r
  n11291 (net)                                 13                   0.00       0.20 r
  U8423/Y (IBUFFX4_RVT)                                   8.93      0.70       0.90 f
  n8132 (net)                                   7                   0.00       0.90 f
  U12096/Y (IBUFFX8_RVT)                                  0.00    -29.82     -28.92 r
  n6827 (net)                                   9                   0.00     -28.92 r
  U12372/Y (AO21X1_RVT)                                   0.01      0.21     -28.71 r
  n6790 (net)                                   1                   0.00     -28.71 r
  U16388/Y (AND2X1_RVT)                                   0.01      0.10     -28.61 r
  n7615 (net)                                   2                   0.00     -28.61 r
  U10773/Y (OA21X1_RVT)                                   0.01      0.14     -28.46 r
  intadd_90_A_0_ (net)                          1                   0.00     -28.46 r
  intadd_90_U4/S (FADDX1_RVT)                             0.02      0.41     -28.05 r    mo 
  intadd_90_SUM_0_ (net)                        2                   0.00     -28.05 r
  U11785/CO (FADDX1_RVT)                                  0.02      0.50     -27.55 r
  intadd_9_n11 (net)                            3                   0.00     -27.55 r
  U9743/Y (XOR3X1_RVT)                                    0.01      0.45     -27.10 r
  intadd_9_SUM_3_ (net)                         1                   0.00     -27.10 r
  U19327/Y (AND2X1_RVT)                                   0.01      0.11     -26.99 r
  engine_1__butterfly_inst_N348 (net)           1                   0.00     -26.99 r
  engine_1__butterfly_inst_Y_Wout_ir_ff_reg_20_/D (DFFX1_RVT)     0.01     0.11   -26.89 r
  data arrival time                                                          -26.89

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  clock uncertainty                                                 0.45       0.55
  engine_1__butterfly_inst_Y_Wout_ir_ff_reg_20_/CLK (DFFX1_RVT)     0.00       0.55 r
  library hold time                                                -0.01       0.54
  data required time                                                           0.54
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.54
  data arrival time                                                           26.89
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                           -27.43


  Startpoint: engine_1__butterfly_inst_W_R_ff_reg_2_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: engine_1__butterfly_inst_Y_Wout_rr_ff_reg_7_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fft_N_rad2         140000                saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  engine_1__butterfly_inst_W_R_ff_reg_2_/CLK (DFFX2_RVT)     0.08     0.00 #     0.10 r
  engine_1__butterfly_inst_W_R_ff_reg_2_/QN (DFFX2_RVT)     0.02     0.10      0.20 r
  n11291 (net)                                 13                   0.00       0.20 r
  U8423/Y (IBUFFX4_RVT)                                   8.93      0.70       0.90 f
  n8132 (net)                                   7                   0.00       0.90 f
  U12096/Y (IBUFFX8_RVT)                                  0.00    -29.82     -28.92 r
  n6827 (net)                                   9                   0.00     -28.92 r
  U12210/Y (AO22X1_RVT)                                   0.01      0.19     -28.73 r
  n6606 (net)                                   1                   0.00     -28.73 r
  U12523/Y (OR2X1_RVT)                                    0.01      0.17     -28.56 r
  n8840 (net)                                   1                   0.00     -28.56 r
  U18390/CO (FADDX1_RVT)                                  0.02      0.43     -28.12 r
  n9428 (net)                                   4                   0.00     -28.12 r
  U8420/Y (OAI21X2_RVT)                                   0.01      0.18     -27.95 f
  n2699 (net)                                   1                   0.00     -27.95 f
  U10068/Y (OAI21X1_RVT)                                  0.01      0.28     -27.66 r
  n4389 (net)                                   3                   0.00     -27.66 r
  U18980/Y (NAND2X0_RVT)                                  0.02      0.12     -27.54 f
  n9431 (net)                                   1                   0.00     -27.54 f
  U13534/Y (NAND2X0_RVT)                                  0.01      0.30     -27.25 r
  n3487 (net)                                   1                   0.00     -27.25 r
  U18981/SO (HADDX1_RVT)                                  0.01      0.18     -27.06 r
  n9432 (net)                                   1                   0.00     -27.06 r
  U18982/Y (AND2X1_RVT)                                   0.01      0.11     -26.95 r
  engine_1__butterfly_inst_N239 (net)           1                   0.00     -26.95 r
  engine_1__butterfly_inst_Y_Wout_rr_ff_reg_7_/D (DFFX1_RVT)     0.01     0.11   -26.84 r
  data arrival time                                                          -26.84

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  clock uncertainty                                                 0.45       0.55
  engine_1__butterfly_inst_Y_Wout_rr_ff_reg_7_/CLK (DFFX1_RVT)      0.00       0.55 r
  library hold time                                                -0.01       0.54
  data required time                                                           0.54
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.54
  data arrival time                                                           26.84
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                           -27.39


  Startpoint: engine_1__butterfly_inst_W_R_ff_reg_2_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: engine_1__butterfly_inst_Y_Wout_rr_ff_reg_17_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fft_N_rad2         140000                saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  engine_1__butterfly_inst_W_R_ff_reg_2_/CLK (DFFX2_RVT)     0.08     0.00 #     0.10 r
  engine_1__butterfly_inst_W_R_ff_reg_2_/QN (DFFX2_RVT)     0.02     0.10      0.20 r
  n11291 (net)                                 13                   0.00       0.20 r
  U8423/Y (IBUFFX4_RVT)                                   8.93      0.70       0.90 f
  n8132 (net)                                   7                   0.00       0.90 f
  U12096/Y (IBUFFX8_RVT)                                  0.00    -29.82     -28.92 r
  n6827 (net)                                   9                   0.00     -28.92 r
  U12359/Y (AO22X1_RVT)                                   0.01      0.22     -28.70 r
  n7309 (net)                                   2                   0.00     -28.70 r
  U12160/Y (NAND2X0_RVT)                                  0.02      0.10     -28.60 f
  n2825 (net)                                   1                   0.00     -28.60 f
  U11159/Y (OAI21X1_RVT)                                  0.01      0.28     -28.31 r
  n7632 (net)                                   2                   0.00     -28.31 r
  U10771/Y (AND2X1_RVT)                                   0.01      0.13     -28.18 r
  n7631 (net)                                   2                   0.00     -28.18 r
  U17101/CO (FADDX1_RVT)                                  0.02      0.50     -27.69 r
  n7320 (net)                                   1                   0.00     -27.69 r
  U17102/CO (FADDX1_RVT)                                  0.02      0.43     -27.25 r
  intadd_30_B_4_ (net)                          2                   0.00     -27.25 r
  U9645/Y (XOR3X1_RVT)                                    0.01      0.32     -26.93 r
  intadd_30_SUM_4_ (net)                        1                   0.00     -26.93 r
  engine_1__butterfly_inst_Y_Wout_rr_ff_reg_17_/SI (SDFFX1_RVT)     0.01     0.09   -26.84 r
  data arrival time                                                          -26.84

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  clock uncertainty                                                 0.45       0.55
  engine_1__butterfly_inst_Y_Wout_rr_ff_reg_17_/CLK (SDFFX1_RVT)     0.00      0.55 r
  library hold time                                                -0.04       0.51
  data required time                                                           0.51
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.51
  data arrival time                                                           26.84
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                           -27.35


  Startpoint: engine_1__butterfly_inst_W_R_ff_reg_2_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: engine_1__butterfly_inst_Y_Wout_ir_ff_reg_29_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fft_N_rad2         140000                saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  engine_1__butterfly_inst_W_R_ff_reg_2_/CLK (DFFX2_RVT)     0.08     0.00 #     0.10 r
  engine_1__butterfly_inst_W_R_ff_reg_2_/QN (DFFX2_RVT)     0.02     0.10      0.20 r
  n11291 (net)                                 13                   0.00       0.20 r
  U8423/Y (IBUFFX4_RVT)                                   8.93      0.70       0.90 f
  n8132 (net)                                   7                   0.00       0.90 f
  U12096/Y (IBUFFX8_RVT)                                  0.00    -29.82     -28.92 r
  n6827 (net)                                   9                   0.00     -28.92 r
  U12420/Y (AO21X1_RVT)                                   0.01      0.22     -28.70 r
  n6818 (net)                                   3                   0.00     -28.70 r
  U15699/Y (AO22X1_RVT)                                   0.01      0.13     -28.57 r
  n7479 (net)                                   2                   0.00     -28.57 r
  U17173/Y (OA21X1_RVT)                                   0.01      0.14     -28.43 r
  intadd_130_A_0_ (net)                         1                   0.00     -28.43 r
  intadd_130_U3/S (FADDX1_RVT)                            0.01      0.41     -28.02 r    mo 
  intadd_130_SUM_0_ (net)                       1                   0.00     -28.02 r
  intadd_131_U2/S (FADDX1_RVT)                            0.01      0.41     -27.61 r    mo 
  intadd_131_SUM_2_ (net)                       3                   0.00     -27.61 r
  U9171/Y (XNOR2X1_RVT)                                   0.01      0.25     -27.36 r
  n2845 (net)                                   4                   0.00     -27.36 r
  U7704/Y (INVX0_RVT)                                     0.01      0.18     -27.18 f
  n11376 (net)                                  1                   0.00     -27.18 f
  U7712/Y (NAND2X0_RVT)                                   0.01      0.29     -26.89 r
  n2842 (net)                                   1                   0.00     -26.89 r
  U8133/Y (OA21X2_RVT)                                    0.01      0.13     -26.76 r
  engine_1__butterfly_inst_N357 (net)           1                   0.00     -26.76 r
  engine_1__butterfly_inst_Y_Wout_ir_ff_reg_29_/D (DFFX1_RVT)     0.01     0.11   -26.65 r
  data arrival time                                                          -26.65

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  clock uncertainty                                                 0.45       0.55
  engine_1__butterfly_inst_Y_Wout_ir_ff_reg_29_/CLK (DFFX1_RVT)     0.00       0.55 r
  library hold time                                                -0.01       0.54
  data required time                                                           0.54
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.54
  data arrival time                                                           26.65
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                           -27.19


  Startpoint: engine_1__butterfly_inst_W_R_ff_reg_2_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: engine_1__butterfly_inst_Y_Wout_ir_ff_reg_22_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fft_N_rad2         140000                saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  engine_1__butterfly_inst_W_R_ff_reg_2_/CLK (DFFX2_RVT)     0.08     0.00 #     0.10 r
  engine_1__butterfly_inst_W_R_ff_reg_2_/QN (DFFX2_RVT)     0.02     0.10      0.20 r
  n11291 (net)                                 13                   0.00       0.20 r
  U8423/Y (IBUFFX4_RVT)                                   8.93      0.70       0.90 f
  n8132 (net)                                   7                   0.00       0.90 f
  U12096/Y (IBUFFX8_RVT)                                  0.00    -29.82     -28.92 r
  n6827 (net)                                   9                   0.00     -28.92 r
  U11580/Y (AO22X1_RVT)                                   0.01      0.19     -28.72 r
  n6798 (net)                                   2                   0.00     -28.72 r
  U16412/Y (AO22X1_RVT)                                   0.01      0.12     -28.61 r
  n7622 (net)                                   2                   0.00     -28.61 r
  U10943/Y (OA21X1_RVT)                                   0.01      0.14     -28.46 r
  intadd_87_A_0_ (net)                          1                   0.00     -28.46 r
  intadd_87_U4/S (FADDX1_RVT)                             0.01      0.41     -28.05 r    mo 
  intadd_87_SUM_0_ (net)                        1                   0.00     -28.05 r
  intadd_89_U2/S (FADDX1_RVT)                             0.01      0.41     -27.64 r    mo 
  intadd_89_SUM_2_ (net)                        3                   0.00     -27.64 r
  U9644/Y (XNOR3X1_RVT)                                   0.01      0.32     -27.33 r
  intadd_9_SUM_5_ (net)                         1                   0.00     -27.33 r
  U9623/Y (NOR2X0_RVT)                                    0.01      0.18     -27.15 f
  engine_1__butterfly_inst_N350 (net)           1                   0.00     -27.15 f
  engine_1__butterfly_inst_Y_Wout_ir_ff_reg_22_/D (DFFX1_RVT)     0.01     0.52   -26.62 f
  data arrival time                                                          -26.62

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  clock uncertainty                                                 0.45       0.55
  engine_1__butterfly_inst_Y_Wout_ir_ff_reg_22_/CLK (DFFX1_RVT)     0.00       0.55 r
  library hold time                                                 0.00       0.55
  data required time                                                           0.55
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.55
  data arrival time                                                           26.62
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                           -27.18


  Startpoint: engine_1__butterfly_inst_W_R_ff_reg_2_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: engine_1__butterfly_inst_Y_Wout_rr_ff_reg_11_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fft_N_rad2         140000                saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  engine_1__butterfly_inst_W_R_ff_reg_2_/CLK (DFFX2_RVT)     0.08     0.00 #     0.10 r
  engine_1__butterfly_inst_W_R_ff_reg_2_/QN (DFFX2_RVT)     0.02     0.10      0.20 r
  n11291 (net)                                 13                   0.00       0.20 r
  U8423/Y (IBUFFX4_RVT)                                   8.93      0.70       0.90 f
  n8132 (net)                                   7                   0.00       0.90 f
  U12096/Y (IBUFFX8_RVT)                                  0.00    -29.82     -28.92 r
  n6827 (net)                                   9                   0.00     -28.92 r
  U11710/Y (MUX21X1_RVT)                                  0.01      0.26     -28.66 r
  n8202 (net)                                   1                   0.00     -28.66 r
  U11142/Y (OR2X1_RVT)                                    0.01      0.15     -28.51 r
  intadd_58_CI (net)                            1                   0.00     -28.51 r
  intadd_58_U4/S (FADDX1_RVT)                             0.01      0.30     -28.21 r    mo 
  intadd_58_SUM_0_ (net)                        1                   0.00     -28.21 r
  intadd_60_U2/S (FADDX1_RVT)                             0.01      0.43     -27.78 r    mo 
  intadd_60_SUM_2_ (net)                        3                   0.00     -27.78 r
  U13976/Y (XOR2X1_RVT)                                   0.01      0.29     -27.50 r
  n4083 (net)                                   1                   0.00     -27.50 r
  U12338/Y (XNOR2X1_RVT)                                  0.01      0.20     -27.30 r
  intadd_25_SUM_5_ (net)                        1                   0.00     -27.30 r
  U16106/Y (NOR2X0_RVT)                                   0.01      0.16     -27.13 f
  engine_1__butterfly_inst_N243 (net)           1                   0.00     -27.13 f
  engine_1__butterfly_inst_Y_Wout_rr_ff_reg_11_/D (DFFX1_RVT)     0.01     0.52   -26.61 f
  data arrival time                                                          -26.61

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  clock uncertainty                                                 0.45       0.55
  engine_1__butterfly_inst_Y_Wout_rr_ff_reg_11_/CLK (DFFX1_RVT)     0.00       0.55 r
  library hold time                                                 0.00       0.55
  data required time                                                           0.55
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.55
  data arrival time                                                           26.61
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                           -27.16


  Startpoint: engine_1__butterfly_inst_W_R_ff_reg_2_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: engine_1__butterfly_inst_Y_Wout_rr_ff_reg_8_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fft_N_rad2         140000                saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  engine_1__butterfly_inst_W_R_ff_reg_2_/CLK (DFFX2_RVT)     0.08     0.00 #     0.10 r
  engine_1__butterfly_inst_W_R_ff_reg_2_/QN (DFFX2_RVT)     0.02     0.10      0.20 r
  n11291 (net)                                 13                   0.00       0.20 r
  U8423/Y (IBUFFX4_RVT)                                   8.93      0.70       0.90 f
  n8132 (net)                                   7                   0.00       0.90 f
  U12096/Y (IBUFFX8_RVT)                                  0.00    -29.82     -28.92 r
  n6827 (net)                                   9                   0.00     -28.92 r
  U12210/Y (AO22X1_RVT)                                   0.01      0.19     -28.73 r
  n6606 (net)                                   1                   0.00     -28.73 r
  U12523/Y (OR2X1_RVT)                                    0.01      0.17     -28.56 r
  n8840 (net)                                   1                   0.00     -28.56 r
  U18390/CO (FADDX1_RVT)                                  0.02      0.43     -28.12 r
  n9428 (net)                                   4                   0.00     -28.12 r
  U8420/Y (OAI21X2_RVT)                                   0.01      0.18     -27.95 f
  n2699 (net)                                   1                   0.00     -27.95 f
  U10068/Y (OAI21X1_RVT)                                  0.01      0.28     -27.66 r
  n4389 (net)                                   3                   0.00     -27.66 r
  U12165/Y (AO22X1_RVT)                                   0.01      0.13     -27.53 r
  n2438 (net)                                   2                   0.00     -27.53 r
  U9943/Y (XNOR2X1_RVT)                                   0.01      0.25     -27.28 r
  intadd_25_SUM_2_ (net)                        1                   0.00     -27.28 r
  U17047/Y (NOR2X0_RVT)                                   0.01      0.16     -27.12 f
  engine_1__butterfly_inst_N240 (net)           1                   0.00     -27.12 f
  engine_1__butterfly_inst_Y_Wout_rr_ff_reg_8_/D (DFFX1_RVT)     0.01     0.52   -26.60 f
  data arrival time                                                          -26.60

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  clock uncertainty                                                 0.45       0.55
  engine_1__butterfly_inst_Y_Wout_rr_ff_reg_8_/CLK (DFFX1_RVT)      0.00       0.55 r
  library hold time                                                 0.00       0.55
  data required time                                                           0.55
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.55
  data arrival time                                                           26.60
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                           -27.15


  Startpoint: engine_1__butterfly_inst_W_R_ff_reg_2_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: engine_1__butterfly_inst_Y_Wout_rr_ff_reg_12_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fft_N_rad2         140000                saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  engine_1__butterfly_inst_W_R_ff_reg_2_/CLK (DFFX2_RVT)     0.08     0.00 #     0.10 r
  engine_1__butterfly_inst_W_R_ff_reg_2_/QN (DFFX2_RVT)     0.02     0.10      0.20 r
  n11291 (net)                                 13                   0.00       0.20 r
  U8423/Y (IBUFFX4_RVT)                                   8.93      0.70       0.90 f
  n8132 (net)                                   7                   0.00       0.90 f
  U12096/Y (IBUFFX8_RVT)                                  0.00    -29.82     -28.92 r
  n6827 (net)                                   9                   0.00     -28.92 r
  U11710/Y (MUX21X1_RVT)                                  0.01      0.26     -28.66 r
  n8202 (net)                                   1                   0.00     -28.66 r
  U11142/Y (OR2X1_RVT)                                    0.01      0.15     -28.51 r
  intadd_58_CI (net)                            1                   0.00     -28.51 r
  intadd_58_U4/S (FADDX1_RVT)                             0.01      0.30     -28.21 r    mo 
  intadd_58_SUM_0_ (net)                        1                   0.00     -28.21 r
  intadd_60_U2/CO (FADDX1_RVT)                            0.02      0.44     -27.78 r    mo 
  intadd_60_n1 (net)                            3                   0.00     -27.78 r
  U10175/Y (XNOR2X1_RVT)                                  0.01      0.27     -27.50 r
  n2430 (net)                                   1                   0.00     -27.50 r
  U9782/Y (XNOR2X1_RVT)                                   0.01      0.22     -27.28 r
  intadd_25_SUM_6_ (net)                        1                   0.00     -27.28 r
  U16109/Y (NOR2X0_RVT)                                   0.01      0.16     -27.12 f
  engine_1__butterfly_inst_N244 (net)           1                   0.00     -27.12 f
  engine_1__butterfly_inst_Y_Wout_rr_ff_reg_12_/D (DFFX1_RVT)     0.01     0.52   -26.59 f
  data arrival time                                                          -26.59

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  clock uncertainty                                                 0.45       0.55
  engine_1__butterfly_inst_Y_Wout_rr_ff_reg_12_/CLK (DFFX1_RVT)     0.00       0.55 r
  library hold time                                                 0.00       0.55
  data required time                                                           0.55
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.55
  data arrival time                                                           26.59
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                           -27.15


  Startpoint: engine_1__butterfly_inst_W_R_ff_reg_2_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: engine_1__butterfly_inst_Y_Wout_ir_ff_reg_31_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fft_N_rad2         140000                saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  engine_1__butterfly_inst_W_R_ff_reg_2_/CLK (DFFX2_RVT)     0.08     0.00 #     0.10 r
  engine_1__butterfly_inst_W_R_ff_reg_2_/QN (DFFX2_RVT)     0.02     0.10      0.20 r
  n11291 (net)                                 13                   0.00       0.20 r
  U8423/Y (IBUFFX4_RVT)                                   8.93      0.70       0.90 f
  n8132 (net)                                   7                   0.00       0.90 f
  U12096/Y (IBUFFX8_RVT)                                  0.00    -29.82     -28.92 r
  n6827 (net)                                   9                   0.00     -28.92 r
  U12420/Y (AO21X1_RVT)                                   0.01      0.22     -28.70 r
  n6818 (net)                                   3                   0.00     -28.70 r
  U15701/Y (AO22X1_RVT)                                   0.01      0.13     -28.57 r
  n6261 (net)                                   2                   0.00     -28.57 r
  U15705/Y (OA21X1_RVT)                                   0.01      0.14     -28.42 r
  n10742 (net)                                  1                   0.00     -28.42 r
  U23280/CO (FADDX1_RVT)                                  0.01      0.41     -28.02 r
  n6265 (net)                                   1                   0.00     -28.02 r
  U15712/Y (XOR2X1_RVT)                                   0.01      0.23     -27.79 r
  n6267 (net)                                   1                   0.00     -27.79 r
  U9556/Y (XNOR3X1_RVT)                                   0.01      0.30     -27.49 r
  n4744 (net)                                   3                   0.00     -27.49 r
  U14473/Y (AND2X1_RVT)                                   0.01      0.14     -27.35 r
  n4742 (net)                                   1                   0.00     -27.35 r
  U9635/Y (AO21X1_RVT)                                    0.01      0.12     -27.23 r
  n4739 (net)                                   1                   0.00     -27.23 r
  U9609/Y (AOI21X1_RVT)                                   0.01      0.15     -27.09 f
  engine_1__butterfly_inst_N359 (net)           1                   0.00     -27.09 f
  engine_1__butterfly_inst_Y_Wout_ir_ff_reg_31_/D (DFFX1_RVT)     0.01     0.52   -26.56 f
  data arrival time                                                          -26.56

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  clock uncertainty                                                 0.45       0.55
  engine_1__butterfly_inst_Y_Wout_ir_ff_reg_31_/CLK (DFFX1_RVT)     0.00       0.55 r
  library hold time                                                 0.00       0.55
  data required time                                                           0.55
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.55
  data arrival time                                                           26.56
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                           -27.12


  Startpoint: engine_1__butterfly_inst_W_R_ff_reg_2_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: engine_1__butterfly_inst_Y_Wout_ir_ff_reg_27_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fft_N_rad2         140000                saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  engine_1__butterfly_inst_W_R_ff_reg_2_/CLK (DFFX2_RVT)     0.08     0.00 #     0.10 r
  engine_1__butterfly_inst_W_R_ff_reg_2_/QN (DFFX2_RVT)     0.02     0.10      0.20 r
  n11291 (net)                                 13                   0.00       0.20 r
  U8423/Y (IBUFFX4_RVT)                                   8.93      0.70       0.90 f
  n8132 (net)                                   7                   0.00       0.90 f
  U12096/Y (IBUFFX8_RVT)                                  0.00    -29.82     -28.92 r
  n6827 (net)                                   9                   0.00     -28.92 r
  U12420/Y (AO21X1_RVT)                                   0.01      0.22     -28.70 r
  n6818 (net)                                   3                   0.00     -28.70 r
  U13866/Y (AND2X1_RVT)                                   0.01      0.12     -28.58 r
  n7629 (net)                                   2                   0.00     -28.58 r
  U10790/Y (OA21X1_RVT)                                   0.01      0.14     -28.44 r
  intadd_131_A_0_ (net)                         1                   0.00     -28.44 r
  intadd_131_U4/S (FADDX1_RVT)                            0.01      0.41     -28.03 r    mo 
  intadd_84_A_2_ (net)                          1                   0.00     -28.03 r
  intadd_84_U2/S (FADDX1_RVT)                             0.01      0.41     -27.62 r    mo 
  intadd_84_SUM_2_ (net)                        3                   0.00     -27.62 r
  U12874/Y (XNOR3X1_RVT)                                  0.01      0.35     -27.27 r
  intadd_9_SUM_10_ (net)                        1                   0.00     -27.27 r
  U9621/Y (NOR2X0_RVT)                                    0.01      0.18     -27.09 f
  engine_1__butterfly_inst_N355 (net)           1                   0.00     -27.09 f
  engine_1__butterfly_inst_Y_Wout_ir_ff_reg_27_/D (DFFX1_RVT)     0.01     0.52   -26.56 f
  data arrival time                                                          -26.56

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  clock uncertainty                                                 0.45       0.55
  engine_1__butterfly_inst_Y_Wout_ir_ff_reg_27_/CLK (DFFX1_RVT)     0.00       0.55 r
  library hold time                                                 0.00       0.55
  data required time                                                           0.55
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.55
  data arrival time                                                           26.56
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                           -27.12


  Startpoint: engine_1__butterfly_inst_W_R_ff_reg_2_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: engine_1__butterfly_inst_Y_Wout_ir_ff_reg_17_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fft_N_rad2         140000                saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  engine_1__butterfly_inst_W_R_ff_reg_2_/CLK (DFFX2_RVT)     0.08     0.00 #     0.10 r
  engine_1__butterfly_inst_W_R_ff_reg_2_/QN (DFFX2_RVT)     0.02     0.10      0.20 r
  n11291 (net)                                 13                   0.00       0.20 r
  U8423/Y (IBUFFX4_RVT)                                   8.93      0.70       0.90 f
  n8132 (net)                                   7                   0.00       0.90 f
  U12096/Y (IBUFFX8_RVT)                                  0.00    -29.82     -28.92 r
  n6827 (net)                                   9                   0.00     -28.92 r
  U11534/Y (MUX21X1_RVT)                                  0.01      0.51     -28.41 r
  n6499 (net)                                   1                   0.00     -28.41 r
  U15909/Y (AND2X1_RVT)                                   0.01      0.10     -28.31 r
  n6500 (net)                                   2                   0.00     -28.31 r
  U10753/Y (OA21X1_RVT)                                   0.01      0.14     -28.17 r
  n7293 (net)                                   1                   0.00     -28.17 r
  U17090/S (FADDX1_RVT)                                   0.01      0.43     -27.74 r
  intadd_132_B_1_ (net)                         1                   0.00     -27.74 r
  intadd_132_U3/CO (FADDX1_RVT)                           0.02      0.44     -27.30 r    mo 
  intadd_132_n2 (net)                           5                   0.00     -27.30 r
  U9303/Y (XOR3X1_RVT)                                    0.01      0.52     -26.78 r
  n9718 (net)                                   1                   0.00     -26.78 r
  U19201/Y (AND2X1_RVT)                                   0.01      0.11     -26.67 r
  engine_1__butterfly_inst_N345 (net)           1                   0.00     -26.67 r
  engine_1__butterfly_inst_Y_Wout_ir_ff_reg_17_/D (DFFX1_RVT)     0.01     0.11   -26.56 r
  data arrival time                                                          -26.56

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  clock uncertainty                                                 0.45       0.55
  engine_1__butterfly_inst_Y_Wout_ir_ff_reg_17_/CLK (DFFX1_RVT)     0.00       0.55 r
  library hold time                                                -0.01       0.54
  data required time                                                           0.54
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.54
  data arrival time                                                           26.56
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                           -27.10


  Startpoint: engine_1__butterfly_inst_W_R_ff_reg_2_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: engine_1__butterfly_inst_Y_Wout_ir_ff_reg_26_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fft_N_rad2         140000                saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  engine_1__butterfly_inst_W_R_ff_reg_2_/CLK (DFFX2_RVT)     0.08     0.00 #     0.10 r
  engine_1__butterfly_inst_W_R_ff_reg_2_/QN (DFFX2_RVT)     0.02     0.10      0.20 r
  n11291 (net)                                 13                   0.00       0.20 r
  U8423/Y (IBUFFX4_RVT)                                   8.93      0.70       0.90 f
  n8132 (net)                                   7                   0.00       0.90 f
  U12096/Y (IBUFFX8_RVT)                                  0.00    -29.82     -28.92 r
  n6827 (net)                                   9                   0.00     -28.92 r
  U11580/Y (AO22X1_RVT)                                   0.01      0.19     -28.72 r
  n6798 (net)                                   2                   0.00     -28.72 r
  U16419/Y (AO22X1_RVT)                                   0.01      0.12     -28.60 r
  n7624 (net)                                   2                   0.00     -28.60 r
  U10933/Y (AND2X1_RVT)                                   0.01      0.12     -28.49 r
  n7623 (net)                                   2                   0.00     -28.49 r
  intadd_85_U4/CO (FADDX1_RVT)                            0.01      0.35     -28.14 r    mo 
  intadd_85_n3 (net)                            1                   0.00     -28.14 r
  intadd_85_U3/CO (FADDX1_RVT)                            0.01      0.31     -27.83 r    mo 
  intadd_85_n2 (net)                            1                   0.00     -27.83 r
  intadd_85_U2/S (FADDX1_RVT)                             0.02      0.31     -27.53 r    mo 
  intadd_85_SUM_2_ (net)                        3                   0.00     -27.53 r
  U9290/Y (XOR3X1_RVT)                                    0.01      0.34     -27.18 r
  n4580 (net)                                   1                   0.00     -27.18 r
  U12023/Y (NOR2X0_RVT)                                   0.01      0.16     -27.02 f
  engine_1__butterfly_inst_N354 (net)           1                   0.00     -27.02 f
  engine_1__butterfly_inst_Y_Wout_ir_ff_reg_26_/D (DFFX1_RVT)     0.01     0.52   -26.50 f
  data arrival time                                                          -26.50

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  clock uncertainty                                                 0.45       0.55
  engine_1__butterfly_inst_Y_Wout_ir_ff_reg_26_/CLK (DFFX1_RVT)     0.00       0.55 r
  library hold time                                                 0.00       0.55
  data required time                                                           0.55
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.55
  data arrival time                                                           26.50
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                           -27.05


  Startpoint: engine_1__butterfly_inst_W_R_ff_reg_2_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: engine_1__butterfly_inst_Y_Wout_ir_ff_reg_28_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fft_N_rad2         140000                saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  engine_1__butterfly_inst_W_R_ff_reg_2_/CLK (DFFX2_RVT)     0.08     0.00 #     0.10 r
  engine_1__butterfly_inst_W_R_ff_reg_2_/QN (DFFX2_RVT)     0.02     0.10      0.20 r
  n11291 (net)                                 13                   0.00       0.20 r
  U8423/Y (IBUFFX4_RVT)                                   8.93      0.70       0.90 f
  n8132 (net)                                   7                   0.00       0.90 f
  U12096/Y (IBUFFX8_RVT)                                  0.00    -29.82     -28.92 r
  n6827 (net)                                   9                   0.00     -28.92 r
  U12420/Y (AO21X1_RVT)                                   0.01      0.22     -28.70 r
  n6818 (net)                                   3                   0.00     -28.70 r
  U13866/Y (AND2X1_RVT)                                   0.01      0.12     -28.58 r
  n7629 (net)                                   2                   0.00     -28.58 r
  U10790/Y (OA21X1_RVT)                                   0.01      0.14     -28.44 r
  intadd_131_A_0_ (net)                         1                   0.00     -28.44 r
  intadd_131_U4/S (FADDX1_RVT)                            0.01      0.41     -28.03 r    mo 
  intadd_84_A_2_ (net)                          1                   0.00     -28.03 r
  intadd_84_U2/CO (FADDX1_RVT)                            0.02      0.41     -27.62 r    mo 
  intadd_84_n1 (net)                            3                   0.00     -27.62 r
  U8588/SO (HADDX1_RVT)                                   0.01      0.23     -27.38 r
  n3419 (net)                                   1                   0.00     -27.38 r
  U13965/Y (XNOR2X1_RVT)                                  0.01      0.20     -27.19 r
  n5033 (net)                                   1                   0.00     -27.19 r
  U8094/Y (NOR2X4_RVT)                                    0.01      0.18     -27.00 f
  engine_1__butterfly_inst_N356 (net)           1                   0.00     -27.00 f
  engine_1__butterfly_inst_Y_Wout_ir_ff_reg_28_/D (DFFX1_RVT)     0.01     0.52   -26.48 f
  data arrival time                                                          -26.48

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  clock uncertainty                                                 0.45       0.55
  engine_1__butterfly_inst_Y_Wout_ir_ff_reg_28_/CLK (DFFX1_RVT)     0.00       0.55 r
  library hold time                                                 0.01       0.56
  data required time                                                           0.56
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.56
  data arrival time                                                           26.48
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                           -27.03


  Startpoint: engine_1__butterfly_inst_W_R_ff_reg_2_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: engine_1__butterfly_inst_Y_Wout_ir_ff_reg_25_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fft_N_rad2         140000                saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  engine_1__butterfly_inst_W_R_ff_reg_2_/CLK (DFFX2_RVT)     0.08     0.00 #     0.10 r
  engine_1__butterfly_inst_W_R_ff_reg_2_/QN (DFFX2_RVT)     0.02     0.10      0.20 r
  n11291 (net)                                 13                   0.00       0.20 r
  U8423/Y (IBUFFX4_RVT)                                   8.93      0.70       0.90 f
  n8132 (net)                                   7                   0.00       0.90 f
  U12096/Y (IBUFFX8_RVT)                                  0.00    -29.82     -28.92 r
  n6827 (net)                                   9                   0.00     -28.92 r
  U11580/Y (AO22X1_RVT)                                   0.01      0.19     -28.72 r
  n6798 (net)                                   2                   0.00     -28.72 r
  U16419/Y (AO22X1_RVT)                                   0.01      0.12     -28.60 r
  n7624 (net)                                   2                   0.00     -28.60 r
  U10918/Y (OA21X1_RVT)                                   0.01      0.14     -28.46 r
  intadd_86_A_0_ (net)                          1                   0.00     -28.46 r
  intadd_86_U4/CO (FADDX1_RVT)                            0.01      0.41     -28.05 r    mo 
  intadd_86_n3 (net)                            1                   0.00     -28.05 r
  intadd_86_U3/CO (FADDX1_RVT)                            0.01      0.31     -27.74 r    mo 
  intadd_86_n2 (net)                            1                   0.00     -27.74 r
  intadd_86_U2/S (FADDX1_RVT)                             0.01      0.30     -27.44 r    mo 
  intadd_86_SUM_2_ (net)                        3                   0.00     -27.44 r
  U8150/Y (XOR3X2_RVT)                                    0.01      0.27     -27.17 r
  intadd_9_SUM_8_ (net)                         1                   0.00     -27.17 r
  U9616/Y (NOR2X0_RVT)                                    0.01      0.18     -26.99 f
  engine_1__butterfly_inst_N353 (net)           1                   0.00     -26.99 f
  engine_1__butterfly_inst_Y_Wout_ir_ff_reg_25_/D (DFFX1_RVT)     0.01     0.52   -26.46 f
  data arrival time                                                          -26.46

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  clock uncertainty                                                 0.45       0.55
  engine_1__butterfly_inst_Y_Wout_ir_ff_reg_25_/CLK (DFFX1_RVT)     0.00       0.55 r
  library hold time                                                 0.00       0.55
  data required time                                                           0.55
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.55
  data arrival time                                                           26.46
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                           -27.02


  Startpoint: engine_1__butterfly_inst_W_R_ff_reg_2_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: engine_1__butterfly_inst_Y_Wout_rr_ff_reg_18_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fft_N_rad2         140000                saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  engine_1__butterfly_inst_W_R_ff_reg_2_/CLK (DFFX2_RVT)     0.08     0.00 #     0.10 r
  engine_1__butterfly_inst_W_R_ff_reg_2_/QN (DFFX2_RVT)     0.02     0.10      0.20 r
  n11291 (net)                                 13                   0.00       0.20 r
  U8423/Y (IBUFFX4_RVT)                                   8.93      0.70       0.90 f
  n8132 (net)                                   7                   0.00       0.90 f
  U12096/Y (IBUFFX8_RVT)                                  0.00    -29.82     -28.92 r
  n6827 (net)                                   9                   0.00     -28.92 r
  U12359/Y (AO22X1_RVT)                                   0.01      0.22     -28.70 r
  n7309 (net)                                   2                   0.00     -28.70 r
  U15437/Y (AO22X1_RVT)                                   0.01      0.12     -28.57 r
  n6839 (net)                                   2                   0.00     -28.57 r
  U16474/Y (OA21X1_RVT)                                   0.01      0.14     -28.43 r
  n6842 (net)                                   2                   0.00     -28.43 r
  U16477/Y (OA21X1_RVT)                                   0.01      0.14     -28.29 r
  intadd_30_A_2_ (net)                          1                   0.00     -28.29 r
  intadd_30_U5/CO (FADDX1_RVT)                            0.02      0.41     -27.87 r    mo 
  intadd_30_n4 (net)                            3                   0.00     -27.87 r
  U10168/Y (INVX1_RVT)                                    0.01      0.21     -27.67 f
  n4308 (net)                                   1                   0.00     -27.67 f
  U7763/Y (OAI22X1_RVT)                                   0.01      0.38     -27.29 r
  n4309 (net)                                   2                   0.00     -27.29 r
  U10014/Y (AOI21X1_RVT)                                  0.01      0.15     -27.14 f
  n3611 (net)                                   2                   0.00     -27.14 f
  U9721/Y (OAI21X1_RVT)                                   0.01      0.32     -26.82 r
  intadd_30_n2 (net)                            2                   0.00     -26.82 r
  U15507/Y (XOR3X2_RVT)                                   0.01      0.25     -26.57 r
  intadd_30_SUM_5_ (net)                        1                   0.00     -26.57 r
  engine_1__butterfly_inst_Y_Wout_rr_ff_reg_18_/SI (SDFFX1_RVT)     0.01     0.09   -26.47 r
  data arrival time                                                          -26.47

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  clock uncertainty                                                 0.45       0.55
  engine_1__butterfly_inst_Y_Wout_rr_ff_reg_18_/CLK (SDFFX1_RVT)     0.00      0.55 r
  library hold time                                                -0.04       0.51
  data required time                                                           0.51
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.51
  data arrival time                                                           26.47
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                           -26.98


  Startpoint: engine_1__butterfly_inst_W_R_ff_reg_2_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: engine_1__butterfly_inst_Y_Wout_rr_ff_reg_13_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fft_N_rad2         140000                saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  engine_1__butterfly_inst_W_R_ff_reg_2_/CLK (DFFX2_RVT)     0.08     0.00 #     0.10 r
  engine_1__butterfly_inst_W_R_ff_reg_2_/QN (DFFX2_RVT)     0.02     0.10      0.20 r
  n11291 (net)                                 13                   0.00       0.20 r
  U8423/Y (IBUFFX4_RVT)                                   8.93      0.70       0.90 f
  n8132 (net)                                   7                   0.00       0.90 f
  U12096/Y (IBUFFX8_RVT)                                  0.00    -29.82     -28.92 r
  n6827 (net)                                   9                   0.00     -28.92 r
  U11710/Y (MUX21X1_RVT)                                  0.01      0.26     -28.66 r
  n8202 (net)                                   1                   0.00     -28.66 r
  U11142/Y (OR2X1_RVT)                                    0.01      0.15     -28.51 r
  intadd_58_CI (net)                            1                   0.00     -28.51 r
  intadd_58_U4/S (FADDX1_RVT)                             0.01      0.30     -28.21 r    mo 
  intadd_58_SUM_0_ (net)                        1                   0.00     -28.21 r
  intadd_60_U2/CO (FADDX1_RVT)                            0.02      0.44     -27.78 r    mo 
  intadd_60_n1 (net)                            3                   0.00     -27.78 r
  U12163/Y (INVX1_RVT)                                    0.01      0.21     -27.57 f
  n2433 (net)                                   1                   0.00     -27.57 f
  U11971/Y (OAI22X1_RVT)                                  0.01      0.38     -27.19 r
  intadd_25_n3 (net)                            2                   0.00     -27.19 r
  U9787/Y (XNOR2X1_RVT)                                   0.01      0.22     -26.97 r
  intadd_25_SUM_7_ (net)                        1                   0.00     -26.97 r
  U16118/Y (NOR2X0_RVT)                                   0.01      0.16     -26.80 f
  engine_1__butterfly_inst_N245 (net)           1                   0.00     -26.80 f
  engine_1__butterfly_inst_Y_Wout_rr_ff_reg_13_/D (DFFX1_RVT)     0.01     0.52   -26.28 f
  data arrival time                                                          -26.28

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  clock uncertainty                                                 0.45       0.55
  engine_1__butterfly_inst_Y_Wout_rr_ff_reg_13_/CLK (DFFX1_RVT)     0.00       0.55 r
  library hold time                                                 0.00       0.55
  data required time                                                           0.55
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.55
  data arrival time                                                           26.28
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                           -26.83


1
