#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Sat Dec 17 13:57:00 2022
# Process ID: 31197
# Current directory: /home/asheshpangma/VSD-FPGA-Fabric-Design-and-Architecture/Day4/post_synthesis_SOFA_counter/post_synth_sofa_counter/post_synth_sofa_counter.runs/synth_1
# Command line: vivado -log up_counter.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source up_counter.tcl
# Log file: /home/asheshpangma/VSD-FPGA-Fabric-Design-and-Architecture/Day4/post_synthesis_SOFA_counter/post_synth_sofa_counter/post_synth_sofa_counter.runs/synth_1/up_counter.vds
# Journal file: /home/asheshpangma/VSD-FPGA-Fabric-Design-and-Architecture/Day4/post_synthesis_SOFA_counter/post_synth_sofa_counter/post_synth_sofa_counter.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source up_counter.tcl -notrace
