Search.setIndex({"docnames": ["index", "sim_integ", "sv_api"], "filenames": ["index.rst", "sim_integ.rst", "sv_api.rst"], "titles": ["PyHDL-IF Documentation", "Simulator Integration", "SystemVerilog API"], "terms": {"provid": [0, 2], "low": 0, "level": 0, "procedur": 0, "interfac": 0, "between": 0, "variou": 0, "simul": 0, "some": 0, "minim": 0, "abstract": 0, "across": 0, "primarili": 0, "focus": 0, "direct": 0, "integr": 0, "systemverilog": 0, "dpi": 0, "verilog": 0, "vpi": 0, "i": [0, 2], "still": 0, "under": 0, "activ": 0, "develop": 0, "The": 0, "inform": 0, "here": 0, "attempt": 0, "captur": 0, "avail": 0, "featur": 0, "plan": [0, 2], "futur": [0, 2], "linux": 0, "window": 0, "x86_64": 0, "maco": 0, "arm64": 0, "ye": 0, "nativ": 0, "compil": 0, "portion": 0, "ar": 0, "accord": 0, "relev": 0, "version": 0, "specif": 0, "requir": 0, "If": 0, "your": 0, "favorit": 0, "list": 0, "abov": 0, "you": 0, "would": 0, "like": 0, "pleas": 0, "file": 0, "request": 0, "ticket": 0, "note": 0, "typic": 0, "us": 0, "fli": 0, "vhpi": 0, "allow": 0, "interact": 0, "wa": 0, "extens": 0, "c": 0, "an": 0, "were": 0, "share": 0, "librari": 0, "load": 0, "For": 0, "exampl": 0, "modul": 0, "walk": 0, "through": 0, "design": 0, "hierachi": 0, "implement": 0, "system": 0, "task": 0, "can": 0, "index": 0, "search": 0, "page": 0, "It": 2, "conveni": 2}, "objects": {}, "objtypes": {}, "objnames": {}, "titleterms": {"pyhdl": 0, "IF": 0, "document": 0, "content": 0, "statu": 0, "roadmap": 0, "platform": 0, "support": 0, "hdl": 0, "call": 0, "python": 0, "api": [0, 2], "indic": 0, "tabl": 0, "simul": 1, "integr": 1, "systemverilog": [1, 2], "dpi": 1, "verilog": 1, "vpi": 1}, "envversion": {"sphinx.domains.c": 3, "sphinx.domains.changeset": 1, "sphinx.domains.citation": 1, "sphinx.domains.cpp": 9, "sphinx.domains.index": 1, "sphinx.domains.javascript": 3, "sphinx.domains.math": 2, "sphinx.domains.python": 4, "sphinx.domains.rst": 2, "sphinx.domains.std": 2, "sphinx": 60}, "alltitles": {"PyHDL-IF Documentation": [[0, "pyhdl-if-documentation"]], "Contents:": [[0, null]], "Status and Roadmap": [[0, "status-and-roadmap"]], "Platform Support": [[0, "id1"]], "HDL Calling Python API": [[0, "id2"]], "Python calling HDL API": [[0, "id3"]], "Indices and tables": [[0, "indices-and-tables"]], "Simulator Integration": [[1, "simulator-integration"]], "SystemVerilog (DPI)": [[1, "systemverilog-dpi"]], "Verilog (VPI)": [[1, "verilog-vpi"]], "SystemVerilog API": [[2, "systemverilog-api"]]}, "indexentries": {}})