#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Thu Jul 11 10:57:52 2024
# Process ID: 20911
# Current directory: /home/tls/Dev/wonderland/AmdVitisDisparity/DisparityMalloc/DisparityMalloc_kernel/DisparityMalloc_kernel/hls/impl/ip
# Command line: vivado -notrace -mode batch -source run_ippack.tcl
# Log file: /home/tls/Dev/wonderland/AmdVitisDisparity/DisparityMalloc/DisparityMalloc_kernel/DisparityMalloc_kernel/hls/impl/ip/vivado.log
# Journal file: /home/tls/Dev/wonderland/AmdVitisDisparity/DisparityMalloc/DisparityMalloc_kernel/DisparityMalloc_kernel/hls/impl/ip/vivado.jou
# Running On        :tls-Legion-5-15ACH6H
# Platform          :Ubuntu
# Operating System  :Ubuntu 22.04.4 LTS
# Processor Detail  :AMD Ryzen 5 5600H with Radeon Graphics
# CPU Frequency     :3733.026 MHz
# CPU Physical cores:6
# CPU Logical cores :12
# Host memory       :33489 MB
# Swap memory       :2147 MB
# Total Virtual     :35636 MB
# Available Virtual :28325 MB
#-----------------------------------------------------------
source run_ippack.tcl -notrace
INFO: calling package_hls_ip ip_types=vitis sysgen json_file=/home/tls/Dev/wonderland/AmdVitisDisparity/DisparityMalloc/DisparityMalloc_kernel/DisparityMalloc_kernel/hls/hls_data.json outdir=/home/tls/Dev/wonderland/AmdVitisDisparity/DisparityMalloc/DisparityMalloc_kernel/DisparityMalloc_kernel/hls/impl/ip srcdir=/home/tls/Dev/wonderland/AmdVitisDisparity/DisparityMalloc/DisparityMalloc_kernel/DisparityMalloc_kernel/hls sort_interfaces_ports=false
INFO: Copied 1 ipmisc file(s) to /home/tls/Dev/wonderland/AmdVitisDisparity/DisparityMalloc/DisparityMalloc_kernel/DisparityMalloc_kernel/hls/impl/ip/misc
INFO: Copied 17 verilog file(s) to /home/tls/Dev/wonderland/AmdVitisDisparity/DisparityMalloc/DisparityMalloc_kernel/DisparityMalloc_kernel/hls/impl/ip/hdl/verilog
INFO: Copied 17 vhdl file(s) to /home/tls/Dev/wonderland/AmdVitisDisparity/DisparityMalloc/DisparityMalloc_kernel/DisparityMalloc_kernel/hls/impl/ip/hdl/vhdl
INFO: Copied 10 swdriver file(s) to /home/tls/Dev/wonderland/AmdVitisDisparity/DisparityMalloc/DisparityMalloc_kernel/DisparityMalloc_kernel/hls/impl/ip/drivers
Generating 2 subcores in /home/tls/Dev/wonderland/AmdVitisDisparity/DisparityMalloc/DisparityMalloc_kernel/DisparityMalloc_kernel/hls/impl/ip/hdl/ip.tmp:
impl/misc/cluster_faddfsub_32ns_32ns_32_6_full_dsp_1_ip.tcl
impl/misc/cluster_sitofp_32ns_32_5_no_dsp_1_ip.tcl
INFO: Using COE_DIR=/home/tls/Dev/wonderland/AmdVitisDisparity/DisparityMalloc/DisparityMalloc_kernel/DisparityMalloc_kernel/hls/impl/ip/hdl/verilog
INFO: Generating cluster_faddfsub_32ns_32ns_32_6_full_dsp_1_ip via file impl/misc/cluster_faddfsub_32ns_32ns_32_6_full_dsp_1_ip.tcl
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2024.1/data/ip'.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'cluster_faddfsub_32ns_32ns_32_6_full_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'cluster_faddfsub_32ns_32ns_32_6_full_dsp_1_ip'...
INFO: Done generating cluster_faddfsub_32ns_32ns_32_6_full_dsp_1_ip via file impl/misc/cluster_faddfsub_32ns_32ns_32_6_full_dsp_1_ip.tcl
INFO: Generating cluster_sitofp_32ns_32_5_no_dsp_1_ip via file impl/misc/cluster_sitofp_32ns_32_5_no_dsp_1_ip.tcl
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'cluster_sitofp_32ns_32_5_no_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'cluster_sitofp_32ns_32_5_no_dsp_1_ip'...
INFO: Done generating cluster_sitofp_32ns_32_5_no_dsp_1_ip via file impl/misc/cluster_sitofp_32ns_32_5_no_dsp_1_ip.tcl
INFO: Import ports from HDL: /home/tls/Dev/wonderland/AmdVitisDisparity/DisparityMalloc/DisparityMalloc_kernel/DisparityMalloc_kernel/hls/impl/ip/hdl/vhdl/cluster.vhd (cluster)
INFO: Add axi4lite interface s_axi_control
INFO: Add clock interface ap_clk
INFO: Add reset interface ap_rst_n
INFO: Add interrupt interface interrupt
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2024.1/data/ip'.
INFO: Add axi4full interface m_axi_gmem
INFO: Calling post_process_vitis to specialize IP
INFO: Calling post_process_sysgen to specialize IP
Generating sysgen info xml from json file
INFO: Created IP /home/tls/Dev/wonderland/AmdVitisDisparity/DisparityMalloc/DisparityMalloc_kernel/DisparityMalloc_kernel/hls/impl/ip/component.xml
Generating XO file: cluster.xo in directory /home/tls/Dev/wonderland/AmdVitisDisparity/DisparityMalloc/DisparityMalloc_kernel/DisparityMalloc_kernel/hls/..
Running: package_xo -xo_path /home/tls/Dev/wonderland/AmdVitisDisparity/DisparityMalloc/DisparityMalloc_kernel/DisparityMalloc_kernel/hls/../cluster.xo -kernel_xml /home/tls/Dev/wonderland/AmdVitisDisparity/DisparityMalloc/DisparityMalloc_kernel/DisparityMalloc_kernel/hls/kernel.xml -kernel_name cluster -ip_directory /home/tls/Dev/wonderland/AmdVitisDisparity/DisparityMalloc/DisparityMalloc_kernel/DisparityMalloc_kernel/hls/impl/ip -kernel_files /home/tls/Dev/wonderland/AmdVitisDisparity/DisparityMalloc/DisparityMalloc_kernel/DisparityMalloc_kernel/hls/../../cluster.c -hls_directory /home/tls/Dev/wonderland/AmdVitisDisparity/DisparityMalloc/DisparityMalloc_kernel/DisparityMalloc_kernel/hls/impl/misc/hls_files -kernel_json /home/tls/Dev/wonderland/AmdVitisDisparity/DisparityMalloc/DisparityMalloc_kernel/DisparityMalloc_kernel/hls/hls_data.json
INFO: Created IP archive /home/tls/Dev/wonderland/AmdVitisDisparity/DisparityMalloc/DisparityMalloc_kernel/DisparityMalloc_kernel/hls/impl/ip/xilinx_com_hls_cluster_1_0.zip
INFO: [Common 17-206] Exiting Vivado at Thu Jul 11 10:58:06 2024...
