xst -intstyle ise -ifn "C:/Users/Computer/Desktop/verlilog/controller-final/CPU.xst" -ofn "C:/Users/Computer/Desktop/verlilog/controller-final/CPU.syr" 
xst -intstyle ise -ifn "C:/Users/Computer/Desktop/verlilog/controller-final/CPU.xst" -ofn "C:/Users/Computer/Desktop/verlilog/controller-final/CPU.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -i -p xc3s50-pq208-5 CPU.ngc CPU.ngd  
map -intstyle ise -p xc3s50-pq208-5 -cm area -ir off -pr off -c 100 -o CPU_map.ncd CPU.ngd CPU.pcf 
par -w -intstyle ise -ol high -t 1 CPU_map.ncd CPU.ncd CPU.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml CPU.twx CPU.ncd -o CPU.twr CPU.pcf 
xst -intstyle ise -ifn "C:/Users/Computer/Desktop/verlilog/controller-final/CPU.xst" -ofn "C:/Users/Computer/Desktop/verlilog/controller-final/CPU.syr" 
xst -intstyle ise -ifn "C:/Users/Computer/Desktop/verlilog/controller-final/CPU.xst" -ofn "C:/Users/Computer/Desktop/verlilog/controller-final/CPU.syr" 
xst -intstyle ise -ifn "C:/Users/Computer/Desktop/verlilog/controller-final/CPU.xst" -ofn "C:/Users/Computer/Desktop/verlilog/controller-final/CPU.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -i -p xc3s50-pq208-5 CPU.ngc CPU.ngd  
map -intstyle ise -p xc3s50-pq208-5 -cm area -ir off -pr off -c 100 -o CPU_map.ncd CPU.ngd CPU.pcf 
par -w -intstyle ise -ol high -t 1 CPU_map.ncd CPU.ncd CPU.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml CPU.twx CPU.ncd -o CPU.twr CPU.pcf 
xst -intstyle ise -ifn "C:/Users/Computer/Desktop/verlilog/controller-final/CPU.xst" -ofn "C:/Users/Computer/Desktop/verlilog/controller-final/CPU.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -i -p xc3s50-pq208-5 CPU.ngc CPU.ngd  
map -intstyle ise -p xc3s50-pq208-5 -cm area -ir off -pr off -c 100 -o CPU_map.ncd CPU.ngd CPU.pcf 
par -w -intstyle ise -ol high -t 1 CPU_map.ncd CPU.ncd CPU.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml CPU.twx CPU.ncd -o CPU.twr CPU.pcf 
xst -intstyle ise -ifn "C:/Users/Computer/Desktop/verlilog/controller-final/CPU.xst" -ofn "C:/Users/Computer/Desktop/verlilog/controller-final/CPU.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -i -p xc3s50-pq208-5 CPU.ngc CPU.ngd  
map -intstyle ise -p xc3s50-pq208-5 -cm area -ir off -pr off -c 100 -o CPU_map.ncd CPU.ngd CPU.pcf 
par -w -intstyle ise -ol high -t 1 CPU_map.ncd CPU.ncd CPU.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml CPU.twx CPU.ncd -o CPU.twr CPU.pcf 
xst -intstyle ise -ifn "C:/Users/Computer/Desktop/verlilog/controller-final/CPU.xst" -ofn "C:/Users/Computer/Desktop/verlilog/controller-final/CPU.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -i -p xc3s50-pq208-5 CPU.ngc CPU.ngd  
map -intstyle ise -p xc3s50-pq208-5 -cm area -ir off -pr off -c 100 -o CPU_map.ncd CPU.ngd CPU.pcf 
par -w -intstyle ise -ol high -t 1 CPU_map.ncd CPU.ncd CPU.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml CPU.twx CPU.ncd -o CPU.twr CPU.pcf 
xst -intstyle ise -ifn "C:/Users/Computer/Desktop/verlilog/controller-final/CPU.xst" -ofn "C:/Users/Computer/Desktop/verlilog/controller-final/CPU.syr" 
xst -intstyle ise -ifn "C:/Users/Computer/Desktop/verlilog/controller-final/CPU.xst" -ofn "C:/Users/Computer/Desktop/verlilog/controller-final/CPU.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -i -p xc3s50-pq208-5 CPU.ngc CPU.ngd  
map -intstyle ise -p xc3s50-pq208-5 -cm area -ir off -pr off -c 100 -o CPU_map.ncd CPU.ngd CPU.pcf 
par -w -intstyle ise -ol high -t 1 CPU_map.ncd CPU.ncd CPU.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml CPU.twx CPU.ncd -o CPU.twr CPU.pcf 
xst -intstyle ise -ifn "C:/Users/Computer/Desktop/verlilog/controller-final/CPU.xst" -ofn "C:/Users/Computer/Desktop/verlilog/controller-final/CPU.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -i -p xc3s50-pq208-5 CPU.ngc CPU.ngd  
map -intstyle ise -p xc3s50-pq208-5 -cm area -ir off -pr off -c 100 -o CPU_map.ncd CPU.ngd CPU.pcf 
par -w -intstyle ise -ol high -t 1 CPU_map.ncd CPU.ncd CPU.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml CPU.twx CPU.ncd -o CPU.twr CPU.pcf 
xst -intstyle ise -ifn "C:/Users/Computer/Desktop/verlilog/controller-final/CPU.xst" -ofn "C:/Users/Computer/Desktop/verlilog/controller-final/CPU.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -i -p xc3s50-pq208-5 CPU.ngc CPU.ngd  
map -intstyle ise -p xc3s50-pq208-5 -cm area -ir off -pr off -c 100 -o CPU_map.ncd CPU.ngd CPU.pcf 
xst -intstyle ise -ifn "C:/Users/Computer/Desktop/verlilog/controller-final/CPU.xst" -ofn "C:/Users/Computer/Desktop/verlilog/controller-final/CPU.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -i -p xc3s50-pq208-5 CPU.ngc CPU.ngd  
map -intstyle ise -p xc3s50-pq208-5 -cm area -ir off -pr off -c 100 -o CPU_map.ncd CPU.ngd CPU.pcf 
par -w -intstyle ise -ol high -t 1 CPU_map.ncd CPU.ncd CPU.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml CPU.twx CPU.ncd -o CPU.twr CPU.pcf 
xst -intstyle ise -ifn "C:/Users/Computer/Desktop/verlilog/controller-final/CPU.xst" -ofn "C:/Users/Computer/Desktop/verlilog/controller-final/CPU.syr" 
xst -intstyle ise -ifn "C:/Users/Computer/Desktop/verlilog/controller-final/CPU.xst" -ofn "C:/Users/Computer/Desktop/verlilog/controller-final/CPU.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -i -p xc3s50-pq208-5 CPU.ngc CPU.ngd  
map -intstyle ise -p xc3s50-pq208-5 -cm area -ir off -pr off -c 100 -o CPU_map.ncd CPU.ngd CPU.pcf 
par -w -intstyle ise -ol high -t 1 CPU_map.ncd CPU.ncd CPU.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml CPU.twx CPU.ncd -o CPU.twr CPU.pcf 
xst -intstyle ise -ifn "C:/Users/Computer/Desktop/verlilog/controller-final/CPU.xst" -ofn "C:/Users/Computer/Desktop/verlilog/controller-final/CPU.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -i -p xc3s50-pq208-5 CPU.ngc CPU.ngd  
map -intstyle ise -p xc3s50-pq208-5 -cm area -ir off -pr off -c 100 -o CPU_map.ncd CPU.ngd CPU.pcf 
par -w -intstyle ise -ol high -t 1 CPU_map.ncd CPU.ncd CPU.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml CPU.twx CPU.ncd -o CPU.twr CPU.pcf 
xst -intstyle ise -ifn "C:/Users/Computer/Desktop/verlilog/controller-final/CPU.xst" -ofn "C:/Users/Computer/Desktop/verlilog/controller-final/CPU.syr" 
xst -intstyle ise -ifn "C:/Users/Computer/Desktop/verlilog/controller-final/CPU.xst" -ofn "C:/Users/Computer/Desktop/verlilog/controller-final/CPU.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -i -p xc3s50-pq208-5 CPU.ngc CPU.ngd  
map -intstyle ise -p xc3s50-pq208-5 -cm area -ir off -pr off -c 100 -o CPU_map.ncd CPU.ngd CPU.pcf 
par -w -intstyle ise -ol high -t 1 CPU_map.ncd CPU.ncd CPU.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml CPU.twx CPU.ncd -o CPU.twr CPU.pcf 
xst -intstyle ise -ifn "C:/Users/Computer/Desktop/verlilog/controller-final/CPU.xst" -ofn "C:/Users/Computer/Desktop/verlilog/controller-final/CPU.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -i -p xc3s50-pq208-5 CPU.ngc CPU.ngd  
map -intstyle ise -p xc3s50-pq208-5 -cm area -ir off -pr off -c 100 -o CPU_map.ncd CPU.ngd CPU.pcf 
par -w -intstyle ise -ol high -t 1 CPU_map.ncd CPU.ncd CPU.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml CPU.twx CPU.ncd -o CPU.twr CPU.pcf 
xst -intstyle ise -ifn "C:/Users/Computer/Desktop/verlilog/controller-final/CPU.xst" -ofn "C:/Users/Computer/Desktop/verlilog/controller-final/CPU.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -i -p xc3s50-pq208-5 CPU.ngc CPU.ngd  
map -intstyle ise -p xc3s50-pq208-5 -cm area -ir off -pr off -c 100 -o CPU_map.ncd CPU.ngd CPU.pcf 
par -w -intstyle ise -ol high -t 1 CPU_map.ncd CPU.ncd CPU.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml CPU.twx CPU.ncd -o CPU.twr CPU.pcf 
xst -intstyle ise -ifn "C:/Users/Computer/Desktop/verlilog/controller-final/CPU.xst" -ofn "C:/Users/Computer/Desktop/verlilog/controller-final/CPU.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -i -p xc3s50-pq208-5 CPU.ngc CPU.ngd  
map -intstyle ise -p xc3s50-pq208-5 -cm area -ir off -pr off -c 100 -o CPU_map.ncd CPU.ngd CPU.pcf 
par -w -intstyle ise -ol high -t 1 CPU_map.ncd CPU.ncd CPU.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml CPU.twx CPU.ncd -o CPU.twr CPU.pcf 
xst -intstyle ise -ifn "C:/Users/Computer/Desktop/verlilog/controller-final/CPU.xst" -ofn "C:/Users/Computer/Desktop/verlilog/controller-final/CPU.syr" 
