{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Full Version " "Info: Version 7.2 Build 151 09/26/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 29 23:59:28 2011 " "Info: Processing started: Thu Sep 29 23:59:28 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off latch -c latch " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off latch -c latch" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RTL/latch.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file RTL/latch.v" { { "Info" "ISGN_ENTITY_NAME" "1 latch8 " "Info: Found entity 1: latch8" {  } { { "RTL/latch.v" "" { Text "D:/EP2C5T144_V2.3/Project/基础类/latch/Project/RTL/latch.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "latch8 " "Info: Elaborating entity \"latch8\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_out latch.v(26) " "Warning (10240): Verilog HDL Always Construct warning at latch.v(26): inferring latch(es) for variable \"data_out\", which holds its previous value in one or more paths through the always construct" {  } { { "RTL/latch.v" "" { Text "D:/EP2C5T144_V2.3/Project/基础类/latch/Project/RTL/latch.v" 26 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[0\] latch.v(23) " "Info (10041): Inferred latch for \"data_out\[0\]\" at latch.v(23)" {  } { { "RTL/latch.v" "" { Text "D:/EP2C5T144_V2.3/Project/基础类/latch/Project/RTL/latch.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[1\] latch.v(23) " "Info (10041): Inferred latch for \"data_out\[1\]\" at latch.v(23)" {  } { { "RTL/latch.v" "" { Text "D:/EP2C5T144_V2.3/Project/基础类/latch/Project/RTL/latch.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[2\] latch.v(23) " "Info (10041): Inferred latch for \"data_out\[2\]\" at latch.v(23)" {  } { { "RTL/latch.v" "" { Text "D:/EP2C5T144_V2.3/Project/基础类/latch/Project/RTL/latch.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[3\] latch.v(23) " "Info (10041): Inferred latch for \"data_out\[3\]\" at latch.v(23)" {  } { { "RTL/latch.v" "" { Text "D:/EP2C5T144_V2.3/Project/基础类/latch/Project/RTL/latch.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[4\] latch.v(23) " "Info (10041): Inferred latch for \"data_out\[4\]\" at latch.v(23)" {  } { { "RTL/latch.v" "" { Text "D:/EP2C5T144_V2.3/Project/基础类/latch/Project/RTL/latch.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[5\] latch.v(23) " "Info (10041): Inferred latch for \"data_out\[5\]\" at latch.v(23)" {  } { { "RTL/latch.v" "" { Text "D:/EP2C5T144_V2.3/Project/基础类/latch/Project/RTL/latch.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[6\] latch.v(23) " "Info (10041): Inferred latch for \"data_out\[6\]\" at latch.v(23)" {  } { { "RTL/latch.v" "" { Text "D:/EP2C5T144_V2.3/Project/基础类/latch/Project/RTL/latch.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[7\] latch.v(23) " "Info (10041): Inferred latch for \"data_out\[7\]\" at latch.v(23)" {  } { { "RTL/latch.v" "" { Text "D:/EP2C5T144_V2.3/Project/基础类/latch/Project/RTL/latch.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "ICUT_CUT_TM_SUMMARY" "27 " "Info: Implemented 27 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Info: Implemented 10 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Info: Implemented 8 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0} { "Info" "ICUT_CUT_TM_LCELLS" "9 " "Info: Implemented 9 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "137 " "Info: Allocated 137 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep 29 23:59:29 2011 " "Info: Processing ended: Thu Sep 29 23:59:29 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
