Timing Analyzer report for I2C_MASTER_ALL
Wed May  7 10:24:01 2025
Quartus Prime Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'CLK'
 13. Slow 1200mV 85C Model Hold: 'CLK'
 14. Slow 1200mV 85C Model Metastability Summary
 15. Slow 1200mV 0C Model Fmax Summary
 16. Slow 1200mV 0C Model Setup Summary
 17. Slow 1200mV 0C Model Hold Summary
 18. Slow 1200mV 0C Model Recovery Summary
 19. Slow 1200mV 0C Model Removal Summary
 20. Slow 1200mV 0C Model Minimum Pulse Width Summary
 21. Slow 1200mV 0C Model Setup: 'CLK'
 22. Slow 1200mV 0C Model Hold: 'CLK'
 23. Slow 1200mV 0C Model Metastability Summary
 24. Fast 1200mV 0C Model Setup Summary
 25. Fast 1200mV 0C Model Hold Summary
 26. Fast 1200mV 0C Model Recovery Summary
 27. Fast 1200mV 0C Model Removal Summary
 28. Fast 1200mV 0C Model Minimum Pulse Width Summary
 29. Fast 1200mV 0C Model Setup: 'CLK'
 30. Fast 1200mV 0C Model Hold: 'CLK'
 31. Fast 1200mV 0C Model Metastability Summary
 32. Multicorner Timing Analysis Summary
 33. Board Trace Model Assignments
 34. Input Transition Times
 35. Signal Integrity Metrics (Slow 1200mv 0c Model)
 36. Signal Integrity Metrics (Slow 1200mv 85c Model)
 37. Signal Integrity Metrics (Fast 1200mv 0c Model)
 38. Setup Transfers
 39. Hold Transfers
 40. Report TCCS
 41. Report RSKM
 42. Unconstrained Paths Summary
 43. Clock Status Summary
 44. Unconstrained Input Ports
 45. Unconstrained Output Ports
 46. Unconstrained Input Ports
 47. Unconstrained Output Ports
 48. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2024  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+--------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                        ;
+-----------------------+--------------------------------------------------------+
; Quartus Prime Version ; Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                                 ;
; Revision Name         ; I2C_MASTER_ALL                                         ;
; Device Family         ; Cyclone IV E                                           ;
; Device Name           ; EP4CE115F29C7                                          ;
; Timing Models         ; Final                                                  ;
; Delay Model           ; Combined                                               ;
; Rise/Fall Delays      ; Enabled                                                ;
+-----------------------+--------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.25        ;
; Maximum used               ; 16          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   4.9%      ;
;     Processors 3-16        ;   1.4%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                          ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; CLK        ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLK } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+


+--------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary               ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 205.68 MHz ; 205.68 MHz      ; CLK        ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------+
; Slow 1200mV 85C Model Setup Summary ;
+-------+--------+--------------------+
; Clock ; Slack  ; End Point TNS      ;
+-------+--------+--------------------+
; CLK   ; -3.862 ; -1216.279          ;
+-------+--------+--------------------+


+------------------------------------+
; Slow 1200mV 85C Model Hold Summary ;
+-------+-------+--------------------+
; Clock ; Slack ; End Point TNS      ;
+-------+-------+--------------------+
; CLK   ; 0.385 ; 0.000              ;
+-------+-------+--------------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+-------+--------+----------------------------------+
; Clock ; Slack  ; End Point TNS                    ;
+-------+--------+----------------------------------+
; CLK   ; -3.000 ; -579.965                         ;
+-------+--------+----------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLK'                                                                                                                                                            ;
+--------+----------------------------------------------------------+-----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                ; To Node                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------+-----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -3.862 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd_amnt_int[3] ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[5][3]  ; CLK          ; CLK         ; 1.000        ; -0.073     ; 4.787      ;
; -3.839 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd_amnt_int[0] ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[5][3]  ; CLK          ; CLK         ; 1.000        ; -0.072     ; 4.765      ;
; -3.838 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd_amnt_int[3] ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[5][2]  ; CLK          ; CLK         ; 1.000        ; -0.072     ; 4.764      ;
; -3.815 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd_amnt_int[0] ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[5][2]  ; CLK          ; CLK         ; 1.000        ; -0.071     ; 4.742      ;
; -3.803 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_rx_data_amnt_int[3] ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[5][3]  ; CLK          ; CLK         ; 1.000        ; -0.069     ; 4.732      ;
; -3.799 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd_amnt_int[0] ; I2C_MASTER_REG:c_i2c_master_reg|readdata[8]         ; CLK          ; CLK         ; 1.000        ; -0.080     ; 4.717      ;
; -3.782 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_rx_data_amnt_int[3] ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[0][0]  ; CLK          ; CLK         ; 1.000        ; -0.077     ; 4.703      ;
; -3.779 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_rx_data_amnt_int[3] ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[0][7]  ; CLK          ; CLK         ; 1.000        ; -0.071     ; 4.706      ;
; -3.779 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_rx_data_amnt_int[3] ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[0][6]  ; CLK          ; CLK         ; 1.000        ; -0.071     ; 4.706      ;
; -3.779 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_rx_data_amnt_int[3] ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[0][2]  ; CLK          ; CLK         ; 1.000        ; -0.071     ; 4.706      ;
; -3.779 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_rx_data_amnt_int[3] ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[5][2]  ; CLK          ; CLK         ; 1.000        ; -0.068     ; 4.709      ;
; -3.778 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd_amnt_int[3] ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[5][1]  ; CLK          ; CLK         ; 1.000        ; -0.073     ; 4.703      ;
; -3.776 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd_amnt_int[0] ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[0][0]  ; CLK          ; CLK         ; 1.000        ; -0.080     ; 4.694      ;
; -3.772 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd_amnt_int[0] ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[0][7]  ; CLK          ; CLK         ; 1.000        ; -0.074     ; 4.696      ;
; -3.772 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd_amnt_int[0] ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[0][6]  ; CLK          ; CLK         ; 1.000        ; -0.074     ; 4.696      ;
; -3.772 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd_amnt_int[0] ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[0][2]  ; CLK          ; CLK         ; 1.000        ; -0.074     ; 4.696      ;
; -3.755 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd_amnt_int[0] ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[5][1]  ; CLK          ; CLK         ; 1.000        ; -0.072     ; 4.681      ;
; -3.719 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_rx_data_amnt_int[3] ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[5][1]  ; CLK          ; CLK         ; 1.000        ; -0.069     ; 4.648      ;
; -3.712 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_rx_data_amnt_int[3] ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[4][1]  ; CLK          ; CLK         ; 1.000        ; -0.068     ; 4.642      ;
; -3.706 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd_amnt_int[3] ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[0][0]  ; CLK          ; CLK         ; 1.000        ; -0.081     ; 4.623      ;
; -3.702 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd_amnt_int[3] ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[0][7]  ; CLK          ; CLK         ; 1.000        ; -0.075     ; 4.625      ;
; -3.702 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd_amnt_int[3] ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[0][6]  ; CLK          ; CLK         ; 1.000        ; -0.075     ; 4.625      ;
; -3.702 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd_amnt_int[3] ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[0][2]  ; CLK          ; CLK         ; 1.000        ; -0.075     ; 4.625      ;
; -3.696 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd_amnt_int[2] ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[5][2]  ; CLK          ; CLK         ; 1.000        ; -0.072     ; 4.622      ;
; -3.690 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_rx_data_amnt_int[3] ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[4][6]  ; CLK          ; CLK         ; 1.000        ; -0.069     ; 4.619      ;
; -3.690 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_rx_data_amnt_int[3] ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[4][4]  ; CLK          ; CLK         ; 1.000        ; -0.069     ; 4.619      ;
; -3.690 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_rx_data_amnt_int[3] ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[4][3]  ; CLK          ; CLK         ; 1.000        ; -0.069     ; 4.619      ;
; -3.690 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_rx_data_amnt_int[3] ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[4][0]  ; CLK          ; CLK         ; 1.000        ; -0.069     ; 4.619      ;
; -3.687 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd_amnt_int[2] ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[5][3]  ; CLK          ; CLK         ; 1.000        ; -0.073     ; 4.612      ;
; -3.677 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_rx_data_amnt_int[2] ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[5][3]  ; CLK          ; CLK         ; 1.000        ; -0.069     ; 4.606      ;
; -3.667 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd_amnt_int[3] ; I2C_MASTER_REG:c_i2c_master_reg|readdata[8]         ; CLK          ; CLK         ; 1.000        ; -0.081     ; 4.584      ;
; -3.662 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd_amnt_int[1] ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[0][0]  ; CLK          ; CLK         ; 1.000        ; -0.081     ; 4.579      ;
; -3.658 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd_amnt_int[1] ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[0][7]  ; CLK          ; CLK         ; 1.000        ; -0.075     ; 4.581      ;
; -3.658 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd_amnt_int[1] ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[0][6]  ; CLK          ; CLK         ; 1.000        ; -0.075     ; 4.581      ;
; -3.658 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd_amnt_int[1] ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[0][2]  ; CLK          ; CLK         ; 1.000        ; -0.075     ; 4.581      ;
; -3.656 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_rx_data_amnt_int[2] ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[0][0]  ; CLK          ; CLK         ; 1.000        ; -0.077     ; 4.577      ;
; -3.653 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_rx_data_amnt_int[2] ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[0][7]  ; CLK          ; CLK         ; 1.000        ; -0.071     ; 4.580      ;
; -3.653 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_rx_data_amnt_int[2] ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[0][6]  ; CLK          ; CLK         ; 1.000        ; -0.071     ; 4.580      ;
; -3.653 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_rx_data_amnt_int[2] ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[0][2]  ; CLK          ; CLK         ; 1.000        ; -0.071     ; 4.580      ;
; -3.653 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_rx_data_amnt_int[2] ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[5][2]  ; CLK          ; CLK         ; 1.000        ; -0.068     ; 4.583      ;
; -3.652 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd_amnt_int[1] ; I2C_MASTER_REG:c_i2c_master_reg|readdata[0]         ; CLK          ; CLK         ; 1.000        ; -0.081     ; 4.569      ;
; -3.643 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd_amnt_int[0] ; I2C_MASTER_REG:c_i2c_master_reg|readdata[0]         ; CLK          ; CLK         ; 1.000        ; -0.080     ; 4.561      ;
; -3.636 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd_amnt_int[2] ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[3][0]  ; CLK          ; CLK         ; 1.000        ; -0.105     ; 4.529      ;
; -3.631 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd_amnt_int[2] ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[5][1]  ; CLK          ; CLK         ; 1.000        ; -0.073     ; 4.556      ;
; -3.631 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd_amnt_int[1] ; I2C_MASTER_REG:c_i2c_master_reg|readdata[8]         ; CLK          ; CLK         ; 1.000        ; -0.081     ; 4.548      ;
; -3.616 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_rx_data_amnt_int[0] ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[5][3]  ; CLK          ; CLK         ; 1.000        ; -0.069     ; 4.545      ;
; -3.609 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd_amnt_int[3] ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[6][9]  ; CLK          ; CLK         ; 1.000        ; -0.076     ; 4.531      ;
; -3.601 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd_amnt_int[3] ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[5][4]  ; CLK          ; CLK         ; 1.000        ; -0.078     ; 4.521      ;
; -3.601 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd_amnt_int[3] ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[5][5]  ; CLK          ; CLK         ; 1.000        ; -0.078     ; 4.521      ;
; -3.601 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd_amnt_int[3] ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[5][6]  ; CLK          ; CLK         ; 1.000        ; -0.078     ; 4.521      ;
; -3.595 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_rx_data_amnt_int[0] ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[0][0]  ; CLK          ; CLK         ; 1.000        ; -0.077     ; 4.516      ;
; -3.593 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_rx_data_amnt_int[2] ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[5][1]  ; CLK          ; CLK         ; 1.000        ; -0.069     ; 4.522      ;
; -3.592 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_rx_data_amnt_int[0] ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[0][7]  ; CLK          ; CLK         ; 1.000        ; -0.071     ; 4.519      ;
; -3.592 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_rx_data_amnt_int[0] ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[0][6]  ; CLK          ; CLK         ; 1.000        ; -0.071     ; 4.519      ;
; -3.592 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_rx_data_amnt_int[0] ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[0][2]  ; CLK          ; CLK         ; 1.000        ; -0.071     ; 4.519      ;
; -3.592 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_rx_data_amnt_int[0] ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[5][2]  ; CLK          ; CLK         ; 1.000        ; -0.068     ; 4.522      ;
; -3.590 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd_amnt_int[0] ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[6][9]  ; CLK          ; CLK         ; 1.000        ; -0.075     ; 4.513      ;
; -3.586 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_rx_data_amnt_int[2] ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[4][1]  ; CLK          ; CLK         ; 1.000        ; -0.068     ; 4.516      ;
; -3.580 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd_amnt_int[0] ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[8][3]  ; CLK          ; CLK         ; 1.000        ; -0.073     ; 4.505      ;
; -3.580 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd_amnt_int[0] ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[8][5]  ; CLK          ; CLK         ; 1.000        ; -0.073     ; 4.505      ;
; -3.580 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd_amnt_int[0] ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[8][6]  ; CLK          ; CLK         ; 1.000        ; -0.073     ; 4.505      ;
; -3.578 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd_amnt_int[0] ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[5][4]  ; CLK          ; CLK         ; 1.000        ; -0.077     ; 4.499      ;
; -3.578 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd_amnt_int[0] ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[5][5]  ; CLK          ; CLK         ; 1.000        ; -0.077     ; 4.499      ;
; -3.578 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd_amnt_int[0] ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[5][6]  ; CLK          ; CLK         ; 1.000        ; -0.077     ; 4.499      ;
; -3.574 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd_amnt_int[1] ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[8][3]  ; CLK          ; CLK         ; 1.000        ; -0.074     ; 4.498      ;
; -3.574 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd_amnt_int[1] ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[8][5]  ; CLK          ; CLK         ; 1.000        ; -0.074     ; 4.498      ;
; -3.574 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd_amnt_int[1] ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[8][6]  ; CLK          ; CLK         ; 1.000        ; -0.074     ; 4.498      ;
; -3.570 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd_amnt_int[1] ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[13][7] ; CLK          ; CLK         ; 1.000        ; -0.076     ; 4.492      ;
; -3.567 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd_amnt_int[2] ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[3][4]  ; CLK          ; CLK         ; 1.000        ; -0.107     ; 4.458      ;
; -3.567 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd_amnt_int[2] ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[3][1]  ; CLK          ; CLK         ; 1.000        ; -0.107     ; 4.458      ;
; -3.565 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd_amnt_int[0] ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[13][7] ; CLK          ; CLK         ; 1.000        ; -0.075     ; 4.488      ;
; -3.564 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_rx_data_amnt_int[2] ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[4][6]  ; CLK          ; CLK         ; 1.000        ; -0.069     ; 4.493      ;
; -3.564 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_rx_data_amnt_int[2] ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[4][4]  ; CLK          ; CLK         ; 1.000        ; -0.069     ; 4.493      ;
; -3.564 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_rx_data_amnt_int[2] ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[4][3]  ; CLK          ; CLK         ; 1.000        ; -0.069     ; 4.493      ;
; -3.564 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_rx_data_amnt_int[2] ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[4][0]  ; CLK          ; CLK         ; 1.000        ; -0.069     ; 4.493      ;
; -3.563 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd_amnt_int[0] ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[10][3] ; CLK          ; CLK         ; 1.000        ; -0.107     ; 4.454      ;
; -3.562 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd_amnt_int[1] ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[6][9]  ; CLK          ; CLK         ; 1.000        ; -0.076     ; 4.484      ;
; -3.556 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_rx_data_amnt_int[3] ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[3][0]  ; CLK          ; CLK         ; 1.000        ; -0.101     ; 4.453      ;
; -3.556 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd_amnt_int[0] ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[3][0]  ; CLK          ; CLK         ; 1.000        ; -0.104     ; 4.450      ;
; -3.553 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd_amnt_int[3] ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[4][1]  ; CLK          ; CLK         ; 1.000        ; -0.072     ; 4.479      ;
; -3.545 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd_amnt_int[0] ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[11][9] ; CLK          ; CLK         ; 1.000        ; -0.112     ; 4.431      ;
; -3.545 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[5][0]       ; I2C_MASTER_REG:c_i2c_master_reg|readdata[8]         ; CLK          ; CLK         ; 1.000        ; -0.101     ; 4.442      ;
; -3.542 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_rx_data_amnt_int[3] ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[5][4]  ; CLK          ; CLK         ; 1.000        ; -0.074     ; 4.466      ;
; -3.542 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_rx_data_amnt_int[3] ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[5][5]  ; CLK          ; CLK         ; 1.000        ; -0.074     ; 4.466      ;
; -3.542 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_rx_data_amnt_int[3] ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[5][6]  ; CLK          ; CLK         ; 1.000        ; -0.074     ; 4.466      ;
; -3.532 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_rx_data_amnt_int[0] ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[5][1]  ; CLK          ; CLK         ; 1.000        ; -0.069     ; 4.461      ;
; -3.531 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd_amnt_int[3] ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[4][6]  ; CLK          ; CLK         ; 1.000        ; -0.073     ; 4.456      ;
; -3.531 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd_amnt_int[3] ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[4][4]  ; CLK          ; CLK         ; 1.000        ; -0.073     ; 4.456      ;
; -3.531 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd_amnt_int[3] ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[4][3]  ; CLK          ; CLK         ; 1.000        ; -0.073     ; 4.456      ;
; -3.531 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd_amnt_int[3] ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[4][0]  ; CLK          ; CLK         ; 1.000        ; -0.073     ; 4.456      ;
; -3.530 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd_amnt_int[0] ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[4][1]  ; CLK          ; CLK         ; 1.000        ; -0.071     ; 4.457      ;
; -3.525 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_rx_data_amnt_int[0] ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[4][1]  ; CLK          ; CLK         ; 1.000        ; -0.068     ; 4.455      ;
; -3.525 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_rx_data_amnt_int[3] ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[13][7] ; CLK          ; CLK         ; 1.000        ; -0.072     ; 4.451      ;
; -3.523 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd_amnt_int[3] ; I2C_MASTER_REG:c_i2c_master_reg|readdata[2]         ; CLK          ; CLK         ; 1.000        ; 0.353      ; 4.874      ;
; -3.519 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd_amnt_int[2] ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[2][0]  ; CLK          ; CLK         ; 1.000        ; -0.077     ; 4.440      ;
; -3.519 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd_amnt_int[2] ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[2][2]  ; CLK          ; CLK         ; 1.000        ; -0.077     ; 4.440      ;
; -3.519 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd_amnt_int[2] ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[2][3]  ; CLK          ; CLK         ; 1.000        ; -0.077     ; 4.440      ;
; -3.519 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd_amnt_int[2] ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[2][4]  ; CLK          ; CLK         ; 1.000        ; -0.077     ; 4.440      ;
; -3.519 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd_amnt_int[2] ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[2][5]  ; CLK          ; CLK         ; 1.000        ; -0.077     ; 4.440      ;
; -3.519 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd_amnt_int[2] ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[2][6]  ; CLK          ; CLK         ; 1.000        ; -0.077     ; 4.440      ;
+--------+----------------------------------------------------------+-----------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLK'                                                                                                                                                                 ;
+-------+----------------------------------------------------------+----------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                ; To Node                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------+----------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.385 ; I2C_MASTER:c_i2c_master|r_byte[7]                        ; I2C_MASTER:c_i2c_master|r_byte[7]                        ; CLK          ; CLK         ; 0.000        ; 0.098      ; 0.669      ;
; 0.385 ; I2C_MASTER:c_i2c_master|r_byte[4]                        ; I2C_MASTER:c_i2c_master|r_byte[4]                        ; CLK          ; CLK         ; 0.000        ; 0.098      ; 0.669      ;
; 0.385 ; I2C_MASTER:c_i2c_master|r_byte[3]                        ; I2C_MASTER:c_i2c_master|r_byte[3]                        ; CLK          ; CLK         ; 0.000        ; 0.098      ; 0.669      ;
; 0.385 ; I2C_MASTER:c_i2c_master|r_byte[2]                        ; I2C_MASTER:c_i2c_master|r_byte[2]                        ; CLK          ; CLK         ; 0.000        ; 0.098      ; 0.669      ;
; 0.385 ; I2C_MASTER:c_i2c_master|STATE.sSTART                     ; I2C_MASTER:c_i2c_master|STATE.sSTART                     ; CLK          ; CLK         ; 0.000        ; 0.098      ; 0.669      ;
; 0.386 ; I2C_MASTER:c_i2c_master|r_byte[6]                        ; I2C_MASTER:c_i2c_master|r_byte[6]                        ; CLK          ; CLK         ; 0.000        ; 0.097      ; 0.669      ;
; 0.386 ; I2C_MASTER:c_i2c_master|r_byte[5]                        ; I2C_MASTER:c_i2c_master|r_byte[5]                        ; CLK          ; CLK         ; 0.000        ; 0.097      ; 0.669      ;
; 0.386 ; I2C_MASTER:c_i2c_master|r_byte[1]                        ; I2C_MASTER:c_i2c_master|r_byte[1]                        ; CLK          ; CLK         ; 0.000        ; 0.097      ; 0.669      ;
; 0.386 ; I2C_MASTER:c_i2c_master|r_byte[0]                        ; I2C_MASTER:c_i2c_master|r_byte[0]                        ; CLK          ; CLK         ; 0.000        ; 0.097      ; 0.669      ;
; 0.386 ; I2C_MASTER:c_i2c_master|STATE.sTRANSFER                  ; I2C_MASTER:c_i2c_master|STATE.sTRANSFER                  ; CLK          ; CLK         ; 0.000        ; 0.097      ; 0.669      ;
; 0.386 ; I2C_MASTER:c_i2c_master|\p_STATE_MACHINE:bit_cnt[0]      ; I2C_MASTER:c_i2c_master|\p_STATE_MACHINE:bit_cnt[0]      ; CLK          ; CLK         ; 0.000        ; 0.097      ; 0.669      ;
; 0.386 ; I2C_MASTER:c_i2c_master|\p_STATE_MACHINE:bit_cnt[2]      ; I2C_MASTER:c_i2c_master|\p_STATE_MACHINE:bit_cnt[2]      ; CLK          ; CLK         ; 0.000        ; 0.097      ; 0.669      ;
; 0.386 ; I2C_MASTER:c_i2c_master|\p_STATE_MACHINE:bit_cnt[1]      ; I2C_MASTER:c_i2c_master|\p_STATE_MACHINE:bit_cnt[1]      ; CLK          ; CLK         ; 0.000        ; 0.097      ; 0.669      ;
; 0.387 ; I2C_MASTER_REG:c_i2c_master_reg|fast_mode                ; I2C_MASTER_REG:c_i2c_master_reg|fast_mode                ; CLK          ; CLK         ; 0.000        ; 0.096      ; 0.669      ;
; 0.402 ; I2C_MASTER:c_i2c_master|NO_ACK                           ; I2C_MASTER:c_i2c_master|NO_ACK                           ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; I2C_MASTER:c_i2c_master|DONE                             ; I2C_MASTER:c_i2c_master|DONE                             ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; I2C_MASTER_REG:c_i2c_master_reg|MODE.mSTATUS             ; I2C_MASTER_REG:c_i2c_master_reg|MODE.mSTATUS             ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd_amnt_int[0] ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd_amnt_int[0] ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; I2C_MASTER_REG:c_i2c_master_reg|MODE.mRX_DATA            ; I2C_MASTER_REG:c_i2c_master_reg|MODE.mRX_DATA            ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; I2C_MASTER_REG:c_i2c_master_reg|MODE.mCTRL               ; I2C_MASTER_REG:c_i2c_master_reg|MODE.mCTRL               ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; I2C_MASTER_REG:c_i2c_master_reg|MODE.mTFR_CMD_FIFO       ; I2C_MASTER_REG:c_i2c_master_reg|MODE.mTFR_CMD_FIFO       ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; I2C_MASTER_REG:c_i2c_master_reg|MODE.mTFR_CMD            ; I2C_MASTER_REG:c_i2c_master_reg|MODE.mTFR_CMD            ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; I2C_MASTER_REG:c_i2c_master_reg|MODE.mRX_DATA_FIFO       ; I2C_MASTER_REG:c_i2c_master_reg|MODE.mRX_DATA_FIFO       ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.669      ;
; 0.403 ; I2C_MASTER_REG:c_i2c_master_reg|no_ack_internal          ; I2C_MASTER_REG:c_i2c_master_reg|no_ack_internal          ; CLK          ; CLK         ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; I2C_MASTER:c_i2c_master|ack_n                            ; I2C_MASTER:c_i2c_master|ack_n                            ; CLK          ; CLK         ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; I2C_MASTER_REG:c_i2c_master_reg|stop_amnts[0]            ; I2C_MASTER_REG:c_i2c_master_reg|stop_amnts[0]            ; CLK          ; CLK         ; 0.000        ; 0.080      ; 0.669      ;
; 0.430 ; I2C_MASTER:c_i2c_master|dff_synk:c_dff_synk|dff1         ; I2C_MASTER:c_i2c_master|dff_synk:c_dff_synk|dff2         ; CLK          ; CLK         ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; I2C_MASTER_REG:c_i2c_master_reg|WR_BYTE[6]               ; I2C_MASTER:c_i2c_master|w_byte[6]                        ; CLK          ; CLK         ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; I2C_MASTER_REG:c_i2c_master_reg|WR_BYTE[1]               ; I2C_MASTER:c_i2c_master|w_byte[1]                        ; CLK          ; CLK         ; 0.000        ; 0.080      ; 0.696      ;
; 0.437 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_rx_data[1][6]       ; I2C_MASTER_REG:c_i2c_master_reg|fifo_rx_data[0][6]       ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.704      ;
; 0.443 ; I2C_MASTER_REG:c_i2c_master_reg|errors_tot_int[3]        ; I2C_MASTER_REG:c_i2c_master_reg|errors_tot_int[3]        ; CLK          ; CLK         ; 0.000        ; 0.080      ; 0.709      ;
; 0.449 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[2][4]       ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[1][4]       ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.716      ;
; 0.449 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_rx_data[13][0]      ; I2C_MASTER_REG:c_i2c_master_reg|fifo_rx_data[12][0]      ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.716      ;
; 0.450 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_rx_data[5][7]       ; I2C_MASTER_REG:c_i2c_master_reg|fifo_rx_data[4][7]       ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.717      ;
; 0.450 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_rx_data[3][5]       ; I2C_MASTER_REG:c_i2c_master_reg|fifo_rx_data[2][5]       ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.717      ;
; 0.450 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_rx_data[13][3]      ; I2C_MASTER_REG:c_i2c_master_reg|fifo_rx_data[12][3]      ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.717      ;
; 0.450 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_rx_data[13][1]      ; I2C_MASTER_REG:c_i2c_master_reg|fifo_rx_data[12][1]      ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.717      ;
; 0.451 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_rx_data[5][6]       ; I2C_MASTER_REG:c_i2c_master_reg|fifo_rx_data[4][6]       ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.718      ;
; 0.451 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_rx_data[13][6]      ; I2C_MASTER_REG:c_i2c_master_reg|fifo_rx_data[12][6]      ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.718      ;
; 0.451 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_rx_data[5][2]       ; I2C_MASTER_REG:c_i2c_master_reg|fifo_rx_data[4][2]       ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.718      ;
; 0.451 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[2][2]       ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[1][2]       ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.718      ;
; 0.451 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_rx_data[15][1]      ; I2C_MASTER_REG:c_i2c_master_reg|fifo_rx_data[14][1]      ; CLK          ; CLK         ; 0.000        ; 0.080      ; 0.717      ;
; 0.451 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_rx_data[9][0]       ; I2C_MASTER_REG:c_i2c_master_reg|fifo_rx_data[8][0]       ; CLK          ; CLK         ; 0.000        ; 0.080      ; 0.717      ;
; 0.452 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_rx_data[9][7]       ; I2C_MASTER_REG:c_i2c_master_reg|fifo_rx_data[8][7]       ; CLK          ; CLK         ; 0.000        ; 0.080      ; 0.718      ;
; 0.452 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_rx_data[9][6]       ; I2C_MASTER_REG:c_i2c_master_reg|fifo_rx_data[8][6]       ; CLK          ; CLK         ; 0.000        ; 0.080      ; 0.718      ;
; 0.452 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_rx_data[5][4]       ; I2C_MASTER_REG:c_i2c_master_reg|fifo_rx_data[4][4]       ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.719      ;
; 0.452 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_rx_data[3][3]       ; I2C_MASTER_REG:c_i2c_master_reg|fifo_rx_data[2][3]       ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.719      ;
; 0.453 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_rx_data[9][3]       ; I2C_MASTER_REG:c_i2c_master_reg|fifo_rx_data[8][3]       ; CLK          ; CLK         ; 0.000        ; 0.080      ; 0.719      ;
; 0.456 ; I2C_MASTER:c_i2c_master|PHASE.pMID                       ; I2C_MASTER:c_i2c_master|PHASE.pEND                       ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.723      ;
; 0.459 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[8][8]       ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[7][8]       ; CLK          ; CLK         ; 0.000        ; 0.481      ; 1.126      ;
; 0.460 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[0][7]       ; I2C_MASTER_REG:c_i2c_master_reg|WR_BYTE[7]               ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.727      ;
; 0.480 ; I2C_MASTER:c_i2c_master|baud_cnt[7]                      ; I2C_MASTER:c_i2c_master|baud_cnt[7]                      ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.747      ;
; 0.499 ; I2C_MASTER:c_i2c_master|PHASE.pEND                       ; I2C_MASTER:c_i2c_master|STATE.sSTART                     ; CLK          ; CLK         ; 0.000        ; 0.515      ; 1.200      ;
; 0.559 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_rx_data[15][5]      ; I2C_MASTER_REG:c_i2c_master_reg|fifo_rx_data[14][5]      ; CLK          ; CLK         ; 0.000        ; 0.080      ; 0.825      ;
; 0.559 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_rx_data[1][4]       ; I2C_MASTER_REG:c_i2c_master_reg|fifo_rx_data[0][4]       ; CLK          ; CLK         ; 0.000        ; 0.080      ; 0.825      ;
; 0.574 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_rx_data[1][7]       ; I2C_MASTER_REG:c_i2c_master_reg|fifo_rx_data[0][7]       ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.841      ;
; 0.575 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_rx_data[3][2]       ; I2C_MASTER_REG:c_i2c_master_reg|fifo_rx_data[2][2]       ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.842      ;
; 0.576 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[10][3]      ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[9][3]       ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.843      ;
; 0.576 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[14][6]      ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[13][6]      ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.843      ;
; 0.576 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[14][5]      ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[13][5]      ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.843      ;
; 0.576 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[0][2]       ; I2C_MASTER_REG:c_i2c_master_reg|WR_BYTE[2]               ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.843      ;
; 0.577 ; I2C_MASTER:c_i2c_master|PHASE.pEND                       ; I2C_MASTER:c_i2c_master|PHASE.pFIRST                     ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.844      ;
; 0.577 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_rx_data[15][6]      ; I2C_MASTER_REG:c_i2c_master_reg|fifo_rx_data[14][6]      ; CLK          ; CLK         ; 0.000        ; 0.080      ; 0.843      ;
; 0.577 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[1][5]       ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[0][5]       ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.844      ;
; 0.584 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd_amnt[1]     ; I2C_MASTER_REG:c_i2c_master_reg|readdata[1]              ; CLK          ; CLK         ; 0.000        ; 0.515      ; 1.285      ;
; 0.598 ; I2C_MASTER_REG:c_i2c_master_reg|STATE.sWAITING           ; I2C_MASTER_REG:c_i2c_master_reg|STATE.sSTOP              ; CLK          ; CLK         ; 0.000        ; 0.080      ; 0.864      ;
; 0.600 ; I2C_MASTER_REG:c_i2c_master_reg|WR_BYTE[3]               ; I2C_MASTER:c_i2c_master|w_byte[3]                        ; CLK          ; CLK         ; 0.000        ; 0.080      ; 0.866      ;
; 0.601 ; I2C_MASTER:c_i2c_master|PHASE.pFIRST                     ; I2C_MASTER:c_i2c_master|PHASE.pMID                       ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.868      ;
; 0.601 ; I2C_MASTER_REG:c_i2c_master_reg|WR_BYTE[5]               ; I2C_MASTER:c_i2c_master|w_byte[5]                        ; CLK          ; CLK         ; 0.000        ; 0.080      ; 0.867      ;
; 0.603 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_rx_data[6][3]       ; I2C_MASTER_REG:c_i2c_master_reg|fifo_rx_data[5][3]       ; CLK          ; CLK         ; 0.000        ; 0.084      ; 0.873      ;
; 0.604 ; I2C_MASTER:c_i2c_master|PHASE.pFIRST                     ; I2C_MASTER:c_i2c_master|SDA~reg0                         ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.871      ;
; 0.606 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[2][8]       ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[2][8]       ; CLK          ; CLK         ; 0.000        ; 0.096      ; 0.888      ;
; 0.606 ; I2C_MASTER:c_i2c_master|dff_synk:c_dff_synk|dff2         ; I2C_MASTER:c_i2c_master|r_byte[6]                        ; CLK          ; CLK         ; 0.000        ; 0.514      ; 1.306      ;
; 0.606 ; I2C_MASTER:c_i2c_master|dff_synk:c_dff_synk|dff2         ; I2C_MASTER:c_i2c_master|r_byte[0]                        ; CLK          ; CLK         ; 0.000        ; 0.514      ; 1.306      ;
; 0.608 ; I2C_MASTER:c_i2c_master|dff_synk:c_dff_synk|dff2         ; I2C_MASTER:c_i2c_master|r_byte[5]                        ; CLK          ; CLK         ; 0.000        ; 0.514      ; 1.308      ;
; 0.608 ; I2C_MASTER:c_i2c_master|dff_synk:c_dff_synk|dff2         ; I2C_MASTER:c_i2c_master|r_byte[1]                        ; CLK          ; CLK         ; 0.000        ; 0.514      ; 1.308      ;
; 0.609 ; I2C_MASTER:c_i2c_master|dff_synk:c_dff_synk|dff2         ; I2C_MASTER:c_i2c_master|r_byte[3]                        ; CLK          ; CLK         ; 0.000        ; 0.516      ; 1.311      ;
; 0.609 ; I2C_MASTER:c_i2c_master|dff_synk:c_dff_synk|dff2         ; I2C_MASTER:c_i2c_master|r_byte[2]                        ; CLK          ; CLK         ; 0.000        ; 0.516      ; 1.311      ;
; 0.609 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_rx_data[15][0]      ; I2C_MASTER_REG:c_i2c_master_reg|fifo_rx_data[14][0]      ; CLK          ; CLK         ; 0.000        ; 0.080      ; 0.875      ;
; 0.612 ; I2C_MASTER:c_i2c_master|dff_synk:c_dff_synk|dff2         ; I2C_MASTER:c_i2c_master|r_byte[7]                        ; CLK          ; CLK         ; 0.000        ; 0.516      ; 1.314      ;
; 0.612 ; I2C_MASTER:c_i2c_master|dff_synk:c_dff_synk|dff2         ; I2C_MASTER:c_i2c_master|r_byte[4]                        ; CLK          ; CLK         ; 0.000        ; 0.516      ; 1.314      ;
; 0.617 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[10][0]      ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[9][0]       ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.884      ;
; 0.617 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[14][8]      ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[14][8]      ; CLK          ; CLK         ; 0.000        ; 0.099      ; 0.902      ;
; 0.620 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[8][8]       ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[8][8]       ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.887      ;
; 0.621 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[5][8]       ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[5][8]       ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.888      ;
; 0.624 ; I2C_MASTER_REG:c_i2c_master_reg|STATE.sSETTING           ; I2C_MASTER_REG:c_i2c_master_reg|STATE.sWAITING           ; CLK          ; CLK         ; 0.000        ; 0.080      ; 0.890      ;
; 0.627 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[11][2]      ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[10][2]      ; CLK          ; CLK         ; 0.000        ; 0.510      ; 1.323      ;
; 0.630 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[4][8]       ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[4][8]       ; CLK          ; CLK         ; 0.000        ; 0.080      ; 0.896      ;
; 0.630 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[0][8]       ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[0][8]       ; CLK          ; CLK         ; 0.000        ; 0.080      ; 0.896      ;
; 0.636 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[9][7]       ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[8][7]       ; CLK          ; CLK         ; 0.000        ; 0.510      ; 1.332      ;
; 0.636 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[7][8]       ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[7][8]       ; CLK          ; CLK         ; 0.000        ; 0.096      ; 0.918      ;
; 0.636 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[10][8]      ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[10][8]      ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.903      ;
; 0.642 ; I2C_MASTER_REG:c_i2c_master_reg|stop_amnts[1]            ; I2C_MASTER_REG:c_i2c_master_reg|stop_amnts[1]            ; CLK          ; CLK         ; 0.000        ; 0.080      ; 0.908      ;
; 0.642 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_rx_data[5][1]       ; I2C_MASTER_REG:c_i2c_master_reg|fifo_rx_data[4][1]       ; CLK          ; CLK         ; 0.000        ; 0.082      ; 0.910      ;
; 0.643 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[9][8]       ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[9][8]       ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.910      ;
; 0.643 ; I2C_MASTER_REG:c_i2c_master_reg|stop_amnts[3]            ; I2C_MASTER_REG:c_i2c_master_reg|stop_amnts[3]            ; CLK          ; CLK         ; 0.000        ; 0.080      ; 0.909      ;
; 0.645 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[3][8]       ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[3][8]       ; CLK          ; CLK         ; 0.000        ; 0.080      ; 0.911      ;
; 0.646 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[9][1]       ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[8][1]       ; CLK          ; CLK         ; 0.000        ; 0.510      ; 1.342      ;
; 0.646 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_rx_data[1][2]       ; I2C_MASTER_REG:c_i2c_master_reg|fifo_rx_data[0][2]       ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.913      ;
; 0.646 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_rx_data[13][2]      ; I2C_MASTER_REG:c_i2c_master_reg|fifo_rx_data[12][2]      ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.913      ;
+-------+----------------------------------------------------------+----------------------------------------------------------+--------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+--------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 223.21 MHz ; 223.21 MHz      ; CLK        ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Slow 1200mV 0C Model Setup Summary ;
+-------+--------+-------------------+
; Clock ; Slack  ; End Point TNS     ;
+-------+--------+-------------------+
; CLK   ; -3.480 ; -1081.920         ;
+-------+--------+-------------------+


+-----------------------------------+
; Slow 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; CLK   ; 0.338 ; 0.000             ;
+-------+-------+-------------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+--------+---------------------------------+
; Clock ; Slack  ; End Point TNS                   ;
+-------+--------+---------------------------------+
; CLK   ; -3.000 ; -579.965                        ;
+-------+--------+---------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLK'                                                                                                                                                             ;
+--------+----------------------------------------------------------+-----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                ; To Node                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------+-----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -3.480 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd_amnt_int[3] ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[5][3]  ; CLK          ; CLK         ; 1.000        ; -0.064     ; 4.415      ;
; -3.456 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd_amnt_int[0] ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[5][3]  ; CLK          ; CLK         ; 1.000        ; -0.063     ; 4.392      ;
; -3.454 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd_amnt_int[3] ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[5][2]  ; CLK          ; CLK         ; 1.000        ; -0.063     ; 4.390      ;
; -3.431 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_rx_data_amnt_int[3] ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[5][3]  ; CLK          ; CLK         ; 1.000        ; -0.061     ; 4.369      ;
; -3.430 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd_amnt_int[0] ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[5][2]  ; CLK          ; CLK         ; 1.000        ; -0.062     ; 4.367      ;
; -3.411 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_rx_data_amnt_int[3] ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[0][0]  ; CLK          ; CLK         ; 1.000        ; -0.068     ; 4.342      ;
; -3.408 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_rx_data_amnt_int[3] ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[0][7]  ; CLK          ; CLK         ; 1.000        ; -0.062     ; 4.345      ;
; -3.408 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_rx_data_amnt_int[3] ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[0][6]  ; CLK          ; CLK         ; 1.000        ; -0.062     ; 4.345      ;
; -3.408 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_rx_data_amnt_int[3] ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[0][2]  ; CLK          ; CLK         ; 1.000        ; -0.062     ; 4.345      ;
; -3.405 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_rx_data_amnt_int[3] ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[5][2]  ; CLK          ; CLK         ; 1.000        ; -0.060     ; 4.344      ;
; -3.398 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd_amnt_int[0] ; I2C_MASTER_REG:c_i2c_master_reg|readdata[8]         ; CLK          ; CLK         ; 1.000        ; -0.070     ; 4.327      ;
; -3.394 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd_amnt_int[3] ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[5][1]  ; CLK          ; CLK         ; 1.000        ; -0.064     ; 4.329      ;
; -3.390 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd_amnt_int[0] ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[0][0]  ; CLK          ; CLK         ; 1.000        ; -0.070     ; 4.319      ;
; -3.387 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd_amnt_int[0] ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[0][7]  ; CLK          ; CLK         ; 1.000        ; -0.064     ; 4.322      ;
; -3.387 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd_amnt_int[0] ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[0][6]  ; CLK          ; CLK         ; 1.000        ; -0.064     ; 4.322      ;
; -3.387 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd_amnt_int[0] ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[0][2]  ; CLK          ; CLK         ; 1.000        ; -0.064     ; 4.322      ;
; -3.370 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd_amnt_int[0] ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[5][1]  ; CLK          ; CLK         ; 1.000        ; -0.063     ; 4.306      ;
; -3.348 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_rx_data_amnt_int[3] ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[4][1]  ; CLK          ; CLK         ; 1.000        ; -0.060     ; 4.287      ;
; -3.345 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_rx_data_amnt_int[3] ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[5][1]  ; CLK          ; CLK         ; 1.000        ; -0.061     ; 4.283      ;
; -3.333 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd_amnt_int[2] ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[5][3]  ; CLK          ; CLK         ; 1.000        ; -0.064     ; 4.268      ;
; -3.326 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_rx_data_amnt_int[3] ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[4][6]  ; CLK          ; CLK         ; 1.000        ; -0.061     ; 4.264      ;
; -3.326 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_rx_data_amnt_int[3] ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[4][4]  ; CLK          ; CLK         ; 1.000        ; -0.061     ; 4.264      ;
; -3.326 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_rx_data_amnt_int[3] ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[4][3]  ; CLK          ; CLK         ; 1.000        ; -0.061     ; 4.264      ;
; -3.326 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_rx_data_amnt_int[3] ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[4][0]  ; CLK          ; CLK         ; 1.000        ; -0.061     ; 4.264      ;
; -3.312 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_rx_data_amnt_int[2] ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[5][3]  ; CLK          ; CLK         ; 1.000        ; -0.061     ; 4.250      ;
; -3.307 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd_amnt_int[2] ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[5][2]  ; CLK          ; CLK         ; 1.000        ; -0.063     ; 4.243      ;
; -3.302 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd_amnt_int[3] ; I2C_MASTER_REG:c_i2c_master_reg|readdata[8]         ; CLK          ; CLK         ; 1.000        ; -0.071     ; 4.230      ;
; -3.292 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_rx_data_amnt_int[2] ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[0][0]  ; CLK          ; CLK         ; 1.000        ; -0.068     ; 4.223      ;
; -3.289 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_rx_data_amnt_int[2] ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[0][7]  ; CLK          ; CLK         ; 1.000        ; -0.062     ; 4.226      ;
; -3.289 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_rx_data_amnt_int[2] ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[0][6]  ; CLK          ; CLK         ; 1.000        ; -0.062     ; 4.226      ;
; -3.289 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_rx_data_amnt_int[2] ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[0][2]  ; CLK          ; CLK         ; 1.000        ; -0.062     ; 4.226      ;
; -3.286 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_rx_data_amnt_int[2] ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[5][2]  ; CLK          ; CLK         ; 1.000        ; -0.060     ; 4.225      ;
; -3.266 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd_amnt_int[3] ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[0][0]  ; CLK          ; CLK         ; 1.000        ; -0.071     ; 4.194      ;
; -3.263 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd_amnt_int[3] ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[0][7]  ; CLK          ; CLK         ; 1.000        ; -0.065     ; 4.197      ;
; -3.263 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd_amnt_int[3] ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[0][6]  ; CLK          ; CLK         ; 1.000        ; -0.065     ; 4.197      ;
; -3.263 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd_amnt_int[3] ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[0][2]  ; CLK          ; CLK         ; 1.000        ; -0.065     ; 4.197      ;
; -3.259 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd_amnt_int[1] ; I2C_MASTER_REG:c_i2c_master_reg|readdata[8]         ; CLK          ; CLK         ; 1.000        ; -0.071     ; 4.187      ;
; -3.248 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd_amnt_int[3] ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[6][9]  ; CLK          ; CLK         ; 1.000        ; -0.066     ; 4.181      ;
; -3.247 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd_amnt_int[2] ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[5][1]  ; CLK          ; CLK         ; 1.000        ; -0.064     ; 4.182      ;
; -3.245 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd_amnt_int[0] ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[6][9]  ; CLK          ; CLK         ; 1.000        ; -0.065     ; 4.179      ;
; -3.244 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd_amnt_int[1] ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[0][0]  ; CLK          ; CLK         ; 1.000        ; -0.071     ; 4.172      ;
; -3.243 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd_amnt_int[0] ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[10][3] ; CLK          ; CLK         ; 1.000        ; -0.094     ; 4.148      ;
; -3.241 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd_amnt_int[2] ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[3][0]  ; CLK          ; CLK         ; 1.000        ; -0.093     ; 4.147      ;
; -3.241 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd_amnt_int[1] ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[0][7]  ; CLK          ; CLK         ; 1.000        ; -0.065     ; 4.175      ;
; -3.241 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd_amnt_int[1] ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[0][6]  ; CLK          ; CLK         ; 1.000        ; -0.065     ; 4.175      ;
; -3.241 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd_amnt_int[1] ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[0][2]  ; CLK          ; CLK         ; 1.000        ; -0.065     ; 4.175      ;
; -3.239 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_rx_data_amnt_int[0] ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[5][3]  ; CLK          ; CLK         ; 1.000        ; -0.061     ; 4.177      ;
; -3.232 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd_amnt_int[1] ; I2C_MASTER_REG:c_i2c_master_reg|readdata[0]         ; CLK          ; CLK         ; 1.000        ; -0.071     ; 4.160      ;
; -3.229 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_rx_data_amnt_int[2] ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[4][1]  ; CLK          ; CLK         ; 1.000        ; -0.060     ; 4.168      ;
; -3.228 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd_amnt_int[3] ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[5][4]  ; CLK          ; CLK         ; 1.000        ; -0.069     ; 4.158      ;
; -3.228 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd_amnt_int[3] ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[5][5]  ; CLK          ; CLK         ; 1.000        ; -0.069     ; 4.158      ;
; -3.228 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd_amnt_int[3] ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[5][6]  ; CLK          ; CLK         ; 1.000        ; -0.069     ; 4.158      ;
; -3.226 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_rx_data_amnt_int[2] ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[5][1]  ; CLK          ; CLK         ; 1.000        ; -0.061     ; 4.164      ;
; -3.220 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd_amnt_int[0] ; I2C_MASTER_REG:c_i2c_master_reg|readdata[0]         ; CLK          ; CLK         ; 1.000        ; -0.070     ; 4.149      ;
; -3.219 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_rx_data_amnt_int[0] ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[0][0]  ; CLK          ; CLK         ; 1.000        ; -0.068     ; 4.150      ;
; -3.216 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_rx_data_amnt_int[0] ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[0][7]  ; CLK          ; CLK         ; 1.000        ; -0.062     ; 4.153      ;
; -3.216 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_rx_data_amnt_int[0] ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[0][6]  ; CLK          ; CLK         ; 1.000        ; -0.062     ; 4.153      ;
; -3.216 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_rx_data_amnt_int[0] ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[0][2]  ; CLK          ; CLK         ; 1.000        ; -0.062     ; 4.153      ;
; -3.213 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_rx_data_amnt_int[0] ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[5][2]  ; CLK          ; CLK         ; 1.000        ; -0.060     ; 4.152      ;
; -3.207 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_rx_data_amnt_int[2] ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[4][6]  ; CLK          ; CLK         ; 1.000        ; -0.061     ; 4.145      ;
; -3.207 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_rx_data_amnt_int[2] ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[4][4]  ; CLK          ; CLK         ; 1.000        ; -0.061     ; 4.145      ;
; -3.207 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_rx_data_amnt_int[2] ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[4][3]  ; CLK          ; CLK         ; 1.000        ; -0.061     ; 4.145      ;
; -3.207 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_rx_data_amnt_int[2] ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[4][0]  ; CLK          ; CLK         ; 1.000        ; -0.061     ; 4.145      ;
; -3.204 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd_amnt_int[0] ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[11][9] ; CLK          ; CLK         ; 1.000        ; -0.098     ; 4.105      ;
; -3.204 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd_amnt_int[0] ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[5][4]  ; CLK          ; CLK         ; 1.000        ; -0.068     ; 4.135      ;
; -3.204 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd_amnt_int[0] ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[5][5]  ; CLK          ; CLK         ; 1.000        ; -0.068     ; 4.135      ;
; -3.204 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd_amnt_int[0] ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[5][6]  ; CLK          ; CLK         ; 1.000        ; -0.068     ; 4.135      ;
; -3.202 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_rx_data_amnt_int[3] ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[3][0]  ; CLK          ; CLK         ; 1.000        ; -0.090     ; 4.111      ;
; -3.196 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd_amnt_int[1] ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[6][9]  ; CLK          ; CLK         ; 1.000        ; -0.066     ; 4.129      ;
; -3.190 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd_amnt_int[3] ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[4][1]  ; CLK          ; CLK         ; 1.000        ; -0.063     ; 4.126      ;
; -3.188 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd_amnt_int[0] ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[8][3]  ; CLK          ; CLK         ; 1.000        ; -0.064     ; 4.123      ;
; -3.188 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd_amnt_int[0] ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[8][5]  ; CLK          ; CLK         ; 1.000        ; -0.064     ; 4.123      ;
; -3.188 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd_amnt_int[0] ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[8][6]  ; CLK          ; CLK         ; 1.000        ; -0.064     ; 4.123      ;
; -3.186 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd_amnt_int[1] ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[13][7] ; CLK          ; CLK         ; 1.000        ; -0.066     ; 4.119      ;
; -3.184 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd_amnt_int[1] ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[8][3]  ; CLK          ; CLK         ; 1.000        ; -0.065     ; 4.118      ;
; -3.184 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd_amnt_int[1] ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[8][5]  ; CLK          ; CLK         ; 1.000        ; -0.065     ; 4.118      ;
; -3.184 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd_amnt_int[1] ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[8][6]  ; CLK          ; CLK         ; 1.000        ; -0.065     ; 4.118      ;
; -3.182 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd_amnt_int[0] ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[13][7] ; CLK          ; CLK         ; 1.000        ; -0.065     ; 4.116      ;
; -3.180 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd_amnt_int[2] ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[3][4]  ; CLK          ; CLK         ; 1.000        ; -0.094     ; 4.085      ;
; -3.180 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd_amnt_int[2] ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[3][1]  ; CLK          ; CLK         ; 1.000        ; -0.094     ; 4.085      ;
; -3.179 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_rx_data_amnt_int[3] ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[5][4]  ; CLK          ; CLK         ; 1.000        ; -0.066     ; 4.112      ;
; -3.179 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_rx_data_amnt_int[3] ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[5][5]  ; CLK          ; CLK         ; 1.000        ; -0.066     ; 4.112      ;
; -3.179 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_rx_data_amnt_int[3] ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[5][6]  ; CLK          ; CLK         ; 1.000        ; -0.066     ; 4.112      ;
; -3.179 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_rx_data_amnt_int[3] ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[13][7] ; CLK          ; CLK         ; 1.000        ; -0.063     ; 4.115      ;
; -3.176 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd_amnt_int[0] ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[3][0]  ; CLK          ; CLK         ; 1.000        ; -0.092     ; 4.083      ;
; -3.168 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd_amnt_int[3] ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[4][6]  ; CLK          ; CLK         ; 1.000        ; -0.064     ; 4.103      ;
; -3.168 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd_amnt_int[3] ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[4][4]  ; CLK          ; CLK         ; 1.000        ; -0.064     ; 4.103      ;
; -3.168 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd_amnt_int[3] ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[4][3]  ; CLK          ; CLK         ; 1.000        ; -0.064     ; 4.103      ;
; -3.168 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd_amnt_int[3] ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[4][0]  ; CLK          ; CLK         ; 1.000        ; -0.064     ; 4.103      ;
; -3.166 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd_amnt_int[0] ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[4][1]  ; CLK          ; CLK         ; 1.000        ; -0.062     ; 4.103      ;
; -3.157 ; I2C_MASTER:c_i2c_master|baud_cnt[4]                      ; I2C_MASTER:c_i2c_master|baud_cnt[7]                 ; CLK          ; CLK         ; 1.000        ; -0.072     ; 4.084      ;
; -3.157 ; I2C_MASTER:c_i2c_master|baud_cnt[4]                      ; I2C_MASTER:c_i2c_master|baud_cnt[4]                 ; CLK          ; CLK         ; 1.000        ; -0.072     ; 4.084      ;
; -3.157 ; I2C_MASTER:c_i2c_master|baud_cnt[4]                      ; I2C_MASTER:c_i2c_master|baud_cnt[0]                 ; CLK          ; CLK         ; 1.000        ; -0.072     ; 4.084      ;
; -3.157 ; I2C_MASTER:c_i2c_master|baud_cnt[4]                      ; I2C_MASTER:c_i2c_master|baud_cnt[1]                 ; CLK          ; CLK         ; 1.000        ; -0.072     ; 4.084      ;
; -3.157 ; I2C_MASTER:c_i2c_master|baud_cnt[4]                      ; I2C_MASTER:c_i2c_master|baud_cnt[2]                 ; CLK          ; CLK         ; 1.000        ; -0.072     ; 4.084      ;
; -3.157 ; I2C_MASTER:c_i2c_master|baud_cnt[4]                      ; I2C_MASTER:c_i2c_master|baud_cnt[3]                 ; CLK          ; CLK         ; 1.000        ; -0.072     ; 4.084      ;
; -3.157 ; I2C_MASTER:c_i2c_master|baud_cnt[4]                      ; I2C_MASTER:c_i2c_master|baud_cnt[5]                 ; CLK          ; CLK         ; 1.000        ; -0.072     ; 4.084      ;
; -3.157 ; I2C_MASTER:c_i2c_master|baud_cnt[4]                      ; I2C_MASTER:c_i2c_master|baud_cnt[6]                 ; CLK          ; CLK         ; 1.000        ; -0.072     ; 4.084      ;
; -3.156 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_rx_data_amnt_int[0] ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[4][1]  ; CLK          ; CLK         ; 1.000        ; -0.060     ; 4.095      ;
; -3.153 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_rx_data_amnt_int[0] ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[5][1]  ; CLK          ; CLK         ; 1.000        ; -0.061     ; 4.091      ;
+--------+----------------------------------------------------------+-----------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLK'                                                                                                                                                                  ;
+-------+----------------------------------------------------------+----------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                ; To Node                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------+----------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.338 ; I2C_MASTER:c_i2c_master|r_byte[7]                        ; I2C_MASTER:c_i2c_master|r_byte[7]                        ; CLK          ; CLK         ; 0.000        ; 0.088      ; 0.597      ;
; 0.338 ; I2C_MASTER:c_i2c_master|r_byte[4]                        ; I2C_MASTER:c_i2c_master|r_byte[4]                        ; CLK          ; CLK         ; 0.000        ; 0.088      ; 0.597      ;
; 0.338 ; I2C_MASTER:c_i2c_master|r_byte[3]                        ; I2C_MASTER:c_i2c_master|r_byte[3]                        ; CLK          ; CLK         ; 0.000        ; 0.088      ; 0.597      ;
; 0.338 ; I2C_MASTER:c_i2c_master|r_byte[2]                        ; I2C_MASTER:c_i2c_master|r_byte[2]                        ; CLK          ; CLK         ; 0.000        ; 0.088      ; 0.597      ;
; 0.338 ; I2C_MASTER:c_i2c_master|STATE.sSTART                     ; I2C_MASTER:c_i2c_master|STATE.sSTART                     ; CLK          ; CLK         ; 0.000        ; 0.088      ; 0.597      ;
; 0.339 ; I2C_MASTER:c_i2c_master|r_byte[6]                        ; I2C_MASTER:c_i2c_master|r_byte[6]                        ; CLK          ; CLK         ; 0.000        ; 0.087      ; 0.597      ;
; 0.339 ; I2C_MASTER:c_i2c_master|r_byte[5]                        ; I2C_MASTER:c_i2c_master|r_byte[5]                        ; CLK          ; CLK         ; 0.000        ; 0.087      ; 0.597      ;
; 0.339 ; I2C_MASTER:c_i2c_master|r_byte[1]                        ; I2C_MASTER:c_i2c_master|r_byte[1]                        ; CLK          ; CLK         ; 0.000        ; 0.087      ; 0.597      ;
; 0.339 ; I2C_MASTER:c_i2c_master|r_byte[0]                        ; I2C_MASTER:c_i2c_master|r_byte[0]                        ; CLK          ; CLK         ; 0.000        ; 0.087      ; 0.597      ;
; 0.339 ; I2C_MASTER:c_i2c_master|STATE.sTRANSFER                  ; I2C_MASTER:c_i2c_master|STATE.sTRANSFER                  ; CLK          ; CLK         ; 0.000        ; 0.087      ; 0.597      ;
; 0.339 ; I2C_MASTER:c_i2c_master|\p_STATE_MACHINE:bit_cnt[0]      ; I2C_MASTER:c_i2c_master|\p_STATE_MACHINE:bit_cnt[0]      ; CLK          ; CLK         ; 0.000        ; 0.087      ; 0.597      ;
; 0.339 ; I2C_MASTER:c_i2c_master|\p_STATE_MACHINE:bit_cnt[2]      ; I2C_MASTER:c_i2c_master|\p_STATE_MACHINE:bit_cnt[2]      ; CLK          ; CLK         ; 0.000        ; 0.087      ; 0.597      ;
; 0.339 ; I2C_MASTER:c_i2c_master|\p_STATE_MACHINE:bit_cnt[1]      ; I2C_MASTER:c_i2c_master|\p_STATE_MACHINE:bit_cnt[1]      ; CLK          ; CLK         ; 0.000        ; 0.087      ; 0.597      ;
; 0.339 ; I2C_MASTER_REG:c_i2c_master_reg|fast_mode                ; I2C_MASTER_REG:c_i2c_master_reg|fast_mode                ; CLK          ; CLK         ; 0.000        ; 0.087      ; 0.597      ;
; 0.354 ; I2C_MASTER_REG:c_i2c_master_reg|no_ack_internal          ; I2C_MASTER_REG:c_i2c_master_reg|no_ack_internal          ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; I2C_MASTER:c_i2c_master|NO_ACK                           ; I2C_MASTER:c_i2c_master|NO_ACK                           ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; I2C_MASTER:c_i2c_master|ack_n                            ; I2C_MASTER:c_i2c_master|ack_n                            ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; I2C_MASTER_REG:c_i2c_master_reg|stop_amnts[0]            ; I2C_MASTER_REG:c_i2c_master_reg|stop_amnts[0]            ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; I2C_MASTER_REG:c_i2c_master_reg|MODE.mSTATUS             ; I2C_MASTER_REG:c_i2c_master_reg|MODE.mSTATUS             ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd_amnt_int[0] ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd_amnt_int[0] ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; I2C_MASTER_REG:c_i2c_master_reg|MODE.mRX_DATA            ; I2C_MASTER_REG:c_i2c_master_reg|MODE.mRX_DATA            ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; I2C_MASTER_REG:c_i2c_master_reg|MODE.mCTRL               ; I2C_MASTER_REG:c_i2c_master_reg|MODE.mCTRL               ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; I2C_MASTER_REG:c_i2c_master_reg|MODE.mTFR_CMD_FIFO       ; I2C_MASTER_REG:c_i2c_master_reg|MODE.mTFR_CMD_FIFO       ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; I2C_MASTER_REG:c_i2c_master_reg|MODE.mTFR_CMD            ; I2C_MASTER_REG:c_i2c_master_reg|MODE.mTFR_CMD            ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; I2C_MASTER_REG:c_i2c_master_reg|MODE.mRX_DATA_FIFO       ; I2C_MASTER_REG:c_i2c_master_reg|MODE.mRX_DATA_FIFO       ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.597      ;
; 0.355 ; I2C_MASTER:c_i2c_master|DONE                             ; I2C_MASTER:c_i2c_master|DONE                             ; CLK          ; CLK         ; 0.000        ; 0.071      ; 0.597      ;
; 0.397 ; I2C_MASTER:c_i2c_master|dff_synk:c_dff_synk|dff1         ; I2C_MASTER:c_i2c_master|dff_synk:c_dff_synk|dff2         ; CLK          ; CLK         ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; I2C_MASTER_REG:c_i2c_master_reg|WR_BYTE[6]               ; I2C_MASTER:c_i2c_master|w_byte[6]                        ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; I2C_MASTER_REG:c_i2c_master_reg|WR_BYTE[1]               ; I2C_MASTER:c_i2c_master|w_byte[1]                        ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.640      ;
; 0.400 ; I2C_MASTER_REG:c_i2c_master_reg|errors_tot_int[3]        ; I2C_MASTER_REG:c_i2c_master_reg|errors_tot_int[3]        ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.643      ;
; 0.402 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_rx_data[1][6]       ; I2C_MASTER_REG:c_i2c_master_reg|fifo_rx_data[0][6]       ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.646      ;
; 0.415 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_rx_data[3][5]       ; I2C_MASTER_REG:c_i2c_master_reg|fifo_rx_data[2][5]       ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.658      ;
; 0.415 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[2][4]       ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[1][4]       ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.658      ;
; 0.415 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_rx_data[13][0]      ; I2C_MASTER_REG:c_i2c_master_reg|fifo_rx_data[12][0]      ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.658      ;
; 0.416 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_rx_data[5][7]       ; I2C_MASTER_REG:c_i2c_master_reg|fifo_rx_data[4][7]       ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.659      ;
; 0.416 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_rx_data[9][7]       ; I2C_MASTER_REG:c_i2c_master_reg|fifo_rx_data[8][7]       ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.659      ;
; 0.416 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_rx_data[5][6]       ; I2C_MASTER_REG:c_i2c_master_reg|fifo_rx_data[4][6]       ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.659      ;
; 0.416 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_rx_data[13][6]      ; I2C_MASTER_REG:c_i2c_master_reg|fifo_rx_data[12][6]      ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.659      ;
; 0.416 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_rx_data[13][3]      ; I2C_MASTER_REG:c_i2c_master_reg|fifo_rx_data[12][3]      ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.659      ;
; 0.416 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_rx_data[5][2]       ; I2C_MASTER_REG:c_i2c_master_reg|fifo_rx_data[4][2]       ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.659      ;
; 0.416 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_rx_data[13][1]      ; I2C_MASTER_REG:c_i2c_master_reg|fifo_rx_data[12][1]      ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.659      ;
; 0.416 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_rx_data[9][0]       ; I2C_MASTER_REG:c_i2c_master_reg|fifo_rx_data[8][0]       ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.659      ;
; 0.417 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_rx_data[9][6]       ; I2C_MASTER_REG:c_i2c_master_reg|fifo_rx_data[8][6]       ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.660      ;
; 0.417 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_rx_data[5][4]       ; I2C_MASTER_REG:c_i2c_master_reg|fifo_rx_data[4][4]       ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.660      ;
; 0.417 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[2][2]       ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[1][2]       ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.660      ;
; 0.417 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_rx_data[15][1]      ; I2C_MASTER_REG:c_i2c_master_reg|fifo_rx_data[14][1]      ; CLK          ; CLK         ; 0.000        ; 0.071      ; 0.659      ;
; 0.418 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_rx_data[3][3]       ; I2C_MASTER_REG:c_i2c_master_reg|fifo_rx_data[2][3]       ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.661      ;
; 0.418 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_rx_data[9][3]       ; I2C_MASTER_REG:c_i2c_master_reg|fifo_rx_data[8][3]       ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.661      ;
; 0.420 ; I2C_MASTER:c_i2c_master|PHASE.pMID                       ; I2C_MASTER:c_i2c_master|PHASE.pEND                       ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.663      ;
; 0.425 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[0][7]       ; I2C_MASTER_REG:c_i2c_master_reg|WR_BYTE[7]               ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.668      ;
; 0.430 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[8][8]       ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[7][8]       ; CLK          ; CLK         ; 0.000        ; 0.438      ; 1.039      ;
; 0.432 ; I2C_MASTER:c_i2c_master|baud_cnt[7]                      ; I2C_MASTER:c_i2c_master|baud_cnt[7]                      ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.675      ;
; 0.460 ; I2C_MASTER:c_i2c_master|PHASE.pEND                       ; I2C_MASTER:c_i2c_master|STATE.sSTART                     ; CLK          ; CLK         ; 0.000        ; 0.472      ; 1.103      ;
; 0.509 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd_amnt[1]     ; I2C_MASTER_REG:c_i2c_master_reg|readdata[1]              ; CLK          ; CLK         ; 0.000        ; 0.470      ; 1.150      ;
; 0.512 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_rx_data[15][5]      ; I2C_MASTER_REG:c_i2c_master_reg|fifo_rx_data[14][5]      ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.755      ;
; 0.512 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_rx_data[1][4]       ; I2C_MASTER_REG:c_i2c_master_reg|fifo_rx_data[0][4]       ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.755      ;
; 0.525 ; I2C_MASTER:c_i2c_master|PHASE.pEND                       ; I2C_MASTER:c_i2c_master|PHASE.pFIRST                     ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.768      ;
; 0.526 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_rx_data[1][7]       ; I2C_MASTER_REG:c_i2c_master_reg|fifo_rx_data[0][7]       ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.770      ;
; 0.527 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_rx_data[3][2]       ; I2C_MASTER_REG:c_i2c_master_reg|fifo_rx_data[2][2]       ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.770      ;
; 0.528 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[10][3]      ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[9][3]       ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.772      ;
; 0.528 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[1][5]       ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[0][5]       ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.772      ;
; 0.528 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[0][2]       ; I2C_MASTER_REG:c_i2c_master_reg|WR_BYTE[2]               ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.771      ;
; 0.529 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[14][6]      ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[13][6]      ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.772      ;
; 0.529 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[14][5]      ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[13][5]      ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.772      ;
; 0.530 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_rx_data[15][6]      ; I2C_MASTER_REG:c_i2c_master_reg|fifo_rx_data[14][6]      ; CLK          ; CLK         ; 0.000        ; 0.071      ; 0.772      ;
; 0.544 ; I2C_MASTER:c_i2c_master|PHASE.pFIRST                     ; I2C_MASTER:c_i2c_master|PHASE.pMID                       ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.787      ;
; 0.548 ; I2C_MASTER:c_i2c_master|PHASE.pFIRST                     ; I2C_MASTER:c_i2c_master|SDA~reg0                         ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.791      ;
; 0.548 ; I2C_MASTER_REG:c_i2c_master_reg|STATE.sWAITING           ; I2C_MASTER_REG:c_i2c_master_reg|STATE.sSTOP              ; CLK          ; CLK         ; 0.000        ; 0.071      ; 0.790      ;
; 0.548 ; I2C_MASTER_REG:c_i2c_master_reg|WR_BYTE[3]               ; I2C_MASTER:c_i2c_master|w_byte[3]                        ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.791      ;
; 0.549 ; I2C_MASTER_REG:c_i2c_master_reg|WR_BYTE[5]               ; I2C_MASTER:c_i2c_master|w_byte[5]                        ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.792      ;
; 0.552 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[2][8]       ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[2][8]       ; CLK          ; CLK         ; 0.000        ; 0.087      ; 0.810      ;
; 0.558 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_rx_data[6][3]       ; I2C_MASTER_REG:c_i2c_master_reg|fifo_rx_data[5][3]       ; CLK          ; CLK         ; 0.000        ; 0.075      ; 0.804      ;
; 0.558 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_rx_data[15][0]      ; I2C_MASTER_REG:c_i2c_master_reg|fifo_rx_data[14][0]      ; CLK          ; CLK         ; 0.000        ; 0.071      ; 0.800      ;
; 0.563 ; I2C_MASTER:c_i2c_master|dff_synk:c_dff_synk|dff2         ; I2C_MASTER:c_i2c_master|r_byte[6]                        ; CLK          ; CLK         ; 0.000        ; 0.471      ; 1.205      ;
; 0.563 ; I2C_MASTER:c_i2c_master|dff_synk:c_dff_synk|dff2         ; I2C_MASTER:c_i2c_master|r_byte[0]                        ; CLK          ; CLK         ; 0.000        ; 0.471      ; 1.205      ;
; 0.564 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[14][8]      ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[14][8]      ; CLK          ; CLK         ; 0.000        ; 0.088      ; 0.823      ;
; 0.565 ; I2C_MASTER:c_i2c_master|dff_synk:c_dff_synk|dff2         ; I2C_MASTER:c_i2c_master|r_byte[5]                        ; CLK          ; CLK         ; 0.000        ; 0.471      ; 1.207      ;
; 0.566 ; I2C_MASTER:c_i2c_master|dff_synk:c_dff_synk|dff2         ; I2C_MASTER:c_i2c_master|r_byte[3]                        ; CLK          ; CLK         ; 0.000        ; 0.473      ; 1.210      ;
; 0.566 ; I2C_MASTER:c_i2c_master|dff_synk:c_dff_synk|dff2         ; I2C_MASTER:c_i2c_master|r_byte[2]                        ; CLK          ; CLK         ; 0.000        ; 0.473      ; 1.210      ;
; 0.566 ; I2C_MASTER:c_i2c_master|dff_synk:c_dff_synk|dff2         ; I2C_MASTER:c_i2c_master|r_byte[1]                        ; CLK          ; CLK         ; 0.000        ; 0.471      ; 1.208      ;
; 0.567 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[8][8]       ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[8][8]       ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.810      ;
; 0.568 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[10][0]      ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[9][0]       ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.812      ;
; 0.568 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[5][8]       ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[5][8]       ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.811      ;
; 0.570 ; I2C_MASTER:c_i2c_master|dff_synk:c_dff_synk|dff2         ; I2C_MASTER:c_i2c_master|r_byte[7]                        ; CLK          ; CLK         ; 0.000        ; 0.473      ; 1.214      ;
; 0.570 ; I2C_MASTER:c_i2c_master|dff_synk:c_dff_synk|dff2         ; I2C_MASTER:c_i2c_master|r_byte[4]                        ; CLK          ; CLK         ; 0.000        ; 0.473      ; 1.214      ;
; 0.571 ; I2C_MASTER_REG:c_i2c_master_reg|STATE.sSETTING           ; I2C_MASTER_REG:c_i2c_master_reg|STATE.sWAITING           ; CLK          ; CLK         ; 0.000        ; 0.071      ; 0.813      ;
; 0.575 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[11][2]      ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[10][2]      ; CLK          ; CLK         ; 0.000        ; 0.467      ; 1.213      ;
; 0.575 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[0][8]       ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[0][8]       ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.818      ;
; 0.576 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[4][8]       ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[4][8]       ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.819      ;
; 0.578 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[7][8]       ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[7][8]       ; CLK          ; CLK         ; 0.000        ; 0.087      ; 0.836      ;
; 0.581 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[10][8]      ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[10][8]      ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.824      ;
; 0.585 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[9][7]       ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[8][7]       ; CLK          ; CLK         ; 0.000        ; 0.467      ; 1.223      ;
; 0.586 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[9][8]       ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[9][8]       ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.829      ;
; 0.586 ; I2C_MASTER_REG:c_i2c_master_reg|stop_amnts[1]            ; I2C_MASTER_REG:c_i2c_master_reg|stop_amnts[1]            ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.829      ;
; 0.587 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[3][8]       ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[3][8]       ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.830      ;
; 0.588 ; I2C_MASTER_REG:c_i2c_master_reg|stop_amnts[3]            ; I2C_MASTER_REG:c_i2c_master_reg|stop_amnts[3]            ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.831      ;
; 0.590 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_rx_data[1][2]       ; I2C_MASTER_REG:c_i2c_master_reg|fifo_rx_data[0][2]       ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.834      ;
; 0.591 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[9][1]       ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[8][1]       ; CLK          ; CLK         ; 0.000        ; 0.467      ; 1.229      ;
; 0.591 ; I2C_MASTER_REG:c_i2c_master_reg|stop_amnts[2]            ; I2C_MASTER_REG:c_i2c_master_reg|stop_amnts[2]            ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.834      ;
; 0.591 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_rx_data[13][2]      ; I2C_MASTER_REG:c_i2c_master_reg|fifo_rx_data[12][2]      ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.834      ;
+-------+----------------------------------------------------------+----------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 1
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 0.225 ns




+------------------------------------+
; Fast 1200mV 0C Model Setup Summary ;
+-------+--------+-------------------+
; Clock ; Slack  ; End Point TNS     ;
+-------+--------+-------------------+
; CLK   ; -1.472 ; -389.545          ;
+-------+--------+-------------------+


+-----------------------------------+
; Fast 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; CLK   ; 0.174 ; 0.000             ;
+-------+-------+-------------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+--------+---------------------------------+
; Clock ; Slack  ; End Point TNS                   ;
+-------+--------+---------------------------------+
; CLK   ; -3.000 ; -481.622                        ;
+-------+--------+---------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLK'                                                                                                                                                              ;
+--------+-----------------------------------------------------------+-----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                 ; To Node                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------+-----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.472 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd_amnt_int[0]  ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[0][0]  ; CLK          ; CLK         ; 1.000        ; -0.039     ; 2.420      ;
; -1.471 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd_amnt_int[0]  ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[0][7]  ; CLK          ; CLK         ; 1.000        ; -0.033     ; 2.425      ;
; -1.471 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd_amnt_int[0]  ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[0][6]  ; CLK          ; CLK         ; 1.000        ; -0.033     ; 2.425      ;
; -1.471 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd_amnt_int[0]  ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[0][2]  ; CLK          ; CLK         ; 1.000        ; -0.033     ; 2.425      ;
; -1.425 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd_amnt_int[3]  ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[0][0]  ; CLK          ; CLK         ; 1.000        ; -0.040     ; 2.372      ;
; -1.424 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd_amnt_int[0]  ; I2C_MASTER_REG:c_i2c_master_reg|readdata[8]         ; CLK          ; CLK         ; 1.000        ; -0.039     ; 2.372      ;
; -1.424 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd_amnt_int[3]  ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[0][7]  ; CLK          ; CLK         ; 1.000        ; -0.034     ; 2.377      ;
; -1.424 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd_amnt_int[3]  ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[0][6]  ; CLK          ; CLK         ; 1.000        ; -0.034     ; 2.377      ;
; -1.424 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd_amnt_int[3]  ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[0][2]  ; CLK          ; CLK         ; 1.000        ; -0.034     ; 2.377      ;
; -1.410 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd_amnt_int[2]  ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[5][2]  ; CLK          ; CLK         ; 1.000        ; -0.032     ; 2.365      ;
; -1.401 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd_amnt_int[1]  ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[0][0]  ; CLK          ; CLK         ; 1.000        ; -0.040     ; 2.348      ;
; -1.400 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd_amnt_int[1]  ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[0][7]  ; CLK          ; CLK         ; 1.000        ; -0.034     ; 2.353      ;
; -1.400 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd_amnt_int[1]  ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[0][6]  ; CLK          ; CLK         ; 1.000        ; -0.034     ; 2.353      ;
; -1.400 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd_amnt_int[1]  ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[0][2]  ; CLK          ; CLK         ; 1.000        ; -0.034     ; 2.353      ;
; -1.387 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd_amnt_int[0]  ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[5][2]  ; CLK          ; CLK         ; 1.000        ; -0.031     ; 2.343      ;
; -1.386 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd_amnt_int[3]  ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[5][2]  ; CLK          ; CLK         ; 1.000        ; -0.032     ; 2.341      ;
; -1.376 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_rx_data_amnt_int[3]  ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[5][2]  ; CLK          ; CLK         ; 1.000        ; -0.029     ; 2.334      ;
; -1.373 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd_amnt_int[2]  ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[5][1]  ; CLK          ; CLK         ; 1.000        ; -0.033     ; 2.327      ;
; -1.373 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd_amnt_int[2]  ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[5][3]  ; CLK          ; CLK         ; 1.000        ; -0.032     ; 2.328      ;
; -1.350 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd_amnt_int[0]  ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[5][1]  ; CLK          ; CLK         ; 1.000        ; -0.032     ; 2.305      ;
; -1.350 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd_amnt_int[0]  ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[5][3]  ; CLK          ; CLK         ; 1.000        ; -0.031     ; 2.306      ;
; -1.349 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd_amnt_int[3]  ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[5][1]  ; CLK          ; CLK         ; 1.000        ; -0.033     ; 2.303      ;
; -1.349 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd_amnt_int[3]  ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[5][3]  ; CLK          ; CLK         ; 1.000        ; -0.032     ; 2.304      ;
; -1.348 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd_amnt_int[0]  ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[11][9] ; CLK          ; CLK         ; 1.000        ; -0.059     ; 2.276      ;
; -1.339 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_rx_data_amnt_int[3]  ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[5][1]  ; CLK          ; CLK         ; 1.000        ; -0.030     ; 2.296      ;
; -1.339 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_rx_data_amnt_int[3]  ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[5][3]  ; CLK          ; CLK         ; 1.000        ; -0.029     ; 2.297      ;
; -1.335 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd_amnt_int[0]  ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[6][9]  ; CLK          ; CLK         ; 1.000        ; -0.034     ; 2.288      ;
; -1.330 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_rx_data_amnt_int[3]  ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[0][0]  ; CLK          ; CLK         ; 1.000        ; -0.037     ; 2.280      ;
; -1.329 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_rx_data_amnt_int[3]  ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[0][7]  ; CLK          ; CLK         ; 1.000        ; -0.031     ; 2.285      ;
; -1.329 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_rx_data_amnt_int[3]  ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[0][6]  ; CLK          ; CLK         ; 1.000        ; -0.031     ; 2.285      ;
; -1.329 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_rx_data_amnt_int[3]  ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[0][2]  ; CLK          ; CLK         ; 1.000        ; -0.031     ; 2.285      ;
; -1.318 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd_amnt_int[3]  ; I2C_MASTER_REG:c_i2c_master_reg|readdata[8]         ; CLK          ; CLK         ; 1.000        ; -0.040     ; 2.265      ;
; -1.312 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_rx_data_amnt_int[2]  ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[5][2]  ; CLK          ; CLK         ; 1.000        ; -0.029     ; 2.270      ;
; -1.310 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd_amnt_int[1]  ; I2C_MASTER_REG:c_i2c_master_reg|readdata[0]         ; CLK          ; CLK         ; 1.000        ; -0.040     ; 2.257      ;
; -1.303 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd_amnt_int[0]  ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[0][5]  ; CLK          ; CLK         ; 1.000        ; -0.033     ; 2.257      ;
; -1.303 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd_amnt_int[0]  ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[0][4]  ; CLK          ; CLK         ; 1.000        ; -0.033     ; 2.257      ;
; -1.303 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd_amnt_int[0]  ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[0][3]  ; CLK          ; CLK         ; 1.000        ; -0.033     ; 2.257      ;
; -1.303 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd_amnt_int[0]  ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[0][1]  ; CLK          ; CLK         ; 1.000        ; -0.033     ; 2.257      ;
; -1.303 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd_amnt_int[0]  ; I2C_MASTER_REG:c_i2c_master_reg|readdata[0]         ; CLK          ; CLK         ; 1.000        ; -0.039     ; 2.251      ;
; -1.287 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd_amnt_int[1]  ; I2C_MASTER_REG:c_i2c_master_reg|readdata[8]         ; CLK          ; CLK         ; 1.000        ; -0.040     ; 2.234      ;
; -1.282 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd_amnt_int[3]  ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[11][9] ; CLK          ; CLK         ; 1.000        ; -0.060     ; 2.209      ;
; -1.279 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd_amnt_int[2]  ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[3][0]  ; CLK          ; CLK         ; 1.000        ; -0.052     ; 2.214      ;
; -1.275 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_rx_data_amnt_int[2]  ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[5][1]  ; CLK          ; CLK         ; 1.000        ; -0.030     ; 2.232      ;
; -1.275 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_rx_data_amnt_int[2]  ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[5][3]  ; CLK          ; CLK         ; 1.000        ; -0.029     ; 2.233      ;
; -1.270 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_rx_data_amnt_int[3]  ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[4][1]  ; CLK          ; CLK         ; 1.000        ; -0.029     ; 2.228      ;
; -1.269 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd_amnt_int[0]  ; I2C_MASTER_REG:c_i2c_master_reg|readdata[2]         ; CLK          ; CLK         ; 1.000        ; 0.170      ; 2.426      ;
; -1.269 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd_amnt_int[0]  ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[12][7] ; CLK          ; CLK         ; 1.000        ; -0.032     ; 2.224      ;
; -1.269 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd_amnt_int[0]  ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[12][6] ; CLK          ; CLK         ; 1.000        ; -0.032     ; 2.224      ;
; -1.269 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd_amnt_int[0]  ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[12][5] ; CLK          ; CLK         ; 1.000        ; -0.032     ; 2.224      ;
; -1.269 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd_amnt_int[0]  ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[12][4] ; CLK          ; CLK         ; 1.000        ; -0.032     ; 2.224      ;
; -1.269 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd_amnt_int[0]  ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[12][3] ; CLK          ; CLK         ; 1.000        ; -0.032     ; 2.224      ;
; -1.269 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd_amnt_int[0]  ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[12][2] ; CLK          ; CLK         ; 1.000        ; -0.032     ; 2.224      ;
; -1.269 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd_amnt_int[0]  ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[12][1] ; CLK          ; CLK         ; 1.000        ; -0.032     ; 2.224      ;
; -1.269 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd_amnt_int[0]  ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[12][0] ; CLK          ; CLK         ; 1.000        ; -0.032     ; 2.224      ;
; -1.268 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd_amnt_int[1]  ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[7][6]  ; CLK          ; CLK         ; 1.000        ; -0.035     ; 2.220      ;
; -1.268 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd_amnt_int[1]  ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[7][5]  ; CLK          ; CLK         ; 1.000        ; -0.035     ; 2.220      ;
; -1.268 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_rx_data_amnt_int[0]  ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[5][2]  ; CLK          ; CLK         ; 1.000        ; -0.029     ; 2.226      ;
; -1.268 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_rx_data_amnt_int[3]  ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[3][0]  ; CLK          ; CLK         ; 1.000        ; -0.049     ; 2.206      ;
; -1.266 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_rx_data_amnt_int[2]  ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[0][0]  ; CLK          ; CLK         ; 1.000        ; -0.037     ; 2.216      ;
; -1.265 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[5][0]        ; I2C_MASTER_REG:c_i2c_master_reg|readdata[8]         ; CLK          ; CLK         ; 1.000        ; -0.057     ; 2.195      ;
; -1.265 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd_amnt_int[0]  ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[10][3] ; CLK          ; CLK         ; 1.000        ; -0.053     ; 2.199      ;
; -1.265 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_rx_data_amnt_int[2]  ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[0][7]  ; CLK          ; CLK         ; 1.000        ; -0.031     ; 2.221      ;
; -1.265 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_rx_data_amnt_int[2]  ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[0][6]  ; CLK          ; CLK         ; 1.000        ; -0.031     ; 2.221      ;
; -1.265 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_rx_data_amnt_int[2]  ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[0][2]  ; CLK          ; CLK         ; 1.000        ; -0.031     ; 2.221      ;
; -1.264 ; I2C_MASTER_REG:c_i2c_master_reg|MODE.mTFR_CMD_FIFO        ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[3][8]  ; CLK          ; CLK         ; 1.000        ; -0.056     ; 2.195      ;
; -1.263 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd_amnt_int[1]  ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[3][0]  ; CLK          ; CLK         ; 1.000        ; -0.052     ; 2.198      ;
; -1.258 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd_amnt_int[2]  ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[0][0]  ; CLK          ; CLK         ; 1.000        ; -0.040     ; 2.205      ;
; -1.257 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd_amnt_int[2]  ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[0][7]  ; CLK          ; CLK         ; 1.000        ; -0.034     ; 2.210      ;
; -1.257 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd_amnt_int[2]  ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[0][6]  ; CLK          ; CLK         ; 1.000        ; -0.034     ; 2.210      ;
; -1.257 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd_amnt_int[2]  ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[0][2]  ; CLK          ; CLK         ; 1.000        ; -0.034     ; 2.210      ;
; -1.256 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd_amnt_int[3]  ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[0][5]  ; CLK          ; CLK         ; 1.000        ; -0.034     ; 2.209      ;
; -1.256 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd_amnt_int[3]  ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[0][4]  ; CLK          ; CLK         ; 1.000        ; -0.034     ; 2.209      ;
; -1.256 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd_amnt_int[3]  ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[0][3]  ; CLK          ; CLK         ; 1.000        ; -0.034     ; 2.209      ;
; -1.256 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd_amnt_int[3]  ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[0][1]  ; CLK          ; CLK         ; 1.000        ; -0.034     ; 2.209      ;
; -1.255 ; I2C_MASTER_REG:c_i2c_master_reg|MODE.mTFR_CMD_FIFO        ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[13][8] ; CLK          ; CLK         ; 1.000        ; -0.056     ; 2.186      ;
; -1.254 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd_amnt_int[3]  ; I2C_MASTER_REG:c_i2c_master_reg|readdata[2]         ; CLK          ; CLK         ; 1.000        ; 0.169      ; 2.410      ;
; -1.254 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd_amnt_int[3]  ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[10][3] ; CLK          ; CLK         ; 1.000        ; -0.054     ; 2.187      ;
; -1.251 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_rx_data_index_int[3] ; I2C_MASTER_REG:c_i2c_master_reg|readdata[9]         ; CLK          ; CLK         ; 1.000        ; 0.146      ; 2.384      ;
; -1.251 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_rx_data_amnt_int[3]  ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[4][6]  ; CLK          ; CLK         ; 1.000        ; -0.029     ; 2.209      ;
; -1.251 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_rx_data_amnt_int[3]  ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[4][4]  ; CLK          ; CLK         ; 1.000        ; -0.029     ; 2.209      ;
; -1.251 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_rx_data_amnt_int[3]  ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[4][3]  ; CLK          ; CLK         ; 1.000        ; -0.029     ; 2.209      ;
; -1.251 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_rx_data_amnt_int[3]  ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[4][0]  ; CLK          ; CLK         ; 1.000        ; -0.029     ; 2.209      ;
; -1.248 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd_amnt_int[0]  ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[7][6]  ; CLK          ; CLK         ; 1.000        ; -0.034     ; 2.201      ;
; -1.248 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd_amnt_int[0]  ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[7][5]  ; CLK          ; CLK         ; 1.000        ; -0.034     ; 2.201      ;
; -1.246 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd_amnt_int[0]  ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[3][0]  ; CLK          ; CLK         ; 1.000        ; -0.051     ; 2.182      ;
; -1.240 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd_amnt_int[2]  ; I2C_MASTER_REG:c_i2c_master_reg|readdata[0]         ; CLK          ; CLK         ; 1.000        ; -0.040     ; 2.187      ;
; -1.238 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd_amnt_int[2]  ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[5][4]  ; CLK          ; CLK         ; 1.000        ; -0.035     ; 2.190      ;
; -1.238 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd_amnt_int[2]  ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[5][5]  ; CLK          ; CLK         ; 1.000        ; -0.035     ; 2.190      ;
; -1.238 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd_amnt_int[2]  ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[5][6]  ; CLK          ; CLK         ; 1.000        ; -0.035     ; 2.190      ;
; -1.237 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd_amnt_int[2]  ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[3][4]  ; CLK          ; CLK         ; 1.000        ; -0.053     ; 2.171      ;
; -1.237 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd_amnt_int[2]  ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[3][1]  ; CLK          ; CLK         ; 1.000        ; -0.053     ; 2.171      ;
; -1.232 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd_amnt_int[3]  ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[13][7] ; CLK          ; CLK         ; 1.000        ; -0.034     ; 2.185      ;
; -1.232 ; I2C_MASTER_REG:c_i2c_master_reg|WR_N                      ; I2C_MASTER_REG:c_i2c_master_reg|fifo_rx_data[14][5] ; CLK          ; CLK         ; 1.000        ; -0.039     ; 2.180      ;
; -1.232 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd_amnt_int[1]  ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[0][5]  ; CLK          ; CLK         ; 1.000        ; -0.034     ; 2.185      ;
; -1.232 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd_amnt_int[1]  ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[0][4]  ; CLK          ; CLK         ; 1.000        ; -0.034     ; 2.185      ;
; -1.232 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd_amnt_int[1]  ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[0][3]  ; CLK          ; CLK         ; 1.000        ; -0.034     ; 2.185      ;
; -1.232 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd_amnt_int[1]  ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[0][1]  ; CLK          ; CLK         ; 1.000        ; -0.034     ; 2.185      ;
; -1.231 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_rx_data_amnt_int[0]  ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[5][1]  ; CLK          ; CLK         ; 1.000        ; -0.030     ; 2.188      ;
; -1.231 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_rx_data_amnt_int[0]  ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[5][3]  ; CLK          ; CLK         ; 1.000        ; -0.029     ; 2.189      ;
; -1.231 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd_amnt_int[1]  ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[10][3] ; CLK          ; CLK         ; 1.000        ; -0.054     ; 2.164      ;
+--------+-----------------------------------------------------------+-----------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLK'                                                                                                                                                                  ;
+-------+----------------------------------------------------------+----------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                ; To Node                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------+----------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.174 ; I2C_MASTER:c_i2c_master|r_byte[7]                        ; I2C_MASTER:c_i2c_master|r_byte[7]                        ; CLK          ; CLK         ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; I2C_MASTER:c_i2c_master|r_byte[6]                        ; I2C_MASTER:c_i2c_master|r_byte[6]                        ; CLK          ; CLK         ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; I2C_MASTER:c_i2c_master|r_byte[5]                        ; I2C_MASTER:c_i2c_master|r_byte[5]                        ; CLK          ; CLK         ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; I2C_MASTER:c_i2c_master|r_byte[4]                        ; I2C_MASTER:c_i2c_master|r_byte[4]                        ; CLK          ; CLK         ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; I2C_MASTER:c_i2c_master|r_byte[3]                        ; I2C_MASTER:c_i2c_master|r_byte[3]                        ; CLK          ; CLK         ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; I2C_MASTER:c_i2c_master|r_byte[2]                        ; I2C_MASTER:c_i2c_master|r_byte[2]                        ; CLK          ; CLK         ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; I2C_MASTER:c_i2c_master|r_byte[1]                        ; I2C_MASTER:c_i2c_master|r_byte[1]                        ; CLK          ; CLK         ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; I2C_MASTER:c_i2c_master|r_byte[0]                        ; I2C_MASTER:c_i2c_master|r_byte[0]                        ; CLK          ; CLK         ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; I2C_MASTER:c_i2c_master|STATE.sTRANSFER                  ; I2C_MASTER:c_i2c_master|STATE.sTRANSFER                  ; CLK          ; CLK         ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; I2C_MASTER:c_i2c_master|\p_STATE_MACHINE:bit_cnt[0]      ; I2C_MASTER:c_i2c_master|\p_STATE_MACHINE:bit_cnt[0]      ; CLK          ; CLK         ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; I2C_MASTER:c_i2c_master|\p_STATE_MACHINE:bit_cnt[2]      ; I2C_MASTER:c_i2c_master|\p_STATE_MACHINE:bit_cnt[2]      ; CLK          ; CLK         ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; I2C_MASTER:c_i2c_master|\p_STATE_MACHINE:bit_cnt[1]      ; I2C_MASTER:c_i2c_master|\p_STATE_MACHINE:bit_cnt[1]      ; CLK          ; CLK         ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; I2C_MASTER:c_i2c_master|STATE.sSTART                     ; I2C_MASTER:c_i2c_master|STATE.sSTART                     ; CLK          ; CLK         ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; I2C_MASTER_REG:c_i2c_master_reg|fast_mode                ; I2C_MASTER_REG:c_i2c_master_reg|fast_mode                ; CLK          ; CLK         ; 0.000        ; 0.049      ; 0.307      ;
; 0.181 ; I2C_MASTER:c_i2c_master|DONE                             ; I2C_MASTER:c_i2c_master|DONE                             ; CLK          ; CLK         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; I2C_MASTER_REG:c_i2c_master_reg|MODE.mSTATUS             ; I2C_MASTER_REG:c_i2c_master_reg|MODE.mSTATUS             ; CLK          ; CLK         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; I2C_MASTER_REG:c_i2c_master_reg|MODE.mCTRL               ; I2C_MASTER_REG:c_i2c_master_reg|MODE.mCTRL               ; CLK          ; CLK         ; 0.000        ; 0.042      ; 0.307      ;
; 0.182 ; I2C_MASTER_REG:c_i2c_master_reg|no_ack_internal          ; I2C_MASTER_REG:c_i2c_master_reg|no_ack_internal          ; CLK          ; CLK         ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; I2C_MASTER:c_i2c_master|NO_ACK                           ; I2C_MASTER:c_i2c_master|NO_ACK                           ; CLK          ; CLK         ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; I2C_MASTER:c_i2c_master|ack_n                            ; I2C_MASTER:c_i2c_master|ack_n                            ; CLK          ; CLK         ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; I2C_MASTER_REG:c_i2c_master_reg|stop_amnts[0]            ; I2C_MASTER_REG:c_i2c_master_reg|stop_amnts[0]            ; CLK          ; CLK         ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd_amnt_int[0] ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd_amnt_int[0] ; CLK          ; CLK         ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; I2C_MASTER_REG:c_i2c_master_reg|MODE.mRX_DATA            ; I2C_MASTER_REG:c_i2c_master_reg|MODE.mRX_DATA            ; CLK          ; CLK         ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; I2C_MASTER_REG:c_i2c_master_reg|MODE.mTFR_CMD_FIFO       ; I2C_MASTER_REG:c_i2c_master_reg|MODE.mTFR_CMD_FIFO       ; CLK          ; CLK         ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; I2C_MASTER_REG:c_i2c_master_reg|MODE.mTFR_CMD            ; I2C_MASTER_REG:c_i2c_master_reg|MODE.mTFR_CMD            ; CLK          ; CLK         ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; I2C_MASTER_REG:c_i2c_master_reg|MODE.mRX_DATA_FIFO       ; I2C_MASTER_REG:c_i2c_master_reg|MODE.mRX_DATA_FIFO       ; CLK          ; CLK         ; 0.000        ; 0.041      ; 0.307      ;
; 0.189 ; I2C_MASTER:c_i2c_master|dff_synk:c_dff_synk|dff1         ; I2C_MASTER:c_i2c_master|dff_synk:c_dff_synk|dff2         ; CLK          ; CLK         ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; I2C_MASTER_REG:c_i2c_master_reg|WR_BYTE[6]               ; I2C_MASTER:c_i2c_master|w_byte[6]                        ; CLK          ; CLK         ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; I2C_MASTER_REG:c_i2c_master_reg|WR_BYTE[1]               ; I2C_MASTER:c_i2c_master|w_byte[1]                        ; CLK          ; CLK         ; 0.000        ; 0.041      ; 0.314      ;
; 0.193 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_rx_data[1][6]       ; I2C_MASTER_REG:c_i2c_master_reg|fifo_rx_data[0][6]       ; CLK          ; CLK         ; 0.000        ; 0.042      ; 0.319      ;
; 0.198 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[8][8]       ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[7][8]       ; CLK          ; CLK         ; 0.000        ; 0.231      ; 0.513      ;
; 0.198 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[2][4]       ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[1][4]       ; CLK          ; CLK         ; 0.000        ; 0.042      ; 0.324      ;
; 0.199 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_rx_data[5][7]       ; I2C_MASTER_REG:c_i2c_master_reg|fifo_rx_data[4][7]       ; CLK          ; CLK         ; 0.000        ; 0.042      ; 0.325      ;
; 0.199 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_rx_data[5][6]       ; I2C_MASTER_REG:c_i2c_master_reg|fifo_rx_data[4][6]       ; CLK          ; CLK         ; 0.000        ; 0.042      ; 0.325      ;
; 0.199 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_rx_data[5][2]       ; I2C_MASTER_REG:c_i2c_master_reg|fifo_rx_data[4][2]       ; CLK          ; CLK         ; 0.000        ; 0.042      ; 0.325      ;
; 0.199 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_rx_data[15][1]      ; I2C_MASTER_REG:c_i2c_master_reg|fifo_rx_data[14][1]      ; CLK          ; CLK         ; 0.000        ; 0.042      ; 0.325      ;
; 0.199 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_rx_data[13][0]      ; I2C_MASTER_REG:c_i2c_master_reg|fifo_rx_data[12][0]      ; CLK          ; CLK         ; 0.000        ; 0.041      ; 0.324      ;
; 0.200 ; I2C_MASTER_REG:c_i2c_master_reg|errors_tot_int[3]        ; I2C_MASTER_REG:c_i2c_master_reg|errors_tot_int[3]        ; CLK          ; CLK         ; 0.000        ; 0.041      ; 0.325      ;
; 0.200 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_rx_data[9][7]       ; I2C_MASTER_REG:c_i2c_master_reg|fifo_rx_data[8][7]       ; CLK          ; CLK         ; 0.000        ; 0.041      ; 0.325      ;
; 0.200 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_rx_data[13][6]      ; I2C_MASTER_REG:c_i2c_master_reg|fifo_rx_data[12][6]      ; CLK          ; CLK         ; 0.000        ; 0.041      ; 0.325      ;
; 0.200 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_rx_data[3][5]       ; I2C_MASTER_REG:c_i2c_master_reg|fifo_rx_data[2][5]       ; CLK          ; CLK         ; 0.000        ; 0.041      ; 0.325      ;
; 0.200 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_rx_data[13][3]      ; I2C_MASTER_REG:c_i2c_master_reg|fifo_rx_data[12][3]      ; CLK          ; CLK         ; 0.000        ; 0.041      ; 0.325      ;
; 0.200 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[2][2]       ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[1][2]       ; CLK          ; CLK         ; 0.000        ; 0.042      ; 0.326      ;
; 0.200 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_rx_data[9][0]       ; I2C_MASTER_REG:c_i2c_master_reg|fifo_rx_data[8][0]       ; CLK          ; CLK         ; 0.000        ; 0.041      ; 0.325      ;
; 0.201 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_rx_data[9][6]       ; I2C_MASTER_REG:c_i2c_master_reg|fifo_rx_data[8][6]       ; CLK          ; CLK         ; 0.000        ; 0.041      ; 0.326      ;
; 0.201 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_rx_data[5][4]       ; I2C_MASTER_REG:c_i2c_master_reg|fifo_rx_data[4][4]       ; CLK          ; CLK         ; 0.000        ; 0.042      ; 0.327      ;
; 0.201 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_rx_data[13][1]      ; I2C_MASTER_REG:c_i2c_master_reg|fifo_rx_data[12][1]      ; CLK          ; CLK         ; 0.000        ; 0.041      ; 0.326      ;
; 0.202 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_rx_data[3][3]       ; I2C_MASTER_REG:c_i2c_master_reg|fifo_rx_data[2][3]       ; CLK          ; CLK         ; 0.000        ; 0.041      ; 0.327      ;
; 0.202 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_rx_data[9][3]       ; I2C_MASTER_REG:c_i2c_master_reg|fifo_rx_data[8][3]       ; CLK          ; CLK         ; 0.000        ; 0.041      ; 0.327      ;
; 0.204 ; I2C_MASTER:c_i2c_master|PHASE.pMID                       ; I2C_MASTER:c_i2c_master|PHASE.pEND                       ; CLK          ; CLK         ; 0.000        ; 0.041      ; 0.329      ;
; 0.206 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[0][7]       ; I2C_MASTER_REG:c_i2c_master_reg|WR_BYTE[7]               ; CLK          ; CLK         ; 0.000        ; 0.042      ; 0.332      ;
; 0.220 ; I2C_MASTER:c_i2c_master|baud_cnt[7]                      ; I2C_MASTER:c_i2c_master|baud_cnt[7]                      ; CLK          ; CLK         ; 0.000        ; 0.041      ; 0.345      ;
; 0.221 ; I2C_MASTER:c_i2c_master|PHASE.pEND                       ; I2C_MASTER:c_i2c_master|STATE.sSTART                     ; CLK          ; CLK         ; 0.000        ; 0.245      ; 0.550      ;
; 0.251 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_rx_data[15][5]      ; I2C_MASTER_REG:c_i2c_master_reg|fifo_rx_data[14][5]      ; CLK          ; CLK         ; 0.000        ; 0.042      ; 0.377      ;
; 0.251 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_rx_data[1][4]       ; I2C_MASTER_REG:c_i2c_master_reg|fifo_rx_data[0][4]       ; CLK          ; CLK         ; 0.000        ; 0.041      ; 0.376      ;
; 0.258 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_rx_data[1][7]       ; I2C_MASTER_REG:c_i2c_master_reg|fifo_rx_data[0][7]       ; CLK          ; CLK         ; 0.000        ; 0.042      ; 0.384      ;
; 0.258 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[14][6]      ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[13][6]      ; CLK          ; CLK         ; 0.000        ; 0.042      ; 0.384      ;
; 0.258 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[1][5]       ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[0][5]       ; CLK          ; CLK         ; 0.000        ; 0.042      ; 0.384      ;
; 0.259 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[10][3]      ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[9][3]       ; CLK          ; CLK         ; 0.000        ; 0.042      ; 0.385      ;
; 0.259 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd_amnt[1]     ; I2C_MASTER_REG:c_i2c_master_reg|readdata[1]              ; CLK          ; CLK         ; 0.000        ; 0.246      ; 0.589      ;
; 0.259 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[14][5]      ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[13][5]      ; CLK          ; CLK         ; 0.000        ; 0.042      ; 0.385      ;
; 0.260 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_rx_data[15][6]      ; I2C_MASTER_REG:c_i2c_master_reg|fifo_rx_data[14][6]      ; CLK          ; CLK         ; 0.000        ; 0.042      ; 0.386      ;
; 0.260 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_rx_data[3][2]       ; I2C_MASTER_REG:c_i2c_master_reg|fifo_rx_data[2][2]       ; CLK          ; CLK         ; 0.000        ; 0.041      ; 0.385      ;
; 0.260 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[0][2]       ; I2C_MASTER_REG:c_i2c_master_reg|WR_BYTE[2]               ; CLK          ; CLK         ; 0.000        ; 0.042      ; 0.386      ;
; 0.261 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_rx_data[6][3]       ; I2C_MASTER_REG:c_i2c_master_reg|fifo_rx_data[5][3]       ; CLK          ; CLK         ; 0.000        ; 0.046      ; 0.391      ;
; 0.262 ; I2C_MASTER_REG:c_i2c_master_reg|WR_BYTE[5]               ; I2C_MASTER:c_i2c_master|w_byte[5]                        ; CLK          ; CLK         ; 0.000        ; 0.041      ; 0.387      ;
; 0.262 ; I2C_MASTER_REG:c_i2c_master_reg|WR_BYTE[3]               ; I2C_MASTER:c_i2c_master|w_byte[3]                        ; CLK          ; CLK         ; 0.000        ; 0.041      ; 0.387      ;
; 0.263 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_rx_data[15][0]      ; I2C_MASTER_REG:c_i2c_master_reg|fifo_rx_data[14][0]      ; CLK          ; CLK         ; 0.000        ; 0.042      ; 0.389      ;
; 0.265 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[10][0]      ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[9][0]       ; CLK          ; CLK         ; 0.000        ; 0.042      ; 0.391      ;
; 0.265 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[2][8]       ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[2][8]       ; CLK          ; CLK         ; 0.000        ; 0.049      ; 0.398      ;
; 0.266 ; I2C_MASTER:c_i2c_master|PHASE.pEND                       ; I2C_MASTER:c_i2c_master|PHASE.pFIRST                     ; CLK          ; CLK         ; 0.000        ; 0.041      ; 0.391      ;
; 0.266 ; I2C_MASTER:c_i2c_master|dff_synk:c_dff_synk|dff2         ; I2C_MASTER:c_i2c_master|r_byte[6]                        ; CLK          ; CLK         ; 0.000        ; 0.245      ; 0.595      ;
; 0.266 ; I2C_MASTER:c_i2c_master|dff_synk:c_dff_synk|dff2         ; I2C_MASTER:c_i2c_master|r_byte[0]                        ; CLK          ; CLK         ; 0.000        ; 0.245      ; 0.595      ;
; 0.268 ; I2C_MASTER:c_i2c_master|dff_synk:c_dff_synk|dff2         ; I2C_MASTER:c_i2c_master|r_byte[5]                        ; CLK          ; CLK         ; 0.000        ; 0.245      ; 0.597      ;
; 0.268 ; I2C_MASTER:c_i2c_master|dff_synk:c_dff_synk|dff2         ; I2C_MASTER:c_i2c_master|r_byte[1]                        ; CLK          ; CLK         ; 0.000        ; 0.245      ; 0.597      ;
; 0.269 ; I2C_MASTER:c_i2c_master|dff_synk:c_dff_synk|dff2         ; I2C_MASTER:c_i2c_master|r_byte[3]                        ; CLK          ; CLK         ; 0.000        ; 0.246      ; 0.599      ;
; 0.269 ; I2C_MASTER:c_i2c_master|dff_synk:c_dff_synk|dff2         ; I2C_MASTER:c_i2c_master|r_byte[2]                        ; CLK          ; CLK         ; 0.000        ; 0.246      ; 0.599      ;
; 0.272 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[8][8]       ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[8][8]       ; CLK          ; CLK         ; 0.000        ; 0.041      ; 0.397      ;
; 0.272 ; I2C_MASTER_REG:c_i2c_master_reg|STATE.sWAITING           ; I2C_MASTER_REG:c_i2c_master_reg|STATE.sSTOP              ; CLK          ; CLK         ; 0.000        ; 0.041      ; 0.397      ;
; 0.272 ; I2C_MASTER:c_i2c_master|dff_synk:c_dff_synk|dff2         ; I2C_MASTER:c_i2c_master|r_byte[7]                        ; CLK          ; CLK         ; 0.000        ; 0.246      ; 0.602      ;
; 0.272 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[14][8]      ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[14][8]      ; CLK          ; CLK         ; 0.000        ; 0.050      ; 0.406      ;
; 0.273 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[5][8]       ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[5][8]       ; CLK          ; CLK         ; 0.000        ; 0.041      ; 0.398      ;
; 0.273 ; I2C_MASTER:c_i2c_master|dff_synk:c_dff_synk|dff2         ; I2C_MASTER:c_i2c_master|r_byte[4]                        ; CLK          ; CLK         ; 0.000        ; 0.246      ; 0.603      ;
; 0.275 ; I2C_MASTER_REG:c_i2c_master_reg|STATE.sSETTING           ; I2C_MASTER_REG:c_i2c_master_reg|STATE.sWAITING           ; CLK          ; CLK         ; 0.000        ; 0.041      ; 0.400      ;
; 0.276 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[11][2]      ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[10][2]      ; CLK          ; CLK         ; 0.000        ; 0.243      ; 0.603      ;
; 0.276 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[0][8]       ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[0][8]       ; CLK          ; CLK         ; 0.000        ; 0.042      ; 0.402      ;
; 0.277 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[4][8]       ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[4][8]       ; CLK          ; CLK         ; 0.000        ; 0.042      ; 0.403      ;
; 0.278 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_rx_data[5][1]       ; I2C_MASTER_REG:c_i2c_master_reg|fifo_rx_data[4][1]       ; CLK          ; CLK         ; 0.000        ; 0.042      ; 0.404      ;
; 0.279 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[9][7]       ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[8][7]       ; CLK          ; CLK         ; 0.000        ; 0.244      ; 0.607      ;
; 0.279 ; I2C_MASTER:c_i2c_master|PHASE.pFIRST                     ; I2C_MASTER:c_i2c_master|PHASE.pMID                       ; CLK          ; CLK         ; 0.000        ; 0.041      ; 0.404      ;
; 0.281 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[7][8]       ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[7][8]       ; CLK          ; CLK         ; 0.000        ; 0.049      ; 0.414      ;
; 0.282 ; I2C_MASTER:c_i2c_master|PHASE.pFIRST                     ; I2C_MASTER:c_i2c_master|SDA~reg0                         ; CLK          ; CLK         ; 0.000        ; 0.041      ; 0.407      ;
; 0.282 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[10][8]      ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[10][8]      ; CLK          ; CLK         ; 0.000        ; 0.041      ; 0.407      ;
; 0.284 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[9][1]       ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[8][1]       ; CLK          ; CLK         ; 0.000        ; 0.244      ; 0.612      ;
; 0.284 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[3][8]       ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[3][8]       ; CLK          ; CLK         ; 0.000        ; 0.042      ; 0.410      ;
; 0.285 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[9][8]       ; I2C_MASTER_REG:c_i2c_master_reg|fifo_tfr_cmd[9][8]       ; CLK          ; CLK         ; 0.000        ; 0.041      ; 0.410      ;
; 0.286 ; I2C_MASTER:c_i2c_master|DONE                             ; I2C_MASTER_REG:c_i2c_master_reg|STATE.sSTOP              ; CLK          ; CLK         ; 0.000        ; 0.042      ; 0.412      ;
; 0.290 ; I2C_MASTER:c_i2c_master|PHASE.pFIRST                     ; I2C_MASTER:c_i2c_master|SDA~en                           ; CLK          ; CLK         ; 0.000        ; 0.040      ; 0.414      ;
; 0.292 ; I2C_MASTER_REG:c_i2c_master_reg|fifo_rx_data_amnt_int[3] ; I2C_MASTER_REG:c_i2c_master_reg|fifo_rx_data_amnt_int[3] ; CLK          ; CLK         ; 0.000        ; 0.042      ; 0.418      ;
; 0.293 ; I2C_MASTER_REG:c_i2c_master_reg|stop_amnts[3]            ; I2C_MASTER_REG:c_i2c_master_reg|stop_amnts[3]            ; CLK          ; CLK         ; 0.000        ; 0.041      ; 0.418      ;
+-------+----------------------------------------------------------+----------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 1
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 0.992 ns




+---------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                             ;
+------------------+-----------+-------+----------+---------+---------------------+
; Clock            ; Setup     ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+-----------+-------+----------+---------+---------------------+
; Worst-case Slack ; -3.862    ; 0.174 ; N/A      ; N/A     ; -3.000              ;
;  CLK             ; -3.862    ; 0.174 ; N/A      ; N/A     ; -3.000              ;
; Design-wide TNS  ; -1216.279 ; 0.0   ; 0.0      ; 0.0     ; -579.965            ;
;  CLK             ; -1216.279 ; 0.000 ; N/A      ; N/A     ; -579.965            ;
+------------------+-----------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; readdata[0]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; readdata[1]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; readdata[2]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; readdata[3]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; readdata[4]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; readdata[5]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; readdata[6]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; readdata[7]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; readdata[8]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; readdata[9]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; readdata[10]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; readdata[11]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; readdata[12]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; readdata[13]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; readdata[14]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; readdata[15]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; readdata[16]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; readdata[17]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; readdata[18]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; readdata[19]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; readdata[20]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; readdata[21]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; readdata[22]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; readdata[23]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; readdata[24]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; readdata[25]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; readdata[26]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; readdata[27]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; readdata[28]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; readdata[29]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; readdata[30]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; readdata[31]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; scl           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sda           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; writedata[10]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; writedata[11]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; writedata[12]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; writedata[13]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; writedata[14]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; writedata[15]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; writedata[16]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; writedata[17]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; writedata[18]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; writedata[19]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; writedata[20]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; writedata[21]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; writedata[22]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; writedata[23]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; writedata[24]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; writedata[25]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; writedata[26]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; writedata[27]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; writedata[28]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; writedata[29]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; writedata[30]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sda                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CLK                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; rd                      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; chipselect              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; wr                      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; RST                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; address[2]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; address[0]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; address[1]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; writedata[0]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; writedata[31]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; writedata[1]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; writedata[2]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; writedata[3]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; writedata[4]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; writedata[5]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; writedata[6]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; writedata[7]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; writedata[8]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; writedata[9]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; readdata[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; readdata[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; readdata[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; readdata[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; readdata[4]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; readdata[5]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; readdata[6]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; readdata[7]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; readdata[8]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; readdata[9]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; readdata[10]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; readdata[11]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; readdata[12]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; readdata[13]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; readdata[14]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; readdata[15]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; readdata[16]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; readdata[17]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; readdata[18]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; readdata[19]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; readdata[20]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; readdata[21]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; readdata[22]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; readdata[23]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; readdata[24]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; readdata[25]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; readdata[26]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; readdata[27]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; readdata[28]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; readdata[29]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; readdata[30]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; readdata[31]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; scl           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; sda           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.67e-09 V                   ; 2.38 V              ; -0.0485 V           ; 0.167 V                              ; 0.096 V                              ; 2.95e-10 s                  ; 2.73e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.67e-09 V                  ; 2.38 V             ; -0.0485 V          ; 0.167 V                             ; 0.096 V                             ; 2.95e-10 s                 ; 2.73e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; readdata[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; readdata[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; readdata[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; readdata[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; readdata[4]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; readdata[5]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; readdata[6]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; readdata[7]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; readdata[8]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; readdata[9]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; readdata[10]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; readdata[11]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; readdata[12]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; readdata[13]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; readdata[14]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; readdata[15]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; readdata[16]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; readdata[17]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; readdata[18]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; readdata[19]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; readdata[20]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; readdata[21]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; readdata[22]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; readdata[23]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; readdata[24]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; readdata[25]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; readdata[26]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; readdata[27]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; readdata[28]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; readdata[29]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; readdata[30]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; readdata[31]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; scl           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; sda           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.75e-07 V                   ; 2.35 V              ; -0.0109 V           ; 0.084 V                              ; 0.027 V                              ; 4.31e-10 s                  ; 3.61e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.75e-07 V                  ; 2.35 V             ; -0.0109 V          ; 0.084 V                             ; 0.027 V                             ; 4.31e-10 s                 ; 3.61e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; readdata[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; readdata[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; readdata[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; readdata[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; readdata[4]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; readdata[5]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; readdata[6]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; readdata[7]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; readdata[8]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; readdata[9]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; readdata[10]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; readdata[11]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; readdata[12]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; readdata[13]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; readdata[14]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; readdata[15]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; readdata[16]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; readdata[17]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; readdata[18]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; readdata[19]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; readdata[20]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; readdata[21]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; readdata[22]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; readdata[23]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; readdata[24]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; readdata[25]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; readdata[26]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; readdata[27]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; readdata[28]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; readdata[29]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; readdata[30]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; readdata[31]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; scl           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sda           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLK        ; CLK      ; 7120     ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLK        ; CLK      ; 7120     ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 19    ; 19   ;
; Unconstrained Input Port Paths  ; 1958  ; 1958 ;
; Unconstrained Output Ports      ; 20    ; 20   ;
; Unconstrained Output Port Paths ; 21    ; 21   ;
+---------------------------------+-------+------+


+-------------------------------------+
; Clock Status Summary                ;
+--------+-------+------+-------------+
; Target ; Clock ; Type ; Status      ;
+--------+-------+------+-------------+
; CLK    ; CLK   ; Base ; Constrained ;
+--------+-------+------+-------------+


+------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                            ;
+---------------+--------------------------------------------------------------------------------------+
; Input Port    ; Comment                                                                              ;
+---------------+--------------------------------------------------------------------------------------+
; RST           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; address[0]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; address[1]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; address[2]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; chipselect    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rd            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sda           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; wr            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; writedata[0]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; writedata[1]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; writedata[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; writedata[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; writedata[4]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; writedata[5]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; writedata[6]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; writedata[7]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; writedata[8]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; writedata[9]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; writedata[31] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------+--------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                           ;
+--------------+---------------------------------------------------------------------------------------+
; Output Port  ; Comment                                                                               ;
+--------------+---------------------------------------------------------------------------------------+
; readdata[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; readdata[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; readdata[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; readdata[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; readdata[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; readdata[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; readdata[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; readdata[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; readdata[8]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; readdata[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; readdata[10] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; readdata[11] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; readdata[12] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; readdata[13] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; readdata[14] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; readdata[15] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; readdata[16] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; readdata[17] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; scl          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sda          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+--------------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                            ;
+---------------+--------------------------------------------------------------------------------------+
; Input Port    ; Comment                                                                              ;
+---------------+--------------------------------------------------------------------------------------+
; RST           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; address[0]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; address[1]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; address[2]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; chipselect    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rd            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sda           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; wr            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; writedata[0]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; writedata[1]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; writedata[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; writedata[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; writedata[4]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; writedata[5]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; writedata[6]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; writedata[7]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; writedata[8]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; writedata[9]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; writedata[31] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------+--------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                           ;
+--------------+---------------------------------------------------------------------------------------+
; Output Port  ; Comment                                                                               ;
+--------------+---------------------------------------------------------------------------------------+
; readdata[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; readdata[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; readdata[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; readdata[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; readdata[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; readdata[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; readdata[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; readdata[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; readdata[8]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; readdata[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; readdata[10] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; readdata[11] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; readdata[12] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; readdata[13] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; readdata[14] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; readdata[15] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; readdata[16] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; readdata[17] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; scl          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sda          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+--------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition
    Info: Processing started: Wed May  7 10:24:00 2025
Info: Command: quartus_sta I2C_MASTER_ALL -c I2C_MASTER_ALL
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 16 of the 16 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'I2C_MASTER_ALL.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name CLK CLK
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -3.862
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.862           -1216.279 CLK 
Info (332146): Worst-case hold slack is 0.385
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.385               0.000 CLK 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -579.965 CLK 
Info (332114): Report Metastability: Found 1 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -3.480
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.480           -1081.920 CLK 
Info (332146): Worst-case hold slack is 0.338
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.338               0.000 CLK 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -579.965 CLK 
Info (332114): Report Metastability: Found 1 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 1
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 0.225 ns
    Info (332114): 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -1.472
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.472            -389.545 CLK 
Info (332146): Worst-case hold slack is 0.174
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.174               0.000 CLK 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -481.622 CLK 
Info (332114): Report Metastability: Found 1 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 1
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 0.992 ns
    Info (332114): 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 5031 megabytes
    Info: Processing ended: Wed May  7 10:24:01 2025
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:02


