--------------------------------------------------------------------------------
Release 10.1.03 Trace  (lin64)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

/afs/csail.mit.edu/proj/redsocs/Xilinx10.1/ISE/bin/lin64/unwrapped/trce -ise
/afs/athena.mit.edu/user/m/k/mkel/Desktop/6.111/finalproject/6.111/catch2/catch2.ise
-intstyle ise -v 3 -s 4 -xml catch catch.ncd -o catch.twr catch.pcf -ucf
labkit.ucf

Design file:              catch.ncd
Physical constraint file: catch.pcf
Device,package,speed:     xc2v6000,bf957,-4 (PRODUCTION 1.121 2008-07-25, STEPPING level 0)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clock_27mhz
------------+------------+------------+------------------+--------+
            |  Setup to  |  Hold to   |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
button0     |    8.296(R)|   -2.544(R)|clock_27mhz_IBUFG |   0.000|
button1     |    9.800(R)|   -4.190(R)|clock_27mhz_IBUFG |   0.000|
button_enter|    9.333(R)|   -2.691(R)|clock_27mhz_IBUFG |   0.000|
button_right|    5.818(R)|   -3.340(R)|clock_27mhz_IBUFG |   0.000|
user1<0>    |    9.188(R)|   -5.814(R)|clock_27mhz_IBUFG |   0.000|
user1<1>    |    7.630(R)|   -7.358(R)|clock_27mhz_IBUFG |   0.000|
user3<16>   |    3.232(R)|   -2.987(R)|clock_27mhz_IBUFG |   0.000|
user3<17>   |    2.646(R)|   -2.401(R)|clock_27mhz_IBUFG |   0.000|
user3<18>   |    2.785(R)|   -2.540(R)|clock_27mhz_IBUFG |   0.000|
user3<19>   |    3.876(R)|   -3.631(R)|clock_27mhz_IBUFG |   0.000|
user3<20>   |    3.614(R)|   -3.369(R)|clock_27mhz_IBUFG |   0.000|
user3<21>   |    5.215(R)|   -4.970(R)|clock_27mhz_IBUFG |   0.000|
user3<22>   |    2.166(R)|   -1.921(R)|clock_27mhz_IBUFG |   0.000|
user3<23>   |    1.865(R)|   -1.620(R)|clock_27mhz_IBUFG |   0.000|
user4<30>   |   11.369(R)|   -5.757(R)|clock_27mhz_IBUFG |   0.000|
user4<31>   |   11.671(R)|   -5.900(R)|clock_27mhz_IBUFG |   0.000|
------------+------------+------------+------------------+--------+

Clock clock_27mhz to Pad
----------------+------------+------------------+--------+
                | clk (edge) |                  | Clock  |
Destination     |   to PAD   |Internal Clock(s) | Phase  |
----------------+------------+------------------+--------+
disp_clock      |    8.047(R)|clock_27mhz_IBUFG |   0.000|
led<0>          |   22.788(R)|clock_27mhz_IBUFG |   0.000|
user3<31>       |    9.289(R)|clock_27mhz_IBUFG |   0.000|
vga_out_blank_b |   11.560(R)|clock_27mhz_IBUFG |   0.000|
vga_out_blue<0> |   11.492(R)|clock_27mhz_IBUFG |   0.000|
vga_out_blue<1> |   11.380(R)|clock_27mhz_IBUFG |   0.000|
vga_out_blue<2> |   11.287(R)|clock_27mhz_IBUFG |   0.000|
vga_out_blue<3> |   11.190(R)|clock_27mhz_IBUFG |   0.000|
vga_out_blue<4> |   11.176(R)|clock_27mhz_IBUFG |   0.000|
vga_out_blue<5> |   11.440(R)|clock_27mhz_IBUFG |   0.000|
vga_out_blue<6> |   10.419(R)|clock_27mhz_IBUFG |   0.000|
vga_out_blue<7> |   10.360(R)|clock_27mhz_IBUFG |   0.000|
vga_out_green<0>|   10.878(R)|clock_27mhz_IBUFG |   0.000|
vga_out_green<1>|   11.687(R)|clock_27mhz_IBUFG |   0.000|
vga_out_green<2>|   10.497(R)|clock_27mhz_IBUFG |   0.000|
vga_out_green<3>|   11.076(R)|clock_27mhz_IBUFG |   0.000|
vga_out_green<4>|   11.887(R)|clock_27mhz_IBUFG |   0.000|
vga_out_green<5>|   11.729(R)|clock_27mhz_IBUFG |   0.000|
vga_out_green<6>|   11.618(R)|clock_27mhz_IBUFG |   0.000|
vga_out_green<7>|   11.418(R)|clock_27mhz_IBUFG |   0.000|
vga_out_hsync   |   11.359(R)|clock_27mhz_IBUFG |   0.000|
vga_out_red<0>  |   11.754(R)|clock_27mhz_IBUFG |   0.000|
vga_out_red<1>  |   11.326(R)|clock_27mhz_IBUFG |   0.000|
vga_out_red<2>  |   11.724(R)|clock_27mhz_IBUFG |   0.000|
vga_out_red<3>  |   11.665(R)|clock_27mhz_IBUFG |   0.000|
vga_out_red<4>  |   12.140(R)|clock_27mhz_IBUFG |   0.000|
vga_out_red<5>  |   11.331(R)|clock_27mhz_IBUFG |   0.000|
vga_out_red<6>  |   11.499(R)|clock_27mhz_IBUFG |   0.000|
vga_out_red<7>  |   11.699(R)|clock_27mhz_IBUFG |   0.000|
vga_out_vsync   |   12.208(R)|clock_27mhz_IBUFG |   0.000|
----------------+------------+------------------+--------+

Clock to Setup on destination clock clock_27mhz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clock_27mhz    |   14.926|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+-------------------+---------+
Source Pad     |Destination Pad    |  Delay  |
---------------+-------------------+---------+
clock_27mhz    |vga_out_pixel_clock|   11.467|
---------------+-------------------+---------+


Analysis completed Sun Dec  8 17:59:00 2013 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 372 MB



