// 4x1 Mux Data Flow Code II <Verilog HDL>

module mux_4_1(y,i,s)
input [3:0]i;
input [1:0]s;
output y;

assign
	y=~|s?i[0]: (&s?i[3]: (s[0]?i[1]:i[2] ))
//s==00 pass i[0]; if not true,
//s==1 pass i[3]; if not true,
//s[0]=1 then pass i[1] or s[0]=0 then pass i[2];

endmodule

// it is implemented as priority as i[0]>i[3]>i[4]>i[2]: delay time;
// casecade conditional operators;