{
  "Top": "axis_to_ddr_writer",
  "RtlTop": "axis_to_ddr_writer",
  "RtlPrefix": "",
  "SourceLanguage": "cpp",
  "ResetStyle": "control",
  "GenerateBdFiles": "1",
  "HostMachineBits": "64",
  "Target": {
    "Family": "zynquplus",
    "Device": "xczu9eg",
    "Package": "-ffvb1156",
    "Speed": "-2-i"
  },
  "HlsSolution": {
    
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "IsCombLogic": "0",
    "II": "x",
    "Latency": "346351",
    "Uncertainty": "1.25"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "axis_to_ddr_writer",
    "Version": "1.0",
    "DisplayName": "AXIS_TO_DDR_WRITER_VGA64",
    "Revision": "",
    "Description": "An IP generated by Vivado HLS",
    "Taxonomy": "\/VIVADO_HLS_IP"
  },
  "Files": {
    "CSource": ["..\/..\/axis_to_ddr_writer.cpp"],
    "Vhdl": [
      "impl\/vhdl\/axis_to_ddr_writebkb.vhd",
      "impl\/vhdl\/axis_to_ddr_writer_base_ddr_addr_m_axi.vhd",
      "impl\/vhdl\/axis_to_ddr_writer.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/axis_to_ddr_writebkb.v",
      "impl\/verilog\/axis_to_ddr_writebkb_rom.dat",
      "impl\/verilog\/axis_to_ddr_writer_base_ddr_addr_m_axi.v",
      "impl\/verilog\/axis_to_ddr_writer.v"
    ],
    "Misc": ["impl\/misc\/logo.png"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "IP": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "ctype": {"CLK": {"Type": "bool"}},
      "buses": "inputStream_V m_axi_base_ddr_addr",
      "reset": "ap_rst_n"
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "ctrl_ports": "ap_start ap_done ap_idle ap_ready",
      "ctype": {
        "start": {"Type": "bool"},
        "done": {"Type": "bool"},
        "idle": {"Type": "bool"},
        "ready": {"Type": "bool"}
      }
    },
    "ap_rst_n": {
      "type": "reset",
      "polarity": "ACTIVE_LOW",
      "ctype": {"RST": {"Type": "bool"}}
    },
    "frame_count": {
      "type": "data",
      "dir": "out",
      "width": "32",
      "ctype": {"DATA": {
          "Type": "integer unsigned",
          "Width": "32"
        }}
    },
    "frame_index_V": {
      "type": "data",
      "dir": "out",
      "width": "3",
      "ctype": {"DATA": {
          "Type": "integer unsigned",
          "Width": "3"
        }}
    },
    "inputStream_V": {
      "type": "axi4stream",
      "mode": "slave",
      "port_prefix": "inputStream_V",
      "has_tready": "1",
      "ctype": {
        "TDATA": {
          "Type": "integer unsigned",
          "Width": "8"
        },
        "TVALID": {"Type": "bool"},
        "TREADY": {"Type": "bool"}
      },
      "port_width": {"TDATA": "8"}
    },
    "m_axi_base_ddr_addr": {
      "type": "native_axim",
      "is_adaptor": "true",
      "mode": "master",
      "port_prefix": "m_axi_base_ddr_addr",
      "data_width": "64",
      "param_prefix": "C_M_AXI_BASE_DDR_ADDR",
      "ctype": {
        "AWLEN": {
          "Type": "integer unsigned",
          "Width": "8"
        },
        "AWSIZE": {
          "Type": "integer unsigned",
          "Width": "3"
        },
        "AWBURST": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "AWLOCK": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "AWREGION": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "AWCACHE": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "AWPROT": {
          "Type": "integer unsigned",
          "Width": "3"
        },
        "AWQOS": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "AWVALID": {"Type": "bool"},
        "AWREADY": {"Type": "bool"},
        "WLAST": {"Type": "bool"},
        "WVALID": {"Type": "bool"},
        "WREADY": {"Type": "bool"},
        "BVALID": {"Type": "bool"},
        "BREADY": {"Type": "bool"},
        "BRESP": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "ARLEN": {
          "Type": "integer unsigned",
          "Width": "8"
        },
        "ARSIZE": {
          "Type": "integer unsigned",
          "Width": "3"
        },
        "ARBURST": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "ARLOCK": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "ARREGION": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "ARCACHE": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "ARPROT": {
          "Type": "integer unsigned",
          "Width": "3"
        },
        "ARQOS": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "ARVALID": {"Type": "bool"},
        "ARREADY": {"Type": "bool"},
        "RLAST": {"Type": "bool"},
        "RVALID": {"Type": "bool"},
        "RREADY": {"Type": "bool"},
        "RRESP": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "AWADDR": {
          "Type": "integer unsigned",
          "Width": "32"
        },
        "AWID": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "AWUSER": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "WDATA": {
          "Type": "integer signed",
          "Width": "64"
        },
        "WSTRB": {
          "Type": "integer unsigned",
          "Width": "8"
        },
        "WID": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "WUSER": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "ARADDR": {
          "Type": "integer unsigned",
          "Width": "32"
        },
        "ARID": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "ARUSER": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "RDATA": {
          "Type": "integer signed",
          "Width": "64"
        },
        "RID": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "RUSER": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "BID": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "BUSER": {
          "Type": "integer unsigned",
          "Width": "1"
        }
      },
      "HasOffset": "0",
      "preferred_usage_value": "MEMORY",
      "has_dependant_on": "0",
      "offset_slave_name": "",
      "NUM_READ_OUTSTANDING": "16",
      "NUM_WRITE_OUTSTANDING": "16",
      "MAX_READ_BURST_LENGTH": "16",
      "MAX_WRITE_BURST_LENGTH": "16",
      "port_width": {
        "ARADDR": "32",
        "ARID": "1",
        "ARUSER": "1",
        "AWADDR": "32",
        "AWID": "1",
        "AWUSER": "1",
        "BID": "1",
        "BUSER": "1",
        "RDATA": "64",
        "RID": "1",
        "RUSER": "1",
        "WDATA": "64",
        "WID": "1",
        "WSTRB": "8",
        "WUSER": "1"
      }
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "inputStream_V_TDATA": {
      "dir": "in",
      "width": "8"
    },
    "inputStream_V_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "inputStream_V_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_base_ddr_addr_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_base_ddr_addr_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_base_ddr_addr_AWADDR": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_base_ddr_addr_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_base_ddr_addr_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_base_ddr_addr_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_base_ddr_addr_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_base_ddr_addr_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_base_ddr_addr_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_base_ddr_addr_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_base_ddr_addr_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_base_ddr_addr_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_base_ddr_addr_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_base_ddr_addr_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_base_ddr_addr_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_base_ddr_addr_WDATA": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_base_ddr_addr_WSTRB": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_base_ddr_addr_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_base_ddr_addr_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_base_ddr_addr_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_base_ddr_addr_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_base_ddr_addr_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_base_ddr_addr_ARADDR": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_base_ddr_addr_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_base_ddr_addr_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_base_ddr_addr_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_base_ddr_addr_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_base_ddr_addr_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_base_ddr_addr_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_base_ddr_addr_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_base_ddr_addr_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_base_ddr_addr_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_base_ddr_addr_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_base_ddr_addr_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_base_ddr_addr_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_base_ddr_addr_RDATA": {
      "dir": "in",
      "width": "64"
    },
    "m_axi_base_ddr_addr_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_base_ddr_addr_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_base_ddr_addr_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_base_ddr_addr_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_base_ddr_addr_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_base_ddr_addr_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_base_ddr_addr_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_base_ddr_addr_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_base_ddr_addr_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "frame_index_V": {
      "dir": "out",
      "width": "3"
    },
    "frame_count": {
      "dir": "out",
      "width": "32"
    }
  },
  "CPorts": {
    "ap_ctrl": {
      "interfaceRef": "ap_ctrl",
      "dir": "out"
    },
    "inputStream_V": {
      "interfaceRef": "inputStream_V",
      "dir": "in"
    },
    "base_ddr_addr": {
      "interfaceRef": "m_axi_base_ddr_addr",
      "dir": "inout"
    },
    "frame_index_V": {
      "interfaceRef": "frame_index_V",
      "dir": "out",
      "dataWidth": "3",
      "handshakeRef": "ap_none",
      "firstOutLatency": "0"
    },
    "frame_count": {
      "interfaceRef": "frame_count",
      "dir": "out",
      "dataWidth": "32",
      "handshakeRef": "ap_none",
      "firstOutLatency": "1"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {"ModuleName": "axis_to_ddr_writer"},
    "Metrics": {"axis_to_ddr_writer": {
        "Latency": {
          "LatencyBest": "346351",
          "LatencyAvg": "346351",
          "LatencyWorst": "346351",
          "PipelineII": "346352",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "8.75"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "75",
            "Latency": "346350",
            "PipelineII": "",
            "PipelineDepth": "4618",
            "Loops": [
              {
                "Name": "Loop 1.1",
                "TripCount": "4096",
                "Latency": "4096",
                "PipelineII": "1",
                "PipelineDepth": "2"
              },
              {
                "Name": "memcpy.base_ddr_addr.buffer.gep",
                "TripCount": "512",
                "Latency": "513",
                "PipelineII": "1",
                "PipelineDepth": "3"
              }
            ]
          }],
        "Area": {
          "BRAM_18K": "6",
          "DSP48E": "1",
          "FF": "768",
          "LUT": "1150",
          "URAM": "0"
        }
      }}
  },
  "GenData": {
    "DataVersion": "0.1",
    "Time": "2019-06-03 11:35:41 CEST",
    "ToolName": "vivado_hls",
    "ToolVersion": "2018.1"
  }
}
