// Seed: 2876365243
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  assign module_1.id_2 = 0;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  logic id_5;
endmodule
module module_1 (
    input supply1 id_0,
    output tri id_1,
    input wand id_2
);
  logic id_4;
  bit   id_5;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_4,
      id_4
  );
  assign id_5 = (id_5);
  assign id_4 = id_4 ? -1 : {id_4} == 1;
  assign id_1 = -1'b0;
  localparam id_6 = -1;
  initial
    #1
      @(negedge id_2)
        @(-1, posedge id_0.id_2) begin : LABEL_0
          id_5 = 1'b0;
        end
endmodule
