ISim log file
Running: E:\GitHub\UartWithFIFO\FPGAtester\echotester_isim_beh.exe -intstyle ise -gui -tclbatch isim.cmd -wdb E:/GitHub/UartWithFIFO/FPGAtester/echotester_isim_beh.wdb 
ISim P.20131013 (signature 0x7708f090)
WARNING: A WEBPACK license was found.
WARNING: Please use Xilinx License Configuration Manager to check out a full ISim license.
WARNING: ISim will run in Lite mode. Please refer to the ISim documentation for more information on the differences between the Lite and the Full version.
This is a Lite version of ISim.
Time resolution is 1 ps
# onerror resume
# wave add /
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
# restart
# run 10000.00us
Simulator is doing circuit initialization process.
Finished circuit initialization process.
at 2033484375 ps(3): Note: Block Memory Generator CORE Generator module is using a behavioral model FOR simulation which will not precisely model memory collision behavior. (/echotester/uut/UARTWithFIFO1/RXbuffer/Bram1/U0/native_mem_module/mem_module/).
at 2035484375 ps(3): Note: Block Memory Generator CORE Generator module is using a behavioral model FOR simulation which will not precisely model memory collision behavior. (/echotester/uut/UARTWithFIFO1/TXbuffer/Bram1/U0/native_mem_module/mem_module/).
# restart
# run 10000.00us
Simulator is doing circuit initialization process.
Finished circuit initialization process.
at 2033484375 ps(3): Note: Block Memory Generator CORE Generator module is using a behavioral model FOR simulation which will not precisely model memory collision behavior. (/echotester/uut/UARTWithFIFO1/RXbuffer/Bram1/U0/native_mem_module/mem_module/).
at 2035484375 ps(3): Note: Block Memory Generator CORE Generator module is using a behavioral model FOR simulation which will not precisely model memory collision behavior. (/echotester/uut/UARTWithFIFO1/TXbuffer/Bram1/U0/native_mem_module/mem_module/).
# restart
# run 10000.00us
Simulator is doing circuit initialization process.
Finished circuit initialization process.
at 2033484375 ps(3): Note: Block Memory Generator CORE Generator module is using a behavioral model FOR simulation which will not precisely model memory collision behavior. (/echotester/uut/UARTWithFIFO1/RXbuffer/Bram1/U0/native_mem_module/mem_module/).
at 2035484375 ps(3): Note: Block Memory Generator CORE Generator module is using a behavioral model FOR simulation which will not precisely model memory collision behavior. (/echotester/uut/UARTWithFIFO1/TXbuffer/Bram1/U0/native_mem_module/mem_module/).
# restart
# run 10000.00us
Simulator is doing circuit initialization process.
Finished circuit initialization process.
at 2033484375 ps(3): Note: Block Memory Generator CORE Generator module is using a behavioral model FOR simulation which will not precisely model memory collision behavior. (/echotester/uut/UARTWithFIFO1/RXbuffer/Bram1/U0/native_mem_module/mem_module/).
at 2035484375 ps(3): Note: Block Memory Generator CORE Generator module is using a behavioral model FOR simulation which will not precisely model memory collision behavior. (/echotester/uut/UARTWithFIFO1/TXbuffer/Bram1/U0/native_mem_module/mem_module/).
