[connectivity]
sp=h10_16_300MHz_16_opt_accel_1.h10_16_300MHz_16_update_0_write_pipe0:DDR[0]
sp=h10_16_300MHz_16_opt_accel_1.in_cc_update_0_read_pipe0:DDR[1]
