<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>tvm: include/tvm/tir/builtin.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">tvm
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_d44c64559bbebec7f509842c48db8b23.html">include</a></li><li class="navelem"><a class="el" href="dir_b4c7d8e826c599ba55146c099a14beb5.html">tvm</a></li><li class="navelem"><a class="el" href="dir_72c2f11201cd7636dc7624de0754daa5.html">tir</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#namespaces">Namespaces</a> &#124;
<a href="#enum-members">Enumerations</a> &#124;
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle">
<div class="title">builtin.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>TIR builtin intrinsics.  
<a href="#details">More...</a></p>
<div class="textblock"><code>#include &lt;<a class="el" href="ir_2op_8h_source.html">tvm/ir/op.h</a>&gt;</code><br />
<code>#include &lt;<a class="el" href="tir_2expr_8h_source.html">tvm/tir/expr.h</a>&gt;</code><br />
</div><div class="textblock"><div class="dynheader">
Include dependency graph for builtin.h:</div>
<div class="dyncontent">
<div class="center"><iframe scrolling="no" frameborder="0" src="builtin_8h__incl.svg" width="4411" height="1366"><p><b>This browser is not able to show SVG: try Firefox, Chrome, Safari, or Opera instead.</b></p></iframe>
</div>
</div>
</div><div class="textblock"><div class="dynheader">
This graph shows which files directly or indirectly include this file:</div>
<div class="dyncontent">
<div class="center"><iframe scrolling="no" frameborder="0" src="builtin_8h__dep__incl.svg" width="922" height="395"><p><b>This browser is not able to show SVG: try Firefox, Chrome, Safari, or Opera instead.</b></p></iframe>
</div>
</div>
</div>
<p><a href="builtin_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="namespaces"></a>
Namespaces</h2></td></tr>
<tr class="memitem:namespacetvm"><td class="memItemLeft" align="right" valign="top"> &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacetvm.html">tvm</a></td></tr>
<tr class="memdesc:namespacetvm"><td class="mdescLeft">&#160;</td><td class="mdescRight">runtime implementation for LibTorch/TorchScript. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:namespacetvm_1_1tir"><td class="memItemLeft" align="right" valign="top"> &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacetvm_1_1tir.html">tvm::tir</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:namespacetvm_1_1tir_1_1builtin"><td class="memItemLeft" align="right" valign="top"> &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacetvm_1_1tir_1_1builtin.html">tvm::tir::builtin</a></td></tr>
<tr class="memdesc:namespacetvm_1_1tir_1_1builtin"><td class="mdescLeft">&#160;</td><td class="mdescRight">Collection of builtin intrinsics as ops. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="enum-members"></a>
Enumerations</h2></td></tr>
<tr class="memitem:ad3b90c881b67ebe8e8fe68f14143bb1c"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacetvm_1_1tir_1_1builtin.html#ad3b90c881b67ebe8e8fe68f14143bb1c">tvm::tir::builtin::TVMStructFieldKind</a> : int { <br />
&#160;&#160;<a class="el" href="namespacetvm_1_1tir_1_1builtin.html#ad3b90c881b67ebe8e8fe68f14143bb1ca0b8af30aa268164148d5bfe1d8c2ba54">tvm::tir::builtin::kArrAddr</a>, 
<a class="el" href="namespacetvm_1_1tir_1_1builtin.html#ad3b90c881b67ebe8e8fe68f14143bb1ca9076fb1a58386bac2e0f1fdae9cab844">tvm::tir::builtin::kArrData</a>, 
<a class="el" href="namespacetvm_1_1tir_1_1builtin.html#ad3b90c881b67ebe8e8fe68f14143bb1ca57f69fd3d141caaa7e2e72fda7d6a1da">tvm::tir::builtin::kArrShape</a>, 
<a class="el" href="namespacetvm_1_1tir_1_1builtin.html#ad3b90c881b67ebe8e8fe68f14143bb1ca96e7b6492b5b174219cf60e19af0857c">tvm::tir::builtin::kArrStrides</a>, 
<br />
&#160;&#160;<a class="el" href="namespacetvm_1_1tir_1_1builtin.html#ad3b90c881b67ebe8e8fe68f14143bb1cad28cfc7b69fd8745e12a4f0024d6942a">tvm::tir::builtin::kArrNDim</a>, 
<a class="el" href="namespacetvm_1_1tir_1_1builtin.html#ad3b90c881b67ebe8e8fe68f14143bb1ca5ce842cabb26975681dd561c5132af1b">tvm::tir::builtin::kArrTypeCode</a>, 
<a class="el" href="namespacetvm_1_1tir_1_1builtin.html#ad3b90c881b67ebe8e8fe68f14143bb1ca344dc1f419339b81024d4d3628083a1e">tvm::tir::builtin::kArrTypeBits</a>, 
<a class="el" href="namespacetvm_1_1tir_1_1builtin.html#ad3b90c881b67ebe8e8fe68f14143bb1ca0c960782c20a4f16cfe203c516760b00">tvm::tir::builtin::kArrTypeLanes</a>, 
<br />
&#160;&#160;<a class="el" href="namespacetvm_1_1tir_1_1builtin.html#ad3b90c881b67ebe8e8fe68f14143bb1cafdb925cdf50f17a2b96c7ac4faefa1fb">tvm::tir::builtin::kArrByteOffset</a>, 
<a class="el" href="namespacetvm_1_1tir_1_1builtin.html#ad3b90c881b67ebe8e8fe68f14143bb1ca9539d6f9103aa0c177cd8cee72c39d74">tvm::tir::builtin::kArrDeviceId</a>, 
<a class="el" href="namespacetvm_1_1tir_1_1builtin.html#ad3b90c881b67ebe8e8fe68f14143bb1cabf798b873c868b7d77ced30c9907037d">tvm::tir::builtin::kArrDeviceType</a>, 
<a class="el" href="namespacetvm_1_1tir_1_1builtin.html#ad3b90c881b67ebe8e8fe68f14143bb1ca4d4a5d54434514fd8b0ce57160059c92">tvm::tir::builtin::kArrKindBound_</a>, 
<br />
&#160;&#160;<a class="el" href="namespacetvm_1_1tir_1_1builtin.html#ad3b90c881b67ebe8e8fe68f14143bb1ca779c07403e11f671e936ec2813ce2304">tvm::tir::builtin::kTVMValueContent</a>, 
<a class="el" href="namespacetvm_1_1tir_1_1builtin.html#ad3b90c881b67ebe8e8fe68f14143bb1caa73457ed97931251f1762cb319adc858">tvm::tir::builtin::kTVMValueKindBound_</a>
<br />
 }<tr class="memdesc:ad3b90c881b67ebe8e8fe68f14143bb1c"><td class="mdescLeft">&#160;</td><td class="mdescRight">The kind of structure field info used in intrinsic.  <a href="namespacetvm_1_1tir_1_1builtin.html#ad3b90c881b67ebe8e8fe68f14143bb1c">More...</a><br /></td></tr>
</td></tr>
<tr class="separator:ad3b90c881b67ebe8e8fe68f14143bb1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:ae7816fdebd5d56f2145cdf371b756eb4"><td class="memItemLeft" align="right" valign="top">const Op &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacetvm_1_1tir_1_1builtin.html#ae7816fdebd5d56f2145cdf371b756eb4">tvm::tir::builtin::ret</a> ()</td></tr>
<tr class="memdesc:ae7816fdebd5d56f2145cdf371b756eb4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return value.  <a href="namespacetvm_1_1tir_1_1builtin.html#ae7816fdebd5d56f2145cdf371b756eb4">More...</a><br /></td></tr>
<tr class="separator:ae7816fdebd5d56f2145cdf371b756eb4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7b555bc5cca2f5e7b26c1037bc0001ce"><td class="memItemLeft" align="right" valign="top">const Op &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacetvm_1_1tir_1_1builtin.html#a7b555bc5cca2f5e7b26c1037bc0001ce">tvm::tir::builtin::reinterpret</a> ()</td></tr>
<tr class="memdesc:a7b555bc5cca2f5e7b26c1037bc0001ce"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reinterpret the value using the target type.  <a href="namespacetvm_1_1tir_1_1builtin.html#a7b555bc5cca2f5e7b26c1037bc0001ce">More...</a><br /></td></tr>
<tr class="separator:a7b555bc5cca2f5e7b26c1037bc0001ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a21d1f0395dca5af4a90cdb42c1d1d154"><td class="memItemLeft" align="right" valign="top">const Op &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacetvm_1_1tir_1_1builtin.html#a21d1f0395dca5af4a90cdb42c1d1d154">tvm::tir::builtin::likely</a> ()</td></tr>
<tr class="memdesc:a21d1f0395dca5af4a90cdb42c1d1d154"><td class="mdescLeft">&#160;</td><td class="mdescRight">Marks a condition is likely going to happen.  <a href="namespacetvm_1_1tir_1_1builtin.html#a21d1f0395dca5af4a90cdb42c1d1d154">More...</a><br /></td></tr>
<tr class="separator:a21d1f0395dca5af4a90cdb42c1d1d154"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0e633f53c50e14d7e2fc07636a223309"><td class="memItemLeft" align="right" valign="top">const Op &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacetvm_1_1tir_1_1builtin.html#a0e633f53c50e14d7e2fc07636a223309">tvm::tir::builtin::bitwise_and</a> ()</td></tr>
<tr class="memdesc:a0e633f53c50e14d7e2fc07636a223309"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bitwise and operator.  <a href="namespacetvm_1_1tir_1_1builtin.html#a0e633f53c50e14d7e2fc07636a223309">More...</a><br /></td></tr>
<tr class="separator:a0e633f53c50e14d7e2fc07636a223309"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5b0f4de023bfe86e9510036028ea1580"><td class="memItemLeft" align="right" valign="top">const Op &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacetvm_1_1tir_1_1builtin.html#a5b0f4de023bfe86e9510036028ea1580">tvm::tir::builtin::bitwise_or</a> ()</td></tr>
<tr class="memdesc:a5b0f4de023bfe86e9510036028ea1580"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bitwise or operator.  <a href="namespacetvm_1_1tir_1_1builtin.html#a5b0f4de023bfe86e9510036028ea1580">More...</a><br /></td></tr>
<tr class="separator:a5b0f4de023bfe86e9510036028ea1580"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0cd2ac37b80c498ded412572146ecc67"><td class="memItemLeft" align="right" valign="top">const Op &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacetvm_1_1tir_1_1builtin.html#a0cd2ac37b80c498ded412572146ecc67">tvm::tir::builtin::bitwise_xor</a> ()</td></tr>
<tr class="memdesc:a0cd2ac37b80c498ded412572146ecc67"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bitwise xor operator.  <a href="namespacetvm_1_1tir_1_1builtin.html#a0cd2ac37b80c498ded412572146ecc67">More...</a><br /></td></tr>
<tr class="separator:a0cd2ac37b80c498ded412572146ecc67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a091ef99dc63f6945588dbb81c968ca15"><td class="memItemLeft" align="right" valign="top">const Op &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacetvm_1_1tir_1_1builtin.html#a091ef99dc63f6945588dbb81c968ca15">tvm::tir::builtin::bitwise_not</a> ()</td></tr>
<tr class="memdesc:a091ef99dc63f6945588dbb81c968ca15"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bitwise not operator.  <a href="namespacetvm_1_1tir_1_1builtin.html#a091ef99dc63f6945588dbb81c968ca15">More...</a><br /></td></tr>
<tr class="separator:a091ef99dc63f6945588dbb81c968ca15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a26472adf05d821f1929cfbc02bc3c231"><td class="memItemLeft" align="right" valign="top">const Op &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacetvm_1_1tir_1_1builtin.html#a26472adf05d821f1929cfbc02bc3c231">tvm::tir::builtin::shift_left</a> ()</td></tr>
<tr class="memdesc:a26472adf05d821f1929cfbc02bc3c231"><td class="mdescLeft">&#160;</td><td class="mdescRight">Left shift.  <a href="namespacetvm_1_1tir_1_1builtin.html#a26472adf05d821f1929cfbc02bc3c231">More...</a><br /></td></tr>
<tr class="separator:a26472adf05d821f1929cfbc02bc3c231"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af103ae0715d4ebcbaccd49d2b6a12afe"><td class="memItemLeft" align="right" valign="top">const Op &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacetvm_1_1tir_1_1builtin.html#af103ae0715d4ebcbaccd49d2b6a12afe">tvm::tir::builtin::shift_right</a> ()</td></tr>
<tr class="memdesc:af103ae0715d4ebcbaccd49d2b6a12afe"><td class="mdescLeft">&#160;</td><td class="mdescRight">Right shift.  <a href="namespacetvm_1_1tir_1_1builtin.html#af103ae0715d4ebcbaccd49d2b6a12afe">More...</a><br /></td></tr>
<tr class="separator:af103ae0715d4ebcbaccd49d2b6a12afe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a322ae63444ed4e5fcf7247aa93f8bb7c"><td class="memItemLeft" align="right" valign="top">const Op &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacetvm_1_1tir_1_1builtin.html#a322ae63444ed4e5fcf7247aa93f8bb7c">tvm::tir::builtin::large_uint_imm</a> ()</td></tr>
<tr class="memdesc:a322ae63444ed4e5fcf7247aa93f8bb7c"><td class="mdescLeft">&#160;</td><td class="mdescRight">See pesudo code.  <a href="namespacetvm_1_1tir_1_1builtin.html#a322ae63444ed4e5fcf7247aa93f8bb7c">More...</a><br /></td></tr>
<tr class="separator:a322ae63444ed4e5fcf7247aa93f8bb7c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0c2ebdcec34d7c79dc8480e5dab8547a"><td class="memItemLeft" align="right" valign="top">const Op &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacetvm_1_1tir_1_1builtin.html#a0c2ebdcec34d7c79dc8480e5dab8547a">tvm::tir::builtin::q_multiply_shift</a> ()</td></tr>
<tr class="memdesc:a0c2ebdcec34d7c79dc8480e5dab8547a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Execute a multiplication between two Q-numbers x and y followed by a right shift s The default rounding rule is to the nearest value, rounding half up (i.e., round(x.1) = x and round (x.5) = x+1)  <a href="namespacetvm_1_1tir_1_1builtin.html#a0c2ebdcec34d7c79dc8480e5dab8547a">More...</a><br /></td></tr>
<tr class="separator:a0c2ebdcec34d7c79dc8480e5dab8547a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a700b7018f2c1f1fba8b4e28f264d8bbb"><td class="memItemLeft" align="right" valign="top">const Op &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacetvm_1_1tir_1_1builtin.html#a700b7018f2c1f1fba8b4e28f264d8bbb">tvm::tir::builtin::address_of</a> ()</td></tr>
<tr class="memdesc:a700b7018f2c1f1fba8b4e28f264d8bbb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns the address of an element in the buffer (see pseudocode below).  <a href="namespacetvm_1_1tir_1_1builtin.html#a700b7018f2c1f1fba8b4e28f264d8bbb">More...</a><br /></td></tr>
<tr class="separator:a700b7018f2c1f1fba8b4e28f264d8bbb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae741e67259cd4b844a8934f2e2704adc"><td class="memItemLeft" align="right" valign="top">const Op &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacetvm_1_1tir_1_1builtin.html#ae741e67259cd4b844a8934f2e2704adc">tvm::tir::builtin::if_then_else</a> ()</td></tr>
<tr class="memdesc:ae741e67259cd4b844a8934f2e2704adc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Same as select, used for unsafe memory access.  <a href="namespacetvm_1_1tir_1_1builtin.html#ae741e67259cd4b844a8934f2e2704adc">More...</a><br /></td></tr>
<tr class="separator:ae741e67259cd4b844a8934f2e2704adc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa5b0e90771b35d78b6c07c0054abe023"><td class="memItemLeft" align="right" valign="top">const Op &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacetvm_1_1tir_1_1builtin.html#aa5b0e90771b35d78b6c07c0054abe023">tvm::tir::builtin::isnullptr</a> ()</td></tr>
<tr class="memdesc:aa5b0e90771b35d78b6c07c0054abe023"><td class="mdescLeft">&#160;</td><td class="mdescRight">See pesudo code.  <a href="namespacetvm_1_1tir_1_1builtin.html#aa5b0e90771b35d78b6c07c0054abe023">More...</a><br /></td></tr>
<tr class="separator:aa5b0e90771b35d78b6c07c0054abe023"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6f53be295396c301082696ca0c113501"><td class="memItemLeft" align="right" valign="top">const Op &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacetvm_1_1tir_1_1builtin.html#a6f53be295396c301082696ca0c113501">tvm::tir::builtin::isnan</a> ()</td></tr>
<tr class="memdesc:a6f53be295396c301082696ca0c113501"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if value is nan.  <a href="namespacetvm_1_1tir_1_1builtin.html#a6f53be295396c301082696ca0c113501">More...</a><br /></td></tr>
<tr class="separator:a6f53be295396c301082696ca0c113501"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2172690dd21d7fd50a4fd4d696ea7bb2"><td class="memItemLeft" align="right" valign="top">const Op &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacetvm_1_1tir_1_1builtin.html#a2172690dd21d7fd50a4fd4d696ea7bb2">tvm::tir::builtin::popcount</a> ()</td></tr>
<tr class="memdesc:a2172690dd21d7fd50a4fd4d696ea7bb2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Popcount.  <a href="namespacetvm_1_1tir_1_1builtin.html#a2172690dd21d7fd50a4fd4d696ea7bb2">More...</a><br /></td></tr>
<tr class="separator:a2172690dd21d7fd50a4fd4d696ea7bb2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1e15b04fe89f7899e09e528946aa5bb4"><td class="memItemLeft" align="right" valign="top">const Op &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacetvm_1_1tir_1_1builtin.html#a1e15b04fe89f7899e09e528946aa5bb4">tvm::tir::builtin::fma</a> ()</td></tr>
<tr class="memdesc:a1e15b04fe89f7899e09e528946aa5bb4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Fused multiply add.  <a href="namespacetvm_1_1tir_1_1builtin.html#a1e15b04fe89f7899e09e528946aa5bb4">More...</a><br /></td></tr>
<tr class="separator:a1e15b04fe89f7899e09e528946aa5bb4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a668eaad07b6c46238f2bf758e61b58a5"><td class="memItemLeft" align="right" valign="top">const Op &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacetvm_1_1tir_1_1builtin.html#a668eaad07b6c46238f2bf758e61b58a5">tvm::tir::builtin::call_extern</a> ()</td></tr>
<tr class="memdesc:a668eaad07b6c46238f2bf758e61b58a5"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="classtvm_1_1tir_1_1Call.html" title="Managed reference to CallNode. ">Call</a> an extern C function with given name and signature from the types of args in the runtime environment.  <a href="namespacetvm_1_1tir_1_1builtin.html#a668eaad07b6c46238f2bf758e61b58a5">More...</a><br /></td></tr>
<tr class="separator:a668eaad07b6c46238f2bf758e61b58a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae2add6e324d391782d367360a68ccf51"><td class="memItemLeft" align="right" valign="top">const Op &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacetvm_1_1tir_1_1builtin.html#ae2add6e324d391782d367360a68ccf51">tvm::tir::builtin::call_pure_extern</a> ()</td></tr>
<tr class="memdesc:ae2add6e324d391782d367360a68ccf51"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="classtvm_1_1tir_1_1Call.html" title="Managed reference to CallNode. ">Call</a> an pure extern C function with given name and signature from the types of args in the runtime environment.  <a href="namespacetvm_1_1tir_1_1builtin.html#ae2add6e324d391782d367360a68ccf51">More...</a><br /></td></tr>
<tr class="separator:ae2add6e324d391782d367360a68ccf51"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a83892dca19e44a96752625c65c38d645"><td class="memItemLeft" align="right" valign="top">const Op &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacetvm_1_1tir_1_1builtin.html#a83892dca19e44a96752625c65c38d645">tvm::tir::builtin::call_llvm_intrin</a> ()</td></tr>
<tr class="memdesc:a83892dca19e44a96752625c65c38d645"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="classtvm_1_1tir_1_1Call.html" title="Managed reference to CallNode. ">Call</a> an LLVM intrinsic with a given intrinsic id and signature from the types of args in the runtime environment.  <a href="namespacetvm_1_1tir_1_1builtin.html#a83892dca19e44a96752625c65c38d645">More...</a><br /></td></tr>
<tr class="separator:a83892dca19e44a96752625c65c38d645"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8e3504415c78f3f8fd719a21e5280b38"><td class="memItemLeft" align="right" valign="top">const Op &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacetvm_1_1tir_1_1builtin.html#a8e3504415c78f3f8fd719a21e5280b38">tvm::tir::builtin::call_llvm_pure_intrin</a> ()</td></tr>
<tr class="memdesc:a8e3504415c78f3f8fd719a21e5280b38"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="classtvm_1_1tir_1_1Call.html" title="Managed reference to CallNode. ">Call</a> an LLVM pure intrinsic with a given intrinsic id and signature from the types of args in the runtime environment.  <a href="namespacetvm_1_1tir_1_1builtin.html#a8e3504415c78f3f8fd719a21e5280b38">More...</a><br /></td></tr>
<tr class="separator:a8e3504415c78f3f8fd719a21e5280b38"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac4887bd93ad67619ad290a33e2bdd340"><td class="memItemLeft" align="right" valign="top">const Op &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacetvm_1_1tir_1_1builtin.html#ac4887bd93ad67619ad290a33e2bdd340">tvm::tir::builtin::call_spirv_pure_glsl450</a> ()</td></tr>
<tr class="memdesc:ac4887bd93ad67619ad290a33e2bdd340"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="classtvm_1_1tir_1_1Call.html" title="Managed reference to CallNode. ">Call</a> an SPIRV pure GLSL450 intrinsic.  <a href="namespacetvm_1_1tir_1_1builtin.html#ac4887bd93ad67619ad290a33e2bdd340">More...</a><br /></td></tr>
<tr class="separator:ac4887bd93ad67619ad290a33e2bdd340"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a543f1fc334d2bc830add972895a03f17"><td class="memItemLeft" align="right" valign="top">const Op &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacetvm_1_1tir_1_1builtin.html#a543f1fc334d2bc830add972895a03f17">tvm::tir::builtin::prefetch</a> ()</td></tr>
<tr class="memdesc:a543f1fc334d2bc830add972895a03f17"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="classtvm_1_1tir_1_1Prefetch.html" title="Managed reference to PrefetchNode. ">Prefetch</a> a cacheline.  <a href="namespacetvm_1_1tir_1_1builtin.html#a543f1fc334d2bc830add972895a03f17">More...</a><br /></td></tr>
<tr class="separator:a543f1fc334d2bc830add972895a03f17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e84c73dbbcf7f97008ac84c169feae9"><td class="memItemLeft" align="right" valign="top">const Op &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacetvm_1_1tir_1_1builtin.html#a3e84c73dbbcf7f97008ac84c169feae9">tvm::tir::builtin::tvm_access_ptr</a> ()</td></tr>
<tr class="memdesc:a3e84c73dbbcf7f97008ac84c169feae9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get head access address with memory access pattern info.  <a href="namespacetvm_1_1tir_1_1builtin.html#a3e84c73dbbcf7f97008ac84c169feae9">More...</a><br /></td></tr>
<tr class="separator:a3e84c73dbbcf7f97008ac84c169feae9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6aeb24a28d19cdc60e4e1fa7b420d7fd"><td class="memItemLeft" align="right" valign="top">const Op &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacetvm_1_1tir_1_1builtin.html#a6aeb24a28d19cdc60e4e1fa7b420d7fd">tvm::tir::builtin::tvm_static_handle</a> ()</td></tr>
<tr class="memdesc:a6aeb24a28d19cdc60e4e1fa7b420d7fd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Create a function local static handle that iniitalizes to nullptr. can be used to cache function local static resources.  <a href="namespacetvm_1_1tir_1_1builtin.html#a6aeb24a28d19cdc60e4e1fa7b420d7fd">More...</a><br /></td></tr>
<tr class="separator:a6aeb24a28d19cdc60e4e1fa7b420d7fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a21c2ad8b095dcbefa786394981ea0b71"><td class="memItemLeft" align="right" valign="top">const Op &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacetvm_1_1tir_1_1builtin.html#a21c2ad8b095dcbefa786394981ea0b71">tvm::tir::builtin::tvm_context_id</a> ()</td></tr>
<tr class="memdesc:a21c2ad8b095dcbefa786394981ea0b71"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return a unique context id, used for hint of workspace separation. Different context id ganrantees not having overlapping workspace.  <a href="namespacetvm_1_1tir_1_1builtin.html#a21c2ad8b095dcbefa786394981ea0b71">More...</a><br /></td></tr>
<tr class="separator:a21c2ad8b095dcbefa786394981ea0b71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab424ca353ceedd88a95fc37eeb9628a9"><td class="memItemLeft" align="right" valign="top">const Op &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacetvm_1_1tir_1_1builtin.html#ab424ca353ceedd88a95fc37eeb9628a9">tvm::tir::builtin::tvm_tuple</a> ()</td></tr>
<tr class="memdesc:ab424ca353ceedd88a95fc37eeb9628a9"><td class="mdescLeft">&#160;</td><td class="mdescRight">tvm_tuple is not an actual function and cannot codegen. It is used to represent tuple structure in value field of <a class="el" href="classtvm_1_1tir_1_1AttrStmt.html" title="Managed reference to AttrStmtNode. ">AttrStmt</a>, for the sake of giving hint to optimization.  <a href="namespacetvm_1_1tir_1_1builtin.html#ab424ca353ceedd88a95fc37eeb9628a9">More...</a><br /></td></tr>
<tr class="separator:ab424ca353ceedd88a95fc37eeb9628a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a23003bd9331efaa58d8420529ea96c0b"><td class="memItemLeft" align="right" valign="top">const Op &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacetvm_1_1tir_1_1builtin.html#a23003bd9331efaa58d8420529ea96c0b">tvm::tir::builtin::tvm_struct_get</a> ()</td></tr>
<tr class="memdesc:a23003bd9331efaa58d8420529ea96c0b"><td class="mdescLeft">&#160;</td><td class="mdescRight">See pesudo code.  <a href="namespacetvm_1_1tir_1_1builtin.html#a23003bd9331efaa58d8420529ea96c0b">More...</a><br /></td></tr>
<tr class="separator:a23003bd9331efaa58d8420529ea96c0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6df03eca1d9cc14d0db6cdd39120a867"><td class="memItemLeft" align="right" valign="top">const Op &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacetvm_1_1tir_1_1builtin.html#a6df03eca1d9cc14d0db6cdd39120a867">tvm::tir::builtin::tvm_struct_set</a> ()</td></tr>
<tr class="memdesc:a6df03eca1d9cc14d0db6cdd39120a867"><td class="mdescLeft">&#160;</td><td class="mdescRight">See pesudo code.  <a href="namespacetvm_1_1tir_1_1builtin.html#a6df03eca1d9cc14d0db6cdd39120a867">More...</a><br /></td></tr>
<tr class="separator:a6df03eca1d9cc14d0db6cdd39120a867"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af5125377c482e5b34bf8710b7b3dc1e6"><td class="memItemLeft" align="right" valign="top">const Op &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacetvm_1_1tir_1_1builtin.html#af5125377c482e5b34bf8710b7b3dc1e6">tvm::tir::builtin::lookup_param</a> ()</td></tr>
<tr class="memdesc:af5125377c482e5b34bf8710b7b3dc1e6"><td class="mdescLeft">&#160;</td><td class="mdescRight">See pseudo code <a class="el" href="classtvm_1_1Type.html" title="Managed reference to TypeNode. ">Type</a> lookup_param(String param_name) { return __tvm_param__param_name; }.  <a href="namespacetvm_1_1tir_1_1builtin.html#af5125377c482e5b34bf8710b7b3dc1e6">More...</a><br /></td></tr>
<tr class="separator:af5125377c482e5b34bf8710b7b3dc1e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a92624d2aa5c435cd7a0ea8efb698a115"><td class="memItemLeft" align="right" valign="top">const Op &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacetvm_1_1tir_1_1builtin.html#a92624d2aa5c435cd7a0ea8efb698a115">tvm::tir::builtin::tvm_throw_last_error</a> ()</td></tr>
<tr class="memdesc:a92624d2aa5c435cd7a0ea8efb698a115"><td class="mdescLeft">&#160;</td><td class="mdescRight">See pesudo code.  <a href="namespacetvm_1_1tir_1_1builtin.html#a92624d2aa5c435cd7a0ea8efb698a115">More...</a><br /></td></tr>
<tr class="separator:a92624d2aa5c435cd7a0ea8efb698a115"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a15c5e0e0478e0ebff91690f60992cf3f"><td class="memItemLeft" align="right" valign="top">const Op &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacetvm_1_1tir_1_1builtin.html#a15c5e0e0478e0ebff91690f60992cf3f">tvm::tir::builtin::tvm_stack_alloca</a> ()</td></tr>
<tr class="memdesc:a15c5e0e0478e0ebff91690f60992cf3f"><td class="mdescLeft">&#160;</td><td class="mdescRight">See pesudo code.  <a href="namespacetvm_1_1tir_1_1builtin.html#a15c5e0e0478e0ebff91690f60992cf3f">More...</a><br /></td></tr>
<tr class="separator:a15c5e0e0478e0ebff91690f60992cf3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abd540cb73407771ecfb4f78722ce5a1b"><td class="memItemLeft" align="right" valign="top">const Op &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacetvm_1_1tir_1_1builtin.html#abd540cb73407771ecfb4f78722ce5a1b">tvm::tir::builtin::tvm_stack_make_shape</a> ()</td></tr>
<tr class="memdesc:abd540cb73407771ecfb4f78722ce5a1b"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="classtvm_1_1tir_1_1Allocate.html" title="Managed reference to AllocateNode. ">Allocate</a> a shape tuple on stack, return the handle.  <a href="namespacetvm_1_1tir_1_1builtin.html#abd540cb73407771ecfb4f78722ce5a1b">More...</a><br /></td></tr>
<tr class="separator:abd540cb73407771ecfb4f78722ce5a1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a28f99e6dd767482765b854ee9fc71f2c"><td class="memItemLeft" align="right" valign="top">const Op &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacetvm_1_1tir_1_1builtin.html#a28f99e6dd767482765b854ee9fc71f2c">tvm::tir::builtin::tvm_stack_make_array</a> ()</td></tr>
<tr class="memdesc:a28f99e6dd767482765b854ee9fc71f2c"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="classtvm_1_1tir_1_1Allocate.html" title="Managed reference to AllocateNode. ">Allocate</a> a NDArray(DLTensor) on stack, return the handle.  <a href="namespacetvm_1_1tir_1_1builtin.html#a28f99e6dd767482765b854ee9fc71f2c">More...</a><br /></td></tr>
<tr class="separator:a28f99e6dd767482765b854ee9fc71f2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2c13c6e4b2f92e17f357665f9f11736c"><td class="memItemLeft" align="right" valign="top">const Op &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacetvm_1_1tir_1_1builtin.html#a2c13c6e4b2f92e17f357665f9f11736c">tvm::tir::builtin::tvm_call_packed</a> ()</td></tr>
<tr class="memdesc:a2c13c6e4b2f92e17f357665f9f11736c"><td class="mdescLeft">&#160;</td><td class="mdescRight">See pesudo code.  <a href="namespacetvm_1_1tir_1_1builtin.html#a2c13c6e4b2f92e17f357665f9f11736c">More...</a><br /></td></tr>
<tr class="separator:a2c13c6e4b2f92e17f357665f9f11736c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1e35988d61914016c49d3cf8a5af3f54"><td class="memItemLeft" align="right" valign="top">const Op &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacetvm_1_1tir_1_1builtin.html#a1e35988d61914016c49d3cf8a5af3f54">tvm::tir::builtin::tvm_call_cpacked</a> ()</td></tr>
<tr class="memdesc:a1e35988d61914016c49d3cf8a5af3f54"><td class="mdescLeft">&#160;</td><td class="mdescRight">See pesudo code.  <a href="namespacetvm_1_1tir_1_1builtin.html#a1e35988d61914016c49d3cf8a5af3f54">More...</a><br /></td></tr>
<tr class="separator:a1e35988d61914016c49d3cf8a5af3f54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac54288cc9f1fee8c26db9bd87ac320ee"><td class="memItemLeft" align="right" valign="top">const Op &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacetvm_1_1tir_1_1builtin.html#ac54288cc9f1fee8c26db9bd87ac320ee">tvm::tir::builtin::tvm_call_trace_packed</a> ()</td></tr>
<tr class="memdesc:ac54288cc9f1fee8c26db9bd87ac320ee"><td class="mdescLeft">&#160;</td><td class="mdescRight">See pesudo code.  <a href="namespacetvm_1_1tir_1_1builtin.html#ac54288cc9f1fee8c26db9bd87ac320ee">More...</a><br /></td></tr>
<tr class="separator:ac54288cc9f1fee8c26db9bd87ac320ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a23897d81faa46ac29ab0d6d8fc618707"><td class="memItemLeft" align="right" valign="top">const Op &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacetvm_1_1tir_1_1builtin.html#a23897d81faa46ac29ab0d6d8fc618707">tvm::tir::builtin::tvm_check_return</a> ()</td></tr>
<tr class="memdesc:a23897d81faa46ac29ab0d6d8fc618707"><td class="mdescLeft">&#160;</td><td class="mdescRight">Checks the return value of another call is correct or returns a given value.  <a href="namespacetvm_1_1tir_1_1builtin.html#a23897d81faa46ac29ab0d6d8fc618707">More...</a><br /></td></tr>
<tr class="separator:a23897d81faa46ac29ab0d6d8fc618707"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6be181be34fba13d129aadc6c9a23f73"><td class="memItemLeft" align="right" valign="top">const Op &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacetvm_1_1tir_1_1builtin.html#a6be181be34fba13d129aadc6c9a23f73">tvm::tir::builtin::tvm_thread_context</a> ()</td></tr>
<tr class="memdesc:a6be181be34fba13d129aadc6c9a23f73"><td class="mdescLeft">&#160;</td><td class="mdescRight">See pesudo code Mark the content as thread local context, can get optimized by only call the call once at thread start.  <a href="namespacetvm_1_1tir_1_1builtin.html#a6be181be34fba13d129aadc6c9a23f73">More...</a><br /></td></tr>
<tr class="separator:a6be181be34fba13d129aadc6c9a23f73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0117a4a76af962576a6a3bbf32f97b36"><td class="memItemLeft" align="right" valign="top">const Op &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacetvm_1_1tir_1_1builtin.html#a0117a4a76af962576a6a3bbf32f97b36">tvm::tir::builtin::tvm_call_packed_lowered</a> ()</td></tr>
<tr class="memdesc:a0117a4a76af962576a6a3bbf32f97b36"><td class="mdescLeft">&#160;</td><td class="mdescRight">Lowered version of call packed, the space of value and type codes are explicitly allocated.  <a href="namespacetvm_1_1tir_1_1builtin.html#a0117a4a76af962576a6a3bbf32f97b36">More...</a><br /></td></tr>
<tr class="separator:a0117a4a76af962576a6a3bbf32f97b36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3131992ea9acd964fb7d3ca782d74805"><td class="memItemLeft" align="right" valign="top">const Op &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacetvm_1_1tir_1_1builtin.html#a3131992ea9acd964fb7d3ca782d74805">tvm::tir::builtin::tvm_call_cpacked_lowered</a> ()</td></tr>
<tr class="memdesc:a3131992ea9acd964fb7d3ca782d74805"><td class="mdescLeft">&#160;</td><td class="mdescRight">Lowered version of call c-packed, the space of value and type codes are explicitly allocated.  <a href="namespacetvm_1_1tir_1_1builtin.html#a3131992ea9acd964fb7d3ca782d74805">More...</a><br /></td></tr>
<tr class="separator:a3131992ea9acd964fb7d3ca782d74805"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa6e23eac98abb8378b9837011a5c04b5"><td class="memItemLeft" align="right" valign="top">const Op &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacetvm_1_1tir_1_1builtin.html#aa6e23eac98abb8378b9837011a5c04b5">tvm::tir::builtin::tvm_call_trace_packed_lowered</a> ()</td></tr>
<tr class="memdesc:aa6e23eac98abb8378b9837011a5c04b5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Lowered version of trace intrinsic, the space of value and type codes are explicitly allocated. The return value is the (end - 1) value on the stack.  <a href="namespacetvm_1_1tir_1_1builtin.html#aa6e23eac98abb8378b9837011a5c04b5">More...</a><br /></td></tr>
<tr class="separator:aa6e23eac98abb8378b9837011a5c04b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a925a45e5bb05e0cbf2daf2ffdbdcf53a"><td class="memItemLeft" align="right" valign="top">const Op &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacetvm_1_1tir_1_1builtin.html#a925a45e5bb05e0cbf2daf2ffdbdcf53a">tvm::tir::builtin::tvm_storage_sync</a> ()</td></tr>
<tr class="memdesc:a925a45e5bb05e0cbf2daf2ffdbdcf53a"><td class="mdescLeft">&#160;</td><td class="mdescRight">See pseudo code.  <a href="namespacetvm_1_1tir_1_1builtin.html#a925a45e5bb05e0cbf2daf2ffdbdcf53a">More...</a><br /></td></tr>
<tr class="separator:a925a45e5bb05e0cbf2daf2ffdbdcf53a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aca44a85c87273dfab1731421f4edd2bf"><td class="memItemLeft" align="right" valign="top">const Op &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacetvm_1_1tir_1_1builtin.html#aca44a85c87273dfab1731421f4edd2bf">tvm::tir::builtin::tvm_warp_shuffle</a> ()</td></tr>
<tr class="memdesc:aca44a85c87273dfab1731421f4edd2bf"><td class="mdescLeft">&#160;</td><td class="mdescRight">See pseudo code.  <a href="namespacetvm_1_1tir_1_1builtin.html#aca44a85c87273dfab1731421f4edd2bf">More...</a><br /></td></tr>
<tr class="separator:aca44a85c87273dfab1731421f4edd2bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae0470bd69bb03047aae4cb52e1e6e337"><td class="memItemLeft" align="right" valign="top">const Op &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacetvm_1_1tir_1_1builtin.html#ae0470bd69bb03047aae4cb52e1e6e337">tvm::tir::builtin::tvm_warp_shuffle_up</a> ()</td></tr>
<tr class="separator:ae0470bd69bb03047aae4cb52e1e6e337"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af6d1c48570e10287683d58f22e4de98f"><td class="memItemLeft" align="right" valign="top">const Op &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacetvm_1_1tir_1_1builtin.html#af6d1c48570e10287683d58f22e4de98f">tvm::tir::builtin::tvm_warp_shuffle_down</a> ()</td></tr>
<tr class="separator:af6d1c48570e10287683d58f22e4de98f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afc4086a245ded9076de226ae802ced32"><td class="memItemLeft" align="right" valign="top">const Op &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacetvm_1_1tir_1_1builtin.html#afc4086a245ded9076de226ae802ced32">tvm::tir::builtin::tvm_warp_activemask</a> ()</td></tr>
<tr class="separator:afc4086a245ded9076de226ae802ced32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac8e7bc86b8fa81453291ae5299062001"><td class="memItemLeft" align="right" valign="top">const Op &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacetvm_1_1tir_1_1builtin.html#ac8e7bc86b8fa81453291ae5299062001">tvm::tir::builtin::tvm_global_barrier_kinit</a> ()</td></tr>
<tr class="memdesc:ac8e7bc86b8fa81453291ae5299062001"><td class="mdescLeft">&#160;</td><td class="mdescRight">Initialize the global barrier. <a class="el" href="classtvm_1_1tir_1_1Call.html" title="Managed reference to CallNode. ">Call</a> this at beginning of kernel that need global barrier.  <a href="namespacetvm_1_1tir_1_1builtin.html#ac8e7bc86b8fa81453291ae5299062001">More...</a><br /></td></tr>
<tr class="separator:ac8e7bc86b8fa81453291ae5299062001"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa1d19e758595200998a4e1ea39767b6b"><td class="memItemLeft" align="right" valign="top">const Op &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacetvm_1_1tir_1_1builtin.html#aa1d19e758595200998a4e1ea39767b6b">tvm::tir::builtin::tvm_thread_allreduce</a> ()</td></tr>
<tr class="memdesc:aa1d19e758595200998a4e1ea39767b6b"><td class="mdescLeft">&#160;</td><td class="mdescRight">See pesudo code.  <a href="namespacetvm_1_1tir_1_1builtin.html#aa1d19e758595200998a4e1ea39767b6b">More...</a><br /></td></tr>
<tr class="separator:aa1d19e758595200998a4e1ea39767b6b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a93b4dd000c31a1d35f493786380d108d"><td class="memItemLeft" align="right" valign="top">const Op &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacetvm_1_1tir_1_1builtin.html#a93b4dd000c31a1d35f493786380d108d">tvm::tir::builtin::tvm_load_matrix_sync</a> ()</td></tr>
<tr class="memdesc:a93b4dd000c31a1d35f493786380d108d"><td class="mdescLeft">&#160;</td><td class="mdescRight">tvm intrinsic for tensor core load operators.  <a href="namespacetvm_1_1tir_1_1builtin.html#a93b4dd000c31a1d35f493786380d108d">More...</a><br /></td></tr>
<tr class="separator:a93b4dd000c31a1d35f493786380d108d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0cbd267877168afd5bbea35f0e5d70fe"><td class="memItemLeft" align="right" valign="top">const Op &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacetvm_1_1tir_1_1builtin.html#a0cbd267877168afd5bbea35f0e5d70fe">tvm::tir::builtin::tvm_mma_sync</a> ()</td></tr>
<tr class="memdesc:a0cbd267877168afd5bbea35f0e5d70fe"><td class="mdescLeft">&#160;</td><td class="mdescRight">tvm intrinsic for tensor core mma_sync operators.  <a href="namespacetvm_1_1tir_1_1builtin.html#a0cbd267877168afd5bbea35f0e5d70fe">More...</a><br /></td></tr>
<tr class="separator:a0cbd267877168afd5bbea35f0e5d70fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8d5e173f1a16740172a9ad6f2aa85a08"><td class="memItemLeft" align="right" valign="top">const Op &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacetvm_1_1tir_1_1builtin.html#a8d5e173f1a16740172a9ad6f2aa85a08">tvm::tir::builtin::tvm_bmma_sync</a> ()</td></tr>
<tr class="memdesc:a8d5e173f1a16740172a9ad6f2aa85a08"><td class="mdescLeft">&#160;</td><td class="mdescRight">tvm intrinsic for tensor core bmma_sync operators.  <a href="namespacetvm_1_1tir_1_1builtin.html#a8d5e173f1a16740172a9ad6f2aa85a08">More...</a><br /></td></tr>
<tr class="separator:a8d5e173f1a16740172a9ad6f2aa85a08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a616992eb291d701cac42c670d83c206c"><td class="memItemLeft" align="right" valign="top">const Op &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacetvm_1_1tir_1_1builtin.html#a616992eb291d701cac42c670d83c206c">tvm::tir::builtin::tvm_fill_fragment</a> ()</td></tr>
<tr class="memdesc:a616992eb291d701cac42c670d83c206c"><td class="mdescLeft">&#160;</td><td class="mdescRight">tvm intrinsic for tensor core fill_fragment operators.  <a href="namespacetvm_1_1tir_1_1builtin.html#a616992eb291d701cac42c670d83c206c">More...</a><br /></td></tr>
<tr class="separator:a616992eb291d701cac42c670d83c206c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afc81da8cbcd7f34ec5e1e80d837ca265"><td class="memItemLeft" align="right" valign="top">const Op &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacetvm_1_1tir_1_1builtin.html#afc81da8cbcd7f34ec5e1e80d837ca265">tvm::tir::builtin::tvm_store_matrix_sync</a> ()</td></tr>
<tr class="memdesc:afc81da8cbcd7f34ec5e1e80d837ca265"><td class="mdescLeft">&#160;</td><td class="mdescRight">tvm intrinsic for tensor core store operators.  <a href="namespacetvm_1_1tir_1_1builtin.html#afc81da8cbcd7f34ec5e1e80d837ca265">More...</a><br /></td></tr>
<tr class="separator:afc81da8cbcd7f34ec5e1e80d837ca265"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad99599849e8572bcd46e22636f908fca"><td class="memItemLeft" align="right" valign="top">const Op &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacetvm_1_1tir_1_1builtin.html#ad99599849e8572bcd46e22636f908fca">tvm::tir::builtin::ptx_mma</a> ()</td></tr>
<tr class="memdesc:ad99599849e8572bcd46e22636f908fca"><td class="mdescLeft">&#160;</td><td class="mdescRight">tvm intrinsic for ptx tensor core mma instructions.  <a href="namespacetvm_1_1tir_1_1builtin.html#ad99599849e8572bcd46e22636f908fca">More...</a><br /></td></tr>
<tr class="separator:ad99599849e8572bcd46e22636f908fca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3343bb32988cda13d3050e8fc2a75a78"><td class="memItemLeft" align="right" valign="top">const Op &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacetvm_1_1tir_1_1builtin.html#a3343bb32988cda13d3050e8fc2a75a78">tvm::tir::builtin::ptx_mma_sp</a> ()</td></tr>
<tr class="memdesc:a3343bb32988cda13d3050e8fc2a75a78"><td class="mdescLeft">&#160;</td><td class="mdescRight">tvm intrinsic for sparse tensor core ptx instructions.  <a href="namespacetvm_1_1tir_1_1builtin.html#a3343bb32988cda13d3050e8fc2a75a78">More...</a><br /></td></tr>
<tr class="separator:a3343bb32988cda13d3050e8fc2a75a78"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae79143f4df15683d7ee25c0b958e2189"><td class="memItemLeft" align="right" valign="top">const Op &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacetvm_1_1tir_1_1builtin.html#ae79143f4df15683d7ee25c0b958e2189">tvm::tir::builtin::ptx_ldmatrix</a> ()</td></tr>
<tr class="memdesc:ae79143f4df15683d7ee25c0b958e2189"><td class="mdescLeft">&#160;</td><td class="mdescRight">tvm intrinsic for ptx load matrix from shared memory.  <a href="namespacetvm_1_1tir_1_1builtin.html#ae79143f4df15683d7ee25c0b958e2189">More...</a><br /></td></tr>
<tr class="separator:ae79143f4df15683d7ee25c0b958e2189"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7eaa1b0b7d7cb550f6a7eaf5efe8d493"><td class="memItemLeft" align="right" valign="top">const Op &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacetvm_1_1tir_1_1builtin.html#a7eaa1b0b7d7cb550f6a7eaf5efe8d493">tvm::tir::builtin::ptx_cp_async</a> ()</td></tr>
<tr class="memdesc:a7eaa1b0b7d7cb550f6a7eaf5efe8d493"><td class="mdescLeft">&#160;</td><td class="mdescRight">tvm intrinsics for ptx async copy from global to shared memory  <a href="namespacetvm_1_1tir_1_1builtin.html#a7eaa1b0b7d7cb550f6a7eaf5efe8d493">More...</a><br /></td></tr>
<tr class="separator:a7eaa1b0b7d7cb550f6a7eaf5efe8d493"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a21346695611f032cadc3fad6615fe63b"><td class="memItemLeft" align="right" valign="top">const Op &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacetvm_1_1tir_1_1builtin.html#a21346695611f032cadc3fad6615fe63b">tvm::tir::builtin::ptx_commit_group</a> ()</td></tr>
<tr class="memdesc:a21346695611f032cadc3fad6615fe63b"><td class="mdescLeft">&#160;</td><td class="mdescRight">tvm intrinsics for ptx async copy commit and wait.  <a href="namespacetvm_1_1tir_1_1builtin.html#a21346695611f032cadc3fad6615fe63b">More...</a><br /></td></tr>
<tr class="separator:a21346695611f032cadc3fad6615fe63b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aed0dcc804c2d1b939969c9e48aa448f9"><td class="memItemLeft" align="right" valign="top">const Op &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacetvm_1_1tir_1_1builtin.html#aed0dcc804c2d1b939969c9e48aa448f9">tvm::tir::builtin::ptx_wait_group</a> ()</td></tr>
<tr class="separator:aed0dcc804c2d1b939969c9e48aa448f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a772fb68f083e71e635c50bb503903f22"><td class="memItemLeft" align="right" valign="top">const Op &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacetvm_1_1tir_1_1builtin.html#a772fb68f083e71e635c50bb503903f22">tvm::tir::builtin::mma_store</a> ()</td></tr>
<tr class="memdesc:a772fb68f083e71e635c50bb503903f22"><td class="mdescLeft">&#160;</td><td class="mdescRight">tvm intrinsic for storing the result of PTX MMA into a destination pointer. <a class="el" href="classtvm_1_1tir_1_1For.html" title="Managed reference to ForNode. ">For</a> example, if each thread in a warp of size 32 has 4 elements from the result of m16xn8xk16 MMA in its registers, this intrinsic can be used to store the result in a 16x8 region in shared or global memory.  <a href="namespacetvm_1_1tir_1_1builtin.html#a772fb68f083e71e635c50bb503903f22">More...</a><br /></td></tr>
<tr class="separator:a772fb68f083e71e635c50bb503903f22"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a307667c449c54cef747d781771f79bab"><td class="memItemLeft" align="right" valign="top">const Op &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacetvm_1_1tir_1_1builtin.html#a307667c449c54cef747d781771f79bab">tvm::tir::builtin::mma_fill</a> ()</td></tr>
<tr class="memdesc:a307667c449c54cef747d781771f79bab"><td class="mdescLeft">&#160;</td><td class="mdescRight">tvm intrinsic for zero-initalizing an MMA accumulation registor. <a class="el" href="classtvm_1_1tir_1_1For.html" title="Managed reference to ForNode. ">For</a> example, if each thread in a warp of size 32 has 8 elements from the A matrix in m16xn8xk16 MMA in its registers, this intrinsic can be used to zero-initialize its 4 accumulation registers.  <a href="namespacetvm_1_1tir_1_1builtin.html#a307667c449c54cef747d781771f79bab">More...</a><br /></td></tr>
<tr class="separator:a307667c449c54cef747d781771f79bab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a45bf65ca7ca01d2016e0b609117d7e25"><td class="memItemLeft" align="right" valign="top">const Op &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacetvm_1_1tir_1_1builtin.html#a45bf65ca7ca01d2016e0b609117d7e25">tvm::tir::builtin::vectorhigh</a> ()</td></tr>
<tr class="memdesc:a45bf65ca7ca01d2016e0b609117d7e25"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the high level half of the vector.  <a href="namespacetvm_1_1tir_1_1builtin.html#a45bf65ca7ca01d2016e0b609117d7e25">More...</a><br /></td></tr>
<tr class="separator:a45bf65ca7ca01d2016e0b609117d7e25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7ed64a9fb0a7f575fc63e1e0395e96a6"><td class="memItemLeft" align="right" valign="top">const Op &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacetvm_1_1tir_1_1builtin.html#a7ed64a9fb0a7f575fc63e1e0395e96a6">tvm::tir::builtin::vectorlow</a> ()</td></tr>
<tr class="memdesc:a7ed64a9fb0a7f575fc63e1e0395e96a6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the low-level half of the vector.  <a href="namespacetvm_1_1tir_1_1builtin.html#a7ed64a9fb0a7f575fc63e1e0395e96a6">More...</a><br /></td></tr>
<tr class="separator:a7ed64a9fb0a7f575fc63e1e0395e96a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a30dff65bc2c142b57fae7f60e378ff43"><td class="memItemLeft" align="right" valign="top">const Op &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacetvm_1_1tir_1_1builtin.html#a30dff65bc2c142b57fae7f60e378ff43">tvm::tir::builtin::vectorcombine</a> ()</td></tr>
<tr class="memdesc:a30dff65bc2c142b57fae7f60e378ff43"><td class="mdescLeft">&#160;</td><td class="mdescRight">Concat two vectors.  <a href="namespacetvm_1_1tir_1_1builtin.html#a30dff65bc2c142b57fae7f60e378ff43">More...</a><br /></td></tr>
<tr class="separator:a30dff65bc2c142b57fae7f60e378ff43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab4a648f6e7451af295688f243a215cd7"><td class="memItemLeft" align="right" valign="top">const Op &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacetvm_1_1tir_1_1builtin.html#ab4a648f6e7451af295688f243a215cd7">tvm::tir::builtin::atomic_add</a> ()</td></tr>
<tr class="memdesc:ab4a648f6e7451af295688f243a215cd7"><td class="mdescLeft">&#160;</td><td class="mdescRight">atomic add instruction, corresponding e.g. to atomicAdd in CUDA  <a href="namespacetvm_1_1tir_1_1builtin.html#ab4a648f6e7451af295688f243a215cd7">More...</a><br /></td></tr>
<tr class="separator:ab4a648f6e7451af295688f243a215cd7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9603510b7eff067c253eb340310c2996"><td class="memItemLeft" align="right" valign="top">const Op &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacetvm_1_1tir_1_1builtin.html#a9603510b7eff067c253eb340310c2996">tvm::tir::builtin::nd_mem_alloc_with_scope</a> ()</td></tr>
<tr class="memdesc:a9603510b7eff067c253eb340310c2996"><td class="mdescLeft">&#160;</td><td class="mdescRight">Create an Nd memory allocation with storage scope.  <a href="namespacetvm_1_1tir_1_1builtin.html#a9603510b7eff067c253eb340310c2996">More...</a><br /></td></tr>
<tr class="separator:a9603510b7eff067c253eb340310c2996"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6ea87b06a1eb1050b7503ef6cc1bab34"><td class="memItemLeft" align="right" valign="top">const Op &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacetvm_1_1tir_1_1builtin.html#a6ea87b06a1eb1050b7503ef6cc1bab34">tvm::tir::builtin::texture2d_store</a> ()</td></tr>
<tr class="memdesc:a6ea87b06a1eb1050b7503ef6cc1bab34"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="classtvm_1_1tir_1_1Store.html" title="Managed reference to StoreNode. ">Store</a> to texture 2d memory.  <a href="namespacetvm_1_1tir_1_1builtin.html#a6ea87b06a1eb1050b7503ef6cc1bab34">More...</a><br /></td></tr>
<tr class="separator:a6ea87b06a1eb1050b7503ef6cc1bab34"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae52feb3e7828262a1b8a31062642ae36"><td class="memItemLeft" align="right" valign="top">const Op &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacetvm_1_1tir_1_1builtin.html#ae52feb3e7828262a1b8a31062642ae36">tvm::tir::builtin::texture2d_load</a> ()</td></tr>
<tr class="memdesc:ae52feb3e7828262a1b8a31062642ae36"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="classtvm_1_1tir_1_1Load.html" title="Managed reference to LoadNode. ">Load</a> from texture 2d memory.  <a href="namespacetvm_1_1tir_1_1builtin.html#ae52feb3e7828262a1b8a31062642ae36">More...</a><br /></td></tr>
<tr class="separator:ae52feb3e7828262a1b8a31062642ae36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0aee850e8e98b29fbcc8f269f5136e92"><td class="memItemLeft" align="right" valign="top">const Op &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacetvm_1_1tir_1_1builtin.html#a0aee850e8e98b29fbcc8f269f5136e92">tvm::tir::builtin::mem_copy</a> ()</td></tr>
<tr class="memdesc:a0aee850e8e98b29fbcc8f269f5136e92"><td class="mdescLeft">&#160;</td><td class="mdescRight">Copy 1d memory from source to destination Same semantics as memcpy(destination, source, size) Allows for device specific implementations e.g. direct memory access (DMA)  <a href="namespacetvm_1_1tir_1_1builtin.html#a0aee850e8e98b29fbcc8f269f5136e92">More...</a><br /></td></tr>
<tr class="separator:a0aee850e8e98b29fbcc8f269f5136e92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afd453e860a10562ac2692473edde6707"><td class="memItemLeft" align="right" valign="top">const Op &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacetvm_1_1tir_1_1builtin.html#afd453e860a10562ac2692473edde6707">tvm::tir::builtin::dma_copy</a> ()</td></tr>
<tr class="memdesc:afd453e860a10562ac2692473edde6707"><td class="mdescLeft">&#160;</td><td class="mdescRight">Initiate a non-blocking DMA copy from source to destination.  <a href="namespacetvm_1_1tir_1_1builtin.html#afd453e860a10562ac2692473edde6707">More...</a><br /></td></tr>
<tr class="separator:afd453e860a10562ac2692473edde6707"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a13aefe6686345fee7d4a1633dd059806"><td class="memItemLeft" align="right" valign="top">const Op &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacetvm_1_1tir_1_1builtin.html#a13aefe6686345fee7d4a1633dd059806">tvm::tir::builtin::dma_wait</a> ()</td></tr>
<tr class="memdesc:a13aefe6686345fee7d4a1633dd059806"><td class="mdescLeft">&#160;</td><td class="mdescRight">Wait until the number of DMAs in flight is less than or equal to some maximum.  <a href="namespacetvm_1_1tir_1_1builtin.html#a13aefe6686345fee7d4a1633dd059806">More...</a><br /></td></tr>
<tr class="separator:a13aefe6686345fee7d4a1633dd059806"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0b3d8f41abba4b7dd4a9af8ec2f9acba"><td class="memItemLeft" align="right" valign="top">const Op &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacetvm_1_1tir_1_1builtin.html#a0b3d8f41abba4b7dd4a9af8ec2f9acba">tvm::tir::builtin::assume</a> ()</td></tr>
<tr class="memdesc:a0b3d8f41abba4b7dd4a9af8ec2f9acba"><td class="mdescLeft">&#160;</td><td class="mdescRight">Provide a true statement that can be used for simplifications.  <a href="namespacetvm_1_1tir_1_1builtin.html#a0b3d8f41abba4b7dd4a9af8ec2f9acba">More...</a><br /></td></tr>
<tr class="separator:a0b3d8f41abba4b7dd4a9af8ec2f9acba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a77a72a2e21fe0ea2118479924b4fb877"><td class="memItemLeft" align="right" valign="top">const Op &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacetvm_1_1tir_1_1builtin.html#a77a72a2e21fe0ea2118479924b4fb877">tvm::tir::builtin::undef</a> ()</td></tr>
<tr class="memdesc:a77a72a2e21fe0ea2118479924b4fb877"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns an initialized but arbitrary value.  <a href="namespacetvm_1_1tir_1_1builtin.html#a77a72a2e21fe0ea2118479924b4fb877">More...</a><br /></td></tr>
<tr class="separator:a77a72a2e21fe0ea2118479924b4fb877"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>TIR builtin intrinsics. </p>
<p>TIR builtin intrinsics are stored as tvm:Op. They are processed in the same way as we process Ops.</p>
<p>It is not necessary to create a function for every Op, as we can obtain them through Op::Get.</p>
<p>This file contains the most commonly used intrinsics or those that have special semantics and need compiler support. </p>
</div></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.13
</small></address>
</body>
</html>
