// Seed: 1352084155
module module_0 (
    input tri id_0,
    output wor id_1,
    input tri1 id_2,
    input supply1 id_3,
    input wor id_4
);
  logic [7:0] id_6;
  assign id_1 = id_4;
  wire id_7 = id_6[1'b0 : $realtime];
  assign id_7 = -1;
endmodule
module module_1 #(
    parameter id_10 = 32'd5,
    parameter id_14 = 32'd34
) (
    input tri id_0,
    input tri0 id_1,
    input wor id_2,
    output logic id_3,
    input wire id_4,
    input wand id_5,
    input tri1 id_6,
    output uwire id_7,
    input wire id_8,
    input wand id_9,
    input tri0 _id_10,
    input tri id_11,
    output uwire id_12,
    input tri0 id_13
    , id_18,
    output supply0 _id_14,
    output wor id_15,
    output logic id_16
);
  logic [id_14 : id_10] id_19;
  module_0 modCall_1 (
      id_6,
      id_12,
      id_2,
      id_5,
      id_1
  );
  assign modCall_1.id_0 = 0;
  always begin : LABEL_0
    if (-1) begin : LABEL_1
      if ((-1)) id_3 = new;
      id_16 <= -1;
    end else assume (1);
  end
endmodule
