Record=SheetSymbol|SourceDocument=FPGA_80A_SerialO.SchDoc|Designator=PS1|SchDesignator=PS1|FileName=PortSplitters.SchDoc
Record=SheetSymbol|SourceDocument=FPGA_80A_SerialO.SchDoc|Designator=S1|SchDesignator=S1|FileName=MCU_TSK80.SchDoc
Record=SheetSymbol|SourceDocument=FPGA_80A_SerialO.SchDoc|Designator=U_CLOCKS|SchDesignator=U_CLOCKS|FileName=CLOCKS.SCHDOC
Record=SubProject|ProjectPath=Mcu1\Mcu1.PrjEmb
Record=SheetSymbol|SourceDocument=MCU_TSK80.SchDoc|Designator=U_Decoder|SchDesignator=U_Decoder|FileName=Decoder.SCHDOC
Record=TopLevelDocument|FileName=FPGA_80A_SerialO.SchDoc
Record=NEXUS_CORE|ComponentDesignator=P1|BaseComponentDesignator=P1|DocumentName=MCU_TSK80.SchDoc|LibraryReference=TSK80A_D|SubProjectPath=Mcu1\Mcu1.PrjEmb|NEXUS_JTAG_INDEX=0|ComponentUniqueID=BSFNNRLO|Description=TSK80A OCD Microcontroller|ChildCore1=M1|Comment=TSK80A_D|Component Kind=Standard|Core Revision=1.00.00|Library Name=FPGA Processors.IntLib|Library Reference=TSK80A_D|NEXUS_CORE=Processor_OCDS|NEXUS_JTAG_DEVICE=True|NEXUS_JTAG_ORDER=0|Published=7/01/2004|Publisher=Altium Hobart Technology Centre
Record=NEXUS_CORE|ComponentDesignator=M1|BaseComponentDesignator=M1|DocumentName=MCU_TSK80.SchDoc|LibraryReference=RAM8x8K|SubProjectPath= |NEXUS_JTAG_INDEX=0|ComponentUniqueID=DYJVFSVC|Description=Single Port Random Access Memory 8192 x 8|Comment=RAM8x8K|Component Kind=Standard|Library Name=FPGA Memories.IntLib|Library Reference=RAM8x8K|Memory_ClockEdge=Rising|Memory_Depth=8192|Memory_Type=RAM_SinglePortBlock|Memory_Width=8|Nexus_Core=Memory_Program|Published=26/09/2003|Publisher=Altium Hobart Technology Center
Record=NEXUS_CORE_COMPONENT|BaseComponentDesignator=M1|DocumentName=MCU_TSK80.SchDoc|LibraryReference=RAM8x8K|SubProjectPath= |Configuration= |Description=Single Port Random Access Memory 8192 x 8|SubPartUniqueId1=DYJVFSVC|SubPartDocPath1=MCU_TSK80.SchDoc|Comment=RAM8x8K|Component Kind=Standard|Library Name=FPGA Memories.IntLib|Library Reference=RAM8x8K|Memory_ClockEdge=Rising|Memory_Depth=8192|Memory_Type=RAM_SinglePortBlock|Memory_Width=8|Nexus_Core=Memory_Program|Published=26/09/2003|Publisher=Altium Hobart Technology Center
Record=NEXUS_CORE_COMPONENT|BaseComponentDesignator=P1|DocumentName=MCU_TSK80.SchDoc|LibraryReference=TSK80A_D|SubProjectPath=Mcu1\Mcu1.PrjEmb|Configuration= |Description=TSK80A OCD Microcontroller|SubPartUniqueId1=BSFNNRLO|SubPartDocPath1=MCU_TSK80.SchDoc|ChildCore1=M1|Comment=TSK80A_D|Component Kind=Standard|Core Revision=1.00.00|Library Name=FPGA Processors.IntLib|Library Reference=TSK80A_D|NEXUS_CORE=Processor_OCDS|NEXUS_JTAG_DEVICE=True|NEXUS_JTAG_ORDER=0|Published=7/01/2004|Publisher=Altium Hobart Technology Centre
Record=Configuration|Name=Cyclone12_NB1|DeviceName=EP1C12Q240C6
Record=Configuration|Name=Spartan300_NB1|DeviceName=XC2S300E-6PQ208C
