// Seed: 4199708577
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  input wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_6;
  reg  id_7;
  tri1 id_8;
  wire id_9;
  assign id_8 = 1;
  wire  id_10;
  uwire id_11 = 1 !=? 1;
  wire  id_12;
  always_latch #0
    if (1'b0 == 1'h0)
      if (1) id_7 <= 1'b0;
      else begin
        release id_11;
      end
endmodule
module module_1;
  wire id_1;
  wire id_2;
  wire id_3;
  module_0(
      id_3, id_2, id_2, id_1, id_3
  );
endmodule
