{
  "program fragment": [
    {
      "instr No.": 0,
      "instr_in": "0x00",
      "mem_addr": 0,
      "mem_bias_in": "0xffffffec",
      "mem_inp_in": "0xffffffec",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffec",
      "mem_wgt_in": "0xffffffec"
    },
    {
      "instr No.": 1,
      "instr_in": "0x00",
      "mem_addr": 1,
      "mem_bias_in": "0x00000007",
      "mem_inp_in": "0x00000007",
      "mem_mode": 3,
      "mem_uop_in": "0x00000007",
      "mem_wgt_in": "0x00000007"
    },
    {
      "instr No.": 2,
      "instr_in": "0x00",
      "mem_addr": 2,
      "mem_bias_in": "0xffffffe2",
      "mem_inp_in": "0xffffffe2",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe2",
      "mem_wgt_in": "0xffffffe2"
    },
    {
      "instr No.": 3,
      "instr_in": "0x00",
      "mem_addr": 3,
      "mem_bias_in": "0xfffffffe",
      "mem_inp_in": "0xfffffffe",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffffe",
      "mem_wgt_in": "0xfffffffe"
    },
    {
      "instr No.": 4,
      "instr_in": "0x00",
      "mem_addr": 4,
      "mem_bias_in": "0xfffffffe",
      "mem_inp_in": "0xfffffffe",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffffe",
      "mem_wgt_in": "0xfffffffe"
    },
    {
      "instr No.": 5,
      "instr_in": "0x00",
      "mem_addr": 5,
      "mem_bias_in": "0xffffffef",
      "mem_inp_in": "0xffffffef",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffef",
      "mem_wgt_in": "0xffffffef"
    },
    {
      "instr No.": 6,
      "instr_in": "0x00",
      "mem_addr": 6,
      "mem_bias_in": "0x0000001b",
      "mem_inp_in": "0x0000001b",
      "mem_mode": 3,
      "mem_uop_in": "0x0000001b",
      "mem_wgt_in": "0x0000001b"
    },
    {
      "instr No.": 7,
      "instr_in": "0x00",
      "mem_addr": 7,
      "mem_bias_in": "0x00000007",
      "mem_inp_in": "0x00000007",
      "mem_mode": 3,
      "mem_uop_in": "0x00000007",
      "mem_wgt_in": "0x00000007"
    },
    {
      "instr No.": 8,
      "instr_in": "0x00",
      "mem_addr": 8,
      "mem_bias_in": "0x00000013",
      "mem_inp_in": "0x00000013",
      "mem_mode": 3,
      "mem_uop_in": "0x00000013",
      "mem_wgt_in": "0x00000013"
    },
    {
      "instr No.": 9,
      "instr_in": "0x00",
      "mem_addr": 9,
      "mem_bias_in": "0x00000010",
      "mem_inp_in": "0x00000010",
      "mem_mode": 3,
      "mem_uop_in": "0x00000010",
      "mem_wgt_in": "0x00000010"
    },
    {
      "instr No.": 10,
      "instr_in": "0x00",
      "mem_addr": 10,
      "mem_bias_in": "0x00000013",
      "mem_inp_in": "0x00000013",
      "mem_mode": 3,
      "mem_uop_in": "0x00000013",
      "mem_wgt_in": "0x00000013"
    },
    {
      "instr No.": 11,
      "instr_in": "0x00",
      "mem_addr": 11,
      "mem_bias_in": "0x00000014",
      "mem_inp_in": "0x00000014",
      "mem_mode": 3,
      "mem_uop_in": "0x00000014",
      "mem_wgt_in": "0x00000014"
    },
    {
      "instr No.": 12,
      "instr_in": "0x00",
      "mem_addr": 12,
      "mem_bias_in": "0xffffffe6",
      "mem_inp_in": "0xffffffe6",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe6",
      "mem_wgt_in": "0xffffffe6"
    },
    {
      "instr No.": 13,
      "instr_in": "0x00",
      "mem_addr": 13,
      "mem_bias_in": "0x00000014",
      "mem_inp_in": "0x00000014",
      "mem_mode": 3,
      "mem_uop_in": "0x00000014",
      "mem_wgt_in": "0x00000014"
    },
    {
      "instr No.": 14,
      "instr_in": "0x00",
      "mem_addr": 14,
      "mem_bias_in": "0xfffffff7",
      "mem_inp_in": "0xfffffff7",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff7",
      "mem_wgt_in": "0xfffffff7"
    },
    {
      "instr No.": 15,
      "instr_in": "0x00",
      "mem_addr": 15,
      "mem_bias_in": "0x0000001a",
      "mem_inp_in": "0x0000001a",
      "mem_mode": 3,
      "mem_uop_in": "0x0000001a",
      "mem_wgt_in": "0x0000001a"
    },
    {
      "instr No.": 16,
      "instr_in": "0x00",
      "mem_addr": 16,
      "mem_bias_in": "0xffffffe2",
      "mem_inp_in": "0xffffffe2",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe2",
      "mem_wgt_in": "0xffffffe2"
    },
    {
      "instr No.": 17,
      "instr_in": "0x00",
      "mem_addr": 17,
      "mem_bias_in": "0xffffffec",
      "mem_inp_in": "0xffffffec",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffec",
      "mem_wgt_in": "0xffffffec"
    },
    {
      "instr No.": 18,
      "instr_in": "0x00",
      "mem_addr": 18,
      "mem_bias_in": "0x0000000f",
      "mem_inp_in": "0x0000000f",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000f",
      "mem_wgt_in": "0x0000000f"
    },
    {
      "instr No.": 19,
      "instr_in": "0x00",
      "mem_addr": 19,
      "mem_bias_in": "0xffffffec",
      "mem_inp_in": "0xffffffec",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffec",
      "mem_wgt_in": "0xffffffec"
    },
    {
      "instr No.": 20,
      "instr_in": "0x00",
      "mem_addr": 20,
      "mem_bias_in": "0xffffffeb",
      "mem_inp_in": "0xffffffeb",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffeb",
      "mem_wgt_in": "0xffffffeb"
    },
    {
      "instr No.": 21,
      "instr_in": "0x00",
      "mem_addr": 21,
      "mem_bias_in": "0xffffffef",
      "mem_inp_in": "0xffffffef",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffef",
      "mem_wgt_in": "0xffffffef"
    },
    {
      "instr No.": 22,
      "instr_in": "0x00",
      "mem_addr": 22,
      "mem_bias_in": "0xfffffff4",
      "mem_inp_in": "0xfffffff4",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff4",
      "mem_wgt_in": "0xfffffff4"
    },
    {
      "instr No.": 23,
      "instr_in": "0x00",
      "mem_addr": 23,
      "mem_bias_in": "0x00000001",
      "mem_inp_in": "0x00000001",
      "mem_mode": 3,
      "mem_uop_in": "0x00000001",
      "mem_wgt_in": "0x00000001"
    },
    {
      "instr No.": 24,
      "instr_in": "0x00",
      "mem_addr": 24,
      "mem_bias_in": "0xfffffff9",
      "mem_inp_in": "0xfffffff9",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff9",
      "mem_wgt_in": "0xfffffff9"
    },
    {
      "instr No.": 25,
      "instr_in": "0x00",
      "mem_addr": 25,
      "mem_bias_in": "0x00000002",
      "mem_inp_in": "0x00000002",
      "mem_mode": 3,
      "mem_uop_in": "0x00000002",
      "mem_wgt_in": "0x00000002"
    },
    {
      "instr No.": 26,
      "instr_in": "0x00",
      "mem_addr": 26,
      "mem_bias_in": "0x00000000",
      "mem_inp_in": "0x00000000",
      "mem_mode": 3,
      "mem_uop_in": "0x00000000",
      "mem_wgt_in": "0x00000000"
    },
    {
      "instr No.": 27,
      "instr_in": "0x00",
      "mem_addr": 27,
      "mem_bias_in": "0xfffffff5",
      "mem_inp_in": "0xfffffff5",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff5",
      "mem_wgt_in": "0xfffffff5"
    },
    {
      "instr No.": 28,
      "instr_in": "0x00",
      "mem_addr": 28,
      "mem_bias_in": "0xffffffe9",
      "mem_inp_in": "0xffffffe9",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe9",
      "mem_wgt_in": "0xffffffe9"
    },
    {
      "instr No.": 29,
      "instr_in": "0x00",
      "mem_addr": 29,
      "mem_bias_in": "0xfffffffb",
      "mem_inp_in": "0xfffffffb",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffffb",
      "mem_wgt_in": "0xfffffffb"
    },
    {
      "instr No.": 30,
      "instr_in": "0x00",
      "mem_addr": 30,
      "mem_bias_in": "0x00000008",
      "mem_inp_in": "0x00000008",
      "mem_mode": 3,
      "mem_uop_in": "0x00000008",
      "mem_wgt_in": "0x00000008"
    },
    {
      "instr No.": 31,
      "instr_in": "0x00",
      "mem_addr": 31,
      "mem_bias_in": "0x00000011",
      "mem_inp_in": "0x00000011",
      "mem_mode": 3,
      "mem_uop_in": "0x00000011",
      "mem_wgt_in": "0x00000011"
    },
    {
      "instr No.": 32,
      "instr_in": "0x00",
      "mem_addr": 32,
      "mem_bias_in": "0x00000011",
      "mem_inp_in": "0x00000011",
      "mem_mode": 3,
      "mem_uop_in": "0x00000011",
      "mem_wgt_in": "0x00000011"
    },
    {
      "instr No.": 33,
      "instr_in": "0x00",
      "mem_addr": 33,
      "mem_bias_in": "0x00000005",
      "mem_inp_in": "0x00000005",
      "mem_mode": 3,
      "mem_uop_in": "0x00000005",
      "mem_wgt_in": "0x00000005"
    },
    {
      "instr No.": 34,
      "instr_in": "0x00",
      "mem_addr": 34,
      "mem_bias_in": "0x0000000b",
      "mem_inp_in": "0x0000000b",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000b",
      "mem_wgt_in": "0x0000000b"
    },
    {
      "instr No.": 35,
      "instr_in": "0x00",
      "mem_addr": 35,
      "mem_bias_in": "0x00000009",
      "mem_inp_in": "0x00000009",
      "mem_mode": 3,
      "mem_uop_in": "0x00000009",
      "mem_wgt_in": "0x00000009"
    },
    {
      "instr No.": 36,
      "instr_in": "0x00",
      "mem_addr": 36,
      "mem_bias_in": "0x00000018",
      "mem_inp_in": "0x00000018",
      "mem_mode": 3,
      "mem_uop_in": "0x00000018",
      "mem_wgt_in": "0x00000018"
    },
    {
      "instr No.": 37,
      "instr_in": "0x00",
      "mem_addr": 37,
      "mem_bias_in": "0x00000003",
      "mem_inp_in": "0x00000003",
      "mem_mode": 3,
      "mem_uop_in": "0x00000003",
      "mem_wgt_in": "0x00000003"
    },
    {
      "instr No.": 38,
      "instr_in": "0x00",
      "mem_addr": 38,
      "mem_bias_in": "0xffffffe7",
      "mem_inp_in": "0xffffffe7",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe7",
      "mem_wgt_in": "0xffffffe7"
    },
    {
      "instr No.": 39,
      "instr_in": "0x00",
      "mem_addr": 39,
      "mem_bias_in": "0x00000009",
      "mem_inp_in": "0x00000009",
      "mem_mode": 3,
      "mem_uop_in": "0x00000009",
      "mem_wgt_in": "0x00000009"
    },
    {
      "instr No.": 40,
      "instr_in": "0x00",
      "mem_addr": 40,
      "mem_bias_in": "0x00000003",
      "mem_inp_in": "0x00000003",
      "mem_mode": 3,
      "mem_uop_in": "0x00000003",
      "mem_wgt_in": "0x00000003"
    },
    {
      "instr No.": 41,
      "instr_in": "0x00",
      "mem_addr": 41,
      "mem_bias_in": "0xfffffff5",
      "mem_inp_in": "0xfffffff5",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff5",
      "mem_wgt_in": "0xfffffff5"
    },
    {
      "instr No.": 42,
      "instr_in": "0x00",
      "mem_addr": 42,
      "mem_bias_in": "0x00000011",
      "mem_inp_in": "0x00000011",
      "mem_mode": 3,
      "mem_uop_in": "0x00000011",
      "mem_wgt_in": "0x00000011"
    },
    {
      "instr No.": 43,
      "instr_in": "0x00",
      "mem_addr": 43,
      "mem_bias_in": "0xffffffef",
      "mem_inp_in": "0xffffffef",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffef",
      "mem_wgt_in": "0xffffffef"
    },
    {
      "instr No.": 44,
      "instr_in": "0x00",
      "mem_addr": 44,
      "mem_bias_in": "0x0000000e",
      "mem_inp_in": "0x0000000e",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000e",
      "mem_wgt_in": "0x0000000e"
    },
    {
      "instr No.": 45,
      "instr_in": "0x00",
      "mem_addr": 45,
      "mem_bias_in": "0x0000001b",
      "mem_inp_in": "0x0000001b",
      "mem_mode": 3,
      "mem_uop_in": "0x0000001b",
      "mem_wgt_in": "0x0000001b"
    },
    {
      "instr No.": 46,
      "instr_in": "0x00",
      "mem_addr": 46,
      "mem_bias_in": "0x00000002",
      "mem_inp_in": "0x00000002",
      "mem_mode": 3,
      "mem_uop_in": "0x00000002",
      "mem_wgt_in": "0x00000002"
    },
    {
      "instr No.": 47,
      "instr_in": "0x00",
      "mem_addr": 47,
      "mem_bias_in": "0x00000016",
      "mem_inp_in": "0x00000016",
      "mem_mode": 3,
      "mem_uop_in": "0x00000016",
      "mem_wgt_in": "0x00000016"
    },
    {
      "instr No.": 48,
      "instr_in": "0x00",
      "mem_addr": 48,
      "mem_bias_in": "0xffffffff",
      "mem_inp_in": "0xffffffff",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffff",
      "mem_wgt_in": "0xffffffff"
    },
    {
      "instr No.": 49,
      "instr_in": "0x00",
      "mem_addr": 49,
      "mem_bias_in": "0x0000001c",
      "mem_inp_in": "0x0000001c",
      "mem_mode": 3,
      "mem_uop_in": "0x0000001c",
      "mem_wgt_in": "0x0000001c"
    },
    {
      "instr No.": 50,
      "instr_in": "0x00",
      "mem_addr": 50,
      "mem_bias_in": "0xfffffff0",
      "mem_inp_in": "0xfffffff0",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff0",
      "mem_wgt_in": "0xfffffff0"
    },
    {
      "instr No.": 51,
      "instr_in": "0x00",
      "mem_addr": 51,
      "mem_bias_in": "0x00000017",
      "mem_inp_in": "0x00000017",
      "mem_mode": 3,
      "mem_uop_in": "0x00000017",
      "mem_wgt_in": "0x00000017"
    },
    {
      "instr No.": 52,
      "instr_in": "0x00",
      "mem_addr": 52,
      "mem_bias_in": "0xfffffffb",
      "mem_inp_in": "0xfffffffb",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffffb",
      "mem_wgt_in": "0xfffffffb"
    },
    {
      "instr No.": 53,
      "instr_in": "0x00",
      "mem_addr": 53,
      "mem_bias_in": "0xffffffe5",
      "mem_inp_in": "0xffffffe5",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe5",
      "mem_wgt_in": "0xffffffe5"
    },
    {
      "instr No.": 54,
      "instr_in": "0x00",
      "mem_addr": 54,
      "mem_bias_in": "0x00000003",
      "mem_inp_in": "0x00000003",
      "mem_mode": 3,
      "mem_uop_in": "0x00000003",
      "mem_wgt_in": "0x00000003"
    },
    {
      "instr No.": 55,
      "instr_in": "0x00",
      "mem_addr": 55,
      "mem_bias_in": "0x0000000f",
      "mem_inp_in": "0x0000000f",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000f",
      "mem_wgt_in": "0x0000000f"
    },
    {
      "instr No.": 56,
      "instr_in": "0x00",
      "mem_addr": 56,
      "mem_bias_in": "0x00000016",
      "mem_inp_in": "0x00000016",
      "mem_mode": 3,
      "mem_uop_in": "0x00000016",
      "mem_wgt_in": "0x00000016"
    },
    {
      "instr No.": 57,
      "instr_in": "0x00",
      "mem_addr": 57,
      "mem_bias_in": "0x00000012",
      "mem_inp_in": "0x00000012",
      "mem_mode": 3,
      "mem_uop_in": "0x00000012",
      "mem_wgt_in": "0x00000012"
    },
    {
      "instr No.": 58,
      "instr_in": "0x00",
      "mem_addr": 58,
      "mem_bias_in": "0x00000003",
      "mem_inp_in": "0x00000003",
      "mem_mode": 3,
      "mem_uop_in": "0x00000003",
      "mem_wgt_in": "0x00000003"
    },
    {
      "instr No.": 59,
      "instr_in": "0x00",
      "mem_addr": 59,
      "mem_bias_in": "0xffffffe1",
      "mem_inp_in": "0xffffffe1",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe1",
      "mem_wgt_in": "0xffffffe1"
    },
    {
      "instr No.": 60,
      "instr_in": "0x00",
      "mem_addr": 60,
      "mem_bias_in": "0xffffffeb",
      "mem_inp_in": "0xffffffeb",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffeb",
      "mem_wgt_in": "0xffffffeb"
    },
    {
      "instr No.": 61,
      "instr_in": "0x00",
      "mem_addr": 61,
      "mem_bias_in": "0x0000000e",
      "mem_inp_in": "0x0000000e",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000e",
      "mem_wgt_in": "0x0000000e"
    },
    {
      "instr No.": 62,
      "instr_in": "0x00",
      "mem_addr": 62,
      "mem_bias_in": "0x00000012",
      "mem_inp_in": "0x00000012",
      "mem_mode": 3,
      "mem_uop_in": "0x00000012",
      "mem_wgt_in": "0x00000012"
    },
    {
      "instr No.": 63,
      "instr_in": "0x00",
      "mem_addr": 63,
      "mem_bias_in": "0xfffffffa",
      "mem_inp_in": "0xfffffffa",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffffa",
      "mem_wgt_in": "0xfffffffa"
    },
    {
      "instr No.": 64,
      "instr_in": "0x00",
      "mem_addr": 64,
      "mem_bias_in": "0xfffffff1",
      "mem_inp_in": "0xfffffff1",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff1",
      "mem_wgt_in": "0xfffffff1"
    },
    {
      "instr No.": 65,
      "instr_in": "0x00",
      "mem_addr": 65,
      "mem_bias_in": "0xfffffff9",
      "mem_inp_in": "0xfffffff9",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff9",
      "mem_wgt_in": "0xfffffff9"
    },
    {
      "instr No.": 66,
      "instr_in": "0x00",
      "mem_addr": 66,
      "mem_bias_in": "0x0000001e",
      "mem_inp_in": "0x0000001e",
      "mem_mode": 3,
      "mem_uop_in": "0x0000001e",
      "mem_wgt_in": "0x0000001e"
    },
    {
      "instr No.": 67,
      "instr_in": "0x00",
      "mem_addr": 67,
      "mem_bias_in": "0x00000016",
      "mem_inp_in": "0x00000016",
      "mem_mode": 3,
      "mem_uop_in": "0x00000016",
      "mem_wgt_in": "0x00000016"
    },
    {
      "instr No.": 68,
      "instr_in": "0x00",
      "mem_addr": 68,
      "mem_bias_in": "0x00000008",
      "mem_inp_in": "0x00000008",
      "mem_mode": 3,
      "mem_uop_in": "0x00000008",
      "mem_wgt_in": "0x00000008"
    },
    {
      "instr No.": 69,
      "instr_in": "0x00",
      "mem_addr": 69,
      "mem_bias_in": "0x0000000e",
      "mem_inp_in": "0x0000000e",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000e",
      "mem_wgt_in": "0x0000000e"
    },
    {
      "instr No.": 70,
      "instr_in": "0x00",
      "mem_addr": 70,
      "mem_bias_in": "0x00000013",
      "mem_inp_in": "0x00000013",
      "mem_mode": 3,
      "mem_uop_in": "0x00000013",
      "mem_wgt_in": "0x00000013"
    },
    {
      "instr No.": 71,
      "instr_in": "0x00",
      "mem_addr": 71,
      "mem_bias_in": "0x00000005",
      "mem_inp_in": "0x00000005",
      "mem_mode": 3,
      "mem_uop_in": "0x00000005",
      "mem_wgt_in": "0x00000005"
    },
    {
      "instr No.": 72,
      "instr_in": "0x00",
      "mem_addr": 72,
      "mem_bias_in": "0x00000017",
      "mem_inp_in": "0x00000017",
      "mem_mode": 3,
      "mem_uop_in": "0x00000017",
      "mem_wgt_in": "0x00000017"
    },
    {
      "instr No.": 73,
      "instr_in": "0x00",
      "mem_addr": 73,
      "mem_bias_in": "0x00000002",
      "mem_inp_in": "0x00000002",
      "mem_mode": 3,
      "mem_uop_in": "0x00000002",
      "mem_wgt_in": "0x00000002"
    },
    {
      "instr No.": 74,
      "instr_in": "0x00",
      "mem_addr": 74,
      "mem_bias_in": "0x00000013",
      "mem_inp_in": "0x00000013",
      "mem_mode": 3,
      "mem_uop_in": "0x00000013",
      "mem_wgt_in": "0x00000013"
    },
    {
      "instr No.": 75,
      "instr_in": "0x00",
      "mem_addr": 75,
      "mem_bias_in": "0xffffffed",
      "mem_inp_in": "0xffffffed",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffed",
      "mem_wgt_in": "0xffffffed"
    },
    {
      "instr No.": 76,
      "instr_in": "0x00",
      "mem_addr": 76,
      "mem_bias_in": "0x00000016",
      "mem_inp_in": "0x00000016",
      "mem_mode": 3,
      "mem_uop_in": "0x00000016",
      "mem_wgt_in": "0x00000016"
    },
    {
      "instr No.": 77,
      "instr_in": "0x00",
      "mem_addr": 77,
      "mem_bias_in": "0xffffffec",
      "mem_inp_in": "0xffffffec",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffec",
      "mem_wgt_in": "0xffffffec"
    },
    {
      "instr No.": 78,
      "instr_in": "0x00",
      "mem_addr": 78,
      "mem_bias_in": "0xffffffe6",
      "mem_inp_in": "0xffffffe6",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe6",
      "mem_wgt_in": "0xffffffe6"
    },
    {
      "instr No.": 79,
      "instr_in": "0x00",
      "mem_addr": 79,
      "mem_bias_in": "0x0000000e",
      "mem_inp_in": "0x0000000e",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000e",
      "mem_wgt_in": "0x0000000e"
    },
    {
      "instr No.": 80,
      "instr_in": "0x00",
      "mem_addr": 80,
      "mem_bias_in": "0xffffffeb",
      "mem_inp_in": "0xffffffeb",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffeb",
      "mem_wgt_in": "0xffffffeb"
    },
    {
      "instr No.": 81,
      "instr_in": "0x00",
      "mem_addr": 81,
      "mem_bias_in": "0xffffffe7",
      "mem_inp_in": "0xffffffe7",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe7",
      "mem_wgt_in": "0xffffffe7"
    },
    {
      "instr No.": 82,
      "instr_in": "0x00",
      "mem_addr": 82,
      "mem_bias_in": "0xfffffff0",
      "mem_inp_in": "0xfffffff0",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff0",
      "mem_wgt_in": "0xfffffff0"
    },
    {
      "instr No.": 83,
      "instr_in": "0x00",
      "mem_addr": 83,
      "mem_bias_in": "0x00000007",
      "mem_inp_in": "0x00000007",
      "mem_mode": 3,
      "mem_uop_in": "0x00000007",
      "mem_wgt_in": "0x00000007"
    },
    {
      "instr No.": 84,
      "instr_in": "0x00",
      "mem_addr": 84,
      "mem_bias_in": "0xfffffff6",
      "mem_inp_in": "0xfffffff6",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff6",
      "mem_wgt_in": "0xfffffff6"
    },
    {
      "instr No.": 85,
      "instr_in": "0x00",
      "mem_addr": 85,
      "mem_bias_in": "0xfffffff7",
      "mem_inp_in": "0xfffffff7",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff7",
      "mem_wgt_in": "0xfffffff7"
    },
    {
      "instr No.": 86,
      "instr_in": "0x00",
      "mem_addr": 86,
      "mem_bias_in": "0xffffffe5",
      "mem_inp_in": "0xffffffe5",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe5",
      "mem_wgt_in": "0xffffffe5"
    },
    {
      "instr No.": 87,
      "instr_in": "0x00",
      "mem_addr": 87,
      "mem_bias_in": "0x0000001b",
      "mem_inp_in": "0x0000001b",
      "mem_mode": 3,
      "mem_uop_in": "0x0000001b",
      "mem_wgt_in": "0x0000001b"
    },
    {
      "instr No.": 88,
      "instr_in": "0x00",
      "mem_addr": 88,
      "mem_bias_in": "0xffffffeb",
      "mem_inp_in": "0xffffffeb",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffeb",
      "mem_wgt_in": "0xffffffeb"
    },
    {
      "instr No.": 89,
      "instr_in": "0x00",
      "mem_addr": 89,
      "mem_bias_in": "0xffffffee",
      "mem_inp_in": "0xffffffee",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffee",
      "mem_wgt_in": "0xffffffee"
    },
    {
      "instr No.": 90,
      "instr_in": "0x00",
      "mem_addr": 90,
      "mem_bias_in": "0xfffffffe",
      "mem_inp_in": "0xfffffffe",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffffe",
      "mem_wgt_in": "0xfffffffe"
    },
    {
      "instr No.": 91,
      "instr_in": "0x00",
      "mem_addr": 91,
      "mem_bias_in": "0xfffffff3",
      "mem_inp_in": "0xfffffff3",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff3",
      "mem_wgt_in": "0xfffffff3"
    },
    {
      "instr No.": 92,
      "instr_in": "0x00",
      "mem_addr": 92,
      "mem_bias_in": "0xffffffe3",
      "mem_inp_in": "0xffffffe3",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe3",
      "mem_wgt_in": "0xffffffe3"
    },
    {
      "instr No.": 93,
      "instr_in": "0x00",
      "mem_addr": 93,
      "mem_bias_in": "0x0000000e",
      "mem_inp_in": "0x0000000e",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000e",
      "mem_wgt_in": "0x0000000e"
    },
    {
      "instr No.": 94,
      "instr_in": "0x00",
      "mem_addr": 94,
      "mem_bias_in": "0xffffffea",
      "mem_inp_in": "0xffffffea",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffea",
      "mem_wgt_in": "0xffffffea"
    },
    {
      "instr No.": 95,
      "instr_in": "0x00",
      "mem_addr": 95,
      "mem_bias_in": "0xffffffe3",
      "mem_inp_in": "0xffffffe3",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe3",
      "mem_wgt_in": "0xffffffe3"
    },
    {
      "instr No.": 96,
      "instr_in": "0x00",
      "mem_addr": 96,
      "mem_bias_in": "0xfffffff2",
      "mem_inp_in": "0xfffffff2",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff2",
      "mem_wgt_in": "0xfffffff2"
    },
    {
      "instr No.": 97,
      "instr_in": "0x00",
      "mem_addr": 97,
      "mem_bias_in": "0xffffffec",
      "mem_inp_in": "0xffffffec",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffec",
      "mem_wgt_in": "0xffffffec"
    },
    {
      "instr No.": 98,
      "instr_in": "0x00",
      "mem_addr": 98,
      "mem_bias_in": "0x00000004",
      "mem_inp_in": "0x00000004",
      "mem_mode": 3,
      "mem_uop_in": "0x00000004",
      "mem_wgt_in": "0x00000004"
    },
    {
      "instr No.": 99,
      "instr_in": "0x00",
      "mem_addr": 99,
      "mem_bias_in": "0xffffffec",
      "mem_inp_in": "0xffffffec",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffec",
      "mem_wgt_in": "0xffffffec"
    },
    {
      "instr No.": 100,
      "instr_in": "0x00",
      "mem_addr": 100,
      "mem_bias_in": "0xfffffff8",
      "mem_inp_in": "0xfffffff8",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff8",
      "mem_wgt_in": "0xfffffff8"
    },
    {
      "instr No.": 101,
      "instr_in": "0x00",
      "mem_addr": 101,
      "mem_bias_in": "0x00000019",
      "mem_inp_in": "0x00000019",
      "mem_mode": 3,
      "mem_uop_in": "0x00000019",
      "mem_wgt_in": "0x00000019"
    },
    {
      "instr No.": 102,
      "instr_in": "0x00",
      "mem_addr": 102,
      "mem_bias_in": "0x00000006",
      "mem_inp_in": "0x00000006",
      "mem_mode": 3,
      "mem_uop_in": "0x00000006",
      "mem_wgt_in": "0x00000006"
    },
    {
      "instr No.": 103,
      "instr_in": "0x00",
      "mem_addr": 103,
      "mem_bias_in": "0x00000003",
      "mem_inp_in": "0x00000003",
      "mem_mode": 3,
      "mem_uop_in": "0x00000003",
      "mem_wgt_in": "0x00000003"
    },
    {
      "instr No.": 104,
      "instr_in": "0x00",
      "mem_addr": 104,
      "mem_bias_in": "0xfffffff7",
      "mem_inp_in": "0xfffffff7",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff7",
      "mem_wgt_in": "0xfffffff7"
    },
    {
      "instr No.": 105,
      "instr_in": "0x00",
      "mem_addr": 105,
      "mem_bias_in": "0x00000000",
      "mem_inp_in": "0x00000000",
      "mem_mode": 3,
      "mem_uop_in": "0x00000000",
      "mem_wgt_in": "0x00000000"
    },
    {
      "instr No.": 106,
      "instr_in": "0x00",
      "mem_addr": 106,
      "mem_bias_in": "0x00000002",
      "mem_inp_in": "0x00000002",
      "mem_mode": 3,
      "mem_uop_in": "0x00000002",
      "mem_wgt_in": "0x00000002"
    },
    {
      "instr No.": 107,
      "instr_in": "0x00",
      "mem_addr": 107,
      "mem_bias_in": "0x00000016",
      "mem_inp_in": "0x00000016",
      "mem_mode": 3,
      "mem_uop_in": "0x00000016",
      "mem_wgt_in": "0x00000016"
    },
    {
      "instr No.": 108,
      "instr_in": "0x00",
      "mem_addr": 108,
      "mem_bias_in": "0xffffffe8",
      "mem_inp_in": "0xffffffe8",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe8",
      "mem_wgt_in": "0xffffffe8"
    },
    {
      "instr No.": 109,
      "instr_in": "0x00",
      "mem_addr": 109,
      "mem_bias_in": "0x0000000e",
      "mem_inp_in": "0x0000000e",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000e",
      "mem_wgt_in": "0x0000000e"
    },
    {
      "instr No.": 110,
      "instr_in": "0x00",
      "mem_addr": 110,
      "mem_bias_in": "0x0000000b",
      "mem_inp_in": "0x0000000b",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000b",
      "mem_wgt_in": "0x0000000b"
    },
    {
      "instr No.": 111,
      "instr_in": "0x00",
      "mem_addr": 111,
      "mem_bias_in": "0x0000000a",
      "mem_inp_in": "0x0000000a",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000a",
      "mem_wgt_in": "0x0000000a"
    },
    {
      "instr No.": 112,
      "instr_in": "0x00",
      "mem_addr": 112,
      "mem_bias_in": "0x0000000c",
      "mem_inp_in": "0x0000000c",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000c",
      "mem_wgt_in": "0x0000000c"
    },
    {
      "instr No.": 113,
      "instr_in": "0x00",
      "mem_addr": 113,
      "mem_bias_in": "0x00000014",
      "mem_inp_in": "0x00000014",
      "mem_mode": 3,
      "mem_uop_in": "0x00000014",
      "mem_wgt_in": "0x00000014"
    },
    {
      "instr No.": 114,
      "instr_in": "0x00",
      "mem_addr": 114,
      "mem_bias_in": "0xfffffff6",
      "mem_inp_in": "0xfffffff6",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff6",
      "mem_wgt_in": "0xfffffff6"
    },
    {
      "instr No.": 115,
      "instr_in": "0x00",
      "mem_addr": 115,
      "mem_bias_in": "0x00000005",
      "mem_inp_in": "0x00000005",
      "mem_mode": 3,
      "mem_uop_in": "0x00000005",
      "mem_wgt_in": "0x00000005"
    },
    {
      "instr No.": 116,
      "instr_in": "0x00",
      "mem_addr": 116,
      "mem_bias_in": "0x00000004",
      "mem_inp_in": "0x00000004",
      "mem_mode": 3,
      "mem_uop_in": "0x00000004",
      "mem_wgt_in": "0x00000004"
    },
    {
      "instr No.": 117,
      "instr_in": "0x00",
      "mem_addr": 117,
      "mem_bias_in": "0xffffffed",
      "mem_inp_in": "0xffffffed",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffed",
      "mem_wgt_in": "0xffffffed"
    },
    {
      "instr No.": 118,
      "instr_in": "0x00",
      "mem_addr": 118,
      "mem_bias_in": "0x00000003",
      "mem_inp_in": "0x00000003",
      "mem_mode": 3,
      "mem_uop_in": "0x00000003",
      "mem_wgt_in": "0x00000003"
    },
    {
      "instr No.": 119,
      "instr_in": "0x00",
      "mem_addr": 119,
      "mem_bias_in": "0xffffffee",
      "mem_inp_in": "0xffffffee",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffee",
      "mem_wgt_in": "0xffffffee"
    },
    {
      "instr No.": 120,
      "instr_in": "0x00",
      "mem_addr": 120,
      "mem_bias_in": "0xffffffe0",
      "mem_inp_in": "0xffffffe0",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe0",
      "mem_wgt_in": "0xffffffe0"
    },
    {
      "instr No.": 121,
      "instr_in": "0x00",
      "mem_addr": 121,
      "mem_bias_in": "0xffffffe0",
      "mem_inp_in": "0xffffffe0",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe0",
      "mem_wgt_in": "0xffffffe0"
    },
    {
      "instr No.": 122,
      "instr_in": "0x00",
      "mem_addr": 122,
      "mem_bias_in": "0x0000001a",
      "mem_inp_in": "0x0000001a",
      "mem_mode": 3,
      "mem_uop_in": "0x0000001a",
      "mem_wgt_in": "0x0000001a"
    },
    {
      "instr No.": 123,
      "instr_in": "0x00",
      "mem_addr": 123,
      "mem_bias_in": "0xfffffff5",
      "mem_inp_in": "0xfffffff5",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff5",
      "mem_wgt_in": "0xfffffff5"
    },
    {
      "instr No.": 124,
      "instr_in": "0x00",
      "mem_addr": 124,
      "mem_bias_in": "0xfffffff8",
      "mem_inp_in": "0xfffffff8",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff8",
      "mem_wgt_in": "0xfffffff8"
    },
    {
      "instr No.": 125,
      "instr_in": "0x00",
      "mem_addr": 125,
      "mem_bias_in": "0x00000004",
      "mem_inp_in": "0x00000004",
      "mem_mode": 3,
      "mem_uop_in": "0x00000004",
      "mem_wgt_in": "0x00000004"
    },
    {
      "instr No.": 126,
      "instr_in": "0x00",
      "mem_addr": 126,
      "mem_bias_in": "0xfffffff7",
      "mem_inp_in": "0xfffffff7",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff7",
      "mem_wgt_in": "0xfffffff7"
    },
    {
      "instr No.": 127,
      "instr_in": "0x00",
      "mem_addr": 127,
      "mem_bias_in": "0x00000014",
      "mem_inp_in": "0x00000014",
      "mem_mode": 3,
      "mem_uop_in": "0x00000014",
      "mem_wgt_in": "0x00000014"
    },
    {
      "instr No.": 128,
      "instr_in": "0x00",
      "mem_addr": 128,
      "mem_bias_in": "0xfffffffd",
      "mem_inp_in": "0xfffffffd",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffffd",
      "mem_wgt_in": "0xfffffffd"
    },
    {
      "instr No.": 129,
      "instr_in": "0x00",
      "mem_addr": 129,
      "mem_bias_in": "0xffffffe6",
      "mem_inp_in": "0xffffffe6",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe6",
      "mem_wgt_in": "0xffffffe6"
    },
    {
      "instr No.": 130,
      "instr_in": "0x00",
      "mem_addr": 130,
      "mem_bias_in": "0xffffffe4",
      "mem_inp_in": "0xffffffe4",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe4",
      "mem_wgt_in": "0xffffffe4"
    },
    {
      "instr No.": 131,
      "instr_in": "0x00",
      "mem_addr": 131,
      "mem_bias_in": "0x00000013",
      "mem_inp_in": "0x00000013",
      "mem_mode": 3,
      "mem_uop_in": "0x00000013",
      "mem_wgt_in": "0x00000013"
    },
    {
      "instr No.": 132,
      "instr_in": "0x00",
      "mem_addr": 132,
      "mem_bias_in": "0x0000000e",
      "mem_inp_in": "0x0000000e",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000e",
      "mem_wgt_in": "0x0000000e"
    },
    {
      "instr No.": 133,
      "instr_in": "0x00",
      "mem_addr": 133,
      "mem_bias_in": "0xffffffec",
      "mem_inp_in": "0xffffffec",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffec",
      "mem_wgt_in": "0xffffffec"
    },
    {
      "instr No.": 134,
      "instr_in": "0x00",
      "mem_addr": 134,
      "mem_bias_in": "0xffffffe9",
      "mem_inp_in": "0xffffffe9",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe9",
      "mem_wgt_in": "0xffffffe9"
    },
    {
      "instr No.": 135,
      "instr_in": "0x00",
      "mem_addr": 135,
      "mem_bias_in": "0x0000000c",
      "mem_inp_in": "0x0000000c",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000c",
      "mem_wgt_in": "0x0000000c"
    },
    {
      "instr No.": 136,
      "instr_in": "0x00",
      "mem_addr": 136,
      "mem_bias_in": "0x0000000b",
      "mem_inp_in": "0x0000000b",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000b",
      "mem_wgt_in": "0x0000000b"
    },
    {
      "instr No.": 137,
      "instr_in": "0x00",
      "mem_addr": 137,
      "mem_bias_in": "0xfffffff7",
      "mem_inp_in": "0xfffffff7",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff7",
      "mem_wgt_in": "0xfffffff7"
    },
    {
      "instr No.": 138,
      "instr_in": "0x00",
      "mem_addr": 138,
      "mem_bias_in": "0x00000004",
      "mem_inp_in": "0x00000004",
      "mem_mode": 3,
      "mem_uop_in": "0x00000004",
      "mem_wgt_in": "0x00000004"
    },
    {
      "instr No.": 139,
      "instr_in": "0x00",
      "mem_addr": 139,
      "mem_bias_in": "0xfffffff2",
      "mem_inp_in": "0xfffffff2",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff2",
      "mem_wgt_in": "0xfffffff2"
    },
    {
      "instr No.": 140,
      "instr_in": "0x00",
      "mem_addr": 140,
      "mem_bias_in": "0xffffffea",
      "mem_inp_in": "0xffffffea",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffea",
      "mem_wgt_in": "0xffffffea"
    },
    {
      "instr No.": 141,
      "instr_in": "0x00",
      "mem_addr": 141,
      "mem_bias_in": "0x0000000a",
      "mem_inp_in": "0x0000000a",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000a",
      "mem_wgt_in": "0x0000000a"
    },
    {
      "instr No.": 142,
      "instr_in": "0x00",
      "mem_addr": 142,
      "mem_bias_in": "0x0000001a",
      "mem_inp_in": "0x0000001a",
      "mem_mode": 3,
      "mem_uop_in": "0x0000001a",
      "mem_wgt_in": "0x0000001a"
    },
    {
      "instr No.": 143,
      "instr_in": "0x00",
      "mem_addr": 143,
      "mem_bias_in": "0x00000012",
      "mem_inp_in": "0x00000012",
      "mem_mode": 3,
      "mem_uop_in": "0x00000012",
      "mem_wgt_in": "0x00000012"
    },
    {
      "instr No.": 144,
      "instr_in": "0x00",
      "mem_addr": 144,
      "mem_bias_in": "0x0000000b",
      "mem_inp_in": "0x0000000b",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000b",
      "mem_wgt_in": "0x0000000b"
    },
    {
      "instr No.": 145,
      "instr_in": "0x00",
      "mem_addr": 145,
      "mem_bias_in": "0xffffffec",
      "mem_inp_in": "0xffffffec",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffec",
      "mem_wgt_in": "0xffffffec"
    },
    {
      "instr No.": 146,
      "instr_in": "0x00",
      "mem_addr": 146,
      "mem_bias_in": "0xffffffea",
      "mem_inp_in": "0xffffffea",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffea",
      "mem_wgt_in": "0xffffffea"
    },
    {
      "instr No.": 147,
      "instr_in": "0x00",
      "mem_addr": 147,
      "mem_bias_in": "0x00000017",
      "mem_inp_in": "0x00000017",
      "mem_mode": 3,
      "mem_uop_in": "0x00000017",
      "mem_wgt_in": "0x00000017"
    },
    {
      "instr No.": 148,
      "instr_in": "0x00",
      "mem_addr": 148,
      "mem_bias_in": "0x0000000c",
      "mem_inp_in": "0x0000000c",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000c",
      "mem_wgt_in": "0x0000000c"
    },
    {
      "instr No.": 149,
      "instr_in": "0x00",
      "mem_addr": 149,
      "mem_bias_in": "0x0000000e",
      "mem_inp_in": "0x0000000e",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000e",
      "mem_wgt_in": "0x0000000e"
    },
    {
      "instr No.": 150,
      "instr_in": "0x00",
      "mem_addr": 150,
      "mem_bias_in": "0x00000005",
      "mem_inp_in": "0x00000005",
      "mem_mode": 3,
      "mem_uop_in": "0x00000005",
      "mem_wgt_in": "0x00000005"
    },
    {
      "instr No.": 151,
      "instr_in": "0x00",
      "mem_addr": 151,
      "mem_bias_in": "0x0000000f",
      "mem_inp_in": "0x0000000f",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000f",
      "mem_wgt_in": "0x0000000f"
    },
    {
      "instr No.": 152,
      "instr_in": "0x00",
      "mem_addr": 152,
      "mem_bias_in": "0x0000001d",
      "mem_inp_in": "0x0000001d",
      "mem_mode": 3,
      "mem_uop_in": "0x0000001d",
      "mem_wgt_in": "0x0000001d"
    },
    {
      "instr No.": 153,
      "instr_in": "0x00",
      "mem_addr": 153,
      "mem_bias_in": "0xffffffee",
      "mem_inp_in": "0xffffffee",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffee",
      "mem_wgt_in": "0xffffffee"
    },
    {
      "instr No.": 154,
      "instr_in": "0x00",
      "mem_addr": 154,
      "mem_bias_in": "0xfffffffe",
      "mem_inp_in": "0xfffffffe",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffffe",
      "mem_wgt_in": "0xfffffffe"
    },
    {
      "instr No.": 155,
      "instr_in": "0x00",
      "mem_addr": 155,
      "mem_bias_in": "0xffffffee",
      "mem_inp_in": "0xffffffee",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffee",
      "mem_wgt_in": "0xffffffee"
    },
    {
      "instr No.": 156,
      "instr_in": "0x00",
      "mem_addr": 156,
      "mem_bias_in": "0x00000012",
      "mem_inp_in": "0x00000012",
      "mem_mode": 3,
      "mem_uop_in": "0x00000012",
      "mem_wgt_in": "0x00000012"
    },
    {
      "instr No.": 157,
      "instr_in": "0x00",
      "mem_addr": 157,
      "mem_bias_in": "0xfffffff8",
      "mem_inp_in": "0xfffffff8",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff8",
      "mem_wgt_in": "0xfffffff8"
    },
    {
      "instr No.": 158,
      "instr_in": "0x00",
      "mem_addr": 158,
      "mem_bias_in": "0xffffffe1",
      "mem_inp_in": "0xffffffe1",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe1",
      "mem_wgt_in": "0xffffffe1"
    },
    {
      "instr No.": 159,
      "instr_in": "0x00",
      "mem_addr": 159,
      "mem_bias_in": "0x00000016",
      "mem_inp_in": "0x00000016",
      "mem_mode": 3,
      "mem_uop_in": "0x00000016",
      "mem_wgt_in": "0x00000016"
    },
    {
      "instr No.": 160,
      "instr_in": "0x00",
      "mem_addr": 160,
      "mem_bias_in": "0xfffffffb",
      "mem_inp_in": "0xfffffffb",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffffb",
      "mem_wgt_in": "0xfffffffb"
    },
    {
      "instr No.": 161,
      "instr_in": "0x00",
      "mem_addr": 161,
      "mem_bias_in": "0xffffffef",
      "mem_inp_in": "0xffffffef",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffef",
      "mem_wgt_in": "0xffffffef"
    },
    {
      "instr No.": 162,
      "instr_in": "0x00",
      "mem_addr": 162,
      "mem_bias_in": "0xffffffe6",
      "mem_inp_in": "0xffffffe6",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe6",
      "mem_wgt_in": "0xffffffe6"
    },
    {
      "instr No.": 163,
      "instr_in": "0x00",
      "mem_addr": 163,
      "mem_bias_in": "0x00000013",
      "mem_inp_in": "0x00000013",
      "mem_mode": 3,
      "mem_uop_in": "0x00000013",
      "mem_wgt_in": "0x00000013"
    },
    {
      "instr No.": 164,
      "instr_in": "0x00",
      "mem_addr": 164,
      "mem_bias_in": "0xfffffff3",
      "mem_inp_in": "0xfffffff3",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff3",
      "mem_wgt_in": "0xfffffff3"
    },
    {
      "instr No.": 165,
      "instr_in": "0x00",
      "mem_addr": 165,
      "mem_bias_in": "0x0000000e",
      "mem_inp_in": "0x0000000e",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000e",
      "mem_wgt_in": "0x0000000e"
    },
    {
      "instr No.": 166,
      "instr_in": "0x00",
      "mem_addr": 166,
      "mem_bias_in": "0xffffffe3",
      "mem_inp_in": "0xffffffe3",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe3",
      "mem_wgt_in": "0xffffffe3"
    },
    {
      "instr No.": 167,
      "instr_in": "0x00",
      "mem_addr": 167,
      "mem_bias_in": "0xffffffe7",
      "mem_inp_in": "0xffffffe7",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe7",
      "mem_wgt_in": "0xffffffe7"
    },
    {
      "instr No.": 168,
      "instr_in": "0x00",
      "mem_addr": 168,
      "mem_bias_in": "0xfffffffb",
      "mem_inp_in": "0xfffffffb",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffffb",
      "mem_wgt_in": "0xfffffffb"
    },
    {
      "instr No.": 169,
      "instr_in": "0x00",
      "mem_addr": 169,
      "mem_bias_in": "0xffffffee",
      "mem_inp_in": "0xffffffee",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffee",
      "mem_wgt_in": "0xffffffee"
    },
    {
      "instr No.": 170,
      "instr_in": "0x00",
      "mem_addr": 170,
      "mem_bias_in": "0x00000004",
      "mem_inp_in": "0x00000004",
      "mem_mode": 3,
      "mem_uop_in": "0x00000004",
      "mem_wgt_in": "0x00000004"
    },
    {
      "instr No.": 171,
      "instr_in": "0x00",
      "mem_addr": 171,
      "mem_bias_in": "0x0000000a",
      "mem_inp_in": "0x0000000a",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000a",
      "mem_wgt_in": "0x0000000a"
    },
    {
      "instr No.": 172,
      "instr_in": "0x00",
      "mem_addr": 172,
      "mem_bias_in": "0x00000005",
      "mem_inp_in": "0x00000005",
      "mem_mode": 3,
      "mem_uop_in": "0x00000005",
      "mem_wgt_in": "0x00000005"
    },
    {
      "instr No.": 173,
      "instr_in": "0x00",
      "mem_addr": 173,
      "mem_bias_in": "0xffffffe7",
      "mem_inp_in": "0xffffffe7",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe7",
      "mem_wgt_in": "0xffffffe7"
    },
    {
      "instr No.": 174,
      "instr_in": "0x00",
      "mem_addr": 174,
      "mem_bias_in": "0xfffffffa",
      "mem_inp_in": "0xfffffffa",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffffa",
      "mem_wgt_in": "0xfffffffa"
    },
    {
      "instr No.": 175,
      "instr_in": "0x00",
      "mem_addr": 175,
      "mem_bias_in": "0xffffffef",
      "mem_inp_in": "0xffffffef",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffef",
      "mem_wgt_in": "0xffffffef"
    },
    {
      "instr No.": 176,
      "instr_in": "0x00",
      "mem_addr": 176,
      "mem_bias_in": "0x00000010",
      "mem_inp_in": "0x00000010",
      "mem_mode": 3,
      "mem_uop_in": "0x00000010",
      "mem_wgt_in": "0x00000010"
    },
    {
      "instr No.": 177,
      "instr_in": "0x00",
      "mem_addr": 177,
      "mem_bias_in": "0xfffffff7",
      "mem_inp_in": "0xfffffff7",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff7",
      "mem_wgt_in": "0xfffffff7"
    },
    {
      "instr No.": 178,
      "instr_in": "0x00",
      "mem_addr": 178,
      "mem_bias_in": "0xfffffff5",
      "mem_inp_in": "0xfffffff5",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff5",
      "mem_wgt_in": "0xfffffff5"
    },
    {
      "instr No.": 179,
      "instr_in": "0x00",
      "mem_addr": 179,
      "mem_bias_in": "0x00000007",
      "mem_inp_in": "0x00000007",
      "mem_mode": 3,
      "mem_uop_in": "0x00000007",
      "mem_wgt_in": "0x00000007"
    },
    {
      "instr No.": 180,
      "instr_in": "0x00",
      "mem_addr": 180,
      "mem_bias_in": "0xfffffff8",
      "mem_inp_in": "0xfffffff8",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff8",
      "mem_wgt_in": "0xfffffff8"
    },
    {
      "instr No.": 181,
      "instr_in": "0x00",
      "mem_addr": 181,
      "mem_bias_in": "0xffffffe4",
      "mem_inp_in": "0xffffffe4",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe4",
      "mem_wgt_in": "0xffffffe4"
    },
    {
      "instr No.": 182,
      "instr_in": "0x00",
      "mem_addr": 182,
      "mem_bias_in": "0x00000012",
      "mem_inp_in": "0x00000012",
      "mem_mode": 3,
      "mem_uop_in": "0x00000012",
      "mem_wgt_in": "0x00000012"
    },
    {
      "instr No.": 183,
      "instr_in": "0x00",
      "mem_addr": 183,
      "mem_bias_in": "0x00000006",
      "mem_inp_in": "0x00000006",
      "mem_mode": 3,
      "mem_uop_in": "0x00000006",
      "mem_wgt_in": "0x00000006"
    },
    {
      "instr No.": 184,
      "instr_in": "0x00",
      "mem_addr": 184,
      "mem_bias_in": "0x0000000a",
      "mem_inp_in": "0x0000000a",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000a",
      "mem_wgt_in": "0x0000000a"
    },
    {
      "instr No.": 185,
      "instr_in": "0x00",
      "mem_addr": 185,
      "mem_bias_in": "0xffffffe0",
      "mem_inp_in": "0xffffffe0",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe0",
      "mem_wgt_in": "0xffffffe0"
    },
    {
      "instr No.": 186,
      "instr_in": "0x00",
      "mem_addr": 186,
      "mem_bias_in": "0x00000013",
      "mem_inp_in": "0x00000013",
      "mem_mode": 3,
      "mem_uop_in": "0x00000013",
      "mem_wgt_in": "0x00000013"
    },
    {
      "instr No.": 187,
      "instr_in": "0x00",
      "mem_addr": 187,
      "mem_bias_in": "0xffffffe7",
      "mem_inp_in": "0xffffffe7",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe7",
      "mem_wgt_in": "0xffffffe7"
    },
    {
      "instr No.": 188,
      "instr_in": "0x00",
      "mem_addr": 188,
      "mem_bias_in": "0x00000019",
      "mem_inp_in": "0x00000019",
      "mem_mode": 3,
      "mem_uop_in": "0x00000019",
      "mem_wgt_in": "0x00000019"
    },
    {
      "instr No.": 189,
      "instr_in": "0x00",
      "mem_addr": 189,
      "mem_bias_in": "0xfffffff1",
      "mem_inp_in": "0xfffffff1",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff1",
      "mem_wgt_in": "0xfffffff1"
    },
    {
      "instr No.": 190,
      "instr_in": "0x00",
      "mem_addr": 190,
      "mem_bias_in": "0x00000011",
      "mem_inp_in": "0x00000011",
      "mem_mode": 3,
      "mem_uop_in": "0x00000011",
      "mem_wgt_in": "0x00000011"
    },
    {
      "instr No.": 191,
      "instr_in": "0x00",
      "mem_addr": 191,
      "mem_bias_in": "0xffffffef",
      "mem_inp_in": "0xffffffef",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffef",
      "mem_wgt_in": "0xffffffef"
    },
    {
      "instr No.": 192,
      "instr_in": "0x00",
      "mem_addr": 192,
      "mem_bias_in": "0x00000012",
      "mem_inp_in": "0x00000012",
      "mem_mode": 3,
      "mem_uop_in": "0x00000012",
      "mem_wgt_in": "0x00000012"
    },
    {
      "instr No.": 193,
      "instr_in": "0x00",
      "mem_addr": 193,
      "mem_bias_in": "0x0000000e",
      "mem_inp_in": "0x0000000e",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000e",
      "mem_wgt_in": "0x0000000e"
    },
    {
      "instr No.": 194,
      "instr_in": "0x00",
      "mem_addr": 194,
      "mem_bias_in": "0xfffffff3",
      "mem_inp_in": "0xfffffff3",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff3",
      "mem_wgt_in": "0xfffffff3"
    },
    {
      "instr No.": 195,
      "instr_in": "0x00",
      "mem_addr": 195,
      "mem_bias_in": "0xfffffff4",
      "mem_inp_in": "0xfffffff4",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff4",
      "mem_wgt_in": "0xfffffff4"
    },
    {
      "instr No.": 196,
      "instr_in": "0x00",
      "mem_addr": 196,
      "mem_bias_in": "0x00000010",
      "mem_inp_in": "0x00000010",
      "mem_mode": 3,
      "mem_uop_in": "0x00000010",
      "mem_wgt_in": "0x00000010"
    },
    {
      "instr No.": 197,
      "instr_in": "0x00",
      "mem_addr": 197,
      "mem_bias_in": "0x00000008",
      "mem_inp_in": "0x00000008",
      "mem_mode": 3,
      "mem_uop_in": "0x00000008",
      "mem_wgt_in": "0x00000008"
    },
    {
      "instr No.": 198,
      "instr_in": "0x00",
      "mem_addr": 198,
      "mem_bias_in": "0x0000001d",
      "mem_inp_in": "0x0000001d",
      "mem_mode": 3,
      "mem_uop_in": "0x0000001d",
      "mem_wgt_in": "0x0000001d"
    },
    {
      "instr No.": 199,
      "instr_in": "0x00",
      "mem_addr": 199,
      "mem_bias_in": "0x0000001c",
      "mem_inp_in": "0x0000001c",
      "mem_mode": 3,
      "mem_uop_in": "0x0000001c",
      "mem_wgt_in": "0x0000001c"
    },
    {
      "instr No.": 200,
      "instr_in": "0x00",
      "mem_addr": 200,
      "mem_bias_in": "0xffffffef",
      "mem_inp_in": "0xffffffef",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffef",
      "mem_wgt_in": "0xffffffef"
    },
    {
      "instr No.": 201,
      "instr_in": "0x00",
      "mem_addr": 201,
      "mem_bias_in": "0xffffffee",
      "mem_inp_in": "0xffffffee",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffee",
      "mem_wgt_in": "0xffffffee"
    },
    {
      "instr No.": 202,
      "instr_in": "0x00",
      "mem_addr": 202,
      "mem_bias_in": "0xffffffe8",
      "mem_inp_in": "0xffffffe8",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe8",
      "mem_wgt_in": "0xffffffe8"
    },
    {
      "instr No.": 203,
      "instr_in": "0x00",
      "mem_addr": 203,
      "mem_bias_in": "0xffffffe5",
      "mem_inp_in": "0xffffffe5",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe5",
      "mem_wgt_in": "0xffffffe5"
    },
    {
      "instr No.": 204,
      "instr_in": "0x00",
      "mem_addr": 204,
      "mem_bias_in": "0xffffffe1",
      "mem_inp_in": "0xffffffe1",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe1",
      "mem_wgt_in": "0xffffffe1"
    },
    {
      "instr No.": 205,
      "instr_in": "0x00",
      "mem_addr": 205,
      "mem_bias_in": "0xffffffee",
      "mem_inp_in": "0xffffffee",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffee",
      "mem_wgt_in": "0xffffffee"
    },
    {
      "instr No.": 206,
      "instr_in": "0x00",
      "mem_addr": 206,
      "mem_bias_in": "0x00000014",
      "mem_inp_in": "0x00000014",
      "mem_mode": 3,
      "mem_uop_in": "0x00000014",
      "mem_wgt_in": "0x00000014"
    },
    {
      "instr No.": 207,
      "instr_in": "0x00",
      "mem_addr": 207,
      "mem_bias_in": "0xffffffe8",
      "mem_inp_in": "0xffffffe8",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe8",
      "mem_wgt_in": "0xffffffe8"
    },
    {
      "instr No.": 208,
      "instr_in": "0x00",
      "mem_addr": 208,
      "mem_bias_in": "0x00000004",
      "mem_inp_in": "0x00000004",
      "mem_mode": 3,
      "mem_uop_in": "0x00000004",
      "mem_wgt_in": "0x00000004"
    },
    {
      "instr No.": 209,
      "instr_in": "0x00",
      "mem_addr": 209,
      "mem_bias_in": "0xfffffffc",
      "mem_inp_in": "0xfffffffc",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffffc",
      "mem_wgt_in": "0xfffffffc"
    },
    {
      "instr No.": 210,
      "instr_in": "0x00",
      "mem_addr": 210,
      "mem_bias_in": "0xfffffffe",
      "mem_inp_in": "0xfffffffe",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffffe",
      "mem_wgt_in": "0xfffffffe"
    },
    {
      "instr No.": 211,
      "instr_in": "0x00",
      "mem_addr": 211,
      "mem_bias_in": "0x0000001c",
      "mem_inp_in": "0x0000001c",
      "mem_mode": 3,
      "mem_uop_in": "0x0000001c",
      "mem_wgt_in": "0x0000001c"
    },
    {
      "instr No.": 212,
      "instr_in": "0x00",
      "mem_addr": 212,
      "mem_bias_in": "0xffffffef",
      "mem_inp_in": "0xffffffef",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffef",
      "mem_wgt_in": "0xffffffef"
    },
    {
      "instr No.": 213,
      "instr_in": "0x00",
      "mem_addr": 213,
      "mem_bias_in": "0xfffffff4",
      "mem_inp_in": "0xfffffff4",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff4",
      "mem_wgt_in": "0xfffffff4"
    },
    {
      "instr No.": 214,
      "instr_in": "0x00",
      "mem_addr": 214,
      "mem_bias_in": "0x00000012",
      "mem_inp_in": "0x00000012",
      "mem_mode": 3,
      "mem_uop_in": "0x00000012",
      "mem_wgt_in": "0x00000012"
    },
    {
      "instr No.": 215,
      "instr_in": "0x00",
      "mem_addr": 215,
      "mem_bias_in": "0x0000001b",
      "mem_inp_in": "0x0000001b",
      "mem_mode": 3,
      "mem_uop_in": "0x0000001b",
      "mem_wgt_in": "0x0000001b"
    },
    {
      "instr No.": 216,
      "instr_in": "0x00",
      "mem_addr": 216,
      "mem_bias_in": "0x0000000f",
      "mem_inp_in": "0x0000000f",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000f",
      "mem_wgt_in": "0x0000000f"
    },
    {
      "instr No.": 217,
      "instr_in": "0x00",
      "mem_addr": 217,
      "mem_bias_in": "0x00000000",
      "mem_inp_in": "0x00000000",
      "mem_mode": 3,
      "mem_uop_in": "0x00000000",
      "mem_wgt_in": "0x00000000"
    },
    {
      "instr No.": 218,
      "instr_in": "0x00",
      "mem_addr": 218,
      "mem_bias_in": "0x00000000",
      "mem_inp_in": "0x00000000",
      "mem_mode": 3,
      "mem_uop_in": "0x00000000",
      "mem_wgt_in": "0x00000000"
    },
    {
      "instr No.": 219,
      "instr_in": "0x00",
      "mem_addr": 219,
      "mem_bias_in": "0xffffffe6",
      "mem_inp_in": "0xffffffe6",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe6",
      "mem_wgt_in": "0xffffffe6"
    },
    {
      "instr No.": 220,
      "instr_in": "0x00",
      "mem_addr": 220,
      "mem_bias_in": "0xfffffff4",
      "mem_inp_in": "0xfffffff4",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff4",
      "mem_wgt_in": "0xfffffff4"
    },
    {
      "instr No.": 221,
      "instr_in": "0x00",
      "mem_addr": 221,
      "mem_bias_in": "0xfffffff8",
      "mem_inp_in": "0xfffffff8",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff8",
      "mem_wgt_in": "0xfffffff8"
    },
    {
      "instr No.": 222,
      "instr_in": "0x00",
      "mem_addr": 222,
      "mem_bias_in": "0xffffffef",
      "mem_inp_in": "0xffffffef",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffef",
      "mem_wgt_in": "0xffffffef"
    },
    {
      "instr No.": 223,
      "instr_in": "0x00",
      "mem_addr": 223,
      "mem_bias_in": "0xffffffe9",
      "mem_inp_in": "0xffffffe9",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe9",
      "mem_wgt_in": "0xffffffe9"
    },
    {
      "instr No.": 224,
      "instr_in": "0x00",
      "mem_addr": 224,
      "mem_bias_in": "0xffffffeb",
      "mem_inp_in": "0xffffffeb",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffeb",
      "mem_wgt_in": "0xffffffeb"
    },
    {
      "instr No.": 225,
      "instr_in": "0x00",
      "mem_addr": 225,
      "mem_bias_in": "0x0000000c",
      "mem_inp_in": "0x0000000c",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000c",
      "mem_wgt_in": "0x0000000c"
    },
    {
      "instr No.": 226,
      "instr_in": "0x00",
      "mem_addr": 226,
      "mem_bias_in": "0xfffffff3",
      "mem_inp_in": "0xfffffff3",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff3",
      "mem_wgt_in": "0xfffffff3"
    },
    {
      "instr No.": 227,
      "instr_in": "0x00",
      "mem_addr": 227,
      "mem_bias_in": "0xfffffffe",
      "mem_inp_in": "0xfffffffe",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffffe",
      "mem_wgt_in": "0xfffffffe"
    },
    {
      "instr No.": 228,
      "instr_in": "0x00",
      "mem_addr": 228,
      "mem_bias_in": "0x0000000b",
      "mem_inp_in": "0x0000000b",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000b",
      "mem_wgt_in": "0x0000000b"
    },
    {
      "instr No.": 229,
      "instr_in": "0x00",
      "mem_addr": 229,
      "mem_bias_in": "0xffffffe2",
      "mem_inp_in": "0xffffffe2",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe2",
      "mem_wgt_in": "0xffffffe2"
    },
    {
      "instr No.": 230,
      "instr_in": "0x00",
      "mem_addr": 230,
      "mem_bias_in": "0xfffffffe",
      "mem_inp_in": "0xfffffffe",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffffe",
      "mem_wgt_in": "0xfffffffe"
    },
    {
      "instr No.": 231,
      "instr_in": "0x00",
      "mem_addr": 231,
      "mem_bias_in": "0xfffffff3",
      "mem_inp_in": "0xfffffff3",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff3",
      "mem_wgt_in": "0xfffffff3"
    },
    {
      "instr No.": 232,
      "instr_in": "0x00",
      "mem_addr": 232,
      "mem_bias_in": "0x0000000f",
      "mem_inp_in": "0x0000000f",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000f",
      "mem_wgt_in": "0x0000000f"
    },
    {
      "instr No.": 233,
      "instr_in": "0x00",
      "mem_addr": 233,
      "mem_bias_in": "0xffffffff",
      "mem_inp_in": "0xffffffff",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffff",
      "mem_wgt_in": "0xffffffff"
    },
    {
      "instr No.": 234,
      "instr_in": "0x00",
      "mem_addr": 234,
      "mem_bias_in": "0x00000018",
      "mem_inp_in": "0x00000018",
      "mem_mode": 3,
      "mem_uop_in": "0x00000018",
      "mem_wgt_in": "0x00000018"
    },
    {
      "instr No.": 235,
      "instr_in": "0x00",
      "mem_addr": 235,
      "mem_bias_in": "0x0000000b",
      "mem_inp_in": "0x0000000b",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000b",
      "mem_wgt_in": "0x0000000b"
    },
    {
      "instr No.": 236,
      "instr_in": "0x00",
      "mem_addr": 236,
      "mem_bias_in": "0xffffffe7",
      "mem_inp_in": "0xffffffe7",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe7",
      "mem_wgt_in": "0xffffffe7"
    },
    {
      "instr No.": 237,
      "instr_in": "0x00",
      "mem_addr": 237,
      "mem_bias_in": "0xffffffe7",
      "mem_inp_in": "0xffffffe7",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe7",
      "mem_wgt_in": "0xffffffe7"
    },
    {
      "instr No.": 238,
      "instr_in": "0x00",
      "mem_addr": 238,
      "mem_bias_in": "0x0000000f",
      "mem_inp_in": "0x0000000f",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000f",
      "mem_wgt_in": "0x0000000f"
    },
    {
      "instr No.": 239,
      "instr_in": "0x00",
      "mem_addr": 239,
      "mem_bias_in": "0x00000005",
      "mem_inp_in": "0x00000005",
      "mem_mode": 3,
      "mem_uop_in": "0x00000005",
      "mem_wgt_in": "0x00000005"
    },
    {
      "instr No.": 240,
      "instr_in": "0x00",
      "mem_addr": 240,
      "mem_bias_in": "0x0000000d",
      "mem_inp_in": "0x0000000d",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000d",
      "mem_wgt_in": "0x0000000d"
    },
    {
      "instr No.": 241,
      "instr_in": "0x00",
      "mem_addr": 241,
      "mem_bias_in": "0x00000004",
      "mem_inp_in": "0x00000004",
      "mem_mode": 3,
      "mem_uop_in": "0x00000004",
      "mem_wgt_in": "0x00000004"
    },
    {
      "instr No.": 242,
      "instr_in": "0x00",
      "mem_addr": 242,
      "mem_bias_in": "0xffffffee",
      "mem_inp_in": "0xffffffee",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffee",
      "mem_wgt_in": "0xffffffee"
    },
    {
      "instr No.": 243,
      "instr_in": "0x00",
      "mem_addr": 243,
      "mem_bias_in": "0x0000001e",
      "mem_inp_in": "0x0000001e",
      "mem_mode": 3,
      "mem_uop_in": "0x0000001e",
      "mem_wgt_in": "0x0000001e"
    },
    {
      "instr No.": 244,
      "instr_in": "0x00",
      "mem_addr": 244,
      "mem_bias_in": "0x00000018",
      "mem_inp_in": "0x00000018",
      "mem_mode": 3,
      "mem_uop_in": "0x00000018",
      "mem_wgt_in": "0x00000018"
    },
    {
      "instr No.": 245,
      "instr_in": "0x00",
      "mem_addr": 245,
      "mem_bias_in": "0x00000009",
      "mem_inp_in": "0x00000009",
      "mem_mode": 3,
      "mem_uop_in": "0x00000009",
      "mem_wgt_in": "0x00000009"
    },
    {
      "instr No.": 246,
      "instr_in": "0x00",
      "mem_addr": 246,
      "mem_bias_in": "0xffffffee",
      "mem_inp_in": "0xffffffee",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffee",
      "mem_wgt_in": "0xffffffee"
    },
    {
      "instr No.": 247,
      "instr_in": "0x00",
      "mem_addr": 247,
      "mem_bias_in": "0x00000016",
      "mem_inp_in": "0x00000016",
      "mem_mode": 3,
      "mem_uop_in": "0x00000016",
      "mem_wgt_in": "0x00000016"
    },
    {
      "instr No.": 248,
      "instr_in": "0x00",
      "mem_addr": 248,
      "mem_bias_in": "0x00000013",
      "mem_inp_in": "0x00000013",
      "mem_mode": 3,
      "mem_uop_in": "0x00000013",
      "mem_wgt_in": "0x00000013"
    },
    {
      "instr No.": 249,
      "instr_in": "0x00",
      "mem_addr": 249,
      "mem_bias_in": "0x00000014",
      "mem_inp_in": "0x00000014",
      "mem_mode": 3,
      "mem_uop_in": "0x00000014",
      "mem_wgt_in": "0x00000014"
    },
    {
      "instr No.": 250,
      "instr_in": "0x00",
      "mem_addr": 250,
      "mem_bias_in": "0xffffffed",
      "mem_inp_in": "0xffffffed",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffed",
      "mem_wgt_in": "0xffffffed"
    },
    {
      "instr No.": 251,
      "instr_in": "0x00",
      "mem_addr": 251,
      "mem_bias_in": "0xfffffff5",
      "mem_inp_in": "0xfffffff5",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff5",
      "mem_wgt_in": "0xfffffff5"
    },
    {
      "instr No.": 252,
      "instr_in": "0x00",
      "mem_addr": 252,
      "mem_bias_in": "0x0000000d",
      "mem_inp_in": "0x0000000d",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000d",
      "mem_wgt_in": "0x0000000d"
    },
    {
      "instr No.": 253,
      "instr_in": "0x00",
      "mem_addr": 253,
      "mem_bias_in": "0x00000015",
      "mem_inp_in": "0x00000015",
      "mem_mode": 3,
      "mem_uop_in": "0x00000015",
      "mem_wgt_in": "0x00000015"
    },
    {
      "instr No.": 254,
      "instr_in": "0x00",
      "mem_addr": 254,
      "mem_bias_in": "0xffffffe2",
      "mem_inp_in": "0xffffffe2",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe2",
      "mem_wgt_in": "0xffffffe2"
    },
    {
      "instr No.": 255,
      "instr_in": "0x00",
      "mem_addr": 255,
      "mem_bias_in": "0x0000000b",
      "mem_inp_in": "0x0000000b",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000b",
      "mem_wgt_in": "0x0000000b"
    },
    {
      "instr No.": 256,
      "instr_in": "0x00",
      "mem_addr": 256,
      "mem_bias_in": "0xffffffee",
      "mem_inp_in": "0xffffffee",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffee",
      "mem_wgt_in": "0xffffffee"
    },
    {
      "instr No.": 257,
      "instr_in": "0x00",
      "mem_addr": 257,
      "mem_bias_in": "0xfffffff0",
      "mem_inp_in": "0xfffffff0",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff0",
      "mem_wgt_in": "0xfffffff0"
    },
    {
      "instr No.": 258,
      "instr_in": "0x00",
      "mem_addr": 258,
      "mem_bias_in": "0x0000000c",
      "mem_inp_in": "0x0000000c",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000c",
      "mem_wgt_in": "0x0000000c"
    },
    {
      "instr No.": 259,
      "instr_in": "0x00",
      "mem_addr": 259,
      "mem_bias_in": "0xfffffffa",
      "mem_inp_in": "0xfffffffa",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffffa",
      "mem_wgt_in": "0xfffffffa"
    },
    {
      "instr No.": 260,
      "instr_in": "0x00",
      "mem_addr": 260,
      "mem_bias_in": "0x0000000d",
      "mem_inp_in": "0x0000000d",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000d",
      "mem_wgt_in": "0x0000000d"
    },
    {
      "instr No.": 261,
      "instr_in": "0x00",
      "mem_addr": 261,
      "mem_bias_in": "0xffffffe3",
      "mem_inp_in": "0xffffffe3",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe3",
      "mem_wgt_in": "0xffffffe3"
    },
    {
      "instr No.": 262,
      "instr_in": "0x00",
      "mem_addr": 262,
      "mem_bias_in": "0xffffffee",
      "mem_inp_in": "0xffffffee",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffee",
      "mem_wgt_in": "0xffffffee"
    },
    {
      "instr No.": 263,
      "instr_in": "0x00",
      "mem_addr": 263,
      "mem_bias_in": "0xfffffff4",
      "mem_inp_in": "0xfffffff4",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff4",
      "mem_wgt_in": "0xfffffff4"
    },
    {
      "instr No.": 264,
      "instr_in": "0x00",
      "mem_addr": 264,
      "mem_bias_in": "0x00000002",
      "mem_inp_in": "0x00000002",
      "mem_mode": 3,
      "mem_uop_in": "0x00000002",
      "mem_wgt_in": "0x00000002"
    },
    {
      "instr No.": 265,
      "instr_in": "0x00",
      "mem_addr": 265,
      "mem_bias_in": "0xffffffe8",
      "mem_inp_in": "0xffffffe8",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe8",
      "mem_wgt_in": "0xffffffe8"
    },
    {
      "instr No.": 266,
      "instr_in": "0x00",
      "mem_addr": 266,
      "mem_bias_in": "0xfffffffd",
      "mem_inp_in": "0xfffffffd",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffffd",
      "mem_wgt_in": "0xfffffffd"
    },
    {
      "instr No.": 267,
      "instr_in": "0x00",
      "mem_addr": 267,
      "mem_bias_in": "0x00000004",
      "mem_inp_in": "0x00000004",
      "mem_mode": 3,
      "mem_uop_in": "0x00000004",
      "mem_wgt_in": "0x00000004"
    },
    {
      "instr No.": 268,
      "instr_in": "0x00",
      "mem_addr": 268,
      "mem_bias_in": "0xfffffffd",
      "mem_inp_in": "0xfffffffd",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffffd",
      "mem_wgt_in": "0xfffffffd"
    },
    {
      "instr No.": 269,
      "instr_in": "0x00",
      "mem_addr": 269,
      "mem_bias_in": "0x0000001a",
      "mem_inp_in": "0x0000001a",
      "mem_mode": 3,
      "mem_uop_in": "0x0000001a",
      "mem_wgt_in": "0x0000001a"
    },
    {
      "instr No.": 270,
      "instr_in": "0x00",
      "mem_addr": 270,
      "mem_bias_in": "0x00000014",
      "mem_inp_in": "0x00000014",
      "mem_mode": 3,
      "mem_uop_in": "0x00000014",
      "mem_wgt_in": "0x00000014"
    },
    {
      "instr No.": 271,
      "instr_in": "0x00",
      "mem_addr": 271,
      "mem_bias_in": "0x0000000e",
      "mem_inp_in": "0x0000000e",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000e",
      "mem_wgt_in": "0x0000000e"
    },
    {
      "instr No.": 272,
      "instr_in": "0x00",
      "mem_addr": 272,
      "mem_bias_in": "0x00000014",
      "mem_inp_in": "0x00000014",
      "mem_mode": 3,
      "mem_uop_in": "0x00000014",
      "mem_wgt_in": "0x00000014"
    },
    {
      "instr No.": 273,
      "instr_in": "0x00",
      "mem_addr": 273,
      "mem_bias_in": "0x00000017",
      "mem_inp_in": "0x00000017",
      "mem_mode": 3,
      "mem_uop_in": "0x00000017",
      "mem_wgt_in": "0x00000017"
    },
    {
      "instr No.": 274,
      "instr_in": "0x00",
      "mem_addr": 274,
      "mem_bias_in": "0xffffffec",
      "mem_inp_in": "0xffffffec",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffec",
      "mem_wgt_in": "0xffffffec"
    },
    {
      "instr No.": 275,
      "instr_in": "0x00",
      "mem_addr": 275,
      "mem_bias_in": "0x00000015",
      "mem_inp_in": "0x00000015",
      "mem_mode": 3,
      "mem_uop_in": "0x00000015",
      "mem_wgt_in": "0x00000015"
    },
    {
      "instr No.": 276,
      "instr_in": "0x00",
      "mem_addr": 276,
      "mem_bias_in": "0x0000001d",
      "mem_inp_in": "0x0000001d",
      "mem_mode": 3,
      "mem_uop_in": "0x0000001d",
      "mem_wgt_in": "0x0000001d"
    },
    {
      "instr No.": 277,
      "instr_in": "0x00",
      "mem_addr": 277,
      "mem_bias_in": "0xffffffe9",
      "mem_inp_in": "0xffffffe9",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe9",
      "mem_wgt_in": "0xffffffe9"
    },
    {
      "instr No.": 278,
      "instr_in": "0x00",
      "mem_addr": 278,
      "mem_bias_in": "0x0000000d",
      "mem_inp_in": "0x0000000d",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000d",
      "mem_wgt_in": "0x0000000d"
    },
    {
      "instr No.": 279,
      "instr_in": "0x00",
      "mem_addr": 279,
      "mem_bias_in": "0xffffffff",
      "mem_inp_in": "0xffffffff",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffff",
      "mem_wgt_in": "0xffffffff"
    },
    {
      "instr No.": 280,
      "instr_in": "0x00",
      "mem_addr": 280,
      "mem_bias_in": "0x00000000",
      "mem_inp_in": "0x00000000",
      "mem_mode": 3,
      "mem_uop_in": "0x00000000",
      "mem_wgt_in": "0x00000000"
    },
    {
      "instr No.": 281,
      "instr_in": "0x00",
      "mem_addr": 281,
      "mem_bias_in": "0xffffffe5",
      "mem_inp_in": "0xffffffe5",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe5",
      "mem_wgt_in": "0xffffffe5"
    },
    {
      "instr No.": 282,
      "instr_in": "0x00",
      "mem_addr": 282,
      "mem_bias_in": "0x00000003",
      "mem_inp_in": "0x00000003",
      "mem_mode": 3,
      "mem_uop_in": "0x00000003",
      "mem_wgt_in": "0x00000003"
    },
    {
      "instr No.": 283,
      "instr_in": "0x00",
      "mem_addr": 283,
      "mem_bias_in": "0x0000001a",
      "mem_inp_in": "0x0000001a",
      "mem_mode": 3,
      "mem_uop_in": "0x0000001a",
      "mem_wgt_in": "0x0000001a"
    },
    {
      "instr No.": 284,
      "instr_in": "0x00",
      "mem_addr": 284,
      "mem_bias_in": "0x0000000a",
      "mem_inp_in": "0x0000000a",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000a",
      "mem_wgt_in": "0x0000000a"
    },
    {
      "instr No.": 285,
      "instr_in": "0x00",
      "mem_addr": 285,
      "mem_bias_in": "0x0000000f",
      "mem_inp_in": "0x0000000f",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000f",
      "mem_wgt_in": "0x0000000f"
    },
    {
      "instr No.": 286,
      "instr_in": "0x00",
      "mem_addr": 286,
      "mem_bias_in": "0x00000012",
      "mem_inp_in": "0x00000012",
      "mem_mode": 3,
      "mem_uop_in": "0x00000012",
      "mem_wgt_in": "0x00000012"
    },
    {
      "instr No.": 287,
      "instr_in": "0x00",
      "mem_addr": 287,
      "mem_bias_in": "0x0000001d",
      "mem_inp_in": "0x0000001d",
      "mem_mode": 3,
      "mem_uop_in": "0x0000001d",
      "mem_wgt_in": "0x0000001d"
    },
    {
      "instr No.": 288,
      "instr_in": "0x00",
      "mem_addr": 288,
      "mem_bias_in": "0x00000003",
      "mem_inp_in": "0x00000003",
      "mem_mode": 3,
      "mem_uop_in": "0x00000003",
      "mem_wgt_in": "0x00000003"
    },
    {
      "instr No.": 289,
      "instr_in": "0x00",
      "mem_addr": 289,
      "mem_bias_in": "0x00000003",
      "mem_inp_in": "0x00000003",
      "mem_mode": 3,
      "mem_uop_in": "0x00000003",
      "mem_wgt_in": "0x00000003"
    },
    {
      "instr No.": 290,
      "instr_in": "0x00",
      "mem_addr": 290,
      "mem_bias_in": "0xffffffe9",
      "mem_inp_in": "0xffffffe9",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe9",
      "mem_wgt_in": "0xffffffe9"
    },
    {
      "instr No.": 291,
      "instr_in": "0x00",
      "mem_addr": 291,
      "mem_bias_in": "0xffffffef",
      "mem_inp_in": "0xffffffef",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffef",
      "mem_wgt_in": "0xffffffef"
    },
    {
      "instr No.": 292,
      "instr_in": "0x00",
      "mem_addr": 292,
      "mem_bias_in": "0xfffffffe",
      "mem_inp_in": "0xfffffffe",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffffe",
      "mem_wgt_in": "0xfffffffe"
    },
    {
      "instr No.": 293,
      "instr_in": "0x00",
      "mem_addr": 293,
      "mem_bias_in": "0x00000014",
      "mem_inp_in": "0x00000014",
      "mem_mode": 3,
      "mem_uop_in": "0x00000014",
      "mem_wgt_in": "0x00000014"
    },
    {
      "instr No.": 294,
      "instr_in": "0x00",
      "mem_addr": 294,
      "mem_bias_in": "0x00000016",
      "mem_inp_in": "0x00000016",
      "mem_mode": 3,
      "mem_uop_in": "0x00000016",
      "mem_wgt_in": "0x00000016"
    },
    {
      "instr No.": 295,
      "instr_in": "0x00",
      "mem_addr": 295,
      "mem_bias_in": "0xffffffe8",
      "mem_inp_in": "0xffffffe8",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe8",
      "mem_wgt_in": "0xffffffe8"
    },
    {
      "instr No.": 296,
      "instr_in": "0x00",
      "mem_addr": 296,
      "mem_bias_in": "0xfffffff2",
      "mem_inp_in": "0xfffffff2",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff2",
      "mem_wgt_in": "0xfffffff2"
    },
    {
      "instr No.": 297,
      "instr_in": "0x00",
      "mem_addr": 297,
      "mem_bias_in": "0xfffffff2",
      "mem_inp_in": "0xfffffff2",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff2",
      "mem_wgt_in": "0xfffffff2"
    },
    {
      "instr No.": 298,
      "instr_in": "0x00",
      "mem_addr": 298,
      "mem_bias_in": "0xfffffffe",
      "mem_inp_in": "0xfffffffe",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffffe",
      "mem_wgt_in": "0xfffffffe"
    },
    {
      "instr No.": 299,
      "instr_in": "0x00",
      "mem_addr": 299,
      "mem_bias_in": "0x00000019",
      "mem_inp_in": "0x00000019",
      "mem_mode": 3,
      "mem_uop_in": "0x00000019",
      "mem_wgt_in": "0x00000019"
    },
    {
      "instr No.": 300,
      "instr_in": "0x00",
      "mem_addr": 300,
      "mem_bias_in": "0x0000000c",
      "mem_inp_in": "0x0000000c",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000c",
      "mem_wgt_in": "0x0000000c"
    },
    {
      "instr No.": 301,
      "instr_in": "0x00",
      "mem_addr": 301,
      "mem_bias_in": "0x0000000e",
      "mem_inp_in": "0x0000000e",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000e",
      "mem_wgt_in": "0x0000000e"
    },
    {
      "instr No.": 302,
      "instr_in": "0x00",
      "mem_addr": 302,
      "mem_bias_in": "0x0000000a",
      "mem_inp_in": "0x0000000a",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000a",
      "mem_wgt_in": "0x0000000a"
    },
    {
      "instr No.": 303,
      "instr_in": "0x00",
      "mem_addr": 303,
      "mem_bias_in": "0x0000000b",
      "mem_inp_in": "0x0000000b",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000b",
      "mem_wgt_in": "0x0000000b"
    },
    {
      "instr No.": 304,
      "instr_in": "0x00",
      "mem_addr": 304,
      "mem_bias_in": "0x00000001",
      "mem_inp_in": "0x00000001",
      "mem_mode": 3,
      "mem_uop_in": "0x00000001",
      "mem_wgt_in": "0x00000001"
    },
    {
      "instr No.": 305,
      "instr_in": "0x00",
      "mem_addr": 305,
      "mem_bias_in": "0xfffffffd",
      "mem_inp_in": "0xfffffffd",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffffd",
      "mem_wgt_in": "0xfffffffd"
    },
    {
      "instr No.": 306,
      "instr_in": "0x00",
      "mem_addr": 306,
      "mem_bias_in": "0xffffffe0",
      "mem_inp_in": "0xffffffe0",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe0",
      "mem_wgt_in": "0xffffffe0"
    },
    {
      "instr No.": 307,
      "instr_in": "0x00",
      "mem_addr": 307,
      "mem_bias_in": "0x00000009",
      "mem_inp_in": "0x00000009",
      "mem_mode": 3,
      "mem_uop_in": "0x00000009",
      "mem_wgt_in": "0x00000009"
    },
    {
      "instr No.": 308,
      "instr_in": "0x00",
      "mem_addr": 308,
      "mem_bias_in": "0xffffffe4",
      "mem_inp_in": "0xffffffe4",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe4",
      "mem_wgt_in": "0xffffffe4"
    },
    {
      "instr No.": 309,
      "instr_in": "0x00",
      "mem_addr": 309,
      "mem_bias_in": "0x0000001d",
      "mem_inp_in": "0x0000001d",
      "mem_mode": 3,
      "mem_uop_in": "0x0000001d",
      "mem_wgt_in": "0x0000001d"
    },
    {
      "instr No.": 310,
      "instr_in": "0x00",
      "mem_addr": 310,
      "mem_bias_in": "0x00000018",
      "mem_inp_in": "0x00000018",
      "mem_mode": 3,
      "mem_uop_in": "0x00000018",
      "mem_wgt_in": "0x00000018"
    },
    {
      "instr No.": 311,
      "instr_in": "0x00",
      "mem_addr": 311,
      "mem_bias_in": "0x0000001f",
      "mem_inp_in": "0x0000001f",
      "mem_mode": 3,
      "mem_uop_in": "0x0000001f",
      "mem_wgt_in": "0x0000001f"
    },
    {
      "instr No.": 312,
      "instr_in": "0x00",
      "mem_addr": 312,
      "mem_bias_in": "0xfffffffd",
      "mem_inp_in": "0xfffffffd",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffffd",
      "mem_wgt_in": "0xfffffffd"
    },
    {
      "instr No.": 313,
      "instr_in": "0x00",
      "mem_addr": 313,
      "mem_bias_in": "0xfffffffa",
      "mem_inp_in": "0xfffffffa",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffffa",
      "mem_wgt_in": "0xfffffffa"
    },
    {
      "instr No.": 314,
      "instr_in": "0x00",
      "mem_addr": 314,
      "mem_bias_in": "0xffffffea",
      "mem_inp_in": "0xffffffea",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffea",
      "mem_wgt_in": "0xffffffea"
    },
    {
      "instr No.": 315,
      "instr_in": "0x00",
      "mem_addr": 315,
      "mem_bias_in": "0x0000001f",
      "mem_inp_in": "0x0000001f",
      "mem_mode": 3,
      "mem_uop_in": "0x0000001f",
      "mem_wgt_in": "0x0000001f"
    },
    {
      "instr No.": 316,
      "instr_in": "0x00",
      "mem_addr": 316,
      "mem_bias_in": "0x00000015",
      "mem_inp_in": "0x00000015",
      "mem_mode": 3,
      "mem_uop_in": "0x00000015",
      "mem_wgt_in": "0x00000015"
    },
    {
      "instr No.": 317,
      "instr_in": "0x00",
      "mem_addr": 317,
      "mem_bias_in": "0xffffffef",
      "mem_inp_in": "0xffffffef",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffef",
      "mem_wgt_in": "0xffffffef"
    },
    {
      "instr No.": 318,
      "instr_in": "0x00",
      "mem_addr": 318,
      "mem_bias_in": "0xffffffe8",
      "mem_inp_in": "0xffffffe8",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe8",
      "mem_wgt_in": "0xffffffe8"
    },
    {
      "instr No.": 319,
      "instr_in": "0x00",
      "mem_addr": 319,
      "mem_bias_in": "0xffffffe8",
      "mem_inp_in": "0xffffffe8",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe8",
      "mem_wgt_in": "0xffffffe8"
    },
    {
      "instr No.": 320,
      "instr_in": "0x00",
      "mem_addr": 320,
      "mem_bias_in": "0x00000012",
      "mem_inp_in": "0x00000012",
      "mem_mode": 3,
      "mem_uop_in": "0x00000012",
      "mem_wgt_in": "0x00000012"
    },
    {
      "instr No.": 321,
      "instr_in": "0x00",
      "mem_addr": 321,
      "mem_bias_in": "0x0000000d",
      "mem_inp_in": "0x0000000d",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000d",
      "mem_wgt_in": "0x0000000d"
    },
    {
      "instr No.": 322,
      "instr_in": "0x00",
      "mem_addr": 322,
      "mem_bias_in": "0xffffffef",
      "mem_inp_in": "0xffffffef",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffef",
      "mem_wgt_in": "0xffffffef"
    },
    {
      "instr No.": 323,
      "instr_in": "0x00",
      "mem_addr": 323,
      "mem_bias_in": "0xffffffe5",
      "mem_inp_in": "0xffffffe5",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe5",
      "mem_wgt_in": "0xffffffe5"
    },
    {
      "instr No.": 324,
      "instr_in": "0x00",
      "mem_addr": 324,
      "mem_bias_in": "0x00000006",
      "mem_inp_in": "0x00000006",
      "mem_mode": 3,
      "mem_uop_in": "0x00000006",
      "mem_wgt_in": "0x00000006"
    },
    {
      "instr No.": 325,
      "instr_in": "0x00",
      "mem_addr": 325,
      "mem_bias_in": "0xfffffffd",
      "mem_inp_in": "0xfffffffd",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffffd",
      "mem_wgt_in": "0xfffffffd"
    },
    {
      "instr No.": 326,
      "instr_in": "0x00",
      "mem_addr": 326,
      "mem_bias_in": "0x0000001e",
      "mem_inp_in": "0x0000001e",
      "mem_mode": 3,
      "mem_uop_in": "0x0000001e",
      "mem_wgt_in": "0x0000001e"
    },
    {
      "instr No.": 327,
      "instr_in": "0x00",
      "mem_addr": 327,
      "mem_bias_in": "0x00000016",
      "mem_inp_in": "0x00000016",
      "mem_mode": 3,
      "mem_uop_in": "0x00000016",
      "mem_wgt_in": "0x00000016"
    },
    {
      "instr No.": 328,
      "instr_in": "0x00",
      "mem_addr": 328,
      "mem_bias_in": "0x00000006",
      "mem_inp_in": "0x00000006",
      "mem_mode": 3,
      "mem_uop_in": "0x00000006",
      "mem_wgt_in": "0x00000006"
    },
    {
      "instr No.": 329,
      "instr_in": "0x00",
      "mem_addr": 329,
      "mem_bias_in": "0xffffffe5",
      "mem_inp_in": "0xffffffe5",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe5",
      "mem_wgt_in": "0xffffffe5"
    },
    {
      "instr No.": 330,
      "instr_in": "0x00",
      "mem_addr": 330,
      "mem_bias_in": "0x00000003",
      "mem_inp_in": "0x00000003",
      "mem_mode": 3,
      "mem_uop_in": "0x00000003",
      "mem_wgt_in": "0x00000003"
    },
    {
      "instr No.": 331,
      "instr_in": "0x00",
      "mem_addr": 331,
      "mem_bias_in": "0x00000010",
      "mem_inp_in": "0x00000010",
      "mem_mode": 3,
      "mem_uop_in": "0x00000010",
      "mem_wgt_in": "0x00000010"
    },
    {
      "instr No.": 332,
      "instr_in": "0x00",
      "mem_addr": 332,
      "mem_bias_in": "0xfffffffc",
      "mem_inp_in": "0xfffffffc",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffffc",
      "mem_wgt_in": "0xfffffffc"
    },
    {
      "instr No.": 333,
      "instr_in": "0x00",
      "mem_addr": 333,
      "mem_bias_in": "0x0000000c",
      "mem_inp_in": "0x0000000c",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000c",
      "mem_wgt_in": "0x0000000c"
    },
    {
      "instr No.": 334,
      "instr_in": "0x00",
      "mem_addr": 334,
      "mem_bias_in": "0x00000019",
      "mem_inp_in": "0x00000019",
      "mem_mode": 3,
      "mem_uop_in": "0x00000019",
      "mem_wgt_in": "0x00000019"
    },
    {
      "instr No.": 335,
      "instr_in": "0x00",
      "mem_addr": 335,
      "mem_bias_in": "0x00000005",
      "mem_inp_in": "0x00000005",
      "mem_mode": 3,
      "mem_uop_in": "0x00000005",
      "mem_wgt_in": "0x00000005"
    },
    {
      "instr No.": 336,
      "instr_in": "0x00",
      "mem_addr": 336,
      "mem_bias_in": "0xfffffffb",
      "mem_inp_in": "0xfffffffb",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffffb",
      "mem_wgt_in": "0xfffffffb"
    },
    {
      "instr No.": 337,
      "instr_in": "0x00",
      "mem_addr": 337,
      "mem_bias_in": "0xfffffffd",
      "mem_inp_in": "0xfffffffd",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffffd",
      "mem_wgt_in": "0xfffffffd"
    },
    {
      "instr No.": 338,
      "instr_in": "0x00",
      "mem_addr": 338,
      "mem_bias_in": "0xfffffff3",
      "mem_inp_in": "0xfffffff3",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff3",
      "mem_wgt_in": "0xfffffff3"
    },
    {
      "instr No.": 339,
      "instr_in": "0x00",
      "mem_addr": 339,
      "mem_bias_in": "0x00000003",
      "mem_inp_in": "0x00000003",
      "mem_mode": 3,
      "mem_uop_in": "0x00000003",
      "mem_wgt_in": "0x00000003"
    },
    {
      "instr No.": 340,
      "instr_in": "0x00",
      "mem_addr": 340,
      "mem_bias_in": "0x00000017",
      "mem_inp_in": "0x00000017",
      "mem_mode": 3,
      "mem_uop_in": "0x00000017",
      "mem_wgt_in": "0x00000017"
    },
    {
      "instr No.": 341,
      "instr_in": "0x00",
      "mem_addr": 341,
      "mem_bias_in": "0xffffffed",
      "mem_inp_in": "0xffffffed",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffed",
      "mem_wgt_in": "0xffffffed"
    },
    {
      "instr No.": 342,
      "instr_in": "0x00",
      "mem_addr": 342,
      "mem_bias_in": "0xfffffff6",
      "mem_inp_in": "0xfffffff6",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff6",
      "mem_wgt_in": "0xfffffff6"
    },
    {
      "instr No.": 343,
      "instr_in": "0x00",
      "mem_addr": 343,
      "mem_bias_in": "0xfffffffd",
      "mem_inp_in": "0xfffffffd",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffffd",
      "mem_wgt_in": "0xfffffffd"
    },
    {
      "instr No.": 344,
      "instr_in": "0x00",
      "mem_addr": 344,
      "mem_bias_in": "0xfffffff1",
      "mem_inp_in": "0xfffffff1",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff1",
      "mem_wgt_in": "0xfffffff1"
    },
    {
      "instr No.": 345,
      "instr_in": "0x00",
      "mem_addr": 345,
      "mem_bias_in": "0x0000001c",
      "mem_inp_in": "0x0000001c",
      "mem_mode": 3,
      "mem_uop_in": "0x0000001c",
      "mem_wgt_in": "0x0000001c"
    },
    {
      "instr No.": 346,
      "instr_in": "0x00",
      "mem_addr": 346,
      "mem_bias_in": "0x00000008",
      "mem_inp_in": "0x00000008",
      "mem_mode": 3,
      "mem_uop_in": "0x00000008",
      "mem_wgt_in": "0x00000008"
    },
    {
      "instr No.": 347,
      "instr_in": "0x00",
      "mem_addr": 347,
      "mem_bias_in": "0x0000000c",
      "mem_inp_in": "0x0000000c",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000c",
      "mem_wgt_in": "0x0000000c"
    },
    {
      "instr No.": 348,
      "instr_in": "0x00",
      "mem_addr": 348,
      "mem_bias_in": "0x00000014",
      "mem_inp_in": "0x00000014",
      "mem_mode": 3,
      "mem_uop_in": "0x00000014",
      "mem_wgt_in": "0x00000014"
    },
    {
      "instr No.": 349,
      "instr_in": "0x00",
      "mem_addr": 349,
      "mem_bias_in": "0xfffffffd",
      "mem_inp_in": "0xfffffffd",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffffd",
      "mem_wgt_in": "0xfffffffd"
    },
    {
      "instr No.": 350,
      "instr_in": "0x00",
      "mem_addr": 350,
      "mem_bias_in": "0x0000000b",
      "mem_inp_in": "0x0000000b",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000b",
      "mem_wgt_in": "0x0000000b"
    },
    {
      "instr No.": 351,
      "instr_in": "0x00",
      "mem_addr": 351,
      "mem_bias_in": "0xfffffff3",
      "mem_inp_in": "0xfffffff3",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff3",
      "mem_wgt_in": "0xfffffff3"
    },
    {
      "instr No.": 352,
      "instr_in": "0x00",
      "mem_addr": 352,
      "mem_bias_in": "0x00000003",
      "mem_inp_in": "0x00000003",
      "mem_mode": 3,
      "mem_uop_in": "0x00000003",
      "mem_wgt_in": "0x00000003"
    },
    {
      "instr No.": 353,
      "instr_in": "0x00",
      "mem_addr": 353,
      "mem_bias_in": "0x00000016",
      "mem_inp_in": "0x00000016",
      "mem_mode": 3,
      "mem_uop_in": "0x00000016",
      "mem_wgt_in": "0x00000016"
    },
    {
      "instr No.": 354,
      "instr_in": "0x00",
      "mem_addr": 354,
      "mem_bias_in": "0x00000009",
      "mem_inp_in": "0x00000009",
      "mem_mode": 3,
      "mem_uop_in": "0x00000009",
      "mem_wgt_in": "0x00000009"
    },
    {
      "instr No.": 355,
      "instr_in": "0x00",
      "mem_addr": 355,
      "mem_bias_in": "0xffffffe4",
      "mem_inp_in": "0xffffffe4",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe4",
      "mem_wgt_in": "0xffffffe4"
    },
    {
      "instr No.": 356,
      "instr_in": "0x00",
      "mem_addr": 356,
      "mem_bias_in": "0x0000000d",
      "mem_inp_in": "0x0000000d",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000d",
      "mem_wgt_in": "0x0000000d"
    },
    {
      "instr No.": 357,
      "instr_in": "0x00",
      "mem_addr": 357,
      "mem_bias_in": "0xffffffe5",
      "mem_inp_in": "0xffffffe5",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe5",
      "mem_wgt_in": "0xffffffe5"
    },
    {
      "instr No.": 358,
      "instr_in": "0x00",
      "mem_addr": 358,
      "mem_bias_in": "0xffffffec",
      "mem_inp_in": "0xffffffec",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffec",
      "mem_wgt_in": "0xffffffec"
    },
    {
      "instr No.": 359,
      "instr_in": "0x00",
      "mem_addr": 359,
      "mem_bias_in": "0x00000006",
      "mem_inp_in": "0x00000006",
      "mem_mode": 3,
      "mem_uop_in": "0x00000006",
      "mem_wgt_in": "0x00000006"
    },
    {
      "instr No.": 360,
      "instr_in": "0x00",
      "mem_addr": 360,
      "mem_bias_in": "0xffffffe5",
      "mem_inp_in": "0xffffffe5",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe5",
      "mem_wgt_in": "0xffffffe5"
    },
    {
      "instr No.": 361,
      "instr_in": "0x00",
      "mem_addr": 361,
      "mem_bias_in": "0x00000008",
      "mem_inp_in": "0x00000008",
      "mem_mode": 3,
      "mem_uop_in": "0x00000008",
      "mem_wgt_in": "0x00000008"
    },
    {
      "instr No.": 362,
      "instr_in": "0x00",
      "mem_addr": 362,
      "mem_bias_in": "0xfffffff5",
      "mem_inp_in": "0xfffffff5",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff5",
      "mem_wgt_in": "0xfffffff5"
    },
    {
      "instr No.": 363,
      "instr_in": "0x00",
      "mem_addr": 363,
      "mem_bias_in": "0xfffffff3",
      "mem_inp_in": "0xfffffff3",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff3",
      "mem_wgt_in": "0xfffffff3"
    },
    {
      "instr No.": 364,
      "instr_in": "0x00",
      "mem_addr": 364,
      "mem_bias_in": "0xfffffff4",
      "mem_inp_in": "0xfffffff4",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff4",
      "mem_wgt_in": "0xfffffff4"
    },
    {
      "instr No.": 365,
      "instr_in": "0x00",
      "mem_addr": 365,
      "mem_bias_in": "0x0000001b",
      "mem_inp_in": "0x0000001b",
      "mem_mode": 3,
      "mem_uop_in": "0x0000001b",
      "mem_wgt_in": "0x0000001b"
    },
    {
      "instr No.": 366,
      "instr_in": "0x00",
      "mem_addr": 366,
      "mem_bias_in": "0xffffffea",
      "mem_inp_in": "0xffffffea",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffea",
      "mem_wgt_in": "0xffffffea"
    },
    {
      "instr No.": 367,
      "instr_in": "0x00",
      "mem_addr": 367,
      "mem_bias_in": "0x00000002",
      "mem_inp_in": "0x00000002",
      "mem_mode": 3,
      "mem_uop_in": "0x00000002",
      "mem_wgt_in": "0x00000002"
    },
    {
      "instr No.": 368,
      "instr_in": "0x00",
      "mem_addr": 368,
      "mem_bias_in": "0xffffffec",
      "mem_inp_in": "0xffffffec",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffec",
      "mem_wgt_in": "0xffffffec"
    },
    {
      "instr No.": 369,
      "instr_in": "0x00",
      "mem_addr": 369,
      "mem_bias_in": "0xffffffe0",
      "mem_inp_in": "0xffffffe0",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe0",
      "mem_wgt_in": "0xffffffe0"
    },
    {
      "instr No.": 370,
      "instr_in": "0x00",
      "mem_addr": 370,
      "mem_bias_in": "0x0000000d",
      "mem_inp_in": "0x0000000d",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000d",
      "mem_wgt_in": "0x0000000d"
    },
    {
      "instr No.": 371,
      "instr_in": "0x00",
      "mem_addr": 371,
      "mem_bias_in": "0x0000000a",
      "mem_inp_in": "0x0000000a",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000a",
      "mem_wgt_in": "0x0000000a"
    },
    {
      "instr No.": 372,
      "instr_in": "0x00",
      "mem_addr": 372,
      "mem_bias_in": "0x0000001c",
      "mem_inp_in": "0x0000001c",
      "mem_mode": 3,
      "mem_uop_in": "0x0000001c",
      "mem_wgt_in": "0x0000001c"
    },
    {
      "instr No.": 373,
      "instr_in": "0x00",
      "mem_addr": 373,
      "mem_bias_in": "0xffffffe0",
      "mem_inp_in": "0xffffffe0",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe0",
      "mem_wgt_in": "0xffffffe0"
    },
    {
      "instr No.": 374,
      "instr_in": "0x00",
      "mem_addr": 374,
      "mem_bias_in": "0x0000000f",
      "mem_inp_in": "0x0000000f",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000f",
      "mem_wgt_in": "0x0000000f"
    },
    {
      "instr No.": 375,
      "instr_in": "0x00",
      "mem_addr": 375,
      "mem_bias_in": "0xffffffe1",
      "mem_inp_in": "0xffffffe1",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe1",
      "mem_wgt_in": "0xffffffe1"
    },
    {
      "instr No.": 376,
      "instr_in": "0x00",
      "mem_addr": 376,
      "mem_bias_in": "0x00000006",
      "mem_inp_in": "0x00000006",
      "mem_mode": 3,
      "mem_uop_in": "0x00000006",
      "mem_wgt_in": "0x00000006"
    },
    {
      "instr No.": 377,
      "instr_in": "0x00",
      "mem_addr": 377,
      "mem_bias_in": "0x00000013",
      "mem_inp_in": "0x00000013",
      "mem_mode": 3,
      "mem_uop_in": "0x00000013",
      "mem_wgt_in": "0x00000013"
    },
    {
      "instr No.": 378,
      "instr_in": "0x00",
      "mem_addr": 378,
      "mem_bias_in": "0x00000008",
      "mem_inp_in": "0x00000008",
      "mem_mode": 3,
      "mem_uop_in": "0x00000008",
      "mem_wgt_in": "0x00000008"
    },
    {
      "instr No.": 379,
      "instr_in": "0x00",
      "mem_addr": 379,
      "mem_bias_in": "0xffffffe7",
      "mem_inp_in": "0xffffffe7",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe7",
      "mem_wgt_in": "0xffffffe7"
    },
    {
      "instr No.": 380,
      "instr_in": "0x00",
      "mem_addr": 380,
      "mem_bias_in": "0xfffffff1",
      "mem_inp_in": "0xfffffff1",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff1",
      "mem_wgt_in": "0xfffffff1"
    },
    {
      "instr No.": 381,
      "instr_in": "0x00",
      "mem_addr": 381,
      "mem_bias_in": "0x00000000",
      "mem_inp_in": "0x00000000",
      "mem_mode": 3,
      "mem_uop_in": "0x00000000",
      "mem_wgt_in": "0x00000000"
    },
    {
      "instr No.": 382,
      "instr_in": "0x00",
      "mem_addr": 382,
      "mem_bias_in": "0xffffffe3",
      "mem_inp_in": "0xffffffe3",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe3",
      "mem_wgt_in": "0xffffffe3"
    },
    {
      "instr No.": 383,
      "instr_in": "0x00",
      "mem_addr": 383,
      "mem_bias_in": "0x00000005",
      "mem_inp_in": "0x00000005",
      "mem_mode": 3,
      "mem_uop_in": "0x00000005",
      "mem_wgt_in": "0x00000005"
    },
    {
      "instr No.": 384,
      "instr_in": "0x00",
      "mem_addr": 384,
      "mem_bias_in": "0xfffffffd",
      "mem_inp_in": "0xfffffffd",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffffd",
      "mem_wgt_in": "0xfffffffd"
    },
    {
      "instr No.": 385,
      "instr_in": "0x00",
      "mem_addr": 385,
      "mem_bias_in": "0xffffffe5",
      "mem_inp_in": "0xffffffe5",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe5",
      "mem_wgt_in": "0xffffffe5"
    },
    {
      "instr No.": 386,
      "instr_in": "0x00",
      "mem_addr": 386,
      "mem_bias_in": "0x0000001c",
      "mem_inp_in": "0x0000001c",
      "mem_mode": 3,
      "mem_uop_in": "0x0000001c",
      "mem_wgt_in": "0x0000001c"
    },
    {
      "instr No.": 387,
      "instr_in": "0x00",
      "mem_addr": 387,
      "mem_bias_in": "0xfffffff5",
      "mem_inp_in": "0xfffffff5",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff5",
      "mem_wgt_in": "0xfffffff5"
    },
    {
      "instr No.": 388,
      "instr_in": "0x00",
      "mem_addr": 388,
      "mem_bias_in": "0xfffffffa",
      "mem_inp_in": "0xfffffffa",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffffa",
      "mem_wgt_in": "0xfffffffa"
    },
    {
      "instr No.": 389,
      "instr_in": "0x00",
      "mem_addr": 389,
      "mem_bias_in": "0x00000016",
      "mem_inp_in": "0x00000016",
      "mem_mode": 3,
      "mem_uop_in": "0x00000016",
      "mem_wgt_in": "0x00000016"
    },
    {
      "instr No.": 390,
      "instr_in": "0x00",
      "mem_addr": 390,
      "mem_bias_in": "0xffffffeb",
      "mem_inp_in": "0xffffffeb",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffeb",
      "mem_wgt_in": "0xffffffeb"
    },
    {
      "instr No.": 391,
      "instr_in": "0x00",
      "mem_addr": 391,
      "mem_bias_in": "0x00000000",
      "mem_inp_in": "0x00000000",
      "mem_mode": 3,
      "mem_uop_in": "0x00000000",
      "mem_wgt_in": "0x00000000"
    },
    {
      "instr No.": 392,
      "instr_in": "0x00",
      "mem_addr": 392,
      "mem_bias_in": "0xfffffff9",
      "mem_inp_in": "0xfffffff9",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff9",
      "mem_wgt_in": "0xfffffff9"
    },
    {
      "instr No.": 393,
      "instr_in": "0x00",
      "mem_addr": 393,
      "mem_bias_in": "0xffffffe5",
      "mem_inp_in": "0xffffffe5",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe5",
      "mem_wgt_in": "0xffffffe5"
    },
    {
      "instr No.": 394,
      "instr_in": "0x00",
      "mem_addr": 394,
      "mem_bias_in": "0xfffffffc",
      "mem_inp_in": "0xfffffffc",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffffc",
      "mem_wgt_in": "0xfffffffc"
    },
    {
      "instr No.": 395,
      "instr_in": "0x00",
      "mem_addr": 395,
      "mem_bias_in": "0x00000009",
      "mem_inp_in": "0x00000009",
      "mem_mode": 3,
      "mem_uop_in": "0x00000009",
      "mem_wgt_in": "0x00000009"
    },
    {
      "instr No.": 396,
      "instr_in": "0x00",
      "mem_addr": 396,
      "mem_bias_in": "0x0000001e",
      "mem_inp_in": "0x0000001e",
      "mem_mode": 3,
      "mem_uop_in": "0x0000001e",
      "mem_wgt_in": "0x0000001e"
    },
    {
      "instr No.": 397,
      "instr_in": "0x00",
      "mem_addr": 397,
      "mem_bias_in": "0x00000005",
      "mem_inp_in": "0x00000005",
      "mem_mode": 3,
      "mem_uop_in": "0x00000005",
      "mem_wgt_in": "0x00000005"
    },
    {
      "instr No.": 398,
      "instr_in": "0x00",
      "mem_addr": 398,
      "mem_bias_in": "0xffffffe4",
      "mem_inp_in": "0xffffffe4",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe4",
      "mem_wgt_in": "0xffffffe4"
    },
    {
      "instr No.": 399,
      "instr_in": "0x00",
      "mem_addr": 399,
      "mem_bias_in": "0x0000000c",
      "mem_inp_in": "0x0000000c",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000c",
      "mem_wgt_in": "0x0000000c"
    },
    {
      "instr No.": 400,
      "instr_in": "0x00",
      "mem_addr": 400,
      "mem_bias_in": "0xfffffffb",
      "mem_inp_in": "0xfffffffb",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffffb",
      "mem_wgt_in": "0xfffffffb"
    },
    {
      "instr No.": 401,
      "instr_in": "0x00",
      "mem_addr": 401,
      "mem_bias_in": "0xffffffed",
      "mem_inp_in": "0xffffffed",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffed",
      "mem_wgt_in": "0xffffffed"
    },
    {
      "instr No.": 402,
      "instr_in": "0x00",
      "mem_addr": 402,
      "mem_bias_in": "0x00000014",
      "mem_inp_in": "0x00000014",
      "mem_mode": 3,
      "mem_uop_in": "0x00000014",
      "mem_wgt_in": "0x00000014"
    },
    {
      "instr No.": 403,
      "instr_in": "0x00",
      "mem_addr": 403,
      "mem_bias_in": "0xffffffe6",
      "mem_inp_in": "0xffffffe6",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe6",
      "mem_wgt_in": "0xffffffe6"
    },
    {
      "instr No.": 404,
      "instr_in": "0x00",
      "mem_addr": 404,
      "mem_bias_in": "0x0000001d",
      "mem_inp_in": "0x0000001d",
      "mem_mode": 3,
      "mem_uop_in": "0x0000001d",
      "mem_wgt_in": "0x0000001d"
    },
    {
      "instr No.": 405,
      "instr_in": "0x00",
      "mem_addr": 405,
      "mem_bias_in": "0xffffffff",
      "mem_inp_in": "0xffffffff",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffff",
      "mem_wgt_in": "0xffffffff"
    },
    {
      "instr No.": 406,
      "instr_in": "0x00",
      "mem_addr": 406,
      "mem_bias_in": "0x0000000c",
      "mem_inp_in": "0x0000000c",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000c",
      "mem_wgt_in": "0x0000000c"
    },
    {
      "instr No.": 407,
      "instr_in": "0x00",
      "mem_addr": 407,
      "mem_bias_in": "0x00000013",
      "mem_inp_in": "0x00000013",
      "mem_mode": 3,
      "mem_uop_in": "0x00000013",
      "mem_wgt_in": "0x00000013"
    },
    {
      "instr No.": 408,
      "instr_in": "0x00",
      "mem_addr": 408,
      "mem_bias_in": "0xffffffe2",
      "mem_inp_in": "0xffffffe2",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe2",
      "mem_wgt_in": "0xffffffe2"
    },
    {
      "instr No.": 409,
      "instr_in": "0x00",
      "mem_addr": 409,
      "mem_bias_in": "0xffffffe6",
      "mem_inp_in": "0xffffffe6",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe6",
      "mem_wgt_in": "0xffffffe6"
    },
    {
      "instr No.": 410,
      "instr_in": "0x00",
      "mem_addr": 410,
      "mem_bias_in": "0x0000000f",
      "mem_inp_in": "0x0000000f",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000f",
      "mem_wgt_in": "0x0000000f"
    },
    {
      "instr No.": 411,
      "instr_in": "0x00",
      "mem_addr": 411,
      "mem_bias_in": "0xfffffffa",
      "mem_inp_in": "0xfffffffa",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffffa",
      "mem_wgt_in": "0xfffffffa"
    },
    {
      "instr No.": 412,
      "instr_in": "0x00",
      "mem_addr": 412,
      "mem_bias_in": "0x00000012",
      "mem_inp_in": "0x00000012",
      "mem_mode": 3,
      "mem_uop_in": "0x00000012",
      "mem_wgt_in": "0x00000012"
    },
    {
      "instr No.": 413,
      "instr_in": "0x00",
      "mem_addr": 413,
      "mem_bias_in": "0x00000001",
      "mem_inp_in": "0x00000001",
      "mem_mode": 3,
      "mem_uop_in": "0x00000001",
      "mem_wgt_in": "0x00000001"
    },
    {
      "instr No.": 414,
      "instr_in": "0x00",
      "mem_addr": 414,
      "mem_bias_in": "0x0000001a",
      "mem_inp_in": "0x0000001a",
      "mem_mode": 3,
      "mem_uop_in": "0x0000001a",
      "mem_wgt_in": "0x0000001a"
    },
    {
      "instr No.": 415,
      "instr_in": "0x00",
      "mem_addr": 415,
      "mem_bias_in": "0xffffffe8",
      "mem_inp_in": "0xffffffe8",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe8",
      "mem_wgt_in": "0xffffffe8"
    },
    {
      "instr No.": 416,
      "instr_in": "0x00",
      "mem_addr": 416,
      "mem_bias_in": "0xffffffea",
      "mem_inp_in": "0xffffffea",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffea",
      "mem_wgt_in": "0xffffffea"
    },
    {
      "instr No.": 417,
      "instr_in": "0x00",
      "mem_addr": 417,
      "mem_bias_in": "0x00000003",
      "mem_inp_in": "0x00000003",
      "mem_mode": 3,
      "mem_uop_in": "0x00000003",
      "mem_wgt_in": "0x00000003"
    },
    {
      "instr No.": 418,
      "instr_in": "0x00",
      "mem_addr": 418,
      "mem_bias_in": "0x00000012",
      "mem_inp_in": "0x00000012",
      "mem_mode": 3,
      "mem_uop_in": "0x00000012",
      "mem_wgt_in": "0x00000012"
    },
    {
      "instr No.": 419,
      "instr_in": "0x00",
      "mem_addr": 419,
      "mem_bias_in": "0x0000001e",
      "mem_inp_in": "0x0000001e",
      "mem_mode": 3,
      "mem_uop_in": "0x0000001e",
      "mem_wgt_in": "0x0000001e"
    },
    {
      "instr No.": 420,
      "instr_in": "0x00",
      "mem_addr": 420,
      "mem_bias_in": "0xfffffff7",
      "mem_inp_in": "0xfffffff7",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff7",
      "mem_wgt_in": "0xfffffff7"
    },
    {
      "instr No.": 421,
      "instr_in": "0x00",
      "mem_addr": 421,
      "mem_bias_in": "0x00000015",
      "mem_inp_in": "0x00000015",
      "mem_mode": 3,
      "mem_uop_in": "0x00000015",
      "mem_wgt_in": "0x00000015"
    },
    {
      "instr No.": 422,
      "instr_in": "0x00",
      "mem_addr": 422,
      "mem_bias_in": "0x00000000",
      "mem_inp_in": "0x00000000",
      "mem_mode": 3,
      "mem_uop_in": "0x00000000",
      "mem_wgt_in": "0x00000000"
    },
    {
      "instr No.": 423,
      "instr_in": "0x00",
      "mem_addr": 423,
      "mem_bias_in": "0x0000000c",
      "mem_inp_in": "0x0000000c",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000c",
      "mem_wgt_in": "0x0000000c"
    },
    {
      "instr No.": 424,
      "instr_in": "0x00",
      "mem_addr": 424,
      "mem_bias_in": "0xffffffe8",
      "mem_inp_in": "0xffffffe8",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe8",
      "mem_wgt_in": "0xffffffe8"
    },
    {
      "instr No.": 425,
      "instr_in": "0x00",
      "mem_addr": 425,
      "mem_bias_in": "0x00000001",
      "mem_inp_in": "0x00000001",
      "mem_mode": 3,
      "mem_uop_in": "0x00000001",
      "mem_wgt_in": "0x00000001"
    },
    {
      "instr No.": 426,
      "instr_in": "0x00",
      "mem_addr": 426,
      "mem_bias_in": "0xffffffff",
      "mem_inp_in": "0xffffffff",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffff",
      "mem_wgt_in": "0xffffffff"
    },
    {
      "instr No.": 427,
      "instr_in": "0x00",
      "mem_addr": 427,
      "mem_bias_in": "0x0000001a",
      "mem_inp_in": "0x0000001a",
      "mem_mode": 3,
      "mem_uop_in": "0x0000001a",
      "mem_wgt_in": "0x0000001a"
    },
    {
      "instr No.": 428,
      "instr_in": "0x00",
      "mem_addr": 428,
      "mem_bias_in": "0xffffffe1",
      "mem_inp_in": "0xffffffe1",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe1",
      "mem_wgt_in": "0xffffffe1"
    },
    {
      "instr No.": 429,
      "instr_in": "0x00",
      "mem_addr": 429,
      "mem_bias_in": "0x00000010",
      "mem_inp_in": "0x00000010",
      "mem_mode": 3,
      "mem_uop_in": "0x00000010",
      "mem_wgt_in": "0x00000010"
    },
    {
      "instr No.": 430,
      "instr_in": "0x00",
      "mem_addr": 430,
      "mem_bias_in": "0xfffffff0",
      "mem_inp_in": "0xfffffff0",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff0",
      "mem_wgt_in": "0xfffffff0"
    },
    {
      "instr No.": 431,
      "instr_in": "0x00",
      "mem_addr": 431,
      "mem_bias_in": "0xffffffea",
      "mem_inp_in": "0xffffffea",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffea",
      "mem_wgt_in": "0xffffffea"
    },
    {
      "instr No.": 432,
      "instr_in": "0x00",
      "mem_addr": 432,
      "mem_bias_in": "0x00000010",
      "mem_inp_in": "0x00000010",
      "mem_mode": 3,
      "mem_uop_in": "0x00000010",
      "mem_wgt_in": "0x00000010"
    },
    {
      "instr No.": 433,
      "instr_in": "0x00",
      "mem_addr": 433,
      "mem_bias_in": "0xffffffee",
      "mem_inp_in": "0xffffffee",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffee",
      "mem_wgt_in": "0xffffffee"
    },
    {
      "instr No.": 434,
      "instr_in": "0x00",
      "mem_addr": 434,
      "mem_bias_in": "0xfffffff3",
      "mem_inp_in": "0xfffffff3",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff3",
      "mem_wgt_in": "0xfffffff3"
    },
    {
      "instr No.": 435,
      "instr_in": "0x00",
      "mem_addr": 435,
      "mem_bias_in": "0x0000001f",
      "mem_inp_in": "0x0000001f",
      "mem_mode": 3,
      "mem_uop_in": "0x0000001f",
      "mem_wgt_in": "0x0000001f"
    },
    {
      "instr No.": 436,
      "instr_in": "0x00",
      "mem_addr": 436,
      "mem_bias_in": "0x00000000",
      "mem_inp_in": "0x00000000",
      "mem_mode": 3,
      "mem_uop_in": "0x00000000",
      "mem_wgt_in": "0x00000000"
    },
    {
      "instr No.": 437,
      "instr_in": "0x00",
      "mem_addr": 437,
      "mem_bias_in": "0x00000012",
      "mem_inp_in": "0x00000012",
      "mem_mode": 3,
      "mem_uop_in": "0x00000012",
      "mem_wgt_in": "0x00000012"
    },
    {
      "instr No.": 438,
      "instr_in": "0x00",
      "mem_addr": 438,
      "mem_bias_in": "0x00000014",
      "mem_inp_in": "0x00000014",
      "mem_mode": 3,
      "mem_uop_in": "0x00000014",
      "mem_wgt_in": "0x00000014"
    },
    {
      "instr No.": 439,
      "instr_in": "0x00",
      "mem_addr": 439,
      "mem_bias_in": "0x0000001c",
      "mem_inp_in": "0x0000001c",
      "mem_mode": 3,
      "mem_uop_in": "0x0000001c",
      "mem_wgt_in": "0x0000001c"
    },
    {
      "instr No.": 440,
      "instr_in": "0x00",
      "mem_addr": 440,
      "mem_bias_in": "0xffffffef",
      "mem_inp_in": "0xffffffef",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffef",
      "mem_wgt_in": "0xffffffef"
    },
    {
      "instr No.": 441,
      "instr_in": "0x00",
      "mem_addr": 441,
      "mem_bias_in": "0x0000001f",
      "mem_inp_in": "0x0000001f",
      "mem_mode": 3,
      "mem_uop_in": "0x0000001f",
      "mem_wgt_in": "0x0000001f"
    },
    {
      "instr No.": 442,
      "instr_in": "0x00",
      "mem_addr": 442,
      "mem_bias_in": "0x00000007",
      "mem_inp_in": "0x00000007",
      "mem_mode": 3,
      "mem_uop_in": "0x00000007",
      "mem_wgt_in": "0x00000007"
    },
    {
      "instr No.": 443,
      "instr_in": "0x00",
      "mem_addr": 443,
      "mem_bias_in": "0x0000000b",
      "mem_inp_in": "0x0000000b",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000b",
      "mem_wgt_in": "0x0000000b"
    },
    {
      "instr No.": 444,
      "instr_in": "0x00",
      "mem_addr": 444,
      "mem_bias_in": "0xffffffe0",
      "mem_inp_in": "0xffffffe0",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe0",
      "mem_wgt_in": "0xffffffe0"
    },
    {
      "instr No.": 445,
      "instr_in": "0x00",
      "mem_addr": 445,
      "mem_bias_in": "0x00000008",
      "mem_inp_in": "0x00000008",
      "mem_mode": 3,
      "mem_uop_in": "0x00000008",
      "mem_wgt_in": "0x00000008"
    },
    {
      "instr No.": 446,
      "instr_in": "0x00",
      "mem_addr": 446,
      "mem_bias_in": "0x00000015",
      "mem_inp_in": "0x00000015",
      "mem_mode": 3,
      "mem_uop_in": "0x00000015",
      "mem_wgt_in": "0x00000015"
    },
    {
      "instr No.": 447,
      "instr_in": "0x00",
      "mem_addr": 447,
      "mem_bias_in": "0xffffffe4",
      "mem_inp_in": "0xffffffe4",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe4",
      "mem_wgt_in": "0xffffffe4"
    },
    {
      "instr No.": 448,
      "instr_in": "0x00",
      "mem_addr": 448,
      "mem_bias_in": "0xfffffff1",
      "mem_inp_in": "0xfffffff1",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff1",
      "mem_wgt_in": "0xfffffff1"
    },
    {
      "instr No.": 449,
      "instr_in": "0x00",
      "mem_addr": 449,
      "mem_bias_in": "0xfffffff7",
      "mem_inp_in": "0xfffffff7",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff7",
      "mem_wgt_in": "0xfffffff7"
    },
    {
      "instr No.": 450,
      "instr_in": "0x00",
      "mem_addr": 450,
      "mem_bias_in": "0x00000013",
      "mem_inp_in": "0x00000013",
      "mem_mode": 3,
      "mem_uop_in": "0x00000013",
      "mem_wgt_in": "0x00000013"
    },
    {
      "instr No.": 451,
      "instr_in": "0x00",
      "mem_addr": 451,
      "mem_bias_in": "0xffffffe9",
      "mem_inp_in": "0xffffffe9",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe9",
      "mem_wgt_in": "0xffffffe9"
    },
    {
      "instr No.": 452,
      "instr_in": "0x00",
      "mem_addr": 452,
      "mem_bias_in": "0xffffffeb",
      "mem_inp_in": "0xffffffeb",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffeb",
      "mem_wgt_in": "0xffffffeb"
    },
    {
      "instr No.": 453,
      "instr_in": "0x00",
      "mem_addr": 453,
      "mem_bias_in": "0xffffffed",
      "mem_inp_in": "0xffffffed",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffed",
      "mem_wgt_in": "0xffffffed"
    },
    {
      "instr No.": 454,
      "instr_in": "0x00",
      "mem_addr": 454,
      "mem_bias_in": "0x00000015",
      "mem_inp_in": "0x00000015",
      "mem_mode": 3,
      "mem_uop_in": "0x00000015",
      "mem_wgt_in": "0x00000015"
    },
    {
      "instr No.": 455,
      "instr_in": "0x00",
      "mem_addr": 455,
      "mem_bias_in": "0xfffffff3",
      "mem_inp_in": "0xfffffff3",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff3",
      "mem_wgt_in": "0xfffffff3"
    },
    {
      "instr No.": 456,
      "instr_in": "0x00",
      "mem_addr": 456,
      "mem_bias_in": "0x0000001c",
      "mem_inp_in": "0x0000001c",
      "mem_mode": 3,
      "mem_uop_in": "0x0000001c",
      "mem_wgt_in": "0x0000001c"
    },
    {
      "instr No.": 457,
      "instr_in": "0x00",
      "mem_addr": 457,
      "mem_bias_in": "0xffffffe7",
      "mem_inp_in": "0xffffffe7",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe7",
      "mem_wgt_in": "0xffffffe7"
    },
    {
      "instr No.": 458,
      "instr_in": "0x00",
      "mem_addr": 458,
      "mem_bias_in": "0xffffffe6",
      "mem_inp_in": "0xffffffe6",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe6",
      "mem_wgt_in": "0xffffffe6"
    },
    {
      "instr No.": 459,
      "instr_in": "0x00",
      "mem_addr": 459,
      "mem_bias_in": "0xffffffee",
      "mem_inp_in": "0xffffffee",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffee",
      "mem_wgt_in": "0xffffffee"
    },
    {
      "instr No.": 460,
      "instr_in": "0x00",
      "mem_addr": 460,
      "mem_bias_in": "0xffffffe5",
      "mem_inp_in": "0xffffffe5",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe5",
      "mem_wgt_in": "0xffffffe5"
    },
    {
      "instr No.": 461,
      "instr_in": "0x00",
      "mem_addr": 461,
      "mem_bias_in": "0x00000004",
      "mem_inp_in": "0x00000004",
      "mem_mode": 3,
      "mem_uop_in": "0x00000004",
      "mem_wgt_in": "0x00000004"
    },
    {
      "instr No.": 462,
      "instr_in": "0x00",
      "mem_addr": 462,
      "mem_bias_in": "0xfffffff5",
      "mem_inp_in": "0xfffffff5",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff5",
      "mem_wgt_in": "0xfffffff5"
    },
    {
      "instr No.": 463,
      "instr_in": "0x00",
      "mem_addr": 463,
      "mem_bias_in": "0xffffffe5",
      "mem_inp_in": "0xffffffe5",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe5",
      "mem_wgt_in": "0xffffffe5"
    },
    {
      "instr No.": 464,
      "instr_in": "0x00",
      "mem_addr": 464,
      "mem_bias_in": "0x00000012",
      "mem_inp_in": "0x00000012",
      "mem_mode": 3,
      "mem_uop_in": "0x00000012",
      "mem_wgt_in": "0x00000012"
    },
    {
      "instr No.": 465,
      "instr_in": "0x00",
      "mem_addr": 465,
      "mem_bias_in": "0xffffffe9",
      "mem_inp_in": "0xffffffe9",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe9",
      "mem_wgt_in": "0xffffffe9"
    },
    {
      "instr No.": 466,
      "instr_in": "0x00",
      "mem_addr": 466,
      "mem_bias_in": "0x0000000f",
      "mem_inp_in": "0x0000000f",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000f",
      "mem_wgt_in": "0x0000000f"
    },
    {
      "instr No.": 467,
      "instr_in": "0x00",
      "mem_addr": 467,
      "mem_bias_in": "0xfffffffd",
      "mem_inp_in": "0xfffffffd",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffffd",
      "mem_wgt_in": "0xfffffffd"
    },
    {
      "instr No.": 468,
      "instr_in": "0x00",
      "mem_addr": 468,
      "mem_bias_in": "0xffffffee",
      "mem_inp_in": "0xffffffee",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffee",
      "mem_wgt_in": "0xffffffee"
    },
    {
      "instr No.": 469,
      "instr_in": "0x00",
      "mem_addr": 469,
      "mem_bias_in": "0xffffffe0",
      "mem_inp_in": "0xffffffe0",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe0",
      "mem_wgt_in": "0xffffffe0"
    },
    {
      "instr No.": 470,
      "instr_in": "0x00",
      "mem_addr": 470,
      "mem_bias_in": "0x00000010",
      "mem_inp_in": "0x00000010",
      "mem_mode": 3,
      "mem_uop_in": "0x00000010",
      "mem_wgt_in": "0x00000010"
    },
    {
      "instr No.": 471,
      "instr_in": "0x00",
      "mem_addr": 471,
      "mem_bias_in": "0x00000002",
      "mem_inp_in": "0x00000002",
      "mem_mode": 3,
      "mem_uop_in": "0x00000002",
      "mem_wgt_in": "0x00000002"
    },
    {
      "instr No.": 472,
      "instr_in": "0x00",
      "mem_addr": 472,
      "mem_bias_in": "0x00000013",
      "mem_inp_in": "0x00000013",
      "mem_mode": 3,
      "mem_uop_in": "0x00000013",
      "mem_wgt_in": "0x00000013"
    },
    {
      "instr No.": 473,
      "instr_in": "0x00",
      "mem_addr": 473,
      "mem_bias_in": "0x00000003",
      "mem_inp_in": "0x00000003",
      "mem_mode": 3,
      "mem_uop_in": "0x00000003",
      "mem_wgt_in": "0x00000003"
    },
    {
      "instr No.": 474,
      "instr_in": "0x00",
      "mem_addr": 474,
      "mem_bias_in": "0x00000018",
      "mem_inp_in": "0x00000018",
      "mem_mode": 3,
      "mem_uop_in": "0x00000018",
      "mem_wgt_in": "0x00000018"
    },
    {
      "instr No.": 475,
      "instr_in": "0x00",
      "mem_addr": 475,
      "mem_bias_in": "0xffffffe4",
      "mem_inp_in": "0xffffffe4",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe4",
      "mem_wgt_in": "0xffffffe4"
    },
    {
      "instr No.": 476,
      "instr_in": "0x00",
      "mem_addr": 476,
      "mem_bias_in": "0x00000003",
      "mem_inp_in": "0x00000003",
      "mem_mode": 3,
      "mem_uop_in": "0x00000003",
      "mem_wgt_in": "0x00000003"
    },
    {
      "instr No.": 477,
      "instr_in": "0x00",
      "mem_addr": 477,
      "mem_bias_in": "0x0000001d",
      "mem_inp_in": "0x0000001d",
      "mem_mode": 3,
      "mem_uop_in": "0x0000001d",
      "mem_wgt_in": "0x0000001d"
    },
    {
      "instr No.": 478,
      "instr_in": "0x00",
      "mem_addr": 478,
      "mem_bias_in": "0xfffffffe",
      "mem_inp_in": "0xfffffffe",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffffe",
      "mem_wgt_in": "0xfffffffe"
    },
    {
      "instr No.": 479,
      "instr_in": "0x00",
      "mem_addr": 479,
      "mem_bias_in": "0xffffffff",
      "mem_inp_in": "0xffffffff",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffff",
      "mem_wgt_in": "0xffffffff"
    },
    {
      "instr No.": 480,
      "instr_in": "0x00",
      "mem_addr": 480,
      "mem_bias_in": "0xfffffff9",
      "mem_inp_in": "0xfffffff9",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff9",
      "mem_wgt_in": "0xfffffff9"
    },
    {
      "instr No.": 481,
      "instr_in": "0x00",
      "mem_addr": 481,
      "mem_bias_in": "0x0000000b",
      "mem_inp_in": "0x0000000b",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000b",
      "mem_wgt_in": "0x0000000b"
    },
    {
      "instr No.": 482,
      "instr_in": "0x00",
      "mem_addr": 482,
      "mem_bias_in": "0x00000006",
      "mem_inp_in": "0x00000006",
      "mem_mode": 3,
      "mem_uop_in": "0x00000006",
      "mem_wgt_in": "0x00000006"
    },
    {
      "instr No.": 483,
      "instr_in": "0x00",
      "mem_addr": 483,
      "mem_bias_in": "0x0000001d",
      "mem_inp_in": "0x0000001d",
      "mem_mode": 3,
      "mem_uop_in": "0x0000001d",
      "mem_wgt_in": "0x0000001d"
    },
    {
      "instr No.": 484,
      "instr_in": "0x00",
      "mem_addr": 484,
      "mem_bias_in": "0xfffffffe",
      "mem_inp_in": "0xfffffffe",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffffe",
      "mem_wgt_in": "0xfffffffe"
    },
    {
      "instr No.": 485,
      "instr_in": "0x00",
      "mem_addr": 485,
      "mem_bias_in": "0xffffffe4",
      "mem_inp_in": "0xffffffe4",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe4",
      "mem_wgt_in": "0xffffffe4"
    },
    {
      "instr No.": 486,
      "instr_in": "0x00",
      "mem_addr": 486,
      "mem_bias_in": "0x00000012",
      "mem_inp_in": "0x00000012",
      "mem_mode": 3,
      "mem_uop_in": "0x00000012",
      "mem_wgt_in": "0x00000012"
    },
    {
      "instr No.": 487,
      "instr_in": "0x00",
      "mem_addr": 487,
      "mem_bias_in": "0xfffffffb",
      "mem_inp_in": "0xfffffffb",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffffb",
      "mem_wgt_in": "0xfffffffb"
    },
    {
      "instr No.": 488,
      "instr_in": "0x00",
      "mem_addr": 488,
      "mem_bias_in": "0xfffffffb",
      "mem_inp_in": "0xfffffffb",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffffb",
      "mem_wgt_in": "0xfffffffb"
    },
    {
      "instr No.": 489,
      "instr_in": "0x00",
      "mem_addr": 489,
      "mem_bias_in": "0x0000001d",
      "mem_inp_in": "0x0000001d",
      "mem_mode": 3,
      "mem_uop_in": "0x0000001d",
      "mem_wgt_in": "0x0000001d"
    },
    {
      "instr No.": 490,
      "instr_in": "0x00",
      "mem_addr": 490,
      "mem_bias_in": "0x0000001a",
      "mem_inp_in": "0x0000001a",
      "mem_mode": 3,
      "mem_uop_in": "0x0000001a",
      "mem_wgt_in": "0x0000001a"
    },
    {
      "instr No.": 491,
      "instr_in": "0x00",
      "mem_addr": 491,
      "mem_bias_in": "0x0000000e",
      "mem_inp_in": "0x0000000e",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000e",
      "mem_wgt_in": "0x0000000e"
    },
    {
      "instr No.": 492,
      "instr_in": "0x00",
      "mem_addr": 492,
      "mem_bias_in": "0x00000011",
      "mem_inp_in": "0x00000011",
      "mem_mode": 3,
      "mem_uop_in": "0x00000011",
      "mem_wgt_in": "0x00000011"
    },
    {
      "instr No.": 493,
      "instr_in": "0x00",
      "mem_addr": 493,
      "mem_bias_in": "0xffffffeb",
      "mem_inp_in": "0xffffffeb",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffeb",
      "mem_wgt_in": "0xffffffeb"
    },
    {
      "instr No.": 494,
      "instr_in": "0x00",
      "mem_addr": 494,
      "mem_bias_in": "0x0000001c",
      "mem_inp_in": "0x0000001c",
      "mem_mode": 3,
      "mem_uop_in": "0x0000001c",
      "mem_wgt_in": "0x0000001c"
    },
    {
      "instr No.": 495,
      "instr_in": "0x00",
      "mem_addr": 495,
      "mem_bias_in": "0x00000003",
      "mem_inp_in": "0x00000003",
      "mem_mode": 3,
      "mem_uop_in": "0x00000003",
      "mem_wgt_in": "0x00000003"
    },
    {
      "instr No.": 496,
      "instr_in": "0x00",
      "mem_addr": 496,
      "mem_bias_in": "0xffffffeb",
      "mem_inp_in": "0xffffffeb",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffeb",
      "mem_wgt_in": "0xffffffeb"
    },
    {
      "instr No.": 497,
      "instr_in": "0x00",
      "mem_addr": 497,
      "mem_bias_in": "0xffffffe6",
      "mem_inp_in": "0xffffffe6",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe6",
      "mem_wgt_in": "0xffffffe6"
    },
    {
      "instr No.": 498,
      "instr_in": "0x00",
      "mem_addr": 498,
      "mem_bias_in": "0x00000012",
      "mem_inp_in": "0x00000012",
      "mem_mode": 3,
      "mem_uop_in": "0x00000012",
      "mem_wgt_in": "0x00000012"
    },
    {
      "instr No.": 499,
      "instr_in": "0x00",
      "mem_addr": 499,
      "mem_bias_in": "0x00000009",
      "mem_inp_in": "0x00000009",
      "mem_mode": 3,
      "mem_uop_in": "0x00000009",
      "mem_wgt_in": "0x00000009"
    },
    {
      "instr No.": 500,
      "instr_in": "0x00",
      "mem_addr": 500,
      "mem_bias_in": "0x0000000f",
      "mem_inp_in": "0x0000000f",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000f",
      "mem_wgt_in": "0x0000000f"
    },
    {
      "instr No.": 501,
      "instr_in": "0x00",
      "mem_addr": 501,
      "mem_bias_in": "0xfffffff2",
      "mem_inp_in": "0xfffffff2",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff2",
      "mem_wgt_in": "0xfffffff2"
    },
    {
      "instr No.": 502,
      "instr_in": "0x00",
      "mem_addr": 502,
      "mem_bias_in": "0xffffffe7",
      "mem_inp_in": "0xffffffe7",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe7",
      "mem_wgt_in": "0xffffffe7"
    },
    {
      "instr No.": 503,
      "instr_in": "0x00",
      "mem_addr": 503,
      "mem_bias_in": "0x0000000f",
      "mem_inp_in": "0x0000000f",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000f",
      "mem_wgt_in": "0x0000000f"
    },
    {
      "instr No.": 504,
      "instr_in": "0x00",
      "mem_addr": 504,
      "mem_bias_in": "0xfffffff8",
      "mem_inp_in": "0xfffffff8",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff8",
      "mem_wgt_in": "0xfffffff8"
    },
    {
      "instr No.": 505,
      "instr_in": "0x00",
      "mem_addr": 505,
      "mem_bias_in": "0x0000001d",
      "mem_inp_in": "0x0000001d",
      "mem_mode": 3,
      "mem_uop_in": "0x0000001d",
      "mem_wgt_in": "0x0000001d"
    },
    {
      "instr No.": 506,
      "instr_in": "0x00",
      "mem_addr": 506,
      "mem_bias_in": "0xffffffe9",
      "mem_inp_in": "0xffffffe9",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe9",
      "mem_wgt_in": "0xffffffe9"
    },
    {
      "instr No.": 507,
      "instr_in": "0x00",
      "mem_addr": 507,
      "mem_bias_in": "0x0000000c",
      "mem_inp_in": "0x0000000c",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000c",
      "mem_wgt_in": "0x0000000c"
    },
    {
      "instr No.": 508,
      "instr_in": "0x00",
      "mem_addr": 508,
      "mem_bias_in": "0xffffffe3",
      "mem_inp_in": "0xffffffe3",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe3",
      "mem_wgt_in": "0xffffffe3"
    },
    {
      "instr No.": 509,
      "instr_in": "0x00",
      "mem_addr": 509,
      "mem_bias_in": "0x00000007",
      "mem_inp_in": "0x00000007",
      "mem_mode": 3,
      "mem_uop_in": "0x00000007",
      "mem_wgt_in": "0x00000007"
    },
    {
      "instr No.": 510,
      "instr_in": "0x00",
      "mem_addr": 510,
      "mem_bias_in": "0xfffffffc",
      "mem_inp_in": "0xfffffffc",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffffc",
      "mem_wgt_in": "0xfffffffc"
    },
    {
      "instr No.": 511,
      "instr_in": "0x00",
      "mem_addr": 511,
      "mem_bias_in": "0x00000003",
      "mem_inp_in": "0x00000003",
      "mem_mode": 3,
      "mem_uop_in": "0x00000003",
      "mem_wgt_in": "0x00000003"
    },
    {
      "instr No.": 512,
      "instr_in": "0x00",
      "mem_addr": 512,
      "mem_bias_in": "0xffffffec",
      "mem_inp_in": "0xffffffec",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffec",
      "mem_wgt_in": "0xffffffec"
    },
    {
      "instr No.": 513,
      "instr_in": "0x00",
      "mem_addr": 513,
      "mem_bias_in": "0x00000005",
      "mem_inp_in": "0x00000005",
      "mem_mode": 3,
      "mem_uop_in": "0x00000005",
      "mem_wgt_in": "0x00000005"
    },
    {
      "instr No.": 514,
      "instr_in": "0x00",
      "mem_addr": 514,
      "mem_bias_in": "0x00000013",
      "mem_inp_in": "0x00000013",
      "mem_mode": 3,
      "mem_uop_in": "0x00000013",
      "mem_wgt_in": "0x00000013"
    },
    {
      "instr No.": 515,
      "instr_in": "0x00",
      "mem_addr": 515,
      "mem_bias_in": "0x00000002",
      "mem_inp_in": "0x00000002",
      "mem_mode": 3,
      "mem_uop_in": "0x00000002",
      "mem_wgt_in": "0x00000002"
    },
    {
      "instr No.": 516,
      "instr_in": "0x00",
      "mem_addr": 516,
      "mem_bias_in": "0x00000017",
      "mem_inp_in": "0x00000017",
      "mem_mode": 3,
      "mem_uop_in": "0x00000017",
      "mem_wgt_in": "0x00000017"
    },
    {
      "instr No.": 517,
      "instr_in": "0x00",
      "mem_addr": 517,
      "mem_bias_in": "0x00000003",
      "mem_inp_in": "0x00000003",
      "mem_mode": 3,
      "mem_uop_in": "0x00000003",
      "mem_wgt_in": "0x00000003"
    },
    {
      "instr No.": 518,
      "instr_in": "0x00",
      "mem_addr": 518,
      "mem_bias_in": "0x0000001e",
      "mem_inp_in": "0x0000001e",
      "mem_mode": 3,
      "mem_uop_in": "0x0000001e",
      "mem_wgt_in": "0x0000001e"
    },
    {
      "instr No.": 519,
      "instr_in": "0x00",
      "mem_addr": 519,
      "mem_bias_in": "0xffffffee",
      "mem_inp_in": "0xffffffee",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffee",
      "mem_wgt_in": "0xffffffee"
    },
    {
      "instr No.": 520,
      "instr_in": "0x00",
      "mem_addr": 520,
      "mem_bias_in": "0xffffffee",
      "mem_inp_in": "0xffffffee",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffee",
      "mem_wgt_in": "0xffffffee"
    },
    {
      "instr No.": 521,
      "instr_in": "0x00",
      "mem_addr": 521,
      "mem_bias_in": "0xffffffec",
      "mem_inp_in": "0xffffffec",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffec",
      "mem_wgt_in": "0xffffffec"
    },
    {
      "instr No.": 522,
      "instr_in": "0x00",
      "mem_addr": 522,
      "mem_bias_in": "0x00000002",
      "mem_inp_in": "0x00000002",
      "mem_mode": 3,
      "mem_uop_in": "0x00000002",
      "mem_wgt_in": "0x00000002"
    },
    {
      "instr No.": 523,
      "instr_in": "0x00",
      "mem_addr": 523,
      "mem_bias_in": "0x00000001",
      "mem_inp_in": "0x00000001",
      "mem_mode": 3,
      "mem_uop_in": "0x00000001",
      "mem_wgt_in": "0x00000001"
    },
    {
      "instr No.": 524,
      "instr_in": "0x00",
      "mem_addr": 524,
      "mem_bias_in": "0x0000000f",
      "mem_inp_in": "0x0000000f",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000f",
      "mem_wgt_in": "0x0000000f"
    },
    {
      "instr No.": 525,
      "instr_in": "0x00",
      "mem_addr": 525,
      "mem_bias_in": "0x0000000b",
      "mem_inp_in": "0x0000000b",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000b",
      "mem_wgt_in": "0x0000000b"
    },
    {
      "instr No.": 526,
      "instr_in": "0x00",
      "mem_addr": 526,
      "mem_bias_in": "0x0000000c",
      "mem_inp_in": "0x0000000c",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000c",
      "mem_wgt_in": "0x0000000c"
    },
    {
      "instr No.": 527,
      "instr_in": "0x00",
      "mem_addr": 527,
      "mem_bias_in": "0x0000000e",
      "mem_inp_in": "0x0000000e",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000e",
      "mem_wgt_in": "0x0000000e"
    },
    {
      "instr No.": 528,
      "instr_in": "0x00",
      "mem_addr": 528,
      "mem_bias_in": "0x00000001",
      "mem_inp_in": "0x00000001",
      "mem_mode": 3,
      "mem_uop_in": "0x00000001",
      "mem_wgt_in": "0x00000001"
    },
    {
      "instr No.": 529,
      "instr_in": "0x00",
      "mem_addr": 529,
      "mem_bias_in": "0xffffffef",
      "mem_inp_in": "0xffffffef",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffef",
      "mem_wgt_in": "0xffffffef"
    },
    {
      "instr No.": 530,
      "instr_in": "0x00",
      "mem_addr": 530,
      "mem_bias_in": "0xffffffe4",
      "mem_inp_in": "0xffffffe4",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe4",
      "mem_wgt_in": "0xffffffe4"
    },
    {
      "instr No.": 531,
      "instr_in": "0x00",
      "mem_addr": 531,
      "mem_bias_in": "0x0000000a",
      "mem_inp_in": "0x0000000a",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000a",
      "mem_wgt_in": "0x0000000a"
    },
    {
      "instr No.": 532,
      "instr_in": "0x00",
      "mem_addr": 532,
      "mem_bias_in": "0x0000000b",
      "mem_inp_in": "0x0000000b",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000b",
      "mem_wgt_in": "0x0000000b"
    },
    {
      "instr No.": 533,
      "instr_in": "0x00",
      "mem_addr": 533,
      "mem_bias_in": "0x00000010",
      "mem_inp_in": "0x00000010",
      "mem_mode": 3,
      "mem_uop_in": "0x00000010",
      "mem_wgt_in": "0x00000010"
    },
    {
      "instr No.": 534,
      "instr_in": "0x00",
      "mem_addr": 534,
      "mem_bias_in": "0x00000002",
      "mem_inp_in": "0x00000002",
      "mem_mode": 3,
      "mem_uop_in": "0x00000002",
      "mem_wgt_in": "0x00000002"
    },
    {
      "instr No.": 535,
      "instr_in": "0x00",
      "mem_addr": 535,
      "mem_bias_in": "0x0000000a",
      "mem_inp_in": "0x0000000a",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000a",
      "mem_wgt_in": "0x0000000a"
    },
    {
      "instr No.": 536,
      "instr_in": "0x00",
      "mem_addr": 536,
      "mem_bias_in": "0x00000004",
      "mem_inp_in": "0x00000004",
      "mem_mode": 3,
      "mem_uop_in": "0x00000004",
      "mem_wgt_in": "0x00000004"
    },
    {
      "instr No.": 537,
      "instr_in": "0x00",
      "mem_addr": 537,
      "mem_bias_in": "0xfffffff3",
      "mem_inp_in": "0xfffffff3",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff3",
      "mem_wgt_in": "0xfffffff3"
    },
    {
      "instr No.": 538,
      "instr_in": "0x00",
      "mem_addr": 538,
      "mem_bias_in": "0xffffffe2",
      "mem_inp_in": "0xffffffe2",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe2",
      "mem_wgt_in": "0xffffffe2"
    },
    {
      "instr No.": 539,
      "instr_in": "0x00",
      "mem_addr": 539,
      "mem_bias_in": "0x0000000c",
      "mem_inp_in": "0x0000000c",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000c",
      "mem_wgt_in": "0x0000000c"
    },
    {
      "instr No.": 540,
      "instr_in": "0x00",
      "mem_addr": 540,
      "mem_bias_in": "0xffffffe8",
      "mem_inp_in": "0xffffffe8",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe8",
      "mem_wgt_in": "0xffffffe8"
    },
    {
      "instr No.": 541,
      "instr_in": "0x00",
      "mem_addr": 541,
      "mem_bias_in": "0x0000000f",
      "mem_inp_in": "0x0000000f",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000f",
      "mem_wgt_in": "0x0000000f"
    },
    {
      "instr No.": 542,
      "instr_in": "0x00",
      "mem_addr": 542,
      "mem_bias_in": "0xfffffff8",
      "mem_inp_in": "0xfffffff8",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff8",
      "mem_wgt_in": "0xfffffff8"
    },
    {
      "instr No.": 543,
      "instr_in": "0x00",
      "mem_addr": 543,
      "mem_bias_in": "0xfffffff6",
      "mem_inp_in": "0xfffffff6",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff6",
      "mem_wgt_in": "0xfffffff6"
    },
    {
      "instr No.": 544,
      "instr_in": "0x00",
      "mem_addr": 544,
      "mem_bias_in": "0xfffffff0",
      "mem_inp_in": "0xfffffff0",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff0",
      "mem_wgt_in": "0xfffffff0"
    },
    {
      "instr No.": 545,
      "instr_in": "0x00",
      "mem_addr": 545,
      "mem_bias_in": "0xffffffed",
      "mem_inp_in": "0xffffffed",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffed",
      "mem_wgt_in": "0xffffffed"
    },
    {
      "instr No.": 546,
      "instr_in": "0x00",
      "mem_addr": 546,
      "mem_bias_in": "0xffffffe3",
      "mem_inp_in": "0xffffffe3",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe3",
      "mem_wgt_in": "0xffffffe3"
    },
    {
      "instr No.": 547,
      "instr_in": "0x00",
      "mem_addr": 547,
      "mem_bias_in": "0xffffffe1",
      "mem_inp_in": "0xffffffe1",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe1",
      "mem_wgt_in": "0xffffffe1"
    },
    {
      "instr No.": 548,
      "instr_in": "0x00",
      "mem_addr": 548,
      "mem_bias_in": "0xffffffe0",
      "mem_inp_in": "0xffffffe0",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe0",
      "mem_wgt_in": "0xffffffe0"
    },
    {
      "instr No.": 549,
      "instr_in": "0x00",
      "mem_addr": 549,
      "mem_bias_in": "0x00000011",
      "mem_inp_in": "0x00000011",
      "mem_mode": 3,
      "mem_uop_in": "0x00000011",
      "mem_wgt_in": "0x00000011"
    },
    {
      "instr No.": 550,
      "instr_in": "0x00",
      "mem_addr": 550,
      "mem_bias_in": "0xffffffe1",
      "mem_inp_in": "0xffffffe1",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe1",
      "mem_wgt_in": "0xffffffe1"
    },
    {
      "instr No.": 551,
      "instr_in": "0x00",
      "mem_addr": 551,
      "mem_bias_in": "0x00000013",
      "mem_inp_in": "0x00000013",
      "mem_mode": 3,
      "mem_uop_in": "0x00000013",
      "mem_wgt_in": "0x00000013"
    },
    {
      "instr No.": 552,
      "instr_in": "0x00",
      "mem_addr": 552,
      "mem_bias_in": "0x0000001d",
      "mem_inp_in": "0x0000001d",
      "mem_mode": 3,
      "mem_uop_in": "0x0000001d",
      "mem_wgt_in": "0x0000001d"
    },
    {
      "instr No.": 553,
      "instr_in": "0x00",
      "mem_addr": 553,
      "mem_bias_in": "0x0000001c",
      "mem_inp_in": "0x0000001c",
      "mem_mode": 3,
      "mem_uop_in": "0x0000001c",
      "mem_wgt_in": "0x0000001c"
    },
    {
      "instr No.": 554,
      "instr_in": "0x00",
      "mem_addr": 554,
      "mem_bias_in": "0x00000007",
      "mem_inp_in": "0x00000007",
      "mem_mode": 3,
      "mem_uop_in": "0x00000007",
      "mem_wgt_in": "0x00000007"
    },
    {
      "instr No.": 555,
      "instr_in": "0x00",
      "mem_addr": 555,
      "mem_bias_in": "0x0000000e",
      "mem_inp_in": "0x0000000e",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000e",
      "mem_wgt_in": "0x0000000e"
    },
    {
      "instr No.": 556,
      "instr_in": "0x00",
      "mem_addr": 556,
      "mem_bias_in": "0x00000005",
      "mem_inp_in": "0x00000005",
      "mem_mode": 3,
      "mem_uop_in": "0x00000005",
      "mem_wgt_in": "0x00000005"
    },
    {
      "instr No.": 557,
      "instr_in": "0x00",
      "mem_addr": 557,
      "mem_bias_in": "0xffffffec",
      "mem_inp_in": "0xffffffec",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffec",
      "mem_wgt_in": "0xffffffec"
    },
    {
      "instr No.": 558,
      "instr_in": "0x00",
      "mem_addr": 558,
      "mem_bias_in": "0xffffffed",
      "mem_inp_in": "0xffffffed",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffed",
      "mem_wgt_in": "0xffffffed"
    },
    {
      "instr No.": 559,
      "instr_in": "0x00",
      "mem_addr": 559,
      "mem_bias_in": "0x0000000d",
      "mem_inp_in": "0x0000000d",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000d",
      "mem_wgt_in": "0x0000000d"
    },
    {
      "instr No.": 560,
      "instr_in": "0x00",
      "mem_addr": 560,
      "mem_bias_in": "0xfffffffe",
      "mem_inp_in": "0xfffffffe",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffffe",
      "mem_wgt_in": "0xfffffffe"
    },
    {
      "instr No.": 561,
      "instr_in": "0x00",
      "mem_addr": 561,
      "mem_bias_in": "0x0000000a",
      "mem_inp_in": "0x0000000a",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000a",
      "mem_wgt_in": "0x0000000a"
    },
    {
      "instr No.": 562,
      "instr_in": "0x00",
      "mem_addr": 562,
      "mem_bias_in": "0xffffffec",
      "mem_inp_in": "0xffffffec",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffec",
      "mem_wgt_in": "0xffffffec"
    },
    {
      "instr No.": 563,
      "instr_in": "0x00",
      "mem_addr": 563,
      "mem_bias_in": "0x00000008",
      "mem_inp_in": "0x00000008",
      "mem_mode": 3,
      "mem_uop_in": "0x00000008",
      "mem_wgt_in": "0x00000008"
    },
    {
      "instr No.": 564,
      "instr_in": "0x00",
      "mem_addr": 564,
      "mem_bias_in": "0x0000000a",
      "mem_inp_in": "0x0000000a",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000a",
      "mem_wgt_in": "0x0000000a"
    },
    {
      "instr No.": 565,
      "instr_in": "0x00",
      "mem_addr": 565,
      "mem_bias_in": "0x00000001",
      "mem_inp_in": "0x00000001",
      "mem_mode": 3,
      "mem_uop_in": "0x00000001",
      "mem_wgt_in": "0x00000001"
    },
    {
      "instr No.": 566,
      "instr_in": "0x00",
      "mem_addr": 566,
      "mem_bias_in": "0x00000008",
      "mem_inp_in": "0x00000008",
      "mem_mode": 3,
      "mem_uop_in": "0x00000008",
      "mem_wgt_in": "0x00000008"
    },
    {
      "instr No.": 567,
      "instr_in": "0x00",
      "mem_addr": 567,
      "mem_bias_in": "0xfffffffb",
      "mem_inp_in": "0xfffffffb",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffffb",
      "mem_wgt_in": "0xfffffffb"
    },
    {
      "instr No.": 568,
      "instr_in": "0x00",
      "mem_addr": 568,
      "mem_bias_in": "0xffffffe0",
      "mem_inp_in": "0xffffffe0",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe0",
      "mem_wgt_in": "0xffffffe0"
    },
    {
      "instr No.": 569,
      "instr_in": "0x00",
      "mem_addr": 569,
      "mem_bias_in": "0x0000000e",
      "mem_inp_in": "0x0000000e",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000e",
      "mem_wgt_in": "0x0000000e"
    },
    {
      "instr No.": 570,
      "instr_in": "0x00",
      "mem_addr": 570,
      "mem_bias_in": "0xffffffec",
      "mem_inp_in": "0xffffffec",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffec",
      "mem_wgt_in": "0xffffffec"
    },
    {
      "instr No.": 571,
      "instr_in": "0x00",
      "mem_addr": 571,
      "mem_bias_in": "0xffffffea",
      "mem_inp_in": "0xffffffea",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffea",
      "mem_wgt_in": "0xffffffea"
    },
    {
      "instr No.": 572,
      "instr_in": "0x00",
      "mem_addr": 572,
      "mem_bias_in": "0xfffffffa",
      "mem_inp_in": "0xfffffffa",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffffa",
      "mem_wgt_in": "0xfffffffa"
    },
    {
      "instr No.": 573,
      "instr_in": "0x00",
      "mem_addr": 573,
      "mem_bias_in": "0xfffffffc",
      "mem_inp_in": "0xfffffffc",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffffc",
      "mem_wgt_in": "0xfffffffc"
    },
    {
      "instr No.": 574,
      "instr_in": "0x00",
      "mem_addr": 574,
      "mem_bias_in": "0x00000019",
      "mem_inp_in": "0x00000019",
      "mem_mode": 3,
      "mem_uop_in": "0x00000019",
      "mem_wgt_in": "0x00000019"
    },
    {
      "instr No.": 575,
      "instr_in": "0x00",
      "mem_addr": 575,
      "mem_bias_in": "0xffffffe2",
      "mem_inp_in": "0xffffffe2",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe2",
      "mem_wgt_in": "0xffffffe2"
    },
    {
      "instr No.": 576,
      "instr_in": "0x00",
      "mem_addr": 576,
      "mem_bias_in": "0xffffffef",
      "mem_inp_in": "0xffffffef",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffef",
      "mem_wgt_in": "0xffffffef"
    },
    {
      "instr No.": 577,
      "instr_in": "0x00",
      "mem_addr": 577,
      "mem_bias_in": "0x0000000d",
      "mem_inp_in": "0x0000000d",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000d",
      "mem_wgt_in": "0x0000000d"
    },
    {
      "instr No.": 578,
      "instr_in": "0x00",
      "mem_addr": 578,
      "mem_bias_in": "0x0000001d",
      "mem_inp_in": "0x0000001d",
      "mem_mode": 3,
      "mem_uop_in": "0x0000001d",
      "mem_wgt_in": "0x0000001d"
    },
    {
      "instr No.": 579,
      "instr_in": "0x00",
      "mem_addr": 579,
      "mem_bias_in": "0x00000000",
      "mem_inp_in": "0x00000000",
      "mem_mode": 3,
      "mem_uop_in": "0x00000000",
      "mem_wgt_in": "0x00000000"
    },
    {
      "instr No.": 580,
      "instr_in": "0x00",
      "mem_addr": 580,
      "mem_bias_in": "0xffffffff",
      "mem_inp_in": "0xffffffff",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffff",
      "mem_wgt_in": "0xffffffff"
    },
    {
      "instr No.": 581,
      "instr_in": "0x00",
      "mem_addr": 581,
      "mem_bias_in": "0x00000018",
      "mem_inp_in": "0x00000018",
      "mem_mode": 3,
      "mem_uop_in": "0x00000018",
      "mem_wgt_in": "0x00000018"
    },
    {
      "instr No.": 582,
      "instr_in": "0x00",
      "mem_addr": 582,
      "mem_bias_in": "0x00000004",
      "mem_inp_in": "0x00000004",
      "mem_mode": 3,
      "mem_uop_in": "0x00000004",
      "mem_wgt_in": "0x00000004"
    },
    {
      "instr No.": 583,
      "instr_in": "0x00",
      "mem_addr": 583,
      "mem_bias_in": "0xfffffff2",
      "mem_inp_in": "0xfffffff2",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff2",
      "mem_wgt_in": "0xfffffff2"
    },
    {
      "instr No.": 584,
      "instr_in": "0x00",
      "mem_addr": 584,
      "mem_bias_in": "0xfffffff0",
      "mem_inp_in": "0xfffffff0",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff0",
      "mem_wgt_in": "0xfffffff0"
    },
    {
      "instr No.": 585,
      "instr_in": "0x00",
      "mem_addr": 585,
      "mem_bias_in": "0xfffffff4",
      "mem_inp_in": "0xfffffff4",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff4",
      "mem_wgt_in": "0xfffffff4"
    },
    {
      "instr No.": 586,
      "instr_in": "0x00",
      "mem_addr": 586,
      "mem_bias_in": "0x00000010",
      "mem_inp_in": "0x00000010",
      "mem_mode": 3,
      "mem_uop_in": "0x00000010",
      "mem_wgt_in": "0x00000010"
    },
    {
      "instr No.": 587,
      "instr_in": "0x00",
      "mem_addr": 587,
      "mem_bias_in": "0x00000000",
      "mem_inp_in": "0x00000000",
      "mem_mode": 3,
      "mem_uop_in": "0x00000000",
      "mem_wgt_in": "0x00000000"
    },
    {
      "instr No.": 588,
      "instr_in": "0x00",
      "mem_addr": 588,
      "mem_bias_in": "0x0000001d",
      "mem_inp_in": "0x0000001d",
      "mem_mode": 3,
      "mem_uop_in": "0x0000001d",
      "mem_wgt_in": "0x0000001d"
    },
    {
      "instr No.": 589,
      "instr_in": "0x00",
      "mem_addr": 589,
      "mem_bias_in": "0x00000018",
      "mem_inp_in": "0x00000018",
      "mem_mode": 3,
      "mem_uop_in": "0x00000018",
      "mem_wgt_in": "0x00000018"
    },
    {
      "instr No.": 590,
      "instr_in": "0x00",
      "mem_addr": 590,
      "mem_bias_in": "0xffffffe8",
      "mem_inp_in": "0xffffffe8",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe8",
      "mem_wgt_in": "0xffffffe8"
    },
    {
      "instr No.": 591,
      "instr_in": "0x00",
      "mem_addr": 591,
      "mem_bias_in": "0x00000008",
      "mem_inp_in": "0x00000008",
      "mem_mode": 3,
      "mem_uop_in": "0x00000008",
      "mem_wgt_in": "0x00000008"
    },
    {
      "instr No.": 592,
      "instr_in": "0x00",
      "mem_addr": 592,
      "mem_bias_in": "0x00000008",
      "mem_inp_in": "0x00000008",
      "mem_mode": 3,
      "mem_uop_in": "0x00000008",
      "mem_wgt_in": "0x00000008"
    },
    {
      "instr No.": 593,
      "instr_in": "0x00",
      "mem_addr": 593,
      "mem_bias_in": "0xffffffff",
      "mem_inp_in": "0xffffffff",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffff",
      "mem_wgt_in": "0xffffffff"
    },
    {
      "instr No.": 594,
      "instr_in": "0x00",
      "mem_addr": 594,
      "mem_bias_in": "0x00000012",
      "mem_inp_in": "0x00000012",
      "mem_mode": 3,
      "mem_uop_in": "0x00000012",
      "mem_wgt_in": "0x00000012"
    },
    {
      "instr No.": 595,
      "instr_in": "0x00",
      "mem_addr": 595,
      "mem_bias_in": "0x0000000b",
      "mem_inp_in": "0x0000000b",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000b",
      "mem_wgt_in": "0x0000000b"
    },
    {
      "instr No.": 596,
      "instr_in": "0x00",
      "mem_addr": 596,
      "mem_bias_in": "0xfffffff4",
      "mem_inp_in": "0xfffffff4",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff4",
      "mem_wgt_in": "0xfffffff4"
    },
    {
      "instr No.": 597,
      "instr_in": "0x00",
      "mem_addr": 597,
      "mem_bias_in": "0x0000000e",
      "mem_inp_in": "0x0000000e",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000e",
      "mem_wgt_in": "0x0000000e"
    },
    {
      "instr No.": 598,
      "instr_in": "0x00",
      "mem_addr": 598,
      "mem_bias_in": "0xffffffe2",
      "mem_inp_in": "0xffffffe2",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe2",
      "mem_wgt_in": "0xffffffe2"
    },
    {
      "instr No.": 599,
      "instr_in": "0x00",
      "mem_addr": 599,
      "mem_bias_in": "0xffffffea",
      "mem_inp_in": "0xffffffea",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffea",
      "mem_wgt_in": "0xffffffea"
    },
    {
      "instr No.": 600,
      "instr_in": "0x00",
      "mem_addr": 600,
      "mem_bias_in": "0xfffffff4",
      "mem_inp_in": "0xfffffff4",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff4",
      "mem_wgt_in": "0xfffffff4"
    },
    {
      "instr No.": 601,
      "instr_in": "0x00",
      "mem_addr": 601,
      "mem_bias_in": "0xfffffff6",
      "mem_inp_in": "0xfffffff6",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff6",
      "mem_wgt_in": "0xfffffff6"
    },
    {
      "instr No.": 602,
      "instr_in": "0x00",
      "mem_addr": 602,
      "mem_bias_in": "0xffffffee",
      "mem_inp_in": "0xffffffee",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffee",
      "mem_wgt_in": "0xffffffee"
    },
    {
      "instr No.": 603,
      "instr_in": "0x00",
      "mem_addr": 603,
      "mem_bias_in": "0xfffffff0",
      "mem_inp_in": "0xfffffff0",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff0",
      "mem_wgt_in": "0xfffffff0"
    },
    {
      "instr No.": 604,
      "instr_in": "0x00",
      "mem_addr": 604,
      "mem_bias_in": "0x00000001",
      "mem_inp_in": "0x00000001",
      "mem_mode": 3,
      "mem_uop_in": "0x00000001",
      "mem_wgt_in": "0x00000001"
    },
    {
      "instr No.": 605,
      "instr_in": "0x00",
      "mem_addr": 605,
      "mem_bias_in": "0x00000018",
      "mem_inp_in": "0x00000018",
      "mem_mode": 3,
      "mem_uop_in": "0x00000018",
      "mem_wgt_in": "0x00000018"
    },
    {
      "instr No.": 606,
      "instr_in": "0x00",
      "mem_addr": 606,
      "mem_bias_in": "0x00000008",
      "mem_inp_in": "0x00000008",
      "mem_mode": 3,
      "mem_uop_in": "0x00000008",
      "mem_wgt_in": "0x00000008"
    },
    {
      "instr No.": 607,
      "instr_in": "0x00",
      "mem_addr": 607,
      "mem_bias_in": "0x0000000e",
      "mem_inp_in": "0x0000000e",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000e",
      "mem_wgt_in": "0x0000000e"
    },
    {
      "instr No.": 608,
      "instr_in": "0x00",
      "mem_addr": 608,
      "mem_bias_in": "0x0000000f",
      "mem_inp_in": "0x0000000f",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000f",
      "mem_wgt_in": "0x0000000f"
    },
    {
      "instr No.": 609,
      "instr_in": "0x00",
      "mem_addr": 609,
      "mem_bias_in": "0xffffffeb",
      "mem_inp_in": "0xffffffeb",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffeb",
      "mem_wgt_in": "0xffffffeb"
    },
    {
      "instr No.": 610,
      "instr_in": "0x00",
      "mem_addr": 610,
      "mem_bias_in": "0xffffffea",
      "mem_inp_in": "0xffffffea",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffea",
      "mem_wgt_in": "0xffffffea"
    },
    {
      "instr No.": 611,
      "instr_in": "0x00",
      "mem_addr": 611,
      "mem_bias_in": "0xffffffe9",
      "mem_inp_in": "0xffffffe9",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe9",
      "mem_wgt_in": "0xffffffe9"
    },
    {
      "instr No.": 612,
      "instr_in": "0x00",
      "mem_addr": 612,
      "mem_bias_in": "0x0000001e",
      "mem_inp_in": "0x0000001e",
      "mem_mode": 3,
      "mem_uop_in": "0x0000001e",
      "mem_wgt_in": "0x0000001e"
    },
    {
      "instr No.": 613,
      "instr_in": "0x00",
      "mem_addr": 613,
      "mem_bias_in": "0x0000001e",
      "mem_inp_in": "0x0000001e",
      "mem_mode": 3,
      "mem_uop_in": "0x0000001e",
      "mem_wgt_in": "0x0000001e"
    },
    {
      "instr No.": 614,
      "instr_in": "0x00",
      "mem_addr": 614,
      "mem_bias_in": "0xffffffee",
      "mem_inp_in": "0xffffffee",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffee",
      "mem_wgt_in": "0xffffffee"
    },
    {
      "instr No.": 615,
      "instr_in": "0x00",
      "mem_addr": 615,
      "mem_bias_in": "0x00000014",
      "mem_inp_in": "0x00000014",
      "mem_mode": 3,
      "mem_uop_in": "0x00000014",
      "mem_wgt_in": "0x00000014"
    },
    {
      "instr No.": 616,
      "instr_in": "0x00",
      "mem_addr": 616,
      "mem_bias_in": "0x00000010",
      "mem_inp_in": "0x00000010",
      "mem_mode": 3,
      "mem_uop_in": "0x00000010",
      "mem_wgt_in": "0x00000010"
    },
    {
      "instr No.": 617,
      "instr_in": "0x00",
      "mem_addr": 617,
      "mem_bias_in": "0xfffffffd",
      "mem_inp_in": "0xfffffffd",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffffd",
      "mem_wgt_in": "0xfffffffd"
    },
    {
      "instr No.": 618,
      "instr_in": "0x00",
      "mem_addr": 618,
      "mem_bias_in": "0x00000005",
      "mem_inp_in": "0x00000005",
      "mem_mode": 3,
      "mem_uop_in": "0x00000005",
      "mem_wgt_in": "0x00000005"
    },
    {
      "instr No.": 619,
      "instr_in": "0x00",
      "mem_addr": 619,
      "mem_bias_in": "0x0000001c",
      "mem_inp_in": "0x0000001c",
      "mem_mode": 3,
      "mem_uop_in": "0x0000001c",
      "mem_wgt_in": "0x0000001c"
    },
    {
      "instr No.": 620,
      "instr_in": "0x00",
      "mem_addr": 620,
      "mem_bias_in": "0xfffffffd",
      "mem_inp_in": "0xfffffffd",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffffd",
      "mem_wgt_in": "0xfffffffd"
    },
    {
      "instr No.": 621,
      "instr_in": "0x00",
      "mem_addr": 621,
      "mem_bias_in": "0x00000015",
      "mem_inp_in": "0x00000015",
      "mem_mode": 3,
      "mem_uop_in": "0x00000015",
      "mem_wgt_in": "0x00000015"
    },
    {
      "instr No.": 622,
      "instr_in": "0x00",
      "mem_addr": 622,
      "mem_bias_in": "0xffffffe5",
      "mem_inp_in": "0xffffffe5",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe5",
      "mem_wgt_in": "0xffffffe5"
    },
    {
      "instr No.": 623,
      "instr_in": "0x00",
      "mem_addr": 623,
      "mem_bias_in": "0x00000007",
      "mem_inp_in": "0x00000007",
      "mem_mode": 3,
      "mem_uop_in": "0x00000007",
      "mem_wgt_in": "0x00000007"
    },
    {
      "instr No.": 624,
      "instr_in": "0x00",
      "mem_addr": 624,
      "mem_bias_in": "0x00000008",
      "mem_inp_in": "0x00000008",
      "mem_mode": 3,
      "mem_uop_in": "0x00000008",
      "mem_wgt_in": "0x00000008"
    },
    {
      "instr No.": 625,
      "instr_in": "0x00",
      "mem_addr": 625,
      "mem_bias_in": "0x00000018",
      "mem_inp_in": "0x00000018",
      "mem_mode": 3,
      "mem_uop_in": "0x00000018",
      "mem_wgt_in": "0x00000018"
    },
    {
      "instr No.": 626,
      "instr_in": "0x00",
      "mem_addr": 626,
      "mem_bias_in": "0xffffffff",
      "mem_inp_in": "0xffffffff",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffff",
      "mem_wgt_in": "0xffffffff"
    },
    {
      "instr No.": 627,
      "instr_in": "0x00",
      "mem_addr": 627,
      "mem_bias_in": "0x0000001b",
      "mem_inp_in": "0x0000001b",
      "mem_mode": 3,
      "mem_uop_in": "0x0000001b",
      "mem_wgt_in": "0x0000001b"
    },
    {
      "instr No.": 628,
      "instr_in": "0x00",
      "mem_addr": 628,
      "mem_bias_in": "0xfffffff1",
      "mem_inp_in": "0xfffffff1",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff1",
      "mem_wgt_in": "0xfffffff1"
    },
    {
      "instr No.": 629,
      "instr_in": "0x00",
      "mem_addr": 629,
      "mem_bias_in": "0xffffffff",
      "mem_inp_in": "0xffffffff",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffff",
      "mem_wgt_in": "0xffffffff"
    },
    {
      "instr No.": 630,
      "instr_in": "0x00",
      "mem_addr": 630,
      "mem_bias_in": "0xfffffff7",
      "mem_inp_in": "0xfffffff7",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff7",
      "mem_wgt_in": "0xfffffff7"
    },
    {
      "instr No.": 631,
      "instr_in": "0x00",
      "mem_addr": 631,
      "mem_bias_in": "0xffffffe0",
      "mem_inp_in": "0xffffffe0",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe0",
      "mem_wgt_in": "0xffffffe0"
    },
    {
      "instr No.": 632,
      "instr_in": "0x00",
      "mem_addr": 632,
      "mem_bias_in": "0xffffffe8",
      "mem_inp_in": "0xffffffe8",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe8",
      "mem_wgt_in": "0xffffffe8"
    },
    {
      "instr No.": 633,
      "instr_in": "0x00",
      "mem_addr": 633,
      "mem_bias_in": "0xfffffff2",
      "mem_inp_in": "0xfffffff2",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff2",
      "mem_wgt_in": "0xfffffff2"
    },
    {
      "instr No.": 634,
      "instr_in": "0x00",
      "mem_addr": 634,
      "mem_bias_in": "0x00000011",
      "mem_inp_in": "0x00000011",
      "mem_mode": 3,
      "mem_uop_in": "0x00000011",
      "mem_wgt_in": "0x00000011"
    },
    {
      "instr No.": 635,
      "instr_in": "0x00",
      "mem_addr": 635,
      "mem_bias_in": "0xffffffe5",
      "mem_inp_in": "0xffffffe5",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe5",
      "mem_wgt_in": "0xffffffe5"
    },
    {
      "instr No.": 636,
      "instr_in": "0x00",
      "mem_addr": 636,
      "mem_bias_in": "0xffffffe5",
      "mem_inp_in": "0xffffffe5",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe5",
      "mem_wgt_in": "0xffffffe5"
    },
    {
      "instr No.": 637,
      "instr_in": "0x00",
      "mem_addr": 637,
      "mem_bias_in": "0xffffffe9",
      "mem_inp_in": "0xffffffe9",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe9",
      "mem_wgt_in": "0xffffffe9"
    },
    {
      "instr No.": 638,
      "instr_in": "0x00",
      "mem_addr": 638,
      "mem_bias_in": "0xffffffec",
      "mem_inp_in": "0xffffffec",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffec",
      "mem_wgt_in": "0xffffffec"
    },
    {
      "instr No.": 639,
      "instr_in": "0x00",
      "mem_addr": 639,
      "mem_bias_in": "0x00000003",
      "mem_inp_in": "0x00000003",
      "mem_mode": 3,
      "mem_uop_in": "0x00000003",
      "mem_wgt_in": "0x00000003"
    },
    {
      "instr No.": 640,
      "instr_in": "0x00",
      "mem_addr": 640,
      "mem_bias_in": "0xfffffff9",
      "mem_inp_in": "0xfffffff9",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff9",
      "mem_wgt_in": "0xfffffff9"
    },
    {
      "instr No.": 641,
      "instr_in": "0x00",
      "mem_addr": 641,
      "mem_bias_in": "0x0000000f",
      "mem_inp_in": "0x0000000f",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000f",
      "mem_wgt_in": "0x0000000f"
    },
    {
      "instr No.": 642,
      "instr_in": "0x00",
      "mem_addr": 642,
      "mem_bias_in": "0xfffffff1",
      "mem_inp_in": "0xfffffff1",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff1",
      "mem_wgt_in": "0xfffffff1"
    },
    {
      "instr No.": 643,
      "instr_in": "0x00",
      "mem_addr": 643,
      "mem_bias_in": "0xffffffe3",
      "mem_inp_in": "0xffffffe3",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe3",
      "mem_wgt_in": "0xffffffe3"
    },
    {
      "instr No.": 644,
      "instr_in": "0x00",
      "mem_addr": 644,
      "mem_bias_in": "0xffffffe3",
      "mem_inp_in": "0xffffffe3",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe3",
      "mem_wgt_in": "0xffffffe3"
    },
    {
      "instr No.": 645,
      "instr_in": "0x00",
      "mem_addr": 645,
      "mem_bias_in": "0xffffffeb",
      "mem_inp_in": "0xffffffeb",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffeb",
      "mem_wgt_in": "0xffffffeb"
    },
    {
      "instr No.": 646,
      "instr_in": "0x00",
      "mem_addr": 646,
      "mem_bias_in": "0x00000008",
      "mem_inp_in": "0x00000008",
      "mem_mode": 3,
      "mem_uop_in": "0x00000008",
      "mem_wgt_in": "0x00000008"
    },
    {
      "instr No.": 647,
      "instr_in": "0x00",
      "mem_addr": 647,
      "mem_bias_in": "0x00000000",
      "mem_inp_in": "0x00000000",
      "mem_mode": 3,
      "mem_uop_in": "0x00000000",
      "mem_wgt_in": "0x00000000"
    },
    {
      "instr No.": 648,
      "instr_in": "0x00",
      "mem_addr": 648,
      "mem_bias_in": "0xffffffe3",
      "mem_inp_in": "0xffffffe3",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe3",
      "mem_wgt_in": "0xffffffe3"
    },
    {
      "instr No.": 649,
      "instr_in": "0x00",
      "mem_addr": 649,
      "mem_bias_in": "0xffffffff",
      "mem_inp_in": "0xffffffff",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffff",
      "mem_wgt_in": "0xffffffff"
    },
    {
      "instr No.": 650,
      "instr_in": "0x00",
      "mem_addr": 650,
      "mem_bias_in": "0x0000000f",
      "mem_inp_in": "0x0000000f",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000f",
      "mem_wgt_in": "0x0000000f"
    },
    {
      "instr No.": 651,
      "instr_in": "0x00",
      "mem_addr": 651,
      "mem_bias_in": "0xffffffeb",
      "mem_inp_in": "0xffffffeb",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffeb",
      "mem_wgt_in": "0xffffffeb"
    },
    {
      "instr No.": 652,
      "instr_in": "0x00",
      "mem_addr": 652,
      "mem_bias_in": "0x0000000e",
      "mem_inp_in": "0x0000000e",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000e",
      "mem_wgt_in": "0x0000000e"
    },
    {
      "instr No.": 653,
      "instr_in": "0x00",
      "mem_addr": 653,
      "mem_bias_in": "0xffffffec",
      "mem_inp_in": "0xffffffec",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffec",
      "mem_wgt_in": "0xffffffec"
    },
    {
      "instr No.": 654,
      "instr_in": "0x00",
      "mem_addr": 654,
      "mem_bias_in": "0x0000000b",
      "mem_inp_in": "0x0000000b",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000b",
      "mem_wgt_in": "0x0000000b"
    },
    {
      "instr No.": 655,
      "instr_in": "0x00",
      "mem_addr": 655,
      "mem_bias_in": "0x00000012",
      "mem_inp_in": "0x00000012",
      "mem_mode": 3,
      "mem_uop_in": "0x00000012",
      "mem_wgt_in": "0x00000012"
    },
    {
      "instr No.": 656,
      "instr_in": "0x00",
      "mem_addr": 656,
      "mem_bias_in": "0xffffffe7",
      "mem_inp_in": "0xffffffe7",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe7",
      "mem_wgt_in": "0xffffffe7"
    },
    {
      "instr No.": 657,
      "instr_in": "0x00",
      "mem_addr": 657,
      "mem_bias_in": "0x0000001b",
      "mem_inp_in": "0x0000001b",
      "mem_mode": 3,
      "mem_uop_in": "0x0000001b",
      "mem_wgt_in": "0x0000001b"
    },
    {
      "instr No.": 658,
      "instr_in": "0x00",
      "mem_addr": 658,
      "mem_bias_in": "0x0000001b",
      "mem_inp_in": "0x0000001b",
      "mem_mode": 3,
      "mem_uop_in": "0x0000001b",
      "mem_wgt_in": "0x0000001b"
    },
    {
      "instr No.": 659,
      "instr_in": "0x00",
      "mem_addr": 659,
      "mem_bias_in": "0x00000001",
      "mem_inp_in": "0x00000001",
      "mem_mode": 3,
      "mem_uop_in": "0x00000001",
      "mem_wgt_in": "0x00000001"
    },
    {
      "instr No.": 660,
      "instr_in": "0x00",
      "mem_addr": 660,
      "mem_bias_in": "0xffffffe9",
      "mem_inp_in": "0xffffffe9",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe9",
      "mem_wgt_in": "0xffffffe9"
    },
    {
      "instr No.": 661,
      "instr_in": "0x00",
      "mem_addr": 661,
      "mem_bias_in": "0x0000001b",
      "mem_inp_in": "0x0000001b",
      "mem_mode": 3,
      "mem_uop_in": "0x0000001b",
      "mem_wgt_in": "0x0000001b"
    },
    {
      "instr No.": 662,
      "instr_in": "0x00",
      "mem_addr": 662,
      "mem_bias_in": "0xffffffef",
      "mem_inp_in": "0xffffffef",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffef",
      "mem_wgt_in": "0xffffffef"
    },
    {
      "instr No.": 663,
      "instr_in": "0x00",
      "mem_addr": 663,
      "mem_bias_in": "0xffffffe4",
      "mem_inp_in": "0xffffffe4",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe4",
      "mem_wgt_in": "0xffffffe4"
    },
    {
      "instr No.": 664,
      "instr_in": "0x00",
      "mem_addr": 664,
      "mem_bias_in": "0xffffffe4",
      "mem_inp_in": "0xffffffe4",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe4",
      "mem_wgt_in": "0xffffffe4"
    },
    {
      "instr No.": 665,
      "instr_in": "0x00",
      "mem_addr": 665,
      "mem_bias_in": "0x0000000b",
      "mem_inp_in": "0x0000000b",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000b",
      "mem_wgt_in": "0x0000000b"
    },
    {
      "instr No.": 666,
      "instr_in": "0x00",
      "mem_addr": 666,
      "mem_bias_in": "0xfffffffc",
      "mem_inp_in": "0xfffffffc",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffffc",
      "mem_wgt_in": "0xfffffffc"
    },
    {
      "instr No.": 667,
      "instr_in": "0x00",
      "mem_addr": 667,
      "mem_bias_in": "0x00000011",
      "mem_inp_in": "0x00000011",
      "mem_mode": 3,
      "mem_uop_in": "0x00000011",
      "mem_wgt_in": "0x00000011"
    },
    {
      "instr No.": 668,
      "instr_in": "0x00",
      "mem_addr": 668,
      "mem_bias_in": "0x0000000e",
      "mem_inp_in": "0x0000000e",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000e",
      "mem_wgt_in": "0x0000000e"
    },
    {
      "instr No.": 669,
      "instr_in": "0x00",
      "mem_addr": 669,
      "mem_bias_in": "0xfffffff7",
      "mem_inp_in": "0xfffffff7",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff7",
      "mem_wgt_in": "0xfffffff7"
    },
    {
      "instr No.": 670,
      "instr_in": "0x00",
      "mem_addr": 670,
      "mem_bias_in": "0xffffffee",
      "mem_inp_in": "0xffffffee",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffee",
      "mem_wgt_in": "0xffffffee"
    },
    {
      "instr No.": 671,
      "instr_in": "0x00",
      "mem_addr": 671,
      "mem_bias_in": "0x00000007",
      "mem_inp_in": "0x00000007",
      "mem_mode": 3,
      "mem_uop_in": "0x00000007",
      "mem_wgt_in": "0x00000007"
    },
    {
      "instr No.": 672,
      "instr_in": "0x00",
      "mem_addr": 672,
      "mem_bias_in": "0x00000015",
      "mem_inp_in": "0x00000015",
      "mem_mode": 3,
      "mem_uop_in": "0x00000015",
      "mem_wgt_in": "0x00000015"
    },
    {
      "instr No.": 673,
      "instr_in": "0x00",
      "mem_addr": 673,
      "mem_bias_in": "0x00000003",
      "mem_inp_in": "0x00000003",
      "mem_mode": 3,
      "mem_uop_in": "0x00000003",
      "mem_wgt_in": "0x00000003"
    },
    {
      "instr No.": 674,
      "instr_in": "0x00",
      "mem_addr": 674,
      "mem_bias_in": "0x0000001a",
      "mem_inp_in": "0x0000001a",
      "mem_mode": 3,
      "mem_uop_in": "0x0000001a",
      "mem_wgt_in": "0x0000001a"
    },
    {
      "instr No.": 675,
      "instr_in": "0x00",
      "mem_addr": 675,
      "mem_bias_in": "0xfffffff6",
      "mem_inp_in": "0xfffffff6",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff6",
      "mem_wgt_in": "0xfffffff6"
    },
    {
      "instr No.": 676,
      "instr_in": "0x00",
      "mem_addr": 676,
      "mem_bias_in": "0xfffffff7",
      "mem_inp_in": "0xfffffff7",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff7",
      "mem_wgt_in": "0xfffffff7"
    },
    {
      "instr No.": 677,
      "instr_in": "0x00",
      "mem_addr": 677,
      "mem_bias_in": "0x00000009",
      "mem_inp_in": "0x00000009",
      "mem_mode": 3,
      "mem_uop_in": "0x00000009",
      "mem_wgt_in": "0x00000009"
    },
    {
      "instr No.": 678,
      "instr_in": "0x00",
      "mem_addr": 678,
      "mem_bias_in": "0xfffffff9",
      "mem_inp_in": "0xfffffff9",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff9",
      "mem_wgt_in": "0xfffffff9"
    },
    {
      "instr No.": 679,
      "instr_in": "0x00",
      "mem_addr": 679,
      "mem_bias_in": "0xfffffffd",
      "mem_inp_in": "0xfffffffd",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffffd",
      "mem_wgt_in": "0xfffffffd"
    },
    {
      "instr No.": 680,
      "instr_in": "0x00",
      "mem_addr": 680,
      "mem_bias_in": "0x00000011",
      "mem_inp_in": "0x00000011",
      "mem_mode": 3,
      "mem_uop_in": "0x00000011",
      "mem_wgt_in": "0x00000011"
    },
    {
      "instr No.": 681,
      "instr_in": "0x00",
      "mem_addr": 681,
      "mem_bias_in": "0x00000001",
      "mem_inp_in": "0x00000001",
      "mem_mode": 3,
      "mem_uop_in": "0x00000001",
      "mem_wgt_in": "0x00000001"
    },
    {
      "instr No.": 682,
      "instr_in": "0x00",
      "mem_addr": 682,
      "mem_bias_in": "0x00000016",
      "mem_inp_in": "0x00000016",
      "mem_mode": 3,
      "mem_uop_in": "0x00000016",
      "mem_wgt_in": "0x00000016"
    },
    {
      "instr No.": 683,
      "instr_in": "0x00",
      "mem_addr": 683,
      "mem_bias_in": "0xfffffff6",
      "mem_inp_in": "0xfffffff6",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff6",
      "mem_wgt_in": "0xfffffff6"
    },
    {
      "instr No.": 684,
      "instr_in": "0x00",
      "mem_addr": 684,
      "mem_bias_in": "0xfffffff9",
      "mem_inp_in": "0xfffffff9",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff9",
      "mem_wgt_in": "0xfffffff9"
    },
    {
      "instr No.": 685,
      "instr_in": "0x00",
      "mem_addr": 685,
      "mem_bias_in": "0xffffffe4",
      "mem_inp_in": "0xffffffe4",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe4",
      "mem_wgt_in": "0xffffffe4"
    },
    {
      "instr No.": 686,
      "instr_in": "0x00",
      "mem_addr": 686,
      "mem_bias_in": "0x00000002",
      "mem_inp_in": "0x00000002",
      "mem_mode": 3,
      "mem_uop_in": "0x00000002",
      "mem_wgt_in": "0x00000002"
    },
    {
      "instr No.": 687,
      "instr_in": "0x00",
      "mem_addr": 687,
      "mem_bias_in": "0xfffffff2",
      "mem_inp_in": "0xfffffff2",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff2",
      "mem_wgt_in": "0xfffffff2"
    },
    {
      "instr No.": 688,
      "instr_in": "0x00",
      "mem_addr": 688,
      "mem_bias_in": "0x0000000b",
      "mem_inp_in": "0x0000000b",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000b",
      "mem_wgt_in": "0x0000000b"
    },
    {
      "instr No.": 689,
      "instr_in": "0x00",
      "mem_addr": 689,
      "mem_bias_in": "0x00000010",
      "mem_inp_in": "0x00000010",
      "mem_mode": 3,
      "mem_uop_in": "0x00000010",
      "mem_wgt_in": "0x00000010"
    },
    {
      "instr No.": 690,
      "instr_in": "0x00",
      "mem_addr": 690,
      "mem_bias_in": "0x0000000c",
      "mem_inp_in": "0x0000000c",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000c",
      "mem_wgt_in": "0x0000000c"
    },
    {
      "instr No.": 691,
      "instr_in": "0x00",
      "mem_addr": 691,
      "mem_bias_in": "0x00000003",
      "mem_inp_in": "0x00000003",
      "mem_mode": 3,
      "mem_uop_in": "0x00000003",
      "mem_wgt_in": "0x00000003"
    },
    {
      "instr No.": 692,
      "instr_in": "0x00",
      "mem_addr": 692,
      "mem_bias_in": "0x00000003",
      "mem_inp_in": "0x00000003",
      "mem_mode": 3,
      "mem_uop_in": "0x00000003",
      "mem_wgt_in": "0x00000003"
    },
    {
      "instr No.": 693,
      "instr_in": "0x00",
      "mem_addr": 693,
      "mem_bias_in": "0xffffffec",
      "mem_inp_in": "0xffffffec",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffec",
      "mem_wgt_in": "0xffffffec"
    },
    {
      "instr No.": 694,
      "instr_in": "0x00",
      "mem_addr": 694,
      "mem_bias_in": "0xfffffff3",
      "mem_inp_in": "0xfffffff3",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff3",
      "mem_wgt_in": "0xfffffff3"
    },
    {
      "instr No.": 695,
      "instr_in": "0x00",
      "mem_addr": 695,
      "mem_bias_in": "0xfffffffe",
      "mem_inp_in": "0xfffffffe",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffffe",
      "mem_wgt_in": "0xfffffffe"
    },
    {
      "instr No.": 696,
      "instr_in": "0x00",
      "mem_addr": 696,
      "mem_bias_in": "0x00000010",
      "mem_inp_in": "0x00000010",
      "mem_mode": 3,
      "mem_uop_in": "0x00000010",
      "mem_wgt_in": "0x00000010"
    },
    {
      "instr No.": 697,
      "instr_in": "0x00",
      "mem_addr": 697,
      "mem_bias_in": "0x00000009",
      "mem_inp_in": "0x00000009",
      "mem_mode": 3,
      "mem_uop_in": "0x00000009",
      "mem_wgt_in": "0x00000009"
    },
    {
      "instr No.": 698,
      "instr_in": "0x00",
      "mem_addr": 698,
      "mem_bias_in": "0x00000018",
      "mem_inp_in": "0x00000018",
      "mem_mode": 3,
      "mem_uop_in": "0x00000018",
      "mem_wgt_in": "0x00000018"
    },
    {
      "instr No.": 699,
      "instr_in": "0x00",
      "mem_addr": 699,
      "mem_bias_in": "0xfffffffc",
      "mem_inp_in": "0xfffffffc",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffffc",
      "mem_wgt_in": "0xfffffffc"
    },
    {
      "instr No.": 700,
      "instr_in": "0x00",
      "mem_addr": 700,
      "mem_bias_in": "0xffffffe4",
      "mem_inp_in": "0xffffffe4",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe4",
      "mem_wgt_in": "0xffffffe4"
    },
    {
      "instr No.": 701,
      "instr_in": "0x00",
      "mem_addr": 701,
      "mem_bias_in": "0x0000000c",
      "mem_inp_in": "0x0000000c",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000c",
      "mem_wgt_in": "0x0000000c"
    },
    {
      "instr No.": 702,
      "instr_in": "0x00",
      "mem_addr": 702,
      "mem_bias_in": "0xfffffff5",
      "mem_inp_in": "0xfffffff5",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff5",
      "mem_wgt_in": "0xfffffff5"
    },
    {
      "instr No.": 703,
      "instr_in": "0x00",
      "mem_addr": 703,
      "mem_bias_in": "0xffffffe4",
      "mem_inp_in": "0xffffffe4",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe4",
      "mem_wgt_in": "0xffffffe4"
    },
    {
      "instr No.": 704,
      "instr_in": "0x00",
      "mem_addr": 704,
      "mem_bias_in": "0x0000000c",
      "mem_inp_in": "0x0000000c",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000c",
      "mem_wgt_in": "0x0000000c"
    },
    {
      "instr No.": 705,
      "instr_in": "0x00",
      "mem_addr": 705,
      "mem_bias_in": "0x0000000d",
      "mem_inp_in": "0x0000000d",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000d",
      "mem_wgt_in": "0x0000000d"
    },
    {
      "instr No.": 706,
      "instr_in": "0x00",
      "mem_addr": 706,
      "mem_bias_in": "0x0000000e",
      "mem_inp_in": "0x0000000e",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000e",
      "mem_wgt_in": "0x0000000e"
    },
    {
      "instr No.": 707,
      "instr_in": "0x00",
      "mem_addr": 707,
      "mem_bias_in": "0xffffffea",
      "mem_inp_in": "0xffffffea",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffea",
      "mem_wgt_in": "0xffffffea"
    },
    {
      "instr No.": 708,
      "instr_in": "0x00",
      "mem_addr": 708,
      "mem_bias_in": "0x00000002",
      "mem_inp_in": "0x00000002",
      "mem_mode": 3,
      "mem_uop_in": "0x00000002",
      "mem_wgt_in": "0x00000002"
    },
    {
      "instr No.": 709,
      "instr_in": "0x00",
      "mem_addr": 709,
      "mem_bias_in": "0xfffffffe",
      "mem_inp_in": "0xfffffffe",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffffe",
      "mem_wgt_in": "0xfffffffe"
    },
    {
      "instr No.": 710,
      "instr_in": "0x00",
      "mem_addr": 710,
      "mem_bias_in": "0xffffffea",
      "mem_inp_in": "0xffffffea",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffea",
      "mem_wgt_in": "0xffffffea"
    },
    {
      "instr No.": 711,
      "instr_in": "0x00",
      "mem_addr": 711,
      "mem_bias_in": "0x00000015",
      "mem_inp_in": "0x00000015",
      "mem_mode": 3,
      "mem_uop_in": "0x00000015",
      "mem_wgt_in": "0x00000015"
    },
    {
      "instr No.": 712,
      "instr_in": "0x00",
      "mem_addr": 712,
      "mem_bias_in": "0x00000004",
      "mem_inp_in": "0x00000004",
      "mem_mode": 3,
      "mem_uop_in": "0x00000004",
      "mem_wgt_in": "0x00000004"
    },
    {
      "instr No.": 713,
      "instr_in": "0x00",
      "mem_addr": 713,
      "mem_bias_in": "0x0000000c",
      "mem_inp_in": "0x0000000c",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000c",
      "mem_wgt_in": "0x0000000c"
    },
    {
      "instr No.": 714,
      "instr_in": "0x00",
      "mem_addr": 714,
      "mem_bias_in": "0x00000000",
      "mem_inp_in": "0x00000000",
      "mem_mode": 3,
      "mem_uop_in": "0x00000000",
      "mem_wgt_in": "0x00000000"
    },
    {
      "instr No.": 715,
      "instr_in": "0x00",
      "mem_addr": 715,
      "mem_bias_in": "0x00000004",
      "mem_inp_in": "0x00000004",
      "mem_mode": 3,
      "mem_uop_in": "0x00000004",
      "mem_wgt_in": "0x00000004"
    },
    {
      "instr No.": 716,
      "instr_in": "0x00",
      "mem_addr": 716,
      "mem_bias_in": "0xffffffe4",
      "mem_inp_in": "0xffffffe4",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe4",
      "mem_wgt_in": "0xffffffe4"
    },
    {
      "instr No.": 717,
      "instr_in": "0x00",
      "mem_addr": 717,
      "mem_bias_in": "0x00000006",
      "mem_inp_in": "0x00000006",
      "mem_mode": 3,
      "mem_uop_in": "0x00000006",
      "mem_wgt_in": "0x00000006"
    },
    {
      "instr No.": 718,
      "instr_in": "0x00",
      "mem_addr": 718,
      "mem_bias_in": "0xfffffff3",
      "mem_inp_in": "0xfffffff3",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff3",
      "mem_wgt_in": "0xfffffff3"
    },
    {
      "instr No.": 719,
      "instr_in": "0x00",
      "mem_addr": 719,
      "mem_bias_in": "0xffffffee",
      "mem_inp_in": "0xffffffee",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffee",
      "mem_wgt_in": "0xffffffee"
    },
    {
      "instr No.": 720,
      "instr_in": "0x00",
      "mem_addr": 720,
      "mem_bias_in": "0x0000001d",
      "mem_inp_in": "0x0000001d",
      "mem_mode": 3,
      "mem_uop_in": "0x0000001d",
      "mem_wgt_in": "0x0000001d"
    },
    {
      "instr No.": 721,
      "instr_in": "0x00",
      "mem_addr": 721,
      "mem_bias_in": "0x00000001",
      "mem_inp_in": "0x00000001",
      "mem_mode": 3,
      "mem_uop_in": "0x00000001",
      "mem_wgt_in": "0x00000001"
    },
    {
      "instr No.": 722,
      "instr_in": "0x00",
      "mem_addr": 722,
      "mem_bias_in": "0xfffffffd",
      "mem_inp_in": "0xfffffffd",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffffd",
      "mem_wgt_in": "0xfffffffd"
    },
    {
      "instr No.": 723,
      "instr_in": "0x00",
      "mem_addr": 723,
      "mem_bias_in": "0xffffffeb",
      "mem_inp_in": "0xffffffeb",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffeb",
      "mem_wgt_in": "0xffffffeb"
    },
    {
      "instr No.": 724,
      "instr_in": "0x00",
      "mem_addr": 724,
      "mem_bias_in": "0xffffffe9",
      "mem_inp_in": "0xffffffe9",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe9",
      "mem_wgt_in": "0xffffffe9"
    },
    {
      "instr No.": 725,
      "instr_in": "0x00",
      "mem_addr": 725,
      "mem_bias_in": "0xfffffff7",
      "mem_inp_in": "0xfffffff7",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff7",
      "mem_wgt_in": "0xfffffff7"
    },
    {
      "instr No.": 726,
      "instr_in": "0x00",
      "mem_addr": 726,
      "mem_bias_in": "0xffffffea",
      "mem_inp_in": "0xffffffea",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffea",
      "mem_wgt_in": "0xffffffea"
    },
    {
      "instr No.": 727,
      "instr_in": "0x00",
      "mem_addr": 727,
      "mem_bias_in": "0xfffffff6",
      "mem_inp_in": "0xfffffff6",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff6",
      "mem_wgt_in": "0xfffffff6"
    },
    {
      "instr No.": 728,
      "instr_in": "0x00",
      "mem_addr": 728,
      "mem_bias_in": "0x00000014",
      "mem_inp_in": "0x00000014",
      "mem_mode": 3,
      "mem_uop_in": "0x00000014",
      "mem_wgt_in": "0x00000014"
    },
    {
      "instr No.": 729,
      "instr_in": "0x00",
      "mem_addr": 729,
      "mem_bias_in": "0xfffffff3",
      "mem_inp_in": "0xfffffff3",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff3",
      "mem_wgt_in": "0xfffffff3"
    },
    {
      "instr No.": 730,
      "instr_in": "0x00",
      "mem_addr": 730,
      "mem_bias_in": "0x0000000c",
      "mem_inp_in": "0x0000000c",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000c",
      "mem_wgt_in": "0x0000000c"
    },
    {
      "instr No.": 731,
      "instr_in": "0x00",
      "mem_addr": 731,
      "mem_bias_in": "0xffffffee",
      "mem_inp_in": "0xffffffee",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffee",
      "mem_wgt_in": "0xffffffee"
    },
    {
      "instr No.": 732,
      "instr_in": "0x00",
      "mem_addr": 732,
      "mem_bias_in": "0x0000000e",
      "mem_inp_in": "0x0000000e",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000e",
      "mem_wgt_in": "0x0000000e"
    },
    {
      "instr No.": 733,
      "instr_in": "0x00",
      "mem_addr": 733,
      "mem_bias_in": "0xffffffee",
      "mem_inp_in": "0xffffffee",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffee",
      "mem_wgt_in": "0xffffffee"
    },
    {
      "instr No.": 734,
      "instr_in": "0x00",
      "mem_addr": 734,
      "mem_bias_in": "0xffffffe9",
      "mem_inp_in": "0xffffffe9",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe9",
      "mem_wgt_in": "0xffffffe9"
    },
    {
      "instr No.": 735,
      "instr_in": "0x00",
      "mem_addr": 735,
      "mem_bias_in": "0xffffffe1",
      "mem_inp_in": "0xffffffe1",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe1",
      "mem_wgt_in": "0xffffffe1"
    },
    {
      "instr No.": 736,
      "instr_in": "0x00",
      "mem_addr": 736,
      "mem_bias_in": "0x00000004",
      "mem_inp_in": "0x00000004",
      "mem_mode": 3,
      "mem_uop_in": "0x00000004",
      "mem_wgt_in": "0x00000004"
    },
    {
      "instr No.": 737,
      "instr_in": "0x00",
      "mem_addr": 737,
      "mem_bias_in": "0xfffffff6",
      "mem_inp_in": "0xfffffff6",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff6",
      "mem_wgt_in": "0xfffffff6"
    },
    {
      "instr No.": 738,
      "instr_in": "0x00",
      "mem_addr": 738,
      "mem_bias_in": "0xfffffff5",
      "mem_inp_in": "0xfffffff5",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff5",
      "mem_wgt_in": "0xfffffff5"
    },
    {
      "instr No.": 739,
      "instr_in": "0x00",
      "mem_addr": 739,
      "mem_bias_in": "0x00000008",
      "mem_inp_in": "0x00000008",
      "mem_mode": 3,
      "mem_uop_in": "0x00000008",
      "mem_wgt_in": "0x00000008"
    },
    {
      "instr No.": 740,
      "instr_in": "0x00",
      "mem_addr": 740,
      "mem_bias_in": "0xffffffec",
      "mem_inp_in": "0xffffffec",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffec",
      "mem_wgt_in": "0xffffffec"
    },
    {
      "instr No.": 741,
      "instr_in": "0x00",
      "mem_addr": 741,
      "mem_bias_in": "0x00000012",
      "mem_inp_in": "0x00000012",
      "mem_mode": 3,
      "mem_uop_in": "0x00000012",
      "mem_wgt_in": "0x00000012"
    },
    {
      "instr No.": 742,
      "instr_in": "0x00",
      "mem_addr": 742,
      "mem_bias_in": "0x00000002",
      "mem_inp_in": "0x00000002",
      "mem_mode": 3,
      "mem_uop_in": "0x00000002",
      "mem_wgt_in": "0x00000002"
    },
    {
      "instr No.": 743,
      "instr_in": "0x00",
      "mem_addr": 743,
      "mem_bias_in": "0x00000010",
      "mem_inp_in": "0x00000010",
      "mem_mode": 3,
      "mem_uop_in": "0x00000010",
      "mem_wgt_in": "0x00000010"
    },
    {
      "instr No.": 744,
      "instr_in": "0x00",
      "mem_addr": 744,
      "mem_bias_in": "0xffffffe3",
      "mem_inp_in": "0xffffffe3",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe3",
      "mem_wgt_in": "0xffffffe3"
    },
    {
      "instr No.": 745,
      "instr_in": "0x00",
      "mem_addr": 745,
      "mem_bias_in": "0xffffffe8",
      "mem_inp_in": "0xffffffe8",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe8",
      "mem_wgt_in": "0xffffffe8"
    },
    {
      "instr No.": 746,
      "instr_in": "0x00",
      "mem_addr": 746,
      "mem_bias_in": "0xfffffff8",
      "mem_inp_in": "0xfffffff8",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff8",
      "mem_wgt_in": "0xfffffff8"
    },
    {
      "instr No.": 747,
      "instr_in": "0x00",
      "mem_addr": 747,
      "mem_bias_in": "0x0000001d",
      "mem_inp_in": "0x0000001d",
      "mem_mode": 3,
      "mem_uop_in": "0x0000001d",
      "mem_wgt_in": "0x0000001d"
    },
    {
      "instr No.": 748,
      "instr_in": "0x00",
      "mem_addr": 748,
      "mem_bias_in": "0xfffffff8",
      "mem_inp_in": "0xfffffff8",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff8",
      "mem_wgt_in": "0xfffffff8"
    },
    {
      "instr No.": 749,
      "instr_in": "0x00",
      "mem_addr": 749,
      "mem_bias_in": "0x0000001a",
      "mem_inp_in": "0x0000001a",
      "mem_mode": 3,
      "mem_uop_in": "0x0000001a",
      "mem_wgt_in": "0x0000001a"
    },
    {
      "instr No.": 750,
      "instr_in": "0x00",
      "mem_addr": 750,
      "mem_bias_in": "0x00000005",
      "mem_inp_in": "0x00000005",
      "mem_mode": 3,
      "mem_uop_in": "0x00000005",
      "mem_wgt_in": "0x00000005"
    },
    {
      "instr No.": 751,
      "instr_in": "0x00",
      "mem_addr": 751,
      "mem_bias_in": "0x0000000e",
      "mem_inp_in": "0x0000000e",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000e",
      "mem_wgt_in": "0x0000000e"
    },
    {
      "instr No.": 752,
      "instr_in": "0x00",
      "mem_addr": 752,
      "mem_bias_in": "0x00000005",
      "mem_inp_in": "0x00000005",
      "mem_mode": 3,
      "mem_uop_in": "0x00000005",
      "mem_wgt_in": "0x00000005"
    },
    {
      "instr No.": 753,
      "instr_in": "0x00",
      "mem_addr": 753,
      "mem_bias_in": "0xfffffff4",
      "mem_inp_in": "0xfffffff4",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff4",
      "mem_wgt_in": "0xfffffff4"
    },
    {
      "instr No.": 754,
      "instr_in": "0x00",
      "mem_addr": 754,
      "mem_bias_in": "0x00000013",
      "mem_inp_in": "0x00000013",
      "mem_mode": 3,
      "mem_uop_in": "0x00000013",
      "mem_wgt_in": "0x00000013"
    },
    {
      "instr No.": 755,
      "instr_in": "0x00",
      "mem_addr": 755,
      "mem_bias_in": "0x00000000",
      "mem_inp_in": "0x00000000",
      "mem_mode": 3,
      "mem_uop_in": "0x00000000",
      "mem_wgt_in": "0x00000000"
    },
    {
      "instr No.": 756,
      "instr_in": "0x00",
      "mem_addr": 756,
      "mem_bias_in": "0x00000002",
      "mem_inp_in": "0x00000002",
      "mem_mode": 3,
      "mem_uop_in": "0x00000002",
      "mem_wgt_in": "0x00000002"
    },
    {
      "instr No.": 757,
      "instr_in": "0x00",
      "mem_addr": 757,
      "mem_bias_in": "0x00000007",
      "mem_inp_in": "0x00000007",
      "mem_mode": 3,
      "mem_uop_in": "0x00000007",
      "mem_wgt_in": "0x00000007"
    },
    {
      "instr No.": 758,
      "instr_in": "0x00",
      "mem_addr": 758,
      "mem_bias_in": "0xfffffffd",
      "mem_inp_in": "0xfffffffd",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffffd",
      "mem_wgt_in": "0xfffffffd"
    },
    {
      "instr No.": 759,
      "instr_in": "0x00",
      "mem_addr": 759,
      "mem_bias_in": "0x00000014",
      "mem_inp_in": "0x00000014",
      "mem_mode": 3,
      "mem_uop_in": "0x00000014",
      "mem_wgt_in": "0x00000014"
    },
    {
      "instr No.": 760,
      "instr_in": "0x00",
      "mem_addr": 760,
      "mem_bias_in": "0x00000018",
      "mem_inp_in": "0x00000018",
      "mem_mode": 3,
      "mem_uop_in": "0x00000018",
      "mem_wgt_in": "0x00000018"
    },
    {
      "instr No.": 761,
      "instr_in": "0x00",
      "mem_addr": 761,
      "mem_bias_in": "0x00000012",
      "mem_inp_in": "0x00000012",
      "mem_mode": 3,
      "mem_uop_in": "0x00000012",
      "mem_wgt_in": "0x00000012"
    },
    {
      "instr No.": 762,
      "instr_in": "0x00",
      "mem_addr": 762,
      "mem_bias_in": "0x00000001",
      "mem_inp_in": "0x00000001",
      "mem_mode": 3,
      "mem_uop_in": "0x00000001",
      "mem_wgt_in": "0x00000001"
    },
    {
      "instr No.": 763,
      "instr_in": "0x00",
      "mem_addr": 763,
      "mem_bias_in": "0xfffffff0",
      "mem_inp_in": "0xfffffff0",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff0",
      "mem_wgt_in": "0xfffffff0"
    },
    {
      "instr No.": 764,
      "instr_in": "0x00",
      "mem_addr": 764,
      "mem_bias_in": "0xfffffff6",
      "mem_inp_in": "0xfffffff6",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff6",
      "mem_wgt_in": "0xfffffff6"
    },
    {
      "instr No.": 765,
      "instr_in": "0x00",
      "mem_addr": 765,
      "mem_bias_in": "0xffffffe5",
      "mem_inp_in": "0xffffffe5",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe5",
      "mem_wgt_in": "0xffffffe5"
    },
    {
      "instr No.": 766,
      "instr_in": "0x00",
      "mem_addr": 766,
      "mem_bias_in": "0xfffffff3",
      "mem_inp_in": "0xfffffff3",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff3",
      "mem_wgt_in": "0xfffffff3"
    },
    {
      "instr No.": 767,
      "instr_in": "0x00",
      "mem_addr": 767,
      "mem_bias_in": "0x00000006",
      "mem_inp_in": "0x00000006",
      "mem_mode": 3,
      "mem_uop_in": "0x00000006",
      "mem_wgt_in": "0x00000006"
    },
    {
      "instr No.": 768,
      "instr_in": "0x00",
      "mem_addr": 768,
      "mem_bias_in": "0xffffffe6",
      "mem_inp_in": "0xffffffe6",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe6",
      "mem_wgt_in": "0xffffffe6"
    },
    {
      "instr No.": 769,
      "instr_in": "0x00",
      "mem_addr": 769,
      "mem_bias_in": "0x00000005",
      "mem_inp_in": "0x00000005",
      "mem_mode": 3,
      "mem_uop_in": "0x00000005",
      "mem_wgt_in": "0x00000005"
    },
    {
      "instr No.": 770,
      "instr_in": "0x00",
      "mem_addr": 770,
      "mem_bias_in": "0xfffffff5",
      "mem_inp_in": "0xfffffff5",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff5",
      "mem_wgt_in": "0xfffffff5"
    },
    {
      "instr No.": 771,
      "instr_in": "0x00",
      "mem_addr": 771,
      "mem_bias_in": "0x00000016",
      "mem_inp_in": "0x00000016",
      "mem_mode": 3,
      "mem_uop_in": "0x00000016",
      "mem_wgt_in": "0x00000016"
    },
    {
      "instr No.": 772,
      "instr_in": "0x00",
      "mem_addr": 772,
      "mem_bias_in": "0x0000001e",
      "mem_inp_in": "0x0000001e",
      "mem_mode": 3,
      "mem_uop_in": "0x0000001e",
      "mem_wgt_in": "0x0000001e"
    },
    {
      "instr No.": 773,
      "instr_in": "0x00",
      "mem_addr": 773,
      "mem_bias_in": "0x0000000f",
      "mem_inp_in": "0x0000000f",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000f",
      "mem_wgt_in": "0x0000000f"
    },
    {
      "instr No.": 774,
      "instr_in": "0x00",
      "mem_addr": 774,
      "mem_bias_in": "0xffffffe9",
      "mem_inp_in": "0xffffffe9",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe9",
      "mem_wgt_in": "0xffffffe9"
    },
    {
      "instr No.": 775,
      "instr_in": "0x00",
      "mem_addr": 775,
      "mem_bias_in": "0xfffffff4",
      "mem_inp_in": "0xfffffff4",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff4",
      "mem_wgt_in": "0xfffffff4"
    },
    {
      "instr No.": 776,
      "instr_in": "0x00",
      "mem_addr": 776,
      "mem_bias_in": "0x00000016",
      "mem_inp_in": "0x00000016",
      "mem_mode": 3,
      "mem_uop_in": "0x00000016",
      "mem_wgt_in": "0x00000016"
    },
    {
      "instr No.": 777,
      "instr_in": "0x00",
      "mem_addr": 777,
      "mem_bias_in": "0x0000001c",
      "mem_inp_in": "0x0000001c",
      "mem_mode": 3,
      "mem_uop_in": "0x0000001c",
      "mem_wgt_in": "0x0000001c"
    },
    {
      "instr No.": 778,
      "instr_in": "0x00",
      "mem_addr": 778,
      "mem_bias_in": "0xffffffe3",
      "mem_inp_in": "0xffffffe3",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe3",
      "mem_wgt_in": "0xffffffe3"
    },
    {
      "instr No.": 779,
      "instr_in": "0x00",
      "mem_addr": 779,
      "mem_bias_in": "0x00000009",
      "mem_inp_in": "0x00000009",
      "mem_mode": 3,
      "mem_uop_in": "0x00000009",
      "mem_wgt_in": "0x00000009"
    },
    {
      "instr No.": 780,
      "instr_in": "0x00",
      "mem_addr": 780,
      "mem_bias_in": "0x0000001d",
      "mem_inp_in": "0x0000001d",
      "mem_mode": 3,
      "mem_uop_in": "0x0000001d",
      "mem_wgt_in": "0x0000001d"
    },
    {
      "instr No.": 781,
      "instr_in": "0x00",
      "mem_addr": 781,
      "mem_bias_in": "0xffffffe8",
      "mem_inp_in": "0xffffffe8",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe8",
      "mem_wgt_in": "0xffffffe8"
    },
    {
      "instr No.": 782,
      "instr_in": "0x00",
      "mem_addr": 782,
      "mem_bias_in": "0xffffffe0",
      "mem_inp_in": "0xffffffe0",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe0",
      "mem_wgt_in": "0xffffffe0"
    },
    {
      "instr No.": 783,
      "instr_in": "0x00",
      "mem_addr": 783,
      "mem_bias_in": "0x0000001a",
      "mem_inp_in": "0x0000001a",
      "mem_mode": 3,
      "mem_uop_in": "0x0000001a",
      "mem_wgt_in": "0x0000001a"
    },
    {
      "instr No.": 784,
      "instr_in": "0x00",
      "mem_addr": 784,
      "mem_bias_in": "0xffffffeb",
      "mem_inp_in": "0xffffffeb",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffeb",
      "mem_wgt_in": "0xffffffeb"
    },
    {
      "instr No.": 785,
      "instr_in": "0x00",
      "mem_addr": 785,
      "mem_bias_in": "0xfffffff2",
      "mem_inp_in": "0xfffffff2",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff2",
      "mem_wgt_in": "0xfffffff2"
    },
    {
      "instr No.": 786,
      "instr_in": "0x00",
      "mem_addr": 786,
      "mem_bias_in": "0xfffffff8",
      "mem_inp_in": "0xfffffff8",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff8",
      "mem_wgt_in": "0xfffffff8"
    },
    {
      "instr No.": 787,
      "instr_in": "0x00",
      "mem_addr": 787,
      "mem_bias_in": "0x0000000a",
      "mem_inp_in": "0x0000000a",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000a",
      "mem_wgt_in": "0x0000000a"
    },
    {
      "instr No.": 788,
      "instr_in": "0x00",
      "mem_addr": 788,
      "mem_bias_in": "0xfffffff5",
      "mem_inp_in": "0xfffffff5",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff5",
      "mem_wgt_in": "0xfffffff5"
    },
    {
      "instr No.": 789,
      "instr_in": "0x00",
      "mem_addr": 789,
      "mem_bias_in": "0xffffffe2",
      "mem_inp_in": "0xffffffe2",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe2",
      "mem_wgt_in": "0xffffffe2"
    },
    {
      "instr No.": 790,
      "instr_in": "0x00",
      "mem_addr": 790,
      "mem_bias_in": "0x00000013",
      "mem_inp_in": "0x00000013",
      "mem_mode": 3,
      "mem_uop_in": "0x00000013",
      "mem_wgt_in": "0x00000013"
    },
    {
      "instr No.": 791,
      "instr_in": "0x00",
      "mem_addr": 791,
      "mem_bias_in": "0xffffffe0",
      "mem_inp_in": "0xffffffe0",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe0",
      "mem_wgt_in": "0xffffffe0"
    },
    {
      "instr No.": 792,
      "instr_in": "0x00",
      "mem_addr": 792,
      "mem_bias_in": "0x00000003",
      "mem_inp_in": "0x00000003",
      "mem_mode": 3,
      "mem_uop_in": "0x00000003",
      "mem_wgt_in": "0x00000003"
    },
    {
      "instr No.": 793,
      "instr_in": "0x00",
      "mem_addr": 793,
      "mem_bias_in": "0xffffffee",
      "mem_inp_in": "0xffffffee",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffee",
      "mem_wgt_in": "0xffffffee"
    },
    {
      "instr No.": 794,
      "instr_in": "0x00",
      "mem_addr": 794,
      "mem_bias_in": "0x0000001d",
      "mem_inp_in": "0x0000001d",
      "mem_mode": 3,
      "mem_uop_in": "0x0000001d",
      "mem_wgt_in": "0x0000001d"
    },
    {
      "instr No.": 795,
      "instr_in": "0x00",
      "mem_addr": 795,
      "mem_bias_in": "0x00000009",
      "mem_inp_in": "0x00000009",
      "mem_mode": 3,
      "mem_uop_in": "0x00000009",
      "mem_wgt_in": "0x00000009"
    },
    {
      "instr No.": 796,
      "instr_in": "0x00",
      "mem_addr": 796,
      "mem_bias_in": "0x00000002",
      "mem_inp_in": "0x00000002",
      "mem_mode": 3,
      "mem_uop_in": "0x00000002",
      "mem_wgt_in": "0x00000002"
    },
    {
      "instr No.": 797,
      "instr_in": "0x00",
      "mem_addr": 797,
      "mem_bias_in": "0xfffffffb",
      "mem_inp_in": "0xfffffffb",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffffb",
      "mem_wgt_in": "0xfffffffb"
    },
    {
      "instr No.": 798,
      "instr_in": "0x00",
      "mem_addr": 798,
      "mem_bias_in": "0xfffffffa",
      "mem_inp_in": "0xfffffffa",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffffa",
      "mem_wgt_in": "0xfffffffa"
    },
    {
      "instr No.": 799,
      "instr_in": "0x00",
      "mem_addr": 799,
      "mem_bias_in": "0x0000001b",
      "mem_inp_in": "0x0000001b",
      "mem_mode": 3,
      "mem_uop_in": "0x0000001b",
      "mem_wgt_in": "0x0000001b"
    },
    {
      "instr No.": 800,
      "instr_in": "0x00",
      "mem_addr": 800,
      "mem_bias_in": "0x0000001a",
      "mem_inp_in": "0x0000001a",
      "mem_mode": 3,
      "mem_uop_in": "0x0000001a",
      "mem_wgt_in": "0x0000001a"
    },
    {
      "instr No.": 801,
      "instr_in": "0x00",
      "mem_addr": 801,
      "mem_bias_in": "0x00000003",
      "mem_inp_in": "0x00000003",
      "mem_mode": 3,
      "mem_uop_in": "0x00000003",
      "mem_wgt_in": "0x00000003"
    },
    {
      "instr No.": 802,
      "instr_in": "0x00",
      "mem_addr": 802,
      "mem_bias_in": "0xfffffff9",
      "mem_inp_in": "0xfffffff9",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff9",
      "mem_wgt_in": "0xfffffff9"
    },
    {
      "instr No.": 803,
      "instr_in": "0x00",
      "mem_addr": 803,
      "mem_bias_in": "0x0000001e",
      "mem_inp_in": "0x0000001e",
      "mem_mode": 3,
      "mem_uop_in": "0x0000001e",
      "mem_wgt_in": "0x0000001e"
    },
    {
      "instr No.": 804,
      "instr_in": "0x00",
      "mem_addr": 804,
      "mem_bias_in": "0xfffffffe",
      "mem_inp_in": "0xfffffffe",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffffe",
      "mem_wgt_in": "0xfffffffe"
    },
    {
      "instr No.": 805,
      "instr_in": "0x00",
      "mem_addr": 805,
      "mem_bias_in": "0xfffffffb",
      "mem_inp_in": "0xfffffffb",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffffb",
      "mem_wgt_in": "0xfffffffb"
    },
    {
      "instr No.": 806,
      "instr_in": "0x00",
      "mem_addr": 806,
      "mem_bias_in": "0x00000008",
      "mem_inp_in": "0x00000008",
      "mem_mode": 3,
      "mem_uop_in": "0x00000008",
      "mem_wgt_in": "0x00000008"
    },
    {
      "instr No.": 807,
      "instr_in": "0x00",
      "mem_addr": 807,
      "mem_bias_in": "0x0000000a",
      "mem_inp_in": "0x0000000a",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000a",
      "mem_wgt_in": "0x0000000a"
    },
    {
      "instr No.": 808,
      "instr_in": "0x00",
      "mem_addr": 808,
      "mem_bias_in": "0x00000005",
      "mem_inp_in": "0x00000005",
      "mem_mode": 3,
      "mem_uop_in": "0x00000005",
      "mem_wgt_in": "0x00000005"
    },
    {
      "instr No.": 809,
      "instr_in": "0x00",
      "mem_addr": 809,
      "mem_bias_in": "0xfffffff1",
      "mem_inp_in": "0xfffffff1",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff1",
      "mem_wgt_in": "0xfffffff1"
    },
    {
      "instr No.": 810,
      "instr_in": "0x00",
      "mem_addr": 810,
      "mem_bias_in": "0xffffffec",
      "mem_inp_in": "0xffffffec",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffec",
      "mem_wgt_in": "0xffffffec"
    },
    {
      "instr No.": 811,
      "instr_in": "0x00",
      "mem_addr": 811,
      "mem_bias_in": "0x00000010",
      "mem_inp_in": "0x00000010",
      "mem_mode": 3,
      "mem_uop_in": "0x00000010",
      "mem_wgt_in": "0x00000010"
    },
    {
      "instr No.": 812,
      "instr_in": "0x00",
      "mem_addr": 812,
      "mem_bias_in": "0xfffffffb",
      "mem_inp_in": "0xfffffffb",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffffb",
      "mem_wgt_in": "0xfffffffb"
    },
    {
      "instr No.": 813,
      "instr_in": "0x00",
      "mem_addr": 813,
      "mem_bias_in": "0xfffffff7",
      "mem_inp_in": "0xfffffff7",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff7",
      "mem_wgt_in": "0xfffffff7"
    },
    {
      "instr No.": 814,
      "instr_in": "0x00",
      "mem_addr": 814,
      "mem_bias_in": "0xffffffed",
      "mem_inp_in": "0xffffffed",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffed",
      "mem_wgt_in": "0xffffffed"
    },
    {
      "instr No.": 815,
      "instr_in": "0x00",
      "mem_addr": 815,
      "mem_bias_in": "0x0000001a",
      "mem_inp_in": "0x0000001a",
      "mem_mode": 3,
      "mem_uop_in": "0x0000001a",
      "mem_wgt_in": "0x0000001a"
    },
    {
      "instr No.": 816,
      "instr_in": "0x00",
      "mem_addr": 816,
      "mem_bias_in": "0xfffffff7",
      "mem_inp_in": "0xfffffff7",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff7",
      "mem_wgt_in": "0xfffffff7"
    },
    {
      "instr No.": 817,
      "instr_in": "0x00",
      "mem_addr": 817,
      "mem_bias_in": "0x00000002",
      "mem_inp_in": "0x00000002",
      "mem_mode": 3,
      "mem_uop_in": "0x00000002",
      "mem_wgt_in": "0x00000002"
    },
    {
      "instr No.": 818,
      "instr_in": "0x00",
      "mem_addr": 818,
      "mem_bias_in": "0x00000014",
      "mem_inp_in": "0x00000014",
      "mem_mode": 3,
      "mem_uop_in": "0x00000014",
      "mem_wgt_in": "0x00000014"
    },
    {
      "instr No.": 819,
      "instr_in": "0x00",
      "mem_addr": 819,
      "mem_bias_in": "0x00000012",
      "mem_inp_in": "0x00000012",
      "mem_mode": 3,
      "mem_uop_in": "0x00000012",
      "mem_wgt_in": "0x00000012"
    },
    {
      "instr No.": 820,
      "instr_in": "0x00",
      "mem_addr": 820,
      "mem_bias_in": "0xffffffec",
      "mem_inp_in": "0xffffffec",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffec",
      "mem_wgt_in": "0xffffffec"
    },
    {
      "instr No.": 821,
      "instr_in": "0x00",
      "mem_addr": 821,
      "mem_bias_in": "0x00000011",
      "mem_inp_in": "0x00000011",
      "mem_mode": 3,
      "mem_uop_in": "0x00000011",
      "mem_wgt_in": "0x00000011"
    },
    {
      "instr No.": 822,
      "instr_in": "0x00",
      "mem_addr": 822,
      "mem_bias_in": "0x00000015",
      "mem_inp_in": "0x00000015",
      "mem_mode": 3,
      "mem_uop_in": "0x00000015",
      "mem_wgt_in": "0x00000015"
    },
    {
      "instr No.": 823,
      "instr_in": "0x00",
      "mem_addr": 823,
      "mem_bias_in": "0xffffffe3",
      "mem_inp_in": "0xffffffe3",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe3",
      "mem_wgt_in": "0xffffffe3"
    },
    {
      "instr No.": 824,
      "instr_in": "0x00",
      "mem_addr": 824,
      "mem_bias_in": "0xffffffff",
      "mem_inp_in": "0xffffffff",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffff",
      "mem_wgt_in": "0xffffffff"
    },
    {
      "instr No.": 825,
      "instr_in": "0x00",
      "mem_addr": 825,
      "mem_bias_in": "0x0000000e",
      "mem_inp_in": "0x0000000e",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000e",
      "mem_wgt_in": "0x0000000e"
    },
    {
      "instr No.": 826,
      "instr_in": "0x00",
      "mem_addr": 826,
      "mem_bias_in": "0x0000000b",
      "mem_inp_in": "0x0000000b",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000b",
      "mem_wgt_in": "0x0000000b"
    },
    {
      "instr No.": 827,
      "instr_in": "0x00",
      "mem_addr": 827,
      "mem_bias_in": "0x00000001",
      "mem_inp_in": "0x00000001",
      "mem_mode": 3,
      "mem_uop_in": "0x00000001",
      "mem_wgt_in": "0x00000001"
    },
    {
      "instr No.": 828,
      "instr_in": "0x00",
      "mem_addr": 828,
      "mem_bias_in": "0x0000001c",
      "mem_inp_in": "0x0000001c",
      "mem_mode": 3,
      "mem_uop_in": "0x0000001c",
      "mem_wgt_in": "0x0000001c"
    },
    {
      "instr No.": 829,
      "instr_in": "0x00",
      "mem_addr": 829,
      "mem_bias_in": "0xfffffff6",
      "mem_inp_in": "0xfffffff6",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff6",
      "mem_wgt_in": "0xfffffff6"
    },
    {
      "instr No.": 830,
      "instr_in": "0x00",
      "mem_addr": 830,
      "mem_bias_in": "0xffffffe7",
      "mem_inp_in": "0xffffffe7",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe7",
      "mem_wgt_in": "0xffffffe7"
    },
    {
      "instr No.": 831,
      "instr_in": "0x00",
      "mem_addr": 831,
      "mem_bias_in": "0xffffffe9",
      "mem_inp_in": "0xffffffe9",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe9",
      "mem_wgt_in": "0xffffffe9"
    },
    {
      "instr No.": 832,
      "instr_in": "0x00",
      "mem_addr": 832,
      "mem_bias_in": "0x00000008",
      "mem_inp_in": "0x00000008",
      "mem_mode": 3,
      "mem_uop_in": "0x00000008",
      "mem_wgt_in": "0x00000008"
    },
    {
      "instr No.": 833,
      "instr_in": "0x00",
      "mem_addr": 833,
      "mem_bias_in": "0xfffffff8",
      "mem_inp_in": "0xfffffff8",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff8",
      "mem_wgt_in": "0xfffffff8"
    },
    {
      "instr No.": 834,
      "instr_in": "0x00",
      "mem_addr": 834,
      "mem_bias_in": "0xffffffe6",
      "mem_inp_in": "0xffffffe6",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe6",
      "mem_wgt_in": "0xffffffe6"
    },
    {
      "instr No.": 835,
      "instr_in": "0x00",
      "mem_addr": 835,
      "mem_bias_in": "0xffffffe7",
      "mem_inp_in": "0xffffffe7",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe7",
      "mem_wgt_in": "0xffffffe7"
    },
    {
      "instr No.": 836,
      "instr_in": "0x00",
      "mem_addr": 836,
      "mem_bias_in": "0xfffffff5",
      "mem_inp_in": "0xfffffff5",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff5",
      "mem_wgt_in": "0xfffffff5"
    },
    {
      "instr No.": 837,
      "instr_in": "0x00",
      "mem_addr": 837,
      "mem_bias_in": "0x0000001e",
      "mem_inp_in": "0x0000001e",
      "mem_mode": 3,
      "mem_uop_in": "0x0000001e",
      "mem_wgt_in": "0x0000001e"
    },
    {
      "instr No.": 838,
      "instr_in": "0x00",
      "mem_addr": 838,
      "mem_bias_in": "0x00000007",
      "mem_inp_in": "0x00000007",
      "mem_mode": 3,
      "mem_uop_in": "0x00000007",
      "mem_wgt_in": "0x00000007"
    },
    {
      "instr No.": 839,
      "instr_in": "0x00",
      "mem_addr": 839,
      "mem_bias_in": "0x0000001b",
      "mem_inp_in": "0x0000001b",
      "mem_mode": 3,
      "mem_uop_in": "0x0000001b",
      "mem_wgt_in": "0x0000001b"
    },
    {
      "instr No.": 840,
      "instr_in": "0x00",
      "mem_addr": 840,
      "mem_bias_in": "0x00000017",
      "mem_inp_in": "0x00000017",
      "mem_mode": 3,
      "mem_uop_in": "0x00000017",
      "mem_wgt_in": "0x00000017"
    },
    {
      "instr No.": 841,
      "instr_in": "0x00",
      "mem_addr": 841,
      "mem_bias_in": "0xffffffef",
      "mem_inp_in": "0xffffffef",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffef",
      "mem_wgt_in": "0xffffffef"
    },
    {
      "instr No.": 842,
      "instr_in": "0x00",
      "mem_addr": 842,
      "mem_bias_in": "0xfffffff8",
      "mem_inp_in": "0xfffffff8",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff8",
      "mem_wgt_in": "0xfffffff8"
    },
    {
      "instr No.": 843,
      "instr_in": "0x00",
      "mem_addr": 843,
      "mem_bias_in": "0xfffffffb",
      "mem_inp_in": "0xfffffffb",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffffb",
      "mem_wgt_in": "0xfffffffb"
    },
    {
      "instr No.": 844,
      "instr_in": "0x00",
      "mem_addr": 844,
      "mem_bias_in": "0xfffffffa",
      "mem_inp_in": "0xfffffffa",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffffa",
      "mem_wgt_in": "0xfffffffa"
    },
    {
      "instr No.": 845,
      "instr_in": "0x00",
      "mem_addr": 845,
      "mem_bias_in": "0x00000010",
      "mem_inp_in": "0x00000010",
      "mem_mode": 3,
      "mem_uop_in": "0x00000010",
      "mem_wgt_in": "0x00000010"
    },
    {
      "instr No.": 846,
      "instr_in": "0x00",
      "mem_addr": 846,
      "mem_bias_in": "0x00000014",
      "mem_inp_in": "0x00000014",
      "mem_mode": 3,
      "mem_uop_in": "0x00000014",
      "mem_wgt_in": "0x00000014"
    },
    {
      "instr No.": 847,
      "instr_in": "0x00",
      "mem_addr": 847,
      "mem_bias_in": "0x00000017",
      "mem_inp_in": "0x00000017",
      "mem_mode": 3,
      "mem_uop_in": "0x00000017",
      "mem_wgt_in": "0x00000017"
    },
    {
      "instr No.": 848,
      "instr_in": "0x00",
      "mem_addr": 848,
      "mem_bias_in": "0x00000011",
      "mem_inp_in": "0x00000011",
      "mem_mode": 3,
      "mem_uop_in": "0x00000011",
      "mem_wgt_in": "0x00000011"
    },
    {
      "instr No.": 849,
      "instr_in": "0x00",
      "mem_addr": 849,
      "mem_bias_in": "0xffffffee",
      "mem_inp_in": "0xffffffee",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffee",
      "mem_wgt_in": "0xffffffee"
    },
    {
      "instr No.": 850,
      "instr_in": "0x00",
      "mem_addr": 850,
      "mem_bias_in": "0x0000000e",
      "mem_inp_in": "0x0000000e",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000e",
      "mem_wgt_in": "0x0000000e"
    },
    {
      "instr No.": 851,
      "instr_in": "0x00",
      "mem_addr": 851,
      "mem_bias_in": "0x0000001f",
      "mem_inp_in": "0x0000001f",
      "mem_mode": 3,
      "mem_uop_in": "0x0000001f",
      "mem_wgt_in": "0x0000001f"
    },
    {
      "instr No.": 852,
      "instr_in": "0x00",
      "mem_addr": 852,
      "mem_bias_in": "0x0000000d",
      "mem_inp_in": "0x0000000d",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000d",
      "mem_wgt_in": "0x0000000d"
    },
    {
      "instr No.": 853,
      "instr_in": "0x00",
      "mem_addr": 853,
      "mem_bias_in": "0x0000001c",
      "mem_inp_in": "0x0000001c",
      "mem_mode": 3,
      "mem_uop_in": "0x0000001c",
      "mem_wgt_in": "0x0000001c"
    },
    {
      "instr No.": 854,
      "instr_in": "0x00",
      "mem_addr": 854,
      "mem_bias_in": "0xffffffea",
      "mem_inp_in": "0xffffffea",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffea",
      "mem_wgt_in": "0xffffffea"
    },
    {
      "instr No.": 855,
      "instr_in": "0x00",
      "mem_addr": 855,
      "mem_bias_in": "0xffffffe4",
      "mem_inp_in": "0xffffffe4",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe4",
      "mem_wgt_in": "0xffffffe4"
    },
    {
      "instr No.": 856,
      "instr_in": "0x00",
      "mem_addr": 856,
      "mem_bias_in": "0xfffffff3",
      "mem_inp_in": "0xfffffff3",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff3",
      "mem_wgt_in": "0xfffffff3"
    },
    {
      "instr No.": 857,
      "instr_in": "0x00",
      "mem_addr": 857,
      "mem_bias_in": "0xfffffffb",
      "mem_inp_in": "0xfffffffb",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffffb",
      "mem_wgt_in": "0xfffffffb"
    },
    {
      "instr No.": 858,
      "instr_in": "0x00",
      "mem_addr": 858,
      "mem_bias_in": "0xfffffff1",
      "mem_inp_in": "0xfffffff1",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff1",
      "mem_wgt_in": "0xfffffff1"
    },
    {
      "instr No.": 859,
      "instr_in": "0x00",
      "mem_addr": 859,
      "mem_bias_in": "0xffffffe0",
      "mem_inp_in": "0xffffffe0",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe0",
      "mem_wgt_in": "0xffffffe0"
    },
    {
      "instr No.": 860,
      "instr_in": "0x00",
      "mem_addr": 860,
      "mem_bias_in": "0xffffffea",
      "mem_inp_in": "0xffffffea",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffea",
      "mem_wgt_in": "0xffffffea"
    },
    {
      "instr No.": 861,
      "instr_in": "0x00",
      "mem_addr": 861,
      "mem_bias_in": "0x0000001f",
      "mem_inp_in": "0x0000001f",
      "mem_mode": 3,
      "mem_uop_in": "0x0000001f",
      "mem_wgt_in": "0x0000001f"
    },
    {
      "instr No.": 862,
      "instr_in": "0x00",
      "mem_addr": 862,
      "mem_bias_in": "0xffffffe1",
      "mem_inp_in": "0xffffffe1",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe1",
      "mem_wgt_in": "0xffffffe1"
    },
    {
      "instr No.": 863,
      "instr_in": "0x00",
      "mem_addr": 863,
      "mem_bias_in": "0xfffffff6",
      "mem_inp_in": "0xfffffff6",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff6",
      "mem_wgt_in": "0xfffffff6"
    },
    {
      "instr No.": 864,
      "instr_in": "0x00",
      "mem_addr": 864,
      "mem_bias_in": "0x00000017",
      "mem_inp_in": "0x00000017",
      "mem_mode": 3,
      "mem_uop_in": "0x00000017",
      "mem_wgt_in": "0x00000017"
    },
    {
      "instr No.": 865,
      "instr_in": "0x00",
      "mem_addr": 865,
      "mem_bias_in": "0xffffffec",
      "mem_inp_in": "0xffffffec",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffec",
      "mem_wgt_in": "0xffffffec"
    },
    {
      "instr No.": 866,
      "instr_in": "0x00",
      "mem_addr": 866,
      "mem_bias_in": "0xffffffe7",
      "mem_inp_in": "0xffffffe7",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe7",
      "mem_wgt_in": "0xffffffe7"
    },
    {
      "instr No.": 867,
      "instr_in": "0x00",
      "mem_addr": 867,
      "mem_bias_in": "0xfffffff9",
      "mem_inp_in": "0xfffffff9",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff9",
      "mem_wgt_in": "0xfffffff9"
    },
    {
      "instr No.": 868,
      "instr_in": "0x00",
      "mem_addr": 868,
      "mem_bias_in": "0xffffffea",
      "mem_inp_in": "0xffffffea",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffea",
      "mem_wgt_in": "0xffffffea"
    },
    {
      "instr No.": 869,
      "instr_in": "0x00",
      "mem_addr": 869,
      "mem_bias_in": "0x00000002",
      "mem_inp_in": "0x00000002",
      "mem_mode": 3,
      "mem_uop_in": "0x00000002",
      "mem_wgt_in": "0x00000002"
    },
    {
      "instr No.": 870,
      "instr_in": "0x00",
      "mem_addr": 870,
      "mem_bias_in": "0x0000000c",
      "mem_inp_in": "0x0000000c",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000c",
      "mem_wgt_in": "0x0000000c"
    },
    {
      "instr No.": 871,
      "instr_in": "0x00",
      "mem_addr": 871,
      "mem_bias_in": "0xffffffee",
      "mem_inp_in": "0xffffffee",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffee",
      "mem_wgt_in": "0xffffffee"
    },
    {
      "instr No.": 872,
      "instr_in": "0x00",
      "mem_addr": 872,
      "mem_bias_in": "0xfffffff6",
      "mem_inp_in": "0xfffffff6",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff6",
      "mem_wgt_in": "0xfffffff6"
    },
    {
      "instr No.": 873,
      "instr_in": "0x00",
      "mem_addr": 873,
      "mem_bias_in": "0x0000001d",
      "mem_inp_in": "0x0000001d",
      "mem_mode": 3,
      "mem_uop_in": "0x0000001d",
      "mem_wgt_in": "0x0000001d"
    },
    {
      "instr No.": 874,
      "instr_in": "0x00",
      "mem_addr": 874,
      "mem_bias_in": "0xfffffff1",
      "mem_inp_in": "0xfffffff1",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff1",
      "mem_wgt_in": "0xfffffff1"
    },
    {
      "instr No.": 875,
      "instr_in": "0x00",
      "mem_addr": 875,
      "mem_bias_in": "0x00000011",
      "mem_inp_in": "0x00000011",
      "mem_mode": 3,
      "mem_uop_in": "0x00000011",
      "mem_wgt_in": "0x00000011"
    },
    {
      "instr No.": 876,
      "instr_in": "0x00",
      "mem_addr": 876,
      "mem_bias_in": "0x00000002",
      "mem_inp_in": "0x00000002",
      "mem_mode": 3,
      "mem_uop_in": "0x00000002",
      "mem_wgt_in": "0x00000002"
    },
    {
      "instr No.": 877,
      "instr_in": "0x00",
      "mem_addr": 877,
      "mem_bias_in": "0xfffffffb",
      "mem_inp_in": "0xfffffffb",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffffb",
      "mem_wgt_in": "0xfffffffb"
    },
    {
      "instr No.": 878,
      "instr_in": "0x00",
      "mem_addr": 878,
      "mem_bias_in": "0xfffffffc",
      "mem_inp_in": "0xfffffffc",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffffc",
      "mem_wgt_in": "0xfffffffc"
    },
    {
      "instr No.": 879,
      "instr_in": "0x00",
      "mem_addr": 879,
      "mem_bias_in": "0x00000018",
      "mem_inp_in": "0x00000018",
      "mem_mode": 3,
      "mem_uop_in": "0x00000018",
      "mem_wgt_in": "0x00000018"
    },
    {
      "instr No.": 880,
      "instr_in": "0x00",
      "mem_addr": 880,
      "mem_bias_in": "0xffffffe1",
      "mem_inp_in": "0xffffffe1",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe1",
      "mem_wgt_in": "0xffffffe1"
    },
    {
      "instr No.": 881,
      "instr_in": "0x00",
      "mem_addr": 881,
      "mem_bias_in": "0xfffffffb",
      "mem_inp_in": "0xfffffffb",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffffb",
      "mem_wgt_in": "0xfffffffb"
    },
    {
      "instr No.": 882,
      "instr_in": "0x00",
      "mem_addr": 882,
      "mem_bias_in": "0x0000000e",
      "mem_inp_in": "0x0000000e",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000e",
      "mem_wgt_in": "0x0000000e"
    },
    {
      "instr No.": 883,
      "instr_in": "0x00",
      "mem_addr": 883,
      "mem_bias_in": "0xfffffff8",
      "mem_inp_in": "0xfffffff8",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff8",
      "mem_wgt_in": "0xfffffff8"
    },
    {
      "instr No.": 884,
      "instr_in": "0x00",
      "mem_addr": 884,
      "mem_bias_in": "0x00000001",
      "mem_inp_in": "0x00000001",
      "mem_mode": 3,
      "mem_uop_in": "0x00000001",
      "mem_wgt_in": "0x00000001"
    },
    {
      "instr No.": 885,
      "instr_in": "0x00",
      "mem_addr": 885,
      "mem_bias_in": "0x0000000a",
      "mem_inp_in": "0x0000000a",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000a",
      "mem_wgt_in": "0x0000000a"
    },
    {
      "instr No.": 886,
      "instr_in": "0x00",
      "mem_addr": 886,
      "mem_bias_in": "0xfffffffb",
      "mem_inp_in": "0xfffffffb",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffffb",
      "mem_wgt_in": "0xfffffffb"
    },
    {
      "instr No.": 887,
      "instr_in": "0x00",
      "mem_addr": 887,
      "mem_bias_in": "0xffffffeb",
      "mem_inp_in": "0xffffffeb",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffeb",
      "mem_wgt_in": "0xffffffeb"
    },
    {
      "instr No.": 888,
      "instr_in": "0x00",
      "mem_addr": 888,
      "mem_bias_in": "0x00000006",
      "mem_inp_in": "0x00000006",
      "mem_mode": 3,
      "mem_uop_in": "0x00000006",
      "mem_wgt_in": "0x00000006"
    },
    {
      "instr No.": 889,
      "instr_in": "0x00",
      "mem_addr": 889,
      "mem_bias_in": "0xfffffffd",
      "mem_inp_in": "0xfffffffd",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffffd",
      "mem_wgt_in": "0xfffffffd"
    },
    {
      "instr No.": 890,
      "instr_in": "0x00",
      "mem_addr": 890,
      "mem_bias_in": "0xfffffff7",
      "mem_inp_in": "0xfffffff7",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff7",
      "mem_wgt_in": "0xfffffff7"
    },
    {
      "instr No.": 891,
      "instr_in": "0x00",
      "mem_addr": 891,
      "mem_bias_in": "0xffffffee",
      "mem_inp_in": "0xffffffee",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffee",
      "mem_wgt_in": "0xffffffee"
    },
    {
      "instr No.": 892,
      "instr_in": "0x00",
      "mem_addr": 892,
      "mem_bias_in": "0x00000016",
      "mem_inp_in": "0x00000016",
      "mem_mode": 3,
      "mem_uop_in": "0x00000016",
      "mem_wgt_in": "0x00000016"
    },
    {
      "instr No.": 893,
      "instr_in": "0x00",
      "mem_addr": 893,
      "mem_bias_in": "0xfffffffd",
      "mem_inp_in": "0xfffffffd",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffffd",
      "mem_wgt_in": "0xfffffffd"
    },
    {
      "instr No.": 894,
      "instr_in": "0x00",
      "mem_addr": 894,
      "mem_bias_in": "0x00000011",
      "mem_inp_in": "0x00000011",
      "mem_mode": 3,
      "mem_uop_in": "0x00000011",
      "mem_wgt_in": "0x00000011"
    },
    {
      "instr No.": 895,
      "instr_in": "0x00",
      "mem_addr": 895,
      "mem_bias_in": "0x0000000c",
      "mem_inp_in": "0x0000000c",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000c",
      "mem_wgt_in": "0x0000000c"
    },
    {
      "instr No.": 896,
      "instr_in": "0x00",
      "mem_addr": 896,
      "mem_bias_in": "0xfffffff1",
      "mem_inp_in": "0xfffffff1",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff1",
      "mem_wgt_in": "0xfffffff1"
    },
    {
      "instr No.": 897,
      "instr_in": "0x00",
      "mem_addr": 897,
      "mem_bias_in": "0xffffffe6",
      "mem_inp_in": "0xffffffe6",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe6",
      "mem_wgt_in": "0xffffffe6"
    },
    {
      "instr No.": 898,
      "instr_in": "0x00",
      "mem_addr": 898,
      "mem_bias_in": "0xffffffe1",
      "mem_inp_in": "0xffffffe1",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe1",
      "mem_wgt_in": "0xffffffe1"
    },
    {
      "instr No.": 899,
      "instr_in": "0x00",
      "mem_addr": 899,
      "mem_bias_in": "0x0000001d",
      "mem_inp_in": "0x0000001d",
      "mem_mode": 3,
      "mem_uop_in": "0x0000001d",
      "mem_wgt_in": "0x0000001d"
    },
    {
      "instr No.": 900,
      "instr_in": "0x00",
      "mem_addr": 900,
      "mem_bias_in": "0x00000007",
      "mem_inp_in": "0x00000007",
      "mem_mode": 3,
      "mem_uop_in": "0x00000007",
      "mem_wgt_in": "0x00000007"
    },
    {
      "instr No.": 901,
      "instr_in": "0x00",
      "mem_addr": 901,
      "mem_bias_in": "0xffffffed",
      "mem_inp_in": "0xffffffed",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffed",
      "mem_wgt_in": "0xffffffed"
    },
    {
      "instr No.": 902,
      "instr_in": "0x00",
      "mem_addr": 902,
      "mem_bias_in": "0x00000002",
      "mem_inp_in": "0x00000002",
      "mem_mode": 3,
      "mem_uop_in": "0x00000002",
      "mem_wgt_in": "0x00000002"
    },
    {
      "instr No.": 903,
      "instr_in": "0x00",
      "mem_addr": 903,
      "mem_bias_in": "0x0000000b",
      "mem_inp_in": "0x0000000b",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000b",
      "mem_wgt_in": "0x0000000b"
    },
    {
      "instr No.": 904,
      "instr_in": "0x00",
      "mem_addr": 904,
      "mem_bias_in": "0x00000008",
      "mem_inp_in": "0x00000008",
      "mem_mode": 3,
      "mem_uop_in": "0x00000008",
      "mem_wgt_in": "0x00000008"
    },
    {
      "instr No.": 905,
      "instr_in": "0x00",
      "mem_addr": 905,
      "mem_bias_in": "0x00000004",
      "mem_inp_in": "0x00000004",
      "mem_mode": 3,
      "mem_uop_in": "0x00000004",
      "mem_wgt_in": "0x00000004"
    },
    {
      "instr No.": 906,
      "instr_in": "0x00",
      "mem_addr": 906,
      "mem_bias_in": "0xffffffff",
      "mem_inp_in": "0xffffffff",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffff",
      "mem_wgt_in": "0xffffffff"
    },
    {
      "instr No.": 907,
      "instr_in": "0x00",
      "mem_addr": 907,
      "mem_bias_in": "0x0000001a",
      "mem_inp_in": "0x0000001a",
      "mem_mode": 3,
      "mem_uop_in": "0x0000001a",
      "mem_wgt_in": "0x0000001a"
    },
    {
      "instr No.": 908,
      "instr_in": "0x00",
      "mem_addr": 908,
      "mem_bias_in": "0xfffffffb",
      "mem_inp_in": "0xfffffffb",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffffb",
      "mem_wgt_in": "0xfffffffb"
    },
    {
      "instr No.": 909,
      "instr_in": "0x00",
      "mem_addr": 909,
      "mem_bias_in": "0xffffffff",
      "mem_inp_in": "0xffffffff",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffff",
      "mem_wgt_in": "0xffffffff"
    },
    {
      "instr No.": 910,
      "instr_in": "0x00",
      "mem_addr": 910,
      "mem_bias_in": "0x0000000d",
      "mem_inp_in": "0x0000000d",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000d",
      "mem_wgt_in": "0x0000000d"
    },
    {
      "instr No.": 911,
      "instr_in": "0x00",
      "mem_addr": 911,
      "mem_bias_in": "0xffffffe5",
      "mem_inp_in": "0xffffffe5",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe5",
      "mem_wgt_in": "0xffffffe5"
    },
    {
      "instr No.": 912,
      "instr_in": "0x00",
      "mem_addr": 912,
      "mem_bias_in": "0x0000000e",
      "mem_inp_in": "0x0000000e",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000e",
      "mem_wgt_in": "0x0000000e"
    },
    {
      "instr No.": 913,
      "instr_in": "0x00",
      "mem_addr": 913,
      "mem_bias_in": "0xfffffff4",
      "mem_inp_in": "0xfffffff4",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff4",
      "mem_wgt_in": "0xfffffff4"
    },
    {
      "instr No.": 914,
      "instr_in": "0x00",
      "mem_addr": 914,
      "mem_bias_in": "0xfffffffd",
      "mem_inp_in": "0xfffffffd",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffffd",
      "mem_wgt_in": "0xfffffffd"
    },
    {
      "instr No.": 915,
      "instr_in": "0x00",
      "mem_addr": 915,
      "mem_bias_in": "0xffffffe7",
      "mem_inp_in": "0xffffffe7",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe7",
      "mem_wgt_in": "0xffffffe7"
    },
    {
      "instr No.": 916,
      "instr_in": "0x00",
      "mem_addr": 916,
      "mem_bias_in": "0xfffffff1",
      "mem_inp_in": "0xfffffff1",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff1",
      "mem_wgt_in": "0xfffffff1"
    },
    {
      "instr No.": 917,
      "instr_in": "0x00",
      "mem_addr": 917,
      "mem_bias_in": "0xffffffe4",
      "mem_inp_in": "0xffffffe4",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe4",
      "mem_wgt_in": "0xffffffe4"
    },
    {
      "instr No.": 918,
      "instr_in": "0x00",
      "mem_addr": 918,
      "mem_bias_in": "0xffffffee",
      "mem_inp_in": "0xffffffee",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffee",
      "mem_wgt_in": "0xffffffee"
    },
    {
      "instr No.": 919,
      "instr_in": "0x00",
      "mem_addr": 919,
      "mem_bias_in": "0x00000000",
      "mem_inp_in": "0x00000000",
      "mem_mode": 3,
      "mem_uop_in": "0x00000000",
      "mem_wgt_in": "0x00000000"
    },
    {
      "instr No.": 920,
      "instr_in": "0x00",
      "mem_addr": 920,
      "mem_bias_in": "0xffffffe2",
      "mem_inp_in": "0xffffffe2",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe2",
      "mem_wgt_in": "0xffffffe2"
    },
    {
      "instr No.": 921,
      "instr_in": "0x00",
      "mem_addr": 921,
      "mem_bias_in": "0x0000001c",
      "mem_inp_in": "0x0000001c",
      "mem_mode": 3,
      "mem_uop_in": "0x0000001c",
      "mem_wgt_in": "0x0000001c"
    },
    {
      "instr No.": 922,
      "instr_in": "0x00",
      "mem_addr": 922,
      "mem_bias_in": "0x00000006",
      "mem_inp_in": "0x00000006",
      "mem_mode": 3,
      "mem_uop_in": "0x00000006",
      "mem_wgt_in": "0x00000006"
    },
    {
      "instr No.": 923,
      "instr_in": "0x00",
      "mem_addr": 923,
      "mem_bias_in": "0xfffffff4",
      "mem_inp_in": "0xfffffff4",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff4",
      "mem_wgt_in": "0xfffffff4"
    },
    {
      "instr No.": 924,
      "instr_in": "0x00",
      "mem_addr": 924,
      "mem_bias_in": "0x00000006",
      "mem_inp_in": "0x00000006",
      "mem_mode": 3,
      "mem_uop_in": "0x00000006",
      "mem_wgt_in": "0x00000006"
    },
    {
      "instr No.": 925,
      "instr_in": "0x00",
      "mem_addr": 925,
      "mem_bias_in": "0x00000019",
      "mem_inp_in": "0x00000019",
      "mem_mode": 3,
      "mem_uop_in": "0x00000019",
      "mem_wgt_in": "0x00000019"
    },
    {
      "instr No.": 926,
      "instr_in": "0x00",
      "mem_addr": 926,
      "mem_bias_in": "0x0000001e",
      "mem_inp_in": "0x0000001e",
      "mem_mode": 3,
      "mem_uop_in": "0x0000001e",
      "mem_wgt_in": "0x0000001e"
    },
    {
      "instr No.": 927,
      "instr_in": "0x00",
      "mem_addr": 927,
      "mem_bias_in": "0xfffffff2",
      "mem_inp_in": "0xfffffff2",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff2",
      "mem_wgt_in": "0xfffffff2"
    },
    {
      "instr No.": 928,
      "instr_in": "0x00",
      "mem_addr": 928,
      "mem_bias_in": "0xfffffffd",
      "mem_inp_in": "0xfffffffd",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffffd",
      "mem_wgt_in": "0xfffffffd"
    },
    {
      "instr No.": 929,
      "instr_in": "0x00",
      "mem_addr": 929,
      "mem_bias_in": "0xffffffef",
      "mem_inp_in": "0xffffffef",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffef",
      "mem_wgt_in": "0xffffffef"
    },
    {
      "instr No.": 930,
      "instr_in": "0x00",
      "mem_addr": 930,
      "mem_bias_in": "0xfffffffe",
      "mem_inp_in": "0xfffffffe",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffffe",
      "mem_wgt_in": "0xfffffffe"
    },
    {
      "instr No.": 931,
      "instr_in": "0x00",
      "mem_addr": 931,
      "mem_bias_in": "0x00000019",
      "mem_inp_in": "0x00000019",
      "mem_mode": 3,
      "mem_uop_in": "0x00000019",
      "mem_wgt_in": "0x00000019"
    },
    {
      "instr No.": 932,
      "instr_in": "0x00",
      "mem_addr": 932,
      "mem_bias_in": "0xfffffff3",
      "mem_inp_in": "0xfffffff3",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff3",
      "mem_wgt_in": "0xfffffff3"
    },
    {
      "instr No.": 933,
      "instr_in": "0x00",
      "mem_addr": 933,
      "mem_bias_in": "0xffffffe8",
      "mem_inp_in": "0xffffffe8",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe8",
      "mem_wgt_in": "0xffffffe8"
    },
    {
      "instr No.": 934,
      "instr_in": "0x00",
      "mem_addr": 934,
      "mem_bias_in": "0x0000000e",
      "mem_inp_in": "0x0000000e",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000e",
      "mem_wgt_in": "0x0000000e"
    },
    {
      "instr No.": 935,
      "instr_in": "0x00",
      "mem_addr": 935,
      "mem_bias_in": "0xfffffffb",
      "mem_inp_in": "0xfffffffb",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffffb",
      "mem_wgt_in": "0xfffffffb"
    },
    {
      "instr No.": 936,
      "instr_in": "0x00",
      "mem_addr": 936,
      "mem_bias_in": "0xfffffff7",
      "mem_inp_in": "0xfffffff7",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff7",
      "mem_wgt_in": "0xfffffff7"
    },
    {
      "instr No.": 937,
      "instr_in": "0x00",
      "mem_addr": 937,
      "mem_bias_in": "0xffffffec",
      "mem_inp_in": "0xffffffec",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffec",
      "mem_wgt_in": "0xffffffec"
    },
    {
      "instr No.": 938,
      "instr_in": "0x00",
      "mem_addr": 938,
      "mem_bias_in": "0x00000009",
      "mem_inp_in": "0x00000009",
      "mem_mode": 3,
      "mem_uop_in": "0x00000009",
      "mem_wgt_in": "0x00000009"
    },
    {
      "instr No.": 939,
      "instr_in": "0x00",
      "mem_addr": 939,
      "mem_bias_in": "0x0000001e",
      "mem_inp_in": "0x0000001e",
      "mem_mode": 3,
      "mem_uop_in": "0x0000001e",
      "mem_wgt_in": "0x0000001e"
    },
    {
      "instr No.": 940,
      "instr_in": "0x00",
      "mem_addr": 940,
      "mem_bias_in": "0x0000000c",
      "mem_inp_in": "0x0000000c",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000c",
      "mem_wgt_in": "0x0000000c"
    },
    {
      "instr No.": 941,
      "instr_in": "0x00",
      "mem_addr": 941,
      "mem_bias_in": "0xffffffe5",
      "mem_inp_in": "0xffffffe5",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe5",
      "mem_wgt_in": "0xffffffe5"
    },
    {
      "instr No.": 942,
      "instr_in": "0x00",
      "mem_addr": 942,
      "mem_bias_in": "0xfffffff0",
      "mem_inp_in": "0xfffffff0",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff0",
      "mem_wgt_in": "0xfffffff0"
    },
    {
      "instr No.": 943,
      "instr_in": "0x00",
      "mem_addr": 943,
      "mem_bias_in": "0x00000006",
      "mem_inp_in": "0x00000006",
      "mem_mode": 3,
      "mem_uop_in": "0x00000006",
      "mem_wgt_in": "0x00000006"
    },
    {
      "instr No.": 944,
      "instr_in": "0x00",
      "mem_addr": 944,
      "mem_bias_in": "0x00000002",
      "mem_inp_in": "0x00000002",
      "mem_mode": 3,
      "mem_uop_in": "0x00000002",
      "mem_wgt_in": "0x00000002"
    },
    {
      "instr No.": 945,
      "instr_in": "0x00",
      "mem_addr": 945,
      "mem_bias_in": "0x0000001f",
      "mem_inp_in": "0x0000001f",
      "mem_mode": 3,
      "mem_uop_in": "0x0000001f",
      "mem_wgt_in": "0x0000001f"
    },
    {
      "instr No.": 946,
      "instr_in": "0x00",
      "mem_addr": 946,
      "mem_bias_in": "0x00000002",
      "mem_inp_in": "0x00000002",
      "mem_mode": 3,
      "mem_uop_in": "0x00000002",
      "mem_wgt_in": "0x00000002"
    },
    {
      "instr No.": 947,
      "instr_in": "0x00",
      "mem_addr": 947,
      "mem_bias_in": "0xfffffff4",
      "mem_inp_in": "0xfffffff4",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff4",
      "mem_wgt_in": "0xfffffff4"
    },
    {
      "instr No.": 948,
      "instr_in": "0x00",
      "mem_addr": 948,
      "mem_bias_in": "0x00000003",
      "mem_inp_in": "0x00000003",
      "mem_mode": 3,
      "mem_uop_in": "0x00000003",
      "mem_wgt_in": "0x00000003"
    },
    {
      "instr No.": 949,
      "instr_in": "0x00",
      "mem_addr": 949,
      "mem_bias_in": "0xfffffff2",
      "mem_inp_in": "0xfffffff2",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff2",
      "mem_wgt_in": "0xfffffff2"
    },
    {
      "instr No.": 950,
      "instr_in": "0x00",
      "mem_addr": 950,
      "mem_bias_in": "0xffffffee",
      "mem_inp_in": "0xffffffee",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffee",
      "mem_wgt_in": "0xffffffee"
    },
    {
      "instr No.": 951,
      "instr_in": "0x00",
      "mem_addr": 951,
      "mem_bias_in": "0xffffffec",
      "mem_inp_in": "0xffffffec",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffec",
      "mem_wgt_in": "0xffffffec"
    },
    {
      "instr No.": 952,
      "instr_in": "0x00",
      "mem_addr": 952,
      "mem_bias_in": "0xffffffed",
      "mem_inp_in": "0xffffffed",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffed",
      "mem_wgt_in": "0xffffffed"
    },
    {
      "instr No.": 953,
      "instr_in": "0x00",
      "mem_addr": 953,
      "mem_bias_in": "0x0000001f",
      "mem_inp_in": "0x0000001f",
      "mem_mode": 3,
      "mem_uop_in": "0x0000001f",
      "mem_wgt_in": "0x0000001f"
    },
    {
      "instr No.": 954,
      "instr_in": "0x00",
      "mem_addr": 954,
      "mem_bias_in": "0x00000005",
      "mem_inp_in": "0x00000005",
      "mem_mode": 3,
      "mem_uop_in": "0x00000005",
      "mem_wgt_in": "0x00000005"
    },
    {
      "instr No.": 955,
      "instr_in": "0x00",
      "mem_addr": 955,
      "mem_bias_in": "0xfffffff9",
      "mem_inp_in": "0xfffffff9",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff9",
      "mem_wgt_in": "0xfffffff9"
    },
    {
      "instr No.": 956,
      "instr_in": "0x00",
      "mem_addr": 956,
      "mem_bias_in": "0xffffffe3",
      "mem_inp_in": "0xffffffe3",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe3",
      "mem_wgt_in": "0xffffffe3"
    },
    {
      "instr No.": 957,
      "instr_in": "0x00",
      "mem_addr": 957,
      "mem_bias_in": "0xfffffffb",
      "mem_inp_in": "0xfffffffb",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffffb",
      "mem_wgt_in": "0xfffffffb"
    },
    {
      "instr No.": 958,
      "instr_in": "0x00",
      "mem_addr": 958,
      "mem_bias_in": "0xfffffff0",
      "mem_inp_in": "0xfffffff0",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff0",
      "mem_wgt_in": "0xfffffff0"
    },
    {
      "instr No.": 959,
      "instr_in": "0x00",
      "mem_addr": 959,
      "mem_bias_in": "0xfffffff0",
      "mem_inp_in": "0xfffffff0",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff0",
      "mem_wgt_in": "0xfffffff0"
    },
    {
      "instr No.": 960,
      "instr_in": "0x00",
      "mem_addr": 960,
      "mem_bias_in": "0xffffffe3",
      "mem_inp_in": "0xffffffe3",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe3",
      "mem_wgt_in": "0xffffffe3"
    },
    {
      "instr No.": 961,
      "instr_in": "0x00",
      "mem_addr": 961,
      "mem_bias_in": "0x0000000e",
      "mem_inp_in": "0x0000000e",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000e",
      "mem_wgt_in": "0x0000000e"
    },
    {
      "instr No.": 962,
      "instr_in": "0x00",
      "mem_addr": 962,
      "mem_bias_in": "0xffffffe6",
      "mem_inp_in": "0xffffffe6",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe6",
      "mem_wgt_in": "0xffffffe6"
    },
    {
      "instr No.": 963,
      "instr_in": "0x00",
      "mem_addr": 963,
      "mem_bias_in": "0xfffffff7",
      "mem_inp_in": "0xfffffff7",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff7",
      "mem_wgt_in": "0xfffffff7"
    },
    {
      "instr No.": 964,
      "instr_in": "0x00",
      "mem_addr": 964,
      "mem_bias_in": "0x00000016",
      "mem_inp_in": "0x00000016",
      "mem_mode": 3,
      "mem_uop_in": "0x00000016",
      "mem_wgt_in": "0x00000016"
    },
    {
      "instr No.": 965,
      "instr_in": "0x00",
      "mem_addr": 965,
      "mem_bias_in": "0xfffffffa",
      "mem_inp_in": "0xfffffffa",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffffa",
      "mem_wgt_in": "0xfffffffa"
    },
    {
      "instr No.": 966,
      "instr_in": "0x00",
      "mem_addr": 966,
      "mem_bias_in": "0x0000001a",
      "mem_inp_in": "0x0000001a",
      "mem_mode": 3,
      "mem_uop_in": "0x0000001a",
      "mem_wgt_in": "0x0000001a"
    },
    {
      "instr No.": 967,
      "instr_in": "0x00",
      "mem_addr": 967,
      "mem_bias_in": "0x00000004",
      "mem_inp_in": "0x00000004",
      "mem_mode": 3,
      "mem_uop_in": "0x00000004",
      "mem_wgt_in": "0x00000004"
    },
    {
      "instr No.": 968,
      "instr_in": "0x00",
      "mem_addr": 968,
      "mem_bias_in": "0xffffffe9",
      "mem_inp_in": "0xffffffe9",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe9",
      "mem_wgt_in": "0xffffffe9"
    },
    {
      "instr No.": 969,
      "instr_in": "0x00",
      "mem_addr": 969,
      "mem_bias_in": "0x0000001d",
      "mem_inp_in": "0x0000001d",
      "mem_mode": 3,
      "mem_uop_in": "0x0000001d",
      "mem_wgt_in": "0x0000001d"
    },
    {
      "instr No.": 970,
      "instr_in": "0x00",
      "mem_addr": 970,
      "mem_bias_in": "0xfffffff7",
      "mem_inp_in": "0xfffffff7",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff7",
      "mem_wgt_in": "0xfffffff7"
    },
    {
      "instr No.": 971,
      "instr_in": "0x00",
      "mem_addr": 971,
      "mem_bias_in": "0xffffffe5",
      "mem_inp_in": "0xffffffe5",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe5",
      "mem_wgt_in": "0xffffffe5"
    },
    {
      "instr No.": 972,
      "instr_in": "0x00",
      "mem_addr": 972,
      "mem_bias_in": "0x0000001f",
      "mem_inp_in": "0x0000001f",
      "mem_mode": 3,
      "mem_uop_in": "0x0000001f",
      "mem_wgt_in": "0x0000001f"
    },
    {
      "instr No.": 973,
      "instr_in": "0x00",
      "mem_addr": 973,
      "mem_bias_in": "0xfffffff5",
      "mem_inp_in": "0xfffffff5",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff5",
      "mem_wgt_in": "0xfffffff5"
    },
    {
      "instr No.": 974,
      "instr_in": "0x00",
      "mem_addr": 974,
      "mem_bias_in": "0x0000000c",
      "mem_inp_in": "0x0000000c",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000c",
      "mem_wgt_in": "0x0000000c"
    },
    {
      "instr No.": 975,
      "instr_in": "0x00",
      "mem_addr": 975,
      "mem_bias_in": "0x00000003",
      "mem_inp_in": "0x00000003",
      "mem_mode": 3,
      "mem_uop_in": "0x00000003",
      "mem_wgt_in": "0x00000003"
    },
    {
      "instr No.": 976,
      "instr_in": "0x00",
      "mem_addr": 976,
      "mem_bias_in": "0xffffffe4",
      "mem_inp_in": "0xffffffe4",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe4",
      "mem_wgt_in": "0xffffffe4"
    },
    {
      "instr No.": 977,
      "instr_in": "0x00",
      "mem_addr": 977,
      "mem_bias_in": "0x00000005",
      "mem_inp_in": "0x00000005",
      "mem_mode": 3,
      "mem_uop_in": "0x00000005",
      "mem_wgt_in": "0x00000005"
    },
    {
      "instr No.": 978,
      "instr_in": "0x00",
      "mem_addr": 978,
      "mem_bias_in": "0x00000006",
      "mem_inp_in": "0x00000006",
      "mem_mode": 3,
      "mem_uop_in": "0x00000006",
      "mem_wgt_in": "0x00000006"
    },
    {
      "instr No.": 979,
      "instr_in": "0x00",
      "mem_addr": 979,
      "mem_bias_in": "0xffffffe5",
      "mem_inp_in": "0xffffffe5",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe5",
      "mem_wgt_in": "0xffffffe5"
    },
    {
      "instr No.": 980,
      "instr_in": "0x00",
      "mem_addr": 980,
      "mem_bias_in": "0xffffffe0",
      "mem_inp_in": "0xffffffe0",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe0",
      "mem_wgt_in": "0xffffffe0"
    },
    {
      "instr No.": 981,
      "instr_in": "0x00",
      "mem_addr": 981,
      "mem_bias_in": "0xfffffffb",
      "mem_inp_in": "0xfffffffb",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffffb",
      "mem_wgt_in": "0xfffffffb"
    },
    {
      "instr No.": 982,
      "instr_in": "0x00",
      "mem_addr": 982,
      "mem_bias_in": "0xffffffe1",
      "mem_inp_in": "0xffffffe1",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe1",
      "mem_wgt_in": "0xffffffe1"
    },
    {
      "instr No.": 983,
      "instr_in": "0x00",
      "mem_addr": 983,
      "mem_bias_in": "0xfffffff5",
      "mem_inp_in": "0xfffffff5",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff5",
      "mem_wgt_in": "0xfffffff5"
    },
    {
      "instr No.": 984,
      "instr_in": "0x00",
      "mem_addr": 984,
      "mem_bias_in": "0x00000010",
      "mem_inp_in": "0x00000010",
      "mem_mode": 3,
      "mem_uop_in": "0x00000010",
      "mem_wgt_in": "0x00000010"
    },
    {
      "instr No.": 985,
      "instr_in": "0x00",
      "mem_addr": 985,
      "mem_bias_in": "0x0000000f",
      "mem_inp_in": "0x0000000f",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000f",
      "mem_wgt_in": "0x0000000f"
    },
    {
      "instr No.": 986,
      "instr_in": "0x00",
      "mem_addr": 986,
      "mem_bias_in": "0x0000001c",
      "mem_inp_in": "0x0000001c",
      "mem_mode": 3,
      "mem_uop_in": "0x0000001c",
      "mem_wgt_in": "0x0000001c"
    },
    {
      "instr No.": 987,
      "instr_in": "0x00",
      "mem_addr": 987,
      "mem_bias_in": "0x00000005",
      "mem_inp_in": "0x00000005",
      "mem_mode": 3,
      "mem_uop_in": "0x00000005",
      "mem_wgt_in": "0x00000005"
    },
    {
      "instr No.": 988,
      "instr_in": "0x00",
      "mem_addr": 988,
      "mem_bias_in": "0x00000015",
      "mem_inp_in": "0x00000015",
      "mem_mode": 3,
      "mem_uop_in": "0x00000015",
      "mem_wgt_in": "0x00000015"
    },
    {
      "instr No.": 989,
      "instr_in": "0x00",
      "mem_addr": 989,
      "mem_bias_in": "0xffffffeb",
      "mem_inp_in": "0xffffffeb",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffeb",
      "mem_wgt_in": "0xffffffeb"
    },
    {
      "instr No.": 990,
      "instr_in": "0x00",
      "mem_addr": 990,
      "mem_bias_in": "0xfffffff0",
      "mem_inp_in": "0xfffffff0",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff0",
      "mem_wgt_in": "0xfffffff0"
    },
    {
      "instr No.": 991,
      "instr_in": "0x00",
      "mem_addr": 991,
      "mem_bias_in": "0x0000000f",
      "mem_inp_in": "0x0000000f",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000f",
      "mem_wgt_in": "0x0000000f"
    },
    {
      "instr No.": 992,
      "instr_in": "0x00",
      "mem_addr": 992,
      "mem_bias_in": "0x0000000a",
      "mem_inp_in": "0x0000000a",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000a",
      "mem_wgt_in": "0x0000000a"
    },
    {
      "instr No.": 993,
      "instr_in": "0x00",
      "mem_addr": 993,
      "mem_bias_in": "0x0000000d",
      "mem_inp_in": "0x0000000d",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000d",
      "mem_wgt_in": "0x0000000d"
    },
    {
      "instr No.": 994,
      "instr_in": "0x00",
      "mem_addr": 994,
      "mem_bias_in": "0x00000000",
      "mem_inp_in": "0x00000000",
      "mem_mode": 3,
      "mem_uop_in": "0x00000000",
      "mem_wgt_in": "0x00000000"
    },
    {
      "instr No.": 995,
      "instr_in": "0x00",
      "mem_addr": 995,
      "mem_bias_in": "0xfffffffe",
      "mem_inp_in": "0xfffffffe",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffffe",
      "mem_wgt_in": "0xfffffffe"
    },
    {
      "instr No.": 996,
      "instr_in": "0x00",
      "mem_addr": 996,
      "mem_bias_in": "0x00000017",
      "mem_inp_in": "0x00000017",
      "mem_mode": 3,
      "mem_uop_in": "0x00000017",
      "mem_wgt_in": "0x00000017"
    },
    {
      "instr No.": 997,
      "instr_in": "0x00",
      "mem_addr": 997,
      "mem_bias_in": "0xffffffed",
      "mem_inp_in": "0xffffffed",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffed",
      "mem_wgt_in": "0xffffffed"
    },
    {
      "instr No.": 998,
      "instr_in": "0x00",
      "mem_addr": 998,
      "mem_bias_in": "0x0000000e",
      "mem_inp_in": "0x0000000e",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000e",
      "mem_wgt_in": "0x0000000e"
    },
    {
      "instr No.": 999,
      "instr_in": "0x00",
      "mem_addr": 999,
      "mem_bias_in": "0xfffffff0",
      "mem_inp_in": "0xfffffff0",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff0",
      "mem_wgt_in": "0xfffffff0"
    },
    {
      "instr No.": 1000,
      "instr_in": "0x00",
      "mem_addr": 1000,
      "mem_bias_in": "0x00000007",
      "mem_inp_in": "0x00000007",
      "mem_mode": 3,
      "mem_uop_in": "0x00000007",
      "mem_wgt_in": "0x00000007"
    },
    {
      "instr No.": 1001,
      "instr_in": "0x00",
      "mem_addr": 1001,
      "mem_bias_in": "0x0000001e",
      "mem_inp_in": "0x0000001e",
      "mem_mode": 3,
      "mem_uop_in": "0x0000001e",
      "mem_wgt_in": "0x0000001e"
    },
    {
      "instr No.": 1002,
      "instr_in": "0x00",
      "mem_addr": 1002,
      "mem_bias_in": "0xfffffff2",
      "mem_inp_in": "0xfffffff2",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff2",
      "mem_wgt_in": "0xfffffff2"
    },
    {
      "instr No.": 1003,
      "instr_in": "0x00",
      "mem_addr": 1003,
      "mem_bias_in": "0xfffffff8",
      "mem_inp_in": "0xfffffff8",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff8",
      "mem_wgt_in": "0xfffffff8"
    },
    {
      "instr No.": 1004,
      "instr_in": "0x00",
      "mem_addr": 1004,
      "mem_bias_in": "0x0000001b",
      "mem_inp_in": "0x0000001b",
      "mem_mode": 3,
      "mem_uop_in": "0x0000001b",
      "mem_wgt_in": "0x0000001b"
    },
    {
      "instr No.": 1005,
      "instr_in": "0x00",
      "mem_addr": 1005,
      "mem_bias_in": "0xfffffff6",
      "mem_inp_in": "0xfffffff6",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff6",
      "mem_wgt_in": "0xfffffff6"
    },
    {
      "instr No.": 1006,
      "instr_in": "0x00",
      "mem_addr": 1006,
      "mem_bias_in": "0x0000000a",
      "mem_inp_in": "0x0000000a",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000a",
      "mem_wgt_in": "0x0000000a"
    },
    {
      "instr No.": 1007,
      "instr_in": "0x00",
      "mem_addr": 1007,
      "mem_bias_in": "0xffffffe4",
      "mem_inp_in": "0xffffffe4",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe4",
      "mem_wgt_in": "0xffffffe4"
    },
    {
      "instr No.": 1008,
      "instr_in": "0x00",
      "mem_addr": 1008,
      "mem_bias_in": "0x0000001b",
      "mem_inp_in": "0x0000001b",
      "mem_mode": 3,
      "mem_uop_in": "0x0000001b",
      "mem_wgt_in": "0x0000001b"
    },
    {
      "instr No.": 1009,
      "instr_in": "0x00",
      "mem_addr": 1009,
      "mem_bias_in": "0xffffffee",
      "mem_inp_in": "0xffffffee",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffee",
      "mem_wgt_in": "0xffffffee"
    },
    {
      "instr No.": 1010,
      "instr_in": "0x00",
      "mem_addr": 1010,
      "mem_bias_in": "0xfffffff0",
      "mem_inp_in": "0xfffffff0",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff0",
      "mem_wgt_in": "0xfffffff0"
    },
    {
      "instr No.": 1011,
      "instr_in": "0x00",
      "mem_addr": 1011,
      "mem_bias_in": "0x00000003",
      "mem_inp_in": "0x00000003",
      "mem_mode": 3,
      "mem_uop_in": "0x00000003",
      "mem_wgt_in": "0x00000003"
    },
    {
      "instr No.": 1012,
      "instr_in": "0x00",
      "mem_addr": 1012,
      "mem_bias_in": "0xfffffff0",
      "mem_inp_in": "0xfffffff0",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff0",
      "mem_wgt_in": "0xfffffff0"
    },
    {
      "instr No.": 1013,
      "instr_in": "0x00",
      "mem_addr": 1013,
      "mem_bias_in": "0x00000008",
      "mem_inp_in": "0x00000008",
      "mem_mode": 3,
      "mem_uop_in": "0x00000008",
      "mem_wgt_in": "0x00000008"
    },
    {
      "instr No.": 1014,
      "instr_in": "0x00",
      "mem_addr": 1014,
      "mem_bias_in": "0xffffffef",
      "mem_inp_in": "0xffffffef",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffef",
      "mem_wgt_in": "0xffffffef"
    },
    {
      "instr No.": 1015,
      "instr_in": "0x00",
      "mem_addr": 1015,
      "mem_bias_in": "0xffffffe5",
      "mem_inp_in": "0xffffffe5",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe5",
      "mem_wgt_in": "0xffffffe5"
    },
    {
      "instr No.": 1016,
      "instr_in": "0x00",
      "mem_addr": 1016,
      "mem_bias_in": "0xfffffff4",
      "mem_inp_in": "0xfffffff4",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff4",
      "mem_wgt_in": "0xfffffff4"
    },
    {
      "instr No.": 1017,
      "instr_in": "0x00",
      "mem_addr": 1017,
      "mem_bias_in": "0xfffffff3",
      "mem_inp_in": "0xfffffff3",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff3",
      "mem_wgt_in": "0xfffffff3"
    },
    {
      "instr No.": 1018,
      "instr_in": "0x00",
      "mem_addr": 1018,
      "mem_bias_in": "0xfffffff4",
      "mem_inp_in": "0xfffffff4",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff4",
      "mem_wgt_in": "0xfffffff4"
    },
    {
      "instr No.": 1019,
      "instr_in": "0x00",
      "mem_addr": 1019,
      "mem_bias_in": "0xffffffe0",
      "mem_inp_in": "0xffffffe0",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe0",
      "mem_wgt_in": "0xffffffe0"
    },
    {
      "instr No.": 1020,
      "instr_in": "0x00",
      "mem_addr": 1020,
      "mem_bias_in": "0x00000004",
      "mem_inp_in": "0x00000004",
      "mem_mode": 3,
      "mem_uop_in": "0x00000004",
      "mem_wgt_in": "0x00000004"
    },
    {
      "instr No.": 1021,
      "instr_in": "0x00",
      "mem_addr": 1021,
      "mem_bias_in": "0xfffffff0",
      "mem_inp_in": "0xfffffff0",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff0",
      "mem_wgt_in": "0xfffffff0"
    },
    {
      "instr No.": 1022,
      "instr_in": "0x00",
      "mem_addr": 1022,
      "mem_bias_in": "0x00000005",
      "mem_inp_in": "0x00000005",
      "mem_mode": 3,
      "mem_uop_in": "0x00000005",
      "mem_wgt_in": "0x00000005"
    },
    {
      "instr No.": 1023,
      "instr_in": "0x00",
      "mem_addr": 1023,
      "mem_bias_in": "0x00000015",
      "mem_inp_in": "0x00000015",
      "mem_mode": 3,
      "mem_uop_in": "0x00000015",
      "mem_wgt_in": "0x00000015"
    },
    {
      "instr No.": 1024,
      "instr_in": "0x00",
      "mem_addr": 1024,
      "mem_bias_in": "0x0000001c",
      "mem_inp_in": "0x0000001c",
      "mem_mode": 3,
      "mem_uop_in": "0x0000001c",
      "mem_wgt_in": "0x0000001c"
    },
    {
      "instr No.": 1025,
      "instr_in": "0x00",
      "mem_addr": 1025,
      "mem_bias_in": "0xfffffff2",
      "mem_inp_in": "0xfffffff2",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff2",
      "mem_wgt_in": "0xfffffff2"
    },
    {
      "instr No.": 1026,
      "instr_in": "0x00",
      "mem_addr": 1026,
      "mem_bias_in": "0xfffffff4",
      "mem_inp_in": "0xfffffff4",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff4",
      "mem_wgt_in": "0xfffffff4"
    },
    {
      "instr No.": 1027,
      "instr_in": "0x00",
      "mem_addr": 1027,
      "mem_bias_in": "0xfffffff6",
      "mem_inp_in": "0xfffffff6",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff6",
      "mem_wgt_in": "0xfffffff6"
    },
    {
      "instr No.": 1028,
      "instr_in": "0x00",
      "mem_addr": 1028,
      "mem_bias_in": "0xffffffe0",
      "mem_inp_in": "0xffffffe0",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe0",
      "mem_wgt_in": "0xffffffe0"
    },
    {
      "instr No.": 1029,
      "instr_in": "0x00",
      "mem_addr": 1029,
      "mem_bias_in": "0x00000006",
      "mem_inp_in": "0x00000006",
      "mem_mode": 3,
      "mem_uop_in": "0x00000006",
      "mem_wgt_in": "0x00000006"
    },
    {
      "instr No.": 1030,
      "instr_in": "0x00",
      "mem_addr": 1030,
      "mem_bias_in": "0x00000011",
      "mem_inp_in": "0x00000011",
      "mem_mode": 3,
      "mem_uop_in": "0x00000011",
      "mem_wgt_in": "0x00000011"
    },
    {
      "instr No.": 1031,
      "instr_in": "0x00",
      "mem_addr": 1031,
      "mem_bias_in": "0x00000006",
      "mem_inp_in": "0x00000006",
      "mem_mode": 3,
      "mem_uop_in": "0x00000006",
      "mem_wgt_in": "0x00000006"
    },
    {
      "instr No.": 1032,
      "instr_in": "0x00",
      "mem_addr": 1032,
      "mem_bias_in": "0xfffffffa",
      "mem_inp_in": "0xfffffffa",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffffa",
      "mem_wgt_in": "0xfffffffa"
    },
    {
      "instr No.": 1033,
      "instr_in": "0x00",
      "mem_addr": 1033,
      "mem_bias_in": "0xfffffff8",
      "mem_inp_in": "0xfffffff8",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff8",
      "mem_wgt_in": "0xfffffff8"
    },
    {
      "instr No.": 1034,
      "instr_in": "0x00",
      "mem_addr": 1034,
      "mem_bias_in": "0xffffffe1",
      "mem_inp_in": "0xffffffe1",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe1",
      "mem_wgt_in": "0xffffffe1"
    },
    {
      "instr No.": 1035,
      "instr_in": "0x00",
      "mem_addr": 1035,
      "mem_bias_in": "0x0000001d",
      "mem_inp_in": "0x0000001d",
      "mem_mode": 3,
      "mem_uop_in": "0x0000001d",
      "mem_wgt_in": "0x0000001d"
    },
    {
      "instr No.": 1036,
      "instr_in": "0x00",
      "mem_addr": 1036,
      "mem_bias_in": "0xffffffe7",
      "mem_inp_in": "0xffffffe7",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe7",
      "mem_wgt_in": "0xffffffe7"
    },
    {
      "instr No.": 1037,
      "instr_in": "0x00",
      "mem_addr": 1037,
      "mem_bias_in": "0xfffffff1",
      "mem_inp_in": "0xfffffff1",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff1",
      "mem_wgt_in": "0xfffffff1"
    },
    {
      "instr No.": 1038,
      "instr_in": "0x00",
      "mem_addr": 1038,
      "mem_bias_in": "0x00000011",
      "mem_inp_in": "0x00000011",
      "mem_mode": 3,
      "mem_uop_in": "0x00000011",
      "mem_wgt_in": "0x00000011"
    },
    {
      "instr No.": 1039,
      "instr_in": "0x00",
      "mem_addr": 1039,
      "mem_bias_in": "0xfffffff2",
      "mem_inp_in": "0xfffffff2",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff2",
      "mem_wgt_in": "0xfffffff2"
    },
    {
      "instr No.": 1040,
      "instr_in": "0x00",
      "mem_addr": 1040,
      "mem_bias_in": "0x00000011",
      "mem_inp_in": "0x00000011",
      "mem_mode": 3,
      "mem_uop_in": "0x00000011",
      "mem_wgt_in": "0x00000011"
    },
    {
      "instr No.": 1041,
      "instr_in": "0x00",
      "mem_addr": 1041,
      "mem_bias_in": "0xffffffe1",
      "mem_inp_in": "0xffffffe1",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe1",
      "mem_wgt_in": "0xffffffe1"
    },
    {
      "instr No.": 1042,
      "instr_in": "0x00",
      "mem_addr": 1042,
      "mem_bias_in": "0xffffffe9",
      "mem_inp_in": "0xffffffe9",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe9",
      "mem_wgt_in": "0xffffffe9"
    },
    {
      "instr No.": 1043,
      "instr_in": "0x00",
      "mem_addr": 1043,
      "mem_bias_in": "0x00000017",
      "mem_inp_in": "0x00000017",
      "mem_mode": 3,
      "mem_uop_in": "0x00000017",
      "mem_wgt_in": "0x00000017"
    },
    {
      "instr No.": 1044,
      "instr_in": "0x00",
      "mem_addr": 1044,
      "mem_bias_in": "0x0000001b",
      "mem_inp_in": "0x0000001b",
      "mem_mode": 3,
      "mem_uop_in": "0x0000001b",
      "mem_wgt_in": "0x0000001b"
    },
    {
      "instr No.": 1045,
      "instr_in": "0x00",
      "mem_addr": 1045,
      "mem_bias_in": "0xffffffe1",
      "mem_inp_in": "0xffffffe1",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe1",
      "mem_wgt_in": "0xffffffe1"
    },
    {
      "instr No.": 1046,
      "instr_in": "0x00",
      "mem_addr": 1046,
      "mem_bias_in": "0x00000001",
      "mem_inp_in": "0x00000001",
      "mem_mode": 3,
      "mem_uop_in": "0x00000001",
      "mem_wgt_in": "0x00000001"
    },
    {
      "instr No.": 1047,
      "instr_in": "0x00",
      "mem_addr": 1047,
      "mem_bias_in": "0x00000003",
      "mem_inp_in": "0x00000003",
      "mem_mode": 3,
      "mem_uop_in": "0x00000003",
      "mem_wgt_in": "0x00000003"
    },
    {
      "instr No.": 1048,
      "instr_in": "0x00",
      "mem_addr": 1048,
      "mem_bias_in": "0xffffffff",
      "mem_inp_in": "0xffffffff",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffff",
      "mem_wgt_in": "0xffffffff"
    },
    {
      "instr No.": 1049,
      "instr_in": "0x00",
      "mem_addr": 1049,
      "mem_bias_in": "0x00000015",
      "mem_inp_in": "0x00000015",
      "mem_mode": 3,
      "mem_uop_in": "0x00000015",
      "mem_wgt_in": "0x00000015"
    },
    {
      "instr No.": 1050,
      "instr_in": "0x00",
      "mem_addr": 1050,
      "mem_bias_in": "0xfffffff5",
      "mem_inp_in": "0xfffffff5",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff5",
      "mem_wgt_in": "0xfffffff5"
    },
    {
      "instr No.": 1051,
      "instr_in": "0x00",
      "mem_addr": 1051,
      "mem_bias_in": "0x00000012",
      "mem_inp_in": "0x00000012",
      "mem_mode": 3,
      "mem_uop_in": "0x00000012",
      "mem_wgt_in": "0x00000012"
    },
    {
      "instr No.": 1052,
      "instr_in": "0x00",
      "mem_addr": 1052,
      "mem_bias_in": "0x00000018",
      "mem_inp_in": "0x00000018",
      "mem_mode": 3,
      "mem_uop_in": "0x00000018",
      "mem_wgt_in": "0x00000018"
    },
    {
      "instr No.": 1053,
      "instr_in": "0x00",
      "mem_addr": 1053,
      "mem_bias_in": "0x00000013",
      "mem_inp_in": "0x00000013",
      "mem_mode": 3,
      "mem_uop_in": "0x00000013",
      "mem_wgt_in": "0x00000013"
    },
    {
      "instr No.": 1054,
      "instr_in": "0x00",
      "mem_addr": 1054,
      "mem_bias_in": "0x00000018",
      "mem_inp_in": "0x00000018",
      "mem_mode": 3,
      "mem_uop_in": "0x00000018",
      "mem_wgt_in": "0x00000018"
    },
    {
      "instr No.": 1055,
      "instr_in": "0x00",
      "mem_addr": 1055,
      "mem_bias_in": "0x0000000c",
      "mem_inp_in": "0x0000000c",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000c",
      "mem_wgt_in": "0x0000000c"
    },
    {
      "instr No.": 1056,
      "instr_in": "0x00",
      "mem_addr": 1056,
      "mem_bias_in": "0xffffffff",
      "mem_inp_in": "0xffffffff",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffff",
      "mem_wgt_in": "0xffffffff"
    },
    {
      "instr No.": 1057,
      "instr_in": "0x00",
      "mem_addr": 1057,
      "mem_bias_in": "0x00000005",
      "mem_inp_in": "0x00000005",
      "mem_mode": 3,
      "mem_uop_in": "0x00000005",
      "mem_wgt_in": "0x00000005"
    },
    {
      "instr No.": 1058,
      "instr_in": "0x00",
      "mem_addr": 1058,
      "mem_bias_in": "0xffffffeb",
      "mem_inp_in": "0xffffffeb",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffeb",
      "mem_wgt_in": "0xffffffeb"
    },
    {
      "instr No.": 1059,
      "instr_in": "0x00",
      "mem_addr": 1059,
      "mem_bias_in": "0xffffffe8",
      "mem_inp_in": "0xffffffe8",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe8",
      "mem_wgt_in": "0xffffffe8"
    },
    {
      "instr No.": 1060,
      "instr_in": "0x00",
      "mem_addr": 1060,
      "mem_bias_in": "0x00000017",
      "mem_inp_in": "0x00000017",
      "mem_mode": 3,
      "mem_uop_in": "0x00000017",
      "mem_wgt_in": "0x00000017"
    },
    {
      "instr No.": 1061,
      "instr_in": "0x00",
      "mem_addr": 1061,
      "mem_bias_in": "0x00000010",
      "mem_inp_in": "0x00000010",
      "mem_mode": 3,
      "mem_uop_in": "0x00000010",
      "mem_wgt_in": "0x00000010"
    },
    {
      "instr No.": 1062,
      "instr_in": "0x00",
      "mem_addr": 1062,
      "mem_bias_in": "0x0000000b",
      "mem_inp_in": "0x0000000b",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000b",
      "mem_wgt_in": "0x0000000b"
    },
    {
      "instr No.": 1063,
      "instr_in": "0x00",
      "mem_addr": 1063,
      "mem_bias_in": "0x0000000e",
      "mem_inp_in": "0x0000000e",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000e",
      "mem_wgt_in": "0x0000000e"
    },
    {
      "instr No.": 1064,
      "instr_in": "0x00",
      "mem_addr": 1064,
      "mem_bias_in": "0xffffffe8",
      "mem_inp_in": "0xffffffe8",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe8",
      "mem_wgt_in": "0xffffffe8"
    },
    {
      "instr No.": 1065,
      "instr_in": "0x00",
      "mem_addr": 1065,
      "mem_bias_in": "0xfffffff3",
      "mem_inp_in": "0xfffffff3",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff3",
      "mem_wgt_in": "0xfffffff3"
    },
    {
      "instr No.": 1066,
      "instr_in": "0x00",
      "mem_addr": 1066,
      "mem_bias_in": "0xffffffec",
      "mem_inp_in": "0xffffffec",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffec",
      "mem_wgt_in": "0xffffffec"
    },
    {
      "instr No.": 1067,
      "instr_in": "0x00",
      "mem_addr": 1067,
      "mem_bias_in": "0x0000001e",
      "mem_inp_in": "0x0000001e",
      "mem_mode": 3,
      "mem_uop_in": "0x0000001e",
      "mem_wgt_in": "0x0000001e"
    },
    {
      "instr No.": 1068,
      "instr_in": "0x00",
      "mem_addr": 1068,
      "mem_bias_in": "0xffffffed",
      "mem_inp_in": "0xffffffed",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffed",
      "mem_wgt_in": "0xffffffed"
    },
    {
      "instr No.": 1069,
      "instr_in": "0x00",
      "mem_addr": 1069,
      "mem_bias_in": "0xffffffee",
      "mem_inp_in": "0xffffffee",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffee",
      "mem_wgt_in": "0xffffffee"
    },
    {
      "instr No.": 1070,
      "instr_in": "0x00",
      "mem_addr": 1070,
      "mem_bias_in": "0x00000009",
      "mem_inp_in": "0x00000009",
      "mem_mode": 3,
      "mem_uop_in": "0x00000009",
      "mem_wgt_in": "0x00000009"
    },
    {
      "instr No.": 1071,
      "instr_in": "0x00",
      "mem_addr": 1071,
      "mem_bias_in": "0xfffffff4",
      "mem_inp_in": "0xfffffff4",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff4",
      "mem_wgt_in": "0xfffffff4"
    },
    {
      "instr No.": 1072,
      "instr_in": "0x00",
      "mem_addr": 1072,
      "mem_bias_in": "0xffffffec",
      "mem_inp_in": "0xffffffec",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffec",
      "mem_wgt_in": "0xffffffec"
    },
    {
      "instr No.": 1073,
      "instr_in": "0x00",
      "mem_addr": 1073,
      "mem_bias_in": "0xffffffe7",
      "mem_inp_in": "0xffffffe7",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe7",
      "mem_wgt_in": "0xffffffe7"
    },
    {
      "instr No.": 1074,
      "instr_in": "0x00",
      "mem_addr": 1074,
      "mem_bias_in": "0x00000018",
      "mem_inp_in": "0x00000018",
      "mem_mode": 3,
      "mem_uop_in": "0x00000018",
      "mem_wgt_in": "0x00000018"
    },
    {
      "instr No.": 1075,
      "instr_in": "0x00",
      "mem_addr": 1075,
      "mem_bias_in": "0xffffffe8",
      "mem_inp_in": "0xffffffe8",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe8",
      "mem_wgt_in": "0xffffffe8"
    },
    {
      "instr No.": 1076,
      "instr_in": "0x00",
      "mem_addr": 1076,
      "mem_bias_in": "0x00000009",
      "mem_inp_in": "0x00000009",
      "mem_mode": 3,
      "mem_uop_in": "0x00000009",
      "mem_wgt_in": "0x00000009"
    },
    {
      "instr No.": 1077,
      "instr_in": "0x00",
      "mem_addr": 1077,
      "mem_bias_in": "0x0000000d",
      "mem_inp_in": "0x0000000d",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000d",
      "mem_wgt_in": "0x0000000d"
    },
    {
      "instr No.": 1078,
      "instr_in": "0x00",
      "mem_addr": 1078,
      "mem_bias_in": "0xfffffffe",
      "mem_inp_in": "0xfffffffe",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffffe",
      "mem_wgt_in": "0xfffffffe"
    },
    {
      "instr No.": 1079,
      "instr_in": "0x00",
      "mem_addr": 1079,
      "mem_bias_in": "0x00000017",
      "mem_inp_in": "0x00000017",
      "mem_mode": 3,
      "mem_uop_in": "0x00000017",
      "mem_wgt_in": "0x00000017"
    },
    {
      "instr No.": 1080,
      "instr_in": "0x00",
      "mem_addr": 1080,
      "mem_bias_in": "0x0000001a",
      "mem_inp_in": "0x0000001a",
      "mem_mode": 3,
      "mem_uop_in": "0x0000001a",
      "mem_wgt_in": "0x0000001a"
    },
    {
      "instr No.": 1081,
      "instr_in": "0x00",
      "mem_addr": 1081,
      "mem_bias_in": "0xfffffffb",
      "mem_inp_in": "0xfffffffb",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffffb",
      "mem_wgt_in": "0xfffffffb"
    },
    {
      "instr No.": 1082,
      "instr_in": "0x00",
      "mem_addr": 1082,
      "mem_bias_in": "0x00000005",
      "mem_inp_in": "0x00000005",
      "mem_mode": 3,
      "mem_uop_in": "0x00000005",
      "mem_wgt_in": "0x00000005"
    },
    {
      "instr No.": 1083,
      "instr_in": "0x00",
      "mem_addr": 1083,
      "mem_bias_in": "0xffffffe3",
      "mem_inp_in": "0xffffffe3",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe3",
      "mem_wgt_in": "0xffffffe3"
    },
    {
      "instr No.": 1084,
      "instr_in": "0x00",
      "mem_addr": 1084,
      "mem_bias_in": "0xfffffff9",
      "mem_inp_in": "0xfffffff9",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff9",
      "mem_wgt_in": "0xfffffff9"
    },
    {
      "instr No.": 1085,
      "instr_in": "0x00",
      "mem_addr": 1085,
      "mem_bias_in": "0x0000001b",
      "mem_inp_in": "0x0000001b",
      "mem_mode": 3,
      "mem_uop_in": "0x0000001b",
      "mem_wgt_in": "0x0000001b"
    },
    {
      "instr No.": 1086,
      "instr_in": "0x00",
      "mem_addr": 1086,
      "mem_bias_in": "0x00000010",
      "mem_inp_in": "0x00000010",
      "mem_mode": 3,
      "mem_uop_in": "0x00000010",
      "mem_wgt_in": "0x00000010"
    },
    {
      "instr No.": 1087,
      "instr_in": "0x00",
      "mem_addr": 1087,
      "mem_bias_in": "0xfffffffb",
      "mem_inp_in": "0xfffffffb",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffffb",
      "mem_wgt_in": "0xfffffffb"
    },
    {
      "instr No.": 1088,
      "instr_in": "0x00",
      "mem_addr": 1088,
      "mem_bias_in": "0x0000001c",
      "mem_inp_in": "0x0000001c",
      "mem_mode": 3,
      "mem_uop_in": "0x0000001c",
      "mem_wgt_in": "0x0000001c"
    },
    {
      "instr No.": 1089,
      "instr_in": "0x00",
      "mem_addr": 1089,
      "mem_bias_in": "0x00000010",
      "mem_inp_in": "0x00000010",
      "mem_mode": 3,
      "mem_uop_in": "0x00000010",
      "mem_wgt_in": "0x00000010"
    },
    {
      "instr No.": 1090,
      "instr_in": "0x00",
      "mem_addr": 1090,
      "mem_bias_in": "0x0000000c",
      "mem_inp_in": "0x0000000c",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000c",
      "mem_wgt_in": "0x0000000c"
    },
    {
      "instr No.": 1091,
      "instr_in": "0x00",
      "mem_addr": 1091,
      "mem_bias_in": "0x0000001a",
      "mem_inp_in": "0x0000001a",
      "mem_mode": 3,
      "mem_uop_in": "0x0000001a",
      "mem_wgt_in": "0x0000001a"
    },
    {
      "instr No.": 1092,
      "instr_in": "0x00",
      "mem_addr": 1092,
      "mem_bias_in": "0xffffffe6",
      "mem_inp_in": "0xffffffe6",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe6",
      "mem_wgt_in": "0xffffffe6"
    },
    {
      "instr No.": 1093,
      "instr_in": "0x00",
      "mem_addr": 1093,
      "mem_bias_in": "0x00000011",
      "mem_inp_in": "0x00000011",
      "mem_mode": 3,
      "mem_uop_in": "0x00000011",
      "mem_wgt_in": "0x00000011"
    },
    {
      "instr No.": 1094,
      "instr_in": "0x00",
      "mem_addr": 1094,
      "mem_bias_in": "0xffffffe5",
      "mem_inp_in": "0xffffffe5",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe5",
      "mem_wgt_in": "0xffffffe5"
    },
    {
      "instr No.": 1095,
      "instr_in": "0x00",
      "mem_addr": 1095,
      "mem_bias_in": "0x00000010",
      "mem_inp_in": "0x00000010",
      "mem_mode": 3,
      "mem_uop_in": "0x00000010",
      "mem_wgt_in": "0x00000010"
    },
    {
      "instr No.": 1096,
      "instr_in": "0x00",
      "mem_addr": 1096,
      "mem_bias_in": "0xfffffffa",
      "mem_inp_in": "0xfffffffa",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffffa",
      "mem_wgt_in": "0xfffffffa"
    },
    {
      "instr No.": 1097,
      "instr_in": "0x00",
      "mem_addr": 1097,
      "mem_bias_in": "0x00000016",
      "mem_inp_in": "0x00000016",
      "mem_mode": 3,
      "mem_uop_in": "0x00000016",
      "mem_wgt_in": "0x00000016"
    },
    {
      "instr No.": 1098,
      "instr_in": "0x00",
      "mem_addr": 1098,
      "mem_bias_in": "0xfffffffd",
      "mem_inp_in": "0xfffffffd",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffffd",
      "mem_wgt_in": "0xfffffffd"
    },
    {
      "instr No.": 1099,
      "instr_in": "0x00",
      "mem_addr": 1099,
      "mem_bias_in": "0x00000002",
      "mem_inp_in": "0x00000002",
      "mem_mode": 3,
      "mem_uop_in": "0x00000002",
      "mem_wgt_in": "0x00000002"
    },
    {
      "instr No.": 1100,
      "instr_in": "0x00",
      "mem_addr": 1100,
      "mem_bias_in": "0x00000013",
      "mem_inp_in": "0x00000013",
      "mem_mode": 3,
      "mem_uop_in": "0x00000013",
      "mem_wgt_in": "0x00000013"
    },
    {
      "instr No.": 1101,
      "instr_in": "0x00",
      "mem_addr": 1101,
      "mem_bias_in": "0xfffffff4",
      "mem_inp_in": "0xfffffff4",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff4",
      "mem_wgt_in": "0xfffffff4"
    },
    {
      "instr No.": 1102,
      "instr_in": "0x00",
      "mem_addr": 1102,
      "mem_bias_in": "0x0000001b",
      "mem_inp_in": "0x0000001b",
      "mem_mode": 3,
      "mem_uop_in": "0x0000001b",
      "mem_wgt_in": "0x0000001b"
    },
    {
      "instr No.": 1103,
      "instr_in": "0x00",
      "mem_addr": 1103,
      "mem_bias_in": "0xfffffff2",
      "mem_inp_in": "0xfffffff2",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff2",
      "mem_wgt_in": "0xfffffff2"
    },
    {
      "instr No.": 1104,
      "instr_in": "0x00",
      "mem_addr": 1104,
      "mem_bias_in": "0x00000015",
      "mem_inp_in": "0x00000015",
      "mem_mode": 3,
      "mem_uop_in": "0x00000015",
      "mem_wgt_in": "0x00000015"
    },
    {
      "instr No.": 1105,
      "instr_in": "0x00",
      "mem_addr": 1105,
      "mem_bias_in": "0x00000008",
      "mem_inp_in": "0x00000008",
      "mem_mode": 3,
      "mem_uop_in": "0x00000008",
      "mem_wgt_in": "0x00000008"
    },
    {
      "instr No.": 1106,
      "instr_in": "0x00",
      "mem_addr": 1106,
      "mem_bias_in": "0xffffffe5",
      "mem_inp_in": "0xffffffe5",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe5",
      "mem_wgt_in": "0xffffffe5"
    },
    {
      "instr No.": 1107,
      "instr_in": "0x00",
      "mem_addr": 1107,
      "mem_bias_in": "0xfffffffe",
      "mem_inp_in": "0xfffffffe",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffffe",
      "mem_wgt_in": "0xfffffffe"
    },
    {
      "instr No.": 1108,
      "instr_in": "0x00",
      "mem_addr": 1108,
      "mem_bias_in": "0xffffffe2",
      "mem_inp_in": "0xffffffe2",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe2",
      "mem_wgt_in": "0xffffffe2"
    },
    {
      "instr No.": 1109,
      "instr_in": "0x00",
      "mem_addr": 1109,
      "mem_bias_in": "0x00000015",
      "mem_inp_in": "0x00000015",
      "mem_mode": 3,
      "mem_uop_in": "0x00000015",
      "mem_wgt_in": "0x00000015"
    },
    {
      "instr No.": 1110,
      "instr_in": "0x00",
      "mem_addr": 1110,
      "mem_bias_in": "0x0000000e",
      "mem_inp_in": "0x0000000e",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000e",
      "mem_wgt_in": "0x0000000e"
    },
    {
      "instr No.": 1111,
      "instr_in": "0x00",
      "mem_addr": 1111,
      "mem_bias_in": "0xffffffe9",
      "mem_inp_in": "0xffffffe9",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe9",
      "mem_wgt_in": "0xffffffe9"
    },
    {
      "instr No.": 1112,
      "instr_in": "0x00",
      "mem_addr": 1112,
      "mem_bias_in": "0xffffffed",
      "mem_inp_in": "0xffffffed",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffed",
      "mem_wgt_in": "0xffffffed"
    },
    {
      "instr No.": 1113,
      "instr_in": "0x00",
      "mem_addr": 1113,
      "mem_bias_in": "0xffffffed",
      "mem_inp_in": "0xffffffed",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffed",
      "mem_wgt_in": "0xffffffed"
    },
    {
      "instr No.": 1114,
      "instr_in": "0x00",
      "mem_addr": 1114,
      "mem_bias_in": "0x0000000f",
      "mem_inp_in": "0x0000000f",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000f",
      "mem_wgt_in": "0x0000000f"
    },
    {
      "instr No.": 1115,
      "instr_in": "0x00",
      "mem_addr": 1115,
      "mem_bias_in": "0x0000001c",
      "mem_inp_in": "0x0000001c",
      "mem_mode": 3,
      "mem_uop_in": "0x0000001c",
      "mem_wgt_in": "0x0000001c"
    },
    {
      "instr No.": 1116,
      "instr_in": "0x00",
      "mem_addr": 1116,
      "mem_bias_in": "0x0000000f",
      "mem_inp_in": "0x0000000f",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000f",
      "mem_wgt_in": "0x0000000f"
    },
    {
      "instr No.": 1117,
      "instr_in": "0x00",
      "mem_addr": 1117,
      "mem_bias_in": "0x00000012",
      "mem_inp_in": "0x00000012",
      "mem_mode": 3,
      "mem_uop_in": "0x00000012",
      "mem_wgt_in": "0x00000012"
    },
    {
      "instr No.": 1118,
      "instr_in": "0x00",
      "mem_addr": 1118,
      "mem_bias_in": "0x00000016",
      "mem_inp_in": "0x00000016",
      "mem_mode": 3,
      "mem_uop_in": "0x00000016",
      "mem_wgt_in": "0x00000016"
    },
    {
      "instr No.": 1119,
      "instr_in": "0x00",
      "mem_addr": 1119,
      "mem_bias_in": "0xffffffea",
      "mem_inp_in": "0xffffffea",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffea",
      "mem_wgt_in": "0xffffffea"
    },
    {
      "instr No.": 1120,
      "instr_in": "0x00",
      "mem_addr": 1120,
      "mem_bias_in": "0x0000001c",
      "mem_inp_in": "0x0000001c",
      "mem_mode": 3,
      "mem_uop_in": "0x0000001c",
      "mem_wgt_in": "0x0000001c"
    },
    {
      "instr No.": 1121,
      "instr_in": "0x00",
      "mem_addr": 1121,
      "mem_bias_in": "0x00000019",
      "mem_inp_in": "0x00000019",
      "mem_mode": 3,
      "mem_uop_in": "0x00000019",
      "mem_wgt_in": "0x00000019"
    },
    {
      "instr No.": 1122,
      "instr_in": "0x00",
      "mem_addr": 1122,
      "mem_bias_in": "0x00000000",
      "mem_inp_in": "0x00000000",
      "mem_mode": 3,
      "mem_uop_in": "0x00000000",
      "mem_wgt_in": "0x00000000"
    },
    {
      "instr No.": 1123,
      "instr_in": "0x00",
      "mem_addr": 1123,
      "mem_bias_in": "0x00000016",
      "mem_inp_in": "0x00000016",
      "mem_mode": 3,
      "mem_uop_in": "0x00000016",
      "mem_wgt_in": "0x00000016"
    },
    {
      "instr No.": 1124,
      "instr_in": "0x00",
      "mem_addr": 1124,
      "mem_bias_in": "0xfffffff3",
      "mem_inp_in": "0xfffffff3",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff3",
      "mem_wgt_in": "0xfffffff3"
    },
    {
      "instr No.": 1125,
      "instr_in": "0x00",
      "mem_addr": 1125,
      "mem_bias_in": "0x00000012",
      "mem_inp_in": "0x00000012",
      "mem_mode": 3,
      "mem_uop_in": "0x00000012",
      "mem_wgt_in": "0x00000012"
    },
    {
      "instr No.": 1126,
      "instr_in": "0x00",
      "mem_addr": 1126,
      "mem_bias_in": "0x00000006",
      "mem_inp_in": "0x00000006",
      "mem_mode": 3,
      "mem_uop_in": "0x00000006",
      "mem_wgt_in": "0x00000006"
    },
    {
      "instr No.": 1127,
      "instr_in": "0x00",
      "mem_addr": 1127,
      "mem_bias_in": "0x00000014",
      "mem_inp_in": "0x00000014",
      "mem_mode": 3,
      "mem_uop_in": "0x00000014",
      "mem_wgt_in": "0x00000014"
    },
    {
      "instr No.": 1128,
      "instr_in": "0x00",
      "mem_addr": 1128,
      "mem_bias_in": "0x00000018",
      "mem_inp_in": "0x00000018",
      "mem_mode": 3,
      "mem_uop_in": "0x00000018",
      "mem_wgt_in": "0x00000018"
    },
    {
      "instr No.": 1129,
      "instr_in": "0x00",
      "mem_addr": 1129,
      "mem_bias_in": "0xffffffea",
      "mem_inp_in": "0xffffffea",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffea",
      "mem_wgt_in": "0xffffffea"
    },
    {
      "instr No.": 1130,
      "instr_in": "0x00",
      "mem_addr": 1130,
      "mem_bias_in": "0xfffffff9",
      "mem_inp_in": "0xfffffff9",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff9",
      "mem_wgt_in": "0xfffffff9"
    },
    {
      "instr No.": 1131,
      "instr_in": "0x00",
      "mem_addr": 1131,
      "mem_bias_in": "0x00000012",
      "mem_inp_in": "0x00000012",
      "mem_mode": 3,
      "mem_uop_in": "0x00000012",
      "mem_wgt_in": "0x00000012"
    },
    {
      "instr No.": 1132,
      "instr_in": "0x00",
      "mem_addr": 1132,
      "mem_bias_in": "0x00000003",
      "mem_inp_in": "0x00000003",
      "mem_mode": 3,
      "mem_uop_in": "0x00000003",
      "mem_wgt_in": "0x00000003"
    },
    {
      "instr No.": 1133,
      "instr_in": "0x00",
      "mem_addr": 1133,
      "mem_bias_in": "0x0000000c",
      "mem_inp_in": "0x0000000c",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000c",
      "mem_wgt_in": "0x0000000c"
    },
    {
      "instr No.": 1134,
      "instr_in": "0x00",
      "mem_addr": 1134,
      "mem_bias_in": "0xffffffee",
      "mem_inp_in": "0xffffffee",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffee",
      "mem_wgt_in": "0xffffffee"
    },
    {
      "instr No.": 1135,
      "instr_in": "0x00",
      "mem_addr": 1135,
      "mem_bias_in": "0xfffffff4",
      "mem_inp_in": "0xfffffff4",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff4",
      "mem_wgt_in": "0xfffffff4"
    },
    {
      "instr No.": 1136,
      "instr_in": "0x00",
      "mem_addr": 1136,
      "mem_bias_in": "0xfffffff5",
      "mem_inp_in": "0xfffffff5",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff5",
      "mem_wgt_in": "0xfffffff5"
    },
    {
      "instr No.": 1137,
      "instr_in": "0x00",
      "mem_addr": 1137,
      "mem_bias_in": "0x0000000b",
      "mem_inp_in": "0x0000000b",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000b",
      "mem_wgt_in": "0x0000000b"
    },
    {
      "instr No.": 1138,
      "instr_in": "0x00",
      "mem_addr": 1138,
      "mem_bias_in": "0xfffffff9",
      "mem_inp_in": "0xfffffff9",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff9",
      "mem_wgt_in": "0xfffffff9"
    },
    {
      "instr No.": 1139,
      "instr_in": "0x00",
      "mem_addr": 1139,
      "mem_bias_in": "0xffffffe2",
      "mem_inp_in": "0xffffffe2",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe2",
      "mem_wgt_in": "0xffffffe2"
    },
    {
      "instr No.": 1140,
      "instr_in": "0x00",
      "mem_addr": 1140,
      "mem_bias_in": "0x0000000e",
      "mem_inp_in": "0x0000000e",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000e",
      "mem_wgt_in": "0x0000000e"
    },
    {
      "instr No.": 1141,
      "instr_in": "0x00",
      "mem_addr": 1141,
      "mem_bias_in": "0x00000001",
      "mem_inp_in": "0x00000001",
      "mem_mode": 3,
      "mem_uop_in": "0x00000001",
      "mem_wgt_in": "0x00000001"
    },
    {
      "instr No.": 1142,
      "instr_in": "0x00",
      "mem_addr": 1142,
      "mem_bias_in": "0x0000001a",
      "mem_inp_in": "0x0000001a",
      "mem_mode": 3,
      "mem_uop_in": "0x0000001a",
      "mem_wgt_in": "0x0000001a"
    },
    {
      "instr No.": 1143,
      "instr_in": "0x00",
      "mem_addr": 1143,
      "mem_bias_in": "0x00000002",
      "mem_inp_in": "0x00000002",
      "mem_mode": 3,
      "mem_uop_in": "0x00000002",
      "mem_wgt_in": "0x00000002"
    },
    {
      "instr No.": 1144,
      "instr_in": "0x00",
      "mem_addr": 1144,
      "mem_bias_in": "0xffffffe0",
      "mem_inp_in": "0xffffffe0",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe0",
      "mem_wgt_in": "0xffffffe0"
    },
    {
      "instr No.": 1145,
      "instr_in": "0x00",
      "mem_addr": 1145,
      "mem_bias_in": "0xfffffff4",
      "mem_inp_in": "0xfffffff4",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff4",
      "mem_wgt_in": "0xfffffff4"
    },
    {
      "instr No.": 1146,
      "instr_in": "0x00",
      "mem_addr": 1146,
      "mem_bias_in": "0xfffffff9",
      "mem_inp_in": "0xfffffff9",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff9",
      "mem_wgt_in": "0xfffffff9"
    },
    {
      "instr No.": 1147,
      "instr_in": "0x00",
      "mem_addr": 1147,
      "mem_bias_in": "0x00000004",
      "mem_inp_in": "0x00000004",
      "mem_mode": 3,
      "mem_uop_in": "0x00000004",
      "mem_wgt_in": "0x00000004"
    },
    {
      "instr No.": 1148,
      "instr_in": "0x00",
      "mem_addr": 1148,
      "mem_bias_in": "0x00000002",
      "mem_inp_in": "0x00000002",
      "mem_mode": 3,
      "mem_uop_in": "0x00000002",
      "mem_wgt_in": "0x00000002"
    },
    {
      "instr No.": 1149,
      "instr_in": "0x00",
      "mem_addr": 1149,
      "mem_bias_in": "0xfffffffd",
      "mem_inp_in": "0xfffffffd",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffffd",
      "mem_wgt_in": "0xfffffffd"
    },
    {
      "instr No.": 1150,
      "instr_in": "0x00",
      "mem_addr": 1150,
      "mem_bias_in": "0x00000011",
      "mem_inp_in": "0x00000011",
      "mem_mode": 3,
      "mem_uop_in": "0x00000011",
      "mem_wgt_in": "0x00000011"
    },
    {
      "instr No.": 1151,
      "instr_in": "0x00",
      "mem_addr": 1151,
      "mem_bias_in": "0xffffffe1",
      "mem_inp_in": "0xffffffe1",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe1",
      "mem_wgt_in": "0xffffffe1"
    },
    {
      "instr No.": 1152,
      "instr_in": "0x00",
      "mem_addr": 1152,
      "mem_bias_in": "0xffffffe5",
      "mem_inp_in": "0xffffffe5",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe5",
      "mem_wgt_in": "0xffffffe5"
    },
    {
      "instr No.": 1153,
      "instr_in": "0x00",
      "mem_addr": 1153,
      "mem_bias_in": "0xffffffe8",
      "mem_inp_in": "0xffffffe8",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe8",
      "mem_wgt_in": "0xffffffe8"
    },
    {
      "instr No.": 1154,
      "instr_in": "0x00",
      "mem_addr": 1154,
      "mem_bias_in": "0xffffffee",
      "mem_inp_in": "0xffffffee",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffee",
      "mem_wgt_in": "0xffffffee"
    },
    {
      "instr No.": 1155,
      "instr_in": "0x00",
      "mem_addr": 1155,
      "mem_bias_in": "0xffffffe3",
      "mem_inp_in": "0xffffffe3",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe3",
      "mem_wgt_in": "0xffffffe3"
    },
    {
      "instr No.": 1156,
      "instr_in": "0x00",
      "mem_addr": 1156,
      "mem_bias_in": "0xffffffe8",
      "mem_inp_in": "0xffffffe8",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe8",
      "mem_wgt_in": "0xffffffe8"
    },
    {
      "instr No.": 1157,
      "instr_in": "0x00",
      "mem_addr": 1157,
      "mem_bias_in": "0x0000001b",
      "mem_inp_in": "0x0000001b",
      "mem_mode": 3,
      "mem_uop_in": "0x0000001b",
      "mem_wgt_in": "0x0000001b"
    },
    {
      "instr No.": 1158,
      "instr_in": "0x00",
      "mem_addr": 1158,
      "mem_bias_in": "0x00000017",
      "mem_inp_in": "0x00000017",
      "mem_mode": 3,
      "mem_uop_in": "0x00000017",
      "mem_wgt_in": "0x00000017"
    },
    {
      "instr No.": 1159,
      "instr_in": "0x00",
      "mem_addr": 1159,
      "mem_bias_in": "0xffffffe3",
      "mem_inp_in": "0xffffffe3",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe3",
      "mem_wgt_in": "0xffffffe3"
    },
    {
      "instr No.": 1160,
      "instr_in": "0x00",
      "mem_addr": 1160,
      "mem_bias_in": "0xffffffea",
      "mem_inp_in": "0xffffffea",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffea",
      "mem_wgt_in": "0xffffffea"
    },
    {
      "instr No.": 1161,
      "instr_in": "0x00",
      "mem_addr": 1161,
      "mem_bias_in": "0xfffffff6",
      "mem_inp_in": "0xfffffff6",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff6",
      "mem_wgt_in": "0xfffffff6"
    },
    {
      "instr No.": 1162,
      "instr_in": "0x00",
      "mem_addr": 1162,
      "mem_bias_in": "0x0000000a",
      "mem_inp_in": "0x0000000a",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000a",
      "mem_wgt_in": "0x0000000a"
    },
    {
      "instr No.": 1163,
      "instr_in": "0x00",
      "mem_addr": 1163,
      "mem_bias_in": "0x00000014",
      "mem_inp_in": "0x00000014",
      "mem_mode": 3,
      "mem_uop_in": "0x00000014",
      "mem_wgt_in": "0x00000014"
    },
    {
      "instr No.": 1164,
      "instr_in": "0x00",
      "mem_addr": 1164,
      "mem_bias_in": "0xffffffe3",
      "mem_inp_in": "0xffffffe3",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe3",
      "mem_wgt_in": "0xffffffe3"
    },
    {
      "instr No.": 1165,
      "instr_in": "0x00",
      "mem_addr": 1165,
      "mem_bias_in": "0xfffffffe",
      "mem_inp_in": "0xfffffffe",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffffe",
      "mem_wgt_in": "0xfffffffe"
    },
    {
      "instr No.": 1166,
      "instr_in": "0x00",
      "mem_addr": 1166,
      "mem_bias_in": "0xffffffeb",
      "mem_inp_in": "0xffffffeb",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffeb",
      "mem_wgt_in": "0xffffffeb"
    },
    {
      "instr No.": 1167,
      "instr_in": "0x00",
      "mem_addr": 1167,
      "mem_bias_in": "0x00000003",
      "mem_inp_in": "0x00000003",
      "mem_mode": 3,
      "mem_uop_in": "0x00000003",
      "mem_wgt_in": "0x00000003"
    },
    {
      "instr No.": 1168,
      "instr_in": "0x00",
      "mem_addr": 1168,
      "mem_bias_in": "0xfffffff2",
      "mem_inp_in": "0xfffffff2",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff2",
      "mem_wgt_in": "0xfffffff2"
    },
    {
      "instr No.": 1169,
      "instr_in": "0x00",
      "mem_addr": 1169,
      "mem_bias_in": "0xfffffff9",
      "mem_inp_in": "0xfffffff9",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff9",
      "mem_wgt_in": "0xfffffff9"
    },
    {
      "instr No.": 1170,
      "instr_in": "0x00",
      "mem_addr": 1170,
      "mem_bias_in": "0xfffffffb",
      "mem_inp_in": "0xfffffffb",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffffb",
      "mem_wgt_in": "0xfffffffb"
    },
    {
      "instr No.": 1171,
      "instr_in": "0x00",
      "mem_addr": 1171,
      "mem_bias_in": "0x0000001a",
      "mem_inp_in": "0x0000001a",
      "mem_mode": 3,
      "mem_uop_in": "0x0000001a",
      "mem_wgt_in": "0x0000001a"
    },
    {
      "instr No.": 1172,
      "instr_in": "0x00",
      "mem_addr": 1172,
      "mem_bias_in": "0xfffffff5",
      "mem_inp_in": "0xfffffff5",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff5",
      "mem_wgt_in": "0xfffffff5"
    },
    {
      "instr No.": 1173,
      "instr_in": "0x00",
      "mem_addr": 1173,
      "mem_bias_in": "0x00000018",
      "mem_inp_in": "0x00000018",
      "mem_mode": 3,
      "mem_uop_in": "0x00000018",
      "mem_wgt_in": "0x00000018"
    },
    {
      "instr No.": 1174,
      "instr_in": "0x00",
      "mem_addr": 1174,
      "mem_bias_in": "0x0000000a",
      "mem_inp_in": "0x0000000a",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000a",
      "mem_wgt_in": "0x0000000a"
    },
    {
      "instr No.": 1175,
      "instr_in": "0x00",
      "mem_addr": 1175,
      "mem_bias_in": "0xffffffe9",
      "mem_inp_in": "0xffffffe9",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe9",
      "mem_wgt_in": "0xffffffe9"
    },
    {
      "instr No.": 1176,
      "instr_in": "0x00",
      "mem_addr": 1176,
      "mem_bias_in": "0x0000001b",
      "mem_inp_in": "0x0000001b",
      "mem_mode": 3,
      "mem_uop_in": "0x0000001b",
      "mem_wgt_in": "0x0000001b"
    },
    {
      "instr No.": 1177,
      "instr_in": "0x00",
      "mem_addr": 1177,
      "mem_bias_in": "0x00000018",
      "mem_inp_in": "0x00000018",
      "mem_mode": 3,
      "mem_uop_in": "0x00000018",
      "mem_wgt_in": "0x00000018"
    },
    {
      "instr No.": 1178,
      "instr_in": "0x00",
      "mem_addr": 1178,
      "mem_bias_in": "0xffffffeb",
      "mem_inp_in": "0xffffffeb",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffeb",
      "mem_wgt_in": "0xffffffeb"
    },
    {
      "instr No.": 1179,
      "instr_in": "0x00",
      "mem_addr": 1179,
      "mem_bias_in": "0xffffffe3",
      "mem_inp_in": "0xffffffe3",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe3",
      "mem_wgt_in": "0xffffffe3"
    },
    {
      "instr No.": 1180,
      "instr_in": "0x00",
      "mem_addr": 1180,
      "mem_bias_in": "0xfffffffa",
      "mem_inp_in": "0xfffffffa",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffffa",
      "mem_wgt_in": "0xfffffffa"
    },
    {
      "instr No.": 1181,
      "instr_in": "0x00",
      "mem_addr": 1181,
      "mem_bias_in": "0xffffffe7",
      "mem_inp_in": "0xffffffe7",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe7",
      "mem_wgt_in": "0xffffffe7"
    },
    {
      "instr No.": 1182,
      "instr_in": "0x00",
      "mem_addr": 1182,
      "mem_bias_in": "0xffffffea",
      "mem_inp_in": "0xffffffea",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffea",
      "mem_wgt_in": "0xffffffea"
    },
    {
      "instr No.": 1183,
      "instr_in": "0x00",
      "mem_addr": 1183,
      "mem_bias_in": "0xffffffe9",
      "mem_inp_in": "0xffffffe9",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe9",
      "mem_wgt_in": "0xffffffe9"
    },
    {
      "instr No.": 1184,
      "instr_in": "0x00",
      "mem_addr": 1184,
      "mem_bias_in": "0xffffffe0",
      "mem_inp_in": "0xffffffe0",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe0",
      "mem_wgt_in": "0xffffffe0"
    },
    {
      "instr No.": 1185,
      "instr_in": "0x00",
      "mem_addr": 1185,
      "mem_bias_in": "0x00000007",
      "mem_inp_in": "0x00000007",
      "mem_mode": 3,
      "mem_uop_in": "0x00000007",
      "mem_wgt_in": "0x00000007"
    },
    {
      "instr No.": 1186,
      "instr_in": "0x00",
      "mem_addr": 1186,
      "mem_bias_in": "0xfffffffe",
      "mem_inp_in": "0xfffffffe",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffffe",
      "mem_wgt_in": "0xfffffffe"
    },
    {
      "instr No.": 1187,
      "instr_in": "0x00",
      "mem_addr": 1187,
      "mem_bias_in": "0x00000009",
      "mem_inp_in": "0x00000009",
      "mem_mode": 3,
      "mem_uop_in": "0x00000009",
      "mem_wgt_in": "0x00000009"
    },
    {
      "instr No.": 1188,
      "instr_in": "0x00",
      "mem_addr": 1188,
      "mem_bias_in": "0xffffffeb",
      "mem_inp_in": "0xffffffeb",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffeb",
      "mem_wgt_in": "0xffffffeb"
    },
    {
      "instr No.": 1189,
      "instr_in": "0x00",
      "mem_addr": 1189,
      "mem_bias_in": "0xfffffff3",
      "mem_inp_in": "0xfffffff3",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff3",
      "mem_wgt_in": "0xfffffff3"
    },
    {
      "instr No.": 1190,
      "instr_in": "0x00",
      "mem_addr": 1190,
      "mem_bias_in": "0xffffffff",
      "mem_inp_in": "0xffffffff",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffff",
      "mem_wgt_in": "0xffffffff"
    },
    {
      "instr No.": 1191,
      "instr_in": "0x00",
      "mem_addr": 1191,
      "mem_bias_in": "0x00000004",
      "mem_inp_in": "0x00000004",
      "mem_mode": 3,
      "mem_uop_in": "0x00000004",
      "mem_wgt_in": "0x00000004"
    },
    {
      "instr No.": 1192,
      "instr_in": "0x00",
      "mem_addr": 1192,
      "mem_bias_in": "0x00000018",
      "mem_inp_in": "0x00000018",
      "mem_mode": 3,
      "mem_uop_in": "0x00000018",
      "mem_wgt_in": "0x00000018"
    },
    {
      "instr No.": 1193,
      "instr_in": "0x00",
      "mem_addr": 1193,
      "mem_bias_in": "0x00000004",
      "mem_inp_in": "0x00000004",
      "mem_mode": 3,
      "mem_uop_in": "0x00000004",
      "mem_wgt_in": "0x00000004"
    },
    {
      "instr No.": 1194,
      "instr_in": "0x00",
      "mem_addr": 1194,
      "mem_bias_in": "0x00000017",
      "mem_inp_in": "0x00000017",
      "mem_mode": 3,
      "mem_uop_in": "0x00000017",
      "mem_wgt_in": "0x00000017"
    },
    {
      "instr No.": 1195,
      "instr_in": "0x00",
      "mem_addr": 1195,
      "mem_bias_in": "0x00000012",
      "mem_inp_in": "0x00000012",
      "mem_mode": 3,
      "mem_uop_in": "0x00000012",
      "mem_wgt_in": "0x00000012"
    },
    {
      "instr No.": 1196,
      "instr_in": "0x00",
      "mem_addr": 1196,
      "mem_bias_in": "0x0000001c",
      "mem_inp_in": "0x0000001c",
      "mem_mode": 3,
      "mem_uop_in": "0x0000001c",
      "mem_wgt_in": "0x0000001c"
    },
    {
      "instr No.": 1197,
      "instr_in": "0x00",
      "mem_addr": 1197,
      "mem_bias_in": "0x00000012",
      "mem_inp_in": "0x00000012",
      "mem_mode": 3,
      "mem_uop_in": "0x00000012",
      "mem_wgt_in": "0x00000012"
    },
    {
      "instr No.": 1198,
      "instr_in": "0x00",
      "mem_addr": 1198,
      "mem_bias_in": "0xfffffffa",
      "mem_inp_in": "0xfffffffa",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffffa",
      "mem_wgt_in": "0xfffffffa"
    },
    {
      "instr No.": 1199,
      "instr_in": "0x00",
      "mem_addr": 1199,
      "mem_bias_in": "0xffffffe5",
      "mem_inp_in": "0xffffffe5",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe5",
      "mem_wgt_in": "0xffffffe5"
    },
    {
      "instr No.": 1200,
      "instr_in": "0x00",
      "mem_addr": 1200,
      "mem_bias_in": "0xfffffff5",
      "mem_inp_in": "0xfffffff5",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff5",
      "mem_wgt_in": "0xfffffff5"
    },
    {
      "instr No.": 1201,
      "instr_in": "0x00",
      "mem_addr": 1201,
      "mem_bias_in": "0x0000001a",
      "mem_inp_in": "0x0000001a",
      "mem_mode": 3,
      "mem_uop_in": "0x0000001a",
      "mem_wgt_in": "0x0000001a"
    },
    {
      "instr No.": 1202,
      "instr_in": "0x00",
      "mem_addr": 1202,
      "mem_bias_in": "0x00000014",
      "mem_inp_in": "0x00000014",
      "mem_mode": 3,
      "mem_uop_in": "0x00000014",
      "mem_wgt_in": "0x00000014"
    },
    {
      "instr No.": 1203,
      "instr_in": "0x00",
      "mem_addr": 1203,
      "mem_bias_in": "0xfffffff0",
      "mem_inp_in": "0xfffffff0",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff0",
      "mem_wgt_in": "0xfffffff0"
    },
    {
      "instr No.": 1204,
      "instr_in": "0x00",
      "mem_addr": 1204,
      "mem_bias_in": "0xffffffff",
      "mem_inp_in": "0xffffffff",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffff",
      "mem_wgt_in": "0xffffffff"
    },
    {
      "instr No.": 1205,
      "instr_in": "0x00",
      "mem_addr": 1205,
      "mem_bias_in": "0xffffffe4",
      "mem_inp_in": "0xffffffe4",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe4",
      "mem_wgt_in": "0xffffffe4"
    },
    {
      "instr No.": 1206,
      "instr_in": "0x00",
      "mem_addr": 1206,
      "mem_bias_in": "0x00000005",
      "mem_inp_in": "0x00000005",
      "mem_mode": 3,
      "mem_uop_in": "0x00000005",
      "mem_wgt_in": "0x00000005"
    },
    {
      "instr No.": 1207,
      "instr_in": "0x00",
      "mem_addr": 1207,
      "mem_bias_in": "0xffffffe6",
      "mem_inp_in": "0xffffffe6",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe6",
      "mem_wgt_in": "0xffffffe6"
    },
    {
      "instr No.": 1208,
      "instr_in": "0x00",
      "mem_addr": 1208,
      "mem_bias_in": "0x00000006",
      "mem_inp_in": "0x00000006",
      "mem_mode": 3,
      "mem_uop_in": "0x00000006",
      "mem_wgt_in": "0x00000006"
    },
    {
      "instr No.": 1209,
      "instr_in": "0x00",
      "mem_addr": 1209,
      "mem_bias_in": "0xffffffe1",
      "mem_inp_in": "0xffffffe1",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe1",
      "mem_wgt_in": "0xffffffe1"
    },
    {
      "instr No.": 1210,
      "instr_in": "0x00",
      "mem_addr": 1210,
      "mem_bias_in": "0x0000000d",
      "mem_inp_in": "0x0000000d",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000d",
      "mem_wgt_in": "0x0000000d"
    },
    {
      "instr No.": 1211,
      "instr_in": "0x00",
      "mem_addr": 1211,
      "mem_bias_in": "0x00000001",
      "mem_inp_in": "0x00000001",
      "mem_mode": 3,
      "mem_uop_in": "0x00000001",
      "mem_wgt_in": "0x00000001"
    },
    {
      "instr No.": 1212,
      "instr_in": "0x00",
      "mem_addr": 1212,
      "mem_bias_in": "0x0000001f",
      "mem_inp_in": "0x0000001f",
      "mem_mode": 3,
      "mem_uop_in": "0x0000001f",
      "mem_wgt_in": "0x0000001f"
    },
    {
      "instr No.": 1213,
      "instr_in": "0x00",
      "mem_addr": 1213,
      "mem_bias_in": "0x00000016",
      "mem_inp_in": "0x00000016",
      "mem_mode": 3,
      "mem_uop_in": "0x00000016",
      "mem_wgt_in": "0x00000016"
    },
    {
      "instr No.": 1214,
      "instr_in": "0x00",
      "mem_addr": 1214,
      "mem_bias_in": "0x00000008",
      "mem_inp_in": "0x00000008",
      "mem_mode": 3,
      "mem_uop_in": "0x00000008",
      "mem_wgt_in": "0x00000008"
    },
    {
      "instr No.": 1215,
      "instr_in": "0x00",
      "mem_addr": 1215,
      "mem_bias_in": "0x00000009",
      "mem_inp_in": "0x00000009",
      "mem_mode": 3,
      "mem_uop_in": "0x00000009",
      "mem_wgt_in": "0x00000009"
    },
    {
      "instr No.": 1216,
      "instr_in": "0x00",
      "mem_addr": 1216,
      "mem_bias_in": "0xfffffff5",
      "mem_inp_in": "0xfffffff5",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff5",
      "mem_wgt_in": "0xfffffff5"
    },
    {
      "instr No.": 1217,
      "instr_in": "0x00",
      "mem_addr": 1217,
      "mem_bias_in": "0xfffffffc",
      "mem_inp_in": "0xfffffffc",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffffc",
      "mem_wgt_in": "0xfffffffc"
    },
    {
      "instr No.": 1218,
      "instr_in": "0x00",
      "mem_addr": 1218,
      "mem_bias_in": "0x00000019",
      "mem_inp_in": "0x00000019",
      "mem_mode": 3,
      "mem_uop_in": "0x00000019",
      "mem_wgt_in": "0x00000019"
    },
    {
      "instr No.": 1219,
      "instr_in": "0x00",
      "mem_addr": 1219,
      "mem_bias_in": "0x00000010",
      "mem_inp_in": "0x00000010",
      "mem_mode": 3,
      "mem_uop_in": "0x00000010",
      "mem_wgt_in": "0x00000010"
    },
    {
      "instr No.": 1220,
      "instr_in": "0x00",
      "mem_addr": 1220,
      "mem_bias_in": "0xffffffe5",
      "mem_inp_in": "0xffffffe5",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe5",
      "mem_wgt_in": "0xffffffe5"
    },
    {
      "instr No.": 1221,
      "instr_in": "0x00",
      "mem_addr": 1221,
      "mem_bias_in": "0xffffffe3",
      "mem_inp_in": "0xffffffe3",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe3",
      "mem_wgt_in": "0xffffffe3"
    },
    {
      "instr No.": 1222,
      "instr_in": "0x00",
      "mem_addr": 1222,
      "mem_bias_in": "0xffffffe7",
      "mem_inp_in": "0xffffffe7",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe7",
      "mem_wgt_in": "0xffffffe7"
    },
    {
      "instr No.": 1223,
      "instr_in": "0x00",
      "mem_addr": 1223,
      "mem_bias_in": "0xffffffff",
      "mem_inp_in": "0xffffffff",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffff",
      "mem_wgt_in": "0xffffffff"
    },
    {
      "instr No.": 1224,
      "instr_in": "0x00",
      "mem_addr": 1224,
      "mem_bias_in": "0x0000000a",
      "mem_inp_in": "0x0000000a",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000a",
      "mem_wgt_in": "0x0000000a"
    },
    {
      "instr No.": 1225,
      "instr_in": "0x00",
      "mem_addr": 1225,
      "mem_bias_in": "0x0000001a",
      "mem_inp_in": "0x0000001a",
      "mem_mode": 3,
      "mem_uop_in": "0x0000001a",
      "mem_wgt_in": "0x0000001a"
    },
    {
      "instr No.": 1226,
      "instr_in": "0x00",
      "mem_addr": 1226,
      "mem_bias_in": "0x00000009",
      "mem_inp_in": "0x00000009",
      "mem_mode": 3,
      "mem_uop_in": "0x00000009",
      "mem_wgt_in": "0x00000009"
    },
    {
      "instr No.": 1227,
      "instr_in": "0x00",
      "mem_addr": 1227,
      "mem_bias_in": "0x00000013",
      "mem_inp_in": "0x00000013",
      "mem_mode": 3,
      "mem_uop_in": "0x00000013",
      "mem_wgt_in": "0x00000013"
    },
    {
      "instr No.": 1228,
      "instr_in": "0x00",
      "mem_addr": 1228,
      "mem_bias_in": "0x00000016",
      "mem_inp_in": "0x00000016",
      "mem_mode": 3,
      "mem_uop_in": "0x00000016",
      "mem_wgt_in": "0x00000016"
    },
    {
      "instr No.": 1229,
      "instr_in": "0x00",
      "mem_addr": 1229,
      "mem_bias_in": "0x0000000f",
      "mem_inp_in": "0x0000000f",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000f",
      "mem_wgt_in": "0x0000000f"
    },
    {
      "instr No.": 1230,
      "instr_in": "0x00",
      "mem_addr": 1230,
      "mem_bias_in": "0x00000001",
      "mem_inp_in": "0x00000001",
      "mem_mode": 3,
      "mem_uop_in": "0x00000001",
      "mem_wgt_in": "0x00000001"
    },
    {
      "instr No.": 1231,
      "instr_in": "0x00",
      "mem_addr": 1231,
      "mem_bias_in": "0xffffffe4",
      "mem_inp_in": "0xffffffe4",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe4",
      "mem_wgt_in": "0xffffffe4"
    },
    {
      "instr No.": 1232,
      "instr_in": "0x00",
      "mem_addr": 1232,
      "mem_bias_in": "0xffffffe6",
      "mem_inp_in": "0xffffffe6",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe6",
      "mem_wgt_in": "0xffffffe6"
    },
    {
      "instr No.": 1233,
      "instr_in": "0x00",
      "mem_addr": 1233,
      "mem_bias_in": "0xfffffff6",
      "mem_inp_in": "0xfffffff6",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff6",
      "mem_wgt_in": "0xfffffff6"
    },
    {
      "instr No.": 1234,
      "instr_in": "0x00",
      "mem_addr": 1234,
      "mem_bias_in": "0xffffffeb",
      "mem_inp_in": "0xffffffeb",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffeb",
      "mem_wgt_in": "0xffffffeb"
    },
    {
      "instr No.": 1235,
      "instr_in": "0x00",
      "mem_addr": 1235,
      "mem_bias_in": "0xffffffeb",
      "mem_inp_in": "0xffffffeb",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffeb",
      "mem_wgt_in": "0xffffffeb"
    },
    {
      "instr No.": 1236,
      "instr_in": "0x00",
      "mem_addr": 1236,
      "mem_bias_in": "0x00000013",
      "mem_inp_in": "0x00000013",
      "mem_mode": 3,
      "mem_uop_in": "0x00000013",
      "mem_wgt_in": "0x00000013"
    },
    {
      "instr No.": 1237,
      "instr_in": "0x00",
      "mem_addr": 1237,
      "mem_bias_in": "0xffffffea",
      "mem_inp_in": "0xffffffea",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffea",
      "mem_wgt_in": "0xffffffea"
    },
    {
      "instr No.": 1238,
      "instr_in": "0x00",
      "mem_addr": 1238,
      "mem_bias_in": "0xfffffff3",
      "mem_inp_in": "0xfffffff3",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff3",
      "mem_wgt_in": "0xfffffff3"
    },
    {
      "instr No.": 1239,
      "instr_in": "0x00",
      "mem_addr": 1239,
      "mem_bias_in": "0x00000001",
      "mem_inp_in": "0x00000001",
      "mem_mode": 3,
      "mem_uop_in": "0x00000001",
      "mem_wgt_in": "0x00000001"
    },
    {
      "instr No.": 1240,
      "instr_in": "0x00",
      "mem_addr": 1240,
      "mem_bias_in": "0x00000009",
      "mem_inp_in": "0x00000009",
      "mem_mode": 3,
      "mem_uop_in": "0x00000009",
      "mem_wgt_in": "0x00000009"
    },
    {
      "instr No.": 1241,
      "instr_in": "0x00",
      "mem_addr": 1241,
      "mem_bias_in": "0x00000017",
      "mem_inp_in": "0x00000017",
      "mem_mode": 3,
      "mem_uop_in": "0x00000017",
      "mem_wgt_in": "0x00000017"
    },
    {
      "instr No.": 1242,
      "instr_in": "0x00",
      "mem_addr": 1242,
      "mem_bias_in": "0x00000008",
      "mem_inp_in": "0x00000008",
      "mem_mode": 3,
      "mem_uop_in": "0x00000008",
      "mem_wgt_in": "0x00000008"
    },
    {
      "instr No.": 1243,
      "instr_in": "0x00",
      "mem_addr": 1243,
      "mem_bias_in": "0xffffffe7",
      "mem_inp_in": "0xffffffe7",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe7",
      "mem_wgt_in": "0xffffffe7"
    },
    {
      "instr No.": 1244,
      "instr_in": "0x00",
      "mem_addr": 1244,
      "mem_bias_in": "0x00000018",
      "mem_inp_in": "0x00000018",
      "mem_mode": 3,
      "mem_uop_in": "0x00000018",
      "mem_wgt_in": "0x00000018"
    },
    {
      "instr No.": 1245,
      "instr_in": "0x00",
      "mem_addr": 1245,
      "mem_bias_in": "0x00000013",
      "mem_inp_in": "0x00000013",
      "mem_mode": 3,
      "mem_uop_in": "0x00000013",
      "mem_wgt_in": "0x00000013"
    },
    {
      "instr No.": 1246,
      "instr_in": "0x00",
      "mem_addr": 1246,
      "mem_bias_in": "0x00000013",
      "mem_inp_in": "0x00000013",
      "mem_mode": 3,
      "mem_uop_in": "0x00000013",
      "mem_wgt_in": "0x00000013"
    },
    {
      "instr No.": 1247,
      "instr_in": "0x00",
      "mem_addr": 1247,
      "mem_bias_in": "0x00000009",
      "mem_inp_in": "0x00000009",
      "mem_mode": 3,
      "mem_uop_in": "0x00000009",
      "mem_wgt_in": "0x00000009"
    },
    {
      "instr No.": 1248,
      "instr_in": "0x00",
      "mem_addr": 1248,
      "mem_bias_in": "0x0000000d",
      "mem_inp_in": "0x0000000d",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000d",
      "mem_wgt_in": "0x0000000d"
    },
    {
      "instr No.": 1249,
      "instr_in": "0x00",
      "mem_addr": 1249,
      "mem_bias_in": "0x00000010",
      "mem_inp_in": "0x00000010",
      "mem_mode": 3,
      "mem_uop_in": "0x00000010",
      "mem_wgt_in": "0x00000010"
    },
    {
      "instr No.": 1250,
      "instr_in": "0x00",
      "mem_addr": 1250,
      "mem_bias_in": "0xffffffe7",
      "mem_inp_in": "0xffffffe7",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe7",
      "mem_wgt_in": "0xffffffe7"
    },
    {
      "instr No.": 1251,
      "instr_in": "0x00",
      "mem_addr": 1251,
      "mem_bias_in": "0x00000001",
      "mem_inp_in": "0x00000001",
      "mem_mode": 3,
      "mem_uop_in": "0x00000001",
      "mem_wgt_in": "0x00000001"
    },
    {
      "instr No.": 1252,
      "instr_in": "0x00",
      "mem_addr": 1252,
      "mem_bias_in": "0xfffffffe",
      "mem_inp_in": "0xfffffffe",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffffe",
      "mem_wgt_in": "0xfffffffe"
    },
    {
      "instr No.": 1253,
      "instr_in": "0x00",
      "mem_addr": 1253,
      "mem_bias_in": "0xfffffff3",
      "mem_inp_in": "0xfffffff3",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff3",
      "mem_wgt_in": "0xfffffff3"
    },
    {
      "instr No.": 1254,
      "instr_in": "0x00",
      "mem_addr": 1254,
      "mem_bias_in": "0xfffffff6",
      "mem_inp_in": "0xfffffff6",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff6",
      "mem_wgt_in": "0xfffffff6"
    },
    {
      "instr No.": 1255,
      "instr_in": "0x00",
      "mem_addr": 1255,
      "mem_bias_in": "0x0000001c",
      "mem_inp_in": "0x0000001c",
      "mem_mode": 3,
      "mem_uop_in": "0x0000001c",
      "mem_wgt_in": "0x0000001c"
    },
    {
      "instr No.": 1256,
      "instr_in": "0x00",
      "mem_addr": 1256,
      "mem_bias_in": "0xffffffe8",
      "mem_inp_in": "0xffffffe8",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe8",
      "mem_wgt_in": "0xffffffe8"
    },
    {
      "instr No.": 1257,
      "instr_in": "0x00",
      "mem_addr": 1257,
      "mem_bias_in": "0x00000000",
      "mem_inp_in": "0x00000000",
      "mem_mode": 3,
      "mem_uop_in": "0x00000000",
      "mem_wgt_in": "0x00000000"
    },
    {
      "instr No.": 1258,
      "instr_in": "0x00",
      "mem_addr": 1258,
      "mem_bias_in": "0x00000008",
      "mem_inp_in": "0x00000008",
      "mem_mode": 3,
      "mem_uop_in": "0x00000008",
      "mem_wgt_in": "0x00000008"
    },
    {
      "instr No.": 1259,
      "instr_in": "0x00",
      "mem_addr": 1259,
      "mem_bias_in": "0x0000001f",
      "mem_inp_in": "0x0000001f",
      "mem_mode": 3,
      "mem_uop_in": "0x0000001f",
      "mem_wgt_in": "0x0000001f"
    },
    {
      "instr No.": 1260,
      "instr_in": "0x00",
      "mem_addr": 1260,
      "mem_bias_in": "0xfffffff9",
      "mem_inp_in": "0xfffffff9",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff9",
      "mem_wgt_in": "0xfffffff9"
    },
    {
      "instr No.": 1261,
      "instr_in": "0x00",
      "mem_addr": 1261,
      "mem_bias_in": "0xfffffffe",
      "mem_inp_in": "0xfffffffe",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffffe",
      "mem_wgt_in": "0xfffffffe"
    },
    {
      "instr No.": 1262,
      "instr_in": "0x00",
      "mem_addr": 1262,
      "mem_bias_in": "0xffffffea",
      "mem_inp_in": "0xffffffea",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffea",
      "mem_wgt_in": "0xffffffea"
    },
    {
      "instr No.": 1263,
      "instr_in": "0x00",
      "mem_addr": 1263,
      "mem_bias_in": "0x00000007",
      "mem_inp_in": "0x00000007",
      "mem_mode": 3,
      "mem_uop_in": "0x00000007",
      "mem_wgt_in": "0x00000007"
    },
    {
      "instr No.": 1264,
      "instr_in": "0x00",
      "mem_addr": 1264,
      "mem_bias_in": "0xffffffed",
      "mem_inp_in": "0xffffffed",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffed",
      "mem_wgt_in": "0xffffffed"
    },
    {
      "instr No.": 1265,
      "instr_in": "0x00",
      "mem_addr": 1265,
      "mem_bias_in": "0x00000014",
      "mem_inp_in": "0x00000014",
      "mem_mode": 3,
      "mem_uop_in": "0x00000014",
      "mem_wgt_in": "0x00000014"
    },
    {
      "instr No.": 1266,
      "instr_in": "0x00",
      "mem_addr": 1266,
      "mem_bias_in": "0xffffffe9",
      "mem_inp_in": "0xffffffe9",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe9",
      "mem_wgt_in": "0xffffffe9"
    },
    {
      "instr No.": 1267,
      "instr_in": "0x00",
      "mem_addr": 1267,
      "mem_bias_in": "0x00000013",
      "mem_inp_in": "0x00000013",
      "mem_mode": 3,
      "mem_uop_in": "0x00000013",
      "mem_wgt_in": "0x00000013"
    },
    {
      "instr No.": 1268,
      "instr_in": "0x00",
      "mem_addr": 1268,
      "mem_bias_in": "0x0000001b",
      "mem_inp_in": "0x0000001b",
      "mem_mode": 3,
      "mem_uop_in": "0x0000001b",
      "mem_wgt_in": "0x0000001b"
    },
    {
      "instr No.": 1269,
      "instr_in": "0x00",
      "mem_addr": 1269,
      "mem_bias_in": "0xfffffff5",
      "mem_inp_in": "0xfffffff5",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff5",
      "mem_wgt_in": "0xfffffff5"
    },
    {
      "instr No.": 1270,
      "instr_in": "0x00",
      "mem_addr": 1270,
      "mem_bias_in": "0xfffffffd",
      "mem_inp_in": "0xfffffffd",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffffd",
      "mem_wgt_in": "0xfffffffd"
    },
    {
      "instr No.": 1271,
      "instr_in": "0x00",
      "mem_addr": 1271,
      "mem_bias_in": "0x00000002",
      "mem_inp_in": "0x00000002",
      "mem_mode": 3,
      "mem_uop_in": "0x00000002",
      "mem_wgt_in": "0x00000002"
    },
    {
      "instr No.": 1272,
      "instr_in": "0x00",
      "mem_addr": 1272,
      "mem_bias_in": "0x0000000c",
      "mem_inp_in": "0x0000000c",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000c",
      "mem_wgt_in": "0x0000000c"
    },
    {
      "instr No.": 1273,
      "instr_in": "0x00",
      "mem_addr": 1273,
      "mem_bias_in": "0x00000001",
      "mem_inp_in": "0x00000001",
      "mem_mode": 3,
      "mem_uop_in": "0x00000001",
      "mem_wgt_in": "0x00000001"
    },
    {
      "instr No.": 1274,
      "instr_in": "0x00",
      "mem_addr": 1274,
      "mem_bias_in": "0x00000004",
      "mem_inp_in": "0x00000004",
      "mem_mode": 3,
      "mem_uop_in": "0x00000004",
      "mem_wgt_in": "0x00000004"
    },
    {
      "instr No.": 1275,
      "instr_in": "0x00",
      "mem_addr": 1275,
      "mem_bias_in": "0x0000001b",
      "mem_inp_in": "0x0000001b",
      "mem_mode": 3,
      "mem_uop_in": "0x0000001b",
      "mem_wgt_in": "0x0000001b"
    },
    {
      "instr No.": 1276,
      "instr_in": "0x00",
      "mem_addr": 1276,
      "mem_bias_in": "0x0000000f",
      "mem_inp_in": "0x0000000f",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000f",
      "mem_wgt_in": "0x0000000f"
    },
    {
      "instr No.": 1277,
      "instr_in": "0x00",
      "mem_addr": 1277,
      "mem_bias_in": "0xffffffe6",
      "mem_inp_in": "0xffffffe6",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe6",
      "mem_wgt_in": "0xffffffe6"
    },
    {
      "instr No.": 1278,
      "instr_in": "0x00",
      "mem_addr": 1278,
      "mem_bias_in": "0xfffffff4",
      "mem_inp_in": "0xfffffff4",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff4",
      "mem_wgt_in": "0xfffffff4"
    },
    {
      "instr No.": 1279,
      "instr_in": "0x00",
      "mem_addr": 1279,
      "mem_bias_in": "0xfffffff1",
      "mem_inp_in": "0xfffffff1",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff1",
      "mem_wgt_in": "0xfffffff1"
    },
    {
      "instr No.": 1280,
      "instr_in": "0x00",
      "mem_addr": 1280,
      "mem_bias_in": "0x0000000e",
      "mem_inp_in": "0x0000000e",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000e",
      "mem_wgt_in": "0x0000000e"
    },
    {
      "instr No.": 1281,
      "instr_in": "0x00",
      "mem_addr": 1281,
      "mem_bias_in": "0x0000000a",
      "mem_inp_in": "0x0000000a",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000a",
      "mem_wgt_in": "0x0000000a"
    },
    {
      "instr No.": 1282,
      "instr_in": "0x00",
      "mem_addr": 1282,
      "mem_bias_in": "0x0000000e",
      "mem_inp_in": "0x0000000e",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000e",
      "mem_wgt_in": "0x0000000e"
    },
    {
      "instr No.": 1283,
      "instr_in": "0x00",
      "mem_addr": 1283,
      "mem_bias_in": "0xffffffe2",
      "mem_inp_in": "0xffffffe2",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe2",
      "mem_wgt_in": "0xffffffe2"
    },
    {
      "instr No.": 1284,
      "instr_in": "0x00",
      "mem_addr": 1284,
      "mem_bias_in": "0x0000001e",
      "mem_inp_in": "0x0000001e",
      "mem_mode": 3,
      "mem_uop_in": "0x0000001e",
      "mem_wgt_in": "0x0000001e"
    },
    {
      "instr No.": 1285,
      "instr_in": "0x00",
      "mem_addr": 1285,
      "mem_bias_in": "0xffffffea",
      "mem_inp_in": "0xffffffea",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffea",
      "mem_wgt_in": "0xffffffea"
    },
    {
      "instr No.": 1286,
      "instr_in": "0x00",
      "mem_addr": 1286,
      "mem_bias_in": "0x00000014",
      "mem_inp_in": "0x00000014",
      "mem_mode": 3,
      "mem_uop_in": "0x00000014",
      "mem_wgt_in": "0x00000014"
    },
    {
      "instr No.": 1287,
      "instr_in": "0x00",
      "mem_addr": 1287,
      "mem_bias_in": "0xffffffe3",
      "mem_inp_in": "0xffffffe3",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe3",
      "mem_wgt_in": "0xffffffe3"
    },
    {
      "instr No.": 1288,
      "instr_in": "0x00",
      "mem_addr": 1288,
      "mem_bias_in": "0x0000001a",
      "mem_inp_in": "0x0000001a",
      "mem_mode": 3,
      "mem_uop_in": "0x0000001a",
      "mem_wgt_in": "0x0000001a"
    },
    {
      "instr No.": 1289,
      "instr_in": "0x00",
      "mem_addr": 1289,
      "mem_bias_in": "0x00000000",
      "mem_inp_in": "0x00000000",
      "mem_mode": 3,
      "mem_uop_in": "0x00000000",
      "mem_wgt_in": "0x00000000"
    },
    {
      "instr No.": 1290,
      "instr_in": "0x00",
      "mem_addr": 1290,
      "mem_bias_in": "0xfffffffa",
      "mem_inp_in": "0xfffffffa",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffffa",
      "mem_wgt_in": "0xfffffffa"
    },
    {
      "instr No.": 1291,
      "instr_in": "0x00",
      "mem_addr": 1291,
      "mem_bias_in": "0xfffffffe",
      "mem_inp_in": "0xfffffffe",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffffe",
      "mem_wgt_in": "0xfffffffe"
    },
    {
      "instr No.": 1292,
      "instr_in": "0x00",
      "mem_addr": 1292,
      "mem_bias_in": "0xffffffee",
      "mem_inp_in": "0xffffffee",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffee",
      "mem_wgt_in": "0xffffffee"
    },
    {
      "instr No.": 1293,
      "instr_in": "0x00",
      "mem_addr": 1293,
      "mem_bias_in": "0xffffffe6",
      "mem_inp_in": "0xffffffe6",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe6",
      "mem_wgt_in": "0xffffffe6"
    },
    {
      "instr No.": 1294,
      "instr_in": "0x00",
      "mem_addr": 1294,
      "mem_bias_in": "0x0000001d",
      "mem_inp_in": "0x0000001d",
      "mem_mode": 3,
      "mem_uop_in": "0x0000001d",
      "mem_wgt_in": "0x0000001d"
    },
    {
      "instr No.": 1295,
      "instr_in": "0x00",
      "mem_addr": 1295,
      "mem_bias_in": "0x00000016",
      "mem_inp_in": "0x00000016",
      "mem_mode": 3,
      "mem_uop_in": "0x00000016",
      "mem_wgt_in": "0x00000016"
    },
    {
      "instr No.": 1296,
      "instr_in": "0x00",
      "mem_addr": 1296,
      "mem_bias_in": "0xfffffff2",
      "mem_inp_in": "0xfffffff2",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff2",
      "mem_wgt_in": "0xfffffff2"
    },
    {
      "instr No.": 1297,
      "instr_in": "0x00",
      "mem_addr": 1297,
      "mem_bias_in": "0xfffffffd",
      "mem_inp_in": "0xfffffffd",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffffd",
      "mem_wgt_in": "0xfffffffd"
    },
    {
      "instr No.": 1298,
      "instr_in": "0x00",
      "mem_addr": 1298,
      "mem_bias_in": "0xfffffff5",
      "mem_inp_in": "0xfffffff5",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff5",
      "mem_wgt_in": "0xfffffff5"
    },
    {
      "instr No.": 1299,
      "instr_in": "0x00",
      "mem_addr": 1299,
      "mem_bias_in": "0xfffffff0",
      "mem_inp_in": "0xfffffff0",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff0",
      "mem_wgt_in": "0xfffffff0"
    },
    {
      "instr No.": 1300,
      "instr_in": "0x00",
      "mem_addr": 1300,
      "mem_bias_in": "0xfffffffd",
      "mem_inp_in": "0xfffffffd",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffffd",
      "mem_wgt_in": "0xfffffffd"
    },
    {
      "instr No.": 1301,
      "instr_in": "0x00",
      "mem_addr": 1301,
      "mem_bias_in": "0x0000000b",
      "mem_inp_in": "0x0000000b",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000b",
      "mem_wgt_in": "0x0000000b"
    },
    {
      "instr No.": 1302,
      "instr_in": "0x00",
      "mem_addr": 1302,
      "mem_bias_in": "0x0000000a",
      "mem_inp_in": "0x0000000a",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000a",
      "mem_wgt_in": "0x0000000a"
    },
    {
      "instr No.": 1303,
      "instr_in": "0x00",
      "mem_addr": 1303,
      "mem_bias_in": "0xfffffff1",
      "mem_inp_in": "0xfffffff1",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff1",
      "mem_wgt_in": "0xfffffff1"
    },
    {
      "instr No.": 1304,
      "instr_in": "0x00",
      "mem_addr": 1304,
      "mem_bias_in": "0xfffffff6",
      "mem_inp_in": "0xfffffff6",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff6",
      "mem_wgt_in": "0xfffffff6"
    },
    {
      "instr No.": 1305,
      "instr_in": "0x00",
      "mem_addr": 1305,
      "mem_bias_in": "0xffffffe7",
      "mem_inp_in": "0xffffffe7",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe7",
      "mem_wgt_in": "0xffffffe7"
    },
    {
      "instr No.": 1306,
      "instr_in": "0x00",
      "mem_addr": 1306,
      "mem_bias_in": "0xffffffe8",
      "mem_inp_in": "0xffffffe8",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe8",
      "mem_wgt_in": "0xffffffe8"
    },
    {
      "instr No.": 1307,
      "instr_in": "0x00",
      "mem_addr": 1307,
      "mem_bias_in": "0xffffffe7",
      "mem_inp_in": "0xffffffe7",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe7",
      "mem_wgt_in": "0xffffffe7"
    },
    {
      "instr No.": 1308,
      "instr_in": "0x00",
      "mem_addr": 1308,
      "mem_bias_in": "0xffffffea",
      "mem_inp_in": "0xffffffea",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffea",
      "mem_wgt_in": "0xffffffea"
    },
    {
      "instr No.": 1309,
      "instr_in": "0x00",
      "mem_addr": 1309,
      "mem_bias_in": "0x00000017",
      "mem_inp_in": "0x00000017",
      "mem_mode": 3,
      "mem_uop_in": "0x00000017",
      "mem_wgt_in": "0x00000017"
    },
    {
      "instr No.": 1310,
      "instr_in": "0x00",
      "mem_addr": 1310,
      "mem_bias_in": "0x00000012",
      "mem_inp_in": "0x00000012",
      "mem_mode": 3,
      "mem_uop_in": "0x00000012",
      "mem_wgt_in": "0x00000012"
    },
    {
      "instr No.": 1311,
      "instr_in": "0x00",
      "mem_addr": 1311,
      "mem_bias_in": "0x00000009",
      "mem_inp_in": "0x00000009",
      "mem_mode": 3,
      "mem_uop_in": "0x00000009",
      "mem_wgt_in": "0x00000009"
    },
    {
      "instr No.": 1312,
      "instr_in": "0x00",
      "mem_addr": 1312,
      "mem_bias_in": "0xffffffe1",
      "mem_inp_in": "0xffffffe1",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe1",
      "mem_wgt_in": "0xffffffe1"
    },
    {
      "instr No.": 1313,
      "instr_in": "0x00",
      "mem_addr": 1313,
      "mem_bias_in": "0xfffffff3",
      "mem_inp_in": "0xfffffff3",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff3",
      "mem_wgt_in": "0xfffffff3"
    },
    {
      "instr No.": 1314,
      "instr_in": "0x00",
      "mem_addr": 1314,
      "mem_bias_in": "0xfffffff9",
      "mem_inp_in": "0xfffffff9",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff9",
      "mem_wgt_in": "0xfffffff9"
    },
    {
      "instr No.": 1315,
      "instr_in": "0x00",
      "mem_addr": 1315,
      "mem_bias_in": "0xfffffffd",
      "mem_inp_in": "0xfffffffd",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffffd",
      "mem_wgt_in": "0xfffffffd"
    },
    {
      "instr No.": 1316,
      "instr_in": "0x00",
      "mem_addr": 1316,
      "mem_bias_in": "0xffffffed",
      "mem_inp_in": "0xffffffed",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffed",
      "mem_wgt_in": "0xffffffed"
    },
    {
      "instr No.": 1317,
      "instr_in": "0x00",
      "mem_addr": 1317,
      "mem_bias_in": "0x00000011",
      "mem_inp_in": "0x00000011",
      "mem_mode": 3,
      "mem_uop_in": "0x00000011",
      "mem_wgt_in": "0x00000011"
    },
    {
      "instr No.": 1318,
      "instr_in": "0x00",
      "mem_addr": 1318,
      "mem_bias_in": "0xffffffea",
      "mem_inp_in": "0xffffffea",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffea",
      "mem_wgt_in": "0xffffffea"
    },
    {
      "instr No.": 1319,
      "instr_in": "0x00",
      "mem_addr": 1319,
      "mem_bias_in": "0x0000001d",
      "mem_inp_in": "0x0000001d",
      "mem_mode": 3,
      "mem_uop_in": "0x0000001d",
      "mem_wgt_in": "0x0000001d"
    },
    {
      "instr No.": 1320,
      "instr_in": "0x00",
      "mem_addr": 1320,
      "mem_bias_in": "0x00000007",
      "mem_inp_in": "0x00000007",
      "mem_mode": 3,
      "mem_uop_in": "0x00000007",
      "mem_wgt_in": "0x00000007"
    },
    {
      "instr No.": 1321,
      "instr_in": "0x00",
      "mem_addr": 1321,
      "mem_bias_in": "0xffffffe0",
      "mem_inp_in": "0xffffffe0",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe0",
      "mem_wgt_in": "0xffffffe0"
    },
    {
      "instr No.": 1322,
      "instr_in": "0x00",
      "mem_addr": 1322,
      "mem_bias_in": "0x00000009",
      "mem_inp_in": "0x00000009",
      "mem_mode": 3,
      "mem_uop_in": "0x00000009",
      "mem_wgt_in": "0x00000009"
    },
    {
      "instr No.": 1323,
      "instr_in": "0x00",
      "mem_addr": 1323,
      "mem_bias_in": "0xfffffff8",
      "mem_inp_in": "0xfffffff8",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff8",
      "mem_wgt_in": "0xfffffff8"
    },
    {
      "instr No.": 1324,
      "instr_in": "0x00",
      "mem_addr": 1324,
      "mem_bias_in": "0x0000001b",
      "mem_inp_in": "0x0000001b",
      "mem_mode": 3,
      "mem_uop_in": "0x0000001b",
      "mem_wgt_in": "0x0000001b"
    },
    {
      "instr No.": 1325,
      "instr_in": "0x00",
      "mem_addr": 1325,
      "mem_bias_in": "0x00000010",
      "mem_inp_in": "0x00000010",
      "mem_mode": 3,
      "mem_uop_in": "0x00000010",
      "mem_wgt_in": "0x00000010"
    },
    {
      "instr No.": 1326,
      "instr_in": "0x00",
      "mem_addr": 1326,
      "mem_bias_in": "0x00000001",
      "mem_inp_in": "0x00000001",
      "mem_mode": 3,
      "mem_uop_in": "0x00000001",
      "mem_wgt_in": "0x00000001"
    },
    {
      "instr No.": 1327,
      "instr_in": "0x00",
      "mem_addr": 1327,
      "mem_bias_in": "0x0000001a",
      "mem_inp_in": "0x0000001a",
      "mem_mode": 3,
      "mem_uop_in": "0x0000001a",
      "mem_wgt_in": "0x0000001a"
    },
    {
      "instr No.": 1328,
      "instr_in": "0x00",
      "mem_addr": 1328,
      "mem_bias_in": "0x0000001d",
      "mem_inp_in": "0x0000001d",
      "mem_mode": 3,
      "mem_uop_in": "0x0000001d",
      "mem_wgt_in": "0x0000001d"
    },
    {
      "instr No.": 1329,
      "instr_in": "0x00",
      "mem_addr": 1329,
      "mem_bias_in": "0xfffffff8",
      "mem_inp_in": "0xfffffff8",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff8",
      "mem_wgt_in": "0xfffffff8"
    },
    {
      "instr No.": 1330,
      "instr_in": "0x00",
      "mem_addr": 1330,
      "mem_bias_in": "0xfffffff7",
      "mem_inp_in": "0xfffffff7",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff7",
      "mem_wgt_in": "0xfffffff7"
    },
    {
      "instr No.": 1331,
      "instr_in": "0x00",
      "mem_addr": 1331,
      "mem_bias_in": "0x0000000a",
      "mem_inp_in": "0x0000000a",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000a",
      "mem_wgt_in": "0x0000000a"
    },
    {
      "instr No.": 1332,
      "instr_in": "0x00",
      "mem_addr": 1332,
      "mem_bias_in": "0xffffffe3",
      "mem_inp_in": "0xffffffe3",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe3",
      "mem_wgt_in": "0xffffffe3"
    },
    {
      "instr No.": 1333,
      "instr_in": "0x00",
      "mem_addr": 1333,
      "mem_bias_in": "0xfffffff5",
      "mem_inp_in": "0xfffffff5",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff5",
      "mem_wgt_in": "0xfffffff5"
    },
    {
      "instr No.": 1334,
      "instr_in": "0x00",
      "mem_addr": 1334,
      "mem_bias_in": "0x00000002",
      "mem_inp_in": "0x00000002",
      "mem_mode": 3,
      "mem_uop_in": "0x00000002",
      "mem_wgt_in": "0x00000002"
    },
    {
      "instr No.": 1335,
      "instr_in": "0x00",
      "mem_addr": 1335,
      "mem_bias_in": "0x00000017",
      "mem_inp_in": "0x00000017",
      "mem_mode": 3,
      "mem_uop_in": "0x00000017",
      "mem_wgt_in": "0x00000017"
    },
    {
      "instr No.": 1336,
      "instr_in": "0x00",
      "mem_addr": 1336,
      "mem_bias_in": "0xfffffff1",
      "mem_inp_in": "0xfffffff1",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff1",
      "mem_wgt_in": "0xfffffff1"
    },
    {
      "instr No.": 1337,
      "instr_in": "0x00",
      "mem_addr": 1337,
      "mem_bias_in": "0x00000013",
      "mem_inp_in": "0x00000013",
      "mem_mode": 3,
      "mem_uop_in": "0x00000013",
      "mem_wgt_in": "0x00000013"
    },
    {
      "instr No.": 1338,
      "instr_in": "0x00",
      "mem_addr": 1338,
      "mem_bias_in": "0x0000001c",
      "mem_inp_in": "0x0000001c",
      "mem_mode": 3,
      "mem_uop_in": "0x0000001c",
      "mem_wgt_in": "0x0000001c"
    },
    {
      "instr No.": 1339,
      "instr_in": "0x00",
      "mem_addr": 1339,
      "mem_bias_in": "0x00000012",
      "mem_inp_in": "0x00000012",
      "mem_mode": 3,
      "mem_uop_in": "0x00000012",
      "mem_wgt_in": "0x00000012"
    },
    {
      "instr No.": 1340,
      "instr_in": "0x00",
      "mem_addr": 1340,
      "mem_bias_in": "0x00000013",
      "mem_inp_in": "0x00000013",
      "mem_mode": 3,
      "mem_uop_in": "0x00000013",
      "mem_wgt_in": "0x00000013"
    },
    {
      "instr No.": 1341,
      "instr_in": "0x00",
      "mem_addr": 1341,
      "mem_bias_in": "0xffffffed",
      "mem_inp_in": "0xffffffed",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffed",
      "mem_wgt_in": "0xffffffed"
    },
    {
      "instr No.": 1342,
      "instr_in": "0x00",
      "mem_addr": 1342,
      "mem_bias_in": "0x00000016",
      "mem_inp_in": "0x00000016",
      "mem_mode": 3,
      "mem_uop_in": "0x00000016",
      "mem_wgt_in": "0x00000016"
    },
    {
      "instr No.": 1343,
      "instr_in": "0x00",
      "mem_addr": 1343,
      "mem_bias_in": "0x00000019",
      "mem_inp_in": "0x00000019",
      "mem_mode": 3,
      "mem_uop_in": "0x00000019",
      "mem_wgt_in": "0x00000019"
    },
    {
      "instr No.": 1344,
      "instr_in": "0x00",
      "mem_addr": 1344,
      "mem_bias_in": "0xffffffed",
      "mem_inp_in": "0xffffffed",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffed",
      "mem_wgt_in": "0xffffffed"
    },
    {
      "instr No.": 1345,
      "instr_in": "0x00",
      "mem_addr": 1345,
      "mem_bias_in": "0x00000013",
      "mem_inp_in": "0x00000013",
      "mem_mode": 3,
      "mem_uop_in": "0x00000013",
      "mem_wgt_in": "0x00000013"
    },
    {
      "instr No.": 1346,
      "instr_in": "0x00",
      "mem_addr": 1346,
      "mem_bias_in": "0x0000000d",
      "mem_inp_in": "0x0000000d",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000d",
      "mem_wgt_in": "0x0000000d"
    },
    {
      "instr No.": 1347,
      "instr_in": "0x00",
      "mem_addr": 1347,
      "mem_bias_in": "0x00000019",
      "mem_inp_in": "0x00000019",
      "mem_mode": 3,
      "mem_uop_in": "0x00000019",
      "mem_wgt_in": "0x00000019"
    },
    {
      "instr No.": 1348,
      "instr_in": "0x00",
      "mem_addr": 1348,
      "mem_bias_in": "0x00000013",
      "mem_inp_in": "0x00000013",
      "mem_mode": 3,
      "mem_uop_in": "0x00000013",
      "mem_wgt_in": "0x00000013"
    },
    {
      "instr No.": 1349,
      "instr_in": "0x00",
      "mem_addr": 1349,
      "mem_bias_in": "0xfffffff0",
      "mem_inp_in": "0xfffffff0",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff0",
      "mem_wgt_in": "0xfffffff0"
    },
    {
      "instr No.": 1350,
      "instr_in": "0x00",
      "mem_addr": 1350,
      "mem_bias_in": "0x0000001f",
      "mem_inp_in": "0x0000001f",
      "mem_mode": 3,
      "mem_uop_in": "0x0000001f",
      "mem_wgt_in": "0x0000001f"
    },
    {
      "instr No.": 1351,
      "instr_in": "0x00",
      "mem_addr": 1351,
      "mem_bias_in": "0x00000011",
      "mem_inp_in": "0x00000011",
      "mem_mode": 3,
      "mem_uop_in": "0x00000011",
      "mem_wgt_in": "0x00000011"
    },
    {
      "instr No.": 1352,
      "instr_in": "0x00",
      "mem_addr": 1352,
      "mem_bias_in": "0x00000019",
      "mem_inp_in": "0x00000019",
      "mem_mode": 3,
      "mem_uop_in": "0x00000019",
      "mem_wgt_in": "0x00000019"
    },
    {
      "instr No.": 1353,
      "instr_in": "0x00",
      "mem_addr": 1353,
      "mem_bias_in": "0xffffffe9",
      "mem_inp_in": "0xffffffe9",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe9",
      "mem_wgt_in": "0xffffffe9"
    },
    {
      "instr No.": 1354,
      "instr_in": "0x00",
      "mem_addr": 1354,
      "mem_bias_in": "0x0000001d",
      "mem_inp_in": "0x0000001d",
      "mem_mode": 3,
      "mem_uop_in": "0x0000001d",
      "mem_wgt_in": "0x0000001d"
    },
    {
      "instr No.": 1355,
      "instr_in": "0x00",
      "mem_addr": 1355,
      "mem_bias_in": "0x00000016",
      "mem_inp_in": "0x00000016",
      "mem_mode": 3,
      "mem_uop_in": "0x00000016",
      "mem_wgt_in": "0x00000016"
    },
    {
      "instr No.": 1356,
      "instr_in": "0x00",
      "mem_addr": 1356,
      "mem_bias_in": "0xffffffe8",
      "mem_inp_in": "0xffffffe8",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe8",
      "mem_wgt_in": "0xffffffe8"
    },
    {
      "instr No.": 1357,
      "instr_in": "0x00",
      "mem_addr": 1357,
      "mem_bias_in": "0x00000004",
      "mem_inp_in": "0x00000004",
      "mem_mode": 3,
      "mem_uop_in": "0x00000004",
      "mem_wgt_in": "0x00000004"
    },
    {
      "instr No.": 1358,
      "instr_in": "0x00",
      "mem_addr": 1358,
      "mem_bias_in": "0xfffffffe",
      "mem_inp_in": "0xfffffffe",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffffe",
      "mem_wgt_in": "0xfffffffe"
    },
    {
      "instr No.": 1359,
      "instr_in": "0x00",
      "mem_addr": 1359,
      "mem_bias_in": "0x00000019",
      "mem_inp_in": "0x00000019",
      "mem_mode": 3,
      "mem_uop_in": "0x00000019",
      "mem_wgt_in": "0x00000019"
    },
    {
      "instr No.": 1360,
      "instr_in": "0x00",
      "mem_addr": 1360,
      "mem_bias_in": "0x00000016",
      "mem_inp_in": "0x00000016",
      "mem_mode": 3,
      "mem_uop_in": "0x00000016",
      "mem_wgt_in": "0x00000016"
    },
    {
      "instr No.": 1361,
      "instr_in": "0x00",
      "mem_addr": 1361,
      "mem_bias_in": "0x0000000e",
      "mem_inp_in": "0x0000000e",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000e",
      "mem_wgt_in": "0x0000000e"
    },
    {
      "instr No.": 1362,
      "instr_in": "0x00",
      "mem_addr": 1362,
      "mem_bias_in": "0x00000018",
      "mem_inp_in": "0x00000018",
      "mem_mode": 3,
      "mem_uop_in": "0x00000018",
      "mem_wgt_in": "0x00000018"
    },
    {
      "instr No.": 1363,
      "instr_in": "0x00",
      "mem_addr": 1363,
      "mem_bias_in": "0xffffffea",
      "mem_inp_in": "0xffffffea",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffea",
      "mem_wgt_in": "0xffffffea"
    },
    {
      "instr No.": 1364,
      "instr_in": "0x00",
      "mem_addr": 1364,
      "mem_bias_in": "0xfffffff3",
      "mem_inp_in": "0xfffffff3",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff3",
      "mem_wgt_in": "0xfffffff3"
    },
    {
      "instr No.": 1365,
      "instr_in": "0x00",
      "mem_addr": 1365,
      "mem_bias_in": "0xfffffffb",
      "mem_inp_in": "0xfffffffb",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffffb",
      "mem_wgt_in": "0xfffffffb"
    },
    {
      "instr No.": 1366,
      "instr_in": "0x00",
      "mem_addr": 1366,
      "mem_bias_in": "0x0000000e",
      "mem_inp_in": "0x0000000e",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000e",
      "mem_wgt_in": "0x0000000e"
    },
    {
      "instr No.": 1367,
      "instr_in": "0x00",
      "mem_addr": 1367,
      "mem_bias_in": "0xfffffffb",
      "mem_inp_in": "0xfffffffb",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffffb",
      "mem_wgt_in": "0xfffffffb"
    },
    {
      "instr No.": 1368,
      "instr_in": "0x00",
      "mem_addr": 1368,
      "mem_bias_in": "0xffffffe4",
      "mem_inp_in": "0xffffffe4",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe4",
      "mem_wgt_in": "0xffffffe4"
    },
    {
      "instr No.": 1369,
      "instr_in": "0x00",
      "mem_addr": 1369,
      "mem_bias_in": "0x0000000b",
      "mem_inp_in": "0x0000000b",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000b",
      "mem_wgt_in": "0x0000000b"
    },
    {
      "instr No.": 1370,
      "instr_in": "0x00",
      "mem_addr": 1370,
      "mem_bias_in": "0x00000009",
      "mem_inp_in": "0x00000009",
      "mem_mode": 3,
      "mem_uop_in": "0x00000009",
      "mem_wgt_in": "0x00000009"
    },
    {
      "instr No.": 1371,
      "instr_in": "0x00",
      "mem_addr": 1371,
      "mem_bias_in": "0xffffffe4",
      "mem_inp_in": "0xffffffe4",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe4",
      "mem_wgt_in": "0xffffffe4"
    },
    {
      "instr No.": 1372,
      "instr_in": "0x00",
      "mem_addr": 1372,
      "mem_bias_in": "0xfffffff0",
      "mem_inp_in": "0xfffffff0",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff0",
      "mem_wgt_in": "0xfffffff0"
    },
    {
      "instr No.": 1373,
      "instr_in": "0x00",
      "mem_addr": 1373,
      "mem_bias_in": "0xfffffff0",
      "mem_inp_in": "0xfffffff0",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff0",
      "mem_wgt_in": "0xfffffff0"
    },
    {
      "instr No.": 1374,
      "instr_in": "0x00",
      "mem_addr": 1374,
      "mem_bias_in": "0xffffffe7",
      "mem_inp_in": "0xffffffe7",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe7",
      "mem_wgt_in": "0xffffffe7"
    },
    {
      "instr No.": 1375,
      "instr_in": "0x00",
      "mem_addr": 1375,
      "mem_bias_in": "0xffffffea",
      "mem_inp_in": "0xffffffea",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffea",
      "mem_wgt_in": "0xffffffea"
    },
    {
      "instr No.": 1376,
      "instr_in": "0x00",
      "mem_addr": 1376,
      "mem_bias_in": "0x0000001c",
      "mem_inp_in": "0x0000001c",
      "mem_mode": 3,
      "mem_uop_in": "0x0000001c",
      "mem_wgt_in": "0x0000001c"
    },
    {
      "instr No.": 1377,
      "instr_in": "0x00",
      "mem_addr": 1377,
      "mem_bias_in": "0xfffffff2",
      "mem_inp_in": "0xfffffff2",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff2",
      "mem_wgt_in": "0xfffffff2"
    },
    {
      "instr No.": 1378,
      "instr_in": "0x00",
      "mem_addr": 1378,
      "mem_bias_in": "0xfffffff5",
      "mem_inp_in": "0xfffffff5",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff5",
      "mem_wgt_in": "0xfffffff5"
    },
    {
      "instr No.": 1379,
      "instr_in": "0x00",
      "mem_addr": 1379,
      "mem_bias_in": "0xfffffffe",
      "mem_inp_in": "0xfffffffe",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffffe",
      "mem_wgt_in": "0xfffffffe"
    },
    {
      "instr No.": 1380,
      "instr_in": "0x00",
      "mem_addr": 1380,
      "mem_bias_in": "0xfffffff8",
      "mem_inp_in": "0xfffffff8",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff8",
      "mem_wgt_in": "0xfffffff8"
    },
    {
      "instr No.": 1381,
      "instr_in": "0x00",
      "mem_addr": 1381,
      "mem_bias_in": "0x0000000e",
      "mem_inp_in": "0x0000000e",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000e",
      "mem_wgt_in": "0x0000000e"
    },
    {
      "instr No.": 1382,
      "instr_in": "0x00",
      "mem_addr": 1382,
      "mem_bias_in": "0x0000001c",
      "mem_inp_in": "0x0000001c",
      "mem_mode": 3,
      "mem_uop_in": "0x0000001c",
      "mem_wgt_in": "0x0000001c"
    },
    {
      "instr No.": 1383,
      "instr_in": "0x00",
      "mem_addr": 1383,
      "mem_bias_in": "0x00000007",
      "mem_inp_in": "0x00000007",
      "mem_mode": 3,
      "mem_uop_in": "0x00000007",
      "mem_wgt_in": "0x00000007"
    },
    {
      "instr No.": 1384,
      "instr_in": "0x00",
      "mem_addr": 1384,
      "mem_bias_in": "0xfffffff6",
      "mem_inp_in": "0xfffffff6",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff6",
      "mem_wgt_in": "0xfffffff6"
    },
    {
      "instr No.": 1385,
      "instr_in": "0x00",
      "mem_addr": 1385,
      "mem_bias_in": "0xffffffe2",
      "mem_inp_in": "0xffffffe2",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe2",
      "mem_wgt_in": "0xffffffe2"
    },
    {
      "instr No.": 1386,
      "instr_in": "0x00",
      "mem_addr": 1386,
      "mem_bias_in": "0x0000001d",
      "mem_inp_in": "0x0000001d",
      "mem_mode": 3,
      "mem_uop_in": "0x0000001d",
      "mem_wgt_in": "0x0000001d"
    },
    {
      "instr No.": 1387,
      "instr_in": "0x00",
      "mem_addr": 1387,
      "mem_bias_in": "0x0000001f",
      "mem_inp_in": "0x0000001f",
      "mem_mode": 3,
      "mem_uop_in": "0x0000001f",
      "mem_wgt_in": "0x0000001f"
    },
    {
      "instr No.": 1388,
      "instr_in": "0x00",
      "mem_addr": 1388,
      "mem_bias_in": "0xffffffff",
      "mem_inp_in": "0xffffffff",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffff",
      "mem_wgt_in": "0xffffffff"
    },
    {
      "instr No.": 1389,
      "instr_in": "0x00",
      "mem_addr": 1389,
      "mem_bias_in": "0x0000000a",
      "mem_inp_in": "0x0000000a",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000a",
      "mem_wgt_in": "0x0000000a"
    },
    {
      "instr No.": 1390,
      "instr_in": "0x00",
      "mem_addr": 1390,
      "mem_bias_in": "0xfffffffd",
      "mem_inp_in": "0xfffffffd",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffffd",
      "mem_wgt_in": "0xfffffffd"
    },
    {
      "instr No.": 1391,
      "instr_in": "0x00",
      "mem_addr": 1391,
      "mem_bias_in": "0x0000001d",
      "mem_inp_in": "0x0000001d",
      "mem_mode": 3,
      "mem_uop_in": "0x0000001d",
      "mem_wgt_in": "0x0000001d"
    },
    {
      "instr No.": 1392,
      "instr_in": "0x00",
      "mem_addr": 1392,
      "mem_bias_in": "0x00000005",
      "mem_inp_in": "0x00000005",
      "mem_mode": 3,
      "mem_uop_in": "0x00000005",
      "mem_wgt_in": "0x00000005"
    },
    {
      "instr No.": 1393,
      "instr_in": "0x00",
      "mem_addr": 1393,
      "mem_bias_in": "0x00000007",
      "mem_inp_in": "0x00000007",
      "mem_mode": 3,
      "mem_uop_in": "0x00000007",
      "mem_wgt_in": "0x00000007"
    },
    {
      "instr No.": 1394,
      "instr_in": "0x00",
      "mem_addr": 1394,
      "mem_bias_in": "0x00000000",
      "mem_inp_in": "0x00000000",
      "mem_mode": 3,
      "mem_uop_in": "0x00000000",
      "mem_wgt_in": "0x00000000"
    },
    {
      "instr No.": 1395,
      "instr_in": "0x00",
      "mem_addr": 1395,
      "mem_bias_in": "0x00000017",
      "mem_inp_in": "0x00000017",
      "mem_mode": 3,
      "mem_uop_in": "0x00000017",
      "mem_wgt_in": "0x00000017"
    },
    {
      "instr No.": 1396,
      "instr_in": "0x00",
      "mem_addr": 1396,
      "mem_bias_in": "0x00000017",
      "mem_inp_in": "0x00000017",
      "mem_mode": 3,
      "mem_uop_in": "0x00000017",
      "mem_wgt_in": "0x00000017"
    },
    {
      "instr No.": 1397,
      "instr_in": "0x00",
      "mem_addr": 1397,
      "mem_bias_in": "0xffffffe4",
      "mem_inp_in": "0xffffffe4",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe4",
      "mem_wgt_in": "0xffffffe4"
    },
    {
      "instr No.": 1398,
      "instr_in": "0x00",
      "mem_addr": 1398,
      "mem_bias_in": "0x00000016",
      "mem_inp_in": "0x00000016",
      "mem_mode": 3,
      "mem_uop_in": "0x00000016",
      "mem_wgt_in": "0x00000016"
    },
    {
      "instr No.": 1399,
      "instr_in": "0x00",
      "mem_addr": 1399,
      "mem_bias_in": "0xffffffe5",
      "mem_inp_in": "0xffffffe5",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe5",
      "mem_wgt_in": "0xffffffe5"
    },
    {
      "instr No.": 1400,
      "instr_in": "0x00",
      "mem_addr": 1400,
      "mem_bias_in": "0xfffffff6",
      "mem_inp_in": "0xfffffff6",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff6",
      "mem_wgt_in": "0xfffffff6"
    },
    {
      "instr No.": 1401,
      "instr_in": "0x00",
      "mem_addr": 1401,
      "mem_bias_in": "0x00000018",
      "mem_inp_in": "0x00000018",
      "mem_mode": 3,
      "mem_uop_in": "0x00000018",
      "mem_wgt_in": "0x00000018"
    },
    {
      "instr No.": 1402,
      "instr_in": "0x00",
      "mem_addr": 1402,
      "mem_bias_in": "0x00000016",
      "mem_inp_in": "0x00000016",
      "mem_mode": 3,
      "mem_uop_in": "0x00000016",
      "mem_wgt_in": "0x00000016"
    },
    {
      "instr No.": 1403,
      "instr_in": "0x00",
      "mem_addr": 1403,
      "mem_bias_in": "0xffffffe6",
      "mem_inp_in": "0xffffffe6",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe6",
      "mem_wgt_in": "0xffffffe6"
    },
    {
      "instr No.": 1404,
      "instr_in": "0x00",
      "mem_addr": 1404,
      "mem_bias_in": "0xffffffeb",
      "mem_inp_in": "0xffffffeb",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffeb",
      "mem_wgt_in": "0xffffffeb"
    },
    {
      "instr No.": 1405,
      "instr_in": "0x00",
      "mem_addr": 1405,
      "mem_bias_in": "0xffffffea",
      "mem_inp_in": "0xffffffea",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffea",
      "mem_wgt_in": "0xffffffea"
    },
    {
      "instr No.": 1406,
      "instr_in": "0x00",
      "mem_addr": 1406,
      "mem_bias_in": "0xffffffee",
      "mem_inp_in": "0xffffffee",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffee",
      "mem_wgt_in": "0xffffffee"
    },
    {
      "instr No.": 1407,
      "instr_in": "0x00",
      "mem_addr": 1407,
      "mem_bias_in": "0x00000003",
      "mem_inp_in": "0x00000003",
      "mem_mode": 3,
      "mem_uop_in": "0x00000003",
      "mem_wgt_in": "0x00000003"
    },
    {
      "instr No.": 1408,
      "instr_in": "0x00",
      "mem_addr": 1408,
      "mem_bias_in": "0x00000015",
      "mem_inp_in": "0x00000015",
      "mem_mode": 3,
      "mem_uop_in": "0x00000015",
      "mem_wgt_in": "0x00000015"
    },
    {
      "instr No.": 1409,
      "instr_in": "0x00",
      "mem_addr": 1409,
      "mem_bias_in": "0x00000017",
      "mem_inp_in": "0x00000017",
      "mem_mode": 3,
      "mem_uop_in": "0x00000017",
      "mem_wgt_in": "0x00000017"
    },
    {
      "instr No.": 1410,
      "instr_in": "0x00",
      "mem_addr": 1410,
      "mem_bias_in": "0x00000016",
      "mem_inp_in": "0x00000016",
      "mem_mode": 3,
      "mem_uop_in": "0x00000016",
      "mem_wgt_in": "0x00000016"
    },
    {
      "instr No.": 1411,
      "instr_in": "0x00",
      "mem_addr": 1411,
      "mem_bias_in": "0xfffffff5",
      "mem_inp_in": "0xfffffff5",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff5",
      "mem_wgt_in": "0xfffffff5"
    },
    {
      "instr No.": 1412,
      "instr_in": "0x00",
      "mem_addr": 1412,
      "mem_bias_in": "0x00000004",
      "mem_inp_in": "0x00000004",
      "mem_mode": 3,
      "mem_uop_in": "0x00000004",
      "mem_wgt_in": "0x00000004"
    },
    {
      "instr No.": 1413,
      "instr_in": "0x00",
      "mem_addr": 1413,
      "mem_bias_in": "0xfffffff5",
      "mem_inp_in": "0xfffffff5",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff5",
      "mem_wgt_in": "0xfffffff5"
    },
    {
      "instr No.": 1414,
      "instr_in": "0x00",
      "mem_addr": 1414,
      "mem_bias_in": "0x00000008",
      "mem_inp_in": "0x00000008",
      "mem_mode": 3,
      "mem_uop_in": "0x00000008",
      "mem_wgt_in": "0x00000008"
    },
    {
      "instr No.": 1415,
      "instr_in": "0x00",
      "mem_addr": 1415,
      "mem_bias_in": "0x00000007",
      "mem_inp_in": "0x00000007",
      "mem_mode": 3,
      "mem_uop_in": "0x00000007",
      "mem_wgt_in": "0x00000007"
    },
    {
      "instr No.": 1416,
      "instr_in": "0x00",
      "mem_addr": 1416,
      "mem_bias_in": "0x00000008",
      "mem_inp_in": "0x00000008",
      "mem_mode": 3,
      "mem_uop_in": "0x00000008",
      "mem_wgt_in": "0x00000008"
    },
    {
      "instr No.": 1417,
      "instr_in": "0x00",
      "mem_addr": 1417,
      "mem_bias_in": "0x00000014",
      "mem_inp_in": "0x00000014",
      "mem_mode": 3,
      "mem_uop_in": "0x00000014",
      "mem_wgt_in": "0x00000014"
    },
    {
      "instr No.": 1418,
      "instr_in": "0x00",
      "mem_addr": 1418,
      "mem_bias_in": "0xfffffff1",
      "mem_inp_in": "0xfffffff1",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff1",
      "mem_wgt_in": "0xfffffff1"
    },
    {
      "instr No.": 1419,
      "instr_in": "0x00",
      "mem_addr": 1419,
      "mem_bias_in": "0x0000001b",
      "mem_inp_in": "0x0000001b",
      "mem_mode": 3,
      "mem_uop_in": "0x0000001b",
      "mem_wgt_in": "0x0000001b"
    },
    {
      "instr No.": 1420,
      "instr_in": "0x00",
      "mem_addr": 1420,
      "mem_bias_in": "0x00000007",
      "mem_inp_in": "0x00000007",
      "mem_mode": 3,
      "mem_uop_in": "0x00000007",
      "mem_wgt_in": "0x00000007"
    },
    {
      "instr No.": 1421,
      "instr_in": "0x00",
      "mem_addr": 1421,
      "mem_bias_in": "0xffffffe9",
      "mem_inp_in": "0xffffffe9",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe9",
      "mem_wgt_in": "0xffffffe9"
    },
    {
      "instr No.": 1422,
      "instr_in": "0x00",
      "mem_addr": 1422,
      "mem_bias_in": "0xffffffe6",
      "mem_inp_in": "0xffffffe6",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe6",
      "mem_wgt_in": "0xffffffe6"
    },
    {
      "instr No.": 1423,
      "instr_in": "0x00",
      "mem_addr": 1423,
      "mem_bias_in": "0xffffffed",
      "mem_inp_in": "0xffffffed",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffed",
      "mem_wgt_in": "0xffffffed"
    },
    {
      "instr No.": 1424,
      "instr_in": "0x00",
      "mem_addr": 1424,
      "mem_bias_in": "0x00000012",
      "mem_inp_in": "0x00000012",
      "mem_mode": 3,
      "mem_uop_in": "0x00000012",
      "mem_wgt_in": "0x00000012"
    },
    {
      "instr No.": 1425,
      "instr_in": "0x00",
      "mem_addr": 1425,
      "mem_bias_in": "0xffffffeb",
      "mem_inp_in": "0xffffffeb",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffeb",
      "mem_wgt_in": "0xffffffeb"
    },
    {
      "instr No.": 1426,
      "instr_in": "0x00",
      "mem_addr": 1426,
      "mem_bias_in": "0x00000015",
      "mem_inp_in": "0x00000015",
      "mem_mode": 3,
      "mem_uop_in": "0x00000015",
      "mem_wgt_in": "0x00000015"
    },
    {
      "instr No.": 1427,
      "instr_in": "0x00",
      "mem_addr": 1427,
      "mem_bias_in": "0x00000019",
      "mem_inp_in": "0x00000019",
      "mem_mode": 3,
      "mem_uop_in": "0x00000019",
      "mem_wgt_in": "0x00000019"
    },
    {
      "instr No.": 1428,
      "instr_in": "0x00",
      "mem_addr": 1428,
      "mem_bias_in": "0xfffffff5",
      "mem_inp_in": "0xfffffff5",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff5",
      "mem_wgt_in": "0xfffffff5"
    },
    {
      "instr No.": 1429,
      "instr_in": "0x00",
      "mem_addr": 1429,
      "mem_bias_in": "0xfffffff9",
      "mem_inp_in": "0xfffffff9",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff9",
      "mem_wgt_in": "0xfffffff9"
    },
    {
      "instr No.": 1430,
      "instr_in": "0x00",
      "mem_addr": 1430,
      "mem_bias_in": "0x00000001",
      "mem_inp_in": "0x00000001",
      "mem_mode": 3,
      "mem_uop_in": "0x00000001",
      "mem_wgt_in": "0x00000001"
    },
    {
      "instr No.": 1431,
      "instr_in": "0x00",
      "mem_addr": 1431,
      "mem_bias_in": "0x0000001d",
      "mem_inp_in": "0x0000001d",
      "mem_mode": 3,
      "mem_uop_in": "0x0000001d",
      "mem_wgt_in": "0x0000001d"
    },
    {
      "instr No.": 1432,
      "instr_in": "0x00",
      "mem_addr": 1432,
      "mem_bias_in": "0x00000011",
      "mem_inp_in": "0x00000011",
      "mem_mode": 3,
      "mem_uop_in": "0x00000011",
      "mem_wgt_in": "0x00000011"
    },
    {
      "instr No.": 1433,
      "instr_in": "0x00",
      "mem_addr": 1433,
      "mem_bias_in": "0x00000001",
      "mem_inp_in": "0x00000001",
      "mem_mode": 3,
      "mem_uop_in": "0x00000001",
      "mem_wgt_in": "0x00000001"
    },
    {
      "instr No.": 1434,
      "instr_in": "0x00",
      "mem_addr": 1434,
      "mem_bias_in": "0xffffffec",
      "mem_inp_in": "0xffffffec",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffec",
      "mem_wgt_in": "0xffffffec"
    },
    {
      "instr No.": 1435,
      "instr_in": "0x00",
      "mem_addr": 1435,
      "mem_bias_in": "0x0000001e",
      "mem_inp_in": "0x0000001e",
      "mem_mode": 3,
      "mem_uop_in": "0x0000001e",
      "mem_wgt_in": "0x0000001e"
    },
    {
      "instr No.": 1436,
      "instr_in": "0x00",
      "mem_addr": 1436,
      "mem_bias_in": "0xffffffea",
      "mem_inp_in": "0xffffffea",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffea",
      "mem_wgt_in": "0xffffffea"
    },
    {
      "instr No.": 1437,
      "instr_in": "0x00",
      "mem_addr": 1437,
      "mem_bias_in": "0xffffffe1",
      "mem_inp_in": "0xffffffe1",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe1",
      "mem_wgt_in": "0xffffffe1"
    },
    {
      "instr No.": 1438,
      "instr_in": "0x00",
      "mem_addr": 1438,
      "mem_bias_in": "0x00000012",
      "mem_inp_in": "0x00000012",
      "mem_mode": 3,
      "mem_uop_in": "0x00000012",
      "mem_wgt_in": "0x00000012"
    },
    {
      "instr No.": 1439,
      "instr_in": "0x00",
      "mem_addr": 1439,
      "mem_bias_in": "0xffffffec",
      "mem_inp_in": "0xffffffec",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffec",
      "mem_wgt_in": "0xffffffec"
    },
    {
      "instr No.": 1440,
      "instr_in": "0x00",
      "mem_addr": 1440,
      "mem_bias_in": "0x00000000",
      "mem_inp_in": "0x00000000",
      "mem_mode": 3,
      "mem_uop_in": "0x00000000",
      "mem_wgt_in": "0x00000000"
    },
    {
      "instr No.": 1441,
      "instr_in": "0x00",
      "mem_addr": 1441,
      "mem_bias_in": "0x0000000b",
      "mem_inp_in": "0x0000000b",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000b",
      "mem_wgt_in": "0x0000000b"
    },
    {
      "instr No.": 1442,
      "instr_in": "0x00",
      "mem_addr": 1442,
      "mem_bias_in": "0x0000001a",
      "mem_inp_in": "0x0000001a",
      "mem_mode": 3,
      "mem_uop_in": "0x0000001a",
      "mem_wgt_in": "0x0000001a"
    },
    {
      "instr No.": 1443,
      "instr_in": "0x00",
      "mem_addr": 1443,
      "mem_bias_in": "0x00000004",
      "mem_inp_in": "0x00000004",
      "mem_mode": 3,
      "mem_uop_in": "0x00000004",
      "mem_wgt_in": "0x00000004"
    },
    {
      "instr No.": 1444,
      "instr_in": "0x00",
      "mem_addr": 1444,
      "mem_bias_in": "0x0000001f",
      "mem_inp_in": "0x0000001f",
      "mem_mode": 3,
      "mem_uop_in": "0x0000001f",
      "mem_wgt_in": "0x0000001f"
    },
    {
      "instr No.": 1445,
      "instr_in": "0x00",
      "mem_addr": 1445,
      "mem_bias_in": "0xffffffea",
      "mem_inp_in": "0xffffffea",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffea",
      "mem_wgt_in": "0xffffffea"
    },
    {
      "instr No.": 1446,
      "instr_in": "0x00",
      "mem_addr": 1446,
      "mem_bias_in": "0x0000000c",
      "mem_inp_in": "0x0000000c",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000c",
      "mem_wgt_in": "0x0000000c"
    },
    {
      "instr No.": 1447,
      "instr_in": "0x00",
      "mem_addr": 1447,
      "mem_bias_in": "0x00000019",
      "mem_inp_in": "0x00000019",
      "mem_mode": 3,
      "mem_uop_in": "0x00000019",
      "mem_wgt_in": "0x00000019"
    },
    {
      "instr No.": 1448,
      "instr_in": "0x00",
      "mem_addr": 1448,
      "mem_bias_in": "0xfffffff5",
      "mem_inp_in": "0xfffffff5",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff5",
      "mem_wgt_in": "0xfffffff5"
    },
    {
      "instr No.": 1449,
      "instr_in": "0x00",
      "mem_addr": 1449,
      "mem_bias_in": "0x00000007",
      "mem_inp_in": "0x00000007",
      "mem_mode": 3,
      "mem_uop_in": "0x00000007",
      "mem_wgt_in": "0x00000007"
    },
    {
      "instr No.": 1450,
      "instr_in": "0x00",
      "mem_addr": 1450,
      "mem_bias_in": "0x00000002",
      "mem_inp_in": "0x00000002",
      "mem_mode": 3,
      "mem_uop_in": "0x00000002",
      "mem_wgt_in": "0x00000002"
    },
    {
      "instr No.": 1451,
      "instr_in": "0x00",
      "mem_addr": 1451,
      "mem_bias_in": "0x00000012",
      "mem_inp_in": "0x00000012",
      "mem_mode": 3,
      "mem_uop_in": "0x00000012",
      "mem_wgt_in": "0x00000012"
    },
    {
      "instr No.": 1452,
      "instr_in": "0x00",
      "mem_addr": 1452,
      "mem_bias_in": "0xffffffe8",
      "mem_inp_in": "0xffffffe8",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe8",
      "mem_wgt_in": "0xffffffe8"
    },
    {
      "instr No.": 1453,
      "instr_in": "0x00",
      "mem_addr": 1453,
      "mem_bias_in": "0xffffffea",
      "mem_inp_in": "0xffffffea",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffea",
      "mem_wgt_in": "0xffffffea"
    },
    {
      "instr No.": 1454,
      "instr_in": "0x00",
      "mem_addr": 1454,
      "mem_bias_in": "0x0000001f",
      "mem_inp_in": "0x0000001f",
      "mem_mode": 3,
      "mem_uop_in": "0x0000001f",
      "mem_wgt_in": "0x0000001f"
    },
    {
      "instr No.": 1455,
      "instr_in": "0x00",
      "mem_addr": 1455,
      "mem_bias_in": "0x00000011",
      "mem_inp_in": "0x00000011",
      "mem_mode": 3,
      "mem_uop_in": "0x00000011",
      "mem_wgt_in": "0x00000011"
    },
    {
      "instr No.": 1456,
      "instr_in": "0x00",
      "mem_addr": 1456,
      "mem_bias_in": "0xffffffe4",
      "mem_inp_in": "0xffffffe4",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe4",
      "mem_wgt_in": "0xffffffe4"
    },
    {
      "instr No.": 1457,
      "instr_in": "0x00",
      "mem_addr": 1457,
      "mem_bias_in": "0x00000001",
      "mem_inp_in": "0x00000001",
      "mem_mode": 3,
      "mem_uop_in": "0x00000001",
      "mem_wgt_in": "0x00000001"
    },
    {
      "instr No.": 1458,
      "instr_in": "0x00",
      "mem_addr": 1458,
      "mem_bias_in": "0x00000002",
      "mem_inp_in": "0x00000002",
      "mem_mode": 3,
      "mem_uop_in": "0x00000002",
      "mem_wgt_in": "0x00000002"
    },
    {
      "instr No.": 1459,
      "instr_in": "0x00",
      "mem_addr": 1459,
      "mem_bias_in": "0xfffffff8",
      "mem_inp_in": "0xfffffff8",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff8",
      "mem_wgt_in": "0xfffffff8"
    },
    {
      "instr No.": 1460,
      "instr_in": "0x00",
      "mem_addr": 1460,
      "mem_bias_in": "0xfffffff6",
      "mem_inp_in": "0xfffffff6",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff6",
      "mem_wgt_in": "0xfffffff6"
    },
    {
      "instr No.": 1461,
      "instr_in": "0x00",
      "mem_addr": 1461,
      "mem_bias_in": "0x00000002",
      "mem_inp_in": "0x00000002",
      "mem_mode": 3,
      "mem_uop_in": "0x00000002",
      "mem_wgt_in": "0x00000002"
    },
    {
      "instr No.": 1462,
      "instr_in": "0x00",
      "mem_addr": 1462,
      "mem_bias_in": "0xfffffff7",
      "mem_inp_in": "0xfffffff7",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff7",
      "mem_wgt_in": "0xfffffff7"
    },
    {
      "instr No.": 1463,
      "instr_in": "0x00",
      "mem_addr": 1463,
      "mem_bias_in": "0xffffffec",
      "mem_inp_in": "0xffffffec",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffec",
      "mem_wgt_in": "0xffffffec"
    },
    {
      "instr No.": 1464,
      "instr_in": "0x00",
      "mem_addr": 1464,
      "mem_bias_in": "0x0000001b",
      "mem_inp_in": "0x0000001b",
      "mem_mode": 3,
      "mem_uop_in": "0x0000001b",
      "mem_wgt_in": "0x0000001b"
    },
    {
      "instr No.": 1465,
      "instr_in": "0x00",
      "mem_addr": 1465,
      "mem_bias_in": "0x0000000f",
      "mem_inp_in": "0x0000000f",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000f",
      "mem_wgt_in": "0x0000000f"
    },
    {
      "instr No.": 1466,
      "instr_in": "0x00",
      "mem_addr": 1466,
      "mem_bias_in": "0xfffffff2",
      "mem_inp_in": "0xfffffff2",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff2",
      "mem_wgt_in": "0xfffffff2"
    },
    {
      "instr No.": 1467,
      "instr_in": "0x00",
      "mem_addr": 1467,
      "mem_bias_in": "0x00000016",
      "mem_inp_in": "0x00000016",
      "mem_mode": 3,
      "mem_uop_in": "0x00000016",
      "mem_wgt_in": "0x00000016"
    },
    {
      "instr No.": 1468,
      "instr_in": "0x00",
      "mem_addr": 1468,
      "mem_bias_in": "0x00000016",
      "mem_inp_in": "0x00000016",
      "mem_mode": 3,
      "mem_uop_in": "0x00000016",
      "mem_wgt_in": "0x00000016"
    },
    {
      "instr No.": 1469,
      "instr_in": "0x00",
      "mem_addr": 1469,
      "mem_bias_in": "0x0000001e",
      "mem_inp_in": "0x0000001e",
      "mem_mode": 3,
      "mem_uop_in": "0x0000001e",
      "mem_wgt_in": "0x0000001e"
    },
    {
      "instr No.": 1470,
      "instr_in": "0x00",
      "mem_addr": 1470,
      "mem_bias_in": "0xfffffffb",
      "mem_inp_in": "0xfffffffb",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffffb",
      "mem_wgt_in": "0xfffffffb"
    },
    {
      "instr No.": 1471,
      "instr_in": "0x00",
      "mem_addr": 1471,
      "mem_bias_in": "0xffffffed",
      "mem_inp_in": "0xffffffed",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffed",
      "mem_wgt_in": "0xffffffed"
    },
    {
      "instr No.": 1472,
      "instr_in": "0x00",
      "mem_addr": 1472,
      "mem_bias_in": "0x00000004",
      "mem_inp_in": "0x00000004",
      "mem_mode": 3,
      "mem_uop_in": "0x00000004",
      "mem_wgt_in": "0x00000004"
    },
    {
      "instr No.": 1473,
      "instr_in": "0x00",
      "mem_addr": 1473,
      "mem_bias_in": "0x00000016",
      "mem_inp_in": "0x00000016",
      "mem_mode": 3,
      "mem_uop_in": "0x00000016",
      "mem_wgt_in": "0x00000016"
    },
    {
      "instr No.": 1474,
      "instr_in": "0x00",
      "mem_addr": 1474,
      "mem_bias_in": "0xffffffe9",
      "mem_inp_in": "0xffffffe9",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe9",
      "mem_wgt_in": "0xffffffe9"
    },
    {
      "instr No.": 1475,
      "instr_in": "0x00",
      "mem_addr": 1475,
      "mem_bias_in": "0xfffffff5",
      "mem_inp_in": "0xfffffff5",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff5",
      "mem_wgt_in": "0xfffffff5"
    },
    {
      "instr No.": 1476,
      "instr_in": "0x00",
      "mem_addr": 1476,
      "mem_bias_in": "0xfffffff0",
      "mem_inp_in": "0xfffffff0",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff0",
      "mem_wgt_in": "0xfffffff0"
    },
    {
      "instr No.": 1477,
      "instr_in": "0x00",
      "mem_addr": 1477,
      "mem_bias_in": "0xfffffff8",
      "mem_inp_in": "0xfffffff8",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff8",
      "mem_wgt_in": "0xfffffff8"
    },
    {
      "instr No.": 1478,
      "instr_in": "0x00",
      "mem_addr": 1478,
      "mem_bias_in": "0x0000000f",
      "mem_inp_in": "0x0000000f",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000f",
      "mem_wgt_in": "0x0000000f"
    },
    {
      "instr No.": 1479,
      "instr_in": "0x00",
      "mem_addr": 1479,
      "mem_bias_in": "0x00000006",
      "mem_inp_in": "0x00000006",
      "mem_mode": 3,
      "mem_uop_in": "0x00000006",
      "mem_wgt_in": "0x00000006"
    },
    {
      "instr No.": 1480,
      "instr_in": "0x00",
      "mem_addr": 1480,
      "mem_bias_in": "0xffffffe7",
      "mem_inp_in": "0xffffffe7",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe7",
      "mem_wgt_in": "0xffffffe7"
    },
    {
      "instr No.": 1481,
      "instr_in": "0x00",
      "mem_addr": 1481,
      "mem_bias_in": "0x00000003",
      "mem_inp_in": "0x00000003",
      "mem_mode": 3,
      "mem_uop_in": "0x00000003",
      "mem_wgt_in": "0x00000003"
    },
    {
      "instr No.": 1482,
      "instr_in": "0x00",
      "mem_addr": 1482,
      "mem_bias_in": "0xfffffff8",
      "mem_inp_in": "0xfffffff8",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff8",
      "mem_wgt_in": "0xfffffff8"
    },
    {
      "instr No.": 1483,
      "instr_in": "0x00",
      "mem_addr": 1483,
      "mem_bias_in": "0x0000000c",
      "mem_inp_in": "0x0000000c",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000c",
      "mem_wgt_in": "0x0000000c"
    },
    {
      "instr No.": 1484,
      "instr_in": "0x00",
      "mem_addr": 1484,
      "mem_bias_in": "0x0000000a",
      "mem_inp_in": "0x0000000a",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000a",
      "mem_wgt_in": "0x0000000a"
    },
    {
      "instr No.": 1485,
      "instr_in": "0x00",
      "mem_addr": 1485,
      "mem_bias_in": "0x00000015",
      "mem_inp_in": "0x00000015",
      "mem_mode": 3,
      "mem_uop_in": "0x00000015",
      "mem_wgt_in": "0x00000015"
    },
    {
      "instr No.": 1486,
      "instr_in": "0x00",
      "mem_addr": 1486,
      "mem_bias_in": "0x00000013",
      "mem_inp_in": "0x00000013",
      "mem_mode": 3,
      "mem_uop_in": "0x00000013",
      "mem_wgt_in": "0x00000013"
    },
    {
      "instr No.": 1487,
      "instr_in": "0x00",
      "mem_addr": 1487,
      "mem_bias_in": "0x00000011",
      "mem_inp_in": "0x00000011",
      "mem_mode": 3,
      "mem_uop_in": "0x00000011",
      "mem_wgt_in": "0x00000011"
    },
    {
      "instr No.": 1488,
      "instr_in": "0x00",
      "mem_addr": 1488,
      "mem_bias_in": "0xffffffe5",
      "mem_inp_in": "0xffffffe5",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe5",
      "mem_wgt_in": "0xffffffe5"
    },
    {
      "instr No.": 1489,
      "instr_in": "0x00",
      "mem_addr": 1489,
      "mem_bias_in": "0x00000012",
      "mem_inp_in": "0x00000012",
      "mem_mode": 3,
      "mem_uop_in": "0x00000012",
      "mem_wgt_in": "0x00000012"
    },
    {
      "instr No.": 1490,
      "instr_in": "0x00",
      "mem_addr": 1490,
      "mem_bias_in": "0xffffffec",
      "mem_inp_in": "0xffffffec",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffec",
      "mem_wgt_in": "0xffffffec"
    },
    {
      "instr No.": 1491,
      "instr_in": "0x00",
      "mem_addr": 1491,
      "mem_bias_in": "0xfffffffd",
      "mem_inp_in": "0xfffffffd",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffffd",
      "mem_wgt_in": "0xfffffffd"
    },
    {
      "instr No.": 1492,
      "instr_in": "0x00",
      "mem_addr": 1492,
      "mem_bias_in": "0x00000002",
      "mem_inp_in": "0x00000002",
      "mem_mode": 3,
      "mem_uop_in": "0x00000002",
      "mem_wgt_in": "0x00000002"
    },
    {
      "instr No.": 1493,
      "instr_in": "0x00",
      "mem_addr": 1493,
      "mem_bias_in": "0x00000006",
      "mem_inp_in": "0x00000006",
      "mem_mode": 3,
      "mem_uop_in": "0x00000006",
      "mem_wgt_in": "0x00000006"
    },
    {
      "instr No.": 1494,
      "instr_in": "0x00",
      "mem_addr": 1494,
      "mem_bias_in": "0xffffffe1",
      "mem_inp_in": "0xffffffe1",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe1",
      "mem_wgt_in": "0xffffffe1"
    },
    {
      "instr No.": 1495,
      "instr_in": "0x00",
      "mem_addr": 1495,
      "mem_bias_in": "0x00000018",
      "mem_inp_in": "0x00000018",
      "mem_mode": 3,
      "mem_uop_in": "0x00000018",
      "mem_wgt_in": "0x00000018"
    },
    {
      "instr No.": 1496,
      "instr_in": "0x00",
      "mem_addr": 1496,
      "mem_bias_in": "0xfffffffd",
      "mem_inp_in": "0xfffffffd",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffffd",
      "mem_wgt_in": "0xfffffffd"
    },
    {
      "instr No.": 1497,
      "instr_in": "0x00",
      "mem_addr": 1497,
      "mem_bias_in": "0x0000000a",
      "mem_inp_in": "0x0000000a",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000a",
      "mem_wgt_in": "0x0000000a"
    },
    {
      "instr No.": 1498,
      "instr_in": "0x00",
      "mem_addr": 1498,
      "mem_bias_in": "0x00000010",
      "mem_inp_in": "0x00000010",
      "mem_mode": 3,
      "mem_uop_in": "0x00000010",
      "mem_wgt_in": "0x00000010"
    },
    {
      "instr No.": 1499,
      "instr_in": "0x00",
      "mem_addr": 1499,
      "mem_bias_in": "0x00000015",
      "mem_inp_in": "0x00000015",
      "mem_mode": 3,
      "mem_uop_in": "0x00000015",
      "mem_wgt_in": "0x00000015"
    },
    {
      "instr No.": 1500,
      "instr_in": "0x00",
      "mem_addr": 1500,
      "mem_bias_in": "0x00000017",
      "mem_inp_in": "0x00000017",
      "mem_mode": 3,
      "mem_uop_in": "0x00000017",
      "mem_wgt_in": "0x00000017"
    },
    {
      "instr No.": 1501,
      "instr_in": "0x00",
      "mem_addr": 1501,
      "mem_bias_in": "0xffffffe8",
      "mem_inp_in": "0xffffffe8",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe8",
      "mem_wgt_in": "0xffffffe8"
    },
    {
      "instr No.": 1502,
      "instr_in": "0x00",
      "mem_addr": 1502,
      "mem_bias_in": "0x00000012",
      "mem_inp_in": "0x00000012",
      "mem_mode": 3,
      "mem_uop_in": "0x00000012",
      "mem_wgt_in": "0x00000012"
    },
    {
      "instr No.": 1503,
      "instr_in": "0x00",
      "mem_addr": 1503,
      "mem_bias_in": "0x0000000e",
      "mem_inp_in": "0x0000000e",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000e",
      "mem_wgt_in": "0x0000000e"
    },
    {
      "instr No.": 1504,
      "instr_in": "0x00",
      "mem_addr": 1504,
      "mem_bias_in": "0x0000000b",
      "mem_inp_in": "0x0000000b",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000b",
      "mem_wgt_in": "0x0000000b"
    },
    {
      "instr No.": 1505,
      "instr_in": "0x00",
      "mem_addr": 1505,
      "mem_bias_in": "0xffffffff",
      "mem_inp_in": "0xffffffff",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffff",
      "mem_wgt_in": "0xffffffff"
    },
    {
      "instr No.": 1506,
      "instr_in": "0x00",
      "mem_addr": 1506,
      "mem_bias_in": "0xffffffea",
      "mem_inp_in": "0xffffffea",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffea",
      "mem_wgt_in": "0xffffffea"
    },
    {
      "instr No.": 1507,
      "instr_in": "0x00",
      "mem_addr": 1507,
      "mem_bias_in": "0x0000000f",
      "mem_inp_in": "0x0000000f",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000f",
      "mem_wgt_in": "0x0000000f"
    },
    {
      "instr No.": 1508,
      "instr_in": "0x00",
      "mem_addr": 1508,
      "mem_bias_in": "0xffffffe1",
      "mem_inp_in": "0xffffffe1",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe1",
      "mem_wgt_in": "0xffffffe1"
    },
    {
      "instr No.": 1509,
      "instr_in": "0x00",
      "mem_addr": 1509,
      "mem_bias_in": "0xffffffe5",
      "mem_inp_in": "0xffffffe5",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe5",
      "mem_wgt_in": "0xffffffe5"
    },
    {
      "instr No.": 1510,
      "instr_in": "0x00",
      "mem_addr": 1510,
      "mem_bias_in": "0xfffffffa",
      "mem_inp_in": "0xfffffffa",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffffa",
      "mem_wgt_in": "0xfffffffa"
    },
    {
      "instr No.": 1511,
      "instr_in": "0x00",
      "mem_addr": 1511,
      "mem_bias_in": "0x00000014",
      "mem_inp_in": "0x00000014",
      "mem_mode": 3,
      "mem_uop_in": "0x00000014",
      "mem_wgt_in": "0x00000014"
    },
    {
      "instr No.": 1512,
      "instr_in": "0x00",
      "mem_addr": 1512,
      "mem_bias_in": "0x00000004",
      "mem_inp_in": "0x00000004",
      "mem_mode": 3,
      "mem_uop_in": "0x00000004",
      "mem_wgt_in": "0x00000004"
    },
    {
      "instr No.": 1513,
      "instr_in": "0x00",
      "mem_addr": 1513,
      "mem_bias_in": "0x0000000f",
      "mem_inp_in": "0x0000000f",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000f",
      "mem_wgt_in": "0x0000000f"
    },
    {
      "instr No.": 1514,
      "instr_in": "0x00",
      "mem_addr": 1514,
      "mem_bias_in": "0xfffffff9",
      "mem_inp_in": "0xfffffff9",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff9",
      "mem_wgt_in": "0xfffffff9"
    },
    {
      "instr No.": 1515,
      "instr_in": "0x00",
      "mem_addr": 1515,
      "mem_bias_in": "0x00000012",
      "mem_inp_in": "0x00000012",
      "mem_mode": 3,
      "mem_uop_in": "0x00000012",
      "mem_wgt_in": "0x00000012"
    },
    {
      "instr No.": 1516,
      "instr_in": "0x00",
      "mem_addr": 1516,
      "mem_bias_in": "0x00000014",
      "mem_inp_in": "0x00000014",
      "mem_mode": 3,
      "mem_uop_in": "0x00000014",
      "mem_wgt_in": "0x00000014"
    },
    {
      "instr No.": 1517,
      "instr_in": "0x00",
      "mem_addr": 1517,
      "mem_bias_in": "0xfffffff1",
      "mem_inp_in": "0xfffffff1",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff1",
      "mem_wgt_in": "0xfffffff1"
    },
    {
      "instr No.": 1518,
      "instr_in": "0x00",
      "mem_addr": 1518,
      "mem_bias_in": "0xffffffe7",
      "mem_inp_in": "0xffffffe7",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe7",
      "mem_wgt_in": "0xffffffe7"
    },
    {
      "instr No.": 1519,
      "instr_in": "0x00",
      "mem_addr": 1519,
      "mem_bias_in": "0xfffffff6",
      "mem_inp_in": "0xfffffff6",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff6",
      "mem_wgt_in": "0xfffffff6"
    },
    {
      "instr No.": 1520,
      "instr_in": "0x00",
      "mem_addr": 1520,
      "mem_bias_in": "0xfffffffb",
      "mem_inp_in": "0xfffffffb",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffffb",
      "mem_wgt_in": "0xfffffffb"
    },
    {
      "instr No.": 1521,
      "instr_in": "0x00",
      "mem_addr": 1521,
      "mem_bias_in": "0xffffffe5",
      "mem_inp_in": "0xffffffe5",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe5",
      "mem_wgt_in": "0xffffffe5"
    },
    {
      "instr No.": 1522,
      "instr_in": "0x00",
      "mem_addr": 1522,
      "mem_bias_in": "0xfffffffd",
      "mem_inp_in": "0xfffffffd",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffffd",
      "mem_wgt_in": "0xfffffffd"
    },
    {
      "instr No.": 1523,
      "instr_in": "0x00",
      "mem_addr": 1523,
      "mem_bias_in": "0xffffffee",
      "mem_inp_in": "0xffffffee",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffee",
      "mem_wgt_in": "0xffffffee"
    },
    {
      "instr No.": 1524,
      "instr_in": "0x00",
      "mem_addr": 1524,
      "mem_bias_in": "0x00000001",
      "mem_inp_in": "0x00000001",
      "mem_mode": 3,
      "mem_uop_in": "0x00000001",
      "mem_wgt_in": "0x00000001"
    },
    {
      "instr No.": 1525,
      "instr_in": "0x00",
      "mem_addr": 1525,
      "mem_bias_in": "0x0000000e",
      "mem_inp_in": "0x0000000e",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000e",
      "mem_wgt_in": "0x0000000e"
    },
    {
      "instr No.": 1526,
      "instr_in": "0x00",
      "mem_addr": 1526,
      "mem_bias_in": "0xffffffe6",
      "mem_inp_in": "0xffffffe6",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe6",
      "mem_wgt_in": "0xffffffe6"
    },
    {
      "instr No.": 1527,
      "instr_in": "0x00",
      "mem_addr": 1527,
      "mem_bias_in": "0xffffffeb",
      "mem_inp_in": "0xffffffeb",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffeb",
      "mem_wgt_in": "0xffffffeb"
    },
    {
      "instr No.": 1528,
      "instr_in": "0x00",
      "mem_addr": 1528,
      "mem_bias_in": "0xffffffe0",
      "mem_inp_in": "0xffffffe0",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe0",
      "mem_wgt_in": "0xffffffe0"
    },
    {
      "instr No.": 1529,
      "instr_in": "0x00",
      "mem_addr": 1529,
      "mem_bias_in": "0xfffffffa",
      "mem_inp_in": "0xfffffffa",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffffa",
      "mem_wgt_in": "0xfffffffa"
    },
    {
      "instr No.": 1530,
      "instr_in": "0x00",
      "mem_addr": 1530,
      "mem_bias_in": "0xffffffef",
      "mem_inp_in": "0xffffffef",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffef",
      "mem_wgt_in": "0xffffffef"
    },
    {
      "instr No.": 1531,
      "instr_in": "0x00",
      "mem_addr": 1531,
      "mem_bias_in": "0xffffffe3",
      "mem_inp_in": "0xffffffe3",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe3",
      "mem_wgt_in": "0xffffffe3"
    },
    {
      "instr No.": 1532,
      "instr_in": "0x00",
      "mem_addr": 1532,
      "mem_bias_in": "0x00000015",
      "mem_inp_in": "0x00000015",
      "mem_mode": 3,
      "mem_uop_in": "0x00000015",
      "mem_wgt_in": "0x00000015"
    },
    {
      "instr No.": 1533,
      "instr_in": "0x00",
      "mem_addr": 1533,
      "mem_bias_in": "0x00000009",
      "mem_inp_in": "0x00000009",
      "mem_mode": 3,
      "mem_uop_in": "0x00000009",
      "mem_wgt_in": "0x00000009"
    },
    {
      "instr No.": 1534,
      "instr_in": "0x00",
      "mem_addr": 1534,
      "mem_bias_in": "0xffffffff",
      "mem_inp_in": "0xffffffff",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffff",
      "mem_wgt_in": "0xffffffff"
    },
    {
      "instr No.": 1535,
      "instr_in": "0x00",
      "mem_addr": 1535,
      "mem_bias_in": "0x00000018",
      "mem_inp_in": "0x00000018",
      "mem_mode": 3,
      "mem_uop_in": "0x00000018",
      "mem_wgt_in": "0x00000018"
    },
    {
      "instr No.": 1536,
      "instr_in": "0x00",
      "mem_addr": 1536,
      "mem_bias_in": "0xfffffffb",
      "mem_inp_in": "0xfffffffb",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffffb",
      "mem_wgt_in": "0xfffffffb"
    },
    {
      "instr No.": 1537,
      "instr_in": "0x00",
      "mem_addr": 1537,
      "mem_bias_in": "0x0000000f",
      "mem_inp_in": "0x0000000f",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000f",
      "mem_wgt_in": "0x0000000f"
    },
    {
      "instr No.": 1538,
      "instr_in": "0x00",
      "mem_addr": 1538,
      "mem_bias_in": "0x00000005",
      "mem_inp_in": "0x00000005",
      "mem_mode": 3,
      "mem_uop_in": "0x00000005",
      "mem_wgt_in": "0x00000005"
    },
    {
      "instr No.": 1539,
      "instr_in": "0x00",
      "mem_addr": 1539,
      "mem_bias_in": "0x0000001a",
      "mem_inp_in": "0x0000001a",
      "mem_mode": 3,
      "mem_uop_in": "0x0000001a",
      "mem_wgt_in": "0x0000001a"
    },
    {
      "instr No.": 1540,
      "instr_in": "0x00",
      "mem_addr": 1540,
      "mem_bias_in": "0x00000019",
      "mem_inp_in": "0x00000019",
      "mem_mode": 3,
      "mem_uop_in": "0x00000019",
      "mem_wgt_in": "0x00000019"
    },
    {
      "instr No.": 1541,
      "instr_in": "0x00",
      "mem_addr": 1541,
      "mem_bias_in": "0xfffffffa",
      "mem_inp_in": "0xfffffffa",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffffa",
      "mem_wgt_in": "0xfffffffa"
    },
    {
      "instr No.": 1542,
      "instr_in": "0x00",
      "mem_addr": 1542,
      "mem_bias_in": "0xfffffff4",
      "mem_inp_in": "0xfffffff4",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff4",
      "mem_wgt_in": "0xfffffff4"
    },
    {
      "instr No.": 1543,
      "instr_in": "0x00",
      "mem_addr": 1543,
      "mem_bias_in": "0x0000000d",
      "mem_inp_in": "0x0000000d",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000d",
      "mem_wgt_in": "0x0000000d"
    },
    {
      "instr No.": 1544,
      "instr_in": "0x00",
      "mem_addr": 1544,
      "mem_bias_in": "0xfffffff5",
      "mem_inp_in": "0xfffffff5",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff5",
      "mem_wgt_in": "0xfffffff5"
    },
    {
      "instr No.": 1545,
      "instr_in": "0x00",
      "mem_addr": 1545,
      "mem_bias_in": "0xfffffff4",
      "mem_inp_in": "0xfffffff4",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff4",
      "mem_wgt_in": "0xfffffff4"
    },
    {
      "instr No.": 1546,
      "instr_in": "0x00",
      "mem_addr": 1546,
      "mem_bias_in": "0xfffffff0",
      "mem_inp_in": "0xfffffff0",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff0",
      "mem_wgt_in": "0xfffffff0"
    },
    {
      "instr No.": 1547,
      "instr_in": "0x00",
      "mem_addr": 1547,
      "mem_bias_in": "0xffffffea",
      "mem_inp_in": "0xffffffea",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffea",
      "mem_wgt_in": "0xffffffea"
    },
    {
      "instr No.": 1548,
      "instr_in": "0x00",
      "mem_addr": 1548,
      "mem_bias_in": "0xfffffff0",
      "mem_inp_in": "0xfffffff0",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff0",
      "mem_wgt_in": "0xfffffff0"
    },
    {
      "instr No.": 1549,
      "instr_in": "0x00",
      "mem_addr": 1549,
      "mem_bias_in": "0x00000007",
      "mem_inp_in": "0x00000007",
      "mem_mode": 3,
      "mem_uop_in": "0x00000007",
      "mem_wgt_in": "0x00000007"
    },
    {
      "instr No.": 1550,
      "instr_in": "0x00",
      "mem_addr": 1550,
      "mem_bias_in": "0x00000005",
      "mem_inp_in": "0x00000005",
      "mem_mode": 3,
      "mem_uop_in": "0x00000005",
      "mem_wgt_in": "0x00000005"
    },
    {
      "instr No.": 1551,
      "instr_in": "0x00",
      "mem_addr": 1551,
      "mem_bias_in": "0x00000006",
      "mem_inp_in": "0x00000006",
      "mem_mode": 3,
      "mem_uop_in": "0x00000006",
      "mem_wgt_in": "0x00000006"
    },
    {
      "instr No.": 1552,
      "instr_in": "0x00",
      "mem_addr": 1552,
      "mem_bias_in": "0x00000010",
      "mem_inp_in": "0x00000010",
      "mem_mode": 3,
      "mem_uop_in": "0x00000010",
      "mem_wgt_in": "0x00000010"
    },
    {
      "instr No.": 1553,
      "instr_in": "0x00",
      "mem_addr": 1553,
      "mem_bias_in": "0x00000004",
      "mem_inp_in": "0x00000004",
      "mem_mode": 3,
      "mem_uop_in": "0x00000004",
      "mem_wgt_in": "0x00000004"
    },
    {
      "instr No.": 1554,
      "instr_in": "0x00",
      "mem_addr": 1554,
      "mem_bias_in": "0x0000001d",
      "mem_inp_in": "0x0000001d",
      "mem_mode": 3,
      "mem_uop_in": "0x0000001d",
      "mem_wgt_in": "0x0000001d"
    },
    {
      "instr No.": 1555,
      "instr_in": "0x00",
      "mem_addr": 1555,
      "mem_bias_in": "0x00000015",
      "mem_inp_in": "0x00000015",
      "mem_mode": 3,
      "mem_uop_in": "0x00000015",
      "mem_wgt_in": "0x00000015"
    },
    {
      "instr No.": 1556,
      "instr_in": "0x00",
      "mem_addr": 1556,
      "mem_bias_in": "0x0000001c",
      "mem_inp_in": "0x0000001c",
      "mem_mode": 3,
      "mem_uop_in": "0x0000001c",
      "mem_wgt_in": "0x0000001c"
    },
    {
      "instr No.": 1557,
      "instr_in": "0x00",
      "mem_addr": 1557,
      "mem_bias_in": "0xffffffe2",
      "mem_inp_in": "0xffffffe2",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe2",
      "mem_wgt_in": "0xffffffe2"
    },
    {
      "instr No.": 1558,
      "instr_in": "0x00",
      "mem_addr": 1558,
      "mem_bias_in": "0xffffffef",
      "mem_inp_in": "0xffffffef",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffef",
      "mem_wgt_in": "0xffffffef"
    },
    {
      "instr No.": 1559,
      "instr_in": "0x00",
      "mem_addr": 1559,
      "mem_bias_in": "0xffffffec",
      "mem_inp_in": "0xffffffec",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffec",
      "mem_wgt_in": "0xffffffec"
    },
    {
      "instr No.": 1560,
      "instr_in": "0x00",
      "mem_addr": 1560,
      "mem_bias_in": "0xffffffea",
      "mem_inp_in": "0xffffffea",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffea",
      "mem_wgt_in": "0xffffffea"
    },
    {
      "instr No.": 1561,
      "instr_in": "0x00",
      "mem_addr": 1561,
      "mem_bias_in": "0xffffffe6",
      "mem_inp_in": "0xffffffe6",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe6",
      "mem_wgt_in": "0xffffffe6"
    },
    {
      "instr No.": 1562,
      "instr_in": "0x00",
      "mem_addr": 1562,
      "mem_bias_in": "0xfffffff7",
      "mem_inp_in": "0xfffffff7",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff7",
      "mem_wgt_in": "0xfffffff7"
    },
    {
      "instr No.": 1563,
      "instr_in": "0x00",
      "mem_addr": 1563,
      "mem_bias_in": "0x00000008",
      "mem_inp_in": "0x00000008",
      "mem_mode": 3,
      "mem_uop_in": "0x00000008",
      "mem_wgt_in": "0x00000008"
    },
    {
      "instr No.": 1564,
      "instr_in": "0x00",
      "mem_addr": 1564,
      "mem_bias_in": "0xfffffff8",
      "mem_inp_in": "0xfffffff8",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff8",
      "mem_wgt_in": "0xfffffff8"
    },
    {
      "instr No.": 1565,
      "instr_in": "0x00",
      "mem_addr": 1565,
      "mem_bias_in": "0x00000006",
      "mem_inp_in": "0x00000006",
      "mem_mode": 3,
      "mem_uop_in": "0x00000006",
      "mem_wgt_in": "0x00000006"
    },
    {
      "instr No.": 1566,
      "instr_in": "0x00",
      "mem_addr": 1566,
      "mem_bias_in": "0xffffffe8",
      "mem_inp_in": "0xffffffe8",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe8",
      "mem_wgt_in": "0xffffffe8"
    },
    {
      "instr No.": 1567,
      "instr_in": "0x00",
      "mem_addr": 1567,
      "mem_bias_in": "0x00000012",
      "mem_inp_in": "0x00000012",
      "mem_mode": 3,
      "mem_uop_in": "0x00000012",
      "mem_wgt_in": "0x00000012"
    },
    {
      "instr No.": 1568,
      "instr_in": "0x00",
      "mem_addr": 1568,
      "mem_bias_in": "0xfffffffe",
      "mem_inp_in": "0xfffffffe",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffffe",
      "mem_wgt_in": "0xfffffffe"
    },
    {
      "instr No.": 1569,
      "instr_in": "0x00",
      "mem_addr": 1569,
      "mem_bias_in": "0x0000000d",
      "mem_inp_in": "0x0000000d",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000d",
      "mem_wgt_in": "0x0000000d"
    },
    {
      "instr No.": 1570,
      "instr_in": "0x00",
      "mem_addr": 1570,
      "mem_bias_in": "0xffffffe3",
      "mem_inp_in": "0xffffffe3",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe3",
      "mem_wgt_in": "0xffffffe3"
    },
    {
      "instr No.": 1571,
      "instr_in": "0x00",
      "mem_addr": 1571,
      "mem_bias_in": "0x0000001f",
      "mem_inp_in": "0x0000001f",
      "mem_mode": 3,
      "mem_uop_in": "0x0000001f",
      "mem_wgt_in": "0x0000001f"
    },
    {
      "instr No.": 1572,
      "instr_in": "0x00",
      "mem_addr": 1572,
      "mem_bias_in": "0xffffffff",
      "mem_inp_in": "0xffffffff",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffff",
      "mem_wgt_in": "0xffffffff"
    },
    {
      "instr No.": 1573,
      "instr_in": "0x00",
      "mem_addr": 1573,
      "mem_bias_in": "0xfffffffe",
      "mem_inp_in": "0xfffffffe",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffffe",
      "mem_wgt_in": "0xfffffffe"
    },
    {
      "instr No.": 1574,
      "instr_in": "0x00",
      "mem_addr": 1574,
      "mem_bias_in": "0xffffffe5",
      "mem_inp_in": "0xffffffe5",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe5",
      "mem_wgt_in": "0xffffffe5"
    },
    {
      "instr No.": 1575,
      "instr_in": "0x00",
      "mem_addr": 1575,
      "mem_bias_in": "0xfffffff8",
      "mem_inp_in": "0xfffffff8",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff8",
      "mem_wgt_in": "0xfffffff8"
    },
    {
      "instr No.": 1576,
      "instr_in": "0x00",
      "mem_addr": 1576,
      "mem_bias_in": "0xffffffe3",
      "mem_inp_in": "0xffffffe3",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe3",
      "mem_wgt_in": "0xffffffe3"
    },
    {
      "instr No.": 1577,
      "instr_in": "0x00",
      "mem_addr": 1577,
      "mem_bias_in": "0xfffffff9",
      "mem_inp_in": "0xfffffff9",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff9",
      "mem_wgt_in": "0xfffffff9"
    },
    {
      "instr No.": 1578,
      "instr_in": "0x00",
      "mem_addr": 1578,
      "mem_bias_in": "0x00000002",
      "mem_inp_in": "0x00000002",
      "mem_mode": 3,
      "mem_uop_in": "0x00000002",
      "mem_wgt_in": "0x00000002"
    },
    {
      "instr No.": 1579,
      "instr_in": "0x00",
      "mem_addr": 1579,
      "mem_bias_in": "0x0000001e",
      "mem_inp_in": "0x0000001e",
      "mem_mode": 3,
      "mem_uop_in": "0x0000001e",
      "mem_wgt_in": "0x0000001e"
    },
    {
      "instr No.": 1580,
      "instr_in": "0x00",
      "mem_addr": 1580,
      "mem_bias_in": "0x00000004",
      "mem_inp_in": "0x00000004",
      "mem_mode": 3,
      "mem_uop_in": "0x00000004",
      "mem_wgt_in": "0x00000004"
    },
    {
      "instr No.": 1581,
      "instr_in": "0x00",
      "mem_addr": 1581,
      "mem_bias_in": "0x0000001f",
      "mem_inp_in": "0x0000001f",
      "mem_mode": 3,
      "mem_uop_in": "0x0000001f",
      "mem_wgt_in": "0x0000001f"
    },
    {
      "instr No.": 1582,
      "instr_in": "0x00",
      "mem_addr": 1582,
      "mem_bias_in": "0x00000015",
      "mem_inp_in": "0x00000015",
      "mem_mode": 3,
      "mem_uop_in": "0x00000015",
      "mem_wgt_in": "0x00000015"
    },
    {
      "instr No.": 1583,
      "instr_in": "0x00",
      "mem_addr": 1583,
      "mem_bias_in": "0x0000000b",
      "mem_inp_in": "0x0000000b",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000b",
      "mem_wgt_in": "0x0000000b"
    },
    {
      "instr No.": 1584,
      "instr_in": "0x00",
      "mem_addr": 1584,
      "mem_bias_in": "0x0000000a",
      "mem_inp_in": "0x0000000a",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000a",
      "mem_wgt_in": "0x0000000a"
    },
    {
      "instr No.": 1585,
      "instr_in": "0x00",
      "mem_addr": 1585,
      "mem_bias_in": "0xfffffff5",
      "mem_inp_in": "0xfffffff5",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff5",
      "mem_wgt_in": "0xfffffff5"
    },
    {
      "instr No.": 1586,
      "instr_in": "0x00",
      "mem_addr": 1586,
      "mem_bias_in": "0xfffffff3",
      "mem_inp_in": "0xfffffff3",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff3",
      "mem_wgt_in": "0xfffffff3"
    },
    {
      "instr No.": 1587,
      "instr_in": "0x00",
      "mem_addr": 1587,
      "mem_bias_in": "0xfffffff9",
      "mem_inp_in": "0xfffffff9",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff9",
      "mem_wgt_in": "0xfffffff9"
    },
    {
      "instr No.": 1588,
      "instr_in": "0x00",
      "mem_addr": 1588,
      "mem_bias_in": "0xfffffff9",
      "mem_inp_in": "0xfffffff9",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff9",
      "mem_wgt_in": "0xfffffff9"
    },
    {
      "instr No.": 1589,
      "instr_in": "0x00",
      "mem_addr": 1589,
      "mem_bias_in": "0x00000009",
      "mem_inp_in": "0x00000009",
      "mem_mode": 3,
      "mem_uop_in": "0x00000009",
      "mem_wgt_in": "0x00000009"
    },
    {
      "instr No.": 1590,
      "instr_in": "0x00",
      "mem_addr": 1590,
      "mem_bias_in": "0xffffffe3",
      "mem_inp_in": "0xffffffe3",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe3",
      "mem_wgt_in": "0xffffffe3"
    },
    {
      "instr No.": 1591,
      "instr_in": "0x00",
      "mem_addr": 1591,
      "mem_bias_in": "0xffffffe3",
      "mem_inp_in": "0xffffffe3",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe3",
      "mem_wgt_in": "0xffffffe3"
    },
    {
      "instr No.": 1592,
      "instr_in": "0x00",
      "mem_addr": 1592,
      "mem_bias_in": "0x00000004",
      "mem_inp_in": "0x00000004",
      "mem_mode": 3,
      "mem_uop_in": "0x00000004",
      "mem_wgt_in": "0x00000004"
    },
    {
      "instr No.": 1593,
      "instr_in": "0x00",
      "mem_addr": 1593,
      "mem_bias_in": "0x00000017",
      "mem_inp_in": "0x00000017",
      "mem_mode": 3,
      "mem_uop_in": "0x00000017",
      "mem_wgt_in": "0x00000017"
    },
    {
      "instr No.": 1594,
      "instr_in": "0x00",
      "mem_addr": 1594,
      "mem_bias_in": "0x0000000f",
      "mem_inp_in": "0x0000000f",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000f",
      "mem_wgt_in": "0x0000000f"
    },
    {
      "instr No.": 1595,
      "instr_in": "0x00",
      "mem_addr": 1595,
      "mem_bias_in": "0x0000000d",
      "mem_inp_in": "0x0000000d",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000d",
      "mem_wgt_in": "0x0000000d"
    },
    {
      "instr No.": 1596,
      "instr_in": "0x00",
      "mem_addr": 1596,
      "mem_bias_in": "0xffffffe8",
      "mem_inp_in": "0xffffffe8",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe8",
      "mem_wgt_in": "0xffffffe8"
    },
    {
      "instr No.": 1597,
      "instr_in": "0x00",
      "mem_addr": 1597,
      "mem_bias_in": "0xffffffea",
      "mem_inp_in": "0xffffffea",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffea",
      "mem_wgt_in": "0xffffffea"
    },
    {
      "instr No.": 1598,
      "instr_in": "0x00",
      "mem_addr": 1598,
      "mem_bias_in": "0xfffffff8",
      "mem_inp_in": "0xfffffff8",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff8",
      "mem_wgt_in": "0xfffffff8"
    },
    {
      "instr No.": 1599,
      "instr_in": "0x00",
      "mem_addr": 1599,
      "mem_bias_in": "0x00000004",
      "mem_inp_in": "0x00000004",
      "mem_mode": 3,
      "mem_uop_in": "0x00000004",
      "mem_wgt_in": "0x00000004"
    },
    {
      "instr No.": 1600,
      "instr_in": "0x00",
      "mem_addr": 1600,
      "mem_bias_in": "0xfffffffa",
      "mem_inp_in": "0xfffffffa",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffffa",
      "mem_wgt_in": "0xfffffffa"
    },
    {
      "instr No.": 1601,
      "instr_in": "0x00",
      "mem_addr": 1601,
      "mem_bias_in": "0x00000003",
      "mem_inp_in": "0x00000003",
      "mem_mode": 3,
      "mem_uop_in": "0x00000003",
      "mem_wgt_in": "0x00000003"
    },
    {
      "instr No.": 1602,
      "instr_in": "0x00",
      "mem_addr": 1602,
      "mem_bias_in": "0xffffffeb",
      "mem_inp_in": "0xffffffeb",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffeb",
      "mem_wgt_in": "0xffffffeb"
    },
    {
      "instr No.": 1603,
      "instr_in": "0x00",
      "mem_addr": 1603,
      "mem_bias_in": "0xffffffe4",
      "mem_inp_in": "0xffffffe4",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe4",
      "mem_wgt_in": "0xffffffe4"
    },
    {
      "instr No.": 1604,
      "instr_in": "0x00",
      "mem_addr": 1604,
      "mem_bias_in": "0xfffffffd",
      "mem_inp_in": "0xfffffffd",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffffd",
      "mem_wgt_in": "0xfffffffd"
    },
    {
      "instr No.": 1605,
      "instr_in": "0x00",
      "mem_addr": 1605,
      "mem_bias_in": "0xfffffffb",
      "mem_inp_in": "0xfffffffb",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffffb",
      "mem_wgt_in": "0xfffffffb"
    },
    {
      "instr No.": 1606,
      "instr_in": "0x00",
      "mem_addr": 1606,
      "mem_bias_in": "0xfffffff6",
      "mem_inp_in": "0xfffffff6",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff6",
      "mem_wgt_in": "0xfffffff6"
    },
    {
      "instr No.": 1607,
      "instr_in": "0x00",
      "mem_addr": 1607,
      "mem_bias_in": "0x0000001d",
      "mem_inp_in": "0x0000001d",
      "mem_mode": 3,
      "mem_uop_in": "0x0000001d",
      "mem_wgt_in": "0x0000001d"
    },
    {
      "instr No.": 1608,
      "instr_in": "0x00",
      "mem_addr": 1608,
      "mem_bias_in": "0xfffffff4",
      "mem_inp_in": "0xfffffff4",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff4",
      "mem_wgt_in": "0xfffffff4"
    },
    {
      "instr No.": 1609,
      "instr_in": "0x00",
      "mem_addr": 1609,
      "mem_bias_in": "0xffffffe8",
      "mem_inp_in": "0xffffffe8",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe8",
      "mem_wgt_in": "0xffffffe8"
    },
    {
      "instr No.": 1610,
      "instr_in": "0x00",
      "mem_addr": 1610,
      "mem_bias_in": "0x00000019",
      "mem_inp_in": "0x00000019",
      "mem_mode": 3,
      "mem_uop_in": "0x00000019",
      "mem_wgt_in": "0x00000019"
    },
    {
      "instr No.": 1611,
      "instr_in": "0x00",
      "mem_addr": 1611,
      "mem_bias_in": "0xfffffff5",
      "mem_inp_in": "0xfffffff5",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff5",
      "mem_wgt_in": "0xfffffff5"
    },
    {
      "instr No.": 1612,
      "instr_in": "0x00",
      "mem_addr": 1612,
      "mem_bias_in": "0xfffffffa",
      "mem_inp_in": "0xfffffffa",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffffa",
      "mem_wgt_in": "0xfffffffa"
    },
    {
      "instr No.": 1613,
      "instr_in": "0x00",
      "mem_addr": 1613,
      "mem_bias_in": "0x00000000",
      "mem_inp_in": "0x00000000",
      "mem_mode": 3,
      "mem_uop_in": "0x00000000",
      "mem_wgt_in": "0x00000000"
    },
    {
      "instr No.": 1614,
      "instr_in": "0x00",
      "mem_addr": 1614,
      "mem_bias_in": "0xfffffffe",
      "mem_inp_in": "0xfffffffe",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffffe",
      "mem_wgt_in": "0xfffffffe"
    },
    {
      "instr No.": 1615,
      "instr_in": "0x00",
      "mem_addr": 1615,
      "mem_bias_in": "0x0000000c",
      "mem_inp_in": "0x0000000c",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000c",
      "mem_wgt_in": "0x0000000c"
    },
    {
      "instr No.": 1616,
      "instr_in": "0x00",
      "mem_addr": 1616,
      "mem_bias_in": "0x00000013",
      "mem_inp_in": "0x00000013",
      "mem_mode": 3,
      "mem_uop_in": "0x00000013",
      "mem_wgt_in": "0x00000013"
    },
    {
      "instr No.": 1617,
      "instr_in": "0x00",
      "mem_addr": 1617,
      "mem_bias_in": "0x00000001",
      "mem_inp_in": "0x00000001",
      "mem_mode": 3,
      "mem_uop_in": "0x00000001",
      "mem_wgt_in": "0x00000001"
    },
    {
      "instr No.": 1618,
      "instr_in": "0x00",
      "mem_addr": 1618,
      "mem_bias_in": "0xffffffe8",
      "mem_inp_in": "0xffffffe8",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe8",
      "mem_wgt_in": "0xffffffe8"
    },
    {
      "instr No.": 1619,
      "instr_in": "0x00",
      "mem_addr": 1619,
      "mem_bias_in": "0xffffffe2",
      "mem_inp_in": "0xffffffe2",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe2",
      "mem_wgt_in": "0xffffffe2"
    },
    {
      "instr No.": 1620,
      "instr_in": "0x00",
      "mem_addr": 1620,
      "mem_bias_in": "0x00000000",
      "mem_inp_in": "0x00000000",
      "mem_mode": 3,
      "mem_uop_in": "0x00000000",
      "mem_wgt_in": "0x00000000"
    },
    {
      "instr No.": 1621,
      "instr_in": "0x00",
      "mem_addr": 1621,
      "mem_bias_in": "0x0000000c",
      "mem_inp_in": "0x0000000c",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000c",
      "mem_wgt_in": "0x0000000c"
    },
    {
      "instr No.": 1622,
      "instr_in": "0x00",
      "mem_addr": 1622,
      "mem_bias_in": "0xffffffeb",
      "mem_inp_in": "0xffffffeb",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffeb",
      "mem_wgt_in": "0xffffffeb"
    },
    {
      "instr No.": 1623,
      "instr_in": "0x00",
      "mem_addr": 1623,
      "mem_bias_in": "0x00000018",
      "mem_inp_in": "0x00000018",
      "mem_mode": 3,
      "mem_uop_in": "0x00000018",
      "mem_wgt_in": "0x00000018"
    },
    {
      "instr No.": 1624,
      "instr_in": "0x00",
      "mem_addr": 1624,
      "mem_bias_in": "0x00000016",
      "mem_inp_in": "0x00000016",
      "mem_mode": 3,
      "mem_uop_in": "0x00000016",
      "mem_wgt_in": "0x00000016"
    },
    {
      "instr No.": 1625,
      "instr_in": "0x00",
      "mem_addr": 1625,
      "mem_bias_in": "0x00000015",
      "mem_inp_in": "0x00000015",
      "mem_mode": 3,
      "mem_uop_in": "0x00000015",
      "mem_wgt_in": "0x00000015"
    },
    {
      "instr No.": 1626,
      "instr_in": "0x00",
      "mem_addr": 1626,
      "mem_bias_in": "0x0000001f",
      "mem_inp_in": "0x0000001f",
      "mem_mode": 3,
      "mem_uop_in": "0x0000001f",
      "mem_wgt_in": "0x0000001f"
    },
    {
      "instr No.": 1627,
      "instr_in": "0x00",
      "mem_addr": 1627,
      "mem_bias_in": "0xfffffff8",
      "mem_inp_in": "0xfffffff8",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff8",
      "mem_wgt_in": "0xfffffff8"
    },
    {
      "instr No.": 1628,
      "instr_in": "0x00",
      "mem_addr": 1628,
      "mem_bias_in": "0x0000000d",
      "mem_inp_in": "0x0000000d",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000d",
      "mem_wgt_in": "0x0000000d"
    },
    {
      "instr No.": 1629,
      "instr_in": "0x00",
      "mem_addr": 1629,
      "mem_bias_in": "0xfffffffb",
      "mem_inp_in": "0xfffffffb",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffffb",
      "mem_wgt_in": "0xfffffffb"
    },
    {
      "instr No.": 1630,
      "instr_in": "0x00",
      "mem_addr": 1630,
      "mem_bias_in": "0x00000014",
      "mem_inp_in": "0x00000014",
      "mem_mode": 3,
      "mem_uop_in": "0x00000014",
      "mem_wgt_in": "0x00000014"
    },
    {
      "instr No.": 1631,
      "instr_in": "0x00",
      "mem_addr": 1631,
      "mem_bias_in": "0xfffffff6",
      "mem_inp_in": "0xfffffff6",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff6",
      "mem_wgt_in": "0xfffffff6"
    },
    {
      "instr No.": 1632,
      "instr_in": "0x00",
      "mem_addr": 1632,
      "mem_bias_in": "0x00000019",
      "mem_inp_in": "0x00000019",
      "mem_mode": 3,
      "mem_uop_in": "0x00000019",
      "mem_wgt_in": "0x00000019"
    },
    {
      "instr No.": 1633,
      "instr_in": "0x00",
      "mem_addr": 1633,
      "mem_bias_in": "0xfffffff7",
      "mem_inp_in": "0xfffffff7",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff7",
      "mem_wgt_in": "0xfffffff7"
    },
    {
      "instr No.": 1634,
      "instr_in": "0x00",
      "mem_addr": 1634,
      "mem_bias_in": "0x00000006",
      "mem_inp_in": "0x00000006",
      "mem_mode": 3,
      "mem_uop_in": "0x00000006",
      "mem_wgt_in": "0x00000006"
    },
    {
      "instr No.": 1635,
      "instr_in": "0x00",
      "mem_addr": 1635,
      "mem_bias_in": "0xfffffff3",
      "mem_inp_in": "0xfffffff3",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff3",
      "mem_wgt_in": "0xfffffff3"
    },
    {
      "instr No.": 1636,
      "instr_in": "0x00",
      "mem_addr": 1636,
      "mem_bias_in": "0xfffffff9",
      "mem_inp_in": "0xfffffff9",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff9",
      "mem_wgt_in": "0xfffffff9"
    },
    {
      "instr No.": 1637,
      "instr_in": "0x00",
      "mem_addr": 1637,
      "mem_bias_in": "0xfffffff7",
      "mem_inp_in": "0xfffffff7",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff7",
      "mem_wgt_in": "0xfffffff7"
    },
    {
      "instr No.": 1638,
      "instr_in": "0x00",
      "mem_addr": 1638,
      "mem_bias_in": "0x0000000e",
      "mem_inp_in": "0x0000000e",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000e",
      "mem_wgt_in": "0x0000000e"
    },
    {
      "instr No.": 1639,
      "instr_in": "0x00",
      "mem_addr": 1639,
      "mem_bias_in": "0x00000005",
      "mem_inp_in": "0x00000005",
      "mem_mode": 3,
      "mem_uop_in": "0x00000005",
      "mem_wgt_in": "0x00000005"
    },
    {
      "instr No.": 1640,
      "instr_in": "0x00",
      "mem_addr": 1640,
      "mem_bias_in": "0x00000011",
      "mem_inp_in": "0x00000011",
      "mem_mode": 3,
      "mem_uop_in": "0x00000011",
      "mem_wgt_in": "0x00000011"
    },
    {
      "instr No.": 1641,
      "instr_in": "0x00",
      "mem_addr": 1641,
      "mem_bias_in": "0x00000007",
      "mem_inp_in": "0x00000007",
      "mem_mode": 3,
      "mem_uop_in": "0x00000007",
      "mem_wgt_in": "0x00000007"
    },
    {
      "instr No.": 1642,
      "instr_in": "0x00",
      "mem_addr": 1642,
      "mem_bias_in": "0x0000001d",
      "mem_inp_in": "0x0000001d",
      "mem_mode": 3,
      "mem_uop_in": "0x0000001d",
      "mem_wgt_in": "0x0000001d"
    },
    {
      "instr No.": 1643,
      "instr_in": "0x00",
      "mem_addr": 1643,
      "mem_bias_in": "0xfffffff7",
      "mem_inp_in": "0xfffffff7",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff7",
      "mem_wgt_in": "0xfffffff7"
    },
    {
      "instr No.": 1644,
      "instr_in": "0x00",
      "mem_addr": 1644,
      "mem_bias_in": "0xfffffff8",
      "mem_inp_in": "0xfffffff8",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff8",
      "mem_wgt_in": "0xfffffff8"
    },
    {
      "instr No.": 1645,
      "instr_in": "0x00",
      "mem_addr": 1645,
      "mem_bias_in": "0xfffffff4",
      "mem_inp_in": "0xfffffff4",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff4",
      "mem_wgt_in": "0xfffffff4"
    },
    {
      "instr No.": 1646,
      "instr_in": "0x00",
      "mem_addr": 1646,
      "mem_bias_in": "0xffffffe8",
      "mem_inp_in": "0xffffffe8",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe8",
      "mem_wgt_in": "0xffffffe8"
    },
    {
      "instr No.": 1647,
      "instr_in": "0x00",
      "mem_addr": 1647,
      "mem_bias_in": "0x00000011",
      "mem_inp_in": "0x00000011",
      "mem_mode": 3,
      "mem_uop_in": "0x00000011",
      "mem_wgt_in": "0x00000011"
    },
    {
      "instr No.": 1648,
      "instr_in": "0x00",
      "mem_addr": 1648,
      "mem_bias_in": "0x00000011",
      "mem_inp_in": "0x00000011",
      "mem_mode": 3,
      "mem_uop_in": "0x00000011",
      "mem_wgt_in": "0x00000011"
    },
    {
      "instr No.": 1649,
      "instr_in": "0x00",
      "mem_addr": 1649,
      "mem_bias_in": "0xffffffef",
      "mem_inp_in": "0xffffffef",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffef",
      "mem_wgt_in": "0xffffffef"
    },
    {
      "instr No.": 1650,
      "instr_in": "0x00",
      "mem_addr": 1650,
      "mem_bias_in": "0xffffffe2",
      "mem_inp_in": "0xffffffe2",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe2",
      "mem_wgt_in": "0xffffffe2"
    },
    {
      "instr No.": 1651,
      "instr_in": "0x00",
      "mem_addr": 1651,
      "mem_bias_in": "0x00000018",
      "mem_inp_in": "0x00000018",
      "mem_mode": 3,
      "mem_uop_in": "0x00000018",
      "mem_wgt_in": "0x00000018"
    },
    {
      "instr No.": 1652,
      "instr_in": "0x00",
      "mem_addr": 1652,
      "mem_bias_in": "0x0000001b",
      "mem_inp_in": "0x0000001b",
      "mem_mode": 3,
      "mem_uop_in": "0x0000001b",
      "mem_wgt_in": "0x0000001b"
    },
    {
      "instr No.": 1653,
      "instr_in": "0x00",
      "mem_addr": 1653,
      "mem_bias_in": "0xfffffff3",
      "mem_inp_in": "0xfffffff3",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff3",
      "mem_wgt_in": "0xfffffff3"
    },
    {
      "instr No.": 1654,
      "instr_in": "0x00",
      "mem_addr": 1654,
      "mem_bias_in": "0xffffffee",
      "mem_inp_in": "0xffffffee",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffee",
      "mem_wgt_in": "0xffffffee"
    },
    {
      "instr No.": 1655,
      "instr_in": "0x00",
      "mem_addr": 1655,
      "mem_bias_in": "0x00000014",
      "mem_inp_in": "0x00000014",
      "mem_mode": 3,
      "mem_uop_in": "0x00000014",
      "mem_wgt_in": "0x00000014"
    },
    {
      "instr No.": 1656,
      "instr_in": "0x00",
      "mem_addr": 1656,
      "mem_bias_in": "0x00000008",
      "mem_inp_in": "0x00000008",
      "mem_mode": 3,
      "mem_uop_in": "0x00000008",
      "mem_wgt_in": "0x00000008"
    },
    {
      "instr No.": 1657,
      "instr_in": "0x00",
      "mem_addr": 1657,
      "mem_bias_in": "0xffffffe7",
      "mem_inp_in": "0xffffffe7",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe7",
      "mem_wgt_in": "0xffffffe7"
    },
    {
      "instr No.": 1658,
      "instr_in": "0x00",
      "mem_addr": 1658,
      "mem_bias_in": "0x00000010",
      "mem_inp_in": "0x00000010",
      "mem_mode": 3,
      "mem_uop_in": "0x00000010",
      "mem_wgt_in": "0x00000010"
    },
    {
      "instr No.": 1659,
      "instr_in": "0x00",
      "mem_addr": 1659,
      "mem_bias_in": "0x00000013",
      "mem_inp_in": "0x00000013",
      "mem_mode": 3,
      "mem_uop_in": "0x00000013",
      "mem_wgt_in": "0x00000013"
    },
    {
      "instr No.": 1660,
      "instr_in": "0x00",
      "mem_addr": 1660,
      "mem_bias_in": "0x0000000f",
      "mem_inp_in": "0x0000000f",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000f",
      "mem_wgt_in": "0x0000000f"
    },
    {
      "instr No.": 1661,
      "instr_in": "0x00",
      "mem_addr": 1661,
      "mem_bias_in": "0x00000002",
      "mem_inp_in": "0x00000002",
      "mem_mode": 3,
      "mem_uop_in": "0x00000002",
      "mem_wgt_in": "0x00000002"
    },
    {
      "instr No.": 1662,
      "instr_in": "0x00",
      "mem_addr": 1662,
      "mem_bias_in": "0xffffffe6",
      "mem_inp_in": "0xffffffe6",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe6",
      "mem_wgt_in": "0xffffffe6"
    },
    {
      "instr No.": 1663,
      "instr_in": "0x00",
      "mem_addr": 1663,
      "mem_bias_in": "0xfffffff0",
      "mem_inp_in": "0xfffffff0",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff0",
      "mem_wgt_in": "0xfffffff0"
    },
    {
      "instr No.": 1664,
      "instr_in": "0x00",
      "mem_addr": 1664,
      "mem_bias_in": "0x00000001",
      "mem_inp_in": "0x00000001",
      "mem_mode": 3,
      "mem_uop_in": "0x00000001",
      "mem_wgt_in": "0x00000001"
    },
    {
      "instr No.": 1665,
      "instr_in": "0x00",
      "mem_addr": 1665,
      "mem_bias_in": "0xfffffff2",
      "mem_inp_in": "0xfffffff2",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff2",
      "mem_wgt_in": "0xfffffff2"
    },
    {
      "instr No.": 1666,
      "instr_in": "0x00",
      "mem_addr": 1666,
      "mem_bias_in": "0x0000001b",
      "mem_inp_in": "0x0000001b",
      "mem_mode": 3,
      "mem_uop_in": "0x0000001b",
      "mem_wgt_in": "0x0000001b"
    },
    {
      "instr No.": 1667,
      "instr_in": "0x00",
      "mem_addr": 1667,
      "mem_bias_in": "0x00000013",
      "mem_inp_in": "0x00000013",
      "mem_mode": 3,
      "mem_uop_in": "0x00000013",
      "mem_wgt_in": "0x00000013"
    },
    {
      "instr No.": 1668,
      "instr_in": "0x00",
      "mem_addr": 1668,
      "mem_bias_in": "0x0000001c",
      "mem_inp_in": "0x0000001c",
      "mem_mode": 3,
      "mem_uop_in": "0x0000001c",
      "mem_wgt_in": "0x0000001c"
    },
    {
      "instr No.": 1669,
      "instr_in": "0x00",
      "mem_addr": 1669,
      "mem_bias_in": "0xfffffffa",
      "mem_inp_in": "0xfffffffa",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffffa",
      "mem_wgt_in": "0xfffffffa"
    },
    {
      "instr No.": 1670,
      "instr_in": "0x00",
      "mem_addr": 1670,
      "mem_bias_in": "0x00000016",
      "mem_inp_in": "0x00000016",
      "mem_mode": 3,
      "mem_uop_in": "0x00000016",
      "mem_wgt_in": "0x00000016"
    },
    {
      "instr No.": 1671,
      "instr_in": "0x00",
      "mem_addr": 1671,
      "mem_bias_in": "0xfffffff6",
      "mem_inp_in": "0xfffffff6",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff6",
      "mem_wgt_in": "0xfffffff6"
    },
    {
      "instr No.": 1672,
      "instr_in": "0x00",
      "mem_addr": 1672,
      "mem_bias_in": "0xffffffe2",
      "mem_inp_in": "0xffffffe2",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe2",
      "mem_wgt_in": "0xffffffe2"
    },
    {
      "instr No.": 1673,
      "instr_in": "0x00",
      "mem_addr": 1673,
      "mem_bias_in": "0x0000001e",
      "mem_inp_in": "0x0000001e",
      "mem_mode": 3,
      "mem_uop_in": "0x0000001e",
      "mem_wgt_in": "0x0000001e"
    },
    {
      "instr No.": 1674,
      "instr_in": "0x00",
      "mem_addr": 1674,
      "mem_bias_in": "0xfffffff5",
      "mem_inp_in": "0xfffffff5",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff5",
      "mem_wgt_in": "0xfffffff5"
    },
    {
      "instr No.": 1675,
      "instr_in": "0x00",
      "mem_addr": 1675,
      "mem_bias_in": "0xffffffed",
      "mem_inp_in": "0xffffffed",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffed",
      "mem_wgt_in": "0xffffffed"
    },
    {
      "instr No.": 1676,
      "instr_in": "0x00",
      "mem_addr": 1676,
      "mem_bias_in": "0xffffffe7",
      "mem_inp_in": "0xffffffe7",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe7",
      "mem_wgt_in": "0xffffffe7"
    },
    {
      "instr No.": 1677,
      "instr_in": "0x00",
      "mem_addr": 1677,
      "mem_bias_in": "0x00000000",
      "mem_inp_in": "0x00000000",
      "mem_mode": 3,
      "mem_uop_in": "0x00000000",
      "mem_wgt_in": "0x00000000"
    },
    {
      "instr No.": 1678,
      "instr_in": "0x00",
      "mem_addr": 1678,
      "mem_bias_in": "0xfffffffc",
      "mem_inp_in": "0xfffffffc",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffffc",
      "mem_wgt_in": "0xfffffffc"
    },
    {
      "instr No.": 1679,
      "instr_in": "0x00",
      "mem_addr": 1679,
      "mem_bias_in": "0xffffffe3",
      "mem_inp_in": "0xffffffe3",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe3",
      "mem_wgt_in": "0xffffffe3"
    },
    {
      "instr No.": 1680,
      "instr_in": "0x00",
      "mem_addr": 1680,
      "mem_bias_in": "0xffffffed",
      "mem_inp_in": "0xffffffed",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffed",
      "mem_wgt_in": "0xffffffed"
    },
    {
      "instr No.": 1681,
      "instr_in": "0x00",
      "mem_addr": 1681,
      "mem_bias_in": "0x00000008",
      "mem_inp_in": "0x00000008",
      "mem_mode": 3,
      "mem_uop_in": "0x00000008",
      "mem_wgt_in": "0x00000008"
    },
    {
      "instr No.": 1682,
      "instr_in": "0x00",
      "mem_addr": 1682,
      "mem_bias_in": "0x0000000c",
      "mem_inp_in": "0x0000000c",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000c",
      "mem_wgt_in": "0x0000000c"
    },
    {
      "instr No.": 1683,
      "instr_in": "0x00",
      "mem_addr": 1683,
      "mem_bias_in": "0xffffffe4",
      "mem_inp_in": "0xffffffe4",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe4",
      "mem_wgt_in": "0xffffffe4"
    },
    {
      "instr No.": 1684,
      "instr_in": "0x00",
      "mem_addr": 1684,
      "mem_bias_in": "0xfffffff1",
      "mem_inp_in": "0xfffffff1",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff1",
      "mem_wgt_in": "0xfffffff1"
    },
    {
      "instr No.": 1685,
      "instr_in": "0x00",
      "mem_addr": 1685,
      "mem_bias_in": "0x00000005",
      "mem_inp_in": "0x00000005",
      "mem_mode": 3,
      "mem_uop_in": "0x00000005",
      "mem_wgt_in": "0x00000005"
    },
    {
      "instr No.": 1686,
      "instr_in": "0x00",
      "mem_addr": 1686,
      "mem_bias_in": "0x00000014",
      "mem_inp_in": "0x00000014",
      "mem_mode": 3,
      "mem_uop_in": "0x00000014",
      "mem_wgt_in": "0x00000014"
    },
    {
      "instr No.": 1687,
      "instr_in": "0x00",
      "mem_addr": 1687,
      "mem_bias_in": "0x0000001e",
      "mem_inp_in": "0x0000001e",
      "mem_mode": 3,
      "mem_uop_in": "0x0000001e",
      "mem_wgt_in": "0x0000001e"
    },
    {
      "instr No.": 1688,
      "instr_in": "0x00",
      "mem_addr": 1688,
      "mem_bias_in": "0x00000002",
      "mem_inp_in": "0x00000002",
      "mem_mode": 3,
      "mem_uop_in": "0x00000002",
      "mem_wgt_in": "0x00000002"
    },
    {
      "instr No.": 1689,
      "instr_in": "0x00",
      "mem_addr": 1689,
      "mem_bias_in": "0x00000016",
      "mem_inp_in": "0x00000016",
      "mem_mode": 3,
      "mem_uop_in": "0x00000016",
      "mem_wgt_in": "0x00000016"
    },
    {
      "instr No.": 1690,
      "instr_in": "0x00",
      "mem_addr": 1690,
      "mem_bias_in": "0x00000009",
      "mem_inp_in": "0x00000009",
      "mem_mode": 3,
      "mem_uop_in": "0x00000009",
      "mem_wgt_in": "0x00000009"
    },
    {
      "instr No.": 1691,
      "instr_in": "0x00",
      "mem_addr": 1691,
      "mem_bias_in": "0xffffffe5",
      "mem_inp_in": "0xffffffe5",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe5",
      "mem_wgt_in": "0xffffffe5"
    },
    {
      "instr No.": 1692,
      "instr_in": "0x00",
      "mem_addr": 1692,
      "mem_bias_in": "0x00000016",
      "mem_inp_in": "0x00000016",
      "mem_mode": 3,
      "mem_uop_in": "0x00000016",
      "mem_wgt_in": "0x00000016"
    },
    {
      "instr No.": 1693,
      "instr_in": "0x00",
      "mem_addr": 1693,
      "mem_bias_in": "0x00000007",
      "mem_inp_in": "0x00000007",
      "mem_mode": 3,
      "mem_uop_in": "0x00000007",
      "mem_wgt_in": "0x00000007"
    },
    {
      "instr No.": 1694,
      "instr_in": "0x00",
      "mem_addr": 1694,
      "mem_bias_in": "0x00000016",
      "mem_inp_in": "0x00000016",
      "mem_mode": 3,
      "mem_uop_in": "0x00000016",
      "mem_wgt_in": "0x00000016"
    },
    {
      "instr No.": 1695,
      "instr_in": "0x00",
      "mem_addr": 1695,
      "mem_bias_in": "0xfffffffb",
      "mem_inp_in": "0xfffffffb",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffffb",
      "mem_wgt_in": "0xfffffffb"
    },
    {
      "instr No.": 1696,
      "instr_in": "0x00",
      "mem_addr": 1696,
      "mem_bias_in": "0x0000001b",
      "mem_inp_in": "0x0000001b",
      "mem_mode": 3,
      "mem_uop_in": "0x0000001b",
      "mem_wgt_in": "0x0000001b"
    },
    {
      "instr No.": 1697,
      "instr_in": "0x00",
      "mem_addr": 1697,
      "mem_bias_in": "0xfffffffb",
      "mem_inp_in": "0xfffffffb",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffffb",
      "mem_wgt_in": "0xfffffffb"
    },
    {
      "instr No.": 1698,
      "instr_in": "0x00",
      "mem_addr": 1698,
      "mem_bias_in": "0x00000012",
      "mem_inp_in": "0x00000012",
      "mem_mode": 3,
      "mem_uop_in": "0x00000012",
      "mem_wgt_in": "0x00000012"
    },
    {
      "instr No.": 1699,
      "instr_in": "0x00",
      "mem_addr": 1699,
      "mem_bias_in": "0x0000000c",
      "mem_inp_in": "0x0000000c",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000c",
      "mem_wgt_in": "0x0000000c"
    },
    {
      "instr No.": 1700,
      "instr_in": "0x00",
      "mem_addr": 1700,
      "mem_bias_in": "0x0000000f",
      "mem_inp_in": "0x0000000f",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000f",
      "mem_wgt_in": "0x0000000f"
    },
    {
      "instr No.": 1701,
      "instr_in": "0x00",
      "mem_addr": 1701,
      "mem_bias_in": "0x0000000e",
      "mem_inp_in": "0x0000000e",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000e",
      "mem_wgt_in": "0x0000000e"
    },
    {
      "instr No.": 1702,
      "instr_in": "0x00",
      "mem_addr": 1702,
      "mem_bias_in": "0xfffffff5",
      "mem_inp_in": "0xfffffff5",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff5",
      "mem_wgt_in": "0xfffffff5"
    },
    {
      "instr No.": 1703,
      "instr_in": "0x00",
      "mem_addr": 1703,
      "mem_bias_in": "0xfffffffa",
      "mem_inp_in": "0xfffffffa",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffffa",
      "mem_wgt_in": "0xfffffffa"
    },
    {
      "instr No.": 1704,
      "instr_in": "0x00",
      "mem_addr": 1704,
      "mem_bias_in": "0x0000000f",
      "mem_inp_in": "0x0000000f",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000f",
      "mem_wgt_in": "0x0000000f"
    },
    {
      "instr No.": 1705,
      "instr_in": "0x00",
      "mem_addr": 1705,
      "mem_bias_in": "0xfffffff7",
      "mem_inp_in": "0xfffffff7",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff7",
      "mem_wgt_in": "0xfffffff7"
    },
    {
      "instr No.": 1706,
      "instr_in": "0x00",
      "mem_addr": 1706,
      "mem_bias_in": "0x00000009",
      "mem_inp_in": "0x00000009",
      "mem_mode": 3,
      "mem_uop_in": "0x00000009",
      "mem_wgt_in": "0x00000009"
    },
    {
      "instr No.": 1707,
      "instr_in": "0x00",
      "mem_addr": 1707,
      "mem_bias_in": "0x0000001e",
      "mem_inp_in": "0x0000001e",
      "mem_mode": 3,
      "mem_uop_in": "0x0000001e",
      "mem_wgt_in": "0x0000001e"
    },
    {
      "instr No.": 1708,
      "instr_in": "0x00",
      "mem_addr": 1708,
      "mem_bias_in": "0xfffffff0",
      "mem_inp_in": "0xfffffff0",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff0",
      "mem_wgt_in": "0xfffffff0"
    },
    {
      "instr No.": 1709,
      "instr_in": "0x00",
      "mem_addr": 1709,
      "mem_bias_in": "0xffffffef",
      "mem_inp_in": "0xffffffef",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffef",
      "mem_wgt_in": "0xffffffef"
    },
    {
      "instr No.": 1710,
      "instr_in": "0x00",
      "mem_addr": 1710,
      "mem_bias_in": "0xffffffe1",
      "mem_inp_in": "0xffffffe1",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe1",
      "mem_wgt_in": "0xffffffe1"
    },
    {
      "instr No.": 1711,
      "instr_in": "0x00",
      "mem_addr": 1711,
      "mem_bias_in": "0x00000008",
      "mem_inp_in": "0x00000008",
      "mem_mode": 3,
      "mem_uop_in": "0x00000008",
      "mem_wgt_in": "0x00000008"
    },
    {
      "instr No.": 1712,
      "instr_in": "0x00",
      "mem_addr": 1712,
      "mem_bias_in": "0x0000000f",
      "mem_inp_in": "0x0000000f",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000f",
      "mem_wgt_in": "0x0000000f"
    },
    {
      "instr No.": 1713,
      "instr_in": "0x00",
      "mem_addr": 1713,
      "mem_bias_in": "0x00000014",
      "mem_inp_in": "0x00000014",
      "mem_mode": 3,
      "mem_uop_in": "0x00000014",
      "mem_wgt_in": "0x00000014"
    },
    {
      "instr No.": 1714,
      "instr_in": "0x00",
      "mem_addr": 1714,
      "mem_bias_in": "0x0000000b",
      "mem_inp_in": "0x0000000b",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000b",
      "mem_wgt_in": "0x0000000b"
    },
    {
      "instr No.": 1715,
      "instr_in": "0x00",
      "mem_addr": 1715,
      "mem_bias_in": "0x0000000c",
      "mem_inp_in": "0x0000000c",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000c",
      "mem_wgt_in": "0x0000000c"
    },
    {
      "instr No.": 1716,
      "instr_in": "0x00",
      "mem_addr": 1716,
      "mem_bias_in": "0xffffffea",
      "mem_inp_in": "0xffffffea",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffea",
      "mem_wgt_in": "0xffffffea"
    },
    {
      "instr No.": 1717,
      "instr_in": "0x00",
      "mem_addr": 1717,
      "mem_bias_in": "0x0000000c",
      "mem_inp_in": "0x0000000c",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000c",
      "mem_wgt_in": "0x0000000c"
    },
    {
      "instr No.": 1718,
      "instr_in": "0x00",
      "mem_addr": 1718,
      "mem_bias_in": "0x00000006",
      "mem_inp_in": "0x00000006",
      "mem_mode": 3,
      "mem_uop_in": "0x00000006",
      "mem_wgt_in": "0x00000006"
    },
    {
      "instr No.": 1719,
      "instr_in": "0x00",
      "mem_addr": 1719,
      "mem_bias_in": "0xfffffffd",
      "mem_inp_in": "0xfffffffd",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffffd",
      "mem_wgt_in": "0xfffffffd"
    },
    {
      "instr No.": 1720,
      "instr_in": "0x00",
      "mem_addr": 1720,
      "mem_bias_in": "0xffffffec",
      "mem_inp_in": "0xffffffec",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffec",
      "mem_wgt_in": "0xffffffec"
    },
    {
      "instr No.": 1721,
      "instr_in": "0x00",
      "mem_addr": 1721,
      "mem_bias_in": "0xffffffea",
      "mem_inp_in": "0xffffffea",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffea",
      "mem_wgt_in": "0xffffffea"
    },
    {
      "instr No.": 1722,
      "instr_in": "0x00",
      "mem_addr": 1722,
      "mem_bias_in": "0xfffffff3",
      "mem_inp_in": "0xfffffff3",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff3",
      "mem_wgt_in": "0xfffffff3"
    },
    {
      "instr No.": 1723,
      "instr_in": "0x00",
      "mem_addr": 1723,
      "mem_bias_in": "0xfffffff7",
      "mem_inp_in": "0xfffffff7",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff7",
      "mem_wgt_in": "0xfffffff7"
    },
    {
      "instr No.": 1724,
      "instr_in": "0x00",
      "mem_addr": 1724,
      "mem_bias_in": "0x0000000a",
      "mem_inp_in": "0x0000000a",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000a",
      "mem_wgt_in": "0x0000000a"
    },
    {
      "instr No.": 1725,
      "instr_in": "0x00",
      "mem_addr": 1725,
      "mem_bias_in": "0x00000011",
      "mem_inp_in": "0x00000011",
      "mem_mode": 3,
      "mem_uop_in": "0x00000011",
      "mem_wgt_in": "0x00000011"
    },
    {
      "instr No.": 1726,
      "instr_in": "0x00",
      "mem_addr": 1726,
      "mem_bias_in": "0x0000000b",
      "mem_inp_in": "0x0000000b",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000b",
      "mem_wgt_in": "0x0000000b"
    },
    {
      "instr No.": 1727,
      "instr_in": "0x00",
      "mem_addr": 1727,
      "mem_bias_in": "0x0000001d",
      "mem_inp_in": "0x0000001d",
      "mem_mode": 3,
      "mem_uop_in": "0x0000001d",
      "mem_wgt_in": "0x0000001d"
    },
    {
      "instr No.": 1728,
      "instr_in": "0x00",
      "mem_addr": 1728,
      "mem_bias_in": "0x0000000f",
      "mem_inp_in": "0x0000000f",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000f",
      "mem_wgt_in": "0x0000000f"
    },
    {
      "instr No.": 1729,
      "instr_in": "0x00",
      "mem_addr": 1729,
      "mem_bias_in": "0x0000001b",
      "mem_inp_in": "0x0000001b",
      "mem_mode": 3,
      "mem_uop_in": "0x0000001b",
      "mem_wgt_in": "0x0000001b"
    },
    {
      "instr No.": 1730,
      "instr_in": "0x00",
      "mem_addr": 1730,
      "mem_bias_in": "0x00000014",
      "mem_inp_in": "0x00000014",
      "mem_mode": 3,
      "mem_uop_in": "0x00000014",
      "mem_wgt_in": "0x00000014"
    },
    {
      "instr No.": 1731,
      "instr_in": "0x00",
      "mem_addr": 1731,
      "mem_bias_in": "0xffffffe6",
      "mem_inp_in": "0xffffffe6",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe6",
      "mem_wgt_in": "0xffffffe6"
    },
    {
      "instr No.": 1732,
      "instr_in": "0x00",
      "mem_addr": 1732,
      "mem_bias_in": "0xfffffff8",
      "mem_inp_in": "0xfffffff8",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff8",
      "mem_wgt_in": "0xfffffff8"
    },
    {
      "instr No.": 1733,
      "instr_in": "0x00",
      "mem_addr": 1733,
      "mem_bias_in": "0xfffffff9",
      "mem_inp_in": "0xfffffff9",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff9",
      "mem_wgt_in": "0xfffffff9"
    },
    {
      "instr No.": 1734,
      "instr_in": "0x00",
      "mem_addr": 1734,
      "mem_bias_in": "0x00000014",
      "mem_inp_in": "0x00000014",
      "mem_mode": 3,
      "mem_uop_in": "0x00000014",
      "mem_wgt_in": "0x00000014"
    },
    {
      "instr No.": 1735,
      "instr_in": "0x00",
      "mem_addr": 1735,
      "mem_bias_in": "0x00000018",
      "mem_inp_in": "0x00000018",
      "mem_mode": 3,
      "mem_uop_in": "0x00000018",
      "mem_wgt_in": "0x00000018"
    },
    {
      "instr No.": 1736,
      "instr_in": "0x00",
      "mem_addr": 1736,
      "mem_bias_in": "0x00000000",
      "mem_inp_in": "0x00000000",
      "mem_mode": 3,
      "mem_uop_in": "0x00000000",
      "mem_wgt_in": "0x00000000"
    },
    {
      "instr No.": 1737,
      "instr_in": "0x00",
      "mem_addr": 1737,
      "mem_bias_in": "0x00000018",
      "mem_inp_in": "0x00000018",
      "mem_mode": 3,
      "mem_uop_in": "0x00000018",
      "mem_wgt_in": "0x00000018"
    },
    {
      "instr No.": 1738,
      "instr_in": "0x00",
      "mem_addr": 1738,
      "mem_bias_in": "0x00000002",
      "mem_inp_in": "0x00000002",
      "mem_mode": 3,
      "mem_uop_in": "0x00000002",
      "mem_wgt_in": "0x00000002"
    },
    {
      "instr No.": 1739,
      "instr_in": "0x00",
      "mem_addr": 1739,
      "mem_bias_in": "0x00000011",
      "mem_inp_in": "0x00000011",
      "mem_mode": 3,
      "mem_uop_in": "0x00000011",
      "mem_wgt_in": "0x00000011"
    },
    {
      "instr No.": 1740,
      "instr_in": "0x00",
      "mem_addr": 1740,
      "mem_bias_in": "0xfffffff9",
      "mem_inp_in": "0xfffffff9",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff9",
      "mem_wgt_in": "0xfffffff9"
    },
    {
      "instr No.": 1741,
      "instr_in": "0x00",
      "mem_addr": 1741,
      "mem_bias_in": "0x00000007",
      "mem_inp_in": "0x00000007",
      "mem_mode": 3,
      "mem_uop_in": "0x00000007",
      "mem_wgt_in": "0x00000007"
    },
    {
      "instr No.": 1742,
      "instr_in": "0x00",
      "mem_addr": 1742,
      "mem_bias_in": "0x00000000",
      "mem_inp_in": "0x00000000",
      "mem_mode": 3,
      "mem_uop_in": "0x00000000",
      "mem_wgt_in": "0x00000000"
    },
    {
      "instr No.": 1743,
      "instr_in": "0x00",
      "mem_addr": 1743,
      "mem_bias_in": "0x0000000a",
      "mem_inp_in": "0x0000000a",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000a",
      "mem_wgt_in": "0x0000000a"
    },
    {
      "instr No.": 1744,
      "instr_in": "0x00",
      "mem_addr": 1744,
      "mem_bias_in": "0xffffffe0",
      "mem_inp_in": "0xffffffe0",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe0",
      "mem_wgt_in": "0xffffffe0"
    },
    {
      "instr No.": 1745,
      "instr_in": "0x00",
      "mem_addr": 1745,
      "mem_bias_in": "0x0000001a",
      "mem_inp_in": "0x0000001a",
      "mem_mode": 3,
      "mem_uop_in": "0x0000001a",
      "mem_wgt_in": "0x0000001a"
    },
    {
      "instr No.": 1746,
      "instr_in": "0x00",
      "mem_addr": 1746,
      "mem_bias_in": "0x0000000a",
      "mem_inp_in": "0x0000000a",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000a",
      "mem_wgt_in": "0x0000000a"
    },
    {
      "instr No.": 1747,
      "instr_in": "0x00",
      "mem_addr": 1747,
      "mem_bias_in": "0x0000001a",
      "mem_inp_in": "0x0000001a",
      "mem_mode": 3,
      "mem_uop_in": "0x0000001a",
      "mem_wgt_in": "0x0000001a"
    },
    {
      "instr No.": 1748,
      "instr_in": "0x00",
      "mem_addr": 1748,
      "mem_bias_in": "0xffffffed",
      "mem_inp_in": "0xffffffed",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffed",
      "mem_wgt_in": "0xffffffed"
    },
    {
      "instr No.": 1749,
      "instr_in": "0x00",
      "mem_addr": 1749,
      "mem_bias_in": "0x0000000d",
      "mem_inp_in": "0x0000000d",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000d",
      "mem_wgt_in": "0x0000000d"
    },
    {
      "instr No.": 1750,
      "instr_in": "0x00",
      "mem_addr": 1750,
      "mem_bias_in": "0xffffffeb",
      "mem_inp_in": "0xffffffeb",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffeb",
      "mem_wgt_in": "0xffffffeb"
    },
    {
      "instr No.": 1751,
      "instr_in": "0x00",
      "mem_addr": 1751,
      "mem_bias_in": "0xfffffffc",
      "mem_inp_in": "0xfffffffc",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffffc",
      "mem_wgt_in": "0xfffffffc"
    },
    {
      "instr No.": 1752,
      "instr_in": "0x00",
      "mem_addr": 1752,
      "mem_bias_in": "0xffffffee",
      "mem_inp_in": "0xffffffee",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffee",
      "mem_wgt_in": "0xffffffee"
    },
    {
      "instr No.": 1753,
      "instr_in": "0x00",
      "mem_addr": 1753,
      "mem_bias_in": "0xffffffea",
      "mem_inp_in": "0xffffffea",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffea",
      "mem_wgt_in": "0xffffffea"
    },
    {
      "instr No.": 1754,
      "instr_in": "0x00",
      "mem_addr": 1754,
      "mem_bias_in": "0xfffffff5",
      "mem_inp_in": "0xfffffff5",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff5",
      "mem_wgt_in": "0xfffffff5"
    },
    {
      "instr No.": 1755,
      "instr_in": "0x00",
      "mem_addr": 1755,
      "mem_bias_in": "0x0000000f",
      "mem_inp_in": "0x0000000f",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000f",
      "mem_wgt_in": "0x0000000f"
    },
    {
      "instr No.": 1756,
      "instr_in": "0x00",
      "mem_addr": 1756,
      "mem_bias_in": "0x00000012",
      "mem_inp_in": "0x00000012",
      "mem_mode": 3,
      "mem_uop_in": "0x00000012",
      "mem_wgt_in": "0x00000012"
    },
    {
      "instr No.": 1757,
      "instr_in": "0x00",
      "mem_addr": 1757,
      "mem_bias_in": "0xffffffe9",
      "mem_inp_in": "0xffffffe9",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe9",
      "mem_wgt_in": "0xffffffe9"
    },
    {
      "instr No.": 1758,
      "instr_in": "0x00",
      "mem_addr": 1758,
      "mem_bias_in": "0xffffffed",
      "mem_inp_in": "0xffffffed",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffed",
      "mem_wgt_in": "0xffffffed"
    },
    {
      "instr No.": 1759,
      "instr_in": "0x00",
      "mem_addr": 1759,
      "mem_bias_in": "0xffffffe0",
      "mem_inp_in": "0xffffffe0",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe0",
      "mem_wgt_in": "0xffffffe0"
    },
    {
      "instr No.": 1760,
      "instr_in": "0x00",
      "mem_addr": 1760,
      "mem_bias_in": "0x00000005",
      "mem_inp_in": "0x00000005",
      "mem_mode": 3,
      "mem_uop_in": "0x00000005",
      "mem_wgt_in": "0x00000005"
    },
    {
      "instr No.": 1761,
      "instr_in": "0x00",
      "mem_addr": 1761,
      "mem_bias_in": "0x0000001a",
      "mem_inp_in": "0x0000001a",
      "mem_mode": 3,
      "mem_uop_in": "0x0000001a",
      "mem_wgt_in": "0x0000001a"
    },
    {
      "instr No.": 1762,
      "instr_in": "0x00",
      "mem_addr": 1762,
      "mem_bias_in": "0x00000009",
      "mem_inp_in": "0x00000009",
      "mem_mode": 3,
      "mem_uop_in": "0x00000009",
      "mem_wgt_in": "0x00000009"
    },
    {
      "instr No.": 1763,
      "instr_in": "0x00",
      "mem_addr": 1763,
      "mem_bias_in": "0xffffffea",
      "mem_inp_in": "0xffffffea",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffea",
      "mem_wgt_in": "0xffffffea"
    },
    {
      "instr No.": 1764,
      "instr_in": "0x00",
      "mem_addr": 1764,
      "mem_bias_in": "0x00000000",
      "mem_inp_in": "0x00000000",
      "mem_mode": 3,
      "mem_uop_in": "0x00000000",
      "mem_wgt_in": "0x00000000"
    },
    {
      "instr No.": 1765,
      "instr_in": "0x00",
      "mem_addr": 1765,
      "mem_bias_in": "0x00000003",
      "mem_inp_in": "0x00000003",
      "mem_mode": 3,
      "mem_uop_in": "0x00000003",
      "mem_wgt_in": "0x00000003"
    },
    {
      "instr No.": 1766,
      "instr_in": "0x00",
      "mem_addr": 1766,
      "mem_bias_in": "0x0000001a",
      "mem_inp_in": "0x0000001a",
      "mem_mode": 3,
      "mem_uop_in": "0x0000001a",
      "mem_wgt_in": "0x0000001a"
    },
    {
      "instr No.": 1767,
      "instr_in": "0x00",
      "mem_addr": 1767,
      "mem_bias_in": "0x00000018",
      "mem_inp_in": "0x00000018",
      "mem_mode": 3,
      "mem_uop_in": "0x00000018",
      "mem_wgt_in": "0x00000018"
    },
    {
      "instr No.": 1768,
      "instr_in": "0x00",
      "mem_addr": 1768,
      "mem_bias_in": "0x0000001c",
      "mem_inp_in": "0x0000001c",
      "mem_mode": 3,
      "mem_uop_in": "0x0000001c",
      "mem_wgt_in": "0x0000001c"
    },
    {
      "instr No.": 1769,
      "instr_in": "0x00",
      "mem_addr": 1769,
      "mem_bias_in": "0x00000009",
      "mem_inp_in": "0x00000009",
      "mem_mode": 3,
      "mem_uop_in": "0x00000009",
      "mem_wgt_in": "0x00000009"
    },
    {
      "instr No.": 1770,
      "instr_in": "0x00",
      "mem_addr": 1770,
      "mem_bias_in": "0x00000007",
      "mem_inp_in": "0x00000007",
      "mem_mode": 3,
      "mem_uop_in": "0x00000007",
      "mem_wgt_in": "0x00000007"
    },
    {
      "instr No.": 1771,
      "instr_in": "0x00",
      "mem_addr": 1771,
      "mem_bias_in": "0x00000010",
      "mem_inp_in": "0x00000010",
      "mem_mode": 3,
      "mem_uop_in": "0x00000010",
      "mem_wgt_in": "0x00000010"
    },
    {
      "instr No.": 1772,
      "instr_in": "0x00",
      "mem_addr": 1772,
      "mem_bias_in": "0xffffffeb",
      "mem_inp_in": "0xffffffeb",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffeb",
      "mem_wgt_in": "0xffffffeb"
    },
    {
      "instr No.": 1773,
      "instr_in": "0x00",
      "mem_addr": 1773,
      "mem_bias_in": "0x00000011",
      "mem_inp_in": "0x00000011",
      "mem_mode": 3,
      "mem_uop_in": "0x00000011",
      "mem_wgt_in": "0x00000011"
    },
    {
      "instr No.": 1774,
      "instr_in": "0x00",
      "mem_addr": 1774,
      "mem_bias_in": "0x00000000",
      "mem_inp_in": "0x00000000",
      "mem_mode": 3,
      "mem_uop_in": "0x00000000",
      "mem_wgt_in": "0x00000000"
    },
    {
      "instr No.": 1775,
      "instr_in": "0x00",
      "mem_addr": 1775,
      "mem_bias_in": "0xfffffff0",
      "mem_inp_in": "0xfffffff0",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff0",
      "mem_wgt_in": "0xfffffff0"
    },
    {
      "instr No.": 1776,
      "instr_in": "0x00",
      "mem_addr": 1776,
      "mem_bias_in": "0x00000006",
      "mem_inp_in": "0x00000006",
      "mem_mode": 3,
      "mem_uop_in": "0x00000006",
      "mem_wgt_in": "0x00000006"
    },
    {
      "instr No.": 1777,
      "instr_in": "0x00",
      "mem_addr": 1777,
      "mem_bias_in": "0xffffffe3",
      "mem_inp_in": "0xffffffe3",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe3",
      "mem_wgt_in": "0xffffffe3"
    },
    {
      "instr No.": 1778,
      "instr_in": "0x00",
      "mem_addr": 1778,
      "mem_bias_in": "0xffffffee",
      "mem_inp_in": "0xffffffee",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffee",
      "mem_wgt_in": "0xffffffee"
    },
    {
      "instr No.": 1779,
      "instr_in": "0x00",
      "mem_addr": 1779,
      "mem_bias_in": "0x00000015",
      "mem_inp_in": "0x00000015",
      "mem_mode": 3,
      "mem_uop_in": "0x00000015",
      "mem_wgt_in": "0x00000015"
    },
    {
      "instr No.": 1780,
      "instr_in": "0x00",
      "mem_addr": 1780,
      "mem_bias_in": "0xffffffe4",
      "mem_inp_in": "0xffffffe4",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe4",
      "mem_wgt_in": "0xffffffe4"
    },
    {
      "instr No.": 1781,
      "instr_in": "0x00",
      "mem_addr": 1781,
      "mem_bias_in": "0x00000013",
      "mem_inp_in": "0x00000013",
      "mem_mode": 3,
      "mem_uop_in": "0x00000013",
      "mem_wgt_in": "0x00000013"
    },
    {
      "instr No.": 1782,
      "instr_in": "0x00",
      "mem_addr": 1782,
      "mem_bias_in": "0xffffffec",
      "mem_inp_in": "0xffffffec",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffec",
      "mem_wgt_in": "0xffffffec"
    },
    {
      "instr No.": 1783,
      "instr_in": "0x00",
      "mem_addr": 1783,
      "mem_bias_in": "0xffffffe0",
      "mem_inp_in": "0xffffffe0",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe0",
      "mem_wgt_in": "0xffffffe0"
    },
    {
      "instr No.": 1784,
      "instr_in": "0x00",
      "mem_addr": 1784,
      "mem_bias_in": "0xfffffff0",
      "mem_inp_in": "0xfffffff0",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff0",
      "mem_wgt_in": "0xfffffff0"
    },
    {
      "instr No.": 1785,
      "instr_in": "0x00",
      "mem_addr": 1785,
      "mem_bias_in": "0x0000001f",
      "mem_inp_in": "0x0000001f",
      "mem_mode": 3,
      "mem_uop_in": "0x0000001f",
      "mem_wgt_in": "0x0000001f"
    },
    {
      "instr No.": 1786,
      "instr_in": "0x00",
      "mem_addr": 1786,
      "mem_bias_in": "0xfffffff7",
      "mem_inp_in": "0xfffffff7",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff7",
      "mem_wgt_in": "0xfffffff7"
    },
    {
      "instr No.": 1787,
      "instr_in": "0x00",
      "mem_addr": 1787,
      "mem_bias_in": "0xfffffff7",
      "mem_inp_in": "0xfffffff7",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff7",
      "mem_wgt_in": "0xfffffff7"
    },
    {
      "instr No.": 1788,
      "instr_in": "0x00",
      "mem_addr": 1788,
      "mem_bias_in": "0x00000018",
      "mem_inp_in": "0x00000018",
      "mem_mode": 3,
      "mem_uop_in": "0x00000018",
      "mem_wgt_in": "0x00000018"
    },
    {
      "instr No.": 1789,
      "instr_in": "0x00",
      "mem_addr": 1789,
      "mem_bias_in": "0x00000017",
      "mem_inp_in": "0x00000017",
      "mem_mode": 3,
      "mem_uop_in": "0x00000017",
      "mem_wgt_in": "0x00000017"
    },
    {
      "instr No.": 1790,
      "instr_in": "0x00",
      "mem_addr": 1790,
      "mem_bias_in": "0xffffffe5",
      "mem_inp_in": "0xffffffe5",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe5",
      "mem_wgt_in": "0xffffffe5"
    },
    {
      "instr No.": 1791,
      "instr_in": "0x00",
      "mem_addr": 1791,
      "mem_bias_in": "0x0000000b",
      "mem_inp_in": "0x0000000b",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000b",
      "mem_wgt_in": "0x0000000b"
    },
    {
      "instr No.": 1792,
      "instr_in": "0x00",
      "mem_addr": 1792,
      "mem_bias_in": "0xffffffe5",
      "mem_inp_in": "0xffffffe5",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe5",
      "mem_wgt_in": "0xffffffe5"
    },
    {
      "instr No.": 1793,
      "instr_in": "0x00",
      "mem_addr": 1793,
      "mem_bias_in": "0xffffffff",
      "mem_inp_in": "0xffffffff",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffff",
      "mem_wgt_in": "0xffffffff"
    },
    {
      "instr No.": 1794,
      "instr_in": "0x00",
      "mem_addr": 1794,
      "mem_bias_in": "0x00000017",
      "mem_inp_in": "0x00000017",
      "mem_mode": 3,
      "mem_uop_in": "0x00000017",
      "mem_wgt_in": "0x00000017"
    },
    {
      "instr No.": 1795,
      "instr_in": "0x00",
      "mem_addr": 1795,
      "mem_bias_in": "0x0000001e",
      "mem_inp_in": "0x0000001e",
      "mem_mode": 3,
      "mem_uop_in": "0x0000001e",
      "mem_wgt_in": "0x0000001e"
    },
    {
      "instr No.": 1796,
      "instr_in": "0x00",
      "mem_addr": 1796,
      "mem_bias_in": "0x0000000f",
      "mem_inp_in": "0x0000000f",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000f",
      "mem_wgt_in": "0x0000000f"
    },
    {
      "instr No.": 1797,
      "instr_in": "0x00",
      "mem_addr": 1797,
      "mem_bias_in": "0xfffffff6",
      "mem_inp_in": "0xfffffff6",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff6",
      "mem_wgt_in": "0xfffffff6"
    },
    {
      "instr No.": 1798,
      "instr_in": "0x00",
      "mem_addr": 1798,
      "mem_bias_in": "0xffffffef",
      "mem_inp_in": "0xffffffef",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffef",
      "mem_wgt_in": "0xffffffef"
    },
    {
      "instr No.": 1799,
      "instr_in": "0x00",
      "mem_addr": 1799,
      "mem_bias_in": "0x00000003",
      "mem_inp_in": "0x00000003",
      "mem_mode": 3,
      "mem_uop_in": "0x00000003",
      "mem_wgt_in": "0x00000003"
    },
    {
      "instr No.": 1800,
      "instr_in": "0x00",
      "mem_addr": 1800,
      "mem_bias_in": "0x0000000d",
      "mem_inp_in": "0x0000000d",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000d",
      "mem_wgt_in": "0x0000000d"
    },
    {
      "instr No.": 1801,
      "instr_in": "0x00",
      "mem_addr": 1801,
      "mem_bias_in": "0x00000014",
      "mem_inp_in": "0x00000014",
      "mem_mode": 3,
      "mem_uop_in": "0x00000014",
      "mem_wgt_in": "0x00000014"
    },
    {
      "instr No.": 1802,
      "instr_in": "0x00",
      "mem_addr": 1802,
      "mem_bias_in": "0x00000001",
      "mem_inp_in": "0x00000001",
      "mem_mode": 3,
      "mem_uop_in": "0x00000001",
      "mem_wgt_in": "0x00000001"
    },
    {
      "instr No.": 1803,
      "instr_in": "0x00",
      "mem_addr": 1803,
      "mem_bias_in": "0xffffffe3",
      "mem_inp_in": "0xffffffe3",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe3",
      "mem_wgt_in": "0xffffffe3"
    },
    {
      "instr No.": 1804,
      "instr_in": "0x00",
      "mem_addr": 1804,
      "mem_bias_in": "0xffffffee",
      "mem_inp_in": "0xffffffee",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffee",
      "mem_wgt_in": "0xffffffee"
    },
    {
      "instr No.": 1805,
      "instr_in": "0x00",
      "mem_addr": 1805,
      "mem_bias_in": "0x00000014",
      "mem_inp_in": "0x00000014",
      "mem_mode": 3,
      "mem_uop_in": "0x00000014",
      "mem_wgt_in": "0x00000014"
    },
    {
      "instr No.": 1806,
      "instr_in": "0x00",
      "mem_addr": 1806,
      "mem_bias_in": "0x0000000a",
      "mem_inp_in": "0x0000000a",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000a",
      "mem_wgt_in": "0x0000000a"
    },
    {
      "instr No.": 1807,
      "instr_in": "0x00",
      "mem_addr": 1807,
      "mem_bias_in": "0x00000002",
      "mem_inp_in": "0x00000002",
      "mem_mode": 3,
      "mem_uop_in": "0x00000002",
      "mem_wgt_in": "0x00000002"
    },
    {
      "instr No.": 1808,
      "instr_in": "0x00",
      "mem_addr": 1808,
      "mem_bias_in": "0xffffffea",
      "mem_inp_in": "0xffffffea",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffea",
      "mem_wgt_in": "0xffffffea"
    },
    {
      "instr No.": 1809,
      "instr_in": "0x00",
      "mem_addr": 1809,
      "mem_bias_in": "0xfffffff7",
      "mem_inp_in": "0xfffffff7",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff7",
      "mem_wgt_in": "0xfffffff7"
    },
    {
      "instr No.": 1810,
      "instr_in": "0x00",
      "mem_addr": 1810,
      "mem_bias_in": "0xffffffe1",
      "mem_inp_in": "0xffffffe1",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe1",
      "mem_wgt_in": "0xffffffe1"
    },
    {
      "instr No.": 1811,
      "instr_in": "0x00",
      "mem_addr": 1811,
      "mem_bias_in": "0x00000006",
      "mem_inp_in": "0x00000006",
      "mem_mode": 3,
      "mem_uop_in": "0x00000006",
      "mem_wgt_in": "0x00000006"
    },
    {
      "instr No.": 1812,
      "instr_in": "0x00",
      "mem_addr": 1812,
      "mem_bias_in": "0xfffffff6",
      "mem_inp_in": "0xfffffff6",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff6",
      "mem_wgt_in": "0xfffffff6"
    },
    {
      "instr No.": 1813,
      "instr_in": "0x00",
      "mem_addr": 1813,
      "mem_bias_in": "0xffffffe4",
      "mem_inp_in": "0xffffffe4",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe4",
      "mem_wgt_in": "0xffffffe4"
    },
    {
      "instr No.": 1814,
      "instr_in": "0x00",
      "mem_addr": 1814,
      "mem_bias_in": "0xfffffff0",
      "mem_inp_in": "0xfffffff0",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff0",
      "mem_wgt_in": "0xfffffff0"
    },
    {
      "instr No.": 1815,
      "instr_in": "0x00",
      "mem_addr": 1815,
      "mem_bias_in": "0xfffffff2",
      "mem_inp_in": "0xfffffff2",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff2",
      "mem_wgt_in": "0xfffffff2"
    },
    {
      "instr No.": 1816,
      "instr_in": "0x00",
      "mem_addr": 1816,
      "mem_bias_in": "0x00000019",
      "mem_inp_in": "0x00000019",
      "mem_mode": 3,
      "mem_uop_in": "0x00000019",
      "mem_wgt_in": "0x00000019"
    },
    {
      "instr No.": 1817,
      "instr_in": "0x00",
      "mem_addr": 1817,
      "mem_bias_in": "0x00000011",
      "mem_inp_in": "0x00000011",
      "mem_mode": 3,
      "mem_uop_in": "0x00000011",
      "mem_wgt_in": "0x00000011"
    },
    {
      "instr No.": 1818,
      "instr_in": "0x00",
      "mem_addr": 1818,
      "mem_bias_in": "0xffffffe2",
      "mem_inp_in": "0xffffffe2",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe2",
      "mem_wgt_in": "0xffffffe2"
    },
    {
      "instr No.": 1819,
      "instr_in": "0x00",
      "mem_addr": 1819,
      "mem_bias_in": "0xfffffff5",
      "mem_inp_in": "0xfffffff5",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff5",
      "mem_wgt_in": "0xfffffff5"
    },
    {
      "instr No.": 1820,
      "instr_in": "0x00",
      "mem_addr": 1820,
      "mem_bias_in": "0x00000002",
      "mem_inp_in": "0x00000002",
      "mem_mode": 3,
      "mem_uop_in": "0x00000002",
      "mem_wgt_in": "0x00000002"
    },
    {
      "instr No.": 1821,
      "instr_in": "0x00",
      "mem_addr": 1821,
      "mem_bias_in": "0xffffffe2",
      "mem_inp_in": "0xffffffe2",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe2",
      "mem_wgt_in": "0xffffffe2"
    },
    {
      "instr No.": 1822,
      "instr_in": "0x00",
      "mem_addr": 1822,
      "mem_bias_in": "0x0000001a",
      "mem_inp_in": "0x0000001a",
      "mem_mode": 3,
      "mem_uop_in": "0x0000001a",
      "mem_wgt_in": "0x0000001a"
    },
    {
      "instr No.": 1823,
      "instr_in": "0x00",
      "mem_addr": 1823,
      "mem_bias_in": "0xffffffe7",
      "mem_inp_in": "0xffffffe7",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe7",
      "mem_wgt_in": "0xffffffe7"
    },
    {
      "instr No.": 1824,
      "instr_in": "0x00",
      "mem_addr": 1824,
      "mem_bias_in": "0x00000017",
      "mem_inp_in": "0x00000017",
      "mem_mode": 3,
      "mem_uop_in": "0x00000017",
      "mem_wgt_in": "0x00000017"
    },
    {
      "instr No.": 1825,
      "instr_in": "0x00",
      "mem_addr": 1825,
      "mem_bias_in": "0x00000014",
      "mem_inp_in": "0x00000014",
      "mem_mode": 3,
      "mem_uop_in": "0x00000014",
      "mem_wgt_in": "0x00000014"
    },
    {
      "instr No.": 1826,
      "instr_in": "0x00",
      "mem_addr": 1826,
      "mem_bias_in": "0xffffffe9",
      "mem_inp_in": "0xffffffe9",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe9",
      "mem_wgt_in": "0xffffffe9"
    },
    {
      "instr No.": 1827,
      "instr_in": "0x00",
      "mem_addr": 1827,
      "mem_bias_in": "0x0000000c",
      "mem_inp_in": "0x0000000c",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000c",
      "mem_wgt_in": "0x0000000c"
    },
    {
      "instr No.": 1828,
      "instr_in": "0x00",
      "mem_addr": 1828,
      "mem_bias_in": "0x0000000d",
      "mem_inp_in": "0x0000000d",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000d",
      "mem_wgt_in": "0x0000000d"
    },
    {
      "instr No.": 1829,
      "instr_in": "0x00",
      "mem_addr": 1829,
      "mem_bias_in": "0x00000018",
      "mem_inp_in": "0x00000018",
      "mem_mode": 3,
      "mem_uop_in": "0x00000018",
      "mem_wgt_in": "0x00000018"
    },
    {
      "instr No.": 1830,
      "instr_in": "0x00",
      "mem_addr": 1830,
      "mem_bias_in": "0xfffffffc",
      "mem_inp_in": "0xfffffffc",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffffc",
      "mem_wgt_in": "0xfffffffc"
    },
    {
      "instr No.": 1831,
      "instr_in": "0x00",
      "mem_addr": 1831,
      "mem_bias_in": "0x0000001f",
      "mem_inp_in": "0x0000001f",
      "mem_mode": 3,
      "mem_uop_in": "0x0000001f",
      "mem_wgt_in": "0x0000001f"
    },
    {
      "instr No.": 1832,
      "instr_in": "0x00",
      "mem_addr": 1832,
      "mem_bias_in": "0xfffffffa",
      "mem_inp_in": "0xfffffffa",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffffa",
      "mem_wgt_in": "0xfffffffa"
    },
    {
      "instr No.": 1833,
      "instr_in": "0x00",
      "mem_addr": 1833,
      "mem_bias_in": "0xffffffff",
      "mem_inp_in": "0xffffffff",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffff",
      "mem_wgt_in": "0xffffffff"
    },
    {
      "instr No.": 1834,
      "instr_in": "0x00",
      "mem_addr": 1834,
      "mem_bias_in": "0x00000017",
      "mem_inp_in": "0x00000017",
      "mem_mode": 3,
      "mem_uop_in": "0x00000017",
      "mem_wgt_in": "0x00000017"
    },
    {
      "instr No.": 1835,
      "instr_in": "0x00",
      "mem_addr": 1835,
      "mem_bias_in": "0x00000010",
      "mem_inp_in": "0x00000010",
      "mem_mode": 3,
      "mem_uop_in": "0x00000010",
      "mem_wgt_in": "0x00000010"
    },
    {
      "instr No.": 1836,
      "instr_in": "0x00",
      "mem_addr": 1836,
      "mem_bias_in": "0xffffffea",
      "mem_inp_in": "0xffffffea",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffea",
      "mem_wgt_in": "0xffffffea"
    },
    {
      "instr No.": 1837,
      "instr_in": "0x00",
      "mem_addr": 1837,
      "mem_bias_in": "0x0000001a",
      "mem_inp_in": "0x0000001a",
      "mem_mode": 3,
      "mem_uop_in": "0x0000001a",
      "mem_wgt_in": "0x0000001a"
    },
    {
      "instr No.": 1838,
      "instr_in": "0x00",
      "mem_addr": 1838,
      "mem_bias_in": "0x00000005",
      "mem_inp_in": "0x00000005",
      "mem_mode": 3,
      "mem_uop_in": "0x00000005",
      "mem_wgt_in": "0x00000005"
    },
    {
      "instr No.": 1839,
      "instr_in": "0x00",
      "mem_addr": 1839,
      "mem_bias_in": "0x00000009",
      "mem_inp_in": "0x00000009",
      "mem_mode": 3,
      "mem_uop_in": "0x00000009",
      "mem_wgt_in": "0x00000009"
    },
    {
      "instr No.": 1840,
      "instr_in": "0x00",
      "mem_addr": 1840,
      "mem_bias_in": "0xfffffff4",
      "mem_inp_in": "0xfffffff4",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff4",
      "mem_wgt_in": "0xfffffff4"
    },
    {
      "instr No.": 1841,
      "instr_in": "0x00",
      "mem_addr": 1841,
      "mem_bias_in": "0x0000001e",
      "mem_inp_in": "0x0000001e",
      "mem_mode": 3,
      "mem_uop_in": "0x0000001e",
      "mem_wgt_in": "0x0000001e"
    },
    {
      "instr No.": 1842,
      "instr_in": "0x00",
      "mem_addr": 1842,
      "mem_bias_in": "0x0000000b",
      "mem_inp_in": "0x0000000b",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000b",
      "mem_wgt_in": "0x0000000b"
    },
    {
      "instr No.": 1843,
      "instr_in": "0x00",
      "mem_addr": 1843,
      "mem_bias_in": "0xfffffff3",
      "mem_inp_in": "0xfffffff3",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff3",
      "mem_wgt_in": "0xfffffff3"
    },
    {
      "instr No.": 1844,
      "instr_in": "0x00",
      "mem_addr": 1844,
      "mem_bias_in": "0x0000000a",
      "mem_inp_in": "0x0000000a",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000a",
      "mem_wgt_in": "0x0000000a"
    },
    {
      "instr No.": 1845,
      "instr_in": "0x00",
      "mem_addr": 1845,
      "mem_bias_in": "0x00000009",
      "mem_inp_in": "0x00000009",
      "mem_mode": 3,
      "mem_uop_in": "0x00000009",
      "mem_wgt_in": "0x00000009"
    },
    {
      "instr No.": 1846,
      "instr_in": "0x00",
      "mem_addr": 1846,
      "mem_bias_in": "0xffffffe0",
      "mem_inp_in": "0xffffffe0",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe0",
      "mem_wgt_in": "0xffffffe0"
    },
    {
      "instr No.": 1847,
      "instr_in": "0x00",
      "mem_addr": 1847,
      "mem_bias_in": "0xfffffffb",
      "mem_inp_in": "0xfffffffb",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffffb",
      "mem_wgt_in": "0xfffffffb"
    },
    {
      "instr No.": 1848,
      "instr_in": "0x00",
      "mem_addr": 1848,
      "mem_bias_in": "0x00000013",
      "mem_inp_in": "0x00000013",
      "mem_mode": 3,
      "mem_uop_in": "0x00000013",
      "mem_wgt_in": "0x00000013"
    },
    {
      "instr No.": 1849,
      "instr_in": "0x00",
      "mem_addr": 1849,
      "mem_bias_in": "0x00000007",
      "mem_inp_in": "0x00000007",
      "mem_mode": 3,
      "mem_uop_in": "0x00000007",
      "mem_wgt_in": "0x00000007"
    },
    {
      "instr No.": 1850,
      "instr_in": "0x00",
      "mem_addr": 1850,
      "mem_bias_in": "0x0000001d",
      "mem_inp_in": "0x0000001d",
      "mem_mode": 3,
      "mem_uop_in": "0x0000001d",
      "mem_wgt_in": "0x0000001d"
    },
    {
      "instr No.": 1851,
      "instr_in": "0x00",
      "mem_addr": 1851,
      "mem_bias_in": "0x00000013",
      "mem_inp_in": "0x00000013",
      "mem_mode": 3,
      "mem_uop_in": "0x00000013",
      "mem_wgt_in": "0x00000013"
    },
    {
      "instr No.": 1852,
      "instr_in": "0x00",
      "mem_addr": 1852,
      "mem_bias_in": "0xfffffffa",
      "mem_inp_in": "0xfffffffa",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffffa",
      "mem_wgt_in": "0xfffffffa"
    },
    {
      "instr No.": 1853,
      "instr_in": "0x00",
      "mem_addr": 1853,
      "mem_bias_in": "0x00000013",
      "mem_inp_in": "0x00000013",
      "mem_mode": 3,
      "mem_uop_in": "0x00000013",
      "mem_wgt_in": "0x00000013"
    },
    {
      "instr No.": 1854,
      "instr_in": "0x00",
      "mem_addr": 1854,
      "mem_bias_in": "0xfffffff5",
      "mem_inp_in": "0xfffffff5",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff5",
      "mem_wgt_in": "0xfffffff5"
    },
    {
      "instr No.": 1855,
      "instr_in": "0x00",
      "mem_addr": 1855,
      "mem_bias_in": "0xfffffffa",
      "mem_inp_in": "0xfffffffa",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffffa",
      "mem_wgt_in": "0xfffffffa"
    },
    {
      "instr No.": 1856,
      "instr_in": "0x00",
      "mem_addr": 1856,
      "mem_bias_in": "0x00000003",
      "mem_inp_in": "0x00000003",
      "mem_mode": 3,
      "mem_uop_in": "0x00000003",
      "mem_wgt_in": "0x00000003"
    },
    {
      "instr No.": 1857,
      "instr_in": "0x00",
      "mem_addr": 1857,
      "mem_bias_in": "0x0000001e",
      "mem_inp_in": "0x0000001e",
      "mem_mode": 3,
      "mem_uop_in": "0x0000001e",
      "mem_wgt_in": "0x0000001e"
    },
    {
      "instr No.": 1858,
      "instr_in": "0x00",
      "mem_addr": 1858,
      "mem_bias_in": "0xffffffe4",
      "mem_inp_in": "0xffffffe4",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe4",
      "mem_wgt_in": "0xffffffe4"
    },
    {
      "instr No.": 1859,
      "instr_in": "0x00",
      "mem_addr": 1859,
      "mem_bias_in": "0xfffffffb",
      "mem_inp_in": "0xfffffffb",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffffb",
      "mem_wgt_in": "0xfffffffb"
    },
    {
      "instr No.": 1860,
      "instr_in": "0x00",
      "mem_addr": 1860,
      "mem_bias_in": "0xffffffe2",
      "mem_inp_in": "0xffffffe2",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe2",
      "mem_wgt_in": "0xffffffe2"
    },
    {
      "instr No.": 1861,
      "instr_in": "0x00",
      "mem_addr": 1861,
      "mem_bias_in": "0xfffffff1",
      "mem_inp_in": "0xfffffff1",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff1",
      "mem_wgt_in": "0xfffffff1"
    },
    {
      "instr No.": 1862,
      "instr_in": "0x00",
      "mem_addr": 1862,
      "mem_bias_in": "0xffffffe8",
      "mem_inp_in": "0xffffffe8",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe8",
      "mem_wgt_in": "0xffffffe8"
    },
    {
      "instr No.": 1863,
      "instr_in": "0x00",
      "mem_addr": 1863,
      "mem_bias_in": "0xfffffff6",
      "mem_inp_in": "0xfffffff6",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff6",
      "mem_wgt_in": "0xfffffff6"
    },
    {
      "instr No.": 1864,
      "instr_in": "0x00",
      "mem_addr": 1864,
      "mem_bias_in": "0x0000000a",
      "mem_inp_in": "0x0000000a",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000a",
      "mem_wgt_in": "0x0000000a"
    },
    {
      "instr No.": 1865,
      "instr_in": "0x00",
      "mem_addr": 1865,
      "mem_bias_in": "0x00000013",
      "mem_inp_in": "0x00000013",
      "mem_mode": 3,
      "mem_uop_in": "0x00000013",
      "mem_wgt_in": "0x00000013"
    },
    {
      "instr No.": 1866,
      "instr_in": "0x00",
      "mem_addr": 1866,
      "mem_bias_in": "0xfffffff2",
      "mem_inp_in": "0xfffffff2",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff2",
      "mem_wgt_in": "0xfffffff2"
    },
    {
      "instr No.": 1867,
      "instr_in": "0x00",
      "mem_addr": 1867,
      "mem_bias_in": "0xffffffe1",
      "mem_inp_in": "0xffffffe1",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe1",
      "mem_wgt_in": "0xffffffe1"
    },
    {
      "instr No.": 1868,
      "instr_in": "0x00",
      "mem_addr": 1868,
      "mem_bias_in": "0x00000007",
      "mem_inp_in": "0x00000007",
      "mem_mode": 3,
      "mem_uop_in": "0x00000007",
      "mem_wgt_in": "0x00000007"
    },
    {
      "instr No.": 1869,
      "instr_in": "0x00",
      "mem_addr": 1869,
      "mem_bias_in": "0xffffffe9",
      "mem_inp_in": "0xffffffe9",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe9",
      "mem_wgt_in": "0xffffffe9"
    },
    {
      "instr No.": 1870,
      "instr_in": "0x00",
      "mem_addr": 1870,
      "mem_bias_in": "0x00000019",
      "mem_inp_in": "0x00000019",
      "mem_mode": 3,
      "mem_uop_in": "0x00000019",
      "mem_wgt_in": "0x00000019"
    },
    {
      "instr No.": 1871,
      "instr_in": "0x00",
      "mem_addr": 1871,
      "mem_bias_in": "0x0000000b",
      "mem_inp_in": "0x0000000b",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000b",
      "mem_wgt_in": "0x0000000b"
    },
    {
      "instr No.": 1872,
      "instr_in": "0x00",
      "mem_addr": 1872,
      "mem_bias_in": "0x0000000b",
      "mem_inp_in": "0x0000000b",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000b",
      "mem_wgt_in": "0x0000000b"
    },
    {
      "instr No.": 1873,
      "instr_in": "0x00",
      "mem_addr": 1873,
      "mem_bias_in": "0x0000001f",
      "mem_inp_in": "0x0000001f",
      "mem_mode": 3,
      "mem_uop_in": "0x0000001f",
      "mem_wgt_in": "0x0000001f"
    },
    {
      "instr No.": 1874,
      "instr_in": "0x00",
      "mem_addr": 1874,
      "mem_bias_in": "0x00000013",
      "mem_inp_in": "0x00000013",
      "mem_mode": 3,
      "mem_uop_in": "0x00000013",
      "mem_wgt_in": "0x00000013"
    },
    {
      "instr No.": 1875,
      "instr_in": "0x00",
      "mem_addr": 1875,
      "mem_bias_in": "0xffffffe6",
      "mem_inp_in": "0xffffffe6",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe6",
      "mem_wgt_in": "0xffffffe6"
    },
    {
      "instr No.": 1876,
      "instr_in": "0x00",
      "mem_addr": 1876,
      "mem_bias_in": "0x0000000a",
      "mem_inp_in": "0x0000000a",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000a",
      "mem_wgt_in": "0x0000000a"
    },
    {
      "instr No.": 1877,
      "instr_in": "0x00",
      "mem_addr": 1877,
      "mem_bias_in": "0x0000000a",
      "mem_inp_in": "0x0000000a",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000a",
      "mem_wgt_in": "0x0000000a"
    },
    {
      "instr No.": 1878,
      "instr_in": "0x00",
      "mem_addr": 1878,
      "mem_bias_in": "0xffffffe3",
      "mem_inp_in": "0xffffffe3",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe3",
      "mem_wgt_in": "0xffffffe3"
    },
    {
      "instr No.": 1879,
      "instr_in": "0x00",
      "mem_addr": 1879,
      "mem_bias_in": "0x00000002",
      "mem_inp_in": "0x00000002",
      "mem_mode": 3,
      "mem_uop_in": "0x00000002",
      "mem_wgt_in": "0x00000002"
    },
    {
      "instr No.": 1880,
      "instr_in": "0x00",
      "mem_addr": 1880,
      "mem_bias_in": "0x00000005",
      "mem_inp_in": "0x00000005",
      "mem_mode": 3,
      "mem_uop_in": "0x00000005",
      "mem_wgt_in": "0x00000005"
    },
    {
      "instr No.": 1881,
      "instr_in": "0x00",
      "mem_addr": 1881,
      "mem_bias_in": "0x0000000a",
      "mem_inp_in": "0x0000000a",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000a",
      "mem_wgt_in": "0x0000000a"
    },
    {
      "instr No.": 1882,
      "instr_in": "0x00",
      "mem_addr": 1882,
      "mem_bias_in": "0x00000011",
      "mem_inp_in": "0x00000011",
      "mem_mode": 3,
      "mem_uop_in": "0x00000011",
      "mem_wgt_in": "0x00000011"
    },
    {
      "instr No.": 1883,
      "instr_in": "0x00",
      "mem_addr": 1883,
      "mem_bias_in": "0x00000019",
      "mem_inp_in": "0x00000019",
      "mem_mode": 3,
      "mem_uop_in": "0x00000019",
      "mem_wgt_in": "0x00000019"
    },
    {
      "instr No.": 1884,
      "instr_in": "0x00",
      "mem_addr": 1884,
      "mem_bias_in": "0xffffffe6",
      "mem_inp_in": "0xffffffe6",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe6",
      "mem_wgt_in": "0xffffffe6"
    },
    {
      "instr No.": 1885,
      "instr_in": "0x00",
      "mem_addr": 1885,
      "mem_bias_in": "0xfffffff2",
      "mem_inp_in": "0xfffffff2",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff2",
      "mem_wgt_in": "0xfffffff2"
    },
    {
      "instr No.": 1886,
      "instr_in": "0x00",
      "mem_addr": 1886,
      "mem_bias_in": "0x0000001d",
      "mem_inp_in": "0x0000001d",
      "mem_mode": 3,
      "mem_uop_in": "0x0000001d",
      "mem_wgt_in": "0x0000001d"
    },
    {
      "instr No.": 1887,
      "instr_in": "0x00",
      "mem_addr": 1887,
      "mem_bias_in": "0x0000000e",
      "mem_inp_in": "0x0000000e",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000e",
      "mem_wgt_in": "0x0000000e"
    },
    {
      "instr No.": 1888,
      "instr_in": "0x00",
      "mem_addr": 1888,
      "mem_bias_in": "0x00000011",
      "mem_inp_in": "0x00000011",
      "mem_mode": 3,
      "mem_uop_in": "0x00000011",
      "mem_wgt_in": "0x00000011"
    },
    {
      "instr No.": 1889,
      "instr_in": "0x00",
      "mem_addr": 1889,
      "mem_bias_in": "0xffffffe8",
      "mem_inp_in": "0xffffffe8",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe8",
      "mem_wgt_in": "0xffffffe8"
    },
    {
      "instr No.": 1890,
      "instr_in": "0x00",
      "mem_addr": 1890,
      "mem_bias_in": "0xfffffff3",
      "mem_inp_in": "0xfffffff3",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff3",
      "mem_wgt_in": "0xfffffff3"
    },
    {
      "instr No.": 1891,
      "instr_in": "0x00",
      "mem_addr": 1891,
      "mem_bias_in": "0xfffffff3",
      "mem_inp_in": "0xfffffff3",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff3",
      "mem_wgt_in": "0xfffffff3"
    },
    {
      "instr No.": 1892,
      "instr_in": "0x00",
      "mem_addr": 1892,
      "mem_bias_in": "0xfffffff6",
      "mem_inp_in": "0xfffffff6",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff6",
      "mem_wgt_in": "0xfffffff6"
    },
    {
      "instr No.": 1893,
      "instr_in": "0x00",
      "mem_addr": 1893,
      "mem_bias_in": "0x0000000b",
      "mem_inp_in": "0x0000000b",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000b",
      "mem_wgt_in": "0x0000000b"
    },
    {
      "instr No.": 1894,
      "instr_in": "0x00",
      "mem_addr": 1894,
      "mem_bias_in": "0x0000001c",
      "mem_inp_in": "0x0000001c",
      "mem_mode": 3,
      "mem_uop_in": "0x0000001c",
      "mem_wgt_in": "0x0000001c"
    },
    {
      "instr No.": 1895,
      "instr_in": "0x00",
      "mem_addr": 1895,
      "mem_bias_in": "0x0000000f",
      "mem_inp_in": "0x0000000f",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000f",
      "mem_wgt_in": "0x0000000f"
    },
    {
      "instr No.": 1896,
      "instr_in": "0x00",
      "mem_addr": 1896,
      "mem_bias_in": "0xffffffe7",
      "mem_inp_in": "0xffffffe7",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe7",
      "mem_wgt_in": "0xffffffe7"
    },
    {
      "instr No.": 1897,
      "instr_in": "0x00",
      "mem_addr": 1897,
      "mem_bias_in": "0x00000017",
      "mem_inp_in": "0x00000017",
      "mem_mode": 3,
      "mem_uop_in": "0x00000017",
      "mem_wgt_in": "0x00000017"
    },
    {
      "instr No.": 1898,
      "instr_in": "0x00",
      "mem_addr": 1898,
      "mem_bias_in": "0xfffffff9",
      "mem_inp_in": "0xfffffff9",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff9",
      "mem_wgt_in": "0xfffffff9"
    },
    {
      "instr No.": 1899,
      "instr_in": "0x00",
      "mem_addr": 1899,
      "mem_bias_in": "0x0000001c",
      "mem_inp_in": "0x0000001c",
      "mem_mode": 3,
      "mem_uop_in": "0x0000001c",
      "mem_wgt_in": "0x0000001c"
    },
    {
      "instr No.": 1900,
      "instr_in": "0x00",
      "mem_addr": 1900,
      "mem_bias_in": "0xffffffed",
      "mem_inp_in": "0xffffffed",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffed",
      "mem_wgt_in": "0xffffffed"
    },
    {
      "instr No.": 1901,
      "instr_in": "0x00",
      "mem_addr": 1901,
      "mem_bias_in": "0x00000009",
      "mem_inp_in": "0x00000009",
      "mem_mode": 3,
      "mem_uop_in": "0x00000009",
      "mem_wgt_in": "0x00000009"
    },
    {
      "instr No.": 1902,
      "instr_in": "0x00",
      "mem_addr": 1902,
      "mem_bias_in": "0xffffffef",
      "mem_inp_in": "0xffffffef",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffef",
      "mem_wgt_in": "0xffffffef"
    },
    {
      "instr No.": 1903,
      "instr_in": "0x00",
      "mem_addr": 1903,
      "mem_bias_in": "0x00000012",
      "mem_inp_in": "0x00000012",
      "mem_mode": 3,
      "mem_uop_in": "0x00000012",
      "mem_wgt_in": "0x00000012"
    },
    {
      "instr No.": 1904,
      "instr_in": "0x00",
      "mem_addr": 1904,
      "mem_bias_in": "0x00000019",
      "mem_inp_in": "0x00000019",
      "mem_mode": 3,
      "mem_uop_in": "0x00000019",
      "mem_wgt_in": "0x00000019"
    },
    {
      "instr No.": 1905,
      "instr_in": "0x00",
      "mem_addr": 1905,
      "mem_bias_in": "0x00000003",
      "mem_inp_in": "0x00000003",
      "mem_mode": 3,
      "mem_uop_in": "0x00000003",
      "mem_wgt_in": "0x00000003"
    },
    {
      "instr No.": 1906,
      "instr_in": "0x00",
      "mem_addr": 1906,
      "mem_bias_in": "0xffffffe1",
      "mem_inp_in": "0xffffffe1",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe1",
      "mem_wgt_in": "0xffffffe1"
    },
    {
      "instr No.": 1907,
      "instr_in": "0x00",
      "mem_addr": 1907,
      "mem_bias_in": "0xffffffe5",
      "mem_inp_in": "0xffffffe5",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe5",
      "mem_wgt_in": "0xffffffe5"
    },
    {
      "instr No.": 1908,
      "instr_in": "0x00",
      "mem_addr": 1908,
      "mem_bias_in": "0x0000001c",
      "mem_inp_in": "0x0000001c",
      "mem_mode": 3,
      "mem_uop_in": "0x0000001c",
      "mem_wgt_in": "0x0000001c"
    },
    {
      "instr No.": 1909,
      "instr_in": "0x00",
      "mem_addr": 1909,
      "mem_bias_in": "0xffffffee",
      "mem_inp_in": "0xffffffee",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffee",
      "mem_wgt_in": "0xffffffee"
    },
    {
      "instr No.": 1910,
      "instr_in": "0x00",
      "mem_addr": 1910,
      "mem_bias_in": "0xffffffe1",
      "mem_inp_in": "0xffffffe1",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe1",
      "mem_wgt_in": "0xffffffe1"
    },
    {
      "instr No.": 1911,
      "instr_in": "0x00",
      "mem_addr": 1911,
      "mem_bias_in": "0x0000000f",
      "mem_inp_in": "0x0000000f",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000f",
      "mem_wgt_in": "0x0000000f"
    },
    {
      "instr No.": 1912,
      "instr_in": "0x00",
      "mem_addr": 1912,
      "mem_bias_in": "0x00000016",
      "mem_inp_in": "0x00000016",
      "mem_mode": 3,
      "mem_uop_in": "0x00000016",
      "mem_wgt_in": "0x00000016"
    },
    {
      "instr No.": 1913,
      "instr_in": "0x00",
      "mem_addr": 1913,
      "mem_bias_in": "0xffffffe2",
      "mem_inp_in": "0xffffffe2",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe2",
      "mem_wgt_in": "0xffffffe2"
    },
    {
      "instr No.": 1914,
      "instr_in": "0x00",
      "mem_addr": 1914,
      "mem_bias_in": "0xffffffe5",
      "mem_inp_in": "0xffffffe5",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe5",
      "mem_wgt_in": "0xffffffe5"
    },
    {
      "instr No.": 1915,
      "instr_in": "0x00",
      "mem_addr": 1915,
      "mem_bias_in": "0x0000000d",
      "mem_inp_in": "0x0000000d",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000d",
      "mem_wgt_in": "0x0000000d"
    },
    {
      "instr No.": 1916,
      "instr_in": "0x00",
      "mem_addr": 1916,
      "mem_bias_in": "0xfffffff0",
      "mem_inp_in": "0xfffffff0",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff0",
      "mem_wgt_in": "0xfffffff0"
    },
    {
      "instr No.": 1917,
      "instr_in": "0x00",
      "mem_addr": 1917,
      "mem_bias_in": "0x00000007",
      "mem_inp_in": "0x00000007",
      "mem_mode": 3,
      "mem_uop_in": "0x00000007",
      "mem_wgt_in": "0x00000007"
    },
    {
      "instr No.": 1918,
      "instr_in": "0x00",
      "mem_addr": 1918,
      "mem_bias_in": "0xfffffffb",
      "mem_inp_in": "0xfffffffb",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffffb",
      "mem_wgt_in": "0xfffffffb"
    },
    {
      "instr No.": 1919,
      "instr_in": "0x00",
      "mem_addr": 1919,
      "mem_bias_in": "0xffffffe9",
      "mem_inp_in": "0xffffffe9",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe9",
      "mem_wgt_in": "0xffffffe9"
    },
    {
      "instr No.": 1920,
      "instr_in": "0x00",
      "mem_addr": 1920,
      "mem_bias_in": "0xffffffe9",
      "mem_inp_in": "0xffffffe9",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe9",
      "mem_wgt_in": "0xffffffe9"
    },
    {
      "instr No.": 1921,
      "instr_in": "0x00",
      "mem_addr": 1921,
      "mem_bias_in": "0xfffffff8",
      "mem_inp_in": "0xfffffff8",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff8",
      "mem_wgt_in": "0xfffffff8"
    },
    {
      "instr No.": 1922,
      "instr_in": "0x00",
      "mem_addr": 1922,
      "mem_bias_in": "0xfffffffb",
      "mem_inp_in": "0xfffffffb",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffffb",
      "mem_wgt_in": "0xfffffffb"
    },
    {
      "instr No.": 1923,
      "instr_in": "0x00",
      "mem_addr": 1923,
      "mem_bias_in": "0xfffffffd",
      "mem_inp_in": "0xfffffffd",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffffd",
      "mem_wgt_in": "0xfffffffd"
    },
    {
      "instr No.": 1924,
      "instr_in": "0x00",
      "mem_addr": 1924,
      "mem_bias_in": "0xfffffff1",
      "mem_inp_in": "0xfffffff1",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff1",
      "mem_wgt_in": "0xfffffff1"
    },
    {
      "instr No.": 1925,
      "instr_in": "0x00",
      "mem_addr": 1925,
      "mem_bias_in": "0xffffffec",
      "mem_inp_in": "0xffffffec",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffec",
      "mem_wgt_in": "0xffffffec"
    },
    {
      "instr No.": 1926,
      "instr_in": "0x00",
      "mem_addr": 1926,
      "mem_bias_in": "0xffffffff",
      "mem_inp_in": "0xffffffff",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffff",
      "mem_wgt_in": "0xffffffff"
    },
    {
      "instr No.": 1927,
      "instr_in": "0x00",
      "mem_addr": 1927,
      "mem_bias_in": "0xfffffff2",
      "mem_inp_in": "0xfffffff2",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff2",
      "mem_wgt_in": "0xfffffff2"
    },
    {
      "instr No.": 1928,
      "instr_in": "0x00",
      "mem_addr": 1928,
      "mem_bias_in": "0xfffffff8",
      "mem_inp_in": "0xfffffff8",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff8",
      "mem_wgt_in": "0xfffffff8"
    },
    {
      "instr No.": 1929,
      "instr_in": "0x00",
      "mem_addr": 1929,
      "mem_bias_in": "0x00000014",
      "mem_inp_in": "0x00000014",
      "mem_mode": 3,
      "mem_uop_in": "0x00000014",
      "mem_wgt_in": "0x00000014"
    },
    {
      "instr No.": 1930,
      "instr_in": "0x00",
      "mem_addr": 1930,
      "mem_bias_in": "0x00000014",
      "mem_inp_in": "0x00000014",
      "mem_mode": 3,
      "mem_uop_in": "0x00000014",
      "mem_wgt_in": "0x00000014"
    },
    {
      "instr No.": 1931,
      "instr_in": "0x00",
      "mem_addr": 1931,
      "mem_bias_in": "0x0000000b",
      "mem_inp_in": "0x0000000b",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000b",
      "mem_wgt_in": "0x0000000b"
    },
    {
      "instr No.": 1932,
      "instr_in": "0x00",
      "mem_addr": 1932,
      "mem_bias_in": "0x00000004",
      "mem_inp_in": "0x00000004",
      "mem_mode": 3,
      "mem_uop_in": "0x00000004",
      "mem_wgt_in": "0x00000004"
    },
    {
      "instr No.": 1933,
      "instr_in": "0x00",
      "mem_addr": 1933,
      "mem_bias_in": "0x00000003",
      "mem_inp_in": "0x00000003",
      "mem_mode": 3,
      "mem_uop_in": "0x00000003",
      "mem_wgt_in": "0x00000003"
    },
    {
      "instr No.": 1934,
      "instr_in": "0x00",
      "mem_addr": 1934,
      "mem_bias_in": "0xffffffee",
      "mem_inp_in": "0xffffffee",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffee",
      "mem_wgt_in": "0xffffffee"
    },
    {
      "instr No.": 1935,
      "instr_in": "0x00",
      "mem_addr": 1935,
      "mem_bias_in": "0xffffffe5",
      "mem_inp_in": "0xffffffe5",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe5",
      "mem_wgt_in": "0xffffffe5"
    },
    {
      "instr No.": 1936,
      "instr_in": "0x00",
      "mem_addr": 1936,
      "mem_bias_in": "0x00000005",
      "mem_inp_in": "0x00000005",
      "mem_mode": 3,
      "mem_uop_in": "0x00000005",
      "mem_wgt_in": "0x00000005"
    },
    {
      "instr No.": 1937,
      "instr_in": "0x00",
      "mem_addr": 1937,
      "mem_bias_in": "0x00000011",
      "mem_inp_in": "0x00000011",
      "mem_mode": 3,
      "mem_uop_in": "0x00000011",
      "mem_wgt_in": "0x00000011"
    },
    {
      "instr No.": 1938,
      "instr_in": "0x00",
      "mem_addr": 1938,
      "mem_bias_in": "0x0000001e",
      "mem_inp_in": "0x0000001e",
      "mem_mode": 3,
      "mem_uop_in": "0x0000001e",
      "mem_wgt_in": "0x0000001e"
    },
    {
      "instr No.": 1939,
      "instr_in": "0x00",
      "mem_addr": 1939,
      "mem_bias_in": "0xfffffffb",
      "mem_inp_in": "0xfffffffb",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffffb",
      "mem_wgt_in": "0xfffffffb"
    },
    {
      "instr No.": 1940,
      "instr_in": "0x00",
      "mem_addr": 1940,
      "mem_bias_in": "0xffffffe9",
      "mem_inp_in": "0xffffffe9",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe9",
      "mem_wgt_in": "0xffffffe9"
    },
    {
      "instr No.": 1941,
      "instr_in": "0x00",
      "mem_addr": 1941,
      "mem_bias_in": "0xfffffffe",
      "mem_inp_in": "0xfffffffe",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffffe",
      "mem_wgt_in": "0xfffffffe"
    },
    {
      "instr No.": 1942,
      "instr_in": "0x00",
      "mem_addr": 1942,
      "mem_bias_in": "0x00000003",
      "mem_inp_in": "0x00000003",
      "mem_mode": 3,
      "mem_uop_in": "0x00000003",
      "mem_wgt_in": "0x00000003"
    },
    {
      "instr No.": 1943,
      "instr_in": "0x00",
      "mem_addr": 1943,
      "mem_bias_in": "0xffffffea",
      "mem_inp_in": "0xffffffea",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffea",
      "mem_wgt_in": "0xffffffea"
    },
    {
      "instr No.": 1944,
      "instr_in": "0x00",
      "mem_addr": 1944,
      "mem_bias_in": "0xfffffff0",
      "mem_inp_in": "0xfffffff0",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff0",
      "mem_wgt_in": "0xfffffff0"
    },
    {
      "instr No.": 1945,
      "instr_in": "0x00",
      "mem_addr": 1945,
      "mem_bias_in": "0x00000017",
      "mem_inp_in": "0x00000017",
      "mem_mode": 3,
      "mem_uop_in": "0x00000017",
      "mem_wgt_in": "0x00000017"
    },
    {
      "instr No.": 1946,
      "instr_in": "0x00",
      "mem_addr": 1946,
      "mem_bias_in": "0x00000002",
      "mem_inp_in": "0x00000002",
      "mem_mode": 3,
      "mem_uop_in": "0x00000002",
      "mem_wgt_in": "0x00000002"
    },
    {
      "instr No.": 1947,
      "instr_in": "0x00",
      "mem_addr": 1947,
      "mem_bias_in": "0xfffffff8",
      "mem_inp_in": "0xfffffff8",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff8",
      "mem_wgt_in": "0xfffffff8"
    },
    {
      "instr No.": 1948,
      "instr_in": "0x00",
      "mem_addr": 1948,
      "mem_bias_in": "0xfffffffe",
      "mem_inp_in": "0xfffffffe",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffffe",
      "mem_wgt_in": "0xfffffffe"
    },
    {
      "instr No.": 1949,
      "instr_in": "0x00",
      "mem_addr": 1949,
      "mem_bias_in": "0x00000019",
      "mem_inp_in": "0x00000019",
      "mem_mode": 3,
      "mem_uop_in": "0x00000019",
      "mem_wgt_in": "0x00000019"
    },
    {
      "instr No.": 1950,
      "instr_in": "0x00",
      "mem_addr": 1950,
      "mem_bias_in": "0xfffffff6",
      "mem_inp_in": "0xfffffff6",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff6",
      "mem_wgt_in": "0xfffffff6"
    },
    {
      "instr No.": 1951,
      "instr_in": "0x00",
      "mem_addr": 1951,
      "mem_bias_in": "0x00000016",
      "mem_inp_in": "0x00000016",
      "mem_mode": 3,
      "mem_uop_in": "0x00000016",
      "mem_wgt_in": "0x00000016"
    },
    {
      "instr No.": 1952,
      "instr_in": "0x00",
      "mem_addr": 1952,
      "mem_bias_in": "0xfffffff3",
      "mem_inp_in": "0xfffffff3",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff3",
      "mem_wgt_in": "0xfffffff3"
    },
    {
      "instr No.": 1953,
      "instr_in": "0x00",
      "mem_addr": 1953,
      "mem_bias_in": "0x00000017",
      "mem_inp_in": "0x00000017",
      "mem_mode": 3,
      "mem_uop_in": "0x00000017",
      "mem_wgt_in": "0x00000017"
    },
    {
      "instr No.": 1954,
      "instr_in": "0x00",
      "mem_addr": 1954,
      "mem_bias_in": "0xffffffe6",
      "mem_inp_in": "0xffffffe6",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe6",
      "mem_wgt_in": "0xffffffe6"
    },
    {
      "instr No.": 1955,
      "instr_in": "0x00",
      "mem_addr": 1955,
      "mem_bias_in": "0x0000001f",
      "mem_inp_in": "0x0000001f",
      "mem_mode": 3,
      "mem_uop_in": "0x0000001f",
      "mem_wgt_in": "0x0000001f"
    },
    {
      "instr No.": 1956,
      "instr_in": "0x00",
      "mem_addr": 1956,
      "mem_bias_in": "0xfffffffa",
      "mem_inp_in": "0xfffffffa",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffffa",
      "mem_wgt_in": "0xfffffffa"
    },
    {
      "instr No.": 1957,
      "instr_in": "0x00",
      "mem_addr": 1957,
      "mem_bias_in": "0x0000001d",
      "mem_inp_in": "0x0000001d",
      "mem_mode": 3,
      "mem_uop_in": "0x0000001d",
      "mem_wgt_in": "0x0000001d"
    },
    {
      "instr No.": 1958,
      "instr_in": "0x00",
      "mem_addr": 1958,
      "mem_bias_in": "0xfffffffa",
      "mem_inp_in": "0xfffffffa",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffffa",
      "mem_wgt_in": "0xfffffffa"
    },
    {
      "instr No.": 1959,
      "instr_in": "0x00",
      "mem_addr": 1959,
      "mem_bias_in": "0xffffffe7",
      "mem_inp_in": "0xffffffe7",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe7",
      "mem_wgt_in": "0xffffffe7"
    },
    {
      "instr No.": 1960,
      "instr_in": "0x00",
      "mem_addr": 1960,
      "mem_bias_in": "0xffffffe4",
      "mem_inp_in": "0xffffffe4",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe4",
      "mem_wgt_in": "0xffffffe4"
    },
    {
      "instr No.": 1961,
      "instr_in": "0x00",
      "mem_addr": 1961,
      "mem_bias_in": "0x00000012",
      "mem_inp_in": "0x00000012",
      "mem_mode": 3,
      "mem_uop_in": "0x00000012",
      "mem_wgt_in": "0x00000012"
    },
    {
      "instr No.": 1962,
      "instr_in": "0x00",
      "mem_addr": 1962,
      "mem_bias_in": "0xffffffec",
      "mem_inp_in": "0xffffffec",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffec",
      "mem_wgt_in": "0xffffffec"
    },
    {
      "instr No.": 1963,
      "instr_in": "0x00",
      "mem_addr": 1963,
      "mem_bias_in": "0xfffffff5",
      "mem_inp_in": "0xfffffff5",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff5",
      "mem_wgt_in": "0xfffffff5"
    },
    {
      "instr No.": 1964,
      "instr_in": "0x00",
      "mem_addr": 1964,
      "mem_bias_in": "0xfffffff3",
      "mem_inp_in": "0xfffffff3",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff3",
      "mem_wgt_in": "0xfffffff3"
    },
    {
      "instr No.": 1965,
      "instr_in": "0x00",
      "mem_addr": 1965,
      "mem_bias_in": "0x0000001f",
      "mem_inp_in": "0x0000001f",
      "mem_mode": 3,
      "mem_uop_in": "0x0000001f",
      "mem_wgt_in": "0x0000001f"
    },
    {
      "instr No.": 1966,
      "instr_in": "0x00",
      "mem_addr": 1966,
      "mem_bias_in": "0xffffffff",
      "mem_inp_in": "0xffffffff",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffff",
      "mem_wgt_in": "0xffffffff"
    },
    {
      "instr No.": 1967,
      "instr_in": "0x00",
      "mem_addr": 1967,
      "mem_bias_in": "0x0000000c",
      "mem_inp_in": "0x0000000c",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000c",
      "mem_wgt_in": "0x0000000c"
    },
    {
      "instr No.": 1968,
      "instr_in": "0x00",
      "mem_addr": 1968,
      "mem_bias_in": "0xfffffff7",
      "mem_inp_in": "0xfffffff7",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff7",
      "mem_wgt_in": "0xfffffff7"
    },
    {
      "instr No.": 1969,
      "instr_in": "0x00",
      "mem_addr": 1969,
      "mem_bias_in": "0x00000013",
      "mem_inp_in": "0x00000013",
      "mem_mode": 3,
      "mem_uop_in": "0x00000013",
      "mem_wgt_in": "0x00000013"
    },
    {
      "instr No.": 1970,
      "instr_in": "0x00",
      "mem_addr": 1970,
      "mem_bias_in": "0xfffffff1",
      "mem_inp_in": "0xfffffff1",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff1",
      "mem_wgt_in": "0xfffffff1"
    },
    {
      "instr No.": 1971,
      "instr_in": "0x00",
      "mem_addr": 1971,
      "mem_bias_in": "0xffffffed",
      "mem_inp_in": "0xffffffed",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffed",
      "mem_wgt_in": "0xffffffed"
    },
    {
      "instr No.": 1972,
      "instr_in": "0x00",
      "mem_addr": 1972,
      "mem_bias_in": "0x00000019",
      "mem_inp_in": "0x00000019",
      "mem_mode": 3,
      "mem_uop_in": "0x00000019",
      "mem_wgt_in": "0x00000019"
    },
    {
      "instr No.": 1973,
      "instr_in": "0x00",
      "mem_addr": 1973,
      "mem_bias_in": "0x00000002",
      "mem_inp_in": "0x00000002",
      "mem_mode": 3,
      "mem_uop_in": "0x00000002",
      "mem_wgt_in": "0x00000002"
    },
    {
      "instr No.": 1974,
      "instr_in": "0x00",
      "mem_addr": 1974,
      "mem_bias_in": "0xfffffff1",
      "mem_inp_in": "0xfffffff1",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff1",
      "mem_wgt_in": "0xfffffff1"
    },
    {
      "instr No.": 1975,
      "instr_in": "0x00",
      "mem_addr": 1975,
      "mem_bias_in": "0x0000001b",
      "mem_inp_in": "0x0000001b",
      "mem_mode": 3,
      "mem_uop_in": "0x0000001b",
      "mem_wgt_in": "0x0000001b"
    },
    {
      "instr No.": 1976,
      "instr_in": "0x00",
      "mem_addr": 1976,
      "mem_bias_in": "0xfffffff9",
      "mem_inp_in": "0xfffffff9",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff9",
      "mem_wgt_in": "0xfffffff9"
    },
    {
      "instr No.": 1977,
      "instr_in": "0x00",
      "mem_addr": 1977,
      "mem_bias_in": "0xfffffff0",
      "mem_inp_in": "0xfffffff0",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff0",
      "mem_wgt_in": "0xfffffff0"
    },
    {
      "instr No.": 1978,
      "instr_in": "0x00",
      "mem_addr": 1978,
      "mem_bias_in": "0x0000000f",
      "mem_inp_in": "0x0000000f",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000f",
      "mem_wgt_in": "0x0000000f"
    },
    {
      "instr No.": 1979,
      "instr_in": "0x00",
      "mem_addr": 1979,
      "mem_bias_in": "0xffffffe3",
      "mem_inp_in": "0xffffffe3",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe3",
      "mem_wgt_in": "0xffffffe3"
    },
    {
      "instr No.": 1980,
      "instr_in": "0x00",
      "mem_addr": 1980,
      "mem_bias_in": "0xfffffff9",
      "mem_inp_in": "0xfffffff9",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff9",
      "mem_wgt_in": "0xfffffff9"
    },
    {
      "instr No.": 1981,
      "instr_in": "0x00",
      "mem_addr": 1981,
      "mem_bias_in": "0xfffffff1",
      "mem_inp_in": "0xfffffff1",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff1",
      "mem_wgt_in": "0xfffffff1"
    },
    {
      "instr No.": 1982,
      "instr_in": "0x00",
      "mem_addr": 1982,
      "mem_bias_in": "0xfffffff6",
      "mem_inp_in": "0xfffffff6",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff6",
      "mem_wgt_in": "0xfffffff6"
    },
    {
      "instr No.": 1983,
      "instr_in": "0x00",
      "mem_addr": 1983,
      "mem_bias_in": "0x0000001a",
      "mem_inp_in": "0x0000001a",
      "mem_mode": 3,
      "mem_uop_in": "0x0000001a",
      "mem_wgt_in": "0x0000001a"
    },
    {
      "instr No.": 1984,
      "instr_in": "0x00",
      "mem_addr": 1984,
      "mem_bias_in": "0x00000016",
      "mem_inp_in": "0x00000016",
      "mem_mode": 3,
      "mem_uop_in": "0x00000016",
      "mem_wgt_in": "0x00000016"
    },
    {
      "instr No.": 1985,
      "instr_in": "0x00",
      "mem_addr": 1985,
      "mem_bias_in": "0x0000000d",
      "mem_inp_in": "0x0000000d",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000d",
      "mem_wgt_in": "0x0000000d"
    },
    {
      "instr No.": 1986,
      "instr_in": "0x00",
      "mem_addr": 1986,
      "mem_bias_in": "0x0000001c",
      "mem_inp_in": "0x0000001c",
      "mem_mode": 3,
      "mem_uop_in": "0x0000001c",
      "mem_wgt_in": "0x0000001c"
    },
    {
      "instr No.": 1987,
      "instr_in": "0x00",
      "mem_addr": 1987,
      "mem_bias_in": "0xffffffe3",
      "mem_inp_in": "0xffffffe3",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe3",
      "mem_wgt_in": "0xffffffe3"
    },
    {
      "instr No.": 1988,
      "instr_in": "0x00",
      "mem_addr": 1988,
      "mem_bias_in": "0xfffffffb",
      "mem_inp_in": "0xfffffffb",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffffb",
      "mem_wgt_in": "0xfffffffb"
    },
    {
      "instr No.": 1989,
      "instr_in": "0x00",
      "mem_addr": 1989,
      "mem_bias_in": "0xffffffe5",
      "mem_inp_in": "0xffffffe5",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe5",
      "mem_wgt_in": "0xffffffe5"
    },
    {
      "instr No.": 1990,
      "instr_in": "0x00",
      "mem_addr": 1990,
      "mem_bias_in": "0xfffffff4",
      "mem_inp_in": "0xfffffff4",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff4",
      "mem_wgt_in": "0xfffffff4"
    },
    {
      "instr No.": 1991,
      "instr_in": "0x00",
      "mem_addr": 1991,
      "mem_bias_in": "0xfffffff7",
      "mem_inp_in": "0xfffffff7",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff7",
      "mem_wgt_in": "0xfffffff7"
    },
    {
      "instr No.": 1992,
      "instr_in": "0x00",
      "mem_addr": 1992,
      "mem_bias_in": "0x00000014",
      "mem_inp_in": "0x00000014",
      "mem_mode": 3,
      "mem_uop_in": "0x00000014",
      "mem_wgt_in": "0x00000014"
    },
    {
      "instr No.": 1993,
      "instr_in": "0x00",
      "mem_addr": 1993,
      "mem_bias_in": "0x00000019",
      "mem_inp_in": "0x00000019",
      "mem_mode": 3,
      "mem_uop_in": "0x00000019",
      "mem_wgt_in": "0x00000019"
    },
    {
      "instr No.": 1994,
      "instr_in": "0x00",
      "mem_addr": 1994,
      "mem_bias_in": "0xffffffe8",
      "mem_inp_in": "0xffffffe8",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe8",
      "mem_wgt_in": "0xffffffe8"
    },
    {
      "instr No.": 1995,
      "instr_in": "0x00",
      "mem_addr": 1995,
      "mem_bias_in": "0xffffffe3",
      "mem_inp_in": "0xffffffe3",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe3",
      "mem_wgt_in": "0xffffffe3"
    },
    {
      "instr No.": 1996,
      "instr_in": "0x00",
      "mem_addr": 1996,
      "mem_bias_in": "0xffffffe4",
      "mem_inp_in": "0xffffffe4",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe4",
      "mem_wgt_in": "0xffffffe4"
    },
    {
      "instr No.": 1997,
      "instr_in": "0x00",
      "mem_addr": 1997,
      "mem_bias_in": "0xffffffe5",
      "mem_inp_in": "0xffffffe5",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe5",
      "mem_wgt_in": "0xffffffe5"
    },
    {
      "instr No.": 1998,
      "instr_in": "0x00",
      "mem_addr": 1998,
      "mem_bias_in": "0x00000009",
      "mem_inp_in": "0x00000009",
      "mem_mode": 3,
      "mem_uop_in": "0x00000009",
      "mem_wgt_in": "0x00000009"
    },
    {
      "instr No.": 1999,
      "instr_in": "0x00",
      "mem_addr": 1999,
      "mem_bias_in": "0x0000000f",
      "mem_inp_in": "0x0000000f",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000f",
      "mem_wgt_in": "0x0000000f"
    },
    {
      "instr No.": 2000,
      "instr_in": "0x00",
      "mem_addr": 2000,
      "mem_bias_in": "0x00000016",
      "mem_inp_in": "0x00000016",
      "mem_mode": 3,
      "mem_uop_in": "0x00000016",
      "mem_wgt_in": "0x00000016"
    },
    {
      "instr No.": 2001,
      "instr_in": "0x00",
      "mem_addr": 2001,
      "mem_bias_in": "0x0000000e",
      "mem_inp_in": "0x0000000e",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000e",
      "mem_wgt_in": "0x0000000e"
    },
    {
      "instr No.": 2002,
      "instr_in": "0x00",
      "mem_addr": 2002,
      "mem_bias_in": "0x00000003",
      "mem_inp_in": "0x00000003",
      "mem_mode": 3,
      "mem_uop_in": "0x00000003",
      "mem_wgt_in": "0x00000003"
    },
    {
      "instr No.": 2003,
      "instr_in": "0x00",
      "mem_addr": 2003,
      "mem_bias_in": "0x00000004",
      "mem_inp_in": "0x00000004",
      "mem_mode": 3,
      "mem_uop_in": "0x00000004",
      "mem_wgt_in": "0x00000004"
    },
    {
      "instr No.": 2004,
      "instr_in": "0x00",
      "mem_addr": 2004,
      "mem_bias_in": "0x00000015",
      "mem_inp_in": "0x00000015",
      "mem_mode": 3,
      "mem_uop_in": "0x00000015",
      "mem_wgt_in": "0x00000015"
    },
    {
      "instr No.": 2005,
      "instr_in": "0x00",
      "mem_addr": 2005,
      "mem_bias_in": "0x00000001",
      "mem_inp_in": "0x00000001",
      "mem_mode": 3,
      "mem_uop_in": "0x00000001",
      "mem_wgt_in": "0x00000001"
    },
    {
      "instr No.": 2006,
      "instr_in": "0x00",
      "mem_addr": 2006,
      "mem_bias_in": "0x00000011",
      "mem_inp_in": "0x00000011",
      "mem_mode": 3,
      "mem_uop_in": "0x00000011",
      "mem_wgt_in": "0x00000011"
    },
    {
      "instr No.": 2007,
      "instr_in": "0x00",
      "mem_addr": 2007,
      "mem_bias_in": "0xffffffeb",
      "mem_inp_in": "0xffffffeb",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffeb",
      "mem_wgt_in": "0xffffffeb"
    },
    {
      "instr No.": 2008,
      "instr_in": "0x00",
      "mem_addr": 2008,
      "mem_bias_in": "0x0000001b",
      "mem_inp_in": "0x0000001b",
      "mem_mode": 3,
      "mem_uop_in": "0x0000001b",
      "mem_wgt_in": "0x0000001b"
    },
    {
      "instr No.": 2009,
      "instr_in": "0x00",
      "mem_addr": 2009,
      "mem_bias_in": "0xfffffff6",
      "mem_inp_in": "0xfffffff6",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff6",
      "mem_wgt_in": "0xfffffff6"
    },
    {
      "instr No.": 2010,
      "instr_in": "0x00",
      "mem_addr": 2010,
      "mem_bias_in": "0xfffffff5",
      "mem_inp_in": "0xfffffff5",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff5",
      "mem_wgt_in": "0xfffffff5"
    },
    {
      "instr No.": 2011,
      "instr_in": "0x00",
      "mem_addr": 2011,
      "mem_bias_in": "0x00000015",
      "mem_inp_in": "0x00000015",
      "mem_mode": 3,
      "mem_uop_in": "0x00000015",
      "mem_wgt_in": "0x00000015"
    },
    {
      "instr No.": 2012,
      "instr_in": "0x00",
      "mem_addr": 2012,
      "mem_bias_in": "0x00000009",
      "mem_inp_in": "0x00000009",
      "mem_mode": 3,
      "mem_uop_in": "0x00000009",
      "mem_wgt_in": "0x00000009"
    },
    {
      "instr No.": 2013,
      "instr_in": "0x00",
      "mem_addr": 2013,
      "mem_bias_in": "0x00000016",
      "mem_inp_in": "0x00000016",
      "mem_mode": 3,
      "mem_uop_in": "0x00000016",
      "mem_wgt_in": "0x00000016"
    },
    {
      "instr No.": 2014,
      "instr_in": "0x00",
      "mem_addr": 2014,
      "mem_bias_in": "0xffffffe4",
      "mem_inp_in": "0xffffffe4",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe4",
      "mem_wgt_in": "0xffffffe4"
    },
    {
      "instr No.": 2015,
      "instr_in": "0x00",
      "mem_addr": 2015,
      "mem_bias_in": "0xfffffffe",
      "mem_inp_in": "0xfffffffe",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffffe",
      "mem_wgt_in": "0xfffffffe"
    },
    {
      "instr No.": 2016,
      "instr_in": "0x00",
      "mem_addr": 2016,
      "mem_bias_in": "0xfffffffc",
      "mem_inp_in": "0xfffffffc",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffffc",
      "mem_wgt_in": "0xfffffffc"
    },
    {
      "instr No.": 2017,
      "instr_in": "0x00",
      "mem_addr": 2017,
      "mem_bias_in": "0xffffffe1",
      "mem_inp_in": "0xffffffe1",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe1",
      "mem_wgt_in": "0xffffffe1"
    },
    {
      "instr No.": 2018,
      "instr_in": "0x00",
      "mem_addr": 2018,
      "mem_bias_in": "0x00000004",
      "mem_inp_in": "0x00000004",
      "mem_mode": 3,
      "mem_uop_in": "0x00000004",
      "mem_wgt_in": "0x00000004"
    },
    {
      "instr No.": 2019,
      "instr_in": "0x00",
      "mem_addr": 2019,
      "mem_bias_in": "0x00000010",
      "mem_inp_in": "0x00000010",
      "mem_mode": 3,
      "mem_uop_in": "0x00000010",
      "mem_wgt_in": "0x00000010"
    },
    {
      "instr No.": 2020,
      "instr_in": "0x00",
      "mem_addr": 2020,
      "mem_bias_in": "0x0000001b",
      "mem_inp_in": "0x0000001b",
      "mem_mode": 3,
      "mem_uop_in": "0x0000001b",
      "mem_wgt_in": "0x0000001b"
    },
    {
      "instr No.": 2021,
      "instr_in": "0x00",
      "mem_addr": 2021,
      "mem_bias_in": "0x0000000e",
      "mem_inp_in": "0x0000000e",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000e",
      "mem_wgt_in": "0x0000000e"
    },
    {
      "instr No.": 2022,
      "instr_in": "0x00",
      "mem_addr": 2022,
      "mem_bias_in": "0x00000016",
      "mem_inp_in": "0x00000016",
      "mem_mode": 3,
      "mem_uop_in": "0x00000016",
      "mem_wgt_in": "0x00000016"
    },
    {
      "instr No.": 2023,
      "instr_in": "0x00",
      "mem_addr": 2023,
      "mem_bias_in": "0xffffffe9",
      "mem_inp_in": "0xffffffe9",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe9",
      "mem_wgt_in": "0xffffffe9"
    },
    {
      "instr No.": 2024,
      "instr_in": "0x00",
      "mem_addr": 2024,
      "mem_bias_in": "0xfffffff1",
      "mem_inp_in": "0xfffffff1",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff1",
      "mem_wgt_in": "0xfffffff1"
    },
    {
      "instr No.": 2025,
      "instr_in": "0x00",
      "mem_addr": 2025,
      "mem_bias_in": "0xfffffff0",
      "mem_inp_in": "0xfffffff0",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff0",
      "mem_wgt_in": "0xfffffff0"
    },
    {
      "instr No.": 2026,
      "instr_in": "0x00",
      "mem_addr": 2026,
      "mem_bias_in": "0xfffffff1",
      "mem_inp_in": "0xfffffff1",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff1",
      "mem_wgt_in": "0xfffffff1"
    },
    {
      "instr No.": 2027,
      "instr_in": "0x00",
      "mem_addr": 2027,
      "mem_bias_in": "0x0000001b",
      "mem_inp_in": "0x0000001b",
      "mem_mode": 3,
      "mem_uop_in": "0x0000001b",
      "mem_wgt_in": "0x0000001b"
    },
    {
      "instr No.": 2028,
      "instr_in": "0x00",
      "mem_addr": 2028,
      "mem_bias_in": "0xfffffffe",
      "mem_inp_in": "0xfffffffe",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffffe",
      "mem_wgt_in": "0xfffffffe"
    },
    {
      "instr No.": 2029,
      "instr_in": "0x00",
      "mem_addr": 2029,
      "mem_bias_in": "0x0000001c",
      "mem_inp_in": "0x0000001c",
      "mem_mode": 3,
      "mem_uop_in": "0x0000001c",
      "mem_wgt_in": "0x0000001c"
    },
    {
      "instr No.": 2030,
      "instr_in": "0x00",
      "mem_addr": 2030,
      "mem_bias_in": "0xfffffff5",
      "mem_inp_in": "0xfffffff5",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff5",
      "mem_wgt_in": "0xfffffff5"
    },
    {
      "instr No.": 2031,
      "instr_in": "0x00",
      "mem_addr": 2031,
      "mem_bias_in": "0xfffffff7",
      "mem_inp_in": "0xfffffff7",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff7",
      "mem_wgt_in": "0xfffffff7"
    },
    {
      "instr No.": 2032,
      "instr_in": "0x00",
      "mem_addr": 2032,
      "mem_bias_in": "0x0000000c",
      "mem_inp_in": "0x0000000c",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000c",
      "mem_wgt_in": "0x0000000c"
    },
    {
      "instr No.": 2033,
      "instr_in": "0x00",
      "mem_addr": 2033,
      "mem_bias_in": "0x0000000d",
      "mem_inp_in": "0x0000000d",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000d",
      "mem_wgt_in": "0x0000000d"
    },
    {
      "instr No.": 2034,
      "instr_in": "0x00",
      "mem_addr": 2034,
      "mem_bias_in": "0xfffffffb",
      "mem_inp_in": "0xfffffffb",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffffb",
      "mem_wgt_in": "0xfffffffb"
    },
    {
      "instr No.": 2035,
      "instr_in": "0x00",
      "mem_addr": 2035,
      "mem_bias_in": "0x00000009",
      "mem_inp_in": "0x00000009",
      "mem_mode": 3,
      "mem_uop_in": "0x00000009",
      "mem_wgt_in": "0x00000009"
    },
    {
      "instr No.": 2036,
      "instr_in": "0x00",
      "mem_addr": 2036,
      "mem_bias_in": "0x00000003",
      "mem_inp_in": "0x00000003",
      "mem_mode": 3,
      "mem_uop_in": "0x00000003",
      "mem_wgt_in": "0x00000003"
    },
    {
      "instr No.": 2037,
      "instr_in": "0x00",
      "mem_addr": 2037,
      "mem_bias_in": "0x00000004",
      "mem_inp_in": "0x00000004",
      "mem_mode": 3,
      "mem_uop_in": "0x00000004",
      "mem_wgt_in": "0x00000004"
    },
    {
      "instr No.": 2038,
      "instr_in": "0x00",
      "mem_addr": 2038,
      "mem_bias_in": "0x0000000e",
      "mem_inp_in": "0x0000000e",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000e",
      "mem_wgt_in": "0x0000000e"
    },
    {
      "instr No.": 2039,
      "instr_in": "0x00",
      "mem_addr": 2039,
      "mem_bias_in": "0xffffffe1",
      "mem_inp_in": "0xffffffe1",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe1",
      "mem_wgt_in": "0xffffffe1"
    },
    {
      "instr No.": 2040,
      "instr_in": "0x00",
      "mem_addr": 2040,
      "mem_bias_in": "0xfffffffc",
      "mem_inp_in": "0xfffffffc",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffffc",
      "mem_wgt_in": "0xfffffffc"
    },
    {
      "instr No.": 2041,
      "instr_in": "0x00",
      "mem_addr": 2041,
      "mem_bias_in": "0xfffffff0",
      "mem_inp_in": "0xfffffff0",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff0",
      "mem_wgt_in": "0xfffffff0"
    },
    {
      "instr No.": 2042,
      "instr_in": "0x00",
      "mem_addr": 2042,
      "mem_bias_in": "0x0000001b",
      "mem_inp_in": "0x0000001b",
      "mem_mode": 3,
      "mem_uop_in": "0x0000001b",
      "mem_wgt_in": "0x0000001b"
    },
    {
      "instr No.": 2043,
      "instr_in": "0x00",
      "mem_addr": 2043,
      "mem_bias_in": "0x00000016",
      "mem_inp_in": "0x00000016",
      "mem_mode": 3,
      "mem_uop_in": "0x00000016",
      "mem_wgt_in": "0x00000016"
    },
    {
      "instr No.": 2044,
      "instr_in": "0x00",
      "mem_addr": 2044,
      "mem_bias_in": "0x00000016",
      "mem_inp_in": "0x00000016",
      "mem_mode": 3,
      "mem_uop_in": "0x00000016",
      "mem_wgt_in": "0x00000016"
    },
    {
      "instr No.": 2045,
      "instr_in": "0x00",
      "mem_addr": 2045,
      "mem_bias_in": "0x00000011",
      "mem_inp_in": "0x00000011",
      "mem_mode": 3,
      "mem_uop_in": "0x00000011",
      "mem_wgt_in": "0x00000011"
    },
    {
      "instr No.": 2046,
      "instr_in": "0x00",
      "mem_addr": 2046,
      "mem_bias_in": "0xffffffe8",
      "mem_inp_in": "0xffffffe8",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe8",
      "mem_wgt_in": "0xffffffe8"
    },
    {
      "instr No.": 2047,
      "instr_in": "0x00",
      "mem_addr": 2047,
      "mem_bias_in": "0x0000000b",
      "mem_inp_in": "0x0000000b",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000b",
      "mem_wgt_in": "0x0000000b"
    },
    {
      "instr No.": 2048,
      "instr_in": "0x00",
      "mem_addr": 2048,
      "mem_bias_in": "0x0000000b",
      "mem_inp_in": "0x0000000b",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000b",
      "mem_wgt_in": "0x0000000b"
    },
    {
      "instr No.": 2049,
      "instr_in": "0x00",
      "mem_addr": 2049,
      "mem_bias_in": "0x0000001c",
      "mem_inp_in": "0x0000001c",
      "mem_mode": 3,
      "mem_uop_in": "0x0000001c",
      "mem_wgt_in": "0x0000001c"
    },
    {
      "instr No.": 2050,
      "instr_in": "0x00",
      "mem_addr": 2050,
      "mem_bias_in": "0x00000006",
      "mem_inp_in": "0x00000006",
      "mem_mode": 3,
      "mem_uop_in": "0x00000006",
      "mem_wgt_in": "0x00000006"
    },
    {
      "instr No.": 2051,
      "instr_in": "0x00",
      "mem_addr": 2051,
      "mem_bias_in": "0xffffffee",
      "mem_inp_in": "0xffffffee",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffee",
      "mem_wgt_in": "0xffffffee"
    },
    {
      "instr No.": 2052,
      "instr_in": "0x00",
      "mem_addr": 2052,
      "mem_bias_in": "0x00000001",
      "mem_inp_in": "0x00000001",
      "mem_mode": 3,
      "mem_uop_in": "0x00000001",
      "mem_wgt_in": "0x00000001"
    },
    {
      "instr No.": 2053,
      "instr_in": "0x00",
      "mem_addr": 2053,
      "mem_bias_in": "0x0000001d",
      "mem_inp_in": "0x0000001d",
      "mem_mode": 3,
      "mem_uop_in": "0x0000001d",
      "mem_wgt_in": "0x0000001d"
    },
    {
      "instr No.": 2054,
      "instr_in": "0x00",
      "mem_addr": 2054,
      "mem_bias_in": "0x00000007",
      "mem_inp_in": "0x00000007",
      "mem_mode": 3,
      "mem_uop_in": "0x00000007",
      "mem_wgt_in": "0x00000007"
    },
    {
      "instr No.": 2055,
      "instr_in": "0x00",
      "mem_addr": 2055,
      "mem_bias_in": "0x00000005",
      "mem_inp_in": "0x00000005",
      "mem_mode": 3,
      "mem_uop_in": "0x00000005",
      "mem_wgt_in": "0x00000005"
    },
    {
      "instr No.": 2056,
      "instr_in": "0x00",
      "mem_addr": 2056,
      "mem_bias_in": "0xffffffe1",
      "mem_inp_in": "0xffffffe1",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe1",
      "mem_wgt_in": "0xffffffe1"
    },
    {
      "instr No.": 2057,
      "instr_in": "0x00",
      "mem_addr": 2057,
      "mem_bias_in": "0xffffffe0",
      "mem_inp_in": "0xffffffe0",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe0",
      "mem_wgt_in": "0xffffffe0"
    },
    {
      "instr No.": 2058,
      "instr_in": "0x00",
      "mem_addr": 2058,
      "mem_bias_in": "0xffffffee",
      "mem_inp_in": "0xffffffee",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffee",
      "mem_wgt_in": "0xffffffee"
    },
    {
      "instr No.": 2059,
      "instr_in": "0x00",
      "mem_addr": 2059,
      "mem_bias_in": "0xffffffe7",
      "mem_inp_in": "0xffffffe7",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe7",
      "mem_wgt_in": "0xffffffe7"
    },
    {
      "instr No.": 2060,
      "instr_in": "0x00",
      "mem_addr": 2060,
      "mem_bias_in": "0xffffffe8",
      "mem_inp_in": "0xffffffe8",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe8",
      "mem_wgt_in": "0xffffffe8"
    },
    {
      "instr No.": 2061,
      "instr_in": "0x00",
      "mem_addr": 2061,
      "mem_bias_in": "0x0000000e",
      "mem_inp_in": "0x0000000e",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000e",
      "mem_wgt_in": "0x0000000e"
    },
    {
      "instr No.": 2062,
      "instr_in": "0x00",
      "mem_addr": 2062,
      "mem_bias_in": "0xffffffea",
      "mem_inp_in": "0xffffffea",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffea",
      "mem_wgt_in": "0xffffffea"
    },
    {
      "instr No.": 2063,
      "instr_in": "0x00",
      "mem_addr": 2063,
      "mem_bias_in": "0x0000000b",
      "mem_inp_in": "0x0000000b",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000b",
      "mem_wgt_in": "0x0000000b"
    },
    {
      "instr No.": 2064,
      "instr_in": "0x00",
      "mem_addr": 2064,
      "mem_bias_in": "0xffffffff",
      "mem_inp_in": "0xffffffff",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffff",
      "mem_wgt_in": "0xffffffff"
    },
    {
      "instr No.": 2065,
      "instr_in": "0x00",
      "mem_addr": 2065,
      "mem_bias_in": "0x00000016",
      "mem_inp_in": "0x00000016",
      "mem_mode": 3,
      "mem_uop_in": "0x00000016",
      "mem_wgt_in": "0x00000016"
    },
    {
      "instr No.": 2066,
      "instr_in": "0x00",
      "mem_addr": 2066,
      "mem_bias_in": "0x00000002",
      "mem_inp_in": "0x00000002",
      "mem_mode": 3,
      "mem_uop_in": "0x00000002",
      "mem_wgt_in": "0x00000002"
    },
    {
      "instr No.": 2067,
      "instr_in": "0x00",
      "mem_addr": 2067,
      "mem_bias_in": "0x00000002",
      "mem_inp_in": "0x00000002",
      "mem_mode": 3,
      "mem_uop_in": "0x00000002",
      "mem_wgt_in": "0x00000002"
    },
    {
      "instr No.": 2068,
      "instr_in": "0x00",
      "mem_addr": 2068,
      "mem_bias_in": "0x0000000c",
      "mem_inp_in": "0x0000000c",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000c",
      "mem_wgt_in": "0x0000000c"
    },
    {
      "instr No.": 2069,
      "instr_in": "0x00",
      "mem_addr": 2069,
      "mem_bias_in": "0x00000013",
      "mem_inp_in": "0x00000013",
      "mem_mode": 3,
      "mem_uop_in": "0x00000013",
      "mem_wgt_in": "0x00000013"
    },
    {
      "instr No.": 2070,
      "instr_in": "0x00",
      "mem_addr": 2070,
      "mem_bias_in": "0x0000000d",
      "mem_inp_in": "0x0000000d",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000d",
      "mem_wgt_in": "0x0000000d"
    },
    {
      "instr No.": 2071,
      "instr_in": "0x00",
      "mem_addr": 2071,
      "mem_bias_in": "0x00000005",
      "mem_inp_in": "0x00000005",
      "mem_mode": 3,
      "mem_uop_in": "0x00000005",
      "mem_wgt_in": "0x00000005"
    },
    {
      "instr No.": 2072,
      "instr_in": "0x00",
      "mem_addr": 2072,
      "mem_bias_in": "0x00000005",
      "mem_inp_in": "0x00000005",
      "mem_mode": 3,
      "mem_uop_in": "0x00000005",
      "mem_wgt_in": "0x00000005"
    },
    {
      "instr No.": 2073,
      "instr_in": "0x00",
      "mem_addr": 2073,
      "mem_bias_in": "0xffffffe7",
      "mem_inp_in": "0xffffffe7",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe7",
      "mem_wgt_in": "0xffffffe7"
    },
    {
      "instr No.": 2074,
      "instr_in": "0x00",
      "mem_addr": 2074,
      "mem_bias_in": "0xffffffe9",
      "mem_inp_in": "0xffffffe9",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe9",
      "mem_wgt_in": "0xffffffe9"
    },
    {
      "instr No.": 2075,
      "instr_in": "0x00",
      "mem_addr": 2075,
      "mem_bias_in": "0xffffffef",
      "mem_inp_in": "0xffffffef",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffef",
      "mem_wgt_in": "0xffffffef"
    },
    {
      "instr No.": 2076,
      "instr_in": "0x00",
      "mem_addr": 2076,
      "mem_bias_in": "0x00000008",
      "mem_inp_in": "0x00000008",
      "mem_mode": 3,
      "mem_uop_in": "0x00000008",
      "mem_wgt_in": "0x00000008"
    },
    {
      "instr No.": 2077,
      "instr_in": "0x00",
      "mem_addr": 2077,
      "mem_bias_in": "0xffffffea",
      "mem_inp_in": "0xffffffea",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffea",
      "mem_wgt_in": "0xffffffea"
    },
    {
      "instr No.": 2078,
      "instr_in": "0x00",
      "mem_addr": 2078,
      "mem_bias_in": "0xffffffe9",
      "mem_inp_in": "0xffffffe9",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe9",
      "mem_wgt_in": "0xffffffe9"
    },
    {
      "instr No.": 2079,
      "instr_in": "0x00",
      "mem_addr": 2079,
      "mem_bias_in": "0x00000007",
      "mem_inp_in": "0x00000007",
      "mem_mode": 3,
      "mem_uop_in": "0x00000007",
      "mem_wgt_in": "0x00000007"
    },
    {
      "instr No.": 2080,
      "instr_in": "0x00",
      "mem_addr": 2080,
      "mem_bias_in": "0xffffffed",
      "mem_inp_in": "0xffffffed",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffed",
      "mem_wgt_in": "0xffffffed"
    },
    {
      "instr No.": 2081,
      "instr_in": "0x00",
      "mem_addr": 2081,
      "mem_bias_in": "0x00000006",
      "mem_inp_in": "0x00000006",
      "mem_mode": 3,
      "mem_uop_in": "0x00000006",
      "mem_wgt_in": "0x00000006"
    },
    {
      "instr No.": 2082,
      "instr_in": "0x00",
      "mem_addr": 2082,
      "mem_bias_in": "0x0000000b",
      "mem_inp_in": "0x0000000b",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000b",
      "mem_wgt_in": "0x0000000b"
    },
    {
      "instr No.": 2083,
      "instr_in": "0x00",
      "mem_addr": 2083,
      "mem_bias_in": "0x00000006",
      "mem_inp_in": "0x00000006",
      "mem_mode": 3,
      "mem_uop_in": "0x00000006",
      "mem_wgt_in": "0x00000006"
    },
    {
      "instr No.": 2084,
      "instr_in": "0x00",
      "mem_addr": 2084,
      "mem_bias_in": "0x00000017",
      "mem_inp_in": "0x00000017",
      "mem_mode": 3,
      "mem_uop_in": "0x00000017",
      "mem_wgt_in": "0x00000017"
    },
    {
      "instr No.": 2085,
      "instr_in": "0x00",
      "mem_addr": 2085,
      "mem_bias_in": "0x0000001d",
      "mem_inp_in": "0x0000001d",
      "mem_mode": 3,
      "mem_uop_in": "0x0000001d",
      "mem_wgt_in": "0x0000001d"
    },
    {
      "instr No.": 2086,
      "instr_in": "0x00",
      "mem_addr": 2086,
      "mem_bias_in": "0xffffffef",
      "mem_inp_in": "0xffffffef",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffef",
      "mem_wgt_in": "0xffffffef"
    },
    {
      "instr No.": 2087,
      "instr_in": "0x00",
      "mem_addr": 2087,
      "mem_bias_in": "0x00000013",
      "mem_inp_in": "0x00000013",
      "mem_mode": 3,
      "mem_uop_in": "0x00000013",
      "mem_wgt_in": "0x00000013"
    },
    {
      "instr No.": 2088,
      "instr_in": "0x00",
      "mem_addr": 2088,
      "mem_bias_in": "0x0000000d",
      "mem_inp_in": "0x0000000d",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000d",
      "mem_wgt_in": "0x0000000d"
    },
    {
      "instr No.": 2089,
      "instr_in": "0x00",
      "mem_addr": 2089,
      "mem_bias_in": "0xfffffff0",
      "mem_inp_in": "0xfffffff0",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff0",
      "mem_wgt_in": "0xfffffff0"
    },
    {
      "instr No.": 2090,
      "instr_in": "0x00",
      "mem_addr": 2090,
      "mem_bias_in": "0x00000008",
      "mem_inp_in": "0x00000008",
      "mem_mode": 3,
      "mem_uop_in": "0x00000008",
      "mem_wgt_in": "0x00000008"
    },
    {
      "instr No.": 2091,
      "instr_in": "0x00",
      "mem_addr": 2091,
      "mem_bias_in": "0x0000000e",
      "mem_inp_in": "0x0000000e",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000e",
      "mem_wgt_in": "0x0000000e"
    },
    {
      "instr No.": 2092,
      "instr_in": "0x00",
      "mem_addr": 2092,
      "mem_bias_in": "0x0000000c",
      "mem_inp_in": "0x0000000c",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000c",
      "mem_wgt_in": "0x0000000c"
    },
    {
      "instr No.": 2093,
      "instr_in": "0x00",
      "mem_addr": 2093,
      "mem_bias_in": "0x00000000",
      "mem_inp_in": "0x00000000",
      "mem_mode": 3,
      "mem_uop_in": "0x00000000",
      "mem_wgt_in": "0x00000000"
    },
    {
      "instr No.": 2094,
      "instr_in": "0x00",
      "mem_addr": 2094,
      "mem_bias_in": "0x00000010",
      "mem_inp_in": "0x00000010",
      "mem_mode": 3,
      "mem_uop_in": "0x00000010",
      "mem_wgt_in": "0x00000010"
    },
    {
      "instr No.": 2095,
      "instr_in": "0x00",
      "mem_addr": 2095,
      "mem_bias_in": "0x00000012",
      "mem_inp_in": "0x00000012",
      "mem_mode": 3,
      "mem_uop_in": "0x00000012",
      "mem_wgt_in": "0x00000012"
    },
    {
      "instr No.": 2096,
      "instr_in": "0x00",
      "mem_addr": 2096,
      "mem_bias_in": "0x00000019",
      "mem_inp_in": "0x00000019",
      "mem_mode": 3,
      "mem_uop_in": "0x00000019",
      "mem_wgt_in": "0x00000019"
    },
    {
      "instr No.": 2097,
      "instr_in": "0x00",
      "mem_addr": 2097,
      "mem_bias_in": "0xfffffff2",
      "mem_inp_in": "0xfffffff2",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff2",
      "mem_wgt_in": "0xfffffff2"
    },
    {
      "instr No.": 2098,
      "instr_in": "0x00",
      "mem_addr": 2098,
      "mem_bias_in": "0xffffffff",
      "mem_inp_in": "0xffffffff",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffff",
      "mem_wgt_in": "0xffffffff"
    },
    {
      "instr No.": 2099,
      "instr_in": "0x00",
      "mem_addr": 2099,
      "mem_bias_in": "0xfffffff9",
      "mem_inp_in": "0xfffffff9",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff9",
      "mem_wgt_in": "0xfffffff9"
    },
    {
      "instr No.": 2100,
      "instr_in": "0x00",
      "mem_addr": 2100,
      "mem_bias_in": "0x00000018",
      "mem_inp_in": "0x00000018",
      "mem_mode": 3,
      "mem_uop_in": "0x00000018",
      "mem_wgt_in": "0x00000018"
    },
    {
      "instr No.": 2101,
      "instr_in": "0x00",
      "mem_addr": 2101,
      "mem_bias_in": "0xfffffff5",
      "mem_inp_in": "0xfffffff5",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff5",
      "mem_wgt_in": "0xfffffff5"
    },
    {
      "instr No.": 2102,
      "instr_in": "0x00",
      "mem_addr": 2102,
      "mem_bias_in": "0xfffffff9",
      "mem_inp_in": "0xfffffff9",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff9",
      "mem_wgt_in": "0xfffffff9"
    },
    {
      "instr No.": 2103,
      "instr_in": "0x00",
      "mem_addr": 2103,
      "mem_bias_in": "0x0000001f",
      "mem_inp_in": "0x0000001f",
      "mem_mode": 3,
      "mem_uop_in": "0x0000001f",
      "mem_wgt_in": "0x0000001f"
    },
    {
      "instr No.": 2104,
      "instr_in": "0x00",
      "mem_addr": 2104,
      "mem_bias_in": "0x0000001e",
      "mem_inp_in": "0x0000001e",
      "mem_mode": 3,
      "mem_uop_in": "0x0000001e",
      "mem_wgt_in": "0x0000001e"
    },
    {
      "instr No.": 2105,
      "instr_in": "0x00",
      "mem_addr": 2105,
      "mem_bias_in": "0xffffffe3",
      "mem_inp_in": "0xffffffe3",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe3",
      "mem_wgt_in": "0xffffffe3"
    },
    {
      "instr No.": 2106,
      "instr_in": "0x00",
      "mem_addr": 2106,
      "mem_bias_in": "0x00000008",
      "mem_inp_in": "0x00000008",
      "mem_mode": 3,
      "mem_uop_in": "0x00000008",
      "mem_wgt_in": "0x00000008"
    },
    {
      "instr No.": 2107,
      "instr_in": "0x00",
      "mem_addr": 2107,
      "mem_bias_in": "0xffffffe6",
      "mem_inp_in": "0xffffffe6",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe6",
      "mem_wgt_in": "0xffffffe6"
    },
    {
      "instr No.": 2108,
      "instr_in": "0x00",
      "mem_addr": 2108,
      "mem_bias_in": "0x00000007",
      "mem_inp_in": "0x00000007",
      "mem_mode": 3,
      "mem_uop_in": "0x00000007",
      "mem_wgt_in": "0x00000007"
    },
    {
      "instr No.": 2109,
      "instr_in": "0x00",
      "mem_addr": 2109,
      "mem_bias_in": "0xffffffe9",
      "mem_inp_in": "0xffffffe9",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe9",
      "mem_wgt_in": "0xffffffe9"
    },
    {
      "instr No.": 2110,
      "instr_in": "0x00",
      "mem_addr": 2110,
      "mem_bias_in": "0x0000000f",
      "mem_inp_in": "0x0000000f",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000f",
      "mem_wgt_in": "0x0000000f"
    },
    {
      "instr No.": 2111,
      "instr_in": "0x00",
      "mem_addr": 2111,
      "mem_bias_in": "0xfffffffc",
      "mem_inp_in": "0xfffffffc",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffffc",
      "mem_wgt_in": "0xfffffffc"
    },
    {
      "instr No.": 2112,
      "instr_in": "0x00",
      "mem_addr": 2112,
      "mem_bias_in": "0x00000008",
      "mem_inp_in": "0x00000008",
      "mem_mode": 3,
      "mem_uop_in": "0x00000008",
      "mem_wgt_in": "0x00000008"
    },
    {
      "instr No.": 2113,
      "instr_in": "0x00",
      "mem_addr": 2113,
      "mem_bias_in": "0xffffffe6",
      "mem_inp_in": "0xffffffe6",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe6",
      "mem_wgt_in": "0xffffffe6"
    },
    {
      "instr No.": 2114,
      "instr_in": "0x00",
      "mem_addr": 2114,
      "mem_bias_in": "0xfffffffa",
      "mem_inp_in": "0xfffffffa",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffffa",
      "mem_wgt_in": "0xfffffffa"
    },
    {
      "instr No.": 2115,
      "instr_in": "0x00",
      "mem_addr": 2115,
      "mem_bias_in": "0x0000001e",
      "mem_inp_in": "0x0000001e",
      "mem_mode": 3,
      "mem_uop_in": "0x0000001e",
      "mem_wgt_in": "0x0000001e"
    },
    {
      "instr No.": 2116,
      "instr_in": "0x00",
      "mem_addr": 2116,
      "mem_bias_in": "0x00000003",
      "mem_inp_in": "0x00000003",
      "mem_mode": 3,
      "mem_uop_in": "0x00000003",
      "mem_wgt_in": "0x00000003"
    },
    {
      "instr No.": 2117,
      "instr_in": "0x00",
      "mem_addr": 2117,
      "mem_bias_in": "0x00000014",
      "mem_inp_in": "0x00000014",
      "mem_mode": 3,
      "mem_uop_in": "0x00000014",
      "mem_wgt_in": "0x00000014"
    },
    {
      "instr No.": 2118,
      "instr_in": "0x00",
      "mem_addr": 2118,
      "mem_bias_in": "0xfffffff7",
      "mem_inp_in": "0xfffffff7",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff7",
      "mem_wgt_in": "0xfffffff7"
    },
    {
      "instr No.": 2119,
      "instr_in": "0x00",
      "mem_addr": 2119,
      "mem_bias_in": "0x0000001b",
      "mem_inp_in": "0x0000001b",
      "mem_mode": 3,
      "mem_uop_in": "0x0000001b",
      "mem_wgt_in": "0x0000001b"
    },
    {
      "instr No.": 2120,
      "instr_in": "0x00",
      "mem_addr": 2120,
      "mem_bias_in": "0x0000001d",
      "mem_inp_in": "0x0000001d",
      "mem_mode": 3,
      "mem_uop_in": "0x0000001d",
      "mem_wgt_in": "0x0000001d"
    },
    {
      "instr No.": 2121,
      "instr_in": "0x00",
      "mem_addr": 2121,
      "mem_bias_in": "0xffffffea",
      "mem_inp_in": "0xffffffea",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffea",
      "mem_wgt_in": "0xffffffea"
    },
    {
      "instr No.": 2122,
      "instr_in": "0x00",
      "mem_addr": 2122,
      "mem_bias_in": "0xffffffe6",
      "mem_inp_in": "0xffffffe6",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe6",
      "mem_wgt_in": "0xffffffe6"
    },
    {
      "instr No.": 2123,
      "instr_in": "0x00",
      "mem_addr": 2123,
      "mem_bias_in": "0x00000018",
      "mem_inp_in": "0x00000018",
      "mem_mode": 3,
      "mem_uop_in": "0x00000018",
      "mem_wgt_in": "0x00000018"
    },
    {
      "instr No.": 2124,
      "instr_in": "0x00",
      "mem_addr": 2124,
      "mem_bias_in": "0x00000010",
      "mem_inp_in": "0x00000010",
      "mem_mode": 3,
      "mem_uop_in": "0x00000010",
      "mem_wgt_in": "0x00000010"
    },
    {
      "instr No.": 2125,
      "instr_in": "0x00",
      "mem_addr": 2125,
      "mem_bias_in": "0xfffffffd",
      "mem_inp_in": "0xfffffffd",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffffd",
      "mem_wgt_in": "0xfffffffd"
    },
    {
      "instr No.": 2126,
      "instr_in": "0x00",
      "mem_addr": 2126,
      "mem_bias_in": "0x00000010",
      "mem_inp_in": "0x00000010",
      "mem_mode": 3,
      "mem_uop_in": "0x00000010",
      "mem_wgt_in": "0x00000010"
    },
    {
      "instr No.": 2127,
      "instr_in": "0x00",
      "mem_addr": 2127,
      "mem_bias_in": "0x00000016",
      "mem_inp_in": "0x00000016",
      "mem_mode": 3,
      "mem_uop_in": "0x00000016",
      "mem_wgt_in": "0x00000016"
    },
    {
      "instr No.": 2128,
      "instr_in": "0x00",
      "mem_addr": 2128,
      "mem_bias_in": "0x00000000",
      "mem_inp_in": "0x00000000",
      "mem_mode": 3,
      "mem_uop_in": "0x00000000",
      "mem_wgt_in": "0x00000000"
    },
    {
      "instr No.": 2129,
      "instr_in": "0x00",
      "mem_addr": 2129,
      "mem_bias_in": "0xffffffe9",
      "mem_inp_in": "0xffffffe9",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe9",
      "mem_wgt_in": "0xffffffe9"
    },
    {
      "instr No.": 2130,
      "instr_in": "0x00",
      "mem_addr": 2130,
      "mem_bias_in": "0x0000001a",
      "mem_inp_in": "0x0000001a",
      "mem_mode": 3,
      "mem_uop_in": "0x0000001a",
      "mem_wgt_in": "0x0000001a"
    },
    {
      "instr No.": 2131,
      "instr_in": "0x00",
      "mem_addr": 2131,
      "mem_bias_in": "0xfffffff5",
      "mem_inp_in": "0xfffffff5",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff5",
      "mem_wgt_in": "0xfffffff5"
    },
    {
      "instr No.": 2132,
      "instr_in": "0x00",
      "mem_addr": 2132,
      "mem_bias_in": "0x0000000f",
      "mem_inp_in": "0x0000000f",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000f",
      "mem_wgt_in": "0x0000000f"
    },
    {
      "instr No.": 2133,
      "instr_in": "0x00",
      "mem_addr": 2133,
      "mem_bias_in": "0xfffffff3",
      "mem_inp_in": "0xfffffff3",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff3",
      "mem_wgt_in": "0xfffffff3"
    },
    {
      "instr No.": 2134,
      "instr_in": "0x00",
      "mem_addr": 2134,
      "mem_bias_in": "0xfffffff7",
      "mem_inp_in": "0xfffffff7",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff7",
      "mem_wgt_in": "0xfffffff7"
    },
    {
      "instr No.": 2135,
      "instr_in": "0x00",
      "mem_addr": 2135,
      "mem_bias_in": "0xfffffff7",
      "mem_inp_in": "0xfffffff7",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff7",
      "mem_wgt_in": "0xfffffff7"
    },
    {
      "instr No.": 2136,
      "instr_in": "0x00",
      "mem_addr": 2136,
      "mem_bias_in": "0xffffffef",
      "mem_inp_in": "0xffffffef",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffef",
      "mem_wgt_in": "0xffffffef"
    },
    {
      "instr No.": 2137,
      "instr_in": "0x00",
      "mem_addr": 2137,
      "mem_bias_in": "0xffffffec",
      "mem_inp_in": "0xffffffec",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffec",
      "mem_wgt_in": "0xffffffec"
    },
    {
      "instr No.": 2138,
      "instr_in": "0x00",
      "mem_addr": 2138,
      "mem_bias_in": "0x0000001f",
      "mem_inp_in": "0x0000001f",
      "mem_mode": 3,
      "mem_uop_in": "0x0000001f",
      "mem_wgt_in": "0x0000001f"
    },
    {
      "instr No.": 2139,
      "instr_in": "0x00",
      "mem_addr": 2139,
      "mem_bias_in": "0x00000005",
      "mem_inp_in": "0x00000005",
      "mem_mode": 3,
      "mem_uop_in": "0x00000005",
      "mem_wgt_in": "0x00000005"
    },
    {
      "instr No.": 2140,
      "instr_in": "0x00",
      "mem_addr": 2140,
      "mem_bias_in": "0xfffffffb",
      "mem_inp_in": "0xfffffffb",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffffb",
      "mem_wgt_in": "0xfffffffb"
    },
    {
      "instr No.": 2141,
      "instr_in": "0x00",
      "mem_addr": 2141,
      "mem_bias_in": "0x00000015",
      "mem_inp_in": "0x00000015",
      "mem_mode": 3,
      "mem_uop_in": "0x00000015",
      "mem_wgt_in": "0x00000015"
    },
    {
      "instr No.": 2142,
      "instr_in": "0x00",
      "mem_addr": 2142,
      "mem_bias_in": "0x00000002",
      "mem_inp_in": "0x00000002",
      "mem_mode": 3,
      "mem_uop_in": "0x00000002",
      "mem_wgt_in": "0x00000002"
    },
    {
      "instr No.": 2143,
      "instr_in": "0x00",
      "mem_addr": 2143,
      "mem_bias_in": "0xfffffff2",
      "mem_inp_in": "0xfffffff2",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff2",
      "mem_wgt_in": "0xfffffff2"
    },
    {
      "instr No.": 2144,
      "instr_in": "0x00",
      "mem_addr": 2144,
      "mem_bias_in": "0x00000006",
      "mem_inp_in": "0x00000006",
      "mem_mode": 3,
      "mem_uop_in": "0x00000006",
      "mem_wgt_in": "0x00000006"
    },
    {
      "instr No.": 2145,
      "instr_in": "0x00",
      "mem_addr": 2145,
      "mem_bias_in": "0x00000005",
      "mem_inp_in": "0x00000005",
      "mem_mode": 3,
      "mem_uop_in": "0x00000005",
      "mem_wgt_in": "0x00000005"
    },
    {
      "instr No.": 2146,
      "instr_in": "0x00",
      "mem_addr": 2146,
      "mem_bias_in": "0xfffffffc",
      "mem_inp_in": "0xfffffffc",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffffc",
      "mem_wgt_in": "0xfffffffc"
    },
    {
      "instr No.": 2147,
      "instr_in": "0x00",
      "mem_addr": 2147,
      "mem_bias_in": "0x00000000",
      "mem_inp_in": "0x00000000",
      "mem_mode": 3,
      "mem_uop_in": "0x00000000",
      "mem_wgt_in": "0x00000000"
    },
    {
      "instr No.": 2148,
      "instr_in": "0x00",
      "mem_addr": 2148,
      "mem_bias_in": "0xffffffef",
      "mem_inp_in": "0xffffffef",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffef",
      "mem_wgt_in": "0xffffffef"
    },
    {
      "instr No.": 2149,
      "instr_in": "0x00",
      "mem_addr": 2149,
      "mem_bias_in": "0x0000000b",
      "mem_inp_in": "0x0000000b",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000b",
      "mem_wgt_in": "0x0000000b"
    },
    {
      "instr No.": 2150,
      "instr_in": "0x00",
      "mem_addr": 2150,
      "mem_bias_in": "0x00000006",
      "mem_inp_in": "0x00000006",
      "mem_mode": 3,
      "mem_uop_in": "0x00000006",
      "mem_wgt_in": "0x00000006"
    },
    {
      "instr No.": 2151,
      "instr_in": "0x00",
      "mem_addr": 2151,
      "mem_bias_in": "0xffffffe5",
      "mem_inp_in": "0xffffffe5",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe5",
      "mem_wgt_in": "0xffffffe5"
    },
    {
      "instr No.": 2152,
      "instr_in": "0x00",
      "mem_addr": 2152,
      "mem_bias_in": "0xfffffff9",
      "mem_inp_in": "0xfffffff9",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff9",
      "mem_wgt_in": "0xfffffff9"
    },
    {
      "instr No.": 2153,
      "instr_in": "0x00",
      "mem_addr": 2153,
      "mem_bias_in": "0x00000014",
      "mem_inp_in": "0x00000014",
      "mem_mode": 3,
      "mem_uop_in": "0x00000014",
      "mem_wgt_in": "0x00000014"
    },
    {
      "instr No.": 2154,
      "instr_in": "0x00",
      "mem_addr": 2154,
      "mem_bias_in": "0xfffffff1",
      "mem_inp_in": "0xfffffff1",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff1",
      "mem_wgt_in": "0xfffffff1"
    },
    {
      "instr No.": 2155,
      "instr_in": "0x00",
      "mem_addr": 2155,
      "mem_bias_in": "0x0000000d",
      "mem_inp_in": "0x0000000d",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000d",
      "mem_wgt_in": "0x0000000d"
    },
    {
      "instr No.": 2156,
      "instr_in": "0x00",
      "mem_addr": 2156,
      "mem_bias_in": "0x0000001e",
      "mem_inp_in": "0x0000001e",
      "mem_mode": 3,
      "mem_uop_in": "0x0000001e",
      "mem_wgt_in": "0x0000001e"
    },
    {
      "instr No.": 2157,
      "instr_in": "0x00",
      "mem_addr": 2157,
      "mem_bias_in": "0x0000000b",
      "mem_inp_in": "0x0000000b",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000b",
      "mem_wgt_in": "0x0000000b"
    },
    {
      "instr No.": 2158,
      "instr_in": "0x00",
      "mem_addr": 2158,
      "mem_bias_in": "0x00000012",
      "mem_inp_in": "0x00000012",
      "mem_mode": 3,
      "mem_uop_in": "0x00000012",
      "mem_wgt_in": "0x00000012"
    },
    {
      "instr No.": 2159,
      "instr_in": "0x00",
      "mem_addr": 2159,
      "mem_bias_in": "0x0000001f",
      "mem_inp_in": "0x0000001f",
      "mem_mode": 3,
      "mem_uop_in": "0x0000001f",
      "mem_wgt_in": "0x0000001f"
    },
    {
      "instr No.": 2160,
      "instr_in": "0x00",
      "mem_addr": 2160,
      "mem_bias_in": "0x0000001d",
      "mem_inp_in": "0x0000001d",
      "mem_mode": 3,
      "mem_uop_in": "0x0000001d",
      "mem_wgt_in": "0x0000001d"
    },
    {
      "instr No.": 2161,
      "instr_in": "0x00",
      "mem_addr": 2161,
      "mem_bias_in": "0x00000003",
      "mem_inp_in": "0x00000003",
      "mem_mode": 3,
      "mem_uop_in": "0x00000003",
      "mem_wgt_in": "0x00000003"
    },
    {
      "instr No.": 2162,
      "instr_in": "0x00",
      "mem_addr": 2162,
      "mem_bias_in": "0xfffffffc",
      "mem_inp_in": "0xfffffffc",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffffc",
      "mem_wgt_in": "0xfffffffc"
    },
    {
      "instr No.": 2163,
      "instr_in": "0x00",
      "mem_addr": 2163,
      "mem_bias_in": "0xffffffff",
      "mem_inp_in": "0xffffffff",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffff",
      "mem_wgt_in": "0xffffffff"
    },
    {
      "instr No.": 2164,
      "instr_in": "0x00",
      "mem_addr": 2164,
      "mem_bias_in": "0x00000019",
      "mem_inp_in": "0x00000019",
      "mem_mode": 3,
      "mem_uop_in": "0x00000019",
      "mem_wgt_in": "0x00000019"
    },
    {
      "instr No.": 2165,
      "instr_in": "0x00",
      "mem_addr": 2165,
      "mem_bias_in": "0x00000015",
      "mem_inp_in": "0x00000015",
      "mem_mode": 3,
      "mem_uop_in": "0x00000015",
      "mem_wgt_in": "0x00000015"
    },
    {
      "instr No.": 2166,
      "instr_in": "0x00",
      "mem_addr": 2166,
      "mem_bias_in": "0xfffffff1",
      "mem_inp_in": "0xfffffff1",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff1",
      "mem_wgt_in": "0xfffffff1"
    },
    {
      "instr No.": 2167,
      "instr_in": "0x00",
      "mem_addr": 2167,
      "mem_bias_in": "0x00000016",
      "mem_inp_in": "0x00000016",
      "mem_mode": 3,
      "mem_uop_in": "0x00000016",
      "mem_wgt_in": "0x00000016"
    },
    {
      "instr No.": 2168,
      "instr_in": "0x00",
      "mem_addr": 2168,
      "mem_bias_in": "0xffffffe0",
      "mem_inp_in": "0xffffffe0",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe0",
      "mem_wgt_in": "0xffffffe0"
    },
    {
      "instr No.": 2169,
      "instr_in": "0x00",
      "mem_addr": 2169,
      "mem_bias_in": "0x00000009",
      "mem_inp_in": "0x00000009",
      "mem_mode": 3,
      "mem_uop_in": "0x00000009",
      "mem_wgt_in": "0x00000009"
    },
    {
      "instr No.": 2170,
      "instr_in": "0x00",
      "mem_addr": 2170,
      "mem_bias_in": "0x00000017",
      "mem_inp_in": "0x00000017",
      "mem_mode": 3,
      "mem_uop_in": "0x00000017",
      "mem_wgt_in": "0x00000017"
    },
    {
      "instr No.": 2171,
      "instr_in": "0x00",
      "mem_addr": 2171,
      "mem_bias_in": "0x00000013",
      "mem_inp_in": "0x00000013",
      "mem_mode": 3,
      "mem_uop_in": "0x00000013",
      "mem_wgt_in": "0x00000013"
    },
    {
      "instr No.": 2172,
      "instr_in": "0x00",
      "mem_addr": 2172,
      "mem_bias_in": "0x0000000c",
      "mem_inp_in": "0x0000000c",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000c",
      "mem_wgt_in": "0x0000000c"
    },
    {
      "instr No.": 2173,
      "instr_in": "0x00",
      "mem_addr": 2173,
      "mem_bias_in": "0xfffffff7",
      "mem_inp_in": "0xfffffff7",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff7",
      "mem_wgt_in": "0xfffffff7"
    },
    {
      "instr No.": 2174,
      "instr_in": "0x00",
      "mem_addr": 2174,
      "mem_bias_in": "0xffffffec",
      "mem_inp_in": "0xffffffec",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffec",
      "mem_wgt_in": "0xffffffec"
    },
    {
      "instr No.": 2175,
      "instr_in": "0x00",
      "mem_addr": 2175,
      "mem_bias_in": "0xffffffef",
      "mem_inp_in": "0xffffffef",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffef",
      "mem_wgt_in": "0xffffffef"
    },
    {
      "instr No.": 2176,
      "instr_in": "0x00",
      "mem_addr": 2176,
      "mem_bias_in": "0x0000000d",
      "mem_inp_in": "0x0000000d",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000d",
      "mem_wgt_in": "0x0000000d"
    },
    {
      "instr No.": 2177,
      "instr_in": "0x00",
      "mem_addr": 2177,
      "mem_bias_in": "0xffffffeb",
      "mem_inp_in": "0xffffffeb",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffeb",
      "mem_wgt_in": "0xffffffeb"
    },
    {
      "instr No.": 2178,
      "instr_in": "0x00",
      "mem_addr": 2178,
      "mem_bias_in": "0xfffffff8",
      "mem_inp_in": "0xfffffff8",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff8",
      "mem_wgt_in": "0xfffffff8"
    },
    {
      "instr No.": 2179,
      "instr_in": "0x00",
      "mem_addr": 2179,
      "mem_bias_in": "0xfffffff3",
      "mem_inp_in": "0xfffffff3",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff3",
      "mem_wgt_in": "0xfffffff3"
    },
    {
      "instr No.": 2180,
      "instr_in": "0x00",
      "mem_addr": 2180,
      "mem_bias_in": "0x00000001",
      "mem_inp_in": "0x00000001",
      "mem_mode": 3,
      "mem_uop_in": "0x00000001",
      "mem_wgt_in": "0x00000001"
    },
    {
      "instr No.": 2181,
      "instr_in": "0x00",
      "mem_addr": 2181,
      "mem_bias_in": "0x0000000a",
      "mem_inp_in": "0x0000000a",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000a",
      "mem_wgt_in": "0x0000000a"
    },
    {
      "instr No.": 2182,
      "instr_in": "0x00",
      "mem_addr": 2182,
      "mem_bias_in": "0x00000005",
      "mem_inp_in": "0x00000005",
      "mem_mode": 3,
      "mem_uop_in": "0x00000005",
      "mem_wgt_in": "0x00000005"
    },
    {
      "instr No.": 2183,
      "instr_in": "0x00",
      "mem_addr": 2183,
      "mem_bias_in": "0xfffffffa",
      "mem_inp_in": "0xfffffffa",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffffa",
      "mem_wgt_in": "0xfffffffa"
    },
    {
      "instr No.": 2184,
      "instr_in": "0x00",
      "mem_addr": 2184,
      "mem_bias_in": "0x00000009",
      "mem_inp_in": "0x00000009",
      "mem_mode": 3,
      "mem_uop_in": "0x00000009",
      "mem_wgt_in": "0x00000009"
    },
    {
      "instr No.": 2185,
      "instr_in": "0x00",
      "mem_addr": 2185,
      "mem_bias_in": "0xfffffff6",
      "mem_inp_in": "0xfffffff6",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff6",
      "mem_wgt_in": "0xfffffff6"
    },
    {
      "instr No.": 2186,
      "instr_in": "0x00",
      "mem_addr": 2186,
      "mem_bias_in": "0x00000010",
      "mem_inp_in": "0x00000010",
      "mem_mode": 3,
      "mem_uop_in": "0x00000010",
      "mem_wgt_in": "0x00000010"
    },
    {
      "instr No.": 2187,
      "instr_in": "0x00",
      "mem_addr": 2187,
      "mem_bias_in": "0xfffffff6",
      "mem_inp_in": "0xfffffff6",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff6",
      "mem_wgt_in": "0xfffffff6"
    },
    {
      "instr No.": 2188,
      "instr_in": "0x00",
      "mem_addr": 2188,
      "mem_bias_in": "0x0000001c",
      "mem_inp_in": "0x0000001c",
      "mem_mode": 3,
      "mem_uop_in": "0x0000001c",
      "mem_wgt_in": "0x0000001c"
    },
    {
      "instr No.": 2189,
      "instr_in": "0x00",
      "mem_addr": 2189,
      "mem_bias_in": "0xfffffff3",
      "mem_inp_in": "0xfffffff3",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff3",
      "mem_wgt_in": "0xfffffff3"
    },
    {
      "instr No.": 2190,
      "instr_in": "0x00",
      "mem_addr": 2190,
      "mem_bias_in": "0xfffffffd",
      "mem_inp_in": "0xfffffffd",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffffd",
      "mem_wgt_in": "0xfffffffd"
    },
    {
      "instr No.": 2191,
      "instr_in": "0x00",
      "mem_addr": 2191,
      "mem_bias_in": "0xfffffff3",
      "mem_inp_in": "0xfffffff3",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff3",
      "mem_wgt_in": "0xfffffff3"
    },
    {
      "instr No.": 2192,
      "instr_in": "0x00",
      "mem_addr": 2192,
      "mem_bias_in": "0x00000019",
      "mem_inp_in": "0x00000019",
      "mem_mode": 3,
      "mem_uop_in": "0x00000019",
      "mem_wgt_in": "0x00000019"
    },
    {
      "instr No.": 2193,
      "instr_in": "0x00",
      "mem_addr": 2193,
      "mem_bias_in": "0x00000007",
      "mem_inp_in": "0x00000007",
      "mem_mode": 3,
      "mem_uop_in": "0x00000007",
      "mem_wgt_in": "0x00000007"
    },
    {
      "instr No.": 2194,
      "instr_in": "0x00",
      "mem_addr": 2194,
      "mem_bias_in": "0x0000000c",
      "mem_inp_in": "0x0000000c",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000c",
      "mem_wgt_in": "0x0000000c"
    },
    {
      "instr No.": 2195,
      "instr_in": "0x00",
      "mem_addr": 2195,
      "mem_bias_in": "0x0000001d",
      "mem_inp_in": "0x0000001d",
      "mem_mode": 3,
      "mem_uop_in": "0x0000001d",
      "mem_wgt_in": "0x0000001d"
    },
    {
      "instr No.": 2196,
      "instr_in": "0x00",
      "mem_addr": 2196,
      "mem_bias_in": "0x0000001d",
      "mem_inp_in": "0x0000001d",
      "mem_mode": 3,
      "mem_uop_in": "0x0000001d",
      "mem_wgt_in": "0x0000001d"
    },
    {
      "instr No.": 2197,
      "instr_in": "0x00",
      "mem_addr": 2197,
      "mem_bias_in": "0xffffffe2",
      "mem_inp_in": "0xffffffe2",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe2",
      "mem_wgt_in": "0xffffffe2"
    },
    {
      "instr No.": 2198,
      "instr_in": "0x00",
      "mem_addr": 2198,
      "mem_bias_in": "0x0000000f",
      "mem_inp_in": "0x0000000f",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000f",
      "mem_wgt_in": "0x0000000f"
    },
    {
      "instr No.": 2199,
      "instr_in": "0x00",
      "mem_addr": 2199,
      "mem_bias_in": "0x00000003",
      "mem_inp_in": "0x00000003",
      "mem_mode": 3,
      "mem_uop_in": "0x00000003",
      "mem_wgt_in": "0x00000003"
    },
    {
      "instr No.": 2200,
      "instr_in": "0x00",
      "mem_addr": 2200,
      "mem_bias_in": "0x00000019",
      "mem_inp_in": "0x00000019",
      "mem_mode": 3,
      "mem_uop_in": "0x00000019",
      "mem_wgt_in": "0x00000019"
    },
    {
      "instr No.": 2201,
      "instr_in": "0x00",
      "mem_addr": 2201,
      "mem_bias_in": "0x00000003",
      "mem_inp_in": "0x00000003",
      "mem_mode": 3,
      "mem_uop_in": "0x00000003",
      "mem_wgt_in": "0x00000003"
    },
    {
      "instr No.": 2202,
      "instr_in": "0x00",
      "mem_addr": 2202,
      "mem_bias_in": "0x00000017",
      "mem_inp_in": "0x00000017",
      "mem_mode": 3,
      "mem_uop_in": "0x00000017",
      "mem_wgt_in": "0x00000017"
    },
    {
      "instr No.": 2203,
      "instr_in": "0x00",
      "mem_addr": 2203,
      "mem_bias_in": "0x00000018",
      "mem_inp_in": "0x00000018",
      "mem_mode": 3,
      "mem_uop_in": "0x00000018",
      "mem_wgt_in": "0x00000018"
    },
    {
      "instr No.": 2204,
      "instr_in": "0x00",
      "mem_addr": 2204,
      "mem_bias_in": "0xffffffe2",
      "mem_inp_in": "0xffffffe2",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe2",
      "mem_wgt_in": "0xffffffe2"
    },
    {
      "instr No.": 2205,
      "instr_in": "0x00",
      "mem_addr": 2205,
      "mem_bias_in": "0x00000017",
      "mem_inp_in": "0x00000017",
      "mem_mode": 3,
      "mem_uop_in": "0x00000017",
      "mem_wgt_in": "0x00000017"
    },
    {
      "instr No.": 2206,
      "instr_in": "0x00",
      "mem_addr": 2206,
      "mem_bias_in": "0xfffffff2",
      "mem_inp_in": "0xfffffff2",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff2",
      "mem_wgt_in": "0xfffffff2"
    },
    {
      "instr No.": 2207,
      "instr_in": "0x00",
      "mem_addr": 2207,
      "mem_bias_in": "0xfffffffc",
      "mem_inp_in": "0xfffffffc",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffffc",
      "mem_wgt_in": "0xfffffffc"
    },
    {
      "instr No.": 2208,
      "instr_in": "0x00",
      "mem_addr": 2208,
      "mem_bias_in": "0x00000006",
      "mem_inp_in": "0x00000006",
      "mem_mode": 3,
      "mem_uop_in": "0x00000006",
      "mem_wgt_in": "0x00000006"
    },
    {
      "instr No.": 2209,
      "instr_in": "0x00",
      "mem_addr": 2209,
      "mem_bias_in": "0x0000001f",
      "mem_inp_in": "0x0000001f",
      "mem_mode": 3,
      "mem_uop_in": "0x0000001f",
      "mem_wgt_in": "0x0000001f"
    },
    {
      "instr No.": 2210,
      "instr_in": "0x00",
      "mem_addr": 2210,
      "mem_bias_in": "0x00000016",
      "mem_inp_in": "0x00000016",
      "mem_mode": 3,
      "mem_uop_in": "0x00000016",
      "mem_wgt_in": "0x00000016"
    },
    {
      "instr No.": 2211,
      "instr_in": "0x00",
      "mem_addr": 2211,
      "mem_bias_in": "0xffffffff",
      "mem_inp_in": "0xffffffff",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffff",
      "mem_wgt_in": "0xffffffff"
    },
    {
      "instr No.": 2212,
      "instr_in": "0x00",
      "mem_addr": 2212,
      "mem_bias_in": "0xffffffe2",
      "mem_inp_in": "0xffffffe2",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe2",
      "mem_wgt_in": "0xffffffe2"
    },
    {
      "instr No.": 2213,
      "instr_in": "0x00",
      "mem_addr": 2213,
      "mem_bias_in": "0x00000018",
      "mem_inp_in": "0x00000018",
      "mem_mode": 3,
      "mem_uop_in": "0x00000018",
      "mem_wgt_in": "0x00000018"
    },
    {
      "instr No.": 2214,
      "instr_in": "0x00",
      "mem_addr": 2214,
      "mem_bias_in": "0x0000001b",
      "mem_inp_in": "0x0000001b",
      "mem_mode": 3,
      "mem_uop_in": "0x0000001b",
      "mem_wgt_in": "0x0000001b"
    },
    {
      "instr No.": 2215,
      "instr_in": "0x00",
      "mem_addr": 2215,
      "mem_bias_in": "0xffffffe1",
      "mem_inp_in": "0xffffffe1",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe1",
      "mem_wgt_in": "0xffffffe1"
    },
    {
      "instr No.": 2216,
      "instr_in": "0x00",
      "mem_addr": 2216,
      "mem_bias_in": "0xfffffff5",
      "mem_inp_in": "0xfffffff5",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff5",
      "mem_wgt_in": "0xfffffff5"
    },
    {
      "instr No.": 2217,
      "instr_in": "0x00",
      "mem_addr": 2217,
      "mem_bias_in": "0x00000019",
      "mem_inp_in": "0x00000019",
      "mem_mode": 3,
      "mem_uop_in": "0x00000019",
      "mem_wgt_in": "0x00000019"
    },
    {
      "instr No.": 2218,
      "instr_in": "0x00",
      "mem_addr": 2218,
      "mem_bias_in": "0xffffffeb",
      "mem_inp_in": "0xffffffeb",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffeb",
      "mem_wgt_in": "0xffffffeb"
    },
    {
      "instr No.": 2219,
      "instr_in": "0x00",
      "mem_addr": 2219,
      "mem_bias_in": "0x00000019",
      "mem_inp_in": "0x00000019",
      "mem_mode": 3,
      "mem_uop_in": "0x00000019",
      "mem_wgt_in": "0x00000019"
    },
    {
      "instr No.": 2220,
      "instr_in": "0x00",
      "mem_addr": 2220,
      "mem_bias_in": "0xfffffff3",
      "mem_inp_in": "0xfffffff3",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff3",
      "mem_wgt_in": "0xfffffff3"
    },
    {
      "instr No.": 2221,
      "instr_in": "0x00",
      "mem_addr": 2221,
      "mem_bias_in": "0xfffffffc",
      "mem_inp_in": "0xfffffffc",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffffc",
      "mem_wgt_in": "0xfffffffc"
    },
    {
      "instr No.": 2222,
      "instr_in": "0x00",
      "mem_addr": 2222,
      "mem_bias_in": "0xfffffff9",
      "mem_inp_in": "0xfffffff9",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff9",
      "mem_wgt_in": "0xfffffff9"
    },
    {
      "instr No.": 2223,
      "instr_in": "0x00",
      "mem_addr": 2223,
      "mem_bias_in": "0x0000001c",
      "mem_inp_in": "0x0000001c",
      "mem_mode": 3,
      "mem_uop_in": "0x0000001c",
      "mem_wgt_in": "0x0000001c"
    },
    {
      "instr No.": 2224,
      "instr_in": "0x00",
      "mem_addr": 2224,
      "mem_bias_in": "0x0000001a",
      "mem_inp_in": "0x0000001a",
      "mem_mode": 3,
      "mem_uop_in": "0x0000001a",
      "mem_wgt_in": "0x0000001a"
    },
    {
      "instr No.": 2225,
      "instr_in": "0x00",
      "mem_addr": 2225,
      "mem_bias_in": "0xfffffffd",
      "mem_inp_in": "0xfffffffd",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffffd",
      "mem_wgt_in": "0xfffffffd"
    },
    {
      "instr No.": 2226,
      "instr_in": "0x00",
      "mem_addr": 2226,
      "mem_bias_in": "0xfffffff3",
      "mem_inp_in": "0xfffffff3",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff3",
      "mem_wgt_in": "0xfffffff3"
    },
    {
      "instr No.": 2227,
      "instr_in": "0x00",
      "mem_addr": 2227,
      "mem_bias_in": "0x00000019",
      "mem_inp_in": "0x00000019",
      "mem_mode": 3,
      "mem_uop_in": "0x00000019",
      "mem_wgt_in": "0x00000019"
    },
    {
      "instr No.": 2228,
      "instr_in": "0x00",
      "mem_addr": 2228,
      "mem_bias_in": "0x00000005",
      "mem_inp_in": "0x00000005",
      "mem_mode": 3,
      "mem_uop_in": "0x00000005",
      "mem_wgt_in": "0x00000005"
    },
    {
      "instr No.": 2229,
      "instr_in": "0x00",
      "mem_addr": 2229,
      "mem_bias_in": "0xffffffe4",
      "mem_inp_in": "0xffffffe4",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe4",
      "mem_wgt_in": "0xffffffe4"
    },
    {
      "instr No.": 2230,
      "instr_in": "0x00",
      "mem_addr": 2230,
      "mem_bias_in": "0xfffffff7",
      "mem_inp_in": "0xfffffff7",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff7",
      "mem_wgt_in": "0xfffffff7"
    },
    {
      "instr No.": 2231,
      "instr_in": "0x00",
      "mem_addr": 2231,
      "mem_bias_in": "0x00000005",
      "mem_inp_in": "0x00000005",
      "mem_mode": 3,
      "mem_uop_in": "0x00000005",
      "mem_wgt_in": "0x00000005"
    },
    {
      "instr No.": 2232,
      "instr_in": "0x00",
      "mem_addr": 2232,
      "mem_bias_in": "0x00000002",
      "mem_inp_in": "0x00000002",
      "mem_mode": 3,
      "mem_uop_in": "0x00000002",
      "mem_wgt_in": "0x00000002"
    },
    {
      "instr No.": 2233,
      "instr_in": "0x00",
      "mem_addr": 2233,
      "mem_bias_in": "0xffffffe2",
      "mem_inp_in": "0xffffffe2",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe2",
      "mem_wgt_in": "0xffffffe2"
    },
    {
      "instr No.": 2234,
      "instr_in": "0x00",
      "mem_addr": 2234,
      "mem_bias_in": "0x00000008",
      "mem_inp_in": "0x00000008",
      "mem_mode": 3,
      "mem_uop_in": "0x00000008",
      "mem_wgt_in": "0x00000008"
    },
    {
      "instr No.": 2235,
      "instr_in": "0x00",
      "mem_addr": 2235,
      "mem_bias_in": "0x0000001c",
      "mem_inp_in": "0x0000001c",
      "mem_mode": 3,
      "mem_uop_in": "0x0000001c",
      "mem_wgt_in": "0x0000001c"
    },
    {
      "instr No.": 2236,
      "instr_in": "0x00",
      "mem_addr": 2236,
      "mem_bias_in": "0xffffffe5",
      "mem_inp_in": "0xffffffe5",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe5",
      "mem_wgt_in": "0xffffffe5"
    },
    {
      "instr No.": 2237,
      "instr_in": "0x00",
      "mem_addr": 2237,
      "mem_bias_in": "0xfffffffc",
      "mem_inp_in": "0xfffffffc",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffffc",
      "mem_wgt_in": "0xfffffffc"
    },
    {
      "instr No.": 2238,
      "instr_in": "0x00",
      "mem_addr": 2238,
      "mem_bias_in": "0xfffffffe",
      "mem_inp_in": "0xfffffffe",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffffe",
      "mem_wgt_in": "0xfffffffe"
    },
    {
      "instr No.": 2239,
      "instr_in": "0x00",
      "mem_addr": 2239,
      "mem_bias_in": "0xffffffe2",
      "mem_inp_in": "0xffffffe2",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe2",
      "mem_wgt_in": "0xffffffe2"
    },
    {
      "instr No.": 2240,
      "instr_in": "0x00",
      "mem_addr": 2240,
      "mem_bias_in": "0x00000019",
      "mem_inp_in": "0x00000019",
      "mem_mode": 3,
      "mem_uop_in": "0x00000019",
      "mem_wgt_in": "0x00000019"
    },
    {
      "instr No.": 2241,
      "instr_in": "0x00",
      "mem_addr": 2241,
      "mem_bias_in": "0xffffffea",
      "mem_inp_in": "0xffffffea",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffea",
      "mem_wgt_in": "0xffffffea"
    },
    {
      "instr No.": 2242,
      "instr_in": "0x00",
      "mem_addr": 2242,
      "mem_bias_in": "0xffffffff",
      "mem_inp_in": "0xffffffff",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffff",
      "mem_wgt_in": "0xffffffff"
    },
    {
      "instr No.": 2243,
      "instr_in": "0x00",
      "mem_addr": 2243,
      "mem_bias_in": "0xffffffec",
      "mem_inp_in": "0xffffffec",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffec",
      "mem_wgt_in": "0xffffffec"
    },
    {
      "instr No.": 2244,
      "instr_in": "0x00",
      "mem_addr": 2244,
      "mem_bias_in": "0xfffffffb",
      "mem_inp_in": "0xfffffffb",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffffb",
      "mem_wgt_in": "0xfffffffb"
    },
    {
      "instr No.": 2245,
      "instr_in": "0x00",
      "mem_addr": 2245,
      "mem_bias_in": "0xfffffffe",
      "mem_inp_in": "0xfffffffe",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffffe",
      "mem_wgt_in": "0xfffffffe"
    },
    {
      "instr No.": 2246,
      "instr_in": "0x00",
      "mem_addr": 2246,
      "mem_bias_in": "0xfffffff1",
      "mem_inp_in": "0xfffffff1",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff1",
      "mem_wgt_in": "0xfffffff1"
    },
    {
      "instr No.": 2247,
      "instr_in": "0x00",
      "mem_addr": 2247,
      "mem_bias_in": "0xffffffe2",
      "mem_inp_in": "0xffffffe2",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe2",
      "mem_wgt_in": "0xffffffe2"
    },
    {
      "instr No.": 2248,
      "instr_in": "0x00",
      "mem_addr": 2248,
      "mem_bias_in": "0xffffffe5",
      "mem_inp_in": "0xffffffe5",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe5",
      "mem_wgt_in": "0xffffffe5"
    },
    {
      "instr No.": 2249,
      "instr_in": "0x00",
      "mem_addr": 2249,
      "mem_bias_in": "0x00000006",
      "mem_inp_in": "0x00000006",
      "mem_mode": 3,
      "mem_uop_in": "0x00000006",
      "mem_wgt_in": "0x00000006"
    },
    {
      "instr No.": 2250,
      "instr_in": "0x00",
      "mem_addr": 2250,
      "mem_bias_in": "0xffffffeb",
      "mem_inp_in": "0xffffffeb",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffeb",
      "mem_wgt_in": "0xffffffeb"
    },
    {
      "instr No.": 2251,
      "instr_in": "0x00",
      "mem_addr": 2251,
      "mem_bias_in": "0x00000000",
      "mem_inp_in": "0x00000000",
      "mem_mode": 3,
      "mem_uop_in": "0x00000000",
      "mem_wgt_in": "0x00000000"
    },
    {
      "instr No.": 2252,
      "instr_in": "0x00",
      "mem_addr": 2252,
      "mem_bias_in": "0x0000000b",
      "mem_inp_in": "0x0000000b",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000b",
      "mem_wgt_in": "0x0000000b"
    },
    {
      "instr No.": 2253,
      "instr_in": "0x00",
      "mem_addr": 2253,
      "mem_bias_in": "0xffffffef",
      "mem_inp_in": "0xffffffef",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffef",
      "mem_wgt_in": "0xffffffef"
    },
    {
      "instr No.": 2254,
      "instr_in": "0x00",
      "mem_addr": 2254,
      "mem_bias_in": "0xffffffef",
      "mem_inp_in": "0xffffffef",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffef",
      "mem_wgt_in": "0xffffffef"
    },
    {
      "instr No.": 2255,
      "instr_in": "0x00",
      "mem_addr": 2255,
      "mem_bias_in": "0xffffffe0",
      "mem_inp_in": "0xffffffe0",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe0",
      "mem_wgt_in": "0xffffffe0"
    },
    {
      "instr No.": 2256,
      "instr_in": "0x00",
      "mem_addr": 2256,
      "mem_bias_in": "0x00000009",
      "mem_inp_in": "0x00000009",
      "mem_mode": 3,
      "mem_uop_in": "0x00000009",
      "mem_wgt_in": "0x00000009"
    },
    {
      "instr No.": 2257,
      "instr_in": "0x00",
      "mem_addr": 2257,
      "mem_bias_in": "0xffffffef",
      "mem_inp_in": "0xffffffef",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffef",
      "mem_wgt_in": "0xffffffef"
    },
    {
      "instr No.": 2258,
      "instr_in": "0x00",
      "mem_addr": 2258,
      "mem_bias_in": "0x00000018",
      "mem_inp_in": "0x00000018",
      "mem_mode": 3,
      "mem_uop_in": "0x00000018",
      "mem_wgt_in": "0x00000018"
    },
    {
      "instr No.": 2259,
      "instr_in": "0x00",
      "mem_addr": 2259,
      "mem_bias_in": "0xfffffffa",
      "mem_inp_in": "0xfffffffa",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffffa",
      "mem_wgt_in": "0xfffffffa"
    },
    {
      "instr No.": 2260,
      "instr_in": "0x00",
      "mem_addr": 2260,
      "mem_bias_in": "0xfffffff8",
      "mem_inp_in": "0xfffffff8",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff8",
      "mem_wgt_in": "0xfffffff8"
    },
    {
      "instr No.": 2261,
      "instr_in": "0x00",
      "mem_addr": 2261,
      "mem_bias_in": "0xffffffe0",
      "mem_inp_in": "0xffffffe0",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe0",
      "mem_wgt_in": "0xffffffe0"
    },
    {
      "instr No.": 2262,
      "instr_in": "0x00",
      "mem_addr": 2262,
      "mem_bias_in": "0x00000014",
      "mem_inp_in": "0x00000014",
      "mem_mode": 3,
      "mem_uop_in": "0x00000014",
      "mem_wgt_in": "0x00000014"
    },
    {
      "instr No.": 2263,
      "instr_in": "0x00",
      "mem_addr": 2263,
      "mem_bias_in": "0xffffffe7",
      "mem_inp_in": "0xffffffe7",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe7",
      "mem_wgt_in": "0xffffffe7"
    },
    {
      "instr No.": 2264,
      "instr_in": "0x00",
      "mem_addr": 2264,
      "mem_bias_in": "0x00000003",
      "mem_inp_in": "0x00000003",
      "mem_mode": 3,
      "mem_uop_in": "0x00000003",
      "mem_wgt_in": "0x00000003"
    },
    {
      "instr No.": 2265,
      "instr_in": "0x00",
      "mem_addr": 2265,
      "mem_bias_in": "0xffffffed",
      "mem_inp_in": "0xffffffed",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffed",
      "mem_wgt_in": "0xffffffed"
    },
    {
      "instr No.": 2266,
      "instr_in": "0x00",
      "mem_addr": 2266,
      "mem_bias_in": "0x00000011",
      "mem_inp_in": "0x00000011",
      "mem_mode": 3,
      "mem_uop_in": "0x00000011",
      "mem_wgt_in": "0x00000011"
    },
    {
      "instr No.": 2267,
      "instr_in": "0x00",
      "mem_addr": 2267,
      "mem_bias_in": "0xffffffe7",
      "mem_inp_in": "0xffffffe7",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe7",
      "mem_wgt_in": "0xffffffe7"
    },
    {
      "instr No.": 2268,
      "instr_in": "0x00",
      "mem_addr": 2268,
      "mem_bias_in": "0xfffffffc",
      "mem_inp_in": "0xfffffffc",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffffc",
      "mem_wgt_in": "0xfffffffc"
    },
    {
      "instr No.": 2269,
      "instr_in": "0x00",
      "mem_addr": 2269,
      "mem_bias_in": "0xffffffef",
      "mem_inp_in": "0xffffffef",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffef",
      "mem_wgt_in": "0xffffffef"
    },
    {
      "instr No.": 2270,
      "instr_in": "0x00",
      "mem_addr": 2270,
      "mem_bias_in": "0xfffffff7",
      "mem_inp_in": "0xfffffff7",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff7",
      "mem_wgt_in": "0xfffffff7"
    },
    {
      "instr No.": 2271,
      "instr_in": "0x00",
      "mem_addr": 2271,
      "mem_bias_in": "0xffffffe8",
      "mem_inp_in": "0xffffffe8",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe8",
      "mem_wgt_in": "0xffffffe8"
    },
    {
      "instr No.": 2272,
      "instr_in": "0x00",
      "mem_addr": 2272,
      "mem_bias_in": "0xffffffee",
      "mem_inp_in": "0xffffffee",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffee",
      "mem_wgt_in": "0xffffffee"
    },
    {
      "instr No.": 2273,
      "instr_in": "0x00",
      "mem_addr": 2273,
      "mem_bias_in": "0x00000014",
      "mem_inp_in": "0x00000014",
      "mem_mode": 3,
      "mem_uop_in": "0x00000014",
      "mem_wgt_in": "0x00000014"
    },
    {
      "instr No.": 2274,
      "instr_in": "0x00",
      "mem_addr": 2274,
      "mem_bias_in": "0x0000001b",
      "mem_inp_in": "0x0000001b",
      "mem_mode": 3,
      "mem_uop_in": "0x0000001b",
      "mem_wgt_in": "0x0000001b"
    },
    {
      "instr No.": 2275,
      "instr_in": "0x00",
      "mem_addr": 2275,
      "mem_bias_in": "0x00000003",
      "mem_inp_in": "0x00000003",
      "mem_mode": 3,
      "mem_uop_in": "0x00000003",
      "mem_wgt_in": "0x00000003"
    },
    {
      "instr No.": 2276,
      "instr_in": "0x00",
      "mem_addr": 2276,
      "mem_bias_in": "0xfffffff2",
      "mem_inp_in": "0xfffffff2",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff2",
      "mem_wgt_in": "0xfffffff2"
    },
    {
      "instr No.": 2277,
      "instr_in": "0x00",
      "mem_addr": 2277,
      "mem_bias_in": "0x00000004",
      "mem_inp_in": "0x00000004",
      "mem_mode": 3,
      "mem_uop_in": "0x00000004",
      "mem_wgt_in": "0x00000004"
    },
    {
      "instr No.": 2278,
      "instr_in": "0x00",
      "mem_addr": 2278,
      "mem_bias_in": "0xffffffee",
      "mem_inp_in": "0xffffffee",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffee",
      "mem_wgt_in": "0xffffffee"
    },
    {
      "instr No.": 2279,
      "instr_in": "0x00",
      "mem_addr": 2279,
      "mem_bias_in": "0x00000005",
      "mem_inp_in": "0x00000005",
      "mem_mode": 3,
      "mem_uop_in": "0x00000005",
      "mem_wgt_in": "0x00000005"
    },
    {
      "instr No.": 2280,
      "instr_in": "0x00",
      "mem_addr": 2280,
      "mem_bias_in": "0x00000001",
      "mem_inp_in": "0x00000001",
      "mem_mode": 3,
      "mem_uop_in": "0x00000001",
      "mem_wgt_in": "0x00000001"
    },
    {
      "instr No.": 2281,
      "instr_in": "0x00",
      "mem_addr": 2281,
      "mem_bias_in": "0x00000002",
      "mem_inp_in": "0x00000002",
      "mem_mode": 3,
      "mem_uop_in": "0x00000002",
      "mem_wgt_in": "0x00000002"
    },
    {
      "instr No.": 2282,
      "instr_in": "0x00",
      "mem_addr": 2282,
      "mem_bias_in": "0xfffffff7",
      "mem_inp_in": "0xfffffff7",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff7",
      "mem_wgt_in": "0xfffffff7"
    },
    {
      "instr No.": 2283,
      "instr_in": "0x00",
      "mem_addr": 2283,
      "mem_bias_in": "0xfffffff2",
      "mem_inp_in": "0xfffffff2",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff2",
      "mem_wgt_in": "0xfffffff2"
    },
    {
      "instr No.": 2284,
      "instr_in": "0x00",
      "mem_addr": 2284,
      "mem_bias_in": "0x0000000c",
      "mem_inp_in": "0x0000000c",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000c",
      "mem_wgt_in": "0x0000000c"
    },
    {
      "instr No.": 2285,
      "instr_in": "0x00",
      "mem_addr": 2285,
      "mem_bias_in": "0x00000014",
      "mem_inp_in": "0x00000014",
      "mem_mode": 3,
      "mem_uop_in": "0x00000014",
      "mem_wgt_in": "0x00000014"
    },
    {
      "instr No.": 2286,
      "instr_in": "0x00",
      "mem_addr": 2286,
      "mem_bias_in": "0x00000006",
      "mem_inp_in": "0x00000006",
      "mem_mode": 3,
      "mem_uop_in": "0x00000006",
      "mem_wgt_in": "0x00000006"
    },
    {
      "instr No.": 2287,
      "instr_in": "0x00",
      "mem_addr": 2287,
      "mem_bias_in": "0x00000009",
      "mem_inp_in": "0x00000009",
      "mem_mode": 3,
      "mem_uop_in": "0x00000009",
      "mem_wgt_in": "0x00000009"
    },
    {
      "instr No.": 2288,
      "instr_in": "0x00",
      "mem_addr": 2288,
      "mem_bias_in": "0x0000000e",
      "mem_inp_in": "0x0000000e",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000e",
      "mem_wgt_in": "0x0000000e"
    },
    {
      "instr No.": 2289,
      "instr_in": "0x00",
      "mem_addr": 2289,
      "mem_bias_in": "0xffffffe3",
      "mem_inp_in": "0xffffffe3",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe3",
      "mem_wgt_in": "0xffffffe3"
    },
    {
      "instr No.": 2290,
      "instr_in": "0x00",
      "mem_addr": 2290,
      "mem_bias_in": "0xffffffe4",
      "mem_inp_in": "0xffffffe4",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe4",
      "mem_wgt_in": "0xffffffe4"
    },
    {
      "instr No.": 2291,
      "instr_in": "0x00",
      "mem_addr": 2291,
      "mem_bias_in": "0x00000008",
      "mem_inp_in": "0x00000008",
      "mem_mode": 3,
      "mem_uop_in": "0x00000008",
      "mem_wgt_in": "0x00000008"
    },
    {
      "instr No.": 2292,
      "instr_in": "0x00",
      "mem_addr": 2292,
      "mem_bias_in": "0x0000001d",
      "mem_inp_in": "0x0000001d",
      "mem_mode": 3,
      "mem_uop_in": "0x0000001d",
      "mem_wgt_in": "0x0000001d"
    },
    {
      "instr No.": 2293,
      "instr_in": "0x00",
      "mem_addr": 2293,
      "mem_bias_in": "0xffffffe1",
      "mem_inp_in": "0xffffffe1",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe1",
      "mem_wgt_in": "0xffffffe1"
    },
    {
      "instr No.": 2294,
      "instr_in": "0x00",
      "mem_addr": 2294,
      "mem_bias_in": "0x0000000b",
      "mem_inp_in": "0x0000000b",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000b",
      "mem_wgt_in": "0x0000000b"
    },
    {
      "instr No.": 2295,
      "instr_in": "0x00",
      "mem_addr": 2295,
      "mem_bias_in": "0xffffffee",
      "mem_inp_in": "0xffffffee",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffee",
      "mem_wgt_in": "0xffffffee"
    },
    {
      "instr No.": 2296,
      "instr_in": "0x00",
      "mem_addr": 2296,
      "mem_bias_in": "0x00000004",
      "mem_inp_in": "0x00000004",
      "mem_mode": 3,
      "mem_uop_in": "0x00000004",
      "mem_wgt_in": "0x00000004"
    },
    {
      "instr No.": 2297,
      "instr_in": "0x00",
      "mem_addr": 2297,
      "mem_bias_in": "0xffffffed",
      "mem_inp_in": "0xffffffed",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffed",
      "mem_wgt_in": "0xffffffed"
    },
    {
      "instr No.": 2298,
      "instr_in": "0x00",
      "mem_addr": 2298,
      "mem_bias_in": "0x0000001a",
      "mem_inp_in": "0x0000001a",
      "mem_mode": 3,
      "mem_uop_in": "0x0000001a",
      "mem_wgt_in": "0x0000001a"
    },
    {
      "instr No.": 2299,
      "instr_in": "0x00",
      "mem_addr": 2299,
      "mem_bias_in": "0x00000002",
      "mem_inp_in": "0x00000002",
      "mem_mode": 3,
      "mem_uop_in": "0x00000002",
      "mem_wgt_in": "0x00000002"
    },
    {
      "instr No.": 2300,
      "instr_in": "0x00",
      "mem_addr": 2300,
      "mem_bias_in": "0x00000011",
      "mem_inp_in": "0x00000011",
      "mem_mode": 3,
      "mem_uop_in": "0x00000011",
      "mem_wgt_in": "0x00000011"
    },
    {
      "instr No.": 2301,
      "instr_in": "0x00",
      "mem_addr": 2301,
      "mem_bias_in": "0xfffffff8",
      "mem_inp_in": "0xfffffff8",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff8",
      "mem_wgt_in": "0xfffffff8"
    },
    {
      "instr No.": 2302,
      "instr_in": "0x00",
      "mem_addr": 2302,
      "mem_bias_in": "0x00000006",
      "mem_inp_in": "0x00000006",
      "mem_mode": 3,
      "mem_uop_in": "0x00000006",
      "mem_wgt_in": "0x00000006"
    },
    {
      "instr No.": 2303,
      "instr_in": "0x00",
      "mem_addr": 2303,
      "mem_bias_in": "0x00000016",
      "mem_inp_in": "0x00000016",
      "mem_mode": 3,
      "mem_uop_in": "0x00000016",
      "mem_wgt_in": "0x00000016"
    },
    {
      "instr No.": 2304,
      "instr_in": "0x00",
      "mem_addr": 2304,
      "mem_bias_in": "0xffffffed",
      "mem_inp_in": "0xffffffed",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffed",
      "mem_wgt_in": "0xffffffed"
    },
    {
      "instr No.": 2305,
      "instr_in": "0x00",
      "mem_addr": 2305,
      "mem_bias_in": "0xffffffe5",
      "mem_inp_in": "0xffffffe5",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe5",
      "mem_wgt_in": "0xffffffe5"
    },
    {
      "instr No.": 2306,
      "instr_in": "0x00",
      "mem_addr": 2306,
      "mem_bias_in": "0x00000011",
      "mem_inp_in": "0x00000011",
      "mem_mode": 3,
      "mem_uop_in": "0x00000011",
      "mem_wgt_in": "0x00000011"
    },
    {
      "instr No.": 2307,
      "instr_in": "0x00",
      "mem_addr": 2307,
      "mem_bias_in": "0x0000000a",
      "mem_inp_in": "0x0000000a",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000a",
      "mem_wgt_in": "0x0000000a"
    },
    {
      "instr No.": 2308,
      "instr_in": "0x00",
      "mem_addr": 2308,
      "mem_bias_in": "0xfffffff0",
      "mem_inp_in": "0xfffffff0",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff0",
      "mem_wgt_in": "0xfffffff0"
    },
    {
      "instr No.": 2309,
      "instr_in": "0x00",
      "mem_addr": 2309,
      "mem_bias_in": "0xfffffff1",
      "mem_inp_in": "0xfffffff1",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff1",
      "mem_wgt_in": "0xfffffff1"
    },
    {
      "instr No.": 2310,
      "instr_in": "0x00",
      "mem_addr": 2310,
      "mem_bias_in": "0xfffffffa",
      "mem_inp_in": "0xfffffffa",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffffa",
      "mem_wgt_in": "0xfffffffa"
    },
    {
      "instr No.": 2311,
      "instr_in": "0x00",
      "mem_addr": 2311,
      "mem_bias_in": "0x00000012",
      "mem_inp_in": "0x00000012",
      "mem_mode": 3,
      "mem_uop_in": "0x00000012",
      "mem_wgt_in": "0x00000012"
    },
    {
      "instr No.": 2312,
      "instr_in": "0x00",
      "mem_addr": 2312,
      "mem_bias_in": "0xfffffff1",
      "mem_inp_in": "0xfffffff1",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff1",
      "mem_wgt_in": "0xfffffff1"
    },
    {
      "instr No.": 2313,
      "instr_in": "0x00",
      "mem_addr": 2313,
      "mem_bias_in": "0x00000018",
      "mem_inp_in": "0x00000018",
      "mem_mode": 3,
      "mem_uop_in": "0x00000018",
      "mem_wgt_in": "0x00000018"
    },
    {
      "instr No.": 2314,
      "instr_in": "0x00",
      "mem_addr": 2314,
      "mem_bias_in": "0xfffffff8",
      "mem_inp_in": "0xfffffff8",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff8",
      "mem_wgt_in": "0xfffffff8"
    },
    {
      "instr No.": 2315,
      "instr_in": "0x00",
      "mem_addr": 2315,
      "mem_bias_in": "0xfffffff7",
      "mem_inp_in": "0xfffffff7",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff7",
      "mem_wgt_in": "0xfffffff7"
    },
    {
      "instr No.": 2316,
      "instr_in": "0x00",
      "mem_addr": 2316,
      "mem_bias_in": "0x0000001f",
      "mem_inp_in": "0x0000001f",
      "mem_mode": 3,
      "mem_uop_in": "0x0000001f",
      "mem_wgt_in": "0x0000001f"
    },
    {
      "instr No.": 2317,
      "instr_in": "0x00",
      "mem_addr": 2317,
      "mem_bias_in": "0xfffffff3",
      "mem_inp_in": "0xfffffff3",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff3",
      "mem_wgt_in": "0xfffffff3"
    },
    {
      "instr No.": 2318,
      "instr_in": "0x00",
      "mem_addr": 2318,
      "mem_bias_in": "0xffffffe6",
      "mem_inp_in": "0xffffffe6",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe6",
      "mem_wgt_in": "0xffffffe6"
    },
    {
      "instr No.": 2319,
      "instr_in": "0x00",
      "mem_addr": 2319,
      "mem_bias_in": "0x0000001f",
      "mem_inp_in": "0x0000001f",
      "mem_mode": 3,
      "mem_uop_in": "0x0000001f",
      "mem_wgt_in": "0x0000001f"
    },
    {
      "instr No.": 2320,
      "instr_in": "0x00",
      "mem_addr": 2320,
      "mem_bias_in": "0x00000011",
      "mem_inp_in": "0x00000011",
      "mem_mode": 3,
      "mem_uop_in": "0x00000011",
      "mem_wgt_in": "0x00000011"
    },
    {
      "instr No.": 2321,
      "instr_in": "0x00",
      "mem_addr": 2321,
      "mem_bias_in": "0xffffffe2",
      "mem_inp_in": "0xffffffe2",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe2",
      "mem_wgt_in": "0xffffffe2"
    },
    {
      "instr No.": 2322,
      "instr_in": "0x00",
      "mem_addr": 2322,
      "mem_bias_in": "0xfffffffe",
      "mem_inp_in": "0xfffffffe",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffffe",
      "mem_wgt_in": "0xfffffffe"
    },
    {
      "instr No.": 2323,
      "instr_in": "0x00",
      "mem_addr": 2323,
      "mem_bias_in": "0x0000000b",
      "mem_inp_in": "0x0000000b",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000b",
      "mem_wgt_in": "0x0000000b"
    },
    {
      "instr No.": 2324,
      "instr_in": "0x00",
      "mem_addr": 2324,
      "mem_bias_in": "0x0000001e",
      "mem_inp_in": "0x0000001e",
      "mem_mode": 3,
      "mem_uop_in": "0x0000001e",
      "mem_wgt_in": "0x0000001e"
    },
    {
      "instr No.": 2325,
      "instr_in": "0x00",
      "mem_addr": 2325,
      "mem_bias_in": "0xffffffed",
      "mem_inp_in": "0xffffffed",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffed",
      "mem_wgt_in": "0xffffffed"
    },
    {
      "instr No.": 2326,
      "instr_in": "0x00",
      "mem_addr": 2326,
      "mem_bias_in": "0x00000007",
      "mem_inp_in": "0x00000007",
      "mem_mode": 3,
      "mem_uop_in": "0x00000007",
      "mem_wgt_in": "0x00000007"
    },
    {
      "instr No.": 2327,
      "instr_in": "0x00",
      "mem_addr": 2327,
      "mem_bias_in": "0xffffffe3",
      "mem_inp_in": "0xffffffe3",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe3",
      "mem_wgt_in": "0xffffffe3"
    },
    {
      "instr No.": 2328,
      "instr_in": "0x00",
      "mem_addr": 2328,
      "mem_bias_in": "0xffffffed",
      "mem_inp_in": "0xffffffed",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffed",
      "mem_wgt_in": "0xffffffed"
    },
    {
      "instr No.": 2329,
      "instr_in": "0x00",
      "mem_addr": 2329,
      "mem_bias_in": "0xffffffea",
      "mem_inp_in": "0xffffffea",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffea",
      "mem_wgt_in": "0xffffffea"
    },
    {
      "instr No.": 2330,
      "instr_in": "0x00",
      "mem_addr": 2330,
      "mem_bias_in": "0x0000000c",
      "mem_inp_in": "0x0000000c",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000c",
      "mem_wgt_in": "0x0000000c"
    },
    {
      "instr No.": 2331,
      "instr_in": "0x00",
      "mem_addr": 2331,
      "mem_bias_in": "0xfffffff4",
      "mem_inp_in": "0xfffffff4",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff4",
      "mem_wgt_in": "0xfffffff4"
    },
    {
      "instr No.": 2332,
      "instr_in": "0x00",
      "mem_addr": 2332,
      "mem_bias_in": "0x0000000a",
      "mem_inp_in": "0x0000000a",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000a",
      "mem_wgt_in": "0x0000000a"
    },
    {
      "instr No.": 2333,
      "instr_in": "0x00",
      "mem_addr": 2333,
      "mem_bias_in": "0x0000001e",
      "mem_inp_in": "0x0000001e",
      "mem_mode": 3,
      "mem_uop_in": "0x0000001e",
      "mem_wgt_in": "0x0000001e"
    },
    {
      "instr No.": 2334,
      "instr_in": "0x00",
      "mem_addr": 2334,
      "mem_bias_in": "0x00000013",
      "mem_inp_in": "0x00000013",
      "mem_mode": 3,
      "mem_uop_in": "0x00000013",
      "mem_wgt_in": "0x00000013"
    },
    {
      "instr No.": 2335,
      "instr_in": "0x00",
      "mem_addr": 2335,
      "mem_bias_in": "0xfffffff4",
      "mem_inp_in": "0xfffffff4",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff4",
      "mem_wgt_in": "0xfffffff4"
    },
    {
      "instr No.": 2336,
      "instr_in": "0x00",
      "mem_addr": 2336,
      "mem_bias_in": "0xfffffffe",
      "mem_inp_in": "0xfffffffe",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffffe",
      "mem_wgt_in": "0xfffffffe"
    },
    {
      "instr No.": 2337,
      "instr_in": "0x00",
      "mem_addr": 2337,
      "mem_bias_in": "0xffffffe4",
      "mem_inp_in": "0xffffffe4",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe4",
      "mem_wgt_in": "0xffffffe4"
    },
    {
      "instr No.": 2338,
      "instr_in": "0x00",
      "mem_addr": 2338,
      "mem_bias_in": "0x00000009",
      "mem_inp_in": "0x00000009",
      "mem_mode": 3,
      "mem_uop_in": "0x00000009",
      "mem_wgt_in": "0x00000009"
    },
    {
      "instr No.": 2339,
      "instr_in": "0x00",
      "mem_addr": 2339,
      "mem_bias_in": "0x0000000b",
      "mem_inp_in": "0x0000000b",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000b",
      "mem_wgt_in": "0x0000000b"
    },
    {
      "instr No.": 2340,
      "instr_in": "0x00",
      "mem_addr": 2340,
      "mem_bias_in": "0x0000001d",
      "mem_inp_in": "0x0000001d",
      "mem_mode": 3,
      "mem_uop_in": "0x0000001d",
      "mem_wgt_in": "0x0000001d"
    },
    {
      "instr No.": 2341,
      "instr_in": "0x00",
      "mem_addr": 2341,
      "mem_bias_in": "0x0000000e",
      "mem_inp_in": "0x0000000e",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000e",
      "mem_wgt_in": "0x0000000e"
    },
    {
      "instr No.": 2342,
      "instr_in": "0x00",
      "mem_addr": 2342,
      "mem_bias_in": "0xfffffffe",
      "mem_inp_in": "0xfffffffe",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffffe",
      "mem_wgt_in": "0xfffffffe"
    },
    {
      "instr No.": 2343,
      "instr_in": "0x00",
      "mem_addr": 2343,
      "mem_bias_in": "0x00000012",
      "mem_inp_in": "0x00000012",
      "mem_mode": 3,
      "mem_uop_in": "0x00000012",
      "mem_wgt_in": "0x00000012"
    },
    {
      "instr No.": 2344,
      "instr_in": "0x00",
      "mem_addr": 2344,
      "mem_bias_in": "0x0000001c",
      "mem_inp_in": "0x0000001c",
      "mem_mode": 3,
      "mem_uop_in": "0x0000001c",
      "mem_wgt_in": "0x0000001c"
    },
    {
      "instr No.": 2345,
      "instr_in": "0x00",
      "mem_addr": 2345,
      "mem_bias_in": "0x0000000e",
      "mem_inp_in": "0x0000000e",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000e",
      "mem_wgt_in": "0x0000000e"
    },
    {
      "instr No.": 2346,
      "instr_in": "0x00",
      "mem_addr": 2346,
      "mem_bias_in": "0x00000015",
      "mem_inp_in": "0x00000015",
      "mem_mode": 3,
      "mem_uop_in": "0x00000015",
      "mem_wgt_in": "0x00000015"
    },
    {
      "instr No.": 2347,
      "instr_in": "0x00",
      "mem_addr": 2347,
      "mem_bias_in": "0x00000018",
      "mem_inp_in": "0x00000018",
      "mem_mode": 3,
      "mem_uop_in": "0x00000018",
      "mem_wgt_in": "0x00000018"
    },
    {
      "instr No.": 2348,
      "instr_in": "0x00",
      "mem_addr": 2348,
      "mem_bias_in": "0xffffffea",
      "mem_inp_in": "0xffffffea",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffea",
      "mem_wgt_in": "0xffffffea"
    },
    {
      "instr No.": 2349,
      "instr_in": "0x00",
      "mem_addr": 2349,
      "mem_bias_in": "0x00000013",
      "mem_inp_in": "0x00000013",
      "mem_mode": 3,
      "mem_uop_in": "0x00000013",
      "mem_wgt_in": "0x00000013"
    },
    {
      "instr No.": 2350,
      "instr_in": "0x00",
      "mem_addr": 2350,
      "mem_bias_in": "0xfffffff8",
      "mem_inp_in": "0xfffffff8",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff8",
      "mem_wgt_in": "0xfffffff8"
    },
    {
      "instr No.": 2351,
      "instr_in": "0x00",
      "mem_addr": 2351,
      "mem_bias_in": "0xffffffe8",
      "mem_inp_in": "0xffffffe8",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe8",
      "mem_wgt_in": "0xffffffe8"
    },
    {
      "instr No.": 2352,
      "instr_in": "0x00",
      "mem_addr": 2352,
      "mem_bias_in": "0xfffffffa",
      "mem_inp_in": "0xfffffffa",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffffa",
      "mem_wgt_in": "0xfffffffa"
    },
    {
      "instr No.": 2353,
      "instr_in": "0x00",
      "mem_addr": 2353,
      "mem_bias_in": "0xfffffff3",
      "mem_inp_in": "0xfffffff3",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff3",
      "mem_wgt_in": "0xfffffff3"
    },
    {
      "instr No.": 2354,
      "instr_in": "0x00",
      "mem_addr": 2354,
      "mem_bias_in": "0x0000000e",
      "mem_inp_in": "0x0000000e",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000e",
      "mem_wgt_in": "0x0000000e"
    },
    {
      "instr No.": 2355,
      "instr_in": "0x00",
      "mem_addr": 2355,
      "mem_bias_in": "0x0000000c",
      "mem_inp_in": "0x0000000c",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000c",
      "mem_wgt_in": "0x0000000c"
    },
    {
      "instr No.": 2356,
      "instr_in": "0x00",
      "mem_addr": 2356,
      "mem_bias_in": "0xffffffe1",
      "mem_inp_in": "0xffffffe1",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe1",
      "mem_wgt_in": "0xffffffe1"
    },
    {
      "instr No.": 2357,
      "instr_in": "0x00",
      "mem_addr": 2357,
      "mem_bias_in": "0x0000000d",
      "mem_inp_in": "0x0000000d",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000d",
      "mem_wgt_in": "0x0000000d"
    },
    {
      "instr No.": 2358,
      "instr_in": "0x00",
      "mem_addr": 2358,
      "mem_bias_in": "0xffffffed",
      "mem_inp_in": "0xffffffed",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffed",
      "mem_wgt_in": "0xffffffed"
    },
    {
      "instr No.": 2359,
      "instr_in": "0x00",
      "mem_addr": 2359,
      "mem_bias_in": "0x0000000f",
      "mem_inp_in": "0x0000000f",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000f",
      "mem_wgt_in": "0x0000000f"
    },
    {
      "instr No.": 2360,
      "instr_in": "0x00",
      "mem_addr": 2360,
      "mem_bias_in": "0xffffffe5",
      "mem_inp_in": "0xffffffe5",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe5",
      "mem_wgt_in": "0xffffffe5"
    },
    {
      "instr No.": 2361,
      "instr_in": "0x00",
      "mem_addr": 2361,
      "mem_bias_in": "0xffffffec",
      "mem_inp_in": "0xffffffec",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffec",
      "mem_wgt_in": "0xffffffec"
    },
    {
      "instr No.": 2362,
      "instr_in": "0x00",
      "mem_addr": 2362,
      "mem_bias_in": "0x0000000f",
      "mem_inp_in": "0x0000000f",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000f",
      "mem_wgt_in": "0x0000000f"
    },
    {
      "instr No.": 2363,
      "instr_in": "0x00",
      "mem_addr": 2363,
      "mem_bias_in": "0x00000005",
      "mem_inp_in": "0x00000005",
      "mem_mode": 3,
      "mem_uop_in": "0x00000005",
      "mem_wgt_in": "0x00000005"
    },
    {
      "instr No.": 2364,
      "instr_in": "0x00",
      "mem_addr": 2364,
      "mem_bias_in": "0x00000011",
      "mem_inp_in": "0x00000011",
      "mem_mode": 3,
      "mem_uop_in": "0x00000011",
      "mem_wgt_in": "0x00000011"
    },
    {
      "instr No.": 2365,
      "instr_in": "0x00",
      "mem_addr": 2365,
      "mem_bias_in": "0xffffffea",
      "mem_inp_in": "0xffffffea",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffea",
      "mem_wgt_in": "0xffffffea"
    },
    {
      "instr No.": 2366,
      "instr_in": "0x00",
      "mem_addr": 2366,
      "mem_bias_in": "0x00000004",
      "mem_inp_in": "0x00000004",
      "mem_mode": 3,
      "mem_uop_in": "0x00000004",
      "mem_wgt_in": "0x00000004"
    },
    {
      "instr No.": 2367,
      "instr_in": "0x00",
      "mem_addr": 2367,
      "mem_bias_in": "0x0000000b",
      "mem_inp_in": "0x0000000b",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000b",
      "mem_wgt_in": "0x0000000b"
    },
    {
      "instr No.": 2368,
      "instr_in": "0x00",
      "mem_addr": 2368,
      "mem_bias_in": "0x00000009",
      "mem_inp_in": "0x00000009",
      "mem_mode": 3,
      "mem_uop_in": "0x00000009",
      "mem_wgt_in": "0x00000009"
    },
    {
      "instr No.": 2369,
      "instr_in": "0x00",
      "mem_addr": 2369,
      "mem_bias_in": "0x0000001a",
      "mem_inp_in": "0x0000001a",
      "mem_mode": 3,
      "mem_uop_in": "0x0000001a",
      "mem_wgt_in": "0x0000001a"
    },
    {
      "instr No.": 2370,
      "instr_in": "0x00",
      "mem_addr": 2370,
      "mem_bias_in": "0xffffffec",
      "mem_inp_in": "0xffffffec",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffec",
      "mem_wgt_in": "0xffffffec"
    },
    {
      "instr No.": 2371,
      "instr_in": "0x00",
      "mem_addr": 2371,
      "mem_bias_in": "0x0000000d",
      "mem_inp_in": "0x0000000d",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000d",
      "mem_wgt_in": "0x0000000d"
    },
    {
      "instr No.": 2372,
      "instr_in": "0x00",
      "mem_addr": 2372,
      "mem_bias_in": "0xffffffe1",
      "mem_inp_in": "0xffffffe1",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe1",
      "mem_wgt_in": "0xffffffe1"
    },
    {
      "instr No.": 2373,
      "instr_in": "0x00",
      "mem_addr": 2373,
      "mem_bias_in": "0xffffffe3",
      "mem_inp_in": "0xffffffe3",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe3",
      "mem_wgt_in": "0xffffffe3"
    },
    {
      "instr No.": 2374,
      "instr_in": "0x00",
      "mem_addr": 2374,
      "mem_bias_in": "0xffffffe1",
      "mem_inp_in": "0xffffffe1",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe1",
      "mem_wgt_in": "0xffffffe1"
    },
    {
      "instr No.": 2375,
      "instr_in": "0x00",
      "mem_addr": 2375,
      "mem_bias_in": "0x0000000c",
      "mem_inp_in": "0x0000000c",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000c",
      "mem_wgt_in": "0x0000000c"
    },
    {
      "instr No.": 2376,
      "instr_in": "0x00",
      "mem_addr": 2376,
      "mem_bias_in": "0xffffffec",
      "mem_inp_in": "0xffffffec",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffec",
      "mem_wgt_in": "0xffffffec"
    },
    {
      "instr No.": 2377,
      "instr_in": "0x00",
      "mem_addr": 2377,
      "mem_bias_in": "0xffffffec",
      "mem_inp_in": "0xffffffec",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffec",
      "mem_wgt_in": "0xffffffec"
    },
    {
      "instr No.": 2378,
      "instr_in": "0x00",
      "mem_addr": 2378,
      "mem_bias_in": "0xfffffff7",
      "mem_inp_in": "0xfffffff7",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff7",
      "mem_wgt_in": "0xfffffff7"
    },
    {
      "instr No.": 2379,
      "instr_in": "0x00",
      "mem_addr": 2379,
      "mem_bias_in": "0x0000001b",
      "mem_inp_in": "0x0000001b",
      "mem_mode": 3,
      "mem_uop_in": "0x0000001b",
      "mem_wgt_in": "0x0000001b"
    },
    {
      "instr No.": 2380,
      "instr_in": "0x00",
      "mem_addr": 2380,
      "mem_bias_in": "0x00000015",
      "mem_inp_in": "0x00000015",
      "mem_mode": 3,
      "mem_uop_in": "0x00000015",
      "mem_wgt_in": "0x00000015"
    },
    {
      "instr No.": 2381,
      "instr_in": "0x00",
      "mem_addr": 2381,
      "mem_bias_in": "0xfffffffd",
      "mem_inp_in": "0xfffffffd",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffffd",
      "mem_wgt_in": "0xfffffffd"
    },
    {
      "instr No.": 2382,
      "instr_in": "0x00",
      "mem_addr": 2382,
      "mem_bias_in": "0xffffffe4",
      "mem_inp_in": "0xffffffe4",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe4",
      "mem_wgt_in": "0xffffffe4"
    },
    {
      "instr No.": 2383,
      "instr_in": "0x00",
      "mem_addr": 2383,
      "mem_bias_in": "0xffffffee",
      "mem_inp_in": "0xffffffee",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffee",
      "mem_wgt_in": "0xffffffee"
    },
    {
      "instr No.": 2384,
      "instr_in": "0x00",
      "mem_addr": 2384,
      "mem_bias_in": "0xfffffff1",
      "mem_inp_in": "0xfffffff1",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff1",
      "mem_wgt_in": "0xfffffff1"
    },
    {
      "instr No.": 2385,
      "instr_in": "0x00",
      "mem_addr": 2385,
      "mem_bias_in": "0x0000001f",
      "mem_inp_in": "0x0000001f",
      "mem_mode": 3,
      "mem_uop_in": "0x0000001f",
      "mem_wgt_in": "0x0000001f"
    },
    {
      "instr No.": 2386,
      "instr_in": "0x00",
      "mem_addr": 2386,
      "mem_bias_in": "0xfffffffd",
      "mem_inp_in": "0xfffffffd",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffffd",
      "mem_wgt_in": "0xfffffffd"
    },
    {
      "instr No.": 2387,
      "instr_in": "0x00",
      "mem_addr": 2387,
      "mem_bias_in": "0x00000011",
      "mem_inp_in": "0x00000011",
      "mem_mode": 3,
      "mem_uop_in": "0x00000011",
      "mem_wgt_in": "0x00000011"
    },
    {
      "instr No.": 2388,
      "instr_in": "0x00",
      "mem_addr": 2388,
      "mem_bias_in": "0x00000010",
      "mem_inp_in": "0x00000010",
      "mem_mode": 3,
      "mem_uop_in": "0x00000010",
      "mem_wgt_in": "0x00000010"
    },
    {
      "instr No.": 2389,
      "instr_in": "0x00",
      "mem_addr": 2389,
      "mem_bias_in": "0x00000009",
      "mem_inp_in": "0x00000009",
      "mem_mode": 3,
      "mem_uop_in": "0x00000009",
      "mem_wgt_in": "0x00000009"
    },
    {
      "instr No.": 2390,
      "instr_in": "0x00",
      "mem_addr": 2390,
      "mem_bias_in": "0xffffffe7",
      "mem_inp_in": "0xffffffe7",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe7",
      "mem_wgt_in": "0xffffffe7"
    },
    {
      "instr No.": 2391,
      "instr_in": "0x00",
      "mem_addr": 2391,
      "mem_bias_in": "0xfffffff9",
      "mem_inp_in": "0xfffffff9",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff9",
      "mem_wgt_in": "0xfffffff9"
    },
    {
      "instr No.": 2392,
      "instr_in": "0x00",
      "mem_addr": 2392,
      "mem_bias_in": "0x00000016",
      "mem_inp_in": "0x00000016",
      "mem_mode": 3,
      "mem_uop_in": "0x00000016",
      "mem_wgt_in": "0x00000016"
    },
    {
      "instr No.": 2393,
      "instr_in": "0x00",
      "mem_addr": 2393,
      "mem_bias_in": "0xfffffffa",
      "mem_inp_in": "0xfffffffa",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffffa",
      "mem_wgt_in": "0xfffffffa"
    },
    {
      "instr No.": 2394,
      "instr_in": "0x00",
      "mem_addr": 2394,
      "mem_bias_in": "0x00000009",
      "mem_inp_in": "0x00000009",
      "mem_mode": 3,
      "mem_uop_in": "0x00000009",
      "mem_wgt_in": "0x00000009"
    },
    {
      "instr No.": 2395,
      "instr_in": "0x00",
      "mem_addr": 2395,
      "mem_bias_in": "0xfffffffd",
      "mem_inp_in": "0xfffffffd",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffffd",
      "mem_wgt_in": "0xfffffffd"
    },
    {
      "instr No.": 2396,
      "instr_in": "0x00",
      "mem_addr": 2396,
      "mem_bias_in": "0x0000000c",
      "mem_inp_in": "0x0000000c",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000c",
      "mem_wgt_in": "0x0000000c"
    },
    {
      "instr No.": 2397,
      "instr_in": "0x00",
      "mem_addr": 2397,
      "mem_bias_in": "0xffffffe4",
      "mem_inp_in": "0xffffffe4",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe4",
      "mem_wgt_in": "0xffffffe4"
    },
    {
      "instr No.": 2398,
      "instr_in": "0x00",
      "mem_addr": 2398,
      "mem_bias_in": "0x00000004",
      "mem_inp_in": "0x00000004",
      "mem_mode": 3,
      "mem_uop_in": "0x00000004",
      "mem_wgt_in": "0x00000004"
    },
    {
      "instr No.": 2399,
      "instr_in": "0x00",
      "mem_addr": 2399,
      "mem_bias_in": "0xffffffe1",
      "mem_inp_in": "0xffffffe1",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe1",
      "mem_wgt_in": "0xffffffe1"
    },
    {
      "instr No.": 2400,
      "instr_in": "0x00",
      "mem_addr": 2400,
      "mem_bias_in": "0xfffffff6",
      "mem_inp_in": "0xfffffff6",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff6",
      "mem_wgt_in": "0xfffffff6"
    },
    {
      "instr No.": 2401,
      "instr_in": "0x00",
      "mem_addr": 2401,
      "mem_bias_in": "0x0000000e",
      "mem_inp_in": "0x0000000e",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000e",
      "mem_wgt_in": "0x0000000e"
    },
    {
      "instr No.": 2402,
      "instr_in": "0x00",
      "mem_addr": 2402,
      "mem_bias_in": "0xffffffe1",
      "mem_inp_in": "0xffffffe1",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe1",
      "mem_wgt_in": "0xffffffe1"
    },
    {
      "instr No.": 2403,
      "instr_in": "0x00",
      "mem_addr": 2403,
      "mem_bias_in": "0x00000019",
      "mem_inp_in": "0x00000019",
      "mem_mode": 3,
      "mem_uop_in": "0x00000019",
      "mem_wgt_in": "0x00000019"
    },
    {
      "instr No.": 2404,
      "instr_in": "0x00",
      "mem_addr": 2404,
      "mem_bias_in": "0xffffffe4",
      "mem_inp_in": "0xffffffe4",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe4",
      "mem_wgt_in": "0xffffffe4"
    },
    {
      "instr No.": 2405,
      "instr_in": "0x00",
      "mem_addr": 2405,
      "mem_bias_in": "0xfffffff7",
      "mem_inp_in": "0xfffffff7",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff7",
      "mem_wgt_in": "0xfffffff7"
    },
    {
      "instr No.": 2406,
      "instr_in": "0x00",
      "mem_addr": 2406,
      "mem_bias_in": "0x0000000c",
      "mem_inp_in": "0x0000000c",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000c",
      "mem_wgt_in": "0x0000000c"
    },
    {
      "instr No.": 2407,
      "instr_in": "0x00",
      "mem_addr": 2407,
      "mem_bias_in": "0x00000007",
      "mem_inp_in": "0x00000007",
      "mem_mode": 3,
      "mem_uop_in": "0x00000007",
      "mem_wgt_in": "0x00000007"
    },
    {
      "instr No.": 2408,
      "instr_in": "0x00",
      "mem_addr": 2408,
      "mem_bias_in": "0x00000008",
      "mem_inp_in": "0x00000008",
      "mem_mode": 3,
      "mem_uop_in": "0x00000008",
      "mem_wgt_in": "0x00000008"
    },
    {
      "instr No.": 2409,
      "instr_in": "0x00",
      "mem_addr": 2409,
      "mem_bias_in": "0xfffffffc",
      "mem_inp_in": "0xfffffffc",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffffc",
      "mem_wgt_in": "0xfffffffc"
    },
    {
      "instr No.": 2410,
      "instr_in": "0x00",
      "mem_addr": 2410,
      "mem_bias_in": "0x00000005",
      "mem_inp_in": "0x00000005",
      "mem_mode": 3,
      "mem_uop_in": "0x00000005",
      "mem_wgt_in": "0x00000005"
    },
    {
      "instr No.": 2411,
      "instr_in": "0x00",
      "mem_addr": 2411,
      "mem_bias_in": "0x0000000a",
      "mem_inp_in": "0x0000000a",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000a",
      "mem_wgt_in": "0x0000000a"
    },
    {
      "instr No.": 2412,
      "instr_in": "0x00",
      "mem_addr": 2412,
      "mem_bias_in": "0x0000000a",
      "mem_inp_in": "0x0000000a",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000a",
      "mem_wgt_in": "0x0000000a"
    },
    {
      "instr No.": 2413,
      "instr_in": "0x00",
      "mem_addr": 2413,
      "mem_bias_in": "0xfffffff8",
      "mem_inp_in": "0xfffffff8",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff8",
      "mem_wgt_in": "0xfffffff8"
    },
    {
      "instr No.": 2414,
      "instr_in": "0x00",
      "mem_addr": 2414,
      "mem_bias_in": "0x00000011",
      "mem_inp_in": "0x00000011",
      "mem_mode": 3,
      "mem_uop_in": "0x00000011",
      "mem_wgt_in": "0x00000011"
    },
    {
      "instr No.": 2415,
      "instr_in": "0x00",
      "mem_addr": 2415,
      "mem_bias_in": "0xfffffff7",
      "mem_inp_in": "0xfffffff7",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff7",
      "mem_wgt_in": "0xfffffff7"
    },
    {
      "instr No.": 2416,
      "instr_in": "0x00",
      "mem_addr": 2416,
      "mem_bias_in": "0x0000001e",
      "mem_inp_in": "0x0000001e",
      "mem_mode": 3,
      "mem_uop_in": "0x0000001e",
      "mem_wgt_in": "0x0000001e"
    },
    {
      "instr No.": 2417,
      "instr_in": "0x00",
      "mem_addr": 2417,
      "mem_bias_in": "0xffffffee",
      "mem_inp_in": "0xffffffee",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffee",
      "mem_wgt_in": "0xffffffee"
    },
    {
      "instr No.": 2418,
      "instr_in": "0x00",
      "mem_addr": 2418,
      "mem_bias_in": "0xfffffff3",
      "mem_inp_in": "0xfffffff3",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff3",
      "mem_wgt_in": "0xfffffff3"
    },
    {
      "instr No.": 2419,
      "instr_in": "0x00",
      "mem_addr": 2419,
      "mem_bias_in": "0xffffffe4",
      "mem_inp_in": "0xffffffe4",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe4",
      "mem_wgt_in": "0xffffffe4"
    },
    {
      "instr No.": 2420,
      "instr_in": "0x00",
      "mem_addr": 2420,
      "mem_bias_in": "0x00000011",
      "mem_inp_in": "0x00000011",
      "mem_mode": 3,
      "mem_uop_in": "0x00000011",
      "mem_wgt_in": "0x00000011"
    },
    {
      "instr No.": 2421,
      "instr_in": "0x00",
      "mem_addr": 2421,
      "mem_bias_in": "0xffffffe8",
      "mem_inp_in": "0xffffffe8",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe8",
      "mem_wgt_in": "0xffffffe8"
    },
    {
      "instr No.": 2422,
      "instr_in": "0x00",
      "mem_addr": 2422,
      "mem_bias_in": "0x0000001d",
      "mem_inp_in": "0x0000001d",
      "mem_mode": 3,
      "mem_uop_in": "0x0000001d",
      "mem_wgt_in": "0x0000001d"
    },
    {
      "instr No.": 2423,
      "instr_in": "0x00",
      "mem_addr": 2423,
      "mem_bias_in": "0xffffffe9",
      "mem_inp_in": "0xffffffe9",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe9",
      "mem_wgt_in": "0xffffffe9"
    },
    {
      "instr No.": 2424,
      "instr_in": "0x00",
      "mem_addr": 2424,
      "mem_bias_in": "0xffffffe6",
      "mem_inp_in": "0xffffffe6",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe6",
      "mem_wgt_in": "0xffffffe6"
    },
    {
      "instr No.": 2425,
      "instr_in": "0x00",
      "mem_addr": 2425,
      "mem_bias_in": "0x0000001c",
      "mem_inp_in": "0x0000001c",
      "mem_mode": 3,
      "mem_uop_in": "0x0000001c",
      "mem_wgt_in": "0x0000001c"
    },
    {
      "instr No.": 2426,
      "instr_in": "0x00",
      "mem_addr": 2426,
      "mem_bias_in": "0xffffffe5",
      "mem_inp_in": "0xffffffe5",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe5",
      "mem_wgt_in": "0xffffffe5"
    },
    {
      "instr No.": 2427,
      "instr_in": "0x00",
      "mem_addr": 2427,
      "mem_bias_in": "0xffffffe4",
      "mem_inp_in": "0xffffffe4",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe4",
      "mem_wgt_in": "0xffffffe4"
    },
    {
      "instr No.": 2428,
      "instr_in": "0x00",
      "mem_addr": 2428,
      "mem_bias_in": "0xffffffe5",
      "mem_inp_in": "0xffffffe5",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe5",
      "mem_wgt_in": "0xffffffe5"
    },
    {
      "instr No.": 2429,
      "instr_in": "0x00",
      "mem_addr": 2429,
      "mem_bias_in": "0x00000013",
      "mem_inp_in": "0x00000013",
      "mem_mode": 3,
      "mem_uop_in": "0x00000013",
      "mem_wgt_in": "0x00000013"
    },
    {
      "instr No.": 2430,
      "instr_in": "0x00",
      "mem_addr": 2430,
      "mem_bias_in": "0xfffffff8",
      "mem_inp_in": "0xfffffff8",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff8",
      "mem_wgt_in": "0xfffffff8"
    },
    {
      "instr No.": 2431,
      "instr_in": "0x00",
      "mem_addr": 2431,
      "mem_bias_in": "0x00000000",
      "mem_inp_in": "0x00000000",
      "mem_mode": 3,
      "mem_uop_in": "0x00000000",
      "mem_wgt_in": "0x00000000"
    },
    {
      "instr No.": 2432,
      "instr_in": "0x00",
      "mem_addr": 2432,
      "mem_bias_in": "0xffffffed",
      "mem_inp_in": "0xffffffed",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffed",
      "mem_wgt_in": "0xffffffed"
    },
    {
      "instr No.": 2433,
      "instr_in": "0x00",
      "mem_addr": 2433,
      "mem_bias_in": "0x00000009",
      "mem_inp_in": "0x00000009",
      "mem_mode": 3,
      "mem_uop_in": "0x00000009",
      "mem_wgt_in": "0x00000009"
    },
    {
      "instr No.": 2434,
      "instr_in": "0x00",
      "mem_addr": 2434,
      "mem_bias_in": "0x00000010",
      "mem_inp_in": "0x00000010",
      "mem_mode": 3,
      "mem_uop_in": "0x00000010",
      "mem_wgt_in": "0x00000010"
    },
    {
      "instr No.": 2435,
      "instr_in": "0x00",
      "mem_addr": 2435,
      "mem_bias_in": "0xfffffff5",
      "mem_inp_in": "0xfffffff5",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff5",
      "mem_wgt_in": "0xfffffff5"
    },
    {
      "instr No.": 2436,
      "instr_in": "0x00",
      "mem_addr": 2436,
      "mem_bias_in": "0x0000000d",
      "mem_inp_in": "0x0000000d",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000d",
      "mem_wgt_in": "0x0000000d"
    },
    {
      "instr No.": 2437,
      "instr_in": "0x00",
      "mem_addr": 2437,
      "mem_bias_in": "0x00000014",
      "mem_inp_in": "0x00000014",
      "mem_mode": 3,
      "mem_uop_in": "0x00000014",
      "mem_wgt_in": "0x00000014"
    },
    {
      "instr No.": 2438,
      "instr_in": "0x00",
      "mem_addr": 2438,
      "mem_bias_in": "0xffffffe6",
      "mem_inp_in": "0xffffffe6",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe6",
      "mem_wgt_in": "0xffffffe6"
    },
    {
      "instr No.": 2439,
      "instr_in": "0x00",
      "mem_addr": 2439,
      "mem_bias_in": "0x0000000e",
      "mem_inp_in": "0x0000000e",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000e",
      "mem_wgt_in": "0x0000000e"
    },
    {
      "instr No.": 2440,
      "instr_in": "0x00",
      "mem_addr": 2440,
      "mem_bias_in": "0x00000017",
      "mem_inp_in": "0x00000017",
      "mem_mode": 3,
      "mem_uop_in": "0x00000017",
      "mem_wgt_in": "0x00000017"
    },
    {
      "instr No.": 2441,
      "instr_in": "0x00",
      "mem_addr": 2441,
      "mem_bias_in": "0x00000004",
      "mem_inp_in": "0x00000004",
      "mem_mode": 3,
      "mem_uop_in": "0x00000004",
      "mem_wgt_in": "0x00000004"
    },
    {
      "instr No.": 2442,
      "instr_in": "0x00",
      "mem_addr": 2442,
      "mem_bias_in": "0xffffffe7",
      "mem_inp_in": "0xffffffe7",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe7",
      "mem_wgt_in": "0xffffffe7"
    },
    {
      "instr No.": 2443,
      "instr_in": "0x00",
      "mem_addr": 2443,
      "mem_bias_in": "0xffffffec",
      "mem_inp_in": "0xffffffec",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffec",
      "mem_wgt_in": "0xffffffec"
    },
    {
      "instr No.": 2444,
      "instr_in": "0x00",
      "mem_addr": 2444,
      "mem_bias_in": "0xfffffff0",
      "mem_inp_in": "0xfffffff0",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff0",
      "mem_wgt_in": "0xfffffff0"
    },
    {
      "instr No.": 2445,
      "instr_in": "0x00",
      "mem_addr": 2445,
      "mem_bias_in": "0x0000000e",
      "mem_inp_in": "0x0000000e",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000e",
      "mem_wgt_in": "0x0000000e"
    },
    {
      "instr No.": 2446,
      "instr_in": "0x00",
      "mem_addr": 2446,
      "mem_bias_in": "0xffffffe7",
      "mem_inp_in": "0xffffffe7",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe7",
      "mem_wgt_in": "0xffffffe7"
    },
    {
      "instr No.": 2447,
      "instr_in": "0x00",
      "mem_addr": 2447,
      "mem_bias_in": "0x0000000d",
      "mem_inp_in": "0x0000000d",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000d",
      "mem_wgt_in": "0x0000000d"
    },
    {
      "instr No.": 2448,
      "instr_in": "0x00",
      "mem_addr": 2448,
      "mem_bias_in": "0xffffffe8",
      "mem_inp_in": "0xffffffe8",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe8",
      "mem_wgt_in": "0xffffffe8"
    },
    {
      "instr No.": 2449,
      "instr_in": "0x00",
      "mem_addr": 2449,
      "mem_bias_in": "0xffffffe8",
      "mem_inp_in": "0xffffffe8",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe8",
      "mem_wgt_in": "0xffffffe8"
    },
    {
      "instr No.": 2450,
      "instr_in": "0x00",
      "mem_addr": 2450,
      "mem_bias_in": "0x00000017",
      "mem_inp_in": "0x00000017",
      "mem_mode": 3,
      "mem_uop_in": "0x00000017",
      "mem_wgt_in": "0x00000017"
    },
    {
      "instr No.": 2451,
      "instr_in": "0x00",
      "mem_addr": 2451,
      "mem_bias_in": "0x0000000c",
      "mem_inp_in": "0x0000000c",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000c",
      "mem_wgt_in": "0x0000000c"
    },
    {
      "instr No.": 2452,
      "instr_in": "0x00",
      "mem_addr": 2452,
      "mem_bias_in": "0x0000000d",
      "mem_inp_in": "0x0000000d",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000d",
      "mem_wgt_in": "0x0000000d"
    },
    {
      "instr No.": 2453,
      "instr_in": "0x00",
      "mem_addr": 2453,
      "mem_bias_in": "0xfffffff3",
      "mem_inp_in": "0xfffffff3",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff3",
      "mem_wgt_in": "0xfffffff3"
    },
    {
      "instr No.": 2454,
      "instr_in": "0x00",
      "mem_addr": 2454,
      "mem_bias_in": "0xfffffff6",
      "mem_inp_in": "0xfffffff6",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff6",
      "mem_wgt_in": "0xfffffff6"
    },
    {
      "instr No.": 2455,
      "instr_in": "0x00",
      "mem_addr": 2455,
      "mem_bias_in": "0xffffffe7",
      "mem_inp_in": "0xffffffe7",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe7",
      "mem_wgt_in": "0xffffffe7"
    },
    {
      "instr No.": 2456,
      "instr_in": "0x00",
      "mem_addr": 2456,
      "mem_bias_in": "0xffffffff",
      "mem_inp_in": "0xffffffff",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffff",
      "mem_wgt_in": "0xffffffff"
    },
    {
      "instr No.": 2457,
      "instr_in": "0x00",
      "mem_addr": 2457,
      "mem_bias_in": "0x0000001c",
      "mem_inp_in": "0x0000001c",
      "mem_mode": 3,
      "mem_uop_in": "0x0000001c",
      "mem_wgt_in": "0x0000001c"
    },
    {
      "instr No.": 2458,
      "instr_in": "0x00",
      "mem_addr": 2458,
      "mem_bias_in": "0x00000008",
      "mem_inp_in": "0x00000008",
      "mem_mode": 3,
      "mem_uop_in": "0x00000008",
      "mem_wgt_in": "0x00000008"
    },
    {
      "instr No.": 2459,
      "instr_in": "0x00",
      "mem_addr": 2459,
      "mem_bias_in": "0x00000003",
      "mem_inp_in": "0x00000003",
      "mem_mode": 3,
      "mem_uop_in": "0x00000003",
      "mem_wgt_in": "0x00000003"
    },
    {
      "instr No.": 2460,
      "instr_in": "0x00",
      "mem_addr": 2460,
      "mem_bias_in": "0x00000002",
      "mem_inp_in": "0x00000002",
      "mem_mode": 3,
      "mem_uop_in": "0x00000002",
      "mem_wgt_in": "0x00000002"
    },
    {
      "instr No.": 2461,
      "instr_in": "0x00",
      "mem_addr": 2461,
      "mem_bias_in": "0x00000000",
      "mem_inp_in": "0x00000000",
      "mem_mode": 3,
      "mem_uop_in": "0x00000000",
      "mem_wgt_in": "0x00000000"
    },
    {
      "instr No.": 2462,
      "instr_in": "0x00",
      "mem_addr": 2462,
      "mem_bias_in": "0x0000000a",
      "mem_inp_in": "0x0000000a",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000a",
      "mem_wgt_in": "0x0000000a"
    },
    {
      "instr No.": 2463,
      "instr_in": "0x00",
      "mem_addr": 2463,
      "mem_bias_in": "0xffffffef",
      "mem_inp_in": "0xffffffef",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffef",
      "mem_wgt_in": "0xffffffef"
    },
    {
      "instr No.": 2464,
      "instr_in": "0x00",
      "mem_addr": 2464,
      "mem_bias_in": "0x00000015",
      "mem_inp_in": "0x00000015",
      "mem_mode": 3,
      "mem_uop_in": "0x00000015",
      "mem_wgt_in": "0x00000015"
    },
    {
      "instr No.": 2465,
      "instr_in": "0x00",
      "mem_addr": 2465,
      "mem_bias_in": "0x00000013",
      "mem_inp_in": "0x00000013",
      "mem_mode": 3,
      "mem_uop_in": "0x00000013",
      "mem_wgt_in": "0x00000013"
    },
    {
      "instr No.": 2466,
      "instr_in": "0x00",
      "mem_addr": 2466,
      "mem_bias_in": "0xffffffe2",
      "mem_inp_in": "0xffffffe2",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe2",
      "mem_wgt_in": "0xffffffe2"
    },
    {
      "instr No.": 2467,
      "instr_in": "0x00",
      "mem_addr": 2467,
      "mem_bias_in": "0xffffffeb",
      "mem_inp_in": "0xffffffeb",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffeb",
      "mem_wgt_in": "0xffffffeb"
    },
    {
      "instr No.": 2468,
      "instr_in": "0x00",
      "mem_addr": 2468,
      "mem_bias_in": "0x00000006",
      "mem_inp_in": "0x00000006",
      "mem_mode": 3,
      "mem_uop_in": "0x00000006",
      "mem_wgt_in": "0x00000006"
    },
    {
      "instr No.": 2469,
      "instr_in": "0x00",
      "mem_addr": 2469,
      "mem_bias_in": "0xffffffff",
      "mem_inp_in": "0xffffffff",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffff",
      "mem_wgt_in": "0xffffffff"
    },
    {
      "instr No.": 2470,
      "instr_in": "0x00",
      "mem_addr": 2470,
      "mem_bias_in": "0x00000018",
      "mem_inp_in": "0x00000018",
      "mem_mode": 3,
      "mem_uop_in": "0x00000018",
      "mem_wgt_in": "0x00000018"
    },
    {
      "instr No.": 2471,
      "instr_in": "0x00",
      "mem_addr": 2471,
      "mem_bias_in": "0xffffffe6",
      "mem_inp_in": "0xffffffe6",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe6",
      "mem_wgt_in": "0xffffffe6"
    },
    {
      "instr No.": 2472,
      "instr_in": "0x00",
      "mem_addr": 2472,
      "mem_bias_in": "0x00000003",
      "mem_inp_in": "0x00000003",
      "mem_mode": 3,
      "mem_uop_in": "0x00000003",
      "mem_wgt_in": "0x00000003"
    },
    {
      "instr No.": 2473,
      "instr_in": "0x00",
      "mem_addr": 2473,
      "mem_bias_in": "0x0000000d",
      "mem_inp_in": "0x0000000d",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000d",
      "mem_wgt_in": "0x0000000d"
    },
    {
      "instr No.": 2474,
      "instr_in": "0x00",
      "mem_addr": 2474,
      "mem_bias_in": "0x00000006",
      "mem_inp_in": "0x00000006",
      "mem_mode": 3,
      "mem_uop_in": "0x00000006",
      "mem_wgt_in": "0x00000006"
    },
    {
      "instr No.": 2475,
      "instr_in": "0x00",
      "mem_addr": 2475,
      "mem_bias_in": "0x00000009",
      "mem_inp_in": "0x00000009",
      "mem_mode": 3,
      "mem_uop_in": "0x00000009",
      "mem_wgt_in": "0x00000009"
    },
    {
      "instr No.": 2476,
      "instr_in": "0x00",
      "mem_addr": 2476,
      "mem_bias_in": "0xffffffef",
      "mem_inp_in": "0xffffffef",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffef",
      "mem_wgt_in": "0xffffffef"
    },
    {
      "instr No.": 2477,
      "instr_in": "0x00",
      "mem_addr": 2477,
      "mem_bias_in": "0x00000005",
      "mem_inp_in": "0x00000005",
      "mem_mode": 3,
      "mem_uop_in": "0x00000005",
      "mem_wgt_in": "0x00000005"
    },
    {
      "instr No.": 2478,
      "instr_in": "0x00",
      "mem_addr": 2478,
      "mem_bias_in": "0x0000000f",
      "mem_inp_in": "0x0000000f",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000f",
      "mem_wgt_in": "0x0000000f"
    },
    {
      "instr No.": 2479,
      "instr_in": "0x00",
      "mem_addr": 2479,
      "mem_bias_in": "0xfffffff7",
      "mem_inp_in": "0xfffffff7",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff7",
      "mem_wgt_in": "0xfffffff7"
    },
    {
      "instr No.": 2480,
      "instr_in": "0x00",
      "mem_addr": 2480,
      "mem_bias_in": "0xfffffff9",
      "mem_inp_in": "0xfffffff9",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff9",
      "mem_wgt_in": "0xfffffff9"
    },
    {
      "instr No.": 2481,
      "instr_in": "0x00",
      "mem_addr": 2481,
      "mem_bias_in": "0x00000014",
      "mem_inp_in": "0x00000014",
      "mem_mode": 3,
      "mem_uop_in": "0x00000014",
      "mem_wgt_in": "0x00000014"
    },
    {
      "instr No.": 2482,
      "instr_in": "0x00",
      "mem_addr": 2482,
      "mem_bias_in": "0x00000011",
      "mem_inp_in": "0x00000011",
      "mem_mode": 3,
      "mem_uop_in": "0x00000011",
      "mem_wgt_in": "0x00000011"
    },
    {
      "instr No.": 2483,
      "instr_in": "0x00",
      "mem_addr": 2483,
      "mem_bias_in": "0x00000011",
      "mem_inp_in": "0x00000011",
      "mem_mode": 3,
      "mem_uop_in": "0x00000011",
      "mem_wgt_in": "0x00000011"
    },
    {
      "instr No.": 2484,
      "instr_in": "0x00",
      "mem_addr": 2484,
      "mem_bias_in": "0xffffffed",
      "mem_inp_in": "0xffffffed",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffed",
      "mem_wgt_in": "0xffffffed"
    },
    {
      "instr No.": 2485,
      "instr_in": "0x00",
      "mem_addr": 2485,
      "mem_bias_in": "0xfffffff2",
      "mem_inp_in": "0xfffffff2",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff2",
      "mem_wgt_in": "0xfffffff2"
    },
    {
      "instr No.": 2486,
      "instr_in": "0x00",
      "mem_addr": 2486,
      "mem_bias_in": "0x0000001a",
      "mem_inp_in": "0x0000001a",
      "mem_mode": 3,
      "mem_uop_in": "0x0000001a",
      "mem_wgt_in": "0x0000001a"
    },
    {
      "instr No.": 2487,
      "instr_in": "0x00",
      "mem_addr": 2487,
      "mem_bias_in": "0xfffffffb",
      "mem_inp_in": "0xfffffffb",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffffb",
      "mem_wgt_in": "0xfffffffb"
    },
    {
      "instr No.": 2488,
      "instr_in": "0x00",
      "mem_addr": 2488,
      "mem_bias_in": "0x00000007",
      "mem_inp_in": "0x00000007",
      "mem_mode": 3,
      "mem_uop_in": "0x00000007",
      "mem_wgt_in": "0x00000007"
    },
    {
      "instr No.": 2489,
      "instr_in": "0x00",
      "mem_addr": 2489,
      "mem_bias_in": "0x00000000",
      "mem_inp_in": "0x00000000",
      "mem_mode": 3,
      "mem_uop_in": "0x00000000",
      "mem_wgt_in": "0x00000000"
    },
    {
      "instr No.": 2490,
      "instr_in": "0x00",
      "mem_addr": 2490,
      "mem_bias_in": "0x0000001d",
      "mem_inp_in": "0x0000001d",
      "mem_mode": 3,
      "mem_uop_in": "0x0000001d",
      "mem_wgt_in": "0x0000001d"
    },
    {
      "instr No.": 2491,
      "instr_in": "0x00",
      "mem_addr": 2491,
      "mem_bias_in": "0xffffffe1",
      "mem_inp_in": "0xffffffe1",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe1",
      "mem_wgt_in": "0xffffffe1"
    },
    {
      "instr No.": 2492,
      "instr_in": "0x00",
      "mem_addr": 2492,
      "mem_bias_in": "0x0000000c",
      "mem_inp_in": "0x0000000c",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000c",
      "mem_wgt_in": "0x0000000c"
    },
    {
      "instr No.": 2493,
      "instr_in": "0x00",
      "mem_addr": 2493,
      "mem_bias_in": "0xfffffff3",
      "mem_inp_in": "0xfffffff3",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff3",
      "mem_wgt_in": "0xfffffff3"
    },
    {
      "instr No.": 2494,
      "instr_in": "0x00",
      "mem_addr": 2494,
      "mem_bias_in": "0xffffffe2",
      "mem_inp_in": "0xffffffe2",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe2",
      "mem_wgt_in": "0xffffffe2"
    },
    {
      "instr No.": 2495,
      "instr_in": "0x00",
      "mem_addr": 2495,
      "mem_bias_in": "0xfffffff6",
      "mem_inp_in": "0xfffffff6",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff6",
      "mem_wgt_in": "0xfffffff6"
    },
    {
      "instr No.": 2496,
      "instr_in": "0x00",
      "mem_addr": 2496,
      "mem_bias_in": "0x00000018",
      "mem_inp_in": "0x00000018",
      "mem_mode": 3,
      "mem_uop_in": "0x00000018",
      "mem_wgt_in": "0x00000018"
    },
    {
      "instr No.": 2497,
      "instr_in": "0x00",
      "mem_addr": 2497,
      "mem_bias_in": "0xfffffff4",
      "mem_inp_in": "0xfffffff4",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff4",
      "mem_wgt_in": "0xfffffff4"
    },
    {
      "instr No.": 2498,
      "instr_in": "0x00",
      "mem_addr": 2498,
      "mem_bias_in": "0xffffffff",
      "mem_inp_in": "0xffffffff",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffff",
      "mem_wgt_in": "0xffffffff"
    },
    {
      "instr No.": 2499,
      "instr_in": "0x00",
      "mem_addr": 2499,
      "mem_bias_in": "0x00000001",
      "mem_inp_in": "0x00000001",
      "mem_mode": 3,
      "mem_uop_in": "0x00000001",
      "mem_wgt_in": "0x00000001"
    },
    {
      "instr No.": 2500,
      "instr_in": "0x00",
      "mem_addr": 2500,
      "mem_bias_in": "0xfffffff6",
      "mem_inp_in": "0xfffffff6",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff6",
      "mem_wgt_in": "0xfffffff6"
    },
    {
      "instr No.": 2501,
      "instr_in": "0x00",
      "mem_addr": 2501,
      "mem_bias_in": "0x00000003",
      "mem_inp_in": "0x00000003",
      "mem_mode": 3,
      "mem_uop_in": "0x00000003",
      "mem_wgt_in": "0x00000003"
    },
    {
      "instr No.": 2502,
      "instr_in": "0x00",
      "mem_addr": 2502,
      "mem_bias_in": "0x00000009",
      "mem_inp_in": "0x00000009",
      "mem_mode": 3,
      "mem_uop_in": "0x00000009",
      "mem_wgt_in": "0x00000009"
    },
    {
      "instr No.": 2503,
      "instr_in": "0x00",
      "mem_addr": 2503,
      "mem_bias_in": "0x00000018",
      "mem_inp_in": "0x00000018",
      "mem_mode": 3,
      "mem_uop_in": "0x00000018",
      "mem_wgt_in": "0x00000018"
    },
    {
      "instr No.": 2504,
      "instr_in": "0x00",
      "mem_addr": 2504,
      "mem_bias_in": "0xfffffff2",
      "mem_inp_in": "0xfffffff2",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff2",
      "mem_wgt_in": "0xfffffff2"
    },
    {
      "instr No.": 2505,
      "instr_in": "0x00",
      "mem_addr": 2505,
      "mem_bias_in": "0x0000001e",
      "mem_inp_in": "0x0000001e",
      "mem_mode": 3,
      "mem_uop_in": "0x0000001e",
      "mem_wgt_in": "0x0000001e"
    },
    {
      "instr No.": 2506,
      "instr_in": "0x00",
      "mem_addr": 2506,
      "mem_bias_in": "0x00000009",
      "mem_inp_in": "0x00000009",
      "mem_mode": 3,
      "mem_uop_in": "0x00000009",
      "mem_wgt_in": "0x00000009"
    },
    {
      "instr No.": 2507,
      "instr_in": "0x00",
      "mem_addr": 2507,
      "mem_bias_in": "0xffffffea",
      "mem_inp_in": "0xffffffea",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffea",
      "mem_wgt_in": "0xffffffea"
    },
    {
      "instr No.": 2508,
      "instr_in": "0x00",
      "mem_addr": 2508,
      "mem_bias_in": "0xffffffef",
      "mem_inp_in": "0xffffffef",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffef",
      "mem_wgt_in": "0xffffffef"
    },
    {
      "instr No.": 2509,
      "instr_in": "0x00",
      "mem_addr": 2509,
      "mem_bias_in": "0xffffffe5",
      "mem_inp_in": "0xffffffe5",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe5",
      "mem_wgt_in": "0xffffffe5"
    },
    {
      "instr No.": 2510,
      "instr_in": "0x00",
      "mem_addr": 2510,
      "mem_bias_in": "0xfffffff0",
      "mem_inp_in": "0xfffffff0",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff0",
      "mem_wgt_in": "0xfffffff0"
    },
    {
      "instr No.": 2511,
      "instr_in": "0x00",
      "mem_addr": 2511,
      "mem_bias_in": "0xfffffffe",
      "mem_inp_in": "0xfffffffe",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffffe",
      "mem_wgt_in": "0xfffffffe"
    },
    {
      "instr No.": 2512,
      "instr_in": "0x00",
      "mem_addr": 2512,
      "mem_bias_in": "0xfffffff8",
      "mem_inp_in": "0xfffffff8",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff8",
      "mem_wgt_in": "0xfffffff8"
    },
    {
      "instr No.": 2513,
      "instr_in": "0x00",
      "mem_addr": 2513,
      "mem_bias_in": "0xfffffffb",
      "mem_inp_in": "0xfffffffb",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffffb",
      "mem_wgt_in": "0xfffffffb"
    },
    {
      "instr No.": 2514,
      "instr_in": "0x00",
      "mem_addr": 2514,
      "mem_bias_in": "0x00000009",
      "mem_inp_in": "0x00000009",
      "mem_mode": 3,
      "mem_uop_in": "0x00000009",
      "mem_wgt_in": "0x00000009"
    },
    {
      "instr No.": 2515,
      "instr_in": "0x00",
      "mem_addr": 2515,
      "mem_bias_in": "0xfffffffc",
      "mem_inp_in": "0xfffffffc",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffffc",
      "mem_wgt_in": "0xfffffffc"
    },
    {
      "instr No.": 2516,
      "instr_in": "0x00",
      "mem_addr": 2516,
      "mem_bias_in": "0x00000017",
      "mem_inp_in": "0x00000017",
      "mem_mode": 3,
      "mem_uop_in": "0x00000017",
      "mem_wgt_in": "0x00000017"
    },
    {
      "instr No.": 2517,
      "instr_in": "0x00",
      "mem_addr": 2517,
      "mem_bias_in": "0xffffffec",
      "mem_inp_in": "0xffffffec",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffec",
      "mem_wgt_in": "0xffffffec"
    },
    {
      "instr No.": 2518,
      "instr_in": "0x00",
      "mem_addr": 2518,
      "mem_bias_in": "0xfffffff2",
      "mem_inp_in": "0xfffffff2",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff2",
      "mem_wgt_in": "0xfffffff2"
    },
    {
      "instr No.": 2519,
      "instr_in": "0x00",
      "mem_addr": 2519,
      "mem_bias_in": "0xffffffee",
      "mem_inp_in": "0xffffffee",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffee",
      "mem_wgt_in": "0xffffffee"
    },
    {
      "instr No.": 2520,
      "instr_in": "0x00",
      "mem_addr": 2520,
      "mem_bias_in": "0xffffffe8",
      "mem_inp_in": "0xffffffe8",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe8",
      "mem_wgt_in": "0xffffffe8"
    },
    {
      "instr No.": 2521,
      "instr_in": "0x00",
      "mem_addr": 2521,
      "mem_bias_in": "0x00000011",
      "mem_inp_in": "0x00000011",
      "mem_mode": 3,
      "mem_uop_in": "0x00000011",
      "mem_wgt_in": "0x00000011"
    },
    {
      "instr No.": 2522,
      "instr_in": "0x00",
      "mem_addr": 2522,
      "mem_bias_in": "0x00000009",
      "mem_inp_in": "0x00000009",
      "mem_mode": 3,
      "mem_uop_in": "0x00000009",
      "mem_wgt_in": "0x00000009"
    },
    {
      "instr No.": 2523,
      "instr_in": "0x00",
      "mem_addr": 2523,
      "mem_bias_in": "0x00000005",
      "mem_inp_in": "0x00000005",
      "mem_mode": 3,
      "mem_uop_in": "0x00000005",
      "mem_wgt_in": "0x00000005"
    },
    {
      "instr No.": 2524,
      "instr_in": "0x00",
      "mem_addr": 2524,
      "mem_bias_in": "0xffffffeb",
      "mem_inp_in": "0xffffffeb",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffeb",
      "mem_wgt_in": "0xffffffeb"
    },
    {
      "instr No.": 2525,
      "instr_in": "0x00",
      "mem_addr": 2525,
      "mem_bias_in": "0xfffffff4",
      "mem_inp_in": "0xfffffff4",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff4",
      "mem_wgt_in": "0xfffffff4"
    },
    {
      "instr No.": 2526,
      "instr_in": "0x00",
      "mem_addr": 2526,
      "mem_bias_in": "0xffffffe7",
      "mem_inp_in": "0xffffffe7",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe7",
      "mem_wgt_in": "0xffffffe7"
    },
    {
      "instr No.": 2527,
      "instr_in": "0x00",
      "mem_addr": 2527,
      "mem_bias_in": "0x0000001e",
      "mem_inp_in": "0x0000001e",
      "mem_mode": 3,
      "mem_uop_in": "0x0000001e",
      "mem_wgt_in": "0x0000001e"
    },
    {
      "instr No.": 2528,
      "instr_in": "0x00",
      "mem_addr": 2528,
      "mem_bias_in": "0x0000001d",
      "mem_inp_in": "0x0000001d",
      "mem_mode": 3,
      "mem_uop_in": "0x0000001d",
      "mem_wgt_in": "0x0000001d"
    },
    {
      "instr No.": 2529,
      "instr_in": "0x00",
      "mem_addr": 2529,
      "mem_bias_in": "0xfffffff3",
      "mem_inp_in": "0xfffffff3",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff3",
      "mem_wgt_in": "0xfffffff3"
    },
    {
      "instr No.": 2530,
      "instr_in": "0x00",
      "mem_addr": 2530,
      "mem_bias_in": "0x0000000e",
      "mem_inp_in": "0x0000000e",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000e",
      "mem_wgt_in": "0x0000000e"
    },
    {
      "instr No.": 2531,
      "instr_in": "0x00",
      "mem_addr": 2531,
      "mem_bias_in": "0x00000001",
      "mem_inp_in": "0x00000001",
      "mem_mode": 3,
      "mem_uop_in": "0x00000001",
      "mem_wgt_in": "0x00000001"
    },
    {
      "instr No.": 2532,
      "instr_in": "0x00",
      "mem_addr": 2532,
      "mem_bias_in": "0x00000005",
      "mem_inp_in": "0x00000005",
      "mem_mode": 3,
      "mem_uop_in": "0x00000005",
      "mem_wgt_in": "0x00000005"
    },
    {
      "instr No.": 2533,
      "instr_in": "0x00",
      "mem_addr": 2533,
      "mem_bias_in": "0xffffffe6",
      "mem_inp_in": "0xffffffe6",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe6",
      "mem_wgt_in": "0xffffffe6"
    },
    {
      "instr No.": 2534,
      "instr_in": "0x00",
      "mem_addr": 2534,
      "mem_bias_in": "0xffffffe2",
      "mem_inp_in": "0xffffffe2",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe2",
      "mem_wgt_in": "0xffffffe2"
    },
    {
      "instr No.": 2535,
      "instr_in": "0x00",
      "mem_addr": 2535,
      "mem_bias_in": "0xffffffed",
      "mem_inp_in": "0xffffffed",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffed",
      "mem_wgt_in": "0xffffffed"
    },
    {
      "instr No.": 2536,
      "instr_in": "0x00",
      "mem_addr": 2536,
      "mem_bias_in": "0x0000000d",
      "mem_inp_in": "0x0000000d",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000d",
      "mem_wgt_in": "0x0000000d"
    },
    {
      "instr No.": 2537,
      "instr_in": "0x00",
      "mem_addr": 2537,
      "mem_bias_in": "0x00000001",
      "mem_inp_in": "0x00000001",
      "mem_mode": 3,
      "mem_uop_in": "0x00000001",
      "mem_wgt_in": "0x00000001"
    },
    {
      "instr No.": 2538,
      "instr_in": "0x00",
      "mem_addr": 2538,
      "mem_bias_in": "0x00000019",
      "mem_inp_in": "0x00000019",
      "mem_mode": 3,
      "mem_uop_in": "0x00000019",
      "mem_wgt_in": "0x00000019"
    },
    {
      "instr No.": 2539,
      "instr_in": "0x00",
      "mem_addr": 2539,
      "mem_bias_in": "0x00000015",
      "mem_inp_in": "0x00000015",
      "mem_mode": 3,
      "mem_uop_in": "0x00000015",
      "mem_wgt_in": "0x00000015"
    },
    {
      "instr No.": 2540,
      "instr_in": "0x00",
      "mem_addr": 2540,
      "mem_bias_in": "0x00000017",
      "mem_inp_in": "0x00000017",
      "mem_mode": 3,
      "mem_uop_in": "0x00000017",
      "mem_wgt_in": "0x00000017"
    },
    {
      "instr No.": 2541,
      "instr_in": "0x00",
      "mem_addr": 2541,
      "mem_bias_in": "0xfffffff8",
      "mem_inp_in": "0xfffffff8",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff8",
      "mem_wgt_in": "0xfffffff8"
    },
    {
      "instr No.": 2542,
      "instr_in": "0x00",
      "mem_addr": 2542,
      "mem_bias_in": "0xfffffff3",
      "mem_inp_in": "0xfffffff3",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff3",
      "mem_wgt_in": "0xfffffff3"
    },
    {
      "instr No.": 2543,
      "instr_in": "0x00",
      "mem_addr": 2543,
      "mem_bias_in": "0xffffffe8",
      "mem_inp_in": "0xffffffe8",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe8",
      "mem_wgt_in": "0xffffffe8"
    },
    {
      "instr No.": 2544,
      "instr_in": "0x00",
      "mem_addr": 2544,
      "mem_bias_in": "0x0000000c",
      "mem_inp_in": "0x0000000c",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000c",
      "mem_wgt_in": "0x0000000c"
    },
    {
      "instr No.": 2545,
      "instr_in": "0x00",
      "mem_addr": 2545,
      "mem_bias_in": "0xffffffe5",
      "mem_inp_in": "0xffffffe5",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe5",
      "mem_wgt_in": "0xffffffe5"
    },
    {
      "instr No.": 2546,
      "instr_in": "0x00",
      "mem_addr": 2546,
      "mem_bias_in": "0xffffffe9",
      "mem_inp_in": "0xffffffe9",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe9",
      "mem_wgt_in": "0xffffffe9"
    },
    {
      "instr No.": 2547,
      "instr_in": "0x00",
      "mem_addr": 2547,
      "mem_bias_in": "0x00000013",
      "mem_inp_in": "0x00000013",
      "mem_mode": 3,
      "mem_uop_in": "0x00000013",
      "mem_wgt_in": "0x00000013"
    },
    {
      "instr No.": 2548,
      "instr_in": "0x00",
      "mem_addr": 2548,
      "mem_bias_in": "0xfffffff4",
      "mem_inp_in": "0xfffffff4",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff4",
      "mem_wgt_in": "0xfffffff4"
    },
    {
      "instr No.": 2549,
      "instr_in": "0x00",
      "mem_addr": 2549,
      "mem_bias_in": "0xffffffea",
      "mem_inp_in": "0xffffffea",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffea",
      "mem_wgt_in": "0xffffffea"
    },
    {
      "instr No.": 2550,
      "instr_in": "0x00",
      "mem_addr": 2550,
      "mem_bias_in": "0xffffffe5",
      "mem_inp_in": "0xffffffe5",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe5",
      "mem_wgt_in": "0xffffffe5"
    },
    {
      "instr No.": 2551,
      "instr_in": "0x00",
      "mem_addr": 2551,
      "mem_bias_in": "0x00000007",
      "mem_inp_in": "0x00000007",
      "mem_mode": 3,
      "mem_uop_in": "0x00000007",
      "mem_wgt_in": "0x00000007"
    },
    {
      "instr No.": 2552,
      "instr_in": "0x00",
      "mem_addr": 2552,
      "mem_bias_in": "0x00000008",
      "mem_inp_in": "0x00000008",
      "mem_mode": 3,
      "mem_uop_in": "0x00000008",
      "mem_wgt_in": "0x00000008"
    },
    {
      "instr No.": 2553,
      "instr_in": "0x00",
      "mem_addr": 2553,
      "mem_bias_in": "0x00000017",
      "mem_inp_in": "0x00000017",
      "mem_mode": 3,
      "mem_uop_in": "0x00000017",
      "mem_wgt_in": "0x00000017"
    },
    {
      "instr No.": 2554,
      "instr_in": "0x00",
      "mem_addr": 2554,
      "mem_bias_in": "0xfffffff6",
      "mem_inp_in": "0xfffffff6",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff6",
      "mem_wgt_in": "0xfffffff6"
    },
    {
      "instr No.": 2555,
      "instr_in": "0x00",
      "mem_addr": 2555,
      "mem_bias_in": "0xfffffffa",
      "mem_inp_in": "0xfffffffa",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffffa",
      "mem_wgt_in": "0xfffffffa"
    },
    {
      "instr No.": 2556,
      "instr_in": "0x00",
      "mem_addr": 2556,
      "mem_bias_in": "0x00000007",
      "mem_inp_in": "0x00000007",
      "mem_mode": 3,
      "mem_uop_in": "0x00000007",
      "mem_wgt_in": "0x00000007"
    },
    {
      "instr No.": 2557,
      "instr_in": "0x00",
      "mem_addr": 2557,
      "mem_bias_in": "0x0000000a",
      "mem_inp_in": "0x0000000a",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000a",
      "mem_wgt_in": "0x0000000a"
    },
    {
      "instr No.": 2558,
      "instr_in": "0x00",
      "mem_addr": 2558,
      "mem_bias_in": "0x00000001",
      "mem_inp_in": "0x00000001",
      "mem_mode": 3,
      "mem_uop_in": "0x00000001",
      "mem_wgt_in": "0x00000001"
    },
    {
      "instr No.": 2559,
      "instr_in": "0x00",
      "mem_addr": 2559,
      "mem_bias_in": "0xffffffed",
      "mem_inp_in": "0xffffffed",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffed",
      "mem_wgt_in": "0xffffffed"
    },
    {
      "instr No.": 2560,
      "instr_in": "0x00",
      "mem_addr": 2560,
      "mem_bias_in": "0x0000000b",
      "mem_inp_in": "0x0000000b",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000b",
      "mem_wgt_in": "0x0000000b"
    },
    {
      "instr No.": 2561,
      "instr_in": "0x00",
      "mem_addr": 2561,
      "mem_bias_in": "0x00000019",
      "mem_inp_in": "0x00000019",
      "mem_mode": 3,
      "mem_uop_in": "0x00000019",
      "mem_wgt_in": "0x00000019"
    },
    {
      "instr No.": 2562,
      "instr_in": "0x00",
      "mem_addr": 2562,
      "mem_bias_in": "0xfffffff7",
      "mem_inp_in": "0xfffffff7",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff7",
      "mem_wgt_in": "0xfffffff7"
    },
    {
      "instr No.": 2563,
      "instr_in": "0x00",
      "mem_addr": 2563,
      "mem_bias_in": "0xfffffff2",
      "mem_inp_in": "0xfffffff2",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff2",
      "mem_wgt_in": "0xfffffff2"
    },
    {
      "instr No.": 2564,
      "instr_in": "0x00",
      "mem_addr": 2564,
      "mem_bias_in": "0x0000001a",
      "mem_inp_in": "0x0000001a",
      "mem_mode": 3,
      "mem_uop_in": "0x0000001a",
      "mem_wgt_in": "0x0000001a"
    },
    {
      "instr No.": 2565,
      "instr_in": "0x00",
      "mem_addr": 2565,
      "mem_bias_in": "0xfffffff1",
      "mem_inp_in": "0xfffffff1",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff1",
      "mem_wgt_in": "0xfffffff1"
    },
    {
      "instr No.": 2566,
      "instr_in": "0x00",
      "mem_addr": 2566,
      "mem_bias_in": "0x0000000a",
      "mem_inp_in": "0x0000000a",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000a",
      "mem_wgt_in": "0x0000000a"
    },
    {
      "instr No.": 2567,
      "instr_in": "0x00",
      "mem_addr": 2567,
      "mem_bias_in": "0xffffffec",
      "mem_inp_in": "0xffffffec",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffec",
      "mem_wgt_in": "0xffffffec"
    },
    {
      "instr No.": 2568,
      "instr_in": "0x00",
      "mem_addr": 2568,
      "mem_bias_in": "0xfffffffd",
      "mem_inp_in": "0xfffffffd",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffffd",
      "mem_wgt_in": "0xfffffffd"
    },
    {
      "instr No.": 2569,
      "instr_in": "0x00",
      "mem_addr": 2569,
      "mem_bias_in": "0xfffffffc",
      "mem_inp_in": "0xfffffffc",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffffc",
      "mem_wgt_in": "0xfffffffc"
    },
    {
      "instr No.": 2570,
      "instr_in": "0x00",
      "mem_addr": 2570,
      "mem_bias_in": "0x0000001d",
      "mem_inp_in": "0x0000001d",
      "mem_mode": 3,
      "mem_uop_in": "0x0000001d",
      "mem_wgt_in": "0x0000001d"
    },
    {
      "instr No.": 2571,
      "instr_in": "0x00",
      "mem_addr": 2571,
      "mem_bias_in": "0x00000014",
      "mem_inp_in": "0x00000014",
      "mem_mode": 3,
      "mem_uop_in": "0x00000014",
      "mem_wgt_in": "0x00000014"
    },
    {
      "instr No.": 2572,
      "instr_in": "0x00",
      "mem_addr": 2572,
      "mem_bias_in": "0x00000011",
      "mem_inp_in": "0x00000011",
      "mem_mode": 3,
      "mem_uop_in": "0x00000011",
      "mem_wgt_in": "0x00000011"
    },
    {
      "instr No.": 2573,
      "instr_in": "0x00",
      "mem_addr": 2573,
      "mem_bias_in": "0x00000004",
      "mem_inp_in": "0x00000004",
      "mem_mode": 3,
      "mem_uop_in": "0x00000004",
      "mem_wgt_in": "0x00000004"
    },
    {
      "instr No.": 2574,
      "instr_in": "0x00",
      "mem_addr": 2574,
      "mem_bias_in": "0xffffffff",
      "mem_inp_in": "0xffffffff",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffff",
      "mem_wgt_in": "0xffffffff"
    },
    {
      "instr No.": 2575,
      "instr_in": "0x00",
      "mem_addr": 2575,
      "mem_bias_in": "0xffffffff",
      "mem_inp_in": "0xffffffff",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffff",
      "mem_wgt_in": "0xffffffff"
    },
    {
      "instr No.": 2576,
      "instr_in": "0x00",
      "mem_addr": 2576,
      "mem_bias_in": "0x0000001f",
      "mem_inp_in": "0x0000001f",
      "mem_mode": 3,
      "mem_uop_in": "0x0000001f",
      "mem_wgt_in": "0x0000001f"
    },
    {
      "instr No.": 2577,
      "instr_in": "0x00",
      "mem_addr": 2577,
      "mem_bias_in": "0x00000019",
      "mem_inp_in": "0x00000019",
      "mem_mode": 3,
      "mem_uop_in": "0x00000019",
      "mem_wgt_in": "0x00000019"
    },
    {
      "instr No.": 2578,
      "instr_in": "0x00",
      "mem_addr": 2578,
      "mem_bias_in": "0x00000016",
      "mem_inp_in": "0x00000016",
      "mem_mode": 3,
      "mem_uop_in": "0x00000016",
      "mem_wgt_in": "0x00000016"
    },
    {
      "instr No.": 2579,
      "instr_in": "0x00",
      "mem_addr": 2579,
      "mem_bias_in": "0xffffffe0",
      "mem_inp_in": "0xffffffe0",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe0",
      "mem_wgt_in": "0xffffffe0"
    },
    {
      "instr No.": 2580,
      "instr_in": "0x00",
      "mem_addr": 2580,
      "mem_bias_in": "0xffffffec",
      "mem_inp_in": "0xffffffec",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffec",
      "mem_wgt_in": "0xffffffec"
    },
    {
      "instr No.": 2581,
      "instr_in": "0x00",
      "mem_addr": 2581,
      "mem_bias_in": "0xfffffff4",
      "mem_inp_in": "0xfffffff4",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff4",
      "mem_wgt_in": "0xfffffff4"
    },
    {
      "instr No.": 2582,
      "instr_in": "0x00",
      "mem_addr": 2582,
      "mem_bias_in": "0x0000001c",
      "mem_inp_in": "0x0000001c",
      "mem_mode": 3,
      "mem_uop_in": "0x0000001c",
      "mem_wgt_in": "0x0000001c"
    },
    {
      "instr No.": 2583,
      "instr_in": "0x00",
      "mem_addr": 2583,
      "mem_bias_in": "0x0000000e",
      "mem_inp_in": "0x0000000e",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000e",
      "mem_wgt_in": "0x0000000e"
    },
    {
      "instr No.": 2584,
      "instr_in": "0x00",
      "mem_addr": 2584,
      "mem_bias_in": "0x00000010",
      "mem_inp_in": "0x00000010",
      "mem_mode": 3,
      "mem_uop_in": "0x00000010",
      "mem_wgt_in": "0x00000010"
    },
    {
      "instr No.": 2585,
      "instr_in": "0x00",
      "mem_addr": 2585,
      "mem_bias_in": "0x00000019",
      "mem_inp_in": "0x00000019",
      "mem_mode": 3,
      "mem_uop_in": "0x00000019",
      "mem_wgt_in": "0x00000019"
    },
    {
      "instr No.": 2586,
      "instr_in": "0x00",
      "mem_addr": 2586,
      "mem_bias_in": "0x0000000b",
      "mem_inp_in": "0x0000000b",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000b",
      "mem_wgt_in": "0x0000000b"
    },
    {
      "instr No.": 2587,
      "instr_in": "0x00",
      "mem_addr": 2587,
      "mem_bias_in": "0x00000005",
      "mem_inp_in": "0x00000005",
      "mem_mode": 3,
      "mem_uop_in": "0x00000005",
      "mem_wgt_in": "0x00000005"
    },
    {
      "instr No.": 2588,
      "instr_in": "0x00",
      "mem_addr": 2588,
      "mem_bias_in": "0x00000008",
      "mem_inp_in": "0x00000008",
      "mem_mode": 3,
      "mem_uop_in": "0x00000008",
      "mem_wgt_in": "0x00000008"
    },
    {
      "instr No.": 2589,
      "instr_in": "0x00",
      "mem_addr": 2589,
      "mem_bias_in": "0xfffffffe",
      "mem_inp_in": "0xfffffffe",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffffe",
      "mem_wgt_in": "0xfffffffe"
    },
    {
      "instr No.": 2590,
      "instr_in": "0x00",
      "mem_addr": 2590,
      "mem_bias_in": "0x00000019",
      "mem_inp_in": "0x00000019",
      "mem_mode": 3,
      "mem_uop_in": "0x00000019",
      "mem_wgt_in": "0x00000019"
    },
    {
      "instr No.": 2591,
      "instr_in": "0x00",
      "mem_addr": 2591,
      "mem_bias_in": "0xffffffed",
      "mem_inp_in": "0xffffffed",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffed",
      "mem_wgt_in": "0xffffffed"
    },
    {
      "instr No.": 2592,
      "instr_in": "0x00",
      "mem_addr": 2592,
      "mem_bias_in": "0x0000000c",
      "mem_inp_in": "0x0000000c",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000c",
      "mem_wgt_in": "0x0000000c"
    },
    {
      "instr No.": 2593,
      "instr_in": "0x00",
      "mem_addr": 2593,
      "mem_bias_in": "0xffffffee",
      "mem_inp_in": "0xffffffee",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffee",
      "mem_wgt_in": "0xffffffee"
    },
    {
      "instr No.": 2594,
      "instr_in": "0x00",
      "mem_addr": 2594,
      "mem_bias_in": "0xffffffe3",
      "mem_inp_in": "0xffffffe3",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe3",
      "mem_wgt_in": "0xffffffe3"
    },
    {
      "instr No.": 2595,
      "instr_in": "0x00",
      "mem_addr": 2595,
      "mem_bias_in": "0x0000001d",
      "mem_inp_in": "0x0000001d",
      "mem_mode": 3,
      "mem_uop_in": "0x0000001d",
      "mem_wgt_in": "0x0000001d"
    },
    {
      "instr No.": 2596,
      "instr_in": "0x00",
      "mem_addr": 2596,
      "mem_bias_in": "0x0000001f",
      "mem_inp_in": "0x0000001f",
      "mem_mode": 3,
      "mem_uop_in": "0x0000001f",
      "mem_wgt_in": "0x0000001f"
    },
    {
      "instr No.": 2597,
      "instr_in": "0x00",
      "mem_addr": 2597,
      "mem_bias_in": "0xffffffeb",
      "mem_inp_in": "0xffffffeb",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffeb",
      "mem_wgt_in": "0xffffffeb"
    },
    {
      "instr No.": 2598,
      "instr_in": "0x00",
      "mem_addr": 2598,
      "mem_bias_in": "0xffffffe9",
      "mem_inp_in": "0xffffffe9",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe9",
      "mem_wgt_in": "0xffffffe9"
    },
    {
      "instr No.": 2599,
      "instr_in": "0x00",
      "mem_addr": 2599,
      "mem_bias_in": "0x0000001d",
      "mem_inp_in": "0x0000001d",
      "mem_mode": 3,
      "mem_uop_in": "0x0000001d",
      "mem_wgt_in": "0x0000001d"
    },
    {
      "instr No.": 2600,
      "instr_in": "0x00",
      "mem_addr": 2600,
      "mem_bias_in": "0xffffffe8",
      "mem_inp_in": "0xffffffe8",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe8",
      "mem_wgt_in": "0xffffffe8"
    },
    {
      "instr No.": 2601,
      "instr_in": "0x00",
      "mem_addr": 2601,
      "mem_bias_in": "0x00000017",
      "mem_inp_in": "0x00000017",
      "mem_mode": 3,
      "mem_uop_in": "0x00000017",
      "mem_wgt_in": "0x00000017"
    },
    {
      "instr No.": 2602,
      "instr_in": "0x00",
      "mem_addr": 2602,
      "mem_bias_in": "0xfffffffe",
      "mem_inp_in": "0xfffffffe",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffffe",
      "mem_wgt_in": "0xfffffffe"
    },
    {
      "instr No.": 2603,
      "instr_in": "0x00",
      "mem_addr": 2603,
      "mem_bias_in": "0xffffffee",
      "mem_inp_in": "0xffffffee",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffee",
      "mem_wgt_in": "0xffffffee"
    },
    {
      "instr No.": 2604,
      "instr_in": "0x00",
      "mem_addr": 2604,
      "mem_bias_in": "0x00000003",
      "mem_inp_in": "0x00000003",
      "mem_mode": 3,
      "mem_uop_in": "0x00000003",
      "mem_wgt_in": "0x00000003"
    },
    {
      "instr No.": 2605,
      "instr_in": "0x00",
      "mem_addr": 2605,
      "mem_bias_in": "0x00000012",
      "mem_inp_in": "0x00000012",
      "mem_mode": 3,
      "mem_uop_in": "0x00000012",
      "mem_wgt_in": "0x00000012"
    },
    {
      "instr No.": 2606,
      "instr_in": "0x00",
      "mem_addr": 2606,
      "mem_bias_in": "0xfffffffc",
      "mem_inp_in": "0xfffffffc",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffffc",
      "mem_wgt_in": "0xfffffffc"
    },
    {
      "instr No.": 2607,
      "instr_in": "0x00",
      "mem_addr": 2607,
      "mem_bias_in": "0x0000000a",
      "mem_inp_in": "0x0000000a",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000a",
      "mem_wgt_in": "0x0000000a"
    },
    {
      "instr No.": 2608,
      "instr_in": "0x00",
      "mem_addr": 2608,
      "mem_bias_in": "0x00000017",
      "mem_inp_in": "0x00000017",
      "mem_mode": 3,
      "mem_uop_in": "0x00000017",
      "mem_wgt_in": "0x00000017"
    },
    {
      "instr No.": 2609,
      "instr_in": "0x00",
      "mem_addr": 2609,
      "mem_bias_in": "0xffffffe0",
      "mem_inp_in": "0xffffffe0",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe0",
      "mem_wgt_in": "0xffffffe0"
    },
    {
      "instr No.": 2610,
      "instr_in": "0x00",
      "mem_addr": 2610,
      "mem_bias_in": "0xfffffffa",
      "mem_inp_in": "0xfffffffa",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffffa",
      "mem_wgt_in": "0xfffffffa"
    },
    {
      "instr No.": 2611,
      "instr_in": "0x00",
      "mem_addr": 2611,
      "mem_bias_in": "0xffffffea",
      "mem_inp_in": "0xffffffea",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffea",
      "mem_wgt_in": "0xffffffea"
    },
    {
      "instr No.": 2612,
      "instr_in": "0x00",
      "mem_addr": 2612,
      "mem_bias_in": "0xffffffe7",
      "mem_inp_in": "0xffffffe7",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe7",
      "mem_wgt_in": "0xffffffe7"
    },
    {
      "instr No.": 2613,
      "instr_in": "0x00",
      "mem_addr": 2613,
      "mem_bias_in": "0x00000011",
      "mem_inp_in": "0x00000011",
      "mem_mode": 3,
      "mem_uop_in": "0x00000011",
      "mem_wgt_in": "0x00000011"
    },
    {
      "instr No.": 2614,
      "instr_in": "0x00",
      "mem_addr": 2614,
      "mem_bias_in": "0xfffffffe",
      "mem_inp_in": "0xfffffffe",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffffe",
      "mem_wgt_in": "0xfffffffe"
    },
    {
      "instr No.": 2615,
      "instr_in": "0x00",
      "mem_addr": 2615,
      "mem_bias_in": "0x0000000b",
      "mem_inp_in": "0x0000000b",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000b",
      "mem_wgt_in": "0x0000000b"
    },
    {
      "instr No.": 2616,
      "instr_in": "0x00",
      "mem_addr": 2616,
      "mem_bias_in": "0xffffffe8",
      "mem_inp_in": "0xffffffe8",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe8",
      "mem_wgt_in": "0xffffffe8"
    },
    {
      "instr No.": 2617,
      "instr_in": "0x00",
      "mem_addr": 2617,
      "mem_bias_in": "0xffffffe0",
      "mem_inp_in": "0xffffffe0",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe0",
      "mem_wgt_in": "0xffffffe0"
    },
    {
      "instr No.": 2618,
      "instr_in": "0x00",
      "mem_addr": 2618,
      "mem_bias_in": "0xfffffff1",
      "mem_inp_in": "0xfffffff1",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff1",
      "mem_wgt_in": "0xfffffff1"
    },
    {
      "instr No.": 2619,
      "instr_in": "0x00",
      "mem_addr": 2619,
      "mem_bias_in": "0xffffffef",
      "mem_inp_in": "0xffffffef",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffef",
      "mem_wgt_in": "0xffffffef"
    },
    {
      "instr No.": 2620,
      "instr_in": "0x00",
      "mem_addr": 2620,
      "mem_bias_in": "0x00000016",
      "mem_inp_in": "0x00000016",
      "mem_mode": 3,
      "mem_uop_in": "0x00000016",
      "mem_wgt_in": "0x00000016"
    },
    {
      "instr No.": 2621,
      "instr_in": "0x00",
      "mem_addr": 2621,
      "mem_bias_in": "0x00000018",
      "mem_inp_in": "0x00000018",
      "mem_mode": 3,
      "mem_uop_in": "0x00000018",
      "mem_wgt_in": "0x00000018"
    },
    {
      "instr No.": 2622,
      "instr_in": "0x00",
      "mem_addr": 2622,
      "mem_bias_in": "0x00000016",
      "mem_inp_in": "0x00000016",
      "mem_mode": 3,
      "mem_uop_in": "0x00000016",
      "mem_wgt_in": "0x00000016"
    },
    {
      "instr No.": 2623,
      "instr_in": "0x00",
      "mem_addr": 2623,
      "mem_bias_in": "0xffffffe5",
      "mem_inp_in": "0xffffffe5",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe5",
      "mem_wgt_in": "0xffffffe5"
    },
    {
      "instr No.": 2624,
      "instr_in": "0x00",
      "mem_addr": 2624,
      "mem_bias_in": "0x00000006",
      "mem_inp_in": "0x00000006",
      "mem_mode": 3,
      "mem_uop_in": "0x00000006",
      "mem_wgt_in": "0x00000006"
    },
    {
      "instr No.": 2625,
      "instr_in": "0x00",
      "mem_addr": 2625,
      "mem_bias_in": "0xfffffff9",
      "mem_inp_in": "0xfffffff9",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff9",
      "mem_wgt_in": "0xfffffff9"
    },
    {
      "instr No.": 2626,
      "instr_in": "0x00",
      "mem_addr": 2626,
      "mem_bias_in": "0xfffffff9",
      "mem_inp_in": "0xfffffff9",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff9",
      "mem_wgt_in": "0xfffffff9"
    },
    {
      "instr No.": 2627,
      "instr_in": "0x00",
      "mem_addr": 2627,
      "mem_bias_in": "0x00000008",
      "mem_inp_in": "0x00000008",
      "mem_mode": 3,
      "mem_uop_in": "0x00000008",
      "mem_wgt_in": "0x00000008"
    },
    {
      "instr No.": 2628,
      "instr_in": "0x00",
      "mem_addr": 2628,
      "mem_bias_in": "0xfffffffa",
      "mem_inp_in": "0xfffffffa",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffffa",
      "mem_wgt_in": "0xfffffffa"
    },
    {
      "instr No.": 2629,
      "instr_in": "0x00",
      "mem_addr": 2629,
      "mem_bias_in": "0x0000001e",
      "mem_inp_in": "0x0000001e",
      "mem_mode": 3,
      "mem_uop_in": "0x0000001e",
      "mem_wgt_in": "0x0000001e"
    },
    {
      "instr No.": 2630,
      "instr_in": "0x00",
      "mem_addr": 2630,
      "mem_bias_in": "0xffffffe8",
      "mem_inp_in": "0xffffffe8",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe8",
      "mem_wgt_in": "0xffffffe8"
    },
    {
      "instr No.": 2631,
      "instr_in": "0x00",
      "mem_addr": 2631,
      "mem_bias_in": "0x00000008",
      "mem_inp_in": "0x00000008",
      "mem_mode": 3,
      "mem_uop_in": "0x00000008",
      "mem_wgt_in": "0x00000008"
    },
    {
      "instr No.": 2632,
      "instr_in": "0x00",
      "mem_addr": 2632,
      "mem_bias_in": "0xfffffff7",
      "mem_inp_in": "0xfffffff7",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff7",
      "mem_wgt_in": "0xfffffff7"
    },
    {
      "instr No.": 2633,
      "instr_in": "0x00",
      "mem_addr": 2633,
      "mem_bias_in": "0x0000001b",
      "mem_inp_in": "0x0000001b",
      "mem_mode": 3,
      "mem_uop_in": "0x0000001b",
      "mem_wgt_in": "0x0000001b"
    },
    {
      "instr No.": 2634,
      "instr_in": "0x00",
      "mem_addr": 2634,
      "mem_bias_in": "0xffffffe3",
      "mem_inp_in": "0xffffffe3",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe3",
      "mem_wgt_in": "0xffffffe3"
    },
    {
      "instr No.": 2635,
      "instr_in": "0x00",
      "mem_addr": 2635,
      "mem_bias_in": "0xffffffeb",
      "mem_inp_in": "0xffffffeb",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffeb",
      "mem_wgt_in": "0xffffffeb"
    },
    {
      "instr No.": 2636,
      "instr_in": "0x00",
      "mem_addr": 2636,
      "mem_bias_in": "0x00000017",
      "mem_inp_in": "0x00000017",
      "mem_mode": 3,
      "mem_uop_in": "0x00000017",
      "mem_wgt_in": "0x00000017"
    },
    {
      "instr No.": 2637,
      "instr_in": "0x00",
      "mem_addr": 2637,
      "mem_bias_in": "0xffffffe9",
      "mem_inp_in": "0xffffffe9",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe9",
      "mem_wgt_in": "0xffffffe9"
    },
    {
      "instr No.": 2638,
      "instr_in": "0x00",
      "mem_addr": 2638,
      "mem_bias_in": "0x00000013",
      "mem_inp_in": "0x00000013",
      "mem_mode": 3,
      "mem_uop_in": "0x00000013",
      "mem_wgt_in": "0x00000013"
    },
    {
      "instr No.": 2639,
      "instr_in": "0x00",
      "mem_addr": 2639,
      "mem_bias_in": "0x00000011",
      "mem_inp_in": "0x00000011",
      "mem_mode": 3,
      "mem_uop_in": "0x00000011",
      "mem_wgt_in": "0x00000011"
    },
    {
      "instr No.": 2640,
      "instr_in": "0x00",
      "mem_addr": 2640,
      "mem_bias_in": "0x0000001d",
      "mem_inp_in": "0x0000001d",
      "mem_mode": 3,
      "mem_uop_in": "0x0000001d",
      "mem_wgt_in": "0x0000001d"
    },
    {
      "instr No.": 2641,
      "instr_in": "0x00",
      "mem_addr": 2641,
      "mem_bias_in": "0x00000002",
      "mem_inp_in": "0x00000002",
      "mem_mode": 3,
      "mem_uop_in": "0x00000002",
      "mem_wgt_in": "0x00000002"
    },
    {
      "instr No.": 2642,
      "instr_in": "0x00",
      "mem_addr": 2642,
      "mem_bias_in": "0xfffffffd",
      "mem_inp_in": "0xfffffffd",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffffd",
      "mem_wgt_in": "0xfffffffd"
    },
    {
      "instr No.": 2643,
      "instr_in": "0x00",
      "mem_addr": 2643,
      "mem_bias_in": "0xfffffff9",
      "mem_inp_in": "0xfffffff9",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff9",
      "mem_wgt_in": "0xfffffff9"
    },
    {
      "instr No.": 2644,
      "instr_in": "0x00",
      "mem_addr": 2644,
      "mem_bias_in": "0x0000000d",
      "mem_inp_in": "0x0000000d",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000d",
      "mem_wgt_in": "0x0000000d"
    },
    {
      "instr No.": 2645,
      "instr_in": "0x00",
      "mem_addr": 2645,
      "mem_bias_in": "0x0000000a",
      "mem_inp_in": "0x0000000a",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000a",
      "mem_wgt_in": "0x0000000a"
    },
    {
      "instr No.": 2646,
      "instr_in": "0x00",
      "mem_addr": 2646,
      "mem_bias_in": "0xfffffff3",
      "mem_inp_in": "0xfffffff3",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff3",
      "mem_wgt_in": "0xfffffff3"
    },
    {
      "instr No.": 2647,
      "instr_in": "0x00",
      "mem_addr": 2647,
      "mem_bias_in": "0x00000006",
      "mem_inp_in": "0x00000006",
      "mem_mode": 3,
      "mem_uop_in": "0x00000006",
      "mem_wgt_in": "0x00000006"
    },
    {
      "instr No.": 2648,
      "instr_in": "0x00",
      "mem_addr": 2648,
      "mem_bias_in": "0xfffffff8",
      "mem_inp_in": "0xfffffff8",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff8",
      "mem_wgt_in": "0xfffffff8"
    },
    {
      "instr No.": 2649,
      "instr_in": "0x00",
      "mem_addr": 2649,
      "mem_bias_in": "0xfffffff3",
      "mem_inp_in": "0xfffffff3",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff3",
      "mem_wgt_in": "0xfffffff3"
    },
    {
      "instr No.": 2650,
      "instr_in": "0x00",
      "mem_addr": 2650,
      "mem_bias_in": "0x00000010",
      "mem_inp_in": "0x00000010",
      "mem_mode": 3,
      "mem_uop_in": "0x00000010",
      "mem_wgt_in": "0x00000010"
    },
    {
      "instr No.": 2651,
      "instr_in": "0x00",
      "mem_addr": 2651,
      "mem_bias_in": "0x00000001",
      "mem_inp_in": "0x00000001",
      "mem_mode": 3,
      "mem_uop_in": "0x00000001",
      "mem_wgt_in": "0x00000001"
    },
    {
      "instr No.": 2652,
      "instr_in": "0x00",
      "mem_addr": 2652,
      "mem_bias_in": "0x00000019",
      "mem_inp_in": "0x00000019",
      "mem_mode": 3,
      "mem_uop_in": "0x00000019",
      "mem_wgt_in": "0x00000019"
    },
    {
      "instr No.": 2653,
      "instr_in": "0x00",
      "mem_addr": 2653,
      "mem_bias_in": "0x0000001f",
      "mem_inp_in": "0x0000001f",
      "mem_mode": 3,
      "mem_uop_in": "0x0000001f",
      "mem_wgt_in": "0x0000001f"
    },
    {
      "instr No.": 2654,
      "instr_in": "0x00",
      "mem_addr": 2654,
      "mem_bias_in": "0xffffffe1",
      "mem_inp_in": "0xffffffe1",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe1",
      "mem_wgt_in": "0xffffffe1"
    },
    {
      "instr No.": 2655,
      "instr_in": "0x00",
      "mem_addr": 2655,
      "mem_bias_in": "0x0000001d",
      "mem_inp_in": "0x0000001d",
      "mem_mode": 3,
      "mem_uop_in": "0x0000001d",
      "mem_wgt_in": "0x0000001d"
    },
    {
      "instr No.": 2656,
      "instr_in": "0x00",
      "mem_addr": 2656,
      "mem_bias_in": "0xffffffe2",
      "mem_inp_in": "0xffffffe2",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe2",
      "mem_wgt_in": "0xffffffe2"
    },
    {
      "instr No.": 2657,
      "instr_in": "0x00",
      "mem_addr": 2657,
      "mem_bias_in": "0x00000003",
      "mem_inp_in": "0x00000003",
      "mem_mode": 3,
      "mem_uop_in": "0x00000003",
      "mem_wgt_in": "0x00000003"
    },
    {
      "instr No.": 2658,
      "instr_in": "0x00",
      "mem_addr": 2658,
      "mem_bias_in": "0xffffffe2",
      "mem_inp_in": "0xffffffe2",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe2",
      "mem_wgt_in": "0xffffffe2"
    },
    {
      "instr No.": 2659,
      "instr_in": "0x00",
      "mem_addr": 2659,
      "mem_bias_in": "0xfffffffd",
      "mem_inp_in": "0xfffffffd",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffffd",
      "mem_wgt_in": "0xfffffffd"
    },
    {
      "instr No.": 2660,
      "instr_in": "0x00",
      "mem_addr": 2660,
      "mem_bias_in": "0x00000014",
      "mem_inp_in": "0x00000014",
      "mem_mode": 3,
      "mem_uop_in": "0x00000014",
      "mem_wgt_in": "0x00000014"
    },
    {
      "instr No.": 2661,
      "instr_in": "0x00",
      "mem_addr": 2661,
      "mem_bias_in": "0x00000010",
      "mem_inp_in": "0x00000010",
      "mem_mode": 3,
      "mem_uop_in": "0x00000010",
      "mem_wgt_in": "0x00000010"
    },
    {
      "instr No.": 2662,
      "instr_in": "0x00",
      "mem_addr": 2662,
      "mem_bias_in": "0xffffffee",
      "mem_inp_in": "0xffffffee",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffee",
      "mem_wgt_in": "0xffffffee"
    },
    {
      "instr No.": 2663,
      "instr_in": "0x00",
      "mem_addr": 2663,
      "mem_bias_in": "0xfffffff6",
      "mem_inp_in": "0xfffffff6",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff6",
      "mem_wgt_in": "0xfffffff6"
    },
    {
      "instr No.": 2664,
      "instr_in": "0x00",
      "mem_addr": 2664,
      "mem_bias_in": "0x00000012",
      "mem_inp_in": "0x00000012",
      "mem_mode": 3,
      "mem_uop_in": "0x00000012",
      "mem_wgt_in": "0x00000012"
    },
    {
      "instr No.": 2665,
      "instr_in": "0x00",
      "mem_addr": 2665,
      "mem_bias_in": "0x00000010",
      "mem_inp_in": "0x00000010",
      "mem_mode": 3,
      "mem_uop_in": "0x00000010",
      "mem_wgt_in": "0x00000010"
    },
    {
      "instr No.": 2666,
      "instr_in": "0x00",
      "mem_addr": 2666,
      "mem_bias_in": "0xfffffff4",
      "mem_inp_in": "0xfffffff4",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff4",
      "mem_wgt_in": "0xfffffff4"
    },
    {
      "instr No.": 2667,
      "instr_in": "0x00",
      "mem_addr": 2667,
      "mem_bias_in": "0x00000013",
      "mem_inp_in": "0x00000013",
      "mem_mode": 3,
      "mem_uop_in": "0x00000013",
      "mem_wgt_in": "0x00000013"
    },
    {
      "instr No.": 2668,
      "instr_in": "0x00",
      "mem_addr": 2668,
      "mem_bias_in": "0xfffffff3",
      "mem_inp_in": "0xfffffff3",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff3",
      "mem_wgt_in": "0xfffffff3"
    },
    {
      "instr No.": 2669,
      "instr_in": "0x00",
      "mem_addr": 2669,
      "mem_bias_in": "0x00000012",
      "mem_inp_in": "0x00000012",
      "mem_mode": 3,
      "mem_uop_in": "0x00000012",
      "mem_wgt_in": "0x00000012"
    },
    {
      "instr No.": 2670,
      "instr_in": "0x00",
      "mem_addr": 2670,
      "mem_bias_in": "0xffffffeb",
      "mem_inp_in": "0xffffffeb",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffeb",
      "mem_wgt_in": "0xffffffeb"
    },
    {
      "instr No.": 2671,
      "instr_in": "0x00",
      "mem_addr": 2671,
      "mem_bias_in": "0x0000001c",
      "mem_inp_in": "0x0000001c",
      "mem_mode": 3,
      "mem_uop_in": "0x0000001c",
      "mem_wgt_in": "0x0000001c"
    },
    {
      "instr No.": 2672,
      "instr_in": "0x00",
      "mem_addr": 2672,
      "mem_bias_in": "0x0000001a",
      "mem_inp_in": "0x0000001a",
      "mem_mode": 3,
      "mem_uop_in": "0x0000001a",
      "mem_wgt_in": "0x0000001a"
    },
    {
      "instr No.": 2673,
      "instr_in": "0x00",
      "mem_addr": 2673,
      "mem_bias_in": "0x00000006",
      "mem_inp_in": "0x00000006",
      "mem_mode": 3,
      "mem_uop_in": "0x00000006",
      "mem_wgt_in": "0x00000006"
    },
    {
      "instr No.": 2674,
      "instr_in": "0x00",
      "mem_addr": 2674,
      "mem_bias_in": "0x00000005",
      "mem_inp_in": "0x00000005",
      "mem_mode": 3,
      "mem_uop_in": "0x00000005",
      "mem_wgt_in": "0x00000005"
    },
    {
      "instr No.": 2675,
      "instr_in": "0x00",
      "mem_addr": 2675,
      "mem_bias_in": "0x00000015",
      "mem_inp_in": "0x00000015",
      "mem_mode": 3,
      "mem_uop_in": "0x00000015",
      "mem_wgt_in": "0x00000015"
    },
    {
      "instr No.": 2676,
      "instr_in": "0x00",
      "mem_addr": 2676,
      "mem_bias_in": "0x00000006",
      "mem_inp_in": "0x00000006",
      "mem_mode": 3,
      "mem_uop_in": "0x00000006",
      "mem_wgt_in": "0x00000006"
    },
    {
      "instr No.": 2677,
      "instr_in": "0x00",
      "mem_addr": 2677,
      "mem_bias_in": "0xffffffe7",
      "mem_inp_in": "0xffffffe7",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe7",
      "mem_wgt_in": "0xffffffe7"
    },
    {
      "instr No.": 2678,
      "instr_in": "0x00",
      "mem_addr": 2678,
      "mem_bias_in": "0xffffffe4",
      "mem_inp_in": "0xffffffe4",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe4",
      "mem_wgt_in": "0xffffffe4"
    },
    {
      "instr No.": 2679,
      "instr_in": "0x00",
      "mem_addr": 2679,
      "mem_bias_in": "0x00000008",
      "mem_inp_in": "0x00000008",
      "mem_mode": 3,
      "mem_uop_in": "0x00000008",
      "mem_wgt_in": "0x00000008"
    },
    {
      "instr No.": 2680,
      "instr_in": "0x00",
      "mem_addr": 2680,
      "mem_bias_in": "0xffffffe8",
      "mem_inp_in": "0xffffffe8",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe8",
      "mem_wgt_in": "0xffffffe8"
    },
    {
      "instr No.": 2681,
      "instr_in": "0x00",
      "mem_addr": 2681,
      "mem_bias_in": "0x0000001c",
      "mem_inp_in": "0x0000001c",
      "mem_mode": 3,
      "mem_uop_in": "0x0000001c",
      "mem_wgt_in": "0x0000001c"
    },
    {
      "instr No.": 2682,
      "instr_in": "0x00",
      "mem_addr": 2682,
      "mem_bias_in": "0x0000000e",
      "mem_inp_in": "0x0000000e",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000e",
      "mem_wgt_in": "0x0000000e"
    },
    {
      "instr No.": 2683,
      "instr_in": "0x00",
      "mem_addr": 2683,
      "mem_bias_in": "0x00000002",
      "mem_inp_in": "0x00000002",
      "mem_mode": 3,
      "mem_uop_in": "0x00000002",
      "mem_wgt_in": "0x00000002"
    },
    {
      "instr No.": 2684,
      "instr_in": "0x00",
      "mem_addr": 2684,
      "mem_bias_in": "0xfffffff9",
      "mem_inp_in": "0xfffffff9",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff9",
      "mem_wgt_in": "0xfffffff9"
    },
    {
      "instr No.": 2685,
      "instr_in": "0x00",
      "mem_addr": 2685,
      "mem_bias_in": "0x0000001c",
      "mem_inp_in": "0x0000001c",
      "mem_mode": 3,
      "mem_uop_in": "0x0000001c",
      "mem_wgt_in": "0x0000001c"
    },
    {
      "instr No.": 2686,
      "instr_in": "0x00",
      "mem_addr": 2686,
      "mem_bias_in": "0xffffffe1",
      "mem_inp_in": "0xffffffe1",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe1",
      "mem_wgt_in": "0xffffffe1"
    },
    {
      "instr No.": 2687,
      "instr_in": "0x00",
      "mem_addr": 2687,
      "mem_bias_in": "0x0000001e",
      "mem_inp_in": "0x0000001e",
      "mem_mode": 3,
      "mem_uop_in": "0x0000001e",
      "mem_wgt_in": "0x0000001e"
    },
    {
      "instr No.": 2688,
      "instr_in": "0x00",
      "mem_addr": 2688,
      "mem_bias_in": "0x00000009",
      "mem_inp_in": "0x00000009",
      "mem_mode": 3,
      "mem_uop_in": "0x00000009",
      "mem_wgt_in": "0x00000009"
    },
    {
      "instr No.": 2689,
      "instr_in": "0x00",
      "mem_addr": 2689,
      "mem_bias_in": "0x00000014",
      "mem_inp_in": "0x00000014",
      "mem_mode": 3,
      "mem_uop_in": "0x00000014",
      "mem_wgt_in": "0x00000014"
    },
    {
      "instr No.": 2690,
      "instr_in": "0x00",
      "mem_addr": 2690,
      "mem_bias_in": "0x00000005",
      "mem_inp_in": "0x00000005",
      "mem_mode": 3,
      "mem_uop_in": "0x00000005",
      "mem_wgt_in": "0x00000005"
    },
    {
      "instr No.": 2691,
      "instr_in": "0x00",
      "mem_addr": 2691,
      "mem_bias_in": "0x00000003",
      "mem_inp_in": "0x00000003",
      "mem_mode": 3,
      "mem_uop_in": "0x00000003",
      "mem_wgt_in": "0x00000003"
    },
    {
      "instr No.": 2692,
      "instr_in": "0x00",
      "mem_addr": 2692,
      "mem_bias_in": "0x00000016",
      "mem_inp_in": "0x00000016",
      "mem_mode": 3,
      "mem_uop_in": "0x00000016",
      "mem_wgt_in": "0x00000016"
    },
    {
      "instr No.": 2693,
      "instr_in": "0x00",
      "mem_addr": 2693,
      "mem_bias_in": "0x00000009",
      "mem_inp_in": "0x00000009",
      "mem_mode": 3,
      "mem_uop_in": "0x00000009",
      "mem_wgt_in": "0x00000009"
    },
    {
      "instr No.": 2694,
      "instr_in": "0x00",
      "mem_addr": 2694,
      "mem_bias_in": "0xffffffe4",
      "mem_inp_in": "0xffffffe4",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe4",
      "mem_wgt_in": "0xffffffe4"
    },
    {
      "instr No.": 2695,
      "instr_in": "0x00",
      "mem_addr": 2695,
      "mem_bias_in": "0xffffffed",
      "mem_inp_in": "0xffffffed",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffed",
      "mem_wgt_in": "0xffffffed"
    },
    {
      "instr No.": 2696,
      "instr_in": "0x00",
      "mem_addr": 2696,
      "mem_bias_in": "0xffffffe1",
      "mem_inp_in": "0xffffffe1",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe1",
      "mem_wgt_in": "0xffffffe1"
    },
    {
      "instr No.": 2697,
      "instr_in": "0x00",
      "mem_addr": 2697,
      "mem_bias_in": "0xfffffffe",
      "mem_inp_in": "0xfffffffe",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffffe",
      "mem_wgt_in": "0xfffffffe"
    },
    {
      "instr No.": 2698,
      "instr_in": "0x00",
      "mem_addr": 2698,
      "mem_bias_in": "0x0000001a",
      "mem_inp_in": "0x0000001a",
      "mem_mode": 3,
      "mem_uop_in": "0x0000001a",
      "mem_wgt_in": "0x0000001a"
    },
    {
      "instr No.": 2699,
      "instr_in": "0x00",
      "mem_addr": 2699,
      "mem_bias_in": "0xffffffef",
      "mem_inp_in": "0xffffffef",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffef",
      "mem_wgt_in": "0xffffffef"
    },
    {
      "instr No.": 2700,
      "instr_in": "0x00",
      "mem_addr": 2700,
      "mem_bias_in": "0x00000000",
      "mem_inp_in": "0x00000000",
      "mem_mode": 3,
      "mem_uop_in": "0x00000000",
      "mem_wgt_in": "0x00000000"
    },
    {
      "instr No.": 2701,
      "instr_in": "0x00",
      "mem_addr": 2701,
      "mem_bias_in": "0x00000015",
      "mem_inp_in": "0x00000015",
      "mem_mode": 3,
      "mem_uop_in": "0x00000015",
      "mem_wgt_in": "0x00000015"
    },
    {
      "instr No.": 2702,
      "instr_in": "0x00",
      "mem_addr": 2702,
      "mem_bias_in": "0xffffffed",
      "mem_inp_in": "0xffffffed",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffed",
      "mem_wgt_in": "0xffffffed"
    },
    {
      "instr No.": 2703,
      "instr_in": "0x00",
      "mem_addr": 2703,
      "mem_bias_in": "0xfffffff3",
      "mem_inp_in": "0xfffffff3",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff3",
      "mem_wgt_in": "0xfffffff3"
    },
    {
      "instr No.": 2704,
      "instr_in": "0x00",
      "mem_addr": 2704,
      "mem_bias_in": "0xfffffff4",
      "mem_inp_in": "0xfffffff4",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff4",
      "mem_wgt_in": "0xfffffff4"
    },
    {
      "instr No.": 2705,
      "instr_in": "0x00",
      "mem_addr": 2705,
      "mem_bias_in": "0xfffffff5",
      "mem_inp_in": "0xfffffff5",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff5",
      "mem_wgt_in": "0xfffffff5"
    },
    {
      "instr No.": 2706,
      "instr_in": "0x00",
      "mem_addr": 2706,
      "mem_bias_in": "0xfffffffd",
      "mem_inp_in": "0xfffffffd",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffffd",
      "mem_wgt_in": "0xfffffffd"
    },
    {
      "instr No.": 2707,
      "instr_in": "0x00",
      "mem_addr": 2707,
      "mem_bias_in": "0x00000007",
      "mem_inp_in": "0x00000007",
      "mem_mode": 3,
      "mem_uop_in": "0x00000007",
      "mem_wgt_in": "0x00000007"
    },
    {
      "instr No.": 2708,
      "instr_in": "0x00",
      "mem_addr": 2708,
      "mem_bias_in": "0xfffffffa",
      "mem_inp_in": "0xfffffffa",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffffa",
      "mem_wgt_in": "0xfffffffa"
    },
    {
      "instr No.": 2709,
      "instr_in": "0x00",
      "mem_addr": 2709,
      "mem_bias_in": "0xffffffef",
      "mem_inp_in": "0xffffffef",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffef",
      "mem_wgt_in": "0xffffffef"
    },
    {
      "instr No.": 2710,
      "instr_in": "0x00",
      "mem_addr": 2710,
      "mem_bias_in": "0xfffffff9",
      "mem_inp_in": "0xfffffff9",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff9",
      "mem_wgt_in": "0xfffffff9"
    },
    {
      "instr No.": 2711,
      "instr_in": "0x00",
      "mem_addr": 2711,
      "mem_bias_in": "0x00000017",
      "mem_inp_in": "0x00000017",
      "mem_mode": 3,
      "mem_uop_in": "0x00000017",
      "mem_wgt_in": "0x00000017"
    },
    {
      "instr No.": 2712,
      "instr_in": "0x00",
      "mem_addr": 2712,
      "mem_bias_in": "0xffffffe0",
      "mem_inp_in": "0xffffffe0",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe0",
      "mem_wgt_in": "0xffffffe0"
    },
    {
      "instr No.": 2713,
      "instr_in": "0x00",
      "mem_addr": 2713,
      "mem_bias_in": "0xffffffe1",
      "mem_inp_in": "0xffffffe1",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe1",
      "mem_wgt_in": "0xffffffe1"
    },
    {
      "instr No.": 2714,
      "instr_in": "0x00",
      "mem_addr": 2714,
      "mem_bias_in": "0x00000016",
      "mem_inp_in": "0x00000016",
      "mem_mode": 3,
      "mem_uop_in": "0x00000016",
      "mem_wgt_in": "0x00000016"
    },
    {
      "instr No.": 2715,
      "instr_in": "0x00",
      "mem_addr": 2715,
      "mem_bias_in": "0xfffffffa",
      "mem_inp_in": "0xfffffffa",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffffa",
      "mem_wgt_in": "0xfffffffa"
    },
    {
      "instr No.": 2716,
      "instr_in": "0x00",
      "mem_addr": 2716,
      "mem_bias_in": "0x0000001e",
      "mem_inp_in": "0x0000001e",
      "mem_mode": 3,
      "mem_uop_in": "0x0000001e",
      "mem_wgt_in": "0x0000001e"
    },
    {
      "instr No.": 2717,
      "instr_in": "0x00",
      "mem_addr": 2717,
      "mem_bias_in": "0x00000016",
      "mem_inp_in": "0x00000016",
      "mem_mode": 3,
      "mem_uop_in": "0x00000016",
      "mem_wgt_in": "0x00000016"
    },
    {
      "instr No.": 2718,
      "instr_in": "0x00",
      "mem_addr": 2718,
      "mem_bias_in": "0xfffffffe",
      "mem_inp_in": "0xfffffffe",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffffe",
      "mem_wgt_in": "0xfffffffe"
    },
    {
      "instr No.": 2719,
      "instr_in": "0x00",
      "mem_addr": 2719,
      "mem_bias_in": "0xffffffee",
      "mem_inp_in": "0xffffffee",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffee",
      "mem_wgt_in": "0xffffffee"
    },
    {
      "instr No.": 2720,
      "instr_in": "0x00",
      "mem_addr": 2720,
      "mem_bias_in": "0xffffffe1",
      "mem_inp_in": "0xffffffe1",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe1",
      "mem_wgt_in": "0xffffffe1"
    },
    {
      "instr No.": 2721,
      "instr_in": "0x00",
      "mem_addr": 2721,
      "mem_bias_in": "0xfffffff3",
      "mem_inp_in": "0xfffffff3",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff3",
      "mem_wgt_in": "0xfffffff3"
    },
    {
      "instr No.": 2722,
      "instr_in": "0x00",
      "mem_addr": 2722,
      "mem_bias_in": "0x0000000a",
      "mem_inp_in": "0x0000000a",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000a",
      "mem_wgt_in": "0x0000000a"
    },
    {
      "instr No.": 2723,
      "instr_in": "0x00",
      "mem_addr": 2723,
      "mem_bias_in": "0xffffffe2",
      "mem_inp_in": "0xffffffe2",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe2",
      "mem_wgt_in": "0xffffffe2"
    },
    {
      "instr No.": 2724,
      "instr_in": "0x00",
      "mem_addr": 2724,
      "mem_bias_in": "0xffffffe6",
      "mem_inp_in": "0xffffffe6",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe6",
      "mem_wgt_in": "0xffffffe6"
    },
    {
      "instr No.": 2725,
      "instr_in": "0x00",
      "mem_addr": 2725,
      "mem_bias_in": "0x00000013",
      "mem_inp_in": "0x00000013",
      "mem_mode": 3,
      "mem_uop_in": "0x00000013",
      "mem_wgt_in": "0x00000013"
    },
    {
      "instr No.": 2726,
      "instr_in": "0x00",
      "mem_addr": 2726,
      "mem_bias_in": "0xfffffff1",
      "mem_inp_in": "0xfffffff1",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff1",
      "mem_wgt_in": "0xfffffff1"
    },
    {
      "instr No.": 2727,
      "instr_in": "0x00",
      "mem_addr": 2727,
      "mem_bias_in": "0xfffffff7",
      "mem_inp_in": "0xfffffff7",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff7",
      "mem_wgt_in": "0xfffffff7"
    },
    {
      "instr No.": 2728,
      "instr_in": "0x00",
      "mem_addr": 2728,
      "mem_bias_in": "0x0000000c",
      "mem_inp_in": "0x0000000c",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000c",
      "mem_wgt_in": "0x0000000c"
    },
    {
      "instr No.": 2729,
      "instr_in": "0x00",
      "mem_addr": 2729,
      "mem_bias_in": "0xffffffec",
      "mem_inp_in": "0xffffffec",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffec",
      "mem_wgt_in": "0xffffffec"
    },
    {
      "instr No.": 2730,
      "instr_in": "0x00",
      "mem_addr": 2730,
      "mem_bias_in": "0xfffffffd",
      "mem_inp_in": "0xfffffffd",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffffd",
      "mem_wgt_in": "0xfffffffd"
    },
    {
      "instr No.": 2731,
      "instr_in": "0x00",
      "mem_addr": 2731,
      "mem_bias_in": "0x00000005",
      "mem_inp_in": "0x00000005",
      "mem_mode": 3,
      "mem_uop_in": "0x00000005",
      "mem_wgt_in": "0x00000005"
    },
    {
      "instr No.": 2732,
      "instr_in": "0x00",
      "mem_addr": 2732,
      "mem_bias_in": "0xffffffe7",
      "mem_inp_in": "0xffffffe7",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe7",
      "mem_wgt_in": "0xffffffe7"
    },
    {
      "instr No.": 2733,
      "instr_in": "0x00",
      "mem_addr": 2733,
      "mem_bias_in": "0xfffffff9",
      "mem_inp_in": "0xfffffff9",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff9",
      "mem_wgt_in": "0xfffffff9"
    },
    {
      "instr No.": 2734,
      "instr_in": "0x00",
      "mem_addr": 2734,
      "mem_bias_in": "0x00000001",
      "mem_inp_in": "0x00000001",
      "mem_mode": 3,
      "mem_uop_in": "0x00000001",
      "mem_wgt_in": "0x00000001"
    },
    {
      "instr No.": 2735,
      "instr_in": "0x00",
      "mem_addr": 2735,
      "mem_bias_in": "0x0000001f",
      "mem_inp_in": "0x0000001f",
      "mem_mode": 3,
      "mem_uop_in": "0x0000001f",
      "mem_wgt_in": "0x0000001f"
    },
    {
      "instr No.": 2736,
      "instr_in": "0x00",
      "mem_addr": 2736,
      "mem_bias_in": "0x00000014",
      "mem_inp_in": "0x00000014",
      "mem_mode": 3,
      "mem_uop_in": "0x00000014",
      "mem_wgt_in": "0x00000014"
    },
    {
      "instr No.": 2737,
      "instr_in": "0x00",
      "mem_addr": 2737,
      "mem_bias_in": "0x00000017",
      "mem_inp_in": "0x00000017",
      "mem_mode": 3,
      "mem_uop_in": "0x00000017",
      "mem_wgt_in": "0x00000017"
    },
    {
      "instr No.": 2738,
      "instr_in": "0x00",
      "mem_addr": 2738,
      "mem_bias_in": "0x0000000b",
      "mem_inp_in": "0x0000000b",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000b",
      "mem_wgt_in": "0x0000000b"
    },
    {
      "instr No.": 2739,
      "instr_in": "0x00",
      "mem_addr": 2739,
      "mem_bias_in": "0x00000016",
      "mem_inp_in": "0x00000016",
      "mem_mode": 3,
      "mem_uop_in": "0x00000016",
      "mem_wgt_in": "0x00000016"
    },
    {
      "instr No.": 2740,
      "instr_in": "0x00",
      "mem_addr": 2740,
      "mem_bias_in": "0x00000010",
      "mem_inp_in": "0x00000010",
      "mem_mode": 3,
      "mem_uop_in": "0x00000010",
      "mem_wgt_in": "0x00000010"
    },
    {
      "instr No.": 2741,
      "instr_in": "0x00",
      "mem_addr": 2741,
      "mem_bias_in": "0xffffffec",
      "mem_inp_in": "0xffffffec",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffec",
      "mem_wgt_in": "0xffffffec"
    },
    {
      "instr No.": 2742,
      "instr_in": "0x00",
      "mem_addr": 2742,
      "mem_bias_in": "0x00000019",
      "mem_inp_in": "0x00000019",
      "mem_mode": 3,
      "mem_uop_in": "0x00000019",
      "mem_wgt_in": "0x00000019"
    },
    {
      "instr No.": 2743,
      "instr_in": "0x00",
      "mem_addr": 2743,
      "mem_bias_in": "0xfffffffd",
      "mem_inp_in": "0xfffffffd",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffffd",
      "mem_wgt_in": "0xfffffffd"
    },
    {
      "instr No.": 2744,
      "instr_in": "0x00",
      "mem_addr": 2744,
      "mem_bias_in": "0x00000008",
      "mem_inp_in": "0x00000008",
      "mem_mode": 3,
      "mem_uop_in": "0x00000008",
      "mem_wgt_in": "0x00000008"
    },
    {
      "instr No.": 2745,
      "instr_in": "0x00",
      "mem_addr": 2745,
      "mem_bias_in": "0x0000000a",
      "mem_inp_in": "0x0000000a",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000a",
      "mem_wgt_in": "0x0000000a"
    },
    {
      "instr No.": 2746,
      "instr_in": "0x00",
      "mem_addr": 2746,
      "mem_bias_in": "0x0000000d",
      "mem_inp_in": "0x0000000d",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000d",
      "mem_wgt_in": "0x0000000d"
    },
    {
      "instr No.": 2747,
      "instr_in": "0x00",
      "mem_addr": 2747,
      "mem_bias_in": "0xfffffff1",
      "mem_inp_in": "0xfffffff1",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff1",
      "mem_wgt_in": "0xfffffff1"
    },
    {
      "instr No.": 2748,
      "instr_in": "0x00",
      "mem_addr": 2748,
      "mem_bias_in": "0xfffffff0",
      "mem_inp_in": "0xfffffff0",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff0",
      "mem_wgt_in": "0xfffffff0"
    },
    {
      "instr No.": 2749,
      "instr_in": "0x00",
      "mem_addr": 2749,
      "mem_bias_in": "0x00000017",
      "mem_inp_in": "0x00000017",
      "mem_mode": 3,
      "mem_uop_in": "0x00000017",
      "mem_wgt_in": "0x00000017"
    },
    {
      "instr No.": 2750,
      "instr_in": "0x00",
      "mem_addr": 2750,
      "mem_bias_in": "0xffffffe1",
      "mem_inp_in": "0xffffffe1",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe1",
      "mem_wgt_in": "0xffffffe1"
    },
    {
      "instr No.": 2751,
      "instr_in": "0x00",
      "mem_addr": 2751,
      "mem_bias_in": "0x00000017",
      "mem_inp_in": "0x00000017",
      "mem_mode": 3,
      "mem_uop_in": "0x00000017",
      "mem_wgt_in": "0x00000017"
    },
    {
      "instr No.": 2752,
      "instr_in": "0x00",
      "mem_addr": 2752,
      "mem_bias_in": "0x00000013",
      "mem_inp_in": "0x00000013",
      "mem_mode": 3,
      "mem_uop_in": "0x00000013",
      "mem_wgt_in": "0x00000013"
    },
    {
      "instr No.": 2753,
      "instr_in": "0x00",
      "mem_addr": 2753,
      "mem_bias_in": "0xffffffe9",
      "mem_inp_in": "0xffffffe9",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe9",
      "mem_wgt_in": "0xffffffe9"
    },
    {
      "instr No.": 2754,
      "instr_in": "0x00",
      "mem_addr": 2754,
      "mem_bias_in": "0x0000001a",
      "mem_inp_in": "0x0000001a",
      "mem_mode": 3,
      "mem_uop_in": "0x0000001a",
      "mem_wgt_in": "0x0000001a"
    },
    {
      "instr No.": 2755,
      "instr_in": "0x00",
      "mem_addr": 2755,
      "mem_bias_in": "0xffffffe2",
      "mem_inp_in": "0xffffffe2",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe2",
      "mem_wgt_in": "0xffffffe2"
    },
    {
      "instr No.": 2756,
      "instr_in": "0x00",
      "mem_addr": 2756,
      "mem_bias_in": "0xffffffed",
      "mem_inp_in": "0xffffffed",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffed",
      "mem_wgt_in": "0xffffffed"
    },
    {
      "instr No.": 2757,
      "instr_in": "0x00",
      "mem_addr": 2757,
      "mem_bias_in": "0xfffffff4",
      "mem_inp_in": "0xfffffff4",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff4",
      "mem_wgt_in": "0xfffffff4"
    },
    {
      "instr No.": 2758,
      "instr_in": "0x00",
      "mem_addr": 2758,
      "mem_bias_in": "0xfffffffe",
      "mem_inp_in": "0xfffffffe",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffffe",
      "mem_wgt_in": "0xfffffffe"
    },
    {
      "instr No.": 2759,
      "instr_in": "0x00",
      "mem_addr": 2759,
      "mem_bias_in": "0x0000001b",
      "mem_inp_in": "0x0000001b",
      "mem_mode": 3,
      "mem_uop_in": "0x0000001b",
      "mem_wgt_in": "0x0000001b"
    },
    {
      "instr No.": 2760,
      "instr_in": "0x00",
      "mem_addr": 2760,
      "mem_bias_in": "0xfffffffb",
      "mem_inp_in": "0xfffffffb",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffffb",
      "mem_wgt_in": "0xfffffffb"
    },
    {
      "instr No.": 2761,
      "instr_in": "0x00",
      "mem_addr": 2761,
      "mem_bias_in": "0xffffffe3",
      "mem_inp_in": "0xffffffe3",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe3",
      "mem_wgt_in": "0xffffffe3"
    },
    {
      "instr No.": 2762,
      "instr_in": "0x00",
      "mem_addr": 2762,
      "mem_bias_in": "0x00000004",
      "mem_inp_in": "0x00000004",
      "mem_mode": 3,
      "mem_uop_in": "0x00000004",
      "mem_wgt_in": "0x00000004"
    },
    {
      "instr No.": 2763,
      "instr_in": "0x00",
      "mem_addr": 2763,
      "mem_bias_in": "0x0000001f",
      "mem_inp_in": "0x0000001f",
      "mem_mode": 3,
      "mem_uop_in": "0x0000001f",
      "mem_wgt_in": "0x0000001f"
    },
    {
      "instr No.": 2764,
      "instr_in": "0x00",
      "mem_addr": 2764,
      "mem_bias_in": "0x0000000e",
      "mem_inp_in": "0x0000000e",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000e",
      "mem_wgt_in": "0x0000000e"
    },
    {
      "instr No.": 2765,
      "instr_in": "0x00",
      "mem_addr": 2765,
      "mem_bias_in": "0x00000008",
      "mem_inp_in": "0x00000008",
      "mem_mode": 3,
      "mem_uop_in": "0x00000008",
      "mem_wgt_in": "0x00000008"
    },
    {
      "instr No.": 2766,
      "instr_in": "0x00",
      "mem_addr": 2766,
      "mem_bias_in": "0x0000000d",
      "mem_inp_in": "0x0000000d",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000d",
      "mem_wgt_in": "0x0000000d"
    },
    {
      "instr No.": 2767,
      "instr_in": "0x00",
      "mem_addr": 2767,
      "mem_bias_in": "0xffffffe7",
      "mem_inp_in": "0xffffffe7",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe7",
      "mem_wgt_in": "0xffffffe7"
    },
    {
      "instr No.": 2768,
      "instr_in": "0x00",
      "mem_addr": 2768,
      "mem_bias_in": "0xffffffe2",
      "mem_inp_in": "0xffffffe2",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe2",
      "mem_wgt_in": "0xffffffe2"
    },
    {
      "instr No.": 2769,
      "instr_in": "0x00",
      "mem_addr": 2769,
      "mem_bias_in": "0xfffffff3",
      "mem_inp_in": "0xfffffff3",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff3",
      "mem_wgt_in": "0xfffffff3"
    },
    {
      "instr No.": 2770,
      "instr_in": "0x00",
      "mem_addr": 2770,
      "mem_bias_in": "0x00000017",
      "mem_inp_in": "0x00000017",
      "mem_mode": 3,
      "mem_uop_in": "0x00000017",
      "mem_wgt_in": "0x00000017"
    },
    {
      "instr No.": 2771,
      "instr_in": "0x00",
      "mem_addr": 2771,
      "mem_bias_in": "0x00000009",
      "mem_inp_in": "0x00000009",
      "mem_mode": 3,
      "mem_uop_in": "0x00000009",
      "mem_wgt_in": "0x00000009"
    },
    {
      "instr No.": 2772,
      "instr_in": "0x00",
      "mem_addr": 2772,
      "mem_bias_in": "0xfffffff2",
      "mem_inp_in": "0xfffffff2",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff2",
      "mem_wgt_in": "0xfffffff2"
    },
    {
      "instr No.": 2773,
      "instr_in": "0x00",
      "mem_addr": 2773,
      "mem_bias_in": "0xffffffe3",
      "mem_inp_in": "0xffffffe3",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe3",
      "mem_wgt_in": "0xffffffe3"
    },
    {
      "instr No.": 2774,
      "instr_in": "0x00",
      "mem_addr": 2774,
      "mem_bias_in": "0xffffffec",
      "mem_inp_in": "0xffffffec",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffec",
      "mem_wgt_in": "0xffffffec"
    },
    {
      "instr No.": 2775,
      "instr_in": "0x00",
      "mem_addr": 2775,
      "mem_bias_in": "0x00000001",
      "mem_inp_in": "0x00000001",
      "mem_mode": 3,
      "mem_uop_in": "0x00000001",
      "mem_wgt_in": "0x00000001"
    },
    {
      "instr No.": 2776,
      "instr_in": "0x00",
      "mem_addr": 2776,
      "mem_bias_in": "0x00000008",
      "mem_inp_in": "0x00000008",
      "mem_mode": 3,
      "mem_uop_in": "0x00000008",
      "mem_wgt_in": "0x00000008"
    },
    {
      "instr No.": 2777,
      "instr_in": "0x00",
      "mem_addr": 2777,
      "mem_bias_in": "0xffffffe1",
      "mem_inp_in": "0xffffffe1",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe1",
      "mem_wgt_in": "0xffffffe1"
    },
    {
      "instr No.": 2778,
      "instr_in": "0x00",
      "mem_addr": 2778,
      "mem_bias_in": "0x0000001d",
      "mem_inp_in": "0x0000001d",
      "mem_mode": 3,
      "mem_uop_in": "0x0000001d",
      "mem_wgt_in": "0x0000001d"
    },
    {
      "instr No.": 2779,
      "instr_in": "0x00",
      "mem_addr": 2779,
      "mem_bias_in": "0xfffffff0",
      "mem_inp_in": "0xfffffff0",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff0",
      "mem_wgt_in": "0xfffffff0"
    },
    {
      "instr No.": 2780,
      "instr_in": "0x00",
      "mem_addr": 2780,
      "mem_bias_in": "0x00000016",
      "mem_inp_in": "0x00000016",
      "mem_mode": 3,
      "mem_uop_in": "0x00000016",
      "mem_wgt_in": "0x00000016"
    },
    {
      "instr No.": 2781,
      "instr_in": "0x00",
      "mem_addr": 2781,
      "mem_bias_in": "0xffffffe5",
      "mem_inp_in": "0xffffffe5",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe5",
      "mem_wgt_in": "0xffffffe5"
    },
    {
      "instr No.": 2782,
      "instr_in": "0x00",
      "mem_addr": 2782,
      "mem_bias_in": "0xfffffff2",
      "mem_inp_in": "0xfffffff2",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff2",
      "mem_wgt_in": "0xfffffff2"
    },
    {
      "instr No.": 2783,
      "instr_in": "0x00",
      "mem_addr": 2783,
      "mem_bias_in": "0xffffffe0",
      "mem_inp_in": "0xffffffe0",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe0",
      "mem_wgt_in": "0xffffffe0"
    },
    {
      "instr No.": 2784,
      "instr_in": "0x00",
      "mem_addr": 2784,
      "mem_bias_in": "0x00000007",
      "mem_inp_in": "0x00000007",
      "mem_mode": 3,
      "mem_uop_in": "0x00000007",
      "mem_wgt_in": "0x00000007"
    },
    {
      "instr No.": 2785,
      "instr_in": "0x00",
      "mem_addr": 2785,
      "mem_bias_in": "0xfffffffe",
      "mem_inp_in": "0xfffffffe",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffffe",
      "mem_wgt_in": "0xfffffffe"
    },
    {
      "instr No.": 2786,
      "instr_in": "0x00",
      "mem_addr": 2786,
      "mem_bias_in": "0x0000001d",
      "mem_inp_in": "0x0000001d",
      "mem_mode": 3,
      "mem_uop_in": "0x0000001d",
      "mem_wgt_in": "0x0000001d"
    },
    {
      "instr No.": 2787,
      "instr_in": "0x00",
      "mem_addr": 2787,
      "mem_bias_in": "0x0000000c",
      "mem_inp_in": "0x0000000c",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000c",
      "mem_wgt_in": "0x0000000c"
    },
    {
      "instr No.": 2788,
      "instr_in": "0x00",
      "mem_addr": 2788,
      "mem_bias_in": "0x00000013",
      "mem_inp_in": "0x00000013",
      "mem_mode": 3,
      "mem_uop_in": "0x00000013",
      "mem_wgt_in": "0x00000013"
    },
    {
      "instr No.": 2789,
      "instr_in": "0x00",
      "mem_addr": 2789,
      "mem_bias_in": "0xfffffff4",
      "mem_inp_in": "0xfffffff4",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff4",
      "mem_wgt_in": "0xfffffff4"
    },
    {
      "instr No.": 2790,
      "instr_in": "0x00",
      "mem_addr": 2790,
      "mem_bias_in": "0xfffffff2",
      "mem_inp_in": "0xfffffff2",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff2",
      "mem_wgt_in": "0xfffffff2"
    },
    {
      "instr No.": 2791,
      "instr_in": "0x00",
      "mem_addr": 2791,
      "mem_bias_in": "0xffffffe1",
      "mem_inp_in": "0xffffffe1",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe1",
      "mem_wgt_in": "0xffffffe1"
    },
    {
      "instr No.": 2792,
      "instr_in": "0x00",
      "mem_addr": 2792,
      "mem_bias_in": "0x00000016",
      "mem_inp_in": "0x00000016",
      "mem_mode": 3,
      "mem_uop_in": "0x00000016",
      "mem_wgt_in": "0x00000016"
    },
    {
      "instr No.": 2793,
      "instr_in": "0x00",
      "mem_addr": 2793,
      "mem_bias_in": "0xffffffeb",
      "mem_inp_in": "0xffffffeb",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffeb",
      "mem_wgt_in": "0xffffffeb"
    },
    {
      "instr No.": 2794,
      "instr_in": "0x00",
      "mem_addr": 2794,
      "mem_bias_in": "0x00000017",
      "mem_inp_in": "0x00000017",
      "mem_mode": 3,
      "mem_uop_in": "0x00000017",
      "mem_wgt_in": "0x00000017"
    },
    {
      "instr No.": 2795,
      "instr_in": "0x00",
      "mem_addr": 2795,
      "mem_bias_in": "0x00000004",
      "mem_inp_in": "0x00000004",
      "mem_mode": 3,
      "mem_uop_in": "0x00000004",
      "mem_wgt_in": "0x00000004"
    },
    {
      "instr No.": 2796,
      "instr_in": "0x00",
      "mem_addr": 2796,
      "mem_bias_in": "0x0000001e",
      "mem_inp_in": "0x0000001e",
      "mem_mode": 3,
      "mem_uop_in": "0x0000001e",
      "mem_wgt_in": "0x0000001e"
    },
    {
      "instr No.": 2797,
      "instr_in": "0x00",
      "mem_addr": 2797,
      "mem_bias_in": "0x00000007",
      "mem_inp_in": "0x00000007",
      "mem_mode": 3,
      "mem_uop_in": "0x00000007",
      "mem_wgt_in": "0x00000007"
    },
    {
      "instr No.": 2798,
      "instr_in": "0x00",
      "mem_addr": 2798,
      "mem_bias_in": "0xfffffffb",
      "mem_inp_in": "0xfffffffb",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffffb",
      "mem_wgt_in": "0xfffffffb"
    },
    {
      "instr No.": 2799,
      "instr_in": "0x00",
      "mem_addr": 2799,
      "mem_bias_in": "0x00000013",
      "mem_inp_in": "0x00000013",
      "mem_mode": 3,
      "mem_uop_in": "0x00000013",
      "mem_wgt_in": "0x00000013"
    },
    {
      "instr No.": 2800,
      "instr_in": "0x00",
      "mem_addr": 2800,
      "mem_bias_in": "0x00000006",
      "mem_inp_in": "0x00000006",
      "mem_mode": 3,
      "mem_uop_in": "0x00000006",
      "mem_wgt_in": "0x00000006"
    },
    {
      "instr No.": 2801,
      "instr_in": "0x00",
      "mem_addr": 2801,
      "mem_bias_in": "0x00000013",
      "mem_inp_in": "0x00000013",
      "mem_mode": 3,
      "mem_uop_in": "0x00000013",
      "mem_wgt_in": "0x00000013"
    },
    {
      "instr No.": 2802,
      "instr_in": "0x00",
      "mem_addr": 2802,
      "mem_bias_in": "0x00000009",
      "mem_inp_in": "0x00000009",
      "mem_mode": 3,
      "mem_uop_in": "0x00000009",
      "mem_wgt_in": "0x00000009"
    },
    {
      "instr No.": 2803,
      "instr_in": "0x00",
      "mem_addr": 2803,
      "mem_bias_in": "0xffffffea",
      "mem_inp_in": "0xffffffea",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffea",
      "mem_wgt_in": "0xffffffea"
    },
    {
      "instr No.": 2804,
      "instr_in": "0x00",
      "mem_addr": 2804,
      "mem_bias_in": "0x00000007",
      "mem_inp_in": "0x00000007",
      "mem_mode": 3,
      "mem_uop_in": "0x00000007",
      "mem_wgt_in": "0x00000007"
    },
    {
      "instr No.": 2805,
      "instr_in": "0x00",
      "mem_addr": 2805,
      "mem_bias_in": "0x0000001f",
      "mem_inp_in": "0x0000001f",
      "mem_mode": 3,
      "mem_uop_in": "0x0000001f",
      "mem_wgt_in": "0x0000001f"
    },
    {
      "instr No.": 2806,
      "instr_in": "0x00",
      "mem_addr": 2806,
      "mem_bias_in": "0x0000001b",
      "mem_inp_in": "0x0000001b",
      "mem_mode": 3,
      "mem_uop_in": "0x0000001b",
      "mem_wgt_in": "0x0000001b"
    },
    {
      "instr No.": 2807,
      "instr_in": "0x00",
      "mem_addr": 2807,
      "mem_bias_in": "0xffffffec",
      "mem_inp_in": "0xffffffec",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffec",
      "mem_wgt_in": "0xffffffec"
    },
    {
      "instr No.": 2808,
      "instr_in": "0x00",
      "mem_addr": 2808,
      "mem_bias_in": "0x00000008",
      "mem_inp_in": "0x00000008",
      "mem_mode": 3,
      "mem_uop_in": "0x00000008",
      "mem_wgt_in": "0x00000008"
    },
    {
      "instr No.": 2809,
      "instr_in": "0x00",
      "mem_addr": 2809,
      "mem_bias_in": "0xffffffec",
      "mem_inp_in": "0xffffffec",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffec",
      "mem_wgt_in": "0xffffffec"
    },
    {
      "instr No.": 2810,
      "instr_in": "0x00",
      "mem_addr": 2810,
      "mem_bias_in": "0xffffffee",
      "mem_inp_in": "0xffffffee",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffee",
      "mem_wgt_in": "0xffffffee"
    },
    {
      "instr No.": 2811,
      "instr_in": "0x00",
      "mem_addr": 2811,
      "mem_bias_in": "0xfffffffd",
      "mem_inp_in": "0xfffffffd",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffffd",
      "mem_wgt_in": "0xfffffffd"
    },
    {
      "instr No.": 2812,
      "instr_in": "0x00",
      "mem_addr": 2812,
      "mem_bias_in": "0xfffffffa",
      "mem_inp_in": "0xfffffffa",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffffa",
      "mem_wgt_in": "0xfffffffa"
    },
    {
      "instr No.": 2813,
      "instr_in": "0x00",
      "mem_addr": 2813,
      "mem_bias_in": "0x00000008",
      "mem_inp_in": "0x00000008",
      "mem_mode": 3,
      "mem_uop_in": "0x00000008",
      "mem_wgt_in": "0x00000008"
    },
    {
      "instr No.": 2814,
      "instr_in": "0x00",
      "mem_addr": 2814,
      "mem_bias_in": "0x00000017",
      "mem_inp_in": "0x00000017",
      "mem_mode": 3,
      "mem_uop_in": "0x00000017",
      "mem_wgt_in": "0x00000017"
    },
    {
      "instr No.": 2815,
      "instr_in": "0x00",
      "mem_addr": 2815,
      "mem_bias_in": "0x00000011",
      "mem_inp_in": "0x00000011",
      "mem_mode": 3,
      "mem_uop_in": "0x00000011",
      "mem_wgt_in": "0x00000011"
    },
    {
      "instr No.": 2816,
      "instr_in": "0x00",
      "mem_addr": 2816,
      "mem_bias_in": "0xffffffe5",
      "mem_inp_in": "0xffffffe5",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe5",
      "mem_wgt_in": "0xffffffe5"
    },
    {
      "instr No.": 2817,
      "instr_in": "0x00",
      "mem_addr": 2817,
      "mem_bias_in": "0xfffffffa",
      "mem_inp_in": "0xfffffffa",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffffa",
      "mem_wgt_in": "0xfffffffa"
    },
    {
      "instr No.": 2818,
      "instr_in": "0x00",
      "mem_addr": 2818,
      "mem_bias_in": "0xfffffffa",
      "mem_inp_in": "0xfffffffa",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffffa",
      "mem_wgt_in": "0xfffffffa"
    },
    {
      "instr No.": 2819,
      "instr_in": "0x00",
      "mem_addr": 2819,
      "mem_bias_in": "0xffffffe6",
      "mem_inp_in": "0xffffffe6",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe6",
      "mem_wgt_in": "0xffffffe6"
    },
    {
      "instr No.": 2820,
      "instr_in": "0x00",
      "mem_addr": 2820,
      "mem_bias_in": "0x00000000",
      "mem_inp_in": "0x00000000",
      "mem_mode": 3,
      "mem_uop_in": "0x00000000",
      "mem_wgt_in": "0x00000000"
    },
    {
      "instr No.": 2821,
      "instr_in": "0x00",
      "mem_addr": 2821,
      "mem_bias_in": "0x0000001d",
      "mem_inp_in": "0x0000001d",
      "mem_mode": 3,
      "mem_uop_in": "0x0000001d",
      "mem_wgt_in": "0x0000001d"
    },
    {
      "instr No.": 2822,
      "instr_in": "0x00",
      "mem_addr": 2822,
      "mem_bias_in": "0xfffffff5",
      "mem_inp_in": "0xfffffff5",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff5",
      "mem_wgt_in": "0xfffffff5"
    },
    {
      "instr No.": 2823,
      "instr_in": "0x00",
      "mem_addr": 2823,
      "mem_bias_in": "0x00000012",
      "mem_inp_in": "0x00000012",
      "mem_mode": 3,
      "mem_uop_in": "0x00000012",
      "mem_wgt_in": "0x00000012"
    },
    {
      "instr No.": 2824,
      "instr_in": "0x00",
      "mem_addr": 2824,
      "mem_bias_in": "0x00000004",
      "mem_inp_in": "0x00000004",
      "mem_mode": 3,
      "mem_uop_in": "0x00000004",
      "mem_wgt_in": "0x00000004"
    },
    {
      "instr No.": 2825,
      "instr_in": "0x00",
      "mem_addr": 2825,
      "mem_bias_in": "0x0000000c",
      "mem_inp_in": "0x0000000c",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000c",
      "mem_wgt_in": "0x0000000c"
    },
    {
      "instr No.": 2826,
      "instr_in": "0x00",
      "mem_addr": 2826,
      "mem_bias_in": "0x0000001f",
      "mem_inp_in": "0x0000001f",
      "mem_mode": 3,
      "mem_uop_in": "0x0000001f",
      "mem_wgt_in": "0x0000001f"
    },
    {
      "instr No.": 2827,
      "instr_in": "0x00",
      "mem_addr": 2827,
      "mem_bias_in": "0xfffffffc",
      "mem_inp_in": "0xfffffffc",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffffc",
      "mem_wgt_in": "0xfffffffc"
    },
    {
      "instr No.": 2828,
      "instr_in": "0x00",
      "mem_addr": 2828,
      "mem_bias_in": "0xffffffff",
      "mem_inp_in": "0xffffffff",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffff",
      "mem_wgt_in": "0xffffffff"
    },
    {
      "instr No.": 2829,
      "instr_in": "0x00",
      "mem_addr": 2829,
      "mem_bias_in": "0x00000001",
      "mem_inp_in": "0x00000001",
      "mem_mode": 3,
      "mem_uop_in": "0x00000001",
      "mem_wgt_in": "0x00000001"
    },
    {
      "instr No.": 2830,
      "instr_in": "0x00",
      "mem_addr": 2830,
      "mem_bias_in": "0xfffffff3",
      "mem_inp_in": "0xfffffff3",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff3",
      "mem_wgt_in": "0xfffffff3"
    },
    {
      "instr No.": 2831,
      "instr_in": "0x00",
      "mem_addr": 2831,
      "mem_bias_in": "0xffffffeb",
      "mem_inp_in": "0xffffffeb",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffeb",
      "mem_wgt_in": "0xffffffeb"
    },
    {
      "instr No.": 2832,
      "instr_in": "0x00",
      "mem_addr": 2832,
      "mem_bias_in": "0xffffffe8",
      "mem_inp_in": "0xffffffe8",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe8",
      "mem_wgt_in": "0xffffffe8"
    },
    {
      "instr No.": 2833,
      "instr_in": "0x00",
      "mem_addr": 2833,
      "mem_bias_in": "0xfffffffc",
      "mem_inp_in": "0xfffffffc",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffffc",
      "mem_wgt_in": "0xfffffffc"
    },
    {
      "instr No.": 2834,
      "instr_in": "0x00",
      "mem_addr": 2834,
      "mem_bias_in": "0x0000000a",
      "mem_inp_in": "0x0000000a",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000a",
      "mem_wgt_in": "0x0000000a"
    },
    {
      "instr No.": 2835,
      "instr_in": "0x00",
      "mem_addr": 2835,
      "mem_bias_in": "0x00000001",
      "mem_inp_in": "0x00000001",
      "mem_mode": 3,
      "mem_uop_in": "0x00000001",
      "mem_wgt_in": "0x00000001"
    },
    {
      "instr No.": 2836,
      "instr_in": "0x00",
      "mem_addr": 2836,
      "mem_bias_in": "0xfffffff6",
      "mem_inp_in": "0xfffffff6",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff6",
      "mem_wgt_in": "0xfffffff6"
    },
    {
      "instr No.": 2837,
      "instr_in": "0x00",
      "mem_addr": 2837,
      "mem_bias_in": "0xffffffe6",
      "mem_inp_in": "0xffffffe6",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe6",
      "mem_wgt_in": "0xffffffe6"
    },
    {
      "instr No.": 2838,
      "instr_in": "0x00",
      "mem_addr": 2838,
      "mem_bias_in": "0x0000000d",
      "mem_inp_in": "0x0000000d",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000d",
      "mem_wgt_in": "0x0000000d"
    },
    {
      "instr No.": 2839,
      "instr_in": "0x00",
      "mem_addr": 2839,
      "mem_bias_in": "0x00000004",
      "mem_inp_in": "0x00000004",
      "mem_mode": 3,
      "mem_uop_in": "0x00000004",
      "mem_wgt_in": "0x00000004"
    },
    {
      "instr No.": 2840,
      "instr_in": "0x00",
      "mem_addr": 2840,
      "mem_bias_in": "0xfffffff0",
      "mem_inp_in": "0xfffffff0",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff0",
      "mem_wgt_in": "0xfffffff0"
    },
    {
      "instr No.": 2841,
      "instr_in": "0x00",
      "mem_addr": 2841,
      "mem_bias_in": "0xfffffff3",
      "mem_inp_in": "0xfffffff3",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff3",
      "mem_wgt_in": "0xfffffff3"
    },
    {
      "instr No.": 2842,
      "instr_in": "0x00",
      "mem_addr": 2842,
      "mem_bias_in": "0xffffffe7",
      "mem_inp_in": "0xffffffe7",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe7",
      "mem_wgt_in": "0xffffffe7"
    },
    {
      "instr No.": 2843,
      "instr_in": "0x00",
      "mem_addr": 2843,
      "mem_bias_in": "0xffffffe2",
      "mem_inp_in": "0xffffffe2",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe2",
      "mem_wgt_in": "0xffffffe2"
    },
    {
      "instr No.": 2844,
      "instr_in": "0x00",
      "mem_addr": 2844,
      "mem_bias_in": "0x00000002",
      "mem_inp_in": "0x00000002",
      "mem_mode": 3,
      "mem_uop_in": "0x00000002",
      "mem_wgt_in": "0x00000002"
    },
    {
      "instr No.": 2845,
      "instr_in": "0x00",
      "mem_addr": 2845,
      "mem_bias_in": "0x0000000a",
      "mem_inp_in": "0x0000000a",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000a",
      "mem_wgt_in": "0x0000000a"
    },
    {
      "instr No.": 2846,
      "instr_in": "0x00",
      "mem_addr": 2846,
      "mem_bias_in": "0xfffffffb",
      "mem_inp_in": "0xfffffffb",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffffb",
      "mem_wgt_in": "0xfffffffb"
    },
    {
      "instr No.": 2847,
      "instr_in": "0x00",
      "mem_addr": 2847,
      "mem_bias_in": "0xfffffff2",
      "mem_inp_in": "0xfffffff2",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff2",
      "mem_wgt_in": "0xfffffff2"
    },
    {
      "instr No.": 2848,
      "instr_in": "0x00",
      "mem_addr": 2848,
      "mem_bias_in": "0x00000015",
      "mem_inp_in": "0x00000015",
      "mem_mode": 3,
      "mem_uop_in": "0x00000015",
      "mem_wgt_in": "0x00000015"
    },
    {
      "instr No.": 2849,
      "instr_in": "0x00",
      "mem_addr": 2849,
      "mem_bias_in": "0xffffffe4",
      "mem_inp_in": "0xffffffe4",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe4",
      "mem_wgt_in": "0xffffffe4"
    },
    {
      "instr No.": 2850,
      "instr_in": "0x00",
      "mem_addr": 2850,
      "mem_bias_in": "0x00000019",
      "mem_inp_in": "0x00000019",
      "mem_mode": 3,
      "mem_uop_in": "0x00000019",
      "mem_wgt_in": "0x00000019"
    },
    {
      "instr No.": 2851,
      "instr_in": "0x00",
      "mem_addr": 2851,
      "mem_bias_in": "0xfffffffa",
      "mem_inp_in": "0xfffffffa",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffffa",
      "mem_wgt_in": "0xfffffffa"
    },
    {
      "instr No.": 2852,
      "instr_in": "0x00",
      "mem_addr": 2852,
      "mem_bias_in": "0x0000001c",
      "mem_inp_in": "0x0000001c",
      "mem_mode": 3,
      "mem_uop_in": "0x0000001c",
      "mem_wgt_in": "0x0000001c"
    },
    {
      "instr No.": 2853,
      "instr_in": "0x00",
      "mem_addr": 2853,
      "mem_bias_in": "0xfffffff5",
      "mem_inp_in": "0xfffffff5",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff5",
      "mem_wgt_in": "0xfffffff5"
    },
    {
      "instr No.": 2854,
      "instr_in": "0x00",
      "mem_addr": 2854,
      "mem_bias_in": "0xfffffff0",
      "mem_inp_in": "0xfffffff0",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff0",
      "mem_wgt_in": "0xfffffff0"
    },
    {
      "instr No.": 2855,
      "instr_in": "0x00",
      "mem_addr": 2855,
      "mem_bias_in": "0xfffffff4",
      "mem_inp_in": "0xfffffff4",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff4",
      "mem_wgt_in": "0xfffffff4"
    },
    {
      "instr No.": 2856,
      "instr_in": "0x00",
      "mem_addr": 2856,
      "mem_bias_in": "0xffffffef",
      "mem_inp_in": "0xffffffef",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffef",
      "mem_wgt_in": "0xffffffef"
    },
    {
      "instr No.": 2857,
      "instr_in": "0x00",
      "mem_addr": 2857,
      "mem_bias_in": "0x0000000d",
      "mem_inp_in": "0x0000000d",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000d",
      "mem_wgt_in": "0x0000000d"
    },
    {
      "instr No.": 2858,
      "instr_in": "0x00",
      "mem_addr": 2858,
      "mem_bias_in": "0x00000003",
      "mem_inp_in": "0x00000003",
      "mem_mode": 3,
      "mem_uop_in": "0x00000003",
      "mem_wgt_in": "0x00000003"
    },
    {
      "instr No.": 2859,
      "instr_in": "0x00",
      "mem_addr": 2859,
      "mem_bias_in": "0x00000010",
      "mem_inp_in": "0x00000010",
      "mem_mode": 3,
      "mem_uop_in": "0x00000010",
      "mem_wgt_in": "0x00000010"
    },
    {
      "instr No.": 2860,
      "instr_in": "0x00",
      "mem_addr": 2860,
      "mem_bias_in": "0x00000019",
      "mem_inp_in": "0x00000019",
      "mem_mode": 3,
      "mem_uop_in": "0x00000019",
      "mem_wgt_in": "0x00000019"
    },
    {
      "instr No.": 2861,
      "instr_in": "0x00",
      "mem_addr": 2861,
      "mem_bias_in": "0xfffffffc",
      "mem_inp_in": "0xfffffffc",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffffc",
      "mem_wgt_in": "0xfffffffc"
    },
    {
      "instr No.": 2862,
      "instr_in": "0x00",
      "mem_addr": 2862,
      "mem_bias_in": "0x0000001c",
      "mem_inp_in": "0x0000001c",
      "mem_mode": 3,
      "mem_uop_in": "0x0000001c",
      "mem_wgt_in": "0x0000001c"
    },
    {
      "instr No.": 2863,
      "instr_in": "0x00",
      "mem_addr": 2863,
      "mem_bias_in": "0xfffffff7",
      "mem_inp_in": "0xfffffff7",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff7",
      "mem_wgt_in": "0xfffffff7"
    },
    {
      "instr No.": 2864,
      "instr_in": "0x00",
      "mem_addr": 2864,
      "mem_bias_in": "0xfffffff0",
      "mem_inp_in": "0xfffffff0",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff0",
      "mem_wgt_in": "0xfffffff0"
    },
    {
      "instr No.": 2865,
      "instr_in": "0x00",
      "mem_addr": 2865,
      "mem_bias_in": "0xfffffff9",
      "mem_inp_in": "0xfffffff9",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff9",
      "mem_wgt_in": "0xfffffff9"
    },
    {
      "instr No.": 2866,
      "instr_in": "0x00",
      "mem_addr": 2866,
      "mem_bias_in": "0x00000002",
      "mem_inp_in": "0x00000002",
      "mem_mode": 3,
      "mem_uop_in": "0x00000002",
      "mem_wgt_in": "0x00000002"
    },
    {
      "instr No.": 2867,
      "instr_in": "0x00",
      "mem_addr": 2867,
      "mem_bias_in": "0x00000014",
      "mem_inp_in": "0x00000014",
      "mem_mode": 3,
      "mem_uop_in": "0x00000014",
      "mem_wgt_in": "0x00000014"
    },
    {
      "instr No.": 2868,
      "instr_in": "0x00",
      "mem_addr": 2868,
      "mem_bias_in": "0xffffffe9",
      "mem_inp_in": "0xffffffe9",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe9",
      "mem_wgt_in": "0xffffffe9"
    },
    {
      "instr No.": 2869,
      "instr_in": "0x00",
      "mem_addr": 2869,
      "mem_bias_in": "0x00000001",
      "mem_inp_in": "0x00000001",
      "mem_mode": 3,
      "mem_uop_in": "0x00000001",
      "mem_wgt_in": "0x00000001"
    },
    {
      "instr No.": 2870,
      "instr_in": "0x00",
      "mem_addr": 2870,
      "mem_bias_in": "0xffffffeb",
      "mem_inp_in": "0xffffffeb",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffeb",
      "mem_wgt_in": "0xffffffeb"
    },
    {
      "instr No.": 2871,
      "instr_in": "0x00",
      "mem_addr": 2871,
      "mem_bias_in": "0x00000013",
      "mem_inp_in": "0x00000013",
      "mem_mode": 3,
      "mem_uop_in": "0x00000013",
      "mem_wgt_in": "0x00000013"
    },
    {
      "instr No.": 2872,
      "instr_in": "0x00",
      "mem_addr": 2872,
      "mem_bias_in": "0xffffffe7",
      "mem_inp_in": "0xffffffe7",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe7",
      "mem_wgt_in": "0xffffffe7"
    },
    {
      "instr No.": 2873,
      "instr_in": "0x00",
      "mem_addr": 2873,
      "mem_bias_in": "0x00000000",
      "mem_inp_in": "0x00000000",
      "mem_mode": 3,
      "mem_uop_in": "0x00000000",
      "mem_wgt_in": "0x00000000"
    },
    {
      "instr No.": 2874,
      "instr_in": "0x00",
      "mem_addr": 2874,
      "mem_bias_in": "0xfffffff0",
      "mem_inp_in": "0xfffffff0",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff0",
      "mem_wgt_in": "0xfffffff0"
    },
    {
      "instr No.": 2875,
      "instr_in": "0x00",
      "mem_addr": 2875,
      "mem_bias_in": "0xffffffe6",
      "mem_inp_in": "0xffffffe6",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe6",
      "mem_wgt_in": "0xffffffe6"
    },
    {
      "instr No.": 2876,
      "instr_in": "0x00",
      "mem_addr": 2876,
      "mem_bias_in": "0x00000018",
      "mem_inp_in": "0x00000018",
      "mem_mode": 3,
      "mem_uop_in": "0x00000018",
      "mem_wgt_in": "0x00000018"
    },
    {
      "instr No.": 2877,
      "instr_in": "0x00",
      "mem_addr": 2877,
      "mem_bias_in": "0xfffffff1",
      "mem_inp_in": "0xfffffff1",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff1",
      "mem_wgt_in": "0xfffffff1"
    },
    {
      "instr No.": 2878,
      "instr_in": "0x00",
      "mem_addr": 2878,
      "mem_bias_in": "0x00000004",
      "mem_inp_in": "0x00000004",
      "mem_mode": 3,
      "mem_uop_in": "0x00000004",
      "mem_wgt_in": "0x00000004"
    },
    {
      "instr No.": 2879,
      "instr_in": "0x00",
      "mem_addr": 2879,
      "mem_bias_in": "0x0000000b",
      "mem_inp_in": "0x0000000b",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000b",
      "mem_wgt_in": "0x0000000b"
    },
    {
      "instr No.": 2880,
      "instr_in": "0x00",
      "mem_addr": 2880,
      "mem_bias_in": "0xffffffff",
      "mem_inp_in": "0xffffffff",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffff",
      "mem_wgt_in": "0xffffffff"
    },
    {
      "instr No.": 2881,
      "instr_in": "0x00",
      "mem_addr": 2881,
      "mem_bias_in": "0x00000005",
      "mem_inp_in": "0x00000005",
      "mem_mode": 3,
      "mem_uop_in": "0x00000005",
      "mem_wgt_in": "0x00000005"
    },
    {
      "instr No.": 2882,
      "instr_in": "0x00",
      "mem_addr": 2882,
      "mem_bias_in": "0xffffffe3",
      "mem_inp_in": "0xffffffe3",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe3",
      "mem_wgt_in": "0xffffffe3"
    },
    {
      "instr No.": 2883,
      "instr_in": "0x00",
      "mem_addr": 2883,
      "mem_bias_in": "0x0000000f",
      "mem_inp_in": "0x0000000f",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000f",
      "mem_wgt_in": "0x0000000f"
    },
    {
      "instr No.": 2884,
      "instr_in": "0x00",
      "mem_addr": 2884,
      "mem_bias_in": "0x0000000f",
      "mem_inp_in": "0x0000000f",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000f",
      "mem_wgt_in": "0x0000000f"
    },
    {
      "instr No.": 2885,
      "instr_in": "0x00",
      "mem_addr": 2885,
      "mem_bias_in": "0x00000004",
      "mem_inp_in": "0x00000004",
      "mem_mode": 3,
      "mem_uop_in": "0x00000004",
      "mem_wgt_in": "0x00000004"
    },
    {
      "instr No.": 2886,
      "instr_in": "0x00",
      "mem_addr": 2886,
      "mem_bias_in": "0x0000000a",
      "mem_inp_in": "0x0000000a",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000a",
      "mem_wgt_in": "0x0000000a"
    },
    {
      "instr No.": 2887,
      "instr_in": "0x00",
      "mem_addr": 2887,
      "mem_bias_in": "0x00000011",
      "mem_inp_in": "0x00000011",
      "mem_mode": 3,
      "mem_uop_in": "0x00000011",
      "mem_wgt_in": "0x00000011"
    },
    {
      "instr No.": 2888,
      "instr_in": "0x00",
      "mem_addr": 2888,
      "mem_bias_in": "0xfffffffe",
      "mem_inp_in": "0xfffffffe",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffffe",
      "mem_wgt_in": "0xfffffffe"
    },
    {
      "instr No.": 2889,
      "instr_in": "0x00",
      "mem_addr": 2889,
      "mem_bias_in": "0xfffffff6",
      "mem_inp_in": "0xfffffff6",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff6",
      "mem_wgt_in": "0xfffffff6"
    },
    {
      "instr No.": 2890,
      "instr_in": "0x00",
      "mem_addr": 2890,
      "mem_bias_in": "0xffffffeb",
      "mem_inp_in": "0xffffffeb",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffeb",
      "mem_wgt_in": "0xffffffeb"
    },
    {
      "instr No.": 2891,
      "instr_in": "0x00",
      "mem_addr": 2891,
      "mem_bias_in": "0x00000006",
      "mem_inp_in": "0x00000006",
      "mem_mode": 3,
      "mem_uop_in": "0x00000006",
      "mem_wgt_in": "0x00000006"
    },
    {
      "instr No.": 2892,
      "instr_in": "0x00",
      "mem_addr": 2892,
      "mem_bias_in": "0x00000014",
      "mem_inp_in": "0x00000014",
      "mem_mode": 3,
      "mem_uop_in": "0x00000014",
      "mem_wgt_in": "0x00000014"
    },
    {
      "instr No.": 2893,
      "instr_in": "0x00",
      "mem_addr": 2893,
      "mem_bias_in": "0x00000001",
      "mem_inp_in": "0x00000001",
      "mem_mode": 3,
      "mem_uop_in": "0x00000001",
      "mem_wgt_in": "0x00000001"
    },
    {
      "instr No.": 2894,
      "instr_in": "0x00",
      "mem_addr": 2894,
      "mem_bias_in": "0x0000001e",
      "mem_inp_in": "0x0000001e",
      "mem_mode": 3,
      "mem_uop_in": "0x0000001e",
      "mem_wgt_in": "0x0000001e"
    },
    {
      "instr No.": 2895,
      "instr_in": "0x00",
      "mem_addr": 2895,
      "mem_bias_in": "0x00000000",
      "mem_inp_in": "0x00000000",
      "mem_mode": 3,
      "mem_uop_in": "0x00000000",
      "mem_wgt_in": "0x00000000"
    },
    {
      "instr No.": 2896,
      "instr_in": "0x00",
      "mem_addr": 2896,
      "mem_bias_in": "0x00000006",
      "mem_inp_in": "0x00000006",
      "mem_mode": 3,
      "mem_uop_in": "0x00000006",
      "mem_wgt_in": "0x00000006"
    },
    {
      "instr No.": 2897,
      "instr_in": "0x00",
      "mem_addr": 2897,
      "mem_bias_in": "0x00000010",
      "mem_inp_in": "0x00000010",
      "mem_mode": 3,
      "mem_uop_in": "0x00000010",
      "mem_wgt_in": "0x00000010"
    },
    {
      "instr No.": 2898,
      "instr_in": "0x00",
      "mem_addr": 2898,
      "mem_bias_in": "0x00000018",
      "mem_inp_in": "0x00000018",
      "mem_mode": 3,
      "mem_uop_in": "0x00000018",
      "mem_wgt_in": "0x00000018"
    },
    {
      "instr No.": 2899,
      "instr_in": "0x00",
      "mem_addr": 2899,
      "mem_bias_in": "0xffffffed",
      "mem_inp_in": "0xffffffed",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffed",
      "mem_wgt_in": "0xffffffed"
    },
    {
      "instr No.": 2900,
      "instr_in": "0x00",
      "mem_addr": 2900,
      "mem_bias_in": "0x00000006",
      "mem_inp_in": "0x00000006",
      "mem_mode": 3,
      "mem_uop_in": "0x00000006",
      "mem_wgt_in": "0x00000006"
    },
    {
      "instr No.": 2901,
      "instr_in": "0x00",
      "mem_addr": 2901,
      "mem_bias_in": "0xfffffff8",
      "mem_inp_in": "0xfffffff8",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff8",
      "mem_wgt_in": "0xfffffff8"
    },
    {
      "instr No.": 2902,
      "instr_in": "0x00",
      "mem_addr": 2902,
      "mem_bias_in": "0x0000001c",
      "mem_inp_in": "0x0000001c",
      "mem_mode": 3,
      "mem_uop_in": "0x0000001c",
      "mem_wgt_in": "0x0000001c"
    },
    {
      "instr No.": 2903,
      "instr_in": "0x00",
      "mem_addr": 2903,
      "mem_bias_in": "0xffffffe0",
      "mem_inp_in": "0xffffffe0",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe0",
      "mem_wgt_in": "0xffffffe0"
    },
    {
      "instr No.": 2904,
      "instr_in": "0x00",
      "mem_addr": 2904,
      "mem_bias_in": "0x00000017",
      "mem_inp_in": "0x00000017",
      "mem_mode": 3,
      "mem_uop_in": "0x00000017",
      "mem_wgt_in": "0x00000017"
    },
    {
      "instr No.": 2905,
      "instr_in": "0x00",
      "mem_addr": 2905,
      "mem_bias_in": "0x00000019",
      "mem_inp_in": "0x00000019",
      "mem_mode": 3,
      "mem_uop_in": "0x00000019",
      "mem_wgt_in": "0x00000019"
    },
    {
      "instr No.": 2906,
      "instr_in": "0x00",
      "mem_addr": 2906,
      "mem_bias_in": "0xfffffff2",
      "mem_inp_in": "0xfffffff2",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff2",
      "mem_wgt_in": "0xfffffff2"
    },
    {
      "instr No.": 2907,
      "instr_in": "0x00",
      "mem_addr": 2907,
      "mem_bias_in": "0x00000011",
      "mem_inp_in": "0x00000011",
      "mem_mode": 3,
      "mem_uop_in": "0x00000011",
      "mem_wgt_in": "0x00000011"
    },
    {
      "instr No.": 2908,
      "instr_in": "0x00",
      "mem_addr": 2908,
      "mem_bias_in": "0xffffffe2",
      "mem_inp_in": "0xffffffe2",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe2",
      "mem_wgt_in": "0xffffffe2"
    },
    {
      "instr No.": 2909,
      "instr_in": "0x00",
      "mem_addr": 2909,
      "mem_bias_in": "0x00000006",
      "mem_inp_in": "0x00000006",
      "mem_mode": 3,
      "mem_uop_in": "0x00000006",
      "mem_wgt_in": "0x00000006"
    },
    {
      "instr No.": 2910,
      "instr_in": "0x00",
      "mem_addr": 2910,
      "mem_bias_in": "0x0000001a",
      "mem_inp_in": "0x0000001a",
      "mem_mode": 3,
      "mem_uop_in": "0x0000001a",
      "mem_wgt_in": "0x0000001a"
    },
    {
      "instr No.": 2911,
      "instr_in": "0x00",
      "mem_addr": 2911,
      "mem_bias_in": "0xffffffe5",
      "mem_inp_in": "0xffffffe5",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe5",
      "mem_wgt_in": "0xffffffe5"
    },
    {
      "instr No.": 2912,
      "instr_in": "0x00",
      "mem_addr": 2912,
      "mem_bias_in": "0x0000000b",
      "mem_inp_in": "0x0000000b",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000b",
      "mem_wgt_in": "0x0000000b"
    },
    {
      "instr No.": 2913,
      "instr_in": "0x00",
      "mem_addr": 2913,
      "mem_bias_in": "0xffffffe4",
      "mem_inp_in": "0xffffffe4",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe4",
      "mem_wgt_in": "0xffffffe4"
    },
    {
      "instr No.": 2914,
      "instr_in": "0x00",
      "mem_addr": 2914,
      "mem_bias_in": "0xffffffff",
      "mem_inp_in": "0xffffffff",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffff",
      "mem_wgt_in": "0xffffffff"
    },
    {
      "instr No.": 2915,
      "instr_in": "0x00",
      "mem_addr": 2915,
      "mem_bias_in": "0xffffffee",
      "mem_inp_in": "0xffffffee",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffee",
      "mem_wgt_in": "0xffffffee"
    },
    {
      "instr No.": 2916,
      "instr_in": "0x00",
      "mem_addr": 2916,
      "mem_bias_in": "0x00000001",
      "mem_inp_in": "0x00000001",
      "mem_mode": 3,
      "mem_uop_in": "0x00000001",
      "mem_wgt_in": "0x00000001"
    },
    {
      "instr No.": 2917,
      "instr_in": "0x00",
      "mem_addr": 2917,
      "mem_bias_in": "0x00000014",
      "mem_inp_in": "0x00000014",
      "mem_mode": 3,
      "mem_uop_in": "0x00000014",
      "mem_wgt_in": "0x00000014"
    },
    {
      "instr No.": 2918,
      "instr_in": "0x00",
      "mem_addr": 2918,
      "mem_bias_in": "0xffffffec",
      "mem_inp_in": "0xffffffec",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffec",
      "mem_wgt_in": "0xffffffec"
    },
    {
      "instr No.": 2919,
      "instr_in": "0x00",
      "mem_addr": 2919,
      "mem_bias_in": "0xfffffff0",
      "mem_inp_in": "0xfffffff0",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff0",
      "mem_wgt_in": "0xfffffff0"
    },
    {
      "instr No.": 2920,
      "instr_in": "0x00",
      "mem_addr": 2920,
      "mem_bias_in": "0x00000018",
      "mem_inp_in": "0x00000018",
      "mem_mode": 3,
      "mem_uop_in": "0x00000018",
      "mem_wgt_in": "0x00000018"
    },
    {
      "instr No.": 2921,
      "instr_in": "0x00",
      "mem_addr": 2921,
      "mem_bias_in": "0x00000011",
      "mem_inp_in": "0x00000011",
      "mem_mode": 3,
      "mem_uop_in": "0x00000011",
      "mem_wgt_in": "0x00000011"
    },
    {
      "instr No.": 2922,
      "instr_in": "0x00",
      "mem_addr": 2922,
      "mem_bias_in": "0x00000000",
      "mem_inp_in": "0x00000000",
      "mem_mode": 3,
      "mem_uop_in": "0x00000000",
      "mem_wgt_in": "0x00000000"
    },
    {
      "instr No.": 2923,
      "instr_in": "0x00",
      "mem_addr": 2923,
      "mem_bias_in": "0xffffffe8",
      "mem_inp_in": "0xffffffe8",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe8",
      "mem_wgt_in": "0xffffffe8"
    },
    {
      "instr No.": 2924,
      "instr_in": "0x00",
      "mem_addr": 2924,
      "mem_bias_in": "0x00000018",
      "mem_inp_in": "0x00000018",
      "mem_mode": 3,
      "mem_uop_in": "0x00000018",
      "mem_wgt_in": "0x00000018"
    },
    {
      "instr No.": 2925,
      "instr_in": "0x00",
      "mem_addr": 2925,
      "mem_bias_in": "0x00000018",
      "mem_inp_in": "0x00000018",
      "mem_mode": 3,
      "mem_uop_in": "0x00000018",
      "mem_wgt_in": "0x00000018"
    },
    {
      "instr No.": 2926,
      "instr_in": "0x00",
      "mem_addr": 2926,
      "mem_bias_in": "0xffffffe2",
      "mem_inp_in": "0xffffffe2",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe2",
      "mem_wgt_in": "0xffffffe2"
    },
    {
      "instr No.": 2927,
      "instr_in": "0x00",
      "mem_addr": 2927,
      "mem_bias_in": "0x0000000c",
      "mem_inp_in": "0x0000000c",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000c",
      "mem_wgt_in": "0x0000000c"
    },
    {
      "instr No.": 2928,
      "instr_in": "0x00",
      "mem_addr": 2928,
      "mem_bias_in": "0x00000012",
      "mem_inp_in": "0x00000012",
      "mem_mode": 3,
      "mem_uop_in": "0x00000012",
      "mem_wgt_in": "0x00000012"
    },
    {
      "instr No.": 2929,
      "instr_in": "0x00",
      "mem_addr": 2929,
      "mem_bias_in": "0x0000000a",
      "mem_inp_in": "0x0000000a",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000a",
      "mem_wgt_in": "0x0000000a"
    },
    {
      "instr No.": 2930,
      "instr_in": "0x00",
      "mem_addr": 2930,
      "mem_bias_in": "0xfffffff4",
      "mem_inp_in": "0xfffffff4",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff4",
      "mem_wgt_in": "0xfffffff4"
    },
    {
      "instr No.": 2931,
      "instr_in": "0x00",
      "mem_addr": 2931,
      "mem_bias_in": "0x00000013",
      "mem_inp_in": "0x00000013",
      "mem_mode": 3,
      "mem_uop_in": "0x00000013",
      "mem_wgt_in": "0x00000013"
    },
    {
      "instr No.": 2932,
      "instr_in": "0x00",
      "mem_addr": 2932,
      "mem_bias_in": "0xfffffff6",
      "mem_inp_in": "0xfffffff6",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff6",
      "mem_wgt_in": "0xfffffff6"
    },
    {
      "instr No.": 2933,
      "instr_in": "0x00",
      "mem_addr": 2933,
      "mem_bias_in": "0x00000012",
      "mem_inp_in": "0x00000012",
      "mem_mode": 3,
      "mem_uop_in": "0x00000012",
      "mem_wgt_in": "0x00000012"
    },
    {
      "instr No.": 2934,
      "instr_in": "0x00",
      "mem_addr": 2934,
      "mem_bias_in": "0x00000008",
      "mem_inp_in": "0x00000008",
      "mem_mode": 3,
      "mem_uop_in": "0x00000008",
      "mem_wgt_in": "0x00000008"
    },
    {
      "instr No.": 2935,
      "instr_in": "0x00",
      "mem_addr": 2935,
      "mem_bias_in": "0xfffffff3",
      "mem_inp_in": "0xfffffff3",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff3",
      "mem_wgt_in": "0xfffffff3"
    },
    {
      "instr No.": 2936,
      "instr_in": "0x00",
      "mem_addr": 2936,
      "mem_bias_in": "0xffffffe7",
      "mem_inp_in": "0xffffffe7",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe7",
      "mem_wgt_in": "0xffffffe7"
    },
    {
      "instr No.": 2937,
      "instr_in": "0x00",
      "mem_addr": 2937,
      "mem_bias_in": "0x00000007",
      "mem_inp_in": "0x00000007",
      "mem_mode": 3,
      "mem_uop_in": "0x00000007",
      "mem_wgt_in": "0x00000007"
    },
    {
      "instr No.": 2938,
      "instr_in": "0x00",
      "mem_addr": 2938,
      "mem_bias_in": "0x00000014",
      "mem_inp_in": "0x00000014",
      "mem_mode": 3,
      "mem_uop_in": "0x00000014",
      "mem_wgt_in": "0x00000014"
    },
    {
      "instr No.": 2939,
      "instr_in": "0x00",
      "mem_addr": 2939,
      "mem_bias_in": "0xffffffec",
      "mem_inp_in": "0xffffffec",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffec",
      "mem_wgt_in": "0xffffffec"
    },
    {
      "instr No.": 2940,
      "instr_in": "0x00",
      "mem_addr": 2940,
      "mem_bias_in": "0x0000000a",
      "mem_inp_in": "0x0000000a",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000a",
      "mem_wgt_in": "0x0000000a"
    },
    {
      "instr No.": 2941,
      "instr_in": "0x00",
      "mem_addr": 2941,
      "mem_bias_in": "0x00000010",
      "mem_inp_in": "0x00000010",
      "mem_mode": 3,
      "mem_uop_in": "0x00000010",
      "mem_wgt_in": "0x00000010"
    },
    {
      "instr No.": 2942,
      "instr_in": "0x00",
      "mem_addr": 2942,
      "mem_bias_in": "0xffffffe5",
      "mem_inp_in": "0xffffffe5",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe5",
      "mem_wgt_in": "0xffffffe5"
    },
    {
      "instr No.": 2943,
      "instr_in": "0x00",
      "mem_addr": 2943,
      "mem_bias_in": "0x00000007",
      "mem_inp_in": "0x00000007",
      "mem_mode": 3,
      "mem_uop_in": "0x00000007",
      "mem_wgt_in": "0x00000007"
    },
    {
      "instr No.": 2944,
      "instr_in": "0x00",
      "mem_addr": 2944,
      "mem_bias_in": "0xffffffe1",
      "mem_inp_in": "0xffffffe1",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe1",
      "mem_wgt_in": "0xffffffe1"
    },
    {
      "instr No.": 2945,
      "instr_in": "0x00",
      "mem_addr": 2945,
      "mem_bias_in": "0x0000000a",
      "mem_inp_in": "0x0000000a",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000a",
      "mem_wgt_in": "0x0000000a"
    },
    {
      "instr No.": 2946,
      "instr_in": "0x00",
      "mem_addr": 2946,
      "mem_bias_in": "0x00000015",
      "mem_inp_in": "0x00000015",
      "mem_mode": 3,
      "mem_uop_in": "0x00000015",
      "mem_wgt_in": "0x00000015"
    },
    {
      "instr No.": 2947,
      "instr_in": "0x00",
      "mem_addr": 2947,
      "mem_bias_in": "0x0000001d",
      "mem_inp_in": "0x0000001d",
      "mem_mode": 3,
      "mem_uop_in": "0x0000001d",
      "mem_wgt_in": "0x0000001d"
    },
    {
      "instr No.": 2948,
      "instr_in": "0x00",
      "mem_addr": 2948,
      "mem_bias_in": "0x0000001a",
      "mem_inp_in": "0x0000001a",
      "mem_mode": 3,
      "mem_uop_in": "0x0000001a",
      "mem_wgt_in": "0x0000001a"
    },
    {
      "instr No.": 2949,
      "instr_in": "0x00",
      "mem_addr": 2949,
      "mem_bias_in": "0xffffffeb",
      "mem_inp_in": "0xffffffeb",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffeb",
      "mem_wgt_in": "0xffffffeb"
    },
    {
      "instr No.": 2950,
      "instr_in": "0x00",
      "mem_addr": 2950,
      "mem_bias_in": "0xfffffffd",
      "mem_inp_in": "0xfffffffd",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffffd",
      "mem_wgt_in": "0xfffffffd"
    },
    {
      "instr No.": 2951,
      "instr_in": "0x00",
      "mem_addr": 2951,
      "mem_bias_in": "0x00000019",
      "mem_inp_in": "0x00000019",
      "mem_mode": 3,
      "mem_uop_in": "0x00000019",
      "mem_wgt_in": "0x00000019"
    },
    {
      "instr No.": 2952,
      "instr_in": "0x00",
      "mem_addr": 2952,
      "mem_bias_in": "0xffffffe7",
      "mem_inp_in": "0xffffffe7",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe7",
      "mem_wgt_in": "0xffffffe7"
    },
    {
      "instr No.": 2953,
      "instr_in": "0x00",
      "mem_addr": 2953,
      "mem_bias_in": "0xffffffe4",
      "mem_inp_in": "0xffffffe4",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe4",
      "mem_wgt_in": "0xffffffe4"
    },
    {
      "instr No.": 2954,
      "instr_in": "0x00",
      "mem_addr": 2954,
      "mem_bias_in": "0xffffffea",
      "mem_inp_in": "0xffffffea",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffea",
      "mem_wgt_in": "0xffffffea"
    },
    {
      "instr No.": 2955,
      "instr_in": "0x00",
      "mem_addr": 2955,
      "mem_bias_in": "0xfffffffd",
      "mem_inp_in": "0xfffffffd",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffffd",
      "mem_wgt_in": "0xfffffffd"
    },
    {
      "instr No.": 2956,
      "instr_in": "0x00",
      "mem_addr": 2956,
      "mem_bias_in": "0x0000000d",
      "mem_inp_in": "0x0000000d",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000d",
      "mem_wgt_in": "0x0000000d"
    },
    {
      "instr No.": 2957,
      "instr_in": "0x00",
      "mem_addr": 2957,
      "mem_bias_in": "0x00000008",
      "mem_inp_in": "0x00000008",
      "mem_mode": 3,
      "mem_uop_in": "0x00000008",
      "mem_wgt_in": "0x00000008"
    },
    {
      "instr No.": 2958,
      "instr_in": "0x00",
      "mem_addr": 2958,
      "mem_bias_in": "0x00000010",
      "mem_inp_in": "0x00000010",
      "mem_mode": 3,
      "mem_uop_in": "0x00000010",
      "mem_wgt_in": "0x00000010"
    },
    {
      "instr No.": 2959,
      "instr_in": "0x00",
      "mem_addr": 2959,
      "mem_bias_in": "0xffffffe5",
      "mem_inp_in": "0xffffffe5",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe5",
      "mem_wgt_in": "0xffffffe5"
    },
    {
      "instr No.": 2960,
      "instr_in": "0x00",
      "mem_addr": 2960,
      "mem_bias_in": "0xfffffffc",
      "mem_inp_in": "0xfffffffc",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffffc",
      "mem_wgt_in": "0xfffffffc"
    },
    {
      "instr No.": 2961,
      "instr_in": "0x00",
      "mem_addr": 2961,
      "mem_bias_in": "0xffffffef",
      "mem_inp_in": "0xffffffef",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffef",
      "mem_wgt_in": "0xffffffef"
    },
    {
      "instr No.": 2962,
      "instr_in": "0x00",
      "mem_addr": 2962,
      "mem_bias_in": "0xffffffff",
      "mem_inp_in": "0xffffffff",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffff",
      "mem_wgt_in": "0xffffffff"
    },
    {
      "instr No.": 2963,
      "instr_in": "0x00",
      "mem_addr": 2963,
      "mem_bias_in": "0x0000000e",
      "mem_inp_in": "0x0000000e",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000e",
      "mem_wgt_in": "0x0000000e"
    },
    {
      "instr No.": 2964,
      "instr_in": "0x00",
      "mem_addr": 2964,
      "mem_bias_in": "0xffffffe2",
      "mem_inp_in": "0xffffffe2",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe2",
      "mem_wgt_in": "0xffffffe2"
    },
    {
      "instr No.": 2965,
      "instr_in": "0x00",
      "mem_addr": 2965,
      "mem_bias_in": "0x00000018",
      "mem_inp_in": "0x00000018",
      "mem_mode": 3,
      "mem_uop_in": "0x00000018",
      "mem_wgt_in": "0x00000018"
    },
    {
      "instr No.": 2966,
      "instr_in": "0x00",
      "mem_addr": 2966,
      "mem_bias_in": "0x00000018",
      "mem_inp_in": "0x00000018",
      "mem_mode": 3,
      "mem_uop_in": "0x00000018",
      "mem_wgt_in": "0x00000018"
    },
    {
      "instr No.": 2967,
      "instr_in": "0x00",
      "mem_addr": 2967,
      "mem_bias_in": "0x00000014",
      "mem_inp_in": "0x00000014",
      "mem_mode": 3,
      "mem_uop_in": "0x00000014",
      "mem_wgt_in": "0x00000014"
    },
    {
      "instr No.": 2968,
      "instr_in": "0x00",
      "mem_addr": 2968,
      "mem_bias_in": "0xfffffffe",
      "mem_inp_in": "0xfffffffe",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffffe",
      "mem_wgt_in": "0xfffffffe"
    },
    {
      "instr No.": 2969,
      "instr_in": "0x00",
      "mem_addr": 2969,
      "mem_bias_in": "0x00000011",
      "mem_inp_in": "0x00000011",
      "mem_mode": 3,
      "mem_uop_in": "0x00000011",
      "mem_wgt_in": "0x00000011"
    },
    {
      "instr No.": 2970,
      "instr_in": "0x00",
      "mem_addr": 2970,
      "mem_bias_in": "0xffffffff",
      "mem_inp_in": "0xffffffff",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffff",
      "mem_wgt_in": "0xffffffff"
    },
    {
      "instr No.": 2971,
      "instr_in": "0x00",
      "mem_addr": 2971,
      "mem_bias_in": "0xfffffffd",
      "mem_inp_in": "0xfffffffd",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffffd",
      "mem_wgt_in": "0xfffffffd"
    },
    {
      "instr No.": 2972,
      "instr_in": "0x00",
      "mem_addr": 2972,
      "mem_bias_in": "0xfffffff6",
      "mem_inp_in": "0xfffffff6",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff6",
      "mem_wgt_in": "0xfffffff6"
    },
    {
      "instr No.": 2973,
      "instr_in": "0x00",
      "mem_addr": 2973,
      "mem_bias_in": "0x00000018",
      "mem_inp_in": "0x00000018",
      "mem_mode": 3,
      "mem_uop_in": "0x00000018",
      "mem_wgt_in": "0x00000018"
    },
    {
      "instr No.": 2974,
      "instr_in": "0x00",
      "mem_addr": 2974,
      "mem_bias_in": "0x0000000e",
      "mem_inp_in": "0x0000000e",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000e",
      "mem_wgt_in": "0x0000000e"
    },
    {
      "instr No.": 2975,
      "instr_in": "0x00",
      "mem_addr": 2975,
      "mem_bias_in": "0xfffffff9",
      "mem_inp_in": "0xfffffff9",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff9",
      "mem_wgt_in": "0xfffffff9"
    },
    {
      "instr No.": 2976,
      "instr_in": "0x00",
      "mem_addr": 2976,
      "mem_bias_in": "0xffffffe8",
      "mem_inp_in": "0xffffffe8",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe8",
      "mem_wgt_in": "0xffffffe8"
    },
    {
      "instr No.": 2977,
      "instr_in": "0x00",
      "mem_addr": 2977,
      "mem_bias_in": "0xffffffff",
      "mem_inp_in": "0xffffffff",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffff",
      "mem_wgt_in": "0xffffffff"
    },
    {
      "instr No.": 2978,
      "instr_in": "0x00",
      "mem_addr": 2978,
      "mem_bias_in": "0x0000000e",
      "mem_inp_in": "0x0000000e",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000e",
      "mem_wgt_in": "0x0000000e"
    },
    {
      "instr No.": 2979,
      "instr_in": "0x00",
      "mem_addr": 2979,
      "mem_bias_in": "0xffffffe6",
      "mem_inp_in": "0xffffffe6",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe6",
      "mem_wgt_in": "0xffffffe6"
    },
    {
      "instr No.": 2980,
      "instr_in": "0x00",
      "mem_addr": 2980,
      "mem_bias_in": "0x00000002",
      "mem_inp_in": "0x00000002",
      "mem_mode": 3,
      "mem_uop_in": "0x00000002",
      "mem_wgt_in": "0x00000002"
    },
    {
      "instr No.": 2981,
      "instr_in": "0x00",
      "mem_addr": 2981,
      "mem_bias_in": "0x00000012",
      "mem_inp_in": "0x00000012",
      "mem_mode": 3,
      "mem_uop_in": "0x00000012",
      "mem_wgt_in": "0x00000012"
    },
    {
      "instr No.": 2982,
      "instr_in": "0x00",
      "mem_addr": 2982,
      "mem_bias_in": "0xffffffe6",
      "mem_inp_in": "0xffffffe6",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe6",
      "mem_wgt_in": "0xffffffe6"
    },
    {
      "instr No.": 2983,
      "instr_in": "0x00",
      "mem_addr": 2983,
      "mem_bias_in": "0x00000014",
      "mem_inp_in": "0x00000014",
      "mem_mode": 3,
      "mem_uop_in": "0x00000014",
      "mem_wgt_in": "0x00000014"
    },
    {
      "instr No.": 2984,
      "instr_in": "0x00",
      "mem_addr": 2984,
      "mem_bias_in": "0x00000011",
      "mem_inp_in": "0x00000011",
      "mem_mode": 3,
      "mem_uop_in": "0x00000011",
      "mem_wgt_in": "0x00000011"
    },
    {
      "instr No.": 2985,
      "instr_in": "0x00",
      "mem_addr": 2985,
      "mem_bias_in": "0xfffffff8",
      "mem_inp_in": "0xfffffff8",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff8",
      "mem_wgt_in": "0xfffffff8"
    },
    {
      "instr No.": 2986,
      "instr_in": "0x00",
      "mem_addr": 2986,
      "mem_bias_in": "0x00000010",
      "mem_inp_in": "0x00000010",
      "mem_mode": 3,
      "mem_uop_in": "0x00000010",
      "mem_wgt_in": "0x00000010"
    },
    {
      "instr No.": 2987,
      "instr_in": "0x00",
      "mem_addr": 2987,
      "mem_bias_in": "0x0000000d",
      "mem_inp_in": "0x0000000d",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000d",
      "mem_wgt_in": "0x0000000d"
    },
    {
      "instr No.": 2988,
      "instr_in": "0x00",
      "mem_addr": 2988,
      "mem_bias_in": "0x0000001a",
      "mem_inp_in": "0x0000001a",
      "mem_mode": 3,
      "mem_uop_in": "0x0000001a",
      "mem_wgt_in": "0x0000001a"
    },
    {
      "instr No.": 2989,
      "instr_in": "0x00",
      "mem_addr": 2989,
      "mem_bias_in": "0x0000001a",
      "mem_inp_in": "0x0000001a",
      "mem_mode": 3,
      "mem_uop_in": "0x0000001a",
      "mem_wgt_in": "0x0000001a"
    },
    {
      "instr No.": 2990,
      "instr_in": "0x00",
      "mem_addr": 2990,
      "mem_bias_in": "0x0000000e",
      "mem_inp_in": "0x0000000e",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000e",
      "mem_wgt_in": "0x0000000e"
    },
    {
      "instr No.": 2991,
      "instr_in": "0x00",
      "mem_addr": 2991,
      "mem_bias_in": "0x00000012",
      "mem_inp_in": "0x00000012",
      "mem_mode": 3,
      "mem_uop_in": "0x00000012",
      "mem_wgt_in": "0x00000012"
    },
    {
      "instr No.": 2992,
      "instr_in": "0x00",
      "mem_addr": 2992,
      "mem_bias_in": "0xffffffeb",
      "mem_inp_in": "0xffffffeb",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffeb",
      "mem_wgt_in": "0xffffffeb"
    },
    {
      "instr No.": 2993,
      "instr_in": "0x00",
      "mem_addr": 2993,
      "mem_bias_in": "0x00000006",
      "mem_inp_in": "0x00000006",
      "mem_mode": 3,
      "mem_uop_in": "0x00000006",
      "mem_wgt_in": "0x00000006"
    },
    {
      "instr No.": 2994,
      "instr_in": "0x00",
      "mem_addr": 2994,
      "mem_bias_in": "0xffffffe0",
      "mem_inp_in": "0xffffffe0",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe0",
      "mem_wgt_in": "0xffffffe0"
    },
    {
      "instr No.": 2995,
      "instr_in": "0x00",
      "mem_addr": 2995,
      "mem_bias_in": "0xffffffe6",
      "mem_inp_in": "0xffffffe6",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe6",
      "mem_wgt_in": "0xffffffe6"
    },
    {
      "instr No.": 2996,
      "instr_in": "0x00",
      "mem_addr": 2996,
      "mem_bias_in": "0xfffffff0",
      "mem_inp_in": "0xfffffff0",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff0",
      "mem_wgt_in": "0xfffffff0"
    },
    {
      "instr No.": 2997,
      "instr_in": "0x00",
      "mem_addr": 2997,
      "mem_bias_in": "0x00000012",
      "mem_inp_in": "0x00000012",
      "mem_mode": 3,
      "mem_uop_in": "0x00000012",
      "mem_wgt_in": "0x00000012"
    },
    {
      "instr No.": 2998,
      "instr_in": "0x00",
      "mem_addr": 2998,
      "mem_bias_in": "0xfffffff3",
      "mem_inp_in": "0xfffffff3",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff3",
      "mem_wgt_in": "0xfffffff3"
    },
    {
      "instr No.": 2999,
      "instr_in": "0x00",
      "mem_addr": 2999,
      "mem_bias_in": "0x0000000b",
      "mem_inp_in": "0x0000000b",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000b",
      "mem_wgt_in": "0x0000000b"
    },
    {
      "instr No.": 3000,
      "instr_in": "0x00",
      "mem_addr": 3000,
      "mem_bias_in": "0x00000005",
      "mem_inp_in": "0x00000005",
      "mem_mode": 3,
      "mem_uop_in": "0x00000005",
      "mem_wgt_in": "0x00000005"
    },
    {
      "instr No.": 3001,
      "instr_in": "0x00",
      "mem_addr": 3001,
      "mem_bias_in": "0x00000000",
      "mem_inp_in": "0x00000000",
      "mem_mode": 3,
      "mem_uop_in": "0x00000000",
      "mem_wgt_in": "0x00000000"
    },
    {
      "instr No.": 3002,
      "instr_in": "0x00",
      "mem_addr": 3002,
      "mem_bias_in": "0x0000001a",
      "mem_inp_in": "0x0000001a",
      "mem_mode": 3,
      "mem_uop_in": "0x0000001a",
      "mem_wgt_in": "0x0000001a"
    },
    {
      "instr No.": 3003,
      "instr_in": "0x00",
      "mem_addr": 3003,
      "mem_bias_in": "0x0000000e",
      "mem_inp_in": "0x0000000e",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000e",
      "mem_wgt_in": "0x0000000e"
    },
    {
      "instr No.": 3004,
      "instr_in": "0x00",
      "mem_addr": 3004,
      "mem_bias_in": "0x0000000f",
      "mem_inp_in": "0x0000000f",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000f",
      "mem_wgt_in": "0x0000000f"
    },
    {
      "instr No.": 3005,
      "instr_in": "0x00",
      "mem_addr": 3005,
      "mem_bias_in": "0xffffffe6",
      "mem_inp_in": "0xffffffe6",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe6",
      "mem_wgt_in": "0xffffffe6"
    },
    {
      "instr No.": 3006,
      "instr_in": "0x00",
      "mem_addr": 3006,
      "mem_bias_in": "0xfffffffd",
      "mem_inp_in": "0xfffffffd",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffffd",
      "mem_wgt_in": "0xfffffffd"
    },
    {
      "instr No.": 3007,
      "instr_in": "0x00",
      "mem_addr": 3007,
      "mem_bias_in": "0x00000003",
      "mem_inp_in": "0x00000003",
      "mem_mode": 3,
      "mem_uop_in": "0x00000003",
      "mem_wgt_in": "0x00000003"
    },
    {
      "instr No.": 3008,
      "instr_in": "0x00",
      "mem_addr": 3008,
      "mem_bias_in": "0x0000000a",
      "mem_inp_in": "0x0000000a",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000a",
      "mem_wgt_in": "0x0000000a"
    },
    {
      "instr No.": 3009,
      "instr_in": "0x00",
      "mem_addr": 3009,
      "mem_bias_in": "0x0000000b",
      "mem_inp_in": "0x0000000b",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000b",
      "mem_wgt_in": "0x0000000b"
    },
    {
      "instr No.": 3010,
      "instr_in": "0x00",
      "mem_addr": 3010,
      "mem_bias_in": "0x00000012",
      "mem_inp_in": "0x00000012",
      "mem_mode": 3,
      "mem_uop_in": "0x00000012",
      "mem_wgt_in": "0x00000012"
    },
    {
      "instr No.": 3011,
      "instr_in": "0x00",
      "mem_addr": 3011,
      "mem_bias_in": "0x0000000f",
      "mem_inp_in": "0x0000000f",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000f",
      "mem_wgt_in": "0x0000000f"
    },
    {
      "instr No.": 3012,
      "instr_in": "0x00",
      "mem_addr": 3012,
      "mem_bias_in": "0xffffffe1",
      "mem_inp_in": "0xffffffe1",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe1",
      "mem_wgt_in": "0xffffffe1"
    },
    {
      "instr No.": 3013,
      "instr_in": "0x00",
      "mem_addr": 3013,
      "mem_bias_in": "0x00000010",
      "mem_inp_in": "0x00000010",
      "mem_mode": 3,
      "mem_uop_in": "0x00000010",
      "mem_wgt_in": "0x00000010"
    },
    {
      "instr No.": 3014,
      "instr_in": "0x00",
      "mem_addr": 3014,
      "mem_bias_in": "0x0000000e",
      "mem_inp_in": "0x0000000e",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000e",
      "mem_wgt_in": "0x0000000e"
    },
    {
      "instr No.": 3015,
      "instr_in": "0x00",
      "mem_addr": 3015,
      "mem_bias_in": "0xffffffea",
      "mem_inp_in": "0xffffffea",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffea",
      "mem_wgt_in": "0xffffffea"
    },
    {
      "instr No.": 3016,
      "instr_in": "0x00",
      "mem_addr": 3016,
      "mem_bias_in": "0x00000000",
      "mem_inp_in": "0x00000000",
      "mem_mode": 3,
      "mem_uop_in": "0x00000000",
      "mem_wgt_in": "0x00000000"
    },
    {
      "instr No.": 3017,
      "instr_in": "0x00",
      "mem_addr": 3017,
      "mem_bias_in": "0x00000014",
      "mem_inp_in": "0x00000014",
      "mem_mode": 3,
      "mem_uop_in": "0x00000014",
      "mem_wgt_in": "0x00000014"
    },
    {
      "instr No.": 3018,
      "instr_in": "0x00",
      "mem_addr": 3018,
      "mem_bias_in": "0x0000001a",
      "mem_inp_in": "0x0000001a",
      "mem_mode": 3,
      "mem_uop_in": "0x0000001a",
      "mem_wgt_in": "0x0000001a"
    },
    {
      "instr No.": 3019,
      "instr_in": "0x00",
      "mem_addr": 3019,
      "mem_bias_in": "0xffffffe0",
      "mem_inp_in": "0xffffffe0",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe0",
      "mem_wgt_in": "0xffffffe0"
    },
    {
      "instr No.": 3020,
      "instr_in": "0x00",
      "mem_addr": 3020,
      "mem_bias_in": "0xffffffe9",
      "mem_inp_in": "0xffffffe9",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe9",
      "mem_wgt_in": "0xffffffe9"
    },
    {
      "instr No.": 3021,
      "instr_in": "0x00",
      "mem_addr": 3021,
      "mem_bias_in": "0x00000016",
      "mem_inp_in": "0x00000016",
      "mem_mode": 3,
      "mem_uop_in": "0x00000016",
      "mem_wgt_in": "0x00000016"
    },
    {
      "instr No.": 3022,
      "instr_in": "0x00",
      "mem_addr": 3022,
      "mem_bias_in": "0x00000007",
      "mem_inp_in": "0x00000007",
      "mem_mode": 3,
      "mem_uop_in": "0x00000007",
      "mem_wgt_in": "0x00000007"
    },
    {
      "instr No.": 3023,
      "instr_in": "0x00",
      "mem_addr": 3023,
      "mem_bias_in": "0x0000001c",
      "mem_inp_in": "0x0000001c",
      "mem_mode": 3,
      "mem_uop_in": "0x0000001c",
      "mem_wgt_in": "0x0000001c"
    },
    {
      "instr No.": 3024,
      "instr_in": "0x00",
      "mem_addr": 3024,
      "mem_bias_in": "0x00000009",
      "mem_inp_in": "0x00000009",
      "mem_mode": 3,
      "mem_uop_in": "0x00000009",
      "mem_wgt_in": "0x00000009"
    },
    {
      "instr No.": 3025,
      "instr_in": "0x00",
      "mem_addr": 3025,
      "mem_bias_in": "0x00000018",
      "mem_inp_in": "0x00000018",
      "mem_mode": 3,
      "mem_uop_in": "0x00000018",
      "mem_wgt_in": "0x00000018"
    },
    {
      "instr No.": 3026,
      "instr_in": "0x00",
      "mem_addr": 3026,
      "mem_bias_in": "0x00000000",
      "mem_inp_in": "0x00000000",
      "mem_mode": 3,
      "mem_uop_in": "0x00000000",
      "mem_wgt_in": "0x00000000"
    },
    {
      "instr No.": 3027,
      "instr_in": "0x00",
      "mem_addr": 3027,
      "mem_bias_in": "0xffffffe3",
      "mem_inp_in": "0xffffffe3",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe3",
      "mem_wgt_in": "0xffffffe3"
    },
    {
      "instr No.": 3028,
      "instr_in": "0x00",
      "mem_addr": 3028,
      "mem_bias_in": "0x00000009",
      "mem_inp_in": "0x00000009",
      "mem_mode": 3,
      "mem_uop_in": "0x00000009",
      "mem_wgt_in": "0x00000009"
    },
    {
      "instr No.": 3029,
      "instr_in": "0x00",
      "mem_addr": 3029,
      "mem_bias_in": "0x00000007",
      "mem_inp_in": "0x00000007",
      "mem_mode": 3,
      "mem_uop_in": "0x00000007",
      "mem_wgt_in": "0x00000007"
    },
    {
      "instr No.": 3030,
      "instr_in": "0x00",
      "mem_addr": 3030,
      "mem_bias_in": "0x00000002",
      "mem_inp_in": "0x00000002",
      "mem_mode": 3,
      "mem_uop_in": "0x00000002",
      "mem_wgt_in": "0x00000002"
    },
    {
      "instr No.": 3031,
      "instr_in": "0x00",
      "mem_addr": 3031,
      "mem_bias_in": "0xffffffe1",
      "mem_inp_in": "0xffffffe1",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe1",
      "mem_wgt_in": "0xffffffe1"
    },
    {
      "instr No.": 3032,
      "instr_in": "0x00",
      "mem_addr": 3032,
      "mem_bias_in": "0xffffffe5",
      "mem_inp_in": "0xffffffe5",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe5",
      "mem_wgt_in": "0xffffffe5"
    },
    {
      "instr No.": 3033,
      "instr_in": "0x00",
      "mem_addr": 3033,
      "mem_bias_in": "0x0000001c",
      "mem_inp_in": "0x0000001c",
      "mem_mode": 3,
      "mem_uop_in": "0x0000001c",
      "mem_wgt_in": "0x0000001c"
    },
    {
      "instr No.": 3034,
      "instr_in": "0x00",
      "mem_addr": 3034,
      "mem_bias_in": "0x0000000d",
      "mem_inp_in": "0x0000000d",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000d",
      "mem_wgt_in": "0x0000000d"
    },
    {
      "instr No.": 3035,
      "instr_in": "0x00",
      "mem_addr": 3035,
      "mem_bias_in": "0xffffffe6",
      "mem_inp_in": "0xffffffe6",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe6",
      "mem_wgt_in": "0xffffffe6"
    },
    {
      "instr No.": 3036,
      "instr_in": "0x00",
      "mem_addr": 3036,
      "mem_bias_in": "0xfffffffd",
      "mem_inp_in": "0xfffffffd",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffffd",
      "mem_wgt_in": "0xfffffffd"
    },
    {
      "instr No.": 3037,
      "instr_in": "0x00",
      "mem_addr": 3037,
      "mem_bias_in": "0x00000002",
      "mem_inp_in": "0x00000002",
      "mem_mode": 3,
      "mem_uop_in": "0x00000002",
      "mem_wgt_in": "0x00000002"
    },
    {
      "instr No.": 3038,
      "instr_in": "0x00",
      "mem_addr": 3038,
      "mem_bias_in": "0x00000019",
      "mem_inp_in": "0x00000019",
      "mem_mode": 3,
      "mem_uop_in": "0x00000019",
      "mem_wgt_in": "0x00000019"
    },
    {
      "instr No.": 3039,
      "instr_in": "0x00",
      "mem_addr": 3039,
      "mem_bias_in": "0xffffffed",
      "mem_inp_in": "0xffffffed",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffed",
      "mem_wgt_in": "0xffffffed"
    },
    {
      "instr No.": 3040,
      "instr_in": "0x00",
      "mem_addr": 3040,
      "mem_bias_in": "0xffffffee",
      "mem_inp_in": "0xffffffee",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffee",
      "mem_wgt_in": "0xffffffee"
    },
    {
      "instr No.": 3041,
      "instr_in": "0x00",
      "mem_addr": 3041,
      "mem_bias_in": "0xfffffff5",
      "mem_inp_in": "0xfffffff5",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff5",
      "mem_wgt_in": "0xfffffff5"
    },
    {
      "instr No.": 3042,
      "instr_in": "0x00",
      "mem_addr": 3042,
      "mem_bias_in": "0x00000008",
      "mem_inp_in": "0x00000008",
      "mem_mode": 3,
      "mem_uop_in": "0x00000008",
      "mem_wgt_in": "0x00000008"
    },
    {
      "instr No.": 3043,
      "instr_in": "0x00",
      "mem_addr": 3043,
      "mem_bias_in": "0xffffffe2",
      "mem_inp_in": "0xffffffe2",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe2",
      "mem_wgt_in": "0xffffffe2"
    },
    {
      "instr No.": 3044,
      "instr_in": "0x00",
      "mem_addr": 3044,
      "mem_bias_in": "0x0000001e",
      "mem_inp_in": "0x0000001e",
      "mem_mode": 3,
      "mem_uop_in": "0x0000001e",
      "mem_wgt_in": "0x0000001e"
    },
    {
      "instr No.": 3045,
      "instr_in": "0x00",
      "mem_addr": 3045,
      "mem_bias_in": "0xffffffef",
      "mem_inp_in": "0xffffffef",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffef",
      "mem_wgt_in": "0xffffffef"
    },
    {
      "instr No.": 3046,
      "instr_in": "0x00",
      "mem_addr": 3046,
      "mem_bias_in": "0x0000001d",
      "mem_inp_in": "0x0000001d",
      "mem_mode": 3,
      "mem_uop_in": "0x0000001d",
      "mem_wgt_in": "0x0000001d"
    },
    {
      "instr No.": 3047,
      "instr_in": "0x00",
      "mem_addr": 3047,
      "mem_bias_in": "0xffffffe2",
      "mem_inp_in": "0xffffffe2",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe2",
      "mem_wgt_in": "0xffffffe2"
    },
    {
      "instr No.": 3048,
      "instr_in": "0x00",
      "mem_addr": 3048,
      "mem_bias_in": "0x0000001a",
      "mem_inp_in": "0x0000001a",
      "mem_mode": 3,
      "mem_uop_in": "0x0000001a",
      "mem_wgt_in": "0x0000001a"
    },
    {
      "instr No.": 3049,
      "instr_in": "0x00",
      "mem_addr": 3049,
      "mem_bias_in": "0x00000002",
      "mem_inp_in": "0x00000002",
      "mem_mode": 3,
      "mem_uop_in": "0x00000002",
      "mem_wgt_in": "0x00000002"
    },
    {
      "instr No.": 3050,
      "instr_in": "0x00",
      "mem_addr": 3050,
      "mem_bias_in": "0xfffffff1",
      "mem_inp_in": "0xfffffff1",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff1",
      "mem_wgt_in": "0xfffffff1"
    },
    {
      "instr No.": 3051,
      "instr_in": "0x00",
      "mem_addr": 3051,
      "mem_bias_in": "0xffffffff",
      "mem_inp_in": "0xffffffff",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffff",
      "mem_wgt_in": "0xffffffff"
    },
    {
      "instr No.": 3052,
      "instr_in": "0x00",
      "mem_addr": 3052,
      "mem_bias_in": "0xffffffe1",
      "mem_inp_in": "0xffffffe1",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe1",
      "mem_wgt_in": "0xffffffe1"
    },
    {
      "instr No.": 3053,
      "instr_in": "0x00",
      "mem_addr": 3053,
      "mem_bias_in": "0x00000003",
      "mem_inp_in": "0x00000003",
      "mem_mode": 3,
      "mem_uop_in": "0x00000003",
      "mem_wgt_in": "0x00000003"
    },
    {
      "instr No.": 3054,
      "instr_in": "0x00",
      "mem_addr": 3054,
      "mem_bias_in": "0xffffffe0",
      "mem_inp_in": "0xffffffe0",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe0",
      "mem_wgt_in": "0xffffffe0"
    },
    {
      "instr No.": 3055,
      "instr_in": "0x00",
      "mem_addr": 3055,
      "mem_bias_in": "0x00000009",
      "mem_inp_in": "0x00000009",
      "mem_mode": 3,
      "mem_uop_in": "0x00000009",
      "mem_wgt_in": "0x00000009"
    },
    {
      "instr No.": 3056,
      "instr_in": "0x00",
      "mem_addr": 3056,
      "mem_bias_in": "0xfffffffd",
      "mem_inp_in": "0xfffffffd",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffffd",
      "mem_wgt_in": "0xfffffffd"
    },
    {
      "instr No.": 3057,
      "instr_in": "0x00",
      "mem_addr": 3057,
      "mem_bias_in": "0xffffffec",
      "mem_inp_in": "0xffffffec",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffec",
      "mem_wgt_in": "0xffffffec"
    },
    {
      "instr No.": 3058,
      "instr_in": "0x00",
      "mem_addr": 3058,
      "mem_bias_in": "0x00000006",
      "mem_inp_in": "0x00000006",
      "mem_mode": 3,
      "mem_uop_in": "0x00000006",
      "mem_wgt_in": "0x00000006"
    },
    {
      "instr No.": 3059,
      "instr_in": "0x00",
      "mem_addr": 3059,
      "mem_bias_in": "0x0000000e",
      "mem_inp_in": "0x0000000e",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000e",
      "mem_wgt_in": "0x0000000e"
    },
    {
      "instr No.": 3060,
      "instr_in": "0x00",
      "mem_addr": 3060,
      "mem_bias_in": "0x00000015",
      "mem_inp_in": "0x00000015",
      "mem_mode": 3,
      "mem_uop_in": "0x00000015",
      "mem_wgt_in": "0x00000015"
    },
    {
      "instr No.": 3061,
      "instr_in": "0x00",
      "mem_addr": 3061,
      "mem_bias_in": "0x00000000",
      "mem_inp_in": "0x00000000",
      "mem_mode": 3,
      "mem_uop_in": "0x00000000",
      "mem_wgt_in": "0x00000000"
    },
    {
      "instr No.": 3062,
      "instr_in": "0x00",
      "mem_addr": 3062,
      "mem_bias_in": "0xffffffed",
      "mem_inp_in": "0xffffffed",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffed",
      "mem_wgt_in": "0xffffffed"
    },
    {
      "instr No.": 3063,
      "instr_in": "0x00",
      "mem_addr": 3063,
      "mem_bias_in": "0x0000001d",
      "mem_inp_in": "0x0000001d",
      "mem_mode": 3,
      "mem_uop_in": "0x0000001d",
      "mem_wgt_in": "0x0000001d"
    },
    {
      "instr No.": 3064,
      "instr_in": "0x00",
      "mem_addr": 3064,
      "mem_bias_in": "0x00000004",
      "mem_inp_in": "0x00000004",
      "mem_mode": 3,
      "mem_uop_in": "0x00000004",
      "mem_wgt_in": "0x00000004"
    },
    {
      "instr No.": 3065,
      "instr_in": "0x00",
      "mem_addr": 3065,
      "mem_bias_in": "0xffffffed",
      "mem_inp_in": "0xffffffed",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffed",
      "mem_wgt_in": "0xffffffed"
    },
    {
      "instr No.": 3066,
      "instr_in": "0x00",
      "mem_addr": 3066,
      "mem_bias_in": "0x00000001",
      "mem_inp_in": "0x00000001",
      "mem_mode": 3,
      "mem_uop_in": "0x00000001",
      "mem_wgt_in": "0x00000001"
    },
    {
      "instr No.": 3067,
      "instr_in": "0x00",
      "mem_addr": 3067,
      "mem_bias_in": "0x0000000d",
      "mem_inp_in": "0x0000000d",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000d",
      "mem_wgt_in": "0x0000000d"
    },
    {
      "instr No.": 3068,
      "instr_in": "0x00",
      "mem_addr": 3068,
      "mem_bias_in": "0xffffffe8",
      "mem_inp_in": "0xffffffe8",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe8",
      "mem_wgt_in": "0xffffffe8"
    },
    {
      "instr No.": 3069,
      "instr_in": "0x00",
      "mem_addr": 3069,
      "mem_bias_in": "0xfffffff3",
      "mem_inp_in": "0xfffffff3",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff3",
      "mem_wgt_in": "0xfffffff3"
    },
    {
      "instr No.": 3070,
      "instr_in": "0x00",
      "mem_addr": 3070,
      "mem_bias_in": "0x0000000a",
      "mem_inp_in": "0x0000000a",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000a",
      "mem_wgt_in": "0x0000000a"
    },
    {
      "instr No.": 3071,
      "instr_in": "0x00",
      "mem_addr": 3071,
      "mem_bias_in": "0x00000000",
      "mem_inp_in": "0x00000000",
      "mem_mode": 3,
      "mem_uop_in": "0x00000000",
      "mem_wgt_in": "0x00000000"
    },
    {
      "instr No.": 3072,
      "instr_in": "0x00",
      "mem_addr": 3072,
      "mem_bias_in": "0xfffffffb",
      "mem_inp_in": "0xfffffffb",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffffb",
      "mem_wgt_in": "0xfffffffb"
    },
    {
      "instr No.": 3073,
      "instr_in": "0x00",
      "mem_addr": 3073,
      "mem_bias_in": "0x00000006",
      "mem_inp_in": "0x00000006",
      "mem_mode": 3,
      "mem_uop_in": "0x00000006",
      "mem_wgt_in": "0x00000006"
    },
    {
      "instr No.": 3074,
      "instr_in": "0x00",
      "mem_addr": 3074,
      "mem_bias_in": "0x00000018",
      "mem_inp_in": "0x00000018",
      "mem_mode": 3,
      "mem_uop_in": "0x00000018",
      "mem_wgt_in": "0x00000018"
    },
    {
      "instr No.": 3075,
      "instr_in": "0x00",
      "mem_addr": 3075,
      "mem_bias_in": "0xffffffe7",
      "mem_inp_in": "0xffffffe7",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe7",
      "mem_wgt_in": "0xffffffe7"
    },
    {
      "instr No.": 3076,
      "instr_in": "0x00",
      "mem_addr": 3076,
      "mem_bias_in": "0xffffffe3",
      "mem_inp_in": "0xffffffe3",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe3",
      "mem_wgt_in": "0xffffffe3"
    },
    {
      "instr No.": 3077,
      "instr_in": "0x00",
      "mem_addr": 3077,
      "mem_bias_in": "0xfffffff4",
      "mem_inp_in": "0xfffffff4",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff4",
      "mem_wgt_in": "0xfffffff4"
    },
    {
      "instr No.": 3078,
      "instr_in": "0x00",
      "mem_addr": 3078,
      "mem_bias_in": "0xfffffffc",
      "mem_inp_in": "0xfffffffc",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffffc",
      "mem_wgt_in": "0xfffffffc"
    },
    {
      "instr No.": 3079,
      "instr_in": "0x00",
      "mem_addr": 3079,
      "mem_bias_in": "0x00000003",
      "mem_inp_in": "0x00000003",
      "mem_mode": 3,
      "mem_uop_in": "0x00000003",
      "mem_wgt_in": "0x00000003"
    },
    {
      "instr No.": 3080,
      "instr_in": "0x00",
      "mem_addr": 3080,
      "mem_bias_in": "0x00000008",
      "mem_inp_in": "0x00000008",
      "mem_mode": 3,
      "mem_uop_in": "0x00000008",
      "mem_wgt_in": "0x00000008"
    },
    {
      "instr No.": 3081,
      "instr_in": "0x00",
      "mem_addr": 3081,
      "mem_bias_in": "0x00000007",
      "mem_inp_in": "0x00000007",
      "mem_mode": 3,
      "mem_uop_in": "0x00000007",
      "mem_wgt_in": "0x00000007"
    },
    {
      "instr No.": 3082,
      "instr_in": "0x00",
      "mem_addr": 3082,
      "mem_bias_in": "0xfffffffc",
      "mem_inp_in": "0xfffffffc",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffffc",
      "mem_wgt_in": "0xfffffffc"
    },
    {
      "instr No.": 3083,
      "instr_in": "0x00",
      "mem_addr": 3083,
      "mem_bias_in": "0xfffffff1",
      "mem_inp_in": "0xfffffff1",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff1",
      "mem_wgt_in": "0xfffffff1"
    },
    {
      "instr No.": 3084,
      "instr_in": "0x00",
      "mem_addr": 3084,
      "mem_bias_in": "0xffffffe9",
      "mem_inp_in": "0xffffffe9",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe9",
      "mem_wgt_in": "0xffffffe9"
    },
    {
      "instr No.": 3085,
      "instr_in": "0x00",
      "mem_addr": 3085,
      "mem_bias_in": "0xffffffea",
      "mem_inp_in": "0xffffffea",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffea",
      "mem_wgt_in": "0xffffffea"
    },
    {
      "instr No.": 3086,
      "instr_in": "0x00",
      "mem_addr": 3086,
      "mem_bias_in": "0x00000003",
      "mem_inp_in": "0x00000003",
      "mem_mode": 3,
      "mem_uop_in": "0x00000003",
      "mem_wgt_in": "0x00000003"
    },
    {
      "instr No.": 3087,
      "instr_in": "0x00",
      "mem_addr": 3087,
      "mem_bias_in": "0xffffffe3",
      "mem_inp_in": "0xffffffe3",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe3",
      "mem_wgt_in": "0xffffffe3"
    },
    {
      "instr No.": 3088,
      "instr_in": "0x00",
      "mem_addr": 3088,
      "mem_bias_in": "0xffffffee",
      "mem_inp_in": "0xffffffee",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffee",
      "mem_wgt_in": "0xffffffee"
    },
    {
      "instr No.": 3089,
      "instr_in": "0x00",
      "mem_addr": 3089,
      "mem_bias_in": "0x0000000c",
      "mem_inp_in": "0x0000000c",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000c",
      "mem_wgt_in": "0x0000000c"
    },
    {
      "instr No.": 3090,
      "instr_in": "0x00",
      "mem_addr": 3090,
      "mem_bias_in": "0x0000001b",
      "mem_inp_in": "0x0000001b",
      "mem_mode": 3,
      "mem_uop_in": "0x0000001b",
      "mem_wgt_in": "0x0000001b"
    },
    {
      "instr No.": 3091,
      "instr_in": "0x00",
      "mem_addr": 3091,
      "mem_bias_in": "0xffffffee",
      "mem_inp_in": "0xffffffee",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffee",
      "mem_wgt_in": "0xffffffee"
    },
    {
      "instr No.": 3092,
      "instr_in": "0x00",
      "mem_addr": 3092,
      "mem_bias_in": "0xfffffffc",
      "mem_inp_in": "0xfffffffc",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffffc",
      "mem_wgt_in": "0xfffffffc"
    },
    {
      "instr No.": 3093,
      "instr_in": "0x00",
      "mem_addr": 3093,
      "mem_bias_in": "0x00000005",
      "mem_inp_in": "0x00000005",
      "mem_mode": 3,
      "mem_uop_in": "0x00000005",
      "mem_wgt_in": "0x00000005"
    },
    {
      "instr No.": 3094,
      "instr_in": "0x00",
      "mem_addr": 3094,
      "mem_bias_in": "0x0000001a",
      "mem_inp_in": "0x0000001a",
      "mem_mode": 3,
      "mem_uop_in": "0x0000001a",
      "mem_wgt_in": "0x0000001a"
    },
    {
      "instr No.": 3095,
      "instr_in": "0x00",
      "mem_addr": 3095,
      "mem_bias_in": "0x00000007",
      "mem_inp_in": "0x00000007",
      "mem_mode": 3,
      "mem_uop_in": "0x00000007",
      "mem_wgt_in": "0x00000007"
    },
    {
      "instr No.": 3096,
      "instr_in": "0x00",
      "mem_addr": 3096,
      "mem_bias_in": "0x0000000b",
      "mem_inp_in": "0x0000000b",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000b",
      "mem_wgt_in": "0x0000000b"
    },
    {
      "instr No.": 3097,
      "instr_in": "0x00",
      "mem_addr": 3097,
      "mem_bias_in": "0xfffffffa",
      "mem_inp_in": "0xfffffffa",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffffa",
      "mem_wgt_in": "0xfffffffa"
    },
    {
      "instr No.": 3098,
      "instr_in": "0x00",
      "mem_addr": 3098,
      "mem_bias_in": "0x0000001e",
      "mem_inp_in": "0x0000001e",
      "mem_mode": 3,
      "mem_uop_in": "0x0000001e",
      "mem_wgt_in": "0x0000001e"
    },
    {
      "instr No.": 3099,
      "instr_in": "0x00",
      "mem_addr": 3099,
      "mem_bias_in": "0x0000000b",
      "mem_inp_in": "0x0000000b",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000b",
      "mem_wgt_in": "0x0000000b"
    },
    {
      "instr No.": 3100,
      "instr_in": "0x00",
      "mem_addr": 3100,
      "mem_bias_in": "0xfffffff8",
      "mem_inp_in": "0xfffffff8",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff8",
      "mem_wgt_in": "0xfffffff8"
    },
    {
      "instr No.": 3101,
      "instr_in": "0x00",
      "mem_addr": 3101,
      "mem_bias_in": "0x00000002",
      "mem_inp_in": "0x00000002",
      "mem_mode": 3,
      "mem_uop_in": "0x00000002",
      "mem_wgt_in": "0x00000002"
    },
    {
      "instr No.": 3102,
      "instr_in": "0x00",
      "mem_addr": 3102,
      "mem_bias_in": "0xfffffff9",
      "mem_inp_in": "0xfffffff9",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff9",
      "mem_wgt_in": "0xfffffff9"
    },
    {
      "instr No.": 3103,
      "instr_in": "0x00",
      "mem_addr": 3103,
      "mem_bias_in": "0x00000003",
      "mem_inp_in": "0x00000003",
      "mem_mode": 3,
      "mem_uop_in": "0x00000003",
      "mem_wgt_in": "0x00000003"
    },
    {
      "instr No.": 3104,
      "instr_in": "0x00",
      "mem_addr": 3104,
      "mem_bias_in": "0x0000001a",
      "mem_inp_in": "0x0000001a",
      "mem_mode": 3,
      "mem_uop_in": "0x0000001a",
      "mem_wgt_in": "0x0000001a"
    },
    {
      "instr No.": 3105,
      "instr_in": "0x00",
      "mem_addr": 3105,
      "mem_bias_in": "0x00000006",
      "mem_inp_in": "0x00000006",
      "mem_mode": 3,
      "mem_uop_in": "0x00000006",
      "mem_wgt_in": "0x00000006"
    },
    {
      "instr No.": 3106,
      "instr_in": "0x00",
      "mem_addr": 3106,
      "mem_bias_in": "0xffffffeb",
      "mem_inp_in": "0xffffffeb",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffeb",
      "mem_wgt_in": "0xffffffeb"
    },
    {
      "instr No.": 3107,
      "instr_in": "0x00",
      "mem_addr": 3107,
      "mem_bias_in": "0xffffffe4",
      "mem_inp_in": "0xffffffe4",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe4",
      "mem_wgt_in": "0xffffffe4"
    },
    {
      "instr No.": 3108,
      "instr_in": "0x00",
      "mem_addr": 3108,
      "mem_bias_in": "0x00000016",
      "mem_inp_in": "0x00000016",
      "mem_mode": 3,
      "mem_uop_in": "0x00000016",
      "mem_wgt_in": "0x00000016"
    },
    {
      "instr No.": 3109,
      "instr_in": "0x00",
      "mem_addr": 3109,
      "mem_bias_in": "0xffffffea",
      "mem_inp_in": "0xffffffea",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffea",
      "mem_wgt_in": "0xffffffea"
    },
    {
      "instr No.": 3110,
      "instr_in": "0x00",
      "mem_addr": 3110,
      "mem_bias_in": "0x00000013",
      "mem_inp_in": "0x00000013",
      "mem_mode": 3,
      "mem_uop_in": "0x00000013",
      "mem_wgt_in": "0x00000013"
    },
    {
      "instr No.": 3111,
      "instr_in": "0x00",
      "mem_addr": 3111,
      "mem_bias_in": "0x00000017",
      "mem_inp_in": "0x00000017",
      "mem_mode": 3,
      "mem_uop_in": "0x00000017",
      "mem_wgt_in": "0x00000017"
    },
    {
      "instr No.": 3112,
      "instr_in": "0x00",
      "mem_addr": 3112,
      "mem_bias_in": "0xfffffff2",
      "mem_inp_in": "0xfffffff2",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff2",
      "mem_wgt_in": "0xfffffff2"
    },
    {
      "instr No.": 3113,
      "instr_in": "0x00",
      "mem_addr": 3113,
      "mem_bias_in": "0xffffffee",
      "mem_inp_in": "0xffffffee",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffee",
      "mem_wgt_in": "0xffffffee"
    },
    {
      "instr No.": 3114,
      "instr_in": "0x00",
      "mem_addr": 3114,
      "mem_bias_in": "0xffffffe4",
      "mem_inp_in": "0xffffffe4",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe4",
      "mem_wgt_in": "0xffffffe4"
    },
    {
      "instr No.": 3115,
      "instr_in": "0x00",
      "mem_addr": 3115,
      "mem_bias_in": "0xfffffffe",
      "mem_inp_in": "0xfffffffe",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffffe",
      "mem_wgt_in": "0xfffffffe"
    },
    {
      "instr No.": 3116,
      "instr_in": "0x00",
      "mem_addr": 3116,
      "mem_bias_in": "0xffffffeb",
      "mem_inp_in": "0xffffffeb",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffeb",
      "mem_wgt_in": "0xffffffeb"
    },
    {
      "instr No.": 3117,
      "instr_in": "0x00",
      "mem_addr": 3117,
      "mem_bias_in": "0x00000013",
      "mem_inp_in": "0x00000013",
      "mem_mode": 3,
      "mem_uop_in": "0x00000013",
      "mem_wgt_in": "0x00000013"
    },
    {
      "instr No.": 3118,
      "instr_in": "0x00",
      "mem_addr": 3118,
      "mem_bias_in": "0x00000018",
      "mem_inp_in": "0x00000018",
      "mem_mode": 3,
      "mem_uop_in": "0x00000018",
      "mem_wgt_in": "0x00000018"
    },
    {
      "instr No.": 3119,
      "instr_in": "0x00",
      "mem_addr": 3119,
      "mem_bias_in": "0xfffffff1",
      "mem_inp_in": "0xfffffff1",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff1",
      "mem_wgt_in": "0xfffffff1"
    },
    {
      "instr No.": 3120,
      "instr_in": "0x00",
      "mem_addr": 3120,
      "mem_bias_in": "0x00000005",
      "mem_inp_in": "0x00000005",
      "mem_mode": 3,
      "mem_uop_in": "0x00000005",
      "mem_wgt_in": "0x00000005"
    },
    {
      "instr No.": 3121,
      "instr_in": "0x00",
      "mem_addr": 3121,
      "mem_bias_in": "0xfffffffe",
      "mem_inp_in": "0xfffffffe",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffffe",
      "mem_wgt_in": "0xfffffffe"
    },
    {
      "instr No.": 3122,
      "instr_in": "0x00",
      "mem_addr": 3122,
      "mem_bias_in": "0xffffffe6",
      "mem_inp_in": "0xffffffe6",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe6",
      "mem_wgt_in": "0xffffffe6"
    },
    {
      "instr No.": 3123,
      "instr_in": "0x00",
      "mem_addr": 3123,
      "mem_bias_in": "0x0000000a",
      "mem_inp_in": "0x0000000a",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000a",
      "mem_wgt_in": "0x0000000a"
    },
    {
      "instr No.": 3124,
      "instr_in": "0x00",
      "mem_addr": 3124,
      "mem_bias_in": "0xffffffe6",
      "mem_inp_in": "0xffffffe6",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe6",
      "mem_wgt_in": "0xffffffe6"
    },
    {
      "instr No.": 3125,
      "instr_in": "0x00",
      "mem_addr": 3125,
      "mem_bias_in": "0x0000001d",
      "mem_inp_in": "0x0000001d",
      "mem_mode": 3,
      "mem_uop_in": "0x0000001d",
      "mem_wgt_in": "0x0000001d"
    },
    {
      "instr No.": 3126,
      "instr_in": "0x00",
      "mem_addr": 3126,
      "mem_bias_in": "0xfffffff3",
      "mem_inp_in": "0xfffffff3",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff3",
      "mem_wgt_in": "0xfffffff3"
    },
    {
      "instr No.": 3127,
      "instr_in": "0x00",
      "mem_addr": 3127,
      "mem_bias_in": "0xffffffe7",
      "mem_inp_in": "0xffffffe7",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe7",
      "mem_wgt_in": "0xffffffe7"
    },
    {
      "instr No.": 3128,
      "instr_in": "0x00",
      "mem_addr": 3128,
      "mem_bias_in": "0xffffffe2",
      "mem_inp_in": "0xffffffe2",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe2",
      "mem_wgt_in": "0xffffffe2"
    },
    {
      "instr No.": 3129,
      "instr_in": "0x00",
      "mem_addr": 3129,
      "mem_bias_in": "0x0000000c",
      "mem_inp_in": "0x0000000c",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000c",
      "mem_wgt_in": "0x0000000c"
    },
    {
      "instr No.": 3130,
      "instr_in": "0x00",
      "mem_addr": 3130,
      "mem_bias_in": "0x0000000b",
      "mem_inp_in": "0x0000000b",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000b",
      "mem_wgt_in": "0x0000000b"
    },
    {
      "instr No.": 3131,
      "instr_in": "0x00",
      "mem_addr": 3131,
      "mem_bias_in": "0xffffffe9",
      "mem_inp_in": "0xffffffe9",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe9",
      "mem_wgt_in": "0xffffffe9"
    },
    {
      "instr No.": 3132,
      "instr_in": "0x00",
      "mem_addr": 3132,
      "mem_bias_in": "0x00000015",
      "mem_inp_in": "0x00000015",
      "mem_mode": 3,
      "mem_uop_in": "0x00000015",
      "mem_wgt_in": "0x00000015"
    },
    {
      "instr No.": 3133,
      "instr_in": "0x00",
      "mem_addr": 3133,
      "mem_bias_in": "0xfffffff6",
      "mem_inp_in": "0xfffffff6",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff6",
      "mem_wgt_in": "0xfffffff6"
    },
    {
      "instr No.": 3134,
      "instr_in": "0x00",
      "mem_addr": 3134,
      "mem_bias_in": "0x0000000d",
      "mem_inp_in": "0x0000000d",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000d",
      "mem_wgt_in": "0x0000000d"
    },
    {
      "instr No.": 3135,
      "instr_in": "0x00",
      "mem_addr": 3135,
      "mem_bias_in": "0xfffffffe",
      "mem_inp_in": "0xfffffffe",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffffe",
      "mem_wgt_in": "0xfffffffe"
    },
    {
      "instr No.": 3136,
      "instr_in": "0x00",
      "mem_addr": 3136,
      "mem_bias_in": "0xfffffff4",
      "mem_inp_in": "0xfffffff4",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff4",
      "mem_wgt_in": "0xfffffff4"
    },
    {
      "instr No.": 3137,
      "instr_in": "0x00",
      "mem_addr": 3137,
      "mem_bias_in": "0xfffffffc",
      "mem_inp_in": "0xfffffffc",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffffc",
      "mem_wgt_in": "0xfffffffc"
    },
    {
      "instr No.": 3138,
      "instr_in": "0x00",
      "mem_addr": 3138,
      "mem_bias_in": "0xffffffe8",
      "mem_inp_in": "0xffffffe8",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe8",
      "mem_wgt_in": "0xffffffe8"
    },
    {
      "instr No.": 3139,
      "instr_in": "0x00",
      "mem_addr": 3139,
      "mem_bias_in": "0xffffffe2",
      "mem_inp_in": "0xffffffe2",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe2",
      "mem_wgt_in": "0xffffffe2"
    },
    {
      "instr No.": 3140,
      "instr_in": "0x00",
      "mem_addr": 3140,
      "mem_bias_in": "0xffffffe1",
      "mem_inp_in": "0xffffffe1",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe1",
      "mem_wgt_in": "0xffffffe1"
    },
    {
      "instr No.": 3141,
      "instr_in": "0x00",
      "mem_addr": 3141,
      "mem_bias_in": "0x00000017",
      "mem_inp_in": "0x00000017",
      "mem_mode": 3,
      "mem_uop_in": "0x00000017",
      "mem_wgt_in": "0x00000017"
    },
    {
      "instr No.": 3142,
      "instr_in": "0x00",
      "mem_addr": 3142,
      "mem_bias_in": "0x00000009",
      "mem_inp_in": "0x00000009",
      "mem_mode": 3,
      "mem_uop_in": "0x00000009",
      "mem_wgt_in": "0x00000009"
    },
    {
      "instr No.": 3143,
      "instr_in": "0x00",
      "mem_addr": 3143,
      "mem_bias_in": "0xffffffe6",
      "mem_inp_in": "0xffffffe6",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe6",
      "mem_wgt_in": "0xffffffe6"
    },
    {
      "instr No.": 3144,
      "instr_in": "0x00",
      "mem_addr": 3144,
      "mem_bias_in": "0x00000000",
      "mem_inp_in": "0x00000000",
      "mem_mode": 3,
      "mem_uop_in": "0x00000000",
      "mem_wgt_in": "0x00000000"
    },
    {
      "instr No.": 3145,
      "instr_in": "0x00",
      "mem_addr": 3145,
      "mem_bias_in": "0xfffffffd",
      "mem_inp_in": "0xfffffffd",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffffd",
      "mem_wgt_in": "0xfffffffd"
    },
    {
      "instr No.": 3146,
      "instr_in": "0x00",
      "mem_addr": 3146,
      "mem_bias_in": "0x00000010",
      "mem_inp_in": "0x00000010",
      "mem_mode": 3,
      "mem_uop_in": "0x00000010",
      "mem_wgt_in": "0x00000010"
    },
    {
      "instr No.": 3147,
      "instr_in": "0x00",
      "mem_addr": 3147,
      "mem_bias_in": "0xffffffee",
      "mem_inp_in": "0xffffffee",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffee",
      "mem_wgt_in": "0xffffffee"
    },
    {
      "instr No.": 3148,
      "instr_in": "0x00",
      "mem_addr": 3148,
      "mem_bias_in": "0x0000000d",
      "mem_inp_in": "0x0000000d",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000d",
      "mem_wgt_in": "0x0000000d"
    },
    {
      "instr No.": 3149,
      "instr_in": "0x00",
      "mem_addr": 3149,
      "mem_bias_in": "0x00000005",
      "mem_inp_in": "0x00000005",
      "mem_mode": 3,
      "mem_uop_in": "0x00000005",
      "mem_wgt_in": "0x00000005"
    },
    {
      "instr No.": 3150,
      "instr_in": "0x00",
      "mem_addr": 3150,
      "mem_bias_in": "0x00000006",
      "mem_inp_in": "0x00000006",
      "mem_mode": 3,
      "mem_uop_in": "0x00000006",
      "mem_wgt_in": "0x00000006"
    },
    {
      "instr No.": 3151,
      "instr_in": "0x00",
      "mem_addr": 3151,
      "mem_bias_in": "0xfffffffb",
      "mem_inp_in": "0xfffffffb",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffffb",
      "mem_wgt_in": "0xfffffffb"
    },
    {
      "instr No.": 3152,
      "instr_in": "0x00",
      "mem_addr": 3152,
      "mem_bias_in": "0xffffffeb",
      "mem_inp_in": "0xffffffeb",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffeb",
      "mem_wgt_in": "0xffffffeb"
    },
    {
      "instr No.": 3153,
      "instr_in": "0x00",
      "mem_addr": 3153,
      "mem_bias_in": "0x0000000a",
      "mem_inp_in": "0x0000000a",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000a",
      "mem_wgt_in": "0x0000000a"
    },
    {
      "instr No.": 3154,
      "instr_in": "0x00",
      "mem_addr": 3154,
      "mem_bias_in": "0x0000000f",
      "mem_inp_in": "0x0000000f",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000f",
      "mem_wgt_in": "0x0000000f"
    },
    {
      "instr No.": 3155,
      "instr_in": "0x00",
      "mem_addr": 3155,
      "mem_bias_in": "0xffffffed",
      "mem_inp_in": "0xffffffed",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffed",
      "mem_wgt_in": "0xffffffed"
    },
    {
      "instr No.": 3156,
      "instr_in": "0x00",
      "mem_addr": 3156,
      "mem_bias_in": "0xfffffffb",
      "mem_inp_in": "0xfffffffb",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffffb",
      "mem_wgt_in": "0xfffffffb"
    },
    {
      "instr No.": 3157,
      "instr_in": "0x00",
      "mem_addr": 3157,
      "mem_bias_in": "0x00000011",
      "mem_inp_in": "0x00000011",
      "mem_mode": 3,
      "mem_uop_in": "0x00000011",
      "mem_wgt_in": "0x00000011"
    },
    {
      "instr No.": 3158,
      "instr_in": "0x00",
      "mem_addr": 3158,
      "mem_bias_in": "0xffffffe0",
      "mem_inp_in": "0xffffffe0",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe0",
      "mem_wgt_in": "0xffffffe0"
    },
    {
      "instr No.": 3159,
      "instr_in": "0x00",
      "mem_addr": 3159,
      "mem_bias_in": "0x00000005",
      "mem_inp_in": "0x00000005",
      "mem_mode": 3,
      "mem_uop_in": "0x00000005",
      "mem_wgt_in": "0x00000005"
    },
    {
      "instr No.": 3160,
      "instr_in": "0x00",
      "mem_addr": 3160,
      "mem_bias_in": "0xfffffff2",
      "mem_inp_in": "0xfffffff2",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff2",
      "mem_wgt_in": "0xfffffff2"
    },
    {
      "instr No.": 3161,
      "instr_in": "0x00",
      "mem_addr": 3161,
      "mem_bias_in": "0xffffffeb",
      "mem_inp_in": "0xffffffeb",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffeb",
      "mem_wgt_in": "0xffffffeb"
    },
    {
      "instr No.": 3162,
      "instr_in": "0x00",
      "mem_addr": 3162,
      "mem_bias_in": "0xfffffff0",
      "mem_inp_in": "0xfffffff0",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff0",
      "mem_wgt_in": "0xfffffff0"
    },
    {
      "instr No.": 3163,
      "instr_in": "0x00",
      "mem_addr": 3163,
      "mem_bias_in": "0xffffffed",
      "mem_inp_in": "0xffffffed",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffed",
      "mem_wgt_in": "0xffffffed"
    },
    {
      "instr No.": 3164,
      "instr_in": "0x00",
      "mem_addr": 3164,
      "mem_bias_in": "0xffffffe7",
      "mem_inp_in": "0xffffffe7",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe7",
      "mem_wgt_in": "0xffffffe7"
    },
    {
      "instr No.": 3165,
      "instr_in": "0x00",
      "mem_addr": 3165,
      "mem_bias_in": "0x00000019",
      "mem_inp_in": "0x00000019",
      "mem_mode": 3,
      "mem_uop_in": "0x00000019",
      "mem_wgt_in": "0x00000019"
    },
    {
      "instr No.": 3166,
      "instr_in": "0x00",
      "mem_addr": 3166,
      "mem_bias_in": "0xffffffef",
      "mem_inp_in": "0xffffffef",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffef",
      "mem_wgt_in": "0xffffffef"
    },
    {
      "instr No.": 3167,
      "instr_in": "0x00",
      "mem_addr": 3167,
      "mem_bias_in": "0xfffffff9",
      "mem_inp_in": "0xfffffff9",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff9",
      "mem_wgt_in": "0xfffffff9"
    },
    {
      "instr No.": 3168,
      "instr_in": "0x00",
      "mem_addr": 3168,
      "mem_bias_in": "0xffffffef",
      "mem_inp_in": "0xffffffef",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffef",
      "mem_wgt_in": "0xffffffef"
    },
    {
      "instr No.": 3169,
      "instr_in": "0x00",
      "mem_addr": 3169,
      "mem_bias_in": "0xfffffff1",
      "mem_inp_in": "0xfffffff1",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff1",
      "mem_wgt_in": "0xfffffff1"
    },
    {
      "instr No.": 3170,
      "instr_in": "0x00",
      "mem_addr": 3170,
      "mem_bias_in": "0xfffffff8",
      "mem_inp_in": "0xfffffff8",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff8",
      "mem_wgt_in": "0xfffffff8"
    },
    {
      "instr No.": 3171,
      "instr_in": "0x00",
      "mem_addr": 3171,
      "mem_bias_in": "0xffffffea",
      "mem_inp_in": "0xffffffea",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffea",
      "mem_wgt_in": "0xffffffea"
    },
    {
      "instr No.": 3172,
      "instr_in": "0x00",
      "mem_addr": 3172,
      "mem_bias_in": "0xffffffea",
      "mem_inp_in": "0xffffffea",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffea",
      "mem_wgt_in": "0xffffffea"
    },
    {
      "instr No.": 3173,
      "instr_in": "0x00",
      "mem_addr": 3173,
      "mem_bias_in": "0x00000004",
      "mem_inp_in": "0x00000004",
      "mem_mode": 3,
      "mem_uop_in": "0x00000004",
      "mem_wgt_in": "0x00000004"
    },
    {
      "instr No.": 3174,
      "instr_in": "0x00",
      "mem_addr": 3174,
      "mem_bias_in": "0x00000006",
      "mem_inp_in": "0x00000006",
      "mem_mode": 3,
      "mem_uop_in": "0x00000006",
      "mem_wgt_in": "0x00000006"
    },
    {
      "instr No.": 3175,
      "instr_in": "0x00",
      "mem_addr": 3175,
      "mem_bias_in": "0xfffffff6",
      "mem_inp_in": "0xfffffff6",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff6",
      "mem_wgt_in": "0xfffffff6"
    },
    {
      "instr No.": 3176,
      "instr_in": "0x00",
      "mem_addr": 3176,
      "mem_bias_in": "0x0000001b",
      "mem_inp_in": "0x0000001b",
      "mem_mode": 3,
      "mem_uop_in": "0x0000001b",
      "mem_wgt_in": "0x0000001b"
    },
    {
      "instr No.": 3177,
      "instr_in": "0x00",
      "mem_addr": 3177,
      "mem_bias_in": "0xfffffffd",
      "mem_inp_in": "0xfffffffd",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffffd",
      "mem_wgt_in": "0xfffffffd"
    },
    {
      "instr No.": 3178,
      "instr_in": "0x00",
      "mem_addr": 3178,
      "mem_bias_in": "0xffffffe8",
      "mem_inp_in": "0xffffffe8",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe8",
      "mem_wgt_in": "0xffffffe8"
    },
    {
      "instr No.": 3179,
      "instr_in": "0x00",
      "mem_addr": 3179,
      "mem_bias_in": "0x00000009",
      "mem_inp_in": "0x00000009",
      "mem_mode": 3,
      "mem_uop_in": "0x00000009",
      "mem_wgt_in": "0x00000009"
    },
    {
      "instr No.": 3180,
      "instr_in": "0x00",
      "mem_addr": 3180,
      "mem_bias_in": "0xfffffff9",
      "mem_inp_in": "0xfffffff9",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff9",
      "mem_wgt_in": "0xfffffff9"
    },
    {
      "instr No.": 3181,
      "instr_in": "0x00",
      "mem_addr": 3181,
      "mem_bias_in": "0x00000009",
      "mem_inp_in": "0x00000009",
      "mem_mode": 3,
      "mem_uop_in": "0x00000009",
      "mem_wgt_in": "0x00000009"
    },
    {
      "instr No.": 3182,
      "instr_in": "0x00",
      "mem_addr": 3182,
      "mem_bias_in": "0xfffffff5",
      "mem_inp_in": "0xfffffff5",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff5",
      "mem_wgt_in": "0xfffffff5"
    },
    {
      "instr No.": 3183,
      "instr_in": "0x00",
      "mem_addr": 3183,
      "mem_bias_in": "0x00000009",
      "mem_inp_in": "0x00000009",
      "mem_mode": 3,
      "mem_uop_in": "0x00000009",
      "mem_wgt_in": "0x00000009"
    },
    {
      "instr No.": 3184,
      "instr_in": "0x00",
      "mem_addr": 3184,
      "mem_bias_in": "0x00000006",
      "mem_inp_in": "0x00000006",
      "mem_mode": 3,
      "mem_uop_in": "0x00000006",
      "mem_wgt_in": "0x00000006"
    },
    {
      "instr No.": 3185,
      "instr_in": "0x00",
      "mem_addr": 3185,
      "mem_bias_in": "0xfffffffa",
      "mem_inp_in": "0xfffffffa",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffffa",
      "mem_wgt_in": "0xfffffffa"
    },
    {
      "instr No.": 3186,
      "instr_in": "0x00",
      "mem_addr": 3186,
      "mem_bias_in": "0xffffffff",
      "mem_inp_in": "0xffffffff",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffff",
      "mem_wgt_in": "0xffffffff"
    },
    {
      "instr No.": 3187,
      "instr_in": "0x00",
      "mem_addr": 3187,
      "mem_bias_in": "0x0000001c",
      "mem_inp_in": "0x0000001c",
      "mem_mode": 3,
      "mem_uop_in": "0x0000001c",
      "mem_wgt_in": "0x0000001c"
    },
    {
      "instr No.": 3188,
      "instr_in": "0x00",
      "mem_addr": 3188,
      "mem_bias_in": "0xffffffe3",
      "mem_inp_in": "0xffffffe3",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe3",
      "mem_wgt_in": "0xffffffe3"
    },
    {
      "instr No.": 3189,
      "instr_in": "0x00",
      "mem_addr": 3189,
      "mem_bias_in": "0xffffffe9",
      "mem_inp_in": "0xffffffe9",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe9",
      "mem_wgt_in": "0xffffffe9"
    },
    {
      "instr No.": 3190,
      "instr_in": "0x00",
      "mem_addr": 3190,
      "mem_bias_in": "0x00000008",
      "mem_inp_in": "0x00000008",
      "mem_mode": 3,
      "mem_uop_in": "0x00000008",
      "mem_wgt_in": "0x00000008"
    },
    {
      "instr No.": 3191,
      "instr_in": "0x00",
      "mem_addr": 3191,
      "mem_bias_in": "0xffffffea",
      "mem_inp_in": "0xffffffea",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffea",
      "mem_wgt_in": "0xffffffea"
    },
    {
      "instr No.": 3192,
      "instr_in": "0x00",
      "mem_addr": 3192,
      "mem_bias_in": "0xffffffe1",
      "mem_inp_in": "0xffffffe1",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe1",
      "mem_wgt_in": "0xffffffe1"
    },
    {
      "instr No.": 3193,
      "instr_in": "0x00",
      "mem_addr": 3193,
      "mem_bias_in": "0x0000001e",
      "mem_inp_in": "0x0000001e",
      "mem_mode": 3,
      "mem_uop_in": "0x0000001e",
      "mem_wgt_in": "0x0000001e"
    },
    {
      "instr No.": 3194,
      "instr_in": "0x00",
      "mem_addr": 3194,
      "mem_bias_in": "0xfffffff6",
      "mem_inp_in": "0xfffffff6",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff6",
      "mem_wgt_in": "0xfffffff6"
    },
    {
      "instr No.": 3195,
      "instr_in": "0x00",
      "mem_addr": 3195,
      "mem_bias_in": "0xffffffe1",
      "mem_inp_in": "0xffffffe1",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe1",
      "mem_wgt_in": "0xffffffe1"
    },
    {
      "instr No.": 3196,
      "instr_in": "0x00",
      "mem_addr": 3196,
      "mem_bias_in": "0x00000016",
      "mem_inp_in": "0x00000016",
      "mem_mode": 3,
      "mem_uop_in": "0x00000016",
      "mem_wgt_in": "0x00000016"
    },
    {
      "instr No.": 3197,
      "instr_in": "0x00",
      "mem_addr": 3197,
      "mem_bias_in": "0xfffffff0",
      "mem_inp_in": "0xfffffff0",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff0",
      "mem_wgt_in": "0xfffffff0"
    },
    {
      "instr No.": 3198,
      "instr_in": "0x00",
      "mem_addr": 3198,
      "mem_bias_in": "0x00000006",
      "mem_inp_in": "0x00000006",
      "mem_mode": 3,
      "mem_uop_in": "0x00000006",
      "mem_wgt_in": "0x00000006"
    },
    {
      "instr No.": 3199,
      "instr_in": "0x00",
      "mem_addr": 3199,
      "mem_bias_in": "0xfffffffc",
      "mem_inp_in": "0xfffffffc",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffffc",
      "mem_wgt_in": "0xfffffffc"
    },
    {
      "instr No.": 3200,
      "instr_in": "0x00",
      "mem_addr": 3200,
      "mem_bias_in": "0xfffffff4",
      "mem_inp_in": "0xfffffff4",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff4",
      "mem_wgt_in": "0xfffffff4"
    },
    {
      "instr No.": 3201,
      "instr_in": "0x00",
      "mem_addr": 3201,
      "mem_bias_in": "0xffffffed",
      "mem_inp_in": "0xffffffed",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffed",
      "mem_wgt_in": "0xffffffed"
    },
    {
      "instr No.": 3202,
      "instr_in": "0x00",
      "mem_addr": 3202,
      "mem_bias_in": "0x00000002",
      "mem_inp_in": "0x00000002",
      "mem_mode": 3,
      "mem_uop_in": "0x00000002",
      "mem_wgt_in": "0x00000002"
    },
    {
      "instr No.": 3203,
      "instr_in": "0x00",
      "mem_addr": 3203,
      "mem_bias_in": "0x00000003",
      "mem_inp_in": "0x00000003",
      "mem_mode": 3,
      "mem_uop_in": "0x00000003",
      "mem_wgt_in": "0x00000003"
    },
    {
      "instr No.": 3204,
      "instr_in": "0x00",
      "mem_addr": 3204,
      "mem_bias_in": "0x0000001a",
      "mem_inp_in": "0x0000001a",
      "mem_mode": 3,
      "mem_uop_in": "0x0000001a",
      "mem_wgt_in": "0x0000001a"
    },
    {
      "instr No.": 3205,
      "instr_in": "0x00",
      "mem_addr": 3205,
      "mem_bias_in": "0xfffffff9",
      "mem_inp_in": "0xfffffff9",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff9",
      "mem_wgt_in": "0xfffffff9"
    },
    {
      "instr No.": 3206,
      "instr_in": "0x00",
      "mem_addr": 3206,
      "mem_bias_in": "0xfffffff3",
      "mem_inp_in": "0xfffffff3",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff3",
      "mem_wgt_in": "0xfffffff3"
    },
    {
      "instr No.": 3207,
      "instr_in": "0x00",
      "mem_addr": 3207,
      "mem_bias_in": "0x00000011",
      "mem_inp_in": "0x00000011",
      "mem_mode": 3,
      "mem_uop_in": "0x00000011",
      "mem_wgt_in": "0x00000011"
    },
    {
      "instr No.": 3208,
      "instr_in": "0x00",
      "mem_addr": 3208,
      "mem_bias_in": "0xffffffe9",
      "mem_inp_in": "0xffffffe9",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe9",
      "mem_wgt_in": "0xffffffe9"
    },
    {
      "instr No.": 3209,
      "instr_in": "0x00",
      "mem_addr": 3209,
      "mem_bias_in": "0xfffffff6",
      "mem_inp_in": "0xfffffff6",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff6",
      "mem_wgt_in": "0xfffffff6"
    },
    {
      "instr No.": 3210,
      "instr_in": "0x00",
      "mem_addr": 3210,
      "mem_bias_in": "0x00000015",
      "mem_inp_in": "0x00000015",
      "mem_mode": 3,
      "mem_uop_in": "0x00000015",
      "mem_wgt_in": "0x00000015"
    },
    {
      "instr No.": 3211,
      "instr_in": "0x00",
      "mem_addr": 3211,
      "mem_bias_in": "0x00000017",
      "mem_inp_in": "0x00000017",
      "mem_mode": 3,
      "mem_uop_in": "0x00000017",
      "mem_wgt_in": "0x00000017"
    },
    {
      "instr No.": 3212,
      "instr_in": "0x00",
      "mem_addr": 3212,
      "mem_bias_in": "0x00000015",
      "mem_inp_in": "0x00000015",
      "mem_mode": 3,
      "mem_uop_in": "0x00000015",
      "mem_wgt_in": "0x00000015"
    },
    {
      "instr No.": 3213,
      "instr_in": "0x00",
      "mem_addr": 3213,
      "mem_bias_in": "0xffffffe7",
      "mem_inp_in": "0xffffffe7",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe7",
      "mem_wgt_in": "0xffffffe7"
    },
    {
      "instr No.": 3214,
      "instr_in": "0x00",
      "mem_addr": 3214,
      "mem_bias_in": "0x0000000e",
      "mem_inp_in": "0x0000000e",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000e",
      "mem_wgt_in": "0x0000000e"
    },
    {
      "instr No.": 3215,
      "instr_in": "0x00",
      "mem_addr": 3215,
      "mem_bias_in": "0xffffffe3",
      "mem_inp_in": "0xffffffe3",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe3",
      "mem_wgt_in": "0xffffffe3"
    },
    {
      "instr No.": 3216,
      "instr_in": "0x00",
      "mem_addr": 3216,
      "mem_bias_in": "0xffffffff",
      "mem_inp_in": "0xffffffff",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffff",
      "mem_wgt_in": "0xffffffff"
    },
    {
      "instr No.": 3217,
      "instr_in": "0x00",
      "mem_addr": 3217,
      "mem_bias_in": "0x00000014",
      "mem_inp_in": "0x00000014",
      "mem_mode": 3,
      "mem_uop_in": "0x00000014",
      "mem_wgt_in": "0x00000014"
    },
    {
      "instr No.": 3218,
      "instr_in": "0x00",
      "mem_addr": 3218,
      "mem_bias_in": "0x0000001d",
      "mem_inp_in": "0x0000001d",
      "mem_mode": 3,
      "mem_uop_in": "0x0000001d",
      "mem_wgt_in": "0x0000001d"
    },
    {
      "instr No.": 3219,
      "instr_in": "0x00",
      "mem_addr": 3219,
      "mem_bias_in": "0xffffffe0",
      "mem_inp_in": "0xffffffe0",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe0",
      "mem_wgt_in": "0xffffffe0"
    },
    {
      "instr No.": 3220,
      "instr_in": "0x00",
      "mem_addr": 3220,
      "mem_bias_in": "0x00000006",
      "mem_inp_in": "0x00000006",
      "mem_mode": 3,
      "mem_uop_in": "0x00000006",
      "mem_wgt_in": "0x00000006"
    },
    {
      "instr No.": 3221,
      "instr_in": "0x00",
      "mem_addr": 3221,
      "mem_bias_in": "0xffffffed",
      "mem_inp_in": "0xffffffed",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffed",
      "mem_wgt_in": "0xffffffed"
    },
    {
      "instr No.": 3222,
      "instr_in": "0x00",
      "mem_addr": 3222,
      "mem_bias_in": "0x00000013",
      "mem_inp_in": "0x00000013",
      "mem_mode": 3,
      "mem_uop_in": "0x00000013",
      "mem_wgt_in": "0x00000013"
    },
    {
      "instr No.": 3223,
      "instr_in": "0x00",
      "mem_addr": 3223,
      "mem_bias_in": "0x0000001c",
      "mem_inp_in": "0x0000001c",
      "mem_mode": 3,
      "mem_uop_in": "0x0000001c",
      "mem_wgt_in": "0x0000001c"
    },
    {
      "instr No.": 3224,
      "instr_in": "0x00",
      "mem_addr": 3224,
      "mem_bias_in": "0x00000018",
      "mem_inp_in": "0x00000018",
      "mem_mode": 3,
      "mem_uop_in": "0x00000018",
      "mem_wgt_in": "0x00000018"
    },
    {
      "instr No.": 3225,
      "instr_in": "0x00",
      "mem_addr": 3225,
      "mem_bias_in": "0xffffffee",
      "mem_inp_in": "0xffffffee",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffee",
      "mem_wgt_in": "0xffffffee"
    },
    {
      "instr No.": 3226,
      "instr_in": "0x00",
      "mem_addr": 3226,
      "mem_bias_in": "0x00000004",
      "mem_inp_in": "0x00000004",
      "mem_mode": 3,
      "mem_uop_in": "0x00000004",
      "mem_wgt_in": "0x00000004"
    },
    {
      "instr No.": 3227,
      "instr_in": "0x00",
      "mem_addr": 3227,
      "mem_bias_in": "0x0000000c",
      "mem_inp_in": "0x0000000c",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000c",
      "mem_wgt_in": "0x0000000c"
    },
    {
      "instr No.": 3228,
      "instr_in": "0x00",
      "mem_addr": 3228,
      "mem_bias_in": "0x0000000a",
      "mem_inp_in": "0x0000000a",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000a",
      "mem_wgt_in": "0x0000000a"
    },
    {
      "instr No.": 3229,
      "instr_in": "0x00",
      "mem_addr": 3229,
      "mem_bias_in": "0x00000006",
      "mem_inp_in": "0x00000006",
      "mem_mode": 3,
      "mem_uop_in": "0x00000006",
      "mem_wgt_in": "0x00000006"
    },
    {
      "instr No.": 3230,
      "instr_in": "0x00",
      "mem_addr": 3230,
      "mem_bias_in": "0xfffffffa",
      "mem_inp_in": "0xfffffffa",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffffa",
      "mem_wgt_in": "0xfffffffa"
    },
    {
      "instr No.": 3231,
      "instr_in": "0x00",
      "mem_addr": 3231,
      "mem_bias_in": "0x00000010",
      "mem_inp_in": "0x00000010",
      "mem_mode": 3,
      "mem_uop_in": "0x00000010",
      "mem_wgt_in": "0x00000010"
    },
    {
      "instr No.": 3232,
      "instr_in": "0x00",
      "mem_addr": 3232,
      "mem_bias_in": "0xffffffec",
      "mem_inp_in": "0xffffffec",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffec",
      "mem_wgt_in": "0xffffffec"
    },
    {
      "instr No.": 3233,
      "instr_in": "0x00",
      "mem_addr": 3233,
      "mem_bias_in": "0xfffffff7",
      "mem_inp_in": "0xfffffff7",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff7",
      "mem_wgt_in": "0xfffffff7"
    },
    {
      "instr No.": 3234,
      "instr_in": "0x00",
      "mem_addr": 3234,
      "mem_bias_in": "0xffffffee",
      "mem_inp_in": "0xffffffee",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffee",
      "mem_wgt_in": "0xffffffee"
    },
    {
      "instr No.": 3235,
      "instr_in": "0x00",
      "mem_addr": 3235,
      "mem_bias_in": "0xfffffff5",
      "mem_inp_in": "0xfffffff5",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff5",
      "mem_wgt_in": "0xfffffff5"
    },
    {
      "instr No.": 3236,
      "instr_in": "0x00",
      "mem_addr": 3236,
      "mem_bias_in": "0x0000001a",
      "mem_inp_in": "0x0000001a",
      "mem_mode": 3,
      "mem_uop_in": "0x0000001a",
      "mem_wgt_in": "0x0000001a"
    },
    {
      "instr No.": 3237,
      "instr_in": "0x00",
      "mem_addr": 3237,
      "mem_bias_in": "0xfffffffd",
      "mem_inp_in": "0xfffffffd",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffffd",
      "mem_wgt_in": "0xfffffffd"
    },
    {
      "instr No.": 3238,
      "instr_in": "0x00",
      "mem_addr": 3238,
      "mem_bias_in": "0xfffffff7",
      "mem_inp_in": "0xfffffff7",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff7",
      "mem_wgt_in": "0xfffffff7"
    },
    {
      "instr No.": 3239,
      "instr_in": "0x00",
      "mem_addr": 3239,
      "mem_bias_in": "0xfffffffe",
      "mem_inp_in": "0xfffffffe",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffffe",
      "mem_wgt_in": "0xfffffffe"
    },
    {
      "instr No.": 3240,
      "instr_in": "0x00",
      "mem_addr": 3240,
      "mem_bias_in": "0x00000012",
      "mem_inp_in": "0x00000012",
      "mem_mode": 3,
      "mem_uop_in": "0x00000012",
      "mem_wgt_in": "0x00000012"
    },
    {
      "instr No.": 3241,
      "instr_in": "0x00",
      "mem_addr": 3241,
      "mem_bias_in": "0xffffffef",
      "mem_inp_in": "0xffffffef",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffef",
      "mem_wgt_in": "0xffffffef"
    },
    {
      "instr No.": 3242,
      "instr_in": "0x00",
      "mem_addr": 3242,
      "mem_bias_in": "0xffffffff",
      "mem_inp_in": "0xffffffff",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffff",
      "mem_wgt_in": "0xffffffff"
    },
    {
      "instr No.": 3243,
      "instr_in": "0x00",
      "mem_addr": 3243,
      "mem_bias_in": "0xffffffe1",
      "mem_inp_in": "0xffffffe1",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe1",
      "mem_wgt_in": "0xffffffe1"
    },
    {
      "instr No.": 3244,
      "instr_in": "0x00",
      "mem_addr": 3244,
      "mem_bias_in": "0x0000000a",
      "mem_inp_in": "0x0000000a",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000a",
      "mem_wgt_in": "0x0000000a"
    },
    {
      "instr No.": 3245,
      "instr_in": "0x00",
      "mem_addr": 3245,
      "mem_bias_in": "0xffffffe7",
      "mem_inp_in": "0xffffffe7",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe7",
      "mem_wgt_in": "0xffffffe7"
    },
    {
      "instr No.": 3246,
      "instr_in": "0x00",
      "mem_addr": 3246,
      "mem_bias_in": "0xfffffff8",
      "mem_inp_in": "0xfffffff8",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff8",
      "mem_wgt_in": "0xfffffff8"
    },
    {
      "instr No.": 3247,
      "instr_in": "0x00",
      "mem_addr": 3247,
      "mem_bias_in": "0x00000012",
      "mem_inp_in": "0x00000012",
      "mem_mode": 3,
      "mem_uop_in": "0x00000012",
      "mem_wgt_in": "0x00000012"
    },
    {
      "instr No.": 3248,
      "instr_in": "0x00",
      "mem_addr": 3248,
      "mem_bias_in": "0xffffffff",
      "mem_inp_in": "0xffffffff",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffff",
      "mem_wgt_in": "0xffffffff"
    },
    {
      "instr No.": 3249,
      "instr_in": "0x00",
      "mem_addr": 3249,
      "mem_bias_in": "0xffffffe1",
      "mem_inp_in": "0xffffffe1",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe1",
      "mem_wgt_in": "0xffffffe1"
    },
    {
      "instr No.": 3250,
      "instr_in": "0x00",
      "mem_addr": 3250,
      "mem_bias_in": "0x00000012",
      "mem_inp_in": "0x00000012",
      "mem_mode": 3,
      "mem_uop_in": "0x00000012",
      "mem_wgt_in": "0x00000012"
    },
    {
      "instr No.": 3251,
      "instr_in": "0x00",
      "mem_addr": 3251,
      "mem_bias_in": "0x00000002",
      "mem_inp_in": "0x00000002",
      "mem_mode": 3,
      "mem_uop_in": "0x00000002",
      "mem_wgt_in": "0x00000002"
    },
    {
      "instr No.": 3252,
      "instr_in": "0x00",
      "mem_addr": 3252,
      "mem_bias_in": "0x0000000b",
      "mem_inp_in": "0x0000000b",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000b",
      "mem_wgt_in": "0x0000000b"
    },
    {
      "instr No.": 3253,
      "instr_in": "0x00",
      "mem_addr": 3253,
      "mem_bias_in": "0xffffffe4",
      "mem_inp_in": "0xffffffe4",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe4",
      "mem_wgt_in": "0xffffffe4"
    },
    {
      "instr No.": 3254,
      "instr_in": "0x00",
      "mem_addr": 3254,
      "mem_bias_in": "0xffffffea",
      "mem_inp_in": "0xffffffea",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffea",
      "mem_wgt_in": "0xffffffea"
    },
    {
      "instr No.": 3255,
      "instr_in": "0x00",
      "mem_addr": 3255,
      "mem_bias_in": "0xffffffe5",
      "mem_inp_in": "0xffffffe5",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe5",
      "mem_wgt_in": "0xffffffe5"
    },
    {
      "instr No.": 3256,
      "instr_in": "0x00",
      "mem_addr": 3256,
      "mem_bias_in": "0xfffffffe",
      "mem_inp_in": "0xfffffffe",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffffe",
      "mem_wgt_in": "0xfffffffe"
    },
    {
      "instr No.": 3257,
      "instr_in": "0x00",
      "mem_addr": 3257,
      "mem_bias_in": "0xffffffe3",
      "mem_inp_in": "0xffffffe3",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe3",
      "mem_wgt_in": "0xffffffe3"
    },
    {
      "instr No.": 3258,
      "instr_in": "0x00",
      "mem_addr": 3258,
      "mem_bias_in": "0x00000002",
      "mem_inp_in": "0x00000002",
      "mem_mode": 3,
      "mem_uop_in": "0x00000002",
      "mem_wgt_in": "0x00000002"
    },
    {
      "instr No.": 3259,
      "instr_in": "0x00",
      "mem_addr": 3259,
      "mem_bias_in": "0xfffffff7",
      "mem_inp_in": "0xfffffff7",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff7",
      "mem_wgt_in": "0xfffffff7"
    },
    {
      "instr No.": 3260,
      "instr_in": "0x00",
      "mem_addr": 3260,
      "mem_bias_in": "0xffffffeb",
      "mem_inp_in": "0xffffffeb",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffeb",
      "mem_wgt_in": "0xffffffeb"
    },
    {
      "instr No.": 3261,
      "instr_in": "0x00",
      "mem_addr": 3261,
      "mem_bias_in": "0xffffffe1",
      "mem_inp_in": "0xffffffe1",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe1",
      "mem_wgt_in": "0xffffffe1"
    },
    {
      "instr No.": 3262,
      "instr_in": "0x00",
      "mem_addr": 3262,
      "mem_bias_in": "0xfffffff4",
      "mem_inp_in": "0xfffffff4",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff4",
      "mem_wgt_in": "0xfffffff4"
    },
    {
      "instr No.": 3263,
      "instr_in": "0x00",
      "mem_addr": 3263,
      "mem_bias_in": "0xfffffffb",
      "mem_inp_in": "0xfffffffb",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffffb",
      "mem_wgt_in": "0xfffffffb"
    },
    {
      "instr No.": 3264,
      "instr_in": "0x00",
      "mem_addr": 3264,
      "mem_bias_in": "0xfffffffd",
      "mem_inp_in": "0xfffffffd",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffffd",
      "mem_wgt_in": "0xfffffffd"
    },
    {
      "instr No.": 3265,
      "instr_in": "0x00",
      "mem_addr": 3265,
      "mem_bias_in": "0x00000019",
      "mem_inp_in": "0x00000019",
      "mem_mode": 3,
      "mem_uop_in": "0x00000019",
      "mem_wgt_in": "0x00000019"
    },
    {
      "instr No.": 3266,
      "instr_in": "0x00",
      "mem_addr": 3266,
      "mem_bias_in": "0xffffffe5",
      "mem_inp_in": "0xffffffe5",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe5",
      "mem_wgt_in": "0xffffffe5"
    },
    {
      "instr No.": 3267,
      "instr_in": "0x00",
      "mem_addr": 3267,
      "mem_bias_in": "0x00000008",
      "mem_inp_in": "0x00000008",
      "mem_mode": 3,
      "mem_uop_in": "0x00000008",
      "mem_wgt_in": "0x00000008"
    },
    {
      "instr No.": 3268,
      "instr_in": "0x00",
      "mem_addr": 3268,
      "mem_bias_in": "0x00000010",
      "mem_inp_in": "0x00000010",
      "mem_mode": 3,
      "mem_uop_in": "0x00000010",
      "mem_wgt_in": "0x00000010"
    },
    {
      "instr No.": 3269,
      "instr_in": "0x00",
      "mem_addr": 3269,
      "mem_bias_in": "0x00000019",
      "mem_inp_in": "0x00000019",
      "mem_mode": 3,
      "mem_uop_in": "0x00000019",
      "mem_wgt_in": "0x00000019"
    },
    {
      "instr No.": 3270,
      "instr_in": "0x00",
      "mem_addr": 3270,
      "mem_bias_in": "0xfffffffa",
      "mem_inp_in": "0xfffffffa",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffffa",
      "mem_wgt_in": "0xfffffffa"
    },
    {
      "instr No.": 3271,
      "instr_in": "0x00",
      "mem_addr": 3271,
      "mem_bias_in": "0x00000005",
      "mem_inp_in": "0x00000005",
      "mem_mode": 3,
      "mem_uop_in": "0x00000005",
      "mem_wgt_in": "0x00000005"
    },
    {
      "instr No.": 3272,
      "instr_in": "0x00",
      "mem_addr": 3272,
      "mem_bias_in": "0x00000000",
      "mem_inp_in": "0x00000000",
      "mem_mode": 3,
      "mem_uop_in": "0x00000000",
      "mem_wgt_in": "0x00000000"
    },
    {
      "instr No.": 3273,
      "instr_in": "0x00",
      "mem_addr": 3273,
      "mem_bias_in": "0xfffffff1",
      "mem_inp_in": "0xfffffff1",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff1",
      "mem_wgt_in": "0xfffffff1"
    },
    {
      "instr No.": 3274,
      "instr_in": "0x00",
      "mem_addr": 3274,
      "mem_bias_in": "0x0000000c",
      "mem_inp_in": "0x0000000c",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000c",
      "mem_wgt_in": "0x0000000c"
    },
    {
      "instr No.": 3275,
      "instr_in": "0x00",
      "mem_addr": 3275,
      "mem_bias_in": "0xffffffee",
      "mem_inp_in": "0xffffffee",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffee",
      "mem_wgt_in": "0xffffffee"
    },
    {
      "instr No.": 3276,
      "instr_in": "0x00",
      "mem_addr": 3276,
      "mem_bias_in": "0x00000000",
      "mem_inp_in": "0x00000000",
      "mem_mode": 3,
      "mem_uop_in": "0x00000000",
      "mem_wgt_in": "0x00000000"
    },
    {
      "instr No.": 3277,
      "instr_in": "0x00",
      "mem_addr": 3277,
      "mem_bias_in": "0x00000010",
      "mem_inp_in": "0x00000010",
      "mem_mode": 3,
      "mem_uop_in": "0x00000010",
      "mem_wgt_in": "0x00000010"
    },
    {
      "instr No.": 3278,
      "instr_in": "0x00",
      "mem_addr": 3278,
      "mem_bias_in": "0x0000001c",
      "mem_inp_in": "0x0000001c",
      "mem_mode": 3,
      "mem_uop_in": "0x0000001c",
      "mem_wgt_in": "0x0000001c"
    },
    {
      "instr No.": 3279,
      "instr_in": "0x00",
      "mem_addr": 3279,
      "mem_bias_in": "0x0000001d",
      "mem_inp_in": "0x0000001d",
      "mem_mode": 3,
      "mem_uop_in": "0x0000001d",
      "mem_wgt_in": "0x0000001d"
    },
    {
      "instr No.": 3280,
      "instr_in": "0x00",
      "mem_addr": 3280,
      "mem_bias_in": "0xffffffec",
      "mem_inp_in": "0xffffffec",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffec",
      "mem_wgt_in": "0xffffffec"
    },
    {
      "instr No.": 3281,
      "instr_in": "0x00",
      "mem_addr": 3281,
      "mem_bias_in": "0xffffffe8",
      "mem_inp_in": "0xffffffe8",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe8",
      "mem_wgt_in": "0xffffffe8"
    },
    {
      "instr No.": 3282,
      "instr_in": "0x00",
      "mem_addr": 3282,
      "mem_bias_in": "0x00000005",
      "mem_inp_in": "0x00000005",
      "mem_mode": 3,
      "mem_uop_in": "0x00000005",
      "mem_wgt_in": "0x00000005"
    },
    {
      "instr No.": 3283,
      "instr_in": "0x00",
      "mem_addr": 3283,
      "mem_bias_in": "0x00000009",
      "mem_inp_in": "0x00000009",
      "mem_mode": 3,
      "mem_uop_in": "0x00000009",
      "mem_wgt_in": "0x00000009"
    },
    {
      "instr No.": 3284,
      "instr_in": "0x00",
      "mem_addr": 3284,
      "mem_bias_in": "0x0000001c",
      "mem_inp_in": "0x0000001c",
      "mem_mode": 3,
      "mem_uop_in": "0x0000001c",
      "mem_wgt_in": "0x0000001c"
    },
    {
      "instr No.": 3285,
      "instr_in": "0x00",
      "mem_addr": 3285,
      "mem_bias_in": "0x00000017",
      "mem_inp_in": "0x00000017",
      "mem_mode": 3,
      "mem_uop_in": "0x00000017",
      "mem_wgt_in": "0x00000017"
    },
    {
      "instr No.": 3286,
      "instr_in": "0x00",
      "mem_addr": 3286,
      "mem_bias_in": "0xfffffff5",
      "mem_inp_in": "0xfffffff5",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff5",
      "mem_wgt_in": "0xfffffff5"
    },
    {
      "instr No.": 3287,
      "instr_in": "0x00",
      "mem_addr": 3287,
      "mem_bias_in": "0x0000000c",
      "mem_inp_in": "0x0000000c",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000c",
      "mem_wgt_in": "0x0000000c"
    },
    {
      "instr No.": 3288,
      "instr_in": "0x00",
      "mem_addr": 3288,
      "mem_bias_in": "0xfffffffd",
      "mem_inp_in": "0xfffffffd",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffffd",
      "mem_wgt_in": "0xfffffffd"
    },
    {
      "instr No.": 3289,
      "instr_in": "0x00",
      "mem_addr": 3289,
      "mem_bias_in": "0x00000004",
      "mem_inp_in": "0x00000004",
      "mem_mode": 3,
      "mem_uop_in": "0x00000004",
      "mem_wgt_in": "0x00000004"
    },
    {
      "instr No.": 3290,
      "instr_in": "0x00",
      "mem_addr": 3290,
      "mem_bias_in": "0x00000019",
      "mem_inp_in": "0x00000019",
      "mem_mode": 3,
      "mem_uop_in": "0x00000019",
      "mem_wgt_in": "0x00000019"
    },
    {
      "instr No.": 3291,
      "instr_in": "0x00",
      "mem_addr": 3291,
      "mem_bias_in": "0xffffffe8",
      "mem_inp_in": "0xffffffe8",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe8",
      "mem_wgt_in": "0xffffffe8"
    },
    {
      "instr No.": 3292,
      "instr_in": "0x00",
      "mem_addr": 3292,
      "mem_bias_in": "0xffffffe0",
      "mem_inp_in": "0xffffffe0",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe0",
      "mem_wgt_in": "0xffffffe0"
    },
    {
      "instr No.": 3293,
      "instr_in": "0x00",
      "mem_addr": 3293,
      "mem_bias_in": "0x0000000a",
      "mem_inp_in": "0x0000000a",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000a",
      "mem_wgt_in": "0x0000000a"
    },
    {
      "instr No.": 3294,
      "instr_in": "0x00",
      "mem_addr": 3294,
      "mem_bias_in": "0x0000001c",
      "mem_inp_in": "0x0000001c",
      "mem_mode": 3,
      "mem_uop_in": "0x0000001c",
      "mem_wgt_in": "0x0000001c"
    },
    {
      "instr No.": 3295,
      "instr_in": "0x00",
      "mem_addr": 3295,
      "mem_bias_in": "0x00000007",
      "mem_inp_in": "0x00000007",
      "mem_mode": 3,
      "mem_uop_in": "0x00000007",
      "mem_wgt_in": "0x00000007"
    },
    {
      "instr No.": 3296,
      "instr_in": "0x00",
      "mem_addr": 3296,
      "mem_bias_in": "0x00000010",
      "mem_inp_in": "0x00000010",
      "mem_mode": 3,
      "mem_uop_in": "0x00000010",
      "mem_wgt_in": "0x00000010"
    },
    {
      "instr No.": 3297,
      "instr_in": "0x00",
      "mem_addr": 3297,
      "mem_bias_in": "0x00000018",
      "mem_inp_in": "0x00000018",
      "mem_mode": 3,
      "mem_uop_in": "0x00000018",
      "mem_wgt_in": "0x00000018"
    },
    {
      "instr No.": 3298,
      "instr_in": "0x00",
      "mem_addr": 3298,
      "mem_bias_in": "0x0000000f",
      "mem_inp_in": "0x0000000f",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000f",
      "mem_wgt_in": "0x0000000f"
    },
    {
      "instr No.": 3299,
      "instr_in": "0x00",
      "mem_addr": 3299,
      "mem_bias_in": "0x00000005",
      "mem_inp_in": "0x00000005",
      "mem_mode": 3,
      "mem_uop_in": "0x00000005",
      "mem_wgt_in": "0x00000005"
    },
    {
      "instr No.": 3300,
      "instr_in": "0x00",
      "mem_addr": 3300,
      "mem_bias_in": "0xffffffe5",
      "mem_inp_in": "0xffffffe5",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe5",
      "mem_wgt_in": "0xffffffe5"
    },
    {
      "instr No.": 3301,
      "instr_in": "0x00",
      "mem_addr": 3301,
      "mem_bias_in": "0x00000015",
      "mem_inp_in": "0x00000015",
      "mem_mode": 3,
      "mem_uop_in": "0x00000015",
      "mem_wgt_in": "0x00000015"
    },
    {
      "instr No.": 3302,
      "instr_in": "0x00",
      "mem_addr": 3302,
      "mem_bias_in": "0xffffffe5",
      "mem_inp_in": "0xffffffe5",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe5",
      "mem_wgt_in": "0xffffffe5"
    },
    {
      "instr No.": 3303,
      "instr_in": "0x00",
      "mem_addr": 3303,
      "mem_bias_in": "0xffffffee",
      "mem_inp_in": "0xffffffee",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffee",
      "mem_wgt_in": "0xffffffee"
    },
    {
      "instr No.": 3304,
      "instr_in": "0x00",
      "mem_addr": 3304,
      "mem_bias_in": "0x0000001a",
      "mem_inp_in": "0x0000001a",
      "mem_mode": 3,
      "mem_uop_in": "0x0000001a",
      "mem_wgt_in": "0x0000001a"
    },
    {
      "instr No.": 3305,
      "instr_in": "0x00",
      "mem_addr": 3305,
      "mem_bias_in": "0x00000004",
      "mem_inp_in": "0x00000004",
      "mem_mode": 3,
      "mem_uop_in": "0x00000004",
      "mem_wgt_in": "0x00000004"
    },
    {
      "instr No.": 3306,
      "instr_in": "0x00",
      "mem_addr": 3306,
      "mem_bias_in": "0xffffffe7",
      "mem_inp_in": "0xffffffe7",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe7",
      "mem_wgt_in": "0xffffffe7"
    },
    {
      "instr No.": 3307,
      "instr_in": "0x00",
      "mem_addr": 3307,
      "mem_bias_in": "0x00000006",
      "mem_inp_in": "0x00000006",
      "mem_mode": 3,
      "mem_uop_in": "0x00000006",
      "mem_wgt_in": "0x00000006"
    },
    {
      "instr No.": 3308,
      "instr_in": "0x00",
      "mem_addr": 3308,
      "mem_bias_in": "0x0000001f",
      "mem_inp_in": "0x0000001f",
      "mem_mode": 3,
      "mem_uop_in": "0x0000001f",
      "mem_wgt_in": "0x0000001f"
    },
    {
      "instr No.": 3309,
      "instr_in": "0x00",
      "mem_addr": 3309,
      "mem_bias_in": "0xffffffeb",
      "mem_inp_in": "0xffffffeb",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffeb",
      "mem_wgt_in": "0xffffffeb"
    },
    {
      "instr No.": 3310,
      "instr_in": "0x00",
      "mem_addr": 3310,
      "mem_bias_in": "0xffffffe1",
      "mem_inp_in": "0xffffffe1",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe1",
      "mem_wgt_in": "0xffffffe1"
    },
    {
      "instr No.": 3311,
      "instr_in": "0x00",
      "mem_addr": 3311,
      "mem_bias_in": "0x0000000c",
      "mem_inp_in": "0x0000000c",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000c",
      "mem_wgt_in": "0x0000000c"
    },
    {
      "instr No.": 3312,
      "instr_in": "0x00",
      "mem_addr": 3312,
      "mem_bias_in": "0xffffffef",
      "mem_inp_in": "0xffffffef",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffef",
      "mem_wgt_in": "0xffffffef"
    },
    {
      "instr No.": 3313,
      "instr_in": "0x00",
      "mem_addr": 3313,
      "mem_bias_in": "0xfffffff2",
      "mem_inp_in": "0xfffffff2",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff2",
      "mem_wgt_in": "0xfffffff2"
    },
    {
      "instr No.": 3314,
      "instr_in": "0x00",
      "mem_addr": 3314,
      "mem_bias_in": "0x0000001f",
      "mem_inp_in": "0x0000001f",
      "mem_mode": 3,
      "mem_uop_in": "0x0000001f",
      "mem_wgt_in": "0x0000001f"
    },
    {
      "instr No.": 3315,
      "instr_in": "0x00",
      "mem_addr": 3315,
      "mem_bias_in": "0xfffffffd",
      "mem_inp_in": "0xfffffffd",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffffd",
      "mem_wgt_in": "0xfffffffd"
    },
    {
      "instr No.": 3316,
      "instr_in": "0x00",
      "mem_addr": 3316,
      "mem_bias_in": "0xffffffe0",
      "mem_inp_in": "0xffffffe0",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe0",
      "mem_wgt_in": "0xffffffe0"
    },
    {
      "instr No.": 3317,
      "instr_in": "0x00",
      "mem_addr": 3317,
      "mem_bias_in": "0x0000000d",
      "mem_inp_in": "0x0000000d",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000d",
      "mem_wgt_in": "0x0000000d"
    },
    {
      "instr No.": 3318,
      "instr_in": "0x00",
      "mem_addr": 3318,
      "mem_bias_in": "0x0000001a",
      "mem_inp_in": "0x0000001a",
      "mem_mode": 3,
      "mem_uop_in": "0x0000001a",
      "mem_wgt_in": "0x0000001a"
    },
    {
      "instr No.": 3319,
      "instr_in": "0x00",
      "mem_addr": 3319,
      "mem_bias_in": "0x0000001a",
      "mem_inp_in": "0x0000001a",
      "mem_mode": 3,
      "mem_uop_in": "0x0000001a",
      "mem_wgt_in": "0x0000001a"
    },
    {
      "instr No.": 3320,
      "instr_in": "0x00",
      "mem_addr": 3320,
      "mem_bias_in": "0xfffffffc",
      "mem_inp_in": "0xfffffffc",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffffc",
      "mem_wgt_in": "0xfffffffc"
    },
    {
      "instr No.": 3321,
      "instr_in": "0x00",
      "mem_addr": 3321,
      "mem_bias_in": "0x0000001a",
      "mem_inp_in": "0x0000001a",
      "mem_mode": 3,
      "mem_uop_in": "0x0000001a",
      "mem_wgt_in": "0x0000001a"
    },
    {
      "instr No.": 3322,
      "instr_in": "0x00",
      "mem_addr": 3322,
      "mem_bias_in": "0xfffffff1",
      "mem_inp_in": "0xfffffff1",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff1",
      "mem_wgt_in": "0xfffffff1"
    },
    {
      "instr No.": 3323,
      "instr_in": "0x00",
      "mem_addr": 3323,
      "mem_bias_in": "0xffffffe9",
      "mem_inp_in": "0xffffffe9",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe9",
      "mem_wgt_in": "0xffffffe9"
    },
    {
      "instr No.": 3324,
      "instr_in": "0x00",
      "mem_addr": 3324,
      "mem_bias_in": "0x00000013",
      "mem_inp_in": "0x00000013",
      "mem_mode": 3,
      "mem_uop_in": "0x00000013",
      "mem_wgt_in": "0x00000013"
    },
    {
      "instr No.": 3325,
      "instr_in": "0x00",
      "mem_addr": 3325,
      "mem_bias_in": "0x00000009",
      "mem_inp_in": "0x00000009",
      "mem_mode": 3,
      "mem_uop_in": "0x00000009",
      "mem_wgt_in": "0x00000009"
    },
    {
      "instr No.": 3326,
      "instr_in": "0x00",
      "mem_addr": 3326,
      "mem_bias_in": "0x00000019",
      "mem_inp_in": "0x00000019",
      "mem_mode": 3,
      "mem_uop_in": "0x00000019",
      "mem_wgt_in": "0x00000019"
    },
    {
      "instr No.": 3327,
      "instr_in": "0x00",
      "mem_addr": 3327,
      "mem_bias_in": "0xfffffffb",
      "mem_inp_in": "0xfffffffb",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffffb",
      "mem_wgt_in": "0xfffffffb"
    },
    {
      "instr No.": 3328,
      "instr_in": "0x00",
      "mem_addr": 3328,
      "mem_bias_in": "0x0000000d",
      "mem_inp_in": "0x0000000d",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000d",
      "mem_wgt_in": "0x0000000d"
    },
    {
      "instr No.": 3329,
      "instr_in": "0x00",
      "mem_addr": 3329,
      "mem_bias_in": "0xffffffff",
      "mem_inp_in": "0xffffffff",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffff",
      "mem_wgt_in": "0xffffffff"
    },
    {
      "instr No.": 3330,
      "instr_in": "0x00",
      "mem_addr": 3330,
      "mem_bias_in": "0x00000013",
      "mem_inp_in": "0x00000013",
      "mem_mode": 3,
      "mem_uop_in": "0x00000013",
      "mem_wgt_in": "0x00000013"
    },
    {
      "instr No.": 3331,
      "instr_in": "0x00",
      "mem_addr": 3331,
      "mem_bias_in": "0xfffffff3",
      "mem_inp_in": "0xfffffff3",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff3",
      "mem_wgt_in": "0xfffffff3"
    },
    {
      "instr No.": 3332,
      "instr_in": "0x00",
      "mem_addr": 3332,
      "mem_bias_in": "0x00000001",
      "mem_inp_in": "0x00000001",
      "mem_mode": 3,
      "mem_uop_in": "0x00000001",
      "mem_wgt_in": "0x00000001"
    },
    {
      "instr No.": 3333,
      "instr_in": "0x00",
      "mem_addr": 3333,
      "mem_bias_in": "0xfffffff8",
      "mem_inp_in": "0xfffffff8",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff8",
      "mem_wgt_in": "0xfffffff8"
    },
    {
      "instr No.": 3334,
      "instr_in": "0x00",
      "mem_addr": 3334,
      "mem_bias_in": "0xffffffe0",
      "mem_inp_in": "0xffffffe0",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe0",
      "mem_wgt_in": "0xffffffe0"
    },
    {
      "instr No.": 3335,
      "instr_in": "0x00",
      "mem_addr": 3335,
      "mem_bias_in": "0x00000001",
      "mem_inp_in": "0x00000001",
      "mem_mode": 3,
      "mem_uop_in": "0x00000001",
      "mem_wgt_in": "0x00000001"
    },
    {
      "instr No.": 3336,
      "instr_in": "0x00",
      "mem_addr": 3336,
      "mem_bias_in": "0x00000008",
      "mem_inp_in": "0x00000008",
      "mem_mode": 3,
      "mem_uop_in": "0x00000008",
      "mem_wgt_in": "0x00000008"
    },
    {
      "instr No.": 3337,
      "instr_in": "0x00",
      "mem_addr": 3337,
      "mem_bias_in": "0xffffffef",
      "mem_inp_in": "0xffffffef",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffef",
      "mem_wgt_in": "0xffffffef"
    },
    {
      "instr No.": 3338,
      "instr_in": "0x00",
      "mem_addr": 3338,
      "mem_bias_in": "0xfffffff5",
      "mem_inp_in": "0xfffffff5",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff5",
      "mem_wgt_in": "0xfffffff5"
    },
    {
      "instr No.": 3339,
      "instr_in": "0x00",
      "mem_addr": 3339,
      "mem_bias_in": "0xfffffff1",
      "mem_inp_in": "0xfffffff1",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff1",
      "mem_wgt_in": "0xfffffff1"
    },
    {
      "instr No.": 3340,
      "instr_in": "0x00",
      "mem_addr": 3340,
      "mem_bias_in": "0x0000000f",
      "mem_inp_in": "0x0000000f",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000f",
      "mem_wgt_in": "0x0000000f"
    },
    {
      "instr No.": 3341,
      "instr_in": "0x00",
      "mem_addr": 3341,
      "mem_bias_in": "0xffffffff",
      "mem_inp_in": "0xffffffff",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffff",
      "mem_wgt_in": "0xffffffff"
    },
    {
      "instr No.": 3342,
      "instr_in": "0x00",
      "mem_addr": 3342,
      "mem_bias_in": "0xfffffff0",
      "mem_inp_in": "0xfffffff0",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff0",
      "mem_wgt_in": "0xfffffff0"
    },
    {
      "instr No.": 3343,
      "instr_in": "0x00",
      "mem_addr": 3343,
      "mem_bias_in": "0xffffffe7",
      "mem_inp_in": "0xffffffe7",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe7",
      "mem_wgt_in": "0xffffffe7"
    },
    {
      "instr No.": 3344,
      "instr_in": "0x00",
      "mem_addr": 3344,
      "mem_bias_in": "0xfffffff0",
      "mem_inp_in": "0xfffffff0",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff0",
      "mem_wgt_in": "0xfffffff0"
    },
    {
      "instr No.": 3345,
      "instr_in": "0x00",
      "mem_addr": 3345,
      "mem_bias_in": "0x00000007",
      "mem_inp_in": "0x00000007",
      "mem_mode": 3,
      "mem_uop_in": "0x00000007",
      "mem_wgt_in": "0x00000007"
    },
    {
      "instr No.": 3346,
      "instr_in": "0x00",
      "mem_addr": 3346,
      "mem_bias_in": "0x00000007",
      "mem_inp_in": "0x00000007",
      "mem_mode": 3,
      "mem_uop_in": "0x00000007",
      "mem_wgt_in": "0x00000007"
    },
    {
      "instr No.": 3347,
      "instr_in": "0x00",
      "mem_addr": 3347,
      "mem_bias_in": "0xffffffe6",
      "mem_inp_in": "0xffffffe6",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe6",
      "mem_wgt_in": "0xffffffe6"
    },
    {
      "instr No.": 3348,
      "instr_in": "0x00",
      "mem_addr": 3348,
      "mem_bias_in": "0xfffffffe",
      "mem_inp_in": "0xfffffffe",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffffe",
      "mem_wgt_in": "0xfffffffe"
    },
    {
      "instr No.": 3349,
      "instr_in": "0x00",
      "mem_addr": 3349,
      "mem_bias_in": "0x0000000f",
      "mem_inp_in": "0x0000000f",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000f",
      "mem_wgt_in": "0x0000000f"
    },
    {
      "instr No.": 3350,
      "instr_in": "0x00",
      "mem_addr": 3350,
      "mem_bias_in": "0x00000003",
      "mem_inp_in": "0x00000003",
      "mem_mode": 3,
      "mem_uop_in": "0x00000003",
      "mem_wgt_in": "0x00000003"
    },
    {
      "instr No.": 3351,
      "instr_in": "0x00",
      "mem_addr": 3351,
      "mem_bias_in": "0x00000015",
      "mem_inp_in": "0x00000015",
      "mem_mode": 3,
      "mem_uop_in": "0x00000015",
      "mem_wgt_in": "0x00000015"
    },
    {
      "instr No.": 3352,
      "instr_in": "0x00",
      "mem_addr": 3352,
      "mem_bias_in": "0xffffffe3",
      "mem_inp_in": "0xffffffe3",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe3",
      "mem_wgt_in": "0xffffffe3"
    },
    {
      "instr No.": 3353,
      "instr_in": "0x00",
      "mem_addr": 3353,
      "mem_bias_in": "0xffffffed",
      "mem_inp_in": "0xffffffed",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffed",
      "mem_wgt_in": "0xffffffed"
    },
    {
      "instr No.": 3354,
      "instr_in": "0x00",
      "mem_addr": 3354,
      "mem_bias_in": "0xfffffff1",
      "mem_inp_in": "0xfffffff1",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff1",
      "mem_wgt_in": "0xfffffff1"
    },
    {
      "instr No.": 3355,
      "instr_in": "0x00",
      "mem_addr": 3355,
      "mem_bias_in": "0x00000000",
      "mem_inp_in": "0x00000000",
      "mem_mode": 3,
      "mem_uop_in": "0x00000000",
      "mem_wgt_in": "0x00000000"
    },
    {
      "instr No.": 3356,
      "instr_in": "0x00",
      "mem_addr": 3356,
      "mem_bias_in": "0xffffffea",
      "mem_inp_in": "0xffffffea",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffea",
      "mem_wgt_in": "0xffffffea"
    },
    {
      "instr No.": 3357,
      "instr_in": "0x00",
      "mem_addr": 3357,
      "mem_bias_in": "0xffffffe6",
      "mem_inp_in": "0xffffffe6",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe6",
      "mem_wgt_in": "0xffffffe6"
    },
    {
      "instr No.": 3358,
      "instr_in": "0x00",
      "mem_addr": 3358,
      "mem_bias_in": "0x00000013",
      "mem_inp_in": "0x00000013",
      "mem_mode": 3,
      "mem_uop_in": "0x00000013",
      "mem_wgt_in": "0x00000013"
    },
    {
      "instr No.": 3359,
      "instr_in": "0x00",
      "mem_addr": 3359,
      "mem_bias_in": "0xffffffe0",
      "mem_inp_in": "0xffffffe0",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe0",
      "mem_wgt_in": "0xffffffe0"
    },
    {
      "instr No.": 3360,
      "instr_in": "0x00",
      "mem_addr": 3360,
      "mem_bias_in": "0x0000001c",
      "mem_inp_in": "0x0000001c",
      "mem_mode": 3,
      "mem_uop_in": "0x0000001c",
      "mem_wgt_in": "0x0000001c"
    },
    {
      "instr No.": 3361,
      "instr_in": "0x00",
      "mem_addr": 3361,
      "mem_bias_in": "0x00000014",
      "mem_inp_in": "0x00000014",
      "mem_mode": 3,
      "mem_uop_in": "0x00000014",
      "mem_wgt_in": "0x00000014"
    },
    {
      "instr No.": 3362,
      "instr_in": "0x00",
      "mem_addr": 3362,
      "mem_bias_in": "0x00000019",
      "mem_inp_in": "0x00000019",
      "mem_mode": 3,
      "mem_uop_in": "0x00000019",
      "mem_wgt_in": "0x00000019"
    },
    {
      "instr No.": 3363,
      "instr_in": "0x00",
      "mem_addr": 3363,
      "mem_bias_in": "0x00000019",
      "mem_inp_in": "0x00000019",
      "mem_mode": 3,
      "mem_uop_in": "0x00000019",
      "mem_wgt_in": "0x00000019"
    },
    {
      "instr No.": 3364,
      "instr_in": "0x00",
      "mem_addr": 3364,
      "mem_bias_in": "0x0000000c",
      "mem_inp_in": "0x0000000c",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000c",
      "mem_wgt_in": "0x0000000c"
    },
    {
      "instr No.": 3365,
      "instr_in": "0x00",
      "mem_addr": 3365,
      "mem_bias_in": "0x0000000b",
      "mem_inp_in": "0x0000000b",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000b",
      "mem_wgt_in": "0x0000000b"
    },
    {
      "instr No.": 3366,
      "instr_in": "0x00",
      "mem_addr": 3366,
      "mem_bias_in": "0x00000012",
      "mem_inp_in": "0x00000012",
      "mem_mode": 3,
      "mem_uop_in": "0x00000012",
      "mem_wgt_in": "0x00000012"
    },
    {
      "instr No.": 3367,
      "instr_in": "0x00",
      "mem_addr": 3367,
      "mem_bias_in": "0x00000007",
      "mem_inp_in": "0x00000007",
      "mem_mode": 3,
      "mem_uop_in": "0x00000007",
      "mem_wgt_in": "0x00000007"
    },
    {
      "instr No.": 3368,
      "instr_in": "0x00",
      "mem_addr": 3368,
      "mem_bias_in": "0xfffffff2",
      "mem_inp_in": "0xfffffff2",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff2",
      "mem_wgt_in": "0xfffffff2"
    },
    {
      "instr No.": 3369,
      "instr_in": "0x00",
      "mem_addr": 3369,
      "mem_bias_in": "0xfffffffb",
      "mem_inp_in": "0xfffffffb",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffffb",
      "mem_wgt_in": "0xfffffffb"
    },
    {
      "instr No.": 3370,
      "instr_in": "0x00",
      "mem_addr": 3370,
      "mem_bias_in": "0xffffffe1",
      "mem_inp_in": "0xffffffe1",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe1",
      "mem_wgt_in": "0xffffffe1"
    },
    {
      "instr No.": 3371,
      "instr_in": "0x00",
      "mem_addr": 3371,
      "mem_bias_in": "0xfffffff7",
      "mem_inp_in": "0xfffffff7",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff7",
      "mem_wgt_in": "0xfffffff7"
    },
    {
      "instr No.": 3372,
      "instr_in": "0x00",
      "mem_addr": 3372,
      "mem_bias_in": "0xfffffff8",
      "mem_inp_in": "0xfffffff8",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff8",
      "mem_wgt_in": "0xfffffff8"
    },
    {
      "instr No.": 3373,
      "instr_in": "0x00",
      "mem_addr": 3373,
      "mem_bias_in": "0x00000015",
      "mem_inp_in": "0x00000015",
      "mem_mode": 3,
      "mem_uop_in": "0x00000015",
      "mem_wgt_in": "0x00000015"
    },
    {
      "instr No.": 3374,
      "instr_in": "0x00",
      "mem_addr": 3374,
      "mem_bias_in": "0xfffffff0",
      "mem_inp_in": "0xfffffff0",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff0",
      "mem_wgt_in": "0xfffffff0"
    },
    {
      "instr No.": 3375,
      "instr_in": "0x00",
      "mem_addr": 3375,
      "mem_bias_in": "0xfffffff6",
      "mem_inp_in": "0xfffffff6",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff6",
      "mem_wgt_in": "0xfffffff6"
    },
    {
      "instr No.": 3376,
      "instr_in": "0x00",
      "mem_addr": 3376,
      "mem_bias_in": "0x00000017",
      "mem_inp_in": "0x00000017",
      "mem_mode": 3,
      "mem_uop_in": "0x00000017",
      "mem_wgt_in": "0x00000017"
    },
    {
      "instr No.": 3377,
      "instr_in": "0x00",
      "mem_addr": 3377,
      "mem_bias_in": "0xffffffef",
      "mem_inp_in": "0xffffffef",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffef",
      "mem_wgt_in": "0xffffffef"
    },
    {
      "instr No.": 3378,
      "instr_in": "0x00",
      "mem_addr": 3378,
      "mem_bias_in": "0xffffffe5",
      "mem_inp_in": "0xffffffe5",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe5",
      "mem_wgt_in": "0xffffffe5"
    },
    {
      "instr No.": 3379,
      "instr_in": "0x00",
      "mem_addr": 3379,
      "mem_bias_in": "0x0000000d",
      "mem_inp_in": "0x0000000d",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000d",
      "mem_wgt_in": "0x0000000d"
    },
    {
      "instr No.": 3380,
      "instr_in": "0x00",
      "mem_addr": 3380,
      "mem_bias_in": "0xffffffe0",
      "mem_inp_in": "0xffffffe0",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe0",
      "mem_wgt_in": "0xffffffe0"
    },
    {
      "instr No.": 3381,
      "instr_in": "0x00",
      "mem_addr": 3381,
      "mem_bias_in": "0xffffffe5",
      "mem_inp_in": "0xffffffe5",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe5",
      "mem_wgt_in": "0xffffffe5"
    },
    {
      "instr No.": 3382,
      "instr_in": "0x00",
      "mem_addr": 3382,
      "mem_bias_in": "0x00000018",
      "mem_inp_in": "0x00000018",
      "mem_mode": 3,
      "mem_uop_in": "0x00000018",
      "mem_wgt_in": "0x00000018"
    },
    {
      "instr No.": 3383,
      "instr_in": "0x00",
      "mem_addr": 3383,
      "mem_bias_in": "0x00000007",
      "mem_inp_in": "0x00000007",
      "mem_mode": 3,
      "mem_uop_in": "0x00000007",
      "mem_wgt_in": "0x00000007"
    },
    {
      "instr No.": 3384,
      "instr_in": "0x00",
      "mem_addr": 3384,
      "mem_bias_in": "0x00000019",
      "mem_inp_in": "0x00000019",
      "mem_mode": 3,
      "mem_uop_in": "0x00000019",
      "mem_wgt_in": "0x00000019"
    },
    {
      "instr No.": 3385,
      "instr_in": "0x00",
      "mem_addr": 3385,
      "mem_bias_in": "0x00000004",
      "mem_inp_in": "0x00000004",
      "mem_mode": 3,
      "mem_uop_in": "0x00000004",
      "mem_wgt_in": "0x00000004"
    },
    {
      "instr No.": 3386,
      "instr_in": "0x00",
      "mem_addr": 3386,
      "mem_bias_in": "0x00000001",
      "mem_inp_in": "0x00000001",
      "mem_mode": 3,
      "mem_uop_in": "0x00000001",
      "mem_wgt_in": "0x00000001"
    },
    {
      "instr No.": 3387,
      "instr_in": "0x00",
      "mem_addr": 3387,
      "mem_bias_in": "0xfffffff7",
      "mem_inp_in": "0xfffffff7",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff7",
      "mem_wgt_in": "0xfffffff7"
    },
    {
      "instr No.": 3388,
      "instr_in": "0x00",
      "mem_addr": 3388,
      "mem_bias_in": "0x0000000f",
      "mem_inp_in": "0x0000000f",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000f",
      "mem_wgt_in": "0x0000000f"
    },
    {
      "instr No.": 3389,
      "instr_in": "0x00",
      "mem_addr": 3389,
      "mem_bias_in": "0xffffffe8",
      "mem_inp_in": "0xffffffe8",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe8",
      "mem_wgt_in": "0xffffffe8"
    },
    {
      "instr No.": 3390,
      "instr_in": "0x00",
      "mem_addr": 3390,
      "mem_bias_in": "0xfffffff3",
      "mem_inp_in": "0xfffffff3",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff3",
      "mem_wgt_in": "0xfffffff3"
    },
    {
      "instr No.": 3391,
      "instr_in": "0x00",
      "mem_addr": 3391,
      "mem_bias_in": "0xfffffffc",
      "mem_inp_in": "0xfffffffc",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffffc",
      "mem_wgt_in": "0xfffffffc"
    },
    {
      "instr No.": 3392,
      "instr_in": "0x00",
      "mem_addr": 3392,
      "mem_bias_in": "0xffffffe5",
      "mem_inp_in": "0xffffffe5",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe5",
      "mem_wgt_in": "0xffffffe5"
    },
    {
      "instr No.": 3393,
      "instr_in": "0x00",
      "mem_addr": 3393,
      "mem_bias_in": "0xffffffe0",
      "mem_inp_in": "0xffffffe0",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe0",
      "mem_wgt_in": "0xffffffe0"
    },
    {
      "instr No.": 3394,
      "instr_in": "0x00",
      "mem_addr": 3394,
      "mem_bias_in": "0x0000000a",
      "mem_inp_in": "0x0000000a",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000a",
      "mem_wgt_in": "0x0000000a"
    },
    {
      "instr No.": 3395,
      "instr_in": "0x00",
      "mem_addr": 3395,
      "mem_bias_in": "0x00000001",
      "mem_inp_in": "0x00000001",
      "mem_mode": 3,
      "mem_uop_in": "0x00000001",
      "mem_wgt_in": "0x00000001"
    },
    {
      "instr No.": 3396,
      "instr_in": "0x00",
      "mem_addr": 3396,
      "mem_bias_in": "0xffffffee",
      "mem_inp_in": "0xffffffee",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffee",
      "mem_wgt_in": "0xffffffee"
    },
    {
      "instr No.": 3397,
      "instr_in": "0x00",
      "mem_addr": 3397,
      "mem_bias_in": "0x00000016",
      "mem_inp_in": "0x00000016",
      "mem_mode": 3,
      "mem_uop_in": "0x00000016",
      "mem_wgt_in": "0x00000016"
    },
    {
      "instr No.": 3398,
      "instr_in": "0x00",
      "mem_addr": 3398,
      "mem_bias_in": "0xffffffe3",
      "mem_inp_in": "0xffffffe3",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe3",
      "mem_wgt_in": "0xffffffe3"
    },
    {
      "instr No.": 3399,
      "instr_in": "0x00",
      "mem_addr": 3399,
      "mem_bias_in": "0x00000006",
      "mem_inp_in": "0x00000006",
      "mem_mode": 3,
      "mem_uop_in": "0x00000006",
      "mem_wgt_in": "0x00000006"
    },
    {
      "instr No.": 3400,
      "instr_in": "0x00",
      "mem_addr": 3400,
      "mem_bias_in": "0xffffffff",
      "mem_inp_in": "0xffffffff",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffff",
      "mem_wgt_in": "0xffffffff"
    },
    {
      "instr No.": 3401,
      "instr_in": "0x00",
      "mem_addr": 3401,
      "mem_bias_in": "0xfffffff0",
      "mem_inp_in": "0xfffffff0",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff0",
      "mem_wgt_in": "0xfffffff0"
    },
    {
      "instr No.": 3402,
      "instr_in": "0x00",
      "mem_addr": 3402,
      "mem_bias_in": "0x00000010",
      "mem_inp_in": "0x00000010",
      "mem_mode": 3,
      "mem_uop_in": "0x00000010",
      "mem_wgt_in": "0x00000010"
    },
    {
      "instr No.": 3403,
      "instr_in": "0x00",
      "mem_addr": 3403,
      "mem_bias_in": "0xffffffe1",
      "mem_inp_in": "0xffffffe1",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe1",
      "mem_wgt_in": "0xffffffe1"
    },
    {
      "instr No.": 3404,
      "instr_in": "0x00",
      "mem_addr": 3404,
      "mem_bias_in": "0x00000002",
      "mem_inp_in": "0x00000002",
      "mem_mode": 3,
      "mem_uop_in": "0x00000002",
      "mem_wgt_in": "0x00000002"
    },
    {
      "instr No.": 3405,
      "instr_in": "0x00",
      "mem_addr": 3405,
      "mem_bias_in": "0xfffffff5",
      "mem_inp_in": "0xfffffff5",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff5",
      "mem_wgt_in": "0xfffffff5"
    },
    {
      "instr No.": 3406,
      "instr_in": "0x00",
      "mem_addr": 3406,
      "mem_bias_in": "0x00000009",
      "mem_inp_in": "0x00000009",
      "mem_mode": 3,
      "mem_uop_in": "0x00000009",
      "mem_wgt_in": "0x00000009"
    },
    {
      "instr No.": 3407,
      "instr_in": "0x00",
      "mem_addr": 3407,
      "mem_bias_in": "0x00000002",
      "mem_inp_in": "0x00000002",
      "mem_mode": 3,
      "mem_uop_in": "0x00000002",
      "mem_wgt_in": "0x00000002"
    },
    {
      "instr No.": 3408,
      "instr_in": "0x00",
      "mem_addr": 3408,
      "mem_bias_in": "0x0000000b",
      "mem_inp_in": "0x0000000b",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000b",
      "mem_wgt_in": "0x0000000b"
    },
    {
      "instr No.": 3409,
      "instr_in": "0x00",
      "mem_addr": 3409,
      "mem_bias_in": "0xfffffff1",
      "mem_inp_in": "0xfffffff1",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff1",
      "mem_wgt_in": "0xfffffff1"
    },
    {
      "instr No.": 3410,
      "instr_in": "0x00",
      "mem_addr": 3410,
      "mem_bias_in": "0xffffffe2",
      "mem_inp_in": "0xffffffe2",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe2",
      "mem_wgt_in": "0xffffffe2"
    },
    {
      "instr No.": 3411,
      "instr_in": "0x00",
      "mem_addr": 3411,
      "mem_bias_in": "0xfffffff8",
      "mem_inp_in": "0xfffffff8",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff8",
      "mem_wgt_in": "0xfffffff8"
    },
    {
      "instr No.": 3412,
      "instr_in": "0x00",
      "mem_addr": 3412,
      "mem_bias_in": "0xffffffec",
      "mem_inp_in": "0xffffffec",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffec",
      "mem_wgt_in": "0xffffffec"
    },
    {
      "instr No.": 3413,
      "instr_in": "0x00",
      "mem_addr": 3413,
      "mem_bias_in": "0x00000017",
      "mem_inp_in": "0x00000017",
      "mem_mode": 3,
      "mem_uop_in": "0x00000017",
      "mem_wgt_in": "0x00000017"
    },
    {
      "instr No.": 3414,
      "instr_in": "0x00",
      "mem_addr": 3414,
      "mem_bias_in": "0x00000000",
      "mem_inp_in": "0x00000000",
      "mem_mode": 3,
      "mem_uop_in": "0x00000000",
      "mem_wgt_in": "0x00000000"
    },
    {
      "instr No.": 3415,
      "instr_in": "0x00",
      "mem_addr": 3415,
      "mem_bias_in": "0xfffffff7",
      "mem_inp_in": "0xfffffff7",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff7",
      "mem_wgt_in": "0xfffffff7"
    },
    {
      "instr No.": 3416,
      "instr_in": "0x00",
      "mem_addr": 3416,
      "mem_bias_in": "0x00000008",
      "mem_inp_in": "0x00000008",
      "mem_mode": 3,
      "mem_uop_in": "0x00000008",
      "mem_wgt_in": "0x00000008"
    },
    {
      "instr No.": 3417,
      "instr_in": "0x00",
      "mem_addr": 3417,
      "mem_bias_in": "0xffffffe8",
      "mem_inp_in": "0xffffffe8",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe8",
      "mem_wgt_in": "0xffffffe8"
    },
    {
      "instr No.": 3418,
      "instr_in": "0x00",
      "mem_addr": 3418,
      "mem_bias_in": "0x0000000a",
      "mem_inp_in": "0x0000000a",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000a",
      "mem_wgt_in": "0x0000000a"
    },
    {
      "instr No.": 3419,
      "instr_in": "0x00",
      "mem_addr": 3419,
      "mem_bias_in": "0x00000016",
      "mem_inp_in": "0x00000016",
      "mem_mode": 3,
      "mem_uop_in": "0x00000016",
      "mem_wgt_in": "0x00000016"
    },
    {
      "instr No.": 3420,
      "instr_in": "0x00",
      "mem_addr": 3420,
      "mem_bias_in": "0xffffffe8",
      "mem_inp_in": "0xffffffe8",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe8",
      "mem_wgt_in": "0xffffffe8"
    },
    {
      "instr No.": 3421,
      "instr_in": "0x00",
      "mem_addr": 3421,
      "mem_bias_in": "0x00000017",
      "mem_inp_in": "0x00000017",
      "mem_mode": 3,
      "mem_uop_in": "0x00000017",
      "mem_wgt_in": "0x00000017"
    },
    {
      "instr No.": 3422,
      "instr_in": "0x00",
      "mem_addr": 3422,
      "mem_bias_in": "0xffffffe0",
      "mem_inp_in": "0xffffffe0",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe0",
      "mem_wgt_in": "0xffffffe0"
    },
    {
      "instr No.": 3423,
      "instr_in": "0x00",
      "mem_addr": 3423,
      "mem_bias_in": "0x00000019",
      "mem_inp_in": "0x00000019",
      "mem_mode": 3,
      "mem_uop_in": "0x00000019",
      "mem_wgt_in": "0x00000019"
    },
    {
      "instr No.": 3424,
      "instr_in": "0x00",
      "mem_addr": 3424,
      "mem_bias_in": "0x00000010",
      "mem_inp_in": "0x00000010",
      "mem_mode": 3,
      "mem_uop_in": "0x00000010",
      "mem_wgt_in": "0x00000010"
    },
    {
      "instr No.": 3425,
      "instr_in": "0x00",
      "mem_addr": 3425,
      "mem_bias_in": "0xffffffea",
      "mem_inp_in": "0xffffffea",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffea",
      "mem_wgt_in": "0xffffffea"
    },
    {
      "instr No.": 3426,
      "instr_in": "0x00",
      "mem_addr": 3426,
      "mem_bias_in": "0x0000000d",
      "mem_inp_in": "0x0000000d",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000d",
      "mem_wgt_in": "0x0000000d"
    },
    {
      "instr No.": 3427,
      "instr_in": "0x00",
      "mem_addr": 3427,
      "mem_bias_in": "0xfffffff3",
      "mem_inp_in": "0xfffffff3",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff3",
      "mem_wgt_in": "0xfffffff3"
    },
    {
      "instr No.": 3428,
      "instr_in": "0x00",
      "mem_addr": 3428,
      "mem_bias_in": "0x0000000f",
      "mem_inp_in": "0x0000000f",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000f",
      "mem_wgt_in": "0x0000000f"
    },
    {
      "instr No.": 3429,
      "instr_in": "0x00",
      "mem_addr": 3429,
      "mem_bias_in": "0xffffffe0",
      "mem_inp_in": "0xffffffe0",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe0",
      "mem_wgt_in": "0xffffffe0"
    },
    {
      "instr No.": 3430,
      "instr_in": "0x00",
      "mem_addr": 3430,
      "mem_bias_in": "0xfffffffc",
      "mem_inp_in": "0xfffffffc",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffffc",
      "mem_wgt_in": "0xfffffffc"
    },
    {
      "instr No.": 3431,
      "instr_in": "0x00",
      "mem_addr": 3431,
      "mem_bias_in": "0x00000008",
      "mem_inp_in": "0x00000008",
      "mem_mode": 3,
      "mem_uop_in": "0x00000008",
      "mem_wgt_in": "0x00000008"
    },
    {
      "instr No.": 3432,
      "instr_in": "0x00",
      "mem_addr": 3432,
      "mem_bias_in": "0x00000019",
      "mem_inp_in": "0x00000019",
      "mem_mode": 3,
      "mem_uop_in": "0x00000019",
      "mem_wgt_in": "0x00000019"
    },
    {
      "instr No.": 3433,
      "instr_in": "0x00",
      "mem_addr": 3433,
      "mem_bias_in": "0x00000016",
      "mem_inp_in": "0x00000016",
      "mem_mode": 3,
      "mem_uop_in": "0x00000016",
      "mem_wgt_in": "0x00000016"
    },
    {
      "instr No.": 3434,
      "instr_in": "0x00",
      "mem_addr": 3434,
      "mem_bias_in": "0xffffffec",
      "mem_inp_in": "0xffffffec",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffec",
      "mem_wgt_in": "0xffffffec"
    },
    {
      "instr No.": 3435,
      "instr_in": "0x00",
      "mem_addr": 3435,
      "mem_bias_in": "0xfffffff6",
      "mem_inp_in": "0xfffffff6",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff6",
      "mem_wgt_in": "0xfffffff6"
    },
    {
      "instr No.": 3436,
      "instr_in": "0x00",
      "mem_addr": 3436,
      "mem_bias_in": "0x00000015",
      "mem_inp_in": "0x00000015",
      "mem_mode": 3,
      "mem_uop_in": "0x00000015",
      "mem_wgt_in": "0x00000015"
    },
    {
      "instr No.": 3437,
      "instr_in": "0x00",
      "mem_addr": 3437,
      "mem_bias_in": "0xffffffe7",
      "mem_inp_in": "0xffffffe7",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe7",
      "mem_wgt_in": "0xffffffe7"
    },
    {
      "instr No.": 3438,
      "instr_in": "0x00",
      "mem_addr": 3438,
      "mem_bias_in": "0xffffffe4",
      "mem_inp_in": "0xffffffe4",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe4",
      "mem_wgt_in": "0xffffffe4"
    },
    {
      "instr No.": 3439,
      "instr_in": "0x00",
      "mem_addr": 3439,
      "mem_bias_in": "0x00000012",
      "mem_inp_in": "0x00000012",
      "mem_mode": 3,
      "mem_uop_in": "0x00000012",
      "mem_wgt_in": "0x00000012"
    },
    {
      "instr No.": 3440,
      "instr_in": "0x00",
      "mem_addr": 3440,
      "mem_bias_in": "0xfffffff6",
      "mem_inp_in": "0xfffffff6",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff6",
      "mem_wgt_in": "0xfffffff6"
    },
    {
      "instr No.": 3441,
      "instr_in": "0x00",
      "mem_addr": 3441,
      "mem_bias_in": "0x00000016",
      "mem_inp_in": "0x00000016",
      "mem_mode": 3,
      "mem_uop_in": "0x00000016",
      "mem_wgt_in": "0x00000016"
    },
    {
      "instr No.": 3442,
      "instr_in": "0x00",
      "mem_addr": 3442,
      "mem_bias_in": "0xffffffe6",
      "mem_inp_in": "0xffffffe6",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe6",
      "mem_wgt_in": "0xffffffe6"
    },
    {
      "instr No.": 3443,
      "instr_in": "0x00",
      "mem_addr": 3443,
      "mem_bias_in": "0xfffffff1",
      "mem_inp_in": "0xfffffff1",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff1",
      "mem_wgt_in": "0xfffffff1"
    },
    {
      "instr No.": 3444,
      "instr_in": "0x00",
      "mem_addr": 3444,
      "mem_bias_in": "0x0000000c",
      "mem_inp_in": "0x0000000c",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000c",
      "mem_wgt_in": "0x0000000c"
    },
    {
      "instr No.": 3445,
      "instr_in": "0x00",
      "mem_addr": 3445,
      "mem_bias_in": "0xffffffec",
      "mem_inp_in": "0xffffffec",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffec",
      "mem_wgt_in": "0xffffffec"
    },
    {
      "instr No.": 3446,
      "instr_in": "0x00",
      "mem_addr": 3446,
      "mem_bias_in": "0xffffffe4",
      "mem_inp_in": "0xffffffe4",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe4",
      "mem_wgt_in": "0xffffffe4"
    },
    {
      "instr No.": 3447,
      "instr_in": "0x00",
      "mem_addr": 3447,
      "mem_bias_in": "0xffffffed",
      "mem_inp_in": "0xffffffed",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffed",
      "mem_wgt_in": "0xffffffed"
    },
    {
      "instr No.": 3448,
      "instr_in": "0x00",
      "mem_addr": 3448,
      "mem_bias_in": "0x00000017",
      "mem_inp_in": "0x00000017",
      "mem_mode": 3,
      "mem_uop_in": "0x00000017",
      "mem_wgt_in": "0x00000017"
    },
    {
      "instr No.": 3449,
      "instr_in": "0x00",
      "mem_addr": 3449,
      "mem_bias_in": "0xffffffe1",
      "mem_inp_in": "0xffffffe1",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe1",
      "mem_wgt_in": "0xffffffe1"
    },
    {
      "instr No.": 3450,
      "instr_in": "0x00",
      "mem_addr": 3450,
      "mem_bias_in": "0xfffffff3",
      "mem_inp_in": "0xfffffff3",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff3",
      "mem_wgt_in": "0xfffffff3"
    },
    {
      "instr No.": 3451,
      "instr_in": "0x00",
      "mem_addr": 3451,
      "mem_bias_in": "0xffffffe3",
      "mem_inp_in": "0xffffffe3",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe3",
      "mem_wgt_in": "0xffffffe3"
    },
    {
      "instr No.": 3452,
      "instr_in": "0x00",
      "mem_addr": 3452,
      "mem_bias_in": "0x0000001f",
      "mem_inp_in": "0x0000001f",
      "mem_mode": 3,
      "mem_uop_in": "0x0000001f",
      "mem_wgt_in": "0x0000001f"
    },
    {
      "instr No.": 3453,
      "instr_in": "0x00",
      "mem_addr": 3453,
      "mem_bias_in": "0xfffffffd",
      "mem_inp_in": "0xfffffffd",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffffd",
      "mem_wgt_in": "0xfffffffd"
    },
    {
      "instr No.": 3454,
      "instr_in": "0x00",
      "mem_addr": 3454,
      "mem_bias_in": "0x00000002",
      "mem_inp_in": "0x00000002",
      "mem_mode": 3,
      "mem_uop_in": "0x00000002",
      "mem_wgt_in": "0x00000002"
    },
    {
      "instr No.": 3455,
      "instr_in": "0x00",
      "mem_addr": 3455,
      "mem_bias_in": "0xfffffffe",
      "mem_inp_in": "0xfffffffe",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffffe",
      "mem_wgt_in": "0xfffffffe"
    },
    {
      "instr No.": 3456,
      "instr_in": "0x00",
      "mem_addr": 3456,
      "mem_bias_in": "0x00000004",
      "mem_inp_in": "0x00000004",
      "mem_mode": 3,
      "mem_uop_in": "0x00000004",
      "mem_wgt_in": "0x00000004"
    },
    {
      "instr No.": 3457,
      "instr_in": "0x00",
      "mem_addr": 3457,
      "mem_bias_in": "0xfffffffc",
      "mem_inp_in": "0xfffffffc",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffffc",
      "mem_wgt_in": "0xfffffffc"
    },
    {
      "instr No.": 3458,
      "instr_in": "0x00",
      "mem_addr": 3458,
      "mem_bias_in": "0x0000000a",
      "mem_inp_in": "0x0000000a",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000a",
      "mem_wgt_in": "0x0000000a"
    },
    {
      "instr No.": 3459,
      "instr_in": "0x00",
      "mem_addr": 3459,
      "mem_bias_in": "0xfffffff5",
      "mem_inp_in": "0xfffffff5",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff5",
      "mem_wgt_in": "0xfffffff5"
    },
    {
      "instr No.": 3460,
      "instr_in": "0x00",
      "mem_addr": 3460,
      "mem_bias_in": "0x00000017",
      "mem_inp_in": "0x00000017",
      "mem_mode": 3,
      "mem_uop_in": "0x00000017",
      "mem_wgt_in": "0x00000017"
    },
    {
      "instr No.": 3461,
      "instr_in": "0x00",
      "mem_addr": 3461,
      "mem_bias_in": "0xfffffff3",
      "mem_inp_in": "0xfffffff3",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff3",
      "mem_wgt_in": "0xfffffff3"
    },
    {
      "instr No.": 3462,
      "instr_in": "0x00",
      "mem_addr": 3462,
      "mem_bias_in": "0x00000004",
      "mem_inp_in": "0x00000004",
      "mem_mode": 3,
      "mem_uop_in": "0x00000004",
      "mem_wgt_in": "0x00000004"
    },
    {
      "instr No.": 3463,
      "instr_in": "0x00",
      "mem_addr": 3463,
      "mem_bias_in": "0x00000015",
      "mem_inp_in": "0x00000015",
      "mem_mode": 3,
      "mem_uop_in": "0x00000015",
      "mem_wgt_in": "0x00000015"
    },
    {
      "instr No.": 3464,
      "instr_in": "0x00",
      "mem_addr": 3464,
      "mem_bias_in": "0xffffffe6",
      "mem_inp_in": "0xffffffe6",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe6",
      "mem_wgt_in": "0xffffffe6"
    },
    {
      "instr No.": 3465,
      "instr_in": "0x00",
      "mem_addr": 3465,
      "mem_bias_in": "0xfffffff4",
      "mem_inp_in": "0xfffffff4",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff4",
      "mem_wgt_in": "0xfffffff4"
    },
    {
      "instr No.": 3466,
      "instr_in": "0x00",
      "mem_addr": 3466,
      "mem_bias_in": "0x0000001d",
      "mem_inp_in": "0x0000001d",
      "mem_mode": 3,
      "mem_uop_in": "0x0000001d",
      "mem_wgt_in": "0x0000001d"
    },
    {
      "instr No.": 3467,
      "instr_in": "0x00",
      "mem_addr": 3467,
      "mem_bias_in": "0xfffffffe",
      "mem_inp_in": "0xfffffffe",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffffe",
      "mem_wgt_in": "0xfffffffe"
    },
    {
      "instr No.": 3468,
      "instr_in": "0x00",
      "mem_addr": 3468,
      "mem_bias_in": "0x00000019",
      "mem_inp_in": "0x00000019",
      "mem_mode": 3,
      "mem_uop_in": "0x00000019",
      "mem_wgt_in": "0x00000019"
    },
    {
      "instr No.": 3469,
      "instr_in": "0x00",
      "mem_addr": 3469,
      "mem_bias_in": "0xfffffff2",
      "mem_inp_in": "0xfffffff2",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff2",
      "mem_wgt_in": "0xfffffff2"
    },
    {
      "instr No.": 3470,
      "instr_in": "0x00",
      "mem_addr": 3470,
      "mem_bias_in": "0xffffffe8",
      "mem_inp_in": "0xffffffe8",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe8",
      "mem_wgt_in": "0xffffffe8"
    },
    {
      "instr No.": 3471,
      "instr_in": "0x00",
      "mem_addr": 3471,
      "mem_bias_in": "0xffffffee",
      "mem_inp_in": "0xffffffee",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffee",
      "mem_wgt_in": "0xffffffee"
    },
    {
      "instr No.": 3472,
      "instr_in": "0x00",
      "mem_addr": 3472,
      "mem_bias_in": "0xffffffff",
      "mem_inp_in": "0xffffffff",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffff",
      "mem_wgt_in": "0xffffffff"
    },
    {
      "instr No.": 3473,
      "instr_in": "0x00",
      "mem_addr": 3473,
      "mem_bias_in": "0xffffffe5",
      "mem_inp_in": "0xffffffe5",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe5",
      "mem_wgt_in": "0xffffffe5"
    },
    {
      "instr No.": 3474,
      "instr_in": "0x00",
      "mem_addr": 3474,
      "mem_bias_in": "0x00000018",
      "mem_inp_in": "0x00000018",
      "mem_mode": 3,
      "mem_uop_in": "0x00000018",
      "mem_wgt_in": "0x00000018"
    },
    {
      "instr No.": 3475,
      "instr_in": "0x00",
      "mem_addr": 3475,
      "mem_bias_in": "0xffffffff",
      "mem_inp_in": "0xffffffff",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffff",
      "mem_wgt_in": "0xffffffff"
    },
    {
      "instr No.": 3476,
      "instr_in": "0x00",
      "mem_addr": 3476,
      "mem_bias_in": "0xffffffe6",
      "mem_inp_in": "0xffffffe6",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe6",
      "mem_wgt_in": "0xffffffe6"
    },
    {
      "instr No.": 3477,
      "instr_in": "0x00",
      "mem_addr": 3477,
      "mem_bias_in": "0xffffffed",
      "mem_inp_in": "0xffffffed",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffed",
      "mem_wgt_in": "0xffffffed"
    },
    {
      "instr No.": 3478,
      "instr_in": "0x00",
      "mem_addr": 3478,
      "mem_bias_in": "0xffffffeb",
      "mem_inp_in": "0xffffffeb",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffeb",
      "mem_wgt_in": "0xffffffeb"
    },
    {
      "instr No.": 3479,
      "instr_in": "0x00",
      "mem_addr": 3479,
      "mem_bias_in": "0xfffffff1",
      "mem_inp_in": "0xfffffff1",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff1",
      "mem_wgt_in": "0xfffffff1"
    },
    {
      "instr No.": 3480,
      "instr_in": "0x00",
      "mem_addr": 3480,
      "mem_bias_in": "0xffffffed",
      "mem_inp_in": "0xffffffed",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffed",
      "mem_wgt_in": "0xffffffed"
    },
    {
      "instr No.": 3481,
      "instr_in": "0x00",
      "mem_addr": 3481,
      "mem_bias_in": "0xfffffff7",
      "mem_inp_in": "0xfffffff7",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff7",
      "mem_wgt_in": "0xfffffff7"
    },
    {
      "instr No.": 3482,
      "instr_in": "0x00",
      "mem_addr": 3482,
      "mem_bias_in": "0xffffffe5",
      "mem_inp_in": "0xffffffe5",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe5",
      "mem_wgt_in": "0xffffffe5"
    },
    {
      "instr No.": 3483,
      "instr_in": "0x00",
      "mem_addr": 3483,
      "mem_bias_in": "0xffffffe7",
      "mem_inp_in": "0xffffffe7",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe7",
      "mem_wgt_in": "0xffffffe7"
    },
    {
      "instr No.": 3484,
      "instr_in": "0x00",
      "mem_addr": 3484,
      "mem_bias_in": "0x0000001a",
      "mem_inp_in": "0x0000001a",
      "mem_mode": 3,
      "mem_uop_in": "0x0000001a",
      "mem_wgt_in": "0x0000001a"
    },
    {
      "instr No.": 3485,
      "instr_in": "0x00",
      "mem_addr": 3485,
      "mem_bias_in": "0xffffffe0",
      "mem_inp_in": "0xffffffe0",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe0",
      "mem_wgt_in": "0xffffffe0"
    },
    {
      "instr No.": 3486,
      "instr_in": "0x00",
      "mem_addr": 3486,
      "mem_bias_in": "0x00000002",
      "mem_inp_in": "0x00000002",
      "mem_mode": 3,
      "mem_uop_in": "0x00000002",
      "mem_wgt_in": "0x00000002"
    },
    {
      "instr No.": 3487,
      "instr_in": "0x00",
      "mem_addr": 3487,
      "mem_bias_in": "0xfffffff3",
      "mem_inp_in": "0xfffffff3",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff3",
      "mem_wgt_in": "0xfffffff3"
    },
    {
      "instr No.": 3488,
      "instr_in": "0x00",
      "mem_addr": 3488,
      "mem_bias_in": "0xffffffeb",
      "mem_inp_in": "0xffffffeb",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffeb",
      "mem_wgt_in": "0xffffffeb"
    },
    {
      "instr No.": 3489,
      "instr_in": "0x00",
      "mem_addr": 3489,
      "mem_bias_in": "0x0000001b",
      "mem_inp_in": "0x0000001b",
      "mem_mode": 3,
      "mem_uop_in": "0x0000001b",
      "mem_wgt_in": "0x0000001b"
    },
    {
      "instr No.": 3490,
      "instr_in": "0x00",
      "mem_addr": 3490,
      "mem_bias_in": "0xffffffea",
      "mem_inp_in": "0xffffffea",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffea",
      "mem_wgt_in": "0xffffffea"
    },
    {
      "instr No.": 3491,
      "instr_in": "0x00",
      "mem_addr": 3491,
      "mem_bias_in": "0x00000011",
      "mem_inp_in": "0x00000011",
      "mem_mode": 3,
      "mem_uop_in": "0x00000011",
      "mem_wgt_in": "0x00000011"
    },
    {
      "instr No.": 3492,
      "instr_in": "0x00",
      "mem_addr": 3492,
      "mem_bias_in": "0xffffffee",
      "mem_inp_in": "0xffffffee",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffee",
      "mem_wgt_in": "0xffffffee"
    },
    {
      "instr No.": 3493,
      "instr_in": "0x00",
      "mem_addr": 3493,
      "mem_bias_in": "0x00000014",
      "mem_inp_in": "0x00000014",
      "mem_mode": 3,
      "mem_uop_in": "0x00000014",
      "mem_wgt_in": "0x00000014"
    },
    {
      "instr No.": 3494,
      "instr_in": "0x00",
      "mem_addr": 3494,
      "mem_bias_in": "0xffffffe4",
      "mem_inp_in": "0xffffffe4",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe4",
      "mem_wgt_in": "0xffffffe4"
    },
    {
      "instr No.": 3495,
      "instr_in": "0x00",
      "mem_addr": 3495,
      "mem_bias_in": "0xfffffff3",
      "mem_inp_in": "0xfffffff3",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff3",
      "mem_wgt_in": "0xfffffff3"
    },
    {
      "instr No.": 3496,
      "instr_in": "0x00",
      "mem_addr": 3496,
      "mem_bias_in": "0x00000010",
      "mem_inp_in": "0x00000010",
      "mem_mode": 3,
      "mem_uop_in": "0x00000010",
      "mem_wgt_in": "0x00000010"
    },
    {
      "instr No.": 3497,
      "instr_in": "0x00",
      "mem_addr": 3497,
      "mem_bias_in": "0x00000013",
      "mem_inp_in": "0x00000013",
      "mem_mode": 3,
      "mem_uop_in": "0x00000013",
      "mem_wgt_in": "0x00000013"
    },
    {
      "instr No.": 3498,
      "instr_in": "0x00",
      "mem_addr": 3498,
      "mem_bias_in": "0x00000009",
      "mem_inp_in": "0x00000009",
      "mem_mode": 3,
      "mem_uop_in": "0x00000009",
      "mem_wgt_in": "0x00000009"
    },
    {
      "instr No.": 3499,
      "instr_in": "0x00",
      "mem_addr": 3499,
      "mem_bias_in": "0x00000001",
      "mem_inp_in": "0x00000001",
      "mem_mode": 3,
      "mem_uop_in": "0x00000001",
      "mem_wgt_in": "0x00000001"
    },
    {
      "instr No.": 3500,
      "instr_in": "0x00",
      "mem_addr": 3500,
      "mem_bias_in": "0xfffffff6",
      "mem_inp_in": "0xfffffff6",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff6",
      "mem_wgt_in": "0xfffffff6"
    },
    {
      "instr No.": 3501,
      "instr_in": "0x00",
      "mem_addr": 3501,
      "mem_bias_in": "0x0000001f",
      "mem_inp_in": "0x0000001f",
      "mem_mode": 3,
      "mem_uop_in": "0x0000001f",
      "mem_wgt_in": "0x0000001f"
    },
    {
      "instr No.": 3502,
      "instr_in": "0x00",
      "mem_addr": 3502,
      "mem_bias_in": "0xfffffffe",
      "mem_inp_in": "0xfffffffe",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffffe",
      "mem_wgt_in": "0xfffffffe"
    },
    {
      "instr No.": 3503,
      "instr_in": "0x00",
      "mem_addr": 3503,
      "mem_bias_in": "0x0000001e",
      "mem_inp_in": "0x0000001e",
      "mem_mode": 3,
      "mem_uop_in": "0x0000001e",
      "mem_wgt_in": "0x0000001e"
    },
    {
      "instr No.": 3504,
      "instr_in": "0x00",
      "mem_addr": 3504,
      "mem_bias_in": "0x0000000e",
      "mem_inp_in": "0x0000000e",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000e",
      "mem_wgt_in": "0x0000000e"
    },
    {
      "instr No.": 3505,
      "instr_in": "0x00",
      "mem_addr": 3505,
      "mem_bias_in": "0xffffffe7",
      "mem_inp_in": "0xffffffe7",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe7",
      "mem_wgt_in": "0xffffffe7"
    },
    {
      "instr No.": 3506,
      "instr_in": "0x00",
      "mem_addr": 3506,
      "mem_bias_in": "0xffffffe0",
      "mem_inp_in": "0xffffffe0",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe0",
      "mem_wgt_in": "0xffffffe0"
    },
    {
      "instr No.": 3507,
      "instr_in": "0x00",
      "mem_addr": 3507,
      "mem_bias_in": "0xffffffea",
      "mem_inp_in": "0xffffffea",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffea",
      "mem_wgt_in": "0xffffffea"
    },
    {
      "instr No.": 3508,
      "instr_in": "0x00",
      "mem_addr": 3508,
      "mem_bias_in": "0xffffffe3",
      "mem_inp_in": "0xffffffe3",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe3",
      "mem_wgt_in": "0xffffffe3"
    },
    {
      "instr No.": 3509,
      "instr_in": "0x00",
      "mem_addr": 3509,
      "mem_bias_in": "0xffffffe2",
      "mem_inp_in": "0xffffffe2",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe2",
      "mem_wgt_in": "0xffffffe2"
    },
    {
      "instr No.": 3510,
      "instr_in": "0x00",
      "mem_addr": 3510,
      "mem_bias_in": "0xfffffffd",
      "mem_inp_in": "0xfffffffd",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffffd",
      "mem_wgt_in": "0xfffffffd"
    },
    {
      "instr No.": 3511,
      "instr_in": "0x00",
      "mem_addr": 3511,
      "mem_bias_in": "0x0000000b",
      "mem_inp_in": "0x0000000b",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000b",
      "mem_wgt_in": "0x0000000b"
    },
    {
      "instr No.": 3512,
      "instr_in": "0x00",
      "mem_addr": 3512,
      "mem_bias_in": "0xfffffff3",
      "mem_inp_in": "0xfffffff3",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff3",
      "mem_wgt_in": "0xfffffff3"
    },
    {
      "instr No.": 3513,
      "instr_in": "0x00",
      "mem_addr": 3513,
      "mem_bias_in": "0xfffffff1",
      "mem_inp_in": "0xfffffff1",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff1",
      "mem_wgt_in": "0xfffffff1"
    },
    {
      "instr No.": 3514,
      "instr_in": "0x00",
      "mem_addr": 3514,
      "mem_bias_in": "0x00000007",
      "mem_inp_in": "0x00000007",
      "mem_mode": 3,
      "mem_uop_in": "0x00000007",
      "mem_wgt_in": "0x00000007"
    },
    {
      "instr No.": 3515,
      "instr_in": "0x00",
      "mem_addr": 3515,
      "mem_bias_in": "0xffffffeb",
      "mem_inp_in": "0xffffffeb",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffeb",
      "mem_wgt_in": "0xffffffeb"
    },
    {
      "instr No.": 3516,
      "instr_in": "0x00",
      "mem_addr": 3516,
      "mem_bias_in": "0x00000002",
      "mem_inp_in": "0x00000002",
      "mem_mode": 3,
      "mem_uop_in": "0x00000002",
      "mem_wgt_in": "0x00000002"
    },
    {
      "instr No.": 3517,
      "instr_in": "0x00",
      "mem_addr": 3517,
      "mem_bias_in": "0x00000009",
      "mem_inp_in": "0x00000009",
      "mem_mode": 3,
      "mem_uop_in": "0x00000009",
      "mem_wgt_in": "0x00000009"
    },
    {
      "instr No.": 3518,
      "instr_in": "0x00",
      "mem_addr": 3518,
      "mem_bias_in": "0x00000008",
      "mem_inp_in": "0x00000008",
      "mem_mode": 3,
      "mem_uop_in": "0x00000008",
      "mem_wgt_in": "0x00000008"
    },
    {
      "instr No.": 3519,
      "instr_in": "0x00",
      "mem_addr": 3519,
      "mem_bias_in": "0x00000000",
      "mem_inp_in": "0x00000000",
      "mem_mode": 3,
      "mem_uop_in": "0x00000000",
      "mem_wgt_in": "0x00000000"
    },
    {
      "instr No.": 3520,
      "instr_in": "0x00",
      "mem_addr": 3520,
      "mem_bias_in": "0xffffffec",
      "mem_inp_in": "0xffffffec",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffec",
      "mem_wgt_in": "0xffffffec"
    },
    {
      "instr No.": 3521,
      "instr_in": "0x00",
      "mem_addr": 3521,
      "mem_bias_in": "0x00000012",
      "mem_inp_in": "0x00000012",
      "mem_mode": 3,
      "mem_uop_in": "0x00000012",
      "mem_wgt_in": "0x00000012"
    },
    {
      "instr No.": 3522,
      "instr_in": "0x00",
      "mem_addr": 3522,
      "mem_bias_in": "0x00000015",
      "mem_inp_in": "0x00000015",
      "mem_mode": 3,
      "mem_uop_in": "0x00000015",
      "mem_wgt_in": "0x00000015"
    },
    {
      "instr No.": 3523,
      "instr_in": "0x00",
      "mem_addr": 3523,
      "mem_bias_in": "0x0000000d",
      "mem_inp_in": "0x0000000d",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000d",
      "mem_wgt_in": "0x0000000d"
    },
    {
      "instr No.": 3524,
      "instr_in": "0x00",
      "mem_addr": 3524,
      "mem_bias_in": "0xfffffffb",
      "mem_inp_in": "0xfffffffb",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffffb",
      "mem_wgt_in": "0xfffffffb"
    },
    {
      "instr No.": 3525,
      "instr_in": "0x00",
      "mem_addr": 3525,
      "mem_bias_in": "0x0000000e",
      "mem_inp_in": "0x0000000e",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000e",
      "mem_wgt_in": "0x0000000e"
    },
    {
      "instr No.": 3526,
      "instr_in": "0x00",
      "mem_addr": 3526,
      "mem_bias_in": "0x00000003",
      "mem_inp_in": "0x00000003",
      "mem_mode": 3,
      "mem_uop_in": "0x00000003",
      "mem_wgt_in": "0x00000003"
    },
    {
      "instr No.": 3527,
      "instr_in": "0x00",
      "mem_addr": 3527,
      "mem_bias_in": "0xffffffeb",
      "mem_inp_in": "0xffffffeb",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffeb",
      "mem_wgt_in": "0xffffffeb"
    },
    {
      "instr No.": 3528,
      "instr_in": "0x00",
      "mem_addr": 3528,
      "mem_bias_in": "0xfffffffd",
      "mem_inp_in": "0xfffffffd",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffffd",
      "mem_wgt_in": "0xfffffffd"
    },
    {
      "instr No.": 3529,
      "instr_in": "0x00",
      "mem_addr": 3529,
      "mem_bias_in": "0xfffffffa",
      "mem_inp_in": "0xfffffffa",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffffa",
      "mem_wgt_in": "0xfffffffa"
    },
    {
      "instr No.": 3530,
      "instr_in": "0x00",
      "mem_addr": 3530,
      "mem_bias_in": "0x0000001b",
      "mem_inp_in": "0x0000001b",
      "mem_mode": 3,
      "mem_uop_in": "0x0000001b",
      "mem_wgt_in": "0x0000001b"
    },
    {
      "instr No.": 3531,
      "instr_in": "0x00",
      "mem_addr": 3531,
      "mem_bias_in": "0x00000007",
      "mem_inp_in": "0x00000007",
      "mem_mode": 3,
      "mem_uop_in": "0x00000007",
      "mem_wgt_in": "0x00000007"
    },
    {
      "instr No.": 3532,
      "instr_in": "0x00",
      "mem_addr": 3532,
      "mem_bias_in": "0x00000014",
      "mem_inp_in": "0x00000014",
      "mem_mode": 3,
      "mem_uop_in": "0x00000014",
      "mem_wgt_in": "0x00000014"
    },
    {
      "instr No.": 3533,
      "instr_in": "0x00",
      "mem_addr": 3533,
      "mem_bias_in": "0xfffffff6",
      "mem_inp_in": "0xfffffff6",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff6",
      "mem_wgt_in": "0xfffffff6"
    },
    {
      "instr No.": 3534,
      "instr_in": "0x00",
      "mem_addr": 3534,
      "mem_bias_in": "0x0000000d",
      "mem_inp_in": "0x0000000d",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000d",
      "mem_wgt_in": "0x0000000d"
    },
    {
      "instr No.": 3535,
      "instr_in": "0x00",
      "mem_addr": 3535,
      "mem_bias_in": "0xffffffea",
      "mem_inp_in": "0xffffffea",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffea",
      "mem_wgt_in": "0xffffffea"
    },
    {
      "instr No.": 3536,
      "instr_in": "0x00",
      "mem_addr": 3536,
      "mem_bias_in": "0x0000000a",
      "mem_inp_in": "0x0000000a",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000a",
      "mem_wgt_in": "0x0000000a"
    },
    {
      "instr No.": 3537,
      "instr_in": "0x00",
      "mem_addr": 3537,
      "mem_bias_in": "0xffffffe4",
      "mem_inp_in": "0xffffffe4",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe4",
      "mem_wgt_in": "0xffffffe4"
    },
    {
      "instr No.": 3538,
      "instr_in": "0x00",
      "mem_addr": 3538,
      "mem_bias_in": "0xffffffe7",
      "mem_inp_in": "0xffffffe7",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe7",
      "mem_wgt_in": "0xffffffe7"
    },
    {
      "instr No.": 3539,
      "instr_in": "0x00",
      "mem_addr": 3539,
      "mem_bias_in": "0xfffffffb",
      "mem_inp_in": "0xfffffffb",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffffb",
      "mem_wgt_in": "0xfffffffb"
    },
    {
      "instr No.": 3540,
      "instr_in": "0x00",
      "mem_addr": 3540,
      "mem_bias_in": "0xffffffeb",
      "mem_inp_in": "0xffffffeb",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffeb",
      "mem_wgt_in": "0xffffffeb"
    },
    {
      "instr No.": 3541,
      "instr_in": "0x00",
      "mem_addr": 3541,
      "mem_bias_in": "0x00000012",
      "mem_inp_in": "0x00000012",
      "mem_mode": 3,
      "mem_uop_in": "0x00000012",
      "mem_wgt_in": "0x00000012"
    },
    {
      "instr No.": 3542,
      "instr_in": "0x00",
      "mem_addr": 3542,
      "mem_bias_in": "0x00000003",
      "mem_inp_in": "0x00000003",
      "mem_mode": 3,
      "mem_uop_in": "0x00000003",
      "mem_wgt_in": "0x00000003"
    },
    {
      "instr No.": 3543,
      "instr_in": "0x00",
      "mem_addr": 3543,
      "mem_bias_in": "0x00000004",
      "mem_inp_in": "0x00000004",
      "mem_mode": 3,
      "mem_uop_in": "0x00000004",
      "mem_wgt_in": "0x00000004"
    },
    {
      "instr No.": 3544,
      "instr_in": "0x00",
      "mem_addr": 3544,
      "mem_bias_in": "0x00000012",
      "mem_inp_in": "0x00000012",
      "mem_mode": 3,
      "mem_uop_in": "0x00000012",
      "mem_wgt_in": "0x00000012"
    },
    {
      "instr No.": 3545,
      "instr_in": "0x00",
      "mem_addr": 3545,
      "mem_bias_in": "0x00000018",
      "mem_inp_in": "0x00000018",
      "mem_mode": 3,
      "mem_uop_in": "0x00000018",
      "mem_wgt_in": "0x00000018"
    },
    {
      "instr No.": 3546,
      "instr_in": "0x00",
      "mem_addr": 3546,
      "mem_bias_in": "0x00000002",
      "mem_inp_in": "0x00000002",
      "mem_mode": 3,
      "mem_uop_in": "0x00000002",
      "mem_wgt_in": "0x00000002"
    },
    {
      "instr No.": 3547,
      "instr_in": "0x00",
      "mem_addr": 3547,
      "mem_bias_in": "0xfffffff6",
      "mem_inp_in": "0xfffffff6",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff6",
      "mem_wgt_in": "0xfffffff6"
    },
    {
      "instr No.": 3548,
      "instr_in": "0x00",
      "mem_addr": 3548,
      "mem_bias_in": "0xffffffff",
      "mem_inp_in": "0xffffffff",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffff",
      "mem_wgt_in": "0xffffffff"
    },
    {
      "instr No.": 3549,
      "instr_in": "0x00",
      "mem_addr": 3549,
      "mem_bias_in": "0xffffffff",
      "mem_inp_in": "0xffffffff",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffff",
      "mem_wgt_in": "0xffffffff"
    },
    {
      "instr No.": 3550,
      "instr_in": "0x00",
      "mem_addr": 3550,
      "mem_bias_in": "0xfffffffb",
      "mem_inp_in": "0xfffffffb",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffffb",
      "mem_wgt_in": "0xfffffffb"
    },
    {
      "instr No.": 3551,
      "instr_in": "0x00",
      "mem_addr": 3551,
      "mem_bias_in": "0xffffffed",
      "mem_inp_in": "0xffffffed",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffed",
      "mem_wgt_in": "0xffffffed"
    },
    {
      "instr No.": 3552,
      "instr_in": "0x00",
      "mem_addr": 3552,
      "mem_bias_in": "0xffffffee",
      "mem_inp_in": "0xffffffee",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffee",
      "mem_wgt_in": "0xffffffee"
    },
    {
      "instr No.": 3553,
      "instr_in": "0x00",
      "mem_addr": 3553,
      "mem_bias_in": "0xffffffe7",
      "mem_inp_in": "0xffffffe7",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe7",
      "mem_wgt_in": "0xffffffe7"
    },
    {
      "instr No.": 3554,
      "instr_in": "0x00",
      "mem_addr": 3554,
      "mem_bias_in": "0xfffffff2",
      "mem_inp_in": "0xfffffff2",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff2",
      "mem_wgt_in": "0xfffffff2"
    },
    {
      "instr No.": 3555,
      "instr_in": "0x00",
      "mem_addr": 3555,
      "mem_bias_in": "0xfffffff3",
      "mem_inp_in": "0xfffffff3",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff3",
      "mem_wgt_in": "0xfffffff3"
    },
    {
      "instr No.": 3556,
      "instr_in": "0x00",
      "mem_addr": 3556,
      "mem_bias_in": "0xffffffe8",
      "mem_inp_in": "0xffffffe8",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe8",
      "mem_wgt_in": "0xffffffe8"
    },
    {
      "instr No.": 3557,
      "instr_in": "0x00",
      "mem_addr": 3557,
      "mem_bias_in": "0xffffffe7",
      "mem_inp_in": "0xffffffe7",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe7",
      "mem_wgt_in": "0xffffffe7"
    },
    {
      "instr No.": 3558,
      "instr_in": "0x00",
      "mem_addr": 3558,
      "mem_bias_in": "0x00000009",
      "mem_inp_in": "0x00000009",
      "mem_mode": 3,
      "mem_uop_in": "0x00000009",
      "mem_wgt_in": "0x00000009"
    },
    {
      "instr No.": 3559,
      "instr_in": "0x00",
      "mem_addr": 3559,
      "mem_bias_in": "0x00000006",
      "mem_inp_in": "0x00000006",
      "mem_mode": 3,
      "mem_uop_in": "0x00000006",
      "mem_wgt_in": "0x00000006"
    },
    {
      "instr No.": 3560,
      "instr_in": "0x00",
      "mem_addr": 3560,
      "mem_bias_in": "0x00000016",
      "mem_inp_in": "0x00000016",
      "mem_mode": 3,
      "mem_uop_in": "0x00000016",
      "mem_wgt_in": "0x00000016"
    },
    {
      "instr No.": 3561,
      "instr_in": "0x00",
      "mem_addr": 3561,
      "mem_bias_in": "0xfffffff2",
      "mem_inp_in": "0xfffffff2",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff2",
      "mem_wgt_in": "0xfffffff2"
    },
    {
      "instr No.": 3562,
      "instr_in": "0x00",
      "mem_addr": 3562,
      "mem_bias_in": "0xfffffff9",
      "mem_inp_in": "0xfffffff9",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff9",
      "mem_wgt_in": "0xfffffff9"
    },
    {
      "instr No.": 3563,
      "instr_in": "0x00",
      "mem_addr": 3563,
      "mem_bias_in": "0x00000019",
      "mem_inp_in": "0x00000019",
      "mem_mode": 3,
      "mem_uop_in": "0x00000019",
      "mem_wgt_in": "0x00000019"
    },
    {
      "instr No.": 3564,
      "instr_in": "0x00",
      "mem_addr": 3564,
      "mem_bias_in": "0x0000001a",
      "mem_inp_in": "0x0000001a",
      "mem_mode": 3,
      "mem_uop_in": "0x0000001a",
      "mem_wgt_in": "0x0000001a"
    },
    {
      "instr No.": 3565,
      "instr_in": "0x00",
      "mem_addr": 3565,
      "mem_bias_in": "0xfffffffe",
      "mem_inp_in": "0xfffffffe",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffffe",
      "mem_wgt_in": "0xfffffffe"
    },
    {
      "instr No.": 3566,
      "instr_in": "0x00",
      "mem_addr": 3566,
      "mem_bias_in": "0xfffffffe",
      "mem_inp_in": "0xfffffffe",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffffe",
      "mem_wgt_in": "0xfffffffe"
    },
    {
      "instr No.": 3567,
      "instr_in": "0x00",
      "mem_addr": 3567,
      "mem_bias_in": "0x0000001a",
      "mem_inp_in": "0x0000001a",
      "mem_mode": 3,
      "mem_uop_in": "0x0000001a",
      "mem_wgt_in": "0x0000001a"
    },
    {
      "instr No.": 3568,
      "instr_in": "0x00",
      "mem_addr": 3568,
      "mem_bias_in": "0x0000001d",
      "mem_inp_in": "0x0000001d",
      "mem_mode": 3,
      "mem_uop_in": "0x0000001d",
      "mem_wgt_in": "0x0000001d"
    },
    {
      "instr No.": 3569,
      "instr_in": "0x00",
      "mem_addr": 3569,
      "mem_bias_in": "0xffffffe4",
      "mem_inp_in": "0xffffffe4",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe4",
      "mem_wgt_in": "0xffffffe4"
    },
    {
      "instr No.": 3570,
      "instr_in": "0x00",
      "mem_addr": 3570,
      "mem_bias_in": "0x00000014",
      "mem_inp_in": "0x00000014",
      "mem_mode": 3,
      "mem_uop_in": "0x00000014",
      "mem_wgt_in": "0x00000014"
    },
    {
      "instr No.": 3571,
      "instr_in": "0x00",
      "mem_addr": 3571,
      "mem_bias_in": "0xfffffff8",
      "mem_inp_in": "0xfffffff8",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff8",
      "mem_wgt_in": "0xfffffff8"
    },
    {
      "instr No.": 3572,
      "instr_in": "0x00",
      "mem_addr": 3572,
      "mem_bias_in": "0xffffffe6",
      "mem_inp_in": "0xffffffe6",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe6",
      "mem_wgt_in": "0xffffffe6"
    },
    {
      "instr No.": 3573,
      "instr_in": "0x00",
      "mem_addr": 3573,
      "mem_bias_in": "0x00000006",
      "mem_inp_in": "0x00000006",
      "mem_mode": 3,
      "mem_uop_in": "0x00000006",
      "mem_wgt_in": "0x00000006"
    },
    {
      "instr No.": 3574,
      "instr_in": "0x00",
      "mem_addr": 3574,
      "mem_bias_in": "0xffffffe4",
      "mem_inp_in": "0xffffffe4",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe4",
      "mem_wgt_in": "0xffffffe4"
    },
    {
      "instr No.": 3575,
      "instr_in": "0x00",
      "mem_addr": 3575,
      "mem_bias_in": "0xffffffe3",
      "mem_inp_in": "0xffffffe3",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe3",
      "mem_wgt_in": "0xffffffe3"
    },
    {
      "instr No.": 3576,
      "instr_in": "0x00",
      "mem_addr": 3576,
      "mem_bias_in": "0xfffffff0",
      "mem_inp_in": "0xfffffff0",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff0",
      "mem_wgt_in": "0xfffffff0"
    },
    {
      "instr No.": 3577,
      "instr_in": "0x00",
      "mem_addr": 3577,
      "mem_bias_in": "0xfffffff3",
      "mem_inp_in": "0xfffffff3",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff3",
      "mem_wgt_in": "0xfffffff3"
    },
    {
      "instr No.": 3578,
      "instr_in": "0x00",
      "mem_addr": 3578,
      "mem_bias_in": "0xfffffffd",
      "mem_inp_in": "0xfffffffd",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffffd",
      "mem_wgt_in": "0xfffffffd"
    },
    {
      "instr No.": 3579,
      "instr_in": "0x00",
      "mem_addr": 3579,
      "mem_bias_in": "0x00000010",
      "mem_inp_in": "0x00000010",
      "mem_mode": 3,
      "mem_uop_in": "0x00000010",
      "mem_wgt_in": "0x00000010"
    },
    {
      "instr No.": 3580,
      "instr_in": "0x00",
      "mem_addr": 3580,
      "mem_bias_in": "0xfffffff9",
      "mem_inp_in": "0xfffffff9",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff9",
      "mem_wgt_in": "0xfffffff9"
    },
    {
      "instr No.": 3581,
      "instr_in": "0x00",
      "mem_addr": 3581,
      "mem_bias_in": "0x0000000c",
      "mem_inp_in": "0x0000000c",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000c",
      "mem_wgt_in": "0x0000000c"
    },
    {
      "instr No.": 3582,
      "instr_in": "0x00",
      "mem_addr": 3582,
      "mem_bias_in": "0x00000003",
      "mem_inp_in": "0x00000003",
      "mem_mode": 3,
      "mem_uop_in": "0x00000003",
      "mem_wgt_in": "0x00000003"
    },
    {
      "instr No.": 3583,
      "instr_in": "0x00",
      "mem_addr": 3583,
      "mem_bias_in": "0x00000003",
      "mem_inp_in": "0x00000003",
      "mem_mode": 3,
      "mem_uop_in": "0x00000003",
      "mem_wgt_in": "0x00000003"
    },
    {
      "instr No.": 3584,
      "instr_in": "0x00",
      "mem_addr": 3584,
      "mem_bias_in": "0x0000001b",
      "mem_inp_in": "0x0000001b",
      "mem_mode": 3,
      "mem_uop_in": "0x0000001b",
      "mem_wgt_in": "0x0000001b"
    },
    {
      "instr No.": 3585,
      "instr_in": "0x00",
      "mem_addr": 3585,
      "mem_bias_in": "0xffffffe3",
      "mem_inp_in": "0xffffffe3",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe3",
      "mem_wgt_in": "0xffffffe3"
    },
    {
      "instr No.": 3586,
      "instr_in": "0x00",
      "mem_addr": 3586,
      "mem_bias_in": "0xffffffe9",
      "mem_inp_in": "0xffffffe9",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe9",
      "mem_wgt_in": "0xffffffe9"
    },
    {
      "instr No.": 3587,
      "instr_in": "0x00",
      "mem_addr": 3587,
      "mem_bias_in": "0x0000000b",
      "mem_inp_in": "0x0000000b",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000b",
      "mem_wgt_in": "0x0000000b"
    },
    {
      "instr No.": 3588,
      "instr_in": "0x00",
      "mem_addr": 3588,
      "mem_bias_in": "0x0000001c",
      "mem_inp_in": "0x0000001c",
      "mem_mode": 3,
      "mem_uop_in": "0x0000001c",
      "mem_wgt_in": "0x0000001c"
    },
    {
      "instr No.": 3589,
      "instr_in": "0x00",
      "mem_addr": 3589,
      "mem_bias_in": "0xffffffe8",
      "mem_inp_in": "0xffffffe8",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe8",
      "mem_wgt_in": "0xffffffe8"
    },
    {
      "instr No.": 3590,
      "instr_in": "0x00",
      "mem_addr": 3590,
      "mem_bias_in": "0x0000001f",
      "mem_inp_in": "0x0000001f",
      "mem_mode": 3,
      "mem_uop_in": "0x0000001f",
      "mem_wgt_in": "0x0000001f"
    },
    {
      "instr No.": 3591,
      "instr_in": "0x00",
      "mem_addr": 3591,
      "mem_bias_in": "0x0000000b",
      "mem_inp_in": "0x0000000b",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000b",
      "mem_wgt_in": "0x0000000b"
    },
    {
      "instr No.": 3592,
      "instr_in": "0x00",
      "mem_addr": 3592,
      "mem_bias_in": "0x00000004",
      "mem_inp_in": "0x00000004",
      "mem_mode": 3,
      "mem_uop_in": "0x00000004",
      "mem_wgt_in": "0x00000004"
    },
    {
      "instr No.": 3593,
      "instr_in": "0x00",
      "mem_addr": 3593,
      "mem_bias_in": "0x00000003",
      "mem_inp_in": "0x00000003",
      "mem_mode": 3,
      "mem_uop_in": "0x00000003",
      "mem_wgt_in": "0x00000003"
    },
    {
      "instr No.": 3594,
      "instr_in": "0x00",
      "mem_addr": 3594,
      "mem_bias_in": "0x0000000b",
      "mem_inp_in": "0x0000000b",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000b",
      "mem_wgt_in": "0x0000000b"
    },
    {
      "instr No.": 3595,
      "instr_in": "0x00",
      "mem_addr": 3595,
      "mem_bias_in": "0xfffffffd",
      "mem_inp_in": "0xfffffffd",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffffd",
      "mem_wgt_in": "0xfffffffd"
    },
    {
      "instr No.": 3596,
      "instr_in": "0x00",
      "mem_addr": 3596,
      "mem_bias_in": "0xfffffff2",
      "mem_inp_in": "0xfffffff2",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff2",
      "mem_wgt_in": "0xfffffff2"
    },
    {
      "instr No.": 3597,
      "instr_in": "0x00",
      "mem_addr": 3597,
      "mem_bias_in": "0x00000000",
      "mem_inp_in": "0x00000000",
      "mem_mode": 3,
      "mem_uop_in": "0x00000000",
      "mem_wgt_in": "0x00000000"
    },
    {
      "instr No.": 3598,
      "instr_in": "0x00",
      "mem_addr": 3598,
      "mem_bias_in": "0xfffffff8",
      "mem_inp_in": "0xfffffff8",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff8",
      "mem_wgt_in": "0xfffffff8"
    },
    {
      "instr No.": 3599,
      "instr_in": "0x00",
      "mem_addr": 3599,
      "mem_bias_in": "0xfffffff7",
      "mem_inp_in": "0xfffffff7",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff7",
      "mem_wgt_in": "0xfffffff7"
    },
    {
      "instr No.": 3600,
      "instr_in": "0x00",
      "mem_addr": 3600,
      "mem_bias_in": "0xffffffed",
      "mem_inp_in": "0xffffffed",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffed",
      "mem_wgt_in": "0xffffffed"
    },
    {
      "instr No.": 3601,
      "instr_in": "0x00",
      "mem_addr": 3601,
      "mem_bias_in": "0xffffffee",
      "mem_inp_in": "0xffffffee",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffee",
      "mem_wgt_in": "0xffffffee"
    },
    {
      "instr No.": 3602,
      "instr_in": "0x00",
      "mem_addr": 3602,
      "mem_bias_in": "0x0000000f",
      "mem_inp_in": "0x0000000f",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000f",
      "mem_wgt_in": "0x0000000f"
    },
    {
      "instr No.": 3603,
      "instr_in": "0x00",
      "mem_addr": 3603,
      "mem_bias_in": "0xffffffeb",
      "mem_inp_in": "0xffffffeb",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffeb",
      "mem_wgt_in": "0xffffffeb"
    },
    {
      "instr No.": 3604,
      "instr_in": "0x00",
      "mem_addr": 3604,
      "mem_bias_in": "0xfffffffc",
      "mem_inp_in": "0xfffffffc",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffffc",
      "mem_wgt_in": "0xfffffffc"
    },
    {
      "instr No.": 3605,
      "instr_in": "0x00",
      "mem_addr": 3605,
      "mem_bias_in": "0x00000006",
      "mem_inp_in": "0x00000006",
      "mem_mode": 3,
      "mem_uop_in": "0x00000006",
      "mem_wgt_in": "0x00000006"
    },
    {
      "instr No.": 3606,
      "instr_in": "0x00",
      "mem_addr": 3606,
      "mem_bias_in": "0x00000009",
      "mem_inp_in": "0x00000009",
      "mem_mode": 3,
      "mem_uop_in": "0x00000009",
      "mem_wgt_in": "0x00000009"
    },
    {
      "instr No.": 3607,
      "instr_in": "0x00",
      "mem_addr": 3607,
      "mem_bias_in": "0xfffffff0",
      "mem_inp_in": "0xfffffff0",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff0",
      "mem_wgt_in": "0xfffffff0"
    },
    {
      "instr No.": 3608,
      "instr_in": "0x00",
      "mem_addr": 3608,
      "mem_bias_in": "0xfffffff6",
      "mem_inp_in": "0xfffffff6",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff6",
      "mem_wgt_in": "0xfffffff6"
    },
    {
      "instr No.": 3609,
      "instr_in": "0x00",
      "mem_addr": 3609,
      "mem_bias_in": "0x0000000c",
      "mem_inp_in": "0x0000000c",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000c",
      "mem_wgt_in": "0x0000000c"
    },
    {
      "instr No.": 3610,
      "instr_in": "0x00",
      "mem_addr": 3610,
      "mem_bias_in": "0xffffffe0",
      "mem_inp_in": "0xffffffe0",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe0",
      "mem_wgt_in": "0xffffffe0"
    },
    {
      "instr No.": 3611,
      "instr_in": "0x00",
      "mem_addr": 3611,
      "mem_bias_in": "0x00000002",
      "mem_inp_in": "0x00000002",
      "mem_mode": 3,
      "mem_uop_in": "0x00000002",
      "mem_wgt_in": "0x00000002"
    },
    {
      "instr No.": 3612,
      "instr_in": "0x00",
      "mem_addr": 3612,
      "mem_bias_in": "0x00000018",
      "mem_inp_in": "0x00000018",
      "mem_mode": 3,
      "mem_uop_in": "0x00000018",
      "mem_wgt_in": "0x00000018"
    },
    {
      "instr No.": 3613,
      "instr_in": "0x00",
      "mem_addr": 3613,
      "mem_bias_in": "0xfffffff5",
      "mem_inp_in": "0xfffffff5",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff5",
      "mem_wgt_in": "0xfffffff5"
    },
    {
      "instr No.": 3614,
      "instr_in": "0x00",
      "mem_addr": 3614,
      "mem_bias_in": "0x00000009",
      "mem_inp_in": "0x00000009",
      "mem_mode": 3,
      "mem_uop_in": "0x00000009",
      "mem_wgt_in": "0x00000009"
    },
    {
      "instr No.": 3615,
      "instr_in": "0x00",
      "mem_addr": 3615,
      "mem_bias_in": "0x00000009",
      "mem_inp_in": "0x00000009",
      "mem_mode": 3,
      "mem_uop_in": "0x00000009",
      "mem_wgt_in": "0x00000009"
    },
    {
      "instr No.": 3616,
      "instr_in": "0x00",
      "mem_addr": 3616,
      "mem_bias_in": "0x00000019",
      "mem_inp_in": "0x00000019",
      "mem_mode": 3,
      "mem_uop_in": "0x00000019",
      "mem_wgt_in": "0x00000019"
    },
    {
      "instr No.": 3617,
      "instr_in": "0x00",
      "mem_addr": 3617,
      "mem_bias_in": "0x0000000e",
      "mem_inp_in": "0x0000000e",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000e",
      "mem_wgt_in": "0x0000000e"
    },
    {
      "instr No.": 3618,
      "instr_in": "0x00",
      "mem_addr": 3618,
      "mem_bias_in": "0xffffffe3",
      "mem_inp_in": "0xffffffe3",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe3",
      "mem_wgt_in": "0xffffffe3"
    },
    {
      "instr No.": 3619,
      "instr_in": "0x00",
      "mem_addr": 3619,
      "mem_bias_in": "0x0000001b",
      "mem_inp_in": "0x0000001b",
      "mem_mode": 3,
      "mem_uop_in": "0x0000001b",
      "mem_wgt_in": "0x0000001b"
    },
    {
      "instr No.": 3620,
      "instr_in": "0x00",
      "mem_addr": 3620,
      "mem_bias_in": "0xfffffffe",
      "mem_inp_in": "0xfffffffe",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffffe",
      "mem_wgt_in": "0xfffffffe"
    },
    {
      "instr No.": 3621,
      "instr_in": "0x00",
      "mem_addr": 3621,
      "mem_bias_in": "0x00000019",
      "mem_inp_in": "0x00000019",
      "mem_mode": 3,
      "mem_uop_in": "0x00000019",
      "mem_wgt_in": "0x00000019"
    },
    {
      "instr No.": 3622,
      "instr_in": "0x00",
      "mem_addr": 3622,
      "mem_bias_in": "0xffffffed",
      "mem_inp_in": "0xffffffed",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffed",
      "mem_wgt_in": "0xffffffed"
    },
    {
      "instr No.": 3623,
      "instr_in": "0x00",
      "mem_addr": 3623,
      "mem_bias_in": "0x00000002",
      "mem_inp_in": "0x00000002",
      "mem_mode": 3,
      "mem_uop_in": "0x00000002",
      "mem_wgt_in": "0x00000002"
    },
    {
      "instr No.": 3624,
      "instr_in": "0x00",
      "mem_addr": 3624,
      "mem_bias_in": "0xffffffed",
      "mem_inp_in": "0xffffffed",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffed",
      "mem_wgt_in": "0xffffffed"
    },
    {
      "instr No.": 3625,
      "instr_in": "0x00",
      "mem_addr": 3625,
      "mem_bias_in": "0xfffffff5",
      "mem_inp_in": "0xfffffff5",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff5",
      "mem_wgt_in": "0xfffffff5"
    },
    {
      "instr No.": 3626,
      "instr_in": "0x00",
      "mem_addr": 3626,
      "mem_bias_in": "0xfffffff9",
      "mem_inp_in": "0xfffffff9",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff9",
      "mem_wgt_in": "0xfffffff9"
    },
    {
      "instr No.": 3627,
      "instr_in": "0x00",
      "mem_addr": 3627,
      "mem_bias_in": "0xfffffffd",
      "mem_inp_in": "0xfffffffd",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffffd",
      "mem_wgt_in": "0xfffffffd"
    },
    {
      "instr No.": 3628,
      "instr_in": "0x00",
      "mem_addr": 3628,
      "mem_bias_in": "0x00000002",
      "mem_inp_in": "0x00000002",
      "mem_mode": 3,
      "mem_uop_in": "0x00000002",
      "mem_wgt_in": "0x00000002"
    },
    {
      "instr No.": 3629,
      "instr_in": "0x00",
      "mem_addr": 3629,
      "mem_bias_in": "0x00000004",
      "mem_inp_in": "0x00000004",
      "mem_mode": 3,
      "mem_uop_in": "0x00000004",
      "mem_wgt_in": "0x00000004"
    },
    {
      "instr No.": 3630,
      "instr_in": "0x00",
      "mem_addr": 3630,
      "mem_bias_in": "0xffffffe3",
      "mem_inp_in": "0xffffffe3",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe3",
      "mem_wgt_in": "0xffffffe3"
    },
    {
      "instr No.": 3631,
      "instr_in": "0x00",
      "mem_addr": 3631,
      "mem_bias_in": "0x00000008",
      "mem_inp_in": "0x00000008",
      "mem_mode": 3,
      "mem_uop_in": "0x00000008",
      "mem_wgt_in": "0x00000008"
    },
    {
      "instr No.": 3632,
      "instr_in": "0x00",
      "mem_addr": 3632,
      "mem_bias_in": "0xffffffe4",
      "mem_inp_in": "0xffffffe4",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe4",
      "mem_wgt_in": "0xffffffe4"
    },
    {
      "instr No.": 3633,
      "instr_in": "0x00",
      "mem_addr": 3633,
      "mem_bias_in": "0x0000000b",
      "mem_inp_in": "0x0000000b",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000b",
      "mem_wgt_in": "0x0000000b"
    },
    {
      "instr No.": 3634,
      "instr_in": "0x00",
      "mem_addr": 3634,
      "mem_bias_in": "0x00000001",
      "mem_inp_in": "0x00000001",
      "mem_mode": 3,
      "mem_uop_in": "0x00000001",
      "mem_wgt_in": "0x00000001"
    },
    {
      "instr No.": 3635,
      "instr_in": "0x00",
      "mem_addr": 3635,
      "mem_bias_in": "0x0000001b",
      "mem_inp_in": "0x0000001b",
      "mem_mode": 3,
      "mem_uop_in": "0x0000001b",
      "mem_wgt_in": "0x0000001b"
    },
    {
      "instr No.": 3636,
      "instr_in": "0x00",
      "mem_addr": 3636,
      "mem_bias_in": "0x00000015",
      "mem_inp_in": "0x00000015",
      "mem_mode": 3,
      "mem_uop_in": "0x00000015",
      "mem_wgt_in": "0x00000015"
    },
    {
      "instr No.": 3637,
      "instr_in": "0x00",
      "mem_addr": 3637,
      "mem_bias_in": "0x00000019",
      "mem_inp_in": "0x00000019",
      "mem_mode": 3,
      "mem_uop_in": "0x00000019",
      "mem_wgt_in": "0x00000019"
    },
    {
      "instr No.": 3638,
      "instr_in": "0x00",
      "mem_addr": 3638,
      "mem_bias_in": "0x00000019",
      "mem_inp_in": "0x00000019",
      "mem_mode": 3,
      "mem_uop_in": "0x00000019",
      "mem_wgt_in": "0x00000019"
    },
    {
      "instr No.": 3639,
      "instr_in": "0x00",
      "mem_addr": 3639,
      "mem_bias_in": "0xfffffff3",
      "mem_inp_in": "0xfffffff3",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff3",
      "mem_wgt_in": "0xfffffff3"
    },
    {
      "instr No.": 3640,
      "instr_in": "0x00",
      "mem_addr": 3640,
      "mem_bias_in": "0x0000000d",
      "mem_inp_in": "0x0000000d",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000d",
      "mem_wgt_in": "0x0000000d"
    },
    {
      "instr No.": 3641,
      "instr_in": "0x00",
      "mem_addr": 3641,
      "mem_bias_in": "0xffffffe8",
      "mem_inp_in": "0xffffffe8",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe8",
      "mem_wgt_in": "0xffffffe8"
    },
    {
      "instr No.": 3642,
      "instr_in": "0x00",
      "mem_addr": 3642,
      "mem_bias_in": "0x00000014",
      "mem_inp_in": "0x00000014",
      "mem_mode": 3,
      "mem_uop_in": "0x00000014",
      "mem_wgt_in": "0x00000014"
    },
    {
      "instr No.": 3643,
      "instr_in": "0x00",
      "mem_addr": 3643,
      "mem_bias_in": "0x00000012",
      "mem_inp_in": "0x00000012",
      "mem_mode": 3,
      "mem_uop_in": "0x00000012",
      "mem_wgt_in": "0x00000012"
    },
    {
      "instr No.": 3644,
      "instr_in": "0x00",
      "mem_addr": 3644,
      "mem_bias_in": "0x00000004",
      "mem_inp_in": "0x00000004",
      "mem_mode": 3,
      "mem_uop_in": "0x00000004",
      "mem_wgt_in": "0x00000004"
    },
    {
      "instr No.": 3645,
      "instr_in": "0x00",
      "mem_addr": 3645,
      "mem_bias_in": "0x00000005",
      "mem_inp_in": "0x00000005",
      "mem_mode": 3,
      "mem_uop_in": "0x00000005",
      "mem_wgt_in": "0x00000005"
    },
    {
      "instr No.": 3646,
      "instr_in": "0x00",
      "mem_addr": 3646,
      "mem_bias_in": "0xfffffff4",
      "mem_inp_in": "0xfffffff4",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff4",
      "mem_wgt_in": "0xfffffff4"
    },
    {
      "instr No.": 3647,
      "instr_in": "0x00",
      "mem_addr": 3647,
      "mem_bias_in": "0x00000006",
      "mem_inp_in": "0x00000006",
      "mem_mode": 3,
      "mem_uop_in": "0x00000006",
      "mem_wgt_in": "0x00000006"
    },
    {
      "instr No.": 3648,
      "instr_in": "0x00",
      "mem_addr": 3648,
      "mem_bias_in": "0x00000012",
      "mem_inp_in": "0x00000012",
      "mem_mode": 3,
      "mem_uop_in": "0x00000012",
      "mem_wgt_in": "0x00000012"
    },
    {
      "instr No.": 3649,
      "instr_in": "0x00",
      "mem_addr": 3649,
      "mem_bias_in": "0xffffffef",
      "mem_inp_in": "0xffffffef",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffef",
      "mem_wgt_in": "0xffffffef"
    },
    {
      "instr No.": 3650,
      "instr_in": "0x00",
      "mem_addr": 3650,
      "mem_bias_in": "0x00000007",
      "mem_inp_in": "0x00000007",
      "mem_mode": 3,
      "mem_uop_in": "0x00000007",
      "mem_wgt_in": "0x00000007"
    },
    {
      "instr No.": 3651,
      "instr_in": "0x00",
      "mem_addr": 3651,
      "mem_bias_in": "0xffffffec",
      "mem_inp_in": "0xffffffec",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffec",
      "mem_wgt_in": "0xffffffec"
    },
    {
      "instr No.": 3652,
      "instr_in": "0x00",
      "mem_addr": 3652,
      "mem_bias_in": "0xfffffff8",
      "mem_inp_in": "0xfffffff8",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff8",
      "mem_wgt_in": "0xfffffff8"
    },
    {
      "instr No.": 3653,
      "instr_in": "0x00",
      "mem_addr": 3653,
      "mem_bias_in": "0x00000001",
      "mem_inp_in": "0x00000001",
      "mem_mode": 3,
      "mem_uop_in": "0x00000001",
      "mem_wgt_in": "0x00000001"
    },
    {
      "instr No.": 3654,
      "instr_in": "0x00",
      "mem_addr": 3654,
      "mem_bias_in": "0x0000001a",
      "mem_inp_in": "0x0000001a",
      "mem_mode": 3,
      "mem_uop_in": "0x0000001a",
      "mem_wgt_in": "0x0000001a"
    },
    {
      "instr No.": 3655,
      "instr_in": "0x00",
      "mem_addr": 3655,
      "mem_bias_in": "0xfffffff3",
      "mem_inp_in": "0xfffffff3",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff3",
      "mem_wgt_in": "0xfffffff3"
    },
    {
      "instr No.": 3656,
      "instr_in": "0x00",
      "mem_addr": 3656,
      "mem_bias_in": "0xfffffffa",
      "mem_inp_in": "0xfffffffa",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffffa",
      "mem_wgt_in": "0xfffffffa"
    },
    {
      "instr No.": 3657,
      "instr_in": "0x00",
      "mem_addr": 3657,
      "mem_bias_in": "0x0000000f",
      "mem_inp_in": "0x0000000f",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000f",
      "mem_wgt_in": "0x0000000f"
    },
    {
      "instr No.": 3658,
      "instr_in": "0x00",
      "mem_addr": 3658,
      "mem_bias_in": "0xffffffed",
      "mem_inp_in": "0xffffffed",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffed",
      "mem_wgt_in": "0xffffffed"
    },
    {
      "instr No.": 3659,
      "instr_in": "0x00",
      "mem_addr": 3659,
      "mem_bias_in": "0xffffffe0",
      "mem_inp_in": "0xffffffe0",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe0",
      "mem_wgt_in": "0xffffffe0"
    },
    {
      "instr No.": 3660,
      "instr_in": "0x00",
      "mem_addr": 3660,
      "mem_bias_in": "0xfffffff4",
      "mem_inp_in": "0xfffffff4",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff4",
      "mem_wgt_in": "0xfffffff4"
    },
    {
      "instr No.": 3661,
      "instr_in": "0x00",
      "mem_addr": 3661,
      "mem_bias_in": "0x00000011",
      "mem_inp_in": "0x00000011",
      "mem_mode": 3,
      "mem_uop_in": "0x00000011",
      "mem_wgt_in": "0x00000011"
    },
    {
      "instr No.": 3662,
      "instr_in": "0x00",
      "mem_addr": 3662,
      "mem_bias_in": "0xffffffe8",
      "mem_inp_in": "0xffffffe8",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe8",
      "mem_wgt_in": "0xffffffe8"
    },
    {
      "instr No.": 3663,
      "instr_in": "0x00",
      "mem_addr": 3663,
      "mem_bias_in": "0x00000015",
      "mem_inp_in": "0x00000015",
      "mem_mode": 3,
      "mem_uop_in": "0x00000015",
      "mem_wgt_in": "0x00000015"
    },
    {
      "instr No.": 3664,
      "instr_in": "0x00",
      "mem_addr": 3664,
      "mem_bias_in": "0xffffffe8",
      "mem_inp_in": "0xffffffe8",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe8",
      "mem_wgt_in": "0xffffffe8"
    },
    {
      "instr No.": 3665,
      "instr_in": "0x00",
      "mem_addr": 3665,
      "mem_bias_in": "0x00000003",
      "mem_inp_in": "0x00000003",
      "mem_mode": 3,
      "mem_uop_in": "0x00000003",
      "mem_wgt_in": "0x00000003"
    },
    {
      "instr No.": 3666,
      "instr_in": "0x00",
      "mem_addr": 3666,
      "mem_bias_in": "0x00000012",
      "mem_inp_in": "0x00000012",
      "mem_mode": 3,
      "mem_uop_in": "0x00000012",
      "mem_wgt_in": "0x00000012"
    },
    {
      "instr No.": 3667,
      "instr_in": "0x00",
      "mem_addr": 3667,
      "mem_bias_in": "0x00000010",
      "mem_inp_in": "0x00000010",
      "mem_mode": 3,
      "mem_uop_in": "0x00000010",
      "mem_wgt_in": "0x00000010"
    },
    {
      "instr No.": 3668,
      "instr_in": "0x00",
      "mem_addr": 3668,
      "mem_bias_in": "0x00000019",
      "mem_inp_in": "0x00000019",
      "mem_mode": 3,
      "mem_uop_in": "0x00000019",
      "mem_wgt_in": "0x00000019"
    },
    {
      "instr No.": 3669,
      "instr_in": "0x00",
      "mem_addr": 3669,
      "mem_bias_in": "0x00000008",
      "mem_inp_in": "0x00000008",
      "mem_mode": 3,
      "mem_uop_in": "0x00000008",
      "mem_wgt_in": "0x00000008"
    },
    {
      "instr No.": 3670,
      "instr_in": "0x00",
      "mem_addr": 3670,
      "mem_bias_in": "0xfffffffc",
      "mem_inp_in": "0xfffffffc",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffffc",
      "mem_wgt_in": "0xfffffffc"
    },
    {
      "instr No.": 3671,
      "instr_in": "0x00",
      "mem_addr": 3671,
      "mem_bias_in": "0xfffffff4",
      "mem_inp_in": "0xfffffff4",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff4",
      "mem_wgt_in": "0xfffffff4"
    },
    {
      "instr No.": 3672,
      "instr_in": "0x00",
      "mem_addr": 3672,
      "mem_bias_in": "0x0000001b",
      "mem_inp_in": "0x0000001b",
      "mem_mode": 3,
      "mem_uop_in": "0x0000001b",
      "mem_wgt_in": "0x0000001b"
    },
    {
      "instr No.": 3673,
      "instr_in": "0x00",
      "mem_addr": 3673,
      "mem_bias_in": "0x00000012",
      "mem_inp_in": "0x00000012",
      "mem_mode": 3,
      "mem_uop_in": "0x00000012",
      "mem_wgt_in": "0x00000012"
    },
    {
      "instr No.": 3674,
      "instr_in": "0x00",
      "mem_addr": 3674,
      "mem_bias_in": "0x00000000",
      "mem_inp_in": "0x00000000",
      "mem_mode": 3,
      "mem_uop_in": "0x00000000",
      "mem_wgt_in": "0x00000000"
    },
    {
      "instr No.": 3675,
      "instr_in": "0x00",
      "mem_addr": 3675,
      "mem_bias_in": "0x0000000a",
      "mem_inp_in": "0x0000000a",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000a",
      "mem_wgt_in": "0x0000000a"
    },
    {
      "instr No.": 3676,
      "instr_in": "0x00",
      "mem_addr": 3676,
      "mem_bias_in": "0xffffffe5",
      "mem_inp_in": "0xffffffe5",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe5",
      "mem_wgt_in": "0xffffffe5"
    },
    {
      "instr No.": 3677,
      "instr_in": "0x00",
      "mem_addr": 3677,
      "mem_bias_in": "0x00000002",
      "mem_inp_in": "0x00000002",
      "mem_mode": 3,
      "mem_uop_in": "0x00000002",
      "mem_wgt_in": "0x00000002"
    },
    {
      "instr No.": 3678,
      "instr_in": "0x00",
      "mem_addr": 3678,
      "mem_bias_in": "0xffffffed",
      "mem_inp_in": "0xffffffed",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffed",
      "mem_wgt_in": "0xffffffed"
    },
    {
      "instr No.": 3679,
      "instr_in": "0x00",
      "mem_addr": 3679,
      "mem_bias_in": "0x00000005",
      "mem_inp_in": "0x00000005",
      "mem_mode": 3,
      "mem_uop_in": "0x00000005",
      "mem_wgt_in": "0x00000005"
    },
    {
      "instr No.": 3680,
      "instr_in": "0x00",
      "mem_addr": 3680,
      "mem_bias_in": "0xffffffec",
      "mem_inp_in": "0xffffffec",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffec",
      "mem_wgt_in": "0xffffffec"
    },
    {
      "instr No.": 3681,
      "instr_in": "0x00",
      "mem_addr": 3681,
      "mem_bias_in": "0x0000000f",
      "mem_inp_in": "0x0000000f",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000f",
      "mem_wgt_in": "0x0000000f"
    },
    {
      "instr No.": 3682,
      "instr_in": "0x00",
      "mem_addr": 3682,
      "mem_bias_in": "0xfffffffe",
      "mem_inp_in": "0xfffffffe",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffffe",
      "mem_wgt_in": "0xfffffffe"
    },
    {
      "instr No.": 3683,
      "instr_in": "0x00",
      "mem_addr": 3683,
      "mem_bias_in": "0x00000007",
      "mem_inp_in": "0x00000007",
      "mem_mode": 3,
      "mem_uop_in": "0x00000007",
      "mem_wgt_in": "0x00000007"
    },
    {
      "instr No.": 3684,
      "instr_in": "0x00",
      "mem_addr": 3684,
      "mem_bias_in": "0xfffffff0",
      "mem_inp_in": "0xfffffff0",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff0",
      "mem_wgt_in": "0xfffffff0"
    },
    {
      "instr No.": 3685,
      "instr_in": "0x00",
      "mem_addr": 3685,
      "mem_bias_in": "0xffffffe9",
      "mem_inp_in": "0xffffffe9",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe9",
      "mem_wgt_in": "0xffffffe9"
    },
    {
      "instr No.": 3686,
      "instr_in": "0x00",
      "mem_addr": 3686,
      "mem_bias_in": "0x0000000e",
      "mem_inp_in": "0x0000000e",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000e",
      "mem_wgt_in": "0x0000000e"
    },
    {
      "instr No.": 3687,
      "instr_in": "0x00",
      "mem_addr": 3687,
      "mem_bias_in": "0xffffffe7",
      "mem_inp_in": "0xffffffe7",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe7",
      "mem_wgt_in": "0xffffffe7"
    },
    {
      "instr No.": 3688,
      "instr_in": "0x00",
      "mem_addr": 3688,
      "mem_bias_in": "0x00000013",
      "mem_inp_in": "0x00000013",
      "mem_mode": 3,
      "mem_uop_in": "0x00000013",
      "mem_wgt_in": "0x00000013"
    },
    {
      "instr No.": 3689,
      "instr_in": "0x00",
      "mem_addr": 3689,
      "mem_bias_in": "0x0000001a",
      "mem_inp_in": "0x0000001a",
      "mem_mode": 3,
      "mem_uop_in": "0x0000001a",
      "mem_wgt_in": "0x0000001a"
    },
    {
      "instr No.": 3690,
      "instr_in": "0x00",
      "mem_addr": 3690,
      "mem_bias_in": "0x0000000c",
      "mem_inp_in": "0x0000000c",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000c",
      "mem_wgt_in": "0x0000000c"
    },
    {
      "instr No.": 3691,
      "instr_in": "0x00",
      "mem_addr": 3691,
      "mem_bias_in": "0xffffffef",
      "mem_inp_in": "0xffffffef",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffef",
      "mem_wgt_in": "0xffffffef"
    },
    {
      "instr No.": 3692,
      "instr_in": "0x00",
      "mem_addr": 3692,
      "mem_bias_in": "0xffffffee",
      "mem_inp_in": "0xffffffee",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffee",
      "mem_wgt_in": "0xffffffee"
    },
    {
      "instr No.": 3693,
      "instr_in": "0x00",
      "mem_addr": 3693,
      "mem_bias_in": "0xfffffff1",
      "mem_inp_in": "0xfffffff1",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff1",
      "mem_wgt_in": "0xfffffff1"
    },
    {
      "instr No.": 3694,
      "instr_in": "0x00",
      "mem_addr": 3694,
      "mem_bias_in": "0xffffffef",
      "mem_inp_in": "0xffffffef",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffef",
      "mem_wgt_in": "0xffffffef"
    },
    {
      "instr No.": 3695,
      "instr_in": "0x00",
      "mem_addr": 3695,
      "mem_bias_in": "0xffffffe6",
      "mem_inp_in": "0xffffffe6",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe6",
      "mem_wgt_in": "0xffffffe6"
    },
    {
      "instr No.": 3696,
      "instr_in": "0x00",
      "mem_addr": 3696,
      "mem_bias_in": "0xffffffe2",
      "mem_inp_in": "0xffffffe2",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe2",
      "mem_wgt_in": "0xffffffe2"
    },
    {
      "instr No.": 3697,
      "instr_in": "0x00",
      "mem_addr": 3697,
      "mem_bias_in": "0x0000001d",
      "mem_inp_in": "0x0000001d",
      "mem_mode": 3,
      "mem_uop_in": "0x0000001d",
      "mem_wgt_in": "0x0000001d"
    },
    {
      "instr No.": 3698,
      "instr_in": "0x00",
      "mem_addr": 3698,
      "mem_bias_in": "0xffffffe9",
      "mem_inp_in": "0xffffffe9",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe9",
      "mem_wgt_in": "0xffffffe9"
    },
    {
      "instr No.": 3699,
      "instr_in": "0x00",
      "mem_addr": 3699,
      "mem_bias_in": "0x00000012",
      "mem_inp_in": "0x00000012",
      "mem_mode": 3,
      "mem_uop_in": "0x00000012",
      "mem_wgt_in": "0x00000012"
    },
    {
      "instr No.": 3700,
      "instr_in": "0x00",
      "mem_addr": 3700,
      "mem_bias_in": "0xfffffff0",
      "mem_inp_in": "0xfffffff0",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff0",
      "mem_wgt_in": "0xfffffff0"
    },
    {
      "instr No.": 3701,
      "instr_in": "0x00",
      "mem_addr": 3701,
      "mem_bias_in": "0x0000001b",
      "mem_inp_in": "0x0000001b",
      "mem_mode": 3,
      "mem_uop_in": "0x0000001b",
      "mem_wgt_in": "0x0000001b"
    },
    {
      "instr No.": 3702,
      "instr_in": "0x00",
      "mem_addr": 3702,
      "mem_bias_in": "0x0000001b",
      "mem_inp_in": "0x0000001b",
      "mem_mode": 3,
      "mem_uop_in": "0x0000001b",
      "mem_wgt_in": "0x0000001b"
    },
    {
      "instr No.": 3703,
      "instr_in": "0x00",
      "mem_addr": 3703,
      "mem_bias_in": "0xfffffffc",
      "mem_inp_in": "0xfffffffc",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffffc",
      "mem_wgt_in": "0xfffffffc"
    },
    {
      "instr No.": 3704,
      "instr_in": "0x00",
      "mem_addr": 3704,
      "mem_bias_in": "0x00000009",
      "mem_inp_in": "0x00000009",
      "mem_mode": 3,
      "mem_uop_in": "0x00000009",
      "mem_wgt_in": "0x00000009"
    },
    {
      "instr No.": 3705,
      "instr_in": "0x00",
      "mem_addr": 3705,
      "mem_bias_in": "0x00000010",
      "mem_inp_in": "0x00000010",
      "mem_mode": 3,
      "mem_uop_in": "0x00000010",
      "mem_wgt_in": "0x00000010"
    },
    {
      "instr No.": 3706,
      "instr_in": "0x00",
      "mem_addr": 3706,
      "mem_bias_in": "0x0000000d",
      "mem_inp_in": "0x0000000d",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000d",
      "mem_wgt_in": "0x0000000d"
    },
    {
      "instr No.": 3707,
      "instr_in": "0x00",
      "mem_addr": 3707,
      "mem_bias_in": "0xfffffff1",
      "mem_inp_in": "0xfffffff1",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff1",
      "mem_wgt_in": "0xfffffff1"
    },
    {
      "instr No.": 3708,
      "instr_in": "0x00",
      "mem_addr": 3708,
      "mem_bias_in": "0xffffffe3",
      "mem_inp_in": "0xffffffe3",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe3",
      "mem_wgt_in": "0xffffffe3"
    },
    {
      "instr No.": 3709,
      "instr_in": "0x00",
      "mem_addr": 3709,
      "mem_bias_in": "0xfffffff5",
      "mem_inp_in": "0xfffffff5",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff5",
      "mem_wgt_in": "0xfffffff5"
    },
    {
      "instr No.": 3710,
      "instr_in": "0x00",
      "mem_addr": 3710,
      "mem_bias_in": "0x0000001b",
      "mem_inp_in": "0x0000001b",
      "mem_mode": 3,
      "mem_uop_in": "0x0000001b",
      "mem_wgt_in": "0x0000001b"
    },
    {
      "instr No.": 3711,
      "instr_in": "0x00",
      "mem_addr": 3711,
      "mem_bias_in": "0x0000000b",
      "mem_inp_in": "0x0000000b",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000b",
      "mem_wgt_in": "0x0000000b"
    },
    {
      "instr No.": 3712,
      "instr_in": "0x00",
      "mem_addr": 3712,
      "mem_bias_in": "0x00000010",
      "mem_inp_in": "0x00000010",
      "mem_mode": 3,
      "mem_uop_in": "0x00000010",
      "mem_wgt_in": "0x00000010"
    },
    {
      "instr No.": 3713,
      "instr_in": "0x00",
      "mem_addr": 3713,
      "mem_bias_in": "0xfffffff6",
      "mem_inp_in": "0xfffffff6",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff6",
      "mem_wgt_in": "0xfffffff6"
    },
    {
      "instr No.": 3714,
      "instr_in": "0x00",
      "mem_addr": 3714,
      "mem_bias_in": "0xffffffef",
      "mem_inp_in": "0xffffffef",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffef",
      "mem_wgt_in": "0xffffffef"
    },
    {
      "instr No.": 3715,
      "instr_in": "0x00",
      "mem_addr": 3715,
      "mem_bias_in": "0xfffffff3",
      "mem_inp_in": "0xfffffff3",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff3",
      "mem_wgt_in": "0xfffffff3"
    },
    {
      "instr No.": 3716,
      "instr_in": "0x00",
      "mem_addr": 3716,
      "mem_bias_in": "0x0000000f",
      "mem_inp_in": "0x0000000f",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000f",
      "mem_wgt_in": "0x0000000f"
    },
    {
      "instr No.": 3717,
      "instr_in": "0x00",
      "mem_addr": 3717,
      "mem_bias_in": "0x00000018",
      "mem_inp_in": "0x00000018",
      "mem_mode": 3,
      "mem_uop_in": "0x00000018",
      "mem_wgt_in": "0x00000018"
    },
    {
      "instr No.": 3718,
      "instr_in": "0x00",
      "mem_addr": 3718,
      "mem_bias_in": "0xfffffff2",
      "mem_inp_in": "0xfffffff2",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff2",
      "mem_wgt_in": "0xfffffff2"
    },
    {
      "instr No.": 3719,
      "instr_in": "0x00",
      "mem_addr": 3719,
      "mem_bias_in": "0xffffffe4",
      "mem_inp_in": "0xffffffe4",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe4",
      "mem_wgt_in": "0xffffffe4"
    },
    {
      "instr No.": 3720,
      "instr_in": "0x00",
      "mem_addr": 3720,
      "mem_bias_in": "0xffffffe0",
      "mem_inp_in": "0xffffffe0",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe0",
      "mem_wgt_in": "0xffffffe0"
    },
    {
      "instr No.": 3721,
      "instr_in": "0x00",
      "mem_addr": 3721,
      "mem_bias_in": "0x0000001e",
      "mem_inp_in": "0x0000001e",
      "mem_mode": 3,
      "mem_uop_in": "0x0000001e",
      "mem_wgt_in": "0x0000001e"
    },
    {
      "instr No.": 3722,
      "instr_in": "0x00",
      "mem_addr": 3722,
      "mem_bias_in": "0x00000000",
      "mem_inp_in": "0x00000000",
      "mem_mode": 3,
      "mem_uop_in": "0x00000000",
      "mem_wgt_in": "0x00000000"
    },
    {
      "instr No.": 3723,
      "instr_in": "0x00",
      "mem_addr": 3723,
      "mem_bias_in": "0xfffffff0",
      "mem_inp_in": "0xfffffff0",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff0",
      "mem_wgt_in": "0xfffffff0"
    },
    {
      "instr No.": 3724,
      "instr_in": "0x00",
      "mem_addr": 3724,
      "mem_bias_in": "0x00000019",
      "mem_inp_in": "0x00000019",
      "mem_mode": 3,
      "mem_uop_in": "0x00000019",
      "mem_wgt_in": "0x00000019"
    },
    {
      "instr No.": 3725,
      "instr_in": "0x00",
      "mem_addr": 3725,
      "mem_bias_in": "0xffffffe9",
      "mem_inp_in": "0xffffffe9",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe9",
      "mem_wgt_in": "0xffffffe9"
    },
    {
      "instr No.": 3726,
      "instr_in": "0x00",
      "mem_addr": 3726,
      "mem_bias_in": "0x0000001f",
      "mem_inp_in": "0x0000001f",
      "mem_mode": 3,
      "mem_uop_in": "0x0000001f",
      "mem_wgt_in": "0x0000001f"
    },
    {
      "instr No.": 3727,
      "instr_in": "0x00",
      "mem_addr": 3727,
      "mem_bias_in": "0x00000004",
      "mem_inp_in": "0x00000004",
      "mem_mode": 3,
      "mem_uop_in": "0x00000004",
      "mem_wgt_in": "0x00000004"
    },
    {
      "instr No.": 3728,
      "instr_in": "0x00",
      "mem_addr": 3728,
      "mem_bias_in": "0xfffffffb",
      "mem_inp_in": "0xfffffffb",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffffb",
      "mem_wgt_in": "0xfffffffb"
    },
    {
      "instr No.": 3729,
      "instr_in": "0x00",
      "mem_addr": 3729,
      "mem_bias_in": "0xffffffe3",
      "mem_inp_in": "0xffffffe3",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe3",
      "mem_wgt_in": "0xffffffe3"
    },
    {
      "instr No.": 3730,
      "instr_in": "0x00",
      "mem_addr": 3730,
      "mem_bias_in": "0xffffffee",
      "mem_inp_in": "0xffffffee",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffee",
      "mem_wgt_in": "0xffffffee"
    },
    {
      "instr No.": 3731,
      "instr_in": "0x00",
      "mem_addr": 3731,
      "mem_bias_in": "0xffffffea",
      "mem_inp_in": "0xffffffea",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffea",
      "mem_wgt_in": "0xffffffea"
    },
    {
      "instr No.": 3732,
      "instr_in": "0x00",
      "mem_addr": 3732,
      "mem_bias_in": "0x00000002",
      "mem_inp_in": "0x00000002",
      "mem_mode": 3,
      "mem_uop_in": "0x00000002",
      "mem_wgt_in": "0x00000002"
    },
    {
      "instr No.": 3733,
      "instr_in": "0x00",
      "mem_addr": 3733,
      "mem_bias_in": "0x0000001a",
      "mem_inp_in": "0x0000001a",
      "mem_mode": 3,
      "mem_uop_in": "0x0000001a",
      "mem_wgt_in": "0x0000001a"
    },
    {
      "instr No.": 3734,
      "instr_in": "0x00",
      "mem_addr": 3734,
      "mem_bias_in": "0x0000001e",
      "mem_inp_in": "0x0000001e",
      "mem_mode": 3,
      "mem_uop_in": "0x0000001e",
      "mem_wgt_in": "0x0000001e"
    },
    {
      "instr No.": 3735,
      "instr_in": "0x00",
      "mem_addr": 3735,
      "mem_bias_in": "0x00000011",
      "mem_inp_in": "0x00000011",
      "mem_mode": 3,
      "mem_uop_in": "0x00000011",
      "mem_wgt_in": "0x00000011"
    },
    {
      "instr No.": 3736,
      "instr_in": "0x00",
      "mem_addr": 3736,
      "mem_bias_in": "0xffffffff",
      "mem_inp_in": "0xffffffff",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffff",
      "mem_wgt_in": "0xffffffff"
    },
    {
      "instr No.": 3737,
      "instr_in": "0x00",
      "mem_addr": 3737,
      "mem_bias_in": "0xffffffeb",
      "mem_inp_in": "0xffffffeb",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffeb",
      "mem_wgt_in": "0xffffffeb"
    },
    {
      "instr No.": 3738,
      "instr_in": "0x00",
      "mem_addr": 3738,
      "mem_bias_in": "0xffffffe2",
      "mem_inp_in": "0xffffffe2",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe2",
      "mem_wgt_in": "0xffffffe2"
    },
    {
      "instr No.": 3739,
      "instr_in": "0x00",
      "mem_addr": 3739,
      "mem_bias_in": "0x0000000f",
      "mem_inp_in": "0x0000000f",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000f",
      "mem_wgt_in": "0x0000000f"
    },
    {
      "instr No.": 3740,
      "instr_in": "0x00",
      "mem_addr": 3740,
      "mem_bias_in": "0xffffffe6",
      "mem_inp_in": "0xffffffe6",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe6",
      "mem_wgt_in": "0xffffffe6"
    },
    {
      "instr No.": 3741,
      "instr_in": "0x00",
      "mem_addr": 3741,
      "mem_bias_in": "0xffffffe6",
      "mem_inp_in": "0xffffffe6",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe6",
      "mem_wgt_in": "0xffffffe6"
    },
    {
      "instr No.": 3742,
      "instr_in": "0x00",
      "mem_addr": 3742,
      "mem_bias_in": "0xffffffe7",
      "mem_inp_in": "0xffffffe7",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe7",
      "mem_wgt_in": "0xffffffe7"
    },
    {
      "instr No.": 3743,
      "instr_in": "0x00",
      "mem_addr": 3743,
      "mem_bias_in": "0xffffffe1",
      "mem_inp_in": "0xffffffe1",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe1",
      "mem_wgt_in": "0xffffffe1"
    },
    {
      "instr No.": 3744,
      "instr_in": "0x00",
      "mem_addr": 3744,
      "mem_bias_in": "0xffffffe7",
      "mem_inp_in": "0xffffffe7",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe7",
      "mem_wgt_in": "0xffffffe7"
    },
    {
      "instr No.": 3745,
      "instr_in": "0x00",
      "mem_addr": 3745,
      "mem_bias_in": "0xffffffec",
      "mem_inp_in": "0xffffffec",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffec",
      "mem_wgt_in": "0xffffffec"
    },
    {
      "instr No.": 3746,
      "instr_in": "0x00",
      "mem_addr": 3746,
      "mem_bias_in": "0x00000002",
      "mem_inp_in": "0x00000002",
      "mem_mode": 3,
      "mem_uop_in": "0x00000002",
      "mem_wgt_in": "0x00000002"
    },
    {
      "instr No.": 3747,
      "instr_in": "0x00",
      "mem_addr": 3747,
      "mem_bias_in": "0xfffffff8",
      "mem_inp_in": "0xfffffff8",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff8",
      "mem_wgt_in": "0xfffffff8"
    },
    {
      "instr No.": 3748,
      "instr_in": "0x00",
      "mem_addr": 3748,
      "mem_bias_in": "0xfffffffd",
      "mem_inp_in": "0xfffffffd",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffffd",
      "mem_wgt_in": "0xfffffffd"
    },
    {
      "instr No.": 3749,
      "instr_in": "0x00",
      "mem_addr": 3749,
      "mem_bias_in": "0x00000018",
      "mem_inp_in": "0x00000018",
      "mem_mode": 3,
      "mem_uop_in": "0x00000018",
      "mem_wgt_in": "0x00000018"
    },
    {
      "instr No.": 3750,
      "instr_in": "0x00",
      "mem_addr": 3750,
      "mem_bias_in": "0xffffffed",
      "mem_inp_in": "0xffffffed",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffed",
      "mem_wgt_in": "0xffffffed"
    },
    {
      "instr No.": 3751,
      "instr_in": "0x00",
      "mem_addr": 3751,
      "mem_bias_in": "0xfffffff4",
      "mem_inp_in": "0xfffffff4",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff4",
      "mem_wgt_in": "0xfffffff4"
    },
    {
      "instr No.": 3752,
      "instr_in": "0x00",
      "mem_addr": 3752,
      "mem_bias_in": "0x00000009",
      "mem_inp_in": "0x00000009",
      "mem_mode": 3,
      "mem_uop_in": "0x00000009",
      "mem_wgt_in": "0x00000009"
    },
    {
      "instr No.": 3753,
      "instr_in": "0x00",
      "mem_addr": 3753,
      "mem_bias_in": "0xffffffe2",
      "mem_inp_in": "0xffffffe2",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe2",
      "mem_wgt_in": "0xffffffe2"
    },
    {
      "instr No.": 3754,
      "instr_in": "0x00",
      "mem_addr": 3754,
      "mem_bias_in": "0xfffffff0",
      "mem_inp_in": "0xfffffff0",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff0",
      "mem_wgt_in": "0xfffffff0"
    },
    {
      "instr No.": 3755,
      "instr_in": "0x00",
      "mem_addr": 3755,
      "mem_bias_in": "0xffffffed",
      "mem_inp_in": "0xffffffed",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffed",
      "mem_wgt_in": "0xffffffed"
    },
    {
      "instr No.": 3756,
      "instr_in": "0x00",
      "mem_addr": 3756,
      "mem_bias_in": "0x0000001e",
      "mem_inp_in": "0x0000001e",
      "mem_mode": 3,
      "mem_uop_in": "0x0000001e",
      "mem_wgt_in": "0x0000001e"
    },
    {
      "instr No.": 3757,
      "instr_in": "0x00",
      "mem_addr": 3757,
      "mem_bias_in": "0x00000004",
      "mem_inp_in": "0x00000004",
      "mem_mode": 3,
      "mem_uop_in": "0x00000004",
      "mem_wgt_in": "0x00000004"
    },
    {
      "instr No.": 3758,
      "instr_in": "0x00",
      "mem_addr": 3758,
      "mem_bias_in": "0xffffffe0",
      "mem_inp_in": "0xffffffe0",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe0",
      "mem_wgt_in": "0xffffffe0"
    },
    {
      "instr No.": 3759,
      "instr_in": "0x00",
      "mem_addr": 3759,
      "mem_bias_in": "0xfffffff5",
      "mem_inp_in": "0xfffffff5",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff5",
      "mem_wgt_in": "0xfffffff5"
    },
    {
      "instr No.": 3760,
      "instr_in": "0x00",
      "mem_addr": 3760,
      "mem_bias_in": "0x00000019",
      "mem_inp_in": "0x00000019",
      "mem_mode": 3,
      "mem_uop_in": "0x00000019",
      "mem_wgt_in": "0x00000019"
    },
    {
      "instr No.": 3761,
      "instr_in": "0x00",
      "mem_addr": 3761,
      "mem_bias_in": "0x0000001a",
      "mem_inp_in": "0x0000001a",
      "mem_mode": 3,
      "mem_uop_in": "0x0000001a",
      "mem_wgt_in": "0x0000001a"
    },
    {
      "instr No.": 3762,
      "instr_in": "0x00",
      "mem_addr": 3762,
      "mem_bias_in": "0x0000000a",
      "mem_inp_in": "0x0000000a",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000a",
      "mem_wgt_in": "0x0000000a"
    },
    {
      "instr No.": 3763,
      "instr_in": "0x00",
      "mem_addr": 3763,
      "mem_bias_in": "0x0000001f",
      "mem_inp_in": "0x0000001f",
      "mem_mode": 3,
      "mem_uop_in": "0x0000001f",
      "mem_wgt_in": "0x0000001f"
    },
    {
      "instr No.": 3764,
      "instr_in": "0x00",
      "mem_addr": 3764,
      "mem_bias_in": "0xfffffff7",
      "mem_inp_in": "0xfffffff7",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff7",
      "mem_wgt_in": "0xfffffff7"
    },
    {
      "instr No.": 3765,
      "instr_in": "0x00",
      "mem_addr": 3765,
      "mem_bias_in": "0x0000000c",
      "mem_inp_in": "0x0000000c",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000c",
      "mem_wgt_in": "0x0000000c"
    },
    {
      "instr No.": 3766,
      "instr_in": "0x00",
      "mem_addr": 3766,
      "mem_bias_in": "0xffffffec",
      "mem_inp_in": "0xffffffec",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffec",
      "mem_wgt_in": "0xffffffec"
    },
    {
      "instr No.": 3767,
      "instr_in": "0x00",
      "mem_addr": 3767,
      "mem_bias_in": "0xfffffffd",
      "mem_inp_in": "0xfffffffd",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffffd",
      "mem_wgt_in": "0xfffffffd"
    },
    {
      "instr No.": 3768,
      "instr_in": "0x00",
      "mem_addr": 3768,
      "mem_bias_in": "0xffffffe5",
      "mem_inp_in": "0xffffffe5",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe5",
      "mem_wgt_in": "0xffffffe5"
    },
    {
      "instr No.": 3769,
      "instr_in": "0x00",
      "mem_addr": 3769,
      "mem_bias_in": "0xffffffeb",
      "mem_inp_in": "0xffffffeb",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffeb",
      "mem_wgt_in": "0xffffffeb"
    },
    {
      "instr No.": 3770,
      "instr_in": "0x00",
      "mem_addr": 3770,
      "mem_bias_in": "0xffffffe8",
      "mem_inp_in": "0xffffffe8",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe8",
      "mem_wgt_in": "0xffffffe8"
    },
    {
      "instr No.": 3771,
      "instr_in": "0x00",
      "mem_addr": 3771,
      "mem_bias_in": "0xffffffec",
      "mem_inp_in": "0xffffffec",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffec",
      "mem_wgt_in": "0xffffffec"
    },
    {
      "instr No.": 3772,
      "instr_in": "0x00",
      "mem_addr": 3772,
      "mem_bias_in": "0x00000016",
      "mem_inp_in": "0x00000016",
      "mem_mode": 3,
      "mem_uop_in": "0x00000016",
      "mem_wgt_in": "0x00000016"
    },
    {
      "instr No.": 3773,
      "instr_in": "0x00",
      "mem_addr": 3773,
      "mem_bias_in": "0x0000001c",
      "mem_inp_in": "0x0000001c",
      "mem_mode": 3,
      "mem_uop_in": "0x0000001c",
      "mem_wgt_in": "0x0000001c"
    },
    {
      "instr No.": 3774,
      "instr_in": "0x00",
      "mem_addr": 3774,
      "mem_bias_in": "0xfffffff8",
      "mem_inp_in": "0xfffffff8",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff8",
      "mem_wgt_in": "0xfffffff8"
    },
    {
      "instr No.": 3775,
      "instr_in": "0x00",
      "mem_addr": 3775,
      "mem_bias_in": "0x00000010",
      "mem_inp_in": "0x00000010",
      "mem_mode": 3,
      "mem_uop_in": "0x00000010",
      "mem_wgt_in": "0x00000010"
    },
    {
      "instr No.": 3776,
      "instr_in": "0x00",
      "mem_addr": 3776,
      "mem_bias_in": "0x00000017",
      "mem_inp_in": "0x00000017",
      "mem_mode": 3,
      "mem_uop_in": "0x00000017",
      "mem_wgt_in": "0x00000017"
    },
    {
      "instr No.": 3777,
      "instr_in": "0x00",
      "mem_addr": 3777,
      "mem_bias_in": "0xfffffff8",
      "mem_inp_in": "0xfffffff8",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff8",
      "mem_wgt_in": "0xfffffff8"
    },
    {
      "instr No.": 3778,
      "instr_in": "0x00",
      "mem_addr": 3778,
      "mem_bias_in": "0xffffffe0",
      "mem_inp_in": "0xffffffe0",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe0",
      "mem_wgt_in": "0xffffffe0"
    },
    {
      "instr No.": 3779,
      "instr_in": "0x00",
      "mem_addr": 3779,
      "mem_bias_in": "0x0000001e",
      "mem_inp_in": "0x0000001e",
      "mem_mode": 3,
      "mem_uop_in": "0x0000001e",
      "mem_wgt_in": "0x0000001e"
    },
    {
      "instr No.": 3780,
      "instr_in": "0x00",
      "mem_addr": 3780,
      "mem_bias_in": "0xffffffe3",
      "mem_inp_in": "0xffffffe3",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe3",
      "mem_wgt_in": "0xffffffe3"
    },
    {
      "instr No.": 3781,
      "instr_in": "0x00",
      "mem_addr": 3781,
      "mem_bias_in": "0xffffffef",
      "mem_inp_in": "0xffffffef",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffef",
      "mem_wgt_in": "0xffffffef"
    },
    {
      "instr No.": 3782,
      "instr_in": "0x00",
      "mem_addr": 3782,
      "mem_bias_in": "0xffffffe7",
      "mem_inp_in": "0xffffffe7",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe7",
      "mem_wgt_in": "0xffffffe7"
    },
    {
      "instr No.": 3783,
      "instr_in": "0x00",
      "mem_addr": 3783,
      "mem_bias_in": "0x0000001e",
      "mem_inp_in": "0x0000001e",
      "mem_mode": 3,
      "mem_uop_in": "0x0000001e",
      "mem_wgt_in": "0x0000001e"
    },
    {
      "instr No.": 3784,
      "instr_in": "0x00",
      "mem_addr": 3784,
      "mem_bias_in": "0xfffffff6",
      "mem_inp_in": "0xfffffff6",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff6",
      "mem_wgt_in": "0xfffffff6"
    },
    {
      "instr No.": 3785,
      "instr_in": "0x00",
      "mem_addr": 3785,
      "mem_bias_in": "0xffffffef",
      "mem_inp_in": "0xffffffef",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffef",
      "mem_wgt_in": "0xffffffef"
    },
    {
      "instr No.": 3786,
      "instr_in": "0x00",
      "mem_addr": 3786,
      "mem_bias_in": "0x00000005",
      "mem_inp_in": "0x00000005",
      "mem_mode": 3,
      "mem_uop_in": "0x00000005",
      "mem_wgt_in": "0x00000005"
    },
    {
      "instr No.": 3787,
      "instr_in": "0x00",
      "mem_addr": 3787,
      "mem_bias_in": "0xffffffed",
      "mem_inp_in": "0xffffffed",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffed",
      "mem_wgt_in": "0xffffffed"
    },
    {
      "instr No.": 3788,
      "instr_in": "0x00",
      "mem_addr": 3788,
      "mem_bias_in": "0xffffffe3",
      "mem_inp_in": "0xffffffe3",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe3",
      "mem_wgt_in": "0xffffffe3"
    },
    {
      "instr No.": 3789,
      "instr_in": "0x00",
      "mem_addr": 3789,
      "mem_bias_in": "0x00000008",
      "mem_inp_in": "0x00000008",
      "mem_mode": 3,
      "mem_uop_in": "0x00000008",
      "mem_wgt_in": "0x00000008"
    },
    {
      "instr No.": 3790,
      "instr_in": "0x00",
      "mem_addr": 3790,
      "mem_bias_in": "0x0000001b",
      "mem_inp_in": "0x0000001b",
      "mem_mode": 3,
      "mem_uop_in": "0x0000001b",
      "mem_wgt_in": "0x0000001b"
    },
    {
      "instr No.": 3791,
      "instr_in": "0x00",
      "mem_addr": 3791,
      "mem_bias_in": "0x00000003",
      "mem_inp_in": "0x00000003",
      "mem_mode": 3,
      "mem_uop_in": "0x00000003",
      "mem_wgt_in": "0x00000003"
    },
    {
      "instr No.": 3792,
      "instr_in": "0x00",
      "mem_addr": 3792,
      "mem_bias_in": "0xffffffe5",
      "mem_inp_in": "0xffffffe5",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe5",
      "mem_wgt_in": "0xffffffe5"
    },
    {
      "instr No.": 3793,
      "instr_in": "0x00",
      "mem_addr": 3793,
      "mem_bias_in": "0x0000000d",
      "mem_inp_in": "0x0000000d",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000d",
      "mem_wgt_in": "0x0000000d"
    },
    {
      "instr No.": 3794,
      "instr_in": "0x00",
      "mem_addr": 3794,
      "mem_bias_in": "0xffffffe4",
      "mem_inp_in": "0xffffffe4",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe4",
      "mem_wgt_in": "0xffffffe4"
    },
    {
      "instr No.": 3795,
      "instr_in": "0x00",
      "mem_addr": 3795,
      "mem_bias_in": "0xfffffff9",
      "mem_inp_in": "0xfffffff9",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff9",
      "mem_wgt_in": "0xfffffff9"
    },
    {
      "instr No.": 3796,
      "instr_in": "0x00",
      "mem_addr": 3796,
      "mem_bias_in": "0xfffffff6",
      "mem_inp_in": "0xfffffff6",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff6",
      "mem_wgt_in": "0xfffffff6"
    },
    {
      "instr No.": 3797,
      "instr_in": "0x00",
      "mem_addr": 3797,
      "mem_bias_in": "0xfffffffa",
      "mem_inp_in": "0xfffffffa",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffffa",
      "mem_wgt_in": "0xfffffffa"
    },
    {
      "instr No.": 3798,
      "instr_in": "0x00",
      "mem_addr": 3798,
      "mem_bias_in": "0xffffffed",
      "mem_inp_in": "0xffffffed",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffed",
      "mem_wgt_in": "0xffffffed"
    },
    {
      "instr No.": 3799,
      "instr_in": "0x00",
      "mem_addr": 3799,
      "mem_bias_in": "0x00000007",
      "mem_inp_in": "0x00000007",
      "mem_mode": 3,
      "mem_uop_in": "0x00000007",
      "mem_wgt_in": "0x00000007"
    },
    {
      "instr No.": 3800,
      "instr_in": "0x00",
      "mem_addr": 3800,
      "mem_bias_in": "0xffffffe2",
      "mem_inp_in": "0xffffffe2",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe2",
      "mem_wgt_in": "0xffffffe2"
    },
    {
      "instr No.": 3801,
      "instr_in": "0x00",
      "mem_addr": 3801,
      "mem_bias_in": "0x00000017",
      "mem_inp_in": "0x00000017",
      "mem_mode": 3,
      "mem_uop_in": "0x00000017",
      "mem_wgt_in": "0x00000017"
    },
    {
      "instr No.": 3802,
      "instr_in": "0x00",
      "mem_addr": 3802,
      "mem_bias_in": "0x00000006",
      "mem_inp_in": "0x00000006",
      "mem_mode": 3,
      "mem_uop_in": "0x00000006",
      "mem_wgt_in": "0x00000006"
    },
    {
      "instr No.": 3803,
      "instr_in": "0x00",
      "mem_addr": 3803,
      "mem_bias_in": "0x00000010",
      "mem_inp_in": "0x00000010",
      "mem_mode": 3,
      "mem_uop_in": "0x00000010",
      "mem_wgt_in": "0x00000010"
    },
    {
      "instr No.": 3804,
      "instr_in": "0x00",
      "mem_addr": 3804,
      "mem_bias_in": "0x0000001a",
      "mem_inp_in": "0x0000001a",
      "mem_mode": 3,
      "mem_uop_in": "0x0000001a",
      "mem_wgt_in": "0x0000001a"
    },
    {
      "instr No.": 3805,
      "instr_in": "0x00",
      "mem_addr": 3805,
      "mem_bias_in": "0xffffffe0",
      "mem_inp_in": "0xffffffe0",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe0",
      "mem_wgt_in": "0xffffffe0"
    },
    {
      "instr No.": 3806,
      "instr_in": "0x00",
      "mem_addr": 3806,
      "mem_bias_in": "0xfffffff6",
      "mem_inp_in": "0xfffffff6",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff6",
      "mem_wgt_in": "0xfffffff6"
    },
    {
      "instr No.": 3807,
      "instr_in": "0x00",
      "mem_addr": 3807,
      "mem_bias_in": "0x0000001f",
      "mem_inp_in": "0x0000001f",
      "mem_mode": 3,
      "mem_uop_in": "0x0000001f",
      "mem_wgt_in": "0x0000001f"
    },
    {
      "instr No.": 3808,
      "instr_in": "0x00",
      "mem_addr": 3808,
      "mem_bias_in": "0x00000009",
      "mem_inp_in": "0x00000009",
      "mem_mode": 3,
      "mem_uop_in": "0x00000009",
      "mem_wgt_in": "0x00000009"
    },
    {
      "instr No.": 3809,
      "instr_in": "0x00",
      "mem_addr": 3809,
      "mem_bias_in": "0xffffffe2",
      "mem_inp_in": "0xffffffe2",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe2",
      "mem_wgt_in": "0xffffffe2"
    },
    {
      "instr No.": 3810,
      "instr_in": "0x00",
      "mem_addr": 3810,
      "mem_bias_in": "0xfffffff1",
      "mem_inp_in": "0xfffffff1",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff1",
      "mem_wgt_in": "0xfffffff1"
    },
    {
      "instr No.": 3811,
      "instr_in": "0x00",
      "mem_addr": 3811,
      "mem_bias_in": "0xffffffee",
      "mem_inp_in": "0xffffffee",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffee",
      "mem_wgt_in": "0xffffffee"
    },
    {
      "instr No.": 3812,
      "instr_in": "0x00",
      "mem_addr": 3812,
      "mem_bias_in": "0xffffffe7",
      "mem_inp_in": "0xffffffe7",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe7",
      "mem_wgt_in": "0xffffffe7"
    },
    {
      "instr No.": 3813,
      "instr_in": "0x00",
      "mem_addr": 3813,
      "mem_bias_in": "0xffffffe5",
      "mem_inp_in": "0xffffffe5",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe5",
      "mem_wgt_in": "0xffffffe5"
    },
    {
      "instr No.": 3814,
      "instr_in": "0x00",
      "mem_addr": 3814,
      "mem_bias_in": "0x00000009",
      "mem_inp_in": "0x00000009",
      "mem_mode": 3,
      "mem_uop_in": "0x00000009",
      "mem_wgt_in": "0x00000009"
    },
    {
      "instr No.": 3815,
      "instr_in": "0x00",
      "mem_addr": 3815,
      "mem_bias_in": "0xffffffea",
      "mem_inp_in": "0xffffffea",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffea",
      "mem_wgt_in": "0xffffffea"
    },
    {
      "instr No.": 3816,
      "instr_in": "0x00",
      "mem_addr": 3816,
      "mem_bias_in": "0x0000000f",
      "mem_inp_in": "0x0000000f",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000f",
      "mem_wgt_in": "0x0000000f"
    },
    {
      "instr No.": 3817,
      "instr_in": "0x00",
      "mem_addr": 3817,
      "mem_bias_in": "0x0000000d",
      "mem_inp_in": "0x0000000d",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000d",
      "mem_wgt_in": "0x0000000d"
    },
    {
      "instr No.": 3818,
      "instr_in": "0x00",
      "mem_addr": 3818,
      "mem_bias_in": "0xffffffe6",
      "mem_inp_in": "0xffffffe6",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe6",
      "mem_wgt_in": "0xffffffe6"
    },
    {
      "instr No.": 3819,
      "instr_in": "0x00",
      "mem_addr": 3819,
      "mem_bias_in": "0xfffffff8",
      "mem_inp_in": "0xfffffff8",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff8",
      "mem_wgt_in": "0xfffffff8"
    },
    {
      "instr No.": 3820,
      "instr_in": "0x00",
      "mem_addr": 3820,
      "mem_bias_in": "0x00000011",
      "mem_inp_in": "0x00000011",
      "mem_mode": 3,
      "mem_uop_in": "0x00000011",
      "mem_wgt_in": "0x00000011"
    },
    {
      "instr No.": 3821,
      "instr_in": "0x00",
      "mem_addr": 3821,
      "mem_bias_in": "0xfffffffe",
      "mem_inp_in": "0xfffffffe",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffffe",
      "mem_wgt_in": "0xfffffffe"
    },
    {
      "instr No.": 3822,
      "instr_in": "0x00",
      "mem_addr": 3822,
      "mem_bias_in": "0xfffffff7",
      "mem_inp_in": "0xfffffff7",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff7",
      "mem_wgt_in": "0xfffffff7"
    },
    {
      "instr No.": 3823,
      "instr_in": "0x00",
      "mem_addr": 3823,
      "mem_bias_in": "0xfffffff5",
      "mem_inp_in": "0xfffffff5",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff5",
      "mem_wgt_in": "0xfffffff5"
    },
    {
      "instr No.": 3824,
      "instr_in": "0x00",
      "mem_addr": 3824,
      "mem_bias_in": "0x00000007",
      "mem_inp_in": "0x00000007",
      "mem_mode": 3,
      "mem_uop_in": "0x00000007",
      "mem_wgt_in": "0x00000007"
    },
    {
      "instr No.": 3825,
      "instr_in": "0x00",
      "mem_addr": 3825,
      "mem_bias_in": "0x00000002",
      "mem_inp_in": "0x00000002",
      "mem_mode": 3,
      "mem_uop_in": "0x00000002",
      "mem_wgt_in": "0x00000002"
    },
    {
      "instr No.": 3826,
      "instr_in": "0x00",
      "mem_addr": 3826,
      "mem_bias_in": "0xffffffe4",
      "mem_inp_in": "0xffffffe4",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe4",
      "mem_wgt_in": "0xffffffe4"
    },
    {
      "instr No.": 3827,
      "instr_in": "0x00",
      "mem_addr": 3827,
      "mem_bias_in": "0x00000000",
      "mem_inp_in": "0x00000000",
      "mem_mode": 3,
      "mem_uop_in": "0x00000000",
      "mem_wgt_in": "0x00000000"
    },
    {
      "instr No.": 3828,
      "instr_in": "0x00",
      "mem_addr": 3828,
      "mem_bias_in": "0xffffffe9",
      "mem_inp_in": "0xffffffe9",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe9",
      "mem_wgt_in": "0xffffffe9"
    },
    {
      "instr No.": 3829,
      "instr_in": "0x00",
      "mem_addr": 3829,
      "mem_bias_in": "0xffffffeb",
      "mem_inp_in": "0xffffffeb",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffeb",
      "mem_wgt_in": "0xffffffeb"
    },
    {
      "instr No.": 3830,
      "instr_in": "0x00",
      "mem_addr": 3830,
      "mem_bias_in": "0x0000000a",
      "mem_inp_in": "0x0000000a",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000a",
      "mem_wgt_in": "0x0000000a"
    },
    {
      "instr No.": 3831,
      "instr_in": "0x00",
      "mem_addr": 3831,
      "mem_bias_in": "0xfffffff8",
      "mem_inp_in": "0xfffffff8",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff8",
      "mem_wgt_in": "0xfffffff8"
    },
    {
      "instr No.": 3832,
      "instr_in": "0x00",
      "mem_addr": 3832,
      "mem_bias_in": "0xffffffe0",
      "mem_inp_in": "0xffffffe0",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe0",
      "mem_wgt_in": "0xffffffe0"
    },
    {
      "instr No.": 3833,
      "instr_in": "0x00",
      "mem_addr": 3833,
      "mem_bias_in": "0xfffffff8",
      "mem_inp_in": "0xfffffff8",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff8",
      "mem_wgt_in": "0xfffffff8"
    },
    {
      "instr No.": 3834,
      "instr_in": "0x00",
      "mem_addr": 3834,
      "mem_bias_in": "0xffffffe4",
      "mem_inp_in": "0xffffffe4",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe4",
      "mem_wgt_in": "0xffffffe4"
    },
    {
      "instr No.": 3835,
      "instr_in": "0x00",
      "mem_addr": 3835,
      "mem_bias_in": "0x00000004",
      "mem_inp_in": "0x00000004",
      "mem_mode": 3,
      "mem_uop_in": "0x00000004",
      "mem_wgt_in": "0x00000004"
    },
    {
      "instr No.": 3836,
      "instr_in": "0x00",
      "mem_addr": 3836,
      "mem_bias_in": "0x0000001c",
      "mem_inp_in": "0x0000001c",
      "mem_mode": 3,
      "mem_uop_in": "0x0000001c",
      "mem_wgt_in": "0x0000001c"
    },
    {
      "instr No.": 3837,
      "instr_in": "0x00",
      "mem_addr": 3837,
      "mem_bias_in": "0xfffffffa",
      "mem_inp_in": "0xfffffffa",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffffa",
      "mem_wgt_in": "0xfffffffa"
    },
    {
      "instr No.": 3838,
      "instr_in": "0x00",
      "mem_addr": 3838,
      "mem_bias_in": "0x0000000a",
      "mem_inp_in": "0x0000000a",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000a",
      "mem_wgt_in": "0x0000000a"
    },
    {
      "instr No.": 3839,
      "instr_in": "0x00",
      "mem_addr": 3839,
      "mem_bias_in": "0x00000016",
      "mem_inp_in": "0x00000016",
      "mem_mode": 3,
      "mem_uop_in": "0x00000016",
      "mem_wgt_in": "0x00000016"
    },
    {
      "instr No.": 3840,
      "instr_in": "0x00",
      "mem_addr": 3840,
      "mem_bias_in": "0xffffffe5",
      "mem_inp_in": "0xffffffe5",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe5",
      "mem_wgt_in": "0xffffffe5"
    },
    {
      "instr No.": 3841,
      "instr_in": "0x00",
      "mem_addr": 3841,
      "mem_bias_in": "0xfffffff4",
      "mem_inp_in": "0xfffffff4",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff4",
      "mem_wgt_in": "0xfffffff4"
    },
    {
      "instr No.": 3842,
      "instr_in": "0x00",
      "mem_addr": 3842,
      "mem_bias_in": "0x0000001c",
      "mem_inp_in": "0x0000001c",
      "mem_mode": 3,
      "mem_uop_in": "0x0000001c",
      "mem_wgt_in": "0x0000001c"
    },
    {
      "instr No.": 3843,
      "instr_in": "0x00",
      "mem_addr": 3843,
      "mem_bias_in": "0xffffffef",
      "mem_inp_in": "0xffffffef",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffef",
      "mem_wgt_in": "0xffffffef"
    },
    {
      "instr No.": 3844,
      "instr_in": "0x00",
      "mem_addr": 3844,
      "mem_bias_in": "0xfffffff2",
      "mem_inp_in": "0xfffffff2",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff2",
      "mem_wgt_in": "0xfffffff2"
    },
    {
      "instr No.": 3845,
      "instr_in": "0x00",
      "mem_addr": 3845,
      "mem_bias_in": "0x00000004",
      "mem_inp_in": "0x00000004",
      "mem_mode": 3,
      "mem_uop_in": "0x00000004",
      "mem_wgt_in": "0x00000004"
    },
    {
      "instr No.": 3846,
      "instr_in": "0x00",
      "mem_addr": 3846,
      "mem_bias_in": "0xfffffffb",
      "mem_inp_in": "0xfffffffb",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffffb",
      "mem_wgt_in": "0xfffffffb"
    },
    {
      "instr No.": 3847,
      "instr_in": "0x00",
      "mem_addr": 3847,
      "mem_bias_in": "0xffffffe1",
      "mem_inp_in": "0xffffffe1",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe1",
      "mem_wgt_in": "0xffffffe1"
    },
    {
      "instr No.": 3848,
      "instr_in": "0x00",
      "mem_addr": 3848,
      "mem_bias_in": "0xfffffffc",
      "mem_inp_in": "0xfffffffc",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffffc",
      "mem_wgt_in": "0xfffffffc"
    },
    {
      "instr No.": 3849,
      "instr_in": "0x00",
      "mem_addr": 3849,
      "mem_bias_in": "0x00000003",
      "mem_inp_in": "0x00000003",
      "mem_mode": 3,
      "mem_uop_in": "0x00000003",
      "mem_wgt_in": "0x00000003"
    },
    {
      "instr No.": 3850,
      "instr_in": "0x00",
      "mem_addr": 3850,
      "mem_bias_in": "0xfffffffc",
      "mem_inp_in": "0xfffffffc",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffffc",
      "mem_wgt_in": "0xfffffffc"
    },
    {
      "instr No.": 3851,
      "instr_in": "0x00",
      "mem_addr": 3851,
      "mem_bias_in": "0x00000016",
      "mem_inp_in": "0x00000016",
      "mem_mode": 3,
      "mem_uop_in": "0x00000016",
      "mem_wgt_in": "0x00000016"
    },
    {
      "instr No.": 3852,
      "instr_in": "0x00",
      "mem_addr": 3852,
      "mem_bias_in": "0x00000010",
      "mem_inp_in": "0x00000010",
      "mem_mode": 3,
      "mem_uop_in": "0x00000010",
      "mem_wgt_in": "0x00000010"
    },
    {
      "instr No.": 3853,
      "instr_in": "0x00",
      "mem_addr": 3853,
      "mem_bias_in": "0xffffffed",
      "mem_inp_in": "0xffffffed",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffed",
      "mem_wgt_in": "0xffffffed"
    },
    {
      "instr No.": 3854,
      "instr_in": "0x00",
      "mem_addr": 3854,
      "mem_bias_in": "0x0000001c",
      "mem_inp_in": "0x0000001c",
      "mem_mode": 3,
      "mem_uop_in": "0x0000001c",
      "mem_wgt_in": "0x0000001c"
    },
    {
      "instr No.": 3855,
      "instr_in": "0x00",
      "mem_addr": 3855,
      "mem_bias_in": "0x00000013",
      "mem_inp_in": "0x00000013",
      "mem_mode": 3,
      "mem_uop_in": "0x00000013",
      "mem_wgt_in": "0x00000013"
    },
    {
      "instr No.": 3856,
      "instr_in": "0x00",
      "mem_addr": 3856,
      "mem_bias_in": "0xffffffe7",
      "mem_inp_in": "0xffffffe7",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe7",
      "mem_wgt_in": "0xffffffe7"
    },
    {
      "instr No.": 3857,
      "instr_in": "0x00",
      "mem_addr": 3857,
      "mem_bias_in": "0x00000002",
      "mem_inp_in": "0x00000002",
      "mem_mode": 3,
      "mem_uop_in": "0x00000002",
      "mem_wgt_in": "0x00000002"
    },
    {
      "instr No.": 3858,
      "instr_in": "0x00",
      "mem_addr": 3858,
      "mem_bias_in": "0xfffffff3",
      "mem_inp_in": "0xfffffff3",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff3",
      "mem_wgt_in": "0xfffffff3"
    },
    {
      "instr No.": 3859,
      "instr_in": "0x00",
      "mem_addr": 3859,
      "mem_bias_in": "0xfffffffc",
      "mem_inp_in": "0xfffffffc",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffffc",
      "mem_wgt_in": "0xfffffffc"
    },
    {
      "instr No.": 3860,
      "instr_in": "0x00",
      "mem_addr": 3860,
      "mem_bias_in": "0xfffffff7",
      "mem_inp_in": "0xfffffff7",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff7",
      "mem_wgt_in": "0xfffffff7"
    },
    {
      "instr No.": 3861,
      "instr_in": "0x00",
      "mem_addr": 3861,
      "mem_bias_in": "0xffffffe8",
      "mem_inp_in": "0xffffffe8",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe8",
      "mem_wgt_in": "0xffffffe8"
    },
    {
      "instr No.": 3862,
      "instr_in": "0x00",
      "mem_addr": 3862,
      "mem_bias_in": "0xffffffea",
      "mem_inp_in": "0xffffffea",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffea",
      "mem_wgt_in": "0xffffffea"
    },
    {
      "instr No.": 3863,
      "instr_in": "0x00",
      "mem_addr": 3863,
      "mem_bias_in": "0x00000016",
      "mem_inp_in": "0x00000016",
      "mem_mode": 3,
      "mem_uop_in": "0x00000016",
      "mem_wgt_in": "0x00000016"
    },
    {
      "instr No.": 3864,
      "instr_in": "0x00",
      "mem_addr": 3864,
      "mem_bias_in": "0x00000006",
      "mem_inp_in": "0x00000006",
      "mem_mode": 3,
      "mem_uop_in": "0x00000006",
      "mem_wgt_in": "0x00000006"
    },
    {
      "instr No.": 3865,
      "instr_in": "0x00",
      "mem_addr": 3865,
      "mem_bias_in": "0x00000016",
      "mem_inp_in": "0x00000016",
      "mem_mode": 3,
      "mem_uop_in": "0x00000016",
      "mem_wgt_in": "0x00000016"
    },
    {
      "instr No.": 3866,
      "instr_in": "0x00",
      "mem_addr": 3866,
      "mem_bias_in": "0xffffffeb",
      "mem_inp_in": "0xffffffeb",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffeb",
      "mem_wgt_in": "0xffffffeb"
    },
    {
      "instr No.": 3867,
      "instr_in": "0x00",
      "mem_addr": 3867,
      "mem_bias_in": "0x0000000f",
      "mem_inp_in": "0x0000000f",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000f",
      "mem_wgt_in": "0x0000000f"
    },
    {
      "instr No.": 3868,
      "instr_in": "0x00",
      "mem_addr": 3868,
      "mem_bias_in": "0x00000002",
      "mem_inp_in": "0x00000002",
      "mem_mode": 3,
      "mem_uop_in": "0x00000002",
      "mem_wgt_in": "0x00000002"
    },
    {
      "instr No.": 3869,
      "instr_in": "0x00",
      "mem_addr": 3869,
      "mem_bias_in": "0xfffffff1",
      "mem_inp_in": "0xfffffff1",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff1",
      "mem_wgt_in": "0xfffffff1"
    },
    {
      "instr No.": 3870,
      "instr_in": "0x00",
      "mem_addr": 3870,
      "mem_bias_in": "0x0000001b",
      "mem_inp_in": "0x0000001b",
      "mem_mode": 3,
      "mem_uop_in": "0x0000001b",
      "mem_wgt_in": "0x0000001b"
    },
    {
      "instr No.": 3871,
      "instr_in": "0x00",
      "mem_addr": 3871,
      "mem_bias_in": "0xfffffffd",
      "mem_inp_in": "0xfffffffd",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffffd",
      "mem_wgt_in": "0xfffffffd"
    },
    {
      "instr No.": 3872,
      "instr_in": "0x00",
      "mem_addr": 3872,
      "mem_bias_in": "0x00000013",
      "mem_inp_in": "0x00000013",
      "mem_mode": 3,
      "mem_uop_in": "0x00000013",
      "mem_wgt_in": "0x00000013"
    },
    {
      "instr No.": 3873,
      "instr_in": "0x00",
      "mem_addr": 3873,
      "mem_bias_in": "0xfffffff4",
      "mem_inp_in": "0xfffffff4",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff4",
      "mem_wgt_in": "0xfffffff4"
    },
    {
      "instr No.": 3874,
      "instr_in": "0x00",
      "mem_addr": 3874,
      "mem_bias_in": "0x00000009",
      "mem_inp_in": "0x00000009",
      "mem_mode": 3,
      "mem_uop_in": "0x00000009",
      "mem_wgt_in": "0x00000009"
    },
    {
      "instr No.": 3875,
      "instr_in": "0x00",
      "mem_addr": 3875,
      "mem_bias_in": "0xffffffe8",
      "mem_inp_in": "0xffffffe8",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe8",
      "mem_wgt_in": "0xffffffe8"
    },
    {
      "instr No.": 3876,
      "instr_in": "0x00",
      "mem_addr": 3876,
      "mem_bias_in": "0xffffffec",
      "mem_inp_in": "0xffffffec",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffec",
      "mem_wgt_in": "0xffffffec"
    },
    {
      "instr No.": 3877,
      "instr_in": "0x00",
      "mem_addr": 3877,
      "mem_bias_in": "0x00000012",
      "mem_inp_in": "0x00000012",
      "mem_mode": 3,
      "mem_uop_in": "0x00000012",
      "mem_wgt_in": "0x00000012"
    },
    {
      "instr No.": 3878,
      "instr_in": "0x00",
      "mem_addr": 3878,
      "mem_bias_in": "0xffffffe4",
      "mem_inp_in": "0xffffffe4",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe4",
      "mem_wgt_in": "0xffffffe4"
    },
    {
      "instr No.": 3879,
      "instr_in": "0x00",
      "mem_addr": 3879,
      "mem_bias_in": "0x00000009",
      "mem_inp_in": "0x00000009",
      "mem_mode": 3,
      "mem_uop_in": "0x00000009",
      "mem_wgt_in": "0x00000009"
    },
    {
      "instr No.": 3880,
      "instr_in": "0x00",
      "mem_addr": 3880,
      "mem_bias_in": "0xffffffe4",
      "mem_inp_in": "0xffffffe4",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe4",
      "mem_wgt_in": "0xffffffe4"
    },
    {
      "instr No.": 3881,
      "instr_in": "0x00",
      "mem_addr": 3881,
      "mem_bias_in": "0x0000001a",
      "mem_inp_in": "0x0000001a",
      "mem_mode": 3,
      "mem_uop_in": "0x0000001a",
      "mem_wgt_in": "0x0000001a"
    },
    {
      "instr No.": 3882,
      "instr_in": "0x00",
      "mem_addr": 3882,
      "mem_bias_in": "0xffffffee",
      "mem_inp_in": "0xffffffee",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffee",
      "mem_wgt_in": "0xffffffee"
    },
    {
      "instr No.": 3883,
      "instr_in": "0x00",
      "mem_addr": 3883,
      "mem_bias_in": "0x0000000f",
      "mem_inp_in": "0x0000000f",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000f",
      "mem_wgt_in": "0x0000000f"
    },
    {
      "instr No.": 3884,
      "instr_in": "0x00",
      "mem_addr": 3884,
      "mem_bias_in": "0x00000008",
      "mem_inp_in": "0x00000008",
      "mem_mode": 3,
      "mem_uop_in": "0x00000008",
      "mem_wgt_in": "0x00000008"
    },
    {
      "instr No.": 3885,
      "instr_in": "0x00",
      "mem_addr": 3885,
      "mem_bias_in": "0x0000001f",
      "mem_inp_in": "0x0000001f",
      "mem_mode": 3,
      "mem_uop_in": "0x0000001f",
      "mem_wgt_in": "0x0000001f"
    },
    {
      "instr No.": 3886,
      "instr_in": "0x00",
      "mem_addr": 3886,
      "mem_bias_in": "0xfffffff3",
      "mem_inp_in": "0xfffffff3",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff3",
      "mem_wgt_in": "0xfffffff3"
    },
    {
      "instr No.": 3887,
      "instr_in": "0x00",
      "mem_addr": 3887,
      "mem_bias_in": "0xffffffe6",
      "mem_inp_in": "0xffffffe6",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe6",
      "mem_wgt_in": "0xffffffe6"
    },
    {
      "instr No.": 3888,
      "instr_in": "0x00",
      "mem_addr": 3888,
      "mem_bias_in": "0xffffffed",
      "mem_inp_in": "0xffffffed",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffed",
      "mem_wgt_in": "0xffffffed"
    },
    {
      "instr No.": 3889,
      "instr_in": "0x00",
      "mem_addr": 3889,
      "mem_bias_in": "0x00000014",
      "mem_inp_in": "0x00000014",
      "mem_mode": 3,
      "mem_uop_in": "0x00000014",
      "mem_wgt_in": "0x00000014"
    },
    {
      "instr No.": 3890,
      "instr_in": "0x00",
      "mem_addr": 3890,
      "mem_bias_in": "0xfffffff9",
      "mem_inp_in": "0xfffffff9",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff9",
      "mem_wgt_in": "0xfffffff9"
    },
    {
      "instr No.": 3891,
      "instr_in": "0x00",
      "mem_addr": 3891,
      "mem_bias_in": "0xfffffff5",
      "mem_inp_in": "0xfffffff5",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff5",
      "mem_wgt_in": "0xfffffff5"
    },
    {
      "instr No.": 3892,
      "instr_in": "0x00",
      "mem_addr": 3892,
      "mem_bias_in": "0x00000007",
      "mem_inp_in": "0x00000007",
      "mem_mode": 3,
      "mem_uop_in": "0x00000007",
      "mem_wgt_in": "0x00000007"
    },
    {
      "instr No.": 3893,
      "instr_in": "0x00",
      "mem_addr": 3893,
      "mem_bias_in": "0xfffffff9",
      "mem_inp_in": "0xfffffff9",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff9",
      "mem_wgt_in": "0xfffffff9"
    },
    {
      "instr No.": 3894,
      "instr_in": "0x00",
      "mem_addr": 3894,
      "mem_bias_in": "0xfffffff5",
      "mem_inp_in": "0xfffffff5",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff5",
      "mem_wgt_in": "0xfffffff5"
    },
    {
      "instr No.": 3895,
      "instr_in": "0x00",
      "mem_addr": 3895,
      "mem_bias_in": "0xffffffeb",
      "mem_inp_in": "0xffffffeb",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffeb",
      "mem_wgt_in": "0xffffffeb"
    },
    {
      "instr No.": 3896,
      "instr_in": "0x00",
      "mem_addr": 3896,
      "mem_bias_in": "0xfffffffc",
      "mem_inp_in": "0xfffffffc",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffffc",
      "mem_wgt_in": "0xfffffffc"
    },
    {
      "instr No.": 3897,
      "instr_in": "0x00",
      "mem_addr": 3897,
      "mem_bias_in": "0xfffffff9",
      "mem_inp_in": "0xfffffff9",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff9",
      "mem_wgt_in": "0xfffffff9"
    },
    {
      "instr No.": 3898,
      "instr_in": "0x00",
      "mem_addr": 3898,
      "mem_bias_in": "0x00000003",
      "mem_inp_in": "0x00000003",
      "mem_mode": 3,
      "mem_uop_in": "0x00000003",
      "mem_wgt_in": "0x00000003"
    },
    {
      "instr No.": 3899,
      "instr_in": "0x00",
      "mem_addr": 3899,
      "mem_bias_in": "0xfffffff9",
      "mem_inp_in": "0xfffffff9",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff9",
      "mem_wgt_in": "0xfffffff9"
    },
    {
      "instr No.": 3900,
      "instr_in": "0x00",
      "mem_addr": 3900,
      "mem_bias_in": "0xfffffff6",
      "mem_inp_in": "0xfffffff6",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff6",
      "mem_wgt_in": "0xfffffff6"
    },
    {
      "instr No.": 3901,
      "instr_in": "0x00",
      "mem_addr": 3901,
      "mem_bias_in": "0x0000000e",
      "mem_inp_in": "0x0000000e",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000e",
      "mem_wgt_in": "0x0000000e"
    },
    {
      "instr No.": 3902,
      "instr_in": "0x00",
      "mem_addr": 3902,
      "mem_bias_in": "0x00000012",
      "mem_inp_in": "0x00000012",
      "mem_mode": 3,
      "mem_uop_in": "0x00000012",
      "mem_wgt_in": "0x00000012"
    },
    {
      "instr No.": 3903,
      "instr_in": "0x00",
      "mem_addr": 3903,
      "mem_bias_in": "0x0000001d",
      "mem_inp_in": "0x0000001d",
      "mem_mode": 3,
      "mem_uop_in": "0x0000001d",
      "mem_wgt_in": "0x0000001d"
    },
    {
      "instr No.": 3904,
      "instr_in": "0x00",
      "mem_addr": 3904,
      "mem_bias_in": "0xfffffffb",
      "mem_inp_in": "0xfffffffb",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffffb",
      "mem_wgt_in": "0xfffffffb"
    },
    {
      "instr No.": 3905,
      "instr_in": "0x00",
      "mem_addr": 3905,
      "mem_bias_in": "0xffffffeb",
      "mem_inp_in": "0xffffffeb",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffeb",
      "mem_wgt_in": "0xffffffeb"
    },
    {
      "instr No.": 3906,
      "instr_in": "0x00",
      "mem_addr": 3906,
      "mem_bias_in": "0xffffffe1",
      "mem_inp_in": "0xffffffe1",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe1",
      "mem_wgt_in": "0xffffffe1"
    },
    {
      "instr No.": 3907,
      "instr_in": "0x00",
      "mem_addr": 3907,
      "mem_bias_in": "0xffffffe3",
      "mem_inp_in": "0xffffffe3",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe3",
      "mem_wgt_in": "0xffffffe3"
    },
    {
      "instr No.": 3908,
      "instr_in": "0x00",
      "mem_addr": 3908,
      "mem_bias_in": "0xfffffffd",
      "mem_inp_in": "0xfffffffd",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffffd",
      "mem_wgt_in": "0xfffffffd"
    },
    {
      "instr No.": 3909,
      "instr_in": "0x00",
      "mem_addr": 3909,
      "mem_bias_in": "0x00000018",
      "mem_inp_in": "0x00000018",
      "mem_mode": 3,
      "mem_uop_in": "0x00000018",
      "mem_wgt_in": "0x00000018"
    },
    {
      "instr No.": 3910,
      "instr_in": "0x00",
      "mem_addr": 3910,
      "mem_bias_in": "0xffffffec",
      "mem_inp_in": "0xffffffec",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffec",
      "mem_wgt_in": "0xffffffec"
    },
    {
      "instr No.": 3911,
      "instr_in": "0x00",
      "mem_addr": 3911,
      "mem_bias_in": "0xffffffec",
      "mem_inp_in": "0xffffffec",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffec",
      "mem_wgt_in": "0xffffffec"
    },
    {
      "instr No.": 3912,
      "instr_in": "0x00",
      "mem_addr": 3912,
      "mem_bias_in": "0xfffffff1",
      "mem_inp_in": "0xfffffff1",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff1",
      "mem_wgt_in": "0xfffffff1"
    },
    {
      "instr No.": 3913,
      "instr_in": "0x00",
      "mem_addr": 3913,
      "mem_bias_in": "0x0000001a",
      "mem_inp_in": "0x0000001a",
      "mem_mode": 3,
      "mem_uop_in": "0x0000001a",
      "mem_wgt_in": "0x0000001a"
    },
    {
      "instr No.": 3914,
      "instr_in": "0x00",
      "mem_addr": 3914,
      "mem_bias_in": "0xffffffe5",
      "mem_inp_in": "0xffffffe5",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe5",
      "mem_wgt_in": "0xffffffe5"
    },
    {
      "instr No.": 3915,
      "instr_in": "0x00",
      "mem_addr": 3915,
      "mem_bias_in": "0xffffffec",
      "mem_inp_in": "0xffffffec",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffec",
      "mem_wgt_in": "0xffffffec"
    },
    {
      "instr No.": 3916,
      "instr_in": "0x00",
      "mem_addr": 3916,
      "mem_bias_in": "0xffffffe1",
      "mem_inp_in": "0xffffffe1",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe1",
      "mem_wgt_in": "0xffffffe1"
    },
    {
      "instr No.": 3917,
      "instr_in": "0x00",
      "mem_addr": 3917,
      "mem_bias_in": "0x0000001a",
      "mem_inp_in": "0x0000001a",
      "mem_mode": 3,
      "mem_uop_in": "0x0000001a",
      "mem_wgt_in": "0x0000001a"
    },
    {
      "instr No.": 3918,
      "instr_in": "0x00",
      "mem_addr": 3918,
      "mem_bias_in": "0xffffffe4",
      "mem_inp_in": "0xffffffe4",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe4",
      "mem_wgt_in": "0xffffffe4"
    },
    {
      "instr No.": 3919,
      "instr_in": "0x00",
      "mem_addr": 3919,
      "mem_bias_in": "0xfffffff4",
      "mem_inp_in": "0xfffffff4",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff4",
      "mem_wgt_in": "0xfffffff4"
    },
    {
      "instr No.": 3920,
      "instr_in": "0x00",
      "mem_addr": 3920,
      "mem_bias_in": "0x00000001",
      "mem_inp_in": "0x00000001",
      "mem_mode": 3,
      "mem_uop_in": "0x00000001",
      "mem_wgt_in": "0x00000001"
    },
    {
      "instr No.": 3921,
      "instr_in": "0x00",
      "mem_addr": 3921,
      "mem_bias_in": "0x00000001",
      "mem_inp_in": "0x00000001",
      "mem_mode": 3,
      "mem_uop_in": "0x00000001",
      "mem_wgt_in": "0x00000001"
    },
    {
      "instr No.": 3922,
      "instr_in": "0x00",
      "mem_addr": 3922,
      "mem_bias_in": "0x0000001d",
      "mem_inp_in": "0x0000001d",
      "mem_mode": 3,
      "mem_uop_in": "0x0000001d",
      "mem_wgt_in": "0x0000001d"
    },
    {
      "instr No.": 3923,
      "instr_in": "0x00",
      "mem_addr": 3923,
      "mem_bias_in": "0xfffffff4",
      "mem_inp_in": "0xfffffff4",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff4",
      "mem_wgt_in": "0xfffffff4"
    },
    {
      "instr No.": 3924,
      "instr_in": "0x00",
      "mem_addr": 3924,
      "mem_bias_in": "0x00000002",
      "mem_inp_in": "0x00000002",
      "mem_mode": 3,
      "mem_uop_in": "0x00000002",
      "mem_wgt_in": "0x00000002"
    },
    {
      "instr No.": 3925,
      "instr_in": "0x00",
      "mem_addr": 3925,
      "mem_bias_in": "0xffffffe6",
      "mem_inp_in": "0xffffffe6",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe6",
      "mem_wgt_in": "0xffffffe6"
    },
    {
      "instr No.": 3926,
      "instr_in": "0x00",
      "mem_addr": 3926,
      "mem_bias_in": "0x00000015",
      "mem_inp_in": "0x00000015",
      "mem_mode": 3,
      "mem_uop_in": "0x00000015",
      "mem_wgt_in": "0x00000015"
    },
    {
      "instr No.": 3927,
      "instr_in": "0x00",
      "mem_addr": 3927,
      "mem_bias_in": "0xfffffffe",
      "mem_inp_in": "0xfffffffe",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffffe",
      "mem_wgt_in": "0xfffffffe"
    },
    {
      "instr No.": 3928,
      "instr_in": "0x00",
      "mem_addr": 3928,
      "mem_bias_in": "0xffffffe9",
      "mem_inp_in": "0xffffffe9",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe9",
      "mem_wgt_in": "0xffffffe9"
    },
    {
      "instr No.": 3929,
      "instr_in": "0x00",
      "mem_addr": 3929,
      "mem_bias_in": "0xffffffe8",
      "mem_inp_in": "0xffffffe8",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe8",
      "mem_wgt_in": "0xffffffe8"
    },
    {
      "instr No.": 3930,
      "instr_in": "0x00",
      "mem_addr": 3930,
      "mem_bias_in": "0x00000012",
      "mem_inp_in": "0x00000012",
      "mem_mode": 3,
      "mem_uop_in": "0x00000012",
      "mem_wgt_in": "0x00000012"
    },
    {
      "instr No.": 3931,
      "instr_in": "0x00",
      "mem_addr": 3931,
      "mem_bias_in": "0x0000000a",
      "mem_inp_in": "0x0000000a",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000a",
      "mem_wgt_in": "0x0000000a"
    },
    {
      "instr No.": 3932,
      "instr_in": "0x00",
      "mem_addr": 3932,
      "mem_bias_in": "0x0000001e",
      "mem_inp_in": "0x0000001e",
      "mem_mode": 3,
      "mem_uop_in": "0x0000001e",
      "mem_wgt_in": "0x0000001e"
    },
    {
      "instr No.": 3933,
      "instr_in": "0x00",
      "mem_addr": 3933,
      "mem_bias_in": "0x00000019",
      "mem_inp_in": "0x00000019",
      "mem_mode": 3,
      "mem_uop_in": "0x00000019",
      "mem_wgt_in": "0x00000019"
    },
    {
      "instr No.": 3934,
      "instr_in": "0x00",
      "mem_addr": 3934,
      "mem_bias_in": "0x00000016",
      "mem_inp_in": "0x00000016",
      "mem_mode": 3,
      "mem_uop_in": "0x00000016",
      "mem_wgt_in": "0x00000016"
    },
    {
      "instr No.": 3935,
      "instr_in": "0x00",
      "mem_addr": 3935,
      "mem_bias_in": "0xfffffffc",
      "mem_inp_in": "0xfffffffc",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffffc",
      "mem_wgt_in": "0xfffffffc"
    },
    {
      "instr No.": 3936,
      "instr_in": "0x00",
      "mem_addr": 3936,
      "mem_bias_in": "0x00000004",
      "mem_inp_in": "0x00000004",
      "mem_mode": 3,
      "mem_uop_in": "0x00000004",
      "mem_wgt_in": "0x00000004"
    },
    {
      "instr No.": 3937,
      "instr_in": "0x00",
      "mem_addr": 3937,
      "mem_bias_in": "0xffffffe0",
      "mem_inp_in": "0xffffffe0",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe0",
      "mem_wgt_in": "0xffffffe0"
    },
    {
      "instr No.": 3938,
      "instr_in": "0x00",
      "mem_addr": 3938,
      "mem_bias_in": "0x0000000b",
      "mem_inp_in": "0x0000000b",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000b",
      "mem_wgt_in": "0x0000000b"
    },
    {
      "instr No.": 3939,
      "instr_in": "0x00",
      "mem_addr": 3939,
      "mem_bias_in": "0xffffffe8",
      "mem_inp_in": "0xffffffe8",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe8",
      "mem_wgt_in": "0xffffffe8"
    },
    {
      "instr No.": 3940,
      "instr_in": "0x00",
      "mem_addr": 3940,
      "mem_bias_in": "0x0000000d",
      "mem_inp_in": "0x0000000d",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000d",
      "mem_wgt_in": "0x0000000d"
    },
    {
      "instr No.": 3941,
      "instr_in": "0x00",
      "mem_addr": 3941,
      "mem_bias_in": "0x0000001d",
      "mem_inp_in": "0x0000001d",
      "mem_mode": 3,
      "mem_uop_in": "0x0000001d",
      "mem_wgt_in": "0x0000001d"
    },
    {
      "instr No.": 3942,
      "instr_in": "0x00",
      "mem_addr": 3942,
      "mem_bias_in": "0xfffffffc",
      "mem_inp_in": "0xfffffffc",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffffc",
      "mem_wgt_in": "0xfffffffc"
    },
    {
      "instr No.": 3943,
      "instr_in": "0x00",
      "mem_addr": 3943,
      "mem_bias_in": "0x00000011",
      "mem_inp_in": "0x00000011",
      "mem_mode": 3,
      "mem_uop_in": "0x00000011",
      "mem_wgt_in": "0x00000011"
    },
    {
      "instr No.": 3944,
      "instr_in": "0x00",
      "mem_addr": 3944,
      "mem_bias_in": "0x00000009",
      "mem_inp_in": "0x00000009",
      "mem_mode": 3,
      "mem_uop_in": "0x00000009",
      "mem_wgt_in": "0x00000009"
    },
    {
      "instr No.": 3945,
      "instr_in": "0x00",
      "mem_addr": 3945,
      "mem_bias_in": "0x0000000b",
      "mem_inp_in": "0x0000000b",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000b",
      "mem_wgt_in": "0x0000000b"
    },
    {
      "instr No.": 3946,
      "instr_in": "0x00",
      "mem_addr": 3946,
      "mem_bias_in": "0x00000008",
      "mem_inp_in": "0x00000008",
      "mem_mode": 3,
      "mem_uop_in": "0x00000008",
      "mem_wgt_in": "0x00000008"
    },
    {
      "instr No.": 3947,
      "instr_in": "0x00",
      "mem_addr": 3947,
      "mem_bias_in": "0xfffffff4",
      "mem_inp_in": "0xfffffff4",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff4",
      "mem_wgt_in": "0xfffffff4"
    },
    {
      "instr No.": 3948,
      "instr_in": "0x00",
      "mem_addr": 3948,
      "mem_bias_in": "0x00000003",
      "mem_inp_in": "0x00000003",
      "mem_mode": 3,
      "mem_uop_in": "0x00000003",
      "mem_wgt_in": "0x00000003"
    },
    {
      "instr No.": 3949,
      "instr_in": "0x00",
      "mem_addr": 3949,
      "mem_bias_in": "0xffffffe6",
      "mem_inp_in": "0xffffffe6",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe6",
      "mem_wgt_in": "0xffffffe6"
    },
    {
      "instr No.": 3950,
      "instr_in": "0x00",
      "mem_addr": 3950,
      "mem_bias_in": "0x00000016",
      "mem_inp_in": "0x00000016",
      "mem_mode": 3,
      "mem_uop_in": "0x00000016",
      "mem_wgt_in": "0x00000016"
    },
    {
      "instr No.": 3951,
      "instr_in": "0x00",
      "mem_addr": 3951,
      "mem_bias_in": "0x00000007",
      "mem_inp_in": "0x00000007",
      "mem_mode": 3,
      "mem_uop_in": "0x00000007",
      "mem_wgt_in": "0x00000007"
    },
    {
      "instr No.": 3952,
      "instr_in": "0x00",
      "mem_addr": 3952,
      "mem_bias_in": "0x0000000b",
      "mem_inp_in": "0x0000000b",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000b",
      "mem_wgt_in": "0x0000000b"
    },
    {
      "instr No.": 3953,
      "instr_in": "0x00",
      "mem_addr": 3953,
      "mem_bias_in": "0x00000011",
      "mem_inp_in": "0x00000011",
      "mem_mode": 3,
      "mem_uop_in": "0x00000011",
      "mem_wgt_in": "0x00000011"
    },
    {
      "instr No.": 3954,
      "instr_in": "0x00",
      "mem_addr": 3954,
      "mem_bias_in": "0x00000007",
      "mem_inp_in": "0x00000007",
      "mem_mode": 3,
      "mem_uop_in": "0x00000007",
      "mem_wgt_in": "0x00000007"
    },
    {
      "instr No.": 3955,
      "instr_in": "0x00",
      "mem_addr": 3955,
      "mem_bias_in": "0x00000000",
      "mem_inp_in": "0x00000000",
      "mem_mode": 3,
      "mem_uop_in": "0x00000000",
      "mem_wgt_in": "0x00000000"
    },
    {
      "instr No.": 3956,
      "instr_in": "0x00",
      "mem_addr": 3956,
      "mem_bias_in": "0x00000011",
      "mem_inp_in": "0x00000011",
      "mem_mode": 3,
      "mem_uop_in": "0x00000011",
      "mem_wgt_in": "0x00000011"
    },
    {
      "instr No.": 3957,
      "instr_in": "0x00",
      "mem_addr": 3957,
      "mem_bias_in": "0xfffffff6",
      "mem_inp_in": "0xfffffff6",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff6",
      "mem_wgt_in": "0xfffffff6"
    },
    {
      "instr No.": 3958,
      "instr_in": "0x00",
      "mem_addr": 3958,
      "mem_bias_in": "0xffffffef",
      "mem_inp_in": "0xffffffef",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffef",
      "mem_wgt_in": "0xffffffef"
    },
    {
      "instr No.": 3959,
      "instr_in": "0x00",
      "mem_addr": 3959,
      "mem_bias_in": "0x00000017",
      "mem_inp_in": "0x00000017",
      "mem_mode": 3,
      "mem_uop_in": "0x00000017",
      "mem_wgt_in": "0x00000017"
    },
    {
      "instr No.": 3960,
      "instr_in": "0x00",
      "mem_addr": 3960,
      "mem_bias_in": "0xfffffff7",
      "mem_inp_in": "0xfffffff7",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff7",
      "mem_wgt_in": "0xfffffff7"
    },
    {
      "instr No.": 3961,
      "instr_in": "0x00",
      "mem_addr": 3961,
      "mem_bias_in": "0xffffffec",
      "mem_inp_in": "0xffffffec",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffec",
      "mem_wgt_in": "0xffffffec"
    },
    {
      "instr No.": 3962,
      "instr_in": "0x00",
      "mem_addr": 3962,
      "mem_bias_in": "0x00000003",
      "mem_inp_in": "0x00000003",
      "mem_mode": 3,
      "mem_uop_in": "0x00000003",
      "mem_wgt_in": "0x00000003"
    },
    {
      "instr No.": 3963,
      "instr_in": "0x00",
      "mem_addr": 3963,
      "mem_bias_in": "0x0000000a",
      "mem_inp_in": "0x0000000a",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000a",
      "mem_wgt_in": "0x0000000a"
    },
    {
      "instr No.": 3964,
      "instr_in": "0x00",
      "mem_addr": 3964,
      "mem_bias_in": "0xffffffe4",
      "mem_inp_in": "0xffffffe4",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe4",
      "mem_wgt_in": "0xffffffe4"
    },
    {
      "instr No.": 3965,
      "instr_in": "0x00",
      "mem_addr": 3965,
      "mem_bias_in": "0x0000001a",
      "mem_inp_in": "0x0000001a",
      "mem_mode": 3,
      "mem_uop_in": "0x0000001a",
      "mem_wgt_in": "0x0000001a"
    },
    {
      "instr No.": 3966,
      "instr_in": "0x00",
      "mem_addr": 3966,
      "mem_bias_in": "0x00000010",
      "mem_inp_in": "0x00000010",
      "mem_mode": 3,
      "mem_uop_in": "0x00000010",
      "mem_wgt_in": "0x00000010"
    },
    {
      "instr No.": 3967,
      "instr_in": "0x00",
      "mem_addr": 3967,
      "mem_bias_in": "0xffffffe4",
      "mem_inp_in": "0xffffffe4",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe4",
      "mem_wgt_in": "0xffffffe4"
    },
    {
      "instr No.": 3968,
      "instr_in": "0x00",
      "mem_addr": 3968,
      "mem_bias_in": "0x00000018",
      "mem_inp_in": "0x00000018",
      "mem_mode": 3,
      "mem_uop_in": "0x00000018",
      "mem_wgt_in": "0x00000018"
    },
    {
      "instr No.": 3969,
      "instr_in": "0x00",
      "mem_addr": 3969,
      "mem_bias_in": "0x0000001d",
      "mem_inp_in": "0x0000001d",
      "mem_mode": 3,
      "mem_uop_in": "0x0000001d",
      "mem_wgt_in": "0x0000001d"
    },
    {
      "instr No.": 3970,
      "instr_in": "0x00",
      "mem_addr": 3970,
      "mem_bias_in": "0xffffffef",
      "mem_inp_in": "0xffffffef",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffef",
      "mem_wgt_in": "0xffffffef"
    },
    {
      "instr No.": 3971,
      "instr_in": "0x00",
      "mem_addr": 3971,
      "mem_bias_in": "0xfffffffd",
      "mem_inp_in": "0xfffffffd",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffffd",
      "mem_wgt_in": "0xfffffffd"
    },
    {
      "instr No.": 3972,
      "instr_in": "0x00",
      "mem_addr": 3972,
      "mem_bias_in": "0x00000004",
      "mem_inp_in": "0x00000004",
      "mem_mode": 3,
      "mem_uop_in": "0x00000004",
      "mem_wgt_in": "0x00000004"
    },
    {
      "instr No.": 3973,
      "instr_in": "0x00",
      "mem_addr": 3973,
      "mem_bias_in": "0xffffffea",
      "mem_inp_in": "0xffffffea",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffea",
      "mem_wgt_in": "0xffffffea"
    },
    {
      "instr No.": 3974,
      "instr_in": "0x00",
      "mem_addr": 3974,
      "mem_bias_in": "0xfffffffb",
      "mem_inp_in": "0xfffffffb",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffffb",
      "mem_wgt_in": "0xfffffffb"
    },
    {
      "instr No.": 3975,
      "instr_in": "0x00",
      "mem_addr": 3975,
      "mem_bias_in": "0x00000000",
      "mem_inp_in": "0x00000000",
      "mem_mode": 3,
      "mem_uop_in": "0x00000000",
      "mem_wgt_in": "0x00000000"
    },
    {
      "instr No.": 3976,
      "instr_in": "0x00",
      "mem_addr": 3976,
      "mem_bias_in": "0x00000016",
      "mem_inp_in": "0x00000016",
      "mem_mode": 3,
      "mem_uop_in": "0x00000016",
      "mem_wgt_in": "0x00000016"
    },
    {
      "instr No.": 3977,
      "instr_in": "0x00",
      "mem_addr": 3977,
      "mem_bias_in": "0xfffffff4",
      "mem_inp_in": "0xfffffff4",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff4",
      "mem_wgt_in": "0xfffffff4"
    },
    {
      "instr No.": 3978,
      "instr_in": "0x00",
      "mem_addr": 3978,
      "mem_bias_in": "0xffffffff",
      "mem_inp_in": "0xffffffff",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffff",
      "mem_wgt_in": "0xffffffff"
    },
    {
      "instr No.": 3979,
      "instr_in": "0x00",
      "mem_addr": 3979,
      "mem_bias_in": "0xffffffef",
      "mem_inp_in": "0xffffffef",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffef",
      "mem_wgt_in": "0xffffffef"
    },
    {
      "instr No.": 3980,
      "instr_in": "0x00",
      "mem_addr": 3980,
      "mem_bias_in": "0x00000016",
      "mem_inp_in": "0x00000016",
      "mem_mode": 3,
      "mem_uop_in": "0x00000016",
      "mem_wgt_in": "0x00000016"
    },
    {
      "instr No.": 3981,
      "instr_in": "0x00",
      "mem_addr": 3981,
      "mem_bias_in": "0x0000000c",
      "mem_inp_in": "0x0000000c",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000c",
      "mem_wgt_in": "0x0000000c"
    },
    {
      "instr No.": 3982,
      "instr_in": "0x00",
      "mem_addr": 3982,
      "mem_bias_in": "0xfffffff1",
      "mem_inp_in": "0xfffffff1",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff1",
      "mem_wgt_in": "0xfffffff1"
    },
    {
      "instr No.": 3983,
      "instr_in": "0x00",
      "mem_addr": 3983,
      "mem_bias_in": "0xffffffe6",
      "mem_inp_in": "0xffffffe6",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe6",
      "mem_wgt_in": "0xffffffe6"
    },
    {
      "instr No.": 3984,
      "instr_in": "0x00",
      "mem_addr": 3984,
      "mem_bias_in": "0xfffffff2",
      "mem_inp_in": "0xfffffff2",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff2",
      "mem_wgt_in": "0xfffffff2"
    },
    {
      "instr No.": 3985,
      "instr_in": "0x00",
      "mem_addr": 3985,
      "mem_bias_in": "0x0000000c",
      "mem_inp_in": "0x0000000c",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000c",
      "mem_wgt_in": "0x0000000c"
    },
    {
      "instr No.": 3986,
      "instr_in": "0x00",
      "mem_addr": 3986,
      "mem_bias_in": "0xffffffe0",
      "mem_inp_in": "0xffffffe0",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe0",
      "mem_wgt_in": "0xffffffe0"
    },
    {
      "instr No.": 3987,
      "instr_in": "0x00",
      "mem_addr": 3987,
      "mem_bias_in": "0xffffffe1",
      "mem_inp_in": "0xffffffe1",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe1",
      "mem_wgt_in": "0xffffffe1"
    },
    {
      "instr No.": 3988,
      "instr_in": "0x00",
      "mem_addr": 3988,
      "mem_bias_in": "0x0000001a",
      "mem_inp_in": "0x0000001a",
      "mem_mode": 3,
      "mem_uop_in": "0x0000001a",
      "mem_wgt_in": "0x0000001a"
    },
    {
      "instr No.": 3989,
      "instr_in": "0x00",
      "mem_addr": 3989,
      "mem_bias_in": "0xfffffff2",
      "mem_inp_in": "0xfffffff2",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff2",
      "mem_wgt_in": "0xfffffff2"
    },
    {
      "instr No.": 3990,
      "instr_in": "0x00",
      "mem_addr": 3990,
      "mem_bias_in": "0xffffffed",
      "mem_inp_in": "0xffffffed",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffed",
      "mem_wgt_in": "0xffffffed"
    },
    {
      "instr No.": 3991,
      "instr_in": "0x00",
      "mem_addr": 3991,
      "mem_bias_in": "0xfffffffe",
      "mem_inp_in": "0xfffffffe",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffffe",
      "mem_wgt_in": "0xfffffffe"
    },
    {
      "instr No.": 3992,
      "instr_in": "0x00",
      "mem_addr": 3992,
      "mem_bias_in": "0x0000000c",
      "mem_inp_in": "0x0000000c",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000c",
      "mem_wgt_in": "0x0000000c"
    },
    {
      "instr No.": 3993,
      "instr_in": "0x00",
      "mem_addr": 3993,
      "mem_bias_in": "0x0000000c",
      "mem_inp_in": "0x0000000c",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000c",
      "mem_wgt_in": "0x0000000c"
    },
    {
      "instr No.": 3994,
      "instr_in": "0x00",
      "mem_addr": 3994,
      "mem_bias_in": "0xfffffffb",
      "mem_inp_in": "0xfffffffb",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffffb",
      "mem_wgt_in": "0xfffffffb"
    },
    {
      "instr No.": 3995,
      "instr_in": "0x00",
      "mem_addr": 3995,
      "mem_bias_in": "0x00000002",
      "mem_inp_in": "0x00000002",
      "mem_mode": 3,
      "mem_uop_in": "0x00000002",
      "mem_wgt_in": "0x00000002"
    },
    {
      "instr No.": 3996,
      "instr_in": "0x00",
      "mem_addr": 3996,
      "mem_bias_in": "0xffffffee",
      "mem_inp_in": "0xffffffee",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffee",
      "mem_wgt_in": "0xffffffee"
    },
    {
      "instr No.": 3997,
      "instr_in": "0x00",
      "mem_addr": 3997,
      "mem_bias_in": "0x00000018",
      "mem_inp_in": "0x00000018",
      "mem_mode": 3,
      "mem_uop_in": "0x00000018",
      "mem_wgt_in": "0x00000018"
    },
    {
      "instr No.": 3998,
      "instr_in": "0x00",
      "mem_addr": 3998,
      "mem_bias_in": "0xffffffe7",
      "mem_inp_in": "0xffffffe7",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe7",
      "mem_wgt_in": "0xffffffe7"
    },
    {
      "instr No.": 3999,
      "instr_in": "0x00",
      "mem_addr": 3999,
      "mem_bias_in": "0x0000001c",
      "mem_inp_in": "0x0000001c",
      "mem_mode": 3,
      "mem_uop_in": "0x0000001c",
      "mem_wgt_in": "0x0000001c"
    },
    {
      "instr No.": 4000,
      "instr_in": "0x00",
      "mem_addr": 4000,
      "mem_bias_in": "0x0000001e",
      "mem_inp_in": "0x0000001e",
      "mem_mode": 3,
      "mem_uop_in": "0x0000001e",
      "mem_wgt_in": "0x0000001e"
    },
    {
      "instr No.": 4001,
      "instr_in": "0x00",
      "mem_addr": 4001,
      "mem_bias_in": "0xffffffe8",
      "mem_inp_in": "0xffffffe8",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe8",
      "mem_wgt_in": "0xffffffe8"
    },
    {
      "instr No.": 4002,
      "instr_in": "0x00",
      "mem_addr": 4002,
      "mem_bias_in": "0xfffffff6",
      "mem_inp_in": "0xfffffff6",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff6",
      "mem_wgt_in": "0xfffffff6"
    },
    {
      "instr No.": 4003,
      "instr_in": "0x00",
      "mem_addr": 4003,
      "mem_bias_in": "0xffffffec",
      "mem_inp_in": "0xffffffec",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffec",
      "mem_wgt_in": "0xffffffec"
    },
    {
      "instr No.": 4004,
      "instr_in": "0x00",
      "mem_addr": 4004,
      "mem_bias_in": "0x00000009",
      "mem_inp_in": "0x00000009",
      "mem_mode": 3,
      "mem_uop_in": "0x00000009",
      "mem_wgt_in": "0x00000009"
    },
    {
      "instr No.": 4005,
      "instr_in": "0x00",
      "mem_addr": 4005,
      "mem_bias_in": "0x00000007",
      "mem_inp_in": "0x00000007",
      "mem_mode": 3,
      "mem_uop_in": "0x00000007",
      "mem_wgt_in": "0x00000007"
    },
    {
      "instr No.": 4006,
      "instr_in": "0x00",
      "mem_addr": 4006,
      "mem_bias_in": "0x00000012",
      "mem_inp_in": "0x00000012",
      "mem_mode": 3,
      "mem_uop_in": "0x00000012",
      "mem_wgt_in": "0x00000012"
    },
    {
      "instr No.": 4007,
      "instr_in": "0x00",
      "mem_addr": 4007,
      "mem_bias_in": "0x00000001",
      "mem_inp_in": "0x00000001",
      "mem_mode": 3,
      "mem_uop_in": "0x00000001",
      "mem_wgt_in": "0x00000001"
    },
    {
      "instr No.": 4008,
      "instr_in": "0x00",
      "mem_addr": 4008,
      "mem_bias_in": "0xfffffffe",
      "mem_inp_in": "0xfffffffe",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffffe",
      "mem_wgt_in": "0xfffffffe"
    },
    {
      "instr No.": 4009,
      "instr_in": "0x00",
      "mem_addr": 4009,
      "mem_bias_in": "0x0000001e",
      "mem_inp_in": "0x0000001e",
      "mem_mode": 3,
      "mem_uop_in": "0x0000001e",
      "mem_wgt_in": "0x0000001e"
    },
    {
      "instr No.": 4010,
      "instr_in": "0x00",
      "mem_addr": 4010,
      "mem_bias_in": "0xfffffff3",
      "mem_inp_in": "0xfffffff3",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff3",
      "mem_wgt_in": "0xfffffff3"
    },
    {
      "instr No.": 4011,
      "instr_in": "0x00",
      "mem_addr": 4011,
      "mem_bias_in": "0xffffffe5",
      "mem_inp_in": "0xffffffe5",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe5",
      "mem_wgt_in": "0xffffffe5"
    },
    {
      "instr No.": 4012,
      "instr_in": "0x00",
      "mem_addr": 4012,
      "mem_bias_in": "0x00000001",
      "mem_inp_in": "0x00000001",
      "mem_mode": 3,
      "mem_uop_in": "0x00000001",
      "mem_wgt_in": "0x00000001"
    },
    {
      "instr No.": 4013,
      "instr_in": "0x00",
      "mem_addr": 4013,
      "mem_bias_in": "0x00000014",
      "mem_inp_in": "0x00000014",
      "mem_mode": 3,
      "mem_uop_in": "0x00000014",
      "mem_wgt_in": "0x00000014"
    },
    {
      "instr No.": 4014,
      "instr_in": "0x00",
      "mem_addr": 4014,
      "mem_bias_in": "0x0000001e",
      "mem_inp_in": "0x0000001e",
      "mem_mode": 3,
      "mem_uop_in": "0x0000001e",
      "mem_wgt_in": "0x0000001e"
    },
    {
      "instr No.": 4015,
      "instr_in": "0x00",
      "mem_addr": 4015,
      "mem_bias_in": "0x00000019",
      "mem_inp_in": "0x00000019",
      "mem_mode": 3,
      "mem_uop_in": "0x00000019",
      "mem_wgt_in": "0x00000019"
    },
    {
      "instr No.": 4016,
      "instr_in": "0x00",
      "mem_addr": 4016,
      "mem_bias_in": "0xffffffe0",
      "mem_inp_in": "0xffffffe0",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe0",
      "mem_wgt_in": "0xffffffe0"
    },
    {
      "instr No.": 4017,
      "instr_in": "0x00",
      "mem_addr": 4017,
      "mem_bias_in": "0xfffffff9",
      "mem_inp_in": "0xfffffff9",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff9",
      "mem_wgt_in": "0xfffffff9"
    },
    {
      "instr No.": 4018,
      "instr_in": "0x00",
      "mem_addr": 4018,
      "mem_bias_in": "0x0000000f",
      "mem_inp_in": "0x0000000f",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000f",
      "mem_wgt_in": "0x0000000f"
    },
    {
      "instr No.": 4019,
      "instr_in": "0x00",
      "mem_addr": 4019,
      "mem_bias_in": "0x0000001f",
      "mem_inp_in": "0x0000001f",
      "mem_mode": 3,
      "mem_uop_in": "0x0000001f",
      "mem_wgt_in": "0x0000001f"
    },
    {
      "instr No.": 4020,
      "instr_in": "0x00",
      "mem_addr": 4020,
      "mem_bias_in": "0x00000006",
      "mem_inp_in": "0x00000006",
      "mem_mode": 3,
      "mem_uop_in": "0x00000006",
      "mem_wgt_in": "0x00000006"
    },
    {
      "instr No.": 4021,
      "instr_in": "0x00",
      "mem_addr": 4021,
      "mem_bias_in": "0xffffffe2",
      "mem_inp_in": "0xffffffe2",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe2",
      "mem_wgt_in": "0xffffffe2"
    },
    {
      "instr No.": 4022,
      "instr_in": "0x00",
      "mem_addr": 4022,
      "mem_bias_in": "0xfffffff6",
      "mem_inp_in": "0xfffffff6",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff6",
      "mem_wgt_in": "0xfffffff6"
    },
    {
      "instr No.": 4023,
      "instr_in": "0x00",
      "mem_addr": 4023,
      "mem_bias_in": "0xfffffffb",
      "mem_inp_in": "0xfffffffb",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffffb",
      "mem_wgt_in": "0xfffffffb"
    },
    {
      "instr No.": 4024,
      "instr_in": "0x00",
      "mem_addr": 4024,
      "mem_bias_in": "0x00000012",
      "mem_inp_in": "0x00000012",
      "mem_mode": 3,
      "mem_uop_in": "0x00000012",
      "mem_wgt_in": "0x00000012"
    },
    {
      "instr No.": 4025,
      "instr_in": "0x00",
      "mem_addr": 4025,
      "mem_bias_in": "0x00000011",
      "mem_inp_in": "0x00000011",
      "mem_mode": 3,
      "mem_uop_in": "0x00000011",
      "mem_wgt_in": "0x00000011"
    },
    {
      "instr No.": 4026,
      "instr_in": "0x00",
      "mem_addr": 4026,
      "mem_bias_in": "0xffffffe4",
      "mem_inp_in": "0xffffffe4",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe4",
      "mem_wgt_in": "0xffffffe4"
    },
    {
      "instr No.": 4027,
      "instr_in": "0x00",
      "mem_addr": 4027,
      "mem_bias_in": "0xfffffff9",
      "mem_inp_in": "0xfffffff9",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff9",
      "mem_wgt_in": "0xfffffff9"
    },
    {
      "instr No.": 4028,
      "instr_in": "0x00",
      "mem_addr": 4028,
      "mem_bias_in": "0xffffffe5",
      "mem_inp_in": "0xffffffe5",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe5",
      "mem_wgt_in": "0xffffffe5"
    },
    {
      "instr No.": 4029,
      "instr_in": "0x00",
      "mem_addr": 4029,
      "mem_bias_in": "0x0000001c",
      "mem_inp_in": "0x0000001c",
      "mem_mode": 3,
      "mem_uop_in": "0x0000001c",
      "mem_wgt_in": "0x0000001c"
    },
    {
      "instr No.": 4030,
      "instr_in": "0x00",
      "mem_addr": 4030,
      "mem_bias_in": "0x00000003",
      "mem_inp_in": "0x00000003",
      "mem_mode": 3,
      "mem_uop_in": "0x00000003",
      "mem_wgt_in": "0x00000003"
    },
    {
      "instr No.": 4031,
      "instr_in": "0x00",
      "mem_addr": 4031,
      "mem_bias_in": "0xffffffec",
      "mem_inp_in": "0xffffffec",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffec",
      "mem_wgt_in": "0xffffffec"
    },
    {
      "instr No.": 4032,
      "instr_in": "0x00",
      "mem_addr": 4032,
      "mem_bias_in": "0xfffffffe",
      "mem_inp_in": "0xfffffffe",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffffe",
      "mem_wgt_in": "0xfffffffe"
    },
    {
      "instr No.": 4033,
      "instr_in": "0x00",
      "mem_addr": 4033,
      "mem_bias_in": "0x00000009",
      "mem_inp_in": "0x00000009",
      "mem_mode": 3,
      "mem_uop_in": "0x00000009",
      "mem_wgt_in": "0x00000009"
    },
    {
      "instr No.": 4034,
      "instr_in": "0x00",
      "mem_addr": 4034,
      "mem_bias_in": "0x00000008",
      "mem_inp_in": "0x00000008",
      "mem_mode": 3,
      "mem_uop_in": "0x00000008",
      "mem_wgt_in": "0x00000008"
    },
    {
      "instr No.": 4035,
      "instr_in": "0x00",
      "mem_addr": 4035,
      "mem_bias_in": "0xfffffffc",
      "mem_inp_in": "0xfffffffc",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffffc",
      "mem_wgt_in": "0xfffffffc"
    },
    {
      "instr No.": 4036,
      "instr_in": "0x00",
      "mem_addr": 4036,
      "mem_bias_in": "0x00000006",
      "mem_inp_in": "0x00000006",
      "mem_mode": 3,
      "mem_uop_in": "0x00000006",
      "mem_wgt_in": "0x00000006"
    },
    {
      "instr No.": 4037,
      "instr_in": "0x00",
      "mem_addr": 4037,
      "mem_bias_in": "0xfffffffb",
      "mem_inp_in": "0xfffffffb",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffffb",
      "mem_wgt_in": "0xfffffffb"
    },
    {
      "instr No.": 4038,
      "instr_in": "0x00",
      "mem_addr": 4038,
      "mem_bias_in": "0xffffffe8",
      "mem_inp_in": "0xffffffe8",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe8",
      "mem_wgt_in": "0xffffffe8"
    },
    {
      "instr No.": 4039,
      "instr_in": "0x00",
      "mem_addr": 4039,
      "mem_bias_in": "0x0000001d",
      "mem_inp_in": "0x0000001d",
      "mem_mode": 3,
      "mem_uop_in": "0x0000001d",
      "mem_wgt_in": "0x0000001d"
    },
    {
      "instr No.": 4040,
      "instr_in": "0x00",
      "mem_addr": 4040,
      "mem_bias_in": "0xffffffeb",
      "mem_inp_in": "0xffffffeb",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffeb",
      "mem_wgt_in": "0xffffffeb"
    },
    {
      "instr No.": 4041,
      "instr_in": "0x00",
      "mem_addr": 4041,
      "mem_bias_in": "0x00000010",
      "mem_inp_in": "0x00000010",
      "mem_mode": 3,
      "mem_uop_in": "0x00000010",
      "mem_wgt_in": "0x00000010"
    },
    {
      "instr No.": 4042,
      "instr_in": "0x00",
      "mem_addr": 4042,
      "mem_bias_in": "0x0000000c",
      "mem_inp_in": "0x0000000c",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000c",
      "mem_wgt_in": "0x0000000c"
    },
    {
      "instr No.": 4043,
      "instr_in": "0x00",
      "mem_addr": 4043,
      "mem_bias_in": "0x0000001e",
      "mem_inp_in": "0x0000001e",
      "mem_mode": 3,
      "mem_uop_in": "0x0000001e",
      "mem_wgt_in": "0x0000001e"
    },
    {
      "instr No.": 4044,
      "instr_in": "0x00",
      "mem_addr": 4044,
      "mem_bias_in": "0xffffffee",
      "mem_inp_in": "0xffffffee",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffee",
      "mem_wgt_in": "0xffffffee"
    },
    {
      "instr No.": 4045,
      "instr_in": "0x00",
      "mem_addr": 4045,
      "mem_bias_in": "0x00000006",
      "mem_inp_in": "0x00000006",
      "mem_mode": 3,
      "mem_uop_in": "0x00000006",
      "mem_wgt_in": "0x00000006"
    },
    {
      "instr No.": 4046,
      "instr_in": "0x00",
      "mem_addr": 4046,
      "mem_bias_in": "0x00000004",
      "mem_inp_in": "0x00000004",
      "mem_mode": 3,
      "mem_uop_in": "0x00000004",
      "mem_wgt_in": "0x00000004"
    },
    {
      "instr No.": 4047,
      "instr_in": "0x00",
      "mem_addr": 4047,
      "mem_bias_in": "0xffffffe8",
      "mem_inp_in": "0xffffffe8",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe8",
      "mem_wgt_in": "0xffffffe8"
    },
    {
      "instr No.": 4048,
      "instr_in": "0x00",
      "mem_addr": 4048,
      "mem_bias_in": "0xfffffffc",
      "mem_inp_in": "0xfffffffc",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffffc",
      "mem_wgt_in": "0xfffffffc"
    },
    {
      "instr No.": 4049,
      "instr_in": "0x00",
      "mem_addr": 4049,
      "mem_bias_in": "0xffffffe1",
      "mem_inp_in": "0xffffffe1",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe1",
      "mem_wgt_in": "0xffffffe1"
    },
    {
      "instr No.": 4050,
      "instr_in": "0x00",
      "mem_addr": 4050,
      "mem_bias_in": "0xfffffffd",
      "mem_inp_in": "0xfffffffd",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffffd",
      "mem_wgt_in": "0xfffffffd"
    },
    {
      "instr No.": 4051,
      "instr_in": "0x00",
      "mem_addr": 4051,
      "mem_bias_in": "0x00000002",
      "mem_inp_in": "0x00000002",
      "mem_mode": 3,
      "mem_uop_in": "0x00000002",
      "mem_wgt_in": "0x00000002"
    },
    {
      "instr No.": 4052,
      "instr_in": "0x00",
      "mem_addr": 4052,
      "mem_bias_in": "0xfffffffe",
      "mem_inp_in": "0xfffffffe",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffffe",
      "mem_wgt_in": "0xfffffffe"
    },
    {
      "instr No.": 4053,
      "instr_in": "0x00",
      "mem_addr": 4053,
      "mem_bias_in": "0x0000000d",
      "mem_inp_in": "0x0000000d",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000d",
      "mem_wgt_in": "0x0000000d"
    },
    {
      "instr No.": 4054,
      "instr_in": "0x00",
      "mem_addr": 4054,
      "mem_bias_in": "0xfffffff3",
      "mem_inp_in": "0xfffffff3",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff3",
      "mem_wgt_in": "0xfffffff3"
    },
    {
      "instr No.": 4055,
      "instr_in": "0x00",
      "mem_addr": 4055,
      "mem_bias_in": "0x00000017",
      "mem_inp_in": "0x00000017",
      "mem_mode": 3,
      "mem_uop_in": "0x00000017",
      "mem_wgt_in": "0x00000017"
    },
    {
      "instr No.": 4056,
      "instr_in": "0x00",
      "mem_addr": 4056,
      "mem_bias_in": "0xffffffef",
      "mem_inp_in": "0xffffffef",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffef",
      "mem_wgt_in": "0xffffffef"
    },
    {
      "instr No.": 4057,
      "instr_in": "0x00",
      "mem_addr": 4057,
      "mem_bias_in": "0x00000003",
      "mem_inp_in": "0x00000003",
      "mem_mode": 3,
      "mem_uop_in": "0x00000003",
      "mem_wgt_in": "0x00000003"
    },
    {
      "instr No.": 4058,
      "instr_in": "0x00",
      "mem_addr": 4058,
      "mem_bias_in": "0xffffffe6",
      "mem_inp_in": "0xffffffe6",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe6",
      "mem_wgt_in": "0xffffffe6"
    },
    {
      "instr No.": 4059,
      "instr_in": "0x00",
      "mem_addr": 4059,
      "mem_bias_in": "0xfffffff6",
      "mem_inp_in": "0xfffffff6",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff6",
      "mem_wgt_in": "0xfffffff6"
    },
    {
      "instr No.": 4060,
      "instr_in": "0x00",
      "mem_addr": 4060,
      "mem_bias_in": "0xfffffff1",
      "mem_inp_in": "0xfffffff1",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff1",
      "mem_wgt_in": "0xfffffff1"
    },
    {
      "instr No.": 4061,
      "instr_in": "0x00",
      "mem_addr": 4061,
      "mem_bias_in": "0xffffffed",
      "mem_inp_in": "0xffffffed",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffed",
      "mem_wgt_in": "0xffffffed"
    },
    {
      "instr No.": 4062,
      "instr_in": "0x00",
      "mem_addr": 4062,
      "mem_bias_in": "0x0000000d",
      "mem_inp_in": "0x0000000d",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000d",
      "mem_wgt_in": "0x0000000d"
    },
    {
      "instr No.": 4063,
      "instr_in": "0x00",
      "mem_addr": 4063,
      "mem_bias_in": "0x0000001d",
      "mem_inp_in": "0x0000001d",
      "mem_mode": 3,
      "mem_uop_in": "0x0000001d",
      "mem_wgt_in": "0x0000001d"
    },
    {
      "instr No.": 4064,
      "instr_in": "0x00",
      "mem_addr": 4064,
      "mem_bias_in": "0x0000001f",
      "mem_inp_in": "0x0000001f",
      "mem_mode": 3,
      "mem_uop_in": "0x0000001f",
      "mem_wgt_in": "0x0000001f"
    },
    {
      "instr No.": 4065,
      "instr_in": "0x00",
      "mem_addr": 4065,
      "mem_bias_in": "0x0000000a",
      "mem_inp_in": "0x0000000a",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000a",
      "mem_wgt_in": "0x0000000a"
    },
    {
      "instr No.": 4066,
      "instr_in": "0x00",
      "mem_addr": 4066,
      "mem_bias_in": "0x0000000c",
      "mem_inp_in": "0x0000000c",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000c",
      "mem_wgt_in": "0x0000000c"
    },
    {
      "instr No.": 4067,
      "instr_in": "0x00",
      "mem_addr": 4067,
      "mem_bias_in": "0xfffffff4",
      "mem_inp_in": "0xfffffff4",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff4",
      "mem_wgt_in": "0xfffffff4"
    },
    {
      "instr No.": 4068,
      "instr_in": "0x00",
      "mem_addr": 4068,
      "mem_bias_in": "0xffffffe2",
      "mem_inp_in": "0xffffffe2",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe2",
      "mem_wgt_in": "0xffffffe2"
    },
    {
      "instr No.": 4069,
      "instr_in": "0x00",
      "mem_addr": 4069,
      "mem_bias_in": "0x00000010",
      "mem_inp_in": "0x00000010",
      "mem_mode": 3,
      "mem_uop_in": "0x00000010",
      "mem_wgt_in": "0x00000010"
    },
    {
      "instr No.": 4070,
      "instr_in": "0x00",
      "mem_addr": 4070,
      "mem_bias_in": "0xffffffe5",
      "mem_inp_in": "0xffffffe5",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe5",
      "mem_wgt_in": "0xffffffe5"
    },
    {
      "instr No.": 4071,
      "instr_in": "0x00",
      "mem_addr": 4071,
      "mem_bias_in": "0x0000001a",
      "mem_inp_in": "0x0000001a",
      "mem_mode": 3,
      "mem_uop_in": "0x0000001a",
      "mem_wgt_in": "0x0000001a"
    },
    {
      "instr No.": 4072,
      "instr_in": "0x00",
      "mem_addr": 4072,
      "mem_bias_in": "0x00000003",
      "mem_inp_in": "0x00000003",
      "mem_mode": 3,
      "mem_uop_in": "0x00000003",
      "mem_wgt_in": "0x00000003"
    },
    {
      "instr No.": 4073,
      "instr_in": "0x00",
      "mem_addr": 4073,
      "mem_bias_in": "0x00000013",
      "mem_inp_in": "0x00000013",
      "mem_mode": 3,
      "mem_uop_in": "0x00000013",
      "mem_wgt_in": "0x00000013"
    },
    {
      "instr No.": 4074,
      "instr_in": "0x00",
      "mem_addr": 4074,
      "mem_bias_in": "0xfffffff0",
      "mem_inp_in": "0xfffffff0",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff0",
      "mem_wgt_in": "0xfffffff0"
    },
    {
      "instr No.": 4075,
      "instr_in": "0x00",
      "mem_addr": 4075,
      "mem_bias_in": "0xffffffe3",
      "mem_inp_in": "0xffffffe3",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe3",
      "mem_wgt_in": "0xffffffe3"
    },
    {
      "instr No.": 4076,
      "instr_in": "0x00",
      "mem_addr": 4076,
      "mem_bias_in": "0x00000004",
      "mem_inp_in": "0x00000004",
      "mem_mode": 3,
      "mem_uop_in": "0x00000004",
      "mem_wgt_in": "0x00000004"
    },
    {
      "instr No.": 4077,
      "instr_in": "0x00",
      "mem_addr": 4077,
      "mem_bias_in": "0xffffffea",
      "mem_inp_in": "0xffffffea",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffea",
      "mem_wgt_in": "0xffffffea"
    },
    {
      "instr No.": 4078,
      "instr_in": "0x00",
      "mem_addr": 4078,
      "mem_bias_in": "0x0000000c",
      "mem_inp_in": "0x0000000c",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000c",
      "mem_wgt_in": "0x0000000c"
    },
    {
      "instr No.": 4079,
      "instr_in": "0x00",
      "mem_addr": 4079,
      "mem_bias_in": "0x0000001c",
      "mem_inp_in": "0x0000001c",
      "mem_mode": 3,
      "mem_uop_in": "0x0000001c",
      "mem_wgt_in": "0x0000001c"
    },
    {
      "instr No.": 4080,
      "instr_in": "0x00",
      "mem_addr": 4080,
      "mem_bias_in": "0xffffffed",
      "mem_inp_in": "0xffffffed",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffed",
      "mem_wgt_in": "0xffffffed"
    },
    {
      "instr No.": 4081,
      "instr_in": "0x00",
      "mem_addr": 4081,
      "mem_bias_in": "0x0000000c",
      "mem_inp_in": "0x0000000c",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000c",
      "mem_wgt_in": "0x0000000c"
    },
    {
      "instr No.": 4082,
      "instr_in": "0x00",
      "mem_addr": 4082,
      "mem_bias_in": "0x00000011",
      "mem_inp_in": "0x00000011",
      "mem_mode": 3,
      "mem_uop_in": "0x00000011",
      "mem_wgt_in": "0x00000011"
    },
    {
      "instr No.": 4083,
      "instr_in": "0x00",
      "mem_addr": 4083,
      "mem_bias_in": "0x00000013",
      "mem_inp_in": "0x00000013",
      "mem_mode": 3,
      "mem_uop_in": "0x00000013",
      "mem_wgt_in": "0x00000013"
    },
    {
      "instr No.": 4084,
      "instr_in": "0x00",
      "mem_addr": 4084,
      "mem_bias_in": "0xffffffe8",
      "mem_inp_in": "0xffffffe8",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe8",
      "mem_wgt_in": "0xffffffe8"
    },
    {
      "instr No.": 4085,
      "instr_in": "0x00",
      "mem_addr": 4085,
      "mem_bias_in": "0xfffffffc",
      "mem_inp_in": "0xfffffffc",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffffc",
      "mem_wgt_in": "0xfffffffc"
    },
    {
      "instr No.": 4086,
      "instr_in": "0x00",
      "mem_addr": 4086,
      "mem_bias_in": "0x0000000b",
      "mem_inp_in": "0x0000000b",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000b",
      "mem_wgt_in": "0x0000000b"
    },
    {
      "instr No.": 4087,
      "instr_in": "0x00",
      "mem_addr": 4087,
      "mem_bias_in": "0x00000019",
      "mem_inp_in": "0x00000019",
      "mem_mode": 3,
      "mem_uop_in": "0x00000019",
      "mem_wgt_in": "0x00000019"
    },
    {
      "instr No.": 4088,
      "instr_in": "0x00",
      "mem_addr": 4088,
      "mem_bias_in": "0x0000000c",
      "mem_inp_in": "0x0000000c",
      "mem_mode": 3,
      "mem_uop_in": "0x0000000c",
      "mem_wgt_in": "0x0000000c"
    },
    {
      "instr No.": 4089,
      "instr_in": "0x00",
      "mem_addr": 4089,
      "mem_bias_in": "0xffffffea",
      "mem_inp_in": "0xffffffea",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffea",
      "mem_wgt_in": "0xffffffea"
    },
    {
      "instr No.": 4090,
      "instr_in": "0x00",
      "mem_addr": 4090,
      "mem_bias_in": "0xffffffe8",
      "mem_inp_in": "0xffffffe8",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffe8",
      "mem_wgt_in": "0xffffffe8"
    },
    {
      "instr No.": 4091,
      "instr_in": "0x00",
      "mem_addr": 4091,
      "mem_bias_in": "0x00000004",
      "mem_inp_in": "0x00000004",
      "mem_mode": 3,
      "mem_uop_in": "0x00000004",
      "mem_wgt_in": "0x00000004"
    },
    {
      "instr No.": 4092,
      "instr_in": "0x00",
      "mem_addr": 4092,
      "mem_bias_in": "0xfffffffa",
      "mem_inp_in": "0xfffffffa",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffffa",
      "mem_wgt_in": "0xfffffffa"
    },
    {
      "instr No.": 4093,
      "instr_in": "0x00",
      "mem_addr": 4093,
      "mem_bias_in": "0x00000014",
      "mem_inp_in": "0x00000014",
      "mem_mode": 3,
      "mem_uop_in": "0x00000014",
      "mem_wgt_in": "0x00000014"
    },
    {
      "instr No.": 4094,
      "instr_in": "0x00",
      "mem_addr": 4094,
      "mem_bias_in": "0xffffffec",
      "mem_inp_in": "0xffffffec",
      "mem_mode": 3,
      "mem_uop_in": "0xffffffec",
      "mem_wgt_in": "0xffffffec"
    },
    {
      "instr No.": 4095,
      "instr_in": "0x00",
      "mem_addr": 4095,
      "mem_bias_in": "0xfffffff5",
      "mem_inp_in": "0xfffffff5",
      "mem_mode": 3,
      "mem_uop_in": "0xfffffff5",
      "mem_wgt_in": "0xfffffff5"
    },
    {
      "instr No.": 4096,
      "instr_in": "0x00",
      "mem_addr": 0,
      "mem_bias_in": "0x0000000002004000",
      "mem_inp_in": "0x0000000002004000",
      "mem_mode": 4,
      "mem_uop_in": "0x0000000002004000",
      "mem_wgt_in": "0x0000000002004000"
    },
    {
      "instr No.": 4097,
      "instr_in": "0x000000001000100010000000000000000",
      "mem_addr": 0,
      "mem_bias_in": "0",
      "mem_inp_in": "0",
      "mem_mode": 0,
      "mem_uop_in": "0",
      "mem_wgt_in": "0"
    },
    {
      "instr No.": 4098,
      "instr_in": "0x000000010001000010000000000000180",
      "mem_addr": 0,
      "mem_bias_in": "0",
      "mem_inp_in": "0",
      "mem_mode": 0,
      "mem_uop_in": "0",
      "mem_wgt_in": "0"
    },
    {
      "instr No.": 4099,
      "instr_in": "0x062052002000008000010000800200044",
      "mem_addr": 0,
      "mem_bias_in": "0",
      "mem_inp_in": "0",
      "mem_mode": 0,
      "mem_uop_in": "0",
      "mem_wgt_in": "0"
    },
    {
      "instr No.": 4100,
      "instr_in": "0x000000008000800010000000000000029",
      "mem_addr": 0,
      "mem_bias_in": "0",
      "mem_inp_in": "0",
      "mem_mode": 0,
      "mem_uop_in": "0",
      "mem_wgt_in": "0"
    },
    {
      "instr No.": 4101,
      "instr_in": "0x000000010001000010000000020000190",
      "mem_addr": 0,
      "mem_bias_in": "0",
      "mem_inp_in": "0",
      "mem_mode": 0,
      "mem_uop_in": "0",
      "mem_wgt_in": "0"
    },
    {
      "instr No.": 4102,
      "instr_in": "0x01a77a002000008000010000800200044",
      "mem_addr": 0,
      "mem_bias_in": "0",
      "mem_inp_in": "0",
      "mem_mode": 0,
      "mem_uop_in": "0",
      "mem_wgt_in": "0"
    },
    {
      "instr No.": 4103,
      "instr_in": "0x000000008000800010000000010000029",
      "mem_addr": 0,
      "mem_bias_in": "0",
      "mem_inp_in": "0",
      "mem_mode": 0,
      "mem_uop_in": "0",
      "mem_wgt_in": "0"
    },
    {
      "instr No.": 4104,
      "instr_in": "0x000000010001000010000000040000190",
      "mem_addr": 0,
      "mem_bias_in": "0",
      "mem_inp_in": "0",
      "mem_mode": 0,
      "mem_uop_in": "0",
      "mem_wgt_in": "0"
    },
    {
      "instr No.": 4105,
      "instr_in": "0x00fe2a002000008000010000800200044",
      "mem_addr": 0,
      "mem_bias_in": "0",
      "mem_inp_in": "0",
      "mem_mode": 0,
      "mem_uop_in": "0",
      "mem_wgt_in": "0"
    },
    {
      "instr No.": 4106,
      "instr_in": "0x000000008000800010000000020000029",
      "mem_addr": 0,
      "mem_bias_in": "0",
      "mem_inp_in": "0",
      "mem_mode": 0,
      "mem_uop_in": "0",
      "mem_wgt_in": "0"
    },
    {
      "instr No.": 4107,
      "instr_in": "0x000000010001000010000000060000190",
      "mem_addr": 0,
      "mem_bias_in": "0",
      "mem_inp_in": "0",
      "mem_mode": 0,
      "mem_uop_in": "0",
      "mem_wgt_in": "0"
    },
    {
      "instr No.": 4108,
      "instr_in": "0x074ef2002000008000010000800200044",
      "mem_addr": 0,
      "mem_bias_in": "0",
      "mem_inp_in": "0",
      "mem_mode": 0,
      "mem_uop_in": "0",
      "mem_wgt_in": "0"
    },
    {
      "instr No.": 4109,
      "instr_in": "0x000000008000800010000000030000029",
      "mem_addr": 0,
      "mem_bias_in": "0",
      "mem_inp_in": "0",
      "mem_mode": 0,
      "mem_uop_in": "0",
      "mem_wgt_in": "0"
    },
    {
      "instr No.": 4110,
      "instr_in": "0x000000010001000010000000080000190",
      "mem_addr": 0,
      "mem_bias_in": "0",
      "mem_inp_in": "0",
      "mem_mode": 0,
      "mem_uop_in": "0",
      "mem_wgt_in": "0"
    },
    {
      "instr No.": 4111,
      "instr_in": "0x0131f2002000008000010000800200044",
      "mem_addr": 0,
      "mem_bias_in": "0",
      "mem_inp_in": "0",
      "mem_mode": 0,
      "mem_uop_in": "0",
      "mem_wgt_in": "0"
    },
    {
      "instr No.": 4112,
      "instr_in": "0x000000008000800010000000040000029",
      "mem_addr": 0,
      "mem_bias_in": "0",
      "mem_inp_in": "0",
      "mem_mode": 0,
      "mem_uop_in": "0",
      "mem_wgt_in": "0"
    },
    {
      "instr No.": 4113,
      "instr_in": "0x0000000100010000100000000a0000190",
      "mem_addr": 0,
      "mem_bias_in": "0",
      "mem_inp_in": "0",
      "mem_mode": 0,
      "mem_uop_in": "0",
      "mem_wgt_in": "0"
    },
    {
      "instr No.": 4114,
      "instr_in": "0x06cf62002000008000010000800200044",
      "mem_addr": 0,
      "mem_bias_in": "0",
      "mem_inp_in": "0",
      "mem_mode": 0,
      "mem_uop_in": "0",
      "mem_wgt_in": "0"
    },
    {
      "instr No.": 4115,
      "instr_in": "0x000000008000800010000000050000029",
      "mem_addr": 0,
      "mem_bias_in": "0",
      "mem_inp_in": "0",
      "mem_mode": 0,
      "mem_uop_in": "0",
      "mem_wgt_in": "0"
    },
    {
      "instr No.": 4116,
      "instr_in": "0x0000000100010000100000000c0000190",
      "mem_addr": 0,
      "mem_bias_in": "0",
      "mem_inp_in": "0",
      "mem_mode": 0,
      "mem_uop_in": "0",
      "mem_wgt_in": "0"
    },
    {
      "instr No.": 4117,
      "instr_in": "0x068b82002000008000010000800200044",
      "mem_addr": 0,
      "mem_bias_in": "0",
      "mem_inp_in": "0",
      "mem_mode": 0,
      "mem_uop_in": "0",
      "mem_wgt_in": "0"
    },
    {
      "instr No.": 4118,
      "instr_in": "0x000000008000800010000000060000029",
      "mem_addr": 0,
      "mem_bias_in": "0",
      "mem_inp_in": "0",
      "mem_mode": 0,
      "mem_uop_in": "0",
      "mem_wgt_in": "0"
    },
    {
      "instr No.": 4119,
      "instr_in": "0x0000000100010000100000000e0000190",
      "mem_addr": 0,
      "mem_bias_in": "0",
      "mem_inp_in": "0",
      "mem_mode": 0,
      "mem_uop_in": "0",
      "mem_wgt_in": "0"
    },
    {
      "instr No.": 4120,
      "instr_in": "0x07ae4a002000008000010000800200044",
      "mem_addr": 0,
      "mem_bias_in": "0",
      "mem_inp_in": "0",
      "mem_mode": 0,
      "mem_uop_in": "0",
      "mem_wgt_in": "0"
    },
    {
      "instr No.": 4121,
      "instr_in": "0x000000008000800010000000070000029",
      "mem_addr": 0,
      "mem_bias_in": "0",
      "mem_inp_in": "0",
      "mem_mode": 0,
      "mem_uop_in": "0",
      "mem_wgt_in": "0"
    },
    {
      "instr No.": 4122,
      "instr_in": "0x000000010001000010000000100000190",
      "mem_addr": 0,
      "mem_bias_in": "0",
      "mem_inp_in": "0",
      "mem_mode": 0,
      "mem_uop_in": "0",
      "mem_wgt_in": "0"
    },
    {
      "instr No.": 4123,
      "instr_in": "0x06805a002000008000010000800200044",
      "mem_addr": 0,
      "mem_bias_in": "0",
      "mem_inp_in": "0",
      "mem_mode": 0,
      "mem_uop_in": "0",
      "mem_wgt_in": "0"
    },
    {
      "instr No.": 4124,
      "instr_in": "0x000000008000800010000000080000029",
      "mem_addr": 0,
      "mem_bias_in": "0",
      "mem_inp_in": "0",
      "mem_mode": 0,
      "mem_uop_in": "0",
      "mem_wgt_in": "0"
    },
    {
      "instr No.": 4125,
      "instr_in": "0x000000010001000010000000120000190",
      "mem_addr": 0,
      "mem_bias_in": "0",
      "mem_inp_in": "0",
      "mem_mode": 0,
      "mem_uop_in": "0",
      "mem_wgt_in": "0"
    },
    {
      "instr No.": 4126,
      "instr_in": "0x065cba002000008000010000800200044",
      "mem_addr": 0,
      "mem_bias_in": "0",
      "mem_inp_in": "0",
      "mem_mode": 0,
      "mem_uop_in": "0",
      "mem_wgt_in": "0"
    },
    {
      "instr No.": 4127,
      "instr_in": "0x000000008000800010000000090000029",
      "mem_addr": 0,
      "mem_bias_in": "0",
      "mem_inp_in": "0",
      "mem_mode": 0,
      "mem_uop_in": "0",
      "mem_wgt_in": "0"
    },
    {
      "instr No.": 4128,
      "instr_in": "0x000000010001000010000000140000190",
      "mem_addr": 0,
      "mem_bias_in": "0",
      "mem_inp_in": "0",
      "mem_mode": 0,
      "mem_uop_in": "0",
      "mem_wgt_in": "0"
    },
    {
      "instr No.": 4129,
      "instr_in": "0x01db72002000008000010000800200044",
      "mem_addr": 0,
      "mem_bias_in": "0",
      "mem_inp_in": "0",
      "mem_mode": 0,
      "mem_uop_in": "0",
      "mem_wgt_in": "0"
    },
    {
      "instr No.": 4130,
      "instr_in": "0x0000000080008000100000000a0000029",
      "mem_addr": 0,
      "mem_bias_in": "0",
      "mem_inp_in": "0",
      "mem_mode": 0,
      "mem_uop_in": "0",
      "mem_wgt_in": "0"
    },
    {
      "instr No.": 4131,
      "instr_in": "0x000000010001000010000000160000190",
      "mem_addr": 0,
      "mem_bias_in": "0",
      "mem_inp_in": "0",
      "mem_mode": 0,
      "mem_uop_in": "0",
      "mem_wgt_in": "0"
    },
    {
      "instr No.": 4132,
      "instr_in": "0x01bc4a002000008000010000800200044",
      "mem_addr": 0,
      "mem_bias_in": "0",
      "mem_inp_in": "0",
      "mem_mode": 0,
      "mem_uop_in": "0",
      "mem_wgt_in": "0"
    },
    {
      "instr No.": 4133,
      "instr_in": "0x0000000080008000100000000b0000029",
      "mem_addr": 0,
      "mem_bias_in": "0",
      "mem_inp_in": "0",
      "mem_mode": 0,
      "mem_uop_in": "0",
      "mem_wgt_in": "0"
    },
    {
      "instr No.": 4134,
      "instr_in": "0x000000010001000010000000180000190",
      "mem_addr": 0,
      "mem_bias_in": "0",
      "mem_inp_in": "0",
      "mem_mode": 0,
      "mem_uop_in": "0",
      "mem_wgt_in": "0"
    },
    {
      "instr No.": 4135,
      "instr_in": "0x07a692002000008000010000800200044",
      "mem_addr": 0,
      "mem_bias_in": "0",
      "mem_inp_in": "0",
      "mem_mode": 0,
      "mem_uop_in": "0",
      "mem_wgt_in": "0"
    },
    {
      "instr No.": 4136,
      "instr_in": "0x0000000080008000100000000c0000029",
      "mem_addr": 0,
      "mem_bias_in": "0",
      "mem_inp_in": "0",
      "mem_mode": 0,
      "mem_uop_in": "0",
      "mem_wgt_in": "0"
    },
    {
      "instr No.": 4137,
      "instr_in": "0x0000000100010000100000001a0000190",
      "mem_addr": 0,
      "mem_bias_in": "0",
      "mem_inp_in": "0",
      "mem_mode": 0,
      "mem_uop_in": "0",
      "mem_wgt_in": "0"
    },
    {
      "instr No.": 4138,
      "instr_in": "0x06f372002000008000010000800200044",
      "mem_addr": 0,
      "mem_bias_in": "0",
      "mem_inp_in": "0",
      "mem_mode": 0,
      "mem_uop_in": "0",
      "mem_wgt_in": "0"
    },
    {
      "instr No.": 4139,
      "instr_in": "0x0000000080008000100000000d0000029",
      "mem_addr": 0,
      "mem_bias_in": "0",
      "mem_inp_in": "0",
      "mem_mode": 0,
      "mem_uop_in": "0",
      "mem_wgt_in": "0"
    },
    {
      "instr No.": 4140,
      "instr_in": "0x0000000100010000100000001c0000190",
      "mem_addr": 0,
      "mem_bias_in": "0",
      "mem_inp_in": "0",
      "mem_mode": 0,
      "mem_uop_in": "0",
      "mem_wgt_in": "0"
    },
    {
      "instr No.": 4141,
      "instr_in": "0x00c01a002000008000010000800200044",
      "mem_addr": 0,
      "mem_bias_in": "0",
      "mem_inp_in": "0",
      "mem_mode": 0,
      "mem_uop_in": "0",
      "mem_wgt_in": "0"
    },
    {
      "instr No.": 4142,
      "instr_in": "0x0000000080008000100000000e0000029",
      "mem_addr": 0,
      "mem_bias_in": "0",
      "mem_inp_in": "0",
      "mem_mode": 0,
      "mem_uop_in": "0",
      "mem_wgt_in": "0"
    },
    {
      "instr No.": 4143,
      "instr_in": "0x0000000100010000100000001e0000190",
      "mem_addr": 0,
      "mem_bias_in": "0",
      "mem_inp_in": "0",
      "mem_mode": 0,
      "mem_uop_in": "0",
      "mem_wgt_in": "0"
    },
    {
      "instr No.": 4144,
      "instr_in": "0x07b802002000008000010000800200044",
      "mem_addr": 0,
      "mem_bias_in": "0",
      "mem_inp_in": "0",
      "mem_mode": 0,
      "mem_uop_in": "0",
      "mem_wgt_in": "0"
    },
    {
      "instr No.": 4145,
      "instr_in": "0x0000000080008000100000000f0000029",
      "mem_addr": 0,
      "mem_bias_in": "0",
      "mem_inp_in": "0",
      "mem_mode": 0,
      "mem_uop_in": "0",
      "mem_wgt_in": "0"
    },
    {
      "instr No.": 4146,
      "instr_in": "0x000000000000000000000000000000013",
      "mem_addr": 0,
      "mem_bias_in": "0",
      "mem_inp_in": "0",
      "mem_mode": 0,
      "mem_uop_in": "0",
      "mem_wgt_in": "0"
    }
  ]
}