{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1670446468398 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Standard Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1670446468400 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Copyright (C) 2022  Intel Corporation. All rights reserved. " "Copyright (C) 2022  Intel Corporation. All rights reserved." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1670446468400 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Your use of Intel Corporation's design tools, logic functions  " "Your use of Intel Corporation's design tools, logic functions " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1670446468400 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "and other software and tools, and any partner logic  " "and other software and tools, and any partner logic " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1670446468400 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "functions, and any output files from any of the foregoing  " "functions, and any output files from any of the foregoing " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1670446468400 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "(including device programming or simulation files), and any  " "(including device programming or simulation files), and any " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1670446468400 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "associated documentation or information are expressly subject  " "associated documentation or information are expressly subject " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1670446468400 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "to the terms and conditions of the Intel Program License  " "to the terms and conditions of the Intel Program License " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1670446468400 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Subscription Agreement, the Intel Quartus Prime License Agreement, " "Subscription Agreement, the Intel Quartus Prime License Agreement," {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1670446468400 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the Intel FPGA IP License Agreement, or other applicable license " "the Intel FPGA IP License Agreement, or other applicable license" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1670446468400 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "agreement, including, without limitation, that your use is for " "agreement, including, without limitation, that your use is for" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1670446468400 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the sole purpose of programming logic devices manufactured by " "the sole purpose of programming logic devices manufactured by" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1670446468400 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Intel and sold by Intel or its authorized distributors.  Please " "Intel and sold by Intel or its authorized distributors.  Please" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1670446468400 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "refer to the applicable agreement for further details, at " "refer to the applicable agreement for further details, at" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1670446468400 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "https://fpgasoftware.intel.com/eula. " "https://fpgasoftware.intel.com/eula." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1670446468400 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec  7 14:54:28 2022 " "Processing started: Wed Dec  7 14:54:28 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1670446468400 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670446468400 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off toolflow -c toolflow " "Command: quartus_map --read_settings_files=on --write_settings_files=off toolflow -c toolflow" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670446468401 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1670446468540 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1670446468540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/ALU.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/ALU.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-mixed " "Found design unit 1: ALU-mixed" {  } { { "../../proj/src/ALU/ALU.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/ALU.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670446470090 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "../../proj/src/ALU/ALU.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/ALU.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670446470090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670446470090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/AddSub.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/AddSub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AddSub-structure " "Found design unit 1: AddSub-structure" {  } { { "../../proj/src/ALU/AddSub.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/AddSub.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670446470092 ""} { "Info" "ISGN_ENTITY_NAME" "1 addsub " "Found entity 1: addsub" {  } { { "../../proj/src/ALU/AddSub.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/AddSub.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670446470092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670446470092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Barrel_Shifter-mixed " "Found design unit 1: Barrel_Shifter-mixed" {  } { { "../../proj/src/ALU/Barrel_Shifter.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670446470093 ""} { "Info" "ISGN_ENTITY_NAME" "1 Barrel_Shifter " "Found entity 1: Barrel_Shifter" {  } { { "../../proj/src/ALU/Barrel_Shifter.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670446470093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670446470093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/FullAdder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/FullAdder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FullAdder-structure " "Found design unit 1: FullAdder-structure" {  } { { "../../proj/src/ALU/FullAdder.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/FullAdder.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670446470093 ""} { "Info" "ISGN_ENTITY_NAME" "1 FullAdder " "Found entity 1: FullAdder" {  } { { "../../proj/src/ALU/FullAdder.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/FullAdder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670446470093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670446470093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/Basic/5x32decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/Basic/5x32decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder5x32-dataflow " "Found design unit 1: decoder5x32-dataflow" {  } { { "../../proj/src/Basic/5x32decoder.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/Basic/5x32decoder.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670446470094 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder5x32 " "Found entity 1: decoder5x32" {  } { { "../../proj/src/Basic/5x32decoder.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/Basic/5x32decoder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670446470094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670446470094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/Basic/Nor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/Basic/Nor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Norg-dataflow " "Found design unit 1: Norg-dataflow" {  } { { "../../proj/src/Basic/Nor.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/Basic/Nor.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670446470094 ""} { "Info" "ISGN_ENTITY_NAME" "1 Norg " "Found entity 1: Norg" {  } { { "../../proj/src/Basic/Nor.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/Basic/Nor.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670446470094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670446470094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/Basic/andg2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/Basic/andg2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 andg2-dataflow " "Found design unit 1: andg2-dataflow" {  } { { "../../proj/src/Basic/andg2.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/Basic/andg2.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670446470095 ""} { "Info" "ISGN_ENTITY_NAME" "1 andg2 " "Found entity 1: andg2" {  } { { "../../proj/src/Basic/andg2.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/Basic/andg2.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670446470095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670446470095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/Basic/dffg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/Basic/dffg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dffg-mixed " "Found design unit 1: dffg-mixed" {  } { { "../../proj/src/Basic/dffg.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/Basic/dffg.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670446470095 ""} { "Info" "ISGN_ENTITY_NAME" "1 dffg " "Found entity 1: dffg" {  } { { "../../proj/src/Basic/dffg.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/Basic/dffg.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670446470095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670446470095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/Basic/dffgSpecial.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/Basic/dffgSpecial.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dffgSpecial-mixed " "Found design unit 1: dffgSpecial-mixed" {  } { { "../../proj/src/Basic/dffgSpecial.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/Basic/dffgSpecial.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670446470096 ""} { "Info" "ISGN_ENTITY_NAME" "1 dffgSpecial " "Found entity 1: dffgSpecial" {  } { { "../../proj/src/Basic/dffgSpecial.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/Basic/dffgSpecial.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670446470096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670446470096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/Basic/mux32t1.vhd 3 1 " "Found 3 design units, including 1 entities, in source file /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/Basic/mux32t1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxpkg " "Found design unit 1: muxpkg" {  } { { "../../proj/src/Basic/mux32t1.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/Basic/mux32t1.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670446470096 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 mux32t1-dataflow " "Found design unit 2: mux32t1-dataflow" {  } { { "../../proj/src/Basic/mux32t1.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/Basic/mux32t1.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670446470096 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux32t1 " "Found entity 1: mux32t1" {  } { { "../../proj/src/Basic/mux32t1.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/Basic/mux32t1.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670446470096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670446470096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/Basic/n_dff.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/Basic/n_dff.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 n_dff-structural " "Found design unit 1: n_dff-structural" {  } { { "../../proj/src/Basic/n_dff.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/Basic/n_dff.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670446470097 ""} { "Info" "ISGN_ENTITY_NAME" "1 n_dff " "Found entity 1: n_dff" {  } { { "../../proj/src/Basic/n_dff.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/Basic/n_dff.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670446470097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670446470097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/Basic/org2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/Basic/org2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 org2-dataflow " "Found design unit 1: org2-dataflow" {  } { { "../../proj/src/Basic/org2.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/Basic/org2.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670446470097 ""} { "Info" "ISGN_ENTITY_NAME" "1 org2 " "Found entity 1: org2" {  } { { "../../proj/src/Basic/org2.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/Basic/org2.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670446470097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670446470097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/Basic/xorg2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/Basic/xorg2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 xorg2-dataflow " "Found design unit 1: xorg2-dataflow" {  } { { "../../proj/src/Basic/xorg2.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/Basic/xorg2.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670446470098 ""} { "Info" "ISGN_ENTITY_NAME" "1 xorg2 " "Found entity 1: xorg2" {  } { { "../../proj/src/Basic/xorg2.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/Basic/xorg2.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670446470098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670446470098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/Control/control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/Control/control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control-behavioral " "Found design unit 1: control-behavioral" {  } { { "../../proj/src/Control/control.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/Control/control.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670446470099 ""} { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "../../proj/src/Control/control.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/Control/control.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670446470099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670446470099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/MIPS_types.vhd 2 0 " "Found 2 design units, including 0 entities, in source file /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/MIPS_types.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MIPS_types " "Found design unit 1: MIPS_types" {  } { { "../../proj/src/MIPS_types.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/MIPS_types.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670446470099 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 MIPS_types-body " "Found design unit 2: MIPS_types-body" {  } { { "../../proj/src/MIPS_types.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/MIPS_types.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670446470099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670446470099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/PC/pc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/PC/pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pc-behavioral " "Found design unit 1: pc-behavioral" {  } { { "../../proj/src/PC/pc.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/PC/pc.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670446470100 ""} { "Info" "ISGN_ENTITY_NAME" "1 pc " "Found entity 1: pc" {  } { { "../../proj/src/PC/pc.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/PC/pc.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670446470100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670446470100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 regfile-mixed " "Found design unit 1: regfile-mixed" {  } { { "../../proj/src/RegFile/regfile.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670446470100 ""} { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "../../proj/src/RegFile/regfile.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670446470100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670446470100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/TopLevel/MIPS_Processor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/TopLevel/MIPS_Processor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MIPS_Processor-structure " "Found design unit 1: MIPS_Processor-structure" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/TopLevel/MIPS_Processor.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670446470101 ""} { "Info" "ISGN_ENTITY_NAME" "1 MIPS_Processor " "Found entity 1: MIPS_Processor" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/TopLevel/MIPS_Processor.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670446470101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670446470101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/TopLevel/mem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/TopLevel/mem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mem-rtl " "Found design unit 1: mem-rtl" {  } { { "../../proj/src/TopLevel/mem.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/TopLevel/mem.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670446470102 ""} { "Info" "ISGN_ENTITY_NAME" "1 mem " "Found entity 1: mem" {  } { { "../../proj/src/TopLevel/mem.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/TopLevel/mem.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670446470102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670446470102 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MIPS_Processor " "Elaborating entity \"MIPS_Processor\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1670446470166 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_Halt MIPS_Processor.vhd(55) " "Verilog HDL or VHDL warning at MIPS_Processor.vhd(55): object \"s_Halt\" assigned a value but never read" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/TopLevel/MIPS_Processor.vhd" 55 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1670446470168 "|MIPS_Processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_Ovfl MIPS_Processor.vhd(58) " "Verilog HDL or VHDL warning at MIPS_Processor.vhd(58): object \"s_Ovfl\" assigned a value but never read" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/TopLevel/MIPS_Processor.vhd" 58 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1670446470168 "|MIPS_Processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_EQUAL4 MIPS_Processor.vhd(142) " "Verilog HDL or VHDL warning at MIPS_Processor.vhd(142): object \"s_EQUAL4\" assigned a value but never read" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/TopLevel/MIPS_Processor.vhd" 142 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1670446470168 "|MIPS_Processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_BRANCH4 MIPS_Processor.vhd(149) " "Verilog HDL or VHDL warning at MIPS_Processor.vhd(149): object \"s_BRANCH4\" assigned a value but never read" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/TopLevel/MIPS_Processor.vhd" 149 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1670446470168 "|MIPS_Processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_JUMP4 MIPS_Processor.vhd(149) " "Verilog HDL or VHDL warning at MIPS_Processor.vhd(149): object \"s_JUMP4\" assigned a value but never read" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/TopLevel/MIPS_Processor.vhd" 149 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1670446470168 "|MIPS_Processor"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem mem:IMem " "Elaborating entity \"mem\" for hierarchy \"mem:IMem\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "IMem" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/TopLevel/MIPS_Processor.vhd" 160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670446470220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control control:ControlUnit " "Elaborating entity \"control\" for hierarchy \"control:ControlUnit\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "ControlUnit" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/TopLevel/MIPS_Processor.vhd" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670446470237 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:MathUnit " "Elaborating entity \"ALU\" for hierarchy \"ALU:MathUnit\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "MathUnit" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/TopLevel/MIPS_Processor.vhd" 205 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670446470252 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Barrel_Shifter ALU:MathUnit\|Barrel_Shifter:g_Barrel_Shifter " "Elaborating entity \"Barrel_Shifter\" for hierarchy \"ALU:MathUnit\|Barrel_Shifter:g_Barrel_Shifter\"" {  } { { "../../proj/src/ALU/ALU.vhd" "g_Barrel_Shifter" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/ALU.vhd" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670446470281 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_sra\[0\] Barrel_Shifter.vhd(128) " "Inferred latch for \"s_sra\[0\]\" at Barrel_Shifter.vhd(128)" {  } { { "../../proj/src/ALU/Barrel_Shifter.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670446470294 "|MIPS_Processor|ALU:MathUnit|Barrel_Shifter:g_Barrel_Shifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_sra\[1\] Barrel_Shifter.vhd(128) " "Inferred latch for \"s_sra\[1\]\" at Barrel_Shifter.vhd(128)" {  } { { "../../proj/src/ALU/Barrel_Shifter.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670446470295 "|MIPS_Processor|ALU:MathUnit|Barrel_Shifter:g_Barrel_Shifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_sra\[2\] Barrel_Shifter.vhd(128) " "Inferred latch for \"s_sra\[2\]\" at Barrel_Shifter.vhd(128)" {  } { { "../../proj/src/ALU/Barrel_Shifter.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670446470295 "|MIPS_Processor|ALU:MathUnit|Barrel_Shifter:g_Barrel_Shifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_sra\[3\] Barrel_Shifter.vhd(128) " "Inferred latch for \"s_sra\[3\]\" at Barrel_Shifter.vhd(128)" {  } { { "../../proj/src/ALU/Barrel_Shifter.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670446470295 "|MIPS_Processor|ALU:MathUnit|Barrel_Shifter:g_Barrel_Shifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_sra\[4\] Barrel_Shifter.vhd(128) " "Inferred latch for \"s_sra\[4\]\" at Barrel_Shifter.vhd(128)" {  } { { "../../proj/src/ALU/Barrel_Shifter.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670446470295 "|MIPS_Processor|ALU:MathUnit|Barrel_Shifter:g_Barrel_Shifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_sra\[5\] Barrel_Shifter.vhd(128) " "Inferred latch for \"s_sra\[5\]\" at Barrel_Shifter.vhd(128)" {  } { { "../../proj/src/ALU/Barrel_Shifter.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670446470295 "|MIPS_Processor|ALU:MathUnit|Barrel_Shifter:g_Barrel_Shifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_sra\[6\] Barrel_Shifter.vhd(128) " "Inferred latch for \"s_sra\[6\]\" at Barrel_Shifter.vhd(128)" {  } { { "../../proj/src/ALU/Barrel_Shifter.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670446470295 "|MIPS_Processor|ALU:MathUnit|Barrel_Shifter:g_Barrel_Shifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_sra\[7\] Barrel_Shifter.vhd(128) " "Inferred latch for \"s_sra\[7\]\" at Barrel_Shifter.vhd(128)" {  } { { "../../proj/src/ALU/Barrel_Shifter.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670446470295 "|MIPS_Processor|ALU:MathUnit|Barrel_Shifter:g_Barrel_Shifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_sra\[8\] Barrel_Shifter.vhd(128) " "Inferred latch for \"s_sra\[8\]\" at Barrel_Shifter.vhd(128)" {  } { { "../../proj/src/ALU/Barrel_Shifter.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670446470296 "|MIPS_Processor|ALU:MathUnit|Barrel_Shifter:g_Barrel_Shifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_sra\[9\] Barrel_Shifter.vhd(128) " "Inferred latch for \"s_sra\[9\]\" at Barrel_Shifter.vhd(128)" {  } { { "../../proj/src/ALU/Barrel_Shifter.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670446470296 "|MIPS_Processor|ALU:MathUnit|Barrel_Shifter:g_Barrel_Shifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_sra\[10\] Barrel_Shifter.vhd(128) " "Inferred latch for \"s_sra\[10\]\" at Barrel_Shifter.vhd(128)" {  } { { "../../proj/src/ALU/Barrel_Shifter.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670446470296 "|MIPS_Processor|ALU:MathUnit|Barrel_Shifter:g_Barrel_Shifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_sra\[11\] Barrel_Shifter.vhd(128) " "Inferred latch for \"s_sra\[11\]\" at Barrel_Shifter.vhd(128)" {  } { { "../../proj/src/ALU/Barrel_Shifter.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670446470296 "|MIPS_Processor|ALU:MathUnit|Barrel_Shifter:g_Barrel_Shifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_sra\[12\] Barrel_Shifter.vhd(128) " "Inferred latch for \"s_sra\[12\]\" at Barrel_Shifter.vhd(128)" {  } { { "../../proj/src/ALU/Barrel_Shifter.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670446470296 "|MIPS_Processor|ALU:MathUnit|Barrel_Shifter:g_Barrel_Shifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_sra\[13\] Barrel_Shifter.vhd(128) " "Inferred latch for \"s_sra\[13\]\" at Barrel_Shifter.vhd(128)" {  } { { "../../proj/src/ALU/Barrel_Shifter.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670446470296 "|MIPS_Processor|ALU:MathUnit|Barrel_Shifter:g_Barrel_Shifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_sra\[14\] Barrel_Shifter.vhd(128) " "Inferred latch for \"s_sra\[14\]\" at Barrel_Shifter.vhd(128)" {  } { { "../../proj/src/ALU/Barrel_Shifter.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670446470296 "|MIPS_Processor|ALU:MathUnit|Barrel_Shifter:g_Barrel_Shifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_sra\[15\] Barrel_Shifter.vhd(128) " "Inferred latch for \"s_sra\[15\]\" at Barrel_Shifter.vhd(128)" {  } { { "../../proj/src/ALU/Barrel_Shifter.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670446470297 "|MIPS_Processor|ALU:MathUnit|Barrel_Shifter:g_Barrel_Shifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_sra\[16\] Barrel_Shifter.vhd(128) " "Inferred latch for \"s_sra\[16\]\" at Barrel_Shifter.vhd(128)" {  } { { "../../proj/src/ALU/Barrel_Shifter.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670446470297 "|MIPS_Processor|ALU:MathUnit|Barrel_Shifter:g_Barrel_Shifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_sra\[17\] Barrel_Shifter.vhd(128) " "Inferred latch for \"s_sra\[17\]\" at Barrel_Shifter.vhd(128)" {  } { { "../../proj/src/ALU/Barrel_Shifter.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670446470297 "|MIPS_Processor|ALU:MathUnit|Barrel_Shifter:g_Barrel_Shifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_sra\[18\] Barrel_Shifter.vhd(128) " "Inferred latch for \"s_sra\[18\]\" at Barrel_Shifter.vhd(128)" {  } { { "../../proj/src/ALU/Barrel_Shifter.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670446470297 "|MIPS_Processor|ALU:MathUnit|Barrel_Shifter:g_Barrel_Shifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_sra\[19\] Barrel_Shifter.vhd(128) " "Inferred latch for \"s_sra\[19\]\" at Barrel_Shifter.vhd(128)" {  } { { "../../proj/src/ALU/Barrel_Shifter.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670446470297 "|MIPS_Processor|ALU:MathUnit|Barrel_Shifter:g_Barrel_Shifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_sra\[20\] Barrel_Shifter.vhd(128) " "Inferred latch for \"s_sra\[20\]\" at Barrel_Shifter.vhd(128)" {  } { { "../../proj/src/ALU/Barrel_Shifter.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670446470297 "|MIPS_Processor|ALU:MathUnit|Barrel_Shifter:g_Barrel_Shifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_sra\[21\] Barrel_Shifter.vhd(128) " "Inferred latch for \"s_sra\[21\]\" at Barrel_Shifter.vhd(128)" {  } { { "../../proj/src/ALU/Barrel_Shifter.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670446470297 "|MIPS_Processor|ALU:MathUnit|Barrel_Shifter:g_Barrel_Shifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_sra\[22\] Barrel_Shifter.vhd(128) " "Inferred latch for \"s_sra\[22\]\" at Barrel_Shifter.vhd(128)" {  } { { "../../proj/src/ALU/Barrel_Shifter.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670446470297 "|MIPS_Processor|ALU:MathUnit|Barrel_Shifter:g_Barrel_Shifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_sra\[23\] Barrel_Shifter.vhd(128) " "Inferred latch for \"s_sra\[23\]\" at Barrel_Shifter.vhd(128)" {  } { { "../../proj/src/ALU/Barrel_Shifter.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670446470298 "|MIPS_Processor|ALU:MathUnit|Barrel_Shifter:g_Barrel_Shifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_sra\[24\] Barrel_Shifter.vhd(128) " "Inferred latch for \"s_sra\[24\]\" at Barrel_Shifter.vhd(128)" {  } { { "../../proj/src/ALU/Barrel_Shifter.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670446470298 "|MIPS_Processor|ALU:MathUnit|Barrel_Shifter:g_Barrel_Shifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_sra\[25\] Barrel_Shifter.vhd(128) " "Inferred latch for \"s_sra\[25\]\" at Barrel_Shifter.vhd(128)" {  } { { "../../proj/src/ALU/Barrel_Shifter.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670446470298 "|MIPS_Processor|ALU:MathUnit|Barrel_Shifter:g_Barrel_Shifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_sra\[26\] Barrel_Shifter.vhd(128) " "Inferred latch for \"s_sra\[26\]\" at Barrel_Shifter.vhd(128)" {  } { { "../../proj/src/ALU/Barrel_Shifter.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670446470298 "|MIPS_Processor|ALU:MathUnit|Barrel_Shifter:g_Barrel_Shifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_sra\[27\] Barrel_Shifter.vhd(128) " "Inferred latch for \"s_sra\[27\]\" at Barrel_Shifter.vhd(128)" {  } { { "../../proj/src/ALU/Barrel_Shifter.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670446470298 "|MIPS_Processor|ALU:MathUnit|Barrel_Shifter:g_Barrel_Shifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_sra\[28\] Barrel_Shifter.vhd(128) " "Inferred latch for \"s_sra\[28\]\" at Barrel_Shifter.vhd(128)" {  } { { "../../proj/src/ALU/Barrel_Shifter.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670446470298 "|MIPS_Processor|ALU:MathUnit|Barrel_Shifter:g_Barrel_Shifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_sra\[29\] Barrel_Shifter.vhd(128) " "Inferred latch for \"s_sra\[29\]\" at Barrel_Shifter.vhd(128)" {  } { { "../../proj/src/ALU/Barrel_Shifter.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670446470298 "|MIPS_Processor|ALU:MathUnit|Barrel_Shifter:g_Barrel_Shifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_sra\[30\] Barrel_Shifter.vhd(128) " "Inferred latch for \"s_sra\[30\]\" at Barrel_Shifter.vhd(128)" {  } { { "../../proj/src/ALU/Barrel_Shifter.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670446470298 "|MIPS_Processor|ALU:MathUnit|Barrel_Shifter:g_Barrel_Shifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_sra\[31\] Barrel_Shifter.vhd(128) " "Inferred latch for \"s_sra\[31\]\" at Barrel_Shifter.vhd(128)" {  } { { "../../proj/src/ALU/Barrel_Shifter.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670446470299 "|MIPS_Processor|ALU:MathUnit|Barrel_Shifter:g_Barrel_Shifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_srl\[0\] Barrel_Shifter.vhd(95) " "Inferred latch for \"s_srl\[0\]\" at Barrel_Shifter.vhd(95)" {  } { { "../../proj/src/ALU/Barrel_Shifter.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670446470299 "|MIPS_Processor|ALU:MathUnit|Barrel_Shifter:g_Barrel_Shifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_srl\[1\] Barrel_Shifter.vhd(95) " "Inferred latch for \"s_srl\[1\]\" at Barrel_Shifter.vhd(95)" {  } { { "../../proj/src/ALU/Barrel_Shifter.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670446470299 "|MIPS_Processor|ALU:MathUnit|Barrel_Shifter:g_Barrel_Shifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_srl\[2\] Barrel_Shifter.vhd(95) " "Inferred latch for \"s_srl\[2\]\" at Barrel_Shifter.vhd(95)" {  } { { "../../proj/src/ALU/Barrel_Shifter.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670446470299 "|MIPS_Processor|ALU:MathUnit|Barrel_Shifter:g_Barrel_Shifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_srl\[3\] Barrel_Shifter.vhd(95) " "Inferred latch for \"s_srl\[3\]\" at Barrel_Shifter.vhd(95)" {  } { { "../../proj/src/ALU/Barrel_Shifter.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670446470299 "|MIPS_Processor|ALU:MathUnit|Barrel_Shifter:g_Barrel_Shifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_srl\[4\] Barrel_Shifter.vhd(95) " "Inferred latch for \"s_srl\[4\]\" at Barrel_Shifter.vhd(95)" {  } { { "../../proj/src/ALU/Barrel_Shifter.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670446470299 "|MIPS_Processor|ALU:MathUnit|Barrel_Shifter:g_Barrel_Shifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_srl\[5\] Barrel_Shifter.vhd(95) " "Inferred latch for \"s_srl\[5\]\" at Barrel_Shifter.vhd(95)" {  } { { "../../proj/src/ALU/Barrel_Shifter.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670446470299 "|MIPS_Processor|ALU:MathUnit|Barrel_Shifter:g_Barrel_Shifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_srl\[6\] Barrel_Shifter.vhd(95) " "Inferred latch for \"s_srl\[6\]\" at Barrel_Shifter.vhd(95)" {  } { { "../../proj/src/ALU/Barrel_Shifter.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670446470299 "|MIPS_Processor|ALU:MathUnit|Barrel_Shifter:g_Barrel_Shifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_srl\[7\] Barrel_Shifter.vhd(95) " "Inferred latch for \"s_srl\[7\]\" at Barrel_Shifter.vhd(95)" {  } { { "../../proj/src/ALU/Barrel_Shifter.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670446470300 "|MIPS_Processor|ALU:MathUnit|Barrel_Shifter:g_Barrel_Shifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_srl\[8\] Barrel_Shifter.vhd(95) " "Inferred latch for \"s_srl\[8\]\" at Barrel_Shifter.vhd(95)" {  } { { "../../proj/src/ALU/Barrel_Shifter.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670446470300 "|MIPS_Processor|ALU:MathUnit|Barrel_Shifter:g_Barrel_Shifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_srl\[9\] Barrel_Shifter.vhd(95) " "Inferred latch for \"s_srl\[9\]\" at Barrel_Shifter.vhd(95)" {  } { { "../../proj/src/ALU/Barrel_Shifter.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670446470300 "|MIPS_Processor|ALU:MathUnit|Barrel_Shifter:g_Barrel_Shifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_srl\[10\] Barrel_Shifter.vhd(95) " "Inferred latch for \"s_srl\[10\]\" at Barrel_Shifter.vhd(95)" {  } { { "../../proj/src/ALU/Barrel_Shifter.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670446470300 "|MIPS_Processor|ALU:MathUnit|Barrel_Shifter:g_Barrel_Shifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_srl\[11\] Barrel_Shifter.vhd(95) " "Inferred latch for \"s_srl\[11\]\" at Barrel_Shifter.vhd(95)" {  } { { "../../proj/src/ALU/Barrel_Shifter.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670446470300 "|MIPS_Processor|ALU:MathUnit|Barrel_Shifter:g_Barrel_Shifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_srl\[12\] Barrel_Shifter.vhd(95) " "Inferred latch for \"s_srl\[12\]\" at Barrel_Shifter.vhd(95)" {  } { { "../../proj/src/ALU/Barrel_Shifter.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670446470300 "|MIPS_Processor|ALU:MathUnit|Barrel_Shifter:g_Barrel_Shifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_srl\[13\] Barrel_Shifter.vhd(95) " "Inferred latch for \"s_srl\[13\]\" at Barrel_Shifter.vhd(95)" {  } { { "../../proj/src/ALU/Barrel_Shifter.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670446470300 "|MIPS_Processor|ALU:MathUnit|Barrel_Shifter:g_Barrel_Shifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_srl\[14\] Barrel_Shifter.vhd(95) " "Inferred latch for \"s_srl\[14\]\" at Barrel_Shifter.vhd(95)" {  } { { "../../proj/src/ALU/Barrel_Shifter.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670446470300 "|MIPS_Processor|ALU:MathUnit|Barrel_Shifter:g_Barrel_Shifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_srl\[15\] Barrel_Shifter.vhd(95) " "Inferred latch for \"s_srl\[15\]\" at Barrel_Shifter.vhd(95)" {  } { { "../../proj/src/ALU/Barrel_Shifter.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670446470301 "|MIPS_Processor|ALU:MathUnit|Barrel_Shifter:g_Barrel_Shifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_srl\[16\] Barrel_Shifter.vhd(95) " "Inferred latch for \"s_srl\[16\]\" at Barrel_Shifter.vhd(95)" {  } { { "../../proj/src/ALU/Barrel_Shifter.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670446470301 "|MIPS_Processor|ALU:MathUnit|Barrel_Shifter:g_Barrel_Shifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_srl\[17\] Barrel_Shifter.vhd(95) " "Inferred latch for \"s_srl\[17\]\" at Barrel_Shifter.vhd(95)" {  } { { "../../proj/src/ALU/Barrel_Shifter.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670446470301 "|MIPS_Processor|ALU:MathUnit|Barrel_Shifter:g_Barrel_Shifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_srl\[18\] Barrel_Shifter.vhd(95) " "Inferred latch for \"s_srl\[18\]\" at Barrel_Shifter.vhd(95)" {  } { { "../../proj/src/ALU/Barrel_Shifter.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670446470301 "|MIPS_Processor|ALU:MathUnit|Barrel_Shifter:g_Barrel_Shifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_srl\[19\] Barrel_Shifter.vhd(95) " "Inferred latch for \"s_srl\[19\]\" at Barrel_Shifter.vhd(95)" {  } { { "../../proj/src/ALU/Barrel_Shifter.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670446470301 "|MIPS_Processor|ALU:MathUnit|Barrel_Shifter:g_Barrel_Shifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_srl\[20\] Barrel_Shifter.vhd(95) " "Inferred latch for \"s_srl\[20\]\" at Barrel_Shifter.vhd(95)" {  } { { "../../proj/src/ALU/Barrel_Shifter.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670446470301 "|MIPS_Processor|ALU:MathUnit|Barrel_Shifter:g_Barrel_Shifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_srl\[21\] Barrel_Shifter.vhd(95) " "Inferred latch for \"s_srl\[21\]\" at Barrel_Shifter.vhd(95)" {  } { { "../../proj/src/ALU/Barrel_Shifter.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670446470301 "|MIPS_Processor|ALU:MathUnit|Barrel_Shifter:g_Barrel_Shifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_srl\[22\] Barrel_Shifter.vhd(95) " "Inferred latch for \"s_srl\[22\]\" at Barrel_Shifter.vhd(95)" {  } { { "../../proj/src/ALU/Barrel_Shifter.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670446470302 "|MIPS_Processor|ALU:MathUnit|Barrel_Shifter:g_Barrel_Shifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_srl\[23\] Barrel_Shifter.vhd(95) " "Inferred latch for \"s_srl\[23\]\" at Barrel_Shifter.vhd(95)" {  } { { "../../proj/src/ALU/Barrel_Shifter.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670446470302 "|MIPS_Processor|ALU:MathUnit|Barrel_Shifter:g_Barrel_Shifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_srl\[24\] Barrel_Shifter.vhd(95) " "Inferred latch for \"s_srl\[24\]\" at Barrel_Shifter.vhd(95)" {  } { { "../../proj/src/ALU/Barrel_Shifter.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670446470302 "|MIPS_Processor|ALU:MathUnit|Barrel_Shifter:g_Barrel_Shifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_srl\[25\] Barrel_Shifter.vhd(95) " "Inferred latch for \"s_srl\[25\]\" at Barrel_Shifter.vhd(95)" {  } { { "../../proj/src/ALU/Barrel_Shifter.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670446470302 "|MIPS_Processor|ALU:MathUnit|Barrel_Shifter:g_Barrel_Shifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_srl\[26\] Barrel_Shifter.vhd(95) " "Inferred latch for \"s_srl\[26\]\" at Barrel_Shifter.vhd(95)" {  } { { "../../proj/src/ALU/Barrel_Shifter.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670446470302 "|MIPS_Processor|ALU:MathUnit|Barrel_Shifter:g_Barrel_Shifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_srl\[27\] Barrel_Shifter.vhd(95) " "Inferred latch for \"s_srl\[27\]\" at Barrel_Shifter.vhd(95)" {  } { { "../../proj/src/ALU/Barrel_Shifter.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670446470302 "|MIPS_Processor|ALU:MathUnit|Barrel_Shifter:g_Barrel_Shifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_srl\[28\] Barrel_Shifter.vhd(95) " "Inferred latch for \"s_srl\[28\]\" at Barrel_Shifter.vhd(95)" {  } { { "../../proj/src/ALU/Barrel_Shifter.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670446470302 "|MIPS_Processor|ALU:MathUnit|Barrel_Shifter:g_Barrel_Shifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_srl\[29\] Barrel_Shifter.vhd(95) " "Inferred latch for \"s_srl\[29\]\" at Barrel_Shifter.vhd(95)" {  } { { "../../proj/src/ALU/Barrel_Shifter.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670446470302 "|MIPS_Processor|ALU:MathUnit|Barrel_Shifter:g_Barrel_Shifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_srl\[30\] Barrel_Shifter.vhd(95) " "Inferred latch for \"s_srl\[30\]\" at Barrel_Shifter.vhd(95)" {  } { { "../../proj/src/ALU/Barrel_Shifter.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670446470303 "|MIPS_Processor|ALU:MathUnit|Barrel_Shifter:g_Barrel_Shifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_srl\[31\] Barrel_Shifter.vhd(95) " "Inferred latch for \"s_srl\[31\]\" at Barrel_Shifter.vhd(95)" {  } { { "../../proj/src/ALU/Barrel_Shifter.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670446470303 "|MIPS_Processor|ALU:MathUnit|Barrel_Shifter:g_Barrel_Shifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_sll\[0\] Barrel_Shifter.vhd(62) " "Inferred latch for \"s_sll\[0\]\" at Barrel_Shifter.vhd(62)" {  } { { "../../proj/src/ALU/Barrel_Shifter.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670446470303 "|MIPS_Processor|ALU:MathUnit|Barrel_Shifter:g_Barrel_Shifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_sll\[1\] Barrel_Shifter.vhd(62) " "Inferred latch for \"s_sll\[1\]\" at Barrel_Shifter.vhd(62)" {  } { { "../../proj/src/ALU/Barrel_Shifter.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670446470303 "|MIPS_Processor|ALU:MathUnit|Barrel_Shifter:g_Barrel_Shifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_sll\[2\] Barrel_Shifter.vhd(62) " "Inferred latch for \"s_sll\[2\]\" at Barrel_Shifter.vhd(62)" {  } { { "../../proj/src/ALU/Barrel_Shifter.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670446470303 "|MIPS_Processor|ALU:MathUnit|Barrel_Shifter:g_Barrel_Shifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_sll\[3\] Barrel_Shifter.vhd(62) " "Inferred latch for \"s_sll\[3\]\" at Barrel_Shifter.vhd(62)" {  } { { "../../proj/src/ALU/Barrel_Shifter.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670446470303 "|MIPS_Processor|ALU:MathUnit|Barrel_Shifter:g_Barrel_Shifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_sll\[4\] Barrel_Shifter.vhd(62) " "Inferred latch for \"s_sll\[4\]\" at Barrel_Shifter.vhd(62)" {  } { { "../../proj/src/ALU/Barrel_Shifter.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670446470303 "|MIPS_Processor|ALU:MathUnit|Barrel_Shifter:g_Barrel_Shifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_sll\[5\] Barrel_Shifter.vhd(62) " "Inferred latch for \"s_sll\[5\]\" at Barrel_Shifter.vhd(62)" {  } { { "../../proj/src/ALU/Barrel_Shifter.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670446470304 "|MIPS_Processor|ALU:MathUnit|Barrel_Shifter:g_Barrel_Shifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_sll\[6\] Barrel_Shifter.vhd(62) " "Inferred latch for \"s_sll\[6\]\" at Barrel_Shifter.vhd(62)" {  } { { "../../proj/src/ALU/Barrel_Shifter.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670446470304 "|MIPS_Processor|ALU:MathUnit|Barrel_Shifter:g_Barrel_Shifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_sll\[7\] Barrel_Shifter.vhd(62) " "Inferred latch for \"s_sll\[7\]\" at Barrel_Shifter.vhd(62)" {  } { { "../../proj/src/ALU/Barrel_Shifter.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670446470304 "|MIPS_Processor|ALU:MathUnit|Barrel_Shifter:g_Barrel_Shifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_sll\[8\] Barrel_Shifter.vhd(62) " "Inferred latch for \"s_sll\[8\]\" at Barrel_Shifter.vhd(62)" {  } { { "../../proj/src/ALU/Barrel_Shifter.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670446470304 "|MIPS_Processor|ALU:MathUnit|Barrel_Shifter:g_Barrel_Shifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_sll\[9\] Barrel_Shifter.vhd(62) " "Inferred latch for \"s_sll\[9\]\" at Barrel_Shifter.vhd(62)" {  } { { "../../proj/src/ALU/Barrel_Shifter.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670446470304 "|MIPS_Processor|ALU:MathUnit|Barrel_Shifter:g_Barrel_Shifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_sll\[10\] Barrel_Shifter.vhd(62) " "Inferred latch for \"s_sll\[10\]\" at Barrel_Shifter.vhd(62)" {  } { { "../../proj/src/ALU/Barrel_Shifter.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670446470304 "|MIPS_Processor|ALU:MathUnit|Barrel_Shifter:g_Barrel_Shifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_sll\[11\] Barrel_Shifter.vhd(62) " "Inferred latch for \"s_sll\[11\]\" at Barrel_Shifter.vhd(62)" {  } { { "../../proj/src/ALU/Barrel_Shifter.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670446470304 "|MIPS_Processor|ALU:MathUnit|Barrel_Shifter:g_Barrel_Shifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_sll\[12\] Barrel_Shifter.vhd(62) " "Inferred latch for \"s_sll\[12\]\" at Barrel_Shifter.vhd(62)" {  } { { "../../proj/src/ALU/Barrel_Shifter.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670446470305 "|MIPS_Processor|ALU:MathUnit|Barrel_Shifter:g_Barrel_Shifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_sll\[13\] Barrel_Shifter.vhd(62) " "Inferred latch for \"s_sll\[13\]\" at Barrel_Shifter.vhd(62)" {  } { { "../../proj/src/ALU/Barrel_Shifter.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670446470305 "|MIPS_Processor|ALU:MathUnit|Barrel_Shifter:g_Barrel_Shifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_sll\[14\] Barrel_Shifter.vhd(62) " "Inferred latch for \"s_sll\[14\]\" at Barrel_Shifter.vhd(62)" {  } { { "../../proj/src/ALU/Barrel_Shifter.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670446470305 "|MIPS_Processor|ALU:MathUnit|Barrel_Shifter:g_Barrel_Shifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_sll\[15\] Barrel_Shifter.vhd(62) " "Inferred latch for \"s_sll\[15\]\" at Barrel_Shifter.vhd(62)" {  } { { "../../proj/src/ALU/Barrel_Shifter.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670446470305 "|MIPS_Processor|ALU:MathUnit|Barrel_Shifter:g_Barrel_Shifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_sll\[16\] Barrel_Shifter.vhd(62) " "Inferred latch for \"s_sll\[16\]\" at Barrel_Shifter.vhd(62)" {  } { { "../../proj/src/ALU/Barrel_Shifter.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670446470305 "|MIPS_Processor|ALU:MathUnit|Barrel_Shifter:g_Barrel_Shifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_sll\[17\] Barrel_Shifter.vhd(62) " "Inferred latch for \"s_sll\[17\]\" at Barrel_Shifter.vhd(62)" {  } { { "../../proj/src/ALU/Barrel_Shifter.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670446470305 "|MIPS_Processor|ALU:MathUnit|Barrel_Shifter:g_Barrel_Shifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_sll\[18\] Barrel_Shifter.vhd(62) " "Inferred latch for \"s_sll\[18\]\" at Barrel_Shifter.vhd(62)" {  } { { "../../proj/src/ALU/Barrel_Shifter.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670446470306 "|MIPS_Processor|ALU:MathUnit|Barrel_Shifter:g_Barrel_Shifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_sll\[19\] Barrel_Shifter.vhd(62) " "Inferred latch for \"s_sll\[19\]\" at Barrel_Shifter.vhd(62)" {  } { { "../../proj/src/ALU/Barrel_Shifter.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670446470306 "|MIPS_Processor|ALU:MathUnit|Barrel_Shifter:g_Barrel_Shifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_sll\[20\] Barrel_Shifter.vhd(62) " "Inferred latch for \"s_sll\[20\]\" at Barrel_Shifter.vhd(62)" {  } { { "../../proj/src/ALU/Barrel_Shifter.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670446470306 "|MIPS_Processor|ALU:MathUnit|Barrel_Shifter:g_Barrel_Shifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_sll\[21\] Barrel_Shifter.vhd(62) " "Inferred latch for \"s_sll\[21\]\" at Barrel_Shifter.vhd(62)" {  } { { "../../proj/src/ALU/Barrel_Shifter.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670446470306 "|MIPS_Processor|ALU:MathUnit|Barrel_Shifter:g_Barrel_Shifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_sll\[22\] Barrel_Shifter.vhd(62) " "Inferred latch for \"s_sll\[22\]\" at Barrel_Shifter.vhd(62)" {  } { { "../../proj/src/ALU/Barrel_Shifter.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670446470306 "|MIPS_Processor|ALU:MathUnit|Barrel_Shifter:g_Barrel_Shifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_sll\[23\] Barrel_Shifter.vhd(62) " "Inferred latch for \"s_sll\[23\]\" at Barrel_Shifter.vhd(62)" {  } { { "../../proj/src/ALU/Barrel_Shifter.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670446470306 "|MIPS_Processor|ALU:MathUnit|Barrel_Shifter:g_Barrel_Shifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_sll\[24\] Barrel_Shifter.vhd(62) " "Inferred latch for \"s_sll\[24\]\" at Barrel_Shifter.vhd(62)" {  } { { "../../proj/src/ALU/Barrel_Shifter.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670446470306 "|MIPS_Processor|ALU:MathUnit|Barrel_Shifter:g_Barrel_Shifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_sll\[25\] Barrel_Shifter.vhd(62) " "Inferred latch for \"s_sll\[25\]\" at Barrel_Shifter.vhd(62)" {  } { { "../../proj/src/ALU/Barrel_Shifter.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670446470306 "|MIPS_Processor|ALU:MathUnit|Barrel_Shifter:g_Barrel_Shifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_sll\[26\] Barrel_Shifter.vhd(62) " "Inferred latch for \"s_sll\[26\]\" at Barrel_Shifter.vhd(62)" {  } { { "../../proj/src/ALU/Barrel_Shifter.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670446470307 "|MIPS_Processor|ALU:MathUnit|Barrel_Shifter:g_Barrel_Shifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_sll\[27\] Barrel_Shifter.vhd(62) " "Inferred latch for \"s_sll\[27\]\" at Barrel_Shifter.vhd(62)" {  } { { "../../proj/src/ALU/Barrel_Shifter.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670446470307 "|MIPS_Processor|ALU:MathUnit|Barrel_Shifter:g_Barrel_Shifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_sll\[28\] Barrel_Shifter.vhd(62) " "Inferred latch for \"s_sll\[28\]\" at Barrel_Shifter.vhd(62)" {  } { { "../../proj/src/ALU/Barrel_Shifter.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670446470307 "|MIPS_Processor|ALU:MathUnit|Barrel_Shifter:g_Barrel_Shifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_sll\[29\] Barrel_Shifter.vhd(62) " "Inferred latch for \"s_sll\[29\]\" at Barrel_Shifter.vhd(62)" {  } { { "../../proj/src/ALU/Barrel_Shifter.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670446470307 "|MIPS_Processor|ALU:MathUnit|Barrel_Shifter:g_Barrel_Shifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_sll\[30\] Barrel_Shifter.vhd(62) " "Inferred latch for \"s_sll\[30\]\" at Barrel_Shifter.vhd(62)" {  } { { "../../proj/src/ALU/Barrel_Shifter.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670446470307 "|MIPS_Processor|ALU:MathUnit|Barrel_Shifter:g_Barrel_Shifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_sll\[31\] Barrel_Shifter.vhd(62) " "Inferred latch for \"s_sll\[31\]\" at Barrel_Shifter.vhd(62)" {  } { { "../../proj/src/ALU/Barrel_Shifter.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670446470307 "|MIPS_Processor|ALU:MathUnit|Barrel_Shifter:g_Barrel_Shifter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "andg2 ALU:MathUnit\|andg2:\\g_Andg_N:0:andi " "Elaborating entity \"andg2\" for hierarchy \"ALU:MathUnit\|andg2:\\g_Andg_N:0:andi\"" {  } { { "../../proj/src/ALU/ALU.vhd" "\\g_Andg_N:0:andi" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/ALU.vhd" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670446470347 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "org2 ALU:MathUnit\|org2:\\g_Org_N:0:orgi " "Elaborating entity \"org2\" for hierarchy \"ALU:MathUnit\|org2:\\g_Org_N:0:orgi\"" {  } { { "../../proj/src/ALU/ALU.vhd" "\\g_Org_N:0:orgi" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/ALU.vhd" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670446470364 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xorg2 ALU:MathUnit\|xorg2:\\g_Xorg_N:0:xorgi " "Elaborating entity \"xorg2\" for hierarchy \"ALU:MathUnit\|xorg2:\\g_Xorg_N:0:xorgi\"" {  } { { "../../proj/src/ALU/ALU.vhd" "\\g_Xorg_N:0:xorgi" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/ALU.vhd" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670446470379 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Norg ALU:MathUnit\|Norg:\\g_Nor2_N:0:Nor2i " "Elaborating entity \"Norg\" for hierarchy \"ALU:MathUnit\|Norg:\\g_Nor2_N:0:Nor2i\"" {  } { { "../../proj/src/ALU/ALU.vhd" "\\g_Nor2_N:0:Nor2i" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/ALU.vhd" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670446470395 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addsub ALU:MathUnit\|addsub:g_addsub " "Elaborating entity \"addsub\" for hierarchy \"ALU:MathUnit\|addsub:g_addsub\"" {  } { { "../../proj/src/ALU/ALU.vhd" "g_addsub" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/ALU.vhd" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670446470411 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FullAdder ALU:MathUnit\|addsub:g_addsub\|FullAdder:g_FullAdder " "Elaborating entity \"FullAdder\" for hierarchy \"ALU:MathUnit\|addsub:g_addsub\|FullAdder:g_FullAdder\"" {  } { { "../../proj/src/ALU/AddSub.vhd" "g_FullAdder" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/AddSub.vhd" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670446470424 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile regfile:Registers " "Elaborating entity \"regfile\" for hierarchy \"regfile:Registers\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "Registers" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/TopLevel/MIPS_Processor.vhd" 225 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670446470505 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_RDATA1\[0\] regfile.vhd(106) " "Inferred latch for \"o_RDATA1\[0\]\" at regfile.vhd(106)" {  } { { "../../proj/src/RegFile/regfile.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670446470536 "|MIPS_Processor|regfile:Registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_RDATA1\[1\] regfile.vhd(106) " "Inferred latch for \"o_RDATA1\[1\]\" at regfile.vhd(106)" {  } { { "../../proj/src/RegFile/regfile.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670446470536 "|MIPS_Processor|regfile:Registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_RDATA1\[2\] regfile.vhd(106) " "Inferred latch for \"o_RDATA1\[2\]\" at regfile.vhd(106)" {  } { { "../../proj/src/RegFile/regfile.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670446470536 "|MIPS_Processor|regfile:Registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_RDATA1\[3\] regfile.vhd(106) " "Inferred latch for \"o_RDATA1\[3\]\" at regfile.vhd(106)" {  } { { "../../proj/src/RegFile/regfile.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670446470537 "|MIPS_Processor|regfile:Registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_RDATA1\[4\] regfile.vhd(106) " "Inferred latch for \"o_RDATA1\[4\]\" at regfile.vhd(106)" {  } { { "../../proj/src/RegFile/regfile.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670446470537 "|MIPS_Processor|regfile:Registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_RDATA1\[5\] regfile.vhd(106) " "Inferred latch for \"o_RDATA1\[5\]\" at regfile.vhd(106)" {  } { { "../../proj/src/RegFile/regfile.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670446470537 "|MIPS_Processor|regfile:Registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_RDATA1\[6\] regfile.vhd(106) " "Inferred latch for \"o_RDATA1\[6\]\" at regfile.vhd(106)" {  } { { "../../proj/src/RegFile/regfile.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670446470537 "|MIPS_Processor|regfile:Registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_RDATA1\[7\] regfile.vhd(106) " "Inferred latch for \"o_RDATA1\[7\]\" at regfile.vhd(106)" {  } { { "../../proj/src/RegFile/regfile.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670446470537 "|MIPS_Processor|regfile:Registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_RDATA1\[8\] regfile.vhd(106) " "Inferred latch for \"o_RDATA1\[8\]\" at regfile.vhd(106)" {  } { { "../../proj/src/RegFile/regfile.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670446470537 "|MIPS_Processor|regfile:Registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_RDATA1\[9\] regfile.vhd(106) " "Inferred latch for \"o_RDATA1\[9\]\" at regfile.vhd(106)" {  } { { "../../proj/src/RegFile/regfile.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670446470537 "|MIPS_Processor|regfile:Registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_RDATA1\[10\] regfile.vhd(106) " "Inferred latch for \"o_RDATA1\[10\]\" at regfile.vhd(106)" {  } { { "../../proj/src/RegFile/regfile.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670446470537 "|MIPS_Processor|regfile:Registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_RDATA1\[11\] regfile.vhd(106) " "Inferred latch for \"o_RDATA1\[11\]\" at regfile.vhd(106)" {  } { { "../../proj/src/RegFile/regfile.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670446470538 "|MIPS_Processor|regfile:Registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_RDATA1\[12\] regfile.vhd(106) " "Inferred latch for \"o_RDATA1\[12\]\" at regfile.vhd(106)" {  } { { "../../proj/src/RegFile/regfile.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670446470538 "|MIPS_Processor|regfile:Registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_RDATA1\[13\] regfile.vhd(106) " "Inferred latch for \"o_RDATA1\[13\]\" at regfile.vhd(106)" {  } { { "../../proj/src/RegFile/regfile.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670446470538 "|MIPS_Processor|regfile:Registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_RDATA1\[14\] regfile.vhd(106) " "Inferred latch for \"o_RDATA1\[14\]\" at regfile.vhd(106)" {  } { { "../../proj/src/RegFile/regfile.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670446470538 "|MIPS_Processor|regfile:Registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_RDATA1\[15\] regfile.vhd(106) " "Inferred latch for \"o_RDATA1\[15\]\" at regfile.vhd(106)" {  } { { "../../proj/src/RegFile/regfile.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670446470538 "|MIPS_Processor|regfile:Registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_RDATA1\[16\] regfile.vhd(106) " "Inferred latch for \"o_RDATA1\[16\]\" at regfile.vhd(106)" {  } { { "../../proj/src/RegFile/regfile.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670446470538 "|MIPS_Processor|regfile:Registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_RDATA1\[17\] regfile.vhd(106) " "Inferred latch for \"o_RDATA1\[17\]\" at regfile.vhd(106)" {  } { { "../../proj/src/RegFile/regfile.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670446470538 "|MIPS_Processor|regfile:Registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_RDATA1\[18\] regfile.vhd(106) " "Inferred latch for \"o_RDATA1\[18\]\" at regfile.vhd(106)" {  } { { "../../proj/src/RegFile/regfile.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670446470538 "|MIPS_Processor|regfile:Registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_RDATA1\[19\] regfile.vhd(106) " "Inferred latch for \"o_RDATA1\[19\]\" at regfile.vhd(106)" {  } { { "../../proj/src/RegFile/regfile.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670446470539 "|MIPS_Processor|regfile:Registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_RDATA1\[20\] regfile.vhd(106) " "Inferred latch for \"o_RDATA1\[20\]\" at regfile.vhd(106)" {  } { { "../../proj/src/RegFile/regfile.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670446470539 "|MIPS_Processor|regfile:Registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_RDATA1\[21\] regfile.vhd(106) " "Inferred latch for \"o_RDATA1\[21\]\" at regfile.vhd(106)" {  } { { "../../proj/src/RegFile/regfile.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670446470539 "|MIPS_Processor|regfile:Registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_RDATA1\[22\] regfile.vhd(106) " "Inferred latch for \"o_RDATA1\[22\]\" at regfile.vhd(106)" {  } { { "../../proj/src/RegFile/regfile.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670446470539 "|MIPS_Processor|regfile:Registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_RDATA1\[23\] regfile.vhd(106) " "Inferred latch for \"o_RDATA1\[23\]\" at regfile.vhd(106)" {  } { { "../../proj/src/RegFile/regfile.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670446470539 "|MIPS_Processor|regfile:Registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_RDATA1\[24\] regfile.vhd(106) " "Inferred latch for \"o_RDATA1\[24\]\" at regfile.vhd(106)" {  } { { "../../proj/src/RegFile/regfile.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670446470539 "|MIPS_Processor|regfile:Registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_RDATA1\[25\] regfile.vhd(106) " "Inferred latch for \"o_RDATA1\[25\]\" at regfile.vhd(106)" {  } { { "../../proj/src/RegFile/regfile.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670446470539 "|MIPS_Processor|regfile:Registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_RDATA1\[26\] regfile.vhd(106) " "Inferred latch for \"o_RDATA1\[26\]\" at regfile.vhd(106)" {  } { { "../../proj/src/RegFile/regfile.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670446470540 "|MIPS_Processor|regfile:Registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_RDATA1\[27\] regfile.vhd(106) " "Inferred latch for \"o_RDATA1\[27\]\" at regfile.vhd(106)" {  } { { "../../proj/src/RegFile/regfile.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670446470540 "|MIPS_Processor|regfile:Registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_RDATA1\[28\] regfile.vhd(106) " "Inferred latch for \"o_RDATA1\[28\]\" at regfile.vhd(106)" {  } { { "../../proj/src/RegFile/regfile.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670446470540 "|MIPS_Processor|regfile:Registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_RDATA1\[29\] regfile.vhd(106) " "Inferred latch for \"o_RDATA1\[29\]\" at regfile.vhd(106)" {  } { { "../../proj/src/RegFile/regfile.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670446470540 "|MIPS_Processor|regfile:Registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_RDATA1\[30\] regfile.vhd(106) " "Inferred latch for \"o_RDATA1\[30\]\" at regfile.vhd(106)" {  } { { "../../proj/src/RegFile/regfile.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670446470540 "|MIPS_Processor|regfile:Registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_RDATA1\[31\] regfile.vhd(106) " "Inferred latch for \"o_RDATA1\[31\]\" at regfile.vhd(106)" {  } { { "../../proj/src/RegFile/regfile.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670446470540 "|MIPS_Processor|regfile:Registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_RDATA0\[0\] regfile.vhd(73) " "Inferred latch for \"o_RDATA0\[0\]\" at regfile.vhd(73)" {  } { { "../../proj/src/RegFile/regfile.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670446470540 "|MIPS_Processor|regfile:Registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_RDATA0\[1\] regfile.vhd(73) " "Inferred latch for \"o_RDATA0\[1\]\" at regfile.vhd(73)" {  } { { "../../proj/src/RegFile/regfile.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670446470540 "|MIPS_Processor|regfile:Registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_RDATA0\[2\] regfile.vhd(73) " "Inferred latch for \"o_RDATA0\[2\]\" at regfile.vhd(73)" {  } { { "../../proj/src/RegFile/regfile.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670446470541 "|MIPS_Processor|regfile:Registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_RDATA0\[3\] regfile.vhd(73) " "Inferred latch for \"o_RDATA0\[3\]\" at regfile.vhd(73)" {  } { { "../../proj/src/RegFile/regfile.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670446470541 "|MIPS_Processor|regfile:Registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_RDATA0\[4\] regfile.vhd(73) " "Inferred latch for \"o_RDATA0\[4\]\" at regfile.vhd(73)" {  } { { "../../proj/src/RegFile/regfile.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670446470541 "|MIPS_Processor|regfile:Registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_RDATA0\[5\] regfile.vhd(73) " "Inferred latch for \"o_RDATA0\[5\]\" at regfile.vhd(73)" {  } { { "../../proj/src/RegFile/regfile.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670446470541 "|MIPS_Processor|regfile:Registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_RDATA0\[6\] regfile.vhd(73) " "Inferred latch for \"o_RDATA0\[6\]\" at regfile.vhd(73)" {  } { { "../../proj/src/RegFile/regfile.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670446470541 "|MIPS_Processor|regfile:Registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_RDATA0\[7\] regfile.vhd(73) " "Inferred latch for \"o_RDATA0\[7\]\" at regfile.vhd(73)" {  } { { "../../proj/src/RegFile/regfile.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670446470541 "|MIPS_Processor|regfile:Registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_RDATA0\[8\] regfile.vhd(73) " "Inferred latch for \"o_RDATA0\[8\]\" at regfile.vhd(73)" {  } { { "../../proj/src/RegFile/regfile.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670446470541 "|MIPS_Processor|regfile:Registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_RDATA0\[9\] regfile.vhd(73) " "Inferred latch for \"o_RDATA0\[9\]\" at regfile.vhd(73)" {  } { { "../../proj/src/RegFile/regfile.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670446470541 "|MIPS_Processor|regfile:Registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_RDATA0\[10\] regfile.vhd(73) " "Inferred latch for \"o_RDATA0\[10\]\" at regfile.vhd(73)" {  } { { "../../proj/src/RegFile/regfile.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670446470542 "|MIPS_Processor|regfile:Registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_RDATA0\[11\] regfile.vhd(73) " "Inferred latch for \"o_RDATA0\[11\]\" at regfile.vhd(73)" {  } { { "../../proj/src/RegFile/regfile.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670446470542 "|MIPS_Processor|regfile:Registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_RDATA0\[12\] regfile.vhd(73) " "Inferred latch for \"o_RDATA0\[12\]\" at regfile.vhd(73)" {  } { { "../../proj/src/RegFile/regfile.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670446470542 "|MIPS_Processor|regfile:Registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_RDATA0\[13\] regfile.vhd(73) " "Inferred latch for \"o_RDATA0\[13\]\" at regfile.vhd(73)" {  } { { "../../proj/src/RegFile/regfile.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670446470542 "|MIPS_Processor|regfile:Registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_RDATA0\[14\] regfile.vhd(73) " "Inferred latch for \"o_RDATA0\[14\]\" at regfile.vhd(73)" {  } { { "../../proj/src/RegFile/regfile.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670446470542 "|MIPS_Processor|regfile:Registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_RDATA0\[15\] regfile.vhd(73) " "Inferred latch for \"o_RDATA0\[15\]\" at regfile.vhd(73)" {  } { { "../../proj/src/RegFile/regfile.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670446470542 "|MIPS_Processor|regfile:Registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_RDATA0\[16\] regfile.vhd(73) " "Inferred latch for \"o_RDATA0\[16\]\" at regfile.vhd(73)" {  } { { "../../proj/src/RegFile/regfile.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670446470542 "|MIPS_Processor|regfile:Registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_RDATA0\[17\] regfile.vhd(73) " "Inferred latch for \"o_RDATA0\[17\]\" at regfile.vhd(73)" {  } { { "../../proj/src/RegFile/regfile.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670446470542 "|MIPS_Processor|regfile:Registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_RDATA0\[18\] regfile.vhd(73) " "Inferred latch for \"o_RDATA0\[18\]\" at regfile.vhd(73)" {  } { { "../../proj/src/RegFile/regfile.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670446470543 "|MIPS_Processor|regfile:Registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_RDATA0\[19\] regfile.vhd(73) " "Inferred latch for \"o_RDATA0\[19\]\" at regfile.vhd(73)" {  } { { "../../proj/src/RegFile/regfile.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670446470543 "|MIPS_Processor|regfile:Registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_RDATA0\[20\] regfile.vhd(73) " "Inferred latch for \"o_RDATA0\[20\]\" at regfile.vhd(73)" {  } { { "../../proj/src/RegFile/regfile.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670446470543 "|MIPS_Processor|regfile:Registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_RDATA0\[21\] regfile.vhd(73) " "Inferred latch for \"o_RDATA0\[21\]\" at regfile.vhd(73)" {  } { { "../../proj/src/RegFile/regfile.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670446470543 "|MIPS_Processor|regfile:Registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_RDATA0\[22\] regfile.vhd(73) " "Inferred latch for \"o_RDATA0\[22\]\" at regfile.vhd(73)" {  } { { "../../proj/src/RegFile/regfile.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670446470543 "|MIPS_Processor|regfile:Registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_RDATA0\[23\] regfile.vhd(73) " "Inferred latch for \"o_RDATA0\[23\]\" at regfile.vhd(73)" {  } { { "../../proj/src/RegFile/regfile.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670446470543 "|MIPS_Processor|regfile:Registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_RDATA0\[24\] regfile.vhd(73) " "Inferred latch for \"o_RDATA0\[24\]\" at regfile.vhd(73)" {  } { { "../../proj/src/RegFile/regfile.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670446470543 "|MIPS_Processor|regfile:Registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_RDATA0\[25\] regfile.vhd(73) " "Inferred latch for \"o_RDATA0\[25\]\" at regfile.vhd(73)" {  } { { "../../proj/src/RegFile/regfile.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670446470543 "|MIPS_Processor|regfile:Registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_RDATA0\[26\] regfile.vhd(73) " "Inferred latch for \"o_RDATA0\[26\]\" at regfile.vhd(73)" {  } { { "../../proj/src/RegFile/regfile.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670446470543 "|MIPS_Processor|regfile:Registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_RDATA0\[27\] regfile.vhd(73) " "Inferred latch for \"o_RDATA0\[27\]\" at regfile.vhd(73)" {  } { { "../../proj/src/RegFile/regfile.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670446470544 "|MIPS_Processor|regfile:Registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_RDATA0\[28\] regfile.vhd(73) " "Inferred latch for \"o_RDATA0\[28\]\" at regfile.vhd(73)" {  } { { "../../proj/src/RegFile/regfile.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670446470544 "|MIPS_Processor|regfile:Registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_RDATA0\[29\] regfile.vhd(73) " "Inferred latch for \"o_RDATA0\[29\]\" at regfile.vhd(73)" {  } { { "../../proj/src/RegFile/regfile.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670446470544 "|MIPS_Processor|regfile:Registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_RDATA0\[30\] regfile.vhd(73) " "Inferred latch for \"o_RDATA0\[30\]\" at regfile.vhd(73)" {  } { { "../../proj/src/RegFile/regfile.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670446470544 "|MIPS_Processor|regfile:Registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_RDATA0\[31\] regfile.vhd(73) " "Inferred latch for \"o_RDATA0\[31\]\" at regfile.vhd(73)" {  } { { "../../proj/src/RegFile/regfile.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670446470544 "|MIPS_Processor|regfile:Registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_WRITELINES\[1\] regfile.vhd(39) " "Inferred latch for \"s_WRITELINES\[1\]\" at regfile.vhd(39)" {  } { { "../../proj/src/RegFile/regfile.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670446470544 "|MIPS_Processor|regfile:Registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_WRITELINES\[2\] regfile.vhd(39) " "Inferred latch for \"s_WRITELINES\[2\]\" at regfile.vhd(39)" {  } { { "../../proj/src/RegFile/regfile.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670446470544 "|MIPS_Processor|regfile:Registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_WRITELINES\[3\] regfile.vhd(39) " "Inferred latch for \"s_WRITELINES\[3\]\" at regfile.vhd(39)" {  } { { "../../proj/src/RegFile/regfile.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670446470544 "|MIPS_Processor|regfile:Registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_WRITELINES\[4\] regfile.vhd(39) " "Inferred latch for \"s_WRITELINES\[4\]\" at regfile.vhd(39)" {  } { { "../../proj/src/RegFile/regfile.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670446470545 "|MIPS_Processor|regfile:Registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_WRITELINES\[5\] regfile.vhd(39) " "Inferred latch for \"s_WRITELINES\[5\]\" at regfile.vhd(39)" {  } { { "../../proj/src/RegFile/regfile.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670446470545 "|MIPS_Processor|regfile:Registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_WRITELINES\[6\] regfile.vhd(39) " "Inferred latch for \"s_WRITELINES\[6\]\" at regfile.vhd(39)" {  } { { "../../proj/src/RegFile/regfile.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670446470545 "|MIPS_Processor|regfile:Registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_WRITELINES\[7\] regfile.vhd(39) " "Inferred latch for \"s_WRITELINES\[7\]\" at regfile.vhd(39)" {  } { { "../../proj/src/RegFile/regfile.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670446470545 "|MIPS_Processor|regfile:Registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_WRITELINES\[8\] regfile.vhd(39) " "Inferred latch for \"s_WRITELINES\[8\]\" at regfile.vhd(39)" {  } { { "../../proj/src/RegFile/regfile.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670446470545 "|MIPS_Processor|regfile:Registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_WRITELINES\[9\] regfile.vhd(39) " "Inferred latch for \"s_WRITELINES\[9\]\" at regfile.vhd(39)" {  } { { "../../proj/src/RegFile/regfile.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670446470545 "|MIPS_Processor|regfile:Registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_WRITELINES\[10\] regfile.vhd(39) " "Inferred latch for \"s_WRITELINES\[10\]\" at regfile.vhd(39)" {  } { { "../../proj/src/RegFile/regfile.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670446470545 "|MIPS_Processor|regfile:Registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_WRITELINES\[11\] regfile.vhd(39) " "Inferred latch for \"s_WRITELINES\[11\]\" at regfile.vhd(39)" {  } { { "../../proj/src/RegFile/regfile.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670446470545 "|MIPS_Processor|regfile:Registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_WRITELINES\[12\] regfile.vhd(39) " "Inferred latch for \"s_WRITELINES\[12\]\" at regfile.vhd(39)" {  } { { "../../proj/src/RegFile/regfile.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670446470545 "|MIPS_Processor|regfile:Registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_WRITELINES\[13\] regfile.vhd(39) " "Inferred latch for \"s_WRITELINES\[13\]\" at regfile.vhd(39)" {  } { { "../../proj/src/RegFile/regfile.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670446470546 "|MIPS_Processor|regfile:Registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_WRITELINES\[14\] regfile.vhd(39) " "Inferred latch for \"s_WRITELINES\[14\]\" at regfile.vhd(39)" {  } { { "../../proj/src/RegFile/regfile.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670446470546 "|MIPS_Processor|regfile:Registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_WRITELINES\[15\] regfile.vhd(39) " "Inferred latch for \"s_WRITELINES\[15\]\" at regfile.vhd(39)" {  } { { "../../proj/src/RegFile/regfile.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670446470546 "|MIPS_Processor|regfile:Registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_WRITELINES\[16\] regfile.vhd(39) " "Inferred latch for \"s_WRITELINES\[16\]\" at regfile.vhd(39)" {  } { { "../../proj/src/RegFile/regfile.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670446470546 "|MIPS_Processor|regfile:Registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_WRITELINES\[17\] regfile.vhd(39) " "Inferred latch for \"s_WRITELINES\[17\]\" at regfile.vhd(39)" {  } { { "../../proj/src/RegFile/regfile.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670446470546 "|MIPS_Processor|regfile:Registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_WRITELINES\[18\] regfile.vhd(39) " "Inferred latch for \"s_WRITELINES\[18\]\" at regfile.vhd(39)" {  } { { "../../proj/src/RegFile/regfile.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670446470546 "|MIPS_Processor|regfile:Registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_WRITELINES\[19\] regfile.vhd(39) " "Inferred latch for \"s_WRITELINES\[19\]\" at regfile.vhd(39)" {  } { { "../../proj/src/RegFile/regfile.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670446470546 "|MIPS_Processor|regfile:Registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_WRITELINES\[20\] regfile.vhd(39) " "Inferred latch for \"s_WRITELINES\[20\]\" at regfile.vhd(39)" {  } { { "../../proj/src/RegFile/regfile.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670446470546 "|MIPS_Processor|regfile:Registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_WRITELINES\[21\] regfile.vhd(39) " "Inferred latch for \"s_WRITELINES\[21\]\" at regfile.vhd(39)" {  } { { "../../proj/src/RegFile/regfile.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670446470547 "|MIPS_Processor|regfile:Registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_WRITELINES\[22\] regfile.vhd(39) " "Inferred latch for \"s_WRITELINES\[22\]\" at regfile.vhd(39)" {  } { { "../../proj/src/RegFile/regfile.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670446470547 "|MIPS_Processor|regfile:Registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_WRITELINES\[23\] regfile.vhd(39) " "Inferred latch for \"s_WRITELINES\[23\]\" at regfile.vhd(39)" {  } { { "../../proj/src/RegFile/regfile.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670446470547 "|MIPS_Processor|regfile:Registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_WRITELINES\[24\] regfile.vhd(39) " "Inferred latch for \"s_WRITELINES\[24\]\" at regfile.vhd(39)" {  } { { "../../proj/src/RegFile/regfile.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670446470547 "|MIPS_Processor|regfile:Registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_WRITELINES\[25\] regfile.vhd(39) " "Inferred latch for \"s_WRITELINES\[25\]\" at regfile.vhd(39)" {  } { { "../../proj/src/RegFile/regfile.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670446470547 "|MIPS_Processor|regfile:Registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_WRITELINES\[26\] regfile.vhd(39) " "Inferred latch for \"s_WRITELINES\[26\]\" at regfile.vhd(39)" {  } { { "../../proj/src/RegFile/regfile.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670446470547 "|MIPS_Processor|regfile:Registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_WRITELINES\[27\] regfile.vhd(39) " "Inferred latch for \"s_WRITELINES\[27\]\" at regfile.vhd(39)" {  } { { "../../proj/src/RegFile/regfile.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670446470547 "|MIPS_Processor|regfile:Registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_WRITELINES\[28\] regfile.vhd(39) " "Inferred latch for \"s_WRITELINES\[28\]\" at regfile.vhd(39)" {  } { { "../../proj/src/RegFile/regfile.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670446470547 "|MIPS_Processor|regfile:Registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_WRITELINES\[29\] regfile.vhd(39) " "Inferred latch for \"s_WRITELINES\[29\]\" at regfile.vhd(39)" {  } { { "../../proj/src/RegFile/regfile.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670446470547 "|MIPS_Processor|regfile:Registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_WRITELINES\[30\] regfile.vhd(39) " "Inferred latch for \"s_WRITELINES\[30\]\" at regfile.vhd(39)" {  } { { "../../proj/src/RegFile/regfile.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670446470548 "|MIPS_Processor|regfile:Registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_WRITELINES\[31\] regfile.vhd(39) " "Inferred latch for \"s_WRITELINES\[31\]\" at regfile.vhd(39)" {  } { { "../../proj/src/RegFile/regfile.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670446470548 "|MIPS_Processor|regfile:Registers"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "n_dff regfile:Registers\|n_dff:\\REGS:0:REGI " "Elaborating entity \"n_dff\" for hierarchy \"regfile:Registers\|n_dff:\\REGS:0:REGI\"" {  } { { "../../proj/src/RegFile/regfile.vhd" "\\REGS:0:REGI" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670446470597 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffg regfile:Registers\|n_dff:\\REGS:0:REGI\|dffg:\\G_NDFF:0:DFFI " "Elaborating entity \"dffg\" for hierarchy \"regfile:Registers\|n_dff:\\REGS:0:REGI\|dffg:\\G_NDFF:0:DFFI\"" {  } { { "../../proj/src/Basic/n_dff.vhd" "\\G_NDFF:0:DFFI" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/Basic/n_dff.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670446470611 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffgSpecial dffgSpecial:PC " "Elaborating entity \"dffgSpecial\" for hierarchy \"dffgSpecial:PC\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "PC" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/TopLevel/MIPS_Processor.vhd" 357 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670446470977 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "n_dff n_dff:C2 " "Elaborating entity \"n_dff\" for hierarchy \"n_dff:C2\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "C2" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/TopLevel/MIPS_Processor.vhd" 365 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670446470993 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "n_dff n_dff:SHAMT2 " "Elaborating entity \"n_dff\" for hierarchy \"n_dff:SHAMT2\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "SHAMT2" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/TopLevel/MIPS_Processor.vhd" 461 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670446471089 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:MathUnit\|Barrel_Shifter:g_Barrel_Shifter\|s_sll\[0\] " "LATCH primitive \"ALU:MathUnit\|Barrel_Shifter:g_Barrel_Shifter\|s_sll\[0\]\" is permanently enabled" {  } { { "../../proj/src/ALU/Barrel_Shifter.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd" 62 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1670446472278 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:MathUnit\|Barrel_Shifter:g_Barrel_Shifter\|s_srl\[0\] " "LATCH primitive \"ALU:MathUnit\|Barrel_Shifter:g_Barrel_Shifter\|s_srl\[0\]\" is permanently enabled" {  } { { "../../proj/src/ALU/Barrel_Shifter.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd" 95 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1670446472278 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:MathUnit\|Barrel_Shifter:g_Barrel_Shifter\|s_sra\[0\] " "LATCH primitive \"ALU:MathUnit\|Barrel_Shifter:g_Barrel_Shifter\|s_sra\[0\]\" is permanently enabled" {  } { { "../../proj/src/ALU/Barrel_Shifter.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd" 128 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1670446472278 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:MathUnit\|Barrel_Shifter:g_Barrel_Shifter\|s_sll\[1\] " "LATCH primitive \"ALU:MathUnit\|Barrel_Shifter:g_Barrel_Shifter\|s_sll\[1\]\" is permanently enabled" {  } { { "../../proj/src/ALU/Barrel_Shifter.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd" 62 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1670446472278 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:MathUnit\|Barrel_Shifter:g_Barrel_Shifter\|s_srl\[1\] " "LATCH primitive \"ALU:MathUnit\|Barrel_Shifter:g_Barrel_Shifter\|s_srl\[1\]\" is permanently enabled" {  } { { "../../proj/src/ALU/Barrel_Shifter.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd" 95 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1670446472278 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:MathUnit\|Barrel_Shifter:g_Barrel_Shifter\|s_sra\[1\] " "LATCH primitive \"ALU:MathUnit\|Barrel_Shifter:g_Barrel_Shifter\|s_sra\[1\]\" is permanently enabled" {  } { { "../../proj/src/ALU/Barrel_Shifter.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd" 128 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1670446472278 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:MathUnit\|Barrel_Shifter:g_Barrel_Shifter\|s_sll\[2\] " "LATCH primitive \"ALU:MathUnit\|Barrel_Shifter:g_Barrel_Shifter\|s_sll\[2\]\" is permanently enabled" {  } { { "../../proj/src/ALU/Barrel_Shifter.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd" 62 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1670446472278 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:MathUnit\|Barrel_Shifter:g_Barrel_Shifter\|s_srl\[2\] " "LATCH primitive \"ALU:MathUnit\|Barrel_Shifter:g_Barrel_Shifter\|s_srl\[2\]\" is permanently enabled" {  } { { "../../proj/src/ALU/Barrel_Shifter.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd" 95 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1670446472278 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:MathUnit\|Barrel_Shifter:g_Barrel_Shifter\|s_sra\[2\] " "LATCH primitive \"ALU:MathUnit\|Barrel_Shifter:g_Barrel_Shifter\|s_sra\[2\]\" is permanently enabled" {  } { { "../../proj/src/ALU/Barrel_Shifter.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd" 128 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1670446472278 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:MathUnit\|Barrel_Shifter:g_Barrel_Shifter\|s_sll\[3\] " "LATCH primitive \"ALU:MathUnit\|Barrel_Shifter:g_Barrel_Shifter\|s_sll\[3\]\" is permanently enabled" {  } { { "../../proj/src/ALU/Barrel_Shifter.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd" 62 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1670446472279 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:MathUnit\|Barrel_Shifter:g_Barrel_Shifter\|s_srl\[3\] " "LATCH primitive \"ALU:MathUnit\|Barrel_Shifter:g_Barrel_Shifter\|s_srl\[3\]\" is permanently enabled" {  } { { "../../proj/src/ALU/Barrel_Shifter.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd" 95 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1670446472279 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:MathUnit\|Barrel_Shifter:g_Barrel_Shifter\|s_sra\[3\] " "LATCH primitive \"ALU:MathUnit\|Barrel_Shifter:g_Barrel_Shifter\|s_sra\[3\]\" is permanently enabled" {  } { { "../../proj/src/ALU/Barrel_Shifter.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd" 128 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1670446472279 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:MathUnit\|Barrel_Shifter:g_Barrel_Shifter\|s_sll\[4\] " "LATCH primitive \"ALU:MathUnit\|Barrel_Shifter:g_Barrel_Shifter\|s_sll\[4\]\" is permanently enabled" {  } { { "../../proj/src/ALU/Barrel_Shifter.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd" 62 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1670446472279 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:MathUnit\|Barrel_Shifter:g_Barrel_Shifter\|s_srl\[4\] " "LATCH primitive \"ALU:MathUnit\|Barrel_Shifter:g_Barrel_Shifter\|s_srl\[4\]\" is permanently enabled" {  } { { "../../proj/src/ALU/Barrel_Shifter.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd" 95 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1670446472279 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:MathUnit\|Barrel_Shifter:g_Barrel_Shifter\|s_sra\[4\] " "LATCH primitive \"ALU:MathUnit\|Barrel_Shifter:g_Barrel_Shifter\|s_sra\[4\]\" is permanently enabled" {  } { { "../../proj/src/ALU/Barrel_Shifter.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd" 128 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1670446472279 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:MathUnit\|Barrel_Shifter:g_Barrel_Shifter\|s_sll\[5\] " "LATCH primitive \"ALU:MathUnit\|Barrel_Shifter:g_Barrel_Shifter\|s_sll\[5\]\" is permanently enabled" {  } { { "../../proj/src/ALU/Barrel_Shifter.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd" 62 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1670446472279 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:MathUnit\|Barrel_Shifter:g_Barrel_Shifter\|s_srl\[5\] " "LATCH primitive \"ALU:MathUnit\|Barrel_Shifter:g_Barrel_Shifter\|s_srl\[5\]\" is permanently enabled" {  } { { "../../proj/src/ALU/Barrel_Shifter.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd" 95 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1670446472279 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:MathUnit\|Barrel_Shifter:g_Barrel_Shifter\|s_sra\[5\] " "LATCH primitive \"ALU:MathUnit\|Barrel_Shifter:g_Barrel_Shifter\|s_sra\[5\]\" is permanently enabled" {  } { { "../../proj/src/ALU/Barrel_Shifter.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd" 128 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1670446472279 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:MathUnit\|Barrel_Shifter:g_Barrel_Shifter\|s_sll\[6\] " "LATCH primitive \"ALU:MathUnit\|Barrel_Shifter:g_Barrel_Shifter\|s_sll\[6\]\" is permanently enabled" {  } { { "../../proj/src/ALU/Barrel_Shifter.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd" 62 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1670446472279 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:MathUnit\|Barrel_Shifter:g_Barrel_Shifter\|s_srl\[6\] " "LATCH primitive \"ALU:MathUnit\|Barrel_Shifter:g_Barrel_Shifter\|s_srl\[6\]\" is permanently enabled" {  } { { "../../proj/src/ALU/Barrel_Shifter.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd" 95 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1670446472279 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:MathUnit\|Barrel_Shifter:g_Barrel_Shifter\|s_sra\[6\] " "LATCH primitive \"ALU:MathUnit\|Barrel_Shifter:g_Barrel_Shifter\|s_sra\[6\]\" is permanently enabled" {  } { { "../../proj/src/ALU/Barrel_Shifter.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd" 128 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1670446472279 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:MathUnit\|Barrel_Shifter:g_Barrel_Shifter\|s_sll\[7\] " "LATCH primitive \"ALU:MathUnit\|Barrel_Shifter:g_Barrel_Shifter\|s_sll\[7\]\" is permanently enabled" {  } { { "../../proj/src/ALU/Barrel_Shifter.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd" 62 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1670446472279 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:MathUnit\|Barrel_Shifter:g_Barrel_Shifter\|s_srl\[7\] " "LATCH primitive \"ALU:MathUnit\|Barrel_Shifter:g_Barrel_Shifter\|s_srl\[7\]\" is permanently enabled" {  } { { "../../proj/src/ALU/Barrel_Shifter.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd" 95 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1670446472279 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:MathUnit\|Barrel_Shifter:g_Barrel_Shifter\|s_sra\[7\] " "LATCH primitive \"ALU:MathUnit\|Barrel_Shifter:g_Barrel_Shifter\|s_sra\[7\]\" is permanently enabled" {  } { { "../../proj/src/ALU/Barrel_Shifter.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd" 128 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1670446472279 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:MathUnit\|Barrel_Shifter:g_Barrel_Shifter\|s_sll\[8\] " "LATCH primitive \"ALU:MathUnit\|Barrel_Shifter:g_Barrel_Shifter\|s_sll\[8\]\" is permanently enabled" {  } { { "../../proj/src/ALU/Barrel_Shifter.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd" 62 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1670446472279 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:MathUnit\|Barrel_Shifter:g_Barrel_Shifter\|s_srl\[8\] " "LATCH primitive \"ALU:MathUnit\|Barrel_Shifter:g_Barrel_Shifter\|s_srl\[8\]\" is permanently enabled" {  } { { "../../proj/src/ALU/Barrel_Shifter.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd" 95 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1670446472279 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:MathUnit\|Barrel_Shifter:g_Barrel_Shifter\|s_sra\[8\] " "LATCH primitive \"ALU:MathUnit\|Barrel_Shifter:g_Barrel_Shifter\|s_sra\[8\]\" is permanently enabled" {  } { { "../../proj/src/ALU/Barrel_Shifter.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd" 128 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1670446472279 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:MathUnit\|Barrel_Shifter:g_Barrel_Shifter\|s_sll\[9\] " "LATCH primitive \"ALU:MathUnit\|Barrel_Shifter:g_Barrel_Shifter\|s_sll\[9\]\" is permanently enabled" {  } { { "../../proj/src/ALU/Barrel_Shifter.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd" 62 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1670446472279 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:MathUnit\|Barrel_Shifter:g_Barrel_Shifter\|s_srl\[9\] " "LATCH primitive \"ALU:MathUnit\|Barrel_Shifter:g_Barrel_Shifter\|s_srl\[9\]\" is permanently enabled" {  } { { "../../proj/src/ALU/Barrel_Shifter.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd" 95 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1670446472279 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:MathUnit\|Barrel_Shifter:g_Barrel_Shifter\|s_sra\[9\] " "LATCH primitive \"ALU:MathUnit\|Barrel_Shifter:g_Barrel_Shifter\|s_sra\[9\]\" is permanently enabled" {  } { { "../../proj/src/ALU/Barrel_Shifter.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd" 128 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1670446472279 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:MathUnit\|Barrel_Shifter:g_Barrel_Shifter\|s_sll\[10\] " "LATCH primitive \"ALU:MathUnit\|Barrel_Shifter:g_Barrel_Shifter\|s_sll\[10\]\" is permanently enabled" {  } { { "../../proj/src/ALU/Barrel_Shifter.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd" 62 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1670446472279 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:MathUnit\|Barrel_Shifter:g_Barrel_Shifter\|s_srl\[10\] " "LATCH primitive \"ALU:MathUnit\|Barrel_Shifter:g_Barrel_Shifter\|s_srl\[10\]\" is permanently enabled" {  } { { "../../proj/src/ALU/Barrel_Shifter.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd" 95 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1670446472279 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:MathUnit\|Barrel_Shifter:g_Barrel_Shifter\|s_sra\[10\] " "LATCH primitive \"ALU:MathUnit\|Barrel_Shifter:g_Barrel_Shifter\|s_sra\[10\]\" is permanently enabled" {  } { { "../../proj/src/ALU/Barrel_Shifter.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd" 128 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1670446472279 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:MathUnit\|Barrel_Shifter:g_Barrel_Shifter\|s_sll\[11\] " "LATCH primitive \"ALU:MathUnit\|Barrel_Shifter:g_Barrel_Shifter\|s_sll\[11\]\" is permanently enabled" {  } { { "../../proj/src/ALU/Barrel_Shifter.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd" 62 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1670446472279 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:MathUnit\|Barrel_Shifter:g_Barrel_Shifter\|s_srl\[11\] " "LATCH primitive \"ALU:MathUnit\|Barrel_Shifter:g_Barrel_Shifter\|s_srl\[11\]\" is permanently enabled" {  } { { "../../proj/src/ALU/Barrel_Shifter.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd" 95 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1670446472279 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:MathUnit\|Barrel_Shifter:g_Barrel_Shifter\|s_sra\[11\] " "LATCH primitive \"ALU:MathUnit\|Barrel_Shifter:g_Barrel_Shifter\|s_sra\[11\]\" is permanently enabled" {  } { { "../../proj/src/ALU/Barrel_Shifter.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd" 128 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1670446472279 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:MathUnit\|Barrel_Shifter:g_Barrel_Shifter\|s_sll\[12\] " "LATCH primitive \"ALU:MathUnit\|Barrel_Shifter:g_Barrel_Shifter\|s_sll\[12\]\" is permanently enabled" {  } { { "../../proj/src/ALU/Barrel_Shifter.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd" 62 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1670446472279 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:MathUnit\|Barrel_Shifter:g_Barrel_Shifter\|s_srl\[12\] " "LATCH primitive \"ALU:MathUnit\|Barrel_Shifter:g_Barrel_Shifter\|s_srl\[12\]\" is permanently enabled" {  } { { "../../proj/src/ALU/Barrel_Shifter.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd" 95 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1670446472279 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:MathUnit\|Barrel_Shifter:g_Barrel_Shifter\|s_sra\[12\] " "LATCH primitive \"ALU:MathUnit\|Barrel_Shifter:g_Barrel_Shifter\|s_sra\[12\]\" is permanently enabled" {  } { { "../../proj/src/ALU/Barrel_Shifter.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd" 128 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1670446472279 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:MathUnit\|Barrel_Shifter:g_Barrel_Shifter\|s_sll\[13\] " "LATCH primitive \"ALU:MathUnit\|Barrel_Shifter:g_Barrel_Shifter\|s_sll\[13\]\" is permanently enabled" {  } { { "../../proj/src/ALU/Barrel_Shifter.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd" 62 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1670446472279 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:MathUnit\|Barrel_Shifter:g_Barrel_Shifter\|s_srl\[13\] " "LATCH primitive \"ALU:MathUnit\|Barrel_Shifter:g_Barrel_Shifter\|s_srl\[13\]\" is permanently enabled" {  } { { "../../proj/src/ALU/Barrel_Shifter.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd" 95 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1670446472279 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:MathUnit\|Barrel_Shifter:g_Barrel_Shifter\|s_sra\[13\] " "LATCH primitive \"ALU:MathUnit\|Barrel_Shifter:g_Barrel_Shifter\|s_sra\[13\]\" is permanently enabled" {  } { { "../../proj/src/ALU/Barrel_Shifter.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd" 128 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1670446472279 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:MathUnit\|Barrel_Shifter:g_Barrel_Shifter\|s_sll\[14\] " "LATCH primitive \"ALU:MathUnit\|Barrel_Shifter:g_Barrel_Shifter\|s_sll\[14\]\" is permanently enabled" {  } { { "../../proj/src/ALU/Barrel_Shifter.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd" 62 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1670446472279 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:MathUnit\|Barrel_Shifter:g_Barrel_Shifter\|s_srl\[14\] " "LATCH primitive \"ALU:MathUnit\|Barrel_Shifter:g_Barrel_Shifter\|s_srl\[14\]\" is permanently enabled" {  } { { "../../proj/src/ALU/Barrel_Shifter.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd" 95 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1670446472279 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:MathUnit\|Barrel_Shifter:g_Barrel_Shifter\|s_sra\[14\] " "LATCH primitive \"ALU:MathUnit\|Barrel_Shifter:g_Barrel_Shifter\|s_sra\[14\]\" is permanently enabled" {  } { { "../../proj/src/ALU/Barrel_Shifter.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd" 128 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1670446472279 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:MathUnit\|Barrel_Shifter:g_Barrel_Shifter\|s_sll\[15\] " "LATCH primitive \"ALU:MathUnit\|Barrel_Shifter:g_Barrel_Shifter\|s_sll\[15\]\" is permanently enabled" {  } { { "../../proj/src/ALU/Barrel_Shifter.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd" 62 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1670446472279 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:MathUnit\|Barrel_Shifter:g_Barrel_Shifter\|s_srl\[15\] " "LATCH primitive \"ALU:MathUnit\|Barrel_Shifter:g_Barrel_Shifter\|s_srl\[15\]\" is permanently enabled" {  } { { "../../proj/src/ALU/Barrel_Shifter.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd" 95 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1670446472279 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:MathUnit\|Barrel_Shifter:g_Barrel_Shifter\|s_sra\[15\] " "LATCH primitive \"ALU:MathUnit\|Barrel_Shifter:g_Barrel_Shifter\|s_sra\[15\]\" is permanently enabled" {  } { { "../../proj/src/ALU/Barrel_Shifter.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd" 128 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1670446472279 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:MathUnit\|Barrel_Shifter:g_Barrel_Shifter\|s_sll\[16\] " "LATCH primitive \"ALU:MathUnit\|Barrel_Shifter:g_Barrel_Shifter\|s_sll\[16\]\" is permanently enabled" {  } { { "../../proj/src/ALU/Barrel_Shifter.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd" 62 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1670446472279 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:MathUnit\|Barrel_Shifter:g_Barrel_Shifter\|s_srl\[16\] " "LATCH primitive \"ALU:MathUnit\|Barrel_Shifter:g_Barrel_Shifter\|s_srl\[16\]\" is permanently enabled" {  } { { "../../proj/src/ALU/Barrel_Shifter.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd" 95 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1670446472280 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:MathUnit\|Barrel_Shifter:g_Barrel_Shifter\|s_sra\[16\] " "LATCH primitive \"ALU:MathUnit\|Barrel_Shifter:g_Barrel_Shifter\|s_sra\[16\]\" is permanently enabled" {  } { { "../../proj/src/ALU/Barrel_Shifter.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd" 128 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1670446472280 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:MathUnit\|Barrel_Shifter:g_Barrel_Shifter\|s_sll\[17\] " "LATCH primitive \"ALU:MathUnit\|Barrel_Shifter:g_Barrel_Shifter\|s_sll\[17\]\" is permanently enabled" {  } { { "../../proj/src/ALU/Barrel_Shifter.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd" 62 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1670446472280 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:MathUnit\|Barrel_Shifter:g_Barrel_Shifter\|s_srl\[17\] " "LATCH primitive \"ALU:MathUnit\|Barrel_Shifter:g_Barrel_Shifter\|s_srl\[17\]\" is permanently enabled" {  } { { "../../proj/src/ALU/Barrel_Shifter.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd" 95 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1670446472280 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:MathUnit\|Barrel_Shifter:g_Barrel_Shifter\|s_sra\[17\] " "LATCH primitive \"ALU:MathUnit\|Barrel_Shifter:g_Barrel_Shifter\|s_sra\[17\]\" is permanently enabled" {  } { { "../../proj/src/ALU/Barrel_Shifter.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd" 128 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1670446472280 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:MathUnit\|Barrel_Shifter:g_Barrel_Shifter\|s_sll\[18\] " "LATCH primitive \"ALU:MathUnit\|Barrel_Shifter:g_Barrel_Shifter\|s_sll\[18\]\" is permanently enabled" {  } { { "../../proj/src/ALU/Barrel_Shifter.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd" 62 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1670446472280 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:MathUnit\|Barrel_Shifter:g_Barrel_Shifter\|s_srl\[18\] " "LATCH primitive \"ALU:MathUnit\|Barrel_Shifter:g_Barrel_Shifter\|s_srl\[18\]\" is permanently enabled" {  } { { "../../proj/src/ALU/Barrel_Shifter.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd" 95 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1670446472280 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:MathUnit\|Barrel_Shifter:g_Barrel_Shifter\|s_sra\[18\] " "LATCH primitive \"ALU:MathUnit\|Barrel_Shifter:g_Barrel_Shifter\|s_sra\[18\]\" is permanently enabled" {  } { { "../../proj/src/ALU/Barrel_Shifter.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd" 128 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1670446472280 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:MathUnit\|Barrel_Shifter:g_Barrel_Shifter\|s_sll\[19\] " "LATCH primitive \"ALU:MathUnit\|Barrel_Shifter:g_Barrel_Shifter\|s_sll\[19\]\" is permanently enabled" {  } { { "../../proj/src/ALU/Barrel_Shifter.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd" 62 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1670446472280 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:MathUnit\|Barrel_Shifter:g_Barrel_Shifter\|s_srl\[19\] " "LATCH primitive \"ALU:MathUnit\|Barrel_Shifter:g_Barrel_Shifter\|s_srl\[19\]\" is permanently enabled" {  } { { "../../proj/src/ALU/Barrel_Shifter.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd" 95 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1670446472280 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:MathUnit\|Barrel_Shifter:g_Barrel_Shifter\|s_sra\[19\] " "LATCH primitive \"ALU:MathUnit\|Barrel_Shifter:g_Barrel_Shifter\|s_sra\[19\]\" is permanently enabled" {  } { { "../../proj/src/ALU/Barrel_Shifter.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd" 128 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1670446472280 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:MathUnit\|Barrel_Shifter:g_Barrel_Shifter\|s_sll\[20\] " "LATCH primitive \"ALU:MathUnit\|Barrel_Shifter:g_Barrel_Shifter\|s_sll\[20\]\" is permanently enabled" {  } { { "../../proj/src/ALU/Barrel_Shifter.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd" 62 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1670446472280 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:MathUnit\|Barrel_Shifter:g_Barrel_Shifter\|s_srl\[20\] " "LATCH primitive \"ALU:MathUnit\|Barrel_Shifter:g_Barrel_Shifter\|s_srl\[20\]\" is permanently enabled" {  } { { "../../proj/src/ALU/Barrel_Shifter.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd" 95 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1670446472280 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:MathUnit\|Barrel_Shifter:g_Barrel_Shifter\|s_sra\[20\] " "LATCH primitive \"ALU:MathUnit\|Barrel_Shifter:g_Barrel_Shifter\|s_sra\[20\]\" is permanently enabled" {  } { { "../../proj/src/ALU/Barrel_Shifter.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd" 128 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1670446472280 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:MathUnit\|Barrel_Shifter:g_Barrel_Shifter\|s_sll\[21\] " "LATCH primitive \"ALU:MathUnit\|Barrel_Shifter:g_Barrel_Shifter\|s_sll\[21\]\" is permanently enabled" {  } { { "../../proj/src/ALU/Barrel_Shifter.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd" 62 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1670446472280 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:MathUnit\|Barrel_Shifter:g_Barrel_Shifter\|s_srl\[21\] " "LATCH primitive \"ALU:MathUnit\|Barrel_Shifter:g_Barrel_Shifter\|s_srl\[21\]\" is permanently enabled" {  } { { "../../proj/src/ALU/Barrel_Shifter.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd" 95 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1670446472280 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:MathUnit\|Barrel_Shifter:g_Barrel_Shifter\|s_sra\[21\] " "LATCH primitive \"ALU:MathUnit\|Barrel_Shifter:g_Barrel_Shifter\|s_sra\[21\]\" is permanently enabled" {  } { { "../../proj/src/ALU/Barrel_Shifter.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd" 128 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1670446472280 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:MathUnit\|Barrel_Shifter:g_Barrel_Shifter\|s_sll\[22\] " "LATCH primitive \"ALU:MathUnit\|Barrel_Shifter:g_Barrel_Shifter\|s_sll\[22\]\" is permanently enabled" {  } { { "../../proj/src/ALU/Barrel_Shifter.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd" 62 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1670446472280 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:MathUnit\|Barrel_Shifter:g_Barrel_Shifter\|s_srl\[22\] " "LATCH primitive \"ALU:MathUnit\|Barrel_Shifter:g_Barrel_Shifter\|s_srl\[22\]\" is permanently enabled" {  } { { "../../proj/src/ALU/Barrel_Shifter.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd" 95 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1670446472280 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:MathUnit\|Barrel_Shifter:g_Barrel_Shifter\|s_sra\[22\] " "LATCH primitive \"ALU:MathUnit\|Barrel_Shifter:g_Barrel_Shifter\|s_sra\[22\]\" is permanently enabled" {  } { { "../../proj/src/ALU/Barrel_Shifter.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd" 128 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1670446472280 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:MathUnit\|Barrel_Shifter:g_Barrel_Shifter\|s_sll\[23\] " "LATCH primitive \"ALU:MathUnit\|Barrel_Shifter:g_Barrel_Shifter\|s_sll\[23\]\" is permanently enabled" {  } { { "../../proj/src/ALU/Barrel_Shifter.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd" 62 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1670446472280 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:MathUnit\|Barrel_Shifter:g_Barrel_Shifter\|s_srl\[23\] " "LATCH primitive \"ALU:MathUnit\|Barrel_Shifter:g_Barrel_Shifter\|s_srl\[23\]\" is permanently enabled" {  } { { "../../proj/src/ALU/Barrel_Shifter.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd" 95 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1670446472280 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:MathUnit\|Barrel_Shifter:g_Barrel_Shifter\|s_sra\[23\] " "LATCH primitive \"ALU:MathUnit\|Barrel_Shifter:g_Barrel_Shifter\|s_sra\[23\]\" is permanently enabled" {  } { { "../../proj/src/ALU/Barrel_Shifter.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd" 128 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1670446472280 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:MathUnit\|Barrel_Shifter:g_Barrel_Shifter\|s_sll\[24\] " "LATCH primitive \"ALU:MathUnit\|Barrel_Shifter:g_Barrel_Shifter\|s_sll\[24\]\" is permanently enabled" {  } { { "../../proj/src/ALU/Barrel_Shifter.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd" 62 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1670446472280 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:MathUnit\|Barrel_Shifter:g_Barrel_Shifter\|s_srl\[24\] " "LATCH primitive \"ALU:MathUnit\|Barrel_Shifter:g_Barrel_Shifter\|s_srl\[24\]\" is permanently enabled" {  } { { "../../proj/src/ALU/Barrel_Shifter.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd" 95 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1670446472280 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:MathUnit\|Barrel_Shifter:g_Barrel_Shifter\|s_sra\[24\] " "LATCH primitive \"ALU:MathUnit\|Barrel_Shifter:g_Barrel_Shifter\|s_sra\[24\]\" is permanently enabled" {  } { { "../../proj/src/ALU/Barrel_Shifter.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd" 128 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1670446472280 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:MathUnit\|Barrel_Shifter:g_Barrel_Shifter\|s_sll\[25\] " "LATCH primitive \"ALU:MathUnit\|Barrel_Shifter:g_Barrel_Shifter\|s_sll\[25\]\" is permanently enabled" {  } { { "../../proj/src/ALU/Barrel_Shifter.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd" 62 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1670446472280 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:MathUnit\|Barrel_Shifter:g_Barrel_Shifter\|s_srl\[25\] " "LATCH primitive \"ALU:MathUnit\|Barrel_Shifter:g_Barrel_Shifter\|s_srl\[25\]\" is permanently enabled" {  } { { "../../proj/src/ALU/Barrel_Shifter.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd" 95 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1670446472280 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:MathUnit\|Barrel_Shifter:g_Barrel_Shifter\|s_sra\[25\] " "LATCH primitive \"ALU:MathUnit\|Barrel_Shifter:g_Barrel_Shifter\|s_sra\[25\]\" is permanently enabled" {  } { { "../../proj/src/ALU/Barrel_Shifter.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd" 128 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1670446472280 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:MathUnit\|Barrel_Shifter:g_Barrel_Shifter\|s_sll\[26\] " "LATCH primitive \"ALU:MathUnit\|Barrel_Shifter:g_Barrel_Shifter\|s_sll\[26\]\" is permanently enabled" {  } { { "../../proj/src/ALU/Barrel_Shifter.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd" 62 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1670446472280 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:MathUnit\|Barrel_Shifter:g_Barrel_Shifter\|s_srl\[26\] " "LATCH primitive \"ALU:MathUnit\|Barrel_Shifter:g_Barrel_Shifter\|s_srl\[26\]\" is permanently enabled" {  } { { "../../proj/src/ALU/Barrel_Shifter.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd" 95 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1670446472280 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:MathUnit\|Barrel_Shifter:g_Barrel_Shifter\|s_sra\[26\] " "LATCH primitive \"ALU:MathUnit\|Barrel_Shifter:g_Barrel_Shifter\|s_sra\[26\]\" is permanently enabled" {  } { { "../../proj/src/ALU/Barrel_Shifter.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd" 128 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1670446472280 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:MathUnit\|Barrel_Shifter:g_Barrel_Shifter\|s_sll\[27\] " "LATCH primitive \"ALU:MathUnit\|Barrel_Shifter:g_Barrel_Shifter\|s_sll\[27\]\" is permanently enabled" {  } { { "../../proj/src/ALU/Barrel_Shifter.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd" 62 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1670446472280 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:MathUnit\|Barrel_Shifter:g_Barrel_Shifter\|s_srl\[27\] " "LATCH primitive \"ALU:MathUnit\|Barrel_Shifter:g_Barrel_Shifter\|s_srl\[27\]\" is permanently enabled" {  } { { "../../proj/src/ALU/Barrel_Shifter.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd" 95 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1670446472280 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:MathUnit\|Barrel_Shifter:g_Barrel_Shifter\|s_sra\[27\] " "LATCH primitive \"ALU:MathUnit\|Barrel_Shifter:g_Barrel_Shifter\|s_sra\[27\]\" is permanently enabled" {  } { { "../../proj/src/ALU/Barrel_Shifter.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd" 128 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1670446472280 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:MathUnit\|Barrel_Shifter:g_Barrel_Shifter\|s_sll\[28\] " "LATCH primitive \"ALU:MathUnit\|Barrel_Shifter:g_Barrel_Shifter\|s_sll\[28\]\" is permanently enabled" {  } { { "../../proj/src/ALU/Barrel_Shifter.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd" 62 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1670446472280 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:MathUnit\|Barrel_Shifter:g_Barrel_Shifter\|s_srl\[28\] " "LATCH primitive \"ALU:MathUnit\|Barrel_Shifter:g_Barrel_Shifter\|s_srl\[28\]\" is permanently enabled" {  } { { "../../proj/src/ALU/Barrel_Shifter.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd" 95 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1670446472280 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:MathUnit\|Barrel_Shifter:g_Barrel_Shifter\|s_sra\[28\] " "LATCH primitive \"ALU:MathUnit\|Barrel_Shifter:g_Barrel_Shifter\|s_sra\[28\]\" is permanently enabled" {  } { { "../../proj/src/ALU/Barrel_Shifter.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd" 128 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1670446472280 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:MathUnit\|Barrel_Shifter:g_Barrel_Shifter\|s_sll\[29\] " "LATCH primitive \"ALU:MathUnit\|Barrel_Shifter:g_Barrel_Shifter\|s_sll\[29\]\" is permanently enabled" {  } { { "../../proj/src/ALU/Barrel_Shifter.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd" 62 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1670446472280 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:MathUnit\|Barrel_Shifter:g_Barrel_Shifter\|s_srl\[29\] " "LATCH primitive \"ALU:MathUnit\|Barrel_Shifter:g_Barrel_Shifter\|s_srl\[29\]\" is permanently enabled" {  } { { "../../proj/src/ALU/Barrel_Shifter.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd" 95 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1670446472280 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:MathUnit\|Barrel_Shifter:g_Barrel_Shifter\|s_sra\[29\] " "LATCH primitive \"ALU:MathUnit\|Barrel_Shifter:g_Barrel_Shifter\|s_sra\[29\]\" is permanently enabled" {  } { { "../../proj/src/ALU/Barrel_Shifter.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd" 128 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1670446472280 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:MathUnit\|Barrel_Shifter:g_Barrel_Shifter\|s_sll\[30\] " "LATCH primitive \"ALU:MathUnit\|Barrel_Shifter:g_Barrel_Shifter\|s_sll\[30\]\" is permanently enabled" {  } { { "../../proj/src/ALU/Barrel_Shifter.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd" 62 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1670446472281 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:MathUnit\|Barrel_Shifter:g_Barrel_Shifter\|s_srl\[30\] " "LATCH primitive \"ALU:MathUnit\|Barrel_Shifter:g_Barrel_Shifter\|s_srl\[30\]\" is permanently enabled" {  } { { "../../proj/src/ALU/Barrel_Shifter.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd" 95 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1670446472281 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:MathUnit\|Barrel_Shifter:g_Barrel_Shifter\|s_sra\[30\] " "LATCH primitive \"ALU:MathUnit\|Barrel_Shifter:g_Barrel_Shifter\|s_sra\[30\]\" is permanently enabled" {  } { { "../../proj/src/ALU/Barrel_Shifter.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd" 128 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1670446472281 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:MathUnit\|Barrel_Shifter:g_Barrel_Shifter\|s_sll\[31\] " "LATCH primitive \"ALU:MathUnit\|Barrel_Shifter:g_Barrel_Shifter\|s_sll\[31\]\" is permanently enabled" {  } { { "../../proj/src/ALU/Barrel_Shifter.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd" 62 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1670446472281 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:MathUnit\|Barrel_Shifter:g_Barrel_Shifter\|s_srl\[31\] " "LATCH primitive \"ALU:MathUnit\|Barrel_Shifter:g_Barrel_Shifter\|s_srl\[31\]\" is permanently enabled" {  } { { "../../proj/src/ALU/Barrel_Shifter.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd" 95 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1670446472281 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:MathUnit\|Barrel_Shifter:g_Barrel_Shifter\|s_sra\[31\] " "LATCH primitive \"ALU:MathUnit\|Barrel_Shifter:g_Barrel_Shifter\|s_sra\[31\]\" is permanently enabled" {  } { { "../../proj/src/ALU/Barrel_Shifter.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd" 128 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1670446472281 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "mem:IMem\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"mem:IMem\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670446473438 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670446473438 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670446473438 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670446473438 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670446473438 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670446473438 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670446473438 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670446473438 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670446473438 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670446473438 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1670446473438 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "mem:DMem\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"mem:DMem\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670446473438 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670446473438 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670446473438 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670446473438 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670446473438 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670446473438 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670446473438 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670446473438 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670446473438 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670446473438 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1670446473438 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "n_dff:C2\|dffg:\\G_NDFF:14:DFFI\|s_Q_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"n_dff:C2\|dffg:\\G_NDFF:14:DFFI\|s_Q_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670446473438 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 3 " "Parameter TAP_DISTANCE set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670446473438 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 37 " "Parameter WIDTH set to 37" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670446473438 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1670446473438 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1670446473438 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mem:IMem\|altsyncram:ram_rtl_0 " "Elaborated megafunction instantiation \"mem:IMem\|altsyncram:ram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670446473526 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mem:IMem\|altsyncram:ram_rtl_0 " "Instantiated megafunction \"mem:IMem\|altsyncram:ram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE SINGLE_PORT " "Parameter \"OPERATION_MODE\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670446473526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670446473526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670446473526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670446473526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670446473526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670446473526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670446473526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_PORT_A\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670446473526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670446473526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670446473526 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1670446473526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_eg81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_eg81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_eg81 " "Found entity 1: altsyncram_eg81" {  } { { "db/altsyncram_eg81.tdf" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/internal/QuartusWork/db/altsyncram_eg81.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670446473558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670446473558 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "n_dff:C2\|dffg:\\G_NDFF:14:DFFI\|altshift_taps:s_Q_rtl_0 " "Elaborated megafunction instantiation \"n_dff:C2\|dffg:\\G_NDFF:14:DFFI\|altshift_taps:s_Q_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670446473685 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "n_dff:C2\|dffg:\\G_NDFF:14:DFFI\|altshift_taps:s_Q_rtl_0 " "Instantiated megafunction \"n_dff:C2\|dffg:\\G_NDFF:14:DFFI\|altshift_taps:s_Q_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670446473685 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 3 " "Parameter \"TAP_DISTANCE\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670446473685 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 37 " "Parameter \"WIDTH\" = \"37\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670446473685 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1670446473685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_hkm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_hkm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_hkm " "Found entity 1: shift_taps_hkm" {  } { { "db/shift_taps_hkm.tdf" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/internal/QuartusWork/db/shift_taps_hkm.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670446473715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670446473715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7961.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7961.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7961 " "Found entity 1: altsyncram_7961" {  } { { "db/altsyncram_7961.tdf" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/internal/QuartusWork/db/altsyncram_7961.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670446473751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670446473751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_24e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_24e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_24e " "Found entity 1: add_sub_24e" {  } { { "db/add_sub_24e.tdf" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/internal/QuartusWork/db/add_sub_24e.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670446473791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670446473791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_6pf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_6pf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_6pf " "Found entity 1: cntr_6pf" {  } { { "db/cntr_6pf.tdf" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/internal/QuartusWork/db/cntr_6pf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670446473825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670446473825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ogc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ogc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ogc " "Found entity 1: cmpr_ogc" {  } { { "db/cmpr_ogc.tdf" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/internal/QuartusWork/db/cmpr_ogc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670446473862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670446473862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_p8h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_p8h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_p8h " "Found entity 1: cntr_p8h" {  } { { "db/cntr_p8h.tdf" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/internal/QuartusWork/db/cntr_p8h.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670446473895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670446473895 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "regfile:Registers\|o_RDATA0\[0\] " "Latch regfile:Registers\|o_RDATA0\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem:IMem\|ram~43 " "Ports D and ENA on the latch are fed by the same signal mem:IMem\|ram~43" {  } { { "../../proj/src/TopLevel/mem.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/TopLevel/mem.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670446474191 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR mem:IMem\|ram~43 " "Ports ENA and CLR on the latch are fed by the same signal mem:IMem\|ram~43" {  } { { "../../proj/src/TopLevel/mem.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/TopLevel/mem.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670446474191 ""}  } { { "../../proj/src/RegFile/regfile.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd" 73 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670446474191 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "regfile:Registers\|o_RDATA1\[0\] " "Latch regfile:Registers\|o_RDATA1\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem:IMem\|ram~43 " "Ports D and ENA on the latch are fed by the same signal mem:IMem\|ram~43" {  } { { "../../proj/src/TopLevel/mem.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/TopLevel/mem.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670446474191 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR mem:IMem\|ram~43 " "Ports ENA and CLR on the latch are fed by the same signal mem:IMem\|ram~43" {  } { { "../../proj/src/TopLevel/mem.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/TopLevel/mem.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670446474191 ""}  } { { "../../proj/src/RegFile/regfile.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd" 106 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670446474191 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "regfile:Registers\|o_RDATA1\[1\] " "Latch regfile:Registers\|o_RDATA1\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem:IMem\|ram~43 " "Ports D and ENA on the latch are fed by the same signal mem:IMem\|ram~43" {  } { { "../../proj/src/TopLevel/mem.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/TopLevel/mem.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670446474191 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR mem:IMem\|ram~43 " "Ports ENA and CLR on the latch are fed by the same signal mem:IMem\|ram~43" {  } { { "../../proj/src/TopLevel/mem.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/TopLevel/mem.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670446474191 ""}  } { { "../../proj/src/RegFile/regfile.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd" 106 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670446474191 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "regfile:Registers\|o_RDATA1\[2\] " "Latch regfile:Registers\|o_RDATA1\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem:IMem\|ram~43 " "Ports D and ENA on the latch are fed by the same signal mem:IMem\|ram~43" {  } { { "../../proj/src/TopLevel/mem.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/TopLevel/mem.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670446474191 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR mem:IMem\|ram~43 " "Ports ENA and CLR on the latch are fed by the same signal mem:IMem\|ram~43" {  } { { "../../proj/src/TopLevel/mem.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/TopLevel/mem.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670446474191 ""}  } { { "../../proj/src/RegFile/regfile.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd" 106 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670446474191 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "regfile:Registers\|o_RDATA1\[3\] " "Latch regfile:Registers\|o_RDATA1\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem:IMem\|ram~43 " "Ports D and ENA on the latch are fed by the same signal mem:IMem\|ram~43" {  } { { "../../proj/src/TopLevel/mem.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/TopLevel/mem.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670446474191 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR mem:IMem\|ram~43 " "Ports ENA and CLR on the latch are fed by the same signal mem:IMem\|ram~43" {  } { { "../../proj/src/TopLevel/mem.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/TopLevel/mem.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670446474191 ""}  } { { "../../proj/src/RegFile/regfile.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd" 106 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670446474191 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "regfile:Registers\|o_RDATA0\[1\] " "Latch regfile:Registers\|o_RDATA0\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem:IMem\|ram~43 " "Ports D and ENA on the latch are fed by the same signal mem:IMem\|ram~43" {  } { { "../../proj/src/TopLevel/mem.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/TopLevel/mem.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670446474191 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR mem:IMem\|ram~43 " "Ports ENA and CLR on the latch are fed by the same signal mem:IMem\|ram~43" {  } { { "../../proj/src/TopLevel/mem.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/TopLevel/mem.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670446474191 ""}  } { { "../../proj/src/RegFile/regfile.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd" 73 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670446474191 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "regfile:Registers\|o_RDATA1\[4\] " "Latch regfile:Registers\|o_RDATA1\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem:IMem\|ram~43 " "Ports D and ENA on the latch are fed by the same signal mem:IMem\|ram~43" {  } { { "../../proj/src/TopLevel/mem.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/TopLevel/mem.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670446474191 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR mem:IMem\|ram~43 " "Ports ENA and CLR on the latch are fed by the same signal mem:IMem\|ram~43" {  } { { "../../proj/src/TopLevel/mem.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/TopLevel/mem.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670446474191 ""}  } { { "../../proj/src/RegFile/regfile.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd" 106 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670446474191 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "regfile:Registers\|o_RDATA1\[5\] " "Latch regfile:Registers\|o_RDATA1\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem:IMem\|ram~43 " "Ports D and ENA on the latch are fed by the same signal mem:IMem\|ram~43" {  } { { "../../proj/src/TopLevel/mem.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/TopLevel/mem.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670446474191 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR mem:IMem\|ram~43 " "Ports ENA and CLR on the latch are fed by the same signal mem:IMem\|ram~43" {  } { { "../../proj/src/TopLevel/mem.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/TopLevel/mem.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670446474191 ""}  } { { "../../proj/src/RegFile/regfile.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd" 106 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670446474191 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "regfile:Registers\|o_RDATA1\[6\] " "Latch regfile:Registers\|o_RDATA1\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem:IMem\|ram~43 " "Ports D and ENA on the latch are fed by the same signal mem:IMem\|ram~43" {  } { { "../../proj/src/TopLevel/mem.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/TopLevel/mem.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670446474191 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR mem:IMem\|ram~43 " "Ports ENA and CLR on the latch are fed by the same signal mem:IMem\|ram~43" {  } { { "../../proj/src/TopLevel/mem.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/TopLevel/mem.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670446474191 ""}  } { { "../../proj/src/RegFile/regfile.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd" 106 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670446474191 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "regfile:Registers\|o_RDATA1\[7\] " "Latch regfile:Registers\|o_RDATA1\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem:IMem\|ram~43 " "Ports D and ENA on the latch are fed by the same signal mem:IMem\|ram~43" {  } { { "../../proj/src/TopLevel/mem.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/TopLevel/mem.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670446474191 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR mem:IMem\|ram~43 " "Ports ENA and CLR on the latch are fed by the same signal mem:IMem\|ram~43" {  } { { "../../proj/src/TopLevel/mem.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/TopLevel/mem.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670446474191 ""}  } { { "../../proj/src/RegFile/regfile.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd" 106 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670446474191 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "regfile:Registers\|o_RDATA0\[2\] " "Latch regfile:Registers\|o_RDATA0\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem:IMem\|ram~43 " "Ports D and ENA on the latch are fed by the same signal mem:IMem\|ram~43" {  } { { "../../proj/src/TopLevel/mem.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/TopLevel/mem.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670446474191 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR mem:IMem\|ram~43 " "Ports ENA and CLR on the latch are fed by the same signal mem:IMem\|ram~43" {  } { { "../../proj/src/TopLevel/mem.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/TopLevel/mem.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670446474191 ""}  } { { "../../proj/src/RegFile/regfile.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd" 73 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670446474191 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "regfile:Registers\|o_RDATA1\[16\] " "Latch regfile:Registers\|o_RDATA1\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem:IMem\|ram~43 " "Ports D and ENA on the latch are fed by the same signal mem:IMem\|ram~43" {  } { { "../../proj/src/TopLevel/mem.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/TopLevel/mem.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670446474191 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR mem:IMem\|ram~43 " "Ports ENA and CLR on the latch are fed by the same signal mem:IMem\|ram~43" {  } { { "../../proj/src/TopLevel/mem.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/TopLevel/mem.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670446474191 ""}  } { { "../../proj/src/RegFile/regfile.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd" 106 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670446474191 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "regfile:Registers\|o_RDATA1\[17\] " "Latch regfile:Registers\|o_RDATA1\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem:IMem\|ram~43 " "Ports D and ENA on the latch are fed by the same signal mem:IMem\|ram~43" {  } { { "../../proj/src/TopLevel/mem.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/TopLevel/mem.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670446474192 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR mem:IMem\|ram~43 " "Ports ENA and CLR on the latch are fed by the same signal mem:IMem\|ram~43" {  } { { "../../proj/src/TopLevel/mem.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/TopLevel/mem.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670446474192 ""}  } { { "../../proj/src/RegFile/regfile.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd" 106 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670446474192 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "regfile:Registers\|o_RDATA1\[18\] " "Latch regfile:Registers\|o_RDATA1\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem:IMem\|ram~43 " "Ports D and ENA on the latch are fed by the same signal mem:IMem\|ram~43" {  } { { "../../proj/src/TopLevel/mem.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/TopLevel/mem.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670446474192 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR mem:IMem\|ram~43 " "Ports ENA and CLR on the latch are fed by the same signal mem:IMem\|ram~43" {  } { { "../../proj/src/TopLevel/mem.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/TopLevel/mem.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670446474192 ""}  } { { "../../proj/src/RegFile/regfile.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd" 106 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670446474192 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "regfile:Registers\|o_RDATA1\[19\] " "Latch regfile:Registers\|o_RDATA1\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem:IMem\|ram~43 " "Ports D and ENA on the latch are fed by the same signal mem:IMem\|ram~43" {  } { { "../../proj/src/TopLevel/mem.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/TopLevel/mem.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670446474192 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR mem:IMem\|ram~43 " "Ports ENA and CLR on the latch are fed by the same signal mem:IMem\|ram~43" {  } { { "../../proj/src/TopLevel/mem.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/TopLevel/mem.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670446474192 ""}  } { { "../../proj/src/RegFile/regfile.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd" 106 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670446474192 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "regfile:Registers\|o_RDATA1\[20\] " "Latch regfile:Registers\|o_RDATA1\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem:IMem\|ram~43 " "Ports D and ENA on the latch are fed by the same signal mem:IMem\|ram~43" {  } { { "../../proj/src/TopLevel/mem.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/TopLevel/mem.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670446474192 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR mem:IMem\|ram~43 " "Ports ENA and CLR on the latch are fed by the same signal mem:IMem\|ram~43" {  } { { "../../proj/src/TopLevel/mem.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/TopLevel/mem.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670446474192 ""}  } { { "../../proj/src/RegFile/regfile.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd" 106 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670446474192 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "regfile:Registers\|o_RDATA1\[21\] " "Latch regfile:Registers\|o_RDATA1\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem:IMem\|ram~43 " "Ports D and ENA on the latch are fed by the same signal mem:IMem\|ram~43" {  } { { "../../proj/src/TopLevel/mem.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/TopLevel/mem.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670446474192 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR mem:IMem\|ram~43 " "Ports ENA and CLR on the latch are fed by the same signal mem:IMem\|ram~43" {  } { { "../../proj/src/TopLevel/mem.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/TopLevel/mem.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670446474192 ""}  } { { "../../proj/src/RegFile/regfile.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd" 106 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670446474192 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "regfile:Registers\|o_RDATA1\[22\] " "Latch regfile:Registers\|o_RDATA1\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem:IMem\|ram~43 " "Ports D and ENA on the latch are fed by the same signal mem:IMem\|ram~43" {  } { { "../../proj/src/TopLevel/mem.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/TopLevel/mem.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670446474192 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR mem:IMem\|ram~43 " "Ports ENA and CLR on the latch are fed by the same signal mem:IMem\|ram~43" {  } { { "../../proj/src/TopLevel/mem.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/TopLevel/mem.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670446474192 ""}  } { { "../../proj/src/RegFile/regfile.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd" 106 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670446474192 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "regfile:Registers\|o_RDATA1\[23\] " "Latch regfile:Registers\|o_RDATA1\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem:IMem\|ram~43 " "Ports D and ENA on the latch are fed by the same signal mem:IMem\|ram~43" {  } { { "../../proj/src/TopLevel/mem.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/TopLevel/mem.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670446474192 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR mem:IMem\|ram~43 " "Ports ENA and CLR on the latch are fed by the same signal mem:IMem\|ram~43" {  } { { "../../proj/src/TopLevel/mem.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/TopLevel/mem.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670446474192 ""}  } { { "../../proj/src/RegFile/regfile.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd" 106 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670446474192 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "regfile:Registers\|o_RDATA0\[4\] " "Latch regfile:Registers\|o_RDATA0\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem:IMem\|ram~43 " "Ports D and ENA on the latch are fed by the same signal mem:IMem\|ram~43" {  } { { "../../proj/src/TopLevel/mem.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/TopLevel/mem.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670446474192 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR mem:IMem\|ram~43 " "Ports ENA and CLR on the latch are fed by the same signal mem:IMem\|ram~43" {  } { { "../../proj/src/TopLevel/mem.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/TopLevel/mem.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670446474192 ""}  } { { "../../proj/src/RegFile/regfile.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd" 73 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670446474192 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "regfile:Registers\|o_RDATA1\[8\] " "Latch regfile:Registers\|o_RDATA1\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem:IMem\|ram~43 " "Ports D and ENA on the latch are fed by the same signal mem:IMem\|ram~43" {  } { { "../../proj/src/TopLevel/mem.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/TopLevel/mem.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670446474192 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR mem:IMem\|ram~43 " "Ports ENA and CLR on the latch are fed by the same signal mem:IMem\|ram~43" {  } { { "../../proj/src/TopLevel/mem.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/TopLevel/mem.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670446474192 ""}  } { { "../../proj/src/RegFile/regfile.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd" 106 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670446474192 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "regfile:Registers\|o_RDATA1\[9\] " "Latch regfile:Registers\|o_RDATA1\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem:IMem\|ram~43 " "Ports D and ENA on the latch are fed by the same signal mem:IMem\|ram~43" {  } { { "../../proj/src/TopLevel/mem.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/TopLevel/mem.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670446474192 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR mem:IMem\|ram~43 " "Ports ENA and CLR on the latch are fed by the same signal mem:IMem\|ram~43" {  } { { "../../proj/src/TopLevel/mem.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/TopLevel/mem.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670446474192 ""}  } { { "../../proj/src/RegFile/regfile.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd" 106 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670446474192 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "regfile:Registers\|o_RDATA1\[10\] " "Latch regfile:Registers\|o_RDATA1\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem:IMem\|ram~43 " "Ports D and ENA on the latch are fed by the same signal mem:IMem\|ram~43" {  } { { "../../proj/src/TopLevel/mem.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/TopLevel/mem.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670446474192 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR mem:IMem\|ram~43 " "Ports ENA and CLR on the latch are fed by the same signal mem:IMem\|ram~43" {  } { { "../../proj/src/TopLevel/mem.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/TopLevel/mem.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670446474192 ""}  } { { "../../proj/src/RegFile/regfile.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd" 106 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670446474192 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "regfile:Registers\|o_RDATA1\[11\] " "Latch regfile:Registers\|o_RDATA1\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem:IMem\|ram~43 " "Ports D and ENA on the latch are fed by the same signal mem:IMem\|ram~43" {  } { { "../../proj/src/TopLevel/mem.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/TopLevel/mem.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670446474192 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR mem:IMem\|ram~43 " "Ports ENA and CLR on the latch are fed by the same signal mem:IMem\|ram~43" {  } { { "../../proj/src/TopLevel/mem.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/TopLevel/mem.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670446474192 ""}  } { { "../../proj/src/RegFile/regfile.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd" 106 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670446474192 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "regfile:Registers\|o_RDATA1\[12\] " "Latch regfile:Registers\|o_RDATA1\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem:IMem\|ram~43 " "Ports D and ENA on the latch are fed by the same signal mem:IMem\|ram~43" {  } { { "../../proj/src/TopLevel/mem.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/TopLevel/mem.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670446474192 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR mem:IMem\|ram~43 " "Ports ENA and CLR on the latch are fed by the same signal mem:IMem\|ram~43" {  } { { "../../proj/src/TopLevel/mem.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/TopLevel/mem.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670446474192 ""}  } { { "../../proj/src/RegFile/regfile.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd" 106 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670446474192 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "regfile:Registers\|o_RDATA1\[13\] " "Latch regfile:Registers\|o_RDATA1\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem:IMem\|ram~43 " "Ports D and ENA on the latch are fed by the same signal mem:IMem\|ram~43" {  } { { "../../proj/src/TopLevel/mem.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/TopLevel/mem.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670446474192 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR mem:IMem\|ram~43 " "Ports ENA and CLR on the latch are fed by the same signal mem:IMem\|ram~43" {  } { { "../../proj/src/TopLevel/mem.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/TopLevel/mem.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670446474192 ""}  } { { "../../proj/src/RegFile/regfile.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd" 106 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670446474192 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "regfile:Registers\|o_RDATA1\[14\] " "Latch regfile:Registers\|o_RDATA1\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem:IMem\|ram~43 " "Ports D and ENA on the latch are fed by the same signal mem:IMem\|ram~43" {  } { { "../../proj/src/TopLevel/mem.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/TopLevel/mem.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670446474192 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR mem:IMem\|ram~43 " "Ports ENA and CLR on the latch are fed by the same signal mem:IMem\|ram~43" {  } { { "../../proj/src/TopLevel/mem.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/TopLevel/mem.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670446474192 ""}  } { { "../../proj/src/RegFile/regfile.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd" 106 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670446474192 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "regfile:Registers\|o_RDATA1\[15\] " "Latch regfile:Registers\|o_RDATA1\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem:IMem\|ram~43 " "Ports D and ENA on the latch are fed by the same signal mem:IMem\|ram~43" {  } { { "../../proj/src/TopLevel/mem.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/TopLevel/mem.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670446474192 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR mem:IMem\|ram~43 " "Ports ENA and CLR on the latch are fed by the same signal mem:IMem\|ram~43" {  } { { "../../proj/src/TopLevel/mem.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/TopLevel/mem.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670446474192 ""}  } { { "../../proj/src/RegFile/regfile.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd" 106 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670446474192 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "regfile:Registers\|o_RDATA1\[24\] " "Latch regfile:Registers\|o_RDATA1\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem:IMem\|ram~43 " "Ports D and ENA on the latch are fed by the same signal mem:IMem\|ram~43" {  } { { "../../proj/src/TopLevel/mem.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/TopLevel/mem.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670446474192 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR mem:IMem\|ram~43 " "Ports ENA and CLR on the latch are fed by the same signal mem:IMem\|ram~43" {  } { { "../../proj/src/TopLevel/mem.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/TopLevel/mem.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670446474192 ""}  } { { "../../proj/src/RegFile/regfile.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd" 106 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670446474192 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "regfile:Registers\|o_RDATA1\[25\] " "Latch regfile:Registers\|o_RDATA1\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem:IMem\|ram~43 " "Ports D and ENA on the latch are fed by the same signal mem:IMem\|ram~43" {  } { { "../../proj/src/TopLevel/mem.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/TopLevel/mem.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670446474192 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR mem:IMem\|ram~43 " "Ports ENA and CLR on the latch are fed by the same signal mem:IMem\|ram~43" {  } { { "../../proj/src/TopLevel/mem.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/TopLevel/mem.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670446474192 ""}  } { { "../../proj/src/RegFile/regfile.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd" 106 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670446474192 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "regfile:Registers\|o_RDATA1\[26\] " "Latch regfile:Registers\|o_RDATA1\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem:IMem\|ram~43 " "Ports D and ENA on the latch are fed by the same signal mem:IMem\|ram~43" {  } { { "../../proj/src/TopLevel/mem.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/TopLevel/mem.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670446474192 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR mem:IMem\|ram~43 " "Ports ENA and CLR on the latch are fed by the same signal mem:IMem\|ram~43" {  } { { "../../proj/src/TopLevel/mem.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/TopLevel/mem.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670446474192 ""}  } { { "../../proj/src/RegFile/regfile.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd" 106 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670446474192 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "regfile:Registers\|o_RDATA1\[27\] " "Latch regfile:Registers\|o_RDATA1\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem:IMem\|ram~43 " "Ports D and ENA on the latch are fed by the same signal mem:IMem\|ram~43" {  } { { "../../proj/src/TopLevel/mem.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/TopLevel/mem.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670446474192 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR mem:IMem\|ram~43 " "Ports ENA and CLR on the latch are fed by the same signal mem:IMem\|ram~43" {  } { { "../../proj/src/TopLevel/mem.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/TopLevel/mem.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670446474192 ""}  } { { "../../proj/src/RegFile/regfile.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd" 106 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670446474192 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "regfile:Registers\|o_RDATA1\[28\] " "Latch regfile:Registers\|o_RDATA1\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem:IMem\|ram~43 " "Ports D and ENA on the latch are fed by the same signal mem:IMem\|ram~43" {  } { { "../../proj/src/TopLevel/mem.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/TopLevel/mem.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670446474192 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR mem:IMem\|ram~43 " "Ports ENA and CLR on the latch are fed by the same signal mem:IMem\|ram~43" {  } { { "../../proj/src/TopLevel/mem.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/TopLevel/mem.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670446474192 ""}  } { { "../../proj/src/RegFile/regfile.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd" 106 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670446474192 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "regfile:Registers\|o_RDATA1\[29\] " "Latch regfile:Registers\|o_RDATA1\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem:IMem\|ram~43 " "Ports D and ENA on the latch are fed by the same signal mem:IMem\|ram~43" {  } { { "../../proj/src/TopLevel/mem.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/TopLevel/mem.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670446474192 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR mem:IMem\|ram~43 " "Ports ENA and CLR on the latch are fed by the same signal mem:IMem\|ram~43" {  } { { "../../proj/src/TopLevel/mem.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/TopLevel/mem.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670446474192 ""}  } { { "../../proj/src/RegFile/regfile.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd" 106 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670446474192 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "regfile:Registers\|o_RDATA1\[30\] " "Latch regfile:Registers\|o_RDATA1\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem:IMem\|ram~43 " "Ports D and ENA on the latch are fed by the same signal mem:IMem\|ram~43" {  } { { "../../proj/src/TopLevel/mem.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/TopLevel/mem.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670446474192 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR mem:IMem\|ram~43 " "Ports ENA and CLR on the latch are fed by the same signal mem:IMem\|ram~43" {  } { { "../../proj/src/TopLevel/mem.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/TopLevel/mem.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670446474192 ""}  } { { "../../proj/src/RegFile/regfile.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd" 106 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670446474192 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "regfile:Registers\|o_RDATA1\[31\] " "Latch regfile:Registers\|o_RDATA1\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem:IMem\|ram~43 " "Ports D and ENA on the latch are fed by the same signal mem:IMem\|ram~43" {  } { { "../../proj/src/TopLevel/mem.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/TopLevel/mem.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670446474192 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR mem:IMem\|ram~43 " "Ports ENA and CLR on the latch are fed by the same signal mem:IMem\|ram~43" {  } { { "../../proj/src/TopLevel/mem.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/TopLevel/mem.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670446474192 ""}  } { { "../../proj/src/RegFile/regfile.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd" 106 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670446474192 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "regfile:Registers\|o_RDATA0\[3\] " "Latch regfile:Registers\|o_RDATA0\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem:IMem\|ram~43 " "Ports D and ENA on the latch are fed by the same signal mem:IMem\|ram~43" {  } { { "../../proj/src/TopLevel/mem.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/TopLevel/mem.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670446474192 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR mem:IMem\|ram~43 " "Ports ENA and CLR on the latch are fed by the same signal mem:IMem\|ram~43" {  } { { "../../proj/src/TopLevel/mem.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/TopLevel/mem.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670446474192 ""}  } { { "../../proj/src/RegFile/regfile.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd" 73 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670446474192 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "regfile:Registers\|o_RDATA0\[5\] " "Latch regfile:Registers\|o_RDATA0\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem:IMem\|ram~43 " "Ports D and ENA on the latch are fed by the same signal mem:IMem\|ram~43" {  } { { "../../proj/src/TopLevel/mem.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/TopLevel/mem.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670446474192 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR mem:IMem\|ram~43 " "Ports ENA and CLR on the latch are fed by the same signal mem:IMem\|ram~43" {  } { { "../../proj/src/TopLevel/mem.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/TopLevel/mem.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670446474192 ""}  } { { "../../proj/src/RegFile/regfile.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd" 73 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670446474192 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "regfile:Registers\|o_RDATA0\[6\] " "Latch regfile:Registers\|o_RDATA0\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem:IMem\|ram~43 " "Ports D and ENA on the latch are fed by the same signal mem:IMem\|ram~43" {  } { { "../../proj/src/TopLevel/mem.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/TopLevel/mem.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670446474192 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR mem:IMem\|ram~43 " "Ports ENA and CLR on the latch are fed by the same signal mem:IMem\|ram~43" {  } { { "../../proj/src/TopLevel/mem.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/TopLevel/mem.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670446474192 ""}  } { { "../../proj/src/RegFile/regfile.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd" 73 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670446474192 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "regfile:Registers\|o_RDATA0\[7\] " "Latch regfile:Registers\|o_RDATA0\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem:IMem\|ram~43 " "Ports D and ENA on the latch are fed by the same signal mem:IMem\|ram~43" {  } { { "../../proj/src/TopLevel/mem.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/TopLevel/mem.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670446474192 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR mem:IMem\|ram~43 " "Ports ENA and CLR on the latch are fed by the same signal mem:IMem\|ram~43" {  } { { "../../proj/src/TopLevel/mem.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/TopLevel/mem.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670446474192 ""}  } { { "../../proj/src/RegFile/regfile.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd" 73 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670446474192 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "regfile:Registers\|o_RDATA0\[8\] " "Latch regfile:Registers\|o_RDATA0\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem:IMem\|ram~43 " "Ports D and ENA on the latch are fed by the same signal mem:IMem\|ram~43" {  } { { "../../proj/src/TopLevel/mem.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/TopLevel/mem.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670446474192 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR mem:IMem\|ram~43 " "Ports ENA and CLR on the latch are fed by the same signal mem:IMem\|ram~43" {  } { { "../../proj/src/TopLevel/mem.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/TopLevel/mem.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670446474192 ""}  } { { "../../proj/src/RegFile/regfile.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd" 73 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670446474192 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "regfile:Registers\|o_RDATA0\[9\] " "Latch regfile:Registers\|o_RDATA0\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem:IMem\|ram~43 " "Ports D and ENA on the latch are fed by the same signal mem:IMem\|ram~43" {  } { { "../../proj/src/TopLevel/mem.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/TopLevel/mem.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670446474192 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR mem:IMem\|ram~43 " "Ports ENA and CLR on the latch are fed by the same signal mem:IMem\|ram~43" {  } { { "../../proj/src/TopLevel/mem.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/TopLevel/mem.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670446474192 ""}  } { { "../../proj/src/RegFile/regfile.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd" 73 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670446474192 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "regfile:Registers\|o_RDATA0\[10\] " "Latch regfile:Registers\|o_RDATA0\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem:IMem\|ram~43 " "Ports D and ENA on the latch are fed by the same signal mem:IMem\|ram~43" {  } { { "../../proj/src/TopLevel/mem.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/TopLevel/mem.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670446474192 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR mem:IMem\|ram~43 " "Ports ENA and CLR on the latch are fed by the same signal mem:IMem\|ram~43" {  } { { "../../proj/src/TopLevel/mem.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/TopLevel/mem.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670446474192 ""}  } { { "../../proj/src/RegFile/regfile.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd" 73 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670446474192 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "regfile:Registers\|o_RDATA0\[11\] " "Latch regfile:Registers\|o_RDATA0\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem:IMem\|ram~43 " "Ports D and ENA on the latch are fed by the same signal mem:IMem\|ram~43" {  } { { "../../proj/src/TopLevel/mem.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/TopLevel/mem.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670446474192 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR mem:IMem\|ram~43 " "Ports ENA and CLR on the latch are fed by the same signal mem:IMem\|ram~43" {  } { { "../../proj/src/TopLevel/mem.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/TopLevel/mem.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670446474192 ""}  } { { "../../proj/src/RegFile/regfile.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd" 73 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670446474192 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "regfile:Registers\|o_RDATA0\[12\] " "Latch regfile:Registers\|o_RDATA0\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem:IMem\|ram~43 " "Ports D and ENA on the latch are fed by the same signal mem:IMem\|ram~43" {  } { { "../../proj/src/TopLevel/mem.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/TopLevel/mem.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670446474192 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR mem:IMem\|ram~43 " "Ports ENA and CLR on the latch are fed by the same signal mem:IMem\|ram~43" {  } { { "../../proj/src/TopLevel/mem.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/TopLevel/mem.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670446474192 ""}  } { { "../../proj/src/RegFile/regfile.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd" 73 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670446474192 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "regfile:Registers\|o_RDATA0\[13\] " "Latch regfile:Registers\|o_RDATA0\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem:IMem\|ram~43 " "Ports D and ENA on the latch are fed by the same signal mem:IMem\|ram~43" {  } { { "../../proj/src/TopLevel/mem.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/TopLevel/mem.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670446474193 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR mem:IMem\|ram~43 " "Ports ENA and CLR on the latch are fed by the same signal mem:IMem\|ram~43" {  } { { "../../proj/src/TopLevel/mem.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/TopLevel/mem.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670446474193 ""}  } { { "../../proj/src/RegFile/regfile.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd" 73 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670446474193 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "regfile:Registers\|o_RDATA0\[14\] " "Latch regfile:Registers\|o_RDATA0\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem:IMem\|ram~43 " "Ports D and ENA on the latch are fed by the same signal mem:IMem\|ram~43" {  } { { "../../proj/src/TopLevel/mem.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/TopLevel/mem.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670446474193 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR mem:IMem\|ram~43 " "Ports ENA and CLR on the latch are fed by the same signal mem:IMem\|ram~43" {  } { { "../../proj/src/TopLevel/mem.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/TopLevel/mem.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670446474193 ""}  } { { "../../proj/src/RegFile/regfile.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd" 73 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670446474193 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "regfile:Registers\|o_RDATA0\[15\] " "Latch regfile:Registers\|o_RDATA0\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem:IMem\|ram~43 " "Ports D and ENA on the latch are fed by the same signal mem:IMem\|ram~43" {  } { { "../../proj/src/TopLevel/mem.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/TopLevel/mem.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670446474193 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR mem:IMem\|ram~43 " "Ports ENA and CLR on the latch are fed by the same signal mem:IMem\|ram~43" {  } { { "../../proj/src/TopLevel/mem.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/TopLevel/mem.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670446474193 ""}  } { { "../../proj/src/RegFile/regfile.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd" 73 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670446474193 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "regfile:Registers\|o_RDATA0\[16\] " "Latch regfile:Registers\|o_RDATA0\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem:IMem\|ram~43 " "Ports D and ENA on the latch are fed by the same signal mem:IMem\|ram~43" {  } { { "../../proj/src/TopLevel/mem.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/TopLevel/mem.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670446474193 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR mem:IMem\|ram~43 " "Ports ENA and CLR on the latch are fed by the same signal mem:IMem\|ram~43" {  } { { "../../proj/src/TopLevel/mem.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/TopLevel/mem.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670446474193 ""}  } { { "../../proj/src/RegFile/regfile.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd" 73 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670446474193 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "regfile:Registers\|o_RDATA0\[17\] " "Latch regfile:Registers\|o_RDATA0\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem:IMem\|ram~43 " "Ports D and ENA on the latch are fed by the same signal mem:IMem\|ram~43" {  } { { "../../proj/src/TopLevel/mem.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/TopLevel/mem.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670446474193 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR mem:IMem\|ram~43 " "Ports ENA and CLR on the latch are fed by the same signal mem:IMem\|ram~43" {  } { { "../../proj/src/TopLevel/mem.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/TopLevel/mem.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670446474193 ""}  } { { "../../proj/src/RegFile/regfile.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd" 73 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670446474193 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "regfile:Registers\|o_RDATA0\[18\] " "Latch regfile:Registers\|o_RDATA0\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem:IMem\|ram~43 " "Ports D and ENA on the latch are fed by the same signal mem:IMem\|ram~43" {  } { { "../../proj/src/TopLevel/mem.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/TopLevel/mem.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670446474193 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR mem:IMem\|ram~43 " "Ports ENA and CLR on the latch are fed by the same signal mem:IMem\|ram~43" {  } { { "../../proj/src/TopLevel/mem.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/TopLevel/mem.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670446474193 ""}  } { { "../../proj/src/RegFile/regfile.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd" 73 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670446474193 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "regfile:Registers\|o_RDATA0\[19\] " "Latch regfile:Registers\|o_RDATA0\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem:IMem\|ram~43 " "Ports D and ENA on the latch are fed by the same signal mem:IMem\|ram~43" {  } { { "../../proj/src/TopLevel/mem.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/TopLevel/mem.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670446474193 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR mem:IMem\|ram~43 " "Ports ENA and CLR on the latch are fed by the same signal mem:IMem\|ram~43" {  } { { "../../proj/src/TopLevel/mem.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/TopLevel/mem.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670446474193 ""}  } { { "../../proj/src/RegFile/regfile.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd" 73 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670446474193 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "regfile:Registers\|o_RDATA0\[20\] " "Latch regfile:Registers\|o_RDATA0\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem:IMem\|ram~43 " "Ports D and ENA on the latch are fed by the same signal mem:IMem\|ram~43" {  } { { "../../proj/src/TopLevel/mem.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/TopLevel/mem.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670446474193 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR mem:IMem\|ram~43 " "Ports ENA and CLR on the latch are fed by the same signal mem:IMem\|ram~43" {  } { { "../../proj/src/TopLevel/mem.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/TopLevel/mem.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670446474193 ""}  } { { "../../proj/src/RegFile/regfile.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd" 73 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670446474193 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "regfile:Registers\|o_RDATA0\[21\] " "Latch regfile:Registers\|o_RDATA0\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem:IMem\|ram~43 " "Ports D and ENA on the latch are fed by the same signal mem:IMem\|ram~43" {  } { { "../../proj/src/TopLevel/mem.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/TopLevel/mem.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670446474193 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR mem:IMem\|ram~43 " "Ports ENA and CLR on the latch are fed by the same signal mem:IMem\|ram~43" {  } { { "../../proj/src/TopLevel/mem.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/TopLevel/mem.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670446474193 ""}  } { { "../../proj/src/RegFile/regfile.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd" 73 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670446474193 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "regfile:Registers\|o_RDATA0\[22\] " "Latch regfile:Registers\|o_RDATA0\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem:IMem\|ram~43 " "Ports D and ENA on the latch are fed by the same signal mem:IMem\|ram~43" {  } { { "../../proj/src/TopLevel/mem.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/TopLevel/mem.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670446474193 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR mem:IMem\|ram~43 " "Ports ENA and CLR on the latch are fed by the same signal mem:IMem\|ram~43" {  } { { "../../proj/src/TopLevel/mem.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/TopLevel/mem.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670446474193 ""}  } { { "../../proj/src/RegFile/regfile.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd" 73 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670446474193 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "regfile:Registers\|o_RDATA0\[23\] " "Latch regfile:Registers\|o_RDATA0\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem:IMem\|ram~43 " "Ports D and ENA on the latch are fed by the same signal mem:IMem\|ram~43" {  } { { "../../proj/src/TopLevel/mem.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/TopLevel/mem.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670446474193 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR mem:IMem\|ram~43 " "Ports ENA and CLR on the latch are fed by the same signal mem:IMem\|ram~43" {  } { { "../../proj/src/TopLevel/mem.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/TopLevel/mem.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670446474193 ""}  } { { "../../proj/src/RegFile/regfile.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd" 73 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670446474193 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "regfile:Registers\|o_RDATA0\[24\] " "Latch regfile:Registers\|o_RDATA0\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem:IMem\|ram~43 " "Ports D and ENA on the latch are fed by the same signal mem:IMem\|ram~43" {  } { { "../../proj/src/TopLevel/mem.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/TopLevel/mem.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670446474193 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR mem:IMem\|ram~43 " "Ports ENA and CLR on the latch are fed by the same signal mem:IMem\|ram~43" {  } { { "../../proj/src/TopLevel/mem.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/TopLevel/mem.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670446474193 ""}  } { { "../../proj/src/RegFile/regfile.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd" 73 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670446474193 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "regfile:Registers\|o_RDATA0\[25\] " "Latch regfile:Registers\|o_RDATA0\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem:IMem\|ram~43 " "Ports D and ENA on the latch are fed by the same signal mem:IMem\|ram~43" {  } { { "../../proj/src/TopLevel/mem.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/TopLevel/mem.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670446474193 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR mem:IMem\|ram~43 " "Ports ENA and CLR on the latch are fed by the same signal mem:IMem\|ram~43" {  } { { "../../proj/src/TopLevel/mem.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/TopLevel/mem.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670446474193 ""}  } { { "../../proj/src/RegFile/regfile.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd" 73 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670446474193 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "regfile:Registers\|o_RDATA0\[26\] " "Latch regfile:Registers\|o_RDATA0\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem:IMem\|ram~43 " "Ports D and ENA on the latch are fed by the same signal mem:IMem\|ram~43" {  } { { "../../proj/src/TopLevel/mem.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/TopLevel/mem.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670446474193 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR mem:IMem\|ram~43 " "Ports ENA and CLR on the latch are fed by the same signal mem:IMem\|ram~43" {  } { { "../../proj/src/TopLevel/mem.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/TopLevel/mem.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670446474193 ""}  } { { "../../proj/src/RegFile/regfile.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd" 73 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670446474193 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "regfile:Registers\|o_RDATA0\[27\] " "Latch regfile:Registers\|o_RDATA0\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem:IMem\|ram~43 " "Ports D and ENA on the latch are fed by the same signal mem:IMem\|ram~43" {  } { { "../../proj/src/TopLevel/mem.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/TopLevel/mem.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670446474193 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR mem:IMem\|ram~43 " "Ports ENA and CLR on the latch are fed by the same signal mem:IMem\|ram~43" {  } { { "../../proj/src/TopLevel/mem.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/TopLevel/mem.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670446474193 ""}  } { { "../../proj/src/RegFile/regfile.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd" 73 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670446474193 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "regfile:Registers\|o_RDATA0\[28\] " "Latch regfile:Registers\|o_RDATA0\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem:IMem\|ram~43 " "Ports D and ENA on the latch are fed by the same signal mem:IMem\|ram~43" {  } { { "../../proj/src/TopLevel/mem.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/TopLevel/mem.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670446474193 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR mem:IMem\|ram~43 " "Ports ENA and CLR on the latch are fed by the same signal mem:IMem\|ram~43" {  } { { "../../proj/src/TopLevel/mem.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/TopLevel/mem.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670446474193 ""}  } { { "../../proj/src/RegFile/regfile.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd" 73 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670446474193 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "regfile:Registers\|o_RDATA0\[29\] " "Latch regfile:Registers\|o_RDATA0\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem:IMem\|ram~43 " "Ports D and ENA on the latch are fed by the same signal mem:IMem\|ram~43" {  } { { "../../proj/src/TopLevel/mem.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/TopLevel/mem.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670446474193 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR mem:IMem\|ram~43 " "Ports ENA and CLR on the latch are fed by the same signal mem:IMem\|ram~43" {  } { { "../../proj/src/TopLevel/mem.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/TopLevel/mem.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670446474193 ""}  } { { "../../proj/src/RegFile/regfile.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd" 73 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670446474193 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "regfile:Registers\|o_RDATA0\[30\] " "Latch regfile:Registers\|o_RDATA0\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem:IMem\|ram~43 " "Ports D and ENA on the latch are fed by the same signal mem:IMem\|ram~43" {  } { { "../../proj/src/TopLevel/mem.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/TopLevel/mem.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670446474193 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR mem:IMem\|ram~43 " "Ports ENA and CLR on the latch are fed by the same signal mem:IMem\|ram~43" {  } { { "../../proj/src/TopLevel/mem.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/TopLevel/mem.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670446474193 ""}  } { { "../../proj/src/RegFile/regfile.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd" 73 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670446474193 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "regfile:Registers\|o_RDATA0\[31\] " "Latch regfile:Registers\|o_RDATA0\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem:IMem\|ram~43 " "Ports D and ENA on the latch are fed by the same signal mem:IMem\|ram~43" {  } { { "../../proj/src/TopLevel/mem.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/TopLevel/mem.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670446474193 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR mem:IMem\|ram~43 " "Ports ENA and CLR on the latch are fed by the same signal mem:IMem\|ram~43" {  } { { "../../proj/src/TopLevel/mem.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/TopLevel/mem.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670446474193 ""}  } { { "../../proj/src/RegFile/regfile.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd" 73 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670446474193 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "db/shift_taps_hkm.tdf" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/internal/QuartusWork/db/shift_taps_hkm.tdf" 42 2 0 } } { "../../proj/src/Basic/dffgSpecial.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/Basic/dffgSpecial.vhd" 53 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1670446474197 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1670446474197 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1670446476942 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1670446480166 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1670446480479 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670446480479 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[31\] " "No output dependent on input pin \"iInstAddr\[31\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/TopLevel/MIPS_Processor.vhd" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670446480698 "|MIPS_Processor|iInstAddr[31]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1670446480698 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4316 " "Implemented 4316 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "67 " "Implemented 67 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1670446480699 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1670446480699 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4116 " "Implemented 4116 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1670446480699 ""} { "Info" "ICUT_CUT_TM_RAMS" "101 " "Implemented 101 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1670446480699 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1670446480699 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 296 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 296 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "678 " "Peak virtual memory: 678 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1670446480744 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec  7 14:54:40 2022 " "Processing ended: Wed Dec  7 14:54:40 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1670446480744 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1670446480744 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1670446480744 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1670446480744 ""}
