#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Sat Oct 12 07:43:59 2019
# Process ID: 11676
# Current directory: C:/Users/house/Downloads/te0726-zynqberrydemo1-vivado_2018.2-build_03_20181120163939/zynqberrydemo1/vivadoRW/zynqberrydemo1.runs/synth_1
# Command line: vivado.exe -log top_zynqberry.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_zynqberry.tcl
# Log file: C:/Users/house/Downloads/te0726-zynqberrydemo1-vivado_2018.2-build_03_20181120163939/zynqberrydemo1/vivadoRW/zynqberrydemo1.runs/synth_1/top_zynqberry.vds
# Journal file: C:/Users/house/Downloads/te0726-zynqberrydemo1-vivado_2018.2-build_03_20181120163939/zynqberrydemo1/vivadoRW/zynqberrydemo1.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source top_zynqberry.tcl -notrace
Command: synth_design -top top_zynqberry -part xc7z010clg225-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 2124 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 387.418 ; gain = 95.125
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_zynqberry' [C:/Users/house/Downloads/te0726-zynqberrydemo1-vivado_2018.2-build_03_20181120163939/zynqberrydemo1/vivadoRW/zynqberrydemo1.srcs/sources_1/top_zynqberry.v:22]
INFO: [Synth 8-638] synthesizing module 'clk_wiz_0' [C:/Users/house/Downloads/te0726-zynqberrydemo1-vivado_2018.2-build_03_20181120163939/zynqberrydemo1/vivadoRW/zynqberrydemo1.runs/synth_1/.Xil/Vivado-11676-DESKTOP-FGTB7AJ/realtime/clk_wiz_0_stub.vhdl:16]
INFO: [Synth 8-638] synthesizing module 'led_ctrl' [C:/Users/house/Downloads/te0726-zynqberrydemo1-vivado_2018.2-build_03_20181120163939/zynqberrydemo1/vivadoRW/zynqberrydemo1.srcs/sources_1/led_test.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'led_ctrl' (1#1) [C:/Users/house/Downloads/te0726-zynqberrydemo1-vivado_2018.2-build_03_20181120163939/zynqberrydemo1/vivadoRW/zynqberrydemo1.srcs/sources_1/led_test.vhd:15]
INFO: [Synth 8-638] synthesizing module 'rgb2dvi' [C:/Users/house/Downloads/te0726-zynqberrydemo1-vivado_2018.2-build_03_20181120163939/zynqberrydemo1/vivadoRW/zynqberrydemo1.srcs/sources_1/rgb2dvi/src/rgb2dvi.vhd:94]
	Parameter kGenerateSerialClk bound to: 0 - type: bool 
	Parameter kClkPrimitive bound to: PLL - type: string 
	Parameter kClkRange bound to: 2 - type: integer 
	Parameter kRstActiveHigh bound to: 1 - type: bool 
	Parameter kD0Swap bound to: 1 - type: bool 
	Parameter kD1Swap bound to: 0 - type: bool 
	Parameter kD2Swap bound to: 0 - type: bool 
	Parameter kClkSwap bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'ResetBridge' [C:/Users/house/Downloads/te0726-zynqberrydemo1-vivado_2018.2-build_03_20181120163939/zynqberrydemo1/vivadoRW/zynqberrydemo1.srcs/sources_1/rgb2dvi/src/SyncAsyncReset.vhd:72]
	Parameter kPolarity bound to: 1'b1 
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [C:/Users/house/Downloads/te0726-zynqberrydemo1-vivado_2018.2-build_03_20181120163939/zynqberrydemo1/vivadoRW/zynqberrydemo1.srcs/sources_1/rgb2dvi/src/SyncAsyncReset.vhd:73]
INFO: [Synth 8-638] synthesizing module 'SyncAsync' [C:/Users/house/Downloads/te0726-zynqberrydemo1-vivado_2018.2-build_03_20181120163939/zynqberrydemo1/vivadoRW/zynqberrydemo1.srcs/sources_1/rgb2dvi/src/SyncAsync.vhd:72]
	Parameter kResetTo bound to: 1'b1 
	Parameter kStages bound to: 2 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* async_reg = "TRUE" *) [C:/Users/house/Downloads/te0726-zynqberrydemo1-vivado_2018.2-build_03_20181120163939/zynqberrydemo1/vivadoRW/zynqberrydemo1.srcs/sources_1/rgb2dvi/src/SyncAsync.vhd:73]
INFO: [Synth 8-256] done synthesizing module 'SyncAsync' (2#1) [C:/Users/house/Downloads/te0726-zynqberrydemo1-vivado_2018.2-build_03_20181120163939/zynqberrydemo1/vivadoRW/zynqberrydemo1.srcs/sources_1/rgb2dvi/src/SyncAsync.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'ResetBridge' (3#1) [C:/Users/house/Downloads/te0726-zynqberrydemo1-vivado_2018.2-build_03_20181120163939/zynqberrydemo1/vivadoRW/zynqberrydemo1.srcs/sources_1/rgb2dvi/src/SyncAsyncReset.vhd:72]
INFO: [Synth 8-638] synthesizing module 'OutputSERDES' [C:/Users/house/Downloads/te0726-zynqberrydemo1-vivado_2018.2-build_03_20181120163939/zynqberrydemo1/vivadoRW/zynqberrydemo1.srcs/sources_1/rgb2dvi/src/OutputSERDES.vhd:76]
	Parameter kParallelWidth bound to: 10 - type: integer 
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: TMDS_33 - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'OutputBuffer' to cell 'OBUFDS' [C:/Users/house/Downloads/te0726-zynqberrydemo1-vivado_2018.2-build_03_20181120163939/zynqberrydemo1/vivadoRW/zynqberrydemo1.srcs/sources_1/rgb2dvi/src/OutputSERDES.vhd:83]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: SDR - type: string 
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter INIT_OQ bound to: 1'b0 
	Parameter INIT_TQ bound to: 1'b0 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b0 
	Parameter SRVAL_TQ bound to: 1'b0 
	Parameter TBYTE_CTL bound to: FALSE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-113] binding component instance 'SerializerMaster' to cell 'OSERDESE2' [C:/Users/house/Downloads/te0726-zynqberrydemo1-vivado_2018.2-build_03_20181120163939/zynqberrydemo1/vivadoRW/zynqberrydemo1.srcs/sources_1/rgb2dvi/src/OutputSERDES.vhd:92]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: SDR - type: string 
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter INIT_OQ bound to: 1'b0 
	Parameter INIT_TQ bound to: 1'b0 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: SLAVE - type: string 
	Parameter SRVAL_OQ bound to: 1'b0 
	Parameter SRVAL_TQ bound to: 1'b0 
	Parameter TBYTE_CTL bound to: FALSE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-113] binding component instance 'SerializerSlave' to cell 'OSERDESE2' [C:/Users/house/Downloads/te0726-zynqberrydemo1-vivado_2018.2-build_03_20181120163939/zynqberrydemo1/vivadoRW/zynqberrydemo1.srcs/sources_1/rgb2dvi/src/OutputSERDES.vhd:135]
INFO: [Synth 8-256] done synthesizing module 'OutputSERDES' (4#1) [C:/Users/house/Downloads/te0726-zynqberrydemo1-vivado_2018.2-build_03_20181120163939/zynqberrydemo1/vivadoRW/zynqberrydemo1.srcs/sources_1/rgb2dvi/src/OutputSERDES.vhd:76]
INFO: [Synth 8-638] synthesizing module 'TMDS_Encoder' [C:/Users/house/Downloads/te0726-zynqberrydemo1-vivado_2018.2-build_03_20181120163939/zynqberrydemo1/vivadoRW/zynqberrydemo1.srcs/sources_1/rgb2dvi/src/TMDS_Encoder.vhd:80]
INFO: [Synth 8-256] done synthesizing module 'TMDS_Encoder' (5#1) [C:/Users/house/Downloads/te0726-zynqberrydemo1-vivado_2018.2-build_03_20181120163939/zynqberrydemo1/vivadoRW/zynqberrydemo1.srcs/sources_1/rgb2dvi/src/TMDS_Encoder.vhd:80]
INFO: [Synth 8-256] done synthesizing module 'rgb2dvi' (6#1) [C:/Users/house/Downloads/te0726-zynqberrydemo1-vivado_2018.2-build_03_20181120163939/zynqberrydemo1/vivadoRW/zynqberrydemo1.srcs/sources_1/rgb2dvi/src/rgb2dvi.vhd:94]
WARNING: [Synth 8-3848] Net PWM_L in module/entity top_zynqberry does not have driver. [C:/Users/house/Downloads/te0726-zynqberrydemo1-vivado_2018.2-build_03_20181120163939/zynqberrydemo1/vivadoRW/zynqberrydemo1.srcs/sources_1/top_zynqberry.v:45]
WARNING: [Synth 8-3848] Net PWM_R in module/entity top_zynqberry does not have driver. [C:/Users/house/Downloads/te0726-zynqberrydemo1-vivado_2018.2-build_03_20181120163939/zynqberrydemo1/vivadoRW/zynqberrydemo1.srcs/sources_1/top_zynqberry.v:46]
INFO: [Synth 8-6155] done synthesizing module 'top_zynqberry' (7#1) [C:/Users/house/Downloads/te0726-zynqberrydemo1-vivado_2018.2-build_03_20181120163939/zynqberrydemo1/vivadoRW/zynqberrydemo1.srcs/sources_1/top_zynqberry.v:22]
WARNING: [Synth 8-3331] design TMDS_Encoder has unconnected port SerialClk
WARNING: [Synth 8-3331] design TMDS_Encoder has unconnected port aRst
WARNING: [Synth 8-3331] design rgb2dvi has unconnected port aRst_n
WARNING: [Synth 8-3331] design top_zynqberry has unconnected port PWM_L[0]
WARNING: [Synth 8-3331] design top_zynqberry has unconnected port PWM_R[0]
WARNING: [Synth 8-3331] design top_zynqberry has unconnected port DR_addr[14]
WARNING: [Synth 8-3331] design top_zynqberry has unconnected port DR_addr[13]
WARNING: [Synth 8-3331] design top_zynqberry has unconnected port DR_addr[12]
WARNING: [Synth 8-3331] design top_zynqberry has unconnected port DR_addr[11]
WARNING: [Synth 8-3331] design top_zynqberry has unconnected port DR_addr[10]
WARNING: [Synth 8-3331] design top_zynqberry has unconnected port DR_addr[9]
WARNING: [Synth 8-3331] design top_zynqberry has unconnected port DR_addr[8]
WARNING: [Synth 8-3331] design top_zynqberry has unconnected port DR_addr[7]
WARNING: [Synth 8-3331] design top_zynqberry has unconnected port DR_addr[6]
WARNING: [Synth 8-3331] design top_zynqberry has unconnected port DR_addr[5]
WARNING: [Synth 8-3331] design top_zynqberry has unconnected port DR_addr[4]
WARNING: [Synth 8-3331] design top_zynqberry has unconnected port DR_addr[3]
WARNING: [Synth 8-3331] design top_zynqberry has unconnected port DR_addr[2]
WARNING: [Synth 8-3331] design top_zynqberry has unconnected port DR_addr[1]
WARNING: [Synth 8-3331] design top_zynqberry has unconnected port DR_addr[0]
WARNING: [Synth 8-3331] design top_zynqberry has unconnected port DDR_ba[2]
WARNING: [Synth 8-3331] design top_zynqberry has unconnected port DDR_ba[1]
WARNING: [Synth 8-3331] design top_zynqberry has unconnected port DDR_ba[0]
WARNING: [Synth 8-3331] design top_zynqberry has unconnected port DDR_cas_n[0]
WARNING: [Synth 8-3331] design top_zynqberry has unconnected port DDR_ck_n[0]
WARNING: [Synth 8-3331] design top_zynqberry has unconnected port DDR_ck_p[0]
WARNING: [Synth 8-3331] design top_zynqberry has unconnected port DDR_cke[0]
WARNING: [Synth 8-3331] design top_zynqberry has unconnected port DDR_cs_n[0]
WARNING: [Synth 8-3331] design top_zynqberry has unconnected port DDR_dm[1]
WARNING: [Synth 8-3331] design top_zynqberry has unconnected port DDR_dm[0]
WARNING: [Synth 8-3331] design top_zynqberry has unconnected port DDR_dq[15]
WARNING: [Synth 8-3331] design top_zynqberry has unconnected port DDR_dq[14]
WARNING: [Synth 8-3331] design top_zynqberry has unconnected port DDR_dq[13]
WARNING: [Synth 8-3331] design top_zynqberry has unconnected port DDR_dq[12]
WARNING: [Synth 8-3331] design top_zynqberry has unconnected port DDR_dq[11]
WARNING: [Synth 8-3331] design top_zynqberry has unconnected port DDR_dq[10]
WARNING: [Synth 8-3331] design top_zynqberry has unconnected port DDR_dq[9]
WARNING: [Synth 8-3331] design top_zynqberry has unconnected port DDR_dq[8]
WARNING: [Synth 8-3331] design top_zynqberry has unconnected port DDR_dq[7]
WARNING: [Synth 8-3331] design top_zynqberry has unconnected port DDR_dq[6]
WARNING: [Synth 8-3331] design top_zynqberry has unconnected port DDR_dq[5]
WARNING: [Synth 8-3331] design top_zynqberry has unconnected port DDR_dq[4]
WARNING: [Synth 8-3331] design top_zynqberry has unconnected port DDR_dq[3]
WARNING: [Synth 8-3331] design top_zynqberry has unconnected port DDR_dq[2]
WARNING: [Synth 8-3331] design top_zynqberry has unconnected port DDR_dq[1]
WARNING: [Synth 8-3331] design top_zynqberry has unconnected port DDR_dq[0]
WARNING: [Synth 8-3331] design top_zynqberry has unconnected port DDR_dqs_n[1]
WARNING: [Synth 8-3331] design top_zynqberry has unconnected port DDR_dqs_n[0]
WARNING: [Synth 8-3331] design top_zynqberry has unconnected port DDR_dqs_p[1]
WARNING: [Synth 8-3331] design top_zynqberry has unconnected port DDR_dqs_p[0]
WARNING: [Synth 8-3331] design top_zynqberry has unconnected port DDR_odt[0]
WARNING: [Synth 8-3331] design top_zynqberry has unconnected port DDR_ras_n[0]
WARNING: [Synth 8-3331] design top_zynqberry has unconnected port DDR_reset_n[0]
WARNING: [Synth 8-3331] design top_zynqberry has unconnected port DDR_we_n[0]
WARNING: [Synth 8-3331] design top_zynqberry has unconnected port FIXED_IO_ddr_vrn[0]
WARNING: [Synth 8-3331] design top_zynqberry has unconnected port FIXED_IO_ddr_vrp[0]
WARNING: [Synth 8-3331] design top_zynqberry has unconnected port FIXED_IO_mio[31]
WARNING: [Synth 8-3331] design top_zynqberry has unconnected port FIXED_IO_mio[30]
WARNING: [Synth 8-3331] design top_zynqberry has unconnected port FIXED_IO_mio[29]
WARNING: [Synth 8-3331] design top_zynqberry has unconnected port FIXED_IO_mio[28]
WARNING: [Synth 8-3331] design top_zynqberry has unconnected port FIXED_IO_mio[27]
WARNING: [Synth 8-3331] design top_zynqberry has unconnected port FIXED_IO_mio[26]
WARNING: [Synth 8-3331] design top_zynqberry has unconnected port FIXED_IO_mio[25]
WARNING: [Synth 8-3331] design top_zynqberry has unconnected port FIXED_IO_mio[24]
WARNING: [Synth 8-3331] design top_zynqberry has unconnected port FIXED_IO_mio[23]
WARNING: [Synth 8-3331] design top_zynqberry has unconnected port FIXED_IO_mio[22]
WARNING: [Synth 8-3331] design top_zynqberry has unconnected port FIXED_IO_mio[21]
WARNING: [Synth 8-3331] design top_zynqberry has unconnected port FIXED_IO_mio[20]
WARNING: [Synth 8-3331] design top_zynqberry has unconnected port FIXED_IO_mio[19]
WARNING: [Synth 8-3331] design top_zynqberry has unconnected port FIXED_IO_mio[18]
WARNING: [Synth 8-3331] design top_zynqberry has unconnected port FIXED_IO_mio[17]
WARNING: [Synth 8-3331] design top_zynqberry has unconnected port FIXED_IO_mio[16]
WARNING: [Synth 8-3331] design top_zynqberry has unconnected port FIXED_IO_mio[15]
WARNING: [Synth 8-3331] design top_zynqberry has unconnected port FIXED_IO_mio[14]
WARNING: [Synth 8-3331] design top_zynqberry has unconnected port FIXED_IO_mio[13]
WARNING: [Synth 8-3331] design top_zynqberry has unconnected port FIXED_IO_mio[12]
WARNING: [Synth 8-3331] design top_zynqberry has unconnected port FIXED_IO_mio[11]
WARNING: [Synth 8-3331] design top_zynqberry has unconnected port FIXED_IO_mio[10]
WARNING: [Synth 8-3331] design top_zynqberry has unconnected port FIXED_IO_mio[9]
WARNING: [Synth 8-3331] design top_zynqberry has unconnected port FIXED_IO_mio[8]
WARNING: [Synth 8-3331] design top_zynqberry has unconnected port FIXED_IO_mio[7]
WARNING: [Synth 8-3331] design top_zynqberry has unconnected port FIXED_IO_mio[6]
WARNING: [Synth 8-3331] design top_zynqberry has unconnected port FIXED_IO_mio[5]
WARNING: [Synth 8-3331] design top_zynqberry has unconnected port FIXED_IO_mio[4]
WARNING: [Synth 8-3331] design top_zynqberry has unconnected port FIXED_IO_mio[3]
WARNING: [Synth 8-3331] design top_zynqberry has unconnected port FIXED_IO_mio[2]
WARNING: [Synth 8-3331] design top_zynqberry has unconnected port FIXED_IO_mio[1]
WARNING: [Synth 8-3331] design top_zynqberry has unconnected port FIXED_IO_mio[0]
WARNING: [Synth 8-3331] design top_zynqberry has unconnected port FIXED_IO_ps_clk[0]
WARNING: [Synth 8-3331] design top_zynqberry has unconnected port FIXED_IO_ps_porb[0]
WARNING: [Synth 8-3331] design top_zynqberry has unconnected port FIXED_IO_ps_srstb[0]
WARNING: [Synth 8-3331] design top_zynqberry has unconnected port Vp_Vn_v_n[0]
WARNING: [Synth 8-3331] design top_zynqberry has unconnected port Vp_Vn_v_p[0]
WARNING: [Synth 8-3331] design top_zynqberry has unconnected port csi_c_clk_n[0]
WARNING: [Synth 8-3331] design top_zynqberry has unconnected port csi_c_clk_p[0]
WARNING: [Synth 8-3331] design top_zynqberry has unconnected port csi_d_lp_n[0]
WARNING: [Synth 8-3331] design top_zynqberry has unconnected port csi_d_lp_p[0]
WARNING: [Synth 8-3331] design top_zynqberry has unconnected port csi_d_n[1]
WARNING: [Synth 8-3331] design top_zynqberry has unconnected port csi_d_n[0]
WARNING: [Synth 8-3331] design top_zynqberry has unconnected port csi_d_p[1]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 442.910 ; gain = 150.617
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 442.910 ; gain = 150.617
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 442.910 ; gain = 150.617
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7z010clg225-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/house/Downloads/te0726-zynqberrydemo1-vivado_2018.2-build_03_20181120163939/zynqberrydemo1/vivadoRW/zynqberrydemo1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'u_clk_wiz_0'
Finished Parsing XDC File [c:/Users/house/Downloads/te0726-zynqberrydemo1-vivado_2018.2-build_03_20181120163939/zynqberrydemo1/vivadoRW/zynqberrydemo1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'u_clk_wiz_0'
Parsing XDC File [C:/Users/house/Downloads/te0726-zynqberrydemo1-vivado_2018.2-build_03_20181120163939/zynqberrydemo1/constraints/vivado_target.xdc]
Finished Parsing XDC File [C:/Users/house/Downloads/te0726-zynqberrydemo1-vivado_2018.2-build_03_20181120163939/zynqberrydemo1/constraints/vivado_target.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 779.664 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:21 ; elapsed = 00:00:25 . Memory (MB): peak = 779.664 ; gain = 487.371
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg225-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:21 ; elapsed = 00:00:25 . Memory (MB): peak = 779.664 ; gain = 487.371
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for ps_clk[0]. (constraint file  c:/Users/house/Downloads/te0726-zynqberrydemo1-vivado_2018.2-build_03_20181120163939/zynqberrydemo1/vivadoRW/zynqberrydemo1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ps_clk[0]. (constraint file  c:/Users/house/Downloads/te0726-zynqberrydemo1-vivado_2018.2-build_03_20181120163939/zynqberrydemo1/vivadoRW/zynqberrydemo1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 5).
Applied set_property DONT_TOUCH = true for u_clk_wiz_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:25 . Memory (MB): peak = 779.664 ; gain = 487.371
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "data" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:21 ; elapsed = 00:00:26 . Memory (MB): peak = 779.664 ; gain = 487.371
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      5 Bit       Adders := 9     
	   4 Input      5 Bit       Adders := 3     
	   2 Input      5 Bit       Adders := 3     
	   8 Input      4 Bit       Adders := 6     
	   2 Input      4 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 42    
+---Registers : 
	               32 Bit    Registers := 1     
	               24 Bit    Registers := 1     
	               10 Bit    Registers := 3     
	                9 Bit    Registers := 3     
	                8 Bit    Registers := 3     
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 9     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 23    
+---Muxes : 
	   2 Input     24 Bit        Muxes := 16    
	   4 Input     24 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   4 Input     10 Bit        Muxes := 3     
	   2 Input     10 Bit        Muxes := 9     
	   2 Input      9 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 9     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module top_zynqberry 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 16    
	   4 Input     24 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
Module led_ctrl 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module SyncAsync 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module TMDS_Encoder 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      5 Bit       Adders := 3     
	   4 Input      5 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   8 Input      4 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 14    
+---Registers : 
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 6     
+---Muxes : 
	   4 Input     10 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 3     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-4471] merging register 'DataEncoders[1].DataEncoder/pC1_1_reg' into 'DataEncoders[1].DataEncoder/pC0_1_reg' [C:/Users/house/Downloads/te0726-zynqberrydemo1-vivado_2018.2-build_03_20181120163939/zynqberrydemo1/vivadoRW/zynqberrydemo1.srcs/sources_1/rgb2dvi/src/TMDS_Encoder.vhd:115]
INFO: [Synth 8-4471] merging register 'DataEncoders[1].DataEncoder/pC1_2_reg' into 'DataEncoders[1].DataEncoder/pC0_2_reg' [C:/Users/house/Downloads/te0726-zynqberrydemo1-vivado_2018.2-build_03_20181120163939/zynqberrydemo1/vivadoRW/zynqberrydemo1.srcs/sources_1/rgb2dvi/src/TMDS_Encoder.vhd:149]
INFO: [Synth 8-4471] merging register 'DataEncoders[1].DataEncoder/pVde_1_reg' into 'DataEncoders[0].DataEncoder/pVde_1_reg' [C:/Users/house/Downloads/te0726-zynqberrydemo1-vivado_2018.2-build_03_20181120163939/zynqberrydemo1/vivadoRW/zynqberrydemo1.srcs/sources_1/rgb2dvi/src/TMDS_Encoder.vhd:110]
INFO: [Synth 8-4471] merging register 'DataEncoders[1].DataEncoder/pVde_2_reg' into 'DataEncoders[0].DataEncoder/pVde_2_reg' [C:/Users/house/Downloads/te0726-zynqberrydemo1-vivado_2018.2-build_03_20181120163939/zynqberrydemo1/vivadoRW/zynqberrydemo1.srcs/sources_1/rgb2dvi/src/TMDS_Encoder.vhd:150]
INFO: [Synth 8-4471] merging register 'DataEncoders[2].DataEncoder/pC0_1_reg' into 'DataEncoders[1].DataEncoder/pC0_1_reg' [C:/Users/house/Downloads/te0726-zynqberrydemo1-vivado_2018.2-build_03_20181120163939/zynqberrydemo1/vivadoRW/zynqberrydemo1.srcs/sources_1/rgb2dvi/src/TMDS_Encoder.vhd:114]
INFO: [Synth 8-4471] merging register 'DataEncoders[2].DataEncoder/pC0_2_reg' into 'DataEncoders[1].DataEncoder/pC0_2_reg' [C:/Users/house/Downloads/te0726-zynqberrydemo1-vivado_2018.2-build_03_20181120163939/zynqberrydemo1/vivadoRW/zynqberrydemo1.srcs/sources_1/rgb2dvi/src/TMDS_Encoder.vhd:148]
INFO: [Synth 8-4471] merging register 'DataEncoders[2].DataEncoder/pC1_1_reg' into 'DataEncoders[1].DataEncoder/pC0_1_reg' [C:/Users/house/Downloads/te0726-zynqberrydemo1-vivado_2018.2-build_03_20181120163939/zynqberrydemo1/vivadoRW/zynqberrydemo1.srcs/sources_1/rgb2dvi/src/TMDS_Encoder.vhd:115]
INFO: [Synth 8-4471] merging register 'DataEncoders[2].DataEncoder/pC1_2_reg' into 'DataEncoders[1].DataEncoder/pC0_2_reg' [C:/Users/house/Downloads/te0726-zynqberrydemo1-vivado_2018.2-build_03_20181120163939/zynqberrydemo1/vivadoRW/zynqberrydemo1.srcs/sources_1/rgb2dvi/src/TMDS_Encoder.vhd:149]
INFO: [Synth 8-4471] merging register 'DataEncoders[2].DataEncoder/pVde_1_reg' into 'DataEncoders[0].DataEncoder/pVde_1_reg' [C:/Users/house/Downloads/te0726-zynqberrydemo1-vivado_2018.2-build_03_20181120163939/zynqberrydemo1/vivadoRW/zynqberrydemo1.srcs/sources_1/rgb2dvi/src/TMDS_Encoder.vhd:110]
INFO: [Synth 8-4471] merging register 'DataEncoders[2].DataEncoder/pVde_2_reg' into 'DataEncoders[0].DataEncoder/pVde_2_reg' [C:/Users/house/Downloads/te0726-zynqberrydemo1-vivado_2018.2-build_03_20181120163939/zynqberrydemo1/vivadoRW/zynqberrydemo1.srcs/sources_1/rgb2dvi/src/TMDS_Encoder.vhd:150]
WARNING: [Synth 8-6014] Unused sequential element DataEncoders[1].DataEncoder/pC1_1_reg was removed.  [C:/Users/house/Downloads/te0726-zynqberrydemo1-vivado_2018.2-build_03_20181120163939/zynqberrydemo1/vivadoRW/zynqberrydemo1.srcs/sources_1/rgb2dvi/src/TMDS_Encoder.vhd:115]
WARNING: [Synth 8-6014] Unused sequential element DataEncoders[1].DataEncoder/pC1_2_reg was removed.  [C:/Users/house/Downloads/te0726-zynqberrydemo1-vivado_2018.2-build_03_20181120163939/zynqberrydemo1/vivadoRW/zynqberrydemo1.srcs/sources_1/rgb2dvi/src/TMDS_Encoder.vhd:149]
WARNING: [Synth 8-6014] Unused sequential element DataEncoders[1].DataEncoder/pVde_1_reg was removed.  [C:/Users/house/Downloads/te0726-zynqberrydemo1-vivado_2018.2-build_03_20181120163939/zynqberrydemo1/vivadoRW/zynqberrydemo1.srcs/sources_1/rgb2dvi/src/TMDS_Encoder.vhd:110]
WARNING: [Synth 8-6014] Unused sequential element DataEncoders[1].DataEncoder/pVde_2_reg was removed.  [C:/Users/house/Downloads/te0726-zynqberrydemo1-vivado_2018.2-build_03_20181120163939/zynqberrydemo1/vivadoRW/zynqberrydemo1.srcs/sources_1/rgb2dvi/src/TMDS_Encoder.vhd:150]
WARNING: [Synth 8-6014] Unused sequential element DataEncoders[2].DataEncoder/pC0_1_reg was removed.  [C:/Users/house/Downloads/te0726-zynqberrydemo1-vivado_2018.2-build_03_20181120163939/zynqberrydemo1/vivadoRW/zynqberrydemo1.srcs/sources_1/rgb2dvi/src/TMDS_Encoder.vhd:114]
WARNING: [Synth 8-6014] Unused sequential element DataEncoders[2].DataEncoder/pC0_2_reg was removed.  [C:/Users/house/Downloads/te0726-zynqberrydemo1-vivado_2018.2-build_03_20181120163939/zynqberrydemo1/vivadoRW/zynqberrydemo1.srcs/sources_1/rgb2dvi/src/TMDS_Encoder.vhd:148]
WARNING: [Synth 8-6014] Unused sequential element DataEncoders[2].DataEncoder/pC1_1_reg was removed.  [C:/Users/house/Downloads/te0726-zynqberrydemo1-vivado_2018.2-build_03_20181120163939/zynqberrydemo1/vivadoRW/zynqberrydemo1.srcs/sources_1/rgb2dvi/src/TMDS_Encoder.vhd:115]
WARNING: [Synth 8-6014] Unused sequential element DataEncoders[2].DataEncoder/pC1_2_reg was removed.  [C:/Users/house/Downloads/te0726-zynqberrydemo1-vivado_2018.2-build_03_20181120163939/zynqberrydemo1/vivadoRW/zynqberrydemo1.srcs/sources_1/rgb2dvi/src/TMDS_Encoder.vhd:149]
WARNING: [Synth 8-6014] Unused sequential element DataEncoders[2].DataEncoder/pVde_1_reg was removed.  [C:/Users/house/Downloads/te0726-zynqberrydemo1-vivado_2018.2-build_03_20181120163939/zynqberrydemo1/vivadoRW/zynqberrydemo1.srcs/sources_1/rgb2dvi/src/TMDS_Encoder.vhd:110]
WARNING: [Synth 8-6014] Unused sequential element DataEncoders[2].DataEncoder/pVde_2_reg was removed.  [C:/Users/house/Downloads/te0726-zynqberrydemo1-vivado_2018.2-build_03_20181120163939/zynqberrydemo1/vivadoRW/zynqberrydemo1.srcs/sources_1/rgb2dvi/src/TMDS_Encoder.vhd:150]
INFO: [Synth 8-3886] merging instance 'u_rgb2dvi/DataEncoders[0].DataEncoder/n0q_m_2_reg[0]' (FD) to 'u_rgb2dvi/DataEncoders[0].DataEncoder/n1q_m_2_reg[0]'
INFO: [Synth 8-3886] merging instance 'u_rgb2dvi/DataEncoders[1].DataEncoder/n0q_m_2_reg[0]' (FD) to 'u_rgb2dvi/DataEncoders[1].DataEncoder/n1q_m_2_reg[0]'
INFO: [Synth 8-3886] merging instance 'u_rgb2dvi/DataEncoders[2].DataEncoder/n0q_m_2_reg[0]' (FD) to 'u_rgb2dvi/DataEncoders[2].DataEncoder/n1q_m_2_reg[0]'
INFO: [Synth 8-3886] merging instance 'u_rgb2dvi/DataEncoders[1].DataEncoder/pC0_1_reg' (FD) to 'u_Led_Chika/interval_reg[31]'
INFO: [Synth 8-3886] merging instance 'u_Led_Chika/interval_reg[0]' (FD) to 'u_Led_Chika/interval_reg[24]'
INFO: [Synth 8-3886] merging instance 'u_Led_Chika/interval_reg[1]' (FD) to 'u_Led_Chika/interval_reg[24]'
INFO: [Synth 8-3886] merging instance 'u_Led_Chika/interval_reg[2]' (FD) to 'u_Led_Chika/interval_reg[24]'
INFO: [Synth 8-3886] merging instance 'u_Led_Chika/interval_reg[3]' (FD) to 'u_Led_Chika/interval_reg[24]'
INFO: [Synth 8-3886] merging instance 'u_Led_Chika/interval_reg[4]' (FD) to 'u_Led_Chika/interval_reg[24]'
INFO: [Synth 8-3886] merging instance 'u_Led_Chika/interval_reg[5]' (FD) to 'u_Led_Chika/interval_reg[24]'
INFO: [Synth 8-3886] merging instance 'u_Led_Chika/interval_reg[6]' (FD) to 'u_Led_Chika/interval_reg[24]'
INFO: [Synth 8-3886] merging instance 'u_Led_Chika/interval_reg[7]' (FD) to 'u_Led_Chika/interval_reg[24]'
INFO: [Synth 8-3886] merging instance 'u_Led_Chika/interval_reg[8]' (FD) to 'u_Led_Chika/interval_reg[24]'
INFO: [Synth 8-3886] merging instance 'u_Led_Chika/interval_reg[9]' (FD) to 'u_Led_Chika/interval_reg[24]'
INFO: [Synth 8-3886] merging instance 'u_Led_Chika/interval_reg[10]' (FD) to 'u_Led_Chika/interval_reg[24]'
INFO: [Synth 8-3886] merging instance 'u_Led_Chika/interval_reg[11]' (FD) to 'u_Led_Chika/interval_reg[24]'
INFO: [Synth 8-3886] merging instance 'u_Led_Chika/interval_reg[12]' (FD) to 'u_Led_Chika/interval_reg[24]'
INFO: [Synth 8-3886] merging instance 'u_Led_Chika/interval_reg[13]' (FD) to 'u_Led_Chika/interval_reg[24]'
INFO: [Synth 8-3886] merging instance 'u_Led_Chika/interval_reg[14]' (FD) to 'u_Led_Chika/interval_reg[24]'
INFO: [Synth 8-3886] merging instance 'u_Led_Chika/interval_reg[15]' (FD) to 'u_Led_Chika/interval_reg[24]'
INFO: [Synth 8-3886] merging instance 'u_Led_Chika/interval_reg[16]' (FD) to 'u_Led_Chika/interval_reg[24]'
INFO: [Synth 8-3886] merging instance 'u_Led_Chika/interval_reg[17]' (FD) to 'u_Led_Chika/interval_reg[24]'
INFO: [Synth 8-3886] merging instance 'u_Led_Chika/interval_reg[18]' (FD) to 'u_Led_Chika/interval_reg[24]'
INFO: [Synth 8-3886] merging instance 'u_Led_Chika/interval_reg[19]' (FD) to 'u_Led_Chika/interval_reg[24]'
INFO: [Synth 8-3886] merging instance 'u_Led_Chika/interval_reg[20]' (FD) to 'u_Led_Chika/interval_reg[24]'
INFO: [Synth 8-3886] merging instance 'u_Led_Chika/interval_reg[21]' (FD) to 'u_Led_Chika/interval_reg[24]'
INFO: [Synth 8-3886] merging instance 'u_Led_Chika/interval_reg[22]' (FD) to 'u_Led_Chika/interval_reg[24]'
INFO: [Synth 8-3886] merging instance 'u_Led_Chika/interval_reg[23]' (FD) to 'u_Led_Chika/interval_reg[24]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\u_Led_Chika/interval_reg[24] )
INFO: [Synth 8-3886] merging instance 'u_Led_Chika/interval_reg[25]' (FD) to 'u_Led_Chika/interval_reg[31]'
INFO: [Synth 8-3886] merging instance 'u_Led_Chika/interval_reg[26]' (FD) to 'u_Led_Chika/interval_reg[31]'
INFO: [Synth 8-3886] merging instance 'u_Led_Chika/interval_reg[27]' (FD) to 'u_Led_Chika/interval_reg[31]'
INFO: [Synth 8-3886] merging instance 'u_Led_Chika/interval_reg[28]' (FD) to 'u_Led_Chika/interval_reg[31]'
INFO: [Synth 8-3886] merging instance 'u_Led_Chika/interval_reg[29]' (FD) to 'u_Led_Chika/interval_reg[31]'
INFO: [Synth 8-3886] merging instance 'u_Led_Chika/interval_reg[30]' (FD) to 'u_Led_Chika/interval_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_Led_Chika/interval_reg[31] )
INFO: [Synth 8-3886] merging instance 'u_Led_Chika/interval_reg[31]' (FD) to 'u_rgb2dvi/DataEncoders[1].DataEncoder/pC0_2_reg'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_rgb2dvi/DataEncoders[1].DataEncoder/pC0_2_reg )
WARNING: [Synth 8-3332] Sequential element (u_Led_Chika/interval_reg[24]) is unused and will be removed from module top_zynqberry.
WARNING: [Synth 8-3332] Sequential element (u_rgb2dvi/DataEncoders[0].DataEncoder/cnt_t_3_reg[0]) is unused and will be removed from module top_zynqberry.
WARNING: [Synth 8-3332] Sequential element (u_rgb2dvi/DataEncoders[1].DataEncoder/cnt_t_3_reg[0]) is unused and will be removed from module top_zynqberry.
WARNING: [Synth 8-3332] Sequential element (u_rgb2dvi/DataEncoders[2].DataEncoder/cnt_t_3_reg[0]) is unused and will be removed from module top_zynqberry.
WARNING: [Synth 8-3332] Sequential element (u_rgb2dvi/DataEncoders[1].DataEncoder/pC0_2_reg) is unused and will be removed from module top_zynqberry.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:31 . Memory (MB): peak = 779.664 ; gain = 487.371
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'u_clk_wiz_0/clk_out1' to pin 'u_clk_wiz_0/bbstub_clk_out1/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'u_clk_wiz_0/clk_out2' to pin 'u_clk_wiz_0/bbstub_clk_out2/O'
INFO: [Synth 8-5819] Moved 2 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:40 ; elapsed = 00:00:47 . Memory (MB): peak = 779.664 ; gain = 487.371
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:41 ; elapsed = 00:00:48 . Memory (MB): peak = 803.648 ; gain = 511.355
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:41 ; elapsed = 00:00:49 . Memory (MB): peak = 810.445 ; gain = 518.152
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:43 ; elapsed = 00:00:50 . Memory (MB): peak = 810.445 ; gain = 518.152
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:43 ; elapsed = 00:00:50 . Memory (MB): peak = 810.445 ; gain = 518.152
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:43 ; elapsed = 00:00:50 . Memory (MB): peak = 810.445 ; gain = 518.152
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:43 ; elapsed = 00:00:50 . Memory (MB): peak = 810.445 ; gain = 518.152
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:43 ; elapsed = 00:00:50 . Memory (MB): peak = 810.445 ; gain = 518.152
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:43 ; elapsed = 00:00:50 . Memory (MB): peak = 810.445 ; gain = 518.152
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+--------------+-------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name   | RTL Name                                        | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+--------------+-------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|top_zynqberry | u_rgb2dvi/DataEncoders[0].DataEncoder/pC0_2_reg | 3      | 2     | NO           | NO                 | YES               | 2      | 0       | 
+--------------+-------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clk_wiz_0     |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+-----------------+------+
|      |Cell             |Count |
+------+-----------------+------+
|1     |clk_wiz_0_bbox_0 |     1|
|2     |CARRY4           |    27|
|3     |LUT1             |    16|
|4     |LUT2             |    19|
|5     |LUT3             |    58|
|6     |LUT4             |    69|
|7     |LUT5             |    50|
|8     |LUT6             |   120|
|9     |OSERDESE2        |     4|
|10    |OSERDESE2_1      |     4|
|11    |SRL16E           |     2|
|12    |FDPE             |     2|
|13    |FDRE             |   214|
|14    |FDSE             |    39|
|15    |OBUF             |     1|
|16    |OBUFDS           |     4|
|17    |OBUFT            |     2|
+------+-----------------+------+

Report Instance Areas: 
+------+-------------------------------------+---------------+------+
|      |Instance                             |Module         |Cells |
+------+-------------------------------------+---------------+------+
|1     |top                                  |               |   634|
|2     |  u_Led_Chika                        |led_ctrl       |    67|
|3     |  u_rgb2dvi                          |rgb2dvi        |   378|
|4     |    ClockSerializer                  |OutputSERDES   |     3|
|5     |    \DataEncoders[0].DataEncoder     |TMDS_Encoder   |   144|
|6     |    \DataEncoders[0].DataSerializer  |OutputSERDES_0 |     3|
|7     |    \DataEncoders[1].DataEncoder     |TMDS_Encoder_1 |   104|
|8     |    \DataEncoders[1].DataSerializer  |OutputSERDES_2 |     3|
|9     |    \DataEncoders[2].DataEncoder     |TMDS_Encoder_3 |   105|
|10    |    \DataEncoders[2].DataSerializer  |OutputSERDES_4 |     3|
|11    |    LockLostReset                    |ResetBridge    |     3|
|12    |      SyncAsyncx                     |SyncAsync      |     2|
+------+-------------------------------------+---------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:43 ; elapsed = 00:00:50 . Memory (MB): peak = 810.445 ; gain = 518.152
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 114 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:26 ; elapsed = 00:00:37 . Memory (MB): peak = 810.445 ; gain = 181.398
Synthesis Optimization Complete : Time (s): cpu = 00:00:43 ; elapsed = 00:00:51 . Memory (MB): peak = 810.445 ; gain = 518.152
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 31 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 10 inverter(s) to 10 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
87 Infos, 117 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:46 ; elapsed = 00:00:54 . Memory (MB): peak = 810.445 ; gain = 526.363
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/house/Downloads/te0726-zynqberrydemo1-vivado_2018.2-build_03_20181120163939/zynqberrydemo1/vivadoRW/zynqberrydemo1.runs/synth_1/top_zynqberry.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_zynqberry_utilization_synth.rpt -pb top_zynqberry_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.064 . Memory (MB): peak = 810.445 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sat Oct 12 07:45:03 2019...
