From 14bb10dd6fd2073140e706a6816082417a9d0f75 Mon Sep 17 00:00:00 2001
From: Kevin Eyssartier <kevin.eyssartier@thalesgroup.com>
Date: Fri, 8 Jul 2022 15:44:55 +0200
Subject: [PATCH] rename ariane to cva6 in the dts

---
 arch/riscv/dts/cv32a6_genesysII.dts | 8 ++++----
 arch/riscv/dts/cv64a6_genesysII.dts | 8 ++++----
 2 files changed, 8 insertions(+), 8 deletions(-)

diff --git a/arch/riscv/dts/cv32a6_genesysII.dts b/arch/riscv/dts/cv32a6_genesysII.dts
index 41640be51f..1567864d8b 100644
--- a/arch/riscv/dts/cv32a6_genesysII.dts
+++ b/arch/riscv/dts/cv32a6_genesysII.dts
@@ -3,8 +3,8 @@
 / {
   #address-cells = <2>;
   #size-cells = <2>;
-  compatible = "eth,ariane-bare-dev";
-  model = "eth,ariane-bare";
+  compatible = "eth,cva6-bare-dev";
+  model = "eth,cva6-bare";
   chosen {
     stdout-path = "/soc/uart@10000000:115200";
     //tick-timer =  "/cpus/cpu@0";
@@ -18,7 +18,7 @@
       device_type = "cpu";
       reg = <0>;
       status = "okay";
-      compatible = "eth, ariane", "riscv";
+      compatible = "eth, cva6", "riscv";
       riscv,isa = "rv32ima";
       mmu-type = "riscv,sv32";
       tlb-split;
@@ -45,7 +45,7 @@
   L26: soc {
     #address-cells = <2>;
     #size-cells = <2>;
-    compatible = "eth,ariane-bare-soc", "simple-bus";
+    compatible = "eth,cva6-bare-soc", "simple-bus";
     ranges;
     clint@2000000 {
       compatible = "riscv,clint0";
diff --git a/arch/riscv/dts/cv64a6_genesysII.dts b/arch/riscv/dts/cv64a6_genesysII.dts
index 7849f43bca..b4dc57c1ce 100644
--- a/arch/riscv/dts/cv64a6_genesysII.dts
+++ b/arch/riscv/dts/cv64a6_genesysII.dts
@@ -3,8 +3,8 @@
 / {
   #address-cells = <2>;
   #size-cells = <2>;
-  compatible = "eth,ariane-bare-dev";
-  model = "eth,ariane-bare";
+  compatible = "eth,cva6-bare-dev";
+  model = "eth,cva6-bare";
   chosen {
     stdout-path = "/soc/uart@10000000:115200";
     //tick-timer =  "/cpus/cpu@0";
@@ -18,7 +18,7 @@
       device_type = "cpu";
       reg = <0>;
       status = "okay";
-      compatible = "eth, ariane", "riscv";
+      compatible = "eth, cva6", "riscv";
       riscv,isa = "rv64imafdc";
       mmu-type = "riscv,sv39";
       tlb-split;
@@ -45,7 +45,7 @@
   L26: soc {
     #address-cells = <2>;
     #size-cells = <2>;
-    compatible = "eth,ariane-bare-soc", "simple-bus";
+    compatible = "eth,cva6-bare-soc", "simple-bus";
     ranges;
     clint@2000000 {
       compatible = "riscv,clint0";
