//This is a tesbench generated with scala generator
//Things you want to control from the simulator cmdline must be parameters 
module tb_f2_dsp #(parameter g_io_iptr_A = "./io_iptr_A.txt",
            parameter g_io_Z = "./io_Z.txt",
            parameter g_io_lanes_rx = "./io_lanes_rx.txt",
            parameter g_io_lanes_tx = "./io_lanes_tx.txt",
            parameter g_Rs_high = 16*20.0e6,
            parameter g_Rs_low = 20.0e6,
            parameter g_tx_shift = 0,
            parameter g_tx_scale0 = 8,
            parameter g_tx_scale1 = 2,
            parameter g_tx_scale2 = 2,
            parameter g_tx_scale3 = 512,
            parameter g_tx_cic3shift = 4,
            parameter g_tx_user_spread_mode = 0,
            parameter g_tx_user_sum_mode = 0,
            parameter g_tx_user_select_index = 0,
            parameter g_tx_interpolator_mode = 4,
            parameter g_tx_dac_data_mode = 6,
            parameter g_rx_shift = 0,
            parameter g_rx_scale0 = 1,
            parameter g_rx_scale1 = 16,
            parameter g_rx_scale2 = 2,
            parameter g_rx_scale3 = 1,
            parameter g_rx_cic3shift = 4,
            parameter g_rx_user_index = 0,
            parameter g_rx_antenna_index = 0,
            parameter g_rx_output_mode = 0,
            parameter g_rx_input_mode = 0,
            parameter g_rx_mode = 4,
            parameter g_rx_inv_adc_clk_pol = 1,
            parameter g_rx_adc_fifo_lut_mode = 2,
            parameter g_lane_refclk_Ndiv = 2,
            parameter g_lane_refclk_shift = 0
            );
//timescale 1ps this should probably be a global model parameter 
parameter integer c_Ts=1/(g_Rs_high*1e-12);
parameter tx_c_ratio=g_Rs_high/(8*g_Rs_low);
parameter rx_c_ratio=g_Rs_high/(8*g_Rs_low);
parameter RESET_TIME = 128*c_Ts; // initially 16

//Registers for inputs 
reg asyncResetIn_clockRef;
reg lane_clkrst_asyncResetIn;
reg [7:0] lane_refclk_Ndiv;
reg lane_refclk_reset;
reg [1:0] lane_refclk_shift;
reg [7:0] io_ctrl_and_clocks_tx_Ndiv;
reg io_ctrl_and_clocks_tx_reset_clkdiv;
reg [1:0] io_ctrl_and_clocks_tx_clkdiv_shift;
reg [7:0] io_ctrl_and_clocks_rx_Ndiv;
reg io_ctrl_and_clocks_rx_reset_clkdiv;
reg [1:0] io_ctrl_and_clocks_rx_clkdiv_shift;
reg reset_loop;
reg reset_clock_div;
reg reset;
reg clock;
reg io_ctrl_and_clocks_reset_dacfifo;
reg [2:0] io_ctrl_and_clocks_user_spread_mode;
reg [8:0] io_iptr_A_0_real;
reg [8:0] io_iptr_A_0_imag;
reg [9:0] io_ctrl_and_clocks_interpolator_controls_0_cic3derivscale;
reg [4:0] io_ctrl_and_clocks_interpolator_controls_0_cic3derivshift;
reg [9:0] io_ctrl_and_clocks_interpolator_controls_0_hb1scale;
reg [9:0] io_ctrl_and_clocks_interpolator_controls_0_hb2scale;
reg [9:0] io_ctrl_and_clocks_interpolator_controls_0_hb3scale;
reg [2:0] io_ctrl_and_clocks_interpolator_controls_0_mode;
reg io_ctrl_and_clocks_interpolator_controls_0_reset_loop;
reg [2:0] io_ctrl_and_clocks_user_sum_mode_0;
reg [3:0] io_ctrl_and_clocks_user_select_index_0;
reg [2:0] io_ctrl_and_clocks_dac_data_mode_0;
reg [8:0] io_ctrl_and_clocks_dac_lut_write_addr_0;
reg [8:0] io_ctrl_and_clocks_dac_lut_write_vals_0_real;
reg [8:0] io_ctrl_and_clocks_dac_lut_write_vals_0_imag;
reg io_ctrl_and_clocks_dac_lut_write_en_0;
reg [8:0] io_iptr_A_1_real;
reg [8:0] io_iptr_A_1_imag;
reg [9:0] io_ctrl_and_clocks_interpolator_controls_1_cic3derivscale;
reg [4:0] io_ctrl_and_clocks_interpolator_controls_1_cic3derivshift;
reg [9:0] io_ctrl_and_clocks_interpolator_controls_1_hb1scale;
reg [9:0] io_ctrl_and_clocks_interpolator_controls_1_hb2scale;
reg [9:0] io_ctrl_and_clocks_interpolator_controls_1_hb3scale;
reg [2:0] io_ctrl_and_clocks_interpolator_controls_1_mode;
reg io_ctrl_and_clocks_interpolator_controls_1_reset_loop;
reg [2:0] io_ctrl_and_clocks_user_sum_mode_1;
reg [3:0] io_ctrl_and_clocks_user_select_index_1;
reg [2:0] io_ctrl_and_clocks_dac_data_mode_1;
reg [8:0] io_ctrl_and_clocks_dac_lut_write_addr_1;
reg [8:0] io_ctrl_and_clocks_dac_lut_write_vals_1_real;
reg [8:0] io_ctrl_and_clocks_dac_lut_write_vals_1_imag;
reg io_ctrl_and_clocks_dac_lut_write_en_1;
reg [8:0] io_iptr_A_2_real;
reg [8:0] io_iptr_A_2_imag;
reg [9:0] io_ctrl_and_clocks_interpolator_controls_2_cic3derivscale;
reg [4:0] io_ctrl_and_clocks_interpolator_controls_2_cic3derivshift;
reg [9:0] io_ctrl_and_clocks_interpolator_controls_2_hb1scale;
reg [9:0] io_ctrl_and_clocks_interpolator_controls_2_hb2scale;
reg [9:0] io_ctrl_and_clocks_interpolator_controls_2_hb3scale;
reg [2:0] io_ctrl_and_clocks_interpolator_controls_2_mode;
reg io_ctrl_and_clocks_interpolator_controls_2_reset_loop;
reg [2:0] io_ctrl_and_clocks_user_sum_mode_2;
reg [3:0] io_ctrl_and_clocks_user_select_index_2;
reg [2:0] io_ctrl_and_clocks_dac_data_mode_2;
reg [8:0] io_ctrl_and_clocks_dac_lut_write_addr_2;
reg [8:0] io_ctrl_and_clocks_dac_lut_write_vals_2_real;
reg [8:0] io_ctrl_and_clocks_dac_lut_write_vals_2_imag;
reg io_ctrl_and_clocks_dac_lut_write_en_2;
reg [8:0] io_iptr_A_3_real;
reg [8:0] io_iptr_A_3_imag;
reg [9:0] io_ctrl_and_clocks_interpolator_controls_3_cic3derivscale;
reg [4:0] io_ctrl_and_clocks_interpolator_controls_3_cic3derivshift;
reg [9:0] io_ctrl_and_clocks_interpolator_controls_3_hb1scale;
reg [9:0] io_ctrl_and_clocks_interpolator_controls_3_hb2scale;
reg [9:0] io_ctrl_and_clocks_interpolator_controls_3_hb3scale;
reg [2:0] io_ctrl_and_clocks_interpolator_controls_3_mode;
reg io_ctrl_and_clocks_interpolator_controls_3_reset_loop;
reg [2:0] io_ctrl_and_clocks_user_sum_mode_3;
reg [3:0] io_ctrl_and_clocks_user_select_index_3;
reg [2:0] io_ctrl_and_clocks_dac_data_mode_3;
reg [8:0] io_ctrl_and_clocks_dac_lut_write_addr_3;
reg [8:0] io_ctrl_and_clocks_dac_lut_write_vals_3_real;
reg [8:0] io_ctrl_and_clocks_dac_lut_write_vals_3_imag;
reg io_ctrl_and_clocks_dac_lut_write_en_3;
reg io_lanes_tx_enq_clock;
reg io_lanes_tx_0_ready;
reg io_lanes_tx_1_ready;
reg io_lanes_rx_0_valid;
reg [1:0] io_lanes_rx_0_bits_rxindex;
reg [15:0] io_lanes_rx_0_bits_data_0_udata_real;
reg [15:0] io_lanes_rx_0_bits_data_0_udata_imag;
reg [3:0] io_lanes_rx_0_bits_data_0_uindex;
reg [15:0] io_lanes_rx_0_bits_data_1_udata_real;
reg [15:0] io_lanes_rx_0_bits_data_1_udata_imag;
reg [3:0] io_lanes_rx_0_bits_data_1_uindex;
reg [15:0] io_lanes_rx_0_bits_data_2_udata_real;
reg [15:0] io_lanes_rx_0_bits_data_2_udata_imag;
reg [3:0] io_lanes_rx_0_bits_data_2_uindex;
reg [15:0] io_lanes_rx_0_bits_data_3_udata_real;
reg [15:0] io_lanes_rx_0_bits_data_3_udata_imag;
reg [3:0] io_lanes_rx_0_bits_data_3_uindex;
reg [15:0] io_lanes_rx_0_bits_data_4_udata_real;
reg [15:0] io_lanes_rx_0_bits_data_4_udata_imag;
reg [3:0] io_lanes_rx_0_bits_data_4_uindex;
reg [15:0] io_lanes_rx_0_bits_data_5_udata_real;
reg [15:0] io_lanes_rx_0_bits_data_5_udata_imag;
reg [3:0] io_lanes_rx_0_bits_data_5_uindex;
reg [15:0] io_lanes_rx_0_bits_data_6_udata_real;
reg [15:0] io_lanes_rx_0_bits_data_6_udata_imag;
reg [3:0] io_lanes_rx_0_bits_data_6_uindex;
reg [15:0] io_lanes_rx_0_bits_data_7_udata_real;
reg [15:0] io_lanes_rx_0_bits_data_7_udata_imag;
reg [3:0] io_lanes_rx_0_bits_data_7_uindex;
reg [15:0] io_lanes_rx_0_bits_data_8_udata_real;
reg [15:0] io_lanes_rx_0_bits_data_8_udata_imag;
reg [3:0] io_lanes_rx_0_bits_data_8_uindex;
reg [15:0] io_lanes_rx_0_bits_data_9_udata_real;
reg [15:0] io_lanes_rx_0_bits_data_9_udata_imag;
reg [3:0] io_lanes_rx_0_bits_data_9_uindex;
reg [15:0] io_lanes_rx_0_bits_data_10_udata_real;
reg [15:0] io_lanes_rx_0_bits_data_10_udata_imag;
reg [3:0] io_lanes_rx_0_bits_data_10_uindex;
reg [15:0] io_lanes_rx_0_bits_data_11_udata_real;
reg [15:0] io_lanes_rx_0_bits_data_11_udata_imag;
reg [3:0] io_lanes_rx_0_bits_data_11_uindex;
reg [15:0] io_lanes_rx_0_bits_data_12_udata_real;
reg [15:0] io_lanes_rx_0_bits_data_12_udata_imag;
reg [3:0] io_lanes_rx_0_bits_data_12_uindex;
reg [15:0] io_lanes_rx_0_bits_data_13_udata_real;
reg [15:0] io_lanes_rx_0_bits_data_13_udata_imag;
reg [3:0] io_lanes_rx_0_bits_data_13_uindex;
reg [15:0] io_lanes_rx_0_bits_data_14_udata_real;
reg [15:0] io_lanes_rx_0_bits_data_14_udata_imag;
reg [3:0] io_lanes_rx_0_bits_data_14_uindex;
reg [15:0] io_lanes_rx_0_bits_data_15_udata_real;
reg [15:0] io_lanes_rx_0_bits_data_15_udata_imag;
reg [3:0] io_lanes_rx_0_bits_data_15_uindex;
reg io_lanes_rx_1_valid;
reg [1:0] io_lanes_rx_1_bits_rxindex;
reg [15:0] io_lanes_rx_1_bits_data_0_udata_real;
reg [15:0] io_lanes_rx_1_bits_data_0_udata_imag;
reg [3:0] io_lanes_rx_1_bits_data_0_uindex;
reg [15:0] io_lanes_rx_1_bits_data_1_udata_real;
reg [15:0] io_lanes_rx_1_bits_data_1_udata_imag;
reg [3:0] io_lanes_rx_1_bits_data_1_uindex;
reg [15:0] io_lanes_rx_1_bits_data_2_udata_real;
reg [15:0] io_lanes_rx_1_bits_data_2_udata_imag;
reg [3:0] io_lanes_rx_1_bits_data_2_uindex;
reg [15:0] io_lanes_rx_1_bits_data_3_udata_real;
reg [15:0] io_lanes_rx_1_bits_data_3_udata_imag;
reg [3:0] io_lanes_rx_1_bits_data_3_uindex;
reg [15:0] io_lanes_rx_1_bits_data_4_udata_real;
reg [15:0] io_lanes_rx_1_bits_data_4_udata_imag;
reg [3:0] io_lanes_rx_1_bits_data_4_uindex;
reg [15:0] io_lanes_rx_1_bits_data_5_udata_real;
reg [15:0] io_lanes_rx_1_bits_data_5_udata_imag;
reg [3:0] io_lanes_rx_1_bits_data_5_uindex;
reg [15:0] io_lanes_rx_1_bits_data_6_udata_real;
reg [15:0] io_lanes_rx_1_bits_data_6_udata_imag;
reg [3:0] io_lanes_rx_1_bits_data_6_uindex;
reg [15:0] io_lanes_rx_1_bits_data_7_udata_real;
reg [15:0] io_lanes_rx_1_bits_data_7_udata_imag;
reg [3:0] io_lanes_rx_1_bits_data_7_uindex;
reg [15:0] io_lanes_rx_1_bits_data_8_udata_real;
reg [15:0] io_lanes_rx_1_bits_data_8_udata_imag;
reg [3:0] io_lanes_rx_1_bits_data_8_uindex;
reg [15:0] io_lanes_rx_1_bits_data_9_udata_real;
reg [15:0] io_lanes_rx_1_bits_data_9_udata_imag;
reg [3:0] io_lanes_rx_1_bits_data_9_uindex;
reg [15:0] io_lanes_rx_1_bits_data_10_udata_real;
reg [15:0] io_lanes_rx_1_bits_data_10_udata_imag;
reg [3:0] io_lanes_rx_1_bits_data_10_uindex;
reg [15:0] io_lanes_rx_1_bits_data_11_udata_real;
reg [15:0] io_lanes_rx_1_bits_data_11_udata_imag;
reg [3:0] io_lanes_rx_1_bits_data_11_uindex;
reg [15:0] io_lanes_rx_1_bits_data_12_udata_real;
reg [15:0] io_lanes_rx_1_bits_data_12_udata_imag;
reg [3:0] io_lanes_rx_1_bits_data_12_uindex;
reg [15:0] io_lanes_rx_1_bits_data_13_udata_real;
reg [15:0] io_lanes_rx_1_bits_data_13_udata_imag;
reg [3:0] io_lanes_rx_1_bits_data_13_uindex;
reg [15:0] io_lanes_rx_1_bits_data_14_udata_real;
reg [15:0] io_lanes_rx_1_bits_data_14_udata_imag;
reg [3:0] io_lanes_rx_1_bits_data_14_uindex;
reg [15:0] io_lanes_rx_1_bits_data_15_udata_real;
reg [15:0] io_lanes_rx_1_bits_data_15_udata_imag;
reg [3:0] io_lanes_rx_1_bits_data_15_uindex;
reg [4:0] io_ctrl_and_clocks_tx_fine_delays_0;
reg [5:0] io_ctrl_and_clocks_tx_user_delays_0_0;
reg [9:0] io_ctrl_and_clocks_tx_user_weights_0_0_real;
reg [9:0] io_ctrl_and_clocks_tx_user_weights_0_0_imag;
reg [5:0] io_ctrl_and_clocks_tx_user_delays_0_1;
reg [9:0] io_ctrl_and_clocks_tx_user_weights_0_1_real;
reg [9:0] io_ctrl_and_clocks_tx_user_weights_0_1_imag;
reg [5:0] io_ctrl_and_clocks_tx_user_delays_0_2;
reg [9:0] io_ctrl_and_clocks_tx_user_weights_0_2_real;
reg [9:0] io_ctrl_and_clocks_tx_user_weights_0_2_imag;
reg [5:0] io_ctrl_and_clocks_tx_user_delays_0_3;
reg [9:0] io_ctrl_and_clocks_tx_user_weights_0_3_real;
reg [9:0] io_ctrl_and_clocks_tx_user_weights_0_3_imag;
reg [5:0] io_ctrl_and_clocks_tx_user_delays_0_4;
reg [9:0] io_ctrl_and_clocks_tx_user_weights_0_4_real;
reg [9:0] io_ctrl_and_clocks_tx_user_weights_0_4_imag;
reg [5:0] io_ctrl_and_clocks_tx_user_delays_0_5;
reg [9:0] io_ctrl_and_clocks_tx_user_weights_0_5_real;
reg [9:0] io_ctrl_and_clocks_tx_user_weights_0_5_imag;
reg [5:0] io_ctrl_and_clocks_tx_user_delays_0_6;
reg [9:0] io_ctrl_and_clocks_tx_user_weights_0_6_real;
reg [9:0] io_ctrl_and_clocks_tx_user_weights_0_6_imag;
reg [5:0] io_ctrl_and_clocks_tx_user_delays_0_7;
reg [9:0] io_ctrl_and_clocks_tx_user_weights_0_7_real;
reg [9:0] io_ctrl_and_clocks_tx_user_weights_0_7_imag;
reg [5:0] io_ctrl_and_clocks_tx_user_delays_0_8;
reg [9:0] io_ctrl_and_clocks_tx_user_weights_0_8_real;
reg [9:0] io_ctrl_and_clocks_tx_user_weights_0_8_imag;
reg [5:0] io_ctrl_and_clocks_tx_user_delays_0_9;
reg [9:0] io_ctrl_and_clocks_tx_user_weights_0_9_real;
reg [9:0] io_ctrl_and_clocks_tx_user_weights_0_9_imag;
reg [5:0] io_ctrl_and_clocks_tx_user_delays_0_10;
reg [9:0] io_ctrl_and_clocks_tx_user_weights_0_10_real;
reg [9:0] io_ctrl_and_clocks_tx_user_weights_0_10_imag;
reg [5:0] io_ctrl_and_clocks_tx_user_delays_0_11;
reg [9:0] io_ctrl_and_clocks_tx_user_weights_0_11_real;
reg [9:0] io_ctrl_and_clocks_tx_user_weights_0_11_imag;
reg [5:0] io_ctrl_and_clocks_tx_user_delays_0_12;
reg [9:0] io_ctrl_and_clocks_tx_user_weights_0_12_real;
reg [9:0] io_ctrl_and_clocks_tx_user_weights_0_12_imag;
reg [5:0] io_ctrl_and_clocks_tx_user_delays_0_13;
reg [9:0] io_ctrl_and_clocks_tx_user_weights_0_13_real;
reg [9:0] io_ctrl_and_clocks_tx_user_weights_0_13_imag;
reg [5:0] io_ctrl_and_clocks_tx_user_delays_0_14;
reg [9:0] io_ctrl_and_clocks_tx_user_weights_0_14_real;
reg [9:0] io_ctrl_and_clocks_tx_user_weights_0_14_imag;
reg [5:0] io_ctrl_and_clocks_tx_user_delays_0_15;
reg [9:0] io_ctrl_and_clocks_tx_user_weights_0_15_real;
reg [9:0] io_ctrl_and_clocks_tx_user_weights_0_15_imag;
reg [4:0] io_ctrl_and_clocks_tx_fine_delays_1;
reg [5:0] io_ctrl_and_clocks_tx_user_delays_1_0;
reg [9:0] io_ctrl_and_clocks_tx_user_weights_1_0_real;
reg [9:0] io_ctrl_and_clocks_tx_user_weights_1_0_imag;
reg [5:0] io_ctrl_and_clocks_tx_user_delays_1_1;
reg [9:0] io_ctrl_and_clocks_tx_user_weights_1_1_real;
reg [9:0] io_ctrl_and_clocks_tx_user_weights_1_1_imag;
reg [5:0] io_ctrl_and_clocks_tx_user_delays_1_2;
reg [9:0] io_ctrl_and_clocks_tx_user_weights_1_2_real;
reg [9:0] io_ctrl_and_clocks_tx_user_weights_1_2_imag;
reg [5:0] io_ctrl_and_clocks_tx_user_delays_1_3;
reg [9:0] io_ctrl_and_clocks_tx_user_weights_1_3_real;
reg [9:0] io_ctrl_and_clocks_tx_user_weights_1_3_imag;
reg [5:0] io_ctrl_and_clocks_tx_user_delays_1_4;
reg [9:0] io_ctrl_and_clocks_tx_user_weights_1_4_real;
reg [9:0] io_ctrl_and_clocks_tx_user_weights_1_4_imag;
reg [5:0] io_ctrl_and_clocks_tx_user_delays_1_5;
reg [9:0] io_ctrl_and_clocks_tx_user_weights_1_5_real;
reg [9:0] io_ctrl_and_clocks_tx_user_weights_1_5_imag;
reg [5:0] io_ctrl_and_clocks_tx_user_delays_1_6;
reg [9:0] io_ctrl_and_clocks_tx_user_weights_1_6_real;
reg [9:0] io_ctrl_and_clocks_tx_user_weights_1_6_imag;
reg [5:0] io_ctrl_and_clocks_tx_user_delays_1_7;
reg [9:0] io_ctrl_and_clocks_tx_user_weights_1_7_real;
reg [9:0] io_ctrl_and_clocks_tx_user_weights_1_7_imag;
reg [5:0] io_ctrl_and_clocks_tx_user_delays_1_8;
reg [9:0] io_ctrl_and_clocks_tx_user_weights_1_8_real;
reg [9:0] io_ctrl_and_clocks_tx_user_weights_1_8_imag;
reg [5:0] io_ctrl_and_clocks_tx_user_delays_1_9;
reg [9:0] io_ctrl_and_clocks_tx_user_weights_1_9_real;
reg [9:0] io_ctrl_and_clocks_tx_user_weights_1_9_imag;
reg [5:0] io_ctrl_and_clocks_tx_user_delays_1_10;
reg [9:0] io_ctrl_and_clocks_tx_user_weights_1_10_real;
reg [9:0] io_ctrl_and_clocks_tx_user_weights_1_10_imag;
reg [5:0] io_ctrl_and_clocks_tx_user_delays_1_11;
reg [9:0] io_ctrl_and_clocks_tx_user_weights_1_11_real;
reg [9:0] io_ctrl_and_clocks_tx_user_weights_1_11_imag;
reg [5:0] io_ctrl_and_clocks_tx_user_delays_1_12;
reg [9:0] io_ctrl_and_clocks_tx_user_weights_1_12_real;
reg [9:0] io_ctrl_and_clocks_tx_user_weights_1_12_imag;
reg [5:0] io_ctrl_and_clocks_tx_user_delays_1_13;
reg [9:0] io_ctrl_and_clocks_tx_user_weights_1_13_real;
reg [9:0] io_ctrl_and_clocks_tx_user_weights_1_13_imag;
reg [5:0] io_ctrl_and_clocks_tx_user_delays_1_14;
reg [9:0] io_ctrl_and_clocks_tx_user_weights_1_14_real;
reg [9:0] io_ctrl_and_clocks_tx_user_weights_1_14_imag;
reg [5:0] io_ctrl_and_clocks_tx_user_delays_1_15;
reg [9:0] io_ctrl_and_clocks_tx_user_weights_1_15_real;
reg [9:0] io_ctrl_and_clocks_tx_user_weights_1_15_imag;
reg [4:0] io_ctrl_and_clocks_tx_fine_delays_2;
reg [5:0] io_ctrl_and_clocks_tx_user_delays_2_0;
reg [9:0] io_ctrl_and_clocks_tx_user_weights_2_0_real;
reg [9:0] io_ctrl_and_clocks_tx_user_weights_2_0_imag;
reg [5:0] io_ctrl_and_clocks_tx_user_delays_2_1;
reg [9:0] io_ctrl_and_clocks_tx_user_weights_2_1_real;
reg [9:0] io_ctrl_and_clocks_tx_user_weights_2_1_imag;
reg [5:0] io_ctrl_and_clocks_tx_user_delays_2_2;
reg [9:0] io_ctrl_and_clocks_tx_user_weights_2_2_real;
reg [9:0] io_ctrl_and_clocks_tx_user_weights_2_2_imag;
reg [5:0] io_ctrl_and_clocks_tx_user_delays_2_3;
reg [9:0] io_ctrl_and_clocks_tx_user_weights_2_3_real;
reg [9:0] io_ctrl_and_clocks_tx_user_weights_2_3_imag;
reg [5:0] io_ctrl_and_clocks_tx_user_delays_2_4;
reg [9:0] io_ctrl_and_clocks_tx_user_weights_2_4_real;
reg [9:0] io_ctrl_and_clocks_tx_user_weights_2_4_imag;
reg [5:0] io_ctrl_and_clocks_tx_user_delays_2_5;
reg [9:0] io_ctrl_and_clocks_tx_user_weights_2_5_real;
reg [9:0] io_ctrl_and_clocks_tx_user_weights_2_5_imag;
reg [5:0] io_ctrl_and_clocks_tx_user_delays_2_6;
reg [9:0] io_ctrl_and_clocks_tx_user_weights_2_6_real;
reg [9:0] io_ctrl_and_clocks_tx_user_weights_2_6_imag;
reg [5:0] io_ctrl_and_clocks_tx_user_delays_2_7;
reg [9:0] io_ctrl_and_clocks_tx_user_weights_2_7_real;
reg [9:0] io_ctrl_and_clocks_tx_user_weights_2_7_imag;
reg [5:0] io_ctrl_and_clocks_tx_user_delays_2_8;
reg [9:0] io_ctrl_and_clocks_tx_user_weights_2_8_real;
reg [9:0] io_ctrl_and_clocks_tx_user_weights_2_8_imag;
reg [5:0] io_ctrl_and_clocks_tx_user_delays_2_9;
reg [9:0] io_ctrl_and_clocks_tx_user_weights_2_9_real;
reg [9:0] io_ctrl_and_clocks_tx_user_weights_2_9_imag;
reg [5:0] io_ctrl_and_clocks_tx_user_delays_2_10;
reg [9:0] io_ctrl_and_clocks_tx_user_weights_2_10_real;
reg [9:0] io_ctrl_and_clocks_tx_user_weights_2_10_imag;
reg [5:0] io_ctrl_and_clocks_tx_user_delays_2_11;
reg [9:0] io_ctrl_and_clocks_tx_user_weights_2_11_real;
reg [9:0] io_ctrl_and_clocks_tx_user_weights_2_11_imag;
reg [5:0] io_ctrl_and_clocks_tx_user_delays_2_12;
reg [9:0] io_ctrl_and_clocks_tx_user_weights_2_12_real;
reg [9:0] io_ctrl_and_clocks_tx_user_weights_2_12_imag;
reg [5:0] io_ctrl_and_clocks_tx_user_delays_2_13;
reg [9:0] io_ctrl_and_clocks_tx_user_weights_2_13_real;
reg [9:0] io_ctrl_and_clocks_tx_user_weights_2_13_imag;
reg [5:0] io_ctrl_and_clocks_tx_user_delays_2_14;
reg [9:0] io_ctrl_and_clocks_tx_user_weights_2_14_real;
reg [9:0] io_ctrl_and_clocks_tx_user_weights_2_14_imag;
reg [5:0] io_ctrl_and_clocks_tx_user_delays_2_15;
reg [9:0] io_ctrl_and_clocks_tx_user_weights_2_15_real;
reg [9:0] io_ctrl_and_clocks_tx_user_weights_2_15_imag;
reg [4:0] io_ctrl_and_clocks_tx_fine_delays_3;
reg [5:0] io_ctrl_and_clocks_tx_user_delays_3_0;
reg [9:0] io_ctrl_and_clocks_tx_user_weights_3_0_real;
reg [9:0] io_ctrl_and_clocks_tx_user_weights_3_0_imag;
reg [5:0] io_ctrl_and_clocks_tx_user_delays_3_1;
reg [9:0] io_ctrl_and_clocks_tx_user_weights_3_1_real;
reg [9:0] io_ctrl_and_clocks_tx_user_weights_3_1_imag;
reg [5:0] io_ctrl_and_clocks_tx_user_delays_3_2;
reg [9:0] io_ctrl_and_clocks_tx_user_weights_3_2_real;
reg [9:0] io_ctrl_and_clocks_tx_user_weights_3_2_imag;
reg [5:0] io_ctrl_and_clocks_tx_user_delays_3_3;
reg [9:0] io_ctrl_and_clocks_tx_user_weights_3_3_real;
reg [9:0] io_ctrl_and_clocks_tx_user_weights_3_3_imag;
reg [5:0] io_ctrl_and_clocks_tx_user_delays_3_4;
reg [9:0] io_ctrl_and_clocks_tx_user_weights_3_4_real;
reg [9:0] io_ctrl_and_clocks_tx_user_weights_3_4_imag;
reg [5:0] io_ctrl_and_clocks_tx_user_delays_3_5;
reg [9:0] io_ctrl_and_clocks_tx_user_weights_3_5_real;
reg [9:0] io_ctrl_and_clocks_tx_user_weights_3_5_imag;
reg [5:0] io_ctrl_and_clocks_tx_user_delays_3_6;
reg [9:0] io_ctrl_and_clocks_tx_user_weights_3_6_real;
reg [9:0] io_ctrl_and_clocks_tx_user_weights_3_6_imag;
reg [5:0] io_ctrl_and_clocks_tx_user_delays_3_7;
reg [9:0] io_ctrl_and_clocks_tx_user_weights_3_7_real;
reg [9:0] io_ctrl_and_clocks_tx_user_weights_3_7_imag;
reg [5:0] io_ctrl_and_clocks_tx_user_delays_3_8;
reg [9:0] io_ctrl_and_clocks_tx_user_weights_3_8_real;
reg [9:0] io_ctrl_and_clocks_tx_user_weights_3_8_imag;
reg [5:0] io_ctrl_and_clocks_tx_user_delays_3_9;
reg [9:0] io_ctrl_and_clocks_tx_user_weights_3_9_real;
reg [9:0] io_ctrl_and_clocks_tx_user_weights_3_9_imag;
reg [5:0] io_ctrl_and_clocks_tx_user_delays_3_10;
reg [9:0] io_ctrl_and_clocks_tx_user_weights_3_10_real;
reg [9:0] io_ctrl_and_clocks_tx_user_weights_3_10_imag;
reg [5:0] io_ctrl_and_clocks_tx_user_delays_3_11;
reg [9:0] io_ctrl_and_clocks_tx_user_weights_3_11_real;
reg [9:0] io_ctrl_and_clocks_tx_user_weights_3_11_imag;
reg [5:0] io_ctrl_and_clocks_tx_user_delays_3_12;
reg [9:0] io_ctrl_and_clocks_tx_user_weights_3_12_real;
reg [9:0] io_ctrl_and_clocks_tx_user_weights_3_12_imag;
reg [5:0] io_ctrl_and_clocks_tx_user_delays_3_13;
reg [9:0] io_ctrl_and_clocks_tx_user_weights_3_13_real;
reg [9:0] io_ctrl_and_clocks_tx_user_weights_3_13_imag;
reg [5:0] io_ctrl_and_clocks_tx_user_delays_3_14;
reg [9:0] io_ctrl_and_clocks_tx_user_weights_3_14_real;
reg [9:0] io_ctrl_and_clocks_tx_user_weights_3_14_imag;
reg [5:0] io_ctrl_and_clocks_tx_user_delays_3_15;
reg [9:0] io_ctrl_and_clocks_tx_user_weights_3_15_real;
reg [9:0] io_ctrl_and_clocks_tx_user_weights_3_15_imag;
reg [9:0] io_ctrl_and_clocks_decimator_controls_0_cic3integscale;
reg [4:0] io_ctrl_and_clocks_decimator_controls_0_cic3integshift;
reg [0:0] io_ctrl_and_clocks_decimator_controls_0_reset_loop;
reg [9:0] io_ctrl_and_clocks_decimator_controls_0_hb1scale;
reg [9:0] io_ctrl_and_clocks_decimator_controls_0_hb2scale;
reg [9:0] io_ctrl_and_clocks_decimator_controls_0_hb3scale;
reg [2:0] io_ctrl_and_clocks_decimator_controls_0_mode;
reg io_ctrl_and_clocks_inv_adc_clk_pol_0;
reg [8:0] io_ctrl_and_clocks_adc_lut_write_vals_0_real;
reg [8:0] io_ctrl_and_clocks_adc_lut_write_vals_0_imag;
reg [9:0] io_ctrl_and_clocks_decimator_controls_1_cic3integscale;
reg [4:0] io_ctrl_and_clocks_decimator_controls_1_cic3integshift;
reg [0:0] io_ctrl_and_clocks_decimator_controls_1_reset_loop;
reg [9:0] io_ctrl_and_clocks_decimator_controls_1_hb1scale;
reg [9:0] io_ctrl_and_clocks_decimator_controls_1_hb2scale;
reg [9:0] io_ctrl_and_clocks_decimator_controls_1_hb3scale;
reg [2:0] io_ctrl_and_clocks_decimator_controls_1_mode;
reg io_ctrl_and_clocks_inv_adc_clk_pol_1;
reg [8:0] io_ctrl_and_clocks_adc_lut_write_vals_1_real;
reg [8:0] io_ctrl_and_clocks_adc_lut_write_vals_1_imag;
reg [9:0] io_ctrl_and_clocks_decimator_controls_2_cic3integscale;
reg [4:0] io_ctrl_and_clocks_decimator_controls_2_cic3integshift;
reg [0:0] io_ctrl_and_clocks_decimator_controls_2_reset_loop;
reg [9:0] io_ctrl_and_clocks_decimator_controls_2_hb1scale;
reg [9:0] io_ctrl_and_clocks_decimator_controls_2_hb2scale;
reg [9:0] io_ctrl_and_clocks_decimator_controls_2_hb3scale;
reg [2:0] io_ctrl_and_clocks_decimator_controls_2_mode;
reg io_ctrl_and_clocks_inv_adc_clk_pol_2;
reg [8:0] io_ctrl_and_clocks_adc_lut_write_vals_2_real;
reg [8:0] io_ctrl_and_clocks_adc_lut_write_vals_2_imag;
reg [9:0] io_ctrl_and_clocks_decimator_controls_3_cic3integscale;
reg [4:0] io_ctrl_and_clocks_decimator_controls_3_cic3integshift;
reg [0:0] io_ctrl_and_clocks_decimator_controls_3_reset_loop;
reg [9:0] io_ctrl_and_clocks_decimator_controls_3_hb1scale;
reg [9:0] io_ctrl_and_clocks_decimator_controls_3_hb2scale;
reg [9:0] io_ctrl_and_clocks_decimator_controls_3_hb3scale;
reg [2:0] io_ctrl_and_clocks_decimator_controls_3_mode;
reg io_ctrl_and_clocks_inv_adc_clk_pol_3;
reg [8:0] io_ctrl_and_clocks_adc_lut_write_vals_3_real;
reg [8:0] io_ctrl_and_clocks_adc_lut_write_vals_3_imag;
reg [3:0] io_ctrl_and_clocks_user_index;
reg [1:0] io_ctrl_and_clocks_antenna_index;
reg io_ctrl_and_clocks_reset_index_count;
reg io_ctrl_and_clocks_reset_outfifo;
reg io_ctrl_and_clocks_reset_adcfifo;
reg io_ctrl_and_clocks_reset_infifo;
reg [2:0] io_ctrl_and_clocks_rx_output_mode;
reg [2:0] io_ctrl_and_clocks_input_mode;
reg [2:0] io_ctrl_and_clocks_adc_fifo_lut_mode;
reg [8:0] io_ctrl_and_clocks_adc_lut_write_addr;
reg io_ctrl_and_clocks_adc_lut_write_en;
reg io_ctrl_and_clocks_adc_lut_reset;
reg [4:0] io_ctrl_and_clocks_rx_fine_delays_0;
reg [5:0] io_ctrl_and_clocks_rx_user_delays_0_0;
reg [9:0] io_ctrl_and_clocks_rx_user_weights_0_0_real;
reg [9:0] io_ctrl_and_clocks_rx_user_weights_0_0_imag;
reg [5:0] io_ctrl_and_clocks_rx_user_delays_0_1;
reg [9:0] io_ctrl_and_clocks_rx_user_weights_0_1_real;
reg [9:0] io_ctrl_and_clocks_rx_user_weights_0_1_imag;
reg [5:0] io_ctrl_and_clocks_rx_user_delays_0_2;
reg [9:0] io_ctrl_and_clocks_rx_user_weights_0_2_real;
reg [9:0] io_ctrl_and_clocks_rx_user_weights_0_2_imag;
reg [5:0] io_ctrl_and_clocks_rx_user_delays_0_3;
reg [9:0] io_ctrl_and_clocks_rx_user_weights_0_3_real;
reg [9:0] io_ctrl_and_clocks_rx_user_weights_0_3_imag;
reg [5:0] io_ctrl_and_clocks_rx_user_delays_0_4;
reg [9:0] io_ctrl_and_clocks_rx_user_weights_0_4_real;
reg [9:0] io_ctrl_and_clocks_rx_user_weights_0_4_imag;
reg [5:0] io_ctrl_and_clocks_rx_user_delays_0_5;
reg [9:0] io_ctrl_and_clocks_rx_user_weights_0_5_real;
reg [9:0] io_ctrl_and_clocks_rx_user_weights_0_5_imag;
reg [5:0] io_ctrl_and_clocks_rx_user_delays_0_6;
reg [9:0] io_ctrl_and_clocks_rx_user_weights_0_6_real;
reg [9:0] io_ctrl_and_clocks_rx_user_weights_0_6_imag;
reg [5:0] io_ctrl_and_clocks_rx_user_delays_0_7;
reg [9:0] io_ctrl_and_clocks_rx_user_weights_0_7_real;
reg [9:0] io_ctrl_and_clocks_rx_user_weights_0_7_imag;
reg [5:0] io_ctrl_and_clocks_rx_user_delays_0_8;
reg [9:0] io_ctrl_and_clocks_rx_user_weights_0_8_real;
reg [9:0] io_ctrl_and_clocks_rx_user_weights_0_8_imag;
reg [5:0] io_ctrl_and_clocks_rx_user_delays_0_9;
reg [9:0] io_ctrl_and_clocks_rx_user_weights_0_9_real;
reg [9:0] io_ctrl_and_clocks_rx_user_weights_0_9_imag;
reg [5:0] io_ctrl_and_clocks_rx_user_delays_0_10;
reg [9:0] io_ctrl_and_clocks_rx_user_weights_0_10_real;
reg [9:0] io_ctrl_and_clocks_rx_user_weights_0_10_imag;
reg [5:0] io_ctrl_and_clocks_rx_user_delays_0_11;
reg [9:0] io_ctrl_and_clocks_rx_user_weights_0_11_real;
reg [9:0] io_ctrl_and_clocks_rx_user_weights_0_11_imag;
reg [5:0] io_ctrl_and_clocks_rx_user_delays_0_12;
reg [9:0] io_ctrl_and_clocks_rx_user_weights_0_12_real;
reg [9:0] io_ctrl_and_clocks_rx_user_weights_0_12_imag;
reg [5:0] io_ctrl_and_clocks_rx_user_delays_0_13;
reg [9:0] io_ctrl_and_clocks_rx_user_weights_0_13_real;
reg [9:0] io_ctrl_and_clocks_rx_user_weights_0_13_imag;
reg [5:0] io_ctrl_and_clocks_rx_user_delays_0_14;
reg [9:0] io_ctrl_and_clocks_rx_user_weights_0_14_real;
reg [9:0] io_ctrl_and_clocks_rx_user_weights_0_14_imag;
reg [5:0] io_ctrl_and_clocks_rx_user_delays_0_15;
reg [9:0] io_ctrl_and_clocks_rx_user_weights_0_15_real;
reg [9:0] io_ctrl_and_clocks_rx_user_weights_0_15_imag;
reg [4:0] io_ctrl_and_clocks_rx_fine_delays_1;
reg [5:0] io_ctrl_and_clocks_rx_user_delays_1_0;
reg [9:0] io_ctrl_and_clocks_rx_user_weights_1_0_real;
reg [9:0] io_ctrl_and_clocks_rx_user_weights_1_0_imag;
reg [5:0] io_ctrl_and_clocks_rx_user_delays_1_1;
reg [9:0] io_ctrl_and_clocks_rx_user_weights_1_1_real;
reg [9:0] io_ctrl_and_clocks_rx_user_weights_1_1_imag;
reg [5:0] io_ctrl_and_clocks_rx_user_delays_1_2;
reg [9:0] io_ctrl_and_clocks_rx_user_weights_1_2_real;
reg [9:0] io_ctrl_and_clocks_rx_user_weights_1_2_imag;
reg [5:0] io_ctrl_and_clocks_rx_user_delays_1_3;
reg [9:0] io_ctrl_and_clocks_rx_user_weights_1_3_real;
reg [9:0] io_ctrl_and_clocks_rx_user_weights_1_3_imag;
reg [5:0] io_ctrl_and_clocks_rx_user_delays_1_4;
reg [9:0] io_ctrl_and_clocks_rx_user_weights_1_4_real;
reg [9:0] io_ctrl_and_clocks_rx_user_weights_1_4_imag;
reg [5:0] io_ctrl_and_clocks_rx_user_delays_1_5;
reg [9:0] io_ctrl_and_clocks_rx_user_weights_1_5_real;
reg [9:0] io_ctrl_and_clocks_rx_user_weights_1_5_imag;
reg [5:0] io_ctrl_and_clocks_rx_user_delays_1_6;
reg [9:0] io_ctrl_and_clocks_rx_user_weights_1_6_real;
reg [9:0] io_ctrl_and_clocks_rx_user_weights_1_6_imag;
reg [5:0] io_ctrl_and_clocks_rx_user_delays_1_7;
reg [9:0] io_ctrl_and_clocks_rx_user_weights_1_7_real;
reg [9:0] io_ctrl_and_clocks_rx_user_weights_1_7_imag;
reg [5:0] io_ctrl_and_clocks_rx_user_delays_1_8;
reg [9:0] io_ctrl_and_clocks_rx_user_weights_1_8_real;
reg [9:0] io_ctrl_and_clocks_rx_user_weights_1_8_imag;
reg [5:0] io_ctrl_and_clocks_rx_user_delays_1_9;
reg [9:0] io_ctrl_and_clocks_rx_user_weights_1_9_real;
reg [9:0] io_ctrl_and_clocks_rx_user_weights_1_9_imag;
reg [5:0] io_ctrl_and_clocks_rx_user_delays_1_10;
reg [9:0] io_ctrl_and_clocks_rx_user_weights_1_10_real;
reg [9:0] io_ctrl_and_clocks_rx_user_weights_1_10_imag;
reg [5:0] io_ctrl_and_clocks_rx_user_delays_1_11;
reg [9:0] io_ctrl_and_clocks_rx_user_weights_1_11_real;
reg [9:0] io_ctrl_and_clocks_rx_user_weights_1_11_imag;
reg [5:0] io_ctrl_and_clocks_rx_user_delays_1_12;
reg [9:0] io_ctrl_and_clocks_rx_user_weights_1_12_real;
reg [9:0] io_ctrl_and_clocks_rx_user_weights_1_12_imag;
reg [5:0] io_ctrl_and_clocks_rx_user_delays_1_13;
reg [9:0] io_ctrl_and_clocks_rx_user_weights_1_13_real;
reg [9:0] io_ctrl_and_clocks_rx_user_weights_1_13_imag;
reg [5:0] io_ctrl_and_clocks_rx_user_delays_1_14;
reg [9:0] io_ctrl_and_clocks_rx_user_weights_1_14_real;
reg [9:0] io_ctrl_and_clocks_rx_user_weights_1_14_imag;
reg [5:0] io_ctrl_and_clocks_rx_user_delays_1_15;
reg [9:0] io_ctrl_and_clocks_rx_user_weights_1_15_real;
reg [9:0] io_ctrl_and_clocks_rx_user_weights_1_15_imag;
reg [4:0] io_ctrl_and_clocks_rx_fine_delays_2;
reg [5:0] io_ctrl_and_clocks_rx_user_delays_2_0;
reg [9:0] io_ctrl_and_clocks_rx_user_weights_2_0_real;
reg [9:0] io_ctrl_and_clocks_rx_user_weights_2_0_imag;
reg [5:0] io_ctrl_and_clocks_rx_user_delays_2_1;
reg [9:0] io_ctrl_and_clocks_rx_user_weights_2_1_real;
reg [9:0] io_ctrl_and_clocks_rx_user_weights_2_1_imag;
reg [5:0] io_ctrl_and_clocks_rx_user_delays_2_2;
reg [9:0] io_ctrl_and_clocks_rx_user_weights_2_2_real;
reg [9:0] io_ctrl_and_clocks_rx_user_weights_2_2_imag;
reg [5:0] io_ctrl_and_clocks_rx_user_delays_2_3;
reg [9:0] io_ctrl_and_clocks_rx_user_weights_2_3_real;
reg [9:0] io_ctrl_and_clocks_rx_user_weights_2_3_imag;
reg [5:0] io_ctrl_and_clocks_rx_user_delays_2_4;
reg [9:0] io_ctrl_and_clocks_rx_user_weights_2_4_real;
reg [9:0] io_ctrl_and_clocks_rx_user_weights_2_4_imag;
reg [5:0] io_ctrl_and_clocks_rx_user_delays_2_5;
reg [9:0] io_ctrl_and_clocks_rx_user_weights_2_5_real;
reg [9:0] io_ctrl_and_clocks_rx_user_weights_2_5_imag;
reg [5:0] io_ctrl_and_clocks_rx_user_delays_2_6;
reg [9:0] io_ctrl_and_clocks_rx_user_weights_2_6_real;
reg [9:0] io_ctrl_and_clocks_rx_user_weights_2_6_imag;
reg [5:0] io_ctrl_and_clocks_rx_user_delays_2_7;
reg [9:0] io_ctrl_and_clocks_rx_user_weights_2_7_real;
reg [9:0] io_ctrl_and_clocks_rx_user_weights_2_7_imag;
reg [5:0] io_ctrl_and_clocks_rx_user_delays_2_8;
reg [9:0] io_ctrl_and_clocks_rx_user_weights_2_8_real;
reg [9:0] io_ctrl_and_clocks_rx_user_weights_2_8_imag;
reg [5:0] io_ctrl_and_clocks_rx_user_delays_2_9;
reg [9:0] io_ctrl_and_clocks_rx_user_weights_2_9_real;
reg [9:0] io_ctrl_and_clocks_rx_user_weights_2_9_imag;
reg [5:0] io_ctrl_and_clocks_rx_user_delays_2_10;
reg [9:0] io_ctrl_and_clocks_rx_user_weights_2_10_real;
reg [9:0] io_ctrl_and_clocks_rx_user_weights_2_10_imag;
reg [5:0] io_ctrl_and_clocks_rx_user_delays_2_11;
reg [9:0] io_ctrl_and_clocks_rx_user_weights_2_11_real;
reg [9:0] io_ctrl_and_clocks_rx_user_weights_2_11_imag;
reg [5:0] io_ctrl_and_clocks_rx_user_delays_2_12;
reg [9:0] io_ctrl_and_clocks_rx_user_weights_2_12_real;
reg [9:0] io_ctrl_and_clocks_rx_user_weights_2_12_imag;
reg [5:0] io_ctrl_and_clocks_rx_user_delays_2_13;
reg [9:0] io_ctrl_and_clocks_rx_user_weights_2_13_real;
reg [9:0] io_ctrl_and_clocks_rx_user_weights_2_13_imag;
reg [5:0] io_ctrl_and_clocks_rx_user_delays_2_14;
reg [9:0] io_ctrl_and_clocks_rx_user_weights_2_14_real;
reg [9:0] io_ctrl_and_clocks_rx_user_weights_2_14_imag;
reg [5:0] io_ctrl_and_clocks_rx_user_delays_2_15;
reg [9:0] io_ctrl_and_clocks_rx_user_weights_2_15_real;
reg [9:0] io_ctrl_and_clocks_rx_user_weights_2_15_imag;
reg [4:0] io_ctrl_and_clocks_rx_fine_delays_3;
reg [5:0] io_ctrl_and_clocks_rx_user_delays_3_0;
reg [9:0] io_ctrl_and_clocks_rx_user_weights_3_0_real;
reg [9:0] io_ctrl_and_clocks_rx_user_weights_3_0_imag;
reg [5:0] io_ctrl_and_clocks_rx_user_delays_3_1;
reg [9:0] io_ctrl_and_clocks_rx_user_weights_3_1_real;
reg [9:0] io_ctrl_and_clocks_rx_user_weights_3_1_imag;
reg [5:0] io_ctrl_and_clocks_rx_user_delays_3_2;
reg [9:0] io_ctrl_and_clocks_rx_user_weights_3_2_real;
reg [9:0] io_ctrl_and_clocks_rx_user_weights_3_2_imag;
reg [5:0] io_ctrl_and_clocks_rx_user_delays_3_3;
reg [9:0] io_ctrl_and_clocks_rx_user_weights_3_3_real;
reg [9:0] io_ctrl_and_clocks_rx_user_weights_3_3_imag;
reg [5:0] io_ctrl_and_clocks_rx_user_delays_3_4;
reg [9:0] io_ctrl_and_clocks_rx_user_weights_3_4_real;
reg [9:0] io_ctrl_and_clocks_rx_user_weights_3_4_imag;
reg [5:0] io_ctrl_and_clocks_rx_user_delays_3_5;
reg [9:0] io_ctrl_and_clocks_rx_user_weights_3_5_real;
reg [9:0] io_ctrl_and_clocks_rx_user_weights_3_5_imag;
reg [5:0] io_ctrl_and_clocks_rx_user_delays_3_6;
reg [9:0] io_ctrl_and_clocks_rx_user_weights_3_6_real;
reg [9:0] io_ctrl_and_clocks_rx_user_weights_3_6_imag;
reg [5:0] io_ctrl_and_clocks_rx_user_delays_3_7;
reg [9:0] io_ctrl_and_clocks_rx_user_weights_3_7_real;
reg [9:0] io_ctrl_and_clocks_rx_user_weights_3_7_imag;
reg [5:0] io_ctrl_and_clocks_rx_user_delays_3_8;
reg [9:0] io_ctrl_and_clocks_rx_user_weights_3_8_real;
reg [9:0] io_ctrl_and_clocks_rx_user_weights_3_8_imag;
reg [5:0] io_ctrl_and_clocks_rx_user_delays_3_9;
reg [9:0] io_ctrl_and_clocks_rx_user_weights_3_9_real;
reg [9:0] io_ctrl_and_clocks_rx_user_weights_3_9_imag;
reg [5:0] io_ctrl_and_clocks_rx_user_delays_3_10;
reg [9:0] io_ctrl_and_clocks_rx_user_weights_3_10_real;
reg [9:0] io_ctrl_and_clocks_rx_user_weights_3_10_imag;
reg [5:0] io_ctrl_and_clocks_rx_user_delays_3_11;
reg [9:0] io_ctrl_and_clocks_rx_user_weights_3_11_real;
reg [9:0] io_ctrl_and_clocks_rx_user_weights_3_11_imag;
reg [5:0] io_ctrl_and_clocks_rx_user_delays_3_12;
reg [9:0] io_ctrl_and_clocks_rx_user_weights_3_12_real;
reg [9:0] io_ctrl_and_clocks_rx_user_weights_3_12_imag;
reg [5:0] io_ctrl_and_clocks_rx_user_delays_3_13;
reg [9:0] io_ctrl_and_clocks_rx_user_weights_3_13_real;
reg [9:0] io_ctrl_and_clocks_rx_user_weights_3_13_imag;
reg [5:0] io_ctrl_and_clocks_rx_user_delays_3_14;
reg [9:0] io_ctrl_and_clocks_rx_user_weights_3_14_real;
reg [9:0] io_ctrl_and_clocks_rx_user_weights_3_14_imag;
reg [5:0] io_ctrl_and_clocks_rx_user_delays_3_15;
reg [9:0] io_ctrl_and_clocks_rx_user_weights_3_15_real;
reg [9:0] io_ctrl_and_clocks_rx_user_weights_3_15_imag;
reg [5:0] io_ctrl_and_clocks_neighbour_delays_0_0;
reg [5:0] io_ctrl_and_clocks_neighbour_delays_0_1;
reg [5:0] io_ctrl_and_clocks_neighbour_delays_0_2;
reg [5:0] io_ctrl_and_clocks_neighbour_delays_0_3;
reg [5:0] io_ctrl_and_clocks_neighbour_delays_0_4;
reg [5:0] io_ctrl_and_clocks_neighbour_delays_0_5;
reg [5:0] io_ctrl_and_clocks_neighbour_delays_0_6;
reg [5:0] io_ctrl_and_clocks_neighbour_delays_0_7;
reg [5:0] io_ctrl_and_clocks_neighbour_delays_0_8;
reg [5:0] io_ctrl_and_clocks_neighbour_delays_0_9;
reg [5:0] io_ctrl_and_clocks_neighbour_delays_0_10;
reg [5:0] io_ctrl_and_clocks_neighbour_delays_0_11;
reg [5:0] io_ctrl_and_clocks_neighbour_delays_0_12;
reg [5:0] io_ctrl_and_clocks_neighbour_delays_0_13;
reg [5:0] io_ctrl_and_clocks_neighbour_delays_0_14;
reg [5:0] io_ctrl_and_clocks_neighbour_delays_0_15;
reg [5:0] io_ctrl_and_clocks_neighbour_delays_1_0;
reg [5:0] io_ctrl_and_clocks_neighbour_delays_1_1;
reg [5:0] io_ctrl_and_clocks_neighbour_delays_1_2;
reg [5:0] io_ctrl_and_clocks_neighbour_delays_1_3;
reg [5:0] io_ctrl_and_clocks_neighbour_delays_1_4;
reg [5:0] io_ctrl_and_clocks_neighbour_delays_1_5;
reg [5:0] io_ctrl_and_clocks_neighbour_delays_1_6;
reg [5:0] io_ctrl_and_clocks_neighbour_delays_1_7;
reg [5:0] io_ctrl_and_clocks_neighbour_delays_1_8;
reg [5:0] io_ctrl_and_clocks_neighbour_delays_1_9;
reg [5:0] io_ctrl_and_clocks_neighbour_delays_1_10;
reg [5:0] io_ctrl_and_clocks_neighbour_delays_1_11;
reg [5:0] io_ctrl_and_clocks_neighbour_delays_1_12;
reg [5:0] io_ctrl_and_clocks_neighbour_delays_1_13;
reg [5:0] io_ctrl_and_clocks_neighbour_delays_1_14;
reg [5:0] io_ctrl_and_clocks_neighbour_delays_1_15;
reg [5:0] io_ctrl_and_clocks_neighbour_delays_2_0;
reg [5:0] io_ctrl_and_clocks_neighbour_delays_2_1;
reg [5:0] io_ctrl_and_clocks_neighbour_delays_2_2;
reg [5:0] io_ctrl_and_clocks_neighbour_delays_2_3;
reg [5:0] io_ctrl_and_clocks_neighbour_delays_2_4;
reg [5:0] io_ctrl_and_clocks_neighbour_delays_2_5;
reg [5:0] io_ctrl_and_clocks_neighbour_delays_2_6;
reg [5:0] io_ctrl_and_clocks_neighbour_delays_2_7;
reg [5:0] io_ctrl_and_clocks_neighbour_delays_2_8;
reg [5:0] io_ctrl_and_clocks_neighbour_delays_2_9;
reg [5:0] io_ctrl_and_clocks_neighbour_delays_2_10;
reg [5:0] io_ctrl_and_clocks_neighbour_delays_2_11;
reg [5:0] io_ctrl_and_clocks_neighbour_delays_2_12;
reg [5:0] io_ctrl_and_clocks_neighbour_delays_2_13;
reg [5:0] io_ctrl_and_clocks_neighbour_delays_2_14;
reg [5:0] io_ctrl_and_clocks_neighbour_delays_2_15;
reg [5:0] io_ctrl_and_clocks_neighbour_delays_3_0;
reg [5:0] io_ctrl_and_clocks_neighbour_delays_3_1;
reg [5:0] io_ctrl_and_clocks_neighbour_delays_3_2;
reg [5:0] io_ctrl_and_clocks_neighbour_delays_3_3;
reg [5:0] io_ctrl_and_clocks_neighbour_delays_3_4;
reg [5:0] io_ctrl_and_clocks_neighbour_delays_3_5;
reg [5:0] io_ctrl_and_clocks_neighbour_delays_3_6;
reg [5:0] io_ctrl_and_clocks_neighbour_delays_3_7;
reg [5:0] io_ctrl_and_clocks_neighbour_delays_3_8;
reg [5:0] io_ctrl_and_clocks_neighbour_delays_3_9;
reg [5:0] io_ctrl_and_clocks_neighbour_delays_3_10;
reg [5:0] io_ctrl_and_clocks_neighbour_delays_3_11;
reg [5:0] io_ctrl_and_clocks_neighbour_delays_3_12;
reg [5:0] io_ctrl_and_clocks_neighbour_delays_3_13;
reg [5:0] io_ctrl_and_clocks_neighbour_delays_3_14;
reg [5:0] io_ctrl_and_clocks_neighbour_delays_3_15;
reg io_ctrl_and_clocks_from_serdes_scan_0_valid;
reg [1:0] io_ctrl_and_clocks_from_serdes_scan_0_bits_rxindex;
reg io_ctrl_and_clocks_from_dsp_scan_0_valid;
reg [1:0] io_ctrl_and_clocks_from_dsp_scan_0_bits_rxindex;
reg [2:0] io_ctrl_and_clocks_dsp_to_serdes_address_0;
reg [1:0] io_ctrl_and_clocks_to_serdes_mode_0;
reg [15:0] io_ctrl_and_clocks_from_serdes_scan_0_bits_data_0_udata_real;
reg [15:0] io_ctrl_and_clocks_from_serdes_scan_0_bits_data_0_udata_imag;
reg [3:0] io_ctrl_and_clocks_from_serdes_scan_0_bits_data_0_uindex;
reg [15:0] io_ctrl_and_clocks_from_dsp_scan_0_bits_data_0_udata_real;
reg [15:0] io_ctrl_and_clocks_from_dsp_scan_0_bits_data_0_udata_imag;
reg [3:0] io_ctrl_and_clocks_from_dsp_scan_0_bits_data_0_uindex;
reg [15:0] io_ctrl_and_clocks_from_serdes_scan_0_bits_data_1_udata_real;
reg [15:0] io_ctrl_and_clocks_from_serdes_scan_0_bits_data_1_udata_imag;
reg [3:0] io_ctrl_and_clocks_from_serdes_scan_0_bits_data_1_uindex;
reg [15:0] io_ctrl_and_clocks_from_dsp_scan_0_bits_data_1_udata_real;
reg [15:0] io_ctrl_and_clocks_from_dsp_scan_0_bits_data_1_udata_imag;
reg [3:0] io_ctrl_and_clocks_from_dsp_scan_0_bits_data_1_uindex;
reg [15:0] io_ctrl_and_clocks_from_serdes_scan_0_bits_data_2_udata_real;
reg [15:0] io_ctrl_and_clocks_from_serdes_scan_0_bits_data_2_udata_imag;
reg [3:0] io_ctrl_and_clocks_from_serdes_scan_0_bits_data_2_uindex;
reg [15:0] io_ctrl_and_clocks_from_dsp_scan_0_bits_data_2_udata_real;
reg [15:0] io_ctrl_and_clocks_from_dsp_scan_0_bits_data_2_udata_imag;
reg [3:0] io_ctrl_and_clocks_from_dsp_scan_0_bits_data_2_uindex;
reg [15:0] io_ctrl_and_clocks_from_serdes_scan_0_bits_data_3_udata_real;
reg [15:0] io_ctrl_and_clocks_from_serdes_scan_0_bits_data_3_udata_imag;
reg [3:0] io_ctrl_and_clocks_from_serdes_scan_0_bits_data_3_uindex;
reg [15:0] io_ctrl_and_clocks_from_dsp_scan_0_bits_data_3_udata_real;
reg [15:0] io_ctrl_and_clocks_from_dsp_scan_0_bits_data_3_udata_imag;
reg [3:0] io_ctrl_and_clocks_from_dsp_scan_0_bits_data_3_uindex;
reg [15:0] io_ctrl_and_clocks_from_serdes_scan_0_bits_data_4_udata_real;
reg [15:0] io_ctrl_and_clocks_from_serdes_scan_0_bits_data_4_udata_imag;
reg [3:0] io_ctrl_and_clocks_from_serdes_scan_0_bits_data_4_uindex;
reg [15:0] io_ctrl_and_clocks_from_dsp_scan_0_bits_data_4_udata_real;
reg [15:0] io_ctrl_and_clocks_from_dsp_scan_0_bits_data_4_udata_imag;
reg [3:0] io_ctrl_and_clocks_from_dsp_scan_0_bits_data_4_uindex;
reg [15:0] io_ctrl_and_clocks_from_serdes_scan_0_bits_data_5_udata_real;
reg [15:0] io_ctrl_and_clocks_from_serdes_scan_0_bits_data_5_udata_imag;
reg [3:0] io_ctrl_and_clocks_from_serdes_scan_0_bits_data_5_uindex;
reg [15:0] io_ctrl_and_clocks_from_dsp_scan_0_bits_data_5_udata_real;
reg [15:0] io_ctrl_and_clocks_from_dsp_scan_0_bits_data_5_udata_imag;
reg [3:0] io_ctrl_and_clocks_from_dsp_scan_0_bits_data_5_uindex;
reg [15:0] io_ctrl_and_clocks_from_serdes_scan_0_bits_data_6_udata_real;
reg [15:0] io_ctrl_and_clocks_from_serdes_scan_0_bits_data_6_udata_imag;
reg [3:0] io_ctrl_and_clocks_from_serdes_scan_0_bits_data_6_uindex;
reg [15:0] io_ctrl_and_clocks_from_dsp_scan_0_bits_data_6_udata_real;
reg [15:0] io_ctrl_and_clocks_from_dsp_scan_0_bits_data_6_udata_imag;
reg [3:0] io_ctrl_and_clocks_from_dsp_scan_0_bits_data_6_uindex;
reg [15:0] io_ctrl_and_clocks_from_serdes_scan_0_bits_data_7_udata_real;
reg [15:0] io_ctrl_and_clocks_from_serdes_scan_0_bits_data_7_udata_imag;
reg [3:0] io_ctrl_and_clocks_from_serdes_scan_0_bits_data_7_uindex;
reg [15:0] io_ctrl_and_clocks_from_dsp_scan_0_bits_data_7_udata_real;
reg [15:0] io_ctrl_and_clocks_from_dsp_scan_0_bits_data_7_udata_imag;
reg [3:0] io_ctrl_and_clocks_from_dsp_scan_0_bits_data_7_uindex;
reg [15:0] io_ctrl_and_clocks_from_serdes_scan_0_bits_data_8_udata_real;
reg [15:0] io_ctrl_and_clocks_from_serdes_scan_0_bits_data_8_udata_imag;
reg [3:0] io_ctrl_and_clocks_from_serdes_scan_0_bits_data_8_uindex;
reg [15:0] io_ctrl_and_clocks_from_dsp_scan_0_bits_data_8_udata_real;
reg [15:0] io_ctrl_and_clocks_from_dsp_scan_0_bits_data_8_udata_imag;
reg [3:0] io_ctrl_and_clocks_from_dsp_scan_0_bits_data_8_uindex;
reg [15:0] io_ctrl_and_clocks_from_serdes_scan_0_bits_data_9_udata_real;
reg [15:0] io_ctrl_and_clocks_from_serdes_scan_0_bits_data_9_udata_imag;
reg [3:0] io_ctrl_and_clocks_from_serdes_scan_0_bits_data_9_uindex;
reg [15:0] io_ctrl_and_clocks_from_dsp_scan_0_bits_data_9_udata_real;
reg [15:0] io_ctrl_and_clocks_from_dsp_scan_0_bits_data_9_udata_imag;
reg [3:0] io_ctrl_and_clocks_from_dsp_scan_0_bits_data_9_uindex;
reg [15:0] io_ctrl_and_clocks_from_serdes_scan_0_bits_data_10_udata_real;
reg [15:0] io_ctrl_and_clocks_from_serdes_scan_0_bits_data_10_udata_imag;
reg [3:0] io_ctrl_and_clocks_from_serdes_scan_0_bits_data_10_uindex;
reg [15:0] io_ctrl_and_clocks_from_dsp_scan_0_bits_data_10_udata_real;
reg [15:0] io_ctrl_and_clocks_from_dsp_scan_0_bits_data_10_udata_imag;
reg [3:0] io_ctrl_and_clocks_from_dsp_scan_0_bits_data_10_uindex;
reg [15:0] io_ctrl_and_clocks_from_serdes_scan_0_bits_data_11_udata_real;
reg [15:0] io_ctrl_and_clocks_from_serdes_scan_0_bits_data_11_udata_imag;
reg [3:0] io_ctrl_and_clocks_from_serdes_scan_0_bits_data_11_uindex;
reg [15:0] io_ctrl_and_clocks_from_dsp_scan_0_bits_data_11_udata_real;
reg [15:0] io_ctrl_and_clocks_from_dsp_scan_0_bits_data_11_udata_imag;
reg [3:0] io_ctrl_and_clocks_from_dsp_scan_0_bits_data_11_uindex;
reg [15:0] io_ctrl_and_clocks_from_serdes_scan_0_bits_data_12_udata_real;
reg [15:0] io_ctrl_and_clocks_from_serdes_scan_0_bits_data_12_udata_imag;
reg [3:0] io_ctrl_and_clocks_from_serdes_scan_0_bits_data_12_uindex;
reg [15:0] io_ctrl_and_clocks_from_dsp_scan_0_bits_data_12_udata_real;
reg [15:0] io_ctrl_and_clocks_from_dsp_scan_0_bits_data_12_udata_imag;
reg [3:0] io_ctrl_and_clocks_from_dsp_scan_0_bits_data_12_uindex;
reg [15:0] io_ctrl_and_clocks_from_serdes_scan_0_bits_data_13_udata_real;
reg [15:0] io_ctrl_and_clocks_from_serdes_scan_0_bits_data_13_udata_imag;
reg [3:0] io_ctrl_and_clocks_from_serdes_scan_0_bits_data_13_uindex;
reg [15:0] io_ctrl_and_clocks_from_dsp_scan_0_bits_data_13_udata_real;
reg [15:0] io_ctrl_and_clocks_from_dsp_scan_0_bits_data_13_udata_imag;
reg [3:0] io_ctrl_and_clocks_from_dsp_scan_0_bits_data_13_uindex;
reg [15:0] io_ctrl_and_clocks_from_serdes_scan_0_bits_data_14_udata_real;
reg [15:0] io_ctrl_and_clocks_from_serdes_scan_0_bits_data_14_udata_imag;
reg [3:0] io_ctrl_and_clocks_from_serdes_scan_0_bits_data_14_uindex;
reg [15:0] io_ctrl_and_clocks_from_dsp_scan_0_bits_data_14_udata_real;
reg [15:0] io_ctrl_and_clocks_from_dsp_scan_0_bits_data_14_udata_imag;
reg [3:0] io_ctrl_and_clocks_from_dsp_scan_0_bits_data_14_uindex;
reg [15:0] io_ctrl_and_clocks_from_serdes_scan_0_bits_data_15_udata_real;
reg [15:0] io_ctrl_and_clocks_from_serdes_scan_0_bits_data_15_udata_imag;
reg [3:0] io_ctrl_and_clocks_from_serdes_scan_0_bits_data_15_uindex;
reg [15:0] io_ctrl_and_clocks_from_dsp_scan_0_bits_data_15_udata_real;
reg [15:0] io_ctrl_and_clocks_from_dsp_scan_0_bits_data_15_udata_imag;
reg [3:0] io_ctrl_and_clocks_from_dsp_scan_0_bits_data_15_uindex;
reg io_ctrl_and_clocks_from_serdes_scan_1_valid;
reg [1:0] io_ctrl_and_clocks_from_serdes_scan_1_bits_rxindex;
reg io_ctrl_and_clocks_from_dsp_scan_1_valid;
reg [1:0] io_ctrl_and_clocks_from_dsp_scan_1_bits_rxindex;
reg [2:0] io_ctrl_and_clocks_dsp_to_serdes_address_1;
reg [1:0] io_ctrl_and_clocks_to_serdes_mode_1;
reg [15:0] io_ctrl_and_clocks_from_serdes_scan_1_bits_data_0_udata_real;
reg [15:0] io_ctrl_and_clocks_from_serdes_scan_1_bits_data_0_udata_imag;
reg [3:0] io_ctrl_and_clocks_from_serdes_scan_1_bits_data_0_uindex;
reg [15:0] io_ctrl_and_clocks_from_dsp_scan_1_bits_data_0_udata_real;
reg [15:0] io_ctrl_and_clocks_from_dsp_scan_1_bits_data_0_udata_imag;
reg [3:0] io_ctrl_and_clocks_from_dsp_scan_1_bits_data_0_uindex;
reg [15:0] io_ctrl_and_clocks_from_serdes_scan_1_bits_data_1_udata_real;
reg [15:0] io_ctrl_and_clocks_from_serdes_scan_1_bits_data_1_udata_imag;
reg [3:0] io_ctrl_and_clocks_from_serdes_scan_1_bits_data_1_uindex;
reg [15:0] io_ctrl_and_clocks_from_dsp_scan_1_bits_data_1_udata_real;
reg [15:0] io_ctrl_and_clocks_from_dsp_scan_1_bits_data_1_udata_imag;
reg [3:0] io_ctrl_and_clocks_from_dsp_scan_1_bits_data_1_uindex;
reg [15:0] io_ctrl_and_clocks_from_serdes_scan_1_bits_data_2_udata_real;
reg [15:0] io_ctrl_and_clocks_from_serdes_scan_1_bits_data_2_udata_imag;
reg [3:0] io_ctrl_and_clocks_from_serdes_scan_1_bits_data_2_uindex;
reg [15:0] io_ctrl_and_clocks_from_dsp_scan_1_bits_data_2_udata_real;
reg [15:0] io_ctrl_and_clocks_from_dsp_scan_1_bits_data_2_udata_imag;
reg [3:0] io_ctrl_and_clocks_from_dsp_scan_1_bits_data_2_uindex;
reg [15:0] io_ctrl_and_clocks_from_serdes_scan_1_bits_data_3_udata_real;
reg [15:0] io_ctrl_and_clocks_from_serdes_scan_1_bits_data_3_udata_imag;
reg [3:0] io_ctrl_and_clocks_from_serdes_scan_1_bits_data_3_uindex;
reg [15:0] io_ctrl_and_clocks_from_dsp_scan_1_bits_data_3_udata_real;
reg [15:0] io_ctrl_and_clocks_from_dsp_scan_1_bits_data_3_udata_imag;
reg [3:0] io_ctrl_and_clocks_from_dsp_scan_1_bits_data_3_uindex;
reg [15:0] io_ctrl_and_clocks_from_serdes_scan_1_bits_data_4_udata_real;
reg [15:0] io_ctrl_and_clocks_from_serdes_scan_1_bits_data_4_udata_imag;
reg [3:0] io_ctrl_and_clocks_from_serdes_scan_1_bits_data_4_uindex;
reg [15:0] io_ctrl_and_clocks_from_dsp_scan_1_bits_data_4_udata_real;
reg [15:0] io_ctrl_and_clocks_from_dsp_scan_1_bits_data_4_udata_imag;
reg [3:0] io_ctrl_and_clocks_from_dsp_scan_1_bits_data_4_uindex;
reg [15:0] io_ctrl_and_clocks_from_serdes_scan_1_bits_data_5_udata_real;
reg [15:0] io_ctrl_and_clocks_from_serdes_scan_1_bits_data_5_udata_imag;
reg [3:0] io_ctrl_and_clocks_from_serdes_scan_1_bits_data_5_uindex;
reg [15:0] io_ctrl_and_clocks_from_dsp_scan_1_bits_data_5_udata_real;
reg [15:0] io_ctrl_and_clocks_from_dsp_scan_1_bits_data_5_udata_imag;
reg [3:0] io_ctrl_and_clocks_from_dsp_scan_1_bits_data_5_uindex;
reg [15:0] io_ctrl_and_clocks_from_serdes_scan_1_bits_data_6_udata_real;
reg [15:0] io_ctrl_and_clocks_from_serdes_scan_1_bits_data_6_udata_imag;
reg [3:0] io_ctrl_and_clocks_from_serdes_scan_1_bits_data_6_uindex;
reg [15:0] io_ctrl_and_clocks_from_dsp_scan_1_bits_data_6_udata_real;
reg [15:0] io_ctrl_and_clocks_from_dsp_scan_1_bits_data_6_udata_imag;
reg [3:0] io_ctrl_and_clocks_from_dsp_scan_1_bits_data_6_uindex;
reg [15:0] io_ctrl_and_clocks_from_serdes_scan_1_bits_data_7_udata_real;
reg [15:0] io_ctrl_and_clocks_from_serdes_scan_1_bits_data_7_udata_imag;
reg [3:0] io_ctrl_and_clocks_from_serdes_scan_1_bits_data_7_uindex;
reg [15:0] io_ctrl_and_clocks_from_dsp_scan_1_bits_data_7_udata_real;
reg [15:0] io_ctrl_and_clocks_from_dsp_scan_1_bits_data_7_udata_imag;
reg [3:0] io_ctrl_and_clocks_from_dsp_scan_1_bits_data_7_uindex;
reg [15:0] io_ctrl_and_clocks_from_serdes_scan_1_bits_data_8_udata_real;
reg [15:0] io_ctrl_and_clocks_from_serdes_scan_1_bits_data_8_udata_imag;
reg [3:0] io_ctrl_and_clocks_from_serdes_scan_1_bits_data_8_uindex;
reg [15:0] io_ctrl_and_clocks_from_dsp_scan_1_bits_data_8_udata_real;
reg [15:0] io_ctrl_and_clocks_from_dsp_scan_1_bits_data_8_udata_imag;
reg [3:0] io_ctrl_and_clocks_from_dsp_scan_1_bits_data_8_uindex;
reg [15:0] io_ctrl_and_clocks_from_serdes_scan_1_bits_data_9_udata_real;
reg [15:0] io_ctrl_and_clocks_from_serdes_scan_1_bits_data_9_udata_imag;
reg [3:0] io_ctrl_and_clocks_from_serdes_scan_1_bits_data_9_uindex;
reg [15:0] io_ctrl_and_clocks_from_dsp_scan_1_bits_data_9_udata_real;
reg [15:0] io_ctrl_and_clocks_from_dsp_scan_1_bits_data_9_udata_imag;
reg [3:0] io_ctrl_and_clocks_from_dsp_scan_1_bits_data_9_uindex;
reg [15:0] io_ctrl_and_clocks_from_serdes_scan_1_bits_data_10_udata_real;
reg [15:0] io_ctrl_and_clocks_from_serdes_scan_1_bits_data_10_udata_imag;
reg [3:0] io_ctrl_and_clocks_from_serdes_scan_1_bits_data_10_uindex;
reg [15:0] io_ctrl_and_clocks_from_dsp_scan_1_bits_data_10_udata_real;
reg [15:0] io_ctrl_and_clocks_from_dsp_scan_1_bits_data_10_udata_imag;
reg [3:0] io_ctrl_and_clocks_from_dsp_scan_1_bits_data_10_uindex;
reg [15:0] io_ctrl_and_clocks_from_serdes_scan_1_bits_data_11_udata_real;
reg [15:0] io_ctrl_and_clocks_from_serdes_scan_1_bits_data_11_udata_imag;
reg [3:0] io_ctrl_and_clocks_from_serdes_scan_1_bits_data_11_uindex;
reg [15:0] io_ctrl_and_clocks_from_dsp_scan_1_bits_data_11_udata_real;
reg [15:0] io_ctrl_and_clocks_from_dsp_scan_1_bits_data_11_udata_imag;
reg [3:0] io_ctrl_and_clocks_from_dsp_scan_1_bits_data_11_uindex;
reg [15:0] io_ctrl_and_clocks_from_serdes_scan_1_bits_data_12_udata_real;
reg [15:0] io_ctrl_and_clocks_from_serdes_scan_1_bits_data_12_udata_imag;
reg [3:0] io_ctrl_and_clocks_from_serdes_scan_1_bits_data_12_uindex;
reg [15:0] io_ctrl_and_clocks_from_dsp_scan_1_bits_data_12_udata_real;
reg [15:0] io_ctrl_and_clocks_from_dsp_scan_1_bits_data_12_udata_imag;
reg [3:0] io_ctrl_and_clocks_from_dsp_scan_1_bits_data_12_uindex;
reg [15:0] io_ctrl_and_clocks_from_serdes_scan_1_bits_data_13_udata_real;
reg [15:0] io_ctrl_and_clocks_from_serdes_scan_1_bits_data_13_udata_imag;
reg [3:0] io_ctrl_and_clocks_from_serdes_scan_1_bits_data_13_uindex;
reg [15:0] io_ctrl_and_clocks_from_dsp_scan_1_bits_data_13_udata_real;
reg [15:0] io_ctrl_and_clocks_from_dsp_scan_1_bits_data_13_udata_imag;
reg [3:0] io_ctrl_and_clocks_from_dsp_scan_1_bits_data_13_uindex;
reg [15:0] io_ctrl_and_clocks_from_serdes_scan_1_bits_data_14_udata_real;
reg [15:0] io_ctrl_and_clocks_from_serdes_scan_1_bits_data_14_udata_imag;
reg [3:0] io_ctrl_and_clocks_from_serdes_scan_1_bits_data_14_uindex;
reg [15:0] io_ctrl_and_clocks_from_dsp_scan_1_bits_data_14_udata_real;
reg [15:0] io_ctrl_and_clocks_from_dsp_scan_1_bits_data_14_udata_imag;
reg [3:0] io_ctrl_and_clocks_from_dsp_scan_1_bits_data_14_uindex;
reg [15:0] io_ctrl_and_clocks_from_serdes_scan_1_bits_data_15_udata_real;
reg [15:0] io_ctrl_and_clocks_from_serdes_scan_1_bits_data_15_udata_imag;
reg [3:0] io_ctrl_and_clocks_from_serdes_scan_1_bits_data_15_uindex;
reg [15:0] io_ctrl_and_clocks_from_dsp_scan_1_bits_data_15_udata_real;
reg [15:0] io_ctrl_and_clocks_from_dsp_scan_1_bits_data_15_udata_imag;
reg [3:0] io_ctrl_and_clocks_from_dsp_scan_1_bits_data_15_uindex;
reg io_ctrl_and_clocks_from_serdes_scan_2_valid;
reg [1:0] io_ctrl_and_clocks_from_serdes_scan_2_bits_rxindex;
reg io_ctrl_and_clocks_from_dsp_scan_2_valid;
reg [1:0] io_ctrl_and_clocks_from_dsp_scan_2_bits_rxindex;
reg [2:0] io_ctrl_and_clocks_dsp_to_serdes_address_2;
reg [1:0] io_ctrl_and_clocks_to_serdes_mode_2;
reg [15:0] io_ctrl_and_clocks_from_serdes_scan_2_bits_data_0_udata_real;
reg [15:0] io_ctrl_and_clocks_from_serdes_scan_2_bits_data_0_udata_imag;
reg [3:0] io_ctrl_and_clocks_from_serdes_scan_2_bits_data_0_uindex;
reg [15:0] io_ctrl_and_clocks_from_dsp_scan_2_bits_data_0_udata_real;
reg [15:0] io_ctrl_and_clocks_from_dsp_scan_2_bits_data_0_udata_imag;
reg [3:0] io_ctrl_and_clocks_from_dsp_scan_2_bits_data_0_uindex;
reg [15:0] io_ctrl_and_clocks_from_serdes_scan_2_bits_data_1_udata_real;
reg [15:0] io_ctrl_and_clocks_from_serdes_scan_2_bits_data_1_udata_imag;
reg [3:0] io_ctrl_and_clocks_from_serdes_scan_2_bits_data_1_uindex;
reg [15:0] io_ctrl_and_clocks_from_dsp_scan_2_bits_data_1_udata_real;
reg [15:0] io_ctrl_and_clocks_from_dsp_scan_2_bits_data_1_udata_imag;
reg [3:0] io_ctrl_and_clocks_from_dsp_scan_2_bits_data_1_uindex;
reg [15:0] io_ctrl_and_clocks_from_serdes_scan_2_bits_data_2_udata_real;
reg [15:0] io_ctrl_and_clocks_from_serdes_scan_2_bits_data_2_udata_imag;
reg [3:0] io_ctrl_and_clocks_from_serdes_scan_2_bits_data_2_uindex;
reg [15:0] io_ctrl_and_clocks_from_dsp_scan_2_bits_data_2_udata_real;
reg [15:0] io_ctrl_and_clocks_from_dsp_scan_2_bits_data_2_udata_imag;
reg [3:0] io_ctrl_and_clocks_from_dsp_scan_2_bits_data_2_uindex;
reg [15:0] io_ctrl_and_clocks_from_serdes_scan_2_bits_data_3_udata_real;
reg [15:0] io_ctrl_and_clocks_from_serdes_scan_2_bits_data_3_udata_imag;
reg [3:0] io_ctrl_and_clocks_from_serdes_scan_2_bits_data_3_uindex;
reg [15:0] io_ctrl_and_clocks_from_dsp_scan_2_bits_data_3_udata_real;
reg [15:0] io_ctrl_and_clocks_from_dsp_scan_2_bits_data_3_udata_imag;
reg [3:0] io_ctrl_and_clocks_from_dsp_scan_2_bits_data_3_uindex;
reg [15:0] io_ctrl_and_clocks_from_serdes_scan_2_bits_data_4_udata_real;
reg [15:0] io_ctrl_and_clocks_from_serdes_scan_2_bits_data_4_udata_imag;
reg [3:0] io_ctrl_and_clocks_from_serdes_scan_2_bits_data_4_uindex;
reg [15:0] io_ctrl_and_clocks_from_dsp_scan_2_bits_data_4_udata_real;
reg [15:0] io_ctrl_and_clocks_from_dsp_scan_2_bits_data_4_udata_imag;
reg [3:0] io_ctrl_and_clocks_from_dsp_scan_2_bits_data_4_uindex;
reg [15:0] io_ctrl_and_clocks_from_serdes_scan_2_bits_data_5_udata_real;
reg [15:0] io_ctrl_and_clocks_from_serdes_scan_2_bits_data_5_udata_imag;
reg [3:0] io_ctrl_and_clocks_from_serdes_scan_2_bits_data_5_uindex;
reg [15:0] io_ctrl_and_clocks_from_dsp_scan_2_bits_data_5_udata_real;
reg [15:0] io_ctrl_and_clocks_from_dsp_scan_2_bits_data_5_udata_imag;
reg [3:0] io_ctrl_and_clocks_from_dsp_scan_2_bits_data_5_uindex;
reg [15:0] io_ctrl_and_clocks_from_serdes_scan_2_bits_data_6_udata_real;
reg [15:0] io_ctrl_and_clocks_from_serdes_scan_2_bits_data_6_udata_imag;
reg [3:0] io_ctrl_and_clocks_from_serdes_scan_2_bits_data_6_uindex;
reg [15:0] io_ctrl_and_clocks_from_dsp_scan_2_bits_data_6_udata_real;
reg [15:0] io_ctrl_and_clocks_from_dsp_scan_2_bits_data_6_udata_imag;
reg [3:0] io_ctrl_and_clocks_from_dsp_scan_2_bits_data_6_uindex;
reg [15:0] io_ctrl_and_clocks_from_serdes_scan_2_bits_data_7_udata_real;
reg [15:0] io_ctrl_and_clocks_from_serdes_scan_2_bits_data_7_udata_imag;
reg [3:0] io_ctrl_and_clocks_from_serdes_scan_2_bits_data_7_uindex;
reg [15:0] io_ctrl_and_clocks_from_dsp_scan_2_bits_data_7_udata_real;
reg [15:0] io_ctrl_and_clocks_from_dsp_scan_2_bits_data_7_udata_imag;
reg [3:0] io_ctrl_and_clocks_from_dsp_scan_2_bits_data_7_uindex;
reg [15:0] io_ctrl_and_clocks_from_serdes_scan_2_bits_data_8_udata_real;
reg [15:0] io_ctrl_and_clocks_from_serdes_scan_2_bits_data_8_udata_imag;
reg [3:0] io_ctrl_and_clocks_from_serdes_scan_2_bits_data_8_uindex;
reg [15:0] io_ctrl_and_clocks_from_dsp_scan_2_bits_data_8_udata_real;
reg [15:0] io_ctrl_and_clocks_from_dsp_scan_2_bits_data_8_udata_imag;
reg [3:0] io_ctrl_and_clocks_from_dsp_scan_2_bits_data_8_uindex;
reg [15:0] io_ctrl_and_clocks_from_serdes_scan_2_bits_data_9_udata_real;
reg [15:0] io_ctrl_and_clocks_from_serdes_scan_2_bits_data_9_udata_imag;
reg [3:0] io_ctrl_and_clocks_from_serdes_scan_2_bits_data_9_uindex;
reg [15:0] io_ctrl_and_clocks_from_dsp_scan_2_bits_data_9_udata_real;
reg [15:0] io_ctrl_and_clocks_from_dsp_scan_2_bits_data_9_udata_imag;
reg [3:0] io_ctrl_and_clocks_from_dsp_scan_2_bits_data_9_uindex;
reg [15:0] io_ctrl_and_clocks_from_serdes_scan_2_bits_data_10_udata_real;
reg [15:0] io_ctrl_and_clocks_from_serdes_scan_2_bits_data_10_udata_imag;
reg [3:0] io_ctrl_and_clocks_from_serdes_scan_2_bits_data_10_uindex;
reg [15:0] io_ctrl_and_clocks_from_dsp_scan_2_bits_data_10_udata_real;
reg [15:0] io_ctrl_and_clocks_from_dsp_scan_2_bits_data_10_udata_imag;
reg [3:0] io_ctrl_and_clocks_from_dsp_scan_2_bits_data_10_uindex;
reg [15:0] io_ctrl_and_clocks_from_serdes_scan_2_bits_data_11_udata_real;
reg [15:0] io_ctrl_and_clocks_from_serdes_scan_2_bits_data_11_udata_imag;
reg [3:0] io_ctrl_and_clocks_from_serdes_scan_2_bits_data_11_uindex;
reg [15:0] io_ctrl_and_clocks_from_dsp_scan_2_bits_data_11_udata_real;
reg [15:0] io_ctrl_and_clocks_from_dsp_scan_2_bits_data_11_udata_imag;
reg [3:0] io_ctrl_and_clocks_from_dsp_scan_2_bits_data_11_uindex;
reg [15:0] io_ctrl_and_clocks_from_serdes_scan_2_bits_data_12_udata_real;
reg [15:0] io_ctrl_and_clocks_from_serdes_scan_2_bits_data_12_udata_imag;
reg [3:0] io_ctrl_and_clocks_from_serdes_scan_2_bits_data_12_uindex;
reg [15:0] io_ctrl_and_clocks_from_dsp_scan_2_bits_data_12_udata_real;
reg [15:0] io_ctrl_and_clocks_from_dsp_scan_2_bits_data_12_udata_imag;
reg [3:0] io_ctrl_and_clocks_from_dsp_scan_2_bits_data_12_uindex;
reg [15:0] io_ctrl_and_clocks_from_serdes_scan_2_bits_data_13_udata_real;
reg [15:0] io_ctrl_and_clocks_from_serdes_scan_2_bits_data_13_udata_imag;
reg [3:0] io_ctrl_and_clocks_from_serdes_scan_2_bits_data_13_uindex;
reg [15:0] io_ctrl_and_clocks_from_dsp_scan_2_bits_data_13_udata_real;
reg [15:0] io_ctrl_and_clocks_from_dsp_scan_2_bits_data_13_udata_imag;
reg [3:0] io_ctrl_and_clocks_from_dsp_scan_2_bits_data_13_uindex;
reg [15:0] io_ctrl_and_clocks_from_serdes_scan_2_bits_data_14_udata_real;
reg [15:0] io_ctrl_and_clocks_from_serdes_scan_2_bits_data_14_udata_imag;
reg [3:0] io_ctrl_and_clocks_from_serdes_scan_2_bits_data_14_uindex;
reg [15:0] io_ctrl_and_clocks_from_dsp_scan_2_bits_data_14_udata_real;
reg [15:0] io_ctrl_and_clocks_from_dsp_scan_2_bits_data_14_udata_imag;
reg [3:0] io_ctrl_and_clocks_from_dsp_scan_2_bits_data_14_uindex;
reg [15:0] io_ctrl_and_clocks_from_serdes_scan_2_bits_data_15_udata_real;
reg [15:0] io_ctrl_and_clocks_from_serdes_scan_2_bits_data_15_udata_imag;
reg [3:0] io_ctrl_and_clocks_from_serdes_scan_2_bits_data_15_uindex;
reg [15:0] io_ctrl_and_clocks_from_dsp_scan_2_bits_data_15_udata_real;
reg [15:0] io_ctrl_and_clocks_from_dsp_scan_2_bits_data_15_udata_imag;
reg [3:0] io_ctrl_and_clocks_from_dsp_scan_2_bits_data_15_uindex;
reg io_ctrl_and_clocks_from_serdes_scan_3_valid;
reg [1:0] io_ctrl_and_clocks_from_serdes_scan_3_bits_rxindex;
reg io_ctrl_and_clocks_from_dsp_scan_3_valid;
reg [1:0] io_ctrl_and_clocks_from_dsp_scan_3_bits_rxindex;
reg [2:0] io_ctrl_and_clocks_dsp_to_serdes_address_3;
reg [1:0] io_ctrl_and_clocks_to_serdes_mode_3;
reg [15:0] io_ctrl_and_clocks_from_serdes_scan_3_bits_data_0_udata_real;
reg [15:0] io_ctrl_and_clocks_from_serdes_scan_3_bits_data_0_udata_imag;
reg [3:0] io_ctrl_and_clocks_from_serdes_scan_3_bits_data_0_uindex;
reg [15:0] io_ctrl_and_clocks_from_dsp_scan_3_bits_data_0_udata_real;
reg [15:0] io_ctrl_and_clocks_from_dsp_scan_3_bits_data_0_udata_imag;
reg [3:0] io_ctrl_and_clocks_from_dsp_scan_3_bits_data_0_uindex;
reg [15:0] io_ctrl_and_clocks_from_serdes_scan_3_bits_data_1_udata_real;
reg [15:0] io_ctrl_and_clocks_from_serdes_scan_3_bits_data_1_udata_imag;
reg [3:0] io_ctrl_and_clocks_from_serdes_scan_3_bits_data_1_uindex;
reg [15:0] io_ctrl_and_clocks_from_dsp_scan_3_bits_data_1_udata_real;
reg [15:0] io_ctrl_and_clocks_from_dsp_scan_3_bits_data_1_udata_imag;
reg [3:0] io_ctrl_and_clocks_from_dsp_scan_3_bits_data_1_uindex;
reg [15:0] io_ctrl_and_clocks_from_serdes_scan_3_bits_data_2_udata_real;
reg [15:0] io_ctrl_and_clocks_from_serdes_scan_3_bits_data_2_udata_imag;
reg [3:0] io_ctrl_and_clocks_from_serdes_scan_3_bits_data_2_uindex;
reg [15:0] io_ctrl_and_clocks_from_dsp_scan_3_bits_data_2_udata_real;
reg [15:0] io_ctrl_and_clocks_from_dsp_scan_3_bits_data_2_udata_imag;
reg [3:0] io_ctrl_and_clocks_from_dsp_scan_3_bits_data_2_uindex;
reg [15:0] io_ctrl_and_clocks_from_serdes_scan_3_bits_data_3_udata_real;
reg [15:0] io_ctrl_and_clocks_from_serdes_scan_3_bits_data_3_udata_imag;
reg [3:0] io_ctrl_and_clocks_from_serdes_scan_3_bits_data_3_uindex;
reg [15:0] io_ctrl_and_clocks_from_dsp_scan_3_bits_data_3_udata_real;
reg [15:0] io_ctrl_and_clocks_from_dsp_scan_3_bits_data_3_udata_imag;
reg [3:0] io_ctrl_and_clocks_from_dsp_scan_3_bits_data_3_uindex;
reg [15:0] io_ctrl_and_clocks_from_serdes_scan_3_bits_data_4_udata_real;
reg [15:0] io_ctrl_and_clocks_from_serdes_scan_3_bits_data_4_udata_imag;
reg [3:0] io_ctrl_and_clocks_from_serdes_scan_3_bits_data_4_uindex;
reg [15:0] io_ctrl_and_clocks_from_dsp_scan_3_bits_data_4_udata_real;
reg [15:0] io_ctrl_and_clocks_from_dsp_scan_3_bits_data_4_udata_imag;
reg [3:0] io_ctrl_and_clocks_from_dsp_scan_3_bits_data_4_uindex;
reg [15:0] io_ctrl_and_clocks_from_serdes_scan_3_bits_data_5_udata_real;
reg [15:0] io_ctrl_and_clocks_from_serdes_scan_3_bits_data_5_udata_imag;
reg [3:0] io_ctrl_and_clocks_from_serdes_scan_3_bits_data_5_uindex;
reg [15:0] io_ctrl_and_clocks_from_dsp_scan_3_bits_data_5_udata_real;
reg [15:0] io_ctrl_and_clocks_from_dsp_scan_3_bits_data_5_udata_imag;
reg [3:0] io_ctrl_and_clocks_from_dsp_scan_3_bits_data_5_uindex;
reg [15:0] io_ctrl_and_clocks_from_serdes_scan_3_bits_data_6_udata_real;
reg [15:0] io_ctrl_and_clocks_from_serdes_scan_3_bits_data_6_udata_imag;
reg [3:0] io_ctrl_and_clocks_from_serdes_scan_3_bits_data_6_uindex;
reg [15:0] io_ctrl_and_clocks_from_dsp_scan_3_bits_data_6_udata_real;
reg [15:0] io_ctrl_and_clocks_from_dsp_scan_3_bits_data_6_udata_imag;
reg [3:0] io_ctrl_and_clocks_from_dsp_scan_3_bits_data_6_uindex;
reg [15:0] io_ctrl_and_clocks_from_serdes_scan_3_bits_data_7_udata_real;
reg [15:0] io_ctrl_and_clocks_from_serdes_scan_3_bits_data_7_udata_imag;
reg [3:0] io_ctrl_and_clocks_from_serdes_scan_3_bits_data_7_uindex;
reg [15:0] io_ctrl_and_clocks_from_dsp_scan_3_bits_data_7_udata_real;
reg [15:0] io_ctrl_and_clocks_from_dsp_scan_3_bits_data_7_udata_imag;
reg [3:0] io_ctrl_and_clocks_from_dsp_scan_3_bits_data_7_uindex;
reg [15:0] io_ctrl_and_clocks_from_serdes_scan_3_bits_data_8_udata_real;
reg [15:0] io_ctrl_and_clocks_from_serdes_scan_3_bits_data_8_udata_imag;
reg [3:0] io_ctrl_and_clocks_from_serdes_scan_3_bits_data_8_uindex;
reg [15:0] io_ctrl_and_clocks_from_dsp_scan_3_bits_data_8_udata_real;
reg [15:0] io_ctrl_and_clocks_from_dsp_scan_3_bits_data_8_udata_imag;
reg [3:0] io_ctrl_and_clocks_from_dsp_scan_3_bits_data_8_uindex;
reg [15:0] io_ctrl_and_clocks_from_serdes_scan_3_bits_data_9_udata_real;
reg [15:0] io_ctrl_and_clocks_from_serdes_scan_3_bits_data_9_udata_imag;
reg [3:0] io_ctrl_and_clocks_from_serdes_scan_3_bits_data_9_uindex;
reg [15:0] io_ctrl_and_clocks_from_dsp_scan_3_bits_data_9_udata_real;
reg [15:0] io_ctrl_and_clocks_from_dsp_scan_3_bits_data_9_udata_imag;
reg [3:0] io_ctrl_and_clocks_from_dsp_scan_3_bits_data_9_uindex;
reg [15:0] io_ctrl_and_clocks_from_serdes_scan_3_bits_data_10_udata_real;
reg [15:0] io_ctrl_and_clocks_from_serdes_scan_3_bits_data_10_udata_imag;
reg [3:0] io_ctrl_and_clocks_from_serdes_scan_3_bits_data_10_uindex;
reg [15:0] io_ctrl_and_clocks_from_dsp_scan_3_bits_data_10_udata_real;
reg [15:0] io_ctrl_and_clocks_from_dsp_scan_3_bits_data_10_udata_imag;
reg [3:0] io_ctrl_and_clocks_from_dsp_scan_3_bits_data_10_uindex;
reg [15:0] io_ctrl_and_clocks_from_serdes_scan_3_bits_data_11_udata_real;
reg [15:0] io_ctrl_and_clocks_from_serdes_scan_3_bits_data_11_udata_imag;
reg [3:0] io_ctrl_and_clocks_from_serdes_scan_3_bits_data_11_uindex;
reg [15:0] io_ctrl_and_clocks_from_dsp_scan_3_bits_data_11_udata_real;
reg [15:0] io_ctrl_and_clocks_from_dsp_scan_3_bits_data_11_udata_imag;
reg [3:0] io_ctrl_and_clocks_from_dsp_scan_3_bits_data_11_uindex;
reg [15:0] io_ctrl_and_clocks_from_serdes_scan_3_bits_data_12_udata_real;
reg [15:0] io_ctrl_and_clocks_from_serdes_scan_3_bits_data_12_udata_imag;
reg [3:0] io_ctrl_and_clocks_from_serdes_scan_3_bits_data_12_uindex;
reg [15:0] io_ctrl_and_clocks_from_dsp_scan_3_bits_data_12_udata_real;
reg [15:0] io_ctrl_and_clocks_from_dsp_scan_3_bits_data_12_udata_imag;
reg [3:0] io_ctrl_and_clocks_from_dsp_scan_3_bits_data_12_uindex;
reg [15:0] io_ctrl_and_clocks_from_serdes_scan_3_bits_data_13_udata_real;
reg [15:0] io_ctrl_and_clocks_from_serdes_scan_3_bits_data_13_udata_imag;
reg [3:0] io_ctrl_and_clocks_from_serdes_scan_3_bits_data_13_uindex;
reg [15:0] io_ctrl_and_clocks_from_dsp_scan_3_bits_data_13_udata_real;
reg [15:0] io_ctrl_and_clocks_from_dsp_scan_3_bits_data_13_udata_imag;
reg [3:0] io_ctrl_and_clocks_from_dsp_scan_3_bits_data_13_uindex;
reg [15:0] io_ctrl_and_clocks_from_serdes_scan_3_bits_data_14_udata_real;
reg [15:0] io_ctrl_and_clocks_from_serdes_scan_3_bits_data_14_udata_imag;
reg [3:0] io_ctrl_and_clocks_from_serdes_scan_3_bits_data_14_uindex;
reg [15:0] io_ctrl_and_clocks_from_dsp_scan_3_bits_data_14_udata_real;
reg [15:0] io_ctrl_and_clocks_from_dsp_scan_3_bits_data_14_udata_imag;
reg [3:0] io_ctrl_and_clocks_from_dsp_scan_3_bits_data_14_uindex;
reg [15:0] io_ctrl_and_clocks_from_serdes_scan_3_bits_data_15_udata_real;
reg [15:0] io_ctrl_and_clocks_from_serdes_scan_3_bits_data_15_udata_imag;
reg [3:0] io_ctrl_and_clocks_from_serdes_scan_3_bits_data_15_uindex;
reg [15:0] io_ctrl_and_clocks_from_dsp_scan_3_bits_data_15_udata_real;
reg [15:0] io_ctrl_and_clocks_from_dsp_scan_3_bits_data_15_udata_imag;
reg [3:0] io_ctrl_and_clocks_from_dsp_scan_3_bits_data_15_uindex;
reg [15:0] io_ctrl_and_clocks_serdestest_scan_write_value_data_0_udata_real;
reg [15:0] io_ctrl_and_clocks_serdestest_scan_write_value_data_0_udata_imag;
reg [3:0] io_ctrl_and_clocks_serdestest_scan_write_value_data_0_uindex;
reg [15:0] io_ctrl_and_clocks_serdestest_scan_write_value_data_1_udata_real;
reg [15:0] io_ctrl_and_clocks_serdestest_scan_write_value_data_1_udata_imag;
reg [3:0] io_ctrl_and_clocks_serdestest_scan_write_value_data_1_uindex;
reg [15:0] io_ctrl_and_clocks_serdestest_scan_write_value_data_2_udata_real;
reg [15:0] io_ctrl_and_clocks_serdestest_scan_write_value_data_2_udata_imag;
reg [3:0] io_ctrl_and_clocks_serdestest_scan_write_value_data_2_uindex;
reg [15:0] io_ctrl_and_clocks_serdestest_scan_write_value_data_3_udata_real;
reg [15:0] io_ctrl_and_clocks_serdestest_scan_write_value_data_3_udata_imag;
reg [3:0] io_ctrl_and_clocks_serdestest_scan_write_value_data_3_uindex;
reg [15:0] io_ctrl_and_clocks_serdestest_scan_write_value_data_4_udata_real;
reg [15:0] io_ctrl_and_clocks_serdestest_scan_write_value_data_4_udata_imag;
reg [3:0] io_ctrl_and_clocks_serdestest_scan_write_value_data_4_uindex;
reg [15:0] io_ctrl_and_clocks_serdestest_scan_write_value_data_5_udata_real;
reg [15:0] io_ctrl_and_clocks_serdestest_scan_write_value_data_5_udata_imag;
reg [3:0] io_ctrl_and_clocks_serdestest_scan_write_value_data_5_uindex;
reg [15:0] io_ctrl_and_clocks_serdestest_scan_write_value_data_6_udata_real;
reg [15:0] io_ctrl_and_clocks_serdestest_scan_write_value_data_6_udata_imag;
reg [3:0] io_ctrl_and_clocks_serdestest_scan_write_value_data_6_uindex;
reg [15:0] io_ctrl_and_clocks_serdestest_scan_write_value_data_7_udata_real;
reg [15:0] io_ctrl_and_clocks_serdestest_scan_write_value_data_7_udata_imag;
reg [3:0] io_ctrl_and_clocks_serdestest_scan_write_value_data_7_uindex;
reg [15:0] io_ctrl_and_clocks_serdestest_scan_write_value_data_8_udata_real;
reg [15:0] io_ctrl_and_clocks_serdestest_scan_write_value_data_8_udata_imag;
reg [3:0] io_ctrl_and_clocks_serdestest_scan_write_value_data_8_uindex;
reg [15:0] io_ctrl_and_clocks_serdestest_scan_write_value_data_9_udata_real;
reg [15:0] io_ctrl_and_clocks_serdestest_scan_write_value_data_9_udata_imag;
reg [3:0] io_ctrl_and_clocks_serdestest_scan_write_value_data_9_uindex;
reg [15:0] io_ctrl_and_clocks_serdestest_scan_write_value_data_10_udata_real;
reg [15:0] io_ctrl_and_clocks_serdestest_scan_write_value_data_10_udata_imag;
reg [3:0] io_ctrl_and_clocks_serdestest_scan_write_value_data_10_uindex;
reg [15:0] io_ctrl_and_clocks_serdestest_scan_write_value_data_11_udata_real;
reg [15:0] io_ctrl_and_clocks_serdestest_scan_write_value_data_11_udata_imag;
reg [3:0] io_ctrl_and_clocks_serdestest_scan_write_value_data_11_uindex;
reg [15:0] io_ctrl_and_clocks_serdestest_scan_write_value_data_12_udata_real;
reg [15:0] io_ctrl_and_clocks_serdestest_scan_write_value_data_12_udata_imag;
reg [3:0] io_ctrl_and_clocks_serdestest_scan_write_value_data_12_uindex;
reg [15:0] io_ctrl_and_clocks_serdestest_scan_write_value_data_13_udata_real;
reg [15:0] io_ctrl_and_clocks_serdestest_scan_write_value_data_13_udata_imag;
reg [3:0] io_ctrl_and_clocks_serdestest_scan_write_value_data_13_uindex;
reg [15:0] io_ctrl_and_clocks_serdestest_scan_write_value_data_14_udata_real;
reg [15:0] io_ctrl_and_clocks_serdestest_scan_write_value_data_14_udata_imag;
reg [3:0] io_ctrl_and_clocks_serdestest_scan_write_value_data_14_uindex;
reg [15:0] io_ctrl_and_clocks_serdestest_scan_write_value_data_15_udata_real;
reg [15:0] io_ctrl_and_clocks_serdestest_scan_write_value_data_15_udata_imag;
reg [3:0] io_ctrl_and_clocks_serdestest_scan_write_value_data_15_uindex;
reg [1:0] io_ctrl_and_clocks_serdes_to_dsp_address_0;
reg [1:0] io_ctrl_and_clocks_to_dsp_mode_0;
reg [1:0] io_ctrl_and_clocks_serdes_to_dsp_address_1;
reg [1:0] io_ctrl_and_clocks_to_dsp_mode_1;
reg [1:0] io_ctrl_and_clocks_serdes_to_dsp_address_2;
reg [1:0] io_ctrl_and_clocks_to_dsp_mode_2;
reg [1:0] io_ctrl_and_clocks_serdes_to_dsp_address_3;
reg [1:0] io_ctrl_and_clocks_to_dsp_mode_3;
reg [1:0] io_ctrl_and_clocks_serdes_to_dsp_address_4;
reg [1:0] io_ctrl_and_clocks_to_dsp_mode_4;
reg [1:0] io_ctrl_and_clocks_serdes_to_dsp_address_5;
reg [1:0] io_ctrl_and_clocks_to_dsp_mode_5;
reg [1:0] io_ctrl_and_clocks_serdestest_scan_write_mode;
reg [12:0] io_ctrl_and_clocks_serdestest_scan_write_address;
reg [1:0] io_ctrl_and_clocks_serdestest_scan_write_value_rxindex;
reg io_ctrl_and_clocks_serdestest_scan_write_en;
reg [1:0] io_ctrl_and_clocks_serdestest_scan_read_mode;
reg [12:0] io_ctrl_and_clocks_serdestest_scan_read_address;
reg io_ctrl_and_clocks_serdestest_scan_read_en;
//Wires for outputs 
wire lane_clockRef;
wire clkp2n;
wire clkp4n;
wire clkp8n;
wire io_ctrl_and_clocks_dac_clocks_0;
wire io_ctrl_and_clocks_dac_clocks_1;
wire io_ctrl_and_clocks_dac_clocks_2;
wire io_ctrl_and_clocks_dac_clocks_3;
wire io_lanes_rx_deq_clock;
wire io_lanes_tx_0_valid;
wire [1:0] io_lanes_tx_0_bits_rxindex;
wire signed [15:0] io_lanes_tx_0_bits_data_0_udata_real;
wire signed [15:0] io_lanes_tx_0_bits_data_0_udata_imag;
wire [3:0] io_lanes_tx_0_bits_data_0_uindex;
wire signed [15:0] io_lanes_tx_0_bits_data_1_udata_real;
wire signed [15:0] io_lanes_tx_0_bits_data_1_udata_imag;
wire [3:0] io_lanes_tx_0_bits_data_1_uindex;
wire signed [15:0] io_lanes_tx_0_bits_data_2_udata_real;
wire signed [15:0] io_lanes_tx_0_bits_data_2_udata_imag;
wire [3:0] io_lanes_tx_0_bits_data_2_uindex;
wire signed [15:0] io_lanes_tx_0_bits_data_3_udata_real;
wire signed [15:0] io_lanes_tx_0_bits_data_3_udata_imag;
wire [3:0] io_lanes_tx_0_bits_data_3_uindex;
wire signed [15:0] io_lanes_tx_0_bits_data_4_udata_real;
wire signed [15:0] io_lanes_tx_0_bits_data_4_udata_imag;
wire [3:0] io_lanes_tx_0_bits_data_4_uindex;
wire signed [15:0] io_lanes_tx_0_bits_data_5_udata_real;
wire signed [15:0] io_lanes_tx_0_bits_data_5_udata_imag;
wire [3:0] io_lanes_tx_0_bits_data_5_uindex;
wire signed [15:0] io_lanes_tx_0_bits_data_6_udata_real;
wire signed [15:0] io_lanes_tx_0_bits_data_6_udata_imag;
wire [3:0] io_lanes_tx_0_bits_data_6_uindex;
wire signed [15:0] io_lanes_tx_0_bits_data_7_udata_real;
wire signed [15:0] io_lanes_tx_0_bits_data_7_udata_imag;
wire [3:0] io_lanes_tx_0_bits_data_7_uindex;
wire signed [15:0] io_lanes_tx_0_bits_data_8_udata_real;
wire signed [15:0] io_lanes_tx_0_bits_data_8_udata_imag;
wire [3:0] io_lanes_tx_0_bits_data_8_uindex;
wire signed [15:0] io_lanes_tx_0_bits_data_9_udata_real;
wire signed [15:0] io_lanes_tx_0_bits_data_9_udata_imag;
wire [3:0] io_lanes_tx_0_bits_data_9_uindex;
wire signed [15:0] io_lanes_tx_0_bits_data_10_udata_real;
wire signed [15:0] io_lanes_tx_0_bits_data_10_udata_imag;
wire [3:0] io_lanes_tx_0_bits_data_10_uindex;
wire signed [15:0] io_lanes_tx_0_bits_data_11_udata_real;
wire signed [15:0] io_lanes_tx_0_bits_data_11_udata_imag;
wire [3:0] io_lanes_tx_0_bits_data_11_uindex;
wire signed [15:0] io_lanes_tx_0_bits_data_12_udata_real;
wire signed [15:0] io_lanes_tx_0_bits_data_12_udata_imag;
wire [3:0] io_lanes_tx_0_bits_data_12_uindex;
wire signed [15:0] io_lanes_tx_0_bits_data_13_udata_real;
wire signed [15:0] io_lanes_tx_0_bits_data_13_udata_imag;
wire [3:0] io_lanes_tx_0_bits_data_13_uindex;
wire signed [15:0] io_lanes_tx_0_bits_data_14_udata_real;
wire signed [15:0] io_lanes_tx_0_bits_data_14_udata_imag;
wire [3:0] io_lanes_tx_0_bits_data_14_uindex;
wire signed [15:0] io_lanes_tx_0_bits_data_15_udata_real;
wire signed [15:0] io_lanes_tx_0_bits_data_15_udata_imag;
wire [3:0] io_lanes_tx_0_bits_data_15_uindex;
wire io_lanes_tx_1_valid;
wire [1:0] io_lanes_tx_1_bits_rxindex;
wire signed [15:0] io_lanes_tx_1_bits_data_0_udata_real;
wire signed [15:0] io_lanes_tx_1_bits_data_0_udata_imag;
wire [3:0] io_lanes_tx_1_bits_data_0_uindex;
wire signed [15:0] io_lanes_tx_1_bits_data_1_udata_real;
wire signed [15:0] io_lanes_tx_1_bits_data_1_udata_imag;
wire [3:0] io_lanes_tx_1_bits_data_1_uindex;
wire signed [15:0] io_lanes_tx_1_bits_data_2_udata_real;
wire signed [15:0] io_lanes_tx_1_bits_data_2_udata_imag;
wire [3:0] io_lanes_tx_1_bits_data_2_uindex;
wire signed [15:0] io_lanes_tx_1_bits_data_3_udata_real;
wire signed [15:0] io_lanes_tx_1_bits_data_3_udata_imag;
wire [3:0] io_lanes_tx_1_bits_data_3_uindex;
wire signed [15:0] io_lanes_tx_1_bits_data_4_udata_real;
wire signed [15:0] io_lanes_tx_1_bits_data_4_udata_imag;
wire [3:0] io_lanes_tx_1_bits_data_4_uindex;
wire signed [15:0] io_lanes_tx_1_bits_data_5_udata_real;
wire signed [15:0] io_lanes_tx_1_bits_data_5_udata_imag;
wire [3:0] io_lanes_tx_1_bits_data_5_uindex;
wire signed [15:0] io_lanes_tx_1_bits_data_6_udata_real;
wire signed [15:0] io_lanes_tx_1_bits_data_6_udata_imag;
wire [3:0] io_lanes_tx_1_bits_data_6_uindex;
wire signed [15:0] io_lanes_tx_1_bits_data_7_udata_real;
wire signed [15:0] io_lanes_tx_1_bits_data_7_udata_imag;
wire [3:0] io_lanes_tx_1_bits_data_7_uindex;
wire signed [15:0] io_lanes_tx_1_bits_data_8_udata_real;
wire signed [15:0] io_lanes_tx_1_bits_data_8_udata_imag;
wire [3:0] io_lanes_tx_1_bits_data_8_uindex;
wire signed [15:0] io_lanes_tx_1_bits_data_9_udata_real;
wire signed [15:0] io_lanes_tx_1_bits_data_9_udata_imag;
wire [3:0] io_lanes_tx_1_bits_data_9_uindex;
wire signed [15:0] io_lanes_tx_1_bits_data_10_udata_real;
wire signed [15:0] io_lanes_tx_1_bits_data_10_udata_imag;
wire [3:0] io_lanes_tx_1_bits_data_10_uindex;
wire signed [15:0] io_lanes_tx_1_bits_data_11_udata_real;
wire signed [15:0] io_lanes_tx_1_bits_data_11_udata_imag;
wire [3:0] io_lanes_tx_1_bits_data_11_uindex;
wire signed [15:0] io_lanes_tx_1_bits_data_12_udata_real;
wire signed [15:0] io_lanes_tx_1_bits_data_12_udata_imag;
wire [3:0] io_lanes_tx_1_bits_data_12_uindex;
wire signed [15:0] io_lanes_tx_1_bits_data_13_udata_real;
wire signed [15:0] io_lanes_tx_1_bits_data_13_udata_imag;
wire [3:0] io_lanes_tx_1_bits_data_13_uindex;
wire signed [15:0] io_lanes_tx_1_bits_data_14_udata_real;
wire signed [15:0] io_lanes_tx_1_bits_data_14_udata_imag;
wire [3:0] io_lanes_tx_1_bits_data_14_uindex;
wire signed [15:0] io_lanes_tx_1_bits_data_15_udata_real;
wire signed [15:0] io_lanes_tx_1_bits_data_15_udata_imag;
wire [3:0] io_lanes_tx_1_bits_data_15_uindex;
wire io_lanes_rx_0_ready;
wire io_lanes_rx_1_ready;
wire [3:0] io_Z_0_real_b;
wire [30:0] io_Z_0_real_t;
wire [3:0] io_Z_0_imag_b;
wire [30:0] io_Z_0_imag_t;
wire [3:0] io_Z_1_real_b;
wire [30:0] io_Z_1_real_t;
wire [3:0] io_Z_1_imag_b;
wire [30:0] io_Z_1_imag_t;
wire [3:0] io_Z_2_real_b;
wire [30:0] io_Z_2_real_t;
wire [3:0] io_Z_2_imag_b;
wire [30:0] io_Z_2_imag_t;
wire [3:0] io_Z_3_real_b;
wire [30:0] io_Z_3_real_t;
wire [3:0] io_Z_3_imag_b;
wire [30:0] io_Z_3_imag_t;
wire io_ctrl_and_clocks_adc_clocks_0;
wire io_ctrl_and_clocks_adc_clocks_1;
wire io_ctrl_and_clocks_adc_clocks_2;
wire io_ctrl_and_clocks_adc_clocks_3;
wire io_ctrl_and_clocks_from_serdes_scan_0_ready;
wire io_ctrl_and_clocks_from_dsp_scan_0_ready;
wire io_ctrl_and_clocks_from_serdes_scan_1_ready;
wire io_ctrl_and_clocks_from_dsp_scan_1_ready;
wire io_ctrl_and_clocks_from_serdes_scan_2_ready;
wire io_ctrl_and_clocks_from_dsp_scan_2_ready;
wire io_ctrl_and_clocks_from_serdes_scan_3_ready;
wire io_ctrl_and_clocks_from_dsp_scan_3_ready;
wire signed [15:0] io_ctrl_and_clocks_serdestest_scan_read_value_data_0_udata_real;
wire signed [15:0] io_ctrl_and_clocks_serdestest_scan_read_value_data_0_udata_imag;
wire signed [3:0] io_ctrl_and_clocks_serdestest_scan_read_value_data_0_uindex;
wire signed [15:0] io_ctrl_and_clocks_serdestest_scan_read_value_data_1_udata_real;
wire signed [15:0] io_ctrl_and_clocks_serdestest_scan_read_value_data_1_udata_imag;
wire signed [3:0] io_ctrl_and_clocks_serdestest_scan_read_value_data_1_uindex;
wire signed [15:0] io_ctrl_and_clocks_serdestest_scan_read_value_data_2_udata_real;
wire signed [15:0] io_ctrl_and_clocks_serdestest_scan_read_value_data_2_udata_imag;
wire signed [3:0] io_ctrl_and_clocks_serdestest_scan_read_value_data_2_uindex;
wire signed [15:0] io_ctrl_and_clocks_serdestest_scan_read_value_data_3_udata_real;
wire signed [15:0] io_ctrl_and_clocks_serdestest_scan_read_value_data_3_udata_imag;
wire signed [3:0] io_ctrl_and_clocks_serdestest_scan_read_value_data_3_uindex;
wire signed [15:0] io_ctrl_and_clocks_serdestest_scan_read_value_data_4_udata_real;
wire signed [15:0] io_ctrl_and_clocks_serdestest_scan_read_value_data_4_udata_imag;
wire signed [3:0] io_ctrl_and_clocks_serdestest_scan_read_value_data_4_uindex;
wire signed [15:0] io_ctrl_and_clocks_serdestest_scan_read_value_data_5_udata_real;
wire signed [15:0] io_ctrl_and_clocks_serdestest_scan_read_value_data_5_udata_imag;
wire signed [3:0] io_ctrl_and_clocks_serdestest_scan_read_value_data_5_uindex;
wire signed [15:0] io_ctrl_and_clocks_serdestest_scan_read_value_data_6_udata_real;
wire signed [15:0] io_ctrl_and_clocks_serdestest_scan_read_value_data_6_udata_imag;
wire signed [3:0] io_ctrl_and_clocks_serdestest_scan_read_value_data_6_uindex;
wire signed [15:0] io_ctrl_and_clocks_serdestest_scan_read_value_data_7_udata_real;
wire signed [15:0] io_ctrl_and_clocks_serdestest_scan_read_value_data_7_udata_imag;
wire signed [3:0] io_ctrl_and_clocks_serdestest_scan_read_value_data_7_uindex;
wire signed [15:0] io_ctrl_and_clocks_serdestest_scan_read_value_data_8_udata_real;
wire signed [15:0] io_ctrl_and_clocks_serdestest_scan_read_value_data_8_udata_imag;
wire signed [3:0] io_ctrl_and_clocks_serdestest_scan_read_value_data_8_uindex;
wire signed [15:0] io_ctrl_and_clocks_serdestest_scan_read_value_data_9_udata_real;
wire signed [15:0] io_ctrl_and_clocks_serdestest_scan_read_value_data_9_udata_imag;
wire signed [3:0] io_ctrl_and_clocks_serdestest_scan_read_value_data_9_uindex;
wire signed [15:0] io_ctrl_and_clocks_serdestest_scan_read_value_data_10_udata_real;
wire signed [15:0] io_ctrl_and_clocks_serdestest_scan_read_value_data_10_udata_imag;
wire signed [3:0] io_ctrl_and_clocks_serdestest_scan_read_value_data_10_uindex;
wire signed [15:0] io_ctrl_and_clocks_serdestest_scan_read_value_data_11_udata_real;
wire signed [15:0] io_ctrl_and_clocks_serdestest_scan_read_value_data_11_udata_imag;
wire signed [3:0] io_ctrl_and_clocks_serdestest_scan_read_value_data_11_uindex;
wire signed [15:0] io_ctrl_and_clocks_serdestest_scan_read_value_data_12_udata_real;
wire signed [15:0] io_ctrl_and_clocks_serdestest_scan_read_value_data_12_udata_imag;
wire signed [3:0] io_ctrl_and_clocks_serdestest_scan_read_value_data_12_uindex;
wire signed [15:0] io_ctrl_and_clocks_serdestest_scan_read_value_data_13_udata_real;
wire signed [15:0] io_ctrl_and_clocks_serdestest_scan_read_value_data_13_udata_imag;
wire signed [3:0] io_ctrl_and_clocks_serdestest_scan_read_value_data_13_uindex;
wire signed [15:0] io_ctrl_and_clocks_serdestest_scan_read_value_data_14_udata_real;
wire signed [15:0] io_ctrl_and_clocks_serdestest_scan_read_value_data_14_udata_imag;
wire signed [3:0] io_ctrl_and_clocks_serdestest_scan_read_value_data_14_uindex;
wire signed [15:0] io_ctrl_and_clocks_serdestest_scan_read_value_data_15_udata_real;
wire signed [15:0] io_ctrl_and_clocks_serdestest_scan_read_value_data_15_udata_imag;
wire signed [3:0] io_ctrl_and_clocks_serdestest_scan_read_value_data_15_uindex;
wire [1:0] io_ctrl_and_clocks_serdestest_scan_read_value_rxindex;
//Assignments 
assign io_ctrl_and_clocks_interpolator_controls_0_reset_loop=reset_loop;
assign io_ctrl_and_clocks_dac_clocks_0=clock;
assign io_ctrl_and_clocks_interpolator_controls_1_reset_loop=reset_loop;
assign io_ctrl_and_clocks_dac_clocks_1=clock;
assign io_ctrl_and_clocks_interpolator_controls_2_reset_loop=reset_loop;
assign io_ctrl_and_clocks_dac_clocks_2=clock;
assign io_ctrl_and_clocks_interpolator_controls_3_reset_loop=reset_loop;
assign io_ctrl_and_clocks_dac_clocks_3=clock;
assign io_lanes_tx_enq_clock=lane_clockRef;
assign io_ctrl_and_clocks_decimator_controls_0_reset_loop=reset_loop;
assign io_ctrl_and_clocks_adc_clocks_0=clock;
assign io_ctrl_and_clocks_decimator_controls_1_reset_loop=reset_loop;
assign io_ctrl_and_clocks_adc_clocks_1=clock;
assign io_ctrl_and_clocks_decimator_controls_2_reset_loop=reset_loop;
assign io_ctrl_and_clocks_adc_clocks_2=clock;
assign io_ctrl_and_clocks_decimator_controls_3_reset_loop=reset_loop;
assign io_ctrl_and_clocks_adc_clocks_3=clock;
//Variables for the io_files
integer f_io_iptr_A;
integer f_io_Z;
integer f_io_lanes_rx;
integer f_io_lanes_tx;
integer status_io_iptr_A;
integer status_io_Z;
integer status_io_lanes_rx;
integer status_io_lanes_tx;
initial f_io_iptr_A=$fopen(g_io_iptr_A,"r");
initial f_io_Z=$fopen(g_io_Z,"w");
initial f_io_lanes_rx=$fopen(g_io_lanes_rx,"r");
initial f_io_lanes_tx=$fopen(g_io_lanes_tx,"w");


integer memaddrcount;
integer initdone, rxdone, txdone;

//Initializations
initial clock = 1'b0;
initial reset = 1'b0;

//Clock definitions
always #(c_Ts/2.0) clock = !clock ;
//Tx_io
always @(posedge io_ctrl_and_clocks_dac_clocks_0 ) begin 
    //Print only valid values 
    if ((initdone==1) && txdone==0 &&
        ~$isunknown(io_Z_0_real_t) && ~$isunknown(io_Z_0_real_b) &&  ~$isunknown(io_Z_0_imag_t) &&  ~$isunknown(io_Z_0_imag_b) &&
        ~$isunknown(io_Z_1_real_t) && ~$isunknown(io_Z_1_real_b) &&  ~$isunknown(io_Z_1_imag_t) &&  ~$isunknown(io_Z_1_imag_b) &&
        ~$isunknown(io_Z_2_real_t) && ~$isunknown(io_Z_2_real_b) &&  ~$isunknown(io_Z_2_imag_t) &&  ~$isunknown(io_Z_2_imag_b) &&
        ~$isunknown(io_Z_3_real_t) && ~$isunknown(io_Z_3_real_b) &&  ~$isunknown(io_Z_3_imag_t) &&  ~$isunknown(io_Z_3_imag_b) 
) begin
        $fwrite(f_io_Z, "%b\t%d\t%b\t%d\t%b\t%d\t%b\t%d\t%b\t%d\t%b\t%d\t%b\t%d\t%b\t%d\n",
        io_Z_0_real_t, io_Z_0_real_b, io_Z_0_imag_t, io_Z_0_imag_b,
        io_Z_1_real_t, io_Z_1_real_b, io_Z_1_imag_t, io_Z_1_imag_b,
        io_Z_2_real_t, io_Z_2_real_b, io_Z_2_imag_t, io_Z_2_imag_b,
        io_Z_3_real_t, io_Z_3_real_b, io_Z_3_imag_t, io_Z_3_imag_b);
    end
    //else begin
         //$display( $time, "Dropping invalid output values at io_Z ");
    //end 
end
//Rx_io
always @(posedge lane_clockRef ) begin 
//Mimic the reading to lanes
    //Print only valid values 
    if ((io_lanes_tx_0_valid==1) &&  (initdone==1) && rxdone==0 &&
        ~$isunknown(io_lanes_tx_0_bits_data_0_udata_real) &&
        ~$isunknown(io_lanes_tx_0_bits_data_0_udata_imag) &&
        ~$isunknown(io_lanes_tx_0_bits_data_1_udata_real) &&
        ~$isunknown(io_lanes_tx_0_bits_data_1_udata_imag) &&
        ~$isunknown(io_lanes_tx_0_bits_data_2_udata_real) &&
        ~$isunknown(io_lanes_tx_0_bits_data_2_udata_imag) &&
        ~$isunknown(io_lanes_tx_0_bits_data_3_udata_real) &&
        ~$isunknown(io_lanes_tx_0_bits_data_3_udata_imag) &&
        ~$isunknown(io_lanes_tx_0_bits_data_4_udata_real) &&
        ~$isunknown(io_lanes_tx_0_bits_data_4_udata_imag) &&
        ~$isunknown(io_lanes_tx_0_bits_data_5_udata_real) &&
        ~$isunknown(io_lanes_tx_0_bits_data_5_udata_imag) &&
        ~$isunknown(io_lanes_tx_0_bits_data_6_udata_real) &&
        ~$isunknown(io_lanes_tx_0_bits_data_6_udata_imag) &&
        ~$isunknown(io_lanes_tx_0_bits_data_7_udata_real) &&
        ~$isunknown(io_lanes_tx_0_bits_data_7_udata_imag) &&
        ~$isunknown(io_lanes_tx_0_bits_data_8_udata_real) &&
        ~$isunknown(io_lanes_tx_0_bits_data_8_udata_imag) &&
        ~$isunknown(io_lanes_tx_0_bits_data_9_udata_real) &&
        ~$isunknown(io_lanes_tx_0_bits_data_9_udata_imag) &&
        ~$isunknown(io_lanes_tx_0_bits_data_10_udata_real) &&
        ~$isunknown(io_lanes_tx_0_bits_data_10_udata_imag) &&
        ~$isunknown(io_lanes_tx_0_bits_data_11_udata_real) &&
        ~$isunknown(io_lanes_tx_0_bits_data_11_udata_imag) &&
        ~$isunknown(io_lanes_tx_0_bits_data_12_udata_real) &&
        ~$isunknown(io_lanes_tx_0_bits_data_12_udata_imag) &&
        ~$isunknown(io_lanes_tx_0_bits_data_13_udata_real) &&
        ~$isunknown(io_lanes_tx_0_bits_data_13_udata_imag) &&
        ~$isunknown(io_lanes_tx_0_bits_data_14_udata_real) &&
        ~$isunknown(io_lanes_tx_0_bits_data_14_udata_imag) &&
        ~$isunknown(io_lanes_tx_0_bits_data_15_udata_real) &&
        ~$isunknown(io_lanes_tx_0_bits_data_15_udata_imag) 
) begin
        $fwrite(f_io_lanes_tx, "%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\n",
        io_lanes_tx_0_bits_data_0_udata_real,
        io_lanes_tx_0_bits_data_0_udata_imag,
        io_lanes_tx_0_bits_data_1_udata_real,
        io_lanes_tx_0_bits_data_1_udata_imag,
        io_lanes_tx_0_bits_data_2_udata_real,
        io_lanes_tx_0_bits_data_2_udata_imag,
        io_lanes_tx_0_bits_data_3_udata_real,
        io_lanes_tx_0_bits_data_3_udata_imag,
        io_lanes_tx_0_bits_data_4_udata_real,
        io_lanes_tx_0_bits_data_4_udata_imag,
        io_lanes_tx_0_bits_data_5_udata_real,
        io_lanes_tx_0_bits_data_5_udata_imag,
        io_lanes_tx_0_bits_data_6_udata_real,
        io_lanes_tx_0_bits_data_6_udata_imag,
        io_lanes_tx_0_bits_data_7_udata_real,
        io_lanes_tx_0_bits_data_7_udata_imag,
        io_lanes_tx_0_bits_data_8_udata_real,
        io_lanes_tx_0_bits_data_8_udata_imag,
        io_lanes_tx_0_bits_data_9_udata_real,
        io_lanes_tx_0_bits_data_9_udata_imag,
        io_lanes_tx_0_bits_data_10_udata_real,
        io_lanes_tx_0_bits_data_10_udata_imag,
        io_lanes_tx_0_bits_data_11_udata_real,
        io_lanes_tx_0_bits_data_11_udata_imag,
        io_lanes_tx_0_bits_data_12_udata_real,
        io_lanes_tx_0_bits_data_12_udata_imag,
        io_lanes_tx_0_bits_data_13_udata_real,
        io_lanes_tx_0_bits_data_13_udata_imag,
        io_lanes_tx_0_bits_data_14_udata_real,
        io_lanes_tx_0_bits_data_14_udata_imag,
        io_lanes_tx_0_bits_data_15_udata_real,
        io_lanes_tx_0_bits_data_15_udata_imag);
    end
    //else begin
         //$display( $time, "Dropping invalid output values");
    //end 
end
                        
//Clock divider model
clkdiv_n_2_4_8 clkrefdiv( // @[:@3.2]
  .clock(clock), // @[:@4.4]
  .reset(reset_clock_div), // @[:@5.4] // used to be reset
  .io_Ndiv(lane_refclk_Ndiv), // @[:@6.4]
  .io_shift(lane_refclk_shift), // @[:@6.4]
  .io_reset_clk(lane_refclk_reset), // @[:@6.4]
  .io_clkpn (lane_clockRef), // @[:@6.4]
  .io_clkp2n(clkp2n), // @[:@6.4]
  .io_clkp4n(clkp4n), // @[:@6.4]
  .io_clkp8n(clkp8n)// @[:@6.4]
);

//DUT definition
    f2_dsp DUT (.io_ctrl_and_clocks_tx_Ndiv(io_ctrl_and_clocks_tx_Ndiv),
    .io_ctrl_and_clocks_tx_reset_clkdiv(io_ctrl_and_clocks_tx_reset_clkdiv),
    .io_ctrl_and_clocks_tx_clkdiv_shift(io_ctrl_and_clocks_tx_clkdiv_shift),
    .io_ctrl_and_clocks_rx_Ndiv(io_ctrl_and_clocks_rx_Ndiv),
    .io_ctrl_and_clocks_rx_reset_clkdiv(io_ctrl_and_clocks_rx_reset_clkdiv),
    .io_ctrl_and_clocks_rx_clkdiv_shift(io_ctrl_and_clocks_rx_clkdiv_shift),
    .reset(reset),
    .clock(clock),
    .io_ctrl_and_clocks_reset_dacfifo(io_ctrl_and_clocks_reset_dacfifo),
    .io_ctrl_and_clocks_user_spread_mode(io_ctrl_and_clocks_user_spread_mode),
    .io_iptr_A_0_real(io_iptr_A_0_real),
    .io_iptr_A_0_imag(io_iptr_A_0_imag),
    .io_ctrl_and_clocks_interpolator_controls_0_cic3derivscale(io_ctrl_and_clocks_interpolator_controls_0_cic3derivscale),
    .io_ctrl_and_clocks_interpolator_controls_0_cic3derivshift(io_ctrl_and_clocks_interpolator_controls_0_cic3derivshift),
    .io_ctrl_and_clocks_interpolator_controls_0_hb1scale(io_ctrl_and_clocks_interpolator_controls_0_hb1scale),
    .io_ctrl_and_clocks_interpolator_controls_0_hb2scale(io_ctrl_and_clocks_interpolator_controls_0_hb2scale),
    .io_ctrl_and_clocks_interpolator_controls_0_hb3scale(io_ctrl_and_clocks_interpolator_controls_0_hb3scale),
    .io_ctrl_and_clocks_interpolator_controls_0_mode(io_ctrl_and_clocks_interpolator_controls_0_mode),
    .io_ctrl_and_clocks_interpolator_controls_0_reset_loop(io_ctrl_and_clocks_interpolator_controls_0_reset_loop),
    .io_ctrl_and_clocks_dac_clocks_0(io_ctrl_and_clocks_dac_clocks_0),
    .io_ctrl_and_clocks_user_sum_mode_0(io_ctrl_and_clocks_user_sum_mode_0),
    .io_ctrl_and_clocks_user_select_index_0(io_ctrl_and_clocks_user_select_index_0),
    .io_ctrl_and_clocks_dac_data_mode_0(io_ctrl_and_clocks_dac_data_mode_0),
    .io_ctrl_and_clocks_dac_lut_write_addr_0(io_ctrl_and_clocks_dac_lut_write_addr_0),
    .io_ctrl_and_clocks_dac_lut_write_vals_0_real(io_ctrl_and_clocks_dac_lut_write_vals_0_real),
    .io_ctrl_and_clocks_dac_lut_write_vals_0_imag(io_ctrl_and_clocks_dac_lut_write_vals_0_imag),
    .io_ctrl_and_clocks_dac_lut_write_en_0(io_ctrl_and_clocks_dac_lut_write_en_0),
    .io_iptr_A_1_real(io_iptr_A_1_real),
    .io_iptr_A_1_imag(io_iptr_A_1_imag),
    .io_ctrl_and_clocks_interpolator_controls_1_cic3derivscale(io_ctrl_and_clocks_interpolator_controls_1_cic3derivscale),
    .io_ctrl_and_clocks_interpolator_controls_1_cic3derivshift(io_ctrl_and_clocks_interpolator_controls_1_cic3derivshift),
    .io_ctrl_and_clocks_interpolator_controls_1_hb1scale(io_ctrl_and_clocks_interpolator_controls_1_hb1scale),
    .io_ctrl_and_clocks_interpolator_controls_1_hb2scale(io_ctrl_and_clocks_interpolator_controls_1_hb2scale),
    .io_ctrl_and_clocks_interpolator_controls_1_hb3scale(io_ctrl_and_clocks_interpolator_controls_1_hb3scale),
    .io_ctrl_and_clocks_interpolator_controls_1_mode(io_ctrl_and_clocks_interpolator_controls_1_mode),
    .io_ctrl_and_clocks_interpolator_controls_1_reset_loop(io_ctrl_and_clocks_interpolator_controls_1_reset_loop),
    .io_ctrl_and_clocks_dac_clocks_1(io_ctrl_and_clocks_dac_clocks_1),
    .io_ctrl_and_clocks_user_sum_mode_1(io_ctrl_and_clocks_user_sum_mode_1),
    .io_ctrl_and_clocks_user_select_index_1(io_ctrl_and_clocks_user_select_index_1),
    .io_ctrl_and_clocks_dac_data_mode_1(io_ctrl_and_clocks_dac_data_mode_1),
    .io_ctrl_and_clocks_dac_lut_write_addr_1(io_ctrl_and_clocks_dac_lut_write_addr_1),
    .io_ctrl_and_clocks_dac_lut_write_vals_1_real(io_ctrl_and_clocks_dac_lut_write_vals_1_real),
    .io_ctrl_and_clocks_dac_lut_write_vals_1_imag(io_ctrl_and_clocks_dac_lut_write_vals_1_imag),
    .io_ctrl_and_clocks_dac_lut_write_en_1(io_ctrl_and_clocks_dac_lut_write_en_1),
    .io_iptr_A_2_real(io_iptr_A_2_real),
    .io_iptr_A_2_imag(io_iptr_A_2_imag),
    .io_ctrl_and_clocks_interpolator_controls_2_cic3derivscale(io_ctrl_and_clocks_interpolator_controls_2_cic3derivscale),
    .io_ctrl_and_clocks_interpolator_controls_2_cic3derivshift(io_ctrl_and_clocks_interpolator_controls_2_cic3derivshift),
    .io_ctrl_and_clocks_interpolator_controls_2_hb1scale(io_ctrl_and_clocks_interpolator_controls_2_hb1scale),
    .io_ctrl_and_clocks_interpolator_controls_2_hb2scale(io_ctrl_and_clocks_interpolator_controls_2_hb2scale),
    .io_ctrl_and_clocks_interpolator_controls_2_hb3scale(io_ctrl_and_clocks_interpolator_controls_2_hb3scale),
    .io_ctrl_and_clocks_interpolator_controls_2_mode(io_ctrl_and_clocks_interpolator_controls_2_mode),
    .io_ctrl_and_clocks_interpolator_controls_2_reset_loop(io_ctrl_and_clocks_interpolator_controls_2_reset_loop),
    .io_ctrl_and_clocks_dac_clocks_2(io_ctrl_and_clocks_dac_clocks_2),
    .io_ctrl_and_clocks_user_sum_mode_2(io_ctrl_and_clocks_user_sum_mode_2),
    .io_ctrl_and_clocks_user_select_index_2(io_ctrl_and_clocks_user_select_index_2),
    .io_ctrl_and_clocks_dac_data_mode_2(io_ctrl_and_clocks_dac_data_mode_2),
    .io_ctrl_and_clocks_dac_lut_write_addr_2(io_ctrl_and_clocks_dac_lut_write_addr_2),
    .io_ctrl_and_clocks_dac_lut_write_vals_2_real(io_ctrl_and_clocks_dac_lut_write_vals_2_real),
    .io_ctrl_and_clocks_dac_lut_write_vals_2_imag(io_ctrl_and_clocks_dac_lut_write_vals_2_imag),
    .io_ctrl_and_clocks_dac_lut_write_en_2(io_ctrl_and_clocks_dac_lut_write_en_2),
    .io_iptr_A_3_real(io_iptr_A_3_real),
    .io_iptr_A_3_imag(io_iptr_A_3_imag),
    .io_ctrl_and_clocks_interpolator_controls_3_cic3derivscale(io_ctrl_and_clocks_interpolator_controls_3_cic3derivscale),
    .io_ctrl_and_clocks_interpolator_controls_3_cic3derivshift(io_ctrl_and_clocks_interpolator_controls_3_cic3derivshift),
    .io_ctrl_and_clocks_interpolator_controls_3_hb1scale(io_ctrl_and_clocks_interpolator_controls_3_hb1scale),
    .io_ctrl_and_clocks_interpolator_controls_3_hb2scale(io_ctrl_and_clocks_interpolator_controls_3_hb2scale),
    .io_ctrl_and_clocks_interpolator_controls_3_hb3scale(io_ctrl_and_clocks_interpolator_controls_3_hb3scale),
    .io_ctrl_and_clocks_interpolator_controls_3_mode(io_ctrl_and_clocks_interpolator_controls_3_mode),
    .io_ctrl_and_clocks_interpolator_controls_3_reset_loop(io_ctrl_and_clocks_interpolator_controls_3_reset_loop),
    .io_ctrl_and_clocks_dac_clocks_3(io_ctrl_and_clocks_dac_clocks_3),
    .io_ctrl_and_clocks_user_sum_mode_3(io_ctrl_and_clocks_user_sum_mode_3),
    .io_ctrl_and_clocks_user_select_index_3(io_ctrl_and_clocks_user_select_index_3),
    .io_ctrl_and_clocks_dac_data_mode_3(io_ctrl_and_clocks_dac_data_mode_3),
    .io_ctrl_and_clocks_dac_lut_write_addr_3(io_ctrl_and_clocks_dac_lut_write_addr_3),
    .io_ctrl_and_clocks_dac_lut_write_vals_3_real(io_ctrl_and_clocks_dac_lut_write_vals_3_real),
    .io_ctrl_and_clocks_dac_lut_write_vals_3_imag(io_ctrl_and_clocks_dac_lut_write_vals_3_imag),
    .io_ctrl_and_clocks_dac_lut_write_en_3(io_ctrl_and_clocks_dac_lut_write_en_3),
    .io_lanes_rx_deq_clock(io_lanes_rx_deq_clock),
    .io_lanes_tx_enq_clock(io_lanes_tx_enq_clock),
    .io_lanes_tx_0_ready(io_lanes_tx_0_ready),
    .io_lanes_tx_0_valid(io_lanes_tx_0_valid),
    .io_lanes_tx_0_bits_rxindex(io_lanes_tx_0_bits_rxindex),
    .io_lanes_tx_0_bits_data_0_udata_real(io_lanes_tx_0_bits_data_0_udata_real),
    .io_lanes_tx_0_bits_data_0_udata_imag(io_lanes_tx_0_bits_data_0_udata_imag),
    .io_lanes_tx_0_bits_data_0_uindex(io_lanes_tx_0_bits_data_0_uindex),
    .io_lanes_tx_0_bits_data_1_udata_real(io_lanes_tx_0_bits_data_1_udata_real),
    .io_lanes_tx_0_bits_data_1_udata_imag(io_lanes_tx_0_bits_data_1_udata_imag),
    .io_lanes_tx_0_bits_data_1_uindex(io_lanes_tx_0_bits_data_1_uindex),
    .io_lanes_tx_0_bits_data_2_udata_real(io_lanes_tx_0_bits_data_2_udata_real),
    .io_lanes_tx_0_bits_data_2_udata_imag(io_lanes_tx_0_bits_data_2_udata_imag),
    .io_lanes_tx_0_bits_data_2_uindex(io_lanes_tx_0_bits_data_2_uindex),
    .io_lanes_tx_0_bits_data_3_udata_real(io_lanes_tx_0_bits_data_3_udata_real),
    .io_lanes_tx_0_bits_data_3_udata_imag(io_lanes_tx_0_bits_data_3_udata_imag),
    .io_lanes_tx_0_bits_data_3_uindex(io_lanes_tx_0_bits_data_3_uindex),
    .io_lanes_tx_0_bits_data_4_udata_real(io_lanes_tx_0_bits_data_4_udata_real),
    .io_lanes_tx_0_bits_data_4_udata_imag(io_lanes_tx_0_bits_data_4_udata_imag),
    .io_lanes_tx_0_bits_data_4_uindex(io_lanes_tx_0_bits_data_4_uindex),
    .io_lanes_tx_0_bits_data_5_udata_real(io_lanes_tx_0_bits_data_5_udata_real),
    .io_lanes_tx_0_bits_data_5_udata_imag(io_lanes_tx_0_bits_data_5_udata_imag),
    .io_lanes_tx_0_bits_data_5_uindex(io_lanes_tx_0_bits_data_5_uindex),
    .io_lanes_tx_0_bits_data_6_udata_real(io_lanes_tx_0_bits_data_6_udata_real),
    .io_lanes_tx_0_bits_data_6_udata_imag(io_lanes_tx_0_bits_data_6_udata_imag),
    .io_lanes_tx_0_bits_data_6_uindex(io_lanes_tx_0_bits_data_6_uindex),
    .io_lanes_tx_0_bits_data_7_udata_real(io_lanes_tx_0_bits_data_7_udata_real),
    .io_lanes_tx_0_bits_data_7_udata_imag(io_lanes_tx_0_bits_data_7_udata_imag),
    .io_lanes_tx_0_bits_data_7_uindex(io_lanes_tx_0_bits_data_7_uindex),
    .io_lanes_tx_0_bits_data_8_udata_real(io_lanes_tx_0_bits_data_8_udata_real),
    .io_lanes_tx_0_bits_data_8_udata_imag(io_lanes_tx_0_bits_data_8_udata_imag),
    .io_lanes_tx_0_bits_data_8_uindex(io_lanes_tx_0_bits_data_8_uindex),
    .io_lanes_tx_0_bits_data_9_udata_real(io_lanes_tx_0_bits_data_9_udata_real),
    .io_lanes_tx_0_bits_data_9_udata_imag(io_lanes_tx_0_bits_data_9_udata_imag),
    .io_lanes_tx_0_bits_data_9_uindex(io_lanes_tx_0_bits_data_9_uindex),
    .io_lanes_tx_0_bits_data_10_udata_real(io_lanes_tx_0_bits_data_10_udata_real),
    .io_lanes_tx_0_bits_data_10_udata_imag(io_lanes_tx_0_bits_data_10_udata_imag),
    .io_lanes_tx_0_bits_data_10_uindex(io_lanes_tx_0_bits_data_10_uindex),
    .io_lanes_tx_0_bits_data_11_udata_real(io_lanes_tx_0_bits_data_11_udata_real),
    .io_lanes_tx_0_bits_data_11_udata_imag(io_lanes_tx_0_bits_data_11_udata_imag),
    .io_lanes_tx_0_bits_data_11_uindex(io_lanes_tx_0_bits_data_11_uindex),
    .io_lanes_tx_0_bits_data_12_udata_real(io_lanes_tx_0_bits_data_12_udata_real),
    .io_lanes_tx_0_bits_data_12_udata_imag(io_lanes_tx_0_bits_data_12_udata_imag),
    .io_lanes_tx_0_bits_data_12_uindex(io_lanes_tx_0_bits_data_12_uindex),
    .io_lanes_tx_0_bits_data_13_udata_real(io_lanes_tx_0_bits_data_13_udata_real),
    .io_lanes_tx_0_bits_data_13_udata_imag(io_lanes_tx_0_bits_data_13_udata_imag),
    .io_lanes_tx_0_bits_data_13_uindex(io_lanes_tx_0_bits_data_13_uindex),
    .io_lanes_tx_0_bits_data_14_udata_real(io_lanes_tx_0_bits_data_14_udata_real),
    .io_lanes_tx_0_bits_data_14_udata_imag(io_lanes_tx_0_bits_data_14_udata_imag),
    .io_lanes_tx_0_bits_data_14_uindex(io_lanes_tx_0_bits_data_14_uindex),
    .io_lanes_tx_0_bits_data_15_udata_real(io_lanes_tx_0_bits_data_15_udata_real),
    .io_lanes_tx_0_bits_data_15_udata_imag(io_lanes_tx_0_bits_data_15_udata_imag),
    .io_lanes_tx_0_bits_data_15_uindex(io_lanes_tx_0_bits_data_15_uindex),
    .io_lanes_tx_1_ready(io_lanes_tx_1_ready),
    .io_lanes_tx_1_valid(io_lanes_tx_1_valid),
    .io_lanes_tx_1_bits_rxindex(io_lanes_tx_1_bits_rxindex),
    .io_lanes_tx_1_bits_data_0_udata_real(io_lanes_tx_1_bits_data_0_udata_real),
    .io_lanes_tx_1_bits_data_0_udata_imag(io_lanes_tx_1_bits_data_0_udata_imag),
    .io_lanes_tx_1_bits_data_0_uindex(io_lanes_tx_1_bits_data_0_uindex),
    .io_lanes_tx_1_bits_data_1_udata_real(io_lanes_tx_1_bits_data_1_udata_real),
    .io_lanes_tx_1_bits_data_1_udata_imag(io_lanes_tx_1_bits_data_1_udata_imag),
    .io_lanes_tx_1_bits_data_1_uindex(io_lanes_tx_1_bits_data_1_uindex),
    .io_lanes_tx_1_bits_data_2_udata_real(io_lanes_tx_1_bits_data_2_udata_real),
    .io_lanes_tx_1_bits_data_2_udata_imag(io_lanes_tx_1_bits_data_2_udata_imag),
    .io_lanes_tx_1_bits_data_2_uindex(io_lanes_tx_1_bits_data_2_uindex),
    .io_lanes_tx_1_bits_data_3_udata_real(io_lanes_tx_1_bits_data_3_udata_real),
    .io_lanes_tx_1_bits_data_3_udata_imag(io_lanes_tx_1_bits_data_3_udata_imag),
    .io_lanes_tx_1_bits_data_3_uindex(io_lanes_tx_1_bits_data_3_uindex),
    .io_lanes_tx_1_bits_data_4_udata_real(io_lanes_tx_1_bits_data_4_udata_real),
    .io_lanes_tx_1_bits_data_4_udata_imag(io_lanes_tx_1_bits_data_4_udata_imag),
    .io_lanes_tx_1_bits_data_4_uindex(io_lanes_tx_1_bits_data_4_uindex),
    .io_lanes_tx_1_bits_data_5_udata_real(io_lanes_tx_1_bits_data_5_udata_real),
    .io_lanes_tx_1_bits_data_5_udata_imag(io_lanes_tx_1_bits_data_5_udata_imag),
    .io_lanes_tx_1_bits_data_5_uindex(io_lanes_tx_1_bits_data_5_uindex),
    .io_lanes_tx_1_bits_data_6_udata_real(io_lanes_tx_1_bits_data_6_udata_real),
    .io_lanes_tx_1_bits_data_6_udata_imag(io_lanes_tx_1_bits_data_6_udata_imag),
    .io_lanes_tx_1_bits_data_6_uindex(io_lanes_tx_1_bits_data_6_uindex),
    .io_lanes_tx_1_bits_data_7_udata_real(io_lanes_tx_1_bits_data_7_udata_real),
    .io_lanes_tx_1_bits_data_7_udata_imag(io_lanes_tx_1_bits_data_7_udata_imag),
    .io_lanes_tx_1_bits_data_7_uindex(io_lanes_tx_1_bits_data_7_uindex),
    .io_lanes_tx_1_bits_data_8_udata_real(io_lanes_tx_1_bits_data_8_udata_real),
    .io_lanes_tx_1_bits_data_8_udata_imag(io_lanes_tx_1_bits_data_8_udata_imag),
    .io_lanes_tx_1_bits_data_8_uindex(io_lanes_tx_1_bits_data_8_uindex),
    .io_lanes_tx_1_bits_data_9_udata_real(io_lanes_tx_1_bits_data_9_udata_real),
    .io_lanes_tx_1_bits_data_9_udata_imag(io_lanes_tx_1_bits_data_9_udata_imag),
    .io_lanes_tx_1_bits_data_9_uindex(io_lanes_tx_1_bits_data_9_uindex),
    .io_lanes_tx_1_bits_data_10_udata_real(io_lanes_tx_1_bits_data_10_udata_real),
    .io_lanes_tx_1_bits_data_10_udata_imag(io_lanes_tx_1_bits_data_10_udata_imag),
    .io_lanes_tx_1_bits_data_10_uindex(io_lanes_tx_1_bits_data_10_uindex),
    .io_lanes_tx_1_bits_data_11_udata_real(io_lanes_tx_1_bits_data_11_udata_real),
    .io_lanes_tx_1_bits_data_11_udata_imag(io_lanes_tx_1_bits_data_11_udata_imag),
    .io_lanes_tx_1_bits_data_11_uindex(io_lanes_tx_1_bits_data_11_uindex),
    .io_lanes_tx_1_bits_data_12_udata_real(io_lanes_tx_1_bits_data_12_udata_real),
    .io_lanes_tx_1_bits_data_12_udata_imag(io_lanes_tx_1_bits_data_12_udata_imag),
    .io_lanes_tx_1_bits_data_12_uindex(io_lanes_tx_1_bits_data_12_uindex),
    .io_lanes_tx_1_bits_data_13_udata_real(io_lanes_tx_1_bits_data_13_udata_real),
    .io_lanes_tx_1_bits_data_13_udata_imag(io_lanes_tx_1_bits_data_13_udata_imag),
    .io_lanes_tx_1_bits_data_13_uindex(io_lanes_tx_1_bits_data_13_uindex),
    .io_lanes_tx_1_bits_data_14_udata_real(io_lanes_tx_1_bits_data_14_udata_real),
    .io_lanes_tx_1_bits_data_14_udata_imag(io_lanes_tx_1_bits_data_14_udata_imag),
    .io_lanes_tx_1_bits_data_14_uindex(io_lanes_tx_1_bits_data_14_uindex),
    .io_lanes_tx_1_bits_data_15_udata_real(io_lanes_tx_1_bits_data_15_udata_real),
    .io_lanes_tx_1_bits_data_15_udata_imag(io_lanes_tx_1_bits_data_15_udata_imag),
    .io_lanes_tx_1_bits_data_15_uindex(io_lanes_tx_1_bits_data_15_uindex),
    .io_lanes_rx_0_ready(io_lanes_rx_0_ready),
    .io_lanes_rx_0_valid(io_lanes_rx_0_valid),
    .io_lanes_rx_0_bits_rxindex(io_lanes_rx_0_bits_rxindex),
    .io_lanes_rx_0_bits_data_0_udata_real(io_lanes_rx_0_bits_data_0_udata_real),
    .io_lanes_rx_0_bits_data_0_udata_imag(io_lanes_rx_0_bits_data_0_udata_imag),
    .io_lanes_rx_0_bits_data_0_uindex(io_lanes_rx_0_bits_data_0_uindex),
    .io_lanes_rx_0_bits_data_1_udata_real(io_lanes_rx_0_bits_data_1_udata_real),
    .io_lanes_rx_0_bits_data_1_udata_imag(io_lanes_rx_0_bits_data_1_udata_imag),
    .io_lanes_rx_0_bits_data_1_uindex(io_lanes_rx_0_bits_data_1_uindex),
    .io_lanes_rx_0_bits_data_2_udata_real(io_lanes_rx_0_bits_data_2_udata_real),
    .io_lanes_rx_0_bits_data_2_udata_imag(io_lanes_rx_0_bits_data_2_udata_imag),
    .io_lanes_rx_0_bits_data_2_uindex(io_lanes_rx_0_bits_data_2_uindex),
    .io_lanes_rx_0_bits_data_3_udata_real(io_lanes_rx_0_bits_data_3_udata_real),
    .io_lanes_rx_0_bits_data_3_udata_imag(io_lanes_rx_0_bits_data_3_udata_imag),
    .io_lanes_rx_0_bits_data_3_uindex(io_lanes_rx_0_bits_data_3_uindex),
    .io_lanes_rx_0_bits_data_4_udata_real(io_lanes_rx_0_bits_data_4_udata_real),
    .io_lanes_rx_0_bits_data_4_udata_imag(io_lanes_rx_0_bits_data_4_udata_imag),
    .io_lanes_rx_0_bits_data_4_uindex(io_lanes_rx_0_bits_data_4_uindex),
    .io_lanes_rx_0_bits_data_5_udata_real(io_lanes_rx_0_bits_data_5_udata_real),
    .io_lanes_rx_0_bits_data_5_udata_imag(io_lanes_rx_0_bits_data_5_udata_imag),
    .io_lanes_rx_0_bits_data_5_uindex(io_lanes_rx_0_bits_data_5_uindex),
    .io_lanes_rx_0_bits_data_6_udata_real(io_lanes_rx_0_bits_data_6_udata_real),
    .io_lanes_rx_0_bits_data_6_udata_imag(io_lanes_rx_0_bits_data_6_udata_imag),
    .io_lanes_rx_0_bits_data_6_uindex(io_lanes_rx_0_bits_data_6_uindex),
    .io_lanes_rx_0_bits_data_7_udata_real(io_lanes_rx_0_bits_data_7_udata_real),
    .io_lanes_rx_0_bits_data_7_udata_imag(io_lanes_rx_0_bits_data_7_udata_imag),
    .io_lanes_rx_0_bits_data_7_uindex(io_lanes_rx_0_bits_data_7_uindex),
    .io_lanes_rx_0_bits_data_8_udata_real(io_lanes_rx_0_bits_data_8_udata_real),
    .io_lanes_rx_0_bits_data_8_udata_imag(io_lanes_rx_0_bits_data_8_udata_imag),
    .io_lanes_rx_0_bits_data_8_uindex(io_lanes_rx_0_bits_data_8_uindex),
    .io_lanes_rx_0_bits_data_9_udata_real(io_lanes_rx_0_bits_data_9_udata_real),
    .io_lanes_rx_0_bits_data_9_udata_imag(io_lanes_rx_0_bits_data_9_udata_imag),
    .io_lanes_rx_0_bits_data_9_uindex(io_lanes_rx_0_bits_data_9_uindex),
    .io_lanes_rx_0_bits_data_10_udata_real(io_lanes_rx_0_bits_data_10_udata_real),
    .io_lanes_rx_0_bits_data_10_udata_imag(io_lanes_rx_0_bits_data_10_udata_imag),
    .io_lanes_rx_0_bits_data_10_uindex(io_lanes_rx_0_bits_data_10_uindex),
    .io_lanes_rx_0_bits_data_11_udata_real(io_lanes_rx_0_bits_data_11_udata_real),
    .io_lanes_rx_0_bits_data_11_udata_imag(io_lanes_rx_0_bits_data_11_udata_imag),
    .io_lanes_rx_0_bits_data_11_uindex(io_lanes_rx_0_bits_data_11_uindex),
    .io_lanes_rx_0_bits_data_12_udata_real(io_lanes_rx_0_bits_data_12_udata_real),
    .io_lanes_rx_0_bits_data_12_udata_imag(io_lanes_rx_0_bits_data_12_udata_imag),
    .io_lanes_rx_0_bits_data_12_uindex(io_lanes_rx_0_bits_data_12_uindex),
    .io_lanes_rx_0_bits_data_13_udata_real(io_lanes_rx_0_bits_data_13_udata_real),
    .io_lanes_rx_0_bits_data_13_udata_imag(io_lanes_rx_0_bits_data_13_udata_imag),
    .io_lanes_rx_0_bits_data_13_uindex(io_lanes_rx_0_bits_data_13_uindex),
    .io_lanes_rx_0_bits_data_14_udata_real(io_lanes_rx_0_bits_data_14_udata_real),
    .io_lanes_rx_0_bits_data_14_udata_imag(io_lanes_rx_0_bits_data_14_udata_imag),
    .io_lanes_rx_0_bits_data_14_uindex(io_lanes_rx_0_bits_data_14_uindex),
    .io_lanes_rx_0_bits_data_15_udata_real(io_lanes_rx_0_bits_data_15_udata_real),
    .io_lanes_rx_0_bits_data_15_udata_imag(io_lanes_rx_0_bits_data_15_udata_imag),
    .io_lanes_rx_0_bits_data_15_uindex(io_lanes_rx_0_bits_data_15_uindex),
    .io_lanes_rx_1_ready(io_lanes_rx_1_ready),
    .io_lanes_rx_1_valid(io_lanes_rx_1_valid),
    .io_lanes_rx_1_bits_rxindex(io_lanes_rx_1_bits_rxindex),
    .io_lanes_rx_1_bits_data_0_udata_real(io_lanes_rx_1_bits_data_0_udata_real),
    .io_lanes_rx_1_bits_data_0_udata_imag(io_lanes_rx_1_bits_data_0_udata_imag),
    .io_lanes_rx_1_bits_data_0_uindex(io_lanes_rx_1_bits_data_0_uindex),
    .io_lanes_rx_1_bits_data_1_udata_real(io_lanes_rx_1_bits_data_1_udata_real),
    .io_lanes_rx_1_bits_data_1_udata_imag(io_lanes_rx_1_bits_data_1_udata_imag),
    .io_lanes_rx_1_bits_data_1_uindex(io_lanes_rx_1_bits_data_1_uindex),
    .io_lanes_rx_1_bits_data_2_udata_real(io_lanes_rx_1_bits_data_2_udata_real),
    .io_lanes_rx_1_bits_data_2_udata_imag(io_lanes_rx_1_bits_data_2_udata_imag),
    .io_lanes_rx_1_bits_data_2_uindex(io_lanes_rx_1_bits_data_2_uindex),
    .io_lanes_rx_1_bits_data_3_udata_real(io_lanes_rx_1_bits_data_3_udata_real),
    .io_lanes_rx_1_bits_data_3_udata_imag(io_lanes_rx_1_bits_data_3_udata_imag),
    .io_lanes_rx_1_bits_data_3_uindex(io_lanes_rx_1_bits_data_3_uindex),
    .io_lanes_rx_1_bits_data_4_udata_real(io_lanes_rx_1_bits_data_4_udata_real),
    .io_lanes_rx_1_bits_data_4_udata_imag(io_lanes_rx_1_bits_data_4_udata_imag),
    .io_lanes_rx_1_bits_data_4_uindex(io_lanes_rx_1_bits_data_4_uindex),
    .io_lanes_rx_1_bits_data_5_udata_real(io_lanes_rx_1_bits_data_5_udata_real),
    .io_lanes_rx_1_bits_data_5_udata_imag(io_lanes_rx_1_bits_data_5_udata_imag),
    .io_lanes_rx_1_bits_data_5_uindex(io_lanes_rx_1_bits_data_5_uindex),
    .io_lanes_rx_1_bits_data_6_udata_real(io_lanes_rx_1_bits_data_6_udata_real),
    .io_lanes_rx_1_bits_data_6_udata_imag(io_lanes_rx_1_bits_data_6_udata_imag),
    .io_lanes_rx_1_bits_data_6_uindex(io_lanes_rx_1_bits_data_6_uindex),
    .io_lanes_rx_1_bits_data_7_udata_real(io_lanes_rx_1_bits_data_7_udata_real),
    .io_lanes_rx_1_bits_data_7_udata_imag(io_lanes_rx_1_bits_data_7_udata_imag),
    .io_lanes_rx_1_bits_data_7_uindex(io_lanes_rx_1_bits_data_7_uindex),
    .io_lanes_rx_1_bits_data_8_udata_real(io_lanes_rx_1_bits_data_8_udata_real),
    .io_lanes_rx_1_bits_data_8_udata_imag(io_lanes_rx_1_bits_data_8_udata_imag),
    .io_lanes_rx_1_bits_data_8_uindex(io_lanes_rx_1_bits_data_8_uindex),
    .io_lanes_rx_1_bits_data_9_udata_real(io_lanes_rx_1_bits_data_9_udata_real),
    .io_lanes_rx_1_bits_data_9_udata_imag(io_lanes_rx_1_bits_data_9_udata_imag),
    .io_lanes_rx_1_bits_data_9_uindex(io_lanes_rx_1_bits_data_9_uindex),
    .io_lanes_rx_1_bits_data_10_udata_real(io_lanes_rx_1_bits_data_10_udata_real),
    .io_lanes_rx_1_bits_data_10_udata_imag(io_lanes_rx_1_bits_data_10_udata_imag),
    .io_lanes_rx_1_bits_data_10_uindex(io_lanes_rx_1_bits_data_10_uindex),
    .io_lanes_rx_1_bits_data_11_udata_real(io_lanes_rx_1_bits_data_11_udata_real),
    .io_lanes_rx_1_bits_data_11_udata_imag(io_lanes_rx_1_bits_data_11_udata_imag),
    .io_lanes_rx_1_bits_data_11_uindex(io_lanes_rx_1_bits_data_11_uindex),
    .io_lanes_rx_1_bits_data_12_udata_real(io_lanes_rx_1_bits_data_12_udata_real),
    .io_lanes_rx_1_bits_data_12_udata_imag(io_lanes_rx_1_bits_data_12_udata_imag),
    .io_lanes_rx_1_bits_data_12_uindex(io_lanes_rx_1_bits_data_12_uindex),
    .io_lanes_rx_1_bits_data_13_udata_real(io_lanes_rx_1_bits_data_13_udata_real),
    .io_lanes_rx_1_bits_data_13_udata_imag(io_lanes_rx_1_bits_data_13_udata_imag),
    .io_lanes_rx_1_bits_data_13_uindex(io_lanes_rx_1_bits_data_13_uindex),
    .io_lanes_rx_1_bits_data_14_udata_real(io_lanes_rx_1_bits_data_14_udata_real),
    .io_lanes_rx_1_bits_data_14_udata_imag(io_lanes_rx_1_bits_data_14_udata_imag),
    .io_lanes_rx_1_bits_data_14_uindex(io_lanes_rx_1_bits_data_14_uindex),
    .io_lanes_rx_1_bits_data_15_udata_real(io_lanes_rx_1_bits_data_15_udata_real),
    .io_lanes_rx_1_bits_data_15_udata_imag(io_lanes_rx_1_bits_data_15_udata_imag),
    .io_lanes_rx_1_bits_data_15_uindex(io_lanes_rx_1_bits_data_15_uindex),
    .io_ctrl_and_clocks_tx_fine_delays_0(io_ctrl_and_clocks_tx_fine_delays_0),
    .io_ctrl_and_clocks_tx_user_delays_0_0(io_ctrl_and_clocks_tx_user_delays_0_0),
    .io_ctrl_and_clocks_tx_user_weights_0_0_real(io_ctrl_and_clocks_tx_user_weights_0_0_real),
    .io_ctrl_and_clocks_tx_user_weights_0_0_imag(io_ctrl_and_clocks_tx_user_weights_0_0_imag),
    .io_ctrl_and_clocks_tx_user_delays_0_1(io_ctrl_and_clocks_tx_user_delays_0_1),
    .io_ctrl_and_clocks_tx_user_weights_0_1_real(io_ctrl_and_clocks_tx_user_weights_0_1_real),
    .io_ctrl_and_clocks_tx_user_weights_0_1_imag(io_ctrl_and_clocks_tx_user_weights_0_1_imag),
    .io_ctrl_and_clocks_tx_user_delays_0_2(io_ctrl_and_clocks_tx_user_delays_0_2),
    .io_ctrl_and_clocks_tx_user_weights_0_2_real(io_ctrl_and_clocks_tx_user_weights_0_2_real),
    .io_ctrl_and_clocks_tx_user_weights_0_2_imag(io_ctrl_and_clocks_tx_user_weights_0_2_imag),
    .io_ctrl_and_clocks_tx_user_delays_0_3(io_ctrl_and_clocks_tx_user_delays_0_3),
    .io_ctrl_and_clocks_tx_user_weights_0_3_real(io_ctrl_and_clocks_tx_user_weights_0_3_real),
    .io_ctrl_and_clocks_tx_user_weights_0_3_imag(io_ctrl_and_clocks_tx_user_weights_0_3_imag),
    .io_ctrl_and_clocks_tx_user_delays_0_4(io_ctrl_and_clocks_tx_user_delays_0_4),
    .io_ctrl_and_clocks_tx_user_weights_0_4_real(io_ctrl_and_clocks_tx_user_weights_0_4_real),
    .io_ctrl_and_clocks_tx_user_weights_0_4_imag(io_ctrl_and_clocks_tx_user_weights_0_4_imag),
    .io_ctrl_and_clocks_tx_user_delays_0_5(io_ctrl_and_clocks_tx_user_delays_0_5),
    .io_ctrl_and_clocks_tx_user_weights_0_5_real(io_ctrl_and_clocks_tx_user_weights_0_5_real),
    .io_ctrl_and_clocks_tx_user_weights_0_5_imag(io_ctrl_and_clocks_tx_user_weights_0_5_imag),
    .io_ctrl_and_clocks_tx_user_delays_0_6(io_ctrl_and_clocks_tx_user_delays_0_6),
    .io_ctrl_and_clocks_tx_user_weights_0_6_real(io_ctrl_and_clocks_tx_user_weights_0_6_real),
    .io_ctrl_and_clocks_tx_user_weights_0_6_imag(io_ctrl_and_clocks_tx_user_weights_0_6_imag),
    .io_ctrl_and_clocks_tx_user_delays_0_7(io_ctrl_and_clocks_tx_user_delays_0_7),
    .io_ctrl_and_clocks_tx_user_weights_0_7_real(io_ctrl_and_clocks_tx_user_weights_0_7_real),
    .io_ctrl_and_clocks_tx_user_weights_0_7_imag(io_ctrl_and_clocks_tx_user_weights_0_7_imag),
    .io_ctrl_and_clocks_tx_user_delays_0_8(io_ctrl_and_clocks_tx_user_delays_0_8),
    .io_ctrl_and_clocks_tx_user_weights_0_8_real(io_ctrl_and_clocks_tx_user_weights_0_8_real),
    .io_ctrl_and_clocks_tx_user_weights_0_8_imag(io_ctrl_and_clocks_tx_user_weights_0_8_imag),
    .io_ctrl_and_clocks_tx_user_delays_0_9(io_ctrl_and_clocks_tx_user_delays_0_9),
    .io_ctrl_and_clocks_tx_user_weights_0_9_real(io_ctrl_and_clocks_tx_user_weights_0_9_real),
    .io_ctrl_and_clocks_tx_user_weights_0_9_imag(io_ctrl_and_clocks_tx_user_weights_0_9_imag),
    .io_ctrl_and_clocks_tx_user_delays_0_10(io_ctrl_and_clocks_tx_user_delays_0_10),
    .io_ctrl_and_clocks_tx_user_weights_0_10_real(io_ctrl_and_clocks_tx_user_weights_0_10_real),
    .io_ctrl_and_clocks_tx_user_weights_0_10_imag(io_ctrl_and_clocks_tx_user_weights_0_10_imag),
    .io_ctrl_and_clocks_tx_user_delays_0_11(io_ctrl_and_clocks_tx_user_delays_0_11),
    .io_ctrl_and_clocks_tx_user_weights_0_11_real(io_ctrl_and_clocks_tx_user_weights_0_11_real),
    .io_ctrl_and_clocks_tx_user_weights_0_11_imag(io_ctrl_and_clocks_tx_user_weights_0_11_imag),
    .io_ctrl_and_clocks_tx_user_delays_0_12(io_ctrl_and_clocks_tx_user_delays_0_12),
    .io_ctrl_and_clocks_tx_user_weights_0_12_real(io_ctrl_and_clocks_tx_user_weights_0_12_real),
    .io_ctrl_and_clocks_tx_user_weights_0_12_imag(io_ctrl_and_clocks_tx_user_weights_0_12_imag),
    .io_ctrl_and_clocks_tx_user_delays_0_13(io_ctrl_and_clocks_tx_user_delays_0_13),
    .io_ctrl_and_clocks_tx_user_weights_0_13_real(io_ctrl_and_clocks_tx_user_weights_0_13_real),
    .io_ctrl_and_clocks_tx_user_weights_0_13_imag(io_ctrl_and_clocks_tx_user_weights_0_13_imag),
    .io_ctrl_and_clocks_tx_user_delays_0_14(io_ctrl_and_clocks_tx_user_delays_0_14),
    .io_ctrl_and_clocks_tx_user_weights_0_14_real(io_ctrl_and_clocks_tx_user_weights_0_14_real),
    .io_ctrl_and_clocks_tx_user_weights_0_14_imag(io_ctrl_and_clocks_tx_user_weights_0_14_imag),
    .io_ctrl_and_clocks_tx_user_delays_0_15(io_ctrl_and_clocks_tx_user_delays_0_15),
    .io_ctrl_and_clocks_tx_user_weights_0_15_real(io_ctrl_and_clocks_tx_user_weights_0_15_real),
    .io_ctrl_and_clocks_tx_user_weights_0_15_imag(io_ctrl_and_clocks_tx_user_weights_0_15_imag),
    .io_ctrl_and_clocks_tx_fine_delays_1(io_ctrl_and_clocks_tx_fine_delays_1),
    .io_ctrl_and_clocks_tx_user_delays_1_0(io_ctrl_and_clocks_tx_user_delays_1_0),
    .io_ctrl_and_clocks_tx_user_weights_1_0_real(io_ctrl_and_clocks_tx_user_weights_1_0_real),
    .io_ctrl_and_clocks_tx_user_weights_1_0_imag(io_ctrl_and_clocks_tx_user_weights_1_0_imag),
    .io_ctrl_and_clocks_tx_user_delays_1_1(io_ctrl_and_clocks_tx_user_delays_1_1),
    .io_ctrl_and_clocks_tx_user_weights_1_1_real(io_ctrl_and_clocks_tx_user_weights_1_1_real),
    .io_ctrl_and_clocks_tx_user_weights_1_1_imag(io_ctrl_and_clocks_tx_user_weights_1_1_imag),
    .io_ctrl_and_clocks_tx_user_delays_1_2(io_ctrl_and_clocks_tx_user_delays_1_2),
    .io_ctrl_and_clocks_tx_user_weights_1_2_real(io_ctrl_and_clocks_tx_user_weights_1_2_real),
    .io_ctrl_and_clocks_tx_user_weights_1_2_imag(io_ctrl_and_clocks_tx_user_weights_1_2_imag),
    .io_ctrl_and_clocks_tx_user_delays_1_3(io_ctrl_and_clocks_tx_user_delays_1_3),
    .io_ctrl_and_clocks_tx_user_weights_1_3_real(io_ctrl_and_clocks_tx_user_weights_1_3_real),
    .io_ctrl_and_clocks_tx_user_weights_1_3_imag(io_ctrl_and_clocks_tx_user_weights_1_3_imag),
    .io_ctrl_and_clocks_tx_user_delays_1_4(io_ctrl_and_clocks_tx_user_delays_1_4),
    .io_ctrl_and_clocks_tx_user_weights_1_4_real(io_ctrl_and_clocks_tx_user_weights_1_4_real),
    .io_ctrl_and_clocks_tx_user_weights_1_4_imag(io_ctrl_and_clocks_tx_user_weights_1_4_imag),
    .io_ctrl_and_clocks_tx_user_delays_1_5(io_ctrl_and_clocks_tx_user_delays_1_5),
    .io_ctrl_and_clocks_tx_user_weights_1_5_real(io_ctrl_and_clocks_tx_user_weights_1_5_real),
    .io_ctrl_and_clocks_tx_user_weights_1_5_imag(io_ctrl_and_clocks_tx_user_weights_1_5_imag),
    .io_ctrl_and_clocks_tx_user_delays_1_6(io_ctrl_and_clocks_tx_user_delays_1_6),
    .io_ctrl_and_clocks_tx_user_weights_1_6_real(io_ctrl_and_clocks_tx_user_weights_1_6_real),
    .io_ctrl_and_clocks_tx_user_weights_1_6_imag(io_ctrl_and_clocks_tx_user_weights_1_6_imag),
    .io_ctrl_and_clocks_tx_user_delays_1_7(io_ctrl_and_clocks_tx_user_delays_1_7),
    .io_ctrl_and_clocks_tx_user_weights_1_7_real(io_ctrl_and_clocks_tx_user_weights_1_7_real),
    .io_ctrl_and_clocks_tx_user_weights_1_7_imag(io_ctrl_and_clocks_tx_user_weights_1_7_imag),
    .io_ctrl_and_clocks_tx_user_delays_1_8(io_ctrl_and_clocks_tx_user_delays_1_8),
    .io_ctrl_and_clocks_tx_user_weights_1_8_real(io_ctrl_and_clocks_tx_user_weights_1_8_real),
    .io_ctrl_and_clocks_tx_user_weights_1_8_imag(io_ctrl_and_clocks_tx_user_weights_1_8_imag),
    .io_ctrl_and_clocks_tx_user_delays_1_9(io_ctrl_and_clocks_tx_user_delays_1_9),
    .io_ctrl_and_clocks_tx_user_weights_1_9_real(io_ctrl_and_clocks_tx_user_weights_1_9_real),
    .io_ctrl_and_clocks_tx_user_weights_1_9_imag(io_ctrl_and_clocks_tx_user_weights_1_9_imag),
    .io_ctrl_and_clocks_tx_user_delays_1_10(io_ctrl_and_clocks_tx_user_delays_1_10),
    .io_ctrl_and_clocks_tx_user_weights_1_10_real(io_ctrl_and_clocks_tx_user_weights_1_10_real),
    .io_ctrl_and_clocks_tx_user_weights_1_10_imag(io_ctrl_and_clocks_tx_user_weights_1_10_imag),
    .io_ctrl_and_clocks_tx_user_delays_1_11(io_ctrl_and_clocks_tx_user_delays_1_11),
    .io_ctrl_and_clocks_tx_user_weights_1_11_real(io_ctrl_and_clocks_tx_user_weights_1_11_real),
    .io_ctrl_and_clocks_tx_user_weights_1_11_imag(io_ctrl_and_clocks_tx_user_weights_1_11_imag),
    .io_ctrl_and_clocks_tx_user_delays_1_12(io_ctrl_and_clocks_tx_user_delays_1_12),
    .io_ctrl_and_clocks_tx_user_weights_1_12_real(io_ctrl_and_clocks_tx_user_weights_1_12_real),
    .io_ctrl_and_clocks_tx_user_weights_1_12_imag(io_ctrl_and_clocks_tx_user_weights_1_12_imag),
    .io_ctrl_and_clocks_tx_user_delays_1_13(io_ctrl_and_clocks_tx_user_delays_1_13),
    .io_ctrl_and_clocks_tx_user_weights_1_13_real(io_ctrl_and_clocks_tx_user_weights_1_13_real),
    .io_ctrl_and_clocks_tx_user_weights_1_13_imag(io_ctrl_and_clocks_tx_user_weights_1_13_imag),
    .io_ctrl_and_clocks_tx_user_delays_1_14(io_ctrl_and_clocks_tx_user_delays_1_14),
    .io_ctrl_and_clocks_tx_user_weights_1_14_real(io_ctrl_and_clocks_tx_user_weights_1_14_real),
    .io_ctrl_and_clocks_tx_user_weights_1_14_imag(io_ctrl_and_clocks_tx_user_weights_1_14_imag),
    .io_ctrl_and_clocks_tx_user_delays_1_15(io_ctrl_and_clocks_tx_user_delays_1_15),
    .io_ctrl_and_clocks_tx_user_weights_1_15_real(io_ctrl_and_clocks_tx_user_weights_1_15_real),
    .io_ctrl_and_clocks_tx_user_weights_1_15_imag(io_ctrl_and_clocks_tx_user_weights_1_15_imag),
    .io_ctrl_and_clocks_tx_fine_delays_2(io_ctrl_and_clocks_tx_fine_delays_2),
    .io_ctrl_and_clocks_tx_user_delays_2_0(io_ctrl_and_clocks_tx_user_delays_2_0),
    .io_ctrl_and_clocks_tx_user_weights_2_0_real(io_ctrl_and_clocks_tx_user_weights_2_0_real),
    .io_ctrl_and_clocks_tx_user_weights_2_0_imag(io_ctrl_and_clocks_tx_user_weights_2_0_imag),
    .io_ctrl_and_clocks_tx_user_delays_2_1(io_ctrl_and_clocks_tx_user_delays_2_1),
    .io_ctrl_and_clocks_tx_user_weights_2_1_real(io_ctrl_and_clocks_tx_user_weights_2_1_real),
    .io_ctrl_and_clocks_tx_user_weights_2_1_imag(io_ctrl_and_clocks_tx_user_weights_2_1_imag),
    .io_ctrl_and_clocks_tx_user_delays_2_2(io_ctrl_and_clocks_tx_user_delays_2_2),
    .io_ctrl_and_clocks_tx_user_weights_2_2_real(io_ctrl_and_clocks_tx_user_weights_2_2_real),
    .io_ctrl_and_clocks_tx_user_weights_2_2_imag(io_ctrl_and_clocks_tx_user_weights_2_2_imag),
    .io_ctrl_and_clocks_tx_user_delays_2_3(io_ctrl_and_clocks_tx_user_delays_2_3),
    .io_ctrl_and_clocks_tx_user_weights_2_3_real(io_ctrl_and_clocks_tx_user_weights_2_3_real),
    .io_ctrl_and_clocks_tx_user_weights_2_3_imag(io_ctrl_and_clocks_tx_user_weights_2_3_imag),
    .io_ctrl_and_clocks_tx_user_delays_2_4(io_ctrl_and_clocks_tx_user_delays_2_4),
    .io_ctrl_and_clocks_tx_user_weights_2_4_real(io_ctrl_and_clocks_tx_user_weights_2_4_real),
    .io_ctrl_and_clocks_tx_user_weights_2_4_imag(io_ctrl_and_clocks_tx_user_weights_2_4_imag),
    .io_ctrl_and_clocks_tx_user_delays_2_5(io_ctrl_and_clocks_tx_user_delays_2_5),
    .io_ctrl_and_clocks_tx_user_weights_2_5_real(io_ctrl_and_clocks_tx_user_weights_2_5_real),
    .io_ctrl_and_clocks_tx_user_weights_2_5_imag(io_ctrl_and_clocks_tx_user_weights_2_5_imag),
    .io_ctrl_and_clocks_tx_user_delays_2_6(io_ctrl_and_clocks_tx_user_delays_2_6),
    .io_ctrl_and_clocks_tx_user_weights_2_6_real(io_ctrl_and_clocks_tx_user_weights_2_6_real),
    .io_ctrl_and_clocks_tx_user_weights_2_6_imag(io_ctrl_and_clocks_tx_user_weights_2_6_imag),
    .io_ctrl_and_clocks_tx_user_delays_2_7(io_ctrl_and_clocks_tx_user_delays_2_7),
    .io_ctrl_and_clocks_tx_user_weights_2_7_real(io_ctrl_and_clocks_tx_user_weights_2_7_real),
    .io_ctrl_and_clocks_tx_user_weights_2_7_imag(io_ctrl_and_clocks_tx_user_weights_2_7_imag),
    .io_ctrl_and_clocks_tx_user_delays_2_8(io_ctrl_and_clocks_tx_user_delays_2_8),
    .io_ctrl_and_clocks_tx_user_weights_2_8_real(io_ctrl_and_clocks_tx_user_weights_2_8_real),
    .io_ctrl_and_clocks_tx_user_weights_2_8_imag(io_ctrl_and_clocks_tx_user_weights_2_8_imag),
    .io_ctrl_and_clocks_tx_user_delays_2_9(io_ctrl_and_clocks_tx_user_delays_2_9),
    .io_ctrl_and_clocks_tx_user_weights_2_9_real(io_ctrl_and_clocks_tx_user_weights_2_9_real),
    .io_ctrl_and_clocks_tx_user_weights_2_9_imag(io_ctrl_and_clocks_tx_user_weights_2_9_imag),
    .io_ctrl_and_clocks_tx_user_delays_2_10(io_ctrl_and_clocks_tx_user_delays_2_10),
    .io_ctrl_and_clocks_tx_user_weights_2_10_real(io_ctrl_and_clocks_tx_user_weights_2_10_real),
    .io_ctrl_and_clocks_tx_user_weights_2_10_imag(io_ctrl_and_clocks_tx_user_weights_2_10_imag),
    .io_ctrl_and_clocks_tx_user_delays_2_11(io_ctrl_and_clocks_tx_user_delays_2_11),
    .io_ctrl_and_clocks_tx_user_weights_2_11_real(io_ctrl_and_clocks_tx_user_weights_2_11_real),
    .io_ctrl_and_clocks_tx_user_weights_2_11_imag(io_ctrl_and_clocks_tx_user_weights_2_11_imag),
    .io_ctrl_and_clocks_tx_user_delays_2_12(io_ctrl_and_clocks_tx_user_delays_2_12),
    .io_ctrl_and_clocks_tx_user_weights_2_12_real(io_ctrl_and_clocks_tx_user_weights_2_12_real),
    .io_ctrl_and_clocks_tx_user_weights_2_12_imag(io_ctrl_and_clocks_tx_user_weights_2_12_imag),
    .io_ctrl_and_clocks_tx_user_delays_2_13(io_ctrl_and_clocks_tx_user_delays_2_13),
    .io_ctrl_and_clocks_tx_user_weights_2_13_real(io_ctrl_and_clocks_tx_user_weights_2_13_real),
    .io_ctrl_and_clocks_tx_user_weights_2_13_imag(io_ctrl_and_clocks_tx_user_weights_2_13_imag),
    .io_ctrl_and_clocks_tx_user_delays_2_14(io_ctrl_and_clocks_tx_user_delays_2_14),
    .io_ctrl_and_clocks_tx_user_weights_2_14_real(io_ctrl_and_clocks_tx_user_weights_2_14_real),
    .io_ctrl_and_clocks_tx_user_weights_2_14_imag(io_ctrl_and_clocks_tx_user_weights_2_14_imag),
    .io_ctrl_and_clocks_tx_user_delays_2_15(io_ctrl_and_clocks_tx_user_delays_2_15),
    .io_ctrl_and_clocks_tx_user_weights_2_15_real(io_ctrl_and_clocks_tx_user_weights_2_15_real),
    .io_ctrl_and_clocks_tx_user_weights_2_15_imag(io_ctrl_and_clocks_tx_user_weights_2_15_imag),
    .io_ctrl_and_clocks_tx_fine_delays_3(io_ctrl_and_clocks_tx_fine_delays_3),
    .io_ctrl_and_clocks_tx_user_delays_3_0(io_ctrl_and_clocks_tx_user_delays_3_0),
    .io_ctrl_and_clocks_tx_user_weights_3_0_real(io_ctrl_and_clocks_tx_user_weights_3_0_real),
    .io_ctrl_and_clocks_tx_user_weights_3_0_imag(io_ctrl_and_clocks_tx_user_weights_3_0_imag),
    .io_ctrl_and_clocks_tx_user_delays_3_1(io_ctrl_and_clocks_tx_user_delays_3_1),
    .io_ctrl_and_clocks_tx_user_weights_3_1_real(io_ctrl_and_clocks_tx_user_weights_3_1_real),
    .io_ctrl_and_clocks_tx_user_weights_3_1_imag(io_ctrl_and_clocks_tx_user_weights_3_1_imag),
    .io_ctrl_and_clocks_tx_user_delays_3_2(io_ctrl_and_clocks_tx_user_delays_3_2),
    .io_ctrl_and_clocks_tx_user_weights_3_2_real(io_ctrl_and_clocks_tx_user_weights_3_2_real),
    .io_ctrl_and_clocks_tx_user_weights_3_2_imag(io_ctrl_and_clocks_tx_user_weights_3_2_imag),
    .io_ctrl_and_clocks_tx_user_delays_3_3(io_ctrl_and_clocks_tx_user_delays_3_3),
    .io_ctrl_and_clocks_tx_user_weights_3_3_real(io_ctrl_and_clocks_tx_user_weights_3_3_real),
    .io_ctrl_and_clocks_tx_user_weights_3_3_imag(io_ctrl_and_clocks_tx_user_weights_3_3_imag),
    .io_ctrl_and_clocks_tx_user_delays_3_4(io_ctrl_and_clocks_tx_user_delays_3_4),
    .io_ctrl_and_clocks_tx_user_weights_3_4_real(io_ctrl_and_clocks_tx_user_weights_3_4_real),
    .io_ctrl_and_clocks_tx_user_weights_3_4_imag(io_ctrl_and_clocks_tx_user_weights_3_4_imag),
    .io_ctrl_and_clocks_tx_user_delays_3_5(io_ctrl_and_clocks_tx_user_delays_3_5),
    .io_ctrl_and_clocks_tx_user_weights_3_5_real(io_ctrl_and_clocks_tx_user_weights_3_5_real),
    .io_ctrl_and_clocks_tx_user_weights_3_5_imag(io_ctrl_and_clocks_tx_user_weights_3_5_imag),
    .io_ctrl_and_clocks_tx_user_delays_3_6(io_ctrl_and_clocks_tx_user_delays_3_6),
    .io_ctrl_and_clocks_tx_user_weights_3_6_real(io_ctrl_and_clocks_tx_user_weights_3_6_real),
    .io_ctrl_and_clocks_tx_user_weights_3_6_imag(io_ctrl_and_clocks_tx_user_weights_3_6_imag),
    .io_ctrl_and_clocks_tx_user_delays_3_7(io_ctrl_and_clocks_tx_user_delays_3_7),
    .io_ctrl_and_clocks_tx_user_weights_3_7_real(io_ctrl_and_clocks_tx_user_weights_3_7_real),
    .io_ctrl_and_clocks_tx_user_weights_3_7_imag(io_ctrl_and_clocks_tx_user_weights_3_7_imag),
    .io_ctrl_and_clocks_tx_user_delays_3_8(io_ctrl_and_clocks_tx_user_delays_3_8),
    .io_ctrl_and_clocks_tx_user_weights_3_8_real(io_ctrl_and_clocks_tx_user_weights_3_8_real),
    .io_ctrl_and_clocks_tx_user_weights_3_8_imag(io_ctrl_and_clocks_tx_user_weights_3_8_imag),
    .io_ctrl_and_clocks_tx_user_delays_3_9(io_ctrl_and_clocks_tx_user_delays_3_9),
    .io_ctrl_and_clocks_tx_user_weights_3_9_real(io_ctrl_and_clocks_tx_user_weights_3_9_real),
    .io_ctrl_and_clocks_tx_user_weights_3_9_imag(io_ctrl_and_clocks_tx_user_weights_3_9_imag),
    .io_ctrl_and_clocks_tx_user_delays_3_10(io_ctrl_and_clocks_tx_user_delays_3_10),
    .io_ctrl_and_clocks_tx_user_weights_3_10_real(io_ctrl_and_clocks_tx_user_weights_3_10_real),
    .io_ctrl_and_clocks_tx_user_weights_3_10_imag(io_ctrl_and_clocks_tx_user_weights_3_10_imag),
    .io_ctrl_and_clocks_tx_user_delays_3_11(io_ctrl_and_clocks_tx_user_delays_3_11),
    .io_ctrl_and_clocks_tx_user_weights_3_11_real(io_ctrl_and_clocks_tx_user_weights_3_11_real),
    .io_ctrl_and_clocks_tx_user_weights_3_11_imag(io_ctrl_and_clocks_tx_user_weights_3_11_imag),
    .io_ctrl_and_clocks_tx_user_delays_3_12(io_ctrl_and_clocks_tx_user_delays_3_12),
    .io_ctrl_and_clocks_tx_user_weights_3_12_real(io_ctrl_and_clocks_tx_user_weights_3_12_real),
    .io_ctrl_and_clocks_tx_user_weights_3_12_imag(io_ctrl_and_clocks_tx_user_weights_3_12_imag),
    .io_ctrl_and_clocks_tx_user_delays_3_13(io_ctrl_and_clocks_tx_user_delays_3_13),
    .io_ctrl_and_clocks_tx_user_weights_3_13_real(io_ctrl_and_clocks_tx_user_weights_3_13_real),
    .io_ctrl_and_clocks_tx_user_weights_3_13_imag(io_ctrl_and_clocks_tx_user_weights_3_13_imag),
    .io_ctrl_and_clocks_tx_user_delays_3_14(io_ctrl_and_clocks_tx_user_delays_3_14),
    .io_ctrl_and_clocks_tx_user_weights_3_14_real(io_ctrl_and_clocks_tx_user_weights_3_14_real),
    .io_ctrl_and_clocks_tx_user_weights_3_14_imag(io_ctrl_and_clocks_tx_user_weights_3_14_imag),
    .io_ctrl_and_clocks_tx_user_delays_3_15(io_ctrl_and_clocks_tx_user_delays_3_15),
    .io_ctrl_and_clocks_tx_user_weights_3_15_real(io_ctrl_and_clocks_tx_user_weights_3_15_real),
    .io_ctrl_and_clocks_tx_user_weights_3_15_imag(io_ctrl_and_clocks_tx_user_weights_3_15_imag),
    .io_Z_0_real_b(io_Z_0_real_b),
    .io_Z_0_real_t(io_Z_0_real_t),
    .io_Z_0_imag_b(io_Z_0_imag_b),
    .io_Z_0_imag_t(io_Z_0_imag_t),
    .io_Z_1_real_b(io_Z_1_real_b),
    .io_Z_1_real_t(io_Z_1_real_t),
    .io_Z_1_imag_b(io_Z_1_imag_b),
    .io_Z_1_imag_t(io_Z_1_imag_t),
    .io_Z_2_real_b(io_Z_2_real_b),
    .io_Z_2_real_t(io_Z_2_real_t),
    .io_Z_2_imag_b(io_Z_2_imag_b),
    .io_Z_2_imag_t(io_Z_2_imag_t),
    .io_Z_3_real_b(io_Z_3_real_b),
    .io_Z_3_real_t(io_Z_3_real_t),
    .io_Z_3_imag_b(io_Z_3_imag_b),
    .io_Z_3_imag_t(io_Z_3_imag_t),
    .io_ctrl_and_clocks_decimator_controls_0_cic3integscale(io_ctrl_and_clocks_decimator_controls_0_cic3integscale),
    .io_ctrl_and_clocks_decimator_controls_0_cic3integshift(io_ctrl_and_clocks_decimator_controls_0_cic3integshift),
    .io_ctrl_and_clocks_decimator_controls_0_reset_loop(io_ctrl_and_clocks_decimator_controls_0_reset_loop),
    .io_ctrl_and_clocks_decimator_controls_0_hb1scale(io_ctrl_and_clocks_decimator_controls_0_hb1scale),
    .io_ctrl_and_clocks_decimator_controls_0_hb2scale(io_ctrl_and_clocks_decimator_controls_0_hb2scale),
    .io_ctrl_and_clocks_decimator_controls_0_hb3scale(io_ctrl_and_clocks_decimator_controls_0_hb3scale),
    .io_ctrl_and_clocks_decimator_controls_0_mode(io_ctrl_and_clocks_decimator_controls_0_mode),
    .io_ctrl_and_clocks_adc_clocks_0(io_ctrl_and_clocks_adc_clocks_0),
    .io_ctrl_and_clocks_inv_adc_clk_pol_0(io_ctrl_and_clocks_inv_adc_clk_pol_0),
    .io_ctrl_and_clocks_adc_lut_write_vals_0_real(io_ctrl_and_clocks_adc_lut_write_vals_0_real),
    .io_ctrl_and_clocks_adc_lut_write_vals_0_imag(io_ctrl_and_clocks_adc_lut_write_vals_0_imag),
    .io_ctrl_and_clocks_decimator_controls_1_cic3integscale(io_ctrl_and_clocks_decimator_controls_1_cic3integscale),
    .io_ctrl_and_clocks_decimator_controls_1_cic3integshift(io_ctrl_and_clocks_decimator_controls_1_cic3integshift),
    .io_ctrl_and_clocks_decimator_controls_1_reset_loop(io_ctrl_and_clocks_decimator_controls_1_reset_loop),
    .io_ctrl_and_clocks_decimator_controls_1_hb1scale(io_ctrl_and_clocks_decimator_controls_1_hb1scale),
    .io_ctrl_and_clocks_decimator_controls_1_hb2scale(io_ctrl_and_clocks_decimator_controls_1_hb2scale),
    .io_ctrl_and_clocks_decimator_controls_1_hb3scale(io_ctrl_and_clocks_decimator_controls_1_hb3scale),
    .io_ctrl_and_clocks_decimator_controls_1_mode(io_ctrl_and_clocks_decimator_controls_1_mode),
    .io_ctrl_and_clocks_adc_clocks_1(io_ctrl_and_clocks_adc_clocks_1),
    .io_ctrl_and_clocks_inv_adc_clk_pol_1(io_ctrl_and_clocks_inv_adc_clk_pol_1),
    .io_ctrl_and_clocks_adc_lut_write_vals_1_real(io_ctrl_and_clocks_adc_lut_write_vals_1_real),
    .io_ctrl_and_clocks_adc_lut_write_vals_1_imag(io_ctrl_and_clocks_adc_lut_write_vals_1_imag),
    .io_ctrl_and_clocks_decimator_controls_2_cic3integscale(io_ctrl_and_clocks_decimator_controls_2_cic3integscale),
    .io_ctrl_and_clocks_decimator_controls_2_cic3integshift(io_ctrl_and_clocks_decimator_controls_2_cic3integshift),
    .io_ctrl_and_clocks_decimator_controls_2_reset_loop(io_ctrl_and_clocks_decimator_controls_2_reset_loop),
    .io_ctrl_and_clocks_decimator_controls_2_hb1scale(io_ctrl_and_clocks_decimator_controls_2_hb1scale),
    .io_ctrl_and_clocks_decimator_controls_2_hb2scale(io_ctrl_and_clocks_decimator_controls_2_hb2scale),
    .io_ctrl_and_clocks_decimator_controls_2_hb3scale(io_ctrl_and_clocks_decimator_controls_2_hb3scale),
    .io_ctrl_and_clocks_decimator_controls_2_mode(io_ctrl_and_clocks_decimator_controls_2_mode),
    .io_ctrl_and_clocks_adc_clocks_2(io_ctrl_and_clocks_adc_clocks_2),
    .io_ctrl_and_clocks_inv_adc_clk_pol_2(io_ctrl_and_clocks_inv_adc_clk_pol_2),
    .io_ctrl_and_clocks_adc_lut_write_vals_2_real(io_ctrl_and_clocks_adc_lut_write_vals_2_real),
    .io_ctrl_and_clocks_adc_lut_write_vals_2_imag(io_ctrl_and_clocks_adc_lut_write_vals_2_imag),
    .io_ctrl_and_clocks_decimator_controls_3_cic3integscale(io_ctrl_and_clocks_decimator_controls_3_cic3integscale),
    .io_ctrl_and_clocks_decimator_controls_3_cic3integshift(io_ctrl_and_clocks_decimator_controls_3_cic3integshift),
    .io_ctrl_and_clocks_decimator_controls_3_reset_loop(io_ctrl_and_clocks_decimator_controls_3_reset_loop),
    .io_ctrl_and_clocks_decimator_controls_3_hb1scale(io_ctrl_and_clocks_decimator_controls_3_hb1scale),
    .io_ctrl_and_clocks_decimator_controls_3_hb2scale(io_ctrl_and_clocks_decimator_controls_3_hb2scale),
    .io_ctrl_and_clocks_decimator_controls_3_hb3scale(io_ctrl_and_clocks_decimator_controls_3_hb3scale),
    .io_ctrl_and_clocks_decimator_controls_3_mode(io_ctrl_and_clocks_decimator_controls_3_mode),
    .io_ctrl_and_clocks_adc_clocks_3(io_ctrl_and_clocks_adc_clocks_3),
    .io_ctrl_and_clocks_inv_adc_clk_pol_3(io_ctrl_and_clocks_inv_adc_clk_pol_3),
    .io_ctrl_and_clocks_adc_lut_write_vals_3_real(io_ctrl_and_clocks_adc_lut_write_vals_3_real),
    .io_ctrl_and_clocks_adc_lut_write_vals_3_imag(io_ctrl_and_clocks_adc_lut_write_vals_3_imag),
    .io_ctrl_and_clocks_user_index(io_ctrl_and_clocks_user_index),
    .io_ctrl_and_clocks_antenna_index(io_ctrl_and_clocks_antenna_index),
    .io_ctrl_and_clocks_reset_index_count(io_ctrl_and_clocks_reset_index_count),
    .io_ctrl_and_clocks_reset_outfifo(io_ctrl_and_clocks_reset_outfifo),
    .io_ctrl_and_clocks_reset_adcfifo(io_ctrl_and_clocks_reset_adcfifo),
    .io_ctrl_and_clocks_reset_infifo(io_ctrl_and_clocks_reset_infifo),
    .io_ctrl_and_clocks_rx_output_mode(io_ctrl_and_clocks_rx_output_mode),
    .io_ctrl_and_clocks_input_mode(io_ctrl_and_clocks_input_mode),
    .io_ctrl_and_clocks_adc_fifo_lut_mode(io_ctrl_and_clocks_adc_fifo_lut_mode),
    .io_ctrl_and_clocks_adc_lut_write_addr(io_ctrl_and_clocks_adc_lut_write_addr),
    .io_ctrl_and_clocks_adc_lut_write_en(io_ctrl_and_clocks_adc_lut_write_en),
    .io_ctrl_and_clocks_adc_lut_reset(io_ctrl_and_clocks_adc_lut_reset),
    .io_ctrl_and_clocks_rx_fine_delays_0(io_ctrl_and_clocks_rx_fine_delays_0),
    .io_ctrl_and_clocks_rx_user_delays_0_0(io_ctrl_and_clocks_rx_user_delays_0_0),
    .io_ctrl_and_clocks_rx_user_weights_0_0_real(io_ctrl_and_clocks_rx_user_weights_0_0_real),
    .io_ctrl_and_clocks_rx_user_weights_0_0_imag(io_ctrl_and_clocks_rx_user_weights_0_0_imag),
    .io_ctrl_and_clocks_rx_user_delays_0_1(io_ctrl_and_clocks_rx_user_delays_0_1),
    .io_ctrl_and_clocks_rx_user_weights_0_1_real(io_ctrl_and_clocks_rx_user_weights_0_1_real),
    .io_ctrl_and_clocks_rx_user_weights_0_1_imag(io_ctrl_and_clocks_rx_user_weights_0_1_imag),
    .io_ctrl_and_clocks_rx_user_delays_0_2(io_ctrl_and_clocks_rx_user_delays_0_2),
    .io_ctrl_and_clocks_rx_user_weights_0_2_real(io_ctrl_and_clocks_rx_user_weights_0_2_real),
    .io_ctrl_and_clocks_rx_user_weights_0_2_imag(io_ctrl_and_clocks_rx_user_weights_0_2_imag),
    .io_ctrl_and_clocks_rx_user_delays_0_3(io_ctrl_and_clocks_rx_user_delays_0_3),
    .io_ctrl_and_clocks_rx_user_weights_0_3_real(io_ctrl_and_clocks_rx_user_weights_0_3_real),
    .io_ctrl_and_clocks_rx_user_weights_0_3_imag(io_ctrl_and_clocks_rx_user_weights_0_3_imag),
    .io_ctrl_and_clocks_rx_user_delays_0_4(io_ctrl_and_clocks_rx_user_delays_0_4),
    .io_ctrl_and_clocks_rx_user_weights_0_4_real(io_ctrl_and_clocks_rx_user_weights_0_4_real),
    .io_ctrl_and_clocks_rx_user_weights_0_4_imag(io_ctrl_and_clocks_rx_user_weights_0_4_imag),
    .io_ctrl_and_clocks_rx_user_delays_0_5(io_ctrl_and_clocks_rx_user_delays_0_5),
    .io_ctrl_and_clocks_rx_user_weights_0_5_real(io_ctrl_and_clocks_rx_user_weights_0_5_real),
    .io_ctrl_and_clocks_rx_user_weights_0_5_imag(io_ctrl_and_clocks_rx_user_weights_0_5_imag),
    .io_ctrl_and_clocks_rx_user_delays_0_6(io_ctrl_and_clocks_rx_user_delays_0_6),
    .io_ctrl_and_clocks_rx_user_weights_0_6_real(io_ctrl_and_clocks_rx_user_weights_0_6_real),
    .io_ctrl_and_clocks_rx_user_weights_0_6_imag(io_ctrl_and_clocks_rx_user_weights_0_6_imag),
    .io_ctrl_and_clocks_rx_user_delays_0_7(io_ctrl_and_clocks_rx_user_delays_0_7),
    .io_ctrl_and_clocks_rx_user_weights_0_7_real(io_ctrl_and_clocks_rx_user_weights_0_7_real),
    .io_ctrl_and_clocks_rx_user_weights_0_7_imag(io_ctrl_and_clocks_rx_user_weights_0_7_imag),
    .io_ctrl_and_clocks_rx_user_delays_0_8(io_ctrl_and_clocks_rx_user_delays_0_8),
    .io_ctrl_and_clocks_rx_user_weights_0_8_real(io_ctrl_and_clocks_rx_user_weights_0_8_real),
    .io_ctrl_and_clocks_rx_user_weights_0_8_imag(io_ctrl_and_clocks_rx_user_weights_0_8_imag),
    .io_ctrl_and_clocks_rx_user_delays_0_9(io_ctrl_and_clocks_rx_user_delays_0_9),
    .io_ctrl_and_clocks_rx_user_weights_0_9_real(io_ctrl_and_clocks_rx_user_weights_0_9_real),
    .io_ctrl_and_clocks_rx_user_weights_0_9_imag(io_ctrl_and_clocks_rx_user_weights_0_9_imag),
    .io_ctrl_and_clocks_rx_user_delays_0_10(io_ctrl_and_clocks_rx_user_delays_0_10),
    .io_ctrl_and_clocks_rx_user_weights_0_10_real(io_ctrl_and_clocks_rx_user_weights_0_10_real),
    .io_ctrl_and_clocks_rx_user_weights_0_10_imag(io_ctrl_and_clocks_rx_user_weights_0_10_imag),
    .io_ctrl_and_clocks_rx_user_delays_0_11(io_ctrl_and_clocks_rx_user_delays_0_11),
    .io_ctrl_and_clocks_rx_user_weights_0_11_real(io_ctrl_and_clocks_rx_user_weights_0_11_real),
    .io_ctrl_and_clocks_rx_user_weights_0_11_imag(io_ctrl_and_clocks_rx_user_weights_0_11_imag),
    .io_ctrl_and_clocks_rx_user_delays_0_12(io_ctrl_and_clocks_rx_user_delays_0_12),
    .io_ctrl_and_clocks_rx_user_weights_0_12_real(io_ctrl_and_clocks_rx_user_weights_0_12_real),
    .io_ctrl_and_clocks_rx_user_weights_0_12_imag(io_ctrl_and_clocks_rx_user_weights_0_12_imag),
    .io_ctrl_and_clocks_rx_user_delays_0_13(io_ctrl_and_clocks_rx_user_delays_0_13),
    .io_ctrl_and_clocks_rx_user_weights_0_13_real(io_ctrl_and_clocks_rx_user_weights_0_13_real),
    .io_ctrl_and_clocks_rx_user_weights_0_13_imag(io_ctrl_and_clocks_rx_user_weights_0_13_imag),
    .io_ctrl_and_clocks_rx_user_delays_0_14(io_ctrl_and_clocks_rx_user_delays_0_14),
    .io_ctrl_and_clocks_rx_user_weights_0_14_real(io_ctrl_and_clocks_rx_user_weights_0_14_real),
    .io_ctrl_and_clocks_rx_user_weights_0_14_imag(io_ctrl_and_clocks_rx_user_weights_0_14_imag),
    .io_ctrl_and_clocks_rx_user_delays_0_15(io_ctrl_and_clocks_rx_user_delays_0_15),
    .io_ctrl_and_clocks_rx_user_weights_0_15_real(io_ctrl_and_clocks_rx_user_weights_0_15_real),
    .io_ctrl_and_clocks_rx_user_weights_0_15_imag(io_ctrl_and_clocks_rx_user_weights_0_15_imag),
    .io_ctrl_and_clocks_rx_fine_delays_1(io_ctrl_and_clocks_rx_fine_delays_1),
    .io_ctrl_and_clocks_rx_user_delays_1_0(io_ctrl_and_clocks_rx_user_delays_1_0),
    .io_ctrl_and_clocks_rx_user_weights_1_0_real(io_ctrl_and_clocks_rx_user_weights_1_0_real),
    .io_ctrl_and_clocks_rx_user_weights_1_0_imag(io_ctrl_and_clocks_rx_user_weights_1_0_imag),
    .io_ctrl_and_clocks_rx_user_delays_1_1(io_ctrl_and_clocks_rx_user_delays_1_1),
    .io_ctrl_and_clocks_rx_user_weights_1_1_real(io_ctrl_and_clocks_rx_user_weights_1_1_real),
    .io_ctrl_and_clocks_rx_user_weights_1_1_imag(io_ctrl_and_clocks_rx_user_weights_1_1_imag),
    .io_ctrl_and_clocks_rx_user_delays_1_2(io_ctrl_and_clocks_rx_user_delays_1_2),
    .io_ctrl_and_clocks_rx_user_weights_1_2_real(io_ctrl_and_clocks_rx_user_weights_1_2_real),
    .io_ctrl_and_clocks_rx_user_weights_1_2_imag(io_ctrl_and_clocks_rx_user_weights_1_2_imag),
    .io_ctrl_and_clocks_rx_user_delays_1_3(io_ctrl_and_clocks_rx_user_delays_1_3),
    .io_ctrl_and_clocks_rx_user_weights_1_3_real(io_ctrl_and_clocks_rx_user_weights_1_3_real),
    .io_ctrl_and_clocks_rx_user_weights_1_3_imag(io_ctrl_and_clocks_rx_user_weights_1_3_imag),
    .io_ctrl_and_clocks_rx_user_delays_1_4(io_ctrl_and_clocks_rx_user_delays_1_4),
    .io_ctrl_and_clocks_rx_user_weights_1_4_real(io_ctrl_and_clocks_rx_user_weights_1_4_real),
    .io_ctrl_and_clocks_rx_user_weights_1_4_imag(io_ctrl_and_clocks_rx_user_weights_1_4_imag),
    .io_ctrl_and_clocks_rx_user_delays_1_5(io_ctrl_and_clocks_rx_user_delays_1_5),
    .io_ctrl_and_clocks_rx_user_weights_1_5_real(io_ctrl_and_clocks_rx_user_weights_1_5_real),
    .io_ctrl_and_clocks_rx_user_weights_1_5_imag(io_ctrl_and_clocks_rx_user_weights_1_5_imag),
    .io_ctrl_and_clocks_rx_user_delays_1_6(io_ctrl_and_clocks_rx_user_delays_1_6),
    .io_ctrl_and_clocks_rx_user_weights_1_6_real(io_ctrl_and_clocks_rx_user_weights_1_6_real),
    .io_ctrl_and_clocks_rx_user_weights_1_6_imag(io_ctrl_and_clocks_rx_user_weights_1_6_imag),
    .io_ctrl_and_clocks_rx_user_delays_1_7(io_ctrl_and_clocks_rx_user_delays_1_7),
    .io_ctrl_and_clocks_rx_user_weights_1_7_real(io_ctrl_and_clocks_rx_user_weights_1_7_real),
    .io_ctrl_and_clocks_rx_user_weights_1_7_imag(io_ctrl_and_clocks_rx_user_weights_1_7_imag),
    .io_ctrl_and_clocks_rx_user_delays_1_8(io_ctrl_and_clocks_rx_user_delays_1_8),
    .io_ctrl_and_clocks_rx_user_weights_1_8_real(io_ctrl_and_clocks_rx_user_weights_1_8_real),
    .io_ctrl_and_clocks_rx_user_weights_1_8_imag(io_ctrl_and_clocks_rx_user_weights_1_8_imag),
    .io_ctrl_and_clocks_rx_user_delays_1_9(io_ctrl_and_clocks_rx_user_delays_1_9),
    .io_ctrl_and_clocks_rx_user_weights_1_9_real(io_ctrl_and_clocks_rx_user_weights_1_9_real),
    .io_ctrl_and_clocks_rx_user_weights_1_9_imag(io_ctrl_and_clocks_rx_user_weights_1_9_imag),
    .io_ctrl_and_clocks_rx_user_delays_1_10(io_ctrl_and_clocks_rx_user_delays_1_10),
    .io_ctrl_and_clocks_rx_user_weights_1_10_real(io_ctrl_and_clocks_rx_user_weights_1_10_real),
    .io_ctrl_and_clocks_rx_user_weights_1_10_imag(io_ctrl_and_clocks_rx_user_weights_1_10_imag),
    .io_ctrl_and_clocks_rx_user_delays_1_11(io_ctrl_and_clocks_rx_user_delays_1_11),
    .io_ctrl_and_clocks_rx_user_weights_1_11_real(io_ctrl_and_clocks_rx_user_weights_1_11_real),
    .io_ctrl_and_clocks_rx_user_weights_1_11_imag(io_ctrl_and_clocks_rx_user_weights_1_11_imag),
    .io_ctrl_and_clocks_rx_user_delays_1_12(io_ctrl_and_clocks_rx_user_delays_1_12),
    .io_ctrl_and_clocks_rx_user_weights_1_12_real(io_ctrl_and_clocks_rx_user_weights_1_12_real),
    .io_ctrl_and_clocks_rx_user_weights_1_12_imag(io_ctrl_and_clocks_rx_user_weights_1_12_imag),
    .io_ctrl_and_clocks_rx_user_delays_1_13(io_ctrl_and_clocks_rx_user_delays_1_13),
    .io_ctrl_and_clocks_rx_user_weights_1_13_real(io_ctrl_and_clocks_rx_user_weights_1_13_real),
    .io_ctrl_and_clocks_rx_user_weights_1_13_imag(io_ctrl_and_clocks_rx_user_weights_1_13_imag),
    .io_ctrl_and_clocks_rx_user_delays_1_14(io_ctrl_and_clocks_rx_user_delays_1_14),
    .io_ctrl_and_clocks_rx_user_weights_1_14_real(io_ctrl_and_clocks_rx_user_weights_1_14_real),
    .io_ctrl_and_clocks_rx_user_weights_1_14_imag(io_ctrl_and_clocks_rx_user_weights_1_14_imag),
    .io_ctrl_and_clocks_rx_user_delays_1_15(io_ctrl_and_clocks_rx_user_delays_1_15),
    .io_ctrl_and_clocks_rx_user_weights_1_15_real(io_ctrl_and_clocks_rx_user_weights_1_15_real),
    .io_ctrl_and_clocks_rx_user_weights_1_15_imag(io_ctrl_and_clocks_rx_user_weights_1_15_imag),
    .io_ctrl_and_clocks_rx_fine_delays_2(io_ctrl_and_clocks_rx_fine_delays_2),
    .io_ctrl_and_clocks_rx_user_delays_2_0(io_ctrl_and_clocks_rx_user_delays_2_0),
    .io_ctrl_and_clocks_rx_user_weights_2_0_real(io_ctrl_and_clocks_rx_user_weights_2_0_real),
    .io_ctrl_and_clocks_rx_user_weights_2_0_imag(io_ctrl_and_clocks_rx_user_weights_2_0_imag),
    .io_ctrl_and_clocks_rx_user_delays_2_1(io_ctrl_and_clocks_rx_user_delays_2_1),
    .io_ctrl_and_clocks_rx_user_weights_2_1_real(io_ctrl_and_clocks_rx_user_weights_2_1_real),
    .io_ctrl_and_clocks_rx_user_weights_2_1_imag(io_ctrl_and_clocks_rx_user_weights_2_1_imag),
    .io_ctrl_and_clocks_rx_user_delays_2_2(io_ctrl_and_clocks_rx_user_delays_2_2),
    .io_ctrl_and_clocks_rx_user_weights_2_2_real(io_ctrl_and_clocks_rx_user_weights_2_2_real),
    .io_ctrl_and_clocks_rx_user_weights_2_2_imag(io_ctrl_and_clocks_rx_user_weights_2_2_imag),
    .io_ctrl_and_clocks_rx_user_delays_2_3(io_ctrl_and_clocks_rx_user_delays_2_3),
    .io_ctrl_and_clocks_rx_user_weights_2_3_real(io_ctrl_and_clocks_rx_user_weights_2_3_real),
    .io_ctrl_and_clocks_rx_user_weights_2_3_imag(io_ctrl_and_clocks_rx_user_weights_2_3_imag),
    .io_ctrl_and_clocks_rx_user_delays_2_4(io_ctrl_and_clocks_rx_user_delays_2_4),
    .io_ctrl_and_clocks_rx_user_weights_2_4_real(io_ctrl_and_clocks_rx_user_weights_2_4_real),
    .io_ctrl_and_clocks_rx_user_weights_2_4_imag(io_ctrl_and_clocks_rx_user_weights_2_4_imag),
    .io_ctrl_and_clocks_rx_user_delays_2_5(io_ctrl_and_clocks_rx_user_delays_2_5),
    .io_ctrl_and_clocks_rx_user_weights_2_5_real(io_ctrl_and_clocks_rx_user_weights_2_5_real),
    .io_ctrl_and_clocks_rx_user_weights_2_5_imag(io_ctrl_and_clocks_rx_user_weights_2_5_imag),
    .io_ctrl_and_clocks_rx_user_delays_2_6(io_ctrl_and_clocks_rx_user_delays_2_6),
    .io_ctrl_and_clocks_rx_user_weights_2_6_real(io_ctrl_and_clocks_rx_user_weights_2_6_real),
    .io_ctrl_and_clocks_rx_user_weights_2_6_imag(io_ctrl_and_clocks_rx_user_weights_2_6_imag),
    .io_ctrl_and_clocks_rx_user_delays_2_7(io_ctrl_and_clocks_rx_user_delays_2_7),
    .io_ctrl_and_clocks_rx_user_weights_2_7_real(io_ctrl_and_clocks_rx_user_weights_2_7_real),
    .io_ctrl_and_clocks_rx_user_weights_2_7_imag(io_ctrl_and_clocks_rx_user_weights_2_7_imag),
    .io_ctrl_and_clocks_rx_user_delays_2_8(io_ctrl_and_clocks_rx_user_delays_2_8),
    .io_ctrl_and_clocks_rx_user_weights_2_8_real(io_ctrl_and_clocks_rx_user_weights_2_8_real),
    .io_ctrl_and_clocks_rx_user_weights_2_8_imag(io_ctrl_and_clocks_rx_user_weights_2_8_imag),
    .io_ctrl_and_clocks_rx_user_delays_2_9(io_ctrl_and_clocks_rx_user_delays_2_9),
    .io_ctrl_and_clocks_rx_user_weights_2_9_real(io_ctrl_and_clocks_rx_user_weights_2_9_real),
    .io_ctrl_and_clocks_rx_user_weights_2_9_imag(io_ctrl_and_clocks_rx_user_weights_2_9_imag),
    .io_ctrl_and_clocks_rx_user_delays_2_10(io_ctrl_and_clocks_rx_user_delays_2_10),
    .io_ctrl_and_clocks_rx_user_weights_2_10_real(io_ctrl_and_clocks_rx_user_weights_2_10_real),
    .io_ctrl_and_clocks_rx_user_weights_2_10_imag(io_ctrl_and_clocks_rx_user_weights_2_10_imag),
    .io_ctrl_and_clocks_rx_user_delays_2_11(io_ctrl_and_clocks_rx_user_delays_2_11),
    .io_ctrl_and_clocks_rx_user_weights_2_11_real(io_ctrl_and_clocks_rx_user_weights_2_11_real),
    .io_ctrl_and_clocks_rx_user_weights_2_11_imag(io_ctrl_and_clocks_rx_user_weights_2_11_imag),
    .io_ctrl_and_clocks_rx_user_delays_2_12(io_ctrl_and_clocks_rx_user_delays_2_12),
    .io_ctrl_and_clocks_rx_user_weights_2_12_real(io_ctrl_and_clocks_rx_user_weights_2_12_real),
    .io_ctrl_and_clocks_rx_user_weights_2_12_imag(io_ctrl_and_clocks_rx_user_weights_2_12_imag),
    .io_ctrl_and_clocks_rx_user_delays_2_13(io_ctrl_and_clocks_rx_user_delays_2_13),
    .io_ctrl_and_clocks_rx_user_weights_2_13_real(io_ctrl_and_clocks_rx_user_weights_2_13_real),
    .io_ctrl_and_clocks_rx_user_weights_2_13_imag(io_ctrl_and_clocks_rx_user_weights_2_13_imag),
    .io_ctrl_and_clocks_rx_user_delays_2_14(io_ctrl_and_clocks_rx_user_delays_2_14),
    .io_ctrl_and_clocks_rx_user_weights_2_14_real(io_ctrl_and_clocks_rx_user_weights_2_14_real),
    .io_ctrl_and_clocks_rx_user_weights_2_14_imag(io_ctrl_and_clocks_rx_user_weights_2_14_imag),
    .io_ctrl_and_clocks_rx_user_delays_2_15(io_ctrl_and_clocks_rx_user_delays_2_15),
    .io_ctrl_and_clocks_rx_user_weights_2_15_real(io_ctrl_and_clocks_rx_user_weights_2_15_real),
    .io_ctrl_and_clocks_rx_user_weights_2_15_imag(io_ctrl_and_clocks_rx_user_weights_2_15_imag),
    .io_ctrl_and_clocks_rx_fine_delays_3(io_ctrl_and_clocks_rx_fine_delays_3),
    .io_ctrl_and_clocks_rx_user_delays_3_0(io_ctrl_and_clocks_rx_user_delays_3_0),
    .io_ctrl_and_clocks_rx_user_weights_3_0_real(io_ctrl_and_clocks_rx_user_weights_3_0_real),
    .io_ctrl_and_clocks_rx_user_weights_3_0_imag(io_ctrl_and_clocks_rx_user_weights_3_0_imag),
    .io_ctrl_and_clocks_rx_user_delays_3_1(io_ctrl_and_clocks_rx_user_delays_3_1),
    .io_ctrl_and_clocks_rx_user_weights_3_1_real(io_ctrl_and_clocks_rx_user_weights_3_1_real),
    .io_ctrl_and_clocks_rx_user_weights_3_1_imag(io_ctrl_and_clocks_rx_user_weights_3_1_imag),
    .io_ctrl_and_clocks_rx_user_delays_3_2(io_ctrl_and_clocks_rx_user_delays_3_2),
    .io_ctrl_and_clocks_rx_user_weights_3_2_real(io_ctrl_and_clocks_rx_user_weights_3_2_real),
    .io_ctrl_and_clocks_rx_user_weights_3_2_imag(io_ctrl_and_clocks_rx_user_weights_3_2_imag),
    .io_ctrl_and_clocks_rx_user_delays_3_3(io_ctrl_and_clocks_rx_user_delays_3_3),
    .io_ctrl_and_clocks_rx_user_weights_3_3_real(io_ctrl_and_clocks_rx_user_weights_3_3_real),
    .io_ctrl_and_clocks_rx_user_weights_3_3_imag(io_ctrl_and_clocks_rx_user_weights_3_3_imag),
    .io_ctrl_and_clocks_rx_user_delays_3_4(io_ctrl_and_clocks_rx_user_delays_3_4),
    .io_ctrl_and_clocks_rx_user_weights_3_4_real(io_ctrl_and_clocks_rx_user_weights_3_4_real),
    .io_ctrl_and_clocks_rx_user_weights_3_4_imag(io_ctrl_and_clocks_rx_user_weights_3_4_imag),
    .io_ctrl_and_clocks_rx_user_delays_3_5(io_ctrl_and_clocks_rx_user_delays_3_5),
    .io_ctrl_and_clocks_rx_user_weights_3_5_real(io_ctrl_and_clocks_rx_user_weights_3_5_real),
    .io_ctrl_and_clocks_rx_user_weights_3_5_imag(io_ctrl_and_clocks_rx_user_weights_3_5_imag),
    .io_ctrl_and_clocks_rx_user_delays_3_6(io_ctrl_and_clocks_rx_user_delays_3_6),
    .io_ctrl_and_clocks_rx_user_weights_3_6_real(io_ctrl_and_clocks_rx_user_weights_3_6_real),
    .io_ctrl_and_clocks_rx_user_weights_3_6_imag(io_ctrl_and_clocks_rx_user_weights_3_6_imag),
    .io_ctrl_and_clocks_rx_user_delays_3_7(io_ctrl_and_clocks_rx_user_delays_3_7),
    .io_ctrl_and_clocks_rx_user_weights_3_7_real(io_ctrl_and_clocks_rx_user_weights_3_7_real),
    .io_ctrl_and_clocks_rx_user_weights_3_7_imag(io_ctrl_and_clocks_rx_user_weights_3_7_imag),
    .io_ctrl_and_clocks_rx_user_delays_3_8(io_ctrl_and_clocks_rx_user_delays_3_8),
    .io_ctrl_and_clocks_rx_user_weights_3_8_real(io_ctrl_and_clocks_rx_user_weights_3_8_real),
    .io_ctrl_and_clocks_rx_user_weights_3_8_imag(io_ctrl_and_clocks_rx_user_weights_3_8_imag),
    .io_ctrl_and_clocks_rx_user_delays_3_9(io_ctrl_and_clocks_rx_user_delays_3_9),
    .io_ctrl_and_clocks_rx_user_weights_3_9_real(io_ctrl_and_clocks_rx_user_weights_3_9_real),
    .io_ctrl_and_clocks_rx_user_weights_3_9_imag(io_ctrl_and_clocks_rx_user_weights_3_9_imag),
    .io_ctrl_and_clocks_rx_user_delays_3_10(io_ctrl_and_clocks_rx_user_delays_3_10),
    .io_ctrl_and_clocks_rx_user_weights_3_10_real(io_ctrl_and_clocks_rx_user_weights_3_10_real),
    .io_ctrl_and_clocks_rx_user_weights_3_10_imag(io_ctrl_and_clocks_rx_user_weights_3_10_imag),
    .io_ctrl_and_clocks_rx_user_delays_3_11(io_ctrl_and_clocks_rx_user_delays_3_11),
    .io_ctrl_and_clocks_rx_user_weights_3_11_real(io_ctrl_and_clocks_rx_user_weights_3_11_real),
    .io_ctrl_and_clocks_rx_user_weights_3_11_imag(io_ctrl_and_clocks_rx_user_weights_3_11_imag),
    .io_ctrl_and_clocks_rx_user_delays_3_12(io_ctrl_and_clocks_rx_user_delays_3_12),
    .io_ctrl_and_clocks_rx_user_weights_3_12_real(io_ctrl_and_clocks_rx_user_weights_3_12_real),
    .io_ctrl_and_clocks_rx_user_weights_3_12_imag(io_ctrl_and_clocks_rx_user_weights_3_12_imag),
    .io_ctrl_and_clocks_rx_user_delays_3_13(io_ctrl_and_clocks_rx_user_delays_3_13),
    .io_ctrl_and_clocks_rx_user_weights_3_13_real(io_ctrl_and_clocks_rx_user_weights_3_13_real),
    .io_ctrl_and_clocks_rx_user_weights_3_13_imag(io_ctrl_and_clocks_rx_user_weights_3_13_imag),
    .io_ctrl_and_clocks_rx_user_delays_3_14(io_ctrl_and_clocks_rx_user_delays_3_14),
    .io_ctrl_and_clocks_rx_user_weights_3_14_real(io_ctrl_and_clocks_rx_user_weights_3_14_real),
    .io_ctrl_and_clocks_rx_user_weights_3_14_imag(io_ctrl_and_clocks_rx_user_weights_3_14_imag),
    .io_ctrl_and_clocks_rx_user_delays_3_15(io_ctrl_and_clocks_rx_user_delays_3_15),
    .io_ctrl_and_clocks_rx_user_weights_3_15_real(io_ctrl_and_clocks_rx_user_weights_3_15_real),
    .io_ctrl_and_clocks_rx_user_weights_3_15_imag(io_ctrl_and_clocks_rx_user_weights_3_15_imag),
    .io_ctrl_and_clocks_neighbour_delays_0_0(io_ctrl_and_clocks_neighbour_delays_0_0),
    .io_ctrl_and_clocks_neighbour_delays_0_1(io_ctrl_and_clocks_neighbour_delays_0_1),
    .io_ctrl_and_clocks_neighbour_delays_0_2(io_ctrl_and_clocks_neighbour_delays_0_2),
    .io_ctrl_and_clocks_neighbour_delays_0_3(io_ctrl_and_clocks_neighbour_delays_0_3),
    .io_ctrl_and_clocks_neighbour_delays_0_4(io_ctrl_and_clocks_neighbour_delays_0_4),
    .io_ctrl_and_clocks_neighbour_delays_0_5(io_ctrl_and_clocks_neighbour_delays_0_5),
    .io_ctrl_and_clocks_neighbour_delays_0_6(io_ctrl_and_clocks_neighbour_delays_0_6),
    .io_ctrl_and_clocks_neighbour_delays_0_7(io_ctrl_and_clocks_neighbour_delays_0_7),
    .io_ctrl_and_clocks_neighbour_delays_0_8(io_ctrl_and_clocks_neighbour_delays_0_8),
    .io_ctrl_and_clocks_neighbour_delays_0_9(io_ctrl_and_clocks_neighbour_delays_0_9),
    .io_ctrl_and_clocks_neighbour_delays_0_10(io_ctrl_and_clocks_neighbour_delays_0_10),
    .io_ctrl_and_clocks_neighbour_delays_0_11(io_ctrl_and_clocks_neighbour_delays_0_11),
    .io_ctrl_and_clocks_neighbour_delays_0_12(io_ctrl_and_clocks_neighbour_delays_0_12),
    .io_ctrl_and_clocks_neighbour_delays_0_13(io_ctrl_and_clocks_neighbour_delays_0_13),
    .io_ctrl_and_clocks_neighbour_delays_0_14(io_ctrl_and_clocks_neighbour_delays_0_14),
    .io_ctrl_and_clocks_neighbour_delays_0_15(io_ctrl_and_clocks_neighbour_delays_0_15),
    .io_ctrl_and_clocks_neighbour_delays_1_0(io_ctrl_and_clocks_neighbour_delays_1_0),
    .io_ctrl_and_clocks_neighbour_delays_1_1(io_ctrl_and_clocks_neighbour_delays_1_1),
    .io_ctrl_and_clocks_neighbour_delays_1_2(io_ctrl_and_clocks_neighbour_delays_1_2),
    .io_ctrl_and_clocks_neighbour_delays_1_3(io_ctrl_and_clocks_neighbour_delays_1_3),
    .io_ctrl_and_clocks_neighbour_delays_1_4(io_ctrl_and_clocks_neighbour_delays_1_4),
    .io_ctrl_and_clocks_neighbour_delays_1_5(io_ctrl_and_clocks_neighbour_delays_1_5),
    .io_ctrl_and_clocks_neighbour_delays_1_6(io_ctrl_and_clocks_neighbour_delays_1_6),
    .io_ctrl_and_clocks_neighbour_delays_1_7(io_ctrl_and_clocks_neighbour_delays_1_7),
    .io_ctrl_and_clocks_neighbour_delays_1_8(io_ctrl_and_clocks_neighbour_delays_1_8),
    .io_ctrl_and_clocks_neighbour_delays_1_9(io_ctrl_and_clocks_neighbour_delays_1_9),
    .io_ctrl_and_clocks_neighbour_delays_1_10(io_ctrl_and_clocks_neighbour_delays_1_10),
    .io_ctrl_and_clocks_neighbour_delays_1_11(io_ctrl_and_clocks_neighbour_delays_1_11),
    .io_ctrl_and_clocks_neighbour_delays_1_12(io_ctrl_and_clocks_neighbour_delays_1_12),
    .io_ctrl_and_clocks_neighbour_delays_1_13(io_ctrl_and_clocks_neighbour_delays_1_13),
    .io_ctrl_and_clocks_neighbour_delays_1_14(io_ctrl_and_clocks_neighbour_delays_1_14),
    .io_ctrl_and_clocks_neighbour_delays_1_15(io_ctrl_and_clocks_neighbour_delays_1_15),
    .io_ctrl_and_clocks_neighbour_delays_2_0(io_ctrl_and_clocks_neighbour_delays_2_0),
    .io_ctrl_and_clocks_neighbour_delays_2_1(io_ctrl_and_clocks_neighbour_delays_2_1),
    .io_ctrl_and_clocks_neighbour_delays_2_2(io_ctrl_and_clocks_neighbour_delays_2_2),
    .io_ctrl_and_clocks_neighbour_delays_2_3(io_ctrl_and_clocks_neighbour_delays_2_3),
    .io_ctrl_and_clocks_neighbour_delays_2_4(io_ctrl_and_clocks_neighbour_delays_2_4),
    .io_ctrl_and_clocks_neighbour_delays_2_5(io_ctrl_and_clocks_neighbour_delays_2_5),
    .io_ctrl_and_clocks_neighbour_delays_2_6(io_ctrl_and_clocks_neighbour_delays_2_6),
    .io_ctrl_and_clocks_neighbour_delays_2_7(io_ctrl_and_clocks_neighbour_delays_2_7),
    .io_ctrl_and_clocks_neighbour_delays_2_8(io_ctrl_and_clocks_neighbour_delays_2_8),
    .io_ctrl_and_clocks_neighbour_delays_2_9(io_ctrl_and_clocks_neighbour_delays_2_9),
    .io_ctrl_and_clocks_neighbour_delays_2_10(io_ctrl_and_clocks_neighbour_delays_2_10),
    .io_ctrl_and_clocks_neighbour_delays_2_11(io_ctrl_and_clocks_neighbour_delays_2_11),
    .io_ctrl_and_clocks_neighbour_delays_2_12(io_ctrl_and_clocks_neighbour_delays_2_12),
    .io_ctrl_and_clocks_neighbour_delays_2_13(io_ctrl_and_clocks_neighbour_delays_2_13),
    .io_ctrl_and_clocks_neighbour_delays_2_14(io_ctrl_and_clocks_neighbour_delays_2_14),
    .io_ctrl_and_clocks_neighbour_delays_2_15(io_ctrl_and_clocks_neighbour_delays_2_15),
    .io_ctrl_and_clocks_neighbour_delays_3_0(io_ctrl_and_clocks_neighbour_delays_3_0),
    .io_ctrl_and_clocks_neighbour_delays_3_1(io_ctrl_and_clocks_neighbour_delays_3_1),
    .io_ctrl_and_clocks_neighbour_delays_3_2(io_ctrl_and_clocks_neighbour_delays_3_2),
    .io_ctrl_and_clocks_neighbour_delays_3_3(io_ctrl_and_clocks_neighbour_delays_3_3),
    .io_ctrl_and_clocks_neighbour_delays_3_4(io_ctrl_and_clocks_neighbour_delays_3_4),
    .io_ctrl_and_clocks_neighbour_delays_3_5(io_ctrl_and_clocks_neighbour_delays_3_5),
    .io_ctrl_and_clocks_neighbour_delays_3_6(io_ctrl_and_clocks_neighbour_delays_3_6),
    .io_ctrl_and_clocks_neighbour_delays_3_7(io_ctrl_and_clocks_neighbour_delays_3_7),
    .io_ctrl_and_clocks_neighbour_delays_3_8(io_ctrl_and_clocks_neighbour_delays_3_8),
    .io_ctrl_and_clocks_neighbour_delays_3_9(io_ctrl_and_clocks_neighbour_delays_3_9),
    .io_ctrl_and_clocks_neighbour_delays_3_10(io_ctrl_and_clocks_neighbour_delays_3_10),
    .io_ctrl_and_clocks_neighbour_delays_3_11(io_ctrl_and_clocks_neighbour_delays_3_11),
    .io_ctrl_and_clocks_neighbour_delays_3_12(io_ctrl_and_clocks_neighbour_delays_3_12),
    .io_ctrl_and_clocks_neighbour_delays_3_13(io_ctrl_and_clocks_neighbour_delays_3_13),
    .io_ctrl_and_clocks_neighbour_delays_3_14(io_ctrl_and_clocks_neighbour_delays_3_14),
    .io_ctrl_and_clocks_neighbour_delays_3_15(io_ctrl_and_clocks_neighbour_delays_3_15),
    .io_ctrl_and_clocks_from_serdes_scan_0_ready(io_ctrl_and_clocks_from_serdes_scan_0_ready),
    .io_ctrl_and_clocks_from_serdes_scan_0_valid(io_ctrl_and_clocks_from_serdes_scan_0_valid),
    .io_ctrl_and_clocks_from_serdes_scan_0_bits_rxindex(io_ctrl_and_clocks_from_serdes_scan_0_bits_rxindex),
    .io_ctrl_and_clocks_from_dsp_scan_0_ready(io_ctrl_and_clocks_from_dsp_scan_0_ready),
    .io_ctrl_and_clocks_from_dsp_scan_0_valid(io_ctrl_and_clocks_from_dsp_scan_0_valid),
    .io_ctrl_and_clocks_from_dsp_scan_0_bits_rxindex(io_ctrl_and_clocks_from_dsp_scan_0_bits_rxindex),
    .io_ctrl_and_clocks_dsp_to_serdes_address_0(io_ctrl_and_clocks_dsp_to_serdes_address_0),
    .io_ctrl_and_clocks_to_serdes_mode_0(io_ctrl_and_clocks_to_serdes_mode_0),
    .io_ctrl_and_clocks_from_serdes_scan_0_bits_data_0_udata_real(io_ctrl_and_clocks_from_serdes_scan_0_bits_data_0_udata_real),
    .io_ctrl_and_clocks_from_serdes_scan_0_bits_data_0_udata_imag(io_ctrl_and_clocks_from_serdes_scan_0_bits_data_0_udata_imag),
    .io_ctrl_and_clocks_from_serdes_scan_0_bits_data_0_uindex(io_ctrl_and_clocks_from_serdes_scan_0_bits_data_0_uindex),
    .io_ctrl_and_clocks_from_dsp_scan_0_bits_data_0_udata_real(io_ctrl_and_clocks_from_dsp_scan_0_bits_data_0_udata_real),
    .io_ctrl_and_clocks_from_dsp_scan_0_bits_data_0_udata_imag(io_ctrl_and_clocks_from_dsp_scan_0_bits_data_0_udata_imag),
    .io_ctrl_and_clocks_from_dsp_scan_0_bits_data_0_uindex(io_ctrl_and_clocks_from_dsp_scan_0_bits_data_0_uindex),
    .io_ctrl_and_clocks_from_serdes_scan_0_bits_data_1_udata_real(io_ctrl_and_clocks_from_serdes_scan_0_bits_data_1_udata_real),
    .io_ctrl_and_clocks_from_serdes_scan_0_bits_data_1_udata_imag(io_ctrl_and_clocks_from_serdes_scan_0_bits_data_1_udata_imag),
    .io_ctrl_and_clocks_from_serdes_scan_0_bits_data_1_uindex(io_ctrl_and_clocks_from_serdes_scan_0_bits_data_1_uindex),
    .io_ctrl_and_clocks_from_dsp_scan_0_bits_data_1_udata_real(io_ctrl_and_clocks_from_dsp_scan_0_bits_data_1_udata_real),
    .io_ctrl_and_clocks_from_dsp_scan_0_bits_data_1_udata_imag(io_ctrl_and_clocks_from_dsp_scan_0_bits_data_1_udata_imag),
    .io_ctrl_and_clocks_from_dsp_scan_0_bits_data_1_uindex(io_ctrl_and_clocks_from_dsp_scan_0_bits_data_1_uindex),
    .io_ctrl_and_clocks_from_serdes_scan_0_bits_data_2_udata_real(io_ctrl_and_clocks_from_serdes_scan_0_bits_data_2_udata_real),
    .io_ctrl_and_clocks_from_serdes_scan_0_bits_data_2_udata_imag(io_ctrl_and_clocks_from_serdes_scan_0_bits_data_2_udata_imag),
    .io_ctrl_and_clocks_from_serdes_scan_0_bits_data_2_uindex(io_ctrl_and_clocks_from_serdes_scan_0_bits_data_2_uindex),
    .io_ctrl_and_clocks_from_dsp_scan_0_bits_data_2_udata_real(io_ctrl_and_clocks_from_dsp_scan_0_bits_data_2_udata_real),
    .io_ctrl_and_clocks_from_dsp_scan_0_bits_data_2_udata_imag(io_ctrl_and_clocks_from_dsp_scan_0_bits_data_2_udata_imag),
    .io_ctrl_and_clocks_from_dsp_scan_0_bits_data_2_uindex(io_ctrl_and_clocks_from_dsp_scan_0_bits_data_2_uindex),
    .io_ctrl_and_clocks_from_serdes_scan_0_bits_data_3_udata_real(io_ctrl_and_clocks_from_serdes_scan_0_bits_data_3_udata_real),
    .io_ctrl_and_clocks_from_serdes_scan_0_bits_data_3_udata_imag(io_ctrl_and_clocks_from_serdes_scan_0_bits_data_3_udata_imag),
    .io_ctrl_and_clocks_from_serdes_scan_0_bits_data_3_uindex(io_ctrl_and_clocks_from_serdes_scan_0_bits_data_3_uindex),
    .io_ctrl_and_clocks_from_dsp_scan_0_bits_data_3_udata_real(io_ctrl_and_clocks_from_dsp_scan_0_bits_data_3_udata_real),
    .io_ctrl_and_clocks_from_dsp_scan_0_bits_data_3_udata_imag(io_ctrl_and_clocks_from_dsp_scan_0_bits_data_3_udata_imag),
    .io_ctrl_and_clocks_from_dsp_scan_0_bits_data_3_uindex(io_ctrl_and_clocks_from_dsp_scan_0_bits_data_3_uindex),
    .io_ctrl_and_clocks_from_serdes_scan_0_bits_data_4_udata_real(io_ctrl_and_clocks_from_serdes_scan_0_bits_data_4_udata_real),
    .io_ctrl_and_clocks_from_serdes_scan_0_bits_data_4_udata_imag(io_ctrl_and_clocks_from_serdes_scan_0_bits_data_4_udata_imag),
    .io_ctrl_and_clocks_from_serdes_scan_0_bits_data_4_uindex(io_ctrl_and_clocks_from_serdes_scan_0_bits_data_4_uindex),
    .io_ctrl_and_clocks_from_dsp_scan_0_bits_data_4_udata_real(io_ctrl_and_clocks_from_dsp_scan_0_bits_data_4_udata_real),
    .io_ctrl_and_clocks_from_dsp_scan_0_bits_data_4_udata_imag(io_ctrl_and_clocks_from_dsp_scan_0_bits_data_4_udata_imag),
    .io_ctrl_and_clocks_from_dsp_scan_0_bits_data_4_uindex(io_ctrl_and_clocks_from_dsp_scan_0_bits_data_4_uindex),
    .io_ctrl_and_clocks_from_serdes_scan_0_bits_data_5_udata_real(io_ctrl_and_clocks_from_serdes_scan_0_bits_data_5_udata_real),
    .io_ctrl_and_clocks_from_serdes_scan_0_bits_data_5_udata_imag(io_ctrl_and_clocks_from_serdes_scan_0_bits_data_5_udata_imag),
    .io_ctrl_and_clocks_from_serdes_scan_0_bits_data_5_uindex(io_ctrl_and_clocks_from_serdes_scan_0_bits_data_5_uindex),
    .io_ctrl_and_clocks_from_dsp_scan_0_bits_data_5_udata_real(io_ctrl_and_clocks_from_dsp_scan_0_bits_data_5_udata_real),
    .io_ctrl_and_clocks_from_dsp_scan_0_bits_data_5_udata_imag(io_ctrl_and_clocks_from_dsp_scan_0_bits_data_5_udata_imag),
    .io_ctrl_and_clocks_from_dsp_scan_0_bits_data_5_uindex(io_ctrl_and_clocks_from_dsp_scan_0_bits_data_5_uindex),
    .io_ctrl_and_clocks_from_serdes_scan_0_bits_data_6_udata_real(io_ctrl_and_clocks_from_serdes_scan_0_bits_data_6_udata_real),
    .io_ctrl_and_clocks_from_serdes_scan_0_bits_data_6_udata_imag(io_ctrl_and_clocks_from_serdes_scan_0_bits_data_6_udata_imag),
    .io_ctrl_and_clocks_from_serdes_scan_0_bits_data_6_uindex(io_ctrl_and_clocks_from_serdes_scan_0_bits_data_6_uindex),
    .io_ctrl_and_clocks_from_dsp_scan_0_bits_data_6_udata_real(io_ctrl_and_clocks_from_dsp_scan_0_bits_data_6_udata_real),
    .io_ctrl_and_clocks_from_dsp_scan_0_bits_data_6_udata_imag(io_ctrl_and_clocks_from_dsp_scan_0_bits_data_6_udata_imag),
    .io_ctrl_and_clocks_from_dsp_scan_0_bits_data_6_uindex(io_ctrl_and_clocks_from_dsp_scan_0_bits_data_6_uindex),
    .io_ctrl_and_clocks_from_serdes_scan_0_bits_data_7_udata_real(io_ctrl_and_clocks_from_serdes_scan_0_bits_data_7_udata_real),
    .io_ctrl_and_clocks_from_serdes_scan_0_bits_data_7_udata_imag(io_ctrl_and_clocks_from_serdes_scan_0_bits_data_7_udata_imag),
    .io_ctrl_and_clocks_from_serdes_scan_0_bits_data_7_uindex(io_ctrl_and_clocks_from_serdes_scan_0_bits_data_7_uindex),
    .io_ctrl_and_clocks_from_dsp_scan_0_bits_data_7_udata_real(io_ctrl_and_clocks_from_dsp_scan_0_bits_data_7_udata_real),
    .io_ctrl_and_clocks_from_dsp_scan_0_bits_data_7_udata_imag(io_ctrl_and_clocks_from_dsp_scan_0_bits_data_7_udata_imag),
    .io_ctrl_and_clocks_from_dsp_scan_0_bits_data_7_uindex(io_ctrl_and_clocks_from_dsp_scan_0_bits_data_7_uindex),
    .io_ctrl_and_clocks_from_serdes_scan_0_bits_data_8_udata_real(io_ctrl_and_clocks_from_serdes_scan_0_bits_data_8_udata_real),
    .io_ctrl_and_clocks_from_serdes_scan_0_bits_data_8_udata_imag(io_ctrl_and_clocks_from_serdes_scan_0_bits_data_8_udata_imag),
    .io_ctrl_and_clocks_from_serdes_scan_0_bits_data_8_uindex(io_ctrl_and_clocks_from_serdes_scan_0_bits_data_8_uindex),
    .io_ctrl_and_clocks_from_dsp_scan_0_bits_data_8_udata_real(io_ctrl_and_clocks_from_dsp_scan_0_bits_data_8_udata_real),
    .io_ctrl_and_clocks_from_dsp_scan_0_bits_data_8_udata_imag(io_ctrl_and_clocks_from_dsp_scan_0_bits_data_8_udata_imag),
    .io_ctrl_and_clocks_from_dsp_scan_0_bits_data_8_uindex(io_ctrl_and_clocks_from_dsp_scan_0_bits_data_8_uindex),
    .io_ctrl_and_clocks_from_serdes_scan_0_bits_data_9_udata_real(io_ctrl_and_clocks_from_serdes_scan_0_bits_data_9_udata_real),
    .io_ctrl_and_clocks_from_serdes_scan_0_bits_data_9_udata_imag(io_ctrl_and_clocks_from_serdes_scan_0_bits_data_9_udata_imag),
    .io_ctrl_and_clocks_from_serdes_scan_0_bits_data_9_uindex(io_ctrl_and_clocks_from_serdes_scan_0_bits_data_9_uindex),
    .io_ctrl_and_clocks_from_dsp_scan_0_bits_data_9_udata_real(io_ctrl_and_clocks_from_dsp_scan_0_bits_data_9_udata_real),
    .io_ctrl_and_clocks_from_dsp_scan_0_bits_data_9_udata_imag(io_ctrl_and_clocks_from_dsp_scan_0_bits_data_9_udata_imag),
    .io_ctrl_and_clocks_from_dsp_scan_0_bits_data_9_uindex(io_ctrl_and_clocks_from_dsp_scan_0_bits_data_9_uindex),
    .io_ctrl_and_clocks_from_serdes_scan_0_bits_data_10_udata_real(io_ctrl_and_clocks_from_serdes_scan_0_bits_data_10_udata_real),
    .io_ctrl_and_clocks_from_serdes_scan_0_bits_data_10_udata_imag(io_ctrl_and_clocks_from_serdes_scan_0_bits_data_10_udata_imag),
    .io_ctrl_and_clocks_from_serdes_scan_0_bits_data_10_uindex(io_ctrl_and_clocks_from_serdes_scan_0_bits_data_10_uindex),
    .io_ctrl_and_clocks_from_dsp_scan_0_bits_data_10_udata_real(io_ctrl_and_clocks_from_dsp_scan_0_bits_data_10_udata_real),
    .io_ctrl_and_clocks_from_dsp_scan_0_bits_data_10_udata_imag(io_ctrl_and_clocks_from_dsp_scan_0_bits_data_10_udata_imag),
    .io_ctrl_and_clocks_from_dsp_scan_0_bits_data_10_uindex(io_ctrl_and_clocks_from_dsp_scan_0_bits_data_10_uindex),
    .io_ctrl_and_clocks_from_serdes_scan_0_bits_data_11_udata_real(io_ctrl_and_clocks_from_serdes_scan_0_bits_data_11_udata_real),
    .io_ctrl_and_clocks_from_serdes_scan_0_bits_data_11_udata_imag(io_ctrl_and_clocks_from_serdes_scan_0_bits_data_11_udata_imag),
    .io_ctrl_and_clocks_from_serdes_scan_0_bits_data_11_uindex(io_ctrl_and_clocks_from_serdes_scan_0_bits_data_11_uindex),
    .io_ctrl_and_clocks_from_dsp_scan_0_bits_data_11_udata_real(io_ctrl_and_clocks_from_dsp_scan_0_bits_data_11_udata_real),
    .io_ctrl_and_clocks_from_dsp_scan_0_bits_data_11_udata_imag(io_ctrl_and_clocks_from_dsp_scan_0_bits_data_11_udata_imag),
    .io_ctrl_and_clocks_from_dsp_scan_0_bits_data_11_uindex(io_ctrl_and_clocks_from_dsp_scan_0_bits_data_11_uindex),
    .io_ctrl_and_clocks_from_serdes_scan_0_bits_data_12_udata_real(io_ctrl_and_clocks_from_serdes_scan_0_bits_data_12_udata_real),
    .io_ctrl_and_clocks_from_serdes_scan_0_bits_data_12_udata_imag(io_ctrl_and_clocks_from_serdes_scan_0_bits_data_12_udata_imag),
    .io_ctrl_and_clocks_from_serdes_scan_0_bits_data_12_uindex(io_ctrl_and_clocks_from_serdes_scan_0_bits_data_12_uindex),
    .io_ctrl_and_clocks_from_dsp_scan_0_bits_data_12_udata_real(io_ctrl_and_clocks_from_dsp_scan_0_bits_data_12_udata_real),
    .io_ctrl_and_clocks_from_dsp_scan_0_bits_data_12_udata_imag(io_ctrl_and_clocks_from_dsp_scan_0_bits_data_12_udata_imag),
    .io_ctrl_and_clocks_from_dsp_scan_0_bits_data_12_uindex(io_ctrl_and_clocks_from_dsp_scan_0_bits_data_12_uindex),
    .io_ctrl_and_clocks_from_serdes_scan_0_bits_data_13_udata_real(io_ctrl_and_clocks_from_serdes_scan_0_bits_data_13_udata_real),
    .io_ctrl_and_clocks_from_serdes_scan_0_bits_data_13_udata_imag(io_ctrl_and_clocks_from_serdes_scan_0_bits_data_13_udata_imag),
    .io_ctrl_and_clocks_from_serdes_scan_0_bits_data_13_uindex(io_ctrl_and_clocks_from_serdes_scan_0_bits_data_13_uindex),
    .io_ctrl_and_clocks_from_dsp_scan_0_bits_data_13_udata_real(io_ctrl_and_clocks_from_dsp_scan_0_bits_data_13_udata_real),
    .io_ctrl_and_clocks_from_dsp_scan_0_bits_data_13_udata_imag(io_ctrl_and_clocks_from_dsp_scan_0_bits_data_13_udata_imag),
    .io_ctrl_and_clocks_from_dsp_scan_0_bits_data_13_uindex(io_ctrl_and_clocks_from_dsp_scan_0_bits_data_13_uindex),
    .io_ctrl_and_clocks_from_serdes_scan_0_bits_data_14_udata_real(io_ctrl_and_clocks_from_serdes_scan_0_bits_data_14_udata_real),
    .io_ctrl_and_clocks_from_serdes_scan_0_bits_data_14_udata_imag(io_ctrl_and_clocks_from_serdes_scan_0_bits_data_14_udata_imag),
    .io_ctrl_and_clocks_from_serdes_scan_0_bits_data_14_uindex(io_ctrl_and_clocks_from_serdes_scan_0_bits_data_14_uindex),
    .io_ctrl_and_clocks_from_dsp_scan_0_bits_data_14_udata_real(io_ctrl_and_clocks_from_dsp_scan_0_bits_data_14_udata_real),
    .io_ctrl_and_clocks_from_dsp_scan_0_bits_data_14_udata_imag(io_ctrl_and_clocks_from_dsp_scan_0_bits_data_14_udata_imag),
    .io_ctrl_and_clocks_from_dsp_scan_0_bits_data_14_uindex(io_ctrl_and_clocks_from_dsp_scan_0_bits_data_14_uindex),
    .io_ctrl_and_clocks_from_serdes_scan_0_bits_data_15_udata_real(io_ctrl_and_clocks_from_serdes_scan_0_bits_data_15_udata_real),
    .io_ctrl_and_clocks_from_serdes_scan_0_bits_data_15_udata_imag(io_ctrl_and_clocks_from_serdes_scan_0_bits_data_15_udata_imag),
    .io_ctrl_and_clocks_from_serdes_scan_0_bits_data_15_uindex(io_ctrl_and_clocks_from_serdes_scan_0_bits_data_15_uindex),
    .io_ctrl_and_clocks_from_dsp_scan_0_bits_data_15_udata_real(io_ctrl_and_clocks_from_dsp_scan_0_bits_data_15_udata_real),
    .io_ctrl_and_clocks_from_dsp_scan_0_bits_data_15_udata_imag(io_ctrl_and_clocks_from_dsp_scan_0_bits_data_15_udata_imag),
    .io_ctrl_and_clocks_from_dsp_scan_0_bits_data_15_uindex(io_ctrl_and_clocks_from_dsp_scan_0_bits_data_15_uindex),
    .io_ctrl_and_clocks_from_serdes_scan_1_ready(io_ctrl_and_clocks_from_serdes_scan_1_ready),
    .io_ctrl_and_clocks_from_serdes_scan_1_valid(io_ctrl_and_clocks_from_serdes_scan_1_valid),
    .io_ctrl_and_clocks_from_serdes_scan_1_bits_rxindex(io_ctrl_and_clocks_from_serdes_scan_1_bits_rxindex),
    .io_ctrl_and_clocks_from_dsp_scan_1_ready(io_ctrl_and_clocks_from_dsp_scan_1_ready),
    .io_ctrl_and_clocks_from_dsp_scan_1_valid(io_ctrl_and_clocks_from_dsp_scan_1_valid),
    .io_ctrl_and_clocks_from_dsp_scan_1_bits_rxindex(io_ctrl_and_clocks_from_dsp_scan_1_bits_rxindex),
    .io_ctrl_and_clocks_dsp_to_serdes_address_1(io_ctrl_and_clocks_dsp_to_serdes_address_1),
    .io_ctrl_and_clocks_to_serdes_mode_1(io_ctrl_and_clocks_to_serdes_mode_1),
    .io_ctrl_and_clocks_from_serdes_scan_1_bits_data_0_udata_real(io_ctrl_and_clocks_from_serdes_scan_1_bits_data_0_udata_real),
    .io_ctrl_and_clocks_from_serdes_scan_1_bits_data_0_udata_imag(io_ctrl_and_clocks_from_serdes_scan_1_bits_data_0_udata_imag),
    .io_ctrl_and_clocks_from_serdes_scan_1_bits_data_0_uindex(io_ctrl_and_clocks_from_serdes_scan_1_bits_data_0_uindex),
    .io_ctrl_and_clocks_from_dsp_scan_1_bits_data_0_udata_real(io_ctrl_and_clocks_from_dsp_scan_1_bits_data_0_udata_real),
    .io_ctrl_and_clocks_from_dsp_scan_1_bits_data_0_udata_imag(io_ctrl_and_clocks_from_dsp_scan_1_bits_data_0_udata_imag),
    .io_ctrl_and_clocks_from_dsp_scan_1_bits_data_0_uindex(io_ctrl_and_clocks_from_dsp_scan_1_bits_data_0_uindex),
    .io_ctrl_and_clocks_from_serdes_scan_1_bits_data_1_udata_real(io_ctrl_and_clocks_from_serdes_scan_1_bits_data_1_udata_real),
    .io_ctrl_and_clocks_from_serdes_scan_1_bits_data_1_udata_imag(io_ctrl_and_clocks_from_serdes_scan_1_bits_data_1_udata_imag),
    .io_ctrl_and_clocks_from_serdes_scan_1_bits_data_1_uindex(io_ctrl_and_clocks_from_serdes_scan_1_bits_data_1_uindex),
    .io_ctrl_and_clocks_from_dsp_scan_1_bits_data_1_udata_real(io_ctrl_and_clocks_from_dsp_scan_1_bits_data_1_udata_real),
    .io_ctrl_and_clocks_from_dsp_scan_1_bits_data_1_udata_imag(io_ctrl_and_clocks_from_dsp_scan_1_bits_data_1_udata_imag),
    .io_ctrl_and_clocks_from_dsp_scan_1_bits_data_1_uindex(io_ctrl_and_clocks_from_dsp_scan_1_bits_data_1_uindex),
    .io_ctrl_and_clocks_from_serdes_scan_1_bits_data_2_udata_real(io_ctrl_and_clocks_from_serdes_scan_1_bits_data_2_udata_real),
    .io_ctrl_and_clocks_from_serdes_scan_1_bits_data_2_udata_imag(io_ctrl_and_clocks_from_serdes_scan_1_bits_data_2_udata_imag),
    .io_ctrl_and_clocks_from_serdes_scan_1_bits_data_2_uindex(io_ctrl_and_clocks_from_serdes_scan_1_bits_data_2_uindex),
    .io_ctrl_and_clocks_from_dsp_scan_1_bits_data_2_udata_real(io_ctrl_and_clocks_from_dsp_scan_1_bits_data_2_udata_real),
    .io_ctrl_and_clocks_from_dsp_scan_1_bits_data_2_udata_imag(io_ctrl_and_clocks_from_dsp_scan_1_bits_data_2_udata_imag),
    .io_ctrl_and_clocks_from_dsp_scan_1_bits_data_2_uindex(io_ctrl_and_clocks_from_dsp_scan_1_bits_data_2_uindex),
    .io_ctrl_and_clocks_from_serdes_scan_1_bits_data_3_udata_real(io_ctrl_and_clocks_from_serdes_scan_1_bits_data_3_udata_real),
    .io_ctrl_and_clocks_from_serdes_scan_1_bits_data_3_udata_imag(io_ctrl_and_clocks_from_serdes_scan_1_bits_data_3_udata_imag),
    .io_ctrl_and_clocks_from_serdes_scan_1_bits_data_3_uindex(io_ctrl_and_clocks_from_serdes_scan_1_bits_data_3_uindex),
    .io_ctrl_and_clocks_from_dsp_scan_1_bits_data_3_udata_real(io_ctrl_and_clocks_from_dsp_scan_1_bits_data_3_udata_real),
    .io_ctrl_and_clocks_from_dsp_scan_1_bits_data_3_udata_imag(io_ctrl_and_clocks_from_dsp_scan_1_bits_data_3_udata_imag),
    .io_ctrl_and_clocks_from_dsp_scan_1_bits_data_3_uindex(io_ctrl_and_clocks_from_dsp_scan_1_bits_data_3_uindex),
    .io_ctrl_and_clocks_from_serdes_scan_1_bits_data_4_udata_real(io_ctrl_and_clocks_from_serdes_scan_1_bits_data_4_udata_real),
    .io_ctrl_and_clocks_from_serdes_scan_1_bits_data_4_udata_imag(io_ctrl_and_clocks_from_serdes_scan_1_bits_data_4_udata_imag),
    .io_ctrl_and_clocks_from_serdes_scan_1_bits_data_4_uindex(io_ctrl_and_clocks_from_serdes_scan_1_bits_data_4_uindex),
    .io_ctrl_and_clocks_from_dsp_scan_1_bits_data_4_udata_real(io_ctrl_and_clocks_from_dsp_scan_1_bits_data_4_udata_real),
    .io_ctrl_and_clocks_from_dsp_scan_1_bits_data_4_udata_imag(io_ctrl_and_clocks_from_dsp_scan_1_bits_data_4_udata_imag),
    .io_ctrl_and_clocks_from_dsp_scan_1_bits_data_4_uindex(io_ctrl_and_clocks_from_dsp_scan_1_bits_data_4_uindex),
    .io_ctrl_and_clocks_from_serdes_scan_1_bits_data_5_udata_real(io_ctrl_and_clocks_from_serdes_scan_1_bits_data_5_udata_real),
    .io_ctrl_and_clocks_from_serdes_scan_1_bits_data_5_udata_imag(io_ctrl_and_clocks_from_serdes_scan_1_bits_data_5_udata_imag),
    .io_ctrl_and_clocks_from_serdes_scan_1_bits_data_5_uindex(io_ctrl_and_clocks_from_serdes_scan_1_bits_data_5_uindex),
    .io_ctrl_and_clocks_from_dsp_scan_1_bits_data_5_udata_real(io_ctrl_and_clocks_from_dsp_scan_1_bits_data_5_udata_real),
    .io_ctrl_and_clocks_from_dsp_scan_1_bits_data_5_udata_imag(io_ctrl_and_clocks_from_dsp_scan_1_bits_data_5_udata_imag),
    .io_ctrl_and_clocks_from_dsp_scan_1_bits_data_5_uindex(io_ctrl_and_clocks_from_dsp_scan_1_bits_data_5_uindex),
    .io_ctrl_and_clocks_from_serdes_scan_1_bits_data_6_udata_real(io_ctrl_and_clocks_from_serdes_scan_1_bits_data_6_udata_real),
    .io_ctrl_and_clocks_from_serdes_scan_1_bits_data_6_udata_imag(io_ctrl_and_clocks_from_serdes_scan_1_bits_data_6_udata_imag),
    .io_ctrl_and_clocks_from_serdes_scan_1_bits_data_6_uindex(io_ctrl_and_clocks_from_serdes_scan_1_bits_data_6_uindex),
    .io_ctrl_and_clocks_from_dsp_scan_1_bits_data_6_udata_real(io_ctrl_and_clocks_from_dsp_scan_1_bits_data_6_udata_real),
    .io_ctrl_and_clocks_from_dsp_scan_1_bits_data_6_udata_imag(io_ctrl_and_clocks_from_dsp_scan_1_bits_data_6_udata_imag),
    .io_ctrl_and_clocks_from_dsp_scan_1_bits_data_6_uindex(io_ctrl_and_clocks_from_dsp_scan_1_bits_data_6_uindex),
    .io_ctrl_and_clocks_from_serdes_scan_1_bits_data_7_udata_real(io_ctrl_and_clocks_from_serdes_scan_1_bits_data_7_udata_real),
    .io_ctrl_and_clocks_from_serdes_scan_1_bits_data_7_udata_imag(io_ctrl_and_clocks_from_serdes_scan_1_bits_data_7_udata_imag),
    .io_ctrl_and_clocks_from_serdes_scan_1_bits_data_7_uindex(io_ctrl_and_clocks_from_serdes_scan_1_bits_data_7_uindex),
    .io_ctrl_and_clocks_from_dsp_scan_1_bits_data_7_udata_real(io_ctrl_and_clocks_from_dsp_scan_1_bits_data_7_udata_real),
    .io_ctrl_and_clocks_from_dsp_scan_1_bits_data_7_udata_imag(io_ctrl_and_clocks_from_dsp_scan_1_bits_data_7_udata_imag),
    .io_ctrl_and_clocks_from_dsp_scan_1_bits_data_7_uindex(io_ctrl_and_clocks_from_dsp_scan_1_bits_data_7_uindex),
    .io_ctrl_and_clocks_from_serdes_scan_1_bits_data_8_udata_real(io_ctrl_and_clocks_from_serdes_scan_1_bits_data_8_udata_real),
    .io_ctrl_and_clocks_from_serdes_scan_1_bits_data_8_udata_imag(io_ctrl_and_clocks_from_serdes_scan_1_bits_data_8_udata_imag),
    .io_ctrl_and_clocks_from_serdes_scan_1_bits_data_8_uindex(io_ctrl_and_clocks_from_serdes_scan_1_bits_data_8_uindex),
    .io_ctrl_and_clocks_from_dsp_scan_1_bits_data_8_udata_real(io_ctrl_and_clocks_from_dsp_scan_1_bits_data_8_udata_real),
    .io_ctrl_and_clocks_from_dsp_scan_1_bits_data_8_udata_imag(io_ctrl_and_clocks_from_dsp_scan_1_bits_data_8_udata_imag),
    .io_ctrl_and_clocks_from_dsp_scan_1_bits_data_8_uindex(io_ctrl_and_clocks_from_dsp_scan_1_bits_data_8_uindex),
    .io_ctrl_and_clocks_from_serdes_scan_1_bits_data_9_udata_real(io_ctrl_and_clocks_from_serdes_scan_1_bits_data_9_udata_real),
    .io_ctrl_and_clocks_from_serdes_scan_1_bits_data_9_udata_imag(io_ctrl_and_clocks_from_serdes_scan_1_bits_data_9_udata_imag),
    .io_ctrl_and_clocks_from_serdes_scan_1_bits_data_9_uindex(io_ctrl_and_clocks_from_serdes_scan_1_bits_data_9_uindex),
    .io_ctrl_and_clocks_from_dsp_scan_1_bits_data_9_udata_real(io_ctrl_and_clocks_from_dsp_scan_1_bits_data_9_udata_real),
    .io_ctrl_and_clocks_from_dsp_scan_1_bits_data_9_udata_imag(io_ctrl_and_clocks_from_dsp_scan_1_bits_data_9_udata_imag),
    .io_ctrl_and_clocks_from_dsp_scan_1_bits_data_9_uindex(io_ctrl_and_clocks_from_dsp_scan_1_bits_data_9_uindex),
    .io_ctrl_and_clocks_from_serdes_scan_1_bits_data_10_udata_real(io_ctrl_and_clocks_from_serdes_scan_1_bits_data_10_udata_real),
    .io_ctrl_and_clocks_from_serdes_scan_1_bits_data_10_udata_imag(io_ctrl_and_clocks_from_serdes_scan_1_bits_data_10_udata_imag),
    .io_ctrl_and_clocks_from_serdes_scan_1_bits_data_10_uindex(io_ctrl_and_clocks_from_serdes_scan_1_bits_data_10_uindex),
    .io_ctrl_and_clocks_from_dsp_scan_1_bits_data_10_udata_real(io_ctrl_and_clocks_from_dsp_scan_1_bits_data_10_udata_real),
    .io_ctrl_and_clocks_from_dsp_scan_1_bits_data_10_udata_imag(io_ctrl_and_clocks_from_dsp_scan_1_bits_data_10_udata_imag),
    .io_ctrl_and_clocks_from_dsp_scan_1_bits_data_10_uindex(io_ctrl_and_clocks_from_dsp_scan_1_bits_data_10_uindex),
    .io_ctrl_and_clocks_from_serdes_scan_1_bits_data_11_udata_real(io_ctrl_and_clocks_from_serdes_scan_1_bits_data_11_udata_real),
    .io_ctrl_and_clocks_from_serdes_scan_1_bits_data_11_udata_imag(io_ctrl_and_clocks_from_serdes_scan_1_bits_data_11_udata_imag),
    .io_ctrl_and_clocks_from_serdes_scan_1_bits_data_11_uindex(io_ctrl_and_clocks_from_serdes_scan_1_bits_data_11_uindex),
    .io_ctrl_and_clocks_from_dsp_scan_1_bits_data_11_udata_real(io_ctrl_and_clocks_from_dsp_scan_1_bits_data_11_udata_real),
    .io_ctrl_and_clocks_from_dsp_scan_1_bits_data_11_udata_imag(io_ctrl_and_clocks_from_dsp_scan_1_bits_data_11_udata_imag),
    .io_ctrl_and_clocks_from_dsp_scan_1_bits_data_11_uindex(io_ctrl_and_clocks_from_dsp_scan_1_bits_data_11_uindex),
    .io_ctrl_and_clocks_from_serdes_scan_1_bits_data_12_udata_real(io_ctrl_and_clocks_from_serdes_scan_1_bits_data_12_udata_real),
    .io_ctrl_and_clocks_from_serdes_scan_1_bits_data_12_udata_imag(io_ctrl_and_clocks_from_serdes_scan_1_bits_data_12_udata_imag),
    .io_ctrl_and_clocks_from_serdes_scan_1_bits_data_12_uindex(io_ctrl_and_clocks_from_serdes_scan_1_bits_data_12_uindex),
    .io_ctrl_and_clocks_from_dsp_scan_1_bits_data_12_udata_real(io_ctrl_and_clocks_from_dsp_scan_1_bits_data_12_udata_real),
    .io_ctrl_and_clocks_from_dsp_scan_1_bits_data_12_udata_imag(io_ctrl_and_clocks_from_dsp_scan_1_bits_data_12_udata_imag),
    .io_ctrl_and_clocks_from_dsp_scan_1_bits_data_12_uindex(io_ctrl_and_clocks_from_dsp_scan_1_bits_data_12_uindex),
    .io_ctrl_and_clocks_from_serdes_scan_1_bits_data_13_udata_real(io_ctrl_and_clocks_from_serdes_scan_1_bits_data_13_udata_real),
    .io_ctrl_and_clocks_from_serdes_scan_1_bits_data_13_udata_imag(io_ctrl_and_clocks_from_serdes_scan_1_bits_data_13_udata_imag),
    .io_ctrl_and_clocks_from_serdes_scan_1_bits_data_13_uindex(io_ctrl_and_clocks_from_serdes_scan_1_bits_data_13_uindex),
    .io_ctrl_and_clocks_from_dsp_scan_1_bits_data_13_udata_real(io_ctrl_and_clocks_from_dsp_scan_1_bits_data_13_udata_real),
    .io_ctrl_and_clocks_from_dsp_scan_1_bits_data_13_udata_imag(io_ctrl_and_clocks_from_dsp_scan_1_bits_data_13_udata_imag),
    .io_ctrl_and_clocks_from_dsp_scan_1_bits_data_13_uindex(io_ctrl_and_clocks_from_dsp_scan_1_bits_data_13_uindex),
    .io_ctrl_and_clocks_from_serdes_scan_1_bits_data_14_udata_real(io_ctrl_and_clocks_from_serdes_scan_1_bits_data_14_udata_real),
    .io_ctrl_and_clocks_from_serdes_scan_1_bits_data_14_udata_imag(io_ctrl_and_clocks_from_serdes_scan_1_bits_data_14_udata_imag),
    .io_ctrl_and_clocks_from_serdes_scan_1_bits_data_14_uindex(io_ctrl_and_clocks_from_serdes_scan_1_bits_data_14_uindex),
    .io_ctrl_and_clocks_from_dsp_scan_1_bits_data_14_udata_real(io_ctrl_and_clocks_from_dsp_scan_1_bits_data_14_udata_real),
    .io_ctrl_and_clocks_from_dsp_scan_1_bits_data_14_udata_imag(io_ctrl_and_clocks_from_dsp_scan_1_bits_data_14_udata_imag),
    .io_ctrl_and_clocks_from_dsp_scan_1_bits_data_14_uindex(io_ctrl_and_clocks_from_dsp_scan_1_bits_data_14_uindex),
    .io_ctrl_and_clocks_from_serdes_scan_1_bits_data_15_udata_real(io_ctrl_and_clocks_from_serdes_scan_1_bits_data_15_udata_real),
    .io_ctrl_and_clocks_from_serdes_scan_1_bits_data_15_udata_imag(io_ctrl_and_clocks_from_serdes_scan_1_bits_data_15_udata_imag),
    .io_ctrl_and_clocks_from_serdes_scan_1_bits_data_15_uindex(io_ctrl_and_clocks_from_serdes_scan_1_bits_data_15_uindex),
    .io_ctrl_and_clocks_from_dsp_scan_1_bits_data_15_udata_real(io_ctrl_and_clocks_from_dsp_scan_1_bits_data_15_udata_real),
    .io_ctrl_and_clocks_from_dsp_scan_1_bits_data_15_udata_imag(io_ctrl_and_clocks_from_dsp_scan_1_bits_data_15_udata_imag),
    .io_ctrl_and_clocks_from_dsp_scan_1_bits_data_15_uindex(io_ctrl_and_clocks_from_dsp_scan_1_bits_data_15_uindex),
    .io_ctrl_and_clocks_from_serdes_scan_2_ready(io_ctrl_and_clocks_from_serdes_scan_2_ready),
    .io_ctrl_and_clocks_from_serdes_scan_2_valid(io_ctrl_and_clocks_from_serdes_scan_2_valid),
    .io_ctrl_and_clocks_from_serdes_scan_2_bits_rxindex(io_ctrl_and_clocks_from_serdes_scan_2_bits_rxindex),
    .io_ctrl_and_clocks_from_dsp_scan_2_ready(io_ctrl_and_clocks_from_dsp_scan_2_ready),
    .io_ctrl_and_clocks_from_dsp_scan_2_valid(io_ctrl_and_clocks_from_dsp_scan_2_valid),
    .io_ctrl_and_clocks_from_dsp_scan_2_bits_rxindex(io_ctrl_and_clocks_from_dsp_scan_2_bits_rxindex),
    .io_ctrl_and_clocks_dsp_to_serdes_address_2(io_ctrl_and_clocks_dsp_to_serdes_address_2),
    .io_ctrl_and_clocks_to_serdes_mode_2(io_ctrl_and_clocks_to_serdes_mode_2),
    .io_ctrl_and_clocks_from_serdes_scan_2_bits_data_0_udata_real(io_ctrl_and_clocks_from_serdes_scan_2_bits_data_0_udata_real),
    .io_ctrl_and_clocks_from_serdes_scan_2_bits_data_0_udata_imag(io_ctrl_and_clocks_from_serdes_scan_2_bits_data_0_udata_imag),
    .io_ctrl_and_clocks_from_serdes_scan_2_bits_data_0_uindex(io_ctrl_and_clocks_from_serdes_scan_2_bits_data_0_uindex),
    .io_ctrl_and_clocks_from_dsp_scan_2_bits_data_0_udata_real(io_ctrl_and_clocks_from_dsp_scan_2_bits_data_0_udata_real),
    .io_ctrl_and_clocks_from_dsp_scan_2_bits_data_0_udata_imag(io_ctrl_and_clocks_from_dsp_scan_2_bits_data_0_udata_imag),
    .io_ctrl_and_clocks_from_dsp_scan_2_bits_data_0_uindex(io_ctrl_and_clocks_from_dsp_scan_2_bits_data_0_uindex),
    .io_ctrl_and_clocks_from_serdes_scan_2_bits_data_1_udata_real(io_ctrl_and_clocks_from_serdes_scan_2_bits_data_1_udata_real),
    .io_ctrl_and_clocks_from_serdes_scan_2_bits_data_1_udata_imag(io_ctrl_and_clocks_from_serdes_scan_2_bits_data_1_udata_imag),
    .io_ctrl_and_clocks_from_serdes_scan_2_bits_data_1_uindex(io_ctrl_and_clocks_from_serdes_scan_2_bits_data_1_uindex),
    .io_ctrl_and_clocks_from_dsp_scan_2_bits_data_1_udata_real(io_ctrl_and_clocks_from_dsp_scan_2_bits_data_1_udata_real),
    .io_ctrl_and_clocks_from_dsp_scan_2_bits_data_1_udata_imag(io_ctrl_and_clocks_from_dsp_scan_2_bits_data_1_udata_imag),
    .io_ctrl_and_clocks_from_dsp_scan_2_bits_data_1_uindex(io_ctrl_and_clocks_from_dsp_scan_2_bits_data_1_uindex),
    .io_ctrl_and_clocks_from_serdes_scan_2_bits_data_2_udata_real(io_ctrl_and_clocks_from_serdes_scan_2_bits_data_2_udata_real),
    .io_ctrl_and_clocks_from_serdes_scan_2_bits_data_2_udata_imag(io_ctrl_and_clocks_from_serdes_scan_2_bits_data_2_udata_imag),
    .io_ctrl_and_clocks_from_serdes_scan_2_bits_data_2_uindex(io_ctrl_and_clocks_from_serdes_scan_2_bits_data_2_uindex),
    .io_ctrl_and_clocks_from_dsp_scan_2_bits_data_2_udata_real(io_ctrl_and_clocks_from_dsp_scan_2_bits_data_2_udata_real),
    .io_ctrl_and_clocks_from_dsp_scan_2_bits_data_2_udata_imag(io_ctrl_and_clocks_from_dsp_scan_2_bits_data_2_udata_imag),
    .io_ctrl_and_clocks_from_dsp_scan_2_bits_data_2_uindex(io_ctrl_and_clocks_from_dsp_scan_2_bits_data_2_uindex),
    .io_ctrl_and_clocks_from_serdes_scan_2_bits_data_3_udata_real(io_ctrl_and_clocks_from_serdes_scan_2_bits_data_3_udata_real),
    .io_ctrl_and_clocks_from_serdes_scan_2_bits_data_3_udata_imag(io_ctrl_and_clocks_from_serdes_scan_2_bits_data_3_udata_imag),
    .io_ctrl_and_clocks_from_serdes_scan_2_bits_data_3_uindex(io_ctrl_and_clocks_from_serdes_scan_2_bits_data_3_uindex),
    .io_ctrl_and_clocks_from_dsp_scan_2_bits_data_3_udata_real(io_ctrl_and_clocks_from_dsp_scan_2_bits_data_3_udata_real),
    .io_ctrl_and_clocks_from_dsp_scan_2_bits_data_3_udata_imag(io_ctrl_and_clocks_from_dsp_scan_2_bits_data_3_udata_imag),
    .io_ctrl_and_clocks_from_dsp_scan_2_bits_data_3_uindex(io_ctrl_and_clocks_from_dsp_scan_2_bits_data_3_uindex),
    .io_ctrl_and_clocks_from_serdes_scan_2_bits_data_4_udata_real(io_ctrl_and_clocks_from_serdes_scan_2_bits_data_4_udata_real),
    .io_ctrl_and_clocks_from_serdes_scan_2_bits_data_4_udata_imag(io_ctrl_and_clocks_from_serdes_scan_2_bits_data_4_udata_imag),
    .io_ctrl_and_clocks_from_serdes_scan_2_bits_data_4_uindex(io_ctrl_and_clocks_from_serdes_scan_2_bits_data_4_uindex),
    .io_ctrl_and_clocks_from_dsp_scan_2_bits_data_4_udata_real(io_ctrl_and_clocks_from_dsp_scan_2_bits_data_4_udata_real),
    .io_ctrl_and_clocks_from_dsp_scan_2_bits_data_4_udata_imag(io_ctrl_and_clocks_from_dsp_scan_2_bits_data_4_udata_imag),
    .io_ctrl_and_clocks_from_dsp_scan_2_bits_data_4_uindex(io_ctrl_and_clocks_from_dsp_scan_2_bits_data_4_uindex),
    .io_ctrl_and_clocks_from_serdes_scan_2_bits_data_5_udata_real(io_ctrl_and_clocks_from_serdes_scan_2_bits_data_5_udata_real),
    .io_ctrl_and_clocks_from_serdes_scan_2_bits_data_5_udata_imag(io_ctrl_and_clocks_from_serdes_scan_2_bits_data_5_udata_imag),
    .io_ctrl_and_clocks_from_serdes_scan_2_bits_data_5_uindex(io_ctrl_and_clocks_from_serdes_scan_2_bits_data_5_uindex),
    .io_ctrl_and_clocks_from_dsp_scan_2_bits_data_5_udata_real(io_ctrl_and_clocks_from_dsp_scan_2_bits_data_5_udata_real),
    .io_ctrl_and_clocks_from_dsp_scan_2_bits_data_5_udata_imag(io_ctrl_and_clocks_from_dsp_scan_2_bits_data_5_udata_imag),
    .io_ctrl_and_clocks_from_dsp_scan_2_bits_data_5_uindex(io_ctrl_and_clocks_from_dsp_scan_2_bits_data_5_uindex),
    .io_ctrl_and_clocks_from_serdes_scan_2_bits_data_6_udata_real(io_ctrl_and_clocks_from_serdes_scan_2_bits_data_6_udata_real),
    .io_ctrl_and_clocks_from_serdes_scan_2_bits_data_6_udata_imag(io_ctrl_and_clocks_from_serdes_scan_2_bits_data_6_udata_imag),
    .io_ctrl_and_clocks_from_serdes_scan_2_bits_data_6_uindex(io_ctrl_and_clocks_from_serdes_scan_2_bits_data_6_uindex),
    .io_ctrl_and_clocks_from_dsp_scan_2_bits_data_6_udata_real(io_ctrl_and_clocks_from_dsp_scan_2_bits_data_6_udata_real),
    .io_ctrl_and_clocks_from_dsp_scan_2_bits_data_6_udata_imag(io_ctrl_and_clocks_from_dsp_scan_2_bits_data_6_udata_imag),
    .io_ctrl_and_clocks_from_dsp_scan_2_bits_data_6_uindex(io_ctrl_and_clocks_from_dsp_scan_2_bits_data_6_uindex),
    .io_ctrl_and_clocks_from_serdes_scan_2_bits_data_7_udata_real(io_ctrl_and_clocks_from_serdes_scan_2_bits_data_7_udata_real),
    .io_ctrl_and_clocks_from_serdes_scan_2_bits_data_7_udata_imag(io_ctrl_and_clocks_from_serdes_scan_2_bits_data_7_udata_imag),
    .io_ctrl_and_clocks_from_serdes_scan_2_bits_data_7_uindex(io_ctrl_and_clocks_from_serdes_scan_2_bits_data_7_uindex),
    .io_ctrl_and_clocks_from_dsp_scan_2_bits_data_7_udata_real(io_ctrl_and_clocks_from_dsp_scan_2_bits_data_7_udata_real),
    .io_ctrl_and_clocks_from_dsp_scan_2_bits_data_7_udata_imag(io_ctrl_and_clocks_from_dsp_scan_2_bits_data_7_udata_imag),
    .io_ctrl_and_clocks_from_dsp_scan_2_bits_data_7_uindex(io_ctrl_and_clocks_from_dsp_scan_2_bits_data_7_uindex),
    .io_ctrl_and_clocks_from_serdes_scan_2_bits_data_8_udata_real(io_ctrl_and_clocks_from_serdes_scan_2_bits_data_8_udata_real),
    .io_ctrl_and_clocks_from_serdes_scan_2_bits_data_8_udata_imag(io_ctrl_and_clocks_from_serdes_scan_2_bits_data_8_udata_imag),
    .io_ctrl_and_clocks_from_serdes_scan_2_bits_data_8_uindex(io_ctrl_and_clocks_from_serdes_scan_2_bits_data_8_uindex),
    .io_ctrl_and_clocks_from_dsp_scan_2_bits_data_8_udata_real(io_ctrl_and_clocks_from_dsp_scan_2_bits_data_8_udata_real),
    .io_ctrl_and_clocks_from_dsp_scan_2_bits_data_8_udata_imag(io_ctrl_and_clocks_from_dsp_scan_2_bits_data_8_udata_imag),
    .io_ctrl_and_clocks_from_dsp_scan_2_bits_data_8_uindex(io_ctrl_and_clocks_from_dsp_scan_2_bits_data_8_uindex),
    .io_ctrl_and_clocks_from_serdes_scan_2_bits_data_9_udata_real(io_ctrl_and_clocks_from_serdes_scan_2_bits_data_9_udata_real),
    .io_ctrl_and_clocks_from_serdes_scan_2_bits_data_9_udata_imag(io_ctrl_and_clocks_from_serdes_scan_2_bits_data_9_udata_imag),
    .io_ctrl_and_clocks_from_serdes_scan_2_bits_data_9_uindex(io_ctrl_and_clocks_from_serdes_scan_2_bits_data_9_uindex),
    .io_ctrl_and_clocks_from_dsp_scan_2_bits_data_9_udata_real(io_ctrl_and_clocks_from_dsp_scan_2_bits_data_9_udata_real),
    .io_ctrl_and_clocks_from_dsp_scan_2_bits_data_9_udata_imag(io_ctrl_and_clocks_from_dsp_scan_2_bits_data_9_udata_imag),
    .io_ctrl_and_clocks_from_dsp_scan_2_bits_data_9_uindex(io_ctrl_and_clocks_from_dsp_scan_2_bits_data_9_uindex),
    .io_ctrl_and_clocks_from_serdes_scan_2_bits_data_10_udata_real(io_ctrl_and_clocks_from_serdes_scan_2_bits_data_10_udata_real),
    .io_ctrl_and_clocks_from_serdes_scan_2_bits_data_10_udata_imag(io_ctrl_and_clocks_from_serdes_scan_2_bits_data_10_udata_imag),
    .io_ctrl_and_clocks_from_serdes_scan_2_bits_data_10_uindex(io_ctrl_and_clocks_from_serdes_scan_2_bits_data_10_uindex),
    .io_ctrl_and_clocks_from_dsp_scan_2_bits_data_10_udata_real(io_ctrl_and_clocks_from_dsp_scan_2_bits_data_10_udata_real),
    .io_ctrl_and_clocks_from_dsp_scan_2_bits_data_10_udata_imag(io_ctrl_and_clocks_from_dsp_scan_2_bits_data_10_udata_imag),
    .io_ctrl_and_clocks_from_dsp_scan_2_bits_data_10_uindex(io_ctrl_and_clocks_from_dsp_scan_2_bits_data_10_uindex),
    .io_ctrl_and_clocks_from_serdes_scan_2_bits_data_11_udata_real(io_ctrl_and_clocks_from_serdes_scan_2_bits_data_11_udata_real),
    .io_ctrl_and_clocks_from_serdes_scan_2_bits_data_11_udata_imag(io_ctrl_and_clocks_from_serdes_scan_2_bits_data_11_udata_imag),
    .io_ctrl_and_clocks_from_serdes_scan_2_bits_data_11_uindex(io_ctrl_and_clocks_from_serdes_scan_2_bits_data_11_uindex),
    .io_ctrl_and_clocks_from_dsp_scan_2_bits_data_11_udata_real(io_ctrl_and_clocks_from_dsp_scan_2_bits_data_11_udata_real),
    .io_ctrl_and_clocks_from_dsp_scan_2_bits_data_11_udata_imag(io_ctrl_and_clocks_from_dsp_scan_2_bits_data_11_udata_imag),
    .io_ctrl_and_clocks_from_dsp_scan_2_bits_data_11_uindex(io_ctrl_and_clocks_from_dsp_scan_2_bits_data_11_uindex),
    .io_ctrl_and_clocks_from_serdes_scan_2_bits_data_12_udata_real(io_ctrl_and_clocks_from_serdes_scan_2_bits_data_12_udata_real),
    .io_ctrl_and_clocks_from_serdes_scan_2_bits_data_12_udata_imag(io_ctrl_and_clocks_from_serdes_scan_2_bits_data_12_udata_imag),
    .io_ctrl_and_clocks_from_serdes_scan_2_bits_data_12_uindex(io_ctrl_and_clocks_from_serdes_scan_2_bits_data_12_uindex),
    .io_ctrl_and_clocks_from_dsp_scan_2_bits_data_12_udata_real(io_ctrl_and_clocks_from_dsp_scan_2_bits_data_12_udata_real),
    .io_ctrl_and_clocks_from_dsp_scan_2_bits_data_12_udata_imag(io_ctrl_and_clocks_from_dsp_scan_2_bits_data_12_udata_imag),
    .io_ctrl_and_clocks_from_dsp_scan_2_bits_data_12_uindex(io_ctrl_and_clocks_from_dsp_scan_2_bits_data_12_uindex),
    .io_ctrl_and_clocks_from_serdes_scan_2_bits_data_13_udata_real(io_ctrl_and_clocks_from_serdes_scan_2_bits_data_13_udata_real),
    .io_ctrl_and_clocks_from_serdes_scan_2_bits_data_13_udata_imag(io_ctrl_and_clocks_from_serdes_scan_2_bits_data_13_udata_imag),
    .io_ctrl_and_clocks_from_serdes_scan_2_bits_data_13_uindex(io_ctrl_and_clocks_from_serdes_scan_2_bits_data_13_uindex),
    .io_ctrl_and_clocks_from_dsp_scan_2_bits_data_13_udata_real(io_ctrl_and_clocks_from_dsp_scan_2_bits_data_13_udata_real),
    .io_ctrl_and_clocks_from_dsp_scan_2_bits_data_13_udata_imag(io_ctrl_and_clocks_from_dsp_scan_2_bits_data_13_udata_imag),
    .io_ctrl_and_clocks_from_dsp_scan_2_bits_data_13_uindex(io_ctrl_and_clocks_from_dsp_scan_2_bits_data_13_uindex),
    .io_ctrl_and_clocks_from_serdes_scan_2_bits_data_14_udata_real(io_ctrl_and_clocks_from_serdes_scan_2_bits_data_14_udata_real),
    .io_ctrl_and_clocks_from_serdes_scan_2_bits_data_14_udata_imag(io_ctrl_and_clocks_from_serdes_scan_2_bits_data_14_udata_imag),
    .io_ctrl_and_clocks_from_serdes_scan_2_bits_data_14_uindex(io_ctrl_and_clocks_from_serdes_scan_2_bits_data_14_uindex),
    .io_ctrl_and_clocks_from_dsp_scan_2_bits_data_14_udata_real(io_ctrl_and_clocks_from_dsp_scan_2_bits_data_14_udata_real),
    .io_ctrl_and_clocks_from_dsp_scan_2_bits_data_14_udata_imag(io_ctrl_and_clocks_from_dsp_scan_2_bits_data_14_udata_imag),
    .io_ctrl_and_clocks_from_dsp_scan_2_bits_data_14_uindex(io_ctrl_and_clocks_from_dsp_scan_2_bits_data_14_uindex),
    .io_ctrl_and_clocks_from_serdes_scan_2_bits_data_15_udata_real(io_ctrl_and_clocks_from_serdes_scan_2_bits_data_15_udata_real),
    .io_ctrl_and_clocks_from_serdes_scan_2_bits_data_15_udata_imag(io_ctrl_and_clocks_from_serdes_scan_2_bits_data_15_udata_imag),
    .io_ctrl_and_clocks_from_serdes_scan_2_bits_data_15_uindex(io_ctrl_and_clocks_from_serdes_scan_2_bits_data_15_uindex),
    .io_ctrl_and_clocks_from_dsp_scan_2_bits_data_15_udata_real(io_ctrl_and_clocks_from_dsp_scan_2_bits_data_15_udata_real),
    .io_ctrl_and_clocks_from_dsp_scan_2_bits_data_15_udata_imag(io_ctrl_and_clocks_from_dsp_scan_2_bits_data_15_udata_imag),
    .io_ctrl_and_clocks_from_dsp_scan_2_bits_data_15_uindex(io_ctrl_and_clocks_from_dsp_scan_2_bits_data_15_uindex),
    .io_ctrl_and_clocks_from_serdes_scan_3_ready(io_ctrl_and_clocks_from_serdes_scan_3_ready),
    .io_ctrl_and_clocks_from_serdes_scan_3_valid(io_ctrl_and_clocks_from_serdes_scan_3_valid),
    .io_ctrl_and_clocks_from_serdes_scan_3_bits_rxindex(io_ctrl_and_clocks_from_serdes_scan_3_bits_rxindex),
    .io_ctrl_and_clocks_from_dsp_scan_3_ready(io_ctrl_and_clocks_from_dsp_scan_3_ready),
    .io_ctrl_and_clocks_from_dsp_scan_3_valid(io_ctrl_and_clocks_from_dsp_scan_3_valid),
    .io_ctrl_and_clocks_from_dsp_scan_3_bits_rxindex(io_ctrl_and_clocks_from_dsp_scan_3_bits_rxindex),
    .io_ctrl_and_clocks_dsp_to_serdes_address_3(io_ctrl_and_clocks_dsp_to_serdes_address_3),
    .io_ctrl_and_clocks_to_serdes_mode_3(io_ctrl_and_clocks_to_serdes_mode_3),
    .io_ctrl_and_clocks_from_serdes_scan_3_bits_data_0_udata_real(io_ctrl_and_clocks_from_serdes_scan_3_bits_data_0_udata_real),
    .io_ctrl_and_clocks_from_serdes_scan_3_bits_data_0_udata_imag(io_ctrl_and_clocks_from_serdes_scan_3_bits_data_0_udata_imag),
    .io_ctrl_and_clocks_from_serdes_scan_3_bits_data_0_uindex(io_ctrl_and_clocks_from_serdes_scan_3_bits_data_0_uindex),
    .io_ctrl_and_clocks_from_dsp_scan_3_bits_data_0_udata_real(io_ctrl_and_clocks_from_dsp_scan_3_bits_data_0_udata_real),
    .io_ctrl_and_clocks_from_dsp_scan_3_bits_data_0_udata_imag(io_ctrl_and_clocks_from_dsp_scan_3_bits_data_0_udata_imag),
    .io_ctrl_and_clocks_from_dsp_scan_3_bits_data_0_uindex(io_ctrl_and_clocks_from_dsp_scan_3_bits_data_0_uindex),
    .io_ctrl_and_clocks_from_serdes_scan_3_bits_data_1_udata_real(io_ctrl_and_clocks_from_serdes_scan_3_bits_data_1_udata_real),
    .io_ctrl_and_clocks_from_serdes_scan_3_bits_data_1_udata_imag(io_ctrl_and_clocks_from_serdes_scan_3_bits_data_1_udata_imag),
    .io_ctrl_and_clocks_from_serdes_scan_3_bits_data_1_uindex(io_ctrl_and_clocks_from_serdes_scan_3_bits_data_1_uindex),
    .io_ctrl_and_clocks_from_dsp_scan_3_bits_data_1_udata_real(io_ctrl_and_clocks_from_dsp_scan_3_bits_data_1_udata_real),
    .io_ctrl_and_clocks_from_dsp_scan_3_bits_data_1_udata_imag(io_ctrl_and_clocks_from_dsp_scan_3_bits_data_1_udata_imag),
    .io_ctrl_and_clocks_from_dsp_scan_3_bits_data_1_uindex(io_ctrl_and_clocks_from_dsp_scan_3_bits_data_1_uindex),
    .io_ctrl_and_clocks_from_serdes_scan_3_bits_data_2_udata_real(io_ctrl_and_clocks_from_serdes_scan_3_bits_data_2_udata_real),
    .io_ctrl_and_clocks_from_serdes_scan_3_bits_data_2_udata_imag(io_ctrl_and_clocks_from_serdes_scan_3_bits_data_2_udata_imag),
    .io_ctrl_and_clocks_from_serdes_scan_3_bits_data_2_uindex(io_ctrl_and_clocks_from_serdes_scan_3_bits_data_2_uindex),
    .io_ctrl_and_clocks_from_dsp_scan_3_bits_data_2_udata_real(io_ctrl_and_clocks_from_dsp_scan_3_bits_data_2_udata_real),
    .io_ctrl_and_clocks_from_dsp_scan_3_bits_data_2_udata_imag(io_ctrl_and_clocks_from_dsp_scan_3_bits_data_2_udata_imag),
    .io_ctrl_and_clocks_from_dsp_scan_3_bits_data_2_uindex(io_ctrl_and_clocks_from_dsp_scan_3_bits_data_2_uindex),
    .io_ctrl_and_clocks_from_serdes_scan_3_bits_data_3_udata_real(io_ctrl_and_clocks_from_serdes_scan_3_bits_data_3_udata_real),
    .io_ctrl_and_clocks_from_serdes_scan_3_bits_data_3_udata_imag(io_ctrl_and_clocks_from_serdes_scan_3_bits_data_3_udata_imag),
    .io_ctrl_and_clocks_from_serdes_scan_3_bits_data_3_uindex(io_ctrl_and_clocks_from_serdes_scan_3_bits_data_3_uindex),
    .io_ctrl_and_clocks_from_dsp_scan_3_bits_data_3_udata_real(io_ctrl_and_clocks_from_dsp_scan_3_bits_data_3_udata_real),
    .io_ctrl_and_clocks_from_dsp_scan_3_bits_data_3_udata_imag(io_ctrl_and_clocks_from_dsp_scan_3_bits_data_3_udata_imag),
    .io_ctrl_and_clocks_from_dsp_scan_3_bits_data_3_uindex(io_ctrl_and_clocks_from_dsp_scan_3_bits_data_3_uindex),
    .io_ctrl_and_clocks_from_serdes_scan_3_bits_data_4_udata_real(io_ctrl_and_clocks_from_serdes_scan_3_bits_data_4_udata_real),
    .io_ctrl_and_clocks_from_serdes_scan_3_bits_data_4_udata_imag(io_ctrl_and_clocks_from_serdes_scan_3_bits_data_4_udata_imag),
    .io_ctrl_and_clocks_from_serdes_scan_3_bits_data_4_uindex(io_ctrl_and_clocks_from_serdes_scan_3_bits_data_4_uindex),
    .io_ctrl_and_clocks_from_dsp_scan_3_bits_data_4_udata_real(io_ctrl_and_clocks_from_dsp_scan_3_bits_data_4_udata_real),
    .io_ctrl_and_clocks_from_dsp_scan_3_bits_data_4_udata_imag(io_ctrl_and_clocks_from_dsp_scan_3_bits_data_4_udata_imag),
    .io_ctrl_and_clocks_from_dsp_scan_3_bits_data_4_uindex(io_ctrl_and_clocks_from_dsp_scan_3_bits_data_4_uindex),
    .io_ctrl_and_clocks_from_serdes_scan_3_bits_data_5_udata_real(io_ctrl_and_clocks_from_serdes_scan_3_bits_data_5_udata_real),
    .io_ctrl_and_clocks_from_serdes_scan_3_bits_data_5_udata_imag(io_ctrl_and_clocks_from_serdes_scan_3_bits_data_5_udata_imag),
    .io_ctrl_and_clocks_from_serdes_scan_3_bits_data_5_uindex(io_ctrl_and_clocks_from_serdes_scan_3_bits_data_5_uindex),
    .io_ctrl_and_clocks_from_dsp_scan_3_bits_data_5_udata_real(io_ctrl_and_clocks_from_dsp_scan_3_bits_data_5_udata_real),
    .io_ctrl_and_clocks_from_dsp_scan_3_bits_data_5_udata_imag(io_ctrl_and_clocks_from_dsp_scan_3_bits_data_5_udata_imag),
    .io_ctrl_and_clocks_from_dsp_scan_3_bits_data_5_uindex(io_ctrl_and_clocks_from_dsp_scan_3_bits_data_5_uindex),
    .io_ctrl_and_clocks_from_serdes_scan_3_bits_data_6_udata_real(io_ctrl_and_clocks_from_serdes_scan_3_bits_data_6_udata_real),
    .io_ctrl_and_clocks_from_serdes_scan_3_bits_data_6_udata_imag(io_ctrl_and_clocks_from_serdes_scan_3_bits_data_6_udata_imag),
    .io_ctrl_and_clocks_from_serdes_scan_3_bits_data_6_uindex(io_ctrl_and_clocks_from_serdes_scan_3_bits_data_6_uindex),
    .io_ctrl_and_clocks_from_dsp_scan_3_bits_data_6_udata_real(io_ctrl_and_clocks_from_dsp_scan_3_bits_data_6_udata_real),
    .io_ctrl_and_clocks_from_dsp_scan_3_bits_data_6_udata_imag(io_ctrl_and_clocks_from_dsp_scan_3_bits_data_6_udata_imag),
    .io_ctrl_and_clocks_from_dsp_scan_3_bits_data_6_uindex(io_ctrl_and_clocks_from_dsp_scan_3_bits_data_6_uindex),
    .io_ctrl_and_clocks_from_serdes_scan_3_bits_data_7_udata_real(io_ctrl_and_clocks_from_serdes_scan_3_bits_data_7_udata_real),
    .io_ctrl_and_clocks_from_serdes_scan_3_bits_data_7_udata_imag(io_ctrl_and_clocks_from_serdes_scan_3_bits_data_7_udata_imag),
    .io_ctrl_and_clocks_from_serdes_scan_3_bits_data_7_uindex(io_ctrl_and_clocks_from_serdes_scan_3_bits_data_7_uindex),
    .io_ctrl_and_clocks_from_dsp_scan_3_bits_data_7_udata_real(io_ctrl_and_clocks_from_dsp_scan_3_bits_data_7_udata_real),
    .io_ctrl_and_clocks_from_dsp_scan_3_bits_data_7_udata_imag(io_ctrl_and_clocks_from_dsp_scan_3_bits_data_7_udata_imag),
    .io_ctrl_and_clocks_from_dsp_scan_3_bits_data_7_uindex(io_ctrl_and_clocks_from_dsp_scan_3_bits_data_7_uindex),
    .io_ctrl_and_clocks_from_serdes_scan_3_bits_data_8_udata_real(io_ctrl_and_clocks_from_serdes_scan_3_bits_data_8_udata_real),
    .io_ctrl_and_clocks_from_serdes_scan_3_bits_data_8_udata_imag(io_ctrl_and_clocks_from_serdes_scan_3_bits_data_8_udata_imag),
    .io_ctrl_and_clocks_from_serdes_scan_3_bits_data_8_uindex(io_ctrl_and_clocks_from_serdes_scan_3_bits_data_8_uindex),
    .io_ctrl_and_clocks_from_dsp_scan_3_bits_data_8_udata_real(io_ctrl_and_clocks_from_dsp_scan_3_bits_data_8_udata_real),
    .io_ctrl_and_clocks_from_dsp_scan_3_bits_data_8_udata_imag(io_ctrl_and_clocks_from_dsp_scan_3_bits_data_8_udata_imag),
    .io_ctrl_and_clocks_from_dsp_scan_3_bits_data_8_uindex(io_ctrl_and_clocks_from_dsp_scan_3_bits_data_8_uindex),
    .io_ctrl_and_clocks_from_serdes_scan_3_bits_data_9_udata_real(io_ctrl_and_clocks_from_serdes_scan_3_bits_data_9_udata_real),
    .io_ctrl_and_clocks_from_serdes_scan_3_bits_data_9_udata_imag(io_ctrl_and_clocks_from_serdes_scan_3_bits_data_9_udata_imag),
    .io_ctrl_and_clocks_from_serdes_scan_3_bits_data_9_uindex(io_ctrl_and_clocks_from_serdes_scan_3_bits_data_9_uindex),
    .io_ctrl_and_clocks_from_dsp_scan_3_bits_data_9_udata_real(io_ctrl_and_clocks_from_dsp_scan_3_bits_data_9_udata_real),
    .io_ctrl_and_clocks_from_dsp_scan_3_bits_data_9_udata_imag(io_ctrl_and_clocks_from_dsp_scan_3_bits_data_9_udata_imag),
    .io_ctrl_and_clocks_from_dsp_scan_3_bits_data_9_uindex(io_ctrl_and_clocks_from_dsp_scan_3_bits_data_9_uindex),
    .io_ctrl_and_clocks_from_serdes_scan_3_bits_data_10_udata_real(io_ctrl_and_clocks_from_serdes_scan_3_bits_data_10_udata_real),
    .io_ctrl_and_clocks_from_serdes_scan_3_bits_data_10_udata_imag(io_ctrl_and_clocks_from_serdes_scan_3_bits_data_10_udata_imag),
    .io_ctrl_and_clocks_from_serdes_scan_3_bits_data_10_uindex(io_ctrl_and_clocks_from_serdes_scan_3_bits_data_10_uindex),
    .io_ctrl_and_clocks_from_dsp_scan_3_bits_data_10_udata_real(io_ctrl_and_clocks_from_dsp_scan_3_bits_data_10_udata_real),
    .io_ctrl_and_clocks_from_dsp_scan_3_bits_data_10_udata_imag(io_ctrl_and_clocks_from_dsp_scan_3_bits_data_10_udata_imag),
    .io_ctrl_and_clocks_from_dsp_scan_3_bits_data_10_uindex(io_ctrl_and_clocks_from_dsp_scan_3_bits_data_10_uindex),
    .io_ctrl_and_clocks_from_serdes_scan_3_bits_data_11_udata_real(io_ctrl_and_clocks_from_serdes_scan_3_bits_data_11_udata_real),
    .io_ctrl_and_clocks_from_serdes_scan_3_bits_data_11_udata_imag(io_ctrl_and_clocks_from_serdes_scan_3_bits_data_11_udata_imag),
    .io_ctrl_and_clocks_from_serdes_scan_3_bits_data_11_uindex(io_ctrl_and_clocks_from_serdes_scan_3_bits_data_11_uindex),
    .io_ctrl_and_clocks_from_dsp_scan_3_bits_data_11_udata_real(io_ctrl_and_clocks_from_dsp_scan_3_bits_data_11_udata_real),
    .io_ctrl_and_clocks_from_dsp_scan_3_bits_data_11_udata_imag(io_ctrl_and_clocks_from_dsp_scan_3_bits_data_11_udata_imag),
    .io_ctrl_and_clocks_from_dsp_scan_3_bits_data_11_uindex(io_ctrl_and_clocks_from_dsp_scan_3_bits_data_11_uindex),
    .io_ctrl_and_clocks_from_serdes_scan_3_bits_data_12_udata_real(io_ctrl_and_clocks_from_serdes_scan_3_bits_data_12_udata_real),
    .io_ctrl_and_clocks_from_serdes_scan_3_bits_data_12_udata_imag(io_ctrl_and_clocks_from_serdes_scan_3_bits_data_12_udata_imag),
    .io_ctrl_and_clocks_from_serdes_scan_3_bits_data_12_uindex(io_ctrl_and_clocks_from_serdes_scan_3_bits_data_12_uindex),
    .io_ctrl_and_clocks_from_dsp_scan_3_bits_data_12_udata_real(io_ctrl_and_clocks_from_dsp_scan_3_bits_data_12_udata_real),
    .io_ctrl_and_clocks_from_dsp_scan_3_bits_data_12_udata_imag(io_ctrl_and_clocks_from_dsp_scan_3_bits_data_12_udata_imag),
    .io_ctrl_and_clocks_from_dsp_scan_3_bits_data_12_uindex(io_ctrl_and_clocks_from_dsp_scan_3_bits_data_12_uindex),
    .io_ctrl_and_clocks_from_serdes_scan_3_bits_data_13_udata_real(io_ctrl_and_clocks_from_serdes_scan_3_bits_data_13_udata_real),
    .io_ctrl_and_clocks_from_serdes_scan_3_bits_data_13_udata_imag(io_ctrl_and_clocks_from_serdes_scan_3_bits_data_13_udata_imag),
    .io_ctrl_and_clocks_from_serdes_scan_3_bits_data_13_uindex(io_ctrl_and_clocks_from_serdes_scan_3_bits_data_13_uindex),
    .io_ctrl_and_clocks_from_dsp_scan_3_bits_data_13_udata_real(io_ctrl_and_clocks_from_dsp_scan_3_bits_data_13_udata_real),
    .io_ctrl_and_clocks_from_dsp_scan_3_bits_data_13_udata_imag(io_ctrl_and_clocks_from_dsp_scan_3_bits_data_13_udata_imag),
    .io_ctrl_and_clocks_from_dsp_scan_3_bits_data_13_uindex(io_ctrl_and_clocks_from_dsp_scan_3_bits_data_13_uindex),
    .io_ctrl_and_clocks_from_serdes_scan_3_bits_data_14_udata_real(io_ctrl_and_clocks_from_serdes_scan_3_bits_data_14_udata_real),
    .io_ctrl_and_clocks_from_serdes_scan_3_bits_data_14_udata_imag(io_ctrl_and_clocks_from_serdes_scan_3_bits_data_14_udata_imag),
    .io_ctrl_and_clocks_from_serdes_scan_3_bits_data_14_uindex(io_ctrl_and_clocks_from_serdes_scan_3_bits_data_14_uindex),
    .io_ctrl_and_clocks_from_dsp_scan_3_bits_data_14_udata_real(io_ctrl_and_clocks_from_dsp_scan_3_bits_data_14_udata_real),
    .io_ctrl_and_clocks_from_dsp_scan_3_bits_data_14_udata_imag(io_ctrl_and_clocks_from_dsp_scan_3_bits_data_14_udata_imag),
    .io_ctrl_and_clocks_from_dsp_scan_3_bits_data_14_uindex(io_ctrl_and_clocks_from_dsp_scan_3_bits_data_14_uindex),
    .io_ctrl_and_clocks_from_serdes_scan_3_bits_data_15_udata_real(io_ctrl_and_clocks_from_serdes_scan_3_bits_data_15_udata_real),
    .io_ctrl_and_clocks_from_serdes_scan_3_bits_data_15_udata_imag(io_ctrl_and_clocks_from_serdes_scan_3_bits_data_15_udata_imag),
    .io_ctrl_and_clocks_from_serdes_scan_3_bits_data_15_uindex(io_ctrl_and_clocks_from_serdes_scan_3_bits_data_15_uindex),
    .io_ctrl_and_clocks_from_dsp_scan_3_bits_data_15_udata_real(io_ctrl_and_clocks_from_dsp_scan_3_bits_data_15_udata_real),
    .io_ctrl_and_clocks_from_dsp_scan_3_bits_data_15_udata_imag(io_ctrl_and_clocks_from_dsp_scan_3_bits_data_15_udata_imag),
    .io_ctrl_and_clocks_from_dsp_scan_3_bits_data_15_uindex(io_ctrl_and_clocks_from_dsp_scan_3_bits_data_15_uindex),
    .io_ctrl_and_clocks_serdestest_scan_write_value_data_0_udata_real(io_ctrl_and_clocks_serdestest_scan_write_value_data_0_udata_real),
    .io_ctrl_and_clocks_serdestest_scan_write_value_data_0_udata_imag(io_ctrl_and_clocks_serdestest_scan_write_value_data_0_udata_imag),
    .io_ctrl_and_clocks_serdestest_scan_write_value_data_0_uindex(io_ctrl_and_clocks_serdestest_scan_write_value_data_0_uindex),
    .io_ctrl_and_clocks_serdestest_scan_read_value_data_0_udata_real(io_ctrl_and_clocks_serdestest_scan_read_value_data_0_udata_real),
    .io_ctrl_and_clocks_serdestest_scan_read_value_data_0_udata_imag(io_ctrl_and_clocks_serdestest_scan_read_value_data_0_udata_imag),
    .io_ctrl_and_clocks_serdestest_scan_read_value_data_0_uindex(io_ctrl_and_clocks_serdestest_scan_read_value_data_0_uindex),
    .io_ctrl_and_clocks_serdestest_scan_write_value_data_1_udata_real(io_ctrl_and_clocks_serdestest_scan_write_value_data_1_udata_real),
    .io_ctrl_and_clocks_serdestest_scan_write_value_data_1_udata_imag(io_ctrl_and_clocks_serdestest_scan_write_value_data_1_udata_imag),
    .io_ctrl_and_clocks_serdestest_scan_write_value_data_1_uindex(io_ctrl_and_clocks_serdestest_scan_write_value_data_1_uindex),
    .io_ctrl_and_clocks_serdestest_scan_read_value_data_1_udata_real(io_ctrl_and_clocks_serdestest_scan_read_value_data_1_udata_real),
    .io_ctrl_and_clocks_serdestest_scan_read_value_data_1_udata_imag(io_ctrl_and_clocks_serdestest_scan_read_value_data_1_udata_imag),
    .io_ctrl_and_clocks_serdestest_scan_read_value_data_1_uindex(io_ctrl_and_clocks_serdestest_scan_read_value_data_1_uindex),
    .io_ctrl_and_clocks_serdestest_scan_write_value_data_2_udata_real(io_ctrl_and_clocks_serdestest_scan_write_value_data_2_udata_real),
    .io_ctrl_and_clocks_serdestest_scan_write_value_data_2_udata_imag(io_ctrl_and_clocks_serdestest_scan_write_value_data_2_udata_imag),
    .io_ctrl_and_clocks_serdestest_scan_write_value_data_2_uindex(io_ctrl_and_clocks_serdestest_scan_write_value_data_2_uindex),
    .io_ctrl_and_clocks_serdestest_scan_read_value_data_2_udata_real(io_ctrl_and_clocks_serdestest_scan_read_value_data_2_udata_real),
    .io_ctrl_and_clocks_serdestest_scan_read_value_data_2_udata_imag(io_ctrl_and_clocks_serdestest_scan_read_value_data_2_udata_imag),
    .io_ctrl_and_clocks_serdestest_scan_read_value_data_2_uindex(io_ctrl_and_clocks_serdestest_scan_read_value_data_2_uindex),
    .io_ctrl_and_clocks_serdestest_scan_write_value_data_3_udata_real(io_ctrl_and_clocks_serdestest_scan_write_value_data_3_udata_real),
    .io_ctrl_and_clocks_serdestest_scan_write_value_data_3_udata_imag(io_ctrl_and_clocks_serdestest_scan_write_value_data_3_udata_imag),
    .io_ctrl_and_clocks_serdestest_scan_write_value_data_3_uindex(io_ctrl_and_clocks_serdestest_scan_write_value_data_3_uindex),
    .io_ctrl_and_clocks_serdestest_scan_read_value_data_3_udata_real(io_ctrl_and_clocks_serdestest_scan_read_value_data_3_udata_real),
    .io_ctrl_and_clocks_serdestest_scan_read_value_data_3_udata_imag(io_ctrl_and_clocks_serdestest_scan_read_value_data_3_udata_imag),
    .io_ctrl_and_clocks_serdestest_scan_read_value_data_3_uindex(io_ctrl_and_clocks_serdestest_scan_read_value_data_3_uindex),
    .io_ctrl_and_clocks_serdestest_scan_write_value_data_4_udata_real(io_ctrl_and_clocks_serdestest_scan_write_value_data_4_udata_real),
    .io_ctrl_and_clocks_serdestest_scan_write_value_data_4_udata_imag(io_ctrl_and_clocks_serdestest_scan_write_value_data_4_udata_imag),
    .io_ctrl_and_clocks_serdestest_scan_write_value_data_4_uindex(io_ctrl_and_clocks_serdestest_scan_write_value_data_4_uindex),
    .io_ctrl_and_clocks_serdestest_scan_read_value_data_4_udata_real(io_ctrl_and_clocks_serdestest_scan_read_value_data_4_udata_real),
    .io_ctrl_and_clocks_serdestest_scan_read_value_data_4_udata_imag(io_ctrl_and_clocks_serdestest_scan_read_value_data_4_udata_imag),
    .io_ctrl_and_clocks_serdestest_scan_read_value_data_4_uindex(io_ctrl_and_clocks_serdestest_scan_read_value_data_4_uindex),
    .io_ctrl_and_clocks_serdestest_scan_write_value_data_5_udata_real(io_ctrl_and_clocks_serdestest_scan_write_value_data_5_udata_real),
    .io_ctrl_and_clocks_serdestest_scan_write_value_data_5_udata_imag(io_ctrl_and_clocks_serdestest_scan_write_value_data_5_udata_imag),
    .io_ctrl_and_clocks_serdestest_scan_write_value_data_5_uindex(io_ctrl_and_clocks_serdestest_scan_write_value_data_5_uindex),
    .io_ctrl_and_clocks_serdestest_scan_read_value_data_5_udata_real(io_ctrl_and_clocks_serdestest_scan_read_value_data_5_udata_real),
    .io_ctrl_and_clocks_serdestest_scan_read_value_data_5_udata_imag(io_ctrl_and_clocks_serdestest_scan_read_value_data_5_udata_imag),
    .io_ctrl_and_clocks_serdestest_scan_read_value_data_5_uindex(io_ctrl_and_clocks_serdestest_scan_read_value_data_5_uindex),
    .io_ctrl_and_clocks_serdestest_scan_write_value_data_6_udata_real(io_ctrl_and_clocks_serdestest_scan_write_value_data_6_udata_real),
    .io_ctrl_and_clocks_serdestest_scan_write_value_data_6_udata_imag(io_ctrl_and_clocks_serdestest_scan_write_value_data_6_udata_imag),
    .io_ctrl_and_clocks_serdestest_scan_write_value_data_6_uindex(io_ctrl_and_clocks_serdestest_scan_write_value_data_6_uindex),
    .io_ctrl_and_clocks_serdestest_scan_read_value_data_6_udata_real(io_ctrl_and_clocks_serdestest_scan_read_value_data_6_udata_real),
    .io_ctrl_and_clocks_serdestest_scan_read_value_data_6_udata_imag(io_ctrl_and_clocks_serdestest_scan_read_value_data_6_udata_imag),
    .io_ctrl_and_clocks_serdestest_scan_read_value_data_6_uindex(io_ctrl_and_clocks_serdestest_scan_read_value_data_6_uindex),
    .io_ctrl_and_clocks_serdestest_scan_write_value_data_7_udata_real(io_ctrl_and_clocks_serdestest_scan_write_value_data_7_udata_real),
    .io_ctrl_and_clocks_serdestest_scan_write_value_data_7_udata_imag(io_ctrl_and_clocks_serdestest_scan_write_value_data_7_udata_imag),
    .io_ctrl_and_clocks_serdestest_scan_write_value_data_7_uindex(io_ctrl_and_clocks_serdestest_scan_write_value_data_7_uindex),
    .io_ctrl_and_clocks_serdestest_scan_read_value_data_7_udata_real(io_ctrl_and_clocks_serdestest_scan_read_value_data_7_udata_real),
    .io_ctrl_and_clocks_serdestest_scan_read_value_data_7_udata_imag(io_ctrl_and_clocks_serdestest_scan_read_value_data_7_udata_imag),
    .io_ctrl_and_clocks_serdestest_scan_read_value_data_7_uindex(io_ctrl_and_clocks_serdestest_scan_read_value_data_7_uindex),
    .io_ctrl_and_clocks_serdestest_scan_write_value_data_8_udata_real(io_ctrl_and_clocks_serdestest_scan_write_value_data_8_udata_real),
    .io_ctrl_and_clocks_serdestest_scan_write_value_data_8_udata_imag(io_ctrl_and_clocks_serdestest_scan_write_value_data_8_udata_imag),
    .io_ctrl_and_clocks_serdestest_scan_write_value_data_8_uindex(io_ctrl_and_clocks_serdestest_scan_write_value_data_8_uindex),
    .io_ctrl_and_clocks_serdestest_scan_read_value_data_8_udata_real(io_ctrl_and_clocks_serdestest_scan_read_value_data_8_udata_real),
    .io_ctrl_and_clocks_serdestest_scan_read_value_data_8_udata_imag(io_ctrl_and_clocks_serdestest_scan_read_value_data_8_udata_imag),
    .io_ctrl_and_clocks_serdestest_scan_read_value_data_8_uindex(io_ctrl_and_clocks_serdestest_scan_read_value_data_8_uindex),
    .io_ctrl_and_clocks_serdestest_scan_write_value_data_9_udata_real(io_ctrl_and_clocks_serdestest_scan_write_value_data_9_udata_real),
    .io_ctrl_and_clocks_serdestest_scan_write_value_data_9_udata_imag(io_ctrl_and_clocks_serdestest_scan_write_value_data_9_udata_imag),
    .io_ctrl_and_clocks_serdestest_scan_write_value_data_9_uindex(io_ctrl_and_clocks_serdestest_scan_write_value_data_9_uindex),
    .io_ctrl_and_clocks_serdestest_scan_read_value_data_9_udata_real(io_ctrl_and_clocks_serdestest_scan_read_value_data_9_udata_real),
    .io_ctrl_and_clocks_serdestest_scan_read_value_data_9_udata_imag(io_ctrl_and_clocks_serdestest_scan_read_value_data_9_udata_imag),
    .io_ctrl_and_clocks_serdestest_scan_read_value_data_9_uindex(io_ctrl_and_clocks_serdestest_scan_read_value_data_9_uindex),
    .io_ctrl_and_clocks_serdestest_scan_write_value_data_10_udata_real(io_ctrl_and_clocks_serdestest_scan_write_value_data_10_udata_real),
    .io_ctrl_and_clocks_serdestest_scan_write_value_data_10_udata_imag(io_ctrl_and_clocks_serdestest_scan_write_value_data_10_udata_imag),
    .io_ctrl_and_clocks_serdestest_scan_write_value_data_10_uindex(io_ctrl_and_clocks_serdestest_scan_write_value_data_10_uindex),
    .io_ctrl_and_clocks_serdestest_scan_read_value_data_10_udata_real(io_ctrl_and_clocks_serdestest_scan_read_value_data_10_udata_real),
    .io_ctrl_and_clocks_serdestest_scan_read_value_data_10_udata_imag(io_ctrl_and_clocks_serdestest_scan_read_value_data_10_udata_imag),
    .io_ctrl_and_clocks_serdestest_scan_read_value_data_10_uindex(io_ctrl_and_clocks_serdestest_scan_read_value_data_10_uindex),
    .io_ctrl_and_clocks_serdestest_scan_write_value_data_11_udata_real(io_ctrl_and_clocks_serdestest_scan_write_value_data_11_udata_real),
    .io_ctrl_and_clocks_serdestest_scan_write_value_data_11_udata_imag(io_ctrl_and_clocks_serdestest_scan_write_value_data_11_udata_imag),
    .io_ctrl_and_clocks_serdestest_scan_write_value_data_11_uindex(io_ctrl_and_clocks_serdestest_scan_write_value_data_11_uindex),
    .io_ctrl_and_clocks_serdestest_scan_read_value_data_11_udata_real(io_ctrl_and_clocks_serdestest_scan_read_value_data_11_udata_real),
    .io_ctrl_and_clocks_serdestest_scan_read_value_data_11_udata_imag(io_ctrl_and_clocks_serdestest_scan_read_value_data_11_udata_imag),
    .io_ctrl_and_clocks_serdestest_scan_read_value_data_11_uindex(io_ctrl_and_clocks_serdestest_scan_read_value_data_11_uindex),
    .io_ctrl_and_clocks_serdestest_scan_write_value_data_12_udata_real(io_ctrl_and_clocks_serdestest_scan_write_value_data_12_udata_real),
    .io_ctrl_and_clocks_serdestest_scan_write_value_data_12_udata_imag(io_ctrl_and_clocks_serdestest_scan_write_value_data_12_udata_imag),
    .io_ctrl_and_clocks_serdestest_scan_write_value_data_12_uindex(io_ctrl_and_clocks_serdestest_scan_write_value_data_12_uindex),
    .io_ctrl_and_clocks_serdestest_scan_read_value_data_12_udata_real(io_ctrl_and_clocks_serdestest_scan_read_value_data_12_udata_real),
    .io_ctrl_and_clocks_serdestest_scan_read_value_data_12_udata_imag(io_ctrl_and_clocks_serdestest_scan_read_value_data_12_udata_imag),
    .io_ctrl_and_clocks_serdestest_scan_read_value_data_12_uindex(io_ctrl_and_clocks_serdestest_scan_read_value_data_12_uindex),
    .io_ctrl_and_clocks_serdestest_scan_write_value_data_13_udata_real(io_ctrl_and_clocks_serdestest_scan_write_value_data_13_udata_real),
    .io_ctrl_and_clocks_serdestest_scan_write_value_data_13_udata_imag(io_ctrl_and_clocks_serdestest_scan_write_value_data_13_udata_imag),
    .io_ctrl_and_clocks_serdestest_scan_write_value_data_13_uindex(io_ctrl_and_clocks_serdestest_scan_write_value_data_13_uindex),
    .io_ctrl_and_clocks_serdestest_scan_read_value_data_13_udata_real(io_ctrl_and_clocks_serdestest_scan_read_value_data_13_udata_real),
    .io_ctrl_and_clocks_serdestest_scan_read_value_data_13_udata_imag(io_ctrl_and_clocks_serdestest_scan_read_value_data_13_udata_imag),
    .io_ctrl_and_clocks_serdestest_scan_read_value_data_13_uindex(io_ctrl_and_clocks_serdestest_scan_read_value_data_13_uindex),
    .io_ctrl_and_clocks_serdestest_scan_write_value_data_14_udata_real(io_ctrl_and_clocks_serdestest_scan_write_value_data_14_udata_real),
    .io_ctrl_and_clocks_serdestest_scan_write_value_data_14_udata_imag(io_ctrl_and_clocks_serdestest_scan_write_value_data_14_udata_imag),
    .io_ctrl_and_clocks_serdestest_scan_write_value_data_14_uindex(io_ctrl_and_clocks_serdestest_scan_write_value_data_14_uindex),
    .io_ctrl_and_clocks_serdestest_scan_read_value_data_14_udata_real(io_ctrl_and_clocks_serdestest_scan_read_value_data_14_udata_real),
    .io_ctrl_and_clocks_serdestest_scan_read_value_data_14_udata_imag(io_ctrl_and_clocks_serdestest_scan_read_value_data_14_udata_imag),
    .io_ctrl_and_clocks_serdestest_scan_read_value_data_14_uindex(io_ctrl_and_clocks_serdestest_scan_read_value_data_14_uindex),
    .io_ctrl_and_clocks_serdestest_scan_write_value_data_15_udata_real(io_ctrl_and_clocks_serdestest_scan_write_value_data_15_udata_real),
    .io_ctrl_and_clocks_serdestest_scan_write_value_data_15_udata_imag(io_ctrl_and_clocks_serdestest_scan_write_value_data_15_udata_imag),
    .io_ctrl_and_clocks_serdestest_scan_write_value_data_15_uindex(io_ctrl_and_clocks_serdestest_scan_write_value_data_15_uindex),
    .io_ctrl_and_clocks_serdestest_scan_read_value_data_15_udata_real(io_ctrl_and_clocks_serdestest_scan_read_value_data_15_udata_real),
    .io_ctrl_and_clocks_serdestest_scan_read_value_data_15_udata_imag(io_ctrl_and_clocks_serdestest_scan_read_value_data_15_udata_imag),
    .io_ctrl_and_clocks_serdestest_scan_read_value_data_15_uindex(io_ctrl_and_clocks_serdestest_scan_read_value_data_15_uindex),
    .io_ctrl_and_clocks_serdes_to_dsp_address_0(io_ctrl_and_clocks_serdes_to_dsp_address_0),
    .io_ctrl_and_clocks_to_dsp_mode_0(io_ctrl_and_clocks_to_dsp_mode_0),
    .io_ctrl_and_clocks_serdes_to_dsp_address_1(io_ctrl_and_clocks_serdes_to_dsp_address_1),
    .io_ctrl_and_clocks_to_dsp_mode_1(io_ctrl_and_clocks_to_dsp_mode_1),
    .io_ctrl_and_clocks_serdes_to_dsp_address_2(io_ctrl_and_clocks_serdes_to_dsp_address_2),
    .io_ctrl_and_clocks_to_dsp_mode_2(io_ctrl_and_clocks_to_dsp_mode_2),
    .io_ctrl_and_clocks_serdes_to_dsp_address_3(io_ctrl_and_clocks_serdes_to_dsp_address_3),
    .io_ctrl_and_clocks_to_dsp_mode_3(io_ctrl_and_clocks_to_dsp_mode_3),
    .io_ctrl_and_clocks_serdes_to_dsp_address_4(io_ctrl_and_clocks_serdes_to_dsp_address_4),
    .io_ctrl_and_clocks_to_dsp_mode_4(io_ctrl_and_clocks_to_dsp_mode_4),
    .io_ctrl_and_clocks_serdes_to_dsp_address_5(io_ctrl_and_clocks_serdes_to_dsp_address_5),
    .io_ctrl_and_clocks_to_dsp_mode_5(io_ctrl_and_clocks_to_dsp_mode_5),
    .io_ctrl_and_clocks_serdestest_scan_write_mode(io_ctrl_and_clocks_serdestest_scan_write_mode),
    .io_ctrl_and_clocks_serdestest_scan_write_address(io_ctrl_and_clocks_serdestest_scan_write_address),
    .io_ctrl_and_clocks_serdestest_scan_write_value_rxindex(io_ctrl_and_clocks_serdestest_scan_write_value_rxindex),
    .io_ctrl_and_clocks_serdestest_scan_write_en(io_ctrl_and_clocks_serdestest_scan_write_en),
    .io_ctrl_and_clocks_serdestest_scan_read_mode(io_ctrl_and_clocks_serdestest_scan_read_mode),
    .io_ctrl_and_clocks_serdestest_scan_read_address(io_ctrl_and_clocks_serdestest_scan_read_address),
    .io_ctrl_and_clocks_serdestest_scan_read_value_rxindex(io_ctrl_and_clocks_serdestest_scan_read_value_rxindex),
    .io_ctrl_and_clocks_serdestest_scan_read_en(io_ctrl_and_clocks_serdestest_scan_read_en)
    );

//Initial values 
initial #0 begin
    asyncResetIn_clockRef=1;
    lane_clkrst_asyncResetIn=1;
    lane_refclk_Ndiv=g_lane_refclk_Ndiv;
    lane_refclk_reset=1;
    lane_refclk_shift=g_lane_refclk_shift;
    io_ctrl_and_clocks_tx_Ndiv=tx_c_ratio;
    io_ctrl_and_clocks_tx_reset_clkdiv=1;
    io_ctrl_and_clocks_tx_clkdiv_shift=g_tx_shift;
    io_ctrl_and_clocks_rx_Ndiv=rx_c_ratio;
    io_ctrl_and_clocks_rx_reset_clkdiv=1;
    io_ctrl_and_clocks_rx_clkdiv_shift=g_rx_shift;
    reset_loop=1;
    reset_clock_div=1;
    reset=1;
    io_ctrl_and_clocks_reset_dacfifo='b1;
    io_ctrl_and_clocks_user_spread_mode=g_tx_user_spread_mode;
    io_iptr_A_0_real='b0;
    io_iptr_A_0_imag='b0;
    io_ctrl_and_clocks_interpolator_controls_0_cic3derivscale=g_tx_scale3;
    io_ctrl_and_clocks_interpolator_controls_0_cic3derivshift=g_tx_cic3shift;
    io_ctrl_and_clocks_interpolator_controls_0_hb1scale=g_tx_scale0;
    io_ctrl_and_clocks_interpolator_controls_0_hb2scale=g_tx_scale1;
    io_ctrl_and_clocks_interpolator_controls_0_hb3scale=g_tx_scale2;
    io_ctrl_and_clocks_interpolator_controls_0_mode=g_tx_interpolator_mode;
    io_ctrl_and_clocks_user_sum_mode_0=g_tx_user_sum_mode;
    io_ctrl_and_clocks_user_select_index_0=g_tx_user_select_index;
    io_ctrl_and_clocks_dac_data_mode_0=g_tx_dac_data_mode;
    io_ctrl_and_clocks_dac_lut_write_addr_0=0;
    io_ctrl_and_clocks_dac_lut_write_vals_0_real=0;
    io_ctrl_and_clocks_dac_lut_write_vals_0_imag=0;
    io_ctrl_and_clocks_dac_lut_write_en_0=0;
    io_iptr_A_1_real='b0;
    io_iptr_A_1_imag='b0;
    io_ctrl_and_clocks_interpolator_controls_1_cic3derivscale=g_tx_scale3;
    io_ctrl_and_clocks_interpolator_controls_1_cic3derivshift=g_tx_cic3shift;
    io_ctrl_and_clocks_interpolator_controls_1_hb1scale=g_tx_scale0;
    io_ctrl_and_clocks_interpolator_controls_1_hb2scale=g_tx_scale1;
    io_ctrl_and_clocks_interpolator_controls_1_hb3scale=g_tx_scale2;
    io_ctrl_and_clocks_interpolator_controls_1_mode=g_tx_interpolator_mode;
    io_ctrl_and_clocks_user_sum_mode_1=g_tx_user_sum_mode;
    io_ctrl_and_clocks_user_select_index_1=g_tx_user_select_index;
    io_ctrl_and_clocks_dac_data_mode_1=g_tx_dac_data_mode;
    io_ctrl_and_clocks_dac_lut_write_addr_1=0;
    io_ctrl_and_clocks_dac_lut_write_vals_1_real=0;
    io_ctrl_and_clocks_dac_lut_write_vals_1_imag=0;
    io_ctrl_and_clocks_dac_lut_write_en_1=0;
    io_iptr_A_2_real='b0;
    io_iptr_A_2_imag='b0;
    io_ctrl_and_clocks_interpolator_controls_2_cic3derivscale=g_tx_scale3;
    io_ctrl_and_clocks_interpolator_controls_2_cic3derivshift=g_tx_cic3shift;
    io_ctrl_and_clocks_interpolator_controls_2_hb1scale=g_tx_scale0;
    io_ctrl_and_clocks_interpolator_controls_2_hb2scale=g_tx_scale1;
    io_ctrl_and_clocks_interpolator_controls_2_hb3scale=g_tx_scale2;
    io_ctrl_and_clocks_interpolator_controls_2_mode=g_tx_interpolator_mode;
    io_ctrl_and_clocks_user_sum_mode_2=g_tx_user_sum_mode;
    io_ctrl_and_clocks_user_select_index_2=g_tx_user_select_index;
    io_ctrl_and_clocks_dac_data_mode_2=g_tx_dac_data_mode;
    io_ctrl_and_clocks_dac_lut_write_addr_2=0;
    io_ctrl_and_clocks_dac_lut_write_vals_2_real=0;
    io_ctrl_and_clocks_dac_lut_write_vals_2_imag=0;
    io_ctrl_and_clocks_dac_lut_write_en_2=0;
    io_iptr_A_3_real='b0;
    io_iptr_A_3_imag='b0;
    io_ctrl_and_clocks_interpolator_controls_3_cic3derivscale=g_tx_scale3;
    io_ctrl_and_clocks_interpolator_controls_3_cic3derivshift=g_tx_cic3shift;
    io_ctrl_and_clocks_interpolator_controls_3_hb1scale=g_tx_scale0;
    io_ctrl_and_clocks_interpolator_controls_3_hb2scale=g_tx_scale1;
    io_ctrl_and_clocks_interpolator_controls_3_hb3scale=g_tx_scale2;
    io_ctrl_and_clocks_interpolator_controls_3_mode=g_tx_interpolator_mode;
    io_ctrl_and_clocks_user_sum_mode_3=g_tx_user_sum_mode;
    io_ctrl_and_clocks_user_select_index_3=g_tx_user_select_index;
    io_ctrl_and_clocks_dac_data_mode_3=g_tx_dac_data_mode;
    io_ctrl_and_clocks_dac_lut_write_addr_3=0;
    io_ctrl_and_clocks_dac_lut_write_vals_3_real=0;
    io_ctrl_and_clocks_dac_lut_write_vals_3_imag=0;
    io_ctrl_and_clocks_dac_lut_write_en_3=0;
    io_lanes_tx_0_ready='b1;
    io_lanes_tx_1_ready='b1;
    io_lanes_rx_0_valid='b1;
    io_lanes_rx_0_bits_rxindex='b0;
    io_lanes_rx_0_bits_data_0_udata_real='b0;
    io_lanes_rx_0_bits_data_0_udata_imag='b0;
    io_lanes_rx_0_bits_data_0_uindex='b0;
    io_lanes_rx_0_bits_data_1_udata_real='b0;
    io_lanes_rx_0_bits_data_1_udata_imag='b0;
    io_lanes_rx_0_bits_data_1_uindex='b0;
    io_lanes_rx_0_bits_data_2_udata_real='b0;
    io_lanes_rx_0_bits_data_2_udata_imag='b0;
    io_lanes_rx_0_bits_data_2_uindex='b0;
    io_lanes_rx_0_bits_data_3_udata_real='b0;
    io_lanes_rx_0_bits_data_3_udata_imag='b0;
    io_lanes_rx_0_bits_data_3_uindex='b0;
    io_lanes_rx_0_bits_data_4_udata_real='b0;
    io_lanes_rx_0_bits_data_4_udata_imag='b0;
    io_lanes_rx_0_bits_data_4_uindex='b0;
    io_lanes_rx_0_bits_data_5_udata_real='b0;
    io_lanes_rx_0_bits_data_5_udata_imag='b0;
    io_lanes_rx_0_bits_data_5_uindex='b0;
    io_lanes_rx_0_bits_data_6_udata_real='b0;
    io_lanes_rx_0_bits_data_6_udata_imag='b0;
    io_lanes_rx_0_bits_data_6_uindex='b0;
    io_lanes_rx_0_bits_data_7_udata_real='b0;
    io_lanes_rx_0_bits_data_7_udata_imag='b0;
    io_lanes_rx_0_bits_data_7_uindex='b0;
    io_lanes_rx_0_bits_data_8_udata_real='b0;
    io_lanes_rx_0_bits_data_8_udata_imag='b0;
    io_lanes_rx_0_bits_data_8_uindex='b0;
    io_lanes_rx_0_bits_data_9_udata_real='b0;
    io_lanes_rx_0_bits_data_9_udata_imag='b0;
    io_lanes_rx_0_bits_data_9_uindex='b0;
    io_lanes_rx_0_bits_data_10_udata_real='b0;
    io_lanes_rx_0_bits_data_10_udata_imag='b0;
    io_lanes_rx_0_bits_data_10_uindex='b0;
    io_lanes_rx_0_bits_data_11_udata_real='b0;
    io_lanes_rx_0_bits_data_11_udata_imag='b0;
    io_lanes_rx_0_bits_data_11_uindex='b0;
    io_lanes_rx_0_bits_data_12_udata_real='b0;
    io_lanes_rx_0_bits_data_12_udata_imag='b0;
    io_lanes_rx_0_bits_data_12_uindex='b0;
    io_lanes_rx_0_bits_data_13_udata_real='b0;
    io_lanes_rx_0_bits_data_13_udata_imag='b0;
    io_lanes_rx_0_bits_data_13_uindex='b0;
    io_lanes_rx_0_bits_data_14_udata_real='b0;
    io_lanes_rx_0_bits_data_14_udata_imag='b0;
    io_lanes_rx_0_bits_data_14_uindex='b0;
    io_lanes_rx_0_bits_data_15_udata_real='b0;
    io_lanes_rx_0_bits_data_15_udata_imag='b0;
    io_lanes_rx_0_bits_data_15_uindex='b0;
    io_lanes_rx_1_valid='b1;
    io_lanes_rx_1_bits_rxindex='b0;
    io_lanes_rx_1_bits_data_0_udata_real='b0;
    io_lanes_rx_1_bits_data_0_udata_imag='b0;
    io_lanes_rx_1_bits_data_0_uindex='b0;
    io_lanes_rx_1_bits_data_1_udata_real='b0;
    io_lanes_rx_1_bits_data_1_udata_imag='b0;
    io_lanes_rx_1_bits_data_1_uindex='b0;
    io_lanes_rx_1_bits_data_2_udata_real='b0;
    io_lanes_rx_1_bits_data_2_udata_imag='b0;
    io_lanes_rx_1_bits_data_2_uindex='b0;
    io_lanes_rx_1_bits_data_3_udata_real='b0;
    io_lanes_rx_1_bits_data_3_udata_imag='b0;
    io_lanes_rx_1_bits_data_3_uindex='b0;
    io_lanes_rx_1_bits_data_4_udata_real='b0;
    io_lanes_rx_1_bits_data_4_udata_imag='b0;
    io_lanes_rx_1_bits_data_4_uindex='b0;
    io_lanes_rx_1_bits_data_5_udata_real='b0;
    io_lanes_rx_1_bits_data_5_udata_imag='b0;
    io_lanes_rx_1_bits_data_5_uindex='b0;
    io_lanes_rx_1_bits_data_6_udata_real='b0;
    io_lanes_rx_1_bits_data_6_udata_imag='b0;
    io_lanes_rx_1_bits_data_6_uindex='b0;
    io_lanes_rx_1_bits_data_7_udata_real='b0;
    io_lanes_rx_1_bits_data_7_udata_imag='b0;
    io_lanes_rx_1_bits_data_7_uindex='b0;
    io_lanes_rx_1_bits_data_8_udata_real='b0;
    io_lanes_rx_1_bits_data_8_udata_imag='b0;
    io_lanes_rx_1_bits_data_8_uindex='b0;
    io_lanes_rx_1_bits_data_9_udata_real='b0;
    io_lanes_rx_1_bits_data_9_udata_imag='b0;
    io_lanes_rx_1_bits_data_9_uindex='b0;
    io_lanes_rx_1_bits_data_10_udata_real='b0;
    io_lanes_rx_1_bits_data_10_udata_imag='b0;
    io_lanes_rx_1_bits_data_10_uindex='b0;
    io_lanes_rx_1_bits_data_11_udata_real='b0;
    io_lanes_rx_1_bits_data_11_udata_imag='b0;
    io_lanes_rx_1_bits_data_11_uindex='b0;
    io_lanes_rx_1_bits_data_12_udata_real='b0;
    io_lanes_rx_1_bits_data_12_udata_imag='b0;
    io_lanes_rx_1_bits_data_12_uindex='b0;
    io_lanes_rx_1_bits_data_13_udata_real='b0;
    io_lanes_rx_1_bits_data_13_udata_imag='b0;
    io_lanes_rx_1_bits_data_13_uindex='b0;
    io_lanes_rx_1_bits_data_14_udata_real='b0;
    io_lanes_rx_1_bits_data_14_udata_imag='b0;
    io_lanes_rx_1_bits_data_14_uindex='b0;
    io_lanes_rx_1_bits_data_15_udata_real='b0;
    io_lanes_rx_1_bits_data_15_udata_imag='b0;
    io_lanes_rx_1_bits_data_15_uindex='b0;
    io_ctrl_and_clocks_tx_fine_delays_0=0;
    io_ctrl_and_clocks_tx_user_delays_0_0=0;
    io_ctrl_and_clocks_tx_user_weights_0_0_real=1;
    io_ctrl_and_clocks_tx_user_weights_0_0_imag=1;
    io_ctrl_and_clocks_tx_user_delays_0_1=0;
    io_ctrl_and_clocks_tx_user_weights_0_1_real=1;
    io_ctrl_and_clocks_tx_user_weights_0_1_imag=1;
    io_ctrl_and_clocks_tx_user_delays_0_2=0;
    io_ctrl_and_clocks_tx_user_weights_0_2_real=1;
    io_ctrl_and_clocks_tx_user_weights_0_2_imag=1;
    io_ctrl_and_clocks_tx_user_delays_0_3=0;
    io_ctrl_and_clocks_tx_user_weights_0_3_real=1;
    io_ctrl_and_clocks_tx_user_weights_0_3_imag=1;
    io_ctrl_and_clocks_tx_user_delays_0_4=0;
    io_ctrl_and_clocks_tx_user_weights_0_4_real=1;
    io_ctrl_and_clocks_tx_user_weights_0_4_imag=1;
    io_ctrl_and_clocks_tx_user_delays_0_5=0;
    io_ctrl_and_clocks_tx_user_weights_0_5_real=1;
    io_ctrl_and_clocks_tx_user_weights_0_5_imag=1;
    io_ctrl_and_clocks_tx_user_delays_0_6=0;
    io_ctrl_and_clocks_tx_user_weights_0_6_real=1;
    io_ctrl_and_clocks_tx_user_weights_0_6_imag=1;
    io_ctrl_and_clocks_tx_user_delays_0_7=0;
    io_ctrl_and_clocks_tx_user_weights_0_7_real=1;
    io_ctrl_and_clocks_tx_user_weights_0_7_imag=1;
    io_ctrl_and_clocks_tx_user_delays_0_8=0;
    io_ctrl_and_clocks_tx_user_weights_0_8_real=1;
    io_ctrl_and_clocks_tx_user_weights_0_8_imag=1;
    io_ctrl_and_clocks_tx_user_delays_0_9=0;
    io_ctrl_and_clocks_tx_user_weights_0_9_real=1;
    io_ctrl_and_clocks_tx_user_weights_0_9_imag=1;
    io_ctrl_and_clocks_tx_user_delays_0_10=0;
    io_ctrl_and_clocks_tx_user_weights_0_10_real=1;
    io_ctrl_and_clocks_tx_user_weights_0_10_imag=1;
    io_ctrl_and_clocks_tx_user_delays_0_11=0;
    io_ctrl_and_clocks_tx_user_weights_0_11_real=1;
    io_ctrl_and_clocks_tx_user_weights_0_11_imag=1;
    io_ctrl_and_clocks_tx_user_delays_0_12=0;
    io_ctrl_and_clocks_tx_user_weights_0_12_real=1;
    io_ctrl_and_clocks_tx_user_weights_0_12_imag=1;
    io_ctrl_and_clocks_tx_user_delays_0_13=0;
    io_ctrl_and_clocks_tx_user_weights_0_13_real=1;
    io_ctrl_and_clocks_tx_user_weights_0_13_imag=1;
    io_ctrl_and_clocks_tx_user_delays_0_14=0;
    io_ctrl_and_clocks_tx_user_weights_0_14_real=1;
    io_ctrl_and_clocks_tx_user_weights_0_14_imag=1;
    io_ctrl_and_clocks_tx_user_delays_0_15=0;
    io_ctrl_and_clocks_tx_user_weights_0_15_real=1;
    io_ctrl_and_clocks_tx_user_weights_0_15_imag=1;
    io_ctrl_and_clocks_tx_fine_delays_1=0;
    io_ctrl_and_clocks_tx_user_delays_1_0=0;
    io_ctrl_and_clocks_tx_user_weights_1_0_real=1;
    io_ctrl_and_clocks_tx_user_weights_1_0_imag=1;
    io_ctrl_and_clocks_tx_user_delays_1_1=0;
    io_ctrl_and_clocks_tx_user_weights_1_1_real=1;
    io_ctrl_and_clocks_tx_user_weights_1_1_imag=1;
    io_ctrl_and_clocks_tx_user_delays_1_2=0;
    io_ctrl_and_clocks_tx_user_weights_1_2_real=1;
    io_ctrl_and_clocks_tx_user_weights_1_2_imag=1;
    io_ctrl_and_clocks_tx_user_delays_1_3=0;
    io_ctrl_and_clocks_tx_user_weights_1_3_real=1;
    io_ctrl_and_clocks_tx_user_weights_1_3_imag=1;
    io_ctrl_and_clocks_tx_user_delays_1_4=0;
    io_ctrl_and_clocks_tx_user_weights_1_4_real=1;
    io_ctrl_and_clocks_tx_user_weights_1_4_imag=1;
    io_ctrl_and_clocks_tx_user_delays_1_5=0;
    io_ctrl_and_clocks_tx_user_weights_1_5_real=1;
    io_ctrl_and_clocks_tx_user_weights_1_5_imag=1;
    io_ctrl_and_clocks_tx_user_delays_1_6=0;
    io_ctrl_and_clocks_tx_user_weights_1_6_real=1;
    io_ctrl_and_clocks_tx_user_weights_1_6_imag=1;
    io_ctrl_and_clocks_tx_user_delays_1_7=0;
    io_ctrl_and_clocks_tx_user_weights_1_7_real=1;
    io_ctrl_and_clocks_tx_user_weights_1_7_imag=1;
    io_ctrl_and_clocks_tx_user_delays_1_8=0;
    io_ctrl_and_clocks_tx_user_weights_1_8_real=1;
    io_ctrl_and_clocks_tx_user_weights_1_8_imag=1;
    io_ctrl_and_clocks_tx_user_delays_1_9=0;
    io_ctrl_and_clocks_tx_user_weights_1_9_real=1;
    io_ctrl_and_clocks_tx_user_weights_1_9_imag=1;
    io_ctrl_and_clocks_tx_user_delays_1_10=0;
    io_ctrl_and_clocks_tx_user_weights_1_10_real=1;
    io_ctrl_and_clocks_tx_user_weights_1_10_imag=1;
    io_ctrl_and_clocks_tx_user_delays_1_11=0;
    io_ctrl_and_clocks_tx_user_weights_1_11_real=1;
    io_ctrl_and_clocks_tx_user_weights_1_11_imag=1;
    io_ctrl_and_clocks_tx_user_delays_1_12=0;
    io_ctrl_and_clocks_tx_user_weights_1_12_real=1;
    io_ctrl_and_clocks_tx_user_weights_1_12_imag=1;
    io_ctrl_and_clocks_tx_user_delays_1_13=0;
    io_ctrl_and_clocks_tx_user_weights_1_13_real=1;
    io_ctrl_and_clocks_tx_user_weights_1_13_imag=1;
    io_ctrl_and_clocks_tx_user_delays_1_14=0;
    io_ctrl_and_clocks_tx_user_weights_1_14_real=1;
    io_ctrl_and_clocks_tx_user_weights_1_14_imag=1;
    io_ctrl_and_clocks_tx_user_delays_1_15=0;
    io_ctrl_and_clocks_tx_user_weights_1_15_real=1;
    io_ctrl_and_clocks_tx_user_weights_1_15_imag=1;
    io_ctrl_and_clocks_tx_fine_delays_2=0;
    io_ctrl_and_clocks_tx_user_delays_2_0=0;
    io_ctrl_and_clocks_tx_user_weights_2_0_real=1;
    io_ctrl_and_clocks_tx_user_weights_2_0_imag=1;
    io_ctrl_and_clocks_tx_user_delays_2_1=0;
    io_ctrl_and_clocks_tx_user_weights_2_1_real=1;
    io_ctrl_and_clocks_tx_user_weights_2_1_imag=1;
    io_ctrl_and_clocks_tx_user_delays_2_2=0;
    io_ctrl_and_clocks_tx_user_weights_2_2_real=1;
    io_ctrl_and_clocks_tx_user_weights_2_2_imag=1;
    io_ctrl_and_clocks_tx_user_delays_2_3=0;
    io_ctrl_and_clocks_tx_user_weights_2_3_real=1;
    io_ctrl_and_clocks_tx_user_weights_2_3_imag=1;
    io_ctrl_and_clocks_tx_user_delays_2_4=0;
    io_ctrl_and_clocks_tx_user_weights_2_4_real=1;
    io_ctrl_and_clocks_tx_user_weights_2_4_imag=1;
    io_ctrl_and_clocks_tx_user_delays_2_5=0;
    io_ctrl_and_clocks_tx_user_weights_2_5_real=1;
    io_ctrl_and_clocks_tx_user_weights_2_5_imag=1;
    io_ctrl_and_clocks_tx_user_delays_2_6=0;
    io_ctrl_and_clocks_tx_user_weights_2_6_real=1;
    io_ctrl_and_clocks_tx_user_weights_2_6_imag=1;
    io_ctrl_and_clocks_tx_user_delays_2_7=0;
    io_ctrl_and_clocks_tx_user_weights_2_7_real=1;
    io_ctrl_and_clocks_tx_user_weights_2_7_imag=1;
    io_ctrl_and_clocks_tx_user_delays_2_8=0;
    io_ctrl_and_clocks_tx_user_weights_2_8_real=1;
    io_ctrl_and_clocks_tx_user_weights_2_8_imag=1;
    io_ctrl_and_clocks_tx_user_delays_2_9=0;
    io_ctrl_and_clocks_tx_user_weights_2_9_real=1;
    io_ctrl_and_clocks_tx_user_weights_2_9_imag=1;
    io_ctrl_and_clocks_tx_user_delays_2_10=0;
    io_ctrl_and_clocks_tx_user_weights_2_10_real=1;
    io_ctrl_and_clocks_tx_user_weights_2_10_imag=1;
    io_ctrl_and_clocks_tx_user_delays_2_11=0;
    io_ctrl_and_clocks_tx_user_weights_2_11_real=1;
    io_ctrl_and_clocks_tx_user_weights_2_11_imag=1;
    io_ctrl_and_clocks_tx_user_delays_2_12=0;
    io_ctrl_and_clocks_tx_user_weights_2_12_real=1;
    io_ctrl_and_clocks_tx_user_weights_2_12_imag=1;
    io_ctrl_and_clocks_tx_user_delays_2_13=0;
    io_ctrl_and_clocks_tx_user_weights_2_13_real=1;
    io_ctrl_and_clocks_tx_user_weights_2_13_imag=1;
    io_ctrl_and_clocks_tx_user_delays_2_14=0;
    io_ctrl_and_clocks_tx_user_weights_2_14_real=1;
    io_ctrl_and_clocks_tx_user_weights_2_14_imag=1;
    io_ctrl_and_clocks_tx_user_delays_2_15=0;
    io_ctrl_and_clocks_tx_user_weights_2_15_real=1;
    io_ctrl_and_clocks_tx_user_weights_2_15_imag=1;
    io_ctrl_and_clocks_tx_fine_delays_3=0;
    io_ctrl_and_clocks_tx_user_delays_3_0=0;
    io_ctrl_and_clocks_tx_user_weights_3_0_real=1;
    io_ctrl_and_clocks_tx_user_weights_3_0_imag=1;
    io_ctrl_and_clocks_tx_user_delays_3_1=0;
    io_ctrl_and_clocks_tx_user_weights_3_1_real=1;
    io_ctrl_and_clocks_tx_user_weights_3_1_imag=1;
    io_ctrl_and_clocks_tx_user_delays_3_2=0;
    io_ctrl_and_clocks_tx_user_weights_3_2_real=1;
    io_ctrl_and_clocks_tx_user_weights_3_2_imag=1;
    io_ctrl_and_clocks_tx_user_delays_3_3=0;
    io_ctrl_and_clocks_tx_user_weights_3_3_real=1;
    io_ctrl_and_clocks_tx_user_weights_3_3_imag=1;
    io_ctrl_and_clocks_tx_user_delays_3_4=0;
    io_ctrl_and_clocks_tx_user_weights_3_4_real=1;
    io_ctrl_and_clocks_tx_user_weights_3_4_imag=1;
    io_ctrl_and_clocks_tx_user_delays_3_5=0;
    io_ctrl_and_clocks_tx_user_weights_3_5_real=1;
    io_ctrl_and_clocks_tx_user_weights_3_5_imag=1;
    io_ctrl_and_clocks_tx_user_delays_3_6=0;
    io_ctrl_and_clocks_tx_user_weights_3_6_real=1;
    io_ctrl_and_clocks_tx_user_weights_3_6_imag=1;
    io_ctrl_and_clocks_tx_user_delays_3_7=0;
    io_ctrl_and_clocks_tx_user_weights_3_7_real=1;
    io_ctrl_and_clocks_tx_user_weights_3_7_imag=1;
    io_ctrl_and_clocks_tx_user_delays_3_8=0;
    io_ctrl_and_clocks_tx_user_weights_3_8_real=1;
    io_ctrl_and_clocks_tx_user_weights_3_8_imag=1;
    io_ctrl_and_clocks_tx_user_delays_3_9=0;
    io_ctrl_and_clocks_tx_user_weights_3_9_real=1;
    io_ctrl_and_clocks_tx_user_weights_3_9_imag=1;
    io_ctrl_and_clocks_tx_user_delays_3_10=0;
    io_ctrl_and_clocks_tx_user_weights_3_10_real=1;
    io_ctrl_and_clocks_tx_user_weights_3_10_imag=1;
    io_ctrl_and_clocks_tx_user_delays_3_11=0;
    io_ctrl_and_clocks_tx_user_weights_3_11_real=1;
    io_ctrl_and_clocks_tx_user_weights_3_11_imag=1;
    io_ctrl_and_clocks_tx_user_delays_3_12=0;
    io_ctrl_and_clocks_tx_user_weights_3_12_real=1;
    io_ctrl_and_clocks_tx_user_weights_3_12_imag=1;
    io_ctrl_and_clocks_tx_user_delays_3_13=0;
    io_ctrl_and_clocks_tx_user_weights_3_13_real=1;
    io_ctrl_and_clocks_tx_user_weights_3_13_imag=1;
    io_ctrl_and_clocks_tx_user_delays_3_14=0;
    io_ctrl_and_clocks_tx_user_weights_3_14_real=1;
    io_ctrl_and_clocks_tx_user_weights_3_14_imag=1;
    io_ctrl_and_clocks_tx_user_delays_3_15=0;
    io_ctrl_and_clocks_tx_user_weights_3_15_real=1;
    io_ctrl_and_clocks_tx_user_weights_3_15_imag=1;
    io_ctrl_and_clocks_decimator_controls_0_cic3integscale=g_rx_scale0;
    io_ctrl_and_clocks_decimator_controls_0_cic3integshift=g_rx_cic3shift;
    io_ctrl_and_clocks_decimator_controls_0_hb1scale=g_rx_scale1;
    io_ctrl_and_clocks_decimator_controls_0_hb2scale=g_rx_scale2;
    io_ctrl_and_clocks_decimator_controls_0_hb3scale=g_rx_scale3;
    io_ctrl_and_clocks_decimator_controls_0_mode=g_rx_mode;
    io_ctrl_and_clocks_inv_adc_clk_pol_0=g_rx_inv_adc_clk_pol;
    io_ctrl_and_clocks_adc_lut_write_vals_0_real=0;
    io_ctrl_and_clocks_adc_lut_write_vals_0_imag=0;
    io_ctrl_and_clocks_decimator_controls_1_cic3integscale=g_rx_scale0;
    io_ctrl_and_clocks_decimator_controls_1_cic3integshift=g_rx_cic3shift;
    io_ctrl_and_clocks_decimator_controls_1_hb1scale=g_rx_scale1;
    io_ctrl_and_clocks_decimator_controls_1_hb2scale=g_rx_scale2;
    io_ctrl_and_clocks_decimator_controls_1_hb3scale=g_rx_scale3;
    io_ctrl_and_clocks_decimator_controls_1_mode=g_rx_mode;
    io_ctrl_and_clocks_inv_adc_clk_pol_1=g_rx_inv_adc_clk_pol;
    io_ctrl_and_clocks_adc_lut_write_vals_1_real=0;
    io_ctrl_and_clocks_adc_lut_write_vals_1_imag=0;
    io_ctrl_and_clocks_decimator_controls_2_cic3integscale=g_rx_scale0;
    io_ctrl_and_clocks_decimator_controls_2_cic3integshift=g_rx_cic3shift;
    io_ctrl_and_clocks_decimator_controls_2_hb1scale=g_rx_scale1;
    io_ctrl_and_clocks_decimator_controls_2_hb2scale=g_rx_scale2;
    io_ctrl_and_clocks_decimator_controls_2_hb3scale=g_rx_scale3;
    io_ctrl_and_clocks_decimator_controls_2_mode=g_rx_mode;
    io_ctrl_and_clocks_inv_adc_clk_pol_2=g_rx_inv_adc_clk_pol;
    io_ctrl_and_clocks_adc_lut_write_vals_2_real=0;
    io_ctrl_and_clocks_adc_lut_write_vals_2_imag=0;
    io_ctrl_and_clocks_decimator_controls_3_cic3integscale=g_rx_scale0;
    io_ctrl_and_clocks_decimator_controls_3_cic3integshift=g_rx_cic3shift;
    io_ctrl_and_clocks_decimator_controls_3_hb1scale=g_rx_scale1;
    io_ctrl_and_clocks_decimator_controls_3_hb2scale=g_rx_scale2;
    io_ctrl_and_clocks_decimator_controls_3_hb3scale=g_rx_scale3;
    io_ctrl_and_clocks_decimator_controls_3_mode=g_rx_mode;
    io_ctrl_and_clocks_inv_adc_clk_pol_3=g_rx_inv_adc_clk_pol;
    io_ctrl_and_clocks_adc_lut_write_vals_3_real=0;
    io_ctrl_and_clocks_adc_lut_write_vals_3_imag=0;
    io_ctrl_and_clocks_user_index=g_rx_user_index;
    io_ctrl_and_clocks_antenna_index=g_rx_antenna_index;
    io_ctrl_and_clocks_reset_index_count=1;
    io_ctrl_and_clocks_reset_outfifo=1;
    io_ctrl_and_clocks_reset_adcfifo=1;
    io_ctrl_and_clocks_reset_infifo=1;
    io_ctrl_and_clocks_rx_output_mode=g_rx_output_mode;
    io_ctrl_and_clocks_input_mode=g_rx_input_mode;
    io_ctrl_and_clocks_adc_fifo_lut_mode=g_rx_adc_fifo_lut_mode;
    io_ctrl_and_clocks_adc_lut_write_addr=0;
    io_ctrl_and_clocks_adc_lut_write_en=0;
    io_ctrl_and_clocks_adc_lut_reset=1;
    io_ctrl_and_clocks_rx_fine_delays_0='b0;
    io_ctrl_and_clocks_rx_user_delays_0_0='b0;
    io_ctrl_and_clocks_rx_user_weights_0_0_real='b1;
    io_ctrl_and_clocks_rx_user_weights_0_0_imag='b1;
    io_ctrl_and_clocks_rx_user_delays_0_1='b0;
    io_ctrl_and_clocks_rx_user_weights_0_1_real='b1;
    io_ctrl_and_clocks_rx_user_weights_0_1_imag='b1;
    io_ctrl_and_clocks_rx_user_delays_0_2='b0;
    io_ctrl_and_clocks_rx_user_weights_0_2_real='b1;
    io_ctrl_and_clocks_rx_user_weights_0_2_imag='b1;
    io_ctrl_and_clocks_rx_user_delays_0_3='b0;
    io_ctrl_and_clocks_rx_user_weights_0_3_real='b1;
    io_ctrl_and_clocks_rx_user_weights_0_3_imag='b1;
    io_ctrl_and_clocks_rx_user_delays_0_4='b0;
    io_ctrl_and_clocks_rx_user_weights_0_4_real='b1;
    io_ctrl_and_clocks_rx_user_weights_0_4_imag='b1;
    io_ctrl_and_clocks_rx_user_delays_0_5='b0;
    io_ctrl_and_clocks_rx_user_weights_0_5_real='b1;
    io_ctrl_and_clocks_rx_user_weights_0_5_imag='b1;
    io_ctrl_and_clocks_rx_user_delays_0_6='b0;
    io_ctrl_and_clocks_rx_user_weights_0_6_real='b1;
    io_ctrl_and_clocks_rx_user_weights_0_6_imag='b1;
    io_ctrl_and_clocks_rx_user_delays_0_7='b0;
    io_ctrl_and_clocks_rx_user_weights_0_7_real='b1;
    io_ctrl_and_clocks_rx_user_weights_0_7_imag='b1;
    io_ctrl_and_clocks_rx_user_delays_0_8='b0;
    io_ctrl_and_clocks_rx_user_weights_0_8_real='b1;
    io_ctrl_and_clocks_rx_user_weights_0_8_imag='b1;
    io_ctrl_and_clocks_rx_user_delays_0_9='b0;
    io_ctrl_and_clocks_rx_user_weights_0_9_real='b1;
    io_ctrl_and_clocks_rx_user_weights_0_9_imag='b1;
    io_ctrl_and_clocks_rx_user_delays_0_10='b0;
    io_ctrl_and_clocks_rx_user_weights_0_10_real='b1;
    io_ctrl_and_clocks_rx_user_weights_0_10_imag='b1;
    io_ctrl_and_clocks_rx_user_delays_0_11='b0;
    io_ctrl_and_clocks_rx_user_weights_0_11_real='b1;
    io_ctrl_and_clocks_rx_user_weights_0_11_imag='b1;
    io_ctrl_and_clocks_rx_user_delays_0_12='b0;
    io_ctrl_and_clocks_rx_user_weights_0_12_real='b1;
    io_ctrl_and_clocks_rx_user_weights_0_12_imag='b1;
    io_ctrl_and_clocks_rx_user_delays_0_13='b0;
    io_ctrl_and_clocks_rx_user_weights_0_13_real='b1;
    io_ctrl_and_clocks_rx_user_weights_0_13_imag='b1;
    io_ctrl_and_clocks_rx_user_delays_0_14='b0;
    io_ctrl_and_clocks_rx_user_weights_0_14_real='b1;
    io_ctrl_and_clocks_rx_user_weights_0_14_imag='b1;
    io_ctrl_and_clocks_rx_user_delays_0_15='b0;
    io_ctrl_and_clocks_rx_user_weights_0_15_real='b1;
    io_ctrl_and_clocks_rx_user_weights_0_15_imag='b1;
    io_ctrl_and_clocks_rx_fine_delays_1='b0;
    io_ctrl_and_clocks_rx_user_delays_1_0='b0;
    io_ctrl_and_clocks_rx_user_weights_1_0_real='b1;
    io_ctrl_and_clocks_rx_user_weights_1_0_imag='b1;
    io_ctrl_and_clocks_rx_user_delays_1_1='b0;
    io_ctrl_and_clocks_rx_user_weights_1_1_real='b1;
    io_ctrl_and_clocks_rx_user_weights_1_1_imag='b1;
    io_ctrl_and_clocks_rx_user_delays_1_2='b0;
    io_ctrl_and_clocks_rx_user_weights_1_2_real='b1;
    io_ctrl_and_clocks_rx_user_weights_1_2_imag='b1;
    io_ctrl_and_clocks_rx_user_delays_1_3='b0;
    io_ctrl_and_clocks_rx_user_weights_1_3_real='b1;
    io_ctrl_and_clocks_rx_user_weights_1_3_imag='b1;
    io_ctrl_and_clocks_rx_user_delays_1_4='b0;
    io_ctrl_and_clocks_rx_user_weights_1_4_real='b1;
    io_ctrl_and_clocks_rx_user_weights_1_4_imag='b1;
    io_ctrl_and_clocks_rx_user_delays_1_5='b0;
    io_ctrl_and_clocks_rx_user_weights_1_5_real='b1;
    io_ctrl_and_clocks_rx_user_weights_1_5_imag='b1;
    io_ctrl_and_clocks_rx_user_delays_1_6='b0;
    io_ctrl_and_clocks_rx_user_weights_1_6_real='b1;
    io_ctrl_and_clocks_rx_user_weights_1_6_imag='b1;
    io_ctrl_and_clocks_rx_user_delays_1_7='b0;
    io_ctrl_and_clocks_rx_user_weights_1_7_real='b1;
    io_ctrl_and_clocks_rx_user_weights_1_7_imag='b1;
    io_ctrl_and_clocks_rx_user_delays_1_8='b0;
    io_ctrl_and_clocks_rx_user_weights_1_8_real='b1;
    io_ctrl_and_clocks_rx_user_weights_1_8_imag='b1;
    io_ctrl_and_clocks_rx_user_delays_1_9='b0;
    io_ctrl_and_clocks_rx_user_weights_1_9_real='b1;
    io_ctrl_and_clocks_rx_user_weights_1_9_imag='b1;
    io_ctrl_and_clocks_rx_user_delays_1_10='b0;
    io_ctrl_and_clocks_rx_user_weights_1_10_real='b1;
    io_ctrl_and_clocks_rx_user_weights_1_10_imag='b1;
    io_ctrl_and_clocks_rx_user_delays_1_11='b0;
    io_ctrl_and_clocks_rx_user_weights_1_11_real='b1;
    io_ctrl_and_clocks_rx_user_weights_1_11_imag='b1;
    io_ctrl_and_clocks_rx_user_delays_1_12='b0;
    io_ctrl_and_clocks_rx_user_weights_1_12_real='b1;
    io_ctrl_and_clocks_rx_user_weights_1_12_imag='b1;
    io_ctrl_and_clocks_rx_user_delays_1_13='b0;
    io_ctrl_and_clocks_rx_user_weights_1_13_real='b1;
    io_ctrl_and_clocks_rx_user_weights_1_13_imag='b1;
    io_ctrl_and_clocks_rx_user_delays_1_14='b0;
    io_ctrl_and_clocks_rx_user_weights_1_14_real='b1;
    io_ctrl_and_clocks_rx_user_weights_1_14_imag='b1;
    io_ctrl_and_clocks_rx_user_delays_1_15='b0;
    io_ctrl_and_clocks_rx_user_weights_1_15_real='b1;
    io_ctrl_and_clocks_rx_user_weights_1_15_imag='b1;
    io_ctrl_and_clocks_rx_fine_delays_2='b0;
    io_ctrl_and_clocks_rx_user_delays_2_0='b0;
    io_ctrl_and_clocks_rx_user_weights_2_0_real='b1;
    io_ctrl_and_clocks_rx_user_weights_2_0_imag='b1;
    io_ctrl_and_clocks_rx_user_delays_2_1='b0;
    io_ctrl_and_clocks_rx_user_weights_2_1_real='b1;
    io_ctrl_and_clocks_rx_user_weights_2_1_imag='b1;
    io_ctrl_and_clocks_rx_user_delays_2_2='b0;
    io_ctrl_and_clocks_rx_user_weights_2_2_real='b1;
    io_ctrl_and_clocks_rx_user_weights_2_2_imag='b1;
    io_ctrl_and_clocks_rx_user_delays_2_3='b0;
    io_ctrl_and_clocks_rx_user_weights_2_3_real='b1;
    io_ctrl_and_clocks_rx_user_weights_2_3_imag='b1;
    io_ctrl_and_clocks_rx_user_delays_2_4='b0;
    io_ctrl_and_clocks_rx_user_weights_2_4_real='b1;
    io_ctrl_and_clocks_rx_user_weights_2_4_imag='b1;
    io_ctrl_and_clocks_rx_user_delays_2_5='b0;
    io_ctrl_and_clocks_rx_user_weights_2_5_real='b1;
    io_ctrl_and_clocks_rx_user_weights_2_5_imag='b1;
    io_ctrl_and_clocks_rx_user_delays_2_6='b0;
    io_ctrl_and_clocks_rx_user_weights_2_6_real='b1;
    io_ctrl_and_clocks_rx_user_weights_2_6_imag='b1;
    io_ctrl_and_clocks_rx_user_delays_2_7='b0;
    io_ctrl_and_clocks_rx_user_weights_2_7_real='b1;
    io_ctrl_and_clocks_rx_user_weights_2_7_imag='b1;
    io_ctrl_and_clocks_rx_user_delays_2_8='b0;
    io_ctrl_and_clocks_rx_user_weights_2_8_real='b1;
    io_ctrl_and_clocks_rx_user_weights_2_8_imag='b1;
    io_ctrl_and_clocks_rx_user_delays_2_9='b0;
    io_ctrl_and_clocks_rx_user_weights_2_9_real='b1;
    io_ctrl_and_clocks_rx_user_weights_2_9_imag='b1;
    io_ctrl_and_clocks_rx_user_delays_2_10='b0;
    io_ctrl_and_clocks_rx_user_weights_2_10_real='b1;
    io_ctrl_and_clocks_rx_user_weights_2_10_imag='b1;
    io_ctrl_and_clocks_rx_user_delays_2_11='b0;
    io_ctrl_and_clocks_rx_user_weights_2_11_real='b1;
    io_ctrl_and_clocks_rx_user_weights_2_11_imag='b1;
    io_ctrl_and_clocks_rx_user_delays_2_12='b0;
    io_ctrl_and_clocks_rx_user_weights_2_12_real='b1;
    io_ctrl_and_clocks_rx_user_weights_2_12_imag='b1;
    io_ctrl_and_clocks_rx_user_delays_2_13='b0;
    io_ctrl_and_clocks_rx_user_weights_2_13_real='b1;
    io_ctrl_and_clocks_rx_user_weights_2_13_imag='b1;
    io_ctrl_and_clocks_rx_user_delays_2_14='b0;
    io_ctrl_and_clocks_rx_user_weights_2_14_real='b1;
    io_ctrl_and_clocks_rx_user_weights_2_14_imag='b1;
    io_ctrl_and_clocks_rx_user_delays_2_15='b0;
    io_ctrl_and_clocks_rx_user_weights_2_15_real='b1;
    io_ctrl_and_clocks_rx_user_weights_2_15_imag='b1;
    io_ctrl_and_clocks_rx_fine_delays_3='b0;
    io_ctrl_and_clocks_rx_user_delays_3_0='b0;
    io_ctrl_and_clocks_rx_user_weights_3_0_real='b1;
    io_ctrl_and_clocks_rx_user_weights_3_0_imag='b1;
    io_ctrl_and_clocks_rx_user_delays_3_1='b0;
    io_ctrl_and_clocks_rx_user_weights_3_1_real='b1;
    io_ctrl_and_clocks_rx_user_weights_3_1_imag='b1;
    io_ctrl_and_clocks_rx_user_delays_3_2='b0;
    io_ctrl_and_clocks_rx_user_weights_3_2_real='b1;
    io_ctrl_and_clocks_rx_user_weights_3_2_imag='b1;
    io_ctrl_and_clocks_rx_user_delays_3_3='b0;
    io_ctrl_and_clocks_rx_user_weights_3_3_real='b1;
    io_ctrl_and_clocks_rx_user_weights_3_3_imag='b1;
    io_ctrl_and_clocks_rx_user_delays_3_4='b0;
    io_ctrl_and_clocks_rx_user_weights_3_4_real='b1;
    io_ctrl_and_clocks_rx_user_weights_3_4_imag='b1;
    io_ctrl_and_clocks_rx_user_delays_3_5='b0;
    io_ctrl_and_clocks_rx_user_weights_3_5_real='b1;
    io_ctrl_and_clocks_rx_user_weights_3_5_imag='b1;
    io_ctrl_and_clocks_rx_user_delays_3_6='b0;
    io_ctrl_and_clocks_rx_user_weights_3_6_real='b1;
    io_ctrl_and_clocks_rx_user_weights_3_6_imag='b1;
    io_ctrl_and_clocks_rx_user_delays_3_7='b0;
    io_ctrl_and_clocks_rx_user_weights_3_7_real='b1;
    io_ctrl_and_clocks_rx_user_weights_3_7_imag='b1;
    io_ctrl_and_clocks_rx_user_delays_3_8='b0;
    io_ctrl_and_clocks_rx_user_weights_3_8_real='b1;
    io_ctrl_and_clocks_rx_user_weights_3_8_imag='b1;
    io_ctrl_and_clocks_rx_user_delays_3_9='b0;
    io_ctrl_and_clocks_rx_user_weights_3_9_real='b1;
    io_ctrl_and_clocks_rx_user_weights_3_9_imag='b1;
    io_ctrl_and_clocks_rx_user_delays_3_10='b0;
    io_ctrl_and_clocks_rx_user_weights_3_10_real='b1;
    io_ctrl_and_clocks_rx_user_weights_3_10_imag='b1;
    io_ctrl_and_clocks_rx_user_delays_3_11='b0;
    io_ctrl_and_clocks_rx_user_weights_3_11_real='b1;
    io_ctrl_and_clocks_rx_user_weights_3_11_imag='b1;
    io_ctrl_and_clocks_rx_user_delays_3_12='b0;
    io_ctrl_and_clocks_rx_user_weights_3_12_real='b1;
    io_ctrl_and_clocks_rx_user_weights_3_12_imag='b1;
    io_ctrl_and_clocks_rx_user_delays_3_13='b0;
    io_ctrl_and_clocks_rx_user_weights_3_13_real='b1;
    io_ctrl_and_clocks_rx_user_weights_3_13_imag='b1;
    io_ctrl_and_clocks_rx_user_delays_3_14='b0;
    io_ctrl_and_clocks_rx_user_weights_3_14_real='b1;
    io_ctrl_and_clocks_rx_user_weights_3_14_imag='b1;
    io_ctrl_and_clocks_rx_user_delays_3_15='b0;
    io_ctrl_and_clocks_rx_user_weights_3_15_real='b1;
    io_ctrl_and_clocks_rx_user_weights_3_15_imag='b1;
    io_ctrl_and_clocks_neighbour_delays_0_0='b0;
    io_ctrl_and_clocks_neighbour_delays_0_1='b0;
    io_ctrl_and_clocks_neighbour_delays_0_2='b0;
    io_ctrl_and_clocks_neighbour_delays_0_3='b0;
    io_ctrl_and_clocks_neighbour_delays_0_4='b0;
    io_ctrl_and_clocks_neighbour_delays_0_5='b0;
    io_ctrl_and_clocks_neighbour_delays_0_6='b0;
    io_ctrl_and_clocks_neighbour_delays_0_7='b0;
    io_ctrl_and_clocks_neighbour_delays_0_8='b0;
    io_ctrl_and_clocks_neighbour_delays_0_9='b0;
    io_ctrl_and_clocks_neighbour_delays_0_10='b0;
    io_ctrl_and_clocks_neighbour_delays_0_11='b0;
    io_ctrl_and_clocks_neighbour_delays_0_12='b0;
    io_ctrl_and_clocks_neighbour_delays_0_13='b0;
    io_ctrl_and_clocks_neighbour_delays_0_14='b0;
    io_ctrl_and_clocks_neighbour_delays_0_15='b0;
    io_ctrl_and_clocks_neighbour_delays_1_0='b0;
    io_ctrl_and_clocks_neighbour_delays_1_1='b0;
    io_ctrl_and_clocks_neighbour_delays_1_2='b0;
    io_ctrl_and_clocks_neighbour_delays_1_3='b0;
    io_ctrl_and_clocks_neighbour_delays_1_4='b0;
    io_ctrl_and_clocks_neighbour_delays_1_5='b0;
    io_ctrl_and_clocks_neighbour_delays_1_6='b0;
    io_ctrl_and_clocks_neighbour_delays_1_7='b0;
    io_ctrl_and_clocks_neighbour_delays_1_8='b0;
    io_ctrl_and_clocks_neighbour_delays_1_9='b0;
    io_ctrl_and_clocks_neighbour_delays_1_10='b0;
    io_ctrl_and_clocks_neighbour_delays_1_11='b0;
    io_ctrl_and_clocks_neighbour_delays_1_12='b0;
    io_ctrl_and_clocks_neighbour_delays_1_13='b0;
    io_ctrl_and_clocks_neighbour_delays_1_14='b0;
    io_ctrl_and_clocks_neighbour_delays_1_15='b0;
    io_ctrl_and_clocks_neighbour_delays_2_0='b0;
    io_ctrl_and_clocks_neighbour_delays_2_1='b0;
    io_ctrl_and_clocks_neighbour_delays_2_2='b0;
    io_ctrl_and_clocks_neighbour_delays_2_3='b0;
    io_ctrl_and_clocks_neighbour_delays_2_4='b0;
    io_ctrl_and_clocks_neighbour_delays_2_5='b0;
    io_ctrl_and_clocks_neighbour_delays_2_6='b0;
    io_ctrl_and_clocks_neighbour_delays_2_7='b0;
    io_ctrl_and_clocks_neighbour_delays_2_8='b0;
    io_ctrl_and_clocks_neighbour_delays_2_9='b0;
    io_ctrl_and_clocks_neighbour_delays_2_10='b0;
    io_ctrl_and_clocks_neighbour_delays_2_11='b0;
    io_ctrl_and_clocks_neighbour_delays_2_12='b0;
    io_ctrl_and_clocks_neighbour_delays_2_13='b0;
    io_ctrl_and_clocks_neighbour_delays_2_14='b0;
    io_ctrl_and_clocks_neighbour_delays_2_15='b0;
    io_ctrl_and_clocks_neighbour_delays_3_0='b0;
    io_ctrl_and_clocks_neighbour_delays_3_1='b0;
    io_ctrl_and_clocks_neighbour_delays_3_2='b0;
    io_ctrl_and_clocks_neighbour_delays_3_3='b0;
    io_ctrl_and_clocks_neighbour_delays_3_4='b0;
    io_ctrl_and_clocks_neighbour_delays_3_5='b0;
    io_ctrl_and_clocks_neighbour_delays_3_6='b0;
    io_ctrl_and_clocks_neighbour_delays_3_7='b0;
    io_ctrl_and_clocks_neighbour_delays_3_8='b0;
    io_ctrl_and_clocks_neighbour_delays_3_9='b0;
    io_ctrl_and_clocks_neighbour_delays_3_10='b0;
    io_ctrl_and_clocks_neighbour_delays_3_11='b0;
    io_ctrl_and_clocks_neighbour_delays_3_12='b0;
    io_ctrl_and_clocks_neighbour_delays_3_13='b0;
    io_ctrl_and_clocks_neighbour_delays_3_14='b0;
    io_ctrl_and_clocks_neighbour_delays_3_15='b0;
    io_ctrl_and_clocks_from_serdes_scan_0_valid='b1;
    io_ctrl_and_clocks_from_serdes_scan_0_bits_rxindex='b0;
    io_ctrl_and_clocks_from_dsp_scan_0_valid='b1;
    io_ctrl_and_clocks_from_dsp_scan_0_bits_rxindex='b0;
    io_ctrl_and_clocks_dsp_to_serdes_address_0='b0;
    io_ctrl_and_clocks_to_serdes_mode_0='b1;
    io_ctrl_and_clocks_from_serdes_scan_0_bits_data_0_udata_real='b0;
    io_ctrl_and_clocks_from_serdes_scan_0_bits_data_0_udata_imag='b0;
    io_ctrl_and_clocks_from_serdes_scan_0_bits_data_0_uindex='b0;
    io_ctrl_and_clocks_from_dsp_scan_0_bits_data_0_udata_real='b0;
    io_ctrl_and_clocks_from_dsp_scan_0_bits_data_0_udata_imag='b0;
    io_ctrl_and_clocks_from_dsp_scan_0_bits_data_0_uindex='b0;
    io_ctrl_and_clocks_from_serdes_scan_0_bits_data_1_udata_real='b0;
    io_ctrl_and_clocks_from_serdes_scan_0_bits_data_1_udata_imag='b0;
    io_ctrl_and_clocks_from_serdes_scan_0_bits_data_1_uindex='b0;
    io_ctrl_and_clocks_from_dsp_scan_0_bits_data_1_udata_real='b0;
    io_ctrl_and_clocks_from_dsp_scan_0_bits_data_1_udata_imag='b0;
    io_ctrl_and_clocks_from_dsp_scan_0_bits_data_1_uindex='b0;
    io_ctrl_and_clocks_from_serdes_scan_0_bits_data_2_udata_real='b0;
    io_ctrl_and_clocks_from_serdes_scan_0_bits_data_2_udata_imag='b0;
    io_ctrl_and_clocks_from_serdes_scan_0_bits_data_2_uindex='b0;
    io_ctrl_and_clocks_from_dsp_scan_0_bits_data_2_udata_real='b0;
    io_ctrl_and_clocks_from_dsp_scan_0_bits_data_2_udata_imag='b0;
    io_ctrl_and_clocks_from_dsp_scan_0_bits_data_2_uindex='b0;
    io_ctrl_and_clocks_from_serdes_scan_0_bits_data_3_udata_real='b0;
    io_ctrl_and_clocks_from_serdes_scan_0_bits_data_3_udata_imag='b0;
    io_ctrl_and_clocks_from_serdes_scan_0_bits_data_3_uindex='b0;
    io_ctrl_and_clocks_from_dsp_scan_0_bits_data_3_udata_real='b0;
    io_ctrl_and_clocks_from_dsp_scan_0_bits_data_3_udata_imag='b0;
    io_ctrl_and_clocks_from_dsp_scan_0_bits_data_3_uindex='b0;
    io_ctrl_and_clocks_from_serdes_scan_0_bits_data_4_udata_real='b0;
    io_ctrl_and_clocks_from_serdes_scan_0_bits_data_4_udata_imag='b0;
    io_ctrl_and_clocks_from_serdes_scan_0_bits_data_4_uindex='b0;
    io_ctrl_and_clocks_from_dsp_scan_0_bits_data_4_udata_real='b0;
    io_ctrl_and_clocks_from_dsp_scan_0_bits_data_4_udata_imag='b0;
    io_ctrl_and_clocks_from_dsp_scan_0_bits_data_4_uindex='b0;
    io_ctrl_and_clocks_from_serdes_scan_0_bits_data_5_udata_real='b0;
    io_ctrl_and_clocks_from_serdes_scan_0_bits_data_5_udata_imag='b0;
    io_ctrl_and_clocks_from_serdes_scan_0_bits_data_5_uindex='b0;
    io_ctrl_and_clocks_from_dsp_scan_0_bits_data_5_udata_real='b0;
    io_ctrl_and_clocks_from_dsp_scan_0_bits_data_5_udata_imag='b0;
    io_ctrl_and_clocks_from_dsp_scan_0_bits_data_5_uindex='b0;
    io_ctrl_and_clocks_from_serdes_scan_0_bits_data_6_udata_real='b0;
    io_ctrl_and_clocks_from_serdes_scan_0_bits_data_6_udata_imag='b0;
    io_ctrl_and_clocks_from_serdes_scan_0_bits_data_6_uindex='b0;
    io_ctrl_and_clocks_from_dsp_scan_0_bits_data_6_udata_real='b0;
    io_ctrl_and_clocks_from_dsp_scan_0_bits_data_6_udata_imag='b0;
    io_ctrl_and_clocks_from_dsp_scan_0_bits_data_6_uindex='b0;
    io_ctrl_and_clocks_from_serdes_scan_0_bits_data_7_udata_real='b0;
    io_ctrl_and_clocks_from_serdes_scan_0_bits_data_7_udata_imag='b0;
    io_ctrl_and_clocks_from_serdes_scan_0_bits_data_7_uindex='b0;
    io_ctrl_and_clocks_from_dsp_scan_0_bits_data_7_udata_real='b0;
    io_ctrl_and_clocks_from_dsp_scan_0_bits_data_7_udata_imag='b0;
    io_ctrl_and_clocks_from_dsp_scan_0_bits_data_7_uindex='b0;
    io_ctrl_and_clocks_from_serdes_scan_0_bits_data_8_udata_real='b0;
    io_ctrl_and_clocks_from_serdes_scan_0_bits_data_8_udata_imag='b0;
    io_ctrl_and_clocks_from_serdes_scan_0_bits_data_8_uindex='b0;
    io_ctrl_and_clocks_from_dsp_scan_0_bits_data_8_udata_real='b0;
    io_ctrl_and_clocks_from_dsp_scan_0_bits_data_8_udata_imag='b0;
    io_ctrl_and_clocks_from_dsp_scan_0_bits_data_8_uindex='b0;
    io_ctrl_and_clocks_from_serdes_scan_0_bits_data_9_udata_real='b0;
    io_ctrl_and_clocks_from_serdes_scan_0_bits_data_9_udata_imag='b0;
    io_ctrl_and_clocks_from_serdes_scan_0_bits_data_9_uindex='b0;
    io_ctrl_and_clocks_from_dsp_scan_0_bits_data_9_udata_real='b0;
    io_ctrl_and_clocks_from_dsp_scan_0_bits_data_9_udata_imag='b0;
    io_ctrl_and_clocks_from_dsp_scan_0_bits_data_9_uindex='b0;
    io_ctrl_and_clocks_from_serdes_scan_0_bits_data_10_udata_real='b0;
    io_ctrl_and_clocks_from_serdes_scan_0_bits_data_10_udata_imag='b0;
    io_ctrl_and_clocks_from_serdes_scan_0_bits_data_10_uindex='b0;
    io_ctrl_and_clocks_from_dsp_scan_0_bits_data_10_udata_real='b0;
    io_ctrl_and_clocks_from_dsp_scan_0_bits_data_10_udata_imag='b0;
    io_ctrl_and_clocks_from_dsp_scan_0_bits_data_10_uindex='b0;
    io_ctrl_and_clocks_from_serdes_scan_0_bits_data_11_udata_real='b0;
    io_ctrl_and_clocks_from_serdes_scan_0_bits_data_11_udata_imag='b0;
    io_ctrl_and_clocks_from_serdes_scan_0_bits_data_11_uindex='b0;
    io_ctrl_and_clocks_from_dsp_scan_0_bits_data_11_udata_real='b0;
    io_ctrl_and_clocks_from_dsp_scan_0_bits_data_11_udata_imag='b0;
    io_ctrl_and_clocks_from_dsp_scan_0_bits_data_11_uindex='b0;
    io_ctrl_and_clocks_from_serdes_scan_0_bits_data_12_udata_real='b0;
    io_ctrl_and_clocks_from_serdes_scan_0_bits_data_12_udata_imag='b0;
    io_ctrl_and_clocks_from_serdes_scan_0_bits_data_12_uindex='b0;
    io_ctrl_and_clocks_from_dsp_scan_0_bits_data_12_udata_real='b0;
    io_ctrl_and_clocks_from_dsp_scan_0_bits_data_12_udata_imag='b0;
    io_ctrl_and_clocks_from_dsp_scan_0_bits_data_12_uindex='b0;
    io_ctrl_and_clocks_from_serdes_scan_0_bits_data_13_udata_real='b0;
    io_ctrl_and_clocks_from_serdes_scan_0_bits_data_13_udata_imag='b0;
    io_ctrl_and_clocks_from_serdes_scan_0_bits_data_13_uindex='b0;
    io_ctrl_and_clocks_from_dsp_scan_0_bits_data_13_udata_real='b0;
    io_ctrl_and_clocks_from_dsp_scan_0_bits_data_13_udata_imag='b0;
    io_ctrl_and_clocks_from_dsp_scan_0_bits_data_13_uindex='b0;
    io_ctrl_and_clocks_from_serdes_scan_0_bits_data_14_udata_real='b0;
    io_ctrl_and_clocks_from_serdes_scan_0_bits_data_14_udata_imag='b0;
    io_ctrl_and_clocks_from_serdes_scan_0_bits_data_14_uindex='b0;
    io_ctrl_and_clocks_from_dsp_scan_0_bits_data_14_udata_real='b0;
    io_ctrl_and_clocks_from_dsp_scan_0_bits_data_14_udata_imag='b0;
    io_ctrl_and_clocks_from_dsp_scan_0_bits_data_14_uindex='b0;
    io_ctrl_and_clocks_from_serdes_scan_0_bits_data_15_udata_real='b0;
    io_ctrl_and_clocks_from_serdes_scan_0_bits_data_15_udata_imag='b0;
    io_ctrl_and_clocks_from_serdes_scan_0_bits_data_15_uindex='b0;
    io_ctrl_and_clocks_from_dsp_scan_0_bits_data_15_udata_real='b0;
    io_ctrl_and_clocks_from_dsp_scan_0_bits_data_15_udata_imag='b0;
    io_ctrl_and_clocks_from_dsp_scan_0_bits_data_15_uindex='b0;
    io_ctrl_and_clocks_from_serdes_scan_1_valid='b1;
    io_ctrl_and_clocks_from_serdes_scan_1_bits_rxindex='b0;
    io_ctrl_and_clocks_from_dsp_scan_1_valid='b1;
    io_ctrl_and_clocks_from_dsp_scan_1_bits_rxindex='b0;
    io_ctrl_and_clocks_dsp_to_serdes_address_1='b0;
    io_ctrl_and_clocks_to_serdes_mode_1='b1;
    io_ctrl_and_clocks_from_serdes_scan_1_bits_data_0_udata_real='b0;
    io_ctrl_and_clocks_from_serdes_scan_1_bits_data_0_udata_imag='b0;
    io_ctrl_and_clocks_from_serdes_scan_1_bits_data_0_uindex='b0;
    io_ctrl_and_clocks_from_dsp_scan_1_bits_data_0_udata_real='b0;
    io_ctrl_and_clocks_from_dsp_scan_1_bits_data_0_udata_imag='b0;
    io_ctrl_and_clocks_from_dsp_scan_1_bits_data_0_uindex='b0;
    io_ctrl_and_clocks_from_serdes_scan_1_bits_data_1_udata_real='b0;
    io_ctrl_and_clocks_from_serdes_scan_1_bits_data_1_udata_imag='b0;
    io_ctrl_and_clocks_from_serdes_scan_1_bits_data_1_uindex='b0;
    io_ctrl_and_clocks_from_dsp_scan_1_bits_data_1_udata_real='b0;
    io_ctrl_and_clocks_from_dsp_scan_1_bits_data_1_udata_imag='b0;
    io_ctrl_and_clocks_from_dsp_scan_1_bits_data_1_uindex='b0;
    io_ctrl_and_clocks_from_serdes_scan_1_bits_data_2_udata_real='b0;
    io_ctrl_and_clocks_from_serdes_scan_1_bits_data_2_udata_imag='b0;
    io_ctrl_and_clocks_from_serdes_scan_1_bits_data_2_uindex='b0;
    io_ctrl_and_clocks_from_dsp_scan_1_bits_data_2_udata_real='b0;
    io_ctrl_and_clocks_from_dsp_scan_1_bits_data_2_udata_imag='b0;
    io_ctrl_and_clocks_from_dsp_scan_1_bits_data_2_uindex='b0;
    io_ctrl_and_clocks_from_serdes_scan_1_bits_data_3_udata_real='b0;
    io_ctrl_and_clocks_from_serdes_scan_1_bits_data_3_udata_imag='b0;
    io_ctrl_and_clocks_from_serdes_scan_1_bits_data_3_uindex='b0;
    io_ctrl_and_clocks_from_dsp_scan_1_bits_data_3_udata_real='b0;
    io_ctrl_and_clocks_from_dsp_scan_1_bits_data_3_udata_imag='b0;
    io_ctrl_and_clocks_from_dsp_scan_1_bits_data_3_uindex='b0;
    io_ctrl_and_clocks_from_serdes_scan_1_bits_data_4_udata_real='b0;
    io_ctrl_and_clocks_from_serdes_scan_1_bits_data_4_udata_imag='b0;
    io_ctrl_and_clocks_from_serdes_scan_1_bits_data_4_uindex='b0;
    io_ctrl_and_clocks_from_dsp_scan_1_bits_data_4_udata_real='b0;
    io_ctrl_and_clocks_from_dsp_scan_1_bits_data_4_udata_imag='b0;
    io_ctrl_and_clocks_from_dsp_scan_1_bits_data_4_uindex='b0;
    io_ctrl_and_clocks_from_serdes_scan_1_bits_data_5_udata_real='b0;
    io_ctrl_and_clocks_from_serdes_scan_1_bits_data_5_udata_imag='b0;
    io_ctrl_and_clocks_from_serdes_scan_1_bits_data_5_uindex='b0;
    io_ctrl_and_clocks_from_dsp_scan_1_bits_data_5_udata_real='b0;
    io_ctrl_and_clocks_from_dsp_scan_1_bits_data_5_udata_imag='b0;
    io_ctrl_and_clocks_from_dsp_scan_1_bits_data_5_uindex='b0;
    io_ctrl_and_clocks_from_serdes_scan_1_bits_data_6_udata_real='b0;
    io_ctrl_and_clocks_from_serdes_scan_1_bits_data_6_udata_imag='b0;
    io_ctrl_and_clocks_from_serdes_scan_1_bits_data_6_uindex='b0;
    io_ctrl_and_clocks_from_dsp_scan_1_bits_data_6_udata_real='b0;
    io_ctrl_and_clocks_from_dsp_scan_1_bits_data_6_udata_imag='b0;
    io_ctrl_and_clocks_from_dsp_scan_1_bits_data_6_uindex='b0;
    io_ctrl_and_clocks_from_serdes_scan_1_bits_data_7_udata_real='b0;
    io_ctrl_and_clocks_from_serdes_scan_1_bits_data_7_udata_imag='b0;
    io_ctrl_and_clocks_from_serdes_scan_1_bits_data_7_uindex='b0;
    io_ctrl_and_clocks_from_dsp_scan_1_bits_data_7_udata_real='b0;
    io_ctrl_and_clocks_from_dsp_scan_1_bits_data_7_udata_imag='b0;
    io_ctrl_and_clocks_from_dsp_scan_1_bits_data_7_uindex='b0;
    io_ctrl_and_clocks_from_serdes_scan_1_bits_data_8_udata_real='b0;
    io_ctrl_and_clocks_from_serdes_scan_1_bits_data_8_udata_imag='b0;
    io_ctrl_and_clocks_from_serdes_scan_1_bits_data_8_uindex='b0;
    io_ctrl_and_clocks_from_dsp_scan_1_bits_data_8_udata_real='b0;
    io_ctrl_and_clocks_from_dsp_scan_1_bits_data_8_udata_imag='b0;
    io_ctrl_and_clocks_from_dsp_scan_1_bits_data_8_uindex='b0;
    io_ctrl_and_clocks_from_serdes_scan_1_bits_data_9_udata_real='b0;
    io_ctrl_and_clocks_from_serdes_scan_1_bits_data_9_udata_imag='b0;
    io_ctrl_and_clocks_from_serdes_scan_1_bits_data_9_uindex='b0;
    io_ctrl_and_clocks_from_dsp_scan_1_bits_data_9_udata_real='b0;
    io_ctrl_and_clocks_from_dsp_scan_1_bits_data_9_udata_imag='b0;
    io_ctrl_and_clocks_from_dsp_scan_1_bits_data_9_uindex='b0;
    io_ctrl_and_clocks_from_serdes_scan_1_bits_data_10_udata_real='b0;
    io_ctrl_and_clocks_from_serdes_scan_1_bits_data_10_udata_imag='b0;
    io_ctrl_and_clocks_from_serdes_scan_1_bits_data_10_uindex='b0;
    io_ctrl_and_clocks_from_dsp_scan_1_bits_data_10_udata_real='b0;
    io_ctrl_and_clocks_from_dsp_scan_1_bits_data_10_udata_imag='b0;
    io_ctrl_and_clocks_from_dsp_scan_1_bits_data_10_uindex='b0;
    io_ctrl_and_clocks_from_serdes_scan_1_bits_data_11_udata_real='b0;
    io_ctrl_and_clocks_from_serdes_scan_1_bits_data_11_udata_imag='b0;
    io_ctrl_and_clocks_from_serdes_scan_1_bits_data_11_uindex='b0;
    io_ctrl_and_clocks_from_dsp_scan_1_bits_data_11_udata_real='b0;
    io_ctrl_and_clocks_from_dsp_scan_1_bits_data_11_udata_imag='b0;
    io_ctrl_and_clocks_from_dsp_scan_1_bits_data_11_uindex='b0;
    io_ctrl_and_clocks_from_serdes_scan_1_bits_data_12_udata_real='b0;
    io_ctrl_and_clocks_from_serdes_scan_1_bits_data_12_udata_imag='b0;
    io_ctrl_and_clocks_from_serdes_scan_1_bits_data_12_uindex='b0;
    io_ctrl_and_clocks_from_dsp_scan_1_bits_data_12_udata_real='b0;
    io_ctrl_and_clocks_from_dsp_scan_1_bits_data_12_udata_imag='b0;
    io_ctrl_and_clocks_from_dsp_scan_1_bits_data_12_uindex='b0;
    io_ctrl_and_clocks_from_serdes_scan_1_bits_data_13_udata_real='b0;
    io_ctrl_and_clocks_from_serdes_scan_1_bits_data_13_udata_imag='b0;
    io_ctrl_and_clocks_from_serdes_scan_1_bits_data_13_uindex='b0;
    io_ctrl_and_clocks_from_dsp_scan_1_bits_data_13_udata_real='b0;
    io_ctrl_and_clocks_from_dsp_scan_1_bits_data_13_udata_imag='b0;
    io_ctrl_and_clocks_from_dsp_scan_1_bits_data_13_uindex='b0;
    io_ctrl_and_clocks_from_serdes_scan_1_bits_data_14_udata_real='b0;
    io_ctrl_and_clocks_from_serdes_scan_1_bits_data_14_udata_imag='b0;
    io_ctrl_and_clocks_from_serdes_scan_1_bits_data_14_uindex='b0;
    io_ctrl_and_clocks_from_dsp_scan_1_bits_data_14_udata_real='b0;
    io_ctrl_and_clocks_from_dsp_scan_1_bits_data_14_udata_imag='b0;
    io_ctrl_and_clocks_from_dsp_scan_1_bits_data_14_uindex='b0;
    io_ctrl_and_clocks_from_serdes_scan_1_bits_data_15_udata_real='b0;
    io_ctrl_and_clocks_from_serdes_scan_1_bits_data_15_udata_imag='b0;
    io_ctrl_and_clocks_from_serdes_scan_1_bits_data_15_uindex='b0;
    io_ctrl_and_clocks_from_dsp_scan_1_bits_data_15_udata_real='b0;
    io_ctrl_and_clocks_from_dsp_scan_1_bits_data_15_udata_imag='b0;
    io_ctrl_and_clocks_from_dsp_scan_1_bits_data_15_uindex='b0;
    io_ctrl_and_clocks_from_serdes_scan_2_valid='b1;
    io_ctrl_and_clocks_from_serdes_scan_2_bits_rxindex='b0;
    io_ctrl_and_clocks_from_dsp_scan_2_valid='b1;
    io_ctrl_and_clocks_from_dsp_scan_2_bits_rxindex='b0;
    io_ctrl_and_clocks_dsp_to_serdes_address_2='b0;
    io_ctrl_and_clocks_to_serdes_mode_2='b1;
    io_ctrl_and_clocks_from_serdes_scan_2_bits_data_0_udata_real='b0;
    io_ctrl_and_clocks_from_serdes_scan_2_bits_data_0_udata_imag='b0;
    io_ctrl_and_clocks_from_serdes_scan_2_bits_data_0_uindex='b0;
    io_ctrl_and_clocks_from_dsp_scan_2_bits_data_0_udata_real='b0;
    io_ctrl_and_clocks_from_dsp_scan_2_bits_data_0_udata_imag='b0;
    io_ctrl_and_clocks_from_dsp_scan_2_bits_data_0_uindex='b0;
    io_ctrl_and_clocks_from_serdes_scan_2_bits_data_1_udata_real='b0;
    io_ctrl_and_clocks_from_serdes_scan_2_bits_data_1_udata_imag='b0;
    io_ctrl_and_clocks_from_serdes_scan_2_bits_data_1_uindex='b0;
    io_ctrl_and_clocks_from_dsp_scan_2_bits_data_1_udata_real='b0;
    io_ctrl_and_clocks_from_dsp_scan_2_bits_data_1_udata_imag='b0;
    io_ctrl_and_clocks_from_dsp_scan_2_bits_data_1_uindex='b0;
    io_ctrl_and_clocks_from_serdes_scan_2_bits_data_2_udata_real='b0;
    io_ctrl_and_clocks_from_serdes_scan_2_bits_data_2_udata_imag='b0;
    io_ctrl_and_clocks_from_serdes_scan_2_bits_data_2_uindex='b0;
    io_ctrl_and_clocks_from_dsp_scan_2_bits_data_2_udata_real='b0;
    io_ctrl_and_clocks_from_dsp_scan_2_bits_data_2_udata_imag='b0;
    io_ctrl_and_clocks_from_dsp_scan_2_bits_data_2_uindex='b0;
    io_ctrl_and_clocks_from_serdes_scan_2_bits_data_3_udata_real='b0;
    io_ctrl_and_clocks_from_serdes_scan_2_bits_data_3_udata_imag='b0;
    io_ctrl_and_clocks_from_serdes_scan_2_bits_data_3_uindex='b0;
    io_ctrl_and_clocks_from_dsp_scan_2_bits_data_3_udata_real='b0;
    io_ctrl_and_clocks_from_dsp_scan_2_bits_data_3_udata_imag='b0;
    io_ctrl_and_clocks_from_dsp_scan_2_bits_data_3_uindex='b0;
    io_ctrl_and_clocks_from_serdes_scan_2_bits_data_4_udata_real='b0;
    io_ctrl_and_clocks_from_serdes_scan_2_bits_data_4_udata_imag='b0;
    io_ctrl_and_clocks_from_serdes_scan_2_bits_data_4_uindex='b0;
    io_ctrl_and_clocks_from_dsp_scan_2_bits_data_4_udata_real='b0;
    io_ctrl_and_clocks_from_dsp_scan_2_bits_data_4_udata_imag='b0;
    io_ctrl_and_clocks_from_dsp_scan_2_bits_data_4_uindex='b0;
    io_ctrl_and_clocks_from_serdes_scan_2_bits_data_5_udata_real='b0;
    io_ctrl_and_clocks_from_serdes_scan_2_bits_data_5_udata_imag='b0;
    io_ctrl_and_clocks_from_serdes_scan_2_bits_data_5_uindex='b0;
    io_ctrl_and_clocks_from_dsp_scan_2_bits_data_5_udata_real='b0;
    io_ctrl_and_clocks_from_dsp_scan_2_bits_data_5_udata_imag='b0;
    io_ctrl_and_clocks_from_dsp_scan_2_bits_data_5_uindex='b0;
    io_ctrl_and_clocks_from_serdes_scan_2_bits_data_6_udata_real='b0;
    io_ctrl_and_clocks_from_serdes_scan_2_bits_data_6_udata_imag='b0;
    io_ctrl_and_clocks_from_serdes_scan_2_bits_data_6_uindex='b0;
    io_ctrl_and_clocks_from_dsp_scan_2_bits_data_6_udata_real='b0;
    io_ctrl_and_clocks_from_dsp_scan_2_bits_data_6_udata_imag='b0;
    io_ctrl_and_clocks_from_dsp_scan_2_bits_data_6_uindex='b0;
    io_ctrl_and_clocks_from_serdes_scan_2_bits_data_7_udata_real='b0;
    io_ctrl_and_clocks_from_serdes_scan_2_bits_data_7_udata_imag='b0;
    io_ctrl_and_clocks_from_serdes_scan_2_bits_data_7_uindex='b0;
    io_ctrl_and_clocks_from_dsp_scan_2_bits_data_7_udata_real='b0;
    io_ctrl_and_clocks_from_dsp_scan_2_bits_data_7_udata_imag='b0;
    io_ctrl_and_clocks_from_dsp_scan_2_bits_data_7_uindex='b0;
    io_ctrl_and_clocks_from_serdes_scan_2_bits_data_8_udata_real='b0;
    io_ctrl_and_clocks_from_serdes_scan_2_bits_data_8_udata_imag='b0;
    io_ctrl_and_clocks_from_serdes_scan_2_bits_data_8_uindex='b0;
    io_ctrl_and_clocks_from_dsp_scan_2_bits_data_8_udata_real='b0;
    io_ctrl_and_clocks_from_dsp_scan_2_bits_data_8_udata_imag='b0;
    io_ctrl_and_clocks_from_dsp_scan_2_bits_data_8_uindex='b0;
    io_ctrl_and_clocks_from_serdes_scan_2_bits_data_9_udata_real='b0;
    io_ctrl_and_clocks_from_serdes_scan_2_bits_data_9_udata_imag='b0;
    io_ctrl_and_clocks_from_serdes_scan_2_bits_data_9_uindex='b0;
    io_ctrl_and_clocks_from_dsp_scan_2_bits_data_9_udata_real='b0;
    io_ctrl_and_clocks_from_dsp_scan_2_bits_data_9_udata_imag='b0;
    io_ctrl_and_clocks_from_dsp_scan_2_bits_data_9_uindex='b0;
    io_ctrl_and_clocks_from_serdes_scan_2_bits_data_10_udata_real='b0;
    io_ctrl_and_clocks_from_serdes_scan_2_bits_data_10_udata_imag='b0;
    io_ctrl_and_clocks_from_serdes_scan_2_bits_data_10_uindex='b0;
    io_ctrl_and_clocks_from_dsp_scan_2_bits_data_10_udata_real='b0;
    io_ctrl_and_clocks_from_dsp_scan_2_bits_data_10_udata_imag='b0;
    io_ctrl_and_clocks_from_dsp_scan_2_bits_data_10_uindex='b0;
    io_ctrl_and_clocks_from_serdes_scan_2_bits_data_11_udata_real='b0;
    io_ctrl_and_clocks_from_serdes_scan_2_bits_data_11_udata_imag='b0;
    io_ctrl_and_clocks_from_serdes_scan_2_bits_data_11_uindex='b0;
    io_ctrl_and_clocks_from_dsp_scan_2_bits_data_11_udata_real='b0;
    io_ctrl_and_clocks_from_dsp_scan_2_bits_data_11_udata_imag='b0;
    io_ctrl_and_clocks_from_dsp_scan_2_bits_data_11_uindex='b0;
    io_ctrl_and_clocks_from_serdes_scan_2_bits_data_12_udata_real='b0;
    io_ctrl_and_clocks_from_serdes_scan_2_bits_data_12_udata_imag='b0;
    io_ctrl_and_clocks_from_serdes_scan_2_bits_data_12_uindex='b0;
    io_ctrl_and_clocks_from_dsp_scan_2_bits_data_12_udata_real='b0;
    io_ctrl_and_clocks_from_dsp_scan_2_bits_data_12_udata_imag='b0;
    io_ctrl_and_clocks_from_dsp_scan_2_bits_data_12_uindex='b0;
    io_ctrl_and_clocks_from_serdes_scan_2_bits_data_13_udata_real='b0;
    io_ctrl_and_clocks_from_serdes_scan_2_bits_data_13_udata_imag='b0;
    io_ctrl_and_clocks_from_serdes_scan_2_bits_data_13_uindex='b0;
    io_ctrl_and_clocks_from_dsp_scan_2_bits_data_13_udata_real='b0;
    io_ctrl_and_clocks_from_dsp_scan_2_bits_data_13_udata_imag='b0;
    io_ctrl_and_clocks_from_dsp_scan_2_bits_data_13_uindex='b0;
    io_ctrl_and_clocks_from_serdes_scan_2_bits_data_14_udata_real='b0;
    io_ctrl_and_clocks_from_serdes_scan_2_bits_data_14_udata_imag='b0;
    io_ctrl_and_clocks_from_serdes_scan_2_bits_data_14_uindex='b0;
    io_ctrl_and_clocks_from_dsp_scan_2_bits_data_14_udata_real='b0;
    io_ctrl_and_clocks_from_dsp_scan_2_bits_data_14_udata_imag='b0;
    io_ctrl_and_clocks_from_dsp_scan_2_bits_data_14_uindex='b0;
    io_ctrl_and_clocks_from_serdes_scan_2_bits_data_15_udata_real='b0;
    io_ctrl_and_clocks_from_serdes_scan_2_bits_data_15_udata_imag='b0;
    io_ctrl_and_clocks_from_serdes_scan_2_bits_data_15_uindex='b0;
    io_ctrl_and_clocks_from_dsp_scan_2_bits_data_15_udata_real='b0;
    io_ctrl_and_clocks_from_dsp_scan_2_bits_data_15_udata_imag='b0;
    io_ctrl_and_clocks_from_dsp_scan_2_bits_data_15_uindex='b0;
    io_ctrl_and_clocks_from_serdes_scan_3_valid='b1;
    io_ctrl_and_clocks_from_serdes_scan_3_bits_rxindex='b0;
    io_ctrl_and_clocks_from_dsp_scan_3_valid='b1;
    io_ctrl_and_clocks_from_dsp_scan_3_bits_rxindex='b0;
    io_ctrl_and_clocks_dsp_to_serdes_address_3='b0;
    io_ctrl_and_clocks_to_serdes_mode_3='b1;
    io_ctrl_and_clocks_from_serdes_scan_3_bits_data_0_udata_real='b0;
    io_ctrl_and_clocks_from_serdes_scan_3_bits_data_0_udata_imag='b0;
    io_ctrl_and_clocks_from_serdes_scan_3_bits_data_0_uindex='b0;
    io_ctrl_and_clocks_from_dsp_scan_3_bits_data_0_udata_real='b0;
    io_ctrl_and_clocks_from_dsp_scan_3_bits_data_0_udata_imag='b0;
    io_ctrl_and_clocks_from_dsp_scan_3_bits_data_0_uindex='b0;
    io_ctrl_and_clocks_from_serdes_scan_3_bits_data_1_udata_real='b0;
    io_ctrl_and_clocks_from_serdes_scan_3_bits_data_1_udata_imag='b0;
    io_ctrl_and_clocks_from_serdes_scan_3_bits_data_1_uindex='b0;
    io_ctrl_and_clocks_from_dsp_scan_3_bits_data_1_udata_real='b0;
    io_ctrl_and_clocks_from_dsp_scan_3_bits_data_1_udata_imag='b0;
    io_ctrl_and_clocks_from_dsp_scan_3_bits_data_1_uindex='b0;
    io_ctrl_and_clocks_from_serdes_scan_3_bits_data_2_udata_real='b0;
    io_ctrl_and_clocks_from_serdes_scan_3_bits_data_2_udata_imag='b0;
    io_ctrl_and_clocks_from_serdes_scan_3_bits_data_2_uindex='b0;
    io_ctrl_and_clocks_from_dsp_scan_3_bits_data_2_udata_real='b0;
    io_ctrl_and_clocks_from_dsp_scan_3_bits_data_2_udata_imag='b0;
    io_ctrl_and_clocks_from_dsp_scan_3_bits_data_2_uindex='b0;
    io_ctrl_and_clocks_from_serdes_scan_3_bits_data_3_udata_real='b0;
    io_ctrl_and_clocks_from_serdes_scan_3_bits_data_3_udata_imag='b0;
    io_ctrl_and_clocks_from_serdes_scan_3_bits_data_3_uindex='b0;
    io_ctrl_and_clocks_from_dsp_scan_3_bits_data_3_udata_real='b0;
    io_ctrl_and_clocks_from_dsp_scan_3_bits_data_3_udata_imag='b0;
    io_ctrl_and_clocks_from_dsp_scan_3_bits_data_3_uindex='b0;
    io_ctrl_and_clocks_from_serdes_scan_3_bits_data_4_udata_real='b0;
    io_ctrl_and_clocks_from_serdes_scan_3_bits_data_4_udata_imag='b0;
    io_ctrl_and_clocks_from_serdes_scan_3_bits_data_4_uindex='b0;
    io_ctrl_and_clocks_from_dsp_scan_3_bits_data_4_udata_real='b0;
    io_ctrl_and_clocks_from_dsp_scan_3_bits_data_4_udata_imag='b0;
    io_ctrl_and_clocks_from_dsp_scan_3_bits_data_4_uindex='b0;
    io_ctrl_and_clocks_from_serdes_scan_3_bits_data_5_udata_real='b0;
    io_ctrl_and_clocks_from_serdes_scan_3_bits_data_5_udata_imag='b0;
    io_ctrl_and_clocks_from_serdes_scan_3_bits_data_5_uindex='b0;
    io_ctrl_and_clocks_from_dsp_scan_3_bits_data_5_udata_real='b0;
    io_ctrl_and_clocks_from_dsp_scan_3_bits_data_5_udata_imag='b0;
    io_ctrl_and_clocks_from_dsp_scan_3_bits_data_5_uindex='b0;
    io_ctrl_and_clocks_from_serdes_scan_3_bits_data_6_udata_real='b0;
    io_ctrl_and_clocks_from_serdes_scan_3_bits_data_6_udata_imag='b0;
    io_ctrl_and_clocks_from_serdes_scan_3_bits_data_6_uindex='b0;
    io_ctrl_and_clocks_from_dsp_scan_3_bits_data_6_udata_real='b0;
    io_ctrl_and_clocks_from_dsp_scan_3_bits_data_6_udata_imag='b0;
    io_ctrl_and_clocks_from_dsp_scan_3_bits_data_6_uindex='b0;
    io_ctrl_and_clocks_from_serdes_scan_3_bits_data_7_udata_real='b0;
    io_ctrl_and_clocks_from_serdes_scan_3_bits_data_7_udata_imag='b0;
    io_ctrl_and_clocks_from_serdes_scan_3_bits_data_7_uindex='b0;
    io_ctrl_and_clocks_from_dsp_scan_3_bits_data_7_udata_real='b0;
    io_ctrl_and_clocks_from_dsp_scan_3_bits_data_7_udata_imag='b0;
    io_ctrl_and_clocks_from_dsp_scan_3_bits_data_7_uindex='b0;
    io_ctrl_and_clocks_from_serdes_scan_3_bits_data_8_udata_real='b0;
    io_ctrl_and_clocks_from_serdes_scan_3_bits_data_8_udata_imag='b0;
    io_ctrl_and_clocks_from_serdes_scan_3_bits_data_8_uindex='b0;
    io_ctrl_and_clocks_from_dsp_scan_3_bits_data_8_udata_real='b0;
    io_ctrl_and_clocks_from_dsp_scan_3_bits_data_8_udata_imag='b0;
    io_ctrl_and_clocks_from_dsp_scan_3_bits_data_8_uindex='b0;
    io_ctrl_and_clocks_from_serdes_scan_3_bits_data_9_udata_real='b0;
    io_ctrl_and_clocks_from_serdes_scan_3_bits_data_9_udata_imag='b0;
    io_ctrl_and_clocks_from_serdes_scan_3_bits_data_9_uindex='b0;
    io_ctrl_and_clocks_from_dsp_scan_3_bits_data_9_udata_real='b0;
    io_ctrl_and_clocks_from_dsp_scan_3_bits_data_9_udata_imag='b0;
    io_ctrl_and_clocks_from_dsp_scan_3_bits_data_9_uindex='b0;
    io_ctrl_and_clocks_from_serdes_scan_3_bits_data_10_udata_real='b0;
    io_ctrl_and_clocks_from_serdes_scan_3_bits_data_10_udata_imag='b0;
    io_ctrl_and_clocks_from_serdes_scan_3_bits_data_10_uindex='b0;
    io_ctrl_and_clocks_from_dsp_scan_3_bits_data_10_udata_real='b0;
    io_ctrl_and_clocks_from_dsp_scan_3_bits_data_10_udata_imag='b0;
    io_ctrl_and_clocks_from_dsp_scan_3_bits_data_10_uindex='b0;
    io_ctrl_and_clocks_from_serdes_scan_3_bits_data_11_udata_real='b0;
    io_ctrl_and_clocks_from_serdes_scan_3_bits_data_11_udata_imag='b0;
    io_ctrl_and_clocks_from_serdes_scan_3_bits_data_11_uindex='b0;
    io_ctrl_and_clocks_from_dsp_scan_3_bits_data_11_udata_real='b0;
    io_ctrl_and_clocks_from_dsp_scan_3_bits_data_11_udata_imag='b0;
    io_ctrl_and_clocks_from_dsp_scan_3_bits_data_11_uindex='b0;
    io_ctrl_and_clocks_from_serdes_scan_3_bits_data_12_udata_real='b0;
    io_ctrl_and_clocks_from_serdes_scan_3_bits_data_12_udata_imag='b0;
    io_ctrl_and_clocks_from_serdes_scan_3_bits_data_12_uindex='b0;
    io_ctrl_and_clocks_from_dsp_scan_3_bits_data_12_udata_real='b0;
    io_ctrl_and_clocks_from_dsp_scan_3_bits_data_12_udata_imag='b0;
    io_ctrl_and_clocks_from_dsp_scan_3_bits_data_12_uindex='b0;
    io_ctrl_and_clocks_from_serdes_scan_3_bits_data_13_udata_real='b0;
    io_ctrl_and_clocks_from_serdes_scan_3_bits_data_13_udata_imag='b0;
    io_ctrl_and_clocks_from_serdes_scan_3_bits_data_13_uindex='b0;
    io_ctrl_and_clocks_from_dsp_scan_3_bits_data_13_udata_real='b0;
    io_ctrl_and_clocks_from_dsp_scan_3_bits_data_13_udata_imag='b0;
    io_ctrl_and_clocks_from_dsp_scan_3_bits_data_13_uindex='b0;
    io_ctrl_and_clocks_from_serdes_scan_3_bits_data_14_udata_real='b0;
    io_ctrl_and_clocks_from_serdes_scan_3_bits_data_14_udata_imag='b0;
    io_ctrl_and_clocks_from_serdes_scan_3_bits_data_14_uindex='b0;
    io_ctrl_and_clocks_from_dsp_scan_3_bits_data_14_udata_real='b0;
    io_ctrl_and_clocks_from_dsp_scan_3_bits_data_14_udata_imag='b0;
    io_ctrl_and_clocks_from_dsp_scan_3_bits_data_14_uindex='b0;
    io_ctrl_and_clocks_from_serdes_scan_3_bits_data_15_udata_real='b0;
    io_ctrl_and_clocks_from_serdes_scan_3_bits_data_15_udata_imag='b0;
    io_ctrl_and_clocks_from_serdes_scan_3_bits_data_15_uindex='b0;
    io_ctrl_and_clocks_from_dsp_scan_3_bits_data_15_udata_real='b0;
    io_ctrl_and_clocks_from_dsp_scan_3_bits_data_15_udata_imag='b0;
    io_ctrl_and_clocks_from_dsp_scan_3_bits_data_15_uindex='b0;
    io_ctrl_and_clocks_serdestest_scan_write_value_data_0_udata_real='b0;
    io_ctrl_and_clocks_serdestest_scan_write_value_data_0_udata_imag='b0;
    io_ctrl_and_clocks_serdestest_scan_write_value_data_0_uindex='b0;
    io_ctrl_and_clocks_serdestest_scan_write_value_data_1_udata_real='b0;
    io_ctrl_and_clocks_serdestest_scan_write_value_data_1_udata_imag='b0;
    io_ctrl_and_clocks_serdestest_scan_write_value_data_1_uindex='b0;
    io_ctrl_and_clocks_serdestest_scan_write_value_data_2_udata_real='b0;
    io_ctrl_and_clocks_serdestest_scan_write_value_data_2_udata_imag='b0;
    io_ctrl_and_clocks_serdestest_scan_write_value_data_2_uindex='b0;
    io_ctrl_and_clocks_serdestest_scan_write_value_data_3_udata_real='b0;
    io_ctrl_and_clocks_serdestest_scan_write_value_data_3_udata_imag='b0;
    io_ctrl_and_clocks_serdestest_scan_write_value_data_3_uindex='b0;
    io_ctrl_and_clocks_serdestest_scan_write_value_data_4_udata_real='b0;
    io_ctrl_and_clocks_serdestest_scan_write_value_data_4_udata_imag='b0;
    io_ctrl_and_clocks_serdestest_scan_write_value_data_4_uindex='b0;
    io_ctrl_and_clocks_serdestest_scan_write_value_data_5_udata_real='b0;
    io_ctrl_and_clocks_serdestest_scan_write_value_data_5_udata_imag='b0;
    io_ctrl_and_clocks_serdestest_scan_write_value_data_5_uindex='b0;
    io_ctrl_and_clocks_serdestest_scan_write_value_data_6_udata_real='b0;
    io_ctrl_and_clocks_serdestest_scan_write_value_data_6_udata_imag='b0;
    io_ctrl_and_clocks_serdestest_scan_write_value_data_6_uindex='b0;
    io_ctrl_and_clocks_serdestest_scan_write_value_data_7_udata_real='b0;
    io_ctrl_and_clocks_serdestest_scan_write_value_data_7_udata_imag='b0;
    io_ctrl_and_clocks_serdestest_scan_write_value_data_7_uindex='b0;
    io_ctrl_and_clocks_serdestest_scan_write_value_data_8_udata_real='b0;
    io_ctrl_and_clocks_serdestest_scan_write_value_data_8_udata_imag='b0;
    io_ctrl_and_clocks_serdestest_scan_write_value_data_8_uindex='b0;
    io_ctrl_and_clocks_serdestest_scan_write_value_data_9_udata_real='b0;
    io_ctrl_and_clocks_serdestest_scan_write_value_data_9_udata_imag='b0;
    io_ctrl_and_clocks_serdestest_scan_write_value_data_9_uindex='b0;
    io_ctrl_and_clocks_serdestest_scan_write_value_data_10_udata_real='b0;
    io_ctrl_and_clocks_serdestest_scan_write_value_data_10_udata_imag='b0;
    io_ctrl_and_clocks_serdestest_scan_write_value_data_10_uindex='b0;
    io_ctrl_and_clocks_serdestest_scan_write_value_data_11_udata_real='b0;
    io_ctrl_and_clocks_serdestest_scan_write_value_data_11_udata_imag='b0;
    io_ctrl_and_clocks_serdestest_scan_write_value_data_11_uindex='b0;
    io_ctrl_and_clocks_serdestest_scan_write_value_data_12_udata_real='b0;
    io_ctrl_and_clocks_serdestest_scan_write_value_data_12_udata_imag='b0;
    io_ctrl_and_clocks_serdestest_scan_write_value_data_12_uindex='b0;
    io_ctrl_and_clocks_serdestest_scan_write_value_data_13_udata_real='b0;
    io_ctrl_and_clocks_serdestest_scan_write_value_data_13_udata_imag='b0;
    io_ctrl_and_clocks_serdestest_scan_write_value_data_13_uindex='b0;
    io_ctrl_and_clocks_serdestest_scan_write_value_data_14_udata_real='b0;
    io_ctrl_and_clocks_serdestest_scan_write_value_data_14_udata_imag='b0;
    io_ctrl_and_clocks_serdestest_scan_write_value_data_14_uindex='b0;
    io_ctrl_and_clocks_serdestest_scan_write_value_data_15_udata_real='b0;
    io_ctrl_and_clocks_serdestest_scan_write_value_data_15_udata_imag='b0;
    io_ctrl_and_clocks_serdestest_scan_write_value_data_15_uindex='b0;
    io_ctrl_and_clocks_serdes_to_dsp_address_0='b0;
    io_ctrl_and_clocks_to_dsp_mode_0='b1;
    io_ctrl_and_clocks_serdes_to_dsp_address_1='b0;
    io_ctrl_and_clocks_to_dsp_mode_1='b1;
    io_ctrl_and_clocks_serdes_to_dsp_address_2='b0;
    io_ctrl_and_clocks_to_dsp_mode_2='b1;
    io_ctrl_and_clocks_serdes_to_dsp_address_3='b0;
    io_ctrl_and_clocks_to_dsp_mode_3='b1;
    io_ctrl_and_clocks_serdes_to_dsp_address_4='b0;
    io_ctrl_and_clocks_to_dsp_mode_4='b1;
    io_ctrl_and_clocks_serdes_to_dsp_address_5='b0;
    io_ctrl_and_clocks_to_dsp_mode_5='b1;
    io_ctrl_and_clocks_serdestest_scan_write_mode='b0;
    io_ctrl_and_clocks_serdestest_scan_write_address='b0;
    io_ctrl_and_clocks_serdestest_scan_write_value_rxindex='b0;
    io_ctrl_and_clocks_serdestest_scan_write_en='b0;
    io_ctrl_and_clocks_serdestest_scan_read_mode='b0;
    io_ctrl_and_clocks_serdestest_scan_read_address='b0;
    io_ctrl_and_clocks_serdestest_scan_read_en='b0;

    #(RESET_TIME)
    initdone=0;
    txdone=0;
    rxdone=0;
    reset_clock_div=0;
    io_ctrl_and_clocks_tx_reset_clkdiv=0;
    io_ctrl_and_clocks_rx_reset_clkdiv=0;
    lane_refclk_reset=0;
    io_ctrl_and_clocks_reset_dacfifo=0;
    io_ctrl_and_clocks_reset_outfifo=0;
    io_ctrl_and_clocks_reset_infifo=0;
    #(2*RESET_TIME)
    reset=0;
    #(16*RESET_TIME)
    reset_loop=0;
    io_ctrl_and_clocks_reset_adcfifo=0;
    memaddrcount=0;
//Init the LUT
    
    while (memaddrcount<2**9) begin
       //This is really controlled by Scan, but we do not have scan model 
       @(posedge clkp8n) 
       io_ctrl_and_clocks_dac_lut_write_en_0<=1;
       io_ctrl_and_clocks_dac_lut_write_en_1<=1;
       io_ctrl_and_clocks_dac_lut_write_en_2<=1;
       io_ctrl_and_clocks_dac_lut_write_en_3<=1;
       io_ctrl_and_clocks_dac_lut_write_addr_0<=memaddrcount;
       io_ctrl_and_clocks_dac_lut_write_addr_1<=memaddrcount;
       io_ctrl_and_clocks_dac_lut_write_addr_2<=memaddrcount;
       io_ctrl_and_clocks_dac_lut_write_addr_3<=memaddrcount;
       io_ctrl_and_clocks_adc_lut_write_en<=1;
       io_ctrl_and_clocks_adc_lut_write_addr<=memaddrcount;
       if (memaddrcount < 2**8) begin
          io_ctrl_and_clocks_dac_lut_write_vals_0_real<=memaddrcount+2**8; 
          io_ctrl_and_clocks_dac_lut_write_vals_1_real<=memaddrcount+2**8;
          io_ctrl_and_clocks_dac_lut_write_vals_2_real<=memaddrcount+2**8;
          io_ctrl_and_clocks_dac_lut_write_vals_3_real<=memaddrcount+2**8;
          io_ctrl_and_clocks_dac_lut_write_vals_0_imag<=memaddrcount+2**8; 
          io_ctrl_and_clocks_dac_lut_write_vals_1_imag<=memaddrcount+2**8;
          io_ctrl_and_clocks_dac_lut_write_vals_2_imag<=memaddrcount+2**8;
          io_ctrl_and_clocks_dac_lut_write_vals_3_imag<=memaddrcount+2**8;
       end

       else begin
          io_ctrl_and_clocks_dac_lut_write_vals_0_real<=memaddrcount-2**8; 
          io_ctrl_and_clocks_dac_lut_write_vals_1_real<=memaddrcount-2**8;
          io_ctrl_and_clocks_dac_lut_write_vals_2_real<=memaddrcount-2**8;
          io_ctrl_and_clocks_dac_lut_write_vals_3_real<=memaddrcount-2**8;
          io_ctrl_and_clocks_dac_lut_write_vals_0_imag<=memaddrcount-2**8; 
          io_ctrl_and_clocks_dac_lut_write_vals_1_imag<=memaddrcount-2**8;
          io_ctrl_and_clocks_dac_lut_write_vals_2_imag<=memaddrcount-2**8;
          io_ctrl_and_clocks_dac_lut_write_vals_3_imag<=memaddrcount-2**8;
        end  
       //ADC ctrl_and_clocks_LUT
       io_ctrl_and_clocks_adc_lut_write_en<=1;
       io_ctrl_and_clocks_adc_lut_write_addr<=memaddrcount;
       io_ctrl_and_clocks_adc_lut_write_vals_0_real<=memaddrcount; 
       io_ctrl_and_clocks_adc_lut_write_vals_1_real<=memaddrcount;
       io_ctrl_and_clocks_adc_lut_write_vals_2_real<=memaddrcount;
       io_ctrl_and_clocks_adc_lut_write_vals_3_real<=memaddrcount;
       io_ctrl_and_clocks_adc_lut_write_vals_0_imag<=memaddrcount; 
       io_ctrl_and_clocks_adc_lut_write_vals_1_imag<=memaddrcount;
       io_ctrl_and_clocks_adc_lut_write_vals_2_imag<=memaddrcount;
       io_ctrl_and_clocks_adc_lut_write_vals_3_imag<=memaddrcount;
       @(posedge clkp8n) 
       memaddrcount=memaddrcount+1;
       io_ctrl_and_clocks_dac_lut_write_en_0<=0;
       io_ctrl_and_clocks_dac_lut_write_en_1<=0;
       io_ctrl_and_clocks_dac_lut_write_en_2<=0;
       io_ctrl_and_clocks_dac_lut_write_en_3<=0;
       io_ctrl_and_clocks_adc_lut_write_en<=0;
    end
    io_ctrl_and_clocks_adc_lut_reset<=0;
    initdone<=1;
    fork
     //status_io_lanes_rx=$fgets(dummyline,f_io_lanes_rx);
     while (!$feof(f_io_lanes_rx)) begin
             txdone<=0;
             //Lane output fifo is read by the symrate clock
             @(posedge io_lanes_rx_deq_clock )
             status_io_lanes_rx=$fscanf(f_io_lanes_rx, "%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\n",
            io_lanes_rx_0_bits_data_0_udata_real,
            io_lanes_rx_0_bits_data_0_udata_imag,
            io_lanes_rx_0_bits_data_1_udata_real,
            io_lanes_rx_0_bits_data_1_udata_imag,
            io_lanes_rx_0_bits_data_2_udata_real,
            io_lanes_rx_0_bits_data_2_udata_imag,
            io_lanes_rx_0_bits_data_3_udata_real,
            io_lanes_rx_0_bits_data_3_udata_imag,
            io_lanes_rx_0_bits_data_4_udata_real,
            io_lanes_rx_0_bits_data_4_udata_imag,
            io_lanes_rx_0_bits_data_5_udata_real,
            io_lanes_rx_0_bits_data_5_udata_imag,
            io_lanes_rx_0_bits_data_6_udata_real,
            io_lanes_rx_0_bits_data_6_udata_imag,
            io_lanes_rx_0_bits_data_7_udata_real,
            io_lanes_rx_0_bits_data_7_udata_imag,
            io_lanes_rx_0_bits_data_8_udata_real,
            io_lanes_rx_0_bits_data_8_udata_imag,
            io_lanes_rx_0_bits_data_9_udata_real,
            io_lanes_rx_0_bits_data_9_udata_imag,
            io_lanes_rx_0_bits_data_10_udata_real,
            io_lanes_rx_0_bits_data_10_udata_imag,
            io_lanes_rx_0_bits_data_11_udata_real,
            io_lanes_rx_0_bits_data_11_udata_imag,
            io_lanes_rx_0_bits_data_12_udata_real,
            io_lanes_rx_0_bits_data_12_udata_imag,
            io_lanes_rx_0_bits_data_13_udata_real,
            io_lanes_rx_0_bits_data_13_udata_imag,
            io_lanes_rx_0_bits_data_14_udata_real,
            io_lanes_rx_0_bits_data_14_udata_imag,
            io_lanes_rx_0_bits_data_15_udata_real,
            io_lanes_rx_0_bits_data_15_udata_imag,
            io_lanes_rx_1_bits_data_0_udata_real,
            io_lanes_rx_1_bits_data_0_udata_imag,
            io_lanes_rx_1_bits_data_1_udata_real,
            io_lanes_rx_1_bits_data_1_udata_imag,
            io_lanes_rx_1_bits_data_2_udata_real,
            io_lanes_rx_1_bits_data_2_udata_imag,
            io_lanes_rx_1_bits_data_3_udata_real,
            io_lanes_rx_1_bits_data_3_udata_imag,
            io_lanes_rx_1_bits_data_4_udata_real,
            io_lanes_rx_1_bits_data_4_udata_imag,
            io_lanes_rx_1_bits_data_5_udata_real,
            io_lanes_rx_1_bits_data_5_udata_imag,
            io_lanes_rx_1_bits_data_6_udata_real,
            io_lanes_rx_1_bits_data_6_udata_imag,
            io_lanes_rx_1_bits_data_7_udata_real,
            io_lanes_rx_1_bits_data_7_udata_imag,
            io_lanes_rx_1_bits_data_8_udata_real,
            io_lanes_rx_1_bits_data_8_udata_imag,
            io_lanes_rx_1_bits_data_9_udata_real,
            io_lanes_rx_1_bits_data_9_udata_imag,
            io_lanes_rx_1_bits_data_10_udata_real,
            io_lanes_rx_1_bits_data_10_udata_imag,
            io_lanes_rx_1_bits_data_11_udata_real,
            io_lanes_rx_1_bits_data_11_udata_imag,
            io_lanes_rx_1_bits_data_12_udata_real,
            io_lanes_rx_1_bits_data_12_udata_imag,
            io_lanes_rx_1_bits_data_13_udata_real,
            io_lanes_rx_1_bits_data_13_udata_imag,
            io_lanes_rx_1_bits_data_14_udata_real,
            io_lanes_rx_1_bits_data_14_udata_imag,
            io_lanes_rx_1_bits_data_15_udata_real,
            io_lanes_rx_1_bits_data_15_udata_imag);
            txdone<=1;
        end
                              //status_io_lanes_rx=$fgets(dummyline,f_io_iptr_A);
        while (!$feof(f_io_iptr_A)) begin
            rxdone<=0;
            @(posedge io_ctrl_and_clocks_adc_clocks_0 )
            status_io_iptr_A=$fscanf(f_io_iptr_A, "%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\n",
            io_iptr_A_0_real,
            io_iptr_A_0_imag,
            io_iptr_A_1_real,
            io_iptr_A_1_imag,
            io_iptr_A_2_real,
            io_iptr_A_2_imag,
            io_iptr_A_3_real,
            io_iptr_A_3_imag);
           rxdone<=1;
        end
                        
    join
    //Close the io_files
    $fclose(f_io_iptr_A);
    $fclose(f_io_Z);
    $fclose(f_io_lanes_rx);
    $fclose(f_io_lanes_tx);

    $finish;
end
endmodule