// Seed: 2341488480
`default_nettype id_4 `default_nettype id_1 `timescale 1ps / 1ps
module module_0 (
    output id_0,
    input id_1,
    input logic id_2,
    input logic id_3,
    output logic id_4
);
  always @(negedge id_1) id_0 = 1;
  logic id_5;
  type_11 id_6 (
      .id_0(1),
      .id_1(id_3),
      .id_2(~id_0 < id_3)
  );
endmodule
