module Guess(clk,,,,,,,);
	input clk; 
	input [3:0] Swï¼›
	input rst_n;
	input confirm;
	input Ge_Wei;
	input Shi_Wei;
	
	output reg [7:0] led;
	output reg [8:0] seg_led1;
	output reg [8:0] seg_led2; 
	output reg led11;
	output reg led12;
	output reg led13;
	output reg led21;
	output reg led22;
	output reg led23;
	
	
	
	
	
	
	
	
	
	
	
	
	
	
endmodule