--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml seg.twx seg.ncd -o seg.twr seg.pcf -ucf spartan.ucf

Design file:              seg.ncd
Physical constraint file: seg.pcf
Device,package,speed:     xc3s400,pq208,-4 (PRODUCTION 1.39 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
ain<0>      |    1.688(R)|    0.125(R)|clk_BUFGP         |   0.000|
ain<1>      |    1.264(R)|    0.463(R)|clk_BUFGP         |   0.000|
ain<2>      |    2.035(R)|   -0.153(R)|clk_BUFGP         |   0.000|
ain<3>      |    1.433(R)|    0.328(R)|clk_BUFGP         |   0.000|
ain<4>      |    1.052(R)|    0.634(R)|clk_BUFGP         |   0.000|
ain<5>      |    2.711(R)|   -0.694(R)|clk_BUFGP         |   0.000|
ain<6>      |    2.141(R)|   -0.237(R)|clk_BUFGP         |   0.000|
ain<7>      |    1.882(R)|   -0.031(R)|clk_BUFGP         |   0.000|
go          |    6.219(R)|   -0.866(R)|clk_BUFGP         |   0.000|
            |    4.741(F)|   -1.701(F)|clk_BUFGP         |   0.000|
pin<0>      |    2.935(R)|   -0.770(R)|clk_BUFGP         |   0.000|
pin<1>      |    2.911(R)|   -0.623(R)|clk_BUFGP         |   0.000|
pin<2>      |    4.536(R)|   -2.159(R)|clk_BUFGP         |   0.000|
pin<3>      |    4.820(R)|   -2.387(R)|clk_BUFGP         |   0.000|
pin<4>      |    4.980(R)|   -2.514(R)|clk_BUFGP         |   0.000|
pin<5>      |    4.659(R)|   -2.257(R)|clk_BUFGP         |   0.000|
pin<6>      |    4.055(R)|   -1.775(R)|clk_BUFGP         |   0.000|
pin<7>      |   14.604(R)|   -1.933(R)|clk_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
done        |   10.493(F)|clk_BUFGP         |   0.000|
osegm<0>    |   10.147(R)|clk_BUFGP         |   0.000|
osegm<1>    |   10.164(R)|clk_BUFGP         |   0.000|
osegm<2>    |   10.159(R)|clk_BUFGP         |   0.000|
osegm<3>    |    9.741(R)|clk_BUFGP         |   0.000|
osegm<4>    |   10.257(R)|clk_BUFGP         |   0.000|
osegm<5>    |    9.965(R)|clk_BUFGP         |   0.000|
osegm<6>    |   10.059(R)|clk_BUFGP         |   0.000|
p<0>        |   11.741(R)|clk_BUFGP         |   0.000|
p<1>        |   12.352(R)|clk_BUFGP         |   0.000|
p<2>        |   12.804(R)|clk_BUFGP         |   0.000|
p<3>        |   13.020(R)|clk_BUFGP         |   0.000|
p<4>        |   14.254(R)|clk_BUFGP         |   0.000|
p<5>        |   14.366(R)|clk_BUFGP         |   0.000|
p<6>        |   13.525(R)|clk_BUFGP         |   0.000|
p<7>        |   13.213(R)|clk_BUFGP         |   0.000|
p<8>        |   13.376(R)|clk_BUFGP         |   0.000|
p<9>        |   13.623(R)|clk_BUFGP         |   0.000|
p<10>       |   13.172(R)|clk_BUFGP         |   0.000|
p<11>       |   13.596(R)|clk_BUFGP         |   0.000|
p<12>       |   13.533(R)|clk_BUFGP         |   0.000|
p<13>       |   13.577(R)|clk_BUFGP         |   0.000|
p<14>       |   13.430(R)|clk_BUFGP         |   0.000|
p<15>       |   14.206(R)|clk_BUFGP         |   0.000|
segen<0>    |   10.597(R)|clk_BUFGP         |   0.000|
segen<1>    |   10.400(R)|clk_BUFGP         |   0.000|
segen<2>    |   10.055(R)|clk_BUFGP         |   0.000|
segen<3>    |   10.182(R)|clk_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   14.037|    5.188|    4.638|    2.051|
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
pin<7>         |p<0>           |   12.360|
pin<7>         |p<1>           |   12.971|
pin<7>         |p<2>           |   13.423|
pin<7>         |p<3>           |   13.272|
pin<7>         |p<4>           |   14.281|
pin<7>         |p<5>           |   14.393|
pin<7>         |p<6>           |   13.552|
pin<7>         |p<7>           |   13.240|
pin<7>         |p<8>           |   13.403|
pin<7>         |p<9>           |   13.650|
pin<7>         |p<10>          |   13.180|
pin<7>         |p<11>          |   13.604|
pin<7>         |p<12>          |   13.521|
pin<7>         |p<13>          |   13.565|
pin<7>         |p<14>          |   13.418|
pin<7>         |p<15>          |   14.194|
---------------+---------------+---------+


Analysis completed Fri Aug 25 16:00:55 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 147 MB



