Analysis & Synthesis report for kalkulator
Tue Dec 05 06:01:13 2023
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. State Machine - |kalkulator|Pangkat:pangkat_coy|Multiplication:multiply|AdderSubtractor_M:AddSub|adderFSM:AdderFSMBlok|state
  9. State Machine - |kalkulator|Pangkat:pangkat_coy|Multiplication:multiply|AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor|state
 10. State Machine - |kalkulator|Pangkat:pangkat_coy|Multiplication:multiply|FSM_Multi:control|cState
 11. State Machine - |kalkulator|Pangkat:pangkat_coy|FSM_Pangkat:fsmPangkat|nstate
 12. State Machine - |kalkulator|Pangkat:pangkat_coy|FSM_Pangkat:fsmPangkat|cstate
 13. State Machine - |kalkulator|Multiplication:perkalian|AdderSubtractor_M:AddSub|adderFSM:AdderFSMBlok|state
 14. State Machine - |kalkulator|Multiplication:perkalian|AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor|state
 15. State Machine - |kalkulator|Multiplication:perkalian|FSM_Multi:control|cState
 16. State Machine - |kalkulator|FPB:FPBB|AdderSubtractor:Subtractor|adderFSM:AdderFSMBlok|state
 17. State Machine - |kalkulator|FPB:FPBB|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor|state
 18. State Machine - |kalkulator|FPB:FPBB|fsm_fpb:Control|cstate
 19. State Machine - |kalkulator|divider:pembagian|AdderSubtractor:negatif|adderFSM:AdderFSMBlok|state
 20. State Machine - |kalkulator|divider:pembagian|AdderSubtractor:negatif|FSM:FSM_AdderSubtractor|state
 21. State Machine - |kalkulator|divider:pembagian|AdderSubtractor:Subtractor|adderFSM:AdderFSMBlok|state
 22. State Machine - |kalkulator|divider:pembagian|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor|state
 23. State Machine - |kalkulator|divider:pembagian|dividerfsm:FSMDivider|cState
 24. State Machine - |kalkulator|AdderSubtractor:addersubs|adderFSM:AdderFSMBlok|state
 25. State Machine - |kalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor|state
 26. User-Specified and Inferred Latches
 27. Registers Removed During Synthesis
 28. General Register Statistics
 29. Multiplexer Restructuring Statistics (Restructuring Performed)
 30. Parameter Settings for User Entity Instance: Top-level Entity: |kalkulator
 31. Parameter Settings for User Entity Instance: AdderSubtractor:addersubs
 32. Parameter Settings for User Entity Instance: AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor
 33. Parameter Settings for User Entity Instance: AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor|mux21:OUTP
 34. Parameter Settings for User Entity Instance: AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor|mux21:OUTQ
 35. Parameter Settings for User Entity Instance: AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor|S2Comp:COMP_P
 36. Parameter Settings for User Entity Instance: AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor|S2Comp:COMP_Q
 37. Parameter Settings for User Entity Instance: AdderSubtractor:addersubs|adderFSM:AdderFSMBlok
 38. Parameter Settings for User Entity Instance: AdderSubtractor:addersubs|adderFSM:AdderFSMBlok|RegisterSerial:RegA
 39. Parameter Settings for User Entity Instance: AdderSubtractor:addersubs|adderFSM:AdderFSMBlok|RegisterSerial:RegB
 40. Parameter Settings for User Entity Instance: AdderSubtractor:addersubs|adderFSM:AdderFSMBlok|RegisterSerial:RegS
 41. Parameter Settings for User Entity Instance: divider:pembagian
 42. Parameter Settings for User Entity Instance: divider:pembagian|dividerfsm:FSMDivider
 43. Parameter Settings for User Entity Instance: divider:pembagian|signed_transfer:unsigned_P
 44. Parameter Settings for User Entity Instance: divider:pembagian|signed_transfer:unsigned_Q
 45. Parameter Settings for User Entity Instance: divider:pembagian|get_Signed:get_signed_p
 46. Parameter Settings for User Entity Instance: divider:pembagian|get_Signed:get_signed_q
 47. Parameter Settings for User Entity Instance: divider:pembagian|ParalelRegister:RegisterP
 48. Parameter Settings for User Entity Instance: divider:pembagian|ParalelRegister:RegisterQ
 49. Parameter Settings for User Entity Instance: divider:pembagian|func_R:transferPtoR
 50. Parameter Settings for User Entity Instance: divider:pembagian|func_S:transferQtoS
 51. Parameter Settings for User Entity Instance: divider:pembagian|func_R:transfershif
 52. Parameter Settings for User Entity Instance: divider:pembagian|mux21:RInputSelector
 53. Parameter Settings for User Entity Instance: divider:pembagian|ParalelRegister:RegisterR
 54. Parameter Settings for User Entity Instance: divider:pembagian|ParalelRegister:RegisterM
 55. Parameter Settings for User Entity Instance: divider:pembagian|transfer_m:transfer_modulo
 56. Parameter Settings for User Entity Instance: divider:pembagian|RegisterSerial:RegisterSerialS
 57. Parameter Settings for User Entity Instance: divider:pembagian|comparatorreal:ComparatorRS
 58. Parameter Settings for User Entity Instance: divider:pembagian|RegisterSerialkekiri:RegisterOutput
 59. Parameter Settings for User Entity Instance: divider:pembagian|shift_checker:shift_cek
 60. Parameter Settings for User Entity Instance: divider:pembagian|AdderSubtractor:Subtractor
 61. Parameter Settings for User Entity Instance: divider:pembagian|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor
 62. Parameter Settings for User Entity Instance: divider:pembagian|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor|mux21:OUTP
 63. Parameter Settings for User Entity Instance: divider:pembagian|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor|mux21:OUTQ
 64. Parameter Settings for User Entity Instance: divider:pembagian|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor|S2Comp:COMP_P
 65. Parameter Settings for User Entity Instance: divider:pembagian|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor|S2Comp:COMP_Q
 66. Parameter Settings for User Entity Instance: divider:pembagian|AdderSubtractor:Subtractor|adderFSM:AdderFSMBlok
 67. Parameter Settings for User Entity Instance: divider:pembagian|AdderSubtractor:Subtractor|adderFSM:AdderFSMBlok|RegisterSerial:RegA
 68. Parameter Settings for User Entity Instance: divider:pembagian|AdderSubtractor:Subtractor|adderFSM:AdderFSMBlok|RegisterSerial:RegB
 69. Parameter Settings for User Entity Instance: divider:pembagian|AdderSubtractor:Subtractor|adderFSM:AdderFSMBlok|RegisterSerial:RegS
 70. Parameter Settings for User Entity Instance: divider:pembagian|signed_transfer:hasil_divider
 71. Parameter Settings for User Entity Instance: divider:pembagian|signed_transfer:hasil_mod
 72. Parameter Settings for User Entity Instance: divider:pembagian|AdderSubtractor:negatif
 73. Parameter Settings for User Entity Instance: divider:pembagian|AdderSubtractor:negatif|FSM:FSM_AdderSubtractor
 74. Parameter Settings for User Entity Instance: divider:pembagian|AdderSubtractor:negatif|FSM:FSM_AdderSubtractor|mux21:OUTP
 75. Parameter Settings for User Entity Instance: divider:pembagian|AdderSubtractor:negatif|FSM:FSM_AdderSubtractor|mux21:OUTQ
 76. Parameter Settings for User Entity Instance: divider:pembagian|AdderSubtractor:negatif|FSM:FSM_AdderSubtractor|S2Comp:COMP_P
 77. Parameter Settings for User Entity Instance: divider:pembagian|AdderSubtractor:negatif|FSM:FSM_AdderSubtractor|S2Comp:COMP_Q
 78. Parameter Settings for User Entity Instance: divider:pembagian|AdderSubtractor:negatif|adderFSM:AdderFSMBlok
 79. Parameter Settings for User Entity Instance: divider:pembagian|AdderSubtractor:negatif|adderFSM:AdderFSMBlok|RegisterSerial:RegA
 80. Parameter Settings for User Entity Instance: divider:pembagian|AdderSubtractor:negatif|adderFSM:AdderFSMBlok|RegisterSerial:RegB
 81. Parameter Settings for User Entity Instance: divider:pembagian|AdderSubtractor:negatif|adderFSM:AdderFSMBlok|RegisterSerial:RegS
 82. Parameter Settings for User Entity Instance: FPB:FPBB
 83. Parameter Settings for User Entity Instance: FPB:FPBB|fsm_fpb:Control
 84. Parameter Settings for User Entity Instance: FPB:FPBB|multiplexer:p_mux
 85. Parameter Settings for User Entity Instance: FPB:FPBB|multiplexer:q_mux
 86. Parameter Settings for User Entity Instance: FPB:FPBB|ParalelRegister2:p_reg
 87. Parameter Settings for User Entity Instance: FPB:FPBB|ParalelRegister2:q_reg
 88. Parameter Settings for User Entity Instance: FPB:FPBB|comparator:O_comp
 89. Parameter Settings for User Entity Instance: FPB:FPBB|multiplexer:p_mux2
 90. Parameter Settings for User Entity Instance: FPB:FPBB|multiplexer:q_mux2
 91. Parameter Settings for User Entity Instance: FPB:FPBB|AdderSubtractor:Subtractor
 92. Parameter Settings for User Entity Instance: FPB:FPBB|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor
 93. Parameter Settings for User Entity Instance: FPB:FPBB|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor|mux21:OUTP
 94. Parameter Settings for User Entity Instance: FPB:FPBB|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor|mux21:OUTQ
 95. Parameter Settings for User Entity Instance: FPB:FPBB|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor|S2Comp:COMP_P
 96. Parameter Settings for User Entity Instance: FPB:FPBB|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor|S2Comp:COMP_Q
 97. Parameter Settings for User Entity Instance: FPB:FPBB|AdderSubtractor:Subtractor|adderFSM:AdderFSMBlok
 98. Parameter Settings for User Entity Instance: FPB:FPBB|AdderSubtractor:Subtractor|adderFSM:AdderFSMBlok|RegisterSerial:RegA
 99. Parameter Settings for User Entity Instance: FPB:FPBB|AdderSubtractor:Subtractor|adderFSM:AdderFSMBlok|RegisterSerial:RegB
100. Parameter Settings for User Entity Instance: FPB:FPBB|AdderSubtractor:Subtractor|adderFSM:AdderFSMBlok|RegisterSerial:RegS
101. Parameter Settings for User Entity Instance: Multiplication:perkalian
102. Parameter Settings for User Entity Instance: Multiplication:perkalian|FSM_Multi:control
103. Parameter Settings for User Entity Instance: Multiplication:perkalian|MSB:MSBP
104. Parameter Settings for User Entity Instance: Multiplication:perkalian|MSB:MSBQ
105. Parameter Settings for User Entity Instance: Multiplication:perkalian|ParalelRegister2:reg_p
106. Parameter Settings for User Entity Instance: Multiplication:perkalian|multiplexer:MuxRegQ
107. Parameter Settings for User Entity Instance: Multiplication:perkalian|ParalelRegisterQ:reg_q
108. Parameter Settings for User Entity Instance: Multiplication:perkalian|AdderSubtractor_M:AddSub
109. Parameter Settings for User Entity Instance: Multiplication:perkalian|AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor
110. Parameter Settings for User Entity Instance: Multiplication:perkalian|AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor|mux21:OUTP
111. Parameter Settings for User Entity Instance: Multiplication:perkalian|AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor|mux21:OUTQ
112. Parameter Settings for User Entity Instance: Multiplication:perkalian|AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor|S2Comp:COMP_P
113. Parameter Settings for User Entity Instance: Multiplication:perkalian|AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor|S2Comp:COMP_Q
114. Parameter Settings for User Entity Instance: Multiplication:perkalian|AdderSubtractor_M:AddSub|adderFSM:AdderFSMBlok
115. Parameter Settings for User Entity Instance: Multiplication:perkalian|AdderSubtractor_M:AddSub|adderFSM:AdderFSMBlok|RegisterSerial:RegA
116. Parameter Settings for User Entity Instance: Multiplication:perkalian|AdderSubtractor_M:AddSub|adderFSM:AdderFSMBlok|RegisterSerial:RegB
117. Parameter Settings for User Entity Instance: Multiplication:perkalian|AdderSubtractor_M:AddSub|adderFSM:AdderFSMBlok|RegisterSerial:RegS
118. Parameter Settings for User Entity Instance: Multiplication:perkalian|multiplexer:MuxAcc
119. Parameter Settings for User Entity Instance: Multiplication:perkalian|ParalelRegister2:Acc
120. Parameter Settings for User Entity Instance: Multiplication:perkalian|arsShifter:ArsShift
121. Parameter Settings for User Entity Instance: Multiplication:perkalian|outFinal:OutputFinal
122. Parameter Settings for User Entity Instance: Pangkat:pangkat_coy
123. Parameter Settings for User Entity Instance: Pangkat:pangkat_coy|signed_transfer:unsig_P
124. Parameter Settings for User Entity Instance: Pangkat:pangkat_coy|ParalelRegister2:req_P
125. Parameter Settings for User Entity Instance: Pangkat:pangkat_coy|ParalelRegister2:req_Q
126. Parameter Settings for User Entity Instance: Pangkat:pangkat_coy|ParalelRegister2:reg_M
127. Parameter Settings for User Entity Instance: Pangkat:pangkat_coy|multiplexer:mux21
128. Parameter Settings for User Entity Instance: Pangkat:pangkat_coy|FSM_Pangkat:fsmPangkat
129. Parameter Settings for User Entity Instance: Pangkat:pangkat_coy|Multiplication:multiply
130. Parameter Settings for User Entity Instance: Pangkat:pangkat_coy|Multiplication:multiply|FSM_Multi:control
131. Parameter Settings for User Entity Instance: Pangkat:pangkat_coy|Multiplication:multiply|MSB:MSBP
132. Parameter Settings for User Entity Instance: Pangkat:pangkat_coy|Multiplication:multiply|MSB:MSBQ
133. Parameter Settings for User Entity Instance: Pangkat:pangkat_coy|Multiplication:multiply|ParalelRegister2:reg_p
134. Parameter Settings for User Entity Instance: Pangkat:pangkat_coy|Multiplication:multiply|multiplexer:MuxRegQ
135. Parameter Settings for User Entity Instance: Pangkat:pangkat_coy|Multiplication:multiply|ParalelRegisterQ:reg_q
136. Parameter Settings for User Entity Instance: Pangkat:pangkat_coy|Multiplication:multiply|AdderSubtractor_M:AddSub
137. Parameter Settings for User Entity Instance: Pangkat:pangkat_coy|Multiplication:multiply|AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor
138. Parameter Settings for User Entity Instance: Pangkat:pangkat_coy|Multiplication:multiply|AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor|mux21:OUTP
139. Parameter Settings for User Entity Instance: Pangkat:pangkat_coy|Multiplication:multiply|AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor|mux21:OUTQ
140. Parameter Settings for User Entity Instance: Pangkat:pangkat_coy|Multiplication:multiply|AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor|S2Comp:COMP_P
141. Parameter Settings for User Entity Instance: Pangkat:pangkat_coy|Multiplication:multiply|AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor|S2Comp:COMP_Q
142. Parameter Settings for User Entity Instance: Pangkat:pangkat_coy|Multiplication:multiply|AdderSubtractor_M:AddSub|adderFSM:AdderFSMBlok
143. Parameter Settings for User Entity Instance: Pangkat:pangkat_coy|Multiplication:multiply|AdderSubtractor_M:AddSub|adderFSM:AdderFSMBlok|RegisterSerial:RegA
144. Parameter Settings for User Entity Instance: Pangkat:pangkat_coy|Multiplication:multiply|AdderSubtractor_M:AddSub|adderFSM:AdderFSMBlok|RegisterSerial:RegB
145. Parameter Settings for User Entity Instance: Pangkat:pangkat_coy|Multiplication:multiply|AdderSubtractor_M:AddSub|adderFSM:AdderFSMBlok|RegisterSerial:RegS
146. Parameter Settings for User Entity Instance: Pangkat:pangkat_coy|Multiplication:multiply|multiplexer:MuxAcc
147. Parameter Settings for User Entity Instance: Pangkat:pangkat_coy|Multiplication:multiply|ParalelRegister2:Acc
148. Parameter Settings for User Entity Instance: Pangkat:pangkat_coy|Multiplication:multiply|arsShifter:ArsShift
149. Parameter Settings for User Entity Instance: Pangkat:pangkat_coy|Multiplication:multiply|outFinal:OutputFinal
150. Parameter Settings for User Entity Instance: Pangkat:pangkat_coy|signed_transfer:hasil_fix
151. Port Connectivity Checks: "Pangkat:pangkat_coy|signed_transfer:hasil_fix"
152. Port Connectivity Checks: "Pangkat:pangkat_coy|Multiplication:multiply|FSM_Multi:control"
153. Port Connectivity Checks: "Pangkat:pangkat_coy|Multiplication:multiply"
154. Port Connectivity Checks: "Pangkat:pangkat_coy|FSM_Pangkat:fsmPangkat"
155. Port Connectivity Checks: "Pangkat:pangkat_coy|signed_transfer:unsig_P"
156. Port Connectivity Checks: "Multiplication:perkalian|AdderSubtractor_M:AddSub|adderFSM:AdderFSMBlok|RegisterSerial:RegS"
157. Port Connectivity Checks: "Multiplication:perkalian|AdderSubtractor_M:AddSub|adderFSM:AdderFSMBlok|RegisterSerial:RegB"
158. Port Connectivity Checks: "Multiplication:perkalian|AdderSubtractor_M:AddSub|adderFSM:AdderFSMBlok|RegisterSerial:RegA"
159. Port Connectivity Checks: "Multiplication:perkalian|AdderSubtractor_M:AddSub|adderFSM:AdderFSMBlok"
160. Port Connectivity Checks: "Multiplication:perkalian|FSM_Multi:control"
161. Port Connectivity Checks: "Multiplication:perkalian"
162. Port Connectivity Checks: "divider:pembagian|AdderSubtractor:negatif|adderFSM:AdderFSMBlok"
163. Port Connectivity Checks: "divider:pembagian|signed_transfer:hasil_mod"
164. Port Connectivity Checks: "divider:pembagian|signed_transfer:hasil_divider"
165. Port Connectivity Checks: "divider:pembagian|AdderSubtractor:Subtractor|adderFSM:AdderFSMBlok|RegisterSerial:RegS"
166. Port Connectivity Checks: "divider:pembagian|AdderSubtractor:Subtractor|adderFSM:AdderFSMBlok|RegisterSerial:RegB"
167. Port Connectivity Checks: "divider:pembagian|AdderSubtractor:Subtractor|adderFSM:AdderFSMBlok|RegisterSerial:RegA"
168. Port Connectivity Checks: "divider:pembagian|AdderSubtractor:Subtractor|adderFSM:AdderFSMBlok"
169. Port Connectivity Checks: "divider:pembagian|RegisterSerialkekiri:RegisterOutput"
170. Port Connectivity Checks: "divider:pembagian|RegisterSerial:RegisterSerialS"
171. Port Connectivity Checks: "divider:pembagian|signed_transfer:unsigned_Q"
172. Port Connectivity Checks: "divider:pembagian|signed_transfer:unsigned_P"
173. Port Connectivity Checks: "divider:pembagian"
174. Port Connectivity Checks: "AdderSubtractor:addersubs|adderFSM:AdderFSMBlok|RegisterSerial:RegS"
175. Port Connectivity Checks: "AdderSubtractor:addersubs|adderFSM:AdderFSMBlok|RegisterSerial:RegB"
176. Port Connectivity Checks: "AdderSubtractor:addersubs|adderFSM:AdderFSMBlok|RegisterSerial:RegA"
177. Port Connectivity Checks: "AdderSubtractor:addersubs|adderFSM:AdderFSMBlok"
178. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                      ;
+------------------------------------+----------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue Dec 05 06:01:13 2023        ;
; Quartus II Version                 ; 9.1 Build 350 03/24/2010 SP 2 SJ Web Edition ;
; Revision Name                      ; kalkulator                                   ;
; Top-level Entity Name              ; kalkulator                                   ;
; Family                             ; Cyclone II                                   ;
; Total logic elements               ; 4,854                                        ;
;     Total combinational functions  ; 4,616                                        ;
;     Dedicated logic registers      ; 2,949                                        ;
; Total registers                    ; 2949                                         ;
; Total pins                         ; 130                                          ;
; Total virtual pins                 ; 0                                            ;
; Total memory bits                  ; 0                                            ;
; Embedded Multiplier 9-bit elements ; 0                                            ;
; Total PLLs                         ; 0                                            ;
+------------------------------------+----------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP2C20F484C7       ;                    ;
; Top-level entity name                                                      ; kalkulator         ; kalkulator         ;
; Family name                                                                ; Cyclone II         ; Stratix II         ;
; Use Generated Physical Constraints File                                    ; Off                ;                    ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Show Parameter Settings Tables in Synthesis Report                         ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 12     ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                             ;
+----------------------------------+-----------------+-----------------------+-------------------------------------------------------+
; File Name with User-Entered Path ; Used in Netlist ; File Type             ; File Name with Absolute Path                          ;
+----------------------------------+-----------------+-----------------------+-------------------------------------------------------+
; kalkulator.vhd                   ; yes             ; User VHDL File        ; C:/ITB/semester 3/kalkulator/kalkulator.vhd           ;
; addersubtractor.vhd              ; yes             ; Auto-Found VHDL File  ; C:/ITB/semester 3/kalkulator/addersubtractor.vhd      ;
; fsm.vhd                          ; yes             ; Auto-Found VHDL File  ; C:/ITB/semester 3/kalkulator/fsm.vhd                  ;
; mux21.vhd                        ; yes             ; Auto-Found VHDL File  ; C:/ITB/semester 3/kalkulator/mux21.vhd                ;
; s2comp.vhd                       ; yes             ; Auto-Found VHDL File  ; C:/ITB/semester 3/kalkulator/s2comp.vhd               ;
; adderfsm.vhd                     ; yes             ; Auto-Found VHDL File  ; C:/ITB/semester 3/kalkulator/adderfsm.vhd             ;
; registerserial.vhd               ; yes             ; Auto-Found VHDL File  ; C:/ITB/semester 3/kalkulator/registerserial.vhd       ;
; divider.vhd                      ; yes             ; Auto-Found VHDL File  ; C:/ITB/semester 3/kalkulator/divider.vhd              ;
; dividerfsm.vhd                   ; yes             ; Auto-Found VHDL File  ; C:/ITB/semester 3/kalkulator/dividerfsm.vhd           ;
; signed_transfer.vhd              ; yes             ; Auto-Found VHDL File  ; C:/ITB/semester 3/kalkulator/signed_transfer.vhd      ;
; get_signed.vhd                   ; yes             ; Auto-Found VHDL File  ; C:/ITB/semester 3/kalkulator/get_signed.vhd           ;
; signed_cheker.vhd                ; yes             ; Auto-Found VHDL File  ; C:/ITB/semester 3/kalkulator/signed_cheker.vhd        ;
; paralelregister.vhd              ; yes             ; Auto-Found VHDL File  ; C:/ITB/semester 3/kalkulator/paralelregister.vhd      ;
; func_r.vhd                       ; yes             ; Auto-Found VHDL File  ; C:/ITB/semester 3/kalkulator/func_r.vhd               ;
; func_s.vhd                       ; yes             ; Auto-Found VHDL File  ; C:/ITB/semester 3/kalkulator/func_s.vhd               ;
; transfer_m.vhd                   ; yes             ; Auto-Found VHDL File  ; C:/ITB/semester 3/kalkulator/transfer_m.vhd           ;
; comparatorreal.vhd               ; yes             ; Auto-Found VHDL File  ; C:/ITB/semester 3/kalkulator/comparatorreal.vhd       ;
; registerserialkekiri.vhd         ; yes             ; Auto-Found VHDL File  ; C:/ITB/semester 3/kalkulator/registerserialkekiri.vhd ;
; shift_checker.vhd                ; yes             ; Auto-Found VHDL File  ; C:/ITB/semester 3/kalkulator/shift_checker.vhd        ;
; fpb.vhd                          ; yes             ; Auto-Found VHDL File  ; C:/ITB/semester 3/kalkulator/fpb.vhd                  ;
; fsm_fpb.vhd                      ; yes             ; Auto-Found VHDL File  ; C:/ITB/semester 3/kalkulator/fsm_fpb.vhd              ;
; multiplexer.vhd                  ; yes             ; Auto-Found VHDL File  ; C:/ITB/semester 3/kalkulator/multiplexer.vhd          ;
; paralelregister2.vhd             ; yes             ; Auto-Found VHDL File  ; C:/ITB/semester 3/kalkulator/paralelregister2.vhd     ;
; comparator.vhd                   ; yes             ; Auto-Found VHDL File  ; C:/ITB/semester 3/kalkulator/comparator.vhd           ;
; multiplication.vhd               ; yes             ; Auto-Found VHDL File  ; C:/ITB/semester 3/kalkulator/multiplication.vhd       ;
; fsm_multi.vhd                    ; yes             ; Auto-Found VHDL File  ; C:/ITB/semester 3/kalkulator/fsm_multi.vhd            ;
; msb.vhd                          ; yes             ; Auto-Found VHDL File  ; C:/ITB/semester 3/kalkulator/msb.vhd                  ;
; paralelregisterq.vhd             ; yes             ; Auto-Found VHDL File  ; C:/ITB/semester 3/kalkulator/paralelregisterq.vhd     ;
; addersubtractor_m.vhd            ; yes             ; Auto-Found VHDL File  ; C:/ITB/semester 3/kalkulator/addersubtractor_m.vhd    ;
; fsm_m.vhd                        ; yes             ; Auto-Found VHDL File  ; C:/ITB/semester 3/kalkulator/fsm_m.vhd                ;
; arsshifter.vhd                   ; yes             ; Auto-Found VHDL File  ; C:/ITB/semester 3/kalkulator/arsshifter.vhd           ;
; outfinal.vhd                     ; yes             ; Auto-Found VHDL File  ; C:/ITB/semester 3/kalkulator/outfinal.vhd             ;
; pangkat.vhd                      ; yes             ; Auto-Found VHDL File  ; C:/ITB/semester 3/kalkulator/pangkat.vhd              ;
; fsm_pangkat.vhd                  ; yes             ; Auto-Found VHDL File  ; C:/ITB/semester 3/kalkulator/fsm_pangkat.vhd          ;
+----------------------------------+-----------------+-----------------------+-------------------------------------------------------+


+-----------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary         ;
+---------------------------------------------+-------+
; Resource                                    ; Usage ;
+---------------------------------------------+-------+
; Estimated Total logic elements              ; 4,854 ;
;                                             ;       ;
; Total combinational functions               ; 4616  ;
; Logic element usage by number of LUT inputs ;       ;
;     -- 4 input functions                    ; 1269  ;
;     -- 3 input functions                    ; 2429  ;
;     -- <=2 input functions                  ; 918   ;
;                                             ;       ;
; Logic elements by mode                      ;       ;
;     -- normal mode                          ; 3707  ;
;     -- arithmetic mode                      ; 909   ;
;                                             ;       ;
; Total registers                             ; 2949  ;
;     -- Dedicated logic registers            ; 2949  ;
;     -- I/O registers                        ; 0     ;
;                                             ;       ;
; I/O pins                                    ; 130   ;
; Maximum fan-out node                        ; clk   ;
; Maximum fan-out                             ; 2949  ;
; Total fan-out                               ; 21043 ;
; Average fan-out                             ; 2.73  ;
+---------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                 ;
+---------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                  ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                        ; Library Name ;
+---------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------+--------------+
; |kalkulator                                 ; 4616 (230)        ; 2949 (0)     ; 0           ; 0            ; 0       ; 0         ; 130  ; 0            ; |kalkulator                                                                                                                ; work         ;
;    |AdderSubtractor:addersubs|              ; 315 (0)           ; 265 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |kalkulator|AdderSubtractor:addersubs                                                                                      ;              ;
;       |FSM:FSM_AdderSubtractor|             ; 174 (93)          ; 131 (8)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |kalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor                                                              ; work         ;
;          |S2Comp:COMP_Q|                    ; 40 (40)           ; 41 (41)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |kalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor|S2Comp:COMP_Q                                                ; work         ;
;          |mux21:OUTP|                       ; 0 (0)             ; 41 (41)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |kalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor|mux21:OUTP                                                   ; work         ;
;          |mux21:OUTQ|                       ; 41 (41)           ; 41 (41)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |kalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor|mux21:OUTQ                                                   ; work         ;
;       |adderFSM:AdderFSMBlok|               ; 141 (19)          ; 134 (11)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |kalkulator|AdderSubtractor:addersubs|adderFSM:AdderFSMBlok                                                                ; work         ;
;          |RegisterSerial:RegA|              ; 41 (41)           ; 41 (41)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |kalkulator|AdderSubtractor:addersubs|adderFSM:AdderFSMBlok|RegisterSerial:RegA                                            ; work         ;
;          |RegisterSerial:RegB|              ; 41 (41)           ; 41 (41)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |kalkulator|AdderSubtractor:addersubs|adderFSM:AdderFSMBlok|RegisterSerial:RegB                                            ; work         ;
;          |RegisterSerial:RegS|              ; 40 (40)           ; 41 (41)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |kalkulator|AdderSubtractor:addersubs|adderFSM:AdderFSMBlok|RegisterSerial:RegS                                            ; work         ;
;    |FPB:FPBB|                               ; 647 (0)           ; 442 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |kalkulator|FPB:FPBB                                                                                                       ; work         ;
;       |AdderSubtractor:Subtractor|          ; 312 (0)           ; 265 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |kalkulator|FPB:FPBB|AdderSubtractor:Subtractor                                                                            ; work         ;
;          |FSM:FSM_AdderSubtractor|          ; 171 (90)          ; 131 (8)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |kalkulator|FPB:FPBB|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor                                                    ; work         ;
;             |S2Comp:COMP_Q|                 ; 40 (40)           ; 41 (41)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |kalkulator|FPB:FPBB|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor|S2Comp:COMP_Q                                      ; work         ;
;             |mux21:OUTP|                    ; 0 (0)             ; 41 (41)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |kalkulator|FPB:FPBB|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor|mux21:OUTP                                         ; work         ;
;             |mux21:OUTQ|                    ; 41 (41)           ; 41 (41)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |kalkulator|FPB:FPBB|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor|mux21:OUTQ                                         ; work         ;
;          |adderFSM:AdderFSMBlok|            ; 141 (19)          ; 134 (11)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |kalkulator|FPB:FPBB|AdderSubtractor:Subtractor|adderFSM:AdderFSMBlok                                                      ; work         ;
;             |RegisterSerial:RegA|           ; 41 (41)           ; 41 (41)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |kalkulator|FPB:FPBB|AdderSubtractor:Subtractor|adderFSM:AdderFSMBlok|RegisterSerial:RegA                                  ; work         ;
;             |RegisterSerial:RegB|           ; 41 (41)           ; 41 (41)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |kalkulator|FPB:FPBB|AdderSubtractor:Subtractor|adderFSM:AdderFSMBlok|RegisterSerial:RegB                                  ; work         ;
;             |RegisterSerial:RegS|           ; 40 (40)           ; 41 (41)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |kalkulator|FPB:FPBB|AdderSubtractor:Subtractor|adderFSM:AdderFSMBlok|RegisterSerial:RegS                                  ; work         ;
;       |ParalelRegister2:p_reg|              ; 42 (42)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |kalkulator|FPB:FPBB|ParalelRegister2:p_reg                                                                                ; work         ;
;       |ParalelRegister2:q_reg|              ; 42 (42)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |kalkulator|FPB:FPBB|ParalelRegister2:q_reg                                                                                ; work         ;
;       |comparator:O_comp|                   ; 71 (71)           ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |kalkulator|FPB:FPBB|comparator:O_comp                                                                                     ; work         ;
;       |fsm_fpb:Control|                     ; 16 (16)           ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |kalkulator|FPB:FPBB|fsm_fpb:Control                                                                                       ; work         ;
;       |multiplexer:p_mux2|                  ; 41 (41)           ; 41 (41)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |kalkulator|FPB:FPBB|multiplexer:p_mux2                                                                                    ; work         ;
;       |multiplexer:p_mux|                   ; 41 (41)           ; 41 (41)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |kalkulator|FPB:FPBB|multiplexer:p_mux                                                                                     ; work         ;
;       |multiplexer:q_mux2|                  ; 41 (41)           ; 41 (41)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |kalkulator|FPB:FPBB|multiplexer:q_mux2                                                                                    ; work         ;
;       |multiplexer:q_mux|                   ; 41 (41)           ; 41 (41)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |kalkulator|FPB:FPBB|multiplexer:q_mux                                                                                     ; work         ;
;    |Multiplication:perkalian|               ; 562 (0)           ; 579 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |kalkulator|Multiplication:perkalian                                                                                       ; work         ;
;       |AdderSubtractor_M:AddSub|            ; 311 (0)           ; 264 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |kalkulator|Multiplication:perkalian|AdderSubtractor_M:AddSub                                                              ; work         ;
;          |FSM_M:FSM_AdderSubtractor|        ; 169 (88)          ; 130 (8)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |kalkulator|Multiplication:perkalian|AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor                                    ; work         ;
;             |S2Comp:COMP_Q|                 ; 40 (40)           ; 41 (41)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |kalkulator|Multiplication:perkalian|AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor|S2Comp:COMP_Q                      ; work         ;
;             |mux21:OUTP|                    ; 0 (0)             ; 40 (40)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |kalkulator|Multiplication:perkalian|AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor|mux21:OUTP                         ; work         ;
;             |mux21:OUTQ|                    ; 41 (41)           ; 41 (41)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |kalkulator|Multiplication:perkalian|AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor|mux21:OUTQ                         ; work         ;
;          |adderFSM:AdderFSMBlok|            ; 142 (20)          ; 134 (11)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |kalkulator|Multiplication:perkalian|AdderSubtractor_M:AddSub|adderFSM:AdderFSMBlok                                        ; work         ;
;             |RegisterSerial:RegA|           ; 41 (41)           ; 41 (41)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |kalkulator|Multiplication:perkalian|AdderSubtractor_M:AddSub|adderFSM:AdderFSMBlok|RegisterSerial:RegA                    ; work         ;
;             |RegisterSerial:RegB|           ; 41 (41)           ; 41 (41)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |kalkulator|Multiplication:perkalian|AdderSubtractor_M:AddSub|adderFSM:AdderFSMBlok|RegisterSerial:RegB                    ; work         ;
;             |RegisterSerial:RegS|           ; 40 (40)           ; 41 (41)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |kalkulator|Multiplication:perkalian|AdderSubtractor_M:AddSub|adderFSM:AdderFSMBlok|RegisterSerial:RegS                    ; work         ;
;       |FSM_Multi:control|                   ; 30 (30)           ; 27 (27)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |kalkulator|Multiplication:perkalian|FSM_Multi:control                                                                     ; work         ;
;       |MSB:MSBP|                            ; 0 (0)             ; 40 (40)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |kalkulator|Multiplication:perkalian|MSB:MSBP                                                                              ; work         ;
;       |MSB:MSBQ|                            ; 0 (0)             ; 41 (41)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |kalkulator|Multiplication:perkalian|MSB:MSBQ                                                                              ; work         ;
;       |ParalelRegister2:Acc|                ; 43 (43)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |kalkulator|Multiplication:perkalian|ParalelRegister2:Acc                                                                  ; work         ;
;       |ParalelRegister2:reg_p|              ; 41 (41)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |kalkulator|Multiplication:perkalian|ParalelRegister2:reg_p                                                                ; work         ;
;       |ParalelRegisterQ:reg_q|              ; 41 (41)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |kalkulator|Multiplication:perkalian|ParalelRegisterQ:reg_q                                                                ; work         ;
;       |arsShifter:ArsShift|                 ; 0 (0)             ; 82 (82)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |kalkulator|Multiplication:perkalian|arsShifter:ArsShift                                                                   ; work         ;
;       |multiplexer:MuxAcc|                  ; 41 (41)           ; 41 (41)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |kalkulator|Multiplication:perkalian|multiplexer:MuxAcc                                                                    ; work         ;
;       |multiplexer:MuxRegQ|                 ; 41 (41)           ; 41 (41)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |kalkulator|Multiplication:perkalian|multiplexer:MuxRegQ                                                                   ; work         ;
;       |outFinal:OutputFinal|                ; 14 (14)           ; 43 (43)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |kalkulator|Multiplication:perkalian|outFinal:OutputFinal                                                                  ; work         ;
;    |Pangkat:pangkat_coy|                    ; 1129 (35)         ; 673 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |kalkulator|Pangkat:pangkat_coy                                                                                            ; work         ;
;       |FSM_Pangkat:fsmPangkat|              ; 93 (93)           ; 53 (53)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |kalkulator|Pangkat:pangkat_coy|FSM_Pangkat:fsmPangkat                                                                     ; work         ;
;       |Multiplication:multiply|             ; 548 (0)           ; 579 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |kalkulator|Pangkat:pangkat_coy|Multiplication:multiply                                                                    ; work         ;
;          |AdderSubtractor_M:AddSub|         ; 311 (0)           ; 264 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |kalkulator|Pangkat:pangkat_coy|Multiplication:multiply|AdderSubtractor_M:AddSub                                           ; work         ;
;             |FSM_M:FSM_AdderSubtractor|     ; 170 (89)          ; 130 (8)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |kalkulator|Pangkat:pangkat_coy|Multiplication:multiply|AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor                 ; work         ;
;                |S2Comp:COMP_Q|              ; 40 (40)           ; 41 (41)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |kalkulator|Pangkat:pangkat_coy|Multiplication:multiply|AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor|S2Comp:COMP_Q   ; work         ;
;                |mux21:OUTP|                 ; 0 (0)             ; 40 (40)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |kalkulator|Pangkat:pangkat_coy|Multiplication:multiply|AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor|mux21:OUTP      ; work         ;
;                |mux21:OUTQ|                 ; 41 (41)           ; 41 (41)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |kalkulator|Pangkat:pangkat_coy|Multiplication:multiply|AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor|mux21:OUTQ      ; work         ;
;             |adderFSM:AdderFSMBlok|         ; 141 (19)          ; 134 (11)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |kalkulator|Pangkat:pangkat_coy|Multiplication:multiply|AdderSubtractor_M:AddSub|adderFSM:AdderFSMBlok                     ; work         ;
;                |RegisterSerial:RegA|        ; 41 (41)           ; 41 (41)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |kalkulator|Pangkat:pangkat_coy|Multiplication:multiply|AdderSubtractor_M:AddSub|adderFSM:AdderFSMBlok|RegisterSerial:RegA ; work         ;
;                |RegisterSerial:RegB|        ; 41 (41)           ; 41 (41)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |kalkulator|Pangkat:pangkat_coy|Multiplication:multiply|AdderSubtractor_M:AddSub|adderFSM:AdderFSMBlok|RegisterSerial:RegB ; work         ;
;                |RegisterSerial:RegS|        ; 40 (40)           ; 41 (41)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |kalkulator|Pangkat:pangkat_coy|Multiplication:multiply|AdderSubtractor_M:AddSub|adderFSM:AdderFSMBlok|RegisterSerial:RegS ; work         ;
;          |FSM_Multi:control|                ; 30 (30)           ; 27 (27)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |kalkulator|Pangkat:pangkat_coy|Multiplication:multiply|FSM_Multi:control                                                  ; work         ;
;          |MSB:MSBP|                         ; 0 (0)             ; 41 (41)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |kalkulator|Pangkat:pangkat_coy|Multiplication:multiply|MSB:MSBP                                                           ;              ;
;          |MSB:MSBQ|                         ; 0 (0)             ; 41 (41)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |kalkulator|Pangkat:pangkat_coy|Multiplication:multiply|MSB:MSBQ                                                           ; work         ;
;          |ParalelRegister2:Acc|             ; 43 (43)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |kalkulator|Pangkat:pangkat_coy|Multiplication:multiply|ParalelRegister2:Acc                                               ; work         ;
;          |ParalelRegister2:reg_p|           ; 41 (41)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |kalkulator|Pangkat:pangkat_coy|Multiplication:multiply|ParalelRegister2:reg_p                                             ; work         ;
;          |ParalelRegisterQ:reg_q|           ; 41 (41)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |kalkulator|Pangkat:pangkat_coy|Multiplication:multiply|ParalelRegisterQ:reg_q                                             ; work         ;
;          |arsShifter:ArsShift|              ; 0 (0)             ; 82 (82)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |kalkulator|Pangkat:pangkat_coy|Multiplication:multiply|arsShifter:ArsShift                                                ; work         ;
;          |multiplexer:MuxAcc|               ; 41 (41)           ; 41 (41)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |kalkulator|Pangkat:pangkat_coy|Multiplication:multiply|multiplexer:MuxAcc                                                 ; work         ;
;          |multiplexer:MuxRegQ|              ; 41 (41)           ; 41 (41)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |kalkulator|Pangkat:pangkat_coy|Multiplication:multiply|multiplexer:MuxRegQ                                                ; work         ;
;          |outFinal:OutputFinal|             ; 0 (0)             ; 42 (42)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |kalkulator|Pangkat:pangkat_coy|Multiplication:multiply|outFinal:OutputFinal                                               ; work         ;
;       |ParalelRegister2:reg_M|              ; 41 (41)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |kalkulator|Pangkat:pangkat_coy|ParalelRegister2:reg_M                                                                     ; work         ;
;       |ParalelRegister2:req_P|              ; 41 (41)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |kalkulator|Pangkat:pangkat_coy|ParalelRegister2:req_P                                                                     ;              ;
;       |ParalelRegister2:req_Q|              ; 41 (41)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |kalkulator|Pangkat:pangkat_coy|ParalelRegister2:req_Q                                                                     ; work         ;
;       |multiplexer:mux21|                   ; 41 (41)           ; 41 (41)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |kalkulator|Pangkat:pangkat_coy|multiplexer:mux21                                                                          ; work         ;
;       |signed_transfer:hasil_fix|           ; 166 (166)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |kalkulator|Pangkat:pangkat_coy|signed_transfer:hasil_fix                                                                  ; work         ;
;       |signed_transfer:unsig_P|             ; 123 (123)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |kalkulator|Pangkat:pangkat_coy|signed_transfer:unsig_P                                                                    ; work         ;
;    |divider:pembagian|                      ; 1733 (0)          ; 990 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |kalkulator|divider:pembagian                                                                                              ; work         ;
;       |AdderSubtractor:Subtractor|          ; 586 (0)           ; 500 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |kalkulator|divider:pembagian|AdderSubtractor:Subtractor                                                                   ; work         ;
;          |FSM:FSM_AdderSubtractor|          ; 326 (167)         ; 248 (8)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |kalkulator|divider:pembagian|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor                                           ; work         ;
;             |S2Comp:COMP_Q|                 ; 79 (79)           ; 80 (80)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |kalkulator|divider:pembagian|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor|S2Comp:COMP_Q                             ; work         ;
;             |mux21:OUTP|                    ; 0 (0)             ; 80 (80)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |kalkulator|divider:pembagian|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor|mux21:OUTP                                ; work         ;
;             |mux21:OUTQ|                    ; 80 (80)           ; 80 (80)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |kalkulator|divider:pembagian|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor|mux21:OUTQ                                ; work         ;
;          |adderFSM:AdderFSMBlok|            ; 260 (21)          ; 252 (12)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |kalkulator|divider:pembagian|AdderSubtractor:Subtractor|adderFSM:AdderFSMBlok                                             ; work         ;
;             |RegisterSerial:RegA|           ; 80 (80)           ; 80 (80)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |kalkulator|divider:pembagian|AdderSubtractor:Subtractor|adderFSM:AdderFSMBlok|RegisterSerial:RegA                         ; work         ;
;             |RegisterSerial:RegB|           ; 80 (80)           ; 80 (80)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |kalkulator|divider:pembagian|AdderSubtractor:Subtractor|adderFSM:AdderFSMBlok|RegisterSerial:RegB                         ; work         ;
;             |RegisterSerial:RegS|           ; 79 (79)           ; 80 (80)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |kalkulator|divider:pembagian|AdderSubtractor:Subtractor|adderFSM:AdderFSMBlok|RegisterSerial:RegS                         ; work         ;
;       |AdderSubtractor:negatif|             ; 312 (0)           ; 265 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |kalkulator|divider:pembagian|AdderSubtractor:negatif                                                                      ; work         ;
;          |FSM:FSM_AdderSubtractor|          ; 171 (90)          ; 131 (8)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |kalkulator|divider:pembagian|AdderSubtractor:negatif|FSM:FSM_AdderSubtractor                                              ; work         ;
;             |S2Comp:COMP_Q|                 ; 40 (40)           ; 41 (41)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |kalkulator|divider:pembagian|AdderSubtractor:negatif|FSM:FSM_AdderSubtractor|S2Comp:COMP_Q                                ; work         ;
;             |mux21:OUTP|                    ; 0 (0)             ; 41 (41)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |kalkulator|divider:pembagian|AdderSubtractor:negatif|FSM:FSM_AdderSubtractor|mux21:OUTP                                   ; work         ;
;             |mux21:OUTQ|                    ; 41 (41)           ; 41 (41)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |kalkulator|divider:pembagian|AdderSubtractor:negatif|FSM:FSM_AdderSubtractor|mux21:OUTQ                                   ; work         ;
;          |adderFSM:AdderFSMBlok|            ; 141 (19)          ; 134 (11)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |kalkulator|divider:pembagian|AdderSubtractor:negatif|adderFSM:AdderFSMBlok                                                ; work         ;
;             |RegisterSerial:RegA|           ; 41 (41)           ; 41 (41)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |kalkulator|divider:pembagian|AdderSubtractor:negatif|adderFSM:AdderFSMBlok|RegisterSerial:RegA                            ; work         ;
;             |RegisterSerial:RegB|           ; 41 (41)           ; 41 (41)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |kalkulator|divider:pembagian|AdderSubtractor:negatif|adderFSM:AdderFSMBlok|RegisterSerial:RegB                            ; work         ;
;             |RegisterSerial:RegS|           ; 40 (40)           ; 41 (41)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |kalkulator|divider:pembagian|AdderSubtractor:negatif|adderFSM:AdderFSMBlok|RegisterSerial:RegS                            ; work         ;
;       |ParalelRegister:RegisterM|           ; 41 (41)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |kalkulator|divider:pembagian|ParalelRegister:RegisterM                                                                    ; work         ;
;       |ParalelRegister:RegisterP|           ; 41 (41)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |kalkulator|divider:pembagian|ParalelRegister:RegisterP                                                                    ; work         ;
;       |ParalelRegister:RegisterQ|           ; 41 (41)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |kalkulator|divider:pembagian|ParalelRegister:RegisterQ                                                                    ; work         ;
;       |ParalelRegister:RegisterR|           ; 80 (80)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |kalkulator|divider:pembagian|ParalelRegister:RegisterR                                                                    ; work         ;
;       |RegisterSerial:RegisterSerialS|      ; 80 (80)           ; 80 (80)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |kalkulator|divider:pembagian|RegisterSerial:RegisterSerialS                                                               ; work         ;
;       |RegisterSerialkekiri:RegisterOutput| ; 0 (0)             ; 41 (41)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |kalkulator|divider:pembagian|RegisterSerialkekiri:RegisterOutput                                                          ; work         ;
;       |comparatorreal:ComparatorRS|         ; 81 (81)           ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |kalkulator|divider:pembagian|comparatorreal:ComparatorRS                                                                  ; work         ;
;       |dividerfsm:FSMDivider|               ; 25 (25)           ; 22 (22)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |kalkulator|divider:pembagian|dividerfsm:FSMDivider                                                                        ; work         ;
;       |mux21:RInputSelector|                ; 80 (80)           ; 80 (80)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |kalkulator|divider:pembagian|mux21:RInputSelector                                                                         ; work         ;
;       |shift_checker:shift_cek|             ; 41 (41)           ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |kalkulator|divider:pembagian|shift_checker:shift_cek                                                                      ; work         ;
;       |signed_transfer:hasil_divider|       ; 41 (41)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |kalkulator|divider:pembagian|signed_transfer:hasil_divider                                                                ; work         ;
;       |signed_transfer:hasil_mod|           ; 122 (122)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |kalkulator|divider:pembagian|signed_transfer:hasil_mod                                                                    ; work         ;
;       |signed_transfer:unsigned_P|          ; 40 (40)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |kalkulator|divider:pembagian|signed_transfer:unsigned_P                                                                   ; work         ;
;       |signed_transfer:unsigned_Q|          ; 122 (122)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |kalkulator|divider:pembagian|signed_transfer:unsigned_Q                                                                   ; work         ;
+---------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |kalkulator|Pangkat:pangkat_coy|Multiplication:multiply|AdderSubtractor_M:AddSub|adderFSM:AdderFSMBlok|state ;
+--------------------+--------------------+------------+---------+---------+---------------------------------------------------+
; Name               ; state.doneWithCary ; state.done ; state.H ; state.G ; state.init                                        ;
+--------------------+--------------------+------------+---------+---------+---------------------------------------------------+
; state.init         ; 0                  ; 0          ; 0       ; 0       ; 0                                                 ;
; state.G            ; 0                  ; 0          ; 0       ; 1       ; 1                                                 ;
; state.H            ; 0                  ; 0          ; 1       ; 0       ; 1                                                 ;
; state.done         ; 0                  ; 1          ; 0       ; 0       ; 1                                                 ;
; state.doneWithCary ; 1                  ; 0          ; 0       ; 0       ; 1                                                 ;
+--------------------+--------------------+------------+---------+---------+---------------------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |kalkulator|Pangkat:pangkat_coy|Multiplication:multiply|AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor|state ;
+------------------+------------+------------------+----------+----------+----------+----------+---------------+-------------------+
; Name             ; state.done ; state.wait_adder ; state.s4 ; state.s3 ; state.s2 ; state.s1 ; state.compare ; state.init        ;
+------------------+------------+------------------+----------+----------+----------+----------+---------------+-------------------+
; state.init       ; 0          ; 0                ; 0        ; 0        ; 0        ; 0        ; 0             ; 0                 ;
; state.compare    ; 0          ; 0                ; 0        ; 0        ; 0        ; 0        ; 1             ; 1                 ;
; state.s1         ; 0          ; 0                ; 0        ; 0        ; 0        ; 1        ; 0             ; 1                 ;
; state.s2         ; 0          ; 0                ; 0        ; 0        ; 1        ; 0        ; 0             ; 1                 ;
; state.s3         ; 0          ; 0                ; 0        ; 1        ; 0        ; 0        ; 0             ; 1                 ;
; state.s4         ; 0          ; 0                ; 1        ; 0        ; 0        ; 0        ; 0             ; 1                 ;
; state.wait_adder ; 0          ; 1                ; 0        ; 0        ; 0        ; 0        ; 0             ; 1                 ;
; state.done       ; 1          ; 0                ; 0        ; 0        ; 0        ; 0        ; 0             ; 1                 ;
+------------------+------------+------------------+----------+----------+----------+----------+---------------+-------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |kalkulator|Pangkat:pangkat_coy|Multiplication:multiply|FSM_Multi:control|cState                                                                                                                                                          ;
+-------------+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+-----------+-----------+-----------+-----------+-------------+
; Name        ; cState.R ; cState.Q ; cState.P ; cState.O ; cState.S ; cState.M ; cState.L ; cState.K ; cState.J ; cState.I ; cState.H ; cState.G ; cState.F ; cState.E ; cState.D ; cState.C ; cState.B2 ; cState.B1 ; cState.A2 ; cState.A1 ; cState.awal ;
+-------------+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+-----------+-----------+-----------+-----------+-------------+
; cState.awal ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0         ; 0         ; 0         ; 0         ; 0           ;
; cState.A1   ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0         ; 0         ; 0         ; 1         ; 1           ;
; cState.A2   ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0         ; 0         ; 1         ; 0         ; 1           ;
; cState.B1   ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0         ; 1         ; 0         ; 0         ; 1           ;
; cState.B2   ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1         ; 0         ; 0         ; 0         ; 1           ;
; cState.C    ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ; 0         ; 0         ; 0         ; 0         ; 1           ;
; cState.D    ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ; 0        ; 0         ; 0         ; 0         ; 0         ; 1           ;
; cState.E    ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ; 0        ; 0        ; 0         ; 0         ; 0         ; 0         ; 1           ;
; cState.F    ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ; 0        ; 0        ; 0        ; 0         ; 0         ; 0         ; 0         ; 1           ;
; cState.G    ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ; 0        ; 0        ; 0        ; 0        ; 0         ; 0         ; 0         ; 0         ; 1           ;
; cState.H    ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0         ; 0         ; 0         ; 0         ; 1           ;
; cState.I    ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0         ; 0         ; 0         ; 0         ; 1           ;
; cState.J    ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0         ; 0         ; 0         ; 0         ; 1           ;
; cState.K    ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0         ; 0         ; 0         ; 0         ; 1           ;
; cState.L    ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0         ; 0         ; 0         ; 0         ; 1           ;
; cState.M    ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0         ; 0         ; 0         ; 0         ; 1           ;
; cState.S    ; 0        ; 0        ; 0        ; 0        ; 1        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0         ; 0         ; 0         ; 0         ; 1           ;
; cState.O    ; 0        ; 0        ; 0        ; 1        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0         ; 0         ; 0         ; 0         ; 1           ;
; cState.P    ; 0        ; 0        ; 1        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0         ; 0         ; 0         ; 0         ; 1           ;
; cState.Q    ; 0        ; 1        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0         ; 0         ; 0         ; 0         ; 1           ;
; cState.R    ; 1        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0         ; 0         ; 0         ; 0         ; 1           ;
+-------------+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+-----------+-----------+-----------+-----------+-------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------+
; State Machine - |kalkulator|Pangkat:pangkat_coy|FSM_Pangkat:fsmPangkat|nstate     ;
+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
; Name      ; nstate.s5 ; nstate.s4 ; nstate.s3 ; nstate.s2 ; nstate.s1 ; nstate.s0 ;
+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
; nstate.s0 ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ;
; nstate.s1 ; 0         ; 0         ; 0         ; 0         ; 1         ; 1         ;
; nstate.s2 ; 0         ; 0         ; 0         ; 1         ; 0         ; 1         ;
; nstate.s3 ; 0         ; 0         ; 1         ; 0         ; 0         ; 1         ;
; nstate.s4 ; 0         ; 1         ; 0         ; 0         ; 0         ; 1         ;
; nstate.s5 ; 1         ; 0         ; 0         ; 0         ; 0         ; 1         ;
+-----------+-----------+-----------+-----------+-----------+-----------+-----------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------+
; State Machine - |kalkulator|Pangkat:pangkat_coy|FSM_Pangkat:fsmPangkat|cstate     ;
+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
; Name      ; cstate.s5 ; cstate.s4 ; cstate.s3 ; cstate.s2 ; cstate.s1 ; cstate.s0 ;
+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
; cstate.s0 ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ;
; cstate.s1 ; 0         ; 0         ; 0         ; 0         ; 1         ; 1         ;
; cstate.s2 ; 0         ; 0         ; 0         ; 1         ; 0         ; 1         ;
; cstate.s3 ; 0         ; 0         ; 1         ; 0         ; 0         ; 1         ;
; cstate.s4 ; 0         ; 1         ; 0         ; 0         ; 0         ; 1         ;
; cstate.s5 ; 1         ; 0         ; 0         ; 0         ; 0         ; 1         ;
+-----------+-----------+-----------+-----------+-----------+-----------+-----------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------+
; State Machine - |kalkulator|Multiplication:perkalian|AdderSubtractor_M:AddSub|adderFSM:AdderFSMBlok|state ;
+--------------------+--------------------+------------+---------+---------+--------------------------------+
; Name               ; state.doneWithCary ; state.done ; state.H ; state.G ; state.init                     ;
+--------------------+--------------------+------------+---------+---------+--------------------------------+
; state.init         ; 0                  ; 0          ; 0       ; 0       ; 0                              ;
; state.G            ; 0                  ; 0          ; 0       ; 1       ; 1                              ;
; state.H            ; 0                  ; 0          ; 1       ; 0       ; 1                              ;
; state.done         ; 0                  ; 1          ; 0       ; 0       ; 1                              ;
; state.doneWithCary ; 1                  ; 0          ; 0       ; 0       ; 1                              ;
+--------------------+--------------------+------------+---------+---------+--------------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------+
; State Machine - |kalkulator|Multiplication:perkalian|AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor|state             ;
+------------------+------------+------------------+----------+----------+----------+----------+---------------+------------+
; Name             ; state.done ; state.wait_adder ; state.s4 ; state.s3 ; state.s2 ; state.s1 ; state.compare ; state.init ;
+------------------+------------+------------------+----------+----------+----------+----------+---------------+------------+
; state.init       ; 0          ; 0                ; 0        ; 0        ; 0        ; 0        ; 0             ; 0          ;
; state.compare    ; 0          ; 0                ; 0        ; 0        ; 0        ; 0        ; 1             ; 1          ;
; state.s1         ; 0          ; 0                ; 0        ; 0        ; 0        ; 1        ; 0             ; 1          ;
; state.s2         ; 0          ; 0                ; 0        ; 0        ; 1        ; 0        ; 0             ; 1          ;
; state.s3         ; 0          ; 0                ; 0        ; 1        ; 0        ; 0        ; 0             ; 1          ;
; state.s4         ; 0          ; 0                ; 1        ; 0        ; 0        ; 0        ; 0             ; 1          ;
; state.wait_adder ; 0          ; 1                ; 0        ; 0        ; 0        ; 0        ; 0             ; 1          ;
; state.done       ; 1          ; 0                ; 0        ; 0        ; 0        ; 0        ; 0             ; 1          ;
+------------------+------------+------------------+----------+----------+----------+----------+---------------+------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |kalkulator|Multiplication:perkalian|FSM_Multi:control|cState                                                                                                                                                                             ;
+-------------+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+-----------+-----------+-----------+-----------+-------------+
; Name        ; cState.R ; cState.Q ; cState.P ; cState.O ; cState.S ; cState.M ; cState.L ; cState.K ; cState.J ; cState.I ; cState.H ; cState.G ; cState.F ; cState.E ; cState.D ; cState.C ; cState.B2 ; cState.B1 ; cState.A2 ; cState.A1 ; cState.awal ;
+-------------+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+-----------+-----------+-----------+-----------+-------------+
; cState.awal ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0         ; 0         ; 0         ; 0         ; 0           ;
; cState.A1   ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0         ; 0         ; 0         ; 1         ; 1           ;
; cState.A2   ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0         ; 0         ; 1         ; 0         ; 1           ;
; cState.B1   ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0         ; 1         ; 0         ; 0         ; 1           ;
; cState.B2   ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1         ; 0         ; 0         ; 0         ; 1           ;
; cState.C    ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ; 0         ; 0         ; 0         ; 0         ; 1           ;
; cState.D    ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ; 0        ; 0         ; 0         ; 0         ; 0         ; 1           ;
; cState.E    ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ; 0        ; 0        ; 0         ; 0         ; 0         ; 0         ; 1           ;
; cState.F    ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ; 0        ; 0        ; 0        ; 0         ; 0         ; 0         ; 0         ; 1           ;
; cState.G    ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ; 0        ; 0        ; 0        ; 0        ; 0         ; 0         ; 0         ; 0         ; 1           ;
; cState.H    ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0         ; 0         ; 0         ; 0         ; 1           ;
; cState.I    ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0         ; 0         ; 0         ; 0         ; 1           ;
; cState.J    ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0         ; 0         ; 0         ; 0         ; 1           ;
; cState.K    ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0         ; 0         ; 0         ; 0         ; 1           ;
; cState.L    ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0         ; 0         ; 0         ; 0         ; 1           ;
; cState.M    ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0         ; 0         ; 0         ; 0         ; 1           ;
; cState.S    ; 0        ; 0        ; 0        ; 0        ; 1        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0         ; 0         ; 0         ; 0         ; 1           ;
; cState.O    ; 0        ; 0        ; 0        ; 1        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0         ; 0         ; 0         ; 0         ; 1           ;
; cState.P    ; 0        ; 0        ; 1        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0         ; 0         ; 0         ; 0         ; 1           ;
; cState.Q    ; 0        ; 1        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0         ; 0         ; 0         ; 0         ; 1           ;
; cState.R    ; 1        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0         ; 0         ; 0         ; 0         ; 1           ;
+-------------+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+-----------+-----------+-----------+-----------+-------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------+
; State Machine - |kalkulator|FPB:FPBB|AdderSubtractor:Subtractor|adderFSM:AdderFSMBlok|state ;
+--------------------+--------------------+------------+---------+---------+------------------+
; Name               ; state.doneWithCary ; state.done ; state.H ; state.G ; state.init       ;
+--------------------+--------------------+------------+---------+---------+------------------+
; state.init         ; 0                  ; 0          ; 0       ; 0       ; 0                ;
; state.G            ; 0                  ; 0          ; 0       ; 1       ; 1                ;
; state.H            ; 0                  ; 0          ; 1       ; 0       ; 1                ;
; state.done         ; 0                  ; 1          ; 0       ; 0       ; 1                ;
; state.doneWithCary ; 1                  ; 0          ; 0       ; 0       ; 1                ;
+--------------------+--------------------+------------+---------+---------+------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------+
; State Machine - |kalkulator|FPB:FPBB|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor|state                             ;
+------------------+------------+------------------+----------+----------+----------+----------+---------------+------------+
; Name             ; state.done ; state.wait_adder ; state.s4 ; state.s3 ; state.s2 ; state.s1 ; state.compare ; state.init ;
+------------------+------------+------------------+----------+----------+----------+----------+---------------+------------+
; state.init       ; 0          ; 0                ; 0        ; 0        ; 0        ; 0        ; 0             ; 0          ;
; state.compare    ; 0          ; 0                ; 0        ; 0        ; 0        ; 0        ; 1             ; 1          ;
; state.s1         ; 0          ; 0                ; 0        ; 0        ; 0        ; 1        ; 0             ; 1          ;
; state.s2         ; 0          ; 0                ; 0        ; 0        ; 1        ; 0        ; 0             ; 1          ;
; state.s3         ; 0          ; 0                ; 0        ; 1        ; 0        ; 0        ; 0             ; 1          ;
; state.s4         ; 0          ; 0                ; 1        ; 0        ; 0        ; 0        ; 0             ; 1          ;
; state.wait_adder ; 0          ; 1                ; 0        ; 0        ; 0        ; 0        ; 0             ; 1          ;
; state.done       ; 1          ; 0                ; 0        ; 0        ; 0        ; 0        ; 0             ; 1          ;
+------------------+------------+------------------+----------+----------+----------+----------+---------------+------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |kalkulator|FPB:FPBB|fsm_fpb:Control|cstate                                                                                     ;
+------------+------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
; Name       ; cstate.s10 ; cstate.s9 ; cstate.s8 ; cstate.s7 ; cstate.s6 ; cstate.s5 ; cstate.s4 ; cstate.s3 ; cstate.s2 ; cstate.s1 ; cstate.s0 ;
+------------+------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
; cstate.s0  ; 0          ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ;
; cstate.s1  ; 0          ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 1         ; 1         ;
; cstate.s2  ; 0          ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 1         ; 0         ; 1         ;
; cstate.s3  ; 0          ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 1         ; 0         ; 0         ; 1         ;
; cstate.s4  ; 0          ; 0         ; 0         ; 0         ; 0         ; 0         ; 1         ; 0         ; 0         ; 0         ; 1         ;
; cstate.s5  ; 0          ; 0         ; 0         ; 0         ; 0         ; 1         ; 0         ; 0         ; 0         ; 0         ; 1         ;
; cstate.s6  ; 0          ; 0         ; 0         ; 0         ; 1         ; 0         ; 0         ; 0         ; 0         ; 0         ; 1         ;
; cstate.s7  ; 0          ; 0         ; 0         ; 1         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 1         ;
; cstate.s8  ; 0          ; 0         ; 1         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 1         ;
; cstate.s9  ; 0          ; 1         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 1         ;
; cstate.s10 ; 1          ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 1         ;
+------------+------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------+
; State Machine - |kalkulator|divider:pembagian|AdderSubtractor:negatif|adderFSM:AdderFSMBlok|state ;
+--------------------+--------------------+------------+---------+---------+------------------------+
; Name               ; state.doneWithCary ; state.done ; state.H ; state.G ; state.init             ;
+--------------------+--------------------+------------+---------+---------+------------------------+
; state.init         ; 0                  ; 0          ; 0       ; 0       ; 0                      ;
; state.G            ; 0                  ; 0          ; 0       ; 1       ; 1                      ;
; state.H            ; 0                  ; 0          ; 1       ; 0       ; 1                      ;
; state.done         ; 0                  ; 1          ; 0       ; 0       ; 1                      ;
; state.doneWithCary ; 1                  ; 0          ; 0       ; 0       ; 1                      ;
+--------------------+--------------------+------------+---------+---------+------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------+
; State Machine - |kalkulator|divider:pembagian|AdderSubtractor:negatif|FSM:FSM_AdderSubtractor|state                       ;
+------------------+------------+------------------+----------+----------+----------+----------+---------------+------------+
; Name             ; state.done ; state.wait_adder ; state.s4 ; state.s3 ; state.s2 ; state.s1 ; state.compare ; state.init ;
+------------------+------------+------------------+----------+----------+----------+----------+---------------+------------+
; state.init       ; 0          ; 0                ; 0        ; 0        ; 0        ; 0        ; 0             ; 0          ;
; state.compare    ; 0          ; 0                ; 0        ; 0        ; 0        ; 0        ; 1             ; 1          ;
; state.s1         ; 0          ; 0                ; 0        ; 0        ; 0        ; 1        ; 0             ; 1          ;
; state.s2         ; 0          ; 0                ; 0        ; 0        ; 1        ; 0        ; 0             ; 1          ;
; state.s3         ; 0          ; 0                ; 0        ; 1        ; 0        ; 0        ; 0             ; 1          ;
; state.s4         ; 0          ; 0                ; 1        ; 0        ; 0        ; 0        ; 0             ; 1          ;
; state.wait_adder ; 0          ; 1                ; 0        ; 0        ; 0        ; 0        ; 0             ; 1          ;
; state.done       ; 1          ; 0                ; 0        ; 0        ; 0        ; 0        ; 0             ; 1          ;
+------------------+------------+------------------+----------+----------+----------+----------+---------------+------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------+
; State Machine - |kalkulator|divider:pembagian|AdderSubtractor:Subtractor|adderFSM:AdderFSMBlok|state ;
+--------------------+--------------------+------------+---------+---------+---------------------------+
; Name               ; state.doneWithCary ; state.done ; state.H ; state.G ; state.init                ;
+--------------------+--------------------+------------+---------+---------+---------------------------+
; state.init         ; 0                  ; 0          ; 0       ; 0       ; 0                         ;
; state.G            ; 0                  ; 0          ; 0       ; 1       ; 1                         ;
; state.H            ; 0                  ; 0          ; 1       ; 0       ; 1                         ;
; state.done         ; 0                  ; 1          ; 0       ; 0       ; 1                         ;
; state.doneWithCary ; 1                  ; 0          ; 0       ; 0       ; 1                         ;
+--------------------+--------------------+------------+---------+---------+---------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------+
; State Machine - |kalkulator|divider:pembagian|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor|state                    ;
+------------------+------------+------------------+----------+----------+----------+----------+---------------+------------+
; Name             ; state.done ; state.wait_adder ; state.s4 ; state.s3 ; state.s2 ; state.s1 ; state.compare ; state.init ;
+------------------+------------+------------------+----------+----------+----------+----------+---------------+------------+
; state.init       ; 0          ; 0                ; 0        ; 0        ; 0        ; 0        ; 0             ; 0          ;
; state.compare    ; 0          ; 0                ; 0        ; 0        ; 0        ; 0        ; 1             ; 1          ;
; state.s1         ; 0          ; 0                ; 0        ; 0        ; 0        ; 1        ; 0             ; 1          ;
; state.s2         ; 0          ; 0                ; 0        ; 0        ; 1        ; 0        ; 0             ; 1          ;
; state.s3         ; 0          ; 0                ; 0        ; 1        ; 0        ; 0        ; 0             ; 1          ;
; state.s4         ; 0          ; 0                ; 1        ; 0        ; 0        ; 0        ; 0             ; 1          ;
; state.wait_adder ; 0          ; 1                ; 0        ; 0        ; 0        ; 0        ; 0             ; 1          ;
; state.done       ; 1          ; 0                ; 0        ; 0        ; 0        ; 0        ; 0             ; 1          ;
+------------------+------------+------------------+----------+----------+----------+----------+---------------+------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |kalkulator|divider:pembagian|dividerfsm:FSMDivider|cState                                                                                                                               ;
+-----------------+------------+-------------+-----------+-----------+-----------+-----------+------------+------------+-----------------+--------------+-----------+-----------+-----------+--------------+
; Name            ; cState.s10 ; cState.sEND ; cState.s8 ; cState.s7 ; cState.s6 ; cState.s5 ; cState.sw1 ; cState.sw0 ; cState.scompare ; cState.swait ; cState.s4 ; cState.s3 ; cState.s2 ; cState.sINIT ;
+-----------------+------------+-------------+-----------+-----------+-----------+-----------+------------+------------+-----------------+--------------+-----------+-----------+-----------+--------------+
; cState.sINIT    ; 0          ; 0           ; 0         ; 0         ; 0         ; 0         ; 0          ; 0          ; 0               ; 0            ; 0         ; 0         ; 0         ; 0            ;
; cState.s2       ; 0          ; 0           ; 0         ; 0         ; 0         ; 0         ; 0          ; 0          ; 0               ; 0            ; 0         ; 0         ; 1         ; 1            ;
; cState.s3       ; 0          ; 0           ; 0         ; 0         ; 0         ; 0         ; 0          ; 0          ; 0               ; 0            ; 0         ; 1         ; 0         ; 1            ;
; cState.s4       ; 0          ; 0           ; 0         ; 0         ; 0         ; 0         ; 0          ; 0          ; 0               ; 0            ; 1         ; 0         ; 0         ; 1            ;
; cState.swait    ; 0          ; 0           ; 0         ; 0         ; 0         ; 0         ; 0          ; 0          ; 0               ; 1            ; 0         ; 0         ; 0         ; 1            ;
; cState.scompare ; 0          ; 0           ; 0         ; 0         ; 0         ; 0         ; 0          ; 0          ; 1               ; 0            ; 0         ; 0         ; 0         ; 1            ;
; cState.sw0      ; 0          ; 0           ; 0         ; 0         ; 0         ; 0         ; 0          ; 1          ; 0               ; 0            ; 0         ; 0         ; 0         ; 1            ;
; cState.sw1      ; 0          ; 0           ; 0         ; 0         ; 0         ; 0         ; 1          ; 0          ; 0               ; 0            ; 0         ; 0         ; 0         ; 1            ;
; cState.s5       ; 0          ; 0           ; 0         ; 0         ; 0         ; 1         ; 0          ; 0          ; 0               ; 0            ; 0         ; 0         ; 0         ; 1            ;
; cState.s6       ; 0          ; 0           ; 0         ; 0         ; 1         ; 0         ; 0          ; 0          ; 0               ; 0            ; 0         ; 0         ; 0         ; 1            ;
; cState.s7       ; 0          ; 0           ; 0         ; 1         ; 0         ; 0         ; 0          ; 0          ; 0               ; 0            ; 0         ; 0         ; 0         ; 1            ;
; cState.s8       ; 0          ; 0           ; 1         ; 0         ; 0         ; 0         ; 0          ; 0          ; 0               ; 0            ; 0         ; 0         ; 0         ; 1            ;
; cState.sEND     ; 0          ; 1           ; 0         ; 0         ; 0         ; 0         ; 0          ; 0          ; 0               ; 0            ; 0         ; 0         ; 0         ; 1            ;
; cState.s10      ; 1          ; 0           ; 0         ; 0         ; 0         ; 0         ; 0          ; 0          ; 0               ; 0            ; 0         ; 0         ; 0         ; 1            ;
+-----------------+------------+-------------+-----------+-----------+-----------+-----------+------------+------------+-----------------+--------------+-----------+-----------+-----------+--------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------+
; State Machine - |kalkulator|AdderSubtractor:addersubs|adderFSM:AdderFSMBlok|state     ;
+--------------------+--------------------+------------+---------+---------+------------+
; Name               ; state.doneWithCary ; state.done ; state.H ; state.G ; state.init ;
+--------------------+--------------------+------------+---------+---------+------------+
; state.init         ; 0                  ; 0          ; 0       ; 0       ; 0          ;
; state.G            ; 0                  ; 0          ; 0       ; 1       ; 1          ;
; state.H            ; 0                  ; 0          ; 1       ; 0       ; 1          ;
; state.done         ; 0                  ; 1          ; 0       ; 0       ; 1          ;
; state.doneWithCary ; 1                  ; 0          ; 0       ; 0       ; 1          ;
+--------------------+--------------------+------------+---------+---------+------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------+
; State Machine - |kalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor|state                                       ;
+------------------+------------+------------------+----------+----------+----------+----------+---------------+------------+
; Name             ; state.done ; state.wait_adder ; state.s4 ; state.s3 ; state.s2 ; state.s1 ; state.compare ; state.init ;
+------------------+------------+------------------+----------+----------+----------+----------+---------------+------------+
; state.init       ; 0          ; 0                ; 0        ; 0        ; 0        ; 0        ; 0             ; 0          ;
; state.compare    ; 0          ; 0                ; 0        ; 0        ; 0        ; 0        ; 1             ; 1          ;
; state.s1         ; 0          ; 0                ; 0        ; 0        ; 0        ; 1        ; 0             ; 1          ;
; state.s2         ; 0          ; 0                ; 0        ; 0        ; 1        ; 0        ; 0             ; 1          ;
; state.s3         ; 0          ; 0                ; 0        ; 1        ; 0        ; 0        ; 0             ; 1          ;
; state.s4         ; 0          ; 0                ; 1        ; 0        ; 0        ; 0        ; 0             ; 1          ;
; state.wait_adder ; 0          ; 1                ; 0        ; 0        ; 0        ; 0        ; 0             ; 1          ;
; state.done       ; 1          ; 0                ; 0        ; 0        ; 0        ; 0        ; 0             ; 1          ;
+------------------+------------+------------------+----------+----------+----------+----------+---------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                                   ;
+-------------------------------------------------------+------------------------------------------------------+------------------------+
; Latch Name                                            ; Latch Enable Signal                                  ; Free of Timing Hazards ;
+-------------------------------------------------------+------------------------------------------------------+------------------------+
; divider:pembagian|ParalelRegister:RegisterM|REG[0]    ; divider:pembagian|dividerfsm:FSMDivider|CT_IN        ; yes                    ;
; FPB:FPBB|ParalelRegister2:p_reg|REG[0]                ; FPB:FPBB|ParalelRegister2:p_reg|Equal0               ; yes                    ;
; divider:pembagian|ParalelRegister:RegisterM|REG[1]    ; divider:pembagian|dividerfsm:FSMDivider|CT_IN        ; yes                    ;
; FPB:FPBB|ParalelRegister2:p_reg|REG[1]                ; FPB:FPBB|ParalelRegister2:p_reg|Equal0               ; yes                    ;
; divider:pembagian|ParalelRegister:RegisterM|REG[2]    ; divider:pembagian|dividerfsm:FSMDivider|CT_IN        ; yes                    ;
; FPB:FPBB|ParalelRegister2:p_reg|REG[2]                ; FPB:FPBB|ParalelRegister2:p_reg|Equal0               ; yes                    ;
; divider:pembagian|ParalelRegister:RegisterM|REG[3]    ; divider:pembagian|dividerfsm:FSMDivider|CT_IN        ; yes                    ;
; FPB:FPBB|ParalelRegister2:p_reg|REG[3]                ; FPB:FPBB|ParalelRegister2:p_reg|Equal0               ; yes                    ;
; divider:pembagian|ParalelRegister:RegisterM|REG[4]    ; divider:pembagian|dividerfsm:FSMDivider|CT_IN        ; yes                    ;
; FPB:FPBB|ParalelRegister2:p_reg|REG[4]                ; FPB:FPBB|ParalelRegister2:p_reg|Equal0               ; yes                    ;
; divider:pembagian|ParalelRegister:RegisterM|REG[5]    ; divider:pembagian|dividerfsm:FSMDivider|CT_IN        ; yes                    ;
; FPB:FPBB|ParalelRegister2:p_reg|REG[5]                ; FPB:FPBB|ParalelRegister2:p_reg|Equal0               ; yes                    ;
; divider:pembagian|ParalelRegister:RegisterM|REG[6]    ; divider:pembagian|dividerfsm:FSMDivider|CT_IN        ; yes                    ;
; FPB:FPBB|ParalelRegister2:p_reg|REG[6]                ; FPB:FPBB|ParalelRegister2:p_reg|Equal0               ; yes                    ;
; divider:pembagian|ParalelRegister:RegisterM|REG[7]    ; divider:pembagian|dividerfsm:FSMDivider|CT_IN        ; yes                    ;
; FPB:FPBB|ParalelRegister2:p_reg|REG[7]                ; FPB:FPBB|ParalelRegister2:p_reg|Equal0               ; yes                    ;
; divider:pembagian|ParalelRegister:RegisterM|REG[8]    ; divider:pembagian|dividerfsm:FSMDivider|CT_IN        ; yes                    ;
; FPB:FPBB|ParalelRegister2:p_reg|REG[8]                ; FPB:FPBB|ParalelRegister2:p_reg|Equal0               ; yes                    ;
; divider:pembagian|ParalelRegister:RegisterM|REG[9]    ; divider:pembagian|dividerfsm:FSMDivider|CT_IN        ; yes                    ;
; FPB:FPBB|ParalelRegister2:p_reg|REG[9]                ; FPB:FPBB|ParalelRegister2:p_reg|Equal0               ; yes                    ;
; divider:pembagian|ParalelRegister:RegisterM|REG[10]   ; divider:pembagian|dividerfsm:FSMDivider|CT_IN        ; yes                    ;
; FPB:FPBB|ParalelRegister2:p_reg|REG[10]               ; FPB:FPBB|ParalelRegister2:p_reg|Equal0               ; yes                    ;
; divider:pembagian|ParalelRegister:RegisterM|REG[11]   ; divider:pembagian|dividerfsm:FSMDivider|CT_IN        ; yes                    ;
; FPB:FPBB|ParalelRegister2:p_reg|REG[11]               ; FPB:FPBB|ParalelRegister2:p_reg|Equal0               ; yes                    ;
; divider:pembagian|ParalelRegister:RegisterM|REG[12]   ; divider:pembagian|dividerfsm:FSMDivider|CT_IN        ; yes                    ;
; FPB:FPBB|ParalelRegister2:p_reg|REG[12]               ; FPB:FPBB|ParalelRegister2:p_reg|Equal0               ; yes                    ;
; divider:pembagian|ParalelRegister:RegisterM|REG[13]   ; divider:pembagian|dividerfsm:FSMDivider|CT_IN        ; yes                    ;
; FPB:FPBB|ParalelRegister2:p_reg|REG[13]               ; FPB:FPBB|ParalelRegister2:p_reg|Equal0               ; yes                    ;
; divider:pembagian|ParalelRegister:RegisterM|REG[14]   ; divider:pembagian|dividerfsm:FSMDivider|CT_IN        ; yes                    ;
; FPB:FPBB|ParalelRegister2:p_reg|REG[14]               ; FPB:FPBB|ParalelRegister2:p_reg|Equal0               ; yes                    ;
; divider:pembagian|ParalelRegister:RegisterM|REG[15]   ; divider:pembagian|dividerfsm:FSMDivider|CT_IN        ; yes                    ;
; FPB:FPBB|ParalelRegister2:p_reg|REG[15]               ; FPB:FPBB|ParalelRegister2:p_reg|Equal0               ; yes                    ;
; divider:pembagian|ParalelRegister:RegisterM|REG[16]   ; divider:pembagian|dividerfsm:FSMDivider|CT_IN        ; yes                    ;
; FPB:FPBB|ParalelRegister2:p_reg|REG[16]               ; FPB:FPBB|ParalelRegister2:p_reg|Equal0               ; yes                    ;
; divider:pembagian|ParalelRegister:RegisterM|REG[17]   ; divider:pembagian|dividerfsm:FSMDivider|CT_IN        ; yes                    ;
; FPB:FPBB|ParalelRegister2:p_reg|REG[17]               ; FPB:FPBB|ParalelRegister2:p_reg|Equal0               ; yes                    ;
; divider:pembagian|ParalelRegister:RegisterM|REG[18]   ; divider:pembagian|dividerfsm:FSMDivider|CT_IN        ; yes                    ;
; FPB:FPBB|ParalelRegister2:p_reg|REG[18]               ; FPB:FPBB|ParalelRegister2:p_reg|Equal0               ; yes                    ;
; divider:pembagian|ParalelRegister:RegisterM|REG[19]   ; divider:pembagian|dividerfsm:FSMDivider|CT_IN        ; yes                    ;
; FPB:FPBB|ParalelRegister2:p_reg|REG[19]               ; FPB:FPBB|ParalelRegister2:p_reg|Equal0               ; yes                    ;
; divider:pembagian|ParalelRegister:RegisterM|REG[20]   ; divider:pembagian|dividerfsm:FSMDivider|CT_IN        ; yes                    ;
; FPB:FPBB|ParalelRegister2:p_reg|REG[20]               ; FPB:FPBB|ParalelRegister2:p_reg|Equal0               ; yes                    ;
; divider:pembagian|ParalelRegister:RegisterM|REG[21]   ; divider:pembagian|dividerfsm:FSMDivider|CT_IN        ; yes                    ;
; FPB:FPBB|ParalelRegister2:p_reg|REG[21]               ; FPB:FPBB|ParalelRegister2:p_reg|Equal0               ; yes                    ;
; divider:pembagian|ParalelRegister:RegisterM|REG[22]   ; divider:pembagian|dividerfsm:FSMDivider|CT_IN        ; yes                    ;
; FPB:FPBB|ParalelRegister2:p_reg|REG[22]               ; FPB:FPBB|ParalelRegister2:p_reg|Equal0               ; yes                    ;
; divider:pembagian|ParalelRegister:RegisterM|REG[23]   ; divider:pembagian|dividerfsm:FSMDivider|CT_IN        ; yes                    ;
; FPB:FPBB|ParalelRegister2:p_reg|REG[23]               ; FPB:FPBB|ParalelRegister2:p_reg|Equal0               ; yes                    ;
; divider:pembagian|ParalelRegister:RegisterM|REG[24]   ; divider:pembagian|dividerfsm:FSMDivider|CT_IN        ; yes                    ;
; FPB:FPBB|ParalelRegister2:p_reg|REG[24]               ; FPB:FPBB|ParalelRegister2:p_reg|Equal0               ; yes                    ;
; divider:pembagian|ParalelRegister:RegisterM|REG[25]   ; divider:pembagian|dividerfsm:FSMDivider|CT_IN        ; yes                    ;
; FPB:FPBB|ParalelRegister2:p_reg|REG[25]               ; FPB:FPBB|ParalelRegister2:p_reg|Equal0               ; yes                    ;
; divider:pembagian|ParalelRegister:RegisterM|REG[26]   ; divider:pembagian|dividerfsm:FSMDivider|CT_IN        ; yes                    ;
; FPB:FPBB|ParalelRegister2:p_reg|REG[26]               ; FPB:FPBB|ParalelRegister2:p_reg|Equal0               ; yes                    ;
; divider:pembagian|ParalelRegister:RegisterM|REG[27]   ; divider:pembagian|dividerfsm:FSMDivider|CT_IN        ; yes                    ;
; FPB:FPBB|ParalelRegister2:p_reg|REG[27]               ; FPB:FPBB|ParalelRegister2:p_reg|Equal0               ; yes                    ;
; divider:pembagian|ParalelRegister:RegisterM|REG[28]   ; divider:pembagian|dividerfsm:FSMDivider|CT_IN        ; yes                    ;
; FPB:FPBB|ParalelRegister2:p_reg|REG[28]               ; FPB:FPBB|ParalelRegister2:p_reg|Equal0               ; yes                    ;
; divider:pembagian|ParalelRegister:RegisterM|REG[29]   ; divider:pembagian|dividerfsm:FSMDivider|CT_IN        ; yes                    ;
; FPB:FPBB|ParalelRegister2:p_reg|REG[29]               ; FPB:FPBB|ParalelRegister2:p_reg|Equal0               ; yes                    ;
; divider:pembagian|ParalelRegister:RegisterM|REG[30]   ; divider:pembagian|dividerfsm:FSMDivider|CT_IN        ; yes                    ;
; FPB:FPBB|ParalelRegister2:p_reg|REG[30]               ; FPB:FPBB|ParalelRegister2:p_reg|Equal0               ; yes                    ;
; divider:pembagian|ParalelRegister:RegisterM|REG[31]   ; divider:pembagian|dividerfsm:FSMDivider|CT_IN        ; yes                    ;
; FPB:FPBB|ParalelRegister2:p_reg|REG[31]               ; FPB:FPBB|ParalelRegister2:p_reg|Equal0               ; yes                    ;
; divider:pembagian|ParalelRegister:RegisterM|REG[32]   ; divider:pembagian|dividerfsm:FSMDivider|CT_IN        ; yes                    ;
; FPB:FPBB|ParalelRegister2:p_reg|REG[32]               ; FPB:FPBB|ParalelRegister2:p_reg|Equal0               ; yes                    ;
; divider:pembagian|ParalelRegister:RegisterM|REG[33]   ; divider:pembagian|dividerfsm:FSMDivider|CT_IN        ; yes                    ;
; FPB:FPBB|ParalelRegister2:p_reg|REG[33]               ; FPB:FPBB|ParalelRegister2:p_reg|Equal0               ; yes                    ;
; divider:pembagian|ParalelRegister:RegisterM|REG[34]   ; divider:pembagian|dividerfsm:FSMDivider|CT_IN        ; yes                    ;
; FPB:FPBB|ParalelRegister2:p_reg|REG[34]               ; FPB:FPBB|ParalelRegister2:p_reg|Equal0               ; yes                    ;
; divider:pembagian|ParalelRegister:RegisterM|REG[35]   ; divider:pembagian|dividerfsm:FSMDivider|CT_IN        ; yes                    ;
; FPB:FPBB|ParalelRegister2:p_reg|REG[35]               ; FPB:FPBB|ParalelRegister2:p_reg|Equal0               ; yes                    ;
; divider:pembagian|ParalelRegister:RegisterM|REG[36]   ; divider:pembagian|dividerfsm:FSMDivider|CT_IN        ; yes                    ;
; FPB:FPBB|ParalelRegister2:p_reg|REG[36]               ; FPB:FPBB|ParalelRegister2:p_reg|Equal0               ; yes                    ;
; divider:pembagian|ParalelRegister:RegisterM|REG[37]   ; divider:pembagian|dividerfsm:FSMDivider|CT_IN        ; yes                    ;
; FPB:FPBB|ParalelRegister2:p_reg|REG[37]               ; FPB:FPBB|ParalelRegister2:p_reg|Equal0               ; yes                    ;
; divider:pembagian|ParalelRegister:RegisterM|REG[38]   ; divider:pembagian|dividerfsm:FSMDivider|CT_IN        ; yes                    ;
; FPB:FPBB|ParalelRegister2:p_reg|REG[38]               ; FPB:FPBB|ParalelRegister2:p_reg|Equal0               ; yes                    ;
; divider:pembagian|ParalelRegister:RegisterM|REG[39]   ; divider:pembagian|dividerfsm:FSMDivider|CT_IN        ; yes                    ;
; FPB:FPBB|ParalelRegister2:p_reg|REG[39]               ; FPB:FPBB|ParalelRegister2:p_reg|Equal0               ; yes                    ;
; divider:pembagian|ParalelRegister:RegisterM|REG[40]   ; divider:pembagian|dividerfsm:FSMDivider|CT_IN        ; yes                    ;
; FPB:FPBB|ParalelRegister2:p_reg|REG[40]               ; FPB:FPBB|ParalelRegister2:p_reg|Equal0               ; yes                    ;
; Multiplication:perkalian|ParalelRegister2:Acc|REG[0]  ; Multiplication:perkalian|ParalelRegister2:Acc|Equal0 ; yes                    ;
; Multiplication:perkalian|ParalelRegister2:Acc|REG[1]  ; Multiplication:perkalian|ParalelRegister2:Acc|Equal0 ; yes                    ;
; Multiplication:perkalian|ParalelRegister2:Acc|REG[2]  ; Multiplication:perkalian|ParalelRegister2:Acc|Equal0 ; yes                    ;
; Multiplication:perkalian|ParalelRegister2:Acc|REG[3]  ; Multiplication:perkalian|ParalelRegister2:Acc|Equal0 ; yes                    ;
; Multiplication:perkalian|ParalelRegister2:Acc|REG[4]  ; Multiplication:perkalian|ParalelRegister2:Acc|Equal0 ; yes                    ;
; Multiplication:perkalian|ParalelRegister2:Acc|REG[5]  ; Multiplication:perkalian|ParalelRegister2:Acc|Equal0 ; yes                    ;
; Multiplication:perkalian|ParalelRegister2:Acc|REG[6]  ; Multiplication:perkalian|ParalelRegister2:Acc|Equal0 ; yes                    ;
; Multiplication:perkalian|ParalelRegister2:Acc|REG[7]  ; Multiplication:perkalian|ParalelRegister2:Acc|Equal0 ; yes                    ;
; Multiplication:perkalian|ParalelRegister2:Acc|REG[8]  ; Multiplication:perkalian|ParalelRegister2:Acc|Equal0 ; yes                    ;
; Multiplication:perkalian|ParalelRegister2:Acc|REG[9]  ; Multiplication:perkalian|ParalelRegister2:Acc|Equal0 ; yes                    ;
; Multiplication:perkalian|ParalelRegister2:Acc|REG[10] ; Multiplication:perkalian|ParalelRegister2:Acc|Equal0 ; yes                    ;
; Multiplication:perkalian|ParalelRegister2:Acc|REG[11] ; Multiplication:perkalian|ParalelRegister2:Acc|Equal0 ; yes                    ;
; Multiplication:perkalian|ParalelRegister2:Acc|REG[12] ; Multiplication:perkalian|ParalelRegister2:Acc|Equal0 ; yes                    ;
; Multiplication:perkalian|ParalelRegister2:Acc|REG[13] ; Multiplication:perkalian|ParalelRegister2:Acc|Equal0 ; yes                    ;
; Multiplication:perkalian|ParalelRegister2:Acc|REG[14] ; Multiplication:perkalian|ParalelRegister2:Acc|Equal0 ; yes                    ;
; Multiplication:perkalian|ParalelRegister2:Acc|REG[15] ; Multiplication:perkalian|ParalelRegister2:Acc|Equal0 ; yes                    ;
; Multiplication:perkalian|ParalelRegister2:Acc|REG[16] ; Multiplication:perkalian|ParalelRegister2:Acc|Equal0 ; yes                    ;
; Multiplication:perkalian|ParalelRegister2:Acc|REG[17] ; Multiplication:perkalian|ParalelRegister2:Acc|Equal0 ; yes                    ;
; Number of user-specified and inferred latches = 1222  ;                                                      ;                        ;
+-------------------------------------------------------+------------------------------------------------------+------------------------+
Table restricted to first 100 entries. Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                   ; Reason for Removal                                                                                                          ;
+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+
; divider:pembagian|dividerfsm:FSMDivider|SubtractON[0,2]                                                         ; Stuck at GND due to stuck port data_in                                                                                      ;
; divider:pembagian|dividerfsm:FSMDivider|add_ON[0,2]                                                             ; Stuck at GND due to stuck port data_in                                                                                      ;
; Pangkat:pangkat_coy|Multiplication:multiply|arsShifter:ArsShift|Aout[40]                                        ; Merged with Pangkat:pangkat_coy|Multiplication:multiply|arsShifter:ArsShift|Aout[39]                                        ;
; Multiplication:perkalian|arsShifter:ArsShift|Aout[40]                                                           ; Merged with Multiplication:perkalian|arsShifter:ArsShift|Aout[39]                                                           ;
; divider:pembagian|dividerfsm:FSMDivider|Status[0..1]                                                            ; Merged with divider:pembagian|dividerfsm:FSMDivider|add_ON[1]                                                               ;
; Pangkat:pangkat_coy|Multiplication:multiply|AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor|SP               ; Stuck at GND due to stuck port data_in                                                                                      ;
; Multiplication:perkalian|AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor|SP                                  ; Stuck at GND due to stuck port data_in                                                                                      ;
; FPB:FPBB|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor|SP                                                  ; Stuck at GND due to stuck port data_in                                                                                      ;
; divider:pembagian|AdderSubtractor:negatif|FSM:FSM_AdderSubtractor|SP                                            ; Stuck at GND due to stuck port data_in                                                                                      ;
; divider:pembagian|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor|SP                                         ; Stuck at GND due to stuck port data_in                                                                                      ;
; AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor|SP                                                            ; Stuck at GND due to stuck port data_in                                                                                      ;
; Multiplication:perkalian|MSB:MSBP|otherbit[0]                                                                   ; Merged with Pangkat:pangkat_coy|Multiplication:multiply|MSB:MSBP|otherbit[0]                                                ;
; Pangkat:pangkat_coy|Multiplication:multiply|outFinal:OutputFinal|Status[0]                                      ; Lost fanout                                                                                                                 ;
; Pangkat:pangkat_coy|Multiplication:multiply|AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor|state.s3         ; Lost fanout                                                                                                                 ;
; Pangkat:pangkat_coy|Multiplication:multiply|AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor|state.s4         ; Lost fanout                                                                                                                 ;
; Multiplication:perkalian|AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor|state.s3                            ; Lost fanout                                                                                                                 ;
; Multiplication:perkalian|AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor|state.s4                            ; Lost fanout                                                                                                                 ;
; FPB:FPBB|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor|state.s3                                            ; Lost fanout                                                                                                                 ;
; FPB:FPBB|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor|state.s4                                            ; Lost fanout                                                                                                                 ;
; divider:pembagian|AdderSubtractor:negatif|FSM:FSM_AdderSubtractor|state.s3                                      ; Lost fanout                                                                                                                 ;
; divider:pembagian|AdderSubtractor:negatif|FSM:FSM_AdderSubtractor|state.s4                                      ; Lost fanout                                                                                                                 ;
; divider:pembagian|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor|state.s3                                   ; Lost fanout                                                                                                                 ;
; divider:pembagian|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor|state.s4                                   ; Lost fanout                                                                                                                 ;
; AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor|state.s3                                                      ; Lost fanout                                                                                                                 ;
; AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor|state.s4                                                      ; Lost fanout                                                                                                                 ;
; Multiplication:perkalian|AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor|mux21:OUTP|f[40]                    ; Merged with Multiplication:perkalian|AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor|mux21:OUTP|f[39]                    ;
; Pangkat:pangkat_coy|Multiplication:multiply|AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor|mux21:OUTP|f[40] ; Merged with Pangkat:pangkat_coy|Multiplication:multiply|AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor|mux21:OUTP|f[39] ;
; Total Number of Removed Registers = 30                                                                          ;                                                                                                                             ;
+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 2949  ;
; Number of registers using Synchronous Clear  ; 6     ;
; Number of registers using Synchronous Load   ; 49    ;
; Number of registers using Asynchronous Clear ; 125   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 746   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |kalkulator|Pangkat:pangkat_coy|Multiplication:multiply|FSM_Multi:control|count[0]                               ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |kalkulator|Multiplication:perkalian|FSM_Multi:control|count[0]                                                  ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |kalkulator|Pangkat:pangkat_coy|Multiplication:multiply|AdderSubtractor_M:AddSub|adderFSM:AdderFSMBlok|count[4]  ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |kalkulator|Multiplication:perkalian|AdderSubtractor_M:AddSub|adderFSM:AdderFSMBlok|count[1]                     ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |kalkulator|FPB:FPBB|AdderSubtractor:Subtractor|adderFSM:AdderFSMBlok|count[1]                                   ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |kalkulator|divider:pembagian|AdderSubtractor:negatif|adderFSM:AdderFSMBlok|count[3]                             ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |kalkulator|divider:pembagian|AdderSubtractor:Subtractor|adderFSM:AdderFSMBlok|count[4]                          ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |kalkulator|AdderSubtractor:addersubs|adderFSM:AdderFSMBlok|count[1]                                             ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |kalkulator|FPB:FPBB|comparator:O_comp|comp[1]                                                                   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |kalkulator|Pangkat:pangkat_coy|Multiplication:multiply|AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor|state ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |kalkulator|Pangkat:pangkat_coy|Multiplication:multiply|FSM_Multi:control|nState.Q                               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |kalkulator|Multiplication:perkalian|AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor|state                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |kalkulator|Multiplication:perkalian|FSM_Multi:control|nState.Q                                                  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |kalkulator|FPB:FPBB|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor|state                                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |kalkulator|divider:pembagian|AdderSubtractor:negatif|FSM:FSM_AdderSubtractor|state                              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |kalkulator|divider:pembagian|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor|state                           ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |kalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor|state                                              ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; No         ; |kalkulator|divider:pembagian|dividerfsm:FSMDivider|cState                                                       ;
; 4:1                ; 41 bits   ; 82 LEs        ; 82 LEs               ; 0 LEs                  ; No         ; |kalkulator|Pangkat:pangkat_coy|signed_transfer:hasil_fix|Add1                                                   ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |kalkulator|divider:pembagian|dividerfsm:FSMDivider|cState                                                       ;
; 15:1               ; 40 bits   ; 400 LEs       ; 240 LEs              ; 160 LEs                ; No         ; |kalkulator|hasil                                                                                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |kalkulator ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; N              ; 41    ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AdderSubtractor:addersubs ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; n              ; 41    ; Signed Integer                                ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; n              ; 41    ; Signed Integer                                                        ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor|mux21:OUTP ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; n              ; 41    ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor|mux21:OUTQ ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; n              ; 41    ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor|S2Comp:COMP_P ;
+----------------+-------+-------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------+
; n              ; 41    ; Signed Integer                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor|S2Comp:COMP_Q ;
+----------------+-------+-------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------+
; n              ; 41    ; Signed Integer                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AdderSubtractor:addersubs|adderFSM:AdderFSMBlok ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; n              ; 41    ; Signed Integer                                                      ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AdderSubtractor:addersubs|adderFSM:AdderFSMBlok|RegisterSerial:RegA ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; n              ; 41    ; Signed Integer                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AdderSubtractor:addersubs|adderFSM:AdderFSMBlok|RegisterSerial:RegB ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; n              ; 41    ; Signed Integer                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AdderSubtractor:addersubs|adderFSM:AdderFSMBlok|RegisterSerial:RegS ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; n              ; 41    ; Signed Integer                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: divider:pembagian ;
+----------------+-------+---------------------------------------+
; Parameter Name ; Value ; Type                                  ;
+----------------+-------+---------------------------------------+
; n              ; 41    ; Signed Integer                        ;
+----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: divider:pembagian|dividerfsm:FSMDivider ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; N              ; 41    ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: divider:pembagian|signed_transfer:unsigned_P ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; n              ; 41    ; Signed Integer                                                   ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: divider:pembagian|signed_transfer:unsigned_Q ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; n              ; 41    ; Signed Integer                                                   ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: divider:pembagian|get_Signed:get_signed_p ;
+----------------+-------+---------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                          ;
+----------------+-------+---------------------------------------------------------------+
; n              ; 41    ; Signed Integer                                                ;
+----------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: divider:pembagian|get_Signed:get_signed_q ;
+----------------+-------+---------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                          ;
+----------------+-------+---------------------------------------------------------------+
; n              ; 41    ; Signed Integer                                                ;
+----------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: divider:pembagian|ParalelRegister:RegisterP ;
+----------------+-------+-----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                            ;
+----------------+-------+-----------------------------------------------------------------+
; n              ; 41    ; Signed Integer                                                  ;
+----------------+-------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: divider:pembagian|ParalelRegister:RegisterQ ;
+----------------+-------+-----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                            ;
+----------------+-------+-----------------------------------------------------------------+
; n              ; 41    ; Signed Integer                                                  ;
+----------------+-------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: divider:pembagian|func_R:transferPtoR ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; n              ; 41    ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: divider:pembagian|func_S:transferQtoS ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; n              ; 41    ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: divider:pembagian|func_R:transfershif ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; n              ; 41    ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: divider:pembagian|mux21:RInputSelector ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; n              ; 80    ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: divider:pembagian|ParalelRegister:RegisterR ;
+----------------+-------+-----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                            ;
+----------------+-------+-----------------------------------------------------------------+
; n              ; 80    ; Signed Integer                                                  ;
+----------------+-------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: divider:pembagian|ParalelRegister:RegisterM ;
+----------------+-------+-----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                            ;
+----------------+-------+-----------------------------------------------------------------+
; n              ; 80    ; Signed Integer                                                  ;
+----------------+-------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: divider:pembagian|transfer_m:transfer_modulo ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; n              ; 41    ; Signed Integer                                                   ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: divider:pembagian|RegisterSerial:RegisterSerialS ;
+----------------+-------+----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                 ;
+----------------+-------+----------------------------------------------------------------------+
; n              ; 80    ; Signed Integer                                                       ;
+----------------+-------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: divider:pembagian|comparatorreal:ComparatorRS ;
+----------------+-------+-------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                              ;
+----------------+-------+-------------------------------------------------------------------+
; n              ; 80    ; Signed Integer                                                    ;
+----------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: divider:pembagian|RegisterSerialkekiri:RegisterOutput ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; n              ; 41    ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: divider:pembagian|shift_checker:shift_cek ;
+----------------+-------+---------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                          ;
+----------------+-------+---------------------------------------------------------------+
; n              ; 80    ; Signed Integer                                                ;
+----------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: divider:pembagian|AdderSubtractor:Subtractor ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; n              ; 80    ; Signed Integer                                                   ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: divider:pembagian|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor ;
+----------------+-------+------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------+
; n              ; 80    ; Signed Integer                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: divider:pembagian|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor|mux21:OUTP ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; n              ; 80    ; Signed Integer                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: divider:pembagian|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor|mux21:OUTQ ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; n              ; 80    ; Signed Integer                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: divider:pembagian|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor|S2Comp:COMP_P ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
; n              ; 80    ; Signed Integer                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: divider:pembagian|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor|S2Comp:COMP_Q ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
; n              ; 80    ; Signed Integer                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: divider:pembagian|AdderSubtractor:Subtractor|adderFSM:AdderFSMBlok ;
+----------------+-------+----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------+
; n              ; 80    ; Signed Integer                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: divider:pembagian|AdderSubtractor:Subtractor|adderFSM:AdderFSMBlok|RegisterSerial:RegA ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; n              ; 80    ; Signed Integer                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: divider:pembagian|AdderSubtractor:Subtractor|adderFSM:AdderFSMBlok|RegisterSerial:RegB ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; n              ; 80    ; Signed Integer                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: divider:pembagian|AdderSubtractor:Subtractor|adderFSM:AdderFSMBlok|RegisterSerial:RegS ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; n              ; 80    ; Signed Integer                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: divider:pembagian|signed_transfer:hasil_divider ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; n              ; 41    ; Signed Integer                                                      ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: divider:pembagian|signed_transfer:hasil_mod ;
+----------------+-------+-----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                            ;
+----------------+-------+-----------------------------------------------------------------+
; n              ; 41    ; Signed Integer                                                  ;
+----------------+-------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: divider:pembagian|AdderSubtractor:negatif ;
+----------------+-------+---------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                          ;
+----------------+-------+---------------------------------------------------------------+
; n              ; 41    ; Signed Integer                                                ;
+----------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: divider:pembagian|AdderSubtractor:negatif|FSM:FSM_AdderSubtractor ;
+----------------+-------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------+
; n              ; 41    ; Signed Integer                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: divider:pembagian|AdderSubtractor:negatif|FSM:FSM_AdderSubtractor|mux21:OUTP ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; n              ; 41    ; Signed Integer                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: divider:pembagian|AdderSubtractor:negatif|FSM:FSM_AdderSubtractor|mux21:OUTQ ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; n              ; 41    ; Signed Integer                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: divider:pembagian|AdderSubtractor:negatif|FSM:FSM_AdderSubtractor|S2Comp:COMP_P ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; n              ; 41    ; Signed Integer                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: divider:pembagian|AdderSubtractor:negatif|FSM:FSM_AdderSubtractor|S2Comp:COMP_Q ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; n              ; 41    ; Signed Integer                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: divider:pembagian|AdderSubtractor:negatif|adderFSM:AdderFSMBlok ;
+----------------+-------+-------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------+
; n              ; 41    ; Signed Integer                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: divider:pembagian|AdderSubtractor:negatif|adderFSM:AdderFSMBlok|RegisterSerial:RegA ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; n              ; 41    ; Signed Integer                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: divider:pembagian|AdderSubtractor:negatif|adderFSM:AdderFSMBlok|RegisterSerial:RegB ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; n              ; 41    ; Signed Integer                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: divider:pembagian|AdderSubtractor:negatif|adderFSM:AdderFSMBlok|RegisterSerial:RegS ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; n              ; 41    ; Signed Integer                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------+
; Parameter Settings for User Entity Instance: FPB:FPBB ;
+----------------+-------+------------------------------+
; Parameter Name ; Value ; Type                         ;
+----------------+-------+------------------------------+
; n              ; 41    ; Signed Integer               ;
+----------------+-------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FPB:FPBB|fsm_fpb:Control ;
+----------------+-------+----------------------------------------------+
; Parameter Name ; Value ; Type                                         ;
+----------------+-------+----------------------------------------------+
; n              ; 41    ; Signed Integer                               ;
+----------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FPB:FPBB|multiplexer:p_mux ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; n              ; 41    ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FPB:FPBB|multiplexer:q_mux ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; n              ; 41    ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FPB:FPBB|ParalelRegister2:p_reg ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; n              ; 41    ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FPB:FPBB|ParalelRegister2:q_reg ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; n              ; 41    ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FPB:FPBB|comparator:O_comp ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; n              ; 41    ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FPB:FPBB|multiplexer:p_mux2 ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; n              ; 41    ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FPB:FPBB|multiplexer:q_mux2 ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; n              ; 41    ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FPB:FPBB|AdderSubtractor:Subtractor ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; n              ; 41    ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FPB:FPBB|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; n              ; 41    ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FPB:FPBB|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor|mux21:OUTP ;
+----------------+-------+--------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------+
; n              ; 41    ; Signed Integer                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FPB:FPBB|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor|mux21:OUTQ ;
+----------------+-------+--------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------+
; n              ; 41    ; Signed Integer                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FPB:FPBB|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor|S2Comp:COMP_P ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; n              ; 41    ; Signed Integer                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FPB:FPBB|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor|S2Comp:COMP_Q ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; n              ; 41    ; Signed Integer                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FPB:FPBB|AdderSubtractor:Subtractor|adderFSM:AdderFSMBlok ;
+----------------+-------+-------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------+
; n              ; 41    ; Signed Integer                                                                ;
+----------------+-------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FPB:FPBB|AdderSubtractor:Subtractor|adderFSM:AdderFSMBlok|RegisterSerial:RegA ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
; n              ; 41    ; Signed Integer                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FPB:FPBB|AdderSubtractor:Subtractor|adderFSM:AdderFSMBlok|RegisterSerial:RegB ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
; n              ; 41    ; Signed Integer                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FPB:FPBB|AdderSubtractor:Subtractor|adderFSM:AdderFSMBlok|RegisterSerial:RegS ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
; n              ; 41    ; Signed Integer                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Multiplication:perkalian ;
+----------------+-------+----------------------------------------------+
; Parameter Name ; Value ; Type                                         ;
+----------------+-------+----------------------------------------------+
; n              ; 41    ; Signed Integer                               ;
+----------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Multiplication:perkalian|FSM_Multi:control ;
+----------------+-------+----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                           ;
+----------------+-------+----------------------------------------------------------------+
; N              ; 41    ; Signed Integer                                                 ;
+----------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Multiplication:perkalian|MSB:MSBP ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; n              ; 41    ; Signed Integer                                        ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Multiplication:perkalian|MSB:MSBQ ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; n              ; 41    ; Signed Integer                                        ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Multiplication:perkalian|ParalelRegister2:reg_p ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; n              ; 41    ; Signed Integer                                                      ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Multiplication:perkalian|multiplexer:MuxRegQ ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; n              ; 41    ; Signed Integer                                                   ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Multiplication:perkalian|ParalelRegisterQ:reg_q ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; n              ; 41    ; Signed Integer                                                      ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Multiplication:perkalian|AdderSubtractor_M:AddSub ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; n              ; 41    ; Signed Integer                                                        ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Multiplication:perkalian|AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
; n              ; 41    ; Signed Integer                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Multiplication:perkalian|AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor|mux21:OUTP ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; n              ; 41    ; Signed Integer                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Multiplication:perkalian|AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor|mux21:OUTQ ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; n              ; 41    ; Signed Integer                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Multiplication:perkalian|AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor|S2Comp:COMP_P ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
; n              ; 41    ; Signed Integer                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Multiplication:perkalian|AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor|S2Comp:COMP_Q ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
; n              ; 41    ; Signed Integer                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Multiplication:perkalian|AdderSubtractor_M:AddSub|adderFSM:AdderFSMBlok ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; n              ; 41    ; Signed Integer                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Multiplication:perkalian|AdderSubtractor_M:AddSub|adderFSM:AdderFSMBlok|RegisterSerial:RegA ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------+
; n              ; 41    ; Signed Integer                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Multiplication:perkalian|AdderSubtractor_M:AddSub|adderFSM:AdderFSMBlok|RegisterSerial:RegB ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------+
; n              ; 41    ; Signed Integer                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Multiplication:perkalian|AdderSubtractor_M:AddSub|adderFSM:AdderFSMBlok|RegisterSerial:RegS ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------+
; n              ; 41    ; Signed Integer                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Multiplication:perkalian|multiplexer:MuxAcc ;
+----------------+-------+-----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                            ;
+----------------+-------+-----------------------------------------------------------------+
; n              ; 41    ; Signed Integer                                                  ;
+----------------+-------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Multiplication:perkalian|ParalelRegister2:Acc ;
+----------------+-------+-------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                              ;
+----------------+-------+-------------------------------------------------------------------+
; n              ; 41    ; Signed Integer                                                    ;
+----------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Multiplication:perkalian|arsShifter:ArsShift ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; n              ; 41    ; Signed Integer                                                   ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Multiplication:perkalian|outFinal:OutputFinal ;
+----------------+-------+-------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                              ;
+----------------+-------+-------------------------------------------------------------------+
; n              ; 41    ; Signed Integer                                                    ;
+----------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Pangkat:pangkat_coy ;
+----------------+-------+-----------------------------------------+
; Parameter Name ; Value ; Type                                    ;
+----------------+-------+-----------------------------------------+
; n              ; 41    ; Signed Integer                          ;
+----------------+-------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Pangkat:pangkat_coy|signed_transfer:unsig_P ;
+----------------+-------+-----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                            ;
+----------------+-------+-----------------------------------------------------------------+
; n              ; 41    ; Signed Integer                                                  ;
+----------------+-------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Pangkat:pangkat_coy|ParalelRegister2:req_P ;
+----------------+-------+----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                           ;
+----------------+-------+----------------------------------------------------------------+
; n              ; 41    ; Signed Integer                                                 ;
+----------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Pangkat:pangkat_coy|ParalelRegister2:req_Q ;
+----------------+-------+----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                           ;
+----------------+-------+----------------------------------------------------------------+
; n              ; 41    ; Signed Integer                                                 ;
+----------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Pangkat:pangkat_coy|ParalelRegister2:reg_M ;
+----------------+-------+----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                           ;
+----------------+-------+----------------------------------------------------------------+
; n              ; 41    ; Signed Integer                                                 ;
+----------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Pangkat:pangkat_coy|multiplexer:mux21 ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; n              ; 41    ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Pangkat:pangkat_coy|FSM_Pangkat:fsmPangkat ;
+----------------+-------+----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                           ;
+----------------+-------+----------------------------------------------------------------+
; n              ; 41    ; Signed Integer                                                 ;
+----------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Pangkat:pangkat_coy|Multiplication:multiply ;
+----------------+-------+-----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                            ;
+----------------+-------+-----------------------------------------------------------------+
; n              ; 41    ; Signed Integer                                                  ;
+----------------+-------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Pangkat:pangkat_coy|Multiplication:multiply|FSM_Multi:control ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; N              ; 41    ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Pangkat:pangkat_coy|Multiplication:multiply|MSB:MSBP ;
+----------------+-------+--------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                     ;
+----------------+-------+--------------------------------------------------------------------------+
; n              ; 41    ; Signed Integer                                                           ;
+----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Pangkat:pangkat_coy|Multiplication:multiply|MSB:MSBQ ;
+----------------+-------+--------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                     ;
+----------------+-------+--------------------------------------------------------------------------+
; n              ; 41    ; Signed Integer                                                           ;
+----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Pangkat:pangkat_coy|Multiplication:multiply|ParalelRegister2:reg_p ;
+----------------+-------+----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------+
; n              ; 41    ; Signed Integer                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Pangkat:pangkat_coy|Multiplication:multiply|multiplexer:MuxRegQ ;
+----------------+-------+-------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------+
; n              ; 41    ; Signed Integer                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Pangkat:pangkat_coy|Multiplication:multiply|ParalelRegisterQ:reg_q ;
+----------------+-------+----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------+
; n              ; 41    ; Signed Integer                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Pangkat:pangkat_coy|Multiplication:multiply|AdderSubtractor_M:AddSub ;
+----------------+-------+------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------+
; n              ; 41    ; Signed Integer                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Pangkat:pangkat_coy|Multiplication:multiply|AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; n              ; 41    ; Signed Integer                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Pangkat:pangkat_coy|Multiplication:multiply|AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor|mux21:OUTP ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; n              ; 41    ; Signed Integer                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Pangkat:pangkat_coy|Multiplication:multiply|AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor|mux21:OUTQ ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; n              ; 41    ; Signed Integer                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Pangkat:pangkat_coy|Multiplication:multiply|AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor|S2Comp:COMP_P ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; n              ; 41    ; Signed Integer                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Pangkat:pangkat_coy|Multiplication:multiply|AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor|S2Comp:COMP_Q ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; n              ; 41    ; Signed Integer                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Pangkat:pangkat_coy|Multiplication:multiply|AdderSubtractor_M:AddSub|adderFSM:AdderFSMBlok ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------+
; n              ; 41    ; Signed Integer                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Pangkat:pangkat_coy|Multiplication:multiply|AdderSubtractor_M:AddSub|adderFSM:AdderFSMBlok|RegisterSerial:RegA ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; n              ; 41    ; Signed Integer                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Pangkat:pangkat_coy|Multiplication:multiply|AdderSubtractor_M:AddSub|adderFSM:AdderFSMBlok|RegisterSerial:RegB ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; n              ; 41    ; Signed Integer                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Pangkat:pangkat_coy|Multiplication:multiply|AdderSubtractor_M:AddSub|adderFSM:AdderFSMBlok|RegisterSerial:RegS ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; n              ; 41    ; Signed Integer                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Pangkat:pangkat_coy|Multiplication:multiply|multiplexer:MuxAcc ;
+----------------+-------+------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------+
; n              ; 41    ; Signed Integer                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Pangkat:pangkat_coy|Multiplication:multiply|ParalelRegister2:Acc ;
+----------------+-------+--------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------+
; n              ; 41    ; Signed Integer                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Pangkat:pangkat_coy|Multiplication:multiply|arsShifter:ArsShift ;
+----------------+-------+-------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------+
; n              ; 41    ; Signed Integer                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Pangkat:pangkat_coy|Multiplication:multiply|outFinal:OutputFinal ;
+----------------+-------+--------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------+
; n              ; 41    ; Signed Integer                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Pangkat:pangkat_coy|signed_transfer:hasil_fix ;
+----------------+-------+-------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                              ;
+----------------+-------+-------------------------------------------------------------------+
; n              ; 41    ; Signed Integer                                                    ;
+----------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Pangkat:pangkat_coy|signed_transfer:hasil_fix"                                               ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; en            ; Input  ; Info     ; Stuck at VCC                                                                        ;
; output_vector ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Pangkat:pangkat_coy|Multiplication:multiply|FSM_Multi:control"                           ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; selectorp ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ct2s      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Pangkat:pangkat_coy|Multiplication:multiply"                                            ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; debugout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Pangkat:pangkat_coy|FSM_Pangkat:fsmPangkat"                                          ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; debug ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Pangkat:pangkat_coy|signed_transfer:unsig_P"                                                 ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; en            ; Input  ; Info     ; Stuck at VCC                                                                        ;
; output_vector ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Multiplication:perkalian|AdderSubtractor_M:AddSub|adderFSM:AdderFSMBlok|RegisterSerial:RegS" ;
+--------+-------+----------+---------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                     ;
+--------+-------+----------+---------------------------------------------------------------------------------------------+
; in_reg ; Input ; Info     ; Stuck at GND                                                                                ;
+--------+-------+----------+---------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Multiplication:perkalian|AdderSubtractor_M:AddSub|adderFSM:AdderFSMBlok|RegisterSerial:RegB" ;
+----------+--------+----------+------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                  ;
+----------+--------+----------+------------------------------------------------------------------------------------------+
; w        ; Input  ; Info     ; Stuck at GND                                                                             ;
; en       ; Input  ; Info     ; Stuck at VCC                                                                             ;
; q[40..1] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.      ;
+----------+--------+----------+------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Multiplication:perkalian|AdderSubtractor_M:AddSub|adderFSM:AdderFSMBlok|RegisterSerial:RegA" ;
+----------+--------+----------+------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                  ;
+----------+--------+----------+------------------------------------------------------------------------------------------+
; w        ; Input  ; Info     ; Stuck at GND                                                                             ;
; en       ; Input  ; Info     ; Stuck at VCC                                                                             ;
; q[40..1] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.      ;
+----------+--------+----------+------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Multiplication:perkalian|AdderSubtractor_M:AddSub|adderFSM:AdderFSMBlok"            ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; ens  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Multiplication:perkalian|FSM_Multi:control"                                              ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; selectorp ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ct2s      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Multiplication:perkalian"                                                                                    ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                  ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; debugout ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "divider:pembagian|AdderSubtractor:negatif|adderFSM:AdderFSMBlok"                    ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; ens  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "divider:pembagian|signed_transfer:hasil_mod"                                                 ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; en            ; Input  ; Info     ; Stuck at VCC                                                                        ;
; output_vector ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "divider:pembagian|signed_transfer:hasil_divider"                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; en            ; Input  ; Info     ; Stuck at VCC                                                                        ;
; output_vector ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "divider:pembagian|AdderSubtractor:Subtractor|adderFSM:AdderFSMBlok|RegisterSerial:RegS" ;
+--------+-------+----------+----------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                ;
+--------+-------+----------+----------------------------------------------------------------------------------------+
; in_reg ; Input ; Info     ; Stuck at GND                                                                           ;
+--------+-------+----------+----------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "divider:pembagian|AdderSubtractor:Subtractor|adderFSM:AdderFSMBlok|RegisterSerial:RegB" ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; w        ; Input  ; Info     ; Stuck at GND                                                                        ;
; en       ; Input  ; Info     ; Stuck at VCC                                                                        ;
; q[79..1] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "divider:pembagian|AdderSubtractor:Subtractor|adderFSM:AdderFSMBlok|RegisterSerial:RegA" ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; w        ; Input  ; Info     ; Stuck at GND                                                                        ;
; en       ; Input  ; Info     ; Stuck at VCC                                                                        ;
; q[79..1] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "divider:pembagian|AdderSubtractor:Subtractor|adderFSM:AdderFSMBlok"                 ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; ens  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------+
; Port Connectivity Checks: "divider:pembagian|RegisterSerialkekiri:RegisterOutput" ;
+--------+-------+----------+-------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                               ;
+--------+-------+----------+-------------------------------------------------------+
; in_reg ; Input ; Info     ; Stuck at GND                                          ;
; l      ; Input ; Info     ; Stuck at GND                                          ;
+--------+-------+----------+-------------------------------------------------------+


+------------------------------------------------------------------------------+
; Port Connectivity Checks: "divider:pembagian|RegisterSerial:RegisterSerialS" ;
+------+-------+----------+----------------------------------------------------+
; Port ; Type  ; Severity ; Details                                            ;
+------+-------+----------+----------------------------------------------------+
; w    ; Input ; Info     ; Stuck at GND                                       ;
+------+-------+----------+----------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "divider:pembagian|signed_transfer:unsigned_Q"                                                ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; en            ; Input  ; Info     ; Stuck at VCC                                                                        ;
; output_vector ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "divider:pembagian|signed_transfer:unsigned_P"                                                ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; en            ; Input  ; Info     ; Stuck at VCC                                                                        ;
; output_vector ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "divider:pembagian"                                                                                            ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; debug_fsm ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; debug_m1  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; debug_m2  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "AdderSubtractor:addersubs|adderFSM:AdderFSMBlok|RegisterSerial:RegS" ;
+--------+-------+----------+---------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                             ;
+--------+-------+----------+---------------------------------------------------------------------+
; in_reg ; Input ; Info     ; Stuck at GND                                                        ;
+--------+-------+----------+---------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "AdderSubtractor:addersubs|adderFSM:AdderFSMBlok|RegisterSerial:RegB"                    ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; w        ; Input  ; Info     ; Stuck at GND                                                                        ;
; en       ; Input  ; Info     ; Stuck at VCC                                                                        ;
; q[40..1] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "AdderSubtractor:addersubs|adderFSM:AdderFSMBlok|RegisterSerial:RegA"                    ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; w        ; Input  ; Info     ; Stuck at GND                                                                        ;
; en       ; Input  ; Info     ; Stuck at VCC                                                                        ;
; q[40..1] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "AdderSubtractor:addersubs|adderFSM:AdderFSMBlok"                                    ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; ens  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Tue Dec 05 06:01:07 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off kalkulator -c kalkulator
Info: Found 2 design units, including 1 entities, in source file kalkulator.vhd
    Info: Found design unit 1: kalkulator-behavorial
    Info: Found entity 1: kalkulator
Info: Elaborating entity "kalkulator" for the top level hierarchy
Warning (10492): VHDL Process Statement warning at kalkulator.vhd(147): signal "output_S" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at kalkulator.vhd(148): signal "st_S" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at kalkulator.vhd(150): signal "output_D" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at kalkulator.vhd(151): signal "st_D" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at kalkulator.vhd(153): signal "output_F" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at kalkulator.vhd(154): signal "st_F" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at kalkulator.vhd(159): signal "output_P" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at kalkulator.vhd(160): signal "st_P" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at kalkulator.vhd(162): signal "output_pangkat" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at kalkulator.vhd(163): signal "st_pangkat" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning: Using design file addersubtractor.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info: Found design unit 1: AdderSubtractor-AdderSubtractor_arc
    Info: Found entity 1: AdderSubtractor
Info: Elaborating entity "AdderSubtractor" for hierarchy "AdderSubtractor:addersubs"
Warning (10492): VHDL Process Statement warning at addersubtractor.vhd(94): signal "Out_int" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning: Using design file fsm.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info: Found design unit 1: FSM-FSM_arc
    Info: Found entity 1: FSM
Info: Elaborating entity "FSM" for hierarchy "AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor"
Warning (10492): VHDL Process Statement warning at fsm.vhd(84): signal "Pin" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at fsm.vhd(85): signal "Qin" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10631): VHDL Process Statement warning at fsm.vhd(79): inferring latch(es) for signal or variable "P", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at fsm.vhd(79): inferring latch(es) for signal or variable "Q", which holds its previous value in one or more paths through the process
Info (10041): Inferred latch for "Q[0]" at fsm.vhd(79)
Info (10041): Inferred latch for "Q[1]" at fsm.vhd(79)
Info (10041): Inferred latch for "Q[2]" at fsm.vhd(79)
Info (10041): Inferred latch for "Q[3]" at fsm.vhd(79)
Info (10041): Inferred latch for "Q[4]" at fsm.vhd(79)
Info (10041): Inferred latch for "Q[5]" at fsm.vhd(79)
Info (10041): Inferred latch for "Q[6]" at fsm.vhd(79)
Info (10041): Inferred latch for "Q[7]" at fsm.vhd(79)
Info (10041): Inferred latch for "Q[8]" at fsm.vhd(79)
Info (10041): Inferred latch for "Q[9]" at fsm.vhd(79)
Info (10041): Inferred latch for "Q[10]" at fsm.vhd(79)
Info (10041): Inferred latch for "Q[11]" at fsm.vhd(79)
Info (10041): Inferred latch for "Q[12]" at fsm.vhd(79)
Info (10041): Inferred latch for "Q[13]" at fsm.vhd(79)
Info (10041): Inferred latch for "Q[14]" at fsm.vhd(79)
Info (10041): Inferred latch for "Q[15]" at fsm.vhd(79)
Info (10041): Inferred latch for "Q[16]" at fsm.vhd(79)
Info (10041): Inferred latch for "Q[17]" at fsm.vhd(79)
Info (10041): Inferred latch for "Q[18]" at fsm.vhd(79)
Info (10041): Inferred latch for "Q[19]" at fsm.vhd(79)
Info (10041): Inferred latch for "Q[20]" at fsm.vhd(79)
Info (10041): Inferred latch for "Q[21]" at fsm.vhd(79)
Info (10041): Inferred latch for "Q[22]" at fsm.vhd(79)
Info (10041): Inferred latch for "Q[23]" at fsm.vhd(79)
Info (10041): Inferred latch for "Q[24]" at fsm.vhd(79)
Info (10041): Inferred latch for "Q[25]" at fsm.vhd(79)
Info (10041): Inferred latch for "Q[26]" at fsm.vhd(79)
Info (10041): Inferred latch for "Q[27]" at fsm.vhd(79)
Info (10041): Inferred latch for "Q[28]" at fsm.vhd(79)
Info (10041): Inferred latch for "Q[29]" at fsm.vhd(79)
Info (10041): Inferred latch for "Q[30]" at fsm.vhd(79)
Info (10041): Inferred latch for "Q[31]" at fsm.vhd(79)
Info (10041): Inferred latch for "Q[32]" at fsm.vhd(79)
Info (10041): Inferred latch for "Q[33]" at fsm.vhd(79)
Info (10041): Inferred latch for "Q[34]" at fsm.vhd(79)
Info (10041): Inferred latch for "Q[35]" at fsm.vhd(79)
Info (10041): Inferred latch for "Q[36]" at fsm.vhd(79)
Info (10041): Inferred latch for "Q[37]" at fsm.vhd(79)
Info (10041): Inferred latch for "Q[38]" at fsm.vhd(79)
Info (10041): Inferred latch for "Q[39]" at fsm.vhd(79)
Info (10041): Inferred latch for "Q[40]" at fsm.vhd(79)
Info (10041): Inferred latch for "P[0]" at fsm.vhd(79)
Info (10041): Inferred latch for "P[1]" at fsm.vhd(79)
Info (10041): Inferred latch for "P[2]" at fsm.vhd(79)
Info (10041): Inferred latch for "P[3]" at fsm.vhd(79)
Info (10041): Inferred latch for "P[4]" at fsm.vhd(79)
Info (10041): Inferred latch for "P[5]" at fsm.vhd(79)
Info (10041): Inferred latch for "P[6]" at fsm.vhd(79)
Info (10041): Inferred latch for "P[7]" at fsm.vhd(79)
Info (10041): Inferred latch for "P[8]" at fsm.vhd(79)
Info (10041): Inferred latch for "P[9]" at fsm.vhd(79)
Info (10041): Inferred latch for "P[10]" at fsm.vhd(79)
Info (10041): Inferred latch for "P[11]" at fsm.vhd(79)
Info (10041): Inferred latch for "P[12]" at fsm.vhd(79)
Info (10041): Inferred latch for "P[13]" at fsm.vhd(79)
Info (10041): Inferred latch for "P[14]" at fsm.vhd(79)
Info (10041): Inferred latch for "P[15]" at fsm.vhd(79)
Info (10041): Inferred latch for "P[16]" at fsm.vhd(79)
Info (10041): Inferred latch for "P[17]" at fsm.vhd(79)
Info (10041): Inferred latch for "P[18]" at fsm.vhd(79)
Info (10041): Inferred latch for "P[19]" at fsm.vhd(79)
Info (10041): Inferred latch for "P[20]" at fsm.vhd(79)
Info (10041): Inferred latch for "P[21]" at fsm.vhd(79)
Info (10041): Inferred latch for "P[22]" at fsm.vhd(79)
Info (10041): Inferred latch for "P[23]" at fsm.vhd(79)
Info (10041): Inferred latch for "P[24]" at fsm.vhd(79)
Info (10041): Inferred latch for "P[25]" at fsm.vhd(79)
Info (10041): Inferred latch for "P[26]" at fsm.vhd(79)
Info (10041): Inferred latch for "P[27]" at fsm.vhd(79)
Info (10041): Inferred latch for "P[28]" at fsm.vhd(79)
Info (10041): Inferred latch for "P[29]" at fsm.vhd(79)
Info (10041): Inferred latch for "P[30]" at fsm.vhd(79)
Info (10041): Inferred latch for "P[31]" at fsm.vhd(79)
Info (10041): Inferred latch for "P[32]" at fsm.vhd(79)
Info (10041): Inferred latch for "P[33]" at fsm.vhd(79)
Info (10041): Inferred latch for "P[34]" at fsm.vhd(79)
Info (10041): Inferred latch for "P[35]" at fsm.vhd(79)
Info (10041): Inferred latch for "P[36]" at fsm.vhd(79)
Info (10041): Inferred latch for "P[37]" at fsm.vhd(79)
Info (10041): Inferred latch for "P[38]" at fsm.vhd(79)
Info (10041): Inferred latch for "P[39]" at fsm.vhd(79)
Info (10041): Inferred latch for "P[40]" at fsm.vhd(79)
Warning: Using design file mux21.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info: Found design unit 1: mux21-Behavior
    Info: Found entity 1: mux21
Info: Elaborating entity "mux21" for hierarchy "AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor|mux21:OUTP"
Warning: Using design file s2comp.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info: Found design unit 1: S2Comp-S2Compp_arc
    Info: Found entity 1: S2Comp
Info: Elaborating entity "S2Comp" for hierarchy "AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor|S2Comp:COMP_P"
Warning: Using design file adderfsm.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info: Found design unit 1: adderFSM-adderFSM_arc
    Info: Found entity 1: adderFSM
Info: Elaborating entity "adderFSM" for hierarchy "AdderSubtractor:addersubs|adderFSM:AdderFSMBlok"
Warning (10540): VHDL Signal Declaration warning at adderfsm.vhd(43): used explicit default value for signal "high" because signal was never assigned a value
Warning (10540): VHDL Signal Declaration warning at adderfsm.vhd(44): used explicit default value for signal "low" because signal was never assigned a value
Warning (10492): VHDL Process Statement warning at adderfsm.vhd(135): signal "count" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at adderfsm.vhd(152): signal "QA" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at adderfsm.vhd(152): signal "QB" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at adderfsm.vhd(157): signal "QA" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at adderfsm.vhd(157): signal "QB" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at adderfsm.vhd(162): signal "QA" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at adderfsm.vhd(162): signal "QB" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at adderfsm.vhd(167): signal "QA" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at adderfsm.vhd(167): signal "QB" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning: Using design file registerserial.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info: Found design unit 1: RegisterSerial-register_arc
    Info: Found entity 1: RegisterSerial
Info: Elaborating entity "RegisterSerial" for hierarchy "AdderSubtractor:addersubs|adderFSM:AdderFSMBlok|RegisterSerial:RegA"
Warning: Using design file divider.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info: Found design unit 1: divider-divider_component
    Info: Found entity 1: divider
Info: Elaborating entity "divider" for hierarchy "divider:pembagian"
Warning (10541): VHDL Signal Declaration warning at divider.vhd(18): used implicit default value for signal "debug_m1" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at divider.vhd(18): used implicit default value for signal "debug_m2" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10036): Verilog HDL or VHDL warning at divider.vhd(172): object "buffer_sinyal_1" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at divider.vhd(172): object "buffer_sinyal_2" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at divider.vhd(172): object "buffer_sinyal_3" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at divider.vhd(172): object "buffer_sinyal_4" assigned a value but never read
Warning (10540): VHDL Signal Declaration warning at divider.vhd(176): used explicit default value for signal "nol" because signal was never assigned a value
Warning (10540): VHDL Signal Declaration warning at divider.vhd(177): used explicit default value for signal "Q_add" because signal was never assigned a value
Warning (10492): VHDL Process Statement warning at divider.vhd(272): signal "modulo_41" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at divider.vhd(273): signal "status_fsm" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at divider.vhd(275): signal "hasil_mod_p_negatif" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at divider.vhd(276): signal "status_fsm" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at divider.vhd(279): signal "hasil_pembagian" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at divider.vhd(280): signal "status_fsm" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning: Using design file dividerfsm.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info: Found design unit 1: dividerfsm-rtl
    Info: Found entity 1: dividerfsm
Info: Elaborating entity "dividerfsm" for hierarchy "divider:pembagian|dividerfsm:FSMDivider"
Warning (10492): VHDL Process Statement warning at dividerfsm.vhd(107): signal "adder_st" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10631): VHDL Process Statement warning at dividerfsm.vhd(46): inferring latch(es) for signal or variable "add_scount", which holds its previous value in one or more paths through the process
Warning: Using design file signed_transfer.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info: Found design unit 1: signed_transfer-behavorial
    Info: Found entity 1: signed_transfer
Info: Elaborating entity "signed_transfer" for hierarchy "divider:pembagian|signed_transfer:unsigned_P"
Warning (10492): VHDL Process Statement warning at signed_transfer.vhd(22): signal "input_vector" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at signed_transfer.vhd(29): signal "input_vector" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10631): VHDL Process Statement warning at signed_transfer.vhd(17): inferring latch(es) for signal or variable "output_vector", which holds its previous value in one or more paths through the process
Warning (10492): VHDL Process Statement warning at signed_transfer.vhd(35): signal "output_vector" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info (10041): Inferred latch for "output_vector[0]" at signed_transfer.vhd(17)
Info (10041): Inferred latch for "output_vector[1]" at signed_transfer.vhd(17)
Info (10041): Inferred latch for "output_vector[2]" at signed_transfer.vhd(17)
Info (10041): Inferred latch for "output_vector[3]" at signed_transfer.vhd(17)
Info (10041): Inferred latch for "output_vector[4]" at signed_transfer.vhd(17)
Info (10041): Inferred latch for "output_vector[5]" at signed_transfer.vhd(17)
Info (10041): Inferred latch for "output_vector[6]" at signed_transfer.vhd(17)
Info (10041): Inferred latch for "output_vector[7]" at signed_transfer.vhd(17)
Info (10041): Inferred latch for "output_vector[8]" at signed_transfer.vhd(17)
Info (10041): Inferred latch for "output_vector[9]" at signed_transfer.vhd(17)
Info (10041): Inferred latch for "output_vector[10]" at signed_transfer.vhd(17)
Info (10041): Inferred latch for "output_vector[11]" at signed_transfer.vhd(17)
Info (10041): Inferred latch for "output_vector[12]" at signed_transfer.vhd(17)
Info (10041): Inferred latch for "output_vector[13]" at signed_transfer.vhd(17)
Info (10041): Inferred latch for "output_vector[14]" at signed_transfer.vhd(17)
Info (10041): Inferred latch for "output_vector[15]" at signed_transfer.vhd(17)
Info (10041): Inferred latch for "output_vector[16]" at signed_transfer.vhd(17)
Info (10041): Inferred latch for "output_vector[17]" at signed_transfer.vhd(17)
Info (10041): Inferred latch for "output_vector[18]" at signed_transfer.vhd(17)
Info (10041): Inferred latch for "output_vector[19]" at signed_transfer.vhd(17)
Info (10041): Inferred latch for "output_vector[20]" at signed_transfer.vhd(17)
Info (10041): Inferred latch for "output_vector[21]" at signed_transfer.vhd(17)
Info (10041): Inferred latch for "output_vector[22]" at signed_transfer.vhd(17)
Info (10041): Inferred latch for "output_vector[23]" at signed_transfer.vhd(17)
Info (10041): Inferred latch for "output_vector[24]" at signed_transfer.vhd(17)
Info (10041): Inferred latch for "output_vector[25]" at signed_transfer.vhd(17)
Info (10041): Inferred latch for "output_vector[26]" at signed_transfer.vhd(17)
Info (10041): Inferred latch for "output_vector[27]" at signed_transfer.vhd(17)
Info (10041): Inferred latch for "output_vector[28]" at signed_transfer.vhd(17)
Info (10041): Inferred latch for "output_vector[29]" at signed_transfer.vhd(17)
Info (10041): Inferred latch for "output_vector[30]" at signed_transfer.vhd(17)
Info (10041): Inferred latch for "output_vector[31]" at signed_transfer.vhd(17)
Info (10041): Inferred latch for "output_vector[32]" at signed_transfer.vhd(17)
Info (10041): Inferred latch for "output_vector[33]" at signed_transfer.vhd(17)
Info (10041): Inferred latch for "output_vector[34]" at signed_transfer.vhd(17)
Info (10041): Inferred latch for "output_vector[35]" at signed_transfer.vhd(17)
Info (10041): Inferred latch for "output_vector[36]" at signed_transfer.vhd(17)
Info (10041): Inferred latch for "output_vector[37]" at signed_transfer.vhd(17)
Info (10041): Inferred latch for "output_vector[38]" at signed_transfer.vhd(17)
Info (10041): Inferred latch for "output_vector[39]" at signed_transfer.vhd(17)
Info (10041): Inferred latch for "output_vector[40]" at signed_transfer.vhd(17)
Warning: Using design file get_signed.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info: Found design unit 1: get_signed-behavorial
    Info: Found entity 1: get_signed
Info: Elaborating entity "get_Signed" for hierarchy "divider:pembagian|get_Signed:get_signed_p"
Warning: Using design file signed_cheker.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info: Found design unit 1: signed_cheker-behavorial
    Info: Found entity 1: signed_cheker
Info: Elaborating entity "signed_cheker" for hierarchy "divider:pembagian|signed_cheker:signed_ceker"
Warning: Using design file paralelregister.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info: Found design unit 1: ParalelRegister-register_arc
    Info: Found entity 1: ParalelRegister
Info: Elaborating entity "ParalelRegister" for hierarchy "divider:pembagian|ParalelRegister:RegisterP"
Warning (10492): VHDL Process Statement warning at paralelregister.vhd(24): signal "IN_REG" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at paralelregister.vhd(27): signal "REG" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10631): VHDL Process Statement warning at paralelregister.vhd(20): inferring latch(es) for signal or variable "REG", which holds its previous value in one or more paths through the process
Info (10041): Inferred latch for "REG[0]" at paralelregister.vhd(20)
Info (10041): Inferred latch for "REG[1]" at paralelregister.vhd(20)
Info (10041): Inferred latch for "REG[2]" at paralelregister.vhd(20)
Info (10041): Inferred latch for "REG[3]" at paralelregister.vhd(20)
Info (10041): Inferred latch for "REG[4]" at paralelregister.vhd(20)
Info (10041): Inferred latch for "REG[5]" at paralelregister.vhd(20)
Info (10041): Inferred latch for "REG[6]" at paralelregister.vhd(20)
Info (10041): Inferred latch for "REG[7]" at paralelregister.vhd(20)
Info (10041): Inferred latch for "REG[8]" at paralelregister.vhd(20)
Info (10041): Inferred latch for "REG[9]" at paralelregister.vhd(20)
Info (10041): Inferred latch for "REG[10]" at paralelregister.vhd(20)
Info (10041): Inferred latch for "REG[11]" at paralelregister.vhd(20)
Info (10041): Inferred latch for "REG[12]" at paralelregister.vhd(20)
Info (10041): Inferred latch for "REG[13]" at paralelregister.vhd(20)
Info (10041): Inferred latch for "REG[14]" at paralelregister.vhd(20)
Info (10041): Inferred latch for "REG[15]" at paralelregister.vhd(20)
Info (10041): Inferred latch for "REG[16]" at paralelregister.vhd(20)
Info (10041): Inferred latch for "REG[17]" at paralelregister.vhd(20)
Info (10041): Inferred latch for "REG[18]" at paralelregister.vhd(20)
Info (10041): Inferred latch for "REG[19]" at paralelregister.vhd(20)
Info (10041): Inferred latch for "REG[20]" at paralelregister.vhd(20)
Info (10041): Inferred latch for "REG[21]" at paralelregister.vhd(20)
Info (10041): Inferred latch for "REG[22]" at paralelregister.vhd(20)
Info (10041): Inferred latch for "REG[23]" at paralelregister.vhd(20)
Info (10041): Inferred latch for "REG[24]" at paralelregister.vhd(20)
Info (10041): Inferred latch for "REG[25]" at paralelregister.vhd(20)
Info (10041): Inferred latch for "REG[26]" at paralelregister.vhd(20)
Info (10041): Inferred latch for "REG[27]" at paralelregister.vhd(20)
Info (10041): Inferred latch for "REG[28]" at paralelregister.vhd(20)
Info (10041): Inferred latch for "REG[29]" at paralelregister.vhd(20)
Info (10041): Inferred latch for "REG[30]" at paralelregister.vhd(20)
Info (10041): Inferred latch for "REG[31]" at paralelregister.vhd(20)
Info (10041): Inferred latch for "REG[32]" at paralelregister.vhd(20)
Info (10041): Inferred latch for "REG[33]" at paralelregister.vhd(20)
Info (10041): Inferred latch for "REG[34]" at paralelregister.vhd(20)
Info (10041): Inferred latch for "REG[35]" at paralelregister.vhd(20)
Info (10041): Inferred latch for "REG[36]" at paralelregister.vhd(20)
Info (10041): Inferred latch for "REG[37]" at paralelregister.vhd(20)
Info (10041): Inferred latch for "REG[38]" at paralelregister.vhd(20)
Info (10041): Inferred latch for "REG[39]" at paralelregister.vhd(20)
Info (10041): Inferred latch for "REG[40]" at paralelregister.vhd(20)
Warning: Using design file func_r.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info: Found design unit 1: func_R-behavorial
    Info: Found entity 1: func_R
Info: Elaborating entity "func_R" for hierarchy "divider:pembagian|func_R:transferPtoR"
Warning (10873): Using initial value X (don't care) for net "output_result[41]" at func_r.vhd(9)
Warning: Using design file func_s.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info: Found design unit 1: func_s-behavorial
    Info: Found entity 1: func_s
Info: Elaborating entity "func_S" for hierarchy "divider:pembagian|func_S:transferQtoS"
Info: Elaborating entity "mux21" for hierarchy "divider:pembagian|mux21:RInputSelector"
Info: Elaborating entity "ParalelRegister" for hierarchy "divider:pembagian|ParalelRegister:RegisterR"
Warning (10492): VHDL Process Statement warning at paralelregister.vhd(24): signal "IN_REG" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at paralelregister.vhd(27): signal "REG" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10631): VHDL Process Statement warning at paralelregister.vhd(20): inferring latch(es) for signal or variable "REG", which holds its previous value in one or more paths through the process
Info (10041): Inferred latch for "REG[0]" at paralelregister.vhd(20)
Info (10041): Inferred latch for "REG[1]" at paralelregister.vhd(20)
Info (10041): Inferred latch for "REG[2]" at paralelregister.vhd(20)
Info (10041): Inferred latch for "REG[3]" at paralelregister.vhd(20)
Info (10041): Inferred latch for "REG[4]" at paralelregister.vhd(20)
Info (10041): Inferred latch for "REG[5]" at paralelregister.vhd(20)
Info (10041): Inferred latch for "REG[6]" at paralelregister.vhd(20)
Info (10041): Inferred latch for "REG[7]" at paralelregister.vhd(20)
Info (10041): Inferred latch for "REG[8]" at paralelregister.vhd(20)
Info (10041): Inferred latch for "REG[9]" at paralelregister.vhd(20)
Info (10041): Inferred latch for "REG[10]" at paralelregister.vhd(20)
Info (10041): Inferred latch for "REG[11]" at paralelregister.vhd(20)
Info (10041): Inferred latch for "REG[12]" at paralelregister.vhd(20)
Info (10041): Inferred latch for "REG[13]" at paralelregister.vhd(20)
Info (10041): Inferred latch for "REG[14]" at paralelregister.vhd(20)
Info (10041): Inferred latch for "REG[15]" at paralelregister.vhd(20)
Info (10041): Inferred latch for "REG[16]" at paralelregister.vhd(20)
Info (10041): Inferred latch for "REG[17]" at paralelregister.vhd(20)
Info (10041): Inferred latch for "REG[18]" at paralelregister.vhd(20)
Info (10041): Inferred latch for "REG[19]" at paralelregister.vhd(20)
Info (10041): Inferred latch for "REG[20]" at paralelregister.vhd(20)
Info (10041): Inferred latch for "REG[21]" at paralelregister.vhd(20)
Info (10041): Inferred latch for "REG[22]" at paralelregister.vhd(20)
Info (10041): Inferred latch for "REG[23]" at paralelregister.vhd(20)
Info (10041): Inferred latch for "REG[24]" at paralelregister.vhd(20)
Info (10041): Inferred latch for "REG[25]" at paralelregister.vhd(20)
Info (10041): Inferred latch for "REG[26]" at paralelregister.vhd(20)
Info (10041): Inferred latch for "REG[27]" at paralelregister.vhd(20)
Info (10041): Inferred latch for "REG[28]" at paralelregister.vhd(20)
Info (10041): Inferred latch for "REG[29]" at paralelregister.vhd(20)
Info (10041): Inferred latch for "REG[30]" at paralelregister.vhd(20)
Info (10041): Inferred latch for "REG[31]" at paralelregister.vhd(20)
Info (10041): Inferred latch for "REG[32]" at paralelregister.vhd(20)
Info (10041): Inferred latch for "REG[33]" at paralelregister.vhd(20)
Info (10041): Inferred latch for "REG[34]" at paralelregister.vhd(20)
Info (10041): Inferred latch for "REG[35]" at paralelregister.vhd(20)
Info (10041): Inferred latch for "REG[36]" at paralelregister.vhd(20)
Info (10041): Inferred latch for "REG[37]" at paralelregister.vhd(20)
Info (10041): Inferred latch for "REG[38]" at paralelregister.vhd(20)
Info (10041): Inferred latch for "REG[39]" at paralelregister.vhd(20)
Info (10041): Inferred latch for "REG[40]" at paralelregister.vhd(20)
Info (10041): Inferred latch for "REG[41]" at paralelregister.vhd(20)
Info (10041): Inferred latch for "REG[42]" at paralelregister.vhd(20)
Info (10041): Inferred latch for "REG[43]" at paralelregister.vhd(20)
Info (10041): Inferred latch for "REG[44]" at paralelregister.vhd(20)
Info (10041): Inferred latch for "REG[45]" at paralelregister.vhd(20)
Info (10041): Inferred latch for "REG[46]" at paralelregister.vhd(20)
Info (10041): Inferred latch for "REG[47]" at paralelregister.vhd(20)
Info (10041): Inferred latch for "REG[48]" at paralelregister.vhd(20)
Info (10041): Inferred latch for "REG[49]" at paralelregister.vhd(20)
Info (10041): Inferred latch for "REG[50]" at paralelregister.vhd(20)
Info (10041): Inferred latch for "REG[51]" at paralelregister.vhd(20)
Info (10041): Inferred latch for "REG[52]" at paralelregister.vhd(20)
Info (10041): Inferred latch for "REG[53]" at paralelregister.vhd(20)
Info (10041): Inferred latch for "REG[54]" at paralelregister.vhd(20)
Info (10041): Inferred latch for "REG[55]" at paralelregister.vhd(20)
Info (10041): Inferred latch for "REG[56]" at paralelregister.vhd(20)
Info (10041): Inferred latch for "REG[57]" at paralelregister.vhd(20)
Info (10041): Inferred latch for "REG[58]" at paralelregister.vhd(20)
Info (10041): Inferred latch for "REG[59]" at paralelregister.vhd(20)
Info (10041): Inferred latch for "REG[60]" at paralelregister.vhd(20)
Info (10041): Inferred latch for "REG[61]" at paralelregister.vhd(20)
Info (10041): Inferred latch for "REG[62]" at paralelregister.vhd(20)
Info (10041): Inferred latch for "REG[63]" at paralelregister.vhd(20)
Info (10041): Inferred latch for "REG[64]" at paralelregister.vhd(20)
Info (10041): Inferred latch for "REG[65]" at paralelregister.vhd(20)
Info (10041): Inferred latch for "REG[66]" at paralelregister.vhd(20)
Info (10041): Inferred latch for "REG[67]" at paralelregister.vhd(20)
Info (10041): Inferred latch for "REG[68]" at paralelregister.vhd(20)
Info (10041): Inferred latch for "REG[69]" at paralelregister.vhd(20)
Info (10041): Inferred latch for "REG[70]" at paralelregister.vhd(20)
Info (10041): Inferred latch for "REG[71]" at paralelregister.vhd(20)
Info (10041): Inferred latch for "REG[72]" at paralelregister.vhd(20)
Info (10041): Inferred latch for "REG[73]" at paralelregister.vhd(20)
Info (10041): Inferred latch for "REG[74]" at paralelregister.vhd(20)
Info (10041): Inferred latch for "REG[75]" at paralelregister.vhd(20)
Info (10041): Inferred latch for "REG[76]" at paralelregister.vhd(20)
Info (10041): Inferred latch for "REG[77]" at paralelregister.vhd(20)
Info (10041): Inferred latch for "REG[78]" at paralelregister.vhd(20)
Info (10041): Inferred latch for "REG[79]" at paralelregister.vhd(20)
Warning: Using design file transfer_m.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info: Found design unit 1: Transfer_M-behavorial
    Info: Found entity 1: Transfer_M
Info: Elaborating entity "transfer_m" for hierarchy "divider:pembagian|transfer_m:transfer_modulo"
Info: Elaborating entity "RegisterSerial" for hierarchy "divider:pembagian|RegisterSerial:RegisterSerialS"
Warning: Using design file comparatorreal.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info: Found design unit 1: comparatorreal-comparator_arc
    Info: Found entity 1: comparatorreal
Info: Elaborating entity "comparatorreal" for hierarchy "divider:pembagian|comparatorreal:ComparatorRS"
Warning: Using design file registerserialkekiri.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info: Found design unit 1: RegisterSerialkekiri-register_arc
    Info: Found entity 1: RegisterSerialkekiri
Info: Elaborating entity "RegisterSerialkekiri" for hierarchy "divider:pembagian|RegisterSerialkekiri:RegisterOutput"
Warning: Using design file shift_checker.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info: Found design unit 1: shift_checker-shift_checker_arc
    Info: Found entity 1: shift_checker
Info: Elaborating entity "shift_checker" for hierarchy "divider:pembagian|shift_checker:shift_cek"
Info: Elaborating entity "AdderSubtractor" for hierarchy "divider:pembagian|AdderSubtractor:Subtractor"
Warning (10492): VHDL Process Statement warning at addersubtractor.vhd(94): signal "Out_int" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info: Elaborating entity "FSM" for hierarchy "divider:pembagian|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor"
Warning (10492): VHDL Process Statement warning at fsm.vhd(84): signal "Pin" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at fsm.vhd(85): signal "Qin" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10631): VHDL Process Statement warning at fsm.vhd(79): inferring latch(es) for signal or variable "P", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at fsm.vhd(79): inferring latch(es) for signal or variable "Q", which holds its previous value in one or more paths through the process
Info (10041): Inferred latch for "Q[0]" at fsm.vhd(79)
Info (10041): Inferred latch for "Q[1]" at fsm.vhd(79)
Info (10041): Inferred latch for "Q[2]" at fsm.vhd(79)
Info (10041): Inferred latch for "Q[3]" at fsm.vhd(79)
Info (10041): Inferred latch for "Q[4]" at fsm.vhd(79)
Info (10041): Inferred latch for "Q[5]" at fsm.vhd(79)
Info (10041): Inferred latch for "Q[6]" at fsm.vhd(79)
Info (10041): Inferred latch for "Q[7]" at fsm.vhd(79)
Info (10041): Inferred latch for "Q[8]" at fsm.vhd(79)
Info (10041): Inferred latch for "Q[9]" at fsm.vhd(79)
Info (10041): Inferred latch for "Q[10]" at fsm.vhd(79)
Info (10041): Inferred latch for "Q[11]" at fsm.vhd(79)
Info (10041): Inferred latch for "Q[12]" at fsm.vhd(79)
Info (10041): Inferred latch for "Q[13]" at fsm.vhd(79)
Info (10041): Inferred latch for "Q[14]" at fsm.vhd(79)
Info (10041): Inferred latch for "Q[15]" at fsm.vhd(79)
Info (10041): Inferred latch for "Q[16]" at fsm.vhd(79)
Info (10041): Inferred latch for "Q[17]" at fsm.vhd(79)
Info (10041): Inferred latch for "Q[18]" at fsm.vhd(79)
Info (10041): Inferred latch for "Q[19]" at fsm.vhd(79)
Info (10041): Inferred latch for "Q[20]" at fsm.vhd(79)
Info (10041): Inferred latch for "Q[21]" at fsm.vhd(79)
Info (10041): Inferred latch for "Q[22]" at fsm.vhd(79)
Info (10041): Inferred latch for "Q[23]" at fsm.vhd(79)
Info (10041): Inferred latch for "Q[24]" at fsm.vhd(79)
Info (10041): Inferred latch for "Q[25]" at fsm.vhd(79)
Info (10041): Inferred latch for "Q[26]" at fsm.vhd(79)
Info (10041): Inferred latch for "Q[27]" at fsm.vhd(79)
Info (10041): Inferred latch for "Q[28]" at fsm.vhd(79)
Info (10041): Inferred latch for "Q[29]" at fsm.vhd(79)
Info (10041): Inferred latch for "Q[30]" at fsm.vhd(79)
Info (10041): Inferred latch for "Q[31]" at fsm.vhd(79)
Info (10041): Inferred latch for "Q[32]" at fsm.vhd(79)
Info (10041): Inferred latch for "Q[33]" at fsm.vhd(79)
Info (10041): Inferred latch for "Q[34]" at fsm.vhd(79)
Info (10041): Inferred latch for "Q[35]" at fsm.vhd(79)
Info (10041): Inferred latch for "Q[36]" at fsm.vhd(79)
Info (10041): Inferred latch for "Q[37]" at fsm.vhd(79)
Info (10041): Inferred latch for "Q[38]" at fsm.vhd(79)
Info (10041): Inferred latch for "Q[39]" at fsm.vhd(79)
Info (10041): Inferred latch for "Q[40]" at fsm.vhd(79)
Info (10041): Inferred latch for "Q[41]" at fsm.vhd(79)
Info (10041): Inferred latch for "Q[42]" at fsm.vhd(79)
Info (10041): Inferred latch for "Q[43]" at fsm.vhd(79)
Info (10041): Inferred latch for "Q[44]" at fsm.vhd(79)
Info (10041): Inferred latch for "Q[45]" at fsm.vhd(79)
Info (10041): Inferred latch for "Q[46]" at fsm.vhd(79)
Info (10041): Inferred latch for "Q[47]" at fsm.vhd(79)
Info (10041): Inferred latch for "Q[48]" at fsm.vhd(79)
Info (10041): Inferred latch for "Q[49]" at fsm.vhd(79)
Info (10041): Inferred latch for "Q[50]" at fsm.vhd(79)
Info (10041): Inferred latch for "Q[51]" at fsm.vhd(79)
Info (10041): Inferred latch for "Q[52]" at fsm.vhd(79)
Info (10041): Inferred latch for "Q[53]" at fsm.vhd(79)
Info (10041): Inferred latch for "Q[54]" at fsm.vhd(79)
Info (10041): Inferred latch for "Q[55]" at fsm.vhd(79)
Info (10041): Inferred latch for "Q[56]" at fsm.vhd(79)
Info (10041): Inferred latch for "Q[57]" at fsm.vhd(79)
Info (10041): Inferred latch for "Q[58]" at fsm.vhd(79)
Info (10041): Inferred latch for "Q[59]" at fsm.vhd(79)
Info (10041): Inferred latch for "Q[60]" at fsm.vhd(79)
Info (10041): Inferred latch for "Q[61]" at fsm.vhd(79)
Info (10041): Inferred latch for "Q[62]" at fsm.vhd(79)
Info (10041): Inferred latch for "Q[63]" at fsm.vhd(79)
Info (10041): Inferred latch for "Q[64]" at fsm.vhd(79)
Info (10041): Inferred latch for "Q[65]" at fsm.vhd(79)
Info (10041): Inferred latch for "Q[66]" at fsm.vhd(79)
Info (10041): Inferred latch for "Q[67]" at fsm.vhd(79)
Info (10041): Inferred latch for "Q[68]" at fsm.vhd(79)
Info (10041): Inferred latch for "Q[69]" at fsm.vhd(79)
Info (10041): Inferred latch for "Q[70]" at fsm.vhd(79)
Info (10041): Inferred latch for "Q[71]" at fsm.vhd(79)
Info (10041): Inferred latch for "Q[72]" at fsm.vhd(79)
Info (10041): Inferred latch for "Q[73]" at fsm.vhd(79)
Info (10041): Inferred latch for "Q[74]" at fsm.vhd(79)
Info (10041): Inferred latch for "Q[75]" at fsm.vhd(79)
Info (10041): Inferred latch for "Q[76]" at fsm.vhd(79)
Info (10041): Inferred latch for "Q[77]" at fsm.vhd(79)
Info (10041): Inferred latch for "Q[78]" at fsm.vhd(79)
Info (10041): Inferred latch for "Q[79]" at fsm.vhd(79)
Info (10041): Inferred latch for "P[0]" at fsm.vhd(79)
Info (10041): Inferred latch for "P[1]" at fsm.vhd(79)
Info (10041): Inferred latch for "P[2]" at fsm.vhd(79)
Info (10041): Inferred latch for "P[3]" at fsm.vhd(79)
Info (10041): Inferred latch for "P[4]" at fsm.vhd(79)
Info (10041): Inferred latch for "P[5]" at fsm.vhd(79)
Info (10041): Inferred latch for "P[6]" at fsm.vhd(79)
Info (10041): Inferred latch for "P[7]" at fsm.vhd(79)
Info (10041): Inferred latch for "P[8]" at fsm.vhd(79)
Info (10041): Inferred latch for "P[9]" at fsm.vhd(79)
Info (10041): Inferred latch for "P[10]" at fsm.vhd(79)
Info (10041): Inferred latch for "P[11]" at fsm.vhd(79)
Info (10041): Inferred latch for "P[12]" at fsm.vhd(79)
Info (10041): Inferred latch for "P[13]" at fsm.vhd(79)
Info (10041): Inferred latch for "P[14]" at fsm.vhd(79)
Info (10041): Inferred latch for "P[15]" at fsm.vhd(79)
Info (10041): Inferred latch for "P[16]" at fsm.vhd(79)
Info (10041): Inferred latch for "P[17]" at fsm.vhd(79)
Info (10041): Inferred latch for "P[18]" at fsm.vhd(79)
Info (10041): Inferred latch for "P[19]" at fsm.vhd(79)
Info (10041): Inferred latch for "P[20]" at fsm.vhd(79)
Info (10041): Inferred latch for "P[21]" at fsm.vhd(79)
Info (10041): Inferred latch for "P[22]" at fsm.vhd(79)
Info (10041): Inferred latch for "P[23]" at fsm.vhd(79)
Info (10041): Inferred latch for "P[24]" at fsm.vhd(79)
Info (10041): Inferred latch for "P[25]" at fsm.vhd(79)
Info (10041): Inferred latch for "P[26]" at fsm.vhd(79)
Info (10041): Inferred latch for "P[27]" at fsm.vhd(79)
Info (10041): Inferred latch for "P[28]" at fsm.vhd(79)
Info (10041): Inferred latch for "P[29]" at fsm.vhd(79)
Info (10041): Inferred latch for "P[30]" at fsm.vhd(79)
Info (10041): Inferred latch for "P[31]" at fsm.vhd(79)
Info (10041): Inferred latch for "P[32]" at fsm.vhd(79)
Info (10041): Inferred latch for "P[33]" at fsm.vhd(79)
Info (10041): Inferred latch for "P[34]" at fsm.vhd(79)
Info (10041): Inferred latch for "P[35]" at fsm.vhd(79)
Info (10041): Inferred latch for "P[36]" at fsm.vhd(79)
Info (10041): Inferred latch for "P[37]" at fsm.vhd(79)
Info (10041): Inferred latch for "P[38]" at fsm.vhd(79)
Info (10041): Inferred latch for "P[39]" at fsm.vhd(79)
Info (10041): Inferred latch for "P[40]" at fsm.vhd(79)
Info (10041): Inferred latch for "P[41]" at fsm.vhd(79)
Info (10041): Inferred latch for "P[42]" at fsm.vhd(79)
Info (10041): Inferred latch for "P[43]" at fsm.vhd(79)
Info (10041): Inferred latch for "P[44]" at fsm.vhd(79)
Info (10041): Inferred latch for "P[45]" at fsm.vhd(79)
Info (10041): Inferred latch for "P[46]" at fsm.vhd(79)
Info (10041): Inferred latch for "P[47]" at fsm.vhd(79)
Info (10041): Inferred latch for "P[48]" at fsm.vhd(79)
Info (10041): Inferred latch for "P[49]" at fsm.vhd(79)
Info (10041): Inferred latch for "P[50]" at fsm.vhd(79)
Info (10041): Inferred latch for "P[51]" at fsm.vhd(79)
Info (10041): Inferred latch for "P[52]" at fsm.vhd(79)
Info (10041): Inferred latch for "P[53]" at fsm.vhd(79)
Info (10041): Inferred latch for "P[54]" at fsm.vhd(79)
Info (10041): Inferred latch for "P[55]" at fsm.vhd(79)
Info (10041): Inferred latch for "P[56]" at fsm.vhd(79)
Info (10041): Inferred latch for "P[57]" at fsm.vhd(79)
Info (10041): Inferred latch for "P[58]" at fsm.vhd(79)
Info (10041): Inferred latch for "P[59]" at fsm.vhd(79)
Info (10041): Inferred latch for "P[60]" at fsm.vhd(79)
Info (10041): Inferred latch for "P[61]" at fsm.vhd(79)
Info (10041): Inferred latch for "P[62]" at fsm.vhd(79)
Info (10041): Inferred latch for "P[63]" at fsm.vhd(79)
Info (10041): Inferred latch for "P[64]" at fsm.vhd(79)
Info (10041): Inferred latch for "P[65]" at fsm.vhd(79)
Info (10041): Inferred latch for "P[66]" at fsm.vhd(79)
Info (10041): Inferred latch for "P[67]" at fsm.vhd(79)
Info (10041): Inferred latch for "P[68]" at fsm.vhd(79)
Info (10041): Inferred latch for "P[69]" at fsm.vhd(79)
Info (10041): Inferred latch for "P[70]" at fsm.vhd(79)
Info (10041): Inferred latch for "P[71]" at fsm.vhd(79)
Info (10041): Inferred latch for "P[72]" at fsm.vhd(79)
Info (10041): Inferred latch for "P[73]" at fsm.vhd(79)
Info (10041): Inferred latch for "P[74]" at fsm.vhd(79)
Info (10041): Inferred latch for "P[75]" at fsm.vhd(79)
Info (10041): Inferred latch for "P[76]" at fsm.vhd(79)
Info (10041): Inferred latch for "P[77]" at fsm.vhd(79)
Info (10041): Inferred latch for "P[78]" at fsm.vhd(79)
Info (10041): Inferred latch for "P[79]" at fsm.vhd(79)
Info: Elaborating entity "S2Comp" for hierarchy "divider:pembagian|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor|S2Comp:COMP_P"
Info: Elaborating entity "adderFSM" for hierarchy "divider:pembagian|AdderSubtractor:Subtractor|adderFSM:AdderFSMBlok"
Warning (10540): VHDL Signal Declaration warning at adderfsm.vhd(43): used explicit default value for signal "high" because signal was never assigned a value
Warning (10540): VHDL Signal Declaration warning at adderfsm.vhd(44): used explicit default value for signal "low" because signal was never assigned a value
Warning (10492): VHDL Process Statement warning at adderfsm.vhd(135): signal "count" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at adderfsm.vhd(152): signal "QA" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at adderfsm.vhd(152): signal "QB" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at adderfsm.vhd(157): signal "QA" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at adderfsm.vhd(157): signal "QB" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at adderfsm.vhd(162): signal "QA" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at adderfsm.vhd(162): signal "QB" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at adderfsm.vhd(167): signal "QA" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at adderfsm.vhd(167): signal "QB" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info: Elaborating entity "AdderSubtractor" for hierarchy "divider:pembagian|AdderSubtractor:negatif"
Warning (10492): VHDL Process Statement warning at addersubtractor.vhd(94): signal "Out_int" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning: Using design file fpb.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info: Found design unit 1: FPB-FPB_arc
    Info: Found entity 1: FPB
Info: Elaborating entity "FPB" for hierarchy "FPB:FPBB"
Warning: Using design file fsm_fpb.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info: Found design unit 1: fsm_fpb-fsm_fpb_arc
    Info: Found entity 1: fsm_fpb
Info: Elaborating entity "fsm_fpb" for hierarchy "FPB:FPBB|fsm_fpb:Control"
Warning (10631): VHDL Process Statement warning at fsm_fpb.vhd(34): inferring latch(es) for signal or variable "nstate", which holds its previous value in one or more paths through the process
Info (10041): Inferred latch for "nstate.s10" at fsm_fpb.vhd(34)
Info (10041): Inferred latch for "nstate.s9" at fsm_fpb.vhd(34)
Info (10041): Inferred latch for "nstate.s8" at fsm_fpb.vhd(34)
Info (10041): Inferred latch for "nstate.s7" at fsm_fpb.vhd(34)
Info (10041): Inferred latch for "nstate.s6" at fsm_fpb.vhd(34)
Info (10041): Inferred latch for "nstate.s5" at fsm_fpb.vhd(34)
Info (10041): Inferred latch for "nstate.s4" at fsm_fpb.vhd(34)
Info (10041): Inferred latch for "nstate.s3" at fsm_fpb.vhd(34)
Info (10041): Inferred latch for "nstate.s2" at fsm_fpb.vhd(34)
Info (10041): Inferred latch for "nstate.s1" at fsm_fpb.vhd(34)
Info (10041): Inferred latch for "nstate.s0" at fsm_fpb.vhd(34)
Warning: Using design file multiplexer.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info: Found design unit 1: multiplexer-Behavior
    Info: Found entity 1: multiplexer
Info: Elaborating entity "multiplexer" for hierarchy "FPB:FPBB|multiplexer:p_mux"
Warning: Using design file paralelregister2.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info: Found design unit 1: ParalelRegister2-register_arc
    Info: Found entity 1: ParalelRegister2
Info: Elaborating entity "ParalelRegister2" for hierarchy "FPB:FPBB|ParalelRegister2:p_reg"
Warning (10492): VHDL Process Statement warning at paralelregister2.vhd(24): signal "IN_REG" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at paralelregister2.vhd(27): signal "REG" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10631): VHDL Process Statement warning at paralelregister2.vhd(20): inferring latch(es) for signal or variable "REG", which holds its previous value in one or more paths through the process
Info (10041): Inferred latch for "REG[0]" at paralelregister2.vhd(20)
Info (10041): Inferred latch for "REG[1]" at paralelregister2.vhd(20)
Info (10041): Inferred latch for "REG[2]" at paralelregister2.vhd(20)
Info (10041): Inferred latch for "REG[3]" at paralelregister2.vhd(20)
Info (10041): Inferred latch for "REG[4]" at paralelregister2.vhd(20)
Info (10041): Inferred latch for "REG[5]" at paralelregister2.vhd(20)
Info (10041): Inferred latch for "REG[6]" at paralelregister2.vhd(20)
Info (10041): Inferred latch for "REG[7]" at paralelregister2.vhd(20)
Info (10041): Inferred latch for "REG[8]" at paralelregister2.vhd(20)
Info (10041): Inferred latch for "REG[9]" at paralelregister2.vhd(20)
Info (10041): Inferred latch for "REG[10]" at paralelregister2.vhd(20)
Info (10041): Inferred latch for "REG[11]" at paralelregister2.vhd(20)
Info (10041): Inferred latch for "REG[12]" at paralelregister2.vhd(20)
Info (10041): Inferred latch for "REG[13]" at paralelregister2.vhd(20)
Info (10041): Inferred latch for "REG[14]" at paralelregister2.vhd(20)
Info (10041): Inferred latch for "REG[15]" at paralelregister2.vhd(20)
Info (10041): Inferred latch for "REG[16]" at paralelregister2.vhd(20)
Info (10041): Inferred latch for "REG[17]" at paralelregister2.vhd(20)
Info (10041): Inferred latch for "REG[18]" at paralelregister2.vhd(20)
Info (10041): Inferred latch for "REG[19]" at paralelregister2.vhd(20)
Info (10041): Inferred latch for "REG[20]" at paralelregister2.vhd(20)
Info (10041): Inferred latch for "REG[21]" at paralelregister2.vhd(20)
Info (10041): Inferred latch for "REG[22]" at paralelregister2.vhd(20)
Info (10041): Inferred latch for "REG[23]" at paralelregister2.vhd(20)
Info (10041): Inferred latch for "REG[24]" at paralelregister2.vhd(20)
Info (10041): Inferred latch for "REG[25]" at paralelregister2.vhd(20)
Info (10041): Inferred latch for "REG[26]" at paralelregister2.vhd(20)
Info (10041): Inferred latch for "REG[27]" at paralelregister2.vhd(20)
Info (10041): Inferred latch for "REG[28]" at paralelregister2.vhd(20)
Info (10041): Inferred latch for "REG[29]" at paralelregister2.vhd(20)
Info (10041): Inferred latch for "REG[30]" at paralelregister2.vhd(20)
Info (10041): Inferred latch for "REG[31]" at paralelregister2.vhd(20)
Info (10041): Inferred latch for "REG[32]" at paralelregister2.vhd(20)
Info (10041): Inferred latch for "REG[33]" at paralelregister2.vhd(20)
Info (10041): Inferred latch for "REG[34]" at paralelregister2.vhd(20)
Info (10041): Inferred latch for "REG[35]" at paralelregister2.vhd(20)
Info (10041): Inferred latch for "REG[36]" at paralelregister2.vhd(20)
Info (10041): Inferred latch for "REG[37]" at paralelregister2.vhd(20)
Info (10041): Inferred latch for "REG[38]" at paralelregister2.vhd(20)
Info (10041): Inferred latch for "REG[39]" at paralelregister2.vhd(20)
Info (10041): Inferred latch for "REG[40]" at paralelregister2.vhd(20)
Warning: Using design file comparator.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info: Found design unit 1: comparator-comparator_arc
    Info: Found entity 1: comparator
Info: Elaborating entity "comparator" for hierarchy "FPB:FPBB|comparator:O_comp"
Warning: Using design file multiplication.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info: Found design unit 1: Multiplication-Multi_arc
    Info: Found entity 1: Multiplication
Info: Elaborating entity "Multiplication" for hierarchy "Multiplication:perkalian"
Warning (10036): Verilog HDL or VHDL warning at multiplication.vhd(134): object "Ct_comp" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at multiplication.vhd(136): object "selectorP" assigned a value but never read
Warning: Using design file fsm_multi.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info: Found design unit 1: FSM_Multi-FSM_arc
    Info: Found entity 1: FSM_Multi
Info: Elaborating entity "FSM_Multi" for hierarchy "Multiplication:perkalian|FSM_Multi:control"
Warning (10492): VHDL Process Statement warning at fsm_multi.vhd(43): signal "cState" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at fsm_multi.vhd(113): signal "count" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at fsm_multi.vhd(114): signal "QMSB" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at fsm_multi.vhd(114): signal "PMSB" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning: Using design file msb.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info: Found design unit 1: MSB-MSB_arc
    Info: Found entity 1: MSB
Info: Elaborating entity "MSB" for hierarchy "Multiplication:perkalian|MSB:MSBP"
Warning (10492): VHDL Process Statement warning at msb.vhd(26): signal "firstbit" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at msb.vhd(27): signal "otherbit" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info: Elaborating entity "ParalelRegister2" for hierarchy "Multiplication:perkalian|ParalelRegister2:reg_p"
Warning (10492): VHDL Process Statement warning at paralelregister2.vhd(24): signal "IN_REG" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at paralelregister2.vhd(27): signal "REG" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10631): VHDL Process Statement warning at paralelregister2.vhd(20): inferring latch(es) for signal or variable "REG", which holds its previous value in one or more paths through the process
Info (10041): Inferred latch for "REG[0]" at paralelregister2.vhd(20)
Info (10041): Inferred latch for "REG[1]" at paralelregister2.vhd(20)
Info (10041): Inferred latch for "REG[2]" at paralelregister2.vhd(20)
Info (10041): Inferred latch for "REG[3]" at paralelregister2.vhd(20)
Info (10041): Inferred latch for "REG[4]" at paralelregister2.vhd(20)
Info (10041): Inferred latch for "REG[5]" at paralelregister2.vhd(20)
Info (10041): Inferred latch for "REG[6]" at paralelregister2.vhd(20)
Info (10041): Inferred latch for "REG[7]" at paralelregister2.vhd(20)
Info (10041): Inferred latch for "REG[8]" at paralelregister2.vhd(20)
Info (10041): Inferred latch for "REG[9]" at paralelregister2.vhd(20)
Info (10041): Inferred latch for "REG[10]" at paralelregister2.vhd(20)
Info (10041): Inferred latch for "REG[11]" at paralelregister2.vhd(20)
Info (10041): Inferred latch for "REG[12]" at paralelregister2.vhd(20)
Info (10041): Inferred latch for "REG[13]" at paralelregister2.vhd(20)
Info (10041): Inferred latch for "REG[14]" at paralelregister2.vhd(20)
Info (10041): Inferred latch for "REG[15]" at paralelregister2.vhd(20)
Info (10041): Inferred latch for "REG[16]" at paralelregister2.vhd(20)
Info (10041): Inferred latch for "REG[17]" at paralelregister2.vhd(20)
Info (10041): Inferred latch for "REG[18]" at paralelregister2.vhd(20)
Info (10041): Inferred latch for "REG[19]" at paralelregister2.vhd(20)
Info (10041): Inferred latch for "REG[20]" at paralelregister2.vhd(20)
Info (10041): Inferred latch for "REG[21]" at paralelregister2.vhd(20)
Info (10041): Inferred latch for "REG[22]" at paralelregister2.vhd(20)
Info (10041): Inferred latch for "REG[23]" at paralelregister2.vhd(20)
Info (10041): Inferred latch for "REG[24]" at paralelregister2.vhd(20)
Info (10041): Inferred latch for "REG[25]" at paralelregister2.vhd(20)
Info (10041): Inferred latch for "REG[26]" at paralelregister2.vhd(20)
Info (10041): Inferred latch for "REG[27]" at paralelregister2.vhd(20)
Info (10041): Inferred latch for "REG[28]" at paralelregister2.vhd(20)
Info (10041): Inferred latch for "REG[29]" at paralelregister2.vhd(20)
Info (10041): Inferred latch for "REG[30]" at paralelregister2.vhd(20)
Info (10041): Inferred latch for "REG[31]" at paralelregister2.vhd(20)
Info (10041): Inferred latch for "REG[32]" at paralelregister2.vhd(20)
Info (10041): Inferred latch for "REG[33]" at paralelregister2.vhd(20)
Info (10041): Inferred latch for "REG[34]" at paralelregister2.vhd(20)
Info (10041): Inferred latch for "REG[35]" at paralelregister2.vhd(20)
Info (10041): Inferred latch for "REG[36]" at paralelregister2.vhd(20)
Info (10041): Inferred latch for "REG[37]" at paralelregister2.vhd(20)
Info (10041): Inferred latch for "REG[38]" at paralelregister2.vhd(20)
Info (10041): Inferred latch for "REG[39]" at paralelregister2.vhd(20)
Info (10041): Inferred latch for "REG[40]" at paralelregister2.vhd(20)
Info: Elaborating entity "multiplexer" for hierarchy "Multiplication:perkalian|multiplexer:MuxRegQ"
Warning: Using design file paralelregisterq.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info: Found design unit 1: ParalelRegisterQ-registerQ_arc
    Info: Found entity 1: ParalelRegisterQ
Info: Elaborating entity "ParalelRegisterQ" for hierarchy "Multiplication:perkalian|ParalelRegisterQ:reg_q"
Warning (10492): VHDL Process Statement warning at paralelregisterq.vhd(26): signal "IN_REG" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at paralelregisterq.vhd(27): signal "IN_REG" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at paralelregisterq.vhd(30): signal "REG" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at paralelregisterq.vhd(31): signal "Qlsbb" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10631): VHDL Process Statement warning at paralelregisterq.vhd(22): inferring latch(es) for signal or variable "REG", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at paralelregisterq.vhd(22): inferring latch(es) for signal or variable "Qlsbb", which holds its previous value in one or more paths through the process
Info (10041): Inferred latch for "Qlsbb" at paralelregisterq.vhd(22)
Info (10041): Inferred latch for "REG[0]" at paralelregisterq.vhd(22)
Info (10041): Inferred latch for "REG[1]" at paralelregisterq.vhd(22)
Info (10041): Inferred latch for "REG[2]" at paralelregisterq.vhd(22)
Info (10041): Inferred latch for "REG[3]" at paralelregisterq.vhd(22)
Info (10041): Inferred latch for "REG[4]" at paralelregisterq.vhd(22)
Info (10041): Inferred latch for "REG[5]" at paralelregisterq.vhd(22)
Info (10041): Inferred latch for "REG[6]" at paralelregisterq.vhd(22)
Info (10041): Inferred latch for "REG[7]" at paralelregisterq.vhd(22)
Info (10041): Inferred latch for "REG[8]" at paralelregisterq.vhd(22)
Info (10041): Inferred latch for "REG[9]" at paralelregisterq.vhd(22)
Info (10041): Inferred latch for "REG[10]" at paralelregisterq.vhd(22)
Info (10041): Inferred latch for "REG[11]" at paralelregisterq.vhd(22)
Info (10041): Inferred latch for "REG[12]" at paralelregisterq.vhd(22)
Info (10041): Inferred latch for "REG[13]" at paralelregisterq.vhd(22)
Info (10041): Inferred latch for "REG[14]" at paralelregisterq.vhd(22)
Info (10041): Inferred latch for "REG[15]" at paralelregisterq.vhd(22)
Info (10041): Inferred latch for "REG[16]" at paralelregisterq.vhd(22)
Info (10041): Inferred latch for "REG[17]" at paralelregisterq.vhd(22)
Info (10041): Inferred latch for "REG[18]" at paralelregisterq.vhd(22)
Info (10041): Inferred latch for "REG[19]" at paralelregisterq.vhd(22)
Info (10041): Inferred latch for "REG[20]" at paralelregisterq.vhd(22)
Info (10041): Inferred latch for "REG[21]" at paralelregisterq.vhd(22)
Info (10041): Inferred latch for "REG[22]" at paralelregisterq.vhd(22)
Info (10041): Inferred latch for "REG[23]" at paralelregisterq.vhd(22)
Info (10041): Inferred latch for "REG[24]" at paralelregisterq.vhd(22)
Info (10041): Inferred latch for "REG[25]" at paralelregisterq.vhd(22)
Info (10041): Inferred latch for "REG[26]" at paralelregisterq.vhd(22)
Info (10041): Inferred latch for "REG[27]" at paralelregisterq.vhd(22)
Info (10041): Inferred latch for "REG[28]" at paralelregisterq.vhd(22)
Info (10041): Inferred latch for "REG[29]" at paralelregisterq.vhd(22)
Info (10041): Inferred latch for "REG[30]" at paralelregisterq.vhd(22)
Info (10041): Inferred latch for "REG[31]" at paralelregisterq.vhd(22)
Info (10041): Inferred latch for "REG[32]" at paralelregisterq.vhd(22)
Info (10041): Inferred latch for "REG[33]" at paralelregisterq.vhd(22)
Info (10041): Inferred latch for "REG[34]" at paralelregisterq.vhd(22)
Info (10041): Inferred latch for "REG[35]" at paralelregisterq.vhd(22)
Info (10041): Inferred latch for "REG[36]" at paralelregisterq.vhd(22)
Info (10041): Inferred latch for "REG[37]" at paralelregisterq.vhd(22)
Info (10041): Inferred latch for "REG[38]" at paralelregisterq.vhd(22)
Info (10041): Inferred latch for "REG[39]" at paralelregisterq.vhd(22)
Info (10041): Inferred latch for "REG[40]" at paralelregisterq.vhd(22)
Warning: Using design file addersubtractor_m.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info: Found design unit 1: AdderSubtractor_M-AdderSubtractor_arc
    Info: Found entity 1: AdderSubtractor_M
Info: Elaborating entity "AdderSubtractor_M" for hierarchy "Multiplication:perkalian|AdderSubtractor_M:AddSub"
Warning (10492): VHDL Process Statement warning at addersubtractor_m.vhd(94): signal "Out_int" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning: Using design file fsm_m.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info: Found design unit 1: FSM_M-FSM_arc
    Info: Found entity 1: FSM_M
Info: Elaborating entity "FSM_M" for hierarchy "Multiplication:perkalian|AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor"
Warning (10492): VHDL Process Statement warning at fsm_m.vhd(84): signal "Pin" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at fsm_m.vhd(85): signal "Qin" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10631): VHDL Process Statement warning at fsm_m.vhd(79): inferring latch(es) for signal or variable "P", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at fsm_m.vhd(79): inferring latch(es) for signal or variable "Q", which holds its previous value in one or more paths through the process
Info (10041): Inferred latch for "Q[0]" at fsm_m.vhd(79)
Info (10041): Inferred latch for "Q[1]" at fsm_m.vhd(79)
Info (10041): Inferred latch for "Q[2]" at fsm_m.vhd(79)
Info (10041): Inferred latch for "Q[3]" at fsm_m.vhd(79)
Info (10041): Inferred latch for "Q[4]" at fsm_m.vhd(79)
Info (10041): Inferred latch for "Q[5]" at fsm_m.vhd(79)
Info (10041): Inferred latch for "Q[6]" at fsm_m.vhd(79)
Info (10041): Inferred latch for "Q[7]" at fsm_m.vhd(79)
Info (10041): Inferred latch for "Q[8]" at fsm_m.vhd(79)
Info (10041): Inferred latch for "Q[9]" at fsm_m.vhd(79)
Info (10041): Inferred latch for "Q[10]" at fsm_m.vhd(79)
Info (10041): Inferred latch for "Q[11]" at fsm_m.vhd(79)
Info (10041): Inferred latch for "Q[12]" at fsm_m.vhd(79)
Info (10041): Inferred latch for "Q[13]" at fsm_m.vhd(79)
Info (10041): Inferred latch for "Q[14]" at fsm_m.vhd(79)
Info (10041): Inferred latch for "Q[15]" at fsm_m.vhd(79)
Info (10041): Inferred latch for "Q[16]" at fsm_m.vhd(79)
Info (10041): Inferred latch for "Q[17]" at fsm_m.vhd(79)
Info (10041): Inferred latch for "Q[18]" at fsm_m.vhd(79)
Info (10041): Inferred latch for "Q[19]" at fsm_m.vhd(79)
Info (10041): Inferred latch for "Q[20]" at fsm_m.vhd(79)
Info (10041): Inferred latch for "Q[21]" at fsm_m.vhd(79)
Info (10041): Inferred latch for "Q[22]" at fsm_m.vhd(79)
Info (10041): Inferred latch for "Q[23]" at fsm_m.vhd(79)
Info (10041): Inferred latch for "Q[24]" at fsm_m.vhd(79)
Info (10041): Inferred latch for "Q[25]" at fsm_m.vhd(79)
Info (10041): Inferred latch for "Q[26]" at fsm_m.vhd(79)
Info (10041): Inferred latch for "Q[27]" at fsm_m.vhd(79)
Info (10041): Inferred latch for "Q[28]" at fsm_m.vhd(79)
Info (10041): Inferred latch for "Q[29]" at fsm_m.vhd(79)
Info (10041): Inferred latch for "Q[30]" at fsm_m.vhd(79)
Info (10041): Inferred latch for "Q[31]" at fsm_m.vhd(79)
Info (10041): Inferred latch for "Q[32]" at fsm_m.vhd(79)
Info (10041): Inferred latch for "Q[33]" at fsm_m.vhd(79)
Info (10041): Inferred latch for "Q[34]" at fsm_m.vhd(79)
Info (10041): Inferred latch for "Q[35]" at fsm_m.vhd(79)
Info (10041): Inferred latch for "Q[36]" at fsm_m.vhd(79)
Info (10041): Inferred latch for "Q[37]" at fsm_m.vhd(79)
Info (10041): Inferred latch for "Q[38]" at fsm_m.vhd(79)
Info (10041): Inferred latch for "Q[39]" at fsm_m.vhd(79)
Info (10041): Inferred latch for "Q[40]" at fsm_m.vhd(79)
Info (10041): Inferred latch for "P[0]" at fsm_m.vhd(79)
Info (10041): Inferred latch for "P[1]" at fsm_m.vhd(79)
Info (10041): Inferred latch for "P[2]" at fsm_m.vhd(79)
Info (10041): Inferred latch for "P[3]" at fsm_m.vhd(79)
Info (10041): Inferred latch for "P[4]" at fsm_m.vhd(79)
Info (10041): Inferred latch for "P[5]" at fsm_m.vhd(79)
Info (10041): Inferred latch for "P[6]" at fsm_m.vhd(79)
Info (10041): Inferred latch for "P[7]" at fsm_m.vhd(79)
Info (10041): Inferred latch for "P[8]" at fsm_m.vhd(79)
Info (10041): Inferred latch for "P[9]" at fsm_m.vhd(79)
Info (10041): Inferred latch for "P[10]" at fsm_m.vhd(79)
Info (10041): Inferred latch for "P[11]" at fsm_m.vhd(79)
Info (10041): Inferred latch for "P[12]" at fsm_m.vhd(79)
Info (10041): Inferred latch for "P[13]" at fsm_m.vhd(79)
Info (10041): Inferred latch for "P[14]" at fsm_m.vhd(79)
Info (10041): Inferred latch for "P[15]" at fsm_m.vhd(79)
Info (10041): Inferred latch for "P[16]" at fsm_m.vhd(79)
Info (10041): Inferred latch for "P[17]" at fsm_m.vhd(79)
Info (10041): Inferred latch for "P[18]" at fsm_m.vhd(79)
Info (10041): Inferred latch for "P[19]" at fsm_m.vhd(79)
Info (10041): Inferred latch for "P[20]" at fsm_m.vhd(79)
Info (10041): Inferred latch for "P[21]" at fsm_m.vhd(79)
Info (10041): Inferred latch for "P[22]" at fsm_m.vhd(79)
Info (10041): Inferred latch for "P[23]" at fsm_m.vhd(79)
Info (10041): Inferred latch for "P[24]" at fsm_m.vhd(79)
Info (10041): Inferred latch for "P[25]" at fsm_m.vhd(79)
Info (10041): Inferred latch for "P[26]" at fsm_m.vhd(79)
Info (10041): Inferred latch for "P[27]" at fsm_m.vhd(79)
Info (10041): Inferred latch for "P[28]" at fsm_m.vhd(79)
Info (10041): Inferred latch for "P[29]" at fsm_m.vhd(79)
Info (10041): Inferred latch for "P[30]" at fsm_m.vhd(79)
Info (10041): Inferred latch for "P[31]" at fsm_m.vhd(79)
Info (10041): Inferred latch for "P[32]" at fsm_m.vhd(79)
Info (10041): Inferred latch for "P[33]" at fsm_m.vhd(79)
Info (10041): Inferred latch for "P[34]" at fsm_m.vhd(79)
Info (10041): Inferred latch for "P[35]" at fsm_m.vhd(79)
Info (10041): Inferred latch for "P[36]" at fsm_m.vhd(79)
Info (10041): Inferred latch for "P[37]" at fsm_m.vhd(79)
Info (10041): Inferred latch for "P[38]" at fsm_m.vhd(79)
Info (10041): Inferred latch for "P[39]" at fsm_m.vhd(79)
Info (10041): Inferred latch for "P[40]" at fsm_m.vhd(79)
Info: Elaborating entity "mux21" for hierarchy "Multiplication:perkalian|AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor|mux21:OUTP"
Info: Elaborating entity "S2Comp" for hierarchy "Multiplication:perkalian|AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor|S2Comp:COMP_P"
Info: Elaborating entity "adderFSM" for hierarchy "Multiplication:perkalian|AdderSubtractor_M:AddSub|adderFSM:AdderFSMBlok"
Warning (10540): VHDL Signal Declaration warning at adderfsm.vhd(43): used explicit default value for signal "high" because signal was never assigned a value
Warning (10540): VHDL Signal Declaration warning at adderfsm.vhd(44): used explicit default value for signal "low" because signal was never assigned a value
Warning (10492): VHDL Process Statement warning at adderfsm.vhd(135): signal "count" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at adderfsm.vhd(152): signal "QA" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at adderfsm.vhd(152): signal "QB" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at adderfsm.vhd(157): signal "QA" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at adderfsm.vhd(157): signal "QB" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at adderfsm.vhd(162): signal "QA" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at adderfsm.vhd(162): signal "QB" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at adderfsm.vhd(167): signal "QA" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at adderfsm.vhd(167): signal "QB" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning: Using design file arsshifter.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info: Found design unit 1: arsShifter-ars_arc
    Info: Found entity 1: arsShifter
Info: Elaborating entity "arsShifter" for hierarchy "Multiplication:perkalian|arsShifter:ArsShift"
Warning: Using design file outfinal.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info: Found design unit 1: outFinal-outFinal_arc
    Info: Found entity 1: outFinal
Info: Elaborating entity "outFinal" for hierarchy "Multiplication:perkalian|outFinal:OutputFinal"
Warning: Using design file pangkat.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info: Found design unit 1: Pangkat-Pangkat_arc
    Info: Found entity 1: Pangkat
Info: Elaborating entity "Pangkat" for hierarchy "Pangkat:pangkat_coy"
Warning (10036): Verilog HDL or VHDL warning at pangkat.vhd(102): object "buffer_P" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at pangkat.vhd(102): object "buffer_hasil" assigned a value but never read
Warning (10541): VHDL Signal Declaration warning at pangkat.vhd(102): used implicit default value for signal "out_modulo" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10036): Verilog HDL or VHDL warning at pangkat.vhd(105): object "debugout" assigned a value but never read
Warning (10540): VHDL Signal Declaration warning at pangkat.vhd(107): used explicit default value for signal "satu" because signal was never assigned a value
Warning (10540): VHDL Signal Declaration warning at pangkat.vhd(108): used explicit default value for signal "nol" because signal was never assigned a value
Warning (10492): VHDL Process Statement warning at pangkat.vhd(134): signal "nol" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at pangkat.vhd(135): signal "nol" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at pangkat.vhd(137): signal "satu" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at pangkat.vhd(141): signal "satu" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at pangkat.vhd(142): signal "satu" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at pangkat.vhd(145): signal "nol" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at pangkat.vhd(148): signal "satu" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at pangkat.vhd(149): signal "satu" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at pangkat.vhd(151): signal "nol" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at pangkat.vhd(152): signal "satu" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at pangkat.vhd(156): signal "hasil" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at pangkat.vhd(159): signal "Multi_Out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at pangkat.vhd(160): signal "stat" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at pangkat.vhd(162): signal "stat" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info: Elaborating entity "signed_transfer" for hierarchy "Pangkat:pangkat_coy|signed_transfer:unsig_P"
Warning (10492): VHDL Process Statement warning at signed_transfer.vhd(22): signal "input_vector" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at signed_transfer.vhd(29): signal "input_vector" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10631): VHDL Process Statement warning at signed_transfer.vhd(17): inferring latch(es) for signal or variable "output_vector", which holds its previous value in one or more paths through the process
Warning (10492): VHDL Process Statement warning at signed_transfer.vhd(35): signal "output_vector" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info (10041): Inferred latch for "output_vector[0]" at signed_transfer.vhd(17)
Info (10041): Inferred latch for "output_vector[1]" at signed_transfer.vhd(17)
Info (10041): Inferred latch for "output_vector[2]" at signed_transfer.vhd(17)
Info (10041): Inferred latch for "output_vector[3]" at signed_transfer.vhd(17)
Info (10041): Inferred latch for "output_vector[4]" at signed_transfer.vhd(17)
Info (10041): Inferred latch for "output_vector[5]" at signed_transfer.vhd(17)
Info (10041): Inferred latch for "output_vector[6]" at signed_transfer.vhd(17)
Info (10041): Inferred latch for "output_vector[7]" at signed_transfer.vhd(17)
Info (10041): Inferred latch for "output_vector[8]" at signed_transfer.vhd(17)
Info (10041): Inferred latch for "output_vector[9]" at signed_transfer.vhd(17)
Info (10041): Inferred latch for "output_vector[10]" at signed_transfer.vhd(17)
Info (10041): Inferred latch for "output_vector[11]" at signed_transfer.vhd(17)
Info (10041): Inferred latch for "output_vector[12]" at signed_transfer.vhd(17)
Info (10041): Inferred latch for "output_vector[13]" at signed_transfer.vhd(17)
Info (10041): Inferred latch for "output_vector[14]" at signed_transfer.vhd(17)
Info (10041): Inferred latch for "output_vector[15]" at signed_transfer.vhd(17)
Info (10041): Inferred latch for "output_vector[16]" at signed_transfer.vhd(17)
Info (10041): Inferred latch for "output_vector[17]" at signed_transfer.vhd(17)
Info (10041): Inferred latch for "output_vector[18]" at signed_transfer.vhd(17)
Info (10041): Inferred latch for "output_vector[19]" at signed_transfer.vhd(17)
Info (10041): Inferred latch for "output_vector[20]" at signed_transfer.vhd(17)
Info (10041): Inferred latch for "output_vector[21]" at signed_transfer.vhd(17)
Info (10041): Inferred latch for "output_vector[22]" at signed_transfer.vhd(17)
Info (10041): Inferred latch for "output_vector[23]" at signed_transfer.vhd(17)
Info (10041): Inferred latch for "output_vector[24]" at signed_transfer.vhd(17)
Info (10041): Inferred latch for "output_vector[25]" at signed_transfer.vhd(17)
Info (10041): Inferred latch for "output_vector[26]" at signed_transfer.vhd(17)
Info (10041): Inferred latch for "output_vector[27]" at signed_transfer.vhd(17)
Info (10041): Inferred latch for "output_vector[28]" at signed_transfer.vhd(17)
Info (10041): Inferred latch for "output_vector[29]" at signed_transfer.vhd(17)
Info (10041): Inferred latch for "output_vector[30]" at signed_transfer.vhd(17)
Info (10041): Inferred latch for "output_vector[31]" at signed_transfer.vhd(17)
Info (10041): Inferred latch for "output_vector[32]" at signed_transfer.vhd(17)
Info (10041): Inferred latch for "output_vector[33]" at signed_transfer.vhd(17)
Info (10041): Inferred latch for "output_vector[34]" at signed_transfer.vhd(17)
Info (10041): Inferred latch for "output_vector[35]" at signed_transfer.vhd(17)
Info (10041): Inferred latch for "output_vector[36]" at signed_transfer.vhd(17)
Info (10041): Inferred latch for "output_vector[37]" at signed_transfer.vhd(17)
Info (10041): Inferred latch for "output_vector[38]" at signed_transfer.vhd(17)
Info (10041): Inferred latch for "output_vector[39]" at signed_transfer.vhd(17)
Info (10041): Inferred latch for "output_vector[40]" at signed_transfer.vhd(17)
Warning: Using design file fsm_pangkat.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info: Found design unit 1: FSM_Pangkat-FSM_Pangkat_arc
    Info: Found entity 1: FSM_Pangkat
Info: Elaborating entity "FSM_Pangkat" for hierarchy "Pangkat:pangkat_coy|FSM_Pangkat:fsmPangkat"
Info: Elaborating entity "Multiplication" for hierarchy "Pangkat:pangkat_coy|Multiplication:multiply"
Warning (10036): Verilog HDL or VHDL warning at multiplication.vhd(134): object "Ct_comp" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at multiplication.vhd(136): object "selectorP" assigned a value but never read
Warning: LATCH primitive "Pangkat:pangkat_coy|signed_transfer:hasil_fix|output_vector[1]" is permanently enabled
Warning: LATCH primitive "Pangkat:pangkat_coy|signed_transfer:hasil_fix|output_vector[2]" is permanently enabled
Warning: LATCH primitive "Pangkat:pangkat_coy|signed_transfer:hasil_fix|output_vector[3]" is permanently enabled
Warning: LATCH primitive "Pangkat:pangkat_coy|signed_transfer:hasil_fix|output_vector[4]" is permanently enabled
Warning: LATCH primitive "Pangkat:pangkat_coy|signed_transfer:hasil_fix|output_vector[5]" is permanently enabled
Warning: LATCH primitive "Pangkat:pangkat_coy|signed_transfer:hasil_fix|output_vector[6]" is permanently enabled
Warning: LATCH primitive "Pangkat:pangkat_coy|signed_transfer:hasil_fix|output_vector[7]" is permanently enabled
Warning: LATCH primitive "Pangkat:pangkat_coy|signed_transfer:hasil_fix|output_vector[8]" is permanently enabled
Warning: LATCH primitive "Pangkat:pangkat_coy|signed_transfer:hasil_fix|output_vector[9]" is permanently enabled
Warning: LATCH primitive "Pangkat:pangkat_coy|signed_transfer:hasil_fix|output_vector[10]" is permanently enabled
Warning: LATCH primitive "Pangkat:pangkat_coy|signed_transfer:hasil_fix|output_vector[11]" is permanently enabled
Warning: LATCH primitive "Pangkat:pangkat_coy|signed_transfer:hasil_fix|output_vector[12]" is permanently enabled
Warning: LATCH primitive "Pangkat:pangkat_coy|signed_transfer:hasil_fix|output_vector[13]" is permanently enabled
Warning: LATCH primitive "Pangkat:pangkat_coy|signed_transfer:hasil_fix|output_vector[14]" is permanently enabled
Warning: LATCH primitive "Pangkat:pangkat_coy|signed_transfer:hasil_fix|output_vector[15]" is permanently enabled
Warning: LATCH primitive "Pangkat:pangkat_coy|signed_transfer:hasil_fix|output_vector[16]" is permanently enabled
Warning: LATCH primitive "Pangkat:pangkat_coy|signed_transfer:hasil_fix|output_vector[17]" is permanently enabled
Warning: LATCH primitive "Pangkat:pangkat_coy|signed_transfer:hasil_fix|output_vector[18]" is permanently enabled
Warning: LATCH primitive "Pangkat:pangkat_coy|signed_transfer:hasil_fix|output_vector[19]" is permanently enabled
Warning: LATCH primitive "Pangkat:pangkat_coy|signed_transfer:hasil_fix|output_vector[20]" is permanently enabled
Warning: LATCH primitive "Pangkat:pangkat_coy|signed_transfer:hasil_fix|output_vector[21]" is permanently enabled
Warning: LATCH primitive "Pangkat:pangkat_coy|signed_transfer:hasil_fix|output_vector[22]" is permanently enabled
Warning: LATCH primitive "Pangkat:pangkat_coy|signed_transfer:hasil_fix|output_vector[23]" is permanently enabled
Warning: LATCH primitive "Pangkat:pangkat_coy|signed_transfer:hasil_fix|output_vector[24]" is permanently enabled
Warning: LATCH primitive "Pangkat:pangkat_coy|signed_transfer:hasil_fix|output_vector[25]" is permanently enabled
Warning: LATCH primitive "Pangkat:pangkat_coy|signed_transfer:hasil_fix|output_vector[26]" is permanently enabled
Warning: LATCH primitive "Pangkat:pangkat_coy|signed_transfer:hasil_fix|output_vector[27]" is permanently enabled
Warning: LATCH primitive "Pangkat:pangkat_coy|signed_transfer:hasil_fix|output_vector[28]" is permanently enabled
Warning: LATCH primitive "Pangkat:pangkat_coy|signed_transfer:hasil_fix|output_vector[29]" is permanently enabled
Warning: LATCH primitive "Pangkat:pangkat_coy|signed_transfer:hasil_fix|output_vector[30]" is permanently enabled
Warning: LATCH primitive "Pangkat:pangkat_coy|signed_transfer:hasil_fix|output_vector[31]" is permanently enabled
Warning: LATCH primitive "Pangkat:pangkat_coy|signed_transfer:hasil_fix|output_vector[32]" is permanently enabled
Warning: LATCH primitive "Pangkat:pangkat_coy|signed_transfer:hasil_fix|output_vector[33]" is permanently enabled
Warning: LATCH primitive "Pangkat:pangkat_coy|signed_transfer:hasil_fix|output_vector[34]" is permanently enabled
Warning: LATCH primitive "Pangkat:pangkat_coy|signed_transfer:hasil_fix|output_vector[35]" is permanently enabled
Warning: LATCH primitive "Pangkat:pangkat_coy|signed_transfer:hasil_fix|output_vector[36]" is permanently enabled
Warning: LATCH primitive "Pangkat:pangkat_coy|signed_transfer:hasil_fix|output_vector[37]" is permanently enabled
Warning: LATCH primitive "Pangkat:pangkat_coy|signed_transfer:hasil_fix|output_vector[38]" is permanently enabled
Warning: LATCH primitive "Pangkat:pangkat_coy|signed_transfer:hasil_fix|output_vector[39]" is permanently enabled
Warning: LATCH primitive "Pangkat:pangkat_coy|signed_transfer:hasil_fix|output_vector[40]" is permanently enabled
Warning: LATCH primitive "Pangkat:pangkat_coy|signed_transfer:hasil_fix|output_vector[0]" is permanently enabled
Warning: LATCH primitive "Pangkat:pangkat_coy|signed_transfer:unsig_P|output_vector[1]" is permanently enabled
Warning: LATCH primitive "Pangkat:pangkat_coy|signed_transfer:unsig_P|output_vector[2]" is permanently enabled
Warning: LATCH primitive "Pangkat:pangkat_coy|signed_transfer:unsig_P|output_vector[3]" is permanently enabled
Warning: LATCH primitive "Pangkat:pangkat_coy|signed_transfer:unsig_P|output_vector[4]" is permanently enabled
Warning: LATCH primitive "Pangkat:pangkat_coy|signed_transfer:unsig_P|output_vector[5]" is permanently enabled
Warning: LATCH primitive "Pangkat:pangkat_coy|signed_transfer:unsig_P|output_vector[6]" is permanently enabled
Warning: LATCH primitive "Pangkat:pangkat_coy|signed_transfer:unsig_P|output_vector[7]" is permanently enabled
Warning: LATCH primitive "Pangkat:pangkat_coy|signed_transfer:unsig_P|output_vector[8]" is permanently enabled
Warning: LATCH primitive "Pangkat:pangkat_coy|signed_transfer:unsig_P|output_vector[9]" is permanently enabled
Warning: LATCH primitive "Pangkat:pangkat_coy|signed_transfer:unsig_P|output_vector[10]" is permanently enabled
Warning: LATCH primitive "Pangkat:pangkat_coy|signed_transfer:unsig_P|output_vector[11]" is permanently enabled
Warning: LATCH primitive "Pangkat:pangkat_coy|signed_transfer:unsig_P|output_vector[12]" is permanently enabled
Warning: LATCH primitive "Pangkat:pangkat_coy|signed_transfer:unsig_P|output_vector[13]" is permanently enabled
Warning: LATCH primitive "Pangkat:pangkat_coy|signed_transfer:unsig_P|output_vector[14]" is permanently enabled
Warning: LATCH primitive "Pangkat:pangkat_coy|signed_transfer:unsig_P|output_vector[15]" is permanently enabled
Warning: LATCH primitive "Pangkat:pangkat_coy|signed_transfer:unsig_P|output_vector[16]" is permanently enabled
Warning: LATCH primitive "Pangkat:pangkat_coy|signed_transfer:unsig_P|output_vector[17]" is permanently enabled
Warning: LATCH primitive "Pangkat:pangkat_coy|signed_transfer:unsig_P|output_vector[18]" is permanently enabled
Warning: LATCH primitive "Pangkat:pangkat_coy|signed_transfer:unsig_P|output_vector[19]" is permanently enabled
Warning: LATCH primitive "Pangkat:pangkat_coy|signed_transfer:unsig_P|output_vector[20]" is permanently enabled
Warning: LATCH primitive "Pangkat:pangkat_coy|signed_transfer:unsig_P|output_vector[21]" is permanently enabled
Warning: LATCH primitive "Pangkat:pangkat_coy|signed_transfer:unsig_P|output_vector[22]" is permanently enabled
Warning: LATCH primitive "Pangkat:pangkat_coy|signed_transfer:unsig_P|output_vector[23]" is permanently enabled
Warning: LATCH primitive "Pangkat:pangkat_coy|signed_transfer:unsig_P|output_vector[24]" is permanently enabled
Warning: LATCH primitive "Pangkat:pangkat_coy|signed_transfer:unsig_P|output_vector[25]" is permanently enabled
Warning: LATCH primitive "Pangkat:pangkat_coy|signed_transfer:unsig_P|output_vector[26]" is permanently enabled
Warning: LATCH primitive "Pangkat:pangkat_coy|signed_transfer:unsig_P|output_vector[27]" is permanently enabled
Warning: LATCH primitive "Pangkat:pangkat_coy|signed_transfer:unsig_P|output_vector[28]" is permanently enabled
Warning: LATCH primitive "Pangkat:pangkat_coy|signed_transfer:unsig_P|output_vector[29]" is permanently enabled
Warning: LATCH primitive "Pangkat:pangkat_coy|signed_transfer:unsig_P|output_vector[30]" is permanently enabled
Warning: LATCH primitive "Pangkat:pangkat_coy|signed_transfer:unsig_P|output_vector[31]" is permanently enabled
Warning: LATCH primitive "Pangkat:pangkat_coy|signed_transfer:unsig_P|output_vector[32]" is permanently enabled
Warning: LATCH primitive "Pangkat:pangkat_coy|signed_transfer:unsig_P|output_vector[33]" is permanently enabled
Warning: LATCH primitive "Pangkat:pangkat_coy|signed_transfer:unsig_P|output_vector[34]" is permanently enabled
Warning: LATCH primitive "Pangkat:pangkat_coy|signed_transfer:unsig_P|output_vector[35]" is permanently enabled
Warning: LATCH primitive "Pangkat:pangkat_coy|signed_transfer:unsig_P|output_vector[36]" is permanently enabled
Warning: LATCH primitive "Pangkat:pangkat_coy|signed_transfer:unsig_P|output_vector[37]" is permanently enabled
Warning: LATCH primitive "Pangkat:pangkat_coy|signed_transfer:unsig_P|output_vector[38]" is permanently enabled
Warning: LATCH primitive "Pangkat:pangkat_coy|signed_transfer:unsig_P|output_vector[39]" is permanently enabled
Warning: LATCH primitive "Pangkat:pangkat_coy|signed_transfer:unsig_P|output_vector[40]" is permanently enabled
Warning: LATCH primitive "Pangkat:pangkat_coy|signed_transfer:unsig_P|output_vector[0]" is permanently enabled
Warning: LATCH primitive "divider:pembagian|signed_transfer:hasil_mod|output_vector[1]" is permanently enabled
Warning: LATCH primitive "divider:pembagian|signed_transfer:hasil_mod|output_vector[2]" is permanently enabled
Warning: LATCH primitive "divider:pembagian|signed_transfer:hasil_mod|output_vector[3]" is permanently enabled
Warning: LATCH primitive "divider:pembagian|signed_transfer:hasil_mod|output_vector[4]" is permanently enabled
Warning: LATCH primitive "divider:pembagian|signed_transfer:hasil_mod|output_vector[5]" is permanently enabled
Warning: LATCH primitive "divider:pembagian|signed_transfer:hasil_mod|output_vector[6]" is permanently enabled
Warning: LATCH primitive "divider:pembagian|signed_transfer:hasil_mod|output_vector[7]" is permanently enabled
Warning: LATCH primitive "divider:pembagian|signed_transfer:hasil_mod|output_vector[8]" is permanently enabled
Warning: LATCH primitive "divider:pembagian|signed_transfer:hasil_mod|output_vector[9]" is permanently enabled
Warning: LATCH primitive "divider:pembagian|signed_transfer:hasil_mod|output_vector[10]" is permanently enabled
Warning: LATCH primitive "divider:pembagian|signed_transfer:hasil_mod|output_vector[11]" is permanently enabled
Warning: LATCH primitive "divider:pembagian|signed_transfer:hasil_mod|output_vector[12]" is permanently enabled
Warning: LATCH primitive "divider:pembagian|signed_transfer:hasil_mod|output_vector[13]" is permanently enabled
Warning: LATCH primitive "divider:pembagian|signed_transfer:hasil_mod|output_vector[14]" is permanently enabled
Warning: LATCH primitive "divider:pembagian|signed_transfer:hasil_mod|output_vector[15]" is permanently enabled
Warning: LATCH primitive "divider:pembagian|signed_transfer:hasil_mod|output_vector[16]" is permanently enabled
Warning: LATCH primitive "divider:pembagian|signed_transfer:hasil_mod|output_vector[17]" is permanently enabled
Warning: LATCH primitive "divider:pembagian|signed_transfer:hasil_mod|output_vector[18]" is permanently enabled
Warning: LATCH primitive "divider:pembagian|signed_transfer:hasil_mod|output_vector[19]" is permanently enabled
Warning: LATCH primitive "divider:pembagian|signed_transfer:hasil_mod|output_vector[20]" is permanently enabled
Warning: LATCH primitive "divider:pembagian|signed_transfer:hasil_mod|output_vector[21]" is permanently enabled
Warning: LATCH primitive "divider:pembagian|signed_transfer:hasil_mod|output_vector[22]" is permanently enabled
Warning: LATCH primitive "divider:pembagian|signed_transfer:hasil_mod|output_vector[23]" is permanently enabled
Warning: LATCH primitive "divider:pembagian|signed_transfer:hasil_mod|output_vector[24]" is permanently enabled
Warning: LATCH primitive "divider:pembagian|signed_transfer:hasil_mod|output_vector[25]" is permanently enabled
Warning: LATCH primitive "divider:pembagian|signed_transfer:hasil_mod|output_vector[26]" is permanently enabled
Warning: LATCH primitive "divider:pembagian|signed_transfer:hasil_mod|output_vector[27]" is permanently enabled
Warning: LATCH primitive "divider:pembagian|signed_transfer:hasil_mod|output_vector[28]" is permanently enabled
Warning: LATCH primitive "divider:pembagian|signed_transfer:hasil_mod|output_vector[29]" is permanently enabled
Warning: LATCH primitive "divider:pembagian|signed_transfer:hasil_mod|output_vector[30]" is permanently enabled
Warning: LATCH primitive "divider:pembagian|signed_transfer:hasil_mod|output_vector[31]" is permanently enabled
Warning: LATCH primitive "divider:pembagian|signed_transfer:hasil_mod|output_vector[32]" is permanently enabled
Warning: LATCH primitive "divider:pembagian|signed_transfer:hasil_mod|output_vector[33]" is permanently enabled
Warning: LATCH primitive "divider:pembagian|signed_transfer:hasil_mod|output_vector[34]" is permanently enabled
Warning: LATCH primitive "divider:pembagian|signed_transfer:hasil_mod|output_vector[35]" is permanently enabled
Warning: LATCH primitive "divider:pembagian|signed_transfer:hasil_mod|output_vector[36]" is permanently enabled
Warning: LATCH primitive "divider:pembagian|signed_transfer:hasil_mod|output_vector[37]" is permanently enabled
Warning: LATCH primitive "divider:pembagian|signed_transfer:hasil_mod|output_vector[38]" is permanently enabled
Warning: LATCH primitive "divider:pembagian|signed_transfer:hasil_mod|output_vector[39]" is permanently enabled
Warning: LATCH primitive "divider:pembagian|signed_transfer:hasil_mod|output_vector[40]" is permanently enabled
Warning: LATCH primitive "divider:pembagian|signed_transfer:hasil_mod|output_vector[0]" is permanently enabled
Warning: LATCH primitive "divider:pembagian|signed_transfer:hasil_divider|output_vector[1]" is permanently enabled
Warning: LATCH primitive "divider:pembagian|signed_transfer:hasil_divider|output_vector[2]" is permanently enabled
Warning: LATCH primitive "divider:pembagian|signed_transfer:hasil_divider|output_vector[3]" is permanently enabled
Warning: LATCH primitive "divider:pembagian|signed_transfer:hasil_divider|output_vector[4]" is permanently enabled
Warning: LATCH primitive "divider:pembagian|signed_transfer:hasil_divider|output_vector[5]" is permanently enabled
Warning: LATCH primitive "divider:pembagian|signed_transfer:hasil_divider|output_vector[6]" is permanently enabled
Warning: LATCH primitive "divider:pembagian|signed_transfer:hasil_divider|output_vector[7]" is permanently enabled
Warning: LATCH primitive "divider:pembagian|signed_transfer:hasil_divider|output_vector[8]" is permanently enabled
Warning: LATCH primitive "divider:pembagian|signed_transfer:hasil_divider|output_vector[9]" is permanently enabled
Warning: LATCH primitive "divider:pembagian|signed_transfer:hasil_divider|output_vector[10]" is permanently enabled
Warning: LATCH primitive "divider:pembagian|signed_transfer:hasil_divider|output_vector[11]" is permanently enabled
Warning: LATCH primitive "divider:pembagian|signed_transfer:hasil_divider|output_vector[12]" is permanently enabled
Warning: LATCH primitive "divider:pembagian|signed_transfer:hasil_divider|output_vector[13]" is permanently enabled
Warning: LATCH primitive "divider:pembagian|signed_transfer:hasil_divider|output_vector[14]" is permanently enabled
Warning: LATCH primitive "divider:pembagian|signed_transfer:hasil_divider|output_vector[15]" is permanently enabled
Warning: LATCH primitive "divider:pembagian|signed_transfer:hasil_divider|output_vector[16]" is permanently enabled
Warning: LATCH primitive "divider:pembagian|signed_transfer:hasil_divider|output_vector[17]" is permanently enabled
Warning: LATCH primitive "divider:pembagian|signed_transfer:hasil_divider|output_vector[18]" is permanently enabled
Warning: LATCH primitive "divider:pembagian|signed_transfer:hasil_divider|output_vector[19]" is permanently enabled
Warning: LATCH primitive "divider:pembagian|signed_transfer:hasil_divider|output_vector[20]" is permanently enabled
Warning: LATCH primitive "divider:pembagian|signed_transfer:hasil_divider|output_vector[21]" is permanently enabled
Warning: LATCH primitive "divider:pembagian|signed_transfer:hasil_divider|output_vector[22]" is permanently enabled
Warning: LATCH primitive "divider:pembagian|signed_transfer:hasil_divider|output_vector[23]" is permanently enabled
Warning: LATCH primitive "divider:pembagian|signed_transfer:hasil_divider|output_vector[24]" is permanently enabled
Warning: LATCH primitive "divider:pembagian|signed_transfer:hasil_divider|output_vector[25]" is permanently enabled
Warning: LATCH primitive "divider:pembagian|signed_transfer:hasil_divider|output_vector[26]" is permanently enabled
Warning: LATCH primitive "divider:pembagian|signed_transfer:hasil_divider|output_vector[27]" is permanently enabled
Warning: LATCH primitive "divider:pembagian|signed_transfer:hasil_divider|output_vector[28]" is permanently enabled
Warning: LATCH primitive "divider:pembagian|signed_transfer:hasil_divider|output_vector[29]" is permanently enabled
Warning: LATCH primitive "divider:pembagian|signed_transfer:hasil_divider|output_vector[30]" is permanently enabled
Warning: LATCH primitive "divider:pembagian|signed_transfer:hasil_divider|output_vector[31]" is permanently enabled
Warning: LATCH primitive "divider:pembagian|signed_transfer:hasil_divider|output_vector[32]" is permanently enabled
Warning: LATCH primitive "divider:pembagian|signed_transfer:hasil_divider|output_vector[33]" is permanently enabled
Warning: LATCH primitive "divider:pembagian|signed_transfer:hasil_divider|output_vector[34]" is permanently enabled
Warning: LATCH primitive "divider:pembagian|signed_transfer:hasil_divider|output_vector[35]" is permanently enabled
Warning: LATCH primitive "divider:pembagian|signed_transfer:hasil_divider|output_vector[36]" is permanently enabled
Warning: LATCH primitive "divider:pembagian|signed_transfer:hasil_divider|output_vector[37]" is permanently enabled
Warning: LATCH primitive "divider:pembagian|signed_transfer:hasil_divider|output_vector[38]" is permanently enabled
Warning: LATCH primitive "divider:pembagian|signed_transfer:hasil_divider|output_vector[39]" is permanently enabled
Warning: LATCH primitive "divider:pembagian|signed_transfer:hasil_divider|output_vector[40]" is permanently enabled
Warning: LATCH primitive "divider:pembagian|signed_transfer:hasil_divider|output_vector[0]" is permanently enabled
Warning: LATCH primitive "divider:pembagian|signed_transfer:unsigned_Q|output_vector[1]" is permanently enabled
Warning: LATCH primitive "divider:pembagian|signed_transfer:unsigned_Q|output_vector[2]" is permanently enabled
Warning: LATCH primitive "divider:pembagian|signed_transfer:unsigned_Q|output_vector[3]" is permanently enabled
Warning: LATCH primitive "divider:pembagian|signed_transfer:unsigned_Q|output_vector[4]" is permanently enabled
Warning: LATCH primitive "divider:pembagian|signed_transfer:unsigned_Q|output_vector[5]" is permanently enabled
Warning: LATCH primitive "divider:pembagian|signed_transfer:unsigned_Q|output_vector[6]" is permanently enabled
Warning: LATCH primitive "divider:pembagian|signed_transfer:unsigned_Q|output_vector[7]" is permanently enabled
Warning: LATCH primitive "divider:pembagian|signed_transfer:unsigned_Q|output_vector[8]" is permanently enabled
Warning: LATCH primitive "divider:pembagian|signed_transfer:unsigned_Q|output_vector[9]" is permanently enabled
Warning: LATCH primitive "divider:pembagian|signed_transfer:unsigned_Q|output_vector[10]" is permanently enabled
Warning: LATCH primitive "divider:pembagian|signed_transfer:unsigned_Q|output_vector[11]" is permanently enabled
Warning: LATCH primitive "divider:pembagian|signed_transfer:unsigned_Q|output_vector[12]" is permanently enabled
Warning: LATCH primitive "divider:pembagian|signed_transfer:unsigned_Q|output_vector[13]" is permanently enabled
Warning: LATCH primitive "divider:pembagian|signed_transfer:unsigned_Q|output_vector[14]" is permanently enabled
Warning: LATCH primitive "divider:pembagian|signed_transfer:unsigned_Q|output_vector[15]" is permanently enabled
Warning: LATCH primitive "divider:pembagian|signed_transfer:unsigned_Q|output_vector[16]" is permanently enabled
Warning: LATCH primitive "divider:pembagian|signed_transfer:unsigned_Q|output_vector[17]" is permanently enabled
Warning: LATCH primitive "divider:pembagian|signed_transfer:unsigned_Q|output_vector[18]" is permanently enabled
Warning: LATCH primitive "divider:pembagian|signed_transfer:unsigned_Q|output_vector[19]" is permanently enabled
Warning: LATCH primitive "divider:pembagian|signed_transfer:unsigned_Q|output_vector[20]" is permanently enabled
Warning: LATCH primitive "divider:pembagian|signed_transfer:unsigned_Q|output_vector[21]" is permanently enabled
Warning: LATCH primitive "divider:pembagian|signed_transfer:unsigned_Q|output_vector[22]" is permanently enabled
Warning: LATCH primitive "divider:pembagian|signed_transfer:unsigned_Q|output_vector[23]" is permanently enabled
Warning: LATCH primitive "divider:pembagian|signed_transfer:unsigned_Q|output_vector[24]" is permanently enabled
Warning: LATCH primitive "divider:pembagian|signed_transfer:unsigned_Q|output_vector[25]" is permanently enabled
Warning: LATCH primitive "divider:pembagian|signed_transfer:unsigned_Q|output_vector[26]" is permanently enabled
Warning: LATCH primitive "divider:pembagian|signed_transfer:unsigned_Q|output_vector[27]" is permanently enabled
Warning: LATCH primitive "divider:pembagian|signed_transfer:unsigned_Q|output_vector[28]" is permanently enabled
Warning: LATCH primitive "divider:pembagian|signed_transfer:unsigned_Q|output_vector[29]" is permanently enabled
Warning: LATCH primitive "divider:pembagian|signed_transfer:unsigned_Q|output_vector[30]" is permanently enabled
Warning: LATCH primitive "divider:pembagian|signed_transfer:unsigned_Q|output_vector[31]" is permanently enabled
Warning: LATCH primitive "divider:pembagian|signed_transfer:unsigned_Q|output_vector[32]" is permanently enabled
Warning: LATCH primitive "divider:pembagian|signed_transfer:unsigned_Q|output_vector[33]" is permanently enabled
Warning: LATCH primitive "divider:pembagian|signed_transfer:unsigned_Q|output_vector[34]" is permanently enabled
Warning: LATCH primitive "divider:pembagian|signed_transfer:unsigned_Q|output_vector[35]" is permanently enabled
Warning: LATCH primitive "divider:pembagian|signed_transfer:unsigned_Q|output_vector[36]" is permanently enabled
Warning: LATCH primitive "divider:pembagian|signed_transfer:unsigned_Q|output_vector[37]" is permanently enabled
Warning: LATCH primitive "divider:pembagian|signed_transfer:unsigned_Q|output_vector[38]" is permanently enabled
Warning: LATCH primitive "divider:pembagian|signed_transfer:unsigned_Q|output_vector[39]" is permanently enabled
Warning: LATCH primitive "divider:pembagian|signed_transfer:unsigned_Q|output_vector[40]" is permanently enabled
Warning: LATCH primitive "divider:pembagian|signed_transfer:unsigned_Q|output_vector[0]" is permanently enabled
Warning: LATCH primitive "divider:pembagian|signed_transfer:unsigned_P|output_vector[1]" is permanently enabled
Warning: LATCH primitive "divider:pembagian|signed_transfer:unsigned_P|output_vector[2]" is permanently enabled
Warning: LATCH primitive "divider:pembagian|signed_transfer:unsigned_P|output_vector[3]" is permanently enabled
Warning: LATCH primitive "divider:pembagian|signed_transfer:unsigned_P|output_vector[4]" is permanently enabled
Warning: LATCH primitive "divider:pembagian|signed_transfer:unsigned_P|output_vector[5]" is permanently enabled
Warning: LATCH primitive "divider:pembagian|signed_transfer:unsigned_P|output_vector[6]" is permanently enabled
Warning: LATCH primitive "divider:pembagian|signed_transfer:unsigned_P|output_vector[7]" is permanently enabled
Warning: LATCH primitive "divider:pembagian|signed_transfer:unsigned_P|output_vector[8]" is permanently enabled
Warning: LATCH primitive "divider:pembagian|signed_transfer:unsigned_P|output_vector[9]" is permanently enabled
Warning: LATCH primitive "divider:pembagian|signed_transfer:unsigned_P|output_vector[10]" is permanently enabled
Warning: LATCH primitive "divider:pembagian|signed_transfer:unsigned_P|output_vector[11]" is permanently enabled
Warning: LATCH primitive "divider:pembagian|signed_transfer:unsigned_P|output_vector[12]" is permanently enabled
Warning: LATCH primitive "divider:pembagian|signed_transfer:unsigned_P|output_vector[13]" is permanently enabled
Warning: LATCH primitive "divider:pembagian|signed_transfer:unsigned_P|output_vector[14]" is permanently enabled
Warning: LATCH primitive "divider:pembagian|signed_transfer:unsigned_P|output_vector[15]" is permanently enabled
Warning: LATCH primitive "divider:pembagian|signed_transfer:unsigned_P|output_vector[16]" is permanently enabled
Warning: LATCH primitive "divider:pembagian|signed_transfer:unsigned_P|output_vector[17]" is permanently enabled
Warning: LATCH primitive "divider:pembagian|signed_transfer:unsigned_P|output_vector[18]" is permanently enabled
Warning: LATCH primitive "divider:pembagian|signed_transfer:unsigned_P|output_vector[19]" is permanently enabled
Warning: LATCH primitive "divider:pembagian|signed_transfer:unsigned_P|output_vector[20]" is permanently enabled
Warning: LATCH primitive "divider:pembagian|signed_transfer:unsigned_P|output_vector[21]" is permanently enabled
Warning: LATCH primitive "divider:pembagian|signed_transfer:unsigned_P|output_vector[22]" is permanently enabled
Warning: LATCH primitive "divider:pembagian|signed_transfer:unsigned_P|output_vector[23]" is permanently enabled
Warning: LATCH primitive "divider:pembagian|signed_transfer:unsigned_P|output_vector[24]" is permanently enabled
Warning: LATCH primitive "divider:pembagian|signed_transfer:unsigned_P|output_vector[25]" is permanently enabled
Warning: LATCH primitive "divider:pembagian|signed_transfer:unsigned_P|output_vector[26]" is permanently enabled
Warning: LATCH primitive "divider:pembagian|signed_transfer:unsigned_P|output_vector[27]" is permanently enabled
Warning: LATCH primitive "divider:pembagian|signed_transfer:unsigned_P|output_vector[28]" is permanently enabled
Warning: LATCH primitive "divider:pembagian|signed_transfer:unsigned_P|output_vector[29]" is permanently enabled
Warning: LATCH primitive "divider:pembagian|signed_transfer:unsigned_P|output_vector[30]" is permanently enabled
Warning: LATCH primitive "divider:pembagian|signed_transfer:unsigned_P|output_vector[31]" is permanently enabled
Warning: LATCH primitive "divider:pembagian|signed_transfer:unsigned_P|output_vector[32]" is permanently enabled
Warning: LATCH primitive "divider:pembagian|signed_transfer:unsigned_P|output_vector[33]" is permanently enabled
Warning: LATCH primitive "divider:pembagian|signed_transfer:unsigned_P|output_vector[34]" is permanently enabled
Warning: LATCH primitive "divider:pembagian|signed_transfer:unsigned_P|output_vector[35]" is permanently enabled
Warning: LATCH primitive "divider:pembagian|signed_transfer:unsigned_P|output_vector[36]" is permanently enabled
Warning: LATCH primitive "divider:pembagian|signed_transfer:unsigned_P|output_vector[37]" is permanently enabled
Warning: LATCH primitive "divider:pembagian|signed_transfer:unsigned_P|output_vector[38]" is permanently enabled
Warning: LATCH primitive "divider:pembagian|signed_transfer:unsigned_P|output_vector[39]" is permanently enabled
Warning: LATCH primitive "divider:pembagian|signed_transfer:unsigned_P|output_vector[40]" is permanently enabled
Warning: LATCH primitive "divider:pembagian|signed_transfer:unsigned_P|output_vector[0]" is permanently enabled
Warning: LATCH primitive "FPB:FPBB|fsm_fpb:Control|nstate.s0_494" is permanently enabled
Warning: LATCH primitive "FPB:FPBB|fsm_fpb:Control|nstate.s1_479" is permanently enabled
Warning: LATCH primitive "FPB:FPBB|fsm_fpb:Control|nstate.s2_464" is permanently enabled
Warning: LATCH primitive "FPB:FPBB|fsm_fpb:Control|nstate.s3_449" is permanently enabled
Warning: LATCH primitive "FPB:FPBB|fsm_fpb:Control|nstate.s4_434" is permanently enabled
Warning: LATCH primitive "FPB:FPBB|fsm_fpb:Control|nstate.s5_419" is permanently enabled
Warning: LATCH primitive "FPB:FPBB|fsm_fpb:Control|nstate.s7_392" is permanently enabled
Warning: LATCH primitive "FPB:FPBB|fsm_fpb:Control|nstate.s9_365" is permanently enabled
Warning: LATCH primitive "FPB:FPBB|fsm_fpb:Control|nstate.s10_350" is permanently enabled
Warning: 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info: Duplicate LATCH primitives merged into single LATCH primitive
    Info: Duplicate LATCH primitive "Multiplication:perkalian|ParalelRegisterQ:reg_q|REG[0]" merged with LATCH primitive "Multiplication:perkalian|ParalelRegisterQ:reg_q|Qlsbb"
    Info: Duplicate LATCH primitive "Pangkat:pangkat_coy|Multiplication:multiply|ParalelRegisterQ:reg_q|REG[0]" merged with LATCH primitive "Pangkat:pangkat_coy|Multiplication:multiply|ParalelRegisterQ:reg_q|Qlsbb"
    Info: Duplicate LATCH primitive "Multiplication:perkalian|AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor|P[39]" merged with LATCH primitive "Multiplication:perkalian|AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor|P[40]"
    Info: Duplicate LATCH primitive "Pangkat:pangkat_coy|Multiplication:multiply|AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor|P[39]" merged with LATCH primitive "Pangkat:pangkat_coy|Multiplication:multiply|AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor|P[40]"
Info: 13 registers lost all their fanouts during netlist optimizations. The first 13 are displayed below.
    Info: Register "Pangkat:pangkat_coy|Multiplication:multiply|outFinal:OutputFinal|Status[0]" lost all its fanouts during netlist optimizations.
    Info: Register "Pangkat:pangkat_coy|Multiplication:multiply|AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor|state.s3" lost all its fanouts during netlist optimizations.
    Info: Register "Pangkat:pangkat_coy|Multiplication:multiply|AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor|state.s4" lost all its fanouts during netlist optimizations.
    Info: Register "Multiplication:perkalian|AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor|state.s3" lost all its fanouts during netlist optimizations.
    Info: Register "Multiplication:perkalian|AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor|state.s4" lost all its fanouts during netlist optimizations.
    Info: Register "FPB:FPBB|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor|state.s3" lost all its fanouts during netlist optimizations.
    Info: Register "FPB:FPBB|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor|state.s4" lost all its fanouts during netlist optimizations.
    Info: Register "divider:pembagian|AdderSubtractor:negatif|FSM:FSM_AdderSubtractor|state.s3" lost all its fanouts during netlist optimizations.
    Info: Register "divider:pembagian|AdderSubtractor:negatif|FSM:FSM_AdderSubtractor|state.s4" lost all its fanouts during netlist optimizations.
    Info: Register "divider:pembagian|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor|state.s3" lost all its fanouts during netlist optimizations.
    Info: Register "divider:pembagian|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor|state.s4" lost all its fanouts during netlist optimizations.
    Info: Register "AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor|state.s3" lost all its fanouts during netlist optimizations.
    Info: Register "AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor|state.s4" lost all its fanouts during netlist optimizations.
Info: Implemented 5527 device resources after synthesis - the final resource count might be different
    Info: Implemented 87 input pins
    Info: Implemented 43 output pins
    Info: Implemented 5397 logic cells
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 422 warnings
    Info: Peak virtual memory: 270 megabytes
    Info: Processing ended: Tue Dec 05 06:01:13 2023
    Info: Elapsed time: 00:00:06
    Info: Total CPU time (on all processors): 00:00:06


