parallelismSelector::VERBO: Summary of inputs: 
parallelismSelector::VERBO: Output directory: "/home/Data/Design/hls/02_hls_seminar_demos_v24_1/demo01_ws/sol2/sol2_work/hls/csim/code_analyzer/output"
parallelismSelector::VERBO: spec:0:0: info: Will use basepath at location /home/Data/Design/hls/02_hls_seminar_demos_v24_1/demo01_ws/sol2
parallelismSelector::VERBO: FPGA clock frequency is set to 100 MHz
parallelismSelector::VERBO: Will use user-driven complete partitioning settings
parallelismSelector::VERBO: Arrays with less than or equal to 4 elements that appear in the codegen directives will be completely partitioned
parallelismSelector::VERBO: spec:0:0: info: Will use IR Module file at location /home/Data/Design/hls/02_hls_seminar_demos_v24_1/demo01_ws/sol2/sol2_work/hls/csim/code_analyzer/.internal/instrument/app_0/project.symbols.bc
parallelismSelector::VERBO: FPGA frequency: 100000000 Hz
parallelismSelector::VERBO: Using FPGA frequency for HLS estimations: 100000000 Hz
parallelismSelector::VERBO: [Model Builder] Extracting logic model object from: /opt/xilinx/Vitis_HLS/2024.1/vcxx/data/platform/logic/artix7.logic
parallelismSelector::VERBO: Using Program Model file: /home/Data/Design/hls/02_hls_seminar_demos_v24_1/demo01_ws/sol2/sol2_work/hls/csim/code_analyzer/output/reduced_programmodel.app
parallelismSelector::VERBO: Device characteristics: Area -- (LUTs: 20800, FFs: 41600, DSPs: 90, BRAMs: 100, URAMs: 0)
parallelismSelector::VERBO: Maximum area for the hardware functions: AreaConstraint -- (LUTs: 20800, FFs: 41600, DSPs: 90, BRAMs: 100, URAMs: 0)
parallelismSelector::VERBO: Code Analyzer Id: 0
parallelismSelector::VERBO: Dataflow Hardware Function: fir
parallelismSelector::VERBO: Adding outline as primary transformation
parallelismSelector::VERBO: RecipeFile: "/home/Data/Design/hls/02_hls_seminar_demos_v24_1/demo01_ws/sol2/sol2_work/hls/csim/code_analyzer/.internal/dataflow/0/recipe.json"
parallelismSelector::VERBO: Applying transformation: (region_outline)
parallelismSelector::VERBO: Applying transformation: (outline)
parallelismSelector::VERBO: Alias Equivalence: (Var <- { Pointees })
                              11 <- {11}
                              12 <- {12}
                              13 <- {13}
                              14 <- {12}
                              16 <- {17}
                              18 <- {17}
                              19 <- {11}
                            
parallelismSelector::VERBO: Variable Infos:
parallelismSelector::VERBO:     'shift_reg' /home/Data/Design/hls/02_hls_seminar_demos_v24_1/demo01_ws/sol2/../src/fir.c:5:0 VariableId 1
                                  ElementBitsize=32
                                  IsHlsStream=no
                                  FunctionId= 205
                                  IsArray=yes
                                  IsValidArray=yes
                                  IsArgument=no
                                  Elements=[ 11 ]
                                  HlsStream=--
                                  HasInsertionLoc=yes
                                  IsFromSystemFunction=no
parallelismSelector::VERBO:     'y' /home/Data/Design/hls/02_hls_seminar_demos_v24_1/demo01_ws/sol2/../src/fir.c:3:0 VariableId 11
                                  ElementBitsize=32
                                  IsHlsStream=no
                                  FunctionId= 205
                                  IsArray=no
                                  IsValidArray=no
                                  IsArgument=yes
                                  Elements=[-- ]
                                  HlsStream=--
                                  HasInsertionLoc=yes
                                  IsFromSystemFunction=no
parallelismSelector::VERBO:     'c' /home/Data/Design/hls/02_hls_seminar_demos_v24_1/demo01_ws/sol2/../src/fir.c:3:0 VariableId 12
                                  ElementBitsize=32
                                  IsHlsStream=no
                                  FunctionId= 205
                                  IsArray=yes
                                  IsValidArray=yes
                                  IsArgument=yes
                                  Elements=[ 11 ]
                                  HlsStream=--
                                  HasInsertionLoc=yes
                                  IsFromSystemFunction=no
parallelismSelector::VERBO:     'x' /home/Data/Design/hls/02_hls_seminar_demos_v24_1/demo01_ws/sol2/../src/fir.c:3:0 VariableId 13
                                  ElementBitsize=32
                                  IsHlsStream=no
                                  FunctionId= 205
                                  IsArray=no
                                  IsValidArray=no
                                  IsArgument=yes
                                  Elements=[ ]
                                  HlsStream=--
                                  HasInsertionLoc=yes
                                  IsFromSystemFunction=no
parallelismSelector::VERBO:     'c' /home/Data/Design/hls/02_hls_seminar_demos_v24_1/demo01_ws/sol2/../src/fir.c:3:0 VariableId 14
                                  ElementBitsize=32
                                  IsHlsStream=no
                                  FunctionId= 206
                                  IsArray=yes
                                  IsValidArray=yes
                                  IsArgument=yes
                                  Elements=[ 11 ]
                                  HlsStream=--
                                  HasInsertionLoc=yes
                                  IsFromSystemFunction=no
parallelismSelector::VERBO:     'x' /home/Data/Design/hls/02_hls_seminar_demos_v24_1/demo01_ws/sol2/../src/fir.c:3:0 VariableId 15
                                  ElementBitsize=32
                                  IsHlsStream=no
                                  FunctionId= 206
                                  IsArray=no
                                  IsValidArray=no
                                  IsArgument=yes
                                  Elements=[ ]
                                  HlsStream=--
                                  HasInsertionLoc=yes
                                  IsFromSystemFunction=no
parallelismSelector::VERBO:     'acc' /home/Data/Design/hls/02_hls_seminar_demos_v24_1/demo01_ws/sol2/../src/fir.c:6:0 VariableId 16
                                  ElementBitsize=32
                                  IsHlsStream=no
                                  FunctionId= 206
                                  IsArray=no
                                  IsValidArray=no
                                  IsArgument=yes
                                  Elements=[-- ]
                                  HlsStream=--
                                  HasInsertionLoc=yes
                                  IsFromSystemFunction=no
parallelismSelector::VERBO:     'acc' /home/Data/Design/hls/02_hls_seminar_demos_v24_1/demo01_ws/sol2/../src/fir.c:6:0 VariableId 17
                                  ElementBitsize=32
                                  IsHlsStream=no
                                  FunctionId= 205
                                  IsArray=no
                                  IsValidArray=no
                                  IsArgument=no
                                  Elements=[ ]
                                  HlsStream=--
                                  HasInsertionLoc=no
                                  IsFromSystemFunction=no
parallelismSelector::VERBO:     'y' /home/Data/Design/hls/02_hls_seminar_demos_v24_1/demo01_ws/sol2/../src/fir.c:3:0 VariableId 19
                                  ElementBitsize=32
                                  IsHlsStream=no
                                  FunctionId= 207
                                  IsArray=no
                                  IsValidArray=no
                                  IsArgument=yes
                                  Elements=[-- ]
                                  HlsStream=--
                                  HasInsertionLoc=yes
                                  IsFromSystemFunction=no
parallelismSelector::VERBO: Equivalence table
                             Object with value: 1 is mapped to the object with value: 1
                             Object with value: 12 is mapped to the object with value: 12
                             Object with value: 14 is mapped to the object with value: 12
                             Object with value: 16 is mapped to the object with value: 17
                            
parallelismSelector::VERBO: Creating MAs for fir
parallelismSelector::VERBO: Creating MAs for Outline_T3_F205_R2_Loop
parallelismSelector::VERBO:     HMA (VariableId 14)  %i13 = load i32, i32* %arrayidx7, align 4, !dbg !55, !tbaa !56 Scev: {(40 + %c),+,-4}<nw><%for.body>: IndexFunction: 10 -1
parallelismSelector::VERBO:     HMA (VariableId 1)  store i32 %x, i32* getelementptr inbounds ([11 x i32], [11 x i32]* @fir.shift_reg, i64 0, i64 0), align 16, !dbg !73, !tbaa !56 Scev: @fir.shift_reg: IndexFunction: 0 0
parallelismSelector::VERBO:     HMA (VariableId 1)  %i6 = load i32, i32* %arrayidx, align 4, !dbg !77, !tbaa !56 Scev: ((4 * (zext i32 {9,+,-1}<nsw><%for.body> to i64))<nuw><nsw> + @fir.shift_reg): IndexFunction: 9 -1
parallelismSelector::VERBO:     HMA (VariableId 1)  store i32 %i6, i32* %arrayidx3, align 4, !dbg !79, !tbaa !56 Scev: {(40 + @fir.shift_reg),+,-4}<nw><%for.body>: IndexFunction: 10 -1
parallelismSelector::VERBO: Creating MAs for Outline_T4_F205_R19_Atomic
parallelismSelector::VERBO: Nesting structure:
                            +- Loop with id 2, Label=Shift_Accum_Loop, HasPerfectlyNestedSubLoop=0, HasComputableTotalTC=1, TripCount= 11, StaticTripCountUpperBound= 11, MaxDynamicTripCount= 11, MinDynamicTripCount= 11, IsCompilerGenerated=0, HasInsertionLoc=1, HasUserInputPragma=0, hasRAW=1, Loc=/home/Data/Design/hls/02_hls_seminar_demos_v24_1/demo01_ws/sol2/../src/fir.c:11:21, Vars=1,12,
                            
parallelismSelector::VERBO: Nesting structure after dynamic trip count update:
                            +- Loop with id 2, Label=Shift_Accum_Loop, HasPerfectlyNestedSubLoop=0, HasComputableTotalTC=1, TripCount= 11, StaticTripCountUpperBound= 11, MaxDynamicTripCount= 11, MinDynamicTripCount= 11, IsCompilerGenerated=0, HasInsertionLoc=1, HasUserInputPragma=0, hasRAW=1, Loc=/home/Data/Design/hls/02_hls_seminar_demos_v24_1/demo01_ws/sol2/../src/fir.c:11:21, Vars=1,12,
                            
parallelismSelector::VERBO: Function 'fir' not inlined as per top-levels
parallelismSelector::VERBO: Function 'Outline_T3_F205_R2_Loop' not inlined as per dataflow task
parallelismSelector::VERBO: Function 'Outline_T4_F205_R19_Atomic' not inlined as per dataflow task
parallelismSelector::VERBO: Nesting structure after static trip count upper bound calculation for symbolically bounded loops:
                            +- Loop with id 2, Label=Shift_Accum_Loop, HasPerfectlyNestedSubLoop=0, HasComputableTotalTC=1, TripCount= 11, StaticTripCountUpperBound= 11, MaxDynamicTripCount= 11, MinDynamicTripCount= 11, IsCompilerGenerated=0, HasInsertionLoc=1, HasUserInputPragma=0, hasRAW=1, Loc=/home/Data/Design/hls/02_hls_seminar_demos_v24_1/demo01_ws/sol2/../src/fir.c:11:21, Vars=1,12,
                            
parallelismSelector::VERBO: LCDs collected in function 'fir':
parallelismSelector::VERBO: LCDs collected in function 'Outline_T3_F205_R2_Loop':
parallelismSelector::VERBO:     LoopId 2 with label ' Shift_Accum_Loop', hasRAW: 1
parallelismSelector::VERBO:         Recurrence: LCD=1
parallelismSelector::VERBO:          Src: '5:6' "/home/Data/Design/hls/02_hls_seminar_demos_v24_1/demo01_ws/sol2/../src/fir.c":16:18
parallelismSelector::VERBO:                store i32 %i6, i32* %arrayidx3, align 4, !dbg !79, !tbaa !56
parallelismSelector::VERBO:          Sink: '5:3' "/home/Data/Design/hls/02_hls_seminar_demos_v24_1/demo01_ws/sol2/../src/fir.c":16:19
parallelismSelector::VERBO:                 %i6 = load i32, i32* %arrayidx, align 4, !dbg !77, !tbaa !56
parallelismSelector::VERBO:         Recurrence: LCD=2
parallelismSelector::VERBO:          Src: '4:0' "/home/Data/Design/hls/02_hls_seminar_demos_v24_1/demo01_ws/sol2/../src/fir.c":13:15
parallelismSelector::VERBO:                store i32 %x, i32* getelementptr inbounds ([11 x i32], [11 x i32]* @fir.shift_reg, i64 0, i64 0), align 16, !dbg !73, !tbaa !56
parallelismSelector::VERBO:          Sink: '5:3' "/home/Data/Design/hls/02_hls_seminar_demos_v24_1/demo01_ws/sol2/../src/fir.c":16:19
parallelismSelector::VERBO:                 %i6 = load i32, i32* %arrayidx, align 4, !dbg !77, !tbaa !56
parallelismSelector::VERBO: LCDs collected in function 'Outline_T4_F205_R19_Atomic':
parallelismSelector::VERBO: Max iterations for loop 2 are 11
parallelismSelector::VERBO:  - loop 2 is  /home/Data/Design/hls/02_hls_seminar_demos_v24_1/demo01_ws/sol2/../src/fir.c:11:21
parallelismSelector::VERBO: Partitioning variable 'shift_reg' /home/Data/Design/hls/02_hls_seminar_demos_v24_1/demo01_ws/sol2/../src/fir.c:5:0 VariableId 1
parallelismSelector::VERBO: Partitioning variable 'c' /home/Data/Design/hls/02_hls_seminar_demos_v24_1/demo01_ws/sol2/../src/fir.c:3:0 VariableId 12
parallelismSelector::VERBO: Initial branch:
                            FunctionPipelineTopLevel: Maybe
                            Partition {dim 0: cyclic 1 complete} (VariableName shift_reg) (VariableId 1)
                            Reshape {dim 0: cyclic 1 complete} (VariableName c) (VariableId 12)
                            +- pipeline, unroll with factors 1, 11 (Label Shift_Accum_Loop) (LoopId 2)
                            
parallelismSelector::VERBO: Initial branch after first round of constraints:
                            FunctionPipelineTopLevel: Maybe
                            Partition {dim 0: cyclic 1 complete} (VariableName shift_reg) (VariableId 1)
                            Reshape {dim 0: cyclic 1 complete} (VariableName c) (VariableId 12)
                            +- pipeline, unroll with factors 1, 11 (Label Shift_Accum_Loop) (LoopId 2)
                            
parallelismSelector::VERBO: Nesting structure after user pragma constraints:
                            +- Loop with id 2, Label=Shift_Accum_Loop, HasPerfectlyNestedSubLoop=0, HasComputableTotalTC=1, TripCount= 11, StaticTripCountUpperBound= 11, MaxDynamicTripCount= 11, MinDynamicTripCount= 11, IsCompilerGenerated=0, HasInsertionLoc=1, HasUserInputPragma=0, hasRAW=1, Loc=/home/Data/Design/hls/02_hls_seminar_demos_v24_1/demo01_ws/sol2/../src/fir.c:11:21, Vars=1,12,
                            
parallelismSelector::VERBO: Initial branch after applying user pragma constraints:
                            FunctionPipelineTopLevel: Maybe
                            Partition {dim 0: cyclic 1 complete} (VariableName shift_reg) (VariableId 1)
                            Reshape {dim 0: cyclic 1 complete} (VariableName c) (VariableId 12)
                            +- pipeline, unroll with factors 1, 11 (Label Shift_Accum_Loop) (LoopId 2)
                            
parallelismSelector::VERBO: Initial branch after applying Xilinx constraints:
                            FunctionPipelineTopLevel: Maybe
                            Partition {dim 0: cyclic 1 complete} (VariableName shift_reg) (VariableId 1)
                            Reshape {dim 0: cyclic 1 complete} (VariableName c) (VariableId 12)
                            +- pipeline, unroll with factors 1, 11 (Label Shift_Accum_Loop) (LoopId 2)
                            
parallelismSelector::VERBO: DataflowConstrainer: Constraining Func/Loop with Id 205
parallelismSelector::VERBO: DataflowConstrainer: Has no VariableSettingSpace: VarId=13
parallelismSelector::VERBO: DataflowConstrainer: Has no VariableSettingSpace: VarId=17
parallelismSelector::VERBO: DataflowConstrainer: Has no VariableSettingSpace: VarId=11
parallelismSelector::VERBO: DataflowConstrainer: Not constrained: VarId=1
parallelismSelector::VERBO: DataflowConstrainer: Constrained: VarId=12
parallelismSelector::VERBO: Initial branch after applying dataflow constraints:
                            FunctionPipelineTopLevel: No
                            Partition {dim 0: cyclic 1 complete} (VariableName shift_reg) (VariableId 1)
                            Reshape {dim 0: cyclic 1} (VariableName c) (VariableId 12)
                            +- pipeline, unroll with factors 1, 11 (Label Shift_Accum_Loop) (LoopId 2)
                            
parallelismSelector::VERBO: Removing reshape options from the design space because optimizing reshape is disabled
                            
parallelismSelector::VERBO: Initial branch after applying heuristic constraints:
                            FunctionPipelineTopLevel: No
                            Partition {dim 0: cyclic 1 complete} (VariableName shift_reg) (VariableId 1)
                            Reshape {dim 0: cyclic 1} (VariableName c) (VariableId 12)
                            +- pipeline, unroll with factors 1, 11 (Label Shift_Accum_Loop) (LoopId 2)
                            
parallelismSelector::VERBO: Initial branch after applying second round of Xilinx constraints:
                            FunctionPipelineTopLevel: No
                            Partition {dim 0: cyclic 1 complete} (VariableName shift_reg) (VariableId 1)
                            Reshape {dim 0: cyclic 1} (VariableName c) (VariableId 12)
                            +- pipeline, unroll with factors 1, 11 (Label Shift_Accum_Loop) (LoopId 2)
                            
parallelismSelector::VERBO: Initial branch after PerfEst evaluation constraints:
                            FunctionPipelineTopLevel: No
                            Partition {dim 0: cyclic 1} (VariableName shift_reg) (VariableId 1)
                            Reshape {dim 0: cyclic 1} (VariableName c) (VariableId 12)
                            +- unroll with factors 1 (Label Shift_Accum_Loop) (LoopId 2)
                            
parallelismSelector::VERBO: Initial constrained branch:
                            FunctionPipelineTopLevel: No
                            Partition {dim 0: cyclic 1} (VariableName shift_reg) (VariableId 1)
                            Reshape {dim 0: cyclic 1} (VariableName c) (VariableId 12)
                            +- unroll with factors 1 (Label Shift_Accum_Loop) (LoopId 2)
                            
parallelismSelector::VERBO: HPE - Calculating latency and area for design space...
                            Setting Space: FunctionPipelineTopLevel: No
                            Partition {dim 0: cyclic 1} (VariableId 1)
                            Reshape {dim 0: cyclic 1} (VariableId 12)
                            +- unroll with factors 1 (Label Shift_Accum_Loop) (LoopId 2)
                            
parallelismSelector::VERBO: Calculating latency for top level hw function: fir
parallelismSelector::VERBO: [LatencyEstimationVisitor] CallSite: CS(0 F=206) (14->12)(16->17)
parallelismSelector::VERBO: [LatencyEstimationVisitor] Equivalence table
                             Object with value: 14 is mapped to the object with value: 12
                             Object with value: 16 is mapped to the object with value: 17
                            
parallelismSelector::VERBO: Analyzing Loop "Shift_Accum_Loop" (LoopId 2):
parallelismSelector::VERBO:     MARegionScheduler::finalize():
parallelismSelector::VERBO:        - LoopId: 2 Label: Shift_Accum_Loop
parallelismSelector::VERBO:          - EndCycles: for.body -> {1: 1}
parallelismSelector::VERBO:          - EndCycles: if.else -> {1: 2}
parallelismSelector::VERBO:          - EndCycles: if.then -> {1: 1}
parallelismSelector::VERBO:          - EndCycles: if.end -> {1: 4}
parallelismSelector::VERBO:        - MaxEndCycle: {1: 4}
parallelismSelector::VERBO:        - Critical path: for.body, if.else, if.end
parallelismSelector::VERBO:     hasRAW: 1
parallelismSelector::VERBO:     Recurrence: Circuit=5:3 -> 5:6 -> 5:3
parallelismSelector::VERBO:       distance=2
parallelismSelector::VERBO:     Recurrence: Circuit=2:1 -> 3:9 -> 2:1
parallelismSelector::VERBO:       distance=1
parallelismSelector::VERBO:        - IIMem: {1: 1}, OwnedIIMem: {1: 1}, NestedIIMem: {1: 0}
parallelismSelector::VERBO:     Collected Var penalties
parallelismSelector::VERBO:       L:2 V:1{1: 0}
parallelismSelector::VERBO:       L:2 V:12{1: 0}
parallelismSelector::VERBO:     Collected latencies
parallelismSelector::VERBO:       L:2{1: 4}
parallelismSelector::VERBO:     Collected Interval ranges
parallelismSelector::VERBO:       L:22
parallelismSelector::VERBO: 
parallelismSelector::VERBO: Analyzing Function "Outline_T3_F205_R2_Loop" (FunctionId 206):
parallelismSelector::VERBO:         LoopId: 2, Label: Shift_Accum_Loop, TC: 11, IL: {1: 4}, IIMem: {1: 1}, IIDep 2
parallelismSelector::VERBO:         	unroll 1 Cycles: 44
parallelismSelector::VERBO:         Overall latency for nested loop (LoopId 2): 44
parallelismSelector::VERBO:     MARegionScheduler::finalize():
parallelismSelector::VERBO:        - Function: Outline_T3_F205_R2_Loop
parallelismSelector::VERBO:          - EndCycles: for.end -> {1: 45}
parallelismSelector::VERBO:          - EndCycles: newFuncRoot -> {1: 1}
parallelismSelector::VERBO:          - EndCycles: if.end -> {1: 45}
parallelismSelector::VERBO:        - MaxEndCycle: {1: 45}
parallelismSelector::VERBO:        - Critical path: for.body, for.end, newFuncRoot, if.end
parallelismSelector::VERBO:     Collected Var penalties
parallelismSelector::VERBO:       L:2 V:1{1: 0}
parallelismSelector::VERBO:       L:2 V:12{1: 0}
parallelismSelector::VERBO:     Collected latencies
parallelismSelector::VERBO:       L:2{1: 4}
parallelismSelector::VERBO:     Collected Interval ranges
parallelismSelector::VERBO:       L:22
parallelismSelector::VERBO: 
parallelismSelector::VERBO: [LatencyEstimationVisitor] CallSite: CS(1 F=207) (19->11)
parallelismSelector::VERBO: [LatencyEstimationVisitor] Equivalence table
                             Object with value: 19 is mapped to the object with value: 11
                            
parallelismSelector::VERBO: Analyzing Function "Outline_T4_F205_R19_Atomic" (FunctionId 207):
parallelismSelector::VERBO:     MARegionScheduler::finalize():
parallelismSelector::VERBO:        - Function: Outline_T4_F205_R19_Atomic
parallelismSelector::VERBO:          - EndCycles: newFuncRoot -> {1: 0}
parallelismSelector::VERBO:        - MaxEndCycle: {1: 0}
parallelismSelector::VERBO:        - Critical path: newFuncRoot
parallelismSelector::VERBO:     Collected Var penalties
parallelismSelector::VERBO:       L:2 V:1{1: 0}
parallelismSelector::VERBO:       L:2 V:12{1: 0}
parallelismSelector::VERBO:     Collected latencies
parallelismSelector::VERBO:       L:2{1: 4}
parallelismSelector::VERBO:     Collected Interval ranges
parallelismSelector::VERBO:       L:22
parallelismSelector::VERBO: 
parallelismSelector::VERBO: Analyzing Function "fir" (FunctionId 205):
parallelismSelector::VERBO:     MARegionScheduler::finalize():
parallelismSelector::VERBO:        - Function: fir
parallelismSelector::VERBO:          - EndCycles: codeRepl -> {1: 47}
parallelismSelector::VERBO:          - EndCycles: entry -> {1: 1}
parallelismSelector::VERBO:          - EndCycles: codeRepl1 -> {1: 48}
parallelismSelector::VERBO:          - EndCycles: for.end_iso5 -> {1: 48}
parallelismSelector::VERBO:        - MaxEndCycle: {1: 48}
parallelismSelector::VERBO:        - Critical path: codeRepl, entry, codeRepl1, for.end_iso5
parallelismSelector::VERBO:     Collected Var penalties
parallelismSelector::VERBO:       L:2 V:1{1: 0}
parallelismSelector::VERBO:       L:2 V:12{1: 0}
parallelismSelector::VERBO:     Collected latencies
parallelismSelector::VERBO:       L:2{1: 4}
parallelismSelector::VERBO:     Collected Interval ranges
parallelismSelector::VERBO:       L:22
parallelismSelector::VERBO: 
parallelismSelector::VERBO: Filling in latencies and intervals per loop...
parallelismSelector::VERBO:     Interval:
parallelismSelector::VERBO:     LoopId: 2, Label: Shift_Accum_Loop, TC: 11, IL: {1: 4}, IIMem: {1: 1}, IIDep 2
parallelismSelector::VERBO:     	unroll 1 Cycles: 4
parallelismSelector::VERBO:     Latency:
parallelismSelector::VERBO:     LoopId: 2, Label: Shift_Accum_Loop, TC: 11, IL: {1: 4}, IIMem: {1: 1}, IIDep 2
parallelismSelector::VERBO:     	unroll 1 Cycles: 44
parallelismSelector::VERBO:     Mem Interval:
parallelismSelector::VERBO: [AreaEstimationVisitor] Func: fir : 205
parallelismSelector::VERBO: [AreaEstimationVisitor] CallSite: CS(0 F=206) (14->12)(16->17)
parallelismSelector::VERBO:   New Equivalence table
                             Object with value: 14 is mapped to the object with value: 12
                             Object with value: 16 is mapped to the object with value: 17
                            
parallelismSelector::VERBO: [AreaEstimationVisitor] Func: Outline_T3_F205_R2_Loop : 206
parallelismSelector::VERBO: [AreaEstimationVisitor] Loop: 2
parallelismSelector::VERBO: [Finalize] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [Finalize] ParallelOperationNumPerLoop: {2: 1}
parallelismSelector::VERBO: [Finalize] Contribution of this loop to shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Total shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Total unshareable area: LUTs: 161 FFs: 0 DSPs: 3 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Self unshareable area: LUTs: 77 FFs: 0 DSPs: 3 BRAMs: 0
parallelismSelector::VERBO: [Finalize] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Total shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Total unshareable area: LUTs: 161 FFs: 0 DSPs: 3 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Self unshareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] CallSite: CS(1 F=207) (19->11)
parallelismSelector::VERBO:   New Equivalence table
                             Object with value: 19 is mapped to the object with value: 11
                            
parallelismSelector::VERBO: [AreaEstimationVisitor] Func: Outline_T4_F205_R19_Atomic : 207
parallelismSelector::VERBO: [Finalize] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Total shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Total unshareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Self unshareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [Finalize] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Total shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Total unshareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Self unshareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: Calculate statically allocated area for variable ID 1
parallelismSelector::VERBO:     Array bits: 352. Elements: 11. Element bits: 32
parallelismSelector::VERBO:     No BRAM with complete partitioning. Allocate 44 LUTs and 352 FFs
parallelismSelector::VERBO: Initial constrained branch with estimates:
                            FunctionPipelineTopLevel: No
                            Partition {dim 0: cyclic 1} (VariableId 1)
                               +- Penalty on LoopId 2: {1: lat/intv 0} (unroll: latency/interval)
                            Reshape {dim 0: cyclic 1} (VariableId 12)
                               +- Penalty on LoopId 2: {1: lat/intv 0} (unroll: latency/interval)
                            +- unroll with factors 1 (LoopId 2 [Shift_Accum_Loop]), min-max latency/interval: {unroll 1: lat/intv 44}
                               +- Access to VariableId 1: {1: lat/intv 0} (unroll: latency/interval)
                               +- Access to VariableId 12: {1: lat/intv 0} (unroll: latency/interval)
                            Id:  0 contains valid solution: maybe, min-max latency/interval: lat 48 intv 49, min-max area: LUTs: 205 FFs: 352 DSPs: 3 BRAMs: 0
parallelismSelector::VERBO: Initial FPGA area occupied (min): Area -- (LUTs: 205, FFs: 352, DSPs: 3, BRAMs: 0, URAMs: 0)
parallelismSelector::VERBO: Initial FPGA area occupied (max): Area -- (LUTs: 205, FFs: 352, DSPs: 3, BRAMs: 0, URAMs: 0)
parallelismSelector::VERBO: HPE - Calculating latency and area for design space...
                            Setting Space: FunctionPipelineTopLevel: No
                            Partition {dim 0: cyclic 1} (VariableId 1)
                            Reshape {dim 0: cyclic 1} (VariableId 12)
                            +- unroll with factors 1 (Label Shift_Accum_Loop) (LoopId 2)
                            
parallelismSelector::VERBO: Calculating latency for top level hw function: fir
parallelismSelector::VERBO: [LatencyEstimationVisitor] CallSite: CS(0 F=206) (14->12)(16->17)
parallelismSelector::VERBO: [LatencyEstimationVisitor] Equivalence table
                             Object with value: 14 is mapped to the object with value: 12
                             Object with value: 16 is mapped to the object with value: 17
                            
parallelismSelector::VERBO: Analyzing Loop "Shift_Accum_Loop" (LoopId 2):
parallelismSelector::VERBO:     MARegionScheduler::finalize():
parallelismSelector::VERBO:        - LoopId: 2 Label: Shift_Accum_Loop
parallelismSelector::VERBO:          - EndCycles: for.body -> {1: 1}
parallelismSelector::VERBO:          - EndCycles: if.else -> {1: 2}
parallelismSelector::VERBO:          - EndCycles: if.then -> {1: 1}
parallelismSelector::VERBO:          - EndCycles: if.end -> {1: 4}
parallelismSelector::VERBO:        - MaxEndCycle: {1: 4}
parallelismSelector::VERBO:        - Critical path: for.body, if.else, if.end
parallelismSelector::VERBO:     hasRAW: 1
parallelismSelector::VERBO:     Recurrence: Circuit=5:3 -> 5:6 -> 5:3
parallelismSelector::VERBO:       distance=2
parallelismSelector::VERBO:     Recurrence: Circuit=2:1 -> 3:9 -> 2:1
parallelismSelector::VERBO:       distance=1
parallelismSelector::VERBO:     Collect memory port metrics for LoopId: 2
                                
parallelismSelector::VERBO:     VarId: 1, number of direct accesses: 2, number of indirect accesses: 0, RequiredPorts: 2, Available ports: 2
                                
parallelismSelector::VERBO:     VarId: 14, number of direct accesses: 1, number of indirect accesses: 0, RequiredPorts: 1, Available ports: 2
                                
parallelismSelector::VERBO:        - IIMem: {1: 1}, OwnedIIMem: {1: 1}, NestedIIMem: {1: 0}
parallelismSelector::VERBO:     Collected Var penalties
parallelismSelector::VERBO:       L:2 V:1{1: 0}
parallelismSelector::VERBO:       L:2 V:12{1: 0}
parallelismSelector::VERBO:     Collected latencies
parallelismSelector::VERBO:       L:2{1: 4}
parallelismSelector::VERBO:     Collected Interval ranges
parallelismSelector::VERBO:       L:22
parallelismSelector::VERBO: 
parallelismSelector::VERBO: Analyzing Function "Outline_T3_F205_R2_Loop" (FunctionId 206):
parallelismSelector::VERBO:         LoopId: 2, Label: Shift_Accum_Loop, TC: 11, IL: {1: 4}, IIMem: {1: 1}, IIDep 2
parallelismSelector::VERBO:         	unroll 1 Cycles: 44
parallelismSelector::VERBO:         Overall latency for nested loop (LoopId 2): 44
parallelismSelector::VERBO:     MARegionScheduler::finalize():
parallelismSelector::VERBO:        - Function: Outline_T3_F205_R2_Loop
parallelismSelector::VERBO:          - EndCycles: for.end -> {1: 45}
parallelismSelector::VERBO:          - EndCycles: newFuncRoot -> {1: 1}
parallelismSelector::VERBO:          - EndCycles: if.end -> {1: 45}
parallelismSelector::VERBO:        - MaxEndCycle: {1: 45}
parallelismSelector::VERBO:        - Critical path: for.body, for.end, newFuncRoot, if.end
parallelismSelector::VERBO:     Collected Var penalties
parallelismSelector::VERBO:       L:2 V:1{1: 0}
parallelismSelector::VERBO:       L:2 V:12{1: 0}
parallelismSelector::VERBO:     Collected latencies
parallelismSelector::VERBO:       L:2{1: 4}
parallelismSelector::VERBO:     Collected Interval ranges
parallelismSelector::VERBO:       L:22
parallelismSelector::VERBO: 
parallelismSelector::VERBO: [LatencyEstimationVisitor] CallSite: CS(1 F=207) (19->11)
parallelismSelector::VERBO: [LatencyEstimationVisitor] Equivalence table
                             Object with value: 19 is mapped to the object with value: 11
                            
parallelismSelector::VERBO: Analyzing Function "Outline_T4_F205_R19_Atomic" (FunctionId 207):
parallelismSelector::VERBO:     MARegionScheduler::finalize():
parallelismSelector::VERBO:        - Function: Outline_T4_F205_R19_Atomic
parallelismSelector::VERBO:          - EndCycles: newFuncRoot -> {1: 0}
parallelismSelector::VERBO:        - MaxEndCycle: {1: 0}
parallelismSelector::VERBO:        - Critical path: newFuncRoot
parallelismSelector::VERBO:     Collected Var penalties
parallelismSelector::VERBO:       L:2 V:1{1: 0}
parallelismSelector::VERBO:       L:2 V:12{1: 0}
parallelismSelector::VERBO:     Collected latencies
parallelismSelector::VERBO:       L:2{1: 4}
parallelismSelector::VERBO:     Collected Interval ranges
parallelismSelector::VERBO:       L:22
parallelismSelector::VERBO: 
parallelismSelector::VERBO: Analyzing Function "fir" (FunctionId 205):
parallelismSelector::VERBO:     MARegionScheduler::finalize():
parallelismSelector::VERBO:        - Function: fir
parallelismSelector::VERBO:          - EndCycles: codeRepl -> {1: 47}
parallelismSelector::VERBO:          - EndCycles: entry -> {1: 1}
parallelismSelector::VERBO:          - EndCycles: codeRepl1 -> {1: 48}
parallelismSelector::VERBO:          - EndCycles: for.end_iso5 -> {1: 48}
parallelismSelector::VERBO:        - MaxEndCycle: {1: 48}
parallelismSelector::VERBO:        - Critical path: codeRepl, entry, codeRepl1, for.end_iso5
parallelismSelector::VERBO:     Collected Var penalties
parallelismSelector::VERBO:       L:2 V:1{1: 0}
parallelismSelector::VERBO:       L:2 V:12{1: 0}
parallelismSelector::VERBO:     Collected latencies
parallelismSelector::VERBO:       L:2{1: 4}
parallelismSelector::VERBO:     Collected Interval ranges
parallelismSelector::VERBO:       L:22
parallelismSelector::VERBO: 
parallelismSelector::VERBO: Filling in latencies and intervals per loop...
parallelismSelector::VERBO:     Interval:
parallelismSelector::VERBO:     LoopId: 2, Label: Shift_Accum_Loop, TC: 11, IL: {1: 4}, IIMem: {1: 1}, IIDep 2
parallelismSelector::VERBO:     	unroll 1 Cycles: 4
parallelismSelector::VERBO:     Latency:
parallelismSelector::VERBO:     LoopId: 2, Label: Shift_Accum_Loop, TC: 11, IL: {1: 4}, IIMem: {1: 1}, IIDep 2
parallelismSelector::VERBO:     	unroll 1 Cycles: 44
parallelismSelector::VERBO:     Mem Interval:
parallelismSelector::VERBO: [AreaEstimationVisitor] Func: fir : 205
parallelismSelector::VERBO: [AreaEstimationVisitor] CallSite: CS(0 F=206) (14->12)(16->17)
parallelismSelector::VERBO:   New Equivalence table
                             Object with value: 14 is mapped to the object with value: 12
                             Object with value: 16 is mapped to the object with value: 17
                            
parallelismSelector::VERBO: [AreaEstimationVisitor] Func: Outline_T3_F205_R2_Loop : 206
parallelismSelector::VERBO: [AreaEstimationVisitor] Loop: 2
parallelismSelector::VERBO: [Finalize] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [Finalize] ParallelOperationNumPerLoop: {2: 1}
parallelismSelector::VERBO: [Finalize] Contribution of this loop to shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Total shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Total unshareable area: LUTs: 161 FFs: 0 DSPs: 3 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Self unshareable area: LUTs: 77 FFs: 0 DSPs: 3 BRAMs: 0
parallelismSelector::VERBO: [Finalize] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Total shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Total unshareable area: LUTs: 161 FFs: 0 DSPs: 3 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Self unshareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] CallSite: CS(1 F=207) (19->11)
parallelismSelector::VERBO:   New Equivalence table
                             Object with value: 19 is mapped to the object with value: 11
                            
parallelismSelector::VERBO: [AreaEstimationVisitor] Func: Outline_T4_F205_R19_Atomic : 207
parallelismSelector::VERBO: [Finalize] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Total shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Total unshareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Self unshareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [Finalize] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Total shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Total unshareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Self unshareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: Calculate statically allocated area for variable ID 1
parallelismSelector::VERBO:     Array bits: 352. Elements: 11. Element bits: 32
parallelismSelector::VERBO:     No BRAM with complete partitioning. Allocate 44 LUTs and 352 FFs
parallelismSelector::VERBO: Estimated metrics for the application:
parallelismSelector::VERBO: Loop with Id 2:
parallelismSelector::VERBO:     Circuit: { i6  }, Cycles: 2
parallelismSelector::VERBO:     Circuit: { acc.01 add }, Cycles: 1
parallelismSelector::VERBO:     Variable with Id 1 (shift_reg):
parallelismSelector::VERBO:         II mem: 1 - 1
                                    NumAvailMemPorts: 2 - 2
                                    NumRequiredMemPorts: 2 - 2
parallelismSelector::VERBO:     Variable with Id 14 (c):
parallelismSelector::VERBO:         II mem: 1 - 1
                                    NumAvailMemPorts: 2 - 2
                                    NumRequiredMemPorts: 1 - 1
parallelismSelector::VERBO:     Trip count: 11 - 11
parallelismSelector::VERBO:     II: 4 - 4
parallelismSelector::VERBO:     
parallelismSelector::VERBO: Function with Id 205:
parallelismSelector::VERBO:     Interval: 49 - 49
                                Latency: 48 - 48
parallelismSelector::VERBO: Function with Id 206:
parallelismSelector::VERBO:     Interval: 46 - 46
                                Latency: 45 - 45
parallelismSelector::VERBO: Function with Id 207:
parallelismSelector::VERBO:     Interval: 1 - 1
                                Latency: 0 - 0
