#! /usr/bin/vvp
:ivl_version "10.2 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
:vpi_module "v2009";
S_0x1256fa0 .scope module, "test" "test" 2 7;
 .timescale 0 0;
P_0x1243bd0 .param/str "Path" 0 2 7, "./asm/add/add.hex";
v0x128cc80_0 .var "clk", 0 0;
v0x128cd20_0 .var/2s "error", 31 0;
v0x128ce00_0 .var/2s "fd", 31 0;
v0x128cec0_0 .var/2s "i", 31 0;
v0x128cfa0_0 .var/2s "resultLen", 31 0;
v0x128d0d0 .array "resultMem", 255 0, 31 0;
v0x128d190_0 .var "rst", 0 0;
S_0x1253090 .scope module, "dut" "top" 2 11, 3 1 0, S_0x1256fa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
P_0x11f7f60 .param/l "memWords" 0 3 1, +C4<00000000000000000000000001100100>;
v0x128c2b0_0 .net "clk", 0 0, v0x128cc80_0;  1 drivers
v0x128c370_0 .net "data_addr", 31 0, L_0x129ef50;  1 drivers
v0x128c480_0 .net "data_in", 31 0, v0x128afc0_0;  1 drivers
v0x128c570_0 .net "data_out", 31 0, v0x1281f40_0;  1 drivers
v0x128c680_0 .net "data_read", 0 0, v0x12877b0_0;  1 drivers
v0x128c770_0 .net "data_write", 3 0, v0x128b2b0_0;  1 drivers
v0x128c880_0 .net "instr_addr", 31 0, L_0x128d2c0;  1 drivers
v0x128c990_0 .net "instr_out", 31 0, v0x1282c70_0;  1 drivers
L_0x7f17531f8018 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x128ca50_0 .net "instr_read", 0 0, L_0x7f17531f8018;  1 drivers
v0x128cb80_0 .net "rst", 0 0, v0x128d190_0;  1 drivers
S_0x1243cf0 .scope module, "DM" "ram" 3 37, 4 1 0, S_0x1253090;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 32 "addr"
    .port_info 2 /INPUT 1 "read"
    .port_info 3 /INPUT 4 "write"
    .port_info 4 /INPUT 32 "DATA_IN"
    .port_info 5 /OUTPUT 32 "DATA_OUT"
P_0x123c630 .param/l "words" 0 4 1, +C4<00000000000000000000000001100100>;
v0x123c800_0 .net "DATA_IN", 31 0, v0x128afc0_0;  alias, 1 drivers
v0x1281f40_0 .var "DATA_OUT", 31 0;
L_0x7f17531f82a0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1282020_0 .net/2u *"_s0", 1 0, L_0x7f17531f82a0;  1 drivers
v0x1282110_0 .net *"_s3", 29 0, L_0x129f430;  1 drivers
v0x12821f0_0 .net "addr", 31 0, L_0x129ef50;  alias, 1 drivers
v0x1282320_0 .net "addrWords", 31 0, L_0x129f560;  1 drivers
v0x1282400_0 .net "clk", 0 0, v0x128cc80_0;  alias, 1 drivers
v0x12824c0 .array "mem", 99 0, 31 0;
v0x1282580_0 .net "read", 0 0, v0x12877b0_0;  alias, 1 drivers
v0x12826d0_0 .net "write", 3 0, v0x128b2b0_0;  alias, 1 drivers
E_0x1259450 .event posedge, v0x1282400_0;
L_0x129f430 .part L_0x129ef50, 2, 30;
L_0x129f560 .concat [ 30 2 0 0], L_0x129f430, L_0x7f17531f82a0;
S_0x12828b0 .scope module, "IM" "ram" 3 29, 4 1 0, S_0x1253090;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 32 "addr"
    .port_info 2 /INPUT 1 "read"
    .port_info 3 /INPUT 4 "write"
    .port_info 4 /INPUT 32 "DATA_IN"
    .port_info 5 /OUTPUT 32 "DATA_OUT"
P_0x1282a50 .param/l "words" 0 4 1, +C4<00000000000000000000000001100100>;
L_0x7f17531f8258 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1282b90_0 .net "DATA_IN", 31 0, L_0x7f17531f8258;  1 drivers
v0x1282c70_0 .var "DATA_OUT", 31 0;
L_0x7f17531f81c8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1282d50_0 .net/2u *"_s0", 1 0, L_0x7f17531f81c8;  1 drivers
v0x1282e40_0 .net *"_s3", 29 0, L_0x129f180;  1 drivers
v0x1282f20_0 .net "addr", 31 0, L_0x128d2c0;  alias, 1 drivers
v0x1283050_0 .net "addrWords", 31 0, L_0x129f2b0;  1 drivers
v0x1283130_0 .net "clk", 0 0, v0x128cc80_0;  alias, 1 drivers
v0x12831d0 .array "mem", 99 0, 31 0;
v0x1283270_0 .net "read", 0 0, L_0x7f17531f8018;  alias, 1 drivers
L_0x7f17531f8210 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x12833c0_0 .net "write", 3 0, L_0x7f17531f8210;  1 drivers
L_0x129f180 .part L_0x128d2c0, 2, 30;
L_0x129f2b0 .concat [ 30 2 0 0], L_0x129f180, L_0x7f17531f81c8;
S_0x12835a0 .scope module, "i_CPU" "CPU" 3 16, 5 2 0, S_0x1253090;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 32 "data_out"
    .port_info 3 /INPUT 32 "instr_out"
    .port_info 4 /OUTPUT 1 "instr_read"
    .port_info 5 /OUTPUT 1 "data_read"
    .port_info 6 /OUTPUT 32 "instr_addr"
    .port_info 7 /OUTPUT 32 "data_addr"
    .port_info 8 /OUTPUT 4 "data_write"
    .port_info 9 /OUTPUT 32 "data_in"
L_0x128d2c0 .functor BUFZ 32, v0x1288b40_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x129ef50 .functor BUFZ 32, v0x1284e60_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x128a1f0_0 .net "ALUCtrl", 3 0, v0x12861d0_0;  1 drivers
v0x128a2d0_0 .net "ALUOP", 2 0, v0x1287460_0;  1 drivers
v0x128a3e0_0 .net "ALUSrc", 0 0, v0x1287540_0;  1 drivers
v0x128a480_0 .net "BranchCtrl", 1 0, v0x1286b30_0;  1 drivers
v0x128a550_0 .net "Imm", 31 0, v0x1288330_0;  1 drivers
v0x128a640_0 .net "ImmType", 2 0, v0x12876d0_0;  1 drivers
v0x128a730_0 .net "MemWrite", 0 0, v0x12878a0_0;  1 drivers
v0x128a7d0_0 .net "MemtoReg", 0 0, v0x1287940_0;  1 drivers
v0x128a8a0_0 .net "PCtoRegSrc", 0 0, v0x1287a00_0;  1 drivers
v0x128aa00_0 .net "RDSrc", 0 0, v0x1287ac0_0;  1 drivers
v0x128aad0_0 .net "RegWrite", 0 0, v0x1287c10_0;  1 drivers
v0x128ab70_0 .net "ZeroFlag", 0 0, L_0x129ecc0;  1 drivers
L_0x7f17531f80f0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x128ac60_0 .net/2u *"_s18", 31 0, L_0x7f17531f80f0;  1 drivers
v0x128ad00_0 .net "alu_out", 31 0, v0x1284e60_0;  1 drivers
v0x128adf0_0 .net "clk", 0 0, v0x128cc80_0;  alias, 1 drivers
v0x128af20_0 .net "data_addr", 31 0, L_0x129ef50;  alias, 1 drivers
v0x128afc0_0 .var "data_in", 31 0;
v0x128b170_0 .net "data_out", 31 0, v0x1281f40_0;  alias, 1 drivers
v0x128b210_0 .net "data_read", 0 0, v0x12877b0_0;  alias, 1 drivers
v0x128b2b0_0 .var "data_write", 3 0;
v0x128b350_0 .net "instr_addr", 31 0, L_0x128d2c0;  alias, 1 drivers
v0x128b3f0_0 .net "instr_out", 31 0, v0x1282c70_0;  alias, 1 drivers
v0x128b490_0 .net "instr_read", 0 0, L_0x7f17531f8018;  alias, 1 drivers
v0x128b530_0 .net "isBranch", 1 0, v0x1287cd0_0;  1 drivers
v0x128b620_0 .var "mem_out", 31 0;
v0x128b6e0_0 .net "pc4", 31 0, L_0x129df80;  1 drivers
v0x128b7c0_0 .var "pc_in", 31 0;
v0x128b880_0 .net "pc_or_alu_out", 31 0, L_0x129ed60;  1 drivers
v0x128b940_0 .net "pc_out", 31 0, v0x1288b40_0;  1 drivers
v0x128ba30_0 .net "pc_to_reg", 31 0, L_0x129e260;  1 drivers
v0x128baf0_0 .net "pcimm", 31 0, L_0x129e130;  1 drivers
v0x128bbd0_0 .net "rd_data", 31 0, L_0x129efc0;  1 drivers
v0x128bcc0_0 .net "rs1_data", 31 0, L_0x128d850;  1 drivers
v0x128b0b0_0 .net "rs2_data", 31 0, L_0x128db20;  1 drivers
v0x128bf70_0 .net "rs2_data_alu", 31 0, L_0x129e400;  1 drivers
v0x128c040_0 .net "rst", 0 0, v0x128d190_0;  alias, 1 drivers
E_0x1260d90 .event edge, v0x1286b30_0, v0x128b6e0_0, v0x128baf0_0, v0x1284e60_0;
E_0x12838e0 .event edge, v0x1282c70_0, v0x1281f40_0;
E_0x1283940 .event edge, v0x1282c70_0, v0x1289ec0_0, v0x12821f0_0;
E_0x12839a0 .event edge, v0x12878a0_0, v0x1282c70_0, v0x12821f0_0;
L_0x128d330 .part v0x1282c70_0, 0, 7;
L_0x128d460 .part v0x1282c70_0, 12, 3;
L_0x128d500 .part v0x1282c70_0, 25, 7;
L_0x128d5a0 .part v0x1282c70_0, 12, 3;
L_0x128dc30 .part v0x1282c70_0, 15, 5;
L_0x128de30 .part v0x1282c70_0, 20, 5;
L_0x128ded0 .part v0x1282c70_0, 7, 5;
L_0x129df80 .arith/sum 32, v0x1288b40_0, L_0x7f17531f80f0;
L_0x129e130 .arith/sum 32, v0x1288b40_0, v0x1288330_0;
L_0x129e260 .functor MUXZ 32, L_0x129df80, L_0x129e130, v0x1287a00_0, C4<>;
L_0x129e400 .functor MUXZ 32, v0x1288330_0, L_0x128db20, v0x1287540_0, C4<>;
L_0x129ed60 .functor MUXZ 32, v0x1284e60_0, L_0x129e260, v0x1287ac0_0, C4<>;
L_0x129efc0 .functor MUXZ 32, L_0x129ed60, v0x128b620_0, v0x1287940_0, C4<>;
L_0x129f060 .part v0x1282c70_0, 12, 3;
S_0x1283a10 .scope module, "ALU" "ALU" 5 98, 5 531 0, S_0x12835a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "rs1_data"
    .port_info 1 /INPUT 32 "rs2_data"
    .port_info 2 /INPUT 4 "ALUCtrl"
    .port_info 3 /OUTPUT 1 "ZeroFlag"
    .port_info 4 /OUTPUT 32 "alu_out"
P_0x1283c00 .param/l "ADD" 0 5 547, C4<0000>;
P_0x1283c40 .param/l "AND" 0 5 556, C4<1001>;
P_0x1283c80 .param/l "IMM" 0 5 560, C4<1101>;
P_0x1283cc0 .param/l "MUL" 0 5 557, C4<1010>;
P_0x1283d00 .param/l "MULH" 0 5 558, C4<1011>;
P_0x1283d40 .param/l "MULHU" 0 5 559, C4<1100>;
P_0x1283d80 .param/l "OR" 0 5 555, C4<1000>;
P_0x1283dc0 .param/l "SLL" 0 5 549, C4<0010>;
P_0x1283e00 .param/l "SLT" 0 5 550, C4<0011>;
P_0x1283e40 .param/l "SLTU" 0 5 551, C4<0100>;
P_0x1283e80 .param/l "SRA" 0 5 554, C4<0111>;
P_0x1283ec0 .param/l "SRL" 0 5 553, C4<0110>;
P_0x1283f00 .param/l "SUB" 0 5 548, C4<0001>;
P_0x1283f40 .param/l "XOR" 0 5 552, C4<0101>;
L_0x129e020 .functor BUFZ 32, L_0x128d850, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x129e5d0 .functor BUFZ 32, L_0x129e400, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1284700_0 .net "ALUCtrl", 3 0, v0x12861d0_0;  alias, 1 drivers
v0x1284800_0 .net "ZeroFlag", 0 0, L_0x129ecc0;  alias, 1 drivers
L_0x7f17531f8180 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12848c0_0 .net *"_s11", 31 0, L_0x7f17531f8180;  1 drivers
v0x12849b0_0 .net/s *"_s14", 63 0, L_0x129e9a0;  1 drivers
v0x1284a90_0 .net/s *"_s16", 63 0, L_0x129ea90;  1 drivers
v0x1284bc0_0 .net *"_s4", 63 0, L_0x129e640;  1 drivers
L_0x7f17531f8138 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1284ca0_0 .net *"_s7", 31 0, L_0x7f17531f8138;  1 drivers
v0x1284d80_0 .net *"_s8", 63 0, L_0x129e730;  1 drivers
v0x1284e60_0 .var "alu_out", 31 0;
v0x1284fd0_0 .net "mul_result", 63 0, L_0x129e860;  1 drivers
v0x12850b0_0 .net "rs1_data", 31 0, L_0x128d850;  alias, 1 drivers
v0x1285190_0 .net "rs2_data", 31 0, L_0x129e400;  alias, 1 drivers
v0x1285270_0 .net "signed_mul_result", 63 0, L_0x129eb80;  1 drivers
v0x1285350_0 .net/s "signed_rs1_data", 31 0, L_0x129e020;  1 drivers
v0x1285430_0 .net/s "signed_rs2_data", 31 0, L_0x129e5d0;  1 drivers
E_0x1284680/0 .event edge, v0x1284700_0, v0x12850b0_0, v0x1285190_0, v0x1285350_0;
E_0x1284680/1 .event edge, v0x1285430_0, v0x1285270_0, v0x1284fd0_0;
E_0x1284680 .event/or E_0x1284680/0, E_0x1284680/1;
L_0x129e640 .concat [ 32 32 0 0], L_0x128d850, L_0x7f17531f8138;
L_0x129e730 .concat [ 32 32 0 0], L_0x129e400, L_0x7f17531f8180;
L_0x129e860 .arith/mult 64, L_0x129e640, L_0x129e730;
L_0x129e9a0 .extend/s 64, L_0x129e020;
L_0x129ea90 .extend/s 64, L_0x129e5d0;
L_0x129eb80 .arith/mult 64, L_0x129e9a0, L_0x129ea90;
L_0x129ecc0 .reduce/nor v0x1284e60_0;
S_0x12855b0 .scope module, "ALUControl" "ALUCtrl" 5 59, 5 411 0, S_0x12835a0;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "ALUOP"
    .port_info 1 /INPUT 7 "Funct7"
    .port_info 2 /INPUT 3 "Funct3"
    .port_info 3 /OUTPUT 4 "ALUCtrl"
P_0x1285750 .param/l "ADD" 0 5 417, C4<0000>;
P_0x1285790 .param/l "AND" 0 5 426, C4<1001>;
P_0x12857d0 .param/l "IMM" 0 5 430, C4<1101>;
P_0x1285810 .param/l "MUL" 0 5 427, C4<1010>;
P_0x1285850 .param/l "MULH" 0 5 428, C4<1011>;
P_0x1285890 .param/l "MULHU" 0 5 429, C4<1100>;
P_0x12858d0 .param/l "OR" 0 5 425, C4<1000>;
P_0x1285910 .param/l "SLL" 0 5 419, C4<0010>;
P_0x1285950 .param/l "SLT" 0 5 420, C4<0011>;
P_0x1285990 .param/l "SLTU" 0 5 421, C4<0100>;
P_0x12859d0 .param/l "SRA" 0 5 424, C4<0111>;
P_0x1285a10 .param/l "SRL" 0 5 423, C4<0110>;
P_0x1285a50 .param/l "SUB" 0 5 418, C4<0001>;
P_0x1285a90 .param/l "XOR" 0 5 422, C4<0101>;
v0x12861d0_0 .var "ALUCtrl", 3 0;
v0x12862e0_0 .net "ALUOP", 2 0, v0x1287460_0;  alias, 1 drivers
v0x12863a0_0 .net "Funct3", 2 0, L_0x128d5a0;  1 drivers
v0x1286490_0 .net "Funct7", 6 0, L_0x128d500;  1 drivers
E_0x1286170 .event edge, v0x12862e0_0, v0x12863a0_0, v0x1286490_0;
S_0x1286620 .scope module, "BranchControl" "BranchCtrl" 5 168, 5 584 0, S_0x12835a0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "isBranch"
    .port_info 1 /INPUT 1 "ZeroFlag"
    .port_info 2 /INPUT 32 "alu_out"
    .port_info 3 /INPUT 3 "Funct3"
    .port_info 4 /OUTPUT 2 "BranchCtrl"
P_0x12867f0 .param/l "ALUOUT" 0 5 600, C4<10>;
P_0x1286830 .param/l "PC4" 0 5 598, C4<00>;
P_0x1286870 .param/l "PCIMM" 0 5 599, C4<01>;
v0x1286b30_0 .var "BranchCtrl", 1 0;
v0x1286c30_0 .net "Funct3", 2 0, L_0x129f060;  1 drivers
v0x1286d10_0 .net "ZeroFlag", 0 0, L_0x129ecc0;  alias, 1 drivers
v0x1286e10_0 .net "alu_out", 31 0, v0x1284e60_0;  alias, 1 drivers
v0x1286ee0_0 .net "isBranch", 1 0, v0x1287cd0_0;  alias, 1 drivers
E_0x1286ac0 .event edge, v0x1286ee0_0, v0x1286c30_0, v0x1284800_0, v0x1284e60_0;
S_0x1287070 .scope module, "Decoder" "Decoder" 5 34, 5 220 0, S_0x12835a0;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "opcode"
    .port_info 1 /INPUT 3 "Funct3"
    .port_info 2 /OUTPUT 3 "ImmType"
    .port_info 3 /OUTPUT 1 "RegWrite"
    .port_info 4 /OUTPUT 2 "isBranch"
    .port_info 5 /OUTPUT 1 "PCtoRegSrc"
    .port_info 6 /OUTPUT 1 "ALUSrc"
    .port_info 7 /OUTPUT 1 "RDSrc"
    .port_info 8 /OUTPUT 1 "MemRead"
    .port_info 9 /OUTPUT 1 "MemWrite"
    .port_info 10 /OUTPUT 1 "MemtoReg"
    .port_info 11 /OUTPUT 3 "ALUOP"
v0x1287460_0 .var "ALUOP", 2 0;
v0x1287540_0 .var "ALUSrc", 0 0;
v0x12875e0_0 .net "Funct3", 2 0, L_0x128d460;  1 drivers
v0x12876d0_0 .var "ImmType", 2 0;
v0x12877b0_0 .var "MemRead", 0 0;
v0x12878a0_0 .var "MemWrite", 0 0;
v0x1287940_0 .var "MemtoReg", 0 0;
v0x1287a00_0 .var "PCtoRegSrc", 0 0;
v0x1287ac0_0 .var "RDSrc", 0 0;
v0x1287c10_0 .var "RegWrite", 0 0;
v0x1287cd0_0 .var "isBranch", 1 0;
v0x1287dc0_0 .net "opcode", 6 0, L_0x128d330;  1 drivers
E_0x12873e0 .event edge, v0x1287dc0_0;
S_0x1288070 .scope module, "ImmGen" "ImmGen" 5 51, 5 372 0, S_0x12835a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instr_out"
    .port_info 1 /INPUT 3 "ImmType"
    .port_info 2 /OUTPUT 32 "Imm"
v0x1288330_0 .var "Imm", 31 0;
v0x1288430_0 .net "ImmType", 2 0, v0x12876d0_0;  alias, 1 drivers
v0x12884f0_0 .net "instr_out", 31 0, v0x1282c70_0;  alias, 1 drivers
E_0x12882b0 .event edge, v0x12876d0_0, v0x1282c70_0;
S_0x1288630 .scope module, "PC" "PC" 5 22, 5 188 0, S_0x12835a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 32 "pc_in"
    .port_info 3 /OUTPUT 32 "pc_out"
v0x1288890_0 .net "clk", 0 0, v0x128cc80_0;  alias, 1 drivers
v0x12889a0_0 .var "enWrite", 1 0;
v0x1288a80_0 .net "pc_in", 31 0, v0x128b7c0_0;  1 drivers
v0x1288b40_0 .var "pc_out", 31 0;
v0x1288c20_0 .net "rst", 0 0, v0x128d190_0;  alias, 1 drivers
E_0x1288830 .event posedge, v0x1288c20_0, v0x1282400_0;
S_0x1288db0 .scope module, "Register" "Register" 5 70, 5 491 0, S_0x12835a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 5 "rs1_addr"
    .port_info 3 /INPUT 5 "rs2_addr"
    .port_info 4 /INPUT 5 "rd_addr"
    .port_info 5 /INPUT 32 "rd_data"
    .port_info 6 /INPUT 1 "RegWrite"
    .port_info 7 /OUTPUT 32 "rs1_data"
    .port_info 8 /OUTPUT 32 "rs2_data"
L_0x128d850 .functor BUFZ 32, L_0x128d640, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x128db20 .functor BUFZ 32, L_0x128d910, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x12890b0_0 .net "RegWrite", 0 0, v0x1287c10_0;  alias, 1 drivers
v0x1289170_0 .net *"_s0", 31 0, L_0x128d640;  1 drivers
v0x1289230_0 .net *"_s10", 6 0, L_0x128d9b0;  1 drivers
L_0x7f17531f80a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1289320_0 .net *"_s13", 1 0, L_0x7f17531f80a8;  1 drivers
v0x1289400_0 .net *"_s2", 6 0, L_0x128d6e0;  1 drivers
L_0x7f17531f8060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1289530_0 .net *"_s5", 1 0, L_0x7f17531f8060;  1 drivers
v0x1289610_0 .net *"_s8", 31 0, L_0x128d910;  1 drivers
v0x12896f0_0 .net "clk", 0 0, v0x128cc80_0;  alias, 1 drivers
v0x1289790_0 .var "enWrite", 2 0;
v0x1289900_0 .var/i "i", 31 0;
v0x12899e0_0 .net "rd_addr", 4 0, L_0x128ded0;  1 drivers
v0x1289ac0_0 .net "rd_data", 31 0, L_0x129efc0;  alias, 1 drivers
v0x1289ba0 .array "register", 0 31, 31 0;
v0x1289c60_0 .net "rs1_addr", 4 0, L_0x128dc30;  1 drivers
v0x1289d40_0 .net "rs1_data", 31 0, L_0x128d850;  alias, 1 drivers
v0x1289e00_0 .net "rs2_addr", 4 0, L_0x128de30;  1 drivers
v0x1289ec0_0 .net "rs2_data", 31 0, L_0x128db20;  alias, 1 drivers
v0x128a070_0 .net "rst", 0 0, v0x128d190_0;  alias, 1 drivers
L_0x128d640 .array/port v0x1289ba0, L_0x128d6e0;
L_0x128d6e0 .concat [ 5 2 0 0], L_0x128dc30, L_0x7f17531f8060;
L_0x128d910 .array/port v0x1289ba0, L_0x128d9b0;
L_0x128d9b0 .concat [ 5 2 0 0], L_0x128de30, L_0x7f17531f80a8;
    .scope S_0x1288630;
T_0 ;
    %wait E_0x1288830;
    %load/vec4 v0x1288c20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1288b40_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x12889a0_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_0.2, 4;
    %load/vec4 v0x1288a80_0;
    %assign/vec4 v0x1288b40_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x1288630;
T_1 ;
    %wait E_0x1288830;
    %load/vec4 v0x1288c20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x12889a0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x12889a0_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %load/vec4 v0x12889a0_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x12889a0_0, 0;
    %jmp T_1.4;
T_1.2 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x12889a0_0, 0;
    %jmp T_1.4;
T_1.4 ;
    %pop/vec4 1;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x1287070;
T_2 ;
    %wait E_0x12873e0;
    %load/vec4 v0x1287dc0_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 7;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %jmp T_2.9;
T_2.0 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x12876d0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1287c10_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x1287cd0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1287a00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1287540_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1287ac0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12877b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12878a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1287940_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x1287460_0, 0, 3;
    %jmp T_2.9;
T_2.1 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x12876d0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1287c10_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x1287cd0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1287a00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1287540_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1287ac0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12877b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12878a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1287940_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x1287460_0, 0, 3;
    %jmp T_2.9;
T_2.2 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x12876d0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1287c10_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x1287cd0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1287a00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1287540_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1287ac0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12877b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12878a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1287940_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x1287460_0, 0, 3;
    %jmp T_2.9;
T_2.3 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x12876d0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1287c10_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x1287cd0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1287a00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1287540_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1287ac0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12877b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12878a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1287940_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x1287460_0, 0, 3;
    %jmp T_2.9;
T_2.4 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x12876d0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1287c10_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x1287cd0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1287a00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1287540_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1287ac0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12877b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12878a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1287940_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x1287460_0, 0, 3;
    %jmp T_2.9;
T_2.5 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x12876d0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1287c10_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x1287cd0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1287a00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1287540_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1287ac0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12877b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12878a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1287940_0, 0, 1;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x1287460_0, 0, 3;
    %jmp T_2.9;
T_2.6 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x12876d0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1287c10_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x1287cd0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1287a00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1287540_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1287ac0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12877b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12878a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1287940_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x1287460_0, 0, 3;
    %jmp T_2.9;
T_2.7 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x12876d0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1287c10_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x1287cd0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1287a00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1287540_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1287ac0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12877b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12878a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1287940_0, 0, 1;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x1287460_0, 0, 3;
    %jmp T_2.9;
T_2.8 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x12876d0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1287c10_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x1287cd0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1287a00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1287540_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1287ac0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12877b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12878a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1287940_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x1287460_0, 0, 3;
    %jmp T_2.9;
T_2.9 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x1288070;
T_3 ;
    %wait E_0x12882b0;
    %load/vec4 v0x1288430_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1288330_0, 0, 32;
    %jmp T_3.6;
T_3.0 ;
    %load/vec4 v0x12884f0_0;
    %parti/s 7, 0, 2;
    %pushi/vec4 19, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x12884f0_0;
    %parti/s 3, 12, 5;
    %pushi/vec4 5, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x12884f0_0;
    %parti/s 7, 25, 6;
    %pushi/vec4 32, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.7, 8;
    %pushi/vec4 0, 0, 27;
    %load/vec4 v0x12884f0_0;
    %parti/s 5, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1288330_0, 0, 32;
    %jmp T_3.8;
T_3.7 ;
    %load/vec4 v0x12884f0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x12884f0_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1288330_0, 0, 32;
T_3.8 ;
    %jmp T_3.6;
T_3.1 ;
    %load/vec4 v0x12884f0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x12884f0_0;
    %parti/s 7, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x12884f0_0;
    %parti/s 5, 7, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1288330_0, 0, 32;
    %jmp T_3.6;
T_3.2 ;
    %load/vec4 v0x12884f0_0;
    %parti/s 1, 31, 6;
    %replicate 19;
    %load/vec4 v0x12884f0_0;
    %parti/s 1, 31, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x12884f0_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x12884f0_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x12884f0_0;
    %parti/s 4, 8, 5;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0x1288330_0, 0, 32;
    %jmp T_3.6;
T_3.3 ;
    %load/vec4 v0x12884f0_0;
    %parti/s 20, 12, 5;
    %concati/vec4 0, 0, 12;
    %store/vec4 v0x1288330_0, 0, 32;
    %jmp T_3.6;
T_3.4 ;
    %load/vec4 v0x12884f0_0;
    %parti/s 1, 31, 6;
    %replicate 11;
    %load/vec4 v0x12884f0_0;
    %parti/s 1, 31, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x12884f0_0;
    %parti/s 8, 12, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x12884f0_0;
    %parti/s 1, 20, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x12884f0_0;
    %parti/s 10, 21, 6;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0x1288330_0, 0, 32;
    %jmp T_3.6;
T_3.6 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x12855b0;
T_4 ;
    %wait E_0x1286170;
    %load/vec4 v0x12862e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x12861d0_0, 0, 4;
    %jmp T_4.6;
T_4.0 ;
    %load/vec4 v0x12863a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_4.8, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_4.9, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_4.10, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_4.11, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_4.12, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_4.13, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_4.14, 6;
    %jmp T_4.15;
T_4.7 ;
    %load/vec4 v0x1286490_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 7;
    %cmp/u;
    %jmp/1 T_4.16, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 7;
    %cmp/u;
    %jmp/1 T_4.17, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x12861d0_0, 0, 4;
    %jmp T_4.19;
T_4.16 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x12861d0_0, 0, 4;
    %jmp T_4.19;
T_4.17 ;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x12861d0_0, 0, 4;
    %jmp T_4.19;
T_4.19 ;
    %pop/vec4 1;
    %jmp T_4.15;
T_4.8 ;
    %load/vec4 v0x1286490_0;
    %cmpi/e 0, 0, 7;
    %flag_mov 8, 4;
    %jmp/0 T_4.20, 8;
    %pushi/vec4 2, 0, 4;
    %jmp/1 T_4.21, 8;
T_4.20 ; End of true expr.
    %pushi/vec4 11, 0, 4;
    %jmp/0 T_4.21, 8;
 ; End of false expr.
    %blend;
T_4.21;
    %store/vec4 v0x12861d0_0, 0, 4;
    %jmp T_4.15;
T_4.9 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x12861d0_0, 0, 4;
    %jmp T_4.15;
T_4.10 ;
    %load/vec4 v0x1286490_0;
    %cmpi/e 0, 0, 7;
    %flag_mov 8, 4;
    %jmp/0 T_4.22, 8;
    %pushi/vec4 4, 0, 4;
    %jmp/1 T_4.23, 8;
T_4.22 ; End of true expr.
    %pushi/vec4 12, 0, 4;
    %jmp/0 T_4.23, 8;
 ; End of false expr.
    %blend;
T_4.23;
    %store/vec4 v0x12861d0_0, 0, 4;
    %jmp T_4.15;
T_4.11 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x12861d0_0, 0, 4;
    %jmp T_4.15;
T_4.12 ;
    %load/vec4 v0x1286490_0;
    %cmpi/e 0, 0, 7;
    %flag_mov 8, 4;
    %jmp/0 T_4.24, 8;
    %pushi/vec4 6, 0, 4;
    %jmp/1 T_4.25, 8;
T_4.24 ; End of true expr.
    %pushi/vec4 7, 0, 4;
    %jmp/0 T_4.25, 8;
 ; End of false expr.
    %blend;
T_4.25;
    %store/vec4 v0x12861d0_0, 0, 4;
    %jmp T_4.15;
T_4.13 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x12861d0_0, 0, 4;
    %jmp T_4.15;
T_4.14 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x12861d0_0, 0, 4;
    %jmp T_4.15;
T_4.15 ;
    %pop/vec4 1;
    %jmp T_4.6;
T_4.1 ;
    %load/vec4 v0x12863a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.26, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_4.27, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_4.28, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_4.29, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_4.30, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_4.31, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_4.32, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_4.33, 6;
    %jmp T_4.34;
T_4.26 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x12861d0_0, 0, 4;
    %jmp T_4.34;
T_4.27 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x12861d0_0, 0, 4;
    %jmp T_4.34;
T_4.28 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x12861d0_0, 0, 4;
    %jmp T_4.34;
T_4.29 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x12861d0_0, 0, 4;
    %jmp T_4.34;
T_4.30 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x12861d0_0, 0, 4;
    %jmp T_4.34;
T_4.31 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x12861d0_0, 0, 4;
    %jmp T_4.34;
T_4.32 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x12861d0_0, 0, 4;
    %jmp T_4.34;
T_4.33 ;
    %load/vec4 v0x1286490_0;
    %cmpi/e 0, 0, 7;
    %flag_mov 8, 4;
    %jmp/0 T_4.35, 8;
    %pushi/vec4 6, 0, 4;
    %jmp/1 T_4.36, 8;
T_4.35 ; End of true expr.
    %pushi/vec4 7, 0, 4;
    %jmp/0 T_4.36, 8;
 ; End of false expr.
    %blend;
T_4.36;
    %store/vec4 v0x12861d0_0, 0, 4;
    %jmp T_4.34;
T_4.34 ;
    %pop/vec4 1;
    %jmp T_4.6;
T_4.2 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x12861d0_0, 0, 4;
    %jmp T_4.6;
T_4.3 ;
    %load/vec4 v0x12863a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.37, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_4.38, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_4.39, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_4.40, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_4.41, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_4.42, 6;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x12861d0_0, 0, 4;
    %jmp T_4.44;
T_4.37 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x12861d0_0, 0, 4;
    %jmp T_4.44;
T_4.38 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x12861d0_0, 0, 4;
    %jmp T_4.44;
T_4.39 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x12861d0_0, 0, 4;
    %jmp T_4.44;
T_4.40 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x12861d0_0, 0, 4;
    %jmp T_4.44;
T_4.41 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x12861d0_0, 0, 4;
    %jmp T_4.44;
T_4.42 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x12861d0_0, 0, 4;
    %jmp T_4.44;
T_4.44 ;
    %pop/vec4 1;
    %jmp T_4.6;
T_4.4 ;
    %pushi/vec4 13, 0, 4;
    %store/vec4 v0x12861d0_0, 0, 4;
    %jmp T_4.6;
T_4.6 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x1288db0;
T_5 ;
    %wait E_0x1288830;
    %load/vec4 v0x128a070_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1289900_0, 0, 32;
T_5.2 ;
    %load/vec4 v0x1289900_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_5.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x1289900_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1289ba0, 0, 4;
    %load/vec4 v0x1289900_0;
    %addi 1, 0, 32;
    %store/vec4 v0x1289900_0, 0, 32;
    %jmp T_5.2;
T_5.3 ;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x12890b0_0;
    %load/vec4 v0x1289790_0;
    %pushi/vec4 2, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %load/vec4 v0x12899e0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_5.6, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_5.7, 8;
T_5.6 ; End of true expr.
    %load/vec4 v0x1289ac0_0;
    %jmp/0 T_5.7, 8;
 ; End of false expr.
    %blend;
T_5.7;
    %load/vec4 v0x12899e0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1289ba0, 0, 4;
T_5.4 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x1288db0;
T_6 ;
    %wait E_0x1288830;
    %load/vec4 v0x128a070_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x1289790_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x1289790_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %load/vec4 v0x1289790_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x1289790_0, 0;
    %jmp T_6.4;
T_6.2 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x1289790_0, 0;
    %jmp T_6.4;
T_6.4 ;
    %pop/vec4 1;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x1283a10;
T_7 ;
    %wait E_0x1284680;
    %load/vec4 v0x1284700_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_7.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_7.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_7.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_7.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_7.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_7.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_7.13, 6;
    %jmp T_7.14;
T_7.0 ;
    %load/vec4 v0x12850b0_0;
    %load/vec4 v0x1285190_0;
    %add;
    %store/vec4 v0x1284e60_0, 0, 32;
    %jmp T_7.14;
T_7.1 ;
    %load/vec4 v0x12850b0_0;
    %load/vec4 v0x1285190_0;
    %sub;
    %store/vec4 v0x1284e60_0, 0, 32;
    %jmp T_7.14;
T_7.2 ;
    %load/vec4 v0x12850b0_0;
    %load/vec4 v0x1285190_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x1284e60_0, 0, 32;
    %jmp T_7.14;
T_7.3 ;
    %load/vec4 v0x1285350_0;
    %load/vec4 v0x1285430_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_7.15, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_7.16, 8;
T_7.15 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_7.16, 8;
 ; End of false expr.
    %blend;
T_7.16;
    %store/vec4 v0x1284e60_0, 0, 32;
    %jmp T_7.14;
T_7.4 ;
    %load/vec4 v0x12850b0_0;
    %load/vec4 v0x1285190_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_7.17, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_7.18, 8;
T_7.17 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_7.18, 8;
 ; End of false expr.
    %blend;
T_7.18;
    %store/vec4 v0x1284e60_0, 0, 32;
    %jmp T_7.14;
T_7.5 ;
    %load/vec4 v0x12850b0_0;
    %load/vec4 v0x1285190_0;
    %xor;
    %store/vec4 v0x1284e60_0, 0, 32;
    %jmp T_7.14;
T_7.6 ;
    %load/vec4 v0x12850b0_0;
    %load/vec4 v0x1285190_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x1284e60_0, 0, 32;
    %jmp T_7.14;
T_7.7 ;
    %load/vec4 v0x1285350_0;
    %load/vec4 v0x1285190_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v0x1284e60_0, 0, 32;
    %jmp T_7.14;
T_7.8 ;
    %load/vec4 v0x12850b0_0;
    %load/vec4 v0x1285190_0;
    %or;
    %store/vec4 v0x1284e60_0, 0, 32;
    %jmp T_7.14;
T_7.9 ;
    %load/vec4 v0x12850b0_0;
    %load/vec4 v0x1285190_0;
    %and;
    %store/vec4 v0x1284e60_0, 0, 32;
    %jmp T_7.14;
T_7.10 ;
    %load/vec4 v0x1285270_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x1284e60_0, 0, 32;
    %jmp T_7.14;
T_7.11 ;
    %load/vec4 v0x1285270_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x1284e60_0, 0, 32;
    %jmp T_7.14;
T_7.12 ;
    %load/vec4 v0x1284fd0_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x1284e60_0, 0, 32;
    %jmp T_7.14;
T_7.13 ;
    %load/vec4 v0x1285190_0;
    %store/vec4 v0x1284e60_0, 0, 32;
    %jmp T_7.14;
T_7.14 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x1286620;
T_8 ;
    %wait E_0x1286ac0;
    %load/vec4 v0x1286ee0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x1286b30_0, 0, 2;
    %jmp T_8.4;
T_8.0 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x1286b30_0, 0, 2;
    %jmp T_8.4;
T_8.1 ;
    %load/vec4 v0x1286c30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_8.8, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_8.9, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_8.10, 6;
    %jmp T_8.11;
T_8.5 ;
    %load/vec4 v0x1286d10_0;
    %flag_set/vec4 8;
    %jmp/0 T_8.12, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_8.13, 8;
T_8.12 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_8.13, 8;
 ; End of false expr.
    %blend;
T_8.13;
    %store/vec4 v0x1286b30_0, 0, 2;
    %jmp T_8.11;
T_8.6 ;
    %load/vec4 v0x1286d10_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0 T_8.14, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_8.15, 8;
T_8.14 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_8.15, 8;
 ; End of false expr.
    %blend;
T_8.15;
    %store/vec4 v0x1286b30_0, 0, 2;
    %jmp T_8.11;
T_8.7 ;
    %load/vec4 v0x1286e10_0;
    %or/r;
    %flag_set/vec4 8;
    %jmp/0 T_8.16, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_8.17, 8;
T_8.16 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_8.17, 8;
 ; End of false expr.
    %blend;
T_8.17;
    %store/vec4 v0x1286b30_0, 0, 2;
    %jmp T_8.11;
T_8.8 ;
    %load/vec4 v0x1286e10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0 T_8.18, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_8.19, 8;
T_8.18 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_8.19, 8;
 ; End of false expr.
    %blend;
T_8.19;
    %store/vec4 v0x1286b30_0, 0, 2;
    %jmp T_8.11;
T_8.9 ;
    %load/vec4 v0x1286e10_0;
    %or/r;
    %flag_set/vec4 8;
    %jmp/0 T_8.20, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_8.21, 8;
T_8.20 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_8.21, 8;
 ; End of false expr.
    %blend;
T_8.21;
    %store/vec4 v0x1286b30_0, 0, 2;
    %jmp T_8.11;
T_8.10 ;
    %load/vec4 v0x1286e10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0 T_8.22, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_8.23, 8;
T_8.22 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_8.23, 8;
 ; End of false expr.
    %blend;
T_8.23;
    %store/vec4 v0x1286b30_0, 0, 2;
    %jmp T_8.11;
T_8.11 ;
    %pop/vec4 1;
    %jmp T_8.4;
T_8.2 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x1286b30_0, 0, 2;
    %jmp T_8.4;
T_8.4 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x12835a0;
T_9 ;
    %wait E_0x12839a0;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x128b2b0_0, 0, 4;
    %load/vec4 v0x128a730_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x128b3f0_0;
    %parti/s 3, 12, 5;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x128b2b0_0, 0, 4;
    %jmp T_9.5;
T_9.2 ;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x128af20_0;
    %parti/s 2, 0, 2;
    %ix/vec4 4;
    %store/vec4 v0x128b2b0_0, 4, 1;
    %jmp T_9.5;
T_9.3 ;
    %pushi/vec4 3, 0, 2;
    %load/vec4 v0x128af20_0;
    %parti/s 1, 1, 2;
    %concati/vec4 0, 0, 1;
    %ix/vec4 4;
    %store/vec4 v0x128b2b0_0, 4, 2;
    %jmp T_9.5;
T_9.5 ;
    %pop/vec4 1;
T_9.0 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x12835a0;
T_10 ;
    %wait E_0x1283940;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x128afc0_0, 0, 32;
    %load/vec4 v0x128b3f0_0;
    %parti/s 3, 12, 5;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %load/vec4 v0x128b0b0_0;
    %store/vec4 v0x128afc0_0, 0, 32;
    %jmp T_10.3;
T_10.0 ;
    %load/vec4 v0x128b0b0_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x128af20_0;
    %parti/s 2, 0, 2;
    %concati/vec4 0, 0, 3;
    %ix/vec4 4;
    %store/vec4 v0x128afc0_0, 4, 8;
    %jmp T_10.3;
T_10.1 ;
    %load/vec4 v0x128b0b0_0;
    %parti/s 16, 0, 2;
    %load/vec4 v0x128af20_0;
    %parti/s 1, 1, 2;
    %concati/vec4 0, 0, 4;
    %ix/vec4 4;
    %store/vec4 v0x128afc0_0, 4, 16;
    %jmp T_10.3;
T_10.3 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x12835a0;
T_11 ;
    %wait E_0x12838e0;
    %load/vec4 v0x128b3f0_0;
    %parti/s 3, 12, 5;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_11.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_11.3, 6;
    %load/vec4 v0x128b170_0;
    %store/vec4 v0x128b620_0, 0, 32;
    %jmp T_11.5;
T_11.0 ;
    %load/vec4 v0x128b170_0;
    %parti/s 1, 7, 4;
    %replicate 24;
    %load/vec4 v0x128b170_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x128b620_0, 0, 32;
    %jmp T_11.5;
T_11.1 ;
    %load/vec4 v0x128b170_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x128b170_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x128b620_0, 0, 32;
    %jmp T_11.5;
T_11.2 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x128b170_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x128b620_0, 0, 32;
    %jmp T_11.5;
T_11.3 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x128b170_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x128b620_0, 0, 32;
    %jmp T_11.5;
T_11.5 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x12835a0;
T_12 ;
    %wait E_0x1260d90;
    %load/vec4 v0x128a480_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_12.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_12.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_12.2, 6;
    %load/vec4 v0x128b6e0_0;
    %store/vec4 v0x128b7c0_0, 0, 32;
    %jmp T_12.4;
T_12.0 ;
    %load/vec4 v0x128b6e0_0;
    %store/vec4 v0x128b7c0_0, 0, 32;
    %jmp T_12.4;
T_12.1 ;
    %load/vec4 v0x128baf0_0;
    %store/vec4 v0x128b7c0_0, 0, 32;
    %jmp T_12.4;
T_12.2 ;
    %load/vec4 v0x128ad00_0;
    %store/vec4 v0x128b7c0_0, 0, 32;
    %jmp T_12.4;
T_12.4 ;
    %pop/vec4 1;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x12828b0;
T_13 ;
    %wait E_0x1259450;
    %load/vec4 v0x1283270_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %ix/getv 4, v0x1283050_0;
    %load/vec4a v0x12831d0, 4;
    %assign/vec4 v0x1282c70_0, 0;
T_13.0 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x12828b0;
T_14 ;
    %wait E_0x1259450;
    %load/vec4 v0x12833c0_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %load/vec4 v0x1282b90_0;
    %parti/s 8, 0, 2;
    %ix/getv 3, v0x1283050_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12831d0, 0, 4;
T_14.0 ;
    %load/vec4 v0x12833c0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %load/vec4 v0x1282b90_0;
    %parti/s 8, 8, 5;
    %ix/getv 3, v0x1283050_0;
    %ix/load 4, 8, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x12831d0, 4, 5;
T_14.2 ;
    %load/vec4 v0x12833c0_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.4, 8;
    %load/vec4 v0x1282b90_0;
    %parti/s 8, 16, 6;
    %ix/getv 3, v0x1283050_0;
    %ix/load 4, 16, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x12831d0, 4, 5;
T_14.4 ;
    %load/vec4 v0x12833c0_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.6, 8;
    %load/vec4 v0x1282b90_0;
    %parti/s 8, 24, 6;
    %ix/getv 3, v0x1283050_0;
    %ix/load 4, 24, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x12831d0, 4, 5;
T_14.6 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x1243cf0;
T_15 ;
    %wait E_0x1259450;
    %load/vec4 v0x1282580_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %ix/getv 4, v0x1282320_0;
    %load/vec4a v0x12824c0, 4;
    %assign/vec4 v0x1281f40_0, 0;
T_15.0 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x1243cf0;
T_16 ;
    %wait E_0x1259450;
    %load/vec4 v0x12826d0_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %load/vec4 v0x123c800_0;
    %parti/s 8, 0, 2;
    %ix/getv 3, v0x1282320_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12824c0, 0, 4;
T_16.0 ;
    %load/vec4 v0x12826d0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.2, 8;
    %load/vec4 v0x123c800_0;
    %parti/s 8, 8, 5;
    %ix/getv 3, v0x1282320_0;
    %ix/load 4, 8, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x12824c0, 4, 5;
T_16.2 ;
    %load/vec4 v0x12826d0_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.4, 8;
    %load/vec4 v0x123c800_0;
    %parti/s 8, 16, 6;
    %ix/getv 3, v0x1282320_0;
    %ix/load 4, 16, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x12824c0, 4, 5;
T_16.4 ;
    %load/vec4 v0x12826d0_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.6, 8;
    %load/vec4 v0x123c800_0;
    %parti/s 8, 24, 6;
    %ix/getv 3, v0x1282320_0;
    %ix/load 4, 24, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x12824c0, 4, 5;
T_16.6 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x1256fa0;
T_17 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x128cfa0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x128cec0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x128cd20_0, 0, 32;
    %end;
    .thread T_17, $init;
    .scope S_0x1256fa0;
T_18 ;
    %vpi_call/w 2 18 "$readmemh", "./asm/add/add.hex", v0x12831d0 {0 0 0};
    %vpi_call/w 2 19 "$readmemh", "./asm/add/add.hex", v0x12824c0 {0 0 0};
    %vpi_func 2 20 "$fopen" 32, "./asm/add/add.sig.dat.hex", "r" {0 0 0};
    %cast2;
    %store/vec4 v0x128ce00_0, 0, 32;
T_18.0 ;
    %vpi_call/w 2 23 "$fscanf", v0x128ce00_0, "%h", &A<v0x128d0d0, v0x128cfa0_0 > {0 0 0};
    %vpi_func 2 24 "$feof" 32, v0x128ce00_0 {0 0 0};
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.1, 8;
    %load/vec4 v0x128cfa0_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0x128cfa0_0, 0, 32;
T_18.1 ;
    %vpi_func 2 25 "$feof" 32, v0x128ce00_0 {0 0 0};
    %nor/r;
    %flag_set/vec4 8;
    %jmp/1 T_18.0, 8;
    %end;
    .thread T_18;
    .scope S_0x1256fa0;
T_19 ;
    %delay 5, 0;
    %load/vec4 v0x128cc80_0;
    %inv;
    %store/vec4 v0x128cc80_0, 0, 1;
    %jmp T_19;
    .thread T_19;
    .scope S_0x1256fa0;
T_20 ;
    %vpi_call/w 2 32 "$dumpfile", "./test.vcd" {0 0 0};
    %vpi_call/w 2 33 "$dumpvars" {0 0 0};
    %delay 1000, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x128cec0_0, 0, 32;
T_20.0 ;
    %load/vec4 v0x128cec0_0;
    %load/vec4 v0x128cfa0_0;
    %cmp/s;
    %jmp/0xz T_20.1, 5;
    %ix/getv/s 4, v0x128cec0_0;
    %load/vec4a v0x128d0d0, 4;
    %pushi/vec4 64, 0, 33;
    %load/vec4 v0x128cec0_0;
    %pad/u 33;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x12824c0, 4;
    %cmp/e;
    %jmp/0xz  T_20.2, 4;
    %jmp T_20.3;
T_20.2 ;
    %pushi/vec4 64, 0, 33;
    %load/vec4 v0x128cec0_0;
    %pad/u 33;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x12824c0, 4;
    %vpi_call/w 2 46 "$display", "error , %d %h != %h (expected)", v0x128cec0_0, S<0,vec4,u32>, &A<v0x128d0d0, v0x128cec0_0 > {1 0 0};
    %load/vec4 v0x128cd20_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0x128cd20_0, 0, 32;
T_20.3 ;
    %load/vec4 v0x128cec0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x128cec0_0, 0, 32;
    %jmp T_20.0;
T_20.1 ;
    %load/vec4 v0x128cd20_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_20.4, 4;
    %vpi_call/w 2 51 "$display", "****************************************************************" {0 0 0};
    %vpi_call/w 2 52 "$display", "***************sucessfull !!!!!!!*******************************" {0 0 0};
    %vpi_call/w 2 53 "$display", "****************************************************************" {0 0 0};
    %jmp T_20.5;
T_20.4 ;
    %vpi_call/w 2 57 "$display", "****************************************************************" {0 0 0};
    %vpi_call/w 2 58 "$display", "********************Fail  !!!!!!!*******************************" {0 0 0};
    %vpi_call/w 2 59 "$display", "****************************************************************" {0 0 0};
T_20.5 ;
    %vpi_call/w 2 61 "$finish" {0 0 0};
    %end;
    .thread T_20;
    .scope S_0x1256fa0;
T_21 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x128cc80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x128d190_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x128d190_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x128d190_0, 0, 1;
    %delay 10, 0;
    %end;
    .thread T_21;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "tb.sv";
    "../rtl/top.sv";
    "../rtl/ram.sv";
    "../rtl/CPU.sv";
