Analysis & Synthesis report for Gambling_Tec
Thu Jun 19 13:54:29 2025
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. Registers Removed During Synthesis
 11. General Register Statistics
 12. Inverted Register Statistics
 13. Multiplexer Restructuring Statistics (Restructuring Performed)
 14. Source assignments for sld_signaltap:auto_signaltap_0
 15. Parameter Settings for User Entity Instance: CPU:process|Mux:next_PC_inst
 16. Parameter Settings for User Entity Instance: CPU:process|Register:PC_Register
 17. Parameter Settings for User Entity Instance: CPU:process|Mux:RA1_inst
 18. Parameter Settings for User Entity Instance: CPU:process|Mux:RA2_inst
 19. Parameter Settings for User Entity Instance: CPU:process|Adder:PCPlus4_inst
 20. Parameter Settings for User Entity Instance: CPU:process|Adder:PCPlus8_inst
 21. Parameter Settings for User Entity Instance: CPU:process|Mux:ALUSrc_inst
 22. Parameter Settings for User Entity Instance: CPU:process|ALU:ALU_inst
 23. Parameter Settings for User Entity Instance: CPU:process|Mux:MemToReg_inst
 24. Parameter Settings for User Entity Instance: CPU:process|Control_Unit:CU_Inst|Register:Register_Flag1
 25. Parameter Settings for User Entity Instance: CPU:process|Control_Unit:CU_Inst|Register:Register_Flag2
 26. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 27. Port Connectivity Checks: "Data_Memory:data_mem_inst"
 28. Port Connectivity Checks: "CPU:process|Adder:PCPlus8_inst"
 29. Port Connectivity Checks: "CPU:process|Adder:PCPlus4_inst"
 30. Port Connectivity Checks: "CPU:process|Mux:RA1_inst"
 31. Port Connectivity Checks: "CPU:process"
 32. Signal Tap Logic Analyzer Settings
 33. Post-Synthesis Netlist Statistics for Top Partition
 34. Elapsed Time Per Partition
 35. Connections to In-System Debugging Instance "auto_signaltap_0"
 36. Analysis & Synthesis Messages
 37. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Thu Jun 19 13:54:29 2025       ;
; Quartus Prime Version           ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                   ; Gambling_Tec                                ;
; Top-level Entity Name           ; Gambling_Tec                                ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 2916                                        ;
; Total pins                      ; 13                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 1,408                                       ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSXFC6D6F31C6     ;                    ;
; Top-level entity name                                                           ; Gambling_Tec       ; Gambling_Tec       ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                          ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+---------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                ; Library     ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+---------------------------------------------------------------------------------------------+-------------+
; pruebaboton.hex                                                    ; yes             ; User Hexadecimal (Intel-Format) File         ; C:/Users/josee/CE3201_PF/pruebaboton.hex                                                    ;             ;
; ROM.sv                                                             ; yes             ; User SystemVerilog HDL File                  ; C:/Users/josee/CE3201_PF/ROM.sv                                                             ;             ;
; Condition_Check.sv                                                 ; yes             ; User SystemVerilog HDL File                  ; C:/Users/josee/CE3201_PF/Condition_Check.sv                                                 ;             ;
; Register_File.sv                                                   ; yes             ; User SystemVerilog HDL File                  ; C:/Users/josee/CE3201_PF/Register_File.sv                                                   ;             ;
; Register.sv                                                        ; yes             ; User SystemVerilog HDL File                  ; C:/Users/josee/CE3201_PF/Register.sv                                                        ;             ;
; Mux.sv                                                             ; yes             ; User SystemVerilog HDL File                  ; C:/Users/josee/CE3201_PF/Mux.sv                                                             ;             ;
; Extender.sv                                                        ; yes             ; User SystemVerilog HDL File                  ; C:/Users/josee/CE3201_PF/Extender.sv                                                        ;             ;
; Data_Memory.sv                                                     ; yes             ; User SystemVerilog HDL File                  ; C:/Users/josee/CE3201_PF/Data_Memory.sv                                                     ;             ;
; CPU.sv                                                             ; yes             ; User SystemVerilog HDL File                  ; C:/Users/josee/CE3201_PF/CPU.sv                                                             ;             ;
; ALU.sv                                                             ; yes             ; User SystemVerilog HDL File                  ; C:/Users/josee/CE3201_PF/ALU.sv                                                             ;             ;
; Adder.sv                                                           ; yes             ; User SystemVerilog HDL File                  ; C:/Users/josee/CE3201_PF/Adder.sv                                                           ;             ;
; Gambling_Tec.sv                                                    ; yes             ; User SystemVerilog HDL File                  ; C:/Users/josee/CE3201_PF/Gambling_Tec.sv                                                    ;             ;
; Control_Unit.sv                                                    ; yes             ; User SystemVerilog HDL File                  ; C:/Users/josee/CE3201_PF/Control_Unit.sv                                                    ;             ;
; Decoder.sv                                                         ; yes             ; User SystemVerilog HDL File                  ; C:/Users/josee/CE3201_PF/Decoder.sv                                                         ;             ;
; Ps2_Key.sv                                                         ; yes             ; User SystemVerilog HDL File                  ; C:/Users/josee/CE3201_PF/Ps2_Key.sv                                                         ;             ;
; sld_signaltap.vhd                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd                    ;             ;
; sld_signaltap_impl.vhd                                             ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd               ;             ;
; sld_ela_control.vhd                                                ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_ela_control.vhd                  ;             ;
; lpm_shiftreg.tdf                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_shiftreg.tdf                     ;             ;
; lpm_constant.inc                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_constant.inc                     ;             ;
; dffeea.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dffeea.inc                           ;             ;
; aglobal181.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/aglobal181.inc                       ;             ;
; sld_mbpmg.vhd                                                      ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_mbpmg.vhd                        ;             ;
; sld_ela_trigger_flow_mgr.vhd                                       ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd         ;             ;
; sld_buffer_manager.vhd                                             ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd               ;             ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf                       ;             ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc                ;             ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.inc                          ;             ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_decode.inc                       ;             ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_rdenreg.inc                        ;             ;
; altrom.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altrom.inc                           ;             ;
; altram.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altram.inc                           ;             ;
; altdpram.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altdpram.inc                         ;             ;
; db/altsyncram_ab84.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/josee/CE3201_PF/db/altsyncram_ab84.tdf                                             ;             ;
; altdpram.tdf                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altdpram.tdf                         ;             ;
; memmodes.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/others/maxplus2/memmodes.inc                       ;             ;
; a_hdffe.inc                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_hdffe.inc                          ;             ;
; alt_le_rden_reg.inc                                                ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_le_rden_reg.inc                  ;             ;
; altsyncram.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.inc                       ;             ;
; lpm_mux.tdf                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.tdf                          ;             ;
; muxlut.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/muxlut.inc                           ;             ;
; bypassff.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/bypassff.inc                         ;             ;
; altshift.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altshift.inc                         ;             ;
; db/mux_elc.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; C:/Users/josee/CE3201_PF/db/mux_elc.tdf                                                     ;             ;
; lpm_decode.tdf                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_decode.tdf                       ;             ;
; declut.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/declut.inc                           ;             ;
; lpm_compare.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_compare.inc                      ;             ;
; db/decode_vnf.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/Users/josee/CE3201_PF/db/decode_vnf.tdf                                                  ;             ;
; lpm_counter.tdf                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_counter.tdf                      ;             ;
; lpm_add_sub.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.inc                      ;             ;
; cmpconst.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/cmpconst.inc                         ;             ;
; lpm_counter.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_counter.inc                      ;             ;
; alt_counter_stratix.inc                                            ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_counter_stratix.inc              ;             ;
; db/cntr_s8i.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/josee/CE3201_PF/db/cntr_s8i.tdf                                                    ;             ;
; db/cmpr_c9c.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/josee/CE3201_PF/db/cmpr_c9c.tdf                                                    ;             ;
; db/cntr_4vi.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/josee/CE3201_PF/db/cntr_4vi.tdf                                                    ;             ;
; db/cntr_09i.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/josee/CE3201_PF/db/cntr_09i.tdf                                                    ;             ;
; db/cntr_kri.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/josee/CE3201_PF/db/cntr_kri.tdf                                                    ;             ;
; db/cmpr_99c.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/josee/CE3201_PF/db/cmpr_99c.tdf                                                    ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                       ;             ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd        ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv    ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd                          ; altera_sld  ;
; db/ip/sld176eced6/alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/josee/CE3201_PF/db/ip/sld176eced6/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/sld176eced6/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/josee/CE3201_PF/db/ip/sld176eced6/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/sld176eced6/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/Users/josee/CE3201_PF/db/ip/sld176eced6/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/sld176eced6/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/josee/CE3201_PF/db/ip/sld176eced6/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/sld176eced6/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File               ; C:/Users/josee/CE3201_PF/db/ip/sld176eced6/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/sld176eced6/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/josee/CE3201_PF/db/ip/sld176eced6/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                     ;             ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+---------------------------------------------------------------------------------------------+-------------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimate of Logic utilization (ALMs needed) ; 2084      ;
;                                             ;           ;
; Combinational ALUT usage for logic          ; 1809      ;
;     -- 7 input functions                    ; 8         ;
;     -- 6 input functions                    ; 979       ;
;     -- 5 input functions                    ; 288       ;
;     -- 4 input functions                    ; 113       ;
;     -- <=3 input functions                  ; 421       ;
;                                             ;           ;
; Dedicated logic registers                   ; 2916      ;
;                                             ;           ;
; I/O pins                                    ; 13        ;
; Total MLAB memory bits                      ; 0         ;
; Total block memory bits                     ; 1408      ;
;                                             ;           ;
; Total DSP Blocks                            ; 0         ;
;                                             ;           ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 2621      ;
; Total fan-out                               ; 20455     ;
; Average fan-out                             ; 4.29      ;
+---------------------------------------------+-----------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                      ; Entity Name                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |Gambling_Tec                                                                                                                           ; 1809 (0)            ; 2916 (0)                  ; 1408              ; 0          ; 13   ; 0            ; |Gambling_Tec                                                                                                                                                                                                                                                                                                                                            ; Gambling_Tec                      ; work         ;
;    |CPU:process|                                                                                                                        ; 1182 (0)            ; 260 (1)                   ; 0                 ; 0          ; 0    ; 0            ; |Gambling_Tec|CPU:process                                                                                                                                                                                                                                                                                                                                ; CPU                               ; work         ;
;       |ALU:ALU_inst|                                                                                                                    ; 116 (116)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Gambling_Tec|CPU:process|ALU:ALU_inst                                                                                                                                                                                                                                                                                                                   ; ALU                               ; work         ;
;       |Adder:PCPlus4_inst|                                                                                                              ; 30 (30)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Gambling_Tec|CPU:process|Adder:PCPlus4_inst                                                                                                                                                                                                                                                                                                             ; Adder                             ; work         ;
;       |Adder:PCPlus8_inst|                                                                                                              ; 29 (29)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Gambling_Tec|CPU:process|Adder:PCPlus8_inst                                                                                                                                                                                                                                                                                                             ; Adder                             ; work         ;
;       |Control_Unit:CU_Inst|                                                                                                            ; 22 (6)              ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Gambling_Tec|CPU:process|Control_Unit:CU_Inst                                                                                                                                                                                                                                                                                                           ; Control_Unit                      ; work         ;
;          |Condition_Check:inst_Condition_Check|                                                                                         ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Gambling_Tec|CPU:process|Control_Unit:CU_Inst|Condition_Check:inst_Condition_Check                                                                                                                                                                                                                                                                      ; Condition_Check                   ; work         ;
;          |Decoder:decoder_inst|                                                                                                         ; 10 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Gambling_Tec|CPU:process|Control_Unit:CU_Inst|Decoder:decoder_inst                                                                                                                                                                                                                                                                                      ; Decoder                           ; work         ;
;             |ALU_Decoder:alu_decoder_inst|                                                                                              ; 5 (5)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Gambling_Tec|CPU:process|Control_Unit:CU_Inst|Decoder:decoder_inst|ALU_Decoder:alu_decoder_inst                                                                                                                                                                                                                                                         ; ALU_Decoder                       ; work         ;
;             |Main_Decoder:main_decoder_inst|                                                                                            ; 5 (5)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Gambling_Tec|CPU:process|Control_Unit:CU_Inst|Decoder:decoder_inst|Main_Decoder:main_decoder_inst                                                                                                                                                                                                                                                       ; Main_Decoder                      ; work         ;
;          |Register:Register_Flag1|                                                                                                      ; 3 (3)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |Gambling_Tec|CPU:process|Control_Unit:CU_Inst|Register:Register_Flag1                                                                                                                                                                                                                                                                                   ; Register                          ; work         ;
;          |Register:Register_Flag2|                                                                                                      ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Gambling_Tec|CPU:process|Control_Unit:CU_Inst|Register:Register_Flag2                                                                                                                                                                                                                                                                                   ; Register                          ; work         ;
;       |Mux:ALUSrc_inst|                                                                                                                 ; 46 (46)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Gambling_Tec|CPU:process|Mux:ALUSrc_inst                                                                                                                                                                                                                                                                                                                ; Mux                               ; work         ;
;       |Mux:MemToReg_inst|                                                                                                               ; 710 (710)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Gambling_Tec|CPU:process|Mux:MemToReg_inst                                                                                                                                                                                                                                                                                                              ; Mux                               ; work         ;
;       |Mux:RA1_inst|                                                                                                                    ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Gambling_Tec|CPU:process|Mux:RA1_inst                                                                                                                                                                                                                                                                                                                   ; Mux                               ; work         ;
;       |Mux:RA2_inst|                                                                                                                    ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Gambling_Tec|CPU:process|Mux:RA2_inst                                                                                                                                                                                                                                                                                                                   ; Mux                               ; work         ;
;       |Register:PC_Register|                                                                                                            ; 1 (1)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |Gambling_Tec|CPU:process|Register:PC_Register                                                                                                                                                                                                                                                                                                           ; Register                          ; work         ;
;       |Register_File:Reg_file_inst|                                                                                                     ; 222 (222)           ; 224 (224)                 ; 0                 ; 0          ; 0    ; 0            ; |Gambling_Tec|CPU:process|Register_File:Reg_file_inst                                                                                                                                                                                                                                                                                                    ; Register_File                     ; work         ;
;    |Data_Memory:data_mem_inst|                                                                                                          ; 128 (128)           ; 2048 (2048)               ; 0                 ; 0          ; 0    ; 0            ; |Gambling_Tec|Data_Memory:data_mem_inst                                                                                                                                                                                                                                                                                                                  ; Data_Memory                       ; work         ;
;    |Ps2_Key:ps2_inst|                                                                                                                   ; 166 (166)           ; 114 (114)                 ; 0                 ; 0          ; 0    ; 0            ; |Gambling_Tec|Ps2_Key:ps2_inst                                                                                                                                                                                                                                                                                                                           ; Ps2_Key                           ; work         ;
;    |ROM:rom0|                                                                                                                           ; 22 (22)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Gambling_Tec|ROM:rom0                                                                                                                                                                                                                                                                                                                                   ; ROM                               ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 91 (1)              ; 91 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |Gambling_Tec|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 90 (0)              ; 91 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |Gambling_Tec|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 90 (0)              ; 91 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |Gambling_Tec|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 90 (1)              ; 91 (5)                    ; 0                 ; 0          ; 0    ; 0            ; |Gambling_Tec|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 89 (0)              ; 86 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |Gambling_Tec|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 89 (56)             ; 86 (58)                   ; 0                 ; 0          ; 0    ; 0            ; |Gambling_Tec|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 15 (15)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |Gambling_Tec|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |Gambling_Tec|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                    ; altera_sld   ;
;    |sld_signaltap:auto_signaltap_0|                                                                                                     ; 220 (2)             ; 403 (22)                  ; 1408              ; 0          ; 0    ; 0            ; |Gambling_Tec|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                             ; sld_signaltap                     ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 218 (0)             ; 381 (0)                   ; 1408              ; 0          ; 0    ; 0            ; |Gambling_Tec|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                       ; sld_signaltap_impl                ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 218 (67)            ; 381 (118)                 ; 1408              ; 0          ; 0    ; 0            ; |Gambling_Tec|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                ; sld_signaltap_implb               ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 2 (0)               ; 46 (46)                   ; 0                 ; 0          ; 0    ; 0            ; |Gambling_Tec|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                 ; altdpram                          ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Gambling_Tec|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                             ; lpm_decode                        ; work         ;
;                   |decode_vnf:auto_generated|                                                                                           ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Gambling_Tec|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_vnf:auto_generated                                                                                                                   ; decode_vnf                        ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 0 (0)               ; 0 (0)                     ; 1408              ; 0          ; 0    ; 0            ; |Gambling_Tec|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                ; altsyncram                        ; work         ;
;                |altsyncram_ab84:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 1408              ; 0          ; 0    ; 0            ; |Gambling_Tec|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ab84:auto_generated                                                                                                                                                 ; altsyncram_ab84                   ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 0 (0)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |Gambling_Tec|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                 ; lpm_shiftreg                      ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 17 (17)             ; 17 (17)                   ; 0                 ; 0          ; 0    ; 0            ; |Gambling_Tec|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                   ; lpm_shiftreg                      ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 4 (4)               ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |Gambling_Tec|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                        ; serial_crc_16                     ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 58 (58)             ; 44 (44)                   ; 0                 ; 0          ; 0    ; 0            ; |Gambling_Tec|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                     ; sld_buffer_manager                ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 15 (1)              ; 71 (1)                    ; 0                 ; 0          ; 0    ; 0            ; |Gambling_Tec|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                    ; sld_ela_control                   ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 0 (0)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |Gambling_Tec|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                            ; lpm_shiftreg                      ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|                                 ; 11 (0)              ; 55 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |Gambling_Tec|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                             ; sld_ela_basic_multi_level_trigger ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                          ; 0 (0)               ; 33 (33)                   ; 0                 ; 0          ; 0    ; 0            ; |Gambling_Tec|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                  ; lpm_shiftreg                      ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                                      ; 11 (0)              ; 22 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |Gambling_Tec|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                              ; sld_mbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Gambling_Tec|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Gambling_Tec|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Gambling_Tec|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Gambling_Tec|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Gambling_Tec|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Gambling_Tec|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Gambling_Tec|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Gambling_Tec|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Gambling_Tec|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Gambling_Tec|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Gambling_Tec|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1        ; sld_sbpmg                         ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 3 (3)               ; 11 (1)                    ; 0                 ; 0          ; 0    ; 0            ; |Gambling_Tec|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                      ; sld_ela_trigger_flow_mgr          ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 0 (0)               ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |Gambling_Tec|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                              ; lpm_shiftreg                      ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 35 (11)             ; 57 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |Gambling_Tec|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                               ; sld_offload_buffer_mgr            ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 6 (0)               ; 4 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Gambling_Tec|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                     ; lpm_counter                       ; work         ;
;                   |cntr_s8i:auto_generated|                                                                                             ; 6 (6)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |Gambling_Tec|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_s8i:auto_generated                                                             ; cntr_s8i                          ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 7 (0)               ; 7 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Gambling_Tec|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                              ; lpm_counter                       ; work         ;
;                   |cntr_4vi:auto_generated|                                                                                             ; 7 (7)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |Gambling_Tec|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_4vi:auto_generated                                                                                      ; cntr_4vi                          ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 6 (0)               ; 4 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Gambling_Tec|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                    ; lpm_counter                       ; work         ;
;                   |cntr_09i:auto_generated|                                                                                             ; 6 (6)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |Gambling_Tec|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_09i:auto_generated                                                                            ; cntr_09i                          ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 3 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Gambling_Tec|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                       ; lpm_counter                       ; work         ;
;                   |cntr_kri:auto_generated|                                                                                             ; 3 (3)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |Gambling_Tec|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_kri:auto_generated                                                                               ; cntr_kri                          ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 0 (0)               ; 15 (15)                   ; 0                 ; 0          ; 0    ; 0            ; |Gambling_Tec|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                              ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 1 (1)               ; 11 (11)                   ; 0                 ; 0          ; 0    ; 0            ; |Gambling_Tec|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                               ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 1 (1)               ; 15 (15)                   ; 0                 ; 0          ; 0    ; 0            ; |Gambling_Tec|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                            ; lpm_shiftreg                      ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 20 (20)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |Gambling_Tec|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                          ; sld_rom_sr                        ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ab84:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 128          ; 11           ; 128          ; 11           ; 1408 ; None ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                               ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                   ; IP Include File ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |Gambling_Tec|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |Gambling_Tec|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |Gambling_Tec|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |Gambling_Tec|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |Gambling_Tec|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                 ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


+--------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                     ;
+---------------------------------------------------------------+----------------------------------------+
; Register name                                                 ; Reason for Removal                     ;
+---------------------------------------------------------------+----------------------------------------+
; Ps2_Key:ps2_inst|WriteEn                                      ; Merged with Ps2_Key:ps2_inst|holding   ;
; CPU:process|Control_Unit:CU_Inst|Register:Register_Flag1|Q[0] ; Lost fanout                            ;
; CPU:process|Register_File:Reg_file_inst|rf[4][0]              ; Stuck at GND due to stuck port data_in ;
; CPU:process|Register_File:Reg_file_inst|rf[4][1]              ; Stuck at GND due to stuck port data_in ;
; CPU:process|Register_File:Reg_file_inst|rf[4][2]              ; Stuck at GND due to stuck port data_in ;
; CPU:process|Register_File:Reg_file_inst|rf[4][3]              ; Stuck at GND due to stuck port data_in ;
; CPU:process|Register_File:Reg_file_inst|rf[4][4]              ; Stuck at GND due to stuck port data_in ;
; CPU:process|Register_File:Reg_file_inst|rf[4][5]              ; Stuck at GND due to stuck port data_in ;
; CPU:process|Register_File:Reg_file_inst|rf[4][6]              ; Stuck at GND due to stuck port data_in ;
; CPU:process|Register_File:Reg_file_inst|rf[4][7]              ; Stuck at GND due to stuck port data_in ;
; CPU:process|Register_File:Reg_file_inst|rf[4][8]              ; Stuck at GND due to stuck port data_in ;
; CPU:process|Register_File:Reg_file_inst|rf[4][9]              ; Stuck at GND due to stuck port data_in ;
; CPU:process|Register_File:Reg_file_inst|rf[4][10]             ; Stuck at GND due to stuck port data_in ;
; CPU:process|Register_File:Reg_file_inst|rf[4][11]             ; Stuck at GND due to stuck port data_in ;
; CPU:process|Register_File:Reg_file_inst|rf[4][12]             ; Stuck at GND due to stuck port data_in ;
; CPU:process|Register_File:Reg_file_inst|rf[4][13]             ; Stuck at GND due to stuck port data_in ;
; CPU:process|Register_File:Reg_file_inst|rf[4][14]             ; Stuck at GND due to stuck port data_in ;
; CPU:process|Register_File:Reg_file_inst|rf[4][15]             ; Stuck at GND due to stuck port data_in ;
; CPU:process|Register_File:Reg_file_inst|rf[4][16]             ; Stuck at GND due to stuck port data_in ;
; CPU:process|Register_File:Reg_file_inst|rf[4][17]             ; Stuck at GND due to stuck port data_in ;
; CPU:process|Register_File:Reg_file_inst|rf[4][18]             ; Stuck at GND due to stuck port data_in ;
; CPU:process|Register_File:Reg_file_inst|rf[4][19]             ; Stuck at GND due to stuck port data_in ;
; CPU:process|Register_File:Reg_file_inst|rf[4][20]             ; Stuck at GND due to stuck port data_in ;
; CPU:process|Register_File:Reg_file_inst|rf[4][21]             ; Stuck at GND due to stuck port data_in ;
; CPU:process|Register_File:Reg_file_inst|rf[4][22]             ; Stuck at GND due to stuck port data_in ;
; CPU:process|Register_File:Reg_file_inst|rf[4][23]             ; Stuck at GND due to stuck port data_in ;
; CPU:process|Register_File:Reg_file_inst|rf[4][24]             ; Stuck at GND due to stuck port data_in ;
; CPU:process|Register_File:Reg_file_inst|rf[4][25]             ; Stuck at GND due to stuck port data_in ;
; CPU:process|Register_File:Reg_file_inst|rf[4][26]             ; Stuck at GND due to stuck port data_in ;
; CPU:process|Register_File:Reg_file_inst|rf[4][27]             ; Stuck at GND due to stuck port data_in ;
; CPU:process|Register_File:Reg_file_inst|rf[4][28]             ; Stuck at GND due to stuck port data_in ;
; CPU:process|Register_File:Reg_file_inst|rf[4][29]             ; Stuck at GND due to stuck port data_in ;
; CPU:process|Register_File:Reg_file_inst|rf[4][30]             ; Stuck at GND due to stuck port data_in ;
; CPU:process|Register_File:Reg_file_inst|rf[4][31]             ; Stuck at GND due to stuck port data_in ;
; CPU:process|Register_File:Reg_file_inst|rf[5][0]              ; Stuck at GND due to stuck port data_in ;
; CPU:process|Register_File:Reg_file_inst|rf[5][1]              ; Stuck at GND due to stuck port data_in ;
; CPU:process|Register_File:Reg_file_inst|rf[5][2]              ; Stuck at GND due to stuck port data_in ;
; CPU:process|Register_File:Reg_file_inst|rf[5][3]              ; Stuck at GND due to stuck port data_in ;
; CPU:process|Register_File:Reg_file_inst|rf[5][4]              ; Stuck at GND due to stuck port data_in ;
; CPU:process|Register_File:Reg_file_inst|rf[5][5]              ; Stuck at GND due to stuck port data_in ;
; CPU:process|Register_File:Reg_file_inst|rf[5][6]              ; Stuck at GND due to stuck port data_in ;
; CPU:process|Register_File:Reg_file_inst|rf[5][7]              ; Stuck at GND due to stuck port data_in ;
; CPU:process|Register_File:Reg_file_inst|rf[5][8]              ; Stuck at GND due to stuck port data_in ;
; CPU:process|Register_File:Reg_file_inst|rf[5][9]              ; Stuck at GND due to stuck port data_in ;
; CPU:process|Register_File:Reg_file_inst|rf[5][10]             ; Stuck at GND due to stuck port data_in ;
; CPU:process|Register_File:Reg_file_inst|rf[5][11]             ; Stuck at GND due to stuck port data_in ;
; CPU:process|Register_File:Reg_file_inst|rf[5][12]             ; Stuck at GND due to stuck port data_in ;
; CPU:process|Register_File:Reg_file_inst|rf[5][13]             ; Stuck at GND due to stuck port data_in ;
; CPU:process|Register_File:Reg_file_inst|rf[5][14]             ; Stuck at GND due to stuck port data_in ;
; CPU:process|Register_File:Reg_file_inst|rf[5][15]             ; Stuck at GND due to stuck port data_in ;
; CPU:process|Register_File:Reg_file_inst|rf[5][16]             ; Stuck at GND due to stuck port data_in ;
; CPU:process|Register_File:Reg_file_inst|rf[5][17]             ; Stuck at GND due to stuck port data_in ;
; CPU:process|Register_File:Reg_file_inst|rf[5][18]             ; Stuck at GND due to stuck port data_in ;
; CPU:process|Register_File:Reg_file_inst|rf[5][19]             ; Stuck at GND due to stuck port data_in ;
; CPU:process|Register_File:Reg_file_inst|rf[5][20]             ; Stuck at GND due to stuck port data_in ;
; CPU:process|Register_File:Reg_file_inst|rf[5][21]             ; Stuck at GND due to stuck port data_in ;
; CPU:process|Register_File:Reg_file_inst|rf[5][22]             ; Stuck at GND due to stuck port data_in ;
; CPU:process|Register_File:Reg_file_inst|rf[5][23]             ; Stuck at GND due to stuck port data_in ;
; CPU:process|Register_File:Reg_file_inst|rf[5][24]             ; Stuck at GND due to stuck port data_in ;
; CPU:process|Register_File:Reg_file_inst|rf[5][25]             ; Stuck at GND due to stuck port data_in ;
; CPU:process|Register_File:Reg_file_inst|rf[5][26]             ; Stuck at GND due to stuck port data_in ;
; CPU:process|Register_File:Reg_file_inst|rf[5][27]             ; Stuck at GND due to stuck port data_in ;
; CPU:process|Register_File:Reg_file_inst|rf[5][28]             ; Stuck at GND due to stuck port data_in ;
; CPU:process|Register_File:Reg_file_inst|rf[5][29]             ; Stuck at GND due to stuck port data_in ;
; CPU:process|Register_File:Reg_file_inst|rf[5][30]             ; Stuck at GND due to stuck port data_in ;
; CPU:process|Register_File:Reg_file_inst|rf[5][31]             ; Stuck at GND due to stuck port data_in ;
; CPU:process|Register_File:Reg_file_inst|rf[6][0]              ; Stuck at GND due to stuck port data_in ;
; CPU:process|Register_File:Reg_file_inst|rf[6][1]              ; Stuck at GND due to stuck port data_in ;
; CPU:process|Register_File:Reg_file_inst|rf[6][2]              ; Stuck at GND due to stuck port data_in ;
; CPU:process|Register_File:Reg_file_inst|rf[6][3]              ; Stuck at GND due to stuck port data_in ;
; CPU:process|Register_File:Reg_file_inst|rf[6][4]              ; Stuck at GND due to stuck port data_in ;
; CPU:process|Register_File:Reg_file_inst|rf[6][5]              ; Stuck at GND due to stuck port data_in ;
; CPU:process|Register_File:Reg_file_inst|rf[6][6]              ; Stuck at GND due to stuck port data_in ;
; CPU:process|Register_File:Reg_file_inst|rf[6][7]              ; Stuck at GND due to stuck port data_in ;
; CPU:process|Register_File:Reg_file_inst|rf[6][8]              ; Stuck at GND due to stuck port data_in ;
; CPU:process|Register_File:Reg_file_inst|rf[6][9]              ; Stuck at GND due to stuck port data_in ;
; CPU:process|Register_File:Reg_file_inst|rf[6][10]             ; Stuck at GND due to stuck port data_in ;
; CPU:process|Register_File:Reg_file_inst|rf[6][11]             ; Stuck at GND due to stuck port data_in ;
; CPU:process|Register_File:Reg_file_inst|rf[6][12]             ; Stuck at GND due to stuck port data_in ;
; CPU:process|Register_File:Reg_file_inst|rf[6][13]             ; Stuck at GND due to stuck port data_in ;
; CPU:process|Register_File:Reg_file_inst|rf[6][14]             ; Stuck at GND due to stuck port data_in ;
; CPU:process|Register_File:Reg_file_inst|rf[6][15]             ; Stuck at GND due to stuck port data_in ;
; CPU:process|Register_File:Reg_file_inst|rf[6][16]             ; Stuck at GND due to stuck port data_in ;
; CPU:process|Register_File:Reg_file_inst|rf[6][17]             ; Stuck at GND due to stuck port data_in ;
; CPU:process|Register_File:Reg_file_inst|rf[6][18]             ; Stuck at GND due to stuck port data_in ;
; CPU:process|Register_File:Reg_file_inst|rf[6][19]             ; Stuck at GND due to stuck port data_in ;
; CPU:process|Register_File:Reg_file_inst|rf[6][20]             ; Stuck at GND due to stuck port data_in ;
; CPU:process|Register_File:Reg_file_inst|rf[6][21]             ; Stuck at GND due to stuck port data_in ;
; CPU:process|Register_File:Reg_file_inst|rf[6][22]             ; Stuck at GND due to stuck port data_in ;
; CPU:process|Register_File:Reg_file_inst|rf[6][23]             ; Stuck at GND due to stuck port data_in ;
; CPU:process|Register_File:Reg_file_inst|rf[6][24]             ; Stuck at GND due to stuck port data_in ;
; CPU:process|Register_File:Reg_file_inst|rf[6][25]             ; Stuck at GND due to stuck port data_in ;
; CPU:process|Register_File:Reg_file_inst|rf[6][26]             ; Stuck at GND due to stuck port data_in ;
; CPU:process|Register_File:Reg_file_inst|rf[6][27]             ; Stuck at GND due to stuck port data_in ;
; CPU:process|Register_File:Reg_file_inst|rf[6][28]             ; Stuck at GND due to stuck port data_in ;
; CPU:process|Register_File:Reg_file_inst|rf[6][29]             ; Stuck at GND due to stuck port data_in ;
; CPU:process|Register_File:Reg_file_inst|rf[6][30]             ; Stuck at GND due to stuck port data_in ;
; CPU:process|Register_File:Reg_file_inst|rf[6][31]             ; Stuck at GND due to stuck port data_in ;
; CPU:process|Register_File:Reg_file_inst|rf[7][0]              ; Stuck at GND due to stuck port data_in ;
; CPU:process|Register_File:Reg_file_inst|rf[7][1]              ; Stuck at GND due to stuck port data_in ;
; CPU:process|Register_File:Reg_file_inst|rf[7][2]              ; Stuck at GND due to stuck port data_in ;
; CPU:process|Register_File:Reg_file_inst|rf[7][3]              ; Stuck at GND due to stuck port data_in ;
; CPU:process|Register_File:Reg_file_inst|rf[7][4]              ; Stuck at GND due to stuck port data_in ;
; CPU:process|Register_File:Reg_file_inst|rf[7][5]              ; Stuck at GND due to stuck port data_in ;
; CPU:process|Register_File:Reg_file_inst|rf[7][6]              ; Stuck at GND due to stuck port data_in ;
; CPU:process|Register_File:Reg_file_inst|rf[7][7]              ; Stuck at GND due to stuck port data_in ;
; CPU:process|Register_File:Reg_file_inst|rf[7][8]              ; Stuck at GND due to stuck port data_in ;
; CPU:process|Register_File:Reg_file_inst|rf[7][9]              ; Stuck at GND due to stuck port data_in ;
; CPU:process|Register_File:Reg_file_inst|rf[7][10]             ; Stuck at GND due to stuck port data_in ;
; CPU:process|Register_File:Reg_file_inst|rf[7][11]             ; Stuck at GND due to stuck port data_in ;
; CPU:process|Register_File:Reg_file_inst|rf[7][12]             ; Stuck at GND due to stuck port data_in ;
; CPU:process|Register_File:Reg_file_inst|rf[7][13]             ; Stuck at GND due to stuck port data_in ;
; CPU:process|Register_File:Reg_file_inst|rf[7][14]             ; Stuck at GND due to stuck port data_in ;
; CPU:process|Register_File:Reg_file_inst|rf[7][15]             ; Stuck at GND due to stuck port data_in ;
; CPU:process|Register_File:Reg_file_inst|rf[7][16]             ; Stuck at GND due to stuck port data_in ;
; CPU:process|Register_File:Reg_file_inst|rf[7][17]             ; Stuck at GND due to stuck port data_in ;
; CPU:process|Register_File:Reg_file_inst|rf[7][18]             ; Stuck at GND due to stuck port data_in ;
; CPU:process|Register_File:Reg_file_inst|rf[7][19]             ; Stuck at GND due to stuck port data_in ;
; CPU:process|Register_File:Reg_file_inst|rf[7][20]             ; Stuck at GND due to stuck port data_in ;
; CPU:process|Register_File:Reg_file_inst|rf[7][21]             ; Stuck at GND due to stuck port data_in ;
; CPU:process|Register_File:Reg_file_inst|rf[7][22]             ; Stuck at GND due to stuck port data_in ;
; CPU:process|Register_File:Reg_file_inst|rf[7][23]             ; Stuck at GND due to stuck port data_in ;
; CPU:process|Register_File:Reg_file_inst|rf[7][24]             ; Stuck at GND due to stuck port data_in ;
; CPU:process|Register_File:Reg_file_inst|rf[7][25]             ; Stuck at GND due to stuck port data_in ;
; CPU:process|Register_File:Reg_file_inst|rf[7][26]             ; Stuck at GND due to stuck port data_in ;
; CPU:process|Register_File:Reg_file_inst|rf[7][27]             ; Stuck at GND due to stuck port data_in ;
; CPU:process|Register_File:Reg_file_inst|rf[7][28]             ; Stuck at GND due to stuck port data_in ;
; CPU:process|Register_File:Reg_file_inst|rf[7][29]             ; Stuck at GND due to stuck port data_in ;
; CPU:process|Register_File:Reg_file_inst|rf[7][30]             ; Stuck at GND due to stuck port data_in ;
; CPU:process|Register_File:Reg_file_inst|rf[7][31]             ; Stuck at GND due to stuck port data_in ;
; CPU:process|Register_File:Reg_file_inst|rf[8][0]              ; Stuck at GND due to stuck port data_in ;
; CPU:process|Register_File:Reg_file_inst|rf[8][1]              ; Stuck at GND due to stuck port data_in ;
; CPU:process|Register_File:Reg_file_inst|rf[8][2]              ; Stuck at GND due to stuck port data_in ;
; CPU:process|Register_File:Reg_file_inst|rf[8][3]              ; Stuck at GND due to stuck port data_in ;
; CPU:process|Register_File:Reg_file_inst|rf[8][4]              ; Stuck at GND due to stuck port data_in ;
; CPU:process|Register_File:Reg_file_inst|rf[8][5]              ; Stuck at GND due to stuck port data_in ;
; CPU:process|Register_File:Reg_file_inst|rf[8][6]              ; Stuck at GND due to stuck port data_in ;
; CPU:process|Register_File:Reg_file_inst|rf[8][7]              ; Stuck at GND due to stuck port data_in ;
; CPU:process|Register_File:Reg_file_inst|rf[8][8]              ; Stuck at GND due to stuck port data_in ;
; CPU:process|Register_File:Reg_file_inst|rf[8][9]              ; Stuck at GND due to stuck port data_in ;
; CPU:process|Register_File:Reg_file_inst|rf[8][10]             ; Stuck at GND due to stuck port data_in ;
; CPU:process|Register_File:Reg_file_inst|rf[8][11]             ; Stuck at GND due to stuck port data_in ;
; CPU:process|Register_File:Reg_file_inst|rf[8][12]             ; Stuck at GND due to stuck port data_in ;
; CPU:process|Register_File:Reg_file_inst|rf[8][13]             ; Stuck at GND due to stuck port data_in ;
; CPU:process|Register_File:Reg_file_inst|rf[8][14]             ; Stuck at GND due to stuck port data_in ;
; CPU:process|Register_File:Reg_file_inst|rf[8][15]             ; Stuck at GND due to stuck port data_in ;
; CPU:process|Register_File:Reg_file_inst|rf[8][16]             ; Stuck at GND due to stuck port data_in ;
; CPU:process|Register_File:Reg_file_inst|rf[8][17]             ; Stuck at GND due to stuck port data_in ;
; CPU:process|Register_File:Reg_file_inst|rf[8][18]             ; Stuck at GND due to stuck port data_in ;
; CPU:process|Register_File:Reg_file_inst|rf[8][19]             ; Stuck at GND due to stuck port data_in ;
; CPU:process|Register_File:Reg_file_inst|rf[8][20]             ; Stuck at GND due to stuck port data_in ;
; CPU:process|Register_File:Reg_file_inst|rf[8][21]             ; Stuck at GND due to stuck port data_in ;
; CPU:process|Register_File:Reg_file_inst|rf[8][22]             ; Stuck at GND due to stuck port data_in ;
; CPU:process|Register_File:Reg_file_inst|rf[8][23]             ; Stuck at GND due to stuck port data_in ;
; CPU:process|Register_File:Reg_file_inst|rf[8][24]             ; Stuck at GND due to stuck port data_in ;
; CPU:process|Register_File:Reg_file_inst|rf[8][25]             ; Stuck at GND due to stuck port data_in ;
; CPU:process|Register_File:Reg_file_inst|rf[8][26]             ; Stuck at GND due to stuck port data_in ;
; CPU:process|Register_File:Reg_file_inst|rf[8][27]             ; Stuck at GND due to stuck port data_in ;
; CPU:process|Register_File:Reg_file_inst|rf[8][28]             ; Stuck at GND due to stuck port data_in ;
; CPU:process|Register_File:Reg_file_inst|rf[8][29]             ; Stuck at GND due to stuck port data_in ;
; CPU:process|Register_File:Reg_file_inst|rf[8][30]             ; Stuck at GND due to stuck port data_in ;
; CPU:process|Register_File:Reg_file_inst|rf[8][31]             ; Stuck at GND due to stuck port data_in ;
; CPU:process|Register_File:Reg_file_inst|rf[9][0]              ; Stuck at GND due to stuck port data_in ;
; CPU:process|Register_File:Reg_file_inst|rf[9][1]              ; Stuck at GND due to stuck port data_in ;
; CPU:process|Register_File:Reg_file_inst|rf[9][2]              ; Stuck at GND due to stuck port data_in ;
; CPU:process|Register_File:Reg_file_inst|rf[9][3]              ; Stuck at GND due to stuck port data_in ;
; CPU:process|Register_File:Reg_file_inst|rf[9][4]              ; Stuck at GND due to stuck port data_in ;
; CPU:process|Register_File:Reg_file_inst|rf[9][5]              ; Stuck at GND due to stuck port data_in ;
; CPU:process|Register_File:Reg_file_inst|rf[9][6]              ; Stuck at GND due to stuck port data_in ;
; CPU:process|Register_File:Reg_file_inst|rf[9][7]              ; Stuck at GND due to stuck port data_in ;
; CPU:process|Register_File:Reg_file_inst|rf[9][8]              ; Stuck at GND due to stuck port data_in ;
; CPU:process|Register_File:Reg_file_inst|rf[9][9]              ; Stuck at GND due to stuck port data_in ;
; CPU:process|Register_File:Reg_file_inst|rf[9][10]             ; Stuck at GND due to stuck port data_in ;
; CPU:process|Register_File:Reg_file_inst|rf[9][11]             ; Stuck at GND due to stuck port data_in ;
; CPU:process|Register_File:Reg_file_inst|rf[9][12]             ; Stuck at GND due to stuck port data_in ;
; CPU:process|Register_File:Reg_file_inst|rf[9][13]             ; Stuck at GND due to stuck port data_in ;
; CPU:process|Register_File:Reg_file_inst|rf[9][14]             ; Stuck at GND due to stuck port data_in ;
; CPU:process|Register_File:Reg_file_inst|rf[9][15]             ; Stuck at GND due to stuck port data_in ;
; CPU:process|Register_File:Reg_file_inst|rf[9][16]             ; Stuck at GND due to stuck port data_in ;
; CPU:process|Register_File:Reg_file_inst|rf[9][17]             ; Stuck at GND due to stuck port data_in ;
; CPU:process|Register_File:Reg_file_inst|rf[9][18]             ; Stuck at GND due to stuck port data_in ;
; CPU:process|Register_File:Reg_file_inst|rf[9][19]             ; Stuck at GND due to stuck port data_in ;
; CPU:process|Register_File:Reg_file_inst|rf[9][20]             ; Stuck at GND due to stuck port data_in ;
; CPU:process|Register_File:Reg_file_inst|rf[9][21]             ; Stuck at GND due to stuck port data_in ;
; CPU:process|Register_File:Reg_file_inst|rf[9][22]             ; Stuck at GND due to stuck port data_in ;
; CPU:process|Register_File:Reg_file_inst|rf[9][23]             ; Stuck at GND due to stuck port data_in ;
; CPU:process|Register_File:Reg_file_inst|rf[9][24]             ; Stuck at GND due to stuck port data_in ;
; CPU:process|Register_File:Reg_file_inst|rf[9][25]             ; Stuck at GND due to stuck port data_in ;
; CPU:process|Register_File:Reg_file_inst|rf[9][26]             ; Stuck at GND due to stuck port data_in ;
; CPU:process|Register_File:Reg_file_inst|rf[9][27]             ; Stuck at GND due to stuck port data_in ;
; CPU:process|Register_File:Reg_file_inst|rf[9][28]             ; Stuck at GND due to stuck port data_in ;
; CPU:process|Register_File:Reg_file_inst|rf[9][29]             ; Stuck at GND due to stuck port data_in ;
; CPU:process|Register_File:Reg_file_inst|rf[9][30]             ; Stuck at GND due to stuck port data_in ;
; CPU:process|Register_File:Reg_file_inst|rf[9][31]             ; Stuck at GND due to stuck port data_in ;
; CPU:process|Register_File:Reg_file_inst|rf[10][0]             ; Stuck at GND due to stuck port data_in ;
; CPU:process|Register_File:Reg_file_inst|rf[10][1]             ; Stuck at GND due to stuck port data_in ;
; CPU:process|Register_File:Reg_file_inst|rf[10][2]             ; Stuck at GND due to stuck port data_in ;
; CPU:process|Register_File:Reg_file_inst|rf[10][3]             ; Stuck at GND due to stuck port data_in ;
; CPU:process|Register_File:Reg_file_inst|rf[10][4]             ; Stuck at GND due to stuck port data_in ;
; CPU:process|Register_File:Reg_file_inst|rf[10][5]             ; Stuck at GND due to stuck port data_in ;
; CPU:process|Register_File:Reg_file_inst|rf[10][6]             ; Stuck at GND due to stuck port data_in ;
; CPU:process|Register_File:Reg_file_inst|rf[10][7]             ; Stuck at GND due to stuck port data_in ;
; CPU:process|Register_File:Reg_file_inst|rf[10][8]             ; Stuck at GND due to stuck port data_in ;
; CPU:process|Register_File:Reg_file_inst|rf[10][9]             ; Stuck at GND due to stuck port data_in ;
; CPU:process|Register_File:Reg_file_inst|rf[10][10]            ; Stuck at GND due to stuck port data_in ;
; CPU:process|Register_File:Reg_file_inst|rf[10][11]            ; Stuck at GND due to stuck port data_in ;
; CPU:process|Register_File:Reg_file_inst|rf[10][12]            ; Stuck at GND due to stuck port data_in ;
; CPU:process|Register_File:Reg_file_inst|rf[10][13]            ; Stuck at GND due to stuck port data_in ;
; CPU:process|Register_File:Reg_file_inst|rf[10][14]            ; Stuck at GND due to stuck port data_in ;
; CPU:process|Register_File:Reg_file_inst|rf[10][15]            ; Stuck at GND due to stuck port data_in ;
; CPU:process|Register_File:Reg_file_inst|rf[10][16]            ; Stuck at GND due to stuck port data_in ;
; CPU:process|Register_File:Reg_file_inst|rf[10][17]            ; Stuck at GND due to stuck port data_in ;
; CPU:process|Register_File:Reg_file_inst|rf[10][18]            ; Stuck at GND due to stuck port data_in ;
; CPU:process|Register_File:Reg_file_inst|rf[10][19]            ; Stuck at GND due to stuck port data_in ;
; CPU:process|Register_File:Reg_file_inst|rf[10][20]            ; Stuck at GND due to stuck port data_in ;
; CPU:process|Register_File:Reg_file_inst|rf[10][21]            ; Stuck at GND due to stuck port data_in ;
; CPU:process|Register_File:Reg_file_inst|rf[10][22]            ; Stuck at GND due to stuck port data_in ;
; CPU:process|Register_File:Reg_file_inst|rf[10][23]            ; Stuck at GND due to stuck port data_in ;
; CPU:process|Register_File:Reg_file_inst|rf[10][24]            ; Stuck at GND due to stuck port data_in ;
; CPU:process|Register_File:Reg_file_inst|rf[10][25]            ; Stuck at GND due to stuck port data_in ;
; CPU:process|Register_File:Reg_file_inst|rf[10][26]            ; Stuck at GND due to stuck port data_in ;
; CPU:process|Register_File:Reg_file_inst|rf[10][27]            ; Stuck at GND due to stuck port data_in ;
; CPU:process|Register_File:Reg_file_inst|rf[10][28]            ; Stuck at GND due to stuck port data_in ;
; CPU:process|Register_File:Reg_file_inst|rf[10][29]            ; Stuck at GND due to stuck port data_in ;
; CPU:process|Register_File:Reg_file_inst|rf[10][30]            ; Stuck at GND due to stuck port data_in ;
; CPU:process|Register_File:Reg_file_inst|rf[10][31]            ; Stuck at GND due to stuck port data_in ;
; CPU:process|Register_File:Reg_file_inst|rf[11][0]             ; Stuck at GND due to stuck port data_in ;
; CPU:process|Register_File:Reg_file_inst|rf[11][1]             ; Stuck at GND due to stuck port data_in ;
; CPU:process|Register_File:Reg_file_inst|rf[11][2]             ; Stuck at GND due to stuck port data_in ;
; CPU:process|Register_File:Reg_file_inst|rf[11][3]             ; Stuck at GND due to stuck port data_in ;
; CPU:process|Register_File:Reg_file_inst|rf[11][4]             ; Stuck at GND due to stuck port data_in ;
; CPU:process|Register_File:Reg_file_inst|rf[11][5]             ; Stuck at GND due to stuck port data_in ;
; CPU:process|Register_File:Reg_file_inst|rf[11][6]             ; Stuck at GND due to stuck port data_in ;
; CPU:process|Register_File:Reg_file_inst|rf[11][7]             ; Stuck at GND due to stuck port data_in ;
; CPU:process|Register_File:Reg_file_inst|rf[11][8]             ; Stuck at GND due to stuck port data_in ;
; CPU:process|Register_File:Reg_file_inst|rf[11][9]             ; Stuck at GND due to stuck port data_in ;
; CPU:process|Register_File:Reg_file_inst|rf[11][10]            ; Stuck at GND due to stuck port data_in ;
; CPU:process|Register_File:Reg_file_inst|rf[11][11]            ; Stuck at GND due to stuck port data_in ;
; CPU:process|Register_File:Reg_file_inst|rf[11][12]            ; Stuck at GND due to stuck port data_in ;
; CPU:process|Register_File:Reg_file_inst|rf[11][13]            ; Stuck at GND due to stuck port data_in ;
; CPU:process|Register_File:Reg_file_inst|rf[11][14]            ; Stuck at GND due to stuck port data_in ;
; CPU:process|Register_File:Reg_file_inst|rf[11][15]            ; Stuck at GND due to stuck port data_in ;
; CPU:process|Register_File:Reg_file_inst|rf[11][16]            ; Stuck at GND due to stuck port data_in ;
; CPU:process|Register_File:Reg_file_inst|rf[11][17]            ; Stuck at GND due to stuck port data_in ;
; CPU:process|Register_File:Reg_file_inst|rf[11][18]            ; Stuck at GND due to stuck port data_in ;
; CPU:process|Register_File:Reg_file_inst|rf[11][19]            ; Stuck at GND due to stuck port data_in ;
; CPU:process|Register_File:Reg_file_inst|rf[11][20]            ; Stuck at GND due to stuck port data_in ;
; CPU:process|Register_File:Reg_file_inst|rf[11][21]            ; Stuck at GND due to stuck port data_in ;
; CPU:process|Register_File:Reg_file_inst|rf[11][22]            ; Stuck at GND due to stuck port data_in ;
; CPU:process|Register_File:Reg_file_inst|rf[11][23]            ; Stuck at GND due to stuck port data_in ;
; CPU:process|Register_File:Reg_file_inst|rf[11][24]            ; Stuck at GND due to stuck port data_in ;
; CPU:process|Register_File:Reg_file_inst|rf[11][25]            ; Stuck at GND due to stuck port data_in ;
; CPU:process|Register_File:Reg_file_inst|rf[11][26]            ; Stuck at GND due to stuck port data_in ;
; CPU:process|Register_File:Reg_file_inst|rf[11][27]            ; Stuck at GND due to stuck port data_in ;
; CPU:process|Register_File:Reg_file_inst|rf[11][28]            ; Stuck at GND due to stuck port data_in ;
; CPU:process|Register_File:Reg_file_inst|rf[11][29]            ; Stuck at GND due to stuck port data_in ;
; CPU:process|Register_File:Reg_file_inst|rf[11][30]            ; Stuck at GND due to stuck port data_in ;
; CPU:process|Register_File:Reg_file_inst|rf[11][31]            ; Stuck at GND due to stuck port data_in ;
; Total Number of Removed Registers = 258                       ;                                        ;
+---------------------------------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 2916  ;
; Number of registers using Synchronous Clear  ; 2461  ;
; Number of registers using Synchronous Load   ; 156   ;
; Number of registers using Asynchronous Clear ; 209   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 2640  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Ps2_Key:ps2_inst|previous_state                                                                                                                                                                                                                                                                                                 ; 9       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                                                                                                   ; 1       ;
; Total number of inverted registers = 11                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------+
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |Gambling_Tec|Data_Memory:data_mem_inst|RAM[0][29]               ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |Gambling_Tec|Data_Memory:data_mem_inst|RAM[1][25]               ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |Gambling_Tec|Data_Memory:data_mem_inst|RAM[3][18]               ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |Gambling_Tec|Data_Memory:data_mem_inst|RAM[4][27]               ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |Gambling_Tec|Data_Memory:data_mem_inst|RAM[5][19]               ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |Gambling_Tec|Data_Memory:data_mem_inst|RAM[6][8]                ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |Gambling_Tec|Data_Memory:data_mem_inst|RAM[7][19]               ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |Gambling_Tec|Data_Memory:data_mem_inst|RAM[8][28]               ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |Gambling_Tec|Data_Memory:data_mem_inst|RAM[9][16]               ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |Gambling_Tec|Data_Memory:data_mem_inst|RAM[10][6]               ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |Gambling_Tec|Data_Memory:data_mem_inst|RAM[11][19]              ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |Gambling_Tec|Data_Memory:data_mem_inst|RAM[12][30]              ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |Gambling_Tec|Data_Memory:data_mem_inst|RAM[13][24]              ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |Gambling_Tec|Data_Memory:data_mem_inst|RAM[14][6]               ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |Gambling_Tec|Data_Memory:data_mem_inst|RAM[15][25]              ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |Gambling_Tec|Data_Memory:data_mem_inst|RAM[16][25]              ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |Gambling_Tec|Data_Memory:data_mem_inst|RAM[17][25]              ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |Gambling_Tec|Data_Memory:data_mem_inst|RAM[18][15]              ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |Gambling_Tec|Data_Memory:data_mem_inst|RAM[19][5]               ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |Gambling_Tec|Data_Memory:data_mem_inst|RAM[20][25]              ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |Gambling_Tec|Data_Memory:data_mem_inst|RAM[21][25]              ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |Gambling_Tec|Data_Memory:data_mem_inst|RAM[22][29]              ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |Gambling_Tec|Data_Memory:data_mem_inst|RAM[23][25]              ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |Gambling_Tec|Data_Memory:data_mem_inst|RAM[24][25]              ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |Gambling_Tec|Data_Memory:data_mem_inst|RAM[25][10]              ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |Gambling_Tec|Data_Memory:data_mem_inst|RAM[26][29]              ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |Gambling_Tec|Data_Memory:data_mem_inst|RAM[27][25]              ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |Gambling_Tec|Data_Memory:data_mem_inst|RAM[28][25]              ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |Gambling_Tec|Data_Memory:data_mem_inst|RAM[29][25]              ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |Gambling_Tec|Data_Memory:data_mem_inst|RAM[30][2]               ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |Gambling_Tec|Data_Memory:data_mem_inst|RAM[31][25]              ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |Gambling_Tec|Data_Memory:data_mem_inst|RAM[32][13]              ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |Gambling_Tec|Data_Memory:data_mem_inst|RAM[33][21]              ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |Gambling_Tec|Data_Memory:data_mem_inst|RAM[34][18]              ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |Gambling_Tec|Data_Memory:data_mem_inst|RAM[35][14]              ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |Gambling_Tec|Data_Memory:data_mem_inst|RAM[36][0]               ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |Gambling_Tec|Data_Memory:data_mem_inst|RAM[37][16]              ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |Gambling_Tec|Data_Memory:data_mem_inst|RAM[38][24]              ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |Gambling_Tec|Data_Memory:data_mem_inst|RAM[39][25]              ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |Gambling_Tec|Data_Memory:data_mem_inst|RAM[40][20]              ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |Gambling_Tec|Data_Memory:data_mem_inst|RAM[41][16]              ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |Gambling_Tec|Data_Memory:data_mem_inst|RAM[42][6]               ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |Gambling_Tec|Data_Memory:data_mem_inst|RAM[43][9]               ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |Gambling_Tec|Data_Memory:data_mem_inst|RAM[44][12]              ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |Gambling_Tec|Data_Memory:data_mem_inst|RAM[45][6]               ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |Gambling_Tec|Data_Memory:data_mem_inst|RAM[46][2]               ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |Gambling_Tec|Data_Memory:data_mem_inst|RAM[47][2]               ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |Gambling_Tec|Data_Memory:data_mem_inst|RAM[48][16]              ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |Gambling_Tec|Data_Memory:data_mem_inst|RAM[49][16]              ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |Gambling_Tec|Data_Memory:data_mem_inst|RAM[50][28]              ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |Gambling_Tec|Data_Memory:data_mem_inst|RAM[51][10]              ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |Gambling_Tec|Data_Memory:data_mem_inst|RAM[52][7]               ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |Gambling_Tec|Data_Memory:data_mem_inst|RAM[53][24]              ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |Gambling_Tec|Data_Memory:data_mem_inst|RAM[54][7]               ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |Gambling_Tec|Data_Memory:data_mem_inst|RAM[55][29]              ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |Gambling_Tec|Data_Memory:data_mem_inst|RAM[56][4]               ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |Gambling_Tec|Data_Memory:data_mem_inst|RAM[57][20]              ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |Gambling_Tec|Data_Memory:data_mem_inst|RAM[58][1]               ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |Gambling_Tec|Data_Memory:data_mem_inst|RAM[59][6]               ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |Gambling_Tec|Data_Memory:data_mem_inst|RAM[60][31]              ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |Gambling_Tec|Data_Memory:data_mem_inst|RAM[61][17]              ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |Gambling_Tec|Data_Memory:data_mem_inst|RAM[62][12]              ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |Gambling_Tec|Data_Memory:data_mem_inst|RAM[63][29]              ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |Gambling_Tec|CPU:process|Register_File:Reg_file_inst|rf[0][14]  ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |Gambling_Tec|CPU:process|Register_File:Reg_file_inst|rf[1][13]  ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |Gambling_Tec|CPU:process|Register_File:Reg_file_inst|rf[2][20]  ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |Gambling_Tec|CPU:process|Register_File:Reg_file_inst|rf[3][23]  ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |Gambling_Tec|CPU:process|Register_File:Reg_file_inst|rf[12][11] ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |Gambling_Tec|CPU:process|Register_File:Reg_file_inst|rf[13][12] ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |Gambling_Tec|CPU:process|Register_File:Reg_file_inst|rf[14][8]  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |Gambling_Tec|Ps2_Key:ps2_inst|key_code[0]                       ;
; 4:1                ; 24 bits   ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |Gambling_Tec|Data_Memory:data_mem_inst|RAM[2][10]               ;
; 4:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |Gambling_Tec|Data_Memory:data_mem_inst|RAM[2][6]                ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |Gambling_Tec|Ps2_Key:ps2_inst|counter[2]                        ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |Gambling_Tec|CPU:process|Mux:ALUSrc_inst|C[18]                  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Gambling_Tec|CPU:process|Mux:ALUSrc_inst|C[0]                   ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |Gambling_Tec|CPU:process|Mux:ALUSrc_inst|C[3]                   ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |Gambling_Tec|CPU:process|ALU:ALU_inst|Mux3                      ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |Gambling_Tec|CPU:process|Mux:ALUSrc_inst|C[11]                  ;
; 9:1                ; 32 bits   ; 192 LEs       ; 192 LEs              ; 0 LEs                  ; No         ; |Gambling_Tec|CPU:process|Register_File:Reg_file_inst|RD1[10]    ;
; 17:1               ; 32 bits   ; 352 LEs       ; 256 LEs              ; 96 LEs                 ; No         ; |Gambling_Tec|CPU:process|Register_File:Reg_file_inst|RD2[15]    ;
; 65:1               ; 32 bits   ; 1376 LEs      ; 1376 LEs             ; 0 LEs                  ; No         ; |Gambling_Tec|CPU:process|Mux:MemToReg_inst|C[23]                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:process|Mux:next_PC_inst ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; N              ; 32    ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:process|Register:PC_Register ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; N              ; 32    ; Signed Integer                                       ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:process|Mux:RA1_inst ;
+----------------+-------+----------------------------------------------+
; Parameter Name ; Value ; Type                                         ;
+----------------+-------+----------------------------------------------+
; N              ; 4     ; Signed Integer                               ;
+----------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:process|Mux:RA2_inst ;
+----------------+-------+----------------------------------------------+
; Parameter Name ; Value ; Type                                         ;
+----------------+-------+----------------------------------------------+
; N              ; 4     ; Signed Integer                               ;
+----------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:process|Adder:PCPlus4_inst ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; N              ; 32    ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:process|Adder:PCPlus8_inst ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; N              ; 32    ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:process|Mux:ALUSrc_inst ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; N              ; 32    ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:process|ALU:ALU_inst ;
+----------------+-------+----------------------------------------------+
; Parameter Name ; Value ; Type                                         ;
+----------------+-------+----------------------------------------------+
; N              ; 32    ; Signed Integer                               ;
+----------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:process|Mux:MemToReg_inst ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; N              ; 32    ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:process|Control_Unit:CU_Inst|Register:Register_Flag1 ;
+----------------+-------+------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                         ;
+----------------+-------+------------------------------------------------------------------------------+
; N              ; 2     ; Signed Integer                                                               ;
+----------------+-------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:process|Control_Unit:CU_Inst|Register:Register_Flag2 ;
+----------------+-------+------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                         ;
+----------------+-------+------------------------------------------------------------------------------+
; N              ; 2     ; Signed Integer                                                               ;
+----------------+-------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                           ;
+-------------------------------------------------+--------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                  ; Type           ;
+-------------------------------------------------+--------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                          ; String         ;
; sld_node_info                                   ; 805334528                                              ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                                        ; String         ;
; SLD_IP_VERSION                                  ; 6                                                      ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                      ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                      ; Signed Integer ;
; sld_data_bits                                   ; 11                                                     ; Untyped        ;
; sld_trigger_bits                                ; 11                                                     ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                     ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                                  ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                                  ; Signed Integer ;
; sld_incremental_routing                         ; 1                                                      ; Untyped        ;
; sld_sample_depth                                ; 128                                                    ; Untyped        ;
; sld_segment_size                                ; 128                                                    ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                                   ; Untyped        ;
; sld_state_bits                                  ; 11                                                     ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                      ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                      ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                      ; Signed Integer ;
; sld_trigger_level                               ; 1                                                      ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                      ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                      ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                      ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                      ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                      ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                               ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                      ; Untyped        ;
; sld_trigger_pipeline                            ; 0                                                      ; Untyped        ;
; sld_ram_pipeline                                ; 0                                                      ; Untyped        ;
; sld_counter_pipeline                            ; 0                                                      ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                      ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                   ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                   ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                   ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                   ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                   ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                   ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                   ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                   ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                   ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                   ; String         ;
; sld_inversion_mask_length                       ; 54                                                     ; Untyped        ;
; sld_inversion_mask                              ; 000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                      ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                              ; String         ;
; sld_state_flow_use_generated                    ; 0                                                      ; Untyped        ;
; sld_current_resource_width                      ; 1                                                      ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                    ; Untyped        ;
; sld_storage_qualifier_bits                      ; 11                                                     ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                      ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                    ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                      ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                      ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                  ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                      ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                                                      ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                                                      ; Signed Integer ;
+-------------------------------------------------+--------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Data_Memory:data_mem_inst"                                                                                                                               ;
+------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                                                                                      ;
+------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; addr_kb[31..4]   ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; addr_kb[3]       ; Input  ; Info     ; Stuck at VCC                                                                                                                                 ;
; addr_kb[2]       ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; addr_kb[1]       ; Input  ; Info     ; Stuck at VCC                                                                                                                                 ;
; addr_kb[0]       ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; data_kb[31..8]   ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; code_key         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; Add_Mone[31..5]  ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; Add_Mone[1..0]   ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; Add_Mone[4]      ; Input  ; Info     ; Stuck at VCC                                                                                                                                 ;
; Add_Mone[3]      ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; Add_Mone[2]      ; Input  ; Info     ; Stuck at VCC                                                                                                                                 ;
; Data_Mone[31..8] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; Add_A            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; Data_A           ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; Add_B            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; Data_B           ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; Add_C            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; Data_C           ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------+
; Port Connectivity Checks: "CPU:process|Adder:PCPlus8_inst" ;
+----------+-------+----------+------------------------------+
; Port     ; Type  ; Severity ; Details                      ;
+----------+-------+----------+------------------------------+
; A[31..4] ; Input ; Info     ; Stuck at GND                 ;
; A[2..0]  ; Input ; Info     ; Stuck at GND                 ;
; A[3]     ; Input ; Info     ; Stuck at VCC                 ;
+----------+-------+----------+------------------------------+


+------------------------------------------------------------+
; Port Connectivity Checks: "CPU:process|Adder:PCPlus4_inst" ;
+----------+-------+----------+------------------------------+
; Port     ; Type  ; Severity ; Details                      ;
+----------+-------+----------+------------------------------+
; B[31..3] ; Input ; Info     ; Stuck at GND                 ;
; B[1..0]  ; Input ; Info     ; Stuck at GND                 ;
; B[2]     ; Input ; Info     ; Stuck at VCC                 ;
+----------+-------+----------+------------------------------+


+------------------------------------------------------+
; Port Connectivity Checks: "CPU:process|Mux:RA1_inst" ;
+------+-------+----------+----------------------------+
; Port ; Type  ; Severity ; Details                    ;
+------+-------+----------+----------------------------+
; A    ; Input ; Info     ; Stuck at VCC               ;
+------+-------+----------+----------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPU:process"                                                                          ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Result ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Tap Logic Analyzer Settings                                                                                                                                                                                                                                      ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 11                  ; 11               ; 128          ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 2422                        ;
;     CLR               ; 2                           ;
;     ENA               ; 13                          ;
;     ENA CLR           ; 4                           ;
;     ENA CLR SLD       ; 30                          ;
;     ENA SCLR          ; 2284                        ;
;     ENA SCLR SLD      ; 8                           ;
;     SCLR              ; 72                          ;
;     plain             ; 9                           ;
; arriav_lcell_comb     ; 1498                        ;
;     arith             ; 207                         ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 141                         ;
;         2 data inputs ; 11                          ;
;         4 data inputs ; 4                           ;
;         5 data inputs ; 50                          ;
;     extend            ; 8                           ;
;         7 data inputs ; 8                           ;
;     normal            ; 1283                        ;
;         1 data inputs ; 1                           ;
;         2 data inputs ; 50                          ;
;         3 data inputs ; 78                          ;
;         4 data inputs ; 68                          ;
;         5 data inputs ; 177                         ;
;         6 data inputs ; 909                         ;
; boundary_port         ; 13                          ;
;                       ;                             ;
; Max LUT depth         ; 11.20                       ;
; Average LUT depth     ; 6.03                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:07     ;
+----------------+--------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                        ;
+----------------------+---------------+-----------+--------------------------------+-------------------+-------------------------------------+---------+
; Name                 ; Type          ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                   ; Details ;
+----------------------+---------------+-----------+--------------------------------+-------------------+-------------------------------------+---------+
; DATA_PS2             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DATA_PS2                            ; N/A     ;
; DATA_PS2             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DATA_PS2                            ; N/A     ;
; PS2_CLK              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PS2_CLK                             ; N/A     ;
; PS2_CLK              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PS2_CLK                             ; N/A     ;
; clk                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; clk                                 ; N/A     ;
; key_ready            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Ps2_Key:ps2_inst|holding            ; N/A     ;
; key_ready            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Ps2_Key:ps2_inst|holding            ; N/A     ;
; mem_key[0]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Data_Memory:data_mem_inst|RAM[5][0] ; N/A     ;
; mem_key[0]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Data_Memory:data_mem_inst|RAM[5][0] ; N/A     ;
; mem_key[1]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Data_Memory:data_mem_inst|RAM[5][1] ; N/A     ;
; mem_key[1]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Data_Memory:data_mem_inst|RAM[5][1] ; N/A     ;
; mem_key[2]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Data_Memory:data_mem_inst|RAM[5][2] ; N/A     ;
; mem_key[2]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Data_Memory:data_mem_inst|RAM[5][2] ; N/A     ;
; mem_key[3]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Data_Memory:data_mem_inst|RAM[5][3] ; N/A     ;
; mem_key[3]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Data_Memory:data_mem_inst|RAM[5][3] ; N/A     ;
; mem_key[4]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Data_Memory:data_mem_inst|RAM[5][4] ; N/A     ;
; mem_key[4]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Data_Memory:data_mem_inst|RAM[5][4] ; N/A     ;
; mem_key[5]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Data_Memory:data_mem_inst|RAM[5][5] ; N/A     ;
; mem_key[5]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Data_Memory:data_mem_inst|RAM[5][5] ; N/A     ;
; mem_key[6]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Data_Memory:data_mem_inst|RAM[5][6] ; N/A     ;
; mem_key[6]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Data_Memory:data_mem_inst|RAM[5][6] ; N/A     ;
; mem_key[7]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Data_Memory:data_mem_inst|RAM[5][7] ; N/A     ;
; mem_key[7]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Data_Memory:data_mem_inst|RAM[5][7] ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
+----------------------+---------------+-----------+--------------------------------+-------------------+-------------------------------------+---------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Thu Jun 19 13:53:51 2025
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Gambling_Tec -c Gambling_Tec
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file tb_rom.sv
    Info (12023): Found entity 1: tb_ROM File: C:/Users/josee/CE3201_PF/tb_ROM.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file tb_gambling_tec_rom.sv
    Info (12023): Found entity 1: tb_Gambling_Tec_ROM File: C:/Users/josee/CE3201_PF/tb_Gambling_Tec_ROM.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file rom.sv
    Info (12023): Found entity 1: ROM File: C:/Users/josee/CE3201_PF/ROM.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file alu_deco.sv
    Info (12023): Found entity 1: Alu_Deco File: C:/Users/josee/CE3201_PF/Alu_Deco.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file condition_check.sv
    Info (12023): Found entity 1: Condition_Check File: C:/Users/josee/CE3201_PF/Condition_Check.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file bit_cell.sv
    Info (12023): Found entity 1: Register32 File: C:/Users/josee/CE3201_PF/Bit_cell.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file register_file.sv
    Info (12023): Found entity 1: Register_File File: C:/Users/josee/CE3201_PF/Register_File.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file register.sv
    Info (12023): Found entity 1: Register File: C:/Users/josee/CE3201_PF/Register.sv Line: 1
Warning (12090): Entity "Mux" obtained from "Mux.sv" instead of from Quartus Prime megafunction library File: C:/Users/josee/CE3201_PF/Mux.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mux.sv
    Info (12023): Found entity 1: Mux File: C:/Users/josee/CE3201_PF/Mux.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file instruction_memory.sv
    Info (12023): Found entity 1: Instruction_Memory File: C:/Users/josee/CE3201_PF/Instruction_Memory.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file extender.sv
    Info (12023): Found entity 1: Extender File: C:/Users/josee/CE3201_PF/Extender.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file data_memory.sv
    Info (12023): Found entity 1: Data_Memory File: C:/Users/josee/CE3201_PF/Data_Memory.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file cpu.sv
    Info (12023): Found entity 1: CPU File: C:/Users/josee/CE3201_PF/CPU.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file alu.sv
    Info (12023): Found entity 1: ALU File: C:/Users/josee/CE3201_PF/ALU.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file adder.sv
    Info (12023): Found entity 1: Adder File: C:/Users/josee/CE3201_PF/Adder.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file gambling_tec.sv
    Info (12023): Found entity 1: Gambling_Tec File: C:/Users/josee/CE3201_PF/Gambling_Tec.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file cpu_tb.sv
    Info (12023): Found entity 1: CPU_tb File: C:/Users/josee/CE3201_PF/CPU_tb.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file control_unit.sv
    Info (12023): Found entity 1: Control_Unit File: C:/Users/josee/CE3201_PF/Control_Unit.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file tb_register_file.sv
    Info (12023): Found entity 1: tb_Register_File File: C:/Users/josee/CE3201_PF/tb_Register_File.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file tb_control_unit.sv
    Info (12023): Found entity 1: tb_Control_Unit File: C:/Users/josee/CE3201_PF/tb_Control_Unit.sv Line: 3
Info (12021): Found 4 design units, including 4 entities, in source file decoder.sv
    Info (12023): Found entity 1: Decoder File: C:/Users/josee/CE3201_PF/Decoder.sv Line: 2
    Info (12023): Found entity 2: PC_Logic File: C:/Users/josee/CE3201_PF/Decoder.sv Line: 49
    Info (12023): Found entity 3: Main_Decoder File: C:/Users/josee/CE3201_PF/Decoder.sv Line: 60
    Info (12023): Found entity 4: ALU_Decoder File: C:/Users/josee/CE3201_PF/Decoder.sv Line: 134
Info (12021): Found 1 design units, including 1 entities, in source file tb_gambling_tec.sv
    Info (12023): Found entity 1: tb_Gambling_Tec File: C:/Users/josee/CE3201_PF/tb_Gambling_Tec.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file tb_data_memory.sv
    Info (12023): Found entity 1: tb_Data_Memory File: C:/Users/josee/CE3201_PF/tb_Data_Memory.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file tb_gambling_tec_space_asm.sv
    Info (12023): Found entity 1: tb_Gambling_Tec_SPACE_ASM File: C:/Users/josee/CE3201_PF/tb_Gambling_Tec_SPACE_ASM.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file tb_gambling_tec_integration.sv
    Info (12023): Found entity 1: tb_Gambling_Tec_Integration File: C:/Users/josee/CE3201_PF/tb_Gambling_Tec_Integration.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file ps2_key.sv
    Info (12023): Found entity 1: Ps2_Key File: C:/Users/josee/CE3201_PF/Ps2_Key.sv Line: 1
Warning (10236): Verilog HDL Implicit Net warning at Decoder.sv(35): created implicit net for "ALUOP" File: C:/Users/josee/CE3201_PF/Decoder.sv Line: 35
Info (12127): Elaborating entity "Gambling_Tec" for the top level hierarchy
Info (12128): Elaborating entity "ROM" for hierarchy "ROM:rom0" File: C:/Users/josee/CE3201_PF/Gambling_Tec.sv Line: 36
Warning (10850): Verilog HDL warning at ROM.sv(9): number of words (43) in memory file does not match the number of elements in the address range [0:63] File: C:/Users/josee/CE3201_PF/ROM.sv Line: 9
Warning (10030): Net "RAM.data_a" at ROM.sv(6) has no driver or initial value, using a default initial value '0' File: C:/Users/josee/CE3201_PF/ROM.sv Line: 6
Warning (10030): Net "RAM.waddr_a" at ROM.sv(6) has no driver or initial value, using a default initial value '0' File: C:/Users/josee/CE3201_PF/ROM.sv Line: 6
Warning (10030): Net "RAM.we_a" at ROM.sv(6) has no driver or initial value, using a default initial value '0' File: C:/Users/josee/CE3201_PF/ROM.sv Line: 6
Info (12128): Elaborating entity "Ps2_Key" for hierarchy "Ps2_Key:ps2_inst" File: C:/Users/josee/CE3201_PF/Gambling_Tec.sv Line: 48
Warning (10230): Verilog HDL assignment warning at Ps2_Key.sv(54): truncated value with size 32 to match size of target (8) File: C:/Users/josee/CE3201_PF/Ps2_Key.sv Line: 54
Warning (10230): Verilog HDL assignment warning at Ps2_Key.sv(66): truncated value with size 32 to match size of target (12) File: C:/Users/josee/CE3201_PF/Ps2_Key.sv Line: 66
Warning (10230): Verilog HDL assignment warning at Ps2_Key.sv(82): truncated value with size 32 to match size of target (4) File: C:/Users/josee/CE3201_PF/Ps2_Key.sv Line: 82
Info (12128): Elaborating entity "CPU" for hierarchy "CPU:process" File: C:/Users/josee/CE3201_PF/Gambling_Tec.sv Line: 63
Info (12128): Elaborating entity "Mux" for hierarchy "CPU:process|Mux:next_PC_inst" File: C:/Users/josee/CE3201_PF/CPU.sv Line: 48
Info (12128): Elaborating entity "Register" for hierarchy "CPU:process|Register:PC_Register" File: C:/Users/josee/CE3201_PF/CPU.sv Line: 56
Info (12128): Elaborating entity "Mux" for hierarchy "CPU:process|Mux:RA1_inst" File: C:/Users/josee/CE3201_PF/CPU.sv Line: 63
Info (12128): Elaborating entity "Adder" for hierarchy "CPU:process|Adder:PCPlus4_inst" File: C:/Users/josee/CE3201_PF/CPU.sv Line: 76
Info (12128): Elaborating entity "Register_File" for hierarchy "CPU:process|Register_File:Reg_file_inst" File: C:/Users/josee/CE3201_PF/CPU.sv Line: 95
Info (12128): Elaborating entity "Extender" for hierarchy "CPU:process|Extender:Extender_ins" File: C:/Users/josee/CE3201_PF/CPU.sv Line: 101
Info (12128): Elaborating entity "ALU" for hierarchy "CPU:process|ALU:ALU_inst" File: C:/Users/josee/CE3201_PF/CPU.sv Line: 116
Info (12128): Elaborating entity "Control_Unit" for hierarchy "CPU:process|Control_Unit:CU_Inst" File: C:/Users/josee/CE3201_PF/CPU.sv Line: 142
Info (12128): Elaborating entity "Decoder" for hierarchy "CPU:process|Control_Unit:CU_Inst|Decoder:decoder_inst" File: C:/Users/josee/CE3201_PF/Control_Unit.sv Line: 48
Info (12128): Elaborating entity "PC_Logic" for hierarchy "CPU:process|Control_Unit:CU_Inst|Decoder:decoder_inst|PC_Logic:pc_logic_inst" File: C:/Users/josee/CE3201_PF/Decoder.sv Line: 22
Info (12128): Elaborating entity "Main_Decoder" for hierarchy "CPU:process|Control_Unit:CU_Inst|Decoder:decoder_inst|Main_Decoder:main_decoder_inst" File: C:/Users/josee/CE3201_PF/Decoder.sv Line: 36
Warning (10270): Verilog HDL Case Statement warning at Decoder.sv(78): incomplete case statement has no default case item File: C:/Users/josee/CE3201_PF/Decoder.sv Line: 78
Info (12128): Elaborating entity "ALU_Decoder" for hierarchy "CPU:process|Control_Unit:CU_Inst|Decoder:decoder_inst|ALU_Decoder:alu_decoder_inst" File: C:/Users/josee/CE3201_PF/Decoder.sv Line: 45
Info (12128): Elaborating entity "Register" for hierarchy "CPU:process|Control_Unit:CU_Inst|Register:Register_Flag1" File: C:/Users/josee/CE3201_PF/Control_Unit.sv Line: 57
Warning (10230): Verilog HDL assignment warning at Register.sv(12): truncated value with size 10 to match size of target (2) File: C:/Users/josee/CE3201_PF/Register.sv Line: 12
Info (12128): Elaborating entity "Condition_Check" for hierarchy "CPU:process|Control_Unit:CU_Inst|Condition_Check:inst_Condition_Check" File: C:/Users/josee/CE3201_PF/Control_Unit.sv Line: 72
Info (12128): Elaborating entity "Data_Memory" for hierarchy "Data_Memory:data_mem_inst" File: C:/Users/josee/CE3201_PF/Gambling_Tec.sv Line: 90
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ab84.tdf
    Info (12023): Found entity 1: altsyncram_ab84 File: C:/Users/josee/CE3201_PF/db/altsyncram_ab84.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_elc.tdf
    Info (12023): Found entity 1: mux_elc File: C:/Users/josee/CE3201_PF/db/mux_elc.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_vnf.tdf
    Info (12023): Found entity 1: decode_vnf File: C:/Users/josee/CE3201_PF/db/decode_vnf.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_s8i.tdf
    Info (12023): Found entity 1: cntr_s8i File: C:/Users/josee/CE3201_PF/db/cntr_s8i.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_c9c.tdf
    Info (12023): Found entity 1: cmpr_c9c File: C:/Users/josee/CE3201_PF/db/cmpr_c9c.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_4vi.tdf
    Info (12023): Found entity 1: cntr_4vi File: C:/Users/josee/CE3201_PF/db/cntr_4vi.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_09i.tdf
    Info (12023): Found entity 1: cntr_09i File: C:/Users/josee/CE3201_PF/db/cntr_09i.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_kri.tdf
    Info (12023): Found entity 1: cntr_kri File: C:/Users/josee/CE3201_PF/db/cntr_kri.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_99c.tdf
    Info (12023): Found entity 1: cmpr_99c File: C:/Users/josee/CE3201_PF/db/cmpr_99c.tdf Line: 22
Info (12033): Analysis and Synthesis generated Signal Tap or debug node instance "auto_signaltap_0"
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2025.06.19.13:54:10 Progress: Loading sld176eced6/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld176eced6/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: C:/Users/josee/CE3201_PF/db/ip/sld176eced6/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld176eced6/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: C:/Users/josee/CE3201_PF/db/ip/sld176eced6/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld176eced6/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: C:/Users/josee/CE3201_PF/db/ip/sld176eced6/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld176eced6/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: C:/Users/josee/CE3201_PF/db/ip/sld176eced6/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld176eced6/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: C:/Users/josee/CE3201_PF/db/ip/sld176eced6/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 102
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: C:/Users/josee/CE3201_PF/db/ip/sld176eced6/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld176eced6/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: C:/Users/josee/CE3201_PF/db/ip/sld176eced6/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276004): RAM logic "ROM:rom0|RAM" is uninferred due to inappropriate RAM size File: C:/Users/josee/CE3201_PF/ROM.sv Line: 6
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "C:/Users/josee/CE3201_PF/db/Gambling_Tec.ram0_ROM_16bd8.hdl.mif" contains "don't care" values -- overwriting them with 0s
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 1 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file C:/Users/josee/CE3201_PF/output_files/Gambling_Tec.map.smsg
Info (35024): Successfully connected in-system debug instance "auto_signaltap_0" to all 55 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 4488 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 7 input pins
    Info (21059): Implemented 10 output pins
    Info (21061): Implemented 4459 logic cells
    Info (21064): Implemented 11 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 14 warnings
    Info: Peak virtual memory: 4961 megabytes
    Info: Processing ended: Thu Jun 19 13:54:29 2025
    Info: Elapsed time: 00:00:38
    Info: Total CPU time (on all processors): 00:01:00


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/josee/CE3201_PF/output_files/Gambling_Tec.map.smsg.


