 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fifo
Version: W-2024.09-SP3
Date   : Thu Jul 17 14:47:43 2025
****************************************

Operating Conditions: ff0p88v125c   Library: saed14rvt_ff0p88v125c
Wire Load Model Mode: top

  Startpoint: read_pointer/r_ptr_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: data_out[0]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               8000                  saed14rvt_ff0p88v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  read_pointer/r_ptr_reg[1]/CK (SAEDRVT14_FDPRBQ_V2LP_1)
                                                          0.00       0.00 r
  read_pointer/r_ptr_reg[1]/Q (SAEDRVT14_FDPRBQ_V2LP_1)
                                                          0.02       0.02 f
  read_pointer/r_ptr[1] (Read_pointer_DATASIZE8_DEPTH16_PTR_WIDTH4)
                                                          0.00       0.02 f
  memory_array/r_ptr[1] (Memory_Array_DATASIZE8_DEPTH16_PTR_WIDTH4)
                                                          0.00       0.02 f
  memory_array/U240/CKOUTB (SAEDRVT14_CLKSPLT_1)          0.07       0.09 r
  memory_array/U4/X (SAEDRVT14_ND2_CDC_0P5)               0.02       0.12 f
  memory_array/U241/X (SAEDRVT14_BUF_ECO_1)               0.03       0.15 f
  memory_array/U24/X (SAEDRVT14_OAI22_0P75)               0.02       0.17 r
  memory_array/U285/X (SAEDRVT14_OR4_1)                   0.02       0.19 r
  memory_array/U16/X (SAEDRVT14_AO22_1)                   0.01       0.20 r
  memory_array/data_out[0] (Memory_Array_DATASIZE8_DEPTH16_PTR_WIDTH4)
                                                          0.00       0.20 r
  data_out[0] (out)                                       0.00       0.20 r
  data arrival time                                                  0.20

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  clock uncertainty                                      -0.20       0.80
  output external delay                                  -0.20       0.60
  data required time                                                 0.60
  --------------------------------------------------------------------------
  data required time                                                 0.60
  data arrival time                                                 -0.20
  --------------------------------------------------------------------------
  slack (MET)                                                        0.40


1
