{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1464534738157 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1464534738158 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 30 01:12:18 2016 " "Processing started: Mon May 30 01:12:18 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1464534738158 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1464534738158 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off finalproject -c finalproject " "Command: quartus_map --read_settings_files=on --write_settings_files=off finalproject -c finalproject" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1464534738158 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1464534738372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "progmem16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file progmem16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 progMem16-behavioural " "Found design unit 1: progMem16-behavioural" {  } { { "progMem16.vhd" "" { Text "C:/Users/Tom/Documents/Apps/gitzone/ELEC2602/FinalProject/progMem16.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464534738748 ""} { "Info" "ISGN_ENTITY_NAME" "1 progMem16 " "Found entity 1: progMem16" {  } { { "progMem16.vhd" "" { Text "C:/Users/Tom/Documents/Apps/gitzone/ELEC2602/FinalProject/progMem16.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464534738748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1464534738748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "two_to_one_mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file two_to_one_mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 two_to_one_mux-Behaviour " "Found design unit 1: two_to_one_mux-Behaviour" {  } { { "two_to_one_mux.vhd" "" { Text "C:/Users/Tom/Documents/Apps/gitzone/ELEC2602/FinalProject/two_to_one_mux.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464534738750 ""} { "Info" "ISGN_ENTITY_NAME" "1 two_to_one_mux " "Found entity 1: two_to_one_mux" {  } { { "two_to_one_mux.vhd" "" { Text "C:/Users/Tom/Documents/Apps/gitzone/ELEC2602/FinalProject/two_to_one_mux.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464534738750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1464534738750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sixteen_two_to_one_mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sixteen_two_to_one_mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sixteen_two_to_one_mux-Behaviour " "Found design unit 1: sixteen_two_to_one_mux-Behaviour" {  } { { "sixteen_two_to_one_mux.vhd" "" { Text "C:/Users/Tom/Documents/Apps/gitzone/ELEC2602/FinalProject/sixteen_two_to_one_mux.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464534738752 ""} { "Info" "ISGN_ENTITY_NAME" "1 sixteen_two_to_one_mux " "Found entity 1: sixteen_two_to_one_mux" {  } { { "sixteen_two_to_one_mux.vhd" "" { Text "C:/Users/Tom/Documents/Apps/gitzone/ELEC2602/FinalProject/sixteen_two_to_one_mux.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464534738752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1464534738752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sixteen_bit_xor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sixteen_bit_xor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sixteen_bit_xor-structure " "Found design unit 1: sixteen_bit_xor-structure" {  } { { "sixteen_bit_xor.vhd" "" { Text "C:/Users/Tom/Documents/Apps/gitzone/ELEC2602/FinalProject/sixteen_bit_xor.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464534738754 ""} { "Info" "ISGN_ENTITY_NAME" "1 sixteen_bit_xor " "Found entity 1: sixteen_bit_xor" {  } { { "sixteen_bit_xor.vhd" "" { Text "C:/Users/Tom/Documents/Apps/gitzone/ELEC2602/FinalProject/sixteen_bit_xor.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464534738754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1464534738754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sixteen_bit_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sixteen_bit_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sixteen_bit_adder-Structure " "Found design unit 1: sixteen_bit_adder-Structure" {  } { { "sixteen_bit_adder.vhd" "" { Text "C:/Users/Tom/Documents/Apps/gitzone/ELEC2602/FinalProject/sixteen_bit_adder.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464534738756 ""} { "Info" "ISGN_ENTITY_NAME" "1 sixteen_bit_adder " "Found entity 1: sixteen_bit_adder" {  } { { "sixteen_bit_adder.vhd" "" { Text "C:/Users/Tom/Documents/Apps/gitzone/ELEC2602/FinalProject/sixteen_bit_adder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464534738756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1464534738756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bit_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bit_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bit_adder-Structure " "Found design unit 1: bit_adder-Structure" {  } { { "bit_adder.vhd" "" { Text "C:/Users/Tom/Documents/Apps/gitzone/ELEC2602/FinalProject/bit_adder.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464534738758 ""} { "Info" "ISGN_ENTITY_NAME" "1 bit_adder " "Found entity 1: bit_adder" {  } { { "bit_adder.vhd" "" { Text "C:/Users/Tom/Documents/Apps/gitzone/ELEC2602/FinalProject/bit_adder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464534738758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1464534738758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arithmetic_logic_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file arithmetic_logic_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Arithmetic_Logic_Unit-Structure " "Found design unit 1: Arithmetic_Logic_Unit-Structure" {  } { { "Arithmetic_Logic_Unit.vhd" "" { Text "C:/Users/Tom/Documents/Apps/gitzone/ELEC2602/FinalProject/Arithmetic_Logic_Unit.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464534738760 ""} { "Info" "ISGN_ENTITY_NAME" "1 Arithmetic_Logic_Unit " "Found entity 1: Arithmetic_Logic_Unit" {  } { { "Arithmetic_Logic_Unit.vhd" "" { Text "C:/Users/Tom/Documents/Apps/gitzone/ELEC2602/FinalProject/Arithmetic_Logic_Unit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464534738760 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1464534738760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register16-Structural " "Found design unit 1: register16-Structural" {  } { { "register16.vhd" "" { Text "C:/Users/Tom/Documents/Apps/gitzone/ELEC2602/FinalProject/register16.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464534738761 ""} { "Info" "ISGN_ENTITY_NAME" "1 register16 " "Found entity 1: register16" {  } { { "register16.vhd" "" { Text "C:/Users/Tom/Documents/Apps/gitzone/ELEC2602/FinalProject/register16.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464534738761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1464534738761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tristate.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tristate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tristate-behavioural " "Found design unit 1: tristate-behavioural" {  } { { "tristate.vhd" "" { Text "C:/Users/Tom/Documents/Apps/gitzone/ELEC2602/FinalProject/tristate.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464534738763 ""} { "Info" "ISGN_ENTITY_NAME" "1 tristate " "Found entity 1: tristate" {  } { { "tristate.vhd" "" { Text "C:/Users/Tom/Documents/Apps/gitzone/ELEC2602/FinalProject/tristate.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464534738763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1464534738763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "trin.vhd 2 1 " "Found 2 design units, including 1 entities, in source file trin.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 trin-Behavior " "Found design unit 1: trin-Behavior" {  } { { "trin.vhd" "" { Text "C:/Users/Tom/Documents/Apps/gitzone/ELEC2602/FinalProject/trin.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464534738765 ""} { "Info" "ISGN_ENTITY_NAME" "1 trin " "Found entity 1: trin" {  } { { "trin.vhd" "" { Text "C:/Users/Tom/Documents/Apps/gitzone/ELEC2602/FinalProject/trin.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464534738765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1464534738765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlunit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controlunit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controlunit-Behavior " "Found design unit 1: controlunit-Behavior" {  } { { "controlunit.vhd" "" { Text "C:/Users/Tom/Documents/Apps/gitzone/ELEC2602/FinalProject/controlunit.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464534738768 ""} { "Info" "ISGN_ENTITY_NAME" "1 controlunit " "Found entity 1: controlunit" {  } { { "controlunit.vhd" "" { Text "C:/Users/Tom/Documents/Apps/gitzone/ELEC2602/FinalProject/controlunit.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464534738768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1464534738768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexdecode.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hexdecode.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hexdecode-behaviour " "Found design unit 1: hexdecode-behaviour" {  } { { "hexdecode.vhd" "" { Text "C:/Users/Tom/Documents/Apps/gitzone/ELEC2602/FinalProject/hexdecode.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464534738771 ""} { "Info" "ISGN_ENTITY_NAME" "1 hexdecode " "Found entity 1: hexdecode" {  } { { "hexdecode.vhd" "" { Text "C:/Users/Tom/Documents/Apps/gitzone/ELEC2602/FinalProject/hexdecode.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464534738771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1464534738771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file proc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 proc-Behaviour " "Found design unit 1: proc-Behaviour" {  } { { "proc.vhd" "" { Text "C:/Users/Tom/Documents/Apps/gitzone/ELEC2602/FinalProject/proc.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464534738773 ""} { "Info" "ISGN_ENTITY_NAME" "1 proc " "Found entity 1: proc" {  } { { "proc.vhd" "" { Text "C:/Users/Tom/Documents/Apps/gitzone/ELEC2602/FinalProject/proc.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464534738773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1464534738773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PC-BEHAVIOUR " "Found design unit 1: PC-BEHAVIOUR" {  } { { "PC.vhd" "" { Text "C:/Users/Tom/Documents/Apps/gitzone/ELEC2602/FinalProject/PC.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464534738775 ""} { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.vhd" "" { Text "C:/Users/Tom/Documents/Apps/gitzone/ELEC2602/FinalProject/PC.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464534738775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1464534738775 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "proc " "Elaborating entity \"proc\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1464534738798 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sample proc.vhd(109) " "Verilog HDL or VHDL warning at proc.vhd(109): object \"sample\" assigned a value but never read" {  } { { "proc.vhd" "" { Text "C:/Users/Tom/Documents/Apps/gitzone/ELEC2602/FinalProject/proc.vhd" 109 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1464534738799 "|proc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "progMem16 progMem16:RAM " "Elaborating entity \"progMem16\" for hierarchy \"progMem16:RAM\"" {  } { { "proc.vhd" "RAM" { Text "C:/Users/Tom/Documents/Apps/gitzone/ELEC2602/FinalProject/proc.vhd" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464534738801 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC PC:pcounter " "Elaborating entity \"PC\" for hierarchy \"PC:pcounter\"" {  } { { "proc.vhd" "pcounter" { Text "C:/Users/Tom/Documents/Apps/gitzone/ELEC2602/FinalProject/proc.vhd" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464534738816 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register16 register16:regR0 " "Elaborating entity \"register16\" for hierarchy \"register16:regR0\"" {  } { { "proc.vhd" "regR0" { Text "C:/Users/Tom/Documents/Apps/gitzone/ELEC2602/FinalProject/proc.vhd" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464534738817 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hexdecode hexdecode:hexdec0 " "Elaborating entity \"hexdecode\" for hierarchy \"hexdecode:hexdec0\"" {  } { { "proc.vhd" "hexdec0" { Text "C:/Users/Tom/Documents/Apps/gitzone/ELEC2602/FinalProject/proc.vhd" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464534738824 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "trin trin:triR0 " "Elaborating entity \"trin\" for hierarchy \"trin:triR0\"" {  } { { "proc.vhd" "triR0" { Text "C:/Users/Tom/Documents/Apps/gitzone/ELEC2602/FinalProject/proc.vhd" 164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464534738831 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Arithmetic_Logic_Unit Arithmetic_Logic_Unit:ALU " "Elaborating entity \"Arithmetic_Logic_Unit\" for hierarchy \"Arithmetic_Logic_Unit:ALU\"" {  } { { "proc.vhd" "ALU" { Text "C:/Users/Tom/Documents/Apps/gitzone/ELEC2602/FinalProject/proc.vhd" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464534738836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sixteen_bit_adder Arithmetic_Logic_Unit:ALU\|sixteen_bit_adder:adderres " "Elaborating entity \"sixteen_bit_adder\" for hierarchy \"Arithmetic_Logic_Unit:ALU\|sixteen_bit_adder:adderres\"" {  } { { "Arithmetic_Logic_Unit.vhd" "adderres" { Text "C:/Users/Tom/Documents/Apps/gitzone/ELEC2602/FinalProject/Arithmetic_Logic_Unit.vhd" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464534738838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bit_adder Arithmetic_Logic_Unit:ALU\|sixteen_bit_adder:adderres\|bit_adder:fa0 " "Elaborating entity \"bit_adder\" for hierarchy \"Arithmetic_Logic_Unit:ALU\|sixteen_bit_adder:adderres\|bit_adder:fa0\"" {  } { { "sixteen_bit_adder.vhd" "fa0" { Text "C:/Users/Tom/Documents/Apps/gitzone/ELEC2602/FinalProject/sixteen_bit_adder.vhd" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464534738840 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "two_to_one_mux Arithmetic_Logic_Unit:ALU\|sixteen_bit_adder:adderres\|bit_adder:fa0\|two_to_one_mux:mux " "Elaborating entity \"two_to_one_mux\" for hierarchy \"Arithmetic_Logic_Unit:ALU\|sixteen_bit_adder:adderres\|bit_adder:fa0\|two_to_one_mux:mux\"" {  } { { "bit_adder.vhd" "mux" { Text "C:/Users/Tom/Documents/Apps/gitzone/ELEC2602/FinalProject/bit_adder.vhd" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464534738841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sixteen_bit_xor Arithmetic_Logic_Unit:ALU\|sixteen_bit_xor:xorres " "Elaborating entity \"sixteen_bit_xor\" for hierarchy \"Arithmetic_Logic_Unit:ALU\|sixteen_bit_xor:xorres\"" {  } { { "Arithmetic_Logic_Unit.vhd" "xorres" { Text "C:/Users/Tom/Documents/Apps/gitzone/ELEC2602/FinalProject/Arithmetic_Logic_Unit.vhd" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464534738867 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sixteen_two_to_one_mux Arithmetic_Logic_Unit:ALU\|sixteen_two_to_one_mux:sixteen_mux " "Elaborating entity \"sixteen_two_to_one_mux\" for hierarchy \"Arithmetic_Logic_Unit:ALU\|sixteen_two_to_one_mux:sixteen_mux\"" {  } { { "Arithmetic_Logic_Unit.vhd" "sixteen_mux" { Text "C:/Users/Tom/Documents/Apps/gitzone/ELEC2602/FinalProject/Arithmetic_Logic_Unit.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464534738868 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controlunit controlunit:cont " "Elaborating entity \"controlunit\" for hierarchy \"controlunit:cont\"" {  } { { "proc.vhd" "cont" { Text "C:/Users/Tom/Documents/Apps/gitzone/ELEC2602/FinalProject/proc.vhd" 176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464534738871 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Res controlunit.vhd(31) " "VHDL Process Statement warning at controlunit.vhd(31): signal \"Res\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlunit.vhd" "" { Text "C:/Users/Tom/Documents/Apps/gitzone/ELEC2602/FinalProject/controlunit.vhd" 31 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1464534738871 "|proc|controlunit:cont"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Y_present controlunit.vhd(57) " "VHDL Process Statement warning at controlunit.vhd(57): signal \"Y_present\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlunit.vhd" "" { Text "C:/Users/Tom/Documents/Apps/gitzone/ELEC2602/FinalProject/controlunit.vhd" 57 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1464534738871 "|proc|controlunit:cont"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "funct controlunit.vhd(60) " "VHDL Process Statement warning at controlunit.vhd(60): signal \"funct\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlunit.vhd" "" { Text "C:/Users/Tom/Documents/Apps/gitzone/ELEC2602/FinalProject/controlunit.vhd" 60 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1464534738872 "|proc|controlunit:cont"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "funct controlunit.vhd(61) " "VHDL Process Statement warning at controlunit.vhd(61): signal \"funct\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlunit.vhd" "" { Text "C:/Users/Tom/Documents/Apps/gitzone/ELEC2602/FinalProject/controlunit.vhd" 61 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1464534738872 "|proc|controlunit:cont"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "funct controlunit.vhd(62) " "VHDL Process Statement warning at controlunit.vhd(62): signal \"funct\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlunit.vhd" "" { Text "C:/Users/Tom/Documents/Apps/gitzone/ELEC2602/FinalProject/controlunit.vhd" 62 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1464534738872 "|proc|controlunit:cont"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "funct controlunit.vhd(63) " "VHDL Process Statement warning at controlunit.vhd(63): signal \"funct\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlunit.vhd" "" { Text "C:/Users/Tom/Documents/Apps/gitzone/ELEC2602/FinalProject/controlunit.vhd" 63 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1464534738872 "|proc|controlunit:cont"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "funct controlunit.vhd(64) " "VHDL Process Statement warning at controlunit.vhd(64): signal \"funct\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlunit.vhd" "" { Text "C:/Users/Tom/Documents/Apps/gitzone/ELEC2602/FinalProject/controlunit.vhd" 64 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1464534738872 "|proc|controlunit:cont"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "funct controlunit.vhd(66) " "VHDL Process Statement warning at controlunit.vhd(66): signal \"funct\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlunit.vhd" "" { Text "C:/Users/Tom/Documents/Apps/gitzone/ELEC2602/FinalProject/controlunit.vhd" 66 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1464534738872 "|proc|controlunit:cont"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "funct controlunit.vhd(68) " "VHDL Process Statement warning at controlunit.vhd(68): signal \"funct\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlunit.vhd" "" { Text "C:/Users/Tom/Documents/Apps/gitzone/ELEC2602/FinalProject/controlunit.vhd" 68 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1464534738872 "|proc|controlunit:cont"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "funct controlunit.vhd(70) " "VHDL Process Statement warning at controlunit.vhd(70): signal \"funct\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlunit.vhd" "" { Text "C:/Users/Tom/Documents/Apps/gitzone/ELEC2602/FinalProject/controlunit.vhd" 70 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1464534738872 "|proc|controlunit:cont"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "funct controlunit.vhd(73) " "VHDL Process Statement warning at controlunit.vhd(73): signal \"funct\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlunit.vhd" "" { Text "C:/Users/Tom/Documents/Apps/gitzone/ELEC2602/FinalProject/controlunit.vhd" 73 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1464534738872 "|proc|controlunit:cont"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "temp controlunit.vhd(88) " "VHDL Process Statement warning at controlunit.vhd(88): signal \"temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlunit.vhd" "" { Text "C:/Users/Tom/Documents/Apps/gitzone/ELEC2602/FinalProject/controlunit.vhd" 88 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1464534738872 "|proc|controlunit:cont"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "temp controlunit.vhd(89) " "VHDL Process Statement warning at controlunit.vhd(89): signal \"temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlunit.vhd" "" { Text "C:/Users/Tom/Documents/Apps/gitzone/ELEC2602/FinalProject/controlunit.vhd" 89 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1464534738872 "|proc|controlunit:cont"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "temp controlunit.vhd(90) " "VHDL Process Statement warning at controlunit.vhd(90): signal \"temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlunit.vhd" "" { Text "C:/Users/Tom/Documents/Apps/gitzone/ELEC2602/FinalProject/controlunit.vhd" 90 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1464534738872 "|proc|controlunit:cont"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "temp controlunit.vhd(91) " "VHDL Process Statement warning at controlunit.vhd(91): signal \"temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlunit.vhd" "" { Text "C:/Users/Tom/Documents/Apps/gitzone/ELEC2602/FinalProject/controlunit.vhd" 91 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1464534738873 "|proc|controlunit:cont"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "funct controlunit.vhd(97) " "VHDL Process Statement warning at controlunit.vhd(97): signal \"funct\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlunit.vhd" "" { Text "C:/Users/Tom/Documents/Apps/gitzone/ELEC2602/FinalProject/controlunit.vhd" 97 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1464534738873 "|proc|controlunit:cont"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "funct controlunit.vhd(98) " "VHDL Process Statement warning at controlunit.vhd(98): signal \"funct\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlunit.vhd" "" { Text "C:/Users/Tom/Documents/Apps/gitzone/ELEC2602/FinalProject/controlunit.vhd" 98 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1464534738873 "|proc|controlunit:cont"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "funct controlunit.vhd(99) " "VHDL Process Statement warning at controlunit.vhd(99): signal \"funct\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlunit.vhd" "" { Text "C:/Users/Tom/Documents/Apps/gitzone/ELEC2602/FinalProject/controlunit.vhd" 99 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1464534738873 "|proc|controlunit:cont"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "funct controlunit.vhd(100) " "VHDL Process Statement warning at controlunit.vhd(100): signal \"funct\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlunit.vhd" "" { Text "C:/Users/Tom/Documents/Apps/gitzone/ELEC2602/FinalProject/controlunit.vhd" 100 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1464534738873 "|proc|controlunit:cont"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "funct controlunit.vhd(102) " "VHDL Process Statement warning at controlunit.vhd(102): signal \"funct\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlunit.vhd" "" { Text "C:/Users/Tom/Documents/Apps/gitzone/ELEC2602/FinalProject/controlunit.vhd" 102 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1464534738873 "|proc|controlunit:cont"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "funct controlunit.vhd(103) " "VHDL Process Statement warning at controlunit.vhd(103): signal \"funct\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlunit.vhd" "" { Text "C:/Users/Tom/Documents/Apps/gitzone/ELEC2602/FinalProject/controlunit.vhd" 103 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1464534738873 "|proc|controlunit:cont"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "funct controlunit.vhd(104) " "VHDL Process Statement warning at controlunit.vhd(104): signal \"funct\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlunit.vhd" "" { Text "C:/Users/Tom/Documents/Apps/gitzone/ELEC2602/FinalProject/controlunit.vhd" 104 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1464534738873 "|proc|controlunit:cont"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "funct controlunit.vhd(105) " "VHDL Process Statement warning at controlunit.vhd(105): signal \"funct\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlunit.vhd" "" { Text "C:/Users/Tom/Documents/Apps/gitzone/ELEC2602/FinalProject/controlunit.vhd" 105 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1464534738873 "|proc|controlunit:cont"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "funct controlunit.vhd(113) " "VHDL Process Statement warning at controlunit.vhd(113): signal \"funct\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlunit.vhd" "" { Text "C:/Users/Tom/Documents/Apps/gitzone/ELEC2602/FinalProject/controlunit.vhd" 113 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1464534738873 "|proc|controlunit:cont"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "funct controlunit.vhd(114) " "VHDL Process Statement warning at controlunit.vhd(114): signal \"funct\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlunit.vhd" "" { Text "C:/Users/Tom/Documents/Apps/gitzone/ELEC2602/FinalProject/controlunit.vhd" 114 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1464534738873 "|proc|controlunit:cont"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "funct controlunit.vhd(115) " "VHDL Process Statement warning at controlunit.vhd(115): signal \"funct\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlunit.vhd" "" { Text "C:/Users/Tom/Documents/Apps/gitzone/ELEC2602/FinalProject/controlunit.vhd" 115 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1464534738873 "|proc|controlunit:cont"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "funct controlunit.vhd(116) " "VHDL Process Statement warning at controlunit.vhd(116): signal \"funct\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlunit.vhd" "" { Text "C:/Users/Tom/Documents/Apps/gitzone/ELEC2602/FinalProject/controlunit.vhd" 116 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1464534738874 "|proc|controlunit:cont"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "funct controlunit.vhd(123) " "VHDL Process Statement warning at controlunit.vhd(123): signal \"funct\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlunit.vhd" "" { Text "C:/Users/Tom/Documents/Apps/gitzone/ELEC2602/FinalProject/controlunit.vhd" 123 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1464534738874 "|proc|controlunit:cont"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "funct controlunit.vhd(124) " "VHDL Process Statement warning at controlunit.vhd(124): signal \"funct\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlunit.vhd" "" { Text "C:/Users/Tom/Documents/Apps/gitzone/ELEC2602/FinalProject/controlunit.vhd" 124 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1464534738874 "|proc|controlunit:cont"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "funct controlunit.vhd(125) " "VHDL Process Statement warning at controlunit.vhd(125): signal \"funct\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlunit.vhd" "" { Text "C:/Users/Tom/Documents/Apps/gitzone/ELEC2602/FinalProject/controlunit.vhd" 125 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1464534738874 "|proc|controlunit:cont"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "funct controlunit.vhd(126) " "VHDL Process Statement warning at controlunit.vhd(126): signal \"funct\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlunit.vhd" "" { Text "C:/Users/Tom/Documents/Apps/gitzone/ELEC2602/FinalProject/controlunit.vhd" 126 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1464534738874 "|proc|controlunit:cont"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "funct controlunit.vhd(133) " "VHDL Process Statement warning at controlunit.vhd(133): signal \"funct\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlunit.vhd" "" { Text "C:/Users/Tom/Documents/Apps/gitzone/ELEC2602/FinalProject/controlunit.vhd" 133 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1464534738874 "|proc|controlunit:cont"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "funct controlunit.vhd(134) " "VHDL Process Statement warning at controlunit.vhd(134): signal \"funct\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlunit.vhd" "" { Text "C:/Users/Tom/Documents/Apps/gitzone/ELEC2602/FinalProject/controlunit.vhd" 134 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1464534738874 "|proc|controlunit:cont"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "funct controlunit.vhd(135) " "VHDL Process Statement warning at controlunit.vhd(135): signal \"funct\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlunit.vhd" "" { Text "C:/Users/Tom/Documents/Apps/gitzone/ELEC2602/FinalProject/controlunit.vhd" 135 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1464534738874 "|proc|controlunit:cont"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "funct controlunit.vhd(136) " "VHDL Process Statement warning at controlunit.vhd(136): signal \"funct\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlunit.vhd" "" { Text "C:/Users/Tom/Documents/Apps/gitzone/ELEC2602/FinalProject/controlunit.vhd" 136 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1464534738874 "|proc|controlunit:cont"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "funct controlunit.vhd(144) " "VHDL Process Statement warning at controlunit.vhd(144): signal \"funct\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlunit.vhd" "" { Text "C:/Users/Tom/Documents/Apps/gitzone/ELEC2602/FinalProject/controlunit.vhd" 144 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1464534738874 "|proc|controlunit:cont"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "funct controlunit.vhd(145) " "VHDL Process Statement warning at controlunit.vhd(145): signal \"funct\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlunit.vhd" "" { Text "C:/Users/Tom/Documents/Apps/gitzone/ELEC2602/FinalProject/controlunit.vhd" 145 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1464534738874 "|proc|controlunit:cont"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "funct controlunit.vhd(146) " "VHDL Process Statement warning at controlunit.vhd(146): signal \"funct\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlunit.vhd" "" { Text "C:/Users/Tom/Documents/Apps/gitzone/ELEC2602/FinalProject/controlunit.vhd" 146 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1464534738874 "|proc|controlunit:cont"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "funct controlunit.vhd(147) " "VHDL Process Statement warning at controlunit.vhd(147): signal \"funct\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlunit.vhd" "" { Text "C:/Users/Tom/Documents/Apps/gitzone/ELEC2602/FinalProject/controlunit.vhd" 147 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1464534738874 "|proc|controlunit:cont"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "funct controlunit.vhd(153) " "VHDL Process Statement warning at controlunit.vhd(153): signal \"funct\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlunit.vhd" "" { Text "C:/Users/Tom/Documents/Apps/gitzone/ELEC2602/FinalProject/controlunit.vhd" 153 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1464534738874 "|proc|controlunit:cont"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "funct controlunit.vhd(154) " "VHDL Process Statement warning at controlunit.vhd(154): signal \"funct\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlunit.vhd" "" { Text "C:/Users/Tom/Documents/Apps/gitzone/ELEC2602/FinalProject/controlunit.vhd" 154 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1464534738875 "|proc|controlunit:cont"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "funct controlunit.vhd(155) " "VHDL Process Statement warning at controlunit.vhd(155): signal \"funct\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlunit.vhd" "" { Text "C:/Users/Tom/Documents/Apps/gitzone/ELEC2602/FinalProject/controlunit.vhd" 155 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1464534738875 "|proc|controlunit:cont"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "funct controlunit.vhd(156) " "VHDL Process Statement warning at controlunit.vhd(156): signal \"funct\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlunit.vhd" "" { Text "C:/Users/Tom/Documents/Apps/gitzone/ELEC2602/FinalProject/controlunit.vhd" 156 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1464534738875 "|proc|controlunit:cont"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "funct controlunit.vhd(164) " "VHDL Process Statement warning at controlunit.vhd(164): signal \"funct\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlunit.vhd" "" { Text "C:/Users/Tom/Documents/Apps/gitzone/ELEC2602/FinalProject/controlunit.vhd" 164 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1464534738875 "|proc|controlunit:cont"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "funct controlunit.vhd(165) " "VHDL Process Statement warning at controlunit.vhd(165): signal \"funct\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlunit.vhd" "" { Text "C:/Users/Tom/Documents/Apps/gitzone/ELEC2602/FinalProject/controlunit.vhd" 165 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1464534738875 "|proc|controlunit:cont"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "funct controlunit.vhd(166) " "VHDL Process Statement warning at controlunit.vhd(166): signal \"funct\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlunit.vhd" "" { Text "C:/Users/Tom/Documents/Apps/gitzone/ELEC2602/FinalProject/controlunit.vhd" 166 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1464534738875 "|proc|controlunit:cont"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "funct controlunit.vhd(167) " "VHDL Process Statement warning at controlunit.vhd(167): signal \"funct\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlunit.vhd" "" { Text "C:/Users/Tom/Documents/Apps/gitzone/ELEC2602/FinalProject/controlunit.vhd" 167 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1464534738875 "|proc|controlunit:cont"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "temp controlunit.vhd(28) " "VHDL Process Statement warning at controlunit.vhd(28): inferring latch(es) for signal or variable \"temp\", which holds its previous value in one or more paths through the process" {  } { { "controlunit.vhd" "" { Text "C:/Users/Tom/Documents/Apps/gitzone/ELEC2602/FinalProject/controlunit.vhd" 28 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1464534738875 "|proc|controlunit:cont"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[0\] controlunit.vhd(28) " "Inferred latch for \"temp\[0\]\" at controlunit.vhd(28)" {  } { { "controlunit.vhd" "" { Text "C:/Users/Tom/Documents/Apps/gitzone/ELEC2602/FinalProject/controlunit.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464534738876 "|proc|controlunit:cont"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[1\] controlunit.vhd(28) " "Inferred latch for \"temp\[1\]\" at controlunit.vhd(28)" {  } { { "controlunit.vhd" "" { Text "C:/Users/Tom/Documents/Apps/gitzone/ELEC2602/FinalProject/controlunit.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464534738876 "|proc|controlunit:cont"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[2\] controlunit.vhd(28) " "Inferred latch for \"temp\[2\]\" at controlunit.vhd(28)" {  } { { "controlunit.vhd" "" { Text "C:/Users/Tom/Documents/Apps/gitzone/ELEC2602/FinalProject/controlunit.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464534738876 "|proc|controlunit:cont"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[3\] controlunit.vhd(28) " "Inferred latch for \"temp\[3\]\" at controlunit.vhd(28)" {  } { { "controlunit.vhd" "" { Text "C:/Users/Tom/Documents/Apps/gitzone/ELEC2602/FinalProject/controlunit.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464534738876 "|proc|controlunit:cont"}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "progMem16:RAM\|raMem " "RAM logic \"progMem16:RAM\|raMem\" is uninferred due to inappropriate RAM size" {  } { { "progMem16.vhd" "raMem" { Text "C:/Users/Tom/Documents/Apps/gitzone/ELEC2602/FinalProject/progMem16.vhd" 44 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1464534739124 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1464534739124 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/Tom/Documents/Apps/gitzone/ELEC2602/FinalProject/db/finalproject.ram0_progMem16_504370d5.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/Tom/Documents/Apps/gitzone/ELEC2602/FinalProject/db/finalproject.ram0_progMem16_504370d5.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Quartus II" 0 -1 1464534739125 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Count\[0\] " "Inserted always-enabled tri-state buffer between \"Count\[0\]\" and its non-tri-state driver." {  } { { "proc.vhd" "" { Text "C:/Users/Tom/Documents/Apps/gitzone/ELEC2602/FinalProject/proc.vhd" 28 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1464534739436 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Count\[1\] " "Inserted always-enabled tri-state buffer between \"Count\[1\]\" and its non-tri-state driver." {  } { { "proc.vhd" "" { Text "C:/Users/Tom/Documents/Apps/gitzone/ELEC2602/FinalProject/proc.vhd" 28 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1464534739436 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Count\[2\] " "Inserted always-enabled tri-state buffer between \"Count\[2\]\" and its non-tri-state driver." {  } { { "proc.vhd" "" { Text "C:/Users/Tom/Documents/Apps/gitzone/ELEC2602/FinalProject/proc.vhd" 28 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1464534739436 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Count\[3\] " "Inserted always-enabled tri-state buffer between \"Count\[3\]\" and its non-tri-state driver." {  } { { "proc.vhd" "" { Text "C:/Users/Tom/Documents/Apps/gitzone/ELEC2602/FinalProject/proc.vhd" 28 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1464534739436 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Count\[4\] " "Inserted always-enabled tri-state buffer between \"Count\[4\]\" and its non-tri-state driver." {  } { { "proc.vhd" "" { Text "C:/Users/Tom/Documents/Apps/gitzone/ELEC2602/FinalProject/proc.vhd" 28 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1464534739436 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Count\[5\] " "Inserted always-enabled tri-state buffer between \"Count\[5\]\" and its non-tri-state driver." {  } { { "proc.vhd" "" { Text "C:/Users/Tom/Documents/Apps/gitzone/ELEC2602/FinalProject/proc.vhd" 28 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1464534739436 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Count\[6\] " "Inserted always-enabled tri-state buffer between \"Count\[6\]\" and its non-tri-state driver." {  } { { "proc.vhd" "" { Text "C:/Users/Tom/Documents/Apps/gitzone/ELEC2602/FinalProject/proc.vhd" 28 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1464534739436 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Count\[7\] " "Inserted always-enabled tri-state buffer between \"Count\[7\]\" and its non-tri-state driver." {  } { { "proc.vhd" "" { Text "C:/Users/Tom/Documents/Apps/gitzone/ELEC2602/FinalProject/proc.vhd" 28 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1464534739436 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Count\[8\] " "Inserted always-enabled tri-state buffer between \"Count\[8\]\" and its non-tri-state driver." {  } { { "proc.vhd" "" { Text "C:/Users/Tom/Documents/Apps/gitzone/ELEC2602/FinalProject/proc.vhd" 28 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1464534739436 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Count\[9\] " "Inserted always-enabled tri-state buffer between \"Count\[9\]\" and its non-tri-state driver." {  } { { "proc.vhd" "" { Text "C:/Users/Tom/Documents/Apps/gitzone/ELEC2602/FinalProject/proc.vhd" 28 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1464534739436 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Count\[10\] " "Inserted always-enabled tri-state buffer between \"Count\[10\]\" and its non-tri-state driver." {  } { { "proc.vhd" "" { Text "C:/Users/Tom/Documents/Apps/gitzone/ELEC2602/FinalProject/proc.vhd" 28 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1464534739436 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Count\[11\] " "Inserted always-enabled tri-state buffer between \"Count\[11\]\" and its non-tri-state driver." {  } { { "proc.vhd" "" { Text "C:/Users/Tom/Documents/Apps/gitzone/ELEC2602/FinalProject/proc.vhd" 28 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1464534739436 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Count\[12\] " "Inserted always-enabled tri-state buffer between \"Count\[12\]\" and its non-tri-state driver." {  } { { "proc.vhd" "" { Text "C:/Users/Tom/Documents/Apps/gitzone/ELEC2602/FinalProject/proc.vhd" 28 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1464534739436 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Count\[13\] " "Inserted always-enabled tri-state buffer between \"Count\[13\]\" and its non-tri-state driver." {  } { { "proc.vhd" "" { Text "C:/Users/Tom/Documents/Apps/gitzone/ELEC2602/FinalProject/proc.vhd" 28 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1464534739436 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Count\[14\] " "Inserted always-enabled tri-state buffer between \"Count\[14\]\" and its non-tri-state driver." {  } { { "proc.vhd" "" { Text "C:/Users/Tom/Documents/Apps/gitzone/ELEC2602/FinalProject/proc.vhd" 28 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1464534739436 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Count\[15\] " "Inserted always-enabled tri-state buffer between \"Count\[15\]\" and its non-tri-state driver." {  } { { "proc.vhd" "" { Text "C:/Users/Tom/Documents/Apps/gitzone/ELEC2602/FinalProject/proc.vhd" 28 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1464534739436 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Quartus II" 0 -1 1464534739436 ""}
{ "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_HDR" "" "One or more bidirs are fed by always enabled tri-state buffers" { { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "Count\[0\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"Count\[0\]\" is moved to its source" {  } { { "proc.vhd" "" { Text "C:/Users/Tom/Documents/Apps/gitzone/ELEC2602/FinalProject/proc.vhd" 28 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1464534739441 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "Count\[1\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"Count\[1\]\" is moved to its source" {  } { { "proc.vhd" "" { Text "C:/Users/Tom/Documents/Apps/gitzone/ELEC2602/FinalProject/proc.vhd" 28 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1464534739441 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "Count\[2\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"Count\[2\]\" is moved to its source" {  } { { "proc.vhd" "" { Text "C:/Users/Tom/Documents/Apps/gitzone/ELEC2602/FinalProject/proc.vhd" 28 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1464534739441 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "Count\[3\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"Count\[3\]\" is moved to its source" {  } { { "proc.vhd" "" { Text "C:/Users/Tom/Documents/Apps/gitzone/ELEC2602/FinalProject/proc.vhd" 28 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1464534739441 ""}  } {  } 0 13060 "One or more bidirs are fed by always enabled tri-state buffers" 0 0 "Quartus II" 0 -1 1464534739441 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "Count\[0\]~synth " "Node \"Count\[0\]~synth\"" {  } { { "proc.vhd" "" { Text "C:/Users/Tom/Documents/Apps/gitzone/ELEC2602/FinalProject/proc.vhd" 28 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464534739568 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Count\[1\]~synth " "Node \"Count\[1\]~synth\"" {  } { { "proc.vhd" "" { Text "C:/Users/Tom/Documents/Apps/gitzone/ELEC2602/FinalProject/proc.vhd" 28 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464534739568 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Count\[2\]~synth " "Node \"Count\[2\]~synth\"" {  } { { "proc.vhd" "" { Text "C:/Users/Tom/Documents/Apps/gitzone/ELEC2602/FinalProject/proc.vhd" 28 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464534739568 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Count\[3\]~synth " "Node \"Count\[3\]~synth\"" {  } { { "proc.vhd" "" { Text "C:/Users/Tom/Documents/Apps/gitzone/ELEC2602/FinalProject/proc.vhd" 28 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464534739568 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Count\[4\]~synth " "Node \"Count\[4\]~synth\"" {  } { { "proc.vhd" "" { Text "C:/Users/Tom/Documents/Apps/gitzone/ELEC2602/FinalProject/proc.vhd" 28 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464534739568 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Count\[5\]~synth " "Node \"Count\[5\]~synth\"" {  } { { "proc.vhd" "" { Text "C:/Users/Tom/Documents/Apps/gitzone/ELEC2602/FinalProject/proc.vhd" 28 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464534739568 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Count\[6\]~synth " "Node \"Count\[6\]~synth\"" {  } { { "proc.vhd" "" { Text "C:/Users/Tom/Documents/Apps/gitzone/ELEC2602/FinalProject/proc.vhd" 28 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464534739568 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Count\[7\]~synth " "Node \"Count\[7\]~synth\"" {  } { { "proc.vhd" "" { Text "C:/Users/Tom/Documents/Apps/gitzone/ELEC2602/FinalProject/proc.vhd" 28 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464534739568 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Count\[8\]~synth " "Node \"Count\[8\]~synth\"" {  } { { "proc.vhd" "" { Text "C:/Users/Tom/Documents/Apps/gitzone/ELEC2602/FinalProject/proc.vhd" 28 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464534739568 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Count\[9\]~synth " "Node \"Count\[9\]~synth\"" {  } { { "proc.vhd" "" { Text "C:/Users/Tom/Documents/Apps/gitzone/ELEC2602/FinalProject/proc.vhd" 28 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464534739568 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Count\[10\]~synth " "Node \"Count\[10\]~synth\"" {  } { { "proc.vhd" "" { Text "C:/Users/Tom/Documents/Apps/gitzone/ELEC2602/FinalProject/proc.vhd" 28 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464534739568 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Count\[11\]~synth " "Node \"Count\[11\]~synth\"" {  } { { "proc.vhd" "" { Text "C:/Users/Tom/Documents/Apps/gitzone/ELEC2602/FinalProject/proc.vhd" 28 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464534739568 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Count\[12\]~synth " "Node \"Count\[12\]~synth\"" {  } { { "proc.vhd" "" { Text "C:/Users/Tom/Documents/Apps/gitzone/ELEC2602/FinalProject/proc.vhd" 28 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464534739568 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Count\[13\]~synth " "Node \"Count\[13\]~synth\"" {  } { { "proc.vhd" "" { Text "C:/Users/Tom/Documents/Apps/gitzone/ELEC2602/FinalProject/proc.vhd" 28 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464534739568 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Count\[14\]~synth " "Node \"Count\[14\]~synth\"" {  } { { "proc.vhd" "" { Text "C:/Users/Tom/Documents/Apps/gitzone/ELEC2602/FinalProject/proc.vhd" 28 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464534739568 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Count\[15\]~synth " "Node \"Count\[15\]~synth\"" {  } { { "proc.vhd" "" { Text "C:/Users/Tom/Documents/Apps/gitzone/ELEC2602/FinalProject/proc.vhd" 28 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464534739568 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Quartus II" 0 -1 1464534739568 ""}
{ "Warning" "WFTM_TRI_TO_BIDIR_AND_OUTPUT_PIN" "LEDR\[0\] BusWires\[0\] " "Output pin \"LEDR\[0\]\" driven by bidirectional pin \"BusWires\[0\]\" cannot be tri-stated" {  } { { "proc.vhd" "" { Text "C:/Users/Tom/Documents/Apps/gitzone/ELEC2602/FinalProject/proc.vhd" 22 -1 0 } } { "proc.vhd" "" { Text "C:/Users/Tom/Documents/Apps/gitzone/ELEC2602/FinalProject/proc.vhd" 29 -1 0 } }  } 0 18029 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Quartus II" 0 -1 1464534739574 ""}
{ "Warning" "WFTM_TRI_TO_BIDIR_AND_OUTPUT_PIN" "LEDR\[1\] BusWires\[1\] " "Output pin \"LEDR\[1\]\" driven by bidirectional pin \"BusWires\[1\]\" cannot be tri-stated" {  } { { "proc.vhd" "" { Text "C:/Users/Tom/Documents/Apps/gitzone/ELEC2602/FinalProject/proc.vhd" 22 -1 0 } } { "proc.vhd" "" { Text "C:/Users/Tom/Documents/Apps/gitzone/ELEC2602/FinalProject/proc.vhd" 29 -1 0 } }  } 0 18029 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Quartus II" 0 -1 1464534739574 ""}
{ "Warning" "WFTM_TRI_TO_BIDIR_AND_OUTPUT_PIN" "LEDR\[2\] BusWires\[2\] " "Output pin \"LEDR\[2\]\" driven by bidirectional pin \"BusWires\[2\]\" cannot be tri-stated" {  } { { "proc.vhd" "" { Text "C:/Users/Tom/Documents/Apps/gitzone/ELEC2602/FinalProject/proc.vhd" 22 -1 0 } } { "proc.vhd" "" { Text "C:/Users/Tom/Documents/Apps/gitzone/ELEC2602/FinalProject/proc.vhd" 29 -1 0 } }  } 0 18029 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Quartus II" 0 -1 1464534739574 ""}
{ "Warning" "WFTM_TRI_TO_BIDIR_AND_OUTPUT_PIN" "LEDR\[3\] BusWires\[3\] " "Output pin \"LEDR\[3\]\" driven by bidirectional pin \"BusWires\[3\]\" cannot be tri-stated" {  } { { "proc.vhd" "" { Text "C:/Users/Tom/Documents/Apps/gitzone/ELEC2602/FinalProject/proc.vhd" 22 -1 0 } } { "proc.vhd" "" { Text "C:/Users/Tom/Documents/Apps/gitzone/ELEC2602/FinalProject/proc.vhd" 29 -1 0 } }  } 0 18029 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Quartus II" 0 -1 1464534739574 ""}
{ "Warning" "WFTM_TRI_TO_BIDIR_AND_OUTPUT_PIN" "LEDR\[4\] BusWires\[4\] " "Output pin \"LEDR\[4\]\" driven by bidirectional pin \"BusWires\[4\]\" cannot be tri-stated" {  } { { "proc.vhd" "" { Text "C:/Users/Tom/Documents/Apps/gitzone/ELEC2602/FinalProject/proc.vhd" 22 -1 0 } } { "proc.vhd" "" { Text "C:/Users/Tom/Documents/Apps/gitzone/ELEC2602/FinalProject/proc.vhd" 29 -1 0 } }  } 0 18029 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Quartus II" 0 -1 1464534739574 ""}
{ "Warning" "WFTM_TRI_TO_BIDIR_AND_OUTPUT_PIN" "LEDR\[5\] BusWires\[5\] " "Output pin \"LEDR\[5\]\" driven by bidirectional pin \"BusWires\[5\]\" cannot be tri-stated" {  } { { "proc.vhd" "" { Text "C:/Users/Tom/Documents/Apps/gitzone/ELEC2602/FinalProject/proc.vhd" 22 -1 0 } } { "proc.vhd" "" { Text "C:/Users/Tom/Documents/Apps/gitzone/ELEC2602/FinalProject/proc.vhd" 29 -1 0 } }  } 0 18029 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Quartus II" 0 -1 1464534739574 ""}
{ "Warning" "WFTM_TRI_TO_BIDIR_AND_OUTPUT_PIN" "LEDR\[6\] BusWires\[6\] " "Output pin \"LEDR\[6\]\" driven by bidirectional pin \"BusWires\[6\]\" cannot be tri-stated" {  } { { "proc.vhd" "" { Text "C:/Users/Tom/Documents/Apps/gitzone/ELEC2602/FinalProject/proc.vhd" 22 -1 0 } } { "proc.vhd" "" { Text "C:/Users/Tom/Documents/Apps/gitzone/ELEC2602/FinalProject/proc.vhd" 29 -1 0 } }  } 0 18029 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Quartus II" 0 -1 1464534739574 ""}
{ "Warning" "WFTM_TRI_TO_BIDIR_AND_OUTPUT_PIN" "LEDR\[7\] BusWires\[7\] " "Output pin \"LEDR\[7\]\" driven by bidirectional pin \"BusWires\[7\]\" cannot be tri-stated" {  } { { "proc.vhd" "" { Text "C:/Users/Tom/Documents/Apps/gitzone/ELEC2602/FinalProject/proc.vhd" 22 -1 0 } } { "proc.vhd" "" { Text "C:/Users/Tom/Documents/Apps/gitzone/ELEC2602/FinalProject/proc.vhd" 29 -1 0 } }  } 0 18029 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Quartus II" 0 -1 1464534739575 ""}
{ "Warning" "WFTM_TRI_TO_BIDIR_AND_OUTPUT_PIN" "LEDR\[8\] BusWires\[8\] " "Output pin \"LEDR\[8\]\" driven by bidirectional pin \"BusWires\[8\]\" cannot be tri-stated" {  } { { "proc.vhd" "" { Text "C:/Users/Tom/Documents/Apps/gitzone/ELEC2602/FinalProject/proc.vhd" 22 -1 0 } } { "proc.vhd" "" { Text "C:/Users/Tom/Documents/Apps/gitzone/ELEC2602/FinalProject/proc.vhd" 29 -1 0 } }  } 0 18029 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Quartus II" 0 -1 1464534739575 ""}
{ "Warning" "WFTM_TRI_TO_BIDIR_AND_OUTPUT_PIN" "LEDR\[9\] BusWires\[9\] " "Output pin \"LEDR\[9\]\" driven by bidirectional pin \"BusWires\[9\]\" cannot be tri-stated" {  } { { "proc.vhd" "" { Text "C:/Users/Tom/Documents/Apps/gitzone/ELEC2602/FinalProject/proc.vhd" 22 -1 0 } } { "proc.vhd" "" { Text "C:/Users/Tom/Documents/Apps/gitzone/ELEC2602/FinalProject/proc.vhd" 29 -1 0 } }  } 0 18029 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Quartus II" 0 -1 1464534739575 ""}
{ "Warning" "WFTM_TRI_TO_BIDIR_AND_OUTPUT_PIN" "LEDR\[10\] BusWires\[10\] " "Output pin \"LEDR\[10\]\" driven by bidirectional pin \"BusWires\[10\]\" cannot be tri-stated" {  } { { "proc.vhd" "" { Text "C:/Users/Tom/Documents/Apps/gitzone/ELEC2602/FinalProject/proc.vhd" 22 -1 0 } } { "proc.vhd" "" { Text "C:/Users/Tom/Documents/Apps/gitzone/ELEC2602/FinalProject/proc.vhd" 29 -1 0 } }  } 0 18029 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Quartus II" 0 -1 1464534739575 ""}
{ "Warning" "WFTM_TRI_TO_BIDIR_AND_OUTPUT_PIN" "LEDR\[11\] BusWires\[11\] " "Output pin \"LEDR\[11\]\" driven by bidirectional pin \"BusWires\[11\]\" cannot be tri-stated" {  } { { "proc.vhd" "" { Text "C:/Users/Tom/Documents/Apps/gitzone/ELEC2602/FinalProject/proc.vhd" 22 -1 0 } } { "proc.vhd" "" { Text "C:/Users/Tom/Documents/Apps/gitzone/ELEC2602/FinalProject/proc.vhd" 29 -1 0 } }  } 0 18029 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Quartus II" 0 -1 1464534739575 ""}
{ "Warning" "WFTM_TRI_TO_BIDIR_AND_OUTPUT_PIN" "LEDR\[12\] BusWires\[12\] " "Output pin \"LEDR\[12\]\" driven by bidirectional pin \"BusWires\[12\]\" cannot be tri-stated" {  } { { "proc.vhd" "" { Text "C:/Users/Tom/Documents/Apps/gitzone/ELEC2602/FinalProject/proc.vhd" 22 -1 0 } } { "proc.vhd" "" { Text "C:/Users/Tom/Documents/Apps/gitzone/ELEC2602/FinalProject/proc.vhd" 29 -1 0 } }  } 0 18029 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Quartus II" 0 -1 1464534739575 ""}
{ "Warning" "WFTM_TRI_TO_BIDIR_AND_OUTPUT_PIN" "LEDR\[13\] BusWires\[13\] " "Output pin \"LEDR\[13\]\" driven by bidirectional pin \"BusWires\[13\]\" cannot be tri-stated" {  } { { "proc.vhd" "" { Text "C:/Users/Tom/Documents/Apps/gitzone/ELEC2602/FinalProject/proc.vhd" 22 -1 0 } } { "proc.vhd" "" { Text "C:/Users/Tom/Documents/Apps/gitzone/ELEC2602/FinalProject/proc.vhd" 29 -1 0 } }  } 0 18029 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Quartus II" 0 -1 1464534739575 ""}
{ "Warning" "WFTM_TRI_TO_BIDIR_AND_OUTPUT_PIN" "LEDR\[14\] BusWires\[14\] " "Output pin \"LEDR\[14\]\" driven by bidirectional pin \"BusWires\[14\]\" cannot be tri-stated" {  } { { "proc.vhd" "" { Text "C:/Users/Tom/Documents/Apps/gitzone/ELEC2602/FinalProject/proc.vhd" 22 -1 0 } } { "proc.vhd" "" { Text "C:/Users/Tom/Documents/Apps/gitzone/ELEC2602/FinalProject/proc.vhd" 29 -1 0 } }  } 0 18029 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Quartus II" 0 -1 1464534739575 ""}
{ "Warning" "WFTM_TRI_TO_BIDIR_AND_OUTPUT_PIN" "LEDR\[15\] BusWires\[15\] " "Output pin \"LEDR\[15\]\" driven by bidirectional pin \"BusWires\[15\]\" cannot be tri-stated" {  } { { "proc.vhd" "" { Text "C:/Users/Tom/Documents/Apps/gitzone/ELEC2602/FinalProject/proc.vhd" 22 -1 0 } } { "proc.vhd" "" { Text "C:/Users/Tom/Documents/Apps/gitzone/ELEC2602/FinalProject/proc.vhd" 29 -1 0 } }  } 0 18029 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Quartus II" 0 -1 1464534739575 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "Function_in\[7\] " "Logic cell \"Function_in\[7\]\"" {  } { { "proc.vhd" "Function_in\[7\]" { Text "C:/Users/Tom/Documents/Apps/gitzone/ELEC2602/FinalProject/proc.vhd" 103 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464534739667 ""} { "Info" "ISCL_SCL_CELL_NAME" "Function_in\[6\] " "Logic cell \"Function_in\[6\]\"" {  } { { "proc.vhd" "Function_in\[6\]" { Text "C:/Users/Tom/Documents/Apps/gitzone/ELEC2602/FinalProject/proc.vhd" 103 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464534739667 ""} { "Info" "ISCL_SCL_CELL_NAME" "Function_in\[4\] " "Logic cell \"Function_in\[4\]\"" {  } { { "proc.vhd" "Function_in\[4\]" { Text "C:/Users/Tom/Documents/Apps/gitzone/ELEC2602/FinalProject/proc.vhd" 103 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464534739667 ""} { "Info" "ISCL_SCL_CELL_NAME" "Function_in\[8\] " "Logic cell \"Function_in\[8\]\"" {  } { { "proc.vhd" "Function_in\[8\]" { Text "C:/Users/Tom/Documents/Apps/gitzone/ELEC2602/FinalProject/proc.vhd" 103 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464534739667 ""} { "Info" "ISCL_SCL_CELL_NAME" "Function_in\[0\] " "Logic cell \"Function_in\[0\]\"" {  } { { "proc.vhd" "Function_in\[0\]" { Text "C:/Users/Tom/Documents/Apps/gitzone/ELEC2602/FinalProject/proc.vhd" 103 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464534739667 ""} { "Info" "ISCL_SCL_CELL_NAME" "Function_in\[9\] " "Logic cell \"Function_in\[9\]\"" {  } { { "proc.vhd" "Function_in\[9\]" { Text "C:/Users/Tom/Documents/Apps/gitzone/ELEC2602/FinalProject/proc.vhd" 103 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464534739667 ""} { "Info" "ISCL_SCL_CELL_NAME" "Function_in\[5\] " "Logic cell \"Function_in\[5\]\"" {  } { { "proc.vhd" "Function_in\[5\]" { Text "C:/Users/Tom/Documents/Apps/gitzone/ELEC2602/FinalProject/proc.vhd" 103 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464534739667 ""} { "Info" "ISCL_SCL_CELL_NAME" "Function_in\[10\] " "Logic cell \"Function_in\[10\]\"" {  } { { "proc.vhd" "Function_in\[10\]" { Text "C:/Users/Tom/Documents/Apps/gitzone/ELEC2602/FinalProject/proc.vhd" 103 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464534739667 ""} { "Info" "ISCL_SCL_CELL_NAME" "Function_in\[11\] " "Logic cell \"Function_in\[11\]\"" {  } { { "proc.vhd" "Function_in\[11\]" { Text "C:/Users/Tom/Documents/Apps/gitzone/ELEC2602/FinalProject/proc.vhd" 103 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464534739667 ""} { "Info" "ISCL_SCL_CELL_NAME" "Function_in\[1\] " "Logic cell \"Function_in\[1\]\"" {  } { { "proc.vhd" "Function_in\[1\]" { Text "C:/Users/Tom/Documents/Apps/gitzone/ELEC2602/FinalProject/proc.vhd" 103 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464534739667 ""} { "Info" "ISCL_SCL_CELL_NAME" "Function_in\[2\] " "Logic cell \"Function_in\[2\]\"" {  } { { "proc.vhd" "Function_in\[2\]" { Text "C:/Users/Tom/Documents/Apps/gitzone/ELEC2602/FinalProject/proc.vhd" 103 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464534739667 ""} { "Info" "ISCL_SCL_CELL_NAME" "Function_in\[3\] " "Logic cell \"Function_in\[3\]\"" {  } { { "proc.vhd" "Function_in\[3\]" { Text "C:/Users/Tom/Documents/Apps/gitzone/ELEC2602/FinalProject/proc.vhd" 103 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464534739667 ""} { "Info" "ISCL_SCL_CELL_NAME" "Function_in\[12\] " "Logic cell \"Function_in\[12\]\"" {  } { { "proc.vhd" "Function_in\[12\]" { Text "C:/Users/Tom/Documents/Apps/gitzone/ELEC2602/FinalProject/proc.vhd" 103 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464534739667 ""} { "Info" "ISCL_SCL_CELL_NAME" "Function_in\[13\] " "Logic cell \"Function_in\[13\]\"" {  } { { "proc.vhd" "Function_in\[13\]" { Text "C:/Users/Tom/Documents/Apps/gitzone/ELEC2602/FinalProject/proc.vhd" 103 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464534739667 ""} { "Info" "ISCL_SCL_CELL_NAME" "Function_in\[14\] " "Logic cell \"Function_in\[14\]\"" {  } { { "proc.vhd" "Function_in\[14\]" { Text "C:/Users/Tom/Documents/Apps/gitzone/ELEC2602/FinalProject/proc.vhd" 103 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464534739667 ""} { "Info" "ISCL_SCL_CELL_NAME" "Function_in\[15\] " "Logic cell \"Function_in\[15\]\"" {  } { { "proc.vhd" "Function_in\[15\]" { Text "C:/Users/Tom/Documents/Apps/gitzone/ELEC2602/FinalProject/proc.vhd" 103 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464534739667 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Quartus II" 0 -1 1464534739667 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1464534739854 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464534739854 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "20 " "Design contains 20 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "proc.vhd" "" { Text "C:/Users/Tom/Documents/Apps/gitzone/ELEC2602/FinalProject/proc.vhd" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464534739914 "|proc|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "proc.vhd" "" { Text "C:/Users/Tom/Documents/Apps/gitzone/ELEC2602/FinalProject/proc.vhd" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464534739914 "|proc|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "proc.vhd" "" { Text "C:/Users/Tom/Documents/Apps/gitzone/ELEC2602/FinalProject/proc.vhd" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464534739914 "|proc|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "proc.vhd" "" { Text "C:/Users/Tom/Documents/Apps/gitzone/ELEC2602/FinalProject/proc.vhd" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464534739914 "|proc|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "proc.vhd" "" { Text "C:/Users/Tom/Documents/Apps/gitzone/ELEC2602/FinalProject/proc.vhd" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464534739914 "|proc|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "proc.vhd" "" { Text "C:/Users/Tom/Documents/Apps/gitzone/ELEC2602/FinalProject/proc.vhd" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464534739914 "|proc|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "proc.vhd" "" { Text "C:/Users/Tom/Documents/Apps/gitzone/ELEC2602/FinalProject/proc.vhd" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464534739914 "|proc|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "proc.vhd" "" { Text "C:/Users/Tom/Documents/Apps/gitzone/ELEC2602/FinalProject/proc.vhd" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464534739914 "|proc|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "proc.vhd" "" { Text "C:/Users/Tom/Documents/Apps/gitzone/ELEC2602/FinalProject/proc.vhd" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464534739914 "|proc|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "proc.vhd" "" { Text "C:/Users/Tom/Documents/Apps/gitzone/ELEC2602/FinalProject/proc.vhd" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464534739914 "|proc|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[10\] " "No output dependent on input pin \"SW\[10\]\"" {  } { { "proc.vhd" "" { Text "C:/Users/Tom/Documents/Apps/gitzone/ELEC2602/FinalProject/proc.vhd" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464534739914 "|proc|SW[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[11\] " "No output dependent on input pin \"SW\[11\]\"" {  } { { "proc.vhd" "" { Text "C:/Users/Tom/Documents/Apps/gitzone/ELEC2602/FinalProject/proc.vhd" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464534739914 "|proc|SW[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[12\] " "No output dependent on input pin \"SW\[12\]\"" {  } { { "proc.vhd" "" { Text "C:/Users/Tom/Documents/Apps/gitzone/ELEC2602/FinalProject/proc.vhd" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464534739914 "|proc|SW[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[13\] " "No output dependent on input pin \"SW\[13\]\"" {  } { { "proc.vhd" "" { Text "C:/Users/Tom/Documents/Apps/gitzone/ELEC2602/FinalProject/proc.vhd" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464534739914 "|proc|SW[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[14\] " "No output dependent on input pin \"SW\[14\]\"" {  } { { "proc.vhd" "" { Text "C:/Users/Tom/Documents/Apps/gitzone/ELEC2602/FinalProject/proc.vhd" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464534739914 "|proc|SW[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[15\] " "No output dependent on input pin \"SW\[15\]\"" {  } { { "proc.vhd" "" { Text "C:/Users/Tom/Documents/Apps/gitzone/ELEC2602/FinalProject/proc.vhd" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464534739914 "|proc|SW[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[16\] " "No output dependent on input pin \"SW\[16\]\"" {  } { { "proc.vhd" "" { Text "C:/Users/Tom/Documents/Apps/gitzone/ELEC2602/FinalProject/proc.vhd" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464534739914 "|proc|SW[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY1 " "No output dependent on input pin \"KEY1\"" {  } { { "proc.vhd" "" { Text "C:/Users/Tom/Documents/Apps/gitzone/ELEC2602/FinalProject/proc.vhd" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464534739914 "|proc|KEY1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY2 " "No output dependent on input pin \"KEY2\"" {  } { { "proc.vhd" "" { Text "C:/Users/Tom/Documents/Apps/gitzone/ELEC2602/FinalProject/proc.vhd" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464534739914 "|proc|KEY2"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY3 " "No output dependent on input pin \"KEY3\"" {  } { { "proc.vhd" "" { Text "C:/Users/Tom/Documents/Apps/gitzone/ELEC2602/FinalProject/proc.vhd" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464534739914 "|proc|KEY3"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1464534739914 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "460 " "Implemented 460 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "22 " "Implemented 22 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1464534739915 ""} { "Info" "ICUT_CUT_TM_OPINS" "72 " "Implemented 72 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1464534739915 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "32 " "Implemented 32 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1464534739915 ""} { "Info" "ICUT_CUT_TM_LCELLS" "334 " "Implemented 334 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1464534739915 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1464534739915 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 122 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 122 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "529 " "Peak virtual memory: 529 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1464534739944 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 30 01:12:19 2016 " "Processing ended: Mon May 30 01:12:19 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1464534739944 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1464534739944 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1464534739944 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1464534739944 ""}
