{"a new analog output buffer for data driver of active matrix displays using low temperature polycrystalline silicon thin film transistors": {"filter": "Header Section", "author": ["Ilias Pappas", "Stilianos Siskos", "Alkis A. Hatzopoulos"]}, "reduction of complex safety models based on markov chains": {"filter": "Header Section", "author": ["Martin Kohlik", "Hana Kubatova"]}, "improving the iterative power of resynthesis": {"filter": "Header Section", "author": ["Petr Fiser", "Jan Schmidt"]}, "a 512 kb sram in 65nm cmos with divided bitline and novel two stage sensing technique": {"filter": "Header Section", "author": ["Xiang Zheng", "Ming Liu", "Hong Chen", "Huamin Cao", "Cong Wang", "Zhiqiang Gao"]}, "evaluation of susceptibility of fpga based circuits to fault injection attacks based on clock glitching": {"filter": "Header Section", "author": ["Jakub Korczyc", "Andrzej Krasniewski"]}, "low power scan by partitioning and scan hold": {"filter": "Header Section", "author": ["Efi Arvaniti", "Yiorgos Tsiatouhas"]}, "a three dimensional dram using floating body cell in fdsoi devices": {"filter": "Header Section", "author": ["Xuelian Liu", "Aamir Zia", "Mitchell R. LeRoy", "Srikumar Raman", "Ryan Clarke", "Russell P. Kraft", "John F. McDonald"]}, "a low voltage sigma delta modulator for temperature sensor": {"filter": "Header Section", "author": ["Yi-Hsiang Juan", "Ching-Hsing Luo", "Hong-Yi Huang"]}, "the architecture and the technology characterization of an fpga based customizable application specific vector processor": {"filter": "Manual Removal", "author": ["Jaroslav Sykora", "Lukas Kohout", "Roman Bartosinski", "Leos Kafka", "Martin Danek", "Petr Honzik"]}, "adaptive voltage scaling by in situ delay monitoring for an image processing circuit": {"filter": "Header Section", "author": ["Martin Wirnshofer", "Leonhard Hei", "Anil Narayan Kakade", "Nasim Pour Aryan", "Georg Georgakos", "Doris Schmitt-Landsiedel"]}, "developing a new phase noise estimation technique based on time varying model": {"filter": "Header Section", "author": ["Saber Izadpanah Tous", "E. Mohamadi", "M. Mousavi", "R. Darvish Khalil Abadi", "Ehsan Kargaran", "Hooman Nabovati"]}, "vhdlvisualizer hdl model visualization with simulation based verification": {"filter": "Header Section", "author": ["Dominik Macko", "Katarina Jelemenska"]}, "optimised power supply unit design": {"filter": "Header Section", "author": ["Martin Pospisilik", "Milan Adamek"]}, "selective redundancy to improve reliability and to slow down delay degradation due to gate oxide breakdown": {"filter": "Header Section", "author": ["Hagen Samrow", "Claas Cornelius", "Philipp Gorski", "Andreas Tockhorn", "Dirk Timmermann"]}, "lightweight benchmarking of platforms for network traffic processing": {"filter": "Header Section", "author": ["Pavol Korcek", "Martin Zadnik"]}, "bounded model checking of contiki applications": {"filter": "Header Section", "author": ["Thilo Vortler", "Steffen Rulke", "Petra Hofstedt"]}, "an evaluation of the application dependent fpga test method": {"filter": "Header Section", "author": ["Martin Rozkovec", "Jiri Jenicek", "Ondrej Novak"]}, "automated synthesis and design error repair of systems": {"filter": "Header Section", "author": ["Georg Hofferek"]}, "a low overhead monitoring ring interconnect for mpsoc parameter optimization": {"filter": "Header Section", "author": ["Abdelmajid Bouajila", "Abdallah Lakhtel", "Johannes Zeppenfeld", "Walter Stechele", "Andreas Herkersdorf"]}, "digital driven formal analog verification for asynchronously feed backed circuitries": {"filter": "Header Section", "author": ["Gurkan Uygur", "Sebastian Sattler"]}, "power constraint testing for multi clock domain socs using concurrent hybrid bist": {"filter": "Header Section", "author": ["M. H. Haghbayan", "Saeed Safari", "Zainalabedin Navabi"]}, "auto calibration techniques in built in jitter measurement circuit": {"filter": "Header Section", "author": ["Chih-Ping Cheng", "Jen-Chieh Liu", "Kuo-Hsing Cheng"]}, "tsv based 3d stacked ics opportunities and challenges": {"filter": "Header Section", "author": ["Said Hamdioui"]}, "dt presenter electronic interactive system for design and test education": {"filter": "Header Section", "author": ["Matej Hlatky", "Valter Martinek", "Elena Gramatova"]}, "application of iddt test towards increasing sram reliability in nanometer technologies": {"filter": "Header Section", "author": ["Gabor Gyepes", "Daniel Arbet", "Juraj Brenkus", "Viera Stopjakova"]}, "a user level library for fault tolerance on shared memory multicore systems": {"filter": "Header Section", "author": ["Hamid Mushtaq", "Zaid Al-Ars", "Koen Bertels"]}, "on line test of embedded systems which role for functional test": {"filter": "Header Section", "author": ["Matteo Sonza Reorda"]}, "a 1v low power high gain 3 11 ghz double balanced cmos sub harmonic mixer": {"filter": "Header Section", "author": ["Rouhollah Feghhi", "Sasan Naseh"]}, "lightweight cipher resistivity against brute force attack analysis of present": {"filter": "Header Section", "author": ["Jan Pospisil", "Martin Novotny"]}, "asynchronous circuit design from basics to practical applications": {"filter": "Header Section", "author": ["Eckhard Grass", "Milos Krstic", "Xin Fan", "Steffen Zeidler"]}, "cdma technique for network on chip": {"filter": "Header Section", "author": ["Ahmed A. El Badry", "Mohamed A. Abd El-Ghany"]}, "fault management in an ieee p1687 ijtag environment": {"filter": "Header Section", "author": ["Erik Larsson", "Konstantin Sibin"]}, "design methodology for fault tolerant asics": {"filter": "Header Section", "author": ["Vladimir Petrovic", "Marko Ilic", "Gunter Schoof", "Zoran Stamenkovic"]}, "temperature and on chip crosstalk measurement using ring oscillators in fpga": {"filter": "Header Section", "author": ["Martin Gag", "Tim Wegner", "Ansgar Waschki", "Dirk Timmermann"]}, "vertical slit transistor based integrated circuits vestics": {"filter": "Header Section", "author": ["Andrzej Pfitzner"]}, "nand nor gate polymorphism in low temperature environment": {"filter": "Header Section", "author": ["Richard Ruzicka", "Vaclav Simek"]}, "agate towards designing a low power chip multithreading processor for mobile software defined radio systems": {"filter": "Header Section", "author": ["Krzysztof Marcinek", "Witold A. Pleskacz"]}, "low power balun design for 1 575 ghz in 90 nm cmos rechnology": {"filter": "Header Section", "author": ["Jacek Gradzki"]}, "synthesis of petri nets into fpga with operation flexible memories": {"filter": "Header Section", "author": ["Arkadiusz Bukowiec", "Marian Adamski"]}, "generation of systemc tlm code from uml marte sequence diagrams for verification": {"filter": "Header Section", "author": ["Emad Samuel Malki Ebeid", "Davide Quaglia", "Franco Fummi"]}, "current sensing completion detection in dual rail asynchronous systems": {"filter": "Header Section", "author": ["Lukas Nagy", "Viera Stopjakova"]}, "obist strategy versus parametric test efficiency in covering catastrophic faults in active analog filters": {"filter": "Header Section", "author": ["Daniel Arbet", "Gabor Gyepes", "Juraj Brenkus", "Viera Stopjakova"]}, "3d integration opportunities design challenges and approaches": {"filter": "Header Section", "author": ["Uwe Knochel"]}, "effective rt level software based self testing of embedded processor cores": {"filter": "Header Section", "author": ["Parisa Kabiri", "Zainalabedin Navabi"]}, "differential evolutionary optimization algorithm applied to esd mosfet model fitting problem": {"filter": "Header Section", "author": ["Tomas Napravnik", "Vlastimil Kote", "Vladimir Molata", "Jiri Jakovenko"]}}