//==================================================
// This file contains the Excluded objects
// Generated By User: aradan
// Format Version: 2
// Date: Mon Mar 21 11:28:13 2022
// ExclMode: default
//==================================================
CHECKSUM: "2466033420 2175246917"
INSTANCE: tb.gpu0.chip0.core.udcnc.udpcsc.dcio.udcio.udcio_dlpc_cbus.dlpc_config_if.udc_phycfg_mstrif
ANNOTATION: " no backpressure in dlpc (PhyReqMaster=1) so it never goes to PHYEXT state "
Condition 7 "1082309678" "(PhyReqMaster ? 4'b1 : 4'b0011) 1 -1"
ANNOTATION: " no backpressure in dlpc (PhyReqMaster=1) so it never goes to PHYRELEASE state "
Condition 8 "401540368" "(ArbRelease ? 4'b0 : 4'b0011) 1 -1" (1 "0")
ANNOTATION: " no backpressure in dlpc (PhyReqMaster=1) so it never goes to PHYRELEASE state "
Condition 8 "401540368" "(ArbRelease ? 4'b0 : 4'b0011) 1 -1" (2 "1")
ANNOTATION: " no backpressure in dlpc (PhyReqMaster=1) "
Condition 11 "205275741" "((HUBPHYstate == 4'b0) && PhyReqMaster) 1 -1" (1 "01")
ANNOTATION: " no backpressure in dlpc (PhyReqMaster=1) "
Condition 11 "205275741" "((HUBPHYstate == 4'b0) && PhyReqMaster) 1 -1" (3 "11")
ANNOTATION: " No backpressure in DLPC so it never goes to PHYEXT "
Condition 2 "1390456710" "((HUBPHYstate == 4'b0) || (HUBPHYstate == 4'b1) || (HUBPHYstate == 4'b0011)) 1 -1" (3 "010")
ANNOTATION: " No backpressure in DLPC so it never goes to PHYEXT so it never goes to PGYHYRELEASE "
Condition 2 "1390456710" "((HUBPHYstate == 4'b0) || (HUBPHYstate == 4'b1) || (HUBPHYstate == 4'b0011)) 1 -1" (2 "001")
CHECKSUM: "2466033420 83971080"
INSTANCE: tb.gpu0.chip0.core.udcnc.udpcsc.dcio.udcio.udcio_dlpc_cbus.dlpc_config_if.udc_phycfg_mstrif
Toggle 1to0 AdrPhase0 [6] "net AdrPhase0[7:0]"
Toggle 0to1 AdrPhase0 [6] "net AdrPhase0[7:0]"
Toggle 1to0 AdrPhase0 [5] "net AdrPhase0[7:0]"
Toggle 0to1 AdrPhase0 [5] "net AdrPhase0[7:0]"
Toggle 1to0 AdrPhase0 [4] "net AdrPhase0[7:0]"
Toggle 0to1 AdrPhase0 [4] "net AdrPhase0[7:0]"
Toggle 1to0 AdrPhase0 [3] "net AdrPhase0[7:0]"
Toggle 0to1 AdrPhase0 [3] "net AdrPhase0[7:0]"
Toggle 1to0 AdrPhase0 [2] "net AdrPhase0[7:0]"
Toggle 0to1 AdrPhase0 [2] "net AdrPhase0[7:0]"
Toggle 1to0 AdrPhase0 [1] "net AdrPhase0[7:0]"
Toggle 0to1 AdrPhase0 [1] "net AdrPhase0[7:0]"
Toggle 1to0 AdrPhase0 [0] "net AdrPhase0[7:0]"
Toggle 0to1 AdrPhase0 [0] "net AdrPhase0[7:0]"
Toggle 1to0 AdrPhase0 [7] "net AdrPhase0[7:0]"
Toggle 0to1 AdrPhase0 [7] "net AdrPhase0[7:0]"
Toggle 1to0 PhyReqMaster "net PhyReqMaster"
Toggle 0to1 PhyReqMaster "net PhyReqMaster"
Toggle 1to0 Phy_RegAddr_sync [14] "net Phy_RegAddr_sync[15:0]"
Toggle 0to1 Phy_RegAddr_sync [14] "net Phy_RegAddr_sync[15:0]"
Toggle 1to0 Phy_RegAddr_sync [13] "net Phy_RegAddr_sync[15:0]"
Toggle 0to1 Phy_RegAddr_sync [13] "net Phy_RegAddr_sync[15:0]"
Toggle 1to0 Phy_RegAddr_sync [12] "net Phy_RegAddr_sync[15:0]"
Toggle 0to1 Phy_RegAddr_sync [12] "net Phy_RegAddr_sync[15:0]"
Toggle 1to0 Phy_RegAddr_sync [11] "net Phy_RegAddr_sync[15:0]"
Toggle 0to1 Phy_RegAddr_sync [11] "net Phy_RegAddr_sync[15:0]"
Toggle 1to0 Phy_RegAddr_sync [10] "net Phy_RegAddr_sync[15:0]"
Toggle 0to1 Phy_RegAddr_sync [10] "net Phy_RegAddr_sync[15:0]"
Toggle 1to0 Phy_RegAddr_sync [9] "net Phy_RegAddr_sync[15:0]"
Toggle 0to1 Phy_RegAddr_sync [9] "net Phy_RegAddr_sync[15:0]"
Toggle 1to0 Phy_RegAddr_sync [8] "net Phy_RegAddr_sync[15:0]"
Toggle 0to1 Phy_RegAddr_sync [8] "net Phy_RegAddr_sync[15:0]"
Toggle 1to0 Phy_RegAddr_sync [7] "net Phy_RegAddr_sync[15:0]"
Toggle 0to1 Phy_RegAddr_sync [7] "net Phy_RegAddr_sync[15:0]"
Toggle 1to0 Phy_RegAddr_sync [6] "net Phy_RegAddr_sync[15:0]"
Toggle 0to1 Phy_RegAddr_sync [6] "net Phy_RegAddr_sync[15:0]"
Toggle 1to0 Phy_RegAddr_sync [5] "net Phy_RegAddr_sync[15:0]"
Toggle 0to1 Phy_RegAddr_sync [5] "net Phy_RegAddr_sync[15:0]"
Toggle 1to0 Phy_RegAddr_sync [4] "net Phy_RegAddr_sync[15:0]"
Toggle 0to1 Phy_RegAddr_sync [4] "net Phy_RegAddr_sync[15:0]"
Toggle 1to0 Phy_RegAddr_sync [3] "net Phy_RegAddr_sync[15:0]"
Toggle 0to1 Phy_RegAddr_sync [3] "net Phy_RegAddr_sync[15:0]"
Toggle 1to0 Phy_RegAddr_sync [15] "net Phy_RegAddr_sync[15:0]"
Toggle 0to1 Phy_RegAddr_sync [15] "net Phy_RegAddr_sync[15:0]"
Toggle 1to0 Phy_RegAddr_sync_reg [14] "reg Phy_RegAddr_sync_reg[15:0]"
Toggle 0to1 Phy_RegAddr_sync_reg [14] "reg Phy_RegAddr_sync_reg[15:0]"
Toggle 1to0 Phy_RegAddr_sync_reg [13] "reg Phy_RegAddr_sync_reg[15:0]"
Toggle 0to1 Phy_RegAddr_sync_reg [13] "reg Phy_RegAddr_sync_reg[15:0]"
Toggle 1to0 Phy_RegAddr_sync_reg [12] "reg Phy_RegAddr_sync_reg[15:0]"
Toggle 0to1 Phy_RegAddr_sync_reg [12] "reg Phy_RegAddr_sync_reg[15:0]"
Toggle 1to0 Phy_RegAddr_sync_reg [11] "reg Phy_RegAddr_sync_reg[15:0]"
Toggle 0to1 Phy_RegAddr_sync_reg [11] "reg Phy_RegAddr_sync_reg[15:0]"
Toggle 1to0 Phy_RegAddr_sync_reg [10] "reg Phy_RegAddr_sync_reg[15:0]"
Toggle 0to1 Phy_RegAddr_sync_reg [10] "reg Phy_RegAddr_sync_reg[15:0]"
Toggle 1to0 Phy_RegAddr_sync_reg [9] "reg Phy_RegAddr_sync_reg[15:0]"
Toggle 0to1 Phy_RegAddr_sync_reg [9] "reg Phy_RegAddr_sync_reg[15:0]"
Toggle 1to0 Phy_RegAddr_sync_reg [8] "reg Phy_RegAddr_sync_reg[15:0]"
Toggle 0to1 Phy_RegAddr_sync_reg [8] "reg Phy_RegAddr_sync_reg[15:0]"
Toggle 1to0 Phy_RegAddr_sync_reg [7] "reg Phy_RegAddr_sync_reg[15:0]"
Toggle 0to1 Phy_RegAddr_sync_reg [7] "reg Phy_RegAddr_sync_reg[15:0]"
Toggle 1to0 Phy_RegAddr_sync_reg [6] "reg Phy_RegAddr_sync_reg[15:0]"
Toggle 0to1 Phy_RegAddr_sync_reg [6] "reg Phy_RegAddr_sync_reg[15:0]"
Toggle 1to0 Phy_RegAddr_sync_reg [5] "reg Phy_RegAddr_sync_reg[15:0]"
Toggle 0to1 Phy_RegAddr_sync_reg [5] "reg Phy_RegAddr_sync_reg[15:0]"
Toggle 1to0 Phy_RegAddr_sync_reg [4] "reg Phy_RegAddr_sync_reg[15:0]"
Toggle 0to1 Phy_RegAddr_sync_reg [4] "reg Phy_RegAddr_sync_reg[15:0]"
Toggle 1to0 Phy_RegAddr_sync_reg [3] "reg Phy_RegAddr_sync_reg[15:0]"
Toggle 0to1 Phy_RegAddr_sync_reg [3] "reg Phy_RegAddr_sync_reg[15:0]"
Toggle 1to0 Phy_RegAddr_sync_reg [15] "reg Phy_RegAddr_sync_reg[15:0]"
Toggle 0to1 Phy_RegAddr_sync_reg [15] "reg Phy_RegAddr_sync_reg[15:0]"
Toggle 1to0 iPhyCfg_PhyReqMaster "net iPhyCfg_PhyReqMaster"
Toggle 0to1 iPhyCfg_PhyReqMaster "net iPhyCfg_PhyReqMaster"
Toggle 1to0 oPhyCfg_CfgAckMaster "reg oPhyCfg_CfgAckMaster"
Toggle 0to1 oPhyCfg_CfgAckMaster "reg oPhyCfg_CfgAckMaster"
Toggle 1to0 wr_count [6] "reg wr_count[7:0]"
Toggle 0to1 wr_count [6] "reg wr_count[7:0]"
Toggle 1to0 wr_count [5] "reg wr_count[7:0]"
Toggle 0to1 wr_count [5] "reg wr_count[7:0]"
Toggle 1to0 wr_count [4] "reg wr_count[7:0]"
Toggle 0to1 wr_count [4] "reg wr_count[7:0]"
Toggle 1to0 wr_count [3] "reg wr_count[7:0]"
Toggle 0to1 wr_count [3] "reg wr_count[7:0]"
Toggle 1to0 wr_count [2] "reg wr_count[7:0]"
Toggle 0to1 wr_count [2] "reg wr_count[7:0]"
Toggle 1to0 wr_count [7] "reg wr_count[7:0]"
Toggle 0to1 wr_count [7] "reg wr_count[7:0]"
Toggle 1to0 AdrPhase1 [6] "net AdrPhase1[7:0]"
Toggle 0to1 AdrPhase1 [6] "net AdrPhase1[7:0]"
Toggle 1to0 AdrPhase1 [5] "net AdrPhase1[7:0]"
Toggle 0to1 AdrPhase1 [5] "net AdrPhase1[7:0]"
Toggle 1to0 AdrPhase1 [4] "net AdrPhase1[7:0]"
Toggle 0to1 AdrPhase1 [4] "net AdrPhase1[7:0]"
Toggle 1to0 AdrPhase1 [3] "net AdrPhase1[7:0]"
Toggle 0to1 AdrPhase1 [3] "net AdrPhase1[7:0]"
Toggle 1to0 AdrPhase1 [7] "net AdrPhase1[7:0]"
Toggle 0to1 AdrPhase1 [7] "net AdrPhase1[7:0]"
CHECKSUM: "2466033420 982748297"
INSTANCE: tb.gpu0.chip0.core.udcnc.udpcsc.dcio.udcio.udcio_dlpc_cbus.dlpc_config_if.udc_phycfg_mstrif
Fsm HUBPHYstate "787729510"
ANNOTATION: " This transition will not happen unless reset asserts "
Transition CFGHUB_PHYADR1->CFGHUB_PHYIDLE "10->0"
Fsm HUBPHYstate "787729510"
ANNOTATION: " This transition will not happen unless reset asserts "
Transition CFGHUB_PHYWDATA3->CFGHUB_PHYIDLE "9->0"
Fsm HUBPHYstate "787729510"
ANNOTATION: " This transition will not happen unless reset asserts "
Transition CFGHUB_PHYWDATA2->CFGHUB_PHYIDLE "11->0"
Fsm HUBPHYstate "787729510"
ANNOTATION: " This transition will not happen unless reset asserts "
Transition CFGHUB_PHYWDATA1->CFGHUB_PHYIDLE "15->0"
Fsm HUBPHYstate "787729510"
ANNOTATION: " This transition will not happen unless reset asserts "
Transition CFGHUB_PHYWDATA0->CFGHUB_PHYIDLE "14->0"
Fsm HUBPHYstate "787729510"
ANNOTATION: " This transition will not happen unless reset asserts "
Transition CFGHUB_PHYRWAIT->CFGHUB_PHYIDLE "4->0"
Fsm HUBPHYstate "787729510"
ANNOTATION: " no backpressure in dlpc (PhyReqMaster=1) so it never goes to PHYEXT state "
Transition CFGHUB_PHYRELEASE->CFGHUB_PHYIDLE "3->0"
Fsm HUBPHYstate "787729510"
ANNOTATION: " no backpressure in dlpc (PhyReqMaster=1) so it never goes to PHYEXT state "
Transition CFGHUB_PHYIDLE->CFGHUB_PHYEXT "0->1"
Fsm HUBPHYstate "787729510"
ANNOTATION: " no backpressure in dlpc (PhyReqMaster=1) so it never goes to PHYEXT state "
Transition CFGHUB_PHYEXT->CFGHUB_PHYRELEASE "1->3"
Fsm HUBPHYstate "787729510"
ANNOTATION: " no backpressure in dlpc (PhyReqMaster=1) so it never goes to PHYEXT state "
Transition CFGHUB_PHYEXT->CFGHUB_PHYIDLE "1->0"
ANNOTATION_BEGIN: "  no backpressure from dlpc  "
State CFGHUB_PHYEXT "1"
State CFGHUB_PHYRELEASE "3"
ANNOTATION_END
CHECKSUM: "2466033420 2895668581"
INSTANCE: tb.gpu0.chip0.core.udcnc.udpcsc.dcio.udcio.udcio_dlpc_cbus.dlpc_config_if.udc_phycfg_mstrif
ANNOTATION: "no backpressure in dlpc (PhyReqMaster=1) so it never goes to PHYEXT state"
Block 9 "1608569662" "if (PhyReqMaster)"
ANNOTATION: "no backpressure in dlpc (PhyReqMaster=1)"
Block 36 "3151634993" "Last_cmd <= 1'b0;"
ANNOTATION: "no backpressure in dlpc (PhyReqMaster=1) so it never goes to PHYEXT state"
Block 31 "3930406507" "WaitCount <= 3'b111;"
ANNOTATION: "no backpressure in dlpc (PhyReqMaster=1) so it never goes to PHYEXT state"
Block 30 "2718501902" "if ((HUBPHYstate == 4'b1))"
ANNOTATION: "no backpressure in dlpc (PhyReqMaster=1) so it never goes to PHYEXT or PHYRELEASE states"
Block 19 "1013988079" "eHUBPHYstate = (ArbRelease ? 4'b0 : 4'b0011);"
ANNOTATION: "no backpressure in dlpc (PhyReqMaster=1) so it never goes to PHYEXT or PHYRELEASE states"
Block 18 "1037588619" "eHUBPHYstate = (PhyReqMaster ? 4'b1 : 4'b0011);"
ANNOTATION: "no backpressure in dlpc (PhyReqMaster=1) so it never goes to PHYEXT state"
Block 10 "2379079779" "eHUBPHYstate = 4'b1;"
