<stg><name>read_and_gen_2x2<ap_fixed<64, 21, 0, 3, 0>, 160, 3, 2, 80></name>


<trans_list>

<trans id="412" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="443" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln220" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="444" from="2" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln220" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="415" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="448" from="4" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="449" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="446" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="447" from="6" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="421" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="452" from="8" to="10">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln258" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="453" from="8" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln258" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="451" from="9" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="426" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="456" from="11" to="13">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="457" from="11" to="12">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln278" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="455" from="12" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="431" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="460" from="14" to="16">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="461" from="14" to="15">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="459" from="15" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="436" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="464" from="17" to="19">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln299" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="465" from="17" to="18">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln299" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="463" from="18" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="441" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="21" st_id="1" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="64" op_0_bw="64">
<![CDATA[
entry:0 %alpha_acc_V_0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="alpha_acc_V_0"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="64" op_0_bw="64">
<![CDATA[
entry:1 %alpha_acc_V_1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="alpha_acc_V_1"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="64" op_0_bw="64">
<![CDATA[
entry:2 %beta_acc_V_0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="beta_acc_V_0"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="64" op_0_bw="64">
<![CDATA[
entry:3 %beta_acc_V_1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="beta_acc_V_1"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="64" op_0_bw="64">
<![CDATA[
entry:4 %gamma_acc_V_0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="gamma_acc_V_0"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="64" op_0_bw="64">
<![CDATA[
entry:5 %gamma_acc_V_1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="gamma_acc_V_1"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="64" op_0_bw="64">
<![CDATA[
entry:6 %alpha_sum_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="alpha_sum_V"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="64" op_0_bw="64">
<![CDATA[
entry:7 %beta_sum_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="beta_sum_V"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="64" op_0_bw="64">
<![CDATA[
entry:8 %gamma_sum_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="gamma_sum_V"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="64" op_0_bw="64">
<![CDATA[
entry:9 %alpha_sum_tmp0_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="alpha_sum_tmp0_V"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="64" op_0_bw="64">
<![CDATA[
entry:10 %beta_sum_tmp0_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="beta_sum_tmp0_V"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="64" op_0_bw="64">
<![CDATA[
entry:11 %gamma_sum_tmp0_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="gamma_sum_tmp0_V"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="64" op_0_bw="64">
<![CDATA[
entry:12 %alpha_sum_tmp1_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="alpha_sum_tmp1_V"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="64" op_0_bw="64">
<![CDATA[
entry:13 %beta_sum_tmp1_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="beta_sum_tmp1_V"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="64" op_0_bw="64">
<![CDATA[
entry:14 %gamma_sum_tmp1_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="gamma_sum_tmp1_V"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="64" op_0_bw="64">
<![CDATA[
entry:15 %alpha_sum_tmp2_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="alpha_sum_tmp2_V"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="64" op_0_bw="64">
<![CDATA[
entry:16 %beta_sum_tmp2_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="beta_sum_tmp2_V"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="64" op_0_bw="64">
<![CDATA[
entry:17 %gamma_sum_tmp2_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="gamma_sum_tmp2_V"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:18 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %alpha_strm1, void @empty_44, i32 0, i32 0, void @empty_39, i32 0, i32 0, void @empty_39, void @empty_39, void @empty_39, i32 0, i32 0, i32 0, i32 0, void @empty_39, void @empty_39

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:19 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %beta_strm2, void @empty_44, i32 0, i32 0, void @empty_39, i32 0, i32 0, void @empty_39, void @empty_39, void @empty_39, i32 0, i32 0, i32 0, i32 0, void @empty_39, void @empty_39

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:20 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %gamma_strm3, void @empty_44, i32 0, i32 0, void @empty_39, i32 0, i32 0, void @empty_39, void @empty_39, void @empty_39, i32 0, i32 0, i32 0, i32 0, void @empty_39, void @empty_39

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="2" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:21 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i2 %col_j, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="2" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:22 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i2 %col_i, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
entry:23 %col_i_read = read i2 @_ssdm_op_Read.ap_fifo.i2P0A, i2 %col_i

]]></Node>
<StgValue><ssdm name="col_i_read"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
entry:24 %col_j_read = read i2 @_ssdm_op_Read.ap_fifo.i2P0A, i2 %col_j

]]></Node>
<StgValue><ssdm name="col_j_read"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:25 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %A_j_V_1, i64 666, i64 25, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:26 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %A_j_V_0, i64 666, i64 25, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:27 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %A_i_V_1, i64 666, i64 25, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:28 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %A_i_V_0, i64 666, i64 25, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:29 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %matA_V_1, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:30 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %matA_V_0, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0" op_1_bw="0" op_2_bw="0" op_3_bw="64" op_4_bw="64" op_5_bw="64">
<![CDATA[
entry:31 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, void @A_j_V_0, void @A_j_V_1, i64 666, i64 25, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0" op_1_bw="0" op_2_bw="0" op_3_bw="64" op_4_bw="64" op_5_bw="64">
<![CDATA[
entry:32 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, void @A_i_V_0, void @A_i_V_1, i64 666, i64 25, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0" op_1_bw="0" op_2_bw="0" op_3_bw="64" op_4_bw="64" op_5_bw="64">
<![CDATA[
entry:33 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, void @matA_V_0, void @matA_V_1, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:34 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %alpha_strm1, void @empty_44, i32 0, i32 0, void @empty_39, i32 0, i32 0, void @empty_39, void @empty_39, void @empty_39, i32 0, i32 0, i32 0, i32 0, void @empty_39, void @empty_39

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:35 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %beta_strm2, void @empty_44, i32 0, i32 0, void @empty_39, i32 0, i32 0, void @empty_39, void @empty_39, void @empty_39, i32 0, i32 0, i32 0, i32 0, void @empty_39, void @empty_39

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:36 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %gamma_strm3, void @empty_44, i32 0, i32 0, void @empty_39, i32 0, i32 0, void @empty_39, void @empty_39, void @empty_39, i32 0, i32 0, i32 0, i32 0, void @empty_39, void @empty_39

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="64">
<![CDATA[
entry:37 %specmemcore_ln205 = specmemcore void @_ssdm_op_SpecMemCore, i64 %alpha_acc_V_0, i64 %alpha_acc_V_1, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln205"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="64">
<![CDATA[
entry:38 %specmemcore_ln208 = specmemcore void @_ssdm_op_SpecMemCore, i64 %beta_acc_V_0, i64 %beta_acc_V_1, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln208"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="64">
<![CDATA[
entry:39 %specmemcore_ln211 = specmemcore void @_ssdm_op_SpecMemCore, i64 %gamma_acc_V_0, i64 %gamma_acc_V_1, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln211"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0">
<![CDATA[
entry:40 %br_ln220 = br void %_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit702.i.i

]]></Node>
<StgValue><ssdm name="br_ln220"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit702.i.i:0 %t = phi i5 0, void %entry, i5 %add_ln220, void %_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit702.split.i.i

]]></Node>
<StgValue><ssdm name="t"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit702.i.i:1 %add_ln220 = add i5 %t, i5 1

]]></Node>
<StgValue><ssdm name="add_ln220"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit702.i.i:2 %icmp_ln220 = icmp_eq  i5 %t, i5 16

]]></Node>
<StgValue><ssdm name="icmp_ln220"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit702.i.i:3 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit702.i.i:4 %br_ln220 = br i1 %icmp_ln220, void %_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit702.split.i.i, void

]]></Node>
<StgValue><ssdm name="br_ln220"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln220" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="64" op_0_bw="5">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit702.split.i.i:0 %zext_ln220 = zext i5 %t

]]></Node>
<StgValue><ssdm name="zext_ln220"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln220" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit702.split.i.i:1 %specpipeline_ln220 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_39

]]></Node>
<StgValue><ssdm name="specpipeline_ln220"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln220" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit702.split.i.i:2 %specloopname_ln220 = specloopname void @_ssdm_op_SpecLoopName, void @empty_36

]]></Node>
<StgValue><ssdm name="specloopname_ln220"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln220" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="4" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit702.split.i.i:3 %alpha_acc_V_0_addr = getelementptr i64 %alpha_acc_V_0, i64 0, i64 %zext_ln220

]]></Node>
<StgValue><ssdm name="alpha_acc_V_0_addr"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln220" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="64" op_1_bw="4">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit702.split.i.i:4 %store_ln225 = store i64 0, i4 %alpha_acc_V_0_addr

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln220" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="4" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit702.split.i.i:5 %beta_acc_V_0_addr = getelementptr i64 %beta_acc_V_0, i64 0, i64 %zext_ln220

]]></Node>
<StgValue><ssdm name="beta_acc_V_0_addr"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln220" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="64" op_1_bw="4">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit702.split.i.i:6 %store_ln226 = store i64 0, i4 %beta_acc_V_0_addr

]]></Node>
<StgValue><ssdm name="store_ln226"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln220" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="4" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit702.split.i.i:7 %gamma_acc_V_0_addr = getelementptr i64 %gamma_acc_V_0, i64 0, i64 %zext_ln220

]]></Node>
<StgValue><ssdm name="gamma_acc_V_0_addr"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln220" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="64" op_1_bw="4">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit702.split.i.i:8 %store_ln227 = store i64 0, i4 %gamma_acc_V_0_addr

]]></Node>
<StgValue><ssdm name="store_ln227"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln220" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="4" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit702.split.i.i:9 %alpha_acc_V_1_addr = getelementptr i64 %alpha_acc_V_1, i64 0, i64 %zext_ln220

]]></Node>
<StgValue><ssdm name="alpha_acc_V_1_addr"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln220" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="64" op_1_bw="4">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit702.split.i.i:10 %store_ln225 = store i64 0, i4 %alpha_acc_V_1_addr

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln220" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="4" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit702.split.i.i:11 %beta_acc_V_1_addr = getelementptr i64 %beta_acc_V_1, i64 0, i64 %zext_ln220

]]></Node>
<StgValue><ssdm name="beta_acc_V_1_addr"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln220" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="64" op_1_bw="4">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit702.split.i.i:12 %store_ln226 = store i64 0, i4 %beta_acc_V_1_addr

]]></Node>
<StgValue><ssdm name="store_ln226"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln220" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="4" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit702.split.i.i:13 %gamma_acc_V_1_addr = getelementptr i64 %gamma_acc_V_1, i64 0, i64 %zext_ln220

]]></Node>
<StgValue><ssdm name="gamma_acc_V_1_addr"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln220" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="64" op_1_bw="4">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit702.split.i.i:14 %store_ln227 = store i64 0, i4 %gamma_acc_V_1_addr

]]></Node>
<StgValue><ssdm name="store_ln227"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln220" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="4" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit702.split.i.i:15 %alpha_sum_V_addr = getelementptr i64 %alpha_sum_V, i64 0, i64 %zext_ln220

]]></Node>
<StgValue><ssdm name="alpha_sum_V_addr"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln220" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="64" op_1_bw="4">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit702.split.i.i:16 %store_ln230 = store i64 0, i4 %alpha_sum_V_addr

]]></Node>
<StgValue><ssdm name="store_ln230"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln220" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="4" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit702.split.i.i:17 %beta_sum_V_addr = getelementptr i64 %beta_sum_V, i64 0, i64 %zext_ln220

]]></Node>
<StgValue><ssdm name="beta_sum_V_addr"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln220" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="64" op_1_bw="4">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit702.split.i.i:18 %store_ln231 = store i64 0, i4 %beta_sum_V_addr

]]></Node>
<StgValue><ssdm name="store_ln231"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln220" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="4" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit702.split.i.i:19 %gamma_sum_V_addr = getelementptr i64 %gamma_sum_V, i64 0, i64 %zext_ln220

]]></Node>
<StgValue><ssdm name="gamma_sum_V_addr"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln220" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="64" op_1_bw="4">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit702.split.i.i:20 %store_ln232 = store i64 0, i4 %gamma_sum_V_addr

]]></Node>
<StgValue><ssdm name="store_ln232"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln220" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit702.split.i.i:21 %br_ln0 = br void %_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit702.i.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="89" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="8" op_0_bw="2">
<![CDATA[
:0 %col_i_load_cast = zext i2 %col_i_read

]]></Node>
<StgValue><ssdm name="col_i_load_cast"/></StgValue>
</operation>

<operation id="90" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="8" op_0_bw="2">
<![CDATA[
:1 %zext_ln236_1 = zext i2 %col_j_read

]]></Node>
<StgValue><ssdm name="zext_ln236_1"/></StgValue>
</operation>

<operation id="91" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="0">
<![CDATA[
:2 %br_ln236 = br void %_ZN13ap_fixed_baseILi129ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i588.i.i

]]></Node>
<StgValue><ssdm name="br_ln236"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="92" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi129ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i588.i.i:0 %k = phi i7 0, void, i7 %add_ln236, void %_ZN13ap_fixed_baseILi129ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i588.split.i.i

]]></Node>
<StgValue><ssdm name="k"/></StgValue>
</operation>

<operation id="93" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi129ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i588.i.i:1 %add_ln236 = add i7 %k, i7 1

]]></Node>
<StgValue><ssdm name="add_ln236"/></StgValue>
</operation>

<operation id="94" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi129ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i588.i.i:2 %icmp_ln236 = icmp_eq  i7 %k, i7 80

]]></Node>
<StgValue><ssdm name="icmp_ln236"/></StgValue>
</operation>

<operation id="95" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi129ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i588.i.i:3 %br_ln236 = br i1 %icmp_ln236, void %_ZN13ap_fixed_baseILi129ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i588.split.i.i, void %.preheader.i.i.preheader

]]></Node>
<StgValue><ssdm name="br_ln236"/></StgValue>
</operation>

<operation id="96" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="8" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi129ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i588.split.i.i:1 %zext_ln245 = zext i7 %k

]]></Node>
<StgValue><ssdm name="zext_ln245"/></StgValue>
</operation>

<operation id="97" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="6" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi129ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i588.split.i.i:2 %trunc_ln245 = trunc i7 %k

]]></Node>
<StgValue><ssdm name="trunc_ln245"/></StgValue>
</operation>

<operation id="98" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="8" op_0_bw="8" op_1_bw="6" op_2_bw="2">
<![CDATA[
_ZN13ap_fixed_baseILi129ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i588.split.i.i:3 %tmp_cast = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %trunc_ln245, i2 0

]]></Node>
<StgValue><ssdm name="tmp_cast"/></StgValue>
</operation>

<operation id="99" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi129ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i588.split.i.i:4 %sub_ln245 = sub i8 %tmp_cast, i8 %zext_ln245

]]></Node>
<StgValue><ssdm name="sub_ln245"/></StgValue>
</operation>

<operation id="100" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi129ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i588.split.i.i:5 %add_ln245 = add i8 %sub_ln245, i8 %col_i_load_cast

]]></Node>
<StgValue><ssdm name="add_ln245"/></StgValue>
</operation>

<operation id="101" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="64" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi129ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i588.split.i.i:6 %zext_ln245_1 = zext i8 %add_ln245

]]></Node>
<StgValue><ssdm name="zext_ln245_1"/></StgValue>
</operation>

<operation id="102" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi129ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i588.split.i.i:7 %matA_V_0_addr = getelementptr i64 %matA_V_0, i64 0, i64 %zext_ln245_1

]]></Node>
<StgValue><ssdm name="matA_V_0_addr"/></StgValue>
</operation>

<operation id="103" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi129ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i588.split.i.i:8 %add_ln246 = add i8 %sub_ln245, i8 %zext_ln236_1

]]></Node>
<StgValue><ssdm name="add_ln246"/></StgValue>
</operation>

<operation id="104" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="64" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi129ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i588.split.i.i:9 %zext_ln246 = zext i8 %add_ln246

]]></Node>
<StgValue><ssdm name="zext_ln246"/></StgValue>
</operation>

<operation id="105" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi129ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i588.split.i.i:10 %matA_V_0_addr_2 = getelementptr i64 %matA_V_0, i64 0, i64 %zext_ln246

]]></Node>
<StgValue><ssdm name="matA_V_0_addr_2"/></StgValue>
</operation>

<operation id="106" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi129ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i588.split.i.i:11 %matA_V_1_addr = getelementptr i64 %matA_V_1, i64 0, i64 %zext_ln245_1

]]></Node>
<StgValue><ssdm name="matA_V_1_addr"/></StgValue>
</operation>

<operation id="107" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi129ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i588.split.i.i:12 %matA_V_1_addr_2 = getelementptr i64 %matA_V_1, i64 0, i64 %zext_ln246

]]></Node>
<StgValue><ssdm name="matA_V_1_addr_2"/></StgValue>
</operation>

<operation id="108" st_id="4" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="64" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi129ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i588.split.i.i:18 %Aki_V = load i8 %matA_V_0_addr

]]></Node>
<StgValue><ssdm name="Aki_V"/></StgValue>
</operation>

<operation id="109" st_id="4" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="64" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi129ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i588.split.i.i:19 %Akj_V = load i8 %matA_V_0_addr_2

]]></Node>
<StgValue><ssdm name="Akj_V"/></StgValue>
</operation>

<operation id="110" st_id="4" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="64" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi129ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i588.split.i.i:56 %Aki_V_1 = load i8 %matA_V_1_addr

]]></Node>
<StgValue><ssdm name="Aki_V_1"/></StgValue>
</operation>

<operation id="111" st_id="4" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="64" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi129ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i588.split.i.i:57 %Akj_V_1 = load i8 %matA_V_1_addr_2

]]></Node>
<StgValue><ssdm name="Akj_V_1"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="112" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="64" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi129ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i588.split.i.i:0 %zext_ln236 = zext i7 %k

]]></Node>
<StgValue><ssdm name="zext_ln236"/></StgValue>
</operation>

<operation id="113" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="4" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi129ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i588.split.i.i:16 %empty = trunc i7 %k

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="114" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="64" op_0_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi129ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i588.split.i.i:17 %idxprom9425_i_i = zext i4 %empty

]]></Node>
<StgValue><ssdm name="idxprom9425_i_i"/></StgValue>
</operation>

<operation id="115" st_id="5" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="64" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi129ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i588.split.i.i:18 %Aki_V = load i8 %matA_V_0_addr

]]></Node>
<StgValue><ssdm name="Aki_V"/></StgValue>
</operation>

<operation id="116" st_id="5" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="64" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi129ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i588.split.i.i:19 %Akj_V = load i8 %matA_V_0_addr_2

]]></Node>
<StgValue><ssdm name="Akj_V"/></StgValue>
</operation>

<operation id="117" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi129ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i588.split.i.i:20 %A_i_V_0_addr = getelementptr i64 %A_i_V_0, i64 0, i64 %zext_ln236

]]></Node>
<StgValue><ssdm name="A_i_V_0_addr"/></StgValue>
</operation>

<operation id="118" st_id="5" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="64" op_1_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi129ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i588.split.i.i:21 %store_ln247 = store i64 %Aki_V, i7 %A_i_V_0_addr

]]></Node>
<StgValue><ssdm name="store_ln247"/></StgValue>
</operation>

<operation id="119" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi129ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i588.split.i.i:22 %A_j_V_0_addr = getelementptr i64 %A_j_V_0, i64 0, i64 %zext_ln236

]]></Node>
<StgValue><ssdm name="A_j_V_0_addr"/></StgValue>
</operation>

<operation id="120" st_id="5" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="64" op_1_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi129ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i588.split.i.i:23 %store_ln248 = store i64 %Akj_V, i7 %A_j_V_0_addr

]]></Node>
<StgValue><ssdm name="store_ln248"/></StgValue>
</operation>

<operation id="121" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="107" op_0_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi129ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i588.split.i.i:24 %sext_ln1115 = sext i64 %Aki_V

]]></Node>
<StgValue><ssdm name="sext_ln1115"/></StgValue>
</operation>

<operation id="122" st_id="5" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="107" op_0_bw="107" op_1_bw="107">
<![CDATA[
_ZN13ap_fixed_baseILi129ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i588.split.i.i:25 %r_V_33 = mul i107 %sext_ln1115, i107 %sext_ln1115

]]></Node>
<StgValue><ssdm name="r_V_33"/></StgValue>
</operation>

<operation id="123" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="4" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi129ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i588.split.i.i:26 %alpha_acc_V_0_addr_1 = getelementptr i64 %alpha_acc_V_0, i64 0, i64 %idxprom9425_i_i

]]></Node>
<StgValue><ssdm name="alpha_acc_V_0_addr_1"/></StgValue>
</operation>

<operation id="124" st_id="5" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="64" op_0_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi129ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i588.split.i.i:27 %lhs = load i4 %alpha_acc_V_0_addr_1

]]></Node>
<StgValue><ssdm name="lhs"/></StgValue>
</operation>

<operation id="125" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="1" op_0_bw="1" op_1_bw="107" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi129ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i588.split.i.i:31 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i107.i32, i107 %r_V_33, i32 42

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="126" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="107" op_0_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi129ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i588.split.i.i:35 %sext_ln1115_1 = sext i64 %Akj_V

]]></Node>
<StgValue><ssdm name="sext_ln1115_1"/></StgValue>
</operation>

<operation id="127" st_id="5" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="107" op_0_bw="107" op_1_bw="107">
<![CDATA[
_ZN13ap_fixed_baseILi129ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i588.split.i.i:36 %r_V_35 = mul i107 %sext_ln1115_1, i107 %sext_ln1115_1

]]></Node>
<StgValue><ssdm name="r_V_35"/></StgValue>
</operation>

<operation id="128" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="4" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi129ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i588.split.i.i:37 %beta_acc_V_0_addr_1 = getelementptr i64 %beta_acc_V_0, i64 0, i64 %idxprom9425_i_i

]]></Node>
<StgValue><ssdm name="beta_acc_V_0_addr_1"/></StgValue>
</operation>

<operation id="129" st_id="5" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="64" op_0_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi129ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i588.split.i.i:38 %lhs_4 = load i4 %beta_acc_V_0_addr_1

]]></Node>
<StgValue><ssdm name="lhs_4"/></StgValue>
</operation>

<operation id="130" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="1" op_0_bw="1" op_1_bw="107" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi129ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i588.split.i.i:42 %tmp_18 = bitselect i1 @_ssdm_op_BitSelect.i1.i107.i32, i107 %r_V_35, i32 42

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="131" st_id="5" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="107" op_0_bw="107" op_1_bw="107">
<![CDATA[
_ZN13ap_fixed_baseILi129ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i588.split.i.i:46 %r_V_36 = mul i107 %sext_ln1115_1, i107 %sext_ln1115

]]></Node>
<StgValue><ssdm name="r_V_36"/></StgValue>
</operation>

<operation id="132" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="4" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi129ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i588.split.i.i:47 %gamma_acc_V_0_addr_1 = getelementptr i64 %gamma_acc_V_0, i64 0, i64 %idxprom9425_i_i

]]></Node>
<StgValue><ssdm name="gamma_acc_V_0_addr_1"/></StgValue>
</operation>

<operation id="133" st_id="5" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="64" op_0_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi129ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i588.split.i.i:48 %lhs_6 = load i4 %gamma_acc_V_0_addr_1

]]></Node>
<StgValue><ssdm name="lhs_6"/></StgValue>
</operation>

<operation id="134" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="1" op_0_bw="1" op_1_bw="107" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi129ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i588.split.i.i:52 %tmp_19 = bitselect i1 @_ssdm_op_BitSelect.i1.i107.i32, i107 %r_V_36, i32 42

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="135" st_id="5" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="64" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi129ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i588.split.i.i:56 %Aki_V_1 = load i8 %matA_V_1_addr

]]></Node>
<StgValue><ssdm name="Aki_V_1"/></StgValue>
</operation>

<operation id="136" st_id="5" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="64" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi129ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i588.split.i.i:57 %Akj_V_1 = load i8 %matA_V_1_addr_2

]]></Node>
<StgValue><ssdm name="Akj_V_1"/></StgValue>
</operation>

<operation id="137" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi129ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i588.split.i.i:58 %A_i_V_1_addr = getelementptr i64 %A_i_V_1, i64 0, i64 %zext_ln236

]]></Node>
<StgValue><ssdm name="A_i_V_1_addr"/></StgValue>
</operation>

<operation id="138" st_id="5" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="0" op_0_bw="64" op_1_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi129ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i588.split.i.i:59 %store_ln247 = store i64 %Aki_V_1, i7 %A_i_V_1_addr

]]></Node>
<StgValue><ssdm name="store_ln247"/></StgValue>
</operation>

<operation id="139" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi129ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i588.split.i.i:60 %A_j_V_1_addr = getelementptr i64 %A_j_V_1, i64 0, i64 %zext_ln236

]]></Node>
<StgValue><ssdm name="A_j_V_1_addr"/></StgValue>
</operation>

<operation id="140" st_id="5" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="0" op_0_bw="64" op_1_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi129ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i588.split.i.i:61 %store_ln248 = store i64 %Akj_V_1, i7 %A_j_V_1_addr

]]></Node>
<StgValue><ssdm name="store_ln248"/></StgValue>
</operation>

<operation id="141" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="107" op_0_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi129ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i588.split.i.i:62 %sext_ln1115_2 = sext i64 %Aki_V_1

]]></Node>
<StgValue><ssdm name="sext_ln1115_2"/></StgValue>
</operation>

<operation id="142" st_id="5" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="107" op_0_bw="107" op_1_bw="107">
<![CDATA[
_ZN13ap_fixed_baseILi129ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i588.split.i.i:63 %r_V_38 = mul i107 %sext_ln1115_2, i107 %sext_ln1115_2

]]></Node>
<StgValue><ssdm name="r_V_38"/></StgValue>
</operation>

<operation id="143" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="4" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi129ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i588.split.i.i:64 %alpha_acc_V_1_addr_1 = getelementptr i64 %alpha_acc_V_1, i64 0, i64 %idxprom9425_i_i

]]></Node>
<StgValue><ssdm name="alpha_acc_V_1_addr_1"/></StgValue>
</operation>

<operation id="144" st_id="5" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="64" op_0_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi129ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i588.split.i.i:65 %lhs_8 = load i4 %alpha_acc_V_1_addr_1

]]></Node>
<StgValue><ssdm name="lhs_8"/></StgValue>
</operation>

<operation id="145" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="1" op_0_bw="1" op_1_bw="107" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi129ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i588.split.i.i:69 %tmp_20 = bitselect i1 @_ssdm_op_BitSelect.i1.i107.i32, i107 %r_V_38, i32 42

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="146" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="107" op_0_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi129ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i588.split.i.i:73 %sext_ln1115_3 = sext i64 %Akj_V_1

]]></Node>
<StgValue><ssdm name="sext_ln1115_3"/></StgValue>
</operation>

<operation id="147" st_id="5" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="107" op_0_bw="107" op_1_bw="107">
<![CDATA[
_ZN13ap_fixed_baseILi129ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i588.split.i.i:74 %r_V_40 = mul i107 %sext_ln1115_3, i107 %sext_ln1115_3

]]></Node>
<StgValue><ssdm name="r_V_40"/></StgValue>
</operation>

<operation id="148" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="4" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi129ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i588.split.i.i:75 %beta_acc_V_1_addr_1 = getelementptr i64 %beta_acc_V_1, i64 0, i64 %idxprom9425_i_i

]]></Node>
<StgValue><ssdm name="beta_acc_V_1_addr_1"/></StgValue>
</operation>

<operation id="149" st_id="5" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="64" op_0_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi129ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i588.split.i.i:76 %lhs_10 = load i4 %beta_acc_V_1_addr_1

]]></Node>
<StgValue><ssdm name="lhs_10"/></StgValue>
</operation>

<operation id="150" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="1" op_0_bw="1" op_1_bw="107" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi129ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i588.split.i.i:80 %tmp_21 = bitselect i1 @_ssdm_op_BitSelect.i1.i107.i32, i107 %r_V_40, i32 42

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="151" st_id="5" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="107" op_0_bw="107" op_1_bw="107">
<![CDATA[
_ZN13ap_fixed_baseILi129ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i588.split.i.i:84 %r_V_41 = mul i107 %sext_ln1115_3, i107 %sext_ln1115_2

]]></Node>
<StgValue><ssdm name="r_V_41"/></StgValue>
</operation>

<operation id="152" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="4" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi129ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i588.split.i.i:85 %gamma_acc_V_1_addr_1 = getelementptr i64 %gamma_acc_V_1, i64 0, i64 %idxprom9425_i_i

]]></Node>
<StgValue><ssdm name="gamma_acc_V_1_addr_1"/></StgValue>
</operation>

<operation id="153" st_id="5" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="64" op_0_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi129ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i588.split.i.i:86 %lhs_12 = load i4 %gamma_acc_V_1_addr_1

]]></Node>
<StgValue><ssdm name="lhs_12"/></StgValue>
</operation>

<operation id="154" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="1" op_0_bw="1" op_1_bw="107" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi129ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i588.split.i.i:90 %tmp_22 = bitselect i1 @_ssdm_op_BitSelect.i1.i107.i32, i107 %r_V_41, i32 42

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="155" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi129ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i588.split.i.i:13 %specpipeline_ln236 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_39

]]></Node>
<StgValue><ssdm name="specpipeline_ln236"/></StgValue>
</operation>

<operation id="156" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi129ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i588.split.i.i:14 %speclooptripcount_ln236 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 80, i64 80, i64 80

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln236"/></StgValue>
</operation>

<operation id="157" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi129ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i588.split.i.i:15 %specloopname_ln236 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10

]]></Node>
<StgValue><ssdm name="specloopname_ln236"/></StgValue>
</operation>

<operation id="158" st_id="6" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="64" op_0_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi129ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i588.split.i.i:27 %lhs = load i4 %alpha_acc_V_0_addr_1

]]></Node>
<StgValue><ssdm name="lhs"/></StgValue>
</operation>

<operation id="159" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="107" op_0_bw="107" op_1_bw="64" op_2_bw="43">
<![CDATA[
_ZN13ap_fixed_baseILi129ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i588.split.i.i:28 %lhs_3 = bitconcatenate i107 @_ssdm_op_BitConcatenate.i107.i64.i43, i64 %lhs, i43 0

]]></Node>
<StgValue><ssdm name="lhs_3"/></StgValue>
</operation>

<operation id="160" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="107" op_0_bw="107" op_1_bw="107">
<![CDATA[
_ZN13ap_fixed_baseILi129ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i588.split.i.i:29 %ret_V = add i107 %lhs_3, i107 %r_V_33

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>

<operation id="161" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="64" op_0_bw="64" op_1_bw="107" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi129ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i588.split.i.i:30 %trunc_ln = partselect i64 @_ssdm_op_PartSelect.i64.i107.i32.i32, i107 %ret_V, i32 43, i32 106

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="162" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="64" op_0_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi129ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i588.split.i.i:32 %zext_ln415 = zext i1 %tmp

]]></Node>
<StgValue><ssdm name="zext_ln415"/></StgValue>
</operation>

<operation id="163" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi129ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i588.split.i.i:33 %add_ln415 = add i64 %trunc_ln, i64 %zext_ln415

]]></Node>
<StgValue><ssdm name="add_ln415"/></StgValue>
</operation>

<operation id="164" st_id="6" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="64" op_1_bw="4" op_2_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi129ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i588.split.i.i:34 %store_ln415 = store i64 %add_ln415, i4 %alpha_acc_V_0_addr_1

]]></Node>
<StgValue><ssdm name="store_ln415"/></StgValue>
</operation>

<operation id="165" st_id="6" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="64" op_0_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi129ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i588.split.i.i:38 %lhs_4 = load i4 %beta_acc_V_0_addr_1

]]></Node>
<StgValue><ssdm name="lhs_4"/></StgValue>
</operation>

<operation id="166" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="107" op_0_bw="107" op_1_bw="64" op_2_bw="43">
<![CDATA[
_ZN13ap_fixed_baseILi129ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i588.split.i.i:39 %lhs_5 = bitconcatenate i107 @_ssdm_op_BitConcatenate.i107.i64.i43, i64 %lhs_4, i43 0

]]></Node>
<StgValue><ssdm name="lhs_5"/></StgValue>
</operation>

<operation id="167" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="107" op_0_bw="107" op_1_bw="107">
<![CDATA[
_ZN13ap_fixed_baseILi129ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i588.split.i.i:40 %ret_V_7 = add i107 %lhs_5, i107 %r_V_35

]]></Node>
<StgValue><ssdm name="ret_V_7"/></StgValue>
</operation>

<operation id="168" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="64" op_0_bw="64" op_1_bw="107" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi129ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i588.split.i.i:41 %trunc_ln708_7 = partselect i64 @_ssdm_op_PartSelect.i64.i107.i32.i32, i107 %ret_V_7, i32 43, i32 106

]]></Node>
<StgValue><ssdm name="trunc_ln708_7"/></StgValue>
</operation>

<operation id="169" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="64" op_0_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi129ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i588.split.i.i:43 %zext_ln415_7 = zext i1 %tmp_18

]]></Node>
<StgValue><ssdm name="zext_ln415_7"/></StgValue>
</operation>

<operation id="170" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi129ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i588.split.i.i:44 %add_ln415_7 = add i64 %trunc_ln708_7, i64 %zext_ln415_7

]]></Node>
<StgValue><ssdm name="add_ln415_7"/></StgValue>
</operation>

<operation id="171" st_id="6" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="64" op_1_bw="4" op_2_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi129ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i588.split.i.i:45 %store_ln415 = store i64 %add_ln415_7, i4 %beta_acc_V_0_addr_1

]]></Node>
<StgValue><ssdm name="store_ln415"/></StgValue>
</operation>

<operation id="172" st_id="6" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="64" op_0_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi129ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i588.split.i.i:48 %lhs_6 = load i4 %gamma_acc_V_0_addr_1

]]></Node>
<StgValue><ssdm name="lhs_6"/></StgValue>
</operation>

<operation id="173" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="107" op_0_bw="107" op_1_bw="64" op_2_bw="43">
<![CDATA[
_ZN13ap_fixed_baseILi129ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i588.split.i.i:49 %lhs_7 = bitconcatenate i107 @_ssdm_op_BitConcatenate.i107.i64.i43, i64 %lhs_6, i43 0

]]></Node>
<StgValue><ssdm name="lhs_7"/></StgValue>
</operation>

<operation id="174" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="107" op_0_bw="107" op_1_bw="107">
<![CDATA[
_ZN13ap_fixed_baseILi129ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i588.split.i.i:50 %ret_V_8 = add i107 %lhs_7, i107 %r_V_36

]]></Node>
<StgValue><ssdm name="ret_V_8"/></StgValue>
</operation>

<operation id="175" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="64" op_0_bw="64" op_1_bw="107" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi129ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i588.split.i.i:51 %trunc_ln708_8 = partselect i64 @_ssdm_op_PartSelect.i64.i107.i32.i32, i107 %ret_V_8, i32 43, i32 106

]]></Node>
<StgValue><ssdm name="trunc_ln708_8"/></StgValue>
</operation>

<operation id="176" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="64" op_0_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi129ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i588.split.i.i:53 %zext_ln415_8 = zext i1 %tmp_19

]]></Node>
<StgValue><ssdm name="zext_ln415_8"/></StgValue>
</operation>

<operation id="177" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi129ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i588.split.i.i:54 %add_ln415_8 = add i64 %trunc_ln708_8, i64 %zext_ln415_8

]]></Node>
<StgValue><ssdm name="add_ln415_8"/></StgValue>
</operation>

<operation id="178" st_id="6" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="0" op_0_bw="64" op_1_bw="4" op_2_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi129ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i588.split.i.i:55 %store_ln415 = store i64 %add_ln415_8, i4 %gamma_acc_V_0_addr_1

]]></Node>
<StgValue><ssdm name="store_ln415"/></StgValue>
</operation>

<operation id="179" st_id="6" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="64" op_0_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi129ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i588.split.i.i:65 %lhs_8 = load i4 %alpha_acc_V_1_addr_1

]]></Node>
<StgValue><ssdm name="lhs_8"/></StgValue>
</operation>

<operation id="180" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="107" op_0_bw="107" op_1_bw="64" op_2_bw="43">
<![CDATA[
_ZN13ap_fixed_baseILi129ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i588.split.i.i:66 %lhs_9 = bitconcatenate i107 @_ssdm_op_BitConcatenate.i107.i64.i43, i64 %lhs_8, i43 0

]]></Node>
<StgValue><ssdm name="lhs_9"/></StgValue>
</operation>

<operation id="181" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="107" op_0_bw="107" op_1_bw="107">
<![CDATA[
_ZN13ap_fixed_baseILi129ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i588.split.i.i:67 %ret_V_9 = add i107 %lhs_9, i107 %r_V_38

]]></Node>
<StgValue><ssdm name="ret_V_9"/></StgValue>
</operation>

<operation id="182" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="64" op_0_bw="64" op_1_bw="107" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi129ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i588.split.i.i:68 %trunc_ln708_9 = partselect i64 @_ssdm_op_PartSelect.i64.i107.i32.i32, i107 %ret_V_9, i32 43, i32 106

]]></Node>
<StgValue><ssdm name="trunc_ln708_9"/></StgValue>
</operation>

<operation id="183" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="64" op_0_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi129ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i588.split.i.i:70 %zext_ln415_9 = zext i1 %tmp_20

]]></Node>
<StgValue><ssdm name="zext_ln415_9"/></StgValue>
</operation>

<operation id="184" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi129ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i588.split.i.i:71 %add_ln415_9 = add i64 %trunc_ln708_9, i64 %zext_ln415_9

]]></Node>
<StgValue><ssdm name="add_ln415_9"/></StgValue>
</operation>

<operation id="185" st_id="6" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="0" op_0_bw="64" op_1_bw="4" op_2_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi129ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i588.split.i.i:72 %store_ln415 = store i64 %add_ln415_9, i4 %alpha_acc_V_1_addr_1

]]></Node>
<StgValue><ssdm name="store_ln415"/></StgValue>
</operation>

<operation id="186" st_id="6" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="64" op_0_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi129ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i588.split.i.i:76 %lhs_10 = load i4 %beta_acc_V_1_addr_1

]]></Node>
<StgValue><ssdm name="lhs_10"/></StgValue>
</operation>

<operation id="187" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="107" op_0_bw="107" op_1_bw="64" op_2_bw="43">
<![CDATA[
_ZN13ap_fixed_baseILi129ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i588.split.i.i:77 %lhs_11 = bitconcatenate i107 @_ssdm_op_BitConcatenate.i107.i64.i43, i64 %lhs_10, i43 0

]]></Node>
<StgValue><ssdm name="lhs_11"/></StgValue>
</operation>

<operation id="188" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="107" op_0_bw="107" op_1_bw="107">
<![CDATA[
_ZN13ap_fixed_baseILi129ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i588.split.i.i:78 %ret_V_10 = add i107 %lhs_11, i107 %r_V_40

]]></Node>
<StgValue><ssdm name="ret_V_10"/></StgValue>
</operation>

<operation id="189" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="64" op_0_bw="64" op_1_bw="107" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi129ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i588.split.i.i:79 %trunc_ln708_s = partselect i64 @_ssdm_op_PartSelect.i64.i107.i32.i32, i107 %ret_V_10, i32 43, i32 106

]]></Node>
<StgValue><ssdm name="trunc_ln708_s"/></StgValue>
</operation>

<operation id="190" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="64" op_0_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi129ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i588.split.i.i:81 %zext_ln415_10 = zext i1 %tmp_21

]]></Node>
<StgValue><ssdm name="zext_ln415_10"/></StgValue>
</operation>

<operation id="191" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi129ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i588.split.i.i:82 %add_ln415_10 = add i64 %trunc_ln708_s, i64 %zext_ln415_10

]]></Node>
<StgValue><ssdm name="add_ln415_10"/></StgValue>
</operation>

<operation id="192" st_id="6" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="0" op_0_bw="64" op_1_bw="4" op_2_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi129ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i588.split.i.i:83 %store_ln415 = store i64 %add_ln415_10, i4 %beta_acc_V_1_addr_1

]]></Node>
<StgValue><ssdm name="store_ln415"/></StgValue>
</operation>

<operation id="193" st_id="6" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="64" op_0_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi129ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i588.split.i.i:86 %lhs_12 = load i4 %gamma_acc_V_1_addr_1

]]></Node>
<StgValue><ssdm name="lhs_12"/></StgValue>
</operation>

<operation id="194" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="107" op_0_bw="107" op_1_bw="64" op_2_bw="43">
<![CDATA[
_ZN13ap_fixed_baseILi129ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i588.split.i.i:87 %lhs_13 = bitconcatenate i107 @_ssdm_op_BitConcatenate.i107.i64.i43, i64 %lhs_12, i43 0

]]></Node>
<StgValue><ssdm name="lhs_13"/></StgValue>
</operation>

<operation id="195" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="107" op_0_bw="107" op_1_bw="107">
<![CDATA[
_ZN13ap_fixed_baseILi129ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i588.split.i.i:88 %ret_V_11 = add i107 %lhs_13, i107 %r_V_41

]]></Node>
<StgValue><ssdm name="ret_V_11"/></StgValue>
</operation>

<operation id="196" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="64" op_0_bw="64" op_1_bw="107" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi129ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i588.split.i.i:89 %trunc_ln708_1 = partselect i64 @_ssdm_op_PartSelect.i64.i107.i32.i32, i107 %ret_V_11, i32 43, i32 106

]]></Node>
<StgValue><ssdm name="trunc_ln708_1"/></StgValue>
</operation>

<operation id="197" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="64" op_0_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi129ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i588.split.i.i:91 %zext_ln415_11 = zext i1 %tmp_22

]]></Node>
<StgValue><ssdm name="zext_ln415_11"/></StgValue>
</operation>

<operation id="198" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi129ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i588.split.i.i:92 %add_ln415_11 = add i64 %trunc_ln708_1, i64 %zext_ln415_11

]]></Node>
<StgValue><ssdm name="add_ln415_11"/></StgValue>
</operation>

<operation id="199" st_id="6" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="0" op_0_bw="64" op_1_bw="4" op_2_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi129ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i588.split.i.i:93 %store_ln415 = store i64 %add_ln415_11, i4 %gamma_acc_V_1_addr_1

]]></Node>
<StgValue><ssdm name="store_ln415"/></StgValue>
</operation>

<operation id="200" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="0" op_0_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi129ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i588.split.i.i:94 %br_ln0 = br void %_ZN13ap_fixed_baseILi129ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i588.i.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="201" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="0" op_0_bw="0">
<![CDATA[
.preheader.i.i.preheader:0 %br_ln258 = br void %.preheader.i.i

]]></Node>
<StgValue><ssdm name="br_ln258"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="202" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
.preheader.i.i:0 %k_1 = phi i5 %add_ln258, void %.split.i.i, i5 0, void %.preheader.i.i.preheader

]]></Node>
<StgValue><ssdm name="k_1"/></StgValue>
</operation>

<operation id="203" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader.i.i:1 %idx_V = phi i4 %add_ln261, void %.split.i.i, i4 0, void %.preheader.i.i.preheader

]]></Node>
<StgValue><ssdm name="idx_V"/></StgValue>
</operation>

<operation id="204" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader.i.i:2 %add_ln258 = add i5 %k_1, i5 1

]]></Node>
<StgValue><ssdm name="add_ln258"/></StgValue>
</operation>

<operation id="205" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader.i.i:3 %icmp_ln258 = icmp_eq  i5 %k_1, i5 16

]]></Node>
<StgValue><ssdm name="icmp_ln258"/></StgValue>
</operation>

<operation id="206" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader.i.i:4 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="207" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.i.i:5 %br_ln258 = br i1 %icmp_ln258, void %.split.i.i, void %_ZN13ap_fixed_baseILi65ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i395.i.i.preheader

]]></Node>
<StgValue><ssdm name="br_ln258"/></StgValue>
</operation>

<operation id="208" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln258" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="64" op_0_bw="5">
<![CDATA[
.split.i.i:0 %zext_ln258 = zext i5 %k_1

]]></Node>
<StgValue><ssdm name="zext_ln258"/></StgValue>
</operation>

<operation id="209" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln258" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="64" op_0_bw="4">
<![CDATA[
.split.i.i:3 %zext_ln534 = zext i4 %idx_V

]]></Node>
<StgValue><ssdm name="zext_ln534"/></StgValue>
</operation>

<operation id="210" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln258" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="4" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split.i.i:4 %alpha_sum_V_addr_1 = getelementptr i64 %alpha_sum_V, i64 0, i64 %zext_ln534

]]></Node>
<StgValue><ssdm name="alpha_sum_V_addr_1"/></StgValue>
</operation>

<operation id="211" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln258" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="64" op_0_bw="4">
<![CDATA[
.split.i.i:5 %alpha_sum_V_load = load i4 %alpha_sum_V_addr_1

]]></Node>
<StgValue><ssdm name="alpha_sum_V_load"/></StgValue>
</operation>

<operation id="212" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln258" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="4" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split.i.i:6 %alpha_acc_V_0_addr_2 = getelementptr i64 %alpha_acc_V_0, i64 0, i64 %zext_ln258

]]></Node>
<StgValue><ssdm name="alpha_acc_V_0_addr_2"/></StgValue>
</operation>

<operation id="213" st_id="8" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln258" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="64" op_0_bw="4">
<![CDATA[
.split.i.i:7 %alpha_acc_V_0_load = load i4 %alpha_acc_V_0_addr_2

]]></Node>
<StgValue><ssdm name="alpha_acc_V_0_load"/></StgValue>
</operation>

<operation id="214" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln258" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="4" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split.i.i:10 %beta_sum_V_addr_1 = getelementptr i64 %beta_sum_V, i64 0, i64 %zext_ln534

]]></Node>
<StgValue><ssdm name="beta_sum_V_addr_1"/></StgValue>
</operation>

<operation id="215" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln258" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="64" op_0_bw="4">
<![CDATA[
.split.i.i:11 %beta_sum_V_load = load i4 %beta_sum_V_addr_1

]]></Node>
<StgValue><ssdm name="beta_sum_V_load"/></StgValue>
</operation>

<operation id="216" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln258" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="4" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split.i.i:12 %beta_acc_V_0_addr_2 = getelementptr i64 %beta_acc_V_0, i64 0, i64 %zext_ln258

]]></Node>
<StgValue><ssdm name="beta_acc_V_0_addr_2"/></StgValue>
</operation>

<operation id="217" st_id="8" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln258" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="64" op_0_bw="4">
<![CDATA[
.split.i.i:13 %beta_acc_V_0_load = load i4 %beta_acc_V_0_addr_2

]]></Node>
<StgValue><ssdm name="beta_acc_V_0_load"/></StgValue>
</operation>

<operation id="218" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln258" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="4" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split.i.i:16 %gamma_sum_V_addr_1 = getelementptr i64 %gamma_sum_V, i64 0, i64 %zext_ln534

]]></Node>
<StgValue><ssdm name="gamma_sum_V_addr_1"/></StgValue>
</operation>

<operation id="219" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln258" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="64" op_0_bw="4">
<![CDATA[
.split.i.i:17 %gamma_sum_V_load = load i4 %gamma_sum_V_addr_1

]]></Node>
<StgValue><ssdm name="gamma_sum_V_load"/></StgValue>
</operation>

<operation id="220" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln258" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="4" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split.i.i:18 %gamma_acc_V_0_addr_2 = getelementptr i64 %gamma_acc_V_0, i64 0, i64 %zext_ln258

]]></Node>
<StgValue><ssdm name="gamma_acc_V_0_addr_2"/></StgValue>
</operation>

<operation id="221" st_id="8" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln258" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="64" op_0_bw="4">
<![CDATA[
.split.i.i:19 %gamma_acc_V_0_load = load i4 %gamma_acc_V_0_addr_2

]]></Node>
<StgValue><ssdm name="gamma_acc_V_0_load"/></StgValue>
</operation>

<operation id="222" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln258" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.split.i.i:22 %or_ln691 = or i4 %idx_V, i4 1

]]></Node>
<StgValue><ssdm name="or_ln691"/></StgValue>
</operation>

<operation id="223" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln258" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="64" op_0_bw="4">
<![CDATA[
.split.i.i:23 %zext_ln534_1 = zext i4 %or_ln691

]]></Node>
<StgValue><ssdm name="zext_ln534_1"/></StgValue>
</operation>

<operation id="224" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln258" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="4" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split.i.i:24 %alpha_sum_V_addr_2 = getelementptr i64 %alpha_sum_V, i64 0, i64 %zext_ln534_1

]]></Node>
<StgValue><ssdm name="alpha_sum_V_addr_2"/></StgValue>
</operation>

<operation id="225" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln258" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="64" op_0_bw="4">
<![CDATA[
.split.i.i:25 %alpha_sum_V_load_1 = load i4 %alpha_sum_V_addr_2

]]></Node>
<StgValue><ssdm name="alpha_sum_V_load_1"/></StgValue>
</operation>

<operation id="226" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln258" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="4" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split.i.i:26 %alpha_acc_V_1_addr_2 = getelementptr i64 %alpha_acc_V_1, i64 0, i64 %zext_ln258

]]></Node>
<StgValue><ssdm name="alpha_acc_V_1_addr_2"/></StgValue>
</operation>

<operation id="227" st_id="8" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln258" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="64" op_0_bw="4">
<![CDATA[
.split.i.i:27 %alpha_acc_V_1_load = load i4 %alpha_acc_V_1_addr_2

]]></Node>
<StgValue><ssdm name="alpha_acc_V_1_load"/></StgValue>
</operation>

<operation id="228" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln258" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="4" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split.i.i:30 %beta_sum_V_addr_2 = getelementptr i64 %beta_sum_V, i64 0, i64 %zext_ln534_1

]]></Node>
<StgValue><ssdm name="beta_sum_V_addr_2"/></StgValue>
</operation>

<operation id="229" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln258" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="64" op_0_bw="4">
<![CDATA[
.split.i.i:31 %beta_sum_V_load_1 = load i4 %beta_sum_V_addr_2

]]></Node>
<StgValue><ssdm name="beta_sum_V_load_1"/></StgValue>
</operation>

<operation id="230" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln258" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="4" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split.i.i:32 %beta_acc_V_1_addr_2 = getelementptr i64 %beta_acc_V_1, i64 0, i64 %zext_ln258

]]></Node>
<StgValue><ssdm name="beta_acc_V_1_addr_2"/></StgValue>
</operation>

<operation id="231" st_id="8" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln258" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="64" op_0_bw="4">
<![CDATA[
.split.i.i:33 %beta_acc_V_1_load = load i4 %beta_acc_V_1_addr_2

]]></Node>
<StgValue><ssdm name="beta_acc_V_1_load"/></StgValue>
</operation>

<operation id="232" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln258" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="4" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split.i.i:36 %gamma_sum_V_addr_2 = getelementptr i64 %gamma_sum_V, i64 0, i64 %zext_ln534_1

]]></Node>
<StgValue><ssdm name="gamma_sum_V_addr_2"/></StgValue>
</operation>

<operation id="233" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln258" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="64" op_0_bw="4">
<![CDATA[
.split.i.i:37 %gamma_sum_V_load_1 = load i4 %gamma_sum_V_addr_2

]]></Node>
<StgValue><ssdm name="gamma_sum_V_load_1"/></StgValue>
</operation>

<operation id="234" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln258" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="4" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split.i.i:38 %gamma_acc_V_1_addr_2 = getelementptr i64 %gamma_acc_V_1, i64 0, i64 %zext_ln258

]]></Node>
<StgValue><ssdm name="gamma_acc_V_1_addr_2"/></StgValue>
</operation>

<operation id="235" st_id="8" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln258" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="64" op_0_bw="4">
<![CDATA[
.split.i.i:39 %gamma_acc_V_1_load = load i4 %gamma_acc_V_1_addr_2

]]></Node>
<StgValue><ssdm name="gamma_acc_V_1_load"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="236" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.split.i.i:1 %specpipeline_ln256 = specpipeline void @_ssdm_op_SpecPipeline, i32 2, i32 0, i32 0, i32 0, void @empty_39

]]></Node>
<StgValue><ssdm name="specpipeline_ln256"/></StgValue>
</operation>

<operation id="237" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split.i.i:2 %specloopname_ln256 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9

]]></Node>
<StgValue><ssdm name="specloopname_ln256"/></StgValue>
</operation>

<operation id="238" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="64" op_0_bw="4">
<![CDATA[
.split.i.i:5 %alpha_sum_V_load = load i4 %alpha_sum_V_addr_1

]]></Node>
<StgValue><ssdm name="alpha_sum_V_load"/></StgValue>
</operation>

<operation id="239" st_id="9" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="64" op_0_bw="4">
<![CDATA[
.split.i.i:7 %alpha_acc_V_0_load = load i4 %alpha_acc_V_0_addr_2

]]></Node>
<StgValue><ssdm name="alpha_acc_V_0_load"/></StgValue>
</operation>

<operation id="240" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split.i.i:8 %add_ln703 = add i64 %alpha_acc_V_0_load, i64 %alpha_sum_V_load

]]></Node>
<StgValue><ssdm name="add_ln703"/></StgValue>
</operation>

<operation id="241" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="0" op_0_bw="64" op_1_bw="4" op_2_bw="0">
<![CDATA[
.split.i.i:9 %store_ln703 = store i64 %add_ln703, i4 %alpha_sum_V_addr_1

]]></Node>
<StgValue><ssdm name="store_ln703"/></StgValue>
</operation>

<operation id="242" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="64" op_0_bw="4">
<![CDATA[
.split.i.i:11 %beta_sum_V_load = load i4 %beta_sum_V_addr_1

]]></Node>
<StgValue><ssdm name="beta_sum_V_load"/></StgValue>
</operation>

<operation id="243" st_id="9" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="64" op_0_bw="4">
<![CDATA[
.split.i.i:13 %beta_acc_V_0_load = load i4 %beta_acc_V_0_addr_2

]]></Node>
<StgValue><ssdm name="beta_acc_V_0_load"/></StgValue>
</operation>

<operation id="244" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split.i.i:14 %add_ln703_1 = add i64 %beta_acc_V_0_load, i64 %beta_sum_V_load

]]></Node>
<StgValue><ssdm name="add_ln703_1"/></StgValue>
</operation>

<operation id="245" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="0" op_0_bw="64" op_1_bw="4" op_2_bw="0">
<![CDATA[
.split.i.i:15 %store_ln703 = store i64 %add_ln703_1, i4 %beta_sum_V_addr_1

]]></Node>
<StgValue><ssdm name="store_ln703"/></StgValue>
</operation>

<operation id="246" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="64" op_0_bw="4">
<![CDATA[
.split.i.i:17 %gamma_sum_V_load = load i4 %gamma_sum_V_addr_1

]]></Node>
<StgValue><ssdm name="gamma_sum_V_load"/></StgValue>
</operation>

<operation id="247" st_id="9" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="64" op_0_bw="4">
<![CDATA[
.split.i.i:19 %gamma_acc_V_0_load = load i4 %gamma_acc_V_0_addr_2

]]></Node>
<StgValue><ssdm name="gamma_acc_V_0_load"/></StgValue>
</operation>

<operation id="248" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split.i.i:20 %add_ln703_2 = add i64 %gamma_acc_V_0_load, i64 %gamma_sum_V_load

]]></Node>
<StgValue><ssdm name="add_ln703_2"/></StgValue>
</operation>

<operation id="249" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="0" op_0_bw="64" op_1_bw="4" op_2_bw="0">
<![CDATA[
.split.i.i:21 %store_ln703 = store i64 %add_ln703_2, i4 %gamma_sum_V_addr_1

]]></Node>
<StgValue><ssdm name="store_ln703"/></StgValue>
</operation>

<operation id="250" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="64" op_0_bw="4">
<![CDATA[
.split.i.i:25 %alpha_sum_V_load_1 = load i4 %alpha_sum_V_addr_2

]]></Node>
<StgValue><ssdm name="alpha_sum_V_load_1"/></StgValue>
</operation>

<operation id="251" st_id="9" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="64" op_0_bw="4">
<![CDATA[
.split.i.i:27 %alpha_acc_V_1_load = load i4 %alpha_acc_V_1_addr_2

]]></Node>
<StgValue><ssdm name="alpha_acc_V_1_load"/></StgValue>
</operation>

<operation id="252" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split.i.i:28 %add_ln703_3 = add i64 %alpha_acc_V_1_load, i64 %alpha_sum_V_load_1

]]></Node>
<StgValue><ssdm name="add_ln703_3"/></StgValue>
</operation>

<operation id="253" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="0" op_0_bw="64" op_1_bw="4" op_2_bw="0">
<![CDATA[
.split.i.i:29 %store_ln703 = store i64 %add_ln703_3, i4 %alpha_sum_V_addr_2

]]></Node>
<StgValue><ssdm name="store_ln703"/></StgValue>
</operation>

<operation id="254" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="64" op_0_bw="4">
<![CDATA[
.split.i.i:31 %beta_sum_V_load_1 = load i4 %beta_sum_V_addr_2

]]></Node>
<StgValue><ssdm name="beta_sum_V_load_1"/></StgValue>
</operation>

<operation id="255" st_id="9" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="64" op_0_bw="4">
<![CDATA[
.split.i.i:33 %beta_acc_V_1_load = load i4 %beta_acc_V_1_addr_2

]]></Node>
<StgValue><ssdm name="beta_acc_V_1_load"/></StgValue>
</operation>

<operation id="256" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split.i.i:34 %add_ln703_4 = add i64 %beta_acc_V_1_load, i64 %beta_sum_V_load_1

]]></Node>
<StgValue><ssdm name="add_ln703_4"/></StgValue>
</operation>

<operation id="257" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="0" op_0_bw="64" op_1_bw="4" op_2_bw="0">
<![CDATA[
.split.i.i:35 %store_ln703 = store i64 %add_ln703_4, i4 %beta_sum_V_addr_2

]]></Node>
<StgValue><ssdm name="store_ln703"/></StgValue>
</operation>

<operation id="258" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="64" op_0_bw="4">
<![CDATA[
.split.i.i:37 %gamma_sum_V_load_1 = load i4 %gamma_sum_V_addr_2

]]></Node>
<StgValue><ssdm name="gamma_sum_V_load_1"/></StgValue>
</operation>

<operation id="259" st_id="9" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="64" op_0_bw="4">
<![CDATA[
.split.i.i:39 %gamma_acc_V_1_load = load i4 %gamma_acc_V_1_addr_2

]]></Node>
<StgValue><ssdm name="gamma_acc_V_1_load"/></StgValue>
</operation>

<operation id="260" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split.i.i:40 %add_ln703_5 = add i64 %gamma_acc_V_1_load, i64 %gamma_sum_V_load_1

]]></Node>
<StgValue><ssdm name="add_ln703_5"/></StgValue>
</operation>

<operation id="261" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="0" op_0_bw="64" op_1_bw="4" op_2_bw="0">
<![CDATA[
.split.i.i:41 %store_ln703 = store i64 %add_ln703_5, i4 %gamma_sum_V_addr_2

]]></Node>
<StgValue><ssdm name="store_ln703"/></StgValue>
</operation>

<operation id="262" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.split.i.i:42 %add_ln261 = add i4 %idx_V, i4 2

]]></Node>
<StgValue><ssdm name="add_ln261"/></StgValue>
</operation>

<operation id="263" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="0" op_0_bw="0">
<![CDATA[
.split.i.i:43 %br_ln0 = br void %.preheader.i.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="264" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="0" op_0_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i395.i.i.preheader:0 %br_ln278 = br void %_ZN13ap_fixed_baseILi65ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i395.i.i

]]></Node>
<StgValue><ssdm name="br_ln278"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="265" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i395.i.i:0 %k_2 = phi i4 %add_ln278, void %_ZN13ap_fixed_baseILi65ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i395.split.i.i, i4 0, void %_ZN13ap_fixed_baseILi65ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i395.i.i.preheader

]]></Node>
<StgValue><ssdm name="k_2"/></StgValue>
</operation>

<operation id="266" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i395.i.i:1 %add_ln278 = add i4 %k_2, i4 1

]]></Node>
<StgValue><ssdm name="add_ln278"/></StgValue>
</operation>

<operation id="267" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i395.i.i:2 %icmp_ln278 = icmp_eq  i4 %k_2, i4 8

]]></Node>
<StgValue><ssdm name="icmp_ln278"/></StgValue>
</operation>

<operation id="268" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i395.i.i:3 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="269" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i395.i.i:4 %br_ln278 = br i1 %icmp_ln278, void %_ZN13ap_fixed_baseILi65ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i395.split.i.i, void %_ZN13ap_fixed_baseILi65ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i293.i.i.preheader

]]></Node>
<StgValue><ssdm name="br_ln278"/></StgValue>
</operation>

<operation id="270" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln278" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i395.split.i.i:3 %shl_ln280 = shl i4 %k_2, i4 1

]]></Node>
<StgValue><ssdm name="shl_ln280"/></StgValue>
</operation>

<operation id="271" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln278" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="64" op_0_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i395.split.i.i:4 %zext_ln280 = zext i4 %shl_ln280

]]></Node>
<StgValue><ssdm name="zext_ln280"/></StgValue>
</operation>

<operation id="272" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln278" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i395.split.i.i:5 %or_ln280 = or i4 %shl_ln280, i4 1

]]></Node>
<StgValue><ssdm name="or_ln280"/></StgValue>
</operation>

<operation id="273" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln278" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="64" op_0_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i395.split.i.i:6 %zext_ln703 = zext i4 %or_ln280

]]></Node>
<StgValue><ssdm name="zext_ln703"/></StgValue>
</operation>

<operation id="274" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln278" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="4" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i395.split.i.i:7 %alpha_sum_V_addr_3 = getelementptr i64 %alpha_sum_V, i64 0, i64 %zext_ln280

]]></Node>
<StgValue><ssdm name="alpha_sum_V_addr_3"/></StgValue>
</operation>

<operation id="275" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln278" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="64" op_0_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i395.split.i.i:8 %alpha_sum_V_load_2 = load i4 %alpha_sum_V_addr_3

]]></Node>
<StgValue><ssdm name="alpha_sum_V_load_2"/></StgValue>
</operation>

<operation id="276" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln278" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="4" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i395.split.i.i:9 %alpha_sum_V_addr_4 = getelementptr i64 %alpha_sum_V, i64 0, i64 %zext_ln703

]]></Node>
<StgValue><ssdm name="alpha_sum_V_addr_4"/></StgValue>
</operation>

<operation id="277" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln278" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="64" op_0_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i395.split.i.i:10 %alpha_sum_V_load_3 = load i4 %alpha_sum_V_addr_4

]]></Node>
<StgValue><ssdm name="alpha_sum_V_load_3"/></StgValue>
</operation>

<operation id="278" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln278" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="4" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i395.split.i.i:14 %beta_sum_V_addr_3 = getelementptr i64 %beta_sum_V, i64 0, i64 %zext_ln280

]]></Node>
<StgValue><ssdm name="beta_sum_V_addr_3"/></StgValue>
</operation>

<operation id="279" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln278" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="64" op_0_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i395.split.i.i:15 %beta_sum_V_load_2 = load i4 %beta_sum_V_addr_3

]]></Node>
<StgValue><ssdm name="beta_sum_V_load_2"/></StgValue>
</operation>

<operation id="280" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln278" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="4" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i395.split.i.i:16 %beta_sum_V_addr_4 = getelementptr i64 %beta_sum_V, i64 0, i64 %zext_ln703

]]></Node>
<StgValue><ssdm name="beta_sum_V_addr_4"/></StgValue>
</operation>

<operation id="281" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln278" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="64" op_0_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i395.split.i.i:17 %beta_sum_V_load_3 = load i4 %beta_sum_V_addr_4

]]></Node>
<StgValue><ssdm name="beta_sum_V_load_3"/></StgValue>
</operation>

<operation id="282" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln278" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="4" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i395.split.i.i:21 %gamma_sum_V_addr_3 = getelementptr i64 %gamma_sum_V, i64 0, i64 %zext_ln280

]]></Node>
<StgValue><ssdm name="gamma_sum_V_addr_3"/></StgValue>
</operation>

<operation id="283" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln278" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="64" op_0_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i395.split.i.i:22 %gamma_sum_V_load_2 = load i4 %gamma_sum_V_addr_3

]]></Node>
<StgValue><ssdm name="gamma_sum_V_load_2"/></StgValue>
</operation>

<operation id="284" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln278" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="4" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i395.split.i.i:23 %gamma_sum_V_addr_4 = getelementptr i64 %gamma_sum_V, i64 0, i64 %zext_ln703

]]></Node>
<StgValue><ssdm name="gamma_sum_V_addr_4"/></StgValue>
</operation>

<operation id="285" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln278" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="64" op_0_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i395.split.i.i:24 %gamma_sum_V_load_3 = load i4 %gamma_sum_V_addr_4

]]></Node>
<StgValue><ssdm name="gamma_sum_V_load_3"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="286" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln278" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="64" op_0_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i395.split.i.i:0 %zext_ln278 = zext i4 %k_2

]]></Node>
<StgValue><ssdm name="zext_ln278"/></StgValue>
</operation>

<operation id="287" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln278" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i395.split.i.i:1 %specpipeline_ln278 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_39

]]></Node>
<StgValue><ssdm name="specpipeline_ln278"/></StgValue>
</operation>

<operation id="288" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln278" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i395.split.i.i:2 %specloopname_ln278 = specloopname void @_ssdm_op_SpecLoopName, void @empty_26

]]></Node>
<StgValue><ssdm name="specloopname_ln278"/></StgValue>
</operation>

<operation id="289" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln278" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="64" op_0_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i395.split.i.i:8 %alpha_sum_V_load_2 = load i4 %alpha_sum_V_addr_3

]]></Node>
<StgValue><ssdm name="alpha_sum_V_load_2"/></StgValue>
</operation>

<operation id="290" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln278" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="64" op_0_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i395.split.i.i:10 %alpha_sum_V_load_3 = load i4 %alpha_sum_V_addr_4

]]></Node>
<StgValue><ssdm name="alpha_sum_V_load_3"/></StgValue>
</operation>

<operation id="291" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln278" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i395.split.i.i:11 %add_ln703_6 = add i64 %alpha_sum_V_load_3, i64 %alpha_sum_V_load_2

]]></Node>
<StgValue><ssdm name="add_ln703_6"/></StgValue>
</operation>

<operation id="292" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln278" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i395.split.i.i:12 %alpha_sum_tmp0_V_addr = getelementptr i64 %alpha_sum_tmp0_V, i64 0, i64 %zext_ln278

]]></Node>
<StgValue><ssdm name="alpha_sum_tmp0_V_addr"/></StgValue>
</operation>

<operation id="293" st_id="12" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln278" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="0" op_0_bw="64" op_1_bw="3">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i395.split.i.i:13 %store_ln280 = store i64 %add_ln703_6, i3 %alpha_sum_tmp0_V_addr

]]></Node>
<StgValue><ssdm name="store_ln280"/></StgValue>
</operation>

<operation id="294" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln278" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="64" op_0_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i395.split.i.i:15 %beta_sum_V_load_2 = load i4 %beta_sum_V_addr_3

]]></Node>
<StgValue><ssdm name="beta_sum_V_load_2"/></StgValue>
</operation>

<operation id="295" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln278" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="64" op_0_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i395.split.i.i:17 %beta_sum_V_load_3 = load i4 %beta_sum_V_addr_4

]]></Node>
<StgValue><ssdm name="beta_sum_V_load_3"/></StgValue>
</operation>

<operation id="296" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln278" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i395.split.i.i:18 %add_ln703_7 = add i64 %beta_sum_V_load_3, i64 %beta_sum_V_load_2

]]></Node>
<StgValue><ssdm name="add_ln703_7"/></StgValue>
</operation>

<operation id="297" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln278" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i395.split.i.i:19 %beta_sum_tmp0_V_addr = getelementptr i64 %beta_sum_tmp0_V, i64 0, i64 %zext_ln278

]]></Node>
<StgValue><ssdm name="beta_sum_tmp0_V_addr"/></StgValue>
</operation>

<operation id="298" st_id="12" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln278" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="0" op_0_bw="64" op_1_bw="3">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i395.split.i.i:20 %store_ln281 = store i64 %add_ln703_7, i3 %beta_sum_tmp0_V_addr

]]></Node>
<StgValue><ssdm name="store_ln281"/></StgValue>
</operation>

<operation id="299" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln278" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="64" op_0_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i395.split.i.i:22 %gamma_sum_V_load_2 = load i4 %gamma_sum_V_addr_3

]]></Node>
<StgValue><ssdm name="gamma_sum_V_load_2"/></StgValue>
</operation>

<operation id="300" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln278" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="64" op_0_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i395.split.i.i:24 %gamma_sum_V_load_3 = load i4 %gamma_sum_V_addr_4

]]></Node>
<StgValue><ssdm name="gamma_sum_V_load_3"/></StgValue>
</operation>

<operation id="301" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln278" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i395.split.i.i:25 %add_ln703_8 = add i64 %gamma_sum_V_load_3, i64 %gamma_sum_V_load_2

]]></Node>
<StgValue><ssdm name="add_ln703_8"/></StgValue>
</operation>

<operation id="302" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln278" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i395.split.i.i:26 %gamma_sum_tmp0_V_addr = getelementptr i64 %gamma_sum_tmp0_V, i64 0, i64 %zext_ln278

]]></Node>
<StgValue><ssdm name="gamma_sum_tmp0_V_addr"/></StgValue>
</operation>

<operation id="303" st_id="12" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln278" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="0" op_0_bw="64" op_1_bw="3">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i395.split.i.i:27 %store_ln282 = store i64 %add_ln703_8, i3 %gamma_sum_tmp0_V_addr

]]></Node>
<StgValue><ssdm name="store_ln282"/></StgValue>
</operation>

<operation id="304" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln278" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="0" op_0_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i395.split.i.i:28 %br_ln0 = br void %_ZN13ap_fixed_baseILi65ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i395.i.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="305" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="0" op_0_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i293.i.i.preheader:0 %br_ln289 = br void %_ZN13ap_fixed_baseILi65ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i293.i.i

]]></Node>
<StgValue><ssdm name="br_ln289"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="306" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i293.i.i:0 %k_3 = phi i3 %add_ln289, void %_ZN13ap_fixed_baseILi65ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i293.split.i.i, i3 0, void %_ZN13ap_fixed_baseILi65ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i293.i.i.preheader

]]></Node>
<StgValue><ssdm name="k_3"/></StgValue>
</operation>

<operation id="307" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i293.i.i:1 %add_ln289 = add i3 %k_3, i3 1

]]></Node>
<StgValue><ssdm name="add_ln289"/></StgValue>
</operation>

<operation id="308" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i293.i.i:2 %icmp_ln289 = icmp_eq  i3 %k_3, i3 4

]]></Node>
<StgValue><ssdm name="icmp_ln289"/></StgValue>
</operation>

<operation id="309" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i293.i.i:3 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="310" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i293.i.i:4 %br_ln289 = br i1 %icmp_ln289, void %_ZN13ap_fixed_baseILi65ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i293.split.i.i, void %_ZN13ap_fixed_baseILi65ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i191.i.i.preheader

]]></Node>
<StgValue><ssdm name="br_ln289"/></StgValue>
</operation>

<operation id="311" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i293.split.i.i:3 %shl_ln291 = shl i3 %k_3, i3 1

]]></Node>
<StgValue><ssdm name="shl_ln291"/></StgValue>
</operation>

<operation id="312" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="64" op_0_bw="3">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i293.split.i.i:4 %zext_ln291 = zext i3 %shl_ln291

]]></Node>
<StgValue><ssdm name="zext_ln291"/></StgValue>
</operation>

<operation id="313" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i293.split.i.i:5 %or_ln291 = or i3 %shl_ln291, i3 1

]]></Node>
<StgValue><ssdm name="or_ln291"/></StgValue>
</operation>

<operation id="314" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="64" op_0_bw="3">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i293.split.i.i:6 %zext_ln703_1 = zext i3 %or_ln291

]]></Node>
<StgValue><ssdm name="zext_ln703_1"/></StgValue>
</operation>

<operation id="315" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i293.split.i.i:7 %alpha_sum_tmp0_V_addr_1 = getelementptr i64 %alpha_sum_tmp0_V, i64 0, i64 %zext_ln291

]]></Node>
<StgValue><ssdm name="alpha_sum_tmp0_V_addr_1"/></StgValue>
</operation>

<operation id="316" st_id="14" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="64" op_0_bw="3">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i293.split.i.i:8 %alpha_sum_tmp0_V_load = load i3 %alpha_sum_tmp0_V_addr_1

]]></Node>
<StgValue><ssdm name="alpha_sum_tmp0_V_load"/></StgValue>
</operation>

<operation id="317" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i293.split.i.i:9 %alpha_sum_tmp0_V_addr_2 = getelementptr i64 %alpha_sum_tmp0_V, i64 0, i64 %zext_ln703_1

]]></Node>
<StgValue><ssdm name="alpha_sum_tmp0_V_addr_2"/></StgValue>
</operation>

<operation id="318" st_id="14" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="64" op_0_bw="3">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i293.split.i.i:10 %alpha_sum_tmp0_V_load_1 = load i3 %alpha_sum_tmp0_V_addr_2

]]></Node>
<StgValue><ssdm name="alpha_sum_tmp0_V_load_1"/></StgValue>
</operation>

<operation id="319" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i293.split.i.i:14 %beta_sum_tmp0_V_addr_1 = getelementptr i64 %beta_sum_tmp0_V, i64 0, i64 %zext_ln291

]]></Node>
<StgValue><ssdm name="beta_sum_tmp0_V_addr_1"/></StgValue>
</operation>

<operation id="320" st_id="14" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="64" op_0_bw="3">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i293.split.i.i:15 %beta_sum_tmp0_V_load = load i3 %beta_sum_tmp0_V_addr_1

]]></Node>
<StgValue><ssdm name="beta_sum_tmp0_V_load"/></StgValue>
</operation>

<operation id="321" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i293.split.i.i:16 %beta_sum_tmp0_V_addr_2 = getelementptr i64 %beta_sum_tmp0_V, i64 0, i64 %zext_ln703_1

]]></Node>
<StgValue><ssdm name="beta_sum_tmp0_V_addr_2"/></StgValue>
</operation>

<operation id="322" st_id="14" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="64" op_0_bw="3">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i293.split.i.i:17 %beta_sum_tmp0_V_load_1 = load i3 %beta_sum_tmp0_V_addr_2

]]></Node>
<StgValue><ssdm name="beta_sum_tmp0_V_load_1"/></StgValue>
</operation>

<operation id="323" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i293.split.i.i:21 %gamma_sum_tmp0_V_addr_1 = getelementptr i64 %gamma_sum_tmp0_V, i64 0, i64 %zext_ln291

]]></Node>
<StgValue><ssdm name="gamma_sum_tmp0_V_addr_1"/></StgValue>
</operation>

<operation id="324" st_id="14" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="64" op_0_bw="3">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i293.split.i.i:22 %gamma_sum_tmp0_V_load = load i3 %gamma_sum_tmp0_V_addr_1

]]></Node>
<StgValue><ssdm name="gamma_sum_tmp0_V_load"/></StgValue>
</operation>

<operation id="325" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i293.split.i.i:23 %gamma_sum_tmp0_V_addr_2 = getelementptr i64 %gamma_sum_tmp0_V, i64 0, i64 %zext_ln703_1

]]></Node>
<StgValue><ssdm name="gamma_sum_tmp0_V_addr_2"/></StgValue>
</operation>

<operation id="326" st_id="14" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="64" op_0_bw="3">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i293.split.i.i:24 %gamma_sum_tmp0_V_load_1 = load i3 %gamma_sum_tmp0_V_addr_2

]]></Node>
<StgValue><ssdm name="gamma_sum_tmp0_V_load_1"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="327" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="64" op_0_bw="3">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i293.split.i.i:0 %zext_ln289 = zext i3 %k_3

]]></Node>
<StgValue><ssdm name="zext_ln289"/></StgValue>
</operation>

<operation id="328" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i293.split.i.i:1 %specpipeline_ln289 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_39

]]></Node>
<StgValue><ssdm name="specpipeline_ln289"/></StgValue>
</operation>

<operation id="329" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i293.split.i.i:2 %specloopname_ln289 = specloopname void @_ssdm_op_SpecLoopName, void @empty_27

]]></Node>
<StgValue><ssdm name="specloopname_ln289"/></StgValue>
</operation>

<operation id="330" st_id="15" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="64" op_0_bw="3">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i293.split.i.i:8 %alpha_sum_tmp0_V_load = load i3 %alpha_sum_tmp0_V_addr_1

]]></Node>
<StgValue><ssdm name="alpha_sum_tmp0_V_load"/></StgValue>
</operation>

<operation id="331" st_id="15" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="64" op_0_bw="3">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i293.split.i.i:10 %alpha_sum_tmp0_V_load_1 = load i3 %alpha_sum_tmp0_V_addr_2

]]></Node>
<StgValue><ssdm name="alpha_sum_tmp0_V_load_1"/></StgValue>
</operation>

<operation id="332" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i293.split.i.i:11 %add_ln703_9 = add i64 %alpha_sum_tmp0_V_load_1, i64 %alpha_sum_tmp0_V_load

]]></Node>
<StgValue><ssdm name="add_ln703_9"/></StgValue>
</operation>

<operation id="333" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="2" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i293.split.i.i:12 %alpha_sum_tmp1_V_addr = getelementptr i64 %alpha_sum_tmp1_V, i64 0, i64 %zext_ln289

]]></Node>
<StgValue><ssdm name="alpha_sum_tmp1_V_addr"/></StgValue>
</operation>

<operation id="334" st_id="15" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="0" op_0_bw="64" op_1_bw="2">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i293.split.i.i:13 %store_ln291 = store i64 %add_ln703_9, i2 %alpha_sum_tmp1_V_addr

]]></Node>
<StgValue><ssdm name="store_ln291"/></StgValue>
</operation>

<operation id="335" st_id="15" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="64" op_0_bw="3">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i293.split.i.i:15 %beta_sum_tmp0_V_load = load i3 %beta_sum_tmp0_V_addr_1

]]></Node>
<StgValue><ssdm name="beta_sum_tmp0_V_load"/></StgValue>
</operation>

<operation id="336" st_id="15" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="64" op_0_bw="3">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i293.split.i.i:17 %beta_sum_tmp0_V_load_1 = load i3 %beta_sum_tmp0_V_addr_2

]]></Node>
<StgValue><ssdm name="beta_sum_tmp0_V_load_1"/></StgValue>
</operation>

<operation id="337" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i293.split.i.i:18 %add_ln703_10 = add i64 %beta_sum_tmp0_V_load_1, i64 %beta_sum_tmp0_V_load

]]></Node>
<StgValue><ssdm name="add_ln703_10"/></StgValue>
</operation>

<operation id="338" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="2" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i293.split.i.i:19 %beta_sum_tmp1_V_addr = getelementptr i64 %beta_sum_tmp1_V, i64 0, i64 %zext_ln289

]]></Node>
<StgValue><ssdm name="beta_sum_tmp1_V_addr"/></StgValue>
</operation>

<operation id="339" st_id="15" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="0" op_0_bw="64" op_1_bw="2">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i293.split.i.i:20 %store_ln292 = store i64 %add_ln703_10, i2 %beta_sum_tmp1_V_addr

]]></Node>
<StgValue><ssdm name="store_ln292"/></StgValue>
</operation>

<operation id="340" st_id="15" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="64" op_0_bw="3">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i293.split.i.i:22 %gamma_sum_tmp0_V_load = load i3 %gamma_sum_tmp0_V_addr_1

]]></Node>
<StgValue><ssdm name="gamma_sum_tmp0_V_load"/></StgValue>
</operation>

<operation id="341" st_id="15" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="64" op_0_bw="3">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i293.split.i.i:24 %gamma_sum_tmp0_V_load_1 = load i3 %gamma_sum_tmp0_V_addr_2

]]></Node>
<StgValue><ssdm name="gamma_sum_tmp0_V_load_1"/></StgValue>
</operation>

<operation id="342" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i293.split.i.i:25 %add_ln703_11 = add i64 %gamma_sum_tmp0_V_load_1, i64 %gamma_sum_tmp0_V_load

]]></Node>
<StgValue><ssdm name="add_ln703_11"/></StgValue>
</operation>

<operation id="343" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="2" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i293.split.i.i:26 %gamma_sum_tmp1_V_addr = getelementptr i64 %gamma_sum_tmp1_V, i64 0, i64 %zext_ln289

]]></Node>
<StgValue><ssdm name="gamma_sum_tmp1_V_addr"/></StgValue>
</operation>

<operation id="344" st_id="15" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="0" op_0_bw="64" op_1_bw="2">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i293.split.i.i:27 %store_ln293 = store i64 %add_ln703_11, i2 %gamma_sum_tmp1_V_addr

]]></Node>
<StgValue><ssdm name="store_ln293"/></StgValue>
</operation>

<operation id="345" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="0" op_0_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i293.split.i.i:28 %br_ln0 = br void %_ZN13ap_fixed_baseILi65ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i293.i.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="346" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="0" op_0_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i191.i.i.preheader:0 %br_ln299 = br void %_ZN13ap_fixed_baseILi65ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i191.i.i

]]></Node>
<StgValue><ssdm name="br_ln299"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="347" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i191.i.i:0 %k_4 = phi i2 %add_ln299, void %_ZN13ap_fixed_baseILi65ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i191.split.i.i, i2 0, void %_ZN13ap_fixed_baseILi65ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i191.i.i.preheader

]]></Node>
<StgValue><ssdm name="k_4"/></StgValue>
</operation>

<operation id="348" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i191.i.i:1 %add_ln299 = add i2 %k_4, i2 1

]]></Node>
<StgValue><ssdm name="add_ln299"/></StgValue>
</operation>

<operation id="349" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i191.i.i:2 %icmp_ln299 = icmp_eq  i2 %k_4, i2 2

]]></Node>
<StgValue><ssdm name="icmp_ln299"/></StgValue>
</operation>

<operation id="350" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i191.i.i:3 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="351" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i191.i.i:4 %br_ln299 = br i1 %icmp_ln299, void %_ZN13ap_fixed_baseILi65ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i191.split.i.i, void %.exit

]]></Node>
<StgValue><ssdm name="br_ln299"/></StgValue>
</operation>

<operation id="352" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln299" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i191.split.i.i:3 %shl_ln301 = shl i2 %k_4, i2 1

]]></Node>
<StgValue><ssdm name="shl_ln301"/></StgValue>
</operation>

<operation id="353" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln299" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="64" op_0_bw="2">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i191.split.i.i:4 %zext_ln301 = zext i2 %shl_ln301

]]></Node>
<StgValue><ssdm name="zext_ln301"/></StgValue>
</operation>

<operation id="354" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln299" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i191.split.i.i:5 %or_ln301 = or i2 %shl_ln301, i2 1

]]></Node>
<StgValue><ssdm name="or_ln301"/></StgValue>
</operation>

<operation id="355" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln299" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="64" op_0_bw="2">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i191.split.i.i:6 %zext_ln703_2 = zext i2 %or_ln301

]]></Node>
<StgValue><ssdm name="zext_ln703_2"/></StgValue>
</operation>

<operation id="356" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln299" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="2" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i191.split.i.i:7 %alpha_sum_tmp1_V_addr_1 = getelementptr i64 %alpha_sum_tmp1_V, i64 0, i64 %zext_ln301

]]></Node>
<StgValue><ssdm name="alpha_sum_tmp1_V_addr_1"/></StgValue>
</operation>

<operation id="357" st_id="17" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln299" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="64" op_0_bw="2">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i191.split.i.i:8 %alpha_sum_tmp1_V_load = load i2 %alpha_sum_tmp1_V_addr_1

]]></Node>
<StgValue><ssdm name="alpha_sum_tmp1_V_load"/></StgValue>
</operation>

<operation id="358" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln299" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="2" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i191.split.i.i:9 %alpha_sum_tmp1_V_addr_2 = getelementptr i64 %alpha_sum_tmp1_V, i64 0, i64 %zext_ln703_2

]]></Node>
<StgValue><ssdm name="alpha_sum_tmp1_V_addr_2"/></StgValue>
</operation>

<operation id="359" st_id="17" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln299" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="64" op_0_bw="2">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i191.split.i.i:10 %alpha_sum_tmp1_V_load_1 = load i2 %alpha_sum_tmp1_V_addr_2

]]></Node>
<StgValue><ssdm name="alpha_sum_tmp1_V_load_1"/></StgValue>
</operation>

<operation id="360" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln299" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="2" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i191.split.i.i:14 %beta_sum_tmp1_V_addr_1 = getelementptr i64 %beta_sum_tmp1_V, i64 0, i64 %zext_ln301

]]></Node>
<StgValue><ssdm name="beta_sum_tmp1_V_addr_1"/></StgValue>
</operation>

<operation id="361" st_id="17" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln299" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="64" op_0_bw="2">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i191.split.i.i:15 %beta_sum_tmp1_V_load = load i2 %beta_sum_tmp1_V_addr_1

]]></Node>
<StgValue><ssdm name="beta_sum_tmp1_V_load"/></StgValue>
</operation>

<operation id="362" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln299" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="2" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i191.split.i.i:16 %beta_sum_tmp1_V_addr_2 = getelementptr i64 %beta_sum_tmp1_V, i64 0, i64 %zext_ln703_2

]]></Node>
<StgValue><ssdm name="beta_sum_tmp1_V_addr_2"/></StgValue>
</operation>

<operation id="363" st_id="17" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln299" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="64" op_0_bw="2">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i191.split.i.i:17 %beta_sum_tmp1_V_load_1 = load i2 %beta_sum_tmp1_V_addr_2

]]></Node>
<StgValue><ssdm name="beta_sum_tmp1_V_load_1"/></StgValue>
</operation>

<operation id="364" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln299" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="2" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i191.split.i.i:21 %gamma_sum_tmp1_V_addr_1 = getelementptr i64 %gamma_sum_tmp1_V, i64 0, i64 %zext_ln301

]]></Node>
<StgValue><ssdm name="gamma_sum_tmp1_V_addr_1"/></StgValue>
</operation>

<operation id="365" st_id="17" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln299" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="64" op_0_bw="2">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i191.split.i.i:22 %gamma_sum_tmp1_V_load = load i2 %gamma_sum_tmp1_V_addr_1

]]></Node>
<StgValue><ssdm name="gamma_sum_tmp1_V_load"/></StgValue>
</operation>

<operation id="366" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln299" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="2" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i191.split.i.i:23 %gamma_sum_tmp1_V_addr_2 = getelementptr i64 %gamma_sum_tmp1_V, i64 0, i64 %zext_ln703_2

]]></Node>
<StgValue><ssdm name="gamma_sum_tmp1_V_addr_2"/></StgValue>
</operation>

<operation id="367" st_id="17" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln299" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="64" op_0_bw="2">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i191.split.i.i:24 %gamma_sum_tmp1_V_load_1 = load i2 %gamma_sum_tmp1_V_addr_2

]]></Node>
<StgValue><ssdm name="gamma_sum_tmp1_V_load_1"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="368" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln299" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="64" op_0_bw="2">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i191.split.i.i:0 %zext_ln299 = zext i2 %k_4

]]></Node>
<StgValue><ssdm name="zext_ln299"/></StgValue>
</operation>

<operation id="369" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln299" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i191.split.i.i:1 %specpipeline_ln299 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_39

]]></Node>
<StgValue><ssdm name="specpipeline_ln299"/></StgValue>
</operation>

<operation id="370" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln299" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i191.split.i.i:2 %specloopname_ln299 = specloopname void @_ssdm_op_SpecLoopName, void @empty_37

]]></Node>
<StgValue><ssdm name="specloopname_ln299"/></StgValue>
</operation>

<operation id="371" st_id="18" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln299" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="64" op_0_bw="2">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i191.split.i.i:8 %alpha_sum_tmp1_V_load = load i2 %alpha_sum_tmp1_V_addr_1

]]></Node>
<StgValue><ssdm name="alpha_sum_tmp1_V_load"/></StgValue>
</operation>

<operation id="372" st_id="18" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln299" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="64" op_0_bw="2">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i191.split.i.i:10 %alpha_sum_tmp1_V_load_1 = load i2 %alpha_sum_tmp1_V_addr_2

]]></Node>
<StgValue><ssdm name="alpha_sum_tmp1_V_load_1"/></StgValue>
</operation>

<operation id="373" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln299" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i191.split.i.i:11 %add_ln703_15 = add i64 %alpha_sum_tmp1_V_load_1, i64 %alpha_sum_tmp1_V_load

]]></Node>
<StgValue><ssdm name="add_ln703_15"/></StgValue>
</operation>

<operation id="374" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln299" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="1" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i191.split.i.i:12 %op_V_addr_2 = getelementptr i64 %alpha_sum_tmp2_V, i64 0, i64 %zext_ln299

]]></Node>
<StgValue><ssdm name="op_V_addr_2"/></StgValue>
</operation>

<operation id="375" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln299" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="0" op_0_bw="64" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i191.split.i.i:13 %store_ln301 = store i64 %add_ln703_15, i1 %op_V_addr_2

]]></Node>
<StgValue><ssdm name="store_ln301"/></StgValue>
</operation>

<operation id="376" st_id="18" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln299" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="64" op_0_bw="2">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i191.split.i.i:15 %beta_sum_tmp1_V_load = load i2 %beta_sum_tmp1_V_addr_1

]]></Node>
<StgValue><ssdm name="beta_sum_tmp1_V_load"/></StgValue>
</operation>

<operation id="377" st_id="18" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln299" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="64" op_0_bw="2">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i191.split.i.i:17 %beta_sum_tmp1_V_load_1 = load i2 %beta_sum_tmp1_V_addr_2

]]></Node>
<StgValue><ssdm name="beta_sum_tmp1_V_load_1"/></StgValue>
</operation>

<operation id="378" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln299" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i191.split.i.i:18 %add_ln703_16 = add i64 %beta_sum_tmp1_V_load_1, i64 %beta_sum_tmp1_V_load

]]></Node>
<StgValue><ssdm name="add_ln703_16"/></StgValue>
</operation>

<operation id="379" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln299" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="1" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i191.split.i.i:19 %op_V_1_addr_2 = getelementptr i64 %beta_sum_tmp2_V, i64 0, i64 %zext_ln299

]]></Node>
<StgValue><ssdm name="op_V_1_addr_2"/></StgValue>
</operation>

<operation id="380" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln299" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="0" op_0_bw="64" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i191.split.i.i:20 %store_ln302 = store i64 %add_ln703_16, i1 %op_V_1_addr_2

]]></Node>
<StgValue><ssdm name="store_ln302"/></StgValue>
</operation>

<operation id="381" st_id="18" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln299" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="64" op_0_bw="2">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i191.split.i.i:22 %gamma_sum_tmp1_V_load = load i2 %gamma_sum_tmp1_V_addr_1

]]></Node>
<StgValue><ssdm name="gamma_sum_tmp1_V_load"/></StgValue>
</operation>

<operation id="382" st_id="18" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln299" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="64" op_0_bw="2">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i191.split.i.i:24 %gamma_sum_tmp1_V_load_1 = load i2 %gamma_sum_tmp1_V_addr_2

]]></Node>
<StgValue><ssdm name="gamma_sum_tmp1_V_load_1"/></StgValue>
</operation>

<operation id="383" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln299" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i191.split.i.i:25 %add_ln703_17 = add i64 %gamma_sum_tmp1_V_load_1, i64 %gamma_sum_tmp1_V_load

]]></Node>
<StgValue><ssdm name="add_ln703_17"/></StgValue>
</operation>

<operation id="384" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln299" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="1" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i191.split.i.i:26 %op_V_2_addr_2 = getelementptr i64 %gamma_sum_tmp2_V, i64 0, i64 %zext_ln299

]]></Node>
<StgValue><ssdm name="op_V_2_addr_2"/></StgValue>
</operation>

<operation id="385" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln299" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="0" op_0_bw="64" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i191.split.i.i:27 %store_ln303 = store i64 %add_ln703_17, i1 %op_V_2_addr_2

]]></Node>
<StgValue><ssdm name="store_ln303"/></StgValue>
</operation>

<operation id="386" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln299" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="0" op_0_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i191.split.i.i:28 %br_ln0 = br void %_ZN13ap_fixed_baseILi65ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i191.i.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="387" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="1" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.exit:0 %op_V_addr = getelementptr i64 %alpha_sum_tmp2_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="op_V_addr"/></StgValue>
</operation>

<operation id="388" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="64" op_0_bw="1">
<![CDATA[
.exit:1 %op_V_load = load i1 %op_V_addr

]]></Node>
<StgValue><ssdm name="op_V_load"/></StgValue>
</operation>

<operation id="389" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="1" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.exit:2 %op_V_addr_1 = getelementptr i64 %alpha_sum_tmp2_V, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="op_V_addr_1"/></StgValue>
</operation>

<operation id="390" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="64" op_0_bw="1">
<![CDATA[
.exit:3 %op_V_load_1 = load i1 %op_V_addr_1

]]></Node>
<StgValue><ssdm name="op_V_load_1"/></StgValue>
</operation>

<operation id="391" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="1" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.exit:5 %op_V_1_addr = getelementptr i64 %beta_sum_tmp2_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="op_V_1_addr"/></StgValue>
</operation>

<operation id="392" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="64" op_0_bw="1">
<![CDATA[
.exit:6 %op_V_1_load = load i1 %op_V_1_addr

]]></Node>
<StgValue><ssdm name="op_V_1_load"/></StgValue>
</operation>

<operation id="393" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="1" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.exit:7 %op_V_1_addr_1 = getelementptr i64 %beta_sum_tmp2_V, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="op_V_1_addr_1"/></StgValue>
</operation>

<operation id="394" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="64" op_0_bw="1">
<![CDATA[
.exit:8 %op_V_1_load_1 = load i1 %op_V_1_addr_1

]]></Node>
<StgValue><ssdm name="op_V_1_load_1"/></StgValue>
</operation>

<operation id="395" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="1" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.exit:10 %op_V_2_addr = getelementptr i64 %gamma_sum_tmp2_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="op_V_2_addr"/></StgValue>
</operation>

<operation id="396" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="64" op_0_bw="1">
<![CDATA[
.exit:11 %op_V_2_load = load i1 %op_V_2_addr

]]></Node>
<StgValue><ssdm name="op_V_2_load"/></StgValue>
</operation>

<operation id="397" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="1" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.exit:12 %op_V_2_addr_1 = getelementptr i64 %gamma_sum_tmp2_V, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="op_V_2_addr_1"/></StgValue>
</operation>

<operation id="398" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="64" op_0_bw="1">
<![CDATA[
.exit:13 %op_V_2_load_1 = load i1 %op_V_2_addr_1

]]></Node>
<StgValue><ssdm name="op_V_2_load_1"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="399" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="64" op_0_bw="1">
<![CDATA[
.exit:1 %op_V_load = load i1 %op_V_addr

]]></Node>
<StgValue><ssdm name="op_V_load"/></StgValue>
</operation>

<operation id="400" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="64" op_0_bw="1">
<![CDATA[
.exit:3 %op_V_load_1 = load i1 %op_V_addr_1

]]></Node>
<StgValue><ssdm name="op_V_load_1"/></StgValue>
</operation>

<operation id="401" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.exit:4 %alpha_V = add i64 %op_V_load_1, i64 %op_V_load

]]></Node>
<StgValue><ssdm name="alpha_V"/></StgValue>
</operation>

<operation id="402" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="64" op_0_bw="1">
<![CDATA[
.exit:6 %op_V_1_load = load i1 %op_V_1_addr

]]></Node>
<StgValue><ssdm name="op_V_1_load"/></StgValue>
</operation>

<operation id="403" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="64" op_0_bw="1">
<![CDATA[
.exit:8 %op_V_1_load_1 = load i1 %op_V_1_addr_1

]]></Node>
<StgValue><ssdm name="op_V_1_load_1"/></StgValue>
</operation>

<operation id="404" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.exit:9 %beta_V = add i64 %op_V_1_load_1, i64 %op_V_1_load

]]></Node>
<StgValue><ssdm name="beta_V"/></StgValue>
</operation>

<operation id="405" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="64" op_0_bw="1">
<![CDATA[
.exit:11 %op_V_2_load = load i1 %op_V_2_addr

]]></Node>
<StgValue><ssdm name="op_V_2_load"/></StgValue>
</operation>

<operation id="406" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="64" op_0_bw="1">
<![CDATA[
.exit:13 %op_V_2_load_1 = load i1 %op_V_2_addr_1

]]></Node>
<StgValue><ssdm name="op_V_2_load_1"/></StgValue>
</operation>

<operation id="407" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.exit:14 %gamma_V = add i64 %op_V_2_load_1, i64 %op_V_2_load

]]></Node>
<StgValue><ssdm name="gamma_V"/></StgValue>
</operation>

<operation id="408" st_id="20" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
.exit:15 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i64P0A, i64 %alpha_strm1, i64 %alpha_V

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="409" st_id="20" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
.exit:16 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i64P0A, i64 %beta_strm2, i64 %beta_V

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="410" st_id="20" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
.exit:17 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i64P0A, i64 %gamma_strm3, i64 %gamma_V

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="411" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="0">
<![CDATA[
.exit:18 %ret_ln349 = ret

]]></Node>
<StgValue><ssdm name="ret_ln349"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
