# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Project2.1_VHDL.srcs/sources_1/new/top_VHDL.vhd" \
"../../../../Project2.1_VHDL.srcs/sim_1/new/top_VHDL_tb.vhd" \

# Do not sort compile order
nosort
