Classic Timing Analyzer report for decimal_4bit_full_adder
Sun Dec 09 17:57:35 2018
Quartus II Version 9.0 Build 132 02/25/2009 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Parallel Compilation
  5. tpd
  6. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                       ;
+------------------------------+-------+---------------+-------------+----------+--------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time ; From     ; To     ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+-------------+----------+--------+------------+----------+--------------+
; Worst-case tpd               ; N/A   ; None          ; 15.472 ns   ; f_4_b[0] ; f_4_co ; --         ; --       ; 0            ;
; Total number of failed paths ;       ;               ;             ;          ;        ;            ;          ; 0            ;
+------------------------------+-------+---------------+-------------+----------+--------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2C35F672C6       ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 2           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2 processors           ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------+
; tpd                                                               ;
+-------+-------------------+-----------------+----------+----------+
; Slack ; Required P2P Time ; Actual P2P Time ; From     ; To       ;
+-------+-------------------+-----------------+----------+----------+
; N/A   ; None              ; 15.472 ns       ; f_4_b[0] ; f_4_co   ;
; N/A   ; None              ; 15.385 ns       ; f_4_ci   ; f_4_co   ;
; N/A   ; None              ; 14.753 ns       ; f_4_b[0] ; f_4_s[2] ;
; N/A   ; None              ; 14.666 ns       ; f_4_ci   ; f_4_s[2] ;
; N/A   ; None              ; 14.623 ns       ; f_4_a[3] ; f_4_co   ;
; N/A   ; None              ; 14.371 ns       ; f_4_a[0] ; f_4_co   ;
; N/A   ; None              ; 13.904 ns       ; f_4_a[3] ; f_4_s[2] ;
; N/A   ; None              ; 13.652 ns       ; f_4_a[0] ; f_4_s[2] ;
; N/A   ; None              ; 13.546 ns       ; f_4_b[0] ; f_4_s[3] ;
; N/A   ; None              ; 13.499 ns       ; f_4_b[0] ; f_4_s[1] ;
; N/A   ; None              ; 13.473 ns       ; f_4_b[3] ; f_4_co   ;
; N/A   ; None              ; 13.459 ns       ; f_4_ci   ; f_4_s[3] ;
; N/A   ; None              ; 13.412 ns       ; f_4_ci   ; f_4_s[1] ;
; N/A   ; None              ; 13.391 ns       ; f_4_b[2] ; f_4_co   ;
; N/A   ; None              ; 13.210 ns       ; f_4_a[2] ; f_4_co   ;
; N/A   ; None              ; 12.885 ns       ; f_4_b[0] ; f_4_s[0] ;
; N/A   ; None              ; 12.801 ns       ; f_4_ci   ; f_4_s[0] ;
; N/A   ; None              ; 12.754 ns       ; f_4_b[3] ; f_4_s[2] ;
; N/A   ; None              ; 12.710 ns       ; f_4_b[2] ; f_4_s[2] ;
; N/A   ; None              ; 12.697 ns       ; f_4_a[3] ; f_4_s[3] ;
; N/A   ; None              ; 12.650 ns       ; f_4_a[3] ; f_4_s[1] ;
; N/A   ; None              ; 12.529 ns       ; f_4_a[2] ; f_4_s[2] ;
; N/A   ; None              ; 12.445 ns       ; f_4_a[0] ; f_4_s[3] ;
; N/A   ; None              ; 12.398 ns       ; f_4_a[0] ; f_4_s[1] ;
; N/A   ; None              ; 11.783 ns       ; f_4_a[0] ; f_4_s[0] ;
; N/A   ; None              ; 11.547 ns       ; f_4_b[3] ; f_4_s[3] ;
; N/A   ; None              ; 11.500 ns       ; f_4_b[3] ; f_4_s[1] ;
; N/A   ; None              ; 11.456 ns       ; f_4_b[2] ; f_4_s[1] ;
; N/A   ; None              ; 11.443 ns       ; f_4_b[2] ; f_4_s[3] ;
; N/A   ; None              ; 11.275 ns       ; f_4_a[2] ; f_4_s[1] ;
; N/A   ; None              ; 11.262 ns       ; f_4_a[2] ; f_4_s[3] ;
; N/A   ; None              ; 10.284 ns       ; f_4_a[1] ; f_4_co   ;
; N/A   ; None              ; 9.989 ns        ; f_4_b[1] ; f_4_co   ;
; N/A   ; None              ; 9.565 ns        ; f_4_a[1] ; f_4_s[2] ;
; N/A   ; None              ; 9.270 ns        ; f_4_b[1] ; f_4_s[2] ;
; N/A   ; None              ; 8.358 ns        ; f_4_a[1] ; f_4_s[3] ;
; N/A   ; None              ; 8.311 ns        ; f_4_a[1] ; f_4_s[1] ;
; N/A   ; None              ; 8.063 ns        ; f_4_b[1] ; f_4_s[3] ;
; N/A   ; None              ; 8.016 ns        ; f_4_b[1] ; f_4_s[1] ;
+-------+-------------------+-----------------+----------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 132 02/25/2009 SJ Full Version
    Info: Processing started: Sun Dec 09 17:57:35 2018
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off decimal_4bit_full_adder -c decimal_4bit_full_adder --timing_analysis_only
Info: Parallel compilation is enabled and will use 2 of the 2 processors detected
Info: Longest tpd from source pin "f_4_b[0]" to destination pin "f_4_co" is 15.472 ns
    Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_AC12; Fanout = 3; PIN Node = 'f_4_b[0]'
    Info: 2: + IC(6.091 ns) + CELL(0.275 ns) = 7.196 ns; Loc. = LCCOMB_X25_Y35_N24; Fanout = 4; COMB Node = 'f_adder:u0|f_co~7'
    Info: 3: + IC(0.272 ns) + CELL(0.271 ns) = 7.739 ns; Loc. = LCCOMB_X25_Y35_N2; Fanout = 2; COMB Node = 'f_adder:u1|f_co~7'
    Info: 4: + IC(0.270 ns) + CELL(0.420 ns) = 8.429 ns; Loc. = LCCOMB_X25_Y35_N22; Fanout = 4; COMB Node = 'f_adder:u3|f_s'
    Info: 5: + IC(0.272 ns) + CELL(0.150 ns) = 8.851 ns; Loc. = LCCOMB_X25_Y35_N4; Fanout = 1; COMB Node = 'f_co_signal~4'
    Info: 6: + IC(3.833 ns) + CELL(2.788 ns) = 15.472 ns; Loc. = PIN_AD15; Fanout = 0; PIN Node = 'f_4_co'
    Info: Total cell delay = 4.734 ns ( 30.60 % )
    Info: Total interconnect delay = 10.738 ns ( 69.40 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 216 megabytes
    Info: Processing ended: Sun Dec 09 17:57:35 2018
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


