

================================================================
== Vitis HLS Report for 'VecReader'
================================================================
* Date:           Tue Sep 14 14:04:52 2021

* Version:        2020.1 (Build 2902540 on Wed May 27 20:16:15 MDT 2020)
* Project:        MBKM-Tutorial5
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 7.300 ns |   2.70 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        1|        ?| 10.000 ns |         ?|    1|    ?|   none  |
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_4_1  |        2|        ?|         3|          1|          1| 1 ~ ? |    yes   |
        +------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      90|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     131|    -|
|Register         |        -|     -|     236|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     236|     221|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|   ~0   |   ~0   |    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |add_ln4_fu_149_p2                  |     +    |   0|  0|  38|          31|           1|
    |ap_block_state10_pp0_stage0_iter1  |    and   |   0|  0|   2|           1|           1|
    |ap_block_state11_pp0_stage0_iter2  |    and   |   0|  0|   2|           1|           1|
    |icmp_ln4_2_fu_144_p2               |   icmp   |   0|  0|  20|          31|          31|
    |icmp_ln4_fu_115_p2                 |   icmp   |   0|  0|  20|          32|           1|
    |ap_block_pp0_stage0_01001          |    or    |   0|  0|   2|           1|           1|
    |ap_block_state1                    |    or    |   0|  0|   2|           1|           1|
    |ap_enable_pp0                      |    xor   |   0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1            |    xor   |   0|  0|   2|           2|           1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |Total                              |          |   0|  0|  90|         101|          40|
    +-----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  50|         11|    1|         11|
    |ap_done                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |   9|          2|    1|          2|
    |ddr0_blk_n_AR            |   9|          2|    1|          2|
    |ddr0_blk_n_R             |   9|          2|    1|          2|
    |ddr_blk_n                |   9|          2|    1|          2|
    |fifoA21_blk_n            |   9|          2|    1|          2|
    |i_reg_104                |   9|          2|   31|         62|
    |real_start               |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 131|         29|   40|         89|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+-----+----+-----+-----------+
    |               Name               |  FF | LUT| Bits| Const Bits|
    +----------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                         |   10|   0|   10|          0|
    |ap_done_reg                       |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |    1|   0|    1|          0|
    |ddr0_addr_read_reg_190            |  128|   0|  128|          0|
    |i_reg_104                         |   31|   0|   31|          0|
    |icmp_ln4_2_reg_181                |    1|   0|    1|          0|
    |icmp_ln4_2_reg_181_pp0_iter1_reg  |    1|   0|    1|          0|
    |start_once_reg                    |    1|   0|    1|          0|
    |trunc_ln4_2_reg_165               |   60|   0|   60|          0|
    +----------------------------------+-----+----+-----+-----------+
    |Total                             |  236|   0|  236|          0|
    +----------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------------+-----+-----+------------+--------------+--------------+
|ap_clk               |  in |    1| ap_ctrl_hs |   VecReader  | return value |
|ap_rst               |  in |    1| ap_ctrl_hs |   VecReader  | return value |
|ap_start             |  in |    1| ap_ctrl_hs |   VecReader  | return value |
|start_full_n         |  in |    1| ap_ctrl_hs |   VecReader  | return value |
|ap_done              | out |    1| ap_ctrl_hs |   VecReader  | return value |
|ap_continue          |  in |    1| ap_ctrl_hs |   VecReader  | return value |
|ap_idle              | out |    1| ap_ctrl_hs |   VecReader  | return value |
|ap_ready             | out |    1| ap_ctrl_hs |   VecReader  | return value |
|start_out            | out |    1| ap_ctrl_hs |   VecReader  | return value |
|start_write          | out |    1| ap_ctrl_hs |   VecReader  | return value |
|m_axi_ddr0_AWVALID   | out |    1|    m_axi   |     ddr0     |    pointer   |
|m_axi_ddr0_AWREADY   |  in |    1|    m_axi   |     ddr0     |    pointer   |
|m_axi_ddr0_AWADDR    | out |   32|    m_axi   |     ddr0     |    pointer   |
|m_axi_ddr0_AWID      | out |    1|    m_axi   |     ddr0     |    pointer   |
|m_axi_ddr0_AWLEN     | out |   32|    m_axi   |     ddr0     |    pointer   |
|m_axi_ddr0_AWSIZE    | out |    3|    m_axi   |     ddr0     |    pointer   |
|m_axi_ddr0_AWBURST   | out |    2|    m_axi   |     ddr0     |    pointer   |
|m_axi_ddr0_AWLOCK    | out |    2|    m_axi   |     ddr0     |    pointer   |
|m_axi_ddr0_AWCACHE   | out |    4|    m_axi   |     ddr0     |    pointer   |
|m_axi_ddr0_AWPROT    | out |    3|    m_axi   |     ddr0     |    pointer   |
|m_axi_ddr0_AWQOS     | out |    4|    m_axi   |     ddr0     |    pointer   |
|m_axi_ddr0_AWREGION  | out |    4|    m_axi   |     ddr0     |    pointer   |
|m_axi_ddr0_AWUSER    | out |    1|    m_axi   |     ddr0     |    pointer   |
|m_axi_ddr0_WVALID    | out |    1|    m_axi   |     ddr0     |    pointer   |
|m_axi_ddr0_WREADY    |  in |    1|    m_axi   |     ddr0     |    pointer   |
|m_axi_ddr0_WDATA     | out |  128|    m_axi   |     ddr0     |    pointer   |
|m_axi_ddr0_WSTRB     | out |   16|    m_axi   |     ddr0     |    pointer   |
|m_axi_ddr0_WLAST     | out |    1|    m_axi   |     ddr0     |    pointer   |
|m_axi_ddr0_WID       | out |    1|    m_axi   |     ddr0     |    pointer   |
|m_axi_ddr0_WUSER     | out |    1|    m_axi   |     ddr0     |    pointer   |
|m_axi_ddr0_ARVALID   | out |    1|    m_axi   |     ddr0     |    pointer   |
|m_axi_ddr0_ARREADY   |  in |    1|    m_axi   |     ddr0     |    pointer   |
|m_axi_ddr0_ARADDR    | out |   32|    m_axi   |     ddr0     |    pointer   |
|m_axi_ddr0_ARID      | out |    1|    m_axi   |     ddr0     |    pointer   |
|m_axi_ddr0_ARLEN     | out |   32|    m_axi   |     ddr0     |    pointer   |
|m_axi_ddr0_ARSIZE    | out |    3|    m_axi   |     ddr0     |    pointer   |
|m_axi_ddr0_ARBURST   | out |    2|    m_axi   |     ddr0     |    pointer   |
|m_axi_ddr0_ARLOCK    | out |    2|    m_axi   |     ddr0     |    pointer   |
|m_axi_ddr0_ARCACHE   | out |    4|    m_axi   |     ddr0     |    pointer   |
|m_axi_ddr0_ARPROT    | out |    3|    m_axi   |     ddr0     |    pointer   |
|m_axi_ddr0_ARQOS     | out |    4|    m_axi   |     ddr0     |    pointer   |
|m_axi_ddr0_ARREGION  | out |    4|    m_axi   |     ddr0     |    pointer   |
|m_axi_ddr0_ARUSER    | out |    1|    m_axi   |     ddr0     |    pointer   |
|m_axi_ddr0_RVALID    |  in |    1|    m_axi   |     ddr0     |    pointer   |
|m_axi_ddr0_RREADY    | out |    1|    m_axi   |     ddr0     |    pointer   |
|m_axi_ddr0_RDATA     |  in |  128|    m_axi   |     ddr0     |    pointer   |
|m_axi_ddr0_RLAST     |  in |    1|    m_axi   |     ddr0     |    pointer   |
|m_axi_ddr0_RID       |  in |    1|    m_axi   |     ddr0     |    pointer   |
|m_axi_ddr0_RUSER     |  in |    1|    m_axi   |     ddr0     |    pointer   |
|m_axi_ddr0_RRESP     |  in |    2|    m_axi   |     ddr0     |    pointer   |
|m_axi_ddr0_BVALID    |  in |    1|    m_axi   |     ddr0     |    pointer   |
|m_axi_ddr0_BREADY    | out |    1|    m_axi   |     ddr0     |    pointer   |
|m_axi_ddr0_BRESP     |  in |    2|    m_axi   |     ddr0     |    pointer   |
|m_axi_ddr0_BID       |  in |    1|    m_axi   |     ddr0     |    pointer   |
|m_axi_ddr0_BUSER     |  in |    1|    m_axi   |     ddr0     |    pointer   |
|fifoA21_din          | out |  128|   ap_fifo  |    fifoA21   |    pointer   |
|fifoA21_full_n       |  in |    1|   ap_fifo  |    fifoA21   |    pointer   |
|fifoA21_write        | out |    1|   ap_fifo  |    fifoA21   |    pointer   |
|ddr_dout             |  in |   64|   ap_fifo  |      ddr     |    pointer   |
|ddr_empty_n          |  in |    1|   ap_fifo  |      ddr     |    pointer   |
|ddr_read             | out |    1|   ap_fifo  |      ddr     |    pointer   |
|readRep              |  in |   32|   ap_none  |    readRep   |    scalar    |
+---------------------+-----+-----+------------+--------------+--------------+

