INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/i/0916_4AND/0916_4AND.srcs/sources_1/new/and_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module and_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/i/0916_4AND/0916_4AND.srcs/sim_1/new/and_4_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module and_4_tb
INFO: [VRFC 10-2458] undeclared symbol E, assumed default net type wire [C:/Users/i/0916_4AND/0916_4AND.srcs/sim_1/new/and_4_tb.v:33]
INFO: [VRFC 10-2458] undeclared symbol F, assumed default net type wire [C:/Users/i/0916_4AND/0916_4AND.srcs/sim_1/new/and_4_tb.v:34]
