Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed Oct 19 17:50:13 2022
| Host         : DESKTOP-7AAJRE5 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file fifo_control_sets_placed.rpt
| Design       : fifo
| Device       : xc7vx485t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     4 |
| Unused register locations in slices containing registers |     8 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|     13 |            2 |
|    16+ |            2 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |              78 |           24 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              26 |            8 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------+------------------+------------------+------------------+----------------+
|    Clock Signal   |   Enable Signal  | Set/Reset Signal | Slice Load Count | Bel Load Count |
+-------------------+------------------+------------------+------------------+----------------+
|  rd_clk_IBUF_BUFG | raddr0           | rst_IBUF         |                4 |             13 |
|  wr_clk_IBUF_BUFG | u_sdp_ram/waddr0 | rst_IBUF         |                4 |             13 |
|  rd_clk_IBUF_BUFG |                  | rst_IBUF         |               15 |             39 |
|  wr_clk_IBUF_BUFG |                  | rst_IBUF         |                9 |             39 |
+-------------------+------------------+------------------+------------------+----------------+


