

================================================================
== Vitis HLS Report for 'receive4AIE_1'
================================================================
* Date:           Mon May 12 19:57:10 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        toppl
* Solution:       hls (Vitis Kernel Flow Target)
* Product family: versalaicore
* Target device:  xcvc1902-vsva2197-2MP-e-S


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  2.22 ns|  2.108 ns|     0.60 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      337|      337|  0.749 us|  0.749 us|  337|  337|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------------+----------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                                                   |                                        |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |                      Instance                     |                 Module                 |   min   |   max   |    min    |    max    | min | max |   Type  |
        +---------------------------------------------------+----------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_receive4AIE_1_Pipeline_VITIS_LOOP_76_2_fu_158  |receive4AIE_1_Pipeline_VITIS_LOOP_76_2  |       33|       33|  73.326 ns|  73.326 ns|   33|   33|       no|
        +---------------------------------------------------+----------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_69_1  |      336|      336|        42|          -|          -|     8|        no|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+---------+--------+-----+
|       Name      | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+-----------------+---------+------+---------+--------+-----+
|DSP              |        -|     -|        -|       -|    -|
|Expression       |        -|     -|        0|     594|    -|
|FIFO             |        -|     -|        -|       -|    -|
|Instance         |        -|     -|      266|     794|    -|
|Memory           |        -|     -|        -|       -|    -|
|Multiplexer      |        -|     -|        -|     451|    -|
|Register         |        -|     -|      846|       -|    -|
+-----------------+---------+------+---------+--------+-----+
|Total            |        0|     0|     1112|    1839|    0|
+-----------------+---------+------+---------+--------+-----+
|Available        |     1934|  1968|  1799680|  899840|  463|
+-----------------+---------+------+---------+--------+-----+
|Utilization (%)  |        0|     0|       ~0|      ~0|    0|
+-----------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------------------+----------------------------------------+---------+----+-----+-----+-----+
    |                      Instance                     |                 Module                 | BRAM_18K| DSP|  FF | LUT | URAM|
    +---------------------------------------------------+----------------------------------------+---------+----+-----+-----+-----+
    |fpext_32ns_64_1_no_dsp_1_U154                      |fpext_32ns_64_1_no_dsp_1                |        0|   0|    0|    0|    0|
    |fpext_32ns_64_1_no_dsp_1_U155                      |fpext_32ns_64_1_no_dsp_1                |        0|   0|    0|    0|    0|
    |fptrunc_64ns_32_1_no_dsp_1_U153                    |fptrunc_64ns_32_1_no_dsp_1              |        0|   0|    0|    0|    0|
    |grp_receive4AIE_1_Pipeline_VITIS_LOOP_76_2_fu_158  |receive4AIE_1_Pipeline_VITIS_LOOP_76_2  |        0|   0|  266|  794|    0|
    +---------------------------------------------------+----------------------------------------+---------+----+-----+-----+-----+
    |Total                                              |                                        |        0|   0|  266|  794|    0|
    +---------------------------------------------------+----------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |i_9_fu_263_p2            |         +|   0|  0|   5|           4|           1|
    |and_ln18_1_fu_548_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln18_2_fu_553_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln18_3_fu_559_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln18_4_fu_573_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln18_5_fu_583_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln18_6_fu_589_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln18_7_fu_617_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln18_8_fu_622_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln18_fu_502_p2       |       and|   0|  0|   2|           1|           1|
    |and_ln25_1_fu_533_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln25_fu_498_p2       |       and|   0|  0|   2|           1|           1|
    |ap_block_state2          |       and|   0|  0|   2|           1|           1|
    |icmp_ln18_1_fu_452_p2    |      icmp|   0|  0|  11|          11|           2|
    |icmp_ln18_2_fu_458_p2    |      icmp|   0|  0|  52|          52|           1|
    |icmp_ln18_3_fu_464_p2    |      icmp|   0|  0|  52|          52|           1|
    |icmp_ln18_fu_446_p2      |      icmp|   0|  0|  11|          11|           2|
    |icmp_ln25_1_fu_440_p2    |      icmp|   0|  0|  52|          52|           1|
    |icmp_ln25_fu_428_p2      |      icmp|   0|  0|  11|          11|           1|
    |icmp_ln69_fu_269_p2      |      icmp|   0|  0|   5|           4|           5|
    |ymaggreater_fu_470_p2    |      icmp|   0|  0|  64|          64|          64|
    |ap_block_state1          |        or|   0|  0|   2|           1|           1|
    |or_ln18_1_fu_612_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln18_fu_594_p2        |        or|   0|  0|   2|           1|           1|
    |or_ln25_1_fu_434_p2      |        or|   0|  0|  45|          52|          52|
    |or_ln25_fu_422_p2        |        or|   0|  0|  10|          11|          11|
    |conv_1_fu_176_p0         |    select|   0|  0|  58|           1|          64|
    |res_2_fu_565_p3          |    select|   0|  0|  58|           1|          64|
    |res_3_fu_600_p3          |    select|   0|  0|  58|           1|          64|
    |res_fu_506_p3            |    select|   0|  0|  58|           1|          64|
    |select_ln39_fu_482_p3    |    select|   0|  0|   2|           1|           1|
    |ymaggreater_1_fu_490_p3  |    select|   0|  0|   2|           1|           1|
    |xor_ln18_1_fu_577_p2     |       xor|   0|  0|   2|           2|           1|
    |xor_ln18_2_fu_607_p2     |       xor|   0|  0|   2|           1|           2|
    |xor_ln18_fu_543_p2       |       xor|   0|  0|   2|           1|           2|
    |xor_ln25_fu_537_p2       |       xor|   0|  0|   2|           2|           1|
    |xor_ln39_fu_476_p2       |       xor|   0|  0|   2|           1|           2|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 594|         352|         422|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+-----+-----------+-----+-----------+
    |           Name          | LUT | Input Size| Bits| Total Bits|
    +-------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                |   10|         11|    1|         11|
    |ap_done                  |    2|          2|    1|          2|
    |conv_fu_112              |   32|          2|   32|         64|
    |data_temp_9_fu_124       |  121|          2|  128|        256|
    |data_temp_fu_120         |  121|          2|  128|        256|
    |i_04_fu_116              |    4|          2|    4|          8|
    |receive_fifo_0_blk_n     |    2|          2|    1|          2|
    |receive_fifo_0_din       |  121|          2|  128|        256|
    |receive_fifo_0_write     |    2|          3|    1|          3|
    |return_r                 |   32|          2|   32|         64|
    |sweep_rx0_0_TDATA_blk_n  |    2|          2|    1|          2|
    |sweep_rx0_0_TREADY       |    2|          3|    1|          3|
    +-------------------------+-----+-----------+-----+-----------+
    |Total                    |  451|         35|  458|        927|
    +-------------------------+-----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------------------+-----+----+-----+-----------+
    |                              Name                              |  FF | LUT| Bits| Const Bits|
    +----------------------------------------------------------------+-----+----+-----+-----------+
    |and_ln18_reg_783                                                |    1|   0|    1|          0|
    |ap_CS_fsm                                                       |   10|   0|   10|          0|
    |ap_done_reg                                                     |    1|   0|    1|          0|
    |conv_1_reg_798                                                  |   32|   0|   32|          0|
    |conv_fu_112                                                     |   32|   0|   32|          0|
    |data_temp_14_reg_692                                            |  128|   0|  128|          0|
    |data_temp_9_fu_124                                              |  128|   0|  128|          0|
    |data_temp_fu_120                                                |  128|   0|  128|          0|
    |dc_3_reg_724                                                    |   64|   0|   64|          0|
    |dc_reg_717                                                      |   64|   0|   64|          0|
    |grp_fu_179_p0                                                   |   32|   0|   32|          0|
    |grp_fu_182_p0                                                   |   32|   0|   32|          0|
    |grp_receive4AIE_1_Pipeline_VITIS_LOOP_76_2_fu_158_ap_start_reg  |    1|   0|    1|          0|
    |i_04_fu_116                                                     |    4|   0|    4|          0|
    |icmp_ln18_1_reg_760                                             |    1|   0|    1|          0|
    |icmp_ln18_2_reg_766                                             |    1|   0|    1|          0|
    |icmp_ln18_3_reg_772                                             |    1|   0|    1|          0|
    |icmp_ln18_reg_753                                               |    1|   0|    1|          0|
    |icmp_ln25_1_reg_747                                             |    1|   0|    1|          0|
    |icmp_ln25_reg_741                                               |    1|   0|    1|          0|
    |res_3_reg_793                                                   |   64|   0|   64|          0|
    |return_r_preg                                                   |   32|   0|   32|          0|
    |trunc_ln86_reg_706                                              |   32|   0|   32|          0|
    |x_fp_sig_1_reg_736                                              |   52|   0|   52|          0|
    |x_fp_sign_reg_731                                               |    1|   0|    1|          0|
    |xor_ln25_reg_788                                                |    1|   0|    1|          0|
    |ymaggreater_1_reg_778                                           |    1|   0|    1|          0|
    +----------------------------------------------------------------+-----+----+-----+-----------+
    |Total                                                           |  846|   0|  846|          0|
    +----------------------------------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------+-----+-----+------------+----------------------+--------------+
|           RTL Ports           | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+-------------------------------+-----+-----+------------+----------------------+--------------+
|ap_clk                         |   in|    1|  ap_ctrl_hs|         receive4AIE.1|  return value|
|ap_rst                         |   in|    1|  ap_ctrl_hs|         receive4AIE.1|  return value|
|ap_start                       |   in|    1|  ap_ctrl_hs|         receive4AIE.1|  return value|
|ap_done                        |  out|    1|  ap_ctrl_hs|         receive4AIE.1|  return value|
|ap_continue                    |   in|    1|  ap_ctrl_hs|         receive4AIE.1|  return value|
|ap_idle                        |  out|    1|  ap_ctrl_hs|         receive4AIE.1|  return value|
|ap_ready                       |  out|    1|  ap_ctrl_hs|         receive4AIE.1|  return value|
|return_r                       |  out|   32|     ap_none|              return_r|       pointer|
|receive_fifo_0_din             |  out|  128|     ap_fifo|        receive_fifo_0|       pointer|
|receive_fifo_0_num_data_valid  |   in|   13|     ap_fifo|        receive_fifo_0|       pointer|
|receive_fifo_0_fifo_cap        |   in|   13|     ap_fifo|        receive_fifo_0|       pointer|
|receive_fifo_0_full_n          |   in|    1|     ap_fifo|        receive_fifo_0|       pointer|
|receive_fifo_0_write           |  out|    1|     ap_fifo|        receive_fifo_0|       pointer|
|sweep_rx0_0_TDATA              |   in|  128|        axis|  sweep_rx0_0_V_data_V|       pointer|
|sweep_rx0_0_TVALID             |   in|    1|        axis|  sweep_rx0_0_V_last_V|       pointer|
|sweep_rx0_0_TREADY             |  out|    1|        axis|  sweep_rx0_0_V_last_V|       pointer|
|sweep_rx0_0_TLAST              |   in|    1|        axis|  sweep_rx0_0_V_last_V|       pointer|
|sweep_rx0_0_TKEEP              |   in|   16|        axis|  sweep_rx0_0_V_keep_V|       pointer|
|sweep_rx0_0_TSTRB              |   in|   16|        axis|  sweep_rx0_0_V_strb_V|       pointer|
+-------------------------------+-----+-----+------------+----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.53>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%conv = alloca i32 1" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:66]   --->   Operation 11 'alloca' 'conv' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%i_04 = alloca i32 1" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:69]   --->   Operation 12 'alloca' 'i_04' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%data_temp = alloca i32 1" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:65]   --->   Operation 13 'alloca' 'data_temp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%data_temp_9 = alloca i32 1" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:65]   --->   Operation 14 'alloca' 'data_temp_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%data_temp_13_loc = alloca i64 1"   --->   Operation 15 'alloca' 'data_temp_13_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln0 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i128 %sweep_rx0_0_V_data_V, i16 %sweep_rx0_0_V_keep_V, i16 %sweep_rx0_0_V_strb_V, i1 0, i1 %sweep_rx0_0_V_last_V, i1 0, i1 0, void @empty_14"   --->   Operation 16 'specaxissidechannel' 'specaxissidechannel_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i128 %receive_fifo_0, i64 666, i64 11, i64 18446744073709551615"   --->   Operation 17 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %receive_fifo_0, void @empty_1, i32 0, i32 0, void @empty_26, i32 0, i32 0, void @empty_26, void @empty_26, void @empty_26, i32 0, i32 0, i32 0, i32 0, void @empty_26, void @empty_26, i32 4294967295, i32 0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %sweep_rx0_0_V_last_V, i16 %sweep_rx0_0_V_strb_V, i16 %sweep_rx0_0_V_keep_V, i128 %sweep_rx0_0_V_data_V, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_26, void @empty_26, void @empty_26, i32 0, i32 0, i32 0, i32 0, void @empty_26, void @empty_26, i32 4294967295, i32 0"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%muxLogicData_to_store_ln65 = muxlogic i128 0"   --->   Operation 20 'muxlogic' 'muxLogicData_to_store_ln65' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%muxLogicAddr_to_store_ln65 = muxlogic i128 %data_temp_9"   --->   Operation 21 'muxlogic' 'muxLogicAddr_to_store_ln65' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.53ns)   --->   "%store_ln65 = store i128 0, i128 %data_temp_9" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:65]   --->   Operation 22 'store' 'store_ln65' <Predicate = true> <Delay = 0.53>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%muxLogicData_to_store_ln65 = muxlogic i128 0"   --->   Operation 23 'muxlogic' 'muxLogicData_to_store_ln65' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%muxLogicAddr_to_store_ln65 = muxlogic i128 %data_temp"   --->   Operation 24 'muxlogic' 'muxLogicAddr_to_store_ln65' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%store_ln65 = store i128 0, i128 %data_temp" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:65]   --->   Operation 25 'store' 'store_ln65' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%muxLogicData_to_store_ln69 = muxlogic i4 0"   --->   Operation 26 'muxlogic' 'muxLogicData_to_store_ln69' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%muxLogicAddr_to_store_ln69 = muxlogic i4 %i_04"   --->   Operation 27 'muxlogic' 'muxLogicAddr_to_store_ln69' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.39ns)   --->   "%store_ln69 = store i4 0, i4 %i_04" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:69]   --->   Operation 28 'store' 'store_ln69' <Predicate = true> <Delay = 0.39>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%muxLogicData_to_store_ln66 = muxlogic i32 0"   --->   Operation 29 'muxlogic' 'muxLogicData_to_store_ln66' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%muxLogicAddr_to_store_ln66 = muxlogic i32 %conv"   --->   Operation 30 'muxlogic' 'muxLogicAddr_to_store_ln66' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.46ns)   --->   "%store_ln66 = store i32 0, i32 %conv" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:66]   --->   Operation 31 'store' 'store_ln66' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln69 = br void %VITIS_LOOP_76_2" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:69]   --->   Operation 32 'br' 'br_ln69' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.53>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%MuxLogicAddr_to_i = muxlogic i4 %i_04"   --->   Operation 33 'muxlogic' 'MuxLogicAddr_to_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%i = load i4 %i_04" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:69]   --->   Operation 34 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.53ns)   --->   "%i_9 = add i4 %i, i4 1" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:69]   --->   Operation 35 'add' 'i_9' <Predicate = true> <Delay = 0.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.53ns)   --->   "%icmp_ln69 = icmp_eq  i4 %i, i4 8" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:69]   --->   Operation 36 'icmp' 'icmp_ln69' <Predicate = true> <Delay = 0.53> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln69 = br i1 %icmp_ln69, void %VITIS_LOOP_76_2.split, void %for.end72" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:69]   --->   Operation 37 'br' 'br_ln69' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%MuxLogicAddr_to_data_temp_load = muxlogic i128 %data_temp"   --->   Operation 38 'muxlogic' 'MuxLogicAddr_to_data_temp_load' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%data_temp_load = load i128 %data_temp" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:74]   --->   Operation 39 'load' 'data_temp_load' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%muxLogicCE_to_empty = muxlogic"   --->   Operation 40 'muxlogic' 'muxLogicCE_to_empty' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (1.00ns)   --->   "%empty = read i161 @_ssdm_op_Read.axis.volatile.i128P0A.i16P0A.i16P0A.i1P0A, i128 %sweep_rx0_0_V_data_V, i16 %sweep_rx0_0_V_keep_V, i16 %sweep_rx0_0_V_strb_V, i1 %sweep_rx0_0_V_last_V" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:70]   --->   Operation 41 'read' 'empty' <Predicate = (!icmp_ln69)> <Delay = 1.00> <CoreInst = "axis">   --->   Core 127 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%tmp_data = extractvalue i161 %empty" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:70]   --->   Operation 42 'extractvalue' 'tmp_data' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%tmp = partselect i96 @_ssdm_op_PartSelect.i96.i128.i32.i32, i128 %tmp_data, i32 32, i32 127" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:74]   --->   Operation 43 'partselect' 'tmp' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%data_temp_14 = partset i128 @_ssdm_op_PartSet.i128.i128.i96.i32.i32, i128 %data_temp_load, i96 %tmp, i32 0, i32 95" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:74]   --->   Operation 44 'partset' 'data_temp_14' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%muxLogicData_to_store_ln69 = muxlogic i4 %i_9"   --->   Operation 45 'muxlogic' 'muxLogicData_to_store_ln69' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%muxLogicAddr_to_store_ln69 = muxlogic i4 %i_04"   --->   Operation 46 'muxlogic' 'muxLogicAddr_to_store_ln69' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.39ns)   --->   "%store_ln69 = store i4 %i_9, i4 %i_04" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:69]   --->   Operation 47 'store' 'store_ln69' <Predicate = (!icmp_ln69)> <Delay = 0.39>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%MuxLogicAddr_to_conv_load = muxlogic i32 %conv"   --->   Operation 48 'muxlogic' 'MuxLogicAddr_to_conv_load' <Predicate = (icmp_ln69)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%conv_load = load i32 %conv"   --->   Operation 49 'load' 'conv_load' <Predicate = (icmp_ln69)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%muxLogicData_to_write_ln0 = muxlogic i32 %conv_load"   --->   Operation 50 'muxlogic' 'muxLogicData_to_write_ln0' <Predicate = (icmp_ln69)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.83ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.volatile.floatP0A, i32 %return_r, i32 %conv_load"   --->   Operation 51 'write' 'write_ln0' <Predicate = (icmp_ln69)> <Delay = 0.83> <CoreInst = "FIFO_SRL">   --->   Core 85 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%ret_ln91 = ret" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:91]   --->   Operation 52 'ret' 'ret_ln91' <Predicate = (icmp_ln69)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%MuxLogicAddr_to_data_temp_9_load = muxlogic i128 %data_temp_9"   --->   Operation 53 'muxlogic' 'MuxLogicAddr_to_data_temp_9_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%data_temp_9_load = load i128 %data_temp_9"   --->   Operation 54 'load' 'data_temp_9_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%empty_86 = wait i32 @_ssdm_op_Wait"   --->   Operation 55 'wait' 'empty_86' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 56 [2/2] (1.00ns)   --->   "%call_ln74 = call void @receive4AIE.1_Pipeline_VITIS_LOOP_76_2, i128 %data_temp_9_load, i128 %data_temp_14, i128 %sweep_rx0_0_V_data_V, i16 %sweep_rx0_0_V_keep_V, i16 %sweep_rx0_0_V_strb_V, i1 %sweep_rx0_0_V_last_V, i128 %receive_fifo_0, i128 %data_temp_13_loc, i128 %data_temp" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:74]   --->   Operation 56 'call' 'call_ln74' <Predicate = true> <Delay = 1.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 1.10>
ST_4 : Operation 57 [1/2] (1.10ns)   --->   "%call_ln74 = call void @receive4AIE.1_Pipeline_VITIS_LOOP_76_2, i128 %data_temp_9_load, i128 %data_temp_14, i128 %sweep_rx0_0_V_data_V, i16 %sweep_rx0_0_V_keep_V, i16 %sweep_rx0_0_V_strb_V, i1 %sweep_rx0_0_V_last_V, i128 %receive_fifo_0, i128 %data_temp_13_loc, i128 %data_temp" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:74]   --->   Operation 57 'call' 'call_ln74' <Predicate = true> <Delay = 1.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 1.49>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "%MuxLogicAddr_to_conv_load_1 = muxlogic i32 %conv"   --->   Operation 58 'muxlogic' 'MuxLogicAddr_to_conv_load_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 59 [1/1] (0.00ns)   --->   "%conv_load_1 = load i32 %conv" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:88]   --->   Operation 59 'load' 'conv_load_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 60 [1/1] (0.00ns)   --->   "%empty_87 = wait i32 @_ssdm_op_Wait"   --->   Operation 60 'wait' 'empty_87' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "%muxLogicCE_to_empty_88 = muxlogic"   --->   Operation 61 'muxlogic' 'muxLogicCE_to_empty_88' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 62 [1/1] (1.00ns)   --->   "%empty_88 = read i161 @_ssdm_op_Read.axis.volatile.i128P0A.i16P0A.i16P0A.i1P0A, i128 %sweep_rx0_0_V_data_V, i16 %sweep_rx0_0_V_keep_V, i16 %sweep_rx0_0_V_strb_V, i1 %sweep_rx0_0_V_last_V" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:85]   --->   Operation 62 'read' 'empty_88' <Predicate = true> <Delay = 1.00> <CoreInst = "axis">   --->   Core 127 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_data_5 = extractvalue i161 %empty_88" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:85]   --->   Operation 63 'extractvalue' 'tmp_data_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%trunc_ln86 = trunc i128 %tmp_data_5" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:86]   --->   Operation 64 'trunc' 'trunc_ln86' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%fp_uint_tmp = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %tmp_data_5, i32 32, i32 63" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:87]   --->   Operation 65 'partselect' 'fp_uint_tmp' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 66 [2/2] (0.49ns) (share mux size 2)   --->   "%muxLogicI0_to_dc = muxlogic i32 %conv_load_1"   --->   Operation 66 'muxlogic' 'muxLogicI0_to_dc' <Predicate = true> <Delay = 0.49>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "%bitcast_ln88 = bitcast i32 %fp_uint_tmp" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:88]   --->   Operation 67 'bitcast' 'bitcast_ln88' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 68 [2/2] (0.49ns) (share mux size 2)   --->   "%muxLogicI0_to_dc_3 = muxlogic i32 %bitcast_ln88"   --->   Operation 68 'muxlogic' 'muxLogicI0_to_dc_3' <Predicate = true> <Delay = 0.49>

State 6 <SV = 5> <Delay = 1.26>
ST_6 : Operation 69 [1/1] (0.00ns)   --->   "%MuxLogicAddr_to_data_temp_13_loc_load = muxlogic i128 %data_temp_13_loc"   --->   Operation 69 'muxlogic' 'MuxLogicAddr_to_data_temp_13_loc_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 70 [1/1] (0.00ns)   --->   "%data_temp_13_loc_load = load i128 %data_temp_13_loc"   --->   Operation 70 'load' 'data_temp_13_loc_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 71 [1/1] (0.00ns)   --->   "%data_temp_15 = partset i128 @_ssdm_op_PartSet.i128.i128.i32.i32.i32, i128 %data_temp_13_loc_load, i32 %trunc_ln86, i32 96, i32 127" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:86]   --->   Operation 71 'partset' 'data_temp_15' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 72 [1/2] (0.00ns) (share mux size 2)   --->   "%muxLogicI0_to_dc = muxlogic i32 %conv_load_1"   --->   Operation 72 'muxlogic' 'muxLogicI0_to_dc' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 73 [1/1] (1.26ns)   --->   "%dc = fpext i32 %conv_load_1" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:88]   --->   Operation 73 'fpext' 'dc' <Predicate = true> <Delay = 1.26> <CoreInst = "Float2Double">   --->   Core 68 'Float2Double' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_6 : Operation 74 [1/2] (0.00ns) (share mux size 2)   --->   "%muxLogicI0_to_dc_3 = muxlogic i32 %bitcast_ln88"   --->   Operation 74 'muxlogic' 'muxLogicI0_to_dc_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 75 [1/1] (1.26ns)   --->   "%dc_3 = fpext i32 %bitcast_ln88" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:88]   --->   Operation 75 'fpext' 'dc_3' <Predicate = true> <Delay = 1.26> <CoreInst = "Float2Double">   --->   Core 68 'Float2Double' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_6 : Operation 76 [1/1] (0.00ns)   --->   "%muxLogicData_to_write_ln89 = muxlogic i128 %data_temp_15"   --->   Operation 76 'muxlogic' 'muxLogicData_to_write_ln89' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 77 [1/1] (0.96ns)   --->   "%write_ln89 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %receive_fifo_0, i128 %data_temp_15" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:89]   --->   Operation 77 'write' 'write_ln89' <Predicate = true> <Delay = 0.96> <CoreInst = "FIFO_URAM">   --->   Core 86 'FIFO_URAM' <Latency = 0> <II = 1> <Delay = 0.96> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 4096> <FIFO>
ST_6 : Operation 78 [1/1] (0.00ns)   --->   "%muxLogicData_to_store_ln65 = muxlogic i128 %data_temp_15"   --->   Operation 78 'muxlogic' 'muxLogicData_to_store_ln65' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 79 [1/1] (0.00ns)   --->   "%muxLogicAddr_to_store_ln65 = muxlogic i128 %data_temp_9"   --->   Operation 79 'muxlogic' 'muxLogicAddr_to_store_ln65' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 80 [1/1] (0.53ns)   --->   "%store_ln65 = store i128 %data_temp_15, i128 %data_temp_9" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:65]   --->   Operation 80 'store' 'store_ln65' <Predicate = true> <Delay = 0.53>

State 7 <SV = 6> <Delay = 1.38>
ST_7 : Operation 81 [1/1] (0.00ns)   --->   "%data = bitcast i64 %dc" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:459->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fmax.h:21->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/c/fmaxdouble.cpp:7->/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:88]   --->   Operation 81 'bitcast' 'data' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 82 [1/1] (0.00ns)   --->   "%x_fp_sign = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %data, i32 63" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:460->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fmax.h:21->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/c/fmaxdouble.cpp:7->/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:88]   --->   Operation 82 'bitselect' 'x_fp_sign' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 83 [1/1] (0.00ns)   --->   "%x_fp_exp = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %data, i32 52, i32 62" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:461->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fmax.h:21->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/c/fmaxdouble.cpp:7->/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:88]   --->   Operation 83 'partselect' 'x_fp_exp' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 84 [1/1] (0.00ns)   --->   "%x_fp_sig_1 = trunc i64 %data" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:462->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fmax.h:21->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/c/fmaxdouble.cpp:7->/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:88]   --->   Operation 84 'trunc' 'x_fp_sig_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 85 [1/1] (0.00ns)   --->   "%data_2 = bitcast i64 %dc_3" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:459->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fmax.h:22->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/c/fmaxdouble.cpp:7->/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:88]   --->   Operation 85 'bitcast' 'data_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node ymaggreater_1)   --->   "%y_fp_sign = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %data_2, i32 63" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:460->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fmax.h:22->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/c/fmaxdouble.cpp:7->/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:88]   --->   Operation 86 'bitselect' 'y_fp_sign' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 87 [1/1] (0.00ns)   --->   "%y_fp_exp = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %data_2, i32 52, i32 62" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:461->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fmax.h:22->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/c/fmaxdouble.cpp:7->/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:88]   --->   Operation 87 'partselect' 'y_fp_exp' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 88 [1/1] (0.00ns)   --->   "%y_fp_sig = trunc i64 %data_2" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:462->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fmax.h:22->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/c/fmaxdouble.cpp:7->/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:88]   --->   Operation 88 'trunc' 'y_fp_sig' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln25)   --->   "%or_ln25 = or i11 %y_fp_exp, i11 %x_fp_exp" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fmax.h:25->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/c/fmaxdouble.cpp:7->/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:88]   --->   Operation 89 'or' 'or_ln25' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 78 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 90 [1/1] (0.80ns) (out node of the LUT)   --->   "%icmp_ln25 = icmp_eq  i11 %or_ln25, i11 0" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fmax.h:25->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/c/fmaxdouble.cpp:7->/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:88]   --->   Operation 90 'icmp' 'icmp_ln25' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln25_1)   --->   "%or_ln25_1 = or i52 %y_fp_sig, i52 %x_fp_sig_1" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fmax.h:25->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/c/fmaxdouble.cpp:7->/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:88]   --->   Operation 91 'or' 'or_ln25_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 78 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 92 [1/1] (0.97ns) (out node of the LUT)   --->   "%icmp_ln25_1 = icmp_eq  i52 %or_ln25_1, i52 0" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fmax.h:25->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/c/fmaxdouble.cpp:7->/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:88]   --->   Operation 92 'icmp' 'icmp_ln25_1' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 93 [1/1] (0.80ns)   --->   "%icmp_ln18 = icmp_eq  i11 %x_fp_exp, i11 2047" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:18->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fmax.h:27->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/c/fmaxdouble.cpp:7->/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:88]   --->   Operation 93 'icmp' 'icmp_ln18' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 94 [1/1] (0.80ns)   --->   "%icmp_ln18_1 = icmp_eq  i11 %y_fp_exp, i11 2047" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:18->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fmax.h:28->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/c/fmaxdouble.cpp:7->/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:88]   --->   Operation 94 'icmp' 'icmp_ln18_1' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 95 [1/1] (0.97ns)   --->   "%icmp_ln18_2 = icmp_ne  i52 %y_fp_sig, i52 0" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:18->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fmax.h:28->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/c/fmaxdouble.cpp:7->/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:88]   --->   Operation 95 'icmp' 'icmp_ln18_2' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 96 [1/1] (0.97ns)   --->   "%icmp_ln18_3 = icmp_eq  i52 %x_fp_sig_1, i52 0" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:18->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fmax.h:27->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/c/fmaxdouble.cpp:7->/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:88]   --->   Operation 96 'icmp' 'icmp_ln18_3' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 97 [1/1] (1.05ns)   --->   "%ymaggreater = icmp_slt  i64 %data, i64 %data_2" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fmax.h:38->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/c/fmaxdouble.cpp:7->/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:88]   --->   Operation 97 'icmp' 'ymaggreater' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node ymaggreater_1)   --->   "%xor_ln39 = xor i1 %ymaggreater, i1 1" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fmax.h:39->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/c/fmaxdouble.cpp:7->/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:88]   --->   Operation 98 'xor' 'xor_ln39' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 78 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node ymaggreater_1)   --->   "%select_ln39 = select i1 %x_fp_sign, i1 %xor_ln39, i1 %ymaggreater" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fmax.h:39->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/c/fmaxdouble.cpp:7->/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:88]   --->   Operation 99 'select' 'select_ln39' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 100 [1/1] (0.33ns) (out node of the LUT)   --->   "%ymaggreater_1 = select i1 %y_fp_sign, i1 %select_ln39, i1 %ymaggreater" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fmax.h:39->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/c/fmaxdouble.cpp:7->/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:88]   --->   Operation 100 'select' 'ymaggreater_1' <Predicate = true> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 8 <SV = 7> <Delay = 1.47>
ST_8 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node or_ln18)   --->   "%and_ln25 = and i1 %icmp_ln25_1, i1 %icmp_ln25" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fmax.h:25->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/c/fmaxdouble.cpp:7->/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:88]   --->   Operation 101 'and' 'and_ln25' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 78 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 102 [1/1] (0.30ns)   --->   "%and_ln18 = and i1 %icmp_ln18_1, i1 %icmp_ln18_2" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:18->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fmax.h:28->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/c/fmaxdouble.cpp:7->/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:88]   --->   Operation 102 'and' 'and_ln18' <Predicate = true> <Delay = 0.30> <CoreInst = "LogicGate">   --->   Core 78 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 103 [1/1] (0.49ns) (out node of the LUT)   --->   "%res = select i1 %ymaggreater_1, i64 %dc_3, i64 %dc" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fmax.h:40->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/c/fmaxdouble.cpp:7->/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:88]   --->   Operation 103 'select' 'res' <Predicate = true> <Delay = 0.49> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node res_2)   --->   "%x_fp_sig = bitset i52 @_ssdm_op_BitSet.i52.i52.i32.i1, i52 %x_fp_sig_1, i32 51, i1 1" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fmax.h:29->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/c/fmaxdouble.cpp:7->/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:88]   --->   Operation 104 'bitset' 'x_fp_sig' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node res_2)   --->   "%t = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i1.i11.i52, i1 %x_fp_sign, i11 2047, i52 %x_fp_sig" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:479->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:496->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:510->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fmax.h:30->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/c/fmaxdouble.cpp:7->/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:88]   --->   Operation 105 'bitconcatenate' 't' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node res_2)   --->   "%res_1 = bitcast i64 %t" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:497->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:510->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fmax.h:30->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/c/fmaxdouble.cpp:7->/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:88]   --->   Operation 106 'bitcast' 'res_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node xor_ln25)   --->   "%and_ln25_1 = and i1 %icmp_ln25_1, i1 %icmp_ln25" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fmax.h:25->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/c/fmaxdouble.cpp:7->/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:88]   --->   Operation 107 'and' 'and_ln25_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 78 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 108 [1/1] (0.30ns) (out node of the LUT)   --->   "%xor_ln25 = xor i1 %and_ln25_1, i1 1" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fmax.h:25->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/c/fmaxdouble.cpp:7->/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:88]   --->   Operation 108 'xor' 'xor_ln25' <Predicate = true> <Delay = 0.30> <CoreInst = "LogicGate">   --->   Core 78 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 109 [1/1] (0.30ns)   --->   "%xor_ln18 = xor i1 %icmp_ln18_3, i1 1" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:18->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fmax.h:27->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/c/fmaxdouble.cpp:7->/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:88]   --->   Operation 109 'xor' 'xor_ln18' <Predicate = true> <Delay = 0.30> <CoreInst = "LogicGate">   --->   Core 78 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node res_2)   --->   "%and_ln18_1 = and i1 %icmp_ln18, i1 %xor_ln25" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:18->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fmax.h:28->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/c/fmaxdouble.cpp:7->/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:88]   --->   Operation 110 'and' 'and_ln18_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 78 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node res_2)   --->   "%and_ln18_2 = and i1 %and_ln18, i1 %xor_ln18" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:18->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fmax.h:28->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/c/fmaxdouble.cpp:7->/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:88]   --->   Operation 111 'and' 'and_ln18_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 78 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node res_2)   --->   "%and_ln18_3 = and i1 %and_ln18_2, i1 %and_ln18_1" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:18->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fmax.h:28->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/c/fmaxdouble.cpp:7->/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:88]   --->   Operation 112 'and' 'and_ln18_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 78 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 113 [1/1] (0.49ns) (out node of the LUT)   --->   "%res_2 = select i1 %and_ln18_3, i64 %res_1, i64 %res" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:18->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fmax.h:28->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/c/fmaxdouble.cpp:7->/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:88]   --->   Operation 113 'select' 'res_2' <Predicate = true> <Delay = 0.49> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node or_ln18)   --->   "%and_ln18_4 = and i1 %icmp_ln18_1, i1 %icmp_ln18_2" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:18->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fmax.h:28->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/c/fmaxdouble.cpp:7->/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:88]   --->   Operation 114 'and' 'and_ln18_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 78 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node or_ln18)   --->   "%xor_ln18_1 = xor i1 %and_ln18_4, i1 1" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:18->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fmax.h:28->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/c/fmaxdouble.cpp:7->/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:88]   --->   Operation 115 'xor' 'xor_ln18_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 78 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node or_ln18)   --->   "%and_ln18_5 = and i1 %xor_ln18, i1 %xor_ln18_1" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:18->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fmax.h:28->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/c/fmaxdouble.cpp:7->/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:88]   --->   Operation 116 'and' 'and_ln18_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 78 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node or_ln18)   --->   "%and_ln18_6 = and i1 %and_ln18_5, i1 %icmp_ln18" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:18->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fmax.h:28->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/c/fmaxdouble.cpp:7->/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:88]   --->   Operation 117 'and' 'and_ln18_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 78 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 118 [1/1] (0.30ns) (out node of the LUT)   --->   "%or_ln18 = or i1 %and_ln25, i1 %and_ln18_6" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:18->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fmax.h:28->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/c/fmaxdouble.cpp:7->/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:88]   --->   Operation 118 'or' 'or_ln18' <Predicate = true> <Delay = 0.30> <CoreInst = "LogicGate">   --->   Core 78 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 119 [1/1] (0.49ns) (out node of the LUT)   --->   "%res_3 = select i1 %or_ln18, i64 %dc_3, i64 %res_2" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:18->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fmax.h:28->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/c/fmaxdouble.cpp:7->/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:88]   --->   Operation 119 'select' 'res_3' <Predicate = true> <Delay = 0.49> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 9 <SV = 8> <Delay = 0.94>
ST_9 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node res_4)   --->   "%xor_ln18_2 = xor i1 %icmp_ln18, i1 1" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:18->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fmax.h:27->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/c/fmaxdouble.cpp:7->/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:88]   --->   Operation 120 'xor' 'xor_ln18_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 78 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node res_4)   --->   "%or_ln18_1 = or i1 %icmp_ln18_3, i1 %xor_ln18_2" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:18->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fmax.h:28->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/c/fmaxdouble.cpp:7->/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:88]   --->   Operation 121 'or' 'or_ln18_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 78 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node res_4)   --->   "%and_ln18_7 = and i1 %or_ln18_1, i1 %xor_ln25" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:18->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fmax.h:28->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/c/fmaxdouble.cpp:7->/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:88]   --->   Operation 122 'and' 'and_ln18_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 78 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node res_4)   --->   "%and_ln18_8 = and i1 %and_ln18_7, i1 %and_ln18" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:18->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fmax.h:28->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/c/fmaxdouble.cpp:7->/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:88]   --->   Operation 123 'and' 'and_ln18_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 78 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 124 [1/1] (0.49ns) (out node of the LUT)   --->   "%res_4 = select i1 %and_ln18_8, i64 %dc, i64 %res_3" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:18->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fmax.h:28->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/c/fmaxdouble.cpp:7->/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:88]   --->   Operation 124 'select' 'res_4' <Predicate = true> <Delay = 0.49> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 125 [1/1] (0.00ns)   --->   "%muxLogicI0_to_conv_1 = muxlogic i64 %res_4"   --->   Operation 125 'muxlogic' 'muxLogicI0_to_conv_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 126 [1/1] (0.45ns)   --->   "%conv_1 = fptrunc i64 %res_4" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:88]   --->   Operation 126 'fptrunc' 'conv_1' <Predicate = true> <Delay = 0.45> <CoreInst = "Double2Float">   --->   Core 71 'Double2Float' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>

State 10 <SV = 9> <Delay = 0.46>
ST_10 : Operation 127 [1/1] (0.00ns)   --->   "%speclooptripcount_ln65 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:65]   --->   Operation 127 'speclooptripcount' 'speclooptripcount_ln65' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 128 [1/1] (0.00ns)   --->   "%specloopname_ln69 = specloopname void @_ssdm_op_SpecLoopName, void @empty_36" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:69]   --->   Operation 128 'specloopname' 'specloopname_ln69' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 129 [1/1] (0.00ns)   --->   "%muxLogicData_to_store_ln66 = muxlogic i32 %conv_1"   --->   Operation 129 'muxlogic' 'muxLogicData_to_store_ln66' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 130 [1/1] (0.00ns)   --->   "%muxLogicAddr_to_store_ln66 = muxlogic i32 %conv"   --->   Operation 130 'muxlogic' 'muxLogicAddr_to_store_ln66' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 131 [1/1] (0.46ns)   --->   "%store_ln66 = store i32 %conv_1, i32 %conv" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:66]   --->   Operation 131 'store' 'store_ln66' <Predicate = true> <Delay = 0.46>
ST_10 : Operation 132 [1/1] (0.00ns)   --->   "%br_ln69 = br void %VITIS_LOOP_76_2" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:69]   --->   Operation 132 'br' 'br_ln69' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ return_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ receive_fifo_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ sweep_rx0_0_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ sweep_rx0_0_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ sweep_rx0_0_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ sweep_rx0_0_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
conv                                  (alloca             ) [ 01111111111]
i_04                                  (alloca             ) [ 01111111111]
data_temp                             (alloca             ) [ 01111111111]
data_temp_9                           (alloca             ) [ 01111111111]
data_temp_13_loc                      (alloca             ) [ 00111111111]
specaxissidechannel_ln0               (specaxissidechannel) [ 00000000000]
specmemcore_ln0                       (specmemcore        ) [ 00000000000]
specinterface_ln0                     (specinterface      ) [ 00000000000]
specinterface_ln0                     (specinterface      ) [ 00000000000]
muxLogicData_to_store_ln65            (muxlogic           ) [ 00000000000]
muxLogicAddr_to_store_ln65            (muxlogic           ) [ 00000000000]
store_ln65                            (store              ) [ 00000000000]
muxLogicData_to_store_ln65            (muxlogic           ) [ 00000000000]
muxLogicAddr_to_store_ln65            (muxlogic           ) [ 00000000000]
store_ln65                            (store              ) [ 00000000000]
muxLogicData_to_store_ln69            (muxlogic           ) [ 00000000000]
muxLogicAddr_to_store_ln69            (muxlogic           ) [ 00000000000]
store_ln69                            (store              ) [ 00000000000]
muxLogicData_to_store_ln66            (muxlogic           ) [ 00000000000]
muxLogicAddr_to_store_ln66            (muxlogic           ) [ 00000000000]
store_ln66                            (store              ) [ 00000000000]
br_ln69                               (br                 ) [ 00000000000]
MuxLogicAddr_to_i                     (muxlogic           ) [ 00000000000]
i                                     (load               ) [ 00000000000]
i_9                                   (add                ) [ 00000000000]
icmp_ln69                             (icmp               ) [ 00111111111]
br_ln69                               (br                 ) [ 00000000000]
MuxLogicAddr_to_data_temp_load        (muxlogic           ) [ 00000000000]
data_temp_load                        (load               ) [ 00000000000]
muxLogicCE_to_empty                   (muxlogic           ) [ 00000000000]
empty                                 (read               ) [ 00000000000]
tmp_data                              (extractvalue       ) [ 00000000000]
tmp                                   (partselect         ) [ 00000000000]
data_temp_14                          (partset            ) [ 00011000000]
muxLogicData_to_store_ln69            (muxlogic           ) [ 00000000000]
muxLogicAddr_to_store_ln69            (muxlogic           ) [ 00000000000]
store_ln69                            (store              ) [ 00000000000]
MuxLogicAddr_to_conv_load             (muxlogic           ) [ 00000000000]
conv_load                             (load               ) [ 00000000000]
muxLogicData_to_write_ln0             (muxlogic           ) [ 00000000000]
write_ln0                             (write              ) [ 00000000000]
ret_ln91                              (ret                ) [ 00000000000]
MuxLogicAddr_to_data_temp_9_load      (muxlogic           ) [ 00000000000]
data_temp_9_load                      (load               ) [ 00001000000]
empty_86                              (wait               ) [ 00000000000]
call_ln74                             (call               ) [ 00000000000]
MuxLogicAddr_to_conv_load_1           (muxlogic           ) [ 00000000000]
conv_load_1                           (load               ) [ 00000010000]
empty_87                              (wait               ) [ 00000000000]
muxLogicCE_to_empty_88                (muxlogic           ) [ 00000000000]
empty_88                              (read               ) [ 00000000000]
tmp_data_5                            (extractvalue       ) [ 00000000000]
trunc_ln86                            (trunc              ) [ 00000010000]
fp_uint_tmp                           (partselect         ) [ 00000000000]
bitcast_ln88                          (bitcast            ) [ 00000010000]
MuxLogicAddr_to_data_temp_13_loc_load (muxlogic           ) [ 00000000000]
data_temp_13_loc_load                 (load               ) [ 00000000000]
data_temp_15                          (partset            ) [ 00000000000]
muxLogicI0_to_dc                      (muxlogic           ) [ 00000000000]
dc                                    (fpext              ) [ 00000001110]
muxLogicI0_to_dc_3                    (muxlogic           ) [ 00000000000]
dc_3                                  (fpext              ) [ 00000001100]
muxLogicData_to_write_ln89            (muxlogic           ) [ 00000000000]
write_ln89                            (write              ) [ 00000000000]
muxLogicData_to_store_ln65            (muxlogic           ) [ 00000000000]
muxLogicAddr_to_store_ln65            (muxlogic           ) [ 00000000000]
store_ln65                            (store              ) [ 00000000000]
data                                  (bitcast            ) [ 00000000000]
x_fp_sign                             (bitselect          ) [ 00000000100]
x_fp_exp                              (partselect         ) [ 00000000000]
x_fp_sig_1                            (trunc              ) [ 00000000100]
data_2                                (bitcast            ) [ 00000000000]
y_fp_sign                             (bitselect          ) [ 00000000000]
y_fp_exp                              (partselect         ) [ 00000000000]
y_fp_sig                              (trunc              ) [ 00000000000]
or_ln25                               (or                 ) [ 00000000000]
icmp_ln25                             (icmp               ) [ 00000000100]
or_ln25_1                             (or                 ) [ 00000000000]
icmp_ln25_1                           (icmp               ) [ 00000000100]
icmp_ln18                             (icmp               ) [ 00000000110]
icmp_ln18_1                           (icmp               ) [ 00000000100]
icmp_ln18_2                           (icmp               ) [ 00000000100]
icmp_ln18_3                           (icmp               ) [ 00000000110]
ymaggreater                           (icmp               ) [ 00000000000]
xor_ln39                              (xor                ) [ 00000000000]
select_ln39                           (select             ) [ 00000000000]
ymaggreater_1                         (select             ) [ 00000000100]
and_ln25                              (and                ) [ 00000000000]
and_ln18                              (and                ) [ 00000000010]
res                                   (select             ) [ 00000000000]
x_fp_sig                              (bitset             ) [ 00000000000]
t                                     (bitconcatenate     ) [ 00000000000]
res_1                                 (bitcast            ) [ 00000000000]
and_ln25_1                            (and                ) [ 00000000000]
xor_ln25                              (xor                ) [ 00000000010]
xor_ln18                              (xor                ) [ 00000000000]
and_ln18_1                            (and                ) [ 00000000000]
and_ln18_2                            (and                ) [ 00000000000]
and_ln18_3                            (and                ) [ 00000000000]
res_2                                 (select             ) [ 00000000000]
and_ln18_4                            (and                ) [ 00000000000]
xor_ln18_1                            (xor                ) [ 00000000000]
and_ln18_5                            (and                ) [ 00000000000]
and_ln18_6                            (and                ) [ 00000000000]
or_ln18                               (or                 ) [ 00000000000]
res_3                                 (select             ) [ 00000000010]
xor_ln18_2                            (xor                ) [ 00000000000]
or_ln18_1                             (or                 ) [ 00000000000]
and_ln18_7                            (and                ) [ 00000000000]
and_ln18_8                            (and                ) [ 00000000000]
res_4                                 (select             ) [ 00000000000]
muxLogicI0_to_conv_1                  (muxlogic           ) [ 00000000000]
conv_1                                (fptrunc            ) [ 00000000001]
speclooptripcount_ln65                (speclooptripcount  ) [ 00000000000]
specloopname_ln69                     (specloopname       ) [ 00000000000]
muxLogicData_to_store_ln66            (muxlogic           ) [ 00000000000]
muxLogicAddr_to_store_ln66            (muxlogic           ) [ 00000000000]
store_ln66                            (store              ) [ 00000000000]
br_ln69                               (br                 ) [ 00000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="return_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="return_r"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="receive_fifo_0">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="receive_fifo_0"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="sweep_rx0_0_V_data_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sweep_rx0_0_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="sweep_rx0_0_V_keep_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sweep_rx0_0_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="sweep_rx0_0_V_strb_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sweep_rx0_0_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="sweep_rx0_0_V_last_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sweep_rx0_0_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecAXISSideChannel"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_26"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i128P0A.i16P0A.i16P0A.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i96.i128.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSet.i128.i128.i96.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.volatile.floatP0A"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Wait"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="receive4AIE.1_Pipeline_VITIS_LOOP_76_2"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i128.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSet.i128.i128.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i128P0A"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSet.i52.i52.i32.i1"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i1.i11.i52"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_36"/></StgValue>
</bind>
</comp>

<comp id="112" class="1004" name="conv_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="0"/>
<pin id="114" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="i_04_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="0"/>
<pin id="118" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_04/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="data_temp_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="0"/>
<pin id="122" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="data_temp/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="data_temp_9_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="0"/>
<pin id="126" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="data_temp_9/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="data_temp_13_loc_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="1" slack="0"/>
<pin id="130" dir="1" index="1" bw="128" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="data_temp_13_loc/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="grp_read_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="161" slack="0"/>
<pin id="134" dir="0" index="1" bw="128" slack="0"/>
<pin id="135" dir="0" index="2" bw="16" slack="0"/>
<pin id="136" dir="0" index="3" bw="16" slack="0"/>
<pin id="137" dir="0" index="4" bw="1" slack="0"/>
<pin id="138" dir="1" index="5" bw="161" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty/2 empty_88/5 "/>
</bind>
</comp>

<comp id="144" class="1004" name="write_ln0_write_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="0" slack="0"/>
<pin id="146" dir="0" index="1" bw="32" slack="0"/>
<pin id="147" dir="0" index="2" bw="32" slack="0"/>
<pin id="148" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/2 "/>
</bind>
</comp>

<comp id="151" class="1004" name="write_ln89_write_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="0" slack="0"/>
<pin id="153" dir="0" index="1" bw="128" slack="0"/>
<pin id="154" dir="0" index="2" bw="128" slack="0"/>
<pin id="155" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln89/6 "/>
</bind>
</comp>

<comp id="158" class="1004" name="grp_receive4AIE_1_Pipeline_VITIS_LOOP_76_2_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="0" slack="0"/>
<pin id="160" dir="0" index="1" bw="128" slack="0"/>
<pin id="161" dir="0" index="2" bw="128" slack="1"/>
<pin id="162" dir="0" index="3" bw="128" slack="0"/>
<pin id="163" dir="0" index="4" bw="16" slack="0"/>
<pin id="164" dir="0" index="5" bw="16" slack="0"/>
<pin id="165" dir="0" index="6" bw="1" slack="0"/>
<pin id="166" dir="0" index="7" bw="128" slack="0"/>
<pin id="167" dir="0" index="8" bw="128" slack="2"/>
<pin id="168" dir="0" index="9" bw="128" slack="2"/>
<pin id="169" dir="1" index="10" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln74/3 "/>
</bind>
</comp>

<comp id="176" class="1004" name="conv_1_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="64" slack="0"/>
<pin id="178" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fptrunc(40) " fcode="fptrunc"/>
<opset="conv_1/9 "/>
</bind>
</comp>

<comp id="179" class="1004" name="grp_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="32" slack="1"/>
<pin id="181" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="fpext(41) " fcode="fpext"/>
<opset="dc/6 "/>
</bind>
</comp>

<comp id="182" class="1004" name="grp_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="32" slack="1"/>
<pin id="184" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="fpext(41) " fcode="fpext"/>
<opset="dc_3/6 "/>
</bind>
</comp>

<comp id="185" class="1004" name="grp_fu_185">
<pin_list>
<pin id="186" dir="1" index="0" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicCE_to_empty/2 muxLogicCE_to_empty_88/5 "/>
</bind>
</comp>

<comp id="187" class="1004" name="grp_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="161" slack="0"/>
<pin id="189" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data/2 tmp_data_5/5 "/>
</bind>
</comp>

<comp id="191" class="1004" name="grp_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="32" slack="1"/>
<pin id="193" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="MuxLogicAddr_to_conv_load/2 MuxLogicAddr_to_conv_load_1/5 muxLogicAddr_to_store_ln66/10 "/>
</bind>
</comp>

<comp id="194" class="1004" name="grp_load_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="32" slack="1"/>
<pin id="196" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_load/2 conv_load_1/5 "/>
</bind>
</comp>

<comp id="198" class="1004" name="muxLogicData_to_write_ln0_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="32" slack="0"/>
<pin id="200" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicData_to_write_ln0/2 "/>
</bind>
</comp>

<comp id="202" class="1004" name="grp_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="32" slack="0"/>
<pin id="204" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI0_to_dc/5 "/>
</bind>
</comp>

<comp id="206" class="1004" name="grp_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="128" slack="2"/>
<pin id="208" dir="1" index="1" bw="128" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="MuxLogicAddr_to_data_temp_9_load/3 muxLogicAddr_to_store_ln65/6 "/>
</bind>
</comp>

<comp id="209" class="1004" name="muxLogicData_to_store_ln65_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="1" slack="0"/>
<pin id="211" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicData_to_store_ln65/1 "/>
</bind>
</comp>

<comp id="213" class="1004" name="muxLogicAddr_to_store_ln65_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="128" slack="0"/>
<pin id="215" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicAddr_to_store_ln65/1 "/>
</bind>
</comp>

<comp id="216" class="1004" name="store_ln65_store_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="1" slack="0"/>
<pin id="218" dir="0" index="1" bw="128" slack="0"/>
<pin id="219" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln65/1 "/>
</bind>
</comp>

<comp id="221" class="1004" name="muxLogicData_to_store_ln65_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="1" slack="0"/>
<pin id="223" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicData_to_store_ln65/1 "/>
</bind>
</comp>

<comp id="225" class="1004" name="muxLogicAddr_to_store_ln65_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="128" slack="0"/>
<pin id="227" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicAddr_to_store_ln65/1 "/>
</bind>
</comp>

<comp id="228" class="1004" name="store_ln65_store_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="1" slack="0"/>
<pin id="230" dir="0" index="1" bw="128" slack="0"/>
<pin id="231" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln65/1 "/>
</bind>
</comp>

<comp id="233" class="1004" name="muxLogicData_to_store_ln69_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="1" slack="0"/>
<pin id="235" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicData_to_store_ln69/1 "/>
</bind>
</comp>

<comp id="237" class="1004" name="muxLogicAddr_to_store_ln69_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="4" slack="0"/>
<pin id="239" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicAddr_to_store_ln69/1 "/>
</bind>
</comp>

<comp id="240" class="1004" name="store_ln69_store_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="1" slack="0"/>
<pin id="242" dir="0" index="1" bw="4" slack="0"/>
<pin id="243" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln69/1 "/>
</bind>
</comp>

<comp id="245" class="1004" name="muxLogicData_to_store_ln66_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="32" slack="0"/>
<pin id="247" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicData_to_store_ln66/1 "/>
</bind>
</comp>

<comp id="249" class="1004" name="muxLogicAddr_to_store_ln66_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="32" slack="0"/>
<pin id="251" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicAddr_to_store_ln66/1 "/>
</bind>
</comp>

<comp id="252" class="1004" name="store_ln66_store_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="32" slack="0"/>
<pin id="254" dir="0" index="1" bw="32" slack="0"/>
<pin id="255" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln66/1 "/>
</bind>
</comp>

<comp id="257" class="1004" name="MuxLogicAddr_to_i_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="4" slack="1"/>
<pin id="259" dir="1" index="1" bw="4" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="MuxLogicAddr_to_i/2 "/>
</bind>
</comp>

<comp id="260" class="1004" name="i_load_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="4" slack="1"/>
<pin id="262" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="263" class="1004" name="i_9_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="4" slack="0"/>
<pin id="265" dir="0" index="1" bw="1" slack="0"/>
<pin id="266" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_9/2 "/>
</bind>
</comp>

<comp id="269" class="1004" name="icmp_ln69_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="4" slack="0"/>
<pin id="271" dir="0" index="1" bw="4" slack="0"/>
<pin id="272" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln69/2 "/>
</bind>
</comp>

<comp id="275" class="1004" name="MuxLogicAddr_to_data_temp_load_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="128" slack="1"/>
<pin id="277" dir="1" index="1" bw="128" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="MuxLogicAddr_to_data_temp_load/2 "/>
</bind>
</comp>

<comp id="278" class="1004" name="data_temp_load_load_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="128" slack="1"/>
<pin id="280" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="data_temp_load/2 "/>
</bind>
</comp>

<comp id="281" class="1004" name="tmp_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="96" slack="0"/>
<pin id="283" dir="0" index="1" bw="128" slack="0"/>
<pin id="284" dir="0" index="2" bw="7" slack="0"/>
<pin id="285" dir="0" index="3" bw="8" slack="0"/>
<pin id="286" dir="1" index="4" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="291" class="1004" name="data_temp_14_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="128" slack="0"/>
<pin id="293" dir="0" index="1" bw="128" slack="0"/>
<pin id="294" dir="0" index="2" bw="96" slack="0"/>
<pin id="295" dir="0" index="3" bw="1" slack="0"/>
<pin id="296" dir="0" index="4" bw="8" slack="0"/>
<pin id="297" dir="1" index="5" bw="128" slack="1"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="data_temp_14/2 "/>
</bind>
</comp>

<comp id="303" class="1004" name="muxLogicData_to_store_ln69_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="4" slack="0"/>
<pin id="305" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicData_to_store_ln69/2 "/>
</bind>
</comp>

<comp id="307" class="1004" name="muxLogicAddr_to_store_ln69_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="4" slack="1"/>
<pin id="309" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicAddr_to_store_ln69/2 "/>
</bind>
</comp>

<comp id="310" class="1004" name="store_ln69_store_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="4" slack="0"/>
<pin id="312" dir="0" index="1" bw="4" slack="1"/>
<pin id="313" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln69/2 "/>
</bind>
</comp>

<comp id="315" class="1004" name="data_temp_9_load_load_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="128" slack="2"/>
<pin id="317" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="data_temp_9_load/3 "/>
</bind>
</comp>

<comp id="319" class="1004" name="trunc_ln86_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="128" slack="0"/>
<pin id="321" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln86/5 "/>
</bind>
</comp>

<comp id="323" class="1004" name="fp_uint_tmp_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="32" slack="0"/>
<pin id="325" dir="0" index="1" bw="128" slack="0"/>
<pin id="326" dir="0" index="2" bw="7" slack="0"/>
<pin id="327" dir="0" index="3" bw="7" slack="0"/>
<pin id="328" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="fp_uint_tmp/5 "/>
</bind>
</comp>

<comp id="333" class="1004" name="bitcast_ln88_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="32" slack="0"/>
<pin id="335" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln88/5 "/>
</bind>
</comp>

<comp id="337" class="1004" name="grp_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="32" slack="0"/>
<pin id="339" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI0_to_dc_3/5 "/>
</bind>
</comp>

<comp id="341" class="1004" name="MuxLogicAddr_to_data_temp_13_loc_load_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="128" slack="5"/>
<pin id="343" dir="1" index="1" bw="128" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="MuxLogicAddr_to_data_temp_13_loc_load/6 "/>
</bind>
</comp>

<comp id="344" class="1004" name="data_temp_13_loc_load_load_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="128" slack="5"/>
<pin id="346" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="data_temp_13_loc_load/6 "/>
</bind>
</comp>

<comp id="347" class="1004" name="data_temp_15_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="128" slack="0"/>
<pin id="349" dir="0" index="1" bw="128" slack="0"/>
<pin id="350" dir="0" index="2" bw="32" slack="1"/>
<pin id="351" dir="0" index="3" bw="8" slack="0"/>
<pin id="352" dir="0" index="4" bw="8" slack="0"/>
<pin id="353" dir="1" index="5" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="data_temp_15/6 "/>
</bind>
</comp>

<comp id="359" class="1004" name="muxLogicData_to_write_ln89_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="128" slack="0"/>
<pin id="361" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicData_to_write_ln89/6 "/>
</bind>
</comp>

<comp id="363" class="1004" name="muxLogicData_to_store_ln65_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="128" slack="0"/>
<pin id="365" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicData_to_store_ln65/6 "/>
</bind>
</comp>

<comp id="367" class="1004" name="store_ln65_store_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="128" slack="0"/>
<pin id="369" dir="0" index="1" bw="128" slack="5"/>
<pin id="370" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln65/6 "/>
</bind>
</comp>

<comp id="372" class="1004" name="data_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="64" slack="1"/>
<pin id="374" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="data/7 "/>
</bind>
</comp>

<comp id="375" class="1004" name="x_fp_sign_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="1" slack="0"/>
<pin id="377" dir="0" index="1" bw="64" slack="0"/>
<pin id="378" dir="0" index="2" bw="7" slack="0"/>
<pin id="379" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="x_fp_sign/7 "/>
</bind>
</comp>

<comp id="383" class="1004" name="x_fp_exp_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="11" slack="0"/>
<pin id="385" dir="0" index="1" bw="64" slack="0"/>
<pin id="386" dir="0" index="2" bw="7" slack="0"/>
<pin id="387" dir="0" index="3" bw="7" slack="0"/>
<pin id="388" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="x_fp_exp/7 "/>
</bind>
</comp>

<comp id="393" class="1004" name="x_fp_sig_1_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="64" slack="0"/>
<pin id="395" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="x_fp_sig_1/7 "/>
</bind>
</comp>

<comp id="397" class="1004" name="data_2_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="64" slack="1"/>
<pin id="399" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="data_2/7 "/>
</bind>
</comp>

<comp id="400" class="1004" name="y_fp_sign_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="1" slack="0"/>
<pin id="402" dir="0" index="1" bw="64" slack="0"/>
<pin id="403" dir="0" index="2" bw="7" slack="0"/>
<pin id="404" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="y_fp_sign/7 "/>
</bind>
</comp>

<comp id="408" class="1004" name="y_fp_exp_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="11" slack="0"/>
<pin id="410" dir="0" index="1" bw="64" slack="0"/>
<pin id="411" dir="0" index="2" bw="7" slack="0"/>
<pin id="412" dir="0" index="3" bw="7" slack="0"/>
<pin id="413" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="y_fp_exp/7 "/>
</bind>
</comp>

<comp id="418" class="1004" name="y_fp_sig_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="64" slack="0"/>
<pin id="420" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="y_fp_sig/7 "/>
</bind>
</comp>

<comp id="422" class="1004" name="or_ln25_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="11" slack="0"/>
<pin id="424" dir="0" index="1" bw="11" slack="0"/>
<pin id="425" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln25/7 "/>
</bind>
</comp>

<comp id="428" class="1004" name="icmp_ln25_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="11" slack="0"/>
<pin id="430" dir="0" index="1" bw="11" slack="0"/>
<pin id="431" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln25/7 "/>
</bind>
</comp>

<comp id="434" class="1004" name="or_ln25_1_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="52" slack="0"/>
<pin id="436" dir="0" index="1" bw="52" slack="0"/>
<pin id="437" dir="1" index="2" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln25_1/7 "/>
</bind>
</comp>

<comp id="440" class="1004" name="icmp_ln25_1_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="52" slack="0"/>
<pin id="442" dir="0" index="1" bw="52" slack="0"/>
<pin id="443" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln25_1/7 "/>
</bind>
</comp>

<comp id="446" class="1004" name="icmp_ln18_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="11" slack="0"/>
<pin id="448" dir="0" index="1" bw="11" slack="0"/>
<pin id="449" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln18/7 "/>
</bind>
</comp>

<comp id="452" class="1004" name="icmp_ln18_1_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="11" slack="0"/>
<pin id="454" dir="0" index="1" bw="11" slack="0"/>
<pin id="455" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln18_1/7 "/>
</bind>
</comp>

<comp id="458" class="1004" name="icmp_ln18_2_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="52" slack="0"/>
<pin id="460" dir="0" index="1" bw="52" slack="0"/>
<pin id="461" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln18_2/7 "/>
</bind>
</comp>

<comp id="464" class="1004" name="icmp_ln18_3_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="52" slack="0"/>
<pin id="466" dir="0" index="1" bw="52" slack="0"/>
<pin id="467" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln18_3/7 "/>
</bind>
</comp>

<comp id="470" class="1004" name="ymaggreater_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="64" slack="0"/>
<pin id="472" dir="0" index="1" bw="64" slack="0"/>
<pin id="473" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="ymaggreater/7 "/>
</bind>
</comp>

<comp id="476" class="1004" name="xor_ln39_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="1" slack="0"/>
<pin id="478" dir="0" index="1" bw="1" slack="0"/>
<pin id="479" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln39/7 "/>
</bind>
</comp>

<comp id="482" class="1004" name="select_ln39_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="1" slack="0"/>
<pin id="484" dir="0" index="1" bw="1" slack="0"/>
<pin id="485" dir="0" index="2" bw="1" slack="0"/>
<pin id="486" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln39/7 "/>
</bind>
</comp>

<comp id="490" class="1004" name="ymaggreater_1_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="1" slack="0"/>
<pin id="492" dir="0" index="1" bw="1" slack="0"/>
<pin id="493" dir="0" index="2" bw="1" slack="0"/>
<pin id="494" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="ymaggreater_1/7 "/>
</bind>
</comp>

<comp id="498" class="1004" name="and_ln25_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="1" slack="1"/>
<pin id="500" dir="0" index="1" bw="1" slack="1"/>
<pin id="501" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln25/8 "/>
</bind>
</comp>

<comp id="502" class="1004" name="and_ln18_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="1" slack="1"/>
<pin id="504" dir="0" index="1" bw="1" slack="1"/>
<pin id="505" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln18/8 "/>
</bind>
</comp>

<comp id="506" class="1004" name="res_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="1" slack="1"/>
<pin id="508" dir="0" index="1" bw="64" slack="2"/>
<pin id="509" dir="0" index="2" bw="64" slack="2"/>
<pin id="510" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="res/8 "/>
</bind>
</comp>

<comp id="511" class="1004" name="x_fp_sig_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="52" slack="0"/>
<pin id="513" dir="0" index="1" bw="52" slack="1"/>
<pin id="514" dir="0" index="2" bw="7" slack="0"/>
<pin id="515" dir="0" index="3" bw="1" slack="0"/>
<pin id="516" dir="1" index="4" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="bitset(1001) " fcode="bitset"/>
<opset="x_fp_sig/8 "/>
</bind>
</comp>

<comp id="520" class="1004" name="t_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="64" slack="0"/>
<pin id="522" dir="0" index="1" bw="1" slack="1"/>
<pin id="523" dir="0" index="2" bw="1" slack="0"/>
<pin id="524" dir="0" index="3" bw="52" slack="0"/>
<pin id="525" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="t/8 "/>
</bind>
</comp>

<comp id="529" class="1004" name="res_1_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="64" slack="0"/>
<pin id="531" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="res_1/8 "/>
</bind>
</comp>

<comp id="533" class="1004" name="and_ln25_1_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="1" slack="1"/>
<pin id="535" dir="0" index="1" bw="1" slack="1"/>
<pin id="536" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln25_1/8 "/>
</bind>
</comp>

<comp id="537" class="1004" name="xor_ln25_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="1" slack="0"/>
<pin id="539" dir="0" index="1" bw="1" slack="0"/>
<pin id="540" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln25/8 "/>
</bind>
</comp>

<comp id="543" class="1004" name="xor_ln18_fu_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="1" slack="1"/>
<pin id="545" dir="0" index="1" bw="1" slack="0"/>
<pin id="546" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln18/8 "/>
</bind>
</comp>

<comp id="548" class="1004" name="and_ln18_1_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="1" slack="1"/>
<pin id="550" dir="0" index="1" bw="1" slack="0"/>
<pin id="551" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln18_1/8 "/>
</bind>
</comp>

<comp id="553" class="1004" name="and_ln18_2_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="1" slack="0"/>
<pin id="555" dir="0" index="1" bw="1" slack="0"/>
<pin id="556" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln18_2/8 "/>
</bind>
</comp>

<comp id="559" class="1004" name="and_ln18_3_fu_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="1" slack="0"/>
<pin id="561" dir="0" index="1" bw="1" slack="0"/>
<pin id="562" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln18_3/8 "/>
</bind>
</comp>

<comp id="565" class="1004" name="res_2_fu_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="1" slack="0"/>
<pin id="567" dir="0" index="1" bw="64" slack="0"/>
<pin id="568" dir="0" index="2" bw="64" slack="0"/>
<pin id="569" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="res_2/8 "/>
</bind>
</comp>

<comp id="573" class="1004" name="and_ln18_4_fu_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="1" slack="1"/>
<pin id="575" dir="0" index="1" bw="1" slack="1"/>
<pin id="576" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln18_4/8 "/>
</bind>
</comp>

<comp id="577" class="1004" name="xor_ln18_1_fu_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="1" slack="0"/>
<pin id="579" dir="0" index="1" bw="1" slack="0"/>
<pin id="580" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln18_1/8 "/>
</bind>
</comp>

<comp id="583" class="1004" name="and_ln18_5_fu_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="1" slack="0"/>
<pin id="585" dir="0" index="1" bw="1" slack="0"/>
<pin id="586" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln18_5/8 "/>
</bind>
</comp>

<comp id="589" class="1004" name="and_ln18_6_fu_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="1" slack="0"/>
<pin id="591" dir="0" index="1" bw="1" slack="1"/>
<pin id="592" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln18_6/8 "/>
</bind>
</comp>

<comp id="594" class="1004" name="or_ln18_fu_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="1" slack="0"/>
<pin id="596" dir="0" index="1" bw="1" slack="0"/>
<pin id="597" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln18/8 "/>
</bind>
</comp>

<comp id="600" class="1004" name="res_3_fu_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="1" slack="0"/>
<pin id="602" dir="0" index="1" bw="64" slack="2"/>
<pin id="603" dir="0" index="2" bw="64" slack="0"/>
<pin id="604" dir="1" index="3" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="res_3/8 "/>
</bind>
</comp>

<comp id="607" class="1004" name="xor_ln18_2_fu_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="1" slack="2"/>
<pin id="609" dir="0" index="1" bw="1" slack="0"/>
<pin id="610" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln18_2/9 "/>
</bind>
</comp>

<comp id="612" class="1004" name="or_ln18_1_fu_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="1" slack="2"/>
<pin id="614" dir="0" index="1" bw="1" slack="0"/>
<pin id="615" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln18_1/9 "/>
</bind>
</comp>

<comp id="617" class="1004" name="and_ln18_7_fu_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="1" slack="0"/>
<pin id="619" dir="0" index="1" bw="1" slack="1"/>
<pin id="620" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln18_7/9 "/>
</bind>
</comp>

<comp id="622" class="1004" name="and_ln18_8_fu_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="1" slack="0"/>
<pin id="624" dir="0" index="1" bw="1" slack="1"/>
<pin id="625" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln18_8/9 "/>
</bind>
</comp>

<comp id="627" class="1004" name="res_4_fu_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="1" slack="0"/>
<pin id="629" dir="0" index="1" bw="64" slack="3"/>
<pin id="630" dir="0" index="2" bw="64" slack="1"/>
<pin id="631" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="res_4/9 "/>
</bind>
</comp>

<comp id="634" class="1004" name="muxLogicI0_to_conv_1_fu_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="64" slack="0"/>
<pin id="636" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI0_to_conv_1/9 "/>
</bind>
</comp>

<comp id="638" class="1004" name="muxLogicData_to_store_ln66_fu_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="32" slack="1"/>
<pin id="640" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicData_to_store_ln66/10 "/>
</bind>
</comp>

<comp id="641" class="1004" name="store_ln66_store_fu_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="32" slack="1"/>
<pin id="643" dir="0" index="1" bw="32" slack="9"/>
<pin id="644" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln66/10 "/>
</bind>
</comp>

<comp id="645" class="1005" name="conv_reg_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="32" slack="0"/>
<pin id="647" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="conv "/>
</bind>
</comp>

<comp id="654" class="1005" name="i_04_reg_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="4" slack="0"/>
<pin id="656" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i_04 "/>
</bind>
</comp>

<comp id="664" class="1005" name="data_temp_reg_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="128" slack="0"/>
<pin id="666" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opset="data_temp "/>
</bind>
</comp>

<comp id="673" class="1005" name="data_temp_9_reg_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="128" slack="0"/>
<pin id="675" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opset="data_temp_9 "/>
</bind>
</comp>

<comp id="682" class="1005" name="data_temp_13_loc_reg_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="128" slack="2"/>
<pin id="684" dir="1" index="1" bw="128" slack="2"/>
</pin_list>
<bind>
<opset="data_temp_13_loc "/>
</bind>
</comp>

<comp id="692" class="1005" name="data_temp_14_reg_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="128" slack="1"/>
<pin id="694" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="data_temp_14 "/>
</bind>
</comp>

<comp id="700" class="1005" name="conv_load_1_reg_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="32" slack="1"/>
<pin id="702" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv_load_1 "/>
</bind>
</comp>

<comp id="706" class="1005" name="trunc_ln86_reg_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="32" slack="1"/>
<pin id="708" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln86 "/>
</bind>
</comp>

<comp id="711" class="1005" name="bitcast_ln88_reg_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="32" slack="1"/>
<pin id="713" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln88 "/>
</bind>
</comp>

<comp id="717" class="1005" name="dc_reg_717">
<pin_list>
<pin id="718" dir="0" index="0" bw="64" slack="1"/>
<pin id="719" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="dc "/>
</bind>
</comp>

<comp id="724" class="1005" name="dc_3_reg_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="64" slack="1"/>
<pin id="726" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="dc_3 "/>
</bind>
</comp>

<comp id="731" class="1005" name="x_fp_sign_reg_731">
<pin_list>
<pin id="732" dir="0" index="0" bw="1" slack="1"/>
<pin id="733" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="x_fp_sign "/>
</bind>
</comp>

<comp id="736" class="1005" name="x_fp_sig_1_reg_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="52" slack="1"/>
<pin id="738" dir="1" index="1" bw="52" slack="1"/>
</pin_list>
<bind>
<opset="x_fp_sig_1 "/>
</bind>
</comp>

<comp id="741" class="1005" name="icmp_ln25_reg_741">
<pin_list>
<pin id="742" dir="0" index="0" bw="1" slack="1"/>
<pin id="743" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln25 "/>
</bind>
</comp>

<comp id="747" class="1005" name="icmp_ln25_1_reg_747">
<pin_list>
<pin id="748" dir="0" index="0" bw="1" slack="1"/>
<pin id="749" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln25_1 "/>
</bind>
</comp>

<comp id="753" class="1005" name="icmp_ln18_reg_753">
<pin_list>
<pin id="754" dir="0" index="0" bw="1" slack="1"/>
<pin id="755" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln18 "/>
</bind>
</comp>

<comp id="760" class="1005" name="icmp_ln18_1_reg_760">
<pin_list>
<pin id="761" dir="0" index="0" bw="1" slack="1"/>
<pin id="762" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln18_1 "/>
</bind>
</comp>

<comp id="766" class="1005" name="icmp_ln18_2_reg_766">
<pin_list>
<pin id="767" dir="0" index="0" bw="1" slack="1"/>
<pin id="768" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln18_2 "/>
</bind>
</comp>

<comp id="772" class="1005" name="icmp_ln18_3_reg_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="1" slack="1"/>
<pin id="774" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln18_3 "/>
</bind>
</comp>

<comp id="778" class="1005" name="ymaggreater_1_reg_778">
<pin_list>
<pin id="779" dir="0" index="0" bw="1" slack="1"/>
<pin id="780" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="ymaggreater_1 "/>
</bind>
</comp>

<comp id="783" class="1005" name="and_ln18_reg_783">
<pin_list>
<pin id="784" dir="0" index="0" bw="1" slack="1"/>
<pin id="785" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="and_ln18 "/>
</bind>
</comp>

<comp id="788" class="1005" name="xor_ln25_reg_788">
<pin_list>
<pin id="789" dir="0" index="0" bw="1" slack="1"/>
<pin id="790" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln25 "/>
</bind>
</comp>

<comp id="793" class="1005" name="res_3_reg_793">
<pin_list>
<pin id="794" dir="0" index="0" bw="64" slack="1"/>
<pin id="795" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="res_3 "/>
</bind>
</comp>

<comp id="798" class="1005" name="conv_1_reg_798">
<pin_list>
<pin id="799" dir="0" index="0" bw="32" slack="1"/>
<pin id="800" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="115"><net_src comp="12" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="119"><net_src comp="12" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="123"><net_src comp="12" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="127"><net_src comp="12" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="131"><net_src comp="14" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="139"><net_src comp="54" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="140"><net_src comp="4" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="141"><net_src comp="6" pin="0"/><net_sink comp="132" pin=2"/></net>

<net id="142"><net_src comp="8" pin="0"/><net_sink comp="132" pin=3"/></net>

<net id="143"><net_src comp="10" pin="0"/><net_sink comp="132" pin=4"/></net>

<net id="149"><net_src comp="66" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="150"><net_src comp="0" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="156"><net_src comp="80" pin="0"/><net_sink comp="151" pin=0"/></net>

<net id="157"><net_src comp="2" pin="0"/><net_sink comp="151" pin=1"/></net>

<net id="170"><net_src comp="70" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="171"><net_src comp="4" pin="0"/><net_sink comp="158" pin=3"/></net>

<net id="172"><net_src comp="6" pin="0"/><net_sink comp="158" pin=4"/></net>

<net id="173"><net_src comp="8" pin="0"/><net_sink comp="158" pin=5"/></net>

<net id="174"><net_src comp="10" pin="0"/><net_sink comp="158" pin=6"/></net>

<net id="175"><net_src comp="2" pin="0"/><net_sink comp="158" pin=7"/></net>

<net id="190"><net_src comp="132" pin="5"/><net_sink comp="187" pin=0"/></net>

<net id="197"><net_src comp="194" pin="1"/><net_sink comp="144" pin=2"/></net>

<net id="201"><net_src comp="194" pin="1"/><net_sink comp="198" pin=0"/></net>

<net id="205"><net_src comp="194" pin="1"/><net_sink comp="202" pin=0"/></net>

<net id="212"><net_src comp="44" pin="0"/><net_sink comp="209" pin=0"/></net>

<net id="220"><net_src comp="44" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="224"><net_src comp="44" pin="0"/><net_sink comp="221" pin=0"/></net>

<net id="232"><net_src comp="44" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="236"><net_src comp="46" pin="0"/><net_sink comp="233" pin=0"/></net>

<net id="244"><net_src comp="46" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="248"><net_src comp="48" pin="0"/><net_sink comp="245" pin=0"/></net>

<net id="256"><net_src comp="48" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="267"><net_src comp="260" pin="1"/><net_sink comp="263" pin=0"/></net>

<net id="268"><net_src comp="50" pin="0"/><net_sink comp="263" pin=1"/></net>

<net id="273"><net_src comp="260" pin="1"/><net_sink comp="269" pin=0"/></net>

<net id="274"><net_src comp="52" pin="0"/><net_sink comp="269" pin=1"/></net>

<net id="287"><net_src comp="56" pin="0"/><net_sink comp="281" pin=0"/></net>

<net id="288"><net_src comp="187" pin="1"/><net_sink comp="281" pin=1"/></net>

<net id="289"><net_src comp="58" pin="0"/><net_sink comp="281" pin=2"/></net>

<net id="290"><net_src comp="60" pin="0"/><net_sink comp="281" pin=3"/></net>

<net id="298"><net_src comp="62" pin="0"/><net_sink comp="291" pin=0"/></net>

<net id="299"><net_src comp="278" pin="1"/><net_sink comp="291" pin=1"/></net>

<net id="300"><net_src comp="281" pin="4"/><net_sink comp="291" pin=2"/></net>

<net id="301"><net_src comp="34" pin="0"/><net_sink comp="291" pin=3"/></net>

<net id="302"><net_src comp="64" pin="0"/><net_sink comp="291" pin=4"/></net>

<net id="306"><net_src comp="263" pin="2"/><net_sink comp="303" pin=0"/></net>

<net id="314"><net_src comp="263" pin="2"/><net_sink comp="310" pin=0"/></net>

<net id="318"><net_src comp="315" pin="1"/><net_sink comp="158" pin=1"/></net>

<net id="322"><net_src comp="187" pin="1"/><net_sink comp="319" pin=0"/></net>

<net id="329"><net_src comp="72" pin="0"/><net_sink comp="323" pin=0"/></net>

<net id="330"><net_src comp="187" pin="1"/><net_sink comp="323" pin=1"/></net>

<net id="331"><net_src comp="58" pin="0"/><net_sink comp="323" pin=2"/></net>

<net id="332"><net_src comp="74" pin="0"/><net_sink comp="323" pin=3"/></net>

<net id="336"><net_src comp="323" pin="4"/><net_sink comp="333" pin=0"/></net>

<net id="340"><net_src comp="333" pin="1"/><net_sink comp="337" pin=0"/></net>

<net id="354"><net_src comp="76" pin="0"/><net_sink comp="347" pin=0"/></net>

<net id="355"><net_src comp="344" pin="1"/><net_sink comp="347" pin=1"/></net>

<net id="356"><net_src comp="78" pin="0"/><net_sink comp="347" pin=3"/></net>

<net id="357"><net_src comp="60" pin="0"/><net_sink comp="347" pin=4"/></net>

<net id="358"><net_src comp="347" pin="5"/><net_sink comp="151" pin=2"/></net>

<net id="362"><net_src comp="347" pin="5"/><net_sink comp="359" pin=0"/></net>

<net id="366"><net_src comp="347" pin="5"/><net_sink comp="363" pin=0"/></net>

<net id="371"><net_src comp="347" pin="5"/><net_sink comp="367" pin=0"/></net>

<net id="380"><net_src comp="82" pin="0"/><net_sink comp="375" pin=0"/></net>

<net id="381"><net_src comp="372" pin="1"/><net_sink comp="375" pin=1"/></net>

<net id="382"><net_src comp="74" pin="0"/><net_sink comp="375" pin=2"/></net>

<net id="389"><net_src comp="84" pin="0"/><net_sink comp="383" pin=0"/></net>

<net id="390"><net_src comp="372" pin="1"/><net_sink comp="383" pin=1"/></net>

<net id="391"><net_src comp="86" pin="0"/><net_sink comp="383" pin=2"/></net>

<net id="392"><net_src comp="88" pin="0"/><net_sink comp="383" pin=3"/></net>

<net id="396"><net_src comp="372" pin="1"/><net_sink comp="393" pin=0"/></net>

<net id="405"><net_src comp="82" pin="0"/><net_sink comp="400" pin=0"/></net>

<net id="406"><net_src comp="397" pin="1"/><net_sink comp="400" pin=1"/></net>

<net id="407"><net_src comp="74" pin="0"/><net_sink comp="400" pin=2"/></net>

<net id="414"><net_src comp="84" pin="0"/><net_sink comp="408" pin=0"/></net>

<net id="415"><net_src comp="397" pin="1"/><net_sink comp="408" pin=1"/></net>

<net id="416"><net_src comp="86" pin="0"/><net_sink comp="408" pin=2"/></net>

<net id="417"><net_src comp="88" pin="0"/><net_sink comp="408" pin=3"/></net>

<net id="421"><net_src comp="397" pin="1"/><net_sink comp="418" pin=0"/></net>

<net id="426"><net_src comp="408" pin="4"/><net_sink comp="422" pin=0"/></net>

<net id="427"><net_src comp="383" pin="4"/><net_sink comp="422" pin=1"/></net>

<net id="432"><net_src comp="422" pin="2"/><net_sink comp="428" pin=0"/></net>

<net id="433"><net_src comp="90" pin="0"/><net_sink comp="428" pin=1"/></net>

<net id="438"><net_src comp="418" pin="1"/><net_sink comp="434" pin=0"/></net>

<net id="439"><net_src comp="393" pin="1"/><net_sink comp="434" pin=1"/></net>

<net id="444"><net_src comp="434" pin="2"/><net_sink comp="440" pin=0"/></net>

<net id="445"><net_src comp="92" pin="0"/><net_sink comp="440" pin=1"/></net>

<net id="450"><net_src comp="383" pin="4"/><net_sink comp="446" pin=0"/></net>

<net id="451"><net_src comp="94" pin="0"/><net_sink comp="446" pin=1"/></net>

<net id="456"><net_src comp="408" pin="4"/><net_sink comp="452" pin=0"/></net>

<net id="457"><net_src comp="94" pin="0"/><net_sink comp="452" pin=1"/></net>

<net id="462"><net_src comp="418" pin="1"/><net_sink comp="458" pin=0"/></net>

<net id="463"><net_src comp="92" pin="0"/><net_sink comp="458" pin=1"/></net>

<net id="468"><net_src comp="393" pin="1"/><net_sink comp="464" pin=0"/></net>

<net id="469"><net_src comp="92" pin="0"/><net_sink comp="464" pin=1"/></net>

<net id="474"><net_src comp="372" pin="1"/><net_sink comp="470" pin=0"/></net>

<net id="475"><net_src comp="397" pin="1"/><net_sink comp="470" pin=1"/></net>

<net id="480"><net_src comp="470" pin="2"/><net_sink comp="476" pin=0"/></net>

<net id="481"><net_src comp="96" pin="0"/><net_sink comp="476" pin=1"/></net>

<net id="487"><net_src comp="375" pin="3"/><net_sink comp="482" pin=0"/></net>

<net id="488"><net_src comp="476" pin="2"/><net_sink comp="482" pin=1"/></net>

<net id="489"><net_src comp="470" pin="2"/><net_sink comp="482" pin=2"/></net>

<net id="495"><net_src comp="400" pin="3"/><net_sink comp="490" pin=0"/></net>

<net id="496"><net_src comp="482" pin="3"/><net_sink comp="490" pin=1"/></net>

<net id="497"><net_src comp="470" pin="2"/><net_sink comp="490" pin=2"/></net>

<net id="517"><net_src comp="98" pin="0"/><net_sink comp="511" pin=0"/></net>

<net id="518"><net_src comp="100" pin="0"/><net_sink comp="511" pin=2"/></net>

<net id="519"><net_src comp="96" pin="0"/><net_sink comp="511" pin=3"/></net>

<net id="526"><net_src comp="102" pin="0"/><net_sink comp="520" pin=0"/></net>

<net id="527"><net_src comp="94" pin="0"/><net_sink comp="520" pin=2"/></net>

<net id="528"><net_src comp="511" pin="4"/><net_sink comp="520" pin=3"/></net>

<net id="532"><net_src comp="520" pin="4"/><net_sink comp="529" pin=0"/></net>

<net id="541"><net_src comp="533" pin="2"/><net_sink comp="537" pin=0"/></net>

<net id="542"><net_src comp="96" pin="0"/><net_sink comp="537" pin=1"/></net>

<net id="547"><net_src comp="96" pin="0"/><net_sink comp="543" pin=1"/></net>

<net id="552"><net_src comp="537" pin="2"/><net_sink comp="548" pin=1"/></net>

<net id="557"><net_src comp="502" pin="2"/><net_sink comp="553" pin=0"/></net>

<net id="558"><net_src comp="543" pin="2"/><net_sink comp="553" pin=1"/></net>

<net id="563"><net_src comp="553" pin="2"/><net_sink comp="559" pin=0"/></net>

<net id="564"><net_src comp="548" pin="2"/><net_sink comp="559" pin=1"/></net>

<net id="570"><net_src comp="559" pin="2"/><net_sink comp="565" pin=0"/></net>

<net id="571"><net_src comp="529" pin="1"/><net_sink comp="565" pin=1"/></net>

<net id="572"><net_src comp="506" pin="3"/><net_sink comp="565" pin=2"/></net>

<net id="581"><net_src comp="573" pin="2"/><net_sink comp="577" pin=0"/></net>

<net id="582"><net_src comp="96" pin="0"/><net_sink comp="577" pin=1"/></net>

<net id="587"><net_src comp="543" pin="2"/><net_sink comp="583" pin=0"/></net>

<net id="588"><net_src comp="577" pin="2"/><net_sink comp="583" pin=1"/></net>

<net id="593"><net_src comp="583" pin="2"/><net_sink comp="589" pin=0"/></net>

<net id="598"><net_src comp="498" pin="2"/><net_sink comp="594" pin=0"/></net>

<net id="599"><net_src comp="589" pin="2"/><net_sink comp="594" pin=1"/></net>

<net id="605"><net_src comp="594" pin="2"/><net_sink comp="600" pin=0"/></net>

<net id="606"><net_src comp="565" pin="3"/><net_sink comp="600" pin=2"/></net>

<net id="611"><net_src comp="96" pin="0"/><net_sink comp="607" pin=1"/></net>

<net id="616"><net_src comp="607" pin="2"/><net_sink comp="612" pin=1"/></net>

<net id="621"><net_src comp="612" pin="2"/><net_sink comp="617" pin=0"/></net>

<net id="626"><net_src comp="617" pin="2"/><net_sink comp="622" pin=0"/></net>

<net id="632"><net_src comp="622" pin="2"/><net_sink comp="627" pin=0"/></net>

<net id="633"><net_src comp="627" pin="3"/><net_sink comp="176" pin=0"/></net>

<net id="637"><net_src comp="627" pin="3"/><net_sink comp="634" pin=0"/></net>

<net id="648"><net_src comp="112" pin="1"/><net_sink comp="645" pin=0"/></net>

<net id="649"><net_src comp="645" pin="1"/><net_sink comp="249" pin=0"/></net>

<net id="650"><net_src comp="645" pin="1"/><net_sink comp="252" pin=1"/></net>

<net id="651"><net_src comp="645" pin="1"/><net_sink comp="191" pin=0"/></net>

<net id="652"><net_src comp="645" pin="1"/><net_sink comp="194" pin=0"/></net>

<net id="653"><net_src comp="645" pin="1"/><net_sink comp="641" pin=1"/></net>

<net id="657"><net_src comp="116" pin="1"/><net_sink comp="654" pin=0"/></net>

<net id="658"><net_src comp="654" pin="1"/><net_sink comp="237" pin=0"/></net>

<net id="659"><net_src comp="654" pin="1"/><net_sink comp="240" pin=1"/></net>

<net id="660"><net_src comp="654" pin="1"/><net_sink comp="257" pin=0"/></net>

<net id="661"><net_src comp="654" pin="1"/><net_sink comp="260" pin=0"/></net>

<net id="662"><net_src comp="654" pin="1"/><net_sink comp="307" pin=0"/></net>

<net id="663"><net_src comp="654" pin="1"/><net_sink comp="310" pin=1"/></net>

<net id="667"><net_src comp="120" pin="1"/><net_sink comp="664" pin=0"/></net>

<net id="668"><net_src comp="664" pin="1"/><net_sink comp="225" pin=0"/></net>

<net id="669"><net_src comp="664" pin="1"/><net_sink comp="228" pin=1"/></net>

<net id="670"><net_src comp="664" pin="1"/><net_sink comp="275" pin=0"/></net>

<net id="671"><net_src comp="664" pin="1"/><net_sink comp="278" pin=0"/></net>

<net id="672"><net_src comp="664" pin="1"/><net_sink comp="158" pin=9"/></net>

<net id="676"><net_src comp="124" pin="1"/><net_sink comp="673" pin=0"/></net>

<net id="677"><net_src comp="673" pin="1"/><net_sink comp="213" pin=0"/></net>

<net id="678"><net_src comp="673" pin="1"/><net_sink comp="216" pin=1"/></net>

<net id="679"><net_src comp="673" pin="1"/><net_sink comp="206" pin=0"/></net>

<net id="680"><net_src comp="673" pin="1"/><net_sink comp="315" pin=0"/></net>

<net id="681"><net_src comp="673" pin="1"/><net_sink comp="367" pin=1"/></net>

<net id="685"><net_src comp="128" pin="1"/><net_sink comp="682" pin=0"/></net>

<net id="686"><net_src comp="682" pin="1"/><net_sink comp="158" pin=8"/></net>

<net id="687"><net_src comp="682" pin="1"/><net_sink comp="341" pin=0"/></net>

<net id="688"><net_src comp="682" pin="1"/><net_sink comp="344" pin=0"/></net>

<net id="695"><net_src comp="291" pin="5"/><net_sink comp="692" pin=0"/></net>

<net id="696"><net_src comp="692" pin="1"/><net_sink comp="158" pin=2"/></net>

<net id="703"><net_src comp="194" pin="1"/><net_sink comp="700" pin=0"/></net>

<net id="704"><net_src comp="700" pin="1"/><net_sink comp="202" pin=0"/></net>

<net id="705"><net_src comp="700" pin="1"/><net_sink comp="179" pin=0"/></net>

<net id="709"><net_src comp="319" pin="1"/><net_sink comp="706" pin=0"/></net>

<net id="710"><net_src comp="706" pin="1"/><net_sink comp="347" pin=2"/></net>

<net id="714"><net_src comp="333" pin="1"/><net_sink comp="711" pin=0"/></net>

<net id="715"><net_src comp="711" pin="1"/><net_sink comp="337" pin=0"/></net>

<net id="716"><net_src comp="711" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="720"><net_src comp="179" pin="1"/><net_sink comp="717" pin=0"/></net>

<net id="721"><net_src comp="717" pin="1"/><net_sink comp="372" pin=0"/></net>

<net id="722"><net_src comp="717" pin="1"/><net_sink comp="506" pin=2"/></net>

<net id="723"><net_src comp="717" pin="1"/><net_sink comp="627" pin=1"/></net>

<net id="727"><net_src comp="182" pin="1"/><net_sink comp="724" pin=0"/></net>

<net id="728"><net_src comp="724" pin="1"/><net_sink comp="397" pin=0"/></net>

<net id="729"><net_src comp="724" pin="1"/><net_sink comp="506" pin=1"/></net>

<net id="730"><net_src comp="724" pin="1"/><net_sink comp="600" pin=1"/></net>

<net id="734"><net_src comp="375" pin="3"/><net_sink comp="731" pin=0"/></net>

<net id="735"><net_src comp="731" pin="1"/><net_sink comp="520" pin=1"/></net>

<net id="739"><net_src comp="393" pin="1"/><net_sink comp="736" pin=0"/></net>

<net id="740"><net_src comp="736" pin="1"/><net_sink comp="511" pin=1"/></net>

<net id="744"><net_src comp="428" pin="2"/><net_sink comp="741" pin=0"/></net>

<net id="745"><net_src comp="741" pin="1"/><net_sink comp="498" pin=1"/></net>

<net id="746"><net_src comp="741" pin="1"/><net_sink comp="533" pin=1"/></net>

<net id="750"><net_src comp="440" pin="2"/><net_sink comp="747" pin=0"/></net>

<net id="751"><net_src comp="747" pin="1"/><net_sink comp="498" pin=0"/></net>

<net id="752"><net_src comp="747" pin="1"/><net_sink comp="533" pin=0"/></net>

<net id="756"><net_src comp="446" pin="2"/><net_sink comp="753" pin=0"/></net>

<net id="757"><net_src comp="753" pin="1"/><net_sink comp="548" pin=0"/></net>

<net id="758"><net_src comp="753" pin="1"/><net_sink comp="589" pin=1"/></net>

<net id="759"><net_src comp="753" pin="1"/><net_sink comp="607" pin=0"/></net>

<net id="763"><net_src comp="452" pin="2"/><net_sink comp="760" pin=0"/></net>

<net id="764"><net_src comp="760" pin="1"/><net_sink comp="502" pin=0"/></net>

<net id="765"><net_src comp="760" pin="1"/><net_sink comp="573" pin=0"/></net>

<net id="769"><net_src comp="458" pin="2"/><net_sink comp="766" pin=0"/></net>

<net id="770"><net_src comp="766" pin="1"/><net_sink comp="502" pin=1"/></net>

<net id="771"><net_src comp="766" pin="1"/><net_sink comp="573" pin=1"/></net>

<net id="775"><net_src comp="464" pin="2"/><net_sink comp="772" pin=0"/></net>

<net id="776"><net_src comp="772" pin="1"/><net_sink comp="543" pin=0"/></net>

<net id="777"><net_src comp="772" pin="1"/><net_sink comp="612" pin=0"/></net>

<net id="781"><net_src comp="490" pin="3"/><net_sink comp="778" pin=0"/></net>

<net id="782"><net_src comp="778" pin="1"/><net_sink comp="506" pin=0"/></net>

<net id="786"><net_src comp="502" pin="2"/><net_sink comp="783" pin=0"/></net>

<net id="787"><net_src comp="783" pin="1"/><net_sink comp="622" pin=1"/></net>

<net id="791"><net_src comp="537" pin="2"/><net_sink comp="788" pin=0"/></net>

<net id="792"><net_src comp="788" pin="1"/><net_sink comp="617" pin=1"/></net>

<net id="796"><net_src comp="600" pin="3"/><net_sink comp="793" pin=0"/></net>

<net id="797"><net_src comp="793" pin="1"/><net_sink comp="627" pin=2"/></net>

<net id="801"><net_src comp="176" pin="1"/><net_sink comp="798" pin=0"/></net>

<net id="802"><net_src comp="798" pin="1"/><net_sink comp="638" pin=0"/></net>

<net id="803"><net_src comp="798" pin="1"/><net_sink comp="641" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: return_r | {2 }
	Port: receive_fifo_0 | {3 4 6 }
	Port: sweep_rx0_0_V_data_V | {}
	Port: sweep_rx0_0_V_keep_V | {}
	Port: sweep_rx0_0_V_strb_V | {}
	Port: sweep_rx0_0_V_last_V | {}
 - Input state : 
	Port: receive4AIE.1 : receive_fifo_0 | {}
	Port: receive4AIE.1 : sweep_rx0_0_V_data_V | {2 3 4 5 }
	Port: receive4AIE.1 : sweep_rx0_0_V_keep_V | {2 3 4 5 }
	Port: receive4AIE.1 : sweep_rx0_0_V_strb_V | {2 3 4 5 }
	Port: receive4AIE.1 : sweep_rx0_0_V_last_V | {2 3 4 5 }
  - Chain level:
	State 1
		muxLogicAddr_to_store_ln65 : 1
		store_ln65 : 1
		muxLogicAddr_to_store_ln65 : 1
		store_ln65 : 1
		muxLogicAddr_to_store_ln69 : 1
		store_ln69 : 1
		muxLogicAddr_to_store_ln66 : 1
		store_ln66 : 1
	State 2
		i_9 : 1
		icmp_ln69 : 1
		br_ln69 : 2
		tmp : 1
		data_temp_14 : 2
		muxLogicData_to_store_ln69 : 2
		store_ln69 : 2
		muxLogicData_to_write_ln0 : 1
		write_ln0 : 1
	State 3
		call_ln74 : 1
	State 4
	State 5
		trunc_ln86 : 1
		fp_uint_tmp : 1
		muxLogicI0_to_dc : 1
		bitcast_ln88 : 2
		muxLogicI0_to_dc_3 : 3
	State 6
		data_temp_15 : 1
		muxLogicData_to_write_ln89 : 2
		write_ln89 : 2
		muxLogicData_to_store_ln65 : 2
		store_ln65 : 2
	State 7
		x_fp_sign : 1
		x_fp_exp : 1
		x_fp_sig_1 : 1
		y_fp_sign : 1
		y_fp_exp : 1
		y_fp_sig : 1
		or_ln25 : 2
		icmp_ln25 : 2
		or_ln25_1 : 2
		icmp_ln25_1 : 2
		icmp_ln18 : 2
		icmp_ln18_1 : 2
		icmp_ln18_2 : 2
		icmp_ln18_3 : 2
		ymaggreater : 1
		xor_ln39 : 2
		select_ln39 : 2
		ymaggreater_1 : 3
	State 8
		t : 1
		res_1 : 2
	State 9
		muxLogicI0_to_conv_1 : 1
		conv_1 : 1
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------------------|---------|---------|
| Operation|                  Functional Unit                  |    FF   |   LUT   |
|----------|---------------------------------------------------|---------|---------|
|   call   | grp_receive4AIE_1_Pipeline_VITIS_LOOP_76_2_fu_158 |   263   |   520   |
|----------|---------------------------------------------------|---------|---------|
|          |                  icmp_ln69_fu_269                 |    0    |    5    |
|          |                  icmp_ln25_fu_428                 |    0    |    11   |
|          |                 icmp_ln25_1_fu_440                |    0    |    52   |
|   icmp   |                  icmp_ln18_fu_446                 |    0    |    11   |
|          |                 icmp_ln18_1_fu_452                |    0    |    11   |
|          |                 icmp_ln18_2_fu_458                |    0    |    52   |
|          |                 icmp_ln18_3_fu_464                |    0    |    52   |
|          |                 ymaggreater_fu_470                |    0    |    64   |
|----------|---------------------------------------------------|---------|---------|
|          |                 select_ln39_fu_482                |    0    |    2    |
|          |                ymaggreater_1_fu_490               |    0    |    2    |
|  select  |                     res_fu_506                    |    0    |    58   |
|          |                    res_2_fu_565                   |    0    |    58   |
|          |                    res_3_fu_600                   |    0    |    58   |
|          |                    res_4_fu_627                   |    0    |    58   |
|----------|---------------------------------------------------|---------|---------|
|          |                   or_ln25_fu_422                  |    0    |    10   |
|    or    |                  or_ln25_1_fu_434                 |    0    |    45   |
|          |                   or_ln18_fu_594                  |    0    |    2    |
|          |                  or_ln18_1_fu_612                 |    0    |    2    |
|----------|---------------------------------------------------|---------|---------|
|          |                  and_ln25_fu_498                  |    0    |    2    |
|          |                  and_ln18_fu_502                  |    0    |    2    |
|          |                 and_ln25_1_fu_533                 |    0    |    2    |
|          |                 and_ln18_1_fu_548                 |    0    |    2    |
|          |                 and_ln18_2_fu_553                 |    0    |    2    |
|    and   |                 and_ln18_3_fu_559                 |    0    |    2    |
|          |                 and_ln18_4_fu_573                 |    0    |    2    |
|          |                 and_ln18_5_fu_583                 |    0    |    2    |
|          |                 and_ln18_6_fu_589                 |    0    |    2    |
|          |                 and_ln18_7_fu_617                 |    0    |    2    |
|          |                 and_ln18_8_fu_622                 |    0    |    2    |
|----------|---------------------------------------------------|---------|---------|
|          |                  xor_ln39_fu_476                  |    0    |    2    |
|          |                  xor_ln25_fu_537                  |    0    |    2    |
|    xor   |                  xor_ln18_fu_543                  |    0    |    2    |
|          |                 xor_ln18_1_fu_577                 |    0    |    2    |
|          |                 xor_ln18_2_fu_607                 |    0    |    2    |
|----------|---------------------------------------------------|---------|---------|
|    add   |                     i_9_fu_263                    |    0    |    5    |
|----------|---------------------------------------------------|---------|---------|
|   read   |                  grp_read_fu_132                  |    0    |    0    |
|----------|---------------------------------------------------|---------|---------|
|   write  |               write_ln0_write_fu_144              |    0    |    0    |
|          |              write_ln89_write_fu_151              |    0    |    0    |
|----------|---------------------------------------------------|---------|---------|
|  fptrunc |                   conv_1_fu_176                   |    0    |    0    |
|----------|---------------------------------------------------|---------|---------|
|   fpext  |                     grp_fu_179                    |    0    |    0    |
|          |                     grp_fu_182                    |    0    |    0    |
|----------|---------------------------------------------------|---------|---------|
|          |                     grp_fu_185                    |    0    |    0    |
|          |                     grp_fu_191                    |    0    |    0    |
|          |          muxLogicData_to_write_ln0_fu_198         |    0    |    0    |
|          |                     grp_fu_202                    |    0    |    0    |
|          |                     grp_fu_206                    |    0    |    0    |
|          |         muxLogicData_to_store_ln65_fu_209         |    0    |    0    |
|          |         muxLogicAddr_to_store_ln65_fu_213         |    0    |    0    |
|          |         muxLogicData_to_store_ln65_fu_221         |    0    |    0    |
|          |         muxLogicAddr_to_store_ln65_fu_225         |    0    |    0    |
|          |         muxLogicData_to_store_ln69_fu_233         |    0    |    0    |
|          |         muxLogicAddr_to_store_ln69_fu_237         |    0    |    0    |
| muxlogic |         muxLogicData_to_store_ln66_fu_245         |    0    |    0    |
|          |         muxLogicAddr_to_store_ln66_fu_249         |    0    |    0    |
|          |              MuxLogicAddr_to_i_fu_257             |    0    |    0    |
|          |       MuxLogicAddr_to_data_temp_load_fu_275       |    0    |    0    |
|          |         muxLogicData_to_store_ln69_fu_303         |    0    |    0    |
|          |         muxLogicAddr_to_store_ln69_fu_307         |    0    |    0    |
|          |                     grp_fu_337                    |    0    |    0    |
|          |    MuxLogicAddr_to_data_temp_13_loc_load_fu_341   |    0    |    0    |
|          |         muxLogicData_to_write_ln89_fu_359         |    0    |    0    |
|          |         muxLogicData_to_store_ln65_fu_363         |    0    |    0    |
|          |            muxLogicI0_to_conv_1_fu_634            |    0    |    0    |
|          |         muxLogicData_to_store_ln66_fu_638         |    0    |    0    |
|----------|---------------------------------------------------|---------|---------|
|extractvalue|                     grp_fu_187                    |    0    |    0    |
|----------|---------------------------------------------------|---------|---------|
|          |                     tmp_fu_281                    |    0    |    0    |
|partselect|                 fp_uint_tmp_fu_323                |    0    |    0    |
|          |                  x_fp_exp_fu_383                  |    0    |    0    |
|          |                  y_fp_exp_fu_408                  |    0    |    0    |
|----------|---------------------------------------------------|---------|---------|
|  partset |                data_temp_14_fu_291                |    0    |    0    |
|          |                data_temp_15_fu_347                |    0    |    0    |
|----------|---------------------------------------------------|---------|---------|
|          |                 trunc_ln86_fu_319                 |    0    |    0    |
|   trunc  |                 x_fp_sig_1_fu_393                 |    0    |    0    |
|          |                  y_fp_sig_fu_418                  |    0    |    0    |
|----------|---------------------------------------------------|---------|---------|
| bitselect|                  x_fp_sign_fu_375                 |    0    |    0    |
|          |                  y_fp_sign_fu_400                 |    0    |    0    |
|----------|---------------------------------------------------|---------|---------|
|  bitset  |                  x_fp_sig_fu_511                  |    0    |    0    |
|----------|---------------------------------------------------|---------|---------|
|bitconcatenate|                      t_fu_520                     |    0    |    0    |
|----------|---------------------------------------------------|---------|---------|
|   Total  |                                                   |   263   |   1110  |
|----------|---------------------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|    and_ln18_reg_783    |    1   |
|  bitcast_ln88_reg_711  |   32   |
|     conv_1_reg_798     |   32   |
|   conv_load_1_reg_700  |   32   |
|      conv_reg_645      |   32   |
|data_temp_13_loc_reg_682|   128  |
|  data_temp_14_reg_692  |   128  |
|   data_temp_9_reg_673  |   128  |
|    data_temp_reg_664   |   128  |
|      dc_3_reg_724      |   64   |
|       dc_reg_717       |   64   |
|      i_04_reg_654      |    4   |
|   icmp_ln18_1_reg_760  |    1   |
|   icmp_ln18_2_reg_766  |    1   |
|   icmp_ln18_3_reg_772  |    1   |
|    icmp_ln18_reg_753   |    1   |
|   icmp_ln25_1_reg_747  |    1   |
|    icmp_ln25_reg_741   |    1   |
|      res_3_reg_793     |   64   |
|   trunc_ln86_reg_706   |   32   |
|   x_fp_sig_1_reg_736   |   52   |
|    x_fp_sign_reg_731   |    1   |
|    xor_ln25_reg_788    |    1   |
|  ymaggreater_1_reg_778 |    1   |
+------------------------+--------+
|          Total         |   930  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|------------|------|------|------|--------||---------||---------|
|    Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------|------|------|------|--------||---------||---------|
| grp_fu_202 |  p0  |   2  |  32  |   64   ||    32   |
| grp_fu_337 |  p0  |   2  |  32  |   64   ||    32   |
|------------|------|------|------|--------||---------||---------|
|    Total   |      |      |      |   128  ||  0.936  ||    64   |
|------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |   263  |  1110  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |   64   |
|  Register |    -   |   930  |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |  1193  |  1174  |
+-----------+--------+--------+--------+
