#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2700185 on Thu Oct 24 18:45:48 MDT 2019
# IP Build 2699827 on Thu Oct 24 21:16:38 MDT 2019
# Start of session at: Sun Nov  3 05:24:34 2019
# Process ID: 13966
# Current directory: /home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.runs/impl_1
# Command line: vivado -log img_proc_test_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source img_proc_test_wrapper.tcl -notrace
# Log file: /home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.runs/impl_1/img_proc_test_wrapper.vdi
# Journal file: /home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source img_proc_test_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/austin/Desktop/projects/zybo/img_proc/vhdl/digilent/vivado-library'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2019.2/data/ip'.
Command: link_design -top img_proc_test_wrapper -part xc7z020clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-454] Reading design checkpoint '/home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc_test/ip/img_proc_test_clk_wiz_0_0/img_proc_test_clk_wiz_0_0.dcp' for cell 'img_proc_test_i/clk_wiz_0'
INFO: [Project 1-454] Reading design checkpoint '/home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc_test/ip/img_proc_test_dvi2rgb_0_1/img_proc_test_dvi2rgb_0_1.dcp' for cell 'img_proc_test_i/dvi2rgb_0'
INFO: [Project 1-454] Reading design checkpoint '/home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc_test/ip/img_proc_test_rgb2dvi_0_1/img_proc_test_rgb2dvi_0_1.dcp' for cell 'img_proc_test_i/rgb2dvi_0'
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.03 . Memory (MB): peak = 1852.258 ; gain = 0.000 ; free physical = 15948 ; free virtual = 24053
INFO: [Netlist 29-17] Analyzing 391 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Chipscope 16-324] Core: img_proc_test_i/dvi2rgb_0/U0/GenerateDebug.ILA_PixClkx UUID: e01e40d3-c867-5588-9ac0-a31cc1fc8293 
INFO: [Chipscope 16-324] Core: img_proc_test_i/dvi2rgb_0/U0/GenerateDebug.ILA_RefClkx UUID: a3ef86f0-4c35-5b73-bdca-994b2de98bdc 
Parsing XDC File [/home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc_test/ip/img_proc_test_dvi2rgb_0_1/src/ila_pixclk/ila_v6_2/constraints/ila.xdc] for cell 'img_proc_test_i/dvi2rgb_0/U0/GenerateDebug.ILA_PixClkx/inst'
Finished Parsing XDC File [/home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc_test/ip/img_proc_test_dvi2rgb_0_1/src/ila_pixclk/ila_v6_2/constraints/ila.xdc] for cell 'img_proc_test_i/dvi2rgb_0/U0/GenerateDebug.ILA_PixClkx/inst'
Parsing XDC File [/home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc_test/ip/img_proc_test_dvi2rgb_0_1/src/ila_refclk/ila_v6_2/constraints/ila.xdc] for cell 'img_proc_test_i/dvi2rgb_0/U0/GenerateDebug.ILA_RefClkx/inst'
Finished Parsing XDC File [/home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc_test/ip/img_proc_test_dvi2rgb_0_1/src/ila_refclk/ila_v6_2/constraints/ila.xdc] for cell 'img_proc_test_i/dvi2rgb_0/U0/GenerateDebug.ILA_RefClkx/inst'
Parsing XDC File [/home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc_test/ip/img_proc_test_dvi2rgb_0_1/src/dvi2rgb.xdc] for cell 'img_proc_test_i/dvi2rgb_0/U0'
Finished Parsing XDC File [/home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc_test/ip/img_proc_test_dvi2rgb_0_1/src/dvi2rgb.xdc] for cell 'img_proc_test_i/dvi2rgb_0/U0'
Parsing XDC File [/home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc_test/ip/img_proc_test_rgb2dvi_0_1/src/rgb2dvi.xdc] for cell 'img_proc_test_i/rgb2dvi_0/U0'
Finished Parsing XDC File [/home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc_test/ip/img_proc_test_rgb2dvi_0_1/src/rgb2dvi.xdc] for cell 'img_proc_test_i/rgb2dvi_0/U0'
Parsing XDC File [/home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc_test/ip/img_proc_test_clk_wiz_0_0/img_proc_test_clk_wiz_0_0_board.xdc] for cell 'img_proc_test_i/clk_wiz_0/inst'
Finished Parsing XDC File [/home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc_test/ip/img_proc_test_clk_wiz_0_0/img_proc_test_clk_wiz_0_0_board.xdc] for cell 'img_proc_test_i/clk_wiz_0/inst'
Parsing XDC File [/home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc_test/ip/img_proc_test_clk_wiz_0_0/img_proc_test_clk_wiz_0_0.xdc] for cell 'img_proc_test_i/clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc_test/ip/img_proc_test_clk_wiz_0_0/img_proc_test_clk_wiz_0_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [/home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc_test/ip/img_proc_test_clk_wiz_0_0/img_proc_test_clk_wiz_0_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2577.418 ; gain = 536.820 ; free physical = 15460 ; free virtual = 23564
Finished Parsing XDC File [/home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc_test/ip/img_proc_test_clk_wiz_0_0/img_proc_test_clk_wiz_0_0.xdc] for cell 'img_proc_test_i/clk_wiz_0/inst'
Parsing XDC File [/home/austin/Desktop/projects/zybo/img_proc/vhdl/Zybo-Z7-Master.xdc]
Finished Parsing XDC File [/home/austin/Desktop/projects/zybo/img_proc/vhdl/Zybo-Z7-Master.xdc]
Parsing XDC File [/home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc_test/ip/img_proc_test_dvi2rgb_0_1/src/ila_timing_workaround.xdc] for cell 'img_proc_test_i/dvi2rgb_0/U0'
Finished Parsing XDC File [/home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc_test/ip/img_proc_test_dvi2rgb_0_1/src/ila_timing_workaround.xdc] for cell 'img_proc_test_i/dvi2rgb_0/U0'
Parsing XDC File [/home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc_test/ip/img_proc_test_rgb2dvi_0_1/src/rgb2dvi_clocks.xdc] for cell 'img_proc_test_i/rgb2dvi_0/U0'
Finished Parsing XDC File [/home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc_test/ip/img_proc_test_rgb2dvi_0_1/src/rgb2dvi_clocks.xdc] for cell 'img_proc_test_i/rgb2dvi_0/U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2577.418 ; gain = 0.000 ; free physical = 15460 ; free virtual = 23564
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 200 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 192 instances
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 6 instances

17 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:18 . Memory (MB): peak = 2577.418 ; gain = 987.566 ; free physical = 15460 ; free virtual = 23564
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2641.449 ; gain = 64.031 ; free physical = 15453 ; free virtual = 23557

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-2] Deriving generated clocks
Ending Cache Timing Information Task | Checksum: 16748f132

Time (s): cpu = 00:00:00.65 ; elapsed = 00:00:00.19 . Memory (MB): peak = 2641.449 ; gain = 0.000 ; free physical = 15448 ; free virtual = 23553

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
INFO: [Chipscope 16-220] Re-using generated and synthesized IP, "xilinx.com:ip:xsdbm:3.0", from Vivado IP cache entry "5b17e8b6a5b9eb53".
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2806.176 ; gain = 0.000 ; free physical = 15270 ; free virtual = 23379
Phase 1 Generate And Synthesize Debug Cores | Checksum: 1ac3d1d96

Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 2806.176 ; gain = 33.867 ; free physical = 15270 ; free virtual = 23379

Phase 2 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: 134b44c7a

Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 2806.176 ; gain = 33.867 ; free physical = 15277 ; free virtual = 23386
INFO: [Opt 31-389] Phase Retarget created 11 cells and removed 25 cells
INFO: [Opt 31-1021] In phase Retarget, 87 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 3 Constant propagation | Checksum: 223d75e71

Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 2806.176 ; gain = 33.867 ; free physical = 15277 ; free virtual = 23386
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 32 cells
INFO: [Opt 31-1021] In phase Constant propagation, 48 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Sweep
Phase 4 Sweep | Checksum: 16ce8170e

Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 2806.176 ; gain = 33.867 ; free physical = 15277 ; free virtual = 23386
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 112 cells
INFO: [Opt 31-1021] In phase Sweep, 1320 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG img_proc_test_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst to drive 8 load(s) on clock net img_proc_test_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG
INFO: [Opt 31-194] Inserted BUFG img_proc_test_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst to drive 8 load(s) on clock net img_proc_test_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG
INFO: [Opt 31-193] Inserted 2 BUFG(s) on clock nets
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common MMCM/DPLL/XPLL driver.
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common driver.
INFO: [Opt 31-1092] Phase BUFG optimization transformed 0 BUFG(s) to MBUFG(s).
Phase 5 BUFG optimization | Checksum: 1a00733f8

Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 2806.176 ; gain = 33.867 ; free physical = 15277 ; free virtual = 23386
INFO: [Opt 31-662] Phase BUFG optimization created 2 cells of which 2 are BUFGs and removed 0 cells.

Phase 6 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 6 Shift Register Optimization | Checksum: 1a00733f8

Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 2806.176 ; gain = 33.867 ; free physical = 15277 ; free virtual = 23386
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 7 Post Processing Netlist
Phase 7 Post Processing Netlist | Checksum: 1a00733f8

Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 2806.176 ; gain = 33.867 ; free physical = 15277 ; free virtual = 23386
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 58 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              11  |              25  |                                             87  |
|  Constant propagation         |               0  |              32  |                                             48  |
|  Sweep                        |               0  |             112  |                                           1320  |
|  BUFG optimization            |               2  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             58  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2806.176 ; gain = 0.000 ; free physical = 15277 ; free virtual = 23386
Ending Logic Optimization Task | Checksum: e3dfb4fb

Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 2806.176 ; gain = 33.867 ; free physical = 15277 ; free virtual = 23386

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.455 | TNS=-10.026 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 2 BRAM(s) out of a total of 3 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 3 newly gated: 0 Total Ports: 6
Ending PowerOpt Patch Enables Task | Checksum: 1a51f5896

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3144.852 ; gain = 0.000 ; free physical = 15254 ; free virtual = 23363
Ending Power Optimization Task | Checksum: 1a51f5896

Time (s): cpu = 00:00:06 ; elapsed = 00:00:01 . Memory (MB): peak = 3144.852 ; gain = 338.676 ; free physical = 15259 ; free virtual = 23368

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1a51f5896

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3144.852 ; gain = 0.000 ; free physical = 15259 ; free virtual = 23368

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3144.852 ; gain = 0.000 ; free physical = 15259 ; free virtual = 23368
Ending Netlist Obfuscation Task | Checksum: 169cb1145

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3144.852 ; gain = 0.000 ; free physical = 15259 ; free virtual = 23368
INFO: [Common 17-83] Releasing license: Implementation
58 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:22 . Memory (MB): peak = 3144.852 ; gain = 567.434 ; free physical = 15259 ; free virtual = 23368
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
INFO: [Timing 38-35] Done setting XDC timing constraints.
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3144.852 ; gain = 0.000 ; free physical = 15254 ; free virtual = 23364
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3144.852 ; gain = 0.000 ; free physical = 15249 ; free virtual = 23360
INFO: [Common 17-1381] The checkpoint '/home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.runs/impl_1/img_proc_test_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file img_proc_test_wrapper_drc_opted.rpt -pb img_proc_test_wrapper_drc_opted.pb -rpx img_proc_test_wrapper_drc_opted.rpx
Command: report_drc -file img_proc_test_wrapper_drc_opted.rpt -pb img_proc_test_wrapper_drc_opted.pb -rpx img_proc_test_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.runs/impl_1/img_proc_test_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3144.852 ; gain = 0.000 ; free physical = 15239 ; free virtual = 23351
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: cf7cf558

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3144.852 ; gain = 0.000 ; free physical = 15239 ; free virtual = 23351
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3144.852 ; gain = 0.000 ; free physical = 15239 ; free virtual = 23351

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 12efc5d29

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.77 . Memory (MB): peak = 3144.852 ; gain = 0.000 ; free physical = 15237 ; free virtual = 23349

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 16660c16e

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3144.852 ; gain = 0.000 ; free physical = 15227 ; free virtual = 23339

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 16660c16e

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3144.852 ; gain = 0.000 ; free physical = 15227 ; free virtual = 23339
Phase 1 Placer Initialization | Checksum: 16660c16e

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3144.852 ; gain = 0.000 ; free physical = 15227 ; free virtual = 23339

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1dfa83e9a

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 3144.852 ; gain = 0.000 ; free physical = 15198 ; free virtual = 23310

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-1018] Found 149 candidate LUT instances to create LUTNM shape
INFO: [Physopt 32-775] End 1 Pass. Optimized 67 nets or cells. Created 6 new cells, deleted 61 existing cells and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3144.852 ; gain = 0.000 ; free physical = 15187 ; free virtual = 23299

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            6  |             61  |                    67  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            6  |             61  |                    67  |           0  |           7  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 17f1f58a0

Time (s): cpu = 00:00:35 ; elapsed = 00:00:09 . Memory (MB): peak = 3144.852 ; gain = 0.000 ; free physical = 15187 ; free virtual = 23299
Phase 2.2 Global Placement Core | Checksum: e5fd8bc3

Time (s): cpu = 00:00:35 ; elapsed = 00:00:09 . Memory (MB): peak = 3144.852 ; gain = 0.000 ; free physical = 15187 ; free virtual = 23299
Phase 2 Global Placement | Checksum: e5fd8bc3

Time (s): cpu = 00:00:36 ; elapsed = 00:00:09 . Memory (MB): peak = 3144.852 ; gain = 0.000 ; free physical = 15189 ; free virtual = 23301

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: ce71ff3d

Time (s): cpu = 00:00:36 ; elapsed = 00:00:09 . Memory (MB): peak = 3144.852 ; gain = 0.000 ; free physical = 15189 ; free virtual = 23301

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 16bf5588f

Time (s): cpu = 00:00:37 ; elapsed = 00:00:09 . Memory (MB): peak = 3144.852 ; gain = 0.000 ; free physical = 15189 ; free virtual = 23301

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1a2b3dbaa

Time (s): cpu = 00:00:38 ; elapsed = 00:00:09 . Memory (MB): peak = 3144.852 ; gain = 0.000 ; free physical = 15189 ; free virtual = 23301

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: a60fe553

Time (s): cpu = 00:00:38 ; elapsed = 00:00:09 . Memory (MB): peak = 3144.852 ; gain = 0.000 ; free physical = 15189 ; free virtual = 23301

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 137806f26

Time (s): cpu = 00:00:39 ; elapsed = 00:00:10 . Memory (MB): peak = 3144.852 ; gain = 0.000 ; free physical = 15189 ; free virtual = 23301

Phase 3.6 Small Shape Detail Placement

Phase 3.6.1 Place Remaining
Phase 3.6.1 Place Remaining | Checksum: 17e13fa6e

Time (s): cpu = 00:00:41 ; elapsed = 00:00:11 . Memory (MB): peak = 3144.852 ; gain = 0.000 ; free physical = 15186 ; free virtual = 23298
Phase 3.6 Small Shape Detail Placement | Checksum: 17e13fa6e

Time (s): cpu = 00:00:42 ; elapsed = 00:00:11 . Memory (MB): peak = 3144.852 ; gain = 0.000 ; free physical = 15188 ; free virtual = 23300

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 1d033848d

Time (s): cpu = 00:00:42 ; elapsed = 00:00:12 . Memory (MB): peak = 3144.852 ; gain = 0.000 ; free physical = 15188 ; free virtual = 23300

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 9230bbed

Time (s): cpu = 00:00:42 ; elapsed = 00:00:12 . Memory (MB): peak = 3144.852 ; gain = 0.000 ; free physical = 15188 ; free virtual = 23300

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 11d28cc50

Time (s): cpu = 00:00:44 ; elapsed = 00:00:13 . Memory (MB): peak = 3144.852 ; gain = 0.000 ; free physical = 15184 ; free virtual = 23296
Phase 3 Detail Placement | Checksum: 11d28cc50

Time (s): cpu = 00:00:44 ; elapsed = 00:00:13 . Memory (MB): peak = 3144.852 ; gain = 0.000 ; free physical = 15184 ; free virtual = 23296

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1e9102987

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Phase 4.1.1.1 BUFG Insertion | Checksum: 1e9102987

Time (s): cpu = 00:00:47 ; elapsed = 00:00:14 . Memory (MB): peak = 3144.852 ; gain = 0.000 ; free physical = 15183 ; free virtual = 23295
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.489. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 124eec908

Time (s): cpu = 00:00:56 ; elapsed = 00:00:22 . Memory (MB): peak = 3144.852 ; gain = 0.000 ; free physical = 15183 ; free virtual = 23295
Phase 4.1 Post Commit Optimization | Checksum: 124eec908

Time (s): cpu = 00:00:56 ; elapsed = 00:00:22 . Memory (MB): peak = 3144.852 ; gain = 0.000 ; free physical = 15183 ; free virtual = 23295

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 124eec908

Time (s): cpu = 00:00:56 ; elapsed = 00:00:22 . Memory (MB): peak = 3144.852 ; gain = 0.000 ; free physical = 15184 ; free virtual = 23296

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 124eec908

Time (s): cpu = 00:00:56 ; elapsed = 00:00:22 . Memory (MB): peak = 3144.852 ; gain = 0.000 ; free physical = 15184 ; free virtual = 23296

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3144.852 ; gain = 0.000 ; free physical = 15184 ; free virtual = 23296
Phase 4.4 Final Placement Cleanup | Checksum: 157bfc842

Time (s): cpu = 00:00:56 ; elapsed = 00:00:22 . Memory (MB): peak = 3144.852 ; gain = 0.000 ; free physical = 15184 ; free virtual = 23296
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 157bfc842

Time (s): cpu = 00:00:57 ; elapsed = 00:00:22 . Memory (MB): peak = 3144.852 ; gain = 0.000 ; free physical = 15184 ; free virtual = 23296
Ending Placer Task | Checksum: 6988a0a2

Time (s): cpu = 00:00:57 ; elapsed = 00:00:22 . Memory (MB): peak = 3144.852 ; gain = 0.000 ; free physical = 15184 ; free virtual = 23296
INFO: [Common 17-83] Releasing license: Implementation
93 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:00 ; elapsed = 00:00:25 . Memory (MB): peak = 3144.852 ; gain = 0.000 ; free physical = 15202 ; free virtual = 23314
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3144.852 ; gain = 0.000 ; free physical = 15202 ; free virtual = 23314
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.29 . Memory (MB): peak = 3144.852 ; gain = 0.000 ; free physical = 15179 ; free virtual = 23303
INFO: [Common 17-1381] The checkpoint '/home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.runs/impl_1/img_proc_test_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file img_proc_test_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.16 . Memory (MB): peak = 3144.852 ; gain = 0.000 ; free physical = 15188 ; free virtual = 23304
INFO: [runtcl-4] Executing : report_utilization -file img_proc_test_wrapper_utilization_placed.rpt -pb img_proc_test_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file img_proc_test_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.16 . Memory (MB): peak = 3144.852 ; gain = 0.000 ; free physical = 15196 ; free virtual = 23311
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.250 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
102 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3144.852 ; gain = 0.000 ; free physical = 15164 ; free virtual = 23280
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.29 . Memory (MB): peak = 3144.852 ; gain = 0.000 ; free physical = 15141 ; free virtual = 23270
INFO: [Common 17-1381] The checkpoint '/home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.runs/impl_1/img_proc_test_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: b3237fd ConstDB: 0 ShapeSum: 5e5668a5 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 19c75807f

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3144.852 ; gain = 0.000 ; free physical = 15027 ; free virtual = 23146
Post Restoration Checksum: NetGraph: d68ed27c NumContArr: c5e6ae03 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 19c75807f

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3144.852 ; gain = 0.000 ; free physical = 15027 ; free virtual = 23147

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 19c75807f

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3144.852 ; gain = 0.000 ; free physical = 14994 ; free virtual = 23113

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 19c75807f

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3144.852 ; gain = 0.000 ; free physical = 14994 ; free virtual = 23113
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 17718bf67

Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 3144.852 ; gain = 0.000 ; free physical = 14984 ; free virtual = 23103
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.426  | TNS=0.000  | WHS=-0.243 | THS=-334.044|


Phase 2.5 Update Timing for Bus Skew

Phase 2.5.1 Update Timing
Phase 2.5.1 Update Timing | Checksum: 16342842a

Time (s): cpu = 00:00:21 ; elapsed = 00:00:14 . Memory (MB): peak = 3144.852 ; gain = 0.000 ; free physical = 14984 ; free virtual = 23104
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.426  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 2.5 Update Timing for Bus Skew | Checksum: 189d2feb1

Time (s): cpu = 00:00:21 ; elapsed = 00:00:14 . Memory (MB): peak = 3144.852 ; gain = 0.000 ; free physical = 14984 ; free virtual = 23104
Phase 2 Router Initialization | Checksum: a0d3f823

Time (s): cpu = 00:00:21 ; elapsed = 00:00:14 . Memory (MB): peak = 3144.852 ; gain = 0.000 ; free physical = 14984 ; free virtual = 23104

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00393497 %
  Global Horizontal Routing Utilization  = 0.000422583 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 6941
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 6940
  Number of Partially Routed Nets     = 1
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 25b6b1404

Time (s): cpu = 00:00:23 ; elapsed = 00:00:14 . Memory (MB): peak = 3144.852 ; gain = 0.000 ; free physical = 14982 ; free virtual = 23102

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1243
 Number of Nodes with overlaps = 308
 Number of Nodes with overlaps = 158
 Number of Nodes with overlaps = 81
 Number of Nodes with overlaps = 45
 Number of Nodes with overlaps = 31
 Number of Nodes with overlaps = 20
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.086  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 17f87026d

Time (s): cpu = 00:00:42 ; elapsed = 00:00:22 . Memory (MB): peak = 3144.852 ; gain = 0.000 ; free physical = 14979 ; free virtual = 23099
Phase 4 Rip-up And Reroute | Checksum: 17f87026d

Time (s): cpu = 00:00:42 ; elapsed = 00:00:22 . Memory (MB): peak = 3144.852 ; gain = 0.000 ; free physical = 14979 ; free virtual = 23099

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 17487172f

Time (s): cpu = 00:00:44 ; elapsed = 00:00:22 . Memory (MB): peak = 3144.852 ; gain = 0.000 ; free physical = 14979 ; free virtual = 23099
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.185  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 1b230a38c

Time (s): cpu = 00:00:44 ; elapsed = 00:00:22 . Memory (MB): peak = 3144.852 ; gain = 0.000 ; free physical = 14979 ; free virtual = 23099

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1b230a38c

Time (s): cpu = 00:00:44 ; elapsed = 00:00:22 . Memory (MB): peak = 3144.852 ; gain = 0.000 ; free physical = 14979 ; free virtual = 23099
Phase 5 Delay and Skew Optimization | Checksum: 1b230a38c

Time (s): cpu = 00:00:44 ; elapsed = 00:00:22 . Memory (MB): peak = 3144.852 ; gain = 0.000 ; free physical = 14979 ; free virtual = 23099

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 21dc4374e

Time (s): cpu = 00:00:45 ; elapsed = 00:00:23 . Memory (MB): peak = 3144.852 ; gain = 0.000 ; free physical = 14979 ; free virtual = 23099
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.185  | TNS=0.000  | WHS=0.037  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1fe899a48

Time (s): cpu = 00:00:45 ; elapsed = 00:00:23 . Memory (MB): peak = 3144.852 ; gain = 0.000 ; free physical = 14979 ; free virtual = 23099
Phase 6 Post Hold Fix | Checksum: 1fe899a48

Time (s): cpu = 00:00:45 ; elapsed = 00:00:23 . Memory (MB): peak = 3144.852 ; gain = 0.000 ; free physical = 14979 ; free virtual = 23099

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.17485 %
  Global Horizontal Routing Utilization  = 1.28922 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 181ab7cef

Time (s): cpu = 00:00:45 ; elapsed = 00:00:23 . Memory (MB): peak = 3144.852 ; gain = 0.000 ; free physical = 14979 ; free virtual = 23099

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 181ab7cef

Time (s): cpu = 00:00:45 ; elapsed = 00:00:23 . Memory (MB): peak = 3144.852 ; gain = 0.000 ; free physical = 14978 ; free virtual = 23097

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 117d8d353

Time (s): cpu = 00:00:46 ; elapsed = 00:00:23 . Memory (MB): peak = 3144.852 ; gain = 0.000 ; free physical = 14978 ; free virtual = 23097

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.185  | TNS=0.000  | WHS=0.037  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 117d8d353

Time (s): cpu = 00:00:46 ; elapsed = 00:00:23 . Memory (MB): peak = 3144.852 ; gain = 0.000 ; free physical = 14980 ; free virtual = 23099
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:46 ; elapsed = 00:00:23 . Memory (MB): peak = 3144.852 ; gain = 0.000 ; free physical = 15016 ; free virtual = 23135

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
118 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:49 ; elapsed = 00:00:26 . Memory (MB): peak = 3144.852 ; gain = 0.000 ; free physical = 15016 ; free virtual = 23135
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3144.852 ; gain = 0.000 ; free physical = 15016 ; free virtual = 23135
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.32 . Memory (MB): peak = 3144.852 ; gain = 0.000 ; free physical = 14993 ; free virtual = 23127
INFO: [Common 17-1381] The checkpoint '/home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.runs/impl_1/img_proc_test_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file img_proc_test_wrapper_drc_routed.rpt -pb img_proc_test_wrapper_drc_routed.pb -rpx img_proc_test_wrapper_drc_routed.rpx
Command: report_drc -file img_proc_test_wrapper_drc_routed.rpt -pb img_proc_test_wrapper_drc_routed.pb -rpx img_proc_test_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.runs/impl_1/img_proc_test_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file img_proc_test_wrapper_methodology_drc_routed.rpt -pb img_proc_test_wrapper_methodology_drc_routed.pb -rpx img_proc_test_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file img_proc_test_wrapper_methodology_drc_routed.rpt -pb img_proc_test_wrapper_methodology_drc_routed.pb -rpx img_proc_test_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.runs/impl_1/img_proc_test_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file img_proc_test_wrapper_power_routed.rpt -pb img_proc_test_wrapper_power_summary_routed.pb -rpx img_proc_test_wrapper_power_routed.rpx
Command: report_power -file img_proc_test_wrapper_power_routed.rpt -pb img_proc_test_wrapper_power_summary_routed.pb -rpx img_proc_test_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
130 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file img_proc_test_wrapper_route_status.rpt -pb img_proc_test_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file img_proc_test_wrapper_timing_summary_routed.rpt -pb img_proc_test_wrapper_timing_summary_routed.pb -rpx img_proc_test_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_incremental_reuse -file img_proc_test_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file img_proc_test_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file img_proc_test_wrapper_bus_skew_routed.rpt -pb img_proc_test_wrapper_bus_skew_routed.pb -rpx img_proc_test_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Command: write_bitstream -force img_proc_test_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC RTSTAT-10] No routable loads: 29 net(s) have no routable loads. The problem bus(es) and/or net(s) are dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2:0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_capture[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_runtest[0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/overflow, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/overflow, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_tms, img_proc_test_i/dvi2rgb_0/U0/GenerateDebug.ILA_PixClkx/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_daddr_o[13], img_proc_test_i/dvi2rgb_0/U0/GenerateDebug.ILA_RefClkx/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_daddr_o[13]... and (the first 15 of 27 listed).
WARNING: [DRC ZPS7-1] PS7 block required: The PS7 cell must be used in this Zynq design in order to enable correct default configuration.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 2 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./img_proc_test_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] '/home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Sun Nov  3 05:26:51 2019. For additional details about this file, please refer to the WebTalk help file at /tools/Xilinx/Vivado/2019.2/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
150 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 3430.078 ; gain = 181.219 ; free physical = 14938 ; free virtual = 23076
INFO: [Common 17-206] Exiting Vivado at Sun Nov  3 05:26:51 2019...
