<!doctype html>
<html lang="en" dir="ltr" class="docs-wrapper docs-doc-page docs-version-current plugin-docs plugin-id-default docs-doc-id-rvc/core_verification/checker_tasks" data-has-hydrated="false">
<head>
<meta charset="UTF-8">
<meta name="generator" content="Docusaurus v2.4.3">
<title data-rh="true">checker_tasks | FPGA Multi-Agent FabrIc Architecture </title><meta data-rh="true" name="viewport" content="width=device-width,initial-scale=1"><meta data-rh="true" name="twitter:card" content="summary_large_image"><meta data-rh="true" property="og:url" content="https://fpga-mafia.github.io /fpga_mafia_wiki/docs/rvc/core_verification/checker_tasks"><meta data-rh="true" name="docusaurus_locale" content="en"><meta data-rh="true" name="docsearch:language" content="en"><meta data-rh="true" name="docusaurus_version" content="current"><meta data-rh="true" name="docusaurus_tag" content="docs-default-current"><meta data-rh="true" name="docsearch:version" content="current"><meta data-rh="true" name="docsearch:docusaurus_tag" content="docs-default-current"><meta data-rh="true" property="og:title" content="checker_tasks | FPGA Multi-Agent FabrIc Architecture "><meta data-rh="true" name="description" content="minicoretasks.vh"><meta data-rh="true" property="og:description" content="minicoretasks.vh"><link data-rh="true" rel="icon" href="/fpga_mafia_wiki/img/favicon.ico"><link data-rh="true" rel="canonical" href="https://fpga-mafia.github.io /fpga_mafia_wiki/docs/rvc/core_verification/checker_tasks"><link data-rh="true" rel="alternate" href="https://fpga-mafia.github.io /fpga_mafia_wiki/docs/rvc/core_verification/checker_tasks" hreflang="en"><link data-rh="true" rel="alternate" href="https://fpga-mafia.github.io /fpga_mafia_wiki/docs/rvc/core_verification/checker_tasks" hreflang="x-default"><link rel="alternate" type="application/rss+xml" href="/fpga_mafia_wiki/blog/rss.xml" title="FPGA Multi-Agent FabrIc Architecture  RSS Feed">
<link rel="alternate" type="application/atom+xml" href="/fpga_mafia_wiki/blog/atom.xml" title="FPGA Multi-Agent FabrIc Architecture  Atom Feed"><link rel="stylesheet" href="/fpga_mafia_wiki/assets/css/styles.7948e28b.css">
<link rel="preload" href="/fpga_mafia_wiki/assets/js/runtime~main.6d83b71d.js" as="script">
<link rel="preload" href="/fpga_mafia_wiki/assets/js/main.075f3263.js" as="script">
</head>
<body class="navigation-with-keyboard">
<script>!function(){function t(t){document.documentElement.setAttribute("data-theme",t)}var e=function(){var t=null;try{t=new URLSearchParams(window.location.search).get("docusaurus-theme")}catch(t){}return t}()||function(){var t=null;try{t=localStorage.getItem("theme")}catch(t){}return t}();t(null!==e?e:"light")}()</script><div id="__docusaurus">
<div role="region" aria-label="Skip to main content"><a class="skipToContent_fXgn" href="#__docusaurus_skipToContent_fallback">Skip to main content</a></div><nav aria-label="Main" class="navbar navbar--fixed-top"><div class="navbar__inner"><div class="navbar__items"><button aria-label="Toggle navigation bar" aria-expanded="false" class="navbar__toggle clean-btn" type="button"><svg width="30" height="30" viewBox="0 0 30 30" aria-hidden="true"><path stroke="currentColor" stroke-linecap="round" stroke-miterlimit="10" stroke-width="2" d="M4 7h22M4 15h22M4 23h22"></path></svg></button><a class="navbar__brand" href="/fpga_mafia_wiki/"><div class="navbar__logo"><img src="/fpga_mafia_wiki/img/BIU.png" alt="BIU logo" class="themedImage_ToTc themedImage--light_HNdA"><img src="/fpga_mafia_wiki/img/BIU.png" alt="BIU logo" class="themedImage_ToTc themedImage--dark_i4oU"></div><b class="navbar__title text--truncate">FPGA MAFIA</b></a><a class="navbar__item navbar__link" href="/fpga_mafia_wiki/docs/fabric/intro">Fabric</a><a aria-current="page" class="navbar__item navbar__link navbar__link--active" href="/fpga_mafia_wiki/docs/rvc/intro">RISCV_Cores</a><a class="navbar__item navbar__link" href="/fpga_mafia_wiki/docs/cache/cache_intro">Cache</a><a class="navbar__item navbar__link" href="/fpga_mafia_wiki/docs/IPs/IPs_intro">IPs</a><a class="navbar__item navbar__link" href="/fpga_mafia_wiki/docs/fpga/fpga_intro">FPGA</a></div><div class="navbar__items navbar__items--right"><a class="navbar__item navbar__link" href="/fpga_mafia_wiki/docs/TFM/welcome">TFM</a><a class="navbar__item navbar__link" href="/fpga_mafia_wiki/docs/build_script/intro">MAFIA_Build</a><a href="https://github.com/amichai-bd/fpga_mafia" target="_blank" rel="noopener noreferrer" class="navbar__item navbar__link">GitHub - Project<svg width="13.5" height="13.5" aria-hidden="true" viewBox="0 0 24 24" class="iconExternalLink_nPIU"><path fill="currentColor" d="M21 13v10h-21v-19h12v2h-10v15h17v-8h2zm3-12h-10.988l4.035 4-6.977 7.07 2.828 2.828 6.977-7.07 4.125 4.172v-11z"></path></svg></a><a href="https://github.com/amichai-bd/fpga_mafia_wiki" target="_blank" rel="noopener noreferrer" class="navbar__item navbar__link">GitHub - Wiki<svg width="13.5" height="13.5" aria-hidden="true" viewBox="0 0 24 24" class="iconExternalLink_nPIU"><path fill="currentColor" d="M21 13v10h-21v-19h12v2h-10v15h17v-8h2zm3-12h-10.988l4.035 4-6.977 7.07 2.828 2.828 6.977-7.07 4.125 4.172v-11z"></path></svg></a><div class="toggle_vylO colorModeToggle_DEke"><button class="clean-btn toggleButton_gllP toggleButtonDisabled_aARS" type="button" disabled="" title="Switch between dark and light mode (currently light mode)" aria-label="Switch between dark and light mode (currently light mode)" aria-live="polite"><svg viewBox="0 0 24 24" width="24" height="24" class="lightToggleIcon_pyhR"><path fill="currentColor" d="M12,9c1.65,0,3,1.35,3,3s-1.35,3-3,3s-3-1.35-3-3S10.35,9,12,9 M12,7c-2.76,0-5,2.24-5,5s2.24,5,5,5s5-2.24,5-5 S14.76,7,12,7L12,7z M2,13l2,0c0.55,0,1-0.45,1-1s-0.45-1-1-1l-2,0c-0.55,0-1,0.45-1,1S1.45,13,2,13z M20,13l2,0c0.55,0,1-0.45,1-1 s-0.45-1-1-1l-2,0c-0.55,0-1,0.45-1,1S19.45,13,20,13z M11,2v2c0,0.55,0.45,1,1,1s1-0.45,1-1V2c0-0.55-0.45-1-1-1S11,1.45,11,2z M11,20v2c0,0.55,0.45,1,1,1s1-0.45,1-1v-2c0-0.55-0.45-1-1-1C11.45,19,11,19.45,11,20z M5.99,4.58c-0.39-0.39-1.03-0.39-1.41,0 c-0.39,0.39-0.39,1.03,0,1.41l1.06,1.06c0.39,0.39,1.03,0.39,1.41,0s0.39-1.03,0-1.41L5.99,4.58z M18.36,16.95 c-0.39-0.39-1.03-0.39-1.41,0c-0.39,0.39-0.39,1.03,0,1.41l1.06,1.06c0.39,0.39,1.03,0.39,1.41,0c0.39-0.39,0.39-1.03,0-1.41 L18.36,16.95z M19.42,5.99c0.39-0.39,0.39-1.03,0-1.41c-0.39-0.39-1.03-0.39-1.41,0l-1.06,1.06c-0.39,0.39-0.39,1.03,0,1.41 s1.03,0.39,1.41,0L19.42,5.99z M7.05,18.36c0.39-0.39,0.39-1.03,0-1.41c-0.39-0.39-1.03-0.39-1.41,0l-1.06,1.06 c-0.39,0.39-0.39,1.03,0,1.41s1.03,0.39,1.41,0L7.05,18.36z"></path></svg><svg viewBox="0 0 24 24" width="24" height="24" class="darkToggleIcon_wfgR"><path fill="currentColor" d="M9.37,5.51C9.19,6.15,9.1,6.82,9.1,7.5c0,4.08,3.32,7.4,7.4,7.4c0.68,0,1.35-0.09,1.99-0.27C17.45,17.19,14.93,19,12,19 c-3.86,0-7-3.14-7-7C5,9.07,6.81,6.55,9.37,5.51z M12,3c-4.97,0-9,4.03-9,9s4.03,9,9,9s9-4.03,9-9c0-0.46-0.04-0.92-0.1-1.36 c-0.98,1.37-2.58,2.26-4.4,2.26c-2.98,0-5.4-2.42-5.4-5.4c0-1.81,0.89-3.42,2.26-4.4C12.92,3.04,12.46,3,12,3L12,3z"></path></svg></button></div><div class="searchBox_ZlJk"></div></div></div><div role="presentation" class="navbar-sidebar__backdrop"></div></nav><div id="__docusaurus_skipToContent_fallback" class="main-wrapper mainWrapper_z2l0 docsWrapper_BCFX"><button aria-label="Scroll back to top" class="clean-btn theme-back-to-top-button backToTopButton_sjWU" type="button"></button><div class="docPage__5DB"><aside class="theme-doc-sidebar-container docSidebarContainer_b6E3"><div class="sidebarViewport_Xe31"><div class="sidebar_njMd"><nav aria-label="Docs sidebar" class="menu thin-scrollbar menu_SIkG"><ul class="theme-doc-sidebar-menu menu__list"><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-1 menu__list-item"><a class="menu__link" href="/fpga_mafia_wiki/docs/rvc/intro">intro</a></li><li class="theme-doc-sidebar-item-category theme-doc-sidebar-item-category-level-1 menu__list-item menu__list-item--collapsed"><div class="menu__list-item-collapsible"><a class="menu__link menu__link--sublist" aria-expanded="false" href="/fpga_mafia_wiki/docs/rvc/sc_core/intro">Single cycle core</a><button aria-label="Toggle the collapsible sidebar category &#x27;Single cycle core&#x27;" type="button" class="clean-btn menu__caret"></button></div></li><li class="theme-doc-sidebar-item-category theme-doc-sidebar-item-category-level-1 menu__list-item menu__list-item--collapsed"><div class="menu__list-item-collapsible"><a class="menu__link menu__link--sublist" aria-expanded="false" href="/fpga_mafia_wiki/docs/rvc/common/intro">Common Components</a><button aria-label="Toggle the collapsible sidebar category &#x27;Common Components&#x27;" type="button" class="clean-btn menu__caret"></button></div></li><li class="theme-doc-sidebar-item-category theme-doc-sidebar-item-category-level-1 menu__list-item menu__list-item--collapsed"><div class="menu__list-item-collapsible"><a class="menu__link menu__link--sublist" aria-expanded="false" href="/fpga_mafia_wiki/docs/rvc/big_core/intro">Big Core</a><button aria-label="Toggle the collapsible sidebar category &#x27;Big Core&#x27;" type="button" class="clean-btn menu__caret"></button></div></li><li class="theme-doc-sidebar-item-category theme-doc-sidebar-item-category-level-1 menu__list-item menu__list-item--collapsed"><div class="menu__list-item-collapsible"><a class="menu__link menu__link--sublist" aria-expanded="false" href="/fpga_mafia_wiki/docs/rvc/mini_core/intro">Mini Core</a><button aria-label="Toggle the collapsible sidebar category &#x27;Mini Core&#x27;" type="button" class="clean-btn menu__caret"></button></div></li><li class="theme-doc-sidebar-item-category theme-doc-sidebar-item-category-level-1 menu__list-item"><div class="menu__list-item-collapsible"><a class="menu__link menu__link--sublist menu__link--active" aria-expanded="true" href="/fpga_mafia_wiki/docs/rvc/core_verification/intro">Core Verification</a><button aria-label="Toggle the collapsible sidebar category &#x27;Core Verification&#x27;" type="button" class="clean-btn menu__caret"></button></div><ul style="display:block;overflow:visible;height:auto" class="menu__list"><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-2 menu__list-item"><a class="menu__link" tabindex="0" href="/fpga_mafia_wiki/docs/rvc/core_verification/elf_tests">elf_tests</a></li><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-2 menu__list-item"><a class="menu__link" tabindex="0" href="/fpga_mafia_wiki/docs/rvc/core_verification/regressions">regressions</a></li><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-2 menu__list-item"><a class="menu__link" tabindex="0" href="/fpga_mafia_wiki/docs/rvc/core_verification/rv32i_ref_model">rv32i_ref_model</a></li><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-2 menu__list-item"><a class="menu__link" tabindex="0" href="/fpga_mafia_wiki/docs/rvc/core_verification/print_sanity">print_sanity</a></li><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-2 menu__list-item"><a class="menu__link menu__link--active" aria-current="page" tabindex="0" href="/fpga_mafia_wiki/docs/rvc/core_verification/checker_tasks">checker_tasks</a></li><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-2 menu__list-item"><a class="menu__link" tabindex="0" href="/fpga_mafia_wiki/docs/rvc/core_verification/verification_mini_core">verification_mini_core</a></li></ul></li><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-1 menu__list-item"><a class="menu__link" href="/fpga_mafia_wiki/docs/rvc/sw_libraries">SW libraries</a></li></ul></nav></div></div></aside><main class="docMainContainer_gTbr"><div class="container padding-top--md padding-bottom--lg"><div class="row"><div class="col docItemCol_VOVn"><div class="docItemContainer_Djhp"><article><nav class="theme-doc-breadcrumbs breadcrumbsContainer_Z_bl" aria-label="Breadcrumbs"><ul class="breadcrumbs" itemscope="" itemtype="https://schema.org/BreadcrumbList"><li class="breadcrumbs__item"><a aria-label="Home page" class="breadcrumbs__link" href="/fpga_mafia_wiki/"><svg viewBox="0 0 24 24" class="breadcrumbHomeIcon_YNFT"><path d="M10 19v-5h4v5c0 .55.45 1 1 1h3c.55 0 1-.45 1-1v-7h1.7c.46 0 .68-.57.33-.87L12.67 3.6c-.38-.34-.96-.34-1.34 0l-8.36 7.53c-.34.3-.13.87.33.87H5v7c0 .55.45 1 1 1h3c.55 0 1-.45 1-1z" fill="currentColor"></path></svg></a></li><li itemscope="" itemprop="itemListElement" itemtype="https://schema.org/ListItem" class="breadcrumbs__item"><a class="breadcrumbs__link" itemprop="item" href="/fpga_mafia_wiki/docs/rvc/core_verification/intro"><span itemprop="name">Core Verification</span></a><meta itemprop="position" content="1"></li><li itemscope="" itemprop="itemListElement" itemtype="https://schema.org/ListItem" class="breadcrumbs__item breadcrumbs__item--active"><span class="breadcrumbs__link" itemprop="name">checker_tasks</span><meta itemprop="position" content="2"></li></ul></nav><div class="tocCollapsible_ETCw theme-doc-toc-mobile tocMobile_ITEo"><button type="button" class="clean-btn tocCollapsibleButton_TO0P">On this page</button></div><div class="theme-doc-markdown markdown"><header><h1>checker_tasks</h1></header><h2 class="anchor anchorWithStickyNavbar_LWe7" id="mini_core_tasksvh">mini_core_tasks.vh<a href="#mini_core_tasksvh" class="hash-link" aria-label="Direct link to mini_core_tasks.vh" title="Direct link to mini_core_tasks.vh">​</a></h2><p><code>mini_core_tasks.vh</code> is a set of tasks used for check and track data. It contains tasks that tracks writes to register file of your and <a href="/fpga_mafia_wiki/docs/rvc/core_verification/rv32i_ref_model">reference core</a>. Despite its name &quot;mini_core,&quot; these tasks can be used in any other core. You can give it a different name if you prefer.</p><p>The tasks in this file keep a record of all the information stored in the register file of your core and the `rv32i_ref`` core during the simulation and compare them after the simulation is completed. If the information stored and the number of times it&#x27;s stored are the same, everything is working correctly. But if they don&#x27;t match, it means there&#x27;s an issue, and an error message will point out the problem.</p><h2 class="anchor anchorWithStickyNavbar_LWe7" id="analyzing-outputs">analyzing outputs<a href="#analyzing-outputs" class="hash-link" aria-label="Direct link to analyzing outputs" title="Direct link to analyzing outputs">​</a></h2><h3 class="anchor anchorWithStickyNavbar_LWe7" id="output-of-the-data-integrity-test-in-case-successful-test">Output of the data integrity test in case successful test<a href="#output-of-the-data-integrity-test-in-case-successful-test" class="hash-link" aria-label="Direct link to Output of the data integrity test in case successful test" title="Direct link to Output of the data integrity test in case successful test">​</a></h3><div class="codeBlockContainer_Ckt0 theme-code-block" style="--prism-color:#bfc7d5;--prism-background-color:#292d3e"><div class="codeBlockContent_biex"><pre tabindex="0" class="prism-code language-text codeBlock_bY9V thin-scrollbar"><code class="codeBlockLines_e6Vv"><span class="token-line" style="color:#bfc7d5"><span class="token plain">===============================</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain"># Starting data integrity test</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain"># ===============================</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain"># ref_rf_write_history size = 45</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain"># rf_write_history size     = 45</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">#  &gt;&gt; rf_write_history[0] Match: time: 200, PC: 00000014, RegDsd:  1, Data: 00000000</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">#  &gt;&gt; rf_write_history[1] Match: time: 210, PC: 00000018, RegDsd:  2, Data: 00000000</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">#  &gt;&gt; rf_write_history[2] Match: time: 220, PC: 0000001c, RegDsd:  3, Data: 00000000</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">#  &gt;&gt; rf_write_history[3] Match: time: 230, PC: 00000020, RegDsd:  4, Data: 00000000</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">#  &gt;&gt; rf_write_history[4] Match: time: 240, PC: 00000024, RegDsd:  5, Data: 00000000</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">#  &gt;&gt; rf_write_history[5] Match: time: 250, PC: 00000028, RegDsd:  6, Data: 00000000</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">#  &gt;&gt; rf_write_history[6] Match: time: 260, PC: 0000002c, RegDsd:  7, Data: 00000000</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">#  &gt;&gt; rf_write_history[7] Match: time: 270, PC: 00000030, RegDsd:  8, Data: 00000000</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">#  &gt;&gt; rf_write_history[8] Match: time: 280, PC: 00000034, RegDsd:  9, Data: 00000000</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">#  &gt;&gt; rf_write_history[9] Match: time: 290, PC: 00000038, RegDsd: 10, Data: 00000000</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">#  &gt;&gt; rf_write_history[10] Match: time: 300, PC: 0000003c, RegDsd: 11, Data: 00000000</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">#  &gt;&gt; rf_write_history[11] Match: time: 310, PC: 00000040, RegDsd: 12, Data: 00000000</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">#  &gt;&gt; rf_write_history[12] Match: time: 320, PC: 00000044, RegDsd: 13, Data: 00000000</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">#  &gt;&gt; rf_write_history[13] Match: time: 330, PC: 00000048, RegDsd: 14, Data: 00000000</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">#  &gt;&gt; rf_write_history[14] Match: time: 340, PC: 0000004c, RegDsd: 15, Data: 00000000</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">#  &gt;&gt; rf_write_history[15] Match: time: 350, PC: 00000050, RegDsd: 16, Data: 00000000</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">#  &gt;&gt; rf_write_history[16] Match: time: 360, PC: 00000054, RegDsd: 17, Data: 00000000</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">#  &gt;&gt; rf_write_history[17] Match: time: 370, PC: 00000058, RegDsd: 18, Data: 00000000</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">#  &gt;&gt; rf_write_history[18] Match: time: 380, PC: 0000005c, RegDsd: 19, Data: 00000000</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">#  &gt;&gt; rf_write_history[19] Match: time: 390, PC: 00000060, RegDsd: 20, Data: 00000000</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">#  &gt;&gt; rf_write_history[20] Match: time: 400, PC: 00000064, RegDsd: 21, Data: 00000000</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">#  &gt;&gt; rf_write_history[21] Match: time: 410, PC: 00000068, RegDsd: 22, Data: 00000000</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">#  &gt;&gt; rf_write_history[22] Match: time: 420, PC: 0000006c, RegDsd: 23, Data: 00000000</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">#  &gt;&gt; rf_write_history[23] Match: time: 430, PC: 00000070, RegDsd: 24, Data: 00000000</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">#  &gt;&gt; rf_write_history[24] Match: time: 440, PC: 00000074, RegDsd: 25, Data: 00000000</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">#  &gt;&gt; rf_write_history[25] Match: time: 450, PC: 00000078, RegDsd: 26, Data: 00000000</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">#  &gt;&gt; rf_write_history[26] Match: time: 460, PC: 0000007c, RegDsd: 27, Data: 00000000</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">#  &gt;&gt; rf_write_history[27] Match: time: 470, PC: 00000080, RegDsd: 28, Data: 00000000</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">#  &gt;&gt; rf_write_history[28] Match: time: 480, PC: 00000084, RegDsd: 29, Data: 00000000</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">#  &gt;&gt; rf_write_history[29] Match: time: 490, PC: 00000088, RegDsd: 30, Data: 00000000</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">#  &gt;&gt; rf_write_history[30] Match: time: 500, PC: 0000008c, RegDsd: 31, Data: 00000000</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">#  &gt;&gt; rf_write_history[31] Match: time: 510, PC: 00000090, RegDsd:  2, Data: 0001f090</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">#  &gt;&gt; rf_write_history[32] Match: time: 520, PC: 00000094, RegDsd:  2, Data: 0001f000</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">#  &gt;&gt; rf_write_history[33] Match: time: 530, PC: 00000098, RegDsd:  1, Data: 0000009c</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">#  &gt;&gt; rf_write_history[34] Match: time: 560, PC: 00000150, RegDsd:  2, Data: 0001efe0</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">#  &gt;&gt; rf_write_history[35] Match: time: 580, PC: 00000158, RegDsd:  8, Data: 0001f000</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">#  &gt;&gt; rf_write_history[36] Match: time: 590, PC: 0000015c, RegDsd: 15, Data: 00000001</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">#  &gt;&gt; rf_write_history[37] Match: time: 610, PC: 00000164, RegDsd: 15, Data: 00000002</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">#  &gt;&gt; rf_write_history[38] Match: time: 630, PC: 0000016c, RegDsd: 14, Data: 00000001</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">#  &gt;&gt; rf_write_history[39] Match: time: 640, PC: 00000170, RegDsd: 15, Data: 00000002</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">#  &gt;&gt; rf_write_history[40] Match: time: 670, PC: 00000174, RegDsd: 15, Data: 00000003</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">#  &gt;&gt; rf_write_history[41] Match: time: 690, PC: 0000017c, RegDsd: 15, Data: 00000000</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">#  &gt;&gt; rf_write_history[42] Match: time: 700, PC: 00000180, RegDsd: 10, Data: 00000000</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">#  &gt;&gt; rf_write_history[43] Match: time: 710, PC: 00000184, RegDsd:  8, Data: 00000000</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">#  &gt;&gt; rf_write_history[44] Match: time: 720, PC: 00000188, RegDsd:  2, Data: 0001f000</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain"># rf_write_history size match</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain"># Data Integrity final status: Data integrity test passed</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain"># ===============================</span><br></span></code></pre><div class="buttonGroup__atx"><button type="button" aria-label="Copy code to clipboard" title="Copy" class="clean-btn"><span class="copyButtonIcons_eSgA" aria-hidden="true"><svg viewBox="0 0 24 24" class="copyButtonIcon_y97N"><path fill="currentColor" d="M19,21H8V7H19M19,5H8A2,2 0 0,0 6,7V21A2,2 0 0,0 8,23H19A2,2 0 0,0 21,21V7A2,2 0 0,0 19,5M16,1H4A2,2 0 0,0 2,3V17H4V3H16V1Z"></path></svg><svg viewBox="0 0 24 24" class="copyButtonSuccessIcon_LjdS"><path fill="currentColor" d="M21,7L9,19L3.5,13.5L4.91,12.09L9,16.17L19.59,5.59L21,7Z"></path></svg></span></button></div></div></div><ul><li>This is the output of the data integrity test for one <code>mini_core</code> tests. It shows the number of writes to the register file of your core and the reference core, at this case is the programs writes 45 into the register file. It also shows the data written to the register file (Data), the time at which it was written(time), Pc value of the instruction at which it was written(PC) and the written value(RegDsd).</li><li>As you can see, the data written to the register file of your core and the reference core are the same and the test is passed.</li></ul><h3 class="anchor anchorWithStickyNavbar_LWe7" id="output-of-the-data-integrity-test-in-case-of-mismatch">Output of the data integrity test in case of mismatch.<a href="#output-of-the-data-integrity-test-in-case-of-mismatch" class="hash-link" aria-label="Direct link to Output of the data integrity test in case of mismatch." title="Direct link to Output of the data integrity test in case of mismatch.">​</a></h3><div class="codeBlockContainer_Ckt0 theme-code-block" style="--prism-color:#bfc7d5;--prism-background-color:#292d3e"><div class="codeBlockContent_biex"><pre tabindex="0" class="prism-code language-text codeBlock_bY9V thin-scrollbar"><code class="codeBlockLines_e6Vv"><span class="token-line" style="color:#bfc7d5"><span class="token plain">===============================</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain"># Starting data integrity test</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain"># ===============================</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain"># ref_rf_write_history size = 45</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain"># rf_write_history size     = 45</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">#  &gt;&gt; rf_write_history[0] Mismatch!!</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain"># ** Error: ERROR: rf_write_history mismatch</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">#    Time: 730 ps  Scope: big_big_core_tb.di_register_write File: ../../../verif/big_big_core/tb/mini_core_tasks.vh Line: 84</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">#       ref_rf_write_history[0] =   {time: 150, Pc: 00000014, RegDst:  1, Data: 00000000}</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">#       rf_write_history    [0] =   {time: 200, Pc: 00000014, RegDst:  1, Data: 00000001}</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">#  &gt;&gt; rf_write_history[1] Mismatch!!</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain"># ** Error: ERROR: rf_write_history mismatch</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">#    Time: 730 ps  Scope: big_big_core_tb.di_register_write File: ../../../verif/big_big_core/tb/mini_core_tasks.vh Line: 84</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">#       ref_rf_write_history[1] =   {time: 160, Pc: 00000018, RegDst:  2, Data: 00000000}</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">#       rf_write_history    [1] =   {time: 210, Pc: 00000018, RegDst:  2, Data: 00000002}</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">#  &gt;&gt; rf_write_history[2] Mismatch!!</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain"># ** Error: ERROR: rf_write_history mismatch</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">#    Time: 730 ps  Scope: big_big_core_tb.di_register_write File: ../../../verif/big_big_core/tb/mini_core_tasks.vh Line: 84</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">#       ref_rf_write_history[2] =   {time: 170, Pc: 0000001c, RegDst:  3, Data: 00000000}</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">#       rf_write_history    [2] =   {time: 220, Pc: 0000001c, RegDst:  3, Data: 00000002}</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">#  &gt;&gt; rf_write_history[3] Mismatch!!</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain"># ** Error: ERROR: rf_write_history mismatch</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">#    Time: 730 ps  Scope: big_big_core_tb.di_register_write File: ../../../verif/big_big_core/tb/mini_core_tasks.vh Line: 84</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">#       ref_rf_write_history[3] =   {time: 180, Pc: 00000020, RegDst:  4, Data: 00000000}</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">#       rf_write_history    [3] =   {time: 230, Pc: 00000020, RegDst:  4, Data: 00000002}</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">#  &gt;&gt; rf_write_history[4] Mismatch!!</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain"># ** Error: ERROR: rf_write_history mismatch</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">#    Time: 730 ps  Scope: big_big_core_tb.di_register_write File: ../../../verif/big_big_core/tb/mini_core_tasks.vh Line: 84</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">#       ref_rf_write_history[4] =   {time: 190, Pc: 00000024, RegDst:  5, Data: 00000000}</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">#       rf_write_history    [4] =   {time: 240, Pc: 00000024, RegDst:  5, Data: 00000002}</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">#  &gt;&gt; rf_write_history[5] Mismatch!!</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain"># ** Error: ERROR: rf_write_history mismatch</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">#    Time: 730 ps  Scope: big_big_core_tb.di_register_write File: ../../../verif/big_big_core/tb/mini_core_tasks.vh Line: 84</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">#       ref_rf_write_history[5] =   {time: 200, Pc: 00000028, RegDst:  6, Data: 00000000}</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">#       rf_write_history    [5] =   {time: 250, Pc: 00000028, RegDst:  6, Data: 00000002}</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">.</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">.</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">.</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">#  &gt;&gt; rf_write_history[44] Mismatch!!</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain"># ** Error: ERROR: rf_write_history mismatch</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">#    Time: 730 ps  Scope: big_big_core_tb.di_register_write File: ../../../verif/big_big_core/tb/mini_core_tasks.vh Line: 84</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">#       ref_rf_write_history[44] =   {time: 630, Pc: 00000188, RegDst:  2, Data: 0001f000}</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">#       rf_write_history    [44] =   {time: 720, Pc: 00000189, RegDst:  2, Data: 0001f004}</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain"># rf_write_history size match</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain"># Data Integrity final status: Data integrity test failed - rf_write_history mismatch</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain"># ===============================</span><br></span></code></pre><div class="buttonGroup__atx"><button type="button" aria-label="Copy code to clipboard" title="Copy" class="clean-btn"><span class="copyButtonIcons_eSgA" aria-hidden="true"><svg viewBox="0 0 24 24" class="copyButtonIcon_y97N"><path fill="currentColor" d="M19,21H8V7H19M19,5H8A2,2 0 0,0 6,7V21A2,2 0 0,0 8,23H19A2,2 0 0,0 21,21V7A2,2 0 0,0 19,5M16,1H4A2,2 0 0,0 2,3V17H4V3H16V1Z"></path></svg><svg viewBox="0 0 24 24" class="copyButtonSuccessIcon_LjdS"><path fill="currentColor" d="M21,7L9,19L3.5,13.5L4.91,12.09L9,16.17L19.59,5.59L21,7Z"></path></svg></span></button></div></div></div><ul><li>This is an output of one of the data integrity test in case of a mismatch. </li><li>first we observe that the number of write to rv32i_ref core and the core under test are the same at that case, second we got lots of (45) mismatches.</li><li>lets observe the first mismatch:</li></ul><div class="codeBlockContainer_Ckt0 theme-code-block" style="--prism-color:#bfc7d5;--prism-background-color:#292d3e"><div class="codeBlockContent_biex"><pre tabindex="0" class="prism-code language-text codeBlock_bY9V thin-scrollbar"><code class="codeBlockLines_e6Vv"><span class="token-line" style="color:#bfc7d5"><span class="token plain">#       ref_rf_write_history[0] =   {time: 150, Pc: 00000014, RegDst:  1, Data: 00000000}</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">#       rf_write_history    [0] =   {time: 200, Pc: 00000014, RegDst:  1, Data: 00000001}</span><br></span></code></pre><div class="buttonGroup__atx"><button type="button" aria-label="Copy code to clipboard" title="Copy" class="clean-btn"><span class="copyButtonIcons_eSgA" aria-hidden="true"><svg viewBox="0 0 24 24" class="copyButtonIcon_y97N"><path fill="currentColor" d="M19,21H8V7H19M19,5H8A2,2 0 0,0 6,7V21A2,2 0 0,0 8,23H19A2,2 0 0,0 21,21V7A2,2 0 0,0 19,5M16,1H4A2,2 0 0,0 2,3V17H4V3H16V1Z"></path></svg><svg viewBox="0 0 24 24" class="copyButtonSuccessIcon_LjdS"><path fill="currentColor" d="M21,7L9,19L3.5,13.5L4.91,12.09L9,16.17L19.59,5.59L21,7Z"></path></svg></span></button></div></div></div><ul><li>The first write in the <code>rv32i_ref model</code> was capture during the simulation in time of 150, and the data written to register 1 was 0. This information relates to instruction located at PC 0x00000014. You may observe the <code>_elf.txt</code> file to easier debugging.</li><li>The first write in the <code>mini_core</code> was capture during the simulation in time of 200, and the data written to register 1 was 1. This information relates to instruction located at PC 0x00000014.  </li><li>To fix that issue, you need to debug your core and find out why the data written to register 1 is 1 instead of 0.</li></ul><h3 class="anchor anchorWithStickyNavbar_LWe7" id="types-of-mismatches-and-possible-causes">Types of mismatches and possible causes.<a href="#types-of-mismatches-and-possible-causes" class="hash-link" aria-label="Direct link to Types of mismatches and possible causes." title="Direct link to Types of mismatches and possible causes.">​</a></h3><ol><li>Pc is different between the two cores in the same write.<sup id="fnref-1"><a href="#fn-1" class="footnote-ref">1</a></sup></li></ol><ul><li>This may indicates that your core misses some write instruction to the register file.</li><li>If your core seems to work ok than it can be caused by the wrong Pc assignment inside the <code>mini_core_tasks.vh</code> file. For example: if you use 5 stage pipeline, you need to assign the Pc value to the write history from the <code>mini_core_wb.sv</code> stage (PcQ104H).</li></ul><ol start="2"><li>Data is different between the two cores in the same write<sup id="fnref-1"><a href="#fn-1" class="footnote-ref">1</a></sup></li></ol><ul><li>This may indicates that your core writes a wrong data to the register file.</li><li>One of the reasons for this is that your forwarding unit is not working correctly.</li></ul><ol start="3"><li>Different number of writes to the register file<sup id="fnref-1"><a href="#fn-1" class="footnote-ref">1</a></sup> </li></ol><ul><li>This may indicates that your core misses some write instruction to the register file as in case 1. </li><li>This can caused by wrong stall (miss of instruction or perform unnecessary one).</li></ul><p><sup id="fnref-1"><a href="#fn-1" class="footnote-ref">1</a></sup>This may indicates some other issues in your core like alu and many other possible issues.</p></div><footer class="theme-doc-footer docusaurus-mt-lg"><div class="theme-doc-footer-edit-meta-row row"><div class="col"><a href="https://github.com/FPGA-MAFIA/fpga_mafia_wiki/tree/main/docs/rvc/core_verification/checker_tasks.md" target="_blank" rel="noreferrer noopener" class="theme-edit-this-page"><svg fill="currentColor" height="20" width="20" viewBox="0 0 40 40" class="iconEdit_Z9Sw" aria-hidden="true"><g><path d="m34.5 11.7l-3 3.1-6.3-6.3 3.1-3q0.5-0.5 1.2-0.5t1.1 0.5l3.9 3.9q0.5 0.4 0.5 1.1t-0.5 1.2z m-29.5 17.1l18.4-18.5 6.3 6.3-18.4 18.4h-6.3v-6.2z"></path></g></svg>Edit this page</a></div><div class="col lastUpdated_vwxv"></div></div></footer></article><nav class="pagination-nav docusaurus-mt-lg" aria-label="Docs pages"><a class="pagination-nav__link pagination-nav__link--prev" href="/fpga_mafia_wiki/docs/rvc/core_verification/print_sanity"><div class="pagination-nav__sublabel">Previous</div><div class="pagination-nav__label">print_sanity</div></a><a class="pagination-nav__link pagination-nav__link--next" href="/fpga_mafia_wiki/docs/rvc/core_verification/verification_mini_core"><div class="pagination-nav__sublabel">Next</div><div class="pagination-nav__label">verification_mini_core</div></a></nav></div></div><div class="col col--3"><div class="tableOfContents_bqdL thin-scrollbar theme-doc-toc-desktop"><ul class="table-of-contents table-of-contents__left-border"><li><a href="#mini_core_tasksvh" class="table-of-contents__link toc-highlight">mini_core_tasks.vh</a></li><li><a href="#analyzing-outputs" class="table-of-contents__link toc-highlight">analyzing outputs</a><ul><li><a href="#output-of-the-data-integrity-test-in-case-successful-test" class="table-of-contents__link toc-highlight">Output of the data integrity test in case successful test</a></li><li><a href="#output-of-the-data-integrity-test-in-case-of-mismatch" class="table-of-contents__link toc-highlight">Output of the data integrity test in case of mismatch.</a></li><li><a href="#types-of-mismatches-and-possible-causes" class="table-of-contents__link toc-highlight">Types of mismatches and possible causes.</a></li></ul></li></ul></div></div></div></div></main></div></div><footer class="footer footer--dark"><div class="container container-fluid"><div class="row footer__links"><div class="col footer__col"><div class="footer__title">Contributors</div><ul class="footer__items clean-list"><li class="footer__item"><a href="https://www.linkedin.com/in/amichai-ben-david" target="_blank" rel="noopener noreferrer" class="footer__link-item">Amichai Ben-David</a></li><li class="footer__item"><a href="https://www.linkedin.com/in/noam-sabban" target="_blank" rel="noopener noreferrer" class="footer__link-item">Noam Sabban</a></li><li class="footer__item"><a href="https://github.com/ShmuelSfez" target="_blank" rel="noopener noreferrer" class="footer__link-item">Shmuel Sfez</a></li><li class="footer__item"><a href="https://github.com/yeonatanPerelman" target="_blank" rel="noopener noreferrer" class="footer__link-item">Yeonatan Perelman</a></li><li class="footer__item"><a href="https://github.com/danielk532" target="_blank" rel="noopener noreferrer" class="footer__link-item">Daniel Kaufman</a></li><li class="footer__item"><a href="https://www.linkedin.com/in/roman-gilgor-a5326532/" target="_blank" rel="noopener noreferrer" class="footer__link-item">Roman Gilgor</a></li></ul></div><div class="col footer__col"><div class="footer__title">RTL Units</div><ul class="footer__items clean-list"><li class="footer__item"><a class="footer__link-item" href="/fpga_mafia_wiki/docs/fabric/intro">Fabric</a></li><li class="footer__item"><a class="footer__link-item" href="/fpga_mafia_wiki/docs/fabric/intro">- Tile</a></li><li class="footer__item"><a class="footer__link-item" href="/fpga_mafia_wiki/docs/fabric/intro">- Router</a></li><li class="footer__item"><a class="footer__link-item" href="/fpga_mafia_wiki/docs/rvc/intro">RISCV Cores</a></li><li class="footer__item"><a class="footer__link-item" href="/fpga_mafia_wiki/docs/cache/cache_intro">Memory Subsystem</a></li><li class="footer__item"><a class="footer__link-item" href="/fpga_mafia_wiki/docs/cache/cache_intro">- Instruction Cache</a></li><li class="footer__item"><a class="footer__link-item" href="/fpga_mafia_wiki/docs/cache/cache_intro">- Data Cache</a></li><li class="footer__item"><a class="footer__link-item" href="/fpga_mafia_wiki/docs/cache/cache_intro">- Memory Controller</a></li></ul></div><div class="col footer__col"><div class="footer__title">TFM</div><ul class="footer__items clean-list"><li class="footer__item"><a class="footer__link-item" href="/fpga_mafia_wiki/docs/TFM/projectTool/intro">Project Tool</a></li><li class="footer__item"><a class="footer__link-item" href="/fpga_mafia_wiki/docs/TFM/projectTool/git_and_github">- Git &amp; GitHub</a></li><li class="footer__item"><a class="footer__link-item" href="/fpga_mafia_wiki/docs/TFM/projectTool/GccRiscV">- RISCV GCC</a></li><li class="footer__item"><a class="footer__link-item" href="/fpga_mafia_wiki/docs/TFM/projectTool/ModelSim">- Modelsim</a></li><li class="footer__item"><a class="footer__link-item" href="/fpga_mafia_wiki/docs/TFM/projectTool/ModelSim">- Quartus</a></li><li class="footer__item"><a class="footer__link-item" href="/fpga_mafia_wiki/docs/TFM/verilog/intro">System-Verilog</a></li></ul></div><div class="col footer__col"><div class="footer__title">GitHub - links</div><ul class="footer__items clean-list"><li class="footer__item"><a href="https://github.com/amichai-bd/fpga_mafia" target="_blank" rel="noopener noreferrer" class="footer__link-item">GitHub - FPGA MAFIA<svg width="13.5" height="13.5" aria-hidden="true" viewBox="0 0 24 24" class="iconExternalLink_nPIU"><path fill="currentColor" d="M21 13v10h-21v-19h12v2h-10v15h17v-8h2zm3-12h-10.988l4.035 4-6.977 7.07 2.828 2.828 6.977-7.07 4.125 4.172v-11z"></path></svg></a></li><li class="footer__item"><a href="https://github.com/amichai-bd/fpga_mafia_wiki" target="_blank" rel="noopener noreferrer" class="footer__link-item">GitHub - FPGA MAFIA WIKI<svg width="13.5" height="13.5" aria-hidden="true" viewBox="0 0 24 24" class="iconExternalLink_nPIU"><path fill="currentColor" d="M21 13v10h-21v-19h12v2h-10v15h17v-8h2zm3-12h-10.988l4.035 4-6.977 7.07 2.828 2.828 6.977-7.07 4.125 4.172v-11z"></path></svg></a></li></ul></div></div><div class="footer__bottom text--center"><div class="footer__copyright">Copyright © 2024 MAFIA Project</div></div></div></footer></div>
<script src="/fpga_mafia_wiki/assets/js/runtime~main.6d83b71d.js"></script>
<script src="/fpga_mafia_wiki/assets/js/main.075f3263.js"></script>
</body>
</html>