vendor_name = ModelSim
source_file = 1, C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_test/LP1000.sip
source_file = 1, C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_test/LP1000.qip
source_file = 1, C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_test/LP1000.vhd
source_file = 1, C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_test/LP1000/altera_avalon_sc_fifo.v
source_file = 1, C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_test/LP1000/auk_dspip_math_pkg_hpfir.vhd
source_file = 1, C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_test/LP1000/auk_dspip_lib_pkg_hpfir.vhd
source_file = 1, C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_test/LP1000/auk_dspip_avalon_streaming_controller_hpfir.vhd
source_file = 1, C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_test/LP1000/auk_dspip_avalon_streaming_sink_hpfir.vhd
source_file = 1, C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_test/LP1000/auk_dspip_avalon_streaming_source_hpfir.vhd
source_file = 1, C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_test/LP1000/auk_dspip_roundsat_hpfir.vhd
source_file = 1, C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_test/LP1000/dspba_library_package.vhd
source_file = 1, C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_test/LP1000/dspba_library.vhd
source_file = 1, C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_test/LP1000/LP1000_0002_rtl.vhd
source_file = 1, C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_test/LP1000/LP1000_0002_ast.vhd
source_file = 1, C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_test/LP1000/LP1000_0002.vhd
source_file = 1, C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_test/LP1000/LP1000_0002.sdc
source_file = 1, C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_test/top.vhd
source_file = 1, C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_test/SPI_slave.vhd
source_file = 1, C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_test/I2S.vhd
source_file = 1, C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_test/Mux4to1.vhd
source_file = 1, C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_test/db/top.cbx.xml
source_file = 1, c:/altera/13.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/altera/13.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/altera/13.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/altera/13.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/aglobal131.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/altrom.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/altram.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_test/db/altsyncram_b4o3.tdf
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/lpm_mult.tdf
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/lpm_add_sub.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/multcore.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/bypassff.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/altshift.inc
source_file = 1, C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_test/db/mult_hbu.tdf
source_file = 1, C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_test/db/mult_t9u.tdf
design_name = top
instance = comp, \ecg_miso~output\, ecg_miso~output, top, 1
instance = comp, \rec_miso~output\, rec_miso~output, top, 1
instance = comp, \ecg_trdy~output\, ecg_trdy~output, top, 1
instance = comp, \ecg_rrdy~output\, ecg_rrdy~output, top, 1
instance = comp, \ecg_roe~output\, ecg_roe~output, top, 1
instance = comp, \ecg_busy~output\, ecg_busy~output, top, 1
instance = comp, \ecg_fir_ast_source_valid~output\, ecg_fir_ast_source_valid~output, top, 1
instance = comp, \ecg_fir_ast_source_error[0]~output\, ecg_fir_ast_source_error[0]~output, top, 1
instance = comp, \ecg_fir_ast_source_error[1]~output\, ecg_fir_ast_source_error[1]~output, top, 1
instance = comp, \rec_trdy~output\, rec_trdy~output, top, 1
instance = comp, \rec_rrdy~output\, rec_rrdy~output, top, 1
instance = comp, \rec_roe~output\, rec_roe~output, top, 1
instance = comp, \rec_rx_data[0]~output\, rec_rx_data[0]~output, top, 1
instance = comp, \rec_rx_data[1]~output\, rec_rx_data[1]~output, top, 1
instance = comp, \rec_rx_data[2]~output\, rec_rx_data[2]~output, top, 1
instance = comp, \rec_rx_data[3]~output\, rec_rx_data[3]~output, top, 1
instance = comp, \rec_rx_data[4]~output\, rec_rx_data[4]~output, top, 1
instance = comp, \rec_rx_data[5]~output\, rec_rx_data[5]~output, top, 1
instance = comp, \rec_rx_data[6]~output\, rec_rx_data[6]~output, top, 1
instance = comp, \rec_rx_data[7]~output\, rec_rx_data[7]~output, top, 1
instance = comp, \rec_rx_data[8]~output\, rec_rx_data[8]~output, top, 1
instance = comp, \rec_rx_data[9]~output\, rec_rx_data[9]~output, top, 1
instance = comp, \rec_rx_data[10]~output\, rec_rx_data[10]~output, top, 1
instance = comp, \rec_rx_data[11]~output\, rec_rx_data[11]~output, top, 1
instance = comp, \rec_rx_data[12]~output\, rec_rx_data[12]~output, top, 1
instance = comp, \rec_rx_data[13]~output\, rec_rx_data[13]~output, top, 1
instance = comp, \rec_rx_data[14]~output\, rec_rx_data[14]~output, top, 1
instance = comp, \rec_rx_data[15]~output\, rec_rx_data[15]~output, top, 1
instance = comp, \rec_rx_data[16]~output\, rec_rx_data[16]~output, top, 1
instance = comp, \rec_rx_data[17]~output\, rec_rx_data[17]~output, top, 1
instance = comp, \rec_rx_data[18]~output\, rec_rx_data[18]~output, top, 1
instance = comp, \rec_rx_data[19]~output\, rec_rx_data[19]~output, top, 1
instance = comp, \rec_rx_data[20]~output\, rec_rx_data[20]~output, top, 1
instance = comp, \rec_rx_data[21]~output\, rec_rx_data[21]~output, top, 1
instance = comp, \rec_rx_data[22]~output\, rec_rx_data[22]~output, top, 1
instance = comp, \rec_rx_data[23]~output\, rec_rx_data[23]~output, top, 1
instance = comp, \rec_busy~output\, rec_busy~output, top, 1
instance = comp, \rec_ch1~output\, rec_ch1~output, top, 1
instance = comp, \rec_ch2~output\, rec_ch2~output, top, 1
instance = comp, \i2s_l_led_out[0]~output\, i2s_l_led_out[0]~output, top, 1
instance = comp, \i2s_l_led_out[1]~output\, i2s_l_led_out[1]~output, top, 1
instance = comp, \i2s_l_led_out[2]~output\, i2s_l_led_out[2]~output, top, 1
instance = comp, \i2s_l_led_out[3]~output\, i2s_l_led_out[3]~output, top, 1
instance = comp, \i2s_l_led_out[4]~output\, i2s_l_led_out[4]~output, top, 1
instance = comp, \i2s_l_led_out[5]~output\, i2s_l_led_out[5]~output, top, 1
instance = comp, \i2s_l_led_out[6]~output\, i2s_l_led_out[6]~output, top, 1
instance = comp, \i2s_l_led_out[7]~output\, i2s_l_led_out[7]~output, top, 1
instance = comp, \i2s_l_led_out[8]~output\, i2s_l_led_out[8]~output, top, 1
instance = comp, \i2s_l_led_out[9]~output\, i2s_l_led_out[9]~output, top, 1
instance = comp, \i2s_l_led_out[10]~output\, i2s_l_led_out[10]~output, top, 1
instance = comp, \i2s_l_led_out[11]~output\, i2s_l_led_out[11]~output, top, 1
instance = comp, \i2s_l_led_out[12]~output\, i2s_l_led_out[12]~output, top, 1
instance = comp, \i2s_l_led_out[13]~output\, i2s_l_led_out[13]~output, top, 1
instance = comp, \i2s_l_led_out[14]~output\, i2s_l_led_out[14]~output, top, 1
instance = comp, \i2s_l_led_out[15]~output\, i2s_l_led_out[15]~output, top, 1
instance = comp, \i2s_l_led_out[16]~output\, i2s_l_led_out[16]~output, top, 1
instance = comp, \i2s_l_led_out[17]~output\, i2s_l_led_out[17]~output, top, 1
instance = comp, \i2s_l_led_out[18]~output\, i2s_l_led_out[18]~output, top, 1
instance = comp, \i2s_l_led_out[19]~output\, i2s_l_led_out[19]~output, top, 1
instance = comp, \i2s_l_led_out[20]~output\, i2s_l_led_out[20]~output, top, 1
instance = comp, \i2s_l_led_out[21]~output\, i2s_l_led_out[21]~output, top, 1
instance = comp, \i2s_l_led_out[22]~output\, i2s_l_led_out[22]~output, top, 1
instance = comp, \i2s_l_led_out[23]~output\, i2s_l_led_out[23]~output, top, 1
instance = comp, \i2s_l_led_out[24]~output\, i2s_l_led_out[24]~output, top, 1
instance = comp, \i2s_l_led_out[25]~output\, i2s_l_led_out[25]~output, top, 1
instance = comp, \i2s_l_led_out[26]~output\, i2s_l_led_out[26]~output, top, 1
instance = comp, \i2s_l_led_out[27]~output\, i2s_l_led_out[27]~output, top, 1
instance = comp, \i2s_l_led_out[28]~output\, i2s_l_led_out[28]~output, top, 1
instance = comp, \i2s_l_led_out[29]~output\, i2s_l_led_out[29]~output, top, 1
instance = comp, \i2s_l_led_out[30]~output\, i2s_l_led_out[30]~output, top, 1
instance = comp, \i2s_l_led_out[31]~output\, i2s_l_led_out[31]~output, top, 1
instance = comp, \i2s_r_led_out[0]~output\, i2s_r_led_out[0]~output, top, 1
instance = comp, \i2s_r_led_out[1]~output\, i2s_r_led_out[1]~output, top, 1
instance = comp, \i2s_r_led_out[2]~output\, i2s_r_led_out[2]~output, top, 1
instance = comp, \i2s_r_led_out[3]~output\, i2s_r_led_out[3]~output, top, 1
instance = comp, \i2s_r_led_out[4]~output\, i2s_r_led_out[4]~output, top, 1
instance = comp, \i2s_r_led_out[5]~output\, i2s_r_led_out[5]~output, top, 1
instance = comp, \i2s_r_led_out[6]~output\, i2s_r_led_out[6]~output, top, 1
instance = comp, \i2s_r_led_out[7]~output\, i2s_r_led_out[7]~output, top, 1
instance = comp, \i2s_r_led_out[8]~output\, i2s_r_led_out[8]~output, top, 1
instance = comp, \i2s_r_led_out[9]~output\, i2s_r_led_out[9]~output, top, 1
instance = comp, \i2s_r_led_out[10]~output\, i2s_r_led_out[10]~output, top, 1
instance = comp, \i2s_r_led_out[11]~output\, i2s_r_led_out[11]~output, top, 1
instance = comp, \i2s_r_led_out[12]~output\, i2s_r_led_out[12]~output, top, 1
instance = comp, \i2s_r_led_out[13]~output\, i2s_r_led_out[13]~output, top, 1
instance = comp, \i2s_r_led_out[14]~output\, i2s_r_led_out[14]~output, top, 1
instance = comp, \i2s_r_led_out[15]~output\, i2s_r_led_out[15]~output, top, 1
instance = comp, \i2s_r_led_out[16]~output\, i2s_r_led_out[16]~output, top, 1
instance = comp, \i2s_r_led_out[17]~output\, i2s_r_led_out[17]~output, top, 1
instance = comp, \i2s_r_led_out[18]~output\, i2s_r_led_out[18]~output, top, 1
instance = comp, \i2s_r_led_out[19]~output\, i2s_r_led_out[19]~output, top, 1
instance = comp, \i2s_r_led_out[20]~output\, i2s_r_led_out[20]~output, top, 1
instance = comp, \i2s_r_led_out[21]~output\, i2s_r_led_out[21]~output, top, 1
instance = comp, \i2s_r_led_out[22]~output\, i2s_r_led_out[22]~output, top, 1
instance = comp, \i2s_r_led_out[23]~output\, i2s_r_led_out[23]~output, top, 1
instance = comp, \i2s_r_led_out[24]~output\, i2s_r_led_out[24]~output, top, 1
instance = comp, \i2s_r_led_out[25]~output\, i2s_r_led_out[25]~output, top, 1
instance = comp, \i2s_r_led_out[26]~output\, i2s_r_led_out[26]~output, top, 1
instance = comp, \i2s_r_led_out[27]~output\, i2s_r_led_out[27]~output, top, 1
instance = comp, \i2s_r_led_out[28]~output\, i2s_r_led_out[28]~output, top, 1
instance = comp, \i2s_r_led_out[29]~output\, i2s_r_led_out[29]~output, top, 1
instance = comp, \i2s_r_led_out[30]~output\, i2s_r_led_out[30]~output, top, 1
instance = comp, \i2s_r_led_out[31]~output\, i2s_r_led_out[31]~output, top, 1
instance = comp, \i2s_l_fir_ast_source_valid~output\, i2s_l_fir_ast_source_valid~output, top, 1
instance = comp, \i2s_l_fir_ast_source_error[0]~output\, i2s_l_fir_ast_source_error[0]~output, top, 1
instance = comp, \i2s_l_fir_ast_source_error[1]~output\, i2s_l_fir_ast_source_error[1]~output, top, 1
instance = comp, \i2s_r_fir_ast_source_valid~output\, i2s_r_fir_ast_source_valid~output, top, 1
instance = comp, \i2s_r_fir_ast_source_error[0]~output\, i2s_r_fir_ast_source_error[0]~output, top, 1
instance = comp, \i2s_r_fir_ast_source_error[1]~output\, i2s_r_fir_ast_source_error[1]~output, top, 1
instance = comp, \rec_sclk~input\, rec_sclk~input, top, 1
instance = comp, \rec_mosi~input\, rec_mosi~input, top, 1
instance = comp, \rec_spi_ports|bit_cnt[1]~feeder\, rec_spi_ports|bit_cnt[1]~feeder, top, 1
instance = comp, \rec_ss_n~input\, rec_ss_n~input, top, 1
instance = comp, \rec_spi_ports|bit_cnt[1]\, rec_spi_ports|bit_cnt[1], top, 1
instance = comp, \rec_spi_ports|bit_cnt[2]~0\, rec_spi_ports|bit_cnt[2]~0, top, 1
instance = comp, \rec_spi_ports|bit_cnt[2]\, rec_spi_ports|bit_cnt[2], top, 1
instance = comp, \rec_spi_ports|rd_add~0\, rec_spi_ports|rd_add~0, top, 1
instance = comp, \rec_spi_ports|rd_add\, rec_spi_ports|rd_add, top, 1
instance = comp, \rec_spi_ports|bit_cnt[3]~feeder\, rec_spi_ports|bit_cnt[3]~feeder, top, 1
instance = comp, \rec_spi_ports|bit_cnt[3]\, rec_spi_ports|bit_cnt[3], top, 1
instance = comp, \rec_spi_ports|bit_cnt[4]\, rec_spi_ports|bit_cnt[4], top, 1
instance = comp, \rec_spi_ports|bit_cnt[5]\, rec_spi_ports|bit_cnt[5], top, 1
instance = comp, \rec_spi_ports|bit_cnt[6]\, rec_spi_ports|bit_cnt[6], top, 1
instance = comp, \rec_spi_ports|bit_cnt[7]~feeder\, rec_spi_ports|bit_cnt[7]~feeder, top, 1
instance = comp, \rec_spi_ports|bit_cnt[7]\, rec_spi_ports|bit_cnt[7], top, 1
instance = comp, \rec_spi_ports|bit_cnt[8]\, rec_spi_ports|bit_cnt[8], top, 1
instance = comp, \rec_st_load_trdy~input\, rec_st_load_trdy~input, top, 1
instance = comp, \rec_spi_ports|process_1~2\, rec_spi_ports|process_1~2, top, 1
instance = comp, \rec_spi_ports|trdy~1\, rec_spi_ports|trdy~1, top, 1
instance = comp, \rec_spi_ports|bit_cnt[9]\, rec_spi_ports|bit_cnt[9], top, 1
instance = comp, \rec_spi_ports|wr_add~0\, rec_spi_ports|wr_add~0, top, 1
instance = comp, \rec_spi_ports|wr_add\, rec_spi_ports|wr_add, top, 1
instance = comp, \rec_spi_ports|process_1~1\, rec_spi_ports|process_1~1, top, 1
instance = comp, \rec_spi_ports|bit_cnt[10]\, rec_spi_ports|bit_cnt[10], top, 1
instance = comp, \rec_spi_ports|bit_cnt[11]\, rec_spi_ports|bit_cnt[11], top, 1
instance = comp, \rec_spi_ports|bit_cnt[12]~feeder\, rec_spi_ports|bit_cnt[12]~feeder, top, 1
instance = comp, \rec_spi_ports|bit_cnt[12]\, rec_spi_ports|bit_cnt[12], top, 1
instance = comp, \rec_spi_ports|bit_cnt[13]~feeder\, rec_spi_ports|bit_cnt[13]~feeder, top, 1
instance = comp, \rec_spi_ports|bit_cnt[13]\, rec_spi_ports|bit_cnt[13], top, 1
instance = comp, \rec_spi_ports|bit_cnt[14]~feeder\, rec_spi_ports|bit_cnt[14]~feeder, top, 1
instance = comp, \rec_spi_ports|bit_cnt[14]\, rec_spi_ports|bit_cnt[14], top, 1
instance = comp, \rec_spi_ports|bit_cnt[15]~feeder\, rec_spi_ports|bit_cnt[15]~feeder, top, 1
instance = comp, \rec_spi_ports|bit_cnt[15]\, rec_spi_ports|bit_cnt[15], top, 1
instance = comp, \rec_spi_ports|bit_cnt[16]\, rec_spi_ports|bit_cnt[16], top, 1
instance = comp, \rec_spi_ports|bit_cnt[17]\, rec_spi_ports|bit_cnt[17], top, 1
instance = comp, \rec_spi_ports|bit_cnt[18]\, rec_spi_ports|bit_cnt[18], top, 1
instance = comp, \rec_spi_ports|bit_cnt[19]~feeder\, rec_spi_ports|bit_cnt[19]~feeder, top, 1
instance = comp, \rec_spi_ports|bit_cnt[19]\, rec_spi_ports|bit_cnt[19], top, 1
instance = comp, \rec_spi_ports|bit_cnt[20]\, rec_spi_ports|bit_cnt[20], top, 1
instance = comp, \rec_spi_ports|bit_cnt[21]\, rec_spi_ports|bit_cnt[21], top, 1
instance = comp, \rec_spi_ports|bit_cnt[22]\, rec_spi_ports|bit_cnt[22], top, 1
instance = comp, \rec_spi_ports|bit_cnt[23]\, rec_spi_ports|bit_cnt[23], top, 1
instance = comp, \rec_spi_ports|bit_cnt[24]~feeder\, rec_spi_ports|bit_cnt[24]~feeder, top, 1
instance = comp, \rec_spi_ports|bit_cnt[24]\, rec_spi_ports|bit_cnt[24], top, 1
instance = comp, \rec_spi_ports|bit_cnt[25]~feeder\, rec_spi_ports|bit_cnt[25]~feeder, top, 1
instance = comp, \rec_spi_ports|bit_cnt[25]\, rec_spi_ports|bit_cnt[25], top, 1
instance = comp, \rec_spi_ports|bit_cnt[26]\, rec_spi_ports|bit_cnt[26], top, 1
instance = comp, \rec_spi_ports|bit_cnt[27]~feeder\, rec_spi_ports|bit_cnt[27]~feeder, top, 1
instance = comp, \rec_spi_ports|bit_cnt[27]\, rec_spi_ports|bit_cnt[27], top, 1
instance = comp, \rec_spi_ports|bit_cnt[28]~feeder\, rec_spi_ports|bit_cnt[28]~feeder, top, 1
instance = comp, \rec_spi_ports|bit_cnt[28]\, rec_spi_ports|bit_cnt[28], top, 1
instance = comp, \rec_spi_ports|bit_cnt[29]~feeder\, rec_spi_ports|bit_cnt[29]~feeder, top, 1
instance = comp, \rec_spi_ports|bit_cnt[29]\, rec_spi_ports|bit_cnt[29], top, 1
instance = comp, \rec_spi_ports|bit_cnt[30]\, rec_spi_ports|bit_cnt[30], top, 1
instance = comp, \rec_spi_ports|bit_cnt[31]\, rec_spi_ports|bit_cnt[31], top, 1
instance = comp, \rec_spi_ports|bit_cnt[32]\, rec_spi_ports|bit_cnt[32], top, 1
instance = comp, \rec_spi_ports|trdy~6\, rec_spi_ports|trdy~6, top, 1
instance = comp, \rec_spi_ports|trdy~3\, rec_spi_ports|trdy~3, top, 1
instance = comp, \rec_spi_ports|trdy~0\, rec_spi_ports|trdy~0, top, 1
instance = comp, \rec_spi_ports|trdy~_emulated\, rec_spi_ports|trdy~_emulated, top, 1
instance = comp, \rec_spi_ports|trdy~2\, rec_spi_ports|trdy~2, top, 1
instance = comp, \rec_st_load_roe~input\, rec_st_load_roe~input, top, 1
instance = comp, \rec_spi_ports|process_1~6\, rec_spi_ports|process_1~6, top, 1
instance = comp, \rec_spi_ports|roe~1\, rec_spi_ports|roe~1, top, 1
instance = comp, \rec_spi_ports|roe~7\, rec_spi_ports|roe~7, top, 1
instance = comp, \rec_spi_ports|roe~6\, rec_spi_ports|roe~6, top, 1
instance = comp, \rec_st_load_rrdy~input\, rec_st_load_rrdy~input, top, 1
instance = comp, \rec_rx_req~input\, rec_rx_req~input, top, 1
instance = comp, \rec_spi_ports|process_1~4\, rec_spi_ports|process_1~4, top, 1
instance = comp, \rec_spi_ports|rrdy~1\, rec_spi_ports|rrdy~1, top, 1
instance = comp, \rec_spi_ports|process_1~3\, rec_spi_ports|process_1~3, top, 1
instance = comp, \rec_spi_ports|rrdy~6\, rec_spi_ports|rrdy~6, top, 1
instance = comp, \rec_spi_ports|rrdy~3\, rec_spi_ports|rrdy~3, top, 1
instance = comp, \rec_spi_ports|rrdy~0\, rec_spi_ports|rrdy~0, top, 1
instance = comp, \rec_spi_ports|rrdy~_emulated\, rec_spi_ports|rrdy~_emulated, top, 1
instance = comp, \rec_spi_ports|rrdy~2\, rec_spi_ports|rrdy~2, top, 1
instance = comp, \rec_spi_ports|process_1~5\, rec_spi_ports|process_1~5, top, 1
instance = comp, \rec_spi_ports|roe~3\, rec_spi_ports|roe~3, top, 1
instance = comp, \rec_spi_ports|roe~0\, rec_spi_ports|roe~0, top, 1
instance = comp, \rec_spi_ports|roe~_emulated\, rec_spi_ports|roe~_emulated, top, 1
instance = comp, \rec_spi_ports|roe~2\, rec_spi_ports|roe~2, top, 1
instance = comp, \rec_spi_ports|miso~0\, rec_spi_ports|miso~0, top, 1
instance = comp, \rec_spi_ports|miso~1\, rec_spi_ports|miso~1, top, 1
instance = comp, \rec_spi_ports|miso~3\, rec_spi_ports|miso~3, top, 1
instance = comp, \rec_spi_ports|miso~2\, rec_spi_ports|miso~2, top, 1
instance = comp, \rec_spi_ports|miso~4\, rec_spi_ports|miso~4, top, 1
instance = comp, \rec_spi_ports|miso~5\, rec_spi_ports|miso~5, top, 1
instance = comp, \rec_spi_ports|miso~reg0\, rec_spi_ports|miso~reg0, top, 1
instance = comp, \rec_spi_ports|miso~enfeeder\, rec_spi_ports|miso~enfeeder, top, 1
instance = comp, \rec_spi_ports|miso~en\, rec_spi_ports|miso~en, top, 1
instance = comp, \ecg_ss_n~input\, ecg_ss_n~input, top, 1
instance = comp, \rec_spi_ports|rx_buf[0]~0\, rec_spi_ports|rx_buf[0]~0, top, 1
instance = comp, \rec_spi_ports|rx_buf[0]\, rec_spi_ports|rx_buf[0], top, 1
instance = comp, \rec_spi_ports|process_1~0\, rec_spi_ports|process_1~0, top, 1
instance = comp, \rec_spi_ports|process_1~0clkctrl\, rec_spi_ports|process_1~0clkctrl, top, 1
instance = comp, \rec_spi_ports|rx_data[0]\, rec_spi_ports|rx_data[0], top, 1
instance = comp, \rec_spi_ports|rx_buf[1]~1\, rec_spi_ports|rx_buf[1]~1, top, 1
instance = comp, \rec_spi_ports|rx_buf[1]\, rec_spi_ports|rx_buf[1], top, 1
instance = comp, \rec_spi_ports|rx_data[1]\, rec_spi_ports|rx_data[1], top, 1
instance = comp, \rec_spi_ports|rx_buf[2]~2\, rec_spi_ports|rx_buf[2]~2, top, 1
instance = comp, \rec_spi_ports|rx_buf[2]\, rec_spi_ports|rx_buf[2], top, 1
instance = comp, \rec_spi_ports|rx_data[2]\, rec_spi_ports|rx_data[2], top, 1
instance = comp, \rec_spi_ports|rx_buf[3]~3\, rec_spi_ports|rx_buf[3]~3, top, 1
instance = comp, \rec_spi_ports|rx_buf[3]\, rec_spi_ports|rx_buf[3], top, 1
instance = comp, \rec_spi_ports|rx_data[3]\, rec_spi_ports|rx_data[3], top, 1
instance = comp, \rec_spi_ports|rx_buf[4]~4\, rec_spi_ports|rx_buf[4]~4, top, 1
instance = comp, \rec_spi_ports|rx_buf[4]\, rec_spi_ports|rx_buf[4], top, 1
instance = comp, \rec_spi_ports|rx_data[4]\, rec_spi_ports|rx_data[4], top, 1
instance = comp, \rec_spi_ports|rx_buf[5]~5\, rec_spi_ports|rx_buf[5]~5, top, 1
instance = comp, \rec_spi_ports|rx_buf[5]\, rec_spi_ports|rx_buf[5], top, 1
instance = comp, \rec_spi_ports|rx_data[5]\, rec_spi_ports|rx_data[5], top, 1
instance = comp, \rec_spi_ports|rx_buf[6]~6\, rec_spi_ports|rx_buf[6]~6, top, 1
instance = comp, \rec_spi_ports|rx_buf[6]\, rec_spi_ports|rx_buf[6], top, 1
instance = comp, \rec_spi_ports|rx_data[6]\, rec_spi_ports|rx_data[6], top, 1
instance = comp, \rec_spi_ports|rx_buf[7]~7\, rec_spi_ports|rx_buf[7]~7, top, 1
instance = comp, \rec_spi_ports|rx_buf[7]\, rec_spi_ports|rx_buf[7], top, 1
instance = comp, \rec_spi_ports|rx_data[7]\, rec_spi_ports|rx_data[7], top, 1
instance = comp, \rec_spi_ports|rx_buf[8]~8\, rec_spi_ports|rx_buf[8]~8, top, 1
instance = comp, \rec_spi_ports|rx_buf[8]\, rec_spi_ports|rx_buf[8], top, 1
instance = comp, \rec_spi_ports|rx_data[8]\, rec_spi_ports|rx_data[8], top, 1
instance = comp, \rec_spi_ports|rx_buf[9]~9\, rec_spi_ports|rx_buf[9]~9, top, 1
instance = comp, \rec_spi_ports|rx_buf[9]\, rec_spi_ports|rx_buf[9], top, 1
instance = comp, \rec_spi_ports|rx_data[9]\, rec_spi_ports|rx_data[9], top, 1
instance = comp, \rec_spi_ports|rx_buf[10]~10\, rec_spi_ports|rx_buf[10]~10, top, 1
instance = comp, \rec_spi_ports|rx_buf[10]\, rec_spi_ports|rx_buf[10], top, 1
instance = comp, \rec_spi_ports|rx_data[10]\, rec_spi_ports|rx_data[10], top, 1
instance = comp, \rec_spi_ports|rx_buf[11]~11\, rec_spi_ports|rx_buf[11]~11, top, 1
instance = comp, \rec_spi_ports|rx_buf[11]\, rec_spi_ports|rx_buf[11], top, 1
instance = comp, \rec_spi_ports|rx_data[11]\, rec_spi_ports|rx_data[11], top, 1
instance = comp, \rec_spi_ports|rx_buf[12]~12\, rec_spi_ports|rx_buf[12]~12, top, 1
instance = comp, \rec_spi_ports|rx_buf[12]\, rec_spi_ports|rx_buf[12], top, 1
instance = comp, \rec_spi_ports|rx_data[12]\, rec_spi_ports|rx_data[12], top, 1
instance = comp, \rec_spi_ports|rx_buf[13]~13\, rec_spi_ports|rx_buf[13]~13, top, 1
instance = comp, \rec_spi_ports|rx_buf[13]\, rec_spi_ports|rx_buf[13], top, 1
instance = comp, \rec_spi_ports|rx_data[13]\, rec_spi_ports|rx_data[13], top, 1
instance = comp, \rec_spi_ports|rx_buf[14]~14\, rec_spi_ports|rx_buf[14]~14, top, 1
instance = comp, \rec_spi_ports|rx_buf[14]\, rec_spi_ports|rx_buf[14], top, 1
instance = comp, \rec_spi_ports|rx_data[14]\, rec_spi_ports|rx_data[14], top, 1
instance = comp, \rec_spi_ports|rx_buf[15]~15\, rec_spi_ports|rx_buf[15]~15, top, 1
instance = comp, \rec_spi_ports|rx_buf[15]\, rec_spi_ports|rx_buf[15], top, 1
instance = comp, \rec_spi_ports|rx_data[15]\, rec_spi_ports|rx_data[15], top, 1
instance = comp, \rec_spi_ports|rx_buf[16]~16\, rec_spi_ports|rx_buf[16]~16, top, 1
instance = comp, \rec_spi_ports|rx_buf[16]\, rec_spi_ports|rx_buf[16], top, 1
instance = comp, \rec_spi_ports|rx_data[16]\, rec_spi_ports|rx_data[16], top, 1
instance = comp, \rec_spi_ports|rx_buf[17]~17\, rec_spi_ports|rx_buf[17]~17, top, 1
instance = comp, \rec_spi_ports|rx_buf[17]\, rec_spi_ports|rx_buf[17], top, 1
instance = comp, \rec_spi_ports|rx_data[17]\, rec_spi_ports|rx_data[17], top, 1
instance = comp, \rec_spi_ports|rx_buf[18]~18\, rec_spi_ports|rx_buf[18]~18, top, 1
instance = comp, \rec_spi_ports|rx_buf[18]\, rec_spi_ports|rx_buf[18], top, 1
instance = comp, \rec_spi_ports|rx_data[18]\, rec_spi_ports|rx_data[18], top, 1
instance = comp, \rec_spi_ports|rx_buf[19]~19\, rec_spi_ports|rx_buf[19]~19, top, 1
instance = comp, \rec_spi_ports|rx_buf[19]\, rec_spi_ports|rx_buf[19], top, 1
instance = comp, \rec_spi_ports|rx_data[19]\, rec_spi_ports|rx_data[19], top, 1
instance = comp, \rec_spi_ports|rx_buf[20]~20\, rec_spi_ports|rx_buf[20]~20, top, 1
instance = comp, \rec_spi_ports|rx_buf[20]\, rec_spi_ports|rx_buf[20], top, 1
instance = comp, \rec_spi_ports|rx_data[20]\, rec_spi_ports|rx_data[20], top, 1
instance = comp, \rec_spi_ports|rx_buf[21]~21\, rec_spi_ports|rx_buf[21]~21, top, 1
instance = comp, \rec_spi_ports|rx_buf[21]\, rec_spi_ports|rx_buf[21], top, 1
instance = comp, \rec_spi_ports|rx_data[21]\, rec_spi_ports|rx_data[21], top, 1
instance = comp, \rec_spi_ports|rx_buf[22]~22\, rec_spi_ports|rx_buf[22]~22, top, 1
instance = comp, \rec_spi_ports|rx_buf[22]\, rec_spi_ports|rx_buf[22], top, 1
instance = comp, \rec_spi_ports|rx_data[22]\, rec_spi_ports|rx_data[22], top, 1
instance = comp, \rec_spi_ports|rx_buf[23]~23\, rec_spi_ports|rx_buf[23]~23, top, 1
instance = comp, \rec_spi_ports|rx_buf[23]\, rec_spi_ports|rx_buf[23], top, 1
instance = comp, \rec_spi_ports|rx_data[23]\, rec_spi_ports|rx_data[23], top, 1
instance = comp, \rec_spi_ports|ch_add1~0\, rec_spi_ports|ch_add1~0, top, 1
instance = comp, \rec_spi_ports|ch_add1\, rec_spi_ports|ch_add1, top, 1
instance = comp, \rec_spi_ports|ch_add2~0\, rec_spi_ports|ch_add2~0, top, 1
instance = comp, \rec_spi_ports|ch_add2\, rec_spi_ports|ch_add2, top, 1
instance = comp, \ecg_sclk~input\, ecg_sclk~input, top, 1
instance = comp, \ecg_mosi~input\, ecg_mosi~input, top, 1
instance = comp, \ecg_rx_req~input\, ecg_rx_req~input, top, 1
instance = comp, \ecg_st_load_en~input\, ecg_st_load_en~input, top, 1
instance = comp, \ecg_st_load_trdy~input\, ecg_st_load_trdy~input, top, 1
instance = comp, \ecg_st_load_rrdy~input\, ecg_st_load_rrdy~input, top, 1
instance = comp, \ecg_st_load_roe~input\, ecg_st_load_roe~input, top, 1
instance = comp, \ecg_tx_load_en~input\, ecg_tx_load_en~input, top, 1
instance = comp, \ecg_tx_load_data[0]~input\, ecg_tx_load_data[0]~input, top, 1
instance = comp, \ecg_tx_load_data[1]~input\, ecg_tx_load_data[1]~input, top, 1
instance = comp, \ecg_tx_load_data[2]~input\, ecg_tx_load_data[2]~input, top, 1
instance = comp, \ecg_tx_load_data[3]~input\, ecg_tx_load_data[3]~input, top, 1
instance = comp, \ecg_tx_load_data[4]~input\, ecg_tx_load_data[4]~input, top, 1
instance = comp, \ecg_tx_load_data[5]~input\, ecg_tx_load_data[5]~input, top, 1
instance = comp, \ecg_tx_load_data[6]~input\, ecg_tx_load_data[6]~input, top, 1
instance = comp, \ecg_tx_load_data[7]~input\, ecg_tx_load_data[7]~input, top, 1
instance = comp, \ecg_tx_load_data[8]~input\, ecg_tx_load_data[8]~input, top, 1
instance = comp, \ecg_tx_load_data[9]~input\, ecg_tx_load_data[9]~input, top, 1
instance = comp, \ecg_tx_load_data[10]~input\, ecg_tx_load_data[10]~input, top, 1
instance = comp, \ecg_tx_load_data[11]~input\, ecg_tx_load_data[11]~input, top, 1
instance = comp, \ecg_tx_load_data[12]~input\, ecg_tx_load_data[12]~input, top, 1
instance = comp, \ecg_tx_load_data[13]~input\, ecg_tx_load_data[13]~input, top, 1
instance = comp, \ecg_tx_load_data[14]~input\, ecg_tx_load_data[14]~input, top, 1
instance = comp, \ecg_tx_load_data[15]~input\, ecg_tx_load_data[15]~input, top, 1
instance = comp, \ecg_tx_load_data[16]~input\, ecg_tx_load_data[16]~input, top, 1
instance = comp, \ecg_tx_load_data[17]~input\, ecg_tx_load_data[17]~input, top, 1
instance = comp, \ecg_tx_load_data[18]~input\, ecg_tx_load_data[18]~input, top, 1
instance = comp, \ecg_tx_load_data[19]~input\, ecg_tx_load_data[19]~input, top, 1
instance = comp, \ecg_tx_load_data[20]~input\, ecg_tx_load_data[20]~input, top, 1
instance = comp, \ecg_tx_load_data[21]~input\, ecg_tx_load_data[21]~input, top, 1
instance = comp, \ecg_tx_load_data[22]~input\, ecg_tx_load_data[22]~input, top, 1
instance = comp, \ecg_tx_load_data[23]~input\, ecg_tx_load_data[23]~input, top, 1
instance = comp, \ecg_fir_ast_sink_error[0]~input\, ecg_fir_ast_sink_error[0]~input, top, 1
instance = comp, \ecg_fir_ast_sink_error[1]~input\, ecg_fir_ast_sink_error[1]~input, top, 1
instance = comp, \rec_st_load_en~input\, rec_st_load_en~input, top, 1
instance = comp, \i2s_clk~input\, i2s_clk~input, top, 1
instance = comp, \i2s_bclk~input\, i2s_bclk~input, top, 1
instance = comp, \i2s_adc_data~input\, i2s_adc_data~input, top, 1
instance = comp, \i2s_l_fir_ast_sink_error[1]~input\, i2s_l_fir_ast_sink_error[1]~input, top, 1
instance = comp, \i2s_r_fir_ast_sink_error[1]~input\, i2s_r_fir_ast_sink_error[1]~input, top, 1
instance = comp, \i2s_lrclk~input\, i2s_lrclk~input, top, 1
instance = comp, \i2s_r_fir_ast_sink_error[0]~input\, i2s_r_fir_ast_sink_error[0]~input, top, 1
instance = comp, \fir_clk~input\, fir_clk~input, top, 1
instance = comp, \i2s_l_fir_ast_sink_error[0]~input\, i2s_l_fir_ast_sink_error[0]~input, top, 1
