<?xml version="1.0" encoding="UTF-8"?>
<rootTag>
<Award>
<AwardTitle><![CDATA[EMT/MISC: Theory and methods for design and synthesis of approximate logic circuits and systems: a paradigm for emerging technologies]]></AwardTitle>
<AGENCY>NSF</AGENCY>
<AwardEffectiveDate>09/01/2008</AwardEffectiveDate>
<AwardExpirationDate>08/31/2012</AwardExpirationDate>
<AwardTotalIntnAmount>199998.00</AwardTotalIntnAmount>
<AwardAmount>199998</AwardAmount>
<AwardInstrument>
<Value>Standard Grant</Value>
</AwardInstrument>
<Organization>
<Code>05010000</Code>
<Directorate>
<Abbreviation>CSE</Abbreviation>
<LongName>Direct For Computer &amp; Info Scie &amp; Enginr</LongName>
</Directorate>
<Division>
<Abbreviation>CCF</Abbreviation>
<LongName>Division of Computing and Communication Foundations</LongName>
</Division>
</Organization>
<ProgramOfficer>
<SignBlockName>Mitra Basu</SignBlockName>
<PO_EMAI>mbasu@nsf.gov</PO_EMAI>
<PO_PHON>7032928649</PO_PHON>
</ProgramOfficer>
<AbstractNarration><![CDATA[Abstract&lt;br/&gt;This research develops a completely new approach for automatically synthesizing and manually designing digital circuits that implement approximate-yet-acceptable versions of logic functions. This approach provides lower cost and higher speed versions of many widely used digital systems. The benefits of this research will grow with the adoption of each new nanotechnology.&lt;br/&gt;All future nanoscale CMOS and emerging non-CMOS nanotechnologies will suffer from increasing levels of non-idealities ? especially high process variations, defect densities, and noise sensitivity. These non-idealities present a fundamental challenge, since, if left unchecked, they will erode most benefits provided by adoption of these nanotechnologies. This research involves development of approximate design and synthesis, a completely new paradigm for dealing with this fundamental challenge. This paradigm builds upon the recent demonstration that there is considerable flexibility in the behavioral specifications for wide classes of digital systems. Such flexibilities in specifications are captured in the form of acceptable deviations from the nominal behavioral specifications and the first logic synthesis and design approaches and tools are developed to exploit these deviations to reduce cost or enhance performance and yield. In contrast to all existing research directions, this paradigm mitigates the effects of non-idealities by simplifying the designed circuit. This approach is applicable to application-specific chips for many embedded systems and many types of widely used processors, e.g., arithmetic co-processors, processors for digital signal processing, and graphics processors. Collectively, the set of chips that benefit from this approach constitute a significant proportion of all chips sold in any given year. This research opens a completely new avenue for dramatically improving cost, performance, and yield for future nanotechnologies.&lt;br/&gt;1]]></AbstractNarration>
<MinAmdLetterDate>08/08/2008</MinAmdLetterDate>
<MaxAmdLetterDate>08/08/2008</MaxAmdLetterDate>
<ARRAAmount/>
<TRAN_TYPE>Grant</TRAN_TYPE>
<CFDA_NUM>47.070</CFDA_NUM>
<NSF_PAR_USE_FLAG>0</NSF_PAR_USE_FLAG>
<FUND_AGCY_CODE>4900</FUND_AGCY_CODE>
<AWDG_AGCY_CODE>4900</AWDG_AGCY_CODE>
<AwardID>0829946</AwardID>
<Investigator>
<FirstName>Sandeep</FirstName>
<LastName>Gupta</LastName>
<PI_MID_INIT>K</PI_MID_INIT>
<PI_SUFX_NAME/>
<PI_FULL_NAME>Sandeep K Gupta</PI_FULL_NAME>
<EmailAddress><![CDATA[sandeep@usc.edu]]></EmailAddress>
<NSF_ID>000097683</NSF_ID>
<StartDate>08/08/2008</StartDate>
<EndDate/>
<RoleCode>Principal Investigator</RoleCode>
</Investigator>
<Institution>
<Name>University of Southern California</Name>
<CityName>LOS ANGELES</CityName>
<ZipCode>900894304</ZipCode>
<PhoneNumber>2137407762</PhoneNumber>
<StreetAddress>3720 S FLOWER ST</StreetAddress>
<StreetAddress2><![CDATA[FL 3]]></StreetAddress2>
<CountryName>United States</CountryName>
<StateName>California</StateName>
<StateCode>CA</StateCode>
<CONGRESSDISTRICT>37</CONGRESSDISTRICT>
<CONGRESS_DISTRICT_ORG>CA37</CONGRESS_DISTRICT_ORG>
<ORG_UEI_NUM>G88KLJR3KYT5</ORG_UEI_NUM>
<ORG_LGL_BUS_NAME>UNIVERSITY OF SOUTHERN CALIFORNIA</ORG_LGL_BUS_NAME>
<ORG_PRNT_UEI_NUM/>
</Institution>
<Performance_Institution>
<Name><![CDATA[University of Southern California]]></Name>
<CityName>LOS ANGELES</CityName>
<StateCode>CA</StateCode>
<ZipCode>900894304</ZipCode>
<StreetAddress><![CDATA[3720 S FLOWER ST]]></StreetAddress>
<CountryCode>US</CountryCode>
<CountryName>United States</CountryName>
<StateName>California</StateName>
<CountryFlag>1</CountryFlag>
<CONGRESSDISTRICT>37</CONGRESSDISTRICT>
<CONGRESS_DISTRICT_PERF>CA37</CONGRESS_DISTRICT_PERF>
</Performance_Institution>
<FoaInformation>
<Code>0000912</Code>
<Name>Computer Science</Name>
</FoaInformation>
<ProgramElement>
<Code>7353</Code>
<Text>EMERGING MODELS &amp; TECHNOLOGIES</Text>
</ProgramElement>
<ProgramReference>
<Code>9216</Code>
<Text>ADVANCED SOFTWARE TECH &amp; ALGOR</Text>
</ProgramReference>
<ProgramReference>
<Code>9218</Code>
<Text>BASIC RESEARCH &amp; HUMAN RESORCS</Text>
</ProgramReference>
<ProgramReference>
<Code>HPCC</Code>
<Text>HIGH PERFORMANCE COMPUTING &amp; COMM</Text>
</ProgramReference>
<Appropriation>
<Code>0108</Code>
<Name>NSF RESEARCH &amp; RELATED ACTIVIT</Name>
<APP_SYMB_ID>040100</APP_SYMB_ID>
</Appropriation>
<Fund>
<Code>01000809DB</Code>
<Name><![CDATA[NSF RESEARCH & RELATED ACTIVIT]]></Name>
<FUND_SYMB_ID>040100</FUND_SYMB_ID>
</Fund>
<FUND_OBLG>2008~199998</FUND_OBLG>
</Award>
</rootTag>
