# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do TRAFFICLC_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/Prajwal Nakure/Downloads/TRAFFICLC/TRAFFICLC/TRAFFICLC.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:35:11 on Jun 14,2024
# vcom -reportprogress 300 -93 -work work C:/Users/Prajwal Nakure/Downloads/TRAFFICLC/TRAFFICLC/TRAFFICLC.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity TRAFFICLC
# -- Compiling architecture behavioural of TRAFFICLC
# End time: 16:35:11 on Jun 14,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/Prajwal Nakure/Downloads/TRAFFICLC/TRAFFICLC/T1.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:35:11 on Jun 14,2024
# vcom -reportprogress 300 -93 -work work C:/Users/Prajwal Nakure/Downloads/TRAFFICLC/TRAFFICLC/T1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity T1
# -- Compiling architecture Behavioral of T1
# End time: 16:35:11 on Jun 14,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/Prajwal Nakure/Downloads/TRAFFICLC/TRAFFICLC/T5.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:35:12 on Jun 14,2024
# vcom -reportprogress 300 -93 -work work C:/Users/Prajwal Nakure/Downloads/TRAFFICLC/TRAFFICLC/T5.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity T5
# -- Compiling architecture Behavioral of T5
# End time: 16:35:12 on Jun 14,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/Prajwal Nakure/Downloads/TRAFFICLC/TRAFFICLC/EN42.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:35:12 on Jun 14,2024
# vcom -reportprogress 300 -93 -work work C:/Users/Prajwal Nakure/Downloads/TRAFFICLC/TRAFFICLC/EN42.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity en42
# -- Compiling architecture Behavioral of en42
# End time: 16:35:12 on Jun 14,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {C:/Users/Prajwal Nakure/Downloads/TRAFFICLC/TRAFFICLC/Testbench.vhdl}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:35:12 on Jun 14,2024
# vcom -reportprogress 300 -93 -work work C:/Users/Prajwal Nakure/Downloads/TRAFFICLC/TRAFFICLC/Testbench.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Compiling entity Testbench
# -- Compiling architecture test of Testbench
# End time: 16:35:12 on Jun 14,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L maxv -L rtl_work -L work -voptargs="+acc"  Testbench
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L maxv -L rtl_work -L work -voptargs=""+acc"" Testbench 
# Start time: 16:35:12 on Jun 14,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_textio(body)
# Loading work.testbench(test)
# Loading ieee.numeric_std(body)
# Loading work.trafficlc(behavioural)
# Loading work.t1(behavioral)
# Loading work.t5(behavioral)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.en42(behavioral)
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Break key hit
# Simulation stop requested.
# End time: 16:35:38 on Jun 14,2024, Elapsed time: 0:00:26
# Errors: 0, Warnings: 0
