0.6
2019.1
May 24 2019
15:06:07
C:/Users/sarah/Documents/1. UNIVERSITY/University/EEE4120F/EEE4120F_Practicals/Prac3/project_1/project_1.sim/sim_1/behav/xsim/glbl.v,1683011065,verilog,,,,glbl,,,,,,,,
C:/Users/sarah/Documents/1. UNIVERSITY/University/EEE4120F/EEE4120F_Practicals/Prac3/project_1/project_1.srcs/sim_1/new/testBench.v,1683011065,verilog,,,,testBench,,,,,,,,
C:/Users/sarah/Documents/1. UNIVERSITY/University/EEE4120F/EEE4120F_Practicals/Prac3/project_1/project_1.srcs/sources_1/new/shifter.v,1683011065,verilog,,C:/Users/sarah/Documents/1. UNIVERSITY/University/EEE4120F/EEE4120F_Practicals/Prac3/project_1/project_1.srcs/sources_1/new/sine_gen.v,,shifter,,,,,,,,
C:/Users/sarah/Documents/1. UNIVERSITY/University/EEE4120F/EEE4120F_Practicals/Prac3/project_1/project_1.srcs/sources_1/new/sine_gen.v,1683011065,verilog,,C:/Users/sarah/Documents/1. UNIVERSITY/University/EEE4120F/EEE4120F_Practicals/Prac3/project_1/project_1.srcs/sim_1/new/testBench.v,,sine_gen,,,,,,,,
