#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Fri Apr 27 15:12:39 2018
# Process ID: 8062
# Current directory: /home/sil/Documents/School/VHDL/Week7/ghdl
# Command line: vivado
# Log file: /home/sil/Documents/School/VHDL/Week7/ghdl/vivado.log
# Journal file: /home/sil/Documents/School/VHDL/Week7/ghdl/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/sil/Documents/School/VHDL/Week7/oef/project_1.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2017.4/data/ip'.
open_project: Time (s): cpu = 00:00:17 ; elapsed = 00:00:06 . Memory (MB): peak = 6082.195 ; gain = 101.637 ; free physical = 910 ; free virtual = 6157
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse /home/sil/Documents/School/VHDL/Week7/ghdl/opdr74_tb.vhd
export_ip_user_files -of_objects  [get_files /home/sil/Documents/School/VHDL/Week7/oef/project_1.srcs/sources_1/new/opdr74.vhd] -no_script -reset -force -quiet
remove_files  /home/sil/Documents/School/VHDL/Week7/oef/project_1.srcs/sources_1/new/opdr74.vhd
file delete -force /home/sil/Documents/School/VHDL/Week7/oef/project_1.srcs/sources_1/new/opdr74.vhd
add_files -norecurse /home/sil/Documents/School/VHDL/Week7/ghdl/opdr74.vhd
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
set_property top opdr74_tb_behavorial_cfg [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/sil/Documents/School/VHDL/Week7/oef/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'opdr74_tb_behavorial_cfg' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/sil/Documents/School/VHDL/Week7/oef/project_1.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj opdr74_tb_behavorial_cfg_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/sil/Documents/School/VHDL/Week7/ghdl/opdr73.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity opdr73
INFO: [VRFC 10-163] Analyzing VHDL file "/home/sil/Documents/School/VHDL/Week7/ghdl/opdr74.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity opdr74
INFO: [VRFC 10-163] Analyzing VHDL file "/home/sil/Documents/School/VHDL/Week7/ghdl/opdr73_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity opdr73_tb
INFO: [VRFC 10-163] Analyzing VHDL file "/home/sil/Documents/School/VHDL/Week7/ghdl/opdr74_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity opdr74_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/sil/Documents/School/VHDL/Week7/oef/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2017.4/bin/unwrapped/lnx64.o/xelab -wto 1721a90cff9c47e7a21e07c8083b3f58 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot opdr74_tb_behavorial_cfg_behav xil_defaultlib.opdr74_tb_behavorial_cfg -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1625] value in initialization depends on signal tbtemp [/home/sil/Documents/School/VHDL/Week7/ghdl/opdr74_tb.vhd:53]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.opdr74 [opdr74_default]
Compiling architecture behavorial of entity xil_defaultlib.opdr74_tb [opdr74_tb]
Built simulation snapshot opdr74_tb_behavorial_cfg_behav

****** Webtalk v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source /home/sil/Documents/School/VHDL/Week7/oef/project_1.sim/sim_1/behav/xsim/xsim.dir/opdr74_tb_behavorial_cfg_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] '/home/sil/Documents/School/VHDL/Week7/oef/project_1.sim/sim_1/behav/xsim/xsim.dir/opdr74_tb_behavorial_cfg_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Fri Apr 27 15:15:57 2018. For additional details about this file, please refer to the WebTalk help file at /opt/Xilinx/Vivado/2017.4/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Fri Apr 27 15:15:57 2018...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/sil/Documents/School/VHDL/Week7/oef/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "opdr74_tb_behavorial_cfg_behav -key {Behavioral:sim_1:Functional:opdr74_tb_behavorial_cfg} -tclbatch {opdr74_tb_behavorial_cfg.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source opdr74_tb_behavorial_cfg.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'opdr74_tb_behavorial_cfg_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 6271.043 ; gain = 81.516 ; free physical = 731 ; free virtual = 5992
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 6279.082 ; gain = 0.000 ; free physical = 876 ; free virtual = 6137
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/sil/Documents/School/VHDL/Week7/oef/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'opdr74_tb_behavorial_cfg' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/sil/Documents/School/VHDL/Week7/oef/project_1.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj opdr74_tb_behavorial_cfg_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/sil/Documents/School/VHDL/Week7/ghdl/opdr74_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity opdr74_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/sil/Documents/School/VHDL/Week7/oef/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2017.4/bin/unwrapped/lnx64.o/xelab -wto 1721a90cff9c47e7a21e07c8083b3f58 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot opdr74_tb_behavorial_cfg_behav xil_defaultlib.opdr74_tb_behavorial_cfg -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1625] value in initialization depends on signal tbtemp [/home/sil/Documents/School/VHDL/Week7/ghdl/opdr74_tb.vhd:53]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.opdr74 [opdr74_default]
Compiling architecture behavorial of entity xil_defaultlib.opdr74_tb [opdr74_tb]
Built simulation snapshot opdr74_tb_behavorial_cfg_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/sil/Documents/School/VHDL/Week7/oef/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "opdr74_tb_behavorial_cfg_behav -key {Behavioral:sim_1:Functional:opdr74_tb_behavorial_cfg} -tclbatch {opdr74_tb_behavorial_cfg.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source opdr74_tb_behavorial_cfg.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'opdr74_tb_behavorial_cfg_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/sil/Documents/School/VHDL/Week7/oef/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'opdr74_tb_behavorial_cfg' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/sil/Documents/School/VHDL/Week7/oef/project_1.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj opdr74_tb_behavorial_cfg_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/sil/Documents/School/VHDL/Week7/oef/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2017.4/bin/unwrapped/lnx64.o/xelab -wto 1721a90cff9c47e7a21e07c8083b3f58 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot opdr74_tb_behavorial_cfg_behav xil_defaultlib.opdr74_tb_behavorial_cfg -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1625] value in initialization depends on signal tbtemp [/home/sil/Documents/School/VHDL/Week7/ghdl/opdr74_tb.vhd:53]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/sil/Documents/School/VHDL/Week7/oef/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "opdr74_tb_behavorial_cfg_behav -key {Behavioral:sim_1:Functional:opdr74_tb_behavorial_cfg} -tclbatch {opdr74_tb_behavorial_cfg.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source opdr74_tb_behavorial_cfg.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'opdr74_tb_behavorial_cfg_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/sil/Documents/School/VHDL/Week7/oef/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'opdr74_tb_behavorial_cfg' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/sil/Documents/School/VHDL/Week7/oef/project_1.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj opdr74_tb_behavorial_cfg_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/sil/Documents/School/VHDL/Week7/ghdl/opdr74_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity opdr74_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/sil/Documents/School/VHDL/Week7/oef/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2017.4/bin/unwrapped/lnx64.o/xelab -wto 1721a90cff9c47e7a21e07c8083b3f58 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot opdr74_tb_behavorial_cfg_behav xil_defaultlib.opdr74_tb_behavorial_cfg -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1625] value in initialization depends on signal tbtemp [/home/sil/Documents/School/VHDL/Week7/ghdl/opdr74_tb.vhd:54]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.opdr74 [opdr74_default]
Compiling architecture behavorial of entity xil_defaultlib.opdr74_tb [opdr74_tb]
Built simulation snapshot opdr74_tb_behavorial_cfg_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/sil/Documents/School/VHDL/Week7/oef/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "opdr74_tb_behavorial_cfg_behav -key {Behavioral:sim_1:Functional:opdr74_tb_behavorial_cfg} -tclbatch {opdr74_tb_behavorial_cfg.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source opdr74_tb_behavorial_cfg.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'opdr74_tb_behavorial_cfg_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/sil/Documents/School/VHDL/Week7/oef/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'opdr74_tb_behavorial_cfg' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/sil/Documents/School/VHDL/Week7/oef/project_1.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj opdr74_tb_behavorial_cfg_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/sil/Documents/School/VHDL/Week7/ghdl/opdr74_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity opdr74_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/sil/Documents/School/VHDL/Week7/oef/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2017.4/bin/unwrapped/lnx64.o/xelab -wto 1721a90cff9c47e7a21e07c8083b3f58 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot opdr74_tb_behavorial_cfg_behav xil_defaultlib.opdr74_tb_behavorial_cfg -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1625] value in initialization depends on signal tbtemp [/home/sil/Documents/School/VHDL/Week7/ghdl/opdr74_tb.vhd:54]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.opdr74 [opdr74_default]
Compiling architecture behavorial of entity xil_defaultlib.opdr74_tb [opdr74_tb]
Built simulation snapshot opdr74_tb_behavorial_cfg_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/sil/Documents/School/VHDL/Week7/oef/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "opdr74_tb_behavorial_cfg_behav -key {Behavioral:sim_1:Functional:opdr74_tb_behavorial_cfg} -tclbatch {opdr74_tb_behavorial_cfg.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source opdr74_tb_behavorial_cfg.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'opdr74_tb_behavorial_cfg_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/sil/Documents/School/VHDL/Week7/oef/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'opdr74_tb_behavorial_cfg' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/sil/Documents/School/VHDL/Week7/oef/project_1.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj opdr74_tb_behavorial_cfg_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/sil/Documents/School/VHDL/Week7/ghdl/opdr74_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity opdr74_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/sil/Documents/School/VHDL/Week7/oef/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2017.4/bin/unwrapped/lnx64.o/xelab -wto 1721a90cff9c47e7a21e07c8083b3f58 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot opdr74_tb_behavorial_cfg_behav xil_defaultlib.opdr74_tb_behavorial_cfg -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.opdr74 [opdr74_default]
Compiling architecture behavorial of entity xil_defaultlib.opdr74_tb [opdr74_tb]
Built simulation snapshot opdr74_tb_behavorial_cfg_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/sil/Documents/School/VHDL/Week7/oef/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "opdr74_tb_behavorial_cfg_behav -key {Behavioral:sim_1:Functional:opdr74_tb_behavorial_cfg} -tclbatch {opdr74_tb_behavorial_cfg.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source opdr74_tb_behavorial_cfg.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'opdr74_tb_behavorial_cfg_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/sil/Documents/School/VHDL/Week7/oef/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'opdr74_tb_behavorial_cfg' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/sil/Documents/School/VHDL/Week7/oef/project_1.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj opdr74_tb_behavorial_cfg_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/sil/Documents/School/VHDL/Week7/ghdl/opdr74_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity opdr74_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/sil/Documents/School/VHDL/Week7/oef/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2017.4/bin/unwrapped/lnx64.o/xelab -wto 1721a90cff9c47e7a21e07c8083b3f58 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot opdr74_tb_behavorial_cfg_behav xil_defaultlib.opdr74_tb_behavorial_cfg -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.opdr74 [opdr74_default]
Compiling architecture behavorial of entity xil_defaultlib.opdr74_tb [opdr74_tb]
Built simulation snapshot opdr74_tb_behavorial_cfg_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/sil/Documents/School/VHDL/Week7/oef/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "opdr74_tb_behavorial_cfg_behav -key {Behavioral:sim_1:Functional:opdr74_tb_behavorial_cfg} -tclbatch {opdr74_tb_behavorial_cfg.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source opdr74_tb_behavorial_cfg.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'opdr74_tb_behavorial_cfg_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/sil/Documents/School/VHDL/Week7/oef/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'opdr74_tb_behavorial_cfg' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/sil/Documents/School/VHDL/Week7/oef/project_1.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj opdr74_tb_behavorial_cfg_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/sil/Documents/School/VHDL/Week7/ghdl/opdr74_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity opdr74_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/sil/Documents/School/VHDL/Week7/oef/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2017.4/bin/unwrapped/lnx64.o/xelab -wto 1721a90cff9c47e7a21e07c8083b3f58 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot opdr74_tb_behavorial_cfg_behav xil_defaultlib.opdr74_tb_behavorial_cfg -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.opdr74 [opdr74_default]
Compiling architecture behavorial of entity xil_defaultlib.opdr74_tb [opdr74_tb]
Built simulation snapshot opdr74_tb_behavorial_cfg_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/sil/Documents/School/VHDL/Week7/oef/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "opdr74_tb_behavorial_cfg_behav -key {Behavioral:sim_1:Functional:opdr74_tb_behavorial_cfg} -tclbatch {opdr74_tb_behavorial_cfg.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source opdr74_tb_behavorial_cfg.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'opdr74_tb_behavorial_cfg_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/sil/Documents/School/VHDL/Week7/oef/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'opdr74_tb_behavorial_cfg' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/sil/Documents/School/VHDL/Week7/oef/project_1.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj opdr74_tb_behavorial_cfg_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/sil/Documents/School/VHDL/Week7/ghdl/opdr74_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity opdr74_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/sil/Documents/School/VHDL/Week7/oef/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2017.4/bin/unwrapped/lnx64.o/xelab -wto 1721a90cff9c47e7a21e07c8083b3f58 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot opdr74_tb_behavorial_cfg_behav xil_defaultlib.opdr74_tb_behavorial_cfg -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.opdr74 [opdr74_default]
Compiling architecture behavorial of entity xil_defaultlib.opdr74_tb [opdr74_tb]
Built simulation snapshot opdr74_tb_behavorial_cfg_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/sil/Documents/School/VHDL/Week7/oef/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "opdr74_tb_behavorial_cfg_behav -key {Behavioral:sim_1:Functional:opdr74_tb_behavorial_cfg} -tclbatch {opdr74_tb_behavorial_cfg.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source opdr74_tb_behavorial_cfg.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'opdr74_tb_behavorial_cfg_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/sil/Documents/School/VHDL/Week7/oef/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'opdr74_tb_behavorial_cfg' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/sil/Documents/School/VHDL/Week7/oef/project_1.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj opdr74_tb_behavorial_cfg_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/sil/Documents/School/VHDL/Week7/ghdl/opdr74_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity opdr74_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/sil/Documents/School/VHDL/Week7/oef/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2017.4/bin/unwrapped/lnx64.o/xelab -wto 1721a90cff9c47e7a21e07c8083b3f58 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot opdr74_tb_behavorial_cfg_behav xil_defaultlib.opdr74_tb_behavorial_cfg -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.opdr74 [opdr74_default]
Compiling architecture behavorial of entity xil_defaultlib.opdr74_tb [opdr74_tb]
Built simulation snapshot opdr74_tb_behavorial_cfg_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/sil/Documents/School/VHDL/Week7/oef/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "opdr74_tb_behavorial_cfg_behav -key {Behavioral:sim_1:Functional:opdr74_tb_behavorial_cfg} -tclbatch {opdr74_tb_behavorial_cfg.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source opdr74_tb_behavorial_cfg.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'opdr74_tb_behavorial_cfg_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Fri Apr 27 15:59:30 2018...
