<?xml version="1.0" encoding="UTF-8" standalone="no" ?><TCML xmlns="tcml"><Scenario Id="Primary"/><Scenario Id="place_and_route"><clock Id="1"><name>CLK_50MHZ</name><period>20</period><waveform>0 10</waveform><source><type>CLOCK_SRC</type><toolcontext>SDC_USER</toolcontext><orig_string>[get_ports { CLK_50MHZ }]</orig_string><macro><type>PORT</type><pattern>CLK_50MHZ</pattern></macro></source><comment/><origin><file>D:/exp/MPF300T-PolarFire-Eval-Kit/Modify_The_FPGA_Design/PF_CoreRISCV_AXI4_SysServices/designer/RISCV_TOP/place_route.sdc</file><line>7</line></origin></clock><generated_clock Id="2"><name>PF_CCC_0/pll_inst_0/OUT0</name><source><type>GENCLOCK_SRC</type><toolcontext>SDC_USER</toolcontext><orig_string>[get_pins { PF_CCC_0/pll_inst_0/OUT0 }]</orig_string><macro><type>PIN</type><pattern>PF_CCC_0/pll_inst_0:OUT0</pattern></macro></source><master><type>CLOCK_REF</type><toolcontext>SDC_USER</toolcontext><orig_string>[get_pins { PF_CCC_0/pll_inst_0/REF_CLK_0 }]</orig_string><macro><type>PIN</type><pattern>PF_CCC_0/pll_inst_0:REF_CLK_0</pattern></macro></master><mult_factor>83</mult_factor><div_factor>50</div_factor><comment/><edges/><edge_shift/><origin><file>D:/exp/MPF300T-PolarFire-Eval-Kit/Modify_The_FPGA_Design/PF_CoreRISCV_AXI4_SysServices/designer/RISCV_TOP/place_route.sdc</file><line>8</line></origin></generated_clock></Scenario></TCML>