#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Tue Jul 19 11:42:34 2016
# Process ID: 10312
# Current directory: C:/Users/acb610/Documents/GitHub/CS2204-Summer-2016-Research-Project/mb_test/mb_test.runs/impl_1
# Command line: vivado.exe -log mb_wrapper.vdi -applog -messageDb vivado.pb -mode batch -source mb_wrapper.tcl -notrace
# Log file: C:/Users/acb610/Documents/GitHub/CS2204-Summer-2016-Research-Project/mb_test/mb_test.runs/impl_1/mb_wrapper.vdi
# Journal file: C:/Users/acb610/Documents/GitHub/CS2204-Summer-2016-Research-Project/mb_test/mb_test.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source mb_wrapper.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 137 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.2
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/acb610/Documents/GitHub/CS2204-Summer-2016-Research-Project/mb_test/mb_test.srcs/sources_1/bd/mb/ip/mb_microblaze_0_0/mb_microblaze_0_0.xdc] for cell 'mb_i/microblaze_0/U0'
Finished Parsing XDC File [c:/Users/acb610/Documents/GitHub/CS2204-Summer-2016-Research-Project/mb_test/mb_test.srcs/sources_1/bd/mb/ip/mb_microblaze_0_0/mb_microblaze_0_0.xdc] for cell 'mb_i/microblaze_0/U0'
Parsing XDC File [c:/Users/acb610/Documents/GitHub/CS2204-Summer-2016-Research-Project/mb_test/mb_test.srcs/sources_1/bd/mb/ip/mb_dlmb_v10_0/mb_dlmb_v10_0.xdc] for cell 'mb_i/microblaze_0_local_memory/dlmb_v10/U0'
Finished Parsing XDC File [c:/Users/acb610/Documents/GitHub/CS2204-Summer-2016-Research-Project/mb_test/mb_test.srcs/sources_1/bd/mb/ip/mb_dlmb_v10_0/mb_dlmb_v10_0.xdc] for cell 'mb_i/microblaze_0_local_memory/dlmb_v10/U0'
Parsing XDC File [c:/Users/acb610/Documents/GitHub/CS2204-Summer-2016-Research-Project/mb_test/mb_test.srcs/sources_1/bd/mb/ip/mb_ilmb_v10_0/mb_ilmb_v10_0.xdc] for cell 'mb_i/microblaze_0_local_memory/ilmb_v10/U0'
Finished Parsing XDC File [c:/Users/acb610/Documents/GitHub/CS2204-Summer-2016-Research-Project/mb_test/mb_test.srcs/sources_1/bd/mb/ip/mb_ilmb_v10_0/mb_ilmb_v10_0.xdc] for cell 'mb_i/microblaze_0_local_memory/ilmb_v10/U0'
Parsing XDC File [c:/Users/acb610/Documents/GitHub/CS2204-Summer-2016-Research-Project/mb_test/mb_test.srcs/sources_1/bd/mb/ip/mb_mdm_1_0/mb_mdm_1_0.xdc] for cell 'mb_i/mdm_1/U0'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/acb610/Documents/GitHub/CS2204-Summer-2016-Research-Project/mb_test/mb_test.srcs/sources_1/bd/mb/ip/mb_mdm_1_0/mb_mdm_1_0.xdc:50]
get_clocks: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1006.441 ; gain = 474.973
Finished Parsing XDC File [c:/Users/acb610/Documents/GitHub/CS2204-Summer-2016-Research-Project/mb_test/mb_test.srcs/sources_1/bd/mb/ip/mb_mdm_1_0/mb_mdm_1_0.xdc] for cell 'mb_i/mdm_1/U0'
Parsing XDC File [c:/Users/acb610/Documents/GitHub/CS2204-Summer-2016-Research-Project/mb_test/mb_test.srcs/sources_1/bd/mb/ip/mb_clk_wiz_1_0/mb_clk_wiz_1_0_board.xdc] for cell 'mb_i/clk_wiz_1/inst'
Finished Parsing XDC File [c:/Users/acb610/Documents/GitHub/CS2204-Summer-2016-Research-Project/mb_test/mb_test.srcs/sources_1/bd/mb/ip/mb_clk_wiz_1_0/mb_clk_wiz_1_0_board.xdc] for cell 'mb_i/clk_wiz_1/inst'
Parsing XDC File [c:/Users/acb610/Documents/GitHub/CS2204-Summer-2016-Research-Project/mb_test/mb_test.srcs/sources_1/bd/mb/ip/mb_clk_wiz_1_0/mb_clk_wiz_1_0.xdc] for cell 'mb_i/clk_wiz_1/inst'
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/acb610/Documents/GitHub/CS2204-Summer-2016-Research-Project/mb_test/mb_test.srcs/sources_1/bd/mb/ip/mb_clk_wiz_1_0/mb_clk_wiz_1_0.xdc:57]
Finished Parsing XDC File [c:/Users/acb610/Documents/GitHub/CS2204-Summer-2016-Research-Project/mb_test/mb_test.srcs/sources_1/bd/mb/ip/mb_clk_wiz_1_0/mb_clk_wiz_1_0.xdc] for cell 'mb_i/clk_wiz_1/inst'
Parsing XDC File [c:/Users/acb610/Documents/GitHub/CS2204-Summer-2016-Research-Project/mb_test/mb_test.srcs/sources_1/bd/mb/ip/mb_rst_clk_wiz_1_100M_0/mb_rst_clk_wiz_1_100M_0_board.xdc] for cell 'mb_i/rst_clk_wiz_1_100M/U0'
Finished Parsing XDC File [c:/Users/acb610/Documents/GitHub/CS2204-Summer-2016-Research-Project/mb_test/mb_test.srcs/sources_1/bd/mb/ip/mb_rst_clk_wiz_1_100M_0/mb_rst_clk_wiz_1_100M_0_board.xdc] for cell 'mb_i/rst_clk_wiz_1_100M/U0'
Parsing XDC File [c:/Users/acb610/Documents/GitHub/CS2204-Summer-2016-Research-Project/mb_test/mb_test.srcs/sources_1/bd/mb/ip/mb_rst_clk_wiz_1_100M_0/mb_rst_clk_wiz_1_100M_0.xdc] for cell 'mb_i/rst_clk_wiz_1_100M/U0'
Finished Parsing XDC File [c:/Users/acb610/Documents/GitHub/CS2204-Summer-2016-Research-Project/mb_test/mb_test.srcs/sources_1/bd/mb/ip/mb_rst_clk_wiz_1_100M_0/mb_rst_clk_wiz_1_100M_0.xdc] for cell 'mb_i/rst_clk_wiz_1_100M/U0'
Parsing XDC File [c:/Users/acb610/Documents/GitHub/CS2204-Summer-2016-Research-Project/mb_test/mb_test.srcs/sources_1/bd/mb/ip/mb_axi_uartlite_0_0/mb_axi_uartlite_0_0_board.xdc] for cell 'mb_i/axi_uartlite_0/U0'
Finished Parsing XDC File [c:/Users/acb610/Documents/GitHub/CS2204-Summer-2016-Research-Project/mb_test/mb_test.srcs/sources_1/bd/mb/ip/mb_axi_uartlite_0_0/mb_axi_uartlite_0_0_board.xdc] for cell 'mb_i/axi_uartlite_0/U0'
Parsing XDC File [c:/Users/acb610/Documents/GitHub/CS2204-Summer-2016-Research-Project/mb_test/mb_test.srcs/sources_1/bd/mb/ip/mb_axi_uartlite_0_0/mb_axi_uartlite_0_0.xdc] for cell 'mb_i/axi_uartlite_0/U0'
Finished Parsing XDC File [c:/Users/acb610/Documents/GitHub/CS2204-Summer-2016-Research-Project/mb_test/mb_test.srcs/sources_1/bd/mb/ip/mb_axi_uartlite_0_0/mb_axi_uartlite_0_0.xdc] for cell 'mb_i/axi_uartlite_0/U0'
Parsing XDC File [C:/Users/acb610/Downloads/nexys4ddr_master_xdc/Nexys4DDR_Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'tx'. [C:/Users/acb610/Downloads/nexys4ddr_master_xdc/Nexys4DDR_Master.xdc:219]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/acb610/Downloads/nexys4ddr_master_xdc/Nexys4DDR_Master.xdc:219]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rx'. [C:/Users/acb610/Downloads/nexys4ddr_master_xdc/Nexys4DDR_Master.xdc:220]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/acb610/Downloads/nexys4ddr_master_xdc/Nexys4DDR_Master.xdc:220]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/acb610/Downloads/nexys4ddr_master_xdc/Nexys4DDR_Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Generating merged BMM file for the design top 'mb_wrapper'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: c:/Users/acb610/Documents/GitHub/CS2204-Summer-2016-Research-Project/mb_test/mb_test.srcs/sources_1/bd/mb/ip/mb_microblaze_0_0/data/mb_bootloop_le.elf 
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 96 instances were transformed.
  LUT6_2 => LUT6_2 (LUT5, LUT6): 80 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 16 instances

link_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1006.594 ; gain = 765.043
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.109 . Memory (MB): peak = 1006.594 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-2] Deriving generated clocks

Starting Logic Optimization Task
Implement Debug Cores | Checksum: 14b3bfe9d

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 12943cbea

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.437 . Memory (MB): peak = 1007.156 ; gain = 0.000

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 1 inverter(s) to 10 load pin(s).
INFO: [Opt 31-10] Eliminated 196 cells.
Phase 2 Constant Propagation | Checksum: 1f3b98372

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.780 . Memory (MB): peak = 1007.156 ; gain = 0.000

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 952 unconnected nets.
INFO: [Opt 31-11] Eliminated 708 unconnected cells.
Phase 3 Sweep | Checksum: 1da60cfc2

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1007.156 ; gain = 0.000

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1007.156 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 1da60cfc2

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1007.156 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 16 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 32
Ending PowerOpt Patch Enables Task | Checksum: 1da60cfc2

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 1143.184 ; gain = 0.000
Ending Power Optimization Task | Checksum: 1da60cfc2

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1143.184 ; gain = 136.027
INFO: [Common 17-83] Releasing license: Implementation
29 Infos, 2 Warnings, 2 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 1143.184 ; gain = 0.000
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/acb610/Documents/GitHub/CS2204-Summer-2016-Research-Project/mb_test/mb_test.runs/impl_1/mb_wrapper_drc_opted.rpt.
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 1143.184 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 1143.184 ; gain = 0.000

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 1.1.1 ParallelPlaceIOClockAndInitTop

Phase 1.1.1.1 Pre-Place Cells
Phase 1.1.1.1 Pre-Place Cells | Checksum: 0841467c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.062 . Memory (MB): peak = 1143.184 ; gain = 0.000

Phase 1.1.1.2 Constructing HAPIClkRuleMgr
Phase 1.1.1.2 Constructing HAPIClkRuleMgr | Checksum: 0841467c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.109 . Memory (MB): peak = 1143.184 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 1.1.1.3 IO and Clk Clean Up

Phase 1.1.1.3.1 Constructing HAPIClkRuleMgr
Phase 1.1.1.3.1 Constructing HAPIClkRuleMgr | Checksum: 0841467c

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.920 . Memory (MB): peak = 1143.184 ; gain = 0.000
Phase 1.1.1.3 IO and Clk Clean Up | Checksum: 0841467c

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.936 . Memory (MB): peak = 1143.184 ; gain = 0.000

Phase 1.1.1.4 Implementation Feasibility check On IDelay
Phase 1.1.1.4 Implementation Feasibility check On IDelay | Checksum: 0841467c

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.936 . Memory (MB): peak = 1143.184 ; gain = 0.000

Phase 1.1.1.5 Commit IO Placement
Phase 1.1.1.5 Commit IO Placement | Checksum: 20fc5e6b

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.936 . Memory (MB): peak = 1143.184 ; gain = 0.000
Phase 1.1.1 ParallelPlaceIOClockAndInitTop | Checksum: 20fc5e6b

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.936 . Memory (MB): peak = 1143.184 ; gain = 0.000
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: ec4474e1

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.936 . Memory (MB): peak = 1143.184 ; gain = 0.000

Phase 1.2 Build Placer Netlist Model

Phase 1.2.1 Place Init Design

Phase 1.2.1.1 Make Others
Phase 1.2.1.1 Make Others | Checksum: 150a19e30

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1143.184 ; gain = 0.000

Phase 1.2.1.2 Init Lut Pin Assignment
Phase 1.2.1.2 Init Lut Pin Assignment | Checksum: 150a19e30

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1143.184 ; gain = 0.000
Phase 1.2.1 Place Init Design | Checksum: 1e052e635

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1143.184 ; gain = 0.000
Phase 1.2 Build Placer Netlist Model | Checksum: 1e052e635

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1143.184 ; gain = 0.000

Phase 1.3 Constrain Clocks/Macros
Phase 1.3 Constrain Clocks/Macros | Checksum: 1e052e635

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1143.184 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 1e052e635

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1143.184 ; gain = 0.000

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 278030ac6

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1143.184 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 278030ac6

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1143.184 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 25a2153b4

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 1143.184 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 2606847be

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 1143.184 ; gain = 0.000

Phase 3.4 updateClock Trees: DP
Phase 3.4 updateClock Trees: DP | Checksum: 2606847be

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 1143.184 ; gain = 0.000

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 2acfe35e7

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 1143.184 ; gain = 0.000

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 2acfe35e7

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 1143.184 ; gain = 0.000

Phase 3.7 Small Shape Detail Placement
Phase 3.7 Small Shape Detail Placement | Checksum: 239e46f81

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 1143.184 ; gain = 0.000

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 19bd6ca19

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 1143.184 ; gain = 0.000

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: 19bd6ca19

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 1143.184 ; gain = 0.000

Phase 3.10 Fast Optimization
Phase 3.10 Fast Optimization | Checksum: 19bd6ca19

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 1143.184 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 19bd6ca19

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 1143.184 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 updateClock Trees: PCOPT
Phase 4.1.1 updateClock Trees: PCOPT | Checksum: 1f51c707a

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1143.184 ; gain = 0.000

Phase 4.1.2 Post Placement Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=2.838. For the most accurate timing information please run report_timing.
Phase 4.1.2 Post Placement Optimization | Checksum: 1e29be177

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1143.184 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 1e29be177

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1143.184 ; gain = 0.000

Phase 4.2 Sweep Clock Roots: Post-Placement
Phase 4.2 Sweep Clock Roots: Post-Placement | Checksum: 1e29be177

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1143.184 ; gain = 0.000

Phase 4.3 Uram Pipeline Register Optimization
Phase 4.3 Uram Pipeline Register Optimization | Checksum: 1e29be177

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1143.184 ; gain = 0.000

Phase 4.4 Post Placement Cleanup
Phase 4.4 Post Placement Cleanup | Checksum: 1e29be177

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1143.184 ; gain = 0.000

Phase 4.5 Placer Reporting
Phase 4.5 Placer Reporting | Checksum: 1e29be177

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1143.184 ; gain = 0.000

Phase 4.6 Final Placement Cleanup
Phase 4.6 Final Placement Cleanup | Checksum: 1731d17ec

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1143.184 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1731d17ec

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1143.184 ; gain = 0.000
Ending Placer Task | Checksum: c3b5a0cc

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1143.184 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
44 Infos, 2 Warnings, 2 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 1143.184 ; gain = 0.000
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.281 . Memory (MB): peak = 1143.184 ; gain = 0.000
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 1143.184 ; gain = 0.000
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 1143.184 ; gain = 0.000
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 1143.184 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 4cd196fe ConstDB: 0 ShapeSum: 76e409ce RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 11fd0b05a

Time (s): cpu = 00:00:26 ; elapsed = 00:00:23 . Memory (MB): peak = 1191.266 ; gain = 48.082

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 11fd0b05a

Time (s): cpu = 00:00:26 ; elapsed = 00:00:23 . Memory (MB): peak = 1191.266 ; gain = 48.082

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 11fd0b05a

Time (s): cpu = 00:00:26 ; elapsed = 00:00:23 . Memory (MB): peak = 1191.266 ; gain = 48.082

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 11fd0b05a

Time (s): cpu = 00:00:26 ; elapsed = 00:00:23 . Memory (MB): peak = 1191.266 ; gain = 48.082
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1bb151f35

Time (s): cpu = 00:00:28 ; elapsed = 00:00:24 . Memory (MB): peak = 1194.539 ; gain = 51.355
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.974  | TNS=0.000  | WHS=-0.316 | THS=-100.556|

Phase 2 Router Initialization | Checksum: 13e728852

Time (s): cpu = 00:00:29 ; elapsed = 00:00:25 . Memory (MB): peak = 1194.539 ; gain = 51.355

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 16ab1e821

Time (s): cpu = 00:00:31 ; elapsed = 00:00:26 . Memory (MB): peak = 1197.578 ; gain = 54.395

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 250
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 192016e11

Time (s): cpu = 00:00:33 ; elapsed = 00:00:27 . Memory (MB): peak = 1197.578 ; gain = 54.395
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.299  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 22d05e5fd

Time (s): cpu = 00:00:33 ; elapsed = 00:00:27 . Memory (MB): peak = 1197.578 ; gain = 54.395
Phase 4 Rip-up And Reroute | Checksum: 22d05e5fd

Time (s): cpu = 00:00:33 ; elapsed = 00:00:27 . Memory (MB): peak = 1197.578 ; gain = 54.395

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 17e7a5adf

Time (s): cpu = 00:00:33 ; elapsed = 00:00:27 . Memory (MB): peak = 1197.578 ; gain = 54.395
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.299  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 17e7a5adf

Time (s): cpu = 00:00:33 ; elapsed = 00:00:27 . Memory (MB): peak = 1197.578 ; gain = 54.395

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 17e7a5adf

Time (s): cpu = 00:00:33 ; elapsed = 00:00:27 . Memory (MB): peak = 1197.578 ; gain = 54.395
Phase 5 Delay and Skew Optimization | Checksum: 17e7a5adf

Time (s): cpu = 00:00:33 ; elapsed = 00:00:27 . Memory (MB): peak = 1197.578 ; gain = 54.395

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1fd060aa7

Time (s): cpu = 00:00:33 ; elapsed = 00:00:27 . Memory (MB): peak = 1197.578 ; gain = 54.395
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.299  | TNS=0.000  | WHS=0.030  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1ad9917d3

Time (s): cpu = 00:00:33 ; elapsed = 00:00:27 . Memory (MB): peak = 1197.578 ; gain = 54.395
Phase 6 Post Hold Fix | Checksum: 1ad9917d3

Time (s): cpu = 00:00:33 ; elapsed = 00:00:27 . Memory (MB): peak = 1197.578 ; gain = 54.395

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.487879 %
  Global Horizontal Routing Utilization  = 0.688974 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 2350d5a09

Time (s): cpu = 00:00:33 ; elapsed = 00:00:27 . Memory (MB): peak = 1197.578 ; gain = 54.395

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 2350d5a09

Time (s): cpu = 00:00:34 ; elapsed = 00:00:27 . Memory (MB): peak = 1197.578 ; gain = 54.395

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1d01a7c69

Time (s): cpu = 00:00:34 ; elapsed = 00:00:28 . Memory (MB): peak = 1197.578 ; gain = 54.395

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=2.299  | TNS=0.000  | WHS=0.030  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1d01a7c69

Time (s): cpu = 00:00:34 ; elapsed = 00:00:28 . Memory (MB): peak = 1197.578 ; gain = 54.395
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:34 ; elapsed = 00:00:28 . Memory (MB): peak = 1197.578 ; gain = 54.395

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
57 Infos, 2 Warnings, 2 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:35 ; elapsed = 00:00:28 . Memory (MB): peak = 1197.578 ; gain = 54.395
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.312 . Memory (MB): peak = 1197.578 ; gain = 0.000
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/acb610/Documents/GitHub/CS2204-Summer-2016-Research-Project/mb_test/mb_test.runs/impl_1/mb_wrapper_drc_routed.rpt.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
INFO: [Common 17-206] Exiting Vivado at Tue Jul 19 11:43:37 2016...
