

================================================================
== Synthesis Summary Report of 'lab2_z0'
================================================================
+ General Information: 
    * Date:           Tue Oct 18 01:21:55 2022
    * Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
    * Project:        lab2_z0_ex
    * Solution:       ex_sol6 (Vivado IP Flow Target)
    * Product family: artix7
    * Target device:  xa7a12t-csg325-1Q
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +-------------------+------+------+---------+--------+----------+---------+------+----------+------+----+---------+----------+-----+
    |      Modules      | Issue|      | Latency | Latency| Iteration|         | Trip |          |      |    |         |          |     |
    |      & Loops      | Type | Slack| (cycles)|  (ns)  |  Latency | Interval| Count| Pipelined| BRAM | DSP|    FF   |    LUT   | URAM|
    +-------------------+------+------+---------+--------+----------+---------+------+----------+------+----+---------+----------+-----+
    |+ lab2_z0          |     -|  2.55|        7|  70.000|         -|        8|     -|        no|     -|   -|  7 (~0%)|  68 (~0%)|    -|
    | o VITIS_LOOP_7_1  |     -|  9.00|        6|  60.000|         2|        -|     3|        no|     -|   -|        -|         -|    -|
    +-------------------+------+------+---------+--------+----------+---------+------+----------+------+----+---------+----------+-----+


================================================================
== HW Interfaces
================================================================
* AP_MEMORY
+---------------+----------+
| Interface     | Bitwidth |
+---------------+----------+
| in_a_address0 | 2        |
| in_a_q0       | 16       |
| in_b_address0 | 2        |
| in_b_q0       | 16       |
| res_address0  | 2        |
| res_d0        | 32       |
+---------------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+----------+
| Argument | Direction | Datatype |
+----------+-----------+----------+
| in_a     | in        | short*   |
| in_b     | in        | short*   |
| res      | out       | int*     |
+----------+-----------+----------+

* SW-to-HW Mapping
+----------+---------------+---------+----------+
| Argument | HW Interface  | HW Type | HW Usage |
+----------+---------------+---------+----------+
| in_a     | in_a_address0 | port    | offset   |
| in_a     | in_a_ce0      | port    |          |
| in_a     | in_a_q0       | port    |          |
| in_b     | in_b_address0 | port    | offset   |
| in_b     | in_b_ce0      | port    |          |
| in_b     | in_b_q0       | port    |          |
| res      | res_address0  | port    | offset   |
| res      | res_ce0       | port    |          |
| res      | res_we0       | port    |          |
| res      | res_d0        | port    |          |
+----------+---------------+---------+----------+


================================================================
== Bind Op Report
================================================================
+---------------------+-----+--------+----------+-----+--------+---------+
| Name                | DSP | Pragma | Variable | Op  | Impl   | Latency |
+---------------------+-----+--------+----------+-----+--------+---------+
| + lab2_z0           | 0   |        |          |     |        |         |
|   add_ln7_fu_103_p2 | -   |        | add_ln7  | add | fabric | 0       |
|   tmp_res_fu_122_p2 | -   |        | tmp_res  | add | fabric | 0       |
+---------------------+-----+--------+----------+-----+--------+---------+


================================================================
== Bind Storage Report
================================================================
  No bind storage info in design

================================================================
== User Pragma Report
================================================================
* Valid Pragma Syntax
+----------+---------+---------------------------------+
| Type     | Options | Location                        |
+----------+---------+---------------------------------+
| pipeline | off     | ./source/lab2_z0.c:9 in lab2_z0 |
+----------+---------+---------------------------------+


