attribute \generator "nMigen"
attribute \nmigen.hierarchy "top.dut"
module \dut
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:34"
  wire width 7 output 0 \quot
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:35"
  wire width 7 output 1 \rema
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:26"
  wire width 4 input 2 \denom
  attribute \src "/home/fl4shk/.local/lib/python3.8/site-packages/nmigen/hdl/ir.py:526"
  wire width 1 input 3 \rst
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:32"
  wire width 1 output 4 \busy
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:32"
  wire width 1 \busy$next
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:31"
  wire width 1 output 5 \valid
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:31"
  wire width 1 \valid$next
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:23"
  wire width 1 input 6 \start
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:25"
  wire width 7 input 7 \numer
  attribute \src "/home/fl4shk/.local/lib/python3.8/site-packages/nmigen/hdl/ir.py:526"
  wire width 1 input 8 \clk
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:175"
  wire width 7 \shift_in_rema
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:260"
  wire width 3 $1
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:436"
  wire width 9 \temp_numer
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:436"
  wire width 9 \temp_numer$next
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:179"
  wire width 8 \chunk_start
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:179"
  wire width 8 \chunk_start$next
  attribute \src "/home/fl4shk/.local/lib/python3.8/site-packages/nmigen/back/rtlil.py:609"
  wire width 10 $2
  attribute \src "/home/fl4shk/.local/lib/python3.8/site-packages/nmigen/back/rtlil.py:609"
  cell $mul $3
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 10
    connect \A \chunk_start
    connect \B 2'11
    connect \Y $2
  end
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:260"
  cell $shift $4
    parameter \A_SIGNED 0
    parameter \A_WIDTH 9
    parameter \B_SIGNED 0
    parameter \B_WIDTH 10
    parameter \Y_WIDTH 3
    connect \A \temp_numer
    connect \B $2
    connect \Y $1
  end
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:167"
  wire width 9 \temp_rema
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:167"
  wire width 9 \temp_rema$next
  process $group_0
    assign \shift_in_rema 7'0000000
    assign \shift_in_rema { \temp_rema [5:0] $1 } [6:0]
    sync init
  end
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:184"
  wire width 8 \temp_gt_vec
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:184"
  wire width 8 \temp_gt_vec$next
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:182"
  wire width 8 \gt_vec
  process $group_1
    assign \temp_gt_vec$next \temp_gt_vec
    assign \temp_gt_vec$next \gt_vec
    attribute \src "/home/fl4shk/.local/lib/python3.8/site-packages/nmigen/hdl/xfrm.py:519"
    switch \rst
      case 1'1
        assign \temp_gt_vec$next 8'00000000
    end
    sync init
      update \temp_gt_vec 8'00000000
    sync posedge \clk
      update \temp_gt_vec \temp_gt_vec$next
  end
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:444"
  wire width 7 $signal
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:444"
  wire width 7 $signal$next
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:275"
  wire width 1 $5
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:275"
  cell $gt $6
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A $signal
    connect \B \shift_in_rema
    connect \Y $5
  end
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:444"
  wire width 7 $signal$7
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:444"
  wire width 7 $signal$7$next
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:275"
  wire width 1 $8
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:275"
  cell $gt $9
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A $signal$7
    connect \B \shift_in_rema
    connect \Y $8
  end
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:444"
  wire width 7 $signal$10
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:444"
  wire width 7 $signal$10$next
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:275"
  wire width 1 $11
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:275"
  cell $gt $12
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A $signal$10
    connect \B \shift_in_rema
    connect \Y $11
  end
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:444"
  wire width 7 $signal$13
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:444"
  wire width 7 $signal$13$next
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:275"
  wire width 1 $14
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:275"
  cell $gt $15
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A $signal$13
    connect \B \shift_in_rema
    connect \Y $14
  end
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:444"
  wire width 7 $signal$16
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:444"
  wire width 7 $signal$16$next
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:275"
  wire width 1 $17
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:275"
  cell $gt $18
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A $signal$16
    connect \B \shift_in_rema
    connect \Y $17
  end
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:444"
  wire width 7 $signal$19
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:444"
  wire width 7 $signal$19$next
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:275"
  wire width 1 $20
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:275"
  cell $gt $21
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A $signal$19
    connect \B \shift_in_rema
    connect \Y $20
  end
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:444"
  wire width 7 $signal$22
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:444"
  wire width 7 $signal$22$next
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:275"
  wire width 1 $23
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:275"
  cell $gt $24
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A $signal$22
    connect \B \shift_in_rema
    connect \Y $23
  end
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:444"
  wire width 7 $signal$25
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:444"
  wire width 7 $signal$25$next
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:275"
  wire width 1 $26
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:275"
  cell $gt $27
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A $signal$25
    connect \B \shift_in_rema
    connect \Y $26
  end
  process $group_2
    assign \gt_vec 8'00000000
    assign \gt_vec [0] $5
    assign \gt_vec [1] $8
    assign \gt_vec [2] $11
    assign \gt_vec [3] $14
    assign \gt_vec [4] $17
    assign \gt_vec [5] $20
    assign \gt_vec [6] $23
    assign \gt_vec [7] $26
    sync init
  end
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:161"
  wire width 3 \quot_digit
  process $group_3
    assign \quot_digit 3'000
    attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:281"
    switch \gt_vec
      attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:294"
      case
        assign \quot_digit 3'000
      attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:296"
      case 8'11111100
        assign \quot_digit 3'001
      attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:298"
      case 8'11111000
        assign \quot_digit 3'010
      attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:300"
      case 8'11110000
        assign \quot_digit 3'011
      attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:302"
      case 8'11100000
        assign \quot_digit 3'100
      attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:304"
      case 8'11000000
        assign \quot_digit 3'101
      attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:306"
      case 8'10000000
        assign \quot_digit 3'110
      attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:308"
      case 8'00000000
        assign \quot_digit 3'111
    end
    sync init
  end
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:164"
  wire width 9 \temp_quot
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:164"
  wire width 9 \temp_quot$next
  process $group_4
    assign \quot 7'0000000
    assign \quot \temp_quot [6:0]
    sync init
  end
  process $group_5
    assign \rema 7'0000000
    assign \rema \temp_rema [6:0]
    sync init
  end
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:323"
  wire width 1 $assume$en
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:323"
  wire width 1 $assume$check
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:323"
  wire width 1 $28
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:323"
  cell $ne $29
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \denom
    connect \B 1'0
    connect \Y $28
  end
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:323"
  cell $assume $30
    connect \A $assume$check
    connect \EN $assume$en
  end
  process $group_6
    assign $assume$en 1'0
    assign $assume$check 1'0
    assign $assume$check $28
    assign $assume$en 1'1
    sync init
  end
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:215"
  wire width 1 \past_valid
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:215"
  wire width 1 \past_valid$next
  process $group_8
    assign \past_valid$next \past_valid
    assign \past_valid$next 1'1
    attribute \src "/home/fl4shk/.local/lib/python3.8/site-packages/nmigen/hdl/xfrm.py:519"
    switch \rst
      case 1'1
        assign \past_valid$next 1'0
    end
    sync init
      update \past_valid 1'0
    sync posedge \clk
      update \past_valid \past_valid$next
  end
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:350"
  wire width 1 $assert$en
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:350"
  wire width 1 $assert$en$next
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:350"
  wire width 1 $assert$check
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:350"
  wire width 1 $assert$check$next
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:342"
  wire width 1 $31
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:342"
  cell $not $32
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \rst
    connect \Y $31
  end
  attribute \nmigen.sample_reg 1
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:346"
  wire width 1 $sample$rst$sync$1
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:346"
  wire width 1 $sample$rst$sync$1$next
  attribute \nmigen.sample_reg 1
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:416"
  wire width 1 $sample$s$busy$sync$1
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:416"
  wire width 1 $sample$s$busy$sync$1$next
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:360"
  wire width 1 $33
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:360"
  cell $not $34
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \busy
    connect \Y $33
  end
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:360"
  wire width 1 $35
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:360"
  cell $and $36
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $sample$s$busy$sync$1
    connect \B $33
    connect \Y $35
  end
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:350"
  wire width 1 $37
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:350"
  cell $not $38
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \valid
    connect \Y $37
  end
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:350"
  cell $assert $39
    connect \A $assert$check
    connect \EN $assert$en
  end
  process $group_9
    assign $assert$en$next $assert$en
    assign $assert$check$next $assert$check
    attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:342"
    switch { $31 }
      attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:342"
      case 1'1
        attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:345"
        switch { \past_valid }
          attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:345"
          case 1'1
            attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:346"
            switch { $35 $sample$rst$sync$1 }
              attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:346"
              case 2'-1
                assign $assert$check$next $37
                assign $assert$en$next 1'1
              attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:360"
              case 2'1-
            end
        end
    end
    sync init
      update $assert$en 1'0
      update $assert$check 1'0
    sync posedge \clk
      update $assert$en $assert$en$next
      update $assert$check $assert$check$next
  end
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:351"
  wire width 1 $assert$en$40
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:351"
  wire width 1 $assert$en$40$next
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:351"
  wire width 1 $assert$check$41
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:351"
  wire width 1 $assert$check$41$next
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:342"
  wire width 1 $42
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:342"
  cell $not $43
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \rst
    connect \Y $42
  end
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:360"
  wire width 1 $44
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:360"
  cell $not $45
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \busy
    connect \Y $44
  end
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:360"
  wire width 1 $46
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:360"
  cell $and $47
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $sample$s$busy$sync$1
    connect \B $44
    connect \Y $46
  end
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:351"
  wire width 1 $48
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:351"
  cell $not $49
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \busy
    connect \Y $48
  end
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:351"
  cell $assert $50
    connect \A $assert$check$41
    connect \EN $assert$en$40
  end
  process $group_11
    assign $assert$en$40$next $assert$en$40
    assign $assert$check$41$next $assert$check$41
    attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:342"
    switch { $42 }
      attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:342"
      case 1'1
        attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:345"
        switch { \past_valid }
          attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:345"
          case 1'1
            attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:346"
            switch { $46 $sample$rst$sync$1 }
              attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:346"
              case 2'-1
                assign $assert$check$41$next $48
                assign $assert$en$40$next 1'1
              attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:360"
              case 2'1-
            end
        end
    end
    sync init
      update $assert$en$40 1'0
      update $assert$check$41 1'0
    sync posedge \clk
      update $assert$en$40 $assert$en$40$next
      update $assert$check$41 $assert$check$41$next
  end
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:352"
  wire width 1 $assert$en$51
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:352"
  wire width 1 $assert$en$51$next
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:352"
  wire width 1 $assert$check$52
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:352"
  wire width 1 $assert$check$52$next
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:342"
  wire width 1 $53
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:342"
  cell $not $54
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \rst
    connect \Y $53
  end
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:360"
  wire width 1 $55
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:360"
  cell $not $56
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \busy
    connect \Y $55
  end
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:360"
  wire width 1 $57
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:360"
  cell $and $58
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $sample$s$busy$sync$1
    connect \B $55
    connect \Y $57
  end
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:352"
  wire width 1 $59
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:352"
  cell $eq $60
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \quot
    connect \B 1'0
    connect \Y $59
  end
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:352"
  cell $assert $61
    connect \A $assert$check$52
    connect \EN $assert$en$51
  end
  process $group_13
    assign $assert$en$51$next $assert$en$51
    assign $assert$check$52$next $assert$check$52
    attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:342"
    switch { $53 }
      attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:342"
      case 1'1
        attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:345"
        switch { \past_valid }
          attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:345"
          case 1'1
            attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:346"
            switch { $57 $sample$rst$sync$1 }
              attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:346"
              case 2'-1
                assign $assert$check$52$next $59
                assign $assert$en$51$next 1'1
              attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:360"
              case 2'1-
            end
        end
    end
    sync init
      update $assert$en$51 1'0
      update $assert$check$52 1'0
    sync posedge \clk
      update $assert$en$51 $assert$en$51$next
      update $assert$check$52 $assert$check$52$next
  end
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:353"
  wire width 1 $assert$en$62
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:353"
  wire width 1 $assert$en$62$next
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:353"
  wire width 1 $assert$check$63
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:353"
  wire width 1 $assert$check$63$next
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:342"
  wire width 1 $64
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:342"
  cell $not $65
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \rst
    connect \Y $64
  end
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:360"
  wire width 1 $66
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:360"
  cell $not $67
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \busy
    connect \Y $66
  end
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:360"
  wire width 1 $68
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:360"
  cell $and $69
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $sample$s$busy$sync$1
    connect \B $66
    connect \Y $68
  end
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:353"
  wire width 1 $70
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:353"
  cell $eq $71
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \rema
    connect \B 1'0
    connect \Y $70
  end
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:353"
  cell $assert $72
    connect \A $assert$check$63
    connect \EN $assert$en$62
  end
  process $group_15
    assign $assert$en$62$next $assert$en$62
    assign $assert$check$63$next $assert$check$63
    attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:342"
    switch { $64 }
      attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:342"
      case 1'1
        attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:345"
        switch { \past_valid }
          attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:345"
          case 1'1
            attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:346"
            switch { $68 $sample$rst$sync$1 }
              attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:346"
              case 2'-1
                assign $assert$check$63$next $70
                assign $assert$en$62$next 1'1
              attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:360"
              case 2'1-
            end
        end
    end
    sync init
      update $assert$en$62 1'0
      update $assert$check$63 1'0
    sync posedge \clk
      update $assert$en$62 $assert$en$62$next
      update $assert$check$63 $assert$check$63$next
  end
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:356"
  wire width 1 $assert$en$73
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:356"
  wire width 1 $assert$en$73$next
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:356"
  wire width 1 $assert$check$74
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:356"
  wire width 1 $assert$check$74$next
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:342"
  wire width 1 $75
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:342"
  cell $not $76
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \rst
    connect \Y $75
  end
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:360"
  wire width 1 $77
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:360"
  cell $not $78
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \busy
    connect \Y $77
  end
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:360"
  wire width 1 $79
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:360"
  cell $and $80
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $sample$s$busy$sync$1
    connect \B $77
    connect \Y $79
  end
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:356"
  wire width 1 $81
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:356"
  cell $eq $82
    parameter \A_SIGNED 0
    parameter \A_WIDTH 9
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \temp_quot
    connect \B 1'0
    connect \Y $81
  end
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:356"
  cell $assert $83
    connect \A $assert$check$74
    connect \EN $assert$en$73
  end
  process $group_17
    assign $assert$en$73$next $assert$en$73
    assign $assert$check$74$next $assert$check$74
    attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:342"
    switch { $75 }
      attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:342"
      case 1'1
        attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:345"
        switch { \past_valid }
          attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:345"
          case 1'1
            attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:346"
            switch { $79 $sample$rst$sync$1 }
              attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:346"
              case 2'-1
                assign $assert$check$74$next $81
                assign $assert$en$73$next 1'1
              attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:360"
              case 2'1-
            end
        end
    end
    sync init
      update $assert$en$73 1'0
      update $assert$check$74 1'0
    sync posedge \clk
      update $assert$en$73 $assert$en$73$next
      update $assert$check$74 $assert$check$74$next
  end
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:357"
  wire width 1 $assert$en$84
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:357"
  wire width 1 $assert$en$84$next
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:357"
  wire width 1 $assert$check$85
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:357"
  wire width 1 $assert$check$85$next
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:342"
  wire width 1 $86
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:342"
  cell $not $87
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \rst
    connect \Y $86
  end
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:360"
  wire width 1 $88
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:360"
  cell $not $89
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \busy
    connect \Y $88
  end
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:360"
  wire width 1 $90
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:360"
  cell $and $91
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $sample$s$busy$sync$1
    connect \B $88
    connect \Y $90
  end
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:357"
  wire width 1 $92
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:357"
  cell $eq $93
    parameter \A_SIGNED 0
    parameter \A_WIDTH 9
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \temp_rema
    connect \B 1'0
    connect \Y $92
  end
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:357"
  cell $assert $94
    connect \A $assert$check$85
    connect \EN $assert$en$84
  end
  process $group_19
    assign $assert$en$84$next $assert$en$84
    assign $assert$check$85$next $assert$check$85
    attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:342"
    switch { $86 }
      attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:342"
      case 1'1
        attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:345"
        switch { \past_valid }
          attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:345"
          case 1'1
            attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:346"
            switch { $90 $sample$rst$sync$1 }
              attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:346"
              case 2'-1
                assign $assert$check$85$next $92
                assign $assert$en$84$next 1'1
              attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:360"
              case 2'1-
            end
        end
    end
    sync init
      update $assert$en$84 1'0
      update $assert$check$85 1'0
    sync posedge \clk
      update $assert$en$84 $assert$en$84$next
      update $assert$check$85 $assert$check$85$next
  end
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:364"
  wire width 1 $assert$en$95
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:364"
  wire width 1 $assert$en$95$next
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:364"
  wire width 1 $assert$check$96
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:364"
  wire width 1 $assert$check$96$next
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:342"
  wire width 1 $97
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:342"
  cell $not $98
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \rst
    connect \Y $97
  end
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:360"
  wire width 1 $99
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:360"
  cell $not $100
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \busy
    connect \Y $99
  end
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:360"
  wire width 1 $101
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:360"
  cell $and $102
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $sample$s$busy$sync$1
    connect \B $99
    connect \Y $101
  end
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:222"
  wire width 9 \oracle_quot
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:222"
  wire width 9 \oracle_quot$next
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:364"
  wire width 1 $103
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:364"
  cell $eq $104
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \quot
    connect \B \oracle_quot [6:0]
    connect \Y $103
  end
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:364"
  cell $assert $105
    connect \A $assert$check$96
    connect \EN $assert$en$95
  end
  process $group_21
    assign $assert$en$95$next $assert$en$95
    assign $assert$check$96$next $assert$check$96
    attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:342"
    switch { $97 }
      attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:342"
      case 1'1
        attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:345"
        switch { \past_valid }
          attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:345"
          case 1'1
            attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:346"
            switch { $101 $sample$rst$sync$1 }
              attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:346"
              case 2'-1
              attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:360"
              case 2'1-
                assign $assert$check$96$next $103
                assign $assert$en$95$next 1'1
            end
        end
    end
    sync init
      update $assert$en$95 1'0
      update $assert$check$96 1'0
    sync posedge \clk
      update $assert$en$95 $assert$en$95$next
      update $assert$check$96 $assert$check$96$next
  end
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:366"
  wire width 1 $assert$en$106
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:366"
  wire width 1 $assert$en$106$next
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:366"
  wire width 1 $assert$check$107
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:366"
  wire width 1 $assert$check$107$next
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:342"
  wire width 1 $108
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:342"
  cell $not $109
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \rst
    connect \Y $108
  end
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:360"
  wire width 1 $110
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:360"
  cell $not $111
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \busy
    connect \Y $110
  end
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:360"
  wire width 1 $112
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:360"
  cell $and $113
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $sample$s$busy$sync$1
    connect \B $110
    connect \Y $112
  end
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:223"
  wire width 9 \oracle_rema
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:223"
  wire width 9 \oracle_rema$next
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:366"
  wire width 1 $114
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:366"
  cell $eq $115
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \rema
    connect \B \oracle_rema [6:0]
    connect \Y $114
  end
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:366"
  cell $assert $116
    connect \A $assert$check$107
    connect \EN $assert$en$106
  end
  process $group_23
    assign $assert$en$106$next $assert$en$106
    assign $assert$check$107$next $assert$check$107
    attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:342"
    switch { $108 }
      attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:342"
      case 1'1
        attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:345"
        switch { \past_valid }
          attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:345"
          case 1'1
            attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:346"
            switch { $112 $sample$rst$sync$1 }
              attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:346"
              case 2'-1
              attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:360"
              case 2'1-
                assign $assert$check$107$next $114
                assign $assert$en$106$next 1'1
            end
        end
    end
    sync init
      update $assert$en$106 1'0
      update $assert$check$107 1'0
    sync posedge \clk
      update $assert$en$106 $assert$en$106$next
      update $assert$check$107 $assert$check$107$next
  end
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:219"
  wire width 9 \numer$117
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:219"
  wire width 9 \numer$117$next
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:342"
  wire width 1 $118
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:342"
  cell $not $119
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \rst
    connect \Y $118
  end
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:374"
  wire width 1 $120
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:374"
  cell $not $121
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \busy
    connect \Y $120
  end
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:374"
  wire width 1 $122
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:374"
  cell $and $123
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $120
    connect \B \start
    connect \Y $122
  end
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:25"
  wire width 9 $124
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:25"
  cell $pos $125
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \Y_WIDTH 9
    connect \A \numer
    connect \Y $124
  end
  process $group_25
    assign \numer$117$next \numer$117
    attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:342"
    switch { $118 }
      attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:342"
      case 1'1
        attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:374"
        switch { \busy $122 }
          attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:374"
          case 2'-1
            attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:377"
            switch { \past_valid }
              attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:377"
              case 1'1
                assign \numer$117$next $124
            end
          attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:412"
          case 2'1-
        end
    end
    attribute \src "/home/fl4shk/.local/lib/python3.8/site-packages/nmigen/hdl/xfrm.py:519"
    switch \rst
      case 1'1
        assign \numer$117$next 9'000000000
    end
    sync init
      update \numer$117 9'000000000
    sync posedge \clk
      update \numer$117 \numer$117$next
  end
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:220"
  wire width 4 \denom$126
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:220"
  wire width 4 \denom$126$next
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:342"
  wire width 1 $127
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:342"
  cell $not $128
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \rst
    connect \Y $127
  end
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:374"
  wire width 1 $129
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:374"
  cell $not $130
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \busy
    connect \Y $129
  end
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:374"
  wire width 1 $131
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:374"
  cell $and $132
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $129
    connect \B \start
    connect \Y $131
  end
  process $group_26
    assign \denom$126$next \denom$126
    attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:342"
    switch { $127 }
      attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:342"
      case 1'1
        attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:374"
        switch { \busy $131 }
          attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:374"
          case 2'-1
            attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:377"
            switch { \past_valid }
              attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:377"
              case 1'1
                assign \denom$126$next \denom
            end
          attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:412"
          case 2'1-
        end
    end
    attribute \src "/home/fl4shk/.local/lib/python3.8/site-packages/nmigen/hdl/xfrm.py:519"
    switch \rst
      case 1'1
        assign \denom$126$next 4'0000
    end
    sync init
      update \denom$126 4'0000
    sync posedge \clk
      update \denom$126 \denom$126$next
  end
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:342"
  wire width 1 $133
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:342"
  cell $not $134
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \rst
    connect \Y $133
  end
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:374"
  wire width 1 $135
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:374"
  cell $not $136
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \busy
    connect \Y $135
  end
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:374"
  wire width 1 $137
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:374"
  cell $and $138
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $135
    connect \B \start
    connect \Y $137
  end
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:384"
  wire width 9 $139
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:384"
  wire width 7 $140
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:384"
  cell $div $141
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 7
    connect \A \numer
    connect \B \denom
    connect \Y $140
  end
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:384"
  wire width 7 $142
  attribute \src "/home/fl4shk/.local/lib/python3.8/site-packages/nmigen/back/rtlil.py:561"
  wire width 1 $143
  attribute \src "/home/fl4shk/.local/lib/python3.8/site-packages/nmigen/back/rtlil.py:561"
  cell $eq $144
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \denom
    connect \B 1'0
    connect \Y $143
  end
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:384"
  cell $mux $145
    parameter \WIDTH 7
    connect \A $140
    connect \B 7'0000000
    connect \S $143
    connect \Y $142
  end
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:384"
  cell $pos $146
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \Y_WIDTH 9
    connect \A $142
    connect \Y $139
  end
  process $group_27
    assign \oracle_quot$next \oracle_quot
    attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:342"
    switch { $133 }
      attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:342"
      case 1'1
        attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:374"
        switch { \busy $137 }
          attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:374"
          case 2'-1
            attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:377"
            switch { \past_valid }
              attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:377"
              case 1'1
                assign \oracle_quot$next $139
            end
          attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:412"
          case 2'1-
        end
    end
    attribute \src "/home/fl4shk/.local/lib/python3.8/site-packages/nmigen/hdl/xfrm.py:519"
    switch \rst
      case 1'1
        assign \oracle_quot$next 9'000000000
    end
    sync init
      update \oracle_quot 9'000000000
    sync posedge \clk
      update \oracle_quot \oracle_quot$next
  end
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:342"
  wire width 1 $147
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:342"
  cell $not $148
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \rst
    connect \Y $147
  end
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:374"
  wire width 1 $149
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:374"
  cell $not $150
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \busy
    connect \Y $149
  end
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:374"
  wire width 1 $151
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:374"
  cell $and $152
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $149
    connect \B \start
    connect \Y $151
  end
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:386"
  wire width 9 $153
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:386"
  wire width 7 $154
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:386"
  cell $mod $155
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 7
    connect \A \numer
    connect \B \denom
    connect \Y $154
  end
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:386"
  wire width 7 $156
  attribute \src "/home/fl4shk/.local/lib/python3.8/site-packages/nmigen/back/rtlil.py:561"
  wire width 1 $157
  attribute \src "/home/fl4shk/.local/lib/python3.8/site-packages/nmigen/back/rtlil.py:561"
  cell $eq $158
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \denom
    connect \B 1'0
    connect \Y $157
  end
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:386"
  cell $mux $159
    parameter \WIDTH 7
    connect \A $154
    connect \B 7'0000000
    connect \S $157
    connect \Y $156
  end
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:386"
  cell $pos $160
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \Y_WIDTH 9
    connect \A $156
    connect \Y $153
  end
  process $group_28
    assign \oracle_rema$next \oracle_rema
    attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:342"
    switch { $147 }
      attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:342"
      case 1'1
        attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:374"
        switch { \busy $151 }
          attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:374"
          case 2'-1
            attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:377"
            switch { \past_valid }
              attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:377"
              case 1'1
                assign \oracle_rema$next $153
            end
          attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:412"
          case 2'1-
        end
    end
    attribute \src "/home/fl4shk/.local/lib/python3.8/site-packages/nmigen/hdl/xfrm.py:519"
    switch \rst
      case 1'1
        assign \oracle_rema$next 9'000000000
    end
    sync init
      update \oracle_rema 9'000000000
    sync posedge \clk
      update \oracle_rema \oracle_rema$next
  end
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:342"
  wire width 1 $161
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:342"
  cell $not $162
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \rst
    connect \Y $161
  end
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:374"
  wire width 1 $163
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:374"
  cell $not $164
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \busy
    connect \Y $163
  end
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:374"
  wire width 1 $165
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:374"
  cell $and $166
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $163
    connect \B \start
    connect \Y $165
  end
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:500"
  wire width 1 $167
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:500"
  cell $eq $168
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \chunk_start
    connect \B 1'0
    connect \Y $167
  end
  process $group_29
    assign \valid$next \valid
    attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:342"
    switch { $161 }
      attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:342"
      case 1'1
        attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:374"
        switch { \busy $165 }
          attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:374"
          case 2'-1
            assign \valid$next 1'0
          attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:412"
          case 2'1-
            attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:500"
            switch { $167 }
              attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:500"
              case 1'1
                assign \valid$next 1'1
            end
        end
    end
    attribute \src "/home/fl4shk/.local/lib/python3.8/site-packages/nmigen/hdl/xfrm.py:519"
    switch \rst
      case 1'1
        assign \valid$next 1'0
    end
    sync init
      update \valid 1'0
    sync posedge \clk
      update \valid \valid$next
  end
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:342"
  wire width 1 $169
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:342"
  cell $not $170
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \rst
    connect \Y $169
  end
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:374"
  wire width 1 $171
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:374"
  cell $not $172
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \busy
    connect \Y $171
  end
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:374"
  wire width 1 $173
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:374"
  cell $and $174
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $171
    connect \B \start
    connect \Y $173
  end
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:500"
  wire width 1 $175
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:500"
  cell $eq $176
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \chunk_start
    connect \B 1'0
    connect \Y $175
  end
  process $group_30
    assign \busy$next \busy
    attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:342"
    switch { $169 }
      attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:342"
      case 1'1
        attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:374"
        switch { \busy $173 }
          attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:374"
          case 2'-1
            assign \busy$next 1'1
          attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:412"
          case 2'1-
            attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:500"
            switch { $175 }
              attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:500"
              case 1'1
                assign \busy$next 1'0
            end
        end
    end
    attribute \src "/home/fl4shk/.local/lib/python3.8/site-packages/nmigen/hdl/xfrm.py:519"
    switch \rst
      case 1'1
        assign \busy$next 1'0
    end
    sync init
      update \busy 1'0
    sync posedge \clk
      update \busy \busy$next
  end
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:342"
  wire width 1 $177
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:342"
  cell $not $178
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \rst
    connect \Y $177
  end
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:374"
  wire width 1 $179
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:374"
  cell $not $180
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \busy
    connect \Y $179
  end
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:374"
  wire width 1 $181
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:374"
  cell $and $182
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $179
    connect \B \start
    connect \Y $181
  end
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:25"
  wire width 9 $183
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:25"
  cell $pos $184
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \Y_WIDTH 9
    connect \A \numer
    connect \Y $183
  end
  process $group_31
    assign \temp_numer$next \temp_numer
    attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:342"
    switch { $177 }
      attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:342"
      case 1'1
        attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:374"
        switch { \busy $181 }
          attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:374"
          case 2'-1
            assign \temp_numer$next $183
          attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:412"
          case 2'1-
        end
    end
    attribute \src "/home/fl4shk/.local/lib/python3.8/site-packages/nmigen/hdl/xfrm.py:519"
    switch \rst
      case 1'1
        assign \temp_numer$next 9'000000000
    end
    sync init
      update \temp_numer 9'000000000
    sync posedge \clk
      update \temp_numer \temp_numer$next
  end
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:342"
  wire width 1 $185
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:342"
  cell $not $186
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \rst
    connect \Y $185
  end
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:374"
  wire width 1 $187
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:374"
  cell $not $188
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \busy
    connect \Y $187
  end
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:374"
  wire width 1 $189
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:374"
  cell $and $190
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $187
    connect \B \start
    connect \Y $189
  end
  wire width 3 $191
  process $group_32
    assign \temp_quot$next \temp_quot
    attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:342"
    switch { $185 }
      attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:342"
      case 1'1
        attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:374"
        switch { \busy $189 }
          attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:374"
          case 2'-1
            assign \temp_quot$next 9'000000000
          attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:412"
          case 2'1-
            attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:480"
            switch \chunk_start
              case 8'00000000
                assign \temp_quot$next [2:0] \quot_digit
              case 8'00000001
                assign \temp_quot$next [5:3] \quot_digit
              case 8'00000010
                assign \temp_quot$next [8:6] \quot_digit
              case 8'--------
                assign { $191 {} } \quot_digit
            end
        end
    end
    attribute \src "/home/fl4shk/.local/lib/python3.8/site-packages/nmigen/hdl/xfrm.py:519"
    switch \rst
      case 1'1
        assign \temp_quot$next 9'000000000
    end
    sync init
      update \temp_quot 9'000000000
    sync posedge \clk
      update \temp_quot \temp_quot$next
  end
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:342"
  wire width 1 $192
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:342"
  cell $not $193
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \rst
    connect \Y $192
  end
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:374"
  wire width 1 $194
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:374"
  cell $not $195
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \busy
    connect \Y $194
  end
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:374"
  wire width 1 $196
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:374"
  cell $and $197
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $194
    connect \B \start
    connect \Y $196
  end
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:483"
  wire width 9 $198
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:483"
  wire width 9 $199
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:483"
  wire width 8 $200
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:483"
  cell $sub $201
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 8
    connect \A \shift_in_rema
    connect \B $signal
    connect \Y $200
  end
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:483"
  cell $pos $202
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \Y_WIDTH 9
    connect \A $200
    connect \Y $199
  end
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:483"
  wire width 9 $203
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:483"
  wire width 8 $204
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:483"
  cell $sub $205
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 8
    connect \A \shift_in_rema
    connect \B $signal$7
    connect \Y $204
  end
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:483"
  cell $pos $206
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \Y_WIDTH 9
    connect \A $204
    connect \Y $203
  end
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:483"
  wire width 9 $207
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:483"
  wire width 8 $208
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:483"
  cell $sub $209
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 8
    connect \A \shift_in_rema
    connect \B $signal$10
    connect \Y $208
  end
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:483"
  cell $pos $210
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \Y_WIDTH 9
    connect \A $208
    connect \Y $207
  end
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:483"
  wire width 9 $211
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:483"
  wire width 8 $212
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:483"
  cell $sub $213
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 8
    connect \A \shift_in_rema
    connect \B $signal$13
    connect \Y $212
  end
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:483"
  cell $pos $214
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \Y_WIDTH 9
    connect \A $212
    connect \Y $211
  end
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:483"
  wire width 9 $215
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:483"
  wire width 8 $216
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:483"
  cell $sub $217
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 8
    connect \A \shift_in_rema
    connect \B $signal$16
    connect \Y $216
  end
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:483"
  cell $pos $218
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \Y_WIDTH 9
    connect \A $216
    connect \Y $215
  end
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:483"
  wire width 9 $219
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:483"
  wire width 8 $220
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:483"
  cell $sub $221
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 8
    connect \A \shift_in_rema
    connect \B $signal$19
    connect \Y $220
  end
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:483"
  cell $pos $222
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \Y_WIDTH 9
    connect \A $220
    connect \Y $219
  end
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:483"
  wire width 9 $223
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:483"
  wire width 8 $224
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:483"
  cell $sub $225
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 8
    connect \A \shift_in_rema
    connect \B $signal$22
    connect \Y $224
  end
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:483"
  cell $pos $226
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \Y_WIDTH 9
    connect \A $224
    connect \Y $223
  end
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:483"
  wire width 9 $227
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:483"
  wire width 8 $228
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:483"
  cell $sub $229
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 8
    connect \A \shift_in_rema
    connect \B $signal$25
    connect \Y $228
  end
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:483"
  cell $pos $230
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \Y_WIDTH 9
    connect \A $228
    connect \Y $227
  end
  process $group_33
    assign \temp_rema$next \temp_rema
    attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:342"
    switch { $192 }
      attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:342"
      case 1'1
        attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:374"
        switch { \busy $196 }
          attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:374"
          case 2'-1
            assign \temp_rema$next 9'000000000
          attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:412"
          case 2'1-
            attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:484"
            switch \quot_digit
              case 3'000
                assign \temp_rema$next $199
              case 3'001
                assign \temp_rema$next $203
              case 3'010
                assign \temp_rema$next $207
              case 3'011
                assign \temp_rema$next $211
              case 3'100
                assign \temp_rema$next $215
              case 3'101
                assign \temp_rema$next $219
              case 3'110
                assign \temp_rema$next $223
              case 3'---
                assign \temp_rema$next $227
            end
        end
    end
    attribute \src "/home/fl4shk/.local/lib/python3.8/site-packages/nmigen/hdl/xfrm.py:519"
    switch \rst
      case 1'1
        assign \temp_rema$next 9'000000000
    end
    sync init
      update \temp_rema 9'000000000
    sync posedge \clk
      update \temp_rema \temp_rema$next
  end
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:342"
  wire width 1 $231
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:342"
  cell $not $232
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \rst
    connect \Y $231
  end
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:374"
  wire width 1 $233
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:374"
  cell $not $234
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \busy
    connect \Y $233
  end
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:374"
  wire width 1 $235
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:374"
  cell $and $236
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $233
    connect \B \start
    connect \Y $235
  end
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:486"
  wire width 9 $237
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:486"
  wire width 9 $238
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:486"
  cell $sub $239
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 9
    connect \A \chunk_start
    connect \B 2'11
    connect \Y $238
  end
  connect $237 $238
  process $group_34
    assign \chunk_start$next \chunk_start
    attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:342"
    switch { $231 }
      attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:342"
      case 1'1
        attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:374"
        switch { \busy $235 }
          attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:374"
          case 2'-1
            assign \chunk_start$next 8'00000110
          attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:412"
          case 2'1-
            assign \chunk_start$next $237 [7:0]
        end
    end
    attribute \src "/home/fl4shk/.local/lib/python3.8/site-packages/nmigen/hdl/xfrm.py:519"
    switch \rst
      case 1'1
        assign \chunk_start$next 8'00000000
    end
    sync init
      update \chunk_start 8'00000000
    sync posedge \clk
      update \chunk_start \chunk_start$next
  end
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:342"
  wire width 1 $240
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:342"
  cell $not $241
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \rst
    connect \Y $240
  end
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:374"
  wire width 1 $242
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:374"
  cell $not $243
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \busy
    connect \Y $242
  end
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:374"
  wire width 1 $244
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:374"
  cell $and $245
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $242
    connect \B \start
    connect \Y $244
  end
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:408"
  wire width 7 $246
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:408"
  wire width 5 $247
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:408"
  cell $mul $248
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 5
    connect \A \denom
    connect \B 1'0
    connect \Y $247
  end
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:408"
  cell $pos $249
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \Y_WIDTH 7
    connect \A $247
    connect \Y $246
  end
  process $group_35
    assign $signal$next $signal
    attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:342"
    switch { $240 }
      attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:342"
      case 1'1
        attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:374"
        switch { \busy $244 }
          attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:374"
          case 2'-1
            assign $signal$next $246
          attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:412"
          case 2'1-
        end
    end
    attribute \src "/home/fl4shk/.local/lib/python3.8/site-packages/nmigen/hdl/xfrm.py:519"
    switch \rst
      case 1'1
        assign $signal$next 7'0000000
    end
    sync init
      update $signal 7'0000000
    sync posedge \clk
      update $signal $signal$next
  end
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:342"
  wire width 1 $250
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:342"
  cell $not $251
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \rst
    connect \Y $250
  end
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:374"
  wire width 1 $252
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:374"
  cell $not $253
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \busy
    connect \Y $252
  end
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:374"
  wire width 1 $254
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:374"
  cell $and $255
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $252
    connect \B \start
    connect \Y $254
  end
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:408"
  wire width 7 $256
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:408"
  wire width 5 $257
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:408"
  cell $mul $258
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 5
    connect \A \denom
    connect \B 1'1
    connect \Y $257
  end
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:408"
  cell $pos $259
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \Y_WIDTH 7
    connect \A $257
    connect \Y $256
  end
  process $group_36
    assign $signal$7$next $signal$7
    attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:342"
    switch { $250 }
      attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:342"
      case 1'1
        attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:374"
        switch { \busy $254 }
          attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:374"
          case 2'-1
            assign $signal$7$next $256
          attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:412"
          case 2'1-
        end
    end
    attribute \src "/home/fl4shk/.local/lib/python3.8/site-packages/nmigen/hdl/xfrm.py:519"
    switch \rst
      case 1'1
        assign $signal$7$next 7'0000000
    end
    sync init
      update $signal$7 7'0000000
    sync posedge \clk
      update $signal$7 $signal$7$next
  end
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:342"
  wire width 1 $260
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:342"
  cell $not $261
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \rst
    connect \Y $260
  end
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:374"
  wire width 1 $262
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:374"
  cell $not $263
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \busy
    connect \Y $262
  end
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:374"
  wire width 1 $264
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:374"
  cell $and $265
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $262
    connect \B \start
    connect \Y $264
  end
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:408"
  wire width 7 $266
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:408"
  wire width 6 $267
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:408"
  cell $mul $268
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 6
    connect \A \denom
    connect \B 2'10
    connect \Y $267
  end
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:408"
  cell $pos $269
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 7
    connect \A $267
    connect \Y $266
  end
  process $group_37
    assign $signal$10$next $signal$10
    attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:342"
    switch { $260 }
      attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:342"
      case 1'1
        attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:374"
        switch { \busy $264 }
          attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:374"
          case 2'-1
            assign $signal$10$next $266
          attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:412"
          case 2'1-
        end
    end
    attribute \src "/home/fl4shk/.local/lib/python3.8/site-packages/nmigen/hdl/xfrm.py:519"
    switch \rst
      case 1'1
        assign $signal$10$next 7'0000000
    end
    sync init
      update $signal$10 7'0000000
    sync posedge \clk
      update $signal$10 $signal$10$next
  end
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:342"
  wire width 1 $270
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:342"
  cell $not $271
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \rst
    connect \Y $270
  end
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:374"
  wire width 1 $272
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:374"
  cell $not $273
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \busy
    connect \Y $272
  end
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:374"
  wire width 1 $274
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:374"
  cell $and $275
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $272
    connect \B \start
    connect \Y $274
  end
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:408"
  wire width 7 $276
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:408"
  wire width 6 $277
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:408"
  cell $mul $278
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 6
    connect \A \denom
    connect \B 2'11
    connect \Y $277
  end
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:408"
  cell $pos $279
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 7
    connect \A $277
    connect \Y $276
  end
  process $group_38
    assign $signal$13$next $signal$13
    attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:342"
    switch { $270 }
      attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:342"
      case 1'1
        attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:374"
        switch { \busy $274 }
          attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:374"
          case 2'-1
            assign $signal$13$next $276
          attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:412"
          case 2'1-
        end
    end
    attribute \src "/home/fl4shk/.local/lib/python3.8/site-packages/nmigen/hdl/xfrm.py:519"
    switch \rst
      case 1'1
        assign $signal$13$next 7'0000000
    end
    sync init
      update $signal$13 7'0000000
    sync posedge \clk
      update $signal$13 $signal$13$next
  end
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:342"
  wire width 1 $280
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:342"
  cell $not $281
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \rst
    connect \Y $280
  end
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:374"
  wire width 1 $282
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:374"
  cell $not $283
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \busy
    connect \Y $282
  end
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:374"
  wire width 1 $284
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:374"
  cell $and $285
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $282
    connect \B \start
    connect \Y $284
  end
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:408"
  wire width 7 $286
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:408"
  cell $mul $287
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 7
    connect \A \denom
    connect \B 3'100
    connect \Y $286
  end
  process $group_39
    assign $signal$16$next $signal$16
    attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:342"
    switch { $280 }
      attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:342"
      case 1'1
        attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:374"
        switch { \busy $284 }
          attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:374"
          case 2'-1
            assign $signal$16$next $286
          attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:412"
          case 2'1-
        end
    end
    attribute \src "/home/fl4shk/.local/lib/python3.8/site-packages/nmigen/hdl/xfrm.py:519"
    switch \rst
      case 1'1
        assign $signal$16$next 7'0000000
    end
    sync init
      update $signal$16 7'0000000
    sync posedge \clk
      update $signal$16 $signal$16$next
  end
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:342"
  wire width 1 $288
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:342"
  cell $not $289
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \rst
    connect \Y $288
  end
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:374"
  wire width 1 $290
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:374"
  cell $not $291
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \busy
    connect \Y $290
  end
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:374"
  wire width 1 $292
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:374"
  cell $and $293
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $290
    connect \B \start
    connect \Y $292
  end
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:408"
  wire width 7 $294
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:408"
  cell $mul $295
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 7
    connect \A \denom
    connect \B 3'101
    connect \Y $294
  end
  process $group_40
    assign $signal$19$next $signal$19
    attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:342"
    switch { $288 }
      attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:342"
      case 1'1
        attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:374"
        switch { \busy $292 }
          attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:374"
          case 2'-1
            assign $signal$19$next $294
          attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:412"
          case 2'1-
        end
    end
    attribute \src "/home/fl4shk/.local/lib/python3.8/site-packages/nmigen/hdl/xfrm.py:519"
    switch \rst
      case 1'1
        assign $signal$19$next 7'0000000
    end
    sync init
      update $signal$19 7'0000000
    sync posedge \clk
      update $signal$19 $signal$19$next
  end
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:342"
  wire width 1 $296
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:342"
  cell $not $297
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \rst
    connect \Y $296
  end
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:374"
  wire width 1 $298
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:374"
  cell $not $299
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \busy
    connect \Y $298
  end
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:374"
  wire width 1 $300
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:374"
  cell $and $301
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $298
    connect \B \start
    connect \Y $300
  end
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:408"
  wire width 7 $302
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:408"
  cell $mul $303
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 7
    connect \A \denom
    connect \B 3'110
    connect \Y $302
  end
  process $group_41
    assign $signal$22$next $signal$22
    attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:342"
    switch { $296 }
      attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:342"
      case 1'1
        attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:374"
        switch { \busy $300 }
          attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:374"
          case 2'-1
            assign $signal$22$next $302
          attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:412"
          case 2'1-
        end
    end
    attribute \src "/home/fl4shk/.local/lib/python3.8/site-packages/nmigen/hdl/xfrm.py:519"
    switch \rst
      case 1'1
        assign $signal$22$next 7'0000000
    end
    sync init
      update $signal$22 7'0000000
    sync posedge \clk
      update $signal$22 $signal$22$next
  end
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:342"
  wire width 1 $304
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:342"
  cell $not $305
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \rst
    connect \Y $304
  end
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:374"
  wire width 1 $306
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:374"
  cell $not $307
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \busy
    connect \Y $306
  end
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:374"
  wire width 1 $308
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:374"
  cell $and $309
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $306
    connect \B \start
    connect \Y $308
  end
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:408"
  wire width 7 $310
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:408"
  cell $mul $311
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 7
    connect \A \denom
    connect \B 3'111
    connect \Y $310
  end
  process $group_42
    assign $signal$25$next $signal$25
    attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:342"
    switch { $304 }
      attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:342"
      case 1'1
        attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:374"
        switch { \busy $308 }
          attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:374"
          case 2'-1
            assign $signal$25$next $310
          attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:412"
          case 2'1-
        end
    end
    attribute \src "/home/fl4shk/.local/lib/python3.8/site-packages/nmigen/hdl/xfrm.py:519"
    switch \rst
      case 1'1
        assign $signal$25$next 7'0000000
    end
    sync init
      update $signal$25 7'0000000
    sync posedge \clk
      update $signal$25 $signal$25$next
  end
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:419"
  wire width 1 $assert$en$312
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:419"
  wire width 1 $assert$en$312$next
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:419"
  wire width 1 $assert$check$313
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:419"
  wire width 1 $assert$check$313$next
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:342"
  wire width 1 $314
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:342"
  cell $not $315
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \rst
    connect \Y $314
  end
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:374"
  wire width 1 $316
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:374"
  cell $not $317
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \busy
    connect \Y $316
  end
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:374"
  wire width 1 $318
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:374"
  cell $and $319
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $316
    connect \B \start
    connect \Y $318
  end
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:416"
  wire width 1 $320
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:416"
  cell $not $321
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $sample$s$busy$sync$1
    connect \Y $320
  end
  attribute \nmigen.sample_reg 1
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:419"
  wire width 1 $sample$s$start$sync$1
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:419"
  wire width 1 $sample$s$start$sync$1$next
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:419"
  cell $assert $322
    connect \A $assert$check$313
    connect \EN $assert$en$312
  end
  process $group_43
    assign $assert$en$312$next $assert$en$312
    assign $assert$check$313$next $assert$check$313
    attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:342"
    switch { $314 }
      attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:342"
      case 1'1
        attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:374"
        switch { \busy $318 }
          attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:374"
          case 2'-1
          attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:412"
          case 2'1-
            attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:415"
            switch { \past_valid }
              attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:415"
              case 1'1
                attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:416"
                switch { $320 }
                  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:416"
                  case 1'1
                    assign $assert$check$313$next $sample$s$start$sync$1
                    assign $assert$en$312$next 1'1
                  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:433"
                  case
                end
            end
        end
    end
    sync init
      update $assert$en$312 1'0
      update $assert$check$313 1'0
    sync posedge \clk
      update $assert$en$312 $assert$en$312$next
      update $assert$check$313 $assert$check$313$next
  end
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:421"
  wire width 1 $assert$en$323
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:421"
  wire width 1 $assert$en$323$next
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:421"
  wire width 1 $assert$check$324
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:421"
  wire width 1 $assert$check$324$next
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:342"
  wire width 1 $325
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:342"
  cell $not $326
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \rst
    connect \Y $325
  end
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:374"
  wire width 1 $327
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:374"
  cell $not $328
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \busy
    connect \Y $327
  end
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:374"
  wire width 1 $329
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:374"
  cell $and $330
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $327
    connect \B \start
    connect \Y $329
  end
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:416"
  wire width 1 $331
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:416"
  cell $not $332
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $sample$s$busy$sync$1
    connect \Y $331
  end
  attribute \nmigen.sample_reg 1
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:421"
  wire width 7 $sample$s$numer$sync$1
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:421"
  wire width 7 $sample$s$numer$sync$1$next
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:421"
  wire width 1 $333
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:421"
  cell $eq $334
    parameter \A_SIGNED 0
    parameter \A_WIDTH 9
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \temp_numer
    connect \B $sample$s$numer$sync$1
    connect \Y $333
  end
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:421"
  cell $assert $335
    connect \A $assert$check$324
    connect \EN $assert$en$323
  end
  process $group_45
    assign $assert$en$323$next $assert$en$323
    assign $assert$check$324$next $assert$check$324
    attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:342"
    switch { $325 }
      attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:342"
      case 1'1
        attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:374"
        switch { \busy $329 }
          attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:374"
          case 2'-1
          attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:412"
          case 2'1-
            attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:415"
            switch { \past_valid }
              attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:415"
              case 1'1
                attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:416"
                switch { $331 }
                  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:416"
                  case 1'1
                    assign $assert$check$324$next $333
                    assign $assert$en$323$next 1'1
                  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:433"
                  case
                end
            end
        end
    end
    sync init
      update $assert$en$323 1'0
      update $assert$check$324 1'0
    sync posedge \clk
      update $assert$en$323 $assert$en$323$next
      update $assert$check$324 $assert$check$324$next
  end
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:423"
  wire width 1 $assert$en$336
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:423"
  wire width 1 $assert$en$336$next
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:423"
  wire width 1 $assert$check$337
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:423"
  wire width 1 $assert$check$337$next
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:342"
  wire width 1 $338
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:342"
  cell $not $339
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \rst
    connect \Y $338
  end
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:374"
  wire width 1 $340
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:374"
  cell $not $341
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \busy
    connect \Y $340
  end
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:374"
  wire width 1 $342
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:374"
  cell $and $343
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $340
    connect \B \start
    connect \Y $342
  end
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:416"
  wire width 1 $344
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:416"
  cell $not $345
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $sample$s$busy$sync$1
    connect \Y $344
  end
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:423"
  wire width 1 $346
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:423"
  cell $eq $347
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \chunk_start
    connect \B 3'110
    connect \Y $346
  end
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:423"
  cell $assert $348
    connect \A $assert$check$337
    connect \EN $assert$en$336
  end
  process $group_47
    assign $assert$en$336$next $assert$en$336
    assign $assert$check$337$next $assert$check$337
    attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:342"
    switch { $338 }
      attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:342"
      case 1'1
        attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:374"
        switch { \busy $342 }
          attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:374"
          case 2'-1
          attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:412"
          case 2'1-
            attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:415"
            switch { \past_valid }
              attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:415"
              case 1'1
                attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:416"
                switch { $344 }
                  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:416"
                  case 1'1
                    assign $assert$check$337$next $346
                    assign $assert$en$336$next 1'1
                  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:433"
                  case
                end
            end
        end
    end
    sync init
      update $assert$en$336 1'0
      update $assert$check$337 1'0
    sync posedge \clk
      update $assert$en$336 $assert$en$336$next
      update $assert$check$337 $assert$check$337$next
  end
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:430"
  wire width 1 $assert$en$349
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:430"
  wire width 1 $assert$en$349$next
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:430"
  wire width 1 $assert$check$350
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:430"
  wire width 1 $assert$check$350$next
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:342"
  wire width 1 $351
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:342"
  cell $not $352
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \rst
    connect \Y $351
  end
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:374"
  wire width 1 $353
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:374"
  cell $not $354
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \busy
    connect \Y $353
  end
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:374"
  wire width 1 $355
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:374"
  cell $and $356
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $353
    connect \B \start
    connect \Y $355
  end
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:416"
  wire width 1 $357
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:416"
  cell $not $358
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $sample$s$busy$sync$1
    connect \Y $357
  end
  attribute \nmigen.sample_reg 1
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:431"
  wire width 4 $sample$s$denom$sync$1
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:431"
  wire width 4 $sample$s$denom$sync$1$next
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:431"
  wire width 5 $359
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:431"
  cell $mul $360
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 5
    connect \A $sample$s$denom$sync$1
    connect \B 1'0
    connect \Y $359
  end
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:430"
  wire width 1 $361
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:430"
  cell $eq $362
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $signal
    connect \B $359
    connect \Y $361
  end
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:430"
  cell $assert $363
    connect \A $assert$check$350
    connect \EN $assert$en$349
  end
  process $group_49
    assign $assert$en$349$next $assert$en$349
    assign $assert$check$350$next $assert$check$350
    attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:342"
    switch { $351 }
      attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:342"
      case 1'1
        attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:374"
        switch { \busy $355 }
          attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:374"
          case 2'-1
          attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:412"
          case 2'1-
            attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:415"
            switch { \past_valid }
              attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:415"
              case 1'1
                attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:416"
                switch { $357 }
                  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:416"
                  case 1'1
                    assign $assert$check$350$next $361
                    assign $assert$en$349$next 1'1
                  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:433"
                  case
                end
            end
        end
    end
    sync init
      update $assert$en$349 1'0
      update $assert$check$350 1'0
    sync posedge \clk
      update $assert$en$349 $assert$en$349$next
      update $assert$check$350 $assert$check$350$next
  end
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:430"
  wire width 1 $assert$en$364
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:430"
  wire width 1 $assert$en$364$next
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:430"
  wire width 1 $assert$check$365
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:430"
  wire width 1 $assert$check$365$next
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:342"
  wire width 1 $366
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:342"
  cell $not $367
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \rst
    connect \Y $366
  end
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:374"
  wire width 1 $368
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:374"
  cell $not $369
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \busy
    connect \Y $368
  end
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:374"
  wire width 1 $370
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:374"
  cell $and $371
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $368
    connect \B \start
    connect \Y $370
  end
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:416"
  wire width 1 $372
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:416"
  cell $not $373
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $sample$s$busy$sync$1
    connect \Y $372
  end
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:431"
  wire width 5 $374
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:431"
  cell $mul $375
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 5
    connect \A $sample$s$denom$sync$1
    connect \B 1'1
    connect \Y $374
  end
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:430"
  wire width 1 $376
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:430"
  cell $eq $377
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $signal$7
    connect \B $374
    connect \Y $376
  end
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:430"
  cell $assert $378
    connect \A $assert$check$365
    connect \EN $assert$en$364
  end
  process $group_51
    assign $assert$en$364$next $assert$en$364
    assign $assert$check$365$next $assert$check$365
    attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:342"
    switch { $366 }
      attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:342"
      case 1'1
        attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:374"
        switch { \busy $370 }
          attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:374"
          case 2'-1
          attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:412"
          case 2'1-
            attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:415"
            switch { \past_valid }
              attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:415"
              case 1'1
                attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:416"
                switch { $372 }
                  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:416"
                  case 1'1
                    assign $assert$check$365$next $376
                    assign $assert$en$364$next 1'1
                  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:433"
                  case
                end
            end
        end
    end
    sync init
      update $assert$en$364 1'0
      update $assert$check$365 1'0
    sync posedge \clk
      update $assert$en$364 $assert$en$364$next
      update $assert$check$365 $assert$check$365$next
  end
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:430"
  wire width 1 $assert$en$379
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:430"
  wire width 1 $assert$en$379$next
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:430"
  wire width 1 $assert$check$380
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:430"
  wire width 1 $assert$check$380$next
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:342"
  wire width 1 $381
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:342"
  cell $not $382
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \rst
    connect \Y $381
  end
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:374"
  wire width 1 $383
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:374"
  cell $not $384
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \busy
    connect \Y $383
  end
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:374"
  wire width 1 $385
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:374"
  cell $and $386
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $383
    connect \B \start
    connect \Y $385
  end
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:416"
  wire width 1 $387
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:416"
  cell $not $388
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $sample$s$busy$sync$1
    connect \Y $387
  end
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:431"
  wire width 6 $389
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:431"
  cell $mul $390
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 6
    connect \A $sample$s$denom$sync$1
    connect \B 2'10
    connect \Y $389
  end
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:430"
  wire width 1 $391
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:430"
  cell $eq $392
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A $signal$10
    connect \B $389
    connect \Y $391
  end
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:430"
  cell $assert $393
    connect \A $assert$check$380
    connect \EN $assert$en$379
  end
  process $group_53
    assign $assert$en$379$next $assert$en$379
    assign $assert$check$380$next $assert$check$380
    attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:342"
    switch { $381 }
      attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:342"
      case 1'1
        attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:374"
        switch { \busy $385 }
          attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:374"
          case 2'-1
          attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:412"
          case 2'1-
            attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:415"
            switch { \past_valid }
              attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:415"
              case 1'1
                attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:416"
                switch { $387 }
                  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:416"
                  case 1'1
                    assign $assert$check$380$next $391
                    assign $assert$en$379$next 1'1
                  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:433"
                  case
                end
            end
        end
    end
    sync init
      update $assert$en$379 1'0
      update $assert$check$380 1'0
    sync posedge \clk
      update $assert$en$379 $assert$en$379$next
      update $assert$check$380 $assert$check$380$next
  end
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:430"
  wire width 1 $assert$en$394
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:430"
  wire width 1 $assert$en$394$next
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:430"
  wire width 1 $assert$check$395
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:430"
  wire width 1 $assert$check$395$next
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:342"
  wire width 1 $396
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:342"
  cell $not $397
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \rst
    connect \Y $396
  end
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:374"
  wire width 1 $398
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:374"
  cell $not $399
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \busy
    connect \Y $398
  end
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:374"
  wire width 1 $400
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:374"
  cell $and $401
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $398
    connect \B \start
    connect \Y $400
  end
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:416"
  wire width 1 $402
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:416"
  cell $not $403
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $sample$s$busy$sync$1
    connect \Y $402
  end
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:431"
  wire width 6 $404
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:431"
  cell $mul $405
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 6
    connect \A $sample$s$denom$sync$1
    connect \B 2'11
    connect \Y $404
  end
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:430"
  wire width 1 $406
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:430"
  cell $eq $407
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A $signal$13
    connect \B $404
    connect \Y $406
  end
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:430"
  cell $assert $408
    connect \A $assert$check$395
    connect \EN $assert$en$394
  end
  process $group_55
    assign $assert$en$394$next $assert$en$394
    assign $assert$check$395$next $assert$check$395
    attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:342"
    switch { $396 }
      attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:342"
      case 1'1
        attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:374"
        switch { \busy $400 }
          attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:374"
          case 2'-1
          attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:412"
          case 2'1-
            attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:415"
            switch { \past_valid }
              attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:415"
              case 1'1
                attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:416"
                switch { $402 }
                  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:416"
                  case 1'1
                    assign $assert$check$395$next $406
                    assign $assert$en$394$next 1'1
                  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:433"
                  case
                end
            end
        end
    end
    sync init
      update $assert$en$394 1'0
      update $assert$check$395 1'0
    sync posedge \clk
      update $assert$en$394 $assert$en$394$next
      update $assert$check$395 $assert$check$395$next
  end
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:430"
  wire width 1 $assert$en$409
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:430"
  wire width 1 $assert$en$409$next
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:430"
  wire width 1 $assert$check$410
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:430"
  wire width 1 $assert$check$410$next
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:342"
  wire width 1 $411
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:342"
  cell $not $412
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \rst
    connect \Y $411
  end
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:374"
  wire width 1 $413
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:374"
  cell $not $414
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \busy
    connect \Y $413
  end
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:374"
  wire width 1 $415
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:374"
  cell $and $416
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $413
    connect \B \start
    connect \Y $415
  end
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:416"
  wire width 1 $417
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:416"
  cell $not $418
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $sample$s$busy$sync$1
    connect \Y $417
  end
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:431"
  wire width 7 $419
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:431"
  cell $mul $420
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 7
    connect \A $sample$s$denom$sync$1
    connect \B 3'100
    connect \Y $419
  end
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:430"
  wire width 1 $421
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:430"
  cell $eq $422
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A $signal$16
    connect \B $419
    connect \Y $421
  end
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:430"
  cell $assert $423
    connect \A $assert$check$410
    connect \EN $assert$en$409
  end
  process $group_57
    assign $assert$en$409$next $assert$en$409
    assign $assert$check$410$next $assert$check$410
    attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:342"
    switch { $411 }
      attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:342"
      case 1'1
        attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:374"
        switch { \busy $415 }
          attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:374"
          case 2'-1
          attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:412"
          case 2'1-
            attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:415"
            switch { \past_valid }
              attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:415"
              case 1'1
                attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:416"
                switch { $417 }
                  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:416"
                  case 1'1
                    assign $assert$check$410$next $421
                    assign $assert$en$409$next 1'1
                  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:433"
                  case
                end
            end
        end
    end
    sync init
      update $assert$en$409 1'0
      update $assert$check$410 1'0
    sync posedge \clk
      update $assert$en$409 $assert$en$409$next
      update $assert$check$410 $assert$check$410$next
  end
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:430"
  wire width 1 $assert$en$424
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:430"
  wire width 1 $assert$en$424$next
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:430"
  wire width 1 $assert$check$425
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:430"
  wire width 1 $assert$check$425$next
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:342"
  wire width 1 $426
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:342"
  cell $not $427
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \rst
    connect \Y $426
  end
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:374"
  wire width 1 $428
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:374"
  cell $not $429
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \busy
    connect \Y $428
  end
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:374"
  wire width 1 $430
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:374"
  cell $and $431
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $428
    connect \B \start
    connect \Y $430
  end
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:416"
  wire width 1 $432
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:416"
  cell $not $433
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $sample$s$busy$sync$1
    connect \Y $432
  end
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:431"
  wire width 7 $434
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:431"
  cell $mul $435
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 7
    connect \A $sample$s$denom$sync$1
    connect \B 3'101
    connect \Y $434
  end
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:430"
  wire width 1 $436
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:430"
  cell $eq $437
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A $signal$19
    connect \B $434
    connect \Y $436
  end
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:430"
  cell $assert $438
    connect \A $assert$check$425
    connect \EN $assert$en$424
  end
  process $group_59
    assign $assert$en$424$next $assert$en$424
    assign $assert$check$425$next $assert$check$425
    attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:342"
    switch { $426 }
      attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:342"
      case 1'1
        attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:374"
        switch { \busy $430 }
          attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:374"
          case 2'-1
          attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:412"
          case 2'1-
            attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:415"
            switch { \past_valid }
              attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:415"
              case 1'1
                attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:416"
                switch { $432 }
                  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:416"
                  case 1'1
                    assign $assert$check$425$next $436
                    assign $assert$en$424$next 1'1
                  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:433"
                  case
                end
            end
        end
    end
    sync init
      update $assert$en$424 1'0
      update $assert$check$425 1'0
    sync posedge \clk
      update $assert$en$424 $assert$en$424$next
      update $assert$check$425 $assert$check$425$next
  end
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:430"
  wire width 1 $assert$en$439
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:430"
  wire width 1 $assert$en$439$next
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:430"
  wire width 1 $assert$check$440
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:430"
  wire width 1 $assert$check$440$next
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:342"
  wire width 1 $441
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:342"
  cell $not $442
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \rst
    connect \Y $441
  end
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:374"
  wire width 1 $443
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:374"
  cell $not $444
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \busy
    connect \Y $443
  end
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:374"
  wire width 1 $445
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:374"
  cell $and $446
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $443
    connect \B \start
    connect \Y $445
  end
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:416"
  wire width 1 $447
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:416"
  cell $not $448
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $sample$s$busy$sync$1
    connect \Y $447
  end
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:431"
  wire width 7 $449
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:431"
  cell $mul $450
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 7
    connect \A $sample$s$denom$sync$1
    connect \B 3'110
    connect \Y $449
  end
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:430"
  wire width 1 $451
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:430"
  cell $eq $452
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A $signal$22
    connect \B $449
    connect \Y $451
  end
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:430"
  cell $assert $453
    connect \A $assert$check$440
    connect \EN $assert$en$439
  end
  process $group_61
    assign $assert$en$439$next $assert$en$439
    assign $assert$check$440$next $assert$check$440
    attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:342"
    switch { $441 }
      attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:342"
      case 1'1
        attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:374"
        switch { \busy $445 }
          attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:374"
          case 2'-1
          attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:412"
          case 2'1-
            attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:415"
            switch { \past_valid }
              attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:415"
              case 1'1
                attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:416"
                switch { $447 }
                  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:416"
                  case 1'1
                    assign $assert$check$440$next $451
                    assign $assert$en$439$next 1'1
                  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:433"
                  case
                end
            end
        end
    end
    sync init
      update $assert$en$439 1'0
      update $assert$check$440 1'0
    sync posedge \clk
      update $assert$en$439 $assert$en$439$next
      update $assert$check$440 $assert$check$440$next
  end
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:430"
  wire width 1 $assert$en$454
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:430"
  wire width 1 $assert$en$454$next
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:430"
  wire width 1 $assert$check$455
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:430"
  wire width 1 $assert$check$455$next
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:342"
  wire width 1 $456
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:342"
  cell $not $457
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \rst
    connect \Y $456
  end
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:374"
  wire width 1 $458
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:374"
  cell $not $459
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \busy
    connect \Y $458
  end
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:374"
  wire width 1 $460
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:374"
  cell $and $461
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $458
    connect \B \start
    connect \Y $460
  end
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:416"
  wire width 1 $462
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:416"
  cell $not $463
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $sample$s$busy$sync$1
    connect \Y $462
  end
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:431"
  wire width 7 $464
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:431"
  cell $mul $465
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 7
    connect \A $sample$s$denom$sync$1
    connect \B 3'111
    connect \Y $464
  end
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:430"
  wire width 1 $466
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:430"
  cell $eq $467
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A $signal$25
    connect \B $464
    connect \Y $466
  end
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:430"
  cell $assert $468
    connect \A $assert$check$455
    connect \EN $assert$en$454
  end
  process $group_63
    assign $assert$en$454$next $assert$en$454
    assign $assert$check$455$next $assert$check$455
    attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:342"
    switch { $456 }
      attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:342"
      case 1'1
        attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:374"
        switch { \busy $460 }
          attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:374"
          case 2'-1
          attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:412"
          case 2'1-
            attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:415"
            switch { \past_valid }
              attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:415"
              case 1'1
                attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:416"
                switch { $462 }
                  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:416"
                  case 1'1
                    assign $assert$check$455$next $466
                    assign $assert$en$454$next 1'1
                  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:433"
                  case
                end
            end
        end
    end
    sync init
      update $assert$en$454 1'0
      update $assert$check$455 1'0
    sync posedge \clk
      update $assert$en$454 $assert$en$454$next
      update $assert$check$455 $assert$check$455$next
  end
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:436"
  wire width 1 $assert$en$469
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:436"
  wire width 1 $assert$en$469$next
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:436"
  wire width 1 $assert$check$470
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:436"
  wire width 1 $assert$check$470$next
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:342"
  wire width 1 $471
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:342"
  cell $not $472
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \rst
    connect \Y $471
  end
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:374"
  wire width 1 $473
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:374"
  cell $not $474
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \busy
    connect \Y $473
  end
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:374"
  wire width 1 $475
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:374"
  cell $and $476
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $473
    connect \B \start
    connect \Y $475
  end
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:416"
  wire width 1 $477
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:416"
  cell $not $478
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $sample$s$busy$sync$1
    connect \Y $477
  end
  attribute \nmigen.sample_reg 1
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:436"
  wire width 9 $sample$s$temp_numer$sync$1
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:436"
  wire width 9 $sample$s$temp_numer$sync$1$next
  attribute \src "/home/fl4shk/.local/lib/python3.8/site-packages/nmigen/hdl/ast.py:1322"
  wire width 1 $479
  attribute \src "/home/fl4shk/.local/lib/python3.8/site-packages/nmigen/hdl/ast.py:1322"
  cell $eq $480
    parameter \A_SIGNED 0
    parameter \A_WIDTH 9
    parameter \B_SIGNED 0
    parameter \B_WIDTH 9
    parameter \Y_WIDTH 1
    connect \A $sample$s$temp_numer$sync$1
    connect \B \temp_numer
    connect \Y $479
  end
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:436"
  cell $assert $481
    connect \A $assert$check$470
    connect \EN $assert$en$469
  end
  process $group_65
    assign $assert$en$469$next $assert$en$469
    assign $assert$check$470$next $assert$check$470
    attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:342"
    switch { $471 }
      attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:342"
      case 1'1
        attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:374"
        switch { \busy $475 }
          attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:374"
          case 2'-1
          attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:412"
          case 2'1-
            attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:415"
            switch { \past_valid }
              attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:415"
              case 1'1
                attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:416"
                switch { $477 }
                  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:416"
                  case 1'1
                  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:433"
                  case
                    assign $assert$check$470$next $479
                    assign $assert$en$469$next 1'1
                end
            end
        end
    end
    sync init
      update $assert$en$469 1'0
      update $assert$check$470 1'0
    sync posedge \clk
      update $assert$en$469 $assert$en$469$next
      update $assert$check$470 $assert$check$470$next
  end
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:437"
  wire width 1 $assert$en$482
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:437"
  wire width 1 $assert$en$482$next
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:437"
  wire width 1 $assert$check$483
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:437"
  wire width 1 $assert$check$483$next
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:342"
  wire width 1 $484
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:342"
  cell $not $485
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \rst
    connect \Y $484
  end
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:374"
  wire width 1 $486
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:374"
  cell $not $487
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \busy
    connect \Y $486
  end
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:374"
  wire width 1 $488
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:374"
  cell $and $489
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $486
    connect \B \start
    connect \Y $488
  end
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:416"
  wire width 1 $490
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:416"
  cell $not $491
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $sample$s$busy$sync$1
    connect \Y $490
  end
  attribute \nmigen.sample_reg 1
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:438"
  wire width 8 $sample$s$chunk_start$sync$1
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:438"
  wire width 8 $sample$s$chunk_start$sync$1$next
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:438"
  wire width 9 $492
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:438"
  cell $sub $493
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 9
    connect \A $sample$s$chunk_start$sync$1
    connect \B 2'11
    connect \Y $492
  end
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:437"
  wire width 1 $494
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:437"
  cell $eq $495
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 9
    parameter \Y_WIDTH 1
    connect \A \chunk_start
    connect \B $492
    connect \Y $494
  end
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:437"
  cell $assert $496
    connect \A $assert$check$483
    connect \EN $assert$en$482
  end
  process $group_67
    assign $assert$en$482$next $assert$en$482
    assign $assert$check$483$next $assert$check$483
    attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:342"
    switch { $484 }
      attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:342"
      case 1'1
        attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:374"
        switch { \busy $488 }
          attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:374"
          case 2'-1
          attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:412"
          case 2'1-
            attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:415"
            switch { \past_valid }
              attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:415"
              case 1'1
                attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:416"
                switch { $490 }
                  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:416"
                  case 1'1
                  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:433"
                  case
                    assign $assert$check$483$next $494
                    assign $assert$en$482$next 1'1
                end
            end
        end
    end
    sync init
      update $assert$en$482 1'0
      update $assert$check$483 1'0
    sync posedge \clk
      update $assert$en$482 $assert$en$482$next
      update $assert$check$483 $assert$check$483$next
  end
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:444"
  wire width 1 $assert$en$497
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:444"
  wire width 1 $assert$en$497$next
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:444"
  wire width 1 $assert$check$498
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:444"
  wire width 1 $assert$check$498$next
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:342"
  wire width 1 $499
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:342"
  cell $not $500
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \rst
    connect \Y $499
  end
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:374"
  wire width 1 $501
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:374"
  cell $not $502
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \busy
    connect \Y $501
  end
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:374"
  wire width 1 $503
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:374"
  cell $and $504
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $501
    connect \B \start
    connect \Y $503
  end
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:416"
  wire width 1 $505
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:416"
  cell $not $506
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $sample$s$busy$sync$1
    connect \Y $505
  end
  attribute \nmigen.sample_reg 1
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:444"
  wire width 7 $sample$s$$signal$sync$1
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:444"
  wire width 7 $sample$s$$signal$sync$1$next
  attribute \src "/home/fl4shk/.local/lib/python3.8/site-packages/nmigen/hdl/ast.py:1322"
  wire width 1 $507
  attribute \src "/home/fl4shk/.local/lib/python3.8/site-packages/nmigen/hdl/ast.py:1322"
  cell $eq $508
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A $sample$s$$signal$sync$1
    connect \B $signal
    connect \Y $507
  end
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:444"
  cell $assert $509
    connect \A $assert$check$498
    connect \EN $assert$en$497
  end
  process $group_69
    assign $assert$en$497$next $assert$en$497
    assign $assert$check$498$next $assert$check$498
    attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:342"
    switch { $499 }
      attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:342"
      case 1'1
        attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:374"
        switch { \busy $503 }
          attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:374"
          case 2'-1
          attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:412"
          case 2'1-
            attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:415"
            switch { \past_valid }
              attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:415"
              case 1'1
                attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:416"
                switch { $505 }
                  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:416"
                  case 1'1
                  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:433"
                  case
                    assign $assert$check$498$next $507
                    assign $assert$en$497$next 1'1
                end
            end
        end
    end
    sync init
      update $assert$en$497 1'0
      update $assert$check$498 1'0
    sync posedge \clk
      update $assert$en$497 $assert$en$497$next
      update $assert$check$498 $assert$check$498$next
  end
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:444"
  wire width 1 $assert$en$510
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:444"
  wire width 1 $assert$en$510$next
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:444"
  wire width 1 $assert$check$511
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:444"
  wire width 1 $assert$check$511$next
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:342"
  wire width 1 $512
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:342"
  cell $not $513
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \rst
    connect \Y $512
  end
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:374"
  wire width 1 $514
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:374"
  cell $not $515
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \busy
    connect \Y $514
  end
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:374"
  wire width 1 $516
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:374"
  cell $and $517
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $514
    connect \B \start
    connect \Y $516
  end
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:416"
  wire width 1 $518
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:416"
  cell $not $519
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $sample$s$busy$sync$1
    connect \Y $518
  end
  attribute \nmigen.sample_reg 1
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:444"
  wire width 7 $sample$s$$signal$sync$1$520
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:444"
  wire width 7 $sample$s$$signal$sync$1$520$next
  attribute \src "/home/fl4shk/.local/lib/python3.8/site-packages/nmigen/hdl/ast.py:1322"
  wire width 1 $521
  attribute \src "/home/fl4shk/.local/lib/python3.8/site-packages/nmigen/hdl/ast.py:1322"
  cell $eq $522
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A $sample$s$$signal$sync$1$520
    connect \B $signal$7
    connect \Y $521
  end
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:444"
  cell $assert $523
    connect \A $assert$check$511
    connect \EN $assert$en$510
  end
  process $group_71
    assign $assert$en$510$next $assert$en$510
    assign $assert$check$511$next $assert$check$511
    attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:342"
    switch { $512 }
      attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:342"
      case 1'1
        attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:374"
        switch { \busy $516 }
          attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:374"
          case 2'-1
          attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:412"
          case 2'1-
            attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:415"
            switch { \past_valid }
              attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:415"
              case 1'1
                attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:416"
                switch { $518 }
                  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:416"
                  case 1'1
                  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:433"
                  case
                    assign $assert$check$511$next $521
                    assign $assert$en$510$next 1'1
                end
            end
        end
    end
    sync init
      update $assert$en$510 1'0
      update $assert$check$511 1'0
    sync posedge \clk
      update $assert$en$510 $assert$en$510$next
      update $assert$check$511 $assert$check$511$next
  end
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:444"
  wire width 1 $assert$en$524
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:444"
  wire width 1 $assert$en$524$next
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:444"
  wire width 1 $assert$check$525
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:444"
  wire width 1 $assert$check$525$next
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:342"
  wire width 1 $526
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:342"
  cell $not $527
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \rst
    connect \Y $526
  end
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:374"
  wire width 1 $528
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:374"
  cell $not $529
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \busy
    connect \Y $528
  end
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:374"
  wire width 1 $530
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:374"
  cell $and $531
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $528
    connect \B \start
    connect \Y $530
  end
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:416"
  wire width 1 $532
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:416"
  cell $not $533
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $sample$s$busy$sync$1
    connect \Y $532
  end
  attribute \nmigen.sample_reg 1
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:444"
  wire width 7 $sample$s$$signal$sync$1$534
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:444"
  wire width 7 $sample$s$$signal$sync$1$534$next
  attribute \src "/home/fl4shk/.local/lib/python3.8/site-packages/nmigen/hdl/ast.py:1322"
  wire width 1 $535
  attribute \src "/home/fl4shk/.local/lib/python3.8/site-packages/nmigen/hdl/ast.py:1322"
  cell $eq $536
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A $sample$s$$signal$sync$1$534
    connect \B $signal$10
    connect \Y $535
  end
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:444"
  cell $assert $537
    connect \A $assert$check$525
    connect \EN $assert$en$524
  end
  process $group_73
    assign $assert$en$524$next $assert$en$524
    assign $assert$check$525$next $assert$check$525
    attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:342"
    switch { $526 }
      attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:342"
      case 1'1
        attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:374"
        switch { \busy $530 }
          attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:374"
          case 2'-1
          attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:412"
          case 2'1-
            attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:415"
            switch { \past_valid }
              attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:415"
              case 1'1
                attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:416"
                switch { $532 }
                  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:416"
                  case 1'1
                  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:433"
                  case
                    assign $assert$check$525$next $535
                    assign $assert$en$524$next 1'1
                end
            end
        end
    end
    sync init
      update $assert$en$524 1'0
      update $assert$check$525 1'0
    sync posedge \clk
      update $assert$en$524 $assert$en$524$next
      update $assert$check$525 $assert$check$525$next
  end
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:444"
  wire width 1 $assert$en$538
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:444"
  wire width 1 $assert$en$538$next
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:444"
  wire width 1 $assert$check$539
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:444"
  wire width 1 $assert$check$539$next
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:342"
  wire width 1 $540
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:342"
  cell $not $541
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \rst
    connect \Y $540
  end
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:374"
  wire width 1 $542
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:374"
  cell $not $543
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \busy
    connect \Y $542
  end
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:374"
  wire width 1 $544
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:374"
  cell $and $545
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $542
    connect \B \start
    connect \Y $544
  end
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:416"
  wire width 1 $546
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:416"
  cell $not $547
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $sample$s$busy$sync$1
    connect \Y $546
  end
  attribute \nmigen.sample_reg 1
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:444"
  wire width 7 $sample$s$$signal$sync$1$548
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:444"
  wire width 7 $sample$s$$signal$sync$1$548$next
  attribute \src "/home/fl4shk/.local/lib/python3.8/site-packages/nmigen/hdl/ast.py:1322"
  wire width 1 $549
  attribute \src "/home/fl4shk/.local/lib/python3.8/site-packages/nmigen/hdl/ast.py:1322"
  cell $eq $550
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A $sample$s$$signal$sync$1$548
    connect \B $signal$13
    connect \Y $549
  end
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:444"
  cell $assert $551
    connect \A $assert$check$539
    connect \EN $assert$en$538
  end
  process $group_75
    assign $assert$en$538$next $assert$en$538
    assign $assert$check$539$next $assert$check$539
    attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:342"
    switch { $540 }
      attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:342"
      case 1'1
        attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:374"
        switch { \busy $544 }
          attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:374"
          case 2'-1
          attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:412"
          case 2'1-
            attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:415"
            switch { \past_valid }
              attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:415"
              case 1'1
                attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:416"
                switch { $546 }
                  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:416"
                  case 1'1
                  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:433"
                  case
                    assign $assert$check$539$next $549
                    assign $assert$en$538$next 1'1
                end
            end
        end
    end
    sync init
      update $assert$en$538 1'0
      update $assert$check$539 1'0
    sync posedge \clk
      update $assert$en$538 $assert$en$538$next
      update $assert$check$539 $assert$check$539$next
  end
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:444"
  wire width 1 $assert$en$552
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:444"
  wire width 1 $assert$en$552$next
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:444"
  wire width 1 $assert$check$553
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:444"
  wire width 1 $assert$check$553$next
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:342"
  wire width 1 $554
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:342"
  cell $not $555
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \rst
    connect \Y $554
  end
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:374"
  wire width 1 $556
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:374"
  cell $not $557
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \busy
    connect \Y $556
  end
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:374"
  wire width 1 $558
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:374"
  cell $and $559
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $556
    connect \B \start
    connect \Y $558
  end
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:416"
  wire width 1 $560
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:416"
  cell $not $561
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $sample$s$busy$sync$1
    connect \Y $560
  end
  attribute \nmigen.sample_reg 1
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:444"
  wire width 7 $sample$s$$signal$sync$1$562
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:444"
  wire width 7 $sample$s$$signal$sync$1$562$next
  attribute \src "/home/fl4shk/.local/lib/python3.8/site-packages/nmigen/hdl/ast.py:1322"
  wire width 1 $563
  attribute \src "/home/fl4shk/.local/lib/python3.8/site-packages/nmigen/hdl/ast.py:1322"
  cell $eq $564
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A $sample$s$$signal$sync$1$562
    connect \B $signal$16
    connect \Y $563
  end
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:444"
  cell $assert $565
    connect \A $assert$check$553
    connect \EN $assert$en$552
  end
  process $group_77
    assign $assert$en$552$next $assert$en$552
    assign $assert$check$553$next $assert$check$553
    attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:342"
    switch { $554 }
      attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:342"
      case 1'1
        attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:374"
        switch { \busy $558 }
          attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:374"
          case 2'-1
          attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:412"
          case 2'1-
            attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:415"
            switch { \past_valid }
              attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:415"
              case 1'1
                attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:416"
                switch { $560 }
                  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:416"
                  case 1'1
                  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:433"
                  case
                    assign $assert$check$553$next $563
                    assign $assert$en$552$next 1'1
                end
            end
        end
    end
    sync init
      update $assert$en$552 1'0
      update $assert$check$553 1'0
    sync posedge \clk
      update $assert$en$552 $assert$en$552$next
      update $assert$check$553 $assert$check$553$next
  end
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:444"
  wire width 1 $assert$en$566
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:444"
  wire width 1 $assert$en$566$next
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:444"
  wire width 1 $assert$check$567
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:444"
  wire width 1 $assert$check$567$next
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:342"
  wire width 1 $568
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:342"
  cell $not $569
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \rst
    connect \Y $568
  end
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:374"
  wire width 1 $570
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:374"
  cell $not $571
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \busy
    connect \Y $570
  end
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:374"
  wire width 1 $572
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:374"
  cell $and $573
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $570
    connect \B \start
    connect \Y $572
  end
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:416"
  wire width 1 $574
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:416"
  cell $not $575
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $sample$s$busy$sync$1
    connect \Y $574
  end
  attribute \nmigen.sample_reg 1
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:444"
  wire width 7 $sample$s$$signal$sync$1$576
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:444"
  wire width 7 $sample$s$$signal$sync$1$576$next
  attribute \src "/home/fl4shk/.local/lib/python3.8/site-packages/nmigen/hdl/ast.py:1322"
  wire width 1 $577
  attribute \src "/home/fl4shk/.local/lib/python3.8/site-packages/nmigen/hdl/ast.py:1322"
  cell $eq $578
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A $sample$s$$signal$sync$1$576
    connect \B $signal$19
    connect \Y $577
  end
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:444"
  cell $assert $579
    connect \A $assert$check$567
    connect \EN $assert$en$566
  end
  process $group_79
    assign $assert$en$566$next $assert$en$566
    assign $assert$check$567$next $assert$check$567
    attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:342"
    switch { $568 }
      attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:342"
      case 1'1
        attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:374"
        switch { \busy $572 }
          attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:374"
          case 2'-1
          attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:412"
          case 2'1-
            attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:415"
            switch { \past_valid }
              attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:415"
              case 1'1
                attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:416"
                switch { $574 }
                  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:416"
                  case 1'1
                  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:433"
                  case
                    assign $assert$check$567$next $577
                    assign $assert$en$566$next 1'1
                end
            end
        end
    end
    sync init
      update $assert$en$566 1'0
      update $assert$check$567 1'0
    sync posedge \clk
      update $assert$en$566 $assert$en$566$next
      update $assert$check$567 $assert$check$567$next
  end
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:444"
  wire width 1 $assert$en$580
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:444"
  wire width 1 $assert$en$580$next
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:444"
  wire width 1 $assert$check$581
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:444"
  wire width 1 $assert$check$581$next
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:342"
  wire width 1 $582
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:342"
  cell $not $583
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \rst
    connect \Y $582
  end
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:374"
  wire width 1 $584
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:374"
  cell $not $585
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \busy
    connect \Y $584
  end
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:374"
  wire width 1 $586
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:374"
  cell $and $587
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $584
    connect \B \start
    connect \Y $586
  end
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:416"
  wire width 1 $588
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:416"
  cell $not $589
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $sample$s$busy$sync$1
    connect \Y $588
  end
  attribute \nmigen.sample_reg 1
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:444"
  wire width 7 $sample$s$$signal$sync$1$590
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:444"
  wire width 7 $sample$s$$signal$sync$1$590$next
  attribute \src "/home/fl4shk/.local/lib/python3.8/site-packages/nmigen/hdl/ast.py:1322"
  wire width 1 $591
  attribute \src "/home/fl4shk/.local/lib/python3.8/site-packages/nmigen/hdl/ast.py:1322"
  cell $eq $592
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A $sample$s$$signal$sync$1$590
    connect \B $signal$22
    connect \Y $591
  end
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:444"
  cell $assert $593
    connect \A $assert$check$581
    connect \EN $assert$en$580
  end
  process $group_81
    assign $assert$en$580$next $assert$en$580
    assign $assert$check$581$next $assert$check$581
    attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:342"
    switch { $582 }
      attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:342"
      case 1'1
        attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:374"
        switch { \busy $586 }
          attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:374"
          case 2'-1
          attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:412"
          case 2'1-
            attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:415"
            switch { \past_valid }
              attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:415"
              case 1'1
                attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:416"
                switch { $588 }
                  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:416"
                  case 1'1
                  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:433"
                  case
                    assign $assert$check$581$next $591
                    assign $assert$en$580$next 1'1
                end
            end
        end
    end
    sync init
      update $assert$en$580 1'0
      update $assert$check$581 1'0
    sync posedge \clk
      update $assert$en$580 $assert$en$580$next
      update $assert$check$581 $assert$check$581$next
  end
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:444"
  wire width 1 $assert$en$594
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:444"
  wire width 1 $assert$en$594$next
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:444"
  wire width 1 $assert$check$595
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:444"
  wire width 1 $assert$check$595$next
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:342"
  wire width 1 $596
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:342"
  cell $not $597
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \rst
    connect \Y $596
  end
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:374"
  wire width 1 $598
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:374"
  cell $not $599
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \busy
    connect \Y $598
  end
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:374"
  wire width 1 $600
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:374"
  cell $and $601
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $598
    connect \B \start
    connect \Y $600
  end
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:416"
  wire width 1 $602
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:416"
  cell $not $603
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $sample$s$busy$sync$1
    connect \Y $602
  end
  attribute \nmigen.sample_reg 1
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:444"
  wire width 7 $sample$s$$signal$sync$1$604
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:444"
  wire width 7 $sample$s$$signal$sync$1$604$next
  attribute \src "/home/fl4shk/.local/lib/python3.8/site-packages/nmigen/hdl/ast.py:1322"
  wire width 1 $605
  attribute \src "/home/fl4shk/.local/lib/python3.8/site-packages/nmigen/hdl/ast.py:1322"
  cell $eq $606
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A $sample$s$$signal$sync$1$604
    connect \B $signal$25
    connect \Y $605
  end
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:444"
  cell $assert $607
    connect \A $assert$check$595
    connect \EN $assert$en$594
  end
  process $group_83
    assign $assert$en$594$next $assert$en$594
    assign $assert$check$595$next $assert$check$595
    attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:342"
    switch { $596 }
      attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:342"
      case 1'1
        attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:374"
        switch { \busy $600 }
          attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:374"
          case 2'-1
          attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:412"
          case 2'1-
            attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:415"
            switch { \past_valid }
              attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:415"
              case 1'1
                attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:416"
                switch { $602 }
                  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:416"
                  case 1'1
                  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:433"
                  case
                    assign $assert$check$595$next $605
                    assign $assert$en$594$next 1'1
                end
            end
        end
    end
    sync init
      update $assert$en$594 1'0
      update $assert$check$595 1'0
    sync posedge \clk
      update $assert$en$594 $assert$en$594$next
      update $assert$check$595 $assert$check$595$next
  end
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:450"
  wire width 1 $assert$en$608
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:450"
  wire width 1 $assert$en$608$next
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:450"
  wire width 1 $assert$check$609
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:450"
  wire width 1 $assert$check$609$next
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:342"
  wire width 1 $610
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:342"
  cell $not $611
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \rst
    connect \Y $610
  end
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:374"
  wire width 1 $612
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:374"
  cell $not $613
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \busy
    connect \Y $612
  end
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:374"
  wire width 1 $614
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:374"
  cell $and $615
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $612
    connect \B \start
    connect \Y $614
  end
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:450"
  wire width 1 $616
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:450"
  cell $not $617
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \valid
    connect \Y $616
  end
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:450"
  cell $assert $618
    connect \A $assert$check$609
    connect \EN $assert$en$608
  end
  process $group_85
    assign $assert$en$608$next $assert$en$608
    assign $assert$check$609$next $assert$check$609
    attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:342"
    switch { $610 }
      attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:342"
      case 1'1
        attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:374"
        switch { \busy $614 }
          attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:374"
          case 2'-1
          attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:412"
          case 2'1-
            attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:415"
            switch { \past_valid }
              attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:415"
              case 1'1
                assign $assert$check$609$next $616
                assign $assert$en$608$next 1'1
            end
        end
    end
    sync init
      update $assert$en$608 1'0
      update $assert$check$609 1'0
    sync posedge \clk
      update $assert$en$608 $assert$en$608$next
      update $assert$check$609 $assert$check$609$next
  end
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:452"
  wire width 1 $assert$en$619
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:452"
  wire width 1 $assert$en$619$next
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:452"
  wire width 1 $assert$check$620
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:452"
  wire width 1 $assert$check$620$next
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:342"
  wire width 1 $621
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:342"
  cell $not $622
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \rst
    connect \Y $621
  end
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:374"
  wire width 1 $623
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:374"
  cell $not $624
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \busy
    connect \Y $623
  end
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:374"
  wire width 1 $625
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:374"
  cell $and $626
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $623
    connect \B \start
    connect \Y $625
  end
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:452"
  wire width 3 $627
  attribute \src "/home/fl4shk/.local/lib/python3.8/site-packages/nmigen/back/rtlil.py:609"
  wire width 10 $628
  attribute \src "/home/fl4shk/.local/lib/python3.8/site-packages/nmigen/back/rtlil.py:609"
  cell $mul $629
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 10
    connect \A \chunk_start
    connect \B 2'11
    connect \Y $628
  end
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:452"
  cell $shift $630
    parameter \A_SIGNED 0
    parameter \A_WIDTH 9
    parameter \B_SIGNED 0
    parameter \B_WIDTH 10
    parameter \Y_WIDTH 3
    connect \A \oracle_quot
    connect \B $628
    connect \Y $627
  end
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:452"
  wire width 1 $631
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:452"
  cell $eq $632
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \quot_digit
    connect \B $627
    connect \Y $631
  end
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:452"
  cell $assert $633
    connect \A $assert$check$620
    connect \EN $assert$en$619
  end
  process $group_87
    assign $assert$en$619$next $assert$en$619
    assign $assert$check$620$next $assert$check$620
    attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:342"
    switch { $621 }
      attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:342"
      case 1'1
        attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:374"
        switch { \busy $625 }
          attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:374"
          case 2'-1
          attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:412"
          case 2'1-
            attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:415"
            switch { \past_valid }
              attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:415"
              case 1'1
                assign $assert$check$620$next $631
                assign $assert$en$619$next 1'1
            end
        end
    end
    sync init
      update $assert$en$619 1'0
      update $assert$check$620 1'0
    sync posedge \clk
      update $assert$en$619 $assert$en$619$next
      update $assert$check$620 $assert$check$620$next
  end
  process $group_89
    assign $sample$rst$sync$1$next $sample$rst$sync$1
    assign $sample$rst$sync$1$next \rst
    sync init
      update $sample$rst$sync$1 1'1
    sync posedge \clk
      update $sample$rst$sync$1 $sample$rst$sync$1$next
  end
  process $group_90
    assign $sample$s$busy$sync$1$next $sample$s$busy$sync$1
    assign $sample$s$busy$sync$1$next \busy
    sync init
      update $sample$s$busy$sync$1 1'0
    sync posedge \clk
      update $sample$s$busy$sync$1 $sample$s$busy$sync$1$next
  end
  process $group_91
    assign $sample$s$start$sync$1$next $sample$s$start$sync$1
    assign $sample$s$start$sync$1$next \start
    sync init
      update $sample$s$start$sync$1 1'0
    sync posedge \clk
      update $sample$s$start$sync$1 $sample$s$start$sync$1$next
  end
  process $group_92
    assign $sample$s$numer$sync$1$next $sample$s$numer$sync$1
    assign $sample$s$numer$sync$1$next \numer
    sync init
      update $sample$s$numer$sync$1 7'0000000
    sync posedge \clk
      update $sample$s$numer$sync$1 $sample$s$numer$sync$1$next
  end
  process $group_93
    assign $sample$s$denom$sync$1$next $sample$s$denom$sync$1
    assign $sample$s$denom$sync$1$next \denom
    sync init
      update $sample$s$denom$sync$1 4'0000
    sync posedge \clk
      update $sample$s$denom$sync$1 $sample$s$denom$sync$1$next
  end
  process $group_94
    assign $sample$s$temp_numer$sync$1$next $sample$s$temp_numer$sync$1
    assign $sample$s$temp_numer$sync$1$next \temp_numer
    sync init
      update $sample$s$temp_numer$sync$1 9'000000000
    sync posedge \clk
      update $sample$s$temp_numer$sync$1 $sample$s$temp_numer$sync$1$next
  end
  process $group_95
    assign $sample$s$chunk_start$sync$1$next $sample$s$chunk_start$sync$1
    assign $sample$s$chunk_start$sync$1$next \chunk_start
    sync init
      update $sample$s$chunk_start$sync$1 8'00000000
    sync posedge \clk
      update $sample$s$chunk_start$sync$1 $sample$s$chunk_start$sync$1$next
  end
  process $group_96
    assign $sample$s$$signal$sync$1$next $sample$s$$signal$sync$1
    assign $sample$s$$signal$sync$1$next $signal
    sync init
      update $sample$s$$signal$sync$1 7'0000000
    sync posedge \clk
      update $sample$s$$signal$sync$1 $sample$s$$signal$sync$1$next
  end
  process $group_97
    assign $sample$s$$signal$sync$1$520$next $sample$s$$signal$sync$1$520
    assign $sample$s$$signal$sync$1$520$next $signal$7
    sync init
      update $sample$s$$signal$sync$1$520 7'0000000
    sync posedge \clk
      update $sample$s$$signal$sync$1$520 $sample$s$$signal$sync$1$520$next
  end
  process $group_98
    assign $sample$s$$signal$sync$1$534$next $sample$s$$signal$sync$1$534
    assign $sample$s$$signal$sync$1$534$next $signal$10
    sync init
      update $sample$s$$signal$sync$1$534 7'0000000
    sync posedge \clk
      update $sample$s$$signal$sync$1$534 $sample$s$$signal$sync$1$534$next
  end
  process $group_99
    assign $sample$s$$signal$sync$1$548$next $sample$s$$signal$sync$1$548
    assign $sample$s$$signal$sync$1$548$next $signal$13
    sync init
      update $sample$s$$signal$sync$1$548 7'0000000
    sync posedge \clk
      update $sample$s$$signal$sync$1$548 $sample$s$$signal$sync$1$548$next
  end
  process $group_100
    assign $sample$s$$signal$sync$1$562$next $sample$s$$signal$sync$1$562
    assign $sample$s$$signal$sync$1$562$next $signal$16
    sync init
      update $sample$s$$signal$sync$1$562 7'0000000
    sync posedge \clk
      update $sample$s$$signal$sync$1$562 $sample$s$$signal$sync$1$562$next
  end
  process $group_101
    assign $sample$s$$signal$sync$1$576$next $sample$s$$signal$sync$1$576
    assign $sample$s$$signal$sync$1$576$next $signal$19
    sync init
      update $sample$s$$signal$sync$1$576 7'0000000
    sync posedge \clk
      update $sample$s$$signal$sync$1$576 $sample$s$$signal$sync$1$576$next
  end
  process $group_102
    assign $sample$s$$signal$sync$1$590$next $sample$s$$signal$sync$1$590
    assign $sample$s$$signal$sync$1$590$next $signal$22
    sync init
      update $sample$s$$signal$sync$1$590 7'0000000
    sync posedge \clk
      update $sample$s$$signal$sync$1$590 $sample$s$$signal$sync$1$590$next
  end
  process $group_103
    assign $sample$s$$signal$sync$1$604$next $sample$s$$signal$sync$1$604
    assign $sample$s$$signal$sync$1$604$next $signal$25
    sync init
      update $sample$s$$signal$sync$1$604 7'0000000
    sync posedge \clk
      update $sample$s$$signal$sync$1$604 $sample$s$$signal$sync$1$604$next
  end
end
attribute \generator "nMigen"
attribute \top 1
attribute \nmigen.hierarchy "top"
module \top
  attribute \src "/home/fl4shk/.local/lib/python3.8/site-packages/nmigen/hdl/ir.py:526"
  wire width 1 input 0 \clk
  attribute \src "/home/fl4shk/.local/lib/python3.8/site-packages/nmigen/hdl/ir.py:526"
  wire width 1 input 1 \rst
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:23"
  wire width 1 input 2 \start
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:25"
  wire width 7 input 3 \numer
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:26"
  wire width 4 input 4 \denom
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:31"
  wire width 1 output 5 \valid
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:32"
  wire width 1 output 6 \busy
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:34"
  wire width 7 output 7 \quot
  attribute \src "/media/other_data/fl4shk_home_stuff/Documents/programming_and_electronics/electronics/nmigen/projects/volt32_console/hw/src/volt32_cpu/long_udiv_mods.py:35"
  wire width 7 output 8 \rema
  cell \dut \dut
    connect \quot \quot
    connect \rema \rema
    connect \denom \denom
    connect \rst \rst
    connect \busy \busy
    connect \valid \valid
    connect \start \start
    connect \numer \numer
    connect \clk \clk
  end
end

