
*** Running vivado
    with args -log mb_usb_hdmi_top.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source mb_usb_hdmi_top.tcl -notrace



****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source mb_usb_hdmi_top.tcl -notrace
create_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1001.457 ; gain = 117.414
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/estel/laser-harp-fpga/laser_harp_test/RD_hdmi_ip2020'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.2/data/ip'.
Command: link_design -top mb_usb_hdmi_top -part xc7s50csga324-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7s50csga324-1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'clk_wiz'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.gen/sources_1/ip/ila_0/ila_0.dcp' for cell 'ila'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0.dcp' for cell 'vga_to_hdmi'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.gen/sources_1/bd/mb_usb/ip/mb_usb_axi_uartlite_0_0/mb_usb_axi_uartlite_0_0.dcp' for cell 'mb_block_i/axi_uartlite_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.gen/sources_1/bd/mb_usb/ip/mb_usb_clk_wiz_1_0/mb_usb_clk_wiz_1_0.dcp' for cell 'mb_block_i/clk_wiz_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.gen/sources_1/bd/mb_usb/ip/mb_usb_gpio_usb_int_0/mb_usb_gpio_usb_int_0.dcp' for cell 'mb_block_i/gpio_usb_int'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.gen/sources_1/bd/mb_usb/ip/mb_usb_gpio_usb_keycode_0/mb_usb_gpio_usb_keycode_0.dcp' for cell 'mb_block_i/gpio_usb_keycode'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.gen/sources_1/bd/mb_usb/ip/mb_usb_gpio_usb_rst_0/mb_usb_gpio_usb_rst_0.dcp' for cell 'mb_block_i/gpio_usb_rst'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.gen/sources_1/bd/mb_usb/ip/mb_usb_mdm_1_0/mb_usb_mdm_1_0.dcp' for cell 'mb_block_i/mdm_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.gen/sources_1/bd/mb_usb/ip/mb_usb_microblaze_0_0/mb_usb_microblaze_0_0.dcp' for cell 'mb_block_i/microblaze_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.gen/sources_1/bd/mb_usb/ip/mb_usb_microblaze_0_axi_intc_0/mb_usb_microblaze_0_axi_intc_0.dcp' for cell 'mb_block_i/microblaze_0_axi_intc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.gen/sources_1/bd/mb_usb/ip/mb_usb_rst_clk_wiz_1_100M_0/mb_usb_rst_clk_wiz_1_100M_0.dcp' for cell 'mb_block_i/rst_clk_wiz_1_100M'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.gen/sources_1/bd/mb_usb/ip/mb_usb_spi_usb_0/mb_usb_spi_usb_0.dcp' for cell 'mb_block_i/spi_usb'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.gen/sources_1/bd/mb_usb/ip/mb_usb_timer_usb_axi_0/mb_usb_timer_usb_axi_0.dcp' for cell 'mb_block_i/timer_usb_axi'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.gen/sources_1/bd/mb_usb/ip/mb_usb_xbar_0/mb_usb_xbar_0.dcp' for cell 'mb_block_i/microblaze_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.gen/sources_1/bd/mb_usb/ip/mb_usb_dlmb_bram_if_cntlr_0/mb_usb_dlmb_bram_if_cntlr_0.dcp' for cell 'mb_block_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.gen/sources_1/bd/mb_usb/ip/mb_usb_dlmb_v10_0/mb_usb_dlmb_v10_0.dcp' for cell 'mb_block_i/microblaze_0_local_memory/dlmb_v10'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.gen/sources_1/bd/mb_usb/ip/mb_usb_ilmb_bram_if_cntlr_0/mb_usb_ilmb_bram_if_cntlr_0.dcp' for cell 'mb_block_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.gen/sources_1/bd/mb_usb/ip/mb_usb_ilmb_v10_0/mb_usb_ilmb_v10_0.dcp' for cell 'mb_block_i/microblaze_0_local_memory/ilmb_v10'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.gen/sources_1/bd/mb_usb/ip/mb_usb_lmb_bram_0/mb_usb_lmb_bram_0.dcp' for cell 'mb_block_i/microblaze_0_local_memory/lmb_bram'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.gen/sources_1/ip/bg_rom/bg_rom.dcp' for cell 'screen/background'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.308 . Memory (MB): peak = 1577.020 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1064 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-35] Removing redundant IBUF, clk_wiz/inst/clkin1_ibufg, from the path connected to top-level port: Clk 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-35] Removing redundant IBUF, mb_block_i/clk_wiz_1/inst/clkin1_ibufg, from the path connected to top-level port: Clk 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'clk_wiz/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'mb_block_i/clk_wiz_1/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
INFO: [Chipscope 16-324] Core: ila UUID: 901a5f55-8b29-50a8-8131-f43987f6be78 
Parsing XDC File [c:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.gen/sources_1/bd/mb_usb/ip/mb_usb_microblaze_0_0/mb_usb_microblaze_0_0.xdc] for cell 'mb_block_i/microblaze_0/U0'
Finished Parsing XDC File [c:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.gen/sources_1/bd/mb_usb/ip/mb_usb_microblaze_0_0/mb_usb_microblaze_0_0.xdc] for cell 'mb_block_i/microblaze_0/U0'
Parsing XDC File [c:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.gen/sources_1/bd/mb_usb/ip/mb_usb_microblaze_0_axi_intc_0/mb_usb_microblaze_0_axi_intc_0.xdc] for cell 'mb_block_i/microblaze_0_axi_intc/U0'
Finished Parsing XDC File [c:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.gen/sources_1/bd/mb_usb/ip/mb_usb_microblaze_0_axi_intc_0/mb_usb_microblaze_0_axi_intc_0.xdc] for cell 'mb_block_i/microblaze_0_axi_intc/U0'
Parsing XDC File [c:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.gen/sources_1/bd/mb_usb/ip/mb_usb_clk_wiz_1_0/mb_usb_clk_wiz_1_0_board.xdc] for cell 'mb_block_i/clk_wiz_1/inst'
Finished Parsing XDC File [c:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.gen/sources_1/bd/mb_usb/ip/mb_usb_clk_wiz_1_0/mb_usb_clk_wiz_1_0_board.xdc] for cell 'mb_block_i/clk_wiz_1/inst'
Parsing XDC File [c:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.gen/sources_1/bd/mb_usb/ip/mb_usb_clk_wiz_1_0/mb_usb_clk_wiz_1_0.xdc] for cell 'mb_block_i/clk_wiz_1/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.gen/sources_1/bd/mb_usb/ip/mb_usb_clk_wiz_1_0/mb_usb_clk_wiz_1_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.gen/sources_1/bd/mb_usb/ip/mb_usb_clk_wiz_1_0/mb_usb_clk_wiz_1_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 2207.980 ; gain = 485.719
Finished Parsing XDC File [c:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.gen/sources_1/bd/mb_usb/ip/mb_usb_clk_wiz_1_0/mb_usb_clk_wiz_1_0.xdc] for cell 'mb_block_i/clk_wiz_1/inst'
Parsing XDC File [c:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.gen/sources_1/bd/mb_usb/ip/mb_usb_rst_clk_wiz_1_100M_0/mb_usb_rst_clk_wiz_1_100M_0_board.xdc] for cell 'mb_block_i/rst_clk_wiz_1_100M/U0'
Finished Parsing XDC File [c:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.gen/sources_1/bd/mb_usb/ip/mb_usb_rst_clk_wiz_1_100M_0/mb_usb_rst_clk_wiz_1_100M_0_board.xdc] for cell 'mb_block_i/rst_clk_wiz_1_100M/U0'
Parsing XDC File [c:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.gen/sources_1/bd/mb_usb/ip/mb_usb_rst_clk_wiz_1_100M_0/mb_usb_rst_clk_wiz_1_100M_0.xdc] for cell 'mb_block_i/rst_clk_wiz_1_100M/U0'
Finished Parsing XDC File [c:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.gen/sources_1/bd/mb_usb/ip/mb_usb_rst_clk_wiz_1_100M_0/mb_usb_rst_clk_wiz_1_100M_0.xdc] for cell 'mb_block_i/rst_clk_wiz_1_100M/U0'
Parsing XDC File [c:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.gen/sources_1/bd/mb_usb/ip/mb_usb_axi_uartlite_0_0/mb_usb_axi_uartlite_0_0_board.xdc] for cell 'mb_block_i/axi_uartlite_0/U0'
Finished Parsing XDC File [c:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.gen/sources_1/bd/mb_usb/ip/mb_usb_axi_uartlite_0_0/mb_usb_axi_uartlite_0_0_board.xdc] for cell 'mb_block_i/axi_uartlite_0/U0'
Parsing XDC File [c:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.gen/sources_1/bd/mb_usb/ip/mb_usb_axi_uartlite_0_0/mb_usb_axi_uartlite_0_0.xdc] for cell 'mb_block_i/axi_uartlite_0/U0'
Finished Parsing XDC File [c:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.gen/sources_1/bd/mb_usb/ip/mb_usb_axi_uartlite_0_0/mb_usb_axi_uartlite_0_0.xdc] for cell 'mb_block_i/axi_uartlite_0/U0'
Parsing XDC File [c:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.gen/sources_1/bd/mb_usb/ip/mb_usb_gpio_usb_rst_0/mb_usb_gpio_usb_rst_0_board.xdc] for cell 'mb_block_i/gpio_usb_rst/U0'
Finished Parsing XDC File [c:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.gen/sources_1/bd/mb_usb/ip/mb_usb_gpio_usb_rst_0/mb_usb_gpio_usb_rst_0_board.xdc] for cell 'mb_block_i/gpio_usb_rst/U0'
Parsing XDC File [c:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.gen/sources_1/bd/mb_usb/ip/mb_usb_gpio_usb_rst_0/mb_usb_gpio_usb_rst_0.xdc] for cell 'mb_block_i/gpio_usb_rst/U0'
Finished Parsing XDC File [c:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.gen/sources_1/bd/mb_usb/ip/mb_usb_gpio_usb_rst_0/mb_usb_gpio_usb_rst_0.xdc] for cell 'mb_block_i/gpio_usb_rst/U0'
Parsing XDC File [c:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.gen/sources_1/bd/mb_usb/ip/mb_usb_gpio_usb_int_0/mb_usb_gpio_usb_int_0_board.xdc] for cell 'mb_block_i/gpio_usb_int/U0'
Finished Parsing XDC File [c:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.gen/sources_1/bd/mb_usb/ip/mb_usb_gpio_usb_int_0/mb_usb_gpio_usb_int_0_board.xdc] for cell 'mb_block_i/gpio_usb_int/U0'
Parsing XDC File [c:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.gen/sources_1/bd/mb_usb/ip/mb_usb_gpio_usb_int_0/mb_usb_gpio_usb_int_0.xdc] for cell 'mb_block_i/gpio_usb_int/U0'
Finished Parsing XDC File [c:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.gen/sources_1/bd/mb_usb/ip/mb_usb_gpio_usb_int_0/mb_usb_gpio_usb_int_0.xdc] for cell 'mb_block_i/gpio_usb_int/U0'
Parsing XDC File [c:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.gen/sources_1/bd/mb_usb/ip/mb_usb_gpio_usb_keycode_0/mb_usb_gpio_usb_keycode_0_board.xdc] for cell 'mb_block_i/gpio_usb_keycode/U0'
Finished Parsing XDC File [c:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.gen/sources_1/bd/mb_usb/ip/mb_usb_gpio_usb_keycode_0/mb_usb_gpio_usb_keycode_0_board.xdc] for cell 'mb_block_i/gpio_usb_keycode/U0'
Parsing XDC File [c:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.gen/sources_1/bd/mb_usb/ip/mb_usb_gpio_usb_keycode_0/mb_usb_gpio_usb_keycode_0.xdc] for cell 'mb_block_i/gpio_usb_keycode/U0'
Finished Parsing XDC File [c:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.gen/sources_1/bd/mb_usb/ip/mb_usb_gpio_usb_keycode_0/mb_usb_gpio_usb_keycode_0.xdc] for cell 'mb_block_i/gpio_usb_keycode/U0'
Parsing XDC File [c:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.gen/sources_1/bd/mb_usb/ip/mb_usb_timer_usb_axi_0/mb_usb_timer_usb_axi_0.xdc] for cell 'mb_block_i/timer_usb_axi/U0'
Finished Parsing XDC File [c:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.gen/sources_1/bd/mb_usb/ip/mb_usb_timer_usb_axi_0/mb_usb_timer_usb_axi_0.xdc] for cell 'mb_block_i/timer_usb_axi/U0'
Parsing XDC File [c:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.gen/sources_1/bd/mb_usb/ip/mb_usb_spi_usb_0/mb_usb_spi_usb_0_board.xdc] for cell 'mb_block_i/spi_usb/U0'
Finished Parsing XDC File [c:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.gen/sources_1/bd/mb_usb/ip/mb_usb_spi_usb_0/mb_usb_spi_usb_0_board.xdc] for cell 'mb_block_i/spi_usb/U0'
Parsing XDC File [c:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.gen/sources_1/bd/mb_usb/ip/mb_usb_spi_usb_0/mb_usb_spi_usb_0.xdc] for cell 'mb_block_i/spi_usb/U0'
Finished Parsing XDC File [c:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.gen/sources_1/bd/mb_usb/ip/mb_usb_spi_usb_0/mb_usb_spi_usb_0.xdc] for cell 'mb_block_i/spi_usb/U0'
Parsing XDC File [c:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'ila/inst'
Finished Parsing XDC File [c:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'ila/inst'
Parsing XDC File [c:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc] for cell 'ila/inst'
Finished Parsing XDC File [c:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc] for cell 'ila/inst'
Parsing XDC File [c:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_wiz/inst'
Finished Parsing XDC File [c:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_wiz/inst'
Parsing XDC File [c:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_wiz/inst'
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
Finished Parsing XDC File [c:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_wiz/inst'
Parsing XDC File [C:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc]
WARNING: [Vivado 12-584] No ports matched 'clk'. [C:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:3]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:3]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[0]'. [C:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:11]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:11]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[1]'. [C:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:12]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:12]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[2]'. [C:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:13]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:13]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[3]'. [C:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:14]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:14]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[4]'. [C:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[5]'. [C:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:16]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:16]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[6]'. [C:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:17]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:17]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[7]'. [C:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:18]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:18]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[8]'. [C:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:19]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:19]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[9]'. [C:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:20]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:20]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[10]'. [C:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:21]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:21]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[11]'. [C:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:22]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:22]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[12]'. [C:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:23]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:23]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[13]'. [C:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:24]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:24]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[14]'. [C:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:25]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:25]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[15]'. [C:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:26]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:26]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[0]'. [C:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:29]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:29]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[1]'. [C:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:30]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:30]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[2]'. [C:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:31]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:31]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[3]'. [C:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:32]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:32]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[4]'. [C:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:33]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:33]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[5]'. [C:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:34]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:34]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[6]'. [C:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:35]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:35]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[7]'. [C:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:36]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:36]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[8]'. [C:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:37]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:37]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[9]'. [C:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:38]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:38]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[10]'. [C:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:39]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:39]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[11]'. [C:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:40]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:40]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[12]'. [C:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:41]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:41]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[13]'. [C:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:42]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:42]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[14]'. [C:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:43]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:43]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[15]'. [C:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:44]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:44]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btn[0]'. [C:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:47]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:47]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btn[1]'. [C:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:48]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:48]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btn[2]'. [C:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:49]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:49]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btn[3]'. [C:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:50]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:50]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rgb0[0]'. [C:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:53]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:53]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rgb0[1]'. [C:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:54]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:54]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rgb0[2]'. [C:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:55]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:55]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rgb1[0]'. [C:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:56]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:56]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rgb1[1]'. [C:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:57]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:57]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rgb1[2]'. [C:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:58]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:58]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'd0_an[0]'. [C:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:61]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:61]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'd0_an[1]'. [C:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:62]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:62]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'd0_an[2]'. [C:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:63]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:63]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'd0_an[3]'. [C:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:64]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:64]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'd0_seg[0]'. [C:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:65]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:65]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'd0_seg[1]'. [C:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:66]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:66]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'd0_seg[2]'. [C:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:67]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:67]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'd0_seg[3]'. [C:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:68]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:68]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'd0_seg[4]'. [C:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:69]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:69]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'd0_seg[5]'. [C:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:70]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:70]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'd0_seg[6]'. [C:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:71]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:71]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'd0_seg[7]'. [C:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:72]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:72]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'd1_an[0]'. [C:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:75]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:75]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'd1_an[1]'. [C:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:76]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:76]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'd1_an[2]'. [C:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:77]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:77]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'd1_an[3]'. [C:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:78]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:78]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'd1_seg[0]'. [C:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:79]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:79]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'd1_seg[1]'. [C:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:80]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:80]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'd1_seg[2]'. [C:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:81]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:81]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'd1_seg[3]'. [C:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:82]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:82]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'd1_seg[4]'. [C:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:83]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:83]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'd1_seg[5]'. [C:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:84]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:84]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'd1_seg[6]'. [C:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:85]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:85]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'd1_seg[7]'. [C:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:86]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:86]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'uart_rxd'. [C:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:89]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:89]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'uart_txd'. [C:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:90]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:90]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_clk_n'. [C:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:93]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:93]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_clk_p'. [C:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:94]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:94]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_tx_n[0]'. [C:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:96]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:96]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_tx_n[1]'. [C:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:97]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:97]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_tx_n[2]'. [C:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:98]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:98]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_tx_p[0]'. [C:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:100]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:100]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_tx_p[1]'. [C:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:101]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:101]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_tx_p[2]'. [C:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:102]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:102]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'spkl'. [C:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:105]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:105]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'spkr'. [C:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:106]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:106]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ble_uart_tx'. [C:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:109]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:109]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ble_uart_rx'. [C:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:110]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:110]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ble_uart_rts'. [C:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:111]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:111]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ble_uart_cts'. [C:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:112]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:112]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'servo0'. [C:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:115]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:115]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'servo1'. [C:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:116]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:116]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'servo2'. [C:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:117]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:117]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'servo3'. [C:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:118]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:118]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc]
Parsing XDC File [C:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc]
Finished Parsing XDC File [C:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc]
Parsing XDC File [c:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.gen/sources_1/bd/mb_usb/ip/mb_usb_microblaze_0_axi_intc_0/mb_usb_microblaze_0_axi_intc_0_clocks.xdc] for cell 'mb_block_i/microblaze_0_axi_intc/U0'
Finished Parsing XDC File [c:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.gen/sources_1/bd/mb_usb/ip/mb_usb_microblaze_0_axi_intc_0/mb_usb_microblaze_0_axi_intc_0_clocks.xdc] for cell 'mb_block_i/microblaze_0_axi_intc/U0'
Parsing XDC File [c:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.gen/sources_1/bd/mb_usb/ip/mb_usb_mdm_1_0/mb_usb_mdm_1_0.xdc] for cell 'mb_block_i/mdm_1/U0'
Finished Parsing XDC File [c:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.gen/sources_1/bd/mb_usb/ip/mb_usb_mdm_1_0/mb_usb_mdm_1_0.xdc] for cell 'mb_block_i/mdm_1/U0'
Parsing XDC File [c:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.gen/sources_1/bd/mb_usb/ip/mb_usb_spi_usb_0/mb_usb_spi_usb_0_clocks.xdc] for cell 'mb_block_i/spi_usb/U0'
Finished Parsing XDC File [c:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.gen/sources_1/bd/mb_usb/ip/mb_usb_spi_usb_0/mb_usb_spi_usb_0_clocks.xdc] for cell 'mb_block_i/spi_usb/U0'
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Project 1-1714] 14 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 1 inverter(s) to 98 load pin(s).
WARNING: [Constraints 18-5572] Instance mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO0_I_REG has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
Generating merged BMM file for the design top 'mb_usb_hdmi_top'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: c:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.gen/sources_1/bd/mb_usb/ip/mb_usb_microblaze_0_0/data/mb_bootloop_le.elf 
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 2207.980 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 307 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 60 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 145 instances
  RAM16X1D => RAM32X1D (RAMD32(x2)): 32 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 2 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 68 instances

37 Infos, 100 Warnings, 87 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:24 . Memory (MB): peak = 2207.980 ; gain = 1108.277
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2207.980 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1766c162a

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.720 . Memory (MB): peak = 2207.980 ; gain = 0.000

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
INFO: [Chipscope 16-469] Using cached IP synthesis design for IP xilinx.com:ip:xsdbm:3.0, cache-ID = 079b010c8fcafb65.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.044 . Memory (MB): peak = 2534.723 ; gain = 0.000
Phase 1 Generate And Synthesize Debug Cores | Checksum: 11418e8a5

Time (s): cpu = 00:00:02 ; elapsed = 00:00:23 . Memory (MB): peak = 2534.723 ; gain = 20.914

Phase 2 Retarget
INFO: [Opt 31-1287] Pulled Inverter mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.Completion_Status_Register.sample_1[15]_i_1 into driver instance mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.Completion_Status_Register.sample_1[15]_i_2, which resulted in an inversion of 14 pins
INFO: [Opt 31-1287] Pulled Inverter mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1 into driver instance mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst//i_, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1 into driver instance mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst//i_, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/LOCAL_TX_EMPTY_FIFO_12_GEN.stop_clock_reg_i_1 into driver instance mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SS_O[0]_i_2, which resulted in an inversion of 3 pins
INFO: [Opt 31-138] Pushed 4 inverter(s) to 17 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: 1f720d010

Time (s): cpu = 00:00:03 ; elapsed = 00:00:24 . Memory (MB): peak = 2534.723 ; gain = 20.914
INFO: [Opt 31-389] Phase Retarget created 225 cells and removed 342 cells
INFO: [Opt 31-1021] In phase Retarget, 69 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Constant propagation
INFO: [Opt 31-138] Pushed 8 inverter(s) to 14 load pin(s).
Phase 3 Constant propagation | Checksum: 1b9f98b87

Time (s): cpu = 00:00:03 ; elapsed = 00:00:24 . Memory (MB): peak = 2534.723 ; gain = 20.914
INFO: [Opt 31-389] Phase Constant propagation created 123 cells and removed 311 cells
INFO: [Opt 31-1021] In phase Constant propagation, 51 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Sweep
Phase 4 Sweep | Checksum: 18ccca268

Time (s): cpu = 00:00:03 ; elapsed = 00:00:25 . Memory (MB): peak = 2534.723 ; gain = 20.914
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 321 cells
INFO: [Opt 31-1021] In phase Sweep, 931 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG Clk_IBUF_BUFG_inst to drive 1857 load(s) on clock net Clk_IBUF_BUFG
INFO: [Opt 31-194] Inserted BUFG mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst to drive 40 load(s) on clock net mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG
INFO: [Opt 31-193] Inserted 2 BUFG(s) on clock nets
Phase 5 BUFG optimization | Checksum: 1a2e4e9e5

Time (s): cpu = 00:00:03 ; elapsed = 00:00:25 . Memory (MB): peak = 2534.723 ; gain = 20.914
INFO: [Opt 31-662] Phase BUFG optimization created 2 cells of which 2 are BUFGs and removed 0 cells.

Phase 6 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 6 Shift Register Optimization | Checksum: 1a2e4e9e5

Time (s): cpu = 00:00:03 ; elapsed = 00:00:25 . Memory (MB): peak = 2534.723 ; gain = 20.914
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 7 Post Processing Netlist
Phase 7 Post Processing Netlist | Checksum: 1c1ffd851

Time (s): cpu = 00:00:03 ; elapsed = 00:00:25 . Memory (MB): peak = 2534.723 ; gain = 20.914
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 59 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             225  |             342  |                                             69  |
|  Constant propagation         |             123  |             311  |                                             51  |
|  Sweep                        |               0  |             321  |                                            931  |
|  BUFG optimization            |               2  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             59  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 2534.723 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 120f7f69f

Time (s): cpu = 00:00:04 ; elapsed = 00:00:26 . Memory (MB): peak = 2534.723 ; gain = 20.914

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 60 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 22 newly gated: 0 Total Ports: 120
Number of Flops added for Enable Generation: 4

Ending PowerOpt Patch Enables Task | Checksum: 67068c8f

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.315 . Memory (MB): peak = 2747.578 ; gain = 0.000
Ending Power Optimization Task | Checksum: 67068c8f

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2747.578 ; gain = 212.855

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 1387ac699

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 2747.578 ; gain = 0.000
Ending Final Cleanup Task | Checksum: 1387ac699

Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 2747.578 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 2747.578 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 1387ac699

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 2747.578 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
77 Infos, 100 Warnings, 87 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:42 . Memory (MB): peak = 2747.578 ; gain = 539.598
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.034 . Memory (MB): peak = 2747.578 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.runs/impl_1/mb_usb_hdmi_top_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file mb_usb_hdmi_top_drc_opted.rpt -pb mb_usb_hdmi_top_drc_opted.pb -rpx mb_usb_hdmi_top_drc_opted.rpx
Command: report_drc -file mb_usb_hdmi_top_drc_opted.rpt -pb mb_usb_hdmi_top_drc_opted.pb -rpx mb_usb_hdmi_top_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.runs/impl_1/mb_usb_hdmi_top_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 2747.578 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: b2233ce2

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 2747.578 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 2747.578 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: cdde154e

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2747.578 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: d2a7d9f0

Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2747.578 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: d2a7d9f0

Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2747.578 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: d2a7d9f0

Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2747.578 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 19a62a992

Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2747.578 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1c84e0422

Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2747.578 ; gain = 0.000

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1c84e0422

Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2747.578 ; gain = 0.000

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 17afc2bc1

Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 2747.578 ; gain = 0.000

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 373 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 153 nets or LUTs. Breaked 0 LUT, combined 153 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 2747.578 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |            153  |                   153  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |            153  |                   153  |           0  |           9  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 1a68ed928

Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 2747.578 ; gain = 0.000
Phase 2.4 Global Placement Core | Checksum: 14de8a136

Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 2747.578 ; gain = 0.000
Phase 2 Global Placement | Checksum: 14de8a136

Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 2747.578 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: f800a733

Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 2747.578 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1c817e901

Time (s): cpu = 00:00:11 ; elapsed = 00:00:16 . Memory (MB): peak = 2747.578 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1f9da6a69

Time (s): cpu = 00:00:11 ; elapsed = 00:00:16 . Memory (MB): peak = 2747.578 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1cb56a56a

Time (s): cpu = 00:00:11 ; elapsed = 00:00:16 . Memory (MB): peak = 2747.578 ; gain = 0.000

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 16a685dab

Time (s): cpu = 00:00:12 ; elapsed = 00:00:21 . Memory (MB): peak = 2747.578 ; gain = 0.000

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 148e756fd

Time (s): cpu = 00:00:14 ; elapsed = 00:00:24 . Memory (MB): peak = 2747.578 ; gain = 0.000

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 10f977fa3

Time (s): cpu = 00:00:14 ; elapsed = 00:00:25 . Memory (MB): peak = 2747.578 ; gain = 0.000

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 1569d9ea6

Time (s): cpu = 00:00:14 ; elapsed = 00:00:25 . Memory (MB): peak = 2747.578 ; gain = 0.000

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 107c63b55

Time (s): cpu = 00:00:15 ; elapsed = 00:00:30 . Memory (MB): peak = 2747.578 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 107c63b55

Time (s): cpu = 00:00:15 ; elapsed = 00:00:30 . Memory (MB): peak = 2747.578 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1efd9b84a

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-75.301 | TNS=-2383.999 |
Phase 1 Physical Synthesis Initialization | Checksum: 1f2c3b2eb

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.612 . Memory (MB): peak = 2747.578 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 1b765e476

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.705 . Memory (MB): peak = 2747.578 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 1efd9b84a

Time (s): cpu = 00:00:17 ; elapsed = 00:00:34 . Memory (MB): peak = 2747.578 ; gain = 0.000

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-74.673. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 14436355e

Time (s): cpu = 00:00:30 ; elapsed = 00:00:53 . Memory (MB): peak = 2747.578 ; gain = 0.000

Time (s): cpu = 00:00:30 ; elapsed = 00:00:53 . Memory (MB): peak = 2747.578 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 14436355e

Time (s): cpu = 00:00:30 ; elapsed = 00:00:53 . Memory (MB): peak = 2747.578 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 14436355e

Time (s): cpu = 00:00:30 ; elapsed = 00:00:53 . Memory (MB): peak = 2747.578 ; gain = 0.000

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                2x2|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 14436355e

Time (s): cpu = 00:00:30 ; elapsed = 00:00:53 . Memory (MB): peak = 2747.578 ; gain = 0.000
Phase 4.3 Placer Reporting | Checksum: 14436355e

Time (s): cpu = 00:00:30 ; elapsed = 00:00:53 . Memory (MB): peak = 2747.578 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 2747.578 ; gain = 0.000

Time (s): cpu = 00:00:30 ; elapsed = 00:00:53 . Memory (MB): peak = 2747.578 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: b829f6d3

Time (s): cpu = 00:00:30 ; elapsed = 00:00:53 . Memory (MB): peak = 2747.578 ; gain = 0.000
Ending Placer Task | Checksum: 4ffe2fbc

Time (s): cpu = 00:00:30 ; elapsed = 00:00:53 . Memory (MB): peak = 2747.578 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
118 Infos, 100 Warnings, 87 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:55 . Memory (MB): peak = 2747.578 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2747.578 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.runs/impl_1/mb_usb_hdmi_top_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file mb_usb_hdmi_top_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.058 . Memory (MB): peak = 2747.578 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file mb_usb_hdmi_top_utilization_placed.rpt -pb mb_usb_hdmi_top_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file mb_usb_hdmi_top_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.035 . Memory (MB): peak = 2747.578 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 2747.578 ; gain = 0.000
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 1.00s |  WALL: 1.98s
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 2747.578 ; gain = 0.000

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-74.652 | TNS=-2377.862 |
Phase 1 Physical Synthesis Initialization | Checksum: 1427b5fa7

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2747.578 ; gain = 0.000
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-74.652 | TNS=-2377.862 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: 1427b5fa7

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2747.578 ; gain = 0.000

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-74.652 | TNS=-2377.862 |
INFO: [Physopt 32-702] Processed net audio/sine_wave/phase_2[29]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/sine_wave/phase_2[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/sine_wave/phase_2_reg[27]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/sine_wave/phase_2_reg[23]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/sine_wave/phase_2_reg[19]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/sine_wave/phase_2_reg[15]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/sine_wave/phase_2_reg[11]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/sine_wave/phase_2[11]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net audio/sine_wave/phase_2[11]_i_2_n_0. Critical path length was reduced through logic transformation on cell audio/sine_wave/phase_2[11]_i_2_comp.
INFO: [Physopt 32-735] Processed net audio/sine_wave/phase_2[15]_i_9_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-74.645 | TNS=-2377.744 |
INFO: [Physopt 32-702] Processed net audio/sine_wave/phase_2[11]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net audio/sine_wave/phase_2[11]_i_3_n_0. Critical path length was reduced through logic transformation on cell audio/sine_wave/phase_2[11]_i_3_comp.
INFO: [Physopt 32-735] Processed net audio/sine_wave/phase_2[15]_i_9_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-74.640 | TNS=-2376.531 |
INFO: [Physopt 32-702] Processed net audio/sine_wave/phase_2[15]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net audio/sine_wave/phase_2[15]_i_4_n_0. Critical path length was reduced through logic transformation on cell audio/sine_wave/phase_2[15]_i_4_comp.
INFO: [Physopt 32-735] Processed net audio/sine_wave/phase_2[15]_i_9_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-74.619 | TNS=-2376.145 |
INFO: [Physopt 32-702] Processed net audio/sine_wave/phase_2[15]_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net audio/sine_wave/phase_2[15]_i_5_n_0. Critical path length was reduced through logic transformation on cell audio/sine_wave/phase_2[15]_i_5_comp.
INFO: [Physopt 32-735] Processed net audio/sine_wave/phase_2[15]_i_9_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-74.563 | TNS=-2375.147 |
INFO: [Physopt 32-663] Processed net audio/sine_wave/phase_2[15]_i_9_n_0_repN_7.  Re-placed instance audio/sine_wave/phase_2[15]_i_9_comp_7
INFO: [Physopt 32-735] Processed net audio/sine_wave/phase_2[15]_i_9_n_0_repN_7. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-74.548 | TNS=-2374.743 |
INFO: [Physopt 32-702] Processed net audio/sine_wave/phase_2[19]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net audio/sine_wave/phase_2[19]_i_4_n_0. Critical path length was reduced through logic transformation on cell audio/sine_wave/phase_2[19]_i_4_comp.
INFO: [Physopt 32-735] Processed net audio/sine_wave/phase_2[27]_i_9_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-74.544 | TNS=-2374.715 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 25 pins.
INFO: [Physopt 32-735] Processed net audio/sine_wave/phase_2[15]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-74.534 | TNS=-2374.555 |
INFO: [Physopt 32-702] Processed net audio/sine_wave/phase_2[15]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net audio/sine_wave/phase_2[15]_i_2_n_0. Critical path length was reduced through logic transformation on cell audio/sine_wave/phase_2[15]_i_2_comp.
INFO: [Physopt 32-735] Processed net audio/sine_wave/phase_2[15]_i_7_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-74.532 | TNS=-2374.511 |
INFO: [Physopt 32-702] Processed net audio/sine_wave/phase_2[19]_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 23 pins.
INFO: [Physopt 32-735] Processed net audio/sine_wave/phase_2[27]_i_9_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-74.532 | TNS=-2374.159 |
INFO: [Physopt 32-663] Processed net audio/sine_wave/phase_2[4].  Re-placed instance audio/sine_wave/phase_2_reg[4]
INFO: [Physopt 32-735] Processed net audio/sine_wave/phase_2[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-74.510 | TNS=-2373.909 |
INFO: [Physopt 32-710] Processed net audio/sine_wave/phase_2[19]_i_5_n_0. Critical path length was reduced through logic transformation on cell audio/sine_wave/phase_2[19]_i_5_comp.
INFO: [Physopt 32-735] Processed net audio/sine_wave/phase_2[27]_i_9_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-74.508 | TNS=-2373.905 |
INFO: [Physopt 32-663] Processed net audio/sine_wave/phase_2[27]_i_9_n_0_repN_1.  Re-placed instance audio/sine_wave/phase_2[27]_i_9_comp_1
INFO: [Physopt 32-735] Processed net audio/sine_wave/phase_2[27]_i_9_n_0_repN_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-74.508 | TNS=-2373.905 |
INFO: [Physopt 32-702] Processed net audio/sine_wave/phase_2[27]_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/sine_wave/phase_2[31]_i_22_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2_reg[7]_i_7_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2_reg[3]_i_8_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2[3]_i_13_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2[31]_i_33[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2_reg[31]_i_30_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2_reg[31]_i_34_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2_reg[27]_i_16_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2_reg[23]_i_13_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2_reg[19]_i_11_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2_reg[15]_i_18_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2_reg[15]_i_19_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2_reg[7]_i_12_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2[7]_i_21_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2[31]_i_47[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2_reg[31]_i_44_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2_reg[31]_i_53_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2_reg[31]_i_62_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2_reg[27]_i_21_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2_reg[23]_i_18_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2_reg[15]_i_24_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2_reg[15]_i_25_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2_reg[15]_i_30_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2[15]_i_49_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2[31]_i_61[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2_reg[31]_i_58_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2_reg[31]_i_68_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2_reg[31]_i_81_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2_reg[31]_i_95_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2_reg[27]_i_26_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2_reg[15]_i_35_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2_reg[15]_i_36_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2_reg[15]_i_41_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2[15]_i_64_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2[31]_i_76[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2_reg[31]_i_73_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2_reg[31]_i_86_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2_reg[31]_i_100_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2_reg[31]_i_118_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2_reg[31]_i_137_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2_reg[15]_i_50_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2_reg[15]_i_51_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2_reg[15]_i_56_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2[15]_i_79_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2[31]_i_94[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2_reg[31]_i_91_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2_reg[31]_i_105_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2_reg[31]_i_123_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2_reg[31]_i_142_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2_reg[31]_i_164_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2_reg[15]_i_65_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2_reg[15]_i_66_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2_reg[15]_i_71_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2[15]_i_94_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2[31]_i_113[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2_reg[31]_i_110_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2_reg[31]_i_128_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2_reg[31]_i_147_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2_reg[31]_i_169_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2_reg[31]_i_189_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2_reg[15]_i_80_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2_reg[15]_i_81_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2_reg[15]_i_86_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2[15]_i_109_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2[31]_i_136[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2_reg[31]_i_133_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2_reg[31]_i_152_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2_reg[31]_i_174_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2_reg[31]_i_194_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2_reg[31]_i_213_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2_reg[15]_i_95_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2_reg[15]_i_96_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2_reg[15]_i_101_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2[15]_i_125_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2[31]_i_159[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2_reg[31]_i_157_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2_reg[31]_i_179_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2_reg[31]_i_199_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2_reg[31]_i_218_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2_reg[31]_i_232_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2_reg[15]_i_111_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2_reg[15]_i_112_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2_reg[15]_i_117_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2[15]_i_144_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/sine_wave/phase_2_reg[31]_i_184_0[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/sine_wave/phase_2_reg[31]_i_184_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/sine_wave/phase_2_reg[31]_i_204_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/sine_wave/phase_2_reg[31]_i_223_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/sine_wave/phase_2_reg[31]_i_237_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/sine_wave/phase_2_reg[31]_i_246_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/sine_wave/phase_2_reg[15]_i_130_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/sine_wave/phase_2_reg[15]_i_131_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/sine_wave/phase_2_reg[15]_i_136_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/sine_wave/phase_2[15]_i_160_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2_reg[15]_i_145_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2_reg[15]_i_161_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2_reg[15]_i_182_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2_reg[15]_i_210_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2_reg[15]_i_238_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2_reg[15]_i_146_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2_reg[15]_i_147_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2_reg[15]_i_152_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2[15]_i_180_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2[15]_i_190[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2_reg[15]_i_187_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2_reg[15]_i_215_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2_reg[15]_i_243_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2_reg[15]_i_274_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2_reg[15]_i_166_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2_reg[15]_i_167_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2_reg[15]_i_172_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2[15]_i_205_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2[15]_i_222[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2_reg[15]_i_220_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2_reg[15]_i_248_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2_reg[15]_i_279_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2_reg[15]_i_314_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2_reg[15]_i_191_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2_reg[15]_i_192_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2_reg[15]_i_197_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2[15]_i_237_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/sine_wave/phase_2_reg[15]_i_253_0[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/sine_wave/phase_2_reg[15]_i_253_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/sine_wave/phase_2_reg[15]_i_284_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/sine_wave/phase_2_reg[15]_i_319_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/sine_wave/phase_2_reg[15]_i_356_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/sine_wave/phase_2_reg[15]_i_223_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/sine_wave/phase_2_reg[15]_i_224_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/sine_wave/phase_2_reg[15]_i_229_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/sine_wave/phase_2[15]_i_269_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2_reg[15]_i_254_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2_reg[15]_i_289_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2_reg[15]_i_324_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2_reg[15]_i_361_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2_reg[15]_i_255_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2_reg[15]_i_256_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2_reg[15]_i_261_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2[15]_i_308_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2[15]_i_332[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2_reg[15]_i_329_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2_reg[15]_i_366_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2_reg[15]_i_397_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2_reg[15]_i_294_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2_reg[15]_i_295_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2_reg[15]_i_300_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2[15]_i_347_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2[15]_i_373[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2_reg[15]_i_371_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2_reg[15]_i_402_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2_reg[15]_i_428_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2_reg[15]_i_333_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2_reg[15]_i_334_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2[15]_i_384_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/sine_wave/phase_2_reg[15]_i_407_0[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/sine_wave/phase_2_reg[15]_i_407_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/sine_wave/phase_2_reg[15]_i_433_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/sine_wave/phase_2_reg[15]_i_463_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/sine_wave/phase_2_reg[15]_i_374_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/sine_wave/phase_2_reg[15]_i_375_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/sine_wave/phase_2_reg[15]_i_380_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/sine_wave/phase_2[15]_i_423_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2_reg[15]_i_408_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2_reg[15]_i_438_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2_reg[15]_i_468_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2_reg[15]_i_409_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2_reg[15]_i_410_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2_reg[15]_i_415_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2[15]_i_457_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2[15]_i_476[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2_reg[15]_i_473_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2_reg[15]_i_504_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2_reg[15]_i_443_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2_reg[15]_i_444_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2_reg[15]_i_449_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2[15]_i_491_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2[15]_i_511[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2_reg[15]_i_509_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2_reg[15]_i_531_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2_reg[15]_i_477_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2_reg[15]_i_478_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2_reg[15]_i_483_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2[15]_i_526_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/sine_wave/phase_2_reg[15]_i_536_0[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/sine_wave/phase_2_reg[15]_i_536_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/sine_wave/phase_2_reg[15]_i_557_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/sine_wave/phase_2_reg[15]_i_512_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/sine_wave/phase_2_reg[15]_i_513_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/sine_wave/phase_2_reg[15]_i_518_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/sine_wave/phase_2[15]_i_552_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2_reg[15]_i_537_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2_reg[15]_i_562_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2_reg[15]_i_538_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2_reg[15]_i_539_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2_reg[15]_i_544_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2[15]_i_581_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2[15]_i_594[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2_reg[15]_i_591_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2_reg[15]_i_567_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2_reg[15]_i_568_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2_reg[15]_i_573_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2[15]_i_609_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2[15]_i_620[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2_reg[15]_i_618_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2_reg[15]_i_595_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2_reg[15]_i_596_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2_reg[15]_i_601_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2[15]_i_635_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/sine_wave/phase_2_reg[15]_i_640_0[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/sine_wave/phase_2_reg[15]_i_640_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/sine_wave/phase_2_reg[15]_i_621_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/sine_wave/phase_2_reg[15]_i_622_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/sine_wave/phase_2_reg[15]_i_627_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/sine_wave/phase_2[15]_i_656_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2_reg[15]_i_641_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2_reg[15]_i_642_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2_reg[15]_i_643_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2_reg[15]_i_648_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2[15]_i_679_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2[15]_i_683[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2_reg[15]_i_665_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2_reg[15]_i_666_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2_reg[15]_i_671_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2[15]_i_698_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2[15]_i_704[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2_reg[15]_i_684_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2_reg[15]_i_685_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2_reg[15]_i_690_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2[15]_i_719_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/sine_wave/phase_2_reg[15]_i_705_0[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/sine_wave/phase_2_reg[15]_i_705_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/sine_wave/phase_2_reg[15]_i_706_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/sine_wave/phase_2_reg[15]_i_711_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/sine_wave/phase_2[15]_i_734_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2_reg[15]_i_720_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2_reg[15]_i_721_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2_reg[15]_i_726_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2[15]_i_748_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/CO[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2_reg[15]_i_736_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2_reg[15]_i_740_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2[15]_i_767_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net sine_wave/phase_24[31]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net phase_2_reg[15]_i_680_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net phase_2[15]_i_702_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/sine_wave/phase_2_reg[27]_0[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/sine_wave/phase_2_reg[31]_i_29_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/sine_wave/phase_2_reg[31]_i_39_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/sine_wave/phase_2_reg[31]_i_52_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/sine_wave/p_1_in[29]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/sine_wave/phase_2[29]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/sine_wave/phase_2[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/sine_wave/phase_2[15]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/sine_wave/phase_2[27]_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/sine_wave/phase_2[31]_i_22_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2_reg[7]_i_7_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2[3]_i_13_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2[31]_i_33[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2[7]_i_21_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2[31]_i_47[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2[15]_i_49_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2[31]_i_61[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2[15]_i_64_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2[31]_i_76[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2[15]_i_79_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2[31]_i_94[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2[15]_i_94_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2[31]_i_113[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2[15]_i_109_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2[31]_i_136[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2[15]_i_125_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2[31]_i_159[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2[15]_i_144_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/sine_wave/phase_2_reg[31]_i_184_0[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/sine_wave/phase_2[15]_i_160_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2_reg[15]_i_145_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2[15]_i_180_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2[15]_i_190[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2[15]_i_205_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2[15]_i_222[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2[15]_i_237_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/sine_wave/phase_2_reg[15]_i_253_0[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/sine_wave/phase_2[15]_i_269_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2_reg[15]_i_254_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2[15]_i_308_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2[15]_i_332[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2[15]_i_347_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2[15]_i_373[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2[15]_i_384_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/sine_wave/phase_2_reg[15]_i_407_0[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/sine_wave/phase_2[15]_i_423_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2_reg[15]_i_408_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2[15]_i_457_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2[15]_i_476[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2[15]_i_491_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2[15]_i_511[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2[15]_i_526_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/sine_wave/phase_2_reg[15]_i_536_0[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/sine_wave/phase_2[15]_i_552_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2_reg[15]_i_537_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2[15]_i_581_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2[15]_i_594[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2[15]_i_609_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2[15]_i_620[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2[15]_i_635_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/sine_wave/phase_2_reg[15]_i_640_0[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/sine_wave/phase_2[15]_i_656_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2_reg[15]_i_641_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2[15]_i_679_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2[15]_i_683[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2[15]_i_698_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2[15]_i_704[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2[15]_i_719_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/sine_wave/phase_2_reg[15]_i_705_0[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/sine_wave/phase_2[15]_i_734_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2_reg[15]_i_720_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2[15]_i_748_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/CO[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2[15]_i_767_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net sine_wave/phase_24[31]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net phase_2[15]_i_702_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/sine_wave/phase_2_reg[27]_0[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/sine_wave/p_1_in[29]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-74.508 | TNS=-2373.905 |
Phase 3 Critical Path Optimization | Checksum: 1427b5fa7

Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 2747.578 ; gain = 0.000

Phase 4 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-74.508 | TNS=-2373.905 |
INFO: [Physopt 32-702] Processed net audio/sine_wave/phase_2[29]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/sine_wave/phase_2[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/sine_wave/phase_2_reg[27]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/sine_wave/phase_2_reg[23]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/sine_wave/phase_2_reg[19]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/sine_wave/phase_2_reg[15]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/sine_wave/phase_2[15]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/sine_wave/phase_2[27]_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/sine_wave/phase_2[31]_i_22_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2_reg[7]_i_7_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2_reg[3]_i_8_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2[3]_i_13_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2[31]_i_33[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2_reg[31]_i_30_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2_reg[31]_i_34_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2_reg[27]_i_16_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2_reg[23]_i_13_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2_reg[19]_i_11_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2_reg[15]_i_18_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2_reg[15]_i_19_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2_reg[7]_i_12_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2[7]_i_21_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2[31]_i_47[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2_reg[31]_i_44_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2_reg[31]_i_53_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2_reg[31]_i_62_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2_reg[27]_i_21_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2_reg[23]_i_18_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2_reg[15]_i_24_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2_reg[15]_i_25_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2_reg[15]_i_30_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2[15]_i_49_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2[31]_i_61[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2_reg[31]_i_58_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2_reg[31]_i_68_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2_reg[31]_i_81_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2_reg[31]_i_95_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2_reg[27]_i_26_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2_reg[15]_i_35_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2_reg[15]_i_36_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2_reg[15]_i_41_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2[15]_i_64_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2[31]_i_76[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2_reg[31]_i_73_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2_reg[31]_i_86_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2_reg[31]_i_100_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2_reg[31]_i_118_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2_reg[31]_i_137_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2_reg[15]_i_50_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2_reg[15]_i_51_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2_reg[15]_i_56_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2[15]_i_79_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2[31]_i_94[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2_reg[31]_i_91_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2_reg[31]_i_105_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2_reg[31]_i_123_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2_reg[31]_i_142_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2_reg[31]_i_164_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2_reg[15]_i_65_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2_reg[15]_i_66_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2_reg[15]_i_71_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2[15]_i_94_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2[31]_i_113[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2_reg[31]_i_110_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2_reg[31]_i_128_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2_reg[31]_i_147_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2_reg[31]_i_169_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2_reg[31]_i_189_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2_reg[15]_i_80_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2_reg[15]_i_81_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2_reg[15]_i_86_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2[15]_i_109_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2[31]_i_136[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2_reg[31]_i_133_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2_reg[31]_i_152_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2_reg[31]_i_174_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2_reg[31]_i_194_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2_reg[31]_i_213_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2_reg[15]_i_95_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2_reg[15]_i_96_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2_reg[15]_i_101_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2[15]_i_125_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2[31]_i_159[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2_reg[31]_i_157_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2_reg[31]_i_179_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2_reg[31]_i_199_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2_reg[31]_i_218_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2_reg[31]_i_232_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2_reg[15]_i_111_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2_reg[15]_i_112_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2_reg[15]_i_117_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2[15]_i_144_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/sine_wave/phase_2_reg[31]_i_184_0[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/sine_wave/phase_2_reg[31]_i_184_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/sine_wave/phase_2_reg[31]_i_204_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/sine_wave/phase_2_reg[31]_i_223_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/sine_wave/phase_2_reg[31]_i_237_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/sine_wave/phase_2_reg[31]_i_246_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/sine_wave/phase_2_reg[15]_i_130_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/sine_wave/phase_2_reg[15]_i_131_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/sine_wave/phase_2_reg[15]_i_136_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/sine_wave/phase_2[15]_i_160_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2_reg[15]_i_145_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2_reg[15]_i_161_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2_reg[15]_i_182_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2_reg[15]_i_210_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2_reg[15]_i_238_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2_reg[15]_i_146_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2_reg[15]_i_147_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2_reg[15]_i_152_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2[15]_i_180_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2[15]_i_190[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2_reg[15]_i_187_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2_reg[15]_i_215_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2_reg[15]_i_243_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2_reg[15]_i_274_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2_reg[15]_i_166_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2_reg[15]_i_167_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2_reg[15]_i_172_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2[15]_i_205_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2[15]_i_222[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2_reg[15]_i_220_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2_reg[15]_i_248_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2_reg[15]_i_279_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2_reg[15]_i_314_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2_reg[15]_i_191_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2_reg[15]_i_192_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2_reg[15]_i_197_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2[15]_i_237_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/sine_wave/phase_2_reg[15]_i_253_0[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/sine_wave/phase_2_reg[15]_i_253_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/sine_wave/phase_2_reg[15]_i_284_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/sine_wave/phase_2_reg[15]_i_319_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/sine_wave/phase_2_reg[15]_i_356_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/sine_wave/phase_2_reg[15]_i_223_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/sine_wave/phase_2_reg[15]_i_224_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/sine_wave/phase_2_reg[15]_i_229_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/sine_wave/phase_2[15]_i_269_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2_reg[15]_i_254_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2_reg[15]_i_289_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2_reg[15]_i_324_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2_reg[15]_i_361_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2_reg[15]_i_255_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2_reg[15]_i_256_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2_reg[15]_i_261_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2[15]_i_308_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2[15]_i_332[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2_reg[15]_i_329_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2_reg[15]_i_366_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2_reg[15]_i_397_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2_reg[15]_i_294_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2_reg[15]_i_295_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2_reg[15]_i_300_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2[15]_i_347_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2[15]_i_373[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2_reg[15]_i_371_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2_reg[15]_i_402_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2_reg[15]_i_428_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2_reg[15]_i_333_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2_reg[15]_i_334_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2[15]_i_384_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/sine_wave/phase_2_reg[15]_i_407_0[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/sine_wave/phase_2_reg[15]_i_407_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/sine_wave/phase_2_reg[15]_i_433_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/sine_wave/phase_2_reg[15]_i_463_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/sine_wave/phase_2_reg[15]_i_374_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/sine_wave/phase_2_reg[15]_i_375_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/sine_wave/phase_2_reg[15]_i_380_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/sine_wave/phase_2[15]_i_423_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2_reg[15]_i_408_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2_reg[15]_i_438_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2_reg[15]_i_468_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2_reg[15]_i_409_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2_reg[15]_i_410_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2_reg[15]_i_415_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2[15]_i_457_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2[15]_i_476[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2_reg[15]_i_473_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2_reg[15]_i_504_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2_reg[15]_i_443_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2_reg[15]_i_444_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2_reg[15]_i_449_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2[15]_i_491_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2[15]_i_511[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2_reg[15]_i_509_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2_reg[15]_i_531_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2_reg[15]_i_477_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2_reg[15]_i_478_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2_reg[15]_i_483_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2[15]_i_526_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/sine_wave/phase_2_reg[15]_i_536_0[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/sine_wave/phase_2_reg[15]_i_536_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/sine_wave/phase_2_reg[15]_i_557_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/sine_wave/phase_2_reg[15]_i_512_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/sine_wave/phase_2_reg[15]_i_513_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/sine_wave/phase_2_reg[15]_i_518_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/sine_wave/phase_2[15]_i_552_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2_reg[15]_i_537_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2_reg[15]_i_562_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2_reg[15]_i_538_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2_reg[15]_i_539_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2_reg[15]_i_544_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2[15]_i_581_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2[15]_i_594[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2_reg[15]_i_591_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2_reg[15]_i_567_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2_reg[15]_i_568_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2_reg[15]_i_573_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2[15]_i_609_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2[15]_i_620[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2_reg[15]_i_618_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2_reg[15]_i_595_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2_reg[15]_i_596_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2_reg[15]_i_601_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2[15]_i_635_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/sine_wave/phase_2_reg[15]_i_640_0[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/sine_wave/phase_2_reg[15]_i_640_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/sine_wave/phase_2_reg[15]_i_621_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/sine_wave/phase_2_reg[15]_i_622_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/sine_wave/phase_2_reg[15]_i_627_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/sine_wave/phase_2[15]_i_656_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2_reg[15]_i_641_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2_reg[15]_i_642_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2_reg[15]_i_643_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2_reg[15]_i_648_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2[15]_i_679_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2[15]_i_683[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2_reg[15]_i_665_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2_reg[15]_i_666_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2_reg[15]_i_671_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2[15]_i_698_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2[15]_i_704[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2_reg[15]_i_684_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2_reg[15]_i_685_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2_reg[15]_i_690_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2[15]_i_719_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/sine_wave/phase_2_reg[15]_i_705_0[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/sine_wave/phase_2_reg[15]_i_705_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/sine_wave/phase_2_reg[15]_i_706_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/sine_wave/phase_2_reg[15]_i_711_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/sine_wave/phase_2[15]_i_734_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2_reg[15]_i_720_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2_reg[15]_i_721_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2_reg[15]_i_726_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2[15]_i_748_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/CO[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2_reg[15]_i_736_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2_reg[15]_i_740_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2[15]_i_767_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net sine_wave/phase_24[31]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net phase_2_reg[15]_i_680_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net phase_2[15]_i_702_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/sine_wave/phase_2_reg[27]_0[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/sine_wave/phase_2_reg[31]_i_29_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/sine_wave/phase_2_reg[31]_i_39_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/sine_wave/phase_2_reg[31]_i_52_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/sine_wave/p_1_in[29]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/sine_wave/phase_2[29]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/sine_wave/phase_2[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/sine_wave/phase_2[15]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/sine_wave/phase_2[27]_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/sine_wave/phase_2[31]_i_22_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2_reg[7]_i_7_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2[3]_i_13_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2[31]_i_33[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2[7]_i_21_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2[31]_i_47[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2[15]_i_49_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2[31]_i_61[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2[15]_i_64_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2[31]_i_76[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2[15]_i_79_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2[31]_i_94[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2[15]_i_94_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2[31]_i_113[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2[15]_i_109_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2[31]_i_136[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2[15]_i_125_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2[31]_i_159[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2[15]_i_144_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/sine_wave/phase_2_reg[31]_i_184_0[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/sine_wave/phase_2[15]_i_160_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2_reg[15]_i_145_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2[15]_i_180_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2[15]_i_190[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2[15]_i_205_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2[15]_i_222[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2[15]_i_237_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/sine_wave/phase_2_reg[15]_i_253_0[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/sine_wave/phase_2[15]_i_269_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2_reg[15]_i_254_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2[15]_i_308_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2[15]_i_332[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2[15]_i_347_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2[15]_i_373[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2[15]_i_384_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/sine_wave/phase_2_reg[15]_i_407_0[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/sine_wave/phase_2[15]_i_423_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2_reg[15]_i_408_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2[15]_i_457_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2[15]_i_476[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2[15]_i_491_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2[15]_i_511[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2[15]_i_526_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/sine_wave/phase_2_reg[15]_i_536_0[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/sine_wave/phase_2[15]_i_552_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2_reg[15]_i_537_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2[15]_i_581_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2[15]_i_594[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2[15]_i_609_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2[15]_i_620[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2[15]_i_635_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/sine_wave/phase_2_reg[15]_i_640_0[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/sine_wave/phase_2[15]_i_656_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2_reg[15]_i_641_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2[15]_i_679_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2[15]_i_683[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2[15]_i_698_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2[15]_i_704[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2[15]_i_719_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/sine_wave/phase_2_reg[15]_i_705_0[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/sine_wave/phase_2[15]_i_734_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2_reg[15]_i_720_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2[15]_i_748_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/CO[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/phase_2[15]_i_767_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net sine_wave/phase_24[31]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net phase_2[15]_i_702_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/sine_wave/phase_2_reg[27]_0[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net audio/sine_wave/p_1_in[29]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-74.508 | TNS=-2373.905 |
Phase 4 Critical Path Optimization | Checksum: 1427b5fa7

Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 2747.578 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 2747.578 ; gain = 0.000
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-74.508 | TNS=-2373.905 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          0.144  |          3.957  |            0  |              0  |                    12  |           0  |           2  |  00:00:08  |
|  Total          |          0.144  |          3.957  |            0  |              0  |                    12  |           0  |           3  |  00:00:08  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 2747.578 ; gain = 0.000
Ending Physical Synthesis Task | Checksum: 85911f14

Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 2747.578 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
847 Infos, 100 Warnings, 87 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:12 . Memory (MB): peak = 2747.578 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2747.578 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.runs/impl_1/mb_usb_hdmi_top_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 4960ebb0 ConstDB: 0 ShapeSum: 3640362f RouteDB: 0
Post Restoration Checksum: NetGraph: f186234e NumContArr: 3850da6b Constraints: 0 Timing: 0
Phase 1 Build RT Design | Checksum: 129d6fdb9

Time (s): cpu = 00:00:18 ; elapsed = 00:00:23 . Memory (MB): peak = 2748.711 ; gain = 1.133

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 129d6fdb9

Time (s): cpu = 00:00:18 ; elapsed = 00:00:23 . Memory (MB): peak = 2754.750 ; gain = 7.172

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 129d6fdb9

Time (s): cpu = 00:00:18 ; elapsed = 00:00:23 . Memory (MB): peak = 2754.750 ; gain = 7.172
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 1844538a9

Time (s): cpu = 00:00:21 ; elapsed = 00:00:28 . Memory (MB): peak = 2781.383 ; gain = 33.805
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-72.176| TNS=-2299.111| WHS=-1.425 | THS=-297.916|


Phase 2.4 Update Timing for Bus Skew

Phase 2.4.1 Update Timing
Phase 2.4.1 Update Timing | Checksum: 13417334e

Time (s): cpu = 00:00:22 ; elapsed = 00:00:31 . Memory (MB): peak = 2843.605 ; gain = 96.027
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-72.176| TNS=-2295.569| WHS=N/A    | THS=N/A    |

Phase 2.4 Update Timing for Bus Skew | Checksum: 173df4ef4

Time (s): cpu = 00:00:22 ; elapsed = 00:00:31 . Memory (MB): peak = 2843.664 ; gain = 96.086

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0696803 %
  Global Horizontal Routing Utilization  = 0.086153 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 10182
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 10167
  Number of Partially Routed Nets     = 15
  Number of Node Overlaps             = 173

Phase 2 Router Initialization | Checksum: 1c1bc81ea

Time (s): cpu = 00:00:22 ; elapsed = 00:00:31 . Memory (MB): peak = 2843.664 ; gain = 96.086

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 1c1bc81ea

Time (s): cpu = 00:00:22 ; elapsed = 00:00:31 . Memory (MB): peak = 2843.664 ; gain = 96.086
Phase 3 Initial Routing | Checksum: 1557c99e7

Time (s): cpu = 00:00:26 ; elapsed = 00:00:34 . Memory (MB): peak = 2878.414 ; gain = 130.836
INFO: [Route 35-580] Design has 31 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+====================+====================+===================================+
| Launch Setup Clock | Launch Hold Clock  | Pin                               |
+====================+====================+===================================+
| clk_100            | clk_out1_clk_wiz_0 | audio/sine_wave/phase_2_reg[21]/D |
| clk_100            | clk_out1_clk_wiz_0 | audio/sine_wave/phase_2_reg[24]/D |
| clk_100            | clk_out1_clk_wiz_0 | audio/sine_wave/phase_2_reg[28]/D |
| clk_100            | clk_out1_clk_wiz_0 | audio/sine_wave/phase_2_reg[25]/D |
| clk_100            | clk_out1_clk_wiz_0 | audio/sine_wave/phase_2_reg[31]/D |
+--------------------+--------------------+-----------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 915
 Number of Nodes with overlaps = 108
 Number of Nodes with overlaps = 37
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-79.390| TNS=-2525.880| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 12f40cf29

Time (s): cpu = 00:00:33 ; elapsed = 00:00:45 . Memory (MB): peak = 2878.414 ; gain = 130.836

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-79.746| TNS=-2531.092| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: fabbfcba

Time (s): cpu = 00:00:34 ; elapsed = 00:00:45 . Memory (MB): peak = 2878.414 ; gain = 130.836
Phase 4 Rip-up And Reroute | Checksum: fabbfcba

Time (s): cpu = 00:00:34 ; elapsed = 00:00:45 . Memory (MB): peak = 2878.414 ; gain = 130.836

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: f9c77ce7

Time (s): cpu = 00:00:34 ; elapsed = 00:00:46 . Memory (MB): peak = 2878.414 ; gain = 130.836
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-79.298| TNS=-2523.001| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 141e1e1b5

Time (s): cpu = 00:00:34 ; elapsed = 00:00:46 . Memory (MB): peak = 2878.414 ; gain = 130.836

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 141e1e1b5

Time (s): cpu = 00:00:34 ; elapsed = 00:00:46 . Memory (MB): peak = 2878.414 ; gain = 130.836
Phase 5 Delay and Skew Optimization | Checksum: 141e1e1b5

Time (s): cpu = 00:00:34 ; elapsed = 00:00:46 . Memory (MB): peak = 2878.414 ; gain = 130.836

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1c52281a0

Time (s): cpu = 00:00:34 ; elapsed = 00:00:47 . Memory (MB): peak = 2878.414 ; gain = 130.836
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-79.298| TNS=-2523.001| WHS=-0.551 | THS=-12.988|

Phase 6.1 Hold Fix Iter | Checksum: 1cef07b7a

Time (s): cpu = 00:00:35 ; elapsed = 00:00:48 . Memory (MB): peak = 2878.414 ; gain = 130.836
WARNING: [Route 35-468] The router encountered 8 pins that are both setup-critical and hold-critical and tried to fix hold violations at the expense of setup slack. Such pins are:
	audio/sine_wave/phase_2[3]_i_15/I2
	audio/resolution_reg[8]_i_3/I0
	audio/sine_wave/phase_2[3]_i_15/I0
	audio/resolution_reg[8]_i_3/I3
	audio/sine_wave/phase_2[3]_i_15/I3
	audio/resolution_reg[8]_i_3/I2
	audio/resolution_reg[8]_i_3/I1
	audio/sine_wave/phase_2[3]_i_15/I1

Phase 6 Post Hold Fix | Checksum: 1c4b08b62

Time (s): cpu = 00:00:35 ; elapsed = 00:00:48 . Memory (MB): peak = 2878.414 ; gain = 130.836

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 3.8616 %
  Global Horizontal Routing Utilization  = 4.21642 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 72.973%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 57.6577%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 61.7647%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 69.1176%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 180177d20

Time (s): cpu = 00:00:35 ; elapsed = 00:00:48 . Memory (MB): peak = 2878.414 ; gain = 130.836

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 180177d20

Time (s): cpu = 00:00:35 ; elapsed = 00:00:48 . Memory (MB): peak = 2878.414 ; gain = 130.836

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 170dadd75

Time (s): cpu = 00:00:36 ; elapsed = 00:00:49 . Memory (MB): peak = 2878.414 ; gain = 130.836

Phase 10 Post Router Timing

Phase 10.1 Update Timing
Phase 10.1 Update Timing | Checksum: 143dacceb

Time (s): cpu = 00:00:36 ; elapsed = 00:00:50 . Memory (MB): peak = 2878.414 ; gain = 130.836
INFO: [Route 35-57] Estimated Timing Summary | WNS=-79.298| TNS=-2523.001| WHS=0.050  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 143dacceb

Time (s): cpu = 00:00:36 ; elapsed = 00:00:50 . Memory (MB): peak = 2878.414 ; gain = 130.836
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:36 ; elapsed = 00:00:50 . Memory (MB): peak = 2878.414 ; gain = 130.836

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
867 Infos, 102 Warnings, 87 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:38 ; elapsed = 00:00:52 . Memory (MB): peak = 2878.414 ; gain = 130.836
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2878.414 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.runs/impl_1/mb_usb_hdmi_top_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2878.414 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file mb_usb_hdmi_top_drc_routed.rpt -pb mb_usb_hdmi_top_drc_routed.pb -rpx mb_usb_hdmi_top_drc_routed.rpx
Command: report_drc -file mb_usb_hdmi_top_drc_routed.rpt -pb mb_usb_hdmi_top_drc_routed.pb -rpx mb_usb_hdmi_top_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.runs/impl_1/mb_usb_hdmi_top_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file mb_usb_hdmi_top_methodology_drc_routed.rpt -pb mb_usb_hdmi_top_methodology_drc_routed.pb -rpx mb_usb_hdmi_top_methodology_drc_routed.rpx
Command: report_methodology -file mb_usb_hdmi_top_methodology_drc_routed.rpt -pb mb_usb_hdmi_top_methodology_drc_routed.pb -rpx mb_usb_hdmi_top_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file C:/Users/estel/laser-harp-fpga/laser_harp_test/laser_harp_test.runs/impl_1/mb_usb_hdmi_top_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2878.414 ; gain = 0.000
INFO: [runtcl-4] Executing : report_power -file mb_usb_hdmi_top_power_routed.rpt -pb mb_usb_hdmi_top_power_summary_routed.pb -rpx mb_usb_hdmi_top_power_routed.rpx
Command: report_power -file mb_usb_hdmi_top_power_routed.rpt -pb mb_usb_hdmi_top_power_summary_routed.pb -rpx mb_usb_hdmi_top_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
879 Infos, 103 Warnings, 87 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file mb_usb_hdmi_top_route_status.rpt -pb mb_usb_hdmi_top_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file mb_usb_hdmi_top_timing_summary_routed.rpt -pb mb_usb_hdmi_top_timing_summary_routed.pb -rpx mb_usb_hdmi_top_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_incremental_reuse -file mb_usb_hdmi_top_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file mb_usb_hdmi_top_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file mb_usb_hdmi_top_bus_skew_routed.rpt -pb mb_usb_hdmi_top_bus_skew_routed.pb -rpx mb_usb_hdmi_top_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Memdata 28-167] Found XPM memory block mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
Command: write_bitstream -force mb_usb_hdmi_top.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC DPIP-1] Input pipelining: DSP screen/blue_click_next6 input screen/blue_click_next6/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP screen/blue_click_next6__0 input screen/blue_click_next6__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP screen/indigo_int5 input screen/indigo_int5/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP screen/indigo_int5__0 input screen/indigo_int5__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP screen/red2 input screen/red2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP screen/red2 input screen/red2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP screen/red2__0 input screen/red2__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP screen/red2__0 input screen/red2__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP screen/red2__1 input screen/red2__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP screen/red2__1 input screen/red2__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP screen/red2__2 input screen/red2__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP screen/red2__2 input screen/red2__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP screen/red2__3 input screen/red2__3/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP screen/red2__3 input screen/red2__3/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP screen/red2__4 input screen/red2__4/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP screen/red2__4 input screen/red2__4/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP screen/red6 input screen/red6/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP screen/red6__0 input screen/red6__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP screen/red6__1 input screen/red6__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP screen/red6__2 input screen/red6__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP screen/red6__3 input screen/red6__3/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP screen/red6__4 input screen/red6__4/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP screen/rom_address input screen/rom_address/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP screen/rom_address input screen/rom_address/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP screen/violet_click_next6 input screen/violet_click_next6/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP screen/violet_click_next6__0 input screen/violet_click_next6__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A4' of cell dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1 (pin dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1/I0) is not included in the LUT equation: 'O5=(A1*A2)+(A1*(~A2)*(~A3))+((~A1))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A5' of cell dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1 (pin dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1/I1) is not included in the LUT equation: 'O5=(A1*A2)+(A1*(~A2)*(~A3))+((~A1))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A5' of cell dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[0]_i_1 (pin dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[0]_i_1/I0) is not included in the LUT equation: 'O6=(A6+~A6)*((A2))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDRC-153] Gated clock check: Net audio/resolution_reg[8]_i_2_n_0 is a gated clock net sourced by a combinational pin audio/resolution_reg[8]_i_2/O, cell audio/resolution_reg[8]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net screen/RedY_next__0 is a gated clock net sourced by a combinational pin screen/RedY_next_reg[9]_i_2/O, cell screen/RedY_next_reg[9]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net screen/YellowY_next__0 is a gated clock net sourced by a combinational pin screen/YellowY_next_reg[9]_i_2/O, cell screen/YellowY_next_reg[9]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net screen/blue_click_next__0 is a gated clock net sourced by a combinational pin screen/blue_click_next_reg_i_2/O, cell screen/blue_click_next_reg_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net screen/green_click_next__0 is a gated clock net sourced by a combinational pin screen/green_click_next_reg_i_2/O, cell screen/green_click_next_reg_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net screen/orange_click_next__0 is a gated clock net sourced by a combinational pin screen/orange_click_next_reg_i_2/O, cell screen/orange_click_next_reg_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net screen/red_int_reg_i_2_n_0 is a gated clock net sourced by a combinational pin screen/red_int_reg_i_2/O, cell screen/red_int_reg_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net screen/violet_click_next__0 is a gated clock net sourced by a combinational pin screen/violet_click_next_reg_i_2/O, cell screen/violet_click_next_reg_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net screen/yellow_click_next__0 is a gated clock net sourced by a combinational pin screen/yellow_click_next_reg_i_2/O, cell screen/yellow_click_next_reg_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC RTSTAT-10] No routable loads: 25 net(s) have no routable loads. The problem bus(es) and/or net(s) are dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/TMS, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2:0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_capture[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_runtest[0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[2], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[2], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/overflow, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/overflow, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i... and (the first 15 of 23 listed).
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 39 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./mb_usb_hdmi_top.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
14 Infos, 39 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 3299.754 ; gain = 421.340
INFO: [Common 17-206] Exiting Vivado at Tue Dec 10 19:05:39 2024...
