{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1650340302313 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1650340302319 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 19 11:51:42 2022 " "Processing started: Tue Apr 19 11:51:42 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1650340302319 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1650340302319 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off ram -c ram " "Command: quartus_eda --read_settings_files=off --write_settings_files=off ram -c ram" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1650340302319 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1650340303834 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ram_8_1200mv_85c_slow.vo D:/Github/OpenRSIC-V/rsic/ram_test_1/simulation/modelsim/ simulation " "Generated file ram_8_1200mv_85c_slow.vo in folder \"D:/Github/OpenRSIC-V/rsic/ram_test_1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1650340303927 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ram_8_1200mv_0c_slow.vo D:/Github/OpenRSIC-V/rsic/ram_test_1/simulation/modelsim/ simulation " "Generated file ram_8_1200mv_0c_slow.vo in folder \"D:/Github/OpenRSIC-V/rsic/ram_test_1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1650340303946 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ram_min_1200mv_0c_fast.vo D:/Github/OpenRSIC-V/rsic/ram_test_1/simulation/modelsim/ simulation " "Generated file ram_min_1200mv_0c_fast.vo in folder \"D:/Github/OpenRSIC-V/rsic/ram_test_1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1650340303963 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ram.vo D:/Github/OpenRSIC-V/rsic/ram_test_1/simulation/modelsim/ simulation " "Generated file ram.vo in folder \"D:/Github/OpenRSIC-V/rsic/ram_test_1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1650340303982 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ram_8_1200mv_85c_v_slow.sdo D:/Github/OpenRSIC-V/rsic/ram_test_1/simulation/modelsim/ simulation " "Generated file ram_8_1200mv_85c_v_slow.sdo in folder \"D:/Github/OpenRSIC-V/rsic/ram_test_1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1650340303998 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ram_8_1200mv_0c_v_slow.sdo D:/Github/OpenRSIC-V/rsic/ram_test_1/simulation/modelsim/ simulation " "Generated file ram_8_1200mv_0c_v_slow.sdo in folder \"D:/Github/OpenRSIC-V/rsic/ram_test_1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1650340304014 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ram_min_1200mv_0c_v_fast.sdo D:/Github/OpenRSIC-V/rsic/ram_test_1/simulation/modelsim/ simulation " "Generated file ram_min_1200mv_0c_v_fast.sdo in folder \"D:/Github/OpenRSIC-V/rsic/ram_test_1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1650340304032 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ram_v.sdo D:/Github/OpenRSIC-V/rsic/ram_test_1/simulation/modelsim/ simulation " "Generated file ram_v.sdo in folder \"D:/Github/OpenRSIC-V/rsic/ram_test_1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1650340304049 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4636 " "Peak virtual memory: 4636 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1650340304086 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 19 11:51:44 2022 " "Processing ended: Tue Apr 19 11:51:44 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1650340304086 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1650340304086 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1650340304086 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1650340304086 ""}
