;redcode
;assert 1
	SPL 0, <-32
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB -7, <-120
	ADD #270, 0
	ADD @-127, 100
	SUB #72, @209
	ADD @-127, 100
	SUB #72, @209
	ADD <130, 9
	SUB -7, <-120
	SPL 0, <-32
	MOV -7, -39
	MOV -7, -39
	SUB @-127, 100
	SUB #72, @240
	SUB -7, <-120
	MOV -1, <-20
	SPL 107, 106
	SUB #0, -3
	ADD <136, 9
	SUB @121, 106
	SLT <130, 9
	ADD <136, 9
	MOV -7, -39
	SLT <130, 9
	MOV @124, <100
	SLT <130, 9
	SUB 12, @10
	SUB @121, <103
	ADD <130, 4
	SUB -1, <-26
	SUB @127, 106
	SUB @127, 106
	MOV -7, -39
	SUB -1, <-26
	MOV -7, -39
	CMP -51, <-20
	CMP -207, <-120
	CMP -207, <-120
	MOV -1, <-20
	SPL 0, <-32
	SUB #72, @240
	SUB -54, <-26
	SLT <130, 9
	DJN -1, @-20
	DJN -1, @-20
	MOV -1, <-20
	SLT <130, 9
	SLT <130, 9
