VÃ½borne! Zvolil si moÅ¾nosÅ¥ **D: GenerovaÅ¥ Quartus-ready projekt**, ÄiÅ¾e pripravÃ­me:

---

## âœ… Quartus-ready HDMI InfoFrame projekt

Tento balÃ­k bude obsahovaÅ¥ vÅ¡etko potrebnÃ© pre implementÃ¡ciu v Quartuse:

---

### ğŸ§¾ 1. **Zoznam sÃºborov**

Projekt bude obsahovaÅ¥ tieto SystemVerilog moduly:

| SÃºbor                           | ÃšÄel                                  |
| ------------------------------- | ------------------------------------- |
| `infoframe_top.sv`              | Top modul, vÃ½ber AVI/SPD infoframe    |
| `spd_infoframe_generator.sv`    | SPD InfoFrame (Type 0x83) payload     |
| `avi_infoframe_generator.sv`    | AVI InfoFrame (Type 0x82) payload     |
| `crc8_generator.sv`             | VÃ½poÄet CRC-8 podÄ¾a HDMI Å¡pecifikÃ¡cie |
| `infoframe_tb.sv` *(voliteÄ¾nÃ©)* | Testbench pre simulÃ¡ciu               |

---

### ğŸ“ 2. **Quartus projektovÃ½ sÃºbor â€“ `infoframe.qsf`**

Tu je zÃ¡kladnÃ½ `.qsf` sÃºbor pre Quartus Prime:

```tcl
# Quartus Project File
set_global_assignment -name FAMILY "Cyclone IV E"
set_global_assignment -name DEVICE EP4CE22F17C6
set_global_assignment -name TOP_LEVEL_ENTITY infoframe_top
set_global_assignment -name VERILOG_FILE infoframe_top.sv
set_global_assignment -name VERILOG_FILE spd_infoframe_generator.sv
set_global_assignment -name VERILOG_FILE avi_infoframe_generator.sv
set_global_assignment -name VERILOG_FILE crc8_generator.sv

# Optional testbench file (commented out)
# set_global_assignment -name VERILOG_FILE infoframe_tb.sv

# TimeQuest Timing Constraints
set_global_assignment -name SDC_FILE infoframe.sdc

# Assign Clock Pin (example: clock input on PIN_23)
set_location_assignment PIN_23 -to clk
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to clk

# Reset signal (active low)
set_location_assignment PIN_24 -to rst_n
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to rst_n

# Optional select_infoframe input
set_location_assignment PIN_25 -to select_infoframe
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to select_infoframe

# Example output pins for infoframe_data[0..7] (expand as needed)
set_location_assignment PIN_30 -to infoframe_data[0]
set_location_assignment PIN_31 -to infoframe_data[1]
set_location_assignment PIN_32 -to infoframe_data[2]
set_location_assignment PIN_33 -to infoframe_data[3]
set_location_assignment PIN_34 -to infoframe_data[4]
set_location_assignment PIN_35 -to infoframe_data[5]
set_location_assignment PIN_36 -to infoframe_data[6]
set_location_assignment PIN_37 -to infoframe_data[7]

# Output valid flag
set_location_assignment PIN_38 -to infoframe_valid
```

---

### ğŸ•’ 3. **ÄŒasovÃ© obmedzenia â€“ `infoframe.sdc`**

```sdc
create_clock -name clk -period 20.000 [get_ports clk]
set_input_delay -clock clk 5 [get_ports rst_n]
set_input_delay -clock clk 5 [get_ports select_infoframe]
set_output_delay -clock clk 5 [get_ports {infoframe_data[*]}]
set_output_delay -clock clk 5 [get_ports infoframe_valid]
```

---

### ğŸ“ 4. **Å truktÃºra adresÃ¡rov**

```
infoframe_project/
â”œâ”€â”€ infoframe_top.sv
â”œâ”€â”€ spd_infoframe_generator.sv
â”œâ”€â”€ avi_infoframe_generator.sv
â”œâ”€â”€ crc8_generator.sv
â”œâ”€â”€ infoframe_tb.sv             # (voliteÄ¾nÃ©)
â”œâ”€â”€ infoframe.qsf
â””â”€â”€ infoframe.sdc
```

---

## ğŸ› ï¸ 5. Pokyny pre Quartus

1. **SpusÅ¥ Quartus Prime**
2. `File > New Project Wizard`
3. Vyber prieÄinok `infoframe_project`
4. Vytvor projekt s nÃ¡zvom `infoframe`
5. Po vygenerovanÃ­ `.qsf` â†’ pridaj vÅ¡etky `.sv` sÃºbory
6. Kompiluj
7. V nÃ¡stroji Pin Planner nastav podÄ¾a potreby vÃ½stupy

---

## â• VoliteÄ¾nÃ©: PridaÅ¥ VHDL Wrapper alebo TMDS vÃ½stup?

ChceÅ¡ teraz:

* ğŸ” VytvoriÅ¥ VHDL wrapper?
* ğŸ¦ RozÅ¡Ã­riÅ¥ vÃ½stup o TMDS HDMI vÃ½stup?
* ğŸ”¬ VytvoriÅ¥ simulÃ¡ciu/testbench?
* ğŸ“¤ ExportovaÅ¥ celÃ½ ZIP projekt? *(Potrebujem potvrdenie pred generovanÃ­m)*

Alebo mÃ¡Å¡ FPGA konkrÃ©tne (napr. DE0-Nano, MAX10)? MÃ´Å¾em prispÃ´sobiÅ¥ pinout.
