<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">

<html lang="en">

<head>
  <meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
  <title>LCOV - merged.info - /home/UnityChipForXiangShan/scripts/backend_ctrlblock_decode/../../rtl/rtl/VecExceptionGen.sv</title>
  <link rel="stylesheet" type="text/css" href="../../../../../../../../gcov.css">
</head>

<body>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="title">LCOV - code coverage report</td></tr>
    <tr><td class="ruler"><img src="../../../../../../../../glass.png" width=3 height=3 alt=""></td></tr>

    <tr>
      <td width="100%">
        <table cellpadding=1 border=0 width="100%">
          <tr>
            <td width="10%" class="headerItem">Current view:</td>
            <td width="35%" class="headerValue"><a href="../../../../../../../../index.html">top level</a> - <a href="index.html">home/UnityChipForXiangShan/scripts/backend_ctrlblock_decode/../../rtl/rtl</a> - VecExceptionGen.sv<span style="font-size: 80%;"> (source / <a href="VecExceptionGen.sv.func-sort-c.html">functions</a>)</span></td>
            <td width="5%"></td>
            <td width="15%"></td>
            <td width="10%" class="headerCovTableHead">Hit</td>
            <td width="10%" class="headerCovTableHead">Total</td>
            <td width="15%" class="headerCovTableHead">Coverage</td>
          </tr>
          <tr>
            <td class="headerItem">Test:</td>
            <td class="headerValue">merged.info</td>
            <td></td>
            <td class="headerItem">Lines:</td>
            <td class="headerCovTableEntry">53</td>
            <td class="headerCovTableEntry">54</td>
            <td class="headerCovTableEntryHi">98.1 %</td>
          </tr>
          <tr>
            <td class="headerItem">Date:</td>
            <td class="headerValue">2024-12-17 10:03:47</td>
            <td></td>
            <td class="headerItem">Functions:</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntryHi">-</td>
          </tr>
          <tr>
            <td></td>
            <td></td>
            <td></td>
            <td class="headerItem">Branches:</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntryHi">-</td>
          </tr>
          <tr><td><img src="../../../../../../../../glass.png" width=3 height=3 alt=""></td></tr>
        </table>
      </td>
    </tr>

    <tr><td class="ruler"><img src="../../../../../../../../glass.png" width=3 height=3 alt=""></td></tr>
  </table>

  <table cellpadding=0 cellspacing=0 border=0>
    <tr>
      <td><br></td>
    </tr>
    <tr>
      <td>
<pre class="sourceHeading">           Branch data     Line data    Source code</pre>
<pre class="source">
<a name="1"><span class="lineNum">       1 </span>                :            : // Generated by CIRCT firtool-1.62.1</a>
<a name="2"><span class="lineNum">       2 </span>                :            : // Standard header to adapt well known macros for register randomization.</a>
<a name="3"><span class="lineNum">       3 </span>                :            : `ifndef RANDOMIZE</a>
<a name="4"><span class="lineNum">       4 </span>                :            :   `ifdef RANDOMIZE_MEM_INIT</a>
<a name="5"><span class="lineNum">       5 </span>                :            :     `define RANDOMIZE</a>
<a name="6"><span class="lineNum">       6 </span>                :            :   `endif // RANDOMIZE_MEM_INIT</a>
<a name="7"><span class="lineNum">       7 </span>                :            : `endif // not def RANDOMIZE</a>
<a name="8"><span class="lineNum">       8 </span>                :            : `ifndef RANDOMIZE</a>
<a name="9"><span class="lineNum">       9 </span>                :            :   `ifdef RANDOMIZE_REG_INIT</a>
<a name="10"><span class="lineNum">      10 </span>                :            :     `define RANDOMIZE</a>
<a name="11"><span class="lineNum">      11 </span>                :            :   `endif // RANDOMIZE_REG_INIT</a>
<a name="12"><span class="lineNum">      12 </span>                :            : `endif // not def RANDOMIZE</a>
<a name="13"><span class="lineNum">      13 </span>                :            : </a>
<a name="14"><span class="lineNum">      14 </span>                :            : // RANDOM may be set to an expression that produces a 32-bit random unsigned value.</a>
<a name="15"><span class="lineNum">      15 </span>                :            : `ifndef RANDOM</a>
<a name="16"><span class="lineNum">      16 </span>                :            :   `define RANDOM $random</a>
<a name="17"><span class="lineNum">      17 </span>                :            : `endif // not def RANDOM</a>
<a name="18"><span class="lineNum">      18 </span>                :            : </a>
<a name="19"><span class="lineNum">      19 </span>                :            : // Users can define INIT_RANDOM as general code that gets injected into the</a>
<a name="20"><span class="lineNum">      20 </span>                :            : // initializer block for modules with registers.</a>
<a name="21"><span class="lineNum">      21 </span>                :            : `ifndef INIT_RANDOM</a>
<a name="22"><span class="lineNum">      22 </span>                :            :   `define INIT_RANDOM</a>
<a name="23"><span class="lineNum">      23 </span>                :            : `endif // not def INIT_RANDOM</a>
<a name="24"><span class="lineNum">      24 </span>                :            : </a>
<a name="25"><span class="lineNum">      25 </span>                :            : // If using random initialization, you can also define RANDOMIZE_DELAY to</a>
<a name="26"><span class="lineNum">      26 </span>                :            : // customize the delay used, otherwise 0.002 is used.</a>
<a name="27"><span class="lineNum">      27 </span>                :            : `ifndef RANDOMIZE_DELAY</a>
<a name="28"><span class="lineNum">      28 </span>                :            :   `define RANDOMIZE_DELAY 0.002</a>
<a name="29"><span class="lineNum">      29 </span>                :            : `endif // not def RANDOMIZE_DELAY</a>
<a name="30"><span class="lineNum">      30 </span>                :            : </a>
<a name="31"><span class="lineNum">      31 </span>                :            : // Define INIT_RANDOM_PROLOG_ for use in our modules below.</a>
<a name="32"><span class="lineNum">      32 </span>                :            : `ifndef INIT_RANDOM_PROLOG_</a>
<a name="33"><span class="lineNum">      33 </span>                :            :   `ifdef RANDOMIZE</a>
<a name="34"><span class="lineNum">      34 </span>                :            :     `ifdef VERILATOR</a>
<a name="35"><span class="lineNum">      35 </span>                :            :       `define INIT_RANDOM_PROLOG_ `INIT_RANDOM</a>
<a name="36"><span class="lineNum">      36 </span>                :            :     `else  // VERILATOR</a>
<a name="37"><span class="lineNum">      37 </span>                :            :       `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end</a>
<a name="38"><span class="lineNum">      38 </span>                :            :     `endif // VERILATOR</a>
<a name="39"><span class="lineNum">      39 </span>                :            :   `else  // RANDOMIZE</a>
<a name="40"><span class="lineNum">      40 </span>                :            :     `define INIT_RANDOM_PROLOG_</a>
<a name="41"><span class="lineNum">      41 </span>                :            :   `endif // RANDOMIZE</a>
<a name="42"><span class="lineNum">      42 </span>                :            : `endif // not def INIT_RANDOM_PROLOG_</a>
<a name="43"><span class="lineNum">      43 </span>                :            : </a>
<a name="44"><span class="lineNum">      44 </span>                :            : // Include register initializers in init blocks unless synthesis is set</a>
<a name="45"><span class="lineNum">      45 </span>                :            : `ifndef SYNTHESIS</a>
<a name="46"><span class="lineNum">      46 </span>                :            :   `ifndef ENABLE_INITIAL_REG_</a>
<a name="47"><span class="lineNum">      47 </span>                :            :     `define ENABLE_INITIAL_REG_</a>
<a name="48"><span class="lineNum">      48 </span>                :            :   `endif // not def ENABLE_INITIAL_REG_</a>
<a name="49"><span class="lineNum">      49 </span>                :            : `endif // not def SYNTHESIS</a>
<a name="50"><span class="lineNum">      50 </span>                :            : </a>
<a name="51"><span class="lineNum">      51 </span>                :            : // Include rmemory initializers in init blocks unless synthesis is set</a>
<a name="52"><span class="lineNum">      52 </span>                :            : `ifndef SYNTHESIS</a>
<a name="53"><span class="lineNum">      53 </span>                :            :   `ifndef ENABLE_INITIAL_MEM_</a>
<a name="54"><span class="lineNum">      54 </span>                :            :     `define ENABLE_INITIAL_MEM_</a>
<a name="55"><span class="lineNum">      55 </span>                :            :   `endif // not def ENABLE_INITIAL_MEM_</a>
<a name="56"><span class="lineNum">      56 </span>                :            : `endif // not def SYNTHESIS</a>
<a name="57"><span class="lineNum">      57 </span>                :            : </a>
<a name="58"><span class="lineNum">      58 </span>                :            : module VecExceptionGen(</a>
<a name="59"><span class="lineNum">      59 </span>                :<span class="lineCov">         44 :   input  [31:0] io_inst,</span></a>
<a name="60"><span class="lineNum">      60 </span>                :<span class="lineCov">         36 :   input  [3:0]  io_decodedInst_srcType_0,</span></a>
<a name="61"><span class="lineNum">      61 </span>                :<span class="lineCov">         20 :   input  [3:0]  io_decodedInst_srcType_1,</span></a>
<a name="62"><span class="lineNum">      62 </span>                :<span class="lineCov">         19 :   input  [3:0]  io_decodedInst_srcType_2,</span></a>
<a name="63"><span class="lineNum">      63 </span>                :<span class="lineCov">         36 :   input  [34:0] io_decodedInst_fuType,</span></a>
<a name="64"><span class="lineNum">      64 </span>                :<span class="lineCov">         20 :   input         io_decodedInst_vecWen,</span></a>
<a name="65"><span class="lineNum">      65 </span>                :<span class="lineCov">          3 :   input         io_vtype_illegal,</span></a>
<a name="66"><span class="lineNum">      66 </span>                :<span class="lineCov">          3 :   input  [1:0]  io_vtype_vsew,</span></a>
<a name="67"><span class="lineNum">      67 </span>                :<span class="lineCov">          4 :   input  [2:0]  io_vtype_vlmul,</span></a>
<a name="68"><span class="lineNum">      68 </span>                :<span class="lineCov">          3 :   input  [7:0]  io_vstart,</span></a>
<a name="69"><span class="lineNum">      69 </span>                :<span class="lineCov">         19 :   output        io_illegalInst</span></a>
<a name="70"><span class="lineNum">      70 </span>                :            : );</a>
<a name="71"><span class="lineNum">      71 </span>                :            : </a>
<a name="72"><span class="lineNum">      72 </span>                :<span class="lineCov">         19 :   wire        isVArithMem =</span></a>
<a name="73"><span class="lineNum">      73 </span>                :            :     io_decodedInst_fuType[18] | io_decodedInst_fuType[19] | io_decodedInst_fuType[20]</a>
<a name="74"><span class="lineNum">      74 </span>                :            :     | io_decodedInst_fuType[21] | io_decodedInst_fuType[22] | io_decodedInst_fuType[23]</a>
<a name="75"><span class="lineNum">      75 </span>                :            :     | io_decodedInst_fuType[24] | io_decodedInst_fuType[25] | io_decodedInst_fuType[26]</a>
<a name="76"><span class="lineNum">      76 </span>                :            :     | io_decodedInst_fuType[27] | io_decodedInst_fuType[31] | io_decodedInst_fuType[32]</a>
<a name="77"><span class="lineNum">      77 </span>                :            :     | io_decodedInst_fuType[33] | io_decodedInst_fuType[34];</a>
<a name="78"><span class="lineNum">      78 </span>                :<span class="lineCov">          2 :   wire [2:0]  LMUL = {~(io_vtype_vlmul[2]), io_vtype_vlmul[1:0]};</span></a>
<a name="79"><span class="lineNum">      79 </span>                :            :   wire [17:0] _GEN = {io_inst[28:26], io_inst[24:20], io_inst[14:12], io_inst[6:0]};</a>
<a name="80"><span class="lineNum">      80 </span>                :            :   wire [12:0] _GEN_0 = {io_inst[28:26], io_inst[14:12], io_inst[6:0]};</a>
<a name="81"><span class="lineNum">      81 </span>                :<span class="lineCov">          1 :   wire        lsStrideInst =</span></a>
<a name="82"><span class="lineNum">      82 </span>                :            :     _GEN == 18'h7 | _GEN == 18'h287 | _GEN == 18'h307 | _GEN == 18'h387 | _GEN == 18'h27</a>
<a name="83"><span class="lineNum">      83 </span>                :            :     | _GEN == 18'h2A7 | _GEN == 18'h327 | _GEN == 18'h3A7 | _GEN_0 == 13'h807</a>
<a name="84"><span class="lineNum">      84 </span>                :            :     | _GEN_0 == 13'hA87 | _GEN_0 == 13'hB07 | _GEN_0 == 13'hB87 | _GEN_0 == 13'h827</a>
<a name="85"><span class="lineNum">      85 </span>                :            :     | _GEN_0 == 13'hAA7 | _GEN_0 == 13'hB27 | _GEN_0 == 13'hBA7 | _GEN == 18'h4007</a>
<a name="86"><span class="lineNum">      86 </span>                :            :     | _GEN == 18'h4287 | _GEN == 18'h4307 | _GEN == 18'h4387;</a>
<a name="87"><span class="lineNum">      87 </span>                :            :   wire [21:0] _GEN_1 = {io_inst[31:20], io_inst[14:12], io_inst[6:0]};</a>
<a name="88"><span class="lineNum">      88 </span>                :<span class="lineCov">          1 :   wire        lsIndexInst =</span></a>
<a name="89"><span class="lineNum">      89 </span>                :            :     _GEN_0 == 13'h407 | _GEN_0 == 13'h687 | _GEN_0 == 13'h707 | _GEN_0 == 13'h787</a>
<a name="90"><span class="lineNum">      90 </span>                :            :     | _GEN_0 == 13'hC07 | _GEN_0 == 13'hE87 | _GEN_0 == 13'hF07 | _GEN_0 == 13'hF87</a>
<a name="91"><span class="lineNum">      91 </span>                :            :     | _GEN_0 == 13'h427 | _GEN_0 == 13'h6A7 | _GEN_0 == 13'h727 | _GEN_0 == 13'h7A7</a>
<a name="92"><span class="lineNum">      92 </span>                :            :     | _GEN_0 == 13'hC27 | _GEN_0 == 13'hEA7 | _GEN_0 == 13'hF27 | _GEN_0 == 13'hFA7;</a>
<a name="93"><span class="lineNum">      93 </span>                :<span class="lineCov">          2 :   wire        lsWholeInst =</span></a>
<a name="94"><span class="lineNum">      94 </span>                :            :     _GEN_1 == 22'hA007 | _GEN_1 == 22'hA287 | _GEN_1 == 22'hA307 | _GEN_1 == 22'hA387</a>
<a name="95"><span class="lineNum">      95 </span>                :            :     | _GEN_1 == 22'h8A007 | _GEN_1 == 22'h8A287 | _GEN_1 == 22'h8A307</a>
<a name="96"><span class="lineNum">      96 </span>                :            :     | _GEN_1 == 22'h8A387 | _GEN_1 == 22'h18A007 | _GEN_1 == 22'h18A287</a>
<a name="97"><span class="lineNum">      97 </span>                :            :     | _GEN_1 == 22'h18A307 | _GEN_1 == 22'h18A387 | _GEN_1 == 22'h38A007</a>
<a name="98"><span class="lineNum">      98 </span>                :            :     | _GEN_1 == 22'h38A287 | _GEN_1 == 22'h38A307 | _GEN_1 == 22'h38A387</a>
<a name="99"><span class="lineNum">      99 </span>                :            :     | _GEN_1 == 22'hA027 | _GEN_1 == 22'h8A027 | _GEN_1 == 22'h18A027</a>
<a name="100"><span class="lineNum">     100 </span>                :            :     | _GEN_1 == 22'h38A027;</a>
<a name="101"><span class="lineNum">     101 </span>                :            :   wire [15:0] _GEN_2 = {io_inst[31:26], io_inst[14:12], io_inst[6:0]};</a>
<a name="102"><span class="lineNum">     102 </span>                :            :   wire [20:0] _GEN_3 = {io_inst[31:26], io_inst[19:12], io_inst[6:0]};</a>
<a name="103"><span class="lineNum">     103 </span>                :<span class="lineCov">         28 :   wire        vdWideningInst =</span></a>
<a name="104"><span class="lineNum">     104 </span>                :            :     _GEN_2 == 16'hC557 | _GEN_2 == 16'hC757 | _GEN_2 == 16'hD557 | _GEN_2 == 16'hD757</a>
<a name="105"><span class="lineNum">     105 </span>                :            :     | _GEN_2 == 16'hC157 | _GEN_2 == 16'hC357 | _GEN_2 == 16'hD157 | _GEN_2 == 16'hD357</a>
<a name="106"><span class="lineNum">     106 </span>                :            :     | _GEN_2 == 16'hF557 | _GEN_2 == 16'hF757 | _GEN_2 == 16'hFD57 | _GEN_2 == 16'hFF57</a>
<a name="107"><span class="lineNum">     107 </span>                :            :     | _GEN_2 == 16'hF157 | _GEN_2 == 16'hF357 | _GEN_2 == 16'hFB57 | _GEN_2 == 16'hED57</a>
<a name="108"><span class="lineNum">     108 </span>                :            :     | _GEN_2 == 16'hEF57 | _GEN_2 == 16'hE957 | _GEN_2 == 16'hEB57 | _GEN_2 == 16'hE157</a>
<a name="109"><span class="lineNum">     109 </span>                :            :     | _GEN_2 == 16'hE357 | _GEN_2 == 16'hCD57 | _GEN_2 == 16'hCF57 | _GEN_2 == 16'hDD57</a>
<a name="110"><span class="lineNum">     110 </span>                :            :     | _GEN_2 == 16'hDF57 | _GEN_2 == 16'hC957 | _GEN_2 == 16'hCB57 | _GEN_2 == 16'hD957</a>
<a name="111"><span class="lineNum">     111 </span>                :            :     | _GEN_2 == 16'hDB57 | _GEN_2 == 16'hC2D7 | _GEN_2 == 16'hC0D7 | _GEN_2 == 16'hD2D7</a>
<a name="112"><span class="lineNum">     112 </span>                :            :     | _GEN_2 == 16'hD0D7 | _GEN_2 == 16'hCAD7 | _GEN_2 == 16'hC8D7 | _GEN_2 == 16'hDAD7</a>
<a name="113"><span class="lineNum">     113 </span>                :            :     | _GEN_2 == 16'hD8D7 | _GEN_2 == 16'hE2D7 | _GEN_2 == 16'hE0D7 | _GEN_2 == 16'hF2D7</a>
<a name="114"><span class="lineNum">     114 </span>                :            :     | _GEN_2 == 16'hF0D7 | _GEN_2 == 16'hFAD7 | _GEN_2 == 16'hF8D7 | _GEN_2 == 16'hF6D7</a>
<a name="115"><span class="lineNum">     115 </span>                :            :     | _GEN_2 == 16'hF4D7 | _GEN_2 == 16'hFED7 | _GEN_2 == 16'hFCD7 | _GEN_3 == 21'h930D7</a>
<a name="116"><span class="lineNum">     116 </span>                :            :     | _GEN_3 == 21'h92CD7 | _GEN_3 == 21'h928D7 | _GEN_3 == 21'h93CD7</a>
<a name="117"><span class="lineNum">     117 </span>                :            :     | _GEN_3 == 21'h938D7 | _GEN_3 == 21'h924D7 | _GEN_3 == 21'h920D7 | _GEN_2 == 16'hD457</a>
<a name="118"><span class="lineNum">     118 </span>                :            :     | _GEN_2 == 16'hD657 | _GEN_2 == 16'hD5D7;</a>
<a name="119"><span class="lineNum">     119 </span>                :<span class="lineCov">          3 :   wire        narrowingInst =</span></a>
<a name="120"><span class="lineNum">     120 </span>                :            :     _GEN_2 == 16'hBDD7 | _GEN_2 == 16'hBC57 | _GEN_2 == 16'hBE57 | _GEN_2 == 16'hB9D7</a>
<a name="121"><span class="lineNum">     121 </span>                :            :     | _GEN_2 == 16'hB857 | _GEN_2 == 16'hBA57 | _GEN_2 == 16'hB5D7 | _GEN_2 == 16'hB457</a>
<a name="122"><span class="lineNum">     122 </span>                :            :     | _GEN_2 == 16'hB657 | _GEN_2 == 16'hB1D7 | _GEN_2 == 16'hB057 | _GEN_2 == 16'hB257</a>
<a name="123"><span class="lineNum">     123 </span>                :            :     | _GEN_3 == 21'h950D7 | _GEN_3 == 21'h94CD7 | _GEN_3 == 21'h948D7</a>
<a name="124"><span class="lineNum">     124 </span>                :            :     | _GEN_3 == 21'h954D7 | _GEN_3 == 21'h95CD7 | _GEN_3 == 21'h958D7</a>
<a name="125"><span class="lineNum">     125 </span>                :            :     | _GEN_3 == 21'h944D7 | _GEN_3 == 21'h940D7;</a>
<a name="126"><span class="lineNum">     126 </span>                :            :   wire [16:0] _GEN_4 = {io_inst[31:25], io_inst[14:12], io_inst[6:0]};</a>
<a name="127"><span class="lineNum">     127 </span>                :<span class="lineCov">          1 :   wire        redWideningInst =</span></a>
<a name="128"><span class="lineNum">     128 </span>                :            :     _GEN_2 == 16'hC457 | _GEN_2 == 16'hC057 | _GEN_2 == 16'hCCD7 | _GEN_2 == 16'hC4D7;</a>
<a name="129"><span class="lineNum">     129 </span>                :<span class="lineCov">          2 :   wire        maskLogicalInst =</span></a>
<a name="130"><span class="lineNum">     130 </span>                :            :     _GEN_2 == 16'h6557 | _GEN_2 == 16'h7557 | _GEN_2 == 16'h6157 | _GEN_2 == 16'h6D57</a>
<a name="131"><span class="lineNum">     131 </span>                :            :     | _GEN_2 == 16'h6957 | _GEN_2 == 16'h7957 | _GEN_2 == 16'h7157 | _GEN_2 == 16'h7D57;</a>
<a name="132"><span class="lineNum">     132 </span>                :<span class="lineCov">          1 :   wire        maskArithmeticInst =</span></a>
<a name="133"><span class="lineNum">     133 </span>                :            :     _GEN_3 == 21'h84157 | _GEN_3 == 21'h84557 | _GEN_3 == 21'hA0557 | _GEN_3 == 21'hA0D57</a>
<a name="134"><span class="lineNum">     134 </span>                :            :     | _GEN_3 == 21'hA0957 | maskLogicalInst;</a>
<a name="135"><span class="lineNum">     135 </span>                :            :   wire [21:0] _GEN_5 = {io_inst[31:25], io_inst[19:12], io_inst[6:0]};</a>
<a name="136"><span class="lineNum">     136 </span>                :<span class="lineCov">          1 :   wire        vmvSingleInst =</span></a>
<a name="137"><span class="lineNum">     137 </span>                :            :     _GEN_5 == 22'h108157 | _GEN_1 == 22'h108357 | _GEN_5 == 22'h1080D7</a>
<a name="138"><span class="lineNum">     138 </span>                :            :     | _GEN_1 == 22'h1082D7;</a>
<a name="139"><span class="lineNum">     139 </span>                :<span class="lineCov">          2 :   wire        vmvWholeInst =</span></a>
<a name="140"><span class="lineNum">     140 </span>                :            :     _GEN_5 == 22'h2781D7 | _GEN_5 == 22'h2785D7 | _GEN_5 == 22'h278DD7</a>
<a name="141"><span class="lineNum">     141 </span>                :            :     | _GEN_5 == 22'h279DD7;</a>
<a name="142"><span class="lineNum">     142 </span>                :<span class="lineCov">          1 :   wire        vrgather16 = _GEN_2 == 16'h3857;</span></a>
<a name="143"><span class="lineNum">     143 </span>                :<span class="lineCov">          1 :   wire        intExt2 = _GEN_3 == 21'h91D57 | _GEN_3 == 21'h91957;</span></a>
<a name="144"><span class="lineNum">     144 </span>                :<span class="lineCov">          2 :   wire        intExt4 = _GEN_3 == 21'h91557 | _GEN_3 == 21'h91157;</span></a>
<a name="145"><span class="lineNum">     145 </span>                :<span class="lineCov">          3 :   wire        intExt8 = _GEN_3 == 21'h90D57 | _GEN_3 == 21'h90957;</span></a>
<a name="146"><span class="lineNum">     146 </span>                :<span class="lineCov">         20 :   wire        notDependVtypeInst =</span></a>
<a name="147"><span class="lineNum">     147 </span>                :            :     {io_inst[31], io_inst[14:12], io_inst[6:0]} == 11'h3D7</a>
<a name="148"><span class="lineNum">     148 </span>                :            :     | {io_inst[31:30], io_inst[14:12], io_inst[6:0]} == 12'hFD7 | _GEN_4 == 17'h103D7</a>
<a name="149"><span class="lineNum">     149 </span>                :            :     | lsWholeInst;</a>
<a name="150"><span class="lineNum">     150 </span>                :<span class="lineNoCov">          0 :   wire        instIllegal = maskLogicalInst &amp; ~(io_inst[25]);</span></a>
<a name="151"><span class="lineNum">     151 </span>                :<span class="lineCov">         18 :   wire        villIllegal = io_vtype_illegal &amp; isVArithMem &amp; ~notDependVtypeInst;</span></a>
<a name="152"><span class="lineNum">     152 </span>                :            :   wire        _intExtEewIllegal_T = io_vtype_vsew == 2'h0;</a>
<a name="153"><span class="lineNum">     153 </span>                :            :   wire        _wnEmulIllegal_T = vdWideningInst | narrowingInst;</a>
<a name="154"><span class="lineNum">     154 </span>                :<span class="lineCov">         21 :   wire        eewIllegal =</span></a>
<a name="155"><span class="lineNum">     155 </span>                :            :     io_inst[13:12] == 2'h1 &amp; io_inst[6:0] == 7'h57 &amp; _intExtEewIllegal_T | intExt2</a>
<a name="156"><span class="lineNum">     156 </span>                :            :     &amp; _intExtEewIllegal_T | intExt4 &amp; ~(io_vtype_vsew[1]) | intExt8</a>
<a name="157"><span class="lineNum">     157 </span>                :            :     &amp; io_vtype_vsew != 2'h3 | (_wnEmulIllegal_T | redWideningInst) &amp; (&amp;io_vtype_vsew);</a>
<a name="158"><span class="lineNum">     158 </span>                :            :   wire        _vdRegHi_T = lsStrideInst | lsIndexInst;</a>
<a name="159"><span class="lineNum">     159 </span>                :            :   wire [3:0]  _GEN_6 = {1'h0, ~(io_vtype_vlmul[2]), io_vtype_vlmul[1:0]};</a>
<a name="160"><span class="lineNum">     160 </span>                :            :   wire [2:0]  _GEN_7 = {1'h0, io_vtype_vsew};</a>
<a name="161"><span class="lineNum">     161 </span>                :            :   wire [2:0]  _vdEew_T_3 = 3'(_GEN_7 + 3'h1);</a>
<a name="162"><span class="lineNum">     162 </span>                :            :   wire [3:0]  _GEN_8 = {2'h0, io_vtype_vsew};</a>
<a name="163"><span class="lineNum">     163 </span>                :            :   wire [2:0]  _GEN_9 = {~(io_vtype_vlmul[2]), io_vtype_vlmul[1:0]};</a>
<a name="164"><span class="lineNum">     164 </span>                :<span class="lineCov">         38 :   wire [2:0]  segEmul =</span></a>
<a name="165"><span class="lineNum">     165 </span>                :            :     lsIndexInst ? _GEN_9 : 3'(3'(_GEN_9 + {1'h0, io_inst[13:12]}) - _GEN_7);</a>
<a name="166"><span class="lineNum">     166 </span>                :<span class="lineCov">         39 :   wire [6:0]  segRegNum =</span></a>
<a name="167"><span class="lineNum">     167 </span>                :            :     {3'h0, 4'({1'h0, io_inst[31:29]} + 4'h1)} &lt;&lt; (segEmul[2] ? segEmul[1:0] : 2'h0);</a>
<a name="168"><span class="lineNum">     168 </span>                :<span class="lineCov">         44 :   wire [7:0]  segRegMax = 8'({3'h0, io_inst[11:7]} + {1'h0, segRegNum});</span></a>
<a name="169"><span class="lineNum">     169 </span>                :<span class="lineCov">          2 :   wire        emulIllegal =</span></a>
<a name="170"><span class="lineNum">     170 </span>                :            :     _vdRegHi_T</a>
<a name="171"><span class="lineNum">     171 </span>                :            :     &amp; (4'(_GEN_6 + {2'h0, io_inst[13:12]}) &lt; {1'h0, _vdEew_T_3}</a>
<a name="172"><span class="lineNum">     172 </span>                :            :        | 4'(_GEN_6 + {2'h0, io_inst[13:12]}) &gt; 4'(_GEN_8 + 4'h7)) | intExt2 &amp; LMUL == 3'h1</a>
<a name="173"><span class="lineNum">     173 </span>                :            :     | intExt4 &amp; LMUL &lt; 3'h3 | intExt8 &amp; io_vtype_vlmul[2] | _wnEmulIllegal_T &amp; (&amp;LMUL)</a>
<a name="174"><span class="lineNum">     174 </span>                :            :     | vrgather16 &amp; (LMUL &lt; _GEN_7 | _GEN_6 &gt; 4'(_GEN_8 + 4'h6)) | _vdRegHi_T</a>
<a name="175"><span class="lineNum">     175 </span>                :            :     &amp; (|(io_inst[31:29])) &amp; (segRegNum &gt; 7'h8 | segRegMax &gt; 8'h20);</a>
<a name="176"><span class="lineNum">     176 </span>                :<span class="lineCov">          2 :   wire        vs1IsMask = maskArithmeticInst | _GEN_4 == 17'hBD57;</span></a>
<a name="177"><span class="lineNum">     177 </span>                :<span class="lineCov">          5 :   wire        vs1IsSingleElem =</span></a>
<a name="178"><span class="lineNum">     178 </span>                :            :     _GEN_2 == 16'h557 | _GEN_2 == 16'h1D57 | _GEN_2 == 16'h1957 | _GEN_2 == 16'h1557</a>
<a name="179"><span class="lineNum">     179 </span>                :            :     | _GEN_2 == 16'h1157 | _GEN_2 == 16'h957 | _GEN_2 == 16'h157 | _GEN_2 == 16'hD57</a>
<a name="180"><span class="lineNum">     180 </span>                :            :     | _GEN_2 == 16'h1CD7 | _GEN_2 == 16'h14D7 | _GEN_2 == 16'hCD7 | _GEN_2 == 16'h4D7</a>
<a name="181"><span class="lineNum">     181 </span>                :            :     | redWideningInst;</a>
<a name="182"><span class="lineNum">     182 </span>                :<span class="lineCov">          2 :   wire [1:0]  vs1Eew = vrgather16 ? 2'h1 : io_vtype_vsew;</span></a>
<a name="183"><span class="lineNum">     183 </span>                :            :   wire [3:0]  _vdEmul_T = 4'(_GEN_6 + 4'h1);</a>
<a name="184"><span class="lineNum">     184 </span>                :<span class="lineCov">          4 :   wire [3:0]  vs1Emul =</span></a>
<a name="185"><span class="lineNum">     185 </span>                :            :     vs1IsMask | vs1IsSingleElem ? 4'h4 : vrgather16 ? 4'(_vdEmul_T - _GEN_8) : _GEN_6;</a>
<a name="186"><span class="lineNum">     186 </span>                :<span class="lineCov">          2 :   wire        vs2IsMask =</span></a>
<a name="187"><span class="lineNum">     187 </span>                :            :     maskArithmeticInst | _GEN_3 == 21'hA4157</a>
<a name="188"><span class="lineNum">     188 </span>                :            :     | {io_inst[31:26], io_inst[24:12], io_inst[6:0]} == 26'h1404557;</a>
<a name="189"><span class="lineNum">     189 </span>                :            :   wire        _vs2EmulSel_T_1 =</a>
<a name="190"><span class="lineNum">     190 </span>                :            :     _GEN_2 == 16'hD557 | _GEN_2 == 16'hD757 | _GEN_2 == 16'hD157 | _GEN_2 == 16'hD357</a>
<a name="191"><span class="lineNum">     191 </span>                :            :     | _GEN_2 == 16'hDD57 | _GEN_2 == 16'hDF57 | _GEN_2 == 16'hD957 | _GEN_2 == 16'hDB57</a>
<a name="192"><span class="lineNum">     192 </span>                :            :     | _GEN_2 == 16'hD2D7 | _GEN_2 == 16'hD0D7 | _GEN_2 == 16'hDAD7 | _GEN_2 == 16'hD8D7</a>
<a name="193"><span class="lineNum">     193 </span>                :            :     | narrowingInst;</a>
<a name="194"><span class="lineNum">     194 </span>                :<span class="lineCov">          8 :   wire [4:0]  vs2EewSel =</span></a>
<a name="195"><span class="lineNum">     195 </span>                :            :     {lsIndexInst, _vs2EmulSel_T_1 | redWideningInst, intExt2, intExt4, intExt8};</a>
<a name="196"><span class="lineNum">     196 </span>                :<span class="lineCov">          9 :   wire [1:0]  vs2Eew =</span></a>
<a name="197"><span class="lineNum">     197 </span>                :            :     vs2EewSel == 5'h1</a>
<a name="198"><span class="lineNum">     198 </span>                :            :       ? 2'(io_vtype_vsew + 2'h1)</a>
<a name="199"><span class="lineNum">     199 </span>                :            :       : vs2EewSel == 5'h2</a>
<a name="200"><span class="lineNum">     200 </span>                :            :           ? 2'(io_vtype_vsew - 2'h2)</a>
<a name="201"><span class="lineNum">     201 </span>                :            :           : vs2EewSel == 5'h4</a>
<a name="202"><span class="lineNum">     202 </span>                :            :               ? 2'(io_vtype_vsew - 2'h1)</a>
<a name="203"><span class="lineNum">     203 </span>                :            :               : vs2EewSel == 5'h8</a>
<a name="204"><span class="lineNum">     204 </span>                :            :                   ? _vdEew_T_3[1:0]</a>
<a name="205"><span class="lineNum">     205 </span>                :            :                   : vs2EewSel == 5'h10 ? io_inst[13:12] : io_vtype_vsew;</a>
<a name="206"><span class="lineNum">     206 </span>                :<span class="lineCov">          9 :   wire [3:0]  vs2EmulSel =</span></a>
<a name="207"><span class="lineNum">     207 </span>                :            :     {vs2IsMask | vmvSingleInst,</a>
<a name="208"><span class="lineNum">     208 </span>                :            :      _vs2EmulSel_T_1,</a>
<a name="209"><span class="lineNum">     209 </span>                :            :      vmvWholeInst,</a>
<a name="210"><span class="lineNum">     210 </span>                :            :      _GEN_3 == 21'h91D57 | _GEN_3 == 21'h91557 | _GEN_3 == 21'h90D57 | _GEN_3 == 21'h91957</a>
<a name="211"><span class="lineNum">     211 </span>                :            :        | _GEN_3 == 21'h91157 | _GEN_3 == 21'h90957 | lsIndexInst};</a>
<a name="212"><span class="lineNum">     212 </span>                :<span class="lineCov">          8 :   wire [3:0]  vs2Emul =</span></a>
<a name="213"><span class="lineNum">     213 </span>                :            :     vs2EmulSel == 4'h1</a>
<a name="214"><span class="lineNum">     214 </span>                :            :       ? 4'(4'(_GEN_6 + {2'h0, vs2Eew}) - _GEN_8)</a>
<a name="215"><span class="lineNum">     215 </span>                :            :       : {1'h0,</a>
<a name="216"><span class="lineNum">     216 </span>                :            :          vs2EmulSel == 4'h2</a>
<a name="217"><span class="lineNum">     217 </span>                :            :            ? {io_inst[17:15] == 3'h0, 2'h0} | (io_inst[17:15] == 3'h1 ? 3'h5 : 3'h0)</a>
<a name="218"><span class="lineNum">     218 </span>                :            :              | (io_inst[17:15] == 3'h3 ? 3'h6 : 3'h0) | {3{&amp;(io_inst[17:15])}}</a>
<a name="219"><span class="lineNum">     219 </span>                :            :            : vs2EmulSel == 4'h4 ? _vdEmul_T[2:0] : vs2EmulSel == 4'h8 ? 3'h4 : LMUL};</a>
<a name="220"><span class="lineNum">     220 </span>                :<span class="lineCov">         15 :   wire        vdIsMask =</span></a>
<a name="221"><span class="lineNum">     221 </span>                :            :     _GEN_1 == 22'hAC07 | _GEN_1 == 22'hAC27 | _GEN_4 == 17'h8DD7 | _GEN_4 == 17'h89D7</a>
<a name="222"><span class="lineNum">     222 </span>                :            :     | _GEN_4 == 17'h8C57 | _GEN_4 == 17'h8857 | _GEN_4 == 17'h8E57 | _GEN_4 == 17'h8A57</a>
<a name="223"><span class="lineNum">     223 </span>                :            :     | _GEN_4 == 17'h9C57 | _GEN_4 == 17'h9857 | _GEN_4 == 17'h9E57 | _GEN_4 == 17'h9A57</a>
<a name="224"><span class="lineNum">     224 </span>                :            :     | _GEN_2 == 16'h61D7 | _GEN_2 == 16'h6057 | _GEN_2 == 16'h6257 | _GEN_2 == 16'h7DD7</a>
<a name="225"><span class="lineNum">     225 </span>                :            :     | _GEN_2 == 16'h7E57 | _GEN_2 == 16'h79D7 | _GEN_2 == 16'h7A57 | _GEN_2 == 16'h75D7</a>
<a name="226"><span class="lineNum">     226 </span>                :            :     | _GEN_2 == 16'h7457 | _GEN_2 == 16'h7657 | _GEN_2 == 16'h71D7 | _GEN_2 == 16'h7057</a>
<a name="227"><span class="lineNum">     227 </span>                :            :     | _GEN_2 == 16'h7257 | _GEN_2 == 16'h6C57 | _GEN_2 == 16'h6E57 | _GEN_2 == 16'h6857</a>
<a name="228"><span class="lineNum">     228 </span>                :            :     | _GEN_2 == 16'h6A57 | _GEN_2 == 16'h65D7 | _GEN_2 == 16'h6457 | _GEN_2 == 16'h6657</a>
<a name="229"><span class="lineNum">     229 </span>                :            :     | _GEN_2 == 16'h62D7 | _GEN_2 == 16'h60D7 | _GEN_2 == 16'h72D7 | _GEN_2 == 16'h70D7</a>
<a name="230"><span class="lineNum">     230 </span>                :            :     | _GEN_2 == 16'h7ED7 | _GEN_2 == 16'h76D7 | _GEN_2 == 16'h66D7 | _GEN_2 == 16'h64D7</a>
<a name="231"><span class="lineNum">     231 </span>                :            :     | _GEN_2 == 16'h6ED7 | _GEN_2 == 16'h6CD7 | maskArithmeticInst;</a>
<a name="232"><span class="lineNum">     232 </span>                :<span class="lineCov">          4 :   wire        vdIsSingleElem = vs1IsSingleElem | vmvSingleInst;</span></a>
<a name="233"><span class="lineNum">     233 </span>                :<span class="lineCov">         29 :   wire [1:0]  vdEew =</span></a>
<a name="234"><span class="lineNum">     234 </span>                :            :     lsStrideInst</a>
<a name="235"><span class="lineNum">     235 </span>                :            :       ? io_inst[13:12]</a>
<a name="236"><span class="lineNum">     236 </span>                :            :       : vdWideningInst | redWideningInst ? _vdEew_T_3[1:0] : io_vtype_vsew;</a>
<a name="237"><span class="lineNum">     237 </span>                :            :   wire        _v0AllowOverlap_T = vdIsMask | vdIsSingleElem;</a>
<a name="238"><span class="lineNum">     238 </span>                :<span class="lineCov">         31 :   wire [4:0]  vdEmulSel =</span></a>
<a name="239"><span class="lineNum">     239 </span>                :            :     {_v0AllowOverlap_T, vdWideningInst, vmvWholeInst, lsWholeInst, lsStrideInst};</a>
<a name="240"><span class="lineNum">     240 </span>                :<span class="lineCov">         32 :   wire [3:0]  vdEmul =</span></a>
<a name="241"><span class="lineNum">     241 </span>                :            :     vdEmulSel == 5'h1</a>
<a name="242"><span class="lineNum">     242 </span>                :            :       ? 4'(4'(_GEN_6 + {2'h0, vdEew}) - _GEN_8)</a>
<a name="243"><span class="lineNum">     243 </span>                :            :       : {1'h0,</a>
<a name="244"><span class="lineNum">     244 </span>                :            :          vdEmulSel == 5'h2</a>
<a name="245"><span class="lineNum">     245 </span>                :            :            ? {io_inst[31:29] == 3'h0, 2'h0} | (io_inst[31:29] == 3'h1 ? 3'h5 : 3'h0)</a>
<a name="246"><span class="lineNum">     246 </span>                :            :              | (io_inst[31:29] == 3'h3 ? 3'h6 : 3'h0) | {3{&amp;(io_inst[31:29])}}</a>
<a name="247"><span class="lineNum">     247 </span>                :            :            : vdEmulSel == 5'h4</a>
<a name="248"><span class="lineNum">     248 </span>                :            :                ? {io_inst[17:15] == 3'h0, 2'h0} | (io_inst[17:15] == 3'h1 ? 3'h5 : 3'h0)</a>
<a name="249"><span class="lineNum">     249 </span>                :            :                  | (io_inst[17:15] == 3'h3 ? 3'h6 : 3'h0) | {3{&amp;(io_inst[17:15])}}</a>
<a name="250"><span class="lineNum">     250 </span>                :            :                : vdEmulSel == 5'h8 ? _vdEmul_T[2:0] : vdEmulSel == 5'h10 ? 3'h4 : LMUL};</a>
<a name="251"><span class="lineNum">     251 </span>                :<span class="lineCov">         18 :   wire        regNumIllegal =</span></a>
<a name="252"><span class="lineNum">     252 </span>                :            :     isVArithMem</a>
<a name="253"><span class="lineNum">     253 </span>                :            :     &amp; (io_decodedInst_srcType_0[2]</a>
<a name="254"><span class="lineNum">     254 </span>                :            :        &amp; (vs1Emul == 4'h5 &amp; io_inst[15] | vs1Emul == 4'h6 &amp; (|(io_inst[16:15]))</a>
<a name="255"><span class="lineNum">     255 </span>                :            :           | vs1Emul == 4'h7 &amp; (|(io_inst[17:15]))) | io_decodedInst_srcType_1[2]</a>
<a name="256"><span class="lineNum">     256 </span>                :            :        &amp; (vs2Emul == 4'h5 &amp; io_inst[20] | vs2Emul == 4'h6 &amp; (|(io_inst[21:20]))</a>
<a name="257"><span class="lineNum">     257 </span>                :            :           | vs2Emul == 4'h7 &amp; (|(io_inst[22:20])))</a>
<a name="258"><span class="lineNum">     258 </span>                :            :        | (io_decodedInst_srcType_2[2] | io_decodedInst_vecWen)</a>
<a name="259"><span class="lineNum">     259 </span>                :            :        &amp; (vdEmul == 4'h5 &amp; io_inst[7] | vdEmul == 4'h6 &amp; (|(io_inst[8:7]))</a>
<a name="260"><span class="lineNum">     260 </span>                :            :           | vdEmul == 4'h7 &amp; (|(io_inst[9:7]))));</a>
<a name="261"><span class="lineNum">     261 </span>                :            :   wire [5:0]  _vs1RegHi_T_2 =</a>
<a name="262"><span class="lineNum">     262 </span>                :            :     6'({1'h0, io_inst[19:15]}</a>
<a name="263"><span class="lineNum">     263 </span>                :            :        + 6'({2'h0, 4'h1 &lt;&lt; (vs1Emul[2] ? vs1Emul[1:0] : 2'h0)} - 6'h1));</a>
<a name="264"><span class="lineNum">     264 </span>                :            :   wire [5:0]  _vs2RegHi_T_2 =</a>
<a name="265"><span class="lineNum">     265 </span>                :            :     6'({1'h0, io_inst[24:20]}</a>
<a name="266"><span class="lineNum">     266 </span>                :            :        + 6'({2'h0, 4'h1 &lt;&lt; (vs2Emul[2] ? vs2Emul[1:0] : 2'h0)} - 6'h1));</a>
<a name="267"><span class="lineNum">     267 </span>                :            :   wire [5:0]  _GEN_10 = {1'h0, io_inst[11:7]};</a>
<a name="268"><span class="lineNum">     268 </span>                :<span class="lineCov">         42 :   wire [7:0]  vdRegHi =</span></a>
<a name="269"><span class="lineNum">     269 </span>                :            :     _vdRegHi_T</a>
<a name="270"><span class="lineNum">     270 </span>                :            :       ? 8'(segRegMax - 8'h1)</a>
<a name="271"><span class="lineNum">     271 </span>                :            :       : {3'h0,</a>
<a name="272"><span class="lineNum">     272 </span>                :            :          5'(io_inst[11:7] + 5'({1'h0, 4'h1 &lt;&lt; (vdEmul[2] ? vdEmul[1:0] : 2'h0)} - 5'h1))};</a>
<a name="273"><span class="lineNum">     273 </span>                :<span class="lineCov">          4 :   wire        notAllowOverlapInst =</span></a>
<a name="274"><span class="lineNum">     274 </span>                :            :     lsIndexInst &amp; (|(io_inst[31:29])) | _GEN_3 == 21'hA0557 | _GEN_3 == 21'hA0D57</a>
<a name="275"><span class="lineNum">     275 </span>                :            :     | _GEN_3 == 21'hA0957 | _GEN_3 == 21'hA4157 | _GEN_2 == 16'h3A57 | _GEN_2 == 16'h39D7</a>
<a name="276"><span class="lineNum">     276 </span>                :            :     | _GEN_2 == 16'h3B57 | _GEN_2 == 16'h3AD7 | _GEN_2 == 16'h3057 | _GEN_2 == 16'h3857</a>
<a name="277"><span class="lineNum">     277 </span>                :            :     | _GEN_2 == 16'h3257 | _GEN_2 == 16'h31D7 | _GEN_4 == 17'hBD57;</a>
<a name="278"><span class="lineNum">     278 </span>                :<span class="lineCov">          1 :   wire        vstartIllegal =</span></a>
<a name="279"><span class="lineNum">     279 </span>                :            :     (io_decodedInst_fuType[18] | io_decodedInst_fuType[19] | io_decodedInst_fuType[20]</a>
<a name="280"><span class="lineNum">     280 </span>                :            :      | io_decodedInst_fuType[21] | io_decodedInst_fuType[22] | io_decodedInst_fuType[23]</a>
<a name="281"><span class="lineNum">     281 </span>                :            :      | io_decodedInst_fuType[24] | io_decodedInst_fuType[25] | io_decodedInst_fuType[26]</a>
<a name="282"><span class="lineNum">     282 </span>                :            :      | io_decodedInst_fuType[27]) &amp; (|io_vstart);</a>
<a name="283"><span class="lineNum">     283 </span>                :            :   wire [7:0]  _GEN_11 = {2'h0, _vs1RegHi_T_2};</a>
<a name="284"><span class="lineNum">     284 </span>                :            :   wire [7:0]  _GEN_12 = {2'h0, _vs2RegHi_T_2};</a>
<a name="285"><span class="lineNum">     285 </span>                :<span class="lineCov">          3 :   wire        regOverlapIllegal =</span></a>
<a name="286"><span class="lineNum">     286 </span>                :            :     isVArithMem &amp; io_decodedInst_vecWen &amp; ~(io_inst[25]) &amp; io_inst[11:7] == 5'h0</a>
<a name="287"><span class="lineNum">     287 </span>                :            :     &amp; ~(_v0AllowOverlap_T</a>
<a name="288"><span class="lineNum">     288 </span>                :            :         &amp; ~(_GEN_3 == 21'hA0557 | _GEN_3 == 21'hA0D57 | _GEN_3 == 21'hA0957))</a>
<a name="289"><span class="lineNum">     289 </span>                :            :     | io_decodedInst_srcType_0[2] &amp; io_decodedInst_vecWen</a>
<a name="290"><span class="lineNum">     290 </span>                :            :     &amp; ~(_vs1RegHi_T_2 &lt; _GEN_10 | vdRegHi &lt; {3'h0, io_inst[19:15]})</a>
<a name="291"><span class="lineNum">     291 </span>                :            :     &amp; ~((vs1IsMask &amp; vdIsMask | ~vs1IsMask &amp; ~vdIsMask &amp; vs1Eew == vdEew</a>
<a name="292"><span class="lineNum">     292 </span>                :            :          | (vdIsMask &amp; ~vs1IsMask | ~vs1IsMask &amp; ~vdIsMask &amp; vs1Eew &gt; vdEew)</a>
<a name="293"><span class="lineNum">     293 </span>                :            :          &amp; io_inst[11:7] == io_inst[19:15] &amp; vdRegHi &lt;= _GEN_11</a>
<a name="294"><span class="lineNum">     294 </span>                :            :          | (~vdIsMask &amp; vs1IsMask | ~vs1IsMask &amp; ~vdIsMask &amp; vs1Eew &lt; vdEew)</a>
<a name="295"><span class="lineNum">     295 </span>                :            :          &amp; (|(vs1Emul[3:2])) &amp; vdRegHi == _GEN_11 &amp; io_inst[11:7] &lt;= io_inst[19:15]</a>
<a name="296"><span class="lineNum">     296 </span>                :            :          | vdIsSingleElem) &amp; ~notAllowOverlapInst) | io_decodedInst_srcType_1[2]</a>
<a name="297"><span class="lineNum">     297 </span>                :            :     &amp; io_decodedInst_vecWen</a>
<a name="298"><span class="lineNum">     298 </span>                :            :     &amp; ~(_vs2RegHi_T_2 &lt; _GEN_10 | vdRegHi &lt; {3'h0, io_inst[24:20]})</a>
<a name="299"><span class="lineNum">     299 </span>                :            :     &amp; ~((vs2IsMask &amp; vdIsMask | ~vs2IsMask &amp; ~vdIsMask &amp; vs2Eew == vdEew</a>
<a name="300"><span class="lineNum">     300 </span>                :            :          | (vdIsMask &amp; ~vs2IsMask | ~vs2IsMask &amp; ~vdIsMask &amp; vs2Eew &gt; vdEew)</a>
<a name="301"><span class="lineNum">     301 </span>                :            :          &amp; io_inst[11:7] == io_inst[24:20] &amp; vdRegHi &lt;= _GEN_12</a>
<a name="302"><span class="lineNum">     302 </span>                :            :          | (~vdIsMask &amp; vs2IsMask | ~vs2IsMask &amp; ~vdIsMask &amp; vs2Eew &lt; vdEew)</a>
<a name="303"><span class="lineNum">     303 </span>                :            :          &amp; (|(vs2Emul[3:2])) &amp; vdRegHi == _GEN_12 &amp; io_inst[11:7] &lt;= io_inst[24:20]</a>
<a name="304"><span class="lineNum">     304 </span>                :            :          | vdIsSingleElem) &amp; ~notAllowOverlapInst);</a>
<a name="305"><span class="lineNum">     305 </span>                :            :   assign io_illegalInst =</a>
<a name="306"><span class="lineNum">     306 </span>                :            :     instIllegal | villIllegal | eewIllegal | emulIllegal | regNumIllegal</a>
<a name="307"><span class="lineNum">     307 </span>                :            :     | regOverlapIllegal | vstartIllegal;</a>
<a name="308"><span class="lineNum">     308 </span>                :            : endmodule</a>
<a name="309"><span class="lineNum">     309 </span>                :            : </a>
</pre>
      </td>
    </tr>
  </table>
  <br>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="ruler"><img src="../../../../../../../../glass.png" width=3 height=3 alt=""></td></tr>
    <tr><td class="versionInfo">Generated by: <a href="http://ltp.sourceforge.net/coverage/lcov.php" target="_parent">LCOV version 1.14</a></td></tr>
  </table>
  <br>

</body>
</html>
