<profile>

<section name = "Vivado HLS Report for 'I_calc'" level="0">
<item name = "Date">Sat Jan 11 14:24:38 2020
</item>
<item name = "Version">2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)</item>
<item name = "Project">IP_latest_2020_Enero</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00, 5.844, 4.00</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">115, 50245001, 115, 50245001, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
<column name="grp_getTotalCurrent_fu_363">getTotalCurrent, 21, 21, 21, 21, none</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- RowOfBlocks_Loop">114, 50245000, 114 ~ 20098, -, -, 1 ~ 2500, no</column>
<column name=" + Blocks_Loop">17, 20001, 18, 8, 1, 1 ~ 2499, yes</column>
<column name=" + getTotalCurrent_Loop">92, 92, 23, -, -, 4, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, -, -, -</column>
<column name="Expression">-, -, 0, 137</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">-, 27, 2550, 3442</column>
<column name="Memory">4, -, 0, 0</column>
<column name="Multiplexer">-, -, -, 672</column>
<column name="Register">0, -, 1016, 32</column>
<specialColumn name="Available">280, 220, 106400, 53200</specialColumn>
<specialColumn name="Utilization (%)">1, 12, 3, 8</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="GapJunctionIP_fadd_32ns_32ns_32_8_full_dsp_1_U212">GapJunctionIP_fadd_32ns_32ns_32_8_full_dsp_1, 0, 2, 296, 438</column>
<column name="grp_getTotalCurrent_fu_363">getTotalCurrent, 0, 25, 2254, 3004</column>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="F_temp_data_U">I_calc_F_temp_data, 2, 0, 0, 4, 32, 1, 128</column>
<column name="V_temp_data_U">I_calc_F_temp_data, 2, 0, 0, 4, 32, 1, 128</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="RowOfBlocks_V_fu_399_p2">+, 0, 0, 33, 26, 1</column>
<column name="block_fu_414_p2">+, 0, 0, 33, 26, 1</column>
<column name="row_fu_458_p2">+, 0, 0, 12, 3, 1</column>
<column name="F_acc_V_data_00_status">and, 0, 0, 2, 1, 1</column>
<column name="V_acc_V_data_00_status">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage1_11001">and, 0, 0, 2, 1, 1</column>
<column name="grp_getTotalCurrent_fu_363_output_r_TREADY">and, 0, 0, 2, 1, 1</column>
<column name="exitcond_i_i_fu_452_p2">icmp, 0, 0, 9, 3, 4</column>
<column name="tmp_35_i_i_fu_409_p2">icmp, 0, 0, 18, 27, 27</column>
<column name="tmp_i_i_fu_394_p2">icmp, 0, 0, 18, 27, 27</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state5_pp0_stage1_iter0">or, 0, 0, 2, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="F_acc_V_data_0_blk_n">9, 2, 1, 2</column>
<column name="F_acc_V_data_1_blk_n">9, 2, 1, 2</column>
<column name="F_acc_V_data_2_blk_n">9, 2, 1, 2</column>
<column name="F_acc_V_data_3_blk_n">9, 2, 1, 2</column>
<column name="F_temp_data_address0">33, 6, 2, 12</column>
<column name="F_temp_data_address1">27, 5, 2, 10</column>
<column name="F_temp_data_ce0">15, 3, 1, 3</column>
<column name="F_temp_data_d0">21, 4, 32, 128</column>
<column name="F_temp_data_d1">21, 4, 32, 128</column>
<column name="F_temp_data_i_i_load_1_reg_304">9, 2, 32, 64</column>
<column name="F_temp_data_i_i_load_2_reg_280">9, 2, 32, 64</column>
<column name="F_temp_data_i_i_load_3_reg_256">9, 2, 32, 64</column>
<column name="F_temp_data_i_i_load_reg_328">9, 2, 32, 64</column>
<column name="RowOfBlocks_V_2_reg_232">9, 2, 26, 52</column>
<column name="V_acc_V_data_0_blk_n">9, 2, 1, 2</column>
<column name="V_acc_V_data_1_blk_n">9, 2, 1, 2</column>
<column name="V_acc_V_data_2_blk_n">9, 2, 1, 2</column>
<column name="V_acc_V_data_3_blk_n">9, 2, 1, 2</column>
<column name="V_temp_data_address0">33, 6, 2, 12</column>
<column name="V_temp_data_address1">27, 5, 2, 10</column>
<column name="V_temp_data_ce0">15, 3, 1, 3</column>
<column name="V_temp_data_d0">21, 4, 32, 128</column>
<column name="V_temp_data_d1">21, 4, 32, 128</column>
<column name="V_temp_data_i_i_load_1_reg_292">9, 2, 32, 64</column>
<column name="V_temp_data_i_i_load_2_reg_268">9, 2, 32, 64</column>
<column name="V_temp_data_i_i_load_3_reg_244">9, 2, 32, 64</column>
<column name="V_temp_data_i_i_load_reg_316">9, 2, 32, 64</column>
<column name="ap_NS_fsm">62, 15, 1, 15</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter2">9, 2, 1, 2</column>
<column name="ap_phi_mux_F_temp_data_i_i_load_1_phi_fu_308_p4">9, 2, 32, 64</column>
<column name="ap_phi_mux_F_temp_data_i_i_load_2_phi_fu_284_p4">9, 2, 32, 64</column>
<column name="ap_phi_mux_F_temp_data_i_i_load_3_phi_fu_260_p4">9, 2, 32, 64</column>
<column name="ap_phi_mux_F_temp_data_i_i_load_phi_fu_332_p4">9, 2, 32, 64</column>
<column name="ap_phi_mux_V_temp_data_i_i_load_1_phi_fu_296_p4">9, 2, 32, 64</column>
<column name="ap_phi_mux_V_temp_data_i_i_load_2_phi_fu_272_p4">9, 2, 32, 64</column>
<column name="ap_phi_mux_V_temp_data_i_i_load_3_phi_fu_248_p4">9, 2, 32, 64</column>
<column name="ap_phi_mux_V_temp_data_i_i_load_phi_fu_320_p4">9, 2, 32, 64</column>
<column name="ap_phi_mux_i_op_assign_phi_fu_344_p4">9, 2, 26, 52</column>
<column name="grp_fu_378_p0">44, 9, 32, 288</column>
<column name="grp_fu_378_p1">44, 9, 32, 288</column>
<column name="i_op_assign_reg_340">9, 2, 26, 52</column>
<column name="simConfig_BLOCK_NUMBERS_V_blk_n">9, 2, 1, 2</column>
<column name="simConfig_rowsToSimulate_V_blk_n">9, 2, 1, 2</column>
<column name="val_assign_reg_351">9, 2, 3, 6</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="F_temp_data_i_i_load_1_reg_304">32, 0, 32, 0</column>
<column name="F_temp_data_i_i_load_2_reg_280">32, 0, 32, 0</column>
<column name="F_temp_data_i_i_load_3_reg_256">32, 0, 32, 0</column>
<column name="F_temp_data_i_i_load_reg_328">32, 0, 32, 0</column>
<column name="RowOfBlocks_V_2_reg_232">26, 0, 26, 0</column>
<column name="RowOfBlocks_V_reg_526">26, 0, 26, 0</column>
<column name="V_temp_data_i_i_load_1_reg_292">32, 0, 32, 0</column>
<column name="V_temp_data_i_i_load_2_reg_268">32, 0, 32, 0</column>
<column name="V_temp_data_i_i_load_3_reg_244">32, 0, 32, 0</column>
<column name="V_temp_data_i_i_load_reg_316">32, 0, 32, 0</column>
<column name="ap_CS_fsm">14, 0, 14, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="block_reg_535">26, 0, 26, 0</column>
<column name="grp_getTotalCurrent_fu_363_ap_start_reg">1, 0, 1, 0</column>
<column name="i_op_assign_reg_340">26, 0, 26, 0</column>
<column name="row_reg_631">3, 0, 3, 0</column>
<column name="simConfig_BLOCK_NUMB_reg_464">27, 0, 27, 0</column>
<column name="simConfig_rowsToSimu_reg_469">27, 0, 27, 0</column>
<column name="tmp_35_i_i_reg_531">1, 0, 1, 0</column>
<column name="tmp_53_1_i_i_reg_592">32, 0, 32, 0</column>
<column name="tmp_53_2_i_i_reg_604">32, 0, 32, 0</column>
<column name="tmp_53_3_i_i_reg_616">32, 0, 32, 0</column>
<column name="tmp_53_i_i_reg_580">32, 0, 32, 0</column>
<column name="tmp_54_1_i_i_reg_598">32, 0, 32, 0</column>
<column name="tmp_54_2_i_i_reg_610">32, 0, 32, 0</column>
<column name="tmp_54_3_i_i_reg_622">32, 0, 32, 0</column>
<column name="tmp_54_i_i_reg_586">32, 0, 32, 0</column>
<column name="tmp_data_0_9_reg_560">32, 0, 32, 0</column>
<column name="tmp_data_0_reg_540">32, 0, 32, 0</column>
<column name="tmp_data_1_9_reg_565">32, 0, 32, 0</column>
<column name="tmp_data_1_reg_545">32, 0, 32, 0</column>
<column name="tmp_data_2_9_reg_570">32, 0, 32, 0</column>
<column name="tmp_data_2_reg_550">32, 0, 32, 0</column>
<column name="tmp_data_3_9_reg_575">32, 0, 32, 0</column>
<column name="tmp_data_3_reg_555">32, 0, 32, 0</column>
<column name="val_assign_reg_351">3, 0, 3, 0</column>
<column name="tmp_35_i_i_reg_531">64, 32, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, I_calc, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, I_calc, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, I_calc, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, I_calc, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, I_calc, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, I_calc, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, I_calc, return value</column>
<column name="output_r_TDATA">out, 32, axis, I_V_data, pointer</column>
<column name="output_r_TVALID">out, 1, axis, I_V_tlast_V, pointer</column>
<column name="output_r_TREADY">in, 1, axis, I_V_tlast_V, pointer</column>
<column name="output_r_TLAST">out, 1, axis, I_V_tlast_V, pointer</column>
<column name="simConfig_rowsToSimulate_V_dout">in, 27, ap_fifo, simConfig_rowsToSimulate_V, pointer</column>
<column name="simConfig_rowsToSimulate_V_empty_n">in, 1, ap_fifo, simConfig_rowsToSimulate_V, pointer</column>
<column name="simConfig_rowsToSimulate_V_read">out, 1, ap_fifo, simConfig_rowsToSimulate_V, pointer</column>
<column name="simConfig_BLOCK_NUMBERS_V_dout">in, 27, ap_fifo, simConfig_BLOCK_NUMBERS_V, pointer</column>
<column name="simConfig_BLOCK_NUMBERS_V_empty_n">in, 1, ap_fifo, simConfig_BLOCK_NUMBERS_V, pointer</column>
<column name="simConfig_BLOCK_NUMBERS_V_read">out, 1, ap_fifo, simConfig_BLOCK_NUMBERS_V, pointer</column>
<column name="F_acc_V_data_0_dout">in, 32, ap_fifo, F_acc_V_data_0, pointer</column>
<column name="F_acc_V_data_0_empty_n">in, 1, ap_fifo, F_acc_V_data_0, pointer</column>
<column name="F_acc_V_data_0_read">out, 1, ap_fifo, F_acc_V_data_0, pointer</column>
<column name="F_acc_V_data_1_dout">in, 32, ap_fifo, F_acc_V_data_1, pointer</column>
<column name="F_acc_V_data_1_empty_n">in, 1, ap_fifo, F_acc_V_data_1, pointer</column>
<column name="F_acc_V_data_1_read">out, 1, ap_fifo, F_acc_V_data_1, pointer</column>
<column name="F_acc_V_data_2_dout">in, 32, ap_fifo, F_acc_V_data_2, pointer</column>
<column name="F_acc_V_data_2_empty_n">in, 1, ap_fifo, F_acc_V_data_2, pointer</column>
<column name="F_acc_V_data_2_read">out, 1, ap_fifo, F_acc_V_data_2, pointer</column>
<column name="F_acc_V_data_3_dout">in, 32, ap_fifo, F_acc_V_data_3, pointer</column>
<column name="F_acc_V_data_3_empty_n">in, 1, ap_fifo, F_acc_V_data_3, pointer</column>
<column name="F_acc_V_data_3_read">out, 1, ap_fifo, F_acc_V_data_3, pointer</column>
<column name="V_acc_V_data_0_dout">in, 32, ap_fifo, V_acc_V_data_0, pointer</column>
<column name="V_acc_V_data_0_empty_n">in, 1, ap_fifo, V_acc_V_data_0, pointer</column>
<column name="V_acc_V_data_0_read">out, 1, ap_fifo, V_acc_V_data_0, pointer</column>
<column name="V_acc_V_data_1_dout">in, 32, ap_fifo, V_acc_V_data_1, pointer</column>
<column name="V_acc_V_data_1_empty_n">in, 1, ap_fifo, V_acc_V_data_1, pointer</column>
<column name="V_acc_V_data_1_read">out, 1, ap_fifo, V_acc_V_data_1, pointer</column>
<column name="V_acc_V_data_2_dout">in, 32, ap_fifo, V_acc_V_data_2, pointer</column>
<column name="V_acc_V_data_2_empty_n">in, 1, ap_fifo, V_acc_V_data_2, pointer</column>
<column name="V_acc_V_data_2_read">out, 1, ap_fifo, V_acc_V_data_2, pointer</column>
<column name="V_acc_V_data_3_dout">in, 32, ap_fifo, V_acc_V_data_3, pointer</column>
<column name="V_acc_V_data_3_empty_n">in, 1, ap_fifo, V_acc_V_data_3, pointer</column>
<column name="V_acc_V_data_3_read">out, 1, ap_fifo, V_acc_V_data_3, pointer</column>
</table>
</item>
</section>
</profile>
