$date
	Sat Oct  7 18:16:49 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_pipo_register_8bit $end
$var wire 8 ! data_out [7:0] $end
$var reg 1 " clock $end
$var reg 8 # data_in [7:0] $end
$var reg 1 $ load $end
$scope module uut $end
$var wire 1 % clock $end
$var wire 8 & data_in [7:0] $end
$var wire 1 ' load $end
$var reg 8 ( data_out [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx (
0'
b0 &
0%
0$
b0 #
0"
bx !
$end
#5
1$
1'
#10
b10101010 #
b10101010 &
0$
0'
#15
1$
1'
#20
0$
0'
#25
1"
1%
#30
0"
0%
#35
1"
1%
#40
0"
0%
#45
1"
1%
#50
0"
0%
#55
1"
1%
#60
0"
0%
#65
1"
1%
#70
0"
0%
