library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;

entity flipflop is 
port (
	clk : in std_logic;
	reset : in std_logic;
	Din : in std_logic;
	Dout : out std_logic
	);
end entity;

Architecture RTL of flipflop is 
Begin
	t: process (clk, reset, Din)
	begin
	if reset = '1' then
		Dout <= '0';
	elsif clk = '1' and clk'event then
		Dout <= Din;
	end if;
	end process;
end architecture;