Get dataset from Giorggio --DONE

Create process chain model -- DONE

Implement component blocks in Verilog
- ADC comms -- DONE
- DAQ software -- DONE
- FFT (frequency resolutons) -- DONE
- Detection esimtation code
- Driver and DAQ hardware
- Build model

Test
- Sample rate, FFT length
- Model order 
- Sensitivity / Detection Threshold
- Electrical Characterisics
- Power Usage



