# Implement-Nexys4-With-MIPS-Pipeline-In-Verilog
![error](https://github.com/JusticeLeee/Implement-Nexys4-With-MIPS-Pipeline-In-Verilog/blob/master/png/MIPS_Architecture_(Pipelined).png)
```
透過verilog軟體模擬MIPS-5-Level-Pipeline-Structure
共分為instruction fetch、instruction decode、excution、memory acess、write back五個階段
在vivado燒錄Nexys4，以顯示最靠近兩個質數為Test code。
```
## 測試結果 (以145為例)
![error](https://github.com/JusticeLeee/Implement-Nexys4-With-MIPS-Pipeline-In-Verilog/blob/master/png/Test_Result.png)
Note:左邊是149，右邊是139
