v 20130925 2
C 40000 40000 0 0 0 title-B.sym
C 51000 43700 1 0 0 D_Latch.sym
{
T 52995 46400 5 10 1 0 0 0 1
device=LATCH
T 52995 46200 5 10 1 0 0 0 1
description=D_LATCH
T 52995 46000 5 10 1 0 0 0 1
refdes=D2
T 52995 45800 5 10 1 0 0 0 1
numslots=0
T 52995 45600 5 10 1 0 0 0 1
source=D_Latch.sch
}
N 49300 44500 50100 44500 4
N 50100 44500 50100 45100 4
N 51000 45100 50100 45100 4
N 49300 45100 49600 45100 4
N 49600 45100 49600 45500 4
N 49600 45500 50700 45500 4
N 50700 45500 50700 44500 4
N 50700 44500 51000 44500 4
N 54000 44500 54300 44500 4
N 46000 43500 54300 43500 4
N 46000 44500 46300 44500 4
N 54000 45100 55100 45100 4
N 54800 45100 54800 43000 4
N 45500 43000 54800 43000 4
N 54300 44500 54300 43500 4
N 45500 43000 45500 45100 4
N 45500 45100 46300 45100 4
{
T 44000 45100 5 10 0 0 0 0 1
refdes=D
}
N 46000 43500 46000 44500 4
C 49800 46800 1 0 0 7404-1.sym
{
T 50400 47700 5 10 0 0 0 0 1
device=7404
T 50100 47700 5 10 1 1 0 0 1
refdes=inv2
T 50400 50300 5 10 0 0 0 0 1
footprint=DIP14
T 50600 46800 5 10 1 1 0 0 1
source=CMOS_Inverter.sch
T 50700 46600 5 10 1 1 0 0 1
default_connect=auto
T 50100 47900 5 10 1 1 0 0 1
device=cmos_inv
}
N 44400 44300 44400 48300 4
N 44400 48300 52000 48300 4
N 47300 48300 47300 45900 4
N 52000 48300 52000 45900 4
C 44300 42700 1 0 0 gnd-1.sym
{
T 43900 42400 5 10 1 0 0 0 1
device=rail
T 44000 42000 5 10 1 0 0 0 1
refdes=rail1
}
C 46300 43700 1 0 0 D_Latch.sym
{
T 48295 46500 5 10 1 0 0 0 1
device=LATCH
T 48295 46300 5 10 1 0 0 0 1
description=D_LATCH
T 48295 46100 5 10 1 0 0 0 1
refdes=D1
T 48295 45900 5 10 1 0 0 0 1
numslots=0
T 48295 45700 5 10 1 0 0 0 1
source=D_Latch.sch
}
N 52800 45900 52800 47300 4
N 45700 47300 49800 47300 4
N 42200 47300 42200 45700 4
N 48100 45900 48100 47300 4
C 42100 42900 1 0 0 gnd-1.sym
{
T 42100 42600 5 10 1 0 0 0 1
device=rail
}
N 42200 44500 42200 43200 4
C 41100 48300 1 0 0 spice-directive-1.sym
{
T 41200 48600 5 10 0 1 0 0 1
device=directive
T 41200 48700 5 10 1 1 0 0 1
refdes=A1
T 41200 48400 5 10 1 1 0 0 1
file=./simulation.cmd
T 41200 48200 5 10 1 0 0 0 1
value=options TEMP=25
}
C 44200 44300 1 270 0 voltage-3.sym
{
T 44900 44100 5 8 0 0 270 0 1
device=VOLTAGE_SOURCE
T 44700 43700 5 10 1 1 0 0 1
refdes=VDD
T 44600 44200 5 10 1 0 0 0 1
value=vdd
}
N 44400 43000 44400 43400 4
N 50900 47300 52800 47300 4
N 46600 48300 46600 49400 4
C 46400 49400 1 0 0 vdd-1.sym
{
T 47000 50200 5 10 1 0 0 0 1
netname=Vdd:1
T 47000 50000 5 10 1 0 0 0 1
refdes=toprail
T 47000 49800 5 10 1 0 0 0 1
device=rail
}
C 47600 41700 1 0 0 gnd-1.sym
{
T 47200 41400 5 10 1 0 0 0 1
device=rail
}
C 52300 41800 1 0 0 gnd-1.sym
{
T 51900 41500 5 10 1 0 0 0 1
device=rail
}
N 52400 42100 52400 43700 4
N 47700 42000 47700 43700 4
C 54900 44800 1 0 0 spice-subcircuit-IO-1.sym
{
T 55800 45200 5 10 0 1 0 0 1
device=spice-IO
T 55300 44200 5 10 0 0 0 0 1
pintype=OUTPUT
T 55200 44600 5 10 1 0 0 0 1
refdes=q
}
C 41900 44500 1 0 0 vpulse-1.sym
{
T 42600 45150 5 10 1 1 0 0 1
refdes=VCLK
T 42600 45350 5 10 0 0 0 0 1
device=vpulse
T 42600 45550 5 10 0 0 0 0 1
footprint=none
T 42600 44550 5 10 1 0 0 0 1
iv=0
T 42600 45350 5 10 1 1 0 0 1
pv=vdd
T 42600 44350 5 10 1 0 0 0 1
width=.1u
T 42600 44950 5 10 1 0 0 0 1
period=.2u
T 42600 44150 5 10 1 0 0 0 1
fall=.5n
T 42600 44750 5 10 1 0 0 0 1
rise=.5n
}
C 44600 46800 1 0 0 7404-1.sym
{
T 45200 47700 5 10 0 0 0 0 1
device=7404
T 44900 47700 5 10 1 1 0 0 1
refdes=clockinverter
T 45200 50300 5 10 0 0 0 0 1
footprint=DIP14
T 45400 46900 5 10 1 1 0 0 1
source=CMOS_Inverter.sch
T 45500 46600 5 10 1 1 0 0 1
default_connect=auto
T 44900 47900 5 10 1 1 0 0 1
device=cmos_inv
T 45500 47500 5 10 1 1 0 0 1
refdes=inv1
}
N 44600 47300 42200 47300 4
C 47500 42300 1 0 0 spice-subcircuit-IO-1.sym
{
T 48400 42700 5 10 0 1 0 0 1
device=spice-IO
T 47900 41700 5 10 0 0 0 0 1
pintype=OUTPUT
T 47500 42300 5 10 1 1 0 0 1
refdes=zero
}
T 53900 40100 9 10 1 0 0 0 1
Cheng Fei Phung, Felix Salfelder
T 50100 40700 9 10 1 0 0 0 1
Frequency Divider
T 53900 40400 9 10 1 0 0 0 1
1.0
