
---------- Begin Simulation Statistics ----------
final_tick                               2500885234500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 198213                       # Simulator instruction rate (inst/s)
host_mem_usage                                4542704                       # Number of bytes of host memory used
host_op_rate                                   361128                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  6558.60                       # Real time elapsed on the host
host_tick_rate                              143303396                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1300000004                       # Number of instructions simulated
sim_ops                                    2368493427                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.939870                       # Number of seconds simulated
sim_ticks                                939869777750                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     15577213                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      31153877                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.committedInsts                   0                       # Number of instructions committed
system.switch_cpus.committedOps                     0                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses                   0                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.idle_fraction                    0                       # Percentage of idle cycles
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses                   0                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.not_idle_fraction                1                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                        0                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles                  0                       # Number of busy cycles
system.switch_cpus.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses              0                       # Number of float alu accesses
system.switch_cpus.num_fp_insts                     0                       # number of float instructions
system.switch_cpus.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus.num_func_calls                   0                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles                  0                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses             0                       # Number of integer alu accesses
system.switch_cpus.num_int_insts                    0                       # number of integer instructions
system.switch_cpus.num_int_register_reads            0                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes            0                       # number of times the integer registers were written
system.switch_cpus.num_load_insts                   0                       # Number of load instructions
system.switch_cpus.num_mem_refs                     0                       # number of memory refs
system.switch_cpus.num_store_insts                  0                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts                    0                       # number of vector instructions
system.switch_cpus.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass             0                       # Class of executed instruction
system.switch_cpus.op_class::IntAlu                 0                       # Class of executed instruction
system.switch_cpus.op_class::IntMult                0                       # Class of executed instruction
system.switch_cpus.op_class::IntDiv                 0                       # Class of executed instruction
system.switch_cpus.op_class::FloatAdd               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCmp               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCvt               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMult              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatDiv               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMisc              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAdd                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAlu                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCmp                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCvt                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMisc               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShift              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdDiv                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdPredAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::MemRead                0                       # Class of executed instruction
system.switch_cpus.op_class::MemWrite               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite            0                       # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0                       # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0                       # Class of executed instruction
system.switch_cpus.op_class::total                  0                       # Class of executed instruction
system.switch_cpus_1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.branchPred.BTBHitPct          nan                       # BTB Hit Percentage
system.switch_cpus_1.branchPred.BTBHits             0                       # Number of BTB hits
system.switch_cpus_1.branchPred.BTBLookups            0                       # Number of BTB lookups
system.switch_cpus_1.branchPred.RASInCorrect           16                       # Number of incorrect RAS predictions.
system.switch_cpus_1.branchPred.condIncorrect     17476578                       # Number of conditional branches incorrect
system.switch_cpus_1.branchPred.condPredicted    233276788                       # Number of conditional branches predicted
system.switch_cpus_1.branchPred.indirectHits     64755725                       # Number of indirect target hits.
system.switch_cpus_1.branchPred.indirectLookups    124459745                       # Number of indirect predictor lookups.
system.switch_cpus_1.branchPred.indirectMisses     59704020                       # Number of indirect misses.
system.switch_cpus_1.branchPred.lookups     250035357                       # Number of BP lookups
system.switch_cpus_1.branchPred.usedRAS       9998473                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.branchPredindirectMispredicted      8199633                       # Number of mispredicted indirect branches.
system.switch_cpus_1.cc_regfile_reads       507771622                       # number of cc regfile reads
system.switch_cpus_1.cc_regfile_writes      317532615                       # number of cc regfile writes
system.switch_cpus_1.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus_1.commit.branchMispredicts     17476585                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.branches         65048693                       # Number of branches committed
system.switch_cpus_1.commit.bw_lim_events     21090689                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.commitSquashedInsts    759521959                       # The number of squashed insts skipped by commit
system.switch_cpus_1.commit.committedInsts    250000001                       # Number of instructions committed
system.switch_cpus_1.commit.committedOps    438832218                       # Number of ops (including micro ops) committed
system.switch_cpus_1.commit.committed_per_cycle::samples   1757588816                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::mean     0.249679                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::stdev     1.115551                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::0   1628056572     92.63%     92.63% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::1     44719113      2.54%     95.17% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::2     12714316      0.72%     95.90% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::3     27615137      1.57%     97.47% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::4      7258942      0.41%     97.88% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::5      9681490      0.55%     98.43% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::6      5497567      0.31%     98.75% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::7       954990      0.05%     98.80% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::8     21090689      1.20%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::total   1757588816                       # Number of insts commited each cycle
system.switch_cpus_1.commit.fp_insts                0                       # Number of committed floating point instructions.
system.switch_cpus_1.commit.function_calls       388438                       # Number of function calls committed.
system.switch_cpus_1.commit.int_insts       437417766                       # Number of committed integer instructions.
system.switch_cpus_1.commit.loads            91658152                       # Number of loads committed
system.switch_cpus_1.commit.membars                 0                       # Number of memory barriers committed
system.switch_cpus_1.commit.op_class_0::No_OpClass       818557      0.19%      0.19% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntAlu    329029508     74.98%     75.16% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntMult        13175      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntDiv            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatAdd            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCmp            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCvt            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMult            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMultAcc            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatDiv            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMisc            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatSqrt            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAdd            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAddAcc            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAlu            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCmp            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCvt            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMisc            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMult            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMultAcc            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShift            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShiftAcc            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdDiv            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSqrt            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAdd            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAlu            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCmp            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCvt            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatDiv            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMisc            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMult            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAdd            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAlu            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceCmp            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAes            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAesMix            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash2            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash2            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma2            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma3            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdPredAlu            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemRead     91658152     20.89%     96.05% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemWrite     17312826      3.95%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::total    438832218                       # Class of committed instruction
system.switch_cpus_1.commit.refs            108970978                       # Number of memory references committed
system.switch_cpus_1.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.vec_insts               0                       # Number of committed Vector instructions.
system.switch_cpus_1.committedInsts         250000001                       # Number of Instructions Simulated
system.switch_cpus_1.committedOps           438832218                       # Number of Ops (including micro ops) Simulated
system.switch_cpus_1.cpi                     7.518958                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               7.518958                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.BlockedCycles   1586851095                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DecodedInsts   1437480125                       # Number of instructions handled by decode
system.switch_cpus_1.decode.IdleCycles       79219703                       # Number of cycles decode is idle
system.switch_cpus_1.decode.RunCycles       151074366                       # Number of cycles decode is running
system.switch_cpus_1.decode.SquashCycles     17522905                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.UnblockCycles     45071480                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.rdAccesses         176787062                       # TLB accesses on read requests
system.switch_cpus_1.dtb.rdMisses            20755015                       # TLB misses on read requests
system.switch_cpus_1.dtb.wrAccesses          35441697                       # TLB accesses on write requests
system.switch_cpus_1.dtb.wrMisses              319070                       # TLB misses on write requests
system.switch_cpus_1.fetch.Branches         250035357                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines       103190503                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles          1747848133                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes      2878514                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.Insts            984334484                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.MiscStallCycles            7                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus_1.fetch.PendingTrapStallCycles          143                       # Number of stall cycles due to pending traps
system.switch_cpus_1.fetch.SquashCycles      35045810                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.133016                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles    114368367                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches     74754198                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              0.523655                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples   1879739555                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     0.930100                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     2.411682                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0     1605611652     85.42%     85.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1       11316870      0.60%     86.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2       18061086      0.96%     86.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3       13357086      0.71%     87.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4       19925253      1.06%     88.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5       24640363      1.31%     90.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6        6918818      0.37%     90.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7       22847341      1.22%     91.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8      157061086      8.36%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total   1879739555                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.iew.branchMispredicts     24464441                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.exec_branches      115644999                       # Number of branches executed
system.switch_cpus_1.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus_1.iew.exec_rate           0.537836                       # Inst execution rate
system.switch_cpus_1.iew.exec_refs          288067906                       # number of memory reference insts executed
system.switch_cpus_1.iew.exec_stores         35441697                       # Number of stores executed
system.switch_cpus_1.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.iewBlockCycles     991967752                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts    225757465                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts      1537688                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts     59823713                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts   1197111241                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts    252626209                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts     35237510                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts   1010990759                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents      8511691                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents    115314648                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles     17522905                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles    129917506                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread0.cacheBlocked     11007653                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread0.forwLoads      4032543                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread0.ignoredResponses        43755                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.memOrderViolation        57122                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread0.squashedLoads    134099313                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread0.squashedStores     42510887                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents        57122                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect     21534077                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect      2930364                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.iew.wb_consumers       983167077                       # num instructions consuming a value
system.switch_cpus_1.iew.wb_count           899419127                       # cumulative count of insts written-back
system.switch_cpus_1.iew.wb_fanout           0.663501                       # average fanout of values written-back
system.switch_cpus_1.iew.wb_producers       652332612                       # num instructions producing a value
system.switch_cpus_1.iew.wb_rate             0.478481                       # insts written-back per cycle
system.switch_cpus_1.iew.wb_sent            906900201                       # cumulative count of insts sent to commit
system.switch_cpus_1.int_regfile_reads     1303359569                       # number of integer regfile reads
system.switch_cpus_1.int_regfile_writes     742998293                       # number of integer regfile writes
system.switch_cpus_1.ipc                     0.132997                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               0.132997                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.FU_type_0::No_OpClass      6987737      0.67%      0.67% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntAlu    741412390     70.87%     71.53% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntMult        22544      0.00%     71.54% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntDiv            0      0.00%     71.54% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatAdd            0      0.00%     71.54% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCmp            0      0.00%     71.54% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCvt            0      0.00%     71.54% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMult            0      0.00%     71.54% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMultAcc            0      0.00%     71.54% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatDiv            0      0.00%     71.54% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMisc            0      0.00%     71.54% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatSqrt            0      0.00%     71.54% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAdd            0      0.00%     71.54% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAddAcc            0      0.00%     71.54% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAlu            0      0.00%     71.54% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCmp            0      0.00%     71.54% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCvt            0      0.00%     71.54% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMisc            0      0.00%     71.54% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMult            0      0.00%     71.54% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMultAcc            0      0.00%     71.54% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShift            0      0.00%     71.54% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShiftAcc            0      0.00%     71.54% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdDiv            0      0.00%     71.54% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSqrt            0      0.00%     71.54% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAdd            0      0.00%     71.54% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAlu            0      0.00%     71.54% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCmp            0      0.00%     71.54% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCvt            0      0.00%     71.54% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatDiv            0      0.00%     71.54% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMisc            0      0.00%     71.54% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMult            0      0.00%     71.54% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.54% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     71.54% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAdd            0      0.00%     71.54% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAlu            0      0.00%     71.54% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceCmp            0      0.00%     71.54% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     71.54% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     71.54% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAes            0      0.00%     71.54% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAesMix            0      0.00%     71.54% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash            0      0.00%     71.54% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     71.54% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash            0      0.00%     71.54% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     71.54% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma2            0      0.00%     71.54% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma3            0      0.00%     71.54% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdPredAlu            0      0.00%     71.54% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemRead    259061263     24.76%     96.30% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemWrite     38744335      3.70%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::total   1046228269                       # Type of FU issued
system.switch_cpus_1.iq.fp_alu_accesses             0                       # Number of floating point alu accesses
system.switch_cpus_1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus_1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus_1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus_1.iq.fu_busy_cnt          28589584                       # FU busy when requested
system.switch_cpus_1.iq.fu_busy_rate         0.027326                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntAlu      11711467     40.96%     40.96% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntMult            0      0.00%     40.96% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntDiv             0      0.00%     40.96% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatAdd            0      0.00%     40.96% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCmp            0      0.00%     40.96% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCvt            0      0.00%     40.96% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMult            0      0.00%     40.96% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMultAcc            0      0.00%     40.96% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatDiv            0      0.00%     40.96% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMisc            0      0.00%     40.96% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatSqrt            0      0.00%     40.96% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAdd            0      0.00%     40.96% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAddAcc            0      0.00%     40.96% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAlu            0      0.00%     40.96% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCmp            0      0.00%     40.96% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCvt            0      0.00%     40.96% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMisc            0      0.00%     40.96% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMult            0      0.00%     40.96% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMultAcc            0      0.00%     40.96% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShift            0      0.00%     40.96% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShiftAcc            0      0.00%     40.96% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdDiv            0      0.00%     40.96% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSqrt            0      0.00%     40.96% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAdd            0      0.00%     40.96% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAlu            0      0.00%     40.96% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCmp            0      0.00%     40.96% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCvt            0      0.00%     40.96% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatDiv            0      0.00%     40.96% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMisc            0      0.00%     40.96% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMult            0      0.00%     40.96% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMultAcc            0      0.00%     40.96% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatSqrt            0      0.00%     40.96% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAdd            0      0.00%     40.96% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAlu            0      0.00%     40.96% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceCmp            0      0.00%     40.96% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     40.96% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     40.96% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAes            0      0.00%     40.96% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAesMix            0      0.00%     40.96% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash            0      0.00%     40.96% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash2            0      0.00%     40.96% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash            0      0.00%     40.96% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash2            0      0.00%     40.96% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma2            0      0.00%     40.96% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma3            0      0.00%     40.96% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdPredAlu            0      0.00%     40.96% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemRead     16111566     56.35%     97.32% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemWrite       766551      2.68%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.int_alu_accesses   1067830116                       # Number of integer alu accesses
system.switch_cpus_1.iq.int_inst_queue_reads   4018666918                       # Number of integer instruction queue reads
system.switch_cpus_1.iq.int_inst_queue_wakeup_accesses    899419127                       # Number of integer instruction queue wakeup accesses
system.switch_cpus_1.iq.int_inst_queue_writes   1955439391                       # Number of integer instruction queue writes
system.switch_cpus_1.iq.iqInstsAdded       1197111241                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued      1046228269                       # Number of instructions issued
system.switch_cpus_1.iq.iqSquashedInstsExamined    758279023                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued     17881241                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedOperandsExamined   1039213340                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.iq.issued_per_cycle::samples   1879739555                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::mean     0.556582                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::stdev     1.470354                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::0   1549015223     82.41%     82.41% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::1     95226048      5.07%     87.47% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::2     58596138      3.12%     90.59% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::3     47043885      2.50%     93.09% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::4     42577450      2.27%     95.36% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::5     33958319      1.81%     97.16% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::6     30199529      1.61%     98.77% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::7     13603983      0.72%     99.49% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::8      9518980      0.51%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::total   1879739555                       # Number of insts issued each cycle
system.switch_cpus_1.iq.rate                 0.556582                       # Inst issue rate
system.switch_cpus_1.iq.vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus_1.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus_1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus_1.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus_1.itb.rdAccesses                 0                       # TLB accesses on read requests
system.switch_cpus_1.itb.rdMisses                   0                       # TLB misses on read requests
system.switch_cpus_1.itb.wrAccesses         103190556                       # TLB accesses on write requests
system.switch_cpus_1.itb.wrMisses                  56                       # TLB misses on write requests
system.switch_cpus_1.memDep0.conflictingLoads     21538983                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores     22079949                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads    225757465                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores     59823713                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.misc_regfile_reads     569713783                       # number of misc regfile reads
system.switch_cpus_1.numCycles             1879739555                       # number of cpu cycles simulated
system.switch_cpus_1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus_1.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus_1.rename.BlockCycles    1364071370                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.CommittedMaps    531324784                       # Number of HB maps that are committed
system.switch_cpus_1.rename.IQFullEvents    104607526                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.IdleCycles       99682615                       # Number of cycles rename is idle
system.switch_cpus_1.rename.LQFullEvents    138042195                       # Number of times rename has blocked due to LQ full
system.switch_cpus_1.rename.ROBFullEvents     10270857                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RenameLookups   3462364544                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RenamedInsts   1341960762                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RenamedOperands   1580625724                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RunCycles       166487144                       # Number of cycles rename is running
system.switch_cpus_1.rename.SQFullEvents     12020205                       # Number of times rename has blocked due to SQ full
system.switch_cpus_1.rename.SquashCycles     17522905                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.UnblockCycles    231975516                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.UndoneMaps     1049300937                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.int_rename_lookups   1859744593                       # Number of integer rename lookups
system.switch_cpus_1.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus_1.rename.skidInsts       239257156                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus_1.rob.rob_reads         2934852304                       # The number of ROB reads
system.switch_cpus_1.rob.rob_writes        2520047036                       # The number of ROB writes
system.tol2bus.snoop_filter.hit_multi_requests           28                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     31213734                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        66107                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     57172173                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          66107                       # Total number of snoops made to the snoop filter.
system.tol3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.hit_single_requests     26355424                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_single_snoops       628686                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.tot_requests     48925054                       # Total number of requests made to the snoop filter.
system.tol3bus.snoop_filter.tot_snoops         628686                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp           15346306                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      3959976                       # Transaction distribution
system.membus.trans_dist::CleanEvict         11616978                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              236                       # Transaction distribution
system.membus.trans_dist::ReadExReq            230381                       # Transaction distribution
system.membus.trans_dist::ReadExResp           230381                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      15346306                       # Transaction distribution
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls.port     46730564                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total     46730564                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               46730564                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls.port   1250346432                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total   1250346432                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1250346432                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          15576923                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                15576923    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            15576923                       # Request fanout histogram
system.membus.reqLayer2.occupancy         51174708000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               5.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy        84876328250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              9.0                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 2500885234500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 2500885234500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 2500885234500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.power_state.pwrStateResidencyTicks::OFF 2500885234500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 2500885234500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 2500885234500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.power_state.numTransitions            1                       # Number of power state transitions
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF 2500885234500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          24980107                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     10326742                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean            3                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        20353389                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq         5255295                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp        5255294                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           978332                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          978332                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      24980107                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side            9                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     88385897                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              88385906                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side          384                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side   2060285568                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             2060285952                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         4721695                       # Total snoops (count)
system.tol2bus.snoopTraffic                 261965824                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         35935429                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001840                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.042860                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               35869294     99.82%     99.82% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  66135      0.18%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           35935429                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        34819615500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       41565301000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy              4500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 2500885234500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.switch_cpus_1.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus_1.data      3388781                       # number of demand (read+write) hits
system.l2.demand_hits::total                  3388782                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus_1.inst            1                       # number of overall hits
system.l2.overall_hits::.switch_cpus_1.data      3388781                       # number of overall hits
system.l2.overall_hits::total                 3388782                       # number of overall hits
system.l2.demand_misses::.switch_cpus_1.inst            2                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus_1.data     22569655                       # number of demand (read+write) misses
system.l2.demand_misses::total               22569657                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus_1.inst            2                       # number of overall misses
system.l2.overall_misses::.switch_cpus_1.data     22569655                       # number of overall misses
system.l2.overall_misses::total              22569657                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus_1.inst       189000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus_1.data 1996970579000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     1996970768000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.inst       189000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.data 1996970579000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    1996970768000                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus_1.inst            3                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus_1.data     25958436                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             25958439                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.inst            3                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.data     25958436                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            25958439                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus_1.inst     0.666667                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus_1.data     0.869454                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.869454                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus_1.inst     0.666667                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus_1.data     0.869454                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.869454                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus_1.inst        94500                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus_1.data 88480.332508                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 88480.333042                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.inst        94500                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.data 88480.332508                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 88480.333042                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             4093028                       # number of writebacks
system.l2.writebacks::total                   4093028                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus_1.inst            2                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus_1.data     22569655                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          22569657                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.inst            2                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.data     22569655                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         22569657                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus_1.inst       169000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus_1.data 1771274029000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 1771274198000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.inst       169000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.data 1771274029000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 1771274198000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus_1.inst     0.666667                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus_1.data     0.869454                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.869454                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.inst     0.666667                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.data     0.869454                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.869454                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.inst        84500                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.data 78480.332508                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 78480.333042                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.inst        84500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.data 78480.332508                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 78480.333042                       # average overall mshr miss latency
system.l2.replacements                        4093031                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      6233526                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          6233526                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      6233526                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      6233526                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks            3                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total                3                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks            3                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total            3                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks     18476733                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total      18476733                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.switch_cpus_1.data      1469661                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total              1469661                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.switch_cpus_1.data      3785634                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total            3785634                       # number of UpgradeReq misses
system.l2.UpgradeReq_accesses::.switch_cpus_1.data      5255295                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total          5255295                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.switch_cpus_1.data     0.720347                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.720347                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses::.switch_cpus_1.data      3785634                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total       3785634                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus_1.data  62508902500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total  62508902500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus_1.data     0.720347                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.720347                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus_1.data 16512.135748                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 16512.135748                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus_1.data       670756                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                670756                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus_1.data       307576                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              307576                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus_1.data  25369930500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   25369930500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus_1.data       978332                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            978332                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus_1.data     0.314388                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.314388                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus_1.data 82483.452870                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 82483.452870                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus_1.data       307576                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         307576                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus_1.data  22294170500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  22294170500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus_1.data     0.314388                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.314388                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus_1.data 72483.452870                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 72483.452870                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus_1.inst            1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.switch_cpus_1.data      2718025                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            2718026                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus_1.inst            2                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus_1.data     22262079                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total         22262081                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus_1.inst       189000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus_1.data 1971600648500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total 1971600837500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus_1.inst            3                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus_1.data     24980104                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       24980107                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus_1.inst     0.666667                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus_1.data     0.891192                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.891192                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus_1.inst        94500                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus_1.data 88563.186237                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 88563.186770                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus_1.inst            2                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus_1.data     22262079                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total     22262081                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.inst       169000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.data 1748979858500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total 1748980027500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.inst     0.666667                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.data     0.891192                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.891192                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.inst        84500                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.data 78563.186237                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 78563.186770                       # average ReadCleanReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 2500885234500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  4055.517530                       # Cycle average of tags in use
system.l2.tags.total_refs                    12345631                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   6237544                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.979246                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks    4055.517530                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.990117                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.990117                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           48                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          540                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         3360                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          148                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 463610697                       # Number of tag accesses
system.l2.tags.data_accesses                463610697                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 2500885234500                       # Cumulative time (in ticks) in various power states
system.l3.demand_hits::.switch_cpus_1.data      6992970                       # number of demand (read+write) hits
system.l3.demand_hits::total                  6992970                       # number of demand (read+write) hits
system.l3.overall_hits::.switch_cpus_1.data      6992970                       # number of overall hits
system.l3.overall_hits::total                 6992970                       # number of overall hits
system.l3.demand_misses::.switch_cpus_1.inst            2                       # number of demand (read+write) misses
system.l3.demand_misses::.switch_cpus_1.data     15576685                       # number of demand (read+write) misses
system.l3.demand_misses::total               15576687                       # number of demand (read+write) misses
system.l3.overall_misses::.switch_cpus_1.inst            2                       # number of overall misses
system.l3.overall_misses::.switch_cpus_1.data     15576685                       # number of overall misses
system.l3.overall_misses::total              15576687                       # number of overall misses
system.l3.demand_miss_latency::.switch_cpus_1.inst       157000                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::.switch_cpus_1.data 1547828490500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total     1547828647500                       # number of demand (read+write) miss cycles
system.l3.overall_miss_latency::.switch_cpus_1.inst       157000                       # number of overall miss cycles
system.l3.overall_miss_latency::.switch_cpus_1.data 1547828490500                       # number of overall miss cycles
system.l3.overall_miss_latency::total    1547828647500                       # number of overall miss cycles
system.l3.demand_accesses::.switch_cpus_1.inst            2                       # number of demand (read+write) accesses
system.l3.demand_accesses::.switch_cpus_1.data     22569655                       # number of demand (read+write) accesses
system.l3.demand_accesses::total             22569657                       # number of demand (read+write) accesses
system.l3.overall_accesses::.switch_cpus_1.inst            2                       # number of overall (read+write) accesses
system.l3.overall_accesses::.switch_cpus_1.data     22569655                       # number of overall (read+write) accesses
system.l3.overall_accesses::total            22569657                       # number of overall (read+write) accesses
system.l3.demand_miss_rate::.switch_cpus_1.inst            1                       # miss rate for demand accesses
system.l3.demand_miss_rate::.switch_cpus_1.data     0.690161                       # miss rate for demand accesses
system.l3.demand_miss_rate::total            0.690161                       # miss rate for demand accesses
system.l3.overall_miss_rate::.switch_cpus_1.inst            1                       # miss rate for overall accesses
system.l3.overall_miss_rate::.switch_cpus_1.data     0.690161                       # miss rate for overall accesses
system.l3.overall_miss_rate::total           0.690161                       # miss rate for overall accesses
system.l3.demand_avg_miss_latency::.switch_cpus_1.inst        78500                       # average overall miss latency
system.l3.demand_avg_miss_latency::.switch_cpus_1.data 99368.286031                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 99368.283352                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus_1.inst        78500                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus_1.data 99368.286031                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 99368.283352                       # average overall miss latency
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.writebacks::.writebacks             3959976                       # number of writebacks
system.l3.writebacks::total                   3959976                       # number of writebacks
system.l3.demand_mshr_misses::.switch_cpus_1.inst            2                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::.switch_cpus_1.data     15576685                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total          15576687                       # number of demand (read+write) MSHR misses
system.l3.overall_mshr_misses::.switch_cpus_1.inst            2                       # number of overall MSHR misses
system.l3.overall_mshr_misses::.switch_cpus_1.data     15576685                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total         15576687                       # number of overall MSHR misses
system.l3.demand_mshr_miss_latency::.switch_cpus_1.inst       133000                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::.switch_cpus_1.data 1360908270500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total 1360908403500                       # number of demand (read+write) MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus_1.inst       133000                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus_1.data 1360908270500                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total 1360908403500                       # number of overall MSHR miss cycles
system.l3.demand_mshr_miss_rate::.switch_cpus_1.inst            1                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::.switch_cpus_1.data     0.690161                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total       0.690161                       # mshr miss rate for demand accesses
system.l3.overall_mshr_miss_rate::.switch_cpus_1.inst            1                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::.switch_cpus_1.data     0.690161                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total      0.690161                       # mshr miss rate for overall accesses
system.l3.demand_avg_mshr_miss_latency::.switch_cpus_1.inst        66500                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::.switch_cpus_1.data 87368.286031                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 87368.283352                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus_1.inst        66500                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus_1.data 87368.286031                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 87368.283352                       # average overall mshr miss latency
system.l3.replacements                       16152025                       # number of replacements
system.l3.WritebackDirty_hits::.writebacks      4093028                       # number of WritebackDirty hits
system.l3.WritebackDirty_hits::total          4093028                       # number of WritebackDirty hits
system.l3.WritebackDirty_accesses::.writebacks      4093028                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_accesses::total      4093028                       # number of WritebackDirty accesses(hits+misses)
system.l3.CleanEvict_mshr_misses::.writebacks        53422                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_misses::total         53422                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l3.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l3.UpgradeReq_hits::.switch_cpus_1.data      3785397                       # number of UpgradeReq hits
system.l3.UpgradeReq_hits::total              3785397                       # number of UpgradeReq hits
system.l3.UpgradeReq_misses::.switch_cpus_1.data          236                       # number of UpgradeReq misses
system.l3.UpgradeReq_misses::total                236                       # number of UpgradeReq misses
system.l3.UpgradeReq_accesses::.switch_cpus_1.data      3785633                       # number of UpgradeReq accesses(hits+misses)
system.l3.UpgradeReq_accesses::total          3785633                       # number of UpgradeReq accesses(hits+misses)
system.l3.UpgradeReq_miss_rate::.switch_cpus_1.data     0.000062                       # miss rate for UpgradeReq accesses
system.l3.UpgradeReq_miss_rate::total        0.000062                       # miss rate for UpgradeReq accesses
system.l3.UpgradeReq_mshr_misses::.switch_cpus_1.data          236                       # number of UpgradeReq MSHR misses
system.l3.UpgradeReq_mshr_misses::total           236                       # number of UpgradeReq MSHR misses
system.l3.UpgradeReq_mshr_miss_latency::.switch_cpus_1.data      4438500                       # number of UpgradeReq MSHR miss cycles
system.l3.UpgradeReq_mshr_miss_latency::total      4438500                       # number of UpgradeReq MSHR miss cycles
system.l3.UpgradeReq_mshr_miss_rate::.switch_cpus_1.data     0.000062                       # mshr miss rate for UpgradeReq accesses
system.l3.UpgradeReq_mshr_miss_rate::total     0.000062                       # mshr miss rate for UpgradeReq accesses
system.l3.UpgradeReq_avg_mshr_miss_latency::.switch_cpus_1.data 18807.203390                       # average UpgradeReq mshr miss latency
system.l3.UpgradeReq_avg_mshr_miss_latency::total 18807.203390                       # average UpgradeReq mshr miss latency
system.l3.ReadExReq_hits::.switch_cpus_1.data        77195                       # number of ReadExReq hits
system.l3.ReadExReq_hits::total                 77195                       # number of ReadExReq hits
system.l3.ReadExReq_misses::.switch_cpus_1.data       230381                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total              230381                       # number of ReadExReq misses
system.l3.ReadExReq_miss_latency::.switch_cpus_1.data  19481733500                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total   19481733500                       # number of ReadExReq miss cycles
system.l3.ReadExReq_accesses::.switch_cpus_1.data       307576                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total            307576                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_miss_rate::.switch_cpus_1.data     0.749021                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total         0.749021                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_avg_miss_latency::.switch_cpus_1.data 84563.108503                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 84563.108503                       # average ReadExReq miss latency
system.l3.ReadExReq_mshr_misses::.switch_cpus_1.data       230381                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total         230381                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_miss_latency::.switch_cpus_1.data  16717161500                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total  16717161500                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_rate::.switch_cpus_1.data     0.749021                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total     0.749021                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_avg_mshr_miss_latency::.switch_cpus_1.data 72563.108503                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 72563.108503                       # average ReadExReq mshr miss latency
system.l3.ReadCleanReq_hits::.switch_cpus_1.data      6915775                       # number of ReadCleanReq hits
system.l3.ReadCleanReq_hits::total            6915775                       # number of ReadCleanReq hits
system.l3.ReadCleanReq_misses::.switch_cpus_1.inst            2                       # number of ReadCleanReq misses
system.l3.ReadCleanReq_misses::.switch_cpus_1.data     15346304                       # number of ReadCleanReq misses
system.l3.ReadCleanReq_misses::total         15346306                       # number of ReadCleanReq misses
system.l3.ReadCleanReq_miss_latency::.switch_cpus_1.inst       157000                       # number of ReadCleanReq miss cycles
system.l3.ReadCleanReq_miss_latency::.switch_cpus_1.data 1528346757000                       # number of ReadCleanReq miss cycles
system.l3.ReadCleanReq_miss_latency::total 1528346914000                       # number of ReadCleanReq miss cycles
system.l3.ReadCleanReq_accesses::.switch_cpus_1.inst            2                       # number of ReadCleanReq accesses(hits+misses)
system.l3.ReadCleanReq_accesses::.switch_cpus_1.data     22262079                       # number of ReadCleanReq accesses(hits+misses)
system.l3.ReadCleanReq_accesses::total       22262081                       # number of ReadCleanReq accesses(hits+misses)
system.l3.ReadCleanReq_miss_rate::.switch_cpus_1.inst            1                       # miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_miss_rate::.switch_cpus_1.data     0.689347                       # miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_miss_rate::total      0.689347                       # miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_avg_miss_latency::.switch_cpus_1.inst        78500                       # average ReadCleanReq miss latency
system.l3.ReadCleanReq_avg_miss_latency::.switch_cpus_1.data 99590.543560                       # average ReadCleanReq miss latency
system.l3.ReadCleanReq_avg_miss_latency::total 99590.540812                       # average ReadCleanReq miss latency
system.l3.ReadCleanReq_mshr_misses::.switch_cpus_1.inst            2                       # number of ReadCleanReq MSHR misses
system.l3.ReadCleanReq_mshr_misses::.switch_cpus_1.data     15346304                       # number of ReadCleanReq MSHR misses
system.l3.ReadCleanReq_mshr_misses::total     15346306                       # number of ReadCleanReq MSHR misses
system.l3.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.inst       133000                       # number of ReadCleanReq MSHR miss cycles
system.l3.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.data 1344191109000                       # number of ReadCleanReq MSHR miss cycles
system.l3.ReadCleanReq_mshr_miss_latency::total 1344191242000                       # number of ReadCleanReq MSHR miss cycles
system.l3.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.data     0.689347                       # mshr miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_mshr_miss_rate::total     0.689347                       # mshr miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.inst        66500                       # average ReadCleanReq mshr miss latency
system.l3.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.data 87590.543560                       # average ReadCleanReq mshr miss latency
system.l3.ReadCleanReq_avg_mshr_miss_latency::total 87590.540812                       # average ReadCleanReq mshr miss latency
system.l3.power_state.pwrStateResidencyTicks::UNDEFINED 2500885234500                       # Cumulative time (in ticks) in various power states
system.l3.tags.tagsinuse                        32768                       # Cycle average of tags in use
system.l3.tags.total_refs                    48964998                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                  16184793                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                      3.025371                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::.writebacks     530.242202                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus.data    43.499829                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus_1.inst     0.001099                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus_1.data 32194.256870                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::.writebacks      0.016182                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus.data     0.001328                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus_1.inst     0.000000                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus_1.data     0.982491                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::0          143                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::1         1465                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::2        13628                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::3        17529                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses                 798952889                       # Number of tag accesses
system.l3.tags.data_accesses                798952889                       # Number of data accesses
system.l3.tags.power_state.pwrStateResidencyTicks::UNDEFINED 2500885234500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.tol3bus.trans_dist::ReadResp          22262081                       # Transaction distribution
system.tol3bus.trans_dist::WritebackDirty      8053004                       # Transaction distribution
system.tol3bus.trans_dist::CleanEvict        30668785                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeReq         3785633                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeResp        3785633                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq           307576                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp          307576                       # Transaction distribution
system.tol3bus.trans_dist::ReadCleanReq      22262081                       # Transaction distribution
system.tol3bus.pkt_count_system.l2.mem_side::system.l3.cpu_side     75280344                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.l2.mem_side::system.l3.cpu_side   1706411840                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.snoops                        16152025                       # Total snoops (count)
system.tol3bus.snoopTraffic                 253438464                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples         42507315                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean            0.014790                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev           0.120712                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0               41878629     98.52%     98.52% # Request fanout histogram
system.tol3bus.snoop_fanout::1                 628686      1.48%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol3bus.snoop_fanout::total           42507315                       # Request fanout histogram
system.tol3bus.reqLayer0.occupancy        28555555000                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization              3.0                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy       35747302000                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             3.8                       # Layer utilization (%)
system.tol3bus.power_state.pwrStateResidencyTicks::UNDEFINED 2500885234500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus_1.inst          128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus_1.data    996907840                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          996907968                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus_1.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total           128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    253438464                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       253438464                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus_1.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus_1.data     15576685                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            15576687                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      3959976                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            3959976                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus_1.inst          136                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus_1.data   1060687197                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1060687333                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus_1.inst          136                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total              136                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      269652743                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            269652743                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      269652743                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.inst          136                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.data   1060687197                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1330340076                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   3959976.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.inst::samples         2.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.data::samples  15574039.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000483750250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       245771                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       245771                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            32744958                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            3722435                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    15576687                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    3959976                       # Number of write requests accepted
system.mem_ctrls.readBursts                  15576687                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  3959976                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   2646                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            976379                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            972087                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            969364                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            981254                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            983132                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            986037                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            973685                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            971075                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            971550                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            984961                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           973733                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           973379                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           966288                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           963766                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           968206                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           959145                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            251795                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            246727                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            251438                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            253765                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            244965                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            244524                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            245241                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            243919                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            243943                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            248465                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           246829                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           246657                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           249507                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           246746                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           250132                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           245299                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.98                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.78                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 423188286750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                77870205000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            715201555500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     27172.67                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                45922.67                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  5884648                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  366699                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 37.78                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                 9.26                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              15576687                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              3959976                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 6857435                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 5691791                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 2609505                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  415310                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   9897                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  12311                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 181295                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 236144                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 246042                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 248519                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 250106                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 250076                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 249577                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 249951                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 250686                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 251017                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 252229                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 254658                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 262106                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 256928                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 251662                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 246183                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    522                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     50                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples     13282634                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     94.120975                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    77.341497                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   115.288947                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127     10826352     81.51%     81.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      2015072     15.17%     96.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       144641      1.09%     97.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        50734      0.38%     98.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        42586      0.32%     98.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        34956      0.26%     98.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        29589      0.22%     98.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        25334      0.19%     99.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       113370      0.85%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total     13282634                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       245771                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      63.368050                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     53.627563                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     52.261087                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31          17489      7.12%      7.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63        167503     68.15%     75.27% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95         29281     11.91%     87.18% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127        13571      5.52%     92.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159         6412      2.61%     95.31% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191         3415      1.39%     96.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223         2340      0.95%     97.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255         1692      0.69%     98.34% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287         1145      0.47%     98.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319          871      0.35%     99.17% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-351          572      0.23%     99.40% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::352-383          425      0.17%     99.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-415          320      0.13%     99.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-447          220      0.09%     99.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-479          157      0.06%     99.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::480-511          114      0.05%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-543           94      0.04%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::544-575           45      0.02%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-607           35      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::608-639           20      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-671           16      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::672-703            7      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::704-735            6      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::736-767            5      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-799            7      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::800-831            6      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::832-863            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::864-895            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        245771                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       245771                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.112365                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.105352                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.497481                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           232398     94.56%     94.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             2409      0.98%     95.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             8229      3.35%     98.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             2264      0.92%     99.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              412      0.17%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               48      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                8      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        245771                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              996738624                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  169344                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               253436928                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               996907968                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            253438464                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1060.51                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       269.65                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1060.69                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    269.65                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        10.39                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     8.29                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.11                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  939890378000                       # Total gap between requests
system.mem_ctrls.avgGap                      48109.05                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus_1.inst          128                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus_1.data    996738496                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    253436928                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus_1.inst 136.189079625930                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus_1.data 1060507018.734170556068                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 269651109.121430635452                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.inst            2                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.data     15576685                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      3959976                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.inst        51250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.data 715201504250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 23156796084750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.inst     25625.00                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.data     45914.87                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   5847711.22                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    32.00                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          47434661400                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          25212097680                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         55413739920                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        10322957160                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     74191965120.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     396583459920                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      26944975680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       636103856880                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        676.799991                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  65913544750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  31384080000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 842572153000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          47403431040                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          25195498350                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         55784912820                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        10347992280                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     74191965120.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     397782505080                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      25935253440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       636641558130                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        677.372093                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  63318616250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  31384080000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 845167081500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 2500885234500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst   1298625094                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst     62035106                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus_1.inst    103190498                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       1463850698                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   1298625094                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst     62035106                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus_1.inst    103190498                       # number of overall hits
system.cpu.icache.overall_hits::total      1463850698                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         1085                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus_1.inst            5                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1090                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1085                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus_1.inst            5                       # number of overall misses
system.cpu.icache.overall_misses::total          1090                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus_1.inst       310000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total       310000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus_1.inst       310000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total       310000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   1298626179                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst     62035106                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus_1.inst    103190503                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   1463851788                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   1298626179                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst     62035106                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus_1.inst    103190503                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   1463851788                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000001                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus_1.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000001                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus_1.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus_1.inst        62000                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total   284.403670                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus_1.inst        62000                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total   284.403670                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          579                       # number of writebacks
system.cpu.icache.writebacks::total               579                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus_1.inst            2                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus_1.inst            2                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus_1.inst            3                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total            3                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus_1.inst            3                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total            3                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus_1.inst       204000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total       204000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus_1.inst       204000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total       204000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus_1.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus_1.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus_1.inst        68000                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total        68000                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus_1.inst        68000                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total        68000                       # average overall mshr miss latency
system.cpu.icache.replacements                    579                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   1298625094                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst     62035106                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus_1.inst    103190498                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      1463850698                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1085                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus_1.inst            5                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1090                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus_1.inst       310000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total       310000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   1298626179                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst     62035106                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus_1.inst    103190503                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   1463851788                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus_1.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus_1.inst        62000                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total   284.403670                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus_1.inst            2                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus_1.inst            3                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total            3                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus_1.inst       204000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total       204000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus_1.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.inst        68000                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total        68000                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 2500885234500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           508.442155                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1463851786                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1088                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          1345452.009191                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   507.590698                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus_1.inst     0.851457                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.991388                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus_1.inst     0.001663                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.993051                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          508                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          508                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.992188                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        5855408240                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       5855408240                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 2500885234500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 2500885234500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 2500885234500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 2500885234500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 2500885234500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 2500885234500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 2500885234500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    317873775                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     15594026                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus_1.data    108825710                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        442293511                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    317873775                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     15594026                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus_1.data    108825710                       # number of overall hits
system.cpu.dcache.overall_hits::total       442293511                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data     65295422                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      6138126                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus_1.data     71063763                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total      142497311                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data     65295422                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      6138126                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus_1.data     71063763                       # number of overall misses
system.cpu.dcache.overall_misses::total     142497311                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 413125078000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::.switch_cpus_1.data 5038675527501                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 5451800605501                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 413125078000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus_1.data 5038675527501                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 5451800605501                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    383169197                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     21732152                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus_1.data    179889473                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    584790822                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    383169197                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     21732152                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus_1.data    179889473                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    584790822                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.170409                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.282444                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus_1.data     0.395041                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.243672                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.170409                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.282444                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus_1.data     0.395041                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.243672                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 67304.756859                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus_1.data 70903.584539                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 38258.971817                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 67304.756859                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus_1.data 70903.584539                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 38258.971817                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs    450457196                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets      1345164                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs          11757009                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets           11596                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    38.313928                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   116.002415                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks     19925827                       # number of writebacks
system.cpu.dcache.writebacks::total          19925827                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus_1.data     39851581                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total     39851581                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus_1.data     39851581                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total     39851581                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      6138126                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::.switch_cpus_1.data     31212182                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total     37350308                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      6138126                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus_1.data     31212182                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total     37350308                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data 406986952000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus_1.data 2190342359501                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 2597329311501                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data 406986952000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus_1.data 2190342359501                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 2597329311501                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.282444                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus_1.data     0.173508                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.063870                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.282444                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus_1.data     0.173508                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.063870                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 66304.756859                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus_1.data 70175.880671                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 69539.702631                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 66304.756859                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus_1.data 70175.880671                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 69539.702631                       # average overall mshr miss latency
system.cpu.dcache.replacements               85902280                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    231979945                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     13404161                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus_1.data     97746511                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       343130617                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data     52843192                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      4897972                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus_1.data     64830136                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total     122571300                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 382073113500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus_1.data 4881901998000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 5263975111500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    284823137                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     18302133                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus_1.data    162576647                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    465701917                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.185530                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.267618                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus_1.data     0.398767                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.263197                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 78006.389890                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus_1.data 75302.973265                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 42946.228942                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus_1.data     39847492                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total     39847492                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data      4897972                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus_1.data     24982644                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total     29880616                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data 377175141500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus_1.data 2039834903500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 2417010045000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.267618                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus_1.data     0.153667                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.064163                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 77006.389890                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.data 81650.080892                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 80888.896166                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     85893830                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      2189865                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus_1.data     11079199                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       99162894                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data     12452230                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data      1240154                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus_1.data      6233627                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total     19926011                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data  31051964500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus_1.data 156773529501                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 187825494001                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     98346060                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      3430019                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus_1.data     17312826                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    119088905                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.126616                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.361559                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus_1.data     0.360058                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.167320                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 25038.797198                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus_1.data 25149.648752                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total  9426.146257                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus_1.data         4089                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         4089                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data      1240154                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus_1.data      6229538                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      7469692                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data  29811810500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus_1.data 150507456001                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 180319266501                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.361559                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus_1.data     0.359822                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.062724                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 24038.797198                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus_1.data 24160.291823                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 24140.120704                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 2500885234500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.997040                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           546914672                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          85902792                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              6.366669                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   219.114191                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   100.467705                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus_1.data   192.415144                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.427957                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.196226                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus_1.data     0.375811                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999994                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          150                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          352                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            8                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        2425066080                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       2425066080                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 2500885234500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               2                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON 1070247845500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF 1430637389000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
