Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Wed May 23 14:47:43 2018
| Host         : COJTHW109 running 64-bit Service Pack 1  (build 7601)
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    82 |
| Unused register locations in slices containing registers |   235 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             206 |           80 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             265 |          103 |
| Yes          | No                    | No                     |             429 |           96 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             353 |          109 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+---------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                    Clock Signal                   |                                                                         Enable Signal                                                                         |                                                             Set/Reset Signal                                                             | Slice Load Count | Bel Load Count |
+---------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  design_1_i/processing_system7_0/inst/FCLK_CLK0   | design_1_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/p_3_in                                                                                                          | design_1_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0   | design_1_i/axi_iic_0/U0/X_IIC/WRITE_FIFO_CTRL_I/CI                                                                                                            |                                                                                                                                          |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0   | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                               |                                                                                                                                          |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1   | design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/state_count[4]_i_2_n_0                                                                           | design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/state_count[4]_i_1_n_0                                                      |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0   | design_1_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/Rc_Data_Exists                                                                                                      | design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                         |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0   | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                          | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                           |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0   | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[3][0]                   | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[7] |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0   |                                                                                                                                                               | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                        |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0   | design_1_i/axi_iic_0/U0/X_IIC/WRITE_FIFO_CTRL_I/Addr_Counters[0].FDRE_I_0                                                                                     | design_1_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0   |                                                                                                                                                               | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_valid_i_reg_0                |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0   |                                                                                                                                                               | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/s_ready_i_reg_0                |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0   | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                  | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[7] |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0   |                                                                                                                                                               | design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                   |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0   | design_1_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/FSM_sequential_scl_state[3]_i_2_n_0                                                                               | design_1_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/SR[0]                                                                                      |                3 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0   | design_1_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/BITCNT/q_int[0]_i_1__1_n_0                                                                                        | design_1_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/SR[0]                                                                                      |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0   | design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[8]                                                    | design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                         |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0   | design_1_i/axi_iic_0/U0/X_IIC/WRITE_FIFO_I/Tx_data_exists                                                                                                     | design_1_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0   | design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[11]                                                   | design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                         |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0   |                                                                                                                                                               | design_1_i/rst_ps7_0_125M/U0/EXT_LPF/lpf_int                                                                                             |                4 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0   | design_1_i/rst_ps7_0_125M/U0/SEQ/seq_cnt_en                                                                                                                   | design_1_i/rst_ps7_0_125M/U0/SEQ/SEQ_COUNTER/clear                                                                                       |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0   |                                                                                                                                                               | design_1_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                |                4 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0   |                                                                                                                                                               | design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/AXI_Bus2IP_Reset                                                              |                1 |              6 |
|  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/CLK |                                                                                                                                                               | design_1_i/patgen_0/inst/DRST                                                                                                            |                3 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1   | design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/DADDR[6]_i_2_n_0                                                                                 | design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/DADDR[6]_i_1_n_0                                                            |                1 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0   | design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[9]                                                    | design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                         |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0   | design_1_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/BITCNT/E[0]                                                                                                       | design_1_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/state0                                                                                       |                4 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0   | design_1_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/CI                                                                                                                  |                                                                                                                                          |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0   | design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                               | design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                         |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0   |                                                                                                                                                               | design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                     |                5 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0   | design_1_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/i2c_header_en                                                                                                     | design_1_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/SR[0]                                                                                      |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0   | design_1_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/I2CDATA_REG/data_int[7]_i_1_n_0                                                                                   | design_1_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/SR[0]                                                                                      |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0   | design_1_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/data_i2c_i0                                                                                                       | design_1_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/SR[0]                                                                                      |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0   | design_1_i/axi_iic_0/U0/X_IIC/WRITE_FIFO_I/CI                                                                                                                 |                                                                                                                                          |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0   | design_1_i/axi_iic_0/U0/X_IIC/DYN_MASTER_I/rdByteCntr[0]_i_1_n_0                                                                                              | design_1_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0   | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                        | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]               |                2 |              8 |
|  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/CLK |                                                                                                                                                               |                                                                                                                                          |                5 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0   | design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                     | design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                     |                3 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0   | design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[2]                                                    | design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                         |                3 |             11 |
|  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/CLK | design_1_i/patgen_0/inst/syncgen/DSP_preDE1                                                                                                                   | design_1_i/patgen_0/inst/syncgen/HCNT[10]_i_1_n_0                                                                                        |                4 |             11 |
|  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/CLK | design_1_i/patgen_0/inst/syncgen/HCNT0                                                                                                                        | design_1_i/patgen_0/inst/syncgen/VCNT[10]_i_1_n_0                                                                                        |                3 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0   | design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[6]                                                    | design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                         |                3 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0   | design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[4]                                                    | design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                         |                3 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0   | design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[3]                                                    | design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                         |                4 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0   | design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[7]                                                    | design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                         |                4 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0   | design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[5]                                                    | design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                         |                3 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0   | design_1_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int[0]_i_1_n_0                                                                                           | design_1_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/SR[0]                                                                                      |                5 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0   | design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[1]                                                    | design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                         |                3 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0   | design_1_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/SETUP_CNT/q_int[0]_i_1__0_n_0                                                                                     | design_1_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/SR[0]                                                                                      |                2 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0   | design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[0]                                                    | design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                         |                4 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0   |                                                                                                                                                               | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                   |                5 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0   | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_boundary_axaddr_r_reg[0][0]      |                                                                                                                                          |                6 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0   | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                          |                                                                                                                                          |                4 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0   | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[11]                   |                                                                                                                                          |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0   | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                  |                                                                                                                                          |                4 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0   | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[0]_i_1_n_0 |                                                                                                                                          |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1   | design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/rom_addr[5]_i_2_n_0                                                                              | design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/rom_addr[5]_i_1_n_0                                                         |                4 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0   | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                            |                                                                                                                                          |                4 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0   | design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i                                                                | design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                     |                5 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0   | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/skid_buffer_reg[0]_0                                 |                                                                                                                                          |                2 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0   | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/p_1_in                                               |                                                                                                                                          |                2 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0   | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                         |                                                                                                                                          |                5 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1   | design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/DI[15]_i_2_n_0                                                                                   | design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/DI[15]_i_1_n_0                                                              |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0   | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                |                                                                                                                                          |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1   |                                                                                                                                                               | design_1_i/dispsub_0/inst/dclkgen/CRST                                                                                                   |                9 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0   |                                                                                                                                                               | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                           |                7 |             19 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0   | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[3][0]                   |                                                                                                                                          |                8 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0   | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                  |                                                                                                                                          |                9 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0   | design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                       | design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                     |                8 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0   | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                   | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                   |                8 |             25 |
|  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/CLK |                                                                                                                                                               | design_1_i/dispsub_0/inst/DRST                                                                                                           |               13 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0   | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                               |                                                                                                                                          |                9 |             34 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1   |                                                                                                                                                               |                                                                                                                                          |               22 |             39 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0   |                                                                                                                                                               | design_1_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/SR[0]                                                                                      |               17 |             40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0   |                                                                                                                                                               | design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                         |               14 |             42 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0   | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/p_1_in                                               |                                                                                                                                          |                7 |             47 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0   | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/skid_buffer_reg[0]_0                                 |                                                                                                                                          |                8 |             47 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0   | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/s_axi_arready                                       |                                                                                                                                          |                8 |             48 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0   | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/s_axi_awready                                       |                                                                                                                                          |                8 |             48 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0   | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_1[0]               |                                                                                                                                          |               10 |             48 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0   | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0][0]                 |                                                                                                                                          |                9 |             48 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0   |                                                                                                                                                               | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                     |               15 |             57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0   |                                                                                                                                                               |                                                                                                                                          |               55 |            160 |
+---------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     1 |
| 2      |                     2 |
| 4      |                    14 |
| 5      |                     2 |
| 6      |                     3 |
| 7      |                     4 |
| 8      |                     9 |
| 9      |                     1 |
| 10     |                     1 |
| 11     |                    13 |
| 12     |                     6 |
| 13     |                     2 |
| 14     |                     2 |
| 15     |                     1 |
| 16+    |                    21 |
+--------+-----------------------+


