<!DOCTYPE html>
<html lang="zh-cn" itemscope itemtype="http://schema.org/WebPage">
<head>
  <meta charset="utf-8">
  <meta http-equiv="X-UA-Compatible" content="IE=edge">
  <title>Emacs verilog-mode 的使用 - Wenhui&#39;s Rotten Pen</title>
  

<meta name="renderer" content="webkit" />
<meta name="viewport" content="width=device-width, initial-scale=1, maximum-scale=1"/>

<meta name="MobileOptimized" content="width"/>
<meta name="HandheldFriendly" content="true"/>


<meta name="applicable-device" content="pc,mobile">

<meta name="theme-color" content="#f8f5ec" />
<meta name="msapplication-navbutton-color" content="#f8f5ec">
<meta name="apple-mobile-web-app-capable" content="yes">
<meta name="apple-mobile-web-app-status-bar-style" content="#f8f5ec">

<meta name="mobile-web-app-capable" content="yes">

<meta name="author" content="文辉" />
  <meta name="description" content="本文 主要介绍使用emacs verilog-mode 编辑verilog的神奇操作。 版本 说明 0.1 初版发布 0.2 添加快捷键插入内容 背景 主机： Thinkpad S2 系统： Deepin GNU/Linux 15.11 内核： Debian 6.3.0-18&#43;deb9u1 emac" />

  <meta name="keywords" content="Hugo, linux, emacs, CPU" />






<meta name="generator" content="Hugo 0.58.3" />


<link rel="canonical" href="https://wenhui.space/post/about_emacs/verilog_mode_useguide/" />





<link rel="icon" href="/favicon.ico" />











<link rel="stylesheet" href="/sass/jane.min.0995afa14b62cd93e93cfc066b646c4c17a3eddca0e9d52a1d9dcf5d90aaacd3.css" integrity="sha256-CZWvoUtizZPpPPwGa2RsTBej7dyg6dUqHZ3PXZCqrNM=" media="screen" crossorigin="anonymous">





<meta property="og:title" content="Emacs verilog-mode 的使用" />
<meta property="og:description" content="本文 主要介绍使用emacs verilog-mode 编辑verilog的神奇操作。 版本 说明 0.1 初版发布 0.2 添加快捷键插入内容 背景 主机： Thinkpad S2 系统： Deepin GNU/Linux 15.11 内核： Debian 6.3.0-18&#43;deb9u1 emac" />
<meta property="og:type" content="article" />
<meta property="og:url" content="https://wenhui.space/post/about_emacs/verilog_mode_useguide/" />
<meta property="article:published_time" content="2020-01-01T16:42:00+08:00" />
<meta property="article:modified_time" content="2020-01-10T15:56:00+08:00" />
<meta itemprop="name" content="Emacs verilog-mode 的使用">
<meta itemprop="description" content="本文 主要介绍使用emacs verilog-mode 编辑verilog的神奇操作。 版本 说明 0.1 初版发布 0.2 添加快捷键插入内容 背景 主机： Thinkpad S2 系统： Deepin GNU/Linux 15.11 内核： Debian 6.3.0-18&#43;deb9u1 emac">


<meta itemprop="datePublished" content="2020-01-01T16:42:00&#43;08:00" />
<meta itemprop="dateModified" content="2020-01-10T15:56:00&#43;08:00" />
<meta itemprop="wordCount" content="7056">



<meta itemprop="keywords" content="emacs,verilog," />
<meta name="twitter:card" content="summary"/>
<meta name="twitter:title" content="Emacs verilog-mode 的使用"/>
<meta name="twitter:description" content="本文 主要介绍使用emacs verilog-mode 编辑verilog的神奇操作。 版本 说明 0.1 初版发布 0.2 添加快捷键插入内容 背景 主机： Thinkpad S2 系统： Deepin GNU/Linux 15.11 内核： Debian 6.3.0-18&#43;deb9u1 emac"/>

<!--[if lte IE 9]>
  <script src="https://cdnjs.cloudflare.com/ajax/libs/classlist/1.1.20170427/classList.min.js"></script>
<![endif]-->

<!--[if lt IE 9]>
  <script src="https://cdn.jsdelivr.net/npm/html5shiv@3.7.3/dist/html5shiv.min.js"></script>
  <script src="https://cdn.jsdelivr.net/npm/respond.js@1.4.2/dest/respond.min.js"></script>
<![endif]-->




</head>
<body>
  <div id="mobile-navbar" class="mobile-navbar">
  <div class="mobile-header-logo">
    <a href="/" class="logo">文辉的烂笔头</a>
  </div>
  <div class="mobile-navbar-icon">
    <span></span>
    <span></span>
    <span></span>
  </div>
</div>
<nav id="mobile-menu" class="mobile-menu slideout-menu">
  <ul class="mobile-menu-list">
    <li class="mobile-menu-item">
        
          
          
            <a class="menu-item-link" href="https://wenhui.space/">主页</a>
          
        
      </li><li class="mobile-menu-item">
        
          
          
            <a class="menu-item-link" href="https://wenhui.space/post/">归档</a>
          
        
      </li><li class="mobile-menu-item">
        
          
          
            <a class="menu-item-link" href="https://wenhui.space/categories/">分类</a>
          
        
      </li><li class="mobile-menu-item">
        
          
          
            <a class="menu-item-link" href="https://wenhui.space/tags/">标签</a>
          
        
      </li><li class="mobile-menu-item">
        
          
          
            <a class="menu-item-link" href="https://wenhui.space/about/">关于</a>
          
        
      </li><li class="mobile-menu-item">
        
          
          
            <a class="menu-item-link" href="https://wenhui.space/links/">友链</a>
          
        
      </li><li class="mobile-menu-item">
        
          
          
            <a class="menu-item-link" href="https://wenhui.space/index.xml">订阅</a>
          
        
      </li>
    

    
  </ul>
</nav>


  
    






  <link rel="stylesheet" href="https://cdnjs.cloudflare.com/ajax/libs/photoswipe/4.1.3/photoswipe.min.css" integrity="sha256-LWdHSKWG7zv3DTpee8YAgoTfkj3gNkfauF624h4P2Nw=" crossorigin="anonymous" />
  <link rel="stylesheet" href="https://cdnjs.cloudflare.com/ajax/libs/photoswipe/4.1.3/default-skin/default-skin.min.css" integrity="sha256-Q9bBMw/rHRRag46GDWY84J3elDNc8JJjKXL9tIC4oe8=" crossorigin="anonymous" />




<div class="pswp" tabindex="-1" role="dialog" aria-hidden="true">

<div class="pswp__bg"></div>

<div class="pswp__scroll-wrap">
    
    <div class="pswp__container">
      <div class="pswp__item"></div>
      <div class="pswp__item"></div>
      <div class="pswp__item"></div>
    </div>
    
    <div class="pswp__ui pswp__ui--hidden">
    <div class="pswp__top-bar">
      
      <div class="pswp__counter"></div>
      <button class="pswp__button pswp__button--close" title="Close (Esc)"></button>
      <button class="pswp__button pswp__button--share" title="Share"></button>
      <button class="pswp__button pswp__button--fs" title="Toggle fullscreen"></button>
      <button class="pswp__button pswp__button--zoom" title="Zoom in/out"></button>
      
      
      <div class="pswp__preloader">
        <div class="pswp__preloader__icn">
          <div class="pswp__preloader__cut">
            <div class="pswp__preloader__donut"></div>
          </div>
        </div>
      </div>
    </div>
    <div class="pswp__share-modal pswp__share-modal--hidden pswp__single-tap">
      <div class="pswp__share-tooltip"></div>
    </div>
    <button class="pswp__button pswp__button--arrow--left" title="Previous (arrow left)">
    </button>
    <button class="pswp__button pswp__button--arrow--right" title="Next (arrow right)">
    </button>
    <div class="pswp__caption">
      <div class="pswp__caption__center"></div>
    </div>
    </div>
    </div>
</div>

  

  

  

  <header id="header" class="header container">
    <div class="logo-wrapper">
  <a href="/" class="logo">
    
      文辉的烂笔头
    
  </a>
</div>

<nav class="site-navbar">
  <ul id="menu" class="menu">
    
    
        <li class="menu-item">
        
          
          
            <a class="menu-item-link" href="https://wenhui.space/">主页</a>
          

        

      </li>
    
        <li class="menu-item">
        
          
          
            <a class="menu-item-link" href="https://wenhui.space/post/">归档</a>
          

        

      </li>
    
        <li class="menu-item">
        
          
          
            <a class="menu-item-link" href="https://wenhui.space/categories/">分类</a>
          

        

      </li>
    
        <li class="menu-item">
        
          
          
            <a class="menu-item-link" href="https://wenhui.space/tags/">标签</a>
          

        

      </li>
    
        <li class="menu-item">
        
          
          
            <a class="menu-item-link" href="https://wenhui.space/about/">关于</a>
          

        

      </li>
    
        <li class="menu-item">
        
          
          
            <a class="menu-item-link" href="https://wenhui.space/links/">友链</a>
          

        

      </li>
    
        <li class="menu-item">
        
          
          
            <a class="menu-item-link" href="https://wenhui.space/index.xml">订阅</a>
          

        

      </li>
    

    
    

    
  </ul>
</nav>

  </header>

  <div id="mobile-panel">
    <main id="main" class="main bg-llight">
      <div class="content-wrapper">
        <div id="content" class="content container">
          <article class="post bg-white">
    
    <header class="post-header">
      <h1 class="post-title">Emacs verilog-mode 的使用</h1>
      
      <div class="post-meta">
        <time datetime="2020-01-01" class="post-time">
          2020-01-01
        </time>
        <div class="post-category">
            <a href="https://wenhui.space/categories/%E5%85%B3%E4%BA%8Eemacs/"> 关于emacs </a>
            
          </div>
        <span class="more-meta"> 约 7056 字 </span>
          <span class="more-meta"> 预计阅读 15 分钟 </span>

        
        

        
        
      </div>
    </header>

    
    
<div class="post-toc" id="post-toc">
  <h2 class="post-toc-title">文章目录</h2>
  <div class="post-toc-content">
    <nav id="TableOfContents">
<ul>
<li>
<ul>
<li><a href="#本文">本文</a></li>
<li><a href="#背景">背景</a></li>
<li><a href="#参考">参考</a></li>
<li><a href="#什么是verilog-mode">什么是verilog mode</a></li>
<li><a href="#为什么使用verilog-mode">为什么使用verilog-mode</a></li>
<li><a href="#auto机制的使用">AUTO机制的使用</a>
<ul>
<li><a href="#使用-autosense-自动生成敏感表">使用 AUTOSENSE 自动生成敏感表</a></li>
<li><a href="#使用autoarg自动生成模块参数表">使用AUTOARG自动生成模块参数表</a></li>
<li><a href="#使用autoinst自动实例化">使用AUTOINST自动实例化</a></li>
<li><a href="#使用auto-template创建模板">使用AUTO_TEMPLATE创建模板</a></li>
<li><a href="#在模板中使用lisp">在模板中使用Lisp</a></li>
<li><a href="#autoinstparam的使用">AUTOINSTPARAM的使用</a></li>
<li><a href="#verilog-mode中如何使用正则表达式">verilog-mode中如何使用正则表达式</a></li>
<li><a href="#autowire-的使用">AUTOWIRE 的使用</a></li>
<li><a href="#autoreg的使用">AUTOREG的使用</a></li>
<li><a href="#autoinput-autooutput的使用">AUTOINPUT、AUTOOUTPUT的使用</a></li>
<li><a href="#autoreset的使用">AUTORESET的使用</a></li>
<li><a href="#autoreginput的使用">AUTOREGINPUT的使用</a></li>
</ul></li>
<li><a href="#其他使用技巧">其他使用技巧</a>
<ul>
<li><a href="#多目录问题-如果文件在同一目录-可忽略">多目录问题（如果文件在同一目录，可忽略）</a></li>
<li><a href="#define问题-如果auto相关内容不涉及define-可忽略">define问题（如果AUTO相关内容不涉及define，可忽略）</a></li>
<li><a href="#include-file问题-如果auto相关内容不涉及include-可忽略">include file问题（如果AUTO相关内容不涉及include，可忽略）</a></li>
<li><a href="#verilog-mode-的auto使用方法">verilog-mode 的AUTO使用方法</a></li>
</ul></li>
<li><a href="#emacs的配置-关于verilog-mode">emacs的配置（关于verilog-mode）</a></li>
<li><a href="#忘了c-c-c-a怎么办">忘了C-c C-a怎么办</a></li>
<li><a href="#快捷键插入内容">快捷键插入内容</a></li>
</ul></li>
</ul>
</nav>
  </div>
</div>

    
    <div class="post-content">
      

<h2 id="本文">本文</h2>

<p>主要介绍使用emacs verilog-mode 编辑verilog的神奇操作。</p>

<table>
<thead>
<tr>
<th>版本</th>
<th>说明</th>
</tr>
</thead>

<tbody>
<tr>
<td>0.1</td>
<td>初版发布</td>
</tr>

<tr>
<td>0.2</td>
<td>添加快捷键插入内容</td>
</tr>
</tbody>
</table>

<h2 id="背景">背景</h2>

<ul>
<li>主机： Thinkpad S2</li>
<li>系统： Deepin GNU/Linux 15.11</li>
<li>内核： Debian 6.3.0-18+deb9u1</li>
<li>emacs版本：Linux GNU Emacs 26.3</li>
</ul>

<h2 id="参考">参考</h2>

<ul>
<li><a href="https://www.veripool.org/projects/verilog-mode/wiki/verilog-mode%5Fveritedium.html">verilog-mode</a></li>
</ul>

<h2 id="什么是verilog-mode">什么是verilog mode</h2>

<p>verilog-mode是Emacs的一种编辑模式，主要面对verilog的开发环境，拥有很方便的自动缩进机制和AUTO机制。AUTO机制是Emacs verilog-mode中一些自动化实现的脚本功能，比如自动填充模块参数列表、自动完成模块例化、自动声明连线等等。</p>

<h2 id="为什么使用verilog-mode">为什么使用verilog-mode</h2>

<p>verilog语法中有很多内容是冗余的，模块中必须出现却起不到什么功能作用，列举如下：</p>

<ul>
<li>模块参数列表和模块端口声明input/output</li>
<li>reg语句和已经声明为输出的信号</li>
<li>子模块实例化的连线声明</li>
<li>子模块的实例化语句和子模块的端口声明</li>
<li>组合逻辑always语句的敏感信号表（不过已经可以使用*来代替了）</li>
</ul>

<p>可见verilog语法中的垃圾信息还是不少的，不过这是语法规则导致的，是语言本身的缺陷，作为使用者只能遵守语法规则。这些冗余信息中比如参数列表和模块例化连线，不仅需要花费时间去编写，而且还特别容易出错，给RTL编写以及后续的修改维护都带来很多问题。那么如果解决这些问题，会带来什么效果呢？个人认为有以下几点：</p>

<ul>
<li>代码整洁，便于阅读</li>
<li>提高编码效率，尤其是顶层实例化</li>
<li>减少拼写错误</li>
<li>便于维护，比如修改、增加和删除端口，无需修改参数列表，比如修改、增加和删除子模块端口，无需修改顶层实例化</li>
</ul>

<h2 id="auto机制的使用">AUTO机制的使用</h2>

<p>Emacs verilog-mode的AUTO机制，就是在代码中相应的位置写一些/*AUTO*/类似的注释，verilog-mode可以自动替换为所需的内容。Emacs编辑器和verilog-mode的AUTO机制结合，可以很方便的看到AUTO的效果，而且AUTO是以注释形式添加到verilog文件，在语法上本身是合法的，不会影响EDA工具的使用。举例如下：</p>

<ul>
<li>原代码

<ul>
<li>top module</li>
</ul></li>
</ul>

<!--listend-->
<div class="highlight"><div class="chroma">
<table class="lntable"><tr><td class="lntd">
<pre class="chroma"><code class="language-verilog" data-lang="verilog"><span class="lnt"> 1
</span><span class="lnt"> 2
</span><span class="lnt"> 3
</span><span class="lnt"> 4
</span><span class="lnt"> 5
</span><span class="lnt"> 6
</span><span class="lnt"> 7
</span><span class="lnt"> 8
</span><span class="lnt"> 9
</span><span class="lnt">10
</span><span class="lnt">11
</span><span class="lnt">12
</span><span class="lnt">13
</span><span class="lnt">14
</span><span class="lnt">15
</span><span class="lnt">16
</span><span class="lnt">17
</span><span class="lnt">18
</span><span class="lnt">19
</span><span class="lnt">20
</span><span class="lnt">21
</span><span class="lnt">22
</span><span class="lnt">23
</span></code></pre></td>
<td class="lntd">
<pre class="chroma"><code class="language-verilog" data-lang="verilog"><span class="k">module</span> <span class="n">top_md</span><span class="p">(</span><span class="cm">/*AUTOARG*/</span><span class="p">);</span>
<span class="k">input</span>           <span class="n">din1</span><span class="p">;</span>
<span class="k">input</span> <span class="p">[</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>     <span class="n">din2</span><span class="p">;</span>

<span class="k">output</span>          <span class="n">dout1</span><span class="p">;</span>
<span class="k">output</span> <span class="p">[</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>    <span class="n">dout2</span><span class="p">;</span>

<span class="cm">/*AUTOREG*/</span>
<span class="cm">/*AUTOWIRE*/</span>

<span class="kt">wire</span>            <span class="n">din_a</span><span class="p">;</span>
<span class="kt">wire</span>            <span class="n">din_b</span><span class="p">;</span>

<span class="k">always</span><span class="p">@(</span><span class="cm">/*AUTOSENSE*/</span><span class="p">)</span>
    <span class="n">dout1</span> <span class="o">=</span> <span class="n">din1</span> <span class="o">|</span> <span class="n">din2</span><span class="p">[</span><span class="mh">1</span><span class="p">];</span>

<span class="k">assign</span> <span class="n">din_a</span> <span class="o">=</span> <span class="n">din2</span><span class="p">[</span><span class="mh">0</span><span class="p">];</span>
<span class="k">assign</span> <span class="n">din_b</span> <span class="o">=</span> <span class="n">din2</span><span class="p">[</span><span class="mh">1</span><span class="p">];</span>

<span class="n">sub_md</span> <span class="n">i_sub_md</span><span class="p">(</span><span class="cm">/*AUTOINST*/</span><span class="p">);</span>

<span class="k">assign</span> <span class="n">dout2</span><span class="p">[</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="o">=</span> <span class="n">dout_a</span><span class="p">[</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">];</span>
<span class="k">endmodule</span> <span class="c1">// top_md
</span></code></pre></td></tr></table>
</div>
</div>
<ul>
<li>sub_module</li>
</ul>

<!--listend-->
<div class="highlight"><div class="chroma">
<table class="lntable"><tr><td class="lntd">
<pre class="chroma"><code class="language-verilog" data-lang="verilog"><span class="lnt">1
</span><span class="lnt">2
</span><span class="lnt">3
</span><span class="lnt">4
</span><span class="lnt">5
</span><span class="lnt">6
</span><span class="lnt">7
</span><span class="lnt">8
</span><span class="lnt">9
</span></code></pre></td>
<td class="lntd">
<pre class="chroma"><code class="language-verilog" data-lang="verilog"><span class="k">module</span> <span class="n">sub_md</span><span class="p">(</span><span class="cm">/*AUTOARG*/</span><span class="p">);</span>
<span class="k">input</span>           <span class="n">din_a</span><span class="p">;</span>
<span class="k">input</span>           <span class="n">din_b</span><span class="p">;</span>
<span class="k">output</span> <span class="p">[</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>    <span class="n">dout_a</span><span class="p">;</span>

<span class="kt">wire</span> <span class="p">[</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>      <span class="n">dout_a</span><span class="p">;</span>

<span class="k">assign</span> <span class="n">dout_a</span><span class="p">[</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span><span class="n">din_b</span><span class="p">,</span><span class="n">din_a</span><span class="p">};</span>
<span class="k">endmodule</span> <span class="c1">// sub_md
</span></code></pre></td></tr></table>
</div>
</div>
<ul>
<li>AUTO之后</li>
</ul>

<!--listend-->
<div class="highlight"><div class="chroma">
<table class="lntable"><tr><td class="lntd">
<pre class="chroma"><code class="language-verilog" data-lang="verilog"><span class="lnt"> 1
</span><span class="lnt"> 2
</span><span class="lnt"> 3
</span><span class="lnt"> 4
</span><span class="lnt"> 5
</span><span class="lnt"> 6
</span><span class="lnt"> 7
</span><span class="lnt"> 8
</span><span class="lnt"> 9
</span><span class="lnt">10
</span><span class="lnt">11
</span><span class="lnt">12
</span><span class="lnt">13
</span><span class="lnt">14
</span><span class="lnt">15
</span><span class="lnt">16
</span><span class="lnt">17
</span><span class="lnt">18
</span><span class="lnt">19
</span><span class="lnt">20
</span><span class="lnt">21
</span><span class="lnt">22
</span><span class="lnt">23
</span><span class="lnt">24
</span><span class="lnt">25
</span><span class="lnt">26
</span><span class="lnt">27
</span><span class="lnt">28
</span><span class="lnt">29
</span><span class="lnt">30
</span><span class="lnt">31
</span><span class="lnt">32
</span><span class="lnt">33
</span><span class="lnt">34
</span><span class="lnt">35
</span><span class="lnt">36
</span><span class="lnt">37
</span><span class="lnt">38
</span><span class="lnt">39
</span></code></pre></td>
<td class="lntd">
<pre class="chroma"><code class="language-verilog" data-lang="verilog"><span class="k">module</span> <span class="n">top_md</span><span class="p">(</span><span class="cm">/*AUTOARG*/</span>
<span class="c1">// Outputs
</span><span class="c1"></span><span class="n">dout1</span><span class="p">,</span> <span class="n">dout2</span><span class="p">,</span>
<span class="c1">// Inputs
</span><span class="c1"></span><span class="n">din1</span><span class="p">,</span> <span class="n">din2</span>
<span class="p">);</span>
<span class="k">input</span>           <span class="n">din1</span><span class="p">;</span>
<span class="k">input</span> <span class="p">[</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>     <span class="n">din2</span><span class="p">;</span>

<span class="k">output</span>          <span class="n">dout1</span><span class="p">;</span>
<span class="k">output</span> <span class="p">[</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>    <span class="n">dout2</span><span class="p">;</span>

<span class="cm">/*AUTOREG*/</span>
<span class="c1">// Beginning of automatic regs (for this module&#39;s undeclared outputs)
</span><span class="c1"></span><span class="kt">reg</span>                     <span class="n">dout1</span><span class="p">;</span>
<span class="c1">// End of automatics
</span><span class="c1"></span><span class="cm">/*AUTOWIRE*/</span>
<span class="c1">// Beginning of automatic wires (for undeclared instantiated-module outputs)
</span><span class="c1"></span><span class="kt">wire</span> <span class="p">[</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>              <span class="n">dout_a</span><span class="p">;</span>                 <span class="c1">// From i_sub_md of sub_md.v
</span><span class="c1">// End of automatics
</span><span class="c1"></span>
<span class="kt">wire</span>            <span class="n">din_a</span><span class="p">;</span>
<span class="kt">wire</span>            <span class="n">din_b</span><span class="p">;</span>

<span class="k">always</span><span class="p">@(</span><span class="cm">/*AUTOSENSE*/</span><span class="n">din1</span> <span class="k">or</span> <span class="n">din2</span><span class="p">)</span>
    <span class="n">dout1</span> <span class="o">=</span> <span class="n">din1</span> <span class="o">|</span> <span class="n">din2</span><span class="p">[</span><span class="mh">1</span><span class="p">];</span>

<span class="k">assign</span> <span class="n">din_a</span> <span class="o">=</span> <span class="n">din2</span><span class="p">[</span><span class="mh">0</span><span class="p">];</span>
<span class="k">assign</span> <span class="n">din_b</span> <span class="o">=</span> <span class="n">din2</span><span class="p">[</span><span class="mh">1</span><span class="p">];</span>

<span class="n">sub_md</span> <span class="n">i_sub_md</span><span class="p">(</span><span class="cm">/*AUTOINST*/</span>
                <span class="c1">// Outputs
</span><span class="c1"></span>                <span class="p">.</span><span class="n">dout_a</span>                 <span class="p">(</span><span class="n">dout_a</span><span class="p">[</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]),</span>
                <span class="c1">// Inputs
</span><span class="c1"></span>                <span class="p">.</span><span class="n">din_a</span>                  <span class="p">(</span><span class="n">din_a</span><span class="p">),</span>
                <span class="p">.</span><span class="n">din_b</span>                  <span class="p">(</span><span class="n">din_b</span><span class="p">));</span>

<span class="k">assign</span> <span class="n">dout2</span><span class="p">[</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="o">=</span> <span class="n">dout_a</span><span class="p">[</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">];</span>
<span class="k">endmodule</span> <span class="c1">// top_md
</span></code></pre></td></tr></table>
</div>
</div>
<h3 id="使用-autosense-自动生成敏感表">使用 AUTOSENSE 自动生成敏感表</h3>

<p>在Verilog 2000中，已经对语法做出了简化，比如使用 <strong>@(×)</strong> 来代替敏感信号列表，但是需要EDA工具的支持。不过现在EDA工具都已经支持verilog 2005了，可以将敏感信号列表直接写为 <strong>@(×)</strong> 即可，所以 <strong>AUTOSENSE</strong> 功能可以不使用。</p>
<div class="highlight"><div class="chroma">
<table class="lntable"><tr><td class="lntd">
<pre class="chroma"><code class="language-verilog" data-lang="verilog"><span class="lnt">1
</span><span class="lnt">2
</span><span class="lnt">3
</span><span class="lnt">4
</span></code></pre></td>
<td class="lntd">
<pre class="chroma"><code class="language-verilog" data-lang="verilog"><span class="k">always</span> <span class="p">@</span> <span class="p">(</span><span class="cm">/*AUTOSENSE*/</span><span class="p">)</span> <span class="k">begin</span>
   <span class="n">outin</span> <span class="o">=</span> <span class="n">ina</span> <span class="o">|</span> <span class="n">inb</span><span class="p">;</span>
   <span class="n">out</span> <span class="o">=</span> <span class="n">outin</span><span class="p">;</span>
<span class="k">end</span>
</code></pre></td></tr></table>
</div>
</div>
<p>快捷键 <strong>C-c C-a</strong> 之后，实现AUTO机制，快捷键 <strong>C-c C-k</strong> 可取消AUTO效果。AUTO效果如下：</p>
<div class="highlight"><div class="chroma">
<table class="lntable"><tr><td class="lntd">
<pre class="chroma"><code class="language-verilog" data-lang="verilog"><span class="lnt">1
</span><span class="lnt">2
</span><span class="lnt">3
</span><span class="lnt">4
</span></code></pre></td>
<td class="lntd">
<pre class="chroma"><code class="language-verilog" data-lang="verilog"><span class="k">always</span> <span class="p">@</span> <span class="p">(</span><span class="cm">/*AUTOSENSE*/</span><span class="n">ina</span> <span class="k">or</span> <span class="n">inb</span><span class="p">)</span> <span class="k">begin</span>
   <span class="n">outin</span> <span class="o">=</span> <span class="n">ina</span> <span class="o">|</span> <span class="n">inb</span><span class="p">;</span>
   <span class="n">out</span> <span class="o">=</span> <span class="n">outin</span><span class="p">;</span>
<span class="k">end</span>
</code></pre></td></tr></table>
</div>
</div>
<h3 id="使用autoarg自动生成模块参数表">使用AUTOARG自动生成模块参数表</h3>
<div class="highlight"><div class="chroma">
<table class="lntable"><tr><td class="lntd">
<pre class="chroma"><code class="language-verilog" data-lang="verilog"><span class="lnt">1
</span><span class="lnt">2
</span><span class="lnt">3
</span><span class="lnt">4
</span></code></pre></td>
<td class="lntd">
<pre class="chroma"><code class="language-verilog" data-lang="verilog"><span class="k">module</span> <span class="n">ex_arg</span> <span class="p">(</span><span class="cm">/*AUTOARG*/</span><span class="p">);</span>
   <span class="k">input</span> <span class="n">i</span><span class="p">;</span>
   <span class="k">output</span> <span class="n">o</span><span class="p">;</span>
<span class="k">endmodule</span>
</code></pre></td></tr></table>
</div>
</div>
<p>快捷键 <strong>C-c C-a</strong> 之后，实现AUTO机制，快捷键 <strong>C-c C-k</strong> 可取消AUTO效果。AUTO效果如下：</p>
<div class="highlight"><div class="chroma">
<table class="lntable"><tr><td class="lntd">
<pre class="chroma"><code class="language-verilog" data-lang="verilog"><span class="lnt">1
</span><span class="lnt">2
</span><span class="lnt">3
</span><span class="lnt">4
</span><span class="lnt">5
</span><span class="lnt">6
</span><span class="lnt">7
</span><span class="lnt">8
</span><span class="lnt">9
</span></code></pre></td>
<td class="lntd">
<pre class="chroma"><code class="language-verilog" data-lang="verilog"><span class="k">module</span> <span class="n">ex_arg</span> <span class="p">(</span><span class="cm">/*AUTOARG*/</span>
  <span class="c1">// Outputs
</span><span class="c1"></span>  <span class="n">o</span><span class="p">,</span>
  <span class="c1">// Inputs
</span><span class="c1"></span>  <span class="n">i</span><span class="p">);</span>

   <span class="k">input</span> <span class="n">i</span><span class="p">;</span>
   <span class="k">output</span> <span class="n">o</span><span class="p">;</span>
<span class="k">endmodule</span>
</code></pre></td></tr></table>
</div>
</div>
<p>不支持带 <strong>`ifdefs</strong> 等条件限制的端口声明，如有此需求，可以将其写在 <strong>AUTOARG</strong> 之前， <strong>AUTOARG</strong> 不会对其进行重新声明。不过不建议这种方式，因为在 <strong>AUTOINST</strong> 中会引入更多的 <strong>`ifdefs</strong> 。</p>
<div class="highlight"><div class="chroma">
<table class="lntable"><tr><td class="lntd">
<pre class="chroma"><code class="language-verilog" data-lang="verilog"><span class="lnt"> 1
</span><span class="lnt"> 2
</span><span class="lnt"> 3
</span><span class="lnt"> 4
</span><span class="lnt"> 5
</span><span class="lnt"> 6
</span><span class="lnt"> 7
</span><span class="lnt"> 8
</span><span class="lnt"> 9
</span><span class="lnt">10
</span><span class="lnt">11
</span><span class="lnt">12
</span><span class="lnt">13
</span><span class="lnt">14
</span><span class="lnt">15
</span></code></pre></td>
<td class="lntd">
<pre class="chroma"><code class="language-verilog" data-lang="verilog"><span class="k">module</span> <span class="n">ex_arg</span> <span class="p">(</span>
<span class="no">`ifdef</span> <span class="n">need_x_input</span>
  <span class="n">x</span><span class="p">,</span>
<span class="no">`endif</span>
  <span class="cm">/*AUTOARG*/</span>
  <span class="c1">// Outputs
</span><span class="c1"></span>  <span class="n">o</span><span class="p">,</span>
  <span class="c1">// Inputs
</span><span class="c1"></span>  <span class="n">i</span><span class="p">);</span>

<span class="no">`ifdef</span> <span class="n">need_x_input</span>
  <span class="k">input</span> <span class="n">x</span><span class="p">;</span>   <span class="c1">// This is an optional input, if `need_x_signal is defined
</span><span class="c1"></span><span class="no">`endif</span>

  <span class="p">...</span>
</code></pre></td></tr></table>
</div>
</div>
<h3 id="使用autoinst自动实例化">使用AUTOINST自动实例化</h3>

<p>子模块：</p>
<div class="highlight"><div class="chroma">
<table class="lntable"><tr><td class="lntd">
<pre class="chroma"><code class="language-verilog" data-lang="verilog"><span class="lnt">1
</span><span class="lnt">2
</span><span class="lnt">3
</span><span class="lnt">4
</span><span class="lnt">5
</span></code></pre></td>
<td class="lntd">
<pre class="chroma"><code class="language-verilog" data-lang="verilog"><span class="k">module</span> <span class="n">fanout</span> <span class="p">(</span><span class="n">o</span><span class="p">,</span><span class="n">i</span><span class="p">)</span>
   <span class="k">input</span> <span class="n">i</span><span class="p">;</span>
   <span class="k">output</span> <span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">o</span><span class="p">;</span>
   <span class="kt">wire</span> <span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">o</span> <span class="o">=</span> <span class="p">{</span><span class="mh">32</span><span class="p">{</span><span class="n">i</span><span class="p">}};</span>
<span class="k">endmodule</span>
</code></pre></td></tr></table>
</div>
</div>
<p>顶层模块：</p>
<div class="highlight"><div class="chroma">
<table class="lntable"><tr><td class="lntd">
<pre class="chroma"><code class="language-verilog" data-lang="verilog"><span class="lnt">1
</span><span class="lnt">2
</span><span class="lnt">3
</span><span class="lnt">4
</span><span class="lnt">5
</span></code></pre></td>
<td class="lntd">
<pre class="chroma"><code class="language-verilog" data-lang="verilog"><span class="k">module</span> <span class="n">ex_inst</span> <span class="p">(</span><span class="n">o</span><span class="p">,</span><span class="n">i</span><span class="p">)</span>
   <span class="k">input</span> <span class="n">i</span><span class="p">;</span>
   <span class="k">output</span> <span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">o</span><span class="p">;</span>
   <span class="n">fanout</span> <span class="n">fanout</span> <span class="p">(</span><span class="cm">/*AUTOINST*/</span><span class="p">);</span>
<span class="k">endmodule</span>
</code></pre></td></tr></table>
</div>
</div>
<p>快捷键 <strong>C-c C-a</strong> 之后，实现AUTO机制，快捷键 <strong>C-c C-k</strong> 可取消AUTO效果。AUTO效果如下：</p>
<div class="highlight"><div class="chroma">
<table class="lntable"><tr><td class="lntd">
<pre class="chroma"><code class="language-verilog" data-lang="verilog"><span class="lnt">1
</span><span class="lnt">2
</span><span class="lnt">3
</span><span class="lnt">4
</span><span class="lnt">5
</span><span class="lnt">6
</span><span class="lnt">7
</span><span class="lnt">8
</span><span class="lnt">9
</span></code></pre></td>
<td class="lntd">
<pre class="chroma"><code class="language-verilog" data-lang="verilog"><span class="k">module</span> <span class="n">ex_inst</span> <span class="p">(</span><span class="n">o</span><span class="p">,</span><span class="n">i</span><span class="p">)</span>
   <span class="k">output</span> <span class="n">o</span><span class="p">;</span>
   <span class="k">input</span> <span class="n">i</span><span class="p">;</span>
   <span class="n">fanout</span> <span class="n">fanout</span> <span class="p">(</span><span class="cm">/*AUTOINST*/</span>
                    <span class="c1">// Outputs
</span><span class="c1"></span>                    <span class="p">.</span><span class="n">o</span> <span class="p">(</span><span class="n">o</span><span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">0</span><span class="p">]),</span>
                    <span class="c1">// Inputs
</span><span class="c1"></span>                    <span class="p">.</span><span class="n">i</span> <span class="p">(</span><span class="n">i</span><span class="p">));</span>
<span class="k">endmodule</span>
</code></pre></td></tr></table>
</div>
</div>
<p>注意，子模块需要与顶层例化模块保存在同一文件目录，否则会索引不到子模块，而且实例化的端口名与子模块的端口名，默认是一致的。一般来讲，提倡实例化的端口名与子模块的端口名一致，这样对综合及维护都会带来好处，但是由于某些原因无法使其一致，那最简单的方法就是在 <strong>AUTOINST</strong> 之前指定实例化的端口名，所有在 <strong>AUTOINST</strong> 之前定义的端口不会再次生成，但是你最好加上 <strong>//Inputs</strong> <strong>//Outputs</strong> 注释，否则 <strong>AUTOWIRE</strong> 不知道信号方向。举例如下:</p>
<div class="highlight"><div class="chroma">
<table class="lntable"><tr><td class="lntd">
<pre class="chroma"><code class="language-verilog" data-lang="verilog"><span class="lnt">1
</span><span class="lnt">2
</span><span class="lnt">3
</span><span class="lnt">4
</span><span class="lnt">5
</span><span class="lnt">6
</span></code></pre></td>
<td class="lntd">
<pre class="chroma"><code class="language-verilog" data-lang="verilog"><span class="n">fanout</span> <span class="n">fanout</span> <span class="p">(</span>
               <span class="c1">// Inputs
</span><span class="c1"></span>               <span class="p">.</span><span class="n">i</span>          <span class="p">(</span><span class="n">my_i_dont_mess_with_it</span><span class="p">),</span>
               <span class="cm">/*AUTOINST*/</span>
               <span class="c1">// Outputs
</span><span class="c1"></span>               <span class="p">.</span><span class="n">o</span>          <span class="p">(</span><span class="n">o</span><span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">0</span><span class="p">]));</span>
</code></pre></td></tr></table>
</div>
</div>
<p>如果你被端口名不一致所困扰，可以参考我的另一篇帖子 <a href="https://www.wenhui.space/post/about%5Femacs/verilog%5Fperl%5Fuseguide/">Emacs Verilog Perl 的使用中vrename的使用章节</a>。</p>

<h3 id="使用auto-template创建模板">使用AUTO_TEMPLATE创建模板</h3>

<p>如果一个模块被实例化多次，你可以使用verilog的 <strong>generate</strong> 语法，也可以使用Emacs verilog-mode的 <strong>AUTO_TEMPLATE</strong> 和 <strong>AUTOINST</strong> 。Verilog-mode向上索引最近的模板，这样对于一个子模块可以写多个模板，只需要将模板写在实例化之前即可。</p>
<div class="highlight"><div class="chroma">
<table class="lntable"><tr><td class="lntd">
<pre class="chroma"><code class="language-verilog" data-lang="verilog"><span class="lnt">1
</span><span class="lnt">2
</span><span class="lnt">3
</span><span class="lnt">4
</span></code></pre></td>
<td class="lntd">
<pre class="chroma"><code class="language-verilog" data-lang="verilog"><span class="cm">/* psm_mas AUTO_TEMPLATE (
</span><span class="cm">        .PTL_MAPVALIDX          (PTL_MAPVALID[@]),
</span><span class="cm">        .PTL_BUS                (PTL_BUSNEW[]),
</span><span class="cm">        ); */</span>
</code></pre></td></tr></table>
</div>
</div>
<p>TEMPLATE中的模块名称必须与实例中的模块名称相同，并且只需列出每次实例化时名字不同的那些信号就好了。如上文的例子，要遵守此格式（每行只有一个端口，并且以逗号结尾，最后以分号结尾，就像AUTOINST产生的一样）。实际上，最简单的方法是完成一个AUTOINST，并将其修改后复制到AUTO_TEMPLATE。</p>
<div class="highlight"><div class="chroma">
<table class="lntable"><tr><td class="lntd">
<pre class="chroma"><code class="language-verilog" data-lang="verilog"><span class="lnt">1
</span></code></pre></td>
<td class="lntd">
<pre class="chroma"><code class="language-verilog" data-lang="verilog"><span class="n">psm_mas</span> <span class="n">ms2</span> <span class="p">(</span><span class="cm">/*AUTOINST*/</span><span class="p">);</span>
</code></pre></td></tr></table>
</div>
</div>
<p>AUTO效果：</p>
<div class="highlight"><div class="chroma">
<table class="lntable"><tr><td class="lntd">
<pre class="chroma"><code class="language-veerilog" data-lang="veerilog"><span class="lnt">1
</span><span class="lnt">2
</span><span class="lnt">3
</span><span class="lnt">4
</span><span class="lnt">5
</span><span class="lnt">6
</span><span class="lnt">7
</span></code></pre></td>
<td class="lntd">
<pre class="chroma"><code class="language-veerilog" data-lang="veerilog">psm_mas ms2 (/*AUTOINST*/
    // Outputs
    .INSTDATAOUT     (INSTDATAOUT),
    .PTL_MAPVALIDX   (PTL_MAPVALID[2]),   // Templated

    .PTL_BUS         (PTL_BUSNEW[3:0]),   // Templated
    ....</code></pre></td></tr></table>
</div>
</div>
<p><strong>@</strong> 字符非常有用，他将被实例名的末尾数字代替（不限于1位数字），比如ms2，@替换为2。AUTO机制把模板中的 <strong>[]</strong> 替换为子模块中该信号真实的字段范围，比如 <strong>PTL_BUSNEW[]</strong> 替换成了 <strong>PTL_BUSNEW[3:0]</strong> ，因为子模块中PTL_BUSNEW信号声明就是 [3:0]。这样写的好处就是子模块的修改自动响应到顶层模块。（其实如果端口信号位宽一致，实例化端口也可以不指明位宽字段，不过为了便于维护和减少出错，建议指明位宽字段）</p>

<p>神奇的 <strong>@</strong> 不仅支持数字，还可以支持字母，这需要在模板做以下操作（模板支持正则表达式）：</p>
<div class="highlight"><div class="chroma">
<table class="lntable"><tr><td class="lntd">
<pre class="chroma"><code class="language-verilog" data-lang="verilog"><span class="lnt">1
</span><span class="lnt">2
</span><span class="lnt">3
</span><span class="lnt">4
</span><span class="lnt">5
</span><span class="lnt">6
</span><span class="lnt">7
</span></code></pre></td>
<td class="lntd">
<pre class="chroma"><code class="language-verilog" data-lang="verilog"><span class="cm">/* InstModule AUTO_TEMPLATE &#34;_\([a-z]+\)&#34; (
</span><span class="cm">                .ptl_mapvalidx		(@_ptl_mapvalid),
</span><span class="cm">                .ptl_mapvalidp1x	(ptl_mapvalid_@),
</span><span class="cm">                );
</span><span class="cm">        */</span>
        <span class="n">InstModule</span> <span class="n">ms2_FOO</span> <span class="p">(</span><span class="cm">/*AUTOINST*/</span><span class="p">);</span>
        <span class="n">InstModule</span> <span class="n">ms2_BAR</span> <span class="p">(</span><span class="cm">/*AUTOINST*/</span><span class="p">);</span>
</code></pre></td></tr></table>
</div>
</div>
<p>AUTO效果如下：</p>
<div class="highlight"><div class="chroma">
<table class="lntable"><tr><td class="lntd">
<pre class="chroma"><code class="language-verilog" data-lang="verilog"><span class="lnt">1
</span><span class="lnt">2
</span><span class="lnt">3
</span><span class="lnt">4
</span><span class="lnt">5
</span><span class="lnt">6
</span><span class="lnt">7
</span><span class="lnt">8
</span></code></pre></td>
<td class="lntd">
<pre class="chroma"><code class="language-verilog" data-lang="verilog"><span class="n">InstModule</span> <span class="n">ms2_FOO</span> <span class="p">(</span><span class="cm">/*AUTOINST*/</span>
            <span class="c1">// Outputs
</span><span class="c1"></span>            <span class="p">.</span><span class="n">ptl_mapvalidx</span>		<span class="p">(</span><span class="n">FOO_ptl_mapvalid</span><span class="p">),</span>
            <span class="p">.</span><span class="n">ptl_mapvalidp1x</span>		<span class="p">(</span><span class="n">ptl_mapvalid_FOO</span><span class="p">));</span>
        <span class="n">InstModule</span> <span class="n">ms2_BAR</span> <span class="p">(</span><span class="cm">/*AUTOINST*/</span>
            <span class="c1">// Outputs
</span><span class="c1"></span>            <span class="p">.</span><span class="n">ptl_mapvalidx</span>		<span class="p">(</span><span class="n">BAR_ptl_mapvalid</span><span class="p">),</span>
            <span class="p">.</span><span class="n">ptl_mapvalidp1x</span>		<span class="p">(</span><span class="n">ptl_mapvalid_BAR</span><span class="p">));</span>
</code></pre></td></tr></table>
</div>
</div>
<h3 id="在模板中使用lisp">在模板中使用Lisp</h3>

<p>在AUTO_TEMPLATE中指定简单的线名称并不能够解决所有需求，尤其是在多个实例化中使用同一信号不同数据位时。因此，Verilog-Mode允许你编写一个程序来进行计算并为实例化端口进行命名，如下：</p>
<div class="highlight"><div class="chroma">
<table class="lntable"><tr><td class="lntd">
<pre class="chroma"><code class="language-verilog" data-lang="verilog"><span class="lnt"> 1
</span><span class="lnt"> 2
</span><span class="lnt"> 3
</span><span class="lnt"> 4
</span><span class="lnt"> 5
</span><span class="lnt"> 6
</span><span class="lnt"> 7
</span><span class="lnt"> 8
</span><span class="lnt"> 9
</span><span class="lnt">10
</span><span class="lnt">11
</span><span class="lnt">12
</span><span class="lnt">13
</span><span class="lnt">14
</span><span class="lnt">15
</span><span class="lnt">16
</span></code></pre></td>
<td class="lntd">
<pre class="chroma"><code class="language-verilog" data-lang="verilog"><span class="cm">/* InstModule AUTO_TEMPLATE (
</span><span class="cm">     .a(in[@&#34;(+ (* 8 @) 7)&#34;:@&#34;(* 8 @)&#34;]),
</span><span class="cm">     );*/</span>

<span class="n">InstModule</span> <span class="n">u_a0</span> <span class="p">(</span><span class="cm">/*AUTOINST*/</span>
                 <span class="c1">// Inputs
</span><span class="c1"></span>                 <span class="p">.</span><span class="n">a</span>                     <span class="p">(</span><span class="n">in</span><span class="p">[</span><span class="mh">7</span><span class="o">:</span><span class="mh">0</span><span class="p">]));</span>               <span class="c1">// Templated
</span><span class="c1"></span><span class="n">InstModule</span> <span class="n">u_a1</span> <span class="p">(</span><span class="cm">/*AUTOINST*/</span>
                 <span class="c1">// Inputs
</span><span class="c1"></span>                 <span class="p">.</span><span class="n">a</span>                     <span class="p">(</span><span class="n">in</span><span class="p">[</span><span class="mh">15</span><span class="o">:</span><span class="mh">8</span><span class="p">]));</span>              <span class="c1">// Templated
</span><span class="c1"></span><span class="n">InstModule</span> <span class="n">u_a2</span> <span class="p">(</span><span class="cm">/*AUTOINST*/</span>
                 <span class="c1">// Inputs
</span><span class="c1"></span>                 <span class="p">.</span><span class="n">a</span>                     <span class="p">(</span><span class="n">in</span><span class="p">[</span><span class="mh">23</span><span class="o">:</span><span class="mh">16</span><span class="p">]));</span>             <span class="c1">// Templated
</span><span class="c1"></span><span class="n">InstModule</span> <span class="n">u_a3</span> <span class="p">(</span><span class="cm">/*AUTOINST*/</span>
                 <span class="c1">// Inputs
</span><span class="c1"></span>                 <span class="p">.</span><span class="n">a</span>                     <span class="p">(</span><span class="n">in</span><span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">24</span><span class="p">]));</span>             <span class="c1">// Templated
</span></code></pre></td></tr></table>
</div>
</div>
<p>这里对上述Lisp代码部分解释一下， 也就是 <em>@&ldquo;(+ (* 8 @) 7)&rdquo;:@&ldquo;(* 8 @)&rdquo;</em> ：</p>

<ul>
<li>基础结构为 <em>@&ldquo;&rdquo;</em> 代表@为输入参数，引号内为计算处理</li>
<li>每个括号内容为一步计算，形如 <em>(* 8 @)</em> ，意思是 @参数乘8</li>
<li><em>(+ (* 8 @) 7)</em> 就是将 <em>(* 8 @)</em> 的结果加7</li>
</ul>

<h3 id="autoinstparam的使用">AUTOINSTPARAM的使用</h3>

<p>如何在实例化时自动填充参数列表？AUTOINSTPARAM可以做到，如下：</p>
<div class="highlight"><div class="chroma">
<table class="lntable"><tr><td class="lntd">
<pre class="chroma"><code class="language-verilog" data-lang="verilog"><span class="lnt"> 1
</span><span class="lnt"> 2
</span><span class="lnt"> 3
</span><span class="lnt"> 4
</span><span class="lnt"> 5
</span><span class="lnt"> 6
</span><span class="lnt"> 7
</span><span class="lnt"> 8
</span><span class="lnt"> 9
</span><span class="lnt">10
</span><span class="lnt">11
</span><span class="lnt">12
</span><span class="lnt">13
</span></code></pre></td>
<td class="lntd">
<pre class="chroma"><code class="language-verilog" data-lang="verilog"><span class="k">module</span> <span class="n">InstModule</span><span class="p">;</span>
   <span class="k">parameter</span> <span class="n">PARAM1</span> <span class="o">=</span> <span class="mh">1</span><span class="p">;</span>
   <span class="k">parameter</span> <span class="n">PARAM2</span> <span class="o">=</span> <span class="mh">2</span><span class="p">;</span>
<span class="k">endmodule</span>

<span class="k">module</span> <span class="n">ModnameTest</span><span class="p">;</span>
   <span class="n">InstModule</span> <span class="p">#(</span><span class="cm">/*AUTOINSTPARAM*/</span>
         <span class="c1">// Parameters
</span><span class="c1"></span>         <span class="p">.</span><span class="n">PARAM1</span>  <span class="p">(</span><span class="n">PARAM1</span><span class="p">),</span>
         <span class="p">.</span><span class="n">PARAM2</span>  <span class="p">(</span><span class="n">PARAM2</span><span class="p">))</span>
     <span class="n">instName</span>
       <span class="p">(</span><span class="cm">/*AUTOINST*/</span>
        <span class="p">...);</span>
</code></pre></td></tr></table>
</div>
</div>
<h3 id="verilog-mode中如何使用正则表达式">verilog-mode中如何使用正则表达式</h3>

<p>在顶层实例化时，有大量的信号需要重新命名，使用模板的话会增加大量的注释内容，不过往往这些信号命名有特定的规律，我们可以使用正则表达式来处理，下面举几个例子：</p>

<ul>
<li>提取信号中固定位置的数字</li>
</ul>

<!--listend-->
<div class="highlight"><div class="chroma">
<table class="lntable"><tr><td class="lntd">
<pre class="chroma"><code class="language-verilog" data-lang="verilog"><span class="lnt">1
</span><span class="lnt">2
</span><span class="lnt">3
</span></code></pre></td>
<td class="lntd">
<pre class="chroma"><code class="language-verilog" data-lang="verilog"><span class="p">.</span><span class="n">pci_req</span><span class="err">\</span><span class="p">([</span><span class="mh">0</span><span class="o">-</span><span class="mh">9</span><span class="p">]</span><span class="o">+</span><span class="err">\</span><span class="p">)</span><span class="n">_j</span>   <span class="p">(</span><span class="n">pci_req_jtag_</span><span class="p">[</span><span class="err">\</span><span class="mh">1</span><span class="p">]),</span>

<span class="p">.</span><span class="n">pci_req12_j</span>   <span class="p">(</span><span class="n">pci_req_jtag_</span><span class="p">[</span><span class="mh">12</span><span class="p">]),</span>
</code></pre></td></tr></table>
</div>
</div>
<ul>
<li>删除末尾下划线内容</li>
</ul>

<!--listend-->
<div class="highlight"><div class="chroma">
<table class="lntable"><tr><td class="lntd">
<pre class="chroma"><code class="language-verilog" data-lang="verilog"><span class="lnt">1
</span><span class="lnt">2
</span><span class="lnt">3
</span></code></pre></td>
<td class="lntd">
<pre class="chroma"><code class="language-verilog" data-lang="verilog"><span class="p">.</span><span class="err">\</span><span class="p">(.</span><span class="o">*</span><span class="err">\</span><span class="p">)</span><span class="n">_j</span>        <span class="p">(</span><span class="err">\</span><span class="mh">1</span><span class="n">_</span><span class="p">[]),</span>

<span class="p">.</span><span class="n">pci_req_j</span>   <span class="p">(</span><span class="n">pci_req</span><span class="p">[</span><span class="mh">7</span><span class="o">:</span><span class="mh">0</span><span class="p">]),</span>
</code></pre></td></tr></table>
</div>
</div>
<ul>
<li>对信号矢量化处理(\1内容代表提取末尾数字之前的内容，\2内容代表提取末尾数字)（将@改为\([0-9]+\)也是可以的）</li>
</ul>

<!--listend-->
<div class="highlight"><div class="chroma">
<table class="lntable"><tr><td class="lntd">
<pre class="chroma"><code class="language-verilog" data-lang="verilog"><span class="lnt">1
</span><span class="lnt">2
</span><span class="lnt">3
</span><span class="lnt">4
</span><span class="lnt">5
</span><span class="lnt">6
</span></code></pre></td>
<td class="lntd">
<pre class="chroma"><code class="language-verilog" data-lang="verilog"><span class="p">.</span><span class="err">\</span><span class="p">(.</span><span class="o">*</span><span class="p">[</span><span class="o">^</span><span class="mh">0</span><span class="o">-</span><span class="mh">9</span><span class="p">]</span><span class="err">\</span><span class="p">)@</span>  <span class="p">(</span><span class="err">\</span><span class="mh">1</span><span class="p">[</span><span class="err">\</span><span class="mh">2</span><span class="p">]),</span>

<span class="p">.</span><span class="n">pci_req0</span>   <span class="p">(</span><span class="n">pci_req</span><span class="p">[</span><span class="mh">0</span><span class="p">]),</span>
<span class="p">.</span><span class="n">pci_req1</span>   <span class="p">(</span><span class="n">pci_req</span><span class="p">[</span><span class="mh">1</span><span class="p">]),</span>
<span class="p">.</span><span class="n">pci_req2</span>   <span class="p">(</span><span class="n">pci_req</span><span class="p">[</span><span class="mh">2</span><span class="p">]),</span>
<span class="p">.</span><span class="n">pci_req3</span>   <span class="p">(</span><span class="n">pci_req</span><span class="p">[</span><span class="mh">3</span><span class="p">]),</span>
</code></pre></td></tr></table>
</div>
</div>
<h3 id="autowire-的使用">AUTOWIRE 的使用</h3>

<p>顶层实例化时，需要将连线进行声明， <strong>AUTOWIRE</strong> 可以完成此项任务。 <strong>AUTOWIRE</strong> 将声明所有子模块输出的连接线。这对于在两个子模块之间互连但未在顶部模块中使用的信号特别有用。</p>
<div class="highlight"><div class="chroma">
<table class="lntable"><tr><td class="lntd">
<pre class="chroma"><code class="language-verilog" data-lang="verilog"><span class="lnt">1
</span><span class="lnt">2
</span><span class="lnt">3
</span><span class="lnt">4
</span><span class="lnt">5
</span><span class="lnt">6
</span><span class="lnt">7
</span><span class="lnt">8
</span><span class="lnt">9
</span></code></pre></td>
<td class="lntd">
<pre class="chroma"><code class="language-verilog" data-lang="verilog"><span class="k">module</span> <span class="n">top</span> <span class="p">(</span><span class="n">o</span><span class="p">,</span><span class="n">i</span><span class="p">)</span>
   <span class="k">output</span> <span class="n">o</span><span class="p">;</span>
   <span class="k">input</span> <span class="n">i</span><span class="p">;</span>

   <span class="cm">/*AUTOWIRE*/</span>

   <span class="n">inst</span> <span class="n">inst</span>   <span class="p">(</span><span class="cm">/*AUTOINST*/</span><span class="p">);</span>
   <span class="n">other</span> <span class="n">other</span> <span class="p">(</span><span class="cm">/*AUTOINST*/</span><span class="p">);</span>
<span class="k">endmodule</span>
</code></pre></td></tr></table>
</div>
</div>
<p>快捷键 <strong>C-c C-a</strong> 之后，实现AUTO机制，快捷键 <strong>C-c C-k</strong> 可取消AUTO效果。AUTO效果如下：</p>
<div class="highlight"><div class="chroma">
<table class="lntable"><tr><td class="lntd">
<pre class="chroma"><code class="language-verilog" data-lang="verilog"><span class="lnt"> 1
</span><span class="lnt"> 2
</span><span class="lnt"> 3
</span><span class="lnt"> 4
</span><span class="lnt"> 5
</span><span class="lnt"> 6
</span><span class="lnt"> 7
</span><span class="lnt"> 8
</span><span class="lnt"> 9
</span><span class="lnt">10
</span><span class="lnt">11
</span><span class="lnt">12
</span><span class="lnt">13
</span><span class="lnt">14
</span><span class="lnt">15
</span><span class="lnt">16
</span><span class="lnt">17
</span><span class="lnt">18
</span><span class="lnt">19
</span><span class="lnt">20
</span><span class="lnt">21
</span><span class="lnt">22
</span><span class="lnt">23
</span><span class="lnt">24
</span><span class="lnt">25
</span><span class="lnt">26
</span></code></pre></td>
<td class="lntd">
<pre class="chroma"><code class="language-verilog" data-lang="verilog"><span class="k">module</span> <span class="n">ex_wire</span> <span class="p">(</span><span class="n">o</span><span class="p">,</span><span class="n">i</span><span class="p">)</span>
   <span class="k">output</span> <span class="n">o</span><span class="p">;</span>
   <span class="k">input</span> <span class="n">i</span><span class="p">;</span>

   <span class="cm">/*AUTOWIRE*/</span>
   <span class="c1">// Beginning of automatic wires
</span><span class="c1"></span>   <span class="kt">wire</span> <span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>  <span class="n">ins2oth</span><span class="p">;</span>    <span class="c1">// From inst of inst.v
</span><span class="c1"></span>   <span class="kt">wire</span> <span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>  <span class="n">oth2ins</span><span class="p">;</span>    <span class="c1">// From other of other.v
</span><span class="c1"></span>   <span class="c1">// End of automatics
</span><span class="c1"></span>
   <span class="n">inst</span> <span class="n">inst</span>   <span class="p">(</span><span class="cm">/*AUTOINST*/</span>
                <span class="c1">// Outputs
</span><span class="c1"></span>                <span class="p">.</span><span class="n">ins2oth</span>  <span class="p">(</span><span class="n">ins2oth</span><span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">0</span><span class="p">]),</span>
                <span class="p">.</span><span class="n">o</span>        <span class="p">(</span><span class="n">o</span><span class="p">),</span>
                <span class="c1">// Inputs
</span><span class="c1"></span>                <span class="p">.</span><span class="n">oth2ins</span>  <span class="p">(</span><span class="n">oth2ins</span><span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">0</span><span class="p">]),</span>
                <span class="p">.</span><span class="n">i</span>        <span class="p">(</span><span class="n">i</span><span class="p">));</span>

   <span class="n">other</span> <span class="n">other</span> <span class="p">(</span><span class="cm">/*AUTOINST*/</span>
                <span class="c1">// Outputs
</span><span class="c1"></span>                <span class="p">.</span><span class="n">oth2ins</span>  <span class="p">(</span><span class="n">oth2ins</span><span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">0</span><span class="p">]),</span>
                <span class="c1">// Inputs
</span><span class="c1"></span>                <span class="p">.</span><span class="n">ins2oth</span>  <span class="p">(</span><span class="n">ins2oth</span><span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">0</span><span class="p">]),</span>
                <span class="p">.</span><span class="n">i</span>        <span class="p">(</span><span class="n">i</span><span class="p">));</span>

<span class="k">endmodule</span>
</code></pre></td></tr></table>
</div>
</div>
<h3 id="autoreg的使用">AUTOREG的使用</h3>

<p>如果模块输出来自寄存器，则需要将信号声明为寄存器和输出端口。 <strong>AUTOREG</strong> 将完成输出信号的寄存器声明，并且如果输出来自非寄存器，则不会添加reg声明。</p>
<div class="highlight"><div class="chroma">
<table class="lntable"><tr><td class="lntd">
<pre class="chroma"><code class="language-verilog" data-lang="verilog"><span class="lnt">1
</span><span class="lnt">2
</span><span class="lnt">3
</span><span class="lnt">4
</span><span class="lnt">5
</span><span class="lnt">6
</span><span class="lnt">7
</span><span class="lnt">8
</span></code></pre></td>
<td class="lntd">
<pre class="chroma"><code class="language-verilog" data-lang="verilog"><span class="k">module</span> <span class="n">ex_reg</span> <span class="p">(</span><span class="n">o</span><span class="p">,</span><span class="n">i</span><span class="p">)</span>
   <span class="k">output</span> <span class="n">o</span><span class="p">;</span>
   <span class="k">input</span> <span class="n">i</span><span class="p">;</span>

   <span class="cm">/*AUTOREG*/</span>

   <span class="k">always</span> <span class="n">o</span> <span class="o">=</span> <span class="n">i</span><span class="p">;</span>
<span class="k">endmodule</span>
</code></pre></td></tr></table>
</div>
</div>
<p>快捷键 <strong>C-c C-a</strong> 之后，实现AUTO机制，快捷键 <strong>C-c C-k</strong> 可取消AUTO效果。AUTO效果如下：</p>
<div class="highlight"><div class="chroma">
<table class="lntable"><tr><td class="lntd">
<pre class="chroma"><code class="language-verilog" data-lang="verilog"><span class="lnt"> 1
</span><span class="lnt"> 2
</span><span class="lnt"> 3
</span><span class="lnt"> 4
</span><span class="lnt"> 5
</span><span class="lnt"> 6
</span><span class="lnt"> 7
</span><span class="lnt"> 8
</span><span class="lnt"> 9
</span><span class="lnt">10
</span><span class="lnt">11
</span></code></pre></td>
<td class="lntd">
<pre class="chroma"><code class="language-verilog" data-lang="verilog"><span class="k">module</span> <span class="n">ex_reg</span> <span class="p">(</span><span class="n">o</span><span class="p">,</span><span class="n">i</span><span class="p">)</span>
   <span class="k">output</span> <span class="n">o</span><span class="p">;</span>
   <span class="k">input</span> <span class="n">i</span><span class="p">;</span>

   <span class="cm">/*AUTOREG*/</span>
   <span class="c1">// Beginning of automatic regs
</span><span class="c1"></span>   <span class="kt">reg</span>    <span class="n">o</span><span class="p">;</span>
   <span class="c1">// End of automatics
</span><span class="c1"></span>
   <span class="k">always</span> <span class="n">o</span> <span class="o">=</span> <span class="n">i</span><span class="p">;</span>
<span class="k">endmodule</span>
</code></pre></td></tr></table>
</div>
</div>
<h3 id="autoinput-autooutput的使用">AUTOINPUT、AUTOOUTPUT的使用</h3>

<p>在top层中，一般只有子模块的例化，没有任何其他粘合逻辑，这也是最期望的。这时top层通过 <strong>AUTOWIRE</strong> 声明了子模块的输出连线， <strong>AUTOINST</strong> 实现了子模块的实例化，其余未声明的信号，就是top模块的输入输出信号，我们可以通过 <strong>AUTOINPUT</strong> <strong>AUTOOUTPUT</strong> 完成输入输出信号的声明。</p>
<div class="highlight"><div class="chroma">
<table class="lntable"><tr><td class="lntd">
<pre class="chroma"><code class="language-verilog" data-lang="verilog"><span class="lnt"> 1
</span><span class="lnt"> 2
</span><span class="lnt"> 3
</span><span class="lnt"> 4
</span><span class="lnt"> 5
</span><span class="lnt"> 6
</span><span class="lnt"> 7
</span><span class="lnt"> 8
</span><span class="lnt"> 9
</span><span class="lnt">10
</span><span class="lnt">11
</span><span class="lnt">12
</span><span class="lnt">13
</span><span class="lnt">14
</span><span class="lnt">15
</span><span class="lnt">16
</span><span class="lnt">17
</span><span class="lnt">18
</span></code></pre></td>
<td class="lntd">
<pre class="chroma"><code class="language-verilog" data-lang="verilog"><span class="k">module</span> <span class="n">top_md</span><span class="p">(</span><span class="cm">/*AUTOARG*/</span><span class="p">);</span>
<span class="cm">/*AUTOINPUT*/</span>
<span class="cm">/*AUTOOUTPUT*/</span>

<span class="cm">/*AUTOREG*/</span>
<span class="cm">/*AUTOWIRE*/</span>

<span class="n">sub_md</span> <span class="n">i_sub_md112</span><span class="p">(</span><span class="cm">/*AUTOINST*/</span><span class="p">);</span>
<span class="k">endmodule</span> <span class="c1">// top_md
</span><span class="c1"></span>

<span class="k">module</span> <span class="n">sub_md</span><span class="p">(</span><span class="cm">/*AUTOARG*/</span><span class="p">);</span>
<span class="k">input</span>           <span class="n">din_a</span><span class="p">;</span>
<span class="k">input</span>  <span class="p">[</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>    <span class="n">din_b</span><span class="p">;</span>
<span class="k">output</span> <span class="p">[</span><span class="mh">2</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>    <span class="n">dout_a</span><span class="p">;</span>

<span class="k">assign</span> <span class="n">dout_a</span><span class="p">[</span><span class="mh">2</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span><span class="n">din_b</span><span class="p">,</span><span class="n">din_a</span><span class="p">};</span>
<span class="k">endmodule</span> <span class="c1">// sub_md
</span></code></pre></td></tr></table>
</div>
</div>
<p>快捷键 <strong>C-c C-a</strong> 之后，实现AUTO机制，快捷键 <strong>C-c C-k</strong> 可取消AUTO效果。AUTO效果如下：</p>
<div class="highlight"><div class="chroma">
<table class="lntable"><tr><td class="lntd">
<pre class="chroma"><code class="language-verilog" data-lang="verilog"><span class="lnt"> 1
</span><span class="lnt"> 2
</span><span class="lnt"> 3
</span><span class="lnt"> 4
</span><span class="lnt"> 5
</span><span class="lnt"> 6
</span><span class="lnt"> 7
</span><span class="lnt"> 8
</span><span class="lnt"> 9
</span><span class="lnt">10
</span><span class="lnt">11
</span><span class="lnt">12
</span><span class="lnt">13
</span><span class="lnt">14
</span><span class="lnt">15
</span><span class="lnt">16
</span><span class="lnt">17
</span><span class="lnt">18
</span><span class="lnt">19
</span><span class="lnt">20
</span><span class="lnt">21
</span><span class="lnt">22
</span><span class="lnt">23
</span><span class="lnt">24
</span><span class="lnt">25
</span><span class="lnt">26
</span></code></pre></td>
<td class="lntd">
<pre class="chroma"><code class="language-verilog" data-lang="verilog"><span class="k">module</span> <span class="n">top_md</span><span class="p">(</span><span class="cm">/*AUTOARG*/</span>
<span class="c1">// Outputs
</span><span class="c1"></span><span class="n">dout_a</span><span class="p">,</span>
<span class="c1">// Inputs
</span><span class="c1"></span><span class="n">din_b</span><span class="p">,</span> <span class="n">din_a</span>
<span class="p">);</span>
<span class="cm">/*AUTOINPUT*/</span>
<span class="c1">// Beginning of automatic inputs (from unused autoinst inputs)
</span><span class="c1"></span><span class="k">input</span>                   <span class="n">din_a</span><span class="p">;</span>                  <span class="c1">// To i_sub_md112 of sub_md.v
</span><span class="c1"></span><span class="k">input</span> <span class="p">[</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>             <span class="n">din_b</span><span class="p">;</span>                  <span class="c1">// To i_sub_md112 of sub_md.v
</span><span class="c1">// End of automatics
</span><span class="c1"></span><span class="cm">/*AUTOOUTPUT*/</span>
<span class="c1">// Beginning of automatic outputs (from unused autoinst outputs)
</span><span class="c1"></span><span class="k">output</span> <span class="p">[</span><span class="mh">2</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>            <span class="n">dout_a</span><span class="p">;</span>                 <span class="c1">// From i_sub_md112 of sub_md.v
</span><span class="c1">// End of automatics
</span><span class="c1"></span>
<span class="cm">/*AUTOREG*/</span>
<span class="cm">/*AUTOWIRE*/</span>

<span class="n">sub_md</span> <span class="n">i_sub_md112</span><span class="p">(</span><span class="cm">/*AUTOINST*/</span>
                   <span class="c1">// Outputs
</span><span class="c1"></span>                   <span class="p">.</span><span class="n">dout_a</span>              <span class="p">(</span><span class="n">dout_a</span><span class="p">[</span><span class="mh">2</span><span class="o">:</span><span class="mh">0</span><span class="p">]),</span>
                   <span class="c1">// Inputs
</span><span class="c1"></span>                   <span class="p">.</span><span class="n">din_a</span>               <span class="p">(</span><span class="n">din_a</span><span class="p">),</span>
                   <span class="p">.</span><span class="n">din_b</span>               <span class="p">(</span><span class="n">din_b</span><span class="p">[</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]));</span>
<span class="k">endmodule</span> <span class="c1">// top_md
</span></code></pre></td></tr></table>
</div>
</div>
<h3 id="autoreset的使用">AUTORESET的使用</h3>

<p>寄存器类型的变量往往需要赋初值。描述时序逻辑的always时，最好对复位条件下进行寄存器变量的初始化；描述组合逻辑的always时，最好对寄存器变量赋缺省值，这样不会产生latch。对于多信号的always语句，手动添加不仅费时，而且容易出错，此时我们可以使用 <strong>AUTORESET</strong> 自动完成。这里默认初始化赋值为0，如需其他值，需要将其手动添加到 <strong>AUTORESET</strong> 之前，AUTO不会对其重复添加。</p>
<div class="highlight"><div class="chroma">
<table class="lntable"><tr><td class="lntd">
<pre class="chroma"><code class="language-verilog" data-lang="verilog"><span class="lnt"> 1
</span><span class="lnt"> 2
</span><span class="lnt"> 3
</span><span class="lnt"> 4
</span><span class="lnt"> 5
</span><span class="lnt"> 6
</span><span class="lnt"> 7
</span><span class="lnt"> 8
</span><span class="lnt"> 9
</span><span class="lnt">10
</span><span class="lnt">11
</span><span class="lnt">12
</span><span class="lnt">13
</span><span class="lnt">14
</span><span class="lnt">15
</span><span class="lnt">16
</span><span class="lnt">17
</span><span class="lnt">18
</span><span class="lnt">19
</span><span class="lnt">20
</span><span class="lnt">21
</span><span class="lnt">22
</span><span class="lnt">23
</span><span class="lnt">24
</span></code></pre></td>
<td class="lntd">
<pre class="chroma"><code class="language-verilog" data-lang="verilog"><span class="kt">reg</span>        <span class="n">dout_a</span><span class="p">;</span>
<span class="kt">reg</span>  <span class="p">[</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">dout_b</span><span class="p">;</span>
<span class="kt">reg</span>  <span class="p">[</span><span class="mh">2</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">dout_c</span><span class="p">;</span>
<span class="kt">reg</span>        <span class="n">dout_x</span><span class="p">;</span>
<span class="kt">reg</span>  <span class="p">[</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">dout_y</span><span class="p">;</span>
<span class="kt">reg</span>  <span class="p">[</span><span class="mh">2</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">dout_z</span><span class="p">;</span>

<span class="k">always</span><span class="p">@(</span><span class="o">*</span><span class="p">)</span>
    <span class="cm">/*AUTORESET*/</span>
<span class="k">if</span> <span class="p">(</span><span class="n">sig1</span><span class="o">==</span><span class="mh">1</span><span class="mb">&#39;b1</span><span class="p">)</span><span class="k">begin</span>
    <span class="n">dout_a</span>      <span class="o">=</span> <span class="n">din0</span><span class="p">;</span>
    <span class="n">dout_b</span><span class="p">[</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span><span class="mh">2</span><span class="p">{</span><span class="n">din1</span><span class="p">}};</span>
    <span class="n">dout_c</span><span class="p">[</span><span class="mh">2</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span><span class="mh">3</span><span class="p">{</span><span class="n">din2</span><span class="p">}};</span>
<span class="k">end</span>

<span class="k">always</span><span class="p">@(</span><span class="k">posedge</span> <span class="n">clk</span> <span class="k">or</span> <span class="k">negedge</span> <span class="n">rst_n</span><span class="p">)</span>
<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">rst_n</span><span class="p">)</span><span class="k">begin</span>
    <span class="cm">/*AUTORESET*/</span>
<span class="k">end</span>
<span class="k">else</span> <span class="k">begin</span>
    <span class="n">dout_x</span>      <span class="o">&lt;=</span> <span class="n">din0</span><span class="p">;</span>
    <span class="n">dout_y</span><span class="p">[</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="o">&lt;=</span> <span class="p">{</span><span class="mh">2</span><span class="p">{</span><span class="n">din1</span><span class="p">}};</span>
    <span class="n">dout_z</span><span class="p">[</span><span class="mh">2</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="o">&lt;=</span> <span class="p">{</span><span class="mh">3</span><span class="p">{</span><span class="n">din2</span><span class="p">}};</span>
<span class="k">end</span>
</code></pre></td></tr></table>
</div>
</div>
<p>快捷键 <strong>C-c C-a</strong> 之后，实现AUTO机制，快捷键 <strong>C-c C-k</strong> 可取消AUTO效果。AUTO效果如下：</p>
<div class="highlight"><div class="chroma">
<table class="lntable"><tr><td class="lntd">
<pre class="chroma"><code class="language-verilog" data-lang="verilog"><span class="lnt"> 1
</span><span class="lnt"> 2
</span><span class="lnt"> 3
</span><span class="lnt"> 4
</span><span class="lnt"> 5
</span><span class="lnt"> 6
</span><span class="lnt"> 7
</span><span class="lnt"> 8
</span><span class="lnt"> 9
</span><span class="lnt">10
</span><span class="lnt">11
</span><span class="lnt">12
</span><span class="lnt">13
</span><span class="lnt">14
</span><span class="lnt">15
</span><span class="lnt">16
</span><span class="lnt">17
</span><span class="lnt">18
</span><span class="lnt">19
</span><span class="lnt">20
</span><span class="lnt">21
</span><span class="lnt">22
</span><span class="lnt">23
</span><span class="lnt">24
</span><span class="lnt">25
</span><span class="lnt">26
</span><span class="lnt">27
</span><span class="lnt">28
</span><span class="lnt">29
</span><span class="lnt">30
</span><span class="lnt">31
</span><span class="lnt">32
</span><span class="lnt">33
</span><span class="lnt">34
</span></code></pre></td>
<td class="lntd">
<pre class="chroma"><code class="language-verilog" data-lang="verilog"><span class="kt">reg</span>        <span class="n">dout_a</span><span class="p">;</span>
<span class="kt">reg</span>  <span class="p">[</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">dout_b</span><span class="p">;</span>
<span class="kt">reg</span>  <span class="p">[</span><span class="mh">2</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">dout_c</span><span class="p">;</span>
<span class="kt">reg</span>        <span class="n">dout_x</span><span class="p">;</span>
<span class="kt">reg</span>  <span class="p">[</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">dout_y</span><span class="p">;</span>
<span class="kt">reg</span>  <span class="p">[</span><span class="mh">2</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">dout_z</span><span class="p">;</span>

<span class="k">always</span><span class="p">@(</span><span class="o">*</span><span class="p">)</span>
    <span class="cm">/*AUTORESET*/</span>
    <span class="c1">// Beginning of autoreset for uninitialized flops
</span><span class="c1"></span>    <span class="n">dout_a</span> <span class="o">=</span> <span class="mh">1&#39;h0</span><span class="p">;</span>
    <span class="n">dout_b</span> <span class="o">=</span> <span class="mh">2&#39;h0</span><span class="p">;</span>
    <span class="n">dout_c</span> <span class="o">=</span> <span class="mh">3&#39;h0</span><span class="p">;</span>
    <span class="c1">// End of automatics
</span><span class="c1"></span><span class="k">if</span> <span class="p">(</span><span class="n">sig1</span><span class="o">==</span><span class="mh">1</span><span class="mb">&#39;b1</span><span class="p">)</span><span class="k">begin</span>
    <span class="n">dout_a</span>      <span class="o">=</span> <span class="n">din0</span><span class="p">;</span>
    <span class="n">dout_b</span><span class="p">[</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span><span class="mh">2</span><span class="p">{</span><span class="n">din1</span><span class="p">}};</span>
    <span class="n">dout_c</span><span class="p">[</span><span class="mh">2</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span><span class="mh">3</span><span class="p">{</span><span class="n">din2</span><span class="p">}};</span>
<span class="k">end</span>

<span class="k">always</span><span class="p">@(</span><span class="k">posedge</span> <span class="n">clk</span> <span class="k">or</span> <span class="k">negedge</span> <span class="n">rst_n</span><span class="p">)</span>
<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">rst_n</span><span class="p">)</span><span class="k">begin</span>
    <span class="cm">/*AUTORESET*/</span>
    <span class="c1">// Beginning of autoreset for uninitialized flops
</span><span class="c1"></span>    <span class="n">dout_x</span> <span class="o">&lt;=</span> <span class="mh">1&#39;h0</span><span class="p">;</span>
    <span class="n">dout_y</span> <span class="o">&lt;=</span> <span class="mh">2&#39;h0</span><span class="p">;</span>
    <span class="n">dout_z</span> <span class="o">&lt;=</span> <span class="mh">3&#39;h0</span><span class="p">;</span>
    <span class="c1">// End of automatics
</span><span class="c1"></span><span class="k">end</span>
<span class="k">else</span> <span class="k">begin</span>
    <span class="n">dout_x</span>      <span class="o">&lt;=</span> <span class="n">din0</span><span class="p">;</span>
    <span class="n">dout_y</span><span class="p">[</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="o">&lt;=</span> <span class="p">{</span><span class="mh">2</span><span class="p">{</span><span class="n">din1</span><span class="p">}};</span>
    <span class="n">dout_z</span><span class="p">[</span><span class="mh">2</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="o">&lt;=</span> <span class="p">{</span><span class="mh">3</span><span class="p">{</span><span class="n">din2</span><span class="p">}};</span>
<span class="k">end</span>
</code></pre></td></tr></table>
</div>
</div>
<p>注意，要先声明reg， <strong>AUTORESET</strong> 才会自动加上位宽，如果仍然不能自动将位宽加上，请在.emacs或.emacs.d/init.el文件添加以下设置：</p>
<div class="highlight"><div class="chroma">
<table class="lntable"><tr><td class="lntd">
<pre class="chroma"><code class="language-elisp" data-lang="elisp"><span class="lnt">1
</span></code></pre></td>
<td class="lntd">
<pre class="chroma"><code class="language-elisp" data-lang="elisp"><span class="p">(</span><span class="nb">setq</span> <span class="nv">verilog-auto-reset-widths</span> <span class="no">t</span><span class="p">)</span></code></pre></td></tr></table>
</div>
</div>
<p>如果对时序逻辑always语句中的复位赋值需要添加延迟，请在.emacs或.emacs.d/init.el文件添加以下设置（注意：#1后必须有空格）：</p>
<div class="highlight"><div class="chroma">
<table class="lntable"><tr><td class="lntd">
<pre class="chroma"><code class="language-elisp" data-lang="elisp"><span class="lnt">1
</span></code></pre></td>
<td class="lntd">
<pre class="chroma"><code class="language-elisp" data-lang="elisp"><span class="p">(</span><span class="nb">setq</span> <span class="nv">verilog-assignment-delay</span> <span class="s">&#34;#1 &#34;</span><span class="p">)</span></code></pre></td></tr></table>
</div>
</div>
<h3 id="autoreginput的使用">AUTOREGINPUT的使用</h3>

<p>在写测试激励时，往往将设计模块（也可以叫dut）作为一个子模块在testbench中进行实例化，这事需要定义一些reg类型的信号，作为dut的输入激励。 <strong>AUTOREGINPUT</strong> 可以帮你完成此任务。</p>
<div class="highlight"><div class="chroma">
<table class="lntable"><tr><td class="lntd">
<pre class="chroma"><code class="language-verilog" data-lang="verilog"><span class="lnt"> 1
</span><span class="lnt"> 2
</span><span class="lnt"> 3
</span><span class="lnt"> 4
</span><span class="lnt"> 5
</span><span class="lnt"> 6
</span><span class="lnt"> 7
</span><span class="lnt"> 8
</span><span class="lnt"> 9
</span><span class="lnt">10
</span><span class="lnt">11
</span><span class="lnt">12
</span><span class="lnt">13
</span><span class="lnt">14
</span><span class="lnt">15
</span><span class="lnt">16
</span><span class="lnt">17
</span><span class="lnt">18
</span><span class="lnt">19
</span><span class="lnt">20
</span><span class="lnt">21
</span><span class="lnt">22
</span><span class="lnt">23
</span><span class="lnt">24
</span><span class="lnt">25
</span></code></pre></td>
<td class="lntd">
<pre class="chroma"><code class="language-verilog" data-lang="verilog"><span class="k">module</span> <span class="n">testbench</span><span class="p">;</span>
<span class="cm">/*AUTOREGINPUT*/</span>

<span class="k">initial</span> <span class="k">begin</span>
    <span class="p">#</span><span class="mh">0</span>  <span class="k">begin</span> <span class="n">din1</span> <span class="o">=</span> <span class="mh">1</span><span class="mb">&#39;b0</span><span class="p">;</span> <span class="n">din2</span> <span class="o">=</span><span class="mh">1</span><span class="mb">&#39;b0</span><span class="p">;</span> <span class="k">end</span>
    <span class="p">#</span><span class="mh">10</span> <span class="k">begin</span> <span class="n">din1</span> <span class="o">=</span> <span class="mh">1</span><span class="mb">&#39;b0</span><span class="p">;</span> <span class="n">din2</span> <span class="o">=</span><span class="mh">1</span><span class="mb">&#39;b1</span><span class="p">;</span> <span class="k">end</span>
    <span class="p">#</span><span class="mh">10</span> <span class="k">begin</span> <span class="n">din1</span> <span class="o">=</span> <span class="mh">1</span><span class="mb">&#39;b1</span><span class="p">;</span> <span class="n">din2</span> <span class="o">=</span><span class="mh">1</span><span class="mb">&#39;b0</span><span class="p">;</span> <span class="k">end</span>
    <span class="p">#</span><span class="mh">10</span> <span class="k">begin</span> <span class="n">din1</span> <span class="o">=</span> <span class="mh">1</span><span class="mb">&#39;b1</span><span class="p">;</span> <span class="n">din2</span> <span class="o">=</span><span class="mh">1</span><span class="mb">&#39;b1</span><span class="p">;</span> <span class="k">end</span>
<span class="k">end</span>

<span class="n">dut</span> <span class="n">i_dut</span><span class="p">(</span><span class="cm">/*AUTOINST*/</span><span class="p">);</span>
<span class="k">endmodule</span> <span class="c1">// testbench
</span><span class="c1"></span>
<span class="k">module</span> <span class="n">dut</span><span class="p">(</span><span class="cm">/*AUTOARG*/</span>
<span class="c1">// Outputs
</span><span class="c1"></span><span class="n">dout</span><span class="p">,</span>
<span class="c1">// Inputs
</span><span class="c1"></span><span class="n">din1</span><span class="p">,</span> <span class="n">din2</span>
<span class="p">);</span>
<span class="k">input</span> <span class="n">din1</span><span class="p">;</span>
<span class="k">input</span> <span class="n">din2</span><span class="p">;</span>
<span class="k">output</span> <span class="n">dout</span><span class="p">;</span>

<span class="k">assign</span> <span class="n">dout</span> <span class="o">=</span> <span class="n">din1</span> <span class="o">&amp;</span> <span class="n">din2</span><span class="p">;</span>
<span class="k">endmodule</span>
</code></pre></td></tr></table>
</div>
</div>
<p>快捷键 <strong>C-c C-a</strong> 之后，实现AUTO机制，快捷键 <strong>C-c C-k</strong> 可取消AUTO效果。AUTO效果如下：</p>
<div class="highlight"><div class="chroma">
<table class="lntable"><tr><td class="lntd">
<pre class="chroma"><code class="language-verilog" data-lang="verilog"><span class="lnt"> 1
</span><span class="lnt"> 2
</span><span class="lnt"> 3
</span><span class="lnt"> 4
</span><span class="lnt"> 5
</span><span class="lnt"> 6
</span><span class="lnt"> 7
</span><span class="lnt"> 8
</span><span class="lnt"> 9
</span><span class="lnt">10
</span><span class="lnt">11
</span><span class="lnt">12
</span><span class="lnt">13
</span><span class="lnt">14
</span><span class="lnt">15
</span><span class="lnt">16
</span><span class="lnt">17
</span><span class="lnt">18
</span><span class="lnt">19
</span><span class="lnt">20
</span><span class="lnt">21
</span><span class="lnt">22
</span><span class="lnt">23
</span><span class="lnt">24
</span><span class="lnt">25
</span><span class="lnt">26
</span><span class="lnt">27
</span><span class="lnt">28
</span><span class="lnt">29
</span><span class="lnt">30
</span><span class="lnt">31
</span><span class="lnt">32
</span><span class="lnt">33
</span><span class="lnt">34
</span></code></pre></td>
<td class="lntd">
<pre class="chroma"><code class="language-verilog" data-lang="verilog"><span class="k">module</span> <span class="n">testbench</span><span class="p">;</span>
<span class="cm">/*AUTOREGINPUT*/</span>
<span class="c1">// Beginning of automatic reg inputs (for undeclared instantiated-module inputs)
</span><span class="c1"></span><span class="kt">reg</span>                     <span class="n">din1</span><span class="p">;</span>                   <span class="c1">// To i_dut of dut.v
</span><span class="c1"></span><span class="kt">reg</span>                     <span class="n">din2</span><span class="p">;</span>                   <span class="c1">// To i_dut of dut.v
</span><span class="c1">// End of automatics
</span><span class="c1"></span>
<span class="k">initial</span> <span class="k">begin</span>
    <span class="p">#</span><span class="mh">0</span>  <span class="k">begin</span> <span class="n">din1</span> <span class="o">=</span> <span class="mh">1</span><span class="mb">&#39;b0</span><span class="p">;</span> <span class="n">din2</span> <span class="o">=</span><span class="mh">1</span><span class="mb">&#39;b0</span><span class="p">;</span> <span class="k">end</span>
    <span class="p">#</span><span class="mh">10</span> <span class="k">begin</span> <span class="n">din1</span> <span class="o">=</span> <span class="mh">1</span><span class="mb">&#39;b0</span><span class="p">;</span> <span class="n">din2</span> <span class="o">=</span><span class="mh">1</span><span class="mb">&#39;b1</span><span class="p">;</span> <span class="k">end</span>
    <span class="p">#</span><span class="mh">10</span> <span class="k">begin</span> <span class="n">din1</span> <span class="o">=</span> <span class="mh">1</span><span class="mb">&#39;b1</span><span class="p">;</span> <span class="n">din2</span> <span class="o">=</span><span class="mh">1</span><span class="mb">&#39;b0</span><span class="p">;</span> <span class="k">end</span>
    <span class="p">#</span><span class="mh">10</span> <span class="k">begin</span> <span class="n">din1</span> <span class="o">=</span> <span class="mh">1</span><span class="mb">&#39;b1</span><span class="p">;</span> <span class="n">din2</span> <span class="o">=</span><span class="mh">1</span><span class="mb">&#39;b1</span><span class="p">;</span> <span class="k">end</span>
<span class="k">end</span>

<span class="n">dut</span> <span class="n">i_dut</span><span class="p">(</span><span class="cm">/*AUTOINST*/</span>
          <span class="c1">// Outputs
</span><span class="c1"></span>          <span class="p">.</span><span class="n">dout</span>                         <span class="p">(</span><span class="n">dout</span><span class="p">),</span>
          <span class="c1">// Inputs
</span><span class="c1"></span>          <span class="p">.</span><span class="n">din1</span>                         <span class="p">(</span><span class="n">din1</span><span class="p">),</span>
          <span class="p">.</span><span class="n">din2</span>                         <span class="p">(</span><span class="n">din2</span><span class="p">));</span>
<span class="k">endmodule</span> <span class="c1">// testbench
</span><span class="c1"></span>
<span class="k">module</span> <span class="n">dut</span><span class="p">(</span><span class="cm">/*AUTOARG*/</span>
<span class="c1">// Outputs
</span><span class="c1"></span><span class="n">dout</span><span class="p">,</span>
<span class="c1">// Inputs
</span><span class="c1"></span><span class="n">din1</span><span class="p">,</span> <span class="n">din2</span>
<span class="p">);</span>
<span class="k">input</span> <span class="n">din1</span><span class="p">;</span>
<span class="k">input</span> <span class="n">din2</span><span class="p">;</span>
<span class="k">output</span> <span class="n">dout</span><span class="p">;</span>

<span class="k">assign</span> <span class="n">dout</span> <span class="o">=</span> <span class="n">din1</span> <span class="o">&amp;</span> <span class="n">din2</span><span class="p">;</span>
<span class="k">endmodule</span>
</code></pre></td></tr></table>
</div>
</div>
<h2 id="其他使用技巧">其他使用技巧</h2>

<h3 id="多目录问题-如果文件在同一目录-可忽略">多目录问题（如果文件在同一目录，可忽略）</h3>

<p>我们的项目工程会有很多代码，存放在不同的文件目录里，而Verilog-mode进行 <strong>AUTOINST</strong> 只会自动查找当前目录，这时候就会遇到问题了。那我们就来讲一讲verilog-mode是如何查找的吧。首先如果您在单文件中定义了多个模块，则会优先选择当前文件中的模块，然后在当前文件所在目录查找，如果定义了verilog-library-extensions，则继续查找附加扩展名的文件中查找模块，最后，它在verilog-library-directories中定义的每个目录中查找。 因此，如果您有一个顶层模块需要实例化其他目录的子模块，则需要告诉Verilog-Mode在哪些目录中查找，最好的方法是在每个需要它们的Verilog文件的末尾定义库变量：</p>
<div class="highlight"><div class="chroma">
<table class="lntable"><tr><td class="lntd">
<pre class="chroma"><code class="language-verilog" data-lang="verilog"><span class="lnt">1
</span><span class="lnt">2
</span><span class="lnt">3
</span><span class="lnt">4
</span><span class="lnt">5
</span></code></pre></td>
<td class="lntd">
<pre class="chroma"><code class="language-verilog" data-lang="verilog"><span class="c1">// Local Variables:
</span><span class="c1">// verilog-library-directories:(&#34;.&#34; &#34;subdir&#34; &#34;subdir2&#34;)
</span><span class="c1">// verilog-library-files:(&#34;/some/path/technology.v&#34; &#34;/some/path/tech2.v&#34;)
</span><span class="c1">// verilog-library-extensions:(&#34;.v&#34; &#34;.h&#34;)
</span><span class="c1">// End:
</span></code></pre></td></tr></table>
</div>
</div>
<h3 id="define问题-如果auto相关内容不涉及define-可忽略">define问题（如果AUTO相关内容不涉及define，可忽略）</h3>

<p>使用AUTOINST或AUTOSENSE时，有些场景中信号会带有define，这时候需要verilog-mode将define信息读进来，才可以正确完成AUTO功能。使用如下：</p>
<div class="highlight"><div class="chroma">
<table class="lntable"><tr><td class="lntd">
<pre class="chroma"><code class="language-verilog" data-lang="verilog"><span class="lnt">1
</span><span class="lnt">2
</span><span class="lnt">3
</span><span class="lnt">4
</span></code></pre></td>
<td class="lntd">
<pre class="chroma"><code class="language-verilog" data-lang="verilog"><span class="c1">// Local Variables:
</span><span class="c1">// eval:(verilog-read-defines)
</span><span class="c1">// eval:(verilog-read-defines &#34;group_standard_includes.v&#34;)
</span><span class="c1">// End:
</span></code></pre></td></tr></table>
</div>
</div>
<p>第一行是读取当前文件中的define，第二行是读取define文件。</p>

<h3 id="include-file问题-如果auto相关内容不涉及include-可忽略">include file问题（如果AUTO相关内容不涉及include，可忽略）</h3>

<p>出于速度原因，Verilog-Mode不会自动读取include文件。这意味着include文件中定义的常量将不被作为AUTOSENSE的常量。解决方法如下：</p>
<div class="highlight"><div class="chroma">
<table class="lntable"><tr><td class="lntd">
<pre class="chroma"><code class="language-verilog" data-lang="verilog"><span class="lnt">1
</span><span class="lnt">2
</span><span class="lnt">3
</span></code></pre></td>
<td class="lntd">
<pre class="chroma"><code class="language-verilog" data-lang="verilog"><span class="c1">// Local Variables:
</span><span class="c1">// eval:(verilog-read-includes)
</span><span class="c1">// End:
</span></code></pre></td></tr></table>
</div>
</div>
<h3 id="verilog-mode-的auto使用方法">verilog-mode 的AUTO使用方法</h3>

<p>上文也看到了，可以通过打开emacs，使用快捷键来完成AUTO和取消AUTO，除此之外还可以当做脚本来处理，使用方法如下：</p>
<div class="highlight"><div class="chroma">
<table class="lntable"><tr><td class="lntd">
<pre class="chroma"><code class="language-bash" data-lang="bash"><span class="lnt">1
</span></code></pre></td>
<td class="lntd">
<pre class="chroma"><code class="language-bash" data-lang="bash">emacs --batch --no-site-file -l verilog-mode.el filename.v -f verilog-auto -f save-buffer</code></pre></td></tr></table>
</div>
</div>
<p>由此可见，我们可以通过脚本进行批量处理代码文件，完成AUTO机制，并且可以通过将不同目录文件复制其软连接到同一目录，再通过脚本实现AUTO机制，这样解决了不同目录对 <strong>AUTOINST</strong> 的影响。</p>

<h2 id="emacs的配置-关于verilog-mode">emacs的配置（关于verilog-mode）</h2>

<p>以下是我的关于verilog-mode的emacs配置内容，“;;”代表注释符号。(所有设置参数均已添加注释，查看其他参数可以在verilog-mode模式下快捷键C-h m，查看verilog-mode.el)</p>
<div class="highlight"><div class="chroma">
<table class="lntable"><tr><td class="lntd">
<pre class="chroma"><code class="language-elisp" data-lang="elisp"><span class="lnt"> 1
</span><span class="lnt"> 2
</span><span class="lnt"> 3
</span><span class="lnt"> 4
</span><span class="lnt"> 5
</span><span class="lnt"> 6
</span><span class="lnt"> 7
</span><span class="lnt"> 8
</span><span class="lnt"> 9
</span><span class="lnt">10
</span><span class="lnt">11
</span><span class="lnt">12
</span><span class="lnt">13
</span><span class="lnt">14
</span><span class="lnt">15
</span><span class="lnt">16
</span><span class="lnt">17
</span><span class="lnt">18
</span><span class="lnt">19
</span><span class="lnt">20
</span><span class="lnt">21
</span><span class="lnt">22
</span><span class="lnt">23
</span><span class="lnt">24
</span><span class="lnt">25
</span><span class="lnt">26
</span><span class="lnt">27
</span><span class="lnt">28
</span><span class="lnt">29
</span><span class="lnt">30
</span><span class="lnt">31
</span><span class="lnt">32
</span><span class="lnt">33
</span><span class="lnt">34
</span><span class="lnt">35
</span><span class="lnt">36
</span><span class="lnt">37
</span><span class="lnt">38
</span><span class="lnt">39
</span><span class="lnt">40
</span><span class="lnt">41
</span><span class="lnt">42
</span><span class="lnt">43
</span><span class="lnt">44
</span><span class="lnt">45
</span><span class="lnt">46
</span><span class="lnt">47
</span><span class="lnt">48
</span><span class="lnt">49
</span><span class="lnt">50
</span><span class="lnt">51
</span><span class="lnt">52
</span><span class="lnt">53
</span></code></pre></td>
<td class="lntd">
<pre class="chroma"><code class="language-elisp" data-lang="elisp"><span class="c1">;;my verilog mode config</span>
<span class="p">(</span><span class="nv">add-to-list</span> <span class="ss">&#39;auto-mode-alist</span><span class="o">&#39;</span> <span class="p">(</span><span class="s">&#34;\\.vp\\&#39;&#34;</span> <span class="o">.</span> <span class="nv">verilog-mode</span><span class="p">))</span>   <span class="c1">;;open *.vp file with verilog-mode</span>
<span class="p">(</span><span class="nv">add-to-list</span> <span class="ss">&#39;auto-mode-alist</span><span class="o">&#39;</span> <span class="p">(</span><span class="s">&#34;\\.svp\\&#39;&#34;</span> <span class="o">.</span> <span class="nv">verilog-mode</span><span class="p">))</span>  <span class="c1">;;open *.svp file with verilog-mode</span>

<span class="p">(</span><span class="nb">setq</span> <span class="nv">verilog-date-scientific-format</span> <span class="no">t</span><span class="p">)</span>   <span class="c1">;;dates are written in scientific format (e.g.  1997/09/17)</span>

<span class="p">(</span><span class="nb">setq-default</span> <span class="nv">indent-tabs-mode</span> <span class="no">nil</span><span class="p">)</span>       <span class="c1">;;false tab indent mode</span>
<span class="p">(</span><span class="nb">setq</span> <span class="nv">verilog-indent-level</span> <span class="mi">4</span><span class="p">)</span>             <span class="c1">;;Indentation of Verilog statements with respect to containing block</span>
<span class="p">(</span><span class="nb">setq</span> <span class="nv">verilog-indent-level-module</span> <span class="mi">0</span><span class="p">)</span>      <span class="c1">;;Indentation of Module level Verilog statements (eg always, initial)</span>
<span class="p">(</span><span class="nb">setq</span> <span class="nv">verilog-indent-level-declaration</span> <span class="mi">0</span><span class="p">)</span> <span class="c1">;;Indentation of declarations with respect to containing block</span>
<span class="p">(</span><span class="nb">setq</span> <span class="nv">verilog-case-indent</span> <span class="mi">4</span><span class="p">)</span>              <span class="c1">;;Indentation for case statements</span>
<span class="p">(</span><span class="nb">setq</span> <span class="nv">verilog-cexp-indent</span> <span class="mi">4</span><span class="p">)</span>              <span class="c1">;;Indentation of Verilog statements split across lines</span>
<span class="p">(</span><span class="nb">setq</span> <span class="nv">verilog-indent-lists</span> <span class="no">t</span><span class="p">)</span>             <span class="c1">;;Indentation of lists, look the under content.</span>
<span class="c1">;;  &#34;How to treat indenting items in a list.</span>
<span class="c1">;;If t (the default), indent as:</span>
<span class="c1">;;	always @( posedge a or</span>
<span class="c1">;;                reset ) begin</span>
<span class="c1">;;</span>
<span class="c1">;;If nil, treat as:</span>
<span class="c1">;;	always @( posedge a or</span>
<span class="c1">;;	   reset ) begin&#34;</span>

<span class="p">(</span><span class="nb">setq</span> <span class="nv">verilog-indent-level-behavioral</span> <span class="mi">4</span><span class="p">)</span>  <span class="c1">;;Absolute indentation of first begin in a task or function block</span>
<span class="p">(</span><span class="nb">setq</span> <span class="nv">verilog-indent-level-directive</span> <span class="mi">4</span><span class="p">)</span>   <span class="c1">;;Indentation to add to each level of \\=`ifdef declarations</span>
<span class="p">(</span><span class="nb">setq</span> <span class="nv">verilog-auto-indent-on-newline</span> <span class="no">t</span><span class="p">)</span>   <span class="c1">;;Non-nil means automatically indent line after newline</span>
<span class="p">(</span><span class="nb">setq</span> <span class="nv">verilog-tab-always-indent</span> <span class="no">t</span><span class="p">)</span>        <span class="c1">;;Non-nil means TAB should always re-indent the current line.</span>
                                          <span class="c1">;;A nil value means TAB will only reindent when at the beginning of the line.</span>

<span class="p">(</span><span class="nb">setq</span> <span class="nv">verilog-indent-begin-after-if</span> <span class="no">t</span><span class="p">)</span>    <span class="c1">;;Non-nil means indent begin statements following if, else, while, etc. Otherwise, line them up.</span>
<span class="p">(</span><span class="nb">setq</span> <span class="nv">verilog-auto-newline</span> <span class="no">t</span><span class="p">)</span>             <span class="c1">;;Non-nil means automatically newline after semicolons and the punctuation mark after an end</span>
<span class="p">(</span><span class="nb">setq</span> <span class="nv">verilog-auto-endcomments</span> <span class="no">t</span><span class="p">)</span>         <span class="c1">;;Non-nil means a comment /* ... */ is set after the ends which ends cases, tasks, functions and modules.  The type and name of the object will be set between the braces.</span>
<span class="p">(</span><span class="nb">setq</span> <span class="nv">verilog-auto-reset-widths</span> <span class="no">t</span><span class="p">)</span>        <span class="c1">;;True means AUTORESET should determine the width of signals</span>
<span class="p">(</span><span class="nb">setq</span> <span class="nv">verilog-assignment-delay</span> <span class="s">&#34;#1 &#34;</span><span class="p">)</span>     <span class="c1">;;Text used for delays in delayed assignments.  Add a trailing space if set</span>
<span class="p">(</span><span class="nb">setq</span> <span class="nv">verilog-auto-lineup</span> <span class="ss">&#39;all</span><span class="p">)</span>           <span class="c1">;;</span>
<span class="c1">;; &#34;Type of statements to lineup across multiple lines.</span>
<span class="c1">;;If `all&#39; is selected, then all line ups described below are done.</span>
<span class="c1">;;</span>
<span class="c1">;;If `declarations&#39;, then just declarations are lined up with any</span>
<span class="c1">;;preceding declarations, taking into account widths and the like,</span>
<span class="c1">;;so or example the code:</span>
<span class="c1">;;	reg [31:0] a;</span>
<span class="c1">;;	reg b;</span>
<span class="c1">;;would become</span>
<span class="c1">;;	reg [31:0] a;</span>
<span class="c1">;;	reg        b;</span>
<span class="c1">;;</span>
<span class="c1">;;If `assignment&#39;, then assignments are lined up with any preceding</span>
<span class="c1">;;assignments, so for example the code</span>
<span class="c1">;;	a_long_variable &lt;= b + c;</span>
<span class="c1">;;	d = e + f;</span>
<span class="c1">;;would become</span>
<span class="c1">;;	a_long_variable &lt;= b + c;</span>
<span class="c1">;;	d                = e + f;</span></code></pre></td></tr></table>
</div>
</div>
<p>有些参数目前我也不清楚具体用法和含义，如有其他好用的配置参数，欢迎推荐给我。</p>

<h2 id="忘了c-c-c-a怎么办">忘了C-c C-a怎么办</h2>

<p>有时候我们会忘记 <strong>C-c C-a</strong> ，显然这样会导致代码错误，如果是全部未实现AUTO还好，很容易及时发现，但是如果是在修改代码，并且仅仅是很小的改动，在功能仿真时不能及时发现，那就成了隐藏的bug，后果还是很严重的。比如组合逻辑always块的 <strong>AUTORESET</strong> ，功能仿真时并不容易被发现。 所以为了防止忘记 <strong>C-c C-a</strong> ，这里提供两种方案：</p>

<ul>
<li>将verilog-auto与保存文件的 <strong>C-x C-s</strong> 绑定（注意，只有使用 <strong>C-x C-s</strong> 才有效，功能栏点击保存不会实现AUTO），请将以下代码添加到.emacs或.emacs.d/init.el（只在verilog-mode下有效，不会影响其他模式）</li>
</ul>

<!--listend-->
<div class="highlight"><div class="chroma">
<table class="lntable"><tr><td class="lntd">
<pre class="chroma"><code class="language-elisp" data-lang="elisp"><span class="lnt">1
</span><span class="lnt">2
</span><span class="lnt">3
</span><span class="lnt">4
</span><span class="lnt">5
</span><span class="lnt">6
</span><span class="lnt">7
</span></code></pre></td>
<td class="lntd">
<pre class="chroma"><code class="language-elisp" data-lang="elisp"><span class="p">(</span><span class="nv">add-hook</span> <span class="ss">&#39;verilog-mode-hook</span>
    <span class="o">&#39;</span><span class="p">(</span><span class="nb">lambda</span> <span class="p">()</span>
        <span class="p">(</span><span class="nv">local-set-key</span> <span class="p">(</span><span class="nv">kbd</span> <span class="s">&#34;C-x C-s&#34;</span><span class="p">)</span>
            <span class="o">&#39;</span><span class="p">(</span><span class="nb">lambda</span> <span class="p">()</span>
                <span class="p">(</span><span class="nb">interactive</span><span class="p">)</span>
                <span class="p">(</span><span class="nv">verilog-auto</span><span class="p">)</span>
                <span class="p">(</span><span class="nv">save-buffer</span><span class="p">)))))</span></code></pre></td></tr></table>
</div>
</div>
<ul>
<li>使用脚本处理，将自己的源文件通过脚本处理后生成新的文件，比如我将原始文件命名为 *.vp 或 *.svp，最终处理后的文件为 *.v 或 *.sv，这样可以避免忘记完成verilog-auto。以脚本的形式进行处理还有一个好处，那就是对vim以及其他编辑器使用者比较友好，因为并非所有开发者都使用emacs。脚本处理命令如下：</li>
</ul>

<!--listend-->
<div class="highlight"><div class="chroma">
<table class="lntable"><tr><td class="lntd">
<pre class="chroma"><code class="language-bash" data-lang="bash"><span class="lnt">1
</span></code></pre></td>
<td class="lntd">
<pre class="chroma"><code class="language-bash" data-lang="bash">emacs --batch --no-site-file -l verilog-mode.el filename.v -f verilog-auto -f save-buffer</code></pre></td></tr></table>
</div>
</div>
<h2 id="快捷键插入内容">快捷键插入内容</h2>
<div class="highlight"><div class="chroma">
<table class="lntable"><tr><td class="lntd">
<pre class="chroma"><code class="language-text" data-lang="text"><span class="lnt"> 1
</span><span class="lnt"> 2
</span><span class="lnt"> 3
</span><span class="lnt"> 4
</span><span class="lnt"> 5
</span><span class="lnt"> 6
</span><span class="lnt"> 7
</span><span class="lnt"> 8
</span><span class="lnt"> 9
</span><span class="lnt">10
</span><span class="lnt">11
</span><span class="lnt">12
</span><span class="lnt">13
</span><span class="lnt">14
</span><span class="lnt">15
</span><span class="lnt">16
</span><span class="lnt">17
</span><span class="lnt">18
</span><span class="lnt">19
</span><span class="lnt">20
</span><span class="lnt">21
</span><span class="lnt">22
</span><span class="lnt">23
</span><span class="lnt">24
</span><span class="lnt">25
</span><span class="lnt">26
</span><span class="lnt">27
</span><span class="lnt">28
</span><span class="lnt">29
</span><span class="lnt">30
</span><span class="lnt">31
</span></code></pre></td>
<td class="lntd">
<pre class="chroma"><code class="language-text" data-lang="text">C-c C-t a  Insert an always @(AS) begin .. end block.
   C-c C-t b  Insert a begin .. end block.
   C-c C-t c  Insert a case block, prompting for details.
   C-c C-t f  Insert a for (...) begin .. end block, prompting for details.
   C-c C-t g  Insert a generate .. endgenerate block.
   C-c C-t h  Insert a header block at the top of file.
   C-c C-t i  Insert an initial begin .. end block.
   C-c C-t j  Insert a fork begin .. end .. join block.
   C-c C-t m  Insert a module .. (/*AUTOARG*/);.. endmodule block.
   C-c C-t o  Insert an OVM Class block.
   C-c C-t u  Insert an UVM Object block.
   C-c C-t U  Insert an UVM Component block.
   C-c C-t p  Insert a primitive .. (.. );.. endprimitive block.
   C-c C-t r  Insert a repeat (..) begin .. end block.
   C-c C-t s  Insert a specify .. endspecify block.
   C-c C-t t  Insert a task .. begin .. end endtask block.
   C-c C-t w  Insert a while (...) begin .. end block, prompting for details.
   C-c C-t x  Insert a casex (...) item: begin.. end endcase block, prompting for details.
   C-c C-t z  Insert a casez (...) item: begin.. end endcase block, prompting for details.
   C-c C-t ?  Insert an if (..) begin .. end block.
   C-c C-t :  Insert an else if (..) begin .. end block.
   C-c C-t /  Insert a comment block.
   C-c C-t A  Insert an assign .. = ..; statement.
   C-c C-t F  Insert a function .. begin .. end endfunction block.
   C-c C-t I  Insert an input declaration, prompting for details.
   C-c C-t O  Insert an output declaration, prompting for details.
   C-c C-t S  Insert a state machine definition, prompting for details.
   C-c C-t =  Insert an inout declaration, prompting for details.
   C-c C-t W  Insert a wire declaration, prompting for details.
   C-c C-t R  Insert a register declaration, prompting for details.
   C-c C-t D  Define signal under point as a register at the top of the modul</code></pre></td></tr></table>
</div>
</div>
<hr />

<p><strong><em>文章原创，可能存在部分错误，欢迎指正，联系邮箱 cao_arvin@163.com。</em></strong></p>

    </div>

    
    
<div class="post-copyright">
  <p class="copyright-item">
    <span class="item-title">文章作者</span>
    <span class="item-content">文辉</span>
  </p>
  <p class="copyright-item">
    <span class="item-title">上次更新</span>
    <span class="item-content">
      2020-01-10
      
    </span>
  </p>
  
  <p class="copyright-item">
    <span class="item-title">许可协议</span>
    <span class="item-content">文辉原创文章，如需转载请注明出处，谢谢！！！</span>
  </p>
</div>


    
    

    <footer class="post-footer">
      <div class="post-tags">
          <a href="https://wenhui.space/tags/emacs/">emacs</a>
          <a href="https://wenhui.space/tags/verilog/">verilog</a>
          
        </div>

      
      <nav class="post-nav">
        
          <a class="prev" href="/post/about_emacs/verilog_perl_useguide/">
            
            <i class="iconfont">
              <svg  class="icon" viewBox="0 0 1024 1024" version="1.1"
  xmlns="http://www.w3.org/2000/svg" xmlns:xlink="http://www.w3.org/1999/xlink"
  width="18" height="18">
  <path d="M691.908486 949.511495l75.369571-89.491197c10.963703-12.998035 10.285251-32.864502-1.499144-44.378743L479.499795 515.267417 757.434875 204.940602c11.338233-12.190647 11.035334-32.285311-0.638543-44.850487l-80.46666-86.564541c-11.680017-12.583596-30.356378-12.893658-41.662889-0.716314L257.233596 494.235404c-11.332093 12.183484-11.041474 32.266891 0.657986 44.844348l80.46666 86.564541c1.772366 1.910513 3.706415 3.533476 5.750981 4.877077l306.620399 321.703933C662.505829 963.726242 680.945807 962.528973 691.908486 949.511495z"></path>
</svg>

            </i>
            <span class="prev-text nav-default">Emacs Verilog Perl 的使用</span>
            <span class="prev-text nav-mobile">上一篇</span>
          </a>
        
          <a class="next" href="/post/other_tools_tips/install_plugins_for_firefox/">
            <span class="next-text nav-default">为firefox安装插件</span>
            <span class="prev-text nav-mobile">下一篇</span>
            
            <i class="iconfont">
              <svg class="icon" viewBox="0 0 1024 1024" version="1.1"
  xmlns="http://www.w3.org/2000/svg" xmlns:xlink="http://www.w3.org/1999/xlink"
  width="18" height="18">
  <path d="M332.091514 74.487481l-75.369571 89.491197c-10.963703 12.998035-10.285251 32.864502 1.499144 44.378743l286.278095 300.375162L266.565125 819.058374c-11.338233 12.190647-11.035334 32.285311 0.638543 44.850487l80.46666 86.564541c11.680017 12.583596 30.356378 12.893658 41.662889 0.716314l377.434212-421.426145c11.332093-12.183484 11.041474-32.266891-0.657986-44.844348l-80.46666-86.564541c-1.772366-1.910513-3.706415-3.533476-5.750981-4.877077L373.270379 71.774697C361.493148 60.273758 343.054193 61.470003 332.091514 74.487481z"></path>
</svg>

            </i>
          </a>
      </nav>
    </footer>
  </article>

  
  
  
  

  
  

  

  
  

  

  

  

    

  

        </div>
      </div>
    </main>

    <footer id="footer" class="footer">
      <div class="icon-links">
  


 
</div>

<div class="copyright">
  <span class="power-by">
    Powered by <a class="hexo-link" href="https://gohugo.io">Hugo</a>
  </span>
  <span class="division">|</span>
  <span class="theme-info">
    Theme - <a class="theme-link" href="https://github.com/xianmin/hugo-theme-jane">Jane</a>
  </span>

  <span class="copyright-year">
    &copy;
    
      2019 -
    2020
    <span class="heart">
      
      <i class="iconfont">
        <svg class="icon" viewBox="0 0 1025 1024" version="1.1"
  xmlns="http://www.w3.org/2000/svg" xmlns:xlink="http://www.w3.org/1999/xlink"
  width="14" height="14">
  <path d="M1000.1 247.9c-15.5-37.3-37.6-70.6-65.7-98.9-54.4-54.8-125.8-85-201-85-85.7 0-166 39-221.4 107.4C456.6 103 376.3 64 290.6 64c-75.1 0-146.5 30.4-201.1 85.6-28.2 28.5-50.4 61.9-65.8 99.3-16 38.8-24 79.9-23.6 122.2 0.7 91.7 40.1 177.2 108.1 234.8 3.1 2.6 6 5.1 8.9 7.8 14.9 13.4 58 52.8 112.6 102.7 93.5 85.5 209.9 191.9 257.5 234.2 7 6.1 15.8 9.5 24.9 9.5 9.2 0 18.1-3.4 24.9-9.5 34.5-30.7 105.8-95.9 181.4-165 74.2-67.8 150.9-138 195.8-178.2 69.5-57.9 109.6-144.4 109.9-237.3 0.1-42.5-8-83.6-24-122.2z"
   fill="#8a8a8a"></path>
</svg>

      </i>
    </span><span class="author">
        文辉
        
      </span></span>

  
  

  
</div>

    </footer>

    <div class="back-to-top" id="back-to-top">
      <i class="iconfont">
        
        <svg class="icon" viewBox="0 0 1024 1024" version="1.1"
  xmlns="http://www.w3.org/2000/svg" xmlns:xlink="http://www.w3.org/1999/xlink"
  width="35" height="35">
  <path d="M510.866688 227.694839 95.449397 629.218702l235.761562 0-2.057869 328.796468 362.40389 0L691.55698 628.188232l241.942331-3.089361L510.866688 227.694839zM63.840492 63.962777l894.052392 0 0 131.813095L63.840492 195.775872 63.840492 63.962777 63.840492 63.962777zM63.840492 63.962777"></path>
</svg>

      </i>
    </div>
  </div>
  
<script type="text/javascript" src="https://cdn.bootcss.com/jquery/3.2.1/jquery.min.js" crossorigin="anonymous"></script>
  <script type="text/javascript" src="https://cdn.bootcss.com/slideout/1.0.1/slideout.min.js" crossorigin="anonymous"></script>




<script type="text/javascript" src="/js/main.638251f4230630f0335d8c6748e53a96f94b72670920b60c09a56fdc8bece214.js" integrity="sha256-Y4JR9CMGMPAzXYxnSOU6lvlLcmcJILYMCaVv3Ivs4hQ=" crossorigin="anonymous"></script>












  
    <script src="/js/load-photoswipe.js"></script>
    <script src="https://cdnjs.cloudflare.com/ajax/libs/photoswipe/4.1.1/photoswipe.min.js" integrity="sha256-UplRCs9v4KXVJvVY+p+RSo5Q4ilAUXh7kpjyIP5odyc="
      crossorigin="anonymous"></script>
    <script src="https://cdnjs.cloudflare.com/ajax/libs/photoswipe/4.1.1/photoswipe-ui-default.min.js" integrity="sha256-PWHOlUzc96pMc8ThwRIXPn8yH4NOLu42RQ0b9SpnpFk="
      crossorigin="anonymous"></script>
  















</body>
</html>
