

================================================================
== Vitis HLS Report for 'MPSQ'
================================================================
* Date:           Mon Aug  5 17:49:42 2024

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
* Project:        PatchMaker_tanishGit
* Solution:       solutionSC4 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu19p-fsvb3824-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.00 ns|  2.190 ns|     0.81 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-----------------------------+------------------+---------+---------+----------+----------+-----+-----+---------+
        |                             |                  |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |           Instance          |      Module      |   min   |   max   |    min   |    max   | min | max |   Type  |
        +-----------------------------+------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_solveNextColumn_fu_437   |solveNextColumn   |        ?|        ?|         ?|         ?|    ?|    ?|     none|
        |grp_initializeArrays_fu_459  |initializeArrays  |      317|      317|  0.951 us|  0.951 us|  317|  317|     none|
        +-----------------------------+------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +--------------------------------------------------------------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                                                                                                |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                                                            Loop Name                                                           |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------------------------------------------------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- initGDarrayDecoded_perLayer_initGDarrayDecoded_perPoint                                                                       |     1282|     1282|         4|          1|          1|  1280|       yes|
        |- shadowQuilt_loop                                                                                                              |        ?|        ?|         ?|          -|          -|     ?|        no|
        |- finalSPOutputInit_perPatch_PatchSTREAM0_finalSPOutputInit_perSuperpoint_PatchSTREAM0_finalSPOutputInit_perPoint_PatchSTREAM0  |      242|      242|         4|          1|          1|   240|       yes|
        |- VITIS_LOOP_772_1_VITIS_LOOP_774_2                                                                                             |       80|       80|         1|          1|          1|    80|       yes|
        |- finalSPOutputInit_perSuperpoint_PatchSTREAMD_finalSPOutputInit_perPoint_PatchSTREAMD                                          |       80|       80|         2|          1|          1|    80|       yes|
        +--------------------------------------------------------------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      517|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        9|     2|    33611|    41854|    -|
|Memory               |        2|     -|       34|       70|    -|
|Multiplexer          |        -|     -|        -|      549|    -|
|Register             |        -|     -|      523|       64|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |       11|     2|    34168|    43054|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1080|   960|  2042880|  1021440|   80|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        1|    ~0|        1|        4|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  3840|  8171520|  4085760|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |       ~0|    ~0|       ~0|        1|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------+------------------+---------+----+-------+-------+-----+
    |           Instance          |      Module      | BRAM_18K| DSP|   FF  |  LUT  | URAM|
    +-----------------------------+------------------+---------+----+-------+-------+-----+
    |grp_initializeArrays_fu_459  |initializeArrays  |        0|   0|     96|    584|    0|
    |grp_solveNextColumn_fu_437   |solveNextColumn   |        9|   2|  33515|  41270|    0|
    +-----------------------------+------------------+---------+----+-------+-------+-----+
    |Total                        |                  |        9|   2|  33611|  41854|    0|
    +-----------------------------+------------------+---------+----+-------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    +-------------------------+-----------------------+---------+----+----+-----+------+-----+------+-------------+
    |          Memory         |         Module        | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------------------+-----------------------+---------+----+----+-----+------+-----+------+-------------+
    |GDarrayDecoded_V_U       |GDarrayDecoded_V       |        0|   0|   0|    0|  2560|   32|     1|        81920|
    |dummyPatch_V_U           |dummyPatch_V           |        0|   2|   5|    0|    80|    1|     1|           80|
    |patches_parameters_V_U   |patches_parameters_V   |        0|  32|  65|    0|    72|   32|     1|         2304|
    |patches_superpoints_V_U  |patches_superpoints_V  |        2|   0|   0|    0|   240|   64|     1|        15360|
    +-------------------------+-----------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total                    |                       |        2|  34|  70|    0|  2952|  129|     4|        99664|
    +-------------------------+-----------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |add_ln720_1_fu_467_p2              |         +|   0|  0|  18|          11|           1|
    |add_ln720_fu_479_p2                |         +|   0|  0|  10|           3|           1|
    |add_ln726_fu_511_p2                |         +|   0|  0|  16|           9|           1|
    |add_ln731_fu_531_p2                |         +|   0|  0|  19|          12|          12|
    |add_ln758_1_fu_608_p2              |         +|   0|  0|  15|           8|           1|
    |add_ln758_fu_620_p2                |         +|   0|  0|  10|           3|           2|
    |add_ln761_1_fu_732_p2              |         +|   0|  0|  15|           8|           1|
    |add_ln761_fu_688_p2                |         +|   0|  0|  10|           3|           1|
    |add_ln764_fu_726_p2                |         +|   0|  0|  12|           5|           1|
    |add_ln766_1_fu_720_p2              |         +|   0|  0|   7|           4|           4|
    |add_ln766_2_fu_756_p2              |         +|   0|  0|  15|           8|           8|
    |add_ln766_fu_664_p2                |         +|   0|  0|   7|           4|           4|
    |add_ln772_1_fu_767_p2              |         +|   0|  0|  14|           7|           1|
    |add_ln772_fu_779_p2                |         +|   0|  0|  10|           3|           1|
    |add_ln774_fu_830_p2                |         +|   0|  0|  12|           5|           1|
    |add_ln776_fu_819_p2                |         +|   0|  0|  14|           7|           7|
    |add_ln782_1_fu_836_p2              |         +|   0|  0|  14|           7|           1|
    |add_ln782_fu_848_p2                |         +|   0|  0|  10|           3|           1|
    |add_ln785_fu_899_p2                |         +|   0|  0|  12|           5|           1|
    |add_ln787_fu_888_p2                |         +|   0|  0|  14|           7|           7|
    |loopCounter_3_fu_596_p2            |         +|   0|  0|  39|          32|           1|
    |and_ln758_fu_682_p2                |       and|   0|  0|   2|           1|           1|
    |ap_block_pp1_stage0_01001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp3_stage0_01001          |       and|   0|  0|   2|           1|           1|
    |ap_block_state13_pp1_stage0_iter3  |       and|   0|  0|   2|           1|           1|
    |ap_block_state18_pp3_stage0_iter1  |       and|   0|  0|   2|           1|           1|
    |ap_block_state9_on_subcall_done    |       and|   0|  0|   2|           1|           1|
    |icmp_ln720_fu_473_p2               |      icmp|   0|  0|  11|          11|          11|
    |icmp_ln726_fu_485_p2               |      icmp|   0|  0|  11|           9|          10|
    |icmp_ln748_fu_602_p2               |      icmp|   0|  0|  20|          32|           5|
    |icmp_ln758_fu_614_p2               |      icmp|   0|  0|  11|           8|           6|
    |icmp_ln761_fu_626_p2               |      icmp|   0|  0|  11|           8|           7|
    |icmp_ln764_fu_676_p2               |      icmp|   0|  0|  10|           5|           6|
    |icmp_ln772_fu_773_p2               |      icmp|   0|  0|  10|           7|           7|
    |icmp_ln774_fu_785_p2               |      icmp|   0|  0|  10|           5|           6|
    |icmp_ln782_fu_842_p2               |      icmp|   0|  0|  10|           7|           7|
    |icmp_ln785_fu_854_p2               |      icmp|   0|  0|  10|           5|           6|
    |icmp_ln886_fu_590_p2               |      icmp|   0|  0|  20|          32|          26|
    |or_ln732_fu_579_p2                 |        or|   0|  0|  12|          12|           1|
    |or_ln761_fu_694_p2                 |        or|   0|  0|   2|           1|           1|
    |select_ln720_1_fu_499_p3           |    select|   0|  0|   3|           1|           3|
    |select_ln720_fu_491_p3             |    select|   0|  0|   9|           1|           1|
    |select_ln758_1_fu_640_p3           |    select|   0|  0|   3|           1|           3|
    |select_ln758_fu_632_p3             |    select|   0|  0|   3|           1|           1|
    |select_ln761_1_fu_708_p3           |    select|   0|  0|   3|           1|           3|
    |select_ln761_2_fu_738_p3           |    select|   0|  0|   8|           1|           1|
    |select_ln761_fu_700_p3             |    select|   0|  0|   5|           1|           1|
    |select_ln772_1_fu_799_p3           |    select|   0|  0|   3|           1|           3|
    |select_ln772_fu_791_p3             |    select|   0|  0|   5|           1|           1|
    |select_ln782_1_fu_868_p3           |    select|   0|  0|   3|           1|           3|
    |select_ln782_fu_860_p3             |    select|   0|  0|   5|           1|           1|
    |ap_enable_pp0                      |       xor|   0|  0|   2|           1|           2|
    |ap_enable_pp1                      |       xor|   0|  0|   2|           1|           2|
    |ap_enable_pp3                      |       xor|   0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1            |       xor|   0|  0|   2|           2|           1|
    |ap_enable_reg_pp1_iter1            |       xor|   0|  0|   2|           2|           1|
    |ap_enable_reg_pp3_iter1            |       xor|   0|  0|   2|           2|           1|
    |xor_ln758_fu_670_p2                |       xor|   0|  0|   2|           1|           2|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |Total                              |          |   0|  0| 517|         323|         195|
    +-----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------+----+-----------+-----+-----------+
    |              Name              | LUT| Input Size| Bits| Total Bits|
    +--------------------------------+----+-----------+-----+-----------+
    |GDarrayDecoded_V_address0       |  14|          3|   12|         36|
    |GDarrayDecoded_V_ce0            |  14|          3|    1|          3|
    |a_8_reg_327                     |   9|          2|    3|          6|
    |a_reg_271                       |   9|          2|    3|          6|
    |ap_NS_fsm                       |  65|         13|    1|         13|
    |ap_enable_reg_pp0_iter1         |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter3         |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter1         |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter3         |   9|          2|    1|          2|
    |ap_enable_reg_pp3_iter1         |  14|          3|    1|          3|
    |ap_phi_mux_a_8_phi_fu_331_p4    |   9|          2|    3|          6|
    |ap_phi_mux_a_phi_fu_275_p4      |   9|          2|    3|          6|
    |ap_phi_mux_b_10_phi_fu_353_p4   |   9|          2|    3|          6|
    |ap_phi_mux_b_12_phi_fu_419_p4   |   9|          2|    3|          6|
    |apexZ0_V_2_reg_293              |   9|          2|   32|         64|
    |b_10_reg_349                    |   9|          2|    3|          6|
    |b_11_reg_382                    |   9|          2|    3|          6|
    |b_12_reg_415                    |   9|          2|    3|          6|
    |b_reg_282                       |   9|          2|    9|         18|
    |c_6_reg_393                     |   9|          2|    5|         10|
    |c_7_reg_426                     |   9|          2|    5|         10|
    |c_reg_360                       |   9|          2|    5|         10|
    |dummyPatch_V_address0           |  20|          4|    7|         28|
    |indvar_flatten21_reg_316        |   9|          2|    8|         16|
    |indvar_flatten29_reg_371        |   9|          2|    7|         14|
    |indvar_flatten37_reg_404        |   9|          2|    7|         14|
    |indvar_flatten7_reg_338         |   9|          2|    8|         16|
    |indvar_flatten_reg_260          |   9|          2|   11|         22|
    |loopCounter_reg_305             |   9|          2|   32|         64|
    |n_patches_o                     |   9|          2|    8|         16|
    |output_patch_stream_V_blk_n     |   9|          2|    1|          2|
    |output_patch_stream_V_din       |  14|          3|   64|        192|
    |output_patch_stream_V_write     |  14|          3|    1|          3|
    |patches_parameters_V_address0   |  14|          3|    7|         21|
    |patches_parameters_V_ce0        |  14|          3|    1|          3|
    |patches_parameters_V_ce1        |   9|          2|    1|          2|
    |patches_parameters_V_d0         |  14|          3|   32|         96|
    |patches_parameters_V_we0        |  14|          3|    1|          3|
    |patches_parameters_V_we1        |   9|          2|    1|          2|
    |patches_superpoints_V_address0  |  20|          4|    8|         32|
    |patches_superpoints_V_ce0       |  20|          4|    1|          4|
    |patches_superpoints_V_ce1       |   9|          2|    1|          2|
    |patches_superpoints_V_d0        |  14|          3|   64|        192|
    |patches_superpoints_V_we0       |  14|          3|    1|          3|
    |patches_superpoints_V_we1       |   9|          2|    1|          2|
    +--------------------------------+----+-----------+-----+-----------+
    |Total                           | 549|        118|  375|        978|
    +--------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------+----+----+-----+-----------+
    |                   Name                   | FF | LUT| Bits| Const Bits|
    +------------------------------------------+----+----+-----+-----------+
    |a_8_reg_327                               |   3|   0|    3|          0|
    |a_reg_271                                 |   3|   0|    3|          0|
    |add_ln731_reg_951                         |  12|   0|   12|          0|
    |add_ln731_reg_951_pp0_iter2_reg           |  12|   0|   12|          0|
    |add_ln766_1_reg_1014                      |   4|   0|    4|          0|
    |ap_CS_fsm                                 |  12|   0|   12|          0|
    |ap_enable_reg_pp0_iter0                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0                   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1                   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter2                   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter3                   |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter0                   |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter1                   |   1|   0|    1|          0|
    |apexZ0_V_2_reg_293                        |  32|   0|   32|          0|
    |b_10_reg_349                              |   3|   0|    3|          0|
    |b_11_reg_382                              |   3|   0|    3|          0|
    |b_12_reg_415                              |   3|   0|    3|          0|
    |b_reg_282                                 |   9|   0|    9|          0|
    |c_6_reg_393                               |   5|   0|    5|          0|
    |c_7_reg_426                               |   5|   0|    5|          0|
    |c_reg_360                                 |   5|   0|    5|          0|
    |grp_initializeArrays_fu_459_ap_start_reg  |   1|   0|    1|          0|
    |grp_solveNextColumn_fu_437_ap_start_reg   |   1|   0|    1|          0|
    |icmp_ln720_reg_925                        |   1|   0|    1|          0|
    |icmp_ln748_reg_981                        |   1|   0|    1|          0|
    |icmp_ln758_reg_995                        |   1|   0|    1|          0|
    |icmp_ln782_reg_1062                       |   1|   0|    1|          0|
    |icmp_ln886_reg_972                        |   1|   0|    1|          0|
    |indvar_flatten21_reg_316                  |   8|   0|    8|          0|
    |indvar_flatten29_reg_371                  |   7|   0|    7|          0|
    |indvar_flatten37_reg_404                  |   7|   0|    7|          0|
    |indvar_flatten7_reg_338                   |   8|   0|    8|          0|
    |indvar_flatten_reg_260                    |  11|   0|   11|          0|
    |loopCounter_3_reg_976                     |  32|   0|   32|          0|
    |loopCounter_reg_305                       |  32|   0|   32|          0|
    |patches_superpoints_V_load_reg_1034       |  64|   0|   64|          0|
    |select_ln720_1_reg_934                    |   3|   0|    3|          0|
    |select_ln720_reg_929                      |   9|   0|    9|          0|
    |select_ln758_1_reg_999                    |   3|   0|    3|          0|
    |select_ln761_1_reg_1009                   |   3|   0|    3|          0|
    |select_ln761_reg_1004                     |   5|   0|    5|          0|
    |select_ln782_1_reg_1066                   |   3|   0|    3|          0|
    |trunc_ln69_reg_967                        |  32|   0|   32|          0|
    |trunc_ln731_reg_941                       |   8|   0|    8|          0|
    |trunc_ln_reg_962                          |  32|   0|   32|          0|
    |icmp_ln720_reg_925                        |  64|  32|    1|          0|
    |icmp_ln758_reg_995                        |  64|  32|    1|          0|
    +------------------------------------------+----+----+-----+-----------+
    |Total                                     | 523|  64|  397|          0|
    +------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------+-----+-----+------------+-----------------------+--------------+
|           RTL Ports          | Dir | Bits|  Protocol  |     Source Object     |    C Type    |
+------------------------------+-----+-----+------------+-----------------------+--------------+
|ap_clk                        |   in|    1|  ap_ctrl_hs|                   MPSQ|  return value|
|ap_rst                        |   in|    1|  ap_ctrl_hs|                   MPSQ|  return value|
|ap_start                      |   in|    1|  ap_ctrl_hs|                   MPSQ|  return value|
|ap_done                       |  out|    1|  ap_ctrl_hs|                   MPSQ|  return value|
|ap_idle                       |  out|    1|  ap_ctrl_hs|                   MPSQ|  return value|
|ap_ready                      |  out|    1|  ap_ctrl_hs|                   MPSQ|  return value|
|ppl                           |   in|   32|     ap_none|                    ppl|        scalar|
|n_patches_i                   |   in|    8|     ap_ovld|              n_patches|       pointer|
|n_patches_o                   |  out|    8|     ap_ovld|              n_patches|       pointer|
|n_patches_o_ap_vld            |  out|    1|     ap_ovld|              n_patches|       pointer|
|GDarray_address0              |  out|   11|   ap_memory|                GDarray|         array|
|GDarray_ce0                   |  out|    1|   ap_memory|                GDarray|         array|
|GDarray_q0                    |   in|   64|   ap_memory|                GDarray|         array|
|GDn_points_address0           |  out|    3|   ap_memory|             GDn_points|         array|
|GDn_points_ce0                |  out|    1|   ap_memory|             GDn_points|         array|
|GDn_points_q0                 |   in|   32|   ap_memory|             GDn_points|         array|
|output_patch_stream_V_din     |  out|   64|     ap_fifo|  output_patch_stream_V|       pointer|
|output_patch_stream_V_full_n  |   in|    1|     ap_fifo|  output_patch_stream_V|       pointer|
|output_patch_stream_V_write   |  out|    1|     ap_fifo|  output_patch_stream_V|       pointer|
+------------------------------+-----+-----+------------+-----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4
  * Pipeline-1: initiation interval (II) = 1, depth = 4
  * Pipeline-2: initiation interval (II) = 1, depth = 1
  * Pipeline-3: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 19
* Pipeline : 4
  Pipeline-0 : II = 1, D = 4, States = { 3 4 5 6 }
  Pipeline-1 : II = 1, D = 4, States = { 10 11 12 13 }
  Pipeline-2 : II = 1, D = 1, States = { 15 }
  Pipeline-3 : II = 1, D = 2, States = { 17 18 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 7 4 
4 --> 5 
5 --> 6 
6 --> 3 
7 --> 8 
8 --> 9 
9 --> 8 10 
10 --> 14 11 
11 --> 12 
12 --> 13 
13 --> 10 
14 --> 15 
15 --> 16 15 
16 --> 17 
17 --> 19 18 
18 --> 17 
19 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.64>
ST_1 : Operation 20 [1/1] (1.20ns)   --->   "%patches_superpoints_V = alloca i64 1" [patchMaker.cpp:689]   --->   Operation 20 'alloca' 'patches_superpoints_V' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 240> <RAM>
ST_1 : Operation 21 [1/1] (0.60ns)   --->   "%patches_parameters_V = alloca i64 1" [patchMaker.cpp:696]   --->   Operation 21 'alloca' 'patches_parameters_V' <Predicate = true> <Delay = 0.60>
ST_1 : Operation 22 [1/1] (1.64ns)   --->   "%GDarrayDecoded_V = alloca i64 1" [patchMaker.cpp:712]   --->   Operation 22 'alloca' 'GDarrayDecoded_V' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2560> <RAM>
ST_1 : Operation 23 [1/1] (0.53ns)   --->   "%dummyPatch_V = alloca i64 1" [patchMaker.cpp:771]   --->   Operation 23 'alloca' 'dummyPatch_V' <Predicate = true> <Delay = 0.53> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 80> <RAM>
ST_1 : Operation 24 [2/2] (0.00ns)   --->   "%call_ln705 = call void @initializeArrays, i64 %patches_superpoints_V, i32 %patches_parameters_V" [patchMaker.cpp:705]   --->   Operation 24 'call' 'call_ln705' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.38>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_26"   --->   Operation 25 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %ppl"   --->   Operation 26 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %ppl, void @empty_13, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %n_patches"   --->   Operation 28 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %n_patches, void @empty_13, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %GDarray, void @empty_15, i32 0, i32 0, void @empty_14, i32 4294967295, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %GDarray"   --->   Operation 31 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %GDn_points, void @empty_15, i32 0, i32 0, void @empty_14, i32 4294967295, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %GDn_points"   --->   Operation 33 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %output_patch_stream_V, void @empty_16, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14"   --->   Operation 34 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %output_patch_stream_V"   --->   Operation 35 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%ppl_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %ppl"   --->   Operation 36 'read' 'ppl_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%dummyPatch_V_addr = getelementptr i1 %dummyPatch_V, i64 0, i64 0" [patchMaker.cpp:779]   --->   Operation 37 'getelementptr' 'dummyPatch_V_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/2] (0.00ns)   --->   "%call_ln705 = call void @initializeArrays, i64 %patches_superpoints_V, i32 %patches_parameters_V" [patchMaker.cpp:705]   --->   Operation 38 'call' 'call_ln705' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 39 [1/1] (0.38ns)   --->   "%br_ln720 = br void" [patchMaker.cpp:720]   --->   Operation 39 'br' 'br_ln720' <Predicate = true> <Delay = 0.38>

State 3 <SV = 2> <Delay = 1.61>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i11 0, void, i11 %add_ln720_1, void %.split16" [patchMaker.cpp:720]   --->   Operation 40 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%a = phi i3 0, void, i3 %select_ln720_1, void %.split16" [patchMaker.cpp:720]   --->   Operation 41 'phi' 'a' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%b = phi i9 0, void, i9 %add_ln726, void %.split16" [patchMaker.cpp:726]   --->   Operation 42 'phi' 'b' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.73ns)   --->   "%add_ln720_1 = add i11 %indvar_flatten, i11 1" [patchMaker.cpp:720]   --->   Operation 43 'add' 'add_ln720_1' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 44 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.61ns)   --->   "%icmp_ln720 = icmp_eq  i11 %indvar_flatten, i11 1280" [patchMaker.cpp:720]   --->   Operation 45 'icmp' 'icmp_ln720' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln720 = br i1 %icmp_ln720, void %.split16, void %.preheader1.preheader" [patchMaker.cpp:720]   --->   Operation 46 'br' 'br_ln720' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.57ns)   --->   "%add_ln720 = add i3 %a, i3 1" [patchMaker.cpp:720]   --->   Operation 47 'add' 'add_ln720' <Predicate = (!icmp_ln720)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 48 [1/1] (0.59ns)   --->   "%icmp_ln726 = icmp_eq  i9 %b, i9 256" [patchMaker.cpp:726]   --->   Operation 48 'icmp' 'icmp_ln726' <Predicate = (!icmp_ln720)> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 49 [1/1] (0.30ns)   --->   "%select_ln720 = select i1 %icmp_ln726, i9 0, i9 %b" [patchMaker.cpp:720]   --->   Operation 49 'select' 'select_ln720' <Predicate = (!icmp_ln720)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 50 [1/1] (0.27ns)   --->   "%select_ln720_1 = select i1 %icmp_ln726, i3 %add_ln720, i3 %a" [patchMaker.cpp:720]   --->   Operation 50 'select' 'select_ln720_1' <Predicate = (!icmp_ln720)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%trunc_ln731 = trunc i9 %select_ln720" [patchMaker.cpp:731]   --->   Operation 51 'trunc' 'trunc_ln731' <Predicate = (!icmp_ln720)> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.71ns)   --->   "%add_ln726 = add i9 %select_ln720, i9 1" [patchMaker.cpp:726]   --->   Operation 52 'add' 'add_ln726' <Predicate = (!icmp_ln720)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 1.64>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i3.i8, i3 %select_ln720_1, i8 0" [patchMaker.cpp:731]   --->   Operation 53 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln720)> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_cast = zext i11 %tmp" [patchMaker.cpp:731]   --->   Operation 54 'zext' 'tmp_cast' <Predicate = (!icmp_ln720)> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln731 = zext i9 %select_ln720" [patchMaker.cpp:731]   --->   Operation 55 'zext' 'zext_ln731' <Predicate = (!icmp_ln720)> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.73ns)   --->   "%add_ln731 = add i12 %tmp_cast, i12 %zext_ln731" [patchMaker.cpp:731]   --->   Operation 56 'add' 'add_ln731' <Predicate = (!icmp_ln720)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i3.i8, i3 %select_ln720_1, i8 %trunc_ln731" [patchMaker.cpp:731]   --->   Operation 57 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln720)> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln731_1 = zext i11 %tmp_s" [patchMaker.cpp:731]   --->   Operation 58 'zext' 'zext_ln731_1' <Predicate = (!icmp_ln720)> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%GDarray_addr = getelementptr i64 %GDarray, i64 0, i64 %zext_ln731_1" [patchMaker.cpp:731]   --->   Operation 59 'getelementptr' 'GDarray_addr' <Predicate = (!icmp_ln720)> <Delay = 0.00>
ST_4 : Operation 60 [2/2] (1.64ns)   --->   "%packedCoordinates_V = load i11 %GDarray_addr" [patchMaker.cpp:731]   --->   Operation 60 'load' 'packedCoordinates_V' <Predicate = (!icmp_ln720)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1280> <RAM>

State 5 <SV = 4> <Delay = 1.64>
ST_5 : Operation 61 [1/2] (1.64ns)   --->   "%packedCoordinates_V = load i11 %GDarray_addr" [patchMaker.cpp:731]   --->   Operation 61 'load' 'packedCoordinates_V' <Predicate = (!icmp_ln720)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1280> <RAM>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %packedCoordinates_V, i32 32, i32 63"   --->   Operation 62 'partselect' 'trunc_ln' <Predicate = (!icmp_ln720)> <Delay = 0.00>
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "%trunc_ln69 = trunc i64 %packedCoordinates_V"   --->   Operation 63 'trunc' 'trunc_ln69' <Predicate = (!icmp_ln720)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 1.64>
ST_6 : Operation 64 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @initGDarrayDecoded_perLayer_initGDarrayDecoded_perPoint_str"   --->   Operation 64 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln720)> <Delay = 0.00>
ST_6 : Operation 65 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1280, i64 1280, i64 1280"   --->   Operation 65 'speclooptripcount' 'empty' <Predicate = (!icmp_ln720)> <Delay = 0.00>
ST_6 : Operation 66 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 66 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln720)> <Delay = 0.00>
ST_6 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_30 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i12.i1, i12 %add_ln731, i1 0" [patchMaker.cpp:731]   --->   Operation 67 'bitconcatenate' 'tmp_30' <Predicate = (!icmp_ln720)> <Delay = 0.00>
ST_6 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln731_2 = zext i13 %tmp_30" [patchMaker.cpp:731]   --->   Operation 68 'zext' 'zext_ln731_2' <Predicate = (!icmp_ln720)> <Delay = 0.00>
ST_6 : Operation 69 [1/1] (0.00ns)   --->   "%shl_ln731 = shl i12 %add_ln731, i12 1" [patchMaker.cpp:731]   --->   Operation 69 'shl' 'shl_ln731' <Predicate = (!icmp_ln720)> <Delay = 0.00>
ST_6 : Operation 70 [1/1] (0.00ns)   --->   "%GDarrayDecoded_V_addr = getelementptr i32 %GDarrayDecoded_V, i64 0, i64 %zext_ln731_2" [patchMaker.cpp:731]   --->   Operation 70 'getelementptr' 'GDarrayDecoded_V_addr' <Predicate = (!icmp_ln720)> <Delay = 0.00>
ST_6 : Operation 71 [1/1] (0.00ns)   --->   "%or_ln732 = or i12 %shl_ln731, i12 1" [patchMaker.cpp:732]   --->   Operation 71 'or' 'or_ln732' <Predicate = (!icmp_ln720)> <Delay = 0.00>
ST_6 : Operation 72 [1/1] (0.00ns)   --->   "%zext_ln732 = zext i12 %or_ln732" [patchMaker.cpp:732]   --->   Operation 72 'zext' 'zext_ln732' <Predicate = (!icmp_ln720)> <Delay = 0.00>
ST_6 : Operation 73 [1/1] (0.00ns)   --->   "%GDarrayDecoded_V_addr_1 = getelementptr i32 %GDarrayDecoded_V, i64 0, i64 %zext_ln732" [patchMaker.cpp:732]   --->   Operation 73 'getelementptr' 'GDarrayDecoded_V_addr_1' <Predicate = (!icmp_ln720)> <Delay = 0.00>
ST_6 : Operation 74 [1/1] (0.00ns)   --->   "%specloopname_ln726 = specloopname void @_ssdm_op_SpecLoopName, void @empty_25" [patchMaker.cpp:726]   --->   Operation 74 'specloopname' 'specloopname_ln726' <Predicate = (!icmp_ln720)> <Delay = 0.00>
ST_6 : Operation 75 [1/1] (1.64ns)   --->   "%store_ln731 = store i32 %trunc_ln, i12 %GDarrayDecoded_V_addr" [patchMaker.cpp:731]   --->   Operation 75 'store' 'store_ln731' <Predicate = (!icmp_ln720)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2560> <RAM>
ST_6 : Operation 76 [1/1] (1.64ns)   --->   "%store_ln732 = store i32 %trunc_ln69, i12 %GDarrayDecoded_V_addr_1" [patchMaker.cpp:732]   --->   Operation 76 'store' 'store_ln732' <Predicate = (!icmp_ln720)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2560> <RAM>
ST_6 : Operation 77 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 77 'br' 'br_ln0' <Predicate = (!icmp_ln720)> <Delay = 0.00>

State 7 <SV = 3> <Delay = 0.38>
ST_7 : Operation 78 [1/1] (0.38ns)   --->   "%br_ln703 = br void %.preheader1" [patchMaker.cpp:703]   --->   Operation 78 'br' 'br_ln703' <Predicate = true> <Delay = 0.38>

State 8 <SV = 4> <Delay = 2.13>
ST_8 : Operation 79 [1/1] (0.00ns)   --->   "%apexZ0_V_2 = phi i32 %apexZ0_V, void, i32 22000100, void %.preheader1.preheader"   --->   Operation 79 'phi' 'apexZ0_V_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 80 [1/1] (0.00ns)   --->   "%loopCounter = phi i32 %loopCounter_3, void, i32 0, void %.preheader1.preheader"   --->   Operation 80 'phi' 'loopCounter' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 81 [1/1] (0.85ns)   --->   "%icmp_ln886 = icmp_sgt  i32 %apexZ0_V_2, i32 4272967196"   --->   Operation 81 'icmp' 'icmp_ln886' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 82 [1/1] (0.88ns)   --->   "%loopCounter_3 = add i32 %loopCounter, i32 1" [patchMaker.cpp:753]   --->   Operation 82 'add' 'loopCounter_3' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 83 [1/1] (0.00ns)   --->   "%br_ln742 = br i1 %icmp_ln886, void %.loopexit, void" [patchMaker.cpp:742]   --->   Operation 83 'br' 'br_ln742' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 84 [2/2] (1.28ns)   --->   "%apexZ0_V = call i32 @solveNextColumn, i8 %n_patches, i32 %GDn_points, i64 %output_patch_stream_V, i32 %apexZ0_V_2, i32 %ppl_read, i32 %GDarrayDecoded_V, i64 %patches_superpoints_V, i32 %patches_parameters_V, i35 %radiiDivisionList, i33 %radiiDivisionList_1_4, i26 %trapezoid_edges_V" [patchMaker.cpp:744]   --->   Operation 84 'call' 'apexZ0_V' <Predicate = (icmp_ln886)> <Delay = 1.28> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 85 [1/1] (0.85ns)   --->   "%icmp_ln748 = icmp_sgt  i32 %loopCounter, i32 25" [patchMaker.cpp:748]   --->   Operation 85 'icmp' 'icmp_ln748' <Predicate = (icmp_ln886)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 5> <Delay = 0.38>
ST_9 : Operation 86 [1/1] (0.00ns)   --->   "%specloopname_ln744 = specloopname void @_ssdm_op_SpecLoopName, void @empty_30" [patchMaker.cpp:744]   --->   Operation 86 'specloopname' 'specloopname_ln744' <Predicate = (icmp_ln886)> <Delay = 0.00>
ST_9 : Operation 87 [1/2] (0.38ns)   --->   "%apexZ0_V = call i32 @solveNextColumn, i8 %n_patches, i32 %GDn_points, i64 %output_patch_stream_V, i32 %apexZ0_V_2, i32 %ppl_read, i32 %GDarrayDecoded_V, i64 %patches_superpoints_V, i32 %patches_parameters_V, i35 %radiiDivisionList, i33 %radiiDivisionList_1_4, i26 %trapezoid_edges_V" [patchMaker.cpp:744]   --->   Operation 87 'call' 'apexZ0_V' <Predicate = (icmp_ln886)> <Delay = 0.38> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 88 [1/1] (0.00ns)   --->   "%br_ln748 = br i1 %icmp_ln748, void, void %.loopexit" [patchMaker.cpp:748]   --->   Operation 88 'br' 'br_ln748' <Predicate = (icmp_ln886)> <Delay = 0.00>
ST_9 : Operation 89 [1/1] (0.00ns)   --->   "%br_ln742 = br void %.preheader1" [patchMaker.cpp:742]   --->   Operation 89 'br' 'br_ln742' <Predicate = (icmp_ln886 & !icmp_ln748)> <Delay = 0.00>
ST_9 : Operation 90 [1/1] (0.38ns)   --->   "%br_ln758 = br void" [patchMaker.cpp:758]   --->   Operation 90 'br' 'br_ln758' <Predicate = (icmp_ln748) | (!icmp_ln886)> <Delay = 0.38>

State 10 <SV = 6> <Delay = 2.08>
ST_10 : Operation 91 [1/1] (0.00ns)   --->   "%indvar_flatten21 = phi i8 0, void %.loopexit, i8 %add_ln758_1, void %.split12" [patchMaker.cpp:758]   --->   Operation 91 'phi' 'indvar_flatten21' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 92 [1/1] (0.00ns)   --->   "%a_8 = phi i3 2, void %.loopexit, i3 %select_ln758_1, void %.split12" [patchMaker.cpp:758]   --->   Operation 92 'phi' 'a_8' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 93 [1/1] (0.00ns)   --->   "%indvar_flatten7 = phi i8 0, void %.loopexit, i8 %select_ln761_2, void %.split12" [patchMaker.cpp:761]   --->   Operation 93 'phi' 'indvar_flatten7' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 94 [1/1] (0.00ns)   --->   "%b_10 = phi i3 0, void %.loopexit, i3 %select_ln761_1, void %.split12" [patchMaker.cpp:761]   --->   Operation 94 'phi' 'b_10' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 95 [1/1] (0.00ns)   --->   "%c = phi i5 0, void %.loopexit, i5 %add_ln764, void %.split12" [patchMaker.cpp:764]   --->   Operation 95 'phi' 'c' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 96 [1/1] (0.70ns)   --->   "%add_ln758_1 = add i8 %indvar_flatten21, i8 1" [patchMaker.cpp:758]   --->   Operation 96 'add' 'add_ln758_1' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 97 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 97 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 98 [1/1] (0.58ns)   --->   "%icmp_ln758 = icmp_eq  i8 %indvar_flatten21, i8 240" [patchMaker.cpp:758]   --->   Operation 98 'icmp' 'icmp_ln758' <Predicate = true> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 99 [1/1] (0.00ns)   --->   "%br_ln758 = br i1 %icmp_ln758, void %.split12, void %.preheader.preheader.preheader" [patchMaker.cpp:758]   --->   Operation 99 'br' 'br_ln758' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 100 [1/1] (0.57ns)   --->   "%add_ln758 = add i3 %a_8, i3 7" [patchMaker.cpp:758]   --->   Operation 100 'add' 'add_ln758' <Predicate = (!icmp_ln758)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 101 [1/1] (0.58ns)   --->   "%icmp_ln761 = icmp_eq  i8 %indvar_flatten7, i8 80" [patchMaker.cpp:761]   --->   Operation 101 'icmp' 'icmp_ln761' <Predicate = (!icmp_ln758)> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 102 [1/1] (0.27ns)   --->   "%select_ln758 = select i1 %icmp_ln761, i3 0, i3 %b_10" [patchMaker.cpp:758]   --->   Operation 102 'select' 'select_ln758' <Predicate = (!icmp_ln758)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 103 [1/1] (0.27ns)   --->   "%select_ln758_1 = select i1 %icmp_ln761, i3 %add_ln758, i3 %a_8" [patchMaker.cpp:758]   --->   Operation 103 'select' 'select_ln758_1' <Predicate = (!icmp_ln758)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 104 [1/1] (0.00ns)   --->   "%zext_ln766 = zext i3 %select_ln758_1" [patchMaker.cpp:766]   --->   Operation 104 'zext' 'zext_ln766' <Predicate = (!icmp_ln758)> <Delay = 0.00>
ST_10 : Operation 105 [1/1] (0.00ns)   --->   "%trunc_ln766 = trunc i3 %select_ln758_1" [patchMaker.cpp:766]   --->   Operation 105 'trunc' 'trunc_ln766' <Predicate = (!icmp_ln758)> <Delay = 0.00>
ST_10 : Operation 106 [1/1] (0.00ns)   --->   "%tmp_88_cast = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %trunc_ln766, i2 0" [patchMaker.cpp:766]   --->   Operation 106 'bitconcatenate' 'tmp_88_cast' <Predicate = (!icmp_ln758)> <Delay = 0.00>
ST_10 : Operation 107 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln766 = add i4 %tmp_88_cast, i4 %zext_ln766" [patchMaker.cpp:766]   --->   Operation 107 'add' 'add_ln766' <Predicate = (!icmp_ln758)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_10 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node and_ln758)   --->   "%xor_ln758 = xor i1 %icmp_ln761, i1 1" [patchMaker.cpp:758]   --->   Operation 108 'xor' 'xor_ln758' <Predicate = (!icmp_ln758)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 109 [1/1] (0.63ns)   --->   "%icmp_ln764 = icmp_eq  i5 %c, i5 16" [patchMaker.cpp:764]   --->   Operation 109 'icmp' 'icmp_ln764' <Predicate = (!icmp_ln758)> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 110 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln758 = and i1 %icmp_ln764, i1 %xor_ln758" [patchMaker.cpp:758]   --->   Operation 110 'and' 'and_ln758' <Predicate = (!icmp_ln758)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 111 [1/1] (0.57ns)   --->   "%add_ln761 = add i3 %select_ln758, i3 1" [patchMaker.cpp:761]   --->   Operation 111 'add' 'add_ln761' <Predicate = (!icmp_ln758)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node select_ln761)   --->   "%or_ln761 = or i1 %and_ln758, i1 %icmp_ln761" [patchMaker.cpp:761]   --->   Operation 112 'or' 'or_ln761' <Predicate = (!icmp_ln758)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 113 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln761 = select i1 %or_ln761, i5 0, i5 %c" [patchMaker.cpp:761]   --->   Operation 113 'select' 'select_ln761' <Predicate = (!icmp_ln758)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 114 [1/1] (0.27ns)   --->   "%select_ln761_1 = select i1 %and_ln758, i3 %add_ln761, i3 %select_ln758" [patchMaker.cpp:761]   --->   Operation 114 'select' 'select_ln761_1' <Predicate = (!icmp_ln758)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 115 [1/1] (0.00ns)   --->   "%zext_ln766_1 = zext i3 %select_ln761_1" [patchMaker.cpp:766]   --->   Operation 115 'zext' 'zext_ln766_1' <Predicate = (!icmp_ln758)> <Delay = 0.00>
ST_10 : Operation 116 [1/1] (0.37ns) (root node of TernaryAdder)   --->   "%add_ln766_1 = add i4 %add_ln766, i4 %zext_ln766_1" [patchMaker.cpp:766]   --->   Operation 116 'add' 'add_ln766_1' <Predicate = (!icmp_ln758)> <Delay = 0.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_10 : Operation 117 [1/1] (0.70ns)   --->   "%add_ln764 = add i5 %select_ln761, i5 1" [patchMaker.cpp:764]   --->   Operation 117 'add' 'add_ln764' <Predicate = (!icmp_ln758)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 118 [1/1] (0.70ns)   --->   "%add_ln761_1 = add i8 %indvar_flatten7, i8 1" [patchMaker.cpp:761]   --->   Operation 118 'add' 'add_ln761_1' <Predicate = (!icmp_ln758)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 119 [1/1] (0.30ns)   --->   "%select_ln761_2 = select i1 %icmp_ln761, i8 1, i8 %add_ln761_1" [patchMaker.cpp:761]   --->   Operation 119 'select' 'select_ln761_2' <Predicate = (!icmp_ln758)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 11 <SV = 7> <Delay = 1.90>
ST_11 : Operation 120 [1/1] (0.00ns)   --->   "%tmp_90_cast = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %add_ln766_1, i4 0" [patchMaker.cpp:766]   --->   Operation 120 'bitconcatenate' 'tmp_90_cast' <Predicate = (!icmp_ln758)> <Delay = 0.00>
ST_11 : Operation 121 [1/1] (0.00ns)   --->   "%zext_ln766_2 = zext i5 %select_ln761" [patchMaker.cpp:766]   --->   Operation 121 'zext' 'zext_ln766_2' <Predicate = (!icmp_ln758)> <Delay = 0.00>
ST_11 : Operation 122 [1/1] (0.70ns)   --->   "%add_ln766_2 = add i8 %tmp_90_cast, i8 %zext_ln766_2" [patchMaker.cpp:766]   --->   Operation 122 'add' 'add_ln766_2' <Predicate = (!icmp_ln758)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 123 [1/1] (0.00ns)   --->   "%zext_ln766_3 = zext i8 %add_ln766_2" [patchMaker.cpp:766]   --->   Operation 123 'zext' 'zext_ln766_3' <Predicate = (!icmp_ln758)> <Delay = 0.00>
ST_11 : Operation 124 [1/1] (0.00ns)   --->   "%patches_superpoints_V_addr = getelementptr i64 %patches_superpoints_V, i64 0, i64 %zext_ln766_3" [patchMaker.cpp:766]   --->   Operation 124 'getelementptr' 'patches_superpoints_V_addr' <Predicate = (!icmp_ln758)> <Delay = 0.00>
ST_11 : Operation 125 [2/2] (1.20ns)   --->   "%patches_superpoints_V_load = load i8 %patches_superpoints_V_addr" [C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 125 'load' 'patches_superpoints_V_load' <Predicate = (!icmp_ln758)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 240> <RAM>

State 12 <SV = 8> <Delay = 1.20>
ST_12 : Operation 126 [1/2] (1.20ns)   --->   "%patches_superpoints_V_load = load i8 %patches_superpoints_V_addr" [C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 126 'load' 'patches_superpoints_V_load' <Predicate = (!icmp_ln758)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 240> <RAM>

State 13 <SV = 9> <Delay = 1.09>
ST_13 : Operation 127 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @finalSPOutputInit_perPatch_PatchSTREAM0_finalSPOutputInit_perSuperpoint_PatchSTREAM0_finalSPOutputInit_perPoint_PatchSTREAM0_str"   --->   Operation 127 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln758)> <Delay = 0.00>
ST_13 : Operation 128 [1/1] (0.00ns)   --->   "%empty_195 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 240, i64 240, i64 240"   --->   Operation 128 'speclooptripcount' 'empty_195' <Predicate = (!icmp_ln758)> <Delay = 0.00>
ST_13 : Operation 129 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 129 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln758)> <Delay = 0.00>
ST_13 : Operation 130 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @finalSPOutputInit_perSuperpoint_PatchSTREAM0_finalSPOutputInit_perPoint_PatchSTREAM0_str"   --->   Operation 130 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln758)> <Delay = 0.00>
ST_13 : Operation 131 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 131 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln758)> <Delay = 0.00>
ST_13 : Operation 132 [1/1] (0.00ns)   --->   "%specloopname_ln764 = specloopname void @_ssdm_op_SpecLoopName, void @empty_29" [patchMaker.cpp:764]   --->   Operation 132 'specloopname' 'specloopname_ln764' <Predicate = (!icmp_ln758)> <Delay = 0.00>
ST_13 : Operation 133 [1/1] (1.09ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i64P0A, i64 %output_patch_stream_V, i64 %patches_superpoints_V_load" [C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 133 'write' 'write_ln174' <Predicate = (!icmp_ln758)> <Delay = 1.09> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 0> <FIFO>
ST_13 : Operation 134 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 134 'br' 'br_ln0' <Predicate = (!icmp_ln758)> <Delay = 0.00>

State 14 <SV = 7> <Delay = 0.38>
ST_14 : Operation 135 [1/1] (0.38ns)   --->   "%br_ln772 = br void %.preheader.preheader" [patchMaker.cpp:772]   --->   Operation 135 'br' 'br_ln772' <Predicate = true> <Delay = 0.38>

State 15 <SV = 8> <Delay = 2.15>
ST_15 : Operation 136 [1/1] (0.00ns)   --->   "%indvar_flatten29 = phi i7 %add_ln772_1, void %.preheader, i7 0, void %.preheader.preheader.preheader" [patchMaker.cpp:772]   --->   Operation 136 'phi' 'indvar_flatten29' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 137 [1/1] (0.00ns)   --->   "%b_11 = phi i3 %select_ln772_1, void %.preheader, i3 0, void %.preheader.preheader.preheader" [patchMaker.cpp:772]   --->   Operation 137 'phi' 'b_11' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 138 [1/1] (0.00ns)   --->   "%c_6 = phi i5 %add_ln774, void %.preheader, i5 0, void %.preheader.preheader.preheader" [patchMaker.cpp:774]   --->   Operation 138 'phi' 'c_6' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 139 [1/1] (0.70ns)   --->   "%add_ln772_1 = add i7 %indvar_flatten29, i7 1" [patchMaker.cpp:772]   --->   Operation 139 'add' 'add_ln772_1' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 140 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 140 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 141 [1/1] (0.59ns)   --->   "%icmp_ln772 = icmp_eq  i7 %indvar_flatten29, i7 80" [patchMaker.cpp:772]   --->   Operation 141 'icmp' 'icmp_ln772' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 142 [1/1] (0.00ns)   --->   "%br_ln772 = br i1 %icmp_ln772, void %.preheader, void" [patchMaker.cpp:772]   --->   Operation 142 'br' 'br_ln772' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 143 [1/1] (0.57ns)   --->   "%add_ln772 = add i3 %b_11, i3 1" [patchMaker.cpp:772]   --->   Operation 143 'add' 'add_ln772' <Predicate = (!icmp_ln772)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 144 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_772_1_VITIS_LOOP_774_2_str"   --->   Operation 144 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln772)> <Delay = 0.00>
ST_15 : Operation 145 [1/1] (0.00ns)   --->   "%empty_196 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 80, i64 80, i64 80"   --->   Operation 145 'speclooptripcount' 'empty_196' <Predicate = (!icmp_ln772)> <Delay = 0.00>
ST_15 : Operation 146 [1/1] (0.63ns)   --->   "%icmp_ln774 = icmp_eq  i5 %c_6, i5 16" [patchMaker.cpp:774]   --->   Operation 146 'icmp' 'icmp_ln774' <Predicate = (!icmp_ln772)> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 147 [1/1] (0.27ns)   --->   "%select_ln772 = select i1 %icmp_ln774, i5 0, i5 %c_6" [patchMaker.cpp:772]   --->   Operation 147 'select' 'select_ln772' <Predicate = (!icmp_ln772)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 148 [1/1] (0.27ns)   --->   "%select_ln772_1 = select i1 %icmp_ln774, i3 %add_ln772, i3 %b_11" [patchMaker.cpp:772]   --->   Operation 148 'select' 'select_ln772_1' <Predicate = (!icmp_ln772)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 149 [1/1] (0.00ns)   --->   "%tmp_13 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i3.i4, i3 %select_ln772_1, i4 0" [patchMaker.cpp:776]   --->   Operation 149 'bitconcatenate' 'tmp_13' <Predicate = (!icmp_ln772)> <Delay = 0.00>
ST_15 : Operation 150 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 150 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln772)> <Delay = 0.00>
ST_15 : Operation 151 [1/1] (0.00ns)   --->   "%zext_ln776 = zext i5 %select_ln772" [patchMaker.cpp:776]   --->   Operation 151 'zext' 'zext_ln776' <Predicate = (!icmp_ln772)> <Delay = 0.00>
ST_15 : Operation 152 [1/1] (0.70ns)   --->   "%add_ln776 = add i7 %tmp_13, i7 %zext_ln776" [patchMaker.cpp:776]   --->   Operation 152 'add' 'add_ln776' <Predicate = (!icmp_ln772)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 153 [1/1] (0.00ns)   --->   "%zext_ln776_1 = zext i7 %add_ln776" [patchMaker.cpp:776]   --->   Operation 153 'zext' 'zext_ln776_1' <Predicate = (!icmp_ln772)> <Delay = 0.00>
ST_15 : Operation 154 [1/1] (0.00ns)   --->   "%dummyPatch_V_addr_1 = getelementptr i1 %dummyPatch_V, i64 0, i64 %zext_ln776_1" [patchMaker.cpp:776]   --->   Operation 154 'getelementptr' 'dummyPatch_V_addr_1' <Predicate = (!icmp_ln772)> <Delay = 0.00>
ST_15 : Operation 155 [1/1] (0.00ns)   --->   "%specloopname_ln774 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [patchMaker.cpp:774]   --->   Operation 155 'specloopname' 'specloopname_ln774' <Predicate = (!icmp_ln772)> <Delay = 0.00>
ST_15 : Operation 156 [1/1] (0.53ns)   --->   "%store_ln776 = store i1 0, i7 %dummyPatch_V_addr_1" [patchMaker.cpp:776]   --->   Operation 156 'store' 'store_ln776' <Predicate = (!icmp_ln772)> <Delay = 0.53> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 80> <RAM>
ST_15 : Operation 157 [1/1] (0.70ns)   --->   "%add_ln774 = add i5 %select_ln772, i5 1" [patchMaker.cpp:774]   --->   Operation 157 'add' 'add_ln774' <Predicate = (!icmp_ln772)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 158 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader.preheader"   --->   Operation 158 'br' 'br_ln0' <Predicate = (!icmp_ln772)> <Delay = 0.00>

State 16 <SV = 9> <Delay = 0.53>
ST_16 : Operation 159 [1/1] (0.53ns)   --->   "%store_ln779 = store i1 0, i7 %dummyPatch_V_addr" [patchMaker.cpp:779]   --->   Operation 159 'store' 'store_ln779' <Predicate = true> <Delay = 0.53> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 80> <RAM>
ST_16 : Operation 160 [1/1] (0.38ns)   --->   "%br_ln782 = br void" [patchMaker.cpp:782]   --->   Operation 160 'br' 'br_ln782' <Predicate = true> <Delay = 0.38>

State 17 <SV = 10> <Delay = 2.15>
ST_17 : Operation 161 [1/1] (0.00ns)   --->   "%indvar_flatten37 = phi i7 0, void, i7 %add_ln782_1, void %.split2" [patchMaker.cpp:782]   --->   Operation 161 'phi' 'indvar_flatten37' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 162 [1/1] (0.00ns)   --->   "%b_12 = phi i3 0, void, i3 %select_ln782_1, void %.split2" [patchMaker.cpp:782]   --->   Operation 162 'phi' 'b_12' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 163 [1/1] (0.00ns)   --->   "%c_7 = phi i5 0, void, i5 %add_ln785, void %.split2" [patchMaker.cpp:785]   --->   Operation 163 'phi' 'c_7' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 164 [1/1] (0.70ns)   --->   "%add_ln782_1 = add i7 %indvar_flatten37, i7 1" [patchMaker.cpp:782]   --->   Operation 164 'add' 'add_ln782_1' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 165 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 165 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 166 [1/1] (0.59ns)   --->   "%icmp_ln782 = icmp_eq  i7 %indvar_flatten37, i7 80" [patchMaker.cpp:782]   --->   Operation 166 'icmp' 'icmp_ln782' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 167 [1/1] (0.00ns)   --->   "%br_ln782 = br i1 %icmp_ln782, void %.split2, void" [patchMaker.cpp:782]   --->   Operation 167 'br' 'br_ln782' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 168 [1/1] (0.57ns)   --->   "%add_ln782 = add i3 %b_12, i3 1" [patchMaker.cpp:782]   --->   Operation 168 'add' 'add_ln782' <Predicate = (!icmp_ln782)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 169 [1/1] (0.63ns)   --->   "%icmp_ln785 = icmp_eq  i5 %c_7, i5 16" [patchMaker.cpp:785]   --->   Operation 169 'icmp' 'icmp_ln785' <Predicate = (!icmp_ln782)> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 170 [1/1] (0.27ns)   --->   "%select_ln782 = select i1 %icmp_ln785, i5 0, i5 %c_7" [patchMaker.cpp:782]   --->   Operation 170 'select' 'select_ln782' <Predicate = (!icmp_ln782)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 171 [1/1] (0.27ns)   --->   "%select_ln782_1 = select i1 %icmp_ln785, i3 %add_ln782, i3 %b_12" [patchMaker.cpp:782]   --->   Operation 171 'select' 'select_ln782_1' <Predicate = (!icmp_ln782)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 172 [1/1] (0.00ns)   --->   "%tmp_14 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i3.i4, i3 %select_ln782_1, i4 0" [patchMaker.cpp:787]   --->   Operation 172 'bitconcatenate' 'tmp_14' <Predicate = (!icmp_ln782)> <Delay = 0.00>
ST_17 : Operation 173 [1/1] (0.00ns)   --->   "%zext_ln787 = zext i5 %select_ln782" [patchMaker.cpp:787]   --->   Operation 173 'zext' 'zext_ln787' <Predicate = (!icmp_ln782)> <Delay = 0.00>
ST_17 : Operation 174 [1/1] (0.70ns)   --->   "%add_ln787 = add i7 %tmp_14, i7 %zext_ln787" [patchMaker.cpp:787]   --->   Operation 174 'add' 'add_ln787' <Predicate = (!icmp_ln782)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 175 [1/1] (0.00ns)   --->   "%zext_ln787_1 = zext i7 %add_ln787" [patchMaker.cpp:787]   --->   Operation 175 'zext' 'zext_ln787_1' <Predicate = (!icmp_ln782)> <Delay = 0.00>
ST_17 : Operation 176 [1/1] (0.00ns)   --->   "%dummyPatch_V_addr_2 = getelementptr i1 %dummyPatch_V, i64 0, i64 %zext_ln787_1" [patchMaker.cpp:787]   --->   Operation 176 'getelementptr' 'dummyPatch_V_addr_2' <Predicate = (!icmp_ln782)> <Delay = 0.00>
ST_17 : Operation 177 [2/2] (0.53ns)   --->   "%dummyPatch_V_load = load i7 %dummyPatch_V_addr_2" [C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 177 'load' 'dummyPatch_V_load' <Predicate = (!icmp_ln782)> <Delay = 0.53> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 80> <RAM>
ST_17 : Operation 178 [1/1] (0.70ns)   --->   "%add_ln785 = add i5 %select_ln782, i5 1" [patchMaker.cpp:785]   --->   Operation 178 'add' 'add_ln785' <Predicate = (!icmp_ln782)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 11> <Delay = 1.63>
ST_18 : Operation 179 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @finalSPOutputInit_perSuperpoint_PatchSTREAMD_finalSPOutputInit_perPoint_PatchSTREAMD_str"   --->   Operation 179 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln782)> <Delay = 0.00>
ST_18 : Operation 180 [1/1] (0.00ns)   --->   "%empty_197 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 80, i64 80, i64 80"   --->   Operation 180 'speclooptripcount' 'empty_197' <Predicate = (!icmp_ln782)> <Delay = 0.00>
ST_18 : Operation 181 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 181 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln782)> <Delay = 0.00>
ST_18 : Operation 182 [1/1] (0.00ns)   --->   "%specloopname_ln785 = specloopname void @_ssdm_op_SpecLoopName, void @empty_27" [patchMaker.cpp:785]   --->   Operation 182 'specloopname' 'specloopname_ln785' <Predicate = (!icmp_ln782)> <Delay = 0.00>
ST_18 : Operation 183 [1/2] (0.53ns)   --->   "%dummyPatch_V_load = load i7 %dummyPatch_V_addr_2" [C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 183 'load' 'dummyPatch_V_load' <Predicate = (!icmp_ln782)> <Delay = 0.53> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 80> <RAM>
ST_18 : Operation 184 [1/1] (0.00ns)   --->   "%zext_ln174 = zext i1 %dummyPatch_V_load" [C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 184 'zext' 'zext_ln174' <Predicate = (!icmp_ln782)> <Delay = 0.00>
ST_18 : Operation 185 [1/1] (1.09ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i64P0A, i64 %output_patch_stream_V, i64 %zext_ln174" [C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 185 'write' 'write_ln174' <Predicate = (!icmp_ln782)> <Delay = 1.09> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 0> <FIFO>
ST_18 : Operation 186 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 186 'br' 'br_ln0' <Predicate = (!icmp_ln782)> <Delay = 0.00>

State 19 <SV = 11> <Delay = 0.00>
ST_19 : Operation 187 [1/1] (0.00ns)   --->   "%ret_ln791 = ret" [patchMaker.cpp:791]   --->   Operation 187 'ret' 'ret_ln791' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ ppl]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ n_patches]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ GDarray]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ GDn_points]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ output_patch_stream_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ radiiDivisionList]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ radiiDivisionList_1_4]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ trapezoid_edges_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
patches_superpoints_V      (alloca           ) [ 00111111111111000000]
patches_parameters_V       (alloca           ) [ 00111111110000000000]
GDarrayDecoded_V           (alloca           ) [ 00111111110000000000]
dummyPatch_V               (alloca           ) [ 00111111111111111110]
spectopmodule_ln0          (spectopmodule    ) [ 00000000000000000000]
specbitsmap_ln0            (specbitsmap      ) [ 00000000000000000000]
specinterface_ln0          (specinterface    ) [ 00000000000000000000]
specbitsmap_ln0            (specbitsmap      ) [ 00000000000000000000]
specinterface_ln0          (specinterface    ) [ 00000000000000000000]
specinterface_ln0          (specinterface    ) [ 00000000000000000000]
specbitsmap_ln0            (specbitsmap      ) [ 00000000000000000000]
specinterface_ln0          (specinterface    ) [ 00000000000000000000]
specbitsmap_ln0            (specbitsmap      ) [ 00000000000000000000]
specinterface_ln0          (specinterface    ) [ 00000000000000000000]
specbitsmap_ln0            (specbitsmap      ) [ 00000000000000000000]
ppl_read                   (read             ) [ 00011111110000000000]
dummyPatch_V_addr          (getelementptr    ) [ 00011111111111111000]
call_ln705                 (call             ) [ 00000000000000000000]
br_ln720                   (br               ) [ 00111110000000000000]
indvar_flatten             (phi              ) [ 00010000000000000000]
a                          (phi              ) [ 00010000000000000000]
b                          (phi              ) [ 00010000000000000000]
add_ln720_1                (add              ) [ 00111110000000000000]
specpipeline_ln0           (specpipeline     ) [ 00000000000000000000]
icmp_ln720                 (icmp             ) [ 00011110000000000000]
br_ln720                   (br               ) [ 00000000000000000000]
add_ln720                  (add              ) [ 00000000000000000000]
icmp_ln726                 (icmp             ) [ 00000000000000000000]
select_ln720               (select           ) [ 00011000000000000000]
select_ln720_1             (select           ) [ 00111110000000000000]
trunc_ln731                (trunc            ) [ 00011000000000000000]
add_ln726                  (add              ) [ 00111110000000000000]
tmp                        (bitconcatenate   ) [ 00000000000000000000]
tmp_cast                   (zext             ) [ 00000000000000000000]
zext_ln731                 (zext             ) [ 00000000000000000000]
add_ln731                  (add              ) [ 00010110000000000000]
tmp_s                      (bitconcatenate   ) [ 00000000000000000000]
zext_ln731_1               (zext             ) [ 00000000000000000000]
GDarray_addr               (getelementptr    ) [ 00010100000000000000]
packedCoordinates_V        (load             ) [ 00000000000000000000]
trunc_ln                   (partselect       ) [ 00010010000000000000]
trunc_ln69                 (trunc            ) [ 00010010000000000000]
specloopname_ln0           (specloopname     ) [ 00000000000000000000]
empty                      (speclooptripcount) [ 00000000000000000000]
specpipeline_ln0           (specpipeline     ) [ 00000000000000000000]
tmp_30                     (bitconcatenate   ) [ 00000000000000000000]
zext_ln731_2               (zext             ) [ 00000000000000000000]
shl_ln731                  (shl              ) [ 00000000000000000000]
GDarrayDecoded_V_addr      (getelementptr    ) [ 00000000000000000000]
or_ln732                   (or               ) [ 00000000000000000000]
zext_ln732                 (zext             ) [ 00000000000000000000]
GDarrayDecoded_V_addr_1    (getelementptr    ) [ 00000000000000000000]
specloopname_ln726         (specloopname     ) [ 00000000000000000000]
store_ln731                (store            ) [ 00000000000000000000]
store_ln732                (store            ) [ 00000000000000000000]
br_ln0                     (br               ) [ 00111110000000000000]
br_ln703                   (br               ) [ 00000001110000000000]
apexZ0_V_2                 (phi              ) [ 00000000110000000000]
loopCounter                (phi              ) [ 00000000100000000000]
icmp_ln886                 (icmp             ) [ 00000000111111000000]
loopCounter_3              (add              ) [ 00000001110000000000]
br_ln742                   (br               ) [ 00000000000000000000]
icmp_ln748                 (icmp             ) [ 00000000011111000000]
specloopname_ln744         (specloopname     ) [ 00000000000000000000]
apexZ0_V                   (call             ) [ 00000001110000000000]
br_ln748                   (br               ) [ 00000000000000000000]
br_ln742                   (br               ) [ 00000001110000000000]
br_ln758                   (br               ) [ 00000000111111000000]
indvar_flatten21           (phi              ) [ 00000000001000000000]
a_8                        (phi              ) [ 00000000001000000000]
indvar_flatten7            (phi              ) [ 00000000001000000000]
b_10                       (phi              ) [ 00000000001000000000]
c                          (phi              ) [ 00000000001000000000]
add_ln758_1                (add              ) [ 00000000011111000000]
specpipeline_ln0           (specpipeline     ) [ 00000000000000000000]
icmp_ln758                 (icmp             ) [ 00000000001111000000]
br_ln758                   (br               ) [ 00000000000000000000]
add_ln758                  (add              ) [ 00000000000000000000]
icmp_ln761                 (icmp             ) [ 00000000000000000000]
select_ln758               (select           ) [ 00000000000000000000]
select_ln758_1             (select           ) [ 00000000011111000000]
zext_ln766                 (zext             ) [ 00000000000000000000]
trunc_ln766                (trunc            ) [ 00000000000000000000]
tmp_88_cast                (bitconcatenate   ) [ 00000000000000000000]
add_ln766                  (add              ) [ 00000000000000000000]
xor_ln758                  (xor              ) [ 00000000000000000000]
icmp_ln764                 (icmp             ) [ 00000000000000000000]
and_ln758                  (and              ) [ 00000000000000000000]
add_ln761                  (add              ) [ 00000000000000000000]
or_ln761                   (or               ) [ 00000000000000000000]
select_ln761               (select           ) [ 00000000001100000000]
select_ln761_1             (select           ) [ 00000000011111000000]
zext_ln766_1               (zext             ) [ 00000000000000000000]
add_ln766_1                (add              ) [ 00000000001100000000]
add_ln764                  (add              ) [ 00000000011111000000]
add_ln761_1                (add              ) [ 00000000000000000000]
select_ln761_2             (select           ) [ 00000000011111000000]
tmp_90_cast                (bitconcatenate   ) [ 00000000000000000000]
zext_ln766_2               (zext             ) [ 00000000000000000000]
add_ln766_2                (add              ) [ 00000000000000000000]
zext_ln766_3               (zext             ) [ 00000000000000000000]
patches_superpoints_V_addr (getelementptr    ) [ 00000000001010000000]
patches_superpoints_V_load (load             ) [ 00000000001001000000]
specloopname_ln0           (specloopname     ) [ 00000000000000000000]
empty_195                  (speclooptripcount) [ 00000000000000000000]
specpipeline_ln0           (specpipeline     ) [ 00000000000000000000]
specloopname_ln0           (specloopname     ) [ 00000000000000000000]
specpipeline_ln0           (specpipeline     ) [ 00000000000000000000]
specloopname_ln764         (specloopname     ) [ 00000000000000000000]
write_ln174                (write            ) [ 00000000000000000000]
br_ln0                     (br               ) [ 00000000011111000000]
br_ln772                   (br               ) [ 00000000000000110000]
indvar_flatten29           (phi              ) [ 00000000000000010000]
b_11                       (phi              ) [ 00000000000000010000]
c_6                        (phi              ) [ 00000000000000010000]
add_ln772_1                (add              ) [ 00000000000000110000]
specpipeline_ln0           (specpipeline     ) [ 00000000000000000000]
icmp_ln772                 (icmp             ) [ 00000000000000010000]
br_ln772                   (br               ) [ 00000000000000000000]
add_ln772                  (add              ) [ 00000000000000000000]
specloopname_ln0           (specloopname     ) [ 00000000000000000000]
empty_196                  (speclooptripcount) [ 00000000000000000000]
icmp_ln774                 (icmp             ) [ 00000000000000000000]
select_ln772               (select           ) [ 00000000000000000000]
select_ln772_1             (select           ) [ 00000000000000110000]
tmp_13                     (bitconcatenate   ) [ 00000000000000000000]
specpipeline_ln0           (specpipeline     ) [ 00000000000000000000]
zext_ln776                 (zext             ) [ 00000000000000000000]
add_ln776                  (add              ) [ 00000000000000000000]
zext_ln776_1               (zext             ) [ 00000000000000000000]
dummyPatch_V_addr_1        (getelementptr    ) [ 00000000000000000000]
specloopname_ln774         (specloopname     ) [ 00000000000000000000]
store_ln776                (store            ) [ 00000000000000000000]
add_ln774                  (add              ) [ 00000000000000110000]
br_ln0                     (br               ) [ 00000000000000110000]
store_ln779                (store            ) [ 00000000000000000000]
br_ln782                   (br               ) [ 00000000000000001110]
indvar_flatten37           (phi              ) [ 00000000000000000100]
b_12                       (phi              ) [ 00000000000000000100]
c_7                        (phi              ) [ 00000000000000000100]
add_ln782_1                (add              ) [ 00000000000000001110]
specpipeline_ln0           (specpipeline     ) [ 00000000000000000000]
icmp_ln782                 (icmp             ) [ 00000000000000000110]
br_ln782                   (br               ) [ 00000000000000000000]
add_ln782                  (add              ) [ 00000000000000000000]
icmp_ln785                 (icmp             ) [ 00000000000000000000]
select_ln782               (select           ) [ 00000000000000000000]
select_ln782_1             (select           ) [ 00000000000000001110]
tmp_14                     (bitconcatenate   ) [ 00000000000000000000]
zext_ln787                 (zext             ) [ 00000000000000000000]
add_ln787                  (add              ) [ 00000000000000000000]
zext_ln787_1               (zext             ) [ 00000000000000000000]
dummyPatch_V_addr_2        (getelementptr    ) [ 00000000000000000110]
add_ln785                  (add              ) [ 00000000000000001110]
specloopname_ln0           (specloopname     ) [ 00000000000000000000]
empty_197                  (speclooptripcount) [ 00000000000000000000]
specpipeline_ln0           (specpipeline     ) [ 00000000000000000000]
specloopname_ln785         (specloopname     ) [ 00000000000000000000]
dummyPatch_V_load          (load             ) [ 00000000000000000000]
zext_ln174                 (zext             ) [ 00000000000000000000]
write_ln174                (write            ) [ 00000000000000000000]
br_ln0                     (br               ) [ 00000000000000001110]
ret_ln791                  (ret              ) [ 00000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="ppl">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ppl"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="n_patches">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="n_patches"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="GDarray">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="GDarray"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="GDn_points">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="GDn_points"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="output_patch_stream_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_patch_stream_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="radiiDivisionList">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="radiiDivisionList"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="radiiDivisionList_1_4">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="radiiDivisionList_1_4"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="trapezoid_edges_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="trapezoid_edges_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="initializeArrays"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_26"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_15"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_16"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i3.i8"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="initGDarrayDecoded_perLayer_initGDarrayDecoded_perPoint_str"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i13.i12.i1"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_25"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="solveNextColumn"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_30"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i2.i2"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i4.i4"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="finalSPOutputInit_perPatch_PatchSTREAM0_finalSPOutputInit_perSuperpoint_PatchSTREAM0_finalSPOutputInit_perPoint_PatchSTREAM0_str"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="finalSPOutputInit_perSuperpoint_PatchSTREAM0_finalSPOutputInit_perPoint_PatchSTREAM0_str"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_29"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i64P0A"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_772_1_VITIS_LOOP_774_2_str"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i3.i4"/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="finalSPOutputInit_perSuperpoint_PatchSTREAMD_finalSPOutputInit_perPoint_PatchSTREAMD_str"/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_27"/></StgValue>
</bind>
</comp>

<comp id="156" class="1004" name="patches_superpoints_V_alloca_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="1" slack="0"/>
<pin id="158" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="patches_superpoints_V/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="patches_parameters_V_alloca_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="1" slack="0"/>
<pin id="162" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="patches_parameters_V/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="GDarrayDecoded_V_alloca_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="1" slack="0"/>
<pin id="166" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="GDarrayDecoded_V/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="dummyPatch_V_alloca_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="1" slack="0"/>
<pin id="170" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="dummyPatch_V/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="ppl_read_read_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="32" slack="0"/>
<pin id="174" dir="0" index="1" bw="32" slack="0"/>
<pin id="175" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ppl_read/2 "/>
</bind>
</comp>

<comp id="178" class="1004" name="grp_write_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="0" slack="0"/>
<pin id="180" dir="0" index="1" bw="64" slack="0"/>
<pin id="181" dir="0" index="2" bw="64" slack="0"/>
<pin id="182" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/13 write_ln174/18 "/>
</bind>
</comp>

<comp id="185" class="1004" name="dummyPatch_V_addr_gep_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="187" dir="0" index="1" bw="1" slack="0"/>
<pin id="188" dir="0" index="2" bw="1" slack="0"/>
<pin id="189" dir="1" index="3" bw="7" slack="8"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dummyPatch_V_addr/2 "/>
</bind>
</comp>

<comp id="192" class="1004" name="GDarray_addr_gep_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="64" slack="0"/>
<pin id="194" dir="0" index="1" bw="1" slack="0"/>
<pin id="195" dir="0" index="2" bw="11" slack="0"/>
<pin id="196" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="GDarray_addr/4 "/>
</bind>
</comp>

<comp id="199" class="1004" name="grp_access_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="11" slack="0"/>
<pin id="201" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="202" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="203" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="packedCoordinates_V/4 "/>
</bind>
</comp>

<comp id="205" class="1004" name="GDarrayDecoded_V_addr_gep_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="207" dir="0" index="1" bw="1" slack="0"/>
<pin id="208" dir="0" index="2" bw="13" slack="0"/>
<pin id="209" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="GDarrayDecoded_V_addr/6 "/>
</bind>
</comp>

<comp id="211" class="1004" name="GDarrayDecoded_V_addr_1_gep_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="213" dir="0" index="1" bw="1" slack="0"/>
<pin id="214" dir="0" index="2" bw="12" slack="0"/>
<pin id="215" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="GDarrayDecoded_V_addr_1/6 "/>
</bind>
</comp>

<comp id="217" class="1004" name="grp_access_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="12" slack="0"/>
<pin id="219" dir="0" index="1" bw="32" slack="1"/>
<pin id="220" dir="0" index="2" bw="0" slack="0"/>
<pin id="222" dir="0" index="4" bw="12" slack="1"/>
<pin id="223" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="224" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="221" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="225" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln731/6 store_ln732/6 "/>
</bind>
</comp>

<comp id="228" class="1004" name="patches_superpoints_V_addr_gep_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="230" dir="0" index="1" bw="1" slack="0"/>
<pin id="231" dir="0" index="2" bw="8" slack="0"/>
<pin id="232" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="patches_superpoints_V_addr/11 "/>
</bind>
</comp>

<comp id="234" class="1004" name="grp_access_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="8" slack="0"/>
<pin id="236" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="237" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="238" dir="1" index="3" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="patches_superpoints_V_load/11 "/>
</bind>
</comp>

<comp id="240" class="1004" name="dummyPatch_V_addr_1_gep_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="242" dir="0" index="1" bw="1" slack="0"/>
<pin id="243" dir="0" index="2" bw="7" slack="0"/>
<pin id="244" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dummyPatch_V_addr_1/15 "/>
</bind>
</comp>

<comp id="246" class="1004" name="grp_access_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="7" slack="0"/>
<pin id="248" dir="0" index="1" bw="1" slack="0"/>
<pin id="249" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="250" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln776/15 store_ln779/16 dummyPatch_V_load/17 "/>
</bind>
</comp>

<comp id="253" class="1004" name="dummyPatch_V_addr_2_gep_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="255" dir="0" index="1" bw="1" slack="0"/>
<pin id="256" dir="0" index="2" bw="7" slack="0"/>
<pin id="257" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dummyPatch_V_addr_2/17 "/>
</bind>
</comp>

<comp id="260" class="1005" name="indvar_flatten_reg_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="11" slack="1"/>
<pin id="262" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="264" class="1004" name="indvar_flatten_phi_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="1" slack="1"/>
<pin id="266" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="267" dir="0" index="2" bw="11" slack="0"/>
<pin id="268" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="269" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/3 "/>
</bind>
</comp>

<comp id="271" class="1005" name="a_reg_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="3" slack="1"/>
<pin id="273" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="a (phireg) "/>
</bind>
</comp>

<comp id="275" class="1004" name="a_phi_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="1" slack="1"/>
<pin id="277" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="278" dir="0" index="2" bw="3" slack="0"/>
<pin id="279" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="280" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="a/3 "/>
</bind>
</comp>

<comp id="282" class="1005" name="b_reg_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="9" slack="1"/>
<pin id="284" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="b (phireg) "/>
</bind>
</comp>

<comp id="286" class="1004" name="b_phi_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="1" slack="1"/>
<pin id="288" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="289" dir="0" index="2" bw="9" slack="0"/>
<pin id="290" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="291" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="b/3 "/>
</bind>
</comp>

<comp id="293" class="1005" name="apexZ0_V_2_reg_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="32" slack="1"/>
<pin id="295" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="apexZ0_V_2 (phireg) "/>
</bind>
</comp>

<comp id="297" class="1004" name="apexZ0_V_2_phi_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="32" slack="1"/>
<pin id="299" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="300" dir="0" index="2" bw="26" slack="1"/>
<pin id="301" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="302" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="apexZ0_V_2/8 "/>
</bind>
</comp>

<comp id="305" class="1005" name="loopCounter_reg_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="32" slack="1"/>
<pin id="307" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="loopCounter (phireg) "/>
</bind>
</comp>

<comp id="309" class="1004" name="loopCounter_phi_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="32" slack="0"/>
<pin id="311" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="312" dir="0" index="2" bw="1" slack="1"/>
<pin id="313" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="314" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="loopCounter/8 "/>
</bind>
</comp>

<comp id="316" class="1005" name="indvar_flatten21_reg_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="8" slack="1"/>
<pin id="318" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten21 (phireg) "/>
</bind>
</comp>

<comp id="320" class="1004" name="indvar_flatten21_phi_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="1" slack="1"/>
<pin id="322" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="323" dir="0" index="2" bw="8" slack="0"/>
<pin id="324" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="325" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten21/10 "/>
</bind>
</comp>

<comp id="327" class="1005" name="a_8_reg_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="3" slack="1"/>
<pin id="329" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="a_8 (phireg) "/>
</bind>
</comp>

<comp id="331" class="1004" name="a_8_phi_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="3" slack="1"/>
<pin id="333" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="334" dir="0" index="2" bw="3" slack="0"/>
<pin id="335" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="336" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="a_8/10 "/>
</bind>
</comp>

<comp id="338" class="1005" name="indvar_flatten7_reg_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="8" slack="1"/>
<pin id="340" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten7 (phireg) "/>
</bind>
</comp>

<comp id="342" class="1004" name="indvar_flatten7_phi_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="1" slack="1"/>
<pin id="344" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="345" dir="0" index="2" bw="8" slack="0"/>
<pin id="346" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="347" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten7/10 "/>
</bind>
</comp>

<comp id="349" class="1005" name="b_10_reg_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="3" slack="1"/>
<pin id="351" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="b_10 (phireg) "/>
</bind>
</comp>

<comp id="353" class="1004" name="b_10_phi_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="1" slack="1"/>
<pin id="355" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="356" dir="0" index="2" bw="3" slack="0"/>
<pin id="357" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="358" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="b_10/10 "/>
</bind>
</comp>

<comp id="360" class="1005" name="c_reg_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="5" slack="1"/>
<pin id="362" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="c (phireg) "/>
</bind>
</comp>

<comp id="364" class="1004" name="c_phi_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="1" slack="1"/>
<pin id="366" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="367" dir="0" index="2" bw="5" slack="0"/>
<pin id="368" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="369" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c/10 "/>
</bind>
</comp>

<comp id="371" class="1005" name="indvar_flatten29_reg_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="7" slack="1"/>
<pin id="373" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten29 (phireg) "/>
</bind>
</comp>

<comp id="375" class="1004" name="indvar_flatten29_phi_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="7" slack="0"/>
<pin id="377" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="378" dir="0" index="2" bw="1" slack="1"/>
<pin id="379" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="380" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten29/15 "/>
</bind>
</comp>

<comp id="382" class="1005" name="b_11_reg_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="3" slack="1"/>
<pin id="384" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="b_11 (phireg) "/>
</bind>
</comp>

<comp id="386" class="1004" name="b_11_phi_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="3" slack="0"/>
<pin id="388" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="389" dir="0" index="2" bw="1" slack="1"/>
<pin id="390" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="391" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="b_11/15 "/>
</bind>
</comp>

<comp id="393" class="1005" name="c_6_reg_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="5" slack="1"/>
<pin id="395" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="c_6 (phireg) "/>
</bind>
</comp>

<comp id="397" class="1004" name="c_6_phi_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="5" slack="0"/>
<pin id="399" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="400" dir="0" index="2" bw="1" slack="1"/>
<pin id="401" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="402" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c_6/15 "/>
</bind>
</comp>

<comp id="404" class="1005" name="indvar_flatten37_reg_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="7" slack="1"/>
<pin id="406" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten37 (phireg) "/>
</bind>
</comp>

<comp id="408" class="1004" name="indvar_flatten37_phi_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="1" slack="1"/>
<pin id="410" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="411" dir="0" index="2" bw="7" slack="0"/>
<pin id="412" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="413" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten37/17 "/>
</bind>
</comp>

<comp id="415" class="1005" name="b_12_reg_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="3" slack="1"/>
<pin id="417" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="b_12 (phireg) "/>
</bind>
</comp>

<comp id="419" class="1004" name="b_12_phi_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="1" slack="1"/>
<pin id="421" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="422" dir="0" index="2" bw="3" slack="0"/>
<pin id="423" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="424" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="b_12/17 "/>
</bind>
</comp>

<comp id="426" class="1005" name="c_7_reg_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="5" slack="1"/>
<pin id="428" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="c_7 (phireg) "/>
</bind>
</comp>

<comp id="430" class="1004" name="c_7_phi_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="1" slack="1"/>
<pin id="432" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="433" dir="0" index="2" bw="5" slack="0"/>
<pin id="434" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="435" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c_7/17 "/>
</bind>
</comp>

<comp id="437" class="1004" name="grp_solveNextColumn_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="32" slack="0"/>
<pin id="439" dir="0" index="1" bw="8" slack="0"/>
<pin id="440" dir="0" index="2" bw="32" slack="0"/>
<pin id="441" dir="0" index="3" bw="64" slack="0"/>
<pin id="442" dir="0" index="4" bw="32" slack="0"/>
<pin id="443" dir="0" index="5" bw="32" slack="3"/>
<pin id="444" dir="0" index="6" bw="32" slack="2147483647"/>
<pin id="445" dir="0" index="7" bw="64" slack="2147483647"/>
<pin id="446" dir="0" index="8" bw="32" slack="2147483647"/>
<pin id="447" dir="0" index="9" bw="35" slack="0"/>
<pin id="448" dir="0" index="10" bw="33" slack="0"/>
<pin id="449" dir="0" index="11" bw="26" slack="0"/>
<pin id="450" dir="1" index="12" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="apexZ0_V/8 "/>
</bind>
</comp>

<comp id="459" class="1004" name="grp_initializeArrays_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="0" slack="0"/>
<pin id="461" dir="0" index="1" bw="64" slack="0"/>
<pin id="462" dir="0" index="2" bw="32" slack="0"/>
<pin id="463" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln705/1 "/>
</bind>
</comp>

<comp id="467" class="1004" name="add_ln720_1_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="11" slack="0"/>
<pin id="469" dir="0" index="1" bw="1" slack="0"/>
<pin id="470" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln720_1/3 "/>
</bind>
</comp>

<comp id="473" class="1004" name="icmp_ln720_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="11" slack="0"/>
<pin id="475" dir="0" index="1" bw="11" slack="0"/>
<pin id="476" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln720/3 "/>
</bind>
</comp>

<comp id="479" class="1004" name="add_ln720_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="3" slack="0"/>
<pin id="481" dir="0" index="1" bw="1" slack="0"/>
<pin id="482" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln720/3 "/>
</bind>
</comp>

<comp id="485" class="1004" name="icmp_ln726_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="9" slack="0"/>
<pin id="487" dir="0" index="1" bw="9" slack="0"/>
<pin id="488" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln726/3 "/>
</bind>
</comp>

<comp id="491" class="1004" name="select_ln720_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="1" slack="0"/>
<pin id="493" dir="0" index="1" bw="9" slack="0"/>
<pin id="494" dir="0" index="2" bw="9" slack="0"/>
<pin id="495" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln720/3 "/>
</bind>
</comp>

<comp id="499" class="1004" name="select_ln720_1_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="1" slack="0"/>
<pin id="501" dir="0" index="1" bw="3" slack="0"/>
<pin id="502" dir="0" index="2" bw="3" slack="0"/>
<pin id="503" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln720_1/3 "/>
</bind>
</comp>

<comp id="507" class="1004" name="trunc_ln731_fu_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="9" slack="0"/>
<pin id="509" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln731/3 "/>
</bind>
</comp>

<comp id="511" class="1004" name="add_ln726_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="9" slack="0"/>
<pin id="513" dir="0" index="1" bw="1" slack="0"/>
<pin id="514" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln726/3 "/>
</bind>
</comp>

<comp id="517" class="1004" name="tmp_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="11" slack="0"/>
<pin id="519" dir="0" index="1" bw="3" slack="1"/>
<pin id="520" dir="0" index="2" bw="1" slack="0"/>
<pin id="521" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/4 "/>
</bind>
</comp>

<comp id="524" class="1004" name="tmp_cast_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="11" slack="0"/>
<pin id="526" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_cast/4 "/>
</bind>
</comp>

<comp id="528" class="1004" name="zext_ln731_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="9" slack="1"/>
<pin id="530" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln731/4 "/>
</bind>
</comp>

<comp id="531" class="1004" name="add_ln731_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="11" slack="0"/>
<pin id="533" dir="0" index="1" bw="9" slack="0"/>
<pin id="534" dir="1" index="2" bw="12" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln731/4 "/>
</bind>
</comp>

<comp id="537" class="1004" name="tmp_s_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="11" slack="0"/>
<pin id="539" dir="0" index="1" bw="3" slack="1"/>
<pin id="540" dir="0" index="2" bw="8" slack="1"/>
<pin id="541" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/4 "/>
</bind>
</comp>

<comp id="543" class="1004" name="zext_ln731_1_fu_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="11" slack="0"/>
<pin id="545" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln731_1/4 "/>
</bind>
</comp>

<comp id="548" class="1004" name="trunc_ln_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="32" slack="0"/>
<pin id="550" dir="0" index="1" bw="64" slack="0"/>
<pin id="551" dir="0" index="2" bw="7" slack="0"/>
<pin id="552" dir="0" index="3" bw="7" slack="0"/>
<pin id="553" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/5 "/>
</bind>
</comp>

<comp id="558" class="1004" name="trunc_ln69_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="64" slack="0"/>
<pin id="560" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln69/5 "/>
</bind>
</comp>

<comp id="562" class="1004" name="tmp_30_fu_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="13" slack="0"/>
<pin id="564" dir="0" index="1" bw="12" slack="2"/>
<pin id="565" dir="0" index="2" bw="1" slack="0"/>
<pin id="566" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_30/6 "/>
</bind>
</comp>

<comp id="569" class="1004" name="zext_ln731_2_fu_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="13" slack="0"/>
<pin id="571" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln731_2/6 "/>
</bind>
</comp>

<comp id="574" class="1004" name="shl_ln731_fu_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="12" slack="2"/>
<pin id="576" dir="0" index="1" bw="1" slack="0"/>
<pin id="577" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln731/6 "/>
</bind>
</comp>

<comp id="579" class="1004" name="or_ln732_fu_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="12" slack="0"/>
<pin id="581" dir="0" index="1" bw="12" slack="0"/>
<pin id="582" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln732/6 "/>
</bind>
</comp>

<comp id="585" class="1004" name="zext_ln732_fu_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="12" slack="0"/>
<pin id="587" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln732/6 "/>
</bind>
</comp>

<comp id="590" class="1004" name="icmp_ln886_fu_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="32" slack="0"/>
<pin id="592" dir="0" index="1" bw="32" slack="0"/>
<pin id="593" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln886/8 "/>
</bind>
</comp>

<comp id="596" class="1004" name="loopCounter_3_fu_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="32" slack="0"/>
<pin id="598" dir="0" index="1" bw="1" slack="0"/>
<pin id="599" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="loopCounter_3/8 "/>
</bind>
</comp>

<comp id="602" class="1004" name="icmp_ln748_fu_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="32" slack="0"/>
<pin id="604" dir="0" index="1" bw="32" slack="0"/>
<pin id="605" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln748/8 "/>
</bind>
</comp>

<comp id="608" class="1004" name="add_ln758_1_fu_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="8" slack="0"/>
<pin id="610" dir="0" index="1" bw="1" slack="0"/>
<pin id="611" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln758_1/10 "/>
</bind>
</comp>

<comp id="614" class="1004" name="icmp_ln758_fu_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="8" slack="0"/>
<pin id="616" dir="0" index="1" bw="8" slack="0"/>
<pin id="617" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln758/10 "/>
</bind>
</comp>

<comp id="620" class="1004" name="add_ln758_fu_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="3" slack="0"/>
<pin id="622" dir="0" index="1" bw="1" slack="0"/>
<pin id="623" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln758/10 "/>
</bind>
</comp>

<comp id="626" class="1004" name="icmp_ln761_fu_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="8" slack="0"/>
<pin id="628" dir="0" index="1" bw="8" slack="0"/>
<pin id="629" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln761/10 "/>
</bind>
</comp>

<comp id="632" class="1004" name="select_ln758_fu_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="1" slack="0"/>
<pin id="634" dir="0" index="1" bw="3" slack="0"/>
<pin id="635" dir="0" index="2" bw="3" slack="0"/>
<pin id="636" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln758/10 "/>
</bind>
</comp>

<comp id="640" class="1004" name="select_ln758_1_fu_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="1" slack="0"/>
<pin id="642" dir="0" index="1" bw="3" slack="0"/>
<pin id="643" dir="0" index="2" bw="3" slack="0"/>
<pin id="644" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln758_1/10 "/>
</bind>
</comp>

<comp id="648" class="1004" name="zext_ln766_fu_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="3" slack="0"/>
<pin id="650" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln766/10 "/>
</bind>
</comp>

<comp id="652" class="1004" name="trunc_ln766_fu_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="3" slack="0"/>
<pin id="654" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln766/10 "/>
</bind>
</comp>

<comp id="656" class="1004" name="tmp_88_cast_fu_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="4" slack="0"/>
<pin id="658" dir="0" index="1" bw="2" slack="0"/>
<pin id="659" dir="0" index="2" bw="1" slack="0"/>
<pin id="660" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_88_cast/10 "/>
</bind>
</comp>

<comp id="664" class="1004" name="add_ln766_fu_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="4" slack="0"/>
<pin id="666" dir="0" index="1" bw="3" slack="0"/>
<pin id="667" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln766/10 "/>
</bind>
</comp>

<comp id="670" class="1004" name="xor_ln758_fu_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="1" slack="0"/>
<pin id="672" dir="0" index="1" bw="1" slack="0"/>
<pin id="673" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln758/10 "/>
</bind>
</comp>

<comp id="676" class="1004" name="icmp_ln764_fu_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="5" slack="0"/>
<pin id="678" dir="0" index="1" bw="5" slack="0"/>
<pin id="679" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln764/10 "/>
</bind>
</comp>

<comp id="682" class="1004" name="and_ln758_fu_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="1" slack="0"/>
<pin id="684" dir="0" index="1" bw="1" slack="0"/>
<pin id="685" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln758/10 "/>
</bind>
</comp>

<comp id="688" class="1004" name="add_ln761_fu_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="3" slack="0"/>
<pin id="690" dir="0" index="1" bw="1" slack="0"/>
<pin id="691" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln761/10 "/>
</bind>
</comp>

<comp id="694" class="1004" name="or_ln761_fu_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="1" slack="0"/>
<pin id="696" dir="0" index="1" bw="1" slack="0"/>
<pin id="697" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln761/10 "/>
</bind>
</comp>

<comp id="700" class="1004" name="select_ln761_fu_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="1" slack="0"/>
<pin id="702" dir="0" index="1" bw="5" slack="0"/>
<pin id="703" dir="0" index="2" bw="5" slack="0"/>
<pin id="704" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln761/10 "/>
</bind>
</comp>

<comp id="708" class="1004" name="select_ln761_1_fu_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="1" slack="0"/>
<pin id="710" dir="0" index="1" bw="3" slack="0"/>
<pin id="711" dir="0" index="2" bw="3" slack="0"/>
<pin id="712" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln761_1/10 "/>
</bind>
</comp>

<comp id="716" class="1004" name="zext_ln766_1_fu_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="3" slack="0"/>
<pin id="718" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln766_1/10 "/>
</bind>
</comp>

<comp id="720" class="1004" name="add_ln766_1_fu_720">
<pin_list>
<pin id="721" dir="0" index="0" bw="4" slack="0"/>
<pin id="722" dir="0" index="1" bw="3" slack="0"/>
<pin id="723" dir="1" index="2" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln766_1/10 "/>
</bind>
</comp>

<comp id="726" class="1004" name="add_ln764_fu_726">
<pin_list>
<pin id="727" dir="0" index="0" bw="5" slack="0"/>
<pin id="728" dir="0" index="1" bw="1" slack="0"/>
<pin id="729" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln764/10 "/>
</bind>
</comp>

<comp id="732" class="1004" name="add_ln761_1_fu_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="8" slack="0"/>
<pin id="734" dir="0" index="1" bw="1" slack="0"/>
<pin id="735" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln761_1/10 "/>
</bind>
</comp>

<comp id="738" class="1004" name="select_ln761_2_fu_738">
<pin_list>
<pin id="739" dir="0" index="0" bw="1" slack="0"/>
<pin id="740" dir="0" index="1" bw="8" slack="0"/>
<pin id="741" dir="0" index="2" bw="8" slack="0"/>
<pin id="742" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln761_2/10 "/>
</bind>
</comp>

<comp id="746" class="1004" name="tmp_90_cast_fu_746">
<pin_list>
<pin id="747" dir="0" index="0" bw="8" slack="0"/>
<pin id="748" dir="0" index="1" bw="4" slack="1"/>
<pin id="749" dir="0" index="2" bw="1" slack="0"/>
<pin id="750" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_90_cast/11 "/>
</bind>
</comp>

<comp id="753" class="1004" name="zext_ln766_2_fu_753">
<pin_list>
<pin id="754" dir="0" index="0" bw="5" slack="1"/>
<pin id="755" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln766_2/11 "/>
</bind>
</comp>

<comp id="756" class="1004" name="add_ln766_2_fu_756">
<pin_list>
<pin id="757" dir="0" index="0" bw="8" slack="0"/>
<pin id="758" dir="0" index="1" bw="5" slack="0"/>
<pin id="759" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln766_2/11 "/>
</bind>
</comp>

<comp id="762" class="1004" name="zext_ln766_3_fu_762">
<pin_list>
<pin id="763" dir="0" index="0" bw="8" slack="0"/>
<pin id="764" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln766_3/11 "/>
</bind>
</comp>

<comp id="767" class="1004" name="add_ln772_1_fu_767">
<pin_list>
<pin id="768" dir="0" index="0" bw="7" slack="0"/>
<pin id="769" dir="0" index="1" bw="1" slack="0"/>
<pin id="770" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln772_1/15 "/>
</bind>
</comp>

<comp id="773" class="1004" name="icmp_ln772_fu_773">
<pin_list>
<pin id="774" dir="0" index="0" bw="7" slack="0"/>
<pin id="775" dir="0" index="1" bw="7" slack="0"/>
<pin id="776" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln772/15 "/>
</bind>
</comp>

<comp id="779" class="1004" name="add_ln772_fu_779">
<pin_list>
<pin id="780" dir="0" index="0" bw="3" slack="0"/>
<pin id="781" dir="0" index="1" bw="1" slack="0"/>
<pin id="782" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln772/15 "/>
</bind>
</comp>

<comp id="785" class="1004" name="icmp_ln774_fu_785">
<pin_list>
<pin id="786" dir="0" index="0" bw="5" slack="0"/>
<pin id="787" dir="0" index="1" bw="5" slack="0"/>
<pin id="788" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln774/15 "/>
</bind>
</comp>

<comp id="791" class="1004" name="select_ln772_fu_791">
<pin_list>
<pin id="792" dir="0" index="0" bw="1" slack="0"/>
<pin id="793" dir="0" index="1" bw="5" slack="0"/>
<pin id="794" dir="0" index="2" bw="5" slack="0"/>
<pin id="795" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln772/15 "/>
</bind>
</comp>

<comp id="799" class="1004" name="select_ln772_1_fu_799">
<pin_list>
<pin id="800" dir="0" index="0" bw="1" slack="0"/>
<pin id="801" dir="0" index="1" bw="3" slack="0"/>
<pin id="802" dir="0" index="2" bw="3" slack="0"/>
<pin id="803" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln772_1/15 "/>
</bind>
</comp>

<comp id="807" class="1004" name="tmp_13_fu_807">
<pin_list>
<pin id="808" dir="0" index="0" bw="7" slack="0"/>
<pin id="809" dir="0" index="1" bw="3" slack="0"/>
<pin id="810" dir="0" index="2" bw="1" slack="0"/>
<pin id="811" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_13/15 "/>
</bind>
</comp>

<comp id="815" class="1004" name="zext_ln776_fu_815">
<pin_list>
<pin id="816" dir="0" index="0" bw="5" slack="0"/>
<pin id="817" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln776/15 "/>
</bind>
</comp>

<comp id="819" class="1004" name="add_ln776_fu_819">
<pin_list>
<pin id="820" dir="0" index="0" bw="7" slack="0"/>
<pin id="821" dir="0" index="1" bw="5" slack="0"/>
<pin id="822" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln776/15 "/>
</bind>
</comp>

<comp id="825" class="1004" name="zext_ln776_1_fu_825">
<pin_list>
<pin id="826" dir="0" index="0" bw="7" slack="0"/>
<pin id="827" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln776_1/15 "/>
</bind>
</comp>

<comp id="830" class="1004" name="add_ln774_fu_830">
<pin_list>
<pin id="831" dir="0" index="0" bw="5" slack="0"/>
<pin id="832" dir="0" index="1" bw="1" slack="0"/>
<pin id="833" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln774/15 "/>
</bind>
</comp>

<comp id="836" class="1004" name="add_ln782_1_fu_836">
<pin_list>
<pin id="837" dir="0" index="0" bw="7" slack="0"/>
<pin id="838" dir="0" index="1" bw="1" slack="0"/>
<pin id="839" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln782_1/17 "/>
</bind>
</comp>

<comp id="842" class="1004" name="icmp_ln782_fu_842">
<pin_list>
<pin id="843" dir="0" index="0" bw="7" slack="0"/>
<pin id="844" dir="0" index="1" bw="7" slack="0"/>
<pin id="845" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln782/17 "/>
</bind>
</comp>

<comp id="848" class="1004" name="add_ln782_fu_848">
<pin_list>
<pin id="849" dir="0" index="0" bw="3" slack="0"/>
<pin id="850" dir="0" index="1" bw="1" slack="0"/>
<pin id="851" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln782/17 "/>
</bind>
</comp>

<comp id="854" class="1004" name="icmp_ln785_fu_854">
<pin_list>
<pin id="855" dir="0" index="0" bw="5" slack="0"/>
<pin id="856" dir="0" index="1" bw="5" slack="0"/>
<pin id="857" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln785/17 "/>
</bind>
</comp>

<comp id="860" class="1004" name="select_ln782_fu_860">
<pin_list>
<pin id="861" dir="0" index="0" bw="1" slack="0"/>
<pin id="862" dir="0" index="1" bw="5" slack="0"/>
<pin id="863" dir="0" index="2" bw="5" slack="0"/>
<pin id="864" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln782/17 "/>
</bind>
</comp>

<comp id="868" class="1004" name="select_ln782_1_fu_868">
<pin_list>
<pin id="869" dir="0" index="0" bw="1" slack="0"/>
<pin id="870" dir="0" index="1" bw="3" slack="0"/>
<pin id="871" dir="0" index="2" bw="3" slack="0"/>
<pin id="872" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln782_1/17 "/>
</bind>
</comp>

<comp id="876" class="1004" name="tmp_14_fu_876">
<pin_list>
<pin id="877" dir="0" index="0" bw="7" slack="0"/>
<pin id="878" dir="0" index="1" bw="3" slack="0"/>
<pin id="879" dir="0" index="2" bw="1" slack="0"/>
<pin id="880" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_14/17 "/>
</bind>
</comp>

<comp id="884" class="1004" name="zext_ln787_fu_884">
<pin_list>
<pin id="885" dir="0" index="0" bw="5" slack="0"/>
<pin id="886" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln787/17 "/>
</bind>
</comp>

<comp id="888" class="1004" name="add_ln787_fu_888">
<pin_list>
<pin id="889" dir="0" index="0" bw="7" slack="0"/>
<pin id="890" dir="0" index="1" bw="5" slack="0"/>
<pin id="891" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln787/17 "/>
</bind>
</comp>

<comp id="894" class="1004" name="zext_ln787_1_fu_894">
<pin_list>
<pin id="895" dir="0" index="0" bw="7" slack="0"/>
<pin id="896" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln787_1/17 "/>
</bind>
</comp>

<comp id="899" class="1004" name="add_ln785_fu_899">
<pin_list>
<pin id="900" dir="0" index="0" bw="5" slack="0"/>
<pin id="901" dir="0" index="1" bw="1" slack="0"/>
<pin id="902" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln785/17 "/>
</bind>
</comp>

<comp id="905" class="1004" name="zext_ln174_fu_905">
<pin_list>
<pin id="906" dir="0" index="0" bw="1" slack="0"/>
<pin id="907" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln174/18 "/>
</bind>
</comp>

<comp id="910" class="1005" name="ppl_read_reg_910">
<pin_list>
<pin id="911" dir="0" index="0" bw="32" slack="3"/>
<pin id="912" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="ppl_read "/>
</bind>
</comp>

<comp id="915" class="1005" name="dummyPatch_V_addr_reg_915">
<pin_list>
<pin id="916" dir="0" index="0" bw="7" slack="8"/>
<pin id="917" dir="1" index="1" bw="7" slack="8"/>
</pin_list>
<bind>
<opset="dummyPatch_V_addr "/>
</bind>
</comp>

<comp id="920" class="1005" name="add_ln720_1_reg_920">
<pin_list>
<pin id="921" dir="0" index="0" bw="11" slack="0"/>
<pin id="922" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="add_ln720_1 "/>
</bind>
</comp>

<comp id="925" class="1005" name="icmp_ln720_reg_925">
<pin_list>
<pin id="926" dir="0" index="0" bw="1" slack="1"/>
<pin id="927" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln720 "/>
</bind>
</comp>

<comp id="929" class="1005" name="select_ln720_reg_929">
<pin_list>
<pin id="930" dir="0" index="0" bw="9" slack="1"/>
<pin id="931" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="select_ln720 "/>
</bind>
</comp>

<comp id="934" class="1005" name="select_ln720_1_reg_934">
<pin_list>
<pin id="935" dir="0" index="0" bw="3" slack="0"/>
<pin id="936" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="select_ln720_1 "/>
</bind>
</comp>

<comp id="941" class="1005" name="trunc_ln731_reg_941">
<pin_list>
<pin id="942" dir="0" index="0" bw="8" slack="1"/>
<pin id="943" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln731 "/>
</bind>
</comp>

<comp id="946" class="1005" name="add_ln726_reg_946">
<pin_list>
<pin id="947" dir="0" index="0" bw="9" slack="0"/>
<pin id="948" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="add_ln726 "/>
</bind>
</comp>

<comp id="951" class="1005" name="add_ln731_reg_951">
<pin_list>
<pin id="952" dir="0" index="0" bw="12" slack="2"/>
<pin id="953" dir="1" index="1" bw="12" slack="2"/>
</pin_list>
<bind>
<opset="add_ln731 "/>
</bind>
</comp>

<comp id="957" class="1005" name="GDarray_addr_reg_957">
<pin_list>
<pin id="958" dir="0" index="0" bw="11" slack="1"/>
<pin id="959" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="GDarray_addr "/>
</bind>
</comp>

<comp id="962" class="1005" name="trunc_ln_reg_962">
<pin_list>
<pin id="963" dir="0" index="0" bw="32" slack="1"/>
<pin id="964" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln "/>
</bind>
</comp>

<comp id="967" class="1005" name="trunc_ln69_reg_967">
<pin_list>
<pin id="968" dir="0" index="0" bw="32" slack="1"/>
<pin id="969" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln69 "/>
</bind>
</comp>

<comp id="972" class="1005" name="icmp_ln886_reg_972">
<pin_list>
<pin id="973" dir="0" index="0" bw="1" slack="1"/>
<pin id="974" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln886 "/>
</bind>
</comp>

<comp id="976" class="1005" name="loopCounter_3_reg_976">
<pin_list>
<pin id="977" dir="0" index="0" bw="32" slack="0"/>
<pin id="978" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="loopCounter_3 "/>
</bind>
</comp>

<comp id="981" class="1005" name="icmp_ln748_reg_981">
<pin_list>
<pin id="982" dir="0" index="0" bw="1" slack="1"/>
<pin id="983" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln748 "/>
</bind>
</comp>

<comp id="985" class="1005" name="apexZ0_V_reg_985">
<pin_list>
<pin id="986" dir="0" index="0" bw="32" slack="1"/>
<pin id="987" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="apexZ0_V "/>
</bind>
</comp>

<comp id="990" class="1005" name="add_ln758_1_reg_990">
<pin_list>
<pin id="991" dir="0" index="0" bw="8" slack="0"/>
<pin id="992" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="add_ln758_1 "/>
</bind>
</comp>

<comp id="995" class="1005" name="icmp_ln758_reg_995">
<pin_list>
<pin id="996" dir="0" index="0" bw="1" slack="1"/>
<pin id="997" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln758 "/>
</bind>
</comp>

<comp id="999" class="1005" name="select_ln758_1_reg_999">
<pin_list>
<pin id="1000" dir="0" index="0" bw="3" slack="0"/>
<pin id="1001" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="select_ln758_1 "/>
</bind>
</comp>

<comp id="1004" class="1005" name="select_ln761_reg_1004">
<pin_list>
<pin id="1005" dir="0" index="0" bw="5" slack="1"/>
<pin id="1006" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="select_ln761 "/>
</bind>
</comp>

<comp id="1009" class="1005" name="select_ln761_1_reg_1009">
<pin_list>
<pin id="1010" dir="0" index="0" bw="3" slack="0"/>
<pin id="1011" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="select_ln761_1 "/>
</bind>
</comp>

<comp id="1014" class="1005" name="add_ln766_1_reg_1014">
<pin_list>
<pin id="1015" dir="0" index="0" bw="4" slack="1"/>
<pin id="1016" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="add_ln766_1 "/>
</bind>
</comp>

<comp id="1019" class="1005" name="add_ln764_reg_1019">
<pin_list>
<pin id="1020" dir="0" index="0" bw="5" slack="0"/>
<pin id="1021" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="add_ln764 "/>
</bind>
</comp>

<comp id="1024" class="1005" name="select_ln761_2_reg_1024">
<pin_list>
<pin id="1025" dir="0" index="0" bw="8" slack="0"/>
<pin id="1026" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="select_ln761_2 "/>
</bind>
</comp>

<comp id="1029" class="1005" name="patches_superpoints_V_addr_reg_1029">
<pin_list>
<pin id="1030" dir="0" index="0" bw="8" slack="1"/>
<pin id="1031" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="patches_superpoints_V_addr "/>
</bind>
</comp>

<comp id="1034" class="1005" name="patches_superpoints_V_load_reg_1034">
<pin_list>
<pin id="1035" dir="0" index="0" bw="64" slack="1"/>
<pin id="1036" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="patches_superpoints_V_load "/>
</bind>
</comp>

<comp id="1039" class="1005" name="add_ln772_1_reg_1039">
<pin_list>
<pin id="1040" dir="0" index="0" bw="7" slack="0"/>
<pin id="1041" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="add_ln772_1 "/>
</bind>
</comp>

<comp id="1047" class="1005" name="select_ln772_1_reg_1047">
<pin_list>
<pin id="1048" dir="0" index="0" bw="3" slack="0"/>
<pin id="1049" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="select_ln772_1 "/>
</bind>
</comp>

<comp id="1052" class="1005" name="add_ln774_reg_1052">
<pin_list>
<pin id="1053" dir="0" index="0" bw="5" slack="0"/>
<pin id="1054" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="add_ln774 "/>
</bind>
</comp>

<comp id="1057" class="1005" name="add_ln782_1_reg_1057">
<pin_list>
<pin id="1058" dir="0" index="0" bw="7" slack="0"/>
<pin id="1059" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="add_ln782_1 "/>
</bind>
</comp>

<comp id="1062" class="1005" name="icmp_ln782_reg_1062">
<pin_list>
<pin id="1063" dir="0" index="0" bw="1" slack="1"/>
<pin id="1064" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln782 "/>
</bind>
</comp>

<comp id="1066" class="1005" name="select_ln782_1_reg_1066">
<pin_list>
<pin id="1067" dir="0" index="0" bw="3" slack="0"/>
<pin id="1068" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="select_ln782_1 "/>
</bind>
</comp>

<comp id="1071" class="1005" name="dummyPatch_V_addr_2_reg_1071">
<pin_list>
<pin id="1072" dir="0" index="0" bw="7" slack="1"/>
<pin id="1073" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="dummyPatch_V_addr_2 "/>
</bind>
</comp>

<comp id="1076" class="1005" name="add_ln785_reg_1076">
<pin_list>
<pin id="1077" dir="0" index="0" bw="5" slack="0"/>
<pin id="1078" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="add_ln785 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="159"><net_src comp="16" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="163"><net_src comp="16" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="167"><net_src comp="16" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="171"><net_src comp="16" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="176"><net_src comp="40" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="177"><net_src comp="0" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="183"><net_src comp="136" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="184"><net_src comp="8" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="190"><net_src comp="42" pin="0"/><net_sink comp="185" pin=1"/></net>

<net id="191"><net_src comp="42" pin="0"/><net_sink comp="185" pin=2"/></net>

<net id="197"><net_src comp="4" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="198"><net_src comp="42" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="204"><net_src comp="192" pin="3"/><net_sink comp="199" pin=0"/></net>

<net id="210"><net_src comp="42" pin="0"/><net_sink comp="205" pin=1"/></net>

<net id="216"><net_src comp="42" pin="0"/><net_sink comp="211" pin=1"/></net>

<net id="226"><net_src comp="205" pin="3"/><net_sink comp="217" pin=2"/></net>

<net id="227"><net_src comp="211" pin="3"/><net_sink comp="217" pin=0"/></net>

<net id="233"><net_src comp="42" pin="0"/><net_sink comp="228" pin=1"/></net>

<net id="239"><net_src comp="228" pin="3"/><net_sink comp="234" pin=0"/></net>

<net id="245"><net_src comp="42" pin="0"/><net_sink comp="240" pin=1"/></net>

<net id="251"><net_src comp="86" pin="0"/><net_sink comp="246" pin=1"/></net>

<net id="252"><net_src comp="240" pin="3"/><net_sink comp="246" pin=0"/></net>

<net id="258"><net_src comp="42" pin="0"/><net_sink comp="253" pin=1"/></net>

<net id="259"><net_src comp="253" pin="3"/><net_sink comp="246" pin=0"/></net>

<net id="263"><net_src comp="44" pin="0"/><net_sink comp="260" pin=0"/></net>

<net id="270"><net_src comp="260" pin="1"/><net_sink comp="264" pin=0"/></net>

<net id="274"><net_src comp="46" pin="0"/><net_sink comp="271" pin=0"/></net>

<net id="281"><net_src comp="271" pin="1"/><net_sink comp="275" pin=0"/></net>

<net id="285"><net_src comp="48" pin="0"/><net_sink comp="282" pin=0"/></net>

<net id="292"><net_src comp="282" pin="1"/><net_sink comp="286" pin=0"/></net>

<net id="296"><net_src comp="92" pin="0"/><net_sink comp="293" pin=0"/></net>

<net id="303"><net_src comp="293" pin="1"/><net_sink comp="297" pin=2"/></net>

<net id="304"><net_src comp="297" pin="4"/><net_sink comp="293" pin=0"/></net>

<net id="308"><net_src comp="30" pin="0"/><net_sink comp="305" pin=0"/></net>

<net id="315"><net_src comp="305" pin="1"/><net_sink comp="309" pin=2"/></net>

<net id="319"><net_src comp="68" pin="0"/><net_sink comp="316" pin=0"/></net>

<net id="326"><net_src comp="316" pin="1"/><net_sink comp="320" pin=0"/></net>

<net id="330"><net_src comp="102" pin="0"/><net_sink comp="327" pin=0"/></net>

<net id="337"><net_src comp="327" pin="1"/><net_sink comp="331" pin=0"/></net>

<net id="341"><net_src comp="68" pin="0"/><net_sink comp="338" pin=0"/></net>

<net id="348"><net_src comp="338" pin="1"/><net_sink comp="342" pin=0"/></net>

<net id="352"><net_src comp="46" pin="0"/><net_sink comp="349" pin=0"/></net>

<net id="359"><net_src comp="349" pin="1"/><net_sink comp="353" pin=0"/></net>

<net id="363"><net_src comp="104" pin="0"/><net_sink comp="360" pin=0"/></net>

<net id="370"><net_src comp="360" pin="1"/><net_sink comp="364" pin=0"/></net>

<net id="374"><net_src comp="138" pin="0"/><net_sink comp="371" pin=0"/></net>

<net id="381"><net_src comp="371" pin="1"/><net_sink comp="375" pin=2"/></net>

<net id="385"><net_src comp="46" pin="0"/><net_sink comp="382" pin=0"/></net>

<net id="392"><net_src comp="382" pin="1"/><net_sink comp="386" pin=2"/></net>

<net id="396"><net_src comp="104" pin="0"/><net_sink comp="393" pin=0"/></net>

<net id="403"><net_src comp="393" pin="1"/><net_sink comp="397" pin=2"/></net>

<net id="407"><net_src comp="138" pin="0"/><net_sink comp="404" pin=0"/></net>

<net id="414"><net_src comp="404" pin="1"/><net_sink comp="408" pin=0"/></net>

<net id="418"><net_src comp="46" pin="0"/><net_sink comp="415" pin=0"/></net>

<net id="425"><net_src comp="415" pin="1"/><net_sink comp="419" pin=0"/></net>

<net id="429"><net_src comp="104" pin="0"/><net_sink comp="426" pin=0"/></net>

<net id="436"><net_src comp="426" pin="1"/><net_sink comp="430" pin=0"/></net>

<net id="451"><net_src comp="96" pin="0"/><net_sink comp="437" pin=0"/></net>

<net id="452"><net_src comp="2" pin="0"/><net_sink comp="437" pin=1"/></net>

<net id="453"><net_src comp="6" pin="0"/><net_sink comp="437" pin=2"/></net>

<net id="454"><net_src comp="8" pin="0"/><net_sink comp="437" pin=3"/></net>

<net id="455"><net_src comp="297" pin="4"/><net_sink comp="437" pin=4"/></net>

<net id="456"><net_src comp="10" pin="0"/><net_sink comp="437" pin=9"/></net>

<net id="457"><net_src comp="12" pin="0"/><net_sink comp="437" pin=10"/></net>

<net id="458"><net_src comp="14" pin="0"/><net_sink comp="437" pin=11"/></net>

<net id="464"><net_src comp="18" pin="0"/><net_sink comp="459" pin=0"/></net>

<net id="465"><net_src comp="156" pin="1"/><net_sink comp="459" pin=1"/></net>

<net id="466"><net_src comp="160" pin="1"/><net_sink comp="459" pin=2"/></net>

<net id="471"><net_src comp="264" pin="4"/><net_sink comp="467" pin=0"/></net>

<net id="472"><net_src comp="50" pin="0"/><net_sink comp="467" pin=1"/></net>

<net id="477"><net_src comp="264" pin="4"/><net_sink comp="473" pin=0"/></net>

<net id="478"><net_src comp="58" pin="0"/><net_sink comp="473" pin=1"/></net>

<net id="483"><net_src comp="275" pin="4"/><net_sink comp="479" pin=0"/></net>

<net id="484"><net_src comp="60" pin="0"/><net_sink comp="479" pin=1"/></net>

<net id="489"><net_src comp="286" pin="4"/><net_sink comp="485" pin=0"/></net>

<net id="490"><net_src comp="62" pin="0"/><net_sink comp="485" pin=1"/></net>

<net id="496"><net_src comp="485" pin="2"/><net_sink comp="491" pin=0"/></net>

<net id="497"><net_src comp="48" pin="0"/><net_sink comp="491" pin=1"/></net>

<net id="498"><net_src comp="286" pin="4"/><net_sink comp="491" pin=2"/></net>

<net id="504"><net_src comp="485" pin="2"/><net_sink comp="499" pin=0"/></net>

<net id="505"><net_src comp="479" pin="2"/><net_sink comp="499" pin=1"/></net>

<net id="506"><net_src comp="275" pin="4"/><net_sink comp="499" pin=2"/></net>

<net id="510"><net_src comp="491" pin="3"/><net_sink comp="507" pin=0"/></net>

<net id="515"><net_src comp="491" pin="3"/><net_sink comp="511" pin=0"/></net>

<net id="516"><net_src comp="64" pin="0"/><net_sink comp="511" pin=1"/></net>

<net id="522"><net_src comp="66" pin="0"/><net_sink comp="517" pin=0"/></net>

<net id="523"><net_src comp="68" pin="0"/><net_sink comp="517" pin=2"/></net>

<net id="527"><net_src comp="517" pin="3"/><net_sink comp="524" pin=0"/></net>

<net id="535"><net_src comp="524" pin="1"/><net_sink comp="531" pin=0"/></net>

<net id="536"><net_src comp="528" pin="1"/><net_sink comp="531" pin=1"/></net>

<net id="542"><net_src comp="66" pin="0"/><net_sink comp="537" pin=0"/></net>

<net id="546"><net_src comp="537" pin="3"/><net_sink comp="543" pin=0"/></net>

<net id="547"><net_src comp="543" pin="1"/><net_sink comp="192" pin=2"/></net>

<net id="554"><net_src comp="70" pin="0"/><net_sink comp="548" pin=0"/></net>

<net id="555"><net_src comp="199" pin="3"/><net_sink comp="548" pin=1"/></net>

<net id="556"><net_src comp="72" pin="0"/><net_sink comp="548" pin=2"/></net>

<net id="557"><net_src comp="74" pin="0"/><net_sink comp="548" pin=3"/></net>

<net id="561"><net_src comp="199" pin="3"/><net_sink comp="558" pin=0"/></net>

<net id="567"><net_src comp="84" pin="0"/><net_sink comp="562" pin=0"/></net>

<net id="568"><net_src comp="86" pin="0"/><net_sink comp="562" pin=2"/></net>

<net id="572"><net_src comp="562" pin="3"/><net_sink comp="569" pin=0"/></net>

<net id="573"><net_src comp="569" pin="1"/><net_sink comp="205" pin=2"/></net>

<net id="578"><net_src comp="88" pin="0"/><net_sink comp="574" pin=1"/></net>

<net id="583"><net_src comp="574" pin="2"/><net_sink comp="579" pin=0"/></net>

<net id="584"><net_src comp="88" pin="0"/><net_sink comp="579" pin=1"/></net>

<net id="588"><net_src comp="579" pin="2"/><net_sink comp="585" pin=0"/></net>

<net id="589"><net_src comp="585" pin="1"/><net_sink comp="211" pin=2"/></net>

<net id="594"><net_src comp="297" pin="4"/><net_sink comp="590" pin=0"/></net>

<net id="595"><net_src comp="94" pin="0"/><net_sink comp="590" pin=1"/></net>

<net id="600"><net_src comp="309" pin="4"/><net_sink comp="596" pin=0"/></net>

<net id="601"><net_src comp="54" pin="0"/><net_sink comp="596" pin=1"/></net>

<net id="606"><net_src comp="309" pin="4"/><net_sink comp="602" pin=0"/></net>

<net id="607"><net_src comp="98" pin="0"/><net_sink comp="602" pin=1"/></net>

<net id="612"><net_src comp="320" pin="4"/><net_sink comp="608" pin=0"/></net>

<net id="613"><net_src comp="106" pin="0"/><net_sink comp="608" pin=1"/></net>

<net id="618"><net_src comp="320" pin="4"/><net_sink comp="614" pin=0"/></net>

<net id="619"><net_src comp="108" pin="0"/><net_sink comp="614" pin=1"/></net>

<net id="624"><net_src comp="331" pin="4"/><net_sink comp="620" pin=0"/></net>

<net id="625"><net_src comp="110" pin="0"/><net_sink comp="620" pin=1"/></net>

<net id="630"><net_src comp="342" pin="4"/><net_sink comp="626" pin=0"/></net>

<net id="631"><net_src comp="112" pin="0"/><net_sink comp="626" pin=1"/></net>

<net id="637"><net_src comp="626" pin="2"/><net_sink comp="632" pin=0"/></net>

<net id="638"><net_src comp="46" pin="0"/><net_sink comp="632" pin=1"/></net>

<net id="639"><net_src comp="353" pin="4"/><net_sink comp="632" pin=2"/></net>

<net id="645"><net_src comp="626" pin="2"/><net_sink comp="640" pin=0"/></net>

<net id="646"><net_src comp="620" pin="2"/><net_sink comp="640" pin=1"/></net>

<net id="647"><net_src comp="331" pin="4"/><net_sink comp="640" pin=2"/></net>

<net id="651"><net_src comp="640" pin="3"/><net_sink comp="648" pin=0"/></net>

<net id="655"><net_src comp="640" pin="3"/><net_sink comp="652" pin=0"/></net>

<net id="661"><net_src comp="114" pin="0"/><net_sink comp="656" pin=0"/></net>

<net id="662"><net_src comp="652" pin="1"/><net_sink comp="656" pin=1"/></net>

<net id="663"><net_src comp="116" pin="0"/><net_sink comp="656" pin=2"/></net>

<net id="668"><net_src comp="656" pin="3"/><net_sink comp="664" pin=0"/></net>

<net id="669"><net_src comp="648" pin="1"/><net_sink comp="664" pin=1"/></net>

<net id="674"><net_src comp="626" pin="2"/><net_sink comp="670" pin=0"/></net>

<net id="675"><net_src comp="118" pin="0"/><net_sink comp="670" pin=1"/></net>

<net id="680"><net_src comp="364" pin="4"/><net_sink comp="676" pin=0"/></net>

<net id="681"><net_src comp="120" pin="0"/><net_sink comp="676" pin=1"/></net>

<net id="686"><net_src comp="676" pin="2"/><net_sink comp="682" pin=0"/></net>

<net id="687"><net_src comp="670" pin="2"/><net_sink comp="682" pin=1"/></net>

<net id="692"><net_src comp="632" pin="3"/><net_sink comp="688" pin=0"/></net>

<net id="693"><net_src comp="60" pin="0"/><net_sink comp="688" pin=1"/></net>

<net id="698"><net_src comp="682" pin="2"/><net_sink comp="694" pin=0"/></net>

<net id="699"><net_src comp="626" pin="2"/><net_sink comp="694" pin=1"/></net>

<net id="705"><net_src comp="694" pin="2"/><net_sink comp="700" pin=0"/></net>

<net id="706"><net_src comp="104" pin="0"/><net_sink comp="700" pin=1"/></net>

<net id="707"><net_src comp="364" pin="4"/><net_sink comp="700" pin=2"/></net>

<net id="713"><net_src comp="682" pin="2"/><net_sink comp="708" pin=0"/></net>

<net id="714"><net_src comp="688" pin="2"/><net_sink comp="708" pin=1"/></net>

<net id="715"><net_src comp="632" pin="3"/><net_sink comp="708" pin=2"/></net>

<net id="719"><net_src comp="708" pin="3"/><net_sink comp="716" pin=0"/></net>

<net id="724"><net_src comp="664" pin="2"/><net_sink comp="720" pin=0"/></net>

<net id="725"><net_src comp="716" pin="1"/><net_sink comp="720" pin=1"/></net>

<net id="730"><net_src comp="700" pin="3"/><net_sink comp="726" pin=0"/></net>

<net id="731"><net_src comp="122" pin="0"/><net_sink comp="726" pin=1"/></net>

<net id="736"><net_src comp="342" pin="4"/><net_sink comp="732" pin=0"/></net>

<net id="737"><net_src comp="106" pin="0"/><net_sink comp="732" pin=1"/></net>

<net id="743"><net_src comp="626" pin="2"/><net_sink comp="738" pin=0"/></net>

<net id="744"><net_src comp="106" pin="0"/><net_sink comp="738" pin=1"/></net>

<net id="745"><net_src comp="732" pin="2"/><net_sink comp="738" pin=2"/></net>

<net id="751"><net_src comp="124" pin="0"/><net_sink comp="746" pin=0"/></net>

<net id="752"><net_src comp="126" pin="0"/><net_sink comp="746" pin=2"/></net>

<net id="760"><net_src comp="746" pin="3"/><net_sink comp="756" pin=0"/></net>

<net id="761"><net_src comp="753" pin="1"/><net_sink comp="756" pin=1"/></net>

<net id="765"><net_src comp="756" pin="2"/><net_sink comp="762" pin=0"/></net>

<net id="766"><net_src comp="762" pin="1"/><net_sink comp="228" pin=2"/></net>

<net id="771"><net_src comp="375" pin="4"/><net_sink comp="767" pin=0"/></net>

<net id="772"><net_src comp="140" pin="0"/><net_sink comp="767" pin=1"/></net>

<net id="777"><net_src comp="375" pin="4"/><net_sink comp="773" pin=0"/></net>

<net id="778"><net_src comp="142" pin="0"/><net_sink comp="773" pin=1"/></net>

<net id="783"><net_src comp="386" pin="4"/><net_sink comp="779" pin=0"/></net>

<net id="784"><net_src comp="60" pin="0"/><net_sink comp="779" pin=1"/></net>

<net id="789"><net_src comp="397" pin="4"/><net_sink comp="785" pin=0"/></net>

<net id="790"><net_src comp="120" pin="0"/><net_sink comp="785" pin=1"/></net>

<net id="796"><net_src comp="785" pin="2"/><net_sink comp="791" pin=0"/></net>

<net id="797"><net_src comp="104" pin="0"/><net_sink comp="791" pin=1"/></net>

<net id="798"><net_src comp="397" pin="4"/><net_sink comp="791" pin=2"/></net>

<net id="804"><net_src comp="785" pin="2"/><net_sink comp="799" pin=0"/></net>

<net id="805"><net_src comp="779" pin="2"/><net_sink comp="799" pin=1"/></net>

<net id="806"><net_src comp="386" pin="4"/><net_sink comp="799" pin=2"/></net>

<net id="812"><net_src comp="148" pin="0"/><net_sink comp="807" pin=0"/></net>

<net id="813"><net_src comp="799" pin="3"/><net_sink comp="807" pin=1"/></net>

<net id="814"><net_src comp="126" pin="0"/><net_sink comp="807" pin=2"/></net>

<net id="818"><net_src comp="791" pin="3"/><net_sink comp="815" pin=0"/></net>

<net id="823"><net_src comp="807" pin="3"/><net_sink comp="819" pin=0"/></net>

<net id="824"><net_src comp="815" pin="1"/><net_sink comp="819" pin=1"/></net>

<net id="828"><net_src comp="819" pin="2"/><net_sink comp="825" pin=0"/></net>

<net id="829"><net_src comp="825" pin="1"/><net_sink comp="240" pin=2"/></net>

<net id="834"><net_src comp="791" pin="3"/><net_sink comp="830" pin=0"/></net>

<net id="835"><net_src comp="122" pin="0"/><net_sink comp="830" pin=1"/></net>

<net id="840"><net_src comp="408" pin="4"/><net_sink comp="836" pin=0"/></net>

<net id="841"><net_src comp="140" pin="0"/><net_sink comp="836" pin=1"/></net>

<net id="846"><net_src comp="408" pin="4"/><net_sink comp="842" pin=0"/></net>

<net id="847"><net_src comp="142" pin="0"/><net_sink comp="842" pin=1"/></net>

<net id="852"><net_src comp="419" pin="4"/><net_sink comp="848" pin=0"/></net>

<net id="853"><net_src comp="60" pin="0"/><net_sink comp="848" pin=1"/></net>

<net id="858"><net_src comp="430" pin="4"/><net_sink comp="854" pin=0"/></net>

<net id="859"><net_src comp="120" pin="0"/><net_sink comp="854" pin=1"/></net>

<net id="865"><net_src comp="854" pin="2"/><net_sink comp="860" pin=0"/></net>

<net id="866"><net_src comp="104" pin="0"/><net_sink comp="860" pin=1"/></net>

<net id="867"><net_src comp="430" pin="4"/><net_sink comp="860" pin=2"/></net>

<net id="873"><net_src comp="854" pin="2"/><net_sink comp="868" pin=0"/></net>

<net id="874"><net_src comp="848" pin="2"/><net_sink comp="868" pin=1"/></net>

<net id="875"><net_src comp="419" pin="4"/><net_sink comp="868" pin=2"/></net>

<net id="881"><net_src comp="148" pin="0"/><net_sink comp="876" pin=0"/></net>

<net id="882"><net_src comp="868" pin="3"/><net_sink comp="876" pin=1"/></net>

<net id="883"><net_src comp="126" pin="0"/><net_sink comp="876" pin=2"/></net>

<net id="887"><net_src comp="860" pin="3"/><net_sink comp="884" pin=0"/></net>

<net id="892"><net_src comp="876" pin="3"/><net_sink comp="888" pin=0"/></net>

<net id="893"><net_src comp="884" pin="1"/><net_sink comp="888" pin=1"/></net>

<net id="897"><net_src comp="888" pin="2"/><net_sink comp="894" pin=0"/></net>

<net id="898"><net_src comp="894" pin="1"/><net_sink comp="253" pin=2"/></net>

<net id="903"><net_src comp="860" pin="3"/><net_sink comp="899" pin=0"/></net>

<net id="904"><net_src comp="122" pin="0"/><net_sink comp="899" pin=1"/></net>

<net id="908"><net_src comp="246" pin="3"/><net_sink comp="905" pin=0"/></net>

<net id="909"><net_src comp="905" pin="1"/><net_sink comp="178" pin=2"/></net>

<net id="913"><net_src comp="172" pin="2"/><net_sink comp="910" pin=0"/></net>

<net id="914"><net_src comp="910" pin="1"/><net_sink comp="437" pin=5"/></net>

<net id="918"><net_src comp="185" pin="3"/><net_sink comp="915" pin=0"/></net>

<net id="919"><net_src comp="915" pin="1"/><net_sink comp="246" pin=0"/></net>

<net id="923"><net_src comp="467" pin="2"/><net_sink comp="920" pin=0"/></net>

<net id="924"><net_src comp="920" pin="1"/><net_sink comp="264" pin=2"/></net>

<net id="928"><net_src comp="473" pin="2"/><net_sink comp="925" pin=0"/></net>

<net id="932"><net_src comp="491" pin="3"/><net_sink comp="929" pin=0"/></net>

<net id="933"><net_src comp="929" pin="1"/><net_sink comp="528" pin=0"/></net>

<net id="937"><net_src comp="499" pin="3"/><net_sink comp="934" pin=0"/></net>

<net id="938"><net_src comp="934" pin="1"/><net_sink comp="275" pin=2"/></net>

<net id="939"><net_src comp="934" pin="1"/><net_sink comp="517" pin=1"/></net>

<net id="940"><net_src comp="934" pin="1"/><net_sink comp="537" pin=1"/></net>

<net id="944"><net_src comp="507" pin="1"/><net_sink comp="941" pin=0"/></net>

<net id="945"><net_src comp="941" pin="1"/><net_sink comp="537" pin=2"/></net>

<net id="949"><net_src comp="511" pin="2"/><net_sink comp="946" pin=0"/></net>

<net id="950"><net_src comp="946" pin="1"/><net_sink comp="286" pin=2"/></net>

<net id="954"><net_src comp="531" pin="2"/><net_sink comp="951" pin=0"/></net>

<net id="955"><net_src comp="951" pin="1"/><net_sink comp="562" pin=1"/></net>

<net id="956"><net_src comp="951" pin="1"/><net_sink comp="574" pin=0"/></net>

<net id="960"><net_src comp="192" pin="3"/><net_sink comp="957" pin=0"/></net>

<net id="961"><net_src comp="957" pin="1"/><net_sink comp="199" pin=0"/></net>

<net id="965"><net_src comp="548" pin="4"/><net_sink comp="962" pin=0"/></net>

<net id="966"><net_src comp="962" pin="1"/><net_sink comp="217" pin=4"/></net>

<net id="970"><net_src comp="558" pin="1"/><net_sink comp="967" pin=0"/></net>

<net id="971"><net_src comp="967" pin="1"/><net_sink comp="217" pin=1"/></net>

<net id="975"><net_src comp="590" pin="2"/><net_sink comp="972" pin=0"/></net>

<net id="979"><net_src comp="596" pin="2"/><net_sink comp="976" pin=0"/></net>

<net id="980"><net_src comp="976" pin="1"/><net_sink comp="309" pin=0"/></net>

<net id="984"><net_src comp="602" pin="2"/><net_sink comp="981" pin=0"/></net>

<net id="988"><net_src comp="437" pin="12"/><net_sink comp="985" pin=0"/></net>

<net id="989"><net_src comp="985" pin="1"/><net_sink comp="297" pin=0"/></net>

<net id="993"><net_src comp="608" pin="2"/><net_sink comp="990" pin=0"/></net>

<net id="994"><net_src comp="990" pin="1"/><net_sink comp="320" pin=2"/></net>

<net id="998"><net_src comp="614" pin="2"/><net_sink comp="995" pin=0"/></net>

<net id="1002"><net_src comp="640" pin="3"/><net_sink comp="999" pin=0"/></net>

<net id="1003"><net_src comp="999" pin="1"/><net_sink comp="331" pin=2"/></net>

<net id="1007"><net_src comp="700" pin="3"/><net_sink comp="1004" pin=0"/></net>

<net id="1008"><net_src comp="1004" pin="1"/><net_sink comp="753" pin=0"/></net>

<net id="1012"><net_src comp="708" pin="3"/><net_sink comp="1009" pin=0"/></net>

<net id="1013"><net_src comp="1009" pin="1"/><net_sink comp="353" pin=2"/></net>

<net id="1017"><net_src comp="720" pin="2"/><net_sink comp="1014" pin=0"/></net>

<net id="1018"><net_src comp="1014" pin="1"/><net_sink comp="746" pin=1"/></net>

<net id="1022"><net_src comp="726" pin="2"/><net_sink comp="1019" pin=0"/></net>

<net id="1023"><net_src comp="1019" pin="1"/><net_sink comp="364" pin=2"/></net>

<net id="1027"><net_src comp="738" pin="3"/><net_sink comp="1024" pin=0"/></net>

<net id="1028"><net_src comp="1024" pin="1"/><net_sink comp="342" pin=2"/></net>

<net id="1032"><net_src comp="228" pin="3"/><net_sink comp="1029" pin=0"/></net>

<net id="1033"><net_src comp="1029" pin="1"/><net_sink comp="234" pin=0"/></net>

<net id="1037"><net_src comp="234" pin="3"/><net_sink comp="1034" pin=0"/></net>

<net id="1038"><net_src comp="1034" pin="1"/><net_sink comp="178" pin=2"/></net>

<net id="1042"><net_src comp="767" pin="2"/><net_sink comp="1039" pin=0"/></net>

<net id="1043"><net_src comp="1039" pin="1"/><net_sink comp="375" pin=0"/></net>

<net id="1050"><net_src comp="799" pin="3"/><net_sink comp="1047" pin=0"/></net>

<net id="1051"><net_src comp="1047" pin="1"/><net_sink comp="386" pin=0"/></net>

<net id="1055"><net_src comp="830" pin="2"/><net_sink comp="1052" pin=0"/></net>

<net id="1056"><net_src comp="1052" pin="1"/><net_sink comp="397" pin=0"/></net>

<net id="1060"><net_src comp="836" pin="2"/><net_sink comp="1057" pin=0"/></net>

<net id="1061"><net_src comp="1057" pin="1"/><net_sink comp="408" pin=2"/></net>

<net id="1065"><net_src comp="842" pin="2"/><net_sink comp="1062" pin=0"/></net>

<net id="1069"><net_src comp="868" pin="3"/><net_sink comp="1066" pin=0"/></net>

<net id="1070"><net_src comp="1066" pin="1"/><net_sink comp="419" pin=2"/></net>

<net id="1074"><net_src comp="253" pin="3"/><net_sink comp="1071" pin=0"/></net>

<net id="1075"><net_src comp="1071" pin="1"/><net_sink comp="246" pin=0"/></net>

<net id="1079"><net_src comp="899" pin="2"/><net_sink comp="1076" pin=0"/></net>

<net id="1080"><net_src comp="1076" pin="1"/><net_sink comp="430" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: n_patches | {8 9 }
	Port: output_patch_stream_V | {8 9 13 18 }
 - Input state : 
	Port: MPSQ : ppl | {2 }
	Port: MPSQ : n_patches | {8 9 }
	Port: MPSQ : GDarray | {4 5 }
	Port: MPSQ : GDn_points | {8 9 }
	Port: MPSQ : radiiDivisionList | {8 9 }
	Port: MPSQ : radiiDivisionList_1_4 | {8 9 }
	Port: MPSQ : trapezoid_edges_V | {8 9 }
  - Chain level:
	State 1
		call_ln705 : 1
	State 2
	State 3
		add_ln720_1 : 1
		icmp_ln720 : 1
		br_ln720 : 2
		add_ln720 : 1
		icmp_ln726 : 1
		select_ln720 : 2
		select_ln720_1 : 2
		trunc_ln731 : 3
		add_ln726 : 3
	State 4
		tmp_cast : 1
		add_ln731 : 2
		zext_ln731_1 : 1
		GDarray_addr : 2
		packedCoordinates_V : 3
	State 5
		trunc_ln : 1
		trunc_ln69 : 1
	State 6
		zext_ln731_2 : 1
		GDarrayDecoded_V_addr : 2
		GDarrayDecoded_V_addr_1 : 1
		store_ln731 : 3
		store_ln732 : 2
	State 7
	State 8
		icmp_ln886 : 1
		loopCounter_3 : 1
		br_ln742 : 2
		apexZ0_V : 1
		icmp_ln748 : 1
	State 9
	State 10
		add_ln758_1 : 1
		icmp_ln758 : 1
		br_ln758 : 2
		add_ln758 : 1
		icmp_ln761 : 1
		select_ln758 : 2
		select_ln758_1 : 2
		zext_ln766 : 3
		trunc_ln766 : 3
		tmp_88_cast : 4
		add_ln766 : 5
		xor_ln758 : 2
		icmp_ln764 : 1
		and_ln758 : 2
		add_ln761 : 3
		or_ln761 : 2
		select_ln761 : 2
		select_ln761_1 : 2
		zext_ln766_1 : 3
		add_ln766_1 : 4
		add_ln764 : 3
		add_ln761_1 : 1
		select_ln761_2 : 2
	State 11
		add_ln766_2 : 1
		zext_ln766_3 : 2
		patches_superpoints_V_addr : 3
		patches_superpoints_V_load : 4
	State 12
	State 13
	State 14
	State 15
		add_ln772_1 : 1
		icmp_ln772 : 1
		br_ln772 : 2
		add_ln772 : 1
		icmp_ln774 : 1
		select_ln772 : 2
		select_ln772_1 : 2
		tmp_13 : 3
		zext_ln776 : 3
		add_ln776 : 4
		zext_ln776_1 : 5
		dummyPatch_V_addr_1 : 6
		store_ln776 : 7
		add_ln774 : 3
	State 16
	State 17
		add_ln782_1 : 1
		icmp_ln782 : 1
		br_ln782 : 2
		add_ln782 : 1
		icmp_ln785 : 1
		select_ln782 : 2
		select_ln782_1 : 2
		tmp_14 : 3
		zext_ln787 : 3
		add_ln787 : 4
		zext_ln787_1 : 5
		dummyPatch_V_addr_2 : 6
		dummyPatch_V_load : 7
		add_ln785 : 3
	State 18
		zext_ln174 : 1
		write_ln174 : 2
	State 19


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|---------|---------|---------|
| Operation|       Functional Unit       |   BRAM  |   DSP   |  Delay  |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|---------|---------|---------|
|   call   |  grp_solveNextColumn_fu_437 |    9    |    4    | 112.544 |  33473  |  28520  |
|          | grp_initializeArrays_fu_459 |    0    |    0    |    0    |   126   |   355   |
|----------|-----------------------------|---------|---------|---------|---------|---------|
|          |      add_ln720_1_fu_467     |    0    |    0    |    0    |    0    |    18   |
|          |       add_ln720_fu_479      |    0    |    0    |    0    |    0    |    10   |
|          |       add_ln726_fu_511      |    0    |    0    |    0    |    0    |    16   |
|          |       add_ln731_fu_531      |    0    |    0    |    0    |    0    |    18   |
|          |     loopCounter_3_fu_596    |    0    |    0    |    0    |    0    |    39   |
|          |      add_ln758_1_fu_608     |    0    |    0    |    0    |    0    |    15   |
|          |       add_ln758_fu_620      |    0    |    0    |    0    |    0    |    10   |
|          |       add_ln766_fu_664      |    0    |    0    |    0    |    0    |    7    |
|          |       add_ln761_fu_688      |    0    |    0    |    0    |    0    |    10   |
|          |      add_ln766_1_fu_720     |    0    |    0    |    0    |    0    |    7    |
|    add   |       add_ln764_fu_726      |    0    |    0    |    0    |    0    |    12   |
|          |      add_ln761_1_fu_732     |    0    |    0    |    0    |    0    |    15   |
|          |      add_ln766_2_fu_756     |    0    |    0    |    0    |    0    |    15   |
|          |      add_ln772_1_fu_767     |    0    |    0    |    0    |    0    |    14   |
|          |       add_ln772_fu_779      |    0    |    0    |    0    |    0    |    10   |
|          |       add_ln776_fu_819      |    0    |    0    |    0    |    0    |    14   |
|          |       add_ln774_fu_830      |    0    |    0    |    0    |    0    |    12   |
|          |      add_ln782_1_fu_836     |    0    |    0    |    0    |    0    |    14   |
|          |       add_ln782_fu_848      |    0    |    0    |    0    |    0    |    10   |
|          |       add_ln787_fu_888      |    0    |    0    |    0    |    0    |    14   |
|          |       add_ln785_fu_899      |    0    |    0    |    0    |    0    |    12   |
|----------|-----------------------------|---------|---------|---------|---------|---------|
|          |      icmp_ln720_fu_473      |    0    |    0    |    0    |    0    |    11   |
|          |      icmp_ln726_fu_485      |    0    |    0    |    0    |    0    |    11   |
|          |      icmp_ln886_fu_590      |    0    |    0    |    0    |    0    |    20   |
|          |      icmp_ln748_fu_602      |    0    |    0    |    0    |    0    |    20   |
|          |      icmp_ln758_fu_614      |    0    |    0    |    0    |    0    |    11   |
|   icmp   |      icmp_ln761_fu_626      |    0    |    0    |    0    |    0    |    11   |
|          |      icmp_ln764_fu_676      |    0    |    0    |    0    |    0    |    9    |
|          |      icmp_ln772_fu_773      |    0    |    0    |    0    |    0    |    10   |
|          |      icmp_ln774_fu_785      |    0    |    0    |    0    |    0    |    9    |
|          |      icmp_ln782_fu_842      |    0    |    0    |    0    |    0    |    10   |
|          |      icmp_ln785_fu_854      |    0    |    0    |    0    |    0    |    9    |
|----------|-----------------------------|---------|---------|---------|---------|---------|
|          |     select_ln720_fu_491     |    0    |    0    |    0    |    0    |    9    |
|          |    select_ln720_1_fu_499    |    0    |    0    |    0    |    0    |    3    |
|          |     select_ln758_fu_632     |    0    |    0    |    0    |    0    |    3    |
|          |    select_ln758_1_fu_640    |    0    |    0    |    0    |    0    |    3    |
|          |     select_ln761_fu_700     |    0    |    0    |    0    |    0    |    5    |
|  select  |    select_ln761_1_fu_708    |    0    |    0    |    0    |    0    |    3    |
|          |    select_ln761_2_fu_738    |    0    |    0    |    0    |    0    |    8    |
|          |     select_ln772_fu_791     |    0    |    0    |    0    |    0    |    5    |
|          |    select_ln772_1_fu_799    |    0    |    0    |    0    |    0    |    3    |
|          |     select_ln782_fu_860     |    0    |    0    |    0    |    0    |    5    |
|          |    select_ln782_1_fu_868    |    0    |    0    |    0    |    0    |    3    |
|----------|-----------------------------|---------|---------|---------|---------|---------|
|    or    |       or_ln732_fu_579       |    0    |    0    |    0    |    0    |    0    |
|          |       or_ln761_fu_694       |    0    |    0    |    0    |    0    |    2    |
|----------|-----------------------------|---------|---------|---------|---------|---------|
|    xor   |       xor_ln758_fu_670      |    0    |    0    |    0    |    0    |    2    |
|----------|-----------------------------|---------|---------|---------|---------|---------|
|    and   |       and_ln758_fu_682      |    0    |    0    |    0    |    0    |    2    |
|----------|-----------------------------|---------|---------|---------|---------|---------|
|   read   |     ppl_read_read_fu_172    |    0    |    0    |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|---------|---------|
|   write  |       grp_write_fu_178      |    0    |    0    |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|---------|---------|
|          |      trunc_ln731_fu_507     |    0    |    0    |    0    |    0    |    0    |
|   trunc  |      trunc_ln69_fu_558      |    0    |    0    |    0    |    0    |    0    |
|          |      trunc_ln766_fu_652     |    0    |    0    |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|---------|---------|
|          |          tmp_fu_517         |    0    |    0    |    0    |    0    |    0    |
|          |         tmp_s_fu_537        |    0    |    0    |    0    |    0    |    0    |
|          |        tmp_30_fu_562        |    0    |    0    |    0    |    0    |    0    |
|bitconcatenate|      tmp_88_cast_fu_656     |    0    |    0    |    0    |    0    |    0    |
|          |      tmp_90_cast_fu_746     |    0    |    0    |    0    |    0    |    0    |
|          |        tmp_13_fu_807        |    0    |    0    |    0    |    0    |    0    |
|          |        tmp_14_fu_876        |    0    |    0    |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|---------|---------|
|          |       tmp_cast_fu_524       |    0    |    0    |    0    |    0    |    0    |
|          |      zext_ln731_fu_528      |    0    |    0    |    0    |    0    |    0    |
|          |     zext_ln731_1_fu_543     |    0    |    0    |    0    |    0    |    0    |
|          |     zext_ln731_2_fu_569     |    0    |    0    |    0    |    0    |    0    |
|          |      zext_ln732_fu_585      |    0    |    0    |    0    |    0    |    0    |
|          |      zext_ln766_fu_648      |    0    |    0    |    0    |    0    |    0    |
|   zext   |     zext_ln766_1_fu_716     |    0    |    0    |    0    |    0    |    0    |
|          |     zext_ln766_2_fu_753     |    0    |    0    |    0    |    0    |    0    |
|          |     zext_ln766_3_fu_762     |    0    |    0    |    0    |    0    |    0    |
|          |      zext_ln776_fu_815      |    0    |    0    |    0    |    0    |    0    |
|          |     zext_ln776_1_fu_825     |    0    |    0    |    0    |    0    |    0    |
|          |      zext_ln787_fu_884      |    0    |    0    |    0    |    0    |    0    |
|          |     zext_ln787_1_fu_894     |    0    |    0    |    0    |    0    |    0    |
|          |      zext_ln174_fu_905      |    0    |    0    |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|---------|---------|
|partselect|       trunc_ln_fu_548       |    0    |    0    |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|---------|---------|
|    shl   |       shl_ln731_fu_574      |    0    |    0    |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|---------|---------|
|   Total  |                             |    9    |    4    | 112.544 |  33599  |  29354  |
|----------|-----------------------------|---------|---------|---------|---------|---------|

Memories:
+---------------------+--------+--------+--------+
|                     |  BRAM  |   FF   |   LUT  |
+---------------------+--------+--------+--------+
|   GDarrayDecoded_V  |    0   |    0   |    0   |
|     dummyPatch_V    |    0   |    2   |    5   |
| patches_parameters_V|    0   |   32   |   65   |
|patches_superpoints_V|    2   |    0   |    0   |
|  radiiDivisionList  |    0   |   64   |   65   |
|radiiDivisionList_1_4|    0   |   64   |   65   |
|  trapezoid_edges_V  |    0   |   32   |   33   |
+---------------------+--------+--------+--------+
|        Total        |    2   |   194  |   233  |
+---------------------+--------+--------+--------+

* Register list:
+-----------------------------------+--------+
|                                   |   FF   |
+-----------------------------------+--------+
|        GDarray_addr_reg_957       |   11   |
|            a_8_reg_327            |    3   |
|             a_reg_271             |    3   |
|        add_ln720_1_reg_920        |   11   |
|         add_ln726_reg_946         |    9   |
|         add_ln731_reg_951         |   12   |
|        add_ln758_1_reg_990        |    8   |
|         add_ln764_reg_1019        |    5   |
|        add_ln766_1_reg_1014       |    4   |
|        add_ln772_1_reg_1039       |    7   |
|         add_ln774_reg_1052        |    5   |
|        add_ln782_1_reg_1057       |    7   |
|         add_ln785_reg_1076        |    5   |
|         apexZ0_V_2_reg_293        |   32   |
|          apexZ0_V_reg_985         |   32   |
|            b_10_reg_349           |    3   |
|            b_11_reg_382           |    3   |
|            b_12_reg_415           |    3   |
|             b_reg_282             |    9   |
|            c_6_reg_393            |    5   |
|            c_7_reg_426            |    5   |
|             c_reg_360             |    5   |
|    dummyPatch_V_addr_2_reg_1071   |    7   |
|     dummyPatch_V_addr_reg_915     |    7   |
|         icmp_ln720_reg_925        |    1   |
|         icmp_ln748_reg_981        |    1   |
|         icmp_ln758_reg_995        |    1   |
|        icmp_ln782_reg_1062        |    1   |
|         icmp_ln886_reg_972        |    1   |
|      indvar_flatten21_reg_316     |    8   |
|      indvar_flatten29_reg_371     |    7   |
|      indvar_flatten37_reg_404     |    7   |
|      indvar_flatten7_reg_338      |    8   |
|       indvar_flatten_reg_260      |   11   |
|       loopCounter_3_reg_976       |   32   |
|        loopCounter_reg_305        |   32   |
|patches_superpoints_V_addr_reg_1029|    8   |
|patches_superpoints_V_load_reg_1034|   64   |
|          ppl_read_reg_910         |   32   |
|       select_ln720_1_reg_934      |    3   |
|        select_ln720_reg_929       |    9   |
|       select_ln758_1_reg_999      |    3   |
|      select_ln761_1_reg_1009      |    3   |
|      select_ln761_2_reg_1024      |    8   |
|       select_ln761_reg_1004       |    5   |
|      select_ln772_1_reg_1047      |    3   |
|      select_ln782_1_reg_1066      |    3   |
|         trunc_ln69_reg_967        |   32   |
|        trunc_ln731_reg_941        |    8   |
|          trunc_ln_reg_962         |   32   |
+-----------------------------------+--------+
|               Total               |   524  |
+-----------------------------------+--------+

* Multiplexer (MUX) list: 
|--------------------|------|------|------|--------||---------||---------|
|        Comp        |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------|------|------|------|--------||---------||---------|
|  grp_write_fu_178  |  p2  |   2  |  64  |   128  ||    9    |
|  grp_access_fu_199 |  p0  |   2  |  11  |   22   ||    9    |
|  grp_access_fu_234 |  p0  |   2  |   8  |   16   ||    9    |
|  grp_access_fu_246 |  p0  |   4  |   7  |   28   ||    20   |
| apexZ0_V_2_reg_293 |  p0  |   2  |  32  |   64   ||    9    |
|--------------------|------|------|------|--------||---------||---------|
|        Total       |      |      |      |   258  || 2.00071 ||    56   |
|--------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    9   |    4   |   112  |  33599 |  29354 |
|   Memory  |    2   |    -   |    -   |   194  |   233  |
|Multiplexer|    -   |    -   |    2   |    -   |   56   |
|  Register |    -   |    -   |    -   |   524  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |   11   |    4   |   114  |  34317 |  29643 |
+-----------+--------+--------+--------+--------+--------+
