

================================================================
== Vivado HLS Report for 'toGray_CvtColor'
================================================================
* Date:           Fri Jun 26 19:31:16 2015

* Version:        2014.4 (Build 1071461 on Tue Nov 18 16:42:57 PM 2014)
* Project:        grayScale_IP
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |  10.00|      8.08|        1.25|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+---------+-----+---------+---------+
    |    Latency    |    Interval   | Pipeline|
    | min |   max   | min |   max   |   Type  |
    +-----+---------+-----+---------+---------+
    |    1|  2080081|    1|  2080081|   none  |
    +-----+---------+-----+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+-----+---------+----------+-----------+-----------+----------+----------+
        |               |    Latency    | Iteration|  Initiation Interval  |   Trip   |          |
        |   Loop Name   | min |   max   |  Latency |  achieved |   target  |   Count  | Pipelined|
        +---------------+-----+---------+----------+-----------+-----------+----------+----------+
        |- loop_height  |    0|  2080080| 3 ~ 1926 |          -|          -| 0 ~ 1080 |    no    |
        | + loop_width  |    0|     1923|         5|          1|          1| 0 ~ 1920 |    yes   |
        +---------------+-----+---------+----------+-----------+-----------+----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      3|       0|     75|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     24|
|Register         |        -|      -|     140|      1|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      3|     140|    100|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      1|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------+----------+-------+---+----+------------+------------+
    |          Variable Name         | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------+----------+-------+---+----+------------+------------+
    |r_V_3_i_fu_221_p2               |     *    |      1|  0|   1|           8|          24|
    |r_V_4_i_fu_190_p2               |     *    |      1|  0|   1|           8|          23|
    |r_V_fu_199_p2                   |     *    |      1|  0|   1|           8|          21|
    |i_1_fu_165_p2                   |     +    |      0|  0|  11|          11|           1|
    |j_1_fu_180_p2                   |     +    |      0|  0|  11|          11|           1|
    |p_Val2_4_fu_261_p2              |     +    |      0|  0|   8|           8|           8|
    |p_dst_data_stream_V_din         |  Select  |      0|  0|   8|           1|           8|
    |ap_sig_bdd_104                  |    and   |      0|  0|   1|           1|           1|
    |exitcond2_fu_160_p2             |   icmp   |      0|  0|  14|          12|          12|
    |exitcond_fu_175_p2              |   icmp   |      0|  0|  14|          12|          12|
    |ap_sig_bdd_55                   |    or    |      0|  0|   1|           1|           1|
    |ap_sig_bdd_92                   |    or    |      0|  0|   1|           1|           1|
    |not_carry_fu_279_p2             |    or    |      0|  0|   1|           1|           1|
    |p_Result_1_i_i_i_not_fu_274_p2  |    xor   |      0|  0|   2|           1|           2|
    +--------------------------------+----------+-------+---+----+------------+------------+
    |Total                           |          |      3|  0|  75|          84|         116|
    +--------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------+----+-----------+-----+-----------+
    |          Name         | LUT| Input Size| Bits| Total Bits|
    +-----------------------+----+-----------+-----+-----------+
    |ap_NS_fsm              |   1|          5|    1|          5|
    |ap_reg_ppiten_pp0_it4  |   1|          2|    1|          2|
    |i_reg_133              |  11|          2|   11|         22|
    |j_reg_144              |  11|          2|   11|         22|
    +-----------------------+----+-----------+-----+-----------+
    |Total                  |  24|         11|   24|         51|
    +-----------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------+----+----+-----+-----------+
    |                 Name                | FF | LUT| Bits| Const Bits|
    +-------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                            |   4|   0|    4|          0|
    |ap_done_reg                          |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it0                |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it1                |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it2                |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it3                |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it4                |   1|   0|    1|          0|
    |ap_reg_ppstg_tmp_14_reg_327_pp0_it2  |   8|   0|    8|          0|
    |exitcond_reg_313                     |   1|   0|    1|          0|
    |i_1_reg_308                          |  11|   0|   11|          0|
    |i_reg_133                            |  11|   0|   11|          0|
    |j_reg_144                            |  11|   0|   11|          0|
    |p_Val2_3_reg_342                     |   8|   0|    8|          0|
    |r_V_4_i_reg_332                      |  31|   0|   31|          0|
    |tmp_10_reg_352                       |   1|   0|    1|          0|
    |tmp_13_reg_322                       |   8|   0|    8|          0|
    |tmp_14_reg_327                       |   8|   0|    8|          0|
    |tmp_i_cast_reg_337                   |  31|   0|   32|          1|
    |tmp_reg_347                          |   1|   0|    1|          0|
    |exitcond_reg_313                     |   0|   1|    1|          0|
    +-------------------------------------+----+----+-----+-----------+
    |Total                                | 140|   1|  142|          1|
    +-------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------+-----+-----+------------+-----------------------+--------------+
|           RTL Ports           | Dir | Bits|  Protocol  |     Source Object     |    C Type    |
+-------------------------------+-----+-----+------------+-----------------------+--------------+
|ap_clk                         |  in |    1| ap_ctrl_hs |    toGray_CvtColor    | return value |
|ap_rst                         |  in |    1| ap_ctrl_hs |    toGray_CvtColor    | return value |
|ap_start                       |  in |    1| ap_ctrl_hs |    toGray_CvtColor    | return value |
|ap_done                        | out |    1| ap_ctrl_hs |    toGray_CvtColor    | return value |
|ap_continue                    |  in |    1| ap_ctrl_hs |    toGray_CvtColor    | return value |
|ap_idle                        | out |    1| ap_ctrl_hs |    toGray_CvtColor    | return value |
|ap_ready                       | out |    1| ap_ctrl_hs |    toGray_CvtColor    | return value |
|p_src_rows_V_read              |  in |   12|   ap_none  |   p_src_rows_V_read   |    scalar    |
|p_src_cols_V_read              |  in |   12|   ap_none  |   p_src_cols_V_read   |    scalar    |
|p_src_data_stream_0_V_dout     |  in |    8|   ap_fifo  | p_src_data_stream_0_V |    pointer   |
|p_src_data_stream_0_V_empty_n  |  in |    1|   ap_fifo  | p_src_data_stream_0_V |    pointer   |
|p_src_data_stream_0_V_read     | out |    1|   ap_fifo  | p_src_data_stream_0_V |    pointer   |
|p_src_data_stream_1_V_dout     |  in |    8|   ap_fifo  | p_src_data_stream_1_V |    pointer   |
|p_src_data_stream_1_V_empty_n  |  in |    1|   ap_fifo  | p_src_data_stream_1_V |    pointer   |
|p_src_data_stream_1_V_read     | out |    1|   ap_fifo  | p_src_data_stream_1_V |    pointer   |
|p_src_data_stream_2_V_dout     |  in |    8|   ap_fifo  | p_src_data_stream_2_V |    pointer   |
|p_src_data_stream_2_V_empty_n  |  in |    1|   ap_fifo  | p_src_data_stream_2_V |    pointer   |
|p_src_data_stream_2_V_read     | out |    1|   ap_fifo  | p_src_data_stream_2_V |    pointer   |
|p_dst_data_stream_V_din        | out |    8|   ap_fifo  |  p_dst_data_stream_V  |    pointer   |
|p_dst_data_stream_V_full_n     |  in |    1|   ap_fifo  |  p_dst_data_stream_V  |    pointer   |
|p_dst_data_stream_V_write      | out |    1|   ap_fifo  |  p_dst_data_stream_V  |    pointer   |
+-------------------------------+-----+-----+------------+-----------------------+--------------+

