// Seed: 2056712283
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  output wire id_1;
  logic id_3;
  ;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  inout wire id_4;
  input wire id_3;
  output logic [7:0] id_2;
  module_0 modCall_1 (
      id_4,
      id_4
  );
  inout wire id_1;
  assign id_2['b0] = (1);
  assign id_5 = id_4;
  wire id_6;
endmodule
module module_2 #(
    parameter id_1 = 32'd47
) (
    _id_1,
    id_2
);
  output wire id_2;
  input wire _id_1;
  logic [id_1 : -1] id_3;
  module_0 modCall_1 (
      id_3,
      id_3
  );
endmodule
