
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command ` read_liberty -lib /root/project/nangate/NanGate45/lib/NangateOpenCellLibrary_typical.lib; read_verilog  /root/project/code/src/*.v; hierarchy -top CPU; proc; opt_clean; fsm; opt_clean; techmap; opt_clean; flatten CPU; dfflibmap -liberty /root/project/nangate/NanGate45/lib/NangateOpenCellLibrary_typical.lib; abc -liberty /root/project/nangate/NanGate45/lib/NangateOpenCellLibrary_typical.lib; stat -liberty /root/project/nangate/NanGate45/lib/NangateOpenCellLibrary_typical.lib; ' --

1. Executing Liberty frontend.
Imported 135 cell types from liberty file.

2. Executing Verilog-2005 frontend: /root/project/code/src/ALU.v
Parsing Verilog input from `/root/project/code/src/ALU.v' to AST representation.
Generating RTLIL representation for module `\ALU'.
Successfully finished Verilog frontend.

3. Executing Verilog-2005 frontend: /root/project/code/src/ALUControl.v
Parsing Verilog input from `/root/project/code/src/ALUControl.v' to AST representation.
Generating RTLIL representation for module `\ALU_Control'.
Successfully finished Verilog frontend.

4. Executing Verilog-2005 frontend: /root/project/code/src/Branch_Unit.v
Parsing Verilog input from `/root/project/code/src/Branch_Unit.v' to AST representation.
Generating RTLIL representation for module `\Branch_Unit'.
Successfully finished Verilog frontend.

5. Executing Verilog-2005 frontend: /root/project/code/src/CHIP.v
Parsing Verilog input from `/root/project/code/src/CHIP.v' to AST representation.
Generating RTLIL representation for module `\CPU'.
Successfully finished Verilog frontend.

6. Executing Verilog-2005 frontend: /root/project/code/src/Control.v
Parsing Verilog input from `/root/project/code/src/Control.v' to AST representation.
Generating RTLIL representation for module `\Control'.
Successfully finished Verilog frontend.

7. Executing Verilog-2005 frontend: /root/project/code/src/Imm_Gen.v
Parsing Verilog input from `/root/project/code/src/Imm_Gen.v' to AST representation.
Generating RTLIL representation for module `\Imm_Gen'.
Successfully finished Verilog frontend.

8. Executing Verilog-2005 frontend: /root/project/code/src/MUX32.v
Parsing Verilog input from `/root/project/code/src/MUX32.v' to AST representation.
Generating RTLIL representation for module `\MUX32'.
Successfully finished Verilog frontend.

9. Executing Verilog-2005 frontend: /root/project/code/src/cache.v
Parsing Verilog input from `/root/project/code/src/cache.v' to AST representation.
Generating RTLIL representation for module `\Cache'.
Warning: Replacing memory \cache_r with list of registers. See /root/project/code/src/cache.v:219
Successfully finished Verilog frontend.

10. Executing HIERARCHY pass (managing design hierarchy).

10.1. Analyzing design hierarchy..
Top module:  \CPU
Used module:     \Branch_Unit
Used module:     \ALU
Used module:     \ALU_Control
Used module:     \MUX32
Used module:     \Imm_Gen
Used module:     \Control

10.2. Analyzing design hierarchy..
Top module:  \CPU
Used module:     \Branch_Unit
Used module:     \ALU
Used module:     \ALU_Control
Used module:     \MUX32
Used module:     \Imm_Gen
Used module:     \Control
Removing unused module `\Cache'.
Removed 1 unused modules.

11. Executing PROC pass (convert processes to netlists).

11.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

11.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/root/project/code/src/Imm_Gen.v:21$47 in module Imm_Gen.
Marked 1 switch rules as full_case in process $proc$/root/project/code/src/Control.v:37$46 in module Control.
Marked 2 switch rules as full_case in process $proc$/root/project/code/src/CHIP.v:144$44 in module CPU.
Marked 1 switch rules as full_case in process $proc$/root/project/code/src/Branch_Unit.v:29$18 in module Branch_Unit.
Removed 1 dead cases from process $proc$/root/project/code/src/ALUControl.v:30$13 in module ALU_Control.
Marked 6 switch rules as full_case in process $proc$/root/project/code/src/ALUControl.v:30$13 in module ALU_Control.
Removed 1 dead cases from process $proc$/root/project/code/src/ALU.v:29$1 in module ALU.
Marked 1 switch rules as full_case in process $proc$/root/project/code/src/ALU.v:29$1 in module ALU.
Removed a total of 2 dead cases.

11.3. Executing PROC_INIT pass (extract init attributes).

11.4. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \i_rst_n in `\CPU.$proc$/root/project/code/src/CHIP.v:144$44'.

11.5. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\Imm_Gen.$proc$/root/project/code/src/Imm_Gen.v:21$47'.
     1/2: $1\imm_o[31:0]
     2/2: $0\imm_o[31:0]
Creating decoders for process `\Control.$proc$/root/project/code/src/Control.v:37$46'.
     1/16: $1\RegWrite_o[0:0]
     2/16: $1\ALUSrc_o[0:0]
     3/16: $1\ALUOp_o[1:0]
     4/16: $1\jump_o[0:0]
     5/16: $1\Branch_o[0:0]
     6/16: $1\MemWrite_o[0:0]
     7/16: $1\MemRead_o[0:0]
     8/16: $1\MemtoReg_o[1:0]
     9/16: $0\jump_o[0:0]
    10/16: $0\Branch_o[0:0]
    11/16: $0\ALUSrc_o[0:0]
    12/16: $0\ALUOp_o[1:0]
    13/16: $0\MemWrite_o[0:0]
    14/16: $0\MemRead_o[0:0]
    15/16: $0\MemtoReg_o[1:0]
    16/16: $0\RegWrite_o[0:0]
Creating decoders for process `\CPU.$proc$/root/project/code/src/CHIP.v:144$44'.
     1/1: $0\PC[31:0]
Creating decoders for process `\Branch_Unit.$proc$/root/project/code/src/Branch_Unit.v:29$18'.
     1/2: $1\take[0:0]
     2/2: $0\take[0:0]
Creating decoders for process `\ALU_Control.$proc$/root/project/code/src/ALUControl.v:30$13'.
     1/7: $6\ALUCtrl_o[2:0]
     2/7: $5\ALUCtrl_o[2:0]
     3/7: $4\ALUCtrl_o[2:0]
     4/7: $3\ALUCtrl_o[2:0]
     5/7: $2\ALUCtrl_o[2:0]
     6/7: $1\ALUCtrl_o[2:0]
     7/7: $0\ALUCtrl_o[2:0]
Creating decoders for process `\ALU.$proc$/root/project/code/src/ALU.v:29$1'.
     1/2: $1\data_o[31:0]
     2/2: $0\data_o[31:0]

11.6. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\Imm_Gen.\imm_o' from process `\Imm_Gen.$proc$/root/project/code/src/Imm_Gen.v:21$47'.
No latch inferred for signal `\Control.\RegWrite_o' from process `\Control.$proc$/root/project/code/src/Control.v:37$46'.
No latch inferred for signal `\Control.\MemtoReg_o' from process `\Control.$proc$/root/project/code/src/Control.v:37$46'.
No latch inferred for signal `\Control.\MemRead_o' from process `\Control.$proc$/root/project/code/src/Control.v:37$46'.
No latch inferred for signal `\Control.\MemWrite_o' from process `\Control.$proc$/root/project/code/src/Control.v:37$46'.
No latch inferred for signal `\Control.\ALUOp_o' from process `\Control.$proc$/root/project/code/src/Control.v:37$46'.
No latch inferred for signal `\Control.\ALUSrc_o' from process `\Control.$proc$/root/project/code/src/Control.v:37$46'.
No latch inferred for signal `\Control.\Branch_o' from process `\Control.$proc$/root/project/code/src/Control.v:37$46'.
No latch inferred for signal `\Control.\jump_o' from process `\Control.$proc$/root/project/code/src/Control.v:37$46'.
No latch inferred for signal `\Branch_Unit.\take' from process `\Branch_Unit.$proc$/root/project/code/src/Branch_Unit.v:29$18'.
No latch inferred for signal `\ALU_Control.\ALUCtrl_o' from process `\ALU_Control.$proc$/root/project/code/src/ALUControl.v:30$13'.
No latch inferred for signal `\ALU.\data_o' from process `\ALU.$proc$/root/project/code/src/ALU.v:29$1'.

11.7. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\CPU.\PC' using process `\CPU.$proc$/root/project/code/src/CHIP.v:144$44'.
  created $adff cell `$procdff$366' with positive edge clock and negative level reset.

11.8. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `\Imm_Gen.$proc$/root/project/code/src/Imm_Gen.v:21$47'.
Removing empty process `Imm_Gen.$proc$/root/project/code/src/Imm_Gen.v:21$47'.
Found and cleaned up 1 empty switch in `\Control.$proc$/root/project/code/src/Control.v:37$46'.
Removing empty process `Control.$proc$/root/project/code/src/Control.v:37$46'.
Found and cleaned up 1 empty switch in `\CPU.$proc$/root/project/code/src/CHIP.v:144$44'.
Removing empty process `CPU.$proc$/root/project/code/src/CHIP.v:144$44'.
Found and cleaned up 1 empty switch in `\Branch_Unit.$proc$/root/project/code/src/Branch_Unit.v:29$18'.
Removing empty process `Branch_Unit.$proc$/root/project/code/src/Branch_Unit.v:29$18'.
Found and cleaned up 6 empty switches in `\ALU_Control.$proc$/root/project/code/src/ALUControl.v:30$13'.
Removing empty process `ALU_Control.$proc$/root/project/code/src/ALUControl.v:30$13'.
Found and cleaned up 1 empty switch in `\ALU.$proc$/root/project/code/src/ALU.v:29$1'.
Removing empty process `ALU.$proc$/root/project/code/src/ALU.v:29$1'.
Cleaned up 11 empty switches.

12. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \MUX32..
Finding unused cells or wires in module \Imm_Gen..
Finding unused cells or wires in module \Control..
Finding unused cells or wires in module \CPU..
Finding unused cells or wires in module \Branch_Unit..
Finding unused cells or wires in module \ALU_Control..
Finding unused cells or wires in module \ALU..
Removed 1 unused cells and 61 unused wires.
<suppressed ~8 debug messages>

13. Executing FSM pass (extract and optimize FSM).

13.1. Executing FSM_DETECT pass (finding FSMs in design).

13.2. Executing FSM_EXTRACT pass (extracting FSM from design).

13.3. Executing FSM_OPT pass (simple optimizations of FSMs).

13.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ALU..
Finding unused cells or wires in module \ALU_Control..
Finding unused cells or wires in module \Branch_Unit..
Finding unused cells or wires in module \CPU..
Finding unused cells or wires in module \Control..
Finding unused cells or wires in module \Imm_Gen..
Finding unused cells or wires in module \MUX32..

13.5. Executing FSM_OPT pass (simple optimizations of FSMs).

13.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

13.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

13.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ALU..
Finding unused cells or wires in module \ALU_Control..
Finding unused cells or wires in module \Branch_Unit..
Finding unused cells or wires in module \CPU..
Finding unused cells or wires in module \Control..
Finding unused cells or wires in module \Imm_Gen..
Finding unused cells or wires in module \MUX32..

15. Executing TECHMAP pass (map to technology primitives).

15.1. Executing Verilog-2005 frontend: <techmap.v>
Parsing Verilog input from `<techmap.v>' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

15.2. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $xor.
Using template $paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$887c9fe2c55be14c90171bd2ff359c086a0858d7\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shl.
Running "alumacc" on wrapper $extern:wrap:$add:A_SIGNED=0:A_WIDTH=32:B_SIGNED=0:B_WIDTH=32:Y_WIDTH=32:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$add:A_SIGNED=0:A_WIDTH=32:B_SIGNED=0:B_WIDTH=32:Y_WIDTH=32:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$add:A_SIGNED=0:A_WIDTH=32:B_SIGNED=0:B_WIDTH=32:Y_WIDTH=32:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$sub:A_SIGNED=0:A_WIDTH=32:B_SIGNED=0:B_WIDTH=32:Y_WIDTH=32:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$sub:A_SIGNED=0:A_WIDTH=32:B_SIGNED=0:B_WIDTH=32:Y_WIDTH=32:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$sub:A_SIGNED=0:A_WIDTH=32:B_SIGNED=0:B_WIDTH=32:Y_WIDTH=32:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$mul:A_SIGNED=0:A_WIDTH=32:B_SIGNED=0:B_WIDTH=32:Y_WIDTH=32:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$mul:A_SIGNED=0:A_WIDTH=32:B_SIGNED=0:B_WIDTH=32:Y_WIDTH=32:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$mul:A_SIGNED=0:A_WIDTH=32:B_SIGNED=0:B_WIDTH=32:Y_WIDTH=32:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$lt:A_SIGNED=0:A_WIDTH=32:B_SIGNED=0:B_WIDTH=32:Y_WIDTH=1:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$lt:A_SIGNED=0:A_WIDTH=32:B_SIGNED=0:B_WIDTH=32:Y_WIDTH=1:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$lt:A_SIGNED=0:A_WIDTH=32:B_SIGNED=0:B_WIDTH=32:Y_WIDTH=1:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$943af4e63d02cf420cf82d17400bd04ea07088b0\_90_shift_ops_shr_shl_sshl_sshr for cells of type $sshr.
Using extmapper simplemap for cells of type $eq.
Using template $paramod\_90_pmux\WIDTH=32\S_WIDTH=8 for cells of type $pmux.
Using template $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=32\B_WIDTH=32\Y_WIDTH=32 for cells of type $alu.
Using extmapper maccmap for cells of type $macc.
  add \data1_i * \data2_i (32x32 bits, unsigned)
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $reduce_or.
Using template $paramod\_90_lcu\WIDTH=32 for cells of type $lcu.
Using extmapper simplemap for cells of type $pos.
Using template $paramod\_90_fa\WIDTH=32 for cells of type $fa.
Using extmapper simplemap for cells of type $or.
Using template $paramod\_90_pmux\WIDTH=3\S_WIDTH=4 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=3\S_WIDTH=2 for cells of type $pmux.
Using extmapper simplemap for cells of type $logic_and.
Using template $paramod\_90_pmux\WIDTH=1\S_WIDTH=4 for cells of type $pmux.
Using extmapper simplemap for cells of type $logic_not.
Using extmapper simplemap for cells of type $logic_or.
Using extmapper simplemap for cells of type $adff.
Using template $paramod\_90_pmux\WIDTH=2\S_WIDTH=3 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=1\S_WIDTH=2 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=1\S_WIDTH=6 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=32\S_WIDTH=4 for cells of type $pmux.
No more expansions possible.
<suppressed ~2681 debug messages>

16. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ALU..
Finding unused cells or wires in module \ALU_Control..
Finding unused cells or wires in module \Branch_Unit..
Finding unused cells or wires in module \CPU..
Finding unused cells or wires in module \Control..
Finding unused cells or wires in module \Imm_Gen..
Finding unused cells or wires in module \MUX32..
Removed 271 unused cells and 1013 unused wires.
<suppressed ~278 debug messages>

17. Executing FLATTEN pass (flatten design).
Using template Control for cells of type Control.
Using template Imm_Gen for cells of type Imm_Gen.
Using template MUX32 for cells of type MUX32.
Using template ALU_Control for cells of type ALU_Control.
Using template ALU for cells of type ALU.
Using template Branch_Unit for cells of type Branch_Unit.
<suppressed ~6 debug messages>
No more expansions possible.

18. Executing DFFLIBMAP pass (mapping DFF cells to sequential cells from liberty file).
Warning: Malformed liberty file - cannot find pin 'SESI+!SED' in cell 'SDFFRS_X1' - skipping.
Warning: Malformed liberty file - cannot find pin 'SESI+!SED' in cell 'SDFFRS_X2' - skipping.
Warning: Malformed liberty file - cannot find pin 'SESI+!SED' in cell 'SDFFR_X1' - skipping.
Warning: Malformed liberty file - cannot find pin 'SESI+!SED' in cell 'SDFFR_X2' - skipping.
Warning: Malformed liberty file - cannot find pin 'SESI+!SED' in cell 'SDFFS_X1' - skipping.
Warning: Malformed liberty file - cannot find pin 'SESI+!SED' in cell 'SDFFS_X2' - skipping.
Warning: Malformed liberty file - cannot find pin 'SESI+!SED' in cell 'SDFF_X1' - skipping.
Warning: Malformed liberty file - cannot find pin 'SESI+!SED' in cell 'SDFF_X2' - skipping.
  cell DFF_X1 (noninv, pins=4, area=4.52) is a direct match for cell type $_DFF_P_.
Warning: Malformed liberty file - cannot find pin 'SESI+!SED' in cell 'SDFFRS_X1' - skipping.
Warning: Malformed liberty file - cannot find pin 'SESI+!SED' in cell 'SDFFRS_X2' - skipping.
Warning: Malformed liberty file - cannot find pin 'SESI+!SED' in cell 'SDFFR_X1' - skipping.
Warning: Malformed liberty file - cannot find pin 'SESI+!SED' in cell 'SDFFR_X2' - skipping.
Warning: Malformed liberty file - cannot find pin 'SESI+!SED' in cell 'SDFFS_X1' - skipping.
Warning: Malformed liberty file - cannot find pin 'SESI+!SED' in cell 'SDFFS_X2' - skipping.
Warning: Malformed liberty file - cannot find pin 'SESI+!SED' in cell 'SDFF_X1' - skipping.
Warning: Malformed liberty file - cannot find pin 'SESI+!SED' in cell 'SDFF_X2' - skipping.
  cell DFFR_X1 (noninv, pins=5, area=5.32) is a direct match for cell type $_DFF_PN0_.
Warning: Malformed liberty file - cannot find pin 'SESI+!SED' in cell 'SDFFRS_X1' - skipping.
Warning: Malformed liberty file - cannot find pin 'SESI+!SED' in cell 'SDFFRS_X2' - skipping.
Warning: Malformed liberty file - cannot find pin 'SESI+!SED' in cell 'SDFFR_X1' - skipping.
Warning: Malformed liberty file - cannot find pin 'SESI+!SED' in cell 'SDFFR_X2' - skipping.
Warning: Malformed liberty file - cannot find pin 'SESI+!SED' in cell 'SDFFS_X1' - skipping.
Warning: Malformed liberty file - cannot find pin 'SESI+!SED' in cell 'SDFFS_X2' - skipping.
Warning: Malformed liberty file - cannot find pin 'SESI+!SED' in cell 'SDFF_X1' - skipping.
Warning: Malformed liberty file - cannot find pin 'SESI+!SED' in cell 'SDFF_X2' - skipping.
  cell DFFS_X1 (noninv, pins=5, area=5.32) is a direct match for cell type $_DFF_PN1_.
Warning: Malformed liberty file - cannot find pin 'SESI+!SED' in cell 'SDFFRS_X1' - skipping.
Warning: Malformed liberty file - cannot find pin 'SESI+!SED' in cell 'SDFFRS_X2' - skipping.
Warning: Malformed liberty file - cannot find pin 'SESI+!SED' in cell 'SDFFR_X1' - skipping.
Warning: Malformed liberty file - cannot find pin 'SESI+!SED' in cell 'SDFFR_X2' - skipping.
Warning: Malformed liberty file - cannot find pin 'SESI+!SED' in cell 'SDFFS_X1' - skipping.
Warning: Malformed liberty file - cannot find pin 'SESI+!SED' in cell 'SDFFS_X2' - skipping.
Warning: Malformed liberty file - cannot find pin 'SESI+!SED' in cell 'SDFF_X1' - skipping.
Warning: Malformed liberty file - cannot find pin 'SESI+!SED' in cell 'SDFF_X2' - skipping.
Warning: Malformed liberty file - cannot find pin 'SESI+!SED' in cell 'SDFFRS_X1' - skipping.
Warning: Malformed liberty file - cannot find pin 'SESI+!SED' in cell 'SDFFRS_X2' - skipping.
Warning: Malformed liberty file - cannot find pin 'SESI+!SED' in cell 'SDFFR_X1' - skipping.
Warning: Malformed liberty file - cannot find pin 'SESI+!SED' in cell 'SDFFR_X2' - skipping.
Warning: Malformed liberty file - cannot find pin 'SESI+!SED' in cell 'SDFFS_X1' - skipping.
Warning: Malformed liberty file - cannot find pin 'SESI+!SED' in cell 'SDFFS_X2' - skipping.
Warning: Malformed liberty file - cannot find pin 'SESI+!SED' in cell 'SDFF_X1' - skipping.
Warning: Malformed liberty file - cannot find pin 'SESI+!SED' in cell 'SDFF_X2' - skipping.
Warning: Malformed liberty file - cannot find pin 'SESI+!SED' in cell 'SDFFRS_X1' - skipping.
Warning: Malformed liberty file - cannot find pin 'SESI+!SED' in cell 'SDFFRS_X2' - skipping.
Warning: Malformed liberty file - cannot find pin 'SESI+!SED' in cell 'SDFFR_X1' - skipping.
Warning: Malformed liberty file - cannot find pin 'SESI+!SED' in cell 'SDFFR_X2' - skipping.
Warning: Malformed liberty file - cannot find pin 'SESI+!SED' in cell 'SDFFS_X1' - skipping.
Warning: Malformed liberty file - cannot find pin 'SESI+!SED' in cell 'SDFFS_X2' - skipping.
Warning: Malformed liberty file - cannot find pin 'SESI+!SED' in cell 'SDFF_X1' - skipping.
Warning: Malformed liberty file - cannot find pin 'SESI+!SED' in cell 'SDFF_X2' - skipping.
  cell DFFRS_X1 (noninv, pins=6, area=6.38) is a direct match for cell type $_DFFSR_PNN_.
Warning: Malformed liberty file - cannot find pin 'SESI+!SED' in cell 'SDFFRS_X1' - skipping.
Warning: Malformed liberty file - cannot find pin 'SESI+!SED' in cell 'SDFFRS_X2' - skipping.
Warning: Malformed liberty file - cannot find pin 'SESI+!SED' in cell 'SDFFR_X1' - skipping.
Warning: Malformed liberty file - cannot find pin 'SESI+!SED' in cell 'SDFFR_X2' - skipping.
Warning: Malformed liberty file - cannot find pin 'SESI+!SED' in cell 'SDFFS_X1' - skipping.
Warning: Malformed liberty file - cannot find pin 'SESI+!SED' in cell 'SDFFS_X2' - skipping.
Warning: Malformed liberty file - cannot find pin 'SESI+!SED' in cell 'SDFF_X1' - skipping.
Warning: Malformed liberty file - cannot find pin 'SESI+!SED' in cell 'SDFF_X2' - skipping.
Warning: Malformed liberty file - cannot find pin 'SESI+!SED' in cell 'SDFFRS_X1' - skipping.
Warning: Malformed liberty file - cannot find pin 'SESI+!SED' in cell 'SDFFRS_X2' - skipping.
Warning: Malformed liberty file - cannot find pin 'SESI+!SED' in cell 'SDFFR_X1' - skipping.
Warning: Malformed liberty file - cannot find pin 'SESI+!SED' in cell 'SDFFR_X2' - skipping.
Warning: Malformed liberty file - cannot find pin 'SESI+!SED' in cell 'SDFFS_X1' - skipping.
Warning: Malformed liberty file - cannot find pin 'SESI+!SED' in cell 'SDFFS_X2' - skipping.
Warning: Malformed liberty file - cannot find pin 'SESI+!SED' in cell 'SDFF_X1' - skipping.
Warning: Malformed liberty file - cannot find pin 'SESI+!SED' in cell 'SDFF_X2' - skipping.
Warning: Malformed liberty file - cannot find pin 'SESI+!SED' in cell 'SDFFRS_X1' - skipping.
Warning: Malformed liberty file - cannot find pin 'SESI+!SED' in cell 'SDFFRS_X2' - skipping.
Warning: Malformed liberty file - cannot find pin 'SESI+!SED' in cell 'SDFFR_X1' - skipping.
Warning: Malformed liberty file - cannot find pin 'SESI+!SED' in cell 'SDFFR_X2' - skipping.
Warning: Malformed liberty file - cannot find pin 'SESI+!SED' in cell 'SDFFS_X1' - skipping.
Warning: Malformed liberty file - cannot find pin 'SESI+!SED' in cell 'SDFFS_X2' - skipping.
Warning: Malformed liberty file - cannot find pin 'SESI+!SED' in cell 'SDFF_X1' - skipping.
Warning: Malformed liberty file - cannot find pin 'SESI+!SED' in cell 'SDFF_X2' - skipping.
  create mapping for $_DFF_PP0_ from mapping for $_DFF_PN0_.
  create mapping for $_DFF_PP1_ from mapping for $_DFF_PN1_.
  create mapping for $_DFFSR_PPN_ from mapping for $_DFFSR_PNN_.
  create mapping for $_DFFSR_PNP_ from mapping for $_DFFSR_PNN_.
  create mapping for $_DFFSR_PPP_ from mapping for $_DFFSR_PNP_.
  create mapping for $_DFF_N_ from mapping for $_DFF_P_.
  create mapping for $_DFF_NN0_ from mapping for $_DFF_PN0_.
  create mapping for $_DFF_NP0_ from mapping for $_DFF_NN0_.
  create mapping for $_DFF_NN1_ from mapping for $_DFF_NN0_.
  create mapping for $_DFF_NP1_ from mapping for $_DFF_NN1_.
  create mapping for $_DFFSR_NNN_ from mapping for $_DFFSR_PNN_.
  create mapping for $_DFFSR_NPN_ from mapping for $_DFFSR_NNN_.
  create mapping for $_DFFSR_NNP_ from mapping for $_DFFSR_NNN_.
  create mapping for $_DFFSR_NPP_ from mapping for $_DFFSR_NNP_.
  final dff cell mappings:
    DFF_X1 _DFF_N_ (.CK(~C), .D( D), .Q( Q), .QN(~Q));
    DFF_X1 _DFF_P_ (.CK( C), .D( D), .Q( Q), .QN(~Q));
    DFFR_X1 _DFF_NN0_ (.CK(~C), .D( D), .Q( Q), .QN(~Q), .RN( R));
    DFFR_X1 _DFF_NN1_ (.CK(~C), .D(~D), .Q(~Q), .QN( Q), .RN( R));
    DFFR_X1 _DFF_NP0_ (.CK(~C), .D( D), .Q( Q), .QN(~Q), .RN(~R));
    DFFR_X1 _DFF_NP1_ (.CK(~C), .D(~D), .Q(~Q), .QN( Q), .RN(~R));
    DFFR_X1 _DFF_PN0_ (.CK( C), .D( D), .Q( Q), .QN(~Q), .RN( R));
    DFFS_X1 _DFF_PN1_ (.CK( C), .D( D), .Q( Q), .QN(~Q), .SN( R));
    DFFR_X1 _DFF_PP0_ (.CK( C), .D( D), .Q( Q), .QN(~Q), .RN(~R));
    DFFS_X1 _DFF_PP1_ (.CK( C), .D( D), .Q( Q), .QN(~Q), .SN(~R));
    DFFRS_X1 _DFFSR_NNN_ (.CK(~C), .D( D), .Q( Q), .QN(~Q), .RN( R), .SN( S));
    DFFRS_X1 _DFFSR_NNP_ (.CK(~C), .D( D), .Q( Q), .QN(~Q), .RN(~R), .SN( S));
    DFFRS_X1 _DFFSR_NPN_ (.CK(~C), .D( D), .Q( Q), .QN(~Q), .RN( R), .SN(~S));
    DFFRS_X1 _DFFSR_NPP_ (.CK(~C), .D( D), .Q( Q), .QN(~Q), .RN(~R), .SN(~S));
    DFFRS_X1 _DFFSR_PNN_ (.CK( C), .D( D), .Q( Q), .QN(~Q), .RN( R), .SN( S));
    DFFRS_X1 _DFFSR_PNP_ (.CK( C), .D( D), .Q( Q), .QN(~Q), .RN(~R), .SN( S));
    DFFRS_X1 _DFFSR_PPN_ (.CK( C), .D( D), .Q( Q), .QN(~Q), .RN( R), .SN(~S));
    DFFRS_X1 _DFFSR_PPP_ (.CK( C), .D( D), .Q( Q), .QN(~Q), .RN(~R), .SN(~S));
Mapping DFF cells in module `\ALU':
Mapping DFF cells in module `\ALU_Control':
Mapping DFF cells in module `\Branch_Unit':
Mapping DFF cells in module `\CPU':
  mapped 31 $_DFF_PN0_ cells to \DFFR_X1 cells.
  mapped 1 $_DFF_PN1_ cells to \DFFS_X1 cells.
Mapping DFF cells in module `\Control':
Mapping DFF cells in module `\Imm_Gen':
Mapping DFF cells in module `\MUX32':

19. Executing ABC pass (technology mapping using ABC).

19.1. Extracting gate netlist of module `\ALU' to `<abc-temp-dir>/input.blif'..
Extracted 7857 gates and 7927 wires to a netlist network with 67 inputs and 33 outputs.

19.1.1. Executing ABC.
Running ABC command: berkeley-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lib -w /root/project/nangate/NanGate45/lib/NangateOpenCellLibrary_typical.lib 
ABC: Parsing finished successfully.  Parsing time =     0.04 sec
ABC: Scl_LibertyReadGenlib() skipped cell "ANTENNA_X1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATETST_X1" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATETST_X2" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATETST_X4" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATETST_X8" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATE_X1" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATE_X2" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATE_X4" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATE_X8" without logic function.
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFRS_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFRS_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFR_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFR_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFS_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFS_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFF_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFF_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DLH_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DLH_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DLL_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DLL_X2".
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "TAPCELL_X1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X2" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X4" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X8" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X16" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X32" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "LOGIC0_X1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "LOGIC1_X1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFRS_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFRS_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFR_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFR_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFS_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFS_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFF_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFF_X2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X4".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X8".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X16".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TINV_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "TLAT_X1".
ABC: Library "NangateOpenCellLibrary" from "/root/project/nangate/NanGate45/lib/NangateOpenCellLibrary_typical.lib" has 90 cells (35 skipped: 21 seq; 6 tri-state; 8 no func; 10 dont_use).  Time =     0.05 sec
ABC: Memory =    8.88 MB. Time =     0.05 sec
ABC: Warning: Detected 2 multi-output gates (for example, "FA_X1").
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + retime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

19.1.2. Re-integrating ABC results.
ABC RESULTS:           AND2_X1 cells:      169
ABC RESULTS:           AND3_X1 cells:      109
ABC RESULTS:           AND4_X1 cells:        9
ABC RESULTS:         AOI211_X1 cells:       48
ABC RESULTS:          AOI21_X1 cells:      368
ABC RESULTS:         AOI221_X1 cells:       23
ABC RESULTS:         AOI222_X1 cells:        3
ABC RESULTS:          AOI22_X1 cells:       52
ABC RESULTS:            INV_X1 cells:      230
ABC RESULTS:           MUX2_X1 cells:       77
ABC RESULTS:          NAND2_X1 cells:      769
ABC RESULTS:          NAND3_X1 cells:      111
ABC RESULTS:          NAND4_X1 cells:        4
ABC RESULTS:           NOR2_X1 cells:      492
ABC RESULTS:           NOR3_X1 cells:       48
ABC RESULTS:           NOR4_X1 cells:        5
ABC RESULTS:         OAI211_X1 cells:       43
ABC RESULTS:          OAI21_X1 cells:      271
ABC RESULTS:         OAI221_X1 cells:       21
ABC RESULTS:         OAI222_X1 cells:        2
ABC RESULTS:          OAI22_X1 cells:       25
ABC RESULTS:          OAI33_X1 cells:        2
ABC RESULTS:            OR2_X1 cells:      115
ABC RESULTS:            OR3_X1 cells:       99
ABC RESULTS:            OR4_X1 cells:        6
ABC RESULTS:          XNOR2_X1 cells:      444
ABC RESULTS:           XOR2_X1 cells:      358
ABC RESULTS:        internal signals:     7827
ABC RESULTS:           input signals:       67
ABC RESULTS:          output signals:       33
Removing temp directory.

19.2. Extracting gate netlist of module `\ALU_Control' to `<abc-temp-dir>/input.blif'..
Extracted 241 gates and 256 wires to a netlist network with 12 inputs and 3 outputs.

19.2.1. Executing ABC.
Running ABC command: berkeley-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lib -w /root/project/nangate/NanGate45/lib/NangateOpenCellLibrary_typical.lib 
ABC: Parsing finished successfully.  Parsing time =     0.04 sec
ABC: Scl_LibertyReadGenlib() skipped cell "ANTENNA_X1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATETST_X1" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATETST_X2" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATETST_X4" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATETST_X8" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATE_X1" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATE_X2" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATE_X4" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATE_X8" without logic function.
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFRS_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFRS_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFR_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFR_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFS_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFS_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFF_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFF_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DLH_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DLH_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DLL_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DLL_X2".
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "TAPCELL_X1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X2" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X4" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X8" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X16" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X32" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "LOGIC0_X1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "LOGIC1_X1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFRS_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFRS_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFR_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFR_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFS_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFS_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFF_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFF_X2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X4".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X8".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X16".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TINV_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "TLAT_X1".
ABC: Library "NangateOpenCellLibrary" from "/root/project/nangate/NanGate45/lib/NangateOpenCellLibrary_typical.lib" has 90 cells (35 skipped: 21 seq; 6 tri-state; 8 no func; 10 dont_use).  Time =     0.05 sec
ABC: Memory =    8.88 MB. Time =     0.05 sec
ABC: Warning: Detected 2 multi-output gates (for example, "FA_X1").
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + retime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

19.2.2. Re-integrating ABC results.
ABC RESULTS:         AOI211_X1 cells:        1
ABC RESULTS:            INV_X1 cells:        6
ABC RESULTS:          NAND2_X1 cells:        1
ABC RESULTS:          NAND3_X1 cells:        3
ABC RESULTS:           NOR2_X1 cells:        3
ABC RESULTS:           NOR3_X1 cells:        2
ABC RESULTS:           NOR4_X1 cells:        2
ABC RESULTS:         OAI211_X1 cells:        2
ABC RESULTS:          OAI21_X1 cells:        1
ABC RESULTS:         OAI221_X1 cells:        2
ABC RESULTS:            OR3_X1 cells:        1
ABC RESULTS:          XNOR2_X1 cells:        1
ABC RESULTS:        internal signals:      241
ABC RESULTS:           input signals:       12
ABC RESULTS:          output signals:        3
Removing temp directory.

19.3. Extracting gate netlist of module `\Branch_Unit' to `<abc-temp-dir>/input.blif'..
Extracted 328 gates and 400 wires to a netlist network with 70 inputs and 33 outputs.

19.3.1. Executing ABC.
Running ABC command: berkeley-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lib -w /root/project/nangate/NanGate45/lib/NangateOpenCellLibrary_typical.lib 
ABC: Parsing finished successfully.  Parsing time =     0.04 sec
ABC: Scl_LibertyReadGenlib() skipped cell "ANTENNA_X1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATETST_X1" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATETST_X2" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATETST_X4" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATETST_X8" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATE_X1" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATE_X2" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATE_X4" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATE_X8" without logic function.
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFRS_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFRS_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFR_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFR_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFS_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFS_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFF_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFF_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DLH_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DLH_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DLL_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DLL_X2".
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "TAPCELL_X1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X2" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X4" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X8" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X16" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X32" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "LOGIC0_X1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "LOGIC1_X1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFRS_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFRS_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFR_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFR_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFS_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFS_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFF_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFF_X2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X4".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X8".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X16".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TINV_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "TLAT_X1".
ABC: Library "NangateOpenCellLibrary" from "/root/project/nangate/NanGate45/lib/NangateOpenCellLibrary_typical.lib" has 90 cells (35 skipped: 21 seq; 6 tri-state; 8 no func; 10 dont_use).  Time =     0.05 sec
ABC: Memory =    8.88 MB. Time =     0.05 sec
ABC: Warning: Detected 2 multi-output gates (for example, "FA_X1").
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + retime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

19.3.2. Re-integrating ABC results.
ABC RESULTS:           AND2_X1 cells:        9
ABC RESULTS:           AND3_X1 cells:        2
ABC RESULTS:         AOI211_X1 cells:        1
ABC RESULTS:          AOI21_X1 cells:       10
ABC RESULTS:            INV_X1 cells:        4
ABC RESULTS:           MUX2_X1 cells:        1
ABC RESULTS:          NAND2_X1 cells:       35
ABC RESULTS:          NAND3_X1 cells:        9
ABC RESULTS:           NOR2_X1 cells:        9
ABC RESULTS:         OAI211_X1 cells:        3
ABC RESULTS:          OAI21_X1 cells:       12
ABC RESULTS:            OR2_X1 cells:        9
ABC RESULTS:          XNOR2_X1 cells:       31
ABC RESULTS:           XOR2_X1 cells:       24
ABC RESULTS:        internal signals:      297
ABC RESULTS:           input signals:       70
ABC RESULTS:          output signals:       33
Removing temp directory.

19.4. Extracting gate netlist of module `\CPU' to `<abc-temp-dir>/input.blif'..
Extracted 10056 gates and 10220 wires to a netlist network with 161 inputs and 100 outputs.

19.4.1. Executing ABC.
Running ABC command: berkeley-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lib -w /root/project/nangate/NanGate45/lib/NangateOpenCellLibrary_typical.lib 
ABC: Parsing finished successfully.  Parsing time =     0.03 sec
ABC: Scl_LibertyReadGenlib() skipped cell "ANTENNA_X1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATETST_X1" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATETST_X2" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATETST_X4" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATETST_X8" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATE_X1" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATE_X2" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATE_X4" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATE_X8" without logic function.
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFRS_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFRS_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFR_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFR_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFS_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFS_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFF_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFF_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DLH_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DLH_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DLL_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DLL_X2".
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "TAPCELL_X1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X2" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X4" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X8" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X16" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X32" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "LOGIC0_X1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "LOGIC1_X1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFRS_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFRS_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFR_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFR_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFS_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFS_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFF_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFF_X2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X4".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X8".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X16".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TINV_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "TLAT_X1".
ABC: Library "NangateOpenCellLibrary" from "/root/project/nangate/NanGate45/lib/NangateOpenCellLibrary_typical.lib" has 90 cells (35 skipped: 21 seq; 6 tri-state; 8 no func; 10 dont_use).  Time =     0.05 sec
ABC: Memory =    8.88 MB. Time =     0.05 sec
ABC: Warning: Detected 2 multi-output gates (for example, "FA_X1").
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + retime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

19.4.2. Re-integrating ABC results.
ABC RESULTS:           AND2_X1 cells:      154
ABC RESULTS:           AND3_X1 cells:       69
ABC RESULTS:           AND4_X1 cells:        3
ABC RESULTS:         AOI211_X1 cells:       50
ABC RESULTS:          AOI21_X1 cells:      359
ABC RESULTS:         AOI221_X1 cells:       15
ABC RESULTS:         AOI222_X1 cells:        7
ABC RESULTS:          AOI22_X1 cells:       50
ABC RESULTS:            INV_X1 cells:      180
ABC RESULTS:           MUX2_X1 cells:      134
ABC RESULTS:          NAND2_X1 cells:      534
ABC RESULTS:          NAND3_X1 cells:       51
ABC RESULTS:          NAND4_X1 cells:       14
ABC RESULTS:           NOR2_X1 cells:      710
ABC RESULTS:           NOR3_X1 cells:      150
ABC RESULTS:           NOR4_X1 cells:       15
ABC RESULTS:         OAI211_X1 cells:       51
ABC RESULTS:          OAI21_X1 cells:      435
ABC RESULTS:         OAI221_X1 cells:       50
ABC RESULTS:         OAI222_X1 cells:        2
ABC RESULTS:          OAI22_X1 cells:       26
ABC RESULTS:          OAI33_X1 cells:       52
ABC RESULTS:            OR2_X1 cells:      206
ABC RESULTS:            OR3_X1 cells:       70
ABC RESULTS:            OR4_X1 cells:        2
ABC RESULTS:          XNOR2_X1 cells:      598
ABC RESULTS:           XOR2_X1 cells:      405
ABC RESULTS:        internal signals:     9959
ABC RESULTS:           input signals:      161
ABC RESULTS:          output signals:      100
Removing temp directory.

19.5. Extracting gate netlist of module `\Control' to `<abc-temp-dir>/input.blif'..
Extracted 392 gates and 401 wires to a netlist network with 7 inputs and 10 outputs.

19.5.1. Executing ABC.
Running ABC command: berkeley-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lib -w /root/project/nangate/NanGate45/lib/NangateOpenCellLibrary_typical.lib 
ABC: Parsing finished successfully.  Parsing time =     0.04 sec
ABC: Scl_LibertyReadGenlib() skipped cell "ANTENNA_X1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATETST_X1" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATETST_X2" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATETST_X4" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATETST_X8" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATE_X1" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATE_X2" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATE_X4" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATE_X8" without logic function.
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFRS_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFRS_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFR_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFR_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFS_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFS_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFF_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFF_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DLH_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DLH_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DLL_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DLL_X2".
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "TAPCELL_X1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X2" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X4" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X8" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X16" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X32" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "LOGIC0_X1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "LOGIC1_X1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFRS_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFRS_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFR_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFR_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFS_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFS_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFF_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFF_X2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X4".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X8".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X16".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TINV_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "TLAT_X1".
ABC: Library "NangateOpenCellLibrary" from "/root/project/nangate/NanGate45/lib/NangateOpenCellLibrary_typical.lib" has 90 cells (35 skipped: 21 seq; 6 tri-state; 8 no func; 10 dont_use).  Time =     0.05 sec
ABC: Memory =    8.88 MB. Time =     0.05 sec
ABC: Warning: Detected 2 multi-output gates (for example, "FA_X1").
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + retime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

19.5.2. Re-integrating ABC results.
ABC RESULTS:            INV_X1 cells:        5
ABC RESULTS:          NAND2_X1 cells:        3
ABC RESULTS:          NAND3_X1 cells:        2
ABC RESULTS:           NOR3_X1 cells:        2
ABC RESULTS:           NOR4_X1 cells:        5
ABC RESULTS:            OR2_X1 cells:        3
ABC RESULTS:            OR3_X1 cells:        3
ABC RESULTS:            OR4_X1 cells:        1
ABC RESULTS:        internal signals:      384
ABC RESULTS:           input signals:        7
ABC RESULTS:          output signals:       10
Removing temp directory.

19.6. Extracting gate netlist of module `\Imm_Gen' to `<abc-temp-dir>/input.blif'..
Extracted 345 gates and 379 wires to a netlist network with 32 inputs and 32 outputs.

19.6.1. Executing ABC.
Running ABC command: berkeley-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lib -w /root/project/nangate/NanGate45/lib/NangateOpenCellLibrary_typical.lib 
ABC: Parsing finished successfully.  Parsing time =     0.04 sec
ABC: Scl_LibertyReadGenlib() skipped cell "ANTENNA_X1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATETST_X1" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATETST_X2" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATETST_X4" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATETST_X8" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATE_X1" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATE_X2" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATE_X4" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATE_X8" without logic function.
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFRS_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFRS_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFR_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFR_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFS_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFS_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFF_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFF_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DLH_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DLH_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DLL_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DLL_X2".
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "TAPCELL_X1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X2" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X4" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X8" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X16" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X32" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "LOGIC0_X1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "LOGIC1_X1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFRS_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFRS_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFR_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFR_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFS_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFS_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFF_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFF_X2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X4".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X8".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X16".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TINV_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "TLAT_X1".
ABC: Library "NangateOpenCellLibrary" from "/root/project/nangate/NanGate45/lib/NangateOpenCellLibrary_typical.lib" has 90 cells (35 skipped: 21 seq; 6 tri-state; 8 no func; 10 dont_use).  Time =     0.05 sec
ABC: Memory =    8.88 MB. Time =     0.05 sec
ABC: Warning: Detected 2 multi-output gates (for example, "FA_X1").
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + retime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

19.6.2. Re-integrating ABC results.
ABC RESULTS:           AND2_X1 cells:       18
ABC RESULTS:           AND4_X1 cells:        1
ABC RESULTS:         AOI211_X1 cells:        1
ABC RESULTS:          AOI21_X1 cells:        2
ABC RESULTS:            INV_X1 cells:       18
ABC RESULTS:          NAND2_X1 cells:        8
ABC RESULTS:          NAND3_X1 cells:        2
ABC RESULTS:          NAND4_X1 cells:        1
ABC RESULTS:           NOR2_X1 cells:        1
ABC RESULTS:           NOR3_X1 cells:        1
ABC RESULTS:           NOR4_X1 cells:        1
ABC RESULTS:         OAI211_X1 cells:        1
ABC RESULTS:          OAI21_X1 cells:       14
ABC RESULTS:            OR2_X1 cells:        1
ABC RESULTS:            OR3_X1 cells:        1
ABC RESULTS:        internal signals:      315
ABC RESULTS:           input signals:       32
ABC RESULTS:          output signals:       32
Removing temp directory.

19.7. Extracting gate netlist of module `\MUX32' to `<abc-temp-dir>/input.blif'..
Extracted 34 gates and 100 wires to a netlist network with 65 inputs and 32 outputs.

19.7.1. Executing ABC.
Running ABC command: berkeley-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lib -w /root/project/nangate/NanGate45/lib/NangateOpenCellLibrary_typical.lib 
ABC: Parsing finished successfully.  Parsing time =     0.04 sec
ABC: Scl_LibertyReadGenlib() skipped cell "ANTENNA_X1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATETST_X1" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATETST_X2" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATETST_X4" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATETST_X8" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATE_X1" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATE_X2" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATE_X4" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATE_X8" without logic function.
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFRS_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFRS_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFR_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFR_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFS_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFS_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFF_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFF_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DLH_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DLH_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DLL_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DLL_X2".
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "TAPCELL_X1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X2" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X4" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X8" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X16" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X32" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "LOGIC0_X1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "LOGIC1_X1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFRS_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFRS_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFR_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFR_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFS_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFS_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFF_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFF_X2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X4".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X8".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X16".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TINV_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "TLAT_X1".
ABC: Library "NangateOpenCellLibrary" from "/root/project/nangate/NanGate45/lib/NangateOpenCellLibrary_typical.lib" has 90 cells (35 skipped: 21 seq; 6 tri-state; 8 no func; 10 dont_use).  Time =     0.06 sec
ABC: Memory =    8.88 MB. Time =     0.06 sec
ABC: Warning: Detected 2 multi-output gates (for example, "FA_X1").
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + retime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

19.7.2. Re-integrating ABC results.
ABC RESULTS:           MUX2_X1 cells:       32
ABC RESULTS:        internal signals:        3
ABC RESULTS:           input signals:       65
ABC RESULTS:          output signals:       32
Removing temp directory.

20. Printing statistics.

=== ALU ===

   Number of wires:               4683
   Number of wire bits:          12213
   Number of public wires:           5
   Number of public wire bits:     100
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               3903
     AND2_X1                       169
     AND3_X1                       109
     AND4_X1                         9
     AOI211_X1                      48
     AOI21_X1                      368
     AOI221_X1                      23
     AOI222_X1                       3
     AOI22_X1                       52
     INV_X1                        230
     MUX2_X1                        77
     NAND2_X1                      769
     NAND3_X1                      111
     NAND4_X1                        4
     NOR2_X1                       492
     NOR3_X1                        48
     NOR4_X1                         5
     OAI211_X1                      43
     OAI21_X1                      271
     OAI221_X1                      21
     OAI222_X1                       2
     OAI22_X1                       25
     OAI33_X1                        2
     OR2_X1                        115
     OR3_X1                         99
     OR4_X1                          6
     XNOR2_X1                      444
     XOR2_X1                       358

   Chip area for module '\ALU': 4323.830000

=== ALU_Control ===

   Number of wires:                153
   Number of wire bits:            300
   Number of public wires:           5
   Number of public wire bits:      25
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 25
     AOI211_X1                       1
     INV_X1                          6
     NAND2_X1                        1
     NAND3_X1                        3
     NOR2_X1                         3
     NOR3_X1                         2
     NOR4_X1                         2
     OAI211_X1                       2
     OAI21_X1                        1
     OAI221_X1                       2
     OR3_X1                          1
     XNOR2_X1                        1

   Chip area for module '\ALU_Control': 25.536000

=== Branch_Unit ===

   Number of wires:                367
   Number of wire bits:            692
   Number of public wires:           9
   Number of public wire bits:     135
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                159
     AND2_X1                         9
     AND3_X1                         2
     AOI211_X1                       1
     AOI21_X1                       10
     INV_X1                          4
     MUX2_X1                         1
     NAND2_X1                       35
     NAND3_X1                        9
     NOR2_X1                         9
     OAI211_X1                       3
     OAI21_X1                       12
     OR2_X1                          9
     XNOR2_X1                       31
     XOR2_X1                        24

   Chip area for module '\Branch_Unit': 186.998000

=== CPU ===

   Number of wires:               6055
   Number of wire bits:          15762
   Number of public wires:          71
   Number of public wire bits:     944
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               4425
     AND2_X1                       154
     AND3_X1                        69
     AND4_X1                         3
     AOI211_X1                      50
     AOI21_X1                      359
     AOI221_X1                      15
     AOI222_X1                       7
     AOI22_X1                       50
     DFFR_X1                        31
     DFFS_X1                         1
     INV_X1                        180
     MUX2_X1                       134
     NAND2_X1                      534
     NAND3_X1                       51
     NAND4_X1                       14
     NOR2_X1                       710
     NOR3_X1                       150
     NOR4_X1                        15
     OAI211_X1                      51
     OAI21_X1                      435
     OAI221_X1                      50
     OAI222_X1                       2
     OAI22_X1                       26
     OAI33_X1                       52
     OR2_X1                        206
     OR3_X1                         70
     OR4_X1                          2
     Reg_file                        1
     XNOR2_X1                      598
     XOR2_X1                       405

   Area for cell type \Reg_file is unknown!

   Chip area for module '\CPU': 5237.274000

=== Control ===

   Number of wires:                184
   Number of wire bits:            430
   Number of public wires:           9
   Number of public wire bits:      17
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 24
     INV_X1                          5
     NAND2_X1                        3
     NAND3_X1                        2
     NOR3_X1                         2
     NOR4_X1                         5
     OR2_X1                          3
     OR3_X1                          3
     OR4_X1                          1

   Chip area for module '\Control': 24.738000

=== Imm_Gen ===

   Number of wires:                171
   Number of wire bits:            480
   Number of public wires:           2
   Number of public wire bits:      64
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 71
     AND2_X1                        18
     AND4_X1                         1
     AOI211_X1                       1
     AOI21_X1                        2
     INV_X1                         18
     NAND2_X1                        8
     NAND3_X1                        2
     NAND4_X1                        1
     NOR2_X1                         1
     NOR3_X1                         1
     NOR4_X1                         1
     OAI211_X1                       1
     OAI21_X1                       14
     OR2_X1                          1
     OR3_X1                          1

   Chip area for module '\Imm_Gen': 65.436000

=== MUX32 ===

   Number of wires:                103
   Number of wire bits:            196
   Number of public wires:           4
   Number of public wire bits:      97
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 32
     MUX2_X1                        32

   Chip area for module '\MUX32': 59.584000

=== design hierarchy ===

   CPU                               1

   Number of wires:               6055
   Number of wire bits:          15762
   Number of public wires:          71
   Number of public wire bits:     944
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               4425
     AND2_X1                       154
     AND3_X1                        69
     AND4_X1                         3
     AOI211_X1                      50
     AOI21_X1                      359
     AOI221_X1                      15
     AOI222_X1                       7
     AOI22_X1                       50
     DFFR_X1                        31
     DFFS_X1                         1
     INV_X1                        180
     MUX2_X1                       134
     NAND2_X1                      534
     NAND3_X1                       51
     NAND4_X1                       14
     NOR2_X1                       710
     NOR3_X1                       150
     NOR4_X1                        15
     OAI211_X1                      51
     OAI21_X1                      435
     OAI221_X1                      50
     OAI222_X1                       2
     OAI22_X1                       26
     OAI33_X1                       52
     OR2_X1                        206
     OR3_X1                         70
     OR4_X1                          2
     Reg_file                        1
     XNOR2_X1                      598
     XOR2_X1                       405

   Area for cell type \Reg_file is unknown!

   Chip area for top module '\CPU': 5237.274000

Warnings: 9 unique messages, 73 total
End of script. Logfile hash: ced54b0b97
CPU: user 0.81s system 0.02s, MEM: 63.48 MB total, 57.42 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 17% 1x techmap (0 sec), 15% 1x abc (0 sec), ...
