{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1589227650889 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1589227650890 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 11 23:07:30 2020 " "Processing started: Mon May 11 23:07:30 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1589227650890 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1589227650890 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off max7219 -c max7219 " "Command: quartus_map --read_settings_files=on --write_settings_files=off max7219 -c max7219" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1589227650891 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1589227651258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "M7219.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file M7219.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 M7219-rtl " "Found design unit 1: M7219-rtl" {  } { { "M7219.vhdl" "" { Text "/home/victor/workspace-quartus/max7219/M7219.vhdl" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1589227651948 ""} { "Info" "ISGN_ENTITY_NAME" "1 M7219 " "Found entity 1: M7219" {  } { { "M7219.vhdl" "" { Text "/home/victor/workspace-quartus/max7219/M7219.vhdl" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1589227651948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1589227651948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "max7219.bdf 1 1 " "Found 1 design units, including 1 entities, in source file max7219.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 max7219 " "Found entity 1: max7219" {  } { { "max7219.bdf" "" { Schematic "/home/victor/workspace-quartus/max7219/max7219.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1589227651949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1589227651949 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "counter_sec.sv(9) " "Verilog HDL information at counter_sec.sv(9): always construct contains both blocking and non-blocking assignments" {  } { { "counter_sec.sv" "" { Text "/home/victor/workspace-quartus/max7219/counter_sec.sv" 9 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1589227651953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter_sec.sv 1 1 " "Found 1 design units, including 1 entities, in source file counter_sec.sv" { { "Info" "ISGN_ENTITY_NAME" "1 counter_sec " "Found entity 1: counter_sec" {  } { { "counter_sec.sv" "" { Text "/home/victor/workspace-quartus/max7219/counter_sec.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1589227651954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1589227651954 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "max7219 " "Elaborating entity \"max7219\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1589227652045 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "M7219 M7219:inst " "Elaborating entity \"M7219\" for hierarchy \"M7219:inst\"" {  } { { "max7219.bdf" "inst" { Schematic "/home/victor/workspace-quartus/max7219/max7219.bdf" { { 32 232 416 144 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1589227652060 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_sec counter_sec:inst2 " "Elaborating entity \"counter_sec\" for hierarchy \"counter_sec:inst2\"" {  } { { "max7219.bdf" "inst2" { Schematic "/home/victor/workspace-quartus/max7219/max7219.bdf" { { 160 232 408 240 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1589227652068 ""}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|max7219\|M7219:inst\|state " "State machine \"\|max7219\|M7219:inst\|state\" will be implemented as a safe state machine." {  } { { "M7219.vhdl" "" { Text "/home/victor/workspace-quartus/max7219/M7219.vhdl" 23 -1 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "Quartus II" 0 -1 1589227652391 ""}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|max7219\|M7219:inst\|driver_state " "State machine \"\|max7219\|M7219:inst\|driver_state\" will be implemented as a safe state machine." {  } { { "M7219.vhdl" "" { Text "/home/victor/workspace-quartus/max7219/M7219.vhdl" 27 -1 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "Quartus II" 0 -1 1589227652392 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/victor/workspace-quartus/max7219/output_files/max7219.map.smsg " "Generated suppressed messages file /home/victor/workspace-quartus/max7219/output_files/max7219.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1589227653753 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1589227653909 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1589227653909 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "371 " "Implemented 371 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1589227654120 ""} { "Info" "ICUT_CUT_TM_OPINS" "3 " "Implemented 3 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1589227654120 ""} { "Info" "ICUT_CUT_TM_LCELLS" "367 " "Implemented 367 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1589227654120 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1589227654120 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "359 " "Peak virtual memory: 359 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1589227654130 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 11 23:07:34 2020 " "Processing ended: Mon May 11 23:07:34 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1589227654130 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1589227654130 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1589227654130 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1589227654130 ""}
