{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1729569653276 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1729569653294 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 22 11:00:53 2024 " "Processing started: Tue Oct 22 11:00:53 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1729569653294 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729569653294 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off sdramControl -c sdramControl " "Command: quartus_map --read_settings_files=on --write_settings_files=off sdramControl -c sdramControl" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729569653294 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1729569653566 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1729569653570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram/synthesis/sdram.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram/synthesis/sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram " "Found entity 1: sdram" {  } { { "sdram/synthesis/sdram.v" "" { Text "D:/2024/FPGA/codeFPGAL_LIB/SDRAM/sdram/synthesis/sdram.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729569662685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729569662685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "sdram/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/2024/FPGA/codeFPGAL_LIB/SDRAM/sdram/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729569662704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729569662704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "sdram/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/2024/FPGA/codeFPGAL_LIB/SDRAM/sdram/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729569662715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729569662715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram/synthesis/submodules/sdram_sys_sdram_pll_0.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram/synthesis/submodules/sdram_sys_sdram_pll_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_sys_sdram_pll_0 " "Found entity 1: sdram_sys_sdram_pll_0" {  } { { "sdram/synthesis/submodules/sdram_sys_sdram_pll_0.v" "" { Text "D:/2024/FPGA/codeFPGAL_LIB/SDRAM/sdram/synthesis/submodules/sdram_sys_sdram_pll_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729569662728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729569662728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_avalon_reset_from_locked_signal " "Found entity 1: altera_up_avalon_reset_from_locked_signal" {  } { { "sdram/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v" "" { Text "D:/2024/FPGA/codeFPGAL_LIB/SDRAM/sdram/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729569662746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729569662746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram/synthesis/submodules/altera_up_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram/synthesis/submodules/altera_up_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_altpll " "Found entity 1: altera_up_altpll" {  } { { "sdram/synthesis/submodules/altera_up_altpll.v" "" { Text "D:/2024/FPGA/codeFPGAL_LIB/SDRAM/sdram/synthesis/submodules/altera_up_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729569662760 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729569662760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram/synthesis/submodules/sdram_new_sdram_controller_0.v 2 2 " "Found 2 design units, including 2 entities, in source file sdram/synthesis/submodules/sdram_new_sdram_controller_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_new_sdram_controller_0_input_efifo_module " "Found entity 1: sdram_new_sdram_controller_0_input_efifo_module" {  } { { "sdram/synthesis/submodules/sdram_new_sdram_controller_0.v" "" { Text "D:/2024/FPGA/codeFPGAL_LIB/SDRAM/sdram/synthesis/submodules/sdram_new_sdram_controller_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729569662776 ""} { "Info" "ISGN_ENTITY_NAME" "2 sdram_new_sdram_controller_0 " "Found entity 2: sdram_new_sdram_controller_0" {  } { { "sdram/synthesis/submodules/sdram_new_sdram_controller_0.v" "" { Text "D:/2024/FPGA/codeFPGAL_LIB/SDRAM/sdram/synthesis/submodules/sdram_new_sdram_controller_0.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729569662776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729569662776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdramcontrol.v 1 1 " "Found 1 design units, including 1 entities, in source file sdramcontrol.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdramControl " "Found entity 1: sdramControl" {  } { { "sdramControl.v" "" { Text "D:/2024/FPGA/codeFPGAL_LIB/SDRAM/sdramControl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729569662784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729569662784 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "sdram_new_sdram_controller_0.v(318) " "Verilog HDL or VHDL warning at sdram_new_sdram_controller_0.v(318): conditional expression evaluates to a constant" {  } { { "sdram/synthesis/submodules/sdram_new_sdram_controller_0.v" "" { Text "D:/2024/FPGA/codeFPGAL_LIB/SDRAM/sdram/synthesis/submodules/sdram_new_sdram_controller_0.v" 318 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1729569662784 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "sdram_new_sdram_controller_0.v(328) " "Verilog HDL or VHDL warning at sdram_new_sdram_controller_0.v(328): conditional expression evaluates to a constant" {  } { { "sdram/synthesis/submodules/sdram_new_sdram_controller_0.v" "" { Text "D:/2024/FPGA/codeFPGAL_LIB/SDRAM/sdram/synthesis/submodules/sdram_new_sdram_controller_0.v" 328 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1729569662784 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "sdram_new_sdram_controller_0.v(338) " "Verilog HDL or VHDL warning at sdram_new_sdram_controller_0.v(338): conditional expression evaluates to a constant" {  } { { "sdram/synthesis/submodules/sdram_new_sdram_controller_0.v" "" { Text "D:/2024/FPGA/codeFPGAL_LIB/SDRAM/sdram/synthesis/submodules/sdram_new_sdram_controller_0.v" 338 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1729569662784 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "sdram_new_sdram_controller_0.v(682) " "Verilog HDL or VHDL warning at sdram_new_sdram_controller_0.v(682): conditional expression evaluates to a constant" {  } { { "sdram/synthesis/submodules/sdram_new_sdram_controller_0.v" "" { Text "D:/2024/FPGA/codeFPGAL_LIB/SDRAM/sdram/synthesis/submodules/sdram_new_sdram_controller_0.v" 682 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1729569662786 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "sdramControl " "Elaborating entity \"sdramControl\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1729569662825 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 sdramControl.v(41) " "Verilog HDL assignment warning at sdramControl.v(41): truncated value with size 32 to match size of target (25)" {  } { { "sdramControl.v" "" { Text "D:/2024/FPGA/codeFPGAL_LIB/SDRAM/sdramControl.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1729569662835 "|sdramControl"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "byteRW sdramControl.v(44) " "Verilog HDL Always Construct warning at sdramControl.v(44): inferring latch(es) for variable \"byteRW\", which holds its previous value in one or more paths through the always construct" {  } { { "sdramControl.v" "" { Text "D:/2024/FPGA/codeFPGAL_LIB/SDRAM/sdramControl.v" 44 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1729569662835 "|sdramControl"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "SDRAM_1_write_n sdramControl.v(44) " "Verilog HDL Always Construct warning at sdramControl.v(44): inferring latch(es) for variable \"SDRAM_1_write_n\", which holds its previous value in one or more paths through the always construct" {  } { { "sdramControl.v" "" { Text "D:/2024/FPGA/codeFPGAL_LIB/SDRAM/sdramControl.v" 44 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1729569662835 "|sdramControl"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "SDRAM_1_read_n sdramControl.v(44) " "Verilog HDL Always Construct warning at sdramControl.v(44): inferring latch(es) for variable \"SDRAM_1_read_n\", which holds its previous value in one or more paths through the always construct" {  } { { "sdramControl.v" "" { Text "D:/2024/FPGA/codeFPGAL_LIB/SDRAM/sdramControl.v" 44 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1729569662835 "|sdramControl"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "SDRAM_1_writedata sdramControl.v(44) " "Verilog HDL Always Construct warning at sdramControl.v(44): inferring latch(es) for variable \"SDRAM_1_writedata\", which holds its previous value in one or more paths through the always construct" {  } { { "sdramControl.v" "" { Text "D:/2024/FPGA/codeFPGAL_LIB/SDRAM/sdramControl.v" 44 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1729569662835 "|sdramControl"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "dataRead sdramControl.v(44) " "Verilog HDL Always Construct warning at sdramControl.v(44): inferring latch(es) for variable \"dataRead\", which holds its previous value in one or more paths through the always construct" {  } { { "sdramControl.v" "" { Text "D:/2024/FPGA/codeFPGAL_LIB/SDRAM/sdramControl.v" 44 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1729569662835 "|sdramControl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataRead\[0\] sdramControl.v(44) " "Inferred latch for \"dataRead\[0\]\" at sdramControl.v(44)" {  } { { "sdramControl.v" "" { Text "D:/2024/FPGA/codeFPGAL_LIB/SDRAM/sdramControl.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729569662835 "|sdramControl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataRead\[1\] sdramControl.v(44) " "Inferred latch for \"dataRead\[1\]\" at sdramControl.v(44)" {  } { { "sdramControl.v" "" { Text "D:/2024/FPGA/codeFPGAL_LIB/SDRAM/sdramControl.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729569662835 "|sdramControl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataRead\[2\] sdramControl.v(44) " "Inferred latch for \"dataRead\[2\]\" at sdramControl.v(44)" {  } { { "sdramControl.v" "" { Text "D:/2024/FPGA/codeFPGAL_LIB/SDRAM/sdramControl.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729569662835 "|sdramControl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataRead\[3\] sdramControl.v(44) " "Inferred latch for \"dataRead\[3\]\" at sdramControl.v(44)" {  } { { "sdramControl.v" "" { Text "D:/2024/FPGA/codeFPGAL_LIB/SDRAM/sdramControl.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729569662835 "|sdramControl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataRead\[4\] sdramControl.v(44) " "Inferred latch for \"dataRead\[4\]\" at sdramControl.v(44)" {  } { { "sdramControl.v" "" { Text "D:/2024/FPGA/codeFPGAL_LIB/SDRAM/sdramControl.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729569662835 "|sdramControl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataRead\[5\] sdramControl.v(44) " "Inferred latch for \"dataRead\[5\]\" at sdramControl.v(44)" {  } { { "sdramControl.v" "" { Text "D:/2024/FPGA/codeFPGAL_LIB/SDRAM/sdramControl.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729569662835 "|sdramControl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataRead\[6\] sdramControl.v(44) " "Inferred latch for \"dataRead\[6\]\" at sdramControl.v(44)" {  } { { "sdramControl.v" "" { Text "D:/2024/FPGA/codeFPGAL_LIB/SDRAM/sdramControl.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729569662835 "|sdramControl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataRead\[7\] sdramControl.v(44) " "Inferred latch for \"dataRead\[7\]\" at sdramControl.v(44)" {  } { { "sdramControl.v" "" { Text "D:/2024/FPGA/codeFPGAL_LIB/SDRAM/sdramControl.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729569662835 "|sdramControl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataRead\[8\] sdramControl.v(44) " "Inferred latch for \"dataRead\[8\]\" at sdramControl.v(44)" {  } { { "sdramControl.v" "" { Text "D:/2024/FPGA/codeFPGAL_LIB/SDRAM/sdramControl.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729569662835 "|sdramControl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataRead\[9\] sdramControl.v(44) " "Inferred latch for \"dataRead\[9\]\" at sdramControl.v(44)" {  } { { "sdramControl.v" "" { Text "D:/2024/FPGA/codeFPGAL_LIB/SDRAM/sdramControl.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729569662835 "|sdramControl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataRead\[10\] sdramControl.v(44) " "Inferred latch for \"dataRead\[10\]\" at sdramControl.v(44)" {  } { { "sdramControl.v" "" { Text "D:/2024/FPGA/codeFPGAL_LIB/SDRAM/sdramControl.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729569662835 "|sdramControl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataRead\[11\] sdramControl.v(44) " "Inferred latch for \"dataRead\[11\]\" at sdramControl.v(44)" {  } { { "sdramControl.v" "" { Text "D:/2024/FPGA/codeFPGAL_LIB/SDRAM/sdramControl.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729569662835 "|sdramControl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataRead\[12\] sdramControl.v(44) " "Inferred latch for \"dataRead\[12\]\" at sdramControl.v(44)" {  } { { "sdramControl.v" "" { Text "D:/2024/FPGA/codeFPGAL_LIB/SDRAM/sdramControl.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729569662835 "|sdramControl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataRead\[13\] sdramControl.v(44) " "Inferred latch for \"dataRead\[13\]\" at sdramControl.v(44)" {  } { { "sdramControl.v" "" { Text "D:/2024/FPGA/codeFPGAL_LIB/SDRAM/sdramControl.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729569662835 "|sdramControl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataRead\[14\] sdramControl.v(44) " "Inferred latch for \"dataRead\[14\]\" at sdramControl.v(44)" {  } { { "sdramControl.v" "" { Text "D:/2024/FPGA/codeFPGAL_LIB/SDRAM/sdramControl.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729569662835 "|sdramControl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataRead\[15\] sdramControl.v(44) " "Inferred latch for \"dataRead\[15\]\" at sdramControl.v(44)" {  } { { "sdramControl.v" "" { Text "D:/2024/FPGA/codeFPGAL_LIB/SDRAM/sdramControl.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729569662835 "|sdramControl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SDRAM_1_writedata\[0\] sdramControl.v(44) " "Inferred latch for \"SDRAM_1_writedata\[0\]\" at sdramControl.v(44)" {  } { { "sdramControl.v" "" { Text "D:/2024/FPGA/codeFPGAL_LIB/SDRAM/sdramControl.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729569662835 "|sdramControl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SDRAM_1_writedata\[1\] sdramControl.v(44) " "Inferred latch for \"SDRAM_1_writedata\[1\]\" at sdramControl.v(44)" {  } { { "sdramControl.v" "" { Text "D:/2024/FPGA/codeFPGAL_LIB/SDRAM/sdramControl.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729569662835 "|sdramControl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SDRAM_1_writedata\[2\] sdramControl.v(44) " "Inferred latch for \"SDRAM_1_writedata\[2\]\" at sdramControl.v(44)" {  } { { "sdramControl.v" "" { Text "D:/2024/FPGA/codeFPGAL_LIB/SDRAM/sdramControl.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729569662835 "|sdramControl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SDRAM_1_writedata\[3\] sdramControl.v(44) " "Inferred latch for \"SDRAM_1_writedata\[3\]\" at sdramControl.v(44)" {  } { { "sdramControl.v" "" { Text "D:/2024/FPGA/codeFPGAL_LIB/SDRAM/sdramControl.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729569662835 "|sdramControl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SDRAM_1_writedata\[4\] sdramControl.v(44) " "Inferred latch for \"SDRAM_1_writedata\[4\]\" at sdramControl.v(44)" {  } { { "sdramControl.v" "" { Text "D:/2024/FPGA/codeFPGAL_LIB/SDRAM/sdramControl.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729569662835 "|sdramControl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SDRAM_1_writedata\[5\] sdramControl.v(44) " "Inferred latch for \"SDRAM_1_writedata\[5\]\" at sdramControl.v(44)" {  } { { "sdramControl.v" "" { Text "D:/2024/FPGA/codeFPGAL_LIB/SDRAM/sdramControl.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729569662835 "|sdramControl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SDRAM_1_writedata\[6\] sdramControl.v(44) " "Inferred latch for \"SDRAM_1_writedata\[6\]\" at sdramControl.v(44)" {  } { { "sdramControl.v" "" { Text "D:/2024/FPGA/codeFPGAL_LIB/SDRAM/sdramControl.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729569662835 "|sdramControl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SDRAM_1_writedata\[7\] sdramControl.v(44) " "Inferred latch for \"SDRAM_1_writedata\[7\]\" at sdramControl.v(44)" {  } { { "sdramControl.v" "" { Text "D:/2024/FPGA/codeFPGAL_LIB/SDRAM/sdramControl.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729569662835 "|sdramControl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SDRAM_1_writedata\[8\] sdramControl.v(44) " "Inferred latch for \"SDRAM_1_writedata\[8\]\" at sdramControl.v(44)" {  } { { "sdramControl.v" "" { Text "D:/2024/FPGA/codeFPGAL_LIB/SDRAM/sdramControl.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729569662835 "|sdramControl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SDRAM_1_writedata\[9\] sdramControl.v(44) " "Inferred latch for \"SDRAM_1_writedata\[9\]\" at sdramControl.v(44)" {  } { { "sdramControl.v" "" { Text "D:/2024/FPGA/codeFPGAL_LIB/SDRAM/sdramControl.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729569662835 "|sdramControl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SDRAM_1_writedata\[10\] sdramControl.v(44) " "Inferred latch for \"SDRAM_1_writedata\[10\]\" at sdramControl.v(44)" {  } { { "sdramControl.v" "" { Text "D:/2024/FPGA/codeFPGAL_LIB/SDRAM/sdramControl.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729569662835 "|sdramControl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SDRAM_1_writedata\[11\] sdramControl.v(44) " "Inferred latch for \"SDRAM_1_writedata\[11\]\" at sdramControl.v(44)" {  } { { "sdramControl.v" "" { Text "D:/2024/FPGA/codeFPGAL_LIB/SDRAM/sdramControl.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729569662835 "|sdramControl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SDRAM_1_writedata\[12\] sdramControl.v(44) " "Inferred latch for \"SDRAM_1_writedata\[12\]\" at sdramControl.v(44)" {  } { { "sdramControl.v" "" { Text "D:/2024/FPGA/codeFPGAL_LIB/SDRAM/sdramControl.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729569662835 "|sdramControl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SDRAM_1_writedata\[13\] sdramControl.v(44) " "Inferred latch for \"SDRAM_1_writedata\[13\]\" at sdramControl.v(44)" {  } { { "sdramControl.v" "" { Text "D:/2024/FPGA/codeFPGAL_LIB/SDRAM/sdramControl.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729569662835 "|sdramControl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SDRAM_1_writedata\[14\] sdramControl.v(44) " "Inferred latch for \"SDRAM_1_writedata\[14\]\" at sdramControl.v(44)" {  } { { "sdramControl.v" "" { Text "D:/2024/FPGA/codeFPGAL_LIB/SDRAM/sdramControl.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729569662835 "|sdramControl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SDRAM_1_writedata\[15\] sdramControl.v(44) " "Inferred latch for \"SDRAM_1_writedata\[15\]\" at sdramControl.v(44)" {  } { { "sdramControl.v" "" { Text "D:/2024/FPGA/codeFPGAL_LIB/SDRAM/sdramControl.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729569662835 "|sdramControl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SDRAM_1_writedata\[16\] sdramControl.v(44) " "Inferred latch for \"SDRAM_1_writedata\[16\]\" at sdramControl.v(44)" {  } { { "sdramControl.v" "" { Text "D:/2024/FPGA/codeFPGAL_LIB/SDRAM/sdramControl.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729569662835 "|sdramControl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SDRAM_1_writedata\[17\] sdramControl.v(44) " "Inferred latch for \"SDRAM_1_writedata\[17\]\" at sdramControl.v(44)" {  } { { "sdramControl.v" "" { Text "D:/2024/FPGA/codeFPGAL_LIB/SDRAM/sdramControl.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729569662835 "|sdramControl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SDRAM_1_writedata\[18\] sdramControl.v(44) " "Inferred latch for \"SDRAM_1_writedata\[18\]\" at sdramControl.v(44)" {  } { { "sdramControl.v" "" { Text "D:/2024/FPGA/codeFPGAL_LIB/SDRAM/sdramControl.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729569662835 "|sdramControl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SDRAM_1_writedata\[19\] sdramControl.v(44) " "Inferred latch for \"SDRAM_1_writedata\[19\]\" at sdramControl.v(44)" {  } { { "sdramControl.v" "" { Text "D:/2024/FPGA/codeFPGAL_LIB/SDRAM/sdramControl.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729569662835 "|sdramControl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SDRAM_1_writedata\[20\] sdramControl.v(44) " "Inferred latch for \"SDRAM_1_writedata\[20\]\" at sdramControl.v(44)" {  } { { "sdramControl.v" "" { Text "D:/2024/FPGA/codeFPGAL_LIB/SDRAM/sdramControl.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729569662835 "|sdramControl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SDRAM_1_writedata\[21\] sdramControl.v(44) " "Inferred latch for \"SDRAM_1_writedata\[21\]\" at sdramControl.v(44)" {  } { { "sdramControl.v" "" { Text "D:/2024/FPGA/codeFPGAL_LIB/SDRAM/sdramControl.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729569662835 "|sdramControl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SDRAM_1_writedata\[22\] sdramControl.v(44) " "Inferred latch for \"SDRAM_1_writedata\[22\]\" at sdramControl.v(44)" {  } { { "sdramControl.v" "" { Text "D:/2024/FPGA/codeFPGAL_LIB/SDRAM/sdramControl.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729569662835 "|sdramControl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SDRAM_1_writedata\[23\] sdramControl.v(44) " "Inferred latch for \"SDRAM_1_writedata\[23\]\" at sdramControl.v(44)" {  } { { "sdramControl.v" "" { Text "D:/2024/FPGA/codeFPGAL_LIB/SDRAM/sdramControl.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729569662835 "|sdramControl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SDRAM_1_writedata\[24\] sdramControl.v(44) " "Inferred latch for \"SDRAM_1_writedata\[24\]\" at sdramControl.v(44)" {  } { { "sdramControl.v" "" { Text "D:/2024/FPGA/codeFPGAL_LIB/SDRAM/sdramControl.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729569662835 "|sdramControl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SDRAM_1_writedata\[25\] sdramControl.v(44) " "Inferred latch for \"SDRAM_1_writedata\[25\]\" at sdramControl.v(44)" {  } { { "sdramControl.v" "" { Text "D:/2024/FPGA/codeFPGAL_LIB/SDRAM/sdramControl.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729569662835 "|sdramControl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SDRAM_1_writedata\[26\] sdramControl.v(44) " "Inferred latch for \"SDRAM_1_writedata\[26\]\" at sdramControl.v(44)" {  } { { "sdramControl.v" "" { Text "D:/2024/FPGA/codeFPGAL_LIB/SDRAM/sdramControl.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729569662835 "|sdramControl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SDRAM_1_writedata\[27\] sdramControl.v(44) " "Inferred latch for \"SDRAM_1_writedata\[27\]\" at sdramControl.v(44)" {  } { { "sdramControl.v" "" { Text "D:/2024/FPGA/codeFPGAL_LIB/SDRAM/sdramControl.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729569662835 "|sdramControl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SDRAM_1_writedata\[28\] sdramControl.v(44) " "Inferred latch for \"SDRAM_1_writedata\[28\]\" at sdramControl.v(44)" {  } { { "sdramControl.v" "" { Text "D:/2024/FPGA/codeFPGAL_LIB/SDRAM/sdramControl.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729569662835 "|sdramControl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SDRAM_1_writedata\[29\] sdramControl.v(44) " "Inferred latch for \"SDRAM_1_writedata\[29\]\" at sdramControl.v(44)" {  } { { "sdramControl.v" "" { Text "D:/2024/FPGA/codeFPGAL_LIB/SDRAM/sdramControl.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729569662835 "|sdramControl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SDRAM_1_writedata\[30\] sdramControl.v(44) " "Inferred latch for \"SDRAM_1_writedata\[30\]\" at sdramControl.v(44)" {  } { { "sdramControl.v" "" { Text "D:/2024/FPGA/codeFPGAL_LIB/SDRAM/sdramControl.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729569662835 "|sdramControl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SDRAM_1_writedata\[31\] sdramControl.v(44) " "Inferred latch for \"SDRAM_1_writedata\[31\]\" at sdramControl.v(44)" {  } { { "sdramControl.v" "" { Text "D:/2024/FPGA/codeFPGAL_LIB/SDRAM/sdramControl.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729569662835 "|sdramControl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SDRAM_1_read_n sdramControl.v(44) " "Inferred latch for \"SDRAM_1_read_n\" at sdramControl.v(44)" {  } { { "sdramControl.v" "" { Text "D:/2024/FPGA/codeFPGAL_LIB/SDRAM/sdramControl.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729569662835 "|sdramControl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SDRAM_1_write_n sdramControl.v(44) " "Inferred latch for \"SDRAM_1_write_n\" at sdramControl.v(44)" {  } { { "sdramControl.v" "" { Text "D:/2024/FPGA/codeFPGAL_LIB/SDRAM/sdramControl.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729569662835 "|sdramControl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "byteRW.10 sdramControl.v(44) " "Inferred latch for \"byteRW.10\" at sdramControl.v(44)" {  } { { "sdramControl.v" "" { Text "D:/2024/FPGA/codeFPGAL_LIB/SDRAM/sdramControl.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729569662835 "|sdramControl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "byteRW.01 sdramControl.v(44) " "Inferred latch for \"byteRW.01\" at sdramControl.v(44)" {  } { { "sdramControl.v" "" { Text "D:/2024/FPGA/codeFPGAL_LIB/SDRAM/sdramControl.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729569662835 "|sdramControl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "byteRW.00 sdramControl.v(44) " "Inferred latch for \"byteRW.00\" at sdramControl.v(44)" {  } { { "sdramControl.v" "" { Text "D:/2024/FPGA/codeFPGAL_LIB/SDRAM/sdramControl.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729569662835 "|sdramControl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram sdram:u0 " "Elaborating entity \"sdram\" for hierarchy \"sdram:u0\"" {  } { { "sdramControl.v" "u0" { Text "D:/2024/FPGA/codeFPGAL_LIB/SDRAM/sdramControl.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729569662840 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_new_sdram_controller_0 sdram:u0\|sdram_new_sdram_controller_0:new_sdram_controller_0 " "Elaborating entity \"sdram_new_sdram_controller_0\" for hierarchy \"sdram:u0\|sdram_new_sdram_controller_0:new_sdram_controller_0\"" {  } { { "sdram/synthesis/sdram.v" "new_sdram_controller_0" { Text "D:/2024/FPGA/codeFPGAL_LIB/SDRAM/sdram/synthesis/sdram.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729569662854 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_new_sdram_controller_0_input_efifo_module sdram:u0\|sdram_new_sdram_controller_0:new_sdram_controller_0\|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module " "Elaborating entity \"sdram_new_sdram_controller_0_input_efifo_module\" for hierarchy \"sdram:u0\|sdram_new_sdram_controller_0:new_sdram_controller_0\|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module\"" {  } { { "sdram/synthesis/submodules/sdram_new_sdram_controller_0.v" "the_sdram_new_sdram_controller_0_input_efifo_module" { Text "D:/2024/FPGA/codeFPGAL_LIB/SDRAM/sdram/synthesis/submodules/sdram_new_sdram_controller_0.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729569662865 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_sys_sdram_pll_0 sdram:u0\|sdram_sys_sdram_pll_0:sys_sdram_pll_0 " "Elaborating entity \"sdram_sys_sdram_pll_0\" for hierarchy \"sdram:u0\|sdram_sys_sdram_pll_0:sys_sdram_pll_0\"" {  } { { "sdram/synthesis/sdram.v" "sys_sdram_pll_0" { Text "D:/2024/FPGA/codeFPGAL_LIB/SDRAM/sdram/synthesis/sdram.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729569662876 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_altpll sdram:u0\|sdram_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_altpll:sys_pll " "Elaborating entity \"altera_up_altpll\" for hierarchy \"sdram:u0\|sdram_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_altpll:sys_pll\"" {  } { { "sdram/synthesis/submodules/sdram_sys_sdram_pll_0.v" "sys_pll" { Text "D:/2024/FPGA/codeFPGAL_LIB/SDRAM/sdram/synthesis/submodules/sdram_sys_sdram_pll_0.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729569662896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll sdram:u0\|sdram_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards " "Elaborating entity \"altpll\" for hierarchy \"sdram:u0\|sdram_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\"" {  } { { "sdram/synthesis/submodules/altera_up_altpll.v" "PLL_for_DE_Series_Boards" { Text "D:/2024/FPGA/codeFPGAL_LIB/SDRAM/sdram/synthesis/submodules/altera_up_altpll.v" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729569662945 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sdram:u0\|sdram_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards " "Elaborated megafunction instantiation \"sdram:u0\|sdram_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\"" {  } { { "sdram/synthesis/submodules/altera_up_altpll.v" "" { Text "D:/2024/FPGA/codeFPGAL_LIB/SDRAM/sdram/synthesis/submodules/altera_up_altpll.v" 140 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729569662965 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sdram:u0\|sdram_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards " "Instantiated megafunction \"sdram:u0\|sdram_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729569662965 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729569662965 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729569662965 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729569662965 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729569662965 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729569662965 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729569662965 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift -3000 " "Parameter \"clk1_phase_shift\" = \"-3000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729569662965 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 1 " "Parameter \"clk2_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729569662965 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729569662965 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 1 " "Parameter \"clk2_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729569662965 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729569662965 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729569662965 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "gate_lock_signal NO " "Parameter \"gate_lock_signal\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729569662965 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729569662965 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV " "Parameter \"intended_device_family\" = \"Cyclone IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729569662965 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invalid_lock_multiplier 5 " "Parameter \"invalid_lock_multiplier\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729569662965 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729569662965 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729569662965 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type FAST " "Parameter \"pll_type\" = \"FAST\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729569662965 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729569662965 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729569662965 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729569662965 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729569662965 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729569662965 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729569662965 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729569662965 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729569662965 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729569662965 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729569662965 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729569662965 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729569662965 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729569662965 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729569662965 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729569662965 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729569662965 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729569662965 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729569662965 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729569662965 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729569662965 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729569662965 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729569662965 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729569662965 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729569662965 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729569662965 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729569662965 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729569662965 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729569662965 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729569662965 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729569662965 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729569662965 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_enable0 PORT_UNUSED " "Parameter \"port_enable0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729569662965 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_enable1 PORT_UNUSED " "Parameter \"port_enable1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729569662965 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729569662965 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729569662965 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729569662965 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729569662965 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena0 PORT_UNUSED " "Parameter \"port_extclkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729569662965 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena1 PORT_UNUSED " "Parameter \"port_extclkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729569662965 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena2 PORT_UNUSED " "Parameter \"port_extclkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729569662965 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena3 PORT_UNUSED " "Parameter \"port_extclkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729569662965 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_sclkout0 PORT_UNUSED " "Parameter \"port_sclkout0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729569662965 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_sclkout1 PORT_UNUSED " "Parameter \"port_sclkout1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729569662965 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "valid_lock_multiplier 1 " "Parameter \"valid_lock_multiplier\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729569662965 ""}  } { { "sdram/synthesis/submodules/altera_up_altpll.v" "" { Text "D:/2024/FPGA/codeFPGAL_LIB/SDRAM/sdram/synthesis/submodules/altera_up_altpll.v" 140 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1729569662965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpll_3lb2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altpll_3lb2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altpll_3lb2 " "Found entity 1: altpll_3lb2" {  } { { "db/altpll_3lb2.tdf" "" { Text "D:/2024/FPGA/codeFPGAL_LIB/SDRAM/db/altpll_3lb2.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729569663004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729569663004 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll_3lb2 sdram:u0\|sdram_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_3lb2:auto_generated " "Elaborating entity \"altpll_3lb2\" for hierarchy \"sdram:u0\|sdram_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_3lb2:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "d:/fpga/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729569663004 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_avalon_reset_from_locked_signal sdram:u0\|sdram_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_avalon_reset_from_locked_signal:reset_from_locked " "Elaborating entity \"altera_up_avalon_reset_from_locked_signal\" for hierarchy \"sdram:u0\|sdram_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_avalon_reset_from_locked_signal:reset_from_locked\"" {  } { { "sdram/synthesis/submodules/sdram_sys_sdram_pll_0.v" "reset_from_locked" { Text "D:/2024/FPGA/codeFPGAL_LIB/SDRAM/sdram/synthesis/submodules/sdram_sys_sdram_pll_0.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729569663024 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller sdram:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"sdram:u0\|altera_reset_controller:rst_controller\"" {  } { { "sdram/synthesis/sdram.v" "rst_controller" { Text "D:/2024/FPGA/codeFPGAL_LIB/SDRAM/sdram/synthesis/sdram.v" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729569663034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer sdram:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"sdram:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "sdram/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "D:/2024/FPGA/codeFPGAL_LIB/SDRAM/sdram/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729569663052 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer sdram:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"sdram:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "sdram/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "D:/2024/FPGA/codeFPGAL_LIB/SDRAM/sdram/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729569663064 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "clk PLL_for_DE_Series_Boards 3 6 " "Port \"clk\" on the entity instantiation of \"PLL_for_DE_Series_Boards\" is connected to a signal of width 3. The formal width of the signal in the module is 6.  The extra bits will be left dangling without any fan-out logic." {  } { { "sdram/synthesis/submodules/altera_up_altpll.v" "PLL_for_DE_Series_Boards" { Text "D:/2024/FPGA/codeFPGAL_LIB/SDRAM/sdram/synthesis/submodules/altera_up_altpll.v" 140 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1729569663106 "|sdramControl|sdram:u0|sdram_sys_sdram_pll_0:sys_sdram_pll_0|altera_up_altpll:sys_pll|altpll:PLL_for_DE_Series_Boards"}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sdram/synthesis/submodules/sdram_new_sdram_controller_0.v" "" { Text "D:/2024/FPGA/codeFPGAL_LIB/SDRAM/sdram/synthesis/submodules/sdram_new_sdram_controller_0.v" 442 -1 0 } } { "sdram/synthesis/submodules/sdram_new_sdram_controller_0.v" "" { Text "D:/2024/FPGA/codeFPGAL_LIB/SDRAM/sdram/synthesis/submodules/sdram_new_sdram_controller_0.v" 356 -1 0 } } { "sdram/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/2024/FPGA/codeFPGAL_LIB/SDRAM/sdram/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "sdram/synthesis/submodules/sdram_new_sdram_controller_0.v" "" { Text "D:/2024/FPGA/codeFPGAL_LIB/SDRAM/sdram/synthesis/submodules/sdram_new_sdram_controller_0.v" 306 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1729569663588 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1729569663588 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "SDRAM_cke VCC " "Pin \"SDRAM_cke\" is stuck at VCC" {  } { { "sdramControl.v" "" { Text "D:/2024/FPGA/codeFPGAL_LIB/SDRAM/sdramControl.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1729569663665 "|sdramControl|SDRAM_cke"} { "Warning" "WMLS_MLS_STUCK_PIN" "SDRAM_dqm\[0\] GND " "Pin \"SDRAM_dqm\[0\]\" is stuck at GND" {  } { { "sdramControl.v" "" { Text "D:/2024/FPGA/codeFPGAL_LIB/SDRAM/sdramControl.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1729569663665 "|sdramControl|SDRAM_dqm[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SDRAM_dqm\[1\] GND " "Pin \"SDRAM_dqm\[1\]\" is stuck at GND" {  } { { "sdramControl.v" "" { Text "D:/2024/FPGA/codeFPGAL_LIB/SDRAM/sdramControl.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1729569663665 "|sdramControl|SDRAM_dqm[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SDRAM_dqm\[2\] GND " "Pin \"SDRAM_dqm\[2\]\" is stuck at GND" {  } { { "sdramControl.v" "" { Text "D:/2024/FPGA/codeFPGAL_LIB/SDRAM/sdramControl.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1729569663665 "|sdramControl|SDRAM_dqm[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SDRAM_dqm\[3\] GND " "Pin \"SDRAM_dqm\[3\]\" is stuck at GND" {  } { { "sdramControl.v" "" { Text "D:/2024/FPGA/codeFPGAL_LIB/SDRAM/sdramControl.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1729569663665 "|sdramControl|SDRAM_dqm[3]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1729569663665 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1729569663734 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "11 " "11 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1729569664104 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1729569664253 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729569664253 ""}
{ "Warning" "WCUT_PLL_MULT_DIV_SPECIFIED_CLOCK_NOT_CONNECTED" "sdram:u0\|sdram_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_3lb2:auto_generated\|pll1 CLK\[2\] clk2_multiply_by clk2_divide_by " "PLL \"sdram:u0\|sdram_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_3lb2:auto_generated\|pll1\" has parameters clk2_multiply_by and clk2_divide_by specified but port CLK\[2\] is not connected" {  } { { "db/altpll_3lb2.tdf" "" { Text "D:/2024/FPGA/codeFPGAL_LIB/SDRAM/db/altpll_3lb2.tdf" 27 2 0 } } { "altpll.tdf" "" { Text "d:/fpga/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "sdram/synthesis/submodules/altera_up_altpll.v" "" { Text "D:/2024/FPGA/codeFPGAL_LIB/SDRAM/sdram/synthesis/submodules/altera_up_altpll.v" 140 0 0 } } { "sdram/synthesis/submodules/sdram_sys_sdram_pll_0.v" "" { Text "D:/2024/FPGA/codeFPGAL_LIB/SDRAM/sdram/synthesis/submodules/sdram_sys_sdram_pll_0.v" 35 0 0 } } { "sdram/synthesis/sdram.v" "" { Text "D:/2024/FPGA/codeFPGAL_LIB/SDRAM/sdram/synthesis/sdram.v" 63 0 0 } } { "sdramControl.v" "" { Text "D:/2024/FPGA/codeFPGAL_LIB/SDRAM/sdramControl.v" 103 0 0 } }  } 0 15899 "PLL \"%1!s!\" has parameters %3!s! and %4!s! specified but port %2!s! is not connected" 0 0 "Analysis & Synthesis" 0 -1 1729569664286 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "577 " "Implemented 577 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "21 " "Implemented 21 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1729569664316 ""} { "Info" "ICUT_CUT_TM_OPINS" "49 " "Implemented 49 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1729569664316 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "32 " "Implemented 32 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1729569664316 ""} { "Info" "ICUT_CUT_TM_LCELLS" "474 " "Implemented 474 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1729569664316 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1729569664316 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1729569664316 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 19 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4787 " "Peak virtual memory: 4787 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1729569664338 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 22 11:01:04 2024 " "Processing ended: Tue Oct 22 11:01:04 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1729569664338 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1729569664338 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1729569664338 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1729569664338 ""}
