// Seed: 1623024932
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  timeunit 1ps;
endmodule
module module_1 (
    input tri0 id_0,
    input uwire id_1,
    input uwire id_2,
    input tri id_3,
    output supply0 id_4,
    output tri0 id_5,
    output tri id_6,
    input wand id_7,
    output tri1 id_8,
    input wand id_9,
    input wire id_10,
    input supply0 id_11,
    output wand id_12,
    input tri0 id_13
);
  logic id_15 = -1;
  module_0 modCall_1 (
      id_15,
      id_15,
      id_15
  );
endmodule
