{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1737475499377 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1737475499377 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 21 21:34:59 2025 " "Processing started: Tue Jan 21 21:34:59 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1737475499377 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737475499377 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top_module -c top_module " "Command: quartus_map --read_settings_files=on --write_settings_files=off top_module -c top_module" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737475499377 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1737475499655 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1737475499655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_module.bdf 1 1 " "Found 1 design units, including 1 entities, in source file top_module.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 top_module " "Found entity 1: top_module" {  } { { "top_module.bdf" "" { Schematic "C:/Users/Leeladithya Sagar/Desktop/eb_1102_task4/top_module.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737475506606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737475506606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "turn_direction_logic.v 1 1 " "Found 1 design units, including 1 entities, in source file turn_direction_logic.v" { { "Info" "ISGN_ENTITY_NAME" "1 turn_direction_logic " "Found entity 1: turn_direction_logic" {  } { { "turn_direction_logic.v" "" { Text "C:/Users/Leeladithya Sagar/Desktop/eb_1102_task4/turn_direction_logic.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737475506619 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737475506619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "frequency_scaling.v 1 1 " "Found 1 design units, including 1 entities, in source file frequency_scaling.v" { { "Info" "ISGN_ENTITY_NAME" "1 frequency_scaling " "Found entity 1: frequency_scaling" {  } { { "frequency_scaling.v" "" { Text "C:/Users/Leeladithya Sagar/Desktop/eb_1102_task4/frequency_scaling.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737475506622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737475506622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file adc_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 ADC_Controller " "Found entity 1: ADC_Controller" {  } { { "ADC_Controller.v" "" { Text "C:/Users/Leeladithya Sagar/Desktop/eb_1102_task4/ADC_Controller.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737475506623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737475506623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "black_line_following.v 1 1 " "Found 1 design units, including 1 entities, in source file black_line_following.v" { { "Info" "ISGN_ENTITY_NAME" "1 black_line_following " "Found entity 1: black_line_following" {  } { { "black_line_following.v" "" { Text "C:/Users/Leeladithya Sagar/Desktop/eb_1102_task4/black_line_following.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737475506625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737475506625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pwm_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file pwm_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 pwm_generator " "Found entity 1: pwm_generator" {  } { { "pwm_generator.v" "" { Text "C:/Users/Leeladithya Sagar/Desktop/eb_1102_task4/pwm_generator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737475506627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737475506627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "color_sensor.v 1 1 " "Found 1 design units, including 1 entities, in source file color_sensor.v" { { "Info" "ISGN_ENTITY_NAME" "1 color_sensor " "Found entity 1: color_sensor" {  } { { "color_sensor.v" "" { Text "C:/Users/Leeladithya Sagar/Desktop/eb_1102_task4/color_sensor.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737475506628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737475506628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led_logic.v 1 1 " "Found 1 design units, including 1 entities, in source file led_logic.v" { { "Info" "ISGN_ENTITY_NAME" "1 led_logic " "Found entity 1: led_logic" {  } { { "led_logic.v" "" { Text "C:/Users/Leeladithya Sagar/Desktop/eb_1102_task4/led_logic.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737475506630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737475506630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "start_detector.v 1 1 " "Found 1 design units, including 1 entities, in source file start_detector.v" { { "Info" "ISGN_ENTITY_NAME" "1 start_detector " "Found entity 1: start_detector" {  } { { "start_detector.v" "" { Text "C:/Users/Leeladithya Sagar/Desktop/eb_1102_task4/start_detector.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737475506631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737475506631 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "uart_rx.v(67) " "Verilog HDL information at uart_rx.v(67): always construct contains both blocking and non-blocking assignments" {  } { { "uart_rx.v" "" { Text "C:/Users/Leeladithya Sagar/Desktop/eb_1102_task4/uart_rx.v" 67 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1737475506633 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "PARITY parity uart_rx.v(48) " "Verilog HDL Declaration information at uart_rx.v(48): object \"PARITY\" differs only in case from object \"parity\" in the same scope" {  } { { "uart_rx.v" "" { Text "C:/Users/Leeladithya Sagar/Desktop/eb_1102_task4/uart_rx.v" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1737475506633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_rx " "Found entity 1: uart_rx" {  } { { "uart_rx.v" "" { Text "C:/Users/Leeladithya Sagar/Desktop/eb_1102_task4/uart_rx.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737475506634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737475506634 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "SLM.v(29) " "Verilog HDL information at SLM.v(29): always construct contains both blocking and non-blocking assignments" {  } { { "output_files/SLM.v" "" { Text "C:/Users/Leeladithya Sagar/Desktop/eb_1102_task4/output_files/SLM.v" 29 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1737475506635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/slm.v 1 1 " "Found 1 design units, including 1 entities, in source file output_files/slm.v" { { "Info" "ISGN_ENTITY_NAME" "1 SLM " "Found entity 1: SLM" {  } { { "output_files/SLM.v" "" { Text "C:/Users/Leeladithya Sagar/Desktop/eb_1102_task4/output_files/SLM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737475506635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737475506635 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "data DATA uart_tx.v(34) " "Verilog HDL Declaration information at uart_tx.v(34): object \"data\" differs only in case from object \"DATA\" in the same scope" {  } { { "output_files/uart_tx.v" "" { Text "C:/Users/Leeladithya Sagar/Desktop/eb_1102_task4/output_files/uart_tx.v" 34 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1737475506637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/uart_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file output_files/uart_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_tx " "Found entity 1: uart_tx" {  } { { "output_files/uart_tx.v" "" { Text "C:/Users/Leeladithya Sagar/Desktop/eb_1102_task4/output_files/uart_tx.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737475506637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737475506637 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_module " "Elaborating entity \"top_module\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1737475506670 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADC_Controller ADC_Controller:inst " "Elaborating entity \"ADC_Controller\" for hierarchy \"ADC_Controller:inst\"" {  } { { "top_module.bdf" "inst" { Schematic "C:/Users/Leeladithya Sagar/Desktop/eb_1102_task4/top_module.bdf" { { 176 728 928 288 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737475506682 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frequency_scaling frequency_scaling:inst7 " "Elaborating entity \"frequency_scaling\" for hierarchy \"frequency_scaling:inst7\"" {  } { { "top_module.bdf" "inst7" { Schematic "C:/Users/Leeladithya Sagar/Desktop/eb_1102_task4/top_module.bdf" { { 192 480 664 272 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737475506709 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "black_line_following black_line_following:inst2 " "Elaborating entity \"black_line_following\" for hierarchy \"black_line_following:inst2\"" {  } { { "top_module.bdf" "inst2" { Schematic "C:/Users/Leeladithya Sagar/Desktop/eb_1102_task4/top_module.bdf" { { 352 1064 1256 528 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737475506713 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "start_detector start_detector:inst4 " "Elaborating entity \"start_detector\" for hierarchy \"start_detector:inst4\"" {  } { { "top_module.bdf" "inst4" { Schematic "C:/Users/Leeladithya Sagar/Desktop/eb_1102_task4/top_module.bdf" { { 448 488 696 592 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737475506719 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "turn_direction_logic turn_direction_logic:inst5 " "Elaborating entity \"turn_direction_logic\" for hierarchy \"turn_direction_logic:inst5\"" {  } { { "top_module.bdf" "inst5" { Schematic "C:/Users/Leeladithya Sagar/Desktop/eb_1102_task4/top_module.bdf" { { 504 776 1016 616 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737475506727 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 turn_direction_logic.v(23) " "Verilog HDL assignment warning at turn_direction_logic.v(23): truncated value with size 32 to match size of target (5)" {  } { { "turn_direction_logic.v" "" { Text "C:/Users/Leeladithya Sagar/Desktop/eb_1102_task4/turn_direction_logic.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1737475506727 "|top_module|turn_direction_logic:inst5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_rx uart_rx:inst3 " "Elaborating entity \"uart_rx\" for hierarchy \"uart_rx:inst3\"" {  } { { "top_module.bdf" "inst3" { Schematic "C:/Users/Leeladithya Sagar/Desktop/eb_1102_task4/top_module.bdf" { { 480 200 384 592 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737475506732 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "parity_calc uart_rx.v(53) " "Verilog HDL or VHDL warning at uart_rx.v(53): object \"parity_calc\" assigned a value but never read" {  } { { "uart_rx.v" "" { Text "C:/Users/Leeladithya Sagar/Desktop/eb_1102_task4/uart_rx.v" 53 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1737475506732 "|top_module|uart_rx:inst3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 uart_rx.v(88) " "Verilog HDL assignment warning at uart_rx.v(88): truncated value with size 32 to match size of target (5)" {  } { { "uart_rx.v" "" { Text "C:/Users/Leeladithya Sagar/Desktop/eb_1102_task4/uart_rx.v" 88 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1737475506732 "|top_module|uart_rx:inst3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 uart_rx.v(100) " "Verilog HDL assignment warning at uart_rx.v(100): truncated value with size 32 to match size of target (3)" {  } { { "uart_rx.v" "" { Text "C:/Users/Leeladithya Sagar/Desktop/eb_1102_task4/uart_rx.v" 100 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1737475506732 "|top_module|uart_rx:inst3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 uart_rx.v(105) " "Verilog HDL assignment warning at uart_rx.v(105): truncated value with size 32 to match size of target (5)" {  } { { "uart_rx.v" "" { Text "C:/Users/Leeladithya Sagar/Desktop/eb_1102_task4/uart_rx.v" 105 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1737475506733 "|top_module|uart_rx:inst3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 uart_rx.v(107) " "Verilog HDL assignment warning at uart_rx.v(107): truncated value with size 32 to match size of target (5)" {  } { { "uart_rx.v" "" { Text "C:/Users/Leeladithya Sagar/Desktop/eb_1102_task4/uart_rx.v" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1737475506733 "|top_module|uart_rx:inst3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 uart_rx.v(125) " "Verilog HDL assignment warning at uart_rx.v(125): truncated value with size 32 to match size of target (5)" {  } { { "uart_rx.v" "" { Text "C:/Users/Leeladithya Sagar/Desktop/eb_1102_task4/uart_rx.v" 125 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1737475506733 "|top_module|uart_rx:inst3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 uart_rx.v(127) " "Verilog HDL assignment warning at uart_rx.v(127): truncated value with size 32 to match size of target (5)" {  } { { "uart_rx.v" "" { Text "C:/Users/Leeladithya Sagar/Desktop/eb_1102_task4/uart_rx.v" 127 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1737475506733 "|top_module|uart_rx:inst3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 uart_rx.v(141) " "Verilog HDL assignment warning at uart_rx.v(141): truncated value with size 32 to match size of target (5)" {  } { { "uart_rx.v" "" { Text "C:/Users/Leeladithya Sagar/Desktop/eb_1102_task4/uart_rx.v" 141 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1737475506733 "|top_module|uart_rx:inst3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pwm_generator pwm_generator:inst10 " "Elaborating entity \"pwm_generator\" for hierarchy \"pwm_generator:inst10\"" {  } { { "top_module.bdf" "inst10" { Schematic "C:/Users/Leeladithya Sagar/Desktop/eb_1102_task4/top_module.bdf" { { 688 688 872 800 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737475506740 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 pwm_generator.v(23) " "Verilog HDL assignment warning at pwm_generator.v(23): truncated value with size 32 to match size of target (5)" {  } { { "pwm_generator.v" "" { Text "C:/Users/Leeladithya Sagar/Desktop/eb_1102_task4/pwm_generator.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1737475506741 "|top_module|pwm_generator:inst10"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 pwm_generator.v(34) " "Verilog HDL assignment warning at pwm_generator.v(34): truncated value with size 32 to match size of target (11)" {  } { { "pwm_generator.v" "" { Text "C:/Users/Leeladithya Sagar/Desktop/eb_1102_task4/pwm_generator.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1737475506741 "|top_module|pwm_generator:inst10"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 pwm_generator.v(40) " "Verilog HDL assignment warning at pwm_generator.v(40): truncated value with size 32 to match size of target (11)" {  } { { "pwm_generator.v" "" { Text "C:/Users/Leeladithya Sagar/Desktop/eb_1102_task4/pwm_generator.v" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1737475506741 "|top_module|pwm_generator:inst10"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_tx uart_tx:inst1 " "Elaborating entity \"uart_tx\" for hierarchy \"uart_tx:inst1\"" {  } { { "top_module.bdf" "inst1" { Schematic "C:/Users/Leeladithya Sagar/Desktop/eb_1102_task4/top_module.bdf" { { 664 200 368 776 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737475506747 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 uart_tx.v(86) " "Verilog HDL assignment warning at uart_tx.v(86): truncated value with size 32 to match size of target (5)" {  } { { "output_files/uart_tx.v" "" { Text "C:/Users/Leeladithya Sagar/Desktop/eb_1102_task4/output_files/uart_tx.v" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1737475506747 "|top_module|uart_tx:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 uart_tx.v(94) " "Verilog HDL assignment warning at uart_tx.v(94): truncated value with size 32 to match size of target (4)" {  } { { "output_files/uart_tx.v" "" { Text "C:/Users/Leeladithya Sagar/Desktop/eb_1102_task4/output_files/uart_tx.v" 94 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1737475506748 "|top_module|uart_tx:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 uart_tx.v(98) " "Verilog HDL assignment warning at uart_tx.v(98): truncated value with size 32 to match size of target (5)" {  } { { "output_files/uart_tx.v" "" { Text "C:/Users/Leeladithya Sagar/Desktop/eb_1102_task4/output_files/uart_tx.v" 98 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1737475506748 "|top_module|uart_tx:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 uart_tx.v(107) " "Verilog HDL assignment warning at uart_tx.v(107): truncated value with size 32 to match size of target (5)" {  } { { "output_files/uart_tx.v" "" { Text "C:/Users/Leeladithya Sagar/Desktop/eb_1102_task4/output_files/uart_tx.v" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1737475506748 "|top_module|uart_tx:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 uart_tx.v(117) " "Verilog HDL assignment warning at uart_tx.v(117): truncated value with size 32 to match size of target (5)" {  } { { "output_files/uart_tx.v" "" { Text "C:/Users/Leeladithya Sagar/Desktop/eb_1102_task4/output_files/uart_tx.v" 117 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1737475506748 "|top_module|uart_tx:inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SLM SLM:inst9 " "Elaborating entity \"SLM\" for hierarchy \"SLM:inst9\"" {  } { { "top_module.bdf" "inst9" { Schematic "C:/Users/Leeladithya Sagar/Desktop/eb_1102_task4/top_module.bdf" { { 680 -8 184 792 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737475506754 ""}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "message SLM.v(15) " "Verilog HDL warning at SLM.v(15): initial value for variable message should be constant" {  } { { "output_files/SLM.v" "" { Text "C:/Users/Leeladithya Sagar/Desktop/eb_1102_task4/output_files/SLM.v" 15 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Analysis & Synthesis" 0 -1 1737475506755 "|top_module|SLM:inst9"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 SLM.v(91) " "Verilog HDL assignment warning at SLM.v(91): truncated value with size 32 to match size of target (2)" {  } { { "output_files/SLM.v" "" { Text "C:/Users/Leeladithya Sagar/Desktop/eb_1102_task4/output_files/SLM.v" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1737475506756 "|top_module|SLM:inst9"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 SLM.v(112) " "Verilog HDL assignment warning at SLM.v(112): truncated value with size 32 to match size of target (4)" {  } { { "output_files/SLM.v" "" { Text "C:/Users/Leeladithya Sagar/Desktop/eb_1102_task4/output_files/SLM.v" 112 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1737475506756 "|top_module|SLM:inst9"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "message\[14..15\] 0 SLM.v(12) " "Net \"message\[14..15\]\" at SLM.v(12) has no driver or initial value, using a default initial value '0'" {  } { { "output_files/SLM.v" "" { Text "C:/Users/Leeladithya Sagar/Desktop/eb_1102_task4/output_files/SLM.v" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1737475506757 "|top_module|SLM:inst9"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "color_sensor color_sensor:inst6 " "Elaborating entity \"color_sensor\" for hierarchy \"color_sensor:inst6\"" {  } { { "top_module.bdf" "inst6" { Schematic "C:/Users/Leeladithya Sagar/Desktop/eb_1102_task4/top_module.bdf" { { 736 1128 1304 816 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737475506768 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 color_sensor.v(84) " "Verilog HDL assignment warning at color_sensor.v(84): truncated value with size 32 to match size of target (14)" {  } { { "color_sensor.v" "" { Text "C:/Users/Leeladithya Sagar/Desktop/eb_1102_task4/color_sensor.v" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1737475506769 "|top_module|color_sensor:inst6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 color_sensor.v(90) " "Verilog HDL assignment warning at color_sensor.v(90): truncated value with size 32 to match size of target (16)" {  } { { "color_sensor.v" "" { Text "C:/Users/Leeladithya Sagar/Desktop/eb_1102_task4/color_sensor.v" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1737475506769 "|top_module|color_sensor:inst6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 color_sensor.v(91) " "Verilog HDL assignment warning at color_sensor.v(91): truncated value with size 32 to match size of target (16)" {  } { { "color_sensor.v" "" { Text "C:/Users/Leeladithya Sagar/Desktop/eb_1102_task4/color_sensor.v" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1737475506769 "|top_module|color_sensor:inst6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 color_sensor.v(92) " "Verilog HDL assignment warning at color_sensor.v(92): truncated value with size 32 to match size of target (16)" {  } { { "color_sensor.v" "" { Text "C:/Users/Leeladithya Sagar/Desktop/eb_1102_task4/color_sensor.v" 92 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1737475506769 "|top_module|color_sensor:inst6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "led_logic led_logic:inst8 " "Elaborating entity \"led_logic\" for hierarchy \"led_logic:inst8\"" {  } { { "top_module.bdf" "inst8" { Schematic "C:/Users/Leeladithya Sagar/Desktop/eb_1102_task4/top_module.bdf" { { 720 1496 1688 832 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737475506776 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 led_logic.v(93) " "Verilog HDL assignment warning at led_logic.v(93): truncated value with size 32 to match size of target (20)" {  } { { "led_logic.v" "" { Text "C:/Users/Leeladithya Sagar/Desktop/eb_1102_task4/led_logic.v" 93 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1737475506777 "|top_module|led_logic:inst8"}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated Signal Tap or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated Signal Tap or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737475508773 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1737475508913 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2025.01.21.21:35:11 Progress: Loading sldb1756b2f/alt_sld_fab_wrapper_hw.tcl " "2025.01.21.21:35:11 Progress: Loading sldb1756b2f/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737475511804 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737475514024 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737475514108 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737475517065 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737475517190 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737475517310 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737475517445 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737475517451 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737475517452 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1737475518164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldb1756b2f/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldb1756b2f/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sldb1756b2f/alt_sld_fab.v" "" { Text "C:/Users/Leeladithya Sagar/Desktop/eb_1102_task4/db/ip/sldb1756b2f/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737475518394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737475518394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldb1756b2f/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldb1756b2f/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sldb1756b2f/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/Leeladithya Sagar/Desktop/eb_1102_task4/db/ip/sldb1756b2f/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737475518481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737475518481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldb1756b2f/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldb1756b2f/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sldb1756b2f/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/Leeladithya Sagar/Desktop/eb_1102_task4/db/ip/sldb1756b2f/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737475518483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737475518483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldb1756b2f/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldb1756b2f/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sldb1756b2f/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/Leeladithya Sagar/Desktop/eb_1102_task4/db/ip/sldb1756b2f/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737475518575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737475518575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldb1756b2f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sldb1756b2f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sldb1756b2f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/Leeladithya Sagar/Desktop/eb_1102_task4/db/ip/sldb1756b2f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737475518663 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sldb1756b2f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/Leeladithya Sagar/Desktop/eb_1102_task4/db/ip/sldb1756b2f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737475518663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737475518663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldb1756b2f/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldb1756b2f/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sldb1756b2f/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/Leeladithya Sagar/Desktop/eb_1102_task4/db/ip/sldb1756b2f/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737475518733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737475518733 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737475520487 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "7 " "7 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1737475521025 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Leeladithya Sagar/Desktop/eb_1102_task4/output_files/top_module.map.smsg " "Generated suppressed messages file C:/Users/Leeladithya Sagar/Desktop/eb_1102_task4/output_files/top_module.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737475521278 ""}
{ "Critical Warning" "WAMERGE_SLD_INSTANCE_WITH_INVALID_CONNECTIONS" "auto_signaltap_0 68 104 0 0 36 " "Partially connected in-system debug instance \"auto_signaltap_0\" to 68 of its 104 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 36 missing sources or connections." {  } {  } 1 35025 "Partially connected in-system debug instance \"%1!s!\" to %2!d! of its %3!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were %4!d! illegal, %5!d! inaccessible, and %6!d! missing sources or connections." 0 0 "Analysis & Synthesis" 0 -1 1737475522226 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1737475522247 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737475522247 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1610 " "Implemented 1610 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1737475522385 ""} { "Info" "ICUT_CUT_TM_OPINS" "22 " "Implemented 22 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1737475522385 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1579 " "Implemented 1579 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1737475522385 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1737475522385 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 28 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 28 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4817 " "Peak virtual memory: 4817 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1737475522401 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan 21 21:35:22 2025 " "Processing ended: Tue Jan 21 21:35:22 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1737475522401 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:23 " "Elapsed time: 00:00:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1737475522401 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:40 " "Total CPU time (on all processors): 00:00:40" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1737475522401 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1737475522401 ""}
