// Seed: 3447946429
`timescale 1ps / 1 ps
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output id_5;
  input id_4;
  inout id_3;
  input id_2;
  inout id_1;
  logic id_5;
  logic id_6, id_7, id_8, id_9, id_10, id_11, id_12, id_13;
  logic id_14;
  logic id_15;
  type_20 id_16 (
      .id_0(SystemTFIdentifier(id_6)),
      .id_1(id_11),
      .id_2(id_6),
      .id_3(-id_6),
      .id_4(id_12),
      .id_5(),
      .id_6(id_13),
      .id_7(),
      .id_8(id_14)
  );
  assign id_11 = id_3;
endmodule
