{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1679792361873 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition " "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1679792361874 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 25 19:59:21 2023 " "Processing started: Sat Mar 25 19:59:21 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1679792361874 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679792361874 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off IntegratorNeuron -c IntegratorNeuron " "Command: quartus_map --read_settings_files=on --write_settings_files=off IntegratorNeuron -c IntegratorNeuron" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679792361874 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1679792362061 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1679792362061 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\":\";  expecting \"endgenerate\" IntegratorNeuron.sv(22) " "Verilog HDL syntax error at IntegratorNeuron.sv(22) near text: \":\";  expecting \"endgenerate\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "IntegratorNeuron.sv" "" { Text "/home/colin/Projects/EEE425/Quartus/IntegratorNeuron.sv" 22 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1679792367647 ""}
{ "Error" "EVRFX_VERI_2080_UNCONVERTED" "B IntegratorNeuron.sv(24) " "Verilog HDL error at IntegratorNeuron.sv(24): object B declared in a list of port declarations cannot be redeclared within the module body" {  } { { "IntegratorNeuron.sv" "" { Text "/home/colin/Projects/EEE425/Quartus/IntegratorNeuron.sv" 24 0 0 } }  } 0 10759 "Verilog HDL error at %2!s!: object %1!s! declared in a list of port declarations cannot be redeclared within the module body" 0 0 "Analysis & Synthesis" 0 -1 1679792367647 ""}
{ "Error" "EVRFX_VERI_2080_UNCONVERTED" "C IntegratorNeuron.sv(24) " "Verilog HDL error at IntegratorNeuron.sv(24): object C declared in a list of port declarations cannot be redeclared within the module body" {  } { { "IntegratorNeuron.sv" "" { Text "/home/colin/Projects/EEE425/Quartus/IntegratorNeuron.sv" 24 0 0 } }  } 0 10759 "Verilog HDL error at %2!s!: object %1!s! declared in a list of port declarations cannot be redeclared within the module body" 0 0 "Analysis & Synthesis" 0 -1 1679792367647 ""}
{ "Error" "EVRFX_VERI_2080_UNCONVERTED" "S IntegratorNeuron.sv(24) " "Verilog HDL error at IntegratorNeuron.sv(24): object S declared in a list of port declarations cannot be redeclared within the module body" {  } { { "IntegratorNeuron.sv" "" { Text "/home/colin/Projects/EEE425/Quartus/IntegratorNeuron.sv" 24 0 0 } }  } 0 10759 "Verilog HDL error at %2!s!: object %1!s! declared in a list of port declarations cannot be redeclared within the module body" 0 0 "Analysis & Synthesis" 0 -1 1679792367647 ""}
{ "Error" "EVRFX_VERI_2080_UNCONVERTED" "Cout IntegratorNeuron.sv(24) " "Verilog HDL error at IntegratorNeuron.sv(24): object Cout declared in a list of port declarations cannot be redeclared within the module body" {  } { { "IntegratorNeuron.sv" "" { Text "/home/colin/Projects/EEE425/Quartus/IntegratorNeuron.sv" 24 0 0 } }  } 0 10759 "Verilog HDL error at %2!s!: object %1!s! declared in a list of port declarations cannot be redeclared within the module body" 0 0 "Analysis & Synthesis" 0 -1 1679792367647 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\")\";  expecting \";\" IntegratorNeuron.sv(24) " "Verilog HDL syntax error at IntegratorNeuron.sv(24) near text: \")\";  expecting \";\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "IntegratorNeuron.sv" "" { Text "/home/colin/Projects/EEE425/Quartus/IntegratorNeuron.sv" 24 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1679792367647 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "CSA IntegratorNeuron.sv(15) " "Ignored design unit \"CSA\" at IntegratorNeuron.sv(15) due to previous errors" {  } { { "IntegratorNeuron.sv" "" { Text "/home/colin/Projects/EEE425/Quartus/IntegratorNeuron.sv" 15 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1679792367647 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\":\";  expecting \"endgenerate\" IntegratorNeuron.sv(39) " "Verilog HDL syntax error at IntegratorNeuron.sv(39) near text: \":\";  expecting \"endgenerate\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "IntegratorNeuron.sv" "" { Text "/home/colin/Projects/EEE425/Quartus/IntegratorNeuron.sv" 39 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1679792367647 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"end\";  expecting \"endgenerate\" IntegratorNeuron.sv(52) " "Verilog HDL syntax error at IntegratorNeuron.sv(52) near text: \"end\";  expecting \"endgenerate\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "IntegratorNeuron.sv" "" { Text "/home/colin/Projects/EEE425/Quartus/IntegratorNeuron.sv" 52 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1679792367647 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "CPA IntegratorNeuron.sv(30) " "Ignored design unit \"CPA\" at IntegratorNeuron.sv(30) due to previous errors" {  } { { "IntegratorNeuron.sv" "" { Text "/home/colin/Projects/EEE425/Quartus/IntegratorNeuron.sv" 30 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1679792367647 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "IntegratorNeuron.sv(66) " "Verilog HDL information at IntegratorNeuron.sv(66): always construct contains both blocking and non-blocking assignments" {  } { { "IntegratorNeuron.sv" "" { Text "/home/colin/Projects/EEE425/Quartus/IntegratorNeuron.sv" 66 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1679792367647 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "DREG IntegratorNeuron.sv(60) " "Ignored design unit \"DREG\" at IntegratorNeuron.sv(60) due to previous errors" {  } { { "IntegratorNeuron.sv" "" { Text "/home/colin/Projects/EEE425/Quartus/IntegratorNeuron.sv" 60 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1679792367647 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "IntegratorNeuron IntegratorNeuron.sv(74) " "Ignored design unit \"IntegratorNeuron\" at IntegratorNeuron.sv(74) due to previous errors" {  } { { "IntegratorNeuron.sv" "" { Text "/home/colin/Projects/EEE425/Quartus/IntegratorNeuron.sv" 74 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1679792367647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IntegratorNeuron.sv 0 0 " "Found 0 design units, including 0 entities, in source file IntegratorNeuron.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679792367648 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 12 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 12 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "409 " "Peak virtual memory: 409 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1679792367676 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Mar 25 19:59:27 2023 " "Processing ended: Sat Mar 25 19:59:27 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1679792367676 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1679792367676 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1679792367676 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1679792367676 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 14 s 1  " "Quartus Prime Full Compilation was unsuccessful. 14 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1679792368283 ""}
