
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.10+12 (git sha1 72fac04, gcc 7.4.0-1ubuntu1~16.04~ppa1 -fPIC -Os)


-- Executing script file `out.ys' --

1. Executing Verilog-2005 frontend: /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_td_fused_tdf1_fmaps.v
Parsing SystemVerilog input from `/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_td_fused_tdf1_fmaps.v' to AST representation.
Generating RTLIL representation for module `\td_fused_top_td_fused_tdf1_fmaps'.
Generating RTLIL representation for module `\td_fused_top_td_fused_tdf1_fmaps_memcore'.
Generating RTLIL representation for module `\td_fused_top_td_fused_tdf1_fmaps_memcore_ram'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Finding top of design hierarchy..
root of   0 design levels: td_fused_top_td_fused_tdf1_fmaps_memcore_ram
root of   1 design levels: td_fused_top_td_fused_tdf1_fmaps_memcore
root of   2 design levels: td_fused_top_td_fused_tdf1_fmaps
Automatically selected td_fused_top_td_fused_tdf1_fmaps as design top module.

2.2. Analyzing design hierarchy..
Top module:  \td_fused_top_td_fused_tdf1_fmaps
Used module:     \td_fused_top_td_fused_tdf1_fmaps_memcore
Used module:         \td_fused_top_td_fused_tdf1_fmaps_memcore_ram

2.3. Analyzing design hierarchy..
Top module:  \td_fused_top_td_fused_tdf1_fmaps
Used module:     \td_fused_top_td_fused_tdf1_fmaps_memcore
Used module:         \td_fused_top_td_fused_tdf1_fmaps_memcore_ram
Removed 0 unused modules.

3. Executing PROC pass (convert processes to netlists).

3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_td_fused_tdf1_fmaps.v:288$119 in module td_fused_top_td_fused_tdf1_fmaps_memcore_ram.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_td_fused_tdf1_fmaps.v:210$94 in module td_fused_top_td_fused_tdf1_fmaps.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_td_fused_tdf1_fmaps.v:200$86 in module td_fused_top_td_fused_tdf1_fmaps.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_td_fused_tdf1_fmaps.v:190$78 in module td_fused_top_td_fused_tdf1_fmaps.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_td_fused_tdf1_fmaps.v:177$71 in module td_fused_top_td_fused_tdf1_fmaps.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_td_fused_tdf1_fmaps.v:168$69 in module td_fused_top_td_fused_tdf1_fmaps.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_td_fused_tdf1_fmaps.v:159$67 in module td_fused_top_td_fused_tdf1_fmaps.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_td_fused_tdf1_fmaps.v:147$63 in module td_fused_top_td_fused_tdf1_fmaps.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_td_fused_tdf1_fmaps.v:135$59 in module td_fused_top_td_fused_tdf1_fmaps.
Removed a total of 0 dead cases.

3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 2 redundant assignments.
Promoted 14 assignments to connections.

3.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `\td_fused_top_td_fused_tdf1_fmaps.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_td_fused_tdf1_fmaps.v:62$115'.
  Set init value: \empty_n = 1'0
Found init rule in `\td_fused_top_td_fused_tdf1_fmaps.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_td_fused_tdf1_fmaps.v:61$114'.
  Set init value: \full_n = 1'1
Found init rule in `\td_fused_top_td_fused_tdf1_fmaps.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_td_fused_tdf1_fmaps.v:60$113'.
  Set init value: \count = 2'00
Found init rule in `\td_fused_top_td_fused_tdf1_fmaps.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_td_fused_tdf1_fmaps.v:57$110'.
  Set init value: \reg_valid0 = 1'0
Found init rule in `\td_fused_top_td_fused_tdf1_fmaps.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_td_fused_tdf1_fmaps.v:56$109'.
  Set init value: \reg_q0 = 64'0000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\td_fused_top_td_fused_tdf1_fmaps.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_td_fused_tdf1_fmaps.v:55$108'.
  Set init value: \prev_tptr = 1'0
Found init rule in `\td_fused_top_td_fused_tdf1_fmaps.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_td_fused_tdf1_fmaps.v:54$107'.
  Set init value: \prev_iptr = 1'0
Found init rule in `\td_fused_top_td_fused_tdf1_fmaps.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_td_fused_tdf1_fmaps.v:53$106'.
  Set init value: \tptr = 1'0
Found init rule in `\td_fused_top_td_fused_tdf1_fmaps.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_td_fused_tdf1_fmaps.v:52$105'.
  Set init value: \iptr = 1'0

3.5. Executing PROC_ARST pass (detect async resets in processes).

3.6. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\td_fused_top_td_fused_tdf1_fmaps_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_td_fused_tdf1_fmaps.v:288$119'.
     1/6: $2$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_td_fused_tdf1_fmaps.v:292$116_EN[63:0]$128
     2/6: $2$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_td_fused_tdf1_fmaps.v:292$116_DATA[63:0]$127
     3/6: $2$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_td_fused_tdf1_fmaps.v:292$116_ADDR[15:0]$126
     4/6: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_td_fused_tdf1_fmaps.v:292$116_EN[63:0]$125
     5/6: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_td_fused_tdf1_fmaps.v:292$116_DATA[63:0]$124
     6/6: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_td_fused_tdf1_fmaps.v:292$116_ADDR[15:0]$123
Creating decoders for process `\td_fused_top_td_fused_tdf1_fmaps_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_td_fused_tdf1_fmaps.v:280$117'.
     1/1: $0\q0[63:0]
Creating decoders for process `\td_fused_top_td_fused_tdf1_fmaps.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_td_fused_tdf1_fmaps.v:62$115'.
Creating decoders for process `\td_fused_top_td_fused_tdf1_fmaps.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_td_fused_tdf1_fmaps.v:61$114'.
Creating decoders for process `\td_fused_top_td_fused_tdf1_fmaps.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_td_fused_tdf1_fmaps.v:60$113'.
Creating decoders for process `\td_fused_top_td_fused_tdf1_fmaps.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_td_fused_tdf1_fmaps.v:59$112'.
Creating decoders for process `\td_fused_top_td_fused_tdf1_fmaps.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_td_fused_tdf1_fmaps.v:58$111'.
Creating decoders for process `\td_fused_top_td_fused_tdf1_fmaps.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_td_fused_tdf1_fmaps.v:57$110'.
Creating decoders for process `\td_fused_top_td_fused_tdf1_fmaps.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_td_fused_tdf1_fmaps.v:56$109'.
Creating decoders for process `\td_fused_top_td_fused_tdf1_fmaps.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_td_fused_tdf1_fmaps.v:55$108'.
Creating decoders for process `\td_fused_top_td_fused_tdf1_fmaps.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_td_fused_tdf1_fmaps.v:54$107'.
Creating decoders for process `\td_fused_top_td_fused_tdf1_fmaps.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_td_fused_tdf1_fmaps.v:53$106'.
Creating decoders for process `\td_fused_top_td_fused_tdf1_fmaps.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_td_fused_tdf1_fmaps.v:52$105'.
Creating decoders for process `\td_fused_top_td_fused_tdf1_fmaps.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_td_fused_tdf1_fmaps.v:210$94'.
     1/1: $0\empty_n[0:0]
Creating decoders for process `\td_fused_top_td_fused_tdf1_fmaps.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_td_fused_tdf1_fmaps.v:200$86'.
     1/1: $0\full_n[0:0]
Creating decoders for process `\td_fused_top_td_fused_tdf1_fmaps.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_td_fused_tdf1_fmaps.v:190$78'.
     1/1: $0\count[1:0]
Creating decoders for process `\td_fused_top_td_fused_tdf1_fmaps.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_td_fused_tdf1_fmaps.v:177$71'.
     1/2: $0\reg_valid0[0:0]
     2/2: $0\reg_q0[63:0]
Creating decoders for process `\td_fused_top_td_fused_tdf1_fmaps.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_td_fused_tdf1_fmaps.v:168$69'.
     1/1: $0\prev_tptr[0:0]
Creating decoders for process `\td_fused_top_td_fused_tdf1_fmaps.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_td_fused_tdf1_fmaps.v:159$67'.
     1/1: $0\prev_iptr[0:0]
Creating decoders for process `\td_fused_top_td_fused_tdf1_fmaps.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_td_fused_tdf1_fmaps.v:147$63'.
     1/1: $0\tptr[0:0]
Creating decoders for process `\td_fused_top_td_fused_tdf1_fmaps.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_td_fused_tdf1_fmaps.v:135$59'.
     1/1: $0\iptr[0:0]

3.7. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\td_fused_top_td_fused_tdf1_fmaps.\reg_valid1' from process `\td_fused_top_td_fused_tdf1_fmaps.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_td_fused_tdf1_fmaps.v:59$112'.
No latch inferred for signal `\td_fused_top_td_fused_tdf1_fmaps.\reg_q1' from process `\td_fused_top_td_fused_tdf1_fmaps.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_td_fused_tdf1_fmaps.v:58$111'.

3.8. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\td_fused_top_td_fused_tdf1_fmaps_memcore_ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_td_fused_tdf1_fmaps.v:292$116_ADDR' using process `\td_fused_top_td_fused_tdf1_fmaps_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_td_fused_tdf1_fmaps.v:288$119'.
  created $dff cell `$procdff$218' with positive edge clock.
Creating register for signal `\td_fused_top_td_fused_tdf1_fmaps_memcore_ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_td_fused_tdf1_fmaps.v:292$116_DATA' using process `\td_fused_top_td_fused_tdf1_fmaps_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_td_fused_tdf1_fmaps.v:288$119'.
  created $dff cell `$procdff$219' with positive edge clock.
Creating register for signal `\td_fused_top_td_fused_tdf1_fmaps_memcore_ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_td_fused_tdf1_fmaps.v:292$116_EN' using process `\td_fused_top_td_fused_tdf1_fmaps_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_td_fused_tdf1_fmaps.v:288$119'.
  created $dff cell `$procdff$220' with positive edge clock.
Creating register for signal `\td_fused_top_td_fused_tdf1_fmaps_memcore_ram.\q0' using process `\td_fused_top_td_fused_tdf1_fmaps_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_td_fused_tdf1_fmaps.v:280$117'.
  created $dff cell `$procdff$221' with positive edge clock.
Creating register for signal `\td_fused_top_td_fused_tdf1_fmaps.\empty_n' using process `\td_fused_top_td_fused_tdf1_fmaps.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_td_fused_tdf1_fmaps.v:210$94'.
  created $dff cell `$procdff$222' with positive edge clock.
Creating register for signal `\td_fused_top_td_fused_tdf1_fmaps.\full_n' using process `\td_fused_top_td_fused_tdf1_fmaps.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_td_fused_tdf1_fmaps.v:200$86'.
  created $dff cell `$procdff$223' with positive edge clock.
Creating register for signal `\td_fused_top_td_fused_tdf1_fmaps.\count' using process `\td_fused_top_td_fused_tdf1_fmaps.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_td_fused_tdf1_fmaps.v:190$78'.
  created $dff cell `$procdff$224' with positive edge clock.
Creating register for signal `\td_fused_top_td_fused_tdf1_fmaps.\reg_q0' using process `\td_fused_top_td_fused_tdf1_fmaps.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_td_fused_tdf1_fmaps.v:177$71'.
  created $dff cell `$procdff$225' with positive edge clock.
Creating register for signal `\td_fused_top_td_fused_tdf1_fmaps.\reg_valid0' using process `\td_fused_top_td_fused_tdf1_fmaps.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_td_fused_tdf1_fmaps.v:177$71'.
  created $dff cell `$procdff$226' with positive edge clock.
Creating register for signal `\td_fused_top_td_fused_tdf1_fmaps.\prev_tptr' using process `\td_fused_top_td_fused_tdf1_fmaps.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_td_fused_tdf1_fmaps.v:168$69'.
  created $dff cell `$procdff$227' with positive edge clock.
Creating register for signal `\td_fused_top_td_fused_tdf1_fmaps.\prev_iptr' using process `\td_fused_top_td_fused_tdf1_fmaps.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_td_fused_tdf1_fmaps.v:159$67'.
  created $dff cell `$procdff$228' with positive edge clock.
Creating register for signal `\td_fused_top_td_fused_tdf1_fmaps.\tptr' using process `\td_fused_top_td_fused_tdf1_fmaps.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_td_fused_tdf1_fmaps.v:147$63'.
  created $dff cell `$procdff$229' with positive edge clock.
Creating register for signal `\td_fused_top_td_fused_tdf1_fmaps.\iptr' using process `\td_fused_top_td_fused_tdf1_fmaps.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_td_fused_tdf1_fmaps.v:135$59'.
  created $dff cell `$procdff$230' with positive edge clock.

3.9. Executing PROC_MEMWR pass (convert process memory writes to cells).

3.10. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 2 empty switches in `\td_fused_top_td_fused_tdf1_fmaps_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_td_fused_tdf1_fmaps.v:288$119'.
Removing empty process `td_fused_top_td_fused_tdf1_fmaps_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_td_fused_tdf1_fmaps.v:288$119'.
Found and cleaned up 1 empty switch in `\td_fused_top_td_fused_tdf1_fmaps_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_td_fused_tdf1_fmaps.v:280$117'.
Removing empty process `td_fused_top_td_fused_tdf1_fmaps_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_td_fused_tdf1_fmaps.v:280$117'.
Removing empty process `td_fused_top_td_fused_tdf1_fmaps.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_td_fused_tdf1_fmaps.v:62$115'.
Removing empty process `td_fused_top_td_fused_tdf1_fmaps.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_td_fused_tdf1_fmaps.v:61$114'.
Removing empty process `td_fused_top_td_fused_tdf1_fmaps.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_td_fused_tdf1_fmaps.v:60$113'.
Removing empty process `td_fused_top_td_fused_tdf1_fmaps.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_td_fused_tdf1_fmaps.v:59$112'.
Removing empty process `td_fused_top_td_fused_tdf1_fmaps.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_td_fused_tdf1_fmaps.v:58$111'.
Removing empty process `td_fused_top_td_fused_tdf1_fmaps.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_td_fused_tdf1_fmaps.v:57$110'.
Removing empty process `td_fused_top_td_fused_tdf1_fmaps.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_td_fused_tdf1_fmaps.v:56$109'.
Removing empty process `td_fused_top_td_fused_tdf1_fmaps.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_td_fused_tdf1_fmaps.v:55$108'.
Removing empty process `td_fused_top_td_fused_tdf1_fmaps.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_td_fused_tdf1_fmaps.v:54$107'.
Removing empty process `td_fused_top_td_fused_tdf1_fmaps.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_td_fused_tdf1_fmaps.v:53$106'.
Removing empty process `td_fused_top_td_fused_tdf1_fmaps.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_td_fused_tdf1_fmaps.v:52$105'.
Found and cleaned up 3 empty switches in `\td_fused_top_td_fused_tdf1_fmaps.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_td_fused_tdf1_fmaps.v:210$94'.
Removing empty process `td_fused_top_td_fused_tdf1_fmaps.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_td_fused_tdf1_fmaps.v:210$94'.
Found and cleaned up 3 empty switches in `\td_fused_top_td_fused_tdf1_fmaps.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_td_fused_tdf1_fmaps.v:200$86'.
Removing empty process `td_fused_top_td_fused_tdf1_fmaps.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_td_fused_tdf1_fmaps.v:200$86'.
Found and cleaned up 3 empty switches in `\td_fused_top_td_fused_tdf1_fmaps.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_td_fused_tdf1_fmaps.v:190$78'.
Removing empty process `td_fused_top_td_fused_tdf1_fmaps.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_td_fused_tdf1_fmaps.v:190$78'.
Found and cleaned up 3 empty switches in `\td_fused_top_td_fused_tdf1_fmaps.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_td_fused_tdf1_fmaps.v:177$71'.
Removing empty process `td_fused_top_td_fused_tdf1_fmaps.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_td_fused_tdf1_fmaps.v:177$71'.
Found and cleaned up 1 empty switch in `\td_fused_top_td_fused_tdf1_fmaps.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_td_fused_tdf1_fmaps.v:168$69'.
Removing empty process `td_fused_top_td_fused_tdf1_fmaps.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_td_fused_tdf1_fmaps.v:168$69'.
Found and cleaned up 1 empty switch in `\td_fused_top_td_fused_tdf1_fmaps.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_td_fused_tdf1_fmaps.v:159$67'.
Removing empty process `td_fused_top_td_fused_tdf1_fmaps.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_td_fused_tdf1_fmaps.v:159$67'.
Found and cleaned up 3 empty switches in `\td_fused_top_td_fused_tdf1_fmaps.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_td_fused_tdf1_fmaps.v:147$63'.
Removing empty process `td_fused_top_td_fused_tdf1_fmaps.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_td_fused_tdf1_fmaps.v:147$63'.
Found and cleaned up 3 empty switches in `\td_fused_top_td_fused_tdf1_fmaps.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_td_fused_tdf1_fmaps.v:135$59'.
Removing empty process `td_fused_top_td_fused_tdf1_fmaps.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_td_fused_tdf1_fmaps.v:135$59'.
Cleaned up 23 empty switches.

3.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module td_fused_top_td_fused_tdf1_fmaps_memcore_ram.
Optimizing module td_fused_top_td_fused_tdf1_fmaps_memcore.
Optimizing module td_fused_top_td_fused_tdf1_fmaps.
<suppressed ~36 debug messages>

4. Executing OPT pass (performing simple optimizations).

4.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module td_fused_top_td_fused_tdf1_fmaps_memcore_ram.
Optimizing module td_fused_top_td_fused_tdf1_fmaps_memcore.
Optimizing module td_fused_top_td_fused_tdf1_fmaps.

4.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\td_fused_top_td_fused_tdf1_fmaps_memcore_ram'.
Finding identical cells in module `\td_fused_top_td_fused_tdf1_fmaps_memcore'.
Finding identical cells in module `\td_fused_top_td_fused_tdf1_fmaps'.
<suppressed ~72 debug messages>
Removed a total of 24 cells.

4.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \td_fused_top_td_fused_tdf1_fmaps_memcore_ram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$145.
    dead port 2/2 on $mux $procmux$139.
    dead port 2/2 on $mux $procmux$133.
Running muxtree optimizer on module \td_fused_top_td_fused_tdf1_fmaps_memcore..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \td_fused_top_td_fused_tdf1_fmaps..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 3 multiplexer ports.
<suppressed ~27 debug messages>

4.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \td_fused_top_td_fused_tdf1_fmaps_memcore_ram.
    Consolidated identical input bits for $mux cell $procmux$131:
      Old ports: A=64'0000000000000000000000000000000000000000000000000000000000000000, B=64'1111111111111111111111111111111111111111111111111111111111111111, Y=$procmux$131_Y
      New ports: A=1'0, B=1'1, Y=$procmux$131_Y [0]
      New connections: $procmux$131_Y [63:1] = { $procmux$131_Y [0] $procmux$131_Y [0] $procmux$131_Y [0] $procmux$131_Y [0] $procmux$131_Y [0] $procmux$131_Y [0] $procmux$131_Y [0] $procmux$131_Y [0] $procmux$131_Y [0] $procmux$131_Y [0] $procmux$131_Y [0] $procmux$131_Y [0] $procmux$131_Y [0] $procmux$131_Y [0] $procmux$131_Y [0] $procmux$131_Y [0] $procmux$131_Y [0] $procmux$131_Y [0] $procmux$131_Y [0] $procmux$131_Y [0] $procmux$131_Y [0] $procmux$131_Y [0] $procmux$131_Y [0] $procmux$131_Y [0] $procmux$131_Y [0] $procmux$131_Y [0] $procmux$131_Y [0] $procmux$131_Y [0] $procmux$131_Y [0] $procmux$131_Y [0] $procmux$131_Y [0] $procmux$131_Y [0] $procmux$131_Y [0] $procmux$131_Y [0] $procmux$131_Y [0] $procmux$131_Y [0] $procmux$131_Y [0] $procmux$131_Y [0] $procmux$131_Y [0] $procmux$131_Y [0] $procmux$131_Y [0] $procmux$131_Y [0] $procmux$131_Y [0] $procmux$131_Y [0] $procmux$131_Y [0] $procmux$131_Y [0] $procmux$131_Y [0] $procmux$131_Y [0] $procmux$131_Y [0] $procmux$131_Y [0] $procmux$131_Y [0] $procmux$131_Y [0] $procmux$131_Y [0] $procmux$131_Y [0] $procmux$131_Y [0] $procmux$131_Y [0] $procmux$131_Y [0] $procmux$131_Y [0] $procmux$131_Y [0] $procmux$131_Y [0] $procmux$131_Y [0] $procmux$131_Y [0] $procmux$131_Y [0] }
  Optimizing cells in module \td_fused_top_td_fused_tdf1_fmaps_memcore_ram.
    Consolidated identical input bits for $mux cell $procmux$148:
      Old ports: A=64'0000000000000000000000000000000000000000000000000000000000000000, B=$procmux$131_Y, Y=$procmux$148_Y
      New ports: A=1'0, B=$procmux$131_Y [0], Y=$procmux$148_Y [0]
      New connections: $procmux$148_Y [63:1] = { $procmux$148_Y [0] $procmux$148_Y [0] $procmux$148_Y [0] $procmux$148_Y [0] $procmux$148_Y [0] $procmux$148_Y [0] $procmux$148_Y [0] $procmux$148_Y [0] $procmux$148_Y [0] $procmux$148_Y [0] $procmux$148_Y [0] $procmux$148_Y [0] $procmux$148_Y [0] $procmux$148_Y [0] $procmux$148_Y [0] $procmux$148_Y [0] $procmux$148_Y [0] $procmux$148_Y [0] $procmux$148_Y [0] $procmux$148_Y [0] $procmux$148_Y [0] $procmux$148_Y [0] $procmux$148_Y [0] $procmux$148_Y [0] $procmux$148_Y [0] $procmux$148_Y [0] $procmux$148_Y [0] $procmux$148_Y [0] $procmux$148_Y [0] $procmux$148_Y [0] $procmux$148_Y [0] $procmux$148_Y [0] $procmux$148_Y [0] $procmux$148_Y [0] $procmux$148_Y [0] $procmux$148_Y [0] $procmux$148_Y [0] $procmux$148_Y [0] $procmux$148_Y [0] $procmux$148_Y [0] $procmux$148_Y [0] $procmux$148_Y [0] $procmux$148_Y [0] $procmux$148_Y [0] $procmux$148_Y [0] $procmux$148_Y [0] $procmux$148_Y [0] $procmux$148_Y [0] $procmux$148_Y [0] $procmux$148_Y [0] $procmux$148_Y [0] $procmux$148_Y [0] $procmux$148_Y [0] $procmux$148_Y [0] $procmux$148_Y [0] $procmux$148_Y [0] $procmux$148_Y [0] $procmux$148_Y [0] $procmux$148_Y [0] $procmux$148_Y [0] $procmux$148_Y [0] $procmux$148_Y [0] $procmux$148_Y [0] }
  Optimizing cells in module \td_fused_top_td_fused_tdf1_fmaps_memcore_ram.
  Optimizing cells in module \td_fused_top_td_fused_tdf1_fmaps_memcore.
  Optimizing cells in module \td_fused_top_td_fused_tdf1_fmaps.
Performed a total of 2 changes.

4.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\td_fused_top_td_fused_tdf1_fmaps_memcore_ram'.
Finding identical cells in module `\td_fused_top_td_fused_tdf1_fmaps_memcore'.
Finding identical cells in module `\td_fused_top_td_fused_tdf1_fmaps'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

4.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $procdff$221 ($dff) from module td_fused_top_td_fused_tdf1_fmaps_memcore_ram (D = $memrd$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_td_fused_tdf1_fmaps.v:283$118_DATA, Q = \q0).
Adding SRST signal on $procdff$230 ($dff) from module td_fused_top_td_fused_tdf1_fmaps (D = $procmux$213_Y, Q = \iptr, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$233 ($sdff) from module td_fused_top_td_fused_tdf1_fmaps (D = $procmux$211_Y, Q = \iptr).
Adding SRST signal on $procdff$229 ($dff) from module td_fused_top_td_fused_tdf1_fmaps (D = $procmux$205_Y, Q = \tptr, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$235 ($sdff) from module td_fused_top_td_fused_tdf1_fmaps (D = $procmux$203_Y, Q = \tptr).
Adding SRST signal on $procdff$228 ($dff) from module td_fused_top_td_fused_tdf1_fmaps (D = \iptr, Q = \prev_iptr, rval = 1'0).
Adding SRST signal on $procdff$227 ($dff) from module td_fused_top_td_fused_tdf1_fmaps (D = \tptr, Q = \prev_tptr, rval = 1'0).
Adding SRST signal on $procdff$226 ($dff) from module td_fused_top_td_fused_tdf1_fmaps (D = $procmux$185_Y, Q = \reg_valid0, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$239 ($sdff) from module td_fused_top_td_fused_tdf1_fmaps (D = $procmux$185_Y, Q = \reg_valid0).
Adding SRST signal on $procdff$225 ($dff) from module td_fused_top_td_fused_tdf1_fmaps (D = $procmux$191_Y, Q = \reg_q0, rval = 64'0000000000000000000000000000000000000000000000000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$243 ($sdff) from module td_fused_top_td_fused_tdf1_fmaps (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_td_fused_tdf1_fmaps.v:182$77_Y, Q = \reg_q0).
Adding SRST signal on $procdff$224 ($dff) from module td_fused_top_td_fused_tdf1_fmaps (D = $procmux$177_Y, Q = \count, rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$245 ($sdff) from module td_fused_top_td_fused_tdf1_fmaps (D = $procmux$177_Y, Q = \count).
Adding SRST signal on $procdff$223 ($dff) from module td_fused_top_td_fused_tdf1_fmaps (D = $procmux$169_Y, Q = \full_n, rval = 1'1).
Adding EN signal on $auto$ff.cc:262:slice$249 ($sdff) from module td_fused_top_td_fused_tdf1_fmaps (D = $procmux$169_Y, Q = \full_n).
Adding SRST signal on $procdff$222 ($dff) from module td_fused_top_td_fused_tdf1_fmaps (D = $procmux$158_Y, Q = \empty_n, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$253 ($sdff) from module td_fused_top_td_fused_tdf1_fmaps (D = 1'1, Q = \empty_n).

4.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \td_fused_top_td_fused_tdf1_fmaps_memcore_ram..
Finding unused cells or wires in module \td_fused_top_td_fused_tdf1_fmaps_memcore..
Finding unused cells or wires in module \td_fused_top_td_fused_tdf1_fmaps..
Removed 19 unused cells and 148 unused wires.
<suppressed ~21 debug messages>

4.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module td_fused_top_td_fused_tdf1_fmaps.
<suppressed ~3 debug messages>
Optimizing module td_fused_top_td_fused_tdf1_fmaps_memcore.
Optimizing module td_fused_top_td_fused_tdf1_fmaps_memcore_ram.

4.9. Rerunning OPT passes. (Maybe there is more to do..)

4.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \td_fused_top_td_fused_tdf1_fmaps..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_td_fused_tdf1_fmaps_memcore..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \td_fused_top_td_fused_tdf1_fmaps_memcore_ram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~23 debug messages>

4.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \td_fused_top_td_fused_tdf1_fmaps.
  Optimizing cells in module \td_fused_top_td_fused_tdf1_fmaps_memcore.
  Optimizing cells in module \td_fused_top_td_fused_tdf1_fmaps_memcore_ram.
Performed a total of 0 changes.

4.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\td_fused_top_td_fused_tdf1_fmaps'.
Finding identical cells in module `\td_fused_top_td_fused_tdf1_fmaps_memcore'.
Finding identical cells in module `\td_fused_top_td_fused_tdf1_fmaps_memcore_ram'.
Removed a total of 0 cells.

4.13. Executing OPT_DFF pass (perform DFF optimizations).

4.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \td_fused_top_td_fused_tdf1_fmaps..
Finding unused cells or wires in module \td_fused_top_td_fused_tdf1_fmaps_memcore..
Finding unused cells or wires in module \td_fused_top_td_fused_tdf1_fmaps_memcore_ram..

4.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module td_fused_top_td_fused_tdf1_fmaps.
Optimizing module td_fused_top_td_fused_tdf1_fmaps_memcore.
Optimizing module td_fused_top_td_fused_tdf1_fmaps_memcore_ram.

4.16. Finished OPT passes. (There is nothing left to do.)

5. Printing statistics.

=== td_fused_top_td_fused_tdf1_fmaps ===

   Number of wires:                 90
   Number of wire bits:            911
   Number of public wires:          47
   Number of public wire bits:     801
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 71
     $add                            4
     $and                            4
     $eq                             2
     $logic_and                     10
     $logic_not                      7
     $logic_or                       1
     $mux                          406
     $not                            1
     $reduce_bool                    6
     $reduce_or                      2
     $sdff                           2
     $sdffe                         71
     $sub                            2

=== td_fused_top_td_fused_tdf1_fmaps_memcore ===

   Number of wires:                  9
   Number of wire bits:            165
   Number of public wires:           9
   Number of public wire bits:     165
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1

=== td_fused_top_td_fused_tdf1_fmaps_memcore_ram ===

   Number of wires:                 15
   Number of wire bits:            516
   Number of public wires:           8
   Number of public wire bits:     164
   Number of memories:               1
   Number of memory bits:       3211264
   Number of processes:              0
   Number of cells:                  9
     $dffe                          64
     $mux                          162

=== design hierarchy ===

   td_fused_top_td_fused_tdf1_fmaps      1
     td_fused_top_td_fused_tdf1_fmaps_memcore      0
       td_fused_top_td_fused_tdf1_fmaps_memcore_ram      0

   Number of wires:                 90
   Number of wire bits:            911
   Number of public wires:          47
   Number of public wire bits:     801
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 71
     $add                            4
     $and                            4
     $eq                             2
     $logic_and                     10
     $logic_not                      7
     $logic_or                       1
     $mux                          406
     $not                            1
     $reduce_bool                    6
     $reduce_or                      2
     $sdff                           2
     $sdffe                         71
     $sub                            2

End of script. Logfile hash: ac5a0fa4fa, CPU: user 0.09s system 0.00s, MEM: 13.03 MB peak
Yosys 0.10+12 (git sha1 72fac04, gcc 7.4.0-1ubuntu1~16.04~ppa1 -fPIC -Os)
Time spent: 29% 4x opt_expr (0 sec), 19% 2x opt_clean (0 sec), ...
