red_fing.v,verilog,xil_defaultlib,../../../../final_project.srcs/sources_1/ip/red_fing/sim/red_fing.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
