// Seed: 3610063702
module module_0 (
    output wand id_0,
    input tri id_1,
    input supply0 id_2,
    output tri1 id_3,
    output tri0 id_4,
    input wire id_5,
    input tri1 id_6,
    output tri1 id_7,
    output wire id_8,
    input tri1 id_9
);
  wire  id_11;
  logic id_12;
  ;
  assign module_1.id_0 = 0;
endmodule
module module_1 #(
    parameter id_0 = 32'd58,
    parameter id_1 = 32'd44
) (
    output tri _id_0,
    input wand _id_1,
    input tri1 id_2,
    output tri0 id_3,
    output supply0 id_4,
    output wire id_5,
    output supply0 id_6,
    output tri id_7
);
  assign id_3 = id_2;
  logic [id_1 : id_0] id_9;
  ;
  module_0 modCall_1 (
      id_5,
      id_2,
      id_2,
      id_4,
      id_7,
      id_2,
      id_2,
      id_3,
      id_4,
      id_2
  );
  wire  id_10;
  logic id_11;
endmodule
