# -------------------------------------------------------------------------- #
#
# Copyright (C) 1991-2011 Altera Corporation
# Your use of Altera Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Altera Program License 
# Subscription Agreement, Altera MegaCore Function License 
# Agreement, or other applicable license agreement, including, 
# without limitation, that your use is for the sole purpose of 
# programming logic devices manufactured by Altera and sold by 
# Altera or its authorized distributors.  Please refer to the 
# applicable agreement for further details.
#
# -------------------------------------------------------------------------- #
#
# Quartus II
# Version 10.1 Build 197 01/19/2011 Service Pack 1 SJ Web Edition
# Date created = 15:57:01  April 10, 2013
#
# -------------------------------------------------------------------------- #
#
# Notes:
#
# 1) The default values for assignments are stored in the file:
#		webServerFlashFinal_assignment_defaults.qdf
#    If this file doesn't exist, see file:
#		assignment_defaults.qdf
#
# 2) Altera recommends that you do not modify this file. This
#    file is updated automatically by the Quartus II software
#    and any changes you make may be lost or overwritten.
#
# -------------------------------------------------------------------------- #


set_global_assignment -name FAMILY "Cyclone II"
set_global_assignment -name DEVICE EP2C35F672C6
set_global_assignment -name TOP_LEVEL_ENTITY webServerFlashFinal
set_global_assignment -name ORIGINAL_QUARTUS_VERSION "10.1 SP1"
set_global_assignment -name PROJECT_CREATION_TIME_DATE "15:57:01  APRIL 10, 2013"
set_global_assignment -name LAST_QUARTUS_VERSION "10.1 SP1"
set_global_assignment -name MIN_CORE_JUNCTION_TEMP 0
set_global_assignment -name MAX_CORE_JUNCTION_TEMP 85
set_global_assignment -name ERROR_CHECK_FREQUENCY_DIVISOR 1
set_global_assignment -name VHDL_FILE niosII_system.vhd
set_global_assignment -name VHDL_FILE memory.vhd
set_global_assignment -name VHDL_FILE led_pio.vhd
set_global_assignment -name VHDL_FILE lcd_display.vhd
set_global_assignment -name VHDL_FILE jtag_uart.vhd
set_global_assignment -name VHDL_FILE high_res_timer.vhd
set_global_assignment -name VHDL_FILE cpu_test_bench.vhd
set_global_assignment -name VHDL_FILE cpu_oci_test_bench.vhd
set_global_assignment -name VHDL_FILE cpu_mult_cell.vhd
set_global_assignment -name VHDL_FILE cpu_jtag_debug_module_wrapper.vhd
set_global_assignment -name VHDL_FILE cpu_jtag_debug_module_tck.vhd
set_global_assignment -name VHDL_FILE cpu_jtag_debug_module_sysclk.vhd
set_global_assignment -name VHDL_FILE cpu.vhd
set_global_assignment -name VHDL_FILE sdram.vhd
set_global_assignment -name VHDL_FILE niosII_system_clock_0.vhd
set_global_assignment -name VHDL_FILE niosII_system_burst_21.vhd
set_global_assignment -name VHDL_FILE niosII_system_burst_20.vhd
set_global_assignment -name VHDL_FILE niosII_system_burst_19.vhd
set_global_assignment -name VHDL_FILE niosII_system_burst_18.vhd
set_global_assignment -name VHDL_FILE niosII_system_burst_17.vhd
set_global_assignment -name VHDL_FILE niosII_system_burst_16.vhd
set_global_assignment -name VHDL_FILE niosII_system_burst_15.vhd
set_global_assignment -name VHDL_FILE niosII_system_burst_14.vhd
set_global_assignment -name VHDL_FILE niosII_system_burst_13.vhd
set_global_assignment -name VHDL_FILE niosII_system_burst_12.vhd
set_global_assignment -name VHDL_FILE niosII_system_burst_11.vhd
set_global_assignment -name VHDL_FILE niosII_system_burst_10.vhd
set_global_assignment -name VHDL_FILE niosII_system_burst_9.vhd
set_global_assignment -name VHDL_FILE niosII_system_burst_8.vhd
set_global_assignment -name VHDL_FILE niosII_system_burst_7.vhd
set_global_assignment -name VHDL_FILE niosII_system_burst_6.vhd
set_global_assignment -name VHDL_FILE niosII_system_burst_5.vhd
set_global_assignment -name VHDL_FILE niosII_system_burst_4.vhd
set_global_assignment -name VHDL_FILE niosII_system_burst_3.vhd
set_global_assignment -name VHDL_FILE niosII_system_burst_2.vhd
set_global_assignment -name VHDL_FILE niosII_system_burst_1.vhd
set_global_assignment -name VHDL_FILE niosII_system_burst_0.vhd
set_global_assignment -name VHDL_FILE webServer.vhd
set_global_assignment -name VHDL_FILE uart_1.vhd
set_global_assignment -name VHDL_FILE uart_0.vhd
set_global_assignment -name VHDL_FILE sysid.vhd
set_global_assignment -name VHDL_FILE sys_clk_timer.vhd
set_global_assignment -name VHDL_FILE switch.vhd
set_global_assignment -name VHDL_FILE seven_seg_pio.vhd
set_global_assignment -name QIP_FILE niosII_system.qip