#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Fri Apr 23 12:49:21 2021
# Process ID: 9660
# Current directory: C:/Users/Emil John Lopez/CPD3_Ex5_SAP
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent15844 C:\Users\Emil John Lopez\CPD3_Ex5_SAP\CPD3_Ex4_SAP.xpr
# Log file: C:/Users/Emil John Lopez/CPD3_Ex5_SAP/vivado.log
# Journal file: C:/Users/Emil John Lopez/CPD3_Ex5_SAP\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.xpr}
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Programs/Xilinx/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:29 ; elapsed = 00:00:25 . Memory (MB): peak = 991.137 ; gain = 0.000
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'SAP1_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj SAP1_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/new/SAP1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'SAP1'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/imports/SAP-1/controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'controller'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sim_1/new/SAP1_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'SAP1_tb'
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 991.137 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.sim/sim_1/behav/xsim'
"xelab -wto 289434e2e2ac403fae3bc18eb19e3e33 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot SAP1_tb_behav xil_defaultlib.SAP1_tb -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Programs/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 289434e2e2ac403fae3bc18eb19e3e33 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot SAP1_tb_behav xil_defaultlib.SAP1_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture sap1 of entity xil_defaultlib.controller [controller_default]
Compiling architecture sap1 of entity xil_defaultlib.accreg [accreg_default]
Compiling architecture sap1 of entity xil_defaultlib.alu [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.flagReg [flagreg_default]
Compiling architecture sap1 of entity xil_defaultlib.breg [breg_default]
Compiling architecture sap1 of entity xil_defaultlib.creg [creg_default]
Compiling architecture sap1 of entity xil_defaultlib.TmpReg [tmpreg_default]
Compiling architecture sap1 of entity xil_defaultlib.ireg [ireg_default]
Compiling architecture sap1 of entity xil_defaultlib.memaddreg [memaddreg_default]
Compiling architecture sap1 of entity xil_defaultlib.outreg [outreg_default]
Compiling architecture sap1 of entity xil_defaultlib.pc [pc_default]
Compiling architecture sap1 of entity xil_defaultlib.ram256x8 [ram256x8_default]
Compiling architecture behavioral of entity xil_defaultlib.inreg [inreg_default]
Compiling architecture behavioral of entity xil_defaultlib.SAP1 [sap1_default]
Compiling architecture bench of entity xil_defaultlib.sap1_tb
Built simulation snapshot SAP1_tb_behav

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source C:/Users/Emil -notrace
couldn't read file "C:/Users/Emil": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Fri Apr 23 13:09:13 2021...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 991.137 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '14' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "SAP1_tb_behav -key {Behavioral:sim_1:Functional:SAP1_tb} -tclbatch {SAP1_tb.tcl} -view {{C:/Users/Emil John Lopez/CPD3_Ex5_SAP/SAP1_tb_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
open_wave_config {C:/Users/Emil John Lopez/CPD3_Ex5_SAP/SAP1_tb_behav.wcfg}
source SAP1_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:03 ; elapsed = 00:00:47 . Memory (MB): peak = 991.137 ; gain = 0.000
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
xsim: Time (s): cpu = 00:00:11 ; elapsed = 00:00:55 . Memory (MB): peak = 991.137 ; gain = 0.000
INFO: [Common 17-344] 'xsim' was cancelled
INFO: [Vivado 12-5357] 'simulate' step aborted
launch_simulation: Time (s): cpu = 00:00:14 ; elapsed = 00:01:16 . Memory (MB): peak = 991.137 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 991.137 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'SAP1_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj SAP1_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sim_1/new/SAP1_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'SAP1_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.sim/sim_1/behav/xsim'
"xelab -wto 289434e2e2ac403fae3bc18eb19e3e33 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot SAP1_tb_behav xil_defaultlib.SAP1_tb -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Programs/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 289434e2e2ac403fae3bc18eb19e3e33 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot SAP1_tb_behav xil_defaultlib.SAP1_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture sap1 of entity xil_defaultlib.controller [controller_default]
Compiling architecture sap1 of entity xil_defaultlib.accreg [accreg_default]
Compiling architecture sap1 of entity xil_defaultlib.alu [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.flagReg [flagreg_default]
Compiling architecture sap1 of entity xil_defaultlib.breg [breg_default]
Compiling architecture sap1 of entity xil_defaultlib.creg [creg_default]
Compiling architecture sap1 of entity xil_defaultlib.TmpReg [tmpreg_default]
Compiling architecture sap1 of entity xil_defaultlib.ireg [ireg_default]
Compiling architecture sap1 of entity xil_defaultlib.memaddreg [memaddreg_default]
Compiling architecture sap1 of entity xil_defaultlib.outreg [outreg_default]
Compiling architecture sap1 of entity xil_defaultlib.pc [pc_default]
Compiling architecture sap1 of entity xil_defaultlib.ram256x8 [ram256x8_default]
Compiling architecture behavioral of entity xil_defaultlib.inreg [inreg_default]
Compiling architecture behavioral of entity xil_defaultlib.SAP1 [sap1_default]
Compiling architecture bench of entity xil_defaultlib.sap1_tb
Built simulation snapshot SAP1_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_xsim_kernel: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 991.137 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:18 . Memory (MB): peak = 991.137 ; gain = 0.000
run 1000 ns
run 10000 ns
current_wave_config {SAP1_tb_behav.wcfg}
SAP1_tb_behav.wcfg
add_wave {{/SAP1_tb/interrupt}} {{/SAP1_tb/ready}} 
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'SAP1_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj SAP1_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.sim/sim_1/behav/xsim'
"xelab -wto 289434e2e2ac403fae3bc18eb19e3e33 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot SAP1_tb_behav xil_defaultlib.SAP1_tb -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Programs/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 289434e2e2ac403fae3bc18eb19e3e33 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot SAP1_tb_behav xil_defaultlib.SAP1_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_xsim_kernel: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 991.137 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:13 . Memory (MB): peak = 991.137 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'SAP1_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj SAP1_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/imports/SAP-1/controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'controller'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.sim/sim_1/behav/xsim'
"xelab -wto 289434e2e2ac403fae3bc18eb19e3e33 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot SAP1_tb_behav xil_defaultlib.SAP1_tb -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Programs/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 289434e2e2ac403fae3bc18eb19e3e33 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot SAP1_tb_behav xil_defaultlib.SAP1_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture sap1 of entity xil_defaultlib.controller [controller_default]
Compiling architecture sap1 of entity xil_defaultlib.accreg [accreg_default]
Compiling architecture sap1 of entity xil_defaultlib.alu [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.flagReg [flagreg_default]
Compiling architecture sap1 of entity xil_defaultlib.breg [breg_default]
Compiling architecture sap1 of entity xil_defaultlib.creg [creg_default]
Compiling architecture sap1 of entity xil_defaultlib.TmpReg [tmpreg_default]
Compiling architecture sap1 of entity xil_defaultlib.ireg [ireg_default]
Compiling architecture sap1 of entity xil_defaultlib.memaddreg [memaddreg_default]
Compiling architecture sap1 of entity xil_defaultlib.outreg [outreg_default]
Compiling architecture sap1 of entity xil_defaultlib.pc [pc_default]
Compiling architecture sap1 of entity xil_defaultlib.ram256x8 [ram256x8_default]
Compiling architecture behavioral of entity xil_defaultlib.inreg [inreg_default]
Compiling architecture behavioral of entity xil_defaultlib.SAP1 [sap1_default]
Compiling architecture bench of entity xil_defaultlib.sap1_tb
Built simulation snapshot SAP1_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_xsim_kernel: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 991.137 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 991.137 ; gain = 0.000
run 10000 ns
run 10000 ns
run 10000 ns
run 10000 ns
run 10000000 ns
run: Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 991.137 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'SAP1_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj SAP1_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sim_1/new/SAP1_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'SAP1_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.sim/sim_1/behav/xsim'
"xelab -wto 289434e2e2ac403fae3bc18eb19e3e33 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot SAP1_tb_behav xil_defaultlib.SAP1_tb -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Programs/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 289434e2e2ac403fae3bc18eb19e3e33 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot SAP1_tb_behav xil_defaultlib.SAP1_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture sap1 of entity xil_defaultlib.controller [controller_default]
Compiling architecture sap1 of entity xil_defaultlib.accreg [accreg_default]
Compiling architecture sap1 of entity xil_defaultlib.alu [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.flagReg [flagreg_default]
Compiling architecture sap1 of entity xil_defaultlib.breg [breg_default]
Compiling architecture sap1 of entity xil_defaultlib.creg [creg_default]
Compiling architecture sap1 of entity xil_defaultlib.TmpReg [tmpreg_default]
Compiling architecture sap1 of entity xil_defaultlib.ireg [ireg_default]
Compiling architecture sap1 of entity xil_defaultlib.memaddreg [memaddreg_default]
Compiling architecture sap1 of entity xil_defaultlib.outreg [outreg_default]
Compiling architecture sap1 of entity xil_defaultlib.pc [pc_default]
Compiling architecture sap1 of entity xil_defaultlib.ram256x8 [ram256x8_default]
Compiling architecture behavioral of entity xil_defaultlib.inreg [inreg_default]
Compiling architecture behavioral of entity xil_defaultlib.SAP1 [sap1_default]
Compiling architecture bench of entity xil_defaultlib.sap1_tb
Built simulation snapshot SAP1_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_xsim_kernel: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1107.527 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:12 . Memory (MB): peak = 1107.527 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'SAP1_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj SAP1_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sim_1/new/SAP1_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'SAP1_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.sim/sim_1/behav/xsim'
"xelab -wto 289434e2e2ac403fae3bc18eb19e3e33 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot SAP1_tb_behav xil_defaultlib.SAP1_tb -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Programs/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 289434e2e2ac403fae3bc18eb19e3e33 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot SAP1_tb_behav xil_defaultlib.SAP1_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture sap1 of entity xil_defaultlib.controller [controller_default]
Compiling architecture sap1 of entity xil_defaultlib.accreg [accreg_default]
Compiling architecture sap1 of entity xil_defaultlib.alu [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.flagReg [flagreg_default]
Compiling architecture sap1 of entity xil_defaultlib.breg [breg_default]
Compiling architecture sap1 of entity xil_defaultlib.creg [creg_default]
Compiling architecture sap1 of entity xil_defaultlib.TmpReg [tmpreg_default]
Compiling architecture sap1 of entity xil_defaultlib.ireg [ireg_default]
Compiling architecture sap1 of entity xil_defaultlib.memaddreg [memaddreg_default]
Compiling architecture sap1 of entity xil_defaultlib.outreg [outreg_default]
Compiling architecture sap1 of entity xil_defaultlib.pc [pc_default]
Compiling architecture sap1 of entity xil_defaultlib.ram256x8 [ram256x8_default]
Compiling architecture behavioral of entity xil_defaultlib.inreg [inreg_default]
Compiling architecture behavioral of entity xil_defaultlib.SAP1 [sap1_default]
Compiling architecture bench of entity xil_defaultlib.sap1_tb
Built simulation snapshot SAP1_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_xsim_kernel: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1107.527 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:13 . Memory (MB): peak = 1107.527 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'SAP1_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj SAP1_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sim_1/new/SAP1_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'SAP1_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.sim/sim_1/behav/xsim'
"xelab -wto 289434e2e2ac403fae3bc18eb19e3e33 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot SAP1_tb_behav xil_defaultlib.SAP1_tb -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Programs/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 289434e2e2ac403fae3bc18eb19e3e33 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot SAP1_tb_behav xil_defaultlib.SAP1_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture sap1 of entity xil_defaultlib.controller [controller_default]
Compiling architecture sap1 of entity xil_defaultlib.accreg [accreg_default]
Compiling architecture sap1 of entity xil_defaultlib.alu [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.flagReg [flagreg_default]
Compiling architecture sap1 of entity xil_defaultlib.breg [breg_default]
Compiling architecture sap1 of entity xil_defaultlib.creg [creg_default]
Compiling architecture sap1 of entity xil_defaultlib.TmpReg [tmpreg_default]
Compiling architecture sap1 of entity xil_defaultlib.ireg [ireg_default]
Compiling architecture sap1 of entity xil_defaultlib.memaddreg [memaddreg_default]
Compiling architecture sap1 of entity xil_defaultlib.outreg [outreg_default]
Compiling architecture sap1 of entity xil_defaultlib.pc [pc_default]
Compiling architecture sap1 of entity xil_defaultlib.ram256x8 [ram256x8_default]
Compiling architecture behavioral of entity xil_defaultlib.inreg [inreg_default]
Compiling architecture behavioral of entity xil_defaultlib.SAP1 [sap1_default]
Compiling architecture bench of entity xil_defaultlib.sap1_tb
Built simulation snapshot SAP1_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_xsim_kernel: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1107.527 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:13 . Memory (MB): peak = 1107.527 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'SAP1_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj SAP1_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sim_1/new/SAP1_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'SAP1_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.sim/sim_1/behav/xsim'
"xelab -wto 289434e2e2ac403fae3bc18eb19e3e33 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot SAP1_tb_behav xil_defaultlib.SAP1_tb -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Programs/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 289434e2e2ac403fae3bc18eb19e3e33 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot SAP1_tb_behav xil_defaultlib.SAP1_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture sap1 of entity xil_defaultlib.controller [controller_default]
Compiling architecture sap1 of entity xil_defaultlib.accreg [accreg_default]
Compiling architecture sap1 of entity xil_defaultlib.alu [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.flagReg [flagreg_default]
Compiling architecture sap1 of entity xil_defaultlib.breg [breg_default]
Compiling architecture sap1 of entity xil_defaultlib.creg [creg_default]
Compiling architecture sap1 of entity xil_defaultlib.TmpReg [tmpreg_default]
Compiling architecture sap1 of entity xil_defaultlib.ireg [ireg_default]
Compiling architecture sap1 of entity xil_defaultlib.memaddreg [memaddreg_default]
Compiling architecture sap1 of entity xil_defaultlib.outreg [outreg_default]
Compiling architecture sap1 of entity xil_defaultlib.pc [pc_default]
Compiling architecture sap1 of entity xil_defaultlib.ram256x8 [ram256x8_default]
Compiling architecture behavioral of entity xil_defaultlib.inreg [inreg_default]
Compiling architecture behavioral of entity xil_defaultlib.SAP1 [sap1_default]
Compiling architecture bench of entity xil_defaultlib.sap1_tb
Built simulation snapshot SAP1_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_xsim_kernel: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1107.527 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:13 . Memory (MB): peak = 1107.527 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'SAP1_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj SAP1_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/imports/SAP-1/controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'controller'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.sim/sim_1/behav/xsim'
"xelab -wto 289434e2e2ac403fae3bc18eb19e3e33 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot SAP1_tb_behav xil_defaultlib.SAP1_tb -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Programs/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 289434e2e2ac403fae3bc18eb19e3e33 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot SAP1_tb_behav xil_defaultlib.SAP1_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture sap1 of entity xil_defaultlib.controller [controller_default]
Compiling architecture sap1 of entity xil_defaultlib.accreg [accreg_default]
Compiling architecture sap1 of entity xil_defaultlib.alu [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.flagReg [flagreg_default]
Compiling architecture sap1 of entity xil_defaultlib.breg [breg_default]
Compiling architecture sap1 of entity xil_defaultlib.creg [creg_default]
Compiling architecture sap1 of entity xil_defaultlib.TmpReg [tmpreg_default]
Compiling architecture sap1 of entity xil_defaultlib.ireg [ireg_default]
Compiling architecture sap1 of entity xil_defaultlib.memaddreg [memaddreg_default]
Compiling architecture sap1 of entity xil_defaultlib.outreg [outreg_default]
Compiling architecture sap1 of entity xil_defaultlib.pc [pc_default]
Compiling architecture sap1 of entity xil_defaultlib.ram256x8 [ram256x8_default]
Compiling architecture behavioral of entity xil_defaultlib.inreg [inreg_default]
Compiling architecture behavioral of entity xil_defaultlib.SAP1 [sap1_default]
Compiling architecture bench of entity xil_defaultlib.sap1_tb
Built simulation snapshot SAP1_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_xsim_kernel: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1107.527 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:14 . Memory (MB): peak = 1107.527 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'SAP1_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj SAP1_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/imports/SAP-1/controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'controller'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.sim/sim_1/behav/xsim'
"xelab -wto 289434e2e2ac403fae3bc18eb19e3e33 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot SAP1_tb_behav xil_defaultlib.SAP1_tb -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Programs/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 289434e2e2ac403fae3bc18eb19e3e33 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot SAP1_tb_behav xil_defaultlib.SAP1_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture sap1 of entity xil_defaultlib.controller [controller_default]
Compiling architecture sap1 of entity xil_defaultlib.accreg [accreg_default]
Compiling architecture sap1 of entity xil_defaultlib.alu [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.flagReg [flagreg_default]
Compiling architecture sap1 of entity xil_defaultlib.breg [breg_default]
Compiling architecture sap1 of entity xil_defaultlib.creg [creg_default]
Compiling architecture sap1 of entity xil_defaultlib.TmpReg [tmpreg_default]
Compiling architecture sap1 of entity xil_defaultlib.ireg [ireg_default]
Compiling architecture sap1 of entity xil_defaultlib.memaddreg [memaddreg_default]
Compiling architecture sap1 of entity xil_defaultlib.outreg [outreg_default]
Compiling architecture sap1 of entity xil_defaultlib.pc [pc_default]
Compiling architecture sap1 of entity xil_defaultlib.ram256x8 [ram256x8_default]
Compiling architecture behavioral of entity xil_defaultlib.inreg [inreg_default]
Compiling architecture behavioral of entity xil_defaultlib.SAP1 [sap1_default]
Compiling architecture bench of entity xil_defaultlib.sap1_tb
Built simulation snapshot SAP1_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_xsim_kernel: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1107.527 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:13 . Memory (MB): peak = 1107.527 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'SAP1_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj SAP1_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sim_1/new/SAP1_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'SAP1_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.sim/sim_1/behav/xsim'
"xelab -wto 289434e2e2ac403fae3bc18eb19e3e33 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot SAP1_tb_behav xil_defaultlib.SAP1_tb -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Programs/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 289434e2e2ac403fae3bc18eb19e3e33 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot SAP1_tb_behav xil_defaultlib.SAP1_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture sap1 of entity xil_defaultlib.controller [controller_default]
Compiling architecture sap1 of entity xil_defaultlib.accreg [accreg_default]
Compiling architecture sap1 of entity xil_defaultlib.alu [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.flagReg [flagreg_default]
Compiling architecture sap1 of entity xil_defaultlib.breg [breg_default]
Compiling architecture sap1 of entity xil_defaultlib.creg [creg_default]
Compiling architecture sap1 of entity xil_defaultlib.TmpReg [tmpreg_default]
Compiling architecture sap1 of entity xil_defaultlib.ireg [ireg_default]
Compiling architecture sap1 of entity xil_defaultlib.memaddreg [memaddreg_default]
Compiling architecture sap1 of entity xil_defaultlib.outreg [outreg_default]
Compiling architecture sap1 of entity xil_defaultlib.pc [pc_default]
Compiling architecture sap1 of entity xil_defaultlib.ram256x8 [ram256x8_default]
Compiling architecture behavioral of entity xil_defaultlib.inreg [inreg_default]
Compiling architecture behavioral of entity xil_defaultlib.SAP1 [sap1_default]
Compiling architecture bench of entity xil_defaultlib.sap1_tb
Built simulation snapshot SAP1_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_xsim_kernel: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1107.527 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:12 . Memory (MB): peak = 1107.527 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'SAP1_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj SAP1_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sim_1/new/SAP1_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'SAP1_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.sim/sim_1/behav/xsim'
"xelab -wto 289434e2e2ac403fae3bc18eb19e3e33 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot SAP1_tb_behav xil_defaultlib.SAP1_tb -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Programs/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 289434e2e2ac403fae3bc18eb19e3e33 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot SAP1_tb_behav xil_defaultlib.SAP1_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture sap1 of entity xil_defaultlib.controller [controller_default]
Compiling architecture sap1 of entity xil_defaultlib.accreg [accreg_default]
Compiling architecture sap1 of entity xil_defaultlib.alu [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.flagReg [flagreg_default]
Compiling architecture sap1 of entity xil_defaultlib.breg [breg_default]
Compiling architecture sap1 of entity xil_defaultlib.creg [creg_default]
Compiling architecture sap1 of entity xil_defaultlib.TmpReg [tmpreg_default]
Compiling architecture sap1 of entity xil_defaultlib.ireg [ireg_default]
Compiling architecture sap1 of entity xil_defaultlib.memaddreg [memaddreg_default]
Compiling architecture sap1 of entity xil_defaultlib.outreg [outreg_default]
Compiling architecture sap1 of entity xil_defaultlib.pc [pc_default]
Compiling architecture sap1 of entity xil_defaultlib.ram256x8 [ram256x8_default]
Compiling architecture behavioral of entity xil_defaultlib.inreg [inreg_default]
Compiling architecture behavioral of entity xil_defaultlib.SAP1 [sap1_default]
Compiling architecture bench of entity xil_defaultlib.sap1_tb
Built simulation snapshot SAP1_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_xsim_kernel: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1107.527 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:13 . Memory (MB): peak = 1107.527 ; gain = 0.000
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7k70tfbv676-1
Top: SAP1
INFO: [Device 21-403] Loading part xc7k70tfbv676-1
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1542.512 ; gain = 174.852
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'SAP1' [C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/new/SAP1.vhd:46]
INFO: [Synth 8-3491] module 'controller' declared at 'C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/imports/SAP-1/controller.vhd:13' bound to instance 'CONTROL' of component 'controller' [C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/new/SAP1.vhd:230]
INFO: [Synth 8-638] synthesizing module 'controller' [C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/imports/SAP-1/controller.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'controller' (1#1) [C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/imports/SAP-1/controller.vhd:23]
INFO: [Synth 8-3491] module 'accreg' declared at 'C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/imports/SAP-1/accreg.vhd:13' bound to instance 'ACC' of component 'accreg' [C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/new/SAP1.vhd:238]
INFO: [Synth 8-638] synthesizing module 'accreg' [C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/imports/SAP-1/accreg.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'accreg' (2#1) [C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/imports/SAP-1/accreg.vhd:21]
INFO: [Synth 8-3491] module 'alu' declared at 'C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/imports/SAP-1/alu.vhd:14' bound to instance 'ALU_Module' of component 'alu' [C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/new/SAP1.vhd:244]
INFO: [Synth 8-638] synthesizing module 'alu' [C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/imports/SAP-1/alu.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'alu' (3#1) [C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/imports/SAP-1/alu.vhd:23]
INFO: [Synth 8-3491] module 'flagReg' declared at 'C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/new/flagReg.vhd:34' bound to instance 'FLAGREG_Module' of component 'flagReg' [C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/new/SAP1.vhd:251]
INFO: [Synth 8-638] synthesizing module 'flagReg' [C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/new/flagReg.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'flagReg' (4#1) [C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/new/flagReg.vhd:41]
INFO: [Synth 8-3491] module 'breg' declared at 'C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/imports/SAP-1/breg.vhd:13' bound to instance 'BREG_Module' of component 'breg' [C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/new/SAP1.vhd:256]
INFO: [Synth 8-638] synthesizing module 'breg' [C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/imports/SAP-1/breg.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'breg' (5#1) [C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/imports/SAP-1/breg.vhd:20]
INFO: [Synth 8-3491] module 'creg' declared at 'C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/new/creg.vhd:13' bound to instance 'CREG_Module' of component 'creg' [C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/new/SAP1.vhd:261]
INFO: [Synth 8-638] synthesizing module 'creg' [C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/new/creg.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'creg' (6#1) [C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/new/creg.vhd:20]
INFO: [Synth 8-3491] module 'TmpReg' declared at 'C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/new/TmpReg.vhd:13' bound to instance 'TMPTEG_Module' of component 'TmpReg' [C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/new/SAP1.vhd:266]
INFO: [Synth 8-638] synthesizing module 'TmpReg' [C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/new/TmpReg.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'TmpReg' (7#1) [C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/new/TmpReg.vhd:21]
INFO: [Synth 8-3491] module 'ireg' declared at 'C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/imports/SAP-1/ireg.vhd:13' bound to instance 'IREG_Module' of component 'ireg' [C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/new/SAP1.vhd:272]
INFO: [Synth 8-638] synthesizing module 'ireg' [C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/imports/SAP-1/ireg.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'ireg' (8#1) [C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/imports/SAP-1/ireg.vhd:21]
INFO: [Synth 8-3491] module 'memaddreg' declared at 'C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/imports/SAP-1/mareg.vhd:13' bound to instance 'MAR' of component 'memaddreg' [C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/new/SAP1.vhd:278]
INFO: [Synth 8-638] synthesizing module 'memaddreg' [C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/imports/SAP-1/mareg.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'memaddreg' (9#1) [C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/imports/SAP-1/mareg.vhd:20]
INFO: [Synth 8-3491] module 'outreg' declared at 'C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/imports/SAP-1/outreg.vhd:13' bound to instance 'OUTREG_Module' of component 'outreg' [C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/new/SAP1.vhd:283]
INFO: [Synth 8-638] synthesizing module 'outreg' [C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/imports/SAP-1/outreg.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'outreg' (10#1) [C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/imports/SAP-1/outreg.vhd:20]
INFO: [Synth 8-3491] module 'pc' declared at 'C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/imports/SAP-1/pc.vhd:14' bound to instance 'PC_Unit' of component 'pc' [C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/new/SAP1.vhd:288]
INFO: [Synth 8-638] synthesizing module 'pc' [C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/imports/SAP-1/pc.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'pc' (11#1) [C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/imports/SAP-1/pc.vhd:23]
INFO: [Synth 8-3491] module 'ram256x8' declared at 'C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/new/ram256x8.vhd:13' bound to instance 'RAM' of component 'ram256x8' [C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/new/SAP1.vhd:295]
INFO: [Synth 8-638] synthesizing module 'ram256x8' [C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/new/ram256x8.vhd:21]
WARNING: [Synth 8-614] signal 'RAM' is read in the process but is not in the sensitivity list [C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/new/ram256x8.vhd:131]
WARNING: [Synth 8-614] signal 'addr' is read in the process but is not in the sensitivity list [C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/new/ram256x8.vhd:131]
WARNING: [Synth 8-614] signal 'dataIn' is read in the process but is not in the sensitivity list [C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/new/ram256x8.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'ram256x8' (12#1) [C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/new/ram256x8.vhd:21]
INFO: [Synth 8-3491] module 'inreg' declared at 'C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/new/inreg.vhd:34' bound to instance 'IN_REG' of component 'inreg' [C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/new/SAP1.vhd:301]
INFO: [Synth 8-638] synthesizing module 'inreg' [C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/new/inreg.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'inreg' (13#1) [C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/new/inreg.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'SAP1' (14#1) [C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/new/SAP1.vhd:46]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 1652.238 ; gain = 284.578
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 1669.703 ; gain = 302.043
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 1669.703 ; gain = 302.043
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.050 . Memory (MB): peak = 1669.703 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1790.590 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:32 ; elapsed = 00:00:27 . Memory (MB): peak = 1852.652 ; gain = 484.992
44 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:42 ; elapsed = 00:00:52 . Memory (MB): peak = 1852.652 ; gain = 745.125
save_wave_config {C:/Users/Emil John Lopez/CPD3_Ex5_SAP/SAP1_tb_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Fri Apr 23 13:41:49 2021...
