
FindMeSAT.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00002136  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         000000cc  00802000  00002136  000021ca  2**1
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          0000027c  008020cc  008020cc  00002298  2**2
                  ALLOC
  3 .comment      00000030  00000000  00000000  00002296  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 00000044  00000000  00000000  000022c8  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 00000470  00000000  00000000  00002310  2**3
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   00009f38  00000000  00000000  00002780  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 000045e1  00000000  00000000  0000c6b8  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   000055e8  00000000  00000000  00010c99  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  00000b60  00000000  00000000  00016284  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    000359f2  00000000  00000000  00016de4  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00002f94  00000000  00000000  0004c7d6  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 000004b8  00000000  00000000  0004f770  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_macro  0000b3c2  00000000  00000000  0004fc28  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	04 c1       	rjmp	.+520    	; 0x20a <__ctors_end>
       2:	00 00       	nop
       4:	22 c1       	rjmp	.+580    	; 0x24a <__bad_interrupt>
       6:	00 00       	nop
       8:	20 c1       	rjmp	.+576    	; 0x24a <__bad_interrupt>
       a:	00 00       	nop
       c:	1e c1       	rjmp	.+572    	; 0x24a <__bad_interrupt>
       e:	00 00       	nop
      10:	1c c1       	rjmp	.+568    	; 0x24a <__bad_interrupt>
      12:	00 00       	nop
      14:	1a c1       	rjmp	.+564    	; 0x24a <__bad_interrupt>
      16:	00 00       	nop
      18:	18 c1       	rjmp	.+560    	; 0x24a <__bad_interrupt>
      1a:	00 00       	nop
      1c:	16 c1       	rjmp	.+556    	; 0x24a <__bad_interrupt>
      1e:	00 00       	nop
      20:	14 c1       	rjmp	.+552    	; 0x24a <__bad_interrupt>
      22:	00 00       	nop
      24:	12 c1       	rjmp	.+548    	; 0x24a <__bad_interrupt>
      26:	00 00       	nop
      28:	10 c1       	rjmp	.+544    	; 0x24a <__bad_interrupt>
      2a:	00 00       	nop
      2c:	0e c1       	rjmp	.+540    	; 0x24a <__bad_interrupt>
      2e:	00 00       	nop
      30:	0c c1       	rjmp	.+536    	; 0x24a <__bad_interrupt>
      32:	00 00       	nop
      34:	0a c1       	rjmp	.+532    	; 0x24a <__bad_interrupt>
      36:	00 00       	nop
      38:	08 c1       	rjmp	.+528    	; 0x24a <__bad_interrupt>
      3a:	00 00       	nop
      3c:	06 c1       	rjmp	.+524    	; 0x24a <__bad_interrupt>
      3e:	00 00       	nop
      40:	04 c1       	rjmp	.+520    	; 0x24a <__bad_interrupt>
      42:	00 00       	nop
      44:	02 c1       	rjmp	.+516    	; 0x24a <__bad_interrupt>
      46:	00 00       	nop
      48:	00 c1       	rjmp	.+512    	; 0x24a <__bad_interrupt>
      4a:	00 00       	nop
      4c:	fe c0       	rjmp	.+508    	; 0x24a <__bad_interrupt>
      4e:	00 00       	nop
      50:	fc c0       	rjmp	.+504    	; 0x24a <__bad_interrupt>
      52:	00 00       	nop
      54:	fa c0       	rjmp	.+500    	; 0x24a <__bad_interrupt>
      56:	00 00       	nop
      58:	f8 c0       	rjmp	.+496    	; 0x24a <__bad_interrupt>
      5a:	00 00       	nop
      5c:	f6 c0       	rjmp	.+492    	; 0x24a <__bad_interrupt>
      5e:	00 00       	nop
      60:	f4 c0       	rjmp	.+488    	; 0x24a <__bad_interrupt>
      62:	00 00       	nop
      64:	f2 c0       	rjmp	.+484    	; 0x24a <__bad_interrupt>
      66:	00 00       	nop
      68:	f0 c0       	rjmp	.+480    	; 0x24a <__bad_interrupt>
      6a:	00 00       	nop
      6c:	ee c0       	rjmp	.+476    	; 0x24a <__bad_interrupt>
      6e:	00 00       	nop
      70:	ec c0       	rjmp	.+472    	; 0x24a <__bad_interrupt>
      72:	00 00       	nop
      74:	ea c0       	rjmp	.+468    	; 0x24a <__bad_interrupt>
      76:	00 00       	nop
      78:	e8 c0       	rjmp	.+464    	; 0x24a <__bad_interrupt>
      7a:	00 00       	nop
      7c:	e6 c0       	rjmp	.+460    	; 0x24a <__bad_interrupt>
      7e:	00 00       	nop
      80:	e4 c0       	rjmp	.+456    	; 0x24a <__bad_interrupt>
      82:	00 00       	nop
      84:	e2 c0       	rjmp	.+452    	; 0x24a <__bad_interrupt>
      86:	00 00       	nop
      88:	e0 c0       	rjmp	.+448    	; 0x24a <__bad_interrupt>
      8a:	00 00       	nop
      8c:	de c0       	rjmp	.+444    	; 0x24a <__bad_interrupt>
      8e:	00 00       	nop
      90:	dc c0       	rjmp	.+440    	; 0x24a <__bad_interrupt>
      92:	00 00       	nop
      94:	da c0       	rjmp	.+436    	; 0x24a <__bad_interrupt>
      96:	00 00       	nop
      98:	d8 c0       	rjmp	.+432    	; 0x24a <__bad_interrupt>
      9a:	00 00       	nop
      9c:	d6 c0       	rjmp	.+428    	; 0x24a <__bad_interrupt>
      9e:	00 00       	nop
      a0:	d4 c0       	rjmp	.+424    	; 0x24a <__bad_interrupt>
      a2:	00 00       	nop
      a4:	d2 c0       	rjmp	.+420    	; 0x24a <__bad_interrupt>
      a6:	00 00       	nop
      a8:	d0 c0       	rjmp	.+416    	; 0x24a <__bad_interrupt>
      aa:	00 00       	nop
      ac:	ce c0       	rjmp	.+412    	; 0x24a <__bad_interrupt>
      ae:	00 00       	nop
      b0:	cc c0       	rjmp	.+408    	; 0x24a <__bad_interrupt>
      b2:	00 00       	nop
      b4:	ca c0       	rjmp	.+404    	; 0x24a <__bad_interrupt>
      b6:	00 00       	nop
      b8:	c8 c0       	rjmp	.+400    	; 0x24a <__bad_interrupt>
      ba:	00 00       	nop
      bc:	c6 c0       	rjmp	.+396    	; 0x24a <__bad_interrupt>
      be:	00 00       	nop
      c0:	c4 c0       	rjmp	.+392    	; 0x24a <__bad_interrupt>
      c2:	00 00       	nop
      c4:	c2 c0       	rjmp	.+388    	; 0x24a <__bad_interrupt>
      c6:	00 00       	nop
      c8:	c0 c0       	rjmp	.+384    	; 0x24a <__bad_interrupt>
      ca:	00 00       	nop
      cc:	be c0       	rjmp	.+380    	; 0x24a <__bad_interrupt>
      ce:	00 00       	nop
      d0:	bc c0       	rjmp	.+376    	; 0x24a <__bad_interrupt>
      d2:	00 00       	nop
      d4:	ba c0       	rjmp	.+372    	; 0x24a <__bad_interrupt>
      d6:	00 00       	nop
      d8:	b8 c0       	rjmp	.+368    	; 0x24a <__bad_interrupt>
      da:	00 00       	nop
      dc:	b6 c0       	rjmp	.+364    	; 0x24a <__bad_interrupt>
      de:	00 00       	nop
      e0:	b4 c0       	rjmp	.+360    	; 0x24a <__bad_interrupt>
      e2:	00 00       	nop
      e4:	b2 c0       	rjmp	.+356    	; 0x24a <__bad_interrupt>
      e6:	00 00       	nop
      e8:	b0 c0       	rjmp	.+352    	; 0x24a <__bad_interrupt>
      ea:	00 00       	nop
      ec:	ae c0       	rjmp	.+348    	; 0x24a <__bad_interrupt>
      ee:	00 00       	nop
      f0:	ac c0       	rjmp	.+344    	; 0x24a <__bad_interrupt>
      f2:	00 00       	nop
      f4:	aa c0       	rjmp	.+340    	; 0x24a <__bad_interrupt>
      f6:	00 00       	nop
      f8:	a8 c0       	rjmp	.+336    	; 0x24a <__bad_interrupt>
      fa:	00 00       	nop
      fc:	a6 c0       	rjmp	.+332    	; 0x24a <__bad_interrupt>
      fe:	00 00       	nop
     100:	a4 c0       	rjmp	.+328    	; 0x24a <__bad_interrupt>
     102:	00 00       	nop
     104:	a2 c0       	rjmp	.+324    	; 0x24a <__bad_interrupt>
     106:	00 00       	nop
     108:	a0 c0       	rjmp	.+320    	; 0x24a <__bad_interrupt>
     10a:	00 00       	nop
     10c:	9e c0       	rjmp	.+316    	; 0x24a <__bad_interrupt>
     10e:	00 00       	nop
     110:	9c c0       	rjmp	.+312    	; 0x24a <__bad_interrupt>
     112:	00 00       	nop
     114:	9a c0       	rjmp	.+308    	; 0x24a <__bad_interrupt>
     116:	00 00       	nop
     118:	98 c0       	rjmp	.+304    	; 0x24a <__bad_interrupt>
     11a:	00 00       	nop
     11c:	96 c0       	rjmp	.+300    	; 0x24a <__bad_interrupt>
     11e:	00 00       	nop
     120:	94 c0       	rjmp	.+296    	; 0x24a <__bad_interrupt>
     122:	00 00       	nop
     124:	92 c0       	rjmp	.+292    	; 0x24a <__bad_interrupt>
     126:	00 00       	nop
     128:	90 c0       	rjmp	.+288    	; 0x24a <__bad_interrupt>
     12a:	00 00       	nop
     12c:	8e c0       	rjmp	.+284    	; 0x24a <__bad_interrupt>
     12e:	00 00       	nop
     130:	8c c0       	rjmp	.+280    	; 0x24a <__bad_interrupt>
     132:	00 00       	nop
     134:	8a c0       	rjmp	.+276    	; 0x24a <__bad_interrupt>
     136:	00 00       	nop
     138:	88 c0       	rjmp	.+272    	; 0x24a <__bad_interrupt>
     13a:	00 00       	nop
     13c:	86 c0       	rjmp	.+268    	; 0x24a <__bad_interrupt>
     13e:	00 00       	nop
     140:	84 c0       	rjmp	.+264    	; 0x24a <__bad_interrupt>
     142:	00 00       	nop
     144:	82 c0       	rjmp	.+260    	; 0x24a <__bad_interrupt>
     146:	00 00       	nop
     148:	80 c0       	rjmp	.+256    	; 0x24a <__bad_interrupt>
     14a:	00 00       	nop
     14c:	7e c0       	rjmp	.+252    	; 0x24a <__bad_interrupt>
     14e:	00 00       	nop
     150:	7c c0       	rjmp	.+248    	; 0x24a <__bad_interrupt>
     152:	00 00       	nop
     154:	7a c0       	rjmp	.+244    	; 0x24a <__bad_interrupt>
     156:	00 00       	nop
     158:	78 c0       	rjmp	.+240    	; 0x24a <__bad_interrupt>
     15a:	00 00       	nop
     15c:	76 c0       	rjmp	.+236    	; 0x24a <__bad_interrupt>
     15e:	00 00       	nop
     160:	74 c0       	rjmp	.+232    	; 0x24a <__bad_interrupt>
     162:	00 00       	nop
     164:	72 c0       	rjmp	.+228    	; 0x24a <__bad_interrupt>
     166:	00 00       	nop
     168:	70 c0       	rjmp	.+224    	; 0x24a <__bad_interrupt>
     16a:	00 00       	nop
     16c:	6e c0       	rjmp	.+220    	; 0x24a <__bad_interrupt>
     16e:	00 00       	nop
     170:	6c c0       	rjmp	.+216    	; 0x24a <__bad_interrupt>
     172:	00 00       	nop
     174:	6a c0       	rjmp	.+212    	; 0x24a <__bad_interrupt>
     176:	00 00       	nop
     178:	68 c0       	rjmp	.+208    	; 0x24a <__bad_interrupt>
     17a:	00 00       	nop
     17c:	66 c0       	rjmp	.+204    	; 0x24a <__bad_interrupt>
     17e:	00 00       	nop
     180:	64 c0       	rjmp	.+200    	; 0x24a <__bad_interrupt>
     182:	00 00       	nop
     184:	62 c0       	rjmp	.+196    	; 0x24a <__bad_interrupt>
     186:	00 00       	nop
     188:	60 c0       	rjmp	.+192    	; 0x24a <__bad_interrupt>
     18a:	00 00       	nop
     18c:	5e c0       	rjmp	.+188    	; 0x24a <__bad_interrupt>
     18e:	00 00       	nop
     190:	5c c0       	rjmp	.+184    	; 0x24a <__bad_interrupt>
     192:	00 00       	nop
     194:	5a c0       	rjmp	.+180    	; 0x24a <__bad_interrupt>
     196:	00 00       	nop
     198:	58 c0       	rjmp	.+176    	; 0x24a <__bad_interrupt>
     19a:	00 00       	nop
     19c:	56 c0       	rjmp	.+172    	; 0x24a <__bad_interrupt>
     19e:	00 00       	nop
     1a0:	54 c0       	rjmp	.+168    	; 0x24a <__bad_interrupt>
     1a2:	00 00       	nop
     1a4:	52 c0       	rjmp	.+164    	; 0x24a <__bad_interrupt>
     1a6:	00 00       	nop
     1a8:	50 c0       	rjmp	.+160    	; 0x24a <__bad_interrupt>
     1aa:	00 00       	nop
     1ac:	4e c0       	rjmp	.+156    	; 0x24a <__bad_interrupt>
     1ae:	00 00       	nop
     1b0:	4c c0       	rjmp	.+152    	; 0x24a <__bad_interrupt>
     1b2:	00 00       	nop
     1b4:	4a c0       	rjmp	.+148    	; 0x24a <__bad_interrupt>
     1b6:	00 00       	nop
     1b8:	48 c0       	rjmp	.+144    	; 0x24a <__bad_interrupt>
     1ba:	00 00       	nop
     1bc:	46 c0       	rjmp	.+140    	; 0x24a <__bad_interrupt>
     1be:	00 00       	nop
     1c0:	44 c0       	rjmp	.+136    	; 0x24a <__bad_interrupt>
     1c2:	00 00       	nop
     1c4:	42 c0       	rjmp	.+132    	; 0x24a <__bad_interrupt>
     1c6:	00 00       	nop
     1c8:	40 c0       	rjmp	.+128    	; 0x24a <__bad_interrupt>
     1ca:	00 00       	nop
     1cc:	3e c0       	rjmp	.+124    	; 0x24a <__bad_interrupt>
     1ce:	00 00       	nop
     1d0:	3c c0       	rjmp	.+120    	; 0x24a <__bad_interrupt>
     1d2:	00 00       	nop
     1d4:	3a c0       	rjmp	.+116    	; 0x24a <__bad_interrupt>
     1d6:	00 00       	nop
     1d8:	38 c0       	rjmp	.+112    	; 0x24a <__bad_interrupt>
     1da:	00 00       	nop
     1dc:	36 c0       	rjmp	.+108    	; 0x24a <__bad_interrupt>
     1de:	00 00       	nop
     1e0:	34 c0       	rjmp	.+104    	; 0x24a <__bad_interrupt>
     1e2:	00 00       	nop
     1e4:	32 c0       	rjmp	.+100    	; 0x24a <__bad_interrupt>
     1e6:	00 00       	nop
     1e8:	30 c0       	rjmp	.+96     	; 0x24a <__bad_interrupt>
     1ea:	00 00       	nop
     1ec:	2e c0       	rjmp	.+92     	; 0x24a <__bad_interrupt>
     1ee:	00 00       	nop
     1f0:	2c c0       	rjmp	.+88     	; 0x24a <__bad_interrupt>
     1f2:	00 00       	nop
     1f4:	3d c6       	rjmp	.+3194   	; 0xe70 <__vector_125>
     1f6:	00 00       	nop
     1f8:	f3 c6       	rjmp	.+3558   	; 0xfe0 <__vector_126>
     1fa:	00 00       	nop
     1fc:	24 02       	muls	r18, r20
     1fe:	27 02       	muls	r18, r23
     200:	2a 02       	muls	r18, r26
     202:	2d 02       	muls	r18, r29
     204:	30 02       	muls	r19, r16
     206:	33 02       	muls	r19, r19
     208:	36 02       	muls	r19, r22

0000020a <__ctors_end>:
     20a:	11 24       	eor	r1, r1
     20c:	1f be       	out	0x3f, r1	; 63
     20e:	cf ef       	ldi	r28, 0xFF	; 255
     210:	cd bf       	out	0x3d, r28	; 61
     212:	df e5       	ldi	r29, 0x5F	; 95
     214:	de bf       	out	0x3e, r29	; 62
     216:	00 e0       	ldi	r16, 0x00	; 0
     218:	0c bf       	out	0x3c, r16	; 60

0000021a <__do_copy_data>:
     21a:	10 e2       	ldi	r17, 0x20	; 32
     21c:	a0 e0       	ldi	r26, 0x00	; 0
     21e:	b0 e2       	ldi	r27, 0x20	; 32
     220:	e6 e3       	ldi	r30, 0x36	; 54
     222:	f1 e2       	ldi	r31, 0x21	; 33
     224:	00 e0       	ldi	r16, 0x00	; 0
     226:	0b bf       	out	0x3b, r16	; 59
     228:	02 c0       	rjmp	.+4      	; 0x22e <__do_copy_data+0x14>
     22a:	07 90       	elpm	r0, Z+
     22c:	0d 92       	st	X+, r0
     22e:	ac 3c       	cpi	r26, 0xCC	; 204
     230:	b1 07       	cpc	r27, r17
     232:	d9 f7       	brne	.-10     	; 0x22a <__do_copy_data+0x10>

00000234 <__do_clear_bss>:
     234:	23 e2       	ldi	r18, 0x23	; 35
     236:	ac ec       	ldi	r26, 0xCC	; 204
     238:	b0 e2       	ldi	r27, 0x20	; 32
     23a:	01 c0       	rjmp	.+2      	; 0x23e <.do_clear_bss_start>

0000023c <.do_clear_bss_loop>:
     23c:	1d 92       	st	X+, r1

0000023e <.do_clear_bss_start>:
     23e:	a8 34       	cpi	r26, 0x48	; 72
     240:	b2 07       	cpc	r27, r18
     242:	e1 f7       	brne	.-8      	; 0x23c <.do_clear_bss_loop>
     244:	d6 d7       	rcall	.+4012   	; 0x11f2 <main>
     246:	0c 94 99 10 	jmp	0x2132	; 0x2132 <_exit>

0000024a <__bad_interrupt>:
     24a:	da ce       	rjmp	.-588    	; 0x0 <__vectors>

0000024c <udd_sleep_mode>:
	} else {
		// endpoint not halted then call directly callback
		callback();
	}
	return true;
}
     24c:	cf 93       	push	r28
     24e:	df 93       	push	r29
     250:	1f 92       	push	r1
     252:	1f 92       	push	r1
     254:	cd b7       	in	r28, 0x3d	; 61
     256:	de b7       	in	r29, 0x3e	; 62
     258:	81 11       	cpse	r24, r1
     25a:	26 c0       	rjmp	.+76     	; 0x2a8 <udd_sleep_mode+0x5c>
     25c:	90 91 f8 21 	lds	r25, 0x21F8	; 0x8021f8 <udd_b_idle>
     260:	99 23       	and	r25, r25
     262:	f9 f0       	breq	.+62     	; 0x2a2 <udd_sleep_mode+0x56>
     264:	90 91 43 23 	lds	r25, 0x2343	; 0x802343 <sleepmgr_locks+0x1>
     268:	91 11       	cpse	r25, r1
     26a:	01 c0       	rjmp	.+2      	; 0x26e <udd_sleep_mode+0x22>
     26c:	ff cf       	rjmp	.-2      	; 0x26c <udd_sleep_mode+0x20>
     26e:	9f b7       	in	r25, 0x3f	; 63
     270:	9a 83       	std	Y+2, r25	; 0x02
     272:	f8 94       	cli
     274:	2a 81       	ldd	r18, Y+2	; 0x02
     276:	e2 e4       	ldi	r30, 0x42	; 66
     278:	f3 e2       	ldi	r31, 0x23	; 35
     27a:	91 81       	ldd	r25, Z+1	; 0x01
     27c:	91 50       	subi	r25, 0x01	; 1
     27e:	91 83       	std	Z+1, r25	; 0x01
     280:	2f bf       	out	0x3f, r18	; 63
     282:	0f c0       	rjmp	.+30     	; 0x2a2 <udd_sleep_mode+0x56>
     284:	90 91 43 23 	lds	r25, 0x2343	; 0x802343 <sleepmgr_locks+0x1>
     288:	9f 3f       	cpi	r25, 0xFF	; 255
     28a:	09 f4       	brne	.+2      	; 0x28e <udd_sleep_mode+0x42>
     28c:	ff cf       	rjmp	.-2      	; 0x28c <udd_sleep_mode+0x40>
     28e:	9f b7       	in	r25, 0x3f	; 63
     290:	99 83       	std	Y+1, r25	; 0x01
     292:	f8 94       	cli
     294:	29 81       	ldd	r18, Y+1	; 0x01
     296:	e2 e4       	ldi	r30, 0x42	; 66
     298:	f3 e2       	ldi	r31, 0x23	; 35
     29a:	91 81       	ldd	r25, Z+1	; 0x01
     29c:	9f 5f       	subi	r25, 0xFF	; 255
     29e:	91 83       	std	Z+1, r25	; 0x01
     2a0:	2f bf       	out	0x3f, r18	; 63
     2a2:	80 93 f8 21 	sts	0x21F8, r24	; 0x8021f8 <udd_b_idle>
     2a6:	05 c0       	rjmp	.+10     	; 0x2b2 <udd_sleep_mode+0x66>
     2a8:	90 91 f8 21 	lds	r25, 0x21F8	; 0x8021f8 <udd_b_idle>
     2ac:	99 23       	and	r25, r25
     2ae:	51 f3       	breq	.-44     	; 0x284 <udd_sleep_mode+0x38>
     2b0:	f8 cf       	rjmp	.-16     	; 0x2a2 <udd_sleep_mode+0x56>
     2b2:	0f 90       	pop	r0
     2b4:	0f 90       	pop	r0
     2b6:	df 91       	pop	r29
     2b8:	cf 91       	pop	r28
     2ba:	08 95       	ret

000002bc <udd_ctrl_init>:
     2bc:	0f 93       	push	r16
     2be:	e8 ec       	ldi	r30, 0xC8	; 200
     2c0:	f4 e0       	ldi	r31, 0x04	; 4
     2c2:	80 81       	ld	r24, Z
     2c4:	8f 7d       	andi	r24, 0xDF	; 223
     2c6:	80 83       	st	Z, r24
     2c8:	80 81       	ld	r24, Z
     2ca:	8f 7d       	andi	r24, 0xDF	; 223
     2cc:	80 83       	st	Z, r24
     2ce:	ec ec       	ldi	r30, 0xCC	; 204
     2d0:	f1 e2       	ldi	r31, 0x21	; 33
     2d2:	02 e0       	ldi	r16, 0x02	; 2
     2d4:	05 93       	las	Z, r16
     2d6:	10 92 ce 21 	sts	0x21CE, r1	; 0x8021ce <udd_sram+0x16>
     2da:	10 92 cf 21 	sts	0x21CF, r1	; 0x8021cf <udd_sram+0x17>
     2de:	00 e2       	ldi	r16, 0x20	; 32
     2e0:	06 93       	lac	Z, r16
     2e2:	00 e4       	ldi	r16, 0x40	; 64
     2e4:	06 93       	lac	Z, r16
     2e6:	e4 ec       	ldi	r30, 0xC4	; 196
     2e8:	f1 e2       	ldi	r31, 0x21	; 33
     2ea:	00 e4       	ldi	r16, 0x40	; 64
     2ec:	06 93       	lac	Z, r16
     2ee:	e2 e3       	ldi	r30, 0x32	; 50
     2f0:	f3 e2       	ldi	r31, 0x23	; 35
     2f2:	14 86       	std	Z+12, r1	; 0x0c
     2f4:	15 86       	std	Z+13, r1	; 0x0d
     2f6:	16 86       	std	Z+14, r1	; 0x0e
     2f8:	17 86       	std	Z+15, r1	; 0x0f
     2fa:	12 86       	std	Z+10, r1	; 0x0a
     2fc:	13 86       	std	Z+11, r1	; 0x0b
     2fe:	10 92 b5 21 	sts	0x21B5, r1	; 0x8021b5 <udd_ep_control_state>
     302:	0f 91       	pop	r16
     304:	08 95       	ret

00000306 <udd_ctrl_stall_data>:
     306:	0f 93       	push	r16
     308:	85 e0       	ldi	r24, 0x05	; 5
     30a:	80 93 b5 21 	sts	0x21B5, r24	; 0x8021b5 <udd_ep_control_state>
     30e:	ed ec       	ldi	r30, 0xCD	; 205
     310:	f1 e2       	ldi	r31, 0x21	; 33
     312:	04 e0       	ldi	r16, 0x04	; 4
     314:	05 93       	las	Z, r16
     316:	e5 ec       	ldi	r30, 0xC5	; 197
     318:	f1 e2       	ldi	r31, 0x21	; 33
     31a:	04 e0       	ldi	r16, 0x04	; 4
     31c:	05 93       	las	Z, r16
     31e:	0f 91       	pop	r16
     320:	08 95       	ret

00000322 <udd_ctrl_send_zlp_in>:
     322:	0f 93       	push	r16
     324:	83 e0       	ldi	r24, 0x03	; 3
     326:	80 93 b5 21 	sts	0x21B5, r24	; 0x8021b5 <udd_ep_control_state>
     32a:	10 92 ce 21 	sts	0x21CE, r1	; 0x8021ce <udd_sram+0x16>
     32e:	10 92 cf 21 	sts	0x21CF, r1	; 0x8021cf <udd_sram+0x17>
     332:	ec ec       	ldi	r30, 0xCC	; 204
     334:	f1 e2       	ldi	r31, 0x21	; 33
     336:	02 e0       	ldi	r16, 0x02	; 2
     338:	06 93       	lac	Z, r16
     33a:	0f 91       	pop	r16
     33c:	08 95       	ret

0000033e <udd_ctrl_endofrequest>:
     33e:	e0 91 3e 23 	lds	r30, 0x233E	; 0x80233e <udd_g_ctrlreq+0xc>
     342:	f0 91 3f 23 	lds	r31, 0x233F	; 0x80233f <udd_g_ctrlreq+0xd>
     346:	30 97       	sbiw	r30, 0x00	; 0
     348:	09 f0       	breq	.+2      	; 0x34c <udd_ctrl_endofrequest+0xe>
     34a:	19 95       	eicall
     34c:	08 95       	ret

0000034e <udd_ctrl_in_sent>:
     34e:	0f 93       	push	r16
     350:	cf 93       	push	r28
     352:	df 93       	push	r29
     354:	80 91 b5 21 	lds	r24, 0x21B5	; 0x8021b5 <udd_ep_control_state>
     358:	83 30       	cpi	r24, 0x03	; 3
     35a:	19 f4       	brne	.+6      	; 0x362 <udd_ctrl_in_sent+0x14>
     35c:	f0 df       	rcall	.-32     	; 0x33e <udd_ctrl_endofrequest>
     35e:	ae df       	rcall	.-164    	; 0x2bc <udd_ctrl_init>
     360:	5e c0       	rjmp	.+188    	; 0x41e <__LOCK_REGION_LENGTH__+0x1e>
     362:	80 91 b1 21 	lds	r24, 0x21B1	; 0x8021b1 <udd_ctrl_payload_nb_trans>
     366:	90 91 b2 21 	lds	r25, 0x21B2	; 0x8021b2 <udd_ctrl_payload_nb_trans+0x1>
     36a:	c0 91 3c 23 	lds	r28, 0x233C	; 0x80233c <udd_g_ctrlreq+0xa>
     36e:	d0 91 3d 23 	lds	r29, 0x233D	; 0x80233d <udd_g_ctrlreq+0xb>
     372:	c8 1b       	sub	r28, r24
     374:	d9 0b       	sbc	r29, r25
     376:	71 f5       	brne	.+92     	; 0x3d4 <udd_ctrl_in_sent+0x86>
     378:	20 91 b3 21 	lds	r18, 0x21B3	; 0x8021b3 <udd_ctrl_prev_payload_nb_trans>
     37c:	30 91 b4 21 	lds	r19, 0x21B4	; 0x8021b4 <udd_ctrl_prev_payload_nb_trans+0x1>
     380:	82 0f       	add	r24, r18
     382:	93 1f       	adc	r25, r19
     384:	80 93 b3 21 	sts	0x21B3, r24	; 0x8021b3 <udd_ctrl_prev_payload_nb_trans>
     388:	90 93 b4 21 	sts	0x21B4, r25	; 0x8021b4 <udd_ctrl_prev_payload_nb_trans+0x1>
     38c:	20 91 38 23 	lds	r18, 0x2338	; 0x802338 <udd_g_ctrlreq+0x6>
     390:	30 91 39 23 	lds	r19, 0x2339	; 0x802339 <udd_g_ctrlreq+0x7>
     394:	82 17       	cp	r24, r18
     396:	93 07       	cpc	r25, r19
     398:	21 f0       	breq	.+8      	; 0x3a2 <udd_ctrl_in_sent+0x54>
     39a:	80 91 cc 20 	lds	r24, 0x20CC	; 0x8020cc <__data_end>
     39e:	88 23       	and	r24, r24
     3a0:	41 f0       	breq	.+16     	; 0x3b2 <udd_ctrl_in_sent+0x64>
     3a2:	84 e0       	ldi	r24, 0x04	; 4
     3a4:	80 93 b5 21 	sts	0x21B5, r24	; 0x8021b5 <udd_ep_control_state>
     3a8:	e4 ec       	ldi	r30, 0xC4	; 196
     3aa:	f1 e2       	ldi	r31, 0x21	; 33
     3ac:	02 e0       	ldi	r16, 0x02	; 2
     3ae:	06 93       	lac	Z, r16
     3b0:	36 c0       	rjmp	.+108    	; 0x41e <__LOCK_REGION_LENGTH__+0x1e>
     3b2:	e0 91 40 23 	lds	r30, 0x2340	; 0x802340 <udd_g_ctrlreq+0xe>
     3b6:	f0 91 41 23 	lds	r31, 0x2341	; 0x802341 <udd_g_ctrlreq+0xf>
     3ba:	30 97       	sbiw	r30, 0x00	; 0
     3bc:	99 f0       	breq	.+38     	; 0x3e4 <udd_ctrl_in_sent+0x96>
     3be:	19 95       	eicall
     3c0:	88 23       	and	r24, r24
     3c2:	81 f0       	breq	.+32     	; 0x3e4 <udd_ctrl_in_sent+0x96>
     3c4:	10 92 b1 21 	sts	0x21B1, r1	; 0x8021b1 <udd_ctrl_payload_nb_trans>
     3c8:	10 92 b2 21 	sts	0x21B2, r1	; 0x8021b2 <udd_ctrl_payload_nb_trans+0x1>
     3cc:	c0 91 3c 23 	lds	r28, 0x233C	; 0x80233c <udd_g_ctrlreq+0xa>
     3d0:	d0 91 3d 23 	lds	r29, 0x233D	; 0x80233d <udd_g_ctrlreq+0xb>
     3d4:	c0 34       	cpi	r28, 0x40	; 64
     3d6:	d1 05       	cpc	r29, r1
     3d8:	28 f0       	brcs	.+10     	; 0x3e4 <udd_ctrl_in_sent+0x96>
     3da:	10 92 cc 20 	sts	0x20CC, r1	; 0x8020cc <__data_end>
     3de:	c0 e4       	ldi	r28, 0x40	; 64
     3e0:	d0 e0       	ldi	r29, 0x00	; 0
     3e2:	03 c0       	rjmp	.+6      	; 0x3ea <udd_ctrl_in_sent+0x9c>
     3e4:	81 e0       	ldi	r24, 0x01	; 1
     3e6:	80 93 cc 20 	sts	0x20CC, r24	; 0x8020cc <__data_end>
     3ea:	e8 eb       	ldi	r30, 0xB8	; 184
     3ec:	f1 e2       	ldi	r31, 0x21	; 33
     3ee:	c6 8b       	std	Z+22, r28	; 0x16
     3f0:	d7 8b       	std	Z+23, r29	; 0x17
     3f2:	80 91 b1 21 	lds	r24, 0x21B1	; 0x8021b1 <udd_ctrl_payload_nb_trans>
     3f6:	90 91 b2 21 	lds	r25, 0x21B2	; 0x8021b2 <udd_ctrl_payload_nb_trans+0x1>
     3fa:	20 91 3a 23 	lds	r18, 0x233A	; 0x80233a <udd_g_ctrlreq+0x8>
     3fe:	30 91 3b 23 	lds	r19, 0x233B	; 0x80233b <udd_g_ctrlreq+0x9>
     402:	28 0f       	add	r18, r24
     404:	39 1f       	adc	r19, r25
     406:	20 8f       	std	Z+24, r18	; 0x18
     408:	31 8f       	std	Z+25, r19	; 0x19
     40a:	c8 0f       	add	r28, r24
     40c:	d9 1f       	adc	r29, r25
     40e:	c0 93 b1 21 	sts	0x21B1, r28	; 0x8021b1 <udd_ctrl_payload_nb_trans>
     412:	d0 93 b2 21 	sts	0x21B2, r29	; 0x8021b2 <udd_ctrl_payload_nb_trans+0x1>
     416:	ec ec       	ldi	r30, 0xCC	; 204
     418:	f1 e2       	ldi	r31, 0x21	; 33
     41a:	02 e0       	ldi	r16, 0x02	; 2
     41c:	06 93       	lac	Z, r16
     41e:	df 91       	pop	r29
     420:	cf 91       	pop	r28
     422:	0f 91       	pop	r16
     424:	08 95       	ret

00000426 <udd_ep_get_size>:
     426:	fc 01       	movw	r30, r24
     428:	81 81       	ldd	r24, Z+1	; 0x01
     42a:	e8 2f       	mov	r30, r24
     42c:	e7 70       	andi	r30, 0x07	; 7
     42e:	8e 2f       	mov	r24, r30
     430:	90 e0       	ldi	r25, 0x00	; 0
     432:	fc 01       	movw	r30, r24
     434:	31 97       	sbiw	r30, 0x01	; 1
     436:	e7 30       	cpi	r30, 0x07	; 7
     438:	f1 05       	cpc	r31, r1
     43a:	d8 f4       	brcc	.+54     	; 0x472 <udd_ep_get_size+0x4c>
     43c:	88 27       	eor	r24, r24
     43e:	e2 50       	subi	r30, 0x02	; 2
     440:	ff 4f       	sbci	r31, 0xFF	; 255
     442:	8f 4f       	sbci	r24, 0xFF	; 255
     444:	0c 94 88 10 	jmp	0x2110	; 0x2110 <__tablejump2__>
     448:	80 e1       	ldi	r24, 0x10	; 16
     44a:	90 e0       	ldi	r25, 0x00	; 0
     44c:	08 95       	ret
     44e:	80 e2       	ldi	r24, 0x20	; 32
     450:	90 e0       	ldi	r25, 0x00	; 0
     452:	08 95       	ret
     454:	80 e4       	ldi	r24, 0x40	; 64
     456:	90 e0       	ldi	r25, 0x00	; 0
     458:	08 95       	ret
     45a:	80 e8       	ldi	r24, 0x80	; 128
     45c:	90 e0       	ldi	r25, 0x00	; 0
     45e:	08 95       	ret
     460:	80 e0       	ldi	r24, 0x00	; 0
     462:	91 e0       	ldi	r25, 0x01	; 1
     464:	08 95       	ret
     466:	80 e0       	ldi	r24, 0x00	; 0
     468:	92 e0       	ldi	r25, 0x02	; 2
     46a:	08 95       	ret
     46c:	8f ef       	ldi	r24, 0xFF	; 255
     46e:	93 e0       	ldi	r25, 0x03	; 3
     470:	08 95       	ret
     472:	88 e0       	ldi	r24, 0x08	; 8
     474:	90 e0       	ldi	r25, 0x00	; 0
     476:	08 95       	ret

00000478 <udd_ep_get_job>:
     478:	28 2f       	mov	r18, r24
     47a:	2f 70       	andi	r18, 0x0F	; 15
     47c:	30 e0       	ldi	r19, 0x00	; 0
     47e:	22 0f       	add	r18, r18
     480:	33 1f       	adc	r19, r19
     482:	08 2e       	mov	r0, r24
     484:	00 0c       	add	r0, r0
     486:	99 0b       	sbc	r25, r25
     488:	88 27       	eor	r24, r24
     48a:	99 0f       	add	r25, r25
     48c:	88 1f       	adc	r24, r24
     48e:	99 27       	eor	r25, r25
     490:	82 0f       	add	r24, r18
     492:	93 1f       	adc	r25, r19
     494:	02 97       	sbiw	r24, 0x02	; 2
     496:	9c 01       	movw	r18, r24
     498:	22 0f       	add	r18, r18
     49a:	33 1f       	adc	r19, r19
     49c:	22 0f       	add	r18, r18
     49e:	33 1f       	adc	r19, r19
     4a0:	22 0f       	add	r18, r18
     4a2:	33 1f       	adc	r19, r19
     4a4:	82 0f       	add	r24, r18
     4a6:	93 1f       	adc	r25, r19
     4a8:	83 5b       	subi	r24, 0xB3	; 179
     4aa:	9e 4d       	sbci	r25, 0xDE	; 222
     4ac:	08 95       	ret

000004ae <udd_ctrl_interrupt_tc_setup>:
     4ae:	0f 93       	push	r16
     4b0:	cf 93       	push	r28
     4b2:	80 91 cc 04 	lds	r24, 0x04CC	; 0x8004cc <__TEXT_REGION_LENGTH__+0x7004cc>
     4b6:	80 ff       	sbrs	r24, 0
     4b8:	65 c0       	rjmp	.+202    	; 0x584 <udd_ctrl_interrupt_tc_setup+0xd6>
     4ba:	81 e0       	ldi	r24, 0x01	; 1
     4bc:	80 93 cc 04 	sts	0x04CC, r24	; 0x8004cc <__TEXT_REGION_LENGTH__+0x7004cc>
     4c0:	e4 ec       	ldi	r30, 0xC4	; 196
     4c2:	f1 e2       	ldi	r31, 0x21	; 33
     4c4:	00 e8       	ldi	r16, 0x80	; 128
     4c6:	06 93       	lac	Z, r16
     4c8:	ec ec       	ldi	r30, 0xCC	; 204
     4ca:	f1 e2       	ldi	r31, 0x21	; 33
     4cc:	00 e8       	ldi	r16, 0x80	; 128
     4ce:	06 93       	lac	Z, r16
     4d0:	80 93 ca 04 	sts	0x04CA, r24	; 0x8004ca <__TEXT_REGION_LENGTH__+0x7004ca>
     4d4:	e4 ec       	ldi	r30, 0xC4	; 196
     4d6:	f1 e2       	ldi	r31, 0x21	; 33
     4d8:	00 e1       	ldi	r16, 0x10	; 16
     4da:	06 93       	lac	Z, r16
     4dc:	80 91 b5 21 	lds	r24, 0x21B5	; 0x8021b5 <udd_ep_control_state>
     4e0:	88 23       	and	r24, r24
     4e2:	29 f0       	breq	.+10     	; 0x4ee <udd_ctrl_interrupt_tc_setup+0x40>
     4e4:	83 50       	subi	r24, 0x03	; 3
     4e6:	82 30       	cpi	r24, 0x02	; 2
     4e8:	08 f4       	brcc	.+2      	; 0x4ec <udd_ctrl_interrupt_tc_setup+0x3e>
     4ea:	29 df       	rcall	.-430    	; 0x33e <udd_ctrl_endofrequest>
     4ec:	e7 de       	rcall	.-562    	; 0x2bc <udd_ctrl_init>
     4ee:	80 91 c6 21 	lds	r24, 0x21C6	; 0x8021c6 <udd_sram+0xe>
     4f2:	90 91 c7 21 	lds	r25, 0x21C7	; 0x8021c7 <udd_sram+0xf>
     4f6:	08 97       	sbiw	r24, 0x08	; 8
     4f8:	09 f0       	breq	.+2      	; 0x4fc <udd_ctrl_interrupt_tc_setup+0x4e>
     4fa:	46 c0       	rjmp	.+140    	; 0x588 <udd_ctrl_interrupt_tc_setup+0xda>
     4fc:	88 e0       	ldi	r24, 0x08	; 8
     4fe:	e1 e7       	ldi	r30, 0x71	; 113
     500:	f1 e2       	ldi	r31, 0x21	; 33
     502:	a2 e3       	ldi	r26, 0x32	; 50
     504:	b3 e2       	ldi	r27, 0x23	; 35
     506:	01 90       	ld	r0, Z+
     508:	0d 92       	st	X+, r0
     50a:	8a 95       	dec	r24
     50c:	e1 f7       	brne	.-8      	; 0x506 <udd_ctrl_interrupt_tc_setup+0x58>
     50e:	e8 ec       	ldi	r30, 0xC8	; 200
     510:	f4 e0       	ldi	r31, 0x04	; 4
     512:	80 81       	ld	r24, Z
     514:	80 62       	ori	r24, 0x20	; 32
     516:	80 83       	st	Z, r24
     518:	80 81       	ld	r24, Z
     51a:	80 62       	ori	r24, 0x20	; 32
     51c:	80 83       	st	Z, r24
     51e:	0e 94 b9 0d 	call	0x1b72	; 0x1b72 <udc_process_setup>
     522:	c8 2f       	mov	r28, r24
     524:	81 11       	cpse	r24, r1
     526:	03 c0       	rjmp	.+6      	; 0x52e <udd_ctrl_interrupt_tc_setup+0x80>
     528:	ee de       	rcall	.-548    	; 0x306 <udd_ctrl_stall_data>
     52a:	c1 e0       	ldi	r28, 0x01	; 1
     52c:	2e c0       	rjmp	.+92     	; 0x58a <udd_ctrl_interrupt_tc_setup+0xdc>
     52e:	80 91 32 23 	lds	r24, 0x2332	; 0x802332 <udd_g_ctrlreq>
     532:	88 23       	and	r24, r24
     534:	6c f4       	brge	.+26     	; 0x550 <udd_ctrl_interrupt_tc_setup+0xa2>
     536:	10 92 b3 21 	sts	0x21B3, r1	; 0x8021b3 <udd_ctrl_prev_payload_nb_trans>
     53a:	10 92 b4 21 	sts	0x21B4, r1	; 0x8021b4 <udd_ctrl_prev_payload_nb_trans+0x1>
     53e:	10 92 b1 21 	sts	0x21B1, r1	; 0x8021b1 <udd_ctrl_payload_nb_trans>
     542:	10 92 b2 21 	sts	0x21B2, r1	; 0x8021b2 <udd_ctrl_payload_nb_trans+0x1>
     546:	82 e0       	ldi	r24, 0x02	; 2
     548:	80 93 b5 21 	sts	0x21B5, r24	; 0x8021b5 <udd_ep_control_state>
     54c:	00 df       	rcall	.-512    	; 0x34e <udd_ctrl_in_sent>
     54e:	1d c0       	rjmp	.+58     	; 0x58a <udd_ctrl_interrupt_tc_setup+0xdc>
     550:	80 91 38 23 	lds	r24, 0x2338	; 0x802338 <udd_g_ctrlreq+0x6>
     554:	90 91 39 23 	lds	r25, 0x2339	; 0x802339 <udd_g_ctrlreq+0x7>
     558:	89 2b       	or	r24, r25
     55a:	11 f4       	brne	.+4      	; 0x560 <udd_ctrl_interrupt_tc_setup+0xb2>
     55c:	e2 de       	rcall	.-572    	; 0x322 <udd_ctrl_send_zlp_in>
     55e:	15 c0       	rjmp	.+42     	; 0x58a <udd_ctrl_interrupt_tc_setup+0xdc>
     560:	10 92 b3 21 	sts	0x21B3, r1	; 0x8021b3 <udd_ctrl_prev_payload_nb_trans>
     564:	10 92 b4 21 	sts	0x21B4, r1	; 0x8021b4 <udd_ctrl_prev_payload_nb_trans+0x1>
     568:	10 92 b1 21 	sts	0x21B1, r1	; 0x8021b1 <udd_ctrl_payload_nb_trans>
     56c:	10 92 b2 21 	sts	0x21B2, r1	; 0x8021b2 <udd_ctrl_payload_nb_trans+0x1>
     570:	81 e0       	ldi	r24, 0x01	; 1
     572:	80 93 b5 21 	sts	0x21B5, r24	; 0x8021b5 <udd_ep_control_state>
     576:	e4 ec       	ldi	r30, 0xC4	; 196
     578:	f1 e2       	ldi	r31, 0x21	; 33
     57a:	02 e0       	ldi	r16, 0x02	; 2
     57c:	06 93       	lac	Z, r16
     57e:	00 e2       	ldi	r16, 0x20	; 32
     580:	06 93       	lac	Z, r16
     582:	03 c0       	rjmp	.+6      	; 0x58a <udd_ctrl_interrupt_tc_setup+0xdc>
     584:	c0 e0       	ldi	r28, 0x00	; 0
     586:	01 c0       	rjmp	.+2      	; 0x58a <udd_ctrl_interrupt_tc_setup+0xdc>
     588:	c1 e0       	ldi	r28, 0x01	; 1
     58a:	8c 2f       	mov	r24, r28
     58c:	cf 91       	pop	r28
     58e:	0f 91       	pop	r16
     590:	08 95       	ret

00000592 <udd_ep_trans_complet>:
     592:	8f 92       	push	r8
     594:	9f 92       	push	r9
     596:	af 92       	push	r10
     598:	bf 92       	push	r11
     59a:	df 92       	push	r13
     59c:	ef 92       	push	r14
     59e:	ff 92       	push	r15
     5a0:	0f 93       	push	r16
     5a2:	1f 93       	push	r17
     5a4:	cf 93       	push	r28
     5a6:	df 93       	push	r29
     5a8:	d8 2e       	mov	r13, r24
     5aa:	66 df       	rcall	.-308    	; 0x478 <udd_ep_get_job>
     5ac:	8c 01       	movw	r16, r24
     5ae:	bd 2c       	mov	r11, r13
     5b0:	bb 1c       	adc	r11, r11
     5b2:	bb 24       	eor	r11, r11
     5b4:	bb 1c       	adc	r11, r11
     5b6:	cd 2d       	mov	r28, r13
     5b8:	cf 70       	andi	r28, 0x0F	; 15
     5ba:	d0 e0       	ldi	r29, 0x00	; 0
     5bc:	cc 0f       	add	r28, r28
     5be:	dd 1f       	adc	r29, r29
     5c0:	cb 0d       	add	r28, r11
     5c2:	d1 1d       	adc	r29, r1
     5c4:	ce 01       	movw	r24, r28
     5c6:	88 0f       	add	r24, r24
     5c8:	99 1f       	adc	r25, r25
     5ca:	88 0f       	add	r24, r24
     5cc:	99 1f       	adc	r25, r25
     5ce:	88 0f       	add	r24, r24
     5d0:	99 1f       	adc	r25, r25
     5d2:	9c 01       	movw	r18, r24
     5d4:	2c 53       	subi	r18, 0x3C	; 60
     5d6:	3e 4d       	sbci	r19, 0xDE	; 222
     5d8:	79 01       	movw	r14, r18
     5da:	c9 01       	movw	r24, r18
     5dc:	24 df       	rcall	.-440    	; 0x426 <udd_ep_get_size>
     5de:	4c 01       	movw	r8, r24
     5e0:	bb 20       	and	r11, r11
     5e2:	09 f4       	brne	.+2      	; 0x5e6 <udd_ep_trans_complet+0x54>
     5e4:	7b c0       	rjmp	.+246    	; 0x6dc <udd_ep_trans_complet+0x14a>
     5e6:	fe 01       	movw	r30, r28
     5e8:	ee 0f       	add	r30, r30
     5ea:	ff 1f       	adc	r31, r31
     5ec:	ee 0f       	add	r30, r30
     5ee:	ff 1f       	adc	r31, r31
     5f0:	ee 0f       	add	r30, r30
     5f2:	ff 1f       	adc	r31, r31
     5f4:	e8 54       	subi	r30, 0x48	; 72
     5f6:	fe 4d       	sbci	r31, 0xDE	; 222
     5f8:	22 89       	ldd	r18, Z+18	; 0x12
     5fa:	33 89       	ldd	r19, Z+19	; 0x13
     5fc:	d8 01       	movw	r26, r16
     5fe:	15 96       	adiw	r26, 0x05	; 5
     600:	8d 91       	ld	r24, X+
     602:	9c 91       	ld	r25, X
     604:	16 97       	sbiw	r26, 0x06	; 6
     606:	82 0f       	add	r24, r18
     608:	93 1f       	adc	r25, r19
     60a:	15 96       	adiw	r26, 0x05	; 5
     60c:	8d 93       	st	X+, r24
     60e:	9c 93       	st	X, r25
     610:	16 97       	sbiw	r26, 0x06	; 6
     612:	13 96       	adiw	r26, 0x03	; 3
     614:	2d 91       	ld	r18, X+
     616:	3c 91       	ld	r19, X
     618:	14 97       	sbiw	r26, 0x04	; 4
     61a:	82 17       	cp	r24, r18
     61c:	93 07       	cpc	r25, r19
     61e:	09 f4       	brne	.+2      	; 0x622 <udd_ep_trans_complet+0x90>
     620:	47 c0       	rjmp	.+142    	; 0x6b0 <udd_ep_trans_complet+0x11e>
     622:	28 1b       	sub	r18, r24
     624:	39 0b       	sbc	r19, r25
     626:	21 15       	cp	r18, r1
     628:	b4 e0       	ldi	r27, 0x04	; 4
     62a:	3b 07       	cpc	r19, r27
     62c:	40 f0       	brcs	.+16     	; 0x63e <udd_ep_trans_complet+0xac>
     62e:	2f ef       	ldi	r18, 0xFF	; 255
     630:	33 e0       	ldi	r19, 0x03	; 3
     632:	c9 01       	movw	r24, r18
     634:	b4 01       	movw	r22, r8
     636:	0e 94 74 10 	call	0x20e8	; 0x20e8 <__udivmodhi4>
     63a:	28 1b       	sub	r18, r24
     63c:	39 0b       	sbc	r19, r25
     63e:	f8 01       	movw	r30, r16
     640:	80 81       	ld	r24, Z
     642:	81 ff       	sbrs	r24, 1
     644:	0a c0       	rjmp	.+20     	; 0x65a <udd_ep_trans_complet+0xc8>
     646:	c9 01       	movw	r24, r18
     648:	b4 01       	movw	r22, r8
     64a:	0e 94 74 10 	call	0x20e8	; 0x20e8 <__udivmodhi4>
     64e:	41 e0       	ldi	r20, 0x01	; 1
     650:	89 2b       	or	r24, r25
     652:	09 f0       	breq	.+2      	; 0x656 <udd_ep_trans_complet+0xc4>
     654:	40 e0       	ldi	r20, 0x00	; 0
     656:	84 2f       	mov	r24, r20
     658:	01 c0       	rjmp	.+2      	; 0x65c <udd_ep_trans_complet+0xca>
     65a:	80 e0       	ldi	r24, 0x00	; 0
     65c:	d8 01       	movw	r26, r16
     65e:	9c 91       	ld	r25, X
     660:	80 fb       	bst	r24, 0
     662:	91 f9       	bld	r25, 1
     664:	9c 93       	st	X, r25
     666:	fe 01       	movw	r30, r28
     668:	ee 0f       	add	r30, r30
     66a:	ff 1f       	adc	r31, r31
     66c:	ee 0f       	add	r30, r30
     66e:	ff 1f       	adc	r31, r31
     670:	ee 0f       	add	r30, r30
     672:	ff 1f       	adc	r31, r31
     674:	e8 54       	subi	r30, 0x48	; 72
     676:	fe 4d       	sbci	r31, 0xDE	; 222
     678:	12 8a       	std	Z+18, r1	; 0x12
     67a:	13 8a       	std	Z+19, r1	; 0x13
     67c:	26 87       	std	Z+14, r18	; 0x0e
     67e:	37 87       	std	Z+15, r19	; 0x0f
     680:	11 96       	adiw	r26, 0x01	; 1
     682:	2d 91       	ld	r18, X+
     684:	3c 91       	ld	r19, X
     686:	12 97       	sbiw	r26, 0x02	; 2
     688:	15 96       	adiw	r26, 0x05	; 5
     68a:	8d 91       	ld	r24, X+
     68c:	9c 91       	ld	r25, X
     68e:	16 97       	sbiw	r26, 0x06	; 6
     690:	82 0f       	add	r24, r18
     692:	93 1f       	adc	r25, r19
     694:	cc 0f       	add	r28, r28
     696:	dd 1f       	adc	r29, r29
     698:	cc 0f       	add	r28, r28
     69a:	dd 1f       	adc	r29, r29
     69c:	cc 0f       	add	r28, r28
     69e:	dd 1f       	adc	r29, r29
     6a0:	c8 53       	subi	r28, 0x38	; 56
     6a2:	de 4d       	sbci	r29, 0xDE	; 222
     6a4:	88 83       	st	Y, r24
     6a6:	99 83       	std	Y+1, r25	; 0x01
     6a8:	f7 01       	movw	r30, r14
     6aa:	02 e0       	ldi	r16, 0x02	; 2
     6ac:	06 93       	lac	Z, r16
     6ae:	e8 c0       	rjmp	.+464    	; 0x880 <udd_ep_trans_complet+0x2ee>
     6b0:	d8 01       	movw	r26, r16
     6b2:	8c 91       	ld	r24, X
     6b4:	81 ff       	sbrs	r24, 1
     6b6:	d1 c0       	rjmp	.+418    	; 0x85a <udd_ep_trans_complet+0x2c8>
     6b8:	8d 7f       	andi	r24, 0xFD	; 253
     6ba:	8c 93       	st	X, r24
     6bc:	cc 0f       	add	r28, r28
     6be:	dd 1f       	adc	r29, r29
     6c0:	cc 0f       	add	r28, r28
     6c2:	dd 1f       	adc	r29, r29
     6c4:	cc 0f       	add	r28, r28
     6c6:	dd 1f       	adc	r29, r29
     6c8:	c8 54       	subi	r28, 0x48	; 72
     6ca:	de 4d       	sbci	r29, 0xDE	; 222
     6cc:	1a 8a       	std	Y+18, r1	; 0x12
     6ce:	1b 8a       	std	Y+19, r1	; 0x13
     6d0:	1e 86       	std	Y+14, r1	; 0x0e
     6d2:	1f 86       	std	Y+15, r1	; 0x0f
     6d4:	f7 01       	movw	r30, r14
     6d6:	02 e0       	ldi	r16, 0x02	; 2
     6d8:	06 93       	lac	Z, r16
     6da:	d2 c0       	rjmp	.+420    	; 0x880 <udd_ep_trans_complet+0x2ee>
     6dc:	fe 01       	movw	r30, r28
     6de:	ee 0f       	add	r30, r30
     6e0:	ff 1f       	adc	r31, r31
     6e2:	ee 0f       	add	r30, r30
     6e4:	ff 1f       	adc	r31, r31
     6e6:	ee 0f       	add	r30, r30
     6e8:	ff 1f       	adc	r31, r31
     6ea:	e8 54       	subi	r30, 0x48	; 72
     6ec:	fe 4d       	sbci	r31, 0xDE	; 222
     6ee:	a6 84       	ldd	r10, Z+14	; 0x0e
     6f0:	b7 84       	ldd	r11, Z+15	; 0x0f
     6f2:	d8 01       	movw	r26, r16
     6f4:	8c 91       	ld	r24, X
     6f6:	82 ff       	sbrs	r24, 2
     6f8:	1b c0       	rjmp	.+54     	; 0x730 <udd_ep_trans_complet+0x19e>
     6fa:	11 96       	adiw	r26, 0x01	; 1
     6fc:	ed 91       	ld	r30, X+
     6fe:	fc 91       	ld	r31, X
     700:	12 97       	sbiw	r26, 0x02	; 2
     702:	15 96       	adiw	r26, 0x05	; 5
     704:	2d 91       	ld	r18, X+
     706:	3c 91       	ld	r19, X
     708:	16 97       	sbiw	r26, 0x06	; 6
     70a:	13 96       	adiw	r26, 0x03	; 3
     70c:	8d 91       	ld	r24, X+
     70e:	9c 91       	ld	r25, X
     710:	14 97       	sbiw	r26, 0x04	; 4
     712:	b4 01       	movw	r22, r8
     714:	0e 94 74 10 	call	0x20e8	; 0x20e8 <__udivmodhi4>
     718:	b0 e4       	ldi	r27, 0x40	; 64
     71a:	db 9e       	mul	r13, r27
     71c:	b0 01       	movw	r22, r0
     71e:	11 24       	eor	r1, r1
     720:	63 57       	subi	r22, 0x73	; 115
     722:	7f 4d       	sbci	r23, 0xDF	; 223
     724:	ac 01       	movw	r20, r24
     726:	cf 01       	movw	r24, r30
     728:	82 0f       	add	r24, r18
     72a:	93 1f       	adc	r25, r19
     72c:	0e 94 90 10 	call	0x2120	; 0x2120 <memcpy>
     730:	f8 01       	movw	r30, r16
     732:	25 81       	ldd	r18, Z+5	; 0x05
     734:	36 81       	ldd	r19, Z+6	; 0x06
     736:	2a 0d       	add	r18, r10
     738:	3b 1d       	adc	r19, r11
     73a:	25 83       	std	Z+5, r18	; 0x05
     73c:	36 83       	std	Z+6, r19	; 0x06
     73e:	83 81       	ldd	r24, Z+3	; 0x03
     740:	94 81       	ldd	r25, Z+4	; 0x04
     742:	82 17       	cp	r24, r18
     744:	93 07       	cpc	r25, r19
     746:	68 f4       	brcc	.+26     	; 0x762 <udd_ep_trans_complet+0x1d0>
     748:	85 83       	std	Z+5, r24	; 0x05
     74a:	96 83       	std	Z+6, r25	; 0x06
     74c:	cc 0f       	add	r28, r28
     74e:	dd 1f       	adc	r29, r29
     750:	cc 0f       	add	r28, r28
     752:	dd 1f       	adc	r29, r29
     754:	cc 0f       	add	r28, r28
     756:	dd 1f       	adc	r29, r29
     758:	c8 54       	subi	r28, 0x48	; 72
     75a:	de 4d       	sbci	r29, 0xDE	; 222
     75c:	8a 89       	ldd	r24, Y+18	; 0x12
     75e:	9b 89       	ldd	r25, Y+19	; 0x13
     760:	7c c0       	rjmp	.+248    	; 0x85a <udd_ep_trans_complet+0x2c8>
     762:	fe 01       	movw	r30, r28
     764:	ee 0f       	add	r30, r30
     766:	ff 1f       	adc	r31, r31
     768:	ee 0f       	add	r30, r30
     76a:	ff 1f       	adc	r31, r31
     76c:	ee 0f       	add	r30, r30
     76e:	ff 1f       	adc	r31, r31
     770:	e8 54       	subi	r30, 0x48	; 72
     772:	fe 4d       	sbci	r31, 0xDE	; 222
     774:	42 89       	ldd	r20, Z+18	; 0x12
     776:	53 89       	ldd	r21, Z+19	; 0x13
     778:	4a 15       	cp	r20, r10
     77a:	5b 05       	cpc	r21, r11
     77c:	09 f0       	breq	.+2      	; 0x780 <udd_ep_trans_complet+0x1ee>
     77e:	6d c0       	rjmp	.+218    	; 0x85a <udd_ep_trans_complet+0x2c8>
     780:	28 17       	cp	r18, r24
     782:	39 07       	cpc	r19, r25
     784:	09 f4       	brne	.+2      	; 0x788 <udd_ep_trans_complet+0x1f6>
     786:	69 c0       	rjmp	.+210    	; 0x85a <udd_ep_trans_complet+0x2c8>
     788:	ac 01       	movw	r20, r24
     78a:	42 1b       	sub	r20, r18
     78c:	53 0b       	sbc	r21, r19
     78e:	9a 01       	movw	r18, r20
     790:	21 15       	cp	r18, r1
     792:	54 e0       	ldi	r21, 0x04	; 4
     794:	35 07       	cpc	r19, r21
     796:	58 f0       	brcs	.+22     	; 0x7ae <udd_ep_trans_complet+0x21c>
     798:	2f ef       	ldi	r18, 0xFF	; 255
     79a:	33 e0       	ldi	r19, 0x03	; 3
     79c:	c9 01       	movw	r24, r18
     79e:	b4 01       	movw	r22, r8
     7a0:	0e 94 74 10 	call	0x20e8	; 0x20e8 <__udivmodhi4>
     7a4:	d9 01       	movw	r26, r18
     7a6:	a8 1b       	sub	r26, r24
     7a8:	b9 0b       	sbc	r27, r25
     7aa:	cd 01       	movw	r24, r26
     7ac:	08 c0       	rjmp	.+16     	; 0x7be <udd_ep_trans_complet+0x22c>
     7ae:	c9 01       	movw	r24, r18
     7b0:	b4 01       	movw	r22, r8
     7b2:	0e 94 74 10 	call	0x20e8	; 0x20e8 <__udivmodhi4>
     7b6:	f9 01       	movw	r30, r18
     7b8:	e8 1b       	sub	r30, r24
     7ba:	f9 0b       	sbc	r31, r25
     7bc:	cf 01       	movw	r24, r30
     7be:	fe 01       	movw	r30, r28
     7c0:	ee 0f       	add	r30, r30
     7c2:	ff 1f       	adc	r31, r31
     7c4:	ee 0f       	add	r30, r30
     7c6:	ff 1f       	adc	r31, r31
     7c8:	ee 0f       	add	r30, r30
     7ca:	ff 1f       	adc	r31, r31
     7cc:	e8 54       	subi	r30, 0x48	; 72
     7ce:	fe 4d       	sbci	r31, 0xDE	; 222
     7d0:	16 86       	std	Z+14, r1	; 0x0e
     7d2:	17 86       	std	Z+15, r1	; 0x0f
     7d4:	88 15       	cp	r24, r8
     7d6:	99 05       	cpc	r25, r9
     7d8:	00 f5       	brcc	.+64     	; 0x81a <udd_ep_trans_complet+0x288>
     7da:	d8 01       	movw	r26, r16
     7dc:	8c 91       	ld	r24, X
     7de:	84 60       	ori	r24, 0x04	; 4
     7e0:	8c 93       	st	X, r24
     7e2:	b0 e4       	ldi	r27, 0x40	; 64
     7e4:	db 9e       	mul	r13, r27
     7e6:	c0 01       	movw	r24, r0
     7e8:	11 24       	eor	r1, r1
     7ea:	83 57       	subi	r24, 0x73	; 115
     7ec:	9f 4d       	sbci	r25, 0xDF	; 223
     7ee:	fe 01       	movw	r30, r28
     7f0:	ee 0f       	add	r30, r30
     7f2:	ff 1f       	adc	r31, r31
     7f4:	ee 0f       	add	r30, r30
     7f6:	ff 1f       	adc	r31, r31
     7f8:	ee 0f       	add	r30, r30
     7fa:	ff 1f       	adc	r31, r31
     7fc:	e8 53       	subi	r30, 0x38	; 56
     7fe:	fe 4d       	sbci	r31, 0xDE	; 222
     800:	80 83       	st	Z, r24
     802:	91 83       	std	Z+1, r25	; 0x01
     804:	cc 0f       	add	r28, r28
     806:	dd 1f       	adc	r29, r29
     808:	cc 0f       	add	r28, r28
     80a:	dd 1f       	adc	r29, r29
     80c:	cc 0f       	add	r28, r28
     80e:	dd 1f       	adc	r29, r29
     810:	c8 54       	subi	r28, 0x48	; 72
     812:	de 4d       	sbci	r29, 0xDE	; 222
     814:	8a 8a       	std	Y+18, r8	; 0x12
     816:	9b 8a       	std	Y+19, r9	; 0x13
     818:	1c c0       	rjmp	.+56     	; 0x852 <udd_ep_trans_complet+0x2c0>
     81a:	f8 01       	movw	r30, r16
     81c:	41 81       	ldd	r20, Z+1	; 0x01
     81e:	52 81       	ldd	r21, Z+2	; 0x02
     820:	25 81       	ldd	r18, Z+5	; 0x05
     822:	36 81       	ldd	r19, Z+6	; 0x06
     824:	24 0f       	add	r18, r20
     826:	35 1f       	adc	r19, r21
     828:	fe 01       	movw	r30, r28
     82a:	ee 0f       	add	r30, r30
     82c:	ff 1f       	adc	r31, r31
     82e:	ee 0f       	add	r30, r30
     830:	ff 1f       	adc	r31, r31
     832:	ee 0f       	add	r30, r30
     834:	ff 1f       	adc	r31, r31
     836:	e8 53       	subi	r30, 0x38	; 56
     838:	fe 4d       	sbci	r31, 0xDE	; 222
     83a:	20 83       	st	Z, r18
     83c:	31 83       	std	Z+1, r19	; 0x01
     83e:	cc 0f       	add	r28, r28
     840:	dd 1f       	adc	r29, r29
     842:	cc 0f       	add	r28, r28
     844:	dd 1f       	adc	r29, r29
     846:	cc 0f       	add	r28, r28
     848:	dd 1f       	adc	r29, r29
     84a:	c8 54       	subi	r28, 0x48	; 72
     84c:	de 4d       	sbci	r29, 0xDE	; 222
     84e:	8a 8b       	std	Y+18, r24	; 0x12
     850:	9b 8b       	std	Y+19, r25	; 0x13
     852:	f7 01       	movw	r30, r14
     854:	02 e0       	ldi	r16, 0x02	; 2
     856:	06 93       	lac	Z, r16
     858:	13 c0       	rjmp	.+38     	; 0x880 <udd_ep_trans_complet+0x2ee>
     85a:	d8 01       	movw	r26, r16
     85c:	8c 91       	ld	r24, X
     85e:	80 ff       	sbrs	r24, 0
     860:	0f c0       	rjmp	.+30     	; 0x880 <udd_ep_trans_complet+0x2ee>
     862:	8e 7f       	andi	r24, 0xFE	; 254
     864:	8c 93       	st	X, r24
     866:	17 96       	adiw	r26, 0x07	; 7
     868:	ed 91       	ld	r30, X+
     86a:	fc 91       	ld	r31, X
     86c:	18 97       	sbiw	r26, 0x08	; 8
     86e:	30 97       	sbiw	r30, 0x00	; 0
     870:	39 f0       	breq	.+14     	; 0x880 <udd_ep_trans_complet+0x2ee>
     872:	15 96       	adiw	r26, 0x05	; 5
     874:	6d 91       	ld	r22, X+
     876:	7c 91       	ld	r23, X
     878:	16 97       	sbiw	r26, 0x06	; 6
     87a:	4d 2d       	mov	r20, r13
     87c:	80 e0       	ldi	r24, 0x00	; 0
     87e:	19 95       	eicall
     880:	df 91       	pop	r29
     882:	cf 91       	pop	r28
     884:	1f 91       	pop	r17
     886:	0f 91       	pop	r16
     888:	ff 90       	pop	r15
     88a:	ef 90       	pop	r14
     88c:	df 90       	pop	r13
     88e:	bf 90       	pop	r11
     890:	af 90       	pop	r10
     892:	9f 90       	pop	r9
     894:	8f 90       	pop	r8
     896:	08 95       	ret

00000898 <udd_attach>:
     898:	1f 93       	push	r17
     89a:	cf 93       	push	r28
     89c:	df 93       	push	r29
     89e:	1f 92       	push	r1
     8a0:	cd b7       	in	r28, 0x3d	; 61
     8a2:	de b7       	in	r29, 0x3e	; 62
     8a4:	8f b7       	in	r24, 0x3f	; 63
     8a6:	89 83       	std	Y+1, r24	; 0x01
     8a8:	f8 94       	cli
     8aa:	19 81       	ldd	r17, Y+1	; 0x01
     8ac:	81 e0       	ldi	r24, 0x01	; 1
     8ae:	ce dc       	rcall	.-1636   	; 0x24c <udd_sleep_mode>
     8b0:	ea ec       	ldi	r30, 0xCA	; 202
     8b2:	f4 e0       	ldi	r31, 0x04	; 4
     8b4:	80 e4       	ldi	r24, 0x40	; 64
     8b6:	80 83       	st	Z, r24
     8b8:	80 e2       	ldi	r24, 0x20	; 32
     8ba:	80 83       	st	Z, r24
     8bc:	e1 ec       	ldi	r30, 0xC1	; 193
     8be:	f4 e0       	ldi	r31, 0x04	; 4
     8c0:	80 81       	ld	r24, Z
     8c2:	81 60       	ori	r24, 0x01	; 1
     8c4:	80 83       	st	Z, r24
     8c6:	a9 ec       	ldi	r26, 0xC9	; 201
     8c8:	b4 e0       	ldi	r27, 0x04	; 4
     8ca:	8c 91       	ld	r24, X
     8cc:	82 60       	ori	r24, 0x02	; 2
     8ce:	8c 93       	st	X, r24
     8d0:	e8 ec       	ldi	r30, 0xC8	; 200
     8d2:	f4 e0       	ldi	r31, 0x04	; 4
     8d4:	80 81       	ld	r24, Z
     8d6:	80 64       	ori	r24, 0x40	; 64
     8d8:	80 83       	st	Z, r24
     8da:	8c 91       	ld	r24, X
     8dc:	81 60       	ori	r24, 0x01	; 1
     8de:	8c 93       	st	X, r24
     8e0:	80 81       	ld	r24, Z
     8e2:	80 68       	ori	r24, 0x80	; 128
     8e4:	80 83       	st	Z, r24
     8e6:	1f bf       	out	0x3f, r17	; 63
     8e8:	0f 90       	pop	r0
     8ea:	df 91       	pop	r29
     8ec:	cf 91       	pop	r28
     8ee:	1f 91       	pop	r17
     8f0:	08 95       	ret

000008f2 <udd_enable>:
     8f2:	0f 93       	push	r16
     8f4:	1f 93       	push	r17
     8f6:	cf 93       	push	r28
     8f8:	df 93       	push	r29
     8fa:	1f 92       	push	r1
     8fc:	1f 92       	push	r1
     8fe:	cd b7       	in	r28, 0x3d	; 61
     900:	de b7       	in	r29, 0x3e	; 62
     902:	00 e6       	ldi	r16, 0x60	; 96
     904:	10 e0       	ldi	r17, 0x00	; 0
     906:	f8 01       	movw	r30, r16
     908:	10 82       	st	Z, r1
     90a:	80 e3       	ldi	r24, 0x30	; 48
     90c:	67 d5       	rcall	.+2766   	; 0x13dc <sysclk_enable_usb>
     90e:	e0 ec       	ldi	r30, 0xC0	; 192
     910:	f4 e0       	ldi	r31, 0x04	; 4
     912:	80 81       	ld	r24, Z
     914:	80 64       	ori	r24, 0x40	; 64
     916:	80 83       	st	Z, r24
     918:	81 e0       	ldi	r24, 0x01	; 1
     91a:	f8 01       	movw	r30, r16
     91c:	80 83       	st	Z, r24
     91e:	8f b7       	in	r24, 0x3f	; 63
     920:	8a 83       	std	Y+2, r24	; 0x02
     922:	f8 94       	cli
     924:	1a 81       	ldd	r17, Y+2	; 0x02
     926:	e8 eb       	ldi	r30, 0xB8	; 184
     928:	f1 e2       	ldi	r31, 0x21	; 33
     92a:	15 86       	std	Z+13, r1	; 0x0d
     92c:	15 8a       	std	Z+21, r1	; 0x15
     92e:	15 8e       	std	Z+29, r1	; 0x1d
     930:	15 a2       	std	Z+37, r1	; 0x25
     932:	15 a6       	std	Z+45, r1	; 0x2d
     934:	15 aa       	std	Z+53, r1	; 0x35
     936:	ed e4       	ldi	r30, 0x4D	; 77
     938:	f1 e2       	ldi	r31, 0x21	; 33
     93a:	80 81       	ld	r24, Z
     93c:	8e 7f       	andi	r24, 0xFE	; 254
     93e:	80 83       	st	Z, r24
     940:	e6 e5       	ldi	r30, 0x56	; 86
     942:	f1 e2       	ldi	r31, 0x21	; 33
     944:	80 81       	ld	r24, Z
     946:	8e 7f       	andi	r24, 0xFE	; 254
     948:	80 83       	st	Z, r24
     94a:	ef e5       	ldi	r30, 0x5F	; 95
     94c:	f1 e2       	ldi	r31, 0x21	; 33
     94e:	80 81       	ld	r24, Z
     950:	8e 7f       	andi	r24, 0xFE	; 254
     952:	80 83       	st	Z, r24
     954:	e8 e6       	ldi	r30, 0x68	; 104
     956:	f1 e2       	ldi	r31, 0x21	; 33
     958:	80 81       	ld	r24, Z
     95a:	8e 7f       	andi	r24, 0xFE	; 254
     95c:	80 83       	st	Z, r24
     95e:	6a e1       	ldi	r22, 0x1A	; 26
     960:	70 e0       	ldi	r23, 0x00	; 0
     962:	82 e0       	ldi	r24, 0x02	; 2
     964:	0e 94 63 10 	call	0x20c6	; 0x20c6 <nvm_read_byte>
     968:	8f 3f       	cpi	r24, 0xFF	; 255
     96a:	19 f0       	breq	.+6      	; 0x972 <udd_enable+0x80>
     96c:	80 93 fa 04 	sts	0x04FA, r24	; 0x8004fa <__TEXT_REGION_LENGTH__+0x7004fa>
     970:	03 c0       	rjmp	.+6      	; 0x978 <udd_enable+0x86>
     972:	8f e1       	ldi	r24, 0x1F	; 31
     974:	80 93 fa 04 	sts	0x04FA, r24	; 0x8004fa <__TEXT_REGION_LENGTH__+0x7004fa>
     978:	6b e1       	ldi	r22, 0x1B	; 27
     97a:	70 e0       	ldi	r23, 0x00	; 0
     97c:	82 e0       	ldi	r24, 0x02	; 2
     97e:	0e 94 63 10 	call	0x20c6	; 0x20c6 <nvm_read_byte>
     982:	8f 3f       	cpi	r24, 0xFF	; 255
     984:	19 f0       	breq	.+6      	; 0x98c <udd_enable+0x9a>
     986:	80 93 fb 04 	sts	0x04FB, r24	; 0x8004fb <__TEXT_REGION_LENGTH__+0x7004fb>
     98a:	03 c0       	rjmp	.+6      	; 0x992 <udd_enable+0xa0>
     98c:	8f e1       	ldi	r24, 0x1F	; 31
     98e:	80 93 fb 04 	sts	0x04FB, r24	; 0x8004fb <__TEXT_REGION_LENGTH__+0x7004fb>
     992:	e0 ec       	ldi	r30, 0xC0	; 192
     994:	f4 e0       	ldi	r31, 0x04	; 4
     996:	80 81       	ld	r24, Z
     998:	82 60       	ori	r24, 0x02	; 2
     99a:	80 83       	st	Z, r24
     99c:	80 81       	ld	r24, Z
     99e:	80 68       	ori	r24, 0x80	; 128
     9a0:	80 83       	st	Z, r24
     9a2:	80 81       	ld	r24, Z
     9a4:	80 61       	ori	r24, 0x10	; 16
     9a6:	80 83       	st	Z, r24
     9a8:	84 ec       	ldi	r24, 0xC4	; 196
     9aa:	91 e2       	ldi	r25, 0x21	; 33
     9ac:	86 83       	std	Z+6, r24	; 0x06
     9ae:	97 83       	std	Z+7, r25	; 0x07
     9b0:	80 81       	ld	r24, Z
     9b2:	80 62       	ori	r24, 0x20	; 32
     9b4:	80 83       	st	Z, r24
     9b6:	8f ef       	ldi	r24, 0xFF	; 255
     9b8:	80 93 c5 04 	sts	0x04C5, r24	; 0x8004c5 <__TEXT_REGION_LENGTH__+0x7004c5>
     9bc:	e8 ec       	ldi	r30, 0xC8	; 200
     9be:	f4 e0       	ldi	r31, 0x04	; 4
     9c0:	80 81       	ld	r24, Z
     9c2:	81 60       	ori	r24, 0x01	; 1
     9c4:	80 83       	st	Z, r24
     9c6:	10 92 f8 21 	sts	0x21F8, r1	; 0x8021f8 <udd_b_idle>
     9ca:	80 91 47 23 	lds	r24, 0x2347	; 0x802347 <sleepmgr_locks+0x5>
     9ce:	8f 3f       	cpi	r24, 0xFF	; 255
     9d0:	09 f4       	brne	.+2      	; 0x9d4 <udd_enable+0xe2>
     9d2:	ff cf       	rjmp	.-2      	; 0x9d2 <udd_enable+0xe0>
     9d4:	8f b7       	in	r24, 0x3f	; 63
     9d6:	89 83       	std	Y+1, r24	; 0x01
     9d8:	f8 94       	cli
     9da:	99 81       	ldd	r25, Y+1	; 0x01
     9dc:	e2 e4       	ldi	r30, 0x42	; 66
     9de:	f3 e2       	ldi	r31, 0x23	; 35
     9e0:	85 81       	ldd	r24, Z+5	; 0x05
     9e2:	8f 5f       	subi	r24, 0xFF	; 255
     9e4:	85 83       	std	Z+5, r24	; 0x05
     9e6:	9f bf       	out	0x3f, r25	; 63
     9e8:	57 df       	rcall	.-338    	; 0x898 <udd_attach>
     9ea:	1f bf       	out	0x3f, r17	; 63
     9ec:	0f 90       	pop	r0
     9ee:	0f 90       	pop	r0
     9f0:	df 91       	pop	r29
     9f2:	cf 91       	pop	r28
     9f4:	1f 91       	pop	r17
     9f6:	0f 91       	pop	r16
     9f8:	08 95       	ret

000009fa <udd_is_high_speed>:
     9fa:	80 e0       	ldi	r24, 0x00	; 0
     9fc:	08 95       	ret

000009fe <udd_set_address>:
     9fe:	80 93 c3 04 	sts	0x04C3, r24	; 0x8004c3 <__TEXT_REGION_LENGTH__+0x7004c3>
     a02:	08 95       	ret

00000a04 <udd_getaddress>:
     a04:	80 91 c3 04 	lds	r24, 0x04C3	; 0x8004c3 <__TEXT_REGION_LENGTH__+0x7004c3>
     a08:	08 95       	ret

00000a0a <udd_get_frame_number>:
     a0a:	80 91 f4 21 	lds	r24, 0x21F4	; 0x8021f4 <udd_sram+0x3c>
     a0e:	90 91 f5 21 	lds	r25, 0x21F5	; 0x8021f5 <udd_sram+0x3d>
     a12:	08 95       	ret

00000a14 <udd_get_micro_frame_number>:
     a14:	80 e0       	ldi	r24, 0x00	; 0
     a16:	90 e0       	ldi	r25, 0x00	; 0
     a18:	08 95       	ret

00000a1a <udd_set_setup_payload>:
     a1a:	e2 e3       	ldi	r30, 0x32	; 50
     a1c:	f3 e2       	ldi	r31, 0x23	; 35
     a1e:	80 87       	std	Z+8, r24	; 0x08
     a20:	91 87       	std	Z+9, r25	; 0x09
     a22:	62 87       	std	Z+10, r22	; 0x0a
     a24:	73 87       	std	Z+11, r23	; 0x0b
     a26:	08 95       	ret

00000a28 <udd_ep_alloc>:
     a28:	28 2f       	mov	r18, r24
     a2a:	2f 70       	andi	r18, 0x0F	; 15
     a2c:	30 e0       	ldi	r19, 0x00	; 0
     a2e:	22 0f       	add	r18, r18
     a30:	33 1f       	adc	r19, r19
     a32:	08 2e       	mov	r0, r24
     a34:	00 0c       	add	r0, r0
     a36:	99 0b       	sbc	r25, r25
     a38:	88 27       	eor	r24, r24
     a3a:	99 0f       	add	r25, r25
     a3c:	88 1f       	adc	r24, r24
     a3e:	99 27       	eor	r25, r25
     a40:	82 0f       	add	r24, r18
     a42:	93 1f       	adc	r25, r19
     a44:	fc 01       	movw	r30, r24
     a46:	ee 0f       	add	r30, r30
     a48:	ff 1f       	adc	r31, r31
     a4a:	ee 0f       	add	r30, r30
     a4c:	ff 1f       	adc	r31, r31
     a4e:	ee 0f       	add	r30, r30
     a50:	ff 1f       	adc	r31, r31
     a52:	e8 54       	subi	r30, 0x48	; 72
     a54:	fe 4d       	sbci	r31, 0xDE	; 222
     a56:	25 85       	ldd	r18, Z+13	; 0x0d
     a58:	20 7c       	andi	r18, 0xC0	; 192
     a5a:	09 f0       	breq	.+2      	; 0xa5e <udd_ep_alloc+0x36>
     a5c:	69 c0       	rjmp	.+210    	; 0xb30 <udd_ep_alloc+0x108>
     a5e:	63 70       	andi	r22, 0x03	; 3
     a60:	61 30       	cpi	r22, 0x01	; 1
     a62:	11 f0       	breq	.+4      	; 0xa68 <udd_ep_alloc+0x40>
     a64:	18 f4       	brcc	.+6      	; 0xa6c <udd_ep_alloc+0x44>
     a66:	04 c0       	rjmp	.+8      	; 0xa70 <udd_ep_alloc+0x48>
     a68:	20 ec       	ldi	r18, 0xC0	; 192
     a6a:	03 c0       	rjmp	.+6      	; 0xa72 <udd_ep_alloc+0x4a>
     a6c:	20 e8       	ldi	r18, 0x80	; 128
     a6e:	01 c0       	rjmp	.+2      	; 0xa72 <udd_ep_alloc+0x4a>
     a70:	20 e4       	ldi	r18, 0x40	; 64
     a72:	40 38       	cpi	r20, 0x80	; 128
     a74:	51 05       	cpc	r21, r1
     a76:	e9 f0       	breq	.+58     	; 0xab2 <udd_ep_alloc+0x8a>
     a78:	50 f4       	brcc	.+20     	; 0xa8e <udd_ep_alloc+0x66>
     a7a:	40 32       	cpi	r20, 0x20	; 32
     a7c:	51 05       	cpc	r21, r1
     a7e:	a9 f0       	breq	.+42     	; 0xaaa <udd_ep_alloc+0x82>
     a80:	40 34       	cpi	r20, 0x40	; 64
     a82:	51 05       	cpc	r21, r1
     a84:	a1 f0       	breq	.+40     	; 0xaae <udd_ep_alloc+0x86>
     a86:	40 31       	cpi	r20, 0x10	; 16
     a88:	51 05       	cpc	r21, r1
     a8a:	d9 f4       	brne	.+54     	; 0xac2 <udd_ep_alloc+0x9a>
     a8c:	0c c0       	rjmp	.+24     	; 0xaa6 <udd_ep_alloc+0x7e>
     a8e:	41 15       	cp	r20, r1
     a90:	32 e0       	ldi	r19, 0x02	; 2
     a92:	53 07       	cpc	r21, r19
     a94:	91 f0       	breq	.+36     	; 0xaba <udd_ep_alloc+0x92>
     a96:	4f 3f       	cpi	r20, 0xFF	; 255
     a98:	33 e0       	ldi	r19, 0x03	; 3
     a9a:	53 07       	cpc	r21, r19
     a9c:	81 f0       	breq	.+32     	; 0xabe <udd_ep_alloc+0x96>
     a9e:	41 15       	cp	r20, r1
     aa0:	51 40       	sbci	r21, 0x01	; 1
     aa2:	79 f4       	brne	.+30     	; 0xac2 <udd_ep_alloc+0x9a>
     aa4:	08 c0       	rjmp	.+16     	; 0xab6 <udd_ep_alloc+0x8e>
     aa6:	41 e0       	ldi	r20, 0x01	; 1
     aa8:	0d c0       	rjmp	.+26     	; 0xac4 <udd_ep_alloc+0x9c>
     aaa:	42 e0       	ldi	r20, 0x02	; 2
     aac:	0b c0       	rjmp	.+22     	; 0xac4 <udd_ep_alloc+0x9c>
     aae:	43 e0       	ldi	r20, 0x03	; 3
     ab0:	09 c0       	rjmp	.+18     	; 0xac4 <udd_ep_alloc+0x9c>
     ab2:	44 e0       	ldi	r20, 0x04	; 4
     ab4:	07 c0       	rjmp	.+14     	; 0xac4 <udd_ep_alloc+0x9c>
     ab6:	45 e0       	ldi	r20, 0x05	; 5
     ab8:	05 c0       	rjmp	.+10     	; 0xac4 <udd_ep_alloc+0x9c>
     aba:	46 e0       	ldi	r20, 0x06	; 6
     abc:	03 c0       	rjmp	.+6      	; 0xac4 <udd_ep_alloc+0x9c>
     abe:	47 e0       	ldi	r20, 0x07	; 7
     ac0:	01 c0       	rjmp	.+2      	; 0xac4 <udd_ep_alloc+0x9c>
     ac2:	40 e0       	ldi	r20, 0x00	; 0
     ac4:	fc 01       	movw	r30, r24
     ac6:	ee 0f       	add	r30, r30
     ac8:	ff 1f       	adc	r31, r31
     aca:	ee 0f       	add	r30, r30
     acc:	ff 1f       	adc	r31, r31
     ace:	ee 0f       	add	r30, r30
     ad0:	ff 1f       	adc	r31, r31
     ad2:	e8 54       	subi	r30, 0x48	; 72
     ad4:	fe 4d       	sbci	r31, 0xDE	; 222
     ad6:	15 86       	std	Z+13, r1	; 0x0d
     ad8:	36 e0       	ldi	r19, 0x06	; 6
     ada:	34 87       	std	Z+12, r19	; 0x0c
     adc:	24 2b       	or	r18, r20
     ade:	25 87       	std	Z+13, r18	; 0x0d
     ae0:	fc 01       	movw	r30, r24
     ae2:	ee 0f       	add	r30, r30
     ae4:	ff 1f       	adc	r31, r31
     ae6:	ee 0f       	add	r30, r30
     ae8:	ff 1f       	adc	r31, r31
     aea:	ee 0f       	add	r30, r30
     aec:	ff 1f       	adc	r31, r31
     aee:	e8 54       	subi	r30, 0x48	; 72
     af0:	fe 4d       	sbci	r31, 0xDE	; 222
     af2:	25 85       	ldd	r18, Z+13	; 0x0d
     af4:	20 7c       	andi	r18, 0xC0	; 192
     af6:	20 3c       	cpi	r18, 0xC0	; 192
     af8:	69 f4       	brne	.+26     	; 0xb14 <udd_ep_alloc+0xec>
     afa:	fc 01       	movw	r30, r24
     afc:	ee 0f       	add	r30, r30
     afe:	ff 1f       	adc	r31, r31
     b00:	ee 0f       	add	r30, r30
     b02:	ff 1f       	adc	r31, r31
     b04:	ee 0f       	add	r30, r30
     b06:	ff 1f       	adc	r31, r31
     b08:	e8 54       	subi	r30, 0x48	; 72
     b0a:	fe 4d       	sbci	r31, 0xDE	; 222
     b0c:	25 85       	ldd	r18, Z+13	; 0x0d
     b0e:	27 70       	andi	r18, 0x07	; 7
     b10:	27 30       	cpi	r18, 0x07	; 7
     b12:	81 f0       	breq	.+32     	; 0xb34 <udd_ep_alloc+0x10c>
     b14:	88 0f       	add	r24, r24
     b16:	99 1f       	adc	r25, r25
     b18:	88 0f       	add	r24, r24
     b1a:	99 1f       	adc	r25, r25
     b1c:	88 0f       	add	r24, r24
     b1e:	99 1f       	adc	r25, r25
     b20:	fc 01       	movw	r30, r24
     b22:	e8 54       	subi	r30, 0x48	; 72
     b24:	fe 4d       	sbci	r31, 0xDE	; 222
     b26:	85 85       	ldd	r24, Z+13	; 0x0d
     b28:	80 62       	ori	r24, 0x20	; 32
     b2a:	85 87       	std	Z+13, r24	; 0x0d
     b2c:	81 e0       	ldi	r24, 0x01	; 1
     b2e:	08 95       	ret
     b30:	80 e0       	ldi	r24, 0x00	; 0
     b32:	08 95       	ret
     b34:	81 e0       	ldi	r24, 0x01	; 1
     b36:	08 95       	ret

00000b38 <udd_ep_is_halted>:
     b38:	e8 2f       	mov	r30, r24
     b3a:	ef 70       	andi	r30, 0x0F	; 15
     b3c:	f0 e0       	ldi	r31, 0x00	; 0
     b3e:	ee 0f       	add	r30, r30
     b40:	ff 1f       	adc	r31, r31
     b42:	08 2e       	mov	r0, r24
     b44:	00 0c       	add	r0, r0
     b46:	99 0b       	sbc	r25, r25
     b48:	88 27       	eor	r24, r24
     b4a:	99 0f       	add	r25, r25
     b4c:	88 1f       	adc	r24, r24
     b4e:	99 27       	eor	r25, r25
     b50:	e8 0f       	add	r30, r24
     b52:	f9 1f       	adc	r31, r25
     b54:	ee 0f       	add	r30, r30
     b56:	ff 1f       	adc	r31, r31
     b58:	ee 0f       	add	r30, r30
     b5a:	ff 1f       	adc	r31, r31
     b5c:	ee 0f       	add	r30, r30
     b5e:	ff 1f       	adc	r31, r31
     b60:	e8 54       	subi	r30, 0x48	; 72
     b62:	fe 4d       	sbci	r31, 0xDE	; 222
     b64:	85 85       	ldd	r24, Z+13	; 0x0d
     b66:	82 fb       	bst	r24, 2
     b68:	88 27       	eor	r24, r24
     b6a:	80 f9       	bld	r24, 0
     b6c:	08 95       	ret

00000b6e <udd_ep_clear_halt>:
     b6e:	0f 93       	push	r16
     b70:	28 2f       	mov	r18, r24
     b72:	2f 70       	andi	r18, 0x0F	; 15
     b74:	30 e0       	ldi	r19, 0x00	; 0
     b76:	a9 01       	movw	r20, r18
     b78:	44 0f       	add	r20, r20
     b7a:	55 1f       	adc	r21, r21
     b7c:	28 2f       	mov	r18, r24
     b7e:	08 2e       	mov	r0, r24
     b80:	00 0c       	add	r0, r0
     b82:	33 0b       	sbc	r19, r19
     b84:	22 27       	eor	r18, r18
     b86:	33 0f       	add	r19, r19
     b88:	22 1f       	adc	r18, r18
     b8a:	33 27       	eor	r19, r19
     b8c:	24 0f       	add	r18, r20
     b8e:	35 1f       	adc	r19, r21
     b90:	a9 01       	movw	r20, r18
     b92:	44 0f       	add	r20, r20
     b94:	55 1f       	adc	r21, r21
     b96:	44 0f       	add	r20, r20
     b98:	55 1f       	adc	r21, r21
     b9a:	44 0f       	add	r20, r20
     b9c:	55 1f       	adc	r21, r21
     b9e:	fa 01       	movw	r30, r20
     ba0:	ec 53       	subi	r30, 0x3C	; 60
     ba2:	fe 4d       	sbci	r31, 0xDE	; 222
     ba4:	01 e0       	ldi	r16, 0x01	; 1
     ba6:	06 93       	lac	Z, r16
     ba8:	fa 01       	movw	r30, r20
     baa:	e8 54       	subi	r30, 0x48	; 72
     bac:	fe 4d       	sbci	r31, 0xDE	; 222
     bae:	95 85       	ldd	r25, Z+13	; 0x0d
     bb0:	92 ff       	sbrs	r25, 2
     bb2:	11 c0       	rjmp	.+34     	; 0xbd6 <udd_ep_clear_halt+0x68>
     bb4:	fa 01       	movw	r30, r20
     bb6:	e8 54       	subi	r30, 0x48	; 72
     bb8:	fe 4d       	sbci	r31, 0xDE	; 222
     bba:	95 85       	ldd	r25, Z+13	; 0x0d
     bbc:	9b 7f       	andi	r25, 0xFB	; 251
     bbe:	95 87       	std	Z+13, r25	; 0x0d
     bc0:	5b dc       	rcall	.-1866   	; 0x478 <udd_ep_get_job>
     bc2:	fc 01       	movw	r30, r24
     bc4:	80 81       	ld	r24, Z
     bc6:	80 ff       	sbrs	r24, 0
     bc8:	06 c0       	rjmp	.+12     	; 0xbd6 <udd_ep_clear_halt+0x68>
     bca:	8e 7f       	andi	r24, 0xFE	; 254
     bcc:	80 83       	st	Z, r24
     bce:	07 80       	ldd	r0, Z+7	; 0x07
     bd0:	f0 85       	ldd	r31, Z+8	; 0x08
     bd2:	e0 2d       	mov	r30, r0
     bd4:	19 95       	eicall
     bd6:	81 e0       	ldi	r24, 0x01	; 1
     bd8:	0f 91       	pop	r16
     bda:	08 95       	ret

00000bdc <udd_ep_run>:
     bdc:	5f 92       	push	r5
     bde:	6f 92       	push	r6
     be0:	7f 92       	push	r7
     be2:	8f 92       	push	r8
     be4:	9f 92       	push	r9
     be6:	af 92       	push	r10
     be8:	bf 92       	push	r11
     bea:	cf 92       	push	r12
     bec:	df 92       	push	r13
     bee:	ef 92       	push	r14
     bf0:	ff 92       	push	r15
     bf2:	0f 93       	push	r16
     bf4:	1f 93       	push	r17
     bf6:	cf 93       	push	r28
     bf8:	df 93       	push	r29
     bfa:	1f 92       	push	r1
     bfc:	cd b7       	in	r28, 0x3d	; 61
     bfe:	de b7       	in	r29, 0x3e	; 62
     c00:	78 2e       	mov	r7, r24
     c02:	66 2e       	mov	r6, r22
     c04:	4a 01       	movw	r8, r20
     c06:	59 01       	movw	r10, r18
     c08:	37 dc       	rcall	.-1938   	; 0x478 <udd_ep_get_job>
     c0a:	6c 01       	movw	r12, r24
     c0c:	57 2c       	mov	r5, r7
     c0e:	55 1c       	adc	r5, r5
     c10:	55 24       	eor	r5, r5
     c12:	55 1c       	adc	r5, r5
     c14:	87 2d       	mov	r24, r7
     c16:	8f 70       	andi	r24, 0x0F	; 15
     c18:	e8 2e       	mov	r14, r24
     c1a:	f1 2c       	mov	r15, r1
     c1c:	ee 0c       	add	r14, r14
     c1e:	ff 1c       	adc	r15, r15
     c20:	e5 0c       	add	r14, r5
     c22:	f1 1c       	adc	r15, r1
     c24:	f7 01       	movw	r30, r14
     c26:	ee 0f       	add	r30, r30
     c28:	ff 1f       	adc	r31, r31
     c2a:	ee 0f       	add	r30, r30
     c2c:	ff 1f       	adc	r31, r31
     c2e:	ee 0f       	add	r30, r30
     c30:	ff 1f       	adc	r31, r31
     c32:	e8 54       	subi	r30, 0x48	; 72
     c34:	fe 4d       	sbci	r31, 0xDE	; 222
     c36:	85 85       	ldd	r24, Z+13	; 0x0d
     c38:	80 7c       	andi	r24, 0xC0	; 192
     c3a:	09 f4       	brne	.+2      	; 0xc3e <udd_ep_run+0x62>
     c3c:	82 c0       	rjmp	.+260    	; 0xd42 <udd_ep_run+0x166>
     c3e:	f7 01       	movw	r30, r14
     c40:	ee 0f       	add	r30, r30
     c42:	ff 1f       	adc	r31, r31
     c44:	ee 0f       	add	r30, r30
     c46:	ff 1f       	adc	r31, r31
     c48:	ee 0f       	add	r30, r30
     c4a:	ff 1f       	adc	r31, r31
     c4c:	e8 54       	subi	r30, 0x48	; 72
     c4e:	fe 4d       	sbci	r31, 0xDE	; 222
     c50:	85 85       	ldd	r24, Z+13	; 0x0d
     c52:	80 7c       	andi	r24, 0xC0	; 192
     c54:	80 3c       	cpi	r24, 0xC0	; 192
     c56:	61 f0       	breq	.+24     	; 0xc70 <udd_ep_run+0x94>
     c58:	f7 01       	movw	r30, r14
     c5a:	ee 0f       	add	r30, r30
     c5c:	ff 1f       	adc	r31, r31
     c5e:	ee 0f       	add	r30, r30
     c60:	ff 1f       	adc	r31, r31
     c62:	ee 0f       	add	r30, r30
     c64:	ff 1f       	adc	r31, r31
     c66:	e8 54       	subi	r30, 0x48	; 72
     c68:	fe 4d       	sbci	r31, 0xDE	; 222
     c6a:	85 85       	ldd	r24, Z+13	; 0x0d
     c6c:	82 fd       	sbrc	r24, 2
     c6e:	6b c0       	rjmp	.+214    	; 0xd46 <udd_ep_run+0x16a>
     c70:	8f b7       	in	r24, 0x3f	; 63
     c72:	89 83       	std	Y+1, r24	; 0x01
     c74:	f8 94       	cli
     c76:	89 81       	ldd	r24, Y+1	; 0x01
     c78:	f6 01       	movw	r30, r12
     c7a:	90 81       	ld	r25, Z
     c7c:	90 ff       	sbrs	r25, 0
     c7e:	03 c0       	rjmp	.+6      	; 0xc86 <udd_ep_run+0xaa>
     c80:	8f bf       	out	0x3f, r24	; 63
     c82:	51 2c       	mov	r5, r1
     c84:	61 c0       	rjmp	.+194    	; 0xd48 <udd_ep_run+0x16c>
     c86:	f6 01       	movw	r30, r12
     c88:	90 81       	ld	r25, Z
     c8a:	91 60       	ori	r25, 0x01	; 1
     c8c:	90 83       	st	Z, r25
     c8e:	8f bf       	out	0x3f, r24	; 63
     c90:	81 82       	std	Z+1, r8	; 0x01
     c92:	92 82       	std	Z+2, r9	; 0x02
     c94:	a3 82       	std	Z+3, r10	; 0x03
     c96:	b4 82       	std	Z+4, r11	; 0x04
     c98:	15 82       	std	Z+5, r1	; 0x05
     c9a:	16 82       	std	Z+6, r1	; 0x06
     c9c:	07 83       	std	Z+7, r16	; 0x07
     c9e:	10 87       	std	Z+8, r17	; 0x08
     ca0:	61 10       	cpse	r6, r1
     ca2:	06 c0       	rjmp	.+12     	; 0xcb0 <udd_ep_run+0xd4>
     ca4:	91 e0       	ldi	r25, 0x01	; 1
     ca6:	a1 14       	cp	r10, r1
     ca8:	b1 04       	cpc	r11, r1
     caa:	19 f0       	breq	.+6      	; 0xcb2 <udd_ep_run+0xd6>
     cac:	90 e0       	ldi	r25, 0x00	; 0
     cae:	01 c0       	rjmp	.+2      	; 0xcb2 <udd_ep_run+0xd6>
     cb0:	91 e0       	ldi	r25, 0x01	; 1
     cb2:	f6 01       	movw	r30, r12
     cb4:	80 81       	ld	r24, Z
     cb6:	90 fb       	bst	r25, 0
     cb8:	81 f9       	bld	r24, 1
     cba:	8b 7f       	andi	r24, 0xFB	; 251
     cbc:	80 83       	st	Z, r24
     cbe:	55 20       	and	r5, r5
     cc0:	61 f0       	breq	.+24     	; 0xcda <udd_ep_run+0xfe>
     cc2:	f7 01       	movw	r30, r14
     cc4:	ee 0f       	add	r30, r30
     cc6:	ff 1f       	adc	r31, r31
     cc8:	ee 0f       	add	r30, r30
     cca:	ff 1f       	adc	r31, r31
     ccc:	ee 0f       	add	r30, r30
     cce:	ff 1f       	adc	r31, r31
     cd0:	e8 54       	subi	r30, 0x48	; 72
     cd2:	fe 4d       	sbci	r31, 0xDE	; 222
     cd4:	12 8a       	std	Z+18, r1	; 0x12
     cd6:	13 8a       	std	Z+19, r1	; 0x13
     cd8:	2f c0       	rjmp	.+94     	; 0xd38 <udd_ep_run+0x15c>
     cda:	f7 01       	movw	r30, r14
     cdc:	ee 0f       	add	r30, r30
     cde:	ff 1f       	adc	r31, r31
     ce0:	ee 0f       	add	r30, r30
     ce2:	ff 1f       	adc	r31, r31
     ce4:	ee 0f       	add	r30, r30
     ce6:	ff 1f       	adc	r31, r31
     ce8:	e8 54       	subi	r30, 0x48	; 72
     cea:	fe 4d       	sbci	r31, 0xDE	; 222
     cec:	85 85       	ldd	r24, Z+13	; 0x0d
     cee:	80 7c       	andi	r24, 0xC0	; 192
     cf0:	80 3c       	cpi	r24, 0xC0	; 192
     cf2:	a9 f4       	brne	.+42     	; 0xd1e <udd_ep_run+0x142>
     cf4:	c7 01       	movw	r24, r14
     cf6:	88 0f       	add	r24, r24
     cf8:	99 1f       	adc	r25, r25
     cfa:	88 0f       	add	r24, r24
     cfc:	99 1f       	adc	r25, r25
     cfe:	88 0f       	add	r24, r24
     d00:	99 1f       	adc	r25, r25
     d02:	8c 53       	subi	r24, 0x3C	; 60
     d04:	9e 4d       	sbci	r25, 0xDE	; 222
     d06:	8f db       	rcall	.-2274   	; 0x426 <udd_ep_get_size>
     d08:	bc 01       	movw	r22, r24
     d0a:	c5 01       	movw	r24, r10
     d0c:	0e 94 74 10 	call	0x20e8	; 0x20e8 <__udivmodhi4>
     d10:	89 2b       	or	r24, r25
     d12:	29 f0       	breq	.+10     	; 0xd1e <udd_ep_run+0x142>
     d14:	f6 01       	movw	r30, r12
     d16:	80 81       	ld	r24, Z
     d18:	8e 7f       	andi	r24, 0xFE	; 254
     d1a:	80 83       	st	Z, r24
     d1c:	15 c0       	rjmp	.+42     	; 0xd48 <udd_ep_run+0x16c>
     d1e:	f7 01       	movw	r30, r14
     d20:	ee 0f       	add	r30, r30
     d22:	ff 1f       	adc	r31, r31
     d24:	ee 0f       	add	r30, r30
     d26:	ff 1f       	adc	r31, r31
     d28:	ee 0f       	add	r30, r30
     d2a:	ff 1f       	adc	r31, r31
     d2c:	e8 54       	subi	r30, 0x48	; 72
     d2e:	fe 4d       	sbci	r31, 0xDE	; 222
     d30:	16 86       	std	Z+14, r1	; 0x0e
     d32:	17 86       	std	Z+15, r1	; 0x0f
     d34:	12 8a       	std	Z+18, r1	; 0x12
     d36:	13 8a       	std	Z+19, r1	; 0x13
     d38:	87 2d       	mov	r24, r7
     d3a:	2b dc       	rcall	.-1962   	; 0x592 <udd_ep_trans_complet>
     d3c:	55 24       	eor	r5, r5
     d3e:	53 94       	inc	r5
     d40:	03 c0       	rjmp	.+6      	; 0xd48 <udd_ep_run+0x16c>
     d42:	51 2c       	mov	r5, r1
     d44:	01 c0       	rjmp	.+2      	; 0xd48 <udd_ep_run+0x16c>
     d46:	51 2c       	mov	r5, r1
     d48:	85 2d       	mov	r24, r5
     d4a:	0f 90       	pop	r0
     d4c:	df 91       	pop	r29
     d4e:	cf 91       	pop	r28
     d50:	1f 91       	pop	r17
     d52:	0f 91       	pop	r16
     d54:	ff 90       	pop	r15
     d56:	ef 90       	pop	r14
     d58:	df 90       	pop	r13
     d5a:	cf 90       	pop	r12
     d5c:	bf 90       	pop	r11
     d5e:	af 90       	pop	r10
     d60:	9f 90       	pop	r9
     d62:	8f 90       	pop	r8
     d64:	7f 90       	pop	r7
     d66:	6f 90       	pop	r6
     d68:	5f 90       	pop	r5
     d6a:	08 95       	ret

00000d6c <udd_ep_abort>:
     d6c:	ff 92       	push	r15
     d6e:	0f 93       	push	r16
     d70:	1f 93       	push	r17
     d72:	cf 93       	push	r28
     d74:	df 93       	push	r29
     d76:	18 2f       	mov	r17, r24
     d78:	f8 2e       	mov	r15, r24
     d7a:	ff 1c       	adc	r15, r15
     d7c:	ff 24       	eor	r15, r15
     d7e:	ff 1c       	adc	r15, r15
     d80:	c8 2f       	mov	r28, r24
     d82:	cf 70       	andi	r28, 0x0F	; 15
     d84:	d0 e0       	ldi	r29, 0x00	; 0
     d86:	cc 0f       	add	r28, r28
     d88:	dd 1f       	adc	r29, r29
     d8a:	cf 0d       	add	r28, r15
     d8c:	d1 1d       	adc	r29, r1
     d8e:	74 db       	rcall	.-2328   	; 0x478 <udd_ep_get_job>
     d90:	dc 01       	movw	r26, r24
     d92:	fe 01       	movw	r30, r28
     d94:	ee 0f       	add	r30, r30
     d96:	ff 1f       	adc	r31, r31
     d98:	ee 0f       	add	r30, r30
     d9a:	ff 1f       	adc	r31, r31
     d9c:	ee 0f       	add	r30, r30
     d9e:	ff 1f       	adc	r31, r31
     da0:	ec 53       	subi	r30, 0x3C	; 60
     da2:	fe 4d       	sbci	r31, 0xDE	; 222
     da4:	02 e0       	ldi	r16, 0x02	; 2
     da6:	05 93       	las	Z, r16
     da8:	8c 91       	ld	r24, X
     daa:	80 ff       	sbrs	r24, 0
     dac:	22 c0       	rjmp	.+68     	; 0xdf2 <udd_ep_abort+0x86>
     dae:	8e 7f       	andi	r24, 0xFE	; 254
     db0:	8c 93       	st	X, r24
     db2:	17 96       	adiw	r26, 0x07	; 7
     db4:	ed 91       	ld	r30, X+
     db6:	fc 91       	ld	r31, X
     db8:	18 97       	sbiw	r26, 0x08	; 8
     dba:	30 97       	sbiw	r30, 0x00	; 0
     dbc:	d1 f0       	breq	.+52     	; 0xdf2 <udd_ep_abort+0x86>
     dbe:	ff 20       	and	r15, r15
     dc0:	59 f0       	breq	.+22     	; 0xdd8 <udd_ep_abort+0x6c>
     dc2:	cc 0f       	add	r28, r28
     dc4:	dd 1f       	adc	r29, r29
     dc6:	cc 0f       	add	r28, r28
     dc8:	dd 1f       	adc	r29, r29
     dca:	cc 0f       	add	r28, r28
     dcc:	dd 1f       	adc	r29, r29
     dce:	c8 54       	subi	r28, 0x48	; 72
     dd0:	de 4d       	sbci	r29, 0xDE	; 222
     dd2:	6a 89       	ldd	r22, Y+18	; 0x12
     dd4:	7b 89       	ldd	r23, Y+19	; 0x13
     dd6:	0a c0       	rjmp	.+20     	; 0xdec <udd_ep_abort+0x80>
     dd8:	cc 0f       	add	r28, r28
     dda:	dd 1f       	adc	r29, r29
     ddc:	cc 0f       	add	r28, r28
     dde:	dd 1f       	adc	r29, r29
     de0:	cc 0f       	add	r28, r28
     de2:	dd 1f       	adc	r29, r29
     de4:	c8 54       	subi	r28, 0x48	; 72
     de6:	de 4d       	sbci	r29, 0xDE	; 222
     de8:	6e 85       	ldd	r22, Y+14	; 0x0e
     dea:	7f 85       	ldd	r23, Y+15	; 0x0f
     dec:	41 2f       	mov	r20, r17
     dee:	81 e0       	ldi	r24, 0x01	; 1
     df0:	19 95       	eicall
     df2:	df 91       	pop	r29
     df4:	cf 91       	pop	r28
     df6:	1f 91       	pop	r17
     df8:	0f 91       	pop	r16
     dfa:	ff 90       	pop	r15
     dfc:	08 95       	ret

00000dfe <udd_ep_free>:
     dfe:	cf 93       	push	r28
     e00:	c8 2f       	mov	r28, r24
     e02:	b4 df       	rcall	.-152    	; 0xd6c <udd_ep_abort>
     e04:	ec 2f       	mov	r30, r28
     e06:	ef 70       	andi	r30, 0x0F	; 15
     e08:	f0 e0       	ldi	r31, 0x00	; 0
     e0a:	ee 0f       	add	r30, r30
     e0c:	ff 1f       	adc	r31, r31
     e0e:	8c 2f       	mov	r24, r28
     e10:	cc 0f       	add	r28, r28
     e12:	99 0b       	sbc	r25, r25
     e14:	88 27       	eor	r24, r24
     e16:	99 0f       	add	r25, r25
     e18:	88 1f       	adc	r24, r24
     e1a:	99 27       	eor	r25, r25
     e1c:	e8 0f       	add	r30, r24
     e1e:	f9 1f       	adc	r31, r25
     e20:	ee 0f       	add	r30, r30
     e22:	ff 1f       	adc	r31, r31
     e24:	ee 0f       	add	r30, r30
     e26:	ff 1f       	adc	r31, r31
     e28:	ee 0f       	add	r30, r30
     e2a:	ff 1f       	adc	r31, r31
     e2c:	e8 54       	subi	r30, 0x48	; 72
     e2e:	fe 4d       	sbci	r31, 0xDE	; 222
     e30:	15 86       	std	Z+13, r1	; 0x0d
     e32:	cf 91       	pop	r28
     e34:	08 95       	ret

00000e36 <udd_ep_set_halt>:
     e36:	e8 2f       	mov	r30, r24
     e38:	ef 70       	andi	r30, 0x0F	; 15
     e3a:	f0 e0       	ldi	r31, 0x00	; 0
     e3c:	ee 0f       	add	r30, r30
     e3e:	ff 1f       	adc	r31, r31
     e40:	28 2f       	mov	r18, r24
     e42:	08 2e       	mov	r0, r24
     e44:	00 0c       	add	r0, r0
     e46:	33 0b       	sbc	r19, r19
     e48:	22 27       	eor	r18, r18
     e4a:	33 0f       	add	r19, r19
     e4c:	22 1f       	adc	r18, r18
     e4e:	33 27       	eor	r19, r19
     e50:	e2 0f       	add	r30, r18
     e52:	f3 1f       	adc	r31, r19
     e54:	ee 0f       	add	r30, r30
     e56:	ff 1f       	adc	r31, r31
     e58:	ee 0f       	add	r30, r30
     e5a:	ff 1f       	adc	r31, r31
     e5c:	ee 0f       	add	r30, r30
     e5e:	ff 1f       	adc	r31, r31
     e60:	e8 54       	subi	r30, 0x48	; 72
     e62:	fe 4d       	sbci	r31, 0xDE	; 222
     e64:	95 85       	ldd	r25, Z+13	; 0x0d
     e66:	94 60       	ori	r25, 0x04	; 4
     e68:	95 87       	std	Z+13, r25	; 0x0d
     e6a:	80 df       	rcall	.-256    	; 0xd6c <udd_ep_abort>
     e6c:	81 e0       	ldi	r24, 0x01	; 1
     e6e:	08 95       	ret

00000e70 <__vector_125>:
 * USB bus event interrupt includes :
 * - USB line events SOF, reset, suspend, resume, wakeup
 * - endpoint control errors underflow, overflow, stall
 */
ISR(USB_BUSEVENT_vect)
{
     e70:	1f 92       	push	r1
     e72:	0f 92       	push	r0
     e74:	0f b6       	in	r0, 0x3f	; 63
     e76:	0f 92       	push	r0
     e78:	11 24       	eor	r1, r1
     e7a:	0b b6       	in	r0, 0x3b	; 59
     e7c:	0f 92       	push	r0
     e7e:	0f 93       	push	r16
     e80:	2f 93       	push	r18
     e82:	3f 93       	push	r19
     e84:	4f 93       	push	r20
     e86:	5f 93       	push	r21
     e88:	6f 93       	push	r22
     e8a:	7f 93       	push	r23
     e8c:	8f 93       	push	r24
     e8e:	9f 93       	push	r25
     e90:	af 93       	push	r26
     e92:	bf 93       	push	r27
     e94:	ef 93       	push	r30
     e96:	ff 93       	push	r31
	if (udd_is_start_of_frame_event()) {
     e98:	80 91 cb 04 	lds	r24, 0x04CB	; 0x8004cb <__TEXT_REGION_LENGTH__+0x7004cb>
     e9c:	88 23       	and	r24, r24
     e9e:	2c f4       	brge	.+10     	; 0xeaa <__vector_125+0x3a>
		udd_ack_start_of_frame_event();
     ea0:	80 e8       	ldi	r24, 0x80	; 128
     ea2:	80 93 ca 04 	sts	0x04CA, r24	; 0x8004ca <__TEXT_REGION_LENGTH__+0x7004ca>
		udc_sof_notify();
     ea6:	35 d6       	rcall	.+3178   	; 0x1b12 <udc_sof_notify>
#ifdef UDC_SOF_EVENT
		UDC_SOF_EVENT();
#endif
		goto udd_interrupt_bus_event_end;
     ea8:	87 c0       	rjmp	.+270    	; 0xfb8 <__vector_125+0x148>
}

static bool udd_ctrl_interrupt_error(void)
{
	// Underflow only managed for control endpoint
	if (udd_is_underflow_event()) {
     eaa:	80 91 cb 04 	lds	r24, 0x04CB	; 0x8004cb <__TEXT_REGION_LENGTH__+0x7004cb>
     eae:	82 ff       	sbrs	r24, 2
     eb0:	20 c0       	rjmp	.+64     	; 0xef2 <__vector_125+0x82>
		udd_ack_underflow_event();
     eb2:	84 e0       	ldi	r24, 0x04	; 4
     eb4:	80 93 ca 04 	sts	0x04CA, r24	; 0x8004ca <__TEXT_REGION_LENGTH__+0x7004ca>
		if (udd_control_in_underflow()) {
     eb8:	80 91 cc 21 	lds	r24, 0x21CC	; 0x8021cc <udd_sram+0x14>
     ebc:	86 ff       	sbrs	r24, 6
     ebe:	7c c0       	rjmp	.+248    	; 0xfb8 <__vector_125+0x148>
	udd_control_out_ack_tc();
}

static void udd_ctrl_underflow(void)
{
	if (udd_is_tc_event() || udd_ctrl_interrupt_tc_setup()) {
     ec0:	80 91 cc 04 	lds	r24, 0x04CC	; 0x8004cc <__TEXT_REGION_LENGTH__+0x7004cc>
     ec4:	81 fd       	sbrc	r24, 1
     ec6:	78 c0       	rjmp	.+240    	; 0xfb8 <__vector_125+0x148>
     ec8:	f2 da       	rcall	.-2588   	; 0x4ae <udd_ctrl_interrupt_tc_setup>
     eca:	81 11       	cpse	r24, r1
     ecc:	75 c0       	rjmp	.+234    	; 0xfb8 <__vector_125+0x148>
		return; // underflow ignored if a transfer complete has been no processed
	}
	if (UDD_EPCTRL_DATA_OUT == udd_ep_control_state) {
     ece:	80 91 b5 21 	lds	r24, 0x21B5	; 0x8021b5 <udd_ep_control_state>
     ed2:	81 30       	cpi	r24, 0x01	; 1
     ed4:	11 f4       	brne	.+4      	; 0xeda <__vector_125+0x6a>
		// Host want to stop OUT transaction
		// then stop to wait OUT data phase and wait IN ZLP handshake
		udd_ctrl_send_zlp_in();
     ed6:	25 da       	rcall	.-2998   	; 0x322 <udd_ctrl_send_zlp_in>
     ed8:	6f c0       	rjmp	.+222    	; 0xfb8 <__vector_125+0x148>
	} else if (UDD_EPCTRL_HANDSHAKE_WAIT_OUT_ZLP == udd_ep_control_state) {
     eda:	84 30       	cpi	r24, 0x04	; 4
     edc:	09 f0       	breq	.+2      	; 0xee0 <__vector_125+0x70>
     ede:	6c c0       	rjmp	.+216    	; 0xfb8 <__vector_125+0x148>
		// A OUT handshake is waiting by device,
		// but host want extra IN data then stall extra IN data and following status stage
		udd_control_in_enable_stall();
     ee0:	ed ec       	ldi	r30, 0xCD	; 205
     ee2:	f1 e2       	ldi	r31, 0x21	; 33
     ee4:	04 e0       	ldi	r16, 0x04	; 4
     ee6:	05 93       	las	Z, r16
		udd_control_out_enable_stall();
     ee8:	e5 ec       	ldi	r30, 0xC5	; 197
     eea:	f1 e2       	ldi	r31, 0x21	; 33
     eec:	04 e0       	ldi	r16, 0x04	; 4
     eee:	05 93       	las	Z, r16
     ef0:	63 c0       	rjmp	.+198    	; 0xfb8 <__vector_125+0x148>
			udd_ctrl_underflow();
		}
		return true;
	}
	// Overflow only managed for control endpoint
	if (udd_is_overflow_event()) {
     ef2:	80 91 cb 04 	lds	r24, 0x04CB	; 0x8004cb <__TEXT_REGION_LENGTH__+0x7004cb>
     ef6:	81 ff       	sbrs	r24, 1
     ef8:	5a c0       	rjmp	.+180    	; 0xfae <__vector_125+0x13e>
		udd_ack_overflow_event();
     efa:	82 e0       	ldi	r24, 0x02	; 2
     efc:	80 93 ca 04 	sts	0x04CA, r24	; 0x8004ca <__TEXT_REGION_LENGTH__+0x7004ca>
		if (udd_control_out_overflow()) {
     f00:	80 91 c4 21 	lds	r24, 0x21C4	; 0x8021c4 <udd_sram+0xc>
     f04:	86 ff       	sbrs	r24, 6
     f06:	58 c0       	rjmp	.+176    	; 0xfb8 <__vector_125+0x148>
	}
}

static void udd_ctrl_overflow(void)
{
	if (udd_is_tc_event() || udd_ctrl_interrupt_tc_setup()) {
     f08:	80 91 cc 04 	lds	r24, 0x04CC	; 0x8004cc <__TEXT_REGION_LENGTH__+0x7004cc>
     f0c:	81 fd       	sbrc	r24, 1
     f0e:	54 c0       	rjmp	.+168    	; 0xfb8 <__vector_125+0x148>
     f10:	ce da       	rcall	.-2660   	; 0x4ae <udd_ctrl_interrupt_tc_setup>
     f12:	81 11       	cpse	r24, r1
     f14:	51 c0       	rjmp	.+162    	; 0xfb8 <__vector_125+0x148>
		return; // overflow ignored if a transfer complete has been no processed
	}
	if (UDD_EPCTRL_DATA_IN == udd_ep_control_state) {
     f16:	80 91 b5 21 	lds	r24, 0x21B5	; 0x8021b5 <udd_ep_control_state>
     f1a:	82 30       	cpi	r24, 0x02	; 2
     f1c:	41 f4       	brne	.+16     	; 0xf2e <__vector_125+0xbe>
	udd_control_in_clear_NACK0();
}

static void udd_ctrl_send_zlp_out(void)
{
	udd_ep_control_state = UDD_EPCTRL_HANDSHAKE_WAIT_OUT_ZLP;
     f1e:	84 e0       	ldi	r24, 0x04	; 4
     f20:	80 93 b5 21 	sts	0x21B5, r24	; 0x8021b5 <udd_ep_control_state>
	// Valid reception of OUT packet on control endpoint
	udd_control_out_clear_NACK0();
     f24:	e4 ec       	ldi	r30, 0xC4	; 196
     f26:	f1 e2       	ldi	r31, 0x21	; 33
     f28:	02 e0       	ldi	r16, 0x02	; 2
     f2a:	06 93       	lac	Z, r16
     f2c:	45 c0       	rjmp	.+138    	; 0xfb8 <__vector_125+0x148>
	}
	if (UDD_EPCTRL_DATA_IN == udd_ep_control_state) {
		// Host want to stop IN transaction
		// then stop to wait IN data phase and wait OUT ZLP handshake
		udd_ctrl_send_zlp_out();
	} else if (UDD_EPCTRL_HANDSHAKE_WAIT_IN_ZLP == udd_ep_control_state) {
     f2e:	83 30       	cpi	r24, 0x03	; 3
     f30:	09 f0       	breq	.+2      	; 0xf34 <__vector_125+0xc4>
     f32:	42 c0       	rjmp	.+132    	; 0xfb8 <__vector_125+0x148>
		// A IN handshake is waiting by device,
		// but host want extra OUT data then stall extra OUT data and following status stage
		udd_control_in_enable_stall();
     f34:	ed ec       	ldi	r30, 0xCD	; 205
     f36:	f1 e2       	ldi	r31, 0x21	; 33
     f38:	04 e0       	ldi	r16, 0x04	; 4
     f3a:	05 93       	las	Z, r16
		udd_control_out_enable_stall();
     f3c:	e5 ec       	ldi	r30, 0xC5	; 197
     f3e:	f1 e2       	ldi	r31, 0x21	; 33
     f40:	04 e0       	ldi	r16, 0x04	; 4
     f42:	05 93       	las	Z, r16
     f44:	39 c0       	rjmp	.+114    	; 0xfb8 <__vector_125+0x148>

	if (udd_ctrl_interrupt_error()) {
		goto udd_interrupt_bus_event_end;
	}
	if (udd_is_reset_event()) {
		udd_ack_reset_event();
     f46:	80 e1       	ldi	r24, 0x10	; 16
     f48:	80 93 ca 04 	sts	0x04CA, r24	; 0x8004ca <__TEXT_REGION_LENGTH__+0x7004ca>
#if (0!=USB_DEVICE_MAX_EP)
		// Abort all endpoint jobs on going
		uint8_t i;
		for (i = 1; i <= USB_DEVICE_MAX_EP; i++) {
			udd_ep_abort(i);
     f4c:	81 e0       	ldi	r24, 0x01	; 1
     f4e:	0e df       	rcall	.-484    	; 0xd6c <udd_ep_abort>
			udd_ep_abort(i | USB_EP_DIR_IN);
     f50:	81 e8       	ldi	r24, 0x81	; 129
     f52:	0c df       	rcall	.-488    	; 0xd6c <udd_ep_abort>
		udd_ack_reset_event();
#if (0!=USB_DEVICE_MAX_EP)
		// Abort all endpoint jobs on going
		uint8_t i;
		for (i = 1; i <= USB_DEVICE_MAX_EP; i++) {
			udd_ep_abort(i);
     f54:	82 e0       	ldi	r24, 0x02	; 2
     f56:	0a df       	rcall	.-492    	; 0xd6c <udd_ep_abort>
			udd_ep_abort(i | USB_EP_DIR_IN);
     f58:	82 e8       	ldi	r24, 0x82	; 130
     f5a:	08 df       	rcall	.-496    	; 0xd6c <udd_ep_abort>
		}
#endif
		udc_reset();
     f5c:	b1 d5       	rcall	.+2914   	; 0x1ac0 <udc_reset>

		// Reset USB address to 0
		udd_set_device_address(0);
     f5e:	10 92 c3 04 	sts	0x04C3, r1	; 0x8004c3 <__TEXT_REGION_LENGTH__+0x7004c3>
#endif
	}

	// Enable endpoint
	ep_ctrl = udd_ep_get_ctrl(ep);
	udd_endpoint_disable(ep_ctrl);
     f62:	e8 eb       	ldi	r30, 0xB8	; 184
     f64:	f1 e2       	ldi	r31, 0x21	; 33
     f66:	15 86       	std	Z+13, r1	; 0x0d
	udd_endpoint_clear_status(ep_ctrl);
     f68:	96 e0       	ldi	r25, 0x06	; 6
     f6a:	94 87       	std	Z+12, r25	; 0x0c
	udd_endpoint_set_control(ep_ctrl, (uint8_t) type | (uint8_t) size);
     f6c:	83 e4       	ldi	r24, 0x43	; 67
     f6e:	85 87       	std	Z+13, r24	; 0x0d
#endif
	}

	// Enable endpoint
	ep_ctrl = udd_ep_get_ctrl(ep);
	udd_endpoint_disable(ep_ctrl);
     f70:	15 8a       	std	Z+21, r1	; 0x15
	udd_endpoint_clear_status(ep_ctrl);
     f72:	94 8b       	std	Z+20, r25	; 0x14
	udd_endpoint_set_control(ep_ctrl, (uint8_t) type | (uint8_t) size);
     f74:	85 8b       	std	Z+21, r24	; 0x15
		udd_set_device_address(0);
		// Alloc and configure control endpoint
		udd_ep_init(0, USB_EP_TYPE_CONTROL, USB_DEVICE_EP_CTRL_SIZE);
		udd_ep_init(0 | USB_EP_DIR_IN, USB_EP_TYPE_CONTROL,
				USB_DEVICE_EP_CTRL_SIZE);
		udd_control_out_set_buf(&udd_ctrl_buffer);
     f76:	81 e7       	ldi	r24, 0x71	; 113
     f78:	91 e2       	ldi	r25, 0x21	; 33
     f7a:	80 8b       	std	Z+16, r24	; 0x10
     f7c:	91 8b       	std	Z+17, r25	; 0x11
		// Reset endpoint control management
		udd_ctrl_init();
     f7e:	9e d9       	rcall	.-3268   	; 0x2bc <udd_ctrl_init>
		goto udd_interrupt_bus_event_end;
     f80:	1b c0       	rjmp	.+54     	; 0xfb8 <__vector_125+0x148>
	}

	if (udd_is_suspend_event()) {
     f82:	80 91 cb 04 	lds	r24, 0x04CB	; 0x8004cb <__TEXT_REGION_LENGTH__+0x7004cb>
     f86:	86 ff       	sbrs	r24, 6
     f88:	07 c0       	rjmp	.+14     	; 0xf98 <__vector_125+0x128>
		udd_ack_suspend_event();
     f8a:	80 e4       	ldi	r24, 0x40	; 64
     f8c:	80 93 ca 04 	sts	0x04CA, r24	; 0x8004ca <__TEXT_REGION_LENGTH__+0x7004ca>
		udd_sleep_mode(false); // Enter in SUSPEND mode
     f90:	80 e0       	ldi	r24, 0x00	; 0
     f92:	5c d9       	rcall	.-3400   	; 0x24c <udd_sleep_mode>
#ifdef UDC_SUSPEND_EVENT
		UDC_SUSPEND_EVENT();
     f94:	1e d1       	rcall	.+572    	; 0x11d2 <usb_callback_suspend_action>
#endif
		goto udd_interrupt_bus_event_end;
     f96:	10 c0       	rjmp	.+32     	; 0xfb8 <__vector_125+0x148>
	}

	if (udd_is_resume_event()) {
     f98:	80 91 cb 04 	lds	r24, 0x04CB	; 0x8004cb <__TEXT_REGION_LENGTH__+0x7004cb>
     f9c:	85 ff       	sbrs	r24, 5
     f9e:	0c c0       	rjmp	.+24     	; 0xfb8 <__vector_125+0x148>
		udd_ack_resume_event();
     fa0:	80 e2       	ldi	r24, 0x20	; 32
     fa2:	80 93 ca 04 	sts	0x04CA, r24	; 0x8004ca <__TEXT_REGION_LENGTH__+0x7004ca>
		udd_sleep_mode(true); // Enter in power reduction mode
     fa6:	81 e0       	ldi	r24, 0x01	; 1
     fa8:	51 d9       	rcall	.-3422   	; 0x24c <udd_sleep_mode>
#ifdef UDC_RESUME_EVENT
		UDC_RESUME_EVENT();
     faa:	14 d1       	rcall	.+552    	; 0x11d4 <usb_callback_resume_action>
#endif
		goto udd_interrupt_bus_event_end;
     fac:	05 c0       	rjmp	.+10     	; 0xfb8 <__vector_125+0x148>
	}

	if (udd_ctrl_interrupt_error()) {
		goto udd_interrupt_bus_event_end;
	}
	if (udd_is_reset_event()) {
     fae:	80 91 cb 04 	lds	r24, 0x04CB	; 0x8004cb <__TEXT_REGION_LENGTH__+0x7004cb>
     fb2:	84 fd       	sbrc	r24, 4
     fb4:	c8 cf       	rjmp	.-112    	; 0xf46 <__vector_125+0xd6>
     fb6:	e5 cf       	rjmp	.-54     	; 0xf82 <__vector_125+0x112>
		goto udd_interrupt_bus_event_end;
	}

udd_interrupt_bus_event_end:
	return;
}
     fb8:	ff 91       	pop	r31
     fba:	ef 91       	pop	r30
     fbc:	bf 91       	pop	r27
     fbe:	af 91       	pop	r26
     fc0:	9f 91       	pop	r25
     fc2:	8f 91       	pop	r24
     fc4:	7f 91       	pop	r23
     fc6:	6f 91       	pop	r22
     fc8:	5f 91       	pop	r21
     fca:	4f 91       	pop	r20
     fcc:	3f 91       	pop	r19
     fce:	2f 91       	pop	r18
     fd0:	0f 91       	pop	r16
     fd2:	0f 90       	pop	r0
     fd4:	0b be       	out	0x3b, r0	; 59
     fd6:	0f 90       	pop	r0
     fd8:	0f be       	out	0x3f, r0	; 63
     fda:	0f 90       	pop	r0
     fdc:	1f 90       	pop	r1
     fde:	18 95       	reti

00000fe0 <__vector_126>:
 * \brief Function called by USB transfer complete interrupt
 *
 * USB transfer complete interrupt includes events about endpoint transfer on all endpoints.
 */
ISR(USB_TRNCOMPL_vect)
{
     fe0:	1f 92       	push	r1
     fe2:	0f 92       	push	r0
     fe4:	0f b6       	in	r0, 0x3f	; 63
     fe6:	0f 92       	push	r0
     fe8:	11 24       	eor	r1, r1
     fea:	0b b6       	in	r0, 0x3b	; 59
     fec:	0f 92       	push	r0
     fee:	0f 93       	push	r16
     ff0:	1f 93       	push	r17
     ff2:	2f 93       	push	r18
     ff4:	3f 93       	push	r19
     ff6:	4f 93       	push	r20
     ff8:	5f 93       	push	r21
     ffa:	6f 93       	push	r22
     ffc:	7f 93       	push	r23
     ffe:	8f 93       	push	r24
    1000:	9f 93       	push	r25
    1002:	af 93       	push	r26
    1004:	bf 93       	push	r27
    1006:	cf 93       	push	r28
    1008:	df 93       	push	r29
    100a:	ef 93       	push	r30
    100c:	ff 93       	push	r31
	int8_t rp;
	UDD_EP_t *ep_ctrl;
	udd_ep_id_t ep;
#endif

	if (!udd_is_tc_event()) {
    100e:	80 91 cc 04 	lds	r24, 0x04CC	; 0x8004cc <__TEXT_REGION_LENGTH__+0x7004cc>
    1012:	81 fd       	sbrc	r24, 1
    1014:	03 c0       	rjmp	.+6      	; 0x101c <__vector_126+0x3c>
		// If no other transfer complete
		// then check reception of SETUP packet on control endpoint
		if (udd_ctrl_interrupt_tc_setup()) {
    1016:	4b da       	rcall	.-2922   	; 0x4ae <udd_ctrl_interrupt_tc_setup>
    1018:	81 11       	cpse	r24, r1
    101a:	c4 c0       	rjmp	.+392    	; 0x11a4 <__vector_126+0x1c4>
			goto udd_interrupt_tc_end;
		}
		Assert(false);
	}
	// Check IN/OUT transfer complete on all endpoints
	udd_ack_tc_event();
    101c:	82 e0       	ldi	r24, 0x02	; 2
    101e:	80 93 cc 04 	sts	0x04CC, r24	; 0x8004cc <__TEXT_REGION_LENGTH__+0x7004cc>

#if (0!=USB_DEVICE_MAX_EP)
	//** Decode TC FIFO
	// Compute ep addr
	rp = udd_get_fifo_rp();
    1022:	80 91 c5 04 	lds	r24, 0x04C5	; 0x8004c5 <__TEXT_REGION_LENGTH__+0x7004c5>
	i_fifo = 2 * (1 + ~rp);
    1026:	81 95       	neg	r24
    1028:	88 0f       	add	r24, r24
	ad = ((uint16_t) udd_sram.ep_ctrl) - i_fifo;
    102a:	e4 ec       	ldi	r30, 0xC4	; 196
    102c:	f1 e2       	ldi	r31, 0x21	; 33
    102e:	e8 1b       	sub	r30, r24
    1030:	f1 09       	sbc	r31, r1
	p_ad = (uint16_t *) ad;
	// Compute ep
	ep_index = (((uint16_t) * p_ad - ((uint16_t) udd_sram.ep_ctrl)) >> 3);
    1032:	20 81       	ld	r18, Z
    1034:	31 81       	ldd	r19, Z+1	; 0x01
    1036:	24 5c       	subi	r18, 0xC4	; 196
    1038:	31 42       	sbci	r19, 0x21	; 33
    103a:	36 95       	lsr	r19
    103c:	27 95       	ror	r18
    103e:	36 95       	lsr	r19
    1040:	27 95       	ror	r18
    1042:	36 95       	lsr	r19
    1044:	27 95       	ror	r18
	ep = (ep_index / 2) + ((ep_index & 1) ? USB_EP_DIR_IN : 0);
    1046:	82 2f       	mov	r24, r18
    1048:	86 95       	lsr	r24
    104a:	20 fd       	sbrc	r18, 0
    104c:	02 c0       	rjmp	.+4      	; 0x1052 <__vector_126+0x72>
    104e:	90 e0       	ldi	r25, 0x00	; 0
    1050:	01 c0       	rjmp	.+2      	; 0x1054 <__vector_126+0x74>
    1052:	90 e8       	ldi	r25, 0x80	; 128
    1054:	89 0f       	add	r24, r25
	udd_endpoint_set_control(ep_ctrl, (uint8_t) type | (uint8_t) size);
}

static UDD_EP_t *udd_ep_get_ctrl(udd_ep_id_t ep)
{
	return &udd_sram.ep_ctrl[(2 * (ep & USB_EP_ADDR_MASK) +
    1056:	e8 2f       	mov	r30, r24
    1058:	ef 70       	andi	r30, 0x0F	; 15
    105a:	f0 e0       	ldi	r31, 0x00	; 0
    105c:	ee 0f       	add	r30, r30
    105e:	ff 1f       	adc	r31, r31
			((ep & USB_EP_DIR_IN) ? 1 : 0))];
    1060:	28 2f       	mov	r18, r24
    1062:	08 2e       	mov	r0, r24
    1064:	00 0c       	add	r0, r0
    1066:	33 0b       	sbc	r19, r19
    1068:	22 27       	eor	r18, r18
    106a:	33 0f       	add	r19, r19
    106c:	22 1f       	adc	r18, r18
    106e:	33 27       	eor	r19, r19
	udd_endpoint_set_control(ep_ctrl, (uint8_t) type | (uint8_t) size);
}

static UDD_EP_t *udd_ep_get_ctrl(udd_ep_id_t ep)
{
	return &udd_sram.ep_ctrl[(2 * (ep & USB_EP_ADDR_MASK) +
    1070:	e2 0f       	add	r30, r18
    1072:	f3 1f       	adc	r31, r19
	ep = (ep_index / 2) + ((ep_index & 1) ? USB_EP_DIR_IN : 0);
	Assert(USB_DEVICE_MAX_EP >= (ep & USB_EP_ADDR_MASK));

	// Ack IT TC of endpoint
	ep_ctrl = udd_ep_get_ctrl(ep);
	if (!udd_endpoint_transfer_complete(ep_ctrl)) {
    1074:	df 01       	movw	r26, r30
    1076:	aa 0f       	add	r26, r26
    1078:	bb 1f       	adc	r27, r27
    107a:	aa 0f       	add	r26, r26
    107c:	bb 1f       	adc	r27, r27
    107e:	aa 0f       	add	r26, r26
    1080:	bb 1f       	adc	r27, r27
    1082:	a8 54       	subi	r26, 0x48	; 72
    1084:	be 4d       	sbci	r27, 0xDE	; 222
    1086:	1c 96       	adiw	r26, 0x0c	; 12
    1088:	9c 91       	ld	r25, X
    108a:	95 ff       	sbrs	r25, 5
    108c:	8b c0       	rjmp	.+278    	; 0x11a4 <__vector_126+0x1c4>
		return; // Error, TC is generated by Multipacket transfer
	}
	udd_endpoint_ack_transfer_complete(ep_ctrl);
    108e:	ee 0f       	add	r30, r30
    1090:	ff 1f       	adc	r31, r31
    1092:	ee 0f       	add	r30, r30
    1094:	ff 1f       	adc	r31, r31
    1096:	ee 0f       	add	r30, r30
    1098:	ff 1f       	adc	r31, r31
    109a:	ec 53       	subi	r30, 0x3C	; 60
    109c:	fe 4d       	sbci	r31, 0xDE	; 222
    109e:	00 e2       	ldi	r16, 0x20	; 32
    10a0:	06 93       	lac	Z, r16

	// Check status on control endpoint
	if (ep == 0) {
    10a2:	81 11       	cpse	r24, r1
    10a4:	7a c0       	rjmp	.+244    	; 0x119a <__vector_126+0x1ba>

static void udd_ctrl_out_received(void)
{
	uint16_t nb_data;

	if (UDD_EPCTRL_HANDSHAKE_WAIT_OUT_ZLP == udd_ep_control_state) {
    10a6:	80 91 b5 21 	lds	r24, 0x21B5	; 0x8021b5 <udd_ep_control_state>
    10aa:	84 30       	cpi	r24, 0x04	; 4
    10ac:	19 f4       	brne	.+6      	; 0x10b4 <__vector_126+0xd4>
		// Valid end of setup request
		udd_ctrl_endofrequest();
    10ae:	47 d9       	rcall	.-3442   	; 0x33e <udd_ctrl_endofrequest>
		// Reinitializes control endpoint management
		udd_ctrl_init();
    10b0:	05 d9       	rcall	.-3574   	; 0x2bc <udd_ctrl_init>
    10b2:	78 c0       	rjmp	.+240    	; 0x11a4 <__vector_126+0x1c4>
		return;
	}
	Assert(udd_ep_control_state == UDD_EPCTRL_DATA_OUT);

	// Read data received during OUT phase
	nb_data = udd_control_out_get_bytecnt();
    10b4:	00 91 c6 21 	lds	r16, 0x21C6	; 0x8021c6 <udd_sram+0xe>
    10b8:	10 91 c7 21 	lds	r17, 0x21C7	; 0x8021c7 <udd_sram+0xf>

	if (udd_g_ctrlreq.payload_size < (udd_ctrl_payload_nb_trans + nb_data)) {
    10bc:	80 91 3c 23 	lds	r24, 0x233C	; 0x80233c <udd_g_ctrlreq+0xa>
    10c0:	90 91 3d 23 	lds	r25, 0x233D	; 0x80233d <udd_g_ctrlreq+0xb>
    10c4:	c0 91 b1 21 	lds	r28, 0x21B1	; 0x8021b1 <udd_ctrl_payload_nb_trans>
    10c8:	d0 91 b2 21 	lds	r29, 0x21B2	; 0x8021b2 <udd_ctrl_payload_nb_trans+0x1>
    10cc:	9e 01       	movw	r18, r28
    10ce:	20 0f       	add	r18, r16
    10d0:	31 1f       	adc	r19, r17
    10d2:	82 17       	cp	r24, r18
    10d4:	93 07       	cpc	r25, r19
    10d6:	18 f4       	brcc	.+6      	; 0x10de <__vector_126+0xfe>
		// Payload buffer too small, ignore data remaining
		nb_data = udd_g_ctrlreq.payload_size - udd_ctrl_payload_nb_trans;
    10d8:	8c 01       	movw	r16, r24
    10da:	0c 1b       	sub	r16, r28
    10dc:	1d 0b       	sbc	r17, r29
	}

	memcpy((uint8_t *) (udd_g_ctrlreq.payload + udd_ctrl_payload_nb_trans),
    10de:	80 91 3a 23 	lds	r24, 0x233A	; 0x80233a <udd_g_ctrlreq+0x8>
    10e2:	90 91 3b 23 	lds	r25, 0x233B	; 0x80233b <udd_g_ctrlreq+0x9>
    10e6:	a8 01       	movw	r20, r16
    10e8:	61 e7       	ldi	r22, 0x71	; 113
    10ea:	71 e2       	ldi	r23, 0x21	; 33
    10ec:	8c 0f       	add	r24, r28
    10ee:	9d 1f       	adc	r25, r29
    10f0:	0e 94 90 10 	call	0x2120	; 0x2120 <memcpy>
			udd_ctrl_buffer, nb_data);
	udd_ctrl_payload_nb_trans += nb_data;
    10f4:	c0 0f       	add	r28, r16
    10f6:	d1 1f       	adc	r29, r17
    10f8:	c0 93 b1 21 	sts	0x21B1, r28	; 0x8021b1 <udd_ctrl_payload_nb_trans>
    10fc:	d0 93 b2 21 	sts	0x21B2, r29	; 0x8021b2 <udd_ctrl_payload_nb_trans+0x1>

	if ((USB_DEVICE_EP_CTRL_SIZE != nb_data) || (udd_g_ctrlreq.req.wLength
    1100:	00 34       	cpi	r16, 0x40	; 64
    1102:	11 05       	cpc	r17, r1
    1104:	69 f4       	brne	.+26     	; 0x1120 <__vector_126+0x140>
			<= (udd_ctrl_prev_payload_nb_trans
			+ udd_ctrl_payload_nb_trans))) {
    1106:	80 91 b3 21 	lds	r24, 0x21B3	; 0x8021b3 <udd_ctrl_prev_payload_nb_trans>
    110a:	90 91 b4 21 	lds	r25, 0x21B4	; 0x8021b4 <udd_ctrl_prev_payload_nb_trans+0x1>
    110e:	8c 0f       	add	r24, r28
    1110:	9d 1f       	adc	r25, r29

	memcpy((uint8_t *) (udd_g_ctrlreq.payload + udd_ctrl_payload_nb_trans),
			udd_ctrl_buffer, nb_data);
	udd_ctrl_payload_nb_trans += nb_data;

	if ((USB_DEVICE_EP_CTRL_SIZE != nb_data) || (udd_g_ctrlreq.req.wLength
    1112:	20 91 38 23 	lds	r18, 0x2338	; 0x802338 <udd_g_ctrlreq+0x6>
    1116:	30 91 39 23 	lds	r19, 0x2339	; 0x802339 <udd_g_ctrlreq+0x7>
    111a:	82 17       	cp	r24, r18
    111c:	93 07       	cpc	r25, r19
    111e:	80 f0       	brcs	.+32     	; 0x1140 <__vector_126+0x160>
		// End of reception because it is a short packet
		// or all data are transfered

		// Before send ZLP, call intermediate callback
		// in case of data receive generate a stall
		udd_g_ctrlreq.payload_size = udd_ctrl_payload_nb_trans;
    1120:	e2 e3       	ldi	r30, 0x32	; 50
    1122:	f3 e2       	ldi	r31, 0x23	; 35
    1124:	c2 87       	std	Z+10, r28	; 0x0a
    1126:	d3 87       	std	Z+11, r29	; 0x0b
		if (NULL != udd_g_ctrlreq.over_under_run) {
    1128:	06 84       	ldd	r0, Z+14	; 0x0e
    112a:	f7 85       	ldd	r31, Z+15	; 0x0f
    112c:	e0 2d       	mov	r30, r0
    112e:	30 97       	sbiw	r30, 0x00	; 0
    1130:	29 f0       	breq	.+10     	; 0x113c <__vector_126+0x15c>
			if (!udd_g_ctrlreq.over_under_run()) {
    1132:	19 95       	eicall
    1134:	81 11       	cpse	r24, r1
    1136:	02 c0       	rjmp	.+4      	; 0x113c <__vector_126+0x15c>
				// Stall ZLP
				udd_ctrl_stall_data();
    1138:	e6 d8       	rcall	.-3636   	; 0x306 <udd_ctrl_stall_data>
    113a:	34 c0       	rjmp	.+104    	; 0x11a4 <__vector_126+0x1c4>
				return;
			}
		}
		// Send IN ZLP to ACK setup request
		udd_ctrl_send_zlp_in();
    113c:	f2 d8       	rcall	.-3612   	; 0x322 <udd_ctrl_send_zlp_in>
    113e:	32 c0       	rjmp	.+100    	; 0x11a4 <__vector_126+0x1c4>
		return;
	}

	if (udd_g_ctrlreq.payload_size == udd_ctrl_payload_nb_trans) {
    1140:	80 91 3c 23 	lds	r24, 0x233C	; 0x80233c <udd_g_ctrlreq+0xa>
    1144:	90 91 3d 23 	lds	r25, 0x233D	; 0x80233d <udd_g_ctrlreq+0xb>
    1148:	c8 17       	cp	r28, r24
    114a:	d9 07       	cpc	r29, r25
    114c:	f9 f4       	brne	.+62     	; 0x118c <__vector_126+0x1ac>
		// Overrun then request a new payload buffer
		if (!udd_g_ctrlreq.over_under_run) {
    114e:	e0 91 40 23 	lds	r30, 0x2340	; 0x802340 <udd_g_ctrlreq+0xe>
    1152:	f0 91 41 23 	lds	r31, 0x2341	; 0x802341 <udd_g_ctrlreq+0xf>
    1156:	30 97       	sbiw	r30, 0x00	; 0
    1158:	11 f4       	brne	.+4      	; 0x115e <__vector_126+0x17e>
			// No callback available to request a new payload buffer
			udd_ctrl_stall_data();
    115a:	d5 d8       	rcall	.-3670   	; 0x306 <udd_ctrl_stall_data>
    115c:	23 c0       	rjmp	.+70     	; 0x11a4 <__vector_126+0x1c4>
			return;
		}
		if (!udd_g_ctrlreq.over_under_run()) {
    115e:	19 95       	eicall
    1160:	81 11       	cpse	r24, r1
    1162:	02 c0       	rjmp	.+4      	; 0x1168 <__vector_126+0x188>
			// No new payload buffer delivered
			udd_ctrl_stall_data();
    1164:	d0 d8       	rcall	.-3680   	; 0x306 <udd_ctrl_stall_data>
    1166:	1e c0       	rjmp	.+60     	; 0x11a4 <__vector_126+0x1c4>
			return;
		}
		// New payload buffer available
		// Update number of total data received
		udd_ctrl_prev_payload_nb_trans += udd_ctrl_payload_nb_trans;
    1168:	20 91 b3 21 	lds	r18, 0x21B3	; 0x8021b3 <udd_ctrl_prev_payload_nb_trans>
    116c:	30 91 b4 21 	lds	r19, 0x21B4	; 0x8021b4 <udd_ctrl_prev_payload_nb_trans+0x1>
    1170:	80 91 b1 21 	lds	r24, 0x21B1	; 0x8021b1 <udd_ctrl_payload_nb_trans>
    1174:	90 91 b2 21 	lds	r25, 0x21B2	; 0x8021b2 <udd_ctrl_payload_nb_trans+0x1>
    1178:	82 0f       	add	r24, r18
    117a:	93 1f       	adc	r25, r19
    117c:	80 93 b3 21 	sts	0x21B3, r24	; 0x8021b3 <udd_ctrl_prev_payload_nb_trans>
    1180:	90 93 b4 21 	sts	0x21B4, r25	; 0x8021b4 <udd_ctrl_prev_payload_nb_trans+0x1>
		// Reinit reception on payload buffer
		udd_ctrl_payload_nb_trans = 0;
    1184:	10 92 b1 21 	sts	0x21B1, r1	; 0x8021b1 <udd_ctrl_payload_nb_trans>
    1188:	10 92 b2 21 	sts	0x21B2, r1	; 0x8021b2 <udd_ctrl_payload_nb_trans+0x1>
	}
	// Free buffer of OUT control endpoint to authorize next reception
	udd_control_out_clear_NACK0();
    118c:	e4 ec       	ldi	r30, 0xC4	; 196
    118e:	f1 e2       	ldi	r31, 0x21	; 33
    1190:	02 e0       	ldi	r16, 0x02	; 2
    1192:	06 93       	lac	Z, r16
	udd_control_out_ack_tc();
    1194:	00 e2       	ldi	r16, 0x20	; 32
    1196:	06 93       	lac	Z, r16
    1198:	05 c0       	rjmp	.+10     	; 0x11a4 <__vector_126+0x1c4>
	// Check status on control endpoint
	if (ep == 0) {
		udd_ctrl_out_received();
		goto udd_interrupt_tc_end; // Interrupt acked by control endpoint managed
	}
	if (ep == (0 | USB_EP_DIR_IN)) {
    119a:	80 38       	cpi	r24, 0x80	; 128
    119c:	11 f4       	brne	.+4      	; 0x11a2 <__vector_126+0x1c2>
		udd_ctrl_in_sent();
    119e:	d7 d8       	rcall	.-3666   	; 0x34e <udd_ctrl_in_sent>
		goto udd_interrupt_tc_end; // Interrupt acked by control endpoint managed
    11a0:	01 c0       	rjmp	.+2      	; 0x11a4 <__vector_126+0x1c4>
	}
	Assert(udd_ep_is_valid(ep));
	// Manage end of transfer on endpoint bulk/interrupt/isochronous
	udd_ep_trans_complet(ep);
    11a2:	f7 d9       	rcall	.-3090   	; 0x592 <udd_ep_trans_complet>
	}
#endif

udd_interrupt_tc_end:
	return;
}
    11a4:	ff 91       	pop	r31
    11a6:	ef 91       	pop	r30
    11a8:	df 91       	pop	r29
    11aa:	cf 91       	pop	r28
    11ac:	bf 91       	pop	r27
    11ae:	af 91       	pop	r26
    11b0:	9f 91       	pop	r25
    11b2:	8f 91       	pop	r24
    11b4:	7f 91       	pop	r23
    11b6:	6f 91       	pop	r22
    11b8:	5f 91       	pop	r21
    11ba:	4f 91       	pop	r20
    11bc:	3f 91       	pop	r19
    11be:	2f 91       	pop	r18
    11c0:	1f 91       	pop	r17
    11c2:	0f 91       	pop	r16
    11c4:	0f 90       	pop	r0
    11c6:	0b be       	out	0x3b, r0	; 59
    11c8:	0f 90       	pop	r0
    11ca:	0f be       	out	0x3f, r0	; 63
    11cc:	0f 90       	pop	r0
    11ce:	1f 90       	pop	r1
    11d0:	18 95       	reti

000011d2 <usb_callback_suspend_action>:

/* MAIN Loop Shutdown */

void halt(void)
{
	runmode = (uint8_t) 0;
    11d2:	08 95       	ret

000011d4 <usb_callback_resume_action>:
    11d4:	08 95       	ret

000011d6 <usb_callback_remotewakeup_enable>:
    11d6:	08 95       	ret

000011d8 <usb_callback_remotewakeup_disable>:
    11d8:	08 95       	ret

000011da <usb_callback_cdc_enable>:
    11da:	81 e0       	ldi	r24, 0x01	; 1
    11dc:	80 93 f9 21 	sts	0x21F9, r24	; 0x8021f9 <my_flag_autorize_cdc_transfert>
    11e0:	08 95       	ret

000011e2 <usb_callback_cdc_disable>:
    11e2:	10 92 f9 21 	sts	0x21F9, r1	; 0x8021f9 <my_flag_autorize_cdc_transfert>
    11e6:	08 95       	ret

000011e8 <usb_callback_config>:
    11e8:	08 95       	ret

000011ea <usb_callback_cdc_set_dtr>:
    11ea:	08 95       	ret

000011ec <usb_callback_cdc_set_rts>:
    11ec:	08 95       	ret

000011ee <usb_callback_rx_notify>:
    11ee:	08 95       	ret

000011f0 <usb_callback_tx_empty_notify>:
    11f0:	08 95       	ret

000011f2 <main>:


/* main() function implementation */

int main(void)
{
    11f2:	cf 93       	push	r28
    11f4:	df 93       	push	r29
	uint8_t retcode = 0;
	
	sysclk_init();
    11f6:	63 d0       	rcall	.+198    	; 0x12be <sysclk_init>
	irq_initialize_vectors();
    11f8:	87 e0       	ldi	r24, 0x07	; 7
    11fa:	80 93 a2 00 	sts	0x00A2, r24	; 0x8000a2 <__TEXT_REGION_LENGTH__+0x7000a2>
	cpu_irq_enable();
    11fe:	78 94       	sei
	board_init();
    1200:	72 d7       	rcall	.+3812   	; 0x20e6 <board_init>
{
#ifdef CONFIG_SLEEPMGR_ENABLE
	uint8_t i;

	for (i = 0; i < SLEEPMGR_NR_OF_MODES - 1; i++) {
		sleepmgr_locks[i] = 0;
    1202:	e2 e4       	ldi	r30, 0x42	; 66
    1204:	f3 e2       	ldi	r31, 0x23	; 35
    1206:	10 82       	st	Z, r1
    1208:	11 82       	std	Z+1, r1	; 0x01
    120a:	12 82       	std	Z+2, r1	; 0x02
    120c:	13 82       	std	Z+3, r1	; 0x03
    120e:	14 82       	std	Z+4, r1	; 0x04
	}
	sleepmgr_locks[SLEEPMGR_NR_OF_MODES - 1] = 1;
    1210:	c1 e0       	ldi	r28, 0x01	; 1
    1212:	c5 83       	std	Z+5, r28	; 0x05
	sleepmgr_init();
		
	/* USB device stack start function to enable stack and start USB */
	udc_start();
    1214:	52 d4       	rcall	.+2212   	; 0x1aba <udc_start>

	/* Insert application code here, after the board has been initialized. */
    /* Replace with your application code */
	runmode = (uint8_t) 1;
    1216:	c0 93 fa 21 	sts	0x21FA, r28	; 0x8021fa <runmode>

#ifdef CONFIG_SLEEPMGR_ENABLE
	uint8_t *lock_ptr = sleepmgr_locks;

	// Find first non-zero lock count, starting with the shallowest modes.
	while (!(*lock_ptr)) {
    121a:	22 e4       	ldi	r18, 0x42	; 66
    121c:	33 e2       	ldi	r19, 0x23	; 35
    121e:	43 e4       	ldi	r20, 0x43	; 67
    1220:	53 e2       	ldi	r21, 0x23	; 35
 *
 * \param mode Sleep mode, from the device IO header file.
 */
static inline void sleep_set_mode(enum SLEEP_SMODE_enum mode)
{
	SLEEP.CTRL = mode | (SLEEP.CTRL & ~SLEEP_SMODE_gm);
    1222:	c8 e4       	ldi	r28, 0x48	; 72
    1224:	d0 e0       	ldi	r29, 0x00	; 0
static inline void sleepmgr_enter_sleep(void)
{
#ifdef CONFIG_SLEEPMGR_ENABLE
	enum sleepmgr_mode sleep_mode;

	cpu_irq_disable();
    1226:	f8 94       	cli

#ifdef CONFIG_SLEEPMGR_ENABLE
	uint8_t *lock_ptr = sleepmgr_locks;

	// Find first non-zero lock count, starting with the shallowest modes.
	while (!(*lock_ptr)) {
    1228:	f9 01       	movw	r30, r18
    122a:	80 81       	ld	r24, Z
    122c:	81 11       	cpse	r24, r1
    122e:	08 c0       	rjmp	.+16     	; 0x1240 <main+0x4e>
    1230:	da 01       	movw	r26, r20
    1232:	e0 e0       	ldi	r30, 0x00	; 0
		lock_ptr++;
		sleep_mode = (enum sleepmgr_mode)(sleep_mode + 1);
    1234:	ef 5f       	subi	r30, 0xFF	; 255

#ifdef CONFIG_SLEEPMGR_ENABLE
	uint8_t *lock_ptr = sleepmgr_locks;

	// Find first non-zero lock count, starting with the shallowest modes.
	while (!(*lock_ptr)) {
    1236:	8d 91       	ld	r24, X+
    1238:	88 23       	and	r24, r24
    123a:	e1 f3       	breq	.-8      	; 0x1234 <main+0x42>
	cpu_irq_disable();

	// Find the deepest allowable sleep mode
	sleep_mode = sleepmgr_get_sleep_mode();
	// Return right away if first mode (ACTIVE) is locked.
	if (sleep_mode==SLEEPMGR_ACTIVE) {
    123c:	e1 11       	cpse	r30, r1
    123e:	02 c0       	rjmp	.+4      	; 0x1244 <main+0x52>
		cpu_irq_enable();
    1240:	78 94       	sei
    1242:	10 c0       	rjmp	.+32     	; 0x1264 <main+0x72>
    1244:	88 81       	ld	r24, Y

static inline void sleepmgr_sleep(const enum sleepmgr_mode sleep_mode)
{
	Assert(sleep_mode != SLEEPMGR_ACTIVE);
#ifdef CONFIG_SLEEPMGR_ENABLE
	sleep_set_mode(sleepmgr_configs[sleep_mode-1]);
    1246:	f0 e0       	ldi	r31, 0x00	; 0
    1248:	e1 50       	subi	r30, 0x01	; 1
    124a:	f0 4e       	sbci	r31, 0xE0	; 224
    124c:	81 7f       	andi	r24, 0xF1	; 241
    124e:	90 81       	ld	r25, Z
    1250:	89 2b       	or	r24, r25
    1252:	88 83       	st	Y, r24
	sleep_enable();
    1254:	88 81       	ld	r24, Y
    1256:	81 60       	ori	r24, 0x01	; 1
    1258:	88 83       	st	Y, r24

	cpu_irq_enable();
    125a:	78 94       	sei
	sleep_enter();
    125c:	88 95       	sleep

	sleep_disable();
    125e:	88 81       	ld	r24, Y
    1260:	8e 7f       	andi	r24, 0xFE	; 254
    1262:	88 83       	st	Y, r24
    while (runmode) {
    1264:	80 91 fa 21 	lds	r24, 0x21FA	; 0x8021fa <runmode>
    1268:	81 11       	cpse	r24, r1
    126a:	dd cf       	rjmp	.-70     	; 0x1226 <main+0x34>
		task();
		sleepmgr_enter_sleep();
    }

	cpu_irq_disable();
    126c:	f8 94       	cli
static inline void sleepmgr_enter_sleep(void)
{
#ifdef CONFIG_SLEEPMGR_ENABLE
	enum sleepmgr_mode sleep_mode;

	cpu_irq_disable();
    126e:	f8 94       	cli

#ifdef CONFIG_SLEEPMGR_ENABLE
	uint8_t *lock_ptr = sleepmgr_locks;

	// Find first non-zero lock count, starting with the shallowest modes.
	while (!(*lock_ptr)) {
    1270:	80 91 42 23 	lds	r24, 0x2342	; 0x802342 <sleepmgr_locks>
    1274:	81 11       	cpse	r24, r1
    1276:	09 c0       	rjmp	.+18     	; 0x128a <main+0x98>
    1278:	a3 e4       	ldi	r26, 0x43	; 67
    127a:	b3 e2       	ldi	r27, 0x23	; 35
    127c:	e0 e0       	ldi	r30, 0x00	; 0
		lock_ptr++;
		sleep_mode = (enum sleepmgr_mode)(sleep_mode + 1);
    127e:	ef 5f       	subi	r30, 0xFF	; 255

#ifdef CONFIG_SLEEPMGR_ENABLE
	uint8_t *lock_ptr = sleepmgr_locks;

	// Find first non-zero lock count, starting with the shallowest modes.
	while (!(*lock_ptr)) {
    1280:	8d 91       	ld	r24, X+
    1282:	88 23       	and	r24, r24
    1284:	e1 f3       	breq	.-8      	; 0x127e <main+0x8c>
	cpu_irq_disable();

	// Find the deepest allowable sleep mode
	sleep_mode = sleepmgr_get_sleep_mode();
	// Return right away if first mode (ACTIVE) is locked.
	if (sleep_mode==SLEEPMGR_ACTIVE) {
    1286:	e1 11       	cpse	r30, r1
    1288:	02 c0       	rjmp	.+4      	; 0x128e <main+0x9c>
		cpu_irq_enable();
    128a:	78 94       	sei
    128c:	13 c0       	rjmp	.+38     	; 0x12b4 <main+0xc2>
    128e:	a8 e4       	ldi	r26, 0x48	; 72
    1290:	b0 e0       	ldi	r27, 0x00	; 0
    1292:	8c 91       	ld	r24, X

static inline void sleepmgr_sleep(const enum sleepmgr_mode sleep_mode)
{
	Assert(sleep_mode != SLEEPMGR_ACTIVE);
#ifdef CONFIG_SLEEPMGR_ENABLE
	sleep_set_mode(sleepmgr_configs[sleep_mode-1]);
    1294:	f0 e0       	ldi	r31, 0x00	; 0
    1296:	e1 50       	subi	r30, 0x01	; 1
    1298:	f0 4e       	sbci	r31, 0xE0	; 224
    129a:	98 2f       	mov	r25, r24
    129c:	91 7f       	andi	r25, 0xF1	; 241
    129e:	80 81       	ld	r24, Z
    12a0:	89 2b       	or	r24, r25
    12a2:	8c 93       	st	X, r24
	sleep_enable();
    12a4:	8c 91       	ld	r24, X
    12a6:	81 60       	ori	r24, 0x01	; 1
    12a8:	8c 93       	st	X, r24

	cpu_irq_enable();
    12aa:	78 94       	sei
	sleep_enter();
    12ac:	88 95       	sleep

	sleep_disable();
    12ae:	8c 91       	ld	r24, X
    12b0:	8e 7f       	andi	r24, 0xFE	; 254
    12b2:	8c 93       	st	X, r24
	sleepmgr_enter_sleep();
	
	return retcode;
}
    12b4:	80 e0       	ldi	r24, 0x00	; 0
    12b6:	90 e0       	ldi	r25, 0x00	; 0
    12b8:	df 91       	pop	r29
    12ba:	cf 91       	pop	r28
    12bc:	08 95       	ret

000012be <sysclk_init>:
	irqflags_t flags = cpu_irq_save();

	*((uint8_t *)&PR.PRGEN + port) |= id;

	cpu_irq_restore(flags);
}
    12be:	cf 93       	push	r28
    12c0:	df 93       	push	r29
    12c2:	cd b7       	in	r28, 0x3d	; 61
    12c4:	de b7       	in	r29, 0x3e	; 62
    12c6:	28 97       	sbiw	r28, 0x08	; 8
    12c8:	cd bf       	out	0x3d, r28	; 61
    12ca:	de bf       	out	0x3e, r29	; 62
    12cc:	8f ef       	ldi	r24, 0xFF	; 255
    12ce:	80 93 70 00 	sts	0x0070, r24	; 0x800070 <__TEXT_REGION_LENGTH__+0x700070>
    12d2:	80 93 71 00 	sts	0x0071, r24	; 0x800071 <__TEXT_REGION_LENGTH__+0x700071>
    12d6:	80 93 72 00 	sts	0x0072, r24	; 0x800072 <__TEXT_REGION_LENGTH__+0x700072>
    12da:	80 93 73 00 	sts	0x0073, r24	; 0x800073 <__TEXT_REGION_LENGTH__+0x700073>
    12de:	80 93 74 00 	sts	0x0074, r24	; 0x800074 <__TEXT_REGION_LENGTH__+0x700074>
    12e2:	80 93 75 00 	sts	0x0075, r24	; 0x800075 <__TEXT_REGION_LENGTH__+0x700075>
    12e6:	80 93 76 00 	sts	0x0076, r24	; 0x800076 <__TEXT_REGION_LENGTH__+0x700076>
    12ea:	6c e1       	ldi	r22, 0x1C	; 28
    12ec:	70 e0       	ldi	r23, 0x00	; 0
    12ee:	82 e0       	ldi	r24, 0x02	; 2
    12f0:	ea d6       	rcall	.+3540   	; 0x20c6 <nvm_read_byte>
    12f2:	8a 83       	std	Y+2, r24	; 0x02
    12f4:	6d e1       	ldi	r22, 0x1D	; 29
    12f6:	70 e0       	ldi	r23, 0x00	; 0
    12f8:	82 e0       	ldi	r24, 0x02	; 2
    12fa:	e5 d6       	rcall	.+3530   	; 0x20c6 <nvm_read_byte>
    12fc:	89 83       	std	Y+1, r24	; 0x01
    12fe:	89 81       	ldd	r24, Y+1	; 0x01
    1300:	9a 81       	ldd	r25, Y+2	; 0x02
    1302:	01 96       	adiw	r24, 0x01	; 1
    1304:	21 f4       	brne	.+8      	; 0x130e <sysclk_init+0x50>
    1306:	80 e4       	ldi	r24, 0x40	; 64
    1308:	93 e2       	ldi	r25, 0x23	; 35
    130a:	89 83       	std	Y+1, r24	; 0x01
    130c:	9a 83       	std	Y+2, r25	; 0x02
    130e:	89 81       	ldd	r24, Y+1	; 0x01
    1310:	9a 81       	ldd	r25, Y+2	; 0x02
    1312:	8b 83       	std	Y+3, r24	; 0x03
    1314:	9c 83       	std	Y+4, r25	; 0x04
    1316:	e0 e6       	ldi	r30, 0x60	; 96
    1318:	f0 e0       	ldi	r31, 0x00	; 0
    131a:	82 83       	std	Z+2, r24	; 0x02
    131c:	8c 81       	ldd	r24, Y+4	; 0x04
    131e:	83 83       	std	Z+3, r24	; 0x03
    1320:	80 91 51 00 	lds	r24, 0x0051	; 0x800051 <__TEXT_REGION_LENGTH__+0x700051>
    1324:	84 fd       	sbrc	r24, 4
    1326:	21 c0       	rjmp	.+66     	; 0x136a <sysclk_init+0xac>
    1328:	80 91 51 00 	lds	r24, 0x0051	; 0x800051 <__TEXT_REGION_LENGTH__+0x700051>
    132c:	83 fd       	sbrc	r24, 3
    132e:	0e c0       	rjmp	.+28     	; 0x134c <sysclk_init+0x8e>
    1330:	e0 e5       	ldi	r30, 0x50	; 80
    1332:	f0 e0       	ldi	r31, 0x00	; 0
    1334:	12 82       	std	Z+2, r1	; 0x02
    1336:	8f b7       	in	r24, 0x3f	; 63
    1338:	8e 83       	std	Y+6, r24	; 0x06
    133a:	f8 94       	cli
    133c:	9e 81       	ldd	r25, Y+6	; 0x06
    133e:	80 81       	ld	r24, Z
    1340:	88 60       	ori	r24, 0x08	; 8
    1342:	80 83       	st	Z, r24
    1344:	9f bf       	out	0x3f, r25	; 63
    1346:	81 81       	ldd	r24, Z+1	; 0x01
    1348:	83 ff       	sbrs	r24, 3
    134a:	fd cf       	rjmp	.-6      	; 0x1346 <sysclk_init+0x88>
    134c:	8f b7       	in	r24, 0x3f	; 63
    134e:	8f 83       	std	Y+7, r24	; 0x07
    1350:	f8 94       	cli
    1352:	9f 81       	ldd	r25, Y+7	; 0x07
    1354:	e0 e5       	ldi	r30, 0x50	; 80
    1356:	f0 e0       	ldi	r31, 0x00	; 0
    1358:	83 ec       	ldi	r24, 0xC3	; 195
    135a:	85 83       	std	Z+5, r24	; 0x05
    135c:	80 81       	ld	r24, Z
    135e:	80 61       	ori	r24, 0x10	; 16
    1360:	80 83       	st	Z, r24
    1362:	9f bf       	out	0x3f, r25	; 63
    1364:	81 81       	ldd	r24, Z+1	; 0x01
    1366:	84 ff       	sbrs	r24, 4
    1368:	fd cf       	rjmp	.-6      	; 0x1364 <sysclk_init+0xa6>
    136a:	64 e0       	ldi	r22, 0x04	; 4
    136c:	80 e4       	ldi	r24, 0x40	; 64
    136e:	90 e0       	ldi	r25, 0x00	; 0
    1370:	b4 d6       	rcall	.+3432   	; 0x20da <ccp_write_io>
    1372:	8f b7       	in	r24, 0x3f	; 63
    1374:	88 87       	std	Y+8, r24	; 0x08
    1376:	f8 94       	cli
    1378:	98 85       	ldd	r25, Y+8	; 0x08
    137a:	e0 e5       	ldi	r30, 0x50	; 80
    137c:	f0 e0       	ldi	r31, 0x00	; 0
    137e:	80 81       	ld	r24, Z
    1380:	8e 7f       	andi	r24, 0xFE	; 254
    1382:	80 83       	st	Z, r24
    1384:	9f bf       	out	0x3f, r25	; 63
    1386:	12 82       	std	Z+2, r1	; 0x02
    1388:	8f b7       	in	r24, 0x3f	; 63
    138a:	8d 83       	std	Y+5, r24	; 0x05
    138c:	f8 94       	cli
    138e:	9d 81       	ldd	r25, Y+5	; 0x05
    1390:	80 81       	ld	r24, Z
    1392:	88 60       	ori	r24, 0x08	; 8
    1394:	80 83       	st	Z, r24
    1396:	9f bf       	out	0x3f, r25	; 63
    1398:	81 81       	ldd	r24, Z+1	; 0x01
    139a:	83 ff       	sbrs	r24, 3
    139c:	fd cf       	rjmp	.-6      	; 0x1398 <sysclk_init+0xda>
    139e:	8b e0       	ldi	r24, 0x0B	; 11
    13a0:	80 93 43 00 	sts	0x0043, r24	; 0x800043 <__TEXT_REGION_LENGTH__+0x700043>
    13a4:	28 96       	adiw	r28, 0x08	; 8
    13a6:	cd bf       	out	0x3d, r28	; 61
    13a8:	de bf       	out	0x3e, r29	; 62
    13aa:	df 91       	pop	r29
    13ac:	cf 91       	pop	r28
    13ae:	08 95       	ret

000013b0 <sysclk_enable_module>:
    13b0:	cf 93       	push	r28
    13b2:	df 93       	push	r29
    13b4:	1f 92       	push	r1
    13b6:	cd b7       	in	r28, 0x3d	; 61
    13b8:	de b7       	in	r29, 0x3e	; 62
    13ba:	9f b7       	in	r25, 0x3f	; 63
    13bc:	99 83       	std	Y+1, r25	; 0x01
    13be:	f8 94       	cli
    13c0:	99 81       	ldd	r25, Y+1	; 0x01
    13c2:	e8 2f       	mov	r30, r24
    13c4:	f0 e0       	ldi	r31, 0x00	; 0
    13c6:	e0 59       	subi	r30, 0x90	; 144
    13c8:	ff 4f       	sbci	r31, 0xFF	; 255
    13ca:	60 95       	com	r22
    13cc:	80 81       	ld	r24, Z
    13ce:	68 23       	and	r22, r24
    13d0:	60 83       	st	Z, r22
    13d2:	9f bf       	out	0x3f, r25	; 63
    13d4:	0f 90       	pop	r0
    13d6:	df 91       	pop	r29
    13d8:	cf 91       	pop	r28
    13da:	08 95       	ret

000013dc <sysclk_enable_usb>:
 * \param frequency The required USB clock frequency in MHz:
 * \arg \c 6 for 6 MHz
 * \arg \c 48 for 48 MHz
 */
void sysclk_enable_usb(uint8_t frequency)
{
    13dc:	cf 93       	push	r28
    13de:	df 93       	push	r29
    13e0:	1f 92       	push	r1
    13e2:	1f 92       	push	r1
    13e4:	cd b7       	in	r28, 0x3d	; 61
    13e6:	de b7       	in	r29, 0x3e	; 62

	/*
	 * Enable or disable prescaler depending on if the USB frequency is 6
	 * MHz or 48 MHz. Only 6 MHz USB frequency requires prescaling.
	 */
	if (frequency == 6) {
    13e8:	86 30       	cpi	r24, 0x06	; 6
    13ea:	11 f0       	breq	.+4      	; 0x13f0 <sysclk_enable_usb+0x14>
		prescaler = CLK_USBPSDIV_8_gc;
	}
	else {
		prescaler = 0;
    13ec:	60 e0       	ldi	r22, 0x00	; 0
    13ee:	01 c0       	rjmp	.+2      	; 0x13f2 <sysclk_enable_usb+0x16>
	/*
	 * Enable or disable prescaler depending on if the USB frequency is 6
	 * MHz or 48 MHz. Only 6 MHz USB frequency requires prescaling.
	 */
	if (frequency == 6) {
		prescaler = CLK_USBPSDIV_8_gc;
    13f0:	68 e1       	ldi	r22, 0x18	; 24

static inline bool osc_is_ready(uint8_t id)
{
	Assert(id != OSC_ID_USBSOF);

	return OSC.STATUS & id;
    13f2:	80 91 51 00 	lds	r24, 0x0051	; 0x800051 <__TEXT_REGION_LENGTH__+0x700051>
	/*
	 * Switch to the system clock selected by the user.
	 */
	switch (CONFIG_USBCLK_SOURCE) {
	case USBCLK_SRC_RCOSC:
		if (!osc_is_ready(OSC_ID_RC32MHZ)) {
    13f6:	81 fd       	sbrc	r24, 1
    13f8:	2a c0       	rjmp	.+84     	; 0x144e <sysclk_enable_usb+0x72>

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    13fa:	8f b7       	in	r24, 0x3f	; 63
    13fc:	8a 83       	std	Y+2, r24	; 0x02
	cpu_irq_disable();
    13fe:	f8 94       	cli
	return flags;
    1400:	9a 81       	ldd	r25, Y+2	; 0x02
	irqflags_t flags;

	Assert(id != OSC_ID_USBSOF);

	flags = cpu_irq_save();
	OSC.CTRL |= id;
    1402:	e0 e5       	ldi	r30, 0x50	; 80
    1404:	f0 e0       	ldi	r31, 0x00	; 0
    1406:	80 81       	ld	r24, Z
    1408:	82 60       	ori	r24, 0x02	; 2
    140a:	80 83       	st	Z, r24
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    140c:	9f bf       	out	0x3f, r25	; 63

static inline bool osc_is_ready(uint8_t id)
{
	Assert(id != OSC_ID_USBSOF);

	return OSC.STATUS & id;
    140e:	81 81       	ldd	r24, Z+1	; 0x01
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
	while (!osc_is_ready(id)) {
    1410:	81 ff       	sbrs	r24, 1
    1412:	fd cf       	rjmp	.-6      	; 0x140e <sysclk_enable_usb+0x32>

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    1414:	8f b7       	in	r24, 0x3f	; 63
    1416:	89 83       	std	Y+1, r24	; 0x01
	cpu_irq_disable();
    1418:	f8 94       	cli
	return flags;
    141a:	99 81       	ldd	r25, Y+1	; 0x01
# if !XMEGA_E
				|| (ref_id == OSC_ID_USBSOF)
#endif
				);

		OSC.DFLLCTRL &= ~(OSC_RC32MCREF_gm);
    141c:	a0 e5       	ldi	r26, 0x50	; 80
    141e:	b0 e0       	ldi	r27, 0x00	; 0
    1420:	16 96       	adiw	r26, 0x06	; 6
    1422:	8c 91       	ld	r24, X
    1424:	16 97       	sbiw	r26, 0x06	; 6
    1426:	89 7f       	andi	r24, 0xF9	; 249
    1428:	16 96       	adiw	r26, 0x06	; 6
    142a:	8c 93       	st	X, r24
    142c:	16 97       	sbiw	r26, 0x06	; 6
		else if (ref_id == OSC_ID_USBSOF) {
			/*
			 * Calibrate 32MRC at 48MHz using USB SOF
			 * 48MHz / 1kHz = 0xBB80
			 */
			DFLLRC32M.COMP1 = 0x80;
    142e:	e0 e6       	ldi	r30, 0x60	; 96
    1430:	f0 e0       	ldi	r31, 0x00	; 0
    1432:	80 e8       	ldi	r24, 0x80	; 128
    1434:	85 83       	std	Z+5, r24	; 0x05
			DFLLRC32M.COMP2 = 0xBB;
    1436:	8b eb       	ldi	r24, 0xBB	; 187
    1438:	86 83       	std	Z+6, r24	; 0x06
			OSC.DFLLCTRL |= OSC_RC32MCREF_USBSOF_gc;
    143a:	16 96       	adiw	r26, 0x06	; 6
    143c:	8c 91       	ld	r24, X
    143e:	16 97       	sbiw	r26, 0x06	; 6
    1440:	84 60       	ori	r24, 0x04	; 4
    1442:	16 96       	adiw	r26, 0x06	; 6
    1444:	8c 93       	st	X, r24
			OSC.DFLLCTRL &= ~(OSC_RC32MCREF_bm);
# endif
		}
#endif

		DFLLRC32M.CTRL |= DFLL_ENABLE_bm;
    1446:	80 81       	ld	r24, Z
    1448:	81 60       	ori	r24, 0x01	; 1
    144a:	80 83       	st	Z, r24
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    144c:	9f bf       	out	0x3f, r25	; 63
			}
			osc_enable_autocalibration(OSC_ID_RC32MHZ,
					CONFIG_OSC_AUTOCAL_RC32MHZ_REF_OSC);
#endif
		}
		ccp_write_io((uint8_t *)&CLK.USBCTRL, (prescaler)
    144e:	63 60       	ori	r22, 0x03	; 3
    1450:	84 e4       	ldi	r24, 0x44	; 68
    1452:	90 e0       	ldi	r25, 0x00	; 0
    1454:	42 d6       	rcall	.+3204   	; 0x20da <ccp_write_io>
	default:
		Assert(false);
		break;
	}

	sysclk_enable_module(SYSCLK_PORT_GEN, SYSCLK_USB);
    1456:	60 e4       	ldi	r22, 0x40	; 64
    1458:	80 e0       	ldi	r24, 0x00	; 0
    145a:	aa df       	rcall	.-172    	; 0x13b0 <sysclk_enable_module>
}
    145c:	0f 90       	pop	r0
    145e:	0f 90       	pop	r0
    1460:	df 91       	pop	r29
    1462:	cf 91       	pop	r28
    1464:	08 95       	ret

00001466 <udi_cdc_comm_disable>:
}

iram_size_t udi_cdc_get_nb_received_data(void)
{
	return udi_cdc_multi_get_nb_received_data(0);
}
    1466:	80 91 10 23 	lds	r24, 0x2310	; 0x802310 <udi_cdc_nb_comm_enabled>
    146a:	81 50       	subi	r24, 0x01	; 1
    146c:	80 93 10 23 	sts	0x2310, r24	; 0x802310 <udi_cdc_nb_comm_enabled>
    1470:	08 95       	ret

00001472 <udi_cdc_data_setup>:
    1472:	80 e0       	ldi	r24, 0x00	; 0
    1474:	08 95       	ret

00001476 <udi_cdc_getsetting>:
    1476:	80 e0       	ldi	r24, 0x00	; 0
    1478:	08 95       	ret

0000147a <udi_cdc_line_coding_received>:
    147a:	6e e1       	ldi	r22, 0x1E	; 30
    147c:	73 e2       	ldi	r23, 0x23	; 35
    147e:	80 e0       	ldi	r24, 0x00	; 0
    1480:	b3 ce       	rjmp	.-666    	; 0x11e8 <usb_callback_config>
    1482:	08 95       	ret

00001484 <udi_cdc_comm_enable>:
    1484:	10 92 10 23 	sts	0x2310, r1	; 0x802310 <udi_cdc_nb_comm_enabled>
    1488:	10 92 1c 23 	sts	0x231C, r1	; 0x80231c <udi_cdc_state>
    148c:	10 92 1d 23 	sts	0x231D, r1	; 0x80231d <udi_cdc_state+0x1>
    1490:	e2 e1       	ldi	r30, 0x12	; 18
    1492:	f3 e2       	ldi	r31, 0x23	; 35
    1494:	81 ea       	ldi	r24, 0xA1	; 161
    1496:	80 83       	st	Z, r24
    1498:	80 e2       	ldi	r24, 0x20	; 32
    149a:	81 83       	std	Z+1, r24	; 0x01
    149c:	12 82       	std	Z+2, r1	; 0x02
    149e:	13 82       	std	Z+3, r1	; 0x03
    14a0:	14 82       	std	Z+4, r1	; 0x04
    14a2:	15 82       	std	Z+5, r1	; 0x05
    14a4:	82 e0       	ldi	r24, 0x02	; 2
    14a6:	90 e0       	ldi	r25, 0x00	; 0
    14a8:	86 83       	std	Z+6, r24	; 0x06
    14aa:	97 83       	std	Z+7, r25	; 0x07
    14ac:	10 86       	std	Z+8, r1	; 0x08
    14ae:	11 86       	std	Z+9, r1	; 0x09
    14b0:	ee e1       	ldi	r30, 0x1E	; 30
    14b2:	f3 e2       	ldi	r31, 0x23	; 35
    14b4:	80 e0       	ldi	r24, 0x00	; 0
    14b6:	92 ec       	ldi	r25, 0xC2	; 194
    14b8:	a1 e0       	ldi	r26, 0x01	; 1
    14ba:	b0 e0       	ldi	r27, 0x00	; 0
    14bc:	80 83       	st	Z, r24
    14be:	91 83       	std	Z+1, r25	; 0x01
    14c0:	a2 83       	std	Z+2, r26	; 0x02
    14c2:	b3 83       	std	Z+3, r27	; 0x03
    14c4:	14 82       	std	Z+4, r1	; 0x04
    14c6:	15 82       	std	Z+5, r1	; 0x05
    14c8:	88 e0       	ldi	r24, 0x08	; 8
    14ca:	86 83       	std	Z+6, r24	; 0x06
    14cc:	bf 01       	movw	r22, r30
    14ce:	80 e0       	ldi	r24, 0x00	; 0
    14d0:	8b de       	rcall	.-746    	; 0x11e8 <usb_callback_config>
    14d2:	83 de       	rcall	.-762    	; 0x11da <usb_callback_cdc_enable>
    14d4:	88 23       	and	r24, r24
    14d6:	29 f0       	breq	.+10     	; 0x14e2 <udi_cdc_comm_enable+0x5e>
    14d8:	90 91 10 23 	lds	r25, 0x2310	; 0x802310 <udi_cdc_nb_comm_enabled>
    14dc:	9f 5f       	subi	r25, 0xFF	; 255
    14de:	90 93 10 23 	sts	0x2310, r25	; 0x802310 <udi_cdc_nb_comm_enabled>
    14e2:	08 95       	ret

000014e4 <udi_cdc_tx_send>:
    14e4:	ff 92       	push	r15
    14e6:	0f 93       	push	r16
    14e8:	1f 93       	push	r17
    14ea:	cf 93       	push	r28
    14ec:	df 93       	push	r29
    14ee:	1f 92       	push	r1
    14f0:	cd b7       	in	r28, 0x3d	; 61
    14f2:	de b7       	in	r29, 0x3e	; 62
    14f4:	80 91 fe 21 	lds	r24, 0x21FE	; 0x8021fe <udi_cdc_tx_trans_ongoing>
    14f8:	81 11       	cpse	r24, r1
    14fa:	95 c0       	rjmp	.+298    	; 0x1626 <udi_cdc_tx_send+0x142>
    14fc:	7e da       	rcall	.-2820   	; 0x9fa <udd_is_high_speed>
    14fe:	88 23       	and	r24, r24
    1500:	49 f0       	breq	.+18     	; 0x1514 <udi_cdc_tx_send+0x30>
    1502:	00 91 ff 21 	lds	r16, 0x21FF	; 0x8021ff <udi_cdc_tx_sof_num>
    1506:	10 91 00 22 	lds	r17, 0x2200	; 0x802200 <udi_cdc_tx_sof_num+0x1>
    150a:	84 da       	rcall	.-2808   	; 0xa14 <udd_get_micro_frame_number>
    150c:	08 17       	cp	r16, r24
    150e:	19 07       	cpc	r17, r25
    1510:	51 f4       	brne	.+20     	; 0x1526 <udi_cdc_tx_send+0x42>
    1512:	89 c0       	rjmp	.+274    	; 0x1626 <udi_cdc_tx_send+0x142>
    1514:	00 91 ff 21 	lds	r16, 0x21FF	; 0x8021ff <udi_cdc_tx_sof_num>
    1518:	10 91 00 22 	lds	r17, 0x2200	; 0x802200 <udi_cdc_tx_sof_num+0x1>
    151c:	76 da       	rcall	.-2836   	; 0xa0a <udd_get_frame_number>
    151e:	08 17       	cp	r16, r24
    1520:	19 07       	cpc	r17, r25
    1522:	09 f4       	brne	.+2      	; 0x1526 <udi_cdc_tx_send+0x42>
    1524:	80 c0       	rjmp	.+256    	; 0x1626 <udi_cdc_tx_send+0x142>
    1526:	8f b7       	in	r24, 0x3f	; 63
    1528:	89 83       	std	Y+1, r24	; 0x01
    152a:	f8 94       	cli
    152c:	19 81       	ldd	r17, Y+1	; 0x01
    152e:	00 91 01 22 	lds	r16, 0x2201	; 0x802201 <udi_cdc_tx_buf_sel>
    1532:	e0 2f       	mov	r30, r16
    1534:	f0 e0       	ldi	r31, 0x00	; 0
    1536:	ee 0f       	add	r30, r30
    1538:	ff 1f       	adc	r31, r31
    153a:	ee 5f       	subi	r30, 0xFE	; 254
    153c:	fd 4d       	sbci	r31, 0xDD	; 221
    153e:	80 81       	ld	r24, Z
    1540:	91 81       	ldd	r25, Z+1	; 0x01
    1542:	89 2b       	or	r24, r25
    1544:	f9 f4       	brne	.+62     	; 0x1584 <udi_cdc_tx_send+0xa0>
    1546:	80 91 fb 21 	lds	r24, 0x21FB	; 0x8021fb <sof_zlp_counter.4986>
    154a:	90 91 fc 21 	lds	r25, 0x21FC	; 0x8021fc <sof_zlp_counter.4986+0x1>
    154e:	01 96       	adiw	r24, 0x01	; 1
    1550:	80 93 fb 21 	sts	0x21FB, r24	; 0x8021fb <sof_zlp_counter.4986>
    1554:	90 93 fc 21 	sts	0x21FC, r25	; 0x8021fc <sof_zlp_counter.4986+0x1>
    1558:	50 da       	rcall	.-2912   	; 0x9fa <udd_is_high_speed>
    155a:	81 11       	cpse	r24, r1
    155c:	07 c0       	rjmp	.+14     	; 0x156c <udi_cdc_tx_send+0x88>
    155e:	80 91 fb 21 	lds	r24, 0x21FB	; 0x8021fb <sof_zlp_counter.4986>
    1562:	90 91 fc 21 	lds	r25, 0x21FC	; 0x8021fc <sof_zlp_counter.4986+0x1>
    1566:	84 36       	cpi	r24, 0x64	; 100
    1568:	91 05       	cpc	r25, r1
    156a:	50 f0       	brcs	.+20     	; 0x1580 <udi_cdc_tx_send+0x9c>
    156c:	46 da       	rcall	.-2932   	; 0x9fa <udd_is_high_speed>
    156e:	88 23       	and	r24, r24
    1570:	49 f0       	breq	.+18     	; 0x1584 <udi_cdc_tx_send+0xa0>
    1572:	80 91 fb 21 	lds	r24, 0x21FB	; 0x8021fb <sof_zlp_counter.4986>
    1576:	90 91 fc 21 	lds	r25, 0x21FC	; 0x8021fc <sof_zlp_counter.4986+0x1>
    157a:	80 32       	cpi	r24, 0x20	; 32
    157c:	93 40       	sbci	r25, 0x03	; 3
    157e:	10 f4       	brcc	.+4      	; 0x1584 <udi_cdc_tx_send+0xa0>
    1580:	1f bf       	out	0x3f, r17	; 63
    1582:	51 c0       	rjmp	.+162    	; 0x1626 <udi_cdc_tx_send+0x142>
    1584:	10 92 fb 21 	sts	0x21FB, r1	; 0x8021fb <sof_zlp_counter.4986>
    1588:	10 92 fc 21 	sts	0x21FC, r1	; 0x8021fc <sof_zlp_counter.4986+0x1>
    158c:	80 91 fd 21 	lds	r24, 0x21FD	; 0x8021fd <udi_cdc_tx_both_buf_to_send>
    1590:	81 11       	cpse	r24, r1
    1592:	06 c0       	rjmp	.+12     	; 0x15a0 <udi_cdc_tx_send+0xbc>
    1594:	81 e0       	ldi	r24, 0x01	; 1
    1596:	01 11       	cpse	r16, r1
    1598:	80 e0       	ldi	r24, 0x00	; 0
    159a:	80 93 01 22 	sts	0x2201, r24	; 0x802201 <udi_cdc_tx_buf_sel>
    159e:	04 c0       	rjmp	.+8      	; 0x15a8 <udi_cdc_tx_send+0xc4>
    15a0:	81 e0       	ldi	r24, 0x01	; 1
    15a2:	01 11       	cpse	r16, r1
    15a4:	80 e0       	ldi	r24, 0x00	; 0
    15a6:	08 2f       	mov	r16, r24
    15a8:	81 e0       	ldi	r24, 0x01	; 1
    15aa:	80 93 fe 21 	sts	0x21FE, r24	; 0x8021fe <udi_cdc_tx_trans_ongoing>
    15ae:	1f bf       	out	0x3f, r17	; 63
    15b0:	10 e0       	ldi	r17, 0x00	; 0
    15b2:	f8 01       	movw	r30, r16
    15b4:	ee 0f       	add	r30, r30
    15b6:	ff 1f       	adc	r31, r31
    15b8:	ee 5f       	subi	r30, 0xFE	; 254
    15ba:	fd 4d       	sbci	r31, 0xDD	; 221
    15bc:	ff 24       	eor	r15, r15
    15be:	f3 94       	inc	r15
    15c0:	80 81       	ld	r24, Z
    15c2:	91 81       	ldd	r25, Z+1	; 0x01
    15c4:	80 34       	cpi	r24, 0x40	; 64
    15c6:	91 05       	cpc	r25, r1
    15c8:	09 f4       	brne	.+2      	; 0x15cc <udi_cdc_tx_send+0xe8>
    15ca:	f1 2c       	mov	r15, r1
    15cc:	ff 20       	and	r15, r15
    15ce:	79 f0       	breq	.+30     	; 0x15ee <udi_cdc_tx_send+0x10a>
    15d0:	14 da       	rcall	.-3032   	; 0x9fa <udd_is_high_speed>
    15d2:	88 23       	and	r24, r24
    15d4:	31 f0       	breq	.+12     	; 0x15e2 <udi_cdc_tx_send+0xfe>
    15d6:	1e da       	rcall	.-3012   	; 0xa14 <udd_get_micro_frame_number>
    15d8:	80 93 ff 21 	sts	0x21FF, r24	; 0x8021ff <udi_cdc_tx_sof_num>
    15dc:	90 93 00 22 	sts	0x2200, r25	; 0x802200 <udi_cdc_tx_sof_num+0x1>
    15e0:	0a c0       	rjmp	.+20     	; 0x15f6 <udi_cdc_tx_send+0x112>
    15e2:	13 da       	rcall	.-3034   	; 0xa0a <udd_get_frame_number>
    15e4:	80 93 ff 21 	sts	0x21FF, r24	; 0x8021ff <udi_cdc_tx_sof_num>
    15e8:	90 93 00 22 	sts	0x2200, r25	; 0x802200 <udi_cdc_tx_sof_num+0x1>
    15ec:	04 c0       	rjmp	.+8      	; 0x15f6 <udi_cdc_tx_send+0x112>
    15ee:	10 92 ff 21 	sts	0x21FF, r1	; 0x8021ff <udi_cdc_tx_sof_num>
    15f2:	10 92 00 22 	sts	0x2200, r1	; 0x802200 <udi_cdc_tx_sof_num+0x1>
    15f6:	f8 01       	movw	r30, r16
    15f8:	ee 0f       	add	r30, r30
    15fa:	ff 1f       	adc	r31, r31
    15fc:	ee 5f       	subi	r30, 0xFE	; 254
    15fe:	fd 4d       	sbci	r31, 0xDD	; 221
    1600:	20 81       	ld	r18, Z
    1602:	31 81       	ldd	r19, Z+1	; 0x01
    1604:	a8 01       	movw	r20, r16
    1606:	00 24       	eor	r0, r0
    1608:	56 95       	lsr	r21
    160a:	47 95       	ror	r20
    160c:	07 94       	ror	r0
    160e:	56 95       	lsr	r21
    1610:	47 95       	ror	r20
    1612:	07 94       	ror	r0
    1614:	54 2f       	mov	r21, r20
    1616:	40 2d       	mov	r20, r0
    1618:	4a 5f       	subi	r20, 0xFA	; 250
    161a:	5d 4d       	sbci	r21, 0xDD	; 221
    161c:	0d e1       	ldi	r16, 0x1D	; 29
    161e:	1b e0       	ldi	r17, 0x0B	; 11
    1620:	6f 2d       	mov	r22, r15
    1622:	81 e8       	ldi	r24, 0x81	; 129
    1624:	db da       	rcall	.-2634   	; 0xbdc <udd_ep_run>
    1626:	0f 90       	pop	r0
    1628:	df 91       	pop	r29
    162a:	cf 91       	pop	r28
    162c:	1f 91       	pop	r17
    162e:	0f 91       	pop	r16
    1630:	ff 90       	pop	r15
    1632:	08 95       	ret

00001634 <udi_cdc_data_sof_notify>:
    1634:	80 e0       	ldi	r24, 0x00	; 0
    1636:	56 cf       	rjmp	.-340    	; 0x14e4 <udi_cdc_tx_send>
    1638:	08 95       	ret

0000163a <udi_cdc_data_sent>:
    163a:	81 11       	cpse	r24, r1
    163c:	19 c0       	rjmp	.+50     	; 0x1670 <udi_cdc_data_sent+0x36>
    163e:	20 91 01 22 	lds	r18, 0x2201	; 0x802201 <udi_cdc_tx_buf_sel>
    1642:	81 e0       	ldi	r24, 0x01	; 1
    1644:	90 e0       	ldi	r25, 0x00	; 0
    1646:	22 23       	and	r18, r18
    1648:	11 f0       	breq	.+4      	; 0x164e <udi_cdc_data_sent+0x14>
    164a:	80 e0       	ldi	r24, 0x00	; 0
    164c:	90 e0       	ldi	r25, 0x00	; 0
    164e:	88 0f       	add	r24, r24
    1650:	99 1f       	adc	r25, r25
    1652:	fc 01       	movw	r30, r24
    1654:	ee 5f       	subi	r30, 0xFE	; 254
    1656:	fd 4d       	sbci	r31, 0xDD	; 221
    1658:	10 82       	st	Z, r1
    165a:	11 82       	std	Z+1, r1	; 0x01
    165c:	10 92 fd 21 	sts	0x21FD, r1	; 0x8021fd <udi_cdc_tx_both_buf_to_send>
    1660:	10 92 fe 21 	sts	0x21FE, r1	; 0x8021fe <udi_cdc_tx_trans_ongoing>
    1664:	67 2b       	or	r22, r23
    1666:	11 f0       	breq	.+4      	; 0x166c <udi_cdc_data_sent+0x32>
    1668:	80 e0       	ldi	r24, 0x00	; 0
    166a:	c2 dd       	rcall	.-1148   	; 0x11f0 <usb_callback_tx_empty_notify>
    166c:	80 e0       	ldi	r24, 0x00	; 0
    166e:	3a cf       	rjmp	.-396    	; 0x14e4 <udi_cdc_tx_send>
    1670:	08 95       	ret

00001672 <udi_cdc_data_disable>:
    1672:	80 91 0f 23 	lds	r24, 0x230F	; 0x80230f <udi_cdc_nb_data_enabled>
    1676:	81 50       	subi	r24, 0x01	; 1
    1678:	80 93 0f 23 	sts	0x230F, r24	; 0x80230f <udi_cdc_nb_data_enabled>
    167c:	80 91 0f 23 	lds	r24, 0x230F	; 0x80230f <udi_cdc_nb_data_enabled>
    1680:	b0 dd       	rcall	.-1184   	; 0x11e2 <usb_callback_cdc_disable>
    1682:	10 92 0e 23 	sts	0x230E, r1	; 0x80230e <udi_cdc_data_running>
    1686:	08 95       	ret

00001688 <udi_cdc_comm_setup>:
    1688:	cf 93       	push	r28
    168a:	df 93       	push	r29
    168c:	80 91 32 23 	lds	r24, 0x2332	; 0x802332 <udd_g_ctrlreq>
    1690:	88 23       	and	r24, r24
    1692:	e4 f4       	brge	.+56     	; 0x16cc <udi_cdc_comm_setup+0x44>
    1694:	80 76       	andi	r24, 0x60	; 96
    1696:	80 32       	cpi	r24, 0x20	; 32
    1698:	09 f0       	breq	.+2      	; 0x169c <udi_cdc_comm_setup+0x14>
    169a:	47 c0       	rjmp	.+142    	; 0x172a <udi_cdc_comm_setup+0xa2>
    169c:	80 91 33 23 	lds	r24, 0x2333	; 0x802333 <udd_g_ctrlreq+0x1>
    16a0:	81 32       	cpi	r24, 0x21	; 33
    16a2:	09 f0       	breq	.+2      	; 0x16a6 <udi_cdc_comm_setup+0x1e>
    16a4:	44 c0       	rjmp	.+136    	; 0x172e <udi_cdc_comm_setup+0xa6>
    16a6:	80 91 38 23 	lds	r24, 0x2338	; 0x802338 <udd_g_ctrlreq+0x6>
    16aa:	90 91 39 23 	lds	r25, 0x2339	; 0x802339 <udd_g_ctrlreq+0x7>
    16ae:	07 97       	sbiw	r24, 0x07	; 7
    16b0:	09 f0       	breq	.+2      	; 0x16b4 <udi_cdc_comm_setup+0x2c>
    16b2:	3f c0       	rjmp	.+126    	; 0x1732 <udi_cdc_comm_setup+0xaa>
    16b4:	e2 e3       	ldi	r30, 0x32	; 50
    16b6:	f3 e2       	ldi	r31, 0x23	; 35
    16b8:	8e e1       	ldi	r24, 0x1E	; 30
    16ba:	93 e2       	ldi	r25, 0x23	; 35
    16bc:	80 87       	std	Z+8, r24	; 0x08
    16be:	91 87       	std	Z+9, r25	; 0x09
    16c0:	87 e0       	ldi	r24, 0x07	; 7
    16c2:	90 e0       	ldi	r25, 0x00	; 0
    16c4:	82 87       	std	Z+10, r24	; 0x0a
    16c6:	93 87       	std	Z+11, r25	; 0x0b
    16c8:	81 e0       	ldi	r24, 0x01	; 1
    16ca:	3a c0       	rjmp	.+116    	; 0x1740 <udi_cdc_comm_setup+0xb8>
    16cc:	80 76       	andi	r24, 0x60	; 96
    16ce:	80 32       	cpi	r24, 0x20	; 32
    16d0:	91 f5       	brne	.+100    	; 0x1736 <udi_cdc_comm_setup+0xae>
    16d2:	80 91 33 23 	lds	r24, 0x2333	; 0x802333 <udd_g_ctrlreq+0x1>
    16d6:	80 32       	cpi	r24, 0x20	; 32
    16d8:	19 f0       	breq	.+6      	; 0x16e0 <udi_cdc_comm_setup+0x58>
    16da:	82 32       	cpi	r24, 0x22	; 34
    16dc:	b9 f0       	breq	.+46     	; 0x170c <udi_cdc_comm_setup+0x84>
    16de:	2d c0       	rjmp	.+90     	; 0x173a <udi_cdc_comm_setup+0xb2>
    16e0:	80 91 38 23 	lds	r24, 0x2338	; 0x802338 <udd_g_ctrlreq+0x6>
    16e4:	90 91 39 23 	lds	r25, 0x2339	; 0x802339 <udd_g_ctrlreq+0x7>
    16e8:	07 97       	sbiw	r24, 0x07	; 7
    16ea:	49 f5       	brne	.+82     	; 0x173e <udi_cdc_comm_setup+0xb6>
    16ec:	e2 e3       	ldi	r30, 0x32	; 50
    16ee:	f3 e2       	ldi	r31, 0x23	; 35
    16f0:	8d e3       	ldi	r24, 0x3D	; 61
    16f2:	9a e0       	ldi	r25, 0x0A	; 10
    16f4:	84 87       	std	Z+12, r24	; 0x0c
    16f6:	95 87       	std	Z+13, r25	; 0x0d
    16f8:	8e e1       	ldi	r24, 0x1E	; 30
    16fa:	93 e2       	ldi	r25, 0x23	; 35
    16fc:	80 87       	std	Z+8, r24	; 0x08
    16fe:	91 87       	std	Z+9, r25	; 0x09
    1700:	87 e0       	ldi	r24, 0x07	; 7
    1702:	90 e0       	ldi	r25, 0x00	; 0
    1704:	82 87       	std	Z+10, r24	; 0x0a
    1706:	93 87       	std	Z+11, r25	; 0x0b
    1708:	81 e0       	ldi	r24, 0x01	; 1
    170a:	1a c0       	rjmp	.+52     	; 0x1740 <udi_cdc_comm_setup+0xb8>
    170c:	c2 e3       	ldi	r28, 0x32	; 50
    170e:	d3 e2       	ldi	r29, 0x23	; 35
    1710:	6a 81       	ldd	r22, Y+2	; 0x02
    1712:	61 70       	andi	r22, 0x01	; 1
    1714:	80 e0       	ldi	r24, 0x00	; 0
    1716:	69 dd       	rcall	.-1326   	; 0x11ea <usb_callback_cdc_set_dtr>
    1718:	6a 81       	ldd	r22, Y+2	; 0x02
    171a:	7b 81       	ldd	r23, Y+3	; 0x03
    171c:	76 95       	lsr	r23
    171e:	67 95       	ror	r22
    1720:	61 70       	andi	r22, 0x01	; 1
    1722:	80 e0       	ldi	r24, 0x00	; 0
    1724:	63 dd       	rcall	.-1338   	; 0x11ec <usb_callback_cdc_set_rts>
    1726:	81 e0       	ldi	r24, 0x01	; 1
    1728:	0b c0       	rjmp	.+22     	; 0x1740 <udi_cdc_comm_setup+0xb8>
    172a:	80 e0       	ldi	r24, 0x00	; 0
    172c:	09 c0       	rjmp	.+18     	; 0x1740 <udi_cdc_comm_setup+0xb8>
    172e:	80 e0       	ldi	r24, 0x00	; 0
    1730:	07 c0       	rjmp	.+14     	; 0x1740 <udi_cdc_comm_setup+0xb8>
    1732:	80 e0       	ldi	r24, 0x00	; 0
    1734:	05 c0       	rjmp	.+10     	; 0x1740 <udi_cdc_comm_setup+0xb8>
    1736:	80 e0       	ldi	r24, 0x00	; 0
    1738:	03 c0       	rjmp	.+6      	; 0x1740 <udi_cdc_comm_setup+0xb8>
    173a:	80 e0       	ldi	r24, 0x00	; 0
    173c:	01 c0       	rjmp	.+2      	; 0x1740 <udi_cdc_comm_setup+0xb8>
    173e:	80 e0       	ldi	r24, 0x00	; 0
    1740:	df 91       	pop	r29
    1742:	cf 91       	pop	r28
    1744:	08 95       	ret

00001746 <udi_cdc_multi_get_nb_received_data>:
    1746:	cf 93       	push	r28
    1748:	df 93       	push	r29
    174a:	1f 92       	push	r1
    174c:	cd b7       	in	r28, 0x3d	; 61
    174e:	de b7       	in	r29, 0x3e	; 62
    1750:	8f b7       	in	r24, 0x3f	; 63
    1752:	89 83       	std	Y+1, r24	; 0x01
    1754:	f8 94       	cli
    1756:	49 81       	ldd	r20, Y+1	; 0x01
    1758:	20 91 87 22 	lds	r18, 0x2287	; 0x802287 <udi_cdc_rx_pos>
    175c:	30 91 88 22 	lds	r19, 0x2288	; 0x802288 <udi_cdc_rx_pos+0x1>
    1760:	e0 91 89 22 	lds	r30, 0x2289	; 0x802289 <udi_cdc_rx_buf_sel>
    1764:	f0 e0       	ldi	r31, 0x00	; 0
    1766:	ee 0f       	add	r30, r30
    1768:	ff 1f       	adc	r31, r31
    176a:	e6 57       	subi	r30, 0x76	; 118
    176c:	fd 4d       	sbci	r31, 0xDD	; 221
    176e:	80 81       	ld	r24, Z
    1770:	91 81       	ldd	r25, Z+1	; 0x01
    1772:	4f bf       	out	0x3f, r20	; 63
    1774:	82 1b       	sub	r24, r18
    1776:	93 0b       	sbc	r25, r19
    1778:	0f 90       	pop	r0
    177a:	df 91       	pop	r29
    177c:	cf 91       	pop	r28
    177e:	08 95       	ret

00001780 <udi_cdc_multi_is_rx_ready>:

bool udi_cdc_multi_is_rx_ready(uint8_t port)
{
	return (udi_cdc_multi_get_nb_received_data(port) > 0);
    1780:	e2 df       	rcall	.-60     	; 0x1746 <udi_cdc_multi_get_nb_received_data>
    1782:	21 e0       	ldi	r18, 0x01	; 1
    1784:	89 2b       	or	r24, r25
    1786:	09 f4       	brne	.+2      	; 0x178a <udi_cdc_multi_is_rx_ready+0xa>
    1788:	20 e0       	ldi	r18, 0x00	; 0
}
    178a:	82 2f       	mov	r24, r18
    178c:	08 95       	ret

0000178e <udi_cdc_rx_start>:
//-------------------------------------------------
//------- Internal routines to process data transfer


static bool udi_cdc_rx_start(uint8_t port)
{
    178e:	0f 93       	push	r16
    1790:	1f 93       	push	r17
    1792:	cf 93       	push	r28
    1794:	df 93       	push	r29
    1796:	1f 92       	push	r1
    1798:	cd b7       	in	r28, 0x3d	; 61
    179a:	de b7       	in	r29, 0x3e	; 62

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    179c:	8f b7       	in	r24, 0x3f	; 63
    179e:	89 83       	std	Y+1, r24	; 0x01
	cpu_irq_disable();
    17a0:	f8 94       	cli
	return flags;
    17a2:	99 81       	ldd	r25, Y+1	; 0x01
#if UDI_CDC_PORT_NB == 1 // To optimize code
	port = 0;
#endif

	flags = cpu_irq_save();
	buf_sel_trans = udi_cdc_rx_buf_sel[port];
    17a4:	20 91 89 22 	lds	r18, 0x2289	; 0x802289 <udi_cdc_rx_buf_sel>
	if (udi_cdc_rx_trans_ongoing[port] ||
    17a8:	80 91 86 22 	lds	r24, 0x2286	; 0x802286 <udi_cdc_rx_trans_ongoing>
    17ac:	81 11       	cpse	r24, r1
    17ae:	10 c0       	rjmp	.+32     	; 0x17d0 <udi_cdc_rx_start+0x42>
		(udi_cdc_rx_pos[port] < udi_cdc_rx_buf_nb[port][buf_sel_trans])) {
    17b0:	60 91 87 22 	lds	r22, 0x2287	; 0x802287 <udi_cdc_rx_pos>
    17b4:	70 91 88 22 	lds	r23, 0x2288	; 0x802288 <udi_cdc_rx_pos+0x1>
    17b8:	02 2f       	mov	r16, r18
    17ba:	10 e0       	ldi	r17, 0x00	; 0
    17bc:	f8 01       	movw	r30, r16
    17be:	ee 0f       	add	r30, r30
    17c0:	ff 1f       	adc	r31, r31
    17c2:	e6 57       	subi	r30, 0x76	; 118
    17c4:	fd 4d       	sbci	r31, 0xDD	; 221
    17c6:	40 81       	ld	r20, Z
    17c8:	51 81       	ldd	r21, Z+1	; 0x01
	port = 0;
#endif

	flags = cpu_irq_save();
	buf_sel_trans = udi_cdc_rx_buf_sel[port];
	if (udi_cdc_rx_trans_ongoing[port] ||
    17ca:	64 17       	cp	r22, r20
    17cc:	75 07       	cpc	r23, r21
    17ce:	18 f4       	brcc	.+6      	; 0x17d6 <udi_cdc_rx_start+0x48>
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    17d0:	9f bf       	out	0x3f, r25	; 63
		(udi_cdc_rx_pos[port] < udi_cdc_rx_buf_nb[port][buf_sel_trans])) {
		// Transfer already on-going or current buffer no empty
		cpu_irq_restore(flags);
		return false;
    17d2:	80 e0       	ldi	r24, 0x00	; 0
    17d4:	26 c0       	rjmp	.+76     	; 0x1822 <udi_cdc_rx_start+0x94>
	}

	// Change current buffer
	udi_cdc_rx_pos[port] = 0;
    17d6:	10 92 87 22 	sts	0x2287, r1	; 0x802287 <udi_cdc_rx_pos>
    17da:	10 92 88 22 	sts	0x2288, r1	; 0x802288 <udi_cdc_rx_pos+0x1>
	udi_cdc_rx_buf_sel[port] = (buf_sel_trans==0)?1:0;
    17de:	81 e0       	ldi	r24, 0x01	; 1
    17e0:	21 11       	cpse	r18, r1
    17e2:	80 e0       	ldi	r24, 0x00	; 0
    17e4:	80 93 89 22 	sts	0x2289, r24	; 0x802289 <udi_cdc_rx_buf_sel>

	// Start transfer on RX
	udi_cdc_rx_trans_ongoing[port] = true;
    17e8:	81 e0       	ldi	r24, 0x01	; 1
    17ea:	80 93 86 22 	sts	0x2286, r24	; 0x802286 <udi_cdc_rx_trans_ongoing>
    17ee:	9f bf       	out	0x3f, r25	; 63
	cpu_irq_restore(flags);

	if (udi_cdc_multi_is_rx_ready(port)) {
    17f0:	80 e0       	ldi	r24, 0x00	; 0
    17f2:	c6 df       	rcall	.-116    	; 0x1780 <udi_cdc_multi_is_rx_ready>
    17f4:	88 23       	and	r24, r24
    17f6:	11 f0       	breq	.+4      	; 0x17fc <udi_cdc_rx_start+0x6e>
		UDI_CDC_RX_NOTIFY(port);
    17f8:	80 e0       	ldi	r24, 0x00	; 0
    17fa:	f9 dc       	rcall	.-1550   	; 0x11ee <usb_callback_rx_notify>
		ep = UDI_CDC_DATA_EP_OUT_0;
		break;
	}
	return udd_ep_run(ep,
			true,
			udi_cdc_rx_buf[port][buf_sel_trans],
    17fc:	a8 01       	movw	r20, r16
    17fe:	00 24       	eor	r0, r0
    1800:	56 95       	lsr	r21
    1802:	47 95       	ror	r20
    1804:	07 94       	ror	r0
    1806:	56 95       	lsr	r21
    1808:	47 95       	ror	r20
    180a:	07 94       	ror	r0
    180c:	54 2f       	mov	r21, r20
    180e:	40 2d       	mov	r20, r0
    1810:	42 57       	subi	r20, 0x72	; 114
    1812:	5d 4d       	sbci	r21, 0xDD	; 221
#undef UDI_CDC_PORT_TO_DATA_EP_OUT
	default:
		ep = UDI_CDC_DATA_EP_OUT_0;
		break;
	}
	return udd_ep_run(ep,
    1814:	09 e4       	ldi	r16, 0x49	; 73
    1816:	1c e0       	ldi	r17, 0x0C	; 12
    1818:	20 e4       	ldi	r18, 0x40	; 64
    181a:	30 e0       	ldi	r19, 0x00	; 0
    181c:	61 e0       	ldi	r22, 0x01	; 1
    181e:	82 e0       	ldi	r24, 0x02	; 2
    1820:	dd d9       	rcall	.-3142   	; 0xbdc <udd_ep_run>
			true,
			udi_cdc_rx_buf[port][buf_sel_trans],
			UDI_CDC_RX_BUFFERS,
			udi_cdc_data_received);
}
    1822:	0f 90       	pop	r0
    1824:	df 91       	pop	r29
    1826:	cf 91       	pop	r28
    1828:	1f 91       	pop	r17
    182a:	0f 91       	pop	r16
    182c:	08 95       	ret

0000182e <udi_cdc_data_enable>:
{
	uint8_t port;

#if UDI_CDC_PORT_NB == 1 // To optimize code
	port = 0;
	udi_cdc_nb_data_enabled = 0;
    182e:	10 92 0f 23 	sts	0x230F, r1	; 0x80230f <udi_cdc_nb_data_enabled>
	}
	port = udi_cdc_nb_data_enabled;
#endif

	// Initialize TX management
	udi_cdc_tx_trans_ongoing[port] = false;
    1832:	10 92 fe 21 	sts	0x21FE, r1	; 0x8021fe <udi_cdc_tx_trans_ongoing>
	udi_cdc_tx_both_buf_to_send[port] = false;
    1836:	10 92 fd 21 	sts	0x21FD, r1	; 0x8021fd <udi_cdc_tx_both_buf_to_send>
	udi_cdc_tx_buf_sel[port] = 0;
    183a:	10 92 01 22 	sts	0x2201, r1	; 0x802201 <udi_cdc_tx_buf_sel>
	udi_cdc_tx_buf_nb[port][0] = 0;
    183e:	e2 e0       	ldi	r30, 0x02	; 2
    1840:	f2 e2       	ldi	r31, 0x22	; 34
    1842:	10 82       	st	Z, r1
    1844:	11 82       	std	Z+1, r1	; 0x01
	udi_cdc_tx_buf_nb[port][1] = 0;
    1846:	12 82       	std	Z+2, r1	; 0x02
    1848:	13 82       	std	Z+3, r1	; 0x03
	udi_cdc_tx_sof_num[port] = 0;
    184a:	10 92 ff 21 	sts	0x21FF, r1	; 0x8021ff <udi_cdc_tx_sof_num>
    184e:	10 92 00 22 	sts	0x2200, r1	; 0x802200 <udi_cdc_tx_sof_num+0x1>
	udi_cdc_tx_send(port);
    1852:	80 e0       	ldi	r24, 0x00	; 0
    1854:	47 de       	rcall	.-882    	; 0x14e4 <udi_cdc_tx_send>

	// Initialize RX management
	udi_cdc_rx_trans_ongoing[port] = false;
    1856:	10 92 86 22 	sts	0x2286, r1	; 0x802286 <udi_cdc_rx_trans_ongoing>
	udi_cdc_rx_buf_sel[port] = 0;
    185a:	10 92 89 22 	sts	0x2289, r1	; 0x802289 <udi_cdc_rx_buf_sel>
	udi_cdc_rx_buf_nb[port][0] = 0;
    185e:	ea e8       	ldi	r30, 0x8A	; 138
    1860:	f2 e2       	ldi	r31, 0x22	; 34
    1862:	10 82       	st	Z, r1
    1864:	11 82       	std	Z+1, r1	; 0x01
	udi_cdc_rx_buf_nb[port][1] = 0;
    1866:	12 82       	std	Z+2, r1	; 0x02
    1868:	13 82       	std	Z+3, r1	; 0x03
	udi_cdc_rx_pos[port] = 0;
    186a:	10 92 87 22 	sts	0x2287, r1	; 0x802287 <udi_cdc_rx_pos>
    186e:	10 92 88 22 	sts	0x2288, r1	; 0x802288 <udi_cdc_rx_pos+0x1>
	if (!udi_cdc_rx_start(port)) {
    1872:	80 e0       	ldi	r24, 0x00	; 0
    1874:	8c df       	rcall	.-232    	; 0x178e <udi_cdc_rx_start>
    1876:	88 23       	and	r24, r24
    1878:	59 f0       	breq	.+22     	; 0x1890 <udi_cdc_data_enable+0x62>
		return false;
	}
	udi_cdc_nb_data_enabled++;
    187a:	90 91 0f 23 	lds	r25, 0x230F	; 0x80230f <udi_cdc_nb_data_enabled>
    187e:	9f 5f       	subi	r25, 0xFF	; 255
    1880:	90 93 0f 23 	sts	0x230F, r25	; 0x80230f <udi_cdc_nb_data_enabled>
	if (udi_cdc_nb_data_enabled == UDI_CDC_PORT_NB) {
    1884:	90 91 0f 23 	lds	r25, 0x230F	; 0x80230f <udi_cdc_nb_data_enabled>
    1888:	91 30       	cpi	r25, 0x01	; 1
    188a:	11 f4       	brne	.+4      	; 0x1890 <udi_cdc_data_enable+0x62>
		udi_cdc_data_running = true;
    188c:	90 93 0e 23 	sts	0x230E, r25	; 0x80230e <udi_cdc_data_running>
	}
	return true;
}
    1890:	08 95       	ret

00001892 <udi_cdc_data_received>:
			udi_cdc_data_received);
}


static void udi_cdc_data_received(udd_ep_status_t status, iram_size_t n, udd_ep_id_t ep)
{
    1892:	0f 93       	push	r16
    1894:	1f 93       	push	r17
	default:
		port = 0;
		break;
	}

	if (UDD_EP_TRANSFER_OK != status) {
    1896:	81 11       	cpse	r24, r1
    1898:	28 c0       	rjmp	.+80     	; 0x18ea <udi_cdc_data_received+0x58>
		// Abort reception
		return;
	}
	buf_sel_trans = (udi_cdc_rx_buf_sel[port]==0)?1:0;
    189a:	80 91 89 22 	lds	r24, 0x2289	; 0x802289 <udi_cdc_rx_buf_sel>
    189e:	e1 e0       	ldi	r30, 0x01	; 1
    18a0:	81 11       	cpse	r24, r1
    18a2:	e0 e0       	ldi	r30, 0x00	; 0
    18a4:	84 2f       	mov	r24, r20
	if (!n) {
    18a6:	61 15       	cp	r22, r1
    18a8:	71 05       	cpc	r23, r1
    18aa:	a1 f4       	brne	.+40     	; 0x18d4 <udi_cdc_data_received+0x42>
		udd_ep_run( ep,
				true,
				udi_cdc_rx_buf[port][buf_sel_trans],
    18ac:	f0 e0       	ldi	r31, 0x00	; 0
    18ae:	00 24       	eor	r0, r0
    18b0:	f6 95       	lsr	r31
    18b2:	e7 95       	ror	r30
    18b4:	07 94       	ror	r0
    18b6:	f6 95       	lsr	r31
    18b8:	e7 95       	ror	r30
    18ba:	07 94       	ror	r0
    18bc:	fe 2f       	mov	r31, r30
    18be:	e0 2d       	mov	r30, r0
    18c0:	af 01       	movw	r20, r30
    18c2:	42 57       	subi	r20, 0x72	; 114
    18c4:	5d 4d       	sbci	r21, 0xDD	; 221
		// Abort reception
		return;
	}
	buf_sel_trans = (udi_cdc_rx_buf_sel[port]==0)?1:0;
	if (!n) {
		udd_ep_run( ep,
    18c6:	09 e4       	ldi	r16, 0x49	; 73
    18c8:	1c e0       	ldi	r17, 0x0C	; 12
    18ca:	20 e4       	ldi	r18, 0x40	; 64
    18cc:	30 e0       	ldi	r19, 0x00	; 0
    18ce:	61 e0       	ldi	r22, 0x01	; 1
    18d0:	85 d9       	rcall	.-3318   	; 0xbdc <udd_ep_run>
				true,
				udi_cdc_rx_buf[port][buf_sel_trans],
				UDI_CDC_RX_BUFFERS,
				udi_cdc_data_received);
		return;
    18d2:	0b c0       	rjmp	.+22     	; 0x18ea <udi_cdc_data_received+0x58>
	}
	udi_cdc_rx_buf_nb[port][buf_sel_trans] = n;
    18d4:	f0 e0       	ldi	r31, 0x00	; 0
    18d6:	ee 0f       	add	r30, r30
    18d8:	ff 1f       	adc	r31, r31
    18da:	e6 57       	subi	r30, 0x76	; 118
    18dc:	fd 4d       	sbci	r31, 0xDD	; 221
    18de:	60 83       	st	Z, r22
    18e0:	71 83       	std	Z+1, r23	; 0x01
	udi_cdc_rx_trans_ongoing[port] = false;
    18e2:	10 92 86 22 	sts	0x2286, r1	; 0x802286 <udi_cdc_rx_trans_ongoing>
	udi_cdc_rx_start(port);
    18e6:	80 e0       	ldi	r24, 0x00	; 0
    18e8:	52 df       	rcall	.-348    	; 0x178e <udi_cdc_rx_start>
}
    18ea:	1f 91       	pop	r17
    18ec:	0f 91       	pop	r16
    18ee:	08 95       	ret

000018f0 <udc_next_desc_in_iface>:
/*! \brief Stop the USB Device stack
 */
void udc_stop(void)
{
	udd_disable();
	udc_reset();
    18f0:	e0 91 2a 23 	lds	r30, 0x232A	; 0x80232a <udc_ptr_conf>
    18f4:	f0 91 2b 23 	lds	r31, 0x232B	; 0x80232b <udc_ptr_conf+0x1>
    18f8:	01 90       	ld	r0, Z+
    18fa:	f0 81       	ld	r31, Z
    18fc:	e0 2d       	mov	r30, r0
    18fe:	22 81       	ldd	r18, Z+2	; 0x02
    1900:	33 81       	ldd	r19, Z+3	; 0x03
    1902:	2e 0f       	add	r18, r30
    1904:	3f 1f       	adc	r19, r31
    1906:	fc 01       	movw	r30, r24
    1908:	40 81       	ld	r20, Z
    190a:	e4 0f       	add	r30, r20
    190c:	f1 1d       	adc	r31, r1
    190e:	e2 17       	cp	r30, r18
    1910:	f3 07       	cpc	r31, r19
    1912:	b8 f4       	brcc	.+46     	; 0x1942 <udc_next_desc_in_iface+0x52>
    1914:	81 81       	ldd	r24, Z+1	; 0x01
    1916:	84 30       	cpi	r24, 0x04	; 4
    1918:	b9 f0       	breq	.+46     	; 0x1948 <udc_next_desc_in_iface+0x58>
    191a:	86 13       	cpse	r24, r22
    191c:	09 c0       	rjmp	.+18     	; 0x1930 <udc_next_desc_in_iface+0x40>
    191e:	05 c0       	rjmp	.+10     	; 0x192a <udc_next_desc_in_iface+0x3a>
    1920:	81 81       	ldd	r24, Z+1	; 0x01
    1922:	84 30       	cpi	r24, 0x04	; 4
    1924:	a1 f0       	breq	.+40     	; 0x194e <udc_next_desc_in_iface+0x5e>
    1926:	86 13       	cpse	r24, r22
    1928:	03 c0       	rjmp	.+6      	; 0x1930 <udc_next_desc_in_iface+0x40>
    192a:	8e 2f       	mov	r24, r30
    192c:	9f 2f       	mov	r25, r31
    192e:	08 95       	ret
    1930:	80 81       	ld	r24, Z
    1932:	e8 0f       	add	r30, r24
    1934:	f1 1d       	adc	r31, r1
    1936:	e2 17       	cp	r30, r18
    1938:	f3 07       	cpc	r31, r19
    193a:	90 f3       	brcs	.-28     	; 0x1920 <udc_next_desc_in_iface+0x30>
    193c:	80 e0       	ldi	r24, 0x00	; 0
    193e:	90 e0       	ldi	r25, 0x00	; 0
    1940:	08 95       	ret
    1942:	80 e0       	ldi	r24, 0x00	; 0
    1944:	90 e0       	ldi	r25, 0x00	; 0
    1946:	08 95       	ret
    1948:	80 e0       	ldi	r24, 0x00	; 0
    194a:	90 e0       	ldi	r25, 0x00	; 0
    194c:	08 95       	ret
    194e:	80 e0       	ldi	r24, 0x00	; 0
    1950:	90 e0       	ldi	r25, 0x00	; 0
    1952:	08 95       	ret

00001954 <udc_valid_address>:
    1954:	80 91 34 23 	lds	r24, 0x2334	; 0x802334 <udd_g_ctrlreq+0x2>
    1958:	8f 77       	andi	r24, 0x7F	; 127
    195a:	51 c8       	rjmp	.-3934   	; 0x9fe <udd_set_address>
    195c:	08 95       	ret

0000195e <udc_update_iface_desc>:
    195e:	90 91 2c 23 	lds	r25, 0x232C	; 0x80232c <udc_num_configuration>
    1962:	99 23       	and	r25, r25
    1964:	81 f1       	breq	.+96     	; 0x19c6 <udc_update_iface_desc+0x68>
    1966:	e0 91 2a 23 	lds	r30, 0x232A	; 0x80232a <udc_ptr_conf>
    196a:	f0 91 2b 23 	lds	r31, 0x232B	; 0x80232b <udc_ptr_conf+0x1>
    196e:	01 90       	ld	r0, Z+
    1970:	f0 81       	ld	r31, Z
    1972:	e0 2d       	mov	r30, r0
    1974:	94 81       	ldd	r25, Z+4	; 0x04
    1976:	89 17       	cp	r24, r25
    1978:	40 f5       	brcc	.+80     	; 0x19ca <udc_update_iface_desc+0x6c>
    197a:	e0 93 28 23 	sts	0x2328, r30	; 0x802328 <udc_ptr_iface>
    197e:	f0 93 29 23 	sts	0x2329, r31	; 0x802329 <udc_ptr_iface+0x1>
    1982:	22 81       	ldd	r18, Z+2	; 0x02
    1984:	33 81       	ldd	r19, Z+3	; 0x03
    1986:	2e 0f       	add	r18, r30
    1988:	3f 1f       	adc	r19, r31
    198a:	e2 17       	cp	r30, r18
    198c:	f3 07       	cpc	r31, r19
    198e:	f8 f4       	brcc	.+62     	; 0x19ce <udc_update_iface_desc+0x70>
    1990:	91 81       	ldd	r25, Z+1	; 0x01
    1992:	94 30       	cpi	r25, 0x04	; 4
    1994:	61 f4       	brne	.+24     	; 0x19ae <udc_update_iface_desc+0x50>
    1996:	92 81       	ldd	r25, Z+2	; 0x02
    1998:	98 13       	cpse	r25, r24
    199a:	09 c0       	rjmp	.+18     	; 0x19ae <udc_update_iface_desc+0x50>
    199c:	93 81       	ldd	r25, Z+3	; 0x03
    199e:	96 13       	cpse	r25, r22
    19a0:	06 c0       	rjmp	.+12     	; 0x19ae <udc_update_iface_desc+0x50>
    19a2:	e0 93 28 23 	sts	0x2328, r30	; 0x802328 <udc_ptr_iface>
    19a6:	f0 93 29 23 	sts	0x2329, r31	; 0x802329 <udc_ptr_iface+0x1>
    19aa:	81 e0       	ldi	r24, 0x01	; 1
    19ac:	08 95       	ret
    19ae:	90 81       	ld	r25, Z
    19b0:	e9 0f       	add	r30, r25
    19b2:	f1 1d       	adc	r31, r1
    19b4:	e2 17       	cp	r30, r18
    19b6:	f3 07       	cpc	r31, r19
    19b8:	58 f3       	brcs	.-42     	; 0x1990 <udc_update_iface_desc+0x32>
    19ba:	e0 93 28 23 	sts	0x2328, r30	; 0x802328 <udc_ptr_iface>
    19be:	f0 93 29 23 	sts	0x2329, r31	; 0x802329 <udc_ptr_iface+0x1>
    19c2:	80 e0       	ldi	r24, 0x00	; 0
    19c4:	08 95       	ret
    19c6:	80 e0       	ldi	r24, 0x00	; 0
    19c8:	08 95       	ret
    19ca:	80 e0       	ldi	r24, 0x00	; 0
    19cc:	08 95       	ret
    19ce:	80 e0       	ldi	r24, 0x00	; 0
    19d0:	08 95       	ret

000019d2 <udc_iface_disable>:
    19d2:	ef 92       	push	r14
    19d4:	ff 92       	push	r15
    19d6:	1f 93       	push	r17
    19d8:	cf 93       	push	r28
    19da:	df 93       	push	r29
    19dc:	c8 2f       	mov	r28, r24
    19de:	60 e0       	ldi	r22, 0x00	; 0
    19e0:	be df       	rcall	.-132    	; 0x195e <udc_update_iface_desc>
    19e2:	18 2f       	mov	r17, r24
    19e4:	88 23       	and	r24, r24
    19e6:	79 f1       	breq	.+94     	; 0x1a46 <udc_iface_disable+0x74>
    19e8:	a0 91 2a 23 	lds	r26, 0x232A	; 0x80232a <udc_ptr_conf>
    19ec:	b0 91 2b 23 	lds	r27, 0x232B	; 0x80232b <udc_ptr_conf+0x1>
    19f0:	ec 2f       	mov	r30, r28
    19f2:	f0 e0       	ldi	r31, 0x00	; 0
    19f4:	ee 0f       	add	r30, r30
    19f6:	ff 1f       	adc	r31, r31
    19f8:	12 96       	adiw	r26, 0x02	; 2
    19fa:	8d 91       	ld	r24, X+
    19fc:	9c 91       	ld	r25, X
    19fe:	13 97       	sbiw	r26, 0x03	; 3
    1a00:	e8 0f       	add	r30, r24
    1a02:	f9 1f       	adc	r31, r25
    1a04:	e0 80       	ld	r14, Z
    1a06:	f1 80       	ldd	r15, Z+1	; 0x01
    1a08:	d7 01       	movw	r26, r14
    1a0a:	16 96       	adiw	r26, 0x06	; 6
    1a0c:	ed 91       	ld	r30, X+
    1a0e:	fc 91       	ld	r31, X
    1a10:	17 97       	sbiw	r26, 0x07	; 7
    1a12:	19 95       	eicall
    1a14:	68 2f       	mov	r22, r24
    1a16:	8c 2f       	mov	r24, r28
    1a18:	a2 df       	rcall	.-188    	; 0x195e <udc_update_iface_desc>
    1a1a:	18 2f       	mov	r17, r24
    1a1c:	88 23       	and	r24, r24
    1a1e:	99 f0       	breq	.+38     	; 0x1a46 <udc_iface_disable+0x74>
    1a20:	c0 91 28 23 	lds	r28, 0x2328	; 0x802328 <udc_ptr_iface>
    1a24:	d0 91 29 23 	lds	r29, 0x2329	; 0x802329 <udc_ptr_iface+0x1>
    1a28:	65 e0       	ldi	r22, 0x05	; 5
    1a2a:	ce 01       	movw	r24, r28
    1a2c:	61 df       	rcall	.-318    	; 0x18f0 <udc_next_desc_in_iface>
    1a2e:	ec 01       	movw	r28, r24
    1a30:	89 2b       	or	r24, r25
    1a32:	19 f0       	breq	.+6      	; 0x1a3a <udc_iface_disable+0x68>
    1a34:	8a 81       	ldd	r24, Y+2	; 0x02
    1a36:	e3 d9       	rcall	.-3130   	; 0xdfe <udd_ep_free>
    1a38:	f7 cf       	rjmp	.-18     	; 0x1a28 <udc_iface_disable+0x56>
    1a3a:	d7 01       	movw	r26, r14
    1a3c:	12 96       	adiw	r26, 0x02	; 2
    1a3e:	ed 91       	ld	r30, X+
    1a40:	fc 91       	ld	r31, X
    1a42:	13 97       	sbiw	r26, 0x03	; 3
    1a44:	19 95       	eicall
    1a46:	81 2f       	mov	r24, r17
    1a48:	df 91       	pop	r29
    1a4a:	cf 91       	pop	r28
    1a4c:	1f 91       	pop	r17
    1a4e:	ff 90       	pop	r15
    1a50:	ef 90       	pop	r14
    1a52:	08 95       	ret

00001a54 <udc_iface_enable>:
    1a54:	1f 93       	push	r17
    1a56:	cf 93       	push	r28
    1a58:	df 93       	push	r29
    1a5a:	18 2f       	mov	r17, r24
    1a5c:	80 df       	rcall	.-256    	; 0x195e <udc_update_iface_desc>
    1a5e:	88 23       	and	r24, r24
    1a60:	41 f1       	breq	.+80     	; 0x1ab2 <udc_iface_enable+0x5e>
    1a62:	c0 91 28 23 	lds	r28, 0x2328	; 0x802328 <udc_ptr_iface>
    1a66:	d0 91 29 23 	lds	r29, 0x2329	; 0x802329 <udc_ptr_iface+0x1>
    1a6a:	65 e0       	ldi	r22, 0x05	; 5
    1a6c:	ce 01       	movw	r24, r28
    1a6e:	40 df       	rcall	.-384    	; 0x18f0 <udc_next_desc_in_iface>
    1a70:	ec 01       	movw	r28, r24
    1a72:	89 2b       	or	r24, r25
    1a74:	49 f0       	breq	.+18     	; 0x1a88 <udc_iface_enable+0x34>
    1a76:	4c 81       	ldd	r20, Y+4	; 0x04
    1a78:	5d 81       	ldd	r21, Y+5	; 0x05
    1a7a:	6b 81       	ldd	r22, Y+3	; 0x03
    1a7c:	8a 81       	ldd	r24, Y+2	; 0x02
    1a7e:	0e 94 14 05 	call	0xa28	; 0xa28 <udd_ep_alloc>
    1a82:	81 11       	cpse	r24, r1
    1a84:	f2 cf       	rjmp	.-28     	; 0x1a6a <udc_iface_enable+0x16>
    1a86:	15 c0       	rjmp	.+42     	; 0x1ab2 <udc_iface_enable+0x5e>
    1a88:	a0 91 2a 23 	lds	r26, 0x232A	; 0x80232a <udc_ptr_conf>
    1a8c:	b0 91 2b 23 	lds	r27, 0x232B	; 0x80232b <udc_ptr_conf+0x1>
    1a90:	e1 2f       	mov	r30, r17
    1a92:	f0 e0       	ldi	r31, 0x00	; 0
    1a94:	ee 0f       	add	r30, r30
    1a96:	ff 1f       	adc	r31, r31
    1a98:	12 96       	adiw	r26, 0x02	; 2
    1a9a:	8d 91       	ld	r24, X+
    1a9c:	9c 91       	ld	r25, X
    1a9e:	13 97       	sbiw	r26, 0x03	; 3
    1aa0:	e8 0f       	add	r30, r24
    1aa2:	f9 1f       	adc	r31, r25
    1aa4:	01 90       	ld	r0, Z+
    1aa6:	f0 81       	ld	r31, Z
    1aa8:	e0 2d       	mov	r30, r0
    1aaa:	01 90       	ld	r0, Z+
    1aac:	f0 81       	ld	r31, Z
    1aae:	e0 2d       	mov	r30, r0
    1ab0:	19 95       	eicall
    1ab2:	df 91       	pop	r29
    1ab4:	cf 91       	pop	r28
    1ab6:	1f 91       	pop	r17
    1ab8:	08 95       	ret

00001aba <udc_start>:
    1aba:	0c 94 79 04 	jmp	0x8f2	; 0x8f2 <udd_enable>
    1abe:	08 95       	ret

00001ac0 <udc_reset>:
    1ac0:	cf 93       	push	r28
    1ac2:	80 91 2c 23 	lds	r24, 0x232C	; 0x80232c <udc_num_configuration>
    1ac6:	88 23       	and	r24, r24
    1ac8:	c1 f0       	breq	.+48     	; 0x1afa <udc_reset+0x3a>
    1aca:	e0 91 2a 23 	lds	r30, 0x232A	; 0x80232a <udc_ptr_conf>
    1ace:	f0 91 2b 23 	lds	r31, 0x232B	; 0x80232b <udc_ptr_conf+0x1>
    1ad2:	01 90       	ld	r0, Z+
    1ad4:	f0 81       	ld	r31, Z
    1ad6:	e0 2d       	mov	r30, r0
    1ad8:	84 81       	ldd	r24, Z+4	; 0x04
    1ada:	88 23       	and	r24, r24
    1adc:	71 f0       	breq	.+28     	; 0x1afa <udc_reset+0x3a>
    1ade:	c0 e0       	ldi	r28, 0x00	; 0
    1ae0:	8c 2f       	mov	r24, r28
    1ae2:	77 df       	rcall	.-274    	; 0x19d2 <udc_iface_disable>
    1ae4:	cf 5f       	subi	r28, 0xFF	; 255
    1ae6:	e0 91 2a 23 	lds	r30, 0x232A	; 0x80232a <udc_ptr_conf>
    1aea:	f0 91 2b 23 	lds	r31, 0x232B	; 0x80232b <udc_ptr_conf+0x1>
    1aee:	01 90       	ld	r0, Z+
    1af0:	f0 81       	ld	r31, Z
    1af2:	e0 2d       	mov	r30, r0
    1af4:	84 81       	ldd	r24, Z+4	; 0x04
    1af6:	c8 17       	cp	r28, r24
    1af8:	98 f3       	brcs	.-26     	; 0x1ae0 <udc_reset+0x20>
    1afa:	10 92 2c 23 	sts	0x232C, r1	; 0x80232c <udc_num_configuration>
    1afe:	80 91 30 23 	lds	r24, 0x2330	; 0x802330 <udc_device_status>
    1b02:	81 fd       	sbrc	r24, 1
    1b04:	69 db       	rcall	.-2350   	; 0x11d8 <usb_callback_remotewakeup_disable>
    1b06:	10 92 30 23 	sts	0x2330, r1	; 0x802330 <udc_device_status>
    1b0a:	10 92 31 23 	sts	0x2331, r1	; 0x802331 <udc_device_status+0x1>
    1b0e:	cf 91       	pop	r28
    1b10:	08 95       	ret

00001b12 <udc_sof_notify>:
			CPU_TO_LE16(USB_DEV_STATUS_BUS_POWERED);
#endif
}

void udc_sof_notify(void)
{
    1b12:	cf 93       	push	r28
	uint8_t iface_num;

	if (udc_num_configuration) {
    1b14:	80 91 2c 23 	lds	r24, 0x232C	; 0x80232c <udc_num_configuration>
    1b18:	88 23       	and	r24, r24
    1b1a:	49 f1       	breq	.+82     	; 0x1b6e <udc_sof_notify+0x5c>
		for (iface_num = 0;
				iface_num < udc_ptr_conf->desc->bNumInterfaces;
    1b1c:	a0 91 2a 23 	lds	r26, 0x232A	; 0x80232a <udc_ptr_conf>
    1b20:	b0 91 2b 23 	lds	r27, 0x232B	; 0x80232b <udc_ptr_conf+0x1>
    1b24:	ed 91       	ld	r30, X+
    1b26:	fc 91       	ld	r31, X
    1b28:	11 97       	sbiw	r26, 0x01	; 1
void udc_sof_notify(void)
{
	uint8_t iface_num;

	if (udc_num_configuration) {
		for (iface_num = 0;
    1b2a:	84 81       	ldd	r24, Z+4	; 0x04
    1b2c:	88 23       	and	r24, r24
    1b2e:	f9 f0       	breq	.+62     	; 0x1b6e <udc_sof_notify+0x5c>
    1b30:	c0 e0       	ldi	r28, 0x00	; 0
				iface_num < udc_ptr_conf->desc->bNumInterfaces;
				iface_num++) {
			if (udc_ptr_conf->udi_apis[iface_num]->sof_notify != NULL) {
    1b32:	ec 2f       	mov	r30, r28
    1b34:	f0 e0       	ldi	r31, 0x00	; 0
    1b36:	ee 0f       	add	r30, r30
    1b38:	ff 1f       	adc	r31, r31
    1b3a:	12 96       	adiw	r26, 0x02	; 2
    1b3c:	8d 91       	ld	r24, X+
    1b3e:	9c 91       	ld	r25, X
    1b40:	13 97       	sbiw	r26, 0x03	; 3
    1b42:	e8 0f       	add	r30, r24
    1b44:	f9 1f       	adc	r31, r25
    1b46:	01 90       	ld	r0, Z+
    1b48:	f0 81       	ld	r31, Z
    1b4a:	e0 2d       	mov	r30, r0
    1b4c:	00 84       	ldd	r0, Z+8	; 0x08
    1b4e:	f1 85       	ldd	r31, Z+9	; 0x09
    1b50:	e0 2d       	mov	r30, r0
    1b52:	30 97       	sbiw	r30, 0x00	; 0
    1b54:	09 f0       	breq	.+2      	; 0x1b58 <udc_sof_notify+0x46>
				udc_ptr_conf->udi_apis[iface_num]->sof_notify();
    1b56:	19 95       	eicall
	uint8_t iface_num;

	if (udc_num_configuration) {
		for (iface_num = 0;
				iface_num < udc_ptr_conf->desc->bNumInterfaces;
				iface_num++) {
    1b58:	cf 5f       	subi	r28, 0xFF	; 255
{
	uint8_t iface_num;

	if (udc_num_configuration) {
		for (iface_num = 0;
				iface_num < udc_ptr_conf->desc->bNumInterfaces;
    1b5a:	a0 91 2a 23 	lds	r26, 0x232A	; 0x80232a <udc_ptr_conf>
    1b5e:	b0 91 2b 23 	lds	r27, 0x232B	; 0x80232b <udc_ptr_conf+0x1>
    1b62:	ed 91       	ld	r30, X+
    1b64:	fc 91       	ld	r31, X
    1b66:	11 97       	sbiw	r26, 0x01	; 1
void udc_sof_notify(void)
{
	uint8_t iface_num;

	if (udc_num_configuration) {
		for (iface_num = 0;
    1b68:	84 81       	ldd	r24, Z+4	; 0x04
    1b6a:	c8 17       	cp	r28, r24
    1b6c:	10 f3       	brcs	.-60     	; 0x1b32 <udc_sof_notify+0x20>
			if (udc_ptr_conf->udi_apis[iface_num]->sof_notify != NULL) {
				udc_ptr_conf->udi_apis[iface_num]->sof_notify();
			}
		}
	}
}
    1b6e:	cf 91       	pop	r28
    1b70:	08 95       	ret

00001b72 <udc_process_setup>:
 * sent to a specific application callback.
 *
 * \return true if the request is supported, else the request is stalled by UDD
 */
bool udc_process_setup(void)
{
    1b72:	0f 93       	push	r16
    1b74:	1f 93       	push	r17
    1b76:	cf 93       	push	r28
    1b78:	df 93       	push	r29
	// By default no data (receive/send) and no callbacks registered
	udd_g_ctrlreq.payload_size = 0;
    1b7a:	e2 e3       	ldi	r30, 0x32	; 50
    1b7c:	f3 e2       	ldi	r31, 0x23	; 35
    1b7e:	12 86       	std	Z+10, r1	; 0x0a
    1b80:	13 86       	std	Z+11, r1	; 0x0b
	udd_g_ctrlreq.callback = NULL;
    1b82:	14 86       	std	Z+12, r1	; 0x0c
    1b84:	15 86       	std	Z+13, r1	; 0x0d
	udd_g_ctrlreq.over_under_run = NULL;
    1b86:	16 86       	std	Z+14, r1	; 0x0e
    1b88:	17 86       	std	Z+15, r1	; 0x0f

	if (Udd_setup_is_in()) {
    1b8a:	80 81       	ld	r24, Z
    1b8c:	88 23       	and	r24, r24
    1b8e:	0c f0       	brlt	.+2      	; 0x1b92 <udc_process_setup+0x20>
    1b90:	8b c2       	rjmp	.+1302   	; 0x20a8 <udc_process_setup+0x536>
		if (udd_g_ctrlreq.req.wLength == 0) {
    1b92:	20 91 38 23 	lds	r18, 0x2338	; 0x802338 <udd_g_ctrlreq+0x6>
    1b96:	30 91 39 23 	lds	r19, 0x2339	; 0x802339 <udd_g_ctrlreq+0x7>
    1b9a:	21 15       	cp	r18, r1
    1b9c:	31 05       	cpc	r19, r1
    1b9e:	09 f0       	breq	.+2      	; 0x1ba2 <udc_process_setup+0x30>
    1ba0:	7e c2       	rjmp	.+1276   	; 0x209e <udc_process_setup+0x52c>
    1ba2:	79 c2       	rjmp	.+1266   	; 0x2096 <udc_process_setup+0x524>
		// GET Standard Requests
		if (udd_g_ctrlreq.req.wLength == 0) {
			return false; // Error for USB host
		}

		if (USB_REQ_RECIP_DEVICE == Udd_setup_recipient()) {
    1ba4:	8f 71       	andi	r24, 0x1F	; 31
    1ba6:	09 f0       	breq	.+2      	; 0x1baa <udc_process_setup+0x38>
    1ba8:	ae c0       	rjmp	.+348    	; 0x1d06 <udc_process_setup+0x194>
			// Standard Get Device request
			switch (udd_g_ctrlreq.req.bRequest) {
    1baa:	90 91 33 23 	lds	r25, 0x2333	; 0x802333 <udd_g_ctrlreq+0x1>
    1bae:	96 30       	cpi	r25, 0x06	; 6
    1bb0:	81 f0       	breq	.+32     	; 0x1bd2 <udc_process_setup+0x60>
    1bb2:	98 30       	cpi	r25, 0x08	; 8
    1bb4:	09 f4       	brne	.+2      	; 0x1bb8 <udc_process_setup+0x46>
    1bb6:	9c c0       	rjmp	.+312    	; 0x1cf0 <udc_process_setup+0x17e>
    1bb8:	91 11       	cpse	r25, r1
    1bba:	a5 c0       	rjmp	.+330    	; 0x1d06 <udc_process_setup+0x194>
 *
 * \return true if success
 */
static bool udc_req_std_dev_get_status(void)
{
	if (udd_g_ctrlreq.req.wLength != sizeof(udc_device_status)) {
    1bbc:	22 30       	cpi	r18, 0x02	; 2
    1bbe:	31 05       	cpc	r19, r1
    1bc0:	09 f0       	breq	.+2      	; 0x1bc4 <udc_process_setup+0x52>
    1bc2:	f2 c1       	rjmp	.+996    	; 0x1fa8 <udc_process_setup+0x436>
		return false;
	}

	udd_set_setup_payload( (uint8_t *) & udc_device_status,
    1bc4:	62 e0       	ldi	r22, 0x02	; 2
    1bc6:	70 e0       	ldi	r23, 0x00	; 0
    1bc8:	80 e3       	ldi	r24, 0x30	; 48
    1bca:	93 e2       	ldi	r25, 0x23	; 35
    1bcc:	0e 94 0d 05 	call	0xa1a	; 0xa1a <udd_set_setup_payload>
    1bd0:	74 c2       	rjmp	.+1256   	; 0x20ba <udc_process_setup+0x548>
 */
static bool udc_req_std_dev_get_descriptor(void)
{
	uint8_t conf_num;

	conf_num = udd_g_ctrlreq.req.wValue & 0xff;
    1bd2:	80 91 34 23 	lds	r24, 0x2334	; 0x802334 <udd_g_ctrlreq+0x2>
    1bd6:	90 91 35 23 	lds	r25, 0x2335	; 0x802335 <udd_g_ctrlreq+0x3>

	// Check descriptor ID
	switch ((uint8_t) (udd_g_ctrlreq.req.wValue >> 8)) {
    1bda:	29 2f       	mov	r18, r25
    1bdc:	33 27       	eor	r19, r19
    1bde:	22 30       	cpi	r18, 0x02	; 2
    1be0:	31 05       	cpc	r19, r1
    1be2:	b1 f0       	breq	.+44     	; 0x1c10 <udc_process_setup+0x9e>
    1be4:	24 f4       	brge	.+8      	; 0x1bee <udc_process_setup+0x7c>
    1be6:	21 30       	cpi	r18, 0x01	; 1
    1be8:	31 05       	cpc	r19, r1
    1bea:	41 f0       	breq	.+16     	; 0x1bfc <udc_process_setup+0x8a>
    1bec:	d4 c1       	rjmp	.+936    	; 0x1f96 <udc_process_setup+0x424>
    1bee:	23 30       	cpi	r18, 0x03	; 3
    1bf0:	31 05       	cpc	r19, r1
    1bf2:	f1 f1       	breq	.+124    	; 0x1c70 <udc_process_setup+0xfe>
    1bf4:	2f 30       	cpi	r18, 0x0F	; 15
    1bf6:	31 05       	cpc	r19, r1
    1bf8:	61 f1       	breq	.+88     	; 0x1c52 <udc_process_setup+0xe0>
    1bfa:	cd c1       	rjmp	.+922    	; 0x1f96 <udc_process_setup+0x424>
		} else
#endif
		{
			udd_set_setup_payload(
				(uint8_t *) udc_config.confdev_lsfs,
				udc_config.confdev_lsfs->bLength);
    1bfc:	80 91 1a 20 	lds	r24, 0x201A	; 0x80201a <udc_config>
    1c00:	90 91 1b 20 	lds	r25, 0x201B	; 0x80201b <udc_config+0x1>
				(uint8_t *) udc_config.confdev_hs,
				udc_config.confdev_hs->bLength);
		} else
#endif
		{
			udd_set_setup_payload(
    1c04:	dc 01       	movw	r26, r24
    1c06:	6c 91       	ld	r22, X
    1c08:	70 e0       	ldi	r23, 0x00	; 0
    1c0a:	0e 94 0d 05 	call	0xa1a	; 0xa1a <udd_set_setup_payload>
    1c0e:	61 c0       	rjmp	.+194    	; 0x1cd2 <udc_process_setup+0x160>
				le16_to_cpu(udc_config.conf_hs[conf_num].desc->wTotalLength));
		} else
#endif
		{
			// FS descriptor
			if (conf_num >= udc_config.confdev_lsfs->
    1c10:	e0 91 1a 20 	lds	r30, 0x201A	; 0x80201a <udc_config>
    1c14:	f0 91 1b 20 	lds	r31, 0x201B	; 0x80201b <udc_config+0x1>
    1c18:	21 89       	ldd	r18, Z+17	; 0x11
    1c1a:	82 17       	cp	r24, r18
    1c1c:	08 f0       	brcs	.+2      	; 0x1c20 <udc_process_setup+0xae>
    1c1e:	c4 c1       	rjmp	.+904    	; 0x1fa8 <udc_process_setup+0x436>
					bNumConfigurations) {
				return false;
			}
			udd_set_setup_payload(
				(uint8_t *)udc_config.conf_lsfs[conf_num].desc,
				le16_to_cpu(udc_config.conf_lsfs[conf_num].desc->wTotalLength));
    1c20:	99 27       	eor	r25, r25
    1c22:	88 0f       	add	r24, r24
    1c24:	99 1f       	adc	r25, r25
    1c26:	88 0f       	add	r24, r24
    1c28:	99 1f       	adc	r25, r25
    1c2a:	e0 91 1c 20 	lds	r30, 0x201C	; 0x80201c <udc_config+0x2>
    1c2e:	f0 91 1d 20 	lds	r31, 0x201D	; 0x80201d <udc_config+0x3>
    1c32:	e8 0f       	add	r30, r24
    1c34:	f9 1f       	adc	r31, r25
    1c36:	80 81       	ld	r24, Z
    1c38:	91 81       	ldd	r25, Z+1	; 0x01
			// FS descriptor
			if (conf_num >= udc_config.confdev_lsfs->
					bNumConfigurations) {
				return false;
			}
			udd_set_setup_payload(
    1c3a:	fc 01       	movw	r30, r24
    1c3c:	62 81       	ldd	r22, Z+2	; 0x02
    1c3e:	73 81       	ldd	r23, Z+3	; 0x03
    1c40:	0e 94 0d 05 	call	0xa1a	; 0xa1a <udd_set_setup_payload>
				(uint8_t *)udc_config.conf_lsfs[conf_num].desc,
				le16_to_cpu(udc_config.conf_lsfs[conf_num].desc->wTotalLength));
		}
		((usb_conf_desc_t *) udd_g_ctrlreq.payload)->bDescriptorType =
    1c44:	e0 91 3a 23 	lds	r30, 0x233A	; 0x80233a <udd_g_ctrlreq+0x8>
    1c48:	f0 91 3b 23 	lds	r31, 0x233B	; 0x80233b <udd_g_ctrlreq+0x9>
    1c4c:	82 e0       	ldi	r24, 0x02	; 2
    1c4e:	81 83       	std	Z+1, r24	; 0x01
    1c50:	40 c0       	rjmp	.+128    	; 0x1cd2 <udc_process_setup+0x160>
		break;
#endif

	case USB_DT_BOS:
		// Device BOS descriptor requested
		if (udc_config.conf_bos == NULL) {
    1c52:	80 91 1e 20 	lds	r24, 0x201E	; 0x80201e <udc_config+0x4>
    1c56:	90 91 1f 20 	lds	r25, 0x201F	; 0x80201f <udc_config+0x5>
    1c5a:	00 97       	sbiw	r24, 0x00	; 0
    1c5c:	09 f4       	brne	.+2      	; 0x1c60 <udc_process_setup+0xee>
    1c5e:	a4 c1       	rjmp	.+840    	; 0x1fa8 <udc_process_setup+0x436>
			return false;
		}
		udd_set_setup_payload( (uint8_t *) udc_config.conf_bos,
    1c60:	dc 01       	movw	r26, r24
    1c62:	12 96       	adiw	r26, 0x02	; 2
    1c64:	6d 91       	ld	r22, X+
    1c66:	7c 91       	ld	r23, X
    1c68:	13 97       	sbiw	r26, 0x03	; 3
    1c6a:	0e 94 0d 05 	call	0xa1a	; 0xa1a <udd_set_setup_payload>
    1c6e:	31 c0       	rjmp	.+98     	; 0x1cd2 <udc_process_setup+0x160>
	uint8_t i;
	const uint8_t *str;
	uint8_t str_length = 0;

	// Link payload pointer to the string corresponding at request
	switch (udd_g_ctrlreq.req.wValue & 0xff) {
    1c70:	99 27       	eor	r25, r25
    1c72:	81 30       	cpi	r24, 0x01	; 1
    1c74:	91 05       	cpc	r25, r1
    1c76:	99 f0       	breq	.+38     	; 0x1c9e <udc_process_setup+0x12c>
    1c78:	58 f0       	brcs	.+22     	; 0x1c90 <udc_process_setup+0x11e>
    1c7a:	82 30       	cpi	r24, 0x02	; 2
    1c7c:	91 05       	cpc	r25, r1
    1c7e:	09 f4       	brne	.+2      	; 0x1c82 <udc_process_setup+0x110>
    1c80:	18 c2       	rjmp	.+1072   	; 0x20b2 <udc_process_setup+0x540>
    1c82:	03 97       	sbiw	r24, 0x03	; 3
    1c84:	09 f0       	breq	.+2      	; 0x1c88 <udc_process_setup+0x116>
    1c86:	90 c1       	rjmp	.+800    	; 0x1fa8 <udc_process_setup+0x436>
		str = udc_string_product_name;
		break;
#endif
#if defined USB_DEVICE_SERIAL_NAME || defined USB_DEVICE_GET_SERIAL_NAME_POINTER
	case 3:
		str_length = USB_DEVICE_SERIAL_NAME_SIZE;
    1c88:	26 e0       	ldi	r18, 0x06	; 6
		str = udc_get_string_serial_name();
    1c8a:	84 ec       	ldi	r24, 0xC4	; 196
    1c8c:	90 e2       	ldi	r25, 0x20	; 32
    1c8e:	0a c0       	rjmp	.+20     	; 0x1ca4 <udc_process_setup+0x132>
	uint8_t str_length = 0;

	// Link payload pointer to the string corresponding at request
	switch (udd_g_ctrlreq.req.wValue & 0xff) {
	case 0:
		udd_set_setup_payload((uint8_t *) &udc_string_desc_languageid,
    1c90:	64 e0       	ldi	r22, 0x04	; 4
    1c92:	70 e0       	ldi	r23, 0x00	; 0
    1c94:	80 ec       	ldi	r24, 0xC0	; 192
    1c96:	90 e2       	ldi	r25, 0x20	; 32
    1c98:	0e 94 0d 05 	call	0xa1a	; 0xa1a <udd_set_setup_payload>
    1c9c:	1a c0       	rjmp	.+52     	; 0x1cd2 <udc_process_setup+0x160>
		break;

#ifdef USB_DEVICE_MANUFACTURE_NAME
	case 1:
		str_length = USB_DEVICE_MANUFACTURE_NAME_SIZE;
		str = udc_string_manufacturer_name;
    1c9e:	8f ea       	ldi	r24, 0xAF	; 175
    1ca0:	90 e2       	ldi	r25, 0x20	; 32
				sizeof(udc_string_desc_languageid));
		break;

#ifdef USB_DEVICE_MANUFACTURE_NAME
	case 1:
		str_length = USB_DEVICE_MANUFACTURE_NAME_SIZE;
    1ca2:	20 e1       	ldi	r18, 0x10	; 16
    1ca4:	38 2f       	mov	r19, r24
    1ca6:	a0 e8       	ldi	r26, 0x80	; 128
    1ca8:	b0 e2       	ldi	r27, 0x20	; 32
    1caa:	e8 2f       	mov	r30, r24
    1cac:	f9 2f       	mov	r31, r25
		return false;
	}

	if (str_length) {
		for(i = 0; i < str_length; i++) {
			udc_string_desc.string[i] = cpu_to_le16((le16_t)str[i]);
    1cae:	81 91       	ld	r24, Z+
    1cb0:	90 e0       	ldi	r25, 0x00	; 0
    1cb2:	8d 93       	st	X+, r24
    1cb4:	9d 93       	st	X+, r25
    1cb6:	8e 2f       	mov	r24, r30
    1cb8:	83 1b       	sub	r24, r19
#endif
		return false;
	}

	if (str_length) {
		for(i = 0; i < str_length; i++) {
    1cba:	82 17       	cp	r24, r18
    1cbc:	c0 f3       	brcs	.-16     	; 0x1cae <udc_process_setup+0x13c>
			udc_string_desc.string[i] = cpu_to_le16((le16_t)str[i]);
		}

		udc_string_desc.header.bLength = 2 + (str_length) * 2;
    1cbe:	62 2f       	mov	r22, r18
    1cc0:	66 0f       	add	r22, r22
    1cc2:	6e 5f       	subi	r22, 0xFE	; 254
    1cc4:	60 93 7e 20 	sts	0x207E, r22	; 0x80207e <udc_string_desc>
		udd_set_setup_payload(
    1cc8:	70 e0       	ldi	r23, 0x00	; 0
    1cca:	8e e7       	ldi	r24, 0x7E	; 126
    1ccc:	90 e2       	ldi	r25, 0x20	; 32
    1cce:	0e 94 0d 05 	call	0xa1a	; 0xa1a <udd_set_setup_payload>
	default:
		// Unknown descriptor requested
		return false;
	}
	// if the descriptor is larger than length requested, then reduce it
	if (udd_g_ctrlreq.req.wLength < udd_g_ctrlreq.payload_size) {
    1cd2:	e2 e3       	ldi	r30, 0x32	; 50
    1cd4:	f3 e2       	ldi	r31, 0x23	; 35
    1cd6:	86 81       	ldd	r24, Z+6	; 0x06
    1cd8:	97 81       	ldd	r25, Z+7	; 0x07
    1cda:	22 85       	ldd	r18, Z+10	; 0x0a
    1cdc:	33 85       	ldd	r19, Z+11	; 0x0b
    1cde:	82 17       	cp	r24, r18
    1ce0:	93 07       	cpc	r25, r19
    1ce2:	08 f0       	brcs	.+2      	; 0x1ce6 <udc_process_setup+0x174>
    1ce4:	ea c1       	rjmp	.+980    	; 0x20ba <udc_process_setup+0x548>
		udd_g_ctrlreq.payload_size = udd_g_ctrlreq.req.wLength;
    1ce6:	80 93 3c 23 	sts	0x233C, r24	; 0x80233c <udd_g_ctrlreq+0xa>
    1cea:	90 93 3d 23 	sts	0x233D, r25	; 0x80233d <udd_g_ctrlreq+0xb>
    1cee:	e5 c1       	rjmp	.+970    	; 0x20ba <udc_process_setup+0x548>
 *
 * \return true if success
 */
static bool udc_req_std_dev_get_configuration(void)
{
	if (udd_g_ctrlreq.req.wLength != 1) {
    1cf0:	21 30       	cpi	r18, 0x01	; 1
    1cf2:	31 05       	cpc	r19, r1
    1cf4:	09 f0       	breq	.+2      	; 0x1cf8 <udc_process_setup+0x186>
    1cf6:	58 c1       	rjmp	.+688    	; 0x1fa8 <udc_process_setup+0x436>
		return false;
	}

	udd_set_setup_payload(&udc_num_configuration,1);
    1cf8:	61 e0       	ldi	r22, 0x01	; 1
    1cfa:	70 e0       	ldi	r23, 0x00	; 0
    1cfc:	8c e2       	ldi	r24, 0x2C	; 44
    1cfe:	93 e2       	ldi	r25, 0x23	; 35
    1d00:	0e 94 0d 05 	call	0xa1a	; 0xa1a <udd_set_setup_payload>
    1d04:	da c1       	rjmp	.+948    	; 0x20ba <udc_process_setup+0x548>
			default:
				break;
			}
		}

		if (USB_REQ_RECIP_INTERFACE == Udd_setup_recipient()) {
    1d06:	81 30       	cpi	r24, 0x01	; 1
    1d08:	e9 f5       	brne	.+122    	; 0x1d84 <udc_process_setup+0x212>
			// Standard Get Interface request
			switch (udd_g_ctrlreq.req.bRequest) {
    1d0a:	90 91 33 23 	lds	r25, 0x2333	; 0x802333 <udd_g_ctrlreq+0x1>
    1d0e:	9a 30       	cpi	r25, 0x0A	; 10
    1d10:	c9 f5       	brne	.+114    	; 0x1d84 <udc_process_setup+0x212>
static bool udc_req_std_iface_get_setting(void)
{
	uint8_t iface_num;
	udi_api_t UDC_DESC_STORAGE *udi_api;

	if (udd_g_ctrlreq.req.wLength != 1) {
    1d12:	21 30       	cpi	r18, 0x01	; 1
    1d14:	31 05       	cpc	r19, r1
    1d16:	09 f0       	breq	.+2      	; 0x1d1a <udc_process_setup+0x1a8>
    1d18:	47 c1       	rjmp	.+654    	; 0x1fa8 <udc_process_setup+0x436>
		return false; // Error in request
	}
	if (!udc_num_configuration) {
    1d1a:	80 91 2c 23 	lds	r24, 0x232C	; 0x80232c <udc_num_configuration>
    1d1e:	88 23       	and	r24, r24
    1d20:	09 f4       	brne	.+2      	; 0x1d24 <udc_process_setup+0x1b2>
    1d22:	42 c1       	rjmp	.+644    	; 0x1fa8 <udc_process_setup+0x436>
		return false; // The device is not is configured state yet
	}

	// Check the interface number included in the request
	iface_num = udd_g_ctrlreq.req.wIndex & 0xFF;
    1d24:	c0 91 36 23 	lds	r28, 0x2336	; 0x802336 <udd_g_ctrlreq+0x4>
    1d28:	d0 91 37 23 	lds	r29, 0x2337	; 0x802337 <udd_g_ctrlreq+0x5>
	if (iface_num >= udc_ptr_conf->desc->bNumInterfaces) {
    1d2c:	00 91 2a 23 	lds	r16, 0x232A	; 0x80232a <udc_ptr_conf>
    1d30:	10 91 2b 23 	lds	r17, 0x232B	; 0x80232b <udc_ptr_conf+0x1>
    1d34:	d8 01       	movw	r26, r16
    1d36:	ed 91       	ld	r30, X+
    1d38:	fc 91       	ld	r31, X
    1d3a:	84 81       	ldd	r24, Z+4	; 0x04
    1d3c:	c8 17       	cp	r28, r24
    1d3e:	08 f0       	brcs	.+2      	; 0x1d42 <udc_process_setup+0x1d0>
    1d40:	33 c1       	rjmp	.+614    	; 0x1fa8 <udc_process_setup+0x436>
		return false;
	}

	// Select first alternate setting of the interface to update udc_ptr_iface
	// before call iface->getsetting()
	if (!udc_update_iface_desc(iface_num, 0)) {
    1d42:	60 e0       	ldi	r22, 0x00	; 0
    1d44:	8c 2f       	mov	r24, r28
    1d46:	0b de       	rcall	.-1002   	; 0x195e <udc_update_iface_desc>
    1d48:	88 23       	and	r24, r24
    1d4a:	09 f4       	brne	.+2      	; 0x1d4e <udc_process_setup+0x1dc>
    1d4c:	2d c1       	rjmp	.+602    	; 0x1fa8 <udc_process_setup+0x436>
		return false;
	}
	// Get alternate setting from UDI
	udi_api = udc_ptr_conf->udi_apis[iface_num];
    1d4e:	ce 01       	movw	r24, r28
    1d50:	99 27       	eor	r25, r25
    1d52:	88 0f       	add	r24, r24
    1d54:	99 1f       	adc	r25, r25
    1d56:	d8 01       	movw	r26, r16
    1d58:	12 96       	adiw	r26, 0x02	; 2
    1d5a:	ed 91       	ld	r30, X+
    1d5c:	fc 91       	ld	r31, X
    1d5e:	13 97       	sbiw	r26, 0x03	; 3
    1d60:	e8 0f       	add	r30, r24
    1d62:	f9 1f       	adc	r31, r25
	udc_iface_setting = udi_api->getsetting();
    1d64:	01 90       	ld	r0, Z+
    1d66:	f0 81       	ld	r31, Z
    1d68:	e0 2d       	mov	r30, r0
    1d6a:	86 81       	ldd	r24, Z+6	; 0x06
    1d6c:	97 81       	ldd	r25, Z+7	; 0x07
    1d6e:	fc 01       	movw	r30, r24
    1d70:	19 95       	eicall
    1d72:	80 93 2e 23 	sts	0x232E, r24	; 0x80232e <udc_iface_setting>

	// Link value to payload pointer of request
	udd_set_setup_payload(&udc_iface_setting,1);
    1d76:	61 e0       	ldi	r22, 0x01	; 1
    1d78:	70 e0       	ldi	r23, 0x00	; 0
    1d7a:	8e e2       	ldi	r24, 0x2E	; 46
    1d7c:	93 e2       	ldi	r25, 0x23	; 35
    1d7e:	0e 94 0d 05 	call	0xa1a	; 0xa1a <udd_set_setup_payload>
    1d82:	9b c1       	rjmp	.+822    	; 0x20ba <udc_process_setup+0x548>
			default:
				break;
			}
		}
#if (0!=USB_DEVICE_MAX_EP)
		if (USB_REQ_RECIP_ENDPOINT == Udd_setup_recipient()) {
    1d84:	82 30       	cpi	r24, 0x02	; 2
    1d86:	09 f0       	breq	.+2      	; 0x1d8a <udc_process_setup+0x218>
    1d88:	0f c1       	rjmp	.+542    	; 0x1fa8 <udc_process_setup+0x436>
			// Standard Get Endpoint request
			switch (udd_g_ctrlreq.req.bRequest) {
    1d8a:	80 91 33 23 	lds	r24, 0x2333	; 0x802333 <udd_g_ctrlreq+0x1>
    1d8e:	81 11       	cpse	r24, r1
    1d90:	04 c1       	rjmp	.+520    	; 0x1f9a <udc_process_setup+0x428>
 */
static bool udc_req_std_ep_get_status(void)
{
	static le16_t udc_ep_status;

	if (udd_g_ctrlreq.req.wLength != sizeof(udc_ep_status)) {
    1d92:	22 30       	cpi	r18, 0x02	; 2
    1d94:	31 05       	cpc	r19, r1
    1d96:	09 f0       	breq	.+2      	; 0x1d9a <udc_process_setup+0x228>
    1d98:	07 c1       	rjmp	.+526    	; 0x1fa8 <udc_process_setup+0x436>
		return false;
	}

	udc_ep_status = udd_ep_is_halted(udd_g_ctrlreq.req.
    1d9a:	80 91 36 23 	lds	r24, 0x2336	; 0x802336 <udd_g_ctrlreq+0x4>
    1d9e:	0e 94 9c 05 	call	0xb38	; 0xb38 <udd_ep_is_halted>
    1da2:	90 e0       	ldi	r25, 0x00	; 0
    1da4:	80 93 26 23 	sts	0x2326, r24	; 0x802326 <udc_ep_status.4684>
    1da8:	90 93 27 23 	sts	0x2327, r25	; 0x802327 <udc_ep_status.4684+0x1>
			wIndex & 0xFF) ? CPU_TO_LE16(USB_EP_STATUS_HALTED) : 0;

	udd_set_setup_payload( (uint8_t *) & udc_ep_status,
    1dac:	62 e0       	ldi	r22, 0x02	; 2
    1dae:	70 e0       	ldi	r23, 0x00	; 0
    1db0:	86 e2       	ldi	r24, 0x26	; 38
    1db2:	93 e2       	ldi	r25, 0x23	; 35
    1db4:	0e 94 0d 05 	call	0xa1a	; 0xa1a <udd_set_setup_payload>
    1db8:	80 c1       	rjmp	.+768    	; 0x20ba <udc_process_setup+0x548>
			}
		}
#endif
	} else {
		// SET Standard Requests
		if (USB_REQ_RECIP_DEVICE == Udd_setup_recipient()) {
    1dba:	8f 71       	andi	r24, 0x1F	; 31
    1dbc:	09 f0       	breq	.+2      	; 0x1dc0 <udc_process_setup+0x24e>
    1dbe:	9e c0       	rjmp	.+316    	; 0x1efc <udc_process_setup+0x38a>
			// Standard Set Device request
			switch (udd_g_ctrlreq.req.bRequest) {
    1dc0:	90 91 33 23 	lds	r25, 0x2333	; 0x802333 <udd_g_ctrlreq+0x1>
    1dc4:	93 30       	cpi	r25, 0x03	; 3
    1dc6:	89 f1       	breq	.+98     	; 0x1e2a <udc_process_setup+0x2b8>
    1dc8:	18 f4       	brcc	.+6      	; 0x1dd0 <udc_process_setup+0x25e>
    1dca:	91 30       	cpi	r25, 0x01	; 1
    1dcc:	a9 f0       	breq	.+42     	; 0x1df8 <udc_process_setup+0x286>
    1dce:	96 c0       	rjmp	.+300    	; 0x1efc <udc_process_setup+0x38a>
    1dd0:	95 30       	cpi	r25, 0x05	; 5
    1dd2:	21 f0       	breq	.+8      	; 0x1ddc <udc_process_setup+0x26a>
    1dd4:	99 30       	cpi	r25, 0x09	; 9
    1dd6:	09 f4       	brne	.+2      	; 0x1dda <udc_process_setup+0x268>
    1dd8:	41 c0       	rjmp	.+130    	; 0x1e5c <udc_process_setup+0x2ea>
    1dda:	90 c0       	rjmp	.+288    	; 0x1efc <udc_process_setup+0x38a>
 *
 * \return true if success
 */
static bool udc_req_std_dev_set_address(void)
{
	if (udd_g_ctrlreq.req.wLength) {
    1ddc:	80 91 38 23 	lds	r24, 0x2338	; 0x802338 <udd_g_ctrlreq+0x6>
    1de0:	90 91 39 23 	lds	r25, 0x2339	; 0x802339 <udd_g_ctrlreq+0x7>
    1de4:	89 2b       	or	r24, r25
    1de6:	09 f0       	breq	.+2      	; 0x1dea <udc_process_setup+0x278>
    1de8:	df c0       	rjmp	.+446    	; 0x1fa8 <udc_process_setup+0x436>
		return false;
	}

	// The address must be changed at the end of setup request after the handshake
	// then we use a callback to change address
	udd_g_ctrlreq.callback = udc_valid_address;
    1dea:	8a ea       	ldi	r24, 0xAA	; 170
    1dec:	9c e0       	ldi	r25, 0x0C	; 12
    1dee:	80 93 3e 23 	sts	0x233E, r24	; 0x80233e <udd_g_ctrlreq+0xc>
    1df2:	90 93 3f 23 	sts	0x233F, r25	; 0x80233f <udd_g_ctrlreq+0xd>
    1df6:	61 c1       	rjmp	.+706    	; 0x20ba <udc_process_setup+0x548>
 *
 * \return true if success
 */
static bool udc_req_std_dev_clear_feature(void)
{
	if (udd_g_ctrlreq.req.wLength) {
    1df8:	80 91 38 23 	lds	r24, 0x2338	; 0x802338 <udd_g_ctrlreq+0x6>
    1dfc:	90 91 39 23 	lds	r25, 0x2339	; 0x802339 <udd_g_ctrlreq+0x7>
    1e00:	89 2b       	or	r24, r25
    1e02:	09 f0       	breq	.+2      	; 0x1e06 <udc_process_setup+0x294>
    1e04:	d1 c0       	rjmp	.+418    	; 0x1fa8 <udc_process_setup+0x436>
		return false;
	}

	if (udd_g_ctrlreq.req.wValue == USB_DEV_FEATURE_REMOTE_WAKEUP) {
    1e06:	80 91 34 23 	lds	r24, 0x2334	; 0x802334 <udd_g_ctrlreq+0x2>
    1e0a:	90 91 35 23 	lds	r25, 0x2335	; 0x802335 <udd_g_ctrlreq+0x3>
    1e0e:	01 97       	sbiw	r24, 0x01	; 1
    1e10:	09 f0       	breq	.+2      	; 0x1e14 <udc_process_setup+0x2a2>
    1e12:	ca c0       	rjmp	.+404    	; 0x1fa8 <udc_process_setup+0x436>
		udc_device_status &= CPU_TO_LE16(~(uint32_t)USB_DEV_STATUS_REMOTEWAKEUP);
    1e14:	80 91 30 23 	lds	r24, 0x2330	; 0x802330 <udc_device_status>
    1e18:	90 91 31 23 	lds	r25, 0x2331	; 0x802331 <udc_device_status+0x1>
    1e1c:	8d 7f       	andi	r24, 0xFD	; 253
    1e1e:	80 93 30 23 	sts	0x2330, r24	; 0x802330 <udc_device_status>
    1e22:	90 93 31 23 	sts	0x2331, r25	; 0x802331 <udc_device_status+0x1>
#if (USB_CONFIG_ATTR_REMOTE_WAKEUP \
	== (USB_DEVICE_ATTR & USB_CONFIG_ATTR_REMOTE_WAKEUP))
		UDC_REMOTEWAKEUP_DISABLE();
    1e26:	d8 d9       	rcall	.-3152   	; 0x11d8 <usb_callback_remotewakeup_disable>
    1e28:	48 c1       	rjmp	.+656    	; 0x20ba <udc_process_setup+0x548>
 *
 * \return true if success
 */
static bool udc_req_std_dev_set_feature(void)
{
	if (udd_g_ctrlreq.req.wLength) {
    1e2a:	80 91 38 23 	lds	r24, 0x2338	; 0x802338 <udd_g_ctrlreq+0x6>
    1e2e:	90 91 39 23 	lds	r25, 0x2339	; 0x802339 <udd_g_ctrlreq+0x7>
    1e32:	89 2b       	or	r24, r25
    1e34:	09 f0       	breq	.+2      	; 0x1e38 <udc_process_setup+0x2c6>
    1e36:	b8 c0       	rjmp	.+368    	; 0x1fa8 <udc_process_setup+0x436>
		return false;
	}

	switch (udd_g_ctrlreq.req.wValue) {
    1e38:	80 91 34 23 	lds	r24, 0x2334	; 0x802334 <udd_g_ctrlreq+0x2>
    1e3c:	90 91 35 23 	lds	r25, 0x2335	; 0x802335 <udd_g_ctrlreq+0x3>
    1e40:	01 97       	sbiw	r24, 0x01	; 1
    1e42:	09 f0       	breq	.+2      	; 0x1e46 <udc_process_setup+0x2d4>
    1e44:	ac c0       	rjmp	.+344    	; 0x1f9e <udc_process_setup+0x42c>

	case USB_DEV_FEATURE_REMOTE_WAKEUP:
#if (USB_CONFIG_ATTR_REMOTE_WAKEUP \
	== (USB_DEVICE_ATTR & USB_CONFIG_ATTR_REMOTE_WAKEUP))
		udc_device_status |= CPU_TO_LE16(USB_DEV_STATUS_REMOTEWAKEUP);
    1e46:	80 91 30 23 	lds	r24, 0x2330	; 0x802330 <udc_device_status>
    1e4a:	90 91 31 23 	lds	r25, 0x2331	; 0x802331 <udc_device_status+0x1>
    1e4e:	82 60       	ori	r24, 0x02	; 2
    1e50:	80 93 30 23 	sts	0x2330, r24	; 0x802330 <udc_device_status>
    1e54:	90 93 31 23 	sts	0x2331, r25	; 0x802331 <udc_device_status+0x1>
		UDC_REMOTEWAKEUP_ENABLE();
    1e58:	be d9       	rcall	.-3204   	; 0x11d6 <usb_callback_remotewakeup_enable>
    1e5a:	2f c1       	rjmp	.+606    	; 0x20ba <udc_process_setup+0x548>
static bool udc_req_std_dev_set_configuration(void)
{
	uint8_t iface_num;

	// Check request length
	if (udd_g_ctrlreq.req.wLength) {
    1e5c:	80 91 38 23 	lds	r24, 0x2338	; 0x802338 <udd_g_ctrlreq+0x6>
    1e60:	90 91 39 23 	lds	r25, 0x2339	; 0x802339 <udd_g_ctrlreq+0x7>
    1e64:	89 2b       	or	r24, r25
    1e66:	09 f0       	breq	.+2      	; 0x1e6a <udc_process_setup+0x2f8>
    1e68:	9f c0       	rjmp	.+318    	; 0x1fa8 <udc_process_setup+0x436>
		return false;
	}
	// Authorize configuration only if the address is valid
	if (!udd_getaddress()) {
    1e6a:	0e 94 02 05 	call	0xa04	; 0xa04 <udd_getaddress>
    1e6e:	88 23       	and	r24, r24
    1e70:	09 f4       	brne	.+2      	; 0x1e74 <udc_process_setup+0x302>
    1e72:	9a c0       	rjmp	.+308    	; 0x1fa8 <udc_process_setup+0x436>
		}
	} else
#endif
	{
		// FS descriptor
		if ((udd_g_ctrlreq.req.wValue & 0xFF) >
    1e74:	20 91 34 23 	lds	r18, 0x2334	; 0x802334 <udd_g_ctrlreq+0x2>
    1e78:	30 91 35 23 	lds	r19, 0x2335	; 0x802335 <udd_g_ctrlreq+0x3>
    1e7c:	33 27       	eor	r19, r19
				udc_config.confdev_lsfs->bNumConfigurations) {
    1e7e:	e0 91 1a 20 	lds	r30, 0x201A	; 0x80201a <udc_config>
    1e82:	f0 91 1b 20 	lds	r31, 0x201B	; 0x80201b <udc_config+0x1>
		}
	} else
#endif
	{
		// FS descriptor
		if ((udd_g_ctrlreq.req.wValue & 0xFF) >
    1e86:	81 89       	ldd	r24, Z+17	; 0x11
    1e88:	90 e0       	ldi	r25, 0x00	; 0
    1e8a:	82 17       	cp	r24, r18
    1e8c:	93 07       	cpc	r25, r19
    1e8e:	08 f4       	brcc	.+2      	; 0x1e92 <udc_process_setup+0x320>
    1e90:	8b c0       	rjmp	.+278    	; 0x1fa8 <udc_process_setup+0x436>
			return false;
		}
	}

	// Reset current configuration
	udc_reset();
    1e92:	16 de       	rcall	.-980    	; 0x1ac0 <udc_reset>

	// Enable new configuration
	udc_num_configuration = udd_g_ctrlreq.req.wValue & 0xFF;
    1e94:	80 91 34 23 	lds	r24, 0x2334	; 0x802334 <udd_g_ctrlreq+0x2>
    1e98:	90 91 35 23 	lds	r25, 0x2335	; 0x802335 <udd_g_ctrlreq+0x3>
    1e9c:	80 93 2c 23 	sts	0x232C, r24	; 0x80232c <udc_num_configuration>
	if (udc_num_configuration == 0) {
    1ea0:	88 23       	and	r24, r24
    1ea2:	09 f4       	brne	.+2      	; 0x1ea6 <udc_process_setup+0x334>
    1ea4:	0a c1       	rjmp	.+532    	; 0x20ba <udc_process_setup+0x548>
		udc_ptr_conf = &udc_config.conf_hs[udc_num_configuration - 1];
	} else
#endif
	{
		// FS descriptor
		udc_ptr_conf = &udc_config.conf_lsfs[udc_num_configuration - 1];
    1ea6:	99 27       	eor	r25, r25
    1ea8:	81 50       	subi	r24, 0x01	; 1
    1eaa:	90 4c       	sbci	r25, 0xC0	; 192
    1eac:	88 0f       	add	r24, r24
    1eae:	99 1f       	adc	r25, r25
    1eb0:	88 0f       	add	r24, r24
    1eb2:	99 1f       	adc	r25, r25
    1eb4:	e0 91 1c 20 	lds	r30, 0x201C	; 0x80201c <udc_config+0x2>
    1eb8:	f0 91 1d 20 	lds	r31, 0x201D	; 0x80201d <udc_config+0x3>
    1ebc:	e8 0f       	add	r30, r24
    1ebe:	f9 1f       	adc	r31, r25
    1ec0:	e0 93 2a 23 	sts	0x232A, r30	; 0x80232a <udc_ptr_conf>
    1ec4:	f0 93 2b 23 	sts	0x232B, r31	; 0x80232b <udc_ptr_conf+0x1>
	}
	// Enable all interfaces of the selected configuration
	for (iface_num = 0; iface_num < udc_ptr_conf->desc->bNumInterfaces;
    1ec8:	01 90       	ld	r0, Z+
    1eca:	f0 81       	ld	r31, Z
    1ecc:	e0 2d       	mov	r30, r0
    1ece:	84 81       	ldd	r24, Z+4	; 0x04
    1ed0:	88 23       	and	r24, r24
    1ed2:	09 f4       	brne	.+2      	; 0x1ed6 <udc_process_setup+0x364>
    1ed4:	f2 c0       	rjmp	.+484    	; 0x20ba <udc_process_setup+0x548>
    1ed6:	c0 e0       	ldi	r28, 0x00	; 0
			iface_num++) {
		if (!udc_iface_enable(iface_num, 0)) {
    1ed8:	60 e0       	ldi	r22, 0x00	; 0
    1eda:	8c 2f       	mov	r24, r28
    1edc:	bb dd       	rcall	.-1162   	; 0x1a54 <udc_iface_enable>
    1ede:	88 23       	and	r24, r24
    1ee0:	09 f4       	brne	.+2      	; 0x1ee4 <udc_process_setup+0x372>
    1ee2:	62 c0       	rjmp	.+196    	; 0x1fa8 <udc_process_setup+0x436>
		// FS descriptor
		udc_ptr_conf = &udc_config.conf_lsfs[udc_num_configuration - 1];
	}
	// Enable all interfaces of the selected configuration
	for (iface_num = 0; iface_num < udc_ptr_conf->desc->bNumInterfaces;
			iface_num++) {
    1ee4:	cf 5f       	subi	r28, 0xFF	; 255
	{
		// FS descriptor
		udc_ptr_conf = &udc_config.conf_lsfs[udc_num_configuration - 1];
	}
	// Enable all interfaces of the selected configuration
	for (iface_num = 0; iface_num < udc_ptr_conf->desc->bNumInterfaces;
    1ee6:	e0 91 2a 23 	lds	r30, 0x232A	; 0x80232a <udc_ptr_conf>
    1eea:	f0 91 2b 23 	lds	r31, 0x232B	; 0x80232b <udc_ptr_conf+0x1>
    1eee:	01 90       	ld	r0, Z+
    1ef0:	f0 81       	ld	r31, Z
    1ef2:	e0 2d       	mov	r30, r0
    1ef4:	84 81       	ldd	r24, Z+4	; 0x04
    1ef6:	c8 17       	cp	r28, r24
    1ef8:	78 f3       	brcs	.-34     	; 0x1ed8 <udc_process_setup+0x366>
    1efa:	df c0       	rjmp	.+446    	; 0x20ba <udc_process_setup+0x548>
			default:
				break;
			}
		}

		if (USB_REQ_RECIP_INTERFACE == Udd_setup_recipient()) {
    1efc:	81 30       	cpi	r24, 0x01	; 1
    1efe:	e1 f4       	brne	.+56     	; 0x1f38 <udc_process_setup+0x3c6>
			// Standard Set Interface request
			switch (udd_g_ctrlreq.req.bRequest) {
    1f00:	90 91 33 23 	lds	r25, 0x2333	; 0x802333 <udd_g_ctrlreq+0x1>
    1f04:	9b 30       	cpi	r25, 0x0B	; 11
    1f06:	c1 f4       	brne	.+48     	; 0x1f38 <udc_process_setup+0x3c6>
 */
static bool udc_req_std_iface_set_setting(void)
{
	uint8_t iface_num, setting_num;

	if (udd_g_ctrlreq.req.wLength) {
    1f08:	80 91 38 23 	lds	r24, 0x2338	; 0x802338 <udd_g_ctrlreq+0x6>
    1f0c:	90 91 39 23 	lds	r25, 0x2339	; 0x802339 <udd_g_ctrlreq+0x7>
    1f10:	89 2b       	or	r24, r25
    1f12:	09 f0       	breq	.+2      	; 0x1f16 <udc_process_setup+0x3a4>
    1f14:	49 c0       	rjmp	.+146    	; 0x1fa8 <udc_process_setup+0x436>
		return false; // Error in request
	}
	if (!udc_num_configuration) {
    1f16:	80 91 2c 23 	lds	r24, 0x232C	; 0x80232c <udc_num_configuration>
    1f1a:	88 23       	and	r24, r24
    1f1c:	09 f4       	brne	.+2      	; 0x1f20 <udc_process_setup+0x3ae>
    1f1e:	44 c0       	rjmp	.+136    	; 0x1fa8 <udc_process_setup+0x436>
		return false; // The device is not is configured state yet
	}

	iface_num = udd_g_ctrlreq.req.wIndex & 0xFF;
    1f20:	e2 e3       	ldi	r30, 0x32	; 50
    1f22:	f3 e2       	ldi	r31, 0x23	; 35
    1f24:	c4 81       	ldd	r28, Z+4	; 0x04
	setting_num = udd_g_ctrlreq.req.wValue & 0xFF;
    1f26:	d2 81       	ldd	r29, Z+2	; 0x02

	// Disable current setting
	if (!udc_iface_disable(iface_num)) {
    1f28:	8c 2f       	mov	r24, r28
    1f2a:	53 dd       	rcall	.-1370   	; 0x19d2 <udc_iface_disable>
    1f2c:	88 23       	and	r24, r24
    1f2e:	e1 f1       	breq	.+120    	; 0x1fa8 <udc_process_setup+0x436>
		return false;
	}

	// Enable new setting
	return udc_iface_enable(iface_num, setting_num);
    1f30:	6d 2f       	mov	r22, r29
    1f32:	8c 2f       	mov	r24, r28
    1f34:	8f dd       	rcall	.-1250   	; 0x1a54 <udc_iface_enable>
    1f36:	36 c0       	rjmp	.+108    	; 0x1fa4 <udc_process_setup+0x432>
			default:
				break;
			}
		}
#if (0!=USB_DEVICE_MAX_EP)
		if (USB_REQ_RECIP_ENDPOINT == Udd_setup_recipient()) {
    1f38:	82 30       	cpi	r24, 0x02	; 2
    1f3a:	b1 f5       	brne	.+108    	; 0x1fa8 <udc_process_setup+0x436>
			// Standard Set Endpoint request
			switch (udd_g_ctrlreq.req.bRequest) {
    1f3c:	80 91 33 23 	lds	r24, 0x2333	; 0x802333 <udd_g_ctrlreq+0x1>
    1f40:	81 30       	cpi	r24, 0x01	; 1
    1f42:	19 f0       	breq	.+6      	; 0x1f4a <udc_process_setup+0x3d8>
    1f44:	83 30       	cpi	r24, 0x03	; 3
    1f46:	91 f0       	breq	.+36     	; 0x1f6c <udc_process_setup+0x3fa>
    1f48:	2c c0       	rjmp	.+88     	; 0x1fa2 <udc_process_setup+0x430>
 *
 * \return true if success
 */
static bool udc_req_std_ep_clear_feature(void)
{
	if (udd_g_ctrlreq.req.wLength) {
    1f4a:	80 91 38 23 	lds	r24, 0x2338	; 0x802338 <udd_g_ctrlreq+0x6>
    1f4e:	90 91 39 23 	lds	r25, 0x2339	; 0x802339 <udd_g_ctrlreq+0x7>
    1f52:	89 2b       	or	r24, r25
    1f54:	49 f5       	brne	.+82     	; 0x1fa8 <udc_process_setup+0x436>
		return false;
	}

	if (udd_g_ctrlreq.req.wValue == USB_EP_FEATURE_HALT) {
    1f56:	80 91 34 23 	lds	r24, 0x2334	; 0x802334 <udd_g_ctrlreq+0x2>
    1f5a:	90 91 35 23 	lds	r25, 0x2335	; 0x802335 <udd_g_ctrlreq+0x3>
    1f5e:	89 2b       	or	r24, r25
    1f60:	19 f5       	brne	.+70     	; 0x1fa8 <udc_process_setup+0x436>
		return udd_ep_clear_halt(udd_g_ctrlreq.req.wIndex & 0xFF);
    1f62:	80 91 36 23 	lds	r24, 0x2336	; 0x802336 <udd_g_ctrlreq+0x4>
    1f66:	0e 94 b7 05 	call	0xb6e	; 0xb6e <udd_ep_clear_halt>
    1f6a:	1c c0       	rjmp	.+56     	; 0x1fa4 <udc_process_setup+0x432>
 * \return true if success
 */
#if (0!=USB_DEVICE_MAX_EP)
static bool udc_req_std_ep_set_feature(void)
{
	if (udd_g_ctrlreq.req.wLength) {
    1f6c:	80 91 38 23 	lds	r24, 0x2338	; 0x802338 <udd_g_ctrlreq+0x6>
    1f70:	90 91 39 23 	lds	r25, 0x2339	; 0x802339 <udd_g_ctrlreq+0x7>
    1f74:	89 2b       	or	r24, r25
    1f76:	c1 f4       	brne	.+48     	; 0x1fa8 <udc_process_setup+0x436>
		return false;
	}
	if (udd_g_ctrlreq.req.wValue == USB_EP_FEATURE_HALT) {
    1f78:	80 91 34 23 	lds	r24, 0x2334	; 0x802334 <udd_g_ctrlreq+0x2>
    1f7c:	90 91 35 23 	lds	r25, 0x2335	; 0x802335 <udd_g_ctrlreq+0x3>
    1f80:	89 2b       	or	r24, r25
    1f82:	91 f4       	brne	.+36     	; 0x1fa8 <udc_process_setup+0x436>
		udd_ep_abort(udd_g_ctrlreq.req.wIndex & 0xFF);
    1f84:	c2 e3       	ldi	r28, 0x32	; 50
    1f86:	d3 e2       	ldi	r29, 0x23	; 35
    1f88:	8c 81       	ldd	r24, Y+4	; 0x04
    1f8a:	0e 94 b6 06 	call	0xd6c	; 0xd6c <udd_ep_abort>
		return udd_ep_set_halt(udd_g_ctrlreq.req.wIndex & 0xFF);
    1f8e:	8c 81       	ldd	r24, Y+4	; 0x04
    1f90:	0e 94 1b 07 	call	0xe36	; 0xe36 <udd_ep_set_halt>
    1f94:	07 c0       	rjmp	.+14     	; 0x1fa4 <udc_process_setup+0x432>
		}
		break;

	default:
		// Unknown descriptor requested
		return false;
    1f96:	80 e0       	ldi	r24, 0x00	; 0
    1f98:	05 c0       	rjmp	.+10     	; 0x1fa4 <udc_process_setup+0x432>
				break;
			}
		}
#endif
	}
	return false;
    1f9a:	80 e0       	ldi	r24, 0x00	; 0
    1f9c:	03 c0       	rjmp	.+6      	; 0x1fa4 <udc_process_setup+0x432>
		break;
#endif
	default:
		break;
	}
	return false;
    1f9e:	80 e0       	ldi	r24, 0x00	; 0
    1fa0:	01 c0       	rjmp	.+2      	; 0x1fa4 <udc_process_setup+0x432>
				break;
			}
		}
#endif
	}
	return false;
    1fa2:	80 e0       	ldi	r24, 0x00	; 0
		}
	}

	// If standard request then try to decode it in UDC
	if (Udd_setup_type() == USB_REQ_TYPE_STANDARD) {
		if (udc_reqstd()) {
    1fa4:	81 11       	cpse	r24, r1
    1fa6:	8a c0       	rjmp	.+276    	; 0x20bc <udc_process_setup+0x54a>
			return true;
		}
	}

	// If interface request then try to decode it in UDI
	if (Udd_setup_recipient() == USB_REQ_RECIP_INTERFACE) {
    1fa8:	80 91 32 23 	lds	r24, 0x2332	; 0x802332 <udd_g_ctrlreq>
    1fac:	8f 71       	andi	r24, 0x1F	; 31
    1fae:	81 30       	cpi	r24, 0x01	; 1
    1fb0:	71 f5       	brne	.+92     	; 0x200e <udc_process_setup+0x49c>
static bool udc_req_iface(void)
{
	uint8_t iface_num;
	udi_api_t UDC_DESC_STORAGE *udi_api;

	if (0 == udc_num_configuration) {
    1fb2:	80 91 2c 23 	lds	r24, 0x232C	; 0x80232c <udc_num_configuration>
    1fb6:	88 23       	and	r24, r24
    1fb8:	51 f1       	breq	.+84     	; 0x200e <udc_process_setup+0x49c>
		return false; // The device is not is configured state yet
	}
	// Check interface number
	iface_num = udd_g_ctrlreq.req.wIndex & 0xFF;
    1fba:	00 91 36 23 	lds	r16, 0x2336	; 0x802336 <udd_g_ctrlreq+0x4>
    1fbe:	10 91 37 23 	lds	r17, 0x2337	; 0x802337 <udd_g_ctrlreq+0x5>
	if (iface_num >= udc_ptr_conf->desc->bNumInterfaces) {
    1fc2:	c0 91 2a 23 	lds	r28, 0x232A	; 0x80232a <udc_ptr_conf>
    1fc6:	d0 91 2b 23 	lds	r29, 0x232B	; 0x80232b <udc_ptr_conf+0x1>
    1fca:	e8 81       	ld	r30, Y
    1fcc:	f9 81       	ldd	r31, Y+1	; 0x01
    1fce:	84 81       	ldd	r24, Z+4	; 0x04
    1fd0:	08 17       	cp	r16, r24
    1fd2:	e8 f4       	brcc	.+58     	; 0x200e <udc_process_setup+0x49c>
	}

	//* To update udc_ptr_iface with the selected interface in request
	// Select first alternate setting of interface to update udc_ptr_iface
	// before calling udi_api->getsetting()
	if (!udc_update_iface_desc(iface_num, 0)) {
    1fd4:	60 e0       	ldi	r22, 0x00	; 0
    1fd6:	80 2f       	mov	r24, r16
    1fd8:	c2 dc       	rcall	.-1660   	; 0x195e <udc_update_iface_desc>
    1fda:	88 23       	and	r24, r24
    1fdc:	c1 f0       	breq	.+48     	; 0x200e <udc_process_setup+0x49c>
		return false;
	}
	// Select the interface with the current alternate setting
	udi_api = udc_ptr_conf->udi_apis[iface_num];
    1fde:	f8 01       	movw	r30, r16
    1fe0:	ff 27       	eor	r31, r31
    1fe2:	cf 01       	movw	r24, r30
    1fe4:	88 0f       	add	r24, r24
    1fe6:	99 1f       	adc	r25, r25
    1fe8:	ea 81       	ldd	r30, Y+2	; 0x02
    1fea:	fb 81       	ldd	r31, Y+3	; 0x03
    1fec:	e8 0f       	add	r30, r24
    1fee:	f9 1f       	adc	r31, r25
    1ff0:	c0 81       	ld	r28, Z
    1ff2:	d1 81       	ldd	r29, Z+1	; 0x01
	if (!udc_update_iface_desc(iface_num, udi_api->getsetting())) {
    1ff4:	ee 81       	ldd	r30, Y+6	; 0x06
    1ff6:	ff 81       	ldd	r31, Y+7	; 0x07
    1ff8:	19 95       	eicall
    1ffa:	68 2f       	mov	r22, r24
    1ffc:	80 2f       	mov	r24, r16
    1ffe:	af dc       	rcall	.-1698   	; 0x195e <udc_update_iface_desc>
    2000:	88 23       	and	r24, r24
    2002:	29 f0       	breq	.+10     	; 0x200e <udc_process_setup+0x49c>
		return false;
	}

	// Send the SETUP request to the UDI corresponding to the interface number
	return udi_api->setup();
    2004:	ec 81       	ldd	r30, Y+4	; 0x04
    2006:	fd 81       	ldd	r31, Y+5	; 0x05
    2008:	19 95       	eicall
		}
	}

	// If interface request then try to decode it in UDI
	if (Udd_setup_recipient() == USB_REQ_RECIP_INTERFACE) {
		if (udc_req_iface()) {
    200a:	81 11       	cpse	r24, r1
    200c:	57 c0       	rjmp	.+174    	; 0x20bc <udc_process_setup+0x54a>
			return true;
		}
	}

	// If endpoint request then try to decode it in UDI
	if (Udd_setup_recipient() == USB_REQ_RECIP_ENDPOINT) {
    200e:	80 91 32 23 	lds	r24, 0x2332	; 0x802332 <udd_g_ctrlreq>
    2012:	8f 71       	andi	r24, 0x1F	; 31
    2014:	82 30       	cpi	r24, 0x02	; 2
    2016:	09 f0       	breq	.+2      	; 0x201a <udc_process_setup+0x4a8>
    2018:	40 c0       	rjmp	.+128    	; 0x209a <udc_process_setup+0x528>
static bool udc_req_ep(void)
{
	uint8_t iface_num;
	udi_api_t UDC_DESC_STORAGE *udi_api;

	if (0 == udc_num_configuration) {
    201a:	80 91 2c 23 	lds	r24, 0x232C	; 0x80232c <udc_num_configuration>
    201e:	88 23       	and	r24, r24
    2020:	b1 f1       	breq	.+108    	; 0x208e <udc_process_setup+0x51c>
		return false; // The device is not is configured state yet
	}
	// Send this request on all enabled interfaces
	iface_num = udd_g_ctrlreq.req.wIndex & 0xFF;
	for (iface_num = 0; iface_num < udc_ptr_conf->desc->bNumInterfaces;
    2022:	a0 91 2a 23 	lds	r26, 0x232A	; 0x80232a <udc_ptr_conf>
    2026:	b0 91 2b 23 	lds	r27, 0x232B	; 0x80232b <udc_ptr_conf+0x1>
    202a:	ed 91       	ld	r30, X+
    202c:	fc 91       	ld	r31, X
    202e:	11 97       	sbiw	r26, 0x01	; 1
    2030:	84 81       	ldd	r24, Z+4	; 0x04
    2032:	88 23       	and	r24, r24
    2034:	71 f1       	breq	.+92     	; 0x2092 <udc_process_setup+0x520>
    2036:	c0 e0       	ldi	r28, 0x00	; 0
			iface_num++) {
		// Select the interface with the current alternate setting
		udi_api = udc_ptr_conf->udi_apis[iface_num];
    2038:	ec 2f       	mov	r30, r28
    203a:	f0 e0       	ldi	r31, 0x00	; 0
    203c:	ee 0f       	add	r30, r30
    203e:	ff 1f       	adc	r31, r31
    2040:	12 96       	adiw	r26, 0x02	; 2
    2042:	8d 91       	ld	r24, X+
    2044:	9c 91       	ld	r25, X
    2046:	13 97       	sbiw	r26, 0x03	; 3
    2048:	e8 0f       	add	r30, r24
    204a:	f9 1f       	adc	r31, r25
    204c:	00 81       	ld	r16, Z
    204e:	11 81       	ldd	r17, Z+1	; 0x01
		if (!udc_update_iface_desc(iface_num, udi_api->getsetting())) {
    2050:	d8 01       	movw	r26, r16
    2052:	16 96       	adiw	r26, 0x06	; 6
    2054:	ed 91       	ld	r30, X+
    2056:	fc 91       	ld	r31, X
    2058:	17 97       	sbiw	r26, 0x07	; 7
    205a:	19 95       	eicall
    205c:	68 2f       	mov	r22, r24
    205e:	8c 2f       	mov	r24, r28
    2060:	7e dc       	rcall	.-1796   	; 0x195e <udc_update_iface_desc>
    2062:	88 23       	and	r24, r24
    2064:	59 f1       	breq	.+86     	; 0x20bc <udc_process_setup+0x54a>
			return false;
		}

		// Send the SETUP request to the UDI
		if (udi_api->setup()) {
    2066:	d8 01       	movw	r26, r16
    2068:	14 96       	adiw	r26, 0x04	; 4
    206a:	ed 91       	ld	r30, X+
    206c:	fc 91       	ld	r31, X
    206e:	15 97       	sbiw	r26, 0x05	; 5
    2070:	19 95       	eicall
    2072:	81 11       	cpse	r24, r1
    2074:	23 c0       	rjmp	.+70     	; 0x20bc <udc_process_setup+0x54a>
		return false; // The device is not is configured state yet
	}
	// Send this request on all enabled interfaces
	iface_num = udd_g_ctrlreq.req.wIndex & 0xFF;
	for (iface_num = 0; iface_num < udc_ptr_conf->desc->bNumInterfaces;
			iface_num++) {
    2076:	cf 5f       	subi	r28, 0xFF	; 255
	if (0 == udc_num_configuration) {
		return false; // The device is not is configured state yet
	}
	// Send this request on all enabled interfaces
	iface_num = udd_g_ctrlreq.req.wIndex & 0xFF;
	for (iface_num = 0; iface_num < udc_ptr_conf->desc->bNumInterfaces;
    2078:	a0 91 2a 23 	lds	r26, 0x232A	; 0x80232a <udc_ptr_conf>
    207c:	b0 91 2b 23 	lds	r27, 0x232B	; 0x80232b <udc_ptr_conf+0x1>
    2080:	ed 91       	ld	r30, X+
    2082:	fc 91       	ld	r31, X
    2084:	11 97       	sbiw	r26, 0x01	; 1
    2086:	94 81       	ldd	r25, Z+4	; 0x04
    2088:	c9 17       	cp	r28, r25
    208a:	b0 f2       	brcs	.-84     	; 0x2038 <udc_process_setup+0x4c6>
    208c:	17 c0       	rjmp	.+46     	; 0x20bc <udc_process_setup+0x54a>
{
	uint8_t iface_num;
	udi_api_t UDC_DESC_STORAGE *udi_api;

	if (0 == udc_num_configuration) {
		return false; // The device is not is configured state yet
    208e:	80 e0       	ldi	r24, 0x00	; 0
    2090:	15 c0       	rjmp	.+42     	; 0x20bc <udc_process_setup+0x54a>
		// Send the SETUP request to the UDI
		if (udi_api->setup()) {
			return true;
		}
	}
	return false;
    2092:	80 e0       	ldi	r24, 0x00	; 0
    2094:	13 c0       	rjmp	.+38     	; 0x20bc <udc_process_setup+0x54a>
	udd_g_ctrlreq.callback = NULL;
	udd_g_ctrlreq.over_under_run = NULL;

	if (Udd_setup_is_in()) {
		if (udd_g_ctrlreq.req.wLength == 0) {
			return false; // Error from USB host
    2096:	80 e0       	ldi	r24, 0x00	; 0
    2098:	11 c0       	rjmp	.+34     	; 0x20bc <udc_process_setup+0x54a>
	// Here SETUP request unknown by UDC and UDIs
#ifdef USB_DEVICE_SPECIFIC_REQUEST
	// Try to decode it in specific callback
	return USB_DEVICE_SPECIFIC_REQUEST(); // Ex: Vendor request,...
#else
	return false;
    209a:	80 e0       	ldi	r24, 0x00	; 0
    209c:	0f c0       	rjmp	.+30     	; 0x20bc <udc_process_setup+0x54a>
			return false; // Error from USB host
		}
	}

	// If standard request then try to decode it in UDC
	if (Udd_setup_type() == USB_REQ_TYPE_STANDARD) {
    209e:	98 2f       	mov	r25, r24
    20a0:	90 76       	andi	r25, 0x60	; 96
    20a2:	09 f0       	breq	.+2      	; 0x20a6 <udc_process_setup+0x534>
    20a4:	81 cf       	rjmp	.-254    	; 0x1fa8 <udc_process_setup+0x436>
    20a6:	7e cd       	rjmp	.-1284   	; 0x1ba4 <udc_process_setup+0x32>
    20a8:	98 2f       	mov	r25, r24
    20aa:	90 76       	andi	r25, 0x60	; 96
    20ac:	09 f0       	breq	.+2      	; 0x20b0 <udc_process_setup+0x53e>
    20ae:	7c cf       	rjmp	.-264    	; 0x1fa8 <udc_process_setup+0x436>
    20b0:	84 ce       	rjmp	.-760    	; 0x1dba <udc_process_setup+0x248>
		str = udc_string_manufacturer_name;
		break;
#endif
#ifdef USB_DEVICE_PRODUCT_NAME
	case 2:
		str_length = USB_DEVICE_PRODUCT_NAME_SIZE;
    20b2:	2e e0       	ldi	r18, 0x0E	; 14
		str = udc_string_product_name;
    20b4:	80 ea       	ldi	r24, 0xA0	; 160
    20b6:	90 e2       	ldi	r25, 0x20	; 32
    20b8:	f5 cd       	rjmp	.-1046   	; 0x1ca4 <udc_process_setup+0x132>
	}

	// If standard request then try to decode it in UDC
	if (Udd_setup_type() == USB_REQ_TYPE_STANDARD) {
		if (udc_reqstd()) {
			return true;
    20ba:	81 e0       	ldi	r24, 0x01	; 1
	// Try to decode it in specific callback
	return USB_DEVICE_SPECIFIC_REQUEST(); // Ex: Vendor request,...
#else
	return false;
#endif
}
    20bc:	df 91       	pop	r29
    20be:	cf 91       	pop	r28
    20c0:	1f 91       	pop	r17
    20c2:	0f 91       	pop	r16
    20c4:	08 95       	ret

000020c6 <nvm_read_byte>:
#endif

#ifndef __DOXYGEN__
	PUBLIC_FUNCTION(nvm_read_byte)
#if defined(__GNUC__)
	lds r20, NVM_CMD          ; Store NVM command register
    20c6:	40 91 ca 01 	lds	r20, 0x01CA	; 0x8001ca <__TEXT_REGION_LENGTH__+0x7001ca>
	mov ZL, r22               ; Load byte index into low byte of Z.
    20ca:	e6 2f       	mov	r30, r22
	mov ZH, r23               ; Load high byte into Z.
    20cc:	f7 2f       	mov	r31, r23
	sts NVM_CMD, r24          ; Load prepared command into NVM Command register.
    20ce:	80 93 ca 01 	sts	0x01CA, r24	; 0x8001ca <__TEXT_REGION_LENGTH__+0x7001ca>
	lpm r24, Z                ; Perform an LPM to read out byte
    20d2:	84 91       	lpm	r24, Z
	sts NVM_CMD, r20          ; Restore NVM command register
    20d4:	40 93 ca 01 	sts	0x01CA, r20	; 0x8001ca <__TEXT_REGION_LENGTH__+0x7001ca>
	sts NVM_CMD, r16          ; Load prepared command into NVM Command register.
	lpm r16, Z                ; Perform an LPM to read out byte
	sts NVM_CMD, r20          ; Restore NVM command register
#endif

	ret
    20d8:	08 95       	ret

000020da <ccp_write_io>:

	PUBLIC_FUNCTION(ccp_write_io)

#if defined(__GNUC__)

	out     RAMPZ, r1               // Reset bits 23:16 of Z
    20da:	1b be       	out	0x3b, r1	; 59
	movw    r30, r24                // Load addr into Z
    20dc:	fc 01       	movw	r30, r24
	ldi     r18, CCP_IOREG          // Load magic CCP value
    20de:	28 ed       	ldi	r18, 0xD8	; 216
	out     CCP, r18                // Start CCP handshake
    20e0:	24 bf       	out	0x34, r18	; 52
	st      Z, r22                  // Write value to I/O register
    20e2:	60 83       	st	Z, r22
	ret                             // Return to caller
    20e4:	08 95       	ret

000020e6 <board_init>:
#include <asf.h>
#include <board.h>
#include <conf_board.h>

void board_init(void)
{
    20e6:	08 95       	ret

000020e8 <__udivmodhi4>:
    20e8:	aa 1b       	sub	r26, r26
    20ea:	bb 1b       	sub	r27, r27
    20ec:	51 e1       	ldi	r21, 0x11	; 17
    20ee:	07 c0       	rjmp	.+14     	; 0x20fe <__udivmodhi4_ep>

000020f0 <__udivmodhi4_loop>:
    20f0:	aa 1f       	adc	r26, r26
    20f2:	bb 1f       	adc	r27, r27
    20f4:	a6 17       	cp	r26, r22
    20f6:	b7 07       	cpc	r27, r23
    20f8:	10 f0       	brcs	.+4      	; 0x20fe <__udivmodhi4_ep>
    20fa:	a6 1b       	sub	r26, r22
    20fc:	b7 0b       	sbc	r27, r23

000020fe <__udivmodhi4_ep>:
    20fe:	88 1f       	adc	r24, r24
    2100:	99 1f       	adc	r25, r25
    2102:	5a 95       	dec	r21
    2104:	a9 f7       	brne	.-22     	; 0x20f0 <__udivmodhi4_loop>
    2106:	80 95       	com	r24
    2108:	90 95       	com	r25
    210a:	bc 01       	movw	r22, r24
    210c:	cd 01       	movw	r24, r26
    210e:	08 95       	ret

00002110 <__tablejump2__>:
    2110:	ee 0f       	add	r30, r30
    2112:	ff 1f       	adc	r31, r31
    2114:	88 1f       	adc	r24, r24
    2116:	8b bf       	out	0x3b, r24	; 59
    2118:	07 90       	elpm	r0, Z+
    211a:	f6 91       	elpm	r31, Z
    211c:	e0 2d       	mov	r30, r0
    211e:	19 94       	eijmp

00002120 <memcpy>:
    2120:	fb 01       	movw	r30, r22
    2122:	dc 01       	movw	r26, r24
    2124:	02 c0       	rjmp	.+4      	; 0x212a <memcpy+0xa>
    2126:	01 90       	ld	r0, Z+
    2128:	0d 92       	st	X+, r0
    212a:	41 50       	subi	r20, 0x01	; 1
    212c:	50 40       	sbci	r21, 0x00	; 0
    212e:	d8 f7       	brcc	.-10     	; 0x2126 <memcpy+0x6>
    2130:	08 95       	ret

00002132 <_exit>:
    2132:	f8 94       	cli

00002134 <__stop_program>:
    2134:	ff cf       	rjmp	.-2      	; 0x2134 <__stop_program>
