#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Sun Nov 21 15:18:31 2021
# Process ID: 13128
# Current directory: D:/vivadoProject/HFUT-exp
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent12228 D:\vivadoProject\HFUT-exp\HFUT-exp.xpr
# Log file: D:/vivadoProject/HFUT-exp/vivado.log
# Journal file: D:/vivadoProject/HFUT-exp\vivado.jou
#-----------------------------------------------------------start_gui
open_project D:/vivadoProject/HFUT-exp/HFUT-exp.xpr
Scanning sources...
FFinished scanning sourcesINFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Sofware/vivado/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:06 . Memory (MB): peak = 1020.270 ; gain = 132.348
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/vivadoProject/HFUT-exp/HFUT-exp.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'MIPS_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/vivadoProject/HFUT-exp/HFUT-exp.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj MIPS_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoProject/HFUT-exp/HFUT-exp.srcs/sources_1/imports/code/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoProject/HFUT-exp/HFUT-exp.srcs/sources_1/imports/code/BECtrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BECtrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoProject/HFUT-exp/HFUT-exp.srcs/sources_1/imports/code/Comp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Comp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoProject/HFUT-exp/HFUT-exp.srcs/sources_1/imports/code/Ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoProject/HFUT-exp/HFUT-exp.srcs/sources_1/imports/code/DM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM_4k
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoProject/HFUT-exp/HFUT-exp.srcs/sources_1/imports/code/DMExt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DMExt
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoProject/HFUT-exp/HFUT-exp.srcs/sources_1/imports/code/Ext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ext
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoProject/HFUT-exp/HFUT-exp.srcs/sources_1/imports/code/Hazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hazard
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoProject/HFUT-exp/HFUT-exp.srcs/sources_1/imports/code/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM_2k
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoProject/HFUT-exp/HFUT-exp.srcs/sources_1/imports/code/MD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MD
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoProject/HFUT-exp/HFUT-exp.srcs/sources_1/imports/code/MIPS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoProject/HFUT-exp/HFUT-exp.srcs/sources_1/imports/code/MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2
INFO: [VRFC 10-311] analyzing module MUX3
INFO: [VRFC 10-311] analyzing module MUX4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoProject/HFUT-exp/HFUT-exp.srcs/sources_1/imports/code/NPC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NPC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoProject/HFUT-exp/HFUT-exp.srcs/sources_1/imports/code/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoProject/HFUT-exp/HFUT-exp.srcs/sources_1/imports/code/RegD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegD
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoProject/HFUT-exp/HFUT-exp.srcs/sources_1/imports/code/RegE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegE
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoProject/HFUT-exp/HFUT-exp.srcs/sources_1/imports/code/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoProject/HFUT-exp/HFUT-exp.srcs/sources_1/imports/code/RegM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoProject/HFUT-exp/HFUT-exp.srcs/sources_1/imports/code/RegW.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegW
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoProject/HFUT-exp/HFUT-exp.srcs/sources_1/imports/code/StartCtrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module StartCtrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoProject/HFUT-exp/HFUT-exp.srcs/sim_1/imports/code/MIPS_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS_TB
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/vivadoProject/HFUT-exp/HFUT-exp.sim/sim_1/behav/xsim'
"xelab -wto 279776a3782b4e3fa3296195bbee6a43 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MIPS_TB_behav xil_defaultlib.MIPS_TB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/Sofware/vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 279776a3782b4e3fa3296195bbee6a43 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MIPS_TB_behav xil_defaultlib.MIPS_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "D:/vivadoProject/HFUT-exp/HFUT-exp.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Hazard
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.IM_2k
Compiling module xil_defaultlib.RegD
Compiling module xil_defaultlib.Ctrl
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.MUX4
Compiling module xil_defaultlib.MUX3
Compiling module xil_defaultlib.Comp
Compiling module xil_defaultlib.Ext
Compiling module xil_defaultlib.NPC
Compiling module xil_defaultlib.StartCtrl
Compiling module xil_defaultlib.RegE
Compiling module xil_defaultlib.MUX2
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.MD
Compiling module xil_defaultlib.MUX2(WIDTH=5)
Compiling module xil_defaultlib.RegM
Compiling module xil_defaultlib.BECtrl
Compiling module xil_defaultlib.DM_4k
Compiling module xil_defaultlib.RegW
Compiling module xil_defaultlib.DMExt
Compiling module xil_defaultlib.MIPS
Compiling module xil_defaultlib.MIPS_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot MIPS_TB_behav

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source D:/vivadoProject/HFUT-exp/HFUT-exp.sim/sim_1/behav/xsim/xsim.dir/MIPS_TB_behav/webtalk/xsim_webtalk.tcl -notrace
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 110.340 ; gain = 23.504
INFO: [Common 17-206] Exiting Webtalk at Mon Nov 22 16:39:05 2021...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 808.887 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '11' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/vivadoProject/HFUT-exp/HFUT-exp.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "MIPS_TB_behav -key {Behavioral:sim_1:Functional:MIPS_TB} -tclbatch {MIPS_TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source MIPS_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'MIPS_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:16 . Memory (MB): peak = 851.965 ; gain = 43.078
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 909.535 ; gain = 0.000
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/vivadoProject/HFUT-exp/HFUT-exp.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'MIPS_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/vivadoProject/HFUT-exp/HFUT-exp.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj MIPS_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoProject/HFUT-exp/HFUT-exp.srcs/sources_1/imports/code/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoProject/HFUT-exp/HFUT-exp.srcs/sources_1/imports/code/BECtrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BECtrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoProject/HFUT-exp/HFUT-exp.srcs/sources_1/imports/code/Comp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Comp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoProject/HFUT-exp/HFUT-exp.srcs/sources_1/imports/code/Ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoProject/HFUT-exp/HFUT-exp.srcs/sources_1/imports/code/DM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM_4k
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoProject/HFUT-exp/HFUT-exp.srcs/sources_1/imports/code/DMExt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DMExt
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoProject/HFUT-exp/HFUT-exp.srcs/sources_1/imports/code/Ext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ext
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoProject/HFUT-exp/HFUT-exp.srcs/sources_1/imports/code/Hazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hazard
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoProject/HFUT-exp/HFUT-exp.srcs/sources_1/imports/code/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM_2k
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoProject/HFUT-exp/HFUT-exp.srcs/sources_1/imports/code/MD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MD
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoProject/HFUT-exp/HFUT-exp.srcs/sources_1/imports/code/MIPS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoProject/HFUT-exp/HFUT-exp.srcs/sources_1/imports/code/MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2
INFO: [VRFC 10-311] analyzing module MUX3
INFO: [VRFC 10-311] analyzing module MUX4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoProject/HFUT-exp/HFUT-exp.srcs/sources_1/imports/code/NPC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NPC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoProject/HFUT-exp/HFUT-exp.srcs/sources_1/imports/code/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoProject/HFUT-exp/HFUT-exp.srcs/sources_1/imports/code/RegD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegD
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoProject/HFUT-exp/HFUT-exp.srcs/sources_1/imports/code/RegE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegE
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoProject/HFUT-exp/HFUT-exp.srcs/sources_1/imports/code/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoProject/HFUT-exp/HFUT-exp.srcs/sources_1/imports/code/RegM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoProject/HFUT-exp/HFUT-exp.srcs/sources_1/imports/code/RegW.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegW
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoProject/HFUT-exp/HFUT-exp.srcs/sources_1/imports/code/StartCtrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module StartCtrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoProject/HFUT-exp/HFUT-exp.srcs/sim_1/imports/code/MIPS_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS_TB
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/vivadoProject/HFUT-exp/HFUT-exp.sim/sim_1/behav/xsim'
"xelab -wto 279776a3782b4e3fa3296195bbee6a43 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MIPS_TB_behav xil_defaultlib.MIPS_TB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/Sofware/vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 279776a3782b4e3fa3296195bbee6a43 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MIPS_TB_behav xil_defaultlib.MIPS_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "D:/vivadoProject/HFUT-exp/HFUT-exp.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Hazard
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.IM_2k
Compiling module xil_defaultlib.RegD
Compiling module xil_defaultlib.Ctrl
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.MUX4
Compiling module xil_defaultlib.MUX3
Compiling module xil_defaultlib.Comp
Compiling module xil_defaultlib.Ext
Compiling module xil_defaultlib.NPC
Compiling module xil_defaultlib.StartCtrl
Compiling module xil_defaultlib.RegE
Compiling module xil_defaultlib.MUX2
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.MD
Compiling module xil_defaultlib.MUX2(WIDTH=5)
Compiling module xil_defaultlib.RegM
Compiling module xil_defaultlib.BECtrl
Compiling module xil_defaultlib.DM_4k
Compiling module xil_defaultlib.RegW
Compiling module xil_defaultlib.DMExt
Compiling module xil_defaultlib.MIPS
Compiling module xil_defaultlib.MIPS_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot MIPS_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/vivadoProject/HFUT-exp/HFUT-exp.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "MIPS_TB_behav -key {Behavioral:sim_1:Functional:MIPS_TB} -tclbatch {MIPS_TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source MIPS_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'MIPS_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 909.535 ; gain = 0.000
report_drivers {/MIPS_TB/ReadDataExtW}
Drivers for /MIPS_TB/ReadDataExtW[31:0]
WARNING: [#UNDEF] WARNING: [#UNDEF] WARNING: [#UNDEF] WARNING: [#UNDEF] WARNING: [#UNDEF] WARNING: [#UNDEF] WARNING: [#UNDEF] WARNING: [#UNDEF] WARNING: [#UNDEF] WARNING: [#UNDEF] WARNING: [#UNDEF] WARNING: [#UNDEF] WARNING: [#UNDEF] WARNING: [#UNDEF] WARNING: [#UNDEF] WARNING: [#UNDEF] WARNING: [#UNDEF] WARNING: [#UNDEF] WARNING: [#UNDEF] WARNING: [#UNDEF] WARNING: [#UNDEF] WARNING: [#UNDEF] WARNING: [#UNDEF] WARNING: [#UNDEF] WARNING: [#UNDEF] WARNING: [#UNDEF] WARNING: [#UNDEF] WARNING: [#UNDEF] WARNING: [#UNDEF] WARNING: [#UNDEF] WARNING: [#UNDEF] WARNING: [#UNDEF]   X : Net /MIPS_TB/ReadDataExtW[31]
     : Driver /MIPS_TB/DMExt/NetRegassign8_86 at D:/vivadoProject/HFUT-exp/HFUT-exp.srcs/sources_1/imports/code/DMExt.v:8
  X : Net /MIPS_TB/ReadDataExtW[30]
     : Driver /MIPS_TB/DMExt/NetRegassign8_86 at D:/vivadoProject/HFUT-exp/HFUT-exp.srcs/sources_1/imports/code/DMExt.v:8
  X : Net /MIPS_TB/ReadDataExtW[29]
     : Driver /MIPS_TB/DMExt/NetRegassign8_86 at D:/vivadoProject/HFUT-exp/HFUT-exp.srcs/sources_1/imports/code/DMExt.v:8
  X : Net /MIPS_TB/ReadDataExtW[28]
     : Driver /MIPS_TB/DMExt/NetRegassign8_86 at D:/vivadoProject/HFUT-exp/HFUT-exp.srcs/sources_1/imports/code/DMExt.v:8
  X : Net /MIPS_TB/ReadDataExtW[27]
     : Driver /MIPS_TB/DMExt/NetRegassign8_86 at D:/vivadoProject/HFUT-exp/HFUT-exp.srcs/sources_1/imports/code/DMExt.v:8
  X : Net /MIPS_TB/ReadDataExtW[26]
     : Driver /MIPS_TB/DMExt/NetRegassign8_86 at D:/vivadoProject/HFUT-exp/HFUT-exp.srcs/sources_1/imports/code/DMExt.v:8
  X : Net /MIPS_TB/ReadDataExtW[25]
     : Driver /MIPS_TB/DMExt/NetRegassign8_86 at D:/vivadoProject/HFUT-exp/HFUT-exp.srcs/sources_1/imports/code/DMExt.v:8
  X : Net /MIPS_TB/ReadDataExtW[24]
     : Driver /MIPS_TB/DMExt/NetRegassign8_86 at D:/vivadoProject/HFUT-exp/HFUT-exp.srcs/sources_1/imports/code/DMExt.v:8
  X : Net /MIPS_TB/ReadDataExtW[23]
     : Driver /MIPS_TB/DMExt/NetRegassign8_86 at D:/vivadoProject/HFUT-exp/HFUT-exp.srcs/sources_1/imports/code/DMExt.v:8
  X : Net /MIPS_TB/ReadDataExtW[22]
     : Driver /MIPS_TB/DMExt/NetRegassign8_86 at D:/vivadoProject/HFUT-exp/HFUT-exp.srcs/sources_1/imports/code/DMExt.v:8
  X : Net /MIPS_TB/ReadDataExtW[21]
     : Driver /MIPS_TB/DMExt/NetRegassign8_86 at D:/vivadoProject/HFUT-exp/HFUT-exp.srcs/sources_1/imports/code/DMExt.v:8
  X : Net /MIPS_TB/ReadDataExtW[20]
     : Driver /MIPS_TB/DMExt/NetRegassign8_86 at D:/vivadoProject/HFUT-exp/HFUT-exp.srcs/sources_1/imports/code/DMExt.v:8
  X : Net /MIPS_TB/ReadDataExtW[19]
     : Driver /MIPS_TB/DMExt/NetRegassign8_86 at D:/vivadoProject/HFUT-exp/HFUT-exp.srcs/sources_1/imports/code/DMExt.v:8
  X : Net /MIPS_TB/ReadDataExtW[18]
     : Driver /MIPS_TB/DMExt/NetRegassign8_86 at D:/vivadoProject/HFUT-exp/HFUT-exp.srcs/sources_1/imports/code/DMExt.v:8
  X : Net /MIPS_TB/ReadDataExtW[17]
     : Driver /MIPS_TB/DMExt/NetRegassign8_86 at D:/vivadoProject/HFUT-exp/HFUT-exp.srcs/sources_1/imports/code/DMExt.v:8
  X : Net /MIPS_TB/ReadDataExtW[16]
     : Driver /MIPS_TB/DMExt/NetRegassign8_86 at D:/vivadoProject/HFUT-exp/HFUT-exp.srcs/sources_1/imports/code/DMExt.v:8
  X : Net /MIPS_TB/ReadDataExtW[15]
     : Driver /MIPS_TB/DMExt/NetRegassign8_86 at D:/vivadoProject/HFUT-exp/HFUT-exp.srcs/sources_1/imports/code/DMExt.v:8
  X : Net /MIPS_TB/ReadDataExtW[14]
     : Driver /MIPS_TB/DMExt/NetRegassign8_86 at D:/vivadoProject/HFUT-exp/HFUT-exp.srcs/sources_1/imports/code/DMExt.v:8
  X : Net /MIPS_TB/ReadDataExtW[13]
     : Driver /MIPS_TB/DMExt/NetRegassign8_86 at D:/vivadoProject/HFUT-exp/HFUT-exp.srcs/sources_1/imports/code/DMExt.v:8
  X : Net /MIPS_TB/ReadDataExtW[12]
     : Driver /MIPS_TB/DMExt/NetRegassign8_86 at D:/vivadoProject/HFUT-exp/HFUT-exp.srcs/sources_1/imports/code/DMExt.v:8
  X : Net /MIPS_TB/ReadDataExtW[11]
     : Driver /MIPS_TB/DMExt/NetRegassign8_86 at D:/vivadoProject/HFUT-exp/HFUT-exp.srcs/sources_1/imports/code/DMExt.v:8
  X : Net /MIPS_TB/ReadDataExtW[10]
     : Driver /MIPS_TB/DMExt/NetRegassign8_86 at D:/vivadoProject/HFUT-exp/HFUT-exp.srcs/sources_1/imports/code/DMExt.v:8
  X : Net /MIPS_TB/ReadDataExtW[9]
     : Driver /MIPS_TB/DMExt/NetRegassign8_86 at D:/vivadoProject/HFUT-exp/HFUT-exp.srcs/sources_1/imports/code/DMExt.v:8
  X : Net /MIPS_TB/ReadDataExtW[8]
     : Driver /MIPS_TB/DMExt/NetRegassign8_86 at D:/vivadoProject/HFUT-exp/HFUT-exp.srcs/sources_1/imports/code/DMExt.v:8
  X : Net /MIPS_TB/ReadDataExtW[7]
     : Driver /MIPS_TB/DMExt/NetRegassign8_86 at D:/vivadoProject/HFUT-exp/HFUT-exp.srcs/sources_1/imports/code/DMExt.v:8
  X : Net /MIPS_TB/ReadDataExtW[6]
     : Driver /MIPS_TB/DMExt/NetRegassign8_86 at D:/vivadoProject/HFUT-exp/HFUT-exp.srcs/sources_1/imports/code/DMExt.v:8
  X : Net /MIPS_TB/ReadDataExtW[5]
     : Driver /MIPS_TB/DMExt/NetRegassign8_86 at D:/vivadoProject/HFUT-exp/HFUT-exp.srcs/sources_1/imports/code/DMExt.v:8
  X : Net /MIPS_TB/ReadDataExtW[4]
     : Driver /MIPS_TB/DMExt/NetRegassign8_86 at D:/vivadoProject/HFUT-exp/HFUT-exp.srcs/sources_1/imports/code/DMExt.v:8
  X : Net /MIPS_TB/ReadDataExtW[3]
     : Driver /MIPS_TB/DMExt/NetRegassign8_86 at D:/vivadoProject/HFUT-exp/HFUT-exp.srcs/sources_1/imports/code/DMExt.v:8
  X : Net /MIPS_TB/ReadDataExtW[2]
     : Driver /MIPS_TB/DMExt/NetRegassign8_86 at D:/vivadoProject/HFUT-exp/HFUT-exp.srcs/sources_1/imports/code/DMExt.v:8
  X : Net /MIPS_TB/ReadDataExtW[1]
     : Driver /MIPS_TB/DMExt/NetRegassign8_86 at D:/vivadoProject/HFUT-exp/HFUT-exp.srcs/sources_1/imports/code/DMExt.v:8
  X : Net /MIPS_TB/ReadDataExtW[0]
     : Driver /MIPS_TB/DMExt/NetRegassign8_86 at D:/vivadoProject/HFUT-exp/HFUT-exp.srcs/sources_1/imports/code/DMExt.v:8
save_wave_config {D:/vivadoProject/HFUT-exp/MIPS_TB_behav.wcfg}
add_files -fileset sim_1 -norecurse D:/vivadoProject/HFUT-exp/MIPS_TB_behav.wcfg
set_property xsim.view D:/vivadoProject/HFUT-exp/MIPS_TB_behav.wcfg [get_filesets sim_1]
set_property -name {xsim.simulate.log_all_signals} -value {true} -objects [get_filesets sim_1]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
boost::filesystem::remove: 另一个程序正在使用此文件，进程无法访问。: "D:/vivadoProject/HFUT-exp/HFUT-exp.sim/sim_1/behav/xsim/simulate.log"
launch_simulation
Command: launch_simulation 
boost::filesystem::remove: 另一个程序正在使用此文件，进程无法访问。: "D:/vivadoProject/HFUT-exp/HFUT-exp.sim/sim_1/behav/xsim/simulate.log"
exit
INFO: [Common 17-206] Exiting Vivado at Tue Nov 23 15:46:44 2021...
