{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 31 15:45:24 2016 " "Info: Processing started: Mon Oct 31 15:45:24 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Kmeans_MemoryInitialize -c Kmeans_MemoryInitialize --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Kmeans_MemoryInitialize -c Kmeans_MemoryInitialize --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "Kmeans_MemoryInitialize.vhd" "" { Text "Z:/Lucas/Kmeans_Processador/Kmeans_MemoryInitialize/Kmeans_MemoryInitialize.vhd" 14 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register s_countData\[0\] register s_addr_Ram\[7\] 223.46 MHz 4.475 ns Internal " "Info: Clock \"clk\" has Internal fmax of 223.46 MHz between source register \"s_countData\[0\]\" and destination register \"s_addr_Ram\[7\]\" (period= 4.475 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.261 ns + Longest register register " "Info: + Longest register to register delay is 4.261 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns s_countData\[0\] 1 REG LCFF_X30_Y18_N3 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X30_Y18_N3; Fanout = 6; REG Node = 's_countData\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { s_countData[0] } "NODE_NAME" } } { "Kmeans_MemoryInitialize.vhd" "" { Text "Z:/Lucas/Kmeans_Processador/Kmeans_MemoryInitialize/Kmeans_MemoryInitialize.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.526 ns) + CELL(0.414 ns) 0.940 ns LessThan0~1 2 COMB LCCOMB_X29_Y18_N0 1 " "Info: 2: + IC(0.526 ns) + CELL(0.414 ns) = 0.940 ns; Loc. = LCCOMB_X29_Y18_N0; Fanout = 1; COMB Node = 'LessThan0~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.940 ns" { s_countData[0] LessThan0~1 } "NODE_NAME" } } { "Kmeans_MemoryInitialize.vhd" "" { Text "Z:/Lucas/Kmeans_Processador/Kmeans_MemoryInitialize/Kmeans_MemoryInitialize.vhd" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.011 ns LessThan0~3 3 COMB LCCOMB_X29_Y18_N2 1 " "Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 1.011 ns; Loc. = LCCOMB_X29_Y18_N2; Fanout = 1; COMB Node = 'LessThan0~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { LessThan0~1 LessThan0~3 } "NODE_NAME" } } { "Kmeans_MemoryInitialize.vhd" "" { Text "Z:/Lucas/Kmeans_Processador/Kmeans_MemoryInitialize/Kmeans_MemoryInitialize.vhd" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.082 ns LessThan0~5 4 COMB LCCOMB_X29_Y18_N4 1 " "Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 1.082 ns; Loc. = LCCOMB_X29_Y18_N4; Fanout = 1; COMB Node = 'LessThan0~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { LessThan0~3 LessThan0~5 } "NODE_NAME" } } { "Kmeans_MemoryInitialize.vhd" "" { Text "Z:/Lucas/Kmeans_Processador/Kmeans_MemoryInitialize/Kmeans_MemoryInitialize.vhd" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.153 ns LessThan0~7 5 COMB LCCOMB_X29_Y18_N6 1 " "Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 1.153 ns; Loc. = LCCOMB_X29_Y18_N6; Fanout = 1; COMB Node = 'LessThan0~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { LessThan0~5 LessThan0~7 } "NODE_NAME" } } { "Kmeans_MemoryInitialize.vhd" "" { Text "Z:/Lucas/Kmeans_Processador/Kmeans_MemoryInitialize/Kmeans_MemoryInitialize.vhd" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.224 ns LessThan0~9 6 COMB LCCOMB_X29_Y18_N8 1 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 1.224 ns; Loc. = LCCOMB_X29_Y18_N8; Fanout = 1; COMB Node = 'LessThan0~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { LessThan0~7 LessThan0~9 } "NODE_NAME" } } { "Kmeans_MemoryInitialize.vhd" "" { Text "Z:/Lucas/Kmeans_Processador/Kmeans_MemoryInitialize/Kmeans_MemoryInitialize.vhd" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.295 ns LessThan0~11 7 COMB LCCOMB_X29_Y18_N10 1 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 1.295 ns; Loc. = LCCOMB_X29_Y18_N10; Fanout = 1; COMB Node = 'LessThan0~11'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { LessThan0~9 LessThan0~11 } "NODE_NAME" } } { "Kmeans_MemoryInitialize.vhd" "" { Text "Z:/Lucas/Kmeans_Processador/Kmeans_MemoryInitialize/Kmeans_MemoryInitialize.vhd" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.366 ns LessThan0~13 8 COMB LCCOMB_X29_Y18_N12 1 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 1.366 ns; Loc. = LCCOMB_X29_Y18_N12; Fanout = 1; COMB Node = 'LessThan0~13'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { LessThan0~11 LessThan0~13 } "NODE_NAME" } } { "Kmeans_MemoryInitialize.vhd" "" { Text "Z:/Lucas/Kmeans_Processador/Kmeans_MemoryInitialize/Kmeans_MemoryInitialize.vhd" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 1.525 ns LessThan0~15 9 COMB LCCOMB_X29_Y18_N14 1 " "Info: 9: + IC(0.000 ns) + CELL(0.159 ns) = 1.525 ns; Loc. = LCCOMB_X29_Y18_N14; Fanout = 1; COMB Node = 'LessThan0~15'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { LessThan0~13 LessThan0~15 } "NODE_NAME" } } { "Kmeans_MemoryInitialize.vhd" "" { Text "Z:/Lucas/Kmeans_Processador/Kmeans_MemoryInitialize/Kmeans_MemoryInitialize.vhd" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.596 ns LessThan0~17 10 COMB LCCOMB_X29_Y18_N16 1 " "Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 1.596 ns; Loc. = LCCOMB_X29_Y18_N16; Fanout = 1; COMB Node = 'LessThan0~17'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { LessThan0~15 LessThan0~17 } "NODE_NAME" } } { "Kmeans_MemoryInitialize.vhd" "" { Text "Z:/Lucas/Kmeans_Processador/Kmeans_MemoryInitialize/Kmeans_MemoryInitialize.vhd" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.667 ns LessThan0~19 11 COMB LCCOMB_X29_Y18_N18 1 " "Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 1.667 ns; Loc. = LCCOMB_X29_Y18_N18; Fanout = 1; COMB Node = 'LessThan0~19'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { LessThan0~17 LessThan0~19 } "NODE_NAME" } } { "Kmeans_MemoryInitialize.vhd" "" { Text "Z:/Lucas/Kmeans_Processador/Kmeans_MemoryInitialize/Kmeans_MemoryInitialize.vhd" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.738 ns LessThan0~21 12 COMB LCCOMB_X29_Y18_N20 1 " "Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 1.738 ns; Loc. = LCCOMB_X29_Y18_N20; Fanout = 1; COMB Node = 'LessThan0~21'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { LessThan0~19 LessThan0~21 } "NODE_NAME" } } { "Kmeans_MemoryInitialize.vhd" "" { Text "Z:/Lucas/Kmeans_Processador/Kmeans_MemoryInitialize/Kmeans_MemoryInitialize.vhd" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.809 ns LessThan0~23 13 COMB LCCOMB_X29_Y18_N22 1 " "Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 1.809 ns; Loc. = LCCOMB_X29_Y18_N22; Fanout = 1; COMB Node = 'LessThan0~23'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { LessThan0~21 LessThan0~23 } "NODE_NAME" } } { "Kmeans_MemoryInitialize.vhd" "" { Text "Z:/Lucas/Kmeans_Processador/Kmeans_MemoryInitialize/Kmeans_MemoryInitialize.vhd" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.880 ns LessThan0~25 14 COMB LCCOMB_X29_Y18_N24 1 " "Info: 14: + IC(0.000 ns) + CELL(0.071 ns) = 1.880 ns; Loc. = LCCOMB_X29_Y18_N24; Fanout = 1; COMB Node = 'LessThan0~25'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { LessThan0~23 LessThan0~25 } "NODE_NAME" } } { "Kmeans_MemoryInitialize.vhd" "" { Text "Z:/Lucas/Kmeans_Processador/Kmeans_MemoryInitialize/Kmeans_MemoryInitialize.vhd" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.951 ns LessThan0~27 15 COMB LCCOMB_X29_Y18_N26 1 " "Info: 15: + IC(0.000 ns) + CELL(0.071 ns) = 1.951 ns; Loc. = LCCOMB_X29_Y18_N26; Fanout = 1; COMB Node = 'LessThan0~27'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { LessThan0~25 LessThan0~27 } "NODE_NAME" } } { "Kmeans_MemoryInitialize.vhd" "" { Text "Z:/Lucas/Kmeans_Processador/Kmeans_MemoryInitialize/Kmeans_MemoryInitialize.vhd" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 2.361 ns LessThan0~28 16 COMB LCCOMB_X29_Y18_N28 2 " "Info: 16: + IC(0.000 ns) + CELL(0.410 ns) = 2.361 ns; Loc. = LCCOMB_X29_Y18_N28; Fanout = 2; COMB Node = 'LessThan0~28'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { LessThan0~27 LessThan0~28 } "NODE_NAME" } } { "Kmeans_MemoryInitialize.vhd" "" { Text "Z:/Lucas/Kmeans_Processador/Kmeans_MemoryInitialize/Kmeans_MemoryInitialize.vhd" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.442 ns) + CELL(0.150 ns) 2.953 ns s_addr_Rom\[0\]~1 17 COMB LCCOMB_X28_Y18_N22 30 " "Info: 17: + IC(0.442 ns) + CELL(0.150 ns) = 2.953 ns; Loc. = LCCOMB_X28_Y18_N22; Fanout = 30; COMB Node = 's_addr_Rom\[0\]~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.592 ns" { LessThan0~28 s_addr_Rom[0]~1 } "NODE_NAME" } } { "Kmeans_MemoryInitialize.vhd" "" { Text "Z:/Lucas/Kmeans_Processador/Kmeans_MemoryInitialize/Kmeans_MemoryInitialize.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.648 ns) + CELL(0.660 ns) 4.261 ns s_addr_Ram\[7\] 18 REG LCFF_X30_Y18_N1 1 " "Info: 18: + IC(0.648 ns) + CELL(0.660 ns) = 4.261 ns; Loc. = LCFF_X30_Y18_N1; Fanout = 1; REG Node = 's_addr_Ram\[7\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.308 ns" { s_addr_Rom[0]~1 s_addr_Ram[7] } "NODE_NAME" } } { "Kmeans_MemoryInitialize.vhd" "" { Text "Z:/Lucas/Kmeans_Processador/Kmeans_MemoryInitialize/Kmeans_MemoryInitialize.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.645 ns ( 62.07 % ) " "Info: Total cell delay = 2.645 ns ( 62.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.616 ns ( 37.93 % ) " "Info: Total interconnect delay = 1.616 ns ( 37.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.261 ns" { s_countData[0] LessThan0~1 LessThan0~3 LessThan0~5 LessThan0~7 LessThan0~9 LessThan0~11 LessThan0~13 LessThan0~15 LessThan0~17 LessThan0~19 LessThan0~21 LessThan0~23 LessThan0~25 LessThan0~27 LessThan0~28 s_addr_Rom[0]~1 s_addr_Ram[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.261 ns" { s_countData[0] {} LessThan0~1 {} LessThan0~3 {} LessThan0~5 {} LessThan0~7 {} LessThan0~9 {} LessThan0~11 {} LessThan0~13 {} LessThan0~15 {} LessThan0~17 {} LessThan0~19 {} LessThan0~21 {} LessThan0~23 {} LessThan0~25 {} LessThan0~27 {} LessThan0~28 {} s_addr_Rom[0]~1 {} s_addr_Ram[7] {} } { 0.000ns 0.526ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.442ns 0.648ns } { 0.000ns 0.414ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.150ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.697 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.697 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Kmeans_MemoryInitialize.vhd" "" { Text "Z:/Lucas/Kmeans_Processador/Kmeans_MemoryInitialize/Kmeans_MemoryInitialize.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk~clkctrl 2 COMB CLKCTRL_G3 46 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 46; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk clk~clkctrl } "NODE_NAME" } } { "Kmeans_MemoryInitialize.vhd" "" { Text "Z:/Lucas/Kmeans_Processador/Kmeans_MemoryInitialize/Kmeans_MemoryInitialize.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.043 ns) + CELL(0.537 ns) 2.697 ns s_addr_Ram\[7\] 3 REG LCFF_X30_Y18_N1 1 " "Info: 3: + IC(1.043 ns) + CELL(0.537 ns) = 2.697 ns; Loc. = LCFF_X30_Y18_N1; Fanout = 1; REG Node = 's_addr_Ram\[7\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.580 ns" { clk~clkctrl s_addr_Ram[7] } "NODE_NAME" } } { "Kmeans_MemoryInitialize.vhd" "" { Text "Z:/Lucas/Kmeans_Processador/Kmeans_MemoryInitialize/Kmeans_MemoryInitialize.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 56.95 % ) " "Info: Total cell delay = 1.536 ns ( 56.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.161 ns ( 43.05 % ) " "Info: Total interconnect delay = 1.161 ns ( 43.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.697 ns" { clk clk~clkctrl s_addr_Ram[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.697 ns" { clk {} clk~combout {} clk~clkctrl {} s_addr_Ram[7] {} } { 0.000ns 0.000ns 0.118ns 1.043ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.697 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.697 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Kmeans_MemoryInitialize.vhd" "" { Text "Z:/Lucas/Kmeans_Processador/Kmeans_MemoryInitialize/Kmeans_MemoryInitialize.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk~clkctrl 2 COMB CLKCTRL_G3 46 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 46; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk clk~clkctrl } "NODE_NAME" } } { "Kmeans_MemoryInitialize.vhd" "" { Text "Z:/Lucas/Kmeans_Processador/Kmeans_MemoryInitialize/Kmeans_MemoryInitialize.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.043 ns) + CELL(0.537 ns) 2.697 ns s_countData\[0\] 3 REG LCFF_X30_Y18_N3 6 " "Info: 3: + IC(1.043 ns) + CELL(0.537 ns) = 2.697 ns; Loc. = LCFF_X30_Y18_N3; Fanout = 6; REG Node = 's_countData\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.580 ns" { clk~clkctrl s_countData[0] } "NODE_NAME" } } { "Kmeans_MemoryInitialize.vhd" "" { Text "Z:/Lucas/Kmeans_Processador/Kmeans_MemoryInitialize/Kmeans_MemoryInitialize.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 56.95 % ) " "Info: Total cell delay = 1.536 ns ( 56.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.161 ns ( 43.05 % ) " "Info: Total interconnect delay = 1.161 ns ( 43.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.697 ns" { clk clk~clkctrl s_countData[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.697 ns" { clk {} clk~combout {} clk~clkctrl {} s_countData[0] {} } { 0.000ns 0.000ns 0.118ns 1.043ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.697 ns" { clk clk~clkctrl s_addr_Ram[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.697 ns" { clk {} clk~combout {} clk~clkctrl {} s_addr_Ram[7] {} } { 0.000ns 0.000ns 0.118ns 1.043ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.697 ns" { clk clk~clkctrl s_countData[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.697 ns" { clk {} clk~combout {} clk~clkctrl {} s_countData[0] {} } { 0.000ns 0.000ns 0.118ns 1.043ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "Kmeans_MemoryInitialize.vhd" "" { Text "Z:/Lucas/Kmeans_Processador/Kmeans_MemoryInitialize/Kmeans_MemoryInitialize.vhd" 37 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "Kmeans_MemoryInitialize.vhd" "" { Text "Z:/Lucas/Kmeans_Processador/Kmeans_MemoryInitialize/Kmeans_MemoryInitialize.vhd" 37 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.261 ns" { s_countData[0] LessThan0~1 LessThan0~3 LessThan0~5 LessThan0~7 LessThan0~9 LessThan0~11 LessThan0~13 LessThan0~15 LessThan0~17 LessThan0~19 LessThan0~21 LessThan0~23 LessThan0~25 LessThan0~27 LessThan0~28 s_addr_Rom[0]~1 s_addr_Ram[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.261 ns" { s_countData[0] {} LessThan0~1 {} LessThan0~3 {} LessThan0~5 {} LessThan0~7 {} LessThan0~9 {} LessThan0~11 {} LessThan0~13 {} LessThan0~15 {} LessThan0~17 {} LessThan0~19 {} LessThan0~21 {} LessThan0~23 {} LessThan0~25 {} LessThan0~27 {} LessThan0~28 {} s_addr_Rom[0]~1 {} s_addr_Ram[7] {} } { 0.000ns 0.526ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.442ns 0.648ns } { 0.000ns 0.414ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.150ns 0.660ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.697 ns" { clk clk~clkctrl s_addr_Ram[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.697 ns" { clk {} clk~combout {} clk~clkctrl {} s_addr_Ram[7] {} } { 0.000ns 0.000ns 0.118ns 1.043ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.697 ns" { clk clk~clkctrl s_countData[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.697 ns" { clk {} clk~combout {} clk~clkctrl {} s_countData[0] {} } { 0.000ns 0.000ns 0.118ns 1.043ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "s_addr_Ram\[7\] nPontos\[1\] clk 8.033 ns register " "Info: tsu for register \"s_addr_Ram\[7\]\" (data pin = \"nPontos\[1\]\", clock pin = \"clk\") is 8.033 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.766 ns + Longest pin register " "Info: + Longest pin to register delay is 10.766 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.860 ns) 0.860 ns nPontos\[1\] 1 PIN PIN_AF8 1 " "Info: 1: + IC(0.000 ns) + CELL(0.860 ns) = 0.860 ns; Loc. = PIN_AF8; Fanout = 1; PIN Node = 'nPontos\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { nPontos[1] } "NODE_NAME" } } { "Kmeans_MemoryInitialize.vhd" "" { Text "Z:/Lucas/Kmeans_Processador/Kmeans_MemoryInitialize/Kmeans_MemoryInitialize.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.263 ns) + CELL(0.393 ns) 7.516 ns LessThan0~3 2 COMB LCCOMB_X29_Y18_N2 1 " "Info: 2: + IC(6.263 ns) + CELL(0.393 ns) = 7.516 ns; Loc. = LCCOMB_X29_Y18_N2; Fanout = 1; COMB Node = 'LessThan0~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.656 ns" { nPontos[1] LessThan0~3 } "NODE_NAME" } } { "Kmeans_MemoryInitialize.vhd" "" { Text "Z:/Lucas/Kmeans_Processador/Kmeans_MemoryInitialize/Kmeans_MemoryInitialize.vhd" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.587 ns LessThan0~5 3 COMB LCCOMB_X29_Y18_N4 1 " "Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 7.587 ns; Loc. = LCCOMB_X29_Y18_N4; Fanout = 1; COMB Node = 'LessThan0~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { LessThan0~3 LessThan0~5 } "NODE_NAME" } } { "Kmeans_MemoryInitialize.vhd" "" { Text "Z:/Lucas/Kmeans_Processador/Kmeans_MemoryInitialize/Kmeans_MemoryInitialize.vhd" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.658 ns LessThan0~7 4 COMB LCCOMB_X29_Y18_N6 1 " "Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 7.658 ns; Loc. = LCCOMB_X29_Y18_N6; Fanout = 1; COMB Node = 'LessThan0~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { LessThan0~5 LessThan0~7 } "NODE_NAME" } } { "Kmeans_MemoryInitialize.vhd" "" { Text "Z:/Lucas/Kmeans_Processador/Kmeans_MemoryInitialize/Kmeans_MemoryInitialize.vhd" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.729 ns LessThan0~9 5 COMB LCCOMB_X29_Y18_N8 1 " "Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 7.729 ns; Loc. = LCCOMB_X29_Y18_N8; Fanout = 1; COMB Node = 'LessThan0~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { LessThan0~7 LessThan0~9 } "NODE_NAME" } } { "Kmeans_MemoryInitialize.vhd" "" { Text "Z:/Lucas/Kmeans_Processador/Kmeans_MemoryInitialize/Kmeans_MemoryInitialize.vhd" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.800 ns LessThan0~11 6 COMB LCCOMB_X29_Y18_N10 1 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 7.800 ns; Loc. = LCCOMB_X29_Y18_N10; Fanout = 1; COMB Node = 'LessThan0~11'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { LessThan0~9 LessThan0~11 } "NODE_NAME" } } { "Kmeans_MemoryInitialize.vhd" "" { Text "Z:/Lucas/Kmeans_Processador/Kmeans_MemoryInitialize/Kmeans_MemoryInitialize.vhd" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.871 ns LessThan0~13 7 COMB LCCOMB_X29_Y18_N12 1 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 7.871 ns; Loc. = LCCOMB_X29_Y18_N12; Fanout = 1; COMB Node = 'LessThan0~13'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { LessThan0~11 LessThan0~13 } "NODE_NAME" } } { "Kmeans_MemoryInitialize.vhd" "" { Text "Z:/Lucas/Kmeans_Processador/Kmeans_MemoryInitialize/Kmeans_MemoryInitialize.vhd" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 8.030 ns LessThan0~15 8 COMB LCCOMB_X29_Y18_N14 1 " "Info: 8: + IC(0.000 ns) + CELL(0.159 ns) = 8.030 ns; Loc. = LCCOMB_X29_Y18_N14; Fanout = 1; COMB Node = 'LessThan0~15'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { LessThan0~13 LessThan0~15 } "NODE_NAME" } } { "Kmeans_MemoryInitialize.vhd" "" { Text "Z:/Lucas/Kmeans_Processador/Kmeans_MemoryInitialize/Kmeans_MemoryInitialize.vhd" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.101 ns LessThan0~17 9 COMB LCCOMB_X29_Y18_N16 1 " "Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 8.101 ns; Loc. = LCCOMB_X29_Y18_N16; Fanout = 1; COMB Node = 'LessThan0~17'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { LessThan0~15 LessThan0~17 } "NODE_NAME" } } { "Kmeans_MemoryInitialize.vhd" "" { Text "Z:/Lucas/Kmeans_Processador/Kmeans_MemoryInitialize/Kmeans_MemoryInitialize.vhd" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.172 ns LessThan0~19 10 COMB LCCOMB_X29_Y18_N18 1 " "Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 8.172 ns; Loc. = LCCOMB_X29_Y18_N18; Fanout = 1; COMB Node = 'LessThan0~19'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { LessThan0~17 LessThan0~19 } "NODE_NAME" } } { "Kmeans_MemoryInitialize.vhd" "" { Text "Z:/Lucas/Kmeans_Processador/Kmeans_MemoryInitialize/Kmeans_MemoryInitialize.vhd" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.243 ns LessThan0~21 11 COMB LCCOMB_X29_Y18_N20 1 " "Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 8.243 ns; Loc. = LCCOMB_X29_Y18_N20; Fanout = 1; COMB Node = 'LessThan0~21'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { LessThan0~19 LessThan0~21 } "NODE_NAME" } } { "Kmeans_MemoryInitialize.vhd" "" { Text "Z:/Lucas/Kmeans_Processador/Kmeans_MemoryInitialize/Kmeans_MemoryInitialize.vhd" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.314 ns LessThan0~23 12 COMB LCCOMB_X29_Y18_N22 1 " "Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 8.314 ns; Loc. = LCCOMB_X29_Y18_N22; Fanout = 1; COMB Node = 'LessThan0~23'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { LessThan0~21 LessThan0~23 } "NODE_NAME" } } { "Kmeans_MemoryInitialize.vhd" "" { Text "Z:/Lucas/Kmeans_Processador/Kmeans_MemoryInitialize/Kmeans_MemoryInitialize.vhd" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.385 ns LessThan0~25 13 COMB LCCOMB_X29_Y18_N24 1 " "Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 8.385 ns; Loc. = LCCOMB_X29_Y18_N24; Fanout = 1; COMB Node = 'LessThan0~25'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { LessThan0~23 LessThan0~25 } "NODE_NAME" } } { "Kmeans_MemoryInitialize.vhd" "" { Text "Z:/Lucas/Kmeans_Processador/Kmeans_MemoryInitialize/Kmeans_MemoryInitialize.vhd" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.456 ns LessThan0~27 14 COMB LCCOMB_X29_Y18_N26 1 " "Info: 14: + IC(0.000 ns) + CELL(0.071 ns) = 8.456 ns; Loc. = LCCOMB_X29_Y18_N26; Fanout = 1; COMB Node = 'LessThan0~27'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { LessThan0~25 LessThan0~27 } "NODE_NAME" } } { "Kmeans_MemoryInitialize.vhd" "" { Text "Z:/Lucas/Kmeans_Processador/Kmeans_MemoryInitialize/Kmeans_MemoryInitialize.vhd" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 8.866 ns LessThan0~28 15 COMB LCCOMB_X29_Y18_N28 2 " "Info: 15: + IC(0.000 ns) + CELL(0.410 ns) = 8.866 ns; Loc. = LCCOMB_X29_Y18_N28; Fanout = 2; COMB Node = 'LessThan0~28'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { LessThan0~27 LessThan0~28 } "NODE_NAME" } } { "Kmeans_MemoryInitialize.vhd" "" { Text "Z:/Lucas/Kmeans_Processador/Kmeans_MemoryInitialize/Kmeans_MemoryInitialize.vhd" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.442 ns) + CELL(0.150 ns) 9.458 ns s_addr_Rom\[0\]~1 16 COMB LCCOMB_X28_Y18_N22 30 " "Info: 16: + IC(0.442 ns) + CELL(0.150 ns) = 9.458 ns; Loc. = LCCOMB_X28_Y18_N22; Fanout = 30; COMB Node = 's_addr_Rom\[0\]~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.592 ns" { LessThan0~28 s_addr_Rom[0]~1 } "NODE_NAME" } } { "Kmeans_MemoryInitialize.vhd" "" { Text "Z:/Lucas/Kmeans_Processador/Kmeans_MemoryInitialize/Kmeans_MemoryInitialize.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.648 ns) + CELL(0.660 ns) 10.766 ns s_addr_Ram\[7\] 17 REG LCFF_X30_Y18_N1 1 " "Info: 17: + IC(0.648 ns) + CELL(0.660 ns) = 10.766 ns; Loc. = LCFF_X30_Y18_N1; Fanout = 1; REG Node = 's_addr_Ram\[7\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.308 ns" { s_addr_Rom[0]~1 s_addr_Ram[7] } "NODE_NAME" } } { "Kmeans_MemoryInitialize.vhd" "" { Text "Z:/Lucas/Kmeans_Processador/Kmeans_MemoryInitialize/Kmeans_MemoryInitialize.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.413 ns ( 31.70 % ) " "Info: Total cell delay = 3.413 ns ( 31.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.353 ns ( 68.30 % ) " "Info: Total interconnect delay = 7.353 ns ( 68.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.766 ns" { nPontos[1] LessThan0~3 LessThan0~5 LessThan0~7 LessThan0~9 LessThan0~11 LessThan0~13 LessThan0~15 LessThan0~17 LessThan0~19 LessThan0~21 LessThan0~23 LessThan0~25 LessThan0~27 LessThan0~28 s_addr_Rom[0]~1 s_addr_Ram[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "10.766 ns" { nPontos[1] {} nPontos[1]~combout {} LessThan0~3 {} LessThan0~5 {} LessThan0~7 {} LessThan0~9 {} LessThan0~11 {} LessThan0~13 {} LessThan0~15 {} LessThan0~17 {} LessThan0~19 {} LessThan0~21 {} LessThan0~23 {} LessThan0~25 {} LessThan0~27 {} LessThan0~28 {} s_addr_Rom[0]~1 {} s_addr_Ram[7] {} } { 0.000ns 0.000ns 6.263ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.442ns 0.648ns } { 0.000ns 0.860ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.150ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "Kmeans_MemoryInitialize.vhd" "" { Text "Z:/Lucas/Kmeans_Processador/Kmeans_MemoryInitialize/Kmeans_MemoryInitialize.vhd" 37 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.697 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.697 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Kmeans_MemoryInitialize.vhd" "" { Text "Z:/Lucas/Kmeans_Processador/Kmeans_MemoryInitialize/Kmeans_MemoryInitialize.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk~clkctrl 2 COMB CLKCTRL_G3 46 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 46; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk clk~clkctrl } "NODE_NAME" } } { "Kmeans_MemoryInitialize.vhd" "" { Text "Z:/Lucas/Kmeans_Processador/Kmeans_MemoryInitialize/Kmeans_MemoryInitialize.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.043 ns) + CELL(0.537 ns) 2.697 ns s_addr_Ram\[7\] 3 REG LCFF_X30_Y18_N1 1 " "Info: 3: + IC(1.043 ns) + CELL(0.537 ns) = 2.697 ns; Loc. = LCFF_X30_Y18_N1; Fanout = 1; REG Node = 's_addr_Ram\[7\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.580 ns" { clk~clkctrl s_addr_Ram[7] } "NODE_NAME" } } { "Kmeans_MemoryInitialize.vhd" "" { Text "Z:/Lucas/Kmeans_Processador/Kmeans_MemoryInitialize/Kmeans_MemoryInitialize.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 56.95 % ) " "Info: Total cell delay = 1.536 ns ( 56.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.161 ns ( 43.05 % ) " "Info: Total interconnect delay = 1.161 ns ( 43.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.697 ns" { clk clk~clkctrl s_addr_Ram[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.697 ns" { clk {} clk~combout {} clk~clkctrl {} s_addr_Ram[7] {} } { 0.000ns 0.000ns 0.118ns 1.043ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.766 ns" { nPontos[1] LessThan0~3 LessThan0~5 LessThan0~7 LessThan0~9 LessThan0~11 LessThan0~13 LessThan0~15 LessThan0~17 LessThan0~19 LessThan0~21 LessThan0~23 LessThan0~25 LessThan0~27 LessThan0~28 s_addr_Rom[0]~1 s_addr_Ram[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "10.766 ns" { nPontos[1] {} nPontos[1]~combout {} LessThan0~3 {} LessThan0~5 {} LessThan0~7 {} LessThan0~9 {} LessThan0~11 {} LessThan0~13 {} LessThan0~15 {} LessThan0~17 {} LessThan0~19 {} LessThan0~21 {} LessThan0~23 {} LessThan0~25 {} LessThan0~27 {} LessThan0~28 {} s_addr_Rom[0]~1 {} s_addr_Ram[7] {} } { 0.000ns 0.000ns 6.263ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.442ns 0.648ns } { 0.000ns 0.860ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.150ns 0.660ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.697 ns" { clk clk~clkctrl s_addr_Ram[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.697 ns" { clk {} clk~combout {} clk~clkctrl {} s_addr_Ram[7] {} } { 0.000ns 0.000ns 0.118ns 1.043ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk addr_Ram\[0\] s_addr_Ram\[0\] 8.899 ns register " "Info: tco from clock \"clk\" to destination pin \"addr_Ram\[0\]\" through register \"s_addr_Ram\[0\]\" is 8.899 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.696 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.696 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Kmeans_MemoryInitialize.vhd" "" { Text "Z:/Lucas/Kmeans_Processador/Kmeans_MemoryInitialize/Kmeans_MemoryInitialize.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk~clkctrl 2 COMB CLKCTRL_G3 46 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 46; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk clk~clkctrl } "NODE_NAME" } } { "Kmeans_MemoryInitialize.vhd" "" { Text "Z:/Lucas/Kmeans_Processador/Kmeans_MemoryInitialize/Kmeans_MemoryInitialize.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.042 ns) + CELL(0.537 ns) 2.696 ns s_addr_Ram\[0\] 3 REG LCFF_X28_Y18_N1 1 " "Info: 3: + IC(1.042 ns) + CELL(0.537 ns) = 2.696 ns; Loc. = LCFF_X28_Y18_N1; Fanout = 1; REG Node = 's_addr_Ram\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.579 ns" { clk~clkctrl s_addr_Ram[0] } "NODE_NAME" } } { "Kmeans_MemoryInitialize.vhd" "" { Text "Z:/Lucas/Kmeans_Processador/Kmeans_MemoryInitialize/Kmeans_MemoryInitialize.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 56.97 % ) " "Info: Total cell delay = 1.536 ns ( 56.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.160 ns ( 43.03 % ) " "Info: Total interconnect delay = 1.160 ns ( 43.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.696 ns" { clk clk~clkctrl s_addr_Ram[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.696 ns" { clk {} clk~combout {} clk~clkctrl {} s_addr_Ram[0] {} } { 0.000ns 0.000ns 0.118ns 1.042ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "Kmeans_MemoryInitialize.vhd" "" { Text "Z:/Lucas/Kmeans_Processador/Kmeans_MemoryInitialize/Kmeans_MemoryInitialize.vhd" 37 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.953 ns + Longest register pin " "Info: + Longest register to pin delay is 5.953 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns s_addr_Ram\[0\] 1 REG LCFF_X28_Y18_N1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X28_Y18_N1; Fanout = 1; REG Node = 's_addr_Ram\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { s_addr_Ram[0] } "NODE_NAME" } } { "Kmeans_MemoryInitialize.vhd" "" { Text "Z:/Lucas/Kmeans_Processador/Kmeans_MemoryInitialize/Kmeans_MemoryInitialize.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.331 ns) + CELL(2.622 ns) 5.953 ns addr_Ram\[0\] 2 PIN PIN_M4 0 " "Info: 2: + IC(3.331 ns) + CELL(2.622 ns) = 5.953 ns; Loc. = PIN_M4; Fanout = 0; PIN Node = 'addr_Ram\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.953 ns" { s_addr_Ram[0] addr_Ram[0] } "NODE_NAME" } } { "Kmeans_MemoryInitialize.vhd" "" { Text "Z:/Lucas/Kmeans_Processador/Kmeans_MemoryInitialize/Kmeans_MemoryInitialize.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.622 ns ( 44.05 % ) " "Info: Total cell delay = 2.622 ns ( 44.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.331 ns ( 55.95 % ) " "Info: Total interconnect delay = 3.331 ns ( 55.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.953 ns" { s_addr_Ram[0] addr_Ram[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.953 ns" { s_addr_Ram[0] {} addr_Ram[0] {} } { 0.000ns 3.331ns } { 0.000ns 2.622ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.696 ns" { clk clk~clkctrl s_addr_Ram[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.696 ns" { clk {} clk~combout {} clk~clkctrl {} s_addr_Ram[0] {} } { 0.000ns 0.000ns 0.118ns 1.042ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.953 ns" { s_addr_Ram[0] addr_Ram[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.953 ns" { s_addr_Ram[0] {} addr_Ram[0] {} } { 0.000ns 3.331ns } { 0.000ns 2.622ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "s_addr_Rom\[0\] nrst clk -1.683 ns register " "Info: th for register \"s_addr_Rom\[0\]\" (data pin = \"nrst\", clock pin = \"clk\") is -1.683 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.696 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 2.696 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Kmeans_MemoryInitialize.vhd" "" { Text "Z:/Lucas/Kmeans_Processador/Kmeans_MemoryInitialize/Kmeans_MemoryInitialize.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk~clkctrl 2 COMB CLKCTRL_G3 46 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 46; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk clk~clkctrl } "NODE_NAME" } } { "Kmeans_MemoryInitialize.vhd" "" { Text "Z:/Lucas/Kmeans_Processador/Kmeans_MemoryInitialize/Kmeans_MemoryInitialize.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.042 ns) + CELL(0.537 ns) 2.696 ns s_addr_Rom\[0\] 3 REG LCFF_X28_Y18_N17 1 " "Info: 3: + IC(1.042 ns) + CELL(0.537 ns) = 2.696 ns; Loc. = LCFF_X28_Y18_N17; Fanout = 1; REG Node = 's_addr_Rom\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.579 ns" { clk~clkctrl s_addr_Rom[0] } "NODE_NAME" } } { "Kmeans_MemoryInitialize.vhd" "" { Text "Z:/Lucas/Kmeans_Processador/Kmeans_MemoryInitialize/Kmeans_MemoryInitialize.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 56.97 % ) " "Info: Total cell delay = 1.536 ns ( 56.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.160 ns ( 43.03 % ) " "Info: Total interconnect delay = 1.160 ns ( 43.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.696 ns" { clk clk~clkctrl s_addr_Rom[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.696 ns" { clk {} clk~combout {} clk~clkctrl {} s_addr_Rom[0] {} } { 0.000ns 0.000ns 0.118ns 1.042ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "Kmeans_MemoryInitialize.vhd" "" { Text "Z:/Lucas/Kmeans_Processador/Kmeans_MemoryInitialize/Kmeans_MemoryInitialize.vhd" 37 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.645 ns - Shortest pin register " "Info: - Shortest pin to register delay is 4.645 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns nrst 1 PIN PIN_P1 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P1; Fanout = 2; PIN Node = 'nrst'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { nrst } "NODE_NAME" } } { "Kmeans_MemoryInitialize.vhd" "" { Text "Z:/Lucas/Kmeans_Processador/Kmeans_MemoryInitialize/Kmeans_MemoryInitialize.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.370 ns) + CELL(0.271 ns) 2.640 ns s_addr_Rom\[0\]~0 2 COMB LCCOMB_X31_Y18_N20 1 " "Info: 2: + IC(1.370 ns) + CELL(0.271 ns) = 2.640 ns; Loc. = LCCOMB_X31_Y18_N20; Fanout = 1; COMB Node = 's_addr_Rom\[0\]~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.641 ns" { nrst s_addr_Rom[0]~0 } "NODE_NAME" } } { "Kmeans_MemoryInitialize.vhd" "" { Text "Z:/Lucas/Kmeans_Processador/Kmeans_MemoryInitialize/Kmeans_MemoryInitialize.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.675 ns) + CELL(0.438 ns) 3.753 ns s_addr_Rom\[0\]~1 3 COMB LCCOMB_X28_Y18_N22 30 " "Info: 3: + IC(0.675 ns) + CELL(0.438 ns) = 3.753 ns; Loc. = LCCOMB_X28_Y18_N22; Fanout = 30; COMB Node = 's_addr_Rom\[0\]~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.113 ns" { s_addr_Rom[0]~0 s_addr_Rom[0]~1 } "NODE_NAME" } } { "Kmeans_MemoryInitialize.vhd" "" { Text "Z:/Lucas/Kmeans_Processador/Kmeans_MemoryInitialize/Kmeans_MemoryInitialize.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.232 ns) + CELL(0.660 ns) 4.645 ns s_addr_Rom\[0\] 4 REG LCFF_X28_Y18_N17 1 " "Info: 4: + IC(0.232 ns) + CELL(0.660 ns) = 4.645 ns; Loc. = LCFF_X28_Y18_N17; Fanout = 1; REG Node = 's_addr_Rom\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.892 ns" { s_addr_Rom[0]~1 s_addr_Rom[0] } "NODE_NAME" } } { "Kmeans_MemoryInitialize.vhd" "" { Text "Z:/Lucas/Kmeans_Processador/Kmeans_MemoryInitialize/Kmeans_MemoryInitialize.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.368 ns ( 50.98 % ) " "Info: Total cell delay = 2.368 ns ( 50.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.277 ns ( 49.02 % ) " "Info: Total interconnect delay = 2.277 ns ( 49.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.645 ns" { nrst s_addr_Rom[0]~0 s_addr_Rom[0]~1 s_addr_Rom[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.645 ns" { nrst {} nrst~combout {} s_addr_Rom[0]~0 {} s_addr_Rom[0]~1 {} s_addr_Rom[0] {} } { 0.000ns 0.000ns 1.370ns 0.675ns 0.232ns } { 0.000ns 0.999ns 0.271ns 0.438ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.696 ns" { clk clk~clkctrl s_addr_Rom[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.696 ns" { clk {} clk~combout {} clk~clkctrl {} s_addr_Rom[0] {} } { 0.000ns 0.000ns 0.118ns 1.042ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.645 ns" { nrst s_addr_Rom[0]~0 s_addr_Rom[0]~1 s_addr_Rom[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.645 ns" { nrst {} nrst~combout {} s_addr_Rom[0]~0 {} s_addr_Rom[0]~1 {} s_addr_Rom[0] {} } { 0.000ns 0.000ns 1.370ns 0.675ns 0.232ns } { 0.000ns 0.999ns 0.271ns 0.438ns 0.660ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "172 " "Info: Peak virtual memory: 172 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 31 15:45:25 2016 " "Info: Processing ended: Mon Oct 31 15:45:25 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
