#define  U0_DW_UART__SAIF_BD_APB__BASE_ADDR                                                                   0x0010000000 
#define  U1_DW_UART__SAIF_BD_APB__BASE_ADDR                                                                   0x0010010000 
#define  U2_DW_UART__SAIF_BD_APB__BASE_ADDR                                                                   0x0010020000 
#define  U0_DW_I2C__SAIF_BD_APB__BASE_ADDR                                                                    0x0010030000 
#define  U1_DW_I2C__SAIF_BD_APB__BASE_ADDR                                                                    0x0010040000 
#define  U2_DW_I2C__SAIF_BD_APB__BASE_ADDR                                                                    0x0010050000 
#define  U0_SSP_SPI__SAIF_BD_APB__BASE_ADDR                                                                   0x0010060000 
#define  U1_SSP_SPI__SAIF_BD_APB__BASE_ADDR                                                                   0x0010070000 
#define  U2_SSP_SPI__SAIF_BD_APB__BASE_ADDR                                                                   0x0010080000 
#define  U0_TDM16SLOT__SAIF_BD_APB__BASE_ADDR                                                                 0x0010090000 
#define  U0_CDNS_SPDIF__SAIF_BD_APB__BASE_ADDR                                                                0x00100A0000 
#define  U0_PWMDAC__SAIF_BD_APB__BASE_ADDR                                                                    0x00100B0000 
#define  U0_PDM_4MIC__SAIF_BD_APB__BASE_ADDR                                                                  0x00100D0000 
#define  U0_I2SRX_3CH__SAIF_BD_APB__BASE_ADDR                                                                 0x00100E0000 
#define  U0_CDN_USB__SAIF_BD_APB__BASE_ADDR                                                                   0x0010100000 
#define  U0_CDN_USB__SAIF_BD_APBUTMI__BASE_ADDR                                                               0x0010200000 
#define  U0_PLDA_PCIE__SAIF_BD_APB__BASE_ADDR                                                                 0x0010210000 
#define  U1_PLDA_PCIE__SAIF_BD_APB__BASE_ADDR                                                                 0x0010220000 
#define  U0_STG_CRG__SAIF_BD_APBS__BASE_ADDR                                                                  0x0010230000
#define  U0_STG_SYSCON__SAIF_BD_APBS__BASE_ADDR                                                               0x0010240000
#define  U3_DW_UART__SAIF_BD_APB__BASE_ADDR                                                                   0x0012000000 
#define  U4_DW_UART__SAIF_BD_APB__BASE_ADDR                                                                   0x0012010000 
#define  U5_DW_UART__SAIF_BD_APB__BASE_ADDR                                                                   0x0012020000 
#define  U3_DW_I2C__SAIF_BD_APB__BASE_ADDR                                                                    0x0012030000 
#define  U4_DW_I2C__SAIF_BD_APB__BASE_ADDR                                                                    0x0012040000 
#define  U5_DW_I2C__SAIF_BD_APB__BASE_ADDR                                                                    0x0012050000 
#define  U6_DW_I2C__SAIF_BD_APB__BASE_ADDR                                                                    0x0012060000 
#define  U3_SSP_SPI__SAIF_BD_APB__BASE_ADDR                                                                   0x0012070000 
#define  U4_SSP_SPI__SAIF_BD_APB__BASE_ADDR                                                                   0x0012080000 
#define  U5_SSP_SPI__SAIF_BD_APB__BASE_ADDR                                                                   0x0012090000 
#define  U6_SSP_SPI__SAIF_BD_APB__BASE_ADDR                                                                   0x00120A0000 
#define  U0_I2STX_4CH__SAIF_BD_APB__BASE_ADDR                                                                 0x00120B0000 
#define  U1_I2STX_4CH__SAIF_BD_APB__BASE_ADDR                                                                 0x00120C0000 
#define  U0_PWM_8CH__SAIF_BD_APB__BASE_ADDR                                                                   0x00120D0000 
#define  U0_TEMP_SENSOR__SAIF_BD_APB__BASE_ADDR                                                               0x00120E0000 
#define  U0_DDR_SFT7110__SAIF_BD_APB_PHY__BASE_ADDR                                                           0x0013000000 
#define  U0_CDNS_QSPI__SAIF_BD_APB__BASE_ADDR                                                                 0x0013010000 
#define  U0_SYS_CRG__SAIF_BD_APBS__BASE_ADDR                                                                  0x0013020000 
#define  U0_SYS_SYSCON__SAIF_BD_APBS__BASE_ADDR                                                               0x0013030000 
#define  U0_SYS_IOMUX__SAIF_BD_APBS__BASE_ADDR                                                                0x0013040000 
#define  U0_SI5_TIMER__SAIF_BD_APB__BASE_ADDR                                                                 0x0013050000 
#define  U0_MAILBOX__SAIF_BD_APB__BASE_ADDR                                                                   0x0013060000 
#define  U0_DSKIT_WDT__SAIF_BD_APB__BASE_ADDR                                                                 0x0013070000 
#define  U0_INT_CTRL__SAIF_BD_APB__BASE_ADDR                                                                  0x0013080000 
#define  U0_CODAJ12__SAIF_BD_APB__BASE_ADDR                                                                   0x0013090000 
#define  U0_WAVE511__SAIF_BD_APB__BASE_ADDR                                                                   0x00130A0000 
#define  U0_WAVE420L__SAIF_BD_APB__BASE_ADDR                                                                  0x00130B0000 
#define  U0_IMG_GPU__SAIF_BD_APB__BASE_ADDR                                                                   0x00130C0000 
#define  U0_CAN_CTRL__SAIF_BD_APB__BASE_ADDR                                                                  0x00130D0000 
#define  U1_CAN_CTRL__SAIF_BD_APB__BASE_ADDR                                                                  0x00130E0000 
#define  U0_SFT7110_NOC_BUS__SAIF_BD_AXI_CPUPER__BASE_ADDR                                                    0x0015000000 
#define  U0_DDR_SFT7110__SAIF_BD_APB__BASE_ADDR                                                               0x0015700000 
#define  U0_SEC_TOP__SAIF_BD_AHB__BASE_ADDR                                                                   0x0016000000 
#define  U0_SEC_TOP__SAIF_BD_AHB_ALG__BASE_ADDR                                                               0x0016000000 
#define  U0_SEC_TOP__SAIF_BD_AHB_DMA__BASE_ADDR                                                               0x0016008000 
#define  U0_SEC_TOP__SAIF_BD_AHB_TRNG__BASE_ADDR                                                              0x001600C000 
#define  U0_DW_SDIO__SAIF_BD_AHB__BASE_ADDR                                                                   0x0016010000 
#define  U1_DW_SDIO__SAIF_BD_AHB__BASE_ADDR                                                                   0x0016020000 
#define  U0_DW_GMAC5_AXI64__SAIF_BD_AHB__BASE_ADDR                                                            0x0016030000 
#define  U1_DW_GMAC5_AXI64__SAIF_BD_AHB__BASE_ADDR                                                            0x0016040000 
#define  U0_DW_DMA1P_8CH_56HS__SAIF_BD_AHB__BASE_ADDR                                                         0x0016050000 
#define  U0_AON_CRG__SAIF_BD_APBS__BASE_ADDR                                                                  0x0017000000 
#define  U0_AON_SYSCON__SAIF_BD_APBS__BASE_ADDR                                                               0x0017010000 
#define  U0_AON_IOMUX__SAIF_BD_APBS__BASE_ADDR                                                                0x0017020000 
#define  U0_PMU__SAIF_BD_APB__BASE_ADDR                                                                       0x0017030000 
#define  U0_RTC_HMS__SAIF_BD_APB__BASE_ADDR                                                                   0x0017040000 
#define  U0_OTPC__SAIF_BD_APB__BASE_ADDR                                                                      0x0017050000 
#define  U0_TDM16SLOT__SAIF_BD_AHB__BASE_ADDR                                                                 0x00170C0000 
#define  U0_IMG_GPU__SAIF_BD_SOCIF__BASE_ADDR                                                                 0x0018000000 
#define  U0_VIN__SAIF_BD_CSI0_APB__BASE_ADDR                                                                  0x0019800000 
#define  U0_CRG__SAIF_BD_APB__BASE_ADDR                                                                       0x0019810000 
#define  U0_M31DPHY_APBCFG__SAIF_BD_APB__BASE_ADDR                                                            0x0019820000 
#define  U0_SYSCON__SAIF_BD_APB__BASE_ADDR                                                                    0x0019840000 
#define  U0_DOM_ISP_TOP__SAIF_BD_AXIS_ISP_AXI4S0__BASE_ADDR                                                   0x0019870000 
#define  U0_HIFI4__SAIF_BD_AXI_DSP_S_DRAM1__BASE_ADDR                                                         0x0020008000
#define  U0_HIFI4__SAIF_BD_AXI_DSP_S_DRAM0__BASE_ADDR                                                         0x0020010000
#define  U0_HIFI4__SAIF_BD_AXI_DSP_S_IRAM0__BASE_ADDR                                                         0x0020020000
#define  U0_HIFI4__SAIF_BD_AXI_DSP_S_IRAM1__BASE_ADDR                                                         0x0020030000
#define  U0_CDNS_QSPI__SAIF_BD_AHB__BASE_ADDR                                                                 0x0021000000
#define  U0_DC8200__SAIF_BD_AHB_S0__BASE_ADDR                                                                 0x0029400000
#define  U0_DC8200__SAIF_BD_AHB_S1__BASE_ADDR                                                                 0x0029480000
#define  U0_HDMI_TX__SAIF_BD_APBS__BASE_ADDR                                                                  0x0029590000
#define  U0_DOM_VOUT_SYSCON__SAIF_BD_APBS__BASE_ADDR                                                          0x00295B0000
#define  U0_DOM_VOUT_CRG__SAIF_BD_APBS__BASE_ADDR                                                             0x00295C0000
#define  U0_CDNS_DSITX__SAIF_BD_APBS__BASE_ADDR                                                               0x00295D0000
#define  U0_MIPITX_APBIF__SAIF_BD_APBS__BASE_ADDR                                                             0x00295E0000
#define  U0_INTMEM_ROM_SRAM__SAIF_BD_SPSRAM_SYS__BASE_ADDR                                                    0x002A000000
#define  U0_PLDA_PCIE__SAIF_BD_AHB_CSR__BASE_ADDR                                                             0x002B000000
#define  U1_PLDA_PCIE__SAIF_BD_AHB_CSR__BASE_ADDR                                                             0x002C000000
#define  U0_PLDA_PCIE__SAIF_BD_AXI_SLV0_MEM32B__BASE_ADDR                                                     0x0030000000
#define  U1_PLDA_PCIE__SAIF_BD_AXI_SLV0_MEM32B__BASE_ADDR                                                     0x0038000000
#define  U0_DDR_SFT7110__SAIF_BD_AXI_MEM_PORT__BASE_ADDR                                                      0x0040000000
#define  U0_DDR_SFT7110__SAIF_BD_AXI_SYS_PORT__BASE_ADDR                                                      0x0440000000
#define  U0_PLDA_PCIE__SAIF_BD_AXI_SLV0_CONFIG__BASE_ADDR                                                     0x0900000000
#define  U0_PLDA_PCIE__SAIF_BD_AXI_SLV0_MEM64B__BASE_ADDR                                                     0x0940000000
#define  U1_PLDA_PCIE__SAIF_BD_AXI_SLV0_CONFIG__BASE_ADDR                                                     0x0980000000
#define  U1_PLDA_PCIE__SAIF_BD_AXI_SLV0_MEM64B__BASE_ADDR                                                     0x09C0000000
