{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 19 05:26:58 2013 " "Info: Processing started: Thu Dec 19 05:26:58 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off processor -c processor " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off processor -c processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "alu:inst32\|d\[7\] " "Warning: Node \"alu:inst32\|d\[7\]\" is a latch" {  } { { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 27 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alu:inst32\|d\[6\] " "Warning: Node \"alu:inst32\|d\[6\]\" is a latch" {  } { { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 27 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alu:inst32\|d\[5\] " "Warning: Node \"alu:inst32\|d\[5\]\" is a latch" {  } { { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 27 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alu:inst32\|d\[4\] " "Warning: Node \"alu:inst32\|d\[4\]\" is a latch" {  } { { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 27 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alu:inst32\|d\[3\] " "Warning: Node \"alu:inst32\|d\[3\]\" is a latch" {  } { { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 27 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alu:inst32\|d\[2\] " "Warning: Node \"alu:inst32\|d\[2\]\" is a latch" {  } { { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 27 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alu:inst32\|d\[1\] " "Warning: Node \"alu:inst32\|d\[1\]\" is a latch" {  } { { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 27 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alu:inst32\|d\[0\] " "Warning: Node \"alu:inst32\|d\[0\]\" is a latch" {  } { { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 27 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alu:inst32\|dCopy\[1\] " "Warning: Node \"alu:inst32\|dCopy\[1\]\" is a latch" {  } { { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alu:inst32\|dCopy\[2\] " "Warning: Node \"alu:inst32\|dCopy\[2\]\" is a latch" {  } { { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alu:inst32\|dCopy\[3\] " "Warning: Node \"alu:inst32\|dCopy\[3\]\" is a latch" {  } { { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alu:inst32\|dCopy\[4\] " "Warning: Node \"alu:inst32\|dCopy\[4\]\" is a latch" {  } { { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alu:inst32\|dCopy\[5\] " "Warning: Node \"alu:inst32\|dCopy\[5\]\" is a latch" {  } { { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alu:inst32\|dCopy\[6\] " "Warning: Node \"alu:inst32\|dCopy\[6\]\" is a latch" {  } { { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alu:inst32\|dCopy\[7\] " "Warning: Node \"alu:inst32\|dCopy\[7\]\" is a latch" {  } { { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alu:inst32\|dCopy\[0\] " "Warning: Node \"alu:inst32\|dCopy\[0\]\" is a latch" {  } { { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alu:inst32\|zero " "Warning: Node \"alu:inst32\|zero\" is a latch" {  } { { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alu:inst32\|signedT\[1\] " "Warning: Node \"alu:inst32\|signedT\[1\]\" is a latch" {  } { { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 23 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alu:inst32\|signedT\[7\] " "Warning: Node \"alu:inst32\|signedT\[7\]\" is a latch" {  } { { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 23 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alu:inst32\|signedT\[2\] " "Warning: Node \"alu:inst32\|signedT\[2\]\" is a latch" {  } { { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 23 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alu:inst32\|signedS\[3\] " "Warning: Node \"alu:inst32\|signedS\[3\]\" is a latch" {  } { { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 22 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alu:inst32\|signedS\[4\] " "Warning: Node \"alu:inst32\|signedS\[4\]\" is a latch" {  } { { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 22 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alu:inst32\|signedT\[0\] " "Warning: Node \"alu:inst32\|signedT\[0\]\" is a latch" {  } { { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 23 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alu:inst32\|signedS\[5\] " "Warning: Node \"alu:inst32\|signedS\[5\]\" is a latch" {  } { { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 22 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alu:inst32\|signedS\[6\] " "Warning: Node \"alu:inst32\|signedS\[6\]\" is a latch" {  } { { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 22 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alu:inst32\|signedS\[0\] " "Warning: Node \"alu:inst32\|signedS\[0\]\" is a latch" {  } { { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 22 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alu:inst32\|signedS\[2\] " "Warning: Node \"alu:inst32\|signedS\[2\]\" is a latch" {  } { { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 22 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alu:inst32\|signedS\[1\] " "Warning: Node \"alu:inst32\|signedS\[1\]\" is a latch" {  } { { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 22 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alu:inst32\|signedS\[7\] " "Warning: Node \"alu:inst32\|signedS\[7\]\" is a latch" {  } { { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 22 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alu:inst32\|signedT\[6\] " "Warning: Node \"alu:inst32\|signedT\[6\]\" is a latch" {  } { { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 23 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alu:inst32\|signedT\[5\] " "Warning: Node \"alu:inst32\|signedT\[5\]\" is a latch" {  } { { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 23 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alu:inst32\|signedT\[4\] " "Warning: Node \"alu:inst32\|signedT\[4\]\" is a latch" {  } { { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 23 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alu:inst32\|signedT\[3\] " "Warning: Node \"alu:inst32\|signedT\[3\]\" is a latch" {  } { { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 23 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alu:inst32\|signedD\[1\] " "Warning: Node \"alu:inst32\|signedD\[1\]\" is a latch" {  } { { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 24 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alu:inst32\|signedD\[0\] " "Warning: Node \"alu:inst32\|signedD\[0\]\" is a latch" {  } { { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 24 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alu:inst32\|signedD\[2\] " "Warning: Node \"alu:inst32\|signedD\[2\]\" is a latch" {  } { { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 24 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alu:inst32\|signedD\[3\] " "Warning: Node \"alu:inst32\|signedD\[3\]\" is a latch" {  } { { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 24 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alu:inst32\|signedD\[4\] " "Warning: Node \"alu:inst32\|signedD\[4\]\" is a latch" {  } { { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 24 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alu:inst32\|signedD\[5\] " "Warning: Node \"alu:inst32\|signedD\[5\]\" is a latch" {  } { { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 24 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alu:inst32\|signedD\[6\] " "Warning: Node \"alu:inst32\|signedD\[6\]\" is a latch" {  } { { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 24 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alu:inst32\|signedD\[7\] " "Warning: Node \"alu:inst32\|signedD\[7\]\" is a latch" {  } { { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 24 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk_fast " "Info: Assuming node \"clk_fast\" is an undefined clock" {  } { { "processor.bdf" "" { Schematic "C:/Repos/284Processor/Processor/processor.bdf" { { 8 -8 160 24 "clk_fast" "" } { 0 160 216 16 "clk_fast" "" } { 112 64 114 128 "clk_fast" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_fast" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "154 " "Warning: Found 154 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "alu:inst32\|Mux39~20 " "Info: Detected gated clock \"alu:inst32\|Mux39~20\" as buffer" {  } { { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 38 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:inst32\|Mux39~20" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:inst32\|Mux39~17 " "Info: Detected gated clock \"alu:inst32\|Mux39~17\" as buffer" {  } { { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 38 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:inst32\|Mux39~17" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:inst32\|LessThan0~5 " "Info: Detected gated clock \"alu:inst32\|LessThan0~5\" as buffer" {  } { { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 74 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:inst32\|LessThan0~5" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:inst32\|Mux39~43 " "Info: Detected gated clock \"alu:inst32\|Mux39~43\" as buffer" {  } { { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 38 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:inst32\|Mux39~43" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:inst32\|Mux39~31 " "Info: Detected gated clock \"alu:inst32\|Mux39~31\" as buffer" {  } { { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 38 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:inst32\|Mux39~31" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:inst32\|d~25 " "Info: Detected gated clock \"alu:inst32\|d~25\" as buffer" {  } { { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 13 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:inst32\|d~25" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:inst32\|LessThan0~2 " "Info: Detected gated clock \"alu:inst32\|LessThan0~2\" as buffer" {  } { { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 74 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:inst32\|LessThan0~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:inst32\|LessThan0~0 " "Info: Detected gated clock \"alu:inst32\|LessThan0~0\" as buffer" {  } { { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 74 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:inst32\|LessThan0~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "reg_file:inst31\|mux_8:inst2\|Mux7~2 " "Info: Detected gated clock \"reg_file:inst31\|mux_8:inst2\|Mux7~2\" as buffer" {  } { { "../reg_file/mux_8/mux_8.vhd" "" { Text "C:/Repos/284Processor/reg_file/mux_8/mux_8.vhd" 26 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_file:inst31\|mux_8:inst2\|Mux7~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "reg_file:inst31\|mux_8:inst2\|Mux7~0 " "Info: Detected gated clock \"reg_file:inst31\|mux_8:inst2\|Mux7~0\" as buffer" {  } { { "../reg_file/mux_8/mux_8.vhd" "" { Text "C:/Repos/284Processor/reg_file/mux_8/mux_8.vhd" 26 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_file:inst31\|mux_8:inst2\|Mux7~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "reg_file:inst31\|mux_8:inst2\|Mux5~2 " "Info: Detected gated clock \"reg_file:inst31\|mux_8:inst2\|Mux5~2\" as buffer" {  } { { "../reg_file/mux_8/mux_8.vhd" "" { Text "C:/Repos/284Processor/reg_file/mux_8/mux_8.vhd" 26 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_file:inst31\|mux_8:inst2\|Mux5~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "reg_file:inst31\|mux_8:inst2\|Mux5~0 " "Info: Detected gated clock \"reg_file:inst31\|mux_8:inst2\|Mux5~0\" as buffer" {  } { { "../reg_file/mux_8/mux_8.vhd" "" { Text "C:/Repos/284Processor/reg_file/mux_8/mux_8.vhd" 26 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_file:inst31\|mux_8:inst2\|Mux5~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "reg_file:inst31\|mux_8:inst2\|Mux4~2 " "Info: Detected gated clock \"reg_file:inst31\|mux_8:inst2\|Mux4~2\" as buffer" {  } { { "../reg_file/mux_8/mux_8.vhd" "" { Text "C:/Repos/284Processor/reg_file/mux_8/mux_8.vhd" 26 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_file:inst31\|mux_8:inst2\|Mux4~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "reg_file:inst31\|mux_8:inst2\|Mux4~0 " "Info: Detected gated clock \"reg_file:inst31\|mux_8:inst2\|Mux4~0\" as buffer" {  } { { "../reg_file/mux_8/mux_8.vhd" "" { Text "C:/Repos/284Processor/reg_file/mux_8/mux_8.vhd" 26 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_file:inst31\|mux_8:inst2\|Mux4~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "reg_file:inst31\|mux_8:inst2\|Mux3~2 " "Info: Detected gated clock \"reg_file:inst31\|mux_8:inst2\|Mux3~2\" as buffer" {  } { { "../reg_file/mux_8/mux_8.vhd" "" { Text "C:/Repos/284Processor/reg_file/mux_8/mux_8.vhd" 26 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_file:inst31\|mux_8:inst2\|Mux3~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "reg_file:inst31\|mux_8:inst2\|Mux3~0 " "Info: Detected gated clock \"reg_file:inst31\|mux_8:inst2\|Mux3~0\" as buffer" {  } { { "../reg_file/mux_8/mux_8.vhd" "" { Text "C:/Repos/284Processor/reg_file/mux_8/mux_8.vhd" 26 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_file:inst31\|mux_8:inst2\|Mux3~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "reg_file:inst31\|mux_8:inst2\|Mux2~2 " "Info: Detected gated clock \"reg_file:inst31\|mux_8:inst2\|Mux2~2\" as buffer" {  } { { "../reg_file/mux_8/mux_8.vhd" "" { Text "C:/Repos/284Processor/reg_file/mux_8/mux_8.vhd" 26 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_file:inst31\|mux_8:inst2\|Mux2~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "reg_file:inst31\|mux_8:inst2\|Mux2~0 " "Info: Detected gated clock \"reg_file:inst31\|mux_8:inst2\|Mux2~0\" as buffer" {  } { { "../reg_file/mux_8/mux_8.vhd" "" { Text "C:/Repos/284Processor/reg_file/mux_8/mux_8.vhd" 26 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_file:inst31\|mux_8:inst2\|Mux2~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "reg_file:inst31\|mux_8:inst2\|Mux1~2 " "Info: Detected gated clock \"reg_file:inst31\|mux_8:inst2\|Mux1~2\" as buffer" {  } { { "../reg_file/mux_8/mux_8.vhd" "" { Text "C:/Repos/284Processor/reg_file/mux_8/mux_8.vhd" 26 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_file:inst31\|mux_8:inst2\|Mux1~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "reg_file:inst31\|mux_8:inst2\|Mux1~0 " "Info: Detected gated clock \"reg_file:inst31\|mux_8:inst2\|Mux1~0\" as buffer" {  } { { "../reg_file/mux_8/mux_8.vhd" "" { Text "C:/Repos/284Processor/reg_file/mux_8/mux_8.vhd" 26 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_file:inst31\|mux_8:inst2\|Mux1~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "reg_file:inst31\|mux_8:inst2\|Mux0~2 " "Info: Detected gated clock \"reg_file:inst31\|mux_8:inst2\|Mux0~2\" as buffer" {  } { { "../reg_file/mux_8/mux_8.vhd" "" { Text "C:/Repos/284Processor/reg_file/mux_8/mux_8.vhd" 26 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_file:inst31\|mux_8:inst2\|Mux0~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "reg_file:inst31\|mux_8:inst2\|Mux0~0 " "Info: Detected gated clock \"reg_file:inst31\|mux_8:inst2\|Mux0~0\" as buffer" {  } { { "../reg_file/mux_8/mux_8.vhd" "" { Text "C:/Repos/284Processor/reg_file/mux_8/mux_8.vhd" 26 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_file:inst31\|mux_8:inst2\|Mux0~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "reg_file:inst31\|mux_8:inst2\|Mux6~0 " "Info: Detected gated clock \"reg_file:inst31\|mux_8:inst2\|Mux6~0\" as buffer" {  } { { "../reg_file/mux_8/mux_8.vhd" "" { Text "C:/Repos/284Processor/reg_file/mux_8/mux_8.vhd" 26 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_file:inst31\|mux_8:inst2\|Mux6~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "reg_file:inst31\|mux_8:inst2\|Mux6~2 " "Info: Detected gated clock \"reg_file:inst31\|mux_8:inst2\|Mux6~2\" as buffer" {  } { { "../reg_file/mux_8/mux_8.vhd" "" { Text "C:/Repos/284Processor/reg_file/mux_8/mux_8.vhd" 26 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_file:inst31\|mux_8:inst2\|Mux6~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "lpm_rom0:inst29\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[0\]~mem_cell_ra0 " "Info: Detected gated clock \"lpm_rom0:inst29\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[0\]~mem_cell_ra0\" as buffer" {  } { { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_rom0:inst29\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[0\]~mem_cell_ra0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "reg_file:inst31\|mux_8:inst\|Mux7~3 " "Info: Detected gated clock \"reg_file:inst31\|mux_8:inst\|Mux7~3\" as buffer" {  } { { "../reg_file/mux_8/mux_8.vhd" "" { Text "C:/Repos/284Processor/reg_file/mux_8/mux_8.vhd" 26 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_file:inst31\|mux_8:inst\|Mux7~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_file:inst31\|8dffe:inst8\|29 " "Info: Detected ripple clock \"reg_file:inst31\|8dffe:inst8\|29\" as buffer" {  } { { "8dffe.bdf" "" { Schematic "c:/altera/90sp2/quartus/libraries/others/maxplus2/8dffe.bdf" { { 280 264 328 360 "29" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_file:inst31\|8dffe:inst8\|29" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "reg_file:inst31\|mux_8:inst\|Mux7~2 " "Info: Detected gated clock \"reg_file:inst31\|mux_8:inst\|Mux7~2\" as buffer" {  } { { "../reg_file/mux_8/mux_8.vhd" "" { Text "C:/Repos/284Processor/reg_file/mux_8/mux_8.vhd" 26 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_file:inst31\|mux_8:inst\|Mux7~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_file:inst31\|8dffe:inst7\|29 " "Info: Detected ripple clock \"reg_file:inst31\|8dffe:inst7\|29\" as buffer" {  } { { "8dffe.bdf" "" { Schematic "c:/altera/90sp2/quartus/libraries/others/maxplus2/8dffe.bdf" { { 280 264 328 360 "29" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_file:inst31\|8dffe:inst7\|29" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_file:inst31\|8dffe:inst9\|29 " "Info: Detected ripple clock \"reg_file:inst31\|8dffe:inst9\|29\" as buffer" {  } { { "8dffe.bdf" "" { Schematic "c:/altera/90sp2/quartus/libraries/others/maxplus2/8dffe.bdf" { { 280 264 328 360 "29" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_file:inst31\|8dffe:inst9\|29" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "reg_file:inst31\|mux_8:inst\|Mux7~1 " "Info: Detected gated clock \"reg_file:inst31\|mux_8:inst\|Mux7~1\" as buffer" {  } { { "../reg_file/mux_8/mux_8.vhd" "" { Text "C:/Repos/284Processor/reg_file/mux_8/mux_8.vhd" 26 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_file:inst31\|mux_8:inst\|Mux7~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_file:inst31\|8dffe:inst13\|29 " "Info: Detected ripple clock \"reg_file:inst31\|8dffe:inst13\|29\" as buffer" {  } { { "8dffe.bdf" "" { Schematic "c:/altera/90sp2/quartus/libraries/others/maxplus2/8dffe.bdf" { { 280 264 328 360 "29" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_file:inst31\|8dffe:inst13\|29" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "reg_file:inst31\|mux_8:inst\|Mux7~0 " "Info: Detected gated clock \"reg_file:inst31\|mux_8:inst\|Mux7~0\" as buffer" {  } { { "../reg_file/mux_8/mux_8.vhd" "" { Text "C:/Repos/284Processor/reg_file/mux_8/mux_8.vhd" 26 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_file:inst31\|mux_8:inst\|Mux7~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_file:inst31\|8dffe:inst10\|29 " "Info: Detected ripple clock \"reg_file:inst31\|8dffe:inst10\|29\" as buffer" {  } { { "8dffe.bdf" "" { Schematic "c:/altera/90sp2/quartus/libraries/others/maxplus2/8dffe.bdf" { { 280 264 328 360 "29" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_file:inst31\|8dffe:inst10\|29" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_file:inst31\|8dffe:inst12\|29 " "Info: Detected ripple clock \"reg_file:inst31\|8dffe:inst12\|29\" as buffer" {  } { { "8dffe.bdf" "" { Schematic "c:/altera/90sp2/quartus/libraries/others/maxplus2/8dffe.bdf" { { 280 264 328 360 "29" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_file:inst31\|8dffe:inst12\|29" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_file:inst31\|8dffe:inst11\|29 " "Info: Detected ripple clock \"reg_file:inst31\|8dffe:inst11\|29\" as buffer" {  } { { "8dffe.bdf" "" { Schematic "c:/altera/90sp2/quartus/libraries/others/maxplus2/8dffe.bdf" { { 280 264 328 360 "29" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_file:inst31\|8dffe:inst11\|29" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "lpm_rom0:inst29\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[1\]~mem_cell_ra0 " "Info: Detected gated clock \"lpm_rom0:inst29\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[1\]~mem_cell_ra0\" as buffer" {  } { { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_rom0:inst29\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[1\]~mem_cell_ra0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "reg_file:inst31\|mux_8:inst\|Mux6~3 " "Info: Detected gated clock \"reg_file:inst31\|mux_8:inst\|Mux6~3\" as buffer" {  } { { "../reg_file/mux_8/mux_8.vhd" "" { Text "C:/Repos/284Processor/reg_file/mux_8/mux_8.vhd" 26 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_file:inst31\|mux_8:inst\|Mux6~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_file:inst31\|8dffe:inst8\|30 " "Info: Detected ripple clock \"reg_file:inst31\|8dffe:inst8\|30\" as buffer" {  } { { "8dffe.bdf" "" { Schematic "c:/altera/90sp2/quartus/libraries/others/maxplus2/8dffe.bdf" { { 400 264 328 480 "30" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_file:inst31\|8dffe:inst8\|30" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "reg_file:inst31\|mux_8:inst\|Mux6~2 " "Info: Detected gated clock \"reg_file:inst31\|mux_8:inst\|Mux6~2\" as buffer" {  } { { "../reg_file/mux_8/mux_8.vhd" "" { Text "C:/Repos/284Processor/reg_file/mux_8/mux_8.vhd" 26 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_file:inst31\|mux_8:inst\|Mux6~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_file:inst31\|8dffe:inst7\|30 " "Info: Detected ripple clock \"reg_file:inst31\|8dffe:inst7\|30\" as buffer" {  } { { "8dffe.bdf" "" { Schematic "c:/altera/90sp2/quartus/libraries/others/maxplus2/8dffe.bdf" { { 400 264 328 480 "30" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_file:inst31\|8dffe:inst7\|30" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_file:inst31\|8dffe:inst9\|30 " "Info: Detected ripple clock \"reg_file:inst31\|8dffe:inst9\|30\" as buffer" {  } { { "8dffe.bdf" "" { Schematic "c:/altera/90sp2/quartus/libraries/others/maxplus2/8dffe.bdf" { { 400 264 328 480 "30" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_file:inst31\|8dffe:inst9\|30" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "reg_file:inst31\|mux_8:inst\|Mux6~1 " "Info: Detected gated clock \"reg_file:inst31\|mux_8:inst\|Mux6~1\" as buffer" {  } { { "../reg_file/mux_8/mux_8.vhd" "" { Text "C:/Repos/284Processor/reg_file/mux_8/mux_8.vhd" 26 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_file:inst31\|mux_8:inst\|Mux6~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_file:inst31\|8dffe:inst13\|30 " "Info: Detected ripple clock \"reg_file:inst31\|8dffe:inst13\|30\" as buffer" {  } { { "8dffe.bdf" "" { Schematic "c:/altera/90sp2/quartus/libraries/others/maxplus2/8dffe.bdf" { { 400 264 328 480 "30" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_file:inst31\|8dffe:inst13\|30" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "reg_file:inst31\|mux_8:inst\|Mux6~0 " "Info: Detected gated clock \"reg_file:inst31\|mux_8:inst\|Mux6~0\" as buffer" {  } { { "../reg_file/mux_8/mux_8.vhd" "" { Text "C:/Repos/284Processor/reg_file/mux_8/mux_8.vhd" 26 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_file:inst31\|mux_8:inst\|Mux6~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_file:inst31\|8dffe:inst10\|30 " "Info: Detected ripple clock \"reg_file:inst31\|8dffe:inst10\|30\" as buffer" {  } { { "8dffe.bdf" "" { Schematic "c:/altera/90sp2/quartus/libraries/others/maxplus2/8dffe.bdf" { { 400 264 328 480 "30" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_file:inst31\|8dffe:inst10\|30" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_file:inst31\|8dffe:inst11\|30 " "Info: Detected ripple clock \"reg_file:inst31\|8dffe:inst11\|30\" as buffer" {  } { { "8dffe.bdf" "" { Schematic "c:/altera/90sp2/quartus/libraries/others/maxplus2/8dffe.bdf" { { 400 264 328 480 "30" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_file:inst31\|8dffe:inst11\|30" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_file:inst31\|8dffe:inst12\|30 " "Info: Detected ripple clock \"reg_file:inst31\|8dffe:inst12\|30\" as buffer" {  } { { "8dffe.bdf" "" { Schematic "c:/altera/90sp2/quartus/libraries/others/maxplus2/8dffe.bdf" { { 400 264 328 480 "30" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_file:inst31\|8dffe:inst12\|30" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "lpm_rom0:inst29\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[2\]~mem_cell_ra0 " "Info: Detected gated clock \"lpm_rom0:inst29\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[2\]~mem_cell_ra0\" as buffer" {  } { { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_rom0:inst29\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[2\]~mem_cell_ra0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "reg_file:inst31\|mux_8:inst\|Mux5~3 " "Info: Detected gated clock \"reg_file:inst31\|mux_8:inst\|Mux5~3\" as buffer" {  } { { "../reg_file/mux_8/mux_8.vhd" "" { Text "C:/Repos/284Processor/reg_file/mux_8/mux_8.vhd" 26 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_file:inst31\|mux_8:inst\|Mux5~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_file:inst31\|8dffe:inst8\|31 " "Info: Detected ripple clock \"reg_file:inst31\|8dffe:inst8\|31\" as buffer" {  } { { "8dffe.bdf" "" { Schematic "c:/altera/90sp2/quartus/libraries/others/maxplus2/8dffe.bdf" { { 520 264 328 600 "31" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_file:inst31\|8dffe:inst8\|31" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "reg_file:inst31\|mux_8:inst\|Mux5~2 " "Info: Detected gated clock \"reg_file:inst31\|mux_8:inst\|Mux5~2\" as buffer" {  } { { "../reg_file/mux_8/mux_8.vhd" "" { Text "C:/Repos/284Processor/reg_file/mux_8/mux_8.vhd" 26 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_file:inst31\|mux_8:inst\|Mux5~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_file:inst31\|8dffe:inst7\|31 " "Info: Detected ripple clock \"reg_file:inst31\|8dffe:inst7\|31\" as buffer" {  } { { "8dffe.bdf" "" { Schematic "c:/altera/90sp2/quartus/libraries/others/maxplus2/8dffe.bdf" { { 520 264 328 600 "31" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_file:inst31\|8dffe:inst7\|31" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_file:inst31\|8dffe:inst9\|31 " "Info: Detected ripple clock \"reg_file:inst31\|8dffe:inst9\|31\" as buffer" {  } { { "8dffe.bdf" "" { Schematic "c:/altera/90sp2/quartus/libraries/others/maxplus2/8dffe.bdf" { { 520 264 328 600 "31" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_file:inst31\|8dffe:inst9\|31" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "reg_file:inst31\|mux_8:inst\|Mux5~1 " "Info: Detected gated clock \"reg_file:inst31\|mux_8:inst\|Mux5~1\" as buffer" {  } { { "../reg_file/mux_8/mux_8.vhd" "" { Text "C:/Repos/284Processor/reg_file/mux_8/mux_8.vhd" 26 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_file:inst31\|mux_8:inst\|Mux5~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_file:inst31\|8dffe:inst13\|31 " "Info: Detected ripple clock \"reg_file:inst31\|8dffe:inst13\|31\" as buffer" {  } { { "8dffe.bdf" "" { Schematic "c:/altera/90sp2/quartus/libraries/others/maxplus2/8dffe.bdf" { { 520 264 328 600 "31" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_file:inst31\|8dffe:inst13\|31" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "reg_file:inst31\|mux_8:inst\|Mux5~0 " "Info: Detected gated clock \"reg_file:inst31\|mux_8:inst\|Mux5~0\" as buffer" {  } { { "../reg_file/mux_8/mux_8.vhd" "" { Text "C:/Repos/284Processor/reg_file/mux_8/mux_8.vhd" 26 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_file:inst31\|mux_8:inst\|Mux5~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_file:inst31\|8dffe:inst10\|31 " "Info: Detected ripple clock \"reg_file:inst31\|8dffe:inst10\|31\" as buffer" {  } { { "8dffe.bdf" "" { Schematic "c:/altera/90sp2/quartus/libraries/others/maxplus2/8dffe.bdf" { { 520 264 328 600 "31" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_file:inst31\|8dffe:inst10\|31" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_file:inst31\|8dffe:inst12\|31 " "Info: Detected ripple clock \"reg_file:inst31\|8dffe:inst12\|31\" as buffer" {  } { { "8dffe.bdf" "" { Schematic "c:/altera/90sp2/quartus/libraries/others/maxplus2/8dffe.bdf" { { 520 264 328 600 "31" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_file:inst31\|8dffe:inst12\|31" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_file:inst31\|8dffe:inst11\|31 " "Info: Detected ripple clock \"reg_file:inst31\|8dffe:inst11\|31\" as buffer" {  } { { "8dffe.bdf" "" { Schematic "c:/altera/90sp2/quartus/libraries/others/maxplus2/8dffe.bdf" { { 520 264 328 600 "31" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_file:inst31\|8dffe:inst11\|31" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "lpm_rom0:inst29\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[3\]~mem_cell_ra0 " "Info: Detected gated clock \"lpm_rom0:inst29\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[3\]~mem_cell_ra0\" as buffer" {  } { { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_rom0:inst29\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[3\]~mem_cell_ra0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "reg_file:inst31\|mux_8:inst\|Mux4~3 " "Info: Detected gated clock \"reg_file:inst31\|mux_8:inst\|Mux4~3\" as buffer" {  } { { "../reg_file/mux_8/mux_8.vhd" "" { Text "C:/Repos/284Processor/reg_file/mux_8/mux_8.vhd" 26 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_file:inst31\|mux_8:inst\|Mux4~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_file:inst31\|8dffe:inst8\|32 " "Info: Detected ripple clock \"reg_file:inst31\|8dffe:inst8\|32\" as buffer" {  } { { "8dffe.bdf" "" { Schematic "c:/altera/90sp2/quartus/libraries/others/maxplus2/8dffe.bdf" { { 640 264 328 720 "32" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_file:inst31\|8dffe:inst8\|32" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "reg_file:inst31\|mux_8:inst\|Mux4~2 " "Info: Detected gated clock \"reg_file:inst31\|mux_8:inst\|Mux4~2\" as buffer" {  } { { "../reg_file/mux_8/mux_8.vhd" "" { Text "C:/Repos/284Processor/reg_file/mux_8/mux_8.vhd" 26 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_file:inst31\|mux_8:inst\|Mux4~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_file:inst31\|8dffe:inst7\|32 " "Info: Detected ripple clock \"reg_file:inst31\|8dffe:inst7\|32\" as buffer" {  } { { "8dffe.bdf" "" { Schematic "c:/altera/90sp2/quartus/libraries/others/maxplus2/8dffe.bdf" { { 640 264 328 720 "32" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_file:inst31\|8dffe:inst7\|32" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_file:inst31\|8dffe:inst9\|32 " "Info: Detected ripple clock \"reg_file:inst31\|8dffe:inst9\|32\" as buffer" {  } { { "8dffe.bdf" "" { Schematic "c:/altera/90sp2/quartus/libraries/others/maxplus2/8dffe.bdf" { { 640 264 328 720 "32" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_file:inst31\|8dffe:inst9\|32" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "reg_file:inst31\|mux_8:inst\|Mux4~1 " "Info: Detected gated clock \"reg_file:inst31\|mux_8:inst\|Mux4~1\" as buffer" {  } { { "../reg_file/mux_8/mux_8.vhd" "" { Text "C:/Repos/284Processor/reg_file/mux_8/mux_8.vhd" 26 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_file:inst31\|mux_8:inst\|Mux4~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_file:inst31\|8dffe:inst13\|32 " "Info: Detected ripple clock \"reg_file:inst31\|8dffe:inst13\|32\" as buffer" {  } { { "8dffe.bdf" "" { Schematic "c:/altera/90sp2/quartus/libraries/others/maxplus2/8dffe.bdf" { { 640 264 328 720 "32" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_file:inst31\|8dffe:inst13\|32" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "reg_file:inst31\|mux_8:inst\|Mux4~0 " "Info: Detected gated clock \"reg_file:inst31\|mux_8:inst\|Mux4~0\" as buffer" {  } { { "../reg_file/mux_8/mux_8.vhd" "" { Text "C:/Repos/284Processor/reg_file/mux_8/mux_8.vhd" 26 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_file:inst31\|mux_8:inst\|Mux4~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_file:inst31\|8dffe:inst10\|32 " "Info: Detected ripple clock \"reg_file:inst31\|8dffe:inst10\|32\" as buffer" {  } { { "8dffe.bdf" "" { Schematic "c:/altera/90sp2/quartus/libraries/others/maxplus2/8dffe.bdf" { { 640 264 328 720 "32" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_file:inst31\|8dffe:inst10\|32" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_file:inst31\|8dffe:inst11\|32 " "Info: Detected ripple clock \"reg_file:inst31\|8dffe:inst11\|32\" as buffer" {  } { { "8dffe.bdf" "" { Schematic "c:/altera/90sp2/quartus/libraries/others/maxplus2/8dffe.bdf" { { 640 264 328 720 "32" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_file:inst31\|8dffe:inst11\|32" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_file:inst31\|8dffe:inst12\|32 " "Info: Detected ripple clock \"reg_file:inst31\|8dffe:inst12\|32\" as buffer" {  } { { "8dffe.bdf" "" { Schematic "c:/altera/90sp2/quartus/libraries/others/maxplus2/8dffe.bdf" { { 640 264 328 720 "32" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_file:inst31\|8dffe:inst12\|32" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "lpm_rom0:inst29\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[4\]~mem_cell_ra0 " "Info: Detected gated clock \"lpm_rom0:inst29\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[4\]~mem_cell_ra0\" as buffer" {  } { { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_rom0:inst29\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[4\]~mem_cell_ra0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "reg_file:inst31\|mux_8:inst\|Mux3~3 " "Info: Detected gated clock \"reg_file:inst31\|mux_8:inst\|Mux3~3\" as buffer" {  } { { "../reg_file/mux_8/mux_8.vhd" "" { Text "C:/Repos/284Processor/reg_file/mux_8/mux_8.vhd" 26 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_file:inst31\|mux_8:inst\|Mux3~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_file:inst31\|8dffe:inst8\|33 " "Info: Detected ripple clock \"reg_file:inst31\|8dffe:inst8\|33\" as buffer" {  } { { "8dffe.bdf" "" { Schematic "c:/altera/90sp2/quartus/libraries/others/maxplus2/8dffe.bdf" { { 760 264 328 840 "33" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_file:inst31\|8dffe:inst8\|33" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "reg_file:inst31\|mux_8:inst\|Mux3~2 " "Info: Detected gated clock \"reg_file:inst31\|mux_8:inst\|Mux3~2\" as buffer" {  } { { "../reg_file/mux_8/mux_8.vhd" "" { Text "C:/Repos/284Processor/reg_file/mux_8/mux_8.vhd" 26 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_file:inst31\|mux_8:inst\|Mux3~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_file:inst31\|8dffe:inst7\|33 " "Info: Detected ripple clock \"reg_file:inst31\|8dffe:inst7\|33\" as buffer" {  } { { "8dffe.bdf" "" { Schematic "c:/altera/90sp2/quartus/libraries/others/maxplus2/8dffe.bdf" { { 760 264 328 840 "33" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_file:inst31\|8dffe:inst7\|33" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_file:inst31\|8dffe:inst9\|33 " "Info: Detected ripple clock \"reg_file:inst31\|8dffe:inst9\|33\" as buffer" {  } { { "8dffe.bdf" "" { Schematic "c:/altera/90sp2/quartus/libraries/others/maxplus2/8dffe.bdf" { { 760 264 328 840 "33" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_file:inst31\|8dffe:inst9\|33" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "reg_file:inst31\|mux_8:inst\|Mux3~1 " "Info: Detected gated clock \"reg_file:inst31\|mux_8:inst\|Mux3~1\" as buffer" {  } { { "../reg_file/mux_8/mux_8.vhd" "" { Text "C:/Repos/284Processor/reg_file/mux_8/mux_8.vhd" 26 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_file:inst31\|mux_8:inst\|Mux3~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_file:inst31\|8dffe:inst13\|33 " "Info: Detected ripple clock \"reg_file:inst31\|8dffe:inst13\|33\" as buffer" {  } { { "8dffe.bdf" "" { Schematic "c:/altera/90sp2/quartus/libraries/others/maxplus2/8dffe.bdf" { { 760 264 328 840 "33" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_file:inst31\|8dffe:inst13\|33" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "reg_file:inst31\|mux_8:inst\|Mux3~0 " "Info: Detected gated clock \"reg_file:inst31\|mux_8:inst\|Mux3~0\" as buffer" {  } { { "../reg_file/mux_8/mux_8.vhd" "" { Text "C:/Repos/284Processor/reg_file/mux_8/mux_8.vhd" 26 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_file:inst31\|mux_8:inst\|Mux3~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_file:inst31\|8dffe:inst10\|33 " "Info: Detected ripple clock \"reg_file:inst31\|8dffe:inst10\|33\" as buffer" {  } { { "8dffe.bdf" "" { Schematic "c:/altera/90sp2/quartus/libraries/others/maxplus2/8dffe.bdf" { { 760 264 328 840 "33" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_file:inst31\|8dffe:inst10\|33" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_file:inst31\|8dffe:inst12\|33 " "Info: Detected ripple clock \"reg_file:inst31\|8dffe:inst12\|33\" as buffer" {  } { { "8dffe.bdf" "" { Schematic "c:/altera/90sp2/quartus/libraries/others/maxplus2/8dffe.bdf" { { 760 264 328 840 "33" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_file:inst31\|8dffe:inst12\|33" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_file:inst31\|8dffe:inst11\|33 " "Info: Detected ripple clock \"reg_file:inst31\|8dffe:inst11\|33\" as buffer" {  } { { "8dffe.bdf" "" { Schematic "c:/altera/90sp2/quartus/libraries/others/maxplus2/8dffe.bdf" { { 760 264 328 840 "33" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_file:inst31\|8dffe:inst11\|33" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "reg_file:inst31\|mux_8:inst\|Mux2~3 " "Info: Detected gated clock \"reg_file:inst31\|mux_8:inst\|Mux2~3\" as buffer" {  } { { "../reg_file/mux_8/mux_8.vhd" "" { Text "C:/Repos/284Processor/reg_file/mux_8/mux_8.vhd" 26 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_file:inst31\|mux_8:inst\|Mux2~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_file:inst31\|8dffe:inst8\|34 " "Info: Detected ripple clock \"reg_file:inst31\|8dffe:inst8\|34\" as buffer" {  } { { "8dffe.bdf" "" { Schematic "c:/altera/90sp2/quartus/libraries/others/maxplus2/8dffe.bdf" { { 880 264 328 960 "34" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_file:inst31\|8dffe:inst8\|34" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "reg_file:inst31\|mux_8:inst\|Mux2~2 " "Info: Detected gated clock \"reg_file:inst31\|mux_8:inst\|Mux2~2\" as buffer" {  } { { "../reg_file/mux_8/mux_8.vhd" "" { Text "C:/Repos/284Processor/reg_file/mux_8/mux_8.vhd" 26 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_file:inst31\|mux_8:inst\|Mux2~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_file:inst31\|8dffe:inst7\|34 " "Info: Detected ripple clock \"reg_file:inst31\|8dffe:inst7\|34\" as buffer" {  } { { "8dffe.bdf" "" { Schematic "c:/altera/90sp2/quartus/libraries/others/maxplus2/8dffe.bdf" { { 880 264 328 960 "34" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_file:inst31\|8dffe:inst7\|34" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_file:inst31\|8dffe:inst9\|34 " "Info: Detected ripple clock \"reg_file:inst31\|8dffe:inst9\|34\" as buffer" {  } { { "8dffe.bdf" "" { Schematic "c:/altera/90sp2/quartus/libraries/others/maxplus2/8dffe.bdf" { { 880 264 328 960 "34" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_file:inst31\|8dffe:inst9\|34" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "reg_file:inst31\|mux_8:inst\|Mux2~1 " "Info: Detected gated clock \"reg_file:inst31\|mux_8:inst\|Mux2~1\" as buffer" {  } { { "../reg_file/mux_8/mux_8.vhd" "" { Text "C:/Repos/284Processor/reg_file/mux_8/mux_8.vhd" 26 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_file:inst31\|mux_8:inst\|Mux2~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_file:inst31\|8dffe:inst13\|34 " "Info: Detected ripple clock \"reg_file:inst31\|8dffe:inst13\|34\" as buffer" {  } { { "8dffe.bdf" "" { Schematic "c:/altera/90sp2/quartus/libraries/others/maxplus2/8dffe.bdf" { { 880 264 328 960 "34" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_file:inst31\|8dffe:inst13\|34" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "reg_file:inst31\|mux_8:inst\|Mux2~0 " "Info: Detected gated clock \"reg_file:inst31\|mux_8:inst\|Mux2~0\" as buffer" {  } { { "../reg_file/mux_8/mux_8.vhd" "" { Text "C:/Repos/284Processor/reg_file/mux_8/mux_8.vhd" 26 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_file:inst31\|mux_8:inst\|Mux2~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_file:inst31\|8dffe:inst10\|34 " "Info: Detected ripple clock \"reg_file:inst31\|8dffe:inst10\|34\" as buffer" {  } { { "8dffe.bdf" "" { Schematic "c:/altera/90sp2/quartus/libraries/others/maxplus2/8dffe.bdf" { { 880 264 328 960 "34" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_file:inst31\|8dffe:inst10\|34" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_file:inst31\|8dffe:inst11\|34 " "Info: Detected ripple clock \"reg_file:inst31\|8dffe:inst11\|34\" as buffer" {  } { { "8dffe.bdf" "" { Schematic "c:/altera/90sp2/quartus/libraries/others/maxplus2/8dffe.bdf" { { 880 264 328 960 "34" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_file:inst31\|8dffe:inst11\|34" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_file:inst31\|8dffe:inst12\|34 " "Info: Detected ripple clock \"reg_file:inst31\|8dffe:inst12\|34\" as buffer" {  } { { "8dffe.bdf" "" { Schematic "c:/altera/90sp2/quartus/libraries/others/maxplus2/8dffe.bdf" { { 880 264 328 960 "34" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_file:inst31\|8dffe:inst12\|34" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "reg_file:inst31\|mux_8:inst\|Mux1~3 " "Info: Detected gated clock \"reg_file:inst31\|mux_8:inst\|Mux1~3\" as buffer" {  } { { "../reg_file/mux_8/mux_8.vhd" "" { Text "C:/Repos/284Processor/reg_file/mux_8/mux_8.vhd" 26 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_file:inst31\|mux_8:inst\|Mux1~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_file:inst31\|8dffe:inst8\|35 " "Info: Detected ripple clock \"reg_file:inst31\|8dffe:inst8\|35\" as buffer" {  } { { "8dffe.bdf" "" { Schematic "c:/altera/90sp2/quartus/libraries/others/maxplus2/8dffe.bdf" { { 1000 264 328 1080 "35" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_file:inst31\|8dffe:inst8\|35" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "reg_file:inst31\|mux_8:inst\|Mux1~2 " "Info: Detected gated clock \"reg_file:inst31\|mux_8:inst\|Mux1~2\" as buffer" {  } { { "../reg_file/mux_8/mux_8.vhd" "" { Text "C:/Repos/284Processor/reg_file/mux_8/mux_8.vhd" 26 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_file:inst31\|mux_8:inst\|Mux1~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_file:inst31\|8dffe:inst7\|35 " "Info: Detected ripple clock \"reg_file:inst31\|8dffe:inst7\|35\" as buffer" {  } { { "8dffe.bdf" "" { Schematic "c:/altera/90sp2/quartus/libraries/others/maxplus2/8dffe.bdf" { { 1000 264 328 1080 "35" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_file:inst31\|8dffe:inst7\|35" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_file:inst31\|8dffe:inst9\|35 " "Info: Detected ripple clock \"reg_file:inst31\|8dffe:inst9\|35\" as buffer" {  } { { "8dffe.bdf" "" { Schematic "c:/altera/90sp2/quartus/libraries/others/maxplus2/8dffe.bdf" { { 1000 264 328 1080 "35" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_file:inst31\|8dffe:inst9\|35" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "reg_file:inst31\|mux_8:inst\|Mux1~1 " "Info: Detected gated clock \"reg_file:inst31\|mux_8:inst\|Mux1~1\" as buffer" {  } { { "../reg_file/mux_8/mux_8.vhd" "" { Text "C:/Repos/284Processor/reg_file/mux_8/mux_8.vhd" 26 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_file:inst31\|mux_8:inst\|Mux1~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_file:inst31\|8dffe:inst13\|35 " "Info: Detected ripple clock \"reg_file:inst31\|8dffe:inst13\|35\" as buffer" {  } { { "8dffe.bdf" "" { Schematic "c:/altera/90sp2/quartus/libraries/others/maxplus2/8dffe.bdf" { { 1000 264 328 1080 "35" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_file:inst31\|8dffe:inst13\|35" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "reg_file:inst31\|mux_8:inst\|Mux1~0 " "Info: Detected gated clock \"reg_file:inst31\|mux_8:inst\|Mux1~0\" as buffer" {  } { { "../reg_file/mux_8/mux_8.vhd" "" { Text "C:/Repos/284Processor/reg_file/mux_8/mux_8.vhd" 26 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_file:inst31\|mux_8:inst\|Mux1~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_file:inst31\|8dffe:inst10\|35 " "Info: Detected ripple clock \"reg_file:inst31\|8dffe:inst10\|35\" as buffer" {  } { { "8dffe.bdf" "" { Schematic "c:/altera/90sp2/quartus/libraries/others/maxplus2/8dffe.bdf" { { 1000 264 328 1080 "35" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_file:inst31\|8dffe:inst10\|35" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:inst32\|Mux39~29 " "Info: Detected gated clock \"alu:inst32\|Mux39~29\" as buffer" {  } { { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 38 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:inst32\|Mux39~29" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_file:inst31\|8dffe:inst12\|35 " "Info: Detected ripple clock \"reg_file:inst31\|8dffe:inst12\|35\" as buffer" {  } { { "8dffe.bdf" "" { Schematic "c:/altera/90sp2/quartus/libraries/others/maxplus2/8dffe.bdf" { { 1000 264 328 1080 "35" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_file:inst31\|8dffe:inst12\|35" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_file:inst31\|8dffe:inst11\|35 " "Info: Detected ripple clock \"reg_file:inst31\|8dffe:inst11\|35\" as buffer" {  } { { "8dffe.bdf" "" { Schematic "c:/altera/90sp2/quartus/libraries/others/maxplus2/8dffe.bdf" { { 1000 264 328 1080 "35" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_file:inst31\|8dffe:inst11\|35" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "lpm_rom0:inst29\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[8\]~mem_cell_ra0 " "Info: Detected gated clock \"lpm_rom0:inst29\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[8\]~mem_cell_ra0\" as buffer" {  } { { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_rom0:inst29\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[8\]~mem_cell_ra0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "reg_file:inst31\|mux_8:inst\|Mux0~3 " "Info: Detected gated clock \"reg_file:inst31\|mux_8:inst\|Mux0~3\" as buffer" {  } { { "../reg_file/mux_8/mux_8.vhd" "" { Text "C:/Repos/284Processor/reg_file/mux_8/mux_8.vhd" 26 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_file:inst31\|mux_8:inst\|Mux0~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_file:inst31\|8dffe:inst8\|36 " "Info: Detected ripple clock \"reg_file:inst31\|8dffe:inst8\|36\" as buffer" {  } { { "8dffe.bdf" "" { Schematic "c:/altera/90sp2/quartus/libraries/others/maxplus2/8dffe.bdf" { { 1120 264 328 1200 "36" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_file:inst31\|8dffe:inst8\|36" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "reg_file:inst31\|mux_8:inst\|Mux0~2 " "Info: Detected gated clock \"reg_file:inst31\|mux_8:inst\|Mux0~2\" as buffer" {  } { { "../reg_file/mux_8/mux_8.vhd" "" { Text "C:/Repos/284Processor/reg_file/mux_8/mux_8.vhd" 26 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_file:inst31\|mux_8:inst\|Mux0~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_file:inst31\|8dffe:inst7\|36 " "Info: Detected ripple clock \"reg_file:inst31\|8dffe:inst7\|36\" as buffer" {  } { { "8dffe.bdf" "" { Schematic "c:/altera/90sp2/quartus/libraries/others/maxplus2/8dffe.bdf" { { 1120 264 328 1200 "36" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_file:inst31\|8dffe:inst7\|36" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_file:inst31\|8dffe:inst9\|36 " "Info: Detected ripple clock \"reg_file:inst31\|8dffe:inst9\|36\" as buffer" {  } { { "8dffe.bdf" "" { Schematic "c:/altera/90sp2/quartus/libraries/others/maxplus2/8dffe.bdf" { { 1120 264 328 1200 "36" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_file:inst31\|8dffe:inst9\|36" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "reg_file:inst31\|mux_8:inst\|Mux0~1 " "Info: Detected gated clock \"reg_file:inst31\|mux_8:inst\|Mux0~1\" as buffer" {  } { { "../reg_file/mux_8/mux_8.vhd" "" { Text "C:/Repos/284Processor/reg_file/mux_8/mux_8.vhd" 26 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_file:inst31\|mux_8:inst\|Mux0~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_file:inst31\|8dffe:inst13\|36 " "Info: Detected ripple clock \"reg_file:inst31\|8dffe:inst13\|36\" as buffer" {  } { { "8dffe.bdf" "" { Schematic "c:/altera/90sp2/quartus/libraries/others/maxplus2/8dffe.bdf" { { 1120 264 328 1200 "36" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_file:inst31\|8dffe:inst13\|36" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "reg_file:inst31\|mux_8:inst\|Mux0~0 " "Info: Detected gated clock \"reg_file:inst31\|mux_8:inst\|Mux0~0\" as buffer" {  } { { "../reg_file/mux_8/mux_8.vhd" "" { Text "C:/Repos/284Processor/reg_file/mux_8/mux_8.vhd" 26 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_file:inst31\|mux_8:inst\|Mux0~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_file:inst31\|8dffe:inst10\|36 " "Info: Detected ripple clock \"reg_file:inst31\|8dffe:inst10\|36\" as buffer" {  } { { "8dffe.bdf" "" { Schematic "c:/altera/90sp2/quartus/libraries/others/maxplus2/8dffe.bdf" { { 1120 264 328 1200 "36" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_file:inst31\|8dffe:inst10\|36" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "lpm_rom0:inst29\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[6\]~mem_cell_ra0 " "Info: Detected gated clock \"lpm_rom0:inst29\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[6\]~mem_cell_ra0\" as buffer" {  } { { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_rom0:inst29\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[6\]~mem_cell_ra0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "reg_file:inst31\|mux_8:inst2\|Mux0~3 " "Info: Detected gated clock \"reg_file:inst31\|mux_8:inst2\|Mux0~3\" as buffer" {  } { { "../reg_file/mux_8/mux_8.vhd" "" { Text "C:/Repos/284Processor/reg_file/mux_8/mux_8.vhd" 26 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_file:inst31\|mux_8:inst2\|Mux0~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "reg_file:inst31\|mux_8:inst2\|Mux0~1 " "Info: Detected gated clock \"reg_file:inst31\|mux_8:inst2\|Mux0~1\" as buffer" {  } { { "../reg_file/mux_8/mux_8.vhd" "" { Text "C:/Repos/284Processor/reg_file/mux_8/mux_8.vhd" 26 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_file:inst31\|mux_8:inst2\|Mux0~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "reg_file:inst31\|mux_8:inst2\|Mux1~3 " "Info: Detected gated clock \"reg_file:inst31\|mux_8:inst2\|Mux1~3\" as buffer" {  } { { "../reg_file/mux_8/mux_8.vhd" "" { Text "C:/Repos/284Processor/reg_file/mux_8/mux_8.vhd" 26 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_file:inst31\|mux_8:inst2\|Mux1~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "reg_file:inst31\|mux_8:inst2\|Mux1~1 " "Info: Detected gated clock \"reg_file:inst31\|mux_8:inst2\|Mux1~1\" as buffer" {  } { { "../reg_file/mux_8/mux_8.vhd" "" { Text "C:/Repos/284Processor/reg_file/mux_8/mux_8.vhd" 26 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_file:inst31\|mux_8:inst2\|Mux1~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "reg_file:inst31\|mux_8:inst2\|Mux2~3 " "Info: Detected gated clock \"reg_file:inst31\|mux_8:inst2\|Mux2~3\" as buffer" {  } { { "../reg_file/mux_8/mux_8.vhd" "" { Text "C:/Repos/284Processor/reg_file/mux_8/mux_8.vhd" 26 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_file:inst31\|mux_8:inst2\|Mux2~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "reg_file:inst31\|mux_8:inst2\|Mux2~1 " "Info: Detected gated clock \"reg_file:inst31\|mux_8:inst2\|Mux2~1\" as buffer" {  } { { "../reg_file/mux_8/mux_8.vhd" "" { Text "C:/Repos/284Processor/reg_file/mux_8/mux_8.vhd" 26 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_file:inst31\|mux_8:inst2\|Mux2~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "reg_file:inst31\|mux_8:inst2\|Mux3~3 " "Info: Detected gated clock \"reg_file:inst31\|mux_8:inst2\|Mux3~3\" as buffer" {  } { { "../reg_file/mux_8/mux_8.vhd" "" { Text "C:/Repos/284Processor/reg_file/mux_8/mux_8.vhd" 26 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_file:inst31\|mux_8:inst2\|Mux3~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "reg_file:inst31\|mux_8:inst2\|Mux3~1 " "Info: Detected gated clock \"reg_file:inst31\|mux_8:inst2\|Mux3~1\" as buffer" {  } { { "../reg_file/mux_8/mux_8.vhd" "" { Text "C:/Repos/284Processor/reg_file/mux_8/mux_8.vhd" 26 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_file:inst31\|mux_8:inst2\|Mux3~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "reg_file:inst31\|mux_8:inst2\|Mux4~3 " "Info: Detected gated clock \"reg_file:inst31\|mux_8:inst2\|Mux4~3\" as buffer" {  } { { "../reg_file/mux_8/mux_8.vhd" "" { Text "C:/Repos/284Processor/reg_file/mux_8/mux_8.vhd" 26 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_file:inst31\|mux_8:inst2\|Mux4~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "reg_file:inst31\|mux_8:inst2\|Mux4~1 " "Info: Detected gated clock \"reg_file:inst31\|mux_8:inst2\|Mux4~1\" as buffer" {  } { { "../reg_file/mux_8/mux_8.vhd" "" { Text "C:/Repos/284Processor/reg_file/mux_8/mux_8.vhd" 26 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_file:inst31\|mux_8:inst2\|Mux4~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "reg_file:inst31\|mux_8:inst2\|Mux5~3 " "Info: Detected gated clock \"reg_file:inst31\|mux_8:inst2\|Mux5~3\" as buffer" {  } { { "../reg_file/mux_8/mux_8.vhd" "" { Text "C:/Repos/284Processor/reg_file/mux_8/mux_8.vhd" 26 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_file:inst31\|mux_8:inst2\|Mux5~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "reg_file:inst31\|mux_8:inst2\|Mux5~1 " "Info: Detected gated clock \"reg_file:inst31\|mux_8:inst2\|Mux5~1\" as buffer" {  } { { "../reg_file/mux_8/mux_8.vhd" "" { Text "C:/Repos/284Processor/reg_file/mux_8/mux_8.vhd" 26 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_file:inst31\|mux_8:inst2\|Mux5~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "reg_file:inst31\|mux_8:inst2\|Mux6~3 " "Info: Detected gated clock \"reg_file:inst31\|mux_8:inst2\|Mux6~3\" as buffer" {  } { { "../reg_file/mux_8/mux_8.vhd" "" { Text "C:/Repos/284Processor/reg_file/mux_8/mux_8.vhd" 26 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_file:inst31\|mux_8:inst2\|Mux6~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "reg_file:inst31\|mux_8:inst2\|Mux6~1 " "Info: Detected gated clock \"reg_file:inst31\|mux_8:inst2\|Mux6~1\" as buffer" {  } { { "../reg_file/mux_8/mux_8.vhd" "" { Text "C:/Repos/284Processor/reg_file/mux_8/mux_8.vhd" 26 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_file:inst31\|mux_8:inst2\|Mux6~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "lpm_rom0:inst29\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[5\]~mem_cell_ra0 " "Info: Detected gated clock \"lpm_rom0:inst29\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[5\]~mem_cell_ra0\" as buffer" {  } { { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_rom0:inst29\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[5\]~mem_cell_ra0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "reg_file:inst31\|mux_8:inst2\|Mux7~3 " "Info: Detected gated clock \"reg_file:inst31\|mux_8:inst2\|Mux7~3\" as buffer" {  } { { "../reg_file/mux_8/mux_8.vhd" "" { Text "C:/Repos/284Processor/reg_file/mux_8/mux_8.vhd" 26 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_file:inst31\|mux_8:inst2\|Mux7~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "reg_file:inst31\|mux_8:inst2\|Mux7~1 " "Info: Detected gated clock \"reg_file:inst31\|mux_8:inst2\|Mux7~1\" as buffer" {  } { { "../reg_file/mux_8/mux_8.vhd" "" { Text "C:/Repos/284Processor/reg_file/mux_8/mux_8.vhd" 26 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_file:inst31\|mux_8:inst2\|Mux7~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clock_splitter:inst19\|out_clk3 " "Info: Detected ripple clock \"clock_splitter:inst19\|out_clk3\" as buffer" {  } { { "../clock_splitter/clock_splitter.vhd" "" { Text "C:/Repos/284Processor/clock_splitter/clock_splitter.vhd" 12 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock_splitter:inst19\|out_clk3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_file:inst31\|8dffe:inst11\|36 " "Info: Detected ripple clock \"reg_file:inst31\|8dffe:inst11\|36\" as buffer" {  } { { "8dffe.bdf" "" { Schematic "c:/altera/90sp2/quartus/libraries/others/maxplus2/8dffe.bdf" { { 1120 264 328 1200 "36" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_file:inst31\|8dffe:inst11\|36" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "lpm_rom0:inst29\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[7\]~mem_cell_ra0 " "Info: Detected gated clock \"lpm_rom0:inst29\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[7\]~mem_cell_ra0\" as buffer" {  } { { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_rom0:inst29\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[7\]~mem_cell_ra0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clock_splitter:inst19\|out_clk2 " "Info: Detected ripple clock \"clock_splitter:inst19\|out_clk2\" as buffer" {  } { { "../clock_splitter/clock_splitter.vhd" "" { Text "C:/Repos/284Processor/clock_splitter/clock_splitter.vhd" 11 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock_splitter:inst19\|out_clk2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_file:inst31\|8dffe:inst12\|36 " "Info: Detected ripple clock \"reg_file:inst31\|8dffe:inst12\|36\" as buffer" {  } { { "8dffe.bdf" "" { Schematic "c:/altera/90sp2/quartus/libraries/others/maxplus2/8dffe.bdf" { { 1120 264 328 1200 "36" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_file:inst31\|8dffe:inst12\|36" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "lpm_rom0:inst29\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[12\]~mem_cell_ra0 " "Info: Detected gated clock \"lpm_rom0:inst29\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[12\]~mem_cell_ra0\" as buffer" {  } { { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_rom0:inst29\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[12\]~mem_cell_ra0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "lpm_rom0:inst29\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[13\]~mem_cell_ra0 " "Info: Detected gated clock \"lpm_rom0:inst29\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[13\]~mem_cell_ra0\" as buffer" {  } { { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_rom0:inst29\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[13\]~mem_cell_ra0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "lpm_rom0:inst29\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[14\]~mem_cell_ra0 " "Info: Detected gated clock \"lpm_rom0:inst29\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[14\]~mem_cell_ra0\" as buffer" {  } { { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_rom0:inst29\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[14\]~mem_cell_ra0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "PC:inst3\|pre_count\[7\] " "Info: Detected ripple clock \"PC:inst3\|pre_count\[7\]\" as buffer" {  } { { "PC.vhd" "" { Text "C:/Repos/284Processor/Processor/PC.vhd" 21 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "PC:inst3\|pre_count\[7\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "PC:inst3\|pre_count\[6\] " "Info: Detected ripple clock \"PC:inst3\|pre_count\[6\]\" as buffer" {  } { { "PC.vhd" "" { Text "C:/Repos/284Processor/Processor/PC.vhd" 21 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "PC:inst3\|pre_count\[6\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "PC:inst3\|pre_count\[5\] " "Info: Detected ripple clock \"PC:inst3\|pre_count\[5\]\" as buffer" {  } { { "PC.vhd" "" { Text "C:/Repos/284Processor/Processor/PC.vhd" 21 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "PC:inst3\|pre_count\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "PC:inst3\|pre_count\[4\] " "Info: Detected ripple clock \"PC:inst3\|pre_count\[4\]\" as buffer" {  } { { "PC.vhd" "" { Text "C:/Repos/284Processor/Processor/PC.vhd" 21 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "PC:inst3\|pre_count\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "PC:inst3\|pre_count\[3\] " "Info: Detected ripple clock \"PC:inst3\|pre_count\[3\]\" as buffer" {  } { { "PC.vhd" "" { Text "C:/Repos/284Processor/Processor/PC.vhd" 21 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "PC:inst3\|pre_count\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "PC:inst3\|pre_count\[2\] " "Info: Detected ripple clock \"PC:inst3\|pre_count\[2\]\" as buffer" {  } { { "PC.vhd" "" { Text "C:/Repos/284Processor/Processor/PC.vhd" 21 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "PC:inst3\|pre_count\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "PC:inst3\|pre_count\[1\] " "Info: Detected ripple clock \"PC:inst3\|pre_count\[1\]\" as buffer" {  } { { "PC.vhd" "" { Text "C:/Repos/284Processor/Processor/PC.vhd" 21 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "PC:inst3\|pre_count\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "PC:inst3\|pre_count\[0\] " "Info: Detected ripple clock \"PC:inst3\|pre_count\[0\]\" as buffer" {  } { { "PC.vhd" "" { Text "C:/Repos/284Processor/Processor/PC.vhd" 21 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "PC:inst3\|pre_count\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "lpm_rom0:inst29\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[15\]~mem_cell_ra0 " "Info: Detected gated clock \"lpm_rom0:inst29\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[15\]~mem_cell_ra0\" as buffer" {  } { { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_rom0:inst29\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[15\]~mem_cell_ra0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Clock1Hz:inst\|clockTmp " "Info: Detected ripple clock \"Clock1Hz:inst\|clockTmp\" as buffer" {  } { { "clock1hz.vhd" "" { Text "C:/Repos/284Processor/Processor/clock1hz.vhd" 16 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Clock1Hz:inst\|clockTmp" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clock_splitter:inst19\|out_clk1 " "Info: Detected ripple clock \"clock_splitter:inst19\|out_clk1\" as buffer" {  } { { "../clock_splitter/clock_splitter.vhd" "" { Text "C:/Repos/284Processor/clock_splitter/clock_splitter.vhd" 10 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock_splitter:inst19\|out_clk1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk_fast register alu:inst32\|d\[4\] memory lpm_ram_dq0:inst9\|lpm_ram_dq:lpm_ram_dq_component\|altram:sram\|q\[4\]~reg_in 5.42 MHz 184.6 ns Internal " "Info: Clock \"clk_fast\" has Internal fmax of 5.42 MHz between source register \"alu:inst32\|d\[4\]\" and destination memory \"lpm_ram_dq0:inst9\|lpm_ram_dq:lpm_ram_dq_component\|altram:sram\|q\[4\]~reg_in\" (period= 184.6 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.500 ns + Longest register memory " "Info: + Longest register to memory delay is 9.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns alu:inst32\|d\[4\] 1 REG LC2_E21 18 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC2_E21; Fanout = 18; REG Node = 'alu:inst32\|d\[4\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { alu:inst32|d[4] } "NODE_NAME" } } { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.500 ns) + CELL(6.000 ns) 9.500 ns lpm_ram_dq0:inst9\|lpm_ram_dq:lpm_ram_dq_component\|altram:sram\|q\[4\]~reg_in 2 MEM EC3_E 1 " "Info: 2: + IC(3.500 ns) + CELL(6.000 ns) = 9.500 ns; Loc. = EC3_E; Fanout = 1; MEM Node = 'lpm_ram_dq0:inst9\|lpm_ram_dq:lpm_ram_dq_component\|altram:sram\|q\[4\]~reg_in'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.500 ns" { alu:inst32|d[4] lpm_ram_dq0:inst9|lpm_ram_dq:lpm_ram_dq_component|altram:sram|q[4]~reg_in } "NODE_NAME" } } { "altram.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altram.tdf" 98 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.000 ns ( 63.16 % ) " "Info: Total cell delay = 6.000 ns ( 63.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.500 ns ( 36.84 % ) " "Info: Total interconnect delay = 3.500 ns ( 36.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.500 ns" { alu:inst32|d[4] lpm_ram_dq0:inst9|lpm_ram_dq:lpm_ram_dq_component|altram:sram|q[4]~reg_in } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "9.500 ns" { alu:inst32|d[4] {} lpm_ram_dq0:inst9|lpm_ram_dq:lpm_ram_dq_component|altram:sram|q[4]~reg_in {} } { 0.000ns 3.500ns } { 0.000ns 6.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-81.000 ns - Smallest " "Info: - Smallest clock skew is -81.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_fast destination 17.600 ns + Shortest memory " "Info: + Shortest clock path from clock \"clk_fast\" to destination memory is 17.600 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns clk_fast 1 CLK PIN_91 18 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_91; Fanout = 18; CLK Node = 'clk_fast'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_fast } "NODE_NAME" } } { "processor.bdf" "" { Schematic "C:/Repos/284Processor/Processor/processor.bdf" { { 8 -8 160 24 "clk_fast" "" } { 0 160 216 16 "clk_fast" "" } { 112 64 114 128 "clk_fast" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.100 ns) + CELL(1.400 ns) 8.400 ns Clock1Hz:inst\|clockTmp 2 REG LC5_C12 6 " "Info: 2: + IC(4.100 ns) + CELL(1.400 ns) = 8.400 ns; Loc. = LC5_C12; Fanout = 6; REG Node = 'Clock1Hz:inst\|clockTmp'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.500 ns" { clk_fast Clock1Hz:inst|clockTmp } "NODE_NAME" } } { "clock1hz.vhd" "" { Text "C:/Repos/284Processor/Processor/clock1hz.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.900 ns) + CELL(1.400 ns) 12.700 ns clock_splitter:inst19\|out_clk3 3 REG LC6_C18 153 " "Info: 3: + IC(2.900 ns) + CELL(1.400 ns) = 12.700 ns; Loc. = LC6_C18; Fanout = 153; REG Node = 'clock_splitter:inst19\|out_clk3'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.300 ns" { Clock1Hz:inst|clockTmp clock_splitter:inst19|out_clk3 } "NODE_NAME" } } { "../clock_splitter/clock_splitter.vhd" "" { Text "C:/Repos/284Processor/clock_splitter/clock_splitter.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.900 ns) + CELL(0.000 ns) 17.600 ns lpm_ram_dq0:inst9\|lpm_ram_dq:lpm_ram_dq_component\|altram:sram\|q\[4\]~reg_in 4 MEM EC3_E 1 " "Info: 4: + IC(4.900 ns) + CELL(0.000 ns) = 17.600 ns; Loc. = EC3_E; Fanout = 1; MEM Node = 'lpm_ram_dq0:inst9\|lpm_ram_dq:lpm_ram_dq_component\|altram:sram\|q\[4\]~reg_in'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.900 ns" { clock_splitter:inst19|out_clk3 lpm_ram_dq0:inst9|lpm_ram_dq:lpm_ram_dq_component|altram:sram|q[4]~reg_in } "NODE_NAME" } } { "altram.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altram.tdf" 98 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.700 ns ( 32.39 % ) " "Info: Total cell delay = 5.700 ns ( 32.39 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "11.900 ns ( 67.61 % ) " "Info: Total interconnect delay = 11.900 ns ( 67.61 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "17.600 ns" { clk_fast Clock1Hz:inst|clockTmp clock_splitter:inst19|out_clk3 lpm_ram_dq0:inst9|lpm_ram_dq:lpm_ram_dq_component|altram:sram|q[4]~reg_in } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "17.600 ns" { clk_fast {} clk_fast~out {} Clock1Hz:inst|clockTmp {} clock_splitter:inst19|out_clk3 {} lpm_ram_dq0:inst9|lpm_ram_dq:lpm_ram_dq_component|altram:sram|q[4]~reg_in {} } { 0.000ns 0.000ns 4.100ns 2.900ns 4.900ns } { 0.000ns 2.900ns 1.400ns 1.400ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_fast source 98.600 ns - Longest register " "Info: - Longest clock path from clock \"clk_fast\" to source register is 98.600 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns clk_fast 1 CLK PIN_91 18 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_91; Fanout = 18; CLK Node = 'clk_fast'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_fast } "NODE_NAME" } } { "processor.bdf" "" { Schematic "C:/Repos/284Processor/Processor/processor.bdf" { { 8 -8 160 24 "clk_fast" "" } { 0 160 216 16 "clk_fast" "" } { 112 64 114 128 "clk_fast" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.100 ns) + CELL(1.400 ns) 8.400 ns Clock1Hz:inst\|clockTmp 2 REG LC5_C12 6 " "Info: 2: + IC(4.100 ns) + CELL(1.400 ns) = 8.400 ns; Loc. = LC5_C12; Fanout = 6; REG Node = 'Clock1Hz:inst\|clockTmp'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.500 ns" { clk_fast Clock1Hz:inst|clockTmp } "NODE_NAME" } } { "clock1hz.vhd" "" { Text "C:/Repos/284Processor/Processor/clock1hz.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.900 ns) + CELL(1.400 ns) 12.700 ns clock_splitter:inst19\|out_clk1 3 REG LC2_C18 10 " "Info: 3: + IC(2.900 ns) + CELL(1.400 ns) = 12.700 ns; Loc. = LC2_C18; Fanout = 10; REG Node = 'clock_splitter:inst19\|out_clk1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.300 ns" { Clock1Hz:inst|clockTmp clock_splitter:inst19|out_clk1 } "NODE_NAME" } } { "../clock_splitter/clock_splitter.vhd" "" { Text "C:/Repos/284Processor/clock_splitter/clock_splitter.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.100 ns) + CELL(1.400 ns) 20.200 ns PC:inst3\|pre_count\[0\] 4 REG LC1_G24 20 " "Info: 4: + IC(6.100 ns) + CELL(1.400 ns) = 20.200 ns; Loc. = LC1_G24; Fanout = 20; REG Node = 'PC:inst3\|pre_count\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.500 ns" { clock_splitter:inst19|out_clk1 PC:inst3|pre_count[0] } "NODE_NAME" } } { "PC.vhd" "" { Text "C:/Repos/284Processor/Processor/PC.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.400 ns) + CELL(12.600 ns) 37.200 ns lpm_rom0:inst29\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[3\]~mem_cell_ra0 5 MEM EC2_I 1 " "Info: 5: + IC(4.400 ns) + CELL(12.600 ns) = 37.200 ns; Loc. = EC2_I; Fanout = 1; MEM Node = 'lpm_rom0:inst29\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[3\]~mem_cell_ra0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "17.000 ns" { PC:inst3|pre_count[0] lpm_rom0:inst29|lpm_rom:lpm_rom_component|altrom:srom|q[3]~mem_cell_ra0 } "NODE_NAME" } } { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.500 ns) 39.700 ns lpm_rom0:inst29\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[3\] 6 MEM EC2_I 31 " "Info: 6: + IC(0.000 ns) + CELL(2.500 ns) = 39.700 ns; Loc. = EC2_I; Fanout = 31; MEM Node = 'lpm_rom0:inst29\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[3\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { lpm_rom0:inst29|lpm_rom:lpm_rom_component|altrom:srom|q[3]~mem_cell_ra0 lpm_rom0:inst29|lpm_rom:lpm_rom_component|altrom:srom|q[3] } "NODE_NAME" } } { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(9.600 ns) + CELL(2.700 ns) 52.000 ns reg_file:inst31\|mux_8:inst2\|Mux6~0 7 COMB LC6_E29 1 " "Info: 7: + IC(9.600 ns) + CELL(2.700 ns) = 52.000 ns; Loc. = LC6_E29; Fanout = 1; COMB Node = 'reg_file:inst31\|mux_8:inst2\|Mux6~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.300 ns" { lpm_rom0:inst29|lpm_rom:lpm_rom_component|altrom:srom|q[3] reg_file:inst31|mux_8:inst2|Mux6~0 } "NODE_NAME" } } { "../reg_file/mux_8/mux_8.vhd" "" { Text "C:/Repos/284Processor/reg_file/mux_8/mux_8.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.700 ns) 55.200 ns reg_file:inst31\|mux_8:inst2\|Mux6~1 8 COMB LC1_E29 2 " "Info: 8: + IC(0.500 ns) + CELL(2.700 ns) = 55.200 ns; Loc. = LC1_E29; Fanout = 2; COMB Node = 'reg_file:inst31\|mux_8:inst2\|Mux6~1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.200 ns" { reg_file:inst31|mux_8:inst2|Mux6~0 reg_file:inst31|mux_8:inst2|Mux6~1 } "NODE_NAME" } } { "../reg_file/mux_8/mux_8.vhd" "" { Text "C:/Repos/284Processor/reg_file/mux_8/mux_8.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.800 ns) + CELL(2.700 ns) 60.700 ns reg_file:inst31\|mux_8:inst2\|Mux6~4 9 COMB LC1_E34 27 " "Info: 9: + IC(2.800 ns) + CELL(2.700 ns) = 60.700 ns; Loc. = LC1_E34; Fanout = 27; COMB Node = 'reg_file:inst31\|mux_8:inst2\|Mux6~4'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.500 ns" { reg_file:inst31|mux_8:inst2|Mux6~1 reg_file:inst31|mux_8:inst2|Mux6~4 } "NODE_NAME" } } { "../reg_file/mux_8/mux_8.vhd" "" { Text "C:/Repos/284Processor/reg_file/mux_8/mux_8.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.800 ns) + CELL(2.700 ns) 70.200 ns alu:inst32\|Mux39~32 10 COMB LC2_H8 1 " "Info: 10: + IC(6.800 ns) + CELL(2.700 ns) = 70.200 ns; Loc. = LC2_H8; Fanout = 1; COMB Node = 'alu:inst32\|Mux39~32'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.500 ns" { reg_file:inst31|mux_8:inst2|Mux6~4 alu:inst32|Mux39~32 } "NODE_NAME" } } { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.900 ns) + CELL(2.700 ns) 75.800 ns alu:inst32\|Mux39~19 11 COMB LC8_H17 1 " "Info: 11: + IC(2.900 ns) + CELL(2.700 ns) = 75.800 ns; Loc. = LC8_H17; Fanout = 1; COMB Node = 'alu:inst32\|Mux39~19'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.600 ns" { alu:inst32|Mux39~32 alu:inst32|Mux39~19 } "NODE_NAME" } } { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.000 ns) 78.300 ns alu:inst32\|Mux39~49 12 COMB LC1_H17 1 " "Info: 12: + IC(0.500 ns) + CELL(2.000 ns) = 78.300 ns; Loc. = LC1_H17; Fanout = 1; COMB Node = 'alu:inst32\|Mux39~49'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { alu:inst32|Mux39~19 alu:inst32|Mux39~49 } "NODE_NAME" } } { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.000 ns) 80.300 ns alu:inst32\|Mux39~31 13 COMB LC2_H17 1 " "Info: 13: + IC(0.000 ns) + CELL(2.000 ns) = 80.300 ns; Loc. = LC2_H17; Fanout = 1; COMB Node = 'alu:inst32\|Mux39~31'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.000 ns" { alu:inst32|Mux39~49 alu:inst32|Mux39~31 } "NODE_NAME" } } { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.200 ns) + CELL(2.400 ns) 85.900 ns alu:inst32\|Mux39~29 14 COMB LC5_H2 1 " "Info: 14: + IC(3.200 ns) + CELL(2.400 ns) = 85.900 ns; Loc. = LC5_H2; Fanout = 1; COMB Node = 'alu:inst32\|Mux39~29'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.600 ns" { alu:inst32|Mux39~31 alu:inst32|Mux39~29 } "NODE_NAME" } } { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.400 ns) 88.800 ns alu:inst32\|d\[7\]~51 15 COMB LC6_H2 8 " "Info: 15: + IC(0.500 ns) + CELL(2.400 ns) = 88.800 ns; Loc. = LC6_H2; Fanout = 8; COMB Node = 'alu:inst32\|d\[7\]~51'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { alu:inst32|Mux39~29 alu:inst32|d[7]~51 } "NODE_NAME" } } { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(7.400 ns) + CELL(2.400 ns) 98.600 ns alu:inst32\|d\[4\] 16 REG LC2_E21 18 " "Info: 16: + IC(7.400 ns) + CELL(2.400 ns) = 98.600 ns; Loc. = LC2_E21; Fanout = 18; REG Node = 'alu:inst32\|d\[4\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.800 ns" { alu:inst32|d[7]~51 alu:inst32|d[4] } "NODE_NAME" } } { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "46.900 ns ( 47.57 % ) " "Info: Total cell delay = 46.900 ns ( 47.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "51.700 ns ( 52.43 % ) " "Info: Total interconnect delay = 51.700 ns ( 52.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "98.600 ns" { clk_fast Clock1Hz:inst|clockTmp clock_splitter:inst19|out_clk1 PC:inst3|pre_count[0] lpm_rom0:inst29|lpm_rom:lpm_rom_component|altrom:srom|q[3]~mem_cell_ra0 lpm_rom0:inst29|lpm_rom:lpm_rom_component|altrom:srom|q[3] reg_file:inst31|mux_8:inst2|Mux6~0 reg_file:inst31|mux_8:inst2|Mux6~1 reg_file:inst31|mux_8:inst2|Mux6~4 alu:inst32|Mux39~32 alu:inst32|Mux39~19 alu:inst32|Mux39~49 alu:inst32|Mux39~31 alu:inst32|Mux39~29 alu:inst32|d[7]~51 alu:inst32|d[4] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "98.600 ns" { clk_fast {} clk_fast~out {} Clock1Hz:inst|clockTmp {} clock_splitter:inst19|out_clk1 {} PC:inst3|pre_count[0] {} lpm_rom0:inst29|lpm_rom:lpm_rom_component|altrom:srom|q[3]~mem_cell_ra0 {} lpm_rom0:inst29|lpm_rom:lpm_rom_component|altrom:srom|q[3] {} reg_file:inst31|mux_8:inst2|Mux6~0 {} reg_file:inst31|mux_8:inst2|Mux6~1 {} reg_file:inst31|mux_8:inst2|Mux6~4 {} alu:inst32|Mux39~32 {} alu:inst32|Mux39~19 {} alu:inst32|Mux39~49 {} alu:inst32|Mux39~31 {} alu:inst32|Mux39~29 {} alu:inst32|d[7]~51 {} alu:inst32|d[4] {} } { 0.000ns 0.000ns 4.100ns 2.900ns 6.100ns 4.400ns 0.000ns 9.600ns 0.500ns 2.800ns 6.800ns 2.900ns 0.500ns 0.000ns 3.200ns 0.500ns 7.400ns } { 0.000ns 2.900ns 1.400ns 1.400ns 1.400ns 12.600ns 2.500ns 2.700ns 2.700ns 2.700ns 2.700ns 2.700ns 2.000ns 2.000ns 2.400ns 2.400ns 2.400ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "17.600 ns" { clk_fast Clock1Hz:inst|clockTmp clock_splitter:inst19|out_clk3 lpm_ram_dq0:inst9|lpm_ram_dq:lpm_ram_dq_component|altram:sram|q[4]~reg_in } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "17.600 ns" { clk_fast {} clk_fast~out {} Clock1Hz:inst|clockTmp {} clock_splitter:inst19|out_clk3 {} lpm_ram_dq0:inst9|lpm_ram_dq:lpm_ram_dq_component|altram:sram|q[4]~reg_in {} } { 0.000ns 0.000ns 4.100ns 2.900ns 4.900ns } { 0.000ns 2.900ns 1.400ns 1.400ns 0.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "98.600 ns" { clk_fast Clock1Hz:inst|clockTmp clock_splitter:inst19|out_clk1 PC:inst3|pre_count[0] lpm_rom0:inst29|lpm_rom:lpm_rom_component|altrom:srom|q[3]~mem_cell_ra0 lpm_rom0:inst29|lpm_rom:lpm_rom_component|altrom:srom|q[3] reg_file:inst31|mux_8:inst2|Mux6~0 reg_file:inst31|mux_8:inst2|Mux6~1 reg_file:inst31|mux_8:inst2|Mux6~4 alu:inst32|Mux39~32 alu:inst32|Mux39~19 alu:inst32|Mux39~49 alu:inst32|Mux39~31 alu:inst32|Mux39~29 alu:inst32|d[7]~51 alu:inst32|d[4] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "98.600 ns" { clk_fast {} clk_fast~out {} Clock1Hz:inst|clockTmp {} clock_splitter:inst19|out_clk1 {} PC:inst3|pre_count[0] {} lpm_rom0:inst29|lpm_rom:lpm_rom_component|altrom:srom|q[3]~mem_cell_ra0 {} lpm_rom0:inst29|lpm_rom:lpm_rom_component|altrom:srom|q[3] {} reg_file:inst31|mux_8:inst2|Mux6~0 {} reg_file:inst31|mux_8:inst2|Mux6~1 {} reg_file:inst31|mux_8:inst2|Mux6~4 {} alu:inst32|Mux39~32 {} alu:inst32|Mux39~19 {} alu:inst32|Mux39~49 {} alu:inst32|Mux39~31 {} alu:inst32|Mux39~29 {} alu:inst32|d[7]~51 {} alu:inst32|d[4] {} } { 0.000ns 0.000ns 4.100ns 2.900ns 6.100ns 4.400ns 0.000ns 9.600ns 0.500ns 2.800ns 6.800ns 2.900ns 0.500ns 0.000ns 3.200ns 0.500ns 7.400ns } { 0.000ns 2.900ns 1.400ns 1.400ns 1.400ns 12.600ns 2.500ns 2.700ns 2.700ns 2.700ns 2.700ns 2.700ns 2.000ns 2.000ns 2.400ns 2.400ns 2.400ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 27 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "1.800 ns + " "Info: + Micro setup delay of destination is 1.800 ns" {  } { { "altram.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altram.tdf" 98 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 27 -1 0 } } { "altram.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altram.tdf" 98 2 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.500 ns" { alu:inst32|d[4] lpm_ram_dq0:inst9|lpm_ram_dq:lpm_ram_dq_component|altram:sram|q[4]~reg_in } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "9.500 ns" { alu:inst32|d[4] {} lpm_ram_dq0:inst9|lpm_ram_dq:lpm_ram_dq_component|altram:sram|q[4]~reg_in {} } { 0.000ns 3.500ns } { 0.000ns 6.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "17.600 ns" { clk_fast Clock1Hz:inst|clockTmp clock_splitter:inst19|out_clk3 lpm_ram_dq0:inst9|lpm_ram_dq:lpm_ram_dq_component|altram:sram|q[4]~reg_in } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "17.600 ns" { clk_fast {} clk_fast~out {} Clock1Hz:inst|clockTmp {} clock_splitter:inst19|out_clk3 {} lpm_ram_dq0:inst9|lpm_ram_dq:lpm_ram_dq_component|altram:sram|q[4]~reg_in {} } { 0.000ns 0.000ns 4.100ns 2.900ns 4.900ns } { 0.000ns 2.900ns 1.400ns 1.400ns 0.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "98.600 ns" { clk_fast Clock1Hz:inst|clockTmp clock_splitter:inst19|out_clk1 PC:inst3|pre_count[0] lpm_rom0:inst29|lpm_rom:lpm_rom_component|altrom:srom|q[3]~mem_cell_ra0 lpm_rom0:inst29|lpm_rom:lpm_rom_component|altrom:srom|q[3] reg_file:inst31|mux_8:inst2|Mux6~0 reg_file:inst31|mux_8:inst2|Mux6~1 reg_file:inst31|mux_8:inst2|Mux6~4 alu:inst32|Mux39~32 alu:inst32|Mux39~19 alu:inst32|Mux39~49 alu:inst32|Mux39~31 alu:inst32|Mux39~29 alu:inst32|d[7]~51 alu:inst32|d[4] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "98.600 ns" { clk_fast {} clk_fast~out {} Clock1Hz:inst|clockTmp {} clock_splitter:inst19|out_clk1 {} PC:inst3|pre_count[0] {} lpm_rom0:inst29|lpm_rom:lpm_rom_component|altrom:srom|q[3]~mem_cell_ra0 {} lpm_rom0:inst29|lpm_rom:lpm_rom_component|altrom:srom|q[3] {} reg_file:inst31|mux_8:inst2|Mux6~0 {} reg_file:inst31|mux_8:inst2|Mux6~1 {} reg_file:inst31|mux_8:inst2|Mux6~4 {} alu:inst32|Mux39~32 {} alu:inst32|Mux39~19 {} alu:inst32|Mux39~49 {} alu:inst32|Mux39~31 {} alu:inst32|Mux39~29 {} alu:inst32|d[7]~51 {} alu:inst32|d[4] {} } { 0.000ns 0.000ns 4.100ns 2.900ns 6.100ns 4.400ns 0.000ns 9.600ns 0.500ns 2.800ns 6.800ns 2.900ns 0.500ns 0.000ns 3.200ns 0.500ns 7.400ns } { 0.000ns 2.900ns 1.400ns 1.400ns 1.400ns 12.600ns 2.500ns 2.700ns 2.700ns 2.700ns 2.700ns 2.700ns 2.000ns 2.000ns 2.400ns 2.400ns 2.400ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clk_fast 201 " "Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock \"clk_fast\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "reg_file:inst31\|8dffe:inst13\|29 alu:inst32\|d\[0\] clk_fast 53.0 ns " "Info: Found hold time violation between source  pin or register \"reg_file:inst31\|8dffe:inst13\|29\" and destination pin or register \"alu:inst32\|d\[0\]\" for clock \"clk_fast\" (Hold time is 53.0 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "78.200 ns + Largest " "Info: + Largest clock skew is 78.200 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_fast destination 98.800 ns + Longest register " "Info: + Longest clock path from clock \"clk_fast\" to destination register is 98.800 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns clk_fast 1 CLK PIN_91 18 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_91; Fanout = 18; CLK Node = 'clk_fast'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_fast } "NODE_NAME" } } { "processor.bdf" "" { Schematic "C:/Repos/284Processor/Processor/processor.bdf" { { 8 -8 160 24 "clk_fast" "" } { 0 160 216 16 "clk_fast" "" } { 112 64 114 128 "clk_fast" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.100 ns) + CELL(1.400 ns) 8.400 ns Clock1Hz:inst\|clockTmp 2 REG LC5_C12 6 " "Info: 2: + IC(4.100 ns) + CELL(1.400 ns) = 8.400 ns; Loc. = LC5_C12; Fanout = 6; REG Node = 'Clock1Hz:inst\|clockTmp'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.500 ns" { clk_fast Clock1Hz:inst|clockTmp } "NODE_NAME" } } { "clock1hz.vhd" "" { Text "C:/Repos/284Processor/Processor/clock1hz.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.900 ns) + CELL(1.400 ns) 12.700 ns clock_splitter:inst19\|out_clk1 3 REG LC2_C18 10 " "Info: 3: + IC(2.900 ns) + CELL(1.400 ns) = 12.700 ns; Loc. = LC2_C18; Fanout = 10; REG Node = 'clock_splitter:inst19\|out_clk1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.300 ns" { Clock1Hz:inst|clockTmp clock_splitter:inst19|out_clk1 } "NODE_NAME" } } { "../clock_splitter/clock_splitter.vhd" "" { Text "C:/Repos/284Processor/clock_splitter/clock_splitter.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.100 ns) + CELL(1.400 ns) 20.200 ns PC:inst3\|pre_count\[0\] 4 REG LC1_G24 20 " "Info: 4: + IC(6.100 ns) + CELL(1.400 ns) = 20.200 ns; Loc. = LC1_G24; Fanout = 20; REG Node = 'PC:inst3\|pre_count\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.500 ns" { clock_splitter:inst19|out_clk1 PC:inst3|pre_count[0] } "NODE_NAME" } } { "PC.vhd" "" { Text "C:/Repos/284Processor/Processor/PC.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.400 ns) + CELL(12.600 ns) 37.200 ns lpm_rom0:inst29\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[3\]~mem_cell_ra0 5 MEM EC2_I 1 " "Info: 5: + IC(4.400 ns) + CELL(12.600 ns) = 37.200 ns; Loc. = EC2_I; Fanout = 1; MEM Node = 'lpm_rom0:inst29\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[3\]~mem_cell_ra0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "17.000 ns" { PC:inst3|pre_count[0] lpm_rom0:inst29|lpm_rom:lpm_rom_component|altrom:srom|q[3]~mem_cell_ra0 } "NODE_NAME" } } { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.500 ns) 39.700 ns lpm_rom0:inst29\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[3\] 6 MEM EC2_I 31 " "Info: 6: + IC(0.000 ns) + CELL(2.500 ns) = 39.700 ns; Loc. = EC2_I; Fanout = 31; MEM Node = 'lpm_rom0:inst29\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[3\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { lpm_rom0:inst29|lpm_rom:lpm_rom_component|altrom:srom|q[3]~mem_cell_ra0 lpm_rom0:inst29|lpm_rom:lpm_rom_component|altrom:srom|q[3] } "NODE_NAME" } } { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(9.600 ns) + CELL(2.700 ns) 52.000 ns reg_file:inst31\|mux_8:inst2\|Mux6~0 7 COMB LC6_E29 1 " "Info: 7: + IC(9.600 ns) + CELL(2.700 ns) = 52.000 ns; Loc. = LC6_E29; Fanout = 1; COMB Node = 'reg_file:inst31\|mux_8:inst2\|Mux6~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.300 ns" { lpm_rom0:inst29|lpm_rom:lpm_rom_component|altrom:srom|q[3] reg_file:inst31|mux_8:inst2|Mux6~0 } "NODE_NAME" } } { "../reg_file/mux_8/mux_8.vhd" "" { Text "C:/Repos/284Processor/reg_file/mux_8/mux_8.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.700 ns) 55.200 ns reg_file:inst31\|mux_8:inst2\|Mux6~1 8 COMB LC1_E29 2 " "Info: 8: + IC(0.500 ns) + CELL(2.700 ns) = 55.200 ns; Loc. = LC1_E29; Fanout = 2; COMB Node = 'reg_file:inst31\|mux_8:inst2\|Mux6~1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.200 ns" { reg_file:inst31|mux_8:inst2|Mux6~0 reg_file:inst31|mux_8:inst2|Mux6~1 } "NODE_NAME" } } { "../reg_file/mux_8/mux_8.vhd" "" { Text "C:/Repos/284Processor/reg_file/mux_8/mux_8.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.800 ns) + CELL(2.700 ns) 60.700 ns reg_file:inst31\|mux_8:inst2\|Mux6~4 9 COMB LC1_E34 27 " "Info: 9: + IC(2.800 ns) + CELL(2.700 ns) = 60.700 ns; Loc. = LC1_E34; Fanout = 27; COMB Node = 'reg_file:inst31\|mux_8:inst2\|Mux6~4'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.500 ns" { reg_file:inst31|mux_8:inst2|Mux6~1 reg_file:inst31|mux_8:inst2|Mux6~4 } "NODE_NAME" } } { "../reg_file/mux_8/mux_8.vhd" "" { Text "C:/Repos/284Processor/reg_file/mux_8/mux_8.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.800 ns) + CELL(2.700 ns) 70.200 ns alu:inst32\|Mux39~32 10 COMB LC2_H8 1 " "Info: 10: + IC(6.800 ns) + CELL(2.700 ns) = 70.200 ns; Loc. = LC2_H8; Fanout = 1; COMB Node = 'alu:inst32\|Mux39~32'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.500 ns" { reg_file:inst31|mux_8:inst2|Mux6~4 alu:inst32|Mux39~32 } "NODE_NAME" } } { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.900 ns) + CELL(2.700 ns) 75.800 ns alu:inst32\|Mux39~19 11 COMB LC8_H17 1 " "Info: 11: + IC(2.900 ns) + CELL(2.700 ns) = 75.800 ns; Loc. = LC8_H17; Fanout = 1; COMB Node = 'alu:inst32\|Mux39~19'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.600 ns" { alu:inst32|Mux39~32 alu:inst32|Mux39~19 } "NODE_NAME" } } { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.000 ns) 78.300 ns alu:inst32\|Mux39~49 12 COMB LC1_H17 1 " "Info: 12: + IC(0.500 ns) + CELL(2.000 ns) = 78.300 ns; Loc. = LC1_H17; Fanout = 1; COMB Node = 'alu:inst32\|Mux39~49'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { alu:inst32|Mux39~19 alu:inst32|Mux39~49 } "NODE_NAME" } } { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.000 ns) 80.300 ns alu:inst32\|Mux39~31 13 COMB LC2_H17 1 " "Info: 13: + IC(0.000 ns) + CELL(2.000 ns) = 80.300 ns; Loc. = LC2_H17; Fanout = 1; COMB Node = 'alu:inst32\|Mux39~31'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.000 ns" { alu:inst32|Mux39~49 alu:inst32|Mux39~31 } "NODE_NAME" } } { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.200 ns) + CELL(2.400 ns) 85.900 ns alu:inst32\|Mux39~29 14 COMB LC5_H2 1 " "Info: 14: + IC(3.200 ns) + CELL(2.400 ns) = 85.900 ns; Loc. = LC5_H2; Fanout = 1; COMB Node = 'alu:inst32\|Mux39~29'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.600 ns" { alu:inst32|Mux39~31 alu:inst32|Mux39~29 } "NODE_NAME" } } { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.400 ns) 88.800 ns alu:inst32\|d\[7\]~51 15 COMB LC6_H2 8 " "Info: 15: + IC(0.500 ns) + CELL(2.400 ns) = 88.800 ns; Loc. = LC6_H2; Fanout = 8; COMB Node = 'alu:inst32\|d\[7\]~51'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { alu:inst32|Mux39~29 alu:inst32|d[7]~51 } "NODE_NAME" } } { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(7.600 ns) + CELL(2.400 ns) 98.800 ns alu:inst32\|d\[0\] 16 REG LC8_E26 18 " "Info: 16: + IC(7.600 ns) + CELL(2.400 ns) = 98.800 ns; Loc. = LC8_E26; Fanout = 18; REG Node = 'alu:inst32\|d\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.000 ns" { alu:inst32|d[7]~51 alu:inst32|d[0] } "NODE_NAME" } } { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "46.900 ns ( 47.47 % ) " "Info: Total cell delay = 46.900 ns ( 47.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "51.900 ns ( 52.53 % ) " "Info: Total interconnect delay = 51.900 ns ( 52.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "98.800 ns" { clk_fast Clock1Hz:inst|clockTmp clock_splitter:inst19|out_clk1 PC:inst3|pre_count[0] lpm_rom0:inst29|lpm_rom:lpm_rom_component|altrom:srom|q[3]~mem_cell_ra0 lpm_rom0:inst29|lpm_rom:lpm_rom_component|altrom:srom|q[3] reg_file:inst31|mux_8:inst2|Mux6~0 reg_file:inst31|mux_8:inst2|Mux6~1 reg_file:inst31|mux_8:inst2|Mux6~4 alu:inst32|Mux39~32 alu:inst32|Mux39~19 alu:inst32|Mux39~49 alu:inst32|Mux39~31 alu:inst32|Mux39~29 alu:inst32|d[7]~51 alu:inst32|d[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "98.800 ns" { clk_fast {} clk_fast~out {} Clock1Hz:inst|clockTmp {} clock_splitter:inst19|out_clk1 {} PC:inst3|pre_count[0] {} lpm_rom0:inst29|lpm_rom:lpm_rom_component|altrom:srom|q[3]~mem_cell_ra0 {} lpm_rom0:inst29|lpm_rom:lpm_rom_component|altrom:srom|q[3] {} reg_file:inst31|mux_8:inst2|Mux6~0 {} reg_file:inst31|mux_8:inst2|Mux6~1 {} reg_file:inst31|mux_8:inst2|Mux6~4 {} alu:inst32|Mux39~32 {} alu:inst32|Mux39~19 {} alu:inst32|Mux39~49 {} alu:inst32|Mux39~31 {} alu:inst32|Mux39~29 {} alu:inst32|d[7]~51 {} alu:inst32|d[0] {} } { 0.000ns 0.000ns 4.100ns 2.900ns 6.100ns 4.400ns 0.000ns 9.600ns 0.500ns 2.800ns 6.800ns 2.900ns 0.500ns 0.000ns 3.200ns 0.500ns 7.600ns } { 0.000ns 2.900ns 1.400ns 1.400ns 1.400ns 12.600ns 2.500ns 2.700ns 2.700ns 2.700ns 2.700ns 2.700ns 2.000ns 2.000ns 2.400ns 2.400ns 2.400ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_fast source 20.600 ns - Shortest register " "Info: - Shortest clock path from clock \"clk_fast\" to source register is 20.600 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns clk_fast 1 CLK PIN_91 18 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_91; Fanout = 18; CLK Node = 'clk_fast'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_fast } "NODE_NAME" } } { "processor.bdf" "" { Schematic "C:/Repos/284Processor/Processor/processor.bdf" { { 8 -8 160 24 "clk_fast" "" } { 0 160 216 16 "clk_fast" "" } { 112 64 114 128 "clk_fast" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.100 ns) + CELL(1.400 ns) 8.400 ns Clock1Hz:inst\|clockTmp 2 REG LC5_C12 6 " "Info: 2: + IC(4.100 ns) + CELL(1.400 ns) = 8.400 ns; Loc. = LC5_C12; Fanout = 6; REG Node = 'Clock1Hz:inst\|clockTmp'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.500 ns" { clk_fast Clock1Hz:inst|clockTmp } "NODE_NAME" } } { "clock1hz.vhd" "" { Text "C:/Repos/284Processor/Processor/clock1hz.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.900 ns) + CELL(1.400 ns) 12.700 ns clock_splitter:inst19\|out_clk2 3 REG LC1_C18 96 " "Info: 3: + IC(2.900 ns) + CELL(1.400 ns) = 12.700 ns; Loc. = LC1_C18; Fanout = 96; REG Node = 'clock_splitter:inst19\|out_clk2'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.300 ns" { Clock1Hz:inst|clockTmp clock_splitter:inst19|out_clk2 } "NODE_NAME" } } { "../clock_splitter/clock_splitter.vhd" "" { Text "C:/Repos/284Processor/clock_splitter/clock_splitter.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(7.900 ns) + CELL(0.000 ns) 20.600 ns reg_file:inst31\|8dffe:inst13\|29 4 REG LC1_E18 4 " "Info: 4: + IC(7.900 ns) + CELL(0.000 ns) = 20.600 ns; Loc. = LC1_E18; Fanout = 4; REG Node = 'reg_file:inst31\|8dffe:inst13\|29'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.900 ns" { clock_splitter:inst19|out_clk2 reg_file:inst31|8dffe:inst13|29 } "NODE_NAME" } } { "8dffe.bdf" "" { Schematic "c:/altera/90sp2/quartus/libraries/others/maxplus2/8dffe.bdf" { { 280 264 328 360 "29" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.700 ns ( 27.67 % ) " "Info: Total cell delay = 5.700 ns ( 27.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "14.900 ns ( 72.33 % ) " "Info: Total interconnect delay = 14.900 ns ( 72.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "20.600 ns" { clk_fast Clock1Hz:inst|clockTmp clock_splitter:inst19|out_clk2 reg_file:inst31|8dffe:inst13|29 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "20.600 ns" { clk_fast {} clk_fast~out {} Clock1Hz:inst|clockTmp {} clock_splitter:inst19|out_clk2 {} reg_file:inst31|8dffe:inst13|29 {} } { 0.000ns 0.000ns 4.100ns 2.900ns 7.900ns } { 0.000ns 2.900ns 1.400ns 1.400ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "98.800 ns" { clk_fast Clock1Hz:inst|clockTmp clock_splitter:inst19|out_clk1 PC:inst3|pre_count[0] lpm_rom0:inst29|lpm_rom:lpm_rom_component|altrom:srom|q[3]~mem_cell_ra0 lpm_rom0:inst29|lpm_rom:lpm_rom_component|altrom:srom|q[3] reg_file:inst31|mux_8:inst2|Mux6~0 reg_file:inst31|mux_8:inst2|Mux6~1 reg_file:inst31|mux_8:inst2|Mux6~4 alu:inst32|Mux39~32 alu:inst32|Mux39~19 alu:inst32|Mux39~49 alu:inst32|Mux39~31 alu:inst32|Mux39~29 alu:inst32|d[7]~51 alu:inst32|d[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "98.800 ns" { clk_fast {} clk_fast~out {} Clock1Hz:inst|clockTmp {} clock_splitter:inst19|out_clk1 {} PC:inst3|pre_count[0] {} lpm_rom0:inst29|lpm_rom:lpm_rom_component|altrom:srom|q[3]~mem_cell_ra0 {} lpm_rom0:inst29|lpm_rom:lpm_rom_component|altrom:srom|q[3] {} reg_file:inst31|mux_8:inst2|Mux6~0 {} reg_file:inst31|mux_8:inst2|Mux6~1 {} reg_file:inst31|mux_8:inst2|Mux6~4 {} alu:inst32|Mux39~32 {} alu:inst32|Mux39~19 {} alu:inst32|Mux39~49 {} alu:inst32|Mux39~31 {} alu:inst32|Mux39~29 {} alu:inst32|d[7]~51 {} alu:inst32|d[0] {} } { 0.000ns 0.000ns 4.100ns 2.900ns 6.100ns 4.400ns 0.000ns 9.600ns 0.500ns 2.800ns 6.800ns 2.900ns 0.500ns 0.000ns 3.200ns 0.500ns 7.600ns } { 0.000ns 2.900ns 1.400ns 1.400ns 1.400ns 12.600ns 2.500ns 2.700ns 2.700ns 2.700ns 2.700ns 2.700ns 2.000ns 2.000ns 2.400ns 2.400ns 2.400ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "20.600 ns" { clk_fast Clock1Hz:inst|clockTmp clock_splitter:inst19|out_clk2 reg_file:inst31|8dffe:inst13|29 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "20.600 ns" { clk_fast {} clk_fast~out {} Clock1Hz:inst|clockTmp {} clock_splitter:inst19|out_clk2 {} reg_file:inst31|8dffe:inst13|29 {} } { 0.000ns 0.000ns 4.100ns 2.900ns 7.900ns } { 0.000ns 2.900ns 1.400ns 1.400ns 0.000ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "1.400 ns - " "Info: - Micro clock to output delay of source is 1.400 ns" {  } { { "8dffe.bdf" "" { Schematic "c:/altera/90sp2/quartus/libraries/others/maxplus2/8dffe.bdf" { { 280 264 328 360 "29" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "23.800 ns - Shortest register register " "Info: - Shortest register to register delay is 23.800 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns reg_file:inst31\|8dffe:inst13\|29 1 REG LC1_E18 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC1_E18; Fanout = 4; REG Node = 'reg_file:inst31\|8dffe:inst13\|29'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg_file:inst31|8dffe:inst13|29 } "NODE_NAME" } } { "8dffe.bdf" "" { Schematic "c:/altera/90sp2/quartus/libraries/others/maxplus2/8dffe.bdf" { { 280 264 328 360 "29" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.800 ns) + CELL(2.400 ns) 5.200 ns reg_file:inst31\|mux_8:inst2\|Mux7~1 2 COMB LC4_E17 1 " "Info: 2: + IC(2.800 ns) + CELL(2.400 ns) = 5.200 ns; Loc. = LC4_E17; Fanout = 1; COMB Node = 'reg_file:inst31\|mux_8:inst2\|Mux7~1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.200 ns" { reg_file:inst31|8dffe:inst13|29 reg_file:inst31|mux_8:inst2|Mux7~1 } "NODE_NAME" } } { "../reg_file/mux_8/mux_8.vhd" "" { Text "C:/Repos/284Processor/reg_file/mux_8/mux_8.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.700 ns) 8.400 ns reg_file:inst31\|mux_8:inst2\|Mux7~4 3 COMB LC8_E17 37 " "Info: 3: + IC(0.500 ns) + CELL(2.700 ns) = 8.400 ns; Loc. = LC8_E17; Fanout = 37; COMB Node = 'reg_file:inst31\|mux_8:inst2\|Mux7~4'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.200 ns" { reg_file:inst31|mux_8:inst2|Mux7~1 reg_file:inst31|mux_8:inst2|Mux7~4 } "NODE_NAME" } } { "../reg_file/mux_8/mux_8.vhd" "" { Text "C:/Repos/284Processor/reg_file/mux_8/mux_8.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.200 ns) + CELL(2.400 ns) 16.000 ns alu:inst32\|Mux22~13 4 COMB LC3_H26 1 " "Info: 4: + IC(5.200 ns) + CELL(2.400 ns) = 16.000 ns; Loc. = LC3_H26; Fanout = 1; COMB Node = 'alu:inst32\|Mux22~13'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.600 ns" { reg_file:inst31|mux_8:inst2|Mux7~4 alu:inst32|Mux22~13 } "NODE_NAME" } } { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.100 ns) + CELL(2.700 ns) 23.800 ns alu:inst32\|d\[0\] 5 REG LC8_E26 18 " "Info: 5: + IC(5.100 ns) + CELL(2.700 ns) = 23.800 ns; Loc. = LC8_E26; Fanout = 18; REG Node = 'alu:inst32\|d\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.800 ns" { alu:inst32|Mux22~13 alu:inst32|d[0] } "NODE_NAME" } } { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "10.200 ns ( 42.86 % ) " "Info: Total cell delay = 10.200 ns ( 42.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "13.600 ns ( 57.14 % ) " "Info: Total interconnect delay = 13.600 ns ( 57.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "23.800 ns" { reg_file:inst31|8dffe:inst13|29 reg_file:inst31|mux_8:inst2|Mux7~1 reg_file:inst31|mux_8:inst2|Mux7~4 alu:inst32|Mux22~13 alu:inst32|d[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "23.800 ns" { reg_file:inst31|8dffe:inst13|29 {} reg_file:inst31|mux_8:inst2|Mux7~1 {} reg_file:inst31|mux_8:inst2|Mux7~4 {} alu:inst32|Mux22~13 {} alu:inst32|d[0] {} } { 0.000ns 2.800ns 0.500ns 5.200ns 5.100ns } { 0.000ns 2.400ns 2.700ns 2.400ns 2.700ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 27 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "8dffe.bdf" "" { Schematic "c:/altera/90sp2/quartus/libraries/others/maxplus2/8dffe.bdf" { { 280 264 328 360 "29" "" } } } } { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 27 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "98.800 ns" { clk_fast Clock1Hz:inst|clockTmp clock_splitter:inst19|out_clk1 PC:inst3|pre_count[0] lpm_rom0:inst29|lpm_rom:lpm_rom_component|altrom:srom|q[3]~mem_cell_ra0 lpm_rom0:inst29|lpm_rom:lpm_rom_component|altrom:srom|q[3] reg_file:inst31|mux_8:inst2|Mux6~0 reg_file:inst31|mux_8:inst2|Mux6~1 reg_file:inst31|mux_8:inst2|Mux6~4 alu:inst32|Mux39~32 alu:inst32|Mux39~19 alu:inst32|Mux39~49 alu:inst32|Mux39~31 alu:inst32|Mux39~29 alu:inst32|d[7]~51 alu:inst32|d[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "98.800 ns" { clk_fast {} clk_fast~out {} Clock1Hz:inst|clockTmp {} clock_splitter:inst19|out_clk1 {} PC:inst3|pre_count[0] {} lpm_rom0:inst29|lpm_rom:lpm_rom_component|altrom:srom|q[3]~mem_cell_ra0 {} lpm_rom0:inst29|lpm_rom:lpm_rom_component|altrom:srom|q[3] {} reg_file:inst31|mux_8:inst2|Mux6~0 {} reg_file:inst31|mux_8:inst2|Mux6~1 {} reg_file:inst31|mux_8:inst2|Mux6~4 {} alu:inst32|Mux39~32 {} alu:inst32|Mux39~19 {} alu:inst32|Mux39~49 {} alu:inst32|Mux39~31 {} alu:inst32|Mux39~29 {} alu:inst32|d[7]~51 {} alu:inst32|d[0] {} } { 0.000ns 0.000ns 4.100ns 2.900ns 6.100ns 4.400ns 0.000ns 9.600ns 0.500ns 2.800ns 6.800ns 2.900ns 0.500ns 0.000ns 3.200ns 0.500ns 7.600ns } { 0.000ns 2.900ns 1.400ns 1.400ns 1.400ns 12.600ns 2.500ns 2.700ns 2.700ns 2.700ns 2.700ns 2.700ns 2.000ns 2.000ns 2.400ns 2.400ns 2.400ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "20.600 ns" { clk_fast Clock1Hz:inst|clockTmp clock_splitter:inst19|out_clk2 reg_file:inst31|8dffe:inst13|29 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "20.600 ns" { clk_fast {} clk_fast~out {} Clock1Hz:inst|clockTmp {} clock_splitter:inst19|out_clk2 {} reg_file:inst31|8dffe:inst13|29 {} } { 0.000ns 0.000ns 4.100ns 2.900ns 7.900ns } { 0.000ns 2.900ns 1.400ns 1.400ns 0.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "23.800 ns" { reg_file:inst31|8dffe:inst13|29 reg_file:inst31|mux_8:inst2|Mux7~1 reg_file:inst31|mux_8:inst2|Mux7~4 alu:inst32|Mux22~13 alu:inst32|d[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "23.800 ns" { reg_file:inst31|8dffe:inst13|29 {} reg_file:inst31|mux_8:inst2|Mux7~1 {} reg_file:inst31|mux_8:inst2|Mux7~4 {} alu:inst32|Mux22~13 {} alu:inst32|d[0] {} } { 0.000ns 2.800ns 0.500ns 5.200ns 5.100ns } { 0.000ns 2.400ns 2.700ns 2.400ns 2.700ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "display_buddy:inst33\|data_out\[7\] dip_switch\[7\] clk_fast 5.100 ns register " "Info: tsu for register \"display_buddy:inst33\|data_out\[7\]\" (data pin = \"dip_switch\[7\]\", clock pin = \"clk_fast\") is 5.100 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "23.100 ns + Longest pin register " "Info: + Longest pin to register delay is 23.100 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(10.300 ns) 10.300 ns dip_switch\[7\] 1 PIN PIN_41 2 " "Info: 1: + IC(0.000 ns) + CELL(10.300 ns) = 10.300 ns; Loc. = PIN_41; Fanout = 2; PIN Node = 'dip_switch\[7\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { dip_switch[7] } "NODE_NAME" } } { "processor.bdf" "" { Schematic "C:/Repos/284Processor/Processor/processor.bdf" { { 408 2216 2384 424 "dip_switch\[7..0\]" "" } { 192 2440 2516 208 "dip_switch\[7..0\]" "" } { 400 2384 2468 416 "dip_switch\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(7.900 ns) + CELL(2.700 ns) 20.900 ns display_buddy:inst33\|data_out~49 2 COMB LC8_E30 1 " "Info: 2: + IC(7.900 ns) + CELL(2.700 ns) = 20.900 ns; Loc. = LC8_E30; Fanout = 1; COMB Node = 'display_buddy:inst33\|data_out~49'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.600 ns" { dip_switch[7] display_buddy:inst33|data_out~49 } "NODE_NAME" } } { "display_buddy/display_buddy.vhd" "" { Text "C:/Repos/284Processor/Processor/display_buddy/display_buddy.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(1.700 ns) 23.100 ns display_buddy:inst33\|data_out\[7\] 3 REG LC4_E30 2 " "Info: 3: + IC(0.500 ns) + CELL(1.700 ns) = 23.100 ns; Loc. = LC4_E30; Fanout = 2; REG Node = 'display_buddy:inst33\|data_out\[7\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.200 ns" { display_buddy:inst33|data_out~49 display_buddy:inst33|data_out[7] } "NODE_NAME" } } { "display_buddy/display_buddy.vhd" "" { Text "C:/Repos/284Processor/Processor/display_buddy/display_buddy.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "14.700 ns ( 63.64 % ) " "Info: Total cell delay = 14.700 ns ( 63.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.400 ns ( 36.36 % ) " "Info: Total interconnect delay = 8.400 ns ( 36.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "23.100 ns" { dip_switch[7] display_buddy:inst33|data_out~49 display_buddy:inst33|data_out[7] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "23.100 ns" { dip_switch[7] {} dip_switch[7]~out {} display_buddy:inst33|data_out~49 {} display_buddy:inst33|data_out[7] {} } { 0.000ns 0.000ns 7.900ns 0.500ns } { 0.000ns 10.300ns 2.700ns 1.700ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "2.600 ns + " "Info: + Micro setup delay of destination is 2.600 ns" {  } { { "display_buddy/display_buddy.vhd" "" { Text "C:/Repos/284Processor/Processor/display_buddy/display_buddy.vhd" 32 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_fast destination 20.600 ns - Shortest register " "Info: - Shortest clock path from clock \"clk_fast\" to destination register is 20.600 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns clk_fast 1 CLK PIN_91 18 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_91; Fanout = 18; CLK Node = 'clk_fast'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_fast } "NODE_NAME" } } { "processor.bdf" "" { Schematic "C:/Repos/284Processor/Processor/processor.bdf" { { 8 -8 160 24 "clk_fast" "" } { 0 160 216 16 "clk_fast" "" } { 112 64 114 128 "clk_fast" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.100 ns) + CELL(1.400 ns) 8.400 ns Clock1Hz:inst\|clockTmp 2 REG LC5_C12 6 " "Info: 2: + IC(4.100 ns) + CELL(1.400 ns) = 8.400 ns; Loc. = LC5_C12; Fanout = 6; REG Node = 'Clock1Hz:inst\|clockTmp'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.500 ns" { clk_fast Clock1Hz:inst|clockTmp } "NODE_NAME" } } { "clock1hz.vhd" "" { Text "C:/Repos/284Processor/Processor/clock1hz.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.900 ns) + CELL(1.400 ns) 12.700 ns clock_splitter:inst19\|out_clk2 3 REG LC1_C18 96 " "Info: 3: + IC(2.900 ns) + CELL(1.400 ns) = 12.700 ns; Loc. = LC1_C18; Fanout = 96; REG Node = 'clock_splitter:inst19\|out_clk2'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.300 ns" { Clock1Hz:inst|clockTmp clock_splitter:inst19|out_clk2 } "NODE_NAME" } } { "../clock_splitter/clock_splitter.vhd" "" { Text "C:/Repos/284Processor/clock_splitter/clock_splitter.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(7.900 ns) + CELL(0.000 ns) 20.600 ns display_buddy:inst33\|data_out\[7\] 4 REG LC4_E30 2 " "Info: 4: + IC(7.900 ns) + CELL(0.000 ns) = 20.600 ns; Loc. = LC4_E30; Fanout = 2; REG Node = 'display_buddy:inst33\|data_out\[7\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.900 ns" { clock_splitter:inst19|out_clk2 display_buddy:inst33|data_out[7] } "NODE_NAME" } } { "display_buddy/display_buddy.vhd" "" { Text "C:/Repos/284Processor/Processor/display_buddy/display_buddy.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.700 ns ( 27.67 % ) " "Info: Total cell delay = 5.700 ns ( 27.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "14.900 ns ( 72.33 % ) " "Info: Total interconnect delay = 14.900 ns ( 72.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "20.600 ns" { clk_fast Clock1Hz:inst|clockTmp clock_splitter:inst19|out_clk2 display_buddy:inst33|data_out[7] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "20.600 ns" { clk_fast {} clk_fast~out {} Clock1Hz:inst|clockTmp {} clock_splitter:inst19|out_clk2 {} display_buddy:inst33|data_out[7] {} } { 0.000ns 0.000ns 4.100ns 2.900ns 7.900ns } { 0.000ns 2.900ns 1.400ns 1.400ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "23.100 ns" { dip_switch[7] display_buddy:inst33|data_out~49 display_buddy:inst33|data_out[7] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "23.100 ns" { dip_switch[7] {} dip_switch[7]~out {} display_buddy:inst33|data_out~49 {} display_buddy:inst33|data_out[7] {} } { 0.000ns 0.000ns 7.900ns 0.500ns } { 0.000ns 10.300ns 2.700ns 1.700ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "20.600 ns" { clk_fast Clock1Hz:inst|clockTmp clock_splitter:inst19|out_clk2 display_buddy:inst33|data_out[7] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "20.600 ns" { clk_fast {} clk_fast~out {} Clock1Hz:inst|clockTmp {} clock_splitter:inst19|out_clk2 {} display_buddy:inst33|data_out[7] {} } { 0.000ns 0.000ns 4.100ns 2.900ns 7.900ns } { 0.000ns 2.900ns 1.400ns 1.400ns 0.000ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk_fast write_data\[4\] alu:inst32\|d\[4\] 114.100 ns register " "Info: tco from clock \"clk_fast\" to destination pin \"write_data\[4\]\" through register \"alu:inst32\|d\[4\]\" is 114.100 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_fast source 98.600 ns + Longest register " "Info: + Longest clock path from clock \"clk_fast\" to source register is 98.600 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns clk_fast 1 CLK PIN_91 18 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_91; Fanout = 18; CLK Node = 'clk_fast'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_fast } "NODE_NAME" } } { "processor.bdf" "" { Schematic "C:/Repos/284Processor/Processor/processor.bdf" { { 8 -8 160 24 "clk_fast" "" } { 0 160 216 16 "clk_fast" "" } { 112 64 114 128 "clk_fast" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.100 ns) + CELL(1.400 ns) 8.400 ns Clock1Hz:inst\|clockTmp 2 REG LC5_C12 6 " "Info: 2: + IC(4.100 ns) + CELL(1.400 ns) = 8.400 ns; Loc. = LC5_C12; Fanout = 6; REG Node = 'Clock1Hz:inst\|clockTmp'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.500 ns" { clk_fast Clock1Hz:inst|clockTmp } "NODE_NAME" } } { "clock1hz.vhd" "" { Text "C:/Repos/284Processor/Processor/clock1hz.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.900 ns) + CELL(1.400 ns) 12.700 ns clock_splitter:inst19\|out_clk1 3 REG LC2_C18 10 " "Info: 3: + IC(2.900 ns) + CELL(1.400 ns) = 12.700 ns; Loc. = LC2_C18; Fanout = 10; REG Node = 'clock_splitter:inst19\|out_clk1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.300 ns" { Clock1Hz:inst|clockTmp clock_splitter:inst19|out_clk1 } "NODE_NAME" } } { "../clock_splitter/clock_splitter.vhd" "" { Text "C:/Repos/284Processor/clock_splitter/clock_splitter.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.100 ns) + CELL(1.400 ns) 20.200 ns PC:inst3\|pre_count\[0\] 4 REG LC1_G24 20 " "Info: 4: + IC(6.100 ns) + CELL(1.400 ns) = 20.200 ns; Loc. = LC1_G24; Fanout = 20; REG Node = 'PC:inst3\|pre_count\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.500 ns" { clock_splitter:inst19|out_clk1 PC:inst3|pre_count[0] } "NODE_NAME" } } { "PC.vhd" "" { Text "C:/Repos/284Processor/Processor/PC.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.400 ns) + CELL(12.600 ns) 37.200 ns lpm_rom0:inst29\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[3\]~mem_cell_ra0 5 MEM EC2_I 1 " "Info: 5: + IC(4.400 ns) + CELL(12.600 ns) = 37.200 ns; Loc. = EC2_I; Fanout = 1; MEM Node = 'lpm_rom0:inst29\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[3\]~mem_cell_ra0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "17.000 ns" { PC:inst3|pre_count[0] lpm_rom0:inst29|lpm_rom:lpm_rom_component|altrom:srom|q[3]~mem_cell_ra0 } "NODE_NAME" } } { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.500 ns) 39.700 ns lpm_rom0:inst29\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[3\] 6 MEM EC2_I 31 " "Info: 6: + IC(0.000 ns) + CELL(2.500 ns) = 39.700 ns; Loc. = EC2_I; Fanout = 31; MEM Node = 'lpm_rom0:inst29\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[3\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { lpm_rom0:inst29|lpm_rom:lpm_rom_component|altrom:srom|q[3]~mem_cell_ra0 lpm_rom0:inst29|lpm_rom:lpm_rom_component|altrom:srom|q[3] } "NODE_NAME" } } { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(9.600 ns) + CELL(2.700 ns) 52.000 ns reg_file:inst31\|mux_8:inst2\|Mux6~0 7 COMB LC6_E29 1 " "Info: 7: + IC(9.600 ns) + CELL(2.700 ns) = 52.000 ns; Loc. = LC6_E29; Fanout = 1; COMB Node = 'reg_file:inst31\|mux_8:inst2\|Mux6~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.300 ns" { lpm_rom0:inst29|lpm_rom:lpm_rom_component|altrom:srom|q[3] reg_file:inst31|mux_8:inst2|Mux6~0 } "NODE_NAME" } } { "../reg_file/mux_8/mux_8.vhd" "" { Text "C:/Repos/284Processor/reg_file/mux_8/mux_8.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.700 ns) 55.200 ns reg_file:inst31\|mux_8:inst2\|Mux6~1 8 COMB LC1_E29 2 " "Info: 8: + IC(0.500 ns) + CELL(2.700 ns) = 55.200 ns; Loc. = LC1_E29; Fanout = 2; COMB Node = 'reg_file:inst31\|mux_8:inst2\|Mux6~1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.200 ns" { reg_file:inst31|mux_8:inst2|Mux6~0 reg_file:inst31|mux_8:inst2|Mux6~1 } "NODE_NAME" } } { "../reg_file/mux_8/mux_8.vhd" "" { Text "C:/Repos/284Processor/reg_file/mux_8/mux_8.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.800 ns) + CELL(2.700 ns) 60.700 ns reg_file:inst31\|mux_8:inst2\|Mux6~4 9 COMB LC1_E34 27 " "Info: 9: + IC(2.800 ns) + CELL(2.700 ns) = 60.700 ns; Loc. = LC1_E34; Fanout = 27; COMB Node = 'reg_file:inst31\|mux_8:inst2\|Mux6~4'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.500 ns" { reg_file:inst31|mux_8:inst2|Mux6~1 reg_file:inst31|mux_8:inst2|Mux6~4 } "NODE_NAME" } } { "../reg_file/mux_8/mux_8.vhd" "" { Text "C:/Repos/284Processor/reg_file/mux_8/mux_8.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.800 ns) + CELL(2.700 ns) 70.200 ns alu:inst32\|Mux39~32 10 COMB LC2_H8 1 " "Info: 10: + IC(6.800 ns) + CELL(2.700 ns) = 70.200 ns; Loc. = LC2_H8; Fanout = 1; COMB Node = 'alu:inst32\|Mux39~32'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.500 ns" { reg_file:inst31|mux_8:inst2|Mux6~4 alu:inst32|Mux39~32 } "NODE_NAME" } } { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.900 ns) + CELL(2.700 ns) 75.800 ns alu:inst32\|Mux39~19 11 COMB LC8_H17 1 " "Info: 11: + IC(2.900 ns) + CELL(2.700 ns) = 75.800 ns; Loc. = LC8_H17; Fanout = 1; COMB Node = 'alu:inst32\|Mux39~19'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.600 ns" { alu:inst32|Mux39~32 alu:inst32|Mux39~19 } "NODE_NAME" } } { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.000 ns) 78.300 ns alu:inst32\|Mux39~49 12 COMB LC1_H17 1 " "Info: 12: + IC(0.500 ns) + CELL(2.000 ns) = 78.300 ns; Loc. = LC1_H17; Fanout = 1; COMB Node = 'alu:inst32\|Mux39~49'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { alu:inst32|Mux39~19 alu:inst32|Mux39~49 } "NODE_NAME" } } { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.000 ns) 80.300 ns alu:inst32\|Mux39~31 13 COMB LC2_H17 1 " "Info: 13: + IC(0.000 ns) + CELL(2.000 ns) = 80.300 ns; Loc. = LC2_H17; Fanout = 1; COMB Node = 'alu:inst32\|Mux39~31'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.000 ns" { alu:inst32|Mux39~49 alu:inst32|Mux39~31 } "NODE_NAME" } } { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.200 ns) + CELL(2.400 ns) 85.900 ns alu:inst32\|Mux39~29 14 COMB LC5_H2 1 " "Info: 14: + IC(3.200 ns) + CELL(2.400 ns) = 85.900 ns; Loc. = LC5_H2; Fanout = 1; COMB Node = 'alu:inst32\|Mux39~29'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.600 ns" { alu:inst32|Mux39~31 alu:inst32|Mux39~29 } "NODE_NAME" } } { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.400 ns) 88.800 ns alu:inst32\|d\[7\]~51 15 COMB LC6_H2 8 " "Info: 15: + IC(0.500 ns) + CELL(2.400 ns) = 88.800 ns; Loc. = LC6_H2; Fanout = 8; COMB Node = 'alu:inst32\|d\[7\]~51'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { alu:inst32|Mux39~29 alu:inst32|d[7]~51 } "NODE_NAME" } } { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(7.400 ns) + CELL(2.400 ns) 98.600 ns alu:inst32\|d\[4\] 16 REG LC2_E21 18 " "Info: 16: + IC(7.400 ns) + CELL(2.400 ns) = 98.600 ns; Loc. = LC2_E21; Fanout = 18; REG Node = 'alu:inst32\|d\[4\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.800 ns" { alu:inst32|d[7]~51 alu:inst32|d[4] } "NODE_NAME" } } { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "46.900 ns ( 47.57 % ) " "Info: Total cell delay = 46.900 ns ( 47.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "51.700 ns ( 52.43 % ) " "Info: Total interconnect delay = 51.700 ns ( 52.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "98.600 ns" { clk_fast Clock1Hz:inst|clockTmp clock_splitter:inst19|out_clk1 PC:inst3|pre_count[0] lpm_rom0:inst29|lpm_rom:lpm_rom_component|altrom:srom|q[3]~mem_cell_ra0 lpm_rom0:inst29|lpm_rom:lpm_rom_component|altrom:srom|q[3] reg_file:inst31|mux_8:inst2|Mux6~0 reg_file:inst31|mux_8:inst2|Mux6~1 reg_file:inst31|mux_8:inst2|Mux6~4 alu:inst32|Mux39~32 alu:inst32|Mux39~19 alu:inst32|Mux39~49 alu:inst32|Mux39~31 alu:inst32|Mux39~29 alu:inst32|d[7]~51 alu:inst32|d[4] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "98.600 ns" { clk_fast {} clk_fast~out {} Clock1Hz:inst|clockTmp {} clock_splitter:inst19|out_clk1 {} PC:inst3|pre_count[0] {} lpm_rom0:inst29|lpm_rom:lpm_rom_component|altrom:srom|q[3]~mem_cell_ra0 {} lpm_rom0:inst29|lpm_rom:lpm_rom_component|altrom:srom|q[3] {} reg_file:inst31|mux_8:inst2|Mux6~0 {} reg_file:inst31|mux_8:inst2|Mux6~1 {} reg_file:inst31|mux_8:inst2|Mux6~4 {} alu:inst32|Mux39~32 {} alu:inst32|Mux39~19 {} alu:inst32|Mux39~49 {} alu:inst32|Mux39~31 {} alu:inst32|Mux39~29 {} alu:inst32|d[7]~51 {} alu:inst32|d[4] {} } { 0.000ns 0.000ns 4.100ns 2.900ns 6.100ns 4.400ns 0.000ns 9.600ns 0.500ns 2.800ns 6.800ns 2.900ns 0.500ns 0.000ns 3.200ns 0.500ns 7.400ns } { 0.000ns 2.900ns 1.400ns 1.400ns 1.400ns 12.600ns 2.500ns 2.700ns 2.700ns 2.700ns 2.700ns 2.700ns 2.000ns 2.000ns 2.400ns 2.400ns 2.400ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 27 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "15.500 ns + Longest register pin " "Info: + Longest register to pin delay is 15.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns alu:inst32\|d\[4\] 1 REG LC2_E21 18 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC2_E21; Fanout = 18; REG Node = 'alu:inst32\|d\[4\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { alu:inst32|d[4] } "NODE_NAME" } } { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.600 ns) + CELL(2.700 ns) 6.300 ns ram_mux:inst13\|lpm_mux:lpm_mux_component\|muxlut:\$00017\|result_node~3 2 COMB LC5_E5 1 " "Info: 2: + IC(3.600 ns) + CELL(2.700 ns) = 6.300 ns; Loc. = LC5_E5; Fanout = 1; COMB Node = 'ram_mux:inst13\|lpm_mux:lpm_mux_component\|muxlut:\$00017\|result_node~3'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.300 ns" { alu:inst32|d[4] ram_mux:inst13|lpm_mux:lpm_mux_component|muxlut:$00017|result_node~3 } "NODE_NAME" } } { "muxlut.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/muxlut.tdf" 128 5 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.200 ns) + CELL(5.000 ns) 15.500 ns write_data\[4\] 3 PIN PIN_146 0 " "Info: 3: + IC(4.200 ns) + CELL(5.000 ns) = 15.500 ns; Loc. = PIN_146; Fanout = 0; PIN Node = 'write_data\[4\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.200 ns" { ram_mux:inst13|lpm_mux:lpm_mux_component|muxlut:$00017|result_node~3 write_data[4] } "NODE_NAME" } } { "processor.bdf" "" { Schematic "C:/Repos/284Processor/Processor/processor.bdf" { { 552 2864 3040 568 "write_data\[7..0\]" "" } { 160 1560 1635 176 "write_data\[7..0\]" "" } { 120 3632 3752 136 "write_data\[7..0\]" "" } { 544 2792 2875 560 "write_data\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.700 ns ( 49.68 % ) " "Info: Total cell delay = 7.700 ns ( 49.68 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.800 ns ( 50.32 % ) " "Info: Total interconnect delay = 7.800 ns ( 50.32 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "15.500 ns" { alu:inst32|d[4] ram_mux:inst13|lpm_mux:lpm_mux_component|muxlut:$00017|result_node~3 write_data[4] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "15.500 ns" { alu:inst32|d[4] {} ram_mux:inst13|lpm_mux:lpm_mux_component|muxlut:$00017|result_node~3 {} write_data[4] {} } { 0.000ns 3.600ns 4.200ns } { 0.000ns 2.700ns 5.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "98.600 ns" { clk_fast Clock1Hz:inst|clockTmp clock_splitter:inst19|out_clk1 PC:inst3|pre_count[0] lpm_rom0:inst29|lpm_rom:lpm_rom_component|altrom:srom|q[3]~mem_cell_ra0 lpm_rom0:inst29|lpm_rom:lpm_rom_component|altrom:srom|q[3] reg_file:inst31|mux_8:inst2|Mux6~0 reg_file:inst31|mux_8:inst2|Mux6~1 reg_file:inst31|mux_8:inst2|Mux6~4 alu:inst32|Mux39~32 alu:inst32|Mux39~19 alu:inst32|Mux39~49 alu:inst32|Mux39~31 alu:inst32|Mux39~29 alu:inst32|d[7]~51 alu:inst32|d[4] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "98.600 ns" { clk_fast {} clk_fast~out {} Clock1Hz:inst|clockTmp {} clock_splitter:inst19|out_clk1 {} PC:inst3|pre_count[0] {} lpm_rom0:inst29|lpm_rom:lpm_rom_component|altrom:srom|q[3]~mem_cell_ra0 {} lpm_rom0:inst29|lpm_rom:lpm_rom_component|altrom:srom|q[3] {} reg_file:inst31|mux_8:inst2|Mux6~0 {} reg_file:inst31|mux_8:inst2|Mux6~1 {} reg_file:inst31|mux_8:inst2|Mux6~4 {} alu:inst32|Mux39~32 {} alu:inst32|Mux39~19 {} alu:inst32|Mux39~49 {} alu:inst32|Mux39~31 {} alu:inst32|Mux39~29 {} alu:inst32|d[7]~51 {} alu:inst32|d[4] {} } { 0.000ns 0.000ns 4.100ns 2.900ns 6.100ns 4.400ns 0.000ns 9.600ns 0.500ns 2.800ns 6.800ns 2.900ns 0.500ns 0.000ns 3.200ns 0.500ns 7.400ns } { 0.000ns 2.900ns 1.400ns 1.400ns 1.400ns 12.600ns 2.500ns 2.700ns 2.700ns 2.700ns 2.700ns 2.700ns 2.000ns 2.000ns 2.400ns 2.400ns 2.400ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "15.500 ns" { alu:inst32|d[4] ram_mux:inst13|lpm_mux:lpm_mux_component|muxlut:$00017|result_node~3 write_data[4] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "15.500 ns" { alu:inst32|d[4] {} ram_mux:inst13|lpm_mux:lpm_mux_component|muxlut:$00017|result_node~3 {} write_data[4] {} } { 0.000ns 3.600ns 4.200ns } { 0.000ns 2.700ns 5.000ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "LED_reg\[1\] display\[2\] 32.300 ns Longest " "Info: Longest tpd from source pin \"LED_reg\[1\]\" to destination pin \"display\[2\]\" is 32.300 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns LED_reg\[1\] 1 PIN PIN_210 28 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_210; Fanout = 28; PIN Node = 'LED_reg\[1\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED_reg[1] } "NODE_NAME" } } { "processor.bdf" "" { Schematic "C:/Repos/284Processor/Processor/processor.bdf" { { -32 -8 160 -16 "LED_reg\[2..0\]" "" } { 176 1568 1644 192 "LED_reg\[2..0\]" "" } { -40 160 236 -24 "LED_reg\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(7.800 ns) + CELL(2.700 ns) 13.400 ns reg_file:inst31\|mux_8:inst3\|Mux5~0 2 COMB LC7_E11 1 " "Info: 2: + IC(7.800 ns) + CELL(2.700 ns) = 13.400 ns; Loc. = LC7_E11; Fanout = 1; COMB Node = 'reg_file:inst31\|mux_8:inst3\|Mux5~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.500 ns" { LED_reg[1] reg_file:inst31|mux_8:inst3|Mux5~0 } "NODE_NAME" } } { "../reg_file/mux_8/mux_8.vhd" "" { Text "C:/Repos/284Processor/reg_file/mux_8/mux_8.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.700 ns) 16.600 ns reg_file:inst31\|mux_8:inst3\|Mux5~1 3 COMB LC3_E11 1 " "Info: 3: + IC(0.500 ns) + CELL(2.700 ns) = 16.600 ns; Loc. = LC3_E11; Fanout = 1; COMB Node = 'reg_file:inst31\|mux_8:inst3\|Mux5~1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.200 ns" { reg_file:inst31|mux_8:inst3|Mux5~0 reg_file:inst31|mux_8:inst3|Mux5~1 } "NODE_NAME" } } { "../reg_file/mux_8/mux_8.vhd" "" { Text "C:/Repos/284Processor/reg_file/mux_8/mux_8.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.400 ns) + CELL(2.700 ns) 23.700 ns reg_file:inst31\|mux_8:inst3\|Mux5~4 4 COMB LC3_E43 1 " "Info: 4: + IC(4.400 ns) + CELL(2.700 ns) = 23.700 ns; Loc. = LC3_E43; Fanout = 1; COMB Node = 'reg_file:inst31\|mux_8:inst3\|Mux5~4'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.100 ns" { reg_file:inst31|mux_8:inst3|Mux5~1 reg_file:inst31|mux_8:inst3|Mux5~4 } "NODE_NAME" } } { "../reg_file/mux_8/mux_8.vhd" "" { Text "C:/Repos/284Processor/reg_file/mux_8/mux_8.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.600 ns) + CELL(5.000 ns) 32.300 ns display\[2\] 5 PIN PIN_153 0 " "Info: 5: + IC(3.600 ns) + CELL(5.000 ns) = 32.300 ns; Loc. = PIN_153; Fanout = 0; PIN Node = 'display\[2\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.600 ns" { reg_file:inst31|mux_8:inst3|Mux5~4 display[2] } "NODE_NAME" } } { "processor.bdf" "" { Schematic "C:/Repos/284Processor/Processor/processor.bdf" { { 680 2864 3040 696 "display\[7..0\]" "" } { 160 1888 1960 176 "display\[7..0\]" "" } { 672 2792 2885 688 "display\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "16.000 ns ( 49.54 % ) " "Info: Total cell delay = 16.000 ns ( 49.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "16.300 ns ( 50.46 % ) " "Info: Total interconnect delay = 16.300 ns ( 50.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "32.300 ns" { LED_reg[1] reg_file:inst31|mux_8:inst3|Mux5~0 reg_file:inst31|mux_8:inst3|Mux5~1 reg_file:inst31|mux_8:inst3|Mux5~4 display[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "32.300 ns" { LED_reg[1] {} LED_reg[1]~out {} reg_file:inst31|mux_8:inst3|Mux5~0 {} reg_file:inst31|mux_8:inst3|Mux5~1 {} reg_file:inst31|mux_8:inst3|Mux5~4 {} display[2] {} } { 0.000ns 0.000ns 7.800ns 0.500ns 4.400ns 3.600ns } { 0.000ns 2.900ns 2.700ns 2.700ns 2.700ns 5.000ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "display_buddy:inst33\|data_out\[1\] dip_switch\[1\] clk_fast 5.800 ns register " "Info: th for register \"display_buddy:inst33\|data_out\[1\]\" (data pin = \"dip_switch\[1\]\", clock pin = \"clk_fast\") is 5.800 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_fast destination 20.600 ns + Longest register " "Info: + Longest clock path from clock \"clk_fast\" to destination register is 20.600 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns clk_fast 1 CLK PIN_91 18 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_91; Fanout = 18; CLK Node = 'clk_fast'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_fast } "NODE_NAME" } } { "processor.bdf" "" { Schematic "C:/Repos/284Processor/Processor/processor.bdf" { { 8 -8 160 24 "clk_fast" "" } { 0 160 216 16 "clk_fast" "" } { 112 64 114 128 "clk_fast" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.100 ns) + CELL(1.400 ns) 8.400 ns Clock1Hz:inst\|clockTmp 2 REG LC5_C12 6 " "Info: 2: + IC(4.100 ns) + CELL(1.400 ns) = 8.400 ns; Loc. = LC5_C12; Fanout = 6; REG Node = 'Clock1Hz:inst\|clockTmp'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.500 ns" { clk_fast Clock1Hz:inst|clockTmp } "NODE_NAME" } } { "clock1hz.vhd" "" { Text "C:/Repos/284Processor/Processor/clock1hz.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.900 ns) + CELL(1.400 ns) 12.700 ns clock_splitter:inst19\|out_clk2 3 REG LC1_C18 96 " "Info: 3: + IC(2.900 ns) + CELL(1.400 ns) = 12.700 ns; Loc. = LC1_C18; Fanout = 96; REG Node = 'clock_splitter:inst19\|out_clk2'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.300 ns" { Clock1Hz:inst|clockTmp clock_splitter:inst19|out_clk2 } "NODE_NAME" } } { "../clock_splitter/clock_splitter.vhd" "" { Text "C:/Repos/284Processor/clock_splitter/clock_splitter.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(7.900 ns) + CELL(0.000 ns) 20.600 ns display_buddy:inst33\|data_out\[1\] 4 REG LC7_E49 2 " "Info: 4: + IC(7.900 ns) + CELL(0.000 ns) = 20.600 ns; Loc. = LC7_E49; Fanout = 2; REG Node = 'display_buddy:inst33\|data_out\[1\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.900 ns" { clock_splitter:inst19|out_clk2 display_buddy:inst33|data_out[1] } "NODE_NAME" } } { "display_buddy/display_buddy.vhd" "" { Text "C:/Repos/284Processor/Processor/display_buddy/display_buddy.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.700 ns ( 27.67 % ) " "Info: Total cell delay = 5.700 ns ( 27.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "14.900 ns ( 72.33 % ) " "Info: Total interconnect delay = 14.900 ns ( 72.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "20.600 ns" { clk_fast Clock1Hz:inst|clockTmp clock_splitter:inst19|out_clk2 display_buddy:inst33|data_out[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "20.600 ns" { clk_fast {} clk_fast~out {} Clock1Hz:inst|clockTmp {} clock_splitter:inst19|out_clk2 {} display_buddy:inst33|data_out[1] {} } { 0.000ns 0.000ns 4.100ns 2.900ns 7.900ns } { 0.000ns 2.900ns 1.400ns 1.400ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "3.100 ns + " "Info: + Micro hold delay of destination is 3.100 ns" {  } { { "display_buddy/display_buddy.vhd" "" { Text "C:/Repos/284Processor/Processor/display_buddy/display_buddy.vhd" 32 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "17.900 ns - Shortest pin register " "Info: - Shortest pin to register delay is 17.900 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(10.300 ns) 10.300 ns dip_switch\[1\] 1 PIN PIN_34 2 " "Info: 1: + IC(0.000 ns) + CELL(10.300 ns) = 10.300 ns; Loc. = PIN_34; Fanout = 2; PIN Node = 'dip_switch\[1\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { dip_switch[1] } "NODE_NAME" } } { "processor.bdf" "" { Schematic "C:/Repos/284Processor/Processor/processor.bdf" { { 408 2216 2384 424 "dip_switch\[7..0\]" "" } { 192 2440 2516 208 "dip_switch\[7..0\]" "" } { 400 2384 2468 416 "dip_switch\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.700 ns) + CELL(2.700 ns) 15.700 ns display_buddy:inst33\|data_out~56 2 COMB LC8_E49 1 " "Info: 2: + IC(2.700 ns) + CELL(2.700 ns) = 15.700 ns; Loc. = LC8_E49; Fanout = 1; COMB Node = 'display_buddy:inst33\|data_out~56'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.400 ns" { dip_switch[1] display_buddy:inst33|data_out~56 } "NODE_NAME" } } { "display_buddy/display_buddy.vhd" "" { Text "C:/Repos/284Processor/Processor/display_buddy/display_buddy.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(1.700 ns) 17.900 ns display_buddy:inst33\|data_out\[1\] 3 REG LC7_E49 2 " "Info: 3: + IC(0.500 ns) + CELL(1.700 ns) = 17.900 ns; Loc. = LC7_E49; Fanout = 2; REG Node = 'display_buddy:inst33\|data_out\[1\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.200 ns" { display_buddy:inst33|data_out~56 display_buddy:inst33|data_out[1] } "NODE_NAME" } } { "display_buddy/display_buddy.vhd" "" { Text "C:/Repos/284Processor/Processor/display_buddy/display_buddy.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "14.700 ns ( 82.12 % ) " "Info: Total cell delay = 14.700 ns ( 82.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.200 ns ( 17.88 % ) " "Info: Total interconnect delay = 3.200 ns ( 17.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "17.900 ns" { dip_switch[1] display_buddy:inst33|data_out~56 display_buddy:inst33|data_out[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "17.900 ns" { dip_switch[1] {} dip_switch[1]~out {} display_buddy:inst33|data_out~56 {} display_buddy:inst33|data_out[1] {} } { 0.000ns 0.000ns 2.700ns 0.500ns } { 0.000ns 10.300ns 2.700ns 1.700ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "20.600 ns" { clk_fast Clock1Hz:inst|clockTmp clock_splitter:inst19|out_clk2 display_buddy:inst33|data_out[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "20.600 ns" { clk_fast {} clk_fast~out {} Clock1Hz:inst|clockTmp {} clock_splitter:inst19|out_clk2 {} display_buddy:inst33|data_out[1] {} } { 0.000ns 0.000ns 4.100ns 2.900ns 7.900ns } { 0.000ns 2.900ns 1.400ns 1.400ns 0.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "17.900 ns" { dip_switch[1] display_buddy:inst33|data_out~56 display_buddy:inst33|data_out[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "17.900 ns" { dip_switch[1] {} dip_switch[1]~out {} display_buddy:inst33|data_out~56 {} display_buddy:inst33|data_out[1] {} } { 0.000ns 0.000ns 2.700ns 0.500ns } { 0.000ns 10.300ns 2.700ns 1.700ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 45 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 45 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "192 " "Info: Peak virtual memory: 192 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 19 05:26:59 2013 " "Info: Processing ended: Thu Dec 19 05:26:59 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
