[#Zicbop,reftext="Cache Block Prefetch Instructions"]
=== Cache Block Prefetch Instructions

Cache block prefetch instructions are hints to the hardware to indicate that
software intends to perform a particular type of memory access in the near
future. The types of memory accesses are instruction fetch, data read (i.e.
load), and data write (i.e. store).

An implementation is not required to perform any memory accesses in response to
a cache block prefetch instruction.

The following instructions comprise the Zicbop extension:

[%header,cols="^1,^1,4,8"]
|===
|RV32
|RV64
|Mnemonic
|Instruction

|&#10003;
|&#10003;
|prefetch.i _base_, _offset_
|<<#insns-prefetch_i>>

|&#10003;
|&#10003;
|prefetch.r _base_, _offset_
|<<#insns-prefetch_r>>

|&#10003;
|&#10003;
|prefetch.w _base_, _offset_
|<<#insns-prefetch_w>>

|===
