// Seed: 3852838108
`resetall
module module_0 (
    output logic id_0,
    input logic id_1,
    input logic id_2,
    output id_3,
    output id_4,
    output tri0 id_5,
    output id_6,
    input logic id_7,
    output logic id_8
);
  logic id_9, id_10, id_11, id_12, id_13, id_14, id_15, id_16, id_17, id_18;
  logic id_19;
  type_32(
      "", 1, 1'h0 ^ id_14
  );
  assign id_0 = id_14 - id_9 ? id_14 : 1 ? id_2 : id_1;
  logic id_20;
  logic id_21;
  logic id_22 = 1 - 1;
  logic id_23;
  logic id_24;
  assign id_5[1] = (id_18);
endmodule
module module_1 (
    input id_0,
    input logic id_1,
    output id_2,
    output id_3,
    input id_4,
    output logic id_5,
    input logic id_6,
    input logic id_7,
    output logic id_8
);
  always begin
    id_5 = 1;
  end
  logic id_9;
endmodule
