simulator lang=spectre

include "../../../SUBCKTS/bitcell.scs"

//============================================
// Define VDD and VSS
//============================================
VVDD (VDD 0) vsource dc=pvdda
VVSS (VSS 0) vsource dc=0
VVBP (VBP 0) vsource dc=pvdda
VVBN (VBN 0) vsource dc=0

//============================================
// Circuit to sweep WL 
//============================================

ICell (BL BLB WL VDD VBP VSS VBN) BITCELL


VBL (BL 0) vsource dc=pvbl
VBLB (BLB 0) vsource dc=pvblb

// sweep WL
VVIN (WL 0) vsource dc=pvin


