library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_unsigned.all;

  
entity AndGate is
    port (
          A: in std_logic;
          B: in std_logic;
          X: out std_logic;
    );
end entity;
	 
architecture rtl of AndGate is
   X <=  A and B;
end architecture;
