Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date              : Sat May 21 12:35:58 2022
| Host              : NGHIA running 64-bit major release  (build 9200)
| Command           : report_timing_summary -max_paths 10 -file fifo_timing_summary_routed.rpt -pb fifo_timing_summary_routed.pb -rpx fifo_timing_summary_routed.rpx -warn_on_violation
| Design            : fifo
| Device            : xcku5p-ffvb676
| Speed File        : -2  PRODUCTION 1.27 08-13-2019
| Temperature Grade : E
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 10 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.419        0.000                      0                   31        0.057        0.000                      0                   31        0.886        0.000                       0                    13  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 1.429}        2.857           350.017         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 1.419        0.000                      0                   31        0.057        0.000                      0                   31        0.886        0.000                       0                    13  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        1.419ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.057ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.886ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.419ns  (required time - arrival time)
  Source:                 inst1/wr_tmp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.429ns period=2.857ns})
  Destination:            inst2/mem_reg_bram_0/ENBWREN
                            (rising edge-triggered cell RAMB18E2 clocked by clk  {rise@0.000ns fall@1.429ns period=2.857ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.857ns  (clk rise@2.857ns - clk rise@0.000ns)
  Data Path Delay:        1.015ns  (logic 0.328ns (32.315%)  route 0.687ns (67.685%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.605ns = ( 4.462 - 2.857 ) 
    Source Clock Delay      (SCD):    2.124ns
    Clock Pessimism Removal (CPR):    0.474ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.649ns (routing 0.010ns, distribution 0.639ns)
  Clock Net Delay (Destination): 0.592ns (routing 0.009ns, distribution 0.583ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E13                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.243     1.243 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.243    clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.243 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.447    clk_IBUF
    BUFGCE_HDIO_X1Y6     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.475 r  clk_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=12, routed)          0.649     2.124    inst1/CLK
    SLICE_X38Y201        FDRE                                         r  inst1/wr_tmp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y201        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.081     2.205 r  inst1/wr_tmp_reg[1]/Q
                         net (fo=7, routed)           0.300     2.505    inst1/wr_tmp_reg[3]_0[1]
    SLICE_X39Y201        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.124     2.629 f  inst1/full_OBUF_inst_i_2/O
                         net (fo=6, routed)           0.110     2.739    inst1/full_OBUF_inst_i_2_n_0
    SLICE_X39Y202        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.123     2.862 r  inst1/mem_reg_bram_0_i_2/O
                         net (fo=2, routed)           0.277     3.139    inst2/WEBWE[0]
    RAMB18_X3Y80         RAMB18E2                                     r  inst2/mem_reg_bram_0/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.857     2.857 r  
    E13                                               0.000     2.857 r  clk (IN)
                         net (fo=0)                   0.000     2.857    clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.820     3.677 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.677    clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     3.677 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     3.846    clk_IBUF
    BUFGCE_HDIO_X1Y6     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     3.870 r  clk_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=12, routed)          0.592     4.462    inst2/CLK
    RAMB18_X3Y80         RAMB18E2                                     r  inst2/mem_reg_bram_0/CLKBWRCLK
                         clock pessimism              0.474     4.936    
                         clock uncertainty           -0.035     4.901    
    RAMB18_X3Y80         RAMB18E2 (Setup_RAMB18E2_L_RAMB180_CLKBWRCLK_ENBWREN)
                                                     -0.342     4.559    inst2/mem_reg_bram_0
  -------------------------------------------------------------------
                         required time                          4.559    
                         arrival time                          -3.139    
  -------------------------------------------------------------------
                         slack                                  1.419    

Slack (MET) :             1.433ns  (required time - arrival time)
  Source:                 inst1/wr_tmp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.429ns period=2.857ns})
  Destination:            inst2/mem_reg_bram_0/ENARDEN
                            (rising edge-triggered cell RAMB18E2 clocked by clk  {rise@0.000ns fall@1.429ns period=2.857ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.857ns  (clk rise@2.857ns - clk rise@0.000ns)
  Data Path Delay:        0.997ns  (logic 0.256ns (25.677%)  route 0.741ns (74.323%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.601ns = ( 4.458 - 2.857 ) 
    Source Clock Delay      (SCD):    2.124ns
    Clock Pessimism Removal (CPR):    0.474ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.649ns (routing 0.010ns, distribution 0.639ns)
  Clock Net Delay (Destination): 0.588ns (routing 0.009ns, distribution 0.579ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E13                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.243     1.243 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.243    clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.243 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.447    clk_IBUF
    BUFGCE_HDIO_X1Y6     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.475 r  clk_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=12, routed)          0.649     2.124    inst1/CLK
    SLICE_X38Y201        FDRE                                         r  inst1/wr_tmp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y201        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.081     2.205 r  inst1/wr_tmp_reg[1]/Q
                         net (fo=7, routed)           0.300     2.505    inst1/wr_tmp_reg[3]_0[1]
    SLICE_X39Y201        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.124     2.629 f  inst1/full_OBUF_inst_i_2/O
                         net (fo=6, routed)           0.158     2.787    inst1/full_OBUF_inst_i_2_n_0
    SLICE_X39Y202        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.051     2.838 r  inst1/mem_reg_bram_0_i_1/O
                         net (fo=1, routed)           0.283     3.121    inst2/p_2_in
    RAMB18_X3Y80         RAMB18E2                                     r  inst2/mem_reg_bram_0/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.857     2.857 r  
    E13                                               0.000     2.857 r  clk (IN)
                         net (fo=0)                   0.000     2.857    clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.820     3.677 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.677    clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     3.677 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     3.846    clk_IBUF
    BUFGCE_HDIO_X1Y6     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     3.870 r  clk_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=12, routed)          0.588     4.458    inst2/CLK
    RAMB18_X3Y80         RAMB18E2                                     r  inst2/mem_reg_bram_0/CLKARDCLK
                         clock pessimism              0.474     4.932    
                         clock uncertainty           -0.035     4.897    
    RAMB18_X3Y80         RAMB18E2 (Setup_RAMB18E2_L_RAMB180_CLKARDCLK_ENARDEN)
                                                     -0.342     4.555    inst2/mem_reg_bram_0
  -------------------------------------------------------------------
                         required time                          4.555    
                         arrival time                          -3.121    
  -------------------------------------------------------------------
                         slack                                  1.433    

Slack (MET) :             1.454ns  (required time - arrival time)
  Source:                 inst1/wr_tmp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.429ns period=2.857ns})
  Destination:            inst2/mem_reg_bram_0/WEBWE[0]
                            (rising edge-triggered cell RAMB18E2 clocked by clk  {rise@0.000ns fall@1.429ns period=2.857ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.857ns  (clk rise@2.857ns - clk rise@0.000ns)
  Data Path Delay:        0.928ns  (logic 0.328ns (35.345%)  route 0.600ns (64.655%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.605ns = ( 4.462 - 2.857 ) 
    Source Clock Delay      (SCD):    2.124ns
    Clock Pessimism Removal (CPR):    0.474ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.649ns (routing 0.010ns, distribution 0.639ns)
  Clock Net Delay (Destination): 0.592ns (routing 0.009ns, distribution 0.583ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E13                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.243     1.243 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.243    clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.243 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.447    clk_IBUF
    BUFGCE_HDIO_X1Y6     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.475 r  clk_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=12, routed)          0.649     2.124    inst1/CLK
    SLICE_X38Y201        FDRE                                         r  inst1/wr_tmp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y201        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.081     2.205 r  inst1/wr_tmp_reg[1]/Q
                         net (fo=7, routed)           0.300     2.505    inst1/wr_tmp_reg[3]_0[1]
    SLICE_X39Y201        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.124     2.629 f  inst1/full_OBUF_inst_i_2/O
                         net (fo=6, routed)           0.110     2.739    inst1/full_OBUF_inst_i_2_n_0
    SLICE_X39Y202        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.123     2.862 r  inst1/mem_reg_bram_0_i_2/O
                         net (fo=2, routed)           0.190     3.052    inst2/WEBWE[0]
    RAMB18_X3Y80         RAMB18E2                                     r  inst2/mem_reg_bram_0/WEBWE[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.857     2.857 r  
    E13                                               0.000     2.857 r  clk (IN)
                         net (fo=0)                   0.000     2.857    clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.820     3.677 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.677    clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     3.677 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     3.846    clk_IBUF
    BUFGCE_HDIO_X1Y6     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     3.870 r  clk_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=12, routed)          0.592     4.462    inst2/CLK
    RAMB18_X3Y80         RAMB18E2                                     r  inst2/mem_reg_bram_0/CLKBWRCLK
                         clock pessimism              0.474     4.936    
                         clock uncertainty           -0.035     4.901    
    RAMB18_X3Y80         RAMB18E2 (Setup_RAMB18E2_L_RAMB180_CLKBWRCLK_WEBWE[0])
                                                     -0.394     4.507    inst2/mem_reg_bram_0
  -------------------------------------------------------------------
                         required time                          4.507    
                         arrival time                          -3.052    
  -------------------------------------------------------------------
                         slack                                  1.454    

Slack (MET) :             1.611ns  (required time - arrival time)
  Source:                 inst1/wr_tmp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.429ns period=2.857ns})
  Destination:            inst1/wr_tmp_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.429ns period=2.857ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.857ns  (clk rise@2.857ns - clk rise@0.000ns)
  Data Path Delay:        1.124ns  (logic 0.256ns (22.776%)  route 0.868ns (77.224%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.569ns = ( 4.426 - 2.857 ) 
    Source Clock Delay      (SCD):    2.124ns
    Clock Pessimism Removal (CPR):    0.529ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.649ns (routing 0.010ns, distribution 0.639ns)
  Clock Net Delay (Destination): 0.556ns (routing 0.009ns, distribution 0.547ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E13                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.243     1.243 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.243    clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.243 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.447    clk_IBUF
    BUFGCE_HDIO_X1Y6     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.475 r  clk_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=12, routed)          0.649     2.124    inst1/CLK
    SLICE_X38Y201        FDRE                                         r  inst1/wr_tmp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y201        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.081     2.205 r  inst1/wr_tmp_reg[1]/Q
                         net (fo=7, routed)           0.300     2.505    inst1/wr_tmp_reg[3]_0[1]
    SLICE_X39Y201        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.124     2.629 r  inst1/full_OBUF_inst_i_2/O
                         net (fo=6, routed)           0.091     2.720    inst1/full_OBUF_inst_i_2_n_0
    SLICE_X39Y202        LUT6 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.051     2.771 r  inst1/wr_tmp[4]_i_1/O
                         net (fo=5, routed)           0.477     3.248    inst1/wr_tmp[4]_i_1_n_0
    SLICE_X38Y201        FDRE                                         r  inst1/wr_tmp_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.857     2.857 r  
    E13                                               0.000     2.857 r  clk (IN)
                         net (fo=0)                   0.000     2.857    clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.820     3.677 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.677    clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     3.677 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     3.846    clk_IBUF
    BUFGCE_HDIO_X1Y6     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     3.870 r  clk_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=12, routed)          0.556     4.426    inst1/CLK
    SLICE_X38Y201        FDRE                                         r  inst1/wr_tmp_reg[0]/C
                         clock pessimism              0.529     4.955    
                         clock uncertainty           -0.035     4.920    
    SLICE_X38Y201        FDRE (Setup_DFF_SLICEL_C_CE)
                                                     -0.060     4.860    inst1/wr_tmp_reg[0]
  -------------------------------------------------------------------
                         required time                          4.860    
                         arrival time                          -3.248    
  -------------------------------------------------------------------
                         slack                                  1.611    

Slack (MET) :             1.611ns  (required time - arrival time)
  Source:                 inst1/wr_tmp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.429ns period=2.857ns})
  Destination:            inst1/wr_tmp_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.429ns period=2.857ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.857ns  (clk rise@2.857ns - clk rise@0.000ns)
  Data Path Delay:        1.125ns  (logic 0.256ns (22.756%)  route 0.869ns (77.244%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.569ns = ( 4.426 - 2.857 ) 
    Source Clock Delay      (SCD):    2.124ns
    Clock Pessimism Removal (CPR):    0.529ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.649ns (routing 0.010ns, distribution 0.639ns)
  Clock Net Delay (Destination): 0.556ns (routing 0.009ns, distribution 0.547ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E13                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.243     1.243 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.243    clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.243 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.447    clk_IBUF
    BUFGCE_HDIO_X1Y6     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.475 r  clk_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=12, routed)          0.649     2.124    inst1/CLK
    SLICE_X38Y201        FDRE                                         r  inst1/wr_tmp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y201        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.081     2.205 r  inst1/wr_tmp_reg[1]/Q
                         net (fo=7, routed)           0.300     2.505    inst1/wr_tmp_reg[3]_0[1]
    SLICE_X39Y201        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.124     2.629 r  inst1/full_OBUF_inst_i_2/O
                         net (fo=6, routed)           0.091     2.720    inst1/full_OBUF_inst_i_2_n_0
    SLICE_X39Y202        LUT6 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.051     2.771 r  inst1/wr_tmp[4]_i_1/O
                         net (fo=5, routed)           0.478     3.249    inst1/wr_tmp[4]_i_1_n_0
    SLICE_X38Y201        FDRE                                         r  inst1/wr_tmp_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.857     2.857 r  
    E13                                               0.000     2.857 r  clk (IN)
                         net (fo=0)                   0.000     2.857    clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.820     3.677 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.677    clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     3.677 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     3.846    clk_IBUF
    BUFGCE_HDIO_X1Y6     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     3.870 r  clk_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=12, routed)          0.556     4.426    inst1/CLK
    SLICE_X38Y201        FDRE                                         r  inst1/wr_tmp_reg[4]/C
                         clock pessimism              0.529     4.955    
                         clock uncertainty           -0.035     4.920    
    SLICE_X38Y201        FDRE (Setup_DFF2_SLICEL_C_CE)
                                                     -0.059     4.861    inst1/wr_tmp_reg[4]
  -------------------------------------------------------------------
                         required time                          4.861    
                         arrival time                          -3.249    
  -------------------------------------------------------------------
                         slack                                  1.611    

Slack (MET) :             1.753ns  (required time - arrival time)
  Source:                 inst1/wr_tmp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.429ns period=2.857ns})
  Destination:            inst1/rd_tmp_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.429ns period=2.857ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.857ns  (clk rise@2.857ns - clk rise@0.000ns)
  Data Path Delay:        0.924ns  (logic 0.254ns (27.489%)  route 0.670ns (72.511%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.568ns = ( 4.425 - 2.857 ) 
    Source Clock Delay      (SCD):    2.124ns
    Clock Pessimism Removal (CPR):    0.472ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.649ns (routing 0.010ns, distribution 0.639ns)
  Clock Net Delay (Destination): 0.555ns (routing 0.009ns, distribution 0.546ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E13                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.243     1.243 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.243    clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.243 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.447    clk_IBUF
    BUFGCE_HDIO_X1Y6     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.475 r  clk_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=12, routed)          0.649     2.124    inst1/CLK
    SLICE_X38Y201        FDRE                                         r  inst1/wr_tmp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y201        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.081     2.205 r  inst1/wr_tmp_reg[1]/Q
                         net (fo=7, routed)           0.300     2.505    inst1/wr_tmp_reg[3]_0[1]
    SLICE_X39Y201        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.124     2.629 r  inst1/full_OBUF_inst_i_2/O
                         net (fo=6, routed)           0.102     2.731    inst1/full_OBUF_inst_i_2_n_0
    SLICE_X39Y202        LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.049     2.780 r  inst1/rd_tmp[4]_i_1/O
                         net (fo=5, routed)           0.268     3.048    inst1/rd_tmp[4]_i_1_n_0
    SLICE_X39Y201        FDRE                                         r  inst1/rd_tmp_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.857     2.857 r  
    E13                                               0.000     2.857 r  clk (IN)
                         net (fo=0)                   0.000     2.857    clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.820     3.677 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.677    clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     3.677 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     3.846    clk_IBUF
    BUFGCE_HDIO_X1Y6     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     3.870 r  clk_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=12, routed)          0.555     4.425    inst1/CLK
    SLICE_X39Y201        FDRE                                         r  inst1/rd_tmp_reg[0]/C
                         clock pessimism              0.472     4.897    
                         clock uncertainty           -0.035     4.862    
    SLICE_X39Y201        FDRE (Setup_DFF_SLICEL_C_CE)
                                                     -0.060     4.802    inst1/rd_tmp_reg[0]
  -------------------------------------------------------------------
                         required time                          4.802    
                         arrival time                          -3.048    
  -------------------------------------------------------------------
                         slack                                  1.753    

Slack (MET) :             1.753ns  (required time - arrival time)
  Source:                 inst1/wr_tmp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.429ns period=2.857ns})
  Destination:            inst1/rd_tmp_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.429ns period=2.857ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.857ns  (clk rise@2.857ns - clk rise@0.000ns)
  Data Path Delay:        0.924ns  (logic 0.254ns (27.489%)  route 0.670ns (72.511%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.568ns = ( 4.425 - 2.857 ) 
    Source Clock Delay      (SCD):    2.124ns
    Clock Pessimism Removal (CPR):    0.472ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.649ns (routing 0.010ns, distribution 0.639ns)
  Clock Net Delay (Destination): 0.555ns (routing 0.009ns, distribution 0.546ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E13                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.243     1.243 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.243    clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.243 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.447    clk_IBUF
    BUFGCE_HDIO_X1Y6     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.475 r  clk_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=12, routed)          0.649     2.124    inst1/CLK
    SLICE_X38Y201        FDRE                                         r  inst1/wr_tmp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y201        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.081     2.205 r  inst1/wr_tmp_reg[1]/Q
                         net (fo=7, routed)           0.300     2.505    inst1/wr_tmp_reg[3]_0[1]
    SLICE_X39Y201        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.124     2.629 r  inst1/full_OBUF_inst_i_2/O
                         net (fo=6, routed)           0.102     2.731    inst1/full_OBUF_inst_i_2_n_0
    SLICE_X39Y202        LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.049     2.780 r  inst1/rd_tmp[4]_i_1/O
                         net (fo=5, routed)           0.268     3.048    inst1/rd_tmp[4]_i_1_n_0
    SLICE_X39Y201        FDRE                                         r  inst1/rd_tmp_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.857     2.857 r  
    E13                                               0.000     2.857 r  clk (IN)
                         net (fo=0)                   0.000     2.857    clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.820     3.677 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.677    clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     3.677 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     3.846    clk_IBUF
    BUFGCE_HDIO_X1Y6     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     3.870 r  clk_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=12, routed)          0.555     4.425    inst1/CLK
    SLICE_X39Y201        FDRE                                         r  inst1/rd_tmp_reg[2]/C
                         clock pessimism              0.472     4.897    
                         clock uncertainty           -0.035     4.862    
    SLICE_X39Y201        FDRE (Setup_CFF_SLICEL_C_CE)
                                                     -0.060     4.802    inst1/rd_tmp_reg[2]
  -------------------------------------------------------------------
                         required time                          4.802    
                         arrival time                          -3.048    
  -------------------------------------------------------------------
                         slack                                  1.753    

Slack (MET) :             1.753ns  (required time - arrival time)
  Source:                 inst1/wr_tmp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.429ns period=2.857ns})
  Destination:            inst1/rd_tmp_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.429ns period=2.857ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.857ns  (clk rise@2.857ns - clk rise@0.000ns)
  Data Path Delay:        0.925ns  (logic 0.254ns (27.459%)  route 0.671ns (72.541%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.568ns = ( 4.425 - 2.857 ) 
    Source Clock Delay      (SCD):    2.124ns
    Clock Pessimism Removal (CPR):    0.472ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.649ns (routing 0.010ns, distribution 0.639ns)
  Clock Net Delay (Destination): 0.555ns (routing 0.009ns, distribution 0.546ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E13                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.243     1.243 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.243    clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.243 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.447    clk_IBUF
    BUFGCE_HDIO_X1Y6     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.475 r  clk_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=12, routed)          0.649     2.124    inst1/CLK
    SLICE_X38Y201        FDRE                                         r  inst1/wr_tmp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y201        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.081     2.205 r  inst1/wr_tmp_reg[1]/Q
                         net (fo=7, routed)           0.300     2.505    inst1/wr_tmp_reg[3]_0[1]
    SLICE_X39Y201        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.124     2.629 r  inst1/full_OBUF_inst_i_2/O
                         net (fo=6, routed)           0.102     2.731    inst1/full_OBUF_inst_i_2_n_0
    SLICE_X39Y202        LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.049     2.780 r  inst1/rd_tmp[4]_i_1/O
                         net (fo=5, routed)           0.269     3.049    inst1/rd_tmp[4]_i_1_n_0
    SLICE_X39Y201        FDRE                                         r  inst1/rd_tmp_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.857     2.857 r  
    E13                                               0.000     2.857 r  clk (IN)
                         net (fo=0)                   0.000     2.857    clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.820     3.677 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.677    clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     3.677 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     3.846    clk_IBUF
    BUFGCE_HDIO_X1Y6     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     3.870 r  clk_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=12, routed)          0.555     4.425    inst1/CLK
    SLICE_X39Y201        FDRE                                         r  inst1/rd_tmp_reg[1]/C
                         clock pessimism              0.472     4.897    
                         clock uncertainty           -0.035     4.862    
    SLICE_X39Y201        FDRE (Setup_BFF2_SLICEL_C_CE)
                                                     -0.059     4.803    inst1/rd_tmp_reg[1]
  -------------------------------------------------------------------
                         required time                          4.803    
                         arrival time                          -3.049    
  -------------------------------------------------------------------
                         slack                                  1.753    

Slack (MET) :             1.753ns  (required time - arrival time)
  Source:                 inst1/wr_tmp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.429ns period=2.857ns})
  Destination:            inst1/rd_tmp_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.429ns period=2.857ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.857ns  (clk rise@2.857ns - clk rise@0.000ns)
  Data Path Delay:        0.925ns  (logic 0.254ns (27.459%)  route 0.671ns (72.541%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.568ns = ( 4.425 - 2.857 ) 
    Source Clock Delay      (SCD):    2.124ns
    Clock Pessimism Removal (CPR):    0.472ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.649ns (routing 0.010ns, distribution 0.639ns)
  Clock Net Delay (Destination): 0.555ns (routing 0.009ns, distribution 0.546ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E13                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.243     1.243 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.243    clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.243 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.447    clk_IBUF
    BUFGCE_HDIO_X1Y6     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.475 r  clk_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=12, routed)          0.649     2.124    inst1/CLK
    SLICE_X38Y201        FDRE                                         r  inst1/wr_tmp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y201        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.081     2.205 r  inst1/wr_tmp_reg[1]/Q
                         net (fo=7, routed)           0.300     2.505    inst1/wr_tmp_reg[3]_0[1]
    SLICE_X39Y201        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.124     2.629 r  inst1/full_OBUF_inst_i_2/O
                         net (fo=6, routed)           0.102     2.731    inst1/full_OBUF_inst_i_2_n_0
    SLICE_X39Y202        LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.049     2.780 r  inst1/rd_tmp[4]_i_1/O
                         net (fo=5, routed)           0.269     3.049    inst1/rd_tmp[4]_i_1_n_0
    SLICE_X39Y201        FDRE                                         r  inst1/rd_tmp_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.857     2.857 r  
    E13                                               0.000     2.857 r  clk (IN)
                         net (fo=0)                   0.000     2.857    clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.820     3.677 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.677    clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     3.677 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     3.846    clk_IBUF
    BUFGCE_HDIO_X1Y6     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     3.870 r  clk_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=12, routed)          0.555     4.425    inst1/CLK
    SLICE_X39Y201        FDRE                                         r  inst1/rd_tmp_reg[3]/C
                         clock pessimism              0.472     4.897    
                         clock uncertainty           -0.035     4.862    
    SLICE_X39Y201        FDRE (Setup_DFF2_SLICEL_C_CE)
                                                     -0.059     4.803    inst1/rd_tmp_reg[3]
  -------------------------------------------------------------------
                         required time                          4.803    
                         arrival time                          -3.049    
  -------------------------------------------------------------------
                         slack                                  1.753    

Slack (MET) :             1.753ns  (required time - arrival time)
  Source:                 inst1/wr_tmp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.429ns period=2.857ns})
  Destination:            inst1/rd_tmp_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.429ns period=2.857ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.857ns  (clk rise@2.857ns - clk rise@0.000ns)
  Data Path Delay:        0.925ns  (logic 0.254ns (27.459%)  route 0.671ns (72.541%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.568ns = ( 4.425 - 2.857 ) 
    Source Clock Delay      (SCD):    2.124ns
    Clock Pessimism Removal (CPR):    0.472ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.649ns (routing 0.010ns, distribution 0.639ns)
  Clock Net Delay (Destination): 0.555ns (routing 0.009ns, distribution 0.546ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E13                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.243     1.243 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.243    clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.243 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.447    clk_IBUF
    BUFGCE_HDIO_X1Y6     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.475 r  clk_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=12, routed)          0.649     2.124    inst1/CLK
    SLICE_X38Y201        FDRE                                         r  inst1/wr_tmp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y201        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.081     2.205 r  inst1/wr_tmp_reg[1]/Q
                         net (fo=7, routed)           0.300     2.505    inst1/wr_tmp_reg[3]_0[1]
    SLICE_X39Y201        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.124     2.629 r  inst1/full_OBUF_inst_i_2/O
                         net (fo=6, routed)           0.102     2.731    inst1/full_OBUF_inst_i_2_n_0
    SLICE_X39Y202        LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.049     2.780 r  inst1/rd_tmp[4]_i_1/O
                         net (fo=5, routed)           0.269     3.049    inst1/rd_tmp[4]_i_1_n_0
    SLICE_X39Y201        FDRE                                         r  inst1/rd_tmp_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.857     2.857 r  
    E13                                               0.000     2.857 r  clk (IN)
                         net (fo=0)                   0.000     2.857    clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.820     3.677 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.677    clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     3.677 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     3.846    clk_IBUF
    BUFGCE_HDIO_X1Y6     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     3.870 r  clk_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=12, routed)          0.555     4.425    inst1/CLK
    SLICE_X39Y201        FDRE                                         r  inst1/rd_tmp_reg[4]/C
                         clock pessimism              0.472     4.897    
                         clock uncertainty           -0.035     4.862    
    SLICE_X39Y201        FDRE (Setup_CFF2_SLICEL_C_CE)
                                                     -0.059     4.803    inst1/rd_tmp_reg[4]
  -------------------------------------------------------------------
                         required time                          4.803    
                         arrival time                          -3.049    
  -------------------------------------------------------------------
                         slack                                  1.753    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 inst1/wr_tmp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.429ns period=2.857ns})
  Destination:            inst1/wr_tmp_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.429ns period=2.857ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.110ns  (logic 0.072ns (65.455%)  route 0.038ns (34.545%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.613ns
    Source Clock Delay      (SCD):    1.294ns
    Clock Pessimism Removal (CPR):    0.313ns
  Clock Net Delay (Source):      0.366ns (routing 0.007ns, distribution 0.359ns)
  Clock Net Delay (Destination): 0.417ns (routing 0.008ns, distribution 0.409ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E13                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.820     0.820 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.820    clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.820 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.911    clk_IBUF
    BUFGCE_HDIO_X1Y6     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.928 r  clk_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=12, routed)          0.366     1.294    inst1/CLK
    SLICE_X38Y201        FDRE                                         r  inst1/wr_tmp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y201        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.333 r  inst1/wr_tmp_reg[0]/Q
                         net (fo=7, routed)           0.032     1.365    inst1/wr_tmp_reg[3]_0[0]
    SLICE_X38Y201        LUT5 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.033     1.398 r  inst1/wr_tmp[4]_i_2/O
                         net (fo=1, routed)           0.006     1.404    inst1/wr_tmp[4]_i_2_n_0
    SLICE_X38Y201        FDRE                                         r  inst1/wr_tmp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E13                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.064     1.064 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.064    clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.064 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     1.177    clk_IBUF
    BUFGCE_HDIO_X1Y6     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     1.196 r  clk_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=12, routed)          0.417     1.613    inst1/CLK
    SLICE_X38Y201        FDRE                                         r  inst1/wr_tmp_reg[4]/C
                         clock pessimism             -0.313     1.300    
    SLICE_X38Y201        FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     1.347    inst1/wr_tmp_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.347    
                         arrival time                           1.404    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 inst1/rd_tmp_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.429ns period=2.857ns})
  Destination:            inst1/rd_tmp_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.429ns period=2.857ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.116ns  (logic 0.059ns (50.862%)  route 0.057ns (49.138%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.614ns
    Source Clock Delay      (SCD):    1.294ns
    Clock Pessimism Removal (CPR):    0.314ns
  Clock Net Delay (Source):      0.366ns (routing 0.007ns, distribution 0.359ns)
  Clock Net Delay (Destination): 0.418ns (routing 0.008ns, distribution 0.410ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E13                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.820     0.820 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.820    clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.820 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.911    clk_IBUF
    BUFGCE_HDIO_X1Y6     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.928 r  clk_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=12, routed)          0.366     1.294    inst1/CLK
    SLICE_X39Y201        FDRE                                         r  inst1/rd_tmp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y201        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     1.333 r  inst1/rd_tmp_reg[2]/Q
                         net (fo=6, routed)           0.051     1.384    inst1/Q[2]
    SLICE_X39Y201        LUT5 (Prop_C5LUT_SLICEL_I3_O)
                                                      0.020     1.404 r  inst1/rd_tmp[4]_i_2/O
                         net (fo=1, routed)           0.006     1.410    inst1/rd_tmp[4]_i_2_n_0
    SLICE_X39Y201        FDRE                                         r  inst1/rd_tmp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E13                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.064     1.064 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.064    clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.064 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     1.177    clk_IBUF
    BUFGCE_HDIO_X1Y6     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     1.196 r  clk_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=12, routed)          0.418     1.614    inst1/CLK
    SLICE_X39Y201        FDRE                                         r  inst1/rd_tmp_reg[4]/C
                         clock pessimism             -0.314     1.300    
    SLICE_X39Y201        FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.047     1.347    inst1/rd_tmp_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.347    
                         arrival time                           1.410    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 inst1/wr_tmp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.429ns period=2.857ns})
  Destination:            inst1/wr_tmp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.429ns period=2.857ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.122ns  (logic 0.074ns (60.656%)  route 0.048ns (39.344%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.613ns
    Source Clock Delay      (SCD):    1.294ns
    Clock Pessimism Removal (CPR):    0.313ns
  Clock Net Delay (Source):      0.366ns (routing 0.007ns, distribution 0.359ns)
  Clock Net Delay (Destination): 0.417ns (routing 0.008ns, distribution 0.409ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E13                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.820     0.820 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.820    clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.820 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.911    clk_IBUF
    BUFGCE_HDIO_X1Y6     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.928 r  clk_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=12, routed)          0.366     1.294    inst1/CLK
    SLICE_X38Y201        FDRE                                         r  inst1/wr_tmp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y201        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.333 f  inst1/wr_tmp_reg[0]/Q
                         net (fo=7, routed)           0.032     1.365    inst1/wr_tmp_reg[3]_0[0]
    SLICE_X38Y201        LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.035     1.400 r  inst1/wr_tmp[0]_i_1/O
                         net (fo=1, routed)           0.016     1.416    inst1/wr_tmp[0]_i_1_n_0
    SLICE_X38Y201        FDRE                                         r  inst1/wr_tmp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E13                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.064     1.064 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.064    clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.064 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     1.177    clk_IBUF
    BUFGCE_HDIO_X1Y6     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     1.196 r  clk_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=12, routed)          0.417     1.613    inst1/CLK
    SLICE_X38Y201        FDRE                                         r  inst1/wr_tmp_reg[0]/C
                         clock pessimism             -0.313     1.300    
    SLICE_X38Y201        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     1.346    inst1/wr_tmp_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.346    
                         arrival time                           1.416    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 inst1/rd_tmp_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.429ns period=2.857ns})
  Destination:            inst1/rd_tmp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.429ns period=2.857ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.129ns  (logic 0.072ns (55.814%)  route 0.057ns (44.186%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.614ns
    Source Clock Delay      (SCD):    1.294ns
    Clock Pessimism Removal (CPR):    0.314ns
  Clock Net Delay (Source):      0.366ns (routing 0.007ns, distribution 0.359ns)
  Clock Net Delay (Destination): 0.418ns (routing 0.008ns, distribution 0.410ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E13                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.820     0.820 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.820    clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.820 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.911    clk_IBUF
    BUFGCE_HDIO_X1Y6     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.928 r  clk_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=12, routed)          0.366     1.294    inst1/CLK
    SLICE_X39Y201        FDRE                                         r  inst1/rd_tmp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y201        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     1.333 r  inst1/rd_tmp_reg[2]/Q
                         net (fo=6, routed)           0.051     1.384    inst1/Q[2]
    SLICE_X39Y201        LUT5 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.033     1.417 r  inst1/rd_tmp[3]_i_1/O
                         net (fo=1, routed)           0.006     1.423    inst1/rd_tmp[3]_i_1_n_0
    SLICE_X39Y201        FDRE                                         r  inst1/rd_tmp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E13                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.064     1.064 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.064    clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.064 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     1.177    clk_IBUF
    BUFGCE_HDIO_X1Y6     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     1.196 r  clk_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=12, routed)          0.418     1.614    inst1/CLK
    SLICE_X39Y201        FDRE                                         r  inst1/rd_tmp_reg[3]/C
                         clock pessimism             -0.314     1.300    
    SLICE_X39Y201        FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     1.347    inst1/rd_tmp_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.347    
                         arrival time                           1.423    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 inst1/wr_tmp_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.429ns period=2.857ns})
  Destination:            inst2/mem_reg_bram_0/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB18E2 clocked by clk  {rise@0.000ns fall@1.429ns period=2.857ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.039ns (18.932%)  route 0.167ns (81.068%))
  Logic Levels:           0  
  Clock Path Skew:        0.123ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.696ns
    Source Clock Delay      (SCD):    1.297ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Net Delay (Source):      0.369ns (routing 0.007ns, distribution 0.362ns)
  Clock Net Delay (Destination): 0.500ns (routing 0.008ns, distribution 0.492ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E13                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.820     0.820 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.820    clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.820 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.911    clk_IBUF
    BUFGCE_HDIO_X1Y6     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.928 r  clk_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=12, routed)          0.369     1.297    inst1/CLK
    SLICE_X38Y201        FDRE                                         r  inst1/wr_tmp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y201        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.336 r  inst1/wr_tmp_reg[2]/Q
                         net (fo=6, routed)           0.167     1.503    inst2/mem_reg_bram_0_0[2]
    RAMB18_X3Y80         RAMB18E2                                     r  inst2/mem_reg_bram_0/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E13                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.064     1.064 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.064    clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.064 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     1.177    clk_IBUF
    BUFGCE_HDIO_X1Y6     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     1.196 r  clk_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=12, routed)          0.500     1.696    inst2/CLK
    RAMB18_X3Y80         RAMB18E2                                     r  inst2/mem_reg_bram_0/CLKBWRCLK
                         clock pessimism             -0.276     1.421    
    RAMB18_X3Y80         RAMB18E2 (Hold_RAMB18E2_L_RAMB180_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.006     1.427    inst2/mem_reg_bram_0
  -------------------------------------------------------------------
                         required time                         -1.427    
                         arrival time                           1.503    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 inst1/rd_tmp_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.429ns period=2.857ns})
  Destination:            inst1/rd_tmp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.429ns period=2.857ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.129ns  (logic 0.061ns (47.287%)  route 0.068ns (52.713%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.614ns
    Source Clock Delay      (SCD):    1.294ns
    Clock Pessimism Removal (CPR):    0.314ns
  Clock Net Delay (Source):      0.366ns (routing 0.007ns, distribution 0.359ns)
  Clock Net Delay (Destination): 0.418ns (routing 0.008ns, distribution 0.410ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E13                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.820     0.820 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.820    clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.820 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.911    clk_IBUF
    BUFGCE_HDIO_X1Y6     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.928 r  clk_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=12, routed)          0.366     1.294    inst1/CLK
    SLICE_X39Y201        FDRE                                         r  inst1/rd_tmp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y201        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     1.333 r  inst1/rd_tmp_reg[2]/Q
                         net (fo=6, routed)           0.051     1.384    inst1/Q[2]
    SLICE_X39Y201        LUT5 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.022     1.406 r  inst1/rd_tmp[2]_i_1/O
                         net (fo=1, routed)           0.017     1.423    inst1/rd_tmp[2]_i_1_n_0
    SLICE_X39Y201        FDRE                                         r  inst1/rd_tmp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E13                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.064     1.064 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.064    clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.064 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     1.177    clk_IBUF
    BUFGCE_HDIO_X1Y6     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     1.196 r  clk_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=12, routed)          0.418     1.614    inst1/CLK
    SLICE_X39Y201        FDRE                                         r  inst1/rd_tmp_reg[2]/C
                         clock pessimism             -0.314     1.300    
    SLICE_X39Y201        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     1.346    inst1/rd_tmp_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.346    
                         arrival time                           1.423    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 inst1/rd_tmp_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.429ns period=2.857ns})
  Destination:            inst2/mem_reg_bram_0/WEBWE[0]
                            (rising edge-triggered cell RAMB18E2 clocked by clk  {rise@0.000ns fall@1.429ns period=2.857ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.177ns  (logic 0.054ns (30.508%)  route 0.123ns (69.491%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.095ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.696ns
    Source Clock Delay      (SCD):    1.294ns
    Clock Pessimism Removal (CPR):    0.307ns
  Clock Net Delay (Source):      0.366ns (routing 0.007ns, distribution 0.359ns)
  Clock Net Delay (Destination): 0.500ns (routing 0.008ns, distribution 0.492ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E13                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.820     0.820 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.820    clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.820 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.911    clk_IBUF
    BUFGCE_HDIO_X1Y6     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.928 r  clk_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=12, routed)          0.366     1.294    inst1/CLK
    SLICE_X39Y201        FDRE                                         r  inst1/rd_tmp_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y201        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.040     1.334 r  inst1/rd_tmp_reg[4]/Q
                         net (fo=9, routed)           0.060     1.394    inst1/p_0_in
    SLICE_X39Y202        LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.014     1.408 r  inst1/mem_reg_bram_0_i_2/O
                         net (fo=2, routed)           0.063     1.471    inst2/WEBWE[0]
    RAMB18_X3Y80         RAMB18E2                                     r  inst2/mem_reg_bram_0/WEBWE[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E13                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.064     1.064 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.064    clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.064 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     1.177    clk_IBUF
    BUFGCE_HDIO_X1Y6     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     1.196 r  clk_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=12, routed)          0.500     1.696    inst2/CLK
    RAMB18_X3Y80         RAMB18E2                                     r  inst2/mem_reg_bram_0/CLKBWRCLK
                         clock pessimism             -0.307     1.389    
    RAMB18_X3Y80         RAMB18E2 (Hold_RAMB18E2_L_RAMB180_CLKBWRCLK_WEBWE[0])
                                                     -0.003     1.386    inst2/mem_reg_bram_0
  -------------------------------------------------------------------
                         required time                         -1.386    
                         arrival time                           1.471    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 inst1/rd_tmp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.429ns period=2.857ns})
  Destination:            inst2/mem_reg_bram_0/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E2 clocked by clk  {rise@0.000ns fall@1.429ns period=2.857ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.185ns  (logic 0.039ns (21.081%)  route 0.146ns (78.919%))
  Logic Levels:           0  
  Clock Path Skew:        0.092ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.693ns
    Source Clock Delay      (SCD):    1.294ns
    Clock Pessimism Removal (CPR):    0.307ns
  Clock Net Delay (Source):      0.366ns (routing 0.007ns, distribution 0.359ns)
  Clock Net Delay (Destination): 0.497ns (routing 0.008ns, distribution 0.489ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E13                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.820     0.820 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.820    clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.820 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.911    clk_IBUF
    BUFGCE_HDIO_X1Y6     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.928 r  clk_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=12, routed)          0.366     1.294    inst1/CLK
    SLICE_X39Y201        FDRE                                         r  inst1/rd_tmp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y201        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.333 r  inst1/rd_tmp_reg[0]/Q
                         net (fo=7, routed)           0.146     1.479    inst2/Q[0]
    RAMB18_X3Y80         RAMB18E2                                     r  inst2/mem_reg_bram_0/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E13                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.064     1.064 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.064    clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.064 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     1.177    clk_IBUF
    BUFGCE_HDIO_X1Y6     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     1.196 r  clk_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=12, routed)          0.497     1.693    inst2/CLK
    RAMB18_X3Y80         RAMB18E2                                     r  inst2/mem_reg_bram_0/CLKARDCLK
                         clock pessimism             -0.307     1.386    
    RAMB18_X3Y80         RAMB18E2 (Hold_RAMB18E2_L_RAMB180_CLKARDCLK_ADDRARDADDR[4])
                                                      0.006     1.392    inst2/mem_reg_bram_0
  -------------------------------------------------------------------
                         required time                         -1.392    
                         arrival time                           1.479    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 inst1/rd_tmp_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.429ns period=2.857ns})
  Destination:            inst1/rd_tmp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.429ns period=2.857ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.141ns  (logic 0.074ns (52.482%)  route 0.067ns (47.518%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.614ns
    Source Clock Delay      (SCD):    1.294ns
    Clock Pessimism Removal (CPR):    0.314ns
  Clock Net Delay (Source):      0.366ns (routing 0.007ns, distribution 0.359ns)
  Clock Net Delay (Destination): 0.418ns (routing 0.008ns, distribution 0.410ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E13                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.820     0.820 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.820    clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.820 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.911    clk_IBUF
    BUFGCE_HDIO_X1Y6     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.928 r  clk_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=12, routed)          0.366     1.294    inst1/CLK
    SLICE_X39Y201        FDRE                                         r  inst1/rd_tmp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y201        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     1.333 f  inst1/rd_tmp_reg[2]/Q
                         net (fo=6, routed)           0.051     1.384    inst1/Q[2]
    SLICE_X39Y201        LUT5 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.035     1.419 r  inst1/rd_tmp[0]_i_1/O
                         net (fo=1, routed)           0.016     1.435    inst1/rd_tmp[0]_i_1_n_0
    SLICE_X39Y201        FDRE                                         r  inst1/rd_tmp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E13                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.064     1.064 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.064    clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.064 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     1.177    clk_IBUF
    BUFGCE_HDIO_X1Y6     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     1.196 r  clk_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=12, routed)          0.418     1.614    inst1/CLK
    SLICE_X39Y201        FDRE                                         r  inst1/rd_tmp_reg[0]/C
                         clock pessimism             -0.314     1.300    
    SLICE_X39Y201        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     1.346    inst1/rd_tmp_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.346    
                         arrival time                           1.435    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 inst1/rd_tmp_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.429ns period=2.857ns})
  Destination:            inst2/mem_reg_bram_0/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E2 clocked by clk  {rise@0.000ns fall@1.429ns period=2.857ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.041ns (20.707%)  route 0.157ns (79.293%))
  Logic Levels:           0  
  Clock Path Skew:        0.092ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.693ns
    Source Clock Delay      (SCD):    1.294ns
    Clock Pessimism Removal (CPR):    0.307ns
  Clock Net Delay (Source):      0.366ns (routing 0.007ns, distribution 0.359ns)
  Clock Net Delay (Destination): 0.497ns (routing 0.008ns, distribution 0.489ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E13                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.820     0.820 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.820    clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.820 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.911    clk_IBUF
    BUFGCE_HDIO_X1Y6     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.928 r  clk_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=12, routed)          0.366     1.294    inst1/CLK
    SLICE_X39Y201        FDRE                                         r  inst1/rd_tmp_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y201        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     1.335 r  inst1/rd_tmp_reg[3]/Q
                         net (fo=11, routed)          0.157     1.492    inst2/Q[3]
    RAMB18_X3Y80         RAMB18E2                                     r  inst2/mem_reg_bram_0/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E13                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.064     1.064 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.064    clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.064 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     1.177    clk_IBUF
    BUFGCE_HDIO_X1Y6     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     1.196 r  clk_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=12, routed)          0.497     1.693    inst2/CLK
    RAMB18_X3Y80         RAMB18E2                                     r  inst2/mem_reg_bram_0/CLKARDCLK
                         clock pessimism             -0.307     1.386    
    RAMB18_X3Y80         RAMB18E2 (Hold_RAMB18E2_L_RAMB180_CLKARDCLK_ADDRARDADDR[7])
                                                      0.006     1.392    inst2/mem_reg_bram_0
  -------------------------------------------------------------------
                         required time                         -1.392    
                         arrival time                           1.492    
  -------------------------------------------------------------------
                         slack                                  0.100    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 1.429 }
Period(ns):         2.857
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location          Pin
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.569         2.857       1.288      RAMB18_X3Y80      inst2/mem_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.355         2.857       1.502      RAMB18_X3Y80      inst2/mem_reg_bram_0/CLKBWRCLK
Min Period        n/a     BUFGCE/I            n/a            1.290         2.857       1.567      BUFGCE_HDIO_X1Y6  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            0.550         2.857       2.307      SLICE_X39Y201     inst1/rd_tmp_reg[0]/C
Min Period        n/a     FDRE/C              n/a            0.550         2.857       2.307      SLICE_X39Y201     inst1/rd_tmp_reg[1]/C
Min Period        n/a     FDRE/C              n/a            0.550         2.857       2.307      SLICE_X39Y201     inst1/rd_tmp_reg[2]/C
Min Period        n/a     FDRE/C              n/a            0.550         2.857       2.307      SLICE_X39Y201     inst1/rd_tmp_reg[3]/C
Min Period        n/a     FDRE/C              n/a            0.550         2.857       2.307      SLICE_X39Y201     inst1/rd_tmp_reg[4]/C
Min Period        n/a     FDRE/C              n/a            0.550         2.857       2.307      SLICE_X38Y201     inst1/wr_tmp_reg[0]/C
Min Period        n/a     FDRE/C              n/a            0.550         2.857       2.307      SLICE_X38Y201     inst1/wr_tmp_reg[1]/C
Low Pulse Width   Slow    RAMB18E2/CLKARDCLK  n/a            0.542         1.428       0.886      RAMB18_X3Y80      inst2/mem_reg_bram_0/CLKARDCLK
Low Pulse Width   Fast    RAMB18E2/CLKARDCLK  n/a            0.542         1.428       0.886      RAMB18_X3Y80      inst2/mem_reg_bram_0/CLKARDCLK
Low Pulse Width   Slow    RAMB18E2/CLKBWRCLK  n/a            0.542         1.428       0.886      RAMB18_X3Y80      inst2/mem_reg_bram_0/CLKBWRCLK
Low Pulse Width   Fast    RAMB18E2/CLKBWRCLK  n/a            0.542         1.428       0.886      RAMB18_X3Y80      inst2/mem_reg_bram_0/CLKBWRCLK
Low Pulse Width   Slow    FDRE/C              n/a            0.275         1.428       1.153      SLICE_X39Y201     inst1/rd_tmp_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         1.428       1.153      SLICE_X39Y201     inst1/rd_tmp_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         1.428       1.153      SLICE_X39Y201     inst1/rd_tmp_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         1.428       1.153      SLICE_X39Y201     inst1/rd_tmp_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         1.428       1.153      SLICE_X39Y201     inst1/rd_tmp_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         1.428       1.153      SLICE_X38Y201     inst1/wr_tmp_reg[0]/C
High Pulse Width  Fast    RAMB18E2/CLKARDCLK  n/a            0.542         1.429       0.887      RAMB18_X3Y80      inst2/mem_reg_bram_0/CLKARDCLK
High Pulse Width  Slow    RAMB18E2/CLKARDCLK  n/a            0.542         1.429       0.887      RAMB18_X3Y80      inst2/mem_reg_bram_0/CLKARDCLK
High Pulse Width  Slow    RAMB18E2/CLKBWRCLK  n/a            0.542         1.429       0.887      RAMB18_X3Y80      inst2/mem_reg_bram_0/CLKBWRCLK
High Pulse Width  Fast    RAMB18E2/CLKBWRCLK  n/a            0.542         1.429       0.887      RAMB18_X3Y80      inst2/mem_reg_bram_0/CLKBWRCLK
High Pulse Width  Fast    FDRE/C              n/a            0.275         1.429       1.154      SLICE_X38Y201     inst1/wr_tmp_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         1.429       1.154      SLICE_X38Y201     inst1/wr_tmp_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         1.429       1.154      SLICE_X38Y201     inst1/wr_tmp_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         1.429       1.154      SLICE_X38Y201     inst1/wr_tmp_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         1.429       1.154      SLICE_X38Y201     inst1/wr_tmp_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         1.429       1.154      SLICE_X39Y201     inst1/rd_tmp_reg[0]/C



