module tx(tx_data,s_tick,transmit_over,tx,transmit_begin);
    input s_tick,tx,transmit_begin;
    input reg [7:0] tx_data;
    output reg transmit_over;
    reg [2:0] state ;
    parameter IDLE = 2'b00, start_bit=2'b01, data_bits=2'b10,end_bit=2'b11;
    reg state ;
    reg data_index=3'b111;
    reg [3:0] counter_tick;

    always@(posedge s_tick)
        begin
            case (state)
                start_bit:
                    begin
                        tx=1'b0;
                        if (counter_tick==4'b1111)
                            begin
                                state= data_bits;
                                counter_tick= 4'b0000;
                            end
                        else counter_tick=counter_tick+1;
                    end
                data_bits:
                    begin
                        tx= tx_data[data_index];
                        if (counter_tick==4'b1111)
                            begin
                                counter_tick=  4'b0000;
                                if(data_index==3'b000) state=end_bit;
                                else data_index=data_index-1;
                            end
                        else counter_tick=counter_tick+1; 
                    end
                end_bit:
                    begin
                        tx=1'b1;
                        if (counter_tick==4'b1111) state=IDLE;
                        else counter_tick=counter_tick+1; 
                    end 
                default:
                    begin
                        state=IDLE;
                        tx=1'b1;
                        counter_tick=3'b000;
                        data_index=3'b111;
                        if(transmit_begin)
                            begin 
                                transmit_begin=1'b0;
                                state=start_bit;
                        end
                end
            endcase
        end
endmodule 
