<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog>
        <logs message="WARNING: [RTGEN 206-101] Register 'rand_state' is power-on initialization." projectName="fyp" solutionName="solution1" date="2020-10-28T13:49:25.669+0530" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'CW_vo' is power-on initialization." projectName="fyp" solutionName="solution1" date="2020-10-28T13:49:25.661+0530" type="Warning"/>
        <logs message="WARNING: [SYNCHK 200-77] The top function 'start_backoff_vo' (fyp/edca.c:268) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops." projectName="fyp" solutionName="solution1" date="2020-10-28T13:49:25.042+0530" type="Warning"/>
      </synLog>
      <simLog>
        <logs message="WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).&#xD;&#xA;## set designtopgroup [add_wave_group &quot;Design Top Signals&quot;]&#xD;&#xA;## set cinputgroup [add_wave_group &quot;C Inputs&quot; -into $designtopgroup]&#xD;&#xA;## set invoke_reason_group [add_wave_group invoke_reason(wire) -into $cinputgroup]&#xD;&#xA;## add_wave /apatb_start_backoff_vo_top/AESL_inst_start_backoff_vo/invoke_reason -into $invoke_reason_group -radix hex&#xD;&#xA;## set blocksiggroup [add_wave_group &quot;Block-level IO Handshake&quot; -into $designtopgroup]&#xD;&#xA;## add_wave /apatb_start_backoff_vo_top/AESL_inst_start_backoff_vo/ap_start -into $blocksiggroup&#xD;&#xA;## add_wave /apatb_start_backoff_vo_top/AESL_inst_start_backoff_vo/ap_done -into $blocksiggroup&#xD;&#xA;## add_wave /apatb_start_backoff_vo_top/AESL_inst_start_backoff_vo/ap_idle -into $blocksiggroup&#xD;&#xA;## add_wave /apatb_start_backoff_vo_top/AESL_inst_start_backoff_vo/ap_ready -into $blocksiggroup&#xD;&#xA;## set resetgroup [add_wave_group &quot;Reset&quot; -into $designtopgroup]&#xD;&#xA;## add_wave /apatb_start_backoff_vo_top/AESL_inst_start_backoff_vo/ap_rst -into $resetgroup&#xD;&#xA;## set clockgroup [add_wave_group &quot;Clock&quot; -into $designtopgroup]&#xD;&#xA;## add_wave /apatb_start_backoff_vo_top/AESL_inst_start_backoff_vo/ap_clk -into $clockgroup&#xD;&#xA;## set testbenchgroup [add_wave_group &quot;Test Bench Signals&quot;]&#xD;&#xA;## set tbinternalsiggroup [add_wave_group &quot;Internal Signals&quot; -into $testbenchgroup]&#xD;&#xA;## set tb_simstatus_group [add_wave_group &quot;Simulation Status&quot; -into $tbinternalsiggroup]&#xD;&#xA;## set tb_portdepth_group [add_wave_group &quot;Port Depth&quot; -into $tbinternalsiggroup]&#xD;&#xA;## add_wave /apatb_start_backoff_vo_top/AUTOTB_TRANSACTION_NUM -into $tb_simstatus_group -radix hex&#xD;&#xA;## add_wave /apatb_start_backoff_vo_top/ready_cnt -into $tb_simstatus_group -radix hex&#xD;&#xA;## add_wave /apatb_start_backoff_vo_top/done_cnt -into $tb_simstatus_group -radix hex&#xD;&#xA;## add_wave /apatb_start_backoff_vo_top/LENGTH_invoke_reason -into $tb_portdepth_group -radix hex&#xD;&#xA;## set tbcinputgroup [add_wave_group &quot;C Inputs&quot; -into $testbenchgroup]&#xD;&#xA;## set tb_invoke_reason_group [add_wave_group invoke_reason(wire) -into $tbcinputgroup]&#xD;&#xA;## add_wave /apatb_start_backoff_vo_top/invoke_reason -into $tb_invoke_reason_group -radix hex&#xD;&#xA;## save_wave_config start_backoff_vo.wcfg&#xD;&#xA;## run all&#xD;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xD;&#xA;// Inter-Transaction Progress: Completed Transaction / Total Transaction&#xD;&#xA;// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%&#xD;&#xA;//&#xD;&#xA;// RTL Simulation : &quot;Inter-Transaction Progress&quot; [&quot;Intra-Transaction Progress&quot;] @ &quot;Simulation Time&quot;&#xD;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xD;&#xA;// RTL Simulation : 0 / 10 [0.00%] @ &quot;125000&quot;&#xD;&#xA;// RTL Simulation : 1 / 10 [100.00%] @ &quot;155000&quot;&#xD;&#xA;// RTL Simulation : 2 / 10 [100.00%] @ &quot;175000&quot;&#xD;&#xA;// RTL Simulation : 3 / 10 [100.00%] @ &quot;195000&quot;&#xD;&#xA;// RTL Simulation : 4 / 10 [100.00%] @ &quot;215000&quot;&#xD;&#xA;// RTL Simulation : 5 / 10 [100.00%] @ &quot;235000&quot;&#xD;&#xA;// RTL Simulation : 6 / 10 [100.00%] @ &quot;255000&quot;&#xD;&#xA;// RTL Simulation : 7 / 10 [100.00%] @ &quot;275000&quot;&#xD;&#xA;// RTL Simulation : 8 / 10 [100.00%] @ &quot;295000&quot;&#xD;&#xA;// RTL Simulation : 9 / 10 [100.00%] @ &quot;315000&quot;&#xD;&#xA;// RTL Simulation : 10 / 10 [100.00%] @ &quot;335000&quot;&#xD;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xD;&#xA;$finish called at time : 375 ns : File &quot;E:/FYP/HLS/MAC_SAP/fyp/solution1/sim/verilog/start_backoff_vo.autotb.v&quot; Line 220&#xD;&#xA;## quit" projectName="fyp" solutionName="solution1" date="2020-10-28T13:53:53.396+0530" type="Warning"/>
      </simLog>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
