/* ###
 * IP: GHIDRA (translated to C++ for Enigma Engine)
 *
 * Licensed under the Apache License, Version 2.0 (the "License");
 * you may not use this file except in compliance with the License.
 * You may obtain a copy of the License at
 *
 *      http://www.apache.org/licenses/LICENSE-2.0
 */
/// \file Disassembler.cpp
/// \brief Disassembler adapter implementation using Capstone
#include "ghidra/Disassembler.h"
#include "ghidra/ProgramDB.h"
#include "ghidra/Listing.h"
#include "ghidra/Instruction.h"
#include "ghidra/Memory.h"
#include "ghidra/Msg.h"

#include <capstone/capstone.h>
#include <capstone/x86.h>
#include <capstone/arm64.h>
#include <unordered_map>

// This Capstone has no MIPS16e mode: for MIPS, bit 0x10 is CS_MODE_MICRO
// (microMIPS). Provide a fallback for older headers that lack the name.
#ifndef CS_MODE_MICRO
#define CS_MODE_MICRO 0x10
#endif

namespace ghidra {

// Extract address-relevant scalar values from a Capstone instruction.
// For x86/x86_64 this resolves RIP/EIP-relative displacements to absolute
// addresses and records absolute immediates / absolute memory operands.
static void extractOperandScalars(const cs_insn* insn, DisassembledInstruction& di, int bitness, cs_arch arch) {
    if (!insn || !insn->detail) return;

    if (arch == CS_ARCH_ARM64) {
        const cs_arm64& a64 = insn->detail->arm64;
        di.operandScalars.resize(a64.op_count);
        for (uint8_t i = 0; i < a64.op_count; ++i) {
            const cs_arm64_op& op = a64.operands[i];
            std::vector<std::unique_ptr<Scalar>>& out = di.operandScalars[i];
            if (op.type == ARM64_OP_IMM) {
                int scalarBits = (bitness >= 64) ? 64 : 32;
                out.push_back(std::make_unique<Scalar>(scalarBits, static_cast<int64_t>(op.imm)));
            } else if (op.type == ARM64_OP_MEM) {
                // [reg+disp] displacements are offsets, not addresses, so they are
                // intentionally skipped to avoid false positives.
                if (op.mem.base == ARM64_REG_INVALID && op.mem.index == ARM64_REG_INVALID && op.mem.disp != 0) {
                    int scalarBits = (bitness >= 64) ? 64 : 32;
                    out.push_back(std::make_unique<Scalar>(scalarBits, static_cast<int64_t>(op.mem.disp)));
                }
            }
        }
        return;
    }

    if (arch == CS_ARCH_ARM) {
        const cs_arm& arm = insn->detail->arm;
        di.operandScalars.resize(arm.op_count);
        for (uint8_t i = 0; i < arm.op_count; ++i) {
            const cs_arm_op& op = arm.operands[i];
            std::vector<std::unique_ptr<Scalar>>& out = di.operandScalars[i];
            if (op.type == ARM_OP_IMM) {
                int scalarBits = (bitness >= 64) ? 64 : 32;
                out.push_back(std::make_unique<Scalar>(scalarBits, static_cast<int64_t>(op.imm)));
            } else if (op.type == ARM_OP_MEM) {
                bool hasBase = (op.mem.base != ARM_REG_INVALID);
                bool hasIndex = (op.mem.index != ARM_REG_INVALID);
                if (op.mem.base == ARM_REG_PC) {
                    // PC-relative: target = instruction_addr + 8 + disp
                    uint64_t target = insn->address + 8 + static_cast<uint64_t>(op.mem.disp);
                    out.push_back(std::make_unique<Scalar>(64, static_cast<int64_t>(target)));
                } else if (!hasBase && !hasIndex && op.mem.disp != 0) {
                    int scalarBits = (bitness >= 64) ? 64 : 32;
                    out.push_back(std::make_unique<Scalar>(scalarBits, static_cast<int64_t>(op.mem.disp)));
                }
            }
        }
        return;
    }

    if (arch == CS_ARCH_MIPS) {
        const cs_mips& mips = insn->detail->mips;
        di.operandScalars.resize(mips.op_count);
        for (uint8_t i = 0; i < mips.op_count; ++i) {
            const cs_mips_op& op = mips.operands[i];
            std::vector<std::unique_ptr<Scalar>>& out = di.operandScalars[i];
            if (op.type == MIPS_OP_IMM) {
                int scalarBits = (bitness >= 64) ? 64 : 32;
                out.push_back(std::make_unique<Scalar>(scalarBits, static_cast<int64_t>(op.imm)));
            } else if (op.type == MIPS_OP_MEM) {
                bool hasBase = (op.mem.base != MIPS_REG_INVALID);
                if (op.mem.base == MIPS_REG_PC) {
                    // PC-relative (e.g. microMIPS/gp-relative variants resolve via
                    // linker slots; plain PC-relative loads use this base).
                    uint64_t target = insn->address + insn->size + static_cast<uint64_t>(op.mem.disp);
                    out.push_back(std::make_unique<Scalar>(64, static_cast<int64_t>(target)));
                } else if (!hasBase && op.mem.disp != 0) {
                    int scalarBits = (bitness >= 64) ? 64 : 32;
                    out.push_back(std::make_unique<Scalar>(scalarBits, static_cast<int64_t>(op.mem.disp)));
                }
            }
        }
        return;
    }

    if (arch == CS_ARCH_PPC) {
        const cs_ppc& ppc = insn->detail->ppc;
        di.operandScalars.resize(ppc.op_count);
        for (uint8_t i = 0; i < ppc.op_count; ++i) {
            const cs_ppc_op& op = ppc.operands[i];
            std::vector<std::unique_ptr<Scalar>>& out = di.operandScalars[i];
            if (op.type == PPC_OP_IMM) {
                int scalarBits = (bitness >= 64) ? 64 : 32;
                out.push_back(std::make_unique<Scalar>(scalarBits, static_cast<int64_t>(op.imm)));
            } else if (op.type == PPC_OP_MEM) {
                // [reg+disp] displacements are offsets, not addresses; absolute
                // MEM operands carry no base/index so only disp is meaningful.
                if (op.mem.base == PPC_REG_INVALID && op.mem.disp != 0) {
                    int scalarBits = (bitness >= 64) ? 64 : 32;
                    out.push_back(std::make_unique<Scalar>(scalarBits, static_cast<int64_t>(op.mem.disp)));
                }
            }
        }
        return;
    }

    const cs_x86& x86 = insn->detail->x86;
    di.operandScalars.resize(x86.op_count);

    for (uint8_t i = 0; i < x86.op_count; ++i) {
        const cs_x86_op& op = x86.operands[i];
        std::vector<std::unique_ptr<Scalar>>& out = di.operandScalars[i];

        if (op.type == X86_OP_IMM) {
            // Immediate operands may be addresses (e.g. absolute CALL/JMP on x86,
            // or address constants loaded into registers).  Let ScalarOperandAnalyzer
            // decide whether the value is a valid address.
            int scalarBits = (bitness >= 64) ? 64 : 32;
            out.push_back(std::make_unique<Scalar>(scalarBits, op.imm));
        } else if (op.type == X86_OP_MEM) {
            bool hasBase = (op.mem.base != X86_REG_INVALID);
            bool hasIndex = (op.mem.index != X86_REG_INVALID);
            bool isRipRelative = (op.mem.base == X86_REG_RIP || op.mem.base == X86_REG_EIP);

            if (isRipRelative) {
                // RIP-relative: target = instruction_addr + instruction_len + disp
                uint64_t target = insn->address + insn->size + static_cast<uint64_t>(op.mem.disp);
                out.push_back(std::make_unique<Scalar>(64, static_cast<int64_t>(target)));
            } else if (!hasBase && !hasIndex && op.mem.disp != 0) {
                // Absolute memory operand such as [0xNNNN]
                int scalarBits = (bitness >= 64) ? 64 : 32;
                out.push_back(std::make_unique<Scalar>(scalarBits, static_cast<int64_t>(op.mem.disp)));
            }
            // [reg+disp] and [base+index*scale] displacements are offsets, not
            // addresses, so they are intentionally skipped to avoid false positives.
        }
    }
}

FlowType* Disassembler::determineFlowType(const std::string& mnemonic, const std::vector<std::string>& operands) {
    if (mnemonic == "jmp" || mnemonic == "b" || mnemonic == "br" || mnemonic == "jr" ||
        mnemonic == "bctr" || mnemonic == "b" || mnemonic == "jr.hb" || mnemonic == "jrc" ||
        mnemonic == "jrc.hb" || mnemonic == "jrc" ||
        (mnemonic == "jmpq" && !operands.empty() && operands[0].find('*') == 0)) {
        return const_cast<FlowType*>(&RefTypes::UNCONDITIONAL_JUMP);
    }
    if (mnemonic == "je" || mnemonic == "jne" || mnemonic == "jz" || mnemonic == "jnz" ||
        mnemonic == "beq" || mnemonic == "bne" ||
        mnemonic == "jg" || mnemonic == "jge" || mnemonic == "jl" || mnemonic == "jle" ||
        mnemonic == "ja" || mnemonic == "jae" || mnemonic == "jb" || mnemonic == "jbe" ||
        mnemonic == "jo" || mnemonic == "jno" || mnemonic == "js" || mnemonic == "jns" ||
        mnemonic == "jp" || mnemonic == "jnp" ||
        mnemonic == "jecxz" || mnemonic == "loop" || mnemonic == "loope" || mnemonic == "loopne" ||
        mnemonic == "bgt" || mnemonic == "bge" || mnemonic == "blt" || mnemonic == "ble" ||
        mnemonic == "bhi" || mnemonic == "bhs" || mnemonic == "blo" || mnemonic == "bls" ||
        mnemonic == "bmi" || mnemonic == "bpl" || mnemonic == "bvc" || mnemonic == "bvs" ||
        mnemonic == "b.eq" || mnemonic == "b.ne" || mnemonic == "b.gt" || mnemonic == "b.ge" ||
        mnemonic == "b.lt" || mnemonic == "b.le" || mnemonic == "b.hi" || mnemonic == "b.hs" ||
        mnemonic == "b.lo" || mnemonic == "b.ls" || mnemonic == "b.mi" || mnemonic == "b.pl" ||
        mnemonic == "b.vs" || mnemonic == "b.vc" ||
        mnemonic == "cbz" || mnemonic == "cbnz" || mnemonic == "tbz" || mnemonic == "tbnz") {
        return const_cast<FlowType*>(&RefTypes::CONDITIONAL_JUMP);
    }
    if (mnemonic == "call" || mnemonic == "bl" || mnemonic == "blx" || mnemonic == "jal" ||
        mnemonic == "jalr" || mnemonic == "blr" || mnemonic == "jalx") {
        return const_cast<FlowType*>(&RefTypes::UNCONDITIONAL_CALL);
    }
    if (mnemonic == "ret" || mnemonic == "bx" || mnemonic == "eret" ||
        mnemonic == "syscall" || mnemonic == "svc" ||
        (mnemonic == "pop" && !operands.empty() && operands[0] == "pc")) {
        return const_cast<FlowType*>(&RefTypes::TERMINATOR);
    }
    return const_cast<FlowType*>(&RefTypes::FALL_THROUGH);
}

class CapstoneDisassembler : public Disassembler {
public:
    CapstoneDisassembler() : handle_(0), arch_("unknown"), csArch_(CS_ARCH_MAX), alignment_(1), bitness_(64) {}

    ~CapstoneDisassembler() override {
        if (handle_ != 0) {
            cs_close(&handle_);
        }
    }

    bool initialize(const std::string& architecture, int bitness, bool bigEndian) override {
        cs_arch csArch;
        cs_mode csMode = CS_MODE_LITTLE_ENDIAN;

        if (bigEndian) csMode = CS_MODE_BIG_ENDIAN;

        if (architecture == "x86" || architecture == "i386") {
            csArch = CS_ARCH_X86;
            csMode = (bitness == 64) ? CS_MODE_64 : CS_MODE_32;
            alignment_ = 1;
            bitness_ = bitness;
        } else if (architecture == "aarch64" || architecture == "arm64") {
            csArch = CS_ARCH_ARM64;
            csMode = CS_MODE_ARM;
            alignment_ = 4;
            bitness_ = 64;
        } else if (architecture.find("arm") != std::string::npos || architecture.find("ARM") != std::string::npos) {
            csArch = (bitness == 64) ? CS_ARCH_ARM64 : CS_ARCH_ARM;
            csMode = CS_MODE_ARM;
            if (bigEndian) csMode = static_cast<cs_mode>(csMode | CS_MODE_BIG_ENDIAN);
            alignment_ = 4;
            bitness_ = bitness;
        } else if (architecture.find("mips") != std::string::npos || architecture.find("MIPS") != std::string::npos) {
            csArch = CS_ARCH_MIPS;
            csMode = (bitness == 64) ? CS_MODE_MIPS64 : CS_MODE_MIPS32;
            if (bigEndian) csMode = static_cast<cs_mode>(csMode | CS_MODE_BIG_ENDIAN);
            alignment_ = 4;
            bitness_ = bitness;
        } else if (architecture.find("ppc") != std::string::npos || architecture.find("PowerPC") != std::string::npos) {
            csArch = CS_ARCH_PPC;
            csMode = (bitness == 64) ? CS_MODE_64 : CS_MODE_32;
            if (bigEndian) csMode = static_cast<cs_mode>(csMode | CS_MODE_BIG_ENDIAN);
            alignment_ = 4;
            bitness_ = bitness;
        } else {
            Msg::error("CapstoneDisassembler", "Unsupported architecture: " + architecture);
            return false;
        }

        if (cs_open(csArch, csMode, &handle_) != CS_ERR_OK) {
            Msg::error("CapstoneDisassembler", "Failed to initialize Capstone for " + architecture);
            return false;
        }

        cs_option(handle_, CS_OPT_DETAIL, CS_OPT_ON);
        arch_ = architecture;
        csArch_ = csArch;
        bigEndian_ = bigEndian;
        return true;
    }

    DisassembledInstruction disassembleOne(const std::vector<uint8_t>& bytes, uint64_t address) override {
        DisassembledInstruction result;
        result.address = Address();
        result.length = 0;
        result.flowType = const_cast<FlowType*>(&RefTypes::FALL_THROUGH);
        result.byteCount = 0;

        if (handle_ == 0 || bytes.empty()) return result;

        cs_insn* insn = nullptr;
        size_t count = cs_disasm(handle_, bytes.data(), bytes.size(), address, 1, &insn);

        if (count > 0 && insn) {
            result.mnemonic = insn->mnemonic;
            result.length = static_cast<int>(insn->size);
            result.byteCount = static_cast<int>(insn->size);
            for (int i = 0; i < result.byteCount && i < 16; ++i) {
                result.bytes[i] = insn->bytes[i];
            }

            result.address = Address(program_ ? program_->getAddressMap()->getDefaultAddressSpace() : nullptr, insn->address);

            if (insn->op_str[0] != '\0') {
                std::string ops = insn->op_str;
                size_t start = 0;
                size_t pos = 0;
                while ((pos = ops.find(',', start)) != std::string::npos) {
                    result.operands.push_back(ops.substr(start, pos - start));
                    start = pos + 1;
                }
                if (start < ops.size()) result.operands.push_back(ops.substr(start));
            }

            result.flowType = determineFlowType(result.mnemonic, result.operands);
            extractOperandScalars(insn, result, bitness_, csArch_);
            cs_free(insn, count);
        }

        return result;
    }

    std::vector<DisassembledInstruction> disassembleRange(
        const std::vector<uint8_t>& bytes,
        uint64_t startAddress,
        size_t maxSize,
        size_t maxInstructions) override
    {
        std::vector<DisassembledInstruction> results;
        if (handle_ == 0 || bytes.empty()) return results;

        size_t size = std::min(maxSize, bytes.size());
        cs_insn* insn = nullptr;
        size_t count = cs_disasm(handle_, bytes.data(), size, startAddress, maxInstructions, &insn);

        AddressSpace* defaultSpace = program_ ? program_->getAddressMap()->getDefaultAddressSpace() : nullptr;

        for (size_t i = 0; i < count; ++i) {
            DisassembledInstruction di;
            di.address = Address(defaultSpace, insn[i].address);
            di.mnemonic = insn[i].mnemonic;
            di.length = static_cast<int>(insn[i].size);
            di.byteCount = static_cast<int>(insn[i].size);
            for (int j = 0; j < di.byteCount && j < 16; ++j) {
                di.bytes[j] = insn[i].bytes[j];
            }

            if (insn[i].op_str[0] != '\0') {
                std::string ops = insn[i].op_str;
                size_t start = 0;
                size_t pos = 0;
                while ((pos = ops.find(',', start)) != std::string::npos) {
                    di.operands.push_back(ops.substr(start, pos - start));
                    start = pos + 1;
                }
                if (start < ops.size()) di.operands.push_back(ops.substr(start));
            }

            di.flowType = determineFlowType(di.mnemonic, di.operands);
            extractOperandScalars(&insn[i], di, bitness_, csArch_);
            results.push_back(std::move(di));
        }

        if (insn) cs_free(insn, count);
        return results;
    }

    bool populateListing(ProgramDB* program, const Address& startAddr, const Address& endAddr) override {
        if (!program) return false;

        Memory* mem = program->getMemory();
        if (!mem) return false;

        Listing* listing = program->getListing();
        if (!listing) return false;

        uint64_t start = startAddr.getOffset();
        uint64_t end = endAddr.getOffset();
        size_t totalSize = static_cast<size_t>(end - start + 1);

        std::vector<uint8_t> bytes(totalSize);
        if (!mem->getBytes(startAddr, bytes.data(), static_cast<int>(totalSize))) {
            return false;
        }

        auto instructions = disassembleRange(bytes, start, totalSize, totalSize);

        for (auto& di : instructions) {
            auto* inst = new Instruction(program, di.address, di.mnemonic, di.length, di.flowType);
            for (const auto& op : di.operands) {
                inst->setOperand(static_cast<int>(inst->getNumOperands()), op);
            }
            for (size_t oi = 0; oi < di.operandScalars.size(); ++oi) {
                for (auto& scalar : di.operandScalars[oi]) {
                    if (scalar) {
                        inst->addOperandScalar(static_cast<int>(oi), scalar.release());
                    }
                }
            }
            listing->addInstruction(inst);
        }

        return true;
    }

    std::string getArchitecture() const override { return arch_; }
    int getInstructionAlignment() const override { return alignment_; }

    bool setMode(int newMode) override {
        if (handle_ != 0) {
            cs_close(&handle_);
            handle_ = 0;
        }
        cs_mode csMode = CS_MODE_LITTLE_ENDIAN;
        if (arch_ == "x86" || arch_ == "i386") {
            csMode = (bitness_ == 64) ? CS_MODE_64 : CS_MODE_32;
        } else if (arch_ == "aarch64" || arch_ == "arm64") {
            csMode = CS_MODE_ARM;
        } else if (arch_.find("arm") != std::string::npos || arch_.find("ARM") != std::string::npos) {
            csMode = CS_MODE_ARM;
        } else if (arch_.find("mips") != std::string::npos || arch_.find("MIPS") != std::string::npos) {
            csMode = (bitness_ == 64) ? CS_MODE_MIPS64 : CS_MODE_MIPS32;
            if (bigEndian_) csMode = static_cast<cs_mode>(csMode | CS_MODE_BIG_ENDIAN);
            if (newMode == 1) csMode = static_cast<cs_mode>(csMode | CS_MODE_MICRO);
        } else if (arch_.find("ppc") != std::string::npos || arch_.find("PowerPC") != std::string::npos) {
            csMode = (bitness_ == 64) ? CS_MODE_64 : CS_MODE_32;
        }
        if (cs_open(csArch_, csMode, &handle_) != CS_ERR_OK) {
            return false;
        }
        cs_option(handle_, CS_OPT_DETAIL, CS_OPT_ON);
        return true;
    }

private:
    csh handle_;
    std::string arch_;
    cs_arch csArch_;
    int alignment_;
    int bitness_;
    bool bigEndian_ = false;
};

void Disassembler::setProgram(ProgramDB* program) {
    program_ = program;
}

std::unique_ptr<Disassembler> createDisassembler(const std::string& architecture, int bitness, bool bigEndian) {
    auto disassembler = std::make_unique<CapstoneDisassembler>();
    if (!disassembler->initialize(architecture, bitness, bigEndian)) {
        return nullptr;
    }
    return disassembler;
}

} // namespace ghidra
