// Seed: 938777576
module module_0 (
    input uwire id_0,
    input supply0 id_1
    , id_6,
    input tri0 id_2,
    input tri0 id_3,
    output tri0 id_4
);
  assign id_4 = 1'd0;
  assign module_1.id_1 = 0;
  logic id_7;
  wire  id_8;
endmodule
module module_1 (
    input supply0 id_0,
    output tri0 id_1,
    output tri0 id_2
);
  assign id_1 = id_0 == 1;
  module_0 modCall_1 (
      id_0,
      id_0,
      id_0,
      id_0,
      id_2
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  output wire id_9;
  input wire id_8;
  inout wire id_7;
  inout wire id_6;
  output wire id_5;
  input wire id_4;
  inout wire id_3;
  inout logic [7:0] id_2;
  output wire id_1;
  assign id_2[-1] = 1 !=? -1;
endmodule
module module_3 #(
    parameter id_35 = 32'd51,
    parameter id_4  = 32'd37
) (
    id_1,
    id_2,
    id_3,
    _id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27,
    id_28,
    id_29,
    id_30,
    id_31,
    id_32,
    id_33,
    id_34,
    _id_35,
    id_36,
    id_37,
    id_38
);
  inout wire id_38;
  input wire id_37;
  input wire id_36;
  input wire _id_35;
  inout wire id_34;
  output wire id_33;
  input wire id_32;
  inout logic [7:0] id_31;
  output wire id_30;
  inout wire id_29;
  output wire id_28;
  output wire id_27;
  input wire id_26;
  output wire id_25;
  output supply0 id_24;
  inout wire id_23;
  output wire id_22;
  inout wire id_21;
  input wire id_20;
  input wire id_19;
  inout wire id_18;
  inout wire id_17;
  input wire id_16;
  output wire id_15;
  inout logic [7:0] id_14;
  input wire id_13;
  output wire id_12;
  input wire id_11;
  inout wire id_10;
  output wire id_9;
  inout wire id_8;
  input wire id_7;
  inout wire id_6;
  inout wire id_5;
  input wire _id_4;
  input wire id_3;
  inout tri1 id_2;
  output wire id_1;
  wire id_39;
  assign id_24 = -1;
  wire id_40;
  assign id_2 = id_21;
  module_2 modCall_1 (
      id_6,
      id_14,
      id_18,
      id_8,
      id_38,
      id_10,
      id_2,
      id_17,
      id_34
  );
  parameter id_41 = -1;
  assign id_14[(id_35)] = id_31[id_4];
  assign id_2 = -1;
  assign id_22 = id_19;
endmodule
