// Seed: 2735328688
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  output wire id_6;
  output wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_8;
  wire id_9;
endmodule
module module_1 (
    input tri id_0
    , id_7,
    input uwire id_1,
    input supply0 id_2,
    output tri1 id_3,
    input wor id_4,
    input uwire id_5
);
  wire id_8;
  module_0(
      id_8, id_8, id_8, id_8, id_8, id_8, id_8
  );
  assign id_7 = id_4;
endmodule
