Release 14.7 - xst P.20160913 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.05 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.05 secs
 
--> 
Reading design: vending.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "vending.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "vending"
Output Format                      : NGC
Target Device                      : xa6slx4-3-csg225

---- Source Options
Top Module Name                    : vending
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "/home/ise/xilinx_vm_common_folder/vending_machine/vending.v" into library work
Parsing module <vending>.
WARNING:HDLCompiler:568 - "/home/ise/xilinx_vm_common_folder/vending_machine/vending.v" Line 34: Constant value is truncated to fit in <5> bits.
WARNING:HDLCompiler:568 - "/home/ise/xilinx_vm_common_folder/vending_machine/vending.v" Line 35: Constant value is truncated to fit in <5> bits.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <vending>.
WARNING:HDLCompiler:91 - "/home/ise/xilinx_vm_common_folder/vending_machine/vending.v" Line 57: Signal <moneyR> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "/home/ise/xilinx_vm_common_folder/vending_machine/vending.v" Line 58: Signal <moneyR> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "/home/ise/xilinx_vm_common_folder/vending_machine/vending.v" Line 59: Signal <moneyR> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
"/home/ise/xilinx_vm_common_folder/vending_machine/vending.v" Line 60. $display this amout is not accepted
"/home/ise/xilinx_vm_common_folder/vending_machine/vending.v" Line 95. $display Add more money to get your product

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <vending>.
    Related source file is "/home/ise/xilinx_vm_common_folder/vending_machine/vending.v".
    Found 8-bit subtractor for signal <imoney[7]_GND_1_o_sub_11_OUT> created at line 67.
    Found 8-bit subtractor for signal <imoney[7]_GND_1_o_sub_15_OUT> created at line 76.
    Found 8-bit subtractor for signal <imoney[7]_GND_1_o_sub_19_OUT> created at line 85.
    Found 8-bit adder for signal <moneyR[7]_imoney[7]_add_0_OUT> created at line 57.
WARNING:Xst:737 - Found 1-bit latch for signal <moneyR<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <moneyR<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <moneyR<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <moneyR<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <moneyR<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <moneyR<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <moneyR<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <omoney<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <omoney<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <omoney<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <omoney<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <omoney<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <omoney<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <omoney<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <omoney<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <give>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <moneyR<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 8-bit comparator greater for signal <GND_1_o_imoney[7]_LessThan_10_o> created at line 65
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred  17 Latch(s).
	inferred   1 Comparator(s).
	inferred  22 Multiplexer(s).
Unit <vending> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 4
 8-bit adder                                           : 1
 8-bit subtractor                                      : 3
# Latches                                              : 17
 1-bit latch                                           : 17
# Comparators                                          : 1
 8-bit comparator greater                              : 1
# Multiplexers                                         : 22
 1-bit 2-to-1 multiplexer                              : 17
 8-bit 2-to-1 multiplexer                              : 5

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1426 - The value init of the FF/Latch give hinder the constant cleaning in the block vending.
   You should achieve better results by setting this init to 1.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 4
 8-bit adder                                           : 1
 8-bit subtractor                                      : 3
# Comparators                                          : 1
 8-bit comparator greater                              : 1
# Multiplexers                                         : 36
 1-bit 2-to-1 multiplexer                              : 33
 8-bit 2-to-1 multiplexer                              : 3

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1426 - The value init of the FF/Latch give hinder the constant cleaning in the block vending.
   You should achieve better results by setting this init to 1.

Optimizing unit <vending> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block vending, actual ratio is 4.

Final Macro Processing ...

=========================================================================
Final Register Report

Found no macro
=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : vending.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 113
#      GND                         : 1
#      LUT2                        : 9
#      LUT3                        : 4
#      LUT4                        : 7
#      LUT5                        : 13
#      LUT6                        : 58
#      MUXCY                       : 7
#      MUXF7                       : 5
#      VCC                         : 1
#      XORCY                       : 8
# FlipFlops/Latches                : 17
#      LD                          : 17
# IO Buffers                       : 20
#      IBUF                        : 11
#      OBUF                        : 9

Device utilization summary:
---------------------------

Selected Device : xa6slx4csg225-3 


Slice Logic Utilization: 
 Number of Slice Registers:              16  out of   4800     0%  
 Number of Slice LUTs:                   91  out of   2400     3%  
    Number used as Logic:                91  out of   2400     3%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     91
   Number with an unused Flip Flop:      75  out of     91    82%  
   Number with an unused LUT:             0  out of     91     0%  
   Number of fully used LUT-FF pairs:    16  out of     91    17%  
   Number of unique control sets:         3

IO Utilization: 
 Number of IOs:                          20
 Number of bonded IOBs:                  20  out of    132    15%  
    IOB Flip Flops/Latches:               1

Specific Feature Utilization:

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------------------------------+------------------------+-------+
Clock Signal                                               | Clock buffer(FF name)  | Load  |
-----------------------------------------------------------+------------------------+-------+
optn[2]_GND_1_o_Select_42_o(optn[2]_GND_1_o_Select_42_o1:O)| NONE(*)(moneyR_6)      | 8     |
optn[2]_GND_1_o_Select_70_o(optn[2]_GND_1_o_Select_70_o1:O)| NONE(*)(omoney_7)      | 8     |
_n0120(Mmux__n012011:O)                                    | NONE(*)(give)          | 1     |
-----------------------------------------------------------+------------------------+-------+
(*) These 3 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 5.999ns (Maximum Frequency: 166.704MHz)
   Minimum input arrival time before clock: 8.924ns
   Maximum output required time after clock: 3.685ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'optn[2]_GND_1_o_Select_42_o'
  Clock period: 5.999ns (frequency: 166.704MHz)
  Total number of paths / destination ports: 1168 / 8
-------------------------------------------------------------------------
Delay:               5.999ns (Levels of Logic = 9)
  Source:            moneyR_0 (LATCH)
  Destination:       moneyR_3 (LATCH)
  Source Clock:      optn[2]_GND_1_o_Select_42_o falling
  Destination Clock: optn[2]_GND_1_o_Select_42_o falling

  Data Path: moneyR_0 to moneyR_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               3   0.498   0.651  moneyR_0 (moneyR_0)
     LUT2:I1->O            1   0.205   0.000  Madd_moneyR[7]_imoney[7]_add_0_OUT_lut<0> (Madd_moneyR[7]_imoney[7]_add_0_OUT_lut<0>)
     MUXCY:S->O            1   0.172   0.000  Madd_moneyR[7]_imoney[7]_add_0_OUT_cy<0> (Madd_moneyR[7]_imoney[7]_add_0_OUT_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  Madd_moneyR[7]_imoney[7]_add_0_OUT_cy<1> (Madd_moneyR[7]_imoney[7]_add_0_OUT_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  Madd_moneyR[7]_imoney[7]_add_0_OUT_cy<2> (Madd_moneyR[7]_imoney[7]_add_0_OUT_cy<2>)
     XORCY:CI->O           3   0.180   0.651  Madd_moneyR[7]_imoney[7]_add_0_OUT_xor<3> (moneyR[7]_imoney[7]_add_0_OUT<3>)
     LUT6:I5->O           13   0.205   1.161  mux101111 (_n0119<3>)
     LUT6:I3->O            1   0.205   0.580  GND_1_o_imoney[7]_LessThan_10_o1_SW0 (N14)
     LUT6:I5->O           16   0.205   1.005  optn[2]_imoney[7]_Select_65_o<7>11 (optn[2]_imoney[7]_Select_65_o<7>1)
     LUT6:I5->O            1   0.205   0.000  optn[2]_imoney[7]_Select_41_o<5>1 (optn[2]_imoney[7]_Select_41_o)
     LD:D                      0.037          moneyR_5
    ----------------------------------------
    Total                      5.999ns (1.950ns logic, 4.049ns route)
                                       (32.5% logic, 67.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'optn[2]_GND_1_o_Select_70_o'
  Clock period: 2.346ns (frequency: 426.239MHz)
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Delay:               2.346ns (Levels of Logic = 2)
  Source:            omoney_7 (LATCH)
  Destination:       omoney_7 (LATCH)
  Source Clock:      optn[2]_GND_1_o_Select_70_o falling
  Destination Clock: optn[2]_GND_1_o_Select_70_o falling

  Data Path: omoney_7 to omoney_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               2   0.498   0.721  omoney_7 (omoney_7)
     LUT6:I4->O            1   0.203   0.684  optn[2]_imoney[7]_Select_65_o<7>1 (optn[2]_imoney[7]_Select_65_o<7>)
     LUT6:I4->O            1   0.203   0.000  optn[2]_imoney[7]_Select_65_o<7>12 (optn[2]_imoney[7]_Select_65_o)
     LD:D                      0.037          omoney_7
    ----------------------------------------
    Total                      2.346ns (0.941ns logic, 1.405ns route)
                                       (40.1% logic, 59.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'optn[2]_GND_1_o_Select_42_o'
  Total number of paths / destination ports: 1586 / 8
-------------------------------------------------------------------------
Offset:              7.098ns (Levels of Logic = 6)
  Source:            imoney<3> (PAD)
  Destination:       moneyR_3 (LATCH)
  Destination Clock: optn[2]_GND_1_o_Select_42_o falling

  Data Path: imoney<3> to moneyR_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   1.222   0.995  imoney_3_IBUF (imoney_3_IBUF)
     LUT5:I0->O           11   0.203   0.987  out_SW0 (N6)
     LUT6:I4->O           12   0.203   1.253  mux10111 (Msub_imoney[7]_GND_1_o_sub_15_OUT_cy<0>)
     LUT6:I1->O            1   0.203   0.580  GND_1_o_imoney[7]_LessThan_10_o1_SW0 (N14)
     LUT6:I5->O           16   0.205   1.005  optn[2]_imoney[7]_Select_65_o<7>11 (optn[2]_imoney[7]_Select_65_o<7>1)
     LUT6:I5->O            1   0.205   0.000  optn[2]_imoney[7]_Select_41_o<5>1 (optn[2]_imoney[7]_Select_41_o)
     LD:D                      0.037          moneyR_5
    ----------------------------------------
    Total                      7.098ns (2.278ns logic, 4.820ns route)
                                       (32.1% logic, 67.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'optn[2]_GND_1_o_Select_70_o'
  Total number of paths / destination ports: 4479 / 8
-------------------------------------------------------------------------
Offset:              8.924ns (Levels of Logic = 8)
  Source:            imoney<3> (PAD)
  Destination:       omoney_4 (LATCH)
  Destination Clock: optn[2]_GND_1_o_Select_70_o falling

  Data Path: imoney<3> to omoney_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   1.222   0.995  imoney_3_IBUF (imoney_3_IBUF)
     LUT5:I0->O           11   0.203   0.987  out_SW0 (N6)
     LUT6:I4->O           12   0.203   1.273  mux10111 (Msub_imoney[7]_GND_1_o_sub_15_OUT_cy<0>)
     LUT6:I0->O           12   0.203   0.909  GND_1_o_imoney[7]_LessThan_10_o1 (GND_1_o_imoney[7]_LessThan_10_o1)
     LUT6:I5->O           20   0.205   1.457  GND_1_o_imoney[7]_LessThan_10_o11 (GND_1_o_imoney[7]_LessThan_10_o)
     LUT6:I0->O            1   0.203   0.000  optn[2]_imoney[7]_Select_77_o<4>5_G (N49)
     MUXF7:I1->O           1   0.140   0.684  optn[2]_imoney[7]_Select_77_o<4>5 (optn[2]_imoney[7]_Select_77_o<4>4)
     LUT6:I4->O            1   0.203   0.000  optn[2]_imoney[7]_Select_77_o<4>7 (optn[2]_imoney[7]_Select_77_o)
     LD:D                      0.037          omoney_4
    ----------------------------------------
    Total                      8.924ns (2.619ns logic, 6.305ns route)
                                       (29.3% logic, 70.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'optn[2]_GND_1_o_Select_70_o'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              3.685ns (Levels of Logic = 1)
  Source:            omoney_7 (LATCH)
  Destination:       omoney<7> (PAD)
  Source Clock:      optn[2]_GND_1_o_Select_70_o falling

  Data Path: omoney_7 to omoney<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               2   0.498   0.616  omoney_7 (omoney_7)
     OBUF:I->O                 2.571          omoney_7_OBUF (omoney<7>)
    ----------------------------------------
    Total                      3.685ns (3.069ns logic, 0.616ns route)
                                       (83.3% logic, 16.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock '_n0120'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.648ns (Levels of Logic = 1)
  Source:            give (LATCH)
  Destination:       give (PAD)
  Source Clock:      _n0120 falling

  Data Path: give to give
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.498   0.579  give (give_OBUF)
     OBUF:I->O                 2.571          give_OBUF (give)
    ----------------------------------------
    Total                      3.648ns (3.069ns logic, 0.579ns route)
                                       (84.1% logic, 15.9% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock optn[2]_GND_1_o_Select_42_o
---------------------------+---------+---------+---------+---------+
                           | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock               |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------+---------+---------+---------+---------+
optn[2]_GND_1_o_Select_42_o|         |         |    5.999|         |
---------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock optn[2]_GND_1_o_Select_70_o
---------------------------+---------+---------+---------+---------+
                           | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock               |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------+---------+---------+---------+---------+
optn[2]_GND_1_o_Select_42_o|         |         |    7.856|         |
optn[2]_GND_1_o_Select_70_o|         |         |    2.346|         |
---------------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 21.00 secs
Total CPU time to Xst completion: 18.44 secs
 
--> 


Total memory usage is 473492 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   24 (   0 filtered)
Number of infos    :    1 (   0 filtered)

