// Seed: 2630754550
module module_0 ();
  supply1 id_1;
  ;
  assign module_1.id_8 = 0;
  assign id_1 = (id_1) - -1;
endmodule
module module_1 #(
    parameter id_15 = 32'd73,
    parameter id_8  = 32'd15
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    _id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    _id_15
);
  input wire _id_15;
  module_0 modCall_1 ();
  inout wire id_14;
  input wire id_13;
  input wire id_12;
  input wire id_11;
  output wire id_10;
  input wire id_9;
  input wire _id_8;
  input wire id_7;
  output wire id_6;
  output wire id_5;
  input wire id_4;
  input wire id_3;
  inout reg id_2;
  output wire id_1;
  assign id_10 = id_14;
  wire [1 : id_8  ==  ( "" )] id_16;
  always
    if (1) begin : LABEL_0
      cover (id_12);
    end
  wire [1 : id_15] id_17;
  wire id_18;
  always @(posedge id_11) id_2 <= -1;
endmodule
