{
    "code": "module TopModule (\n    input logic [3:0] in,\n    output logic [1:0] pos\n);\n\n    always @(*) begin\n        case (in)\n            4'b1000: pos = 2'b11; // MSB high\n            4'b0100: pos = 2'b10; // Second bit high\n            4'b0010: pos = 2'b01; // Third bit high\n            4'b0001: pos = 2'b00; // LSB high\n            default: pos = 2'b00;  // All bits low\n        endcase\n    end\n\nendmodule",
    "test_results": {
        "num_mismatch": 20,
        "passfail": "R"
    }
}