open main
pred id47kGb6MLfvciY5Edz_prop6 {
	
	always Signal != Signal'
}
pred __repair { id47kGb6MLfvciY5Edz_prop6 }
check __repair { id47kGb6MLfvciY5Edz_prop6 <=> prop6o }