$date
  Thu Jun 12 19:31:57 2025
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module alu_tb_1bit $end
$var reg 1 ! a $end
$var reg 1 " b $end
$var reg 1 # carry_in $end
$var reg 1 $ result $end
$var reg 1 % carry_out $end
$var reg 2 & operation[1:0] $end
$scope module uut $end
$var reg 1 ' a $end
$var reg 1 ( b $end
$var reg 1 ) carry_in $end
$var reg 2 * operation[1:0] $end
$var reg 1 + result $end
$var reg 1 , carry_out $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
1!
1"
0#
1$
0%
b00 &
1'
1(
0)
b00 *
1+
0,
#10000000
0"
b11 &
0(
b11 *
#20000000
1"
0$
1%
b01 &
1(
b01 *
0+
1,
#30000000
0!
0%
b10 &
0'
b10 *
0,
#40000000
