// Seed: 1117583777
module module_0 (
    id_1
);
  input id_1;
  logic id_1;
  assign id_1 = (1'd0 === 1) ? 1 - id_1 : 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  output id_3;
  inout id_2;
  output id_1;
  logic id_3;
endmodule
