Return-Path: <devicetree+bounces-307881-lists+devicetree=lfdr.de@vger.kernel.org>
Delivered-To: lists+devicetree@lfdr.de
Received: from mail.lfdr.de
	by mail.lfdr.de with LMTP
	id mTUUBF7cJWp3MwIAu9opvQ
	(envelope-from <devicetree+bounces-307881-lists+devicetree=lfdr.de@vger.kernel.org>)
	for <lists+devicetree@lfdr.de>; Sun, 07 Jun 2026 23:02:22 +0200
X-Original-To: lists+devicetree@lfdr.de
Received: from tor.lore.kernel.org (tor.lore.kernel.org [172.105.105.114])
	by mail.lfdr.de (Postfix) with ESMTPS id 74F70651954
	for <lists+devicetree@lfdr.de>; Sun, 07 Jun 2026 23:02:21 +0200 (CEST)
Authentication-Results: mail.lfdr.de;
	dkim=pass header.d=gmail.com header.s=20251104 header.b=dgpGP+dr;
	spf=pass (mail.lfdr.de: domain of "devicetree+bounces-307881-lists+devicetree=lfdr.de@vger.kernel.org" designates 172.105.105.114 as permitted sender) smtp.mailfrom="devicetree+bounces-307881-lists+devicetree=lfdr.de@vger.kernel.org";
	dmarc=pass (policy=none) header.from=gmail.com;
	arc=pass ("subspace.kernel.org:s=arc-20240116:i=2")
Received: from smtp.subspace.kernel.org (conduit.subspace.kernel.org [100.90.174.1])
	by tor.lore.kernel.org (Postfix) with ESMTP id 7DC503006F04
	for <lists+devicetree@lfdr.de>; Sun,  7 Jun 2026 21:02:20 +0000 (UTC)
Received: from localhost.localdomain (localhost.localdomain [127.0.0.1])
	by smtp.subspace.kernel.org (Postfix) with ESMTP id C38F2330B3B;
	Sun,  7 Jun 2026 21:02:19 +0000 (UTC)
X-Original-To: devicetree@vger.kernel.org
Received: from mail-ed1-f41.google.com (mail-ed1-f41.google.com [209.85.208.41])
	(using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits))
	(No client certificate requested)
	by smtp.subspace.kernel.org (Postfix) with ESMTPS id 45D922F361E
	for <devicetree@vger.kernel.org>; Sun,  7 Jun 2026 21:02:18 +0000 (UTC)
ARC-Seal:i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116;
	t=1780866139; cv=pass; b=bI17QvTM79s6Iw+LSeyoiYf/WAASsQmFdNVVXoo5147DipdANi5xXdWPVv6epy02Fp6EiFqWK747uuWm4BCdvaks2L2mdqX5nkYiZm4IfQ94Llsx6oIx6Cdh+f8fvAgpQn52rtOdq2K8cyiuZ/syT2SpGOd8E1JtMd9CvF0UovA=
ARC-Message-Signature:i=2; a=rsa-sha256; d=subspace.kernel.org;
	s=arc-20240116; t=1780866139; c=relaxed/simple;
	bh=+8UdWvNZOrMkx3IvycG3o83qj4YVhpznC6XOZkbSFus=;
	h=MIME-Version:References:In-Reply-To:From:Date:Message-ID:Subject:
	 To:Cc:Content-Type; b=a7KoatYiXcaUek2g8k/t05WSXntKf/gFQGi+UnOFI9VW6Xqy4DReBCAXUOjGZd2EmzveeFIVJzpK5xtu5i4rSZWe6J0IX8KUPSMOoJ64uLlMOrgrv8j5LTSAapLAYmBuP1ur7FSX7dBJIT3t0IJqry2LgBmMjyALXZlKKCvwm/0=
ARC-Authentication-Results:i=2; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=dgpGP+dr; arc=pass smtp.client-ip=209.85.208.41
Received: by mail-ed1-f41.google.com with SMTP id 4fb4d7f45d1cf-68f36e1663cso6445776a12.3
        for <devicetree@vger.kernel.org>; Sun, 07 Jun 2026 14:02:18 -0700 (PDT)
ARC-Seal: i=1; a=rsa-sha256; t=1780866137; cv=none;
        d=google.com; s=arc-20240605;
        b=InV4PPWsJoPfDdf5Nx1jqeAR1hP1n5j1JGcStumoVng9+HYa0wv18sTDKyX9/m2IB4
         TCWDxnzrnUYeIC0fG0W0bCGfTtguEEP+KrhrSjb0Lu3Vluees+j1xQo/f4jBdE1w5Mq2
         JT23pks6a/8I/F5BBO3ydICqA4AIhiBY+vPDaoK01H0KMBW74OI4Kwou4iciHweZqinm
         8U2HJ45sEmDeYf1qQj+d2tvNNYeWGWQ/cR72dapIRZC6Qnc3juAEUHTAD0VyIDsWOmZt
         TYkxmZgs/1K9RtjmyGKugOZkRNiBbMWsjFoRHB8MrUXV8vhgJ1FUA9OWupyDKU/hHYvQ
         sapA==
ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20240605;
        h=content-transfer-encoding:cc:to:subject:message-id:date:from
         :in-reply-to:references:mime-version:dkim-signature;
        bh=A+9fNpCsE6s4qptEKDyb1NK+xycGWP9ueu0opDX1ZcA=;
        fh=YARkibs01m831C4RaMQNMxxe2dCEvrhDW6aPt4+wOkY=;
        b=JBEOMaYYk64wYd7utERyqCdudA2/d0LFZGu7DJL+yAJPzn1ubbJjSCw7FX76sh/NWn
         q/7R/Q3sNZH7aRQNLSvGozdLFmpZ1Notz98Qu3/x3/mNvPDkVZuU40uNz6SQXJWLF0SF
         XWqv7ELn+BHnZHWsReKeoVQFXzFGvFGpY+As1LGSD79XrIA/q1oQfMDn85kXJrDeL6rk
         wS8CkTNQnoTsit8va6zkINdC9Me4AJCJ6lsfh4ecvztcrylKYTh3Wtss2+oJsrE6lhrT
         NB3lMxVn+VRZ+8s7DV5SOkw3VWawbY7ag9WpovCv3JIicgRrfs5SDvMA0481v5MybMbk
         FSzw==;
        darn=vger.kernel.org
ARC-Authentication-Results: i=1; mx.google.com; arc=none
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
        d=gmail.com; s=20251104; t=1780866137; x=1781470937; darn=vger.kernel.org;
        h=content-transfer-encoding:cc:to:subject:message-id:date:from
         :in-reply-to:references:mime-version:from:to:cc:subject:date
         :message-id:reply-to;
        bh=A+9fNpCsE6s4qptEKDyb1NK+xycGWP9ueu0opDX1ZcA=;
        b=dgpGP+drnVbMAmsWovLRp9zzgmLOXy8+Muff559H3UR75Ki+OK2bdDbuufGbBIhjIu
         btwdDPjSBvmTNNyn8QN5bRcFIEQGAGc63so8sBqFujXqcgKVD4mjvUJZ8ciSnTckMhZK
         GgDXKrDXY6QTrduofZg3Q6YES9v/ca21+Mlm9swHrA/dx9D8sNiGMdxiTBgxJ6xil7b5
         BFIHcKHBtsny8FOOOStS4tJpZBp59Hq6jbd+nqZpUgpUGm3PbiCHVLGniVe7mbSuxjgT
         kuNMB0WHSVsSsI0Sq/9X+kNDQV+Y9MQpUgbVt6RchriyTH9rzgPiT//U8ybvKcVIkysV
         6X0A==
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
        d=1e100.net; s=20251104; t=1780866137; x=1781470937;
        h=content-transfer-encoding:cc:to:subject:message-id:date:from
         :in-reply-to:references:mime-version:x-gm-gg:x-gm-message-state:from
         :to:cc:subject:date:message-id:reply-to;
        bh=A+9fNpCsE6s4qptEKDyb1NK+xycGWP9ueu0opDX1ZcA=;
        b=aJffpmGpmoYSVd4OEVa2KK/q0Hh6bQ15DXu7fgAiPCtY1bOTwrZEyFbw+eWDWqBA/c
         hOfL+zJO0NtOHmRGwBy7tnyvm7rtOLyTuquytDnwrAqXuZ43LSYjoBVrvqfk8ZNcTcmg
         BfVuen7HFatHEhvTLhzpnwBk5f4A9SPJqwhc2rnDIXRTmWPYU5GiQO/Janc/PBED2OLx
         7heZp3nhyMC0eXxawremAFUeD7hpkTDP1t5tzRx2Is7Sbi0YTeWJK+5AxmoonMCaRAg2
         1bWf8hWFq/icyKJQxGlMeoSi0cBla+PO0ac6i+NLlLI3d9TAKQQVEgjjEhyjveKNyTdv
         udjA==
X-Forwarded-Encrypted: i=1; AFNElJ/PxbHEug33+hVPVp4zSQ+7BAb2mcb7n1UGaZUXwlc90Um7pXft6ZiIxPwSg1NokF3N5wZN5IUerCQn@vger.kernel.org
X-Gm-Message-State: AOJu0YxghuDoAVbechjr8l5weINt6q5d/yx79Gt7W8QNgq99Sn1jqjWT
	EACxxk0DDzOT07okUd47I7/Fw3zA8WBdVQnN9XSso/pdwr+KK9ARZI7vkR5hePlnDxgKK4ZbG2H
	1A6Ex4Rrns+SGh32PkZ+QcQMcgQy3X64=
X-Gm-Gg: Acq92OGyHNzr7mNBPwuEBQVhBHeVweOqXkVfiPqjVAwpUcQKFuLauPNHC1NXBhyGVkS
	N9PBg8fOvCFv058yJWKRxydc9HAMA8MROrdzoi4ZjN+eqhSUuaEjc10qwAGIN4uZ1zrDsNIUPhG
	IaloE23Y8Qsn7iQ1+OYMeofCMDluPmOPeMrf9wYglHG2Dphb+hMvp6nz9L+1QTKTrXZaUvisg7x
	fCJcHdZejSLiqST/m7/46rDAco7AHeNcb4Ypu7I68oa+PAshBcyRAqfpxW/rFPD/1ZMUgdqviPV
	aFVf8MZtIC9F7yv70yiT7ne0TwYEXZzXlwKxbxzIgnnFOkuvoQk=
X-Received: by 2002:a17:907:2718:b0:bea:f4e0:c7b9 with SMTP id
 a640c23a62f3a-bf370d638ccmr437637066b.19.1780866136465; Sun, 07 Jun 2026
 14:02:16 -0700 (PDT)
Precedence: bulk
X-Mailing-List: devicetree@vger.kernel.org
List-Id: <devicetree.vger.kernel.org>
List-Subscribe: <mailto:devicetree+subscribe@vger.kernel.org>
List-Unsubscribe: <mailto:devicetree+unsubscribe@vger.kernel.org>
MIME-Version: 1.0
References: <20260604135255.62682-1-midgy971@gmail.com> <20260604135255.62682-7-midgy971@gmail.com>
 <e44b506e-e9d2-48e3-acea-ab28b7be9b37@rock-chips.com>
In-Reply-To: <e44b506e-e9d2-48e3-acea-ab28b7be9b37@rock-chips.com>
From: Midgy Balon <midgy971@gmail.com>
Date: Sun, 7 Jun 2026 23:05:03 +0200
X-Gm-Features: AVVi8Cf-JVkWYJtDYXL1xfOVyosnpbnb7w4PJV4kFFggOhSQTxoQOwyJz0V_ZFQ
Message-ID: <CA+GS1Y16++cztPxdUGLrPA73ENm4vJGFrjm-jP8r=8OQqcMJGA@mail.gmail.com>
Subject: Re: [RFC PATCH v3 6/9] iommu/rockchip: Clear AUTO_GATING bit 1 on the
 RK356x v1 IOMMU
To: Chaoyi Chen <chaoyi.chen@rock-chips.com>
Cc: Simon Xue <xxm@rock-chips.com>, tomeu@tomeuvizoso.net, ogabbay@kernel.org, 
	heiko@sntech.de, robh@kernel.org, krzk+dt@kernel.org, conor+dt@kernel.org, 
	joro@8bytes.org, will@kernel.org, robin.murphy@arm.com, 
	dri-devel@lists.freedesktop.org, linux-rockchip@lists.infradead.org, 
	devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, 
	iommu@lists.linux.dev, linux-kernel@vger.kernel.org
Content-Type: text/plain; charset="UTF-8"
Content-Transfer-Encoding: quoted-printable
X-Rspamd-Action: no action
X-Spamd-Result: default: False [-0.66 / 15.00];
	SUSPICIOUS_RECIPS(1.50)[];
	ARC_ALLOW(-1.00)[subspace.kernel.org:s=arc-20240116:i=2];
	DMARC_POLICY_ALLOW(-0.50)[gmail.com,none];
	R_SPF_ALLOW(-0.20)[+ip4:172.105.105.114:c];
	R_DKIM_ALLOW(-0.20)[gmail.com:s=20251104];
	MAILLIST(-0.15)[generic];
	MIME_GOOD(-0.10)[text/plain];
	HAS_LIST_UNSUB(-0.01)[];
	RCVD_COUNT_THREE(0.00)[4];
	FORGED_RECIPIENTS(0.00)[m:chaoyi.chen@rock-chips.com,m:xxm@rock-chips.com,m:tomeu@tomeuvizoso.net,m:ogabbay@kernel.org,m:heiko@sntech.de,m:robh@kernel.org,m:krzk+dt@kernel.org,m:conor+dt@kernel.org,m:joro@8bytes.org,m:will@kernel.org,m:robin.murphy@arm.com,m:dri-devel@lists.freedesktop.org,m:linux-rockchip@lists.infradead.org,m:devicetree@vger.kernel.org,m:linux-arm-kernel@lists.infradead.org,m:iommu@lists.linux.dev,m:linux-kernel@vger.kernel.org,m:krzk@kernel.org,m:conor@kernel.org,s:lists@lfdr.de];
	TAGGED_FROM(0.00)[bounces-307881-lists,devicetree=lfdr.de];
	RCVD_TLS_LAST(0.00)[];
	FORGED_SENDER(0.00)[midgy971@gmail.com,devicetree@vger.kernel.org];
	FORWARDED(0.00)[lists@lfdr.de];
	FREEMAIL_FROM(0.00)[gmail.com];
	FORGED_SENDER_MAILLIST(0.00)[];
	RCPT_COUNT_TWELVE(0.00)[17];
	MIME_TRACE(0.00)[0:+];
	FROM_HAS_DN(0.00)[];
	FORGED_RECIPIENTS_MAILLIST(0.00)[];
	TO_DN_SOME(0.00)[];
	FORGED_SENDER_FORWARDING(0.00)[];
	ALIAS_RESOLVED(0.00)[];
	PRECEDENCE_BULK(0.00)[];
	FROM_NEQ_ENVFROM(0.00)[midgy971@gmail.com,devicetree@vger.kernel.org];
	DKIM_TRACE(0.00)[gmail.com:+];
	MID_RHS_MATCH_FROMTLD(0.00)[];
	ASN(0.00)[asn:63949, ipnet:172.105.96.0/20, country:SG];
	TAGGED_RCPT(0.00)[devicetree,dt];
	FORGED_RECIPIENTS_FORWARDING(0.00)[];
	MISSING_XM_UA(0.00)[];
	DBL_BLOCKED_OPENRESOLVER(0.00)[mail.gmail.com:mid,vger.kernel.org:from_smtp]
X-Rspamd-Server: lfdr
X-Rspamd-Queue-Id: 74F70651954

Hi Chaoyi,

> As I said, it is v2. Could you please try using the code below instead an=
d
> see if it works?
> [ auto_gate =3D read(RK_MMU_AUTO_GATING); auto_gate |=3D BIT(31); write(.=
..) ]

Thanks -- that's clearly the right shape (read-modify-write, before paging =
is
enabled, keeping the reset value instead of my clobbering 0x2).

I rebuilt v7.1-rc6 (with the rocket RK3568 series + your per-device-ops wor=
k)
using your bit-31 version and tested it on a ROCK 3B: the NPU IOMMU comes u=
p and
services the NPU's DMA cleanly -- the NPU probes, attaches its domain, and =
runs
repeated conv submissions with no DMA_READ_ERROR and no page-walk stall. No
regression from the write.

To be precise about what I can and can't show: I tested both ways on v7.1-r=
c6 --
with your bit-31 write, and on the reset value (0x3) -- and the NPU
IOMMU services
the NPU's reads with zero faults in both cases (no DMA_READ_ERROR, no page-=
walk
stall). So I don't have a failing baseline here that bit-31 visibly
fixes. Is the
AUTO_GATING write needed on current mainline, or only under conditions I'm =
not
reproducing (a particular traffic pattern / silicon rev)? I'll keep the pat=
ch in
your form unless you'd prefer to drop it.

One question so I document it correctly: what does bit 31 of RK_MMU_AUTO_GA=
TING
control on the v2 block -- is it a master "disable internal auto clock-gati=
ng"
for the page-table walker (i.e. so a TLB-miss walk's AXI master keeps its c=
lock
to completion)? The RK3568 TRM I have doesn't cover the IOMMU registers, so=
 a
one-line description would let me write an accurate comment.



Kind regards,
Midgy

Le ven. 5 juin 2026 =C3=A0 03:59, Chaoyi Chen <chaoyi.chen@rock-chips.com> =
a =C3=A9crit :
>
> Hello Midgy,
>
> On 6/4/2026 9:52 PM, Midgy BALON wrote:
> > On the RK356x v1 IOMMU, RK_MMU_AUTO_GATING resets to 0x3. Bit 1 enables
> > auto clock-gating of the page-table walker, so the walker's AXI master
> > loses its clock between transactions; a TLB-miss page walk then never
> > completes and the IOMMU is left stuck (PAGING_ENABLED, never IDLE).
> >
> > Clear bit 1 (keeping bit 0, the slave-port gate) once paging is enabled
> > so the walker keeps its clock. This is required for the RK3568 NPU MMU.
> >
> > Signed-off-by: Midgy BALON <midgy971@gmail.com>
> > ---
> >  drivers/iommu/rockchip-iommu.c | 12 ++++++++++++
> >  1 file changed, 12 insertions(+)
> >
> > diff --git a/drivers/iommu/rockchip-iommu.c b/drivers/iommu/rockchip-io=
mmu.c
> > index 4da80136933c4..e3d8b6e9ca12b 100644
> > --- a/drivers/iommu/rockchip-iommu.c
> > +++ b/drivers/iommu/rockchip-iommu.c
> > @@ -953,6 +953,18 @@ static int rk_iommu_enable(struct rk_iommu *iommu)
> >
> >       ret =3D rk_iommu_enable_paging(iommu);
> >
> > +     if (!ret) {
> > +             /*
> > +              * RK356x v1 IOMMU: RK_MMU_AUTO_GATING bit 1 enables page=
-walker
> > +              * auto clock-gating; the walker's AXI master then loses =
its clock
> > +              * between transactions and a TLB-miss page walk never co=
mpletes,
> > +              * leaving the IOMMU stuck (PAGING_ENABLED, never IDLE). =
 Clear
> > +              * bit 1 (keep bit 0, the slave-port gate) once paging is=
 enabled.
> > +              */
> > +             for (i =3D 0; i < iommu->num_mmu; i++)
> > +                     rk_iommu_write(iommu->bases[i], RK_MMU_AUTO_GATIN=
G, 0x2);
> > +     }
> > +
> >  out_disable_stall:
> >       rk_iommu_disable_stall(iommu);
> >  out_disable_clocks:
>
> As I said, it is v2. Could you please try using the code below
> instead and see if it works? Thank you.
>
> diff --git a/drivers/iommu/rockchip-iommu.c b/drivers/iommu/rockchip-iomm=
u.c
> index 0013cf196c57..89e3a83a0251 100644
> --- a/drivers/iommu/rockchip-iommu.c
> +++ b/drivers/iommu/rockchip-iommu.c
> @@ -930,6 +930,7 @@ static int rk_iommu_enable(struct rk_iommu *iommu)
>         struct iommu_domain *domain =3D iommu->domain;
>         struct rk_iommu_domain *rk_domain =3D to_rk_domain(domain);
>         int ret, i;
> +       u32 auto_gate;
>
>         ret =3D clk_bulk_enable(iommu->num_clocks, iommu->clocks);
>         if (ret)
> @@ -948,6 +949,10 @@ static int rk_iommu_enable(struct rk_iommu *iommu)
>                                rk_ops->mk_dtentries(rk_domain->dt_dma));
>                 rk_iommu_base_command(iommu->bases[i], RK_MMU_CMD_ZAP_CAC=
HE);
>                 rk_iommu_write(iommu->bases[i], RK_MMU_INT_MASK, RK_MMU_I=
RQ_MASK);
> +
> +               auto_gate =3D rk_iommu_read(iommu->bases[i], RK_MMU_AUTO_=
GATING);
> +               auto_gate |=3D BIT(31);
> +               rk_iommu_write(iommu->bases[i], RK_MMU_AUTO_GATING, auto_=
gate);
>         }
>
>         ret =3D rk_iommu_enable_paging(iommu);
>
> --
> Best,
> Chaoyi

