Verilator Tree Dump (format 0x3900) from <e398> to <e715>
     NETLIST 0x555556188f80 <e1> {a0aa}  $root [1ps/1ps]
    1: MODULE 0x5555561992e0 <e280> {c1ai}  AddMinusALU_32  L0 [1ps]
    1:2: VAR 0x55555619a250 <e406#> {c2al} @dt=0x5555561a8a20@(G/nw1)  sub_add INPUT [VSTATIC]  PORT
    1:2: VAR 0x55555619b260 <e414#> {c3as} @dt=0x55555619ae40@(nw32)  a INPUT [VSTATIC]  PORT
    1:2: VAR 0x5555561a2d50 <e422#> {c4as} @dt=0x55555619be40@(nw32)  b INPUT [VSTATIC]  PORT
    1:2: VAR 0x5555561a30a0 <e430#> {c5am} @dt=0x5555561a8a20@(G/nw1)  carry OUTPUT [VSTATIC]  PORT
    1:2: VAR 0x5555561a33a0 <e438#> {c5at} @dt=0x5555561a8a20@(G/nw1)  zero OUTPUT [VSTATIC]  PORT
    1:2: VAR 0x5555561a36a0 <e446#> {c5az} @dt=0x5555561a8a20@(G/nw1)  overflow OUTPUT [VSTATIC]  PORT
    1:2: VAR 0x5555561a46a0 <e454#> {c6at} @dt=0x5555561a4280@(nw32)  result OUTPUT [VSTATIC]  PORT
    1:2: VAR 0x5555561a4b50 <e457#> {c7ak} @dt=0x5555561a4a70@(nw1)  Cin [VSTATIC]  WIRE
    1:2: VAR 0x5555561a5aa0 <e465#> {c8ar} @dt=0x5555561a5680@(nw32)  t_no_Cin [VSTATIC]  WIRE
    1:2: ASSIGNW 0x5555561a6070 <e467#> {c11aq} @dt=0x5555561a4a70@(nw1)
    1:2:1: VARREF 0x5555561a1700 <e468#> {c11as} @dt=0x5555561a8a20@(G/nw1)  sub_add [RV] <- VAR 0x55555619a250 <e406#> {c2al} @dt=0x5555561a8a20@(G/nw1)  sub_add INPUT [VSTATIC]  PORT
    1:2:2: VARREF 0x5555561a1820 <e466#> {c11am} @dt=0x5555561a4a70@(nw1)  Cin [LV] => VAR 0x5555561a4b50 <e457#> {c7ak} @dt=0x5555561a4a70@(nw1)  Cin [VSTATIC]  WIRE
    1:2: ASSIGNW 0x5555561a7040 <e470#> {c12av} @dt=0x5555561a5680@(nw32)
    1:2:1: XOR 0x5555561a6f80 <e488#> {c12bi} @dt=0x5555561a5680@(nw32)
    1:2:1:1: REPLICATE 0x5555561a6920 <e475#> {c12ba} @dt=0x5555561abf80@(G/w32)
    1:2:1:1:1: VARREF 0x5555561a1940 <e471#> {c12bc} @dt=0x5555561a4a70@(nw1)  Cin [RV] <- VAR 0x5555561a4b50 <e457#> {c7ak} @dt=0x5555561a4a70@(nw1)  Cin [VSTATIC]  WIRE
    1:2:1:1:2: CONST 0x5555561a6460 <e170> {c12ay} @dt=0x5555561a65a0@(G/swu32/6)  ?32?sh20
    1:2:1:2: ADD 0x5555561a6ec0 <e489#> {c12bl} @dt=0x5555561a5680@(nw32)
    1:2:1:2:1: VARREF 0x5555561a1a60 <e476#> {c12bj} @dt=0x55555619be40@(nw32)  b [RV] <- VAR 0x5555561a2d50 <e422#> {c4as} @dt=0x55555619be40@(nw32)  b INPUT [VSTATIC]  PORT
    1:2:1:2:2: EXTEND 0x5555561ac3a0 <e495#> {c12bn} @dt=0x5555561a5680@(nw32)
    1:2:1:2:2:1: VARREF 0x5555561a1b80 <e493#> {c12bn} @dt=0x5555561a4a70@(nw1)  Cin [RV] <- VAR 0x5555561a4b50 <e457#> {c7ak} @dt=0x5555561a4a70@(nw1)  Cin [VSTATIC]  WIRE
    1:2:2: VARREF 0x5555561a1cf0 <e469#> {c12am} @dt=0x5555561a5680@(nw32)  t_no_Cin [LV] => VAR 0x5555561a5aa0 <e465#> {c8ar} @dt=0x5555561a5680@(nw32)  t_no_Cin [VSTATIC]  WIRE
    1:2: ASSIGNW 0x5555561a7a30 <e502#> {c13bb} @dt=0x5555561ac5f0@(G/w33)
    1:2:1: ADD 0x5555561a7970 <e514#> {c13bf} @dt=0x5555561ac5f0@(G/w33)
    1:2:1:1: EXTEND 0x5555561ac890 <e520#> {c13bd} @dt=0x5555561ac5f0@(G/w33)
    1:2:1:1:1: VARREF 0x5555561a1e10 <e518#> {c13bd} @dt=0x55555619ae40@(nw32)  a [RV] <- VAR 0x55555619b260 <e414#> {c3as} @dt=0x55555619ae40@(nw32)  a INPUT [VSTATIC]  PORT
    1:2:1:2: EXTEND 0x5555561ac950 <e526#> {c13bh} @dt=0x5555561ac5f0@(G/w33)
    1:2:1:2:1: VARREF 0x5555561a1f30 <e524#> {c13bh} @dt=0x5555561a5680@(nw32)  t_no_Cin [RV] <- VAR 0x5555561a5aa0 <e465#> {c8ar} @dt=0x5555561a5680@(nw32)  t_no_Cin [VSTATIC]  WIRE
    1:2:2: CONCAT 0x5555561a7500 <e501#> {c13as} @dt=0x5555561ac5f0@(G/w33)
    1:2:2:1: VARREF 0x5555561a2050 <e496#> {c13an} @dt=0x5555561a8a20@(G/nw1)  carry [LV] => VAR 0x5555561a30a0 <e430#> {c5am} @dt=0x5555561a8a20@(G/nw1)  carry OUTPUT [VSTATIC]  PORT
    1:2:2:2: VARREF 0x5555561a2170 <e497#> {c13at} @dt=0x5555561a4280@(nw32)  result [LV] => VAR 0x5555561a46a0 <e454#> {c6at} @dt=0x5555561a4280@(nw32)  result OUTPUT [VSTATIC]  PORT
    1:2: ASSIGNW 0x5555561a99e0 <e528#> {c14av} @dt=0x5555561a8a20@(G/nw1)
    1:2:1: LOGAND 0x5555561a9920 <e259> {c14bv} @dt=0x5555561a8a20@(G/nw1)
    1:2:1:1: EQ 0x5555561a8960 <e255> {c14be} @dt=0x5555561a8a20@(G/nw1)
    1:2:1:1:1: SEL 0x5555561a14f0 <e547#> {c14az} @dt=0x5555561acc30@(G/w1) decl[31:0]]
    1:2:1:1:1:1: VARREF 0x5555561a2290 <e539#> {c14ay} @dt=0x55555619ae40@(nw32)  a [RV] <- VAR 0x55555619b260 <e414#> {c3as} @dt=0x55555619ae40@(nw32)  a INPUT [VSTATIC]  PORT
    1:2:1:1:1:2: CONST 0x5555561acdf0 <e562#> {c14ba} @dt=0x5555561acd10@(G/sw5)  5'h1f
    1:2:1:1:1:3: CONST 0x5555561aca10 <e541#> {c14az} @dt=0x5555561acb50@(G/wu32/1)  ?32?h1
    1:2:1:1:2: SEL 0x5555561ad310 <e587#> {c14bp} @dt=0x5555561acc30@(G/w1) decl[31:0]]
    1:2:1:1:2:1: VARREF 0x5555561a23b0 <e578#> {c14bh} @dt=0x5555561a5680@(nw32)  t_no_Cin [RV] <- VAR 0x5555561a5aa0 <e465#> {c8ar} @dt=0x5555561a5680@(nw32)  t_no_Cin [VSTATIC]  WIRE
    1:2:1:1:2:2: CONST 0x5555561ad5a0 <e604#> {c14bq} @dt=0x5555561acd10@(G/sw5)  5'h1f
    1:2:1:1:2:3: CONST 0x5555561ad0f0 <e580#> {c14bp} @dt=0x5555561acb50@(G/wu32/1)  ?32?h1
    1:2:1:2: NEQ 0x5555561a9810 <e256> {c14cl} @dt=0x5555561a8a20@(G/nw1)
    1:2:1:2:1: SEL 0x5555561b08d0 <e637#> {c14cg} @dt=0x5555561acc30@(G/w1) decl[31:0]]
    1:2:1:2:1:1: VARREF 0x5555561a24d0 <e628#> {c14bz} @dt=0x5555561a4280@(nw32)  result [RV] <- VAR 0x5555561a46a0 <e454#> {c6at} @dt=0x5555561a4280@(nw32)  result OUTPUT [VSTATIC]  PORT
    1:2:1:2:1:2: CONST 0x5555561b0b60 <e654#> {c14ch} @dt=0x5555561acd10@(G/sw5)  5'h1f
    1:2:1:2:1:3: CONST 0x5555561b0790 <e630#> {c14cg} @dt=0x5555561acb50@(G/wu32/1)  ?32?h1
    1:2:1:2:2: SEL 0x5555561b1080 <e679#> {c14cp} @dt=0x5555561acc30@(G/w1) decl[31:0]]
    1:2:1:2:2:1: VARREF 0x5555561a25f0 <e670#> {c14co} @dt=0x55555619ae40@(nw32)  a [RV] <- VAR 0x55555619b260 <e414#> {c3as} @dt=0x55555619ae40@(nw32)  a INPUT [VSTATIC]  PORT
    1:2:1:2:2:2: CONST 0x5555561b1310 <e696#> {c14cq} @dt=0x5555561acd10@(G/sw5)  5'h1f
    1:2:1:2:2:3: CONST 0x5555561b0e60 <e672#> {c14cp} @dt=0x5555561acb50@(G/wu32/1)  ?32?h1
    1:2:2: VARREF 0x5555561a2710 <e527#> {c14am} @dt=0x5555561a8a20@(G/nw1)  overflow [LV] => VAR 0x5555561a36a0 <e446#> {c5az} @dt=0x5555561a8a20@(G/nw1)  overflow OUTPUT [VSTATIC]  PORT
    1:2: ASSIGNW 0x5555561aa110 <e706#> {c15ar} @dt=0x5555561a8a20@(G/nw1)
    1:2:1: NOT 0x5555561aa050 <e271> {c15at} @dt=0x5555561a8a20@(G/nw1)
    1:2:1:1: REDOR 0x5555561a9f40 <e269> {c15av} @dt=0x5555561a8a20@(G/nw1)
    1:2:1:1:1: VARREF 0x5555561a2830 <e707#> {c15ax} @dt=0x5555561a4280@(nw32)  result [RV] <- VAR 0x5555561a46a0 <e454#> {c6at} @dt=0x5555561a4280@(nw32)  result OUTPUT [VSTATIC]  PORT
    1:2:2: VARREF 0x5555561aa620 <e705#> {c15am} @dt=0x5555561a8a20@(G/nw1)  zero [LV] => VAR 0x5555561a33a0 <e438#> {c5at} @dt=0x5555561a8a20@(G/nw1)  zero OUTPUT [VSTATIC]  PORT
    3: TYPETABLE 0x555556189620 <e2> {a0aa}
		   logic  -> BASICDTYPE 0x5555561a8a20 <e228> {c14be} @dt=this@(G/nw1)  logic [GENERIC] kwd=logic
		detailed  ->  BASICDTYPE 0x5555561a69e0 <e173> {c12ba} @dt=this@(G/w0)  logic [GENERIC] kwd=logic
		detailed  ->  BASICDTYPE 0x5555561acc30 <e544#> {c14az} @dt=this@(G/w1)  logic [GENERIC] kwd=logic
		detailed  ->  BASICDTYPE 0x5555561a8a20 <e228> {c14be} @dt=this@(G/nw1)  logic [GENERIC] kwd=logic
		detailed  ->  BASICDTYPE 0x5555561acf30 <e558#> {c14ba} @dt=this@(G/w5)  logic [GENERIC] kwd=logic range=[4:0]
		detailed  ->  BASICDTYPE 0x5555561acd10 <e554#> {c14az} @dt=this@(G/sw5)  logic [GENERIC] kwd=logic range=[4:0]
		detailed  ->  BASICDTYPE 0x5555561acb50 <e536#> {c14az} @dt=this@(G/wu32/1)  logic [GENERIC] kwd=logic range=[31:0]
		detailed  ->  BASICDTYPE 0x55555619a9a0 <e32> {c3ap} @dt=this@(G/swu32/1)  logic [GENERIC] kwd=logic range=[31:0]
		detailed  ->  BASICDTYPE 0x55555619a600 <e27> {c3am} @dt=this@(G/swu32/5)  logic [GENERIC] kwd=logic range=[31:0]
		detailed  ->  BASICDTYPE 0x5555561a65a0 <e165> {c12ay} @dt=this@(G/swu32/6)  logic [GENERIC] kwd=logic range=[31:0]
		detailed  ->  BASICDTYPE 0x5555561abf80 <e474#> {c12ba} @dt=this@(G/w32)  logic [GENERIC] kwd=logic range=[31:0]
		detailed  ->  BASICDTYPE 0x5555561ac5f0 <e500#> {c13as} @dt=this@(G/w33)  logic [GENERIC] kwd=logic range=[32:0]
    3:1: BASICDTYPE 0x55555619a600 <e27> {c3am} @dt=this@(G/swu32/5)  logic [GENERIC] kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55555619a9a0 <e32> {c3ap} @dt=this@(G/swu32/1)  logic [GENERIC] kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5555561a65a0 <e165> {c12ay} @dt=this@(G/swu32/6)  logic [GENERIC] kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5555561a69e0 <e173> {c12ba} @dt=this@(G/w0)  logic [GENERIC] kwd=logic
    3:1: BASICDTYPE 0x5555561a8a20 <e228> {c14be} @dt=this@(G/nw1)  logic [GENERIC] kwd=logic
    3:1: BASICDTYPE 0x55555619a170 <e400#> {c2al} @dt=this@(nw1)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    3:1: BASICDTYPE 0x55555619ae40 <e413#> {c3al} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55555619be40 <e421#> {c4al} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5555561a2fc0 <e424#> {c5am} @dt=this@(nw1)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    3:1: BASICDTYPE 0x5555561a32c0 <e432#> {c5at} @dt=this@(nw1)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    3:1: BASICDTYPE 0x5555561a35c0 <e440#> {c5az} @dt=this@(nw1)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    3:1: BASICDTYPE 0x5555561a4280 <e453#> {c6am} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5555561a4a70 <e456#> {c7ak} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x5555561a5680 <e464#> {c8ak} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5555561abf80 <e474#> {c12ba} @dt=this@(G/w32)  logic [GENERIC] kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5555561ac5f0 <e500#> {c13as} @dt=this@(G/w33)  logic [GENERIC] kwd=logic range=[32:0]
    3:1: BASICDTYPE 0x5555561acb50 <e536#> {c14az} @dt=this@(G/wu32/1)  logic [GENERIC] kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5555561acc30 <e544#> {c14az} @dt=this@(G/w1)  logic [GENERIC] kwd=logic
    3:1: BASICDTYPE 0x5555561acd10 <e554#> {c14az} @dt=this@(G/sw5)  logic [GENERIC] kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x5555561acf30 <e558#> {c14ba} @dt=this@(G/w5)  logic [GENERIC] kwd=logic range=[4:0]
    3: CONSTPOOL 0x5555561897d0 <e6> {a0aa}
    3:1: MODULE 0x555556189960 <e4> {a0aa}  @CONST-POOL@  L0 [NONE]
    3:1:2: SCOPE 0x555556189aa0 <e5> {a0aa}  @CONST-POOL@ [abovep=0] [cellp=0] [modp=0x555556189960]
