<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<html><head><meta http-equiv="Content-Type" content="text/html;charset=UTF-8">
<title>TLM 2: C:/ESLX/projects/TLMWG/tlm2/include/tlm_h/tlm_trans/tlm_generic_payload/tlm_dmi.h Source File</title>
<link href="doxygen.css" rel="stylesheet" type="text/css">
<link href="tabs.css" rel="stylesheet" type="text/css">
</head><body>
<!-- Generated by Doxygen 1.5.3 -->
<div class="tabs">
  <ul>
    <li><a href="index.html"><span>Main&nbsp;Page</span></a></li>
    <li><a href="namespaces.html"><span>Namespaces</span></a></li>
    <li><a href="annotated.html"><span>Classes</span></a></li>
    <li class="current"><a href="files.html"><span>Files</span></a></li>
  </ul>
</div>
<h1>C:/ESLX/projects/TLMWG/tlm2/include/tlm_h/tlm_trans/tlm_generic_payload/tlm_dmi.h</h1><a href="tlm__dmi_8h.html">Go to the documentation of this file.</a><div class="fragment"><pre class="fragment"><a name="l00001"></a>00001 <span class="comment">/*****************************************************************************</span>
<a name="l00002"></a>00002 <span class="comment"></span>
<a name="l00003"></a>00003 <span class="comment">  The following code is derived, directly or indirectly, from the SystemC</span>
<a name="l00004"></a>00004 <span class="comment">  source code Copyright (c) 1996-2007 by all Contributors.</span>
<a name="l00005"></a>00005 <span class="comment">  All Rights reserved.</span>
<a name="l00006"></a>00006 <span class="comment"></span>
<a name="l00007"></a>00007 <span class="comment">  The contents of this file are subject to the restrictions and limitations</span>
<a name="l00008"></a>00008 <span class="comment">  set forth in the SystemC Open Source License Version 3.0 (the "License");</span>
<a name="l00009"></a>00009 <span class="comment">  You may not use this file except in compliance with such restrictions and</span>
<a name="l00010"></a>00010 <span class="comment">  limitations. You may obtain instructions on how to receive a copy of the</span>
<a name="l00011"></a>00011 <span class="comment">  License at http://www.systemc.org/. Software distributed by Contributors</span>
<a name="l00012"></a>00012 <span class="comment">  under the License is distributed on an "AS IS" basis, WITHOUT WARRANTY OF</span>
<a name="l00013"></a>00013 <span class="comment">  ANY KIND, either express or implied. See the License for the specific</span>
<a name="l00014"></a>00014 <span class="comment">  language governing rights and limitations under the License.</span>
<a name="l00015"></a>00015 <span class="comment"></span>
<a name="l00016"></a>00016 <span class="comment"> *****************************************************************************/</span>
<a name="l00017"></a>00017 
<a name="l00018"></a>00018 <span class="preprocessor">#ifndef __TLM_DMI_H__</span>
<a name="l00019"></a>00019 <span class="preprocessor"></span><span class="preprocessor">#define __TLM_DMI_H__</span>
<a name="l00020"></a>00020 <span class="preprocessor"></span>
<a name="l00021"></a>00021 <span class="preprocessor">#include &lt;systemc&gt;</span>
<a name="l00022"></a>00022 
<a name="l00023"></a>00023 <span class="comment">// TLM_LITTLE_ENDIAN is defined there:</span>
<a name="l00024"></a>00024 <span class="preprocessor">#include "<a class="code" href="tlm__helpers_8h.html">tlm_h/tlm_trans/tlm_generic_payload/tlm_helpers.h</a>"</span>
<a name="l00025"></a>00025 
<a name="l00026"></a>00026 <span class="keyword">namespace </span>tlm {
<a name="l00027"></a>00027 
<a name="l00028"></a>00028 
<a name="l00029"></a>00029 <span class="comment">// Class for signaling the requested access type to the target. The target</span>
<a name="l00030"></a>00030 <span class="comment">// is allowed to promote READ or WRITE requests to READ_WRITE.</span>
<a name="l00031"></a>00031 <span class="comment">//</span>
<a name="l00032"></a>00032 <span class="comment">// The tlm_direct_mem_if is templated over this interface, so that the user</span>
<a name="l00033"></a>00033 <span class="comment">// has the opportunity to stick extensions into the class. One application</span>
<a name="l00034"></a>00034 <span class="comment">// example could be to communicate a CPU ID to the target for situations</span>
<a name="l00035"></a>00035 <span class="comment">// where address handling might be different for each CPU.</span>
<a name="l00036"></a><a class="code" href="classtlm_1_1tlm__dmi__mode.html">00036</a> <span class="keyword">class </span><a class="code" href="classtlm_1_1tlm__dmi__mode.html">tlm_dmi_mode</a>
<a name="l00037"></a>00037 {
<a name="l00038"></a>00038 <span class="keyword">public</span>:
<a name="l00039"></a><a class="code" href="classtlm_1_1tlm__dmi__mode.html#6ab77ef15d3b266bfb8abe229032263ca7cac1f1eb69d1083dec5df496bab06e">00039</a>   <span class="keyword">enum</span> <a class="code" href="classtlm_1_1tlm__dmi__mode.html#6ab77ef15d3b266bfb8abe229032263c">Type</a> { <a class="code" href="classtlm_1_1tlm__dmi__mode.html#6ab77ef15d3b266bfb8abe229032263c9df7b874f6e3ed4d08cff1804878fbe8">READ</a> = 0x1, <a class="code" href="classtlm_1_1tlm__dmi__mode.html#6ab77ef15d3b266bfb8abe229032263ca7cac1f1eb69d1083dec5df496bab06e">WRITE</a> = 0x2, <a class="code" href="classtlm_1_1tlm__dmi__mode.html#6ab77ef15d3b266bfb8abe229032263c782fd9d236ab3ffa4581a80525da9570">READ_WRITE</a> = <a class="code" href="classtlm_1_1tlm__dmi__mode.html#6ab77ef15d3b266bfb8abe229032263c9df7b874f6e3ed4d08cff1804878fbe8">READ</a>|<a class="code" href="classtlm_1_1tlm__dmi__mode.html#6ab77ef15d3b266bfb8abe229032263ca7cac1f1eb69d1083dec5df496bab06e">WRITE</a> };
<a name="l00040"></a><a class="code" href="classtlm_1_1tlm__dmi__mode.html#017412a6642fc19083b01925bc9cb722">00040</a>   <a class="code" href="classtlm_1_1tlm__dmi__mode.html#6ab77ef15d3b266bfb8abe229032263c">Type</a> <a class="code" href="classtlm_1_1tlm__dmi__mode.html#017412a6642fc19083b01925bc9cb722">type</a>;
<a name="l00041"></a>00041     
<a name="l00042"></a>00042 };
<a name="l00043"></a>00043 
<a name="l00044"></a><a class="code" href="classtlm_1_1tlm__dmi.html">00044</a> <span class="keyword">class </span><a class="code" href="classtlm_1_1tlm__dmi.html">tlm_dmi</a>
<a name="l00045"></a>00045 {
<a name="l00046"></a>00046 <span class="keyword">public</span>:
<a name="l00047"></a>00047 
<a name="l00048"></a><a class="code" href="classtlm_1_1tlm__dmi.html#f8a081e8c26d3bb0470490ca6bd1d000">00048</a>   <a class="code" href="classtlm_1_1tlm__dmi.html#f8a081e8c26d3bb0470490ca6bd1d000">tlm_dmi</a>()
<a name="l00049"></a>00049   {
<a name="l00050"></a>00050     <a class="code" href="classtlm_1_1tlm__dmi.html#21d990329da9199deb31a6badb3a74b9">init</a>();
<a name="l00051"></a>00051   }
<a name="l00052"></a>00052   
<a name="l00053"></a><a class="code" href="classtlm_1_1tlm__dmi.html#21d990329da9199deb31a6badb3a74b9">00053</a>   <span class="keywordtype">void</span> <a class="code" href="classtlm_1_1tlm__dmi.html#21d990329da9199deb31a6badb3a74b9">init</a>()
<a name="l00054"></a>00054   {
<a name="l00055"></a>00055     <a class="code" href="classtlm_1_1tlm__dmi.html#1f085aa90582cb69861c191a81a0eb0c">dmi_ptr</a>           = 0;
<a name="l00056"></a>00056     <a class="code" href="classtlm_1_1tlm__dmi.html#f19bdce0afa61e235280dce9d6ce9f6e">dmi_start_address</a> = 0x0;
<a name="l00057"></a>00057     <a class="code" href="classtlm_1_1tlm__dmi.html#165b54a8acc040135e3e14a0f427f3ec">dmi_end_address</a>   = (sc_dt::uint64)-1;
<a name="l00058"></a>00058     <a class="code" href="classtlm_1_1tlm__dmi.html#84f2a1df582b23f21400e3872be3ea8e">read_latency</a>      = sc_core::SC_ZERO_TIME;
<a name="l00059"></a>00059     <a class="code" href="classtlm_1_1tlm__dmi.html#7916ada59df3e0c14053ecbf1636171d">write_latency</a>     = sc_core::SC_ZERO_TIME;
<a name="l00060"></a>00060     <a class="code" href="classtlm_1_1tlm__dmi.html#fd20950746bb17f8b277b293c2a927b3">endianness</a>        = <a class="code" href="namespacetlm.html#d3ec82fe3e6948292e07afb8d40314cf1be4866a58af63ec96d8bf2a277d11ee">TLM_LITTLE_ENDIAN</a>;
<a name="l00061"></a>00061   }
<a name="l00062"></a>00062   
<a name="l00063"></a>00063   <span class="comment">// If the forward call is successful, the target returns the dmi_ptr,</span>
<a name="l00064"></a>00064   <span class="comment">// which must point to the data element corresponding to the</span>
<a name="l00065"></a>00065   <span class="comment">// dmi_start_address. The data is organized as a byte array with the</span>
<a name="l00066"></a>00066   <span class="comment">// endianness of the target (endianness member of the tlm_dmi struct).</span>
<a name="l00067"></a><a class="code" href="classtlm_1_1tlm__dmi.html#1f085aa90582cb69861c191a81a0eb0c">00067</a>   <span class="keywordtype">unsigned</span> <span class="keywordtype">char</span>* <a class="code" href="classtlm_1_1tlm__dmi.html#1f085aa90582cb69861c191a81a0eb0c">dmi_ptr</a>;
<a name="l00068"></a>00068   
<a name="l00069"></a>00069   <span class="comment">// The absolute start and end addresses of the DMI region. If the decoder</span>
<a name="l00070"></a>00070   <span class="comment">// logic in the interconnect changes the address field e.g. by masking, the</span>
<a name="l00071"></a>00071   <span class="comment">// interconnect is responsible to transform the relative address back to an</span>
<a name="l00072"></a>00072   <span class="comment">// absolute address again.</span>
<a name="l00073"></a><a class="code" href="classtlm_1_1tlm__dmi.html#f19bdce0afa61e235280dce9d6ce9f6e">00073</a>   sc_dt::uint64 <a class="code" href="classtlm_1_1tlm__dmi.html#f19bdce0afa61e235280dce9d6ce9f6e">dmi_start_address</a>;
<a name="l00074"></a><a class="code" href="classtlm_1_1tlm__dmi.html#165b54a8acc040135e3e14a0f427f3ec">00074</a>   sc_dt::uint64 <a class="code" href="classtlm_1_1tlm__dmi.html#165b54a8acc040135e3e14a0f427f3ec">dmi_end_address</a>;
<a name="l00075"></a>00075 
<a name="l00076"></a>00076   <span class="comment">// These members define the latency of read/write transactions. The</span>
<a name="l00077"></a>00077   <span class="comment">// initiator must initialize these members to zero before requesting a</span>
<a name="l00078"></a>00078   <span class="comment">// dmi pointer, because both the interconnect as well as the target can</span>
<a name="l00079"></a>00079   <span class="comment">// add to the total transaction latency.</span>
<a name="l00080"></a>00080   <span class="comment">// Depending on the 'type' attribute only one, or both of these attributes</span>
<a name="l00081"></a>00081   <span class="comment">// will be valid.</span>
<a name="l00082"></a><a class="code" href="classtlm_1_1tlm__dmi.html#84f2a1df582b23f21400e3872be3ea8e">00082</a>   sc_core::sc_time  <a class="code" href="classtlm_1_1tlm__dmi.html#84f2a1df582b23f21400e3872be3ea8e">read_latency</a>;
<a name="l00083"></a><a class="code" href="classtlm_1_1tlm__dmi.html#7916ada59df3e0c14053ecbf1636171d">00083</a>   sc_core::sc_time  <a class="code" href="classtlm_1_1tlm__dmi.html#7916ada59df3e0c14053ecbf1636171d">write_latency</a>;
<a name="l00084"></a>00084   
<a name="l00085"></a>00085   <span class="comment">// The target sets the endianness of the data in the dmi_ptr array.</span>
<a name="l00086"></a><a class="code" href="classtlm_1_1tlm__dmi.html#fd20950746bb17f8b277b293c2a927b3">00086</a>   <a class="code" href="namespacetlm.html#d3ec82fe3e6948292e07afb8d40314cf">tlm_endianness</a> <a class="code" href="classtlm_1_1tlm__dmi.html#fd20950746bb17f8b277b293c2a927b3">endianness</a>;
<a name="l00087"></a>00087 };
<a name="l00088"></a>00088 
<a name="l00089"></a>00089 } <span class="comment">// namespace tlm</span>
<a name="l00090"></a>00090 
<a name="l00091"></a>00091 <span class="preprocessor">#endif </span><span class="comment">/* TLM_DMI_HEADER */</span>
</pre></div><hr size="1"><address style="text-align: right;"><small>Generated on Mon Nov 19 16:17:00 2007 for TLM 2 by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img src="doxygen.png" alt="doxygen" align="middle" border="0"></a> 1.5.3 </small></address>
</body>
</html>
