P5 Printout for CS 3410
----------------------------------
Trace  		trace.2t.long.txt
Instruction Limit 	none
 *** Cache Configuration *** 
capacity   		65536 B
block_size 		 4096 B
associativity 		4-way
n_set 			4
n_cache_line 	16
tag: 18, index: 2, offset: 12
Coherence Protocol: 	msi
lru_on_invalidate_f: 	false
Processing trace...
2 2
Processed 500000 lines.
    *** Results for Core 0 ***
0.n_cpu_accesses 	250001
0.n_loads 		192500
0.n_stores 		57501
0.n_hits 		215855
0.n_misses 		34146
0.hit_rate 		86.34
0.miss_rate 		13.66
0.n_upgrade_miss 	2965
0.n_bus_snoops 	29046
0.n_snoop_hits 	2495
0.n_writebacks 	8210
Memory Traffic:
0.B_written_bus_to_cache 	139862016
0.B_written_cache_to_bus_wb 	33628160
0.B_written_cache_to_bus_wt 	0
0.B_total_traffic_wb 	173490176
0.B_total_traffic_wt 	0
    *** Results for Core 1 ***
1.n_cpu_accesses 	249999
1.n_loads 		166714
1.n_stores 		83285
1.n_hits 		220953
1.n_misses 		29046
1.hit_rate 		88.38
1.miss_rate 		11.62
1.n_upgrade_miss 	3219
1.n_bus_snoops 	34146
1.n_snoop_hits 	2654
1.n_writebacks 	7921
Memory Traffic:
1.B_written_bus_to_cache 	118972416
1.B_written_cache_to_bus_wb 	32444416
1.B_written_cache_to_bus_wt 	0
1.B_total_traffic_wb 	151416832
1.B_total_traffic_wt 	0
