/* Create by ycmo090225
 */

#ifndef __PLATFORM_DMA_H__
#define __PLATFORM_DMA_H__

#if 0
#define NANDC_AHBDMA_CHANNEL	0
#define SDC_AHBDMA_CHANNEL	1

#define SDC_AHBDMA_REQ		13
#define SDC_AHBDMA_ACK		13
#define NANDC_AHBDMA_REQ	15
#define NANDC_AHBDMA_ACK	15
#define LVBC_AHBDMA_REQ		6
#define LVBC_AHBDMA_ACK		6
#endif

#define SSP_APBDMA_REQ_0	7
#define SSP_APBDMA_ACK_0	8
#define SSP_APBDMA_REQ_1	9 
#define SSP_APBDMA_ACK_1	10

#define SD_APBDMA_REQ_0		14
#define SD_APBDMA_ACK_0		14
#define SD_APBDMA_REQ_1		13
#define SD_APBDMA_REQ_1		13

#endif /*__PLATFORM_DMA_H__ */
