0.6
2019.1
May 24 2019
14:51:52
/home/cenema/Desktop/Xilinx_Projects/Assignment1/Assignment1/Assignment1.sim/sim_1/behav/xsim/glbl.v,1558713910,verilog,,,,glbl,,,,,,,,
/home/cenema/Desktop/Xilinx_Projects/Assignment1/Assignment1/Assignment1.srcs/sim_1/new/adderSubstractor_sim.sv,1732131912,systemVerilog,,,,adderSubstractor_sim,,,,,,,,
/home/cenema/Desktop/Xilinx_Projects/Assignment1/Assignment1/Assignment1.srcs/sim_1/new/and_or_sim.sv,1732180244,systemVerilog,,,,and_or_sim,,,,,,,,
/home/cenema/Desktop/Xilinx_Projects/Assignment1/Assignment1/Assignment1.srcs/sim_1/new/dFlipFlop_sim.sv,1732178356,systemVerilog,,,,dFlipFlop_sim,,,,,,,,
/home/cenema/Desktop/Xilinx_Projects/Assignment1/Assignment1/Assignment1.srcs/sim_1/new/decoder2x4_sim.sv,1732169930,systemVerilog,,,,decoder2x4_sim,,,,,,,,
/home/cenema/Desktop/Xilinx_Projects/Assignment1/Assignment1/Assignment1.srcs/sim_1/new/n_2x1mux_sim.sv,1732165817,systemVerilog,,,,n_2x1mux_sim,,,,,,,,
/home/cenema/Desktop/Xilinx_Projects/Assignment1/Assignment1/Assignment1.srcs/sim_1/new/n_dataMemory_sim.sv,1732192884,systemVerilog,,,,n_dataMemory_sim,,,,,,,,
/home/cenema/Desktop/Xilinx_Projects/Assignment1/Assignment1/Assignment1.srcs/sim_1/new/n_k2ProcessorV1_0_sim.sv,1732522985,systemVerilog,,,,n_k2ProcessorV1_0_sim,,,,,,,,
/home/cenema/Desktop/Xilinx_Projects/Assignment1/Assignment1/Assignment1.srcs/sim_1/new/n_pc_call1_sim.sv,1732375775,systemVerilog,,,,n_pc_call1_sim,,,,,,,,
/home/cenema/Desktop/Xilinx_Projects/Assignment1/Assignment1/Assignment1.srcs/sim_1/new/n_pc_sim.sv,1732374280,systemVerilog,,,,n_pc_sim,,,,,,,,
/home/cenema/Desktop/Xilinx_Projects/Assignment1/Assignment1/Assignment1.srcs/sim_1/new/n_register_sim.sv,1732171827,systemVerilog,,,,n_register_sim,,,,,,,,
/home/cenema/Desktop/Xilinx_Projects/Assignment1/Assignment1/Assignment1.srcs/sim_1/new/n_upCounterWithLoad_sim.sv,1732369619,systemVerilog,,,,n_upCounterWithLoad_sim,,,,,,,,
/home/cenema/Desktop/Xilinx_Projects/Assignment1/Assignment1/Assignment1.srcs/sim_1/new/rom_sim.sv,1732202261,systemVerilog,,,,rom_sim,,,,,,,,
/home/cenema/Desktop/Xilinx_Projects/Assignment1/Assignment1/Assignment1.srcs/sim_1/new/slicer_sim.sv,1732379525,systemVerilog,,,,slicer_sim,,,,,,,,
/home/cenema/Desktop/Xilinx_Projects/Assignment1/Assignment1/Assignment1.srcs/sources_1/imports/new/cBits_comparator.sv,1732544072,systemVerilog,,/home/cenema/Desktop/Xilinx_Projects/Assignment1/Assignment1/Assignment1.srcs/sources_1/new/dFlipFlop.sv,,nBits_comparator,,,,,,,,
/home/cenema/Desktop/Xilinx_Projects/Assignment1/Assignment1/Assignment1.srcs/sources_1/imports/new/nBits_up_down_counter.sv,1732539618,systemVerilog,,/home/cenema/Desktop/Xilinx_Projects/Assignment1/Assignment1/Assignment1.srcs/sources_1/new/n_2x1mux.sv,,nBits_up_down_counter,,,,,,,,
/home/cenema/Desktop/Xilinx_Projects/Assignment1/Assignment1/Assignment1.srcs/sources_1/imports/new/n_clockDivider.sv,1732545951,systemVerilog,,/home/cenema/Desktop/Xilinx_Projects/Assignment1/Assignment1/Assignment1.srcs/sources_1/new/n_k2ProcessorV1_0.sv,,n_clockDivider,,,,,,,,
/home/cenema/Desktop/Xilinx_Projects/Assignment1/Assignment1/Assignment1.srcs/sources_1/new/and_gate.sv,1732180174,systemVerilog,,/home/cenema/Desktop/Xilinx_Projects/Assignment1/Assignment1/Assignment1.srcs/sources_1/new/or_gate.sv,,and_gate,,,,,,,,
/home/cenema/Desktop/Xilinx_Projects/Assignment1/Assignment1/Assignment1.srcs/sources_1/new/dFlipFlop.sv,1732173691,systemVerilog,,/home/cenema/Desktop/Xilinx_Projects/Assignment1/Assignment1/Assignment1.srcs/sources_1/new/decoder2x4.sv,,dFlipFlop,,,,,,,,
/home/cenema/Desktop/Xilinx_Projects/Assignment1/Assignment1/Assignment1.srcs/sources_1/new/decoder2x4.sv,1732169783,systemVerilog,,/home/cenema/Desktop/Xilinx_Projects/Assignment1/Assignment1/Assignment1.srcs/sources_1/new/fourBit_adderSubstractor.sv,,decoder2x4,,,,,,,,
/home/cenema/Desktop/Xilinx_Projects/Assignment1/Assignment1/Assignment1.srcs/sources_1/new/fourBit_adderSubstractor.sv,1732526663,systemVerilog,,/home/cenema/Desktop/Xilinx_Projects/Assignment1/Assignment1/Assignment1.srcs/sources_1/imports/new/nBits_up_down_counter.sv,,n_adderSubstractor,,,,,,,,
/home/cenema/Desktop/Xilinx_Projects/Assignment1/Assignment1/Assignment1.srcs/sources_1/new/n_2x1mux.sv,1732164518,systemVerilog,,/home/cenema/Desktop/Xilinx_Projects/Assignment1/Assignment1/Assignment1.srcs/sources_1/imports/new/n_clockDivider.sv,,n_2x1mux,,,,,,,,
/home/cenema/Desktop/Xilinx_Projects/Assignment1/Assignment1/Assignment1.srcs/sources_1/new/n_dataMemory.sv,1732191669,systemVerilog,,/home/cenema/Desktop/Xilinx_Projects/Assignment1/Assignment1/Assignment1.srcs/sim_1/new/n_dataMemory_sim.sv,,n_dataMemory,,,,,,,,
/home/cenema/Desktop/Xilinx_Projects/Assignment1/Assignment1/Assignment1.srcs/sources_1/new/n_k2ProcessorV1_0.sv,1732550504,systemVerilog,,/home/cenema/Desktop/Xilinx_Projects/Assignment1/Assignment1/Assignment1.srcs/sources_1/new/n_pc.sv,,n_k2ProcessorV1_0,,,,,,,,
/home/cenema/Desktop/Xilinx_Projects/Assignment1/Assignment1/Assignment1.srcs/sources_1/new/n_pc.sv,1732369442,systemVerilog,,/home/cenema/Desktop/Xilinx_Projects/Assignment1/Assignment1/Assignment1.srcs/sources_1/new/n_register.sv,,n_pc,,,,,,,,
/home/cenema/Desktop/Xilinx_Projects/Assignment1/Assignment1/Assignment1.srcs/sources_1/new/n_pc_caller1.sv,1732374628,systemVerilog,,/home/cenema/Desktop/Xilinx_Projects/Assignment1/Assignment1/Assignment1.srcs/sources_1/new/n_pc_caller2.sv,,n_pc_caller1,,,,,,,,
/home/cenema/Desktop/Xilinx_Projects/Assignment1/Assignment1/Assignment1.srcs/sources_1/new/n_pc_caller2.sv,1732375702,systemVerilog,,/home/cenema/Desktop/Xilinx_Projects/Assignment1/Assignment1/Assignment1.srcs/sources_1/new/n_upCounterWithLoad.sv,,n_pc_caller2,,,,,,,,
/home/cenema/Desktop/Xilinx_Projects/Assignment1/Assignment1/Assignment1.srcs/sources_1/new/n_register.sv,1732170591,systemVerilog,,/home/cenema/Desktop/Xilinx_Projects/Assignment1/Assignment1/Assignment1.srcs/sources_1/new/n_upCounterWithLoad.sv,,n_register,,,,,,,,
/home/cenema/Desktop/Xilinx_Projects/Assignment1/Assignment1/Assignment1.srcs/sources_1/new/n_upCounterWithLoad.sv,1732525173,systemVerilog,,/home/cenema/Desktop/Xilinx_Projects/Assignment1/Assignment1/Assignment1.srcs/sources_1/new/rom.sv,,n_upCounterWithLoad,,,,,,,,
/home/cenema/Desktop/Xilinx_Projects/Assignment1/Assignment1/Assignment1.srcs/sources_1/new/or_gate.sv,1732180200,systemVerilog,,/home/cenema/Desktop/Xilinx_Projects/Assignment1/Assignment1/Assignment1.srcs/sim_1/new/and_or_sim.sv,,or_gate,,,,,,,,
/home/cenema/Desktop/Xilinx_Projects/Assignment1/Assignment1/Assignment1.srcs/sources_1/new/rom.sv,1732525923,systemVerilog,,/home/cenema/Desktop/Xilinx_Projects/Assignment1/Assignment1/Assignment1.srcs/sources_1/new/slicer.sv,,rom,,,,,,,,
/home/cenema/Desktop/Xilinx_Projects/Assignment1/Assignment1/Assignment1.srcs/sources_1/new/slicer.sv,1732523172,systemVerilog,,/home/cenema/Desktop/Xilinx_Projects/Assignment1/Assignment1/Assignment1.srcs/sim_1/new/n_k2ProcessorV1_0_sim.sv,,slicer,,,,,,,,
