// Seed: 3279668536
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  inout wire id_1;
  logic id_3;
endmodule
module module_1 #(
    parameter id_1 = 32'd99,
    parameter id_8 = 32'd5,
    parameter id_9 = 32'd0
) (
    _id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    _id_8,
    _id_9,
    id_10
);
  inout wire id_10;
  inout wire _id_9;
  output wire _id_8;
  inout wire id_7;
  input wire id_6;
  inout wire id_5;
  input wire id_4;
  module_0 modCall_1 (
      id_10,
      id_5
  );
  output logic [7:0] id_3;
  output wire id_2;
  inout wire _id_1;
  wire [id_1  -  1 : (  id_8  )] id_11;
  assign id_3[id_9-1] = -1;
endmodule
