// Seed: 3704546239
`timescale 1ps / 1ps
module module_0 (
    output logic id_0,
    input id_1,
    input logic id_2
);
  logic id_3;
endmodule
