; ModuleID = 'LLVMDialectModule'
source_filename = "LLVMDialectModule"
target datalayout = "e-p3:32:32-p4:32:32-p5:32:32-i64:64-i128:128-v16:16-v32:32-n16:32:64"

@global_smem = external addrspace(3) global [0 x i8], align 16
@.str = private unnamed_addr constant [11 x i8] c"__CUDA_FTZ\00", align 1
@.str.2 = private unnamed_addr constant [17 x i8] c"__CUDA_PREC_SQRT\00", align 1

define void @triton_poi_fused__native_batch_norm_legit_no_training_add_div_hardtanh_mul_57(ptr addrspace(1) %0, ptr addrspace(1) %1, ptr addrspace(1) %2, ptr addrspace(1) %3, ptr addrspace(1) %4, ptr addrspace(1) %5, i32 %6, i32 %7) local_unnamed_addr !dbg !7 {
  %9 = tail call i32 asm "mov.u32 $0, %ctaid.y;", "=r"() #4, !dbg !10
  %10 = shl i32 %9, 4, !dbg !11
  %11 = tail call i32 @llvm.nvvm.read.ptx.sreg.tid.x(), !dbg !12
  %12 = lshr i32 %11, 3, !dbg !12
  %13 = and i32 %12, 15, !dbg !12
  %14 = shl i32 %11, 1, !dbg !12
  %15 = and i32 %14, 14, !dbg !12
  %16 = or disjoint i32 %10, %13, !dbg !13
  %17 = icmp slt i32 %16, 16, !dbg !14
  %18 = tail call i32 asm "mov.u32 $0, %ctaid.x;", "=r"() #4, !dbg !15
  %19 = shl i32 %18, 4, !dbg !16
  %20 = or disjoint i32 %19, %15, !dbg !17
  %21 = icmp slt i32 %20, 480, !dbg !18
  %22 = mul i32 %16, 480, !dbg !19
  %23 = add i32 %20, %22, !dbg !20
  %24 = sext i32 %23 to i64, !dbg !21
  %25 = getelementptr float, ptr addrspace(1) %0, i64 %24, !dbg !21
  %26 = and i1 %17, %21, !dbg !22
  %27 = tail call { i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09@$3 ld.global.L1::evict_last.v2.b32 { $0, $1 }, [ $2 + 0 ];", "=r,=r,l,b"(ptr addrspace(1) %25, i1 %26) #4, !dbg !23
  %28 = sext i32 %20 to i64, !dbg !24
  %29 = getelementptr float, ptr addrspace(1) %1, i64 %28, !dbg !24
  %30 = tail call { i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09@$3 ld.global.L1::evict_last.v2.b32 { $0, $1 }, [ $2 + 0 ];", "=r,=r,l,b"(ptr addrspace(1) %29, i1 %21) #4, !dbg !25
  %31 = getelementptr float, ptr addrspace(1) %2, i64 %28, !dbg !26
  %32 = tail call { i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09@$3 ld.global.L1::evict_last.v2.b32 { $0, $1 }, [ $2 + 0 ];", "=r,=r,l,b"(ptr addrspace(1) %31, i1 %21) #4, !dbg !27
  %33 = extractvalue { i32, i32 } %32, 0, !dbg !27
  %34 = extractvalue { i32, i32 } %32, 1, !dbg !27
  %35 = bitcast i32 %33 to float, !dbg !27
  %36 = bitcast i32 %34 to float, !dbg !27
  %37 = getelementptr float, ptr addrspace(1) %3, i64 %28, !dbg !28
  %38 = tail call { i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09@$3 ld.global.L1::evict_last.v2.b32 { $0, $1 }, [ $2 + 0 ];", "=r,=r,l,b"(ptr addrspace(1) %37, i1 %21) #4, !dbg !29
  %39 = getelementptr float, ptr addrspace(1) %4, i64 %28, !dbg !30
  %40 = tail call { i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09@$3 ld.global.L1::evict_last.v2.b32 { $0, $1 }, [ $2 + 0 ];", "=r,=r,l,b"(ptr addrspace(1) %39, i1 %21) #4, !dbg !31
  %41 = fadd float %35, 0x3EE4F8B580000000, !dbg !32
  %42 = fadd float %36, 0x3EE4F8B580000000, !dbg !32
  %43 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #4, !dbg !33
  %.not.i = icmp eq i32 %43, 0, !dbg !33
  %44 = tail call i32 @__nvvm_reflect(ptr nonnull @.str.2) #4, !dbg !33
  %.not1.i = icmp eq i32 %44, 0, !dbg !33
  br i1 %.not.i, label %50, label %45, !dbg !33

45:                                               ; preds = %8
  br i1 %.not1.i, label %48, label %46, !dbg !33

46:                                               ; preds = %45
  %47 = tail call float @llvm.nvvm.sqrt.rn.ftz.f(float %41) #4, !dbg !33
  br label %__nv_sqrtf.exit, !dbg !33

48:                                               ; preds = %45
  %49 = tail call float @llvm.nvvm.sqrt.approx.ftz.f(float %41) #4, !dbg !33
  br label %__nv_sqrtf.exit, !dbg !33

50:                                               ; preds = %8
  br i1 %.not1.i, label %53, label %51, !dbg !33

51:                                               ; preds = %50
  %52 = tail call float @llvm.nvvm.sqrt.rn.f(float %41) #4, !dbg !33
  br label %__nv_sqrtf.exit, !dbg !33

53:                                               ; preds = %50
  %54 = tail call float @llvm.nvvm.sqrt.approx.f(float %41) #4, !dbg !33
  br label %__nv_sqrtf.exit, !dbg !33

__nv_sqrtf.exit:                                  ; preds = %46, %48, %51, %53
  %.0.i = phi float [ %47, %46 ], [ %49, %48 ], [ %52, %51 ], [ %54, %53 ], !dbg !33
  %55 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #4, !dbg !33
  %.not.i4 = icmp eq i32 %55, 0, !dbg !33
  %56 = tail call i32 @__nvvm_reflect(ptr nonnull @.str.2) #4, !dbg !33
  %.not1.i7 = icmp eq i32 %56, 0, !dbg !33
  br i1 %.not.i4, label %62, label %57, !dbg !33

57:                                               ; preds = %__nv_sqrtf.exit
  br i1 %.not1.i7, label %60, label %58, !dbg !33

58:                                               ; preds = %57
  %59 = tail call float @llvm.nvvm.sqrt.rn.ftz.f(float %42) #4, !dbg !33
  br label %__nv_sqrtf.exit8, !dbg !33

60:                                               ; preds = %57
  %61 = tail call float @llvm.nvvm.sqrt.approx.ftz.f(float %42) #4, !dbg !33
  br label %__nv_sqrtf.exit8, !dbg !33

62:                                               ; preds = %__nv_sqrtf.exit
  br i1 %.not1.i7, label %65, label %63, !dbg !33

63:                                               ; preds = %62
  %64 = tail call float @llvm.nvvm.sqrt.rn.f(float %42) #4, !dbg !33
  br label %__nv_sqrtf.exit8, !dbg !33

65:                                               ; preds = %62
  %66 = tail call float @llvm.nvvm.sqrt.approx.f(float %42) #4, !dbg !33
  br label %__nv_sqrtf.exit8, !dbg !33

__nv_sqrtf.exit8:                                 ; preds = %58, %60, %63, %65
  %.0.i6 = phi float [ %59, %58 ], [ %61, %60 ], [ %64, %63 ], [ %66, %65 ], !dbg !33
  %67 = extractvalue { i32, i32 } %27, 1, !dbg !23
  %68 = bitcast i32 %67 to float, !dbg !23
  %69 = extractvalue { i32, i32 } %30, 1, !dbg !25
  %70 = bitcast i32 %69 to float, !dbg !25
  %71 = fsub float %68, %70, !dbg !34
  %72 = extractvalue { i32, i32 } %27, 0, !dbg !23
  %73 = bitcast i32 %72 to float, !dbg !23
  %74 = extractvalue { i32, i32 } %30, 0, !dbg !25
  %75 = bitcast i32 %74 to float, !dbg !25
  %76 = fsub float %73, %75, !dbg !34
  %77 = extractvalue { i32, i32 } %40, 1, !dbg !31
  %78 = bitcast i32 %77 to float, !dbg !31
  %79 = extractvalue { i32, i32 } %40, 0, !dbg !31
  %80 = bitcast i32 %79 to float, !dbg !31
  %81 = extractvalue { i32, i32 } %38, 1, !dbg !29
  %82 = bitcast i32 %81 to float, !dbg !29
  %83 = extractvalue { i32, i32 } %38, 0, !dbg !29
  %84 = bitcast i32 %83 to float, !dbg !29
  %85 = or disjoint i32 %19, %13, !dbg !17
  %86 = icmp slt i32 %85, 480, !dbg !18
  %87 = or disjoint i32 %10, %15, !dbg !13
  %88 = icmp slt i32 %87, 16, !dbg !14
  %89 = and i1 %88, %86, !dbg !22
  %.frozen = freeze i32 %87, !dbg !35
  %90 = sdiv i32 %.frozen, 4, !dbg !35
  %91 = mul i32 %90, 4, !dbg !36
  %.decomposed = sub i32 %.frozen, %91, !dbg !36
  %92 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float 1.000000e+00, float %.0.i) #4, !dbg !37
  %93 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float 1.000000e+00, float %.0.i6) #4, !dbg !37
  %94 = fmul float %76, %92, !dbg !38
  %95 = fmul float %71, %93, !dbg !38
  %96 = fmul float %94, %84, !dbg !39
  %97 = fmul float %95, %82, !dbg !39
  %98 = fadd float %96, %80, !dbg !40
  %99 = fadd float %97, %78, !dbg !40
  %100 = fadd float %98, 3.000000e+00, !dbg !41
  %101 = fadd float %99, 3.000000e+00, !dbg !41
  %.inv = fcmp ole float %100, 0.000000e+00, !dbg !42
  %102 = select i1 %.inv, float 0.000000e+00, float %100, !dbg !42
  %.inv1 = fcmp ole float %101, 0.000000e+00, !dbg !42
  %103 = select i1 %.inv1, float 0.000000e+00, float %101, !dbg !42
  %104 = fcmp olt float %102, 6.000000e+00, !dbg !46
  %105 = fcmp olt float %103, 6.000000e+00, !dbg !46
  %106 = fcmp uno float %102, 0.000000e+00, !dbg !48
  %107 = fcmp uno float %103, 0.000000e+00, !dbg !48
  %108 = or i1 %104, %106, !dbg !49
  %109 = or i1 %105, %107, !dbg !49
  %110 = select i1 %108, float %102, float 6.000000e+00, !dbg !50
  %111 = select i1 %109, float %103, float 6.000000e+00, !dbg !50
  %112 = fmul float %98, %110, !dbg !51
  %113 = fmul float %99, %111, !dbg !51
  %114 = fmul float %112, 0x3FC5555560000000, !dbg !52
  %115 = fmul float %113, 0x3FC5555560000000, !dbg !52
  %116 = shl i32 %85, 2, !dbg !53
  %117 = add i32 %116, %.decomposed, !dbg !54
  %118 = mul i32 %90, 1920, !dbg !55
  %119 = add i32 %117, %118, !dbg !56
  %120 = sext i32 %119 to i64, !dbg !57
  %121 = getelementptr float, ptr addrspace(1) %5, i64 %120, !dbg !57
  %122 = shl i32 %11, 5, !dbg !58
  %123 = and i32 %122, 224, !dbg !58
  %124 = or disjoint i32 %123, %13, !dbg !58
  %125 = and i32 %14, 254, !dbg !58
  %126 = lshr exact i32 %123, 1, !dbg !58
  %127 = getelementptr i8, ptr addrspace(3) @global_smem, i32 %126, !dbg !58
  %128 = getelementptr float, ptr addrspace(3) %127, i32 %124, !dbg !58
  %129 = bitcast float %114 to <1 x i32>, !dbg !58
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %128, <1 x i32> %129, i1 true) #4, !dbg !58
  %130 = or disjoint i32 %124, 16, !dbg !58
  %131 = lshr i32 %130, 3, !dbg !58
  %132 = and i32 %131, 30, !dbg !58
  %133 = getelementptr float, ptr addrspace(3) @global_smem, i32 %132, !dbg !58
  %134 = getelementptr float, ptr addrspace(3) %133, i32 %130, !dbg !58
  %135 = bitcast float %115 to <1 x i32>, !dbg !58
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %134, <1 x i32> %135, i1 true) #4, !dbg !58
  tail call void @llvm.nvvm.barrier0(), !dbg !58
  %136 = lshr i32 %14, 3, !dbg !58
  %137 = and i32 %136, 30, !dbg !58
  %138 = getelementptr inbounds float, ptr addrspace(3) @global_smem, i32 %137, !dbg !58
  %139 = getelementptr inbounds float, ptr addrspace(3) %138, i32 %125, !dbg !58
  %.extract = load i32, ptr addrspace(3) %139, align 8, !dbg !58
  %140 = getelementptr inbounds i8, ptr addrspace(3) %139, i32 4, !dbg !58
  %.extract3 = load i32, ptr addrspace(3) %140, align 4, !dbg !58
  tail call void asm sideeffect "@$3 st.global.v2.b32 [ $2 + 0 ], { $0, $1 };", "r,r,l,b"(i32 %.extract, i32 %.extract3, ptr addrspace(1) %121, i1 %89) #4, !dbg !58
  ret void, !dbg !59
}

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare noundef i32 @llvm.nvvm.read.ptx.sreg.tid.x() #0

; Function Attrs: convergent nocallback nounwind
declare void @llvm.nvvm.barrier0() #1

declare i32 @__nvvm_reflect(ptr) local_unnamed_addr #2

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.sqrt.rn.ftz.f(float) #3

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.sqrt.approx.ftz.f(float) #3

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.sqrt.rn.f(float) #3

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.sqrt.approx.f(float) #3

attributes #0 = { mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none) }
attributes #1 = { convergent nocallback nounwind }
attributes #2 = { "disable-tail-calls"="false" "frame-pointer"="all" "less-precise-fpmad"="false" "no-infs-fp-math"="false" "no-nans-fp-math"="false" "stack-protector-buffer-size"="8" "unsafe-fp-math"="false" "use-soft-float"="false" }
attributes #3 = { mustprogress nocallback nofree nosync nounwind willreturn memory(none) }
attributes #4 = { nounwind }

!llvm.module.flags = !{!0, !1}
!llvm.dbg.cu = !{!2}
!nvvm.annotations = !{!4, !5}
!llvm.ident = !{!6}

!0 = !{i32 2, !"Debug Info Version", i32 3}
!1 = !{i32 4, !"nvvm-reflect-ftz", i32 1}
!2 = distinct !DICompileUnit(language: DW_LANG_C, file: !3, producer: "triton", isOptimized: true, runtimeVersion: 0, emissionKind: LineTablesOnly)
!3 = !DIFile(filename: "cspfsutu7xstcnxfgihwgmg2vjiaeyt7xe4dxhhqq5srtcao2b3s.py", directory: "inductor_cache/sp")
!4 = !{ptr @triton_poi_fused__native_batch_norm_legit_no_training_add_div_hardtanh_mul_57, !"kernel", i32 1}
!5 = !{ptr @triton_poi_fused__native_batch_norm_legit_no_training_add_div_hardtanh_mul_57, !"reqntidx", i32 128}
!6 = !{!"clang version 3.8.0 (tags/RELEASE_380/final)"}
!7 = distinct !DISubprogram(name: "triton_poi_fused__native_batch_norm_legit_no_training_add_div_hardtanh_mul_57", linkageName: "triton_poi_fused__native_batch_norm_legit_no_training_add_div_hardtanh_mul_57", scope: !3, file: !3, line: 19, type: !8, scopeLine: 19, spFlags: DISPFlagDefinition | DISPFlagOptimized, unit: !2)
!8 = !DISubroutineType(cc: DW_CC_normal, types: !9)
!9 = !{}
!10 = !DILocation(line: 22, column: 28, scope: !7)
!11 = !DILocation(line: 22, column: 33, scope: !7)
!12 = !DILocation(line: 23, column: 44, scope: !7)
!13 = !DILocation(line: 23, column: 23, scope: !7)
!14 = !DILocation(line: 24, column: 21, scope: !7)
!15 = !DILocation(line: 25, column: 28, scope: !7)
!16 = !DILocation(line: 25, column: 33, scope: !7)
!17 = !DILocation(line: 26, column: 23, scope: !7)
!18 = !DILocation(line: 27, column: 21, scope: !7)
!19 = !DILocation(line: 32, column: 39, scope: !7)
!20 = !DILocation(line: 32, column: 35, scope: !7)
!21 = !DILocation(line: 32, column: 30, scope: !7)
!22 = !DILocation(line: 32, column: 52, scope: !7)
!23 = !DILocation(line: 32, column: 44, scope: !7)
!24 = !DILocation(line: 33, column: 30, scope: !7)
!25 = !DILocation(line: 33, column: 35, scope: !7)
!26 = !DILocation(line: 34, column: 30, scope: !7)
!27 = !DILocation(line: 34, column: 35, scope: !7)
!28 = !DILocation(line: 35, column: 31, scope: !7)
!29 = !DILocation(line: 35, column: 36, scope: !7)
!30 = !DILocation(line: 36, column: 31, scope: !7)
!31 = !DILocation(line: 36, column: 36, scope: !7)
!32 = !DILocation(line: 39, column: 18, scope: !7)
!33 = !DILocation(line: 40, column: 26, scope: !7)
!34 = !DILocation(line: 37, column: 18, scope: !7)
!35 = !DILocation(line: 31, column: 19, scope: !7)
!36 = !DILocation(line: 30, column: 19, scope: !7)
!37 = !DILocation(line: 42, column: 18, scope: !7)
!38 = !DILocation(line: 45, column: 19, scope: !7)
!39 = !DILocation(line: 46, column: 20, scope: !7)
!40 = !DILocation(line: 47, column: 20, scope: !7)
!41 = !DILocation(line: 49, column: 20, scope: !7)
!42 = !DILocation(line: 121, column: 29, scope: !43, inlinedAt: !45)
!43 = distinct !DILexicalBlockFile(scope: !7, file: !44, discriminator: 0)
!44 = !DIFile(filename: "triton_helpers.py", directory: "/home/sahanp/.conda/envs/parity-bench/lib/python3.12/site-packages/torch/_inductor/runtime")
!45 = !DILocation(line: 51, column: 42, scope: !7)
!46 = !DILocation(line: 110, column: 15, scope: !43, inlinedAt: !47)
!47 = !DILocation(line: 53, column: 42, scope: !7)
!48 = !DILocation(line: 112, column: 21, scope: !43, inlinedAt: !47)
!49 = !DILocation(line: 112, column: 16, scope: !43, inlinedAt: !47)
!50 = !DILocation(line: 113, column: 29, scope: !43, inlinedAt: !47)
!51 = !DILocation(line: 54, column: 20, scope: !7)
!52 = !DILocation(line: 56, column: 20, scope: !7)
!53 = !DILocation(line: 57, column: 32, scope: !7)
!54 = !DILocation(line: 57, column: 30, scope: !7)
!55 = !DILocation(line: 57, column: 42, scope: !7)
!56 = !DILocation(line: 57, column: 37, scope: !7)
!57 = !DILocation(line: 57, column: 25, scope: !7)
!58 = !DILocation(line: 57, column: 54, scope: !7)
!59 = !DILocation(line: 57, column: 4, scope: !7)
