# Day 8- Logic Optimizations
<details>
  <summary> 1. Combinational Logic Optimization </summary>
  
## Optimization Goals
![img1](https://github.com/Dhruvid98/SFAL-VSD-SoC-Design/blob/main/Day%208/Images/Comb_Opt/img1.png) 

## Combinational Logic Optimization
![img2](https://github.com/Dhruvid98/SFAL-VSD-SoC-Design/blob/main/Day%208/Images/Comb_Opt/img2.png)  
![img3](https://github.com/Dhruvid98/SFAL-VSD-SoC-Design/blob/main/Day%208/Images/Comb_Opt/img3.png)
![img4](https://github.com/Dhruvid98/SFAL-VSD-SoC-Design/blob/main/Day%208/Images/Comb_Opt/img4.png)
![img5](https://github.com/Dhruvid98/SFAL-VSD-SoC-Design/blob/main/Day%208/Images/Comb_Opt/img5.png)
![img6](https://github.com/Dhruvid98/SFAL-VSD-SoC-Design/blob/main/Day%208/Images/Comb_Opt/img6.png)
![img7](https://github.com/Dhruvid98/SFAL-VSD-SoC-Design/blob/main/Day%208/Images/Comb_Opt/img7.png)  

</details>

<details>
  <summary> 2. Sequential Logic Optimization </summary>
  
## Sequential Logic Optimization

![img1](https://github.com/Dhruvid98/SFAL-VSD-SoC-Design/blob/main/Day%208/Images/Seq_opt/img1.png)

* Different possible optimizations in terms of sequential logic

Sequential constant 
![img2](https://github.com/Dhruvid98/SFAL-VSD-SoC-Design/blob/main/Day%208/Images/Seq_opt/img2.png)
![img3](https://github.com/Dhruvid98/SFAL-VSD-SoC-Design/blob/main/Day%208/Images/Seq_opt/img3.png)

Not a sequential constant 
![img4](https://github.com/Dhruvid98/SFAL-VSD-SoC-Design/blob/main/Day%208/Images/Seq_opt/img4.png)
![img5](https://github.com/Dhruvid98/SFAL-VSD-SoC-Design/blob/main/Day%208/Images/Seq_opt/img5.png)

Constant propagation 
![img6](https://github.com/Dhruvid98/SFAL-VSD-SoC-Design/blob/main/Day%208/Images/Seq_opt/img6.png)

Optimization of unloaded outputs. 
![img7](https://github.com/Dhruvid98/SFAL-VSD-SoC-Design/blob/main/Day%208/Images/Seq_opt/img7.png)

Controlling the sequential optimization
![img8](https://github.com/Dhruvid98/SFAL-VSD-SoC-Design/blob/main/Day%208/Images/Seq_opt/img8.png)


</details>
