{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1605453583176 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1605453583183 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 15 16:19:43 2020 " "Processing started: Sun Nov 15 16:19:43 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1605453583183 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605453583183 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off i2c-master -c i2c-master " "Command: quartus_map --read_settings_files=on --write_settings_files=off i2c-master -c i2c-master" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605453583183 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1605453583834 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1605453583834 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"in\";  expecting \":\", or \",\" I2c_masterJenny.vhd(8) " "VHDL syntax error at I2c_masterJenny.vhd(8) near text \"in\";  expecting \":\", or \",\"" {  } { { "src/I2c_masterJenny.vhd" "" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/i2c-master/src/I2c_masterJenny.vhd" 8 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605453594722 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"in\";  expecting \":\", or \",\" I2c_masterJenny.vhd(9) " "VHDL syntax error at I2c_masterJenny.vhd(9) near text \"in\";  expecting \":\", or \",\"" {  } { { "src/I2c_masterJenny.vhd" "" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/i2c-master/src/I2c_masterJenny.vhd" 9 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605453594723 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"in\";  expecting \":\", or \",\" I2c_masterJenny.vhd(10) " "VHDL syntax error at I2c_masterJenny.vhd(10) near text \"in\";  expecting \":\", or \",\"" {  } { { "src/I2c_masterJenny.vhd" "" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/i2c-master/src/I2c_masterJenny.vhd" 10 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605453594723 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"in\";  expecting \":\", or \",\" I2c_masterJenny.vhd(11) " "VHDL syntax error at I2c_masterJenny.vhd(11) near text \"in\";  expecting \":\", or \",\"" {  } { { "src/I2c_masterJenny.vhd" "" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/i2c-master/src/I2c_masterJenny.vhd" 11 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605453594723 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"in\";  expecting \":\", or \",\" I2c_masterJenny.vhd(13) " "VHDL syntax error at I2c_masterJenny.vhd(13) near text \"in\";  expecting \":\", or \",\"" {  } { { "src/I2c_masterJenny.vhd" "" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/i2c-master/src/I2c_masterJenny.vhd" 13 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605453594723 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"in\";  expecting \":\", or \",\" I2c_masterJenny.vhd(14) " "VHDL syntax error at I2c_masterJenny.vhd(14) near text \"in\";  expecting \":\", or \",\"" {  } { { "src/I2c_masterJenny.vhd" "" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/i2c-master/src/I2c_masterJenny.vhd" 14 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605453594723 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"in\";  expecting \":\", or \",\" I2c_masterJenny.vhd(15) " "VHDL syntax error at I2c_masterJenny.vhd(15) near text \"in\";  expecting \":\", or \",\"" {  } { { "src/I2c_masterJenny.vhd" "" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/i2c-master/src/I2c_masterJenny.vhd" 15 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605453594723 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"in\";  expecting \":\", or \",\" I2c_masterJenny.vhd(17) " "VHDL syntax error at I2c_masterJenny.vhd(17) near text \"in\";  expecting \":\", or \",\"" {  } { { "src/I2c_masterJenny.vhd" "" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/i2c-master/src/I2c_masterJenny.vhd" 17 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605453594723 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"out\";  expecting \":\", or \",\" I2c_masterJenny.vhd(18) " "VHDL syntax error at I2c_masterJenny.vhd(18) near text \"out\";  expecting \":\", or \",\"" {  } { { "src/I2c_masterJenny.vhd" "" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/i2c-master/src/I2c_masterJenny.vhd" 18 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605453594723 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"out\";  expecting \":\", or \",\" I2c_masterJenny.vhd(20) " "VHDL syntax error at I2c_masterJenny.vhd(20) near text \"out\";  expecting \":\", or \",\"" {  } { { "src/I2c_masterJenny.vhd" "" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/i2c-master/src/I2c_masterJenny.vhd" 20 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605453594723 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"inout\";  expecting \":\", or \",\" I2c_masterJenny.vhd(22) " "VHDL syntax error at I2c_masterJenny.vhd(22) near text \"inout\";  expecting \":\", or \",\"" {  } { { "src/I2c_masterJenny.vhd" "" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/i2c-master/src/I2c_masterJenny.vhd" 22 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605453594724 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"inout\";  expecting \":\", or \",\" I2c_masterJenny.vhd(23) " "VHDL syntax error at I2c_masterJenny.vhd(23) near text \"inout\";  expecting \":\", or \",\"" {  } { { "src/I2c_masterJenny.vhd" "" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/i2c-master/src/I2c_masterJenny.vhd" 23 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605453594724 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\")\";  expecting an identifier, or \"constant\", or \"file\", or \"signal\", or \"variable\" I2c_masterJenny.vhd(25) " "VHDL syntax error at I2c_masterJenny.vhd(25) near text \")\";  expecting an identifier, or \"constant\", or \"file\", or \"signal\", or \"variable\"" {  } { { "src/I2c_masterJenny.vhd" "" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/i2c-master/src/I2c_masterJenny.vhd" 25 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605453594724 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"begin\";  expecting an identifier (\"begin\" is a reserved keyword), or \"constant\", or \"file\", or \"signal\", or \"variable\" I2c_masterJenny.vhd(61) " "VHDL syntax error at I2c_masterJenny.vhd(61) near text \"begin\";  expecting an identifier (\"begin\" is a reserved keyword), or \"constant\", or \"file\", or \"signal\", or \"variable\"" {  } { { "src/I2c_masterJenny.vhd" "" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/i2c-master/src/I2c_masterJenny.vhd" 61 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605453594725 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"process\";  expecting an identifier (\"process\" is a reserved keyword), or a string literal, or \"buffer\", or \"in\", or \"inout\", or \"linkage\", or \"out\" I2c_masterJenny.vhd(93) " "VHDL syntax error at I2c_masterJenny.vhd(93) near text \"process\";  expecting an identifier (\"process\" is a reserved keyword), or a string literal, or \"buffer\", or \"in\", or \"inout\", or \"linkage\", or \"out\"" {  } { { "src/I2c_masterJenny.vhd" "" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/i2c-master/src/I2c_masterJenny.vhd" 93 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605453594725 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\")\";  expecting \":\", or \",\" I2c_masterJenny.vhd(93) " "VHDL syntax error at I2c_masterJenny.vhd(93) near text \")\";  expecting \":\", or \",\"" {  } { { "src/I2c_masterJenny.vhd" "" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/i2c-master/src/I2c_masterJenny.vhd" 93 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605453594725 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\")\";  expecting \":\", or \",\" I2c_masterJenny.vhd(112) " "VHDL syntax error at I2c_masterJenny.vhd(112) near text \")\";  expecting \":\", or \",\"" {  } { { "src/I2c_masterJenny.vhd" "" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/i2c-master/src/I2c_masterJenny.vhd" 112 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605453594725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/i2c_masterjenny.vhd 0 0 " "Found 0 design units, including 0 entities, in source file src/i2c_masterjenny.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605453594727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb/i2c_master_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb/i2c_master_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i2c_master_tb-tb " "Found design unit 1: i2c_master_tb-tb" {  } { { "tb/i2c_master_tb.vhd" "" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/i2c-master/tb/i2c_master_tb.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605453594736 ""} { "Info" "ISGN_ENTITY_NAME" "1 i2c_master_tb " "Found entity 1: i2c_master_tb" {  } { { "tb/i2c_master_tb.vhd" "" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/i2c-master/tb/i2c_master_tb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605453594736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605453594736 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 17 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 17 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4783 " "Peak virtual memory: 4783 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1605453594892 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Nov 15 16:19:54 2020 " "Processing ended: Sun Nov 15 16:19:54 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1605453594892 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1605453594892 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1605453594892 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1605453594892 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 19 s 1  " "Quartus Prime Full Compilation was unsuccessful. 19 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1605453595517 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1605453583176 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1605453583183 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 15 16:19:43 2020 " "Processing started: Sun Nov 15 16:19:43 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1605453583183 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605453583183 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off i2c-master -c i2c-master " "Command: quartus_map --read_settings_files=on --write_settings_files=off i2c-master -c i2c-master" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605453583183 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1605453583834 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1605453583834 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"in\";  expecting \":\", or \",\" I2c_masterJenny.vhd(8) " "VHDL syntax error at I2c_masterJenny.vhd(8) near text \"in\";  expecting \":\", or \",\"" {  } { { "src/I2c_masterJenny.vhd" "" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/i2c-master/src/I2c_masterJenny.vhd" 8 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605453594722 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"in\";  expecting \":\", or \",\" I2c_masterJenny.vhd(9) " "VHDL syntax error at I2c_masterJenny.vhd(9) near text \"in\";  expecting \":\", or \",\"" {  } { { "src/I2c_masterJenny.vhd" "" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/i2c-master/src/I2c_masterJenny.vhd" 9 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605453594723 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"in\";  expecting \":\", or \",\" I2c_masterJenny.vhd(10) " "VHDL syntax error at I2c_masterJenny.vhd(10) near text \"in\";  expecting \":\", or \",\"" {  } { { "src/I2c_masterJenny.vhd" "" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/i2c-master/src/I2c_masterJenny.vhd" 10 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605453594723 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"in\";  expecting \":\", or \",\" I2c_masterJenny.vhd(11) " "VHDL syntax error at I2c_masterJenny.vhd(11) near text \"in\";  expecting \":\", or \",\"" {  } { { "src/I2c_masterJenny.vhd" "" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/i2c-master/src/I2c_masterJenny.vhd" 11 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605453594723 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"in\";  expecting \":\", or \",\" I2c_masterJenny.vhd(13) " "VHDL syntax error at I2c_masterJenny.vhd(13) near text \"in\";  expecting \":\", or \",\"" {  } { { "src/I2c_masterJenny.vhd" "" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/i2c-master/src/I2c_masterJenny.vhd" 13 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605453594723 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"in\";  expecting \":\", or \",\" I2c_masterJenny.vhd(14) " "VHDL syntax error at I2c_masterJenny.vhd(14) near text \"in\";  expecting \":\", or \",\"" {  } { { "src/I2c_masterJenny.vhd" "" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/i2c-master/src/I2c_masterJenny.vhd" 14 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605453594723 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"in\";  expecting \":\", or \",\" I2c_masterJenny.vhd(15) " "VHDL syntax error at I2c_masterJenny.vhd(15) near text \"in\";  expecting \":\", or \",\"" {  } { { "src/I2c_masterJenny.vhd" "" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/i2c-master/src/I2c_masterJenny.vhd" 15 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605453594723 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"in\";  expecting \":\", or \",\" I2c_masterJenny.vhd(17) " "VHDL syntax error at I2c_masterJenny.vhd(17) near text \"in\";  expecting \":\", or \",\"" {  } { { "src/I2c_masterJenny.vhd" "" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/i2c-master/src/I2c_masterJenny.vhd" 17 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605453594723 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"out\";  expecting \":\", or \",\" I2c_masterJenny.vhd(18) " "VHDL syntax error at I2c_masterJenny.vhd(18) near text \"out\";  expecting \":\", or \",\"" {  } { { "src/I2c_masterJenny.vhd" "" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/i2c-master/src/I2c_masterJenny.vhd" 18 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605453594723 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"out\";  expecting \":\", or \",\" I2c_masterJenny.vhd(20) " "VHDL syntax error at I2c_masterJenny.vhd(20) near text \"out\";  expecting \":\", or \",\"" {  } { { "src/I2c_masterJenny.vhd" "" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/i2c-master/src/I2c_masterJenny.vhd" 20 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605453594723 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"inout\";  expecting \":\", or \",\" I2c_masterJenny.vhd(22) " "VHDL syntax error at I2c_masterJenny.vhd(22) near text \"inout\";  expecting \":\", or \",\"" {  } { { "src/I2c_masterJenny.vhd" "" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/i2c-master/src/I2c_masterJenny.vhd" 22 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605453594724 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"inout\";  expecting \":\", or \",\" I2c_masterJenny.vhd(23) " "VHDL syntax error at I2c_masterJenny.vhd(23) near text \"inout\";  expecting \":\", or \",\"" {  } { { "src/I2c_masterJenny.vhd" "" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/i2c-master/src/I2c_masterJenny.vhd" 23 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605453594724 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\")\";  expecting an identifier, or \"constant\", or \"file\", or \"signal\", or \"variable\" I2c_masterJenny.vhd(25) " "VHDL syntax error at I2c_masterJenny.vhd(25) near text \")\";  expecting an identifier, or \"constant\", or \"file\", or \"signal\", or \"variable\"" {  } { { "src/I2c_masterJenny.vhd" "" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/i2c-master/src/I2c_masterJenny.vhd" 25 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605453594724 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"begin\";  expecting an identifier (\"begin\" is a reserved keyword), or \"constant\", or \"file\", or \"signal\", or \"variable\" I2c_masterJenny.vhd(61) " "VHDL syntax error at I2c_masterJenny.vhd(61) near text \"begin\";  expecting an identifier (\"begin\" is a reserved keyword), or \"constant\", or \"file\", or \"signal\", or \"variable\"" {  } { { "src/I2c_masterJenny.vhd" "" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/i2c-master/src/I2c_masterJenny.vhd" 61 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605453594725 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"process\";  expecting an identifier (\"process\" is a reserved keyword), or a string literal, or \"buffer\", or \"in\", or \"inout\", or \"linkage\", or \"out\" I2c_masterJenny.vhd(93) " "VHDL syntax error at I2c_masterJenny.vhd(93) near text \"process\";  expecting an identifier (\"process\" is a reserved keyword), or a string literal, or \"buffer\", or \"in\", or \"inout\", or \"linkage\", or \"out\"" {  } { { "src/I2c_masterJenny.vhd" "" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/i2c-master/src/I2c_masterJenny.vhd" 93 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605453594725 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\")\";  expecting \":\", or \",\" I2c_masterJenny.vhd(93) " "VHDL syntax error at I2c_masterJenny.vhd(93) near text \")\";  expecting \":\", or \",\"" {  } { { "src/I2c_masterJenny.vhd" "" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/i2c-master/src/I2c_masterJenny.vhd" 93 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605453594725 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\")\";  expecting \":\", or \",\" I2c_masterJenny.vhd(112) " "VHDL syntax error at I2c_masterJenny.vhd(112) near text \")\";  expecting \":\", or \",\"" {  } { { "src/I2c_masterJenny.vhd" "" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/i2c-master/src/I2c_masterJenny.vhd" 112 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605453594725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/i2c_masterjenny.vhd 0 0 " "Found 0 design units, including 0 entities, in source file src/i2c_masterjenny.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605453594727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb/i2c_master_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb/i2c_master_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i2c_master_tb-tb " "Found design unit 1: i2c_master_tb-tb" {  } { { "tb/i2c_master_tb.vhd" "" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/i2c-master/tb/i2c_master_tb.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605453594736 ""} { "Info" "ISGN_ENTITY_NAME" "1 i2c_master_tb " "Found entity 1: i2c_master_tb" {  } { { "tb/i2c_master_tb.vhd" "" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/i2c-master/tb/i2c_master_tb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605453594736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605453594736 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 17 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 17 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4783 " "Peak virtual memory: 4783 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1605453594892 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Nov 15 16:19:54 2020 " "Processing ended: Sun Nov 15 16:19:54 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1605453594892 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1605453594892 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1605453594892 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1605453594892 ""}
