// Seed: 3527970456
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  logic [1 'h0 : -1] id_5;
  ;
endmodule
module module_1 #(
    parameter id_1 = 32'd57
) (
    _id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output logic [7:0] id_5;
  input wire id_4;
  output wire id_3;
  output wire id_2;
  input wire _id_1;
  assign id_5[id_1] = -1;
  module_0 modCall_1 (
      id_3,
      id_2,
      id_4,
      id_4
  );
  wire id_6;
endmodule
