// Seed: 1853760801
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  inout wire id_12;
  inout wire id_11;
  inout wire id_10;
  assign module_1.id_3 = 0;
  inout wire id_9;
  input wire id_8;
  output wire id_7;
  inout wire id_6;
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wand id_1;
  assign id_1 = id_6 ==? id_2;
endmodule
module module_1 (
    id_1,
    id_2
);
  inout supply0 id_2;
  input wire id_1;
  id_3 :
  assert property (@(posedge 1 > 1) id_3)
  else;
  assign id_2 = -1;
  module_0 modCall_1 (
      id_3,
      id_2,
      id_2,
      id_1,
      id_3,
      id_2,
      id_3,
      id_3,
      id_3,
      id_3,
      id_2,
      id_3
  );
endmodule
