// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition"

// DATE "04/12/2022 20:31:44"

// 
// Device: Altera EP2C35F672C6 Package FBGA672
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module AUEB_PROCESSOR (
	in1,
	in2,
	clock,
	operation,
	out1,
	out2,
	aluout,
	\output );
input 	[15:0] in1;
input 	[15:0] in2;
input 	clock;
input 	[2:0] operation;
output 	[15:0] out1;
output 	[15:0] out2;
output 	[15:0] aluout;
output 	[15:0] \output ;

// Design Ports Information
// out1[0]	=>  Location: PIN_P4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// out1[1]	=>  Location: PIN_R5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// out1[2]	=>  Location: PIN_V1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// out1[3]	=>  Location: PIN_M3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// out1[4]	=>  Location: PIN_M5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// out1[5]	=>  Location: PIN_H1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// out1[6]	=>  Location: PIN_H2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// out1[7]	=>  Location: PIN_K3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// out1[8]	=>  Location: PIN_P9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// out1[9]	=>  Location: PIN_J2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// out1[10]	=>  Location: PIN_R3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// out1[11]	=>  Location: PIN_G2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// out1[12]	=>  Location: PIN_G5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// out1[13]	=>  Location: PIN_F1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// out1[14]	=>  Location: PIN_H3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// out1[15]	=>  Location: PIN_R2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// out2[0]	=>  Location: PIN_P3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// out2[1]	=>  Location: PIN_U10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// out2[2]	=>  Location: PIN_J1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// out2[3]	=>  Location: PIN_K1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// out2[4]	=>  Location: PIN_L6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// out2[5]	=>  Location: PIN_F7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// out2[6]	=>  Location: PIN_J7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// out2[7]	=>  Location: PIN_F2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// out2[8]	=>  Location: PIN_M4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// out2[9]	=>  Location: PIN_G3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// out2[10]	=>  Location: PIN_K8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// out2[11]	=>  Location: PIN_J6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// out2[12]	=>  Location: PIN_K7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// out2[13]	=>  Location: PIN_E1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// out2[14]	=>  Location: PIN_T4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// out2[15]	=>  Location: PIN_B5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// aluout[0]	=>  Location: PIN_M2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// aluout[1]	=>  Location: PIN_E2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// aluout[2]	=>  Location: PIN_V4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// aluout[3]	=>  Location: PIN_U1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// aluout[4]	=>  Location: PIN_P7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// aluout[5]	=>  Location: PIN_H6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// aluout[6]	=>  Location: PIN_J5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// aluout[7]	=>  Location: PIN_T9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// aluout[8]	=>  Location: PIN_F3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// aluout[9]	=>  Location: PIN_U2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// aluout[10]	=>  Location: PIN_F4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// aluout[11]	=>  Location: PIN_T10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// aluout[12]	=>  Location: PIN_B4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// aluout[13]	=>  Location: PIN_A4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// aluout[14]	=>  Location: PIN_D2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// aluout[15]	=>  Location: PIN_A5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// output[0]	=>  Location: PIN_T2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// output[1]	=>  Location: PIN_K2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// output[2]	=>  Location: PIN_P6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// output[3]	=>  Location: PIN_C5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// output[4]	=>  Location: PIN_U4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// output[5]	=>  Location: PIN_J4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// output[6]	=>  Location: PIN_J3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// output[7]	=>  Location: PIN_R4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// output[8]	=>  Location: PIN_C4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// output[9]	=>  Location: PIN_C2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// output[10]	=>  Location: PIN_D5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// output[11]	=>  Location: PIN_V2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// output[12]	=>  Location: PIN_D1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// output[13]	=>  Location: PIN_J9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// output[14]	=>  Location: PIN_C6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// output[15]	=>  Location: PIN_A6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// operation[0]	=>  Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// operation[1]	=>  Location: PIN_D13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// operation[2]	=>  Location: PIN_G1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// clock	=>  Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// in1[0]	=>  Location: PIN_W2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// in1[1]	=>  Location: PIN_L10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// in1[2]	=>  Location: PIN_T7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// in1[3]	=>  Location: PIN_U3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// in1[4]	=>  Location: PIN_V3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// in1[5]	=>  Location: PIN_J8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// in1[6]	=>  Location: PIN_F6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// in1[7]	=>  Location: PIN_K9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// in1[8]	=>  Location: PIN_C3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// in1[9]	=>  Location: PIN_L4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// in1[10]	=>  Location: PIN_U7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// in1[11]	=>  Location: PIN_G4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// in1[12]	=>  Location: PIN_E5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// in1[13]	=>  Location: PIN_B3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// in1[14]	=>  Location: PIN_K4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// in1[15]	=>  Location: PIN_R7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// in2[0]	=>  Location: PIN_L7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// in2[1]	=>  Location: PIN_L9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// in2[2]	=>  Location: PIN_K5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// in2[3]	=>  Location: PIN_G6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// in2[4]	=>  Location: PIN_L3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// in2[5]	=>  Location: PIN_T3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// in2[6]	=>  Location: PIN_B2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// in2[7]	=>  Location: PIN_K6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// in2[8]	=>  Location: PIN_T6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// in2[9]	=>  Location: PIN_U9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// in2[10]	=>  Location: PIN_L2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// in2[11]	=>  Location: PIN_N9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// in2[12]	=>  Location: PIN_R6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// in2[13]	=>  Location: PIN_H4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// in2[14]	=>  Location: PIN_W1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// in2[15]	=>  Location: PIN_B6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \P2|A1|M13|or_loop:10:OR160|out1~0_combout ;
wire \P2|A1|M13|or_loop:12:OR160|out1~0_combout ;
wire \P2|A0|CG161|FA1613|FAO2|out1~combout ;
wire \P2|A2|FA1614|FAO2|out1~combout ;
wire \P3|flip_flops_loop:15:REG0|FF13|SR2|out1~1_combout ;
wire \clock~combout ;
wire \clock~clkctrl_outclk ;
wire \P0|flip_flops_loop:0:REG0|FF13|SR2|out1~1_combout ;
wire \P0|flip_flops_loop:0:REG0|FF11|SR2|out1~1_combout ;
wire \P0|flip_flops_loop:0:REG0|FF14|SR0|out1~1_combout ;
wire \P0|flip_flops_loop:1:REG0|FF13|SR2|out1~1_combout ;
wire \P0|flip_flops_loop:1:REG0|FF11|SR2|out1~1_combout ;
wire \P0|flip_flops_loop:1:REG0|FF14|SR0|out1~1_combout ;
wire \P0|flip_flops_loop:2:REG0|FF13|SR2|out1~1_combout ;
wire \P0|flip_flops_loop:2:REG0|FF11|SR2|out1~1_combout ;
wire \P0|flip_flops_loop:2:REG0|FF14|SR0|out1~1_combout ;
wire \P0|flip_flops_loop:3:REG0|FF13|SR2|out1~1_combout ;
wire \P0|flip_flops_loop:3:REG0|FF11|SR2|out1~1_combout ;
wire \P0|flip_flops_loop:3:REG0|FF14|SR0|out1~1_combout ;
wire \P0|flip_flops_loop:4:REG0|FF13|SR2|out1~1_combout ;
wire \P0|flip_flops_loop:4:REG0|FF11|SR2|out1~1_combout ;
wire \P0|flip_flops_loop:4:REG0|FF14|SR0|out1~1_combout ;
wire \P0|flip_flops_loop:5:REG0|FF13|SR2|out1~1_combout ;
wire \P0|flip_flops_loop:5:REG0|FF11|SR2|out1~1_combout ;
wire \P0|flip_flops_loop:5:REG0|FF14|SR0|out1~1_combout ;
wire \P0|flip_flops_loop:6:REG0|FF13|SR2|out1~1_combout ;
wire \P0|flip_flops_loop:6:REG0|FF11|SR2|out1~1_combout ;
wire \P0|flip_flops_loop:6:REG0|FF14|SR0|out1~1_combout ;
wire \P0|flip_flops_loop:7:REG0|FF13|SR2|out1~1_combout ;
wire \P0|flip_flops_loop:7:REG0|FF11|SR2|out1~1_combout ;
wire \P0|flip_flops_loop:7:REG0|FF14|SR0|out1~1_combout ;
wire \P0|flip_flops_loop:8:REG0|FF11|SR2|out1~1_combout ;
wire \P0|flip_flops_loop:8:REG0|FF13|SR2|out1~1_combout ;
wire \P0|flip_flops_loop:8:REG0|FF14|SR0|out1~1_combout ;
wire \P0|flip_flops_loop:9:REG0|FF13|SR2|out1~1_combout ;
wire \P0|flip_flops_loop:9:REG0|FF11|SR2|out1~1_combout ;
wire \P0|flip_flops_loop:9:REG0|FF14|SR0|out1~1_combout ;
wire \P0|flip_flops_loop:10:REG0|FF13|SR2|out1~1_combout ;
wire \P0|flip_flops_loop:10:REG0|FF11|SR2|out1~1_combout ;
wire \P0|flip_flops_loop:10:REG0|FF14|SR0|out1~1_combout ;
wire \P0|flip_flops_loop:11:REG0|FF11|SR2|out1~1_combout ;
wire \P0|flip_flops_loop:11:REG0|FF13|SR2|out1~1_combout ;
wire \P0|flip_flops_loop:11:REG0|FF14|SR0|out1~1_combout ;
wire \P0|flip_flops_loop:12:REG0|FF13|SR2|out1~1_combout ;
wire \P0|flip_flops_loop:12:REG0|FF11|SR2|out1~1_combout ;
wire \P0|flip_flops_loop:12:REG0|FF14|SR0|out1~1_combout ;
wire \P0|flip_flops_loop:13:REG0|FF13|SR2|out1~1_combout ;
wire \P0|flip_flops_loop:13:REG0|FF11|SR2|out1~1_combout ;
wire \P0|flip_flops_loop:13:REG0|FF14|SR0|out1~1_combout ;
wire \P0|flip_flops_loop:14:REG0|FF11|SR2|out1~1_combout ;
wire \P0|flip_flops_loop:14:REG0|FF13|SR2|out1~1_combout ;
wire \P0|flip_flops_loop:14:REG0|FF14|SR0|out1~1_combout ;
wire \P0|flip_flops_loop:15:REG0|FF13|SR2|out1~1_combout ;
wire \P0|flip_flops_loop:15:REG0|FF11|SR2|out1~1_combout ;
wire \P0|flip_flops_loop:15:REG0|FF14|SR0|out1~1_combout ;
wire \P1|flip_flops_loop:0:REG0|FF13|SR2|out1~1_combout ;
wire \P1|flip_flops_loop:0:REG0|FF11|SR2|out1~1_combout ;
wire \P1|flip_flops_loop:0:REG0|FF14|SR0|out1~1_combout ;
wire \P1|flip_flops_loop:1:REG0|FF13|SR2|out1~1_combout ;
wire \P1|flip_flops_loop:1:REG0|FF11|SR2|out1~1_combout ;
wire \P1|flip_flops_loop:1:REG0|FF14|SR0|out1~1_combout ;
wire \P1|flip_flops_loop:2:REG0|FF13|SR2|out1~1_combout ;
wire \P1|flip_flops_loop:2:REG0|FF11|SR2|out1~1_combout ;
wire \P1|flip_flops_loop:2:REG0|FF14|SR0|out1~1_combout ;
wire \P1|flip_flops_loop:3:REG0|FF13|SR2|out1~1_combout ;
wire \P1|flip_flops_loop:3:REG0|FF11|SR2|out1~1_combout ;
wire \P1|flip_flops_loop:3:REG0|FF14|SR0|out1~1_combout ;
wire \P1|flip_flops_loop:4:REG0|FF13|SR2|out1~1_combout ;
wire \P1|flip_flops_loop:4:REG0|FF11|SR2|out1~1_combout ;
wire \P1|flip_flops_loop:4:REG0|FF14|SR0|out1~1_combout ;
wire \P1|flip_flops_loop:5:REG0|FF13|SR2|out1~1_combout ;
wire \P1|flip_flops_loop:5:REG0|FF11|SR2|out1~1_combout ;
wire \P1|flip_flops_loop:5:REG0|FF14|SR0|out1~1_combout ;
wire \P1|flip_flops_loop:6:REG0|FF13|SR2|out1~1_combout ;
wire \P1|flip_flops_loop:6:REG0|FF11|SR2|out1~1_combout ;
wire \P1|flip_flops_loop:6:REG0|FF14|SR0|out1~1_combout ;
wire \P1|flip_flops_loop:7:REG0|FF13|SR2|out1~1_combout ;
wire \P1|flip_flops_loop:7:REG0|FF11|SR2|out1~1_combout ;
wire \P1|flip_flops_loop:7:REG0|FF14|SR0|out1~1_combout ;
wire \P1|flip_flops_loop:8:REG0|FF13|SR2|out1~1_combout ;
wire \P1|flip_flops_loop:8:REG0|FF11|SR2|out1~1_combout ;
wire \P1|flip_flops_loop:8:REG0|FF14|SR0|out1~1_combout ;
wire \P1|flip_flops_loop:9:REG0|FF13|SR2|out1~1_combout ;
wire \P1|flip_flops_loop:9:REG0|FF11|SR2|out1~1_combout ;
wire \P1|flip_flops_loop:9:REG0|FF14|SR0|out1~1_combout ;
wire \P1|flip_flops_loop:10:REG0|FF13|SR2|out1~1_combout ;
wire \P1|flip_flops_loop:10:REG0|FF11|SR2|out1~1_combout ;
wire \P1|flip_flops_loop:10:REG0|FF14|SR0|out1~1_combout ;
wire \P1|flip_flops_loop:11:REG0|FF13|SR2|out1~1_combout ;
wire \P1|flip_flops_loop:11:REG0|FF11|SR2|out1~1_combout ;
wire \P1|flip_flops_loop:11:REG0|FF14|SR0|out1~1_combout ;
wire \P1|flip_flops_loop:12:REG0|FF13|SR2|out1~1_combout ;
wire \P1|flip_flops_loop:12:REG0|FF11|SR2|out1~1_combout ;
wire \P1|flip_flops_loop:12:REG0|FF14|SR0|out1~1_combout ;
wire \P1|flip_flops_loop:13:REG0|FF11|SR2|out1~1_combout ;
wire \P1|flip_flops_loop:13:REG0|FF13|SR2|out1~1_combout ;
wire \P1|flip_flops_loop:13:REG0|FF14|SR0|out1~1_combout ;
wire \P1|flip_flops_loop:14:REG0|FF11|SR2|out1~1_combout ;
wire \P1|flip_flops_loop:14:REG0|FF13|SR2|out1~1_combout ;
wire \P1|flip_flops_loop:14:REG0|FF14|SR0|out1~1_combout ;
wire \P1|flip_flops_loop:15:REG0|FF13|SR2|out1~1_combout ;
wire \P1|flip_flops_loop:15:REG0|FF11|SR2|out1~1_combout ;
wire \P1|flip_flops_loop:15:REG0|FF14|SR0|out1~1_combout ;
wire \P2|A7|M36|M13|or_loop:0:OR160|out1~0_combout ;
wire \P2|A6|nor_loop:3:NOT162|out1~0_combout ;
wire \P2|A6|nor_loop:3:NOT162|out1~1_combout ;
wire \P2|A6|nor_loop:3:NOT162|out1~2_combout ;
wire \P2|A6|nor_loop:3:NOT162|out1~3_combout ;
wire \P2|A7|M36|M13|or_loop:0:OR160|out1~1_combout ;
wire \P2|A7|M36|M13|or_loop:0:OR160|out1~2_combout ;
wire \P2|A7|M36|M13|or_loop:0:OR160|out1~3_combout ;
wire \P2|A2|FA161|FAO1|out1~combout ;
wire \P2|A7|M36|M11|and_loop:1:AND160|out1~0_combout ;
wire \P2|A7|M36|M11|and_loop:1:AND160|out1~1_combout ;
wire \P2|A1|M13|or_loop:2:OR160|out1~0_combout ;
wire \P2|A7|M36|M11|and_loop:2:AND160|out1~0_combout ;
wire \P2|A7|M36|M11|and_loop:2:AND160|out1~1_combout ;
wire \P2|A7|M36|M11|and_loop:2:AND160|out1~2_combout ;
wire \P2|A7|M36|M11|and_loop:3:AND160|out1~0_combout ;
wire \P2|A0|CG161|FA162|FAO2|out1~combout ;
wire \P2|A2|FA163|FAO0|out1~combout ;
wire \P2|A2|FA163|FAO1|out1~combout ;
wire \P2|A7|M36|M11|and_loop:3:AND160|out1~1_combout ;
wire \P2|A7|M36|M11|and_loop:4:AND160|out1~0_combout ;
wire \P2|A1|M13|or_loop:1:OR160|out1~0_combout ;
wire \P2|A2|FA161|FAO4|out1~combout ;
wire \P2|A2|FA163|FAO2|out1~combout ;
wire \P2|A2|FA163|FAO3|out1~combout ;
wire \P2|A2|FA164|FAO1|out1~combout ;
wire \P2|A7|M36|M11|and_loop:4:AND160|out1~1_combout ;
wire \P2|A1|M13|or_loop:4:OR160|out1~0_combout ;
wire \P2|A2|FA164|FAO4|out1~combout ;
wire \P2|A7|M36|M11|and_loop:5:AND160|out1~0_combout ;
wire \P2|A7|M36|M11|and_loop:5:AND160|out1~1_combout ;
wire \P2|A7|M36|M11|and_loop:5:AND160|out1~2_combout ;
wire \P2|A0|CG161|FA163|FAO2|out1~combout ;
wire \P2|A0|CG161|FA165|FAO2|out1~combout ;
wire \P2|A1|M13|or_loop:6:OR160|out1~0_combout ;
wire \P2|A7|M36|M11|and_loop:6:AND160|out1~0_combout ;
wire \P2|A7|M36|M11|and_loop:6:AND160|out1~1_combout ;
wire \P2|A7|M36|M11|and_loop:6:AND160|out1~2_combout ;
wire \P2|A7|M36|M11|and_loop:7:AND160|out1~1_combout ;
wire \P2|A1|M13|or_loop:7:OR160|out1~0_combout ;
wire \P2|A1|M13|or_loop:5:OR160|out1~0_combout ;
wire \P2|A2|FA166|FAO4|out1~0_combout ;
wire \P2|A2|FA166|FAO4|out1~1_combout ;
wire \P2|A7|M36|M11|and_loop:7:AND160|out1~0_combout ;
wire \P2|A7|M36|M11|and_loop:7:AND160|out1~2_combout ;
wire \P2|A0|CG161|FA167|FAO2|out1~combout ;
wire \P2|A2|FA168|FAO0|out1~combout ;
wire \P2|A2|FA168|FAO1|out1~combout ;
wire \P2|A7|M36|M11|and_loop:8:AND160|out1~0_combout ;
wire \P2|A7|M36|M11|and_loop:8:AND160|out1~1_combout ;
wire \P2|A2|FA168|FAO3|out1~combout ;
wire \P2|A0|CG161|FA168|FAO2|out1~combout ;
wire \P2|A1|M13|or_loop:9:OR160|out1~0_combout ;
wire \P2|A2|FA168|FAO2|out1~combout ;
wire \P2|A2|FA169|FAO1|out1~combout ;
wire \P2|A7|M36|M11|and_loop:9:AND160|out1~0_combout ;
wire \P2|A7|M36|M11|and_loop:9:AND160|out1~1_combout ;
wire \P2|A7|M36|M11|and_loop:10:AND160|out1~1_combout ;
wire \P2|A2|FA169|FAO4|out1~combout ;
wire \P2|A7|M36|M11|and_loop:10:AND160|out1~0_combout ;
wire \P2|A7|M36|M11|and_loop:10:AND160|out1~2_combout ;
wire \P2|A0|CG161|FA1610|FAO2|out1~combout ;
wire \P2|A2|FA1611|FAO0|out1~combout ;
wire \P2|A2|FA1611|FAO1|out1~combout ;
wire \P2|A7|M36|M11|and_loop:11:AND160|out1~0_combout ;
wire \P2|A7|M36|M11|and_loop:11:AND160|out1~1_combout ;
wire \P2|A7|M36|M11|and_loop:12:AND160|out1~1_combout ;
wire \P2|A7|M36|M11|and_loop:12:AND160|out1~2_combout ;
wire \P2|A7|M36|M11|and_loop:12:AND160|out1~0_combout ;
wire \P2|A2|FA1611|FAO3|out1~combout ;
wire \P2|A2|FA1611|FAO2|out1~combout ;
wire \P2|A2|FA1612|FAO1|out1~combout ;
wire \P2|A7|M36|M11|and_loop:12:AND160|out1~3_combout ;
wire \P2|A0|CG161|FA1611|FAO2|out1~combout ;
wire \P2|A1|M13|or_loop:13:OR160|out1~0_combout ;
wire \P2|A2|FA1613|FAO0|out1~combout ;
wire \P2|A7|M36|M11|and_loop:13:AND160|out1~0_combout ;
wire \P2|A2|FA1612|FAO4|out1~combout ;
wire \P2|A7|M36|M11|and_loop:13:AND160|out1~1_combout ;
wire \P2|A2|FA1614|FAO0|out1~combout ;
wire \P2|A2|FA1614|FAO1|out1~combout ;
wire \P2|A7|M36|M11|and_loop:14:AND160|out1~2_combout ;
wire \P2|A7|M36|M11|and_loop:14:AND160|out1~3_combout ;
wire \P2|A1|M13|or_loop:15:OR160|out1~0_combout ;
wire \P2|A2|FA1614|FAO3|out1~combout ;
wire \P2|A2|FA1615|FAO1|out1~combout ;
wire \P2|A7|M36|M11|and_loop:15:AND160|out1~2_combout ;
wire \P2|A7|M36|M11|and_loop:15:AND160|out1~3_combout ;
wire \P3|flip_flops_loop:0:REG0|FF13|SR2|out1~1_combout ;
wire \P3|flip_flops_loop:0:REG0|FF11|SR2|out1~1_combout ;
wire \P3|flip_flops_loop:0:REG0|FF14|SR0|out1~1_combout ;
wire \P3|flip_flops_loop:1:REG0|FF13|SR2|out1~1_combout ;
wire \P3|flip_flops_loop:1:REG0|FF11|SR2|out1~1_combout ;
wire \P3|flip_flops_loop:1:REG0|FF14|SR0|out1~1_combout ;
wire \P3|flip_flops_loop:2:REG0|FF13|SR2|out1~1_combout ;
wire \P3|flip_flops_loop:2:REG0|FF11|SR2|out1~1_combout ;
wire \P3|flip_flops_loop:2:REG0|FF14|SR0|out1~1_combout ;
wire \P3|flip_flops_loop:3:REG0|FF13|SR2|out1~1_combout ;
wire \P3|flip_flops_loop:3:REG0|FF11|SR2|out1~1_combout ;
wire \P3|flip_flops_loop:3:REG0|FF14|SR0|out1~1_combout ;
wire \P3|flip_flops_loop:4:REG0|FF13|SR2|out1~1_combout ;
wire \P3|flip_flops_loop:4:REG0|FF11|SR2|out1~1_combout ;
wire \P3|flip_flops_loop:4:REG0|FF14|SR0|out1~1_combout ;
wire \P3|flip_flops_loop:5:REG0|FF13|SR2|out1~1_combout ;
wire \P3|flip_flops_loop:5:REG0|FF11|SR2|out1~1_combout ;
wire \P3|flip_flops_loop:5:REG0|FF14|SR0|out1~1_combout ;
wire \P3|flip_flops_loop:6:REG0|FF11|SR2|out1~1_combout ;
wire \P3|flip_flops_loop:6:REG0|FF13|SR2|out1~1_combout ;
wire \P3|flip_flops_loop:6:REG0|FF14|SR0|out1~1_combout ;
wire \P3|flip_flops_loop:7:REG0|FF13|SR2|out1~1_combout ;
wire \P3|flip_flops_loop:7:REG0|FF11|SR2|out1~1_combout ;
wire \P3|flip_flops_loop:7:REG0|FF14|SR0|out1~1_combout ;
wire \P3|flip_flops_loop:8:REG0|FF13|SR2|out1~1_combout ;
wire \P3|flip_flops_loop:8:REG0|FF11|SR2|out1~1_combout ;
wire \P3|flip_flops_loop:8:REG0|FF14|SR0|out1~1_combout ;
wire \P3|flip_flops_loop:9:REG0|FF13|SR2|out1~1_combout ;
wire \P3|flip_flops_loop:9:REG0|FF11|SR2|out1~1_combout ;
wire \P3|flip_flops_loop:9:REG0|FF14|SR0|out1~1_combout ;
wire \P3|flip_flops_loop:10:REG0|FF13|SR2|out1~1_combout ;
wire \P3|flip_flops_loop:10:REG0|FF11|SR2|out1~1_combout ;
wire \P3|flip_flops_loop:10:REG0|FF14|SR0|out1~1_combout ;
wire \P3|flip_flops_loop:11:REG0|FF11|SR2|out1~1_combout ;
wire \P3|flip_flops_loop:11:REG0|FF13|SR2|out1~1_combout ;
wire \P3|flip_flops_loop:11:REG0|FF14|SR0|out1~1_combout ;
wire \P3|flip_flops_loop:12:REG0|FF13|SR2|out1~1_combout ;
wire \P3|flip_flops_loop:12:REG0|FF11|SR2|out1~1_combout ;
wire \P3|flip_flops_loop:12:REG0|FF14|SR0|out1~1_combout ;
wire \P3|flip_flops_loop:13:REG0|FF13|SR2|out1~1_combout ;
wire \P3|flip_flops_loop:13:REG0|FF11|SR2|out1~1_combout ;
wire \P3|flip_flops_loop:13:REG0|FF14|SR0|out1~1_combout ;
wire \P3|flip_flops_loop:14:REG0|FF11|SR2|out1~1_combout ;
wire \P3|flip_flops_loop:14:REG0|FF13|SR2|out1~1_combout ;
wire \P3|flip_flops_loop:14:REG0|FF13|SR2|out1~2_combout ;
wire \P3|flip_flops_loop:14:REG0|FF14|SR0|out1~1_combout ;
wire \P3|flip_flops_loop:15:REG0|FF13|SR2|out1~2_combout ;
wire \P3|flip_flops_loop:15:REG0|FF11|SR2|out1~1_combout ;
wire \P3|flip_flops_loop:15:REG0|FF14|SR0|out1~1_combout ;
wire [2:0] \operation~combout ;
wire [15:0] \in2~combout ;
wire [15:0] \in1~combout ;


// Location: LCCOMB_X2_Y24_N10
cycloneii_lcell_comb \P2|A1|M13|or_loop:10:OR160|out1~0 (
// Equation(s):
// \P2|A1|M13|or_loop:10:OR160|out1~0_combout  = \P1|flip_flops_loop:10:REG0|FF14|SR0|out1~1_combout  $ ((((\P1|flip_flops_loop:9:REG0|FF14|SR0|out1~1_combout  & \P2|A0|CG161|FA168|FAO2|out1~combout )) # (!\operation~combout [0])))

	.dataa(\operation~combout [0]),
	.datab(\P1|flip_flops_loop:9:REG0|FF14|SR0|out1~1_combout ),
	.datac(\P1|flip_flops_loop:10:REG0|FF14|SR0|out1~1_combout ),
	.datad(\P2|A0|CG161|FA168|FAO2|out1~combout ),
	.cin(gnd),
	.combout(\P2|A1|M13|or_loop:10:OR160|out1~0_combout ),
	.cout());
// synopsys translate_off
defparam \P2|A1|M13|or_loop:10:OR160|out1~0 .lut_mask = 16'h2DA5;
defparam \P2|A1|M13|or_loop:10:OR160|out1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y28_N16
cycloneii_lcell_comb \P2|A1|M13|or_loop:12:OR160|out1~0 (
// Equation(s):
// \P2|A1|M13|or_loop:12:OR160|out1~0_combout  = \P1|flip_flops_loop:12:REG0|FF14|SR0|out1~1_combout  $ (((\P2|A0|CG161|FA1611|FAO2|out1~combout ) # (!\operation~combout [0])))

	.dataa(\operation~combout [0]),
	.datab(vcc),
	.datac(\P1|flip_flops_loop:12:REG0|FF14|SR0|out1~1_combout ),
	.datad(\P2|A0|CG161|FA1611|FAO2|out1~combout ),
	.cin(gnd),
	.combout(\P2|A1|M13|or_loop:12:OR160|out1~0_combout ),
	.cout());
// synopsys translate_off
defparam \P2|A1|M13|or_loop:12:OR160|out1~0 .lut_mask = 16'h0FA5;
defparam \P2|A1|M13|or_loop:12:OR160|out1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y28_N30
cycloneii_lcell_comb \P2|A0|CG161|FA1613|FAO2|out1 (
// Equation(s):
// \P2|A0|CG161|FA1613|FAO2|out1~combout  = (\P2|A0|CG161|FA1611|FAO2|out1~combout  & (\P1|flip_flops_loop:12:REG0|FF14|SR0|out1~1_combout  & \P1|flip_flops_loop:13:REG0|FF14|SR0|out1~1_combout ))

	.dataa(\P2|A0|CG161|FA1611|FAO2|out1~combout ),
	.datab(vcc),
	.datac(\P1|flip_flops_loop:12:REG0|FF14|SR0|out1~1_combout ),
	.datad(\P1|flip_flops_loop:13:REG0|FF14|SR0|out1~1_combout ),
	.cin(gnd),
	.combout(\P2|A0|CG161|FA1613|FAO2|out1~combout ),
	.cout());
// synopsys translate_off
defparam \P2|A0|CG161|FA1613|FAO2|out1 .lut_mask = 16'hA000;
defparam \P2|A0|CG161|FA1613|FAO2|out1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y28_N26
cycloneii_lcell_comb \P2|A2|FA1614|FAO2|out1 (
// Equation(s):
// \P2|A2|FA1614|FAO2|out1~combout  = (!\P2|A2|FA1614|FAO0|out1~combout  & ((\P2|A2|FA1612|FAO4|out1~combout  & ((\P2|A1|M13|or_loop:13:OR160|out1~0_combout ) # (!\P0|flip_flops_loop:13:REG0|FF14|SR0|out1~1_combout ))) # (!\P2|A2|FA1612|FAO4|out1~combout  & 
// (\P2|A1|M13|or_loop:13:OR160|out1~0_combout  & !\P0|flip_flops_loop:13:REG0|FF14|SR0|out1~1_combout ))))

	.dataa(\P2|A2|FA1612|FAO4|out1~combout ),
	.datab(\P2|A1|M13|or_loop:13:OR160|out1~0_combout ),
	.datac(\P0|flip_flops_loop:13:REG0|FF14|SR0|out1~1_combout ),
	.datad(\P2|A2|FA1614|FAO0|out1~combout ),
	.cin(gnd),
	.combout(\P2|A2|FA1614|FAO2|out1~combout ),
	.cout());
// synopsys translate_off
defparam \P2|A2|FA1614|FAO2|out1 .lut_mask = 16'h008E;
defparam \P2|A2|FA1614|FAO2|out1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y28_N10
cycloneii_lcell_comb \P3|flip_flops_loop:15:REG0|FF13|SR2|out1~1 (
// Equation(s):
// \P3|flip_flops_loop:15:REG0|FF13|SR2|out1~1_combout  = ((\P3|flip_flops_loop:15:REG0|FF13|SR2|out1~2_combout ) # (\P3|flip_flops_loop:15:REG0|FF11|SR2|out1~1_combout )) # (!\clock~combout )

	.dataa(\clock~combout ),
	.datab(vcc),
	.datac(\P3|flip_flops_loop:15:REG0|FF13|SR2|out1~2_combout ),
	.datad(\P3|flip_flops_loop:15:REG0|FF11|SR2|out1~1_combout ),
	.cin(gnd),
	.combout(\P3|flip_flops_loop:15:REG0|FF13|SR2|out1~1_combout ),
	.cout());
// synopsys translate_off
defparam \P3|flip_flops_loop:15:REG0|FF13|SR2|out1~1 .lut_mask = 16'hFFF5;
defparam \P3|flip_flops_loop:15:REG0|FF13|SR2|out1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_W2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \in1[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\in1~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(in1[0]));
// synopsys translate_off
defparam \in1[0]~I .input_async_reset = "none";
defparam \in1[0]~I .input_power_up = "low";
defparam \in1[0]~I .input_register_mode = "none";
defparam \in1[0]~I .input_sync_reset = "none";
defparam \in1[0]~I .oe_async_reset = "none";
defparam \in1[0]~I .oe_power_up = "low";
defparam \in1[0]~I .oe_register_mode = "none";
defparam \in1[0]~I .oe_sync_reset = "none";
defparam \in1[0]~I .operation_mode = "input";
defparam \in1[0]~I .output_async_reset = "none";
defparam \in1[0]~I .output_power_up = "low";
defparam \in1[0]~I .output_register_mode = "none";
defparam \in1[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \in1[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\in1~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(in1[1]));
// synopsys translate_off
defparam \in1[1]~I .input_async_reset = "none";
defparam \in1[1]~I .input_power_up = "low";
defparam \in1[1]~I .input_register_mode = "none";
defparam \in1[1]~I .input_sync_reset = "none";
defparam \in1[1]~I .oe_async_reset = "none";
defparam \in1[1]~I .oe_power_up = "low";
defparam \in1[1]~I .oe_register_mode = "none";
defparam \in1[1]~I .oe_sync_reset = "none";
defparam \in1[1]~I .operation_mode = "input";
defparam \in1[1]~I .output_async_reset = "none";
defparam \in1[1]~I .output_power_up = "low";
defparam \in1[1]~I .output_register_mode = "none";
defparam \in1[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \in1[5]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\in1~combout [5]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(in1[5]));
// synopsys translate_off
defparam \in1[5]~I .input_async_reset = "none";
defparam \in1[5]~I .input_power_up = "low";
defparam \in1[5]~I .input_register_mode = "none";
defparam \in1[5]~I .input_sync_reset = "none";
defparam \in1[5]~I .oe_async_reset = "none";
defparam \in1[5]~I .oe_power_up = "low";
defparam \in1[5]~I .oe_register_mode = "none";
defparam \in1[5]~I .oe_sync_reset = "none";
defparam \in1[5]~I .operation_mode = "input";
defparam \in1[5]~I .output_async_reset = "none";
defparam \in1[5]~I .output_power_up = "low";
defparam \in1[5]~I .output_register_mode = "none";
defparam \in1[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \in1[6]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\in1~combout [6]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(in1[6]));
// synopsys translate_off
defparam \in1[6]~I .input_async_reset = "none";
defparam \in1[6]~I .input_power_up = "low";
defparam \in1[6]~I .input_register_mode = "none";
defparam \in1[6]~I .input_sync_reset = "none";
defparam \in1[6]~I .oe_async_reset = "none";
defparam \in1[6]~I .oe_power_up = "low";
defparam \in1[6]~I .oe_register_mode = "none";
defparam \in1[6]~I .oe_sync_reset = "none";
defparam \in1[6]~I .operation_mode = "input";
defparam \in1[6]~I .output_async_reset = "none";
defparam \in1[6]~I .output_power_up = "low";
defparam \in1[6]~I .output_register_mode = "none";
defparam \in1[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \in1[11]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\in1~combout [11]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(in1[11]));
// synopsys translate_off
defparam \in1[11]~I .input_async_reset = "none";
defparam \in1[11]~I .input_power_up = "low";
defparam \in1[11]~I .input_register_mode = "none";
defparam \in1[11]~I .input_sync_reset = "none";
defparam \in1[11]~I .oe_async_reset = "none";
defparam \in1[11]~I .oe_power_up = "low";
defparam \in1[11]~I .oe_register_mode = "none";
defparam \in1[11]~I .oe_sync_reset = "none";
defparam \in1[11]~I .operation_mode = "input";
defparam \in1[11]~I .output_async_reset = "none";
defparam \in1[11]~I .output_power_up = "low";
defparam \in1[11]~I .output_register_mode = "none";
defparam \in1[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \in1[12]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\in1~combout [12]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(in1[12]));
// synopsys translate_off
defparam \in1[12]~I .input_async_reset = "none";
defparam \in1[12]~I .input_power_up = "low";
defparam \in1[12]~I .input_register_mode = "none";
defparam \in1[12]~I .input_sync_reset = "none";
defparam \in1[12]~I .oe_async_reset = "none";
defparam \in1[12]~I .oe_power_up = "low";
defparam \in1[12]~I .oe_register_mode = "none";
defparam \in1[12]~I .oe_sync_reset = "none";
defparam \in1[12]~I .operation_mode = "input";
defparam \in1[12]~I .output_async_reset = "none";
defparam \in1[12]~I .output_power_up = "low";
defparam \in1[12]~I .output_register_mode = "none";
defparam \in1[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \in1[14]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\in1~combout [14]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(in1[14]));
// synopsys translate_off
defparam \in1[14]~I .input_async_reset = "none";
defparam \in1[14]~I .input_power_up = "low";
defparam \in1[14]~I .input_register_mode = "none";
defparam \in1[14]~I .input_sync_reset = "none";
defparam \in1[14]~I .oe_async_reset = "none";
defparam \in1[14]~I .oe_power_up = "low";
defparam \in1[14]~I .oe_register_mode = "none";
defparam \in1[14]~I .oe_sync_reset = "none";
defparam \in1[14]~I .operation_mode = "input";
defparam \in1[14]~I .output_async_reset = "none";
defparam \in1[14]~I .output_power_up = "low";
defparam \in1[14]~I .output_register_mode = "none";
defparam \in1[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \in2[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\in2~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(in2[2]));
// synopsys translate_off
defparam \in2[2]~I .input_async_reset = "none";
defparam \in2[2]~I .input_power_up = "low";
defparam \in2[2]~I .input_register_mode = "none";
defparam \in2[2]~I .input_sync_reset = "none";
defparam \in2[2]~I .oe_async_reset = "none";
defparam \in2[2]~I .oe_power_up = "low";
defparam \in2[2]~I .oe_register_mode = "none";
defparam \in2[2]~I .oe_sync_reset = "none";
defparam \in2[2]~I .operation_mode = "input";
defparam \in2[2]~I .output_async_reset = "none";
defparam \in2[2]~I .output_power_up = "low";
defparam \in2[2]~I .output_register_mode = "none";
defparam \in2[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \in2[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\in2~combout [3]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(in2[3]));
// synopsys translate_off
defparam \in2[3]~I .input_async_reset = "none";
defparam \in2[3]~I .input_power_up = "low";
defparam \in2[3]~I .input_register_mode = "none";
defparam \in2[3]~I .input_sync_reset = "none";
defparam \in2[3]~I .oe_async_reset = "none";
defparam \in2[3]~I .oe_power_up = "low";
defparam \in2[3]~I .oe_register_mode = "none";
defparam \in2[3]~I .oe_sync_reset = "none";
defparam \in2[3]~I .operation_mode = "input";
defparam \in2[3]~I .output_async_reset = "none";
defparam \in2[3]~I .output_power_up = "low";
defparam \in2[3]~I .output_register_mode = "none";
defparam \in2[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \in2[7]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\in2~combout [7]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(in2[7]));
// synopsys translate_off
defparam \in2[7]~I .input_async_reset = "none";
defparam \in2[7]~I .input_power_up = "low";
defparam \in2[7]~I .input_register_mode = "none";
defparam \in2[7]~I .input_sync_reset = "none";
defparam \in2[7]~I .oe_async_reset = "none";
defparam \in2[7]~I .oe_power_up = "low";
defparam \in2[7]~I .oe_register_mode = "none";
defparam \in2[7]~I .oe_sync_reset = "none";
defparam \in2[7]~I .operation_mode = "input";
defparam \in2[7]~I .output_async_reset = "none";
defparam \in2[7]~I .output_power_up = "low";
defparam \in2[7]~I .output_register_mode = "none";
defparam \in2[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \in2[8]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\in2~combout [8]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(in2[8]));
// synopsys translate_off
defparam \in2[8]~I .input_async_reset = "none";
defparam \in2[8]~I .input_power_up = "low";
defparam \in2[8]~I .input_register_mode = "none";
defparam \in2[8]~I .input_sync_reset = "none";
defparam \in2[8]~I .oe_async_reset = "none";
defparam \in2[8]~I .oe_power_up = "low";
defparam \in2[8]~I .oe_register_mode = "none";
defparam \in2[8]~I .oe_sync_reset = "none";
defparam \in2[8]~I .operation_mode = "input";
defparam \in2[8]~I .output_async_reset = "none";
defparam \in2[8]~I .output_power_up = "low";
defparam \in2[8]~I .output_register_mode = "none";
defparam \in2[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \in2[11]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\in2~combout [11]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(in2[11]));
// synopsys translate_off
defparam \in2[11]~I .input_async_reset = "none";
defparam \in2[11]~I .input_power_up = "low";
defparam \in2[11]~I .input_register_mode = "none";
defparam \in2[11]~I .input_sync_reset = "none";
defparam \in2[11]~I .oe_async_reset = "none";
defparam \in2[11]~I .oe_power_up = "low";
defparam \in2[11]~I .oe_register_mode = "none";
defparam \in2[11]~I .oe_sync_reset = "none";
defparam \in2[11]~I .operation_mode = "input";
defparam \in2[11]~I .output_async_reset = "none";
defparam \in2[11]~I .output_power_up = "low";
defparam \in2[11]~I .output_register_mode = "none";
defparam \in2[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \in2[12]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\in2~combout [12]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(in2[12]));
// synopsys translate_off
defparam \in2[12]~I .input_async_reset = "none";
defparam \in2[12]~I .input_power_up = "low";
defparam \in2[12]~I .input_register_mode = "none";
defparam \in2[12]~I .input_sync_reset = "none";
defparam \in2[12]~I .oe_async_reset = "none";
defparam \in2[12]~I .oe_power_up = "low";
defparam \in2[12]~I .oe_register_mode = "none";
defparam \in2[12]~I .oe_sync_reset = "none";
defparam \in2[12]~I .operation_mode = "input";
defparam \in2[12]~I .output_async_reset = "none";
defparam \in2[12]~I .output_power_up = "low";
defparam \in2[12]~I .output_register_mode = "none";
defparam \in2[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \in2[14]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\in2~combout [14]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(in2[14]));
// synopsys translate_off
defparam \in2[14]~I .input_async_reset = "none";
defparam \in2[14]~I .input_power_up = "low";
defparam \in2[14]~I .input_register_mode = "none";
defparam \in2[14]~I .input_sync_reset = "none";
defparam \in2[14]~I .oe_async_reset = "none";
defparam \in2[14]~I .oe_power_up = "low";
defparam \in2[14]~I .oe_register_mode = "none";
defparam \in2[14]~I .oe_sync_reset = "none";
defparam \in2[14]~I .operation_mode = "input";
defparam \in2[14]~I .output_async_reset = "none";
defparam \in2[14]~I .output_power_up = "low";
defparam \in2[14]~I .output_register_mode = "none";
defparam \in2[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \in2[15]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\in2~combout [15]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(in2[15]));
// synopsys translate_off
defparam \in2[15]~I .input_async_reset = "none";
defparam \in2[15]~I .input_power_up = "low";
defparam \in2[15]~I .input_register_mode = "none";
defparam \in2[15]~I .input_sync_reset = "none";
defparam \in2[15]~I .oe_async_reset = "none";
defparam \in2[15]~I .oe_power_up = "low";
defparam \in2[15]~I .oe_register_mode = "none";
defparam \in2[15]~I .oe_sync_reset = "none";
defparam \in2[15]~I .operation_mode = "input";
defparam \in2[15]~I .output_async_reset = "none";
defparam \in2[15]~I .output_power_up = "low";
defparam \in2[15]~I .output_register_mode = "none";
defparam \in2[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \clock~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\clock~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(clock));
// synopsys translate_off
defparam \clock~I .input_async_reset = "none";
defparam \clock~I .input_power_up = "low";
defparam \clock~I .input_register_mode = "none";
defparam \clock~I .input_sync_reset = "none";
defparam \clock~I .oe_async_reset = "none";
defparam \clock~I .oe_power_up = "low";
defparam \clock~I .oe_register_mode = "none";
defparam \clock~I .oe_sync_reset = "none";
defparam \clock~I .operation_mode = "input";
defparam \clock~I .output_async_reset = "none";
defparam \clock~I .output_power_up = "low";
defparam \clock~I .output_register_mode = "none";
defparam \clock~I .output_sync_reset = "none";
// synopsys translate_on

// Location: CLKCTRL_G3
cycloneii_clkctrl \clock~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\clock~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clock~clkctrl_outclk ));
// synopsys translate_off
defparam \clock~clkctrl .clock_type = "global clock";
defparam \clock~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y18_N0
cycloneii_lcell_comb \P0|flip_flops_loop:0:REG0|FF13|SR2|out1~1 (
// Equation(s):
// \P0|flip_flops_loop:0:REG0|FF13|SR2|out1~1_combout  = (\in1~combout [0] & ((\P0|flip_flops_loop:0:REG0|FF11|SR2|out1~1_combout ) # ((\P0|flip_flops_loop:0:REG0|FF13|SR2|out1~1_combout ) # (!GLOBAL(\clock~clkctrl_outclk )))))

	.dataa(\in1~combout [0]),
	.datab(\P0|flip_flops_loop:0:REG0|FF11|SR2|out1~1_combout ),
	.datac(\P0|flip_flops_loop:0:REG0|FF13|SR2|out1~1_combout ),
	.datad(\clock~clkctrl_outclk ),
	.cin(gnd),
	.combout(\P0|flip_flops_loop:0:REG0|FF13|SR2|out1~1_combout ),
	.cout());
// synopsys translate_off
defparam \P0|flip_flops_loop:0:REG0|FF13|SR2|out1~1 .lut_mask = 16'hA8AA;
defparam \P0|flip_flops_loop:0:REG0|FF13|SR2|out1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y18_N26
cycloneii_lcell_comb \P0|flip_flops_loop:0:REG0|FF11|SR2|out1~1 (
// Equation(s):
// \P0|flip_flops_loop:0:REG0|FF11|SR2|out1~1_combout  = (\clock~combout  & ((\P0|flip_flops_loop:0:REG0|FF13|SR2|out1~1_combout ) # (\P0|flip_flops_loop:0:REG0|FF11|SR2|out1~1_combout )))

	.dataa(\clock~combout ),
	.datab(vcc),
	.datac(\P0|flip_flops_loop:0:REG0|FF13|SR2|out1~1_combout ),
	.datad(\P0|flip_flops_loop:0:REG0|FF11|SR2|out1~1_combout ),
	.cin(gnd),
	.combout(\P0|flip_flops_loop:0:REG0|FF11|SR2|out1~1_combout ),
	.cout());
// synopsys translate_off
defparam \P0|flip_flops_loop:0:REG0|FF11|SR2|out1~1 .lut_mask = 16'hAAA0;
defparam \P0|flip_flops_loop:0:REG0|FF11|SR2|out1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y18_N16
cycloneii_lcell_comb \P0|flip_flops_loop:0:REG0|FF14|SR0|out1~1 (
// Equation(s):
// \P0|flip_flops_loop:0:REG0|FF14|SR0|out1~1_combout  = (!\P0|flip_flops_loop:0:REG0|FF11|SR2|out1~1_combout  & ((\P0|flip_flops_loop:0:REG0|FF14|SR0|out1~1_combout ) # ((\clock~combout  & !\P0|flip_flops_loop:0:REG0|FF13|SR2|out1~1_combout ))))

	.dataa(\P0|flip_flops_loop:0:REG0|FF14|SR0|out1~1_combout ),
	.datab(\P0|flip_flops_loop:0:REG0|FF11|SR2|out1~1_combout ),
	.datac(\clock~combout ),
	.datad(\P0|flip_flops_loop:0:REG0|FF13|SR2|out1~1_combout ),
	.cin(gnd),
	.combout(\P0|flip_flops_loop:0:REG0|FF14|SR0|out1~1_combout ),
	.cout());
// synopsys translate_off
defparam \P0|flip_flops_loop:0:REG0|FF14|SR0|out1~1 .lut_mask = 16'h2232;
defparam \P0|flip_flops_loop:0:REG0|FF14|SR0|out1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y23_N16
cycloneii_lcell_comb \P0|flip_flops_loop:1:REG0|FF13|SR2|out1~1 (
// Equation(s):
// \P0|flip_flops_loop:1:REG0|FF13|SR2|out1~1_combout  = (\in1~combout [1] & ((\P0|flip_flops_loop:1:REG0|FF11|SR2|out1~1_combout ) # ((\P0|flip_flops_loop:1:REG0|FF13|SR2|out1~1_combout ) # (!GLOBAL(\clock~clkctrl_outclk )))))

	.dataa(\in1~combout [1]),
	.datab(\P0|flip_flops_loop:1:REG0|FF11|SR2|out1~1_combout ),
	.datac(\P0|flip_flops_loop:1:REG0|FF13|SR2|out1~1_combout ),
	.datad(\clock~clkctrl_outclk ),
	.cin(gnd),
	.combout(\P0|flip_flops_loop:1:REG0|FF13|SR2|out1~1_combout ),
	.cout());
// synopsys translate_off
defparam \P0|flip_flops_loop:1:REG0|FF13|SR2|out1~1 .lut_mask = 16'hA8AA;
defparam \P0|flip_flops_loop:1:REG0|FF13|SR2|out1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y23_N24
cycloneii_lcell_comb \P0|flip_flops_loop:1:REG0|FF11|SR2|out1~1 (
// Equation(s):
// \P0|flip_flops_loop:1:REG0|FF11|SR2|out1~1_combout  = (\clock~combout  & ((\P0|flip_flops_loop:1:REG0|FF13|SR2|out1~1_combout ) # (\P0|flip_flops_loop:1:REG0|FF11|SR2|out1~1_combout )))

	.dataa(\clock~combout ),
	.datab(vcc),
	.datac(\P0|flip_flops_loop:1:REG0|FF13|SR2|out1~1_combout ),
	.datad(\P0|flip_flops_loop:1:REG0|FF11|SR2|out1~1_combout ),
	.cin(gnd),
	.combout(\P0|flip_flops_loop:1:REG0|FF11|SR2|out1~1_combout ),
	.cout());
// synopsys translate_off
defparam \P0|flip_flops_loop:1:REG0|FF11|SR2|out1~1 .lut_mask = 16'hAAA0;
defparam \P0|flip_flops_loop:1:REG0|FF11|SR2|out1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y23_N22
cycloneii_lcell_comb \P0|flip_flops_loop:1:REG0|FF14|SR0|out1~1 (
// Equation(s):
// \P0|flip_flops_loop:1:REG0|FF14|SR0|out1~1_combout  = (!\P0|flip_flops_loop:1:REG0|FF11|SR2|out1~1_combout  & ((\P0|flip_flops_loop:1:REG0|FF14|SR0|out1~1_combout ) # ((!\P0|flip_flops_loop:1:REG0|FF13|SR2|out1~1_combout  & \clock~combout ))))

	.dataa(\P0|flip_flops_loop:1:REG0|FF14|SR0|out1~1_combout ),
	.datab(\P0|flip_flops_loop:1:REG0|FF11|SR2|out1~1_combout ),
	.datac(\P0|flip_flops_loop:1:REG0|FF13|SR2|out1~1_combout ),
	.datad(\clock~combout ),
	.cin(gnd),
	.combout(\P0|flip_flops_loop:1:REG0|FF14|SR0|out1~1_combout ),
	.cout());
// synopsys translate_off
defparam \P0|flip_flops_loop:1:REG0|FF14|SR0|out1~1 .lut_mask = 16'h2322;
defparam \P0|flip_flops_loop:1:REG0|FF14|SR0|out1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_T7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \in1[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\in1~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(in1[2]));
// synopsys translate_off
defparam \in1[2]~I .input_async_reset = "none";
defparam \in1[2]~I .input_power_up = "low";
defparam \in1[2]~I .input_register_mode = "none";
defparam \in1[2]~I .input_sync_reset = "none";
defparam \in1[2]~I .oe_async_reset = "none";
defparam \in1[2]~I .oe_power_up = "low";
defparam \in1[2]~I .oe_register_mode = "none";
defparam \in1[2]~I .oe_sync_reset = "none";
defparam \in1[2]~I .operation_mode = "input";
defparam \in1[2]~I .output_async_reset = "none";
defparam \in1[2]~I .output_power_up = "low";
defparam \in1[2]~I .output_register_mode = "none";
defparam \in1[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y23_N30
cycloneii_lcell_comb \P0|flip_flops_loop:2:REG0|FF13|SR2|out1~1 (
// Equation(s):
// \P0|flip_flops_loop:2:REG0|FF13|SR2|out1~1_combout  = (\in1~combout [2] & ((\P0|flip_flops_loop:2:REG0|FF13|SR2|out1~1_combout ) # ((\P0|flip_flops_loop:2:REG0|FF11|SR2|out1~1_combout ) # (!GLOBAL(\clock~clkctrl_outclk )))))

	.dataa(\P0|flip_flops_loop:2:REG0|FF13|SR2|out1~1_combout ),
	.datab(\in1~combout [2]),
	.datac(\P0|flip_flops_loop:2:REG0|FF11|SR2|out1~1_combout ),
	.datad(\clock~clkctrl_outclk ),
	.cin(gnd),
	.combout(\P0|flip_flops_loop:2:REG0|FF13|SR2|out1~1_combout ),
	.cout());
// synopsys translate_off
defparam \P0|flip_flops_loop:2:REG0|FF13|SR2|out1~1 .lut_mask = 16'hC8CC;
defparam \P0|flip_flops_loop:2:REG0|FF13|SR2|out1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y23_N30
cycloneii_lcell_comb \P0|flip_flops_loop:2:REG0|FF11|SR2|out1~1 (
// Equation(s):
// \P0|flip_flops_loop:2:REG0|FF11|SR2|out1~1_combout  = (\clock~combout  & ((\P0|flip_flops_loop:2:REG0|FF13|SR2|out1~1_combout ) # (\P0|flip_flops_loop:2:REG0|FF11|SR2|out1~1_combout )))

	.dataa(\clock~combout ),
	.datab(vcc),
	.datac(\P0|flip_flops_loop:2:REG0|FF13|SR2|out1~1_combout ),
	.datad(\P0|flip_flops_loop:2:REG0|FF11|SR2|out1~1_combout ),
	.cin(gnd),
	.combout(\P0|flip_flops_loop:2:REG0|FF11|SR2|out1~1_combout ),
	.cout());
// synopsys translate_off
defparam \P0|flip_flops_loop:2:REG0|FF11|SR2|out1~1 .lut_mask = 16'hAAA0;
defparam \P0|flip_flops_loop:2:REG0|FF11|SR2|out1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y23_N28
cycloneii_lcell_comb \P0|flip_flops_loop:2:REG0|FF14|SR0|out1~1 (
// Equation(s):
// \P0|flip_flops_loop:2:REG0|FF14|SR0|out1~1_combout  = (!\P0|flip_flops_loop:2:REG0|FF11|SR2|out1~1_combout  & ((\P0|flip_flops_loop:2:REG0|FF14|SR0|out1~1_combout ) # ((\clock~combout  & !\P0|flip_flops_loop:2:REG0|FF13|SR2|out1~1_combout ))))

	.dataa(\P0|flip_flops_loop:2:REG0|FF11|SR2|out1~1_combout ),
	.datab(\P0|flip_flops_loop:2:REG0|FF14|SR0|out1~1_combout ),
	.datac(\clock~combout ),
	.datad(\P0|flip_flops_loop:2:REG0|FF13|SR2|out1~1_combout ),
	.cin(gnd),
	.combout(\P0|flip_flops_loop:2:REG0|FF14|SR0|out1~1_combout ),
	.cout());
// synopsys translate_off
defparam \P0|flip_flops_loop:2:REG0|FF14|SR0|out1~1 .lut_mask = 16'h4454;
defparam \P0|flip_flops_loop:2:REG0|FF14|SR0|out1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_U3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \in1[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\in1~combout [3]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(in1[3]));
// synopsys translate_off
defparam \in1[3]~I .input_async_reset = "none";
defparam \in1[3]~I .input_power_up = "low";
defparam \in1[3]~I .input_register_mode = "none";
defparam \in1[3]~I .input_sync_reset = "none";
defparam \in1[3]~I .oe_async_reset = "none";
defparam \in1[3]~I .oe_power_up = "low";
defparam \in1[3]~I .oe_register_mode = "none";
defparam \in1[3]~I .oe_sync_reset = "none";
defparam \in1[3]~I .operation_mode = "input";
defparam \in1[3]~I .output_async_reset = "none";
defparam \in1[3]~I .output_power_up = "low";
defparam \in1[3]~I .output_register_mode = "none";
defparam \in1[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y23_N8
cycloneii_lcell_comb \P0|flip_flops_loop:3:REG0|FF13|SR2|out1~1 (
// Equation(s):
// \P0|flip_flops_loop:3:REG0|FF13|SR2|out1~1_combout  = (\in1~combout [3] & ((\P0|flip_flops_loop:3:REG0|FF11|SR2|out1~1_combout ) # ((\P0|flip_flops_loop:3:REG0|FF13|SR2|out1~1_combout ) # (!GLOBAL(\clock~clkctrl_outclk )))))

	.dataa(\P0|flip_flops_loop:3:REG0|FF11|SR2|out1~1_combout ),
	.datab(\P0|flip_flops_loop:3:REG0|FF13|SR2|out1~1_combout ),
	.datac(\in1~combout [3]),
	.datad(\clock~clkctrl_outclk ),
	.cin(gnd),
	.combout(\P0|flip_flops_loop:3:REG0|FF13|SR2|out1~1_combout ),
	.cout());
// synopsys translate_off
defparam \P0|flip_flops_loop:3:REG0|FF13|SR2|out1~1 .lut_mask = 16'hE0F0;
defparam \P0|flip_flops_loop:3:REG0|FF13|SR2|out1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y23_N16
cycloneii_lcell_comb \P0|flip_flops_loop:3:REG0|FF11|SR2|out1~1 (
// Equation(s):
// \P0|flip_flops_loop:3:REG0|FF11|SR2|out1~1_combout  = (\clock~combout  & ((\P0|flip_flops_loop:3:REG0|FF11|SR2|out1~1_combout ) # (\P0|flip_flops_loop:3:REG0|FF13|SR2|out1~1_combout )))

	.dataa(vcc),
	.datab(\P0|flip_flops_loop:3:REG0|FF11|SR2|out1~1_combout ),
	.datac(\P0|flip_flops_loop:3:REG0|FF13|SR2|out1~1_combout ),
	.datad(\clock~combout ),
	.cin(gnd),
	.combout(\P0|flip_flops_loop:3:REG0|FF11|SR2|out1~1_combout ),
	.cout());
// synopsys translate_off
defparam \P0|flip_flops_loop:3:REG0|FF11|SR2|out1~1 .lut_mask = 16'hFC00;
defparam \P0|flip_flops_loop:3:REG0|FF11|SR2|out1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y23_N6
cycloneii_lcell_comb \P0|flip_flops_loop:3:REG0|FF14|SR0|out1~1 (
// Equation(s):
// \P0|flip_flops_loop:3:REG0|FF14|SR0|out1~1_combout  = (!\P0|flip_flops_loop:3:REG0|FF11|SR2|out1~1_combout  & ((\P0|flip_flops_loop:3:REG0|FF14|SR0|out1~1_combout ) # ((!\P0|flip_flops_loop:3:REG0|FF13|SR2|out1~1_combout  & \clock~combout ))))

	.dataa(\P0|flip_flops_loop:3:REG0|FF11|SR2|out1~1_combout ),
	.datab(\P0|flip_flops_loop:3:REG0|FF14|SR0|out1~1_combout ),
	.datac(\P0|flip_flops_loop:3:REG0|FF13|SR2|out1~1_combout ),
	.datad(\clock~combout ),
	.cin(gnd),
	.combout(\P0|flip_flops_loop:3:REG0|FF14|SR0|out1~1_combout ),
	.cout());
// synopsys translate_off
defparam \P0|flip_flops_loop:3:REG0|FF14|SR0|out1~1 .lut_mask = 16'h4544;
defparam \P0|flip_flops_loop:3:REG0|FF14|SR0|out1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_V3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \in1[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\in1~combout [4]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(in1[4]));
// synopsys translate_off
defparam \in1[4]~I .input_async_reset = "none";
defparam \in1[4]~I .input_power_up = "low";
defparam \in1[4]~I .input_register_mode = "none";
defparam \in1[4]~I .input_sync_reset = "none";
defparam \in1[4]~I .oe_async_reset = "none";
defparam \in1[4]~I .oe_power_up = "low";
defparam \in1[4]~I .oe_register_mode = "none";
defparam \in1[4]~I .oe_sync_reset = "none";
defparam \in1[4]~I .operation_mode = "input";
defparam \in1[4]~I .output_async_reset = "none";
defparam \in1[4]~I .output_power_up = "low";
defparam \in1[4]~I .output_register_mode = "none";
defparam \in1[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y23_N10
cycloneii_lcell_comb \P0|flip_flops_loop:4:REG0|FF13|SR2|out1~1 (
// Equation(s):
// \P0|flip_flops_loop:4:REG0|FF13|SR2|out1~1_combout  = (\in1~combout [4] & ((\P0|flip_flops_loop:4:REG0|FF13|SR2|out1~1_combout ) # ((\P0|flip_flops_loop:4:REG0|FF11|SR2|out1~1_combout ) # (!GLOBAL(\clock~clkctrl_outclk )))))

	.dataa(\P0|flip_flops_loop:4:REG0|FF13|SR2|out1~1_combout ),
	.datab(\P0|flip_flops_loop:4:REG0|FF11|SR2|out1~1_combout ),
	.datac(\in1~combout [4]),
	.datad(\clock~clkctrl_outclk ),
	.cin(gnd),
	.combout(\P0|flip_flops_loop:4:REG0|FF13|SR2|out1~1_combout ),
	.cout());
// synopsys translate_off
defparam \P0|flip_flops_loop:4:REG0|FF13|SR2|out1~1 .lut_mask = 16'hE0F0;
defparam \P0|flip_flops_loop:4:REG0|FF13|SR2|out1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y23_N22
cycloneii_lcell_comb \P0|flip_flops_loop:4:REG0|FF11|SR2|out1~1 (
// Equation(s):
// \P0|flip_flops_loop:4:REG0|FF11|SR2|out1~1_combout  = (\clock~combout  & ((\P0|flip_flops_loop:4:REG0|FF11|SR2|out1~1_combout ) # (\P0|flip_flops_loop:4:REG0|FF13|SR2|out1~1_combout )))

	.dataa(\clock~combout ),
	.datab(\P0|flip_flops_loop:4:REG0|FF11|SR2|out1~1_combout ),
	.datac(vcc),
	.datad(\P0|flip_flops_loop:4:REG0|FF13|SR2|out1~1_combout ),
	.cin(gnd),
	.combout(\P0|flip_flops_loop:4:REG0|FF11|SR2|out1~1_combout ),
	.cout());
// synopsys translate_off
defparam \P0|flip_flops_loop:4:REG0|FF11|SR2|out1~1 .lut_mask = 16'hAA88;
defparam \P0|flip_flops_loop:4:REG0|FF11|SR2|out1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y23_N0
cycloneii_lcell_comb \P0|flip_flops_loop:4:REG0|FF14|SR0|out1~1 (
// Equation(s):
// \P0|flip_flops_loop:4:REG0|FF14|SR0|out1~1_combout  = (!\P0|flip_flops_loop:4:REG0|FF11|SR2|out1~1_combout  & ((\P0|flip_flops_loop:4:REG0|FF14|SR0|out1~1_combout ) # ((\clock~combout  & !\P0|flip_flops_loop:4:REG0|FF13|SR2|out1~1_combout ))))

	.dataa(\P0|flip_flops_loop:4:REG0|FF14|SR0|out1~1_combout ),
	.datab(\P0|flip_flops_loop:4:REG0|FF11|SR2|out1~1_combout ),
	.datac(\clock~combout ),
	.datad(\P0|flip_flops_loop:4:REG0|FF13|SR2|out1~1_combout ),
	.cin(gnd),
	.combout(\P0|flip_flops_loop:4:REG0|FF14|SR0|out1~1_combout ),
	.cout());
// synopsys translate_off
defparam \P0|flip_flops_loop:4:REG0|FF14|SR0|out1~1 .lut_mask = 16'h2232;
defparam \P0|flip_flops_loop:4:REG0|FF14|SR0|out1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y27_N14
cycloneii_lcell_comb \P0|flip_flops_loop:5:REG0|FF13|SR2|out1~1 (
// Equation(s):
// \P0|flip_flops_loop:5:REG0|FF13|SR2|out1~1_combout  = (\in1~combout [5] & ((\P0|flip_flops_loop:5:REG0|FF13|SR2|out1~1_combout ) # ((\P0|flip_flops_loop:5:REG0|FF11|SR2|out1~1_combout ) # (!GLOBAL(\clock~clkctrl_outclk )))))

	.dataa(\in1~combout [5]),
	.datab(\P0|flip_flops_loop:5:REG0|FF13|SR2|out1~1_combout ),
	.datac(\P0|flip_flops_loop:5:REG0|FF11|SR2|out1~1_combout ),
	.datad(\clock~clkctrl_outclk ),
	.cin(gnd),
	.combout(\P0|flip_flops_loop:5:REG0|FF13|SR2|out1~1_combout ),
	.cout());
// synopsys translate_off
defparam \P0|flip_flops_loop:5:REG0|FF13|SR2|out1~1 .lut_mask = 16'hA8AA;
defparam \P0|flip_flops_loop:5:REG0|FF13|SR2|out1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y27_N8
cycloneii_lcell_comb \P0|flip_flops_loop:5:REG0|FF11|SR2|out1~1 (
// Equation(s):
// \P0|flip_flops_loop:5:REG0|FF11|SR2|out1~1_combout  = (\clock~combout  & ((\P0|flip_flops_loop:5:REG0|FF13|SR2|out1~1_combout ) # (\P0|flip_flops_loop:5:REG0|FF11|SR2|out1~1_combout )))

	.dataa(vcc),
	.datab(\P0|flip_flops_loop:5:REG0|FF13|SR2|out1~1_combout ),
	.datac(\P0|flip_flops_loop:5:REG0|FF11|SR2|out1~1_combout ),
	.datad(\clock~combout ),
	.cin(gnd),
	.combout(\P0|flip_flops_loop:5:REG0|FF11|SR2|out1~1_combout ),
	.cout());
// synopsys translate_off
defparam \P0|flip_flops_loop:5:REG0|FF11|SR2|out1~1 .lut_mask = 16'hFC00;
defparam \P0|flip_flops_loop:5:REG0|FF11|SR2|out1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y27_N12
cycloneii_lcell_comb \P0|flip_flops_loop:5:REG0|FF14|SR0|out1~1 (
// Equation(s):
// \P0|flip_flops_loop:5:REG0|FF14|SR0|out1~1_combout  = (!\P0|flip_flops_loop:5:REG0|FF11|SR2|out1~1_combout  & ((\P0|flip_flops_loop:5:REG0|FF14|SR0|out1~1_combout ) # ((!\P0|flip_flops_loop:5:REG0|FF13|SR2|out1~1_combout  & \clock~combout ))))

	.dataa(\P0|flip_flops_loop:5:REG0|FF14|SR0|out1~1_combout ),
	.datab(\P0|flip_flops_loop:5:REG0|FF11|SR2|out1~1_combout ),
	.datac(\P0|flip_flops_loop:5:REG0|FF13|SR2|out1~1_combout ),
	.datad(\clock~combout ),
	.cin(gnd),
	.combout(\P0|flip_flops_loop:5:REG0|FF14|SR0|out1~1_combout ),
	.cout());
// synopsys translate_off
defparam \P0|flip_flops_loop:5:REG0|FF14|SR0|out1~1 .lut_mask = 16'h2322;
defparam \P0|flip_flops_loop:5:REG0|FF14|SR0|out1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y26_N30
cycloneii_lcell_comb \P0|flip_flops_loop:6:REG0|FF13|SR2|out1~1 (
// Equation(s):
// \P0|flip_flops_loop:6:REG0|FF13|SR2|out1~1_combout  = (\in1~combout [6] & ((\P0|flip_flops_loop:6:REG0|FF11|SR2|out1~1_combout ) # ((\P0|flip_flops_loop:6:REG0|FF13|SR2|out1~1_combout ) # (!GLOBAL(\clock~clkctrl_outclk )))))

	.dataa(\in1~combout [6]),
	.datab(\P0|flip_flops_loop:6:REG0|FF11|SR2|out1~1_combout ),
	.datac(\P0|flip_flops_loop:6:REG0|FF13|SR2|out1~1_combout ),
	.datad(\clock~clkctrl_outclk ),
	.cin(gnd),
	.combout(\P0|flip_flops_loop:6:REG0|FF13|SR2|out1~1_combout ),
	.cout());
// synopsys translate_off
defparam \P0|flip_flops_loop:6:REG0|FF13|SR2|out1~1 .lut_mask = 16'hA8AA;
defparam \P0|flip_flops_loop:6:REG0|FF13|SR2|out1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y26_N28
cycloneii_lcell_comb \P0|flip_flops_loop:6:REG0|FF11|SR2|out1~1 (
// Equation(s):
// \P0|flip_flops_loop:6:REG0|FF11|SR2|out1~1_combout  = (\clock~combout  & ((\P0|flip_flops_loop:6:REG0|FF13|SR2|out1~1_combout ) # (\P0|flip_flops_loop:6:REG0|FF11|SR2|out1~1_combout )))

	.dataa(vcc),
	.datab(\clock~combout ),
	.datac(\P0|flip_flops_loop:6:REG0|FF13|SR2|out1~1_combout ),
	.datad(\P0|flip_flops_loop:6:REG0|FF11|SR2|out1~1_combout ),
	.cin(gnd),
	.combout(\P0|flip_flops_loop:6:REG0|FF11|SR2|out1~1_combout ),
	.cout());
// synopsys translate_off
defparam \P0|flip_flops_loop:6:REG0|FF11|SR2|out1~1 .lut_mask = 16'hCCC0;
defparam \P0|flip_flops_loop:6:REG0|FF11|SR2|out1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y26_N12
cycloneii_lcell_comb \P0|flip_flops_loop:6:REG0|FF14|SR0|out1~1 (
// Equation(s):
// \P0|flip_flops_loop:6:REG0|FF14|SR0|out1~1_combout  = (!\P0|flip_flops_loop:6:REG0|FF11|SR2|out1~1_combout  & ((\P0|flip_flops_loop:6:REG0|FF14|SR0|out1~1_combout ) # ((!\P0|flip_flops_loop:6:REG0|FF13|SR2|out1~1_combout  & \clock~combout ))))

	.dataa(\P0|flip_flops_loop:6:REG0|FF14|SR0|out1~1_combout ),
	.datab(\P0|flip_flops_loop:6:REG0|FF11|SR2|out1~1_combout ),
	.datac(\P0|flip_flops_loop:6:REG0|FF13|SR2|out1~1_combout ),
	.datad(\clock~combout ),
	.cin(gnd),
	.combout(\P0|flip_flops_loop:6:REG0|FF14|SR0|out1~1_combout ),
	.cout());
// synopsys translate_off
defparam \P0|flip_flops_loop:6:REG0|FF14|SR0|out1~1 .lut_mask = 16'h2322;
defparam \P0|flip_flops_loop:6:REG0|FF14|SR0|out1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_K9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \in1[7]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\in1~combout [7]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(in1[7]));
// synopsys translate_off
defparam \in1[7]~I .input_async_reset = "none";
defparam \in1[7]~I .input_power_up = "low";
defparam \in1[7]~I .input_register_mode = "none";
defparam \in1[7]~I .input_sync_reset = "none";
defparam \in1[7]~I .oe_async_reset = "none";
defparam \in1[7]~I .oe_power_up = "low";
defparam \in1[7]~I .oe_register_mode = "none";
defparam \in1[7]~I .oe_sync_reset = "none";
defparam \in1[7]~I .operation_mode = "input";
defparam \in1[7]~I .output_async_reset = "none";
defparam \in1[7]~I .output_power_up = "low";
defparam \in1[7]~I .output_register_mode = "none";
defparam \in1[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X4_Y24_N0
cycloneii_lcell_comb \P0|flip_flops_loop:7:REG0|FF13|SR2|out1~1 (
// Equation(s):
// \P0|flip_flops_loop:7:REG0|FF13|SR2|out1~1_combout  = (\in1~combout [7] & ((\P0|flip_flops_loop:7:REG0|FF13|SR2|out1~1_combout ) # ((\P0|flip_flops_loop:7:REG0|FF11|SR2|out1~1_combout ) # (!GLOBAL(\clock~clkctrl_outclk )))))

	.dataa(\P0|flip_flops_loop:7:REG0|FF13|SR2|out1~1_combout ),
	.datab(\P0|flip_flops_loop:7:REG0|FF11|SR2|out1~1_combout ),
	.datac(\in1~combout [7]),
	.datad(\clock~clkctrl_outclk ),
	.cin(gnd),
	.combout(\P0|flip_flops_loop:7:REG0|FF13|SR2|out1~1_combout ),
	.cout());
// synopsys translate_off
defparam \P0|flip_flops_loop:7:REG0|FF13|SR2|out1~1 .lut_mask = 16'hE0F0;
defparam \P0|flip_flops_loop:7:REG0|FF13|SR2|out1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y24_N18
cycloneii_lcell_comb \P0|flip_flops_loop:7:REG0|FF11|SR2|out1~1 (
// Equation(s):
// \P0|flip_flops_loop:7:REG0|FF11|SR2|out1~1_combout  = (\clock~combout  & ((\P0|flip_flops_loop:7:REG0|FF13|SR2|out1~1_combout ) # (\P0|flip_flops_loop:7:REG0|FF11|SR2|out1~1_combout )))

	.dataa(\clock~combout ),
	.datab(\P0|flip_flops_loop:7:REG0|FF13|SR2|out1~1_combout ),
	.datac(vcc),
	.datad(\P0|flip_flops_loop:7:REG0|FF11|SR2|out1~1_combout ),
	.cin(gnd),
	.combout(\P0|flip_flops_loop:7:REG0|FF11|SR2|out1~1_combout ),
	.cout());
// synopsys translate_off
defparam \P0|flip_flops_loop:7:REG0|FF11|SR2|out1~1 .lut_mask = 16'hAA88;
defparam \P0|flip_flops_loop:7:REG0|FF11|SR2|out1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y24_N16
cycloneii_lcell_comb \P0|flip_flops_loop:7:REG0|FF14|SR0|out1~1 (
// Equation(s):
// \P0|flip_flops_loop:7:REG0|FF14|SR0|out1~1_combout  = (!\P0|flip_flops_loop:7:REG0|FF11|SR2|out1~1_combout  & ((\P0|flip_flops_loop:7:REG0|FF14|SR0|out1~1_combout ) # ((\clock~combout  & !\P0|flip_flops_loop:7:REG0|FF13|SR2|out1~1_combout ))))

	.dataa(\P0|flip_flops_loop:7:REG0|FF14|SR0|out1~1_combout ),
	.datab(\P0|flip_flops_loop:7:REG0|FF11|SR2|out1~1_combout ),
	.datac(\clock~combout ),
	.datad(\P0|flip_flops_loop:7:REG0|FF13|SR2|out1~1_combout ),
	.cin(gnd),
	.combout(\P0|flip_flops_loop:7:REG0|FF14|SR0|out1~1_combout ),
	.cout());
// synopsys translate_off
defparam \P0|flip_flops_loop:7:REG0|FF14|SR0|out1~1 .lut_mask = 16'h2232;
defparam \P0|flip_flops_loop:7:REG0|FF14|SR0|out1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y26_N30
cycloneii_lcell_comb \P0|flip_flops_loop:8:REG0|FF11|SR2|out1~1 (
// Equation(s):
// \P0|flip_flops_loop:8:REG0|FF11|SR2|out1~1_combout  = (\clock~combout  & ((\P0|flip_flops_loop:8:REG0|FF13|SR2|out1~1_combout ) # (\P0|flip_flops_loop:8:REG0|FF11|SR2|out1~1_combout )))

	.dataa(\P0|flip_flops_loop:8:REG0|FF13|SR2|out1~1_combout ),
	.datab(vcc),
	.datac(\clock~combout ),
	.datad(\P0|flip_flops_loop:8:REG0|FF11|SR2|out1~1_combout ),
	.cin(gnd),
	.combout(\P0|flip_flops_loop:8:REG0|FF11|SR2|out1~1_combout ),
	.cout());
// synopsys translate_off
defparam \P0|flip_flops_loop:8:REG0|FF11|SR2|out1~1 .lut_mask = 16'hF0A0;
defparam \P0|flip_flops_loop:8:REG0|FF11|SR2|out1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_C3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \in1[8]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\in1~combout [8]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(in1[8]));
// synopsys translate_off
defparam \in1[8]~I .input_async_reset = "none";
defparam \in1[8]~I .input_power_up = "low";
defparam \in1[8]~I .input_register_mode = "none";
defparam \in1[8]~I .input_sync_reset = "none";
defparam \in1[8]~I .oe_async_reset = "none";
defparam \in1[8]~I .oe_power_up = "low";
defparam \in1[8]~I .oe_register_mode = "none";
defparam \in1[8]~I .oe_sync_reset = "none";
defparam \in1[8]~I .operation_mode = "input";
defparam \in1[8]~I .output_async_reset = "none";
defparam \in1[8]~I .output_power_up = "low";
defparam \in1[8]~I .output_register_mode = "none";
defparam \in1[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y26_N24
cycloneii_lcell_comb \P0|flip_flops_loop:8:REG0|FF13|SR2|out1~1 (
// Equation(s):
// \P0|flip_flops_loop:8:REG0|FF13|SR2|out1~1_combout  = (\in1~combout [8] & ((\P0|flip_flops_loop:8:REG0|FF13|SR2|out1~1_combout ) # ((\P0|flip_flops_loop:8:REG0|FF11|SR2|out1~1_combout ) # (!GLOBAL(\clock~clkctrl_outclk )))))

	.dataa(\P0|flip_flops_loop:8:REG0|FF13|SR2|out1~1_combout ),
	.datab(\in1~combout [8]),
	.datac(\P0|flip_flops_loop:8:REG0|FF11|SR2|out1~1_combout ),
	.datad(\clock~clkctrl_outclk ),
	.cin(gnd),
	.combout(\P0|flip_flops_loop:8:REG0|FF13|SR2|out1~1_combout ),
	.cout());
// synopsys translate_off
defparam \P0|flip_flops_loop:8:REG0|FF13|SR2|out1~1 .lut_mask = 16'hC8CC;
defparam \P0|flip_flops_loop:8:REG0|FF13|SR2|out1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y26_N22
cycloneii_lcell_comb \P0|flip_flops_loop:8:REG0|FF14|SR0|out1~1 (
// Equation(s):
// \P0|flip_flops_loop:8:REG0|FF14|SR0|out1~1_combout  = (!\P0|flip_flops_loop:8:REG0|FF11|SR2|out1~1_combout  & ((\P0|flip_flops_loop:8:REG0|FF14|SR0|out1~1_combout ) # ((!\P0|flip_flops_loop:8:REG0|FF13|SR2|out1~1_combout  & \clock~combout ))))

	.dataa(\P0|flip_flops_loop:8:REG0|FF14|SR0|out1~1_combout ),
	.datab(\P0|flip_flops_loop:8:REG0|FF11|SR2|out1~1_combout ),
	.datac(\P0|flip_flops_loop:8:REG0|FF13|SR2|out1~1_combout ),
	.datad(\clock~combout ),
	.cin(gnd),
	.combout(\P0|flip_flops_loop:8:REG0|FF14|SR0|out1~1_combout ),
	.cout());
// synopsys translate_off
defparam \P0|flip_flops_loop:8:REG0|FF14|SR0|out1~1 .lut_mask = 16'h2322;
defparam \P0|flip_flops_loop:8:REG0|FF14|SR0|out1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_L4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \in1[9]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\in1~combout [9]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(in1[9]));
// synopsys translate_off
defparam \in1[9]~I .input_async_reset = "none";
defparam \in1[9]~I .input_power_up = "low";
defparam \in1[9]~I .input_register_mode = "none";
defparam \in1[9]~I .input_sync_reset = "none";
defparam \in1[9]~I .oe_async_reset = "none";
defparam \in1[9]~I .oe_power_up = "low";
defparam \in1[9]~I .oe_register_mode = "none";
defparam \in1[9]~I .oe_sync_reset = "none";
defparam \in1[9]~I .operation_mode = "input";
defparam \in1[9]~I .output_async_reset = "none";
defparam \in1[9]~I .output_power_up = "low";
defparam \in1[9]~I .output_register_mode = "none";
defparam \in1[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y25_N28
cycloneii_lcell_comb \P0|flip_flops_loop:9:REG0|FF13|SR2|out1~1 (
// Equation(s):
// \P0|flip_flops_loop:9:REG0|FF13|SR2|out1~1_combout  = (\in1~combout [9] & ((\P0|flip_flops_loop:9:REG0|FF13|SR2|out1~1_combout ) # ((\P0|flip_flops_loop:9:REG0|FF11|SR2|out1~1_combout ) # (!GLOBAL(\clock~clkctrl_outclk )))))

	.dataa(\P0|flip_flops_loop:9:REG0|FF13|SR2|out1~1_combout ),
	.datab(\P0|flip_flops_loop:9:REG0|FF11|SR2|out1~1_combout ),
	.datac(\in1~combout [9]),
	.datad(\clock~clkctrl_outclk ),
	.cin(gnd),
	.combout(\P0|flip_flops_loop:9:REG0|FF13|SR2|out1~1_combout ),
	.cout());
// synopsys translate_off
defparam \P0|flip_flops_loop:9:REG0|FF13|SR2|out1~1 .lut_mask = 16'hE0F0;
defparam \P0|flip_flops_loop:9:REG0|FF13|SR2|out1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y25_N6
cycloneii_lcell_comb \P0|flip_flops_loop:9:REG0|FF11|SR2|out1~1 (
// Equation(s):
// \P0|flip_flops_loop:9:REG0|FF11|SR2|out1~1_combout  = (\clock~combout  & ((\P0|flip_flops_loop:9:REG0|FF13|SR2|out1~1_combout ) # (\P0|flip_flops_loop:9:REG0|FF11|SR2|out1~1_combout )))

	.dataa(vcc),
	.datab(\P0|flip_flops_loop:9:REG0|FF13|SR2|out1~1_combout ),
	.datac(\clock~combout ),
	.datad(\P0|flip_flops_loop:9:REG0|FF11|SR2|out1~1_combout ),
	.cin(gnd),
	.combout(\P0|flip_flops_loop:9:REG0|FF11|SR2|out1~1_combout ),
	.cout());
// synopsys translate_off
defparam \P0|flip_flops_loop:9:REG0|FF11|SR2|out1~1 .lut_mask = 16'hF0C0;
defparam \P0|flip_flops_loop:9:REG0|FF11|SR2|out1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y25_N8
cycloneii_lcell_comb \P0|flip_flops_loop:9:REG0|FF14|SR0|out1~1 (
// Equation(s):
// \P0|flip_flops_loop:9:REG0|FF14|SR0|out1~1_combout  = (!\P0|flip_flops_loop:9:REG0|FF11|SR2|out1~1_combout  & ((\P0|flip_flops_loop:9:REG0|FF14|SR0|out1~1_combout ) # ((\clock~combout  & !\P0|flip_flops_loop:9:REG0|FF13|SR2|out1~1_combout ))))

	.dataa(\P0|flip_flops_loop:9:REG0|FF14|SR0|out1~1_combout ),
	.datab(\P0|flip_flops_loop:9:REG0|FF11|SR2|out1~1_combout ),
	.datac(\clock~combout ),
	.datad(\P0|flip_flops_loop:9:REG0|FF13|SR2|out1~1_combout ),
	.cin(gnd),
	.combout(\P0|flip_flops_loop:9:REG0|FF14|SR0|out1~1_combout ),
	.cout());
// synopsys translate_off
defparam \P0|flip_flops_loop:9:REG0|FF14|SR0|out1~1 .lut_mask = 16'h2232;
defparam \P0|flip_flops_loop:9:REG0|FF14|SR0|out1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_U7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \in1[10]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\in1~combout [10]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(in1[10]));
// synopsys translate_off
defparam \in1[10]~I .input_async_reset = "none";
defparam \in1[10]~I .input_power_up = "low";
defparam \in1[10]~I .input_register_mode = "none";
defparam \in1[10]~I .input_sync_reset = "none";
defparam \in1[10]~I .oe_async_reset = "none";
defparam \in1[10]~I .oe_power_up = "low";
defparam \in1[10]~I .oe_register_mode = "none";
defparam \in1[10]~I .oe_sync_reset = "none";
defparam \in1[10]~I .operation_mode = "input";
defparam \in1[10]~I .output_async_reset = "none";
defparam \in1[10]~I .output_power_up = "low";
defparam \in1[10]~I .output_register_mode = "none";
defparam \in1[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y18_N28
cycloneii_lcell_comb \P0|flip_flops_loop:10:REG0|FF13|SR2|out1~1 (
// Equation(s):
// \P0|flip_flops_loop:10:REG0|FF13|SR2|out1~1_combout  = (\in1~combout [10] & ((\P0|flip_flops_loop:10:REG0|FF13|SR2|out1~1_combout ) # ((\P0|flip_flops_loop:10:REG0|FF11|SR2|out1~1_combout ) # (!GLOBAL(\clock~clkctrl_outclk )))))

	.dataa(\P0|flip_flops_loop:10:REG0|FF13|SR2|out1~1_combout ),
	.datab(\P0|flip_flops_loop:10:REG0|FF11|SR2|out1~1_combout ),
	.datac(\in1~combout [10]),
	.datad(\clock~clkctrl_outclk ),
	.cin(gnd),
	.combout(\P0|flip_flops_loop:10:REG0|FF13|SR2|out1~1_combout ),
	.cout());
// synopsys translate_off
defparam \P0|flip_flops_loop:10:REG0|FF13|SR2|out1~1 .lut_mask = 16'hE0F0;
defparam \P0|flip_flops_loop:10:REG0|FF13|SR2|out1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y18_N2
cycloneii_lcell_comb \P0|flip_flops_loop:10:REG0|FF11|SR2|out1~1 (
// Equation(s):
// \P0|flip_flops_loop:10:REG0|FF11|SR2|out1~1_combout  = (\clock~combout  & ((\P0|flip_flops_loop:10:REG0|FF13|SR2|out1~1_combout ) # (\P0|flip_flops_loop:10:REG0|FF11|SR2|out1~1_combout )))

	.dataa(vcc),
	.datab(\P0|flip_flops_loop:10:REG0|FF13|SR2|out1~1_combout ),
	.datac(\clock~combout ),
	.datad(\P0|flip_flops_loop:10:REG0|FF11|SR2|out1~1_combout ),
	.cin(gnd),
	.combout(\P0|flip_flops_loop:10:REG0|FF11|SR2|out1~1_combout ),
	.cout());
// synopsys translate_off
defparam \P0|flip_flops_loop:10:REG0|FF11|SR2|out1~1 .lut_mask = 16'hF0C0;
defparam \P0|flip_flops_loop:10:REG0|FF11|SR2|out1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y18_N10
cycloneii_lcell_comb \P0|flip_flops_loop:10:REG0|FF14|SR0|out1~1 (
// Equation(s):
// \P0|flip_flops_loop:10:REG0|FF14|SR0|out1~1_combout  = (!\P0|flip_flops_loop:10:REG0|FF11|SR2|out1~1_combout  & ((\P0|flip_flops_loop:10:REG0|FF14|SR0|out1~1_combout ) # ((\clock~combout  & !\P0|flip_flops_loop:10:REG0|FF13|SR2|out1~1_combout ))))

	.dataa(\P0|flip_flops_loop:10:REG0|FF14|SR0|out1~1_combout ),
	.datab(\P0|flip_flops_loop:10:REG0|FF11|SR2|out1~1_combout ),
	.datac(\clock~combout ),
	.datad(\P0|flip_flops_loop:10:REG0|FF13|SR2|out1~1_combout ),
	.cin(gnd),
	.combout(\P0|flip_flops_loop:10:REG0|FF14|SR0|out1~1_combout ),
	.cout());
// synopsys translate_off
defparam \P0|flip_flops_loop:10:REG0|FF14|SR0|out1~1 .lut_mask = 16'h2232;
defparam \P0|flip_flops_loop:10:REG0|FF14|SR0|out1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y26_N12
cycloneii_lcell_comb \P0|flip_flops_loop:11:REG0|FF11|SR2|out1~1 (
// Equation(s):
// \P0|flip_flops_loop:11:REG0|FF11|SR2|out1~1_combout  = (\clock~combout  & ((\P0|flip_flops_loop:11:REG0|FF13|SR2|out1~1_combout ) # (\P0|flip_flops_loop:11:REG0|FF11|SR2|out1~1_combout )))

	.dataa(vcc),
	.datab(\clock~combout ),
	.datac(\P0|flip_flops_loop:11:REG0|FF13|SR2|out1~1_combout ),
	.datad(\P0|flip_flops_loop:11:REG0|FF11|SR2|out1~1_combout ),
	.cin(gnd),
	.combout(\P0|flip_flops_loop:11:REG0|FF11|SR2|out1~1_combout ),
	.cout());
// synopsys translate_off
defparam \P0|flip_flops_loop:11:REG0|FF11|SR2|out1~1 .lut_mask = 16'hCCC0;
defparam \P0|flip_flops_loop:11:REG0|FF11|SR2|out1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y26_N18
cycloneii_lcell_comb \P0|flip_flops_loop:11:REG0|FF13|SR2|out1~1 (
// Equation(s):
// \P0|flip_flops_loop:11:REG0|FF13|SR2|out1~1_combout  = (\in1~combout [11] & ((\P0|flip_flops_loop:11:REG0|FF13|SR2|out1~1_combout ) # ((\P0|flip_flops_loop:11:REG0|FF11|SR2|out1~1_combout ) # (!GLOBAL(\clock~clkctrl_outclk )))))

	.dataa(\in1~combout [11]),
	.datab(\P0|flip_flops_loop:11:REG0|FF13|SR2|out1~1_combout ),
	.datac(\P0|flip_flops_loop:11:REG0|FF11|SR2|out1~1_combout ),
	.datad(\clock~clkctrl_outclk ),
	.cin(gnd),
	.combout(\P0|flip_flops_loop:11:REG0|FF13|SR2|out1~1_combout ),
	.cout());
// synopsys translate_off
defparam \P0|flip_flops_loop:11:REG0|FF13|SR2|out1~1 .lut_mask = 16'hA8AA;
defparam \P0|flip_flops_loop:11:REG0|FF13|SR2|out1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y26_N16
cycloneii_lcell_comb \P0|flip_flops_loop:11:REG0|FF14|SR0|out1~1 (
// Equation(s):
// \P0|flip_flops_loop:11:REG0|FF14|SR0|out1~1_combout  = (!\P0|flip_flops_loop:11:REG0|FF11|SR2|out1~1_combout  & ((\P0|flip_flops_loop:11:REG0|FF14|SR0|out1~1_combout ) # ((!\P0|flip_flops_loop:11:REG0|FF13|SR2|out1~1_combout  & \clock~combout ))))

	.dataa(\P0|flip_flops_loop:11:REG0|FF14|SR0|out1~1_combout ),
	.datab(\P0|flip_flops_loop:11:REG0|FF13|SR2|out1~1_combout ),
	.datac(\P0|flip_flops_loop:11:REG0|FF11|SR2|out1~1_combout ),
	.datad(\clock~combout ),
	.cin(gnd),
	.combout(\P0|flip_flops_loop:11:REG0|FF14|SR0|out1~1_combout ),
	.cout());
// synopsys translate_off
defparam \P0|flip_flops_loop:11:REG0|FF14|SR0|out1~1 .lut_mask = 16'h0B0A;
defparam \P0|flip_flops_loop:11:REG0|FF14|SR0|out1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y26_N14
cycloneii_lcell_comb \P0|flip_flops_loop:12:REG0|FF13|SR2|out1~1 (
// Equation(s):
// \P0|flip_flops_loop:12:REG0|FF13|SR2|out1~1_combout  = (\in1~combout [12] & ((\P0|flip_flops_loop:12:REG0|FF13|SR2|out1~1_combout ) # ((\P0|flip_flops_loop:12:REG0|FF11|SR2|out1~1_combout ) # (!GLOBAL(\clock~clkctrl_outclk )))))

	.dataa(\in1~combout [12]),
	.datab(\P0|flip_flops_loop:12:REG0|FF13|SR2|out1~1_combout ),
	.datac(\P0|flip_flops_loop:12:REG0|FF11|SR2|out1~1_combout ),
	.datad(\clock~clkctrl_outclk ),
	.cin(gnd),
	.combout(\P0|flip_flops_loop:12:REG0|FF13|SR2|out1~1_combout ),
	.cout());
// synopsys translate_off
defparam \P0|flip_flops_loop:12:REG0|FF13|SR2|out1~1 .lut_mask = 16'hA8AA;
defparam \P0|flip_flops_loop:12:REG0|FF13|SR2|out1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y26_N8
cycloneii_lcell_comb \P0|flip_flops_loop:12:REG0|FF11|SR2|out1~1 (
// Equation(s):
// \P0|flip_flops_loop:12:REG0|FF11|SR2|out1~1_combout  = (\clock~combout  & ((\P0|flip_flops_loop:12:REG0|FF13|SR2|out1~1_combout ) # (\P0|flip_flops_loop:12:REG0|FF11|SR2|out1~1_combout )))

	.dataa(vcc),
	.datab(\P0|flip_flops_loop:12:REG0|FF13|SR2|out1~1_combout ),
	.datac(\P0|flip_flops_loop:12:REG0|FF11|SR2|out1~1_combout ),
	.datad(\clock~combout ),
	.cin(gnd),
	.combout(\P0|flip_flops_loop:12:REG0|FF11|SR2|out1~1_combout ),
	.cout());
// synopsys translate_off
defparam \P0|flip_flops_loop:12:REG0|FF11|SR2|out1~1 .lut_mask = 16'hFC00;
defparam \P0|flip_flops_loop:12:REG0|FF11|SR2|out1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y26_N10
cycloneii_lcell_comb \P0|flip_flops_loop:12:REG0|FF14|SR0|out1~1 (
// Equation(s):
// \P0|flip_flops_loop:12:REG0|FF14|SR0|out1~1_combout  = (!\P0|flip_flops_loop:12:REG0|FF11|SR2|out1~1_combout  & ((\P0|flip_flops_loop:12:REG0|FF14|SR0|out1~1_combout ) # ((!\P0|flip_flops_loop:12:REG0|FF13|SR2|out1~1_combout  & \clock~combout ))))

	.dataa(\P0|flip_flops_loop:12:REG0|FF14|SR0|out1~1_combout ),
	.datab(\P0|flip_flops_loop:12:REG0|FF11|SR2|out1~1_combout ),
	.datac(\P0|flip_flops_loop:12:REG0|FF13|SR2|out1~1_combout ),
	.datad(\clock~combout ),
	.cin(gnd),
	.combout(\P0|flip_flops_loop:12:REG0|FF14|SR0|out1~1_combout ),
	.cout());
// synopsys translate_off
defparam \P0|flip_flops_loop:12:REG0|FF14|SR0|out1~1 .lut_mask = 16'h2322;
defparam \P0|flip_flops_loop:12:REG0|FF14|SR0|out1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_B3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \in1[13]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\in1~combout [13]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(in1[13]));
// synopsys translate_off
defparam \in1[13]~I .input_async_reset = "none";
defparam \in1[13]~I .input_power_up = "low";
defparam \in1[13]~I .input_register_mode = "none";
defparam \in1[13]~I .input_sync_reset = "none";
defparam \in1[13]~I .oe_async_reset = "none";
defparam \in1[13]~I .oe_power_up = "low";
defparam \in1[13]~I .oe_register_mode = "none";
defparam \in1[13]~I .oe_sync_reset = "none";
defparam \in1[13]~I .operation_mode = "input";
defparam \in1[13]~I .output_async_reset = "none";
defparam \in1[13]~I .output_power_up = "low";
defparam \in1[13]~I .output_register_mode = "none";
defparam \in1[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y26_N20
cycloneii_lcell_comb \P0|flip_flops_loop:13:REG0|FF13|SR2|out1~1 (
// Equation(s):
// \P0|flip_flops_loop:13:REG0|FF13|SR2|out1~1_combout  = (\in1~combout [13] & ((\P0|flip_flops_loop:13:REG0|FF11|SR2|out1~1_combout ) # ((\P0|flip_flops_loop:13:REG0|FF13|SR2|out1~1_combout ) # (!GLOBAL(\clock~clkctrl_outclk )))))

	.dataa(\P0|flip_flops_loop:13:REG0|FF11|SR2|out1~1_combout ),
	.datab(\in1~combout [13]),
	.datac(\P0|flip_flops_loop:13:REG0|FF13|SR2|out1~1_combout ),
	.datad(\clock~clkctrl_outclk ),
	.cin(gnd),
	.combout(\P0|flip_flops_loop:13:REG0|FF13|SR2|out1~1_combout ),
	.cout());
// synopsys translate_off
defparam \P0|flip_flops_loop:13:REG0|FF13|SR2|out1~1 .lut_mask = 16'hC8CC;
defparam \P0|flip_flops_loop:13:REG0|FF13|SR2|out1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y26_N10
cycloneii_lcell_comb \P0|flip_flops_loop:13:REG0|FF11|SR2|out1~1 (
// Equation(s):
// \P0|flip_flops_loop:13:REG0|FF11|SR2|out1~1_combout  = (\clock~combout  & ((\P0|flip_flops_loop:13:REG0|FF13|SR2|out1~1_combout ) # (\P0|flip_flops_loop:13:REG0|FF11|SR2|out1~1_combout )))

	.dataa(vcc),
	.datab(\clock~combout ),
	.datac(\P0|flip_flops_loop:13:REG0|FF13|SR2|out1~1_combout ),
	.datad(\P0|flip_flops_loop:13:REG0|FF11|SR2|out1~1_combout ),
	.cin(gnd),
	.combout(\P0|flip_flops_loop:13:REG0|FF11|SR2|out1~1_combout ),
	.cout());
// synopsys translate_off
defparam \P0|flip_flops_loop:13:REG0|FF11|SR2|out1~1 .lut_mask = 16'hCCC0;
defparam \P0|flip_flops_loop:13:REG0|FF11|SR2|out1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y26_N14
cycloneii_lcell_comb \P0|flip_flops_loop:13:REG0|FF14|SR0|out1~1 (
// Equation(s):
// \P0|flip_flops_loop:13:REG0|FF14|SR0|out1~1_combout  = (!\P0|flip_flops_loop:13:REG0|FF11|SR2|out1~1_combout  & ((\P0|flip_flops_loop:13:REG0|FF14|SR0|out1~1_combout ) # ((!\P0|flip_flops_loop:13:REG0|FF13|SR2|out1~1_combout  & \clock~combout ))))

	.dataa(\P0|flip_flops_loop:13:REG0|FF11|SR2|out1~1_combout ),
	.datab(\P0|flip_flops_loop:13:REG0|FF14|SR0|out1~1_combout ),
	.datac(\P0|flip_flops_loop:13:REG0|FF13|SR2|out1~1_combout ),
	.datad(\clock~combout ),
	.cin(gnd),
	.combout(\P0|flip_flops_loop:13:REG0|FF14|SR0|out1~1_combout ),
	.cout());
// synopsys translate_off
defparam \P0|flip_flops_loop:13:REG0|FF14|SR0|out1~1 .lut_mask = 16'h4544;
defparam \P0|flip_flops_loop:13:REG0|FF14|SR0|out1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y26_N2
cycloneii_lcell_comb \P0|flip_flops_loop:14:REG0|FF11|SR2|out1~1 (
// Equation(s):
// \P0|flip_flops_loop:14:REG0|FF11|SR2|out1~1_combout  = (\clock~combout  & ((\P0|flip_flops_loop:14:REG0|FF11|SR2|out1~1_combout ) # (\P0|flip_flops_loop:14:REG0|FF13|SR2|out1~1_combout )))

	.dataa(vcc),
	.datab(\P0|flip_flops_loop:14:REG0|FF11|SR2|out1~1_combout ),
	.datac(\P0|flip_flops_loop:14:REG0|FF13|SR2|out1~1_combout ),
	.datad(\clock~combout ),
	.cin(gnd),
	.combout(\P0|flip_flops_loop:14:REG0|FF11|SR2|out1~1_combout ),
	.cout());
// synopsys translate_off
defparam \P0|flip_flops_loop:14:REG0|FF11|SR2|out1~1 .lut_mask = 16'hFC00;
defparam \P0|flip_flops_loop:14:REG0|FF11|SR2|out1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y26_N0
cycloneii_lcell_comb \P0|flip_flops_loop:14:REG0|FF13|SR2|out1~1 (
// Equation(s):
// \P0|flip_flops_loop:14:REG0|FF13|SR2|out1~1_combout  = (\in1~combout [14] & ((\P0|flip_flops_loop:14:REG0|FF11|SR2|out1~1_combout ) # ((\P0|flip_flops_loop:14:REG0|FF13|SR2|out1~1_combout ) # (!GLOBAL(\clock~clkctrl_outclk )))))

	.dataa(\in1~combout [14]),
	.datab(\P0|flip_flops_loop:14:REG0|FF11|SR2|out1~1_combout ),
	.datac(\P0|flip_flops_loop:14:REG0|FF13|SR2|out1~1_combout ),
	.datad(\clock~clkctrl_outclk ),
	.cin(gnd),
	.combout(\P0|flip_flops_loop:14:REG0|FF13|SR2|out1~1_combout ),
	.cout());
// synopsys translate_off
defparam \P0|flip_flops_loop:14:REG0|FF13|SR2|out1~1 .lut_mask = 16'hA8AA;
defparam \P0|flip_flops_loop:14:REG0|FF13|SR2|out1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y26_N28
cycloneii_lcell_comb \P0|flip_flops_loop:14:REG0|FF14|SR0|out1~1 (
// Equation(s):
// \P0|flip_flops_loop:14:REG0|FF14|SR0|out1~1_combout  = (!\P0|flip_flops_loop:14:REG0|FF11|SR2|out1~1_combout  & ((\P0|flip_flops_loop:14:REG0|FF14|SR0|out1~1_combout ) # ((!\P0|flip_flops_loop:14:REG0|FF13|SR2|out1~1_combout  & \clock~combout ))))

	.dataa(\P0|flip_flops_loop:14:REG0|FF14|SR0|out1~1_combout ),
	.datab(\P0|flip_flops_loop:14:REG0|FF13|SR2|out1~1_combout ),
	.datac(\P0|flip_flops_loop:14:REG0|FF11|SR2|out1~1_combout ),
	.datad(\clock~combout ),
	.cin(gnd),
	.combout(\P0|flip_flops_loop:14:REG0|FF14|SR0|out1~1_combout ),
	.cout());
// synopsys translate_off
defparam \P0|flip_flops_loop:14:REG0|FF14|SR0|out1~1 .lut_mask = 16'h0B0A;
defparam \P0|flip_flops_loop:14:REG0|FF14|SR0|out1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_R7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \in1[15]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\in1~combout [15]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(in1[15]));
// synopsys translate_off
defparam \in1[15]~I .input_async_reset = "none";
defparam \in1[15]~I .input_power_up = "low";
defparam \in1[15]~I .input_register_mode = "none";
defparam \in1[15]~I .input_sync_reset = "none";
defparam \in1[15]~I .oe_async_reset = "none";
defparam \in1[15]~I .oe_power_up = "low";
defparam \in1[15]~I .oe_register_mode = "none";
defparam \in1[15]~I .oe_sync_reset = "none";
defparam \in1[15]~I .operation_mode = "input";
defparam \in1[15]~I .output_async_reset = "none";
defparam \in1[15]~I .output_power_up = "low";
defparam \in1[15]~I .output_register_mode = "none";
defparam \in1[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y18_N12
cycloneii_lcell_comb \P0|flip_flops_loop:15:REG0|FF13|SR2|out1~1 (
// Equation(s):
// \P0|flip_flops_loop:15:REG0|FF13|SR2|out1~1_combout  = (\in1~combout [15] & ((\P0|flip_flops_loop:15:REG0|FF13|SR2|out1~1_combout ) # ((\P0|flip_flops_loop:15:REG0|FF11|SR2|out1~1_combout ) # (!GLOBAL(\clock~clkctrl_outclk )))))

	.dataa(\P0|flip_flops_loop:15:REG0|FF13|SR2|out1~1_combout ),
	.datab(\P0|flip_flops_loop:15:REG0|FF11|SR2|out1~1_combout ),
	.datac(\in1~combout [15]),
	.datad(\clock~clkctrl_outclk ),
	.cin(gnd),
	.combout(\P0|flip_flops_loop:15:REG0|FF13|SR2|out1~1_combout ),
	.cout());
// synopsys translate_off
defparam \P0|flip_flops_loop:15:REG0|FF13|SR2|out1~1 .lut_mask = 16'hE0F0;
defparam \P0|flip_flops_loop:15:REG0|FF13|SR2|out1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y18_N18
cycloneii_lcell_comb \P0|flip_flops_loop:15:REG0|FF11|SR2|out1~1 (
// Equation(s):
// \P0|flip_flops_loop:15:REG0|FF11|SR2|out1~1_combout  = (\clock~combout  & ((\P0|flip_flops_loop:15:REG0|FF11|SR2|out1~1_combout ) # (\P0|flip_flops_loop:15:REG0|FF13|SR2|out1~1_combout )))

	.dataa(vcc),
	.datab(\P0|flip_flops_loop:15:REG0|FF11|SR2|out1~1_combout ),
	.datac(\clock~combout ),
	.datad(\P0|flip_flops_loop:15:REG0|FF13|SR2|out1~1_combout ),
	.cin(gnd),
	.combout(\P0|flip_flops_loop:15:REG0|FF11|SR2|out1~1_combout ),
	.cout());
// synopsys translate_off
defparam \P0|flip_flops_loop:15:REG0|FF11|SR2|out1~1 .lut_mask = 16'hF0C0;
defparam \P0|flip_flops_loop:15:REG0|FF11|SR2|out1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y18_N24
cycloneii_lcell_comb \P0|flip_flops_loop:15:REG0|FF14|SR0|out1~1 (
// Equation(s):
// \P0|flip_flops_loop:15:REG0|FF14|SR0|out1~1_combout  = (!\P0|flip_flops_loop:15:REG0|FF11|SR2|out1~1_combout  & ((\P0|flip_flops_loop:15:REG0|FF14|SR0|out1~1_combout ) # ((\clock~combout  & !\P0|flip_flops_loop:15:REG0|FF13|SR2|out1~1_combout ))))

	.dataa(\P0|flip_flops_loop:15:REG0|FF14|SR0|out1~1_combout ),
	.datab(\P0|flip_flops_loop:15:REG0|FF11|SR2|out1~1_combout ),
	.datac(\clock~combout ),
	.datad(\P0|flip_flops_loop:15:REG0|FF13|SR2|out1~1_combout ),
	.cin(gnd),
	.combout(\P0|flip_flops_loop:15:REG0|FF14|SR0|out1~1_combout ),
	.cout());
// synopsys translate_off
defparam \P0|flip_flops_loop:15:REG0|FF14|SR0|out1~1 .lut_mask = 16'h2232;
defparam \P0|flip_flops_loop:15:REG0|FF14|SR0|out1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_L7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \in2[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\in2~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(in2[0]));
// synopsys translate_off
defparam \in2[0]~I .input_async_reset = "none";
defparam \in2[0]~I .input_power_up = "low";
defparam \in2[0]~I .input_register_mode = "none";
defparam \in2[0]~I .input_sync_reset = "none";
defparam \in2[0]~I .oe_async_reset = "none";
defparam \in2[0]~I .oe_power_up = "low";
defparam \in2[0]~I .oe_register_mode = "none";
defparam \in2[0]~I .oe_sync_reset = "none";
defparam \in2[0]~I .operation_mode = "input";
defparam \in2[0]~I .output_async_reset = "none";
defparam \in2[0]~I .output_power_up = "low";
defparam \in2[0]~I .output_register_mode = "none";
defparam \in2[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y24_N10
cycloneii_lcell_comb \P1|flip_flops_loop:0:REG0|FF13|SR2|out1~1 (
// Equation(s):
// \P1|flip_flops_loop:0:REG0|FF13|SR2|out1~1_combout  = (\in2~combout [0] & ((\P1|flip_flops_loop:0:REG0|FF11|SR2|out1~1_combout ) # ((\P1|flip_flops_loop:0:REG0|FF13|SR2|out1~1_combout ) # (!GLOBAL(\clock~clkctrl_outclk )))))

	.dataa(\P1|flip_flops_loop:0:REG0|FF11|SR2|out1~1_combout ),
	.datab(\in2~combout [0]),
	.datac(\P1|flip_flops_loop:0:REG0|FF13|SR2|out1~1_combout ),
	.datad(\clock~clkctrl_outclk ),
	.cin(gnd),
	.combout(\P1|flip_flops_loop:0:REG0|FF13|SR2|out1~1_combout ),
	.cout());
// synopsys translate_off
defparam \P1|flip_flops_loop:0:REG0|FF13|SR2|out1~1 .lut_mask = 16'hC8CC;
defparam \P1|flip_flops_loop:0:REG0|FF13|SR2|out1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y24_N8
cycloneii_lcell_comb \P1|flip_flops_loop:0:REG0|FF11|SR2|out1~1 (
// Equation(s):
// \P1|flip_flops_loop:0:REG0|FF11|SR2|out1~1_combout  = (\clock~combout  & ((\P1|flip_flops_loop:0:REG0|FF11|SR2|out1~1_combout ) # (\P1|flip_flops_loop:0:REG0|FF13|SR2|out1~1_combout )))

	.dataa(\clock~combout ),
	.datab(\P1|flip_flops_loop:0:REG0|FF11|SR2|out1~1_combout ),
	.datac(\P1|flip_flops_loop:0:REG0|FF13|SR2|out1~1_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\P1|flip_flops_loop:0:REG0|FF11|SR2|out1~1_combout ),
	.cout());
// synopsys translate_off
defparam \P1|flip_flops_loop:0:REG0|FF11|SR2|out1~1 .lut_mask = 16'hA8A8;
defparam \P1|flip_flops_loop:0:REG0|FF11|SR2|out1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y24_N0
cycloneii_lcell_comb \P1|flip_flops_loop:0:REG0|FF14|SR0|out1~1 (
// Equation(s):
// \P1|flip_flops_loop:0:REG0|FF14|SR0|out1~1_combout  = (!\P1|flip_flops_loop:0:REG0|FF11|SR2|out1~1_combout  & ((\P1|flip_flops_loop:0:REG0|FF14|SR0|out1~1_combout ) # ((\clock~combout  & !\P1|flip_flops_loop:0:REG0|FF13|SR2|out1~1_combout ))))

	.dataa(\P1|flip_flops_loop:0:REG0|FF11|SR2|out1~1_combout ),
	.datab(\P1|flip_flops_loop:0:REG0|FF14|SR0|out1~1_combout ),
	.datac(\clock~combout ),
	.datad(\P1|flip_flops_loop:0:REG0|FF13|SR2|out1~1_combout ),
	.cin(gnd),
	.combout(\P1|flip_flops_loop:0:REG0|FF14|SR0|out1~1_combout ),
	.cout());
// synopsys translate_off
defparam \P1|flip_flops_loop:0:REG0|FF14|SR0|out1~1 .lut_mask = 16'h4454;
defparam \P1|flip_flops_loop:0:REG0|FF14|SR0|out1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_L9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \in2[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\in2~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(in2[1]));
// synopsys translate_off
defparam \in2[1]~I .input_async_reset = "none";
defparam \in2[1]~I .input_power_up = "low";
defparam \in2[1]~I .input_register_mode = "none";
defparam \in2[1]~I .input_sync_reset = "none";
defparam \in2[1]~I .oe_async_reset = "none";
defparam \in2[1]~I .oe_power_up = "low";
defparam \in2[1]~I .oe_register_mode = "none";
defparam \in2[1]~I .oe_sync_reset = "none";
defparam \in2[1]~I .operation_mode = "input";
defparam \in2[1]~I .output_async_reset = "none";
defparam \in2[1]~I .output_power_up = "low";
defparam \in2[1]~I .output_register_mode = "none";
defparam \in2[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y24_N28
cycloneii_lcell_comb \P1|flip_flops_loop:1:REG0|FF13|SR2|out1~1 (
// Equation(s):
// \P1|flip_flops_loop:1:REG0|FF13|SR2|out1~1_combout  = (\in2~combout [1] & ((\P1|flip_flops_loop:1:REG0|FF13|SR2|out1~1_combout ) # ((\P1|flip_flops_loop:1:REG0|FF11|SR2|out1~1_combout ) # (!GLOBAL(\clock~clkctrl_outclk )))))

	.dataa(\P1|flip_flops_loop:1:REG0|FF13|SR2|out1~1_combout ),
	.datab(\in2~combout [1]),
	.datac(\P1|flip_flops_loop:1:REG0|FF11|SR2|out1~1_combout ),
	.datad(\clock~clkctrl_outclk ),
	.cin(gnd),
	.combout(\P1|flip_flops_loop:1:REG0|FF13|SR2|out1~1_combout ),
	.cout());
// synopsys translate_off
defparam \P1|flip_flops_loop:1:REG0|FF13|SR2|out1~1 .lut_mask = 16'hC8CC;
defparam \P1|flip_flops_loop:1:REG0|FF13|SR2|out1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y25_N16
cycloneii_lcell_comb \P1|flip_flops_loop:1:REG0|FF11|SR2|out1~1 (
// Equation(s):
// \P1|flip_flops_loop:1:REG0|FF11|SR2|out1~1_combout  = (\clock~combout  & ((\P1|flip_flops_loop:1:REG0|FF13|SR2|out1~1_combout ) # (\P1|flip_flops_loop:1:REG0|FF11|SR2|out1~1_combout )))

	.dataa(vcc),
	.datab(\P1|flip_flops_loop:1:REG0|FF13|SR2|out1~1_combout ),
	.datac(\clock~combout ),
	.datad(\P1|flip_flops_loop:1:REG0|FF11|SR2|out1~1_combout ),
	.cin(gnd),
	.combout(\P1|flip_flops_loop:1:REG0|FF11|SR2|out1~1_combout ),
	.cout());
// synopsys translate_off
defparam \P1|flip_flops_loop:1:REG0|FF11|SR2|out1~1 .lut_mask = 16'hF0C0;
defparam \P1|flip_flops_loop:1:REG0|FF11|SR2|out1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y24_N30
cycloneii_lcell_comb \P1|flip_flops_loop:1:REG0|FF14|SR0|out1~1 (
// Equation(s):
// \P1|flip_flops_loop:1:REG0|FF14|SR0|out1~1_combout  = (!\P1|flip_flops_loop:1:REG0|FF11|SR2|out1~1_combout  & ((\P1|flip_flops_loop:1:REG0|FF14|SR0|out1~1_combout ) # ((\clock~combout  & !\P1|flip_flops_loop:1:REG0|FF13|SR2|out1~1_combout ))))

	.dataa(\P1|flip_flops_loop:1:REG0|FF11|SR2|out1~1_combout ),
	.datab(\P1|flip_flops_loop:1:REG0|FF14|SR0|out1~1_combout ),
	.datac(\clock~combout ),
	.datad(\P1|flip_flops_loop:1:REG0|FF13|SR2|out1~1_combout ),
	.cin(gnd),
	.combout(\P1|flip_flops_loop:1:REG0|FF14|SR0|out1~1_combout ),
	.cout());
// synopsys translate_off
defparam \P1|flip_flops_loop:1:REG0|FF14|SR0|out1~1 .lut_mask = 16'h4454;
defparam \P1|flip_flops_loop:1:REG0|FF14|SR0|out1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y26_N4
cycloneii_lcell_comb \P1|flip_flops_loop:2:REG0|FF13|SR2|out1~1 (
// Equation(s):
// \P1|flip_flops_loop:2:REG0|FF13|SR2|out1~1_combout  = (\in2~combout [2] & ((\P1|flip_flops_loop:2:REG0|FF11|SR2|out1~1_combout ) # ((\P1|flip_flops_loop:2:REG0|FF13|SR2|out1~1_combout ) # (!GLOBAL(\clock~clkctrl_outclk )))))

	.dataa(\in2~combout [2]),
	.datab(\P1|flip_flops_loop:2:REG0|FF11|SR2|out1~1_combout ),
	.datac(\P1|flip_flops_loop:2:REG0|FF13|SR2|out1~1_combout ),
	.datad(\clock~clkctrl_outclk ),
	.cin(gnd),
	.combout(\P1|flip_flops_loop:2:REG0|FF13|SR2|out1~1_combout ),
	.cout());
// synopsys translate_off
defparam \P1|flip_flops_loop:2:REG0|FF13|SR2|out1~1 .lut_mask = 16'hA8AA;
defparam \P1|flip_flops_loop:2:REG0|FF13|SR2|out1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y26_N22
cycloneii_lcell_comb \P1|flip_flops_loop:2:REG0|FF11|SR2|out1~1 (
// Equation(s):
// \P1|flip_flops_loop:2:REG0|FF11|SR2|out1~1_combout  = (\clock~combout  & ((\P1|flip_flops_loop:2:REG0|FF13|SR2|out1~1_combout ) # (\P1|flip_flops_loop:2:REG0|FF11|SR2|out1~1_combout )))

	.dataa(vcc),
	.datab(\P1|flip_flops_loop:2:REG0|FF13|SR2|out1~1_combout ),
	.datac(\clock~combout ),
	.datad(\P1|flip_flops_loop:2:REG0|FF11|SR2|out1~1_combout ),
	.cin(gnd),
	.combout(\P1|flip_flops_loop:2:REG0|FF11|SR2|out1~1_combout ),
	.cout());
// synopsys translate_off
defparam \P1|flip_flops_loop:2:REG0|FF11|SR2|out1~1 .lut_mask = 16'hF0C0;
defparam \P1|flip_flops_loop:2:REG0|FF11|SR2|out1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y26_N26
cycloneii_lcell_comb \P1|flip_flops_loop:2:REG0|FF14|SR0|out1~1 (
// Equation(s):
// \P1|flip_flops_loop:2:REG0|FF14|SR0|out1~1_combout  = (!\P1|flip_flops_loop:2:REG0|FF11|SR2|out1~1_combout  & ((\P1|flip_flops_loop:2:REG0|FF14|SR0|out1~1_combout ) # ((!\P1|flip_flops_loop:2:REG0|FF13|SR2|out1~1_combout  & \clock~combout ))))

	.dataa(\P1|flip_flops_loop:2:REG0|FF14|SR0|out1~1_combout ),
	.datab(\P1|flip_flops_loop:2:REG0|FF11|SR2|out1~1_combout ),
	.datac(\P1|flip_flops_loop:2:REG0|FF13|SR2|out1~1_combout ),
	.datad(\clock~combout ),
	.cin(gnd),
	.combout(\P1|flip_flops_loop:2:REG0|FF14|SR0|out1~1_combout ),
	.cout());
// synopsys translate_off
defparam \P1|flip_flops_loop:2:REG0|FF14|SR0|out1~1 .lut_mask = 16'h2322;
defparam \P1|flip_flops_loop:2:REG0|FF14|SR0|out1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y25_N2
cycloneii_lcell_comb \P1|flip_flops_loop:3:REG0|FF13|SR2|out1~1 (
// Equation(s):
// \P1|flip_flops_loop:3:REG0|FF13|SR2|out1~1_combout  = (\in2~combout [3] & ((\P1|flip_flops_loop:3:REG0|FF11|SR2|out1~1_combout ) # ((\P1|flip_flops_loop:3:REG0|FF13|SR2|out1~1_combout ) # (!GLOBAL(\clock~clkctrl_outclk )))))

	.dataa(\in2~combout [3]),
	.datab(\P1|flip_flops_loop:3:REG0|FF11|SR2|out1~1_combout ),
	.datac(\P1|flip_flops_loop:3:REG0|FF13|SR2|out1~1_combout ),
	.datad(\clock~clkctrl_outclk ),
	.cin(gnd),
	.combout(\P1|flip_flops_loop:3:REG0|FF13|SR2|out1~1_combout ),
	.cout());
// synopsys translate_off
defparam \P1|flip_flops_loop:3:REG0|FF13|SR2|out1~1 .lut_mask = 16'hA8AA;
defparam \P1|flip_flops_loop:3:REG0|FF13|SR2|out1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y25_N0
cycloneii_lcell_comb \P1|flip_flops_loop:3:REG0|FF11|SR2|out1~1 (
// Equation(s):
// \P1|flip_flops_loop:3:REG0|FF11|SR2|out1~1_combout  = (\clock~combout  & ((\P1|flip_flops_loop:3:REG0|FF11|SR2|out1~1_combout ) # (\P1|flip_flops_loop:3:REG0|FF13|SR2|out1~1_combout )))

	.dataa(vcc),
	.datab(\P1|flip_flops_loop:3:REG0|FF11|SR2|out1~1_combout ),
	.datac(\clock~combout ),
	.datad(\P1|flip_flops_loop:3:REG0|FF13|SR2|out1~1_combout ),
	.cin(gnd),
	.combout(\P1|flip_flops_loop:3:REG0|FF11|SR2|out1~1_combout ),
	.cout());
// synopsys translate_off
defparam \P1|flip_flops_loop:3:REG0|FF11|SR2|out1~1 .lut_mask = 16'hF0C0;
defparam \P1|flip_flops_loop:3:REG0|FF11|SR2|out1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y25_N26
cycloneii_lcell_comb \P1|flip_flops_loop:3:REG0|FF14|SR0|out1~1 (
// Equation(s):
// \P1|flip_flops_loop:3:REG0|FF14|SR0|out1~1_combout  = (!\P1|flip_flops_loop:3:REG0|FF11|SR2|out1~1_combout  & ((\P1|flip_flops_loop:3:REG0|FF14|SR0|out1~1_combout ) # ((\clock~combout  & !\P1|flip_flops_loop:3:REG0|FF13|SR2|out1~1_combout ))))

	.dataa(\P1|flip_flops_loop:3:REG0|FF14|SR0|out1~1_combout ),
	.datab(\P1|flip_flops_loop:3:REG0|FF11|SR2|out1~1_combout ),
	.datac(\clock~combout ),
	.datad(\P1|flip_flops_loop:3:REG0|FF13|SR2|out1~1_combout ),
	.cin(gnd),
	.combout(\P1|flip_flops_loop:3:REG0|FF14|SR0|out1~1_combout ),
	.cout());
// synopsys translate_off
defparam \P1|flip_flops_loop:3:REG0|FF14|SR0|out1~1 .lut_mask = 16'h2232;
defparam \P1|flip_flops_loop:3:REG0|FF14|SR0|out1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_L3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \in2[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\in2~combout [4]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(in2[4]));
// synopsys translate_off
defparam \in2[4]~I .input_async_reset = "none";
defparam \in2[4]~I .input_power_up = "low";
defparam \in2[4]~I .input_register_mode = "none";
defparam \in2[4]~I .input_sync_reset = "none";
defparam \in2[4]~I .oe_async_reset = "none";
defparam \in2[4]~I .oe_power_up = "low";
defparam \in2[4]~I .oe_register_mode = "none";
defparam \in2[4]~I .oe_sync_reset = "none";
defparam \in2[4]~I .operation_mode = "input";
defparam \in2[4]~I .output_async_reset = "none";
defparam \in2[4]~I .output_power_up = "low";
defparam \in2[4]~I .output_register_mode = "none";
defparam \in2[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y24_N6
cycloneii_lcell_comb \P1|flip_flops_loop:4:REG0|FF13|SR2|out1~1 (
// Equation(s):
// \P1|flip_flops_loop:4:REG0|FF13|SR2|out1~1_combout  = (\in2~combout [4] & ((\P1|flip_flops_loop:4:REG0|FF13|SR2|out1~1_combout ) # ((\P1|flip_flops_loop:4:REG0|FF11|SR2|out1~1_combout ) # (!GLOBAL(\clock~clkctrl_outclk )))))

	.dataa(\P1|flip_flops_loop:4:REG0|FF13|SR2|out1~1_combout ),
	.datab(\in2~combout [4]),
	.datac(\P1|flip_flops_loop:4:REG0|FF11|SR2|out1~1_combout ),
	.datad(\clock~clkctrl_outclk ),
	.cin(gnd),
	.combout(\P1|flip_flops_loop:4:REG0|FF13|SR2|out1~1_combout ),
	.cout());
// synopsys translate_off
defparam \P1|flip_flops_loop:4:REG0|FF13|SR2|out1~1 .lut_mask = 16'hC8CC;
defparam \P1|flip_flops_loop:4:REG0|FF13|SR2|out1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y25_N10
cycloneii_lcell_comb \P1|flip_flops_loop:4:REG0|FF11|SR2|out1~1 (
// Equation(s):
// \P1|flip_flops_loop:4:REG0|FF11|SR2|out1~1_combout  = (\clock~combout  & ((\P1|flip_flops_loop:4:REG0|FF13|SR2|out1~1_combout ) # (\P1|flip_flops_loop:4:REG0|FF11|SR2|out1~1_combout )))

	.dataa(vcc),
	.datab(\P1|flip_flops_loop:4:REG0|FF13|SR2|out1~1_combout ),
	.datac(\clock~combout ),
	.datad(\P1|flip_flops_loop:4:REG0|FF11|SR2|out1~1_combout ),
	.cin(gnd),
	.combout(\P1|flip_flops_loop:4:REG0|FF11|SR2|out1~1_combout ),
	.cout());
// synopsys translate_off
defparam \P1|flip_flops_loop:4:REG0|FF11|SR2|out1~1 .lut_mask = 16'hF0C0;
defparam \P1|flip_flops_loop:4:REG0|FF11|SR2|out1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y24_N12
cycloneii_lcell_comb \P1|flip_flops_loop:4:REG0|FF14|SR0|out1~1 (
// Equation(s):
// \P1|flip_flops_loop:4:REG0|FF14|SR0|out1~1_combout  = (!\P1|flip_flops_loop:4:REG0|FF11|SR2|out1~1_combout  & ((\P1|flip_flops_loop:4:REG0|FF14|SR0|out1~1_combout ) # ((\clock~combout  & !\P1|flip_flops_loop:4:REG0|FF13|SR2|out1~1_combout ))))

	.dataa(\P1|flip_flops_loop:4:REG0|FF14|SR0|out1~1_combout ),
	.datab(\P1|flip_flops_loop:4:REG0|FF11|SR2|out1~1_combout ),
	.datac(\clock~combout ),
	.datad(\P1|flip_flops_loop:4:REG0|FF13|SR2|out1~1_combout ),
	.cin(gnd),
	.combout(\P1|flip_flops_loop:4:REG0|FF14|SR0|out1~1_combout ),
	.cout());
// synopsys translate_off
defparam \P1|flip_flops_loop:4:REG0|FF14|SR0|out1~1 .lut_mask = 16'h2232;
defparam \P1|flip_flops_loop:4:REG0|FF14|SR0|out1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_T3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \in2[5]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\in2~combout [5]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(in2[5]));
// synopsys translate_off
defparam \in2[5]~I .input_async_reset = "none";
defparam \in2[5]~I .input_power_up = "low";
defparam \in2[5]~I .input_register_mode = "none";
defparam \in2[5]~I .input_sync_reset = "none";
defparam \in2[5]~I .oe_async_reset = "none";
defparam \in2[5]~I .oe_power_up = "low";
defparam \in2[5]~I .oe_register_mode = "none";
defparam \in2[5]~I .oe_sync_reset = "none";
defparam \in2[5]~I .operation_mode = "input";
defparam \in2[5]~I .output_async_reset = "none";
defparam \in2[5]~I .output_power_up = "low";
defparam \in2[5]~I .output_register_mode = "none";
defparam \in2[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X2_Y23_N0
cycloneii_lcell_comb \P1|flip_flops_loop:5:REG0|FF13|SR2|out1~1 (
// Equation(s):
// \P1|flip_flops_loop:5:REG0|FF13|SR2|out1~1_combout  = (\in2~combout [5] & ((\P1|flip_flops_loop:5:REG0|FF11|SR2|out1~1_combout ) # ((\P1|flip_flops_loop:5:REG0|FF13|SR2|out1~1_combout ) # (!GLOBAL(\clock~clkctrl_outclk )))))

	.dataa(\P1|flip_flops_loop:5:REG0|FF11|SR2|out1~1_combout ),
	.datab(\P1|flip_flops_loop:5:REG0|FF13|SR2|out1~1_combout ),
	.datac(\in2~combout [5]),
	.datad(\clock~clkctrl_outclk ),
	.cin(gnd),
	.combout(\P1|flip_flops_loop:5:REG0|FF13|SR2|out1~1_combout ),
	.cout());
// synopsys translate_off
defparam \P1|flip_flops_loop:5:REG0|FF13|SR2|out1~1 .lut_mask = 16'hE0F0;
defparam \P1|flip_flops_loop:5:REG0|FF13|SR2|out1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y23_N26
cycloneii_lcell_comb \P1|flip_flops_loop:5:REG0|FF11|SR2|out1~1 (
// Equation(s):
// \P1|flip_flops_loop:5:REG0|FF11|SR2|out1~1_combout  = (\clock~combout  & ((\P1|flip_flops_loop:5:REG0|FF13|SR2|out1~1_combout ) # (\P1|flip_flops_loop:5:REG0|FF11|SR2|out1~1_combout )))

	.dataa(\clock~combout ),
	.datab(\P1|flip_flops_loop:5:REG0|FF13|SR2|out1~1_combout ),
	.datac(vcc),
	.datad(\P1|flip_flops_loop:5:REG0|FF11|SR2|out1~1_combout ),
	.cin(gnd),
	.combout(\P1|flip_flops_loop:5:REG0|FF11|SR2|out1~1_combout ),
	.cout());
// synopsys translate_off
defparam \P1|flip_flops_loop:5:REG0|FF11|SR2|out1~1 .lut_mask = 16'hAA88;
defparam \P1|flip_flops_loop:5:REG0|FF11|SR2|out1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y24_N14
cycloneii_lcell_comb \P1|flip_flops_loop:5:REG0|FF14|SR0|out1~1 (
// Equation(s):
// \P1|flip_flops_loop:5:REG0|FF14|SR0|out1~1_combout  = (!\P1|flip_flops_loop:5:REG0|FF11|SR2|out1~1_combout  & ((\P1|flip_flops_loop:5:REG0|FF14|SR0|out1~1_combout ) # ((\clock~combout  & !\P1|flip_flops_loop:5:REG0|FF13|SR2|out1~1_combout ))))

	.dataa(\P1|flip_flops_loop:5:REG0|FF11|SR2|out1~1_combout ),
	.datab(\P1|flip_flops_loop:5:REG0|FF14|SR0|out1~1_combout ),
	.datac(\clock~combout ),
	.datad(\P1|flip_flops_loop:5:REG0|FF13|SR2|out1~1_combout ),
	.cin(gnd),
	.combout(\P1|flip_flops_loop:5:REG0|FF14|SR0|out1~1_combout ),
	.cout());
// synopsys translate_off
defparam \P1|flip_flops_loop:5:REG0|FF14|SR0|out1~1 .lut_mask = 16'h4454;
defparam \P1|flip_flops_loop:5:REG0|FF14|SR0|out1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_B2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \in2[6]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\in2~combout [6]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(in2[6]));
// synopsys translate_off
defparam \in2[6]~I .input_async_reset = "none";
defparam \in2[6]~I .input_power_up = "low";
defparam \in2[6]~I .input_register_mode = "none";
defparam \in2[6]~I .input_sync_reset = "none";
defparam \in2[6]~I .oe_async_reset = "none";
defparam \in2[6]~I .oe_power_up = "low";
defparam \in2[6]~I .oe_register_mode = "none";
defparam \in2[6]~I .oe_sync_reset = "none";
defparam \in2[6]~I .operation_mode = "input";
defparam \in2[6]~I .output_async_reset = "none";
defparam \in2[6]~I .output_power_up = "low";
defparam \in2[6]~I .output_register_mode = "none";
defparam \in2[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X2_Y27_N6
cycloneii_lcell_comb \P1|flip_flops_loop:6:REG0|FF13|SR2|out1~1 (
// Equation(s):
// \P1|flip_flops_loop:6:REG0|FF13|SR2|out1~1_combout  = (\in2~combout [6] & ((\P1|flip_flops_loop:6:REG0|FF13|SR2|out1~1_combout ) # ((\P1|flip_flops_loop:6:REG0|FF11|SR2|out1~1_combout ) # (!GLOBAL(\clock~clkctrl_outclk )))))

	.dataa(\P1|flip_flops_loop:6:REG0|FF13|SR2|out1~1_combout ),
	.datab(\P1|flip_flops_loop:6:REG0|FF11|SR2|out1~1_combout ),
	.datac(\in2~combout [6]),
	.datad(\clock~clkctrl_outclk ),
	.cin(gnd),
	.combout(\P1|flip_flops_loop:6:REG0|FF13|SR2|out1~1_combout ),
	.cout());
// synopsys translate_off
defparam \P1|flip_flops_loop:6:REG0|FF13|SR2|out1~1 .lut_mask = 16'hE0F0;
defparam \P1|flip_flops_loop:6:REG0|FF13|SR2|out1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y27_N28
cycloneii_lcell_comb \P1|flip_flops_loop:6:REG0|FF11|SR2|out1~1 (
// Equation(s):
// \P1|flip_flops_loop:6:REG0|FF11|SR2|out1~1_combout  = (\clock~combout  & ((\P1|flip_flops_loop:6:REG0|FF11|SR2|out1~1_combout ) # (\P1|flip_flops_loop:6:REG0|FF13|SR2|out1~1_combout )))

	.dataa(vcc),
	.datab(\P1|flip_flops_loop:6:REG0|FF11|SR2|out1~1_combout ),
	.datac(\clock~combout ),
	.datad(\P1|flip_flops_loop:6:REG0|FF13|SR2|out1~1_combout ),
	.cin(gnd),
	.combout(\P1|flip_flops_loop:6:REG0|FF11|SR2|out1~1_combout ),
	.cout());
// synopsys translate_off
defparam \P1|flip_flops_loop:6:REG0|FF11|SR2|out1~1 .lut_mask = 16'hF0C0;
defparam \P1|flip_flops_loop:6:REG0|FF11|SR2|out1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y24_N8
cycloneii_lcell_comb \P1|flip_flops_loop:6:REG0|FF14|SR0|out1~1 (
// Equation(s):
// \P1|flip_flops_loop:6:REG0|FF14|SR0|out1~1_combout  = (!\P1|flip_flops_loop:6:REG0|FF11|SR2|out1~1_combout  & ((\P1|flip_flops_loop:6:REG0|FF14|SR0|out1~1_combout ) # ((\clock~combout  & !\P1|flip_flops_loop:6:REG0|FF13|SR2|out1~1_combout ))))

	.dataa(\P1|flip_flops_loop:6:REG0|FF11|SR2|out1~1_combout ),
	.datab(\P1|flip_flops_loop:6:REG0|FF14|SR0|out1~1_combout ),
	.datac(\clock~combout ),
	.datad(\P1|flip_flops_loop:6:REG0|FF13|SR2|out1~1_combout ),
	.cin(gnd),
	.combout(\P1|flip_flops_loop:6:REG0|FF14|SR0|out1~1_combout ),
	.cout());
// synopsys translate_off
defparam \P1|flip_flops_loop:6:REG0|FF14|SR0|out1~1 .lut_mask = 16'h4454;
defparam \P1|flip_flops_loop:6:REG0|FF14|SR0|out1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y26_N6
cycloneii_lcell_comb \P1|flip_flops_loop:7:REG0|FF13|SR2|out1~1 (
// Equation(s):
// \P1|flip_flops_loop:7:REG0|FF13|SR2|out1~1_combout  = (\in2~combout [7] & ((\P1|flip_flops_loop:7:REG0|FF11|SR2|out1~1_combout ) # ((\P1|flip_flops_loop:7:REG0|FF13|SR2|out1~1_combout ) # (!GLOBAL(\clock~clkctrl_outclk )))))

	.dataa(\in2~combout [7]),
	.datab(\P1|flip_flops_loop:7:REG0|FF11|SR2|out1~1_combout ),
	.datac(\P1|flip_flops_loop:7:REG0|FF13|SR2|out1~1_combout ),
	.datad(\clock~clkctrl_outclk ),
	.cin(gnd),
	.combout(\P1|flip_flops_loop:7:REG0|FF13|SR2|out1~1_combout ),
	.cout());
// synopsys translate_off
defparam \P1|flip_flops_loop:7:REG0|FF13|SR2|out1~1 .lut_mask = 16'hA8AA;
defparam \P1|flip_flops_loop:7:REG0|FF13|SR2|out1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y26_N24
cycloneii_lcell_comb \P1|flip_flops_loop:7:REG0|FF11|SR2|out1~1 (
// Equation(s):
// \P1|flip_flops_loop:7:REG0|FF11|SR2|out1~1_combout  = (\clock~combout  & ((\P1|flip_flops_loop:7:REG0|FF11|SR2|out1~1_combout ) # (\P1|flip_flops_loop:7:REG0|FF13|SR2|out1~1_combout )))

	.dataa(\P1|flip_flops_loop:7:REG0|FF11|SR2|out1~1_combout ),
	.datab(\clock~combout ),
	.datac(vcc),
	.datad(\P1|flip_flops_loop:7:REG0|FF13|SR2|out1~1_combout ),
	.cin(gnd),
	.combout(\P1|flip_flops_loop:7:REG0|FF11|SR2|out1~1_combout ),
	.cout());
// synopsys translate_off
defparam \P1|flip_flops_loop:7:REG0|FF11|SR2|out1~1 .lut_mask = 16'hCC88;
defparam \P1|flip_flops_loop:7:REG0|FF11|SR2|out1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y26_N8
cycloneii_lcell_comb \P1|flip_flops_loop:7:REG0|FF14|SR0|out1~1 (
// Equation(s):
// \P1|flip_flops_loop:7:REG0|FF14|SR0|out1~1_combout  = (!\P1|flip_flops_loop:7:REG0|FF11|SR2|out1~1_combout  & ((\P1|flip_flops_loop:7:REG0|FF14|SR0|out1~1_combout ) # ((!\P1|flip_flops_loop:7:REG0|FF13|SR2|out1~1_combout  & \clock~combout ))))

	.dataa(\P1|flip_flops_loop:7:REG0|FF14|SR0|out1~1_combout ),
	.datab(\P1|flip_flops_loop:7:REG0|FF11|SR2|out1~1_combout ),
	.datac(\P1|flip_flops_loop:7:REG0|FF13|SR2|out1~1_combout ),
	.datad(\clock~combout ),
	.cin(gnd),
	.combout(\P1|flip_flops_loop:7:REG0|FF14|SR0|out1~1_combout ),
	.cout());
// synopsys translate_off
defparam \P1|flip_flops_loop:7:REG0|FF14|SR0|out1~1 .lut_mask = 16'h2322;
defparam \P1|flip_flops_loop:7:REG0|FF14|SR0|out1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y23_N20
cycloneii_lcell_comb \P1|flip_flops_loop:8:REG0|FF13|SR2|out1~1 (
// Equation(s):
// \P1|flip_flops_loop:8:REG0|FF13|SR2|out1~1_combout  = (\in2~combout [8] & ((\P1|flip_flops_loop:8:REG0|FF11|SR2|out1~1_combout ) # ((\P1|flip_flops_loop:8:REG0|FF13|SR2|out1~1_combout ) # (!GLOBAL(\clock~clkctrl_outclk )))))

	.dataa(\in2~combout [8]),
	.datab(\P1|flip_flops_loop:8:REG0|FF11|SR2|out1~1_combout ),
	.datac(\P1|flip_flops_loop:8:REG0|FF13|SR2|out1~1_combout ),
	.datad(\clock~clkctrl_outclk ),
	.cin(gnd),
	.combout(\P1|flip_flops_loop:8:REG0|FF13|SR2|out1~1_combout ),
	.cout());
// synopsys translate_off
defparam \P1|flip_flops_loop:8:REG0|FF13|SR2|out1~1 .lut_mask = 16'hA8AA;
defparam \P1|flip_flops_loop:8:REG0|FF13|SR2|out1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y23_N2
cycloneii_lcell_comb \P1|flip_flops_loop:8:REG0|FF11|SR2|out1~1 (
// Equation(s):
// \P1|flip_flops_loop:8:REG0|FF11|SR2|out1~1_combout  = (\clock~combout  & ((\P1|flip_flops_loop:8:REG0|FF13|SR2|out1~1_combout ) # (\P1|flip_flops_loop:8:REG0|FF11|SR2|out1~1_combout )))

	.dataa(\clock~combout ),
	.datab(vcc),
	.datac(\P1|flip_flops_loop:8:REG0|FF13|SR2|out1~1_combout ),
	.datad(\P1|flip_flops_loop:8:REG0|FF11|SR2|out1~1_combout ),
	.cin(gnd),
	.combout(\P1|flip_flops_loop:8:REG0|FF11|SR2|out1~1_combout ),
	.cout());
// synopsys translate_off
defparam \P1|flip_flops_loop:8:REG0|FF11|SR2|out1~1 .lut_mask = 16'hAAA0;
defparam \P1|flip_flops_loop:8:REG0|FF11|SR2|out1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y23_N14
cycloneii_lcell_comb \P1|flip_flops_loop:8:REG0|FF14|SR0|out1~1 (
// Equation(s):
// \P1|flip_flops_loop:8:REG0|FF14|SR0|out1~1_combout  = (!\P1|flip_flops_loop:8:REG0|FF11|SR2|out1~1_combout  & ((\P1|flip_flops_loop:8:REG0|FF14|SR0|out1~1_combout ) # ((\clock~combout  & !\P1|flip_flops_loop:8:REG0|FF13|SR2|out1~1_combout ))))

	.dataa(\P1|flip_flops_loop:8:REG0|FF11|SR2|out1~1_combout ),
	.datab(\P1|flip_flops_loop:8:REG0|FF14|SR0|out1~1_combout ),
	.datac(\clock~combout ),
	.datad(\P1|flip_flops_loop:8:REG0|FF13|SR2|out1~1_combout ),
	.cin(gnd),
	.combout(\P1|flip_flops_loop:8:REG0|FF14|SR0|out1~1_combout ),
	.cout());
// synopsys translate_off
defparam \P1|flip_flops_loop:8:REG0|FF14|SR0|out1~1 .lut_mask = 16'h4454;
defparam \P1|flip_flops_loop:8:REG0|FF14|SR0|out1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_U9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \in2[9]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\in2~combout [9]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(in2[9]));
// synopsys translate_off
defparam \in2[9]~I .input_async_reset = "none";
defparam \in2[9]~I .input_power_up = "low";
defparam \in2[9]~I .input_register_mode = "none";
defparam \in2[9]~I .input_sync_reset = "none";
defparam \in2[9]~I .oe_async_reset = "none";
defparam \in2[9]~I .oe_power_up = "low";
defparam \in2[9]~I .oe_register_mode = "none";
defparam \in2[9]~I .oe_sync_reset = "none";
defparam \in2[9]~I .operation_mode = "input";
defparam \in2[9]~I .output_async_reset = "none";
defparam \in2[9]~I .output_power_up = "low";
defparam \in2[9]~I .output_register_mode = "none";
defparam \in2[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y25_N12
cycloneii_lcell_comb \P1|flip_flops_loop:9:REG0|FF13|SR2|out1~1 (
// Equation(s):
// \P1|flip_flops_loop:9:REG0|FF13|SR2|out1~1_combout  = (\in2~combout [9] & ((\P1|flip_flops_loop:9:REG0|FF13|SR2|out1~1_combout ) # ((\P1|flip_flops_loop:9:REG0|FF11|SR2|out1~1_combout ) # (!GLOBAL(\clock~clkctrl_outclk )))))

	.dataa(\P1|flip_flops_loop:9:REG0|FF13|SR2|out1~1_combout ),
	.datab(\P1|flip_flops_loop:9:REG0|FF11|SR2|out1~1_combout ),
	.datac(\in2~combout [9]),
	.datad(\clock~clkctrl_outclk ),
	.cin(gnd),
	.combout(\P1|flip_flops_loop:9:REG0|FF13|SR2|out1~1_combout ),
	.cout());
// synopsys translate_off
defparam \P1|flip_flops_loop:9:REG0|FF13|SR2|out1~1 .lut_mask = 16'hE0F0;
defparam \P1|flip_flops_loop:9:REG0|FF13|SR2|out1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y25_N22
cycloneii_lcell_comb \P1|flip_flops_loop:9:REG0|FF11|SR2|out1~1 (
// Equation(s):
// \P1|flip_flops_loop:9:REG0|FF11|SR2|out1~1_combout  = (\clock~combout  & ((\P1|flip_flops_loop:9:REG0|FF11|SR2|out1~1_combout ) # (\P1|flip_flops_loop:9:REG0|FF13|SR2|out1~1_combout )))

	.dataa(vcc),
	.datab(\P1|flip_flops_loop:9:REG0|FF11|SR2|out1~1_combout ),
	.datac(\clock~combout ),
	.datad(\P1|flip_flops_loop:9:REG0|FF13|SR2|out1~1_combout ),
	.cin(gnd),
	.combout(\P1|flip_flops_loop:9:REG0|FF11|SR2|out1~1_combout ),
	.cout());
// synopsys translate_off
defparam \P1|flip_flops_loop:9:REG0|FF11|SR2|out1~1 .lut_mask = 16'hF0C0;
defparam \P1|flip_flops_loop:9:REG0|FF11|SR2|out1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y25_N20
cycloneii_lcell_comb \P1|flip_flops_loop:9:REG0|FF14|SR0|out1~1 (
// Equation(s):
// \P1|flip_flops_loop:9:REG0|FF14|SR0|out1~1_combout  = (!\P1|flip_flops_loop:9:REG0|FF11|SR2|out1~1_combout  & ((\P1|flip_flops_loop:9:REG0|FF14|SR0|out1~1_combout ) # ((\clock~combout  & !\P1|flip_flops_loop:9:REG0|FF13|SR2|out1~1_combout ))))

	.dataa(\P1|flip_flops_loop:9:REG0|FF14|SR0|out1~1_combout ),
	.datab(\P1|flip_flops_loop:9:REG0|FF11|SR2|out1~1_combout ),
	.datac(\clock~combout ),
	.datad(\P1|flip_flops_loop:9:REG0|FF13|SR2|out1~1_combout ),
	.cin(gnd),
	.combout(\P1|flip_flops_loop:9:REG0|FF14|SR0|out1~1_combout ),
	.cout());
// synopsys translate_off
defparam \P1|flip_flops_loop:9:REG0|FF14|SR0|out1~1 .lut_mask = 16'h2232;
defparam \P1|flip_flops_loop:9:REG0|FF14|SR0|out1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_L2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \in2[10]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\in2~combout [10]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(in2[10]));
// synopsys translate_off
defparam \in2[10]~I .input_async_reset = "none";
defparam \in2[10]~I .input_power_up = "low";
defparam \in2[10]~I .input_register_mode = "none";
defparam \in2[10]~I .input_sync_reset = "none";
defparam \in2[10]~I .oe_async_reset = "none";
defparam \in2[10]~I .oe_power_up = "low";
defparam \in2[10]~I .oe_register_mode = "none";
defparam \in2[10]~I .oe_sync_reset = "none";
defparam \in2[10]~I .operation_mode = "input";
defparam \in2[10]~I .output_async_reset = "none";
defparam \in2[10]~I .output_power_up = "low";
defparam \in2[10]~I .output_register_mode = "none";
defparam \in2[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X4_Y24_N30
cycloneii_lcell_comb \P1|flip_flops_loop:10:REG0|FF13|SR2|out1~1 (
// Equation(s):
// \P1|flip_flops_loop:10:REG0|FF13|SR2|out1~1_combout  = (\in2~combout [10] & ((\P1|flip_flops_loop:10:REG0|FF13|SR2|out1~1_combout ) # ((\P1|flip_flops_loop:10:REG0|FF11|SR2|out1~1_combout ) # (!GLOBAL(\clock~clkctrl_outclk )))))

	.dataa(\P1|flip_flops_loop:10:REG0|FF13|SR2|out1~1_combout ),
	.datab(\P1|flip_flops_loop:10:REG0|FF11|SR2|out1~1_combout ),
	.datac(\in2~combout [10]),
	.datad(\clock~clkctrl_outclk ),
	.cin(gnd),
	.combout(\P1|flip_flops_loop:10:REG0|FF13|SR2|out1~1_combout ),
	.cout());
// synopsys translate_off
defparam \P1|flip_flops_loop:10:REG0|FF13|SR2|out1~1 .lut_mask = 16'hE0F0;
defparam \P1|flip_flops_loop:10:REG0|FF13|SR2|out1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y24_N28
cycloneii_lcell_comb \P1|flip_flops_loop:10:REG0|FF11|SR2|out1~1 (
// Equation(s):
// \P1|flip_flops_loop:10:REG0|FF11|SR2|out1~1_combout  = (\clock~combout  & ((\P1|flip_flops_loop:10:REG0|FF11|SR2|out1~1_combout ) # (\P1|flip_flops_loop:10:REG0|FF13|SR2|out1~1_combout )))

	.dataa(\clock~combout ),
	.datab(\P1|flip_flops_loop:10:REG0|FF11|SR2|out1~1_combout ),
	.datac(vcc),
	.datad(\P1|flip_flops_loop:10:REG0|FF13|SR2|out1~1_combout ),
	.cin(gnd),
	.combout(\P1|flip_flops_loop:10:REG0|FF11|SR2|out1~1_combout ),
	.cout());
// synopsys translate_off
defparam \P1|flip_flops_loop:10:REG0|FF11|SR2|out1~1 .lut_mask = 16'hAA88;
defparam \P1|flip_flops_loop:10:REG0|FF11|SR2|out1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y24_N6
cycloneii_lcell_comb \P1|flip_flops_loop:10:REG0|FF14|SR0|out1~1 (
// Equation(s):
// \P1|flip_flops_loop:10:REG0|FF14|SR0|out1~1_combout  = (!\P1|flip_flops_loop:10:REG0|FF11|SR2|out1~1_combout  & ((\P1|flip_flops_loop:10:REG0|FF14|SR0|out1~1_combout ) # ((\clock~combout  & !\P1|flip_flops_loop:10:REG0|FF13|SR2|out1~1_combout ))))

	.dataa(\P1|flip_flops_loop:10:REG0|FF14|SR0|out1~1_combout ),
	.datab(\P1|flip_flops_loop:10:REG0|FF11|SR2|out1~1_combout ),
	.datac(\clock~combout ),
	.datad(\P1|flip_flops_loop:10:REG0|FF13|SR2|out1~1_combout ),
	.cin(gnd),
	.combout(\P1|flip_flops_loop:10:REG0|FF14|SR0|out1~1_combout ),
	.cout());
// synopsys translate_off
defparam \P1|flip_flops_loop:10:REG0|FF14|SR0|out1~1 .lut_mask = 16'h2232;
defparam \P1|flip_flops_loop:10:REG0|FF14|SR0|out1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y25_N24
cycloneii_lcell_comb \P1|flip_flops_loop:11:REG0|FF13|SR2|out1~1 (
// Equation(s):
// \P1|flip_flops_loop:11:REG0|FF13|SR2|out1~1_combout  = (\in2~combout [11] & ((\P1|flip_flops_loop:11:REG0|FF11|SR2|out1~1_combout ) # ((\P1|flip_flops_loop:11:REG0|FF13|SR2|out1~1_combout ) # (!GLOBAL(\clock~clkctrl_outclk )))))

	.dataa(\in2~combout [11]),
	.datab(\P1|flip_flops_loop:11:REG0|FF11|SR2|out1~1_combout ),
	.datac(\P1|flip_flops_loop:11:REG0|FF13|SR2|out1~1_combout ),
	.datad(\clock~clkctrl_outclk ),
	.cin(gnd),
	.combout(\P1|flip_flops_loop:11:REG0|FF13|SR2|out1~1_combout ),
	.cout());
// synopsys translate_off
defparam \P1|flip_flops_loop:11:REG0|FF13|SR2|out1~1 .lut_mask = 16'hA8AA;
defparam \P1|flip_flops_loop:11:REG0|FF13|SR2|out1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y25_N30
cycloneii_lcell_comb \P1|flip_flops_loop:11:REG0|FF11|SR2|out1~1 (
// Equation(s):
// \P1|flip_flops_loop:11:REG0|FF11|SR2|out1~1_combout  = (\clock~combout  & ((\P1|flip_flops_loop:11:REG0|FF11|SR2|out1~1_combout ) # (\P1|flip_flops_loop:11:REG0|FF13|SR2|out1~1_combout )))

	.dataa(\clock~combout ),
	.datab(\P1|flip_flops_loop:11:REG0|FF11|SR2|out1~1_combout ),
	.datac(vcc),
	.datad(\P1|flip_flops_loop:11:REG0|FF13|SR2|out1~1_combout ),
	.cin(gnd),
	.combout(\P1|flip_flops_loop:11:REG0|FF11|SR2|out1~1_combout ),
	.cout());
// synopsys translate_off
defparam \P1|flip_flops_loop:11:REG0|FF11|SR2|out1~1 .lut_mask = 16'hAA88;
defparam \P1|flip_flops_loop:11:REG0|FF11|SR2|out1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y25_N2
cycloneii_lcell_comb \P1|flip_flops_loop:11:REG0|FF14|SR0|out1~1 (
// Equation(s):
// \P1|flip_flops_loop:11:REG0|FF14|SR0|out1~1_combout  = (!\P1|flip_flops_loop:11:REG0|FF11|SR2|out1~1_combout  & ((\P1|flip_flops_loop:11:REG0|FF14|SR0|out1~1_combout ) # ((\clock~combout  & !\P1|flip_flops_loop:11:REG0|FF13|SR2|out1~1_combout ))))

	.dataa(\P1|flip_flops_loop:11:REG0|FF11|SR2|out1~1_combout ),
	.datab(\clock~combout ),
	.datac(\P1|flip_flops_loop:11:REG0|FF14|SR0|out1~1_combout ),
	.datad(\P1|flip_flops_loop:11:REG0|FF13|SR2|out1~1_combout ),
	.cin(gnd),
	.combout(\P1|flip_flops_loop:11:REG0|FF14|SR0|out1~1_combout ),
	.cout());
// synopsys translate_off
defparam \P1|flip_flops_loop:11:REG0|FF14|SR0|out1~1 .lut_mask = 16'h5054;
defparam \P1|flip_flops_loop:11:REG0|FF14|SR0|out1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y25_N18
cycloneii_lcell_comb \P1|flip_flops_loop:12:REG0|FF13|SR2|out1~1 (
// Equation(s):
// \P1|flip_flops_loop:12:REG0|FF13|SR2|out1~1_combout  = (\in2~combout [12] & ((\P1|flip_flops_loop:12:REG0|FF13|SR2|out1~1_combout ) # ((\P1|flip_flops_loop:12:REG0|FF11|SR2|out1~1_combout ) # (!GLOBAL(\clock~clkctrl_outclk )))))

	.dataa(\in2~combout [12]),
	.datab(\P1|flip_flops_loop:12:REG0|FF13|SR2|out1~1_combout ),
	.datac(\P1|flip_flops_loop:12:REG0|FF11|SR2|out1~1_combout ),
	.datad(\clock~clkctrl_outclk ),
	.cin(gnd),
	.combout(\P1|flip_flops_loop:12:REG0|FF13|SR2|out1~1_combout ),
	.cout());
// synopsys translate_off
defparam \P1|flip_flops_loop:12:REG0|FF13|SR2|out1~1 .lut_mask = 16'hA8AA;
defparam \P1|flip_flops_loop:12:REG0|FF13|SR2|out1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y25_N4
cycloneii_lcell_comb \P1|flip_flops_loop:12:REG0|FF11|SR2|out1~1 (
// Equation(s):
// \P1|flip_flops_loop:12:REG0|FF11|SR2|out1~1_combout  = (\clock~combout  & ((\P1|flip_flops_loop:12:REG0|FF13|SR2|out1~1_combout ) # (\P1|flip_flops_loop:12:REG0|FF11|SR2|out1~1_combout )))

	.dataa(vcc),
	.datab(\P1|flip_flops_loop:12:REG0|FF13|SR2|out1~1_combout ),
	.datac(\P1|flip_flops_loop:12:REG0|FF11|SR2|out1~1_combout ),
	.datad(\clock~combout ),
	.cin(gnd),
	.combout(\P1|flip_flops_loop:12:REG0|FF11|SR2|out1~1_combout ),
	.cout());
// synopsys translate_off
defparam \P1|flip_flops_loop:12:REG0|FF11|SR2|out1~1 .lut_mask = 16'hFC00;
defparam \P1|flip_flops_loop:12:REG0|FF11|SR2|out1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y25_N16
cycloneii_lcell_comb \P1|flip_flops_loop:12:REG0|FF14|SR0|out1~1 (
// Equation(s):
// \P1|flip_flops_loop:12:REG0|FF14|SR0|out1~1_combout  = (!\P1|flip_flops_loop:12:REG0|FF11|SR2|out1~1_combout  & ((\P1|flip_flops_loop:12:REG0|FF14|SR0|out1~1_combout ) # ((\clock~combout  & !\P1|flip_flops_loop:12:REG0|FF13|SR2|out1~1_combout ))))

	.dataa(\P1|flip_flops_loop:12:REG0|FF14|SR0|out1~1_combout ),
	.datab(\clock~combout ),
	.datac(\P1|flip_flops_loop:12:REG0|FF11|SR2|out1~1_combout ),
	.datad(\P1|flip_flops_loop:12:REG0|FF13|SR2|out1~1_combout ),
	.cin(gnd),
	.combout(\P1|flip_flops_loop:12:REG0|FF14|SR0|out1~1_combout ),
	.cout());
// synopsys translate_off
defparam \P1|flip_flops_loop:12:REG0|FF14|SR0|out1~1 .lut_mask = 16'h0A0E;
defparam \P1|flip_flops_loop:12:REG0|FF14|SR0|out1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y27_N30
cycloneii_lcell_comb \P1|flip_flops_loop:13:REG0|FF11|SR2|out1~1 (
// Equation(s):
// \P1|flip_flops_loop:13:REG0|FF11|SR2|out1~1_combout  = (\clock~combout  & ((\P1|flip_flops_loop:13:REG0|FF13|SR2|out1~1_combout ) # (\P1|flip_flops_loop:13:REG0|FF11|SR2|out1~1_combout )))

	.dataa(\P1|flip_flops_loop:13:REG0|FF13|SR2|out1~1_combout ),
	.datab(\P1|flip_flops_loop:13:REG0|FF11|SR2|out1~1_combout ),
	.datac(\clock~combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\P1|flip_flops_loop:13:REG0|FF11|SR2|out1~1_combout ),
	.cout());
// synopsys translate_off
defparam \P1|flip_flops_loop:13:REG0|FF11|SR2|out1~1 .lut_mask = 16'hE0E0;
defparam \P1|flip_flops_loop:13:REG0|FF11|SR2|out1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_H4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \in2[13]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\in2~combout [13]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(in2[13]));
// synopsys translate_off
defparam \in2[13]~I .input_async_reset = "none";
defparam \in2[13]~I .input_power_up = "low";
defparam \in2[13]~I .input_register_mode = "none";
defparam \in2[13]~I .input_sync_reset = "none";
defparam \in2[13]~I .oe_async_reset = "none";
defparam \in2[13]~I .oe_power_up = "low";
defparam \in2[13]~I .oe_register_mode = "none";
defparam \in2[13]~I .oe_sync_reset = "none";
defparam \in2[13]~I .operation_mode = "input";
defparam \in2[13]~I .output_async_reset = "none";
defparam \in2[13]~I .output_power_up = "low";
defparam \in2[13]~I .output_register_mode = "none";
defparam \in2[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y27_N10
cycloneii_lcell_comb \P1|flip_flops_loop:13:REG0|FF13|SR2|out1~1 (
// Equation(s):
// \P1|flip_flops_loop:13:REG0|FF13|SR2|out1~1_combout  = (\in2~combout [13] & ((\P1|flip_flops_loop:13:REG0|FF11|SR2|out1~1_combout ) # ((\P1|flip_flops_loop:13:REG0|FF13|SR2|out1~1_combout ) # (!GLOBAL(\clock~clkctrl_outclk )))))

	.dataa(\P1|flip_flops_loop:13:REG0|FF11|SR2|out1~1_combout ),
	.datab(\P1|flip_flops_loop:13:REG0|FF13|SR2|out1~1_combout ),
	.datac(\in2~combout [13]),
	.datad(\clock~clkctrl_outclk ),
	.cin(gnd),
	.combout(\P1|flip_flops_loop:13:REG0|FF13|SR2|out1~1_combout ),
	.cout());
// synopsys translate_off
defparam \P1|flip_flops_loop:13:REG0|FF13|SR2|out1~1 .lut_mask = 16'hE0F0;
defparam \P1|flip_flops_loop:13:REG0|FF13|SR2|out1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y27_N0
cycloneii_lcell_comb \P1|flip_flops_loop:13:REG0|FF14|SR0|out1~1 (
// Equation(s):
// \P1|flip_flops_loop:13:REG0|FF14|SR0|out1~1_combout  = (!\P1|flip_flops_loop:13:REG0|FF11|SR2|out1~1_combout  & ((\P1|flip_flops_loop:13:REG0|FF14|SR0|out1~1_combout ) # ((\clock~combout  & !\P1|flip_flops_loop:13:REG0|FF13|SR2|out1~1_combout ))))

	.dataa(\P1|flip_flops_loop:13:REG0|FF14|SR0|out1~1_combout ),
	.datab(\P1|flip_flops_loop:13:REG0|FF11|SR2|out1~1_combout ),
	.datac(\clock~combout ),
	.datad(\P1|flip_flops_loop:13:REG0|FF13|SR2|out1~1_combout ),
	.cin(gnd),
	.combout(\P1|flip_flops_loop:13:REG0|FF14|SR0|out1~1_combout ),
	.cout());
// synopsys translate_off
defparam \P1|flip_flops_loop:13:REG0|FF14|SR0|out1~1 .lut_mask = 16'h2232;
defparam \P1|flip_flops_loop:13:REG0|FF14|SR0|out1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y18_N30
cycloneii_lcell_comb \P1|flip_flops_loop:14:REG0|FF11|SR2|out1~1 (
// Equation(s):
// \P1|flip_flops_loop:14:REG0|FF11|SR2|out1~1_combout  = (\clock~combout  & ((\P1|flip_flops_loop:14:REG0|FF13|SR2|out1~1_combout ) # (\P1|flip_flops_loop:14:REG0|FF11|SR2|out1~1_combout )))

	.dataa(\clock~combout ),
	.datab(vcc),
	.datac(\P1|flip_flops_loop:14:REG0|FF13|SR2|out1~1_combout ),
	.datad(\P1|flip_flops_loop:14:REG0|FF11|SR2|out1~1_combout ),
	.cin(gnd),
	.combout(\P1|flip_flops_loop:14:REG0|FF11|SR2|out1~1_combout ),
	.cout());
// synopsys translate_off
defparam \P1|flip_flops_loop:14:REG0|FF11|SR2|out1~1 .lut_mask = 16'hAAA0;
defparam \P1|flip_flops_loop:14:REG0|FF11|SR2|out1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y18_N20
cycloneii_lcell_comb \P1|flip_flops_loop:14:REG0|FF13|SR2|out1~1 (
// Equation(s):
// \P1|flip_flops_loop:14:REG0|FF13|SR2|out1~1_combout  = (\in2~combout [14] & ((\P1|flip_flops_loop:14:REG0|FF11|SR2|out1~1_combout ) # ((\P1|flip_flops_loop:14:REG0|FF13|SR2|out1~1_combout ) # (!GLOBAL(\clock~clkctrl_outclk )))))

	.dataa(\in2~combout [14]),
	.datab(\P1|flip_flops_loop:14:REG0|FF11|SR2|out1~1_combout ),
	.datac(\P1|flip_flops_loop:14:REG0|FF13|SR2|out1~1_combout ),
	.datad(\clock~clkctrl_outclk ),
	.cin(gnd),
	.combout(\P1|flip_flops_loop:14:REG0|FF13|SR2|out1~1_combout ),
	.cout());
// synopsys translate_off
defparam \P1|flip_flops_loop:14:REG0|FF13|SR2|out1~1 .lut_mask = 16'hA8AA;
defparam \P1|flip_flops_loop:14:REG0|FF13|SR2|out1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y18_N22
cycloneii_lcell_comb \P1|flip_flops_loop:14:REG0|FF14|SR0|out1~1 (
// Equation(s):
// \P1|flip_flops_loop:14:REG0|FF14|SR0|out1~1_combout  = (!\P1|flip_flops_loop:14:REG0|FF11|SR2|out1~1_combout  & ((\P1|flip_flops_loop:14:REG0|FF14|SR0|out1~1_combout ) # ((\clock~combout  & !\P1|flip_flops_loop:14:REG0|FF13|SR2|out1~1_combout ))))

	.dataa(\clock~combout ),
	.datab(\P1|flip_flops_loop:14:REG0|FF14|SR0|out1~1_combout ),
	.datac(\P1|flip_flops_loop:14:REG0|FF13|SR2|out1~1_combout ),
	.datad(\P1|flip_flops_loop:14:REG0|FF11|SR2|out1~1_combout ),
	.cin(gnd),
	.combout(\P1|flip_flops_loop:14:REG0|FF14|SR0|out1~1_combout ),
	.cout());
// synopsys translate_off
defparam \P1|flip_flops_loop:14:REG0|FF14|SR0|out1~1 .lut_mask = 16'h00CE;
defparam \P1|flip_flops_loop:14:REG0|FF14|SR0|out1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y28_N20
cycloneii_lcell_comb \P1|flip_flops_loop:15:REG0|FF13|SR2|out1~1 (
// Equation(s):
// \P1|flip_flops_loop:15:REG0|FF13|SR2|out1~1_combout  = (\in2~combout [15] & ((\P1|flip_flops_loop:15:REG0|FF11|SR2|out1~1_combout ) # ((\P1|flip_flops_loop:15:REG0|FF13|SR2|out1~1_combout ) # (!GLOBAL(\clock~clkctrl_outclk )))))

	.dataa(\in2~combout [15]),
	.datab(\P1|flip_flops_loop:15:REG0|FF11|SR2|out1~1_combout ),
	.datac(\P1|flip_flops_loop:15:REG0|FF13|SR2|out1~1_combout ),
	.datad(\clock~clkctrl_outclk ),
	.cin(gnd),
	.combout(\P1|flip_flops_loop:15:REG0|FF13|SR2|out1~1_combout ),
	.cout());
// synopsys translate_off
defparam \P1|flip_flops_loop:15:REG0|FF13|SR2|out1~1 .lut_mask = 16'hA8AA;
defparam \P1|flip_flops_loop:15:REG0|FF13|SR2|out1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y28_N30
cycloneii_lcell_comb \P1|flip_flops_loop:15:REG0|FF11|SR2|out1~1 (
// Equation(s):
// \P1|flip_flops_loop:15:REG0|FF11|SR2|out1~1_combout  = (\clock~combout  & ((\P1|flip_flops_loop:15:REG0|FF13|SR2|out1~1_combout ) # (\P1|flip_flops_loop:15:REG0|FF11|SR2|out1~1_combout )))

	.dataa(\clock~combout ),
	.datab(vcc),
	.datac(\P1|flip_flops_loop:15:REG0|FF13|SR2|out1~1_combout ),
	.datad(\P1|flip_flops_loop:15:REG0|FF11|SR2|out1~1_combout ),
	.cin(gnd),
	.combout(\P1|flip_flops_loop:15:REG0|FF11|SR2|out1~1_combout ),
	.cout());
// synopsys translate_off
defparam \P1|flip_flops_loop:15:REG0|FF11|SR2|out1~1 .lut_mask = 16'hAAA0;
defparam \P1|flip_flops_loop:15:REG0|FF11|SR2|out1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y28_N6
cycloneii_lcell_comb \P1|flip_flops_loop:15:REG0|FF14|SR0|out1~1 (
// Equation(s):
// \P1|flip_flops_loop:15:REG0|FF14|SR0|out1~1_combout  = (!\P1|flip_flops_loop:15:REG0|FF11|SR2|out1~1_combout  & ((\P1|flip_flops_loop:15:REG0|FF14|SR0|out1~1_combout ) # ((\clock~combout  & !\P1|flip_flops_loop:15:REG0|FF13|SR2|out1~1_combout ))))

	.dataa(\clock~combout ),
	.datab(\P1|flip_flops_loop:15:REG0|FF11|SR2|out1~1_combout ),
	.datac(\P1|flip_flops_loop:15:REG0|FF13|SR2|out1~1_combout ),
	.datad(\P1|flip_flops_loop:15:REG0|FF14|SR0|out1~1_combout ),
	.cin(gnd),
	.combout(\P1|flip_flops_loop:15:REG0|FF14|SR0|out1~1_combout ),
	.cout());
// synopsys translate_off
defparam \P1|flip_flops_loop:15:REG0|FF14|SR0|out1~1 .lut_mask = 16'h3302;
defparam \P1|flip_flops_loop:15:REG0|FF14|SR0|out1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_D13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \operation[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\operation~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(operation[1]));
// synopsys translate_off
defparam \operation[1]~I .input_async_reset = "none";
defparam \operation[1]~I .input_power_up = "low";
defparam \operation[1]~I .input_register_mode = "none";
defparam \operation[1]~I .input_sync_reset = "none";
defparam \operation[1]~I .oe_async_reset = "none";
defparam \operation[1]~I .oe_power_up = "low";
defparam \operation[1]~I .oe_register_mode = "none";
defparam \operation[1]~I .oe_sync_reset = "none";
defparam \operation[1]~I .operation_mode = "input";
defparam \operation[1]~I .output_async_reset = "none";
defparam \operation[1]~I .output_power_up = "low";
defparam \operation[1]~I .output_register_mode = "none";
defparam \operation[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y23_N20
cycloneii_lcell_comb \P2|A7|M36|M13|or_loop:0:OR160|out1~0 (
// Equation(s):
// \P2|A7|M36|M13|or_loop:0:OR160|out1~0_combout  = (\operation~combout [1] & ((\operation~combout [0] & ((!\P0|flip_flops_loop:0:REG0|FF14|SR0|out1~1_combout ) # (!\P1|flip_flops_loop:0:REG0|FF14|SR0|out1~1_combout ))) # (!\operation~combout [0] & 
// (!\P1|flip_flops_loop:0:REG0|FF14|SR0|out1~1_combout  & !\P0|flip_flops_loop:0:REG0|FF14|SR0|out1~1_combout )))) # (!\operation~combout [1] & ((\P1|flip_flops_loop:0:REG0|FF14|SR0|out1~1_combout  $ (\P0|flip_flops_loop:0:REG0|FF14|SR0|out1~1_combout ))))

	.dataa(\operation~combout [0]),
	.datab(\operation~combout [1]),
	.datac(\P1|flip_flops_loop:0:REG0|FF14|SR0|out1~1_combout ),
	.datad(\P0|flip_flops_loop:0:REG0|FF14|SR0|out1~1_combout ),
	.cin(gnd),
	.combout(\P2|A7|M36|M13|or_loop:0:OR160|out1~0_combout ),
	.cout());
// synopsys translate_off
defparam \P2|A7|M36|M13|or_loop:0:OR160|out1~0 .lut_mask = 16'h0BBC;
defparam \P2|A7|M36|M13|or_loop:0:OR160|out1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y26_N0
cycloneii_lcell_comb \P2|A6|nor_loop:3:NOT162|out1~0 (
// Equation(s):
// \P2|A6|nor_loop:3:NOT162|out1~0_combout  = (\P0|flip_flops_loop:12:REG0|FF14|SR0|out1~1_combout  & (((\P0|flip_flops_loop:14:REG0|FF14|SR0|out1~1_combout  & \P0|flip_flops_loop:15:REG0|FF14|SR0|out1~1_combout )) # 
// (!\P0|flip_flops_loop:13:REG0|FF14|SR0|out1~1_combout )))

	.dataa(\P0|flip_flops_loop:13:REG0|FF14|SR0|out1~1_combout ),
	.datab(\P0|flip_flops_loop:14:REG0|FF14|SR0|out1~1_combout ),
	.datac(\P0|flip_flops_loop:15:REG0|FF14|SR0|out1~1_combout ),
	.datad(\P0|flip_flops_loop:12:REG0|FF14|SR0|out1~1_combout ),
	.cin(gnd),
	.combout(\P2|A6|nor_loop:3:NOT162|out1~0_combout ),
	.cout());
// synopsys translate_off
defparam \P2|A6|nor_loop:3:NOT162|out1~0 .lut_mask = 16'hD500;
defparam \P2|A6|nor_loop:3:NOT162|out1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y26_N18
cycloneii_lcell_comb \P2|A6|nor_loop:3:NOT162|out1~1 (
// Equation(s):
// \P2|A6|nor_loop:3:NOT162|out1~1_combout  = ((\P0|flip_flops_loop:10:REG0|FF14|SR0|out1~1_combout  & ((\P2|A6|nor_loop:3:NOT162|out1~0_combout ) # (!\P0|flip_flops_loop:11:REG0|FF14|SR0|out1~1_combout )))) # 
// (!\P0|flip_flops_loop:9:REG0|FF14|SR0|out1~1_combout )

	.dataa(\P0|flip_flops_loop:10:REG0|FF14|SR0|out1~1_combout ),
	.datab(\P0|flip_flops_loop:11:REG0|FF14|SR0|out1~1_combout ),
	.datac(\P0|flip_flops_loop:9:REG0|FF14|SR0|out1~1_combout ),
	.datad(\P2|A6|nor_loop:3:NOT162|out1~0_combout ),
	.cin(gnd),
	.combout(\P2|A6|nor_loop:3:NOT162|out1~1_combout ),
	.cout());
// synopsys translate_off
defparam \P2|A6|nor_loop:3:NOT162|out1~1 .lut_mask = 16'hAF2F;
defparam \P2|A6|nor_loop:3:NOT162|out1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y26_N4
cycloneii_lcell_comb \P2|A6|nor_loop:3:NOT162|out1~2 (
// Equation(s):
// \P2|A6|nor_loop:3:NOT162|out1~2_combout  = (\P0|flip_flops_loop:6:REG0|FF14|SR0|out1~1_combout  & (((\P0|flip_flops_loop:8:REG0|FF14|SR0|out1~1_combout  & \P2|A6|nor_loop:3:NOT162|out1~1_combout )) # (!\P0|flip_flops_loop:7:REG0|FF14|SR0|out1~1_combout 
// )))

	.dataa(\P0|flip_flops_loop:6:REG0|FF14|SR0|out1~1_combout ),
	.datab(\P0|flip_flops_loop:8:REG0|FF14|SR0|out1~1_combout ),
	.datac(\P0|flip_flops_loop:7:REG0|FF14|SR0|out1~1_combout ),
	.datad(\P2|A6|nor_loop:3:NOT162|out1~1_combout ),
	.cin(gnd),
	.combout(\P2|A6|nor_loop:3:NOT162|out1~2_combout ),
	.cout());
// synopsys translate_off
defparam \P2|A6|nor_loop:3:NOT162|out1~2 .lut_mask = 16'h8A0A;
defparam \P2|A6|nor_loop:3:NOT162|out1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y23_N4
cycloneii_lcell_comb \P2|A6|nor_loop:3:NOT162|out1~3 (
// Equation(s):
// \P2|A6|nor_loop:3:NOT162|out1~3_combout  = ((\P0|flip_flops_loop:4:REG0|FF14|SR0|out1~1_combout  & ((\P2|A6|nor_loop:3:NOT162|out1~2_combout ) # (!\P0|flip_flops_loop:5:REG0|FF14|SR0|out1~1_combout )))) # 
// (!\P0|flip_flops_loop:3:REG0|FF14|SR0|out1~1_combout )

	.dataa(\P0|flip_flops_loop:4:REG0|FF14|SR0|out1~1_combout ),
	.datab(\P0|flip_flops_loop:3:REG0|FF14|SR0|out1~1_combout ),
	.datac(\P2|A6|nor_loop:3:NOT162|out1~2_combout ),
	.datad(\P0|flip_flops_loop:5:REG0|FF14|SR0|out1~1_combout ),
	.cin(gnd),
	.combout(\P2|A6|nor_loop:3:NOT162|out1~3_combout ),
	.cout());
// synopsys translate_off
defparam \P2|A6|nor_loop:3:NOT162|out1~3 .lut_mask = 16'hB3BB;
defparam \P2|A6|nor_loop:3:NOT162|out1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y23_N26
cycloneii_lcell_comb \P2|A7|M36|M13|or_loop:0:OR160|out1~1 (
// Equation(s):
// \P2|A7|M36|M13|or_loop:0:OR160|out1~1_combout  = ((\P0|flip_flops_loop:2:REG0|FF14|SR0|out1~1_combout  & \P2|A6|nor_loop:3:NOT162|out1~3_combout )) # (!\P0|flip_flops_loop:1:REG0|FF14|SR0|out1~1_combout )

	.dataa(vcc),
	.datab(\P0|flip_flops_loop:1:REG0|FF14|SR0|out1~1_combout ),
	.datac(\P0|flip_flops_loop:2:REG0|FF14|SR0|out1~1_combout ),
	.datad(\P2|A6|nor_loop:3:NOT162|out1~3_combout ),
	.cin(gnd),
	.combout(\P2|A7|M36|M13|or_loop:0:OR160|out1~1_combout ),
	.cout());
// synopsys translate_off
defparam \P2|A7|M36|M13|or_loop:0:OR160|out1~1 .lut_mask = 16'hF333;
defparam \P2|A7|M36|M13|or_loop:0:OR160|out1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y23_N12
cycloneii_lcell_comb \P2|A7|M36|M13|or_loop:0:OR160|out1~2 (
// Equation(s):
// \P2|A7|M36|M13|or_loop:0:OR160|out1~2_combout  = (\operation~combout [0] & (\P0|flip_flops_loop:0:REG0|FF14|SR0|out1~1_combout  & ((\P2|A7|M36|M13|or_loop:0:OR160|out1~1_combout )))) # (!\operation~combout [0] & 
// (((\P0|flip_flops_loop:15:REG0|FF14|SR0|out1~1_combout ))))

	.dataa(\operation~combout [0]),
	.datab(\P0|flip_flops_loop:0:REG0|FF14|SR0|out1~1_combout ),
	.datac(\P0|flip_flops_loop:15:REG0|FF14|SR0|out1~1_combout ),
	.datad(\P2|A7|M36|M13|or_loop:0:OR160|out1~1_combout ),
	.cin(gnd),
	.combout(\P2|A7|M36|M13|or_loop:0:OR160|out1~2_combout ),
	.cout());
// synopsys translate_off
defparam \P2|A7|M36|M13|or_loop:0:OR160|out1~2 .lut_mask = 16'hD850;
defparam \P2|A7|M36|M13|or_loop:0:OR160|out1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_G1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \operation[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\operation~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(operation[2]));
// synopsys translate_off
defparam \operation[2]~I .input_async_reset = "none";
defparam \operation[2]~I .input_power_up = "low";
defparam \operation[2]~I .input_register_mode = "none";
defparam \operation[2]~I .input_sync_reset = "none";
defparam \operation[2]~I .oe_async_reset = "none";
defparam \operation[2]~I .oe_power_up = "low";
defparam \operation[2]~I .oe_register_mode = "none";
defparam \operation[2]~I .oe_sync_reset = "none";
defparam \operation[2]~I .operation_mode = "input";
defparam \operation[2]~I .output_async_reset = "none";
defparam \operation[2]~I .output_power_up = "low";
defparam \operation[2]~I .output_register_mode = "none";
defparam \operation[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y23_N2
cycloneii_lcell_comb \P2|A7|M36|M13|or_loop:0:OR160|out1~3 (
// Equation(s):
// \P2|A7|M36|M13|or_loop:0:OR160|out1~3_combout  = (\operation~combout [2] & (((!\operation~combout [1] & \P2|A7|M36|M13|or_loop:0:OR160|out1~2_combout )))) # (!\operation~combout [2] & (\P2|A7|M36|M13|or_loop:0:OR160|out1~0_combout ))

	.dataa(\P2|A7|M36|M13|or_loop:0:OR160|out1~0_combout ),
	.datab(\operation~combout [1]),
	.datac(\P2|A7|M36|M13|or_loop:0:OR160|out1~2_combout ),
	.datad(\operation~combout [2]),
	.cin(gnd),
	.combout(\P2|A7|M36|M13|or_loop:0:OR160|out1~3_combout ),
	.cout());
// synopsys translate_off
defparam \P2|A7|M36|M13|or_loop:0:OR160|out1~3 .lut_mask = 16'h30AA;
defparam \P2|A7|M36|M13|or_loop:0:OR160|out1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y23_N18
cycloneii_lcell_comb \P2|A2|FA161|FAO1|out1 (
// Equation(s):
// \P2|A2|FA161|FAO1|out1~combout  = \P2|A1|M13|or_loop:1:OR160|out1~0_combout  $ (\P0|flip_flops_loop:1:REG0|FF14|SR0|out1~1_combout  $ (((\P1|flip_flops_loop:0:REG0|FF14|SR0|out1~1_combout ) # (\P0|flip_flops_loop:0:REG0|FF14|SR0|out1~1_combout ))))

	.dataa(\P2|A1|M13|or_loop:1:OR160|out1~0_combout ),
	.datab(\P0|flip_flops_loop:1:REG0|FF14|SR0|out1~1_combout ),
	.datac(\P1|flip_flops_loop:0:REG0|FF14|SR0|out1~1_combout ),
	.datad(\P0|flip_flops_loop:0:REG0|FF14|SR0|out1~1_combout ),
	.cin(gnd),
	.combout(\P2|A2|FA161|FAO1|out1~combout ),
	.cout());
// synopsys translate_off
defparam \P2|A2|FA161|FAO1|out1 .lut_mask = 16'h9996;
defparam \P2|A2|FA161|FAO1|out1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y23_N24
cycloneii_lcell_comb \P2|A7|M36|M11|and_loop:1:AND160|out1~0 (
// Equation(s):
// \P2|A7|M36|M11|and_loop:1:AND160|out1~0_combout  = (\operation~combout [1] & ((\operation~combout [0] & ((!\P0|flip_flops_loop:1:REG0|FF14|SR0|out1~1_combout ) # (!\P1|flip_flops_loop:1:REG0|FF14|SR0|out1~1_combout ))) # (!\operation~combout [0] & 
// (!\P1|flip_flops_loop:1:REG0|FF14|SR0|out1~1_combout  & !\P0|flip_flops_loop:1:REG0|FF14|SR0|out1~1_combout ))))

	.dataa(\operation~combout [0]),
	.datab(\operation~combout [1]),
	.datac(\P1|flip_flops_loop:1:REG0|FF14|SR0|out1~1_combout ),
	.datad(\P0|flip_flops_loop:1:REG0|FF14|SR0|out1~1_combout ),
	.cin(gnd),
	.combout(\P2|A7|M36|M11|and_loop:1:AND160|out1~0_combout ),
	.cout());
// synopsys translate_off
defparam \P2|A7|M36|M11|and_loop:1:AND160|out1~0 .lut_mask = 16'h088C;
defparam \P2|A7|M36|M11|and_loop:1:AND160|out1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y23_N4
cycloneii_lcell_comb \P2|A7|M36|M11|and_loop:1:AND160|out1~1 (
// Equation(s):
// \P2|A7|M36|M11|and_loop:1:AND160|out1~1_combout  = (!\operation~combout [2] & ((\P2|A7|M36|M11|and_loop:1:AND160|out1~0_combout ) # ((\P2|A2|FA161|FAO1|out1~combout  & !\operation~combout [1]))))

	.dataa(\operation~combout [2]),
	.datab(\P2|A2|FA161|FAO1|out1~combout ),
	.datac(\operation~combout [1]),
	.datad(\P2|A7|M36|M11|and_loop:1:AND160|out1~0_combout ),
	.cin(gnd),
	.combout(\P2|A7|M36|M11|and_loop:1:AND160|out1~1_combout ),
	.cout());
// synopsys translate_off
defparam \P2|A7|M36|M11|and_loop:1:AND160|out1~1 .lut_mask = 16'h5504;
defparam \P2|A7|M36|M11|and_loop:1:AND160|out1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \operation[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\operation~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(operation[0]));
// synopsys translate_off
defparam \operation[0]~I .input_async_reset = "none";
defparam \operation[0]~I .input_power_up = "low";
defparam \operation[0]~I .input_register_mode = "none";
defparam \operation[0]~I .input_sync_reset = "none";
defparam \operation[0]~I .oe_async_reset = "none";
defparam \operation[0]~I .oe_power_up = "low";
defparam \operation[0]~I .oe_register_mode = "none";
defparam \operation[0]~I .oe_sync_reset = "none";
defparam \operation[0]~I .operation_mode = "input";
defparam \operation[0]~I .output_async_reset = "none";
defparam \operation[0]~I .output_power_up = "low";
defparam \operation[0]~I .output_register_mode = "none";
defparam \operation[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X2_Y24_N14
cycloneii_lcell_comb \P2|A1|M13|or_loop:2:OR160|out1~0 (
// Equation(s):
// \P2|A1|M13|or_loop:2:OR160|out1~0_combout  = \P1|flip_flops_loop:2:REG0|FF14|SR0|out1~1_combout  $ ((((\P1|flip_flops_loop:0:REG0|FF14|SR0|out1~1_combout  & \P1|flip_flops_loop:1:REG0|FF14|SR0|out1~1_combout )) # (!\operation~combout [0])))

	.dataa(\P1|flip_flops_loop:0:REG0|FF14|SR0|out1~1_combout ),
	.datab(\operation~combout [0]),
	.datac(\P1|flip_flops_loop:1:REG0|FF14|SR0|out1~1_combout ),
	.datad(\P1|flip_flops_loop:2:REG0|FF14|SR0|out1~1_combout ),
	.cin(gnd),
	.combout(\P2|A1|M13|or_loop:2:OR160|out1~0_combout ),
	.cout());
// synopsys translate_off
defparam \P2|A1|M13|or_loop:2:OR160|out1~0 .lut_mask = 16'h4CB3;
defparam \P2|A1|M13|or_loop:2:OR160|out1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y23_N28
cycloneii_lcell_comb \P2|A7|M36|M11|and_loop:2:AND160|out1~0 (
// Equation(s):
// \P2|A7|M36|M11|and_loop:2:AND160|out1~0_combout  = (!\operation~combout [1] & (\P2|A2|FA161|FAO4|out1~combout  $ (\P2|A1|M13|or_loop:2:OR160|out1~0_combout  $ (!\P0|flip_flops_loop:2:REG0|FF14|SR0|out1~1_combout ))))

	.dataa(\P2|A2|FA161|FAO4|out1~combout ),
	.datab(\P2|A1|M13|or_loop:2:OR160|out1~0_combout ),
	.datac(\operation~combout [1]),
	.datad(\P0|flip_flops_loop:2:REG0|FF14|SR0|out1~1_combout ),
	.cin(gnd),
	.combout(\P2|A7|M36|M11|and_loop:2:AND160|out1~0_combout ),
	.cout());
// synopsys translate_off
defparam \P2|A7|M36|M11|and_loop:2:AND160|out1~0 .lut_mask = 16'h0609;
defparam \P2|A7|M36|M11|and_loop:2:AND160|out1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y23_N30
cycloneii_lcell_comb \P2|A7|M36|M11|and_loop:2:AND160|out1~1 (
// Equation(s):
// \P2|A7|M36|M11|and_loop:2:AND160|out1~1_combout  = (\operation~combout [1] & ((\operation~combout [0] & ((!\P0|flip_flops_loop:2:REG0|FF14|SR0|out1~1_combout ) # (!\P1|flip_flops_loop:2:REG0|FF14|SR0|out1~1_combout ))) # (!\operation~combout [0] & 
// (!\P1|flip_flops_loop:2:REG0|FF14|SR0|out1~1_combout  & !\P0|flip_flops_loop:2:REG0|FF14|SR0|out1~1_combout ))))

	.dataa(\operation~combout [0]),
	.datab(\operation~combout [1]),
	.datac(\P1|flip_flops_loop:2:REG0|FF14|SR0|out1~1_combout ),
	.datad(\P0|flip_flops_loop:2:REG0|FF14|SR0|out1~1_combout ),
	.cin(gnd),
	.combout(\P2|A7|M36|M11|and_loop:2:AND160|out1~1_combout ),
	.cout());
// synopsys translate_off
defparam \P2|A7|M36|M11|and_loop:2:AND160|out1~1 .lut_mask = 16'h088C;
defparam \P2|A7|M36|M11|and_loop:2:AND160|out1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y23_N8
cycloneii_lcell_comb \P2|A7|M36|M11|and_loop:2:AND160|out1~2 (
// Equation(s):
// \P2|A7|M36|M11|and_loop:2:AND160|out1~2_combout  = (!\operation~combout [2] & ((\P2|A7|M36|M11|and_loop:2:AND160|out1~0_combout ) # (\P2|A7|M36|M11|and_loop:2:AND160|out1~1_combout )))

	.dataa(vcc),
	.datab(\P2|A7|M36|M11|and_loop:2:AND160|out1~0_combout ),
	.datac(\P2|A7|M36|M11|and_loop:2:AND160|out1~1_combout ),
	.datad(\operation~combout [2]),
	.cin(gnd),
	.combout(\P2|A7|M36|M11|and_loop:2:AND160|out1~2_combout ),
	.cout());
// synopsys translate_off
defparam \P2|A7|M36|M11|and_loop:2:AND160|out1~2 .lut_mask = 16'h00FC;
defparam \P2|A7|M36|M11|and_loop:2:AND160|out1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y23_N10
cycloneii_lcell_comb \P2|A7|M36|M11|and_loop:3:AND160|out1~0 (
// Equation(s):
// \P2|A7|M36|M11|and_loop:3:AND160|out1~0_combout  = (\operation~combout [1] & ((\operation~combout [0] & ((!\P1|flip_flops_loop:3:REG0|FF14|SR0|out1~1_combout ) # (!\P0|flip_flops_loop:3:REG0|FF14|SR0|out1~1_combout ))) # (!\operation~combout [0] & 
// (!\P0|flip_flops_loop:3:REG0|FF14|SR0|out1~1_combout  & !\P1|flip_flops_loop:3:REG0|FF14|SR0|out1~1_combout ))))

	.dataa(\operation~combout [0]),
	.datab(\operation~combout [1]),
	.datac(\P0|flip_flops_loop:3:REG0|FF14|SR0|out1~1_combout ),
	.datad(\P1|flip_flops_loop:3:REG0|FF14|SR0|out1~1_combout ),
	.cin(gnd),
	.combout(\P2|A7|M36|M11|and_loop:3:AND160|out1~0_combout ),
	.cout());
// synopsys translate_off
defparam \P2|A7|M36|M11|and_loop:3:AND160|out1~0 .lut_mask = 16'h088C;
defparam \P2|A7|M36|M11|and_loop:3:AND160|out1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y24_N12
cycloneii_lcell_comb \P2|A0|CG161|FA162|FAO2|out1 (
// Equation(s):
// \P2|A0|CG161|FA162|FAO2|out1~combout  = (\P1|flip_flops_loop:0:REG0|FF14|SR0|out1~1_combout  & (\P1|flip_flops_loop:1:REG0|FF14|SR0|out1~1_combout  & \P1|flip_flops_loop:2:REG0|FF14|SR0|out1~1_combout ))

	.dataa(\P1|flip_flops_loop:0:REG0|FF14|SR0|out1~1_combout ),
	.datab(vcc),
	.datac(\P1|flip_flops_loop:1:REG0|FF14|SR0|out1~1_combout ),
	.datad(\P1|flip_flops_loop:2:REG0|FF14|SR0|out1~1_combout ),
	.cin(gnd),
	.combout(\P2|A0|CG161|FA162|FAO2|out1~combout ),
	.cout());
// synopsys translate_off
defparam \P2|A0|CG161|FA162|FAO2|out1 .lut_mask = 16'hA000;
defparam \P2|A0|CG161|FA162|FAO2|out1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y24_N22
cycloneii_lcell_comb \P2|A2|FA163|FAO0|out1 (
// Equation(s):
// \P2|A2|FA163|FAO0|out1~combout  = \P0|flip_flops_loop:3:REG0|FF14|SR0|out1~1_combout  $ (\P1|flip_flops_loop:3:REG0|FF14|SR0|out1~1_combout  $ (((\P2|A0|CG161|FA162|FAO2|out1~combout ) # (!\operation~combout [0]))))

	.dataa(\P0|flip_flops_loop:3:REG0|FF14|SR0|out1~1_combout ),
	.datab(\operation~combout [0]),
	.datac(\P1|flip_flops_loop:3:REG0|FF14|SR0|out1~1_combout ),
	.datad(\P2|A0|CG161|FA162|FAO2|out1~combout ),
	.cin(gnd),
	.combout(\P2|A2|FA163|FAO0|out1~combout ),
	.cout());
// synopsys translate_off
defparam \P2|A2|FA163|FAO0|out1 .lut_mask = 16'hA569;
defparam \P2|A2|FA163|FAO0|out1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y23_N0
cycloneii_lcell_comb \P2|A2|FA163|FAO1|out1 (
// Equation(s):
// \P2|A2|FA163|FAO1|out1~combout  = \P2|A2|FA163|FAO0|out1~combout  $ (((\P2|A2|FA161|FAO4|out1~combout  & ((\P2|A1|M13|or_loop:2:OR160|out1~0_combout ) # (!\P0|flip_flops_loop:2:REG0|FF14|SR0|out1~1_combout ))) # (!\P2|A2|FA161|FAO4|out1~combout  & 
// (\P2|A1|M13|or_loop:2:OR160|out1~0_combout  & !\P0|flip_flops_loop:2:REG0|FF14|SR0|out1~1_combout ))))

	.dataa(\P2|A2|FA161|FAO4|out1~combout ),
	.datab(\P2|A1|M13|or_loop:2:OR160|out1~0_combout ),
	.datac(\P2|A2|FA163|FAO0|out1~combout ),
	.datad(\P0|flip_flops_loop:2:REG0|FF14|SR0|out1~1_combout ),
	.cin(gnd),
	.combout(\P2|A2|FA163|FAO1|out1~combout ),
	.cout());
// synopsys translate_off
defparam \P2|A2|FA163|FAO1|out1 .lut_mask = 16'h781E;
defparam \P2|A2|FA163|FAO1|out1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y23_N14
cycloneii_lcell_comb \P2|A7|M36|M11|and_loop:3:AND160|out1~1 (
// Equation(s):
// \P2|A7|M36|M11|and_loop:3:AND160|out1~1_combout  = (!\operation~combout [2] & ((\P2|A7|M36|M11|and_loop:3:AND160|out1~0_combout ) # ((!\operation~combout [1] & !\P2|A2|FA163|FAO1|out1~combout ))))

	.dataa(\P2|A7|M36|M11|and_loop:3:AND160|out1~0_combout ),
	.datab(\operation~combout [2]),
	.datac(\operation~combout [1]),
	.datad(\P2|A2|FA163|FAO1|out1~combout ),
	.cin(gnd),
	.combout(\P2|A7|M36|M11|and_loop:3:AND160|out1~1_combout ),
	.cout());
// synopsys translate_off
defparam \P2|A7|M36|M11|and_loop:3:AND160|out1~1 .lut_mask = 16'h2223;
defparam \P2|A7|M36|M11|and_loop:3:AND160|out1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y24_N16
cycloneii_lcell_comb \P2|A7|M36|M11|and_loop:4:AND160|out1~0 (
// Equation(s):
// \P2|A7|M36|M11|and_loop:4:AND160|out1~0_combout  = (\operation~combout [1] & ((\P1|flip_flops_loop:4:REG0|FF14|SR0|out1~1_combout  & (\operation~combout [0] & !\P0|flip_flops_loop:4:REG0|FF14|SR0|out1~1_combout )) # 
// (!\P1|flip_flops_loop:4:REG0|FF14|SR0|out1~1_combout  & ((\operation~combout [0]) # (!\P0|flip_flops_loop:4:REG0|FF14|SR0|out1~1_combout )))))

	.dataa(\P1|flip_flops_loop:4:REG0|FF14|SR0|out1~1_combout ),
	.datab(\operation~combout [1]),
	.datac(\operation~combout [0]),
	.datad(\P0|flip_flops_loop:4:REG0|FF14|SR0|out1~1_combout ),
	.cin(gnd),
	.combout(\P2|A7|M36|M11|and_loop:4:AND160|out1~0_combout ),
	.cout());
// synopsys translate_off
defparam \P2|A7|M36|M11|and_loop:4:AND160|out1~0 .lut_mask = 16'h40C4;
defparam \P2|A7|M36|M11|and_loop:4:AND160|out1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y24_N24
cycloneii_lcell_comb \P2|A1|M13|or_loop:1:OR160|out1~0 (
// Equation(s):
// \P2|A1|M13|or_loop:1:OR160|out1~0_combout  = \P1|flip_flops_loop:1:REG0|FF14|SR0|out1~1_combout  $ (((\P1|flip_flops_loop:0:REG0|FF14|SR0|out1~1_combout ) # (!\operation~combout [0])))

	.dataa(\operation~combout [0]),
	.datab(\P1|flip_flops_loop:0:REG0|FF14|SR0|out1~1_combout ),
	.datac(vcc),
	.datad(\P1|flip_flops_loop:1:REG0|FF14|SR0|out1~1_combout ),
	.cin(gnd),
	.combout(\P2|A1|M13|or_loop:1:OR160|out1~0_combout ),
	.cout());
// synopsys translate_off
defparam \P2|A1|M13|or_loop:1:OR160|out1~0 .lut_mask = 16'h22DD;
defparam \P2|A1|M13|or_loop:1:OR160|out1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y24_N28
cycloneii_lcell_comb \P2|A2|FA161|FAO4|out1 (
// Equation(s):
// \P2|A2|FA161|FAO4|out1~combout  = (\P0|flip_flops_loop:1:REG0|FF14|SR0|out1~1_combout  & (!\P1|flip_flops_loop:0:REG0|FF14|SR0|out1~1_combout  & (!\P0|flip_flops_loop:0:REG0|FF14|SR0|out1~1_combout  & \P2|A1|M13|or_loop:1:OR160|out1~0_combout ))) # 
// (!\P0|flip_flops_loop:1:REG0|FF14|SR0|out1~1_combout  & ((\P2|A1|M13|or_loop:1:OR160|out1~0_combout ) # ((!\P1|flip_flops_loop:0:REG0|FF14|SR0|out1~1_combout  & !\P0|flip_flops_loop:0:REG0|FF14|SR0|out1~1_combout ))))

	.dataa(\P1|flip_flops_loop:0:REG0|FF14|SR0|out1~1_combout ),
	.datab(\P0|flip_flops_loop:1:REG0|FF14|SR0|out1~1_combout ),
	.datac(\P0|flip_flops_loop:0:REG0|FF14|SR0|out1~1_combout ),
	.datad(\P2|A1|M13|or_loop:1:OR160|out1~0_combout ),
	.cin(gnd),
	.combout(\P2|A2|FA161|FAO4|out1~combout ),
	.cout());
// synopsys translate_off
defparam \P2|A2|FA161|FAO4|out1 .lut_mask = 16'h3701;
defparam \P2|A2|FA161|FAO4|out1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y24_N6
cycloneii_lcell_comb \P2|A2|FA163|FAO2|out1 (
// Equation(s):
// \P2|A2|FA163|FAO2|out1~combout  = (!\P2|A2|FA163|FAO0|out1~combout  & ((\P0|flip_flops_loop:2:REG0|FF14|SR0|out1~1_combout  & (\P2|A2|FA161|FAO4|out1~combout  & \P2|A1|M13|or_loop:2:OR160|out1~0_combout )) # 
// (!\P0|flip_flops_loop:2:REG0|FF14|SR0|out1~1_combout  & ((\P2|A2|FA161|FAO4|out1~combout ) # (\P2|A1|M13|or_loop:2:OR160|out1~0_combout )))))

	.dataa(\P0|flip_flops_loop:2:REG0|FF14|SR0|out1~1_combout ),
	.datab(\P2|A2|FA161|FAO4|out1~combout ),
	.datac(\P2|A1|M13|or_loop:2:OR160|out1~0_combout ),
	.datad(\P2|A2|FA163|FAO0|out1~combout ),
	.cin(gnd),
	.combout(\P2|A2|FA163|FAO2|out1~combout ),
	.cout());
// synopsys translate_off
defparam \P2|A2|FA163|FAO2|out1 .lut_mask = 16'h00D4;
defparam \P2|A2|FA163|FAO2|out1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y24_N4
cycloneii_lcell_comb \P2|A2|FA163|FAO3|out1 (
// Equation(s):
// \P2|A2|FA163|FAO3|out1~combout  = (!\P0|flip_flops_loop:3:REG0|FF14|SR0|out1~1_combout  & (\P1|flip_flops_loop:3:REG0|FF14|SR0|out1~1_combout  $ (((\P2|A0|CG161|FA162|FAO2|out1~combout ) # (!\operation~combout [0])))))

	.dataa(\P0|flip_flops_loop:3:REG0|FF14|SR0|out1~1_combout ),
	.datab(\operation~combout [0]),
	.datac(\P1|flip_flops_loop:3:REG0|FF14|SR0|out1~1_combout ),
	.datad(\P2|A0|CG161|FA162|FAO2|out1~combout ),
	.cin(gnd),
	.combout(\P2|A2|FA163|FAO3|out1~combout ),
	.cout());
// synopsys translate_off
defparam \P2|A2|FA163|FAO3|out1 .lut_mask = 16'h0541;
defparam \P2|A2|FA163|FAO3|out1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y24_N6
cycloneii_lcell_comb \P2|A2|FA164|FAO1|out1 (
// Equation(s):
// \P2|A2|FA164|FAO1|out1~combout  = \P2|A1|M13|or_loop:4:OR160|out1~0_combout  $ (\P0|flip_flops_loop:4:REG0|FF14|SR0|out1~1_combout  $ (((\P2|A2|FA163|FAO2|out1~combout ) # (\P2|A2|FA163|FAO3|out1~combout ))))

	.dataa(\P2|A1|M13|or_loop:4:OR160|out1~0_combout ),
	.datab(\P2|A2|FA163|FAO2|out1~combout ),
	.datac(\P2|A2|FA163|FAO3|out1~combout ),
	.datad(\P0|flip_flops_loop:4:REG0|FF14|SR0|out1~1_combout ),
	.cin(gnd),
	.combout(\P2|A2|FA164|FAO1|out1~combout ),
	.cout());
// synopsys translate_off
defparam \P2|A2|FA164|FAO1|out1 .lut_mask = 16'hA956;
defparam \P2|A2|FA164|FAO1|out1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y23_N20
cycloneii_lcell_comb \P2|A7|M36|M11|and_loop:4:AND160|out1~1 (
// Equation(s):
// \P2|A7|M36|M11|and_loop:4:AND160|out1~1_combout  = (!\operation~combout [2] & ((\P2|A7|M36|M11|and_loop:4:AND160|out1~0_combout ) # ((!\operation~combout [1] & !\P2|A2|FA164|FAO1|out1~combout ))))

	.dataa(\P2|A7|M36|M11|and_loop:4:AND160|out1~0_combout ),
	.datab(\operation~combout [2]),
	.datac(\operation~combout [1]),
	.datad(\P2|A2|FA164|FAO1|out1~combout ),
	.cin(gnd),
	.combout(\P2|A7|M36|M11|and_loop:4:AND160|out1~1_combout ),
	.cout());
// synopsys translate_off
defparam \P2|A7|M36|M11|and_loop:4:AND160|out1~1 .lut_mask = 16'h2223;
defparam \P2|A7|M36|M11|and_loop:4:AND160|out1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y24_N20
cycloneii_lcell_comb \P2|A1|M13|or_loop:4:OR160|out1~0 (
// Equation(s):
// \P2|A1|M13|or_loop:4:OR160|out1~0_combout  = \P1|flip_flops_loop:4:REG0|FF14|SR0|out1~1_combout  $ ((((\P1|flip_flops_loop:3:REG0|FF14|SR0|out1~1_combout  & \P2|A0|CG161|FA162|FAO2|out1~combout )) # (!\operation~combout [0])))

	.dataa(\P1|flip_flops_loop:4:REG0|FF14|SR0|out1~1_combout ),
	.datab(\operation~combout [0]),
	.datac(\P1|flip_flops_loop:3:REG0|FF14|SR0|out1~1_combout ),
	.datad(\P2|A0|CG161|FA162|FAO2|out1~combout ),
	.cin(gnd),
	.combout(\P2|A1|M13|or_loop:4:OR160|out1~0_combout ),
	.cout());
// synopsys translate_off
defparam \P2|A1|M13|or_loop:4:OR160|out1~0 .lut_mask = 16'h5999;
defparam \P2|A1|M13|or_loop:4:OR160|out1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y24_N18
cycloneii_lcell_comb \P2|A2|FA164|FAO4|out1 (
// Equation(s):
// \P2|A2|FA164|FAO4|out1~combout  = (\P0|flip_flops_loop:4:REG0|FF14|SR0|out1~1_combout  & (\P2|A1|M13|or_loop:4:OR160|out1~0_combout  & ((\P2|A2|FA163|FAO3|out1~combout ) # (\P2|A2|FA163|FAO2|out1~combout )))) # 
// (!\P0|flip_flops_loop:4:REG0|FF14|SR0|out1~1_combout  & ((\P2|A2|FA163|FAO3|out1~combout ) # ((\P2|A1|M13|or_loop:4:OR160|out1~0_combout ) # (\P2|A2|FA163|FAO2|out1~combout ))))

	.dataa(\P0|flip_flops_loop:4:REG0|FF14|SR0|out1~1_combout ),
	.datab(\P2|A2|FA163|FAO3|out1~combout ),
	.datac(\P2|A1|M13|or_loop:4:OR160|out1~0_combout ),
	.datad(\P2|A2|FA163|FAO2|out1~combout ),
	.cin(gnd),
	.combout(\P2|A2|FA164|FAO4|out1~combout ),
	.cout());
// synopsys translate_off
defparam \P2|A2|FA164|FAO4|out1 .lut_mask = 16'hF5D4;
defparam \P2|A2|FA164|FAO4|out1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y27_N24
cycloneii_lcell_comb \P2|A7|M36|M11|and_loop:5:AND160|out1~0 (
// Equation(s):
// \P2|A7|M36|M11|and_loop:5:AND160|out1~0_combout  = (!\operation~combout [1] & (\P2|A1|M13|or_loop:5:OR160|out1~0_combout  $ (\P2|A2|FA164|FAO4|out1~combout  $ (!\P0|flip_flops_loop:5:REG0|FF14|SR0|out1~1_combout ))))

	.dataa(\P2|A1|M13|or_loop:5:OR160|out1~0_combout ),
	.datab(\operation~combout [1]),
	.datac(\P2|A2|FA164|FAO4|out1~combout ),
	.datad(\P0|flip_flops_loop:5:REG0|FF14|SR0|out1~1_combout ),
	.cin(gnd),
	.combout(\P2|A7|M36|M11|and_loop:5:AND160|out1~0_combout ),
	.cout());
// synopsys translate_off
defparam \P2|A7|M36|M11|and_loop:5:AND160|out1~0 .lut_mask = 16'h1221;
defparam \P2|A7|M36|M11|and_loop:5:AND160|out1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y27_N26
cycloneii_lcell_comb \P2|A7|M36|M11|and_loop:5:AND160|out1~1 (
// Equation(s):
// \P2|A7|M36|M11|and_loop:5:AND160|out1~1_combout  = (\operation~combout [1] & ((\operation~combout [0] & ((!\P1|flip_flops_loop:5:REG0|FF14|SR0|out1~1_combout ) # (!\P0|flip_flops_loop:5:REG0|FF14|SR0|out1~1_combout ))) # (!\operation~combout [0] & 
// (!\P0|flip_flops_loop:5:REG0|FF14|SR0|out1~1_combout  & !\P1|flip_flops_loop:5:REG0|FF14|SR0|out1~1_combout ))))

	.dataa(\operation~combout [0]),
	.datab(\operation~combout [1]),
	.datac(\P0|flip_flops_loop:5:REG0|FF14|SR0|out1~1_combout ),
	.datad(\P1|flip_flops_loop:5:REG0|FF14|SR0|out1~1_combout ),
	.cin(gnd),
	.combout(\P2|A7|M36|M11|and_loop:5:AND160|out1~1_combout ),
	.cout());
// synopsys translate_off
defparam \P2|A7|M36|M11|and_loop:5:AND160|out1~1 .lut_mask = 16'h088C;
defparam \P2|A7|M36|M11|and_loop:5:AND160|out1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y27_N28
cycloneii_lcell_comb \P2|A7|M36|M11|and_loop:5:AND160|out1~2 (
// Equation(s):
// \P2|A7|M36|M11|and_loop:5:AND160|out1~2_combout  = (!\operation~combout [2] & ((\P2|A7|M36|M11|and_loop:5:AND160|out1~0_combout ) # (\P2|A7|M36|M11|and_loop:5:AND160|out1~1_combout )))

	.dataa(\P2|A7|M36|M11|and_loop:5:AND160|out1~0_combout ),
	.datab(\operation~combout [2]),
	.datac(\P2|A7|M36|M11|and_loop:5:AND160|out1~1_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\P2|A7|M36|M11|and_loop:5:AND160|out1~2_combout ),
	.cout());
// synopsys translate_off
defparam \P2|A7|M36|M11|and_loop:5:AND160|out1~2 .lut_mask = 16'h3232;
defparam \P2|A7|M36|M11|and_loop:5:AND160|out1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y24_N22
cycloneii_lcell_comb \P2|A0|CG161|FA163|FAO2|out1 (
// Equation(s):
// \P2|A0|CG161|FA163|FAO2|out1~combout  = (\P1|flip_flops_loop:1:REG0|FF14|SR0|out1~1_combout  & (\P1|flip_flops_loop:0:REG0|FF14|SR0|out1~1_combout  & (\P1|flip_flops_loop:2:REG0|FF14|SR0|out1~1_combout  & \P1|flip_flops_loop:3:REG0|FF14|SR0|out1~1_combout 
// )))

	.dataa(\P1|flip_flops_loop:1:REG0|FF14|SR0|out1~1_combout ),
	.datab(\P1|flip_flops_loop:0:REG0|FF14|SR0|out1~1_combout ),
	.datac(\P1|flip_flops_loop:2:REG0|FF14|SR0|out1~1_combout ),
	.datad(\P1|flip_flops_loop:3:REG0|FF14|SR0|out1~1_combout ),
	.cin(gnd),
	.combout(\P2|A0|CG161|FA163|FAO2|out1~combout ),
	.cout());
// synopsys translate_off
defparam \P2|A0|CG161|FA163|FAO2|out1 .lut_mask = 16'h8000;
defparam \P2|A0|CG161|FA163|FAO2|out1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y24_N26
cycloneii_lcell_comb \P2|A0|CG161|FA165|FAO2|out1 (
// Equation(s):
// \P2|A0|CG161|FA165|FAO2|out1~combout  = (\P1|flip_flops_loop:4:REG0|FF14|SR0|out1~1_combout  & (\P1|flip_flops_loop:5:REG0|FF14|SR0|out1~1_combout  & \P2|A0|CG161|FA163|FAO2|out1~combout ))

	.dataa(\P1|flip_flops_loop:4:REG0|FF14|SR0|out1~1_combout ),
	.datab(vcc),
	.datac(\P1|flip_flops_loop:5:REG0|FF14|SR0|out1~1_combout ),
	.datad(\P2|A0|CG161|FA163|FAO2|out1~combout ),
	.cin(gnd),
	.combout(\P2|A0|CG161|FA165|FAO2|out1~combout ),
	.cout());
// synopsys translate_off
defparam \P2|A0|CG161|FA165|FAO2|out1 .lut_mask = 16'hA000;
defparam \P2|A0|CG161|FA165|FAO2|out1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y24_N16
cycloneii_lcell_comb \P2|A1|M13|or_loop:6:OR160|out1~0 (
// Equation(s):
// \P2|A1|M13|or_loop:6:OR160|out1~0_combout  = \P1|flip_flops_loop:6:REG0|FF14|SR0|out1~1_combout  $ (((\P2|A0|CG161|FA165|FAO2|out1~combout ) # (!\operation~combout [0])))

	.dataa(vcc),
	.datab(\operation~combout [0]),
	.datac(\P1|flip_flops_loop:6:REG0|FF14|SR0|out1~1_combout ),
	.datad(\P2|A0|CG161|FA165|FAO2|out1~combout ),
	.cin(gnd),
	.combout(\P2|A1|M13|or_loop:6:OR160|out1~0_combout ),
	.cout());
// synopsys translate_off
defparam \P2|A1|M13|or_loop:6:OR160|out1~0 .lut_mask = 16'h0FC3;
defparam \P2|A1|M13|or_loop:6:OR160|out1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y27_N6
cycloneii_lcell_comb \P2|A7|M36|M11|and_loop:6:AND160|out1~0 (
// Equation(s):
// \P2|A7|M36|M11|and_loop:6:AND160|out1~0_combout  = \P2|A1|M13|or_loop:6:OR160|out1~0_combout  $ (((\P2|A1|M13|or_loop:5:OR160|out1~0_combout  & ((\P2|A2|FA164|FAO4|out1~combout ) # (!\P0|flip_flops_loop:5:REG0|FF14|SR0|out1~1_combout ))) # 
// (!\P2|A1|M13|or_loop:5:OR160|out1~0_combout  & (!\P0|flip_flops_loop:5:REG0|FF14|SR0|out1~1_combout  & \P2|A2|FA164|FAO4|out1~combout ))))

	.dataa(\P2|A1|M13|or_loop:5:OR160|out1~0_combout ),
	.datab(\P2|A1|M13|or_loop:6:OR160|out1~0_combout ),
	.datac(\P0|flip_flops_loop:5:REG0|FF14|SR0|out1~1_combout ),
	.datad(\P2|A2|FA164|FAO4|out1~combout ),
	.cin(gnd),
	.combout(\P2|A7|M36|M11|and_loop:6:AND160|out1~0_combout ),
	.cout());
// synopsys translate_off
defparam \P2|A7|M36|M11|and_loop:6:AND160|out1~0 .lut_mask = 16'h63C6;
defparam \P2|A7|M36|M11|and_loop:6:AND160|out1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y27_N0
cycloneii_lcell_comb \P2|A7|M36|M11|and_loop:6:AND160|out1~1 (
// Equation(s):
// \P2|A7|M36|M11|and_loop:6:AND160|out1~1_combout  = (\operation~combout [0] & (\P0|flip_flops_loop:6:REG0|FF14|SR0|out1~1_combout  & ((\P1|flip_flops_loop:6:REG0|FF14|SR0|out1~1_combout ) # (!\operation~combout [1])))) # (!\operation~combout [0] & 
// ((\P0|flip_flops_loop:6:REG0|FF14|SR0|out1~1_combout ) # ((\operation~combout [1] & \P1|flip_flops_loop:6:REG0|FF14|SR0|out1~1_combout ))))

	.dataa(\operation~combout [0]),
	.datab(\operation~combout [1]),
	.datac(\P1|flip_flops_loop:6:REG0|FF14|SR0|out1~1_combout ),
	.datad(\P0|flip_flops_loop:6:REG0|FF14|SR0|out1~1_combout ),
	.cin(gnd),
	.combout(\P2|A7|M36|M11|and_loop:6:AND160|out1~1_combout ),
	.cout());
// synopsys translate_off
defparam \P2|A7|M36|M11|and_loop:6:AND160|out1~1 .lut_mask = 16'hF740;
defparam \P2|A7|M36|M11|and_loop:6:AND160|out1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y27_N18
cycloneii_lcell_comb \P2|A7|M36|M11|and_loop:6:AND160|out1~2 (
// Equation(s):
// \P2|A7|M36|M11|and_loop:6:AND160|out1~2_combout  = (!\operation~combout [2] & (\P2|A7|M36|M11|and_loop:6:AND160|out1~1_combout  $ (((\operation~combout [1]) # (!\P2|A7|M36|M11|and_loop:6:AND160|out1~0_combout )))))

	.dataa(\P2|A7|M36|M11|and_loop:6:AND160|out1~0_combout ),
	.datab(\P2|A7|M36|M11|and_loop:6:AND160|out1~1_combout ),
	.datac(\operation~combout [2]),
	.datad(\operation~combout [1]),
	.cin(gnd),
	.combout(\P2|A7|M36|M11|and_loop:6:AND160|out1~2_combout ),
	.cout());
// synopsys translate_off
defparam \P2|A7|M36|M11|and_loop:6:AND160|out1~2 .lut_mask = 16'h0309;
defparam \P2|A7|M36|M11|and_loop:6:AND160|out1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y24_N18
cycloneii_lcell_comb \P2|A7|M36|M11|and_loop:7:AND160|out1~1 (
// Equation(s):
// \P2|A7|M36|M11|and_loop:7:AND160|out1~1_combout  = (\operation~combout [1] & ((\operation~combout [0] & ((!\P1|flip_flops_loop:7:REG0|FF14|SR0|out1~1_combout ) # (!\P0|flip_flops_loop:7:REG0|FF14|SR0|out1~1_combout ))) # (!\operation~combout [0] & 
// (!\P0|flip_flops_loop:7:REG0|FF14|SR0|out1~1_combout  & !\P1|flip_flops_loop:7:REG0|FF14|SR0|out1~1_combout ))))

	.dataa(\operation~combout [0]),
	.datab(\operation~combout [1]),
	.datac(\P0|flip_flops_loop:7:REG0|FF14|SR0|out1~1_combout ),
	.datad(\P1|flip_flops_loop:7:REG0|FF14|SR0|out1~1_combout ),
	.cin(gnd),
	.combout(\P2|A7|M36|M11|and_loop:7:AND160|out1~1_combout ),
	.cout());
// synopsys translate_off
defparam \P2|A7|M36|M11|and_loop:7:AND160|out1~1 .lut_mask = 16'h088C;
defparam \P2|A7|M36|M11|and_loop:7:AND160|out1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y24_N2
cycloneii_lcell_comb \P2|A1|M13|or_loop:7:OR160|out1~0 (
// Equation(s):
// \P2|A1|M13|or_loop:7:OR160|out1~0_combout  = \P1|flip_flops_loop:7:REG0|FF14|SR0|out1~1_combout  $ ((((\P1|flip_flops_loop:6:REG0|FF14|SR0|out1~1_combout  & \P2|A0|CG161|FA165|FAO2|out1~combout )) # (!\operation~combout [0])))

	.dataa(\operation~combout [0]),
	.datab(\P1|flip_flops_loop:7:REG0|FF14|SR0|out1~1_combout ),
	.datac(\P1|flip_flops_loop:6:REG0|FF14|SR0|out1~1_combout ),
	.datad(\P2|A0|CG161|FA165|FAO2|out1~combout ),
	.cin(gnd),
	.combout(\P2|A1|M13|or_loop:7:OR160|out1~0_combout ),
	.cout());
// synopsys translate_off
defparam \P2|A1|M13|or_loop:7:OR160|out1~0 .lut_mask = 16'h3999;
defparam \P2|A1|M13|or_loop:7:OR160|out1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y24_N4
cycloneii_lcell_comb \P2|A1|M13|or_loop:5:OR160|out1~0 (
// Equation(s):
// \P2|A1|M13|or_loop:5:OR160|out1~0_combout  = \P1|flip_flops_loop:5:REG0|FF14|SR0|out1~1_combout  $ ((((\P1|flip_flops_loop:4:REG0|FF14|SR0|out1~1_combout  & \P2|A0|CG161|FA163|FAO2|out1~combout )) # (!\operation~combout [0])))

	.dataa(\P1|flip_flops_loop:4:REG0|FF14|SR0|out1~1_combout ),
	.datab(\P1|flip_flops_loop:5:REG0|FF14|SR0|out1~1_combout ),
	.datac(\operation~combout [0]),
	.datad(\P2|A0|CG161|FA163|FAO2|out1~combout ),
	.cin(gnd),
	.combout(\P2|A1|M13|or_loop:5:OR160|out1~0_combout ),
	.cout());
// synopsys translate_off
defparam \P2|A1|M13|or_loop:5:OR160|out1~0 .lut_mask = 16'h63C3;
defparam \P2|A1|M13|or_loop:5:OR160|out1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y24_N16
cycloneii_lcell_comb \P2|A2|FA166|FAO4|out1~0 (
// Equation(s):
// \P2|A2|FA166|FAO4|out1~0_combout  = (\P0|flip_flops_loop:5:REG0|FF14|SR0|out1~1_combout  & (\P2|A1|M13|or_loop:5:OR160|out1~0_combout  & \P2|A2|FA164|FAO4|out1~combout )) # (!\P0|flip_flops_loop:5:REG0|FF14|SR0|out1~1_combout  & 
// ((\P2|A1|M13|or_loop:5:OR160|out1~0_combout ) # (\P2|A2|FA164|FAO4|out1~combout )))

	.dataa(\P0|flip_flops_loop:5:REG0|FF14|SR0|out1~1_combout ),
	.datab(vcc),
	.datac(\P2|A1|M13|or_loop:5:OR160|out1~0_combout ),
	.datad(\P2|A2|FA164|FAO4|out1~combout ),
	.cin(gnd),
	.combout(\P2|A2|FA166|FAO4|out1~0_combout ),
	.cout());
// synopsys translate_off
defparam \P2|A2|FA166|FAO4|out1~0 .lut_mask = 16'hF550;
defparam \P2|A2|FA166|FAO4|out1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y24_N2
cycloneii_lcell_comb \P2|A2|FA166|FAO4|out1~1 (
// Equation(s):
// \P2|A2|FA166|FAO4|out1~1_combout  = (\P2|A1|M13|or_loop:6:OR160|out1~0_combout  & ((\P2|A2|FA166|FAO4|out1~0_combout ) # (!\P0|flip_flops_loop:6:REG0|FF14|SR0|out1~1_combout ))) # (!\P2|A1|M13|or_loop:6:OR160|out1~0_combout  & 
// (\P2|A2|FA166|FAO4|out1~0_combout  & !\P0|flip_flops_loop:6:REG0|FF14|SR0|out1~1_combout ))

	.dataa(vcc),
	.datab(\P2|A1|M13|or_loop:6:OR160|out1~0_combout ),
	.datac(\P2|A2|FA166|FAO4|out1~0_combout ),
	.datad(\P0|flip_flops_loop:6:REG0|FF14|SR0|out1~1_combout ),
	.cin(gnd),
	.combout(\P2|A2|FA166|FAO4|out1~1_combout ),
	.cout());
// synopsys translate_off
defparam \P2|A2|FA166|FAO4|out1~1 .lut_mask = 16'hC0FC;
defparam \P2|A2|FA166|FAO4|out1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y24_N24
cycloneii_lcell_comb \P2|A7|M36|M11|and_loop:7:AND160|out1~0 (
// Equation(s):
// \P2|A7|M36|M11|and_loop:7:AND160|out1~0_combout  = (!\operation~combout [1] & (\P2|A1|M13|or_loop:7:OR160|out1~0_combout  $ (\P0|flip_flops_loop:7:REG0|FF14|SR0|out1~1_combout  $ (!\P2|A2|FA166|FAO4|out1~1_combout ))))

	.dataa(\operation~combout [1]),
	.datab(\P2|A1|M13|or_loop:7:OR160|out1~0_combout ),
	.datac(\P0|flip_flops_loop:7:REG0|FF14|SR0|out1~1_combout ),
	.datad(\P2|A2|FA166|FAO4|out1~1_combout ),
	.cin(gnd),
	.combout(\P2|A7|M36|M11|and_loop:7:AND160|out1~0_combout ),
	.cout());
// synopsys translate_off
defparam \P2|A7|M36|M11|and_loop:7:AND160|out1~0 .lut_mask = 16'h1441;
defparam \P2|A7|M36|M11|and_loop:7:AND160|out1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y24_N20
cycloneii_lcell_comb \P2|A7|M36|M11|and_loop:7:AND160|out1~2 (
// Equation(s):
// \P2|A7|M36|M11|and_loop:7:AND160|out1~2_combout  = (!\operation~combout [2] & ((\P2|A7|M36|M11|and_loop:7:AND160|out1~1_combout ) # (\P2|A7|M36|M11|and_loop:7:AND160|out1~0_combout )))

	.dataa(vcc),
	.datab(\P2|A7|M36|M11|and_loop:7:AND160|out1~1_combout ),
	.datac(\operation~combout [2]),
	.datad(\P2|A7|M36|M11|and_loop:7:AND160|out1~0_combout ),
	.cin(gnd),
	.combout(\P2|A7|M36|M11|and_loop:7:AND160|out1~2_combout ),
	.cout());
// synopsys translate_off
defparam \P2|A7|M36|M11|and_loop:7:AND160|out1~2 .lut_mask = 16'h0F0C;
defparam \P2|A7|M36|M11|and_loop:7:AND160|out1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y24_N20
cycloneii_lcell_comb \P2|A0|CG161|FA167|FAO2|out1 (
// Equation(s):
// \P2|A0|CG161|FA167|FAO2|out1~combout  = (\P1|flip_flops_loop:7:REG0|FF14|SR0|out1~1_combout  & (\P1|flip_flops_loop:6:REG0|FF14|SR0|out1~1_combout  & \P2|A0|CG161|FA165|FAO2|out1~combout ))

	.dataa(vcc),
	.datab(\P1|flip_flops_loop:7:REG0|FF14|SR0|out1~1_combout ),
	.datac(\P1|flip_flops_loop:6:REG0|FF14|SR0|out1~1_combout ),
	.datad(\P2|A0|CG161|FA165|FAO2|out1~combout ),
	.cin(gnd),
	.combout(\P2|A0|CG161|FA167|FAO2|out1~combout ),
	.cout());
// synopsys translate_off
defparam \P2|A0|CG161|FA167|FAO2|out1 .lut_mask = 16'hC000;
defparam \P2|A0|CG161|FA167|FAO2|out1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y24_N24
cycloneii_lcell_comb \P2|A2|FA168|FAO0|out1 (
// Equation(s):
// \P2|A2|FA168|FAO0|out1~combout  = \P1|flip_flops_loop:8:REG0|FF14|SR0|out1~1_combout  $ (\P0|flip_flops_loop:8:REG0|FF14|SR0|out1~1_combout  $ (((\P2|A0|CG161|FA167|FAO2|out1~combout ) # (!\operation~combout [0]))))

	.dataa(\P1|flip_flops_loop:8:REG0|FF14|SR0|out1~1_combout ),
	.datab(\operation~combout [0]),
	.datac(\P0|flip_flops_loop:8:REG0|FF14|SR0|out1~1_combout ),
	.datad(\P2|A0|CG161|FA167|FAO2|out1~combout ),
	.cin(gnd),
	.combout(\P2|A2|FA168|FAO0|out1~combout ),
	.cout());
// synopsys translate_off
defparam \P2|A2|FA168|FAO0|out1 .lut_mask = 16'hA569;
defparam \P2|A2|FA168|FAO0|out1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y24_N30
cycloneii_lcell_comb \P2|A2|FA168|FAO1|out1 (
// Equation(s):
// \P2|A2|FA168|FAO1|out1~combout  = \P2|A2|FA168|FAO0|out1~combout  $ (((\P2|A1|M13|or_loop:7:OR160|out1~0_combout  & ((\P2|A2|FA166|FAO4|out1~1_combout ) # (!\P0|flip_flops_loop:7:REG0|FF14|SR0|out1~1_combout ))) # 
// (!\P2|A1|M13|or_loop:7:OR160|out1~0_combout  & (\P2|A2|FA166|FAO4|out1~1_combout  & !\P0|flip_flops_loop:7:REG0|FF14|SR0|out1~1_combout ))))

	.dataa(\P2|A1|M13|or_loop:7:OR160|out1~0_combout ),
	.datab(\P2|A2|FA166|FAO4|out1~1_combout ),
	.datac(\P2|A2|FA168|FAO0|out1~combout ),
	.datad(\P0|flip_flops_loop:7:REG0|FF14|SR0|out1~1_combout ),
	.cin(gnd),
	.combout(\P2|A2|FA168|FAO1|out1~combout ),
	.cout());
// synopsys translate_off
defparam \P2|A2|FA168|FAO1|out1 .lut_mask = 16'h781E;
defparam \P2|A2|FA168|FAO1|out1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y24_N14
cycloneii_lcell_comb \P2|A7|M36|M11|and_loop:8:AND160|out1~0 (
// Equation(s):
// \P2|A7|M36|M11|and_loop:8:AND160|out1~0_combout  = (\operation~combout [1] & ((\operation~combout [0] & ((!\P0|flip_flops_loop:8:REG0|FF14|SR0|out1~1_combout ) # (!\P1|flip_flops_loop:8:REG0|FF14|SR0|out1~1_combout ))) # (!\operation~combout [0] & 
// (!\P1|flip_flops_loop:8:REG0|FF14|SR0|out1~1_combout  & !\P0|flip_flops_loop:8:REG0|FF14|SR0|out1~1_combout ))))

	.dataa(\operation~combout [0]),
	.datab(\operation~combout [1]),
	.datac(\P1|flip_flops_loop:8:REG0|FF14|SR0|out1~1_combout ),
	.datad(\P0|flip_flops_loop:8:REG0|FF14|SR0|out1~1_combout ),
	.cin(gnd),
	.combout(\P2|A7|M36|M11|and_loop:8:AND160|out1~0_combout ),
	.cout());
// synopsys translate_off
defparam \P2|A7|M36|M11|and_loop:8:AND160|out1~0 .lut_mask = 16'h088C;
defparam \P2|A7|M36|M11|and_loop:8:AND160|out1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y24_N4
cycloneii_lcell_comb \P2|A7|M36|M11|and_loop:8:AND160|out1~1 (
// Equation(s):
// \P2|A7|M36|M11|and_loop:8:AND160|out1~1_combout  = (!\operation~combout [2] & ((\P2|A7|M36|M11|and_loop:8:AND160|out1~0_combout ) # ((!\operation~combout [1] & !\P2|A2|FA168|FAO1|out1~combout ))))

	.dataa(\operation~combout [2]),
	.datab(\operation~combout [1]),
	.datac(\P2|A2|FA168|FAO1|out1~combout ),
	.datad(\P2|A7|M36|M11|and_loop:8:AND160|out1~0_combout ),
	.cin(gnd),
	.combout(\P2|A7|M36|M11|and_loop:8:AND160|out1~1_combout ),
	.cout());
// synopsys translate_off
defparam \P2|A7|M36|M11|and_loop:8:AND160|out1~1 .lut_mask = 16'h5501;
defparam \P2|A7|M36|M11|and_loop:8:AND160|out1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y24_N26
cycloneii_lcell_comb \P2|A2|FA168|FAO3|out1 (
// Equation(s):
// \P2|A2|FA168|FAO3|out1~combout  = (!\P0|flip_flops_loop:8:REG0|FF14|SR0|out1~1_combout  & (\P1|flip_flops_loop:8:REG0|FF14|SR0|out1~1_combout  $ (((\P2|A0|CG161|FA167|FAO2|out1~combout ) # (!\operation~combout [0])))))

	.dataa(\P1|flip_flops_loop:8:REG0|FF14|SR0|out1~1_combout ),
	.datab(\operation~combout [0]),
	.datac(\P0|flip_flops_loop:8:REG0|FF14|SR0|out1~1_combout ),
	.datad(\P2|A0|CG161|FA167|FAO2|out1~combout ),
	.cin(gnd),
	.combout(\P2|A2|FA168|FAO3|out1~combout ),
	.cout());
// synopsys translate_off
defparam \P2|A2|FA168|FAO3|out1 .lut_mask = 16'h0509;
defparam \P2|A2|FA168|FAO3|out1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y24_N18
cycloneii_lcell_comb \P2|A0|CG161|FA168|FAO2|out1 (
// Equation(s):
// \P2|A0|CG161|FA168|FAO2|out1~combout  = (\P1|flip_flops_loop:8:REG0|FF14|SR0|out1~1_combout  & (\P1|flip_flops_loop:7:REG0|FF14|SR0|out1~1_combout  & (\P1|flip_flops_loop:6:REG0|FF14|SR0|out1~1_combout  & \P2|A0|CG161|FA165|FAO2|out1~combout )))

	.dataa(\P1|flip_flops_loop:8:REG0|FF14|SR0|out1~1_combout ),
	.datab(\P1|flip_flops_loop:7:REG0|FF14|SR0|out1~1_combout ),
	.datac(\P1|flip_flops_loop:6:REG0|FF14|SR0|out1~1_combout ),
	.datad(\P2|A0|CG161|FA165|FAO2|out1~combout ),
	.cin(gnd),
	.combout(\P2|A0|CG161|FA168|FAO2|out1~combout ),
	.cout());
// synopsys translate_off
defparam \P2|A0|CG161|FA168|FAO2|out1 .lut_mask = 16'h8000;
defparam \P2|A0|CG161|FA168|FAO2|out1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y25_N14
cycloneii_lcell_comb \P2|A1|M13|or_loop:9:OR160|out1~0 (
// Equation(s):
// \P2|A1|M13|or_loop:9:OR160|out1~0_combout  = \P1|flip_flops_loop:9:REG0|FF14|SR0|out1~1_combout  $ (((\P2|A0|CG161|FA168|FAO2|out1~combout ) # (!\operation~combout [0])))

	.dataa(vcc),
	.datab(\operation~combout [0]),
	.datac(\P1|flip_flops_loop:9:REG0|FF14|SR0|out1~1_combout ),
	.datad(\P2|A0|CG161|FA168|FAO2|out1~combout ),
	.cin(gnd),
	.combout(\P2|A1|M13|or_loop:9:OR160|out1~0_combout ),
	.cout());
// synopsys translate_off
defparam \P2|A1|M13|or_loop:9:OR160|out1~0 .lut_mask = 16'h0FC3;
defparam \P2|A1|M13|or_loop:9:OR160|out1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y24_N0
cycloneii_lcell_comb \P2|A2|FA168|FAO2|out1 (
// Equation(s):
// \P2|A2|FA168|FAO2|out1~combout  = (!\P2|A2|FA168|FAO0|out1~combout  & ((\P2|A1|M13|or_loop:7:OR160|out1~0_combout  & ((\P2|A2|FA166|FAO4|out1~1_combout ) # (!\P0|flip_flops_loop:7:REG0|FF14|SR0|out1~1_combout ))) # 
// (!\P2|A1|M13|or_loop:7:OR160|out1~0_combout  & (!\P0|flip_flops_loop:7:REG0|FF14|SR0|out1~1_combout  & \P2|A2|FA166|FAO4|out1~1_combout ))))

	.dataa(\P2|A1|M13|or_loop:7:OR160|out1~0_combout ),
	.datab(\P0|flip_flops_loop:7:REG0|FF14|SR0|out1~1_combout ),
	.datac(\P2|A2|FA168|FAO0|out1~combout ),
	.datad(\P2|A2|FA166|FAO4|out1~1_combout ),
	.cin(gnd),
	.combout(\P2|A2|FA168|FAO2|out1~combout ),
	.cout());
// synopsys translate_off
defparam \P2|A2|FA168|FAO2|out1 .lut_mask = 16'h0B02;
defparam \P2|A2|FA168|FAO2|out1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y25_N28
cycloneii_lcell_comb \P2|A2|FA169|FAO1|out1 (
// Equation(s):
// \P2|A2|FA169|FAO1|out1~combout  = \P0|flip_flops_loop:9:REG0|FF14|SR0|out1~1_combout  $ (\P2|A1|M13|or_loop:9:OR160|out1~0_combout  $ (((\P2|A2|FA168|FAO3|out1~combout ) # (\P2|A2|FA168|FAO2|out1~combout ))))

	.dataa(\P0|flip_flops_loop:9:REG0|FF14|SR0|out1~1_combout ),
	.datab(\P2|A2|FA168|FAO3|out1~combout ),
	.datac(\P2|A1|M13|or_loop:9:OR160|out1~0_combout ),
	.datad(\P2|A2|FA168|FAO2|out1~combout ),
	.cin(gnd),
	.combout(\P2|A2|FA169|FAO1|out1~combout ),
	.cout());
// synopsys translate_off
defparam \P2|A2|FA169|FAO1|out1 .lut_mask = 16'hA596;
defparam \P2|A2|FA169|FAO1|out1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y25_N0
cycloneii_lcell_comb \P2|A7|M36|M11|and_loop:9:AND160|out1~0 (
// Equation(s):
// \P2|A7|M36|M11|and_loop:9:AND160|out1~0_combout  = (\operation~combout [1] & ((\operation~combout [0] & ((!\P0|flip_flops_loop:9:REG0|FF14|SR0|out1~1_combout ) # (!\P1|flip_flops_loop:9:REG0|FF14|SR0|out1~1_combout ))) # (!\operation~combout [0] & 
// (!\P1|flip_flops_loop:9:REG0|FF14|SR0|out1~1_combout  & !\P0|flip_flops_loop:9:REG0|FF14|SR0|out1~1_combout ))))

	.dataa(\operation~combout [1]),
	.datab(\operation~combout [0]),
	.datac(\P1|flip_flops_loop:9:REG0|FF14|SR0|out1~1_combout ),
	.datad(\P0|flip_flops_loop:9:REG0|FF14|SR0|out1~1_combout ),
	.cin(gnd),
	.combout(\P2|A7|M36|M11|and_loop:9:AND160|out1~0_combout ),
	.cout());
// synopsys translate_off
defparam \P2|A7|M36|M11|and_loop:9:AND160|out1~0 .lut_mask = 16'h088A;
defparam \P2|A7|M36|M11|and_loop:9:AND160|out1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y25_N10
cycloneii_lcell_comb \P2|A7|M36|M11|and_loop:9:AND160|out1~1 (
// Equation(s):
// \P2|A7|M36|M11|and_loop:9:AND160|out1~1_combout  = (!\operation~combout [2] & ((\P2|A7|M36|M11|and_loop:9:AND160|out1~0_combout ) # ((!\operation~combout [1] & !\P2|A2|FA169|FAO1|out1~combout ))))

	.dataa(\operation~combout [1]),
	.datab(\operation~combout [2]),
	.datac(\P2|A2|FA169|FAO1|out1~combout ),
	.datad(\P2|A7|M36|M11|and_loop:9:AND160|out1~0_combout ),
	.cin(gnd),
	.combout(\P2|A7|M36|M11|and_loop:9:AND160|out1~1_combout ),
	.cout());
// synopsys translate_off
defparam \P2|A7|M36|M11|and_loop:9:AND160|out1~1 .lut_mask = 16'h3301;
defparam \P2|A7|M36|M11|and_loop:9:AND160|out1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y24_N12
cycloneii_lcell_comb \P2|A7|M36|M11|and_loop:10:AND160|out1~1 (
// Equation(s):
// \P2|A7|M36|M11|and_loop:10:AND160|out1~1_combout  = (\operation~combout [1] & ((\operation~combout [0] & ((!\P1|flip_flops_loop:10:REG0|FF14|SR0|out1~1_combout ) # (!\P0|flip_flops_loop:10:REG0|FF14|SR0|out1~1_combout ))) # (!\operation~combout [0] & 
// (!\P0|flip_flops_loop:10:REG0|FF14|SR0|out1~1_combout  & !\P1|flip_flops_loop:10:REG0|FF14|SR0|out1~1_combout ))))

	.dataa(\operation~combout [0]),
	.datab(\operation~combout [1]),
	.datac(\P0|flip_flops_loop:10:REG0|FF14|SR0|out1~1_combout ),
	.datad(\P1|flip_flops_loop:10:REG0|FF14|SR0|out1~1_combout ),
	.cin(gnd),
	.combout(\P2|A7|M36|M11|and_loop:10:AND160|out1~1_combout ),
	.cout());
// synopsys translate_off
defparam \P2|A7|M36|M11|and_loop:10:AND160|out1~1 .lut_mask = 16'h088C;
defparam \P2|A7|M36|M11|and_loop:10:AND160|out1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y24_N8
cycloneii_lcell_comb \P2|A2|FA169|FAO4|out1 (
// Equation(s):
// \P2|A2|FA169|FAO4|out1~combout  = (\P0|flip_flops_loop:9:REG0|FF14|SR0|out1~1_combout  & (\P2|A1|M13|or_loop:9:OR160|out1~0_combout  & ((\P2|A2|FA168|FAO3|out1~combout ) # (\P2|A2|FA168|FAO2|out1~combout )))) # 
// (!\P0|flip_flops_loop:9:REG0|FF14|SR0|out1~1_combout  & ((\P2|A1|M13|or_loop:9:OR160|out1~0_combout ) # ((\P2|A2|FA168|FAO3|out1~combout ) # (\P2|A2|FA168|FAO2|out1~combout ))))

	.dataa(\P0|flip_flops_loop:9:REG0|FF14|SR0|out1~1_combout ),
	.datab(\P2|A1|M13|or_loop:9:OR160|out1~0_combout ),
	.datac(\P2|A2|FA168|FAO3|out1~combout ),
	.datad(\P2|A2|FA168|FAO2|out1~combout ),
	.cin(gnd),
	.combout(\P2|A2|FA169|FAO4|out1~combout ),
	.cout());
// synopsys translate_off
defparam \P2|A2|FA169|FAO4|out1 .lut_mask = 16'hDDD4;
defparam \P2|A2|FA169|FAO4|out1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y24_N30
cycloneii_lcell_comb \P2|A7|M36|M11|and_loop:10:AND160|out1~0 (
// Equation(s):
// \P2|A7|M36|M11|and_loop:10:AND160|out1~0_combout  = (!\operation~combout [1] & (\P2|A1|M13|or_loop:10:OR160|out1~0_combout  $ (\P0|flip_flops_loop:10:REG0|FF14|SR0|out1~1_combout  $ (!\P2|A2|FA169|FAO4|out1~combout ))))

	.dataa(\P2|A1|M13|or_loop:10:OR160|out1~0_combout ),
	.datab(\operation~combout [1]),
	.datac(\P0|flip_flops_loop:10:REG0|FF14|SR0|out1~1_combout ),
	.datad(\P2|A2|FA169|FAO4|out1~combout ),
	.cin(gnd),
	.combout(\P2|A7|M36|M11|and_loop:10:AND160|out1~0_combout ),
	.cout());
// synopsys translate_off
defparam \P2|A7|M36|M11|and_loop:10:AND160|out1~0 .lut_mask = 16'h1221;
defparam \P2|A7|M36|M11|and_loop:10:AND160|out1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y24_N2
cycloneii_lcell_comb \P2|A7|M36|M11|and_loop:10:AND160|out1~2 (
// Equation(s):
// \P2|A7|M36|M11|and_loop:10:AND160|out1~2_combout  = (!\operation~combout [2] & ((\P2|A7|M36|M11|and_loop:10:AND160|out1~1_combout ) # (\P2|A7|M36|M11|and_loop:10:AND160|out1~0_combout )))

	.dataa(\P2|A7|M36|M11|and_loop:10:AND160|out1~1_combout ),
	.datab(\P2|A7|M36|M11|and_loop:10:AND160|out1~0_combout ),
	.datac(\operation~combout [2]),
	.datad(vcc),
	.cin(gnd),
	.combout(\P2|A7|M36|M11|and_loop:10:AND160|out1~2_combout ),
	.cout());
// synopsys translate_off
defparam \P2|A7|M36|M11|and_loop:10:AND160|out1~2 .lut_mask = 16'h0E0E;
defparam \P2|A7|M36|M11|and_loop:10:AND160|out1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y28_N12
cycloneii_lcell_comb \P2|A0|CG161|FA1610|FAO2|out1 (
// Equation(s):
// \P2|A0|CG161|FA1610|FAO2|out1~combout  = (\P1|flip_flops_loop:10:REG0|FF14|SR0|out1~1_combout  & (\P1|flip_flops_loop:9:REG0|FF14|SR0|out1~1_combout  & \P2|A0|CG161|FA168|FAO2|out1~combout ))

	.dataa(vcc),
	.datab(\P1|flip_flops_loop:10:REG0|FF14|SR0|out1~1_combout ),
	.datac(\P1|flip_flops_loop:9:REG0|FF14|SR0|out1~1_combout ),
	.datad(\P2|A0|CG161|FA168|FAO2|out1~combout ),
	.cin(gnd),
	.combout(\P2|A0|CG161|FA1610|FAO2|out1~combout ),
	.cout());
// synopsys translate_off
defparam \P2|A0|CG161|FA1610|FAO2|out1 .lut_mask = 16'hC000;
defparam \P2|A0|CG161|FA1610|FAO2|out1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y28_N14
cycloneii_lcell_comb \P2|A2|FA1611|FAO0|out1 (
// Equation(s):
// \P2|A2|FA1611|FAO0|out1~combout  = \P0|flip_flops_loop:11:REG0|FF14|SR0|out1~1_combout  $ (\P1|flip_flops_loop:11:REG0|FF14|SR0|out1~1_combout  $ (((\P2|A0|CG161|FA1610|FAO2|out1~combout ) # (!\operation~combout [0]))))

	.dataa(\operation~combout [0]),
	.datab(\P0|flip_flops_loop:11:REG0|FF14|SR0|out1~1_combout ),
	.datac(\P1|flip_flops_loop:11:REG0|FF14|SR0|out1~1_combout ),
	.datad(\P2|A0|CG161|FA1610|FAO2|out1~combout ),
	.cin(gnd),
	.combout(\P2|A2|FA1611|FAO0|out1~combout ),
	.cout());
// synopsys translate_off
defparam \P2|A2|FA1611|FAO0|out1 .lut_mask = 16'hC369;
defparam \P2|A2|FA1611|FAO0|out1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y24_N0
cycloneii_lcell_comb \P2|A2|FA1611|FAO1|out1 (
// Equation(s):
// \P2|A2|FA1611|FAO1|out1~combout  = \P2|A2|FA1611|FAO0|out1~combout  $ (((\P2|A1|M13|or_loop:10:OR160|out1~0_combout  & ((\P2|A2|FA169|FAO4|out1~combout ) # (!\P0|flip_flops_loop:10:REG0|FF14|SR0|out1~1_combout ))) # 
// (!\P2|A1|M13|or_loop:10:OR160|out1~0_combout  & (!\P0|flip_flops_loop:10:REG0|FF14|SR0|out1~1_combout  & \P2|A2|FA169|FAO4|out1~combout ))))

	.dataa(\P2|A1|M13|or_loop:10:OR160|out1~0_combout ),
	.datab(\P2|A2|FA1611|FAO0|out1~combout ),
	.datac(\P0|flip_flops_loop:10:REG0|FF14|SR0|out1~1_combout ),
	.datad(\P2|A2|FA169|FAO4|out1~combout ),
	.cin(gnd),
	.combout(\P2|A2|FA1611|FAO1|out1~combout ),
	.cout());
// synopsys translate_off
defparam \P2|A2|FA1611|FAO1|out1 .lut_mask = 16'h63C6;
defparam \P2|A2|FA1611|FAO1|out1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y25_N12
cycloneii_lcell_comb \P2|A7|M36|M11|and_loop:11:AND160|out1~0 (
// Equation(s):
// \P2|A7|M36|M11|and_loop:11:AND160|out1~0_combout  = (\operation~combout [1] & ((\operation~combout [0] & ((!\P1|flip_flops_loop:11:REG0|FF14|SR0|out1~1_combout ) # (!\P0|flip_flops_loop:11:REG0|FF14|SR0|out1~1_combout ))) # (!\operation~combout [0] & 
// (!\P0|flip_flops_loop:11:REG0|FF14|SR0|out1~1_combout  & !\P1|flip_flops_loop:11:REG0|FF14|SR0|out1~1_combout ))))

	.dataa(\operation~combout [1]),
	.datab(\operation~combout [0]),
	.datac(\P0|flip_flops_loop:11:REG0|FF14|SR0|out1~1_combout ),
	.datad(\P1|flip_flops_loop:11:REG0|FF14|SR0|out1~1_combout ),
	.cin(gnd),
	.combout(\P2|A7|M36|M11|and_loop:11:AND160|out1~0_combout ),
	.cout());
// synopsys translate_off
defparam \P2|A7|M36|M11|and_loop:11:AND160|out1~0 .lut_mask = 16'h088A;
defparam \P2|A7|M36|M11|and_loop:11:AND160|out1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y24_N22
cycloneii_lcell_comb \P2|A7|M36|M11|and_loop:11:AND160|out1~1 (
// Equation(s):
// \P2|A7|M36|M11|and_loop:11:AND160|out1~1_combout  = (!\operation~combout [2] & ((\P2|A7|M36|M11|and_loop:11:AND160|out1~0_combout ) # ((!\P2|A2|FA1611|FAO1|out1~combout  & !\operation~combout [1]))))

	.dataa(\operation~combout [2]),
	.datab(\P2|A2|FA1611|FAO1|out1~combout ),
	.datac(\operation~combout [1]),
	.datad(\P2|A7|M36|M11|and_loop:11:AND160|out1~0_combout ),
	.cin(gnd),
	.combout(\P2|A7|M36|M11|and_loop:11:AND160|out1~1_combout ),
	.cout());
// synopsys translate_off
defparam \P2|A7|M36|M11|and_loop:11:AND160|out1~1 .lut_mask = 16'h5501;
defparam \P2|A7|M36|M11|and_loop:11:AND160|out1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y28_N28
cycloneii_lcell_comb \P2|A7|M36|M11|and_loop:12:AND160|out1~1 (
// Equation(s):
// \P2|A7|M36|M11|and_loop:12:AND160|out1~1_combout  = (!\operation~combout [2] & \operation~combout [1])

	.dataa(vcc),
	.datab(vcc),
	.datac(\operation~combout [2]),
	.datad(\operation~combout [1]),
	.cin(gnd),
	.combout(\P2|A7|M36|M11|and_loop:12:AND160|out1~1_combout ),
	.cout());
// synopsys translate_off
defparam \P2|A7|M36|M11|and_loop:12:AND160|out1~1 .lut_mask = 16'h0F00;
defparam \P2|A7|M36|M11|and_loop:12:AND160|out1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y28_N28
cycloneii_lcell_comb \P2|A7|M36|M11|and_loop:12:AND160|out1~2 (
// Equation(s):
// \P2|A7|M36|M11|and_loop:12:AND160|out1~2_combout  = (!\operation~combout [2] & !\operation~combout [1])

	.dataa(vcc),
	.datab(vcc),
	.datac(\operation~combout [2]),
	.datad(\operation~combout [1]),
	.cin(gnd),
	.combout(\P2|A7|M36|M11|and_loop:12:AND160|out1~2_combout ),
	.cout());
// synopsys translate_off
defparam \P2|A7|M36|M11|and_loop:12:AND160|out1~2 .lut_mask = 16'h000F;
defparam \P2|A7|M36|M11|and_loop:12:AND160|out1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y28_N20
cycloneii_lcell_comb \P2|A7|M36|M11|and_loop:12:AND160|out1~0 (
// Equation(s):
// \P2|A7|M36|M11|and_loop:12:AND160|out1~0_combout  = (\operation~combout [0] & ((!\P1|flip_flops_loop:12:REG0|FF14|SR0|out1~1_combout ) # (!\P0|flip_flops_loop:12:REG0|FF14|SR0|out1~1_combout ))) # (!\operation~combout [0] & 
// (!\P0|flip_flops_loop:12:REG0|FF14|SR0|out1~1_combout  & !\P1|flip_flops_loop:12:REG0|FF14|SR0|out1~1_combout ))

	.dataa(\operation~combout [0]),
	.datab(\P0|flip_flops_loop:12:REG0|FF14|SR0|out1~1_combout ),
	.datac(\P1|flip_flops_loop:12:REG0|FF14|SR0|out1~1_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\P2|A7|M36|M11|and_loop:12:AND160|out1~0_combout ),
	.cout());
// synopsys translate_off
defparam \P2|A7|M36|M11|and_loop:12:AND160|out1~0 .lut_mask = 16'h2B2B;
defparam \P2|A7|M36|M11|and_loop:12:AND160|out1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y28_N4
cycloneii_lcell_comb \P2|A2|FA1611|FAO3|out1 (
// Equation(s):
// \P2|A2|FA1611|FAO3|out1~combout  = (!\P0|flip_flops_loop:11:REG0|FF14|SR0|out1~1_combout  & (\P1|flip_flops_loop:11:REG0|FF14|SR0|out1~1_combout  $ (((\P2|A0|CG161|FA1610|FAO2|out1~combout ) # (!\operation~combout [0])))))

	.dataa(\operation~combout [0]),
	.datab(\P0|flip_flops_loop:11:REG0|FF14|SR0|out1~1_combout ),
	.datac(\P1|flip_flops_loop:11:REG0|FF14|SR0|out1~1_combout ),
	.datad(\P2|A0|CG161|FA1610|FAO2|out1~combout ),
	.cin(gnd),
	.combout(\P2|A2|FA1611|FAO3|out1~combout ),
	.cout());
// synopsys translate_off
defparam \P2|A2|FA1611|FAO3|out1 .lut_mask = 16'h0321;
defparam \P2|A2|FA1611|FAO3|out1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y28_N2
cycloneii_lcell_comb \P2|A2|FA1611|FAO2|out1 (
// Equation(s):
// \P2|A2|FA1611|FAO2|out1~combout  = (!\P2|A2|FA1611|FAO0|out1~combout  & ((\P2|A1|M13|or_loop:10:OR160|out1~0_combout  & ((\P2|A2|FA169|FAO4|out1~combout ) # (!\P0|flip_flops_loop:10:REG0|FF14|SR0|out1~1_combout ))) # 
// (!\P2|A1|M13|or_loop:10:OR160|out1~0_combout  & (!\P0|flip_flops_loop:10:REG0|FF14|SR0|out1~1_combout  & \P2|A2|FA169|FAO4|out1~combout ))))

	.dataa(\P2|A1|M13|or_loop:10:OR160|out1~0_combout ),
	.datab(\P2|A2|FA1611|FAO0|out1~combout ),
	.datac(\P0|flip_flops_loop:10:REG0|FF14|SR0|out1~1_combout ),
	.datad(\P2|A2|FA169|FAO4|out1~combout ),
	.cin(gnd),
	.combout(\P2|A2|FA1611|FAO2|out1~combout ),
	.cout());
// synopsys translate_off
defparam \P2|A2|FA1611|FAO2|out1 .lut_mask = 16'h2302;
defparam \P2|A2|FA1611|FAO2|out1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y28_N18
cycloneii_lcell_comb \P2|A2|FA1612|FAO1|out1 (
// Equation(s):
// \P2|A2|FA1612|FAO1|out1~combout  = \P2|A1|M13|or_loop:12:OR160|out1~0_combout  $ (\P0|flip_flops_loop:12:REG0|FF14|SR0|out1~1_combout  $ (((\P2|A2|FA1611|FAO3|out1~combout ) # (\P2|A2|FA1611|FAO2|out1~combout ))))

	.dataa(\P2|A1|M13|or_loop:12:OR160|out1~0_combout ),
	.datab(\P2|A2|FA1611|FAO3|out1~combout ),
	.datac(\P0|flip_flops_loop:12:REG0|FF14|SR0|out1~1_combout ),
	.datad(\P2|A2|FA1611|FAO2|out1~combout ),
	.cin(gnd),
	.combout(\P2|A2|FA1612|FAO1|out1~combout ),
	.cout());
// synopsys translate_off
defparam \P2|A2|FA1612|FAO1|out1 .lut_mask = 16'hA596;
defparam \P2|A2|FA1612|FAO1|out1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y28_N0
cycloneii_lcell_comb \P2|A7|M36|M11|and_loop:12:AND160|out1~3 (
// Equation(s):
// \P2|A7|M36|M11|and_loop:12:AND160|out1~3_combout  = (\P2|A7|M36|M11|and_loop:12:AND160|out1~1_combout  & ((\P2|A7|M36|M11|and_loop:12:AND160|out1~0_combout ) # ((\P2|A7|M36|M11|and_loop:12:AND160|out1~2_combout  & !\P2|A2|FA1612|FAO1|out1~combout )))) # 
// (!\P2|A7|M36|M11|and_loop:12:AND160|out1~1_combout  & (\P2|A7|M36|M11|and_loop:12:AND160|out1~2_combout  & ((!\P2|A2|FA1612|FAO1|out1~combout ))))

	.dataa(\P2|A7|M36|M11|and_loop:12:AND160|out1~1_combout ),
	.datab(\P2|A7|M36|M11|and_loop:12:AND160|out1~2_combout ),
	.datac(\P2|A7|M36|M11|and_loop:12:AND160|out1~0_combout ),
	.datad(\P2|A2|FA1612|FAO1|out1~combout ),
	.cin(gnd),
	.combout(\P2|A7|M36|M11|and_loop:12:AND160|out1~3_combout ),
	.cout());
// synopsys translate_off
defparam \P2|A7|M36|M11|and_loop:12:AND160|out1~3 .lut_mask = 16'hA0EC;
defparam \P2|A7|M36|M11|and_loop:12:AND160|out1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y28_N6
cycloneii_lcell_comb \P2|A0|CG161|FA1611|FAO2|out1 (
// Equation(s):
// \P2|A0|CG161|FA1611|FAO2|out1~combout  = (\P1|flip_flops_loop:9:REG0|FF14|SR0|out1~1_combout  & (\P1|flip_flops_loop:11:REG0|FF14|SR0|out1~1_combout  & (\P1|flip_flops_loop:10:REG0|FF14|SR0|out1~1_combout  & \P2|A0|CG161|FA168|FAO2|out1~combout )))

	.dataa(\P1|flip_flops_loop:9:REG0|FF14|SR0|out1~1_combout ),
	.datab(\P1|flip_flops_loop:11:REG0|FF14|SR0|out1~1_combout ),
	.datac(\P1|flip_flops_loop:10:REG0|FF14|SR0|out1~1_combout ),
	.datad(\P2|A0|CG161|FA168|FAO2|out1~combout ),
	.cin(gnd),
	.combout(\P2|A0|CG161|FA1611|FAO2|out1~combout ),
	.cout());
// synopsys translate_off
defparam \P2|A0|CG161|FA1611|FAO2|out1 .lut_mask = 16'h8000;
defparam \P2|A0|CG161|FA1611|FAO2|out1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y28_N24
cycloneii_lcell_comb \P2|A1|M13|or_loop:13:OR160|out1~0 (
// Equation(s):
// \P2|A1|M13|or_loop:13:OR160|out1~0_combout  = \P1|flip_flops_loop:13:REG0|FF14|SR0|out1~1_combout  $ ((((\P1|flip_flops_loop:12:REG0|FF14|SR0|out1~1_combout  & \P2|A0|CG161|FA1611|FAO2|out1~combout )) # (!\operation~combout [0])))

	.dataa(\operation~combout [0]),
	.datab(\P1|flip_flops_loop:13:REG0|FF14|SR0|out1~1_combout ),
	.datac(\P1|flip_flops_loop:12:REG0|FF14|SR0|out1~1_combout ),
	.datad(\P2|A0|CG161|FA1611|FAO2|out1~combout ),
	.cin(gnd),
	.combout(\P2|A1|M13|or_loop:13:OR160|out1~0_combout ),
	.cout());
// synopsys translate_off
defparam \P2|A1|M13|or_loop:13:OR160|out1~0 .lut_mask = 16'h3999;
defparam \P2|A1|M13|or_loop:13:OR160|out1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y28_N10
cycloneii_lcell_comb \P2|A2|FA1613|FAO0|out1 (
// Equation(s):
// \P2|A2|FA1613|FAO0|out1~combout  = \P2|A1|M13|or_loop:13:OR160|out1~0_combout  $ (\P0|flip_flops_loop:13:REG0|FF14|SR0|out1~1_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\P2|A1|M13|or_loop:13:OR160|out1~0_combout ),
	.datad(\P0|flip_flops_loop:13:REG0|FF14|SR0|out1~1_combout ),
	.cin(gnd),
	.combout(\P2|A2|FA1613|FAO0|out1~combout ),
	.cout());
// synopsys translate_off
defparam \P2|A2|FA1613|FAO0|out1 .lut_mask = 16'h0FF0;
defparam \P2|A2|FA1613|FAO0|out1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y28_N30
cycloneii_lcell_comb \P2|A7|M36|M11|and_loop:13:AND160|out1~0 (
// Equation(s):
// \P2|A7|M36|M11|and_loop:13:AND160|out1~0_combout  = (\P2|A7|M36|M11|and_loop:12:AND160|out1~1_combout  & ((\operation~combout [0] & ((!\P0|flip_flops_loop:13:REG0|FF14|SR0|out1~1_combout ) # (!\P1|flip_flops_loop:13:REG0|FF14|SR0|out1~1_combout ))) # 
// (!\operation~combout [0] & (!\P1|flip_flops_loop:13:REG0|FF14|SR0|out1~1_combout  & !\P0|flip_flops_loop:13:REG0|FF14|SR0|out1~1_combout ))))

	.dataa(\operation~combout [0]),
	.datab(\P2|A7|M36|M11|and_loop:12:AND160|out1~1_combout ),
	.datac(\P1|flip_flops_loop:13:REG0|FF14|SR0|out1~1_combout ),
	.datad(\P0|flip_flops_loop:13:REG0|FF14|SR0|out1~1_combout ),
	.cin(gnd),
	.combout(\P2|A7|M36|M11|and_loop:13:AND160|out1~0_combout ),
	.cout());
// synopsys translate_off
defparam \P2|A7|M36|M11|and_loop:13:AND160|out1~0 .lut_mask = 16'h088C;
defparam \P2|A7|M36|M11|and_loop:13:AND160|out1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y28_N26
cycloneii_lcell_comb \P2|A2|FA1612|FAO4|out1 (
// Equation(s):
// \P2|A2|FA1612|FAO4|out1~combout  = (\P2|A1|M13|or_loop:12:OR160|out1~0_combout  & ((\P2|A2|FA1611|FAO3|out1~combout ) # ((\P2|A2|FA1611|FAO2|out1~combout ) # (!\P0|flip_flops_loop:12:REG0|FF14|SR0|out1~1_combout )))) # 
// (!\P2|A1|M13|or_loop:12:OR160|out1~0_combout  & (!\P0|flip_flops_loop:12:REG0|FF14|SR0|out1~1_combout  & ((\P2|A2|FA1611|FAO3|out1~combout ) # (\P2|A2|FA1611|FAO2|out1~combout ))))

	.dataa(\P2|A1|M13|or_loop:12:OR160|out1~0_combout ),
	.datab(\P2|A2|FA1611|FAO3|out1~combout ),
	.datac(\P0|flip_flops_loop:12:REG0|FF14|SR0|out1~1_combout ),
	.datad(\P2|A2|FA1611|FAO2|out1~combout ),
	.cin(gnd),
	.combout(\P2|A2|FA1612|FAO4|out1~combout ),
	.cout());
// synopsys translate_off
defparam \P2|A2|FA1612|FAO4|out1 .lut_mask = 16'hAF8E;
defparam \P2|A2|FA1612|FAO4|out1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y28_N28
cycloneii_lcell_comb \P2|A7|M36|M11|and_loop:13:AND160|out1~1 (
// Equation(s):
// \P2|A7|M36|M11|and_loop:13:AND160|out1~1_combout  = (\P2|A7|M36|M11|and_loop:13:AND160|out1~0_combout ) # ((\P2|A7|M36|M11|and_loop:12:AND160|out1~2_combout  & (\P2|A2|FA1613|FAO0|out1~combout  $ (!\P2|A2|FA1612|FAO4|out1~combout ))))

	.dataa(\P2|A2|FA1613|FAO0|out1~combout ),
	.datab(\P2|A7|M36|M11|and_loop:12:AND160|out1~2_combout ),
	.datac(\P2|A7|M36|M11|and_loop:13:AND160|out1~0_combout ),
	.datad(\P2|A2|FA1612|FAO4|out1~combout ),
	.cin(gnd),
	.combout(\P2|A7|M36|M11|and_loop:13:AND160|out1~1_combout ),
	.cout());
// synopsys translate_off
defparam \P2|A7|M36|M11|and_loop:13:AND160|out1~1 .lut_mask = 16'hF8F4;
defparam \P2|A7|M36|M11|and_loop:13:AND160|out1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y28_N10
cycloneii_lcell_comb \P2|A2|FA1614|FAO0|out1 (
// Equation(s):
// \P2|A2|FA1614|FAO0|out1~combout  = \P1|flip_flops_loop:14:REG0|FF14|SR0|out1~1_combout  $ (\P0|flip_flops_loop:14:REG0|FF14|SR0|out1~1_combout  $ (((\P2|A0|CG161|FA1613|FAO2|out1~combout ) # (!\operation~combout [0]))))

	.dataa(\P2|A0|CG161|FA1613|FAO2|out1~combout ),
	.datab(\P1|flip_flops_loop:14:REG0|FF14|SR0|out1~1_combout ),
	.datac(\P0|flip_flops_loop:14:REG0|FF14|SR0|out1~1_combout ),
	.datad(\operation~combout [0]),
	.cin(gnd),
	.combout(\P2|A2|FA1614|FAO0|out1~combout ),
	.cout());
// synopsys translate_off
defparam \P2|A2|FA1614|FAO0|out1 .lut_mask = 16'h96C3;
defparam \P2|A2|FA1614|FAO0|out1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y28_N16
cycloneii_lcell_comb \P2|A2|FA1614|FAO1|out1 (
// Equation(s):
// \P2|A2|FA1614|FAO1|out1~combout  = \P2|A2|FA1614|FAO0|out1~combout  $ (((\P2|A2|FA1612|FAO4|out1~combout  & ((\P2|A1|M13|or_loop:13:OR160|out1~0_combout ) # (!\P0|flip_flops_loop:13:REG0|FF14|SR0|out1~1_combout ))) # (!\P2|A2|FA1612|FAO4|out1~combout  & 
// (\P2|A1|M13|or_loop:13:OR160|out1~0_combout  & !\P0|flip_flops_loop:13:REG0|FF14|SR0|out1~1_combout ))))

	.dataa(\P2|A2|FA1612|FAO4|out1~combout ),
	.datab(\P2|A1|M13|or_loop:13:OR160|out1~0_combout ),
	.datac(\P0|flip_flops_loop:13:REG0|FF14|SR0|out1~1_combout ),
	.datad(\P2|A2|FA1614|FAO0|out1~combout ),
	.cin(gnd),
	.combout(\P2|A2|FA1614|FAO1|out1~combout ),
	.cout());
// synopsys translate_off
defparam \P2|A2|FA1614|FAO1|out1 .lut_mask = 16'h718E;
defparam \P2|A2|FA1614|FAO1|out1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y28_N4
cycloneii_lcell_comb \P2|A7|M36|M11|and_loop:14:AND160|out1~2 (
// Equation(s):
// \P2|A7|M36|M11|and_loop:14:AND160|out1~2_combout  = (\P2|A7|M36|M11|and_loop:12:AND160|out1~1_combout  & ((\P1|flip_flops_loop:14:REG0|FF14|SR0|out1~1_combout  & (!\P0|flip_flops_loop:14:REG0|FF14|SR0|out1~1_combout  & \operation~combout [0])) # 
// (!\P1|flip_flops_loop:14:REG0|FF14|SR0|out1~1_combout  & ((\operation~combout [0]) # (!\P0|flip_flops_loop:14:REG0|FF14|SR0|out1~1_combout )))))

	.dataa(\P2|A7|M36|M11|and_loop:12:AND160|out1~1_combout ),
	.datab(\P1|flip_flops_loop:14:REG0|FF14|SR0|out1~1_combout ),
	.datac(\P0|flip_flops_loop:14:REG0|FF14|SR0|out1~1_combout ),
	.datad(\operation~combout [0]),
	.cin(gnd),
	.combout(\P2|A7|M36|M11|and_loop:14:AND160|out1~2_combout ),
	.cout());
// synopsys translate_off
defparam \P2|A7|M36|M11|and_loop:14:AND160|out1~2 .lut_mask = 16'h2A02;
defparam \P2|A7|M36|M11|and_loop:14:AND160|out1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y28_N12
cycloneii_lcell_comb \P2|A7|M36|M11|and_loop:14:AND160|out1~3 (
// Equation(s):
// \P2|A7|M36|M11|and_loop:14:AND160|out1~3_combout  = (\P2|A7|M36|M11|and_loop:14:AND160|out1~2_combout ) # ((!\P2|A2|FA1614|FAO1|out1~combout  & (!\operation~combout [2] & !\operation~combout [1])))

	.dataa(\P2|A2|FA1614|FAO1|out1~combout ),
	.datab(\P2|A7|M36|M11|and_loop:14:AND160|out1~2_combout ),
	.datac(\operation~combout [2]),
	.datad(\operation~combout [1]),
	.cin(gnd),
	.combout(\P2|A7|M36|M11|and_loop:14:AND160|out1~3_combout ),
	.cout());
// synopsys translate_off
defparam \P2|A7|M36|M11|and_loop:14:AND160|out1~3 .lut_mask = 16'hCCCD;
defparam \P2|A7|M36|M11|and_loop:14:AND160|out1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y28_N8
cycloneii_lcell_comb \P2|A1|M13|or_loop:15:OR160|out1~0 (
// Equation(s):
// \P2|A1|M13|or_loop:15:OR160|out1~0_combout  = \P1|flip_flops_loop:15:REG0|FF14|SR0|out1~1_combout  $ ((((\P2|A0|CG161|FA1613|FAO2|out1~combout  & \P1|flip_flops_loop:14:REG0|FF14|SR0|out1~1_combout )) # (!\operation~combout [0])))

	.dataa(\P2|A0|CG161|FA1613|FAO2|out1~combout ),
	.datab(\P1|flip_flops_loop:14:REG0|FF14|SR0|out1~1_combout ),
	.datac(\operation~combout [0]),
	.datad(\P1|flip_flops_loop:15:REG0|FF14|SR0|out1~1_combout ),
	.cin(gnd),
	.combout(\P2|A1|M13|or_loop:15:OR160|out1~0_combout ),
	.cout());
// synopsys translate_off
defparam \P2|A1|M13|or_loop:15:OR160|out1~0 .lut_mask = 16'h708F;
defparam \P2|A1|M13|or_loop:15:OR160|out1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y28_N2
cycloneii_lcell_comb \P2|A2|FA1614|FAO3|out1 (
// Equation(s):
// \P2|A2|FA1614|FAO3|out1~combout  = (!\P0|flip_flops_loop:14:REG0|FF14|SR0|out1~1_combout  & (\P1|flip_flops_loop:14:REG0|FF14|SR0|out1~1_combout  $ (((\P2|A0|CG161|FA1613|FAO2|out1~combout ) # (!\operation~combout [0])))))

	.dataa(\P2|A0|CG161|FA1613|FAO2|out1~combout ),
	.datab(\P0|flip_flops_loop:14:REG0|FF14|SR0|out1~1_combout ),
	.datac(\operation~combout [0]),
	.datad(\P1|flip_flops_loop:14:REG0|FF14|SR0|out1~1_combout ),
	.cin(gnd),
	.combout(\P2|A2|FA1614|FAO3|out1~combout ),
	.cout());
// synopsys translate_off
defparam \P2|A2|FA1614|FAO3|out1 .lut_mask = 16'h1023;
defparam \P2|A2|FA1614|FAO3|out1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y28_N24
cycloneii_lcell_comb \P2|A2|FA1615|FAO1|out1 (
// Equation(s):
// \P2|A2|FA1615|FAO1|out1~combout  = \P0|flip_flops_loop:15:REG0|FF14|SR0|out1~1_combout  $ (\P2|A1|M13|or_loop:15:OR160|out1~0_combout  $ (((\P2|A2|FA1614|FAO2|out1~combout ) # (\P2|A2|FA1614|FAO3|out1~combout ))))

	.dataa(\P2|A2|FA1614|FAO2|out1~combout ),
	.datab(\P0|flip_flops_loop:15:REG0|FF14|SR0|out1~1_combout ),
	.datac(\P2|A1|M13|or_loop:15:OR160|out1~0_combout ),
	.datad(\P2|A2|FA1614|FAO3|out1~combout ),
	.cin(gnd),
	.combout(\P2|A2|FA1615|FAO1|out1~combout ),
	.cout());
// synopsys translate_off
defparam \P2|A2|FA1615|FAO1|out1 .lut_mask = 16'hC396;
defparam \P2|A2|FA1615|FAO1|out1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y28_N18
cycloneii_lcell_comb \P2|A7|M36|M11|and_loop:15:AND160|out1~2 (
// Equation(s):
// \P2|A7|M36|M11|and_loop:15:AND160|out1~2_combout  = (\P2|A7|M36|M11|and_loop:12:AND160|out1~1_combout  & ((\operation~combout [0] & ((!\P1|flip_flops_loop:15:REG0|FF14|SR0|out1~1_combout ) # (!\P0|flip_flops_loop:15:REG0|FF14|SR0|out1~1_combout ))) # 
// (!\operation~combout [0] & (!\P0|flip_flops_loop:15:REG0|FF14|SR0|out1~1_combout  & !\P1|flip_flops_loop:15:REG0|FF14|SR0|out1~1_combout ))))

	.dataa(\P2|A7|M36|M11|and_loop:12:AND160|out1~1_combout ),
	.datab(\operation~combout [0]),
	.datac(\P0|flip_flops_loop:15:REG0|FF14|SR0|out1~1_combout ),
	.datad(\P1|flip_flops_loop:15:REG0|FF14|SR0|out1~1_combout ),
	.cin(gnd),
	.combout(\P2|A7|M36|M11|and_loop:15:AND160|out1~2_combout ),
	.cout());
// synopsys translate_off
defparam \P2|A7|M36|M11|and_loop:15:AND160|out1~2 .lut_mask = 16'h088A;
defparam \P2|A7|M36|M11|and_loop:15:AND160|out1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y28_N12
cycloneii_lcell_comb \P2|A7|M36|M11|and_loop:15:AND160|out1~3 (
// Equation(s):
// \P2|A7|M36|M11|and_loop:15:AND160|out1~3_combout  = (\P2|A7|M36|M11|and_loop:15:AND160|out1~2_combout ) # ((!\P2|A2|FA1615|FAO1|out1~combout  & (!\operation~combout [2] & !\operation~combout [1])))

	.dataa(\P2|A2|FA1615|FAO1|out1~combout ),
	.datab(\P2|A7|M36|M11|and_loop:15:AND160|out1~2_combout ),
	.datac(\operation~combout [2]),
	.datad(\operation~combout [1]),
	.cin(gnd),
	.combout(\P2|A7|M36|M11|and_loop:15:AND160|out1~3_combout ),
	.cout());
// synopsys translate_off
defparam \P2|A7|M36|M11|and_loop:15:AND160|out1~3 .lut_mask = 16'hCCCD;
defparam \P2|A7|M36|M11|and_loop:15:AND160|out1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y23_N28
cycloneii_lcell_comb \P3|flip_flops_loop:0:REG0|FF13|SR2|out1~1 (
// Equation(s):
// \P3|flip_flops_loop:0:REG0|FF13|SR2|out1~1_combout  = (\P2|A7|M36|M13|or_loop:0:OR160|out1~3_combout  & ((\P3|flip_flops_loop:0:REG0|FF13|SR2|out1~1_combout ) # ((\P3|flip_flops_loop:0:REG0|FF11|SR2|out1~1_combout ) # (!GLOBAL(\clock~clkctrl_outclk )))))

	.dataa(\P3|flip_flops_loop:0:REG0|FF13|SR2|out1~1_combout ),
	.datab(\P3|flip_flops_loop:0:REG0|FF11|SR2|out1~1_combout ),
	.datac(\P2|A7|M36|M13|or_loop:0:OR160|out1~3_combout ),
	.datad(\clock~clkctrl_outclk ),
	.cin(gnd),
	.combout(\P3|flip_flops_loop:0:REG0|FF13|SR2|out1~1_combout ),
	.cout());
// synopsys translate_off
defparam \P3|flip_flops_loop:0:REG0|FF13|SR2|out1~1 .lut_mask = 16'hE0F0;
defparam \P3|flip_flops_loop:0:REG0|FF13|SR2|out1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y23_N14
cycloneii_lcell_comb \P3|flip_flops_loop:0:REG0|FF11|SR2|out1~1 (
// Equation(s):
// \P3|flip_flops_loop:0:REG0|FF11|SR2|out1~1_combout  = (\clock~combout  & ((\P3|flip_flops_loop:0:REG0|FF11|SR2|out1~1_combout ) # (\P3|flip_flops_loop:0:REG0|FF13|SR2|out1~1_combout )))

	.dataa(\clock~combout ),
	.datab(\P3|flip_flops_loop:0:REG0|FF11|SR2|out1~1_combout ),
	.datac(vcc),
	.datad(\P3|flip_flops_loop:0:REG0|FF13|SR2|out1~1_combout ),
	.cin(gnd),
	.combout(\P3|flip_flops_loop:0:REG0|FF11|SR2|out1~1_combout ),
	.cout());
// synopsys translate_off
defparam \P3|flip_flops_loop:0:REG0|FF11|SR2|out1~1 .lut_mask = 16'hAA88;
defparam \P3|flip_flops_loop:0:REG0|FF11|SR2|out1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y23_N18
cycloneii_lcell_comb \P3|flip_flops_loop:0:REG0|FF14|SR0|out1~1 (
// Equation(s):
// \P3|flip_flops_loop:0:REG0|FF14|SR0|out1~1_combout  = (!\P3|flip_flops_loop:0:REG0|FF11|SR2|out1~1_combout  & ((\P3|flip_flops_loop:0:REG0|FF14|SR0|out1~1_combout ) # ((\clock~combout  & !\P3|flip_flops_loop:0:REG0|FF13|SR2|out1~1_combout ))))

	.dataa(\clock~combout ),
	.datab(\P3|flip_flops_loop:0:REG0|FF11|SR2|out1~1_combout ),
	.datac(\P3|flip_flops_loop:0:REG0|FF13|SR2|out1~1_combout ),
	.datad(\P3|flip_flops_loop:0:REG0|FF14|SR0|out1~1_combout ),
	.cin(gnd),
	.combout(\P3|flip_flops_loop:0:REG0|FF14|SR0|out1~1_combout ),
	.cout());
// synopsys translate_off
defparam \P3|flip_flops_loop:0:REG0|FF14|SR0|out1~1 .lut_mask = 16'h3302;
defparam \P3|flip_flops_loop:0:REG0|FF14|SR0|out1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y25_N4
cycloneii_lcell_comb \P3|flip_flops_loop:1:REG0|FF13|SR2|out1~1 (
// Equation(s):
// \P3|flip_flops_loop:1:REG0|FF13|SR2|out1~1_combout  = (\P2|A7|M36|M11|and_loop:1:AND160|out1~1_combout  & ((\P3|flip_flops_loop:1:REG0|FF11|SR2|out1~1_combout ) # ((\P3|flip_flops_loop:1:REG0|FF13|SR2|out1~1_combout ) # (!GLOBAL(\clock~clkctrl_outclk 
// )))))

	.dataa(\P2|A7|M36|M11|and_loop:1:AND160|out1~1_combout ),
	.datab(\P3|flip_flops_loop:1:REG0|FF11|SR2|out1~1_combout ),
	.datac(\P3|flip_flops_loop:1:REG0|FF13|SR2|out1~1_combout ),
	.datad(\clock~clkctrl_outclk ),
	.cin(gnd),
	.combout(\P3|flip_flops_loop:1:REG0|FF13|SR2|out1~1_combout ),
	.cout());
// synopsys translate_off
defparam \P3|flip_flops_loop:1:REG0|FF13|SR2|out1~1 .lut_mask = 16'hA8AA;
defparam \P3|flip_flops_loop:1:REG0|FF13|SR2|out1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y25_N18
cycloneii_lcell_comb \P3|flip_flops_loop:1:REG0|FF11|SR2|out1~1 (
// Equation(s):
// \P3|flip_flops_loop:1:REG0|FF11|SR2|out1~1_combout  = (\clock~combout  & ((\P3|flip_flops_loop:1:REG0|FF13|SR2|out1~1_combout ) # (\P3|flip_flops_loop:1:REG0|FF11|SR2|out1~1_combout )))

	.dataa(\clock~combout ),
	.datab(\P3|flip_flops_loop:1:REG0|FF13|SR2|out1~1_combout ),
	.datac(vcc),
	.datad(\P3|flip_flops_loop:1:REG0|FF11|SR2|out1~1_combout ),
	.cin(gnd),
	.combout(\P3|flip_flops_loop:1:REG0|FF11|SR2|out1~1_combout ),
	.cout());
// synopsys translate_off
defparam \P3|flip_flops_loop:1:REG0|FF11|SR2|out1~1 .lut_mask = 16'hAA88;
defparam \P3|flip_flops_loop:1:REG0|FF11|SR2|out1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y25_N14
cycloneii_lcell_comb \P3|flip_flops_loop:1:REG0|FF14|SR0|out1~1 (
// Equation(s):
// \P3|flip_flops_loop:1:REG0|FF14|SR0|out1~1_combout  = (!\P3|flip_flops_loop:1:REG0|FF11|SR2|out1~1_combout  & ((\P3|flip_flops_loop:1:REG0|FF14|SR0|out1~1_combout ) # ((\clock~combout  & !\P3|flip_flops_loop:1:REG0|FF13|SR2|out1~1_combout ))))

	.dataa(\clock~combout ),
	.datab(\P3|flip_flops_loop:1:REG0|FF11|SR2|out1~1_combout ),
	.datac(\P3|flip_flops_loop:1:REG0|FF13|SR2|out1~1_combout ),
	.datad(\P3|flip_flops_loop:1:REG0|FF14|SR0|out1~1_combout ),
	.cin(gnd),
	.combout(\P3|flip_flops_loop:1:REG0|FF14|SR0|out1~1_combout ),
	.cout());
// synopsys translate_off
defparam \P3|flip_flops_loop:1:REG0|FF14|SR0|out1~1 .lut_mask = 16'h3302;
defparam \P3|flip_flops_loop:1:REG0|FF14|SR0|out1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y23_N18
cycloneii_lcell_comb \P3|flip_flops_loop:2:REG0|FF13|SR2|out1~1 (
// Equation(s):
// \P3|flip_flops_loop:2:REG0|FF13|SR2|out1~1_combout  = (\P2|A7|M36|M11|and_loop:2:AND160|out1~2_combout  & ((\P3|flip_flops_loop:2:REG0|FF11|SR2|out1~1_combout ) # ((\P3|flip_flops_loop:2:REG0|FF13|SR2|out1~1_combout ) # (!GLOBAL(\clock~clkctrl_outclk 
// )))))

	.dataa(\P3|flip_flops_loop:2:REG0|FF11|SR2|out1~1_combout ),
	.datab(\P2|A7|M36|M11|and_loop:2:AND160|out1~2_combout ),
	.datac(\P3|flip_flops_loop:2:REG0|FF13|SR2|out1~1_combout ),
	.datad(\clock~clkctrl_outclk ),
	.cin(gnd),
	.combout(\P3|flip_flops_loop:2:REG0|FF13|SR2|out1~1_combout ),
	.cout());
// synopsys translate_off
defparam \P3|flip_flops_loop:2:REG0|FF13|SR2|out1~1 .lut_mask = 16'hC8CC;
defparam \P3|flip_flops_loop:2:REG0|FF13|SR2|out1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y23_N12
cycloneii_lcell_comb \P3|flip_flops_loop:2:REG0|FF11|SR2|out1~1 (
// Equation(s):
// \P3|flip_flops_loop:2:REG0|FF11|SR2|out1~1_combout  = (\clock~combout  & ((\P3|flip_flops_loop:2:REG0|FF11|SR2|out1~1_combout ) # (\P3|flip_flops_loop:2:REG0|FF13|SR2|out1~1_combout )))

	.dataa(\P3|flip_flops_loop:2:REG0|FF11|SR2|out1~1_combout ),
	.datab(\P3|flip_flops_loop:2:REG0|FF13|SR2|out1~1_combout ),
	.datac(vcc),
	.datad(\clock~combout ),
	.cin(gnd),
	.combout(\P3|flip_flops_loop:2:REG0|FF11|SR2|out1~1_combout ),
	.cout());
// synopsys translate_off
defparam \P3|flip_flops_loop:2:REG0|FF11|SR2|out1~1 .lut_mask = 16'hEE00;
defparam \P3|flip_flops_loop:2:REG0|FF11|SR2|out1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y23_N26
cycloneii_lcell_comb \P3|flip_flops_loop:2:REG0|FF14|SR0|out1~1 (
// Equation(s):
// \P3|flip_flops_loop:2:REG0|FF14|SR0|out1~1_combout  = (!\P3|flip_flops_loop:2:REG0|FF11|SR2|out1~1_combout  & ((\P3|flip_flops_loop:2:REG0|FF14|SR0|out1~1_combout ) # ((\clock~combout  & !\P3|flip_flops_loop:2:REG0|FF13|SR2|out1~1_combout ))))

	.dataa(\P3|flip_flops_loop:2:REG0|FF11|SR2|out1~1_combout ),
	.datab(\clock~combout ),
	.datac(\P3|flip_flops_loop:2:REG0|FF13|SR2|out1~1_combout ),
	.datad(\P3|flip_flops_loop:2:REG0|FF14|SR0|out1~1_combout ),
	.cin(gnd),
	.combout(\P3|flip_flops_loop:2:REG0|FF14|SR0|out1~1_combout ),
	.cout());
// synopsys translate_off
defparam \P3|flip_flops_loop:2:REG0|FF14|SR0|out1~1 .lut_mask = 16'h5504;
defparam \P3|flip_flops_loop:2:REG0|FF14|SR0|out1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y25_N30
cycloneii_lcell_comb \P3|flip_flops_loop:3:REG0|FF13|SR2|out1~1 (
// Equation(s):
// \P3|flip_flops_loop:3:REG0|FF13|SR2|out1~1_combout  = (\P2|A7|M36|M11|and_loop:3:AND160|out1~1_combout  & ((\P3|flip_flops_loop:3:REG0|FF11|SR2|out1~1_combout ) # ((\P3|flip_flops_loop:3:REG0|FF13|SR2|out1~1_combout ) # (!GLOBAL(\clock~clkctrl_outclk 
// )))))

	.dataa(\P3|flip_flops_loop:3:REG0|FF11|SR2|out1~1_combout ),
	.datab(\P3|flip_flops_loop:3:REG0|FF13|SR2|out1~1_combout ),
	.datac(\P2|A7|M36|M11|and_loop:3:AND160|out1~1_combout ),
	.datad(\clock~clkctrl_outclk ),
	.cin(gnd),
	.combout(\P3|flip_flops_loop:3:REG0|FF13|SR2|out1~1_combout ),
	.cout());
// synopsys translate_off
defparam \P3|flip_flops_loop:3:REG0|FF13|SR2|out1~1 .lut_mask = 16'hE0F0;
defparam \P3|flip_flops_loop:3:REG0|FF13|SR2|out1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y25_N20
cycloneii_lcell_comb \P3|flip_flops_loop:3:REG0|FF11|SR2|out1~1 (
// Equation(s):
// \P3|flip_flops_loop:3:REG0|FF11|SR2|out1~1_combout  = (\clock~combout  & ((\P3|flip_flops_loop:3:REG0|FF11|SR2|out1~1_combout ) # (\P3|flip_flops_loop:3:REG0|FF13|SR2|out1~1_combout )))

	.dataa(vcc),
	.datab(\clock~combout ),
	.datac(\P3|flip_flops_loop:3:REG0|FF11|SR2|out1~1_combout ),
	.datad(\P3|flip_flops_loop:3:REG0|FF13|SR2|out1~1_combout ),
	.cin(gnd),
	.combout(\P3|flip_flops_loop:3:REG0|FF11|SR2|out1~1_combout ),
	.cout());
// synopsys translate_off
defparam \P3|flip_flops_loop:3:REG0|FF11|SR2|out1~1 .lut_mask = 16'hCCC0;
defparam \P3|flip_flops_loop:3:REG0|FF11|SR2|out1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y25_N22
cycloneii_lcell_comb \P3|flip_flops_loop:3:REG0|FF14|SR0|out1~1 (
// Equation(s):
// \P3|flip_flops_loop:3:REG0|FF14|SR0|out1~1_combout  = (!\P3|flip_flops_loop:3:REG0|FF11|SR2|out1~1_combout  & ((\P3|flip_flops_loop:3:REG0|FF14|SR0|out1~1_combout ) # ((\clock~combout  & !\P3|flip_flops_loop:3:REG0|FF13|SR2|out1~1_combout ))))

	.dataa(\clock~combout ),
	.datab(\P3|flip_flops_loop:3:REG0|FF13|SR2|out1~1_combout ),
	.datac(\P3|flip_flops_loop:3:REG0|FF11|SR2|out1~1_combout ),
	.datad(\P3|flip_flops_loop:3:REG0|FF14|SR0|out1~1_combout ),
	.cin(gnd),
	.combout(\P3|flip_flops_loop:3:REG0|FF14|SR0|out1~1_combout ),
	.cout());
// synopsys translate_off
defparam \P3|flip_flops_loop:3:REG0|FF14|SR0|out1~1 .lut_mask = 16'h0F02;
defparam \P3|flip_flops_loop:3:REG0|FF14|SR0|out1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y23_N22
cycloneii_lcell_comb \P3|flip_flops_loop:4:REG0|FF13|SR2|out1~1 (
// Equation(s):
// \P3|flip_flops_loop:4:REG0|FF13|SR2|out1~1_combout  = (\P2|A7|M36|M11|and_loop:4:AND160|out1~1_combout  & ((\P3|flip_flops_loop:4:REG0|FF11|SR2|out1~1_combout ) # ((\P3|flip_flops_loop:4:REG0|FF13|SR2|out1~1_combout ) # (!GLOBAL(\clock~clkctrl_outclk 
// )))))

	.dataa(\P3|flip_flops_loop:4:REG0|FF11|SR2|out1~1_combout ),
	.datab(\P3|flip_flops_loop:4:REG0|FF13|SR2|out1~1_combout ),
	.datac(\clock~clkctrl_outclk ),
	.datad(\P2|A7|M36|M11|and_loop:4:AND160|out1~1_combout ),
	.cin(gnd),
	.combout(\P3|flip_flops_loop:4:REG0|FF13|SR2|out1~1_combout ),
	.cout());
// synopsys translate_off
defparam \P3|flip_flops_loop:4:REG0|FF13|SR2|out1~1 .lut_mask = 16'hEF00;
defparam \P3|flip_flops_loop:4:REG0|FF13|SR2|out1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y23_N24
cycloneii_lcell_comb \P3|flip_flops_loop:4:REG0|FF11|SR2|out1~1 (
// Equation(s):
// \P3|flip_flops_loop:4:REG0|FF11|SR2|out1~1_combout  = (\clock~combout  & ((\P3|flip_flops_loop:4:REG0|FF11|SR2|out1~1_combout ) # (\P3|flip_flops_loop:4:REG0|FF13|SR2|out1~1_combout )))

	.dataa(\P3|flip_flops_loop:4:REG0|FF11|SR2|out1~1_combout ),
	.datab(\P3|flip_flops_loop:4:REG0|FF13|SR2|out1~1_combout ),
	.datac(vcc),
	.datad(\clock~combout ),
	.cin(gnd),
	.combout(\P3|flip_flops_loop:4:REG0|FF11|SR2|out1~1_combout ),
	.cout());
// synopsys translate_off
defparam \P3|flip_flops_loop:4:REG0|FF11|SR2|out1~1 .lut_mask = 16'hEE00;
defparam \P3|flip_flops_loop:4:REG0|FF11|SR2|out1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y23_N16
cycloneii_lcell_comb \P3|flip_flops_loop:4:REG0|FF14|SR0|out1~1 (
// Equation(s):
// \P3|flip_flops_loop:4:REG0|FF14|SR0|out1~1_combout  = (!\P3|flip_flops_loop:4:REG0|FF11|SR2|out1~1_combout  & ((\P3|flip_flops_loop:4:REG0|FF14|SR0|out1~1_combout ) # ((\clock~combout  & !\P3|flip_flops_loop:4:REG0|FF13|SR2|out1~1_combout ))))

	.dataa(\P3|flip_flops_loop:4:REG0|FF11|SR2|out1~1_combout ),
	.datab(\clock~combout ),
	.datac(\P3|flip_flops_loop:4:REG0|FF14|SR0|out1~1_combout ),
	.datad(\P3|flip_flops_loop:4:REG0|FF13|SR2|out1~1_combout ),
	.cin(gnd),
	.combout(\P3|flip_flops_loop:4:REG0|FF14|SR0|out1~1_combout ),
	.cout());
// synopsys translate_off
defparam \P3|flip_flops_loop:4:REG0|FF14|SR0|out1~1 .lut_mask = 16'h5054;
defparam \P3|flip_flops_loop:4:REG0|FF14|SR0|out1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y27_N4
cycloneii_lcell_comb \P3|flip_flops_loop:5:REG0|FF13|SR2|out1~1 (
// Equation(s):
// \P3|flip_flops_loop:5:REG0|FF13|SR2|out1~1_combout  = (\P2|A7|M36|M11|and_loop:5:AND160|out1~2_combout  & ((\P3|flip_flops_loop:5:REG0|FF11|SR2|out1~1_combout ) # ((\P3|flip_flops_loop:5:REG0|FF13|SR2|out1~1_combout ) # (!GLOBAL(\clock~clkctrl_outclk 
// )))))

	.dataa(\P3|flip_flops_loop:5:REG0|FF11|SR2|out1~1_combout ),
	.datab(\P3|flip_flops_loop:5:REG0|FF13|SR2|out1~1_combout ),
	.datac(\P2|A7|M36|M11|and_loop:5:AND160|out1~2_combout ),
	.datad(\clock~clkctrl_outclk ),
	.cin(gnd),
	.combout(\P3|flip_flops_loop:5:REG0|FF13|SR2|out1~1_combout ),
	.cout());
// synopsys translate_off
defparam \P3|flip_flops_loop:5:REG0|FF13|SR2|out1~1 .lut_mask = 16'hE0F0;
defparam \P3|flip_flops_loop:5:REG0|FF13|SR2|out1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y27_N22
cycloneii_lcell_comb \P3|flip_flops_loop:5:REG0|FF11|SR2|out1~1 (
// Equation(s):
// \P3|flip_flops_loop:5:REG0|FF11|SR2|out1~1_combout  = (\clock~combout  & ((\P3|flip_flops_loop:5:REG0|FF13|SR2|out1~1_combout ) # (\P3|flip_flops_loop:5:REG0|FF11|SR2|out1~1_combout )))

	.dataa(vcc),
	.datab(\clock~combout ),
	.datac(\P3|flip_flops_loop:5:REG0|FF13|SR2|out1~1_combout ),
	.datad(\P3|flip_flops_loop:5:REG0|FF11|SR2|out1~1_combout ),
	.cin(gnd),
	.combout(\P3|flip_flops_loop:5:REG0|FF11|SR2|out1~1_combout ),
	.cout());
// synopsys translate_off
defparam \P3|flip_flops_loop:5:REG0|FF11|SR2|out1~1 .lut_mask = 16'hCCC0;
defparam \P3|flip_flops_loop:5:REG0|FF11|SR2|out1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y27_N30
cycloneii_lcell_comb \P3|flip_flops_loop:5:REG0|FF14|SR0|out1~1 (
// Equation(s):
// \P3|flip_flops_loop:5:REG0|FF14|SR0|out1~1_combout  = (!\P3|flip_flops_loop:5:REG0|FF11|SR2|out1~1_combout  & ((\P3|flip_flops_loop:5:REG0|FF14|SR0|out1~1_combout ) # ((!\P3|flip_flops_loop:5:REG0|FF13|SR2|out1~1_combout  & \clock~combout ))))

	.dataa(\P3|flip_flops_loop:5:REG0|FF14|SR0|out1~1_combout ),
	.datab(\P3|flip_flops_loop:5:REG0|FF11|SR2|out1~1_combout ),
	.datac(\P3|flip_flops_loop:5:REG0|FF13|SR2|out1~1_combout ),
	.datad(\clock~combout ),
	.cin(gnd),
	.combout(\P3|flip_flops_loop:5:REG0|FF14|SR0|out1~1_combout ),
	.cout());
// synopsys translate_off
defparam \P3|flip_flops_loop:5:REG0|FF14|SR0|out1~1 .lut_mask = 16'h2322;
defparam \P3|flip_flops_loop:5:REG0|FF14|SR0|out1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y27_N2
cycloneii_lcell_comb \P3|flip_flops_loop:6:REG0|FF11|SR2|out1~1 (
// Equation(s):
// \P3|flip_flops_loop:6:REG0|FF11|SR2|out1~1_combout  = (\clock~combout  & ((\P3|flip_flops_loop:6:REG0|FF13|SR2|out1~1_combout ) # (\P3|flip_flops_loop:6:REG0|FF11|SR2|out1~1_combout )))

	.dataa(vcc),
	.datab(\clock~combout ),
	.datac(\P3|flip_flops_loop:6:REG0|FF13|SR2|out1~1_combout ),
	.datad(\P3|flip_flops_loop:6:REG0|FF11|SR2|out1~1_combout ),
	.cin(gnd),
	.combout(\P3|flip_flops_loop:6:REG0|FF11|SR2|out1~1_combout ),
	.cout());
// synopsys translate_off
defparam \P3|flip_flops_loop:6:REG0|FF11|SR2|out1~1 .lut_mask = 16'hCCC0;
defparam \P3|flip_flops_loop:6:REG0|FF11|SR2|out1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y27_N16
cycloneii_lcell_comb \P3|flip_flops_loop:6:REG0|FF13|SR2|out1~1 (
// Equation(s):
// \P3|flip_flops_loop:6:REG0|FF13|SR2|out1~1_combout  = (\P2|A7|M36|M11|and_loop:6:AND160|out1~2_combout  & ((\P3|flip_flops_loop:6:REG0|FF13|SR2|out1~1_combout ) # ((\P3|flip_flops_loop:6:REG0|FF11|SR2|out1~1_combout ) # (!GLOBAL(\clock~clkctrl_outclk 
// )))))

	.dataa(\P3|flip_flops_loop:6:REG0|FF13|SR2|out1~1_combout ),
	.datab(\P3|flip_flops_loop:6:REG0|FF11|SR2|out1~1_combout ),
	.datac(\P2|A7|M36|M11|and_loop:6:AND160|out1~2_combout ),
	.datad(\clock~clkctrl_outclk ),
	.cin(gnd),
	.combout(\P3|flip_flops_loop:6:REG0|FF13|SR2|out1~1_combout ),
	.cout());
// synopsys translate_off
defparam \P3|flip_flops_loop:6:REG0|FF13|SR2|out1~1 .lut_mask = 16'hE0F0;
defparam \P3|flip_flops_loop:6:REG0|FF13|SR2|out1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y27_N20
cycloneii_lcell_comb \P3|flip_flops_loop:6:REG0|FF14|SR0|out1~1 (
// Equation(s):
// \P3|flip_flops_loop:6:REG0|FF14|SR0|out1~1_combout  = (!\P3|flip_flops_loop:6:REG0|FF11|SR2|out1~1_combout  & ((\P3|flip_flops_loop:6:REG0|FF14|SR0|out1~1_combout ) # ((!\P3|flip_flops_loop:6:REG0|FF13|SR2|out1~1_combout  & \clock~combout ))))

	.dataa(\P3|flip_flops_loop:6:REG0|FF13|SR2|out1~1_combout ),
	.datab(\P3|flip_flops_loop:6:REG0|FF11|SR2|out1~1_combout ),
	.datac(\P3|flip_flops_loop:6:REG0|FF14|SR0|out1~1_combout ),
	.datad(\clock~combout ),
	.cin(gnd),
	.combout(\P3|flip_flops_loop:6:REG0|FF14|SR0|out1~1_combout ),
	.cout());
// synopsys translate_off
defparam \P3|flip_flops_loop:6:REG0|FF14|SR0|out1~1 .lut_mask = 16'h3130;
defparam \P3|flip_flops_loop:6:REG0|FF14|SR0|out1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y24_N8
cycloneii_lcell_comb \P3|flip_flops_loop:7:REG0|FF13|SR2|out1~1 (
// Equation(s):
// \P3|flip_flops_loop:7:REG0|FF13|SR2|out1~1_combout  = (\P2|A7|M36|M11|and_loop:7:AND160|out1~2_combout  & ((\P3|flip_flops_loop:7:REG0|FF11|SR2|out1~1_combout ) # ((\P3|flip_flops_loop:7:REG0|FF13|SR2|out1~1_combout ) # (!GLOBAL(\clock~clkctrl_outclk 
// )))))

	.dataa(\P3|flip_flops_loop:7:REG0|FF11|SR2|out1~1_combout ),
	.datab(\P3|flip_flops_loop:7:REG0|FF13|SR2|out1~1_combout ),
	.datac(\clock~clkctrl_outclk ),
	.datad(\P2|A7|M36|M11|and_loop:7:AND160|out1~2_combout ),
	.cin(gnd),
	.combout(\P3|flip_flops_loop:7:REG0|FF13|SR2|out1~1_combout ),
	.cout());
// synopsys translate_off
defparam \P3|flip_flops_loop:7:REG0|FF13|SR2|out1~1 .lut_mask = 16'hEF00;
defparam \P3|flip_flops_loop:7:REG0|FF13|SR2|out1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y24_N14
cycloneii_lcell_comb \P3|flip_flops_loop:7:REG0|FF11|SR2|out1~1 (
// Equation(s):
// \P3|flip_flops_loop:7:REG0|FF11|SR2|out1~1_combout  = (\clock~combout  & ((\P3|flip_flops_loop:7:REG0|FF11|SR2|out1~1_combout ) # (\P3|flip_flops_loop:7:REG0|FF13|SR2|out1~1_combout )))

	.dataa(\clock~combout ),
	.datab(vcc),
	.datac(\P3|flip_flops_loop:7:REG0|FF11|SR2|out1~1_combout ),
	.datad(\P3|flip_flops_loop:7:REG0|FF13|SR2|out1~1_combout ),
	.cin(gnd),
	.combout(\P3|flip_flops_loop:7:REG0|FF11|SR2|out1~1_combout ),
	.cout());
// synopsys translate_off
defparam \P3|flip_flops_loop:7:REG0|FF11|SR2|out1~1 .lut_mask = 16'hAAA0;
defparam \P3|flip_flops_loop:7:REG0|FF11|SR2|out1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y24_N20
cycloneii_lcell_comb \P3|flip_flops_loop:7:REG0|FF14|SR0|out1~1 (
// Equation(s):
// \P3|flip_flops_loop:7:REG0|FF14|SR0|out1~1_combout  = (!\P3|flip_flops_loop:7:REG0|FF11|SR2|out1~1_combout  & ((\P3|flip_flops_loop:7:REG0|FF14|SR0|out1~1_combout ) # ((!\P3|flip_flops_loop:7:REG0|FF13|SR2|out1~1_combout  & \clock~combout ))))

	.dataa(\P3|flip_flops_loop:7:REG0|FF13|SR2|out1~1_combout ),
	.datab(\P3|flip_flops_loop:7:REG0|FF11|SR2|out1~1_combout ),
	.datac(\P3|flip_flops_loop:7:REG0|FF14|SR0|out1~1_combout ),
	.datad(\clock~combout ),
	.cin(gnd),
	.combout(\P3|flip_flops_loop:7:REG0|FF14|SR0|out1~1_combout ),
	.cout());
// synopsys translate_off
defparam \P3|flip_flops_loop:7:REG0|FF14|SR0|out1~1 .lut_mask = 16'h3130;
defparam \P3|flip_flops_loop:7:REG0|FF14|SR0|out1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y24_N26
cycloneii_lcell_comb \P3|flip_flops_loop:8:REG0|FF13|SR2|out1~1 (
// Equation(s):
// \P3|flip_flops_loop:8:REG0|FF13|SR2|out1~1_combout  = (\P2|A7|M36|M11|and_loop:8:AND160|out1~1_combout  & ((\P3|flip_flops_loop:8:REG0|FF11|SR2|out1~1_combout ) # ((\P3|flip_flops_loop:8:REG0|FF13|SR2|out1~1_combout ) # (!GLOBAL(\clock~clkctrl_outclk 
// )))))

	.dataa(\P3|flip_flops_loop:8:REG0|FF11|SR2|out1~1_combout ),
	.datab(\P3|flip_flops_loop:8:REG0|FF13|SR2|out1~1_combout ),
	.datac(\P2|A7|M36|M11|and_loop:8:AND160|out1~1_combout ),
	.datad(\clock~clkctrl_outclk ),
	.cin(gnd),
	.combout(\P3|flip_flops_loop:8:REG0|FF13|SR2|out1~1_combout ),
	.cout());
// synopsys translate_off
defparam \P3|flip_flops_loop:8:REG0|FF13|SR2|out1~1 .lut_mask = 16'hE0F0;
defparam \P3|flip_flops_loop:8:REG0|FF13|SR2|out1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y24_N4
cycloneii_lcell_comb \P3|flip_flops_loop:8:REG0|FF11|SR2|out1~1 (
// Equation(s):
// \P3|flip_flops_loop:8:REG0|FF11|SR2|out1~1_combout  = (\clock~combout  & ((\P3|flip_flops_loop:8:REG0|FF11|SR2|out1~1_combout ) # (\P3|flip_flops_loop:8:REG0|FF13|SR2|out1~1_combout )))

	.dataa(\clock~combout ),
	.datab(vcc),
	.datac(\P3|flip_flops_loop:8:REG0|FF11|SR2|out1~1_combout ),
	.datad(\P3|flip_flops_loop:8:REG0|FF13|SR2|out1~1_combout ),
	.cin(gnd),
	.combout(\P3|flip_flops_loop:8:REG0|FF11|SR2|out1~1_combout ),
	.cout());
// synopsys translate_off
defparam \P3|flip_flops_loop:8:REG0|FF11|SR2|out1~1 .lut_mask = 16'hAAA0;
defparam \P3|flip_flops_loop:8:REG0|FF11|SR2|out1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y24_N10
cycloneii_lcell_comb \P3|flip_flops_loop:8:REG0|FF14|SR0|out1~1 (
// Equation(s):
// \P3|flip_flops_loop:8:REG0|FF14|SR0|out1~1_combout  = (!\P3|flip_flops_loop:8:REG0|FF11|SR2|out1~1_combout  & ((\P3|flip_flops_loop:8:REG0|FF14|SR0|out1~1_combout ) # ((\clock~combout  & !\P3|flip_flops_loop:8:REG0|FF13|SR2|out1~1_combout ))))

	.dataa(\clock~combout ),
	.datab(\P3|flip_flops_loop:8:REG0|FF13|SR2|out1~1_combout ),
	.datac(\P3|flip_flops_loop:8:REG0|FF11|SR2|out1~1_combout ),
	.datad(\P3|flip_flops_loop:8:REG0|FF14|SR0|out1~1_combout ),
	.cin(gnd),
	.combout(\P3|flip_flops_loop:8:REG0|FF14|SR0|out1~1_combout ),
	.cout());
// synopsys translate_off
defparam \P3|flip_flops_loop:8:REG0|FF14|SR0|out1~1 .lut_mask = 16'h0F02;
defparam \P3|flip_flops_loop:8:REG0|FF14|SR0|out1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y25_N26
cycloneii_lcell_comb \P3|flip_flops_loop:9:REG0|FF13|SR2|out1~1 (
// Equation(s):
// \P3|flip_flops_loop:9:REG0|FF13|SR2|out1~1_combout  = (\P2|A7|M36|M11|and_loop:9:AND160|out1~1_combout  & ((\P3|flip_flops_loop:9:REG0|FF11|SR2|out1~1_combout ) # ((\P3|flip_flops_loop:9:REG0|FF13|SR2|out1~1_combout ) # (!GLOBAL(\clock~clkctrl_outclk 
// )))))

	.dataa(\P3|flip_flops_loop:9:REG0|FF11|SR2|out1~1_combout ),
	.datab(\P3|flip_flops_loop:9:REG0|FF13|SR2|out1~1_combout ),
	.datac(\P2|A7|M36|M11|and_loop:9:AND160|out1~1_combout ),
	.datad(\clock~clkctrl_outclk ),
	.cin(gnd),
	.combout(\P3|flip_flops_loop:9:REG0|FF13|SR2|out1~1_combout ),
	.cout());
// synopsys translate_off
defparam \P3|flip_flops_loop:9:REG0|FF13|SR2|out1~1 .lut_mask = 16'hE0F0;
defparam \P3|flip_flops_loop:9:REG0|FF13|SR2|out1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y25_N24
cycloneii_lcell_comb \P3|flip_flops_loop:9:REG0|FF11|SR2|out1~1 (
// Equation(s):
// \P3|flip_flops_loop:9:REG0|FF11|SR2|out1~1_combout  = (\clock~combout  & ((\P3|flip_flops_loop:9:REG0|FF11|SR2|out1~1_combout ) # (\P3|flip_flops_loop:9:REG0|FF13|SR2|out1~1_combout )))

	.dataa(vcc),
	.datab(\clock~combout ),
	.datac(\P3|flip_flops_loop:9:REG0|FF11|SR2|out1~1_combout ),
	.datad(\P3|flip_flops_loop:9:REG0|FF13|SR2|out1~1_combout ),
	.cin(gnd),
	.combout(\P3|flip_flops_loop:9:REG0|FF11|SR2|out1~1_combout ),
	.cout());
// synopsys translate_off
defparam \P3|flip_flops_loop:9:REG0|FF11|SR2|out1~1 .lut_mask = 16'hCCC0;
defparam \P3|flip_flops_loop:9:REG0|FF11|SR2|out1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y25_N8
cycloneii_lcell_comb \P3|flip_flops_loop:9:REG0|FF14|SR0|out1~1 (
// Equation(s):
// \P3|flip_flops_loop:9:REG0|FF14|SR0|out1~1_combout  = (!\P3|flip_flops_loop:9:REG0|FF11|SR2|out1~1_combout  & ((\P3|flip_flops_loop:9:REG0|FF14|SR0|out1~1_combout ) # ((\clock~combout  & !\P3|flip_flops_loop:9:REG0|FF13|SR2|out1~1_combout ))))

	.dataa(\clock~combout ),
	.datab(\P3|flip_flops_loop:9:REG0|FF14|SR0|out1~1_combout ),
	.datac(\P3|flip_flops_loop:9:REG0|FF11|SR2|out1~1_combout ),
	.datad(\P3|flip_flops_loop:9:REG0|FF13|SR2|out1~1_combout ),
	.cin(gnd),
	.combout(\P3|flip_flops_loop:9:REG0|FF14|SR0|out1~1_combout ),
	.cout());
// synopsys translate_off
defparam \P3|flip_flops_loop:9:REG0|FF14|SR0|out1~1 .lut_mask = 16'h0C0E;
defparam \P3|flip_flops_loop:9:REG0|FF14|SR0|out1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y24_N28
cycloneii_lcell_comb \P3|flip_flops_loop:10:REG0|FF13|SR2|out1~1 (
// Equation(s):
// \P3|flip_flops_loop:10:REG0|FF13|SR2|out1~1_combout  = (\P2|A7|M36|M11|and_loop:10:AND160|out1~2_combout  & ((\P3|flip_flops_loop:10:REG0|FF11|SR2|out1~1_combout ) # ((\P3|flip_flops_loop:10:REG0|FF13|SR2|out1~1_combout ) # (!GLOBAL(\clock~clkctrl_outclk 
// )))))

	.dataa(\P3|flip_flops_loop:10:REG0|FF11|SR2|out1~1_combout ),
	.datab(\P2|A7|M36|M11|and_loop:10:AND160|out1~2_combout ),
	.datac(\P3|flip_flops_loop:10:REG0|FF13|SR2|out1~1_combout ),
	.datad(\clock~clkctrl_outclk ),
	.cin(gnd),
	.combout(\P3|flip_flops_loop:10:REG0|FF13|SR2|out1~1_combout ),
	.cout());
// synopsys translate_off
defparam \P3|flip_flops_loop:10:REG0|FF13|SR2|out1~1 .lut_mask = 16'hC8CC;
defparam \P3|flip_flops_loop:10:REG0|FF13|SR2|out1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y24_N2
cycloneii_lcell_comb \P3|flip_flops_loop:10:REG0|FF11|SR2|out1~1 (
// Equation(s):
// \P3|flip_flops_loop:10:REG0|FF11|SR2|out1~1_combout  = (\clock~combout  & ((\P3|flip_flops_loop:10:REG0|FF13|SR2|out1~1_combout ) # (\P3|flip_flops_loop:10:REG0|FF11|SR2|out1~1_combout )))

	.dataa(\clock~combout ),
	.datab(\P3|flip_flops_loop:10:REG0|FF13|SR2|out1~1_combout ),
	.datac(vcc),
	.datad(\P3|flip_flops_loop:10:REG0|FF11|SR2|out1~1_combout ),
	.cin(gnd),
	.combout(\P3|flip_flops_loop:10:REG0|FF11|SR2|out1~1_combout ),
	.cout());
// synopsys translate_off
defparam \P3|flip_flops_loop:10:REG0|FF11|SR2|out1~1 .lut_mask = 16'hAA88;
defparam \P3|flip_flops_loop:10:REG0|FF11|SR2|out1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y24_N24
cycloneii_lcell_comb \P3|flip_flops_loop:10:REG0|FF14|SR0|out1~1 (
// Equation(s):
// \P3|flip_flops_loop:10:REG0|FF14|SR0|out1~1_combout  = (!\P3|flip_flops_loop:10:REG0|FF11|SR2|out1~1_combout  & ((\P3|flip_flops_loop:10:REG0|FF14|SR0|out1~1_combout ) # ((\clock~combout  & !\P3|flip_flops_loop:10:REG0|FF13|SR2|out1~1_combout ))))

	.dataa(\clock~combout ),
	.datab(\P3|flip_flops_loop:10:REG0|FF13|SR2|out1~1_combout ),
	.datac(\P3|flip_flops_loop:10:REG0|FF14|SR0|out1~1_combout ),
	.datad(\P3|flip_flops_loop:10:REG0|FF11|SR2|out1~1_combout ),
	.cin(gnd),
	.combout(\P3|flip_flops_loop:10:REG0|FF14|SR0|out1~1_combout ),
	.cout());
// synopsys translate_off
defparam \P3|flip_flops_loop:10:REG0|FF14|SR0|out1~1 .lut_mask = 16'h00F2;
defparam \P3|flip_flops_loop:10:REG0|FF14|SR0|out1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y24_N12
cycloneii_lcell_comb \P3|flip_flops_loop:11:REG0|FF11|SR2|out1~1 (
// Equation(s):
// \P3|flip_flops_loop:11:REG0|FF11|SR2|out1~1_combout  = (\clock~combout  & ((\P3|flip_flops_loop:11:REG0|FF13|SR2|out1~1_combout ) # (\P3|flip_flops_loop:11:REG0|FF11|SR2|out1~1_combout )))

	.dataa(\P3|flip_flops_loop:11:REG0|FF13|SR2|out1~1_combout ),
	.datab(vcc),
	.datac(\clock~combout ),
	.datad(\P3|flip_flops_loop:11:REG0|FF11|SR2|out1~1_combout ),
	.cin(gnd),
	.combout(\P3|flip_flops_loop:11:REG0|FF11|SR2|out1~1_combout ),
	.cout());
// synopsys translate_off
defparam \P3|flip_flops_loop:11:REG0|FF11|SR2|out1~1 .lut_mask = 16'hF0A0;
defparam \P3|flip_flops_loop:11:REG0|FF11|SR2|out1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y24_N10
cycloneii_lcell_comb \P3|flip_flops_loop:11:REG0|FF13|SR2|out1~1 (
// Equation(s):
// \P3|flip_flops_loop:11:REG0|FF13|SR2|out1~1_combout  = (\P2|A7|M36|M11|and_loop:11:AND160|out1~1_combout  & ((\P3|flip_flops_loop:11:REG0|FF13|SR2|out1~1_combout ) # ((\P3|flip_flops_loop:11:REG0|FF11|SR2|out1~1_combout ) # (!GLOBAL(\clock~clkctrl_outclk 
// )))))

	.dataa(\P3|flip_flops_loop:11:REG0|FF13|SR2|out1~1_combout ),
	.datab(\P2|A7|M36|M11|and_loop:11:AND160|out1~1_combout ),
	.datac(\P3|flip_flops_loop:11:REG0|FF11|SR2|out1~1_combout ),
	.datad(\clock~clkctrl_outclk ),
	.cin(gnd),
	.combout(\P3|flip_flops_loop:11:REG0|FF13|SR2|out1~1_combout ),
	.cout());
// synopsys translate_off
defparam \P3|flip_flops_loop:11:REG0|FF13|SR2|out1~1 .lut_mask = 16'hC8CC;
defparam \P3|flip_flops_loop:11:REG0|FF13|SR2|out1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y24_N22
cycloneii_lcell_comb \P3|flip_flops_loop:11:REG0|FF14|SR0|out1~1 (
// Equation(s):
// \P3|flip_flops_loop:11:REG0|FF14|SR0|out1~1_combout  = (!\P3|flip_flops_loop:11:REG0|FF11|SR2|out1~1_combout  & ((\P3|flip_flops_loop:11:REG0|FF14|SR0|out1~1_combout ) # ((!\P3|flip_flops_loop:11:REG0|FF13|SR2|out1~1_combout  & \clock~combout ))))

	.dataa(\P3|flip_flops_loop:11:REG0|FF13|SR2|out1~1_combout ),
	.datab(\P3|flip_flops_loop:11:REG0|FF14|SR0|out1~1_combout ),
	.datac(\clock~combout ),
	.datad(\P3|flip_flops_loop:11:REG0|FF11|SR2|out1~1_combout ),
	.cin(gnd),
	.combout(\P3|flip_flops_loop:11:REG0|FF14|SR0|out1~1_combout ),
	.cout());
// synopsys translate_off
defparam \P3|flip_flops_loop:11:REG0|FF14|SR0|out1~1 .lut_mask = 16'h00DC;
defparam \P3|flip_flops_loop:11:REG0|FF14|SR0|out1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y28_N8
cycloneii_lcell_comb \P3|flip_flops_loop:12:REG0|FF13|SR2|out1~1 (
// Equation(s):
// \P3|flip_flops_loop:12:REG0|FF13|SR2|out1~1_combout  = (\P2|A7|M36|M11|and_loop:12:AND160|out1~3_combout  & ((\P3|flip_flops_loop:12:REG0|FF11|SR2|out1~1_combout ) # ((\P3|flip_flops_loop:12:REG0|FF13|SR2|out1~1_combout ) # (!GLOBAL(\clock~clkctrl_outclk 
// )))))

	.dataa(\P3|flip_flops_loop:12:REG0|FF11|SR2|out1~1_combout ),
	.datab(\P3|flip_flops_loop:12:REG0|FF13|SR2|out1~1_combout ),
	.datac(\clock~clkctrl_outclk ),
	.datad(\P2|A7|M36|M11|and_loop:12:AND160|out1~3_combout ),
	.cin(gnd),
	.combout(\P3|flip_flops_loop:12:REG0|FF13|SR2|out1~1_combout ),
	.cout());
// synopsys translate_off
defparam \P3|flip_flops_loop:12:REG0|FF13|SR2|out1~1 .lut_mask = 16'hEF00;
defparam \P3|flip_flops_loop:12:REG0|FF13|SR2|out1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y28_N20
cycloneii_lcell_comb \P3|flip_flops_loop:12:REG0|FF11|SR2|out1~1 (
// Equation(s):
// \P3|flip_flops_loop:12:REG0|FF11|SR2|out1~1_combout  = (\clock~combout  & ((\P3|flip_flops_loop:12:REG0|FF11|SR2|out1~1_combout ) # (\P3|flip_flops_loop:12:REG0|FF13|SR2|out1~1_combout )))

	.dataa(\P3|flip_flops_loop:12:REG0|FF11|SR2|out1~1_combout ),
	.datab(\clock~combout ),
	.datac(\P3|flip_flops_loop:12:REG0|FF13|SR2|out1~1_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\P3|flip_flops_loop:12:REG0|FF11|SR2|out1~1_combout ),
	.cout());
// synopsys translate_off
defparam \P3|flip_flops_loop:12:REG0|FF11|SR2|out1~1 .lut_mask = 16'hC8C8;
defparam \P3|flip_flops_loop:12:REG0|FF11|SR2|out1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y28_N8
cycloneii_lcell_comb \P3|flip_flops_loop:12:REG0|FF14|SR0|out1~1 (
// Equation(s):
// \P3|flip_flops_loop:12:REG0|FF14|SR0|out1~1_combout  = (!\P3|flip_flops_loop:12:REG0|FF11|SR2|out1~1_combout  & ((\P3|flip_flops_loop:12:REG0|FF14|SR0|out1~1_combout ) # ((!\P3|flip_flops_loop:12:REG0|FF13|SR2|out1~1_combout  & \clock~combout ))))

	.dataa(\P3|flip_flops_loop:12:REG0|FF11|SR2|out1~1_combout ),
	.datab(\P3|flip_flops_loop:12:REG0|FF14|SR0|out1~1_combout ),
	.datac(\P3|flip_flops_loop:12:REG0|FF13|SR2|out1~1_combout ),
	.datad(\clock~combout ),
	.cin(gnd),
	.combout(\P3|flip_flops_loop:12:REG0|FF14|SR0|out1~1_combout ),
	.cout());
// synopsys translate_off
defparam \P3|flip_flops_loop:12:REG0|FF14|SR0|out1~1 .lut_mask = 16'h4544;
defparam \P3|flip_flops_loop:12:REG0|FF14|SR0|out1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y28_N22
cycloneii_lcell_comb \P3|flip_flops_loop:13:REG0|FF13|SR2|out1~1 (
// Equation(s):
// \P3|flip_flops_loop:13:REG0|FF13|SR2|out1~1_combout  = (\P2|A7|M36|M11|and_loop:13:AND160|out1~1_combout  & ((\P3|flip_flops_loop:13:REG0|FF11|SR2|out1~1_combout ) # ((\P3|flip_flops_loop:13:REG0|FF13|SR2|out1~1_combout ) # (!GLOBAL(\clock~clkctrl_outclk 
// )))))

	.dataa(\P3|flip_flops_loop:13:REG0|FF11|SR2|out1~1_combout ),
	.datab(\P3|flip_flops_loop:13:REG0|FF13|SR2|out1~1_combout ),
	.datac(\clock~clkctrl_outclk ),
	.datad(\P2|A7|M36|M11|and_loop:13:AND160|out1~1_combout ),
	.cin(gnd),
	.combout(\P3|flip_flops_loop:13:REG0|FF13|SR2|out1~1_combout ),
	.cout());
// synopsys translate_off
defparam \P3|flip_flops_loop:13:REG0|FF13|SR2|out1~1 .lut_mask = 16'hEF00;
defparam \P3|flip_flops_loop:13:REG0|FF13|SR2|out1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y28_N0
cycloneii_lcell_comb \P3|flip_flops_loop:13:REG0|FF11|SR2|out1~1 (
// Equation(s):
// \P3|flip_flops_loop:13:REG0|FF11|SR2|out1~1_combout  = (\clock~combout  & ((\P3|flip_flops_loop:13:REG0|FF13|SR2|out1~1_combout ) # (\P3|flip_flops_loop:13:REG0|FF11|SR2|out1~1_combout )))

	.dataa(\clock~combout ),
	.datab(\P3|flip_flops_loop:13:REG0|FF13|SR2|out1~1_combout ),
	.datac(vcc),
	.datad(\P3|flip_flops_loop:13:REG0|FF11|SR2|out1~1_combout ),
	.cin(gnd),
	.combout(\P3|flip_flops_loop:13:REG0|FF11|SR2|out1~1_combout ),
	.cout());
// synopsys translate_off
defparam \P3|flip_flops_loop:13:REG0|FF11|SR2|out1~1 .lut_mask = 16'hAA88;
defparam \P3|flip_flops_loop:13:REG0|FF11|SR2|out1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y28_N16
cycloneii_lcell_comb \P3|flip_flops_loop:13:REG0|FF14|SR0|out1~1 (
// Equation(s):
// \P3|flip_flops_loop:13:REG0|FF14|SR0|out1~1_combout  = (!\P3|flip_flops_loop:13:REG0|FF11|SR2|out1~1_combout  & ((\P3|flip_flops_loop:13:REG0|FF14|SR0|out1~1_combout ) # ((\clock~combout  & !\P3|flip_flops_loop:13:REG0|FF13|SR2|out1~1_combout ))))

	.dataa(\clock~combout ),
	.datab(\P3|flip_flops_loop:13:REG0|FF13|SR2|out1~1_combout ),
	.datac(\P3|flip_flops_loop:13:REG0|FF14|SR0|out1~1_combout ),
	.datad(\P3|flip_flops_loop:13:REG0|FF11|SR2|out1~1_combout ),
	.cin(gnd),
	.combout(\P3|flip_flops_loop:13:REG0|FF14|SR0|out1~1_combout ),
	.cout());
// synopsys translate_off
defparam \P3|flip_flops_loop:13:REG0|FF14|SR0|out1~1 .lut_mask = 16'h00F2;
defparam \P3|flip_flops_loop:13:REG0|FF14|SR0|out1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y28_N14
cycloneii_lcell_comb \P3|flip_flops_loop:14:REG0|FF11|SR2|out1~1 (
// Equation(s):
// \P3|flip_flops_loop:14:REG0|FF11|SR2|out1~1_combout  = (\clock~combout  & ((\P3|flip_flops_loop:14:REG0|FF13|SR2|out1~2_combout ) # (\P3|flip_flops_loop:14:REG0|FF11|SR2|out1~1_combout )))

	.dataa(\P3|flip_flops_loop:14:REG0|FF13|SR2|out1~2_combout ),
	.datab(\clock~combout ),
	.datac(\P3|flip_flops_loop:14:REG0|FF11|SR2|out1~1_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\P3|flip_flops_loop:14:REG0|FF11|SR2|out1~1_combout ),
	.cout());
// synopsys translate_off
defparam \P3|flip_flops_loop:14:REG0|FF11|SR2|out1~1 .lut_mask = 16'hC8C8;
defparam \P3|flip_flops_loop:14:REG0|FF11|SR2|out1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y28_N2
cycloneii_lcell_comb \P3|flip_flops_loop:14:REG0|FF13|SR2|out1~1 (
// Equation(s):
// \P3|flip_flops_loop:14:REG0|FF13|SR2|out1~1_combout  = (\P3|flip_flops_loop:14:REG0|FF13|SR2|out1~2_combout ) # ((\P3|flip_flops_loop:14:REG0|FF11|SR2|out1~1_combout ) # (!\clock~combout ))

	.dataa(\P3|flip_flops_loop:14:REG0|FF13|SR2|out1~2_combout ),
	.datab(\clock~combout ),
	.datac(\P3|flip_flops_loop:14:REG0|FF11|SR2|out1~1_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\P3|flip_flops_loop:14:REG0|FF13|SR2|out1~1_combout ),
	.cout());
// synopsys translate_off
defparam \P3|flip_flops_loop:14:REG0|FF13|SR2|out1~1 .lut_mask = 16'hFBFB;
defparam \P3|flip_flops_loop:14:REG0|FF13|SR2|out1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y28_N24
cycloneii_lcell_comb \P3|flip_flops_loop:14:REG0|FF13|SR2|out1~2 (
// Equation(s):
// \P3|flip_flops_loop:14:REG0|FF13|SR2|out1~2_combout  = (\P3|flip_flops_loop:14:REG0|FF13|SR2|out1~1_combout  & ((\P2|A7|M36|M11|and_loop:14:AND160|out1~2_combout ) # ((!\P2|A2|FA1614|FAO1|out1~combout  & \P2|A7|M36|M11|and_loop:12:AND160|out1~2_combout 
// ))))

	.dataa(\P2|A2|FA1614|FAO1|out1~combout ),
	.datab(\P3|flip_flops_loop:14:REG0|FF13|SR2|out1~1_combout ),
	.datac(\P2|A7|M36|M11|and_loop:14:AND160|out1~2_combout ),
	.datad(\P2|A7|M36|M11|and_loop:12:AND160|out1~2_combout ),
	.cin(gnd),
	.combout(\P3|flip_flops_loop:14:REG0|FF13|SR2|out1~2_combout ),
	.cout());
// synopsys translate_off
defparam \P3|flip_flops_loop:14:REG0|FF13|SR2|out1~2 .lut_mask = 16'hC4C0;
defparam \P3|flip_flops_loop:14:REG0|FF13|SR2|out1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y28_N22
cycloneii_lcell_comb \P3|flip_flops_loop:14:REG0|FF14|SR0|out1~1 (
// Equation(s):
// \P3|flip_flops_loop:14:REG0|FF14|SR0|out1~1_combout  = (!\P3|flip_flops_loop:14:REG0|FF11|SR2|out1~1_combout  & ((\P3|flip_flops_loop:14:REG0|FF14|SR0|out1~1_combout ) # ((!\P3|flip_flops_loop:14:REG0|FF13|SR2|out1~2_combout  & \clock~combout ))))

	.dataa(\P3|flip_flops_loop:14:REG0|FF13|SR2|out1~2_combout ),
	.datab(\clock~combout ),
	.datac(\P3|flip_flops_loop:14:REG0|FF11|SR2|out1~1_combout ),
	.datad(\P3|flip_flops_loop:14:REG0|FF14|SR0|out1~1_combout ),
	.cin(gnd),
	.combout(\P3|flip_flops_loop:14:REG0|FF14|SR0|out1~1_combout ),
	.cout());
// synopsys translate_off
defparam \P3|flip_flops_loop:14:REG0|FF14|SR0|out1~1 .lut_mask = 16'h0F04;
defparam \P3|flip_flops_loop:14:REG0|FF14|SR0|out1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y28_N4
cycloneii_lcell_comb \P3|flip_flops_loop:15:REG0|FF13|SR2|out1~2 (
// Equation(s):
// \P3|flip_flops_loop:15:REG0|FF13|SR2|out1~2_combout  = (\P3|flip_flops_loop:15:REG0|FF13|SR2|out1~1_combout  & ((\P2|A7|M36|M11|and_loop:15:AND160|out1~2_combout ) # ((!\P2|A2|FA1615|FAO1|out1~combout  & \P2|A7|M36|M11|and_loop:12:AND160|out1~2_combout 
// ))))

	.dataa(\P3|flip_flops_loop:15:REG0|FF13|SR2|out1~1_combout ),
	.datab(\P2|A7|M36|M11|and_loop:15:AND160|out1~2_combout ),
	.datac(\P2|A2|FA1615|FAO1|out1~combout ),
	.datad(\P2|A7|M36|M11|and_loop:12:AND160|out1~2_combout ),
	.cin(gnd),
	.combout(\P3|flip_flops_loop:15:REG0|FF13|SR2|out1~2_combout ),
	.cout());
// synopsys translate_off
defparam \P3|flip_flops_loop:15:REG0|FF13|SR2|out1~2 .lut_mask = 16'h8A88;
defparam \P3|flip_flops_loop:15:REG0|FF13|SR2|out1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y28_N26
cycloneii_lcell_comb \P3|flip_flops_loop:15:REG0|FF11|SR2|out1~1 (
// Equation(s):
// \P3|flip_flops_loop:15:REG0|FF11|SR2|out1~1_combout  = (\clock~combout  & ((\P3|flip_flops_loop:15:REG0|FF13|SR2|out1~2_combout ) # (\P3|flip_flops_loop:15:REG0|FF11|SR2|out1~1_combout )))

	.dataa(\clock~combout ),
	.datab(vcc),
	.datac(\P3|flip_flops_loop:15:REG0|FF13|SR2|out1~2_combout ),
	.datad(\P3|flip_flops_loop:15:REG0|FF11|SR2|out1~1_combout ),
	.cin(gnd),
	.combout(\P3|flip_flops_loop:15:REG0|FF11|SR2|out1~1_combout ),
	.cout());
// synopsys translate_off
defparam \P3|flip_flops_loop:15:REG0|FF11|SR2|out1~1 .lut_mask = 16'hAAA0;
defparam \P3|flip_flops_loop:15:REG0|FF11|SR2|out1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y28_N22
cycloneii_lcell_comb \P3|flip_flops_loop:15:REG0|FF14|SR0|out1~1 (
// Equation(s):
// \P3|flip_flops_loop:15:REG0|FF14|SR0|out1~1_combout  = (!\P3|flip_flops_loop:15:REG0|FF11|SR2|out1~1_combout  & ((\P3|flip_flops_loop:15:REG0|FF14|SR0|out1~1_combout ) # ((\clock~combout  & !\P3|flip_flops_loop:15:REG0|FF13|SR2|out1~2_combout ))))

	.dataa(\clock~combout ),
	.datab(\P3|flip_flops_loop:15:REG0|FF11|SR2|out1~1_combout ),
	.datac(\P3|flip_flops_loop:15:REG0|FF13|SR2|out1~2_combout ),
	.datad(\P3|flip_flops_loop:15:REG0|FF14|SR0|out1~1_combout ),
	.cin(gnd),
	.combout(\P3|flip_flops_loop:15:REG0|FF14|SR0|out1~1_combout ),
	.cout());
// synopsys translate_off
defparam \P3|flip_flops_loop:15:REG0|FF14|SR0|out1~1 .lut_mask = 16'h3302;
defparam \P3|flip_flops_loop:15:REG0|FF14|SR0|out1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_P4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \out1[0]~I (
	.datain(!\P0|flip_flops_loop:0:REG0|FF14|SR0|out1~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(out1[0]));
// synopsys translate_off
defparam \out1[0]~I .input_async_reset = "none";
defparam \out1[0]~I .input_power_up = "low";
defparam \out1[0]~I .input_register_mode = "none";
defparam \out1[0]~I .input_sync_reset = "none";
defparam \out1[0]~I .oe_async_reset = "none";
defparam \out1[0]~I .oe_power_up = "low";
defparam \out1[0]~I .oe_register_mode = "none";
defparam \out1[0]~I .oe_sync_reset = "none";
defparam \out1[0]~I .operation_mode = "output";
defparam \out1[0]~I .output_async_reset = "none";
defparam \out1[0]~I .output_power_up = "low";
defparam \out1[0]~I .output_register_mode = "none";
defparam \out1[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \out1[1]~I (
	.datain(!\P0|flip_flops_loop:1:REG0|FF14|SR0|out1~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(out1[1]));
// synopsys translate_off
defparam \out1[1]~I .input_async_reset = "none";
defparam \out1[1]~I .input_power_up = "low";
defparam \out1[1]~I .input_register_mode = "none";
defparam \out1[1]~I .input_sync_reset = "none";
defparam \out1[1]~I .oe_async_reset = "none";
defparam \out1[1]~I .oe_power_up = "low";
defparam \out1[1]~I .oe_register_mode = "none";
defparam \out1[1]~I .oe_sync_reset = "none";
defparam \out1[1]~I .operation_mode = "output";
defparam \out1[1]~I .output_async_reset = "none";
defparam \out1[1]~I .output_power_up = "low";
defparam \out1[1]~I .output_register_mode = "none";
defparam \out1[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \out1[2]~I (
	.datain(!\P0|flip_flops_loop:2:REG0|FF14|SR0|out1~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(out1[2]));
// synopsys translate_off
defparam \out1[2]~I .input_async_reset = "none";
defparam \out1[2]~I .input_power_up = "low";
defparam \out1[2]~I .input_register_mode = "none";
defparam \out1[2]~I .input_sync_reset = "none";
defparam \out1[2]~I .oe_async_reset = "none";
defparam \out1[2]~I .oe_power_up = "low";
defparam \out1[2]~I .oe_register_mode = "none";
defparam \out1[2]~I .oe_sync_reset = "none";
defparam \out1[2]~I .operation_mode = "output";
defparam \out1[2]~I .output_async_reset = "none";
defparam \out1[2]~I .output_power_up = "low";
defparam \out1[2]~I .output_register_mode = "none";
defparam \out1[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \out1[3]~I (
	.datain(!\P0|flip_flops_loop:3:REG0|FF14|SR0|out1~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(out1[3]));
// synopsys translate_off
defparam \out1[3]~I .input_async_reset = "none";
defparam \out1[3]~I .input_power_up = "low";
defparam \out1[3]~I .input_register_mode = "none";
defparam \out1[3]~I .input_sync_reset = "none";
defparam \out1[3]~I .oe_async_reset = "none";
defparam \out1[3]~I .oe_power_up = "low";
defparam \out1[3]~I .oe_register_mode = "none";
defparam \out1[3]~I .oe_sync_reset = "none";
defparam \out1[3]~I .operation_mode = "output";
defparam \out1[3]~I .output_async_reset = "none";
defparam \out1[3]~I .output_power_up = "low";
defparam \out1[3]~I .output_register_mode = "none";
defparam \out1[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \out1[4]~I (
	.datain(!\P0|flip_flops_loop:4:REG0|FF14|SR0|out1~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(out1[4]));
// synopsys translate_off
defparam \out1[4]~I .input_async_reset = "none";
defparam \out1[4]~I .input_power_up = "low";
defparam \out1[4]~I .input_register_mode = "none";
defparam \out1[4]~I .input_sync_reset = "none";
defparam \out1[4]~I .oe_async_reset = "none";
defparam \out1[4]~I .oe_power_up = "low";
defparam \out1[4]~I .oe_register_mode = "none";
defparam \out1[4]~I .oe_sync_reset = "none";
defparam \out1[4]~I .operation_mode = "output";
defparam \out1[4]~I .output_async_reset = "none";
defparam \out1[4]~I .output_power_up = "low";
defparam \out1[4]~I .output_register_mode = "none";
defparam \out1[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \out1[5]~I (
	.datain(!\P0|flip_flops_loop:5:REG0|FF14|SR0|out1~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(out1[5]));
// synopsys translate_off
defparam \out1[5]~I .input_async_reset = "none";
defparam \out1[5]~I .input_power_up = "low";
defparam \out1[5]~I .input_register_mode = "none";
defparam \out1[5]~I .input_sync_reset = "none";
defparam \out1[5]~I .oe_async_reset = "none";
defparam \out1[5]~I .oe_power_up = "low";
defparam \out1[5]~I .oe_register_mode = "none";
defparam \out1[5]~I .oe_sync_reset = "none";
defparam \out1[5]~I .operation_mode = "output";
defparam \out1[5]~I .output_async_reset = "none";
defparam \out1[5]~I .output_power_up = "low";
defparam \out1[5]~I .output_register_mode = "none";
defparam \out1[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \out1[6]~I (
	.datain(!\P0|flip_flops_loop:6:REG0|FF14|SR0|out1~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(out1[6]));
// synopsys translate_off
defparam \out1[6]~I .input_async_reset = "none";
defparam \out1[6]~I .input_power_up = "low";
defparam \out1[6]~I .input_register_mode = "none";
defparam \out1[6]~I .input_sync_reset = "none";
defparam \out1[6]~I .oe_async_reset = "none";
defparam \out1[6]~I .oe_power_up = "low";
defparam \out1[6]~I .oe_register_mode = "none";
defparam \out1[6]~I .oe_sync_reset = "none";
defparam \out1[6]~I .operation_mode = "output";
defparam \out1[6]~I .output_async_reset = "none";
defparam \out1[6]~I .output_power_up = "low";
defparam \out1[6]~I .output_register_mode = "none";
defparam \out1[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \out1[7]~I (
	.datain(!\P0|flip_flops_loop:7:REG0|FF14|SR0|out1~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(out1[7]));
// synopsys translate_off
defparam \out1[7]~I .input_async_reset = "none";
defparam \out1[7]~I .input_power_up = "low";
defparam \out1[7]~I .input_register_mode = "none";
defparam \out1[7]~I .input_sync_reset = "none";
defparam \out1[7]~I .oe_async_reset = "none";
defparam \out1[7]~I .oe_power_up = "low";
defparam \out1[7]~I .oe_register_mode = "none";
defparam \out1[7]~I .oe_sync_reset = "none";
defparam \out1[7]~I .operation_mode = "output";
defparam \out1[7]~I .output_async_reset = "none";
defparam \out1[7]~I .output_power_up = "low";
defparam \out1[7]~I .output_register_mode = "none";
defparam \out1[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \out1[8]~I (
	.datain(!\P0|flip_flops_loop:8:REG0|FF14|SR0|out1~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(out1[8]));
// synopsys translate_off
defparam \out1[8]~I .input_async_reset = "none";
defparam \out1[8]~I .input_power_up = "low";
defparam \out1[8]~I .input_register_mode = "none";
defparam \out1[8]~I .input_sync_reset = "none";
defparam \out1[8]~I .oe_async_reset = "none";
defparam \out1[8]~I .oe_power_up = "low";
defparam \out1[8]~I .oe_register_mode = "none";
defparam \out1[8]~I .oe_sync_reset = "none";
defparam \out1[8]~I .operation_mode = "output";
defparam \out1[8]~I .output_async_reset = "none";
defparam \out1[8]~I .output_power_up = "low";
defparam \out1[8]~I .output_register_mode = "none";
defparam \out1[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \out1[9]~I (
	.datain(!\P0|flip_flops_loop:9:REG0|FF14|SR0|out1~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(out1[9]));
// synopsys translate_off
defparam \out1[9]~I .input_async_reset = "none";
defparam \out1[9]~I .input_power_up = "low";
defparam \out1[9]~I .input_register_mode = "none";
defparam \out1[9]~I .input_sync_reset = "none";
defparam \out1[9]~I .oe_async_reset = "none";
defparam \out1[9]~I .oe_power_up = "low";
defparam \out1[9]~I .oe_register_mode = "none";
defparam \out1[9]~I .oe_sync_reset = "none";
defparam \out1[9]~I .operation_mode = "output";
defparam \out1[9]~I .output_async_reset = "none";
defparam \out1[9]~I .output_power_up = "low";
defparam \out1[9]~I .output_register_mode = "none";
defparam \out1[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \out1[10]~I (
	.datain(!\P0|flip_flops_loop:10:REG0|FF14|SR0|out1~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(out1[10]));
// synopsys translate_off
defparam \out1[10]~I .input_async_reset = "none";
defparam \out1[10]~I .input_power_up = "low";
defparam \out1[10]~I .input_register_mode = "none";
defparam \out1[10]~I .input_sync_reset = "none";
defparam \out1[10]~I .oe_async_reset = "none";
defparam \out1[10]~I .oe_power_up = "low";
defparam \out1[10]~I .oe_register_mode = "none";
defparam \out1[10]~I .oe_sync_reset = "none";
defparam \out1[10]~I .operation_mode = "output";
defparam \out1[10]~I .output_async_reset = "none";
defparam \out1[10]~I .output_power_up = "low";
defparam \out1[10]~I .output_register_mode = "none";
defparam \out1[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \out1[11]~I (
	.datain(!\P0|flip_flops_loop:11:REG0|FF14|SR0|out1~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(out1[11]));
// synopsys translate_off
defparam \out1[11]~I .input_async_reset = "none";
defparam \out1[11]~I .input_power_up = "low";
defparam \out1[11]~I .input_register_mode = "none";
defparam \out1[11]~I .input_sync_reset = "none";
defparam \out1[11]~I .oe_async_reset = "none";
defparam \out1[11]~I .oe_power_up = "low";
defparam \out1[11]~I .oe_register_mode = "none";
defparam \out1[11]~I .oe_sync_reset = "none";
defparam \out1[11]~I .operation_mode = "output";
defparam \out1[11]~I .output_async_reset = "none";
defparam \out1[11]~I .output_power_up = "low";
defparam \out1[11]~I .output_register_mode = "none";
defparam \out1[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \out1[12]~I (
	.datain(!\P0|flip_flops_loop:12:REG0|FF14|SR0|out1~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(out1[12]));
// synopsys translate_off
defparam \out1[12]~I .input_async_reset = "none";
defparam \out1[12]~I .input_power_up = "low";
defparam \out1[12]~I .input_register_mode = "none";
defparam \out1[12]~I .input_sync_reset = "none";
defparam \out1[12]~I .oe_async_reset = "none";
defparam \out1[12]~I .oe_power_up = "low";
defparam \out1[12]~I .oe_register_mode = "none";
defparam \out1[12]~I .oe_sync_reset = "none";
defparam \out1[12]~I .operation_mode = "output";
defparam \out1[12]~I .output_async_reset = "none";
defparam \out1[12]~I .output_power_up = "low";
defparam \out1[12]~I .output_register_mode = "none";
defparam \out1[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \out1[13]~I (
	.datain(!\P0|flip_flops_loop:13:REG0|FF14|SR0|out1~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(out1[13]));
// synopsys translate_off
defparam \out1[13]~I .input_async_reset = "none";
defparam \out1[13]~I .input_power_up = "low";
defparam \out1[13]~I .input_register_mode = "none";
defparam \out1[13]~I .input_sync_reset = "none";
defparam \out1[13]~I .oe_async_reset = "none";
defparam \out1[13]~I .oe_power_up = "low";
defparam \out1[13]~I .oe_register_mode = "none";
defparam \out1[13]~I .oe_sync_reset = "none";
defparam \out1[13]~I .operation_mode = "output";
defparam \out1[13]~I .output_async_reset = "none";
defparam \out1[13]~I .output_power_up = "low";
defparam \out1[13]~I .output_register_mode = "none";
defparam \out1[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \out1[14]~I (
	.datain(!\P0|flip_flops_loop:14:REG0|FF14|SR0|out1~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(out1[14]));
// synopsys translate_off
defparam \out1[14]~I .input_async_reset = "none";
defparam \out1[14]~I .input_power_up = "low";
defparam \out1[14]~I .input_register_mode = "none";
defparam \out1[14]~I .input_sync_reset = "none";
defparam \out1[14]~I .oe_async_reset = "none";
defparam \out1[14]~I .oe_power_up = "low";
defparam \out1[14]~I .oe_register_mode = "none";
defparam \out1[14]~I .oe_sync_reset = "none";
defparam \out1[14]~I .operation_mode = "output";
defparam \out1[14]~I .output_async_reset = "none";
defparam \out1[14]~I .output_power_up = "low";
defparam \out1[14]~I .output_register_mode = "none";
defparam \out1[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \out1[15]~I (
	.datain(!\P0|flip_flops_loop:15:REG0|FF14|SR0|out1~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(out1[15]));
// synopsys translate_off
defparam \out1[15]~I .input_async_reset = "none";
defparam \out1[15]~I .input_power_up = "low";
defparam \out1[15]~I .input_register_mode = "none";
defparam \out1[15]~I .input_sync_reset = "none";
defparam \out1[15]~I .oe_async_reset = "none";
defparam \out1[15]~I .oe_power_up = "low";
defparam \out1[15]~I .oe_register_mode = "none";
defparam \out1[15]~I .oe_sync_reset = "none";
defparam \out1[15]~I .operation_mode = "output";
defparam \out1[15]~I .output_async_reset = "none";
defparam \out1[15]~I .output_power_up = "low";
defparam \out1[15]~I .output_register_mode = "none";
defparam \out1[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \out2[0]~I (
	.datain(!\P1|flip_flops_loop:0:REG0|FF14|SR0|out1~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(out2[0]));
// synopsys translate_off
defparam \out2[0]~I .input_async_reset = "none";
defparam \out2[0]~I .input_power_up = "low";
defparam \out2[0]~I .input_register_mode = "none";
defparam \out2[0]~I .input_sync_reset = "none";
defparam \out2[0]~I .oe_async_reset = "none";
defparam \out2[0]~I .oe_power_up = "low";
defparam \out2[0]~I .oe_register_mode = "none";
defparam \out2[0]~I .oe_sync_reset = "none";
defparam \out2[0]~I .operation_mode = "output";
defparam \out2[0]~I .output_async_reset = "none";
defparam \out2[0]~I .output_power_up = "low";
defparam \out2[0]~I .output_register_mode = "none";
defparam \out2[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \out2[1]~I (
	.datain(!\P1|flip_flops_loop:1:REG0|FF14|SR0|out1~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(out2[1]));
// synopsys translate_off
defparam \out2[1]~I .input_async_reset = "none";
defparam \out2[1]~I .input_power_up = "low";
defparam \out2[1]~I .input_register_mode = "none";
defparam \out2[1]~I .input_sync_reset = "none";
defparam \out2[1]~I .oe_async_reset = "none";
defparam \out2[1]~I .oe_power_up = "low";
defparam \out2[1]~I .oe_register_mode = "none";
defparam \out2[1]~I .oe_sync_reset = "none";
defparam \out2[1]~I .operation_mode = "output";
defparam \out2[1]~I .output_async_reset = "none";
defparam \out2[1]~I .output_power_up = "low";
defparam \out2[1]~I .output_register_mode = "none";
defparam \out2[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \out2[2]~I (
	.datain(!\P1|flip_flops_loop:2:REG0|FF14|SR0|out1~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(out2[2]));
// synopsys translate_off
defparam \out2[2]~I .input_async_reset = "none";
defparam \out2[2]~I .input_power_up = "low";
defparam \out2[2]~I .input_register_mode = "none";
defparam \out2[2]~I .input_sync_reset = "none";
defparam \out2[2]~I .oe_async_reset = "none";
defparam \out2[2]~I .oe_power_up = "low";
defparam \out2[2]~I .oe_register_mode = "none";
defparam \out2[2]~I .oe_sync_reset = "none";
defparam \out2[2]~I .operation_mode = "output";
defparam \out2[2]~I .output_async_reset = "none";
defparam \out2[2]~I .output_power_up = "low";
defparam \out2[2]~I .output_register_mode = "none";
defparam \out2[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \out2[3]~I (
	.datain(!\P1|flip_flops_loop:3:REG0|FF14|SR0|out1~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(out2[3]));
// synopsys translate_off
defparam \out2[3]~I .input_async_reset = "none";
defparam \out2[3]~I .input_power_up = "low";
defparam \out2[3]~I .input_register_mode = "none";
defparam \out2[3]~I .input_sync_reset = "none";
defparam \out2[3]~I .oe_async_reset = "none";
defparam \out2[3]~I .oe_power_up = "low";
defparam \out2[3]~I .oe_register_mode = "none";
defparam \out2[3]~I .oe_sync_reset = "none";
defparam \out2[3]~I .operation_mode = "output";
defparam \out2[3]~I .output_async_reset = "none";
defparam \out2[3]~I .output_power_up = "low";
defparam \out2[3]~I .output_register_mode = "none";
defparam \out2[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \out2[4]~I (
	.datain(!\P1|flip_flops_loop:4:REG0|FF14|SR0|out1~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(out2[4]));
// synopsys translate_off
defparam \out2[4]~I .input_async_reset = "none";
defparam \out2[4]~I .input_power_up = "low";
defparam \out2[4]~I .input_register_mode = "none";
defparam \out2[4]~I .input_sync_reset = "none";
defparam \out2[4]~I .oe_async_reset = "none";
defparam \out2[4]~I .oe_power_up = "low";
defparam \out2[4]~I .oe_register_mode = "none";
defparam \out2[4]~I .oe_sync_reset = "none";
defparam \out2[4]~I .operation_mode = "output";
defparam \out2[4]~I .output_async_reset = "none";
defparam \out2[4]~I .output_power_up = "low";
defparam \out2[4]~I .output_register_mode = "none";
defparam \out2[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \out2[5]~I (
	.datain(!\P1|flip_flops_loop:5:REG0|FF14|SR0|out1~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(out2[5]));
// synopsys translate_off
defparam \out2[5]~I .input_async_reset = "none";
defparam \out2[5]~I .input_power_up = "low";
defparam \out2[5]~I .input_register_mode = "none";
defparam \out2[5]~I .input_sync_reset = "none";
defparam \out2[5]~I .oe_async_reset = "none";
defparam \out2[5]~I .oe_power_up = "low";
defparam \out2[5]~I .oe_register_mode = "none";
defparam \out2[5]~I .oe_sync_reset = "none";
defparam \out2[5]~I .operation_mode = "output";
defparam \out2[5]~I .output_async_reset = "none";
defparam \out2[5]~I .output_power_up = "low";
defparam \out2[5]~I .output_register_mode = "none";
defparam \out2[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \out2[6]~I (
	.datain(!\P1|flip_flops_loop:6:REG0|FF14|SR0|out1~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(out2[6]));
// synopsys translate_off
defparam \out2[6]~I .input_async_reset = "none";
defparam \out2[6]~I .input_power_up = "low";
defparam \out2[6]~I .input_register_mode = "none";
defparam \out2[6]~I .input_sync_reset = "none";
defparam \out2[6]~I .oe_async_reset = "none";
defparam \out2[6]~I .oe_power_up = "low";
defparam \out2[6]~I .oe_register_mode = "none";
defparam \out2[6]~I .oe_sync_reset = "none";
defparam \out2[6]~I .operation_mode = "output";
defparam \out2[6]~I .output_async_reset = "none";
defparam \out2[6]~I .output_power_up = "low";
defparam \out2[6]~I .output_register_mode = "none";
defparam \out2[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \out2[7]~I (
	.datain(!\P1|flip_flops_loop:7:REG0|FF14|SR0|out1~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(out2[7]));
// synopsys translate_off
defparam \out2[7]~I .input_async_reset = "none";
defparam \out2[7]~I .input_power_up = "low";
defparam \out2[7]~I .input_register_mode = "none";
defparam \out2[7]~I .input_sync_reset = "none";
defparam \out2[7]~I .oe_async_reset = "none";
defparam \out2[7]~I .oe_power_up = "low";
defparam \out2[7]~I .oe_register_mode = "none";
defparam \out2[7]~I .oe_sync_reset = "none";
defparam \out2[7]~I .operation_mode = "output";
defparam \out2[7]~I .output_async_reset = "none";
defparam \out2[7]~I .output_power_up = "low";
defparam \out2[7]~I .output_register_mode = "none";
defparam \out2[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \out2[8]~I (
	.datain(!\P1|flip_flops_loop:8:REG0|FF14|SR0|out1~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(out2[8]));
// synopsys translate_off
defparam \out2[8]~I .input_async_reset = "none";
defparam \out2[8]~I .input_power_up = "low";
defparam \out2[8]~I .input_register_mode = "none";
defparam \out2[8]~I .input_sync_reset = "none";
defparam \out2[8]~I .oe_async_reset = "none";
defparam \out2[8]~I .oe_power_up = "low";
defparam \out2[8]~I .oe_register_mode = "none";
defparam \out2[8]~I .oe_sync_reset = "none";
defparam \out2[8]~I .operation_mode = "output";
defparam \out2[8]~I .output_async_reset = "none";
defparam \out2[8]~I .output_power_up = "low";
defparam \out2[8]~I .output_register_mode = "none";
defparam \out2[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \out2[9]~I (
	.datain(!\P1|flip_flops_loop:9:REG0|FF14|SR0|out1~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(out2[9]));
// synopsys translate_off
defparam \out2[9]~I .input_async_reset = "none";
defparam \out2[9]~I .input_power_up = "low";
defparam \out2[9]~I .input_register_mode = "none";
defparam \out2[9]~I .input_sync_reset = "none";
defparam \out2[9]~I .oe_async_reset = "none";
defparam \out2[9]~I .oe_power_up = "low";
defparam \out2[9]~I .oe_register_mode = "none";
defparam \out2[9]~I .oe_sync_reset = "none";
defparam \out2[9]~I .operation_mode = "output";
defparam \out2[9]~I .output_async_reset = "none";
defparam \out2[9]~I .output_power_up = "low";
defparam \out2[9]~I .output_register_mode = "none";
defparam \out2[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \out2[10]~I (
	.datain(!\P1|flip_flops_loop:10:REG0|FF14|SR0|out1~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(out2[10]));
// synopsys translate_off
defparam \out2[10]~I .input_async_reset = "none";
defparam \out2[10]~I .input_power_up = "low";
defparam \out2[10]~I .input_register_mode = "none";
defparam \out2[10]~I .input_sync_reset = "none";
defparam \out2[10]~I .oe_async_reset = "none";
defparam \out2[10]~I .oe_power_up = "low";
defparam \out2[10]~I .oe_register_mode = "none";
defparam \out2[10]~I .oe_sync_reset = "none";
defparam \out2[10]~I .operation_mode = "output";
defparam \out2[10]~I .output_async_reset = "none";
defparam \out2[10]~I .output_power_up = "low";
defparam \out2[10]~I .output_register_mode = "none";
defparam \out2[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \out2[11]~I (
	.datain(!\P1|flip_flops_loop:11:REG0|FF14|SR0|out1~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(out2[11]));
// synopsys translate_off
defparam \out2[11]~I .input_async_reset = "none";
defparam \out2[11]~I .input_power_up = "low";
defparam \out2[11]~I .input_register_mode = "none";
defparam \out2[11]~I .input_sync_reset = "none";
defparam \out2[11]~I .oe_async_reset = "none";
defparam \out2[11]~I .oe_power_up = "low";
defparam \out2[11]~I .oe_register_mode = "none";
defparam \out2[11]~I .oe_sync_reset = "none";
defparam \out2[11]~I .operation_mode = "output";
defparam \out2[11]~I .output_async_reset = "none";
defparam \out2[11]~I .output_power_up = "low";
defparam \out2[11]~I .output_register_mode = "none";
defparam \out2[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \out2[12]~I (
	.datain(!\P1|flip_flops_loop:12:REG0|FF14|SR0|out1~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(out2[12]));
// synopsys translate_off
defparam \out2[12]~I .input_async_reset = "none";
defparam \out2[12]~I .input_power_up = "low";
defparam \out2[12]~I .input_register_mode = "none";
defparam \out2[12]~I .input_sync_reset = "none";
defparam \out2[12]~I .oe_async_reset = "none";
defparam \out2[12]~I .oe_power_up = "low";
defparam \out2[12]~I .oe_register_mode = "none";
defparam \out2[12]~I .oe_sync_reset = "none";
defparam \out2[12]~I .operation_mode = "output";
defparam \out2[12]~I .output_async_reset = "none";
defparam \out2[12]~I .output_power_up = "low";
defparam \out2[12]~I .output_register_mode = "none";
defparam \out2[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \out2[13]~I (
	.datain(!\P1|flip_flops_loop:13:REG0|FF14|SR0|out1~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(out2[13]));
// synopsys translate_off
defparam \out2[13]~I .input_async_reset = "none";
defparam \out2[13]~I .input_power_up = "low";
defparam \out2[13]~I .input_register_mode = "none";
defparam \out2[13]~I .input_sync_reset = "none";
defparam \out2[13]~I .oe_async_reset = "none";
defparam \out2[13]~I .oe_power_up = "low";
defparam \out2[13]~I .oe_register_mode = "none";
defparam \out2[13]~I .oe_sync_reset = "none";
defparam \out2[13]~I .operation_mode = "output";
defparam \out2[13]~I .output_async_reset = "none";
defparam \out2[13]~I .output_power_up = "low";
defparam \out2[13]~I .output_register_mode = "none";
defparam \out2[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \out2[14]~I (
	.datain(!\P1|flip_flops_loop:14:REG0|FF14|SR0|out1~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(out2[14]));
// synopsys translate_off
defparam \out2[14]~I .input_async_reset = "none";
defparam \out2[14]~I .input_power_up = "low";
defparam \out2[14]~I .input_register_mode = "none";
defparam \out2[14]~I .input_sync_reset = "none";
defparam \out2[14]~I .oe_async_reset = "none";
defparam \out2[14]~I .oe_power_up = "low";
defparam \out2[14]~I .oe_register_mode = "none";
defparam \out2[14]~I .oe_sync_reset = "none";
defparam \out2[14]~I .operation_mode = "output";
defparam \out2[14]~I .output_async_reset = "none";
defparam \out2[14]~I .output_power_up = "low";
defparam \out2[14]~I .output_register_mode = "none";
defparam \out2[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \out2[15]~I (
	.datain(!\P1|flip_flops_loop:15:REG0|FF14|SR0|out1~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(out2[15]));
// synopsys translate_off
defparam \out2[15]~I .input_async_reset = "none";
defparam \out2[15]~I .input_power_up = "low";
defparam \out2[15]~I .input_register_mode = "none";
defparam \out2[15]~I .input_sync_reset = "none";
defparam \out2[15]~I .oe_async_reset = "none";
defparam \out2[15]~I .oe_power_up = "low";
defparam \out2[15]~I .oe_register_mode = "none";
defparam \out2[15]~I .oe_sync_reset = "none";
defparam \out2[15]~I .operation_mode = "output";
defparam \out2[15]~I .output_async_reset = "none";
defparam \out2[15]~I .output_power_up = "low";
defparam \out2[15]~I .output_register_mode = "none";
defparam \out2[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \aluout[0]~I (
	.datain(\P2|A7|M36|M13|or_loop:0:OR160|out1~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(aluout[0]));
// synopsys translate_off
defparam \aluout[0]~I .input_async_reset = "none";
defparam \aluout[0]~I .input_power_up = "low";
defparam \aluout[0]~I .input_register_mode = "none";
defparam \aluout[0]~I .input_sync_reset = "none";
defparam \aluout[0]~I .oe_async_reset = "none";
defparam \aluout[0]~I .oe_power_up = "low";
defparam \aluout[0]~I .oe_register_mode = "none";
defparam \aluout[0]~I .oe_sync_reset = "none";
defparam \aluout[0]~I .operation_mode = "output";
defparam \aluout[0]~I .output_async_reset = "none";
defparam \aluout[0]~I .output_power_up = "low";
defparam \aluout[0]~I .output_register_mode = "none";
defparam \aluout[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \aluout[1]~I (
	.datain(\P2|A7|M36|M11|and_loop:1:AND160|out1~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(aluout[1]));
// synopsys translate_off
defparam \aluout[1]~I .input_async_reset = "none";
defparam \aluout[1]~I .input_power_up = "low";
defparam \aluout[1]~I .input_register_mode = "none";
defparam \aluout[1]~I .input_sync_reset = "none";
defparam \aluout[1]~I .oe_async_reset = "none";
defparam \aluout[1]~I .oe_power_up = "low";
defparam \aluout[1]~I .oe_register_mode = "none";
defparam \aluout[1]~I .oe_sync_reset = "none";
defparam \aluout[1]~I .operation_mode = "output";
defparam \aluout[1]~I .output_async_reset = "none";
defparam \aluout[1]~I .output_power_up = "low";
defparam \aluout[1]~I .output_register_mode = "none";
defparam \aluout[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \aluout[2]~I (
	.datain(\P2|A7|M36|M11|and_loop:2:AND160|out1~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(aluout[2]));
// synopsys translate_off
defparam \aluout[2]~I .input_async_reset = "none";
defparam \aluout[2]~I .input_power_up = "low";
defparam \aluout[2]~I .input_register_mode = "none";
defparam \aluout[2]~I .input_sync_reset = "none";
defparam \aluout[2]~I .oe_async_reset = "none";
defparam \aluout[2]~I .oe_power_up = "low";
defparam \aluout[2]~I .oe_register_mode = "none";
defparam \aluout[2]~I .oe_sync_reset = "none";
defparam \aluout[2]~I .operation_mode = "output";
defparam \aluout[2]~I .output_async_reset = "none";
defparam \aluout[2]~I .output_power_up = "low";
defparam \aluout[2]~I .output_register_mode = "none";
defparam \aluout[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \aluout[3]~I (
	.datain(\P2|A7|M36|M11|and_loop:3:AND160|out1~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(aluout[3]));
// synopsys translate_off
defparam \aluout[3]~I .input_async_reset = "none";
defparam \aluout[3]~I .input_power_up = "low";
defparam \aluout[3]~I .input_register_mode = "none";
defparam \aluout[3]~I .input_sync_reset = "none";
defparam \aluout[3]~I .oe_async_reset = "none";
defparam \aluout[3]~I .oe_power_up = "low";
defparam \aluout[3]~I .oe_register_mode = "none";
defparam \aluout[3]~I .oe_sync_reset = "none";
defparam \aluout[3]~I .operation_mode = "output";
defparam \aluout[3]~I .output_async_reset = "none";
defparam \aluout[3]~I .output_power_up = "low";
defparam \aluout[3]~I .output_register_mode = "none";
defparam \aluout[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \aluout[4]~I (
	.datain(\P2|A7|M36|M11|and_loop:4:AND160|out1~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(aluout[4]));
// synopsys translate_off
defparam \aluout[4]~I .input_async_reset = "none";
defparam \aluout[4]~I .input_power_up = "low";
defparam \aluout[4]~I .input_register_mode = "none";
defparam \aluout[4]~I .input_sync_reset = "none";
defparam \aluout[4]~I .oe_async_reset = "none";
defparam \aluout[4]~I .oe_power_up = "low";
defparam \aluout[4]~I .oe_register_mode = "none";
defparam \aluout[4]~I .oe_sync_reset = "none";
defparam \aluout[4]~I .operation_mode = "output";
defparam \aluout[4]~I .output_async_reset = "none";
defparam \aluout[4]~I .output_power_up = "low";
defparam \aluout[4]~I .output_register_mode = "none";
defparam \aluout[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \aluout[5]~I (
	.datain(\P2|A7|M36|M11|and_loop:5:AND160|out1~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(aluout[5]));
// synopsys translate_off
defparam \aluout[5]~I .input_async_reset = "none";
defparam \aluout[5]~I .input_power_up = "low";
defparam \aluout[5]~I .input_register_mode = "none";
defparam \aluout[5]~I .input_sync_reset = "none";
defparam \aluout[5]~I .oe_async_reset = "none";
defparam \aluout[5]~I .oe_power_up = "low";
defparam \aluout[5]~I .oe_register_mode = "none";
defparam \aluout[5]~I .oe_sync_reset = "none";
defparam \aluout[5]~I .operation_mode = "output";
defparam \aluout[5]~I .output_async_reset = "none";
defparam \aluout[5]~I .output_power_up = "low";
defparam \aluout[5]~I .output_register_mode = "none";
defparam \aluout[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \aluout[6]~I (
	.datain(\P2|A7|M36|M11|and_loop:6:AND160|out1~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(aluout[6]));
// synopsys translate_off
defparam \aluout[6]~I .input_async_reset = "none";
defparam \aluout[6]~I .input_power_up = "low";
defparam \aluout[6]~I .input_register_mode = "none";
defparam \aluout[6]~I .input_sync_reset = "none";
defparam \aluout[6]~I .oe_async_reset = "none";
defparam \aluout[6]~I .oe_power_up = "low";
defparam \aluout[6]~I .oe_register_mode = "none";
defparam \aluout[6]~I .oe_sync_reset = "none";
defparam \aluout[6]~I .operation_mode = "output";
defparam \aluout[6]~I .output_async_reset = "none";
defparam \aluout[6]~I .output_power_up = "low";
defparam \aluout[6]~I .output_register_mode = "none";
defparam \aluout[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \aluout[7]~I (
	.datain(\P2|A7|M36|M11|and_loop:7:AND160|out1~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(aluout[7]));
// synopsys translate_off
defparam \aluout[7]~I .input_async_reset = "none";
defparam \aluout[7]~I .input_power_up = "low";
defparam \aluout[7]~I .input_register_mode = "none";
defparam \aluout[7]~I .input_sync_reset = "none";
defparam \aluout[7]~I .oe_async_reset = "none";
defparam \aluout[7]~I .oe_power_up = "low";
defparam \aluout[7]~I .oe_register_mode = "none";
defparam \aluout[7]~I .oe_sync_reset = "none";
defparam \aluout[7]~I .operation_mode = "output";
defparam \aluout[7]~I .output_async_reset = "none";
defparam \aluout[7]~I .output_power_up = "low";
defparam \aluout[7]~I .output_register_mode = "none";
defparam \aluout[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \aluout[8]~I (
	.datain(\P2|A7|M36|M11|and_loop:8:AND160|out1~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(aluout[8]));
// synopsys translate_off
defparam \aluout[8]~I .input_async_reset = "none";
defparam \aluout[8]~I .input_power_up = "low";
defparam \aluout[8]~I .input_register_mode = "none";
defparam \aluout[8]~I .input_sync_reset = "none";
defparam \aluout[8]~I .oe_async_reset = "none";
defparam \aluout[8]~I .oe_power_up = "low";
defparam \aluout[8]~I .oe_register_mode = "none";
defparam \aluout[8]~I .oe_sync_reset = "none";
defparam \aluout[8]~I .operation_mode = "output";
defparam \aluout[8]~I .output_async_reset = "none";
defparam \aluout[8]~I .output_power_up = "low";
defparam \aluout[8]~I .output_register_mode = "none";
defparam \aluout[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \aluout[9]~I (
	.datain(\P2|A7|M36|M11|and_loop:9:AND160|out1~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(aluout[9]));
// synopsys translate_off
defparam \aluout[9]~I .input_async_reset = "none";
defparam \aluout[9]~I .input_power_up = "low";
defparam \aluout[9]~I .input_register_mode = "none";
defparam \aluout[9]~I .input_sync_reset = "none";
defparam \aluout[9]~I .oe_async_reset = "none";
defparam \aluout[9]~I .oe_power_up = "low";
defparam \aluout[9]~I .oe_register_mode = "none";
defparam \aluout[9]~I .oe_sync_reset = "none";
defparam \aluout[9]~I .operation_mode = "output";
defparam \aluout[9]~I .output_async_reset = "none";
defparam \aluout[9]~I .output_power_up = "low";
defparam \aluout[9]~I .output_register_mode = "none";
defparam \aluout[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \aluout[10]~I (
	.datain(\P2|A7|M36|M11|and_loop:10:AND160|out1~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(aluout[10]));
// synopsys translate_off
defparam \aluout[10]~I .input_async_reset = "none";
defparam \aluout[10]~I .input_power_up = "low";
defparam \aluout[10]~I .input_register_mode = "none";
defparam \aluout[10]~I .input_sync_reset = "none";
defparam \aluout[10]~I .oe_async_reset = "none";
defparam \aluout[10]~I .oe_power_up = "low";
defparam \aluout[10]~I .oe_register_mode = "none";
defparam \aluout[10]~I .oe_sync_reset = "none";
defparam \aluout[10]~I .operation_mode = "output";
defparam \aluout[10]~I .output_async_reset = "none";
defparam \aluout[10]~I .output_power_up = "low";
defparam \aluout[10]~I .output_register_mode = "none";
defparam \aluout[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \aluout[11]~I (
	.datain(\P2|A7|M36|M11|and_loop:11:AND160|out1~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(aluout[11]));
// synopsys translate_off
defparam \aluout[11]~I .input_async_reset = "none";
defparam \aluout[11]~I .input_power_up = "low";
defparam \aluout[11]~I .input_register_mode = "none";
defparam \aluout[11]~I .input_sync_reset = "none";
defparam \aluout[11]~I .oe_async_reset = "none";
defparam \aluout[11]~I .oe_power_up = "low";
defparam \aluout[11]~I .oe_register_mode = "none";
defparam \aluout[11]~I .oe_sync_reset = "none";
defparam \aluout[11]~I .operation_mode = "output";
defparam \aluout[11]~I .output_async_reset = "none";
defparam \aluout[11]~I .output_power_up = "low";
defparam \aluout[11]~I .output_register_mode = "none";
defparam \aluout[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \aluout[12]~I (
	.datain(\P2|A7|M36|M11|and_loop:12:AND160|out1~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(aluout[12]));
// synopsys translate_off
defparam \aluout[12]~I .input_async_reset = "none";
defparam \aluout[12]~I .input_power_up = "low";
defparam \aluout[12]~I .input_register_mode = "none";
defparam \aluout[12]~I .input_sync_reset = "none";
defparam \aluout[12]~I .oe_async_reset = "none";
defparam \aluout[12]~I .oe_power_up = "low";
defparam \aluout[12]~I .oe_register_mode = "none";
defparam \aluout[12]~I .oe_sync_reset = "none";
defparam \aluout[12]~I .operation_mode = "output";
defparam \aluout[12]~I .output_async_reset = "none";
defparam \aluout[12]~I .output_power_up = "low";
defparam \aluout[12]~I .output_register_mode = "none";
defparam \aluout[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \aluout[13]~I (
	.datain(\P2|A7|M36|M11|and_loop:13:AND160|out1~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(aluout[13]));
// synopsys translate_off
defparam \aluout[13]~I .input_async_reset = "none";
defparam \aluout[13]~I .input_power_up = "low";
defparam \aluout[13]~I .input_register_mode = "none";
defparam \aluout[13]~I .input_sync_reset = "none";
defparam \aluout[13]~I .oe_async_reset = "none";
defparam \aluout[13]~I .oe_power_up = "low";
defparam \aluout[13]~I .oe_register_mode = "none";
defparam \aluout[13]~I .oe_sync_reset = "none";
defparam \aluout[13]~I .operation_mode = "output";
defparam \aluout[13]~I .output_async_reset = "none";
defparam \aluout[13]~I .output_power_up = "low";
defparam \aluout[13]~I .output_register_mode = "none";
defparam \aluout[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \aluout[14]~I (
	.datain(\P2|A7|M36|M11|and_loop:14:AND160|out1~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(aluout[14]));
// synopsys translate_off
defparam \aluout[14]~I .input_async_reset = "none";
defparam \aluout[14]~I .input_power_up = "low";
defparam \aluout[14]~I .input_register_mode = "none";
defparam \aluout[14]~I .input_sync_reset = "none";
defparam \aluout[14]~I .oe_async_reset = "none";
defparam \aluout[14]~I .oe_power_up = "low";
defparam \aluout[14]~I .oe_register_mode = "none";
defparam \aluout[14]~I .oe_sync_reset = "none";
defparam \aluout[14]~I .operation_mode = "output";
defparam \aluout[14]~I .output_async_reset = "none";
defparam \aluout[14]~I .output_power_up = "low";
defparam \aluout[14]~I .output_register_mode = "none";
defparam \aluout[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \aluout[15]~I (
	.datain(\P2|A7|M36|M11|and_loop:15:AND160|out1~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(aluout[15]));
// synopsys translate_off
defparam \aluout[15]~I .input_async_reset = "none";
defparam \aluout[15]~I .input_power_up = "low";
defparam \aluout[15]~I .input_register_mode = "none";
defparam \aluout[15]~I .input_sync_reset = "none";
defparam \aluout[15]~I .oe_async_reset = "none";
defparam \aluout[15]~I .oe_power_up = "low";
defparam \aluout[15]~I .oe_register_mode = "none";
defparam \aluout[15]~I .oe_sync_reset = "none";
defparam \aluout[15]~I .operation_mode = "output";
defparam \aluout[15]~I .output_async_reset = "none";
defparam \aluout[15]~I .output_power_up = "low";
defparam \aluout[15]~I .output_register_mode = "none";
defparam \aluout[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \output[0]~I (
	.datain(!\P3|flip_flops_loop:0:REG0|FF14|SR0|out1~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\output [0]));
// synopsys translate_off
defparam \output[0]~I .input_async_reset = "none";
defparam \output[0]~I .input_power_up = "low";
defparam \output[0]~I .input_register_mode = "none";
defparam \output[0]~I .input_sync_reset = "none";
defparam \output[0]~I .oe_async_reset = "none";
defparam \output[0]~I .oe_power_up = "low";
defparam \output[0]~I .oe_register_mode = "none";
defparam \output[0]~I .oe_sync_reset = "none";
defparam \output[0]~I .operation_mode = "output";
defparam \output[0]~I .output_async_reset = "none";
defparam \output[0]~I .output_power_up = "low";
defparam \output[0]~I .output_register_mode = "none";
defparam \output[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \output[1]~I (
	.datain(!\P3|flip_flops_loop:1:REG0|FF14|SR0|out1~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\output [1]));
// synopsys translate_off
defparam \output[1]~I .input_async_reset = "none";
defparam \output[1]~I .input_power_up = "low";
defparam \output[1]~I .input_register_mode = "none";
defparam \output[1]~I .input_sync_reset = "none";
defparam \output[1]~I .oe_async_reset = "none";
defparam \output[1]~I .oe_power_up = "low";
defparam \output[1]~I .oe_register_mode = "none";
defparam \output[1]~I .oe_sync_reset = "none";
defparam \output[1]~I .operation_mode = "output";
defparam \output[1]~I .output_async_reset = "none";
defparam \output[1]~I .output_power_up = "low";
defparam \output[1]~I .output_register_mode = "none";
defparam \output[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \output[2]~I (
	.datain(!\P3|flip_flops_loop:2:REG0|FF14|SR0|out1~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\output [2]));
// synopsys translate_off
defparam \output[2]~I .input_async_reset = "none";
defparam \output[2]~I .input_power_up = "low";
defparam \output[2]~I .input_register_mode = "none";
defparam \output[2]~I .input_sync_reset = "none";
defparam \output[2]~I .oe_async_reset = "none";
defparam \output[2]~I .oe_power_up = "low";
defparam \output[2]~I .oe_register_mode = "none";
defparam \output[2]~I .oe_sync_reset = "none";
defparam \output[2]~I .operation_mode = "output";
defparam \output[2]~I .output_async_reset = "none";
defparam \output[2]~I .output_power_up = "low";
defparam \output[2]~I .output_register_mode = "none";
defparam \output[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \output[3]~I (
	.datain(!\P3|flip_flops_loop:3:REG0|FF14|SR0|out1~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\output [3]));
// synopsys translate_off
defparam \output[3]~I .input_async_reset = "none";
defparam \output[3]~I .input_power_up = "low";
defparam \output[3]~I .input_register_mode = "none";
defparam \output[3]~I .input_sync_reset = "none";
defparam \output[3]~I .oe_async_reset = "none";
defparam \output[3]~I .oe_power_up = "low";
defparam \output[3]~I .oe_register_mode = "none";
defparam \output[3]~I .oe_sync_reset = "none";
defparam \output[3]~I .operation_mode = "output";
defparam \output[3]~I .output_async_reset = "none";
defparam \output[3]~I .output_power_up = "low";
defparam \output[3]~I .output_register_mode = "none";
defparam \output[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \output[4]~I (
	.datain(!\P3|flip_flops_loop:4:REG0|FF14|SR0|out1~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\output [4]));
// synopsys translate_off
defparam \output[4]~I .input_async_reset = "none";
defparam \output[4]~I .input_power_up = "low";
defparam \output[4]~I .input_register_mode = "none";
defparam \output[4]~I .input_sync_reset = "none";
defparam \output[4]~I .oe_async_reset = "none";
defparam \output[4]~I .oe_power_up = "low";
defparam \output[4]~I .oe_register_mode = "none";
defparam \output[4]~I .oe_sync_reset = "none";
defparam \output[4]~I .operation_mode = "output";
defparam \output[4]~I .output_async_reset = "none";
defparam \output[4]~I .output_power_up = "low";
defparam \output[4]~I .output_register_mode = "none";
defparam \output[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \output[5]~I (
	.datain(!\P3|flip_flops_loop:5:REG0|FF14|SR0|out1~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\output [5]));
// synopsys translate_off
defparam \output[5]~I .input_async_reset = "none";
defparam \output[5]~I .input_power_up = "low";
defparam \output[5]~I .input_register_mode = "none";
defparam \output[5]~I .input_sync_reset = "none";
defparam \output[5]~I .oe_async_reset = "none";
defparam \output[5]~I .oe_power_up = "low";
defparam \output[5]~I .oe_register_mode = "none";
defparam \output[5]~I .oe_sync_reset = "none";
defparam \output[5]~I .operation_mode = "output";
defparam \output[5]~I .output_async_reset = "none";
defparam \output[5]~I .output_power_up = "low";
defparam \output[5]~I .output_register_mode = "none";
defparam \output[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \output[6]~I (
	.datain(!\P3|flip_flops_loop:6:REG0|FF14|SR0|out1~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\output [6]));
// synopsys translate_off
defparam \output[6]~I .input_async_reset = "none";
defparam \output[6]~I .input_power_up = "low";
defparam \output[6]~I .input_register_mode = "none";
defparam \output[6]~I .input_sync_reset = "none";
defparam \output[6]~I .oe_async_reset = "none";
defparam \output[6]~I .oe_power_up = "low";
defparam \output[6]~I .oe_register_mode = "none";
defparam \output[6]~I .oe_sync_reset = "none";
defparam \output[6]~I .operation_mode = "output";
defparam \output[6]~I .output_async_reset = "none";
defparam \output[6]~I .output_power_up = "low";
defparam \output[6]~I .output_register_mode = "none";
defparam \output[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \output[7]~I (
	.datain(!\P3|flip_flops_loop:7:REG0|FF14|SR0|out1~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\output [7]));
// synopsys translate_off
defparam \output[7]~I .input_async_reset = "none";
defparam \output[7]~I .input_power_up = "low";
defparam \output[7]~I .input_register_mode = "none";
defparam \output[7]~I .input_sync_reset = "none";
defparam \output[7]~I .oe_async_reset = "none";
defparam \output[7]~I .oe_power_up = "low";
defparam \output[7]~I .oe_register_mode = "none";
defparam \output[7]~I .oe_sync_reset = "none";
defparam \output[7]~I .operation_mode = "output";
defparam \output[7]~I .output_async_reset = "none";
defparam \output[7]~I .output_power_up = "low";
defparam \output[7]~I .output_register_mode = "none";
defparam \output[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \output[8]~I (
	.datain(!\P3|flip_flops_loop:8:REG0|FF14|SR0|out1~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\output [8]));
// synopsys translate_off
defparam \output[8]~I .input_async_reset = "none";
defparam \output[8]~I .input_power_up = "low";
defparam \output[8]~I .input_register_mode = "none";
defparam \output[8]~I .input_sync_reset = "none";
defparam \output[8]~I .oe_async_reset = "none";
defparam \output[8]~I .oe_power_up = "low";
defparam \output[8]~I .oe_register_mode = "none";
defparam \output[8]~I .oe_sync_reset = "none";
defparam \output[8]~I .operation_mode = "output";
defparam \output[8]~I .output_async_reset = "none";
defparam \output[8]~I .output_power_up = "low";
defparam \output[8]~I .output_register_mode = "none";
defparam \output[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \output[9]~I (
	.datain(!\P3|flip_flops_loop:9:REG0|FF14|SR0|out1~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\output [9]));
// synopsys translate_off
defparam \output[9]~I .input_async_reset = "none";
defparam \output[9]~I .input_power_up = "low";
defparam \output[9]~I .input_register_mode = "none";
defparam \output[9]~I .input_sync_reset = "none";
defparam \output[9]~I .oe_async_reset = "none";
defparam \output[9]~I .oe_power_up = "low";
defparam \output[9]~I .oe_register_mode = "none";
defparam \output[9]~I .oe_sync_reset = "none";
defparam \output[9]~I .operation_mode = "output";
defparam \output[9]~I .output_async_reset = "none";
defparam \output[9]~I .output_power_up = "low";
defparam \output[9]~I .output_register_mode = "none";
defparam \output[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \output[10]~I (
	.datain(!\P3|flip_flops_loop:10:REG0|FF14|SR0|out1~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\output [10]));
// synopsys translate_off
defparam \output[10]~I .input_async_reset = "none";
defparam \output[10]~I .input_power_up = "low";
defparam \output[10]~I .input_register_mode = "none";
defparam \output[10]~I .input_sync_reset = "none";
defparam \output[10]~I .oe_async_reset = "none";
defparam \output[10]~I .oe_power_up = "low";
defparam \output[10]~I .oe_register_mode = "none";
defparam \output[10]~I .oe_sync_reset = "none";
defparam \output[10]~I .operation_mode = "output";
defparam \output[10]~I .output_async_reset = "none";
defparam \output[10]~I .output_power_up = "low";
defparam \output[10]~I .output_register_mode = "none";
defparam \output[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \output[11]~I (
	.datain(!\P3|flip_flops_loop:11:REG0|FF14|SR0|out1~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\output [11]));
// synopsys translate_off
defparam \output[11]~I .input_async_reset = "none";
defparam \output[11]~I .input_power_up = "low";
defparam \output[11]~I .input_register_mode = "none";
defparam \output[11]~I .input_sync_reset = "none";
defparam \output[11]~I .oe_async_reset = "none";
defparam \output[11]~I .oe_power_up = "low";
defparam \output[11]~I .oe_register_mode = "none";
defparam \output[11]~I .oe_sync_reset = "none";
defparam \output[11]~I .operation_mode = "output";
defparam \output[11]~I .output_async_reset = "none";
defparam \output[11]~I .output_power_up = "low";
defparam \output[11]~I .output_register_mode = "none";
defparam \output[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \output[12]~I (
	.datain(!\P3|flip_flops_loop:12:REG0|FF14|SR0|out1~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\output [12]));
// synopsys translate_off
defparam \output[12]~I .input_async_reset = "none";
defparam \output[12]~I .input_power_up = "low";
defparam \output[12]~I .input_register_mode = "none";
defparam \output[12]~I .input_sync_reset = "none";
defparam \output[12]~I .oe_async_reset = "none";
defparam \output[12]~I .oe_power_up = "low";
defparam \output[12]~I .oe_register_mode = "none";
defparam \output[12]~I .oe_sync_reset = "none";
defparam \output[12]~I .operation_mode = "output";
defparam \output[12]~I .output_async_reset = "none";
defparam \output[12]~I .output_power_up = "low";
defparam \output[12]~I .output_register_mode = "none";
defparam \output[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \output[13]~I (
	.datain(!\P3|flip_flops_loop:13:REG0|FF14|SR0|out1~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\output [13]));
// synopsys translate_off
defparam \output[13]~I .input_async_reset = "none";
defparam \output[13]~I .input_power_up = "low";
defparam \output[13]~I .input_register_mode = "none";
defparam \output[13]~I .input_sync_reset = "none";
defparam \output[13]~I .oe_async_reset = "none";
defparam \output[13]~I .oe_power_up = "low";
defparam \output[13]~I .oe_register_mode = "none";
defparam \output[13]~I .oe_sync_reset = "none";
defparam \output[13]~I .operation_mode = "output";
defparam \output[13]~I .output_async_reset = "none";
defparam \output[13]~I .output_power_up = "low";
defparam \output[13]~I .output_register_mode = "none";
defparam \output[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \output[14]~I (
	.datain(!\P3|flip_flops_loop:14:REG0|FF14|SR0|out1~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\output [14]));
// synopsys translate_off
defparam \output[14]~I .input_async_reset = "none";
defparam \output[14]~I .input_power_up = "low";
defparam \output[14]~I .input_register_mode = "none";
defparam \output[14]~I .input_sync_reset = "none";
defparam \output[14]~I .oe_async_reset = "none";
defparam \output[14]~I .oe_power_up = "low";
defparam \output[14]~I .oe_register_mode = "none";
defparam \output[14]~I .oe_sync_reset = "none";
defparam \output[14]~I .operation_mode = "output";
defparam \output[14]~I .output_async_reset = "none";
defparam \output[14]~I .output_power_up = "low";
defparam \output[14]~I .output_register_mode = "none";
defparam \output[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \output[15]~I (
	.datain(!\P3|flip_flops_loop:15:REG0|FF14|SR0|out1~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\output [15]));
// synopsys translate_off
defparam \output[15]~I .input_async_reset = "none";
defparam \output[15]~I .input_power_up = "low";
defparam \output[15]~I .input_register_mode = "none";
defparam \output[15]~I .input_sync_reset = "none";
defparam \output[15]~I .oe_async_reset = "none";
defparam \output[15]~I .oe_power_up = "low";
defparam \output[15]~I .oe_register_mode = "none";
defparam \output[15]~I .oe_sync_reset = "none";
defparam \output[15]~I .operation_mode = "output";
defparam \output[15]~I .output_async_reset = "none";
defparam \output[15]~I .output_power_up = "low";
defparam \output[15]~I .output_register_mode = "none";
defparam \output[15]~I .output_sync_reset = "none";
// synopsys translate_on

endmodule
