// Seed: 1384690813
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  tri1 id_5 = 1'b0;
  wire id_6;
  wire id_7;
  assign id_5 = 1;
endmodule
module module_1 ();
  assign id_1 = id_1;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_1,
      id_1
  );
endmodule
module module_2 (
    input tri0 id_0,
    input supply0 id_1
    , id_3
);
  wor   id_4;
  uwire id_5;
  assign id_5 = 1;
  module_0 modCall_1 (
      id_5,
      id_3,
      id_5,
      id_5
  );
  wire id_6;
  wire id_7;
endmodule
