<?xml version="1.0" encoding="utf-8"?>
<module id="R4_SYS2" HW_revision="" XML_version="1.1.1b" description="R4 System Registers Second Frame">
  <!-- (c) Texas Instruments 2003-2012, All rights reserved. -->
  <!-- Filename: Hercules_SYS2_spec_5.8.0.xml                  -->
  <!-- Version: 1.0                                          -->
  <!--Version: 1.1 Added new registers at address offset 0x44,0x48,0x50,0x54 and 0x74-->
  <register id="PLLCTL3" acronym="PLLCTL3" offset="0x00" width="32" description="PLL Control Register 3 ">
      <bitfield id="PllMul2" width="16" begin="0" end="15" resetval="0" description="PLL2 Multiplication Factor" range="" rwaccess="RW"></bitfield>
      <bitfield id="RefClkDiv2" width="6" begin="16" end="21" resetval="0" description="Reference Clock Divider" range="" rwaccess="RW"></bitfield>     
      <bitfield id="Reserved" width="2" begin="22" end="23" resetval="0" description="Read returns 0. Writes have no effect." range="" rwaccess="RW"></bitfield>     
      <bitfield id="PllDiv2" width="5" begin="24" end="28" resetval="0" description="PLL2 Output Clock Divider" range="" rwaccess="RW"></bitfield>
      <bitfield id="OdPll2" width="3" begin="29" end="31" resetval="0" description="Internal PLL Output Divider" range="" rwaccess="RW"></bitfield>
  </register>
  <register id="STCCLKDIV" acronym="STCCLKDIV" offset="0x08" width="32" description="CPU Logic BIST Clock Divider ">
      <bitfield id="Reserved0" width="24" begin="0" end="23" resetval="0" description="Read returns 0. Writes have no effect." range="" rwaccess="RW"></bitfield>     
      <bitfield id="ClkDiv" width="3" begin="24" end="26" resetval="0" description="Clock divider/prescaler for CPU clock during logic BIST" range="" rwaccess="RW"></bitfield>
      <bitfield id="Reserved1" width="5" begin="27" end="31" resetval="0" description="Read returns 0. Writes have no effect." range="" rwaccess="RW"></bitfield>     
  </register>
  <register id="CLKHB_GLBREG" acronym="CLKHB_GLBREG" offset="0x0C" width="32" description="Clock Hibernate Mode Global Enable Register"></register>
  <register id="CLKHB_RTIDREG" acronym="CLKHB_RTIDREG" offset="0x10" width="32" description="Clocked Hibernate RTI Domain Control Register"></register>
  <register id="HBCD_STAT" acronym="HBCD_STAT" offset="0x14" width="32" description="Hibernate Clock Domain Status Register"></register>
  <register id="CLKTRMI1" acronym="CLKTRMI1" offset="0x20" width="32" description="Clock Trim 1 Register"></register>
  <!--- UM: missing reg id="ECPCNTL" offset="0x24" description="ECP Control Register." --->
  <!--- UM: missing reg id="ECPCNTL1" offset="0x28" description="ECP Control Register 1." --->
  <register id="CLK2CNTRL" acronym="CLK2CNTRL" offset="0x3C" width="32" description="Clock 2 Control Register">
      <bitfield id="VClk3R" width="4" begin="0" end="3" resetval="0" description="VBUS clock3 ratio." range="" rwaccess="RW"></bitfield>
      <bitfield id="Reserved" width="28" begin="4" end="31" resetval="0" description="Read returns 0. Writes have no effect." range="" rwaccess="RW"></bitfield>     
  </register>
  <register id="VCLKACON1" acronym="VCLKACON1" offset="0x40" width="32" description="Peripheral Asynchronous Clock Configuration 1 Register">
      <bitfield id="VClkA3S" width="4" begin="0" end="3" resetval="0" description="Peripheral asynchronous clock 3 source." range="" rwaccess="RW"></bitfield>
      <bitfield id="VClkA3DivCDDis" width="1" begin="4" end="4" resetval="0" description="Disable the VCLKA3 divider output." range="" rwaccess="RW"></bitfield>
      <bitfield id="Reserved0" width="3" begin="7" end="5" resetval="0" description="Read returns 0. Writes have no effect." range="" rwaccess="RW"></bitfield>     
      <bitfield id="VClkA3R" width="3" begin="8" end="10" resetval="0" description="Clock divider for the VCLKA3 source." range="" rwaccess="RW"></bitfield>
      <bitfield id="Reserved1" width="5" begin="11" end="15" resetval="0" description="Read returns 0. Writes have no effect." range="" rwaccess="RW"></bitfield>     
      <bitfield id="VClkA4S" width="4" begin="16" end="19" resetval="0" description="Peripheral asynchronous clock 4 source." range="" rwaccess="RW"></bitfield>
      <bitfield id="VClkA4DivCDDis" width="1" begin="20" end="20" resetval="0" description="Disable the VCLKA4 divider output." range="" rwaccess="RW"></bitfield>
      <bitfield id="Reserved2" width="3" begin="21" end="23" resetval="0" description="Read returns 0. Writes have no effect." range="" rwaccess="RW"></bitfield>     
      <bitfield id="VClkA4R" width="3" begin="24" end="26" resetval="0" description="Clock divider for the VCLKA4 source." range="" rwaccess="RW"></bitfield>
      <bitfield id="Reserved3" width="5" begin="27" end="31" resetval="0" description="Read returns 0. Writes have no effect." range="" rwaccess="RW"></bitfield>     
  </register>
  <register id="CLK3CNTRL" acronym="CLK3CNTRL" offset="0x44" width="32" description="Clock 3 Control Register"></register>
  <register id="VCLKACON2" acronym="VCLKACON2" offset="0x48" width="32" description="Peripheral Asynchronous Clock Configuration 2 Register"></register>
  <register id="VCLKACON3" acronym="VCLKACON3" offset="0x50" width="32" description="Peripheral Asynchronous Clock Configuration 3 Register"></register>
  <register id="HCLK1Ctrl" acronym="HCLK1Ctrl" offset="0x54" width="32" description="HCLK1 Control Register">
      <bitfield id="HClkR" width="2" begin="0" end="1" resetval="0" description="HCLK divider value." range="" rwaccess="RW"></bitfield>
      <bitfield id="Reserved" width="30" begin="2" end="31" resetval="0" description="Read returns 0. Writes have no effect." range="" rwaccess="RW"></bitfield>     
  </register>
  <register id="CLKSLIP" acronym="CLKSLIP" offset="0x70" width="32" description="Clock Slip Register">
      <bitfield id="Pll1RFSlipFilterKey" width="4" begin="0" end="3" resetval="0" description="Enable the PLL1 RFSLIP filtering." range="" rwaccess="RW"></bitfield>
      <bitfield id="Reserved0" width="4" begin="4" end="7" resetval="0" description="Read returns 0. Writes have no effect." range="" rwaccess="RW"></bitfield>     
      <bitfield id="Pll1RFSlipFilterCnt" width="6" begin="8" end="13" resetval="0" description="Configure the count for the filtered PLL1 RFSLIP." range="" rwaccess="RW"></bitfield>
      <bitfield id="Reserved1" width="18" begin="14" end="31" resetval="0" description="Read returns 0. Writes have no effect." range="" rwaccess="RW"></bitfield>     
  </register>
  <!--- possible reg offset error CLK2SLIP at 0x70 ? --->
  <register id="CLK2SLIP" acronym="CLK2SLIP" offset="0x70" width="32" description="Clock2 Slip Register"></register>
  <!--- UM: missing reg id="IP1ECCERREN" offset="0x78" description="IP ECC Error Enable Register" --->
  <register id="EFC_CTLREG" acronym="EFC_CTLREG" offset="0xEC" width="32" description="EFUSE Controller Control Register">
      <bitfield id="EfcInstrWEn" width="4" begin="0" end="3" resetval="0" description="Enable user write of 4 EFUSE controller instructions." range="" rwaccess="RW"></bitfield>
      <bitfield id="Reserved0" width="28" begin="4" end="31" resetval="0" description="Read returns 0. Writes have no effect." range="" rwaccess="RW"></bitfield>     
  </register>
  <register id="DIEIDL_REG0" acronym="DIEIDL_REG0" offset="0xF0" width="32" description="Die Identification Register Lower Word"></register>
  <register id="DIEIDH_REG1" acronym="DIEIDH_REG1" offset="0xF4" width="32" description="Die Identification Register Upper Word"></register>
  <register id="DIEIDH_REG2" acronym="DIEIDH_REG2" offset="0xF8" width="32" description="Die Identification Register Lower Word"></register>
  <register id="DIEIDH_REG3" acronym="DIEIDH_REG3" offset="0xFC" width="32" description="Die Identification Register Upper Word"></register>
</module>