WARNING: physical memory size is smaller than virtual memory size.
WARNING: option --warmup_instructions is deprecated. Use --warmup-instructions instead.
WARNING: option --simulation_instructions is deprecated. Use --simulation-instructions instead.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 5000000
Simulation Instructions: 20000000
Number of CPUs: 1
Page size: 4096

CPU 0 PAg branch predictor
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 3200 MT/s
Warmup finished CPU 0 instructions: 5000001 cycles: 1250066 cumulative IPC: 4 (Simulation time: 00 hr 00 min 40 sec)
Warmup complete CPU 0 instructions: 5000001 cycles: 1250066 cumulative IPC: 4 (Simulation time: 00 hr 00 min 40 sec)
Heartbeat CPU 0 instructions: 10000002 cycles: 5001115 heartbeat IPC: 2 cumulative IPC: 1.333 (Simulation time: 00 hr 01 min 55 sec)
Heartbeat CPU 0 instructions: 20000003 cycles: 12528157 heartbeat IPC: 1.329 cumulative IPC: 1.33 (Simulation time: 00 hr 04 min 12 sec)
Simulation finished CPU 0 instructions: 20000000 cycles: 14990020 cumulative IPC: 1.334 (Simulation time: 00 hr 04 min 55 sec)
Simulation complete CPU 0 instructions: 20000000 cycles: 14990020 cumulative IPC: 1.334 (Simulation time: 00 hr 04 min 55 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/igor/Documents/traces/631.deepsjeng_s-928B.champsimtrace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 1.334 instructions: 20000000 cycles: 14990020
CPU 0 Branch Prediction Accuracy: 90.76% MPKI: 13.88 Average ROB Occupancy at Mispredict: 30.09
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.0229
BRANCH_INDIRECT: 0.00865
BRANCH_CONDITIONAL: 13.4
BRANCH_DIRECT_CALL: 0.023
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0.403

LLC TOTAL        ACCESS:      14269 HIT:       3276 MISS:      10993
LLC LOAD         ACCESS:       5872 HIT:        256 MISS:       5616
LLC RFO          ACCESS:        586 HIT:        139 MISS:        447
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:       2802 HIT:       2802 MISS:          0
LLC TRANSLATION  ACCESS:       5009 HIT:         79 MISS:       4930
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 122.9 cycles
cpu0_DTLB TOTAL        ACCESS:    4693674 HIT:    4674392 MISS:      19282
cpu0_DTLB LOAD         ACCESS:    4693674 HIT:    4674392 MISS:      19282
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 112.2 cycles
cpu0_ITLB TOTAL        ACCESS:    1389651 HIT:    1389651 MISS:          0
cpu0_ITLB LOAD         ACCESS:    1389651 HIT:    1389651 MISS:          0
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL        ACCESS:    6321726 HIT:    6265094 MISS:      56632
cpu0_L1D LOAD         ACCESS:    3837473 HIT:    3807219 MISS:      30254
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:    2477205 HIT:    2457522 MISS:      19683
cpu0_L1D TRANSLATION  ACCESS:       7048 HIT:        353 MISS:       6695
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 31.19 cycles
cpu0_L1I TOTAL        ACCESS:    1647388 HIT:    1624695 MISS:      22693
cpu0_L1I LOAD         ACCESS:    1647388 HIT:    1624695 MISS:      22693
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 6.929 cycles
cpu0_L2C TOTAL        ACCESS:      52648 HIT:      41167 MISS:      11481
cpu0_L2C LOAD         ACCESS:      28612 HIT:      22740 MISS:       5872
cpu0_L2C RFO          ACCESS:       6142 HIT:       5556 MISS:        586
cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C WRITE        ACCESS:      11222 HIT:      11208 MISS:         14
cpu0_L2C TRANSLATION  ACCESS:       6672 HIT:       1663 MISS:       5009
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 138.6 cycles
cpu0_STLB TOTAL        ACCESS:       5082 HIT:       1594 MISS:       3488
cpu0_STLB LOAD         ACCESS:       5082 HIT:       1594 MISS:       3488
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 647.7 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       4691
  ROW_BUFFER_MISS:       6302
 AVG DBUS CONGESTED CYCLE: 3.963
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:          0
  FULL:          5
