// Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
// Date        : Mon Sep 25 22:02:52 2023
// Host        : DESKTOP-OKHGI2I running 64-bit major release  (build 9200)
// Command     : write_verilog -force -mode funcsim
//               C:/Users/User/Downloads/project/test_bram/project_1.srcs/sources_1/bd/design_1/ip/design_1_awgn_inv_mapping_0_0/design_1_awgn_inv_mapping_0_0_sim_netlist.v
// Design      : design_1_awgn_inv_mapping_0_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7z020clg484-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* CHECK_LICENSE_TYPE = "design_1_awgn_inv_mapping_0_0,awgn_inv_mapping,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* IP_DEFINITION_SOURCE = "sysgen" *) 
(* X_CORE_INFO = "awgn_inv_mapping,Vivado 2018.3" *) 
(* NotValidForBitStream *)
module design_1_awgn_inv_mapping_0_0
   (snr,
    noise_en,
    x,
    clk,
    llr,
    y);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 snr DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME snr, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 5} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}}}" *) input [4:0]snr;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 noise_en DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME noise_en, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}}}" *) input [0:0]noise_en;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 x DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME x, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}}}" *) input [0:0]x;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0" *) input clk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 llr DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME llr, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 10} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 4} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}}}" *) output [9:0]llr;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 y DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME y, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 19} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}}}" *) output [18:0]y;

  wire clk;
  wire [9:0]llr;
  wire [0:0]noise_en;
  wire [4:0]snr;
  wire [0:0]x;
  wire [18:0]y;

  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping inst
       (.clk(clk),
        .llr(llr),
        .noise_en(noise_en),
        .snr(snr),
        .x(x),
        .y(y));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping
   (snr,
    noise_en,
    x,
    clk,
    llr,
    y);
  input [4:0]snr;
  input [0:0]noise_en;
  input [0:0]x;
  input clk;
  output [9:0]llr;
  output [18:0]y;

  wire clk;
  wire [9:0]llr;
  wire [0:0]noise_en;
  wire [4:0]snr;
  wire [0:0]x;
  wire [18:0]y;

  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_struct awgn_inv_mapping_struct
       (.clk(clk),
        .llr(llr),
        .noise_en(noise_en),
        .snr(snr),
        .x(x),
        .y(y));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_asr" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_asr
   (z_6,
    D,
    clk);
  output [0:0]z_6;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_6;

  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xladdrsr__parameterized8 addressable_shift_register
       (.D(D),
        .clk(clk),
        .z_6(z_6));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_asr_x0" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_asr_x0
   (z_3,
    x,
    D,
    clk,
    a);
  output [0:0]z_3;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]a;

  wire [0:0]D;
  wire [0:0]a;
  wire clk;
  wire [0:0]x;
  wire [0:0]z_3;

  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xladdrsr__xdcDup__1 addressable_shift_register
       (.D(D),
        .a(a),
        .clk(clk),
        .x(x),
        .z_3(z_3));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_asr_x1" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_asr_x1
   (z_4,
    \fd_prim_array[0].set_comp.fdse_comp ,
    D,
    clk,
    a);
  output [0:0]z_4;
  output [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  input [0:0]D;
  input clk;
  input [0:0]a;

  wire [0:0]D;
  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]z_4;

  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xladdrsr__parameterized0__xdcDup__1 addressable_shift_register
       (.D(D),
        .a(a),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ),
        .z_4(z_4));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_asr_x10" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_asr_x10
   (z_6,
    D,
    clk);
  output [0:0]z_6;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_6;

  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xladdrsr__parameterized9 addressable_shift_register
       (.D(D),
        .clk(clk),
        .z_6(z_6));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_asr_x100" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_asr_x100
   (z_9,
    x,
    D,
    clk,
    a);
  output [0:0]z_9;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]a;

  wire [0:0]D;
  wire [0:0]a;
  wire clk;
  wire [0:0]x;
  wire [0:0]z_9;

  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xladdrsr__parameterized56 addressable_shift_register
       (.D(D),
        .a(a),
        .clk(clk),
        .x(x),
        .z_9(z_9));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_asr_x101" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_asr_x101
   (z_10,
    x,
    D,
    clk,
    a);
  output [0:0]z_10;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]a;

  wire [0:0]D;
  wire [0:0]a;
  wire clk;
  wire [0:0]x;
  wire [0:0]z_10;

  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xladdrsr__parameterized57 addressable_shift_register
       (.D(D),
        .a(a),
        .clk(clk),
        .x(x),
        .z_10(z_10));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_asr_x102" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_asr_x102
   (z_9,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    D,
    clk,
    a);
  output [0:0]z_9;
  output [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input [0:0]D;
  input clk;
  input [0:0]a;

  wire [0:0]D;
  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire [0:0]z_9;

  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xladdrsr__parameterized58 addressable_shift_register
       (.D(D),
        .a(a),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ),
        .z_9(z_9));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_asr_x103" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_asr_x103
   (z_9,
    D,
    clk);
  output [0:0]z_9;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_9;

  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xladdrsr__parameterized59 addressable_shift_register
       (.D(D),
        .clk(clk),
        .z_9(z_9));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_asr_x104" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_asr_x104
   (z_5,
    x,
    D,
    clk,
    x_x0);
  output [0:0]z_5;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]x_x0;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xladdrsr__parameterized60 addressable_shift_register
       (.D(D),
        .clk(clk),
        .x(x),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_asr_x105" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_asr_x105
   (z_5,
    x,
    D,
    clk,
    x_x0);
  output [0:0]z_5;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]x_x0;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xladdrsr__parameterized41 addressable_shift_register
       (.D(D),
        .clk(clk),
        .x(x),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_asr_x106" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_asr_x106
   (z_5,
    x,
    D,
    clk,
    x_x0);
  output [0:0]z_5;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]x_x0;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xladdrsr__parameterized21 addressable_shift_register
       (.D(D),
        .clk(clk),
        .x(x),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_asr_x107" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_asr_x107
   (z_5,
    x,
    D,
    clk,
    x_x0);
  output [0:0]z_5;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]x_x0;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xladdrsr__parameterized26__xdcDup__4 addressable_shift_register
       (.D(D),
        .clk(clk),
        .x(x),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_asr_x108" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_asr_x108
   (z_5,
    D,
    clk);
  output [0:0]z_5;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_5;

  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xladdrsr__parameterized16 addressable_shift_register
       (.D(D),
        .clk(clk),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_asr_x109" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_asr_x109
   (z_5,
    D,
    clk);
  output [0:0]z_5;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_5;

  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xladdrsr__parameterized26 addressable_shift_register
       (.D(D),
        .clk(clk),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_asr_x11" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_asr_x11
   (z_7,
    D,
    clk);
  output [0:0]z_7;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_7;

  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xladdrsr__parameterized10 addressable_shift_register
       (.D(D),
        .clk(clk),
        .z_7(z_7));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_asr_x110" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_asr_x110
   (z_4,
    D,
    clk);
  output [0:0]z_4;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_4;

  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xladdrsr__parameterized40 addressable_shift_register
       (.D(D),
        .clk(clk),
        .z_4(z_4));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_asr_x12" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_asr_x12
   (z_7,
    D,
    clk);
  output [0:0]z_7;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_7;

  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xladdrsr__parameterized11 addressable_shift_register
       (.D(D),
        .clk(clk),
        .z_7(z_7));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_asr_x13" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_asr_x13
   (z_7,
    D,
    clk);
  output [0:0]z_7;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_7;

  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xladdrsr__parameterized6 addressable_shift_register
       (.D(D),
        .clk(clk),
        .z_7(z_7));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_asr_x14" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_asr_x14
   (z_6,
    D,
    clk);
  output [0:0]z_6;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_6;

  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xladdrsr__parameterized7 addressable_shift_register
       (.D(D),
        .clk(clk),
        .z_6(z_6));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_asr_x15" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_asr_x15
   (z_9,
    x,
    D,
    clk,
    x_x0);
  output [0:0]z_9;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]x_x0;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_9;

  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xladdrsr__parameterized12 addressable_shift_register
       (.D(D),
        .clk(clk),
        .x(x),
        .x_x0(x_x0),
        .z_9(z_9));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_asr_x16" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_asr_x16
   (z_10,
    x,
    D,
    clk,
    x_x0);
  output [0:0]z_10;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]x_x0;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_10;

  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xladdrsr__parameterized13 addressable_shift_register
       (.D(D),
        .clk(clk),
        .x(x),
        .x_x0(x_x0),
        .z_10(z_10));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_asr_x17" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_asr_x17
   (z_9,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    D,
    clk,
    x_x0);
  output [0:0]z_9;
  output [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input [0:0]D;
  input clk;
  input [0:0]x_x0;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire [0:0]x_x0;
  wire [0:0]z_9;

  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xladdrsr__parameterized14 addressable_shift_register
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ),
        .x_x0(x_x0),
        .z_9(z_9));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_asr_x18" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_asr_x18
   (z_9,
    D,
    clk);
  output [0:0]z_9;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_9;

  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xladdrsr__parameterized15 addressable_shift_register
       (.D(D),
        .clk(clk),
        .z_9(z_9));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_asr_x19" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_asr_x19
   (z_5,
    x,
    D,
    clk,
    x_x0);
  output [0:0]z_5;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]x_x0;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xladdrsr__parameterized16__xdcDup__1 addressable_shift_register
       (.D(D),
        .clk(clk),
        .x(x),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_asr_x2" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_asr_x2
   (z_3,
    x,
    D,
    clk,
    a);
  output [0:0]z_3;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]a;

  wire [0:0]D;
  wire [0:0]a;
  wire clk;
  wire [0:0]x;
  wire [0:0]z_3;

  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xladdrsr__parameterized1__xdcDup__1 addressable_shift_register
       (.D(D),
        .a(a),
        .clk(clk),
        .x(x),
        .z_3(z_3));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_asr_x20" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_asr_x20
   (z_5,
    x,
    D,
    clk,
    x_x0);
  output [0:0]z_5;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]x_x0;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xladdrsr__parameterized17__xdcDup__1 addressable_shift_register
       (.D(D),
        .clk(clk),
        .x(x),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_asr_x21" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_asr_x21
   (z_5,
    x,
    D,
    clk,
    x_x0);
  output [0:0]z_5;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]x_x0;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xladdrsr__parameterized18__xdcDup__1 addressable_shift_register
       (.D(D),
        .clk(clk),
        .x(x),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_asr_x22" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_asr_x22
   (z_5,
    x,
    D,
    clk,
    x_x0);
  output [0:0]z_5;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]x_x0;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xladdrsr__parameterized2 addressable_shift_register
       (.D(D),
        .clk(clk),
        .x(x),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_asr_x23" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_asr_x23
   (z_5,
    D,
    clk);
  output [0:0]z_5;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_5;

  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xladdrsr__parameterized19__xdcDup__1 addressable_shift_register
       (.D(D),
        .clk(clk),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_asr_x24" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_asr_x24
   (z_5,
    D,
    clk);
  output [0:0]z_5;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_5;

  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xladdrsr__parameterized4__xdcDup__2 addressable_shift_register
       (.D(D),
        .clk(clk),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_asr_x25" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_asr_x25
   (z_5,
    \fd_prim_array[0].set_comp.fdse_comp ,
    D,
    clk,
    x_x0);
  output [0:0]z_5;
  output [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  input [0:0]D;
  input clk;
  input [0:0]x_x0;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xladdrsr__parameterized19 addressable_shift_register
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_asr_x26" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_asr_x26
   (z_4,
    D,
    clk);
  output [0:0]z_4;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_4;

  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xladdrsr__parameterized20__xdcDup__1 addressable_shift_register
       (.D(D),
        .clk(clk),
        .z_4(z_4));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_asr_x27" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_asr_x27
   (z_5,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    D,
    clk,
    x_x0);
  output [0:0]z_5;
  output [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input [0:0]D;
  input clk;
  input [0:0]x_x0;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xladdrsr__parameterized21__xdcDup__1 addressable_shift_register
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_asr_x28" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_asr_x28
   (z_3,
    x,
    D,
    clk,
    x_x0);
  output [0:0]z_3;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]x_x0;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_3;

  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xladdrsr__parameterized22 addressable_shift_register
       (.D(D),
        .clk(clk),
        .x(x),
        .x_x0(x_x0),
        .z_3(z_3));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_asr_x29" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_asr_x29
   (z_4,
    \fd_prim_array[0].set_comp.fdse_comp ,
    D,
    clk,
    x_x0);
  output [0:0]z_4;
  output [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  input [0:0]D;
  input clk;
  input [0:0]x_x0;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]x_x0;
  wire [0:0]z_4;

  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xladdrsr__parameterized23__xdcDup__1 addressable_shift_register
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ),
        .x_x0(x_x0),
        .z_4(z_4));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_asr_x3" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_asr_x3
   (z_3,
    D,
    clk);
  output [0:0]z_3;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_3;

  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xladdrsr__xdcDup__2 addressable_shift_register
       (.D(D),
        .clk(clk),
        .z_3(z_3));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_asr_x30" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_asr_x30
   (z_3,
    x,
    D,
    clk,
    x_x0);
  output [0:0]z_3;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]x_x0;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_3;

  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xladdrsr__parameterized24__xdcDup__1 addressable_shift_register
       (.D(D),
        .clk(clk),
        .x(x),
        .x_x0(x_x0),
        .z_3(z_3));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_asr_x31" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_asr_x31
   (z_3,
    D,
    clk);
  output [0:0]z_3;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_3;

  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xladdrsr__parameterized1__xdcDup__2 addressable_shift_register
       (.D(D),
        .clk(clk),
        .z_3(z_3));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_asr_x32" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_asr_x32
   (z_5,
    x,
    D,
    clk,
    a);
  output [0:0]z_5;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]a;

  wire [0:0]D;
  wire [0:0]a;
  wire clk;
  wire [0:0]x;
  wire [0:0]z_5;

  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xladdrsr__parameterized21__xdcDup__2 addressable_shift_register
       (.D(D),
        .a(a),
        .clk(clk),
        .x(x),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_asr_x33" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_asr_x33
   (z_6,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    D,
    clk,
    a);
  output [0:0]z_6;
  output [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input [0:0]D;
  input clk;
  input [0:0]a;

  wire [0:0]D;
  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire [0:0]z_6;

  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xladdrsr__parameterized25 addressable_shift_register
       (.D(D),
        .a(a),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ),
        .z_6(z_6));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_asr_x34" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_asr_x34
   (z_5,
    x,
    D,
    clk,
    a);
  output [0:0]z_5;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]a;

  wire [0:0]D;
  wire [0:0]a;
  wire clk;
  wire [0:0]x;
  wire [0:0]z_5;

  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xladdrsr__parameterized16__xdcDup__2 addressable_shift_register
       (.D(D),
        .a(a),
        .clk(clk),
        .x(x),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_asr_x35" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_asr_x35
   (z_5,
    D,
    clk);
  output [0:0]z_5;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_5;

  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xladdrsr__parameterized26__xdcDup__1 addressable_shift_register
       (.D(D),
        .clk(clk),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_asr_x36" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_asr_x36
   (z_7,
    x,
    D,
    clk,
    a);
  output [0:0]z_7;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]a;

  wire [0:0]D;
  wire [0:0]a;
  wire clk;
  wire [0:0]x;
  wire [0:0]z_7;

  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xladdrsr__parameterized27__xdcDup__1 addressable_shift_register
       (.D(D),
        .a(a),
        .clk(clk),
        .x(x),
        .z_7(z_7));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_asr_x37" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_asr_x37
   (z_6,
    \fd_prim_array[0].set_comp.fdse_comp ,
    D,
    clk,
    a);
  output [0:0]z_6;
  output [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  input [0:0]D;
  input clk;
  input [0:0]a;

  wire [0:0]D;
  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]z_6;

  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xladdrsr__parameterized28__xdcDup__1 addressable_shift_register
       (.D(D),
        .a(a),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ),
        .z_6(z_6));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_asr_x38" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_asr_x38
   (z_6,
    D,
    clk);
  output [0:0]z_6;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_6;

  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xladdrsr__parameterized29 addressable_shift_register
       (.D(D),
        .clk(clk),
        .z_6(z_6));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_asr_x39" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_asr_x39
   (z_6,
    D,
    clk);
  output [0:0]z_6;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_6;

  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xladdrsr__parameterized30 addressable_shift_register
       (.D(D),
        .clk(clk),
        .z_6(z_6));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_asr_x4" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_asr_x4
   (z_5,
    x,
    D,
    clk,
    a);
  output [0:0]z_5;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]a;

  wire [0:0]D;
  wire [0:0]a;
  wire clk;
  wire [0:0]x;
  wire [0:0]z_5;

  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xladdrsr__parameterized2__xdcDup__1 addressable_shift_register
       (.D(D),
        .a(a),
        .clk(clk),
        .x(x),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_asr_x40" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_asr_x40
   (z_7,
    D,
    clk);
  output [0:0]z_7;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_7;

  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xladdrsr__parameterized31 addressable_shift_register
       (.D(D),
        .clk(clk),
        .z_7(z_7));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_asr_x41" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_asr_x41
   (z_7,
    D,
    clk);
  output [0:0]z_7;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_7;

  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xladdrsr__parameterized32 addressable_shift_register
       (.D(D),
        .clk(clk),
        .z_7(z_7));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_asr_x42" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_asr_x42
   (z_7,
    D,
    clk);
  output [0:0]z_7;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_7;

  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xladdrsr__parameterized27 addressable_shift_register
       (.D(D),
        .clk(clk),
        .z_7(z_7));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_asr_x43" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_asr_x43
   (z_6,
    D,
    clk);
  output [0:0]z_6;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_6;

  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xladdrsr__parameterized28__xdcDup__2 addressable_shift_register
       (.D(D),
        .clk(clk),
        .z_6(z_6));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_asr_x44" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_asr_x44
   (z_9,
    x,
    D,
    clk,
    a);
  output [0:0]z_9;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]a;

  wire [0:0]D;
  wire [0:0]a;
  wire clk;
  wire [0:0]x;
  wire [0:0]z_9;

  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xladdrsr__parameterized33 addressable_shift_register
       (.D(D),
        .a(a),
        .clk(clk),
        .x(x),
        .z_9(z_9));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_asr_x45" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_asr_x45
   (z_10,
    x,
    D,
    clk,
    a);
  output [0:0]z_10;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]a;

  wire [0:0]D;
  wire [0:0]a;
  wire clk;
  wire [0:0]x;
  wire [0:0]z_10;

  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xladdrsr__parameterized34 addressable_shift_register
       (.D(D),
        .a(a),
        .clk(clk),
        .x(x),
        .z_10(z_10));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_asr_x46" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_asr_x46
   (z_9,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    D,
    clk,
    a);
  output [0:0]z_9;
  output [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input [0:0]D;
  input clk;
  input [0:0]a;

  wire [0:0]D;
  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire [0:0]z_9;

  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xladdrsr__parameterized35 addressable_shift_register
       (.D(D),
        .a(a),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ),
        .z_9(z_9));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_asr_x47" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_asr_x47
   (z_9,
    D,
    clk);
  output [0:0]z_9;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_9;

  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xladdrsr__parameterized36 addressable_shift_register
       (.D(D),
        .clk(clk),
        .z_9(z_9));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_asr_x48" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_asr_x48
   (z_5,
    x,
    D,
    clk,
    x_x0);
  output [0:0]z_5;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]x_x0;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xladdrsr__parameterized4__xdcDup__3 addressable_shift_register
       (.D(D),
        .clk(clk),
        .x(x),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_asr_x49" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_asr_x49
   (z_5,
    x,
    D,
    clk,
    x_x0);
  output [0:0]z_5;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]x_x0;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xladdrsr__parameterized26__xdcDup__2 addressable_shift_register
       (.D(D),
        .clk(clk),
        .x(x),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_asr_x5" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_asr_x5
   (z_6,
    \fd_prim_array[0].set_comp.fdse_comp ,
    D,
    clk,
    a);
  output [0:0]z_6;
  output [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  input [0:0]D;
  input clk;
  input [0:0]a;

  wire [0:0]D;
  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]z_6;

  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xladdrsr__parameterized3 addressable_shift_register
       (.D(D),
        .a(a),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ),
        .z_6(z_6));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_asr_x50" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_asr_x50
   (z_5,
    x,
    D,
    clk,
    x_x0);
  output [0:0]z_5;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]x_x0;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xladdrsr__parameterized37__xdcDup__1 addressable_shift_register
       (.D(D),
        .clk(clk),
        .x(x),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_asr_x51" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_asr_x51
   (z_5,
    x,
    D,
    clk,
    x_x0);
  output [0:0]z_5;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]x_x0;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xladdrsr__parameterized18 addressable_shift_register
       (.D(D),
        .clk(clk),
        .x(x),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_asr_x52" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_asr_x52
   (z_5,
    D,
    clk);
  output [0:0]z_5;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_5;

  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xladdrsr__parameterized38 addressable_shift_register
       (.D(D),
        .clk(clk),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_asr_x53" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_asr_x53
   (z_5,
    D,
    clk);
  output [0:0]z_5;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_5;

  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xladdrsr__parameterized39__xdcDup__1 addressable_shift_register
       (.D(D),
        .clk(clk),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_asr_x54" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_asr_x54
   (z_4,
    D,
    clk);
  output [0:0]z_4;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_4;

  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xladdrsr__parameterized40__xdcDup__1 addressable_shift_register
       (.D(D),
        .clk(clk),
        .z_4(z_4));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_asr_x55" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_asr_x55
   (z_5,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    D,
    clk,
    x_x0);
  output [0:0]z_5;
  output [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input [0:0]D;
  input clk;
  input [0:0]x_x0;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xladdrsr__parameterized41__xdcDup__1 addressable_shift_register
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_asr_x56" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_asr_x56
   (z_3,
    x,
    D,
    clk,
    a);
  output [0:0]z_3;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]a;

  wire [0:0]D;
  wire [0:0]a;
  wire clk;
  wire [0:0]x;
  wire [0:0]z_3;

  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xladdrsr__parameterized24__xdcDup__2 addressable_shift_register
       (.D(D),
        .a(a),
        .clk(clk),
        .x(x),
        .z_3(z_3));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_asr_x57" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_asr_x57
   (z_4,
    \fd_prim_array[0].set_comp.fdse_comp ,
    D,
    clk,
    a);
  output [0:0]z_4;
  output [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  input [0:0]D;
  input clk;
  input [0:0]a;

  wire [0:0]D;
  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]z_4;

  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xladdrsr__parameterized23 addressable_shift_register
       (.D(D),
        .a(a),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ),
        .z_4(z_4));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_asr_x58" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_asr_x58
   (z_3,
    x,
    D,
    clk,
    a);
  output [0:0]z_3;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]a;

  wire [0:0]D;
  wire [0:0]a;
  wire clk;
  wire [0:0]x;
  wire [0:0]z_3;

  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xladdrsr__parameterized24 addressable_shift_register
       (.D(D),
        .a(a),
        .clk(clk),
        .x(x),
        .z_3(z_3));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_asr_x59" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_asr_x59
   (z_3,
    D,
    clk);
  output [0:0]z_3;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_3;

  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xladdrsr__parameterized1__xdcDup__3 addressable_shift_register
       (.D(D),
        .clk(clk),
        .z_3(z_3));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_asr_x6" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_asr_x6
   (z_5,
    x,
    D,
    clk,
    a);
  output [0:0]z_5;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]a;

  wire [0:0]D;
  wire [0:0]a;
  wire clk;
  wire [0:0]x;
  wire [0:0]z_5;

  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xladdrsr__parameterized4__xdcDup__1 addressable_shift_register
       (.D(D),
        .a(a),
        .clk(clk),
        .x(x),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_asr_x60" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_asr_x60
   (z_5,
    x,
    D,
    clk,
    x_x0);
  output [0:0]z_5;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]x_x0;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xladdrsr__parameterized16__xdcDup__3 addressable_shift_register
       (.D(D),
        .clk(clk),
        .x(x),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_asr_x61" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_asr_x61
   (z_6,
    \fd_prim_array[0].set_comp.fdse_comp ,
    D,
    clk,
    x_x0);
  output [0:0]z_6;
  output [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  input [0:0]D;
  input clk;
  input [0:0]x_x0;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]x_x0;
  wire [0:0]z_6;

  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xladdrsr__parameterized42__xdcDup__1 addressable_shift_register
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ),
        .x_x0(x_x0),
        .z_6(z_6));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_asr_x62" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_asr_x62
   (z_5,
    x,
    D,
    clk,
    x_x0);
  output [0:0]z_5;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]x_x0;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xladdrsr__parameterized43__xdcDup__1 addressable_shift_register
       (.D(D),
        .clk(clk),
        .x(x),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_asr_x63" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_asr_x63
   (z_5,
    D,
    clk);
  output [0:0]z_5;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_5;

  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xladdrsr__parameterized4__xdcDup__4 addressable_shift_register
       (.D(D),
        .clk(clk),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_asr_x64" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_asr_x64
   (z_7,
    x,
    D,
    clk,
    a);
  output [0:0]z_7;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]a;

  wire [0:0]D;
  wire [0:0]a;
  wire clk;
  wire [0:0]x;
  wire [0:0]z_7;

  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xladdrsr__parameterized44__xdcDup__1 addressable_shift_register
       (.D(D),
        .a(a),
        .clk(clk),
        .x(x),
        .z_7(z_7));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_asr_x65" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_asr_x65
   (z_6,
    \fd_prim_array[0].set_comp.fdse_comp ,
    D,
    clk,
    a);
  output [0:0]z_6;
  output [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  input [0:0]D;
  input clk;
  input [0:0]a;

  wire [0:0]D;
  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]z_6;

  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xladdrsr__parameterized45__xdcDup__1 addressable_shift_register
       (.D(D),
        .a(a),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ),
        .z_6(z_6));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_asr_x66" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_asr_x66
   (z_6,
    D,
    clk);
  output [0:0]z_6;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_6;

  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xladdrsr__parameterized28 addressable_shift_register
       (.D(D),
        .clk(clk),
        .z_6(z_6));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_asr_x67" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_asr_x67
   (z_6,
    D,
    clk);
  output [0:0]z_6;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_6;

  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xladdrsr__parameterized46__xdcDup__1 addressable_shift_register
       (.D(D),
        .clk(clk),
        .z_6(z_6));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_asr_x68" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_asr_x68
   (z_7,
    D,
    clk);
  output [0:0]z_7;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_7;

  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xladdrsr__parameterized47 addressable_shift_register
       (.D(D),
        .clk(clk),
        .z_7(z_7));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_asr_x69" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_asr_x69
   (z_7,
    D,
    clk);
  output [0:0]z_7;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_7;

  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xladdrsr__parameterized48__xdcDup__1 addressable_shift_register
       (.D(D),
        .clk(clk),
        .z_7(z_7));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_asr_x7" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_asr_x7
   (z_5,
    D,
    clk);
  output [0:0]z_5;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_5;

  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xladdrsr__parameterized5 addressable_shift_register
       (.D(D),
        .clk(clk),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_asr_x70" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_asr_x70
   (z_7,
    D,
    clk);
  output [0:0]z_7;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_7;

  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xladdrsr__parameterized44__xdcDup__2 addressable_shift_register
       (.D(D),
        .clk(clk),
        .z_7(z_7));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_asr_x71" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_asr_x71
   (z_6,
    D,
    clk);
  output [0:0]z_6;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_6;

  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xladdrsr__parameterized45 addressable_shift_register
       (.D(D),
        .clk(clk),
        .z_6(z_6));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_asr_x72" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_asr_x72
   (z_9,
    x,
    D,
    clk,
    a);
  output [0:0]z_9;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]a;

  wire [0:0]D;
  wire [0:0]a;
  wire clk;
  wire [0:0]x;
  wire [0:0]z_9;

  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xladdrsr__parameterized49 addressable_shift_register
       (.D(D),
        .a(a),
        .clk(clk),
        .x(x),
        .z_9(z_9));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_asr_x73" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_asr_x73
   (z_10,
    x,
    D,
    clk,
    a);
  output [0:0]z_10;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]a;

  wire [0:0]D;
  wire [0:0]a;
  wire clk;
  wire [0:0]x;
  wire [0:0]z_10;

  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xladdrsr__parameterized50 addressable_shift_register
       (.D(D),
        .a(a),
        .clk(clk),
        .x(x),
        .z_10(z_10));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_asr_x74" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_asr_x74
   (z_9,
    \fd_prim_array[0].set_comp.fdse_comp ,
    D,
    clk,
    a);
  output [0:0]z_9;
  output [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  input [0:0]D;
  input clk;
  input [0:0]a;

  wire [0:0]D;
  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]z_9;

  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xladdrsr__parameterized51 addressable_shift_register
       (.D(D),
        .a(a),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ),
        .z_9(z_9));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_asr_x75" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_asr_x75
   (z_9,
    D,
    clk);
  output [0:0]z_9;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_9;

  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xladdrsr__parameterized52 addressable_shift_register
       (.D(D),
        .clk(clk),
        .z_9(z_9));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_asr_x76" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_asr_x76
   (z_5,
    x,
    D,
    clk,
    x_x0);
  output [0:0]z_5;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]x_x0;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xladdrsr__parameterized43__xdcDup__2 addressable_shift_register
       (.D(D),
        .clk(clk),
        .x(x),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_asr_x77" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_asr_x77
   (z_5,
    x,
    D,
    clk,
    x_x0);
  output [0:0]z_5;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]x_x0;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xladdrsr__parameterized4__xdcDup__5 addressable_shift_register
       (.D(D),
        .clk(clk),
        .x(x),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_asr_x78" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_asr_x78
   (z_5,
    x,
    D,
    clk,
    x_x0);
  output [0:0]z_5;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]x_x0;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xladdrsr__parameterized17__xdcDup__2 addressable_shift_register
       (.D(D),
        .clk(clk),
        .x(x),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_asr_x79" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_asr_x79
   (z_5,
    x,
    D,
    clk,
    x_x0);
  output [0:0]z_5;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]x_x0;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xladdrsr__parameterized39 addressable_shift_register
       (.D(D),
        .clk(clk),
        .x(x),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_asr_x8" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_asr_x8
   (z_7,
    x,
    D,
    clk,
    a);
  output [0:0]z_7;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]a;

  wire [0:0]D;
  wire [0:0]a;
  wire clk;
  wire [0:0]x;
  wire [0:0]z_7;

  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xladdrsr__parameterized6__xdcDup__1 addressable_shift_register
       (.D(D),
        .a(a),
        .clk(clk),
        .x(x),
        .z_7(z_7));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_asr_x80" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_asr_x80
   (z_5,
    D,
    clk);
  output [0:0]z_5;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_5;

  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xladdrsr__parameterized43 addressable_shift_register
       (.D(D),
        .clk(clk),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_asr_x81" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_asr_x81
   (z_5,
    D,
    clk);
  output [0:0]z_5;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_5;

  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xladdrsr__parameterized26__xdcDup__3 addressable_shift_register
       (.D(D),
        .clk(clk),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_asr_x82" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_asr_x82
   (z_4,
    D,
    clk);
  output [0:0]z_4;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_4;

  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xladdrsr__parameterized20 addressable_shift_register
       (.D(D),
        .clk(clk),
        .z_4(z_4));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_asr_x83" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_asr_x83
   (z_5,
    \fd_prim_array[0].set_comp.fdse_comp ,
    D,
    clk,
    x_x0);
  output [0:0]z_5;
  output [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  input [0:0]D;
  input clk;
  input [0:0]x_x0;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xladdrsr__parameterized16__xdcDup__4 addressable_shift_register
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_asr_x84" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_asr_x84
   (z_3,
    x,
    D,
    clk,
    a);
  output [0:0]z_3;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]a;

  wire [0:0]D;
  wire [0:0]a;
  wire clk;
  wire [0:0]x;
  wire [0:0]z_3;

  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xladdrsr addressable_shift_register
       (.D(D),
        .a(a),
        .clk(clk),
        .x(x),
        .z_3(z_3));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_asr_x85" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_asr_x85
   (z_4,
    \fd_prim_array[0].set_comp.fdse_comp ,
    D,
    clk,
    a);
  output [0:0]z_4;
  output [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  input [0:0]D;
  input clk;
  input [0:0]a;

  wire [0:0]D;
  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]z_4;

  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xladdrsr__parameterized0 addressable_shift_register
       (.D(D),
        .a(a),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ),
        .z_4(z_4));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_asr_x86" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_asr_x86
   (z_3,
    x,
    D,
    clk,
    a);
  output [0:0]z_3;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]a;

  wire [0:0]D;
  wire [0:0]a;
  wire clk;
  wire [0:0]x;
  wire [0:0]z_3;

  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xladdrsr__parameterized1__xdcDup__4 addressable_shift_register
       (.D(D),
        .a(a),
        .clk(clk),
        .x(x),
        .z_3(z_3));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_asr_x87" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_asr_x87
   (z_3,
    D,
    clk);
  output [0:0]z_3;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_3;

  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xladdrsr__parameterized1 addressable_shift_register
       (.D(D),
        .clk(clk),
        .z_3(z_3));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_asr_x88" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_asr_x88
   (z_5,
    x,
    D,
    clk,
    a);
  output [0:0]z_5;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]a;

  wire [0:0]D;
  wire [0:0]a;
  wire clk;
  wire [0:0]x;
  wire [0:0]z_5;

  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xladdrsr__parameterized37 addressable_shift_register
       (.D(D),
        .a(a),
        .clk(clk),
        .x(x),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_asr_x89" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_asr_x89
   (z_6,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    D,
    clk,
    a);
  output [0:0]z_6;
  output [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input [0:0]D;
  input clk;
  input [0:0]a;

  wire [0:0]D;
  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire [0:0]z_6;

  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xladdrsr__parameterized53 addressable_shift_register
       (.D(D),
        .a(a),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ),
        .z_6(z_6));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_asr_x9" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_asr_x9
   (z_6,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    D,
    clk,
    a);
  output [0:0]z_6;
  output [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input [0:0]D;
  input clk;
  input [0:0]a;

  wire [0:0]D;
  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire [0:0]z_6;

  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xladdrsr__parameterized7__xdcDup__1 addressable_shift_register
       (.D(D),
        .a(a),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ),
        .z_6(z_6));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_asr_x90" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_asr_x90
   (z_5,
    x,
    D,
    clk,
    a);
  output [0:0]z_5;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]a;

  wire [0:0]D;
  wire [0:0]a;
  wire clk;
  wire [0:0]x;
  wire [0:0]z_5;

  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xladdrsr__parameterized17 addressable_shift_register
       (.D(D),
        .a(a),
        .clk(clk),
        .x(x),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_asr_x91" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_asr_x91
   (z_5,
    D,
    clk);
  output [0:0]z_5;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_5;

  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xladdrsr__parameterized4 addressable_shift_register
       (.D(D),
        .clk(clk),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_asr_x92" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_asr_x92
   (z_7,
    x,
    D,
    clk,
    x_x0);
  output [0:0]z_7;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]x_x0;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_7;

  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xladdrsr__parameterized54__xdcDup__1 addressable_shift_register
       (.D(D),
        .clk(clk),
        .x(x),
        .x_x0(x_x0),
        .z_7(z_7));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_asr_x93" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_asr_x93
   (z_6,
    \fd_prim_array[0].set_comp.fdse_comp ,
    D,
    clk,
    x_x0);
  output [0:0]z_6;
  output [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  input [0:0]D;
  input clk;
  input [0:0]x_x0;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]x_x0;
  wire [0:0]z_6;

  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xladdrsr__parameterized55__xdcDup__1 addressable_shift_register
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ),
        .x_x0(x_x0),
        .z_6(z_6));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_asr_x94" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_asr_x94
   (z_6,
    D,
    clk);
  output [0:0]z_6;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_6;

  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xladdrsr__parameterized42 addressable_shift_register
       (.D(D),
        .clk(clk),
        .z_6(z_6));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_asr_x95" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_asr_x95
   (z_6,
    D,
    clk);
  output [0:0]z_6;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_6;

  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xladdrsr__parameterized46 addressable_shift_register
       (.D(D),
        .clk(clk),
        .z_6(z_6));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_asr_x96" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_asr_x96
   (z_7,
    D,
    clk);
  output [0:0]z_7;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_7;

  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xladdrsr__parameterized44 addressable_shift_register
       (.D(D),
        .clk(clk),
        .z_7(z_7));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_asr_x97" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_asr_x97
   (z_7,
    D,
    clk);
  output [0:0]z_7;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_7;

  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xladdrsr__parameterized48 addressable_shift_register
       (.D(D),
        .clk(clk),
        .z_7(z_7));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_asr_x98" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_asr_x98
   (z_7,
    D,
    clk);
  output [0:0]z_7;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_7;

  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xladdrsr__parameterized54 addressable_shift_register
       (.D(D),
        .clk(clk),
        .z_7(z_7));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_asr_x99" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_asr_x99
   (z_6,
    D,
    clk);
  output [0:0]z_6;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_6;

  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xladdrsr__parameterized55 addressable_shift_register
       (.D(D),
        .clk(clk),
        .z_6(z_6));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_blk_mem_gen_i0,blk_mem_gen_v8_4_2,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_blk_mem_gen_i0" *) 
(* X_CORE_INFO = "blk_mem_gen_v8_4_2,Vivado 2018.3" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_blk_mem_gen_i0
   (clka,
    ena,
    addra,
    douta);
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 BRAM_PORTA CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME BRAM_PORTA, MEM_SIZE 8192, MEM_WIDTH 32, MEM_ECC NONE, MASTER_TYPE OTHER, READ_LATENCY 1" *) input clka;
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 BRAM_PORTA EN" *) input ena;
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 BRAM_PORTA ADDR" *) input [3:0]addra;
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 BRAM_PORTA DOUT" *) output [2:0]douta;

  wire [3:0]addra;
  wire clka;
  wire [2:0]douta;
  wire ena;
  wire NLW_U0_dbiterr_UNCONNECTED;
  wire NLW_U0_rsta_busy_UNCONNECTED;
  wire NLW_U0_rstb_busy_UNCONNECTED;
  wire NLW_U0_s_axi_arready_UNCONNECTED;
  wire NLW_U0_s_axi_awready_UNCONNECTED;
  wire NLW_U0_s_axi_bvalid_UNCONNECTED;
  wire NLW_U0_s_axi_dbiterr_UNCONNECTED;
  wire NLW_U0_s_axi_rlast_UNCONNECTED;
  wire NLW_U0_s_axi_rvalid_UNCONNECTED;
  wire NLW_U0_s_axi_sbiterr_UNCONNECTED;
  wire NLW_U0_s_axi_wready_UNCONNECTED;
  wire NLW_U0_sbiterr_UNCONNECTED;
  wire [2:0]NLW_U0_doutb_UNCONNECTED;
  wire [3:0]NLW_U0_rdaddrecc_UNCONNECTED;
  wire [3:0]NLW_U0_s_axi_bid_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_bresp_UNCONNECTED;
  wire [3:0]NLW_U0_s_axi_rdaddrecc_UNCONNECTED;
  wire [2:0]NLW_U0_s_axi_rdata_UNCONNECTED;
  wire [3:0]NLW_U0_s_axi_rid_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_rresp_UNCONNECTED;

  (* C_ADDRA_WIDTH = "4" *) 
  (* C_ADDRB_WIDTH = "4" *) 
  (* C_ALGORITHM = "1" *) 
  (* C_AXI_ID_WIDTH = "4" *) 
  (* C_AXI_SLAVE_TYPE = "0" *) 
  (* C_AXI_TYPE = "1" *) 
  (* C_BYTE_SIZE = "9" *) 
  (* C_COMMON_CLK = "0" *) 
  (* C_COUNT_18K_BRAM = "1" *) 
  (* C_COUNT_36K_BRAM = "0" *) 
  (* C_CTRL_ECC_ALGO = "NONE" *) 
  (* C_DISABLE_WARN_BHV_COLL = "0" *) 
  (* C_DISABLE_WARN_BHV_RANGE = "0" *) 
  (* C_ENABLE_32BIT_ADDRESS = "0" *) 
  (* C_EN_DEEPSLEEP_PIN = "0" *) 
  (* C_EN_ECC_PIPE = "0" *) 
  (* C_EN_RDADDRA_CHG = "0" *) 
  (* C_EN_RDADDRB_CHG = "0" *) 
  (* C_EN_SAFETY_CKT = "0" *) 
  (* C_EN_SHUTDOWN_PIN = "0" *) 
  (* C_EN_SLEEP_PIN = "0" *) 
  (* C_EST_POWER_SUMMARY = "Estimated Power for IP     :     2.1688 mW" *) 
  (* C_FAMILY = "zynq" *) 
  (* C_HAS_AXI_ID = "0" *) 
  (* C_HAS_ENA = "1" *) 
  (* C_HAS_ENB = "0" *) 
  (* C_HAS_INJECTERR = "0" *) 
  (* C_HAS_MEM_OUTPUT_REGS_A = "1" *) 
  (* C_HAS_MEM_OUTPUT_REGS_B = "0" *) 
  (* C_HAS_MUX_OUTPUT_REGS_A = "0" *) 
  (* C_HAS_MUX_OUTPUT_REGS_B = "0" *) 
  (* C_HAS_REGCEA = "0" *) 
  (* C_HAS_REGCEB = "0" *) 
  (* C_HAS_RSTA = "0" *) 
  (* C_HAS_RSTB = "0" *) 
  (* C_HAS_SOFTECC_INPUT_REGS_A = "0" *) 
  (* C_HAS_SOFTECC_OUTPUT_REGS_B = "0" *) 
  (* C_INITA_VAL = "0" *) 
  (* C_INITB_VAL = "0" *) 
  (* C_INIT_FILE = "awgn_inv_mapping_blk_mem_gen_i0.mem" *) 
  (* C_INIT_FILE_NAME = "awgn_inv_mapping_blk_mem_gen_i0.mif" *) 
  (* C_INTERFACE_TYPE = "0" *) 
  (* C_LOAD_INIT_FILE = "1" *) 
  (* C_MEM_TYPE = "3" *) 
  (* C_MUX_PIPELINE_STAGES = "0" *) 
  (* C_PRIM_TYPE = "1" *) 
  (* C_READ_DEPTH_A = "16" *) 
  (* C_READ_DEPTH_B = "16" *) 
  (* C_READ_LATENCY_A = "1" *) 
  (* C_READ_LATENCY_B = "1" *) 
  (* C_READ_WIDTH_A = "3" *) 
  (* C_READ_WIDTH_B = "3" *) 
  (* C_RSTRAM_A = "0" *) 
  (* C_RSTRAM_B = "0" *) 
  (* C_RST_PRIORITY_A = "CE" *) 
  (* C_RST_PRIORITY_B = "CE" *) 
  (* C_SIM_COLLISION_CHECK = "ALL" *) 
  (* C_USE_BRAM_BLOCK = "0" *) 
  (* C_USE_BYTE_WEA = "0" *) 
  (* C_USE_BYTE_WEB = "0" *) 
  (* C_USE_DEFAULT_DATA = "0" *) 
  (* C_USE_ECC = "0" *) 
  (* C_USE_SOFTECC = "0" *) 
  (* C_USE_URAM = "0" *) 
  (* C_WEA_WIDTH = "1" *) 
  (* C_WEB_WIDTH = "1" *) 
  (* C_WRITE_DEPTH_A = "16" *) 
  (* C_WRITE_DEPTH_B = "16" *) 
  (* C_WRITE_MODE_A = "WRITE_FIRST" *) 
  (* C_WRITE_MODE_B = "WRITE_FIRST" *) 
  (* C_WRITE_WIDTH_A = "3" *) 
  (* C_WRITE_WIDTH_B = "3" *) 
  (* c_default_data = "0" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  design_1_awgn_inv_mapping_0_0_blk_mem_gen_v8_4_2 U0
       (.addra(addra),
        .addrb({1'b0,1'b0,1'b0,1'b0}),
        .clka(clka),
        .clkb(1'b0),
        .dbiterr(NLW_U0_dbiterr_UNCONNECTED),
        .deepsleep(1'b0),
        .dina({1'b0,1'b0,1'b0}),
        .dinb({1'b0,1'b0,1'b0}),
        .douta(douta),
        .doutb(NLW_U0_doutb_UNCONNECTED[2:0]),
        .eccpipece(1'b0),
        .ena(ena),
        .enb(1'b0),
        .injectdbiterr(1'b0),
        .injectsbiterr(1'b0),
        .rdaddrecc(NLW_U0_rdaddrecc_UNCONNECTED[3:0]),
        .regcea(1'b0),
        .regceb(1'b0),
        .rsta(1'b0),
        .rsta_busy(NLW_U0_rsta_busy_UNCONNECTED),
        .rstb(1'b0),
        .rstb_busy(NLW_U0_rstb_busy_UNCONNECTED),
        .s_aclk(1'b0),
        .s_aresetn(1'b0),
        .s_axi_araddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arburst({1'b0,1'b0}),
        .s_axi_arid({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arready(NLW_U0_s_axi_arready_UNCONNECTED),
        .s_axi_arsize({1'b0,1'b0,1'b0}),
        .s_axi_arvalid(1'b0),
        .s_axi_awaddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awburst({1'b0,1'b0}),
        .s_axi_awid({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awready(NLW_U0_s_axi_awready_UNCONNECTED),
        .s_axi_awsize({1'b0,1'b0,1'b0}),
        .s_axi_awvalid(1'b0),
        .s_axi_bid(NLW_U0_s_axi_bid_UNCONNECTED[3:0]),
        .s_axi_bready(1'b0),
        .s_axi_bresp(NLW_U0_s_axi_bresp_UNCONNECTED[1:0]),
        .s_axi_bvalid(NLW_U0_s_axi_bvalid_UNCONNECTED),
        .s_axi_dbiterr(NLW_U0_s_axi_dbiterr_UNCONNECTED),
        .s_axi_injectdbiterr(1'b0),
        .s_axi_injectsbiterr(1'b0),
        .s_axi_rdaddrecc(NLW_U0_s_axi_rdaddrecc_UNCONNECTED[3:0]),
        .s_axi_rdata(NLW_U0_s_axi_rdata_UNCONNECTED[2:0]),
        .s_axi_rid(NLW_U0_s_axi_rid_UNCONNECTED[3:0]),
        .s_axi_rlast(NLW_U0_s_axi_rlast_UNCONNECTED),
        .s_axi_rready(1'b0),
        .s_axi_rresp(NLW_U0_s_axi_rresp_UNCONNECTED[1:0]),
        .s_axi_rvalid(NLW_U0_s_axi_rvalid_UNCONNECTED),
        .s_axi_sbiterr(NLW_U0_s_axi_sbiterr_UNCONNECTED),
        .s_axi_wdata({1'b0,1'b0,1'b0}),
        .s_axi_wlast(1'b0),
        .s_axi_wready(NLW_U0_s_axi_wready_UNCONNECTED),
        .s_axi_wstrb(1'b0),
        .s_axi_wvalid(1'b0),
        .sbiterr(NLW_U0_sbiterr_UNCONNECTED),
        .shutdown(1'b0),
        .sleep(1'b0),
        .wea(1'b0),
        .web(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_blk_mem_gen_i0,blk_mem_gen_v8_4_2,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_blk_mem_gen_i0" *) 
(* X_CORE_INFO = "blk_mem_gen_v8_4_2,Vivado 2018.3" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_blk_mem_gen_i0__4
   (clka,
    ena,
    addra,
    douta);
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 BRAM_PORTA CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME BRAM_PORTA, MEM_SIZE 8192, MEM_WIDTH 32, MEM_ECC NONE, MASTER_TYPE OTHER, READ_LATENCY 1" *) input clka;
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 BRAM_PORTA EN" *) input ena;
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 BRAM_PORTA ADDR" *) input [3:0]addra;
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 BRAM_PORTA DOUT" *) output [2:0]douta;

  wire [3:0]addra;
  wire clka;
  wire [2:0]douta;
  wire ena;
  wire NLW_U0_dbiterr_UNCONNECTED;
  wire NLW_U0_rsta_busy_UNCONNECTED;
  wire NLW_U0_rstb_busy_UNCONNECTED;
  wire NLW_U0_s_axi_arready_UNCONNECTED;
  wire NLW_U0_s_axi_awready_UNCONNECTED;
  wire NLW_U0_s_axi_bvalid_UNCONNECTED;
  wire NLW_U0_s_axi_dbiterr_UNCONNECTED;
  wire NLW_U0_s_axi_rlast_UNCONNECTED;
  wire NLW_U0_s_axi_rvalid_UNCONNECTED;
  wire NLW_U0_s_axi_sbiterr_UNCONNECTED;
  wire NLW_U0_s_axi_wready_UNCONNECTED;
  wire NLW_U0_sbiterr_UNCONNECTED;
  wire [2:0]NLW_U0_doutb_UNCONNECTED;
  wire [3:0]NLW_U0_rdaddrecc_UNCONNECTED;
  wire [3:0]NLW_U0_s_axi_bid_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_bresp_UNCONNECTED;
  wire [3:0]NLW_U0_s_axi_rdaddrecc_UNCONNECTED;
  wire [2:0]NLW_U0_s_axi_rdata_UNCONNECTED;
  wire [3:0]NLW_U0_s_axi_rid_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_rresp_UNCONNECTED;

  (* C_ADDRA_WIDTH = "4" *) 
  (* C_ADDRB_WIDTH = "4" *) 
  (* C_ALGORITHM = "1" *) 
  (* C_AXI_ID_WIDTH = "4" *) 
  (* C_AXI_SLAVE_TYPE = "0" *) 
  (* C_AXI_TYPE = "1" *) 
  (* C_BYTE_SIZE = "9" *) 
  (* C_COMMON_CLK = "0" *) 
  (* C_COUNT_18K_BRAM = "1" *) 
  (* C_COUNT_36K_BRAM = "0" *) 
  (* C_CTRL_ECC_ALGO = "NONE" *) 
  (* C_DISABLE_WARN_BHV_COLL = "0" *) 
  (* C_DISABLE_WARN_BHV_RANGE = "0" *) 
  (* C_ENABLE_32BIT_ADDRESS = "0" *) 
  (* C_EN_DEEPSLEEP_PIN = "0" *) 
  (* C_EN_ECC_PIPE = "0" *) 
  (* C_EN_RDADDRA_CHG = "0" *) 
  (* C_EN_RDADDRB_CHG = "0" *) 
  (* C_EN_SAFETY_CKT = "0" *) 
  (* C_EN_SHUTDOWN_PIN = "0" *) 
  (* C_EN_SLEEP_PIN = "0" *) 
  (* C_EST_POWER_SUMMARY = "Estimated Power for IP     :     2.1688 mW" *) 
  (* C_FAMILY = "zynq" *) 
  (* C_HAS_AXI_ID = "0" *) 
  (* C_HAS_ENA = "1" *) 
  (* C_HAS_ENB = "0" *) 
  (* C_HAS_INJECTERR = "0" *) 
  (* C_HAS_MEM_OUTPUT_REGS_A = "1" *) 
  (* C_HAS_MEM_OUTPUT_REGS_B = "0" *) 
  (* C_HAS_MUX_OUTPUT_REGS_A = "0" *) 
  (* C_HAS_MUX_OUTPUT_REGS_B = "0" *) 
  (* C_HAS_REGCEA = "0" *) 
  (* C_HAS_REGCEB = "0" *) 
  (* C_HAS_RSTA = "0" *) 
  (* C_HAS_RSTB = "0" *) 
  (* C_HAS_SOFTECC_INPUT_REGS_A = "0" *) 
  (* C_HAS_SOFTECC_OUTPUT_REGS_B = "0" *) 
  (* C_INITA_VAL = "0" *) 
  (* C_INITB_VAL = "0" *) 
  (* C_INIT_FILE = "awgn_inv_mapping_blk_mem_gen_i0.mem" *) 
  (* C_INIT_FILE_NAME = "awgn_inv_mapping_blk_mem_gen_i0.mif" *) 
  (* C_INTERFACE_TYPE = "0" *) 
  (* C_LOAD_INIT_FILE = "1" *) 
  (* C_MEM_TYPE = "3" *) 
  (* C_MUX_PIPELINE_STAGES = "0" *) 
  (* C_PRIM_TYPE = "1" *) 
  (* C_READ_DEPTH_A = "16" *) 
  (* C_READ_DEPTH_B = "16" *) 
  (* C_READ_LATENCY_A = "1" *) 
  (* C_READ_LATENCY_B = "1" *) 
  (* C_READ_WIDTH_A = "3" *) 
  (* C_READ_WIDTH_B = "3" *) 
  (* C_RSTRAM_A = "0" *) 
  (* C_RSTRAM_B = "0" *) 
  (* C_RST_PRIORITY_A = "CE" *) 
  (* C_RST_PRIORITY_B = "CE" *) 
  (* C_SIM_COLLISION_CHECK = "ALL" *) 
  (* C_USE_BRAM_BLOCK = "0" *) 
  (* C_USE_BYTE_WEA = "0" *) 
  (* C_USE_BYTE_WEB = "0" *) 
  (* C_USE_DEFAULT_DATA = "0" *) 
  (* C_USE_ECC = "0" *) 
  (* C_USE_SOFTECC = "0" *) 
  (* C_USE_URAM = "0" *) 
  (* C_WEA_WIDTH = "1" *) 
  (* C_WEB_WIDTH = "1" *) 
  (* C_WRITE_DEPTH_A = "16" *) 
  (* C_WRITE_DEPTH_B = "16" *) 
  (* C_WRITE_MODE_A = "WRITE_FIRST" *) 
  (* C_WRITE_MODE_B = "WRITE_FIRST" *) 
  (* C_WRITE_WIDTH_A = "3" *) 
  (* C_WRITE_WIDTH_B = "3" *) 
  (* c_default_data = "0" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  design_1_awgn_inv_mapping_0_0_blk_mem_gen_v8_4_2__4 U0
       (.addra(addra),
        .addrb({1'b0,1'b0,1'b0,1'b0}),
        .clka(clka),
        .clkb(1'b0),
        .dbiterr(NLW_U0_dbiterr_UNCONNECTED),
        .deepsleep(1'b0),
        .dina({1'b0,1'b0,1'b0}),
        .dinb({1'b0,1'b0,1'b0}),
        .douta(douta),
        .doutb(NLW_U0_doutb_UNCONNECTED[2:0]),
        .eccpipece(1'b0),
        .ena(ena),
        .enb(1'b0),
        .injectdbiterr(1'b0),
        .injectsbiterr(1'b0),
        .rdaddrecc(NLW_U0_rdaddrecc_UNCONNECTED[3:0]),
        .regcea(1'b0),
        .regceb(1'b0),
        .rsta(1'b0),
        .rsta_busy(NLW_U0_rsta_busy_UNCONNECTED),
        .rstb(1'b0),
        .rstb_busy(NLW_U0_rstb_busy_UNCONNECTED),
        .s_aclk(1'b0),
        .s_aresetn(1'b0),
        .s_axi_araddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arburst({1'b0,1'b0}),
        .s_axi_arid({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arready(NLW_U0_s_axi_arready_UNCONNECTED),
        .s_axi_arsize({1'b0,1'b0,1'b0}),
        .s_axi_arvalid(1'b0),
        .s_axi_awaddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awburst({1'b0,1'b0}),
        .s_axi_awid({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awready(NLW_U0_s_axi_awready_UNCONNECTED),
        .s_axi_awsize({1'b0,1'b0,1'b0}),
        .s_axi_awvalid(1'b0),
        .s_axi_bid(NLW_U0_s_axi_bid_UNCONNECTED[3:0]),
        .s_axi_bready(1'b0),
        .s_axi_bresp(NLW_U0_s_axi_bresp_UNCONNECTED[1:0]),
        .s_axi_bvalid(NLW_U0_s_axi_bvalid_UNCONNECTED),
        .s_axi_dbiterr(NLW_U0_s_axi_dbiterr_UNCONNECTED),
        .s_axi_injectdbiterr(1'b0),
        .s_axi_injectsbiterr(1'b0),
        .s_axi_rdaddrecc(NLW_U0_s_axi_rdaddrecc_UNCONNECTED[3:0]),
        .s_axi_rdata(NLW_U0_s_axi_rdata_UNCONNECTED[2:0]),
        .s_axi_rid(NLW_U0_s_axi_rid_UNCONNECTED[3:0]),
        .s_axi_rlast(NLW_U0_s_axi_rlast_UNCONNECTED),
        .s_axi_rready(1'b0),
        .s_axi_rresp(NLW_U0_s_axi_rresp_UNCONNECTED[1:0]),
        .s_axi_rvalid(NLW_U0_s_axi_rvalid_UNCONNECTED),
        .s_axi_sbiterr(NLW_U0_s_axi_sbiterr_UNCONNECTED),
        .s_axi_wdata({1'b0,1'b0,1'b0}),
        .s_axi_wlast(1'b0),
        .s_axi_wready(NLW_U0_s_axi_wready_UNCONNECTED),
        .s_axi_wstrb(1'b0),
        .s_axi_wvalid(1'b0),
        .sbiterr(NLW_U0_sbiterr_UNCONNECTED),
        .shutdown(1'b0),
        .sleep(1'b0),
        .wea(1'b0),
        .web(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_blk_mem_gen_i0,blk_mem_gen_v8_4_2,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_blk_mem_gen_i0" *) 
(* X_CORE_INFO = "blk_mem_gen_v8_4_2,Vivado 2018.3" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_blk_mem_gen_i0__5
   (clka,
    ena,
    addra,
    douta);
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 BRAM_PORTA CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME BRAM_PORTA, MEM_SIZE 8192, MEM_WIDTH 32, MEM_ECC NONE, MASTER_TYPE OTHER, READ_LATENCY 1" *) input clka;
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 BRAM_PORTA EN" *) input ena;
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 BRAM_PORTA ADDR" *) input [3:0]addra;
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 BRAM_PORTA DOUT" *) output [2:0]douta;

  wire [3:0]addra;
  wire clka;
  wire [2:0]douta;
  wire ena;
  wire NLW_U0_dbiterr_UNCONNECTED;
  wire NLW_U0_rsta_busy_UNCONNECTED;
  wire NLW_U0_rstb_busy_UNCONNECTED;
  wire NLW_U0_s_axi_arready_UNCONNECTED;
  wire NLW_U0_s_axi_awready_UNCONNECTED;
  wire NLW_U0_s_axi_bvalid_UNCONNECTED;
  wire NLW_U0_s_axi_dbiterr_UNCONNECTED;
  wire NLW_U0_s_axi_rlast_UNCONNECTED;
  wire NLW_U0_s_axi_rvalid_UNCONNECTED;
  wire NLW_U0_s_axi_sbiterr_UNCONNECTED;
  wire NLW_U0_s_axi_wready_UNCONNECTED;
  wire NLW_U0_sbiterr_UNCONNECTED;
  wire [2:0]NLW_U0_doutb_UNCONNECTED;
  wire [3:0]NLW_U0_rdaddrecc_UNCONNECTED;
  wire [3:0]NLW_U0_s_axi_bid_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_bresp_UNCONNECTED;
  wire [3:0]NLW_U0_s_axi_rdaddrecc_UNCONNECTED;
  wire [2:0]NLW_U0_s_axi_rdata_UNCONNECTED;
  wire [3:0]NLW_U0_s_axi_rid_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_rresp_UNCONNECTED;

  (* C_ADDRA_WIDTH = "4" *) 
  (* C_ADDRB_WIDTH = "4" *) 
  (* C_ALGORITHM = "1" *) 
  (* C_AXI_ID_WIDTH = "4" *) 
  (* C_AXI_SLAVE_TYPE = "0" *) 
  (* C_AXI_TYPE = "1" *) 
  (* C_BYTE_SIZE = "9" *) 
  (* C_COMMON_CLK = "0" *) 
  (* C_COUNT_18K_BRAM = "1" *) 
  (* C_COUNT_36K_BRAM = "0" *) 
  (* C_CTRL_ECC_ALGO = "NONE" *) 
  (* C_DISABLE_WARN_BHV_COLL = "0" *) 
  (* C_DISABLE_WARN_BHV_RANGE = "0" *) 
  (* C_ENABLE_32BIT_ADDRESS = "0" *) 
  (* C_EN_DEEPSLEEP_PIN = "0" *) 
  (* C_EN_ECC_PIPE = "0" *) 
  (* C_EN_RDADDRA_CHG = "0" *) 
  (* C_EN_RDADDRB_CHG = "0" *) 
  (* C_EN_SAFETY_CKT = "0" *) 
  (* C_EN_SHUTDOWN_PIN = "0" *) 
  (* C_EN_SLEEP_PIN = "0" *) 
  (* C_EST_POWER_SUMMARY = "Estimated Power for IP     :     2.1688 mW" *) 
  (* C_FAMILY = "zynq" *) 
  (* C_HAS_AXI_ID = "0" *) 
  (* C_HAS_ENA = "1" *) 
  (* C_HAS_ENB = "0" *) 
  (* C_HAS_INJECTERR = "0" *) 
  (* C_HAS_MEM_OUTPUT_REGS_A = "1" *) 
  (* C_HAS_MEM_OUTPUT_REGS_B = "0" *) 
  (* C_HAS_MUX_OUTPUT_REGS_A = "0" *) 
  (* C_HAS_MUX_OUTPUT_REGS_B = "0" *) 
  (* C_HAS_REGCEA = "0" *) 
  (* C_HAS_REGCEB = "0" *) 
  (* C_HAS_RSTA = "0" *) 
  (* C_HAS_RSTB = "0" *) 
  (* C_HAS_SOFTECC_INPUT_REGS_A = "0" *) 
  (* C_HAS_SOFTECC_OUTPUT_REGS_B = "0" *) 
  (* C_INITA_VAL = "0" *) 
  (* C_INITB_VAL = "0" *) 
  (* C_INIT_FILE = "awgn_inv_mapping_blk_mem_gen_i0.mem" *) 
  (* C_INIT_FILE_NAME = "awgn_inv_mapping_blk_mem_gen_i0.mif" *) 
  (* C_INTERFACE_TYPE = "0" *) 
  (* C_LOAD_INIT_FILE = "1" *) 
  (* C_MEM_TYPE = "3" *) 
  (* C_MUX_PIPELINE_STAGES = "0" *) 
  (* C_PRIM_TYPE = "1" *) 
  (* C_READ_DEPTH_A = "16" *) 
  (* C_READ_DEPTH_B = "16" *) 
  (* C_READ_LATENCY_A = "1" *) 
  (* C_READ_LATENCY_B = "1" *) 
  (* C_READ_WIDTH_A = "3" *) 
  (* C_READ_WIDTH_B = "3" *) 
  (* C_RSTRAM_A = "0" *) 
  (* C_RSTRAM_B = "0" *) 
  (* C_RST_PRIORITY_A = "CE" *) 
  (* C_RST_PRIORITY_B = "CE" *) 
  (* C_SIM_COLLISION_CHECK = "ALL" *) 
  (* C_USE_BRAM_BLOCK = "0" *) 
  (* C_USE_BYTE_WEA = "0" *) 
  (* C_USE_BYTE_WEB = "0" *) 
  (* C_USE_DEFAULT_DATA = "0" *) 
  (* C_USE_ECC = "0" *) 
  (* C_USE_SOFTECC = "0" *) 
  (* C_USE_URAM = "0" *) 
  (* C_WEA_WIDTH = "1" *) 
  (* C_WEB_WIDTH = "1" *) 
  (* C_WRITE_DEPTH_A = "16" *) 
  (* C_WRITE_DEPTH_B = "16" *) 
  (* C_WRITE_MODE_A = "WRITE_FIRST" *) 
  (* C_WRITE_MODE_B = "WRITE_FIRST" *) 
  (* C_WRITE_WIDTH_A = "3" *) 
  (* C_WRITE_WIDTH_B = "3" *) 
  (* c_default_data = "0" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  design_1_awgn_inv_mapping_0_0_blk_mem_gen_v8_4_2__5 U0
       (.addra(addra),
        .addrb({1'b0,1'b0,1'b0,1'b0}),
        .clka(clka),
        .clkb(1'b0),
        .dbiterr(NLW_U0_dbiterr_UNCONNECTED),
        .deepsleep(1'b0),
        .dina({1'b0,1'b0,1'b0}),
        .dinb({1'b0,1'b0,1'b0}),
        .douta(douta),
        .doutb(NLW_U0_doutb_UNCONNECTED[2:0]),
        .eccpipece(1'b0),
        .ena(ena),
        .enb(1'b0),
        .injectdbiterr(1'b0),
        .injectsbiterr(1'b0),
        .rdaddrecc(NLW_U0_rdaddrecc_UNCONNECTED[3:0]),
        .regcea(1'b0),
        .regceb(1'b0),
        .rsta(1'b0),
        .rsta_busy(NLW_U0_rsta_busy_UNCONNECTED),
        .rstb(1'b0),
        .rstb_busy(NLW_U0_rstb_busy_UNCONNECTED),
        .s_aclk(1'b0),
        .s_aresetn(1'b0),
        .s_axi_araddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arburst({1'b0,1'b0}),
        .s_axi_arid({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arready(NLW_U0_s_axi_arready_UNCONNECTED),
        .s_axi_arsize({1'b0,1'b0,1'b0}),
        .s_axi_arvalid(1'b0),
        .s_axi_awaddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awburst({1'b0,1'b0}),
        .s_axi_awid({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awready(NLW_U0_s_axi_awready_UNCONNECTED),
        .s_axi_awsize({1'b0,1'b0,1'b0}),
        .s_axi_awvalid(1'b0),
        .s_axi_bid(NLW_U0_s_axi_bid_UNCONNECTED[3:0]),
        .s_axi_bready(1'b0),
        .s_axi_bresp(NLW_U0_s_axi_bresp_UNCONNECTED[1:0]),
        .s_axi_bvalid(NLW_U0_s_axi_bvalid_UNCONNECTED),
        .s_axi_dbiterr(NLW_U0_s_axi_dbiterr_UNCONNECTED),
        .s_axi_injectdbiterr(1'b0),
        .s_axi_injectsbiterr(1'b0),
        .s_axi_rdaddrecc(NLW_U0_s_axi_rdaddrecc_UNCONNECTED[3:0]),
        .s_axi_rdata(NLW_U0_s_axi_rdata_UNCONNECTED[2:0]),
        .s_axi_rid(NLW_U0_s_axi_rid_UNCONNECTED[3:0]),
        .s_axi_rlast(NLW_U0_s_axi_rlast_UNCONNECTED),
        .s_axi_rready(1'b0),
        .s_axi_rresp(NLW_U0_s_axi_rresp_UNCONNECTED[1:0]),
        .s_axi_rvalid(NLW_U0_s_axi_rvalid_UNCONNECTED),
        .s_axi_sbiterr(NLW_U0_s_axi_sbiterr_UNCONNECTED),
        .s_axi_wdata({1'b0,1'b0,1'b0}),
        .s_axi_wlast(1'b0),
        .s_axi_wready(NLW_U0_s_axi_wready_UNCONNECTED),
        .s_axi_wstrb(1'b0),
        .s_axi_wvalid(1'b0),
        .sbiterr(NLW_U0_sbiterr_UNCONNECTED),
        .shutdown(1'b0),
        .sleep(1'b0),
        .wea(1'b0),
        .web(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_blk_mem_gen_i0,blk_mem_gen_v8_4_2,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_blk_mem_gen_i0" *) 
(* X_CORE_INFO = "blk_mem_gen_v8_4_2,Vivado 2018.3" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_blk_mem_gen_i0__6
   (clka,
    ena,
    addra,
    douta);
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 BRAM_PORTA CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME BRAM_PORTA, MEM_SIZE 8192, MEM_WIDTH 32, MEM_ECC NONE, MASTER_TYPE OTHER, READ_LATENCY 1" *) input clka;
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 BRAM_PORTA EN" *) input ena;
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 BRAM_PORTA ADDR" *) input [3:0]addra;
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 BRAM_PORTA DOUT" *) output [2:0]douta;

  wire [3:0]addra;
  wire clka;
  wire [2:0]douta;
  wire ena;
  wire NLW_U0_dbiterr_UNCONNECTED;
  wire NLW_U0_rsta_busy_UNCONNECTED;
  wire NLW_U0_rstb_busy_UNCONNECTED;
  wire NLW_U0_s_axi_arready_UNCONNECTED;
  wire NLW_U0_s_axi_awready_UNCONNECTED;
  wire NLW_U0_s_axi_bvalid_UNCONNECTED;
  wire NLW_U0_s_axi_dbiterr_UNCONNECTED;
  wire NLW_U0_s_axi_rlast_UNCONNECTED;
  wire NLW_U0_s_axi_rvalid_UNCONNECTED;
  wire NLW_U0_s_axi_sbiterr_UNCONNECTED;
  wire NLW_U0_s_axi_wready_UNCONNECTED;
  wire NLW_U0_sbiterr_UNCONNECTED;
  wire [2:0]NLW_U0_doutb_UNCONNECTED;
  wire [3:0]NLW_U0_rdaddrecc_UNCONNECTED;
  wire [3:0]NLW_U0_s_axi_bid_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_bresp_UNCONNECTED;
  wire [3:0]NLW_U0_s_axi_rdaddrecc_UNCONNECTED;
  wire [2:0]NLW_U0_s_axi_rdata_UNCONNECTED;
  wire [3:0]NLW_U0_s_axi_rid_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_rresp_UNCONNECTED;

  (* C_ADDRA_WIDTH = "4" *) 
  (* C_ADDRB_WIDTH = "4" *) 
  (* C_ALGORITHM = "1" *) 
  (* C_AXI_ID_WIDTH = "4" *) 
  (* C_AXI_SLAVE_TYPE = "0" *) 
  (* C_AXI_TYPE = "1" *) 
  (* C_BYTE_SIZE = "9" *) 
  (* C_COMMON_CLK = "0" *) 
  (* C_COUNT_18K_BRAM = "1" *) 
  (* C_COUNT_36K_BRAM = "0" *) 
  (* C_CTRL_ECC_ALGO = "NONE" *) 
  (* C_DISABLE_WARN_BHV_COLL = "0" *) 
  (* C_DISABLE_WARN_BHV_RANGE = "0" *) 
  (* C_ENABLE_32BIT_ADDRESS = "0" *) 
  (* C_EN_DEEPSLEEP_PIN = "0" *) 
  (* C_EN_ECC_PIPE = "0" *) 
  (* C_EN_RDADDRA_CHG = "0" *) 
  (* C_EN_RDADDRB_CHG = "0" *) 
  (* C_EN_SAFETY_CKT = "0" *) 
  (* C_EN_SHUTDOWN_PIN = "0" *) 
  (* C_EN_SLEEP_PIN = "0" *) 
  (* C_EST_POWER_SUMMARY = "Estimated Power for IP     :     2.1688 mW" *) 
  (* C_FAMILY = "zynq" *) 
  (* C_HAS_AXI_ID = "0" *) 
  (* C_HAS_ENA = "1" *) 
  (* C_HAS_ENB = "0" *) 
  (* C_HAS_INJECTERR = "0" *) 
  (* C_HAS_MEM_OUTPUT_REGS_A = "1" *) 
  (* C_HAS_MEM_OUTPUT_REGS_B = "0" *) 
  (* C_HAS_MUX_OUTPUT_REGS_A = "0" *) 
  (* C_HAS_MUX_OUTPUT_REGS_B = "0" *) 
  (* C_HAS_REGCEA = "0" *) 
  (* C_HAS_REGCEB = "0" *) 
  (* C_HAS_RSTA = "0" *) 
  (* C_HAS_RSTB = "0" *) 
  (* C_HAS_SOFTECC_INPUT_REGS_A = "0" *) 
  (* C_HAS_SOFTECC_OUTPUT_REGS_B = "0" *) 
  (* C_INITA_VAL = "0" *) 
  (* C_INITB_VAL = "0" *) 
  (* C_INIT_FILE = "awgn_inv_mapping_blk_mem_gen_i0.mem" *) 
  (* C_INIT_FILE_NAME = "awgn_inv_mapping_blk_mem_gen_i0.mif" *) 
  (* C_INTERFACE_TYPE = "0" *) 
  (* C_LOAD_INIT_FILE = "1" *) 
  (* C_MEM_TYPE = "3" *) 
  (* C_MUX_PIPELINE_STAGES = "0" *) 
  (* C_PRIM_TYPE = "1" *) 
  (* C_READ_DEPTH_A = "16" *) 
  (* C_READ_DEPTH_B = "16" *) 
  (* C_READ_LATENCY_A = "1" *) 
  (* C_READ_LATENCY_B = "1" *) 
  (* C_READ_WIDTH_A = "3" *) 
  (* C_READ_WIDTH_B = "3" *) 
  (* C_RSTRAM_A = "0" *) 
  (* C_RSTRAM_B = "0" *) 
  (* C_RST_PRIORITY_A = "CE" *) 
  (* C_RST_PRIORITY_B = "CE" *) 
  (* C_SIM_COLLISION_CHECK = "ALL" *) 
  (* C_USE_BRAM_BLOCK = "0" *) 
  (* C_USE_BYTE_WEA = "0" *) 
  (* C_USE_BYTE_WEB = "0" *) 
  (* C_USE_DEFAULT_DATA = "0" *) 
  (* C_USE_ECC = "0" *) 
  (* C_USE_SOFTECC = "0" *) 
  (* C_USE_URAM = "0" *) 
  (* C_WEA_WIDTH = "1" *) 
  (* C_WEB_WIDTH = "1" *) 
  (* C_WRITE_DEPTH_A = "16" *) 
  (* C_WRITE_DEPTH_B = "16" *) 
  (* C_WRITE_MODE_A = "WRITE_FIRST" *) 
  (* C_WRITE_MODE_B = "WRITE_FIRST" *) 
  (* C_WRITE_WIDTH_A = "3" *) 
  (* C_WRITE_WIDTH_B = "3" *) 
  (* c_default_data = "0" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  design_1_awgn_inv_mapping_0_0_blk_mem_gen_v8_4_2__6 U0
       (.addra(addra),
        .addrb({1'b0,1'b0,1'b0,1'b0}),
        .clka(clka),
        .clkb(1'b0),
        .dbiterr(NLW_U0_dbiterr_UNCONNECTED),
        .deepsleep(1'b0),
        .dina({1'b0,1'b0,1'b0}),
        .dinb({1'b0,1'b0,1'b0}),
        .douta(douta),
        .doutb(NLW_U0_doutb_UNCONNECTED[2:0]),
        .eccpipece(1'b0),
        .ena(ena),
        .enb(1'b0),
        .injectdbiterr(1'b0),
        .injectsbiterr(1'b0),
        .rdaddrecc(NLW_U0_rdaddrecc_UNCONNECTED[3:0]),
        .regcea(1'b0),
        .regceb(1'b0),
        .rsta(1'b0),
        .rsta_busy(NLW_U0_rsta_busy_UNCONNECTED),
        .rstb(1'b0),
        .rstb_busy(NLW_U0_rstb_busy_UNCONNECTED),
        .s_aclk(1'b0),
        .s_aresetn(1'b0),
        .s_axi_araddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arburst({1'b0,1'b0}),
        .s_axi_arid({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arready(NLW_U0_s_axi_arready_UNCONNECTED),
        .s_axi_arsize({1'b0,1'b0,1'b0}),
        .s_axi_arvalid(1'b0),
        .s_axi_awaddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awburst({1'b0,1'b0}),
        .s_axi_awid({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awready(NLW_U0_s_axi_awready_UNCONNECTED),
        .s_axi_awsize({1'b0,1'b0,1'b0}),
        .s_axi_awvalid(1'b0),
        .s_axi_bid(NLW_U0_s_axi_bid_UNCONNECTED[3:0]),
        .s_axi_bready(1'b0),
        .s_axi_bresp(NLW_U0_s_axi_bresp_UNCONNECTED[1:0]),
        .s_axi_bvalid(NLW_U0_s_axi_bvalid_UNCONNECTED),
        .s_axi_dbiterr(NLW_U0_s_axi_dbiterr_UNCONNECTED),
        .s_axi_injectdbiterr(1'b0),
        .s_axi_injectsbiterr(1'b0),
        .s_axi_rdaddrecc(NLW_U0_s_axi_rdaddrecc_UNCONNECTED[3:0]),
        .s_axi_rdata(NLW_U0_s_axi_rdata_UNCONNECTED[2:0]),
        .s_axi_rid(NLW_U0_s_axi_rid_UNCONNECTED[3:0]),
        .s_axi_rlast(NLW_U0_s_axi_rlast_UNCONNECTED),
        .s_axi_rready(1'b0),
        .s_axi_rresp(NLW_U0_s_axi_rresp_UNCONNECTED[1:0]),
        .s_axi_rvalid(NLW_U0_s_axi_rvalid_UNCONNECTED),
        .s_axi_sbiterr(NLW_U0_s_axi_sbiterr_UNCONNECTED),
        .s_axi_wdata({1'b0,1'b0,1'b0}),
        .s_axi_wlast(1'b0),
        .s_axi_wready(NLW_U0_s_axi_wready_UNCONNECTED),
        .s_axi_wstrb(1'b0),
        .s_axi_wvalid(1'b0),
        .sbiterr(NLW_U0_sbiterr_UNCONNECTED),
        .shutdown(1'b0),
        .sleep(1'b0),
        .wea(1'b0),
        .web(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_blk_mem_gen_i1,blk_mem_gen_v8_4_2,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_blk_mem_gen_i1" *) 
(* X_CORE_INFO = "blk_mem_gen_v8_4_2,Vivado 2018.3" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_blk_mem_gen_i1
   (clka,
    ena,
    addra,
    douta);
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 BRAM_PORTA CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME BRAM_PORTA, MEM_SIZE 8192, MEM_WIDTH 32, MEM_ECC NONE, MASTER_TYPE OTHER, READ_LATENCY 1" *) input clka;
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 BRAM_PORTA EN" *) input ena;
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 BRAM_PORTA ADDR" *) input [7:0]addra;
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 BRAM_PORTA DOUT" *) output [9:0]douta;

  wire [7:0]addra;
  wire clka;
  wire [9:0]douta;
  wire ena;
  wire NLW_U0_dbiterr_UNCONNECTED;
  wire NLW_U0_rsta_busy_UNCONNECTED;
  wire NLW_U0_rstb_busy_UNCONNECTED;
  wire NLW_U0_s_axi_arready_UNCONNECTED;
  wire NLW_U0_s_axi_awready_UNCONNECTED;
  wire NLW_U0_s_axi_bvalid_UNCONNECTED;
  wire NLW_U0_s_axi_dbiterr_UNCONNECTED;
  wire NLW_U0_s_axi_rlast_UNCONNECTED;
  wire NLW_U0_s_axi_rvalid_UNCONNECTED;
  wire NLW_U0_s_axi_sbiterr_UNCONNECTED;
  wire NLW_U0_s_axi_wready_UNCONNECTED;
  wire NLW_U0_sbiterr_UNCONNECTED;
  wire [9:0]NLW_U0_doutb_UNCONNECTED;
  wire [7:0]NLW_U0_rdaddrecc_UNCONNECTED;
  wire [3:0]NLW_U0_s_axi_bid_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_bresp_UNCONNECTED;
  wire [7:0]NLW_U0_s_axi_rdaddrecc_UNCONNECTED;
  wire [9:0]NLW_U0_s_axi_rdata_UNCONNECTED;
  wire [3:0]NLW_U0_s_axi_rid_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_rresp_UNCONNECTED;

  (* C_ADDRA_WIDTH = "8" *) 
  (* C_ADDRB_WIDTH = "8" *) 
  (* C_ALGORITHM = "1" *) 
  (* C_AXI_ID_WIDTH = "4" *) 
  (* C_AXI_SLAVE_TYPE = "0" *) 
  (* C_AXI_TYPE = "1" *) 
  (* C_BYTE_SIZE = "9" *) 
  (* C_COMMON_CLK = "0" *) 
  (* C_COUNT_18K_BRAM = "1" *) 
  (* C_COUNT_36K_BRAM = "0" *) 
  (* C_CTRL_ECC_ALGO = "NONE" *) 
  (* C_DISABLE_WARN_BHV_COLL = "0" *) 
  (* C_DISABLE_WARN_BHV_RANGE = "0" *) 
  (* C_ENABLE_32BIT_ADDRESS = "0" *) 
  (* C_EN_DEEPSLEEP_PIN = "0" *) 
  (* C_EN_ECC_PIPE = "0" *) 
  (* C_EN_RDADDRA_CHG = "0" *) 
  (* C_EN_RDADDRB_CHG = "0" *) 
  (* C_EN_SAFETY_CKT = "0" *) 
  (* C_EN_SHUTDOWN_PIN = "0" *) 
  (* C_EN_SLEEP_PIN = "0" *) 
  (* C_EST_POWER_SUMMARY = "Estimated Power for IP     :     2.459999 mW" *) 
  (* C_FAMILY = "zynq" *) 
  (* C_HAS_AXI_ID = "0" *) 
  (* C_HAS_ENA = "1" *) 
  (* C_HAS_ENB = "0" *) 
  (* C_HAS_INJECTERR = "0" *) 
  (* C_HAS_MEM_OUTPUT_REGS_A = "0" *) 
  (* C_HAS_MEM_OUTPUT_REGS_B = "0" *) 
  (* C_HAS_MUX_OUTPUT_REGS_A = "0" *) 
  (* C_HAS_MUX_OUTPUT_REGS_B = "0" *) 
  (* C_HAS_REGCEA = "0" *) 
  (* C_HAS_REGCEB = "0" *) 
  (* C_HAS_RSTA = "0" *) 
  (* C_HAS_RSTB = "0" *) 
  (* C_HAS_SOFTECC_INPUT_REGS_A = "0" *) 
  (* C_HAS_SOFTECC_OUTPUT_REGS_B = "0" *) 
  (* C_INITA_VAL = "0" *) 
  (* C_INITB_VAL = "0" *) 
  (* C_INIT_FILE = "awgn_inv_mapping_blk_mem_gen_i1.mem" *) 
  (* C_INIT_FILE_NAME = "awgn_inv_mapping_blk_mem_gen_i1.mif" *) 
  (* C_INTERFACE_TYPE = "0" *) 
  (* C_LOAD_INIT_FILE = "1" *) 
  (* C_MEM_TYPE = "3" *) 
  (* C_MUX_PIPELINE_STAGES = "0" *) 
  (* C_PRIM_TYPE = "1" *) 
  (* C_READ_DEPTH_A = "256" *) 
  (* C_READ_DEPTH_B = "256" *) 
  (* C_READ_LATENCY_A = "1" *) 
  (* C_READ_LATENCY_B = "1" *) 
  (* C_READ_WIDTH_A = "10" *) 
  (* C_READ_WIDTH_B = "10" *) 
  (* C_RSTRAM_A = "0" *) 
  (* C_RSTRAM_B = "0" *) 
  (* C_RST_PRIORITY_A = "CE" *) 
  (* C_RST_PRIORITY_B = "CE" *) 
  (* C_SIM_COLLISION_CHECK = "ALL" *) 
  (* C_USE_BRAM_BLOCK = "0" *) 
  (* C_USE_BYTE_WEA = "0" *) 
  (* C_USE_BYTE_WEB = "0" *) 
  (* C_USE_DEFAULT_DATA = "0" *) 
  (* C_USE_ECC = "0" *) 
  (* C_USE_SOFTECC = "0" *) 
  (* C_USE_URAM = "0" *) 
  (* C_WEA_WIDTH = "1" *) 
  (* C_WEB_WIDTH = "1" *) 
  (* C_WRITE_DEPTH_A = "256" *) 
  (* C_WRITE_DEPTH_B = "256" *) 
  (* C_WRITE_MODE_A = "WRITE_FIRST" *) 
  (* C_WRITE_MODE_B = "WRITE_FIRST" *) 
  (* C_WRITE_WIDTH_A = "10" *) 
  (* C_WRITE_WIDTH_B = "10" *) 
  (* c_default_data = "0" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  design_1_awgn_inv_mapping_0_0_blk_mem_gen_v8_4_2__parameterized1 U0
       (.addra(addra),
        .addrb({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .clka(clka),
        .clkb(1'b0),
        .dbiterr(NLW_U0_dbiterr_UNCONNECTED),
        .deepsleep(1'b0),
        .dina({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dinb({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .douta(douta),
        .doutb(NLW_U0_doutb_UNCONNECTED[9:0]),
        .eccpipece(1'b0),
        .ena(ena),
        .enb(1'b0),
        .injectdbiterr(1'b0),
        .injectsbiterr(1'b0),
        .rdaddrecc(NLW_U0_rdaddrecc_UNCONNECTED[7:0]),
        .regcea(1'b0),
        .regceb(1'b0),
        .rsta(1'b0),
        .rsta_busy(NLW_U0_rsta_busy_UNCONNECTED),
        .rstb(1'b0),
        .rstb_busy(NLW_U0_rstb_busy_UNCONNECTED),
        .s_aclk(1'b0),
        .s_aresetn(1'b0),
        .s_axi_araddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arburst({1'b0,1'b0}),
        .s_axi_arid({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arready(NLW_U0_s_axi_arready_UNCONNECTED),
        .s_axi_arsize({1'b0,1'b0,1'b0}),
        .s_axi_arvalid(1'b0),
        .s_axi_awaddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awburst({1'b0,1'b0}),
        .s_axi_awid({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awready(NLW_U0_s_axi_awready_UNCONNECTED),
        .s_axi_awsize({1'b0,1'b0,1'b0}),
        .s_axi_awvalid(1'b0),
        .s_axi_bid(NLW_U0_s_axi_bid_UNCONNECTED[3:0]),
        .s_axi_bready(1'b0),
        .s_axi_bresp(NLW_U0_s_axi_bresp_UNCONNECTED[1:0]),
        .s_axi_bvalid(NLW_U0_s_axi_bvalid_UNCONNECTED),
        .s_axi_dbiterr(NLW_U0_s_axi_dbiterr_UNCONNECTED),
        .s_axi_injectdbiterr(1'b0),
        .s_axi_injectsbiterr(1'b0),
        .s_axi_rdaddrecc(NLW_U0_s_axi_rdaddrecc_UNCONNECTED[7:0]),
        .s_axi_rdata(NLW_U0_s_axi_rdata_UNCONNECTED[9:0]),
        .s_axi_rid(NLW_U0_s_axi_rid_UNCONNECTED[3:0]),
        .s_axi_rlast(NLW_U0_s_axi_rlast_UNCONNECTED),
        .s_axi_rready(1'b0),
        .s_axi_rresp(NLW_U0_s_axi_rresp_UNCONNECTED[1:0]),
        .s_axi_rvalid(NLW_U0_s_axi_rvalid_UNCONNECTED),
        .s_axi_sbiterr(NLW_U0_s_axi_sbiterr_UNCONNECTED),
        .s_axi_wdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_wlast(1'b0),
        .s_axi_wready(NLW_U0_s_axi_wready_UNCONNECTED),
        .s_axi_wstrb(1'b0),
        .s_axi_wvalid(1'b0),
        .sbiterr(NLW_U0_sbiterr_UNCONNECTED),
        .shutdown(1'b0),
        .sleep(1'b0),
        .wea(1'b0),
        .web(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_blk_mem_gen_i1,blk_mem_gen_v8_4_2,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_blk_mem_gen_i1" *) 
(* X_CORE_INFO = "blk_mem_gen_v8_4_2,Vivado 2018.3" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_blk_mem_gen_i1__4
   (clka,
    ena,
    addra,
    douta);
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 BRAM_PORTA CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME BRAM_PORTA, MEM_SIZE 8192, MEM_WIDTH 32, MEM_ECC NONE, MASTER_TYPE OTHER, READ_LATENCY 1" *) input clka;
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 BRAM_PORTA EN" *) input ena;
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 BRAM_PORTA ADDR" *) input [7:0]addra;
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 BRAM_PORTA DOUT" *) output [9:0]douta;

  wire [7:0]addra;
  wire clka;
  wire [9:0]douta;
  wire ena;
  wire NLW_U0_dbiterr_UNCONNECTED;
  wire NLW_U0_rsta_busy_UNCONNECTED;
  wire NLW_U0_rstb_busy_UNCONNECTED;
  wire NLW_U0_s_axi_arready_UNCONNECTED;
  wire NLW_U0_s_axi_awready_UNCONNECTED;
  wire NLW_U0_s_axi_bvalid_UNCONNECTED;
  wire NLW_U0_s_axi_dbiterr_UNCONNECTED;
  wire NLW_U0_s_axi_rlast_UNCONNECTED;
  wire NLW_U0_s_axi_rvalid_UNCONNECTED;
  wire NLW_U0_s_axi_sbiterr_UNCONNECTED;
  wire NLW_U0_s_axi_wready_UNCONNECTED;
  wire NLW_U0_sbiterr_UNCONNECTED;
  wire [9:0]NLW_U0_doutb_UNCONNECTED;
  wire [7:0]NLW_U0_rdaddrecc_UNCONNECTED;
  wire [3:0]NLW_U0_s_axi_bid_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_bresp_UNCONNECTED;
  wire [7:0]NLW_U0_s_axi_rdaddrecc_UNCONNECTED;
  wire [9:0]NLW_U0_s_axi_rdata_UNCONNECTED;
  wire [3:0]NLW_U0_s_axi_rid_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_rresp_UNCONNECTED;

  (* C_ADDRA_WIDTH = "8" *) 
  (* C_ADDRB_WIDTH = "8" *) 
  (* C_ALGORITHM = "1" *) 
  (* C_AXI_ID_WIDTH = "4" *) 
  (* C_AXI_SLAVE_TYPE = "0" *) 
  (* C_AXI_TYPE = "1" *) 
  (* C_BYTE_SIZE = "9" *) 
  (* C_COMMON_CLK = "0" *) 
  (* C_COUNT_18K_BRAM = "1" *) 
  (* C_COUNT_36K_BRAM = "0" *) 
  (* C_CTRL_ECC_ALGO = "NONE" *) 
  (* C_DISABLE_WARN_BHV_COLL = "0" *) 
  (* C_DISABLE_WARN_BHV_RANGE = "0" *) 
  (* C_ENABLE_32BIT_ADDRESS = "0" *) 
  (* C_EN_DEEPSLEEP_PIN = "0" *) 
  (* C_EN_ECC_PIPE = "0" *) 
  (* C_EN_RDADDRA_CHG = "0" *) 
  (* C_EN_RDADDRB_CHG = "0" *) 
  (* C_EN_SAFETY_CKT = "0" *) 
  (* C_EN_SHUTDOWN_PIN = "0" *) 
  (* C_EN_SLEEP_PIN = "0" *) 
  (* C_EST_POWER_SUMMARY = "Estimated Power for IP     :     2.459999 mW" *) 
  (* C_FAMILY = "zynq" *) 
  (* C_HAS_AXI_ID = "0" *) 
  (* C_HAS_ENA = "1" *) 
  (* C_HAS_ENB = "0" *) 
  (* C_HAS_INJECTERR = "0" *) 
  (* C_HAS_MEM_OUTPUT_REGS_A = "0" *) 
  (* C_HAS_MEM_OUTPUT_REGS_B = "0" *) 
  (* C_HAS_MUX_OUTPUT_REGS_A = "0" *) 
  (* C_HAS_MUX_OUTPUT_REGS_B = "0" *) 
  (* C_HAS_REGCEA = "0" *) 
  (* C_HAS_REGCEB = "0" *) 
  (* C_HAS_RSTA = "0" *) 
  (* C_HAS_RSTB = "0" *) 
  (* C_HAS_SOFTECC_INPUT_REGS_A = "0" *) 
  (* C_HAS_SOFTECC_OUTPUT_REGS_B = "0" *) 
  (* C_INITA_VAL = "0" *) 
  (* C_INITB_VAL = "0" *) 
  (* C_INIT_FILE = "awgn_inv_mapping_blk_mem_gen_i1.mem" *) 
  (* C_INIT_FILE_NAME = "awgn_inv_mapping_blk_mem_gen_i1.mif" *) 
  (* C_INTERFACE_TYPE = "0" *) 
  (* C_LOAD_INIT_FILE = "1" *) 
  (* C_MEM_TYPE = "3" *) 
  (* C_MUX_PIPELINE_STAGES = "0" *) 
  (* C_PRIM_TYPE = "1" *) 
  (* C_READ_DEPTH_A = "256" *) 
  (* C_READ_DEPTH_B = "256" *) 
  (* C_READ_LATENCY_A = "1" *) 
  (* C_READ_LATENCY_B = "1" *) 
  (* C_READ_WIDTH_A = "10" *) 
  (* C_READ_WIDTH_B = "10" *) 
  (* C_RSTRAM_A = "0" *) 
  (* C_RSTRAM_B = "0" *) 
  (* C_RST_PRIORITY_A = "CE" *) 
  (* C_RST_PRIORITY_B = "CE" *) 
  (* C_SIM_COLLISION_CHECK = "ALL" *) 
  (* C_USE_BRAM_BLOCK = "0" *) 
  (* C_USE_BYTE_WEA = "0" *) 
  (* C_USE_BYTE_WEB = "0" *) 
  (* C_USE_DEFAULT_DATA = "0" *) 
  (* C_USE_ECC = "0" *) 
  (* C_USE_SOFTECC = "0" *) 
  (* C_USE_URAM = "0" *) 
  (* C_WEA_WIDTH = "1" *) 
  (* C_WEB_WIDTH = "1" *) 
  (* C_WRITE_DEPTH_A = "256" *) 
  (* C_WRITE_DEPTH_B = "256" *) 
  (* C_WRITE_MODE_A = "WRITE_FIRST" *) 
  (* C_WRITE_MODE_B = "WRITE_FIRST" *) 
  (* C_WRITE_WIDTH_A = "10" *) 
  (* C_WRITE_WIDTH_B = "10" *) 
  (* c_default_data = "0" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  design_1_awgn_inv_mapping_0_0_blk_mem_gen_v8_4_2__parameterized1__4 U0
       (.addra(addra),
        .addrb({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .clka(clka),
        .clkb(1'b0),
        .dbiterr(NLW_U0_dbiterr_UNCONNECTED),
        .deepsleep(1'b0),
        .dina({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dinb({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .douta(douta),
        .doutb(NLW_U0_doutb_UNCONNECTED[9:0]),
        .eccpipece(1'b0),
        .ena(ena),
        .enb(1'b0),
        .injectdbiterr(1'b0),
        .injectsbiterr(1'b0),
        .rdaddrecc(NLW_U0_rdaddrecc_UNCONNECTED[7:0]),
        .regcea(1'b0),
        .regceb(1'b0),
        .rsta(1'b0),
        .rsta_busy(NLW_U0_rsta_busy_UNCONNECTED),
        .rstb(1'b0),
        .rstb_busy(NLW_U0_rstb_busy_UNCONNECTED),
        .s_aclk(1'b0),
        .s_aresetn(1'b0),
        .s_axi_araddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arburst({1'b0,1'b0}),
        .s_axi_arid({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arready(NLW_U0_s_axi_arready_UNCONNECTED),
        .s_axi_arsize({1'b0,1'b0,1'b0}),
        .s_axi_arvalid(1'b0),
        .s_axi_awaddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awburst({1'b0,1'b0}),
        .s_axi_awid({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awready(NLW_U0_s_axi_awready_UNCONNECTED),
        .s_axi_awsize({1'b0,1'b0,1'b0}),
        .s_axi_awvalid(1'b0),
        .s_axi_bid(NLW_U0_s_axi_bid_UNCONNECTED[3:0]),
        .s_axi_bready(1'b0),
        .s_axi_bresp(NLW_U0_s_axi_bresp_UNCONNECTED[1:0]),
        .s_axi_bvalid(NLW_U0_s_axi_bvalid_UNCONNECTED),
        .s_axi_dbiterr(NLW_U0_s_axi_dbiterr_UNCONNECTED),
        .s_axi_injectdbiterr(1'b0),
        .s_axi_injectsbiterr(1'b0),
        .s_axi_rdaddrecc(NLW_U0_s_axi_rdaddrecc_UNCONNECTED[7:0]),
        .s_axi_rdata(NLW_U0_s_axi_rdata_UNCONNECTED[9:0]),
        .s_axi_rid(NLW_U0_s_axi_rid_UNCONNECTED[3:0]),
        .s_axi_rlast(NLW_U0_s_axi_rlast_UNCONNECTED),
        .s_axi_rready(1'b0),
        .s_axi_rresp(NLW_U0_s_axi_rresp_UNCONNECTED[1:0]),
        .s_axi_rvalid(NLW_U0_s_axi_rvalid_UNCONNECTED),
        .s_axi_sbiterr(NLW_U0_s_axi_sbiterr_UNCONNECTED),
        .s_axi_wdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_wlast(1'b0),
        .s_axi_wready(NLW_U0_s_axi_wready_UNCONNECTED),
        .s_axi_wstrb(1'b0),
        .s_axi_wvalid(1'b0),
        .sbiterr(NLW_U0_sbiterr_UNCONNECTED),
        .shutdown(1'b0),
        .sleep(1'b0),
        .wea(1'b0),
        .web(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_blk_mem_gen_i1,blk_mem_gen_v8_4_2,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_blk_mem_gen_i1" *) 
(* X_CORE_INFO = "blk_mem_gen_v8_4_2,Vivado 2018.3" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_blk_mem_gen_i1__5
   (clka,
    ena,
    addra,
    douta);
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 BRAM_PORTA CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME BRAM_PORTA, MEM_SIZE 8192, MEM_WIDTH 32, MEM_ECC NONE, MASTER_TYPE OTHER, READ_LATENCY 1" *) input clka;
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 BRAM_PORTA EN" *) input ena;
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 BRAM_PORTA ADDR" *) input [7:0]addra;
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 BRAM_PORTA DOUT" *) output [9:0]douta;

  wire [7:0]addra;
  wire clka;
  wire [9:0]douta;
  wire ena;
  wire NLW_U0_dbiterr_UNCONNECTED;
  wire NLW_U0_rsta_busy_UNCONNECTED;
  wire NLW_U0_rstb_busy_UNCONNECTED;
  wire NLW_U0_s_axi_arready_UNCONNECTED;
  wire NLW_U0_s_axi_awready_UNCONNECTED;
  wire NLW_U0_s_axi_bvalid_UNCONNECTED;
  wire NLW_U0_s_axi_dbiterr_UNCONNECTED;
  wire NLW_U0_s_axi_rlast_UNCONNECTED;
  wire NLW_U0_s_axi_rvalid_UNCONNECTED;
  wire NLW_U0_s_axi_sbiterr_UNCONNECTED;
  wire NLW_U0_s_axi_wready_UNCONNECTED;
  wire NLW_U0_sbiterr_UNCONNECTED;
  wire [9:0]NLW_U0_doutb_UNCONNECTED;
  wire [7:0]NLW_U0_rdaddrecc_UNCONNECTED;
  wire [3:0]NLW_U0_s_axi_bid_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_bresp_UNCONNECTED;
  wire [7:0]NLW_U0_s_axi_rdaddrecc_UNCONNECTED;
  wire [9:0]NLW_U0_s_axi_rdata_UNCONNECTED;
  wire [3:0]NLW_U0_s_axi_rid_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_rresp_UNCONNECTED;

  (* C_ADDRA_WIDTH = "8" *) 
  (* C_ADDRB_WIDTH = "8" *) 
  (* C_ALGORITHM = "1" *) 
  (* C_AXI_ID_WIDTH = "4" *) 
  (* C_AXI_SLAVE_TYPE = "0" *) 
  (* C_AXI_TYPE = "1" *) 
  (* C_BYTE_SIZE = "9" *) 
  (* C_COMMON_CLK = "0" *) 
  (* C_COUNT_18K_BRAM = "1" *) 
  (* C_COUNT_36K_BRAM = "0" *) 
  (* C_CTRL_ECC_ALGO = "NONE" *) 
  (* C_DISABLE_WARN_BHV_COLL = "0" *) 
  (* C_DISABLE_WARN_BHV_RANGE = "0" *) 
  (* C_ENABLE_32BIT_ADDRESS = "0" *) 
  (* C_EN_DEEPSLEEP_PIN = "0" *) 
  (* C_EN_ECC_PIPE = "0" *) 
  (* C_EN_RDADDRA_CHG = "0" *) 
  (* C_EN_RDADDRB_CHG = "0" *) 
  (* C_EN_SAFETY_CKT = "0" *) 
  (* C_EN_SHUTDOWN_PIN = "0" *) 
  (* C_EN_SLEEP_PIN = "0" *) 
  (* C_EST_POWER_SUMMARY = "Estimated Power for IP     :     2.459999 mW" *) 
  (* C_FAMILY = "zynq" *) 
  (* C_HAS_AXI_ID = "0" *) 
  (* C_HAS_ENA = "1" *) 
  (* C_HAS_ENB = "0" *) 
  (* C_HAS_INJECTERR = "0" *) 
  (* C_HAS_MEM_OUTPUT_REGS_A = "0" *) 
  (* C_HAS_MEM_OUTPUT_REGS_B = "0" *) 
  (* C_HAS_MUX_OUTPUT_REGS_A = "0" *) 
  (* C_HAS_MUX_OUTPUT_REGS_B = "0" *) 
  (* C_HAS_REGCEA = "0" *) 
  (* C_HAS_REGCEB = "0" *) 
  (* C_HAS_RSTA = "0" *) 
  (* C_HAS_RSTB = "0" *) 
  (* C_HAS_SOFTECC_INPUT_REGS_A = "0" *) 
  (* C_HAS_SOFTECC_OUTPUT_REGS_B = "0" *) 
  (* C_INITA_VAL = "0" *) 
  (* C_INITB_VAL = "0" *) 
  (* C_INIT_FILE = "awgn_inv_mapping_blk_mem_gen_i1.mem" *) 
  (* C_INIT_FILE_NAME = "awgn_inv_mapping_blk_mem_gen_i1.mif" *) 
  (* C_INTERFACE_TYPE = "0" *) 
  (* C_LOAD_INIT_FILE = "1" *) 
  (* C_MEM_TYPE = "3" *) 
  (* C_MUX_PIPELINE_STAGES = "0" *) 
  (* C_PRIM_TYPE = "1" *) 
  (* C_READ_DEPTH_A = "256" *) 
  (* C_READ_DEPTH_B = "256" *) 
  (* C_READ_LATENCY_A = "1" *) 
  (* C_READ_LATENCY_B = "1" *) 
  (* C_READ_WIDTH_A = "10" *) 
  (* C_READ_WIDTH_B = "10" *) 
  (* C_RSTRAM_A = "0" *) 
  (* C_RSTRAM_B = "0" *) 
  (* C_RST_PRIORITY_A = "CE" *) 
  (* C_RST_PRIORITY_B = "CE" *) 
  (* C_SIM_COLLISION_CHECK = "ALL" *) 
  (* C_USE_BRAM_BLOCK = "0" *) 
  (* C_USE_BYTE_WEA = "0" *) 
  (* C_USE_BYTE_WEB = "0" *) 
  (* C_USE_DEFAULT_DATA = "0" *) 
  (* C_USE_ECC = "0" *) 
  (* C_USE_SOFTECC = "0" *) 
  (* C_USE_URAM = "0" *) 
  (* C_WEA_WIDTH = "1" *) 
  (* C_WEB_WIDTH = "1" *) 
  (* C_WRITE_DEPTH_A = "256" *) 
  (* C_WRITE_DEPTH_B = "256" *) 
  (* C_WRITE_MODE_A = "WRITE_FIRST" *) 
  (* C_WRITE_MODE_B = "WRITE_FIRST" *) 
  (* C_WRITE_WIDTH_A = "10" *) 
  (* C_WRITE_WIDTH_B = "10" *) 
  (* c_default_data = "0" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  design_1_awgn_inv_mapping_0_0_blk_mem_gen_v8_4_2__parameterized1__5 U0
       (.addra(addra),
        .addrb({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .clka(clka),
        .clkb(1'b0),
        .dbiterr(NLW_U0_dbiterr_UNCONNECTED),
        .deepsleep(1'b0),
        .dina({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dinb({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .douta(douta),
        .doutb(NLW_U0_doutb_UNCONNECTED[9:0]),
        .eccpipece(1'b0),
        .ena(ena),
        .enb(1'b0),
        .injectdbiterr(1'b0),
        .injectsbiterr(1'b0),
        .rdaddrecc(NLW_U0_rdaddrecc_UNCONNECTED[7:0]),
        .regcea(1'b0),
        .regceb(1'b0),
        .rsta(1'b0),
        .rsta_busy(NLW_U0_rsta_busy_UNCONNECTED),
        .rstb(1'b0),
        .rstb_busy(NLW_U0_rstb_busy_UNCONNECTED),
        .s_aclk(1'b0),
        .s_aresetn(1'b0),
        .s_axi_araddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arburst({1'b0,1'b0}),
        .s_axi_arid({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arready(NLW_U0_s_axi_arready_UNCONNECTED),
        .s_axi_arsize({1'b0,1'b0,1'b0}),
        .s_axi_arvalid(1'b0),
        .s_axi_awaddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awburst({1'b0,1'b0}),
        .s_axi_awid({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awready(NLW_U0_s_axi_awready_UNCONNECTED),
        .s_axi_awsize({1'b0,1'b0,1'b0}),
        .s_axi_awvalid(1'b0),
        .s_axi_bid(NLW_U0_s_axi_bid_UNCONNECTED[3:0]),
        .s_axi_bready(1'b0),
        .s_axi_bresp(NLW_U0_s_axi_bresp_UNCONNECTED[1:0]),
        .s_axi_bvalid(NLW_U0_s_axi_bvalid_UNCONNECTED),
        .s_axi_dbiterr(NLW_U0_s_axi_dbiterr_UNCONNECTED),
        .s_axi_injectdbiterr(1'b0),
        .s_axi_injectsbiterr(1'b0),
        .s_axi_rdaddrecc(NLW_U0_s_axi_rdaddrecc_UNCONNECTED[7:0]),
        .s_axi_rdata(NLW_U0_s_axi_rdata_UNCONNECTED[9:0]),
        .s_axi_rid(NLW_U0_s_axi_rid_UNCONNECTED[3:0]),
        .s_axi_rlast(NLW_U0_s_axi_rlast_UNCONNECTED),
        .s_axi_rready(1'b0),
        .s_axi_rresp(NLW_U0_s_axi_rresp_UNCONNECTED[1:0]),
        .s_axi_rvalid(NLW_U0_s_axi_rvalid_UNCONNECTED),
        .s_axi_sbiterr(NLW_U0_s_axi_sbiterr_UNCONNECTED),
        .s_axi_wdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_wlast(1'b0),
        .s_axi_wready(NLW_U0_s_axi_wready_UNCONNECTED),
        .s_axi_wstrb(1'b0),
        .s_axi_wvalid(1'b0),
        .sbiterr(NLW_U0_sbiterr_UNCONNECTED),
        .shutdown(1'b0),
        .sleep(1'b0),
        .wea(1'b0),
        .web(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_blk_mem_gen_i1,blk_mem_gen_v8_4_2,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_blk_mem_gen_i1" *) 
(* X_CORE_INFO = "blk_mem_gen_v8_4_2,Vivado 2018.3" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_blk_mem_gen_i1__6
   (clka,
    ena,
    addra,
    douta);
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 BRAM_PORTA CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME BRAM_PORTA, MEM_SIZE 8192, MEM_WIDTH 32, MEM_ECC NONE, MASTER_TYPE OTHER, READ_LATENCY 1" *) input clka;
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 BRAM_PORTA EN" *) input ena;
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 BRAM_PORTA ADDR" *) input [7:0]addra;
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 BRAM_PORTA DOUT" *) output [9:0]douta;

  wire [7:0]addra;
  wire clka;
  wire [9:0]douta;
  wire ena;
  wire NLW_U0_dbiterr_UNCONNECTED;
  wire NLW_U0_rsta_busy_UNCONNECTED;
  wire NLW_U0_rstb_busy_UNCONNECTED;
  wire NLW_U0_s_axi_arready_UNCONNECTED;
  wire NLW_U0_s_axi_awready_UNCONNECTED;
  wire NLW_U0_s_axi_bvalid_UNCONNECTED;
  wire NLW_U0_s_axi_dbiterr_UNCONNECTED;
  wire NLW_U0_s_axi_rlast_UNCONNECTED;
  wire NLW_U0_s_axi_rvalid_UNCONNECTED;
  wire NLW_U0_s_axi_sbiterr_UNCONNECTED;
  wire NLW_U0_s_axi_wready_UNCONNECTED;
  wire NLW_U0_sbiterr_UNCONNECTED;
  wire [9:0]NLW_U0_doutb_UNCONNECTED;
  wire [7:0]NLW_U0_rdaddrecc_UNCONNECTED;
  wire [3:0]NLW_U0_s_axi_bid_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_bresp_UNCONNECTED;
  wire [7:0]NLW_U0_s_axi_rdaddrecc_UNCONNECTED;
  wire [9:0]NLW_U0_s_axi_rdata_UNCONNECTED;
  wire [3:0]NLW_U0_s_axi_rid_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_rresp_UNCONNECTED;

  (* C_ADDRA_WIDTH = "8" *) 
  (* C_ADDRB_WIDTH = "8" *) 
  (* C_ALGORITHM = "1" *) 
  (* C_AXI_ID_WIDTH = "4" *) 
  (* C_AXI_SLAVE_TYPE = "0" *) 
  (* C_AXI_TYPE = "1" *) 
  (* C_BYTE_SIZE = "9" *) 
  (* C_COMMON_CLK = "0" *) 
  (* C_COUNT_18K_BRAM = "1" *) 
  (* C_COUNT_36K_BRAM = "0" *) 
  (* C_CTRL_ECC_ALGO = "NONE" *) 
  (* C_DISABLE_WARN_BHV_COLL = "0" *) 
  (* C_DISABLE_WARN_BHV_RANGE = "0" *) 
  (* C_ENABLE_32BIT_ADDRESS = "0" *) 
  (* C_EN_DEEPSLEEP_PIN = "0" *) 
  (* C_EN_ECC_PIPE = "0" *) 
  (* C_EN_RDADDRA_CHG = "0" *) 
  (* C_EN_RDADDRB_CHG = "0" *) 
  (* C_EN_SAFETY_CKT = "0" *) 
  (* C_EN_SHUTDOWN_PIN = "0" *) 
  (* C_EN_SLEEP_PIN = "0" *) 
  (* C_EST_POWER_SUMMARY = "Estimated Power for IP     :     2.459999 mW" *) 
  (* C_FAMILY = "zynq" *) 
  (* C_HAS_AXI_ID = "0" *) 
  (* C_HAS_ENA = "1" *) 
  (* C_HAS_ENB = "0" *) 
  (* C_HAS_INJECTERR = "0" *) 
  (* C_HAS_MEM_OUTPUT_REGS_A = "0" *) 
  (* C_HAS_MEM_OUTPUT_REGS_B = "0" *) 
  (* C_HAS_MUX_OUTPUT_REGS_A = "0" *) 
  (* C_HAS_MUX_OUTPUT_REGS_B = "0" *) 
  (* C_HAS_REGCEA = "0" *) 
  (* C_HAS_REGCEB = "0" *) 
  (* C_HAS_RSTA = "0" *) 
  (* C_HAS_RSTB = "0" *) 
  (* C_HAS_SOFTECC_INPUT_REGS_A = "0" *) 
  (* C_HAS_SOFTECC_OUTPUT_REGS_B = "0" *) 
  (* C_INITA_VAL = "0" *) 
  (* C_INITB_VAL = "0" *) 
  (* C_INIT_FILE = "awgn_inv_mapping_blk_mem_gen_i1.mem" *) 
  (* C_INIT_FILE_NAME = "awgn_inv_mapping_blk_mem_gen_i1.mif" *) 
  (* C_INTERFACE_TYPE = "0" *) 
  (* C_LOAD_INIT_FILE = "1" *) 
  (* C_MEM_TYPE = "3" *) 
  (* C_MUX_PIPELINE_STAGES = "0" *) 
  (* C_PRIM_TYPE = "1" *) 
  (* C_READ_DEPTH_A = "256" *) 
  (* C_READ_DEPTH_B = "256" *) 
  (* C_READ_LATENCY_A = "1" *) 
  (* C_READ_LATENCY_B = "1" *) 
  (* C_READ_WIDTH_A = "10" *) 
  (* C_READ_WIDTH_B = "10" *) 
  (* C_RSTRAM_A = "0" *) 
  (* C_RSTRAM_B = "0" *) 
  (* C_RST_PRIORITY_A = "CE" *) 
  (* C_RST_PRIORITY_B = "CE" *) 
  (* C_SIM_COLLISION_CHECK = "ALL" *) 
  (* C_USE_BRAM_BLOCK = "0" *) 
  (* C_USE_BYTE_WEA = "0" *) 
  (* C_USE_BYTE_WEB = "0" *) 
  (* C_USE_DEFAULT_DATA = "0" *) 
  (* C_USE_ECC = "0" *) 
  (* C_USE_SOFTECC = "0" *) 
  (* C_USE_URAM = "0" *) 
  (* C_WEA_WIDTH = "1" *) 
  (* C_WEB_WIDTH = "1" *) 
  (* C_WRITE_DEPTH_A = "256" *) 
  (* C_WRITE_DEPTH_B = "256" *) 
  (* C_WRITE_MODE_A = "WRITE_FIRST" *) 
  (* C_WRITE_MODE_B = "WRITE_FIRST" *) 
  (* C_WRITE_WIDTH_A = "10" *) 
  (* C_WRITE_WIDTH_B = "10" *) 
  (* c_default_data = "0" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  design_1_awgn_inv_mapping_0_0_blk_mem_gen_v8_4_2__parameterized1__6 U0
       (.addra(addra),
        .addrb({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .clka(clka),
        .clkb(1'b0),
        .dbiterr(NLW_U0_dbiterr_UNCONNECTED),
        .deepsleep(1'b0),
        .dina({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dinb({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .douta(douta),
        .doutb(NLW_U0_doutb_UNCONNECTED[9:0]),
        .eccpipece(1'b0),
        .ena(ena),
        .enb(1'b0),
        .injectdbiterr(1'b0),
        .injectsbiterr(1'b0),
        .rdaddrecc(NLW_U0_rdaddrecc_UNCONNECTED[7:0]),
        .regcea(1'b0),
        .regceb(1'b0),
        .rsta(1'b0),
        .rsta_busy(NLW_U0_rsta_busy_UNCONNECTED),
        .rstb(1'b0),
        .rstb_busy(NLW_U0_rstb_busy_UNCONNECTED),
        .s_aclk(1'b0),
        .s_aresetn(1'b0),
        .s_axi_araddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arburst({1'b0,1'b0}),
        .s_axi_arid({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arready(NLW_U0_s_axi_arready_UNCONNECTED),
        .s_axi_arsize({1'b0,1'b0,1'b0}),
        .s_axi_arvalid(1'b0),
        .s_axi_awaddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awburst({1'b0,1'b0}),
        .s_axi_awid({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awready(NLW_U0_s_axi_awready_UNCONNECTED),
        .s_axi_awsize({1'b0,1'b0,1'b0}),
        .s_axi_awvalid(1'b0),
        .s_axi_bid(NLW_U0_s_axi_bid_UNCONNECTED[3:0]),
        .s_axi_bready(1'b0),
        .s_axi_bresp(NLW_U0_s_axi_bresp_UNCONNECTED[1:0]),
        .s_axi_bvalid(NLW_U0_s_axi_bvalid_UNCONNECTED),
        .s_axi_dbiterr(NLW_U0_s_axi_dbiterr_UNCONNECTED),
        .s_axi_injectdbiterr(1'b0),
        .s_axi_injectsbiterr(1'b0),
        .s_axi_rdaddrecc(NLW_U0_s_axi_rdaddrecc_UNCONNECTED[7:0]),
        .s_axi_rdata(NLW_U0_s_axi_rdata_UNCONNECTED[9:0]),
        .s_axi_rid(NLW_U0_s_axi_rid_UNCONNECTED[3:0]),
        .s_axi_rlast(NLW_U0_s_axi_rlast_UNCONNECTED),
        .s_axi_rready(1'b0),
        .s_axi_rresp(NLW_U0_s_axi_rresp_UNCONNECTED[1:0]),
        .s_axi_rvalid(NLW_U0_s_axi_rvalid_UNCONNECTED),
        .s_axi_sbiterr(NLW_U0_s_axi_sbiterr_UNCONNECTED),
        .s_axi_wdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_wlast(1'b0),
        .s_axi_wready(NLW_U0_s_axi_wready_UNCONNECTED),
        .s_axi_wstrb(1'b0),
        .s_axi_wvalid(1'b0),
        .sbiterr(NLW_U0_sbiterr_UNCONNECTED),
        .shutdown(1'b0),
        .sleep(1'b0),
        .wea(1'b0),
        .web(1'b0));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_box_muller1" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_box_muller1
   (\reg_array[9].has_latency.u2 ,
    q,
    clk,
    \op_mem_91_20_reg[0][10] );
  output [0:0]\reg_array[9].has_latency.u2 ;
  output [9:0]q;
  input clk;
  input [0:0]\op_mem_91_20_reg[0][10] ;

  wire clk;
  wire [9:0]delay_q_net;
  wire [8:0]mux5_y_net;
  wire [0:0]\op_mem_91_20_reg[0][10] ;
  wire [9:0]q;
  wire [0:0]\reg_array[9].has_latency.u2 ;
  wire [9:0]result;

  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlconvert_658 convert
       (.clk(clk),
        .d(result),
        .\op_mem_91_20_reg[0][10] (\op_mem_91_20_reg[0][10] ),
        .q(q),
        .\reg_array[9].has_latency.u2 (\reg_array[9].has_latency.u2 ));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_f f
       (.A(mux5_y_net),
        .clk(clk));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_g g
       (.clk(clk),
        .q(delay_q_net));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlmult__xdcDup__1 mult
       (.A(mux5_y_net),
        .clk(clk),
        .d(result),
        .q(delay_q_net));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_box_muller2" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_box_muller2
   (q,
    clk);
  output [9:0]q;
  input clk;

  wire clk;
  wire [9:0]delay_q_net;
  wire [8:0]mux5_y_net;
  wire [9:0]q;
  wire [9:0]result;

  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlconvert_425 convert
       (.clk(clk),
        .d(result),
        .q(q));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_fr1 fr1
       (.A(mux5_y_net),
        .clk(clk));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_g2 g2
       (.clk(clk),
        .q(delay_q_net));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlmult__xdcDup__2 mult
       (.A(mux5_y_net),
        .clk(clk),
        .d(result),
        .q(delay_q_net));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_box_muller3" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_box_muller3
   (S,
    q,
    clk,
    \op_mem_91_20_reg[0][10] );
  output [0:0]S;
  output [9:0]q;
  input clk;
  input [0:0]\op_mem_91_20_reg[0][10] ;

  wire [0:0]S;
  wire clk;
  wire [9:0]delay_q_net;
  wire [8:0]mux5_y_net;
  wire [0:0]\op_mem_91_20_reg[0][10] ;
  wire [9:0]q;
  wire [9:0]result;

  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlconvert_191 convert
       (.S(S),
        .clk(clk),
        .d(result),
        .\op_mem_91_20_reg[0][10] (\op_mem_91_20_reg[0][10] ),
        .q(q));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_fr1_x0 fr1
       (.A(mux5_y_net),
        .clk(clk));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_g2_x0 g2
       (.clk(clk),
        .q(delay_q_net));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlmult__xdcDup__3 mult
       (.A(mux5_y_net),
        .clk(clk),
        .d(result),
        .q(delay_q_net));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_box_muller4" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_box_muller4
   (q,
    clk);
  output [9:0]q;
  input clk;

  wire clk;
  wire [9:0]delay_q_net;
  wire [8:0]mux5_y_net;
  wire [9:0]q;
  wire [9:0]result;

  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlconvert convert
       (.clk(clk),
        .d(result),
        .q(q));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_fr1_x1 fr1
       (.A(mux5_y_net),
        .clk(clk));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_g2_x1 g2
       (.clk(clk),
        .q(delay_q_net));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlmult mult
       (.A(mux5_y_net),
        .clk(clk),
        .d(result),
        .q(delay_q_net));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_addsub_v12_0_i0,c_addsub_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_c_addsub_v12_0_i0" *) 
(* X_CORE_INFO = "c_addsub_v12_0_12,Vivado 2018.3" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_c_addsub_v12_0_i0
   (A,
    B,
    CLK,
    CE,
    S);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [40:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 b_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME b_intf, LAYERED_METADATA undef" *) input [40:0]B;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF s_intf:c_out_intf:sinit_intf:sset_intf:bypass_intf:c_in_intf:add_intf:b_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 s_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME s_intf, LAYERED_METADATA undef" *) output [40:0]S;

  wire [40:0]A;
  wire [40:0]B;
  wire CE;
  wire CLK;
  wire [40:0]S;
  wire NLW_U0_C_OUT_UNCONNECTED;

  (* C_A_TYPE = "0" *) 
  (* C_A_WIDTH = "41" *) 
  (* C_BORROW_LOW = "1" *) 
  (* C_B_TYPE = "0" *) 
  (* C_B_VALUE = "00000000000000000000000000000000000000000" *) 
  (* C_B_WIDTH = "41" *) 
  (* C_CE_OVERRIDES_BYPASS = "1" *) 
  (* C_CE_OVERRIDES_SCLR = "0" *) 
  (* C_IMPLEMENTATION = "0" *) 
  (* C_LATENCY = "1" *) 
  (* C_SCLR_OVERRIDES_SSET = "1" *) 
  (* c_add_mode = "0" *) 
  (* c_ainit_val = "0" *) 
  (* c_b_constant = "0" *) 
  (* c_bypass_low = "0" *) 
  (* c_has_bypass = "0" *) 
  (* c_has_c_in = "0" *) 
  (* c_has_c_out = "0" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_out_width = "41" *) 
  (* c_sinit_val = "0" *) 
  (* c_verbosity = "0" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  design_1_awgn_inv_mapping_0_0_c_addsub_v12_0_12 U0
       (.A(A),
        .ADD(1'b1),
        .B(B),
        .BYPASS(1'b0),
        .CE(CE),
        .CLK(CLK),
        .C_IN(1'b0),
        .C_OUT(NLW_U0_C_OUT_UNCONNECTED),
        .S(S),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_addsub_v12_0_i1,c_addsub_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_c_addsub_v12_0_i1" *) 
(* X_CORE_INFO = "c_addsub_v12_0_12,Vivado 2018.3" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_c_addsub_v12_0_i1
   (A,
    B,
    CLK,
    CE,
    S);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [18:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 b_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME b_intf, LAYERED_METADATA undef" *) input [18:0]B;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF s_intf:c_out_intf:sinit_intf:sset_intf:bypass_intf:c_in_intf:add_intf:b_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 s_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME s_intf, LAYERED_METADATA undef" *) output [18:0]S;

  wire [18:0]A;
  wire [18:0]B;
  wire CE;
  wire CLK;
  wire [18:0]S;
  wire NLW_U0_C_OUT_UNCONNECTED;

  (* C_A_TYPE = "0" *) 
  (* C_A_WIDTH = "19" *) 
  (* C_BORROW_LOW = "1" *) 
  (* C_B_TYPE = "0" *) 
  (* C_B_VALUE = "0000000000000000000" *) 
  (* C_B_WIDTH = "19" *) 
  (* C_CE_OVERRIDES_BYPASS = "1" *) 
  (* C_CE_OVERRIDES_SCLR = "0" *) 
  (* C_IMPLEMENTATION = "0" *) 
  (* C_LATENCY = "1" *) 
  (* C_SCLR_OVERRIDES_SSET = "1" *) 
  (* c_add_mode = "1" *) 
  (* c_ainit_val = "0" *) 
  (* c_b_constant = "0" *) 
  (* c_bypass_low = "0" *) 
  (* c_has_bypass = "0" *) 
  (* c_has_c_in = "0" *) 
  (* c_has_c_out = "0" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_out_width = "19" *) 
  (* c_sinit_val = "0" *) 
  (* c_verbosity = "0" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  design_1_awgn_inv_mapping_0_0_c_addsub_v12_0_12__parameterized1 U0
       (.A(A),
        .ADD(1'b1),
        .B(B),
        .BYPASS(1'b0),
        .CE(CE),
        .CLK(CLK),
        .C_IN(1'b0),
        .C_OUT(NLW_U0_C_OUT_UNCONNECTED),
        .S(S),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i0,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_c_shift_ram_v12_0_i0" *) 
(* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_c_shift_ram_v12_0_i0
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [0:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [0:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "1" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "2" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i0.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  design_1_awgn_inv_mapping_0_0_c_shift_ram_v12_0_12 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i0,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_c_shift_ram_v12_0_i0" *) 
(* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_c_shift_ram_v12_0_i0__3
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [0:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [0:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "1" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "2" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i0.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  design_1_awgn_inv_mapping_0_0_c_shift_ram_v12_0_12__3 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i0,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_c_shift_ram_v12_0_i0" *) 
(* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_c_shift_ram_v12_0_i0__4
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [0:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [0:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "1" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "2" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i0.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  design_1_awgn_inv_mapping_0_0_c_shift_ram_v12_0_12__4 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i1,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_c_shift_ram_v12_0_i1" *) 
(* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_c_shift_ram_v12_0_i1
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [1:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "3" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i1.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  design_1_awgn_inv_mapping_0_0_c_shift_ram_v12_0_12__parameterized1 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i10,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_c_shift_ram_v12_0_i10" *) 
(* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_c_shift_ram_v12_0_i10
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [2:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "5" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i10.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  design_1_awgn_inv_mapping_0_0_c_shift_ram_v12_0_12__parameterized19 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i11,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_c_shift_ram_v12_0_i11" *) 
(* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_c_shift_ram_v12_0_i11
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [2:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "6" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i11.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  design_1_awgn_inv_mapping_0_0_c_shift_ram_v12_0_12__parameterized21 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i12,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_c_shift_ram_v12_0_i12" *) 
(* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_c_shift_ram_v12_0_i12
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [2:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "6" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i12.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  design_1_awgn_inv_mapping_0_0_c_shift_ram_v12_0_12__parameterized23 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i13,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_c_shift_ram_v12_0_i13" *) 
(* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_c_shift_ram_v12_0_i13
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [2:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "8" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i13.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  design_1_awgn_inv_mapping_0_0_c_shift_ram_v12_0_12__parameterized25 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i14,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_c_shift_ram_v12_0_i14" *) 
(* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_c_shift_ram_v12_0_i14
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [3:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [3:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "4" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "9" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i14.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  design_1_awgn_inv_mapping_0_0_c_shift_ram_v12_0_12__parameterized27 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i15,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_c_shift_ram_v12_0_i15" *) 
(* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_c_shift_ram_v12_0_i15
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [2:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "8" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i15.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  design_1_awgn_inv_mapping_0_0_c_shift_ram_v12_0_12__parameterized29 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i16,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_c_shift_ram_v12_0_i16" *) 
(* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_c_shift_ram_v12_0_i16
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [2:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "8" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i16.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  design_1_awgn_inv_mapping_0_0_c_shift_ram_v12_0_12__parameterized31 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i17,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_c_shift_ram_v12_0_i17" *) 
(* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_c_shift_ram_v12_0_i17
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [1:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "4" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i17.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  design_1_awgn_inv_mapping_0_0_c_shift_ram_v12_0_12__parameterized33 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i17,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_c_shift_ram_v12_0_i17" *) 
(* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_c_shift_ram_v12_0_i17__5
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [1:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "4" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i17.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  design_1_awgn_inv_mapping_0_0_c_shift_ram_v12_0_12__parameterized33__5 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i17,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_c_shift_ram_v12_0_i17" *) 
(* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_c_shift_ram_v12_0_i17__6
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [1:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "4" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i17.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  design_1_awgn_inv_mapping_0_0_c_shift_ram_v12_0_12__parameterized33__6 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i17,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_c_shift_ram_v12_0_i17" *) 
(* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_c_shift_ram_v12_0_i17__7
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [1:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "4" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i17.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  design_1_awgn_inv_mapping_0_0_c_shift_ram_v12_0_12__parameterized33__7 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i17,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_c_shift_ram_v12_0_i17" *) 
(* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_c_shift_ram_v12_0_i17__8
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [1:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "4" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i17.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  design_1_awgn_inv_mapping_0_0_c_shift_ram_v12_0_12__parameterized33__8 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i18,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_c_shift_ram_v12_0_i18" *) 
(* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_c_shift_ram_v12_0_i18
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [1:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "4" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i18.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  design_1_awgn_inv_mapping_0_0_c_shift_ram_v12_0_12__parameterized35 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i18,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_c_shift_ram_v12_0_i18" *) 
(* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_c_shift_ram_v12_0_i18__3
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [1:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "4" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i18.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  design_1_awgn_inv_mapping_0_0_c_shift_ram_v12_0_12__parameterized35__3 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i18,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_c_shift_ram_v12_0_i18" *) 
(* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_c_shift_ram_v12_0_i18__4
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [1:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "4" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i18.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  design_1_awgn_inv_mapping_0_0_c_shift_ram_v12_0_12__parameterized35__4 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i19,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_c_shift_ram_v12_0_i19" *) 
(* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_c_shift_ram_v12_0_i19
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [1:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "4" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i19.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  design_1_awgn_inv_mapping_0_0_c_shift_ram_v12_0_12__parameterized37 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i19,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_c_shift_ram_v12_0_i19" *) 
(* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_c_shift_ram_v12_0_i19__2
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [1:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "4" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i19.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  design_1_awgn_inv_mapping_0_0_c_shift_ram_v12_0_12__parameterized37__2 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i1,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_c_shift_ram_v12_0_i1" *) 
(* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_c_shift_ram_v12_0_i1__2
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [1:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "3" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i1.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  design_1_awgn_inv_mapping_0_0_c_shift_ram_v12_0_12__parameterized1__2 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i2,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_c_shift_ram_v12_0_i2" *) 
(* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_c_shift_ram_v12_0_i2
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [0:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [0:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "1" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "2" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i2.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  design_1_awgn_inv_mapping_0_0_c_shift_ram_v12_0_12__parameterized3 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i20,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_c_shift_ram_v12_0_i20" *) 
(* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_c_shift_ram_v12_0_i20
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [1:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "4" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i20.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  design_1_awgn_inv_mapping_0_0_c_shift_ram_v12_0_12__parameterized39 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i20,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_c_shift_ram_v12_0_i20" *) 
(* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_c_shift_ram_v12_0_i20__2
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [1:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "4" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i20.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  design_1_awgn_inv_mapping_0_0_c_shift_ram_v12_0_12__parameterized39__2 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i21,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_c_shift_ram_v12_0_i21" *) 
(* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_c_shift_ram_v12_0_i21
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [1:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "3" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i21.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  design_1_awgn_inv_mapping_0_0_c_shift_ram_v12_0_12__parameterized41 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i21,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_c_shift_ram_v12_0_i21" *) 
(* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_c_shift_ram_v12_0_i21__2
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [1:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "3" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i21.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  design_1_awgn_inv_mapping_0_0_c_shift_ram_v12_0_12__parameterized41__2 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i22,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_c_shift_ram_v12_0_i22" *) 
(* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_c_shift_ram_v12_0_i22
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [1:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "4" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i22.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  design_1_awgn_inv_mapping_0_0_c_shift_ram_v12_0_12__parameterized43 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i22,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_c_shift_ram_v12_0_i22" *) 
(* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_c_shift_ram_v12_0_i22__3
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [1:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "4" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i22.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  design_1_awgn_inv_mapping_0_0_c_shift_ram_v12_0_12__parameterized43__3 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i22,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_c_shift_ram_v12_0_i22" *) 
(* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_c_shift_ram_v12_0_i22__4
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [1:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "4" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i22.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  design_1_awgn_inv_mapping_0_0_c_shift_ram_v12_0_12__parameterized43__4 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i23,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_c_shift_ram_v12_0_i23" *) 
(* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_c_shift_ram_v12_0_i23
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [0:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [0:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "1" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "2" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i23.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  design_1_awgn_inv_mapping_0_0_c_shift_ram_v12_0_12__parameterized45 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i24,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_c_shift_ram_v12_0_i24" *) 
(* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_c_shift_ram_v12_0_i24
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [1:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "3" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i24.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  design_1_awgn_inv_mapping_0_0_c_shift_ram_v12_0_12__parameterized47 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i24,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_c_shift_ram_v12_0_i24" *) 
(* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_c_shift_ram_v12_0_i24__2
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [1:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "3" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i24.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  design_1_awgn_inv_mapping_0_0_c_shift_ram_v12_0_12__parameterized47__2 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i25,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_c_shift_ram_v12_0_i25" *) 
(* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_c_shift_ram_v12_0_i25
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [0:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [0:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "1" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "2" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i25.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  design_1_awgn_inv_mapping_0_0_c_shift_ram_v12_0_12__parameterized49 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i25,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_c_shift_ram_v12_0_i25" *) 
(* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_c_shift_ram_v12_0_i25__3
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [0:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [0:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "1" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "2" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i25.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  design_1_awgn_inv_mapping_0_0_c_shift_ram_v12_0_12__parameterized49__3 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i25,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_c_shift_ram_v12_0_i25" *) 
(* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_c_shift_ram_v12_0_i25__4
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [0:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [0:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "1" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "2" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i25.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  design_1_awgn_inv_mapping_0_0_c_shift_ram_v12_0_12__parameterized49__4 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i26,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_c_shift_ram_v12_0_i26" *) 
(* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_c_shift_ram_v12_0_i26
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [2:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "5" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i26.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  design_1_awgn_inv_mapping_0_0_c_shift_ram_v12_0_12__parameterized51 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i27,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_c_shift_ram_v12_0_i27" *) 
(* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_c_shift_ram_v12_0_i27
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [1:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "4" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i27.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  design_1_awgn_inv_mapping_0_0_c_shift_ram_v12_0_12__parameterized53 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i27,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_c_shift_ram_v12_0_i27" *) 
(* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_c_shift_ram_v12_0_i27__5
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [1:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "4" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i27.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  design_1_awgn_inv_mapping_0_0_c_shift_ram_v12_0_12__parameterized53__5 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i27,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_c_shift_ram_v12_0_i27" *) 
(* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_c_shift_ram_v12_0_i27__6
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [1:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "4" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i27.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  design_1_awgn_inv_mapping_0_0_c_shift_ram_v12_0_12__parameterized53__6 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i27,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_c_shift_ram_v12_0_i27" *) 
(* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_c_shift_ram_v12_0_i27__7
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [1:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "4" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i27.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  design_1_awgn_inv_mapping_0_0_c_shift_ram_v12_0_12__parameterized53__7 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i27,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_c_shift_ram_v12_0_i27" *) 
(* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_c_shift_ram_v12_0_i27__8
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [1:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "4" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i27.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  design_1_awgn_inv_mapping_0_0_c_shift_ram_v12_0_12__parameterized53__8 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i28,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_c_shift_ram_v12_0_i28" *) 
(* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_c_shift_ram_v12_0_i28
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [2:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "6" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i28.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  design_1_awgn_inv_mapping_0_0_c_shift_ram_v12_0_12__parameterized55 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i28,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_c_shift_ram_v12_0_i28" *) 
(* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_c_shift_ram_v12_0_i28__2
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [2:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "6" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i28.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  design_1_awgn_inv_mapping_0_0_c_shift_ram_v12_0_12__parameterized55__2 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i29,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_c_shift_ram_v12_0_i29" *) 
(* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_c_shift_ram_v12_0_i29
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [2:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "5" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i29.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  design_1_awgn_inv_mapping_0_0_c_shift_ram_v12_0_12__parameterized57 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i29,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_c_shift_ram_v12_0_i29" *) 
(* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_c_shift_ram_v12_0_i29__3
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [2:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "5" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i29.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  design_1_awgn_inv_mapping_0_0_c_shift_ram_v12_0_12__parameterized57__3 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i29,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_c_shift_ram_v12_0_i29" *) 
(* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_c_shift_ram_v12_0_i29__4
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [2:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "5" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i29.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  design_1_awgn_inv_mapping_0_0_c_shift_ram_v12_0_12__parameterized57__4 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i2,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_c_shift_ram_v12_0_i2" *) 
(* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_c_shift_ram_v12_0_i2__5
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [0:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [0:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "1" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "2" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i2.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  design_1_awgn_inv_mapping_0_0_c_shift_ram_v12_0_12__parameterized3__5 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i2,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_c_shift_ram_v12_0_i2" *) 
(* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_c_shift_ram_v12_0_i2__6
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [0:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [0:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "1" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "2" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i2.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  design_1_awgn_inv_mapping_0_0_c_shift_ram_v12_0_12__parameterized3__6 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i2,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_c_shift_ram_v12_0_i2" *) 
(* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_c_shift_ram_v12_0_i2__7
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [0:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [0:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "1" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "2" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i2.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  design_1_awgn_inv_mapping_0_0_c_shift_ram_v12_0_12__parameterized3__7 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i2,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_c_shift_ram_v12_0_i2" *) 
(* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_c_shift_ram_v12_0_i2__8
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [0:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [0:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "1" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "2" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i2.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  design_1_awgn_inv_mapping_0_0_c_shift_ram_v12_0_12__parameterized3__8 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i3,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_c_shift_ram_v12_0_i3" *) 
(* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_c_shift_ram_v12_0_i3
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [1:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "4" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i3.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  design_1_awgn_inv_mapping_0_0_c_shift_ram_v12_0_12__parameterized5 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i30,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_c_shift_ram_v12_0_i30" *) 
(* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_c_shift_ram_v12_0_i30
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [2:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "5" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i30.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  design_1_awgn_inv_mapping_0_0_c_shift_ram_v12_0_12__parameterized59 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i31,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_c_shift_ram_v12_0_i31" *) 
(* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_c_shift_ram_v12_0_i31
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [2:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "5" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i31.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  design_1_awgn_inv_mapping_0_0_c_shift_ram_v12_0_12__parameterized61 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i32,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_c_shift_ram_v12_0_i32" *) 
(* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_c_shift_ram_v12_0_i32
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [2:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "6" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i32.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  design_1_awgn_inv_mapping_0_0_c_shift_ram_v12_0_12__parameterized63 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i33,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_c_shift_ram_v12_0_i33" *) 
(* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_c_shift_ram_v12_0_i33
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [2:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "6" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i33.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  design_1_awgn_inv_mapping_0_0_c_shift_ram_v12_0_12__parameterized65 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i34,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_c_shift_ram_v12_0_i34" *) 
(* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_c_shift_ram_v12_0_i34
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [2:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "8" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i34.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  design_1_awgn_inv_mapping_0_0_c_shift_ram_v12_0_12__parameterized67 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i35,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_c_shift_ram_v12_0_i35" *) 
(* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_c_shift_ram_v12_0_i35
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [3:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [3:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "4" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "9" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i35.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  design_1_awgn_inv_mapping_0_0_c_shift_ram_v12_0_12__parameterized69 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i36,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_c_shift_ram_v12_0_i36" *) 
(* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_c_shift_ram_v12_0_i36
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [2:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "8" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i36.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  design_1_awgn_inv_mapping_0_0_c_shift_ram_v12_0_12__parameterized71 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i37,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_c_shift_ram_v12_0_i37" *) 
(* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_c_shift_ram_v12_0_i37
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [2:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "8" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i37.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  design_1_awgn_inv_mapping_0_0_c_shift_ram_v12_0_12__parameterized73 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i38,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_c_shift_ram_v12_0_i38" *) 
(* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_c_shift_ram_v12_0_i38
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [1:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "4" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i38.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  design_1_awgn_inv_mapping_0_0_c_shift_ram_v12_0_12__parameterized75 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i38,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_c_shift_ram_v12_0_i38" *) 
(* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_c_shift_ram_v12_0_i38__2
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [1:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "4" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i38.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  design_1_awgn_inv_mapping_0_0_c_shift_ram_v12_0_12__parameterized75__2 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i39,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_c_shift_ram_v12_0_i39" *) 
(* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_c_shift_ram_v12_0_i39
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [1:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "4" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i39.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  design_1_awgn_inv_mapping_0_0_c_shift_ram_v12_0_12__parameterized77 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i3,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_c_shift_ram_v12_0_i3" *) 
(* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_c_shift_ram_v12_0_i3__2
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [1:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "4" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i3.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  design_1_awgn_inv_mapping_0_0_c_shift_ram_v12_0_12__parameterized5__2 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i4,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_c_shift_ram_v12_0_i4" *) 
(* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_c_shift_ram_v12_0_i4
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [2:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "5" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i4.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  design_1_awgn_inv_mapping_0_0_c_shift_ram_v12_0_12__parameterized7 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i40,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_c_shift_ram_v12_0_i40" *) 
(* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_c_shift_ram_v12_0_i40
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [1:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "4" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i40.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  design_1_awgn_inv_mapping_0_0_c_shift_ram_v12_0_12__parameterized79 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i40,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_c_shift_ram_v12_0_i40" *) 
(* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_c_shift_ram_v12_0_i40__2
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [1:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "4" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i40.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  design_1_awgn_inv_mapping_0_0_c_shift_ram_v12_0_12__parameterized79__2 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i41,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_c_shift_ram_v12_0_i41" *) 
(* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_c_shift_ram_v12_0_i41
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [1:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "3" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i41.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  design_1_awgn_inv_mapping_0_0_c_shift_ram_v12_0_12__parameterized81 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i41,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_c_shift_ram_v12_0_i41" *) 
(* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_c_shift_ram_v12_0_i41__2
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [1:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "3" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i41.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  design_1_awgn_inv_mapping_0_0_c_shift_ram_v12_0_12__parameterized81__2 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i42,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_c_shift_ram_v12_0_i42" *) 
(* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_c_shift_ram_v12_0_i42
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [1:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "4" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i42.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  design_1_awgn_inv_mapping_0_0_c_shift_ram_v12_0_12__parameterized83 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i42,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_c_shift_ram_v12_0_i42" *) 
(* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_c_shift_ram_v12_0_i42__2
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [1:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "4" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i42.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  design_1_awgn_inv_mapping_0_0_c_shift_ram_v12_0_12__parameterized83__2 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i43,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_c_shift_ram_v12_0_i43" *) 
(* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_c_shift_ram_v12_0_i43
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [2:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "5" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i43.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  design_1_awgn_inv_mapping_0_0_c_shift_ram_v12_0_12__parameterized85 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i43,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_c_shift_ram_v12_0_i43" *) 
(* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_c_shift_ram_v12_0_i43__2
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [2:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "5" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i43.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  design_1_awgn_inv_mapping_0_0_c_shift_ram_v12_0_12__parameterized85__2 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i44,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_c_shift_ram_v12_0_i44" *) 
(* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_c_shift_ram_v12_0_i44
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [1:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "4" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i44.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  design_1_awgn_inv_mapping_0_0_c_shift_ram_v12_0_12__parameterized87 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i44,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_c_shift_ram_v12_0_i44" *) 
(* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_c_shift_ram_v12_0_i44__3
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [1:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "4" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i44.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  design_1_awgn_inv_mapping_0_0_c_shift_ram_v12_0_12__parameterized87__3 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i44,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_c_shift_ram_v12_0_i44" *) 
(* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_c_shift_ram_v12_0_i44__4
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [1:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "4" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i44.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  design_1_awgn_inv_mapping_0_0_c_shift_ram_v12_0_12__parameterized87__4 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i45,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_c_shift_ram_v12_0_i45" *) 
(* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_c_shift_ram_v12_0_i45
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [2:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "6" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i45.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  design_1_awgn_inv_mapping_0_0_c_shift_ram_v12_0_12__parameterized89 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i45,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_c_shift_ram_v12_0_i45" *) 
(* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_c_shift_ram_v12_0_i45__3
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [2:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "6" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i45.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  design_1_awgn_inv_mapping_0_0_c_shift_ram_v12_0_12__parameterized89__3 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i45,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_c_shift_ram_v12_0_i45" *) 
(* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_c_shift_ram_v12_0_i45__4
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [2:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "6" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i45.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  design_1_awgn_inv_mapping_0_0_c_shift_ram_v12_0_12__parameterized89__4 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i46,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_c_shift_ram_v12_0_i46" *) 
(* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_c_shift_ram_v12_0_i46
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [2:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "5" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i46.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  design_1_awgn_inv_mapping_0_0_c_shift_ram_v12_0_12__parameterized91 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i46,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_c_shift_ram_v12_0_i46" *) 
(* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_c_shift_ram_v12_0_i46__2
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [2:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "5" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i46.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  design_1_awgn_inv_mapping_0_0_c_shift_ram_v12_0_12__parameterized91__2 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i47,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_c_shift_ram_v12_0_i47" *) 
(* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_c_shift_ram_v12_0_i47
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [2:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "5" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i47.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  design_1_awgn_inv_mapping_0_0_c_shift_ram_v12_0_12__parameterized93 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i47,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_c_shift_ram_v12_0_i47" *) 
(* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_c_shift_ram_v12_0_i47__2
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [2:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "5" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i47.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  design_1_awgn_inv_mapping_0_0_c_shift_ram_v12_0_12__parameterized93__2 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i48,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_c_shift_ram_v12_0_i48" *) 
(* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_c_shift_ram_v12_0_i48
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [2:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "6" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i48.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  design_1_awgn_inv_mapping_0_0_c_shift_ram_v12_0_12__parameterized95 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i49,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_c_shift_ram_v12_0_i49" *) 
(* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_c_shift_ram_v12_0_i49
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [2:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "6" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i49.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  design_1_awgn_inv_mapping_0_0_c_shift_ram_v12_0_12__parameterized97 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i49,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_c_shift_ram_v12_0_i49" *) 
(* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_c_shift_ram_v12_0_i49__2
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [2:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "6" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i49.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  design_1_awgn_inv_mapping_0_0_c_shift_ram_v12_0_12__parameterized97__2 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i5,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_c_shift_ram_v12_0_i5" *) 
(* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_c_shift_ram_v12_0_i5
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [1:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "4" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i5.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  design_1_awgn_inv_mapping_0_0_c_shift_ram_v12_0_12__parameterized9 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i50,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_c_shift_ram_v12_0_i50" *) 
(* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_c_shift_ram_v12_0_i50
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [2:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "8" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i50.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  design_1_awgn_inv_mapping_0_0_c_shift_ram_v12_0_12__parameterized99 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i51,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_c_shift_ram_v12_0_i51" *) 
(* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_c_shift_ram_v12_0_i51
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [3:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [3:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "4" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "9" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i51.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  design_1_awgn_inv_mapping_0_0_c_shift_ram_v12_0_12__parameterized101 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i52,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_c_shift_ram_v12_0_i52" *) 
(* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_c_shift_ram_v12_0_i52
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [2:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "8" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i52.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  design_1_awgn_inv_mapping_0_0_c_shift_ram_v12_0_12__parameterized103 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i53,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_c_shift_ram_v12_0_i53" *) 
(* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_c_shift_ram_v12_0_i53
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [2:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "8" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i53.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  design_1_awgn_inv_mapping_0_0_c_shift_ram_v12_0_12__parameterized105 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i54,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_c_shift_ram_v12_0_i54" *) 
(* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_c_shift_ram_v12_0_i54
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [2:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "5" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i54.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  design_1_awgn_inv_mapping_0_0_c_shift_ram_v12_0_12__parameterized107 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i55,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_c_shift_ram_v12_0_i55" *) 
(* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_c_shift_ram_v12_0_i55
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [2:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "6" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i55.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  design_1_awgn_inv_mapping_0_0_c_shift_ram_v12_0_12__parameterized109 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i55,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_c_shift_ram_v12_0_i55" *) 
(* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_c_shift_ram_v12_0_i55__2
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [2:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "6" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i55.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  design_1_awgn_inv_mapping_0_0_c_shift_ram_v12_0_12__parameterized109__2 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i56,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_c_shift_ram_v12_0_i56" *) 
(* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_c_shift_ram_v12_0_i56
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [2:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "5" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i56.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  design_1_awgn_inv_mapping_0_0_c_shift_ram_v12_0_12__parameterized111 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i56,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_c_shift_ram_v12_0_i56" *) 
(* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_c_shift_ram_v12_0_i56__2
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [2:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "5" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i56.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  design_1_awgn_inv_mapping_0_0_c_shift_ram_v12_0_12__parameterized111__2 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i57,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_c_shift_ram_v12_0_i57" *) 
(* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_c_shift_ram_v12_0_i57
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [2:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "8" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i57.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  design_1_awgn_inv_mapping_0_0_c_shift_ram_v12_0_12__parameterized113 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i58,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_c_shift_ram_v12_0_i58" *) 
(* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_c_shift_ram_v12_0_i58
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [3:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [3:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "4" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "9" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i58.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  design_1_awgn_inv_mapping_0_0_c_shift_ram_v12_0_12__parameterized115 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i59,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_c_shift_ram_v12_0_i59" *) 
(* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_c_shift_ram_v12_0_i59
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [2:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "8" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i59.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  design_1_awgn_inv_mapping_0_0_c_shift_ram_v12_0_12__parameterized117 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i5,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_c_shift_ram_v12_0_i5" *) 
(* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_c_shift_ram_v12_0_i5__10
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [1:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "4" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i5.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  design_1_awgn_inv_mapping_0_0_c_shift_ram_v12_0_12__parameterized9__10 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i5,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_c_shift_ram_v12_0_i5" *) 
(* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_c_shift_ram_v12_0_i5__6
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [1:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "4" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i5.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  design_1_awgn_inv_mapping_0_0_c_shift_ram_v12_0_12__parameterized9__6 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i5,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_c_shift_ram_v12_0_i5" *) 
(* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_c_shift_ram_v12_0_i5__7
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [1:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "4" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i5.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  design_1_awgn_inv_mapping_0_0_c_shift_ram_v12_0_12__parameterized9__7 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i5,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_c_shift_ram_v12_0_i5" *) 
(* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_c_shift_ram_v12_0_i5__8
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [1:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "4" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i5.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  design_1_awgn_inv_mapping_0_0_c_shift_ram_v12_0_12__parameterized9__8 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i5,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_c_shift_ram_v12_0_i5" *) 
(* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_c_shift_ram_v12_0_i5__9
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [1:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "4" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i5.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  design_1_awgn_inv_mapping_0_0_c_shift_ram_v12_0_12__parameterized9__9 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i6,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_c_shift_ram_v12_0_i6" *) 
(* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_c_shift_ram_v12_0_i6
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [1:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "4" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i6.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  design_1_awgn_inv_mapping_0_0_c_shift_ram_v12_0_12__parameterized11 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i60,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_c_shift_ram_v12_0_i60" *) 
(* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_c_shift_ram_v12_0_i60
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [2:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "8" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i60.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  design_1_awgn_inv_mapping_0_0_c_shift_ram_v12_0_12__parameterized119 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i61,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_c_shift_ram_v12_0_i61" *) 
(* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_c_shift_ram_v12_0_i61
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [1:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "4" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i61.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  design_1_awgn_inv_mapping_0_0_c_shift_ram_v12_0_12__parameterized121 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i7,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_c_shift_ram_v12_0_i7" *) 
(* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_c_shift_ram_v12_0_i7
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [2:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "6" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i7.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  design_1_awgn_inv_mapping_0_0_c_shift_ram_v12_0_12__parameterized13 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i7,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_c_shift_ram_v12_0_i7" *) 
(* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_c_shift_ram_v12_0_i7__2
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [2:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "6" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i7.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  design_1_awgn_inv_mapping_0_0_c_shift_ram_v12_0_12__parameterized13__2 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i8,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_c_shift_ram_v12_0_i8" *) 
(* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_c_shift_ram_v12_0_i8
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [2:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "5" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i8.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  design_1_awgn_inv_mapping_0_0_c_shift_ram_v12_0_12__parameterized15 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i8,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_c_shift_ram_v12_0_i8" *) 
(* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_c_shift_ram_v12_0_i8__2
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [2:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "5" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i8.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  design_1_awgn_inv_mapping_0_0_c_shift_ram_v12_0_12__parameterized15__2 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i9,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_c_shift_ram_v12_0_i9" *) 
(* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_c_shift_ram_v12_0_i9
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [2:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "5" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i9.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  design_1_awgn_inv_mapping_0_0_c_shift_ram_v12_0_12__parameterized17 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_dist_mem_gen_i0,dist_mem_gen_v8_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_dist_mem_gen_i0" *) 
(* X_CORE_INFO = "dist_mem_gen_v8_0_12,Vivado 2018.3" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_dist_mem_gen_i0
   (a,
    clk,
    qspo_ce,
    qspo);
  input [3:0]a;
  input clk;
  input qspo_ce;
  output [8:0]qspo;

  wire \<const0> ;
  wire [3:0]a;
  wire clk;
  wire [7:0]\^qspo ;
  wire qspo_ce;
  wire [8:0]NLW_U0_dpo_UNCONNECTED;
  wire [8:0]NLW_U0_qdpo_UNCONNECTED;
  wire [8:8]NLW_U0_qspo_UNCONNECTED;
  wire [8:0]NLW_U0_spo_UNCONNECTED;

  assign qspo[8] = \<const0> ;
  assign qspo[7:0] = \^qspo [7:0];
  GND GND
       (.G(\<const0> ));
  (* C_FAMILY = "zynq" *) 
  (* C_HAS_D = "0" *) 
  (* C_HAS_DPO = "0" *) 
  (* C_HAS_DPRA = "0" *) 
  (* C_HAS_I_CE = "0" *) 
  (* C_HAS_QDPO = "0" *) 
  (* C_HAS_QDPO_CE = "0" *) 
  (* C_HAS_QDPO_CLK = "0" *) 
  (* C_HAS_QDPO_RST = "0" *) 
  (* C_HAS_QDPO_SRST = "0" *) 
  (* C_HAS_WE = "0" *) 
  (* C_MEM_TYPE = "0" *) 
  (* C_PIPELINE_STAGES = "0" *) 
  (* C_QCE_JOINED = "0" *) 
  (* C_QUALIFY_WE = "0" *) 
  (* C_REG_DPRA_INPUT = "0" *) 
  (* c_addr_width = "4" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "16" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_clk = "1" *) 
  (* c_has_qspo = "1" *) 
  (* c_has_qspo_ce = "1" *) 
  (* c_has_qspo_rst = "0" *) 
  (* c_has_qspo_srst = "0" *) 
  (* c_has_spo = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_dist_mem_gen_i0.mif" *) 
  (* c_parser_type = "1" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_a_d_inputs = "0" *) 
  (* c_sync_enable = "1" *) 
  (* c_width = "9" *) 
  design_1_awgn_inv_mapping_0_0_dist_mem_gen_v8_0_12 U0
       (.a(a),
        .clk(clk),
        .d({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dpo(NLW_U0_dpo_UNCONNECTED[8:0]),
        .dpra({1'b0,1'b0,1'b0,1'b0}),
        .i_ce(1'b1),
        .qdpo(NLW_U0_qdpo_UNCONNECTED[8:0]),
        .qdpo_ce(1'b1),
        .qdpo_clk(1'b0),
        .qdpo_rst(1'b0),
        .qdpo_srst(1'b0),
        .qspo({NLW_U0_qspo_UNCONNECTED[8],\^qspo }),
        .qspo_ce(qspo_ce),
        .qspo_rst(1'b0),
        .qspo_srst(1'b0),
        .spo(NLW_U0_spo_UNCONNECTED[8:0]),
        .we(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_dist_mem_gen_i0,dist_mem_gen_v8_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_dist_mem_gen_i0" *) 
(* X_CORE_INFO = "dist_mem_gen_v8_0_12,Vivado 2018.3" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_dist_mem_gen_i0__4
   (a,
    clk,
    qspo_ce,
    qspo);
  input [3:0]a;
  input clk;
  input qspo_ce;
  output [8:0]qspo;

  wire \<const0> ;
  wire [3:0]a;
  wire clk;
  wire [7:0]\^qspo ;
  wire qspo_ce;
  wire [8:0]NLW_U0_dpo_UNCONNECTED;
  wire [8:0]NLW_U0_qdpo_UNCONNECTED;
  wire [8:8]NLW_U0_qspo_UNCONNECTED;
  wire [8:0]NLW_U0_spo_UNCONNECTED;

  assign qspo[8] = \<const0> ;
  assign qspo[7:0] = \^qspo [7:0];
  GND GND
       (.G(\<const0> ));
  (* C_FAMILY = "zynq" *) 
  (* C_HAS_D = "0" *) 
  (* C_HAS_DPO = "0" *) 
  (* C_HAS_DPRA = "0" *) 
  (* C_HAS_I_CE = "0" *) 
  (* C_HAS_QDPO = "0" *) 
  (* C_HAS_QDPO_CE = "0" *) 
  (* C_HAS_QDPO_CLK = "0" *) 
  (* C_HAS_QDPO_RST = "0" *) 
  (* C_HAS_QDPO_SRST = "0" *) 
  (* C_HAS_WE = "0" *) 
  (* C_MEM_TYPE = "0" *) 
  (* C_PIPELINE_STAGES = "0" *) 
  (* C_QCE_JOINED = "0" *) 
  (* C_QUALIFY_WE = "0" *) 
  (* C_REG_DPRA_INPUT = "0" *) 
  (* c_addr_width = "4" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "16" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_clk = "1" *) 
  (* c_has_qspo = "1" *) 
  (* c_has_qspo_ce = "1" *) 
  (* c_has_qspo_rst = "0" *) 
  (* c_has_qspo_srst = "0" *) 
  (* c_has_spo = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_dist_mem_gen_i0.mif" *) 
  (* c_parser_type = "1" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_a_d_inputs = "0" *) 
  (* c_sync_enable = "1" *) 
  (* c_width = "9" *) 
  design_1_awgn_inv_mapping_0_0_dist_mem_gen_v8_0_12__4 U0
       (.a(a),
        .clk(clk),
        .d({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dpo(NLW_U0_dpo_UNCONNECTED[8:0]),
        .dpra({1'b0,1'b0,1'b0,1'b0}),
        .i_ce(1'b1),
        .qdpo(NLW_U0_qdpo_UNCONNECTED[8:0]),
        .qdpo_ce(1'b1),
        .qdpo_clk(1'b0),
        .qdpo_rst(1'b0),
        .qdpo_srst(1'b0),
        .qspo({NLW_U0_qspo_UNCONNECTED[8],\^qspo }),
        .qspo_ce(qspo_ce),
        .qspo_rst(1'b0),
        .qspo_srst(1'b0),
        .spo(NLW_U0_spo_UNCONNECTED[8:0]),
        .we(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_dist_mem_gen_i0,dist_mem_gen_v8_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_dist_mem_gen_i0" *) 
(* X_CORE_INFO = "dist_mem_gen_v8_0_12,Vivado 2018.3" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_dist_mem_gen_i0__5
   (a,
    clk,
    qspo_ce,
    qspo);
  input [3:0]a;
  input clk;
  input qspo_ce;
  output [8:0]qspo;

  wire \<const0> ;
  wire [3:0]a;
  wire clk;
  wire [7:0]\^qspo ;
  wire qspo_ce;
  wire [8:0]NLW_U0_dpo_UNCONNECTED;
  wire [8:0]NLW_U0_qdpo_UNCONNECTED;
  wire [8:8]NLW_U0_qspo_UNCONNECTED;
  wire [8:0]NLW_U0_spo_UNCONNECTED;

  assign qspo[8] = \<const0> ;
  assign qspo[7:0] = \^qspo [7:0];
  GND GND
       (.G(\<const0> ));
  (* C_FAMILY = "zynq" *) 
  (* C_HAS_D = "0" *) 
  (* C_HAS_DPO = "0" *) 
  (* C_HAS_DPRA = "0" *) 
  (* C_HAS_I_CE = "0" *) 
  (* C_HAS_QDPO = "0" *) 
  (* C_HAS_QDPO_CE = "0" *) 
  (* C_HAS_QDPO_CLK = "0" *) 
  (* C_HAS_QDPO_RST = "0" *) 
  (* C_HAS_QDPO_SRST = "0" *) 
  (* C_HAS_WE = "0" *) 
  (* C_MEM_TYPE = "0" *) 
  (* C_PIPELINE_STAGES = "0" *) 
  (* C_QCE_JOINED = "0" *) 
  (* C_QUALIFY_WE = "0" *) 
  (* C_REG_DPRA_INPUT = "0" *) 
  (* c_addr_width = "4" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "16" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_clk = "1" *) 
  (* c_has_qspo = "1" *) 
  (* c_has_qspo_ce = "1" *) 
  (* c_has_qspo_rst = "0" *) 
  (* c_has_qspo_srst = "0" *) 
  (* c_has_spo = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_dist_mem_gen_i0.mif" *) 
  (* c_parser_type = "1" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_a_d_inputs = "0" *) 
  (* c_sync_enable = "1" *) 
  (* c_width = "9" *) 
  design_1_awgn_inv_mapping_0_0_dist_mem_gen_v8_0_12__5 U0
       (.a(a),
        .clk(clk),
        .d({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dpo(NLW_U0_dpo_UNCONNECTED[8:0]),
        .dpra({1'b0,1'b0,1'b0,1'b0}),
        .i_ce(1'b1),
        .qdpo(NLW_U0_qdpo_UNCONNECTED[8:0]),
        .qdpo_ce(1'b1),
        .qdpo_clk(1'b0),
        .qdpo_rst(1'b0),
        .qdpo_srst(1'b0),
        .qspo({NLW_U0_qspo_UNCONNECTED[8],\^qspo }),
        .qspo_ce(qspo_ce),
        .qspo_rst(1'b0),
        .qspo_srst(1'b0),
        .spo(NLW_U0_spo_UNCONNECTED[8:0]),
        .we(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_dist_mem_gen_i0,dist_mem_gen_v8_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_dist_mem_gen_i0" *) 
(* X_CORE_INFO = "dist_mem_gen_v8_0_12,Vivado 2018.3" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_dist_mem_gen_i0__6
   (a,
    clk,
    qspo_ce,
    qspo);
  input [3:0]a;
  input clk;
  input qspo_ce;
  output [8:0]qspo;

  wire \<const0> ;
  wire [3:0]a;
  wire clk;
  wire [7:0]\^qspo ;
  wire qspo_ce;
  wire [8:0]NLW_U0_dpo_UNCONNECTED;
  wire [8:0]NLW_U0_qdpo_UNCONNECTED;
  wire [8:8]NLW_U0_qspo_UNCONNECTED;
  wire [8:0]NLW_U0_spo_UNCONNECTED;

  assign qspo[8] = \<const0> ;
  assign qspo[7:0] = \^qspo [7:0];
  GND GND
       (.G(\<const0> ));
  (* C_FAMILY = "zynq" *) 
  (* C_HAS_D = "0" *) 
  (* C_HAS_DPO = "0" *) 
  (* C_HAS_DPRA = "0" *) 
  (* C_HAS_I_CE = "0" *) 
  (* C_HAS_QDPO = "0" *) 
  (* C_HAS_QDPO_CE = "0" *) 
  (* C_HAS_QDPO_CLK = "0" *) 
  (* C_HAS_QDPO_RST = "0" *) 
  (* C_HAS_QDPO_SRST = "0" *) 
  (* C_HAS_WE = "0" *) 
  (* C_MEM_TYPE = "0" *) 
  (* C_PIPELINE_STAGES = "0" *) 
  (* C_QCE_JOINED = "0" *) 
  (* C_QUALIFY_WE = "0" *) 
  (* C_REG_DPRA_INPUT = "0" *) 
  (* c_addr_width = "4" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "16" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_clk = "1" *) 
  (* c_has_qspo = "1" *) 
  (* c_has_qspo_ce = "1" *) 
  (* c_has_qspo_rst = "0" *) 
  (* c_has_qspo_srst = "0" *) 
  (* c_has_spo = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_dist_mem_gen_i0.mif" *) 
  (* c_parser_type = "1" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_a_d_inputs = "0" *) 
  (* c_sync_enable = "1" *) 
  (* c_width = "9" *) 
  design_1_awgn_inv_mapping_0_0_dist_mem_gen_v8_0_12__6 U0
       (.a(a),
        .clk(clk),
        .d({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dpo(NLW_U0_dpo_UNCONNECTED[8:0]),
        .dpra({1'b0,1'b0,1'b0,1'b0}),
        .i_ce(1'b1),
        .qdpo(NLW_U0_qdpo_UNCONNECTED[8:0]),
        .qdpo_ce(1'b1),
        .qdpo_clk(1'b0),
        .qdpo_rst(1'b0),
        .qdpo_srst(1'b0),
        .qspo({NLW_U0_qspo_UNCONNECTED[8],\^qspo }),
        .qspo_ce(qspo_ce),
        .qspo_rst(1'b0),
        .qspo_srst(1'b0),
        .spo(NLW_U0_spo_UNCONNECTED[8:0]),
        .we(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_dist_mem_gen_i1,dist_mem_gen_v8_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_dist_mem_gen_i1" *) 
(* X_CORE_INFO = "dist_mem_gen_v8_0_12,Vivado 2018.3" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_dist_mem_gen_i1
   (a,
    clk,
    qspo_ce,
    qspo);
  input [3:0]a;
  input clk;
  input qspo_ce;
  output [8:0]qspo;

  wire [3:0]a;
  wire clk;
  wire [8:0]\^qspo ;
  wire qspo_ce;
  wire [8:0]NLW_U0_dpo_UNCONNECTED;
  wire [8:0]NLW_U0_qdpo_UNCONNECTED;
  wire [6:6]NLW_U0_qspo_UNCONNECTED;
  wire [8:0]NLW_U0_spo_UNCONNECTED;

  assign qspo[8] = \^qspo [8];
  assign qspo[7] = \^qspo [6];
  assign qspo[6:0] = \^qspo [6:0];
  (* C_FAMILY = "zynq" *) 
  (* C_HAS_D = "0" *) 
  (* C_HAS_DPO = "0" *) 
  (* C_HAS_DPRA = "0" *) 
  (* C_HAS_I_CE = "0" *) 
  (* C_HAS_QDPO = "0" *) 
  (* C_HAS_QDPO_CE = "0" *) 
  (* C_HAS_QDPO_CLK = "0" *) 
  (* C_HAS_QDPO_RST = "0" *) 
  (* C_HAS_QDPO_SRST = "0" *) 
  (* C_HAS_WE = "0" *) 
  (* C_MEM_TYPE = "0" *) 
  (* C_PIPELINE_STAGES = "0" *) 
  (* C_QCE_JOINED = "0" *) 
  (* C_QUALIFY_WE = "0" *) 
  (* C_REG_DPRA_INPUT = "0" *) 
  (* c_addr_width = "4" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "16" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_clk = "1" *) 
  (* c_has_qspo = "1" *) 
  (* c_has_qspo_ce = "1" *) 
  (* c_has_qspo_rst = "0" *) 
  (* c_has_qspo_srst = "0" *) 
  (* c_has_spo = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_dist_mem_gen_i1.mif" *) 
  (* c_parser_type = "1" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_a_d_inputs = "0" *) 
  (* c_sync_enable = "1" *) 
  (* c_width = "9" *) 
  design_1_awgn_inv_mapping_0_0_dist_mem_gen_v8_0_12__parameterized1 U0
       (.a(a),
        .clk(clk),
        .d({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dpo(NLW_U0_dpo_UNCONNECTED[8:0]),
        .dpra({1'b0,1'b0,1'b0,1'b0}),
        .i_ce(1'b1),
        .qdpo(NLW_U0_qdpo_UNCONNECTED[8:0]),
        .qdpo_ce(1'b1),
        .qdpo_clk(1'b0),
        .qdpo_rst(1'b0),
        .qdpo_srst(1'b0),
        .qspo({\^qspo [8],\^qspo [6],NLW_U0_qspo_UNCONNECTED[6],\^qspo [5:0]}),
        .qspo_ce(qspo_ce),
        .qspo_rst(1'b0),
        .qspo_srst(1'b0),
        .spo(NLW_U0_spo_UNCONNECTED[8:0]),
        .we(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_dist_mem_gen_i1,dist_mem_gen_v8_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_dist_mem_gen_i1" *) 
(* X_CORE_INFO = "dist_mem_gen_v8_0_12,Vivado 2018.3" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_dist_mem_gen_i1__4
   (a,
    clk,
    qspo_ce,
    qspo);
  input [3:0]a;
  input clk;
  input qspo_ce;
  output [8:0]qspo;

  wire [3:0]a;
  wire clk;
  wire [8:0]\^qspo ;
  wire qspo_ce;
  wire [8:0]NLW_U0_dpo_UNCONNECTED;
  wire [8:0]NLW_U0_qdpo_UNCONNECTED;
  wire [6:6]NLW_U0_qspo_UNCONNECTED;
  wire [8:0]NLW_U0_spo_UNCONNECTED;

  assign qspo[8] = \^qspo [8];
  assign qspo[7] = \^qspo [6];
  assign qspo[6:0] = \^qspo [6:0];
  (* C_FAMILY = "zynq" *) 
  (* C_HAS_D = "0" *) 
  (* C_HAS_DPO = "0" *) 
  (* C_HAS_DPRA = "0" *) 
  (* C_HAS_I_CE = "0" *) 
  (* C_HAS_QDPO = "0" *) 
  (* C_HAS_QDPO_CE = "0" *) 
  (* C_HAS_QDPO_CLK = "0" *) 
  (* C_HAS_QDPO_RST = "0" *) 
  (* C_HAS_QDPO_SRST = "0" *) 
  (* C_HAS_WE = "0" *) 
  (* C_MEM_TYPE = "0" *) 
  (* C_PIPELINE_STAGES = "0" *) 
  (* C_QCE_JOINED = "0" *) 
  (* C_QUALIFY_WE = "0" *) 
  (* C_REG_DPRA_INPUT = "0" *) 
  (* c_addr_width = "4" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "16" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_clk = "1" *) 
  (* c_has_qspo = "1" *) 
  (* c_has_qspo_ce = "1" *) 
  (* c_has_qspo_rst = "0" *) 
  (* c_has_qspo_srst = "0" *) 
  (* c_has_spo = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_dist_mem_gen_i1.mif" *) 
  (* c_parser_type = "1" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_a_d_inputs = "0" *) 
  (* c_sync_enable = "1" *) 
  (* c_width = "9" *) 
  design_1_awgn_inv_mapping_0_0_dist_mem_gen_v8_0_12__parameterized1__4 U0
       (.a(a),
        .clk(clk),
        .d({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dpo(NLW_U0_dpo_UNCONNECTED[8:0]),
        .dpra({1'b0,1'b0,1'b0,1'b0}),
        .i_ce(1'b1),
        .qdpo(NLW_U0_qdpo_UNCONNECTED[8:0]),
        .qdpo_ce(1'b1),
        .qdpo_clk(1'b0),
        .qdpo_rst(1'b0),
        .qdpo_srst(1'b0),
        .qspo({\^qspo [8],\^qspo [6],NLW_U0_qspo_UNCONNECTED[6],\^qspo [5:0]}),
        .qspo_ce(qspo_ce),
        .qspo_rst(1'b0),
        .qspo_srst(1'b0),
        .spo(NLW_U0_spo_UNCONNECTED[8:0]),
        .we(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_dist_mem_gen_i1,dist_mem_gen_v8_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_dist_mem_gen_i1" *) 
(* X_CORE_INFO = "dist_mem_gen_v8_0_12,Vivado 2018.3" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_dist_mem_gen_i1__5
   (a,
    clk,
    qspo_ce,
    qspo);
  input [3:0]a;
  input clk;
  input qspo_ce;
  output [8:0]qspo;

  wire [3:0]a;
  wire clk;
  wire [8:0]\^qspo ;
  wire qspo_ce;
  wire [8:0]NLW_U0_dpo_UNCONNECTED;
  wire [8:0]NLW_U0_qdpo_UNCONNECTED;
  wire [6:6]NLW_U0_qspo_UNCONNECTED;
  wire [8:0]NLW_U0_spo_UNCONNECTED;

  assign qspo[8] = \^qspo [8];
  assign qspo[7] = \^qspo [6];
  assign qspo[6:0] = \^qspo [6:0];
  (* C_FAMILY = "zynq" *) 
  (* C_HAS_D = "0" *) 
  (* C_HAS_DPO = "0" *) 
  (* C_HAS_DPRA = "0" *) 
  (* C_HAS_I_CE = "0" *) 
  (* C_HAS_QDPO = "0" *) 
  (* C_HAS_QDPO_CE = "0" *) 
  (* C_HAS_QDPO_CLK = "0" *) 
  (* C_HAS_QDPO_RST = "0" *) 
  (* C_HAS_QDPO_SRST = "0" *) 
  (* C_HAS_WE = "0" *) 
  (* C_MEM_TYPE = "0" *) 
  (* C_PIPELINE_STAGES = "0" *) 
  (* C_QCE_JOINED = "0" *) 
  (* C_QUALIFY_WE = "0" *) 
  (* C_REG_DPRA_INPUT = "0" *) 
  (* c_addr_width = "4" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "16" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_clk = "1" *) 
  (* c_has_qspo = "1" *) 
  (* c_has_qspo_ce = "1" *) 
  (* c_has_qspo_rst = "0" *) 
  (* c_has_qspo_srst = "0" *) 
  (* c_has_spo = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_dist_mem_gen_i1.mif" *) 
  (* c_parser_type = "1" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_a_d_inputs = "0" *) 
  (* c_sync_enable = "1" *) 
  (* c_width = "9" *) 
  design_1_awgn_inv_mapping_0_0_dist_mem_gen_v8_0_12__parameterized1__5 U0
       (.a(a),
        .clk(clk),
        .d({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dpo(NLW_U0_dpo_UNCONNECTED[8:0]),
        .dpra({1'b0,1'b0,1'b0,1'b0}),
        .i_ce(1'b1),
        .qdpo(NLW_U0_qdpo_UNCONNECTED[8:0]),
        .qdpo_ce(1'b1),
        .qdpo_clk(1'b0),
        .qdpo_rst(1'b0),
        .qdpo_srst(1'b0),
        .qspo({\^qspo [8],\^qspo [6],NLW_U0_qspo_UNCONNECTED[6],\^qspo [5:0]}),
        .qspo_ce(qspo_ce),
        .qspo_rst(1'b0),
        .qspo_srst(1'b0),
        .spo(NLW_U0_spo_UNCONNECTED[8:0]),
        .we(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_dist_mem_gen_i1,dist_mem_gen_v8_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_dist_mem_gen_i1" *) 
(* X_CORE_INFO = "dist_mem_gen_v8_0_12,Vivado 2018.3" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_dist_mem_gen_i1__6
   (a,
    clk,
    qspo_ce,
    qspo);
  input [3:0]a;
  input clk;
  input qspo_ce;
  output [8:0]qspo;

  wire [3:0]a;
  wire clk;
  wire [8:0]\^qspo ;
  wire qspo_ce;
  wire [8:0]NLW_U0_dpo_UNCONNECTED;
  wire [8:0]NLW_U0_qdpo_UNCONNECTED;
  wire [6:6]NLW_U0_qspo_UNCONNECTED;
  wire [8:0]NLW_U0_spo_UNCONNECTED;

  assign qspo[8] = \^qspo [8];
  assign qspo[7] = \^qspo [6];
  assign qspo[6:0] = \^qspo [6:0];
  (* C_FAMILY = "zynq" *) 
  (* C_HAS_D = "0" *) 
  (* C_HAS_DPO = "0" *) 
  (* C_HAS_DPRA = "0" *) 
  (* C_HAS_I_CE = "0" *) 
  (* C_HAS_QDPO = "0" *) 
  (* C_HAS_QDPO_CE = "0" *) 
  (* C_HAS_QDPO_CLK = "0" *) 
  (* C_HAS_QDPO_RST = "0" *) 
  (* C_HAS_QDPO_SRST = "0" *) 
  (* C_HAS_WE = "0" *) 
  (* C_MEM_TYPE = "0" *) 
  (* C_PIPELINE_STAGES = "0" *) 
  (* C_QCE_JOINED = "0" *) 
  (* C_QUALIFY_WE = "0" *) 
  (* C_REG_DPRA_INPUT = "0" *) 
  (* c_addr_width = "4" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "16" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_clk = "1" *) 
  (* c_has_qspo = "1" *) 
  (* c_has_qspo_ce = "1" *) 
  (* c_has_qspo_rst = "0" *) 
  (* c_has_qspo_srst = "0" *) 
  (* c_has_spo = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_dist_mem_gen_i1.mif" *) 
  (* c_parser_type = "1" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_a_d_inputs = "0" *) 
  (* c_sync_enable = "1" *) 
  (* c_width = "9" *) 
  design_1_awgn_inv_mapping_0_0_dist_mem_gen_v8_0_12__parameterized1__6 U0
       (.a(a),
        .clk(clk),
        .d({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dpo(NLW_U0_dpo_UNCONNECTED[8:0]),
        .dpra({1'b0,1'b0,1'b0,1'b0}),
        .i_ce(1'b1),
        .qdpo(NLW_U0_qdpo_UNCONNECTED[8:0]),
        .qdpo_ce(1'b1),
        .qdpo_clk(1'b0),
        .qdpo_rst(1'b0),
        .qdpo_srst(1'b0),
        .qspo({\^qspo [8],\^qspo [6],NLW_U0_qspo_UNCONNECTED[6],\^qspo [5:0]}),
        .qspo_ce(qspo_ce),
        .qspo_rst(1'b0),
        .qspo_srst(1'b0),
        .spo(NLW_U0_spo_UNCONNECTED[8:0]),
        .we(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_dist_mem_gen_i2,dist_mem_gen_v8_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_dist_mem_gen_i2" *) 
(* X_CORE_INFO = "dist_mem_gen_v8_0_12,Vivado 2018.3" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_dist_mem_gen_i2
   (a,
    clk,
    qspo_ce,
    qspo);
  input [3:0]a;
  input clk;
  input qspo_ce;
  output [8:0]qspo;

  wire [3:0]a;
  wire clk;
  wire [8:0]qspo;
  wire qspo_ce;
  wire [8:0]NLW_U0_dpo_UNCONNECTED;
  wire [8:0]NLW_U0_qdpo_UNCONNECTED;
  wire [8:0]NLW_U0_spo_UNCONNECTED;

  (* C_FAMILY = "zynq" *) 
  (* C_HAS_D = "0" *) 
  (* C_HAS_DPO = "0" *) 
  (* C_HAS_DPRA = "0" *) 
  (* C_HAS_I_CE = "0" *) 
  (* C_HAS_QDPO = "0" *) 
  (* C_HAS_QDPO_CE = "0" *) 
  (* C_HAS_QDPO_CLK = "0" *) 
  (* C_HAS_QDPO_RST = "0" *) 
  (* C_HAS_QDPO_SRST = "0" *) 
  (* C_HAS_WE = "0" *) 
  (* C_MEM_TYPE = "0" *) 
  (* C_PIPELINE_STAGES = "0" *) 
  (* C_QCE_JOINED = "0" *) 
  (* C_QUALIFY_WE = "0" *) 
  (* C_REG_DPRA_INPUT = "0" *) 
  (* c_addr_width = "4" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "16" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_clk = "1" *) 
  (* c_has_qspo = "1" *) 
  (* c_has_qspo_ce = "1" *) 
  (* c_has_qspo_rst = "0" *) 
  (* c_has_qspo_srst = "0" *) 
  (* c_has_spo = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_dist_mem_gen_i2.mif" *) 
  (* c_parser_type = "1" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_a_d_inputs = "0" *) 
  (* c_sync_enable = "1" *) 
  (* c_width = "9" *) 
  design_1_awgn_inv_mapping_0_0_dist_mem_gen_v8_0_12__parameterized3 U0
       (.a(a),
        .clk(clk),
        .d({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dpo(NLW_U0_dpo_UNCONNECTED[8:0]),
        .dpra({1'b0,1'b0,1'b0,1'b0}),
        .i_ce(1'b1),
        .qdpo(NLW_U0_qdpo_UNCONNECTED[8:0]),
        .qdpo_ce(1'b1),
        .qdpo_clk(1'b0),
        .qdpo_rst(1'b0),
        .qdpo_srst(1'b0),
        .qspo(qspo),
        .qspo_ce(qspo_ce),
        .qspo_rst(1'b0),
        .qspo_srst(1'b0),
        .spo(NLW_U0_spo_UNCONNECTED[8:0]),
        .we(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_dist_mem_gen_i2,dist_mem_gen_v8_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_dist_mem_gen_i2" *) 
(* X_CORE_INFO = "dist_mem_gen_v8_0_12,Vivado 2018.3" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_dist_mem_gen_i2__4
   (a,
    clk,
    qspo_ce,
    qspo);
  input [3:0]a;
  input clk;
  input qspo_ce;
  output [8:0]qspo;

  wire [3:0]a;
  wire clk;
  wire [8:0]qspo;
  wire qspo_ce;
  wire [8:0]NLW_U0_dpo_UNCONNECTED;
  wire [8:0]NLW_U0_qdpo_UNCONNECTED;
  wire [8:0]NLW_U0_spo_UNCONNECTED;

  (* C_FAMILY = "zynq" *) 
  (* C_HAS_D = "0" *) 
  (* C_HAS_DPO = "0" *) 
  (* C_HAS_DPRA = "0" *) 
  (* C_HAS_I_CE = "0" *) 
  (* C_HAS_QDPO = "0" *) 
  (* C_HAS_QDPO_CE = "0" *) 
  (* C_HAS_QDPO_CLK = "0" *) 
  (* C_HAS_QDPO_RST = "0" *) 
  (* C_HAS_QDPO_SRST = "0" *) 
  (* C_HAS_WE = "0" *) 
  (* C_MEM_TYPE = "0" *) 
  (* C_PIPELINE_STAGES = "0" *) 
  (* C_QCE_JOINED = "0" *) 
  (* C_QUALIFY_WE = "0" *) 
  (* C_REG_DPRA_INPUT = "0" *) 
  (* c_addr_width = "4" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "16" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_clk = "1" *) 
  (* c_has_qspo = "1" *) 
  (* c_has_qspo_ce = "1" *) 
  (* c_has_qspo_rst = "0" *) 
  (* c_has_qspo_srst = "0" *) 
  (* c_has_spo = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_dist_mem_gen_i2.mif" *) 
  (* c_parser_type = "1" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_a_d_inputs = "0" *) 
  (* c_sync_enable = "1" *) 
  (* c_width = "9" *) 
  design_1_awgn_inv_mapping_0_0_dist_mem_gen_v8_0_12__parameterized3__4 U0
       (.a(a),
        .clk(clk),
        .d({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dpo(NLW_U0_dpo_UNCONNECTED[8:0]),
        .dpra({1'b0,1'b0,1'b0,1'b0}),
        .i_ce(1'b1),
        .qdpo(NLW_U0_qdpo_UNCONNECTED[8:0]),
        .qdpo_ce(1'b1),
        .qdpo_clk(1'b0),
        .qdpo_rst(1'b0),
        .qdpo_srst(1'b0),
        .qspo(qspo),
        .qspo_ce(qspo_ce),
        .qspo_rst(1'b0),
        .qspo_srst(1'b0),
        .spo(NLW_U0_spo_UNCONNECTED[8:0]),
        .we(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_dist_mem_gen_i2,dist_mem_gen_v8_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_dist_mem_gen_i2" *) 
(* X_CORE_INFO = "dist_mem_gen_v8_0_12,Vivado 2018.3" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_dist_mem_gen_i2__5
   (a,
    clk,
    qspo_ce,
    qspo);
  input [3:0]a;
  input clk;
  input qspo_ce;
  output [8:0]qspo;

  wire [3:0]a;
  wire clk;
  wire [8:0]qspo;
  wire qspo_ce;
  wire [8:0]NLW_U0_dpo_UNCONNECTED;
  wire [8:0]NLW_U0_qdpo_UNCONNECTED;
  wire [8:0]NLW_U0_spo_UNCONNECTED;

  (* C_FAMILY = "zynq" *) 
  (* C_HAS_D = "0" *) 
  (* C_HAS_DPO = "0" *) 
  (* C_HAS_DPRA = "0" *) 
  (* C_HAS_I_CE = "0" *) 
  (* C_HAS_QDPO = "0" *) 
  (* C_HAS_QDPO_CE = "0" *) 
  (* C_HAS_QDPO_CLK = "0" *) 
  (* C_HAS_QDPO_RST = "0" *) 
  (* C_HAS_QDPO_SRST = "0" *) 
  (* C_HAS_WE = "0" *) 
  (* C_MEM_TYPE = "0" *) 
  (* C_PIPELINE_STAGES = "0" *) 
  (* C_QCE_JOINED = "0" *) 
  (* C_QUALIFY_WE = "0" *) 
  (* C_REG_DPRA_INPUT = "0" *) 
  (* c_addr_width = "4" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "16" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_clk = "1" *) 
  (* c_has_qspo = "1" *) 
  (* c_has_qspo_ce = "1" *) 
  (* c_has_qspo_rst = "0" *) 
  (* c_has_qspo_srst = "0" *) 
  (* c_has_spo = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_dist_mem_gen_i2.mif" *) 
  (* c_parser_type = "1" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_a_d_inputs = "0" *) 
  (* c_sync_enable = "1" *) 
  (* c_width = "9" *) 
  design_1_awgn_inv_mapping_0_0_dist_mem_gen_v8_0_12__parameterized3__5 U0
       (.a(a),
        .clk(clk),
        .d({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dpo(NLW_U0_dpo_UNCONNECTED[8:0]),
        .dpra({1'b0,1'b0,1'b0,1'b0}),
        .i_ce(1'b1),
        .qdpo(NLW_U0_qdpo_UNCONNECTED[8:0]),
        .qdpo_ce(1'b1),
        .qdpo_clk(1'b0),
        .qdpo_rst(1'b0),
        .qdpo_srst(1'b0),
        .qspo(qspo),
        .qspo_ce(qspo_ce),
        .qspo_rst(1'b0),
        .qspo_srst(1'b0),
        .spo(NLW_U0_spo_UNCONNECTED[8:0]),
        .we(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_dist_mem_gen_i2,dist_mem_gen_v8_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_dist_mem_gen_i2" *) 
(* X_CORE_INFO = "dist_mem_gen_v8_0_12,Vivado 2018.3" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_dist_mem_gen_i2__6
   (a,
    clk,
    qspo_ce,
    qspo);
  input [3:0]a;
  input clk;
  input qspo_ce;
  output [8:0]qspo;

  wire [3:0]a;
  wire clk;
  wire [8:0]qspo;
  wire qspo_ce;
  wire [8:0]NLW_U0_dpo_UNCONNECTED;
  wire [8:0]NLW_U0_qdpo_UNCONNECTED;
  wire [8:0]NLW_U0_spo_UNCONNECTED;

  (* C_FAMILY = "zynq" *) 
  (* C_HAS_D = "0" *) 
  (* C_HAS_DPO = "0" *) 
  (* C_HAS_DPRA = "0" *) 
  (* C_HAS_I_CE = "0" *) 
  (* C_HAS_QDPO = "0" *) 
  (* C_HAS_QDPO_CE = "0" *) 
  (* C_HAS_QDPO_CLK = "0" *) 
  (* C_HAS_QDPO_RST = "0" *) 
  (* C_HAS_QDPO_SRST = "0" *) 
  (* C_HAS_WE = "0" *) 
  (* C_MEM_TYPE = "0" *) 
  (* C_PIPELINE_STAGES = "0" *) 
  (* C_QCE_JOINED = "0" *) 
  (* C_QUALIFY_WE = "0" *) 
  (* C_REG_DPRA_INPUT = "0" *) 
  (* c_addr_width = "4" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "16" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_clk = "1" *) 
  (* c_has_qspo = "1" *) 
  (* c_has_qspo_ce = "1" *) 
  (* c_has_qspo_rst = "0" *) 
  (* c_has_qspo_srst = "0" *) 
  (* c_has_spo = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_dist_mem_gen_i2.mif" *) 
  (* c_parser_type = "1" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_a_d_inputs = "0" *) 
  (* c_sync_enable = "1" *) 
  (* c_width = "9" *) 
  design_1_awgn_inv_mapping_0_0_dist_mem_gen_v8_0_12__parameterized3__6 U0
       (.a(a),
        .clk(clk),
        .d({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dpo(NLW_U0_dpo_UNCONNECTED[8:0]),
        .dpra({1'b0,1'b0,1'b0,1'b0}),
        .i_ce(1'b1),
        .qdpo(NLW_U0_qdpo_UNCONNECTED[8:0]),
        .qdpo_ce(1'b1),
        .qdpo_clk(1'b0),
        .qdpo_rst(1'b0),
        .qdpo_srst(1'b0),
        .qspo(qspo),
        .qspo_ce(qspo_ce),
        .qspo_rst(1'b0),
        .qspo_srst(1'b0),
        .spo(NLW_U0_spo_UNCONNECTED[8:0]),
        .we(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_dist_mem_gen_i3,dist_mem_gen_v8_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_dist_mem_gen_i3" *) 
(* X_CORE_INFO = "dist_mem_gen_v8_0_12,Vivado 2018.3" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_dist_mem_gen_i3
   (a,
    clk,
    qspo_ce,
    qspo);
  input [3:0]a;
  input clk;
  input qspo_ce;
  output [8:0]qspo;

  wire [3:0]a;
  wire clk;
  wire [8:0]qspo;
  wire qspo_ce;
  wire [8:0]NLW_U0_dpo_UNCONNECTED;
  wire [8:0]NLW_U0_qdpo_UNCONNECTED;
  wire [8:0]NLW_U0_spo_UNCONNECTED;

  (* C_FAMILY = "zynq" *) 
  (* C_HAS_D = "0" *) 
  (* C_HAS_DPO = "0" *) 
  (* C_HAS_DPRA = "0" *) 
  (* C_HAS_I_CE = "0" *) 
  (* C_HAS_QDPO = "0" *) 
  (* C_HAS_QDPO_CE = "0" *) 
  (* C_HAS_QDPO_CLK = "0" *) 
  (* C_HAS_QDPO_RST = "0" *) 
  (* C_HAS_QDPO_SRST = "0" *) 
  (* C_HAS_WE = "0" *) 
  (* C_MEM_TYPE = "0" *) 
  (* C_PIPELINE_STAGES = "0" *) 
  (* C_QCE_JOINED = "0" *) 
  (* C_QUALIFY_WE = "0" *) 
  (* C_REG_DPRA_INPUT = "0" *) 
  (* c_addr_width = "4" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "16" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_clk = "1" *) 
  (* c_has_qspo = "1" *) 
  (* c_has_qspo_ce = "1" *) 
  (* c_has_qspo_rst = "0" *) 
  (* c_has_qspo_srst = "0" *) 
  (* c_has_spo = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_dist_mem_gen_i3.mif" *) 
  (* c_parser_type = "1" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_a_d_inputs = "0" *) 
  (* c_sync_enable = "1" *) 
  (* c_width = "9" *) 
  design_1_awgn_inv_mapping_0_0_dist_mem_gen_v8_0_12__parameterized5 U0
       (.a(a),
        .clk(clk),
        .d({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dpo(NLW_U0_dpo_UNCONNECTED[8:0]),
        .dpra({1'b0,1'b0,1'b0,1'b0}),
        .i_ce(1'b1),
        .qdpo(NLW_U0_qdpo_UNCONNECTED[8:0]),
        .qdpo_ce(1'b1),
        .qdpo_clk(1'b0),
        .qdpo_rst(1'b0),
        .qdpo_srst(1'b0),
        .qspo(qspo),
        .qspo_ce(qspo_ce),
        .qspo_rst(1'b0),
        .qspo_srst(1'b0),
        .spo(NLW_U0_spo_UNCONNECTED[8:0]),
        .we(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_dist_mem_gen_i3,dist_mem_gen_v8_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_dist_mem_gen_i3" *) 
(* X_CORE_INFO = "dist_mem_gen_v8_0_12,Vivado 2018.3" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_dist_mem_gen_i3__4
   (a,
    clk,
    qspo_ce,
    qspo);
  input [3:0]a;
  input clk;
  input qspo_ce;
  output [8:0]qspo;

  wire [3:0]a;
  wire clk;
  wire [8:0]qspo;
  wire qspo_ce;
  wire [8:0]NLW_U0_dpo_UNCONNECTED;
  wire [8:0]NLW_U0_qdpo_UNCONNECTED;
  wire [8:0]NLW_U0_spo_UNCONNECTED;

  (* C_FAMILY = "zynq" *) 
  (* C_HAS_D = "0" *) 
  (* C_HAS_DPO = "0" *) 
  (* C_HAS_DPRA = "0" *) 
  (* C_HAS_I_CE = "0" *) 
  (* C_HAS_QDPO = "0" *) 
  (* C_HAS_QDPO_CE = "0" *) 
  (* C_HAS_QDPO_CLK = "0" *) 
  (* C_HAS_QDPO_RST = "0" *) 
  (* C_HAS_QDPO_SRST = "0" *) 
  (* C_HAS_WE = "0" *) 
  (* C_MEM_TYPE = "0" *) 
  (* C_PIPELINE_STAGES = "0" *) 
  (* C_QCE_JOINED = "0" *) 
  (* C_QUALIFY_WE = "0" *) 
  (* C_REG_DPRA_INPUT = "0" *) 
  (* c_addr_width = "4" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "16" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_clk = "1" *) 
  (* c_has_qspo = "1" *) 
  (* c_has_qspo_ce = "1" *) 
  (* c_has_qspo_rst = "0" *) 
  (* c_has_qspo_srst = "0" *) 
  (* c_has_spo = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_dist_mem_gen_i3.mif" *) 
  (* c_parser_type = "1" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_a_d_inputs = "0" *) 
  (* c_sync_enable = "1" *) 
  (* c_width = "9" *) 
  design_1_awgn_inv_mapping_0_0_dist_mem_gen_v8_0_12__parameterized5__4 U0
       (.a(a),
        .clk(clk),
        .d({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dpo(NLW_U0_dpo_UNCONNECTED[8:0]),
        .dpra({1'b0,1'b0,1'b0,1'b0}),
        .i_ce(1'b1),
        .qdpo(NLW_U0_qdpo_UNCONNECTED[8:0]),
        .qdpo_ce(1'b1),
        .qdpo_clk(1'b0),
        .qdpo_rst(1'b0),
        .qdpo_srst(1'b0),
        .qspo(qspo),
        .qspo_ce(qspo_ce),
        .qspo_rst(1'b0),
        .qspo_srst(1'b0),
        .spo(NLW_U0_spo_UNCONNECTED[8:0]),
        .we(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_dist_mem_gen_i3,dist_mem_gen_v8_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_dist_mem_gen_i3" *) 
(* X_CORE_INFO = "dist_mem_gen_v8_0_12,Vivado 2018.3" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_dist_mem_gen_i3__5
   (a,
    clk,
    qspo_ce,
    qspo);
  input [3:0]a;
  input clk;
  input qspo_ce;
  output [8:0]qspo;

  wire [3:0]a;
  wire clk;
  wire [8:0]qspo;
  wire qspo_ce;
  wire [8:0]NLW_U0_dpo_UNCONNECTED;
  wire [8:0]NLW_U0_qdpo_UNCONNECTED;
  wire [8:0]NLW_U0_spo_UNCONNECTED;

  (* C_FAMILY = "zynq" *) 
  (* C_HAS_D = "0" *) 
  (* C_HAS_DPO = "0" *) 
  (* C_HAS_DPRA = "0" *) 
  (* C_HAS_I_CE = "0" *) 
  (* C_HAS_QDPO = "0" *) 
  (* C_HAS_QDPO_CE = "0" *) 
  (* C_HAS_QDPO_CLK = "0" *) 
  (* C_HAS_QDPO_RST = "0" *) 
  (* C_HAS_QDPO_SRST = "0" *) 
  (* C_HAS_WE = "0" *) 
  (* C_MEM_TYPE = "0" *) 
  (* C_PIPELINE_STAGES = "0" *) 
  (* C_QCE_JOINED = "0" *) 
  (* C_QUALIFY_WE = "0" *) 
  (* C_REG_DPRA_INPUT = "0" *) 
  (* c_addr_width = "4" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "16" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_clk = "1" *) 
  (* c_has_qspo = "1" *) 
  (* c_has_qspo_ce = "1" *) 
  (* c_has_qspo_rst = "0" *) 
  (* c_has_qspo_srst = "0" *) 
  (* c_has_spo = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_dist_mem_gen_i3.mif" *) 
  (* c_parser_type = "1" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_a_d_inputs = "0" *) 
  (* c_sync_enable = "1" *) 
  (* c_width = "9" *) 
  design_1_awgn_inv_mapping_0_0_dist_mem_gen_v8_0_12__parameterized5__5 U0
       (.a(a),
        .clk(clk),
        .d({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dpo(NLW_U0_dpo_UNCONNECTED[8:0]),
        .dpra({1'b0,1'b0,1'b0,1'b0}),
        .i_ce(1'b1),
        .qdpo(NLW_U0_qdpo_UNCONNECTED[8:0]),
        .qdpo_ce(1'b1),
        .qdpo_clk(1'b0),
        .qdpo_rst(1'b0),
        .qdpo_srst(1'b0),
        .qspo(qspo),
        .qspo_ce(qspo_ce),
        .qspo_rst(1'b0),
        .qspo_srst(1'b0),
        .spo(NLW_U0_spo_UNCONNECTED[8:0]),
        .we(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_dist_mem_gen_i3,dist_mem_gen_v8_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_dist_mem_gen_i3" *) 
(* X_CORE_INFO = "dist_mem_gen_v8_0_12,Vivado 2018.3" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_dist_mem_gen_i3__6
   (a,
    clk,
    qspo_ce,
    qspo);
  input [3:0]a;
  input clk;
  input qspo_ce;
  output [8:0]qspo;

  wire [3:0]a;
  wire clk;
  wire [8:0]qspo;
  wire qspo_ce;
  wire [8:0]NLW_U0_dpo_UNCONNECTED;
  wire [8:0]NLW_U0_qdpo_UNCONNECTED;
  wire [8:0]NLW_U0_spo_UNCONNECTED;

  (* C_FAMILY = "zynq" *) 
  (* C_HAS_D = "0" *) 
  (* C_HAS_DPO = "0" *) 
  (* C_HAS_DPRA = "0" *) 
  (* C_HAS_I_CE = "0" *) 
  (* C_HAS_QDPO = "0" *) 
  (* C_HAS_QDPO_CE = "0" *) 
  (* C_HAS_QDPO_CLK = "0" *) 
  (* C_HAS_QDPO_RST = "0" *) 
  (* C_HAS_QDPO_SRST = "0" *) 
  (* C_HAS_WE = "0" *) 
  (* C_MEM_TYPE = "0" *) 
  (* C_PIPELINE_STAGES = "0" *) 
  (* C_QCE_JOINED = "0" *) 
  (* C_QUALIFY_WE = "0" *) 
  (* C_REG_DPRA_INPUT = "0" *) 
  (* c_addr_width = "4" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "16" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_clk = "1" *) 
  (* c_has_qspo = "1" *) 
  (* c_has_qspo_ce = "1" *) 
  (* c_has_qspo_rst = "0" *) 
  (* c_has_qspo_srst = "0" *) 
  (* c_has_spo = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_dist_mem_gen_i3.mif" *) 
  (* c_parser_type = "1" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_a_d_inputs = "0" *) 
  (* c_sync_enable = "1" *) 
  (* c_width = "9" *) 
  design_1_awgn_inv_mapping_0_0_dist_mem_gen_v8_0_12__parameterized5__6 U0
       (.a(a),
        .clk(clk),
        .d({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dpo(NLW_U0_dpo_UNCONNECTED[8:0]),
        .dpra({1'b0,1'b0,1'b0,1'b0}),
        .i_ce(1'b1),
        .qdpo(NLW_U0_qdpo_UNCONNECTED[8:0]),
        .qdpo_ce(1'b1),
        .qdpo_clk(1'b0),
        .qdpo_rst(1'b0),
        .qdpo_srst(1'b0),
        .qspo(qspo),
        .qspo_ce(qspo_ce),
        .qspo_rst(1'b0),
        .qspo_srst(1'b0),
        .spo(NLW_U0_spo_UNCONNECTED[8:0]),
        .we(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_dist_mem_gen_i4,dist_mem_gen_v8_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_dist_mem_gen_i4" *) 
(* X_CORE_INFO = "dist_mem_gen_v8_0_12,Vivado 2018.3" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_dist_mem_gen_i4
   (a,
    clk,
    qspo_ce,
    qspo);
  input [3:0]a;
  input clk;
  input qspo_ce;
  output [8:0]qspo;

  wire [3:0]a;
  wire clk;
  wire [7:0]\^qspo ;
  wire qspo_ce;
  wire [8:0]NLW_U0_dpo_UNCONNECTED;
  wire [8:0]NLW_U0_qdpo_UNCONNECTED;
  wire [7:7]NLW_U0_qspo_UNCONNECTED;
  wire [8:0]NLW_U0_spo_UNCONNECTED;

  assign qspo[8] = \^qspo [7];
  assign qspo[7:0] = \^qspo [7:0];
  (* C_FAMILY = "zynq" *) 
  (* C_HAS_D = "0" *) 
  (* C_HAS_DPO = "0" *) 
  (* C_HAS_DPRA = "0" *) 
  (* C_HAS_I_CE = "0" *) 
  (* C_HAS_QDPO = "0" *) 
  (* C_HAS_QDPO_CE = "0" *) 
  (* C_HAS_QDPO_CLK = "0" *) 
  (* C_HAS_QDPO_RST = "0" *) 
  (* C_HAS_QDPO_SRST = "0" *) 
  (* C_HAS_WE = "0" *) 
  (* C_MEM_TYPE = "0" *) 
  (* C_PIPELINE_STAGES = "0" *) 
  (* C_QCE_JOINED = "0" *) 
  (* C_QUALIFY_WE = "0" *) 
  (* C_REG_DPRA_INPUT = "0" *) 
  (* c_addr_width = "4" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "16" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_clk = "1" *) 
  (* c_has_qspo = "1" *) 
  (* c_has_qspo_ce = "1" *) 
  (* c_has_qspo_rst = "0" *) 
  (* c_has_qspo_srst = "0" *) 
  (* c_has_spo = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_dist_mem_gen_i4.mif" *) 
  (* c_parser_type = "1" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_a_d_inputs = "0" *) 
  (* c_sync_enable = "1" *) 
  (* c_width = "9" *) 
  design_1_awgn_inv_mapping_0_0_dist_mem_gen_v8_0_12__parameterized7 U0
       (.a(a),
        .clk(clk),
        .d({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dpo(NLW_U0_dpo_UNCONNECTED[8:0]),
        .dpra({1'b0,1'b0,1'b0,1'b0}),
        .i_ce(1'b1),
        .qdpo(NLW_U0_qdpo_UNCONNECTED[8:0]),
        .qdpo_ce(1'b1),
        .qdpo_clk(1'b0),
        .qdpo_rst(1'b0),
        .qdpo_srst(1'b0),
        .qspo({\^qspo [7],NLW_U0_qspo_UNCONNECTED[7],\^qspo [6:0]}),
        .qspo_ce(qspo_ce),
        .qspo_rst(1'b0),
        .qspo_srst(1'b0),
        .spo(NLW_U0_spo_UNCONNECTED[8:0]),
        .we(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_dist_mem_gen_i4,dist_mem_gen_v8_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_dist_mem_gen_i4" *) 
(* X_CORE_INFO = "dist_mem_gen_v8_0_12,Vivado 2018.3" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_dist_mem_gen_i4__4
   (a,
    clk,
    qspo_ce,
    qspo);
  input [3:0]a;
  input clk;
  input qspo_ce;
  output [8:0]qspo;

  wire [3:0]a;
  wire clk;
  wire [7:0]\^qspo ;
  wire qspo_ce;
  wire [8:0]NLW_U0_dpo_UNCONNECTED;
  wire [8:0]NLW_U0_qdpo_UNCONNECTED;
  wire [7:7]NLW_U0_qspo_UNCONNECTED;
  wire [8:0]NLW_U0_spo_UNCONNECTED;

  assign qspo[8] = \^qspo [7];
  assign qspo[7:0] = \^qspo [7:0];
  (* C_FAMILY = "zynq" *) 
  (* C_HAS_D = "0" *) 
  (* C_HAS_DPO = "0" *) 
  (* C_HAS_DPRA = "0" *) 
  (* C_HAS_I_CE = "0" *) 
  (* C_HAS_QDPO = "0" *) 
  (* C_HAS_QDPO_CE = "0" *) 
  (* C_HAS_QDPO_CLK = "0" *) 
  (* C_HAS_QDPO_RST = "0" *) 
  (* C_HAS_QDPO_SRST = "0" *) 
  (* C_HAS_WE = "0" *) 
  (* C_MEM_TYPE = "0" *) 
  (* C_PIPELINE_STAGES = "0" *) 
  (* C_QCE_JOINED = "0" *) 
  (* C_QUALIFY_WE = "0" *) 
  (* C_REG_DPRA_INPUT = "0" *) 
  (* c_addr_width = "4" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "16" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_clk = "1" *) 
  (* c_has_qspo = "1" *) 
  (* c_has_qspo_ce = "1" *) 
  (* c_has_qspo_rst = "0" *) 
  (* c_has_qspo_srst = "0" *) 
  (* c_has_spo = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_dist_mem_gen_i4.mif" *) 
  (* c_parser_type = "1" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_a_d_inputs = "0" *) 
  (* c_sync_enable = "1" *) 
  (* c_width = "9" *) 
  design_1_awgn_inv_mapping_0_0_dist_mem_gen_v8_0_12__parameterized7__4 U0
       (.a(a),
        .clk(clk),
        .d({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dpo(NLW_U0_dpo_UNCONNECTED[8:0]),
        .dpra({1'b0,1'b0,1'b0,1'b0}),
        .i_ce(1'b1),
        .qdpo(NLW_U0_qdpo_UNCONNECTED[8:0]),
        .qdpo_ce(1'b1),
        .qdpo_clk(1'b0),
        .qdpo_rst(1'b0),
        .qdpo_srst(1'b0),
        .qspo({\^qspo [7],NLW_U0_qspo_UNCONNECTED[7],\^qspo [6:0]}),
        .qspo_ce(qspo_ce),
        .qspo_rst(1'b0),
        .qspo_srst(1'b0),
        .spo(NLW_U0_spo_UNCONNECTED[8:0]),
        .we(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_dist_mem_gen_i4,dist_mem_gen_v8_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_dist_mem_gen_i4" *) 
(* X_CORE_INFO = "dist_mem_gen_v8_0_12,Vivado 2018.3" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_dist_mem_gen_i4__5
   (a,
    clk,
    qspo_ce,
    qspo);
  input [3:0]a;
  input clk;
  input qspo_ce;
  output [8:0]qspo;

  wire [3:0]a;
  wire clk;
  wire [7:0]\^qspo ;
  wire qspo_ce;
  wire [8:0]NLW_U0_dpo_UNCONNECTED;
  wire [8:0]NLW_U0_qdpo_UNCONNECTED;
  wire [7:7]NLW_U0_qspo_UNCONNECTED;
  wire [8:0]NLW_U0_spo_UNCONNECTED;

  assign qspo[8] = \^qspo [7];
  assign qspo[7:0] = \^qspo [7:0];
  (* C_FAMILY = "zynq" *) 
  (* C_HAS_D = "0" *) 
  (* C_HAS_DPO = "0" *) 
  (* C_HAS_DPRA = "0" *) 
  (* C_HAS_I_CE = "0" *) 
  (* C_HAS_QDPO = "0" *) 
  (* C_HAS_QDPO_CE = "0" *) 
  (* C_HAS_QDPO_CLK = "0" *) 
  (* C_HAS_QDPO_RST = "0" *) 
  (* C_HAS_QDPO_SRST = "0" *) 
  (* C_HAS_WE = "0" *) 
  (* C_MEM_TYPE = "0" *) 
  (* C_PIPELINE_STAGES = "0" *) 
  (* C_QCE_JOINED = "0" *) 
  (* C_QUALIFY_WE = "0" *) 
  (* C_REG_DPRA_INPUT = "0" *) 
  (* c_addr_width = "4" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "16" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_clk = "1" *) 
  (* c_has_qspo = "1" *) 
  (* c_has_qspo_ce = "1" *) 
  (* c_has_qspo_rst = "0" *) 
  (* c_has_qspo_srst = "0" *) 
  (* c_has_spo = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_dist_mem_gen_i4.mif" *) 
  (* c_parser_type = "1" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_a_d_inputs = "0" *) 
  (* c_sync_enable = "1" *) 
  (* c_width = "9" *) 
  design_1_awgn_inv_mapping_0_0_dist_mem_gen_v8_0_12__parameterized7__5 U0
       (.a(a),
        .clk(clk),
        .d({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dpo(NLW_U0_dpo_UNCONNECTED[8:0]),
        .dpra({1'b0,1'b0,1'b0,1'b0}),
        .i_ce(1'b1),
        .qdpo(NLW_U0_qdpo_UNCONNECTED[8:0]),
        .qdpo_ce(1'b1),
        .qdpo_clk(1'b0),
        .qdpo_rst(1'b0),
        .qdpo_srst(1'b0),
        .qspo({\^qspo [7],NLW_U0_qspo_UNCONNECTED[7],\^qspo [6:0]}),
        .qspo_ce(qspo_ce),
        .qspo_rst(1'b0),
        .qspo_srst(1'b0),
        .spo(NLW_U0_spo_UNCONNECTED[8:0]),
        .we(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_dist_mem_gen_i4,dist_mem_gen_v8_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_dist_mem_gen_i4" *) 
(* X_CORE_INFO = "dist_mem_gen_v8_0_12,Vivado 2018.3" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_dist_mem_gen_i4__6
   (a,
    clk,
    qspo_ce,
    qspo);
  input [3:0]a;
  input clk;
  input qspo_ce;
  output [8:0]qspo;

  wire [3:0]a;
  wire clk;
  wire [7:0]\^qspo ;
  wire qspo_ce;
  wire [8:0]NLW_U0_dpo_UNCONNECTED;
  wire [8:0]NLW_U0_qdpo_UNCONNECTED;
  wire [7:7]NLW_U0_qspo_UNCONNECTED;
  wire [8:0]NLW_U0_spo_UNCONNECTED;

  assign qspo[8] = \^qspo [7];
  assign qspo[7:0] = \^qspo [7:0];
  (* C_FAMILY = "zynq" *) 
  (* C_HAS_D = "0" *) 
  (* C_HAS_DPO = "0" *) 
  (* C_HAS_DPRA = "0" *) 
  (* C_HAS_I_CE = "0" *) 
  (* C_HAS_QDPO = "0" *) 
  (* C_HAS_QDPO_CE = "0" *) 
  (* C_HAS_QDPO_CLK = "0" *) 
  (* C_HAS_QDPO_RST = "0" *) 
  (* C_HAS_QDPO_SRST = "0" *) 
  (* C_HAS_WE = "0" *) 
  (* C_MEM_TYPE = "0" *) 
  (* C_PIPELINE_STAGES = "0" *) 
  (* C_QCE_JOINED = "0" *) 
  (* C_QUALIFY_WE = "0" *) 
  (* C_REG_DPRA_INPUT = "0" *) 
  (* c_addr_width = "4" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "16" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_clk = "1" *) 
  (* c_has_qspo = "1" *) 
  (* c_has_qspo_ce = "1" *) 
  (* c_has_qspo_rst = "0" *) 
  (* c_has_qspo_srst = "0" *) 
  (* c_has_spo = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_dist_mem_gen_i4.mif" *) 
  (* c_parser_type = "1" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_a_d_inputs = "0" *) 
  (* c_sync_enable = "1" *) 
  (* c_width = "9" *) 
  design_1_awgn_inv_mapping_0_0_dist_mem_gen_v8_0_12__parameterized7__6 U0
       (.a(a),
        .clk(clk),
        .d({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dpo(NLW_U0_dpo_UNCONNECTED[8:0]),
        .dpra({1'b0,1'b0,1'b0,1'b0}),
        .i_ce(1'b1),
        .qdpo(NLW_U0_qdpo_UNCONNECTED[8:0]),
        .qdpo_ce(1'b1),
        .qdpo_clk(1'b0),
        .qdpo_rst(1'b0),
        .qdpo_srst(1'b0),
        .qspo({\^qspo [7],NLW_U0_qspo_UNCONNECTED[7],\^qspo [6:0]}),
        .qspo_ce(qspo_ce),
        .qspo_rst(1'b0),
        .qspo_srst(1'b0),
        .spo(NLW_U0_spo_UNCONNECTED[8:0]),
        .we(1'b0));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_f" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_f
   (A,
    clk);
  output [8:0]A;
  input clk;

  wire [8:0]A;
  wire clk;
  wire [3:0]concat2_y_net_x0;
  wire [3:0]concat2_y_net_x1;
  wire [3:0]concat2_y_net_x2;
  wire [3:0]concat2_y_net_x3;
  wire [3:0]concat2_y_net_x4;
  wire [8:0]delay5_q_net;
  wire [8:0]delay6_q_net;
  wire [8:0]delay7_q_net;
  wire [8:0]delay8_q_net;
  wire [8:0]delay9_q_net;
  wire [8:0]rom1_data_net;
  wire [8:0]rom2_data_net;
  wire [8:0]rom3_data_net;
  wire [8:0]rom4_data_net;
  wire [2:0]rom5_data_net;
  wire [8:0]rom_data_net;
  wire sel1_op_net;
  wire sel2_op_net;
  wire sel3_op_net;
  wire sel4_op_net;

  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xldelay_724 delay5
       (.clk(clk),
        .d(rom_data_net),
        .q(delay5_q_net));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xldelay_725 delay6
       (.clk(clk),
        .d(rom1_data_net),
        .q(delay6_q_net));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xldelay_726 delay7
       (.clk(clk),
        .d(rom2_data_net),
        .q(delay7_q_net));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xldelay_727 delay8
       (.clk(clk),
        .d(rom3_data_net),
        .q(delay8_q_net));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xldelay_728 delay9
       (.clk(clk),
        .d(rom4_data_net),
        .q(delay9_q_net));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_iszero iszero
       (.a(concat2_y_net_x3),
        .addra(sel1_op_net),
        .clk(clk));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_iszero1 iszero1
       (.a(concat2_y_net_x2),
        .addra(sel2_op_net),
        .clk(clk));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_iszero2 iszero2
       (.a(concat2_y_net_x1),
        .addra(sel3_op_net),
        .clk(clk));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_iszero3 iszero3
       (.a(concat2_y_net_x0),
        .addra(sel4_op_net),
        .clk(clk));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_lfsr_17_2 lfsr_17_2
       (.a(concat2_y_net_x3),
        .clk(clk));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_lfsr_25_1 lfsr_25_1
       (.a(concat2_y_net_x2),
        .clk(clk));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_lfsr_29_2 lfsr_29_2
       (.a(concat2_y_net_x1),
        .clk(clk));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_lfsr_31_2 lfsr_31_2
       (.a(concat2_y_net_x0),
        .clk(clk));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_lfsr_41_2 lfsr_41_2
       (.clk(clk),
        .x_x0(concat2_y_net_x4));
  design_1_awgn_inv_mapping_0_0_sysgen_mux_8ec07b287d_729 mux5
       (.A(A),
        .clk(clk),
        .douta(rom5_data_net),
        .\pipe_22_22_reg[0][8]_0 (delay6_q_net),
        .\pipe_22_22_reg[0][8]_1 (delay5_q_net),
        .\pipe_22_22_reg[0][8]_2 (delay8_q_net),
        .\pipe_22_22_reg[0][8]_3 (delay7_q_net),
        .q(delay9_q_net));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlsprom_dist__xdcDup__1 rom
       (.a(concat2_y_net_x3),
        .clk(clk),
        .qspo(rom_data_net));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlsprom_dist__parameterized0__xdcDup__1 rom1
       (.a(concat2_y_net_x2),
        .clk(clk),
        .qspo(rom1_data_net));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlsprom_dist__parameterized1__xdcDup__1 rom2
       (.a(concat2_y_net_x1),
        .clk(clk),
        .qspo(rom2_data_net));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlsprom_dist__parameterized2__xdcDup__1 rom3
       (.a(concat2_y_net_x0),
        .clk(clk),
        .qspo(rom3_data_net));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlsprom_dist__parameterized3__xdcDup__1 rom4
       (.clk(clk),
        .qspo(rom4_data_net),
        .x_x0(concat2_y_net_x4));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlsprom__xdcDup__1 rom5
       (.addra({sel4_op_net,sel3_op_net,sel2_op_net,sel1_op_net}),
        .clk(clk),
        .douta(rom5_data_net));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_fr1" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_fr1
   (A,
    clk);
  output [8:0]A;
  input clk;

  wire [8:0]A;
  wire clk;
  wire [3:0]concat2_y_net_x0;
  wire [3:0]concat2_y_net_x1;
  wire [3:0]concat2_y_net_x2;
  wire [3:0]concat2_y_net_x3;
  wire [3:0]concat2_y_net_x4;
  wire [8:0]delay5_q_net;
  wire [8:0]delay6_q_net;
  wire [8:0]delay7_q_net;
  wire [8:0]delay8_q_net;
  wire [8:0]delay9_q_net;
  wire [8:0]rom1_data_net;
  wire [8:0]rom2_data_net;
  wire [8:0]rom3_data_net;
  wire [8:0]rom4_data_net;
  wire [2:0]rom6_data_net;
  wire [8:0]rom_data_net;
  wire sel1_op_net;
  wire sel2_op_net;
  wire sel3_op_net;
  wire sel4_op_net;

  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xldelay_489 delay5
       (.clk(clk),
        .d(rom_data_net),
        .q(delay5_q_net));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xldelay_490 delay6
       (.clk(clk),
        .d(rom1_data_net),
        .q(delay6_q_net));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xldelay_491 delay7
       (.clk(clk),
        .d(rom2_data_net),
        .q(delay7_q_net));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xldelay_492 delay8
       (.clk(clk),
        .d(rom3_data_net),
        .q(delay8_q_net));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xldelay_493 delay9
       (.clk(clk),
        .d(rom4_data_net),
        .q(delay9_q_net));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_iszero_x0 iszero
       (.a(concat2_y_net_x2),
        .addra(sel1_op_net),
        .clk(clk));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_iszero1_x0 iszero1
       (.a(concat2_y_net_x1),
        .addra(sel2_op_net),
        .clk(clk));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_iszero2_x0 iszero2
       (.a(concat2_y_net_x0),
        .addra(sel3_op_net),
        .clk(clk));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_iszero3_x0 iszero3
       (.a(concat2_y_net_x4),
        .addra(sel4_op_net),
        .clk(clk));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_lfsr_17_2_x0 lfsr_17_2
       (.clk(clk),
        .x_x0(concat2_y_net_x3));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_lfsr_25_2 lfsr_25_2
       (.a(concat2_y_net_x2),
        .clk(clk));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_lfsr_29_2_x0 lfsr_29_2
       (.a(concat2_y_net_x1),
        .clk(clk));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_lfsr_31_2_x0 lfsr_31_2
       (.a(concat2_y_net_x0),
        .clk(clk));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_lfsr_41_2_x0 lfsr_41_2
       (.a(concat2_y_net_x4),
        .clk(clk));
  design_1_awgn_inv_mapping_0_0_sysgen_mux_8ec07b287d_494 mux5
       (.A(A),
        .clk(clk),
        .douta(rom6_data_net),
        .\pipe_22_22_reg[0][8]_0 (delay6_q_net),
        .\pipe_22_22_reg[0][8]_1 (delay5_q_net),
        .\pipe_22_22_reg[0][8]_2 (delay8_q_net),
        .\pipe_22_22_reg[0][8]_3 (delay7_q_net),
        .q(delay9_q_net));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlsprom_dist__xdcDup__2 rom
       (.a(concat2_y_net_x2),
        .clk(clk),
        .qspo(rom_data_net));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlsprom_dist__parameterized0__xdcDup__2 rom1
       (.a(concat2_y_net_x1),
        .clk(clk),
        .qspo(rom1_data_net));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlsprom_dist__parameterized1__xdcDup__2 rom2
       (.a(concat2_y_net_x0),
        .clk(clk),
        .qspo(rom2_data_net));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlsprom_dist__parameterized2__xdcDup__2 rom3
       (.a(concat2_y_net_x4),
        .clk(clk),
        .qspo(rom3_data_net));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlsprom_dist__parameterized3__xdcDup__2 rom4
       (.clk(clk),
        .qspo(rom4_data_net),
        .x_x0(concat2_y_net_x3));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlsprom__xdcDup__2 rom6
       (.addra({sel4_op_net,sel3_op_net,sel2_op_net,sel1_op_net}),
        .clk(clk),
        .douta(rom6_data_net));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_fr1_x0" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_fr1_x0
   (A,
    clk);
  output [8:0]A;
  input clk;

  wire [8:0]A;
  wire clk;
  wire [3:0]concat2_y_net_x0;
  wire [3:0]concat2_y_net_x1;
  wire [3:0]concat2_y_net_x2;
  wire [3:0]concat2_y_net_x3;
  wire [3:0]concat2_y_net_x4;
  wire [8:0]delay1_q_net;
  wire [8:0]delay2_q_net;
  wire [8:0]delay3_q_net;
  wire [8:0]delay4_q_net;
  wire [8:0]delay_q_net;
  wire [8:0]rom1_data_net;
  wire [8:0]rom2_data_net;
  wire [8:0]rom3_data_net;
  wire [8:0]rom4_data_net;
  wire [2:0]rom6_data_net;
  wire [8:0]rom_data_net;
  wire sel1_op_net;
  wire sel2_op_net;
  wire sel3_op_net;
  wire sel4_op_net;

  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xldelay_253 delay
       (.clk(clk),
        .d(rom_data_net),
        .q(delay_q_net));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xldelay_254 delay1
       (.clk(clk),
        .d(rom1_data_net),
        .q(delay1_q_net));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xldelay_255 delay2
       (.clk(clk),
        .d(rom2_data_net),
        .q(delay2_q_net));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xldelay_256 delay3
       (.clk(clk),
        .d(rom3_data_net),
        .q(delay3_q_net));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xldelay_257 delay4
       (.clk(clk),
        .d(rom4_data_net),
        .q(delay4_q_net));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_iszero_x1 iszero
       (.a(concat2_y_net_x1),
        .addra(sel1_op_net),
        .clk(clk));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_iszero1_x1 iszero1
       (.a(concat2_y_net_x0),
        .addra(sel2_op_net),
        .clk(clk));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_iszero2_x1 iszero2
       (.a(concat2_y_net_x4),
        .addra(sel3_op_net),
        .clk(clk));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_iszero3_x1 iszero3
       (.a(concat2_y_net_x3),
        .addra(sel4_op_net),
        .clk(clk));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_lfsr_17_2_x1 lfsr_17_2
       (.a(concat2_y_net_x3),
        .clk(clk));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_lfsr_25_2_x0 lfsr_25_2
       (.clk(clk),
        .x_x0(concat2_y_net_x2));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_lfsr_29_2_x1 lfsr_29_2
       (.a(concat2_y_net_x1),
        .clk(clk));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_lfsr_31_2_x1 lfsr_31_2
       (.a(concat2_y_net_x0),
        .clk(clk));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_lfsr_41_2_x1 lfsr_41_2
       (.a(concat2_y_net_x4),
        .clk(clk));
  design_1_awgn_inv_mapping_0_0_sysgen_mux_8ec07b287d_258 mux5
       (.A(A),
        .clk(clk),
        .douta(rom6_data_net),
        .\pipe_22_22_reg[0][8]_0 (delay1_q_net),
        .\pipe_22_22_reg[0][8]_1 (delay_q_net),
        .\pipe_22_22_reg[0][8]_2 (delay3_q_net),
        .\pipe_22_22_reg[0][8]_3 (delay2_q_net),
        .q(delay4_q_net));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlsprom_dist__xdcDup__3 rom
       (.a(concat2_y_net_x1),
        .clk(clk),
        .qspo(rom_data_net));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlsprom_dist__parameterized0__xdcDup__3 rom1
       (.a(concat2_y_net_x0),
        .clk(clk),
        .qspo(rom1_data_net));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlsprom_dist__parameterized1__xdcDup__3 rom2
       (.a(concat2_y_net_x4),
        .clk(clk),
        .qspo(rom2_data_net));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlsprom_dist__parameterized2__xdcDup__3 rom3
       (.a(concat2_y_net_x3),
        .clk(clk),
        .qspo(rom3_data_net));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlsprom_dist__parameterized3__xdcDup__3 rom4
       (.clk(clk),
        .qspo(rom4_data_net),
        .x_x0(concat2_y_net_x2));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlsprom__xdcDup__3 rom6
       (.addra({sel4_op_net,sel3_op_net,sel2_op_net,sel1_op_net}),
        .clk(clk),
        .douta(rom6_data_net));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_fr1_x1" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_fr1_x1
   (A,
    clk);
  output [8:0]A;
  input clk;

  wire [8:0]A;
  wire clk;
  wire [3:0]concat2_y_net_x0;
  wire [3:0]concat2_y_net_x1;
  wire [3:0]concat2_y_net_x2;
  wire [3:0]concat2_y_net_x3;
  wire [3:0]concat2_y_net_x4;
  wire [8:0]delay1_q_net;
  wire [8:0]delay2_q_net;
  wire [8:0]delay3_q_net;
  wire [8:0]delay4_q_net;
  wire [8:0]delay_q_net;
  wire [8:0]rom1_data_net;
  wire [8:0]rom2_data_net;
  wire [8:0]rom3_data_net;
  wire [8:0]rom4_data_net;
  wire [2:0]rom6_data_net;
  wire [8:0]rom_data_net;
  wire sel1_op_net;
  wire sel2_op_net;
  wire sel3_op_net;
  wire sel4_op_net;

  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xldelay delay
       (.clk(clk),
        .d(rom_data_net),
        .q(delay_q_net));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xldelay_45 delay1
       (.clk(clk),
        .d(rom1_data_net),
        .q(delay1_q_net));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xldelay_46 delay2
       (.clk(clk),
        .d(rom2_data_net),
        .q(delay2_q_net));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xldelay_47 delay3
       (.clk(clk),
        .d(rom3_data_net),
        .q(delay3_q_net));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xldelay_48 delay4
       (.clk(clk),
        .d(rom4_data_net),
        .q(delay4_q_net));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_iszero_x2 iszero
       (.a(concat2_y_net_x0),
        .addra(sel1_op_net),
        .clk(clk));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_iszero1_x2 iszero1
       (.a(concat2_y_net_x4),
        .addra(sel2_op_net),
        .clk(clk));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_iszero2_x2 iszero2
       (.a(concat2_y_net_x3),
        .addra(sel3_op_net),
        .clk(clk));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_iszero3_x2 iszero3
       (.a(concat2_y_net_x2),
        .addra(sel4_op_net),
        .clk(clk));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_lfsr_17_2_x2 lfsr_17_2
       (.a(concat2_y_net_x3),
        .clk(clk));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_lfsr_25_2_x1 lfsr_25_2
       (.a(concat2_y_net_x2),
        .clk(clk));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_lfsr_29_2_x2 lfsr_29_2
       (.clk(clk),
        .x_x0(concat2_y_net_x1));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_lfsr_31_2_x2 lfsr_31_2
       (.a(concat2_y_net_x0),
        .clk(clk));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_lfsr_41_2_x2 lfsr_41_2
       (.a(concat2_y_net_x4),
        .clk(clk));
  design_1_awgn_inv_mapping_0_0_sysgen_mux_8ec07b287d mux5
       (.A(A),
        .clk(clk),
        .douta(rom6_data_net),
        .\pipe_22_22_reg[0][8]_0 (delay1_q_net),
        .\pipe_22_22_reg[0][8]_1 (delay_q_net),
        .\pipe_22_22_reg[0][8]_2 (delay3_q_net),
        .\pipe_22_22_reg[0][8]_3 (delay2_q_net),
        .q(delay4_q_net));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlsprom_dist rom
       (.a(concat2_y_net_x0),
        .clk(clk),
        .qspo(rom_data_net));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlsprom_dist__parameterized0 rom1
       (.a(concat2_y_net_x4),
        .clk(clk),
        .qspo(rom1_data_net));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlsprom_dist__parameterized1 rom2
       (.a(concat2_y_net_x3),
        .clk(clk),
        .qspo(rom2_data_net));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlsprom_dist__parameterized2 rom3
       (.a(concat2_y_net_x2),
        .clk(clk),
        .qspo(rom3_data_net));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlsprom_dist__parameterized3 rom4
       (.clk(clk),
        .qspo(rom4_data_net),
        .x_x0(concat2_y_net_x1));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlsprom rom6
       (.addra({sel4_op_net,sel3_op_net,sel2_op_net,sel1_op_net}),
        .clk(clk),
        .douta(rom6_data_net));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_g" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_g
   (q,
    clk);
  output [9:0]q;
  input clk;

  wire clk;
  wire [7:0]concat6_y_net;
  wire [9:0]q;
  wire [9:0]rom_data_net;

  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xldelay__parameterized0_660 delay
       (.clk(clk),
        .d(rom_data_net),
        .q(q));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_lfsr_47_5 lfsr_47_5
       (.clk(clk),
        .x_x0(concat6_y_net));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlsprom__parameterized0__xdcDup__1 rom
       (.clk(clk),
        .douta(rom_data_net),
        .x_x0(concat6_y_net));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_g2" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_g2
   (q,
    clk);
  output [9:0]q;
  input clk;

  wire clk;
  wire [7:0]concat6_y_net;
  wire [9:0]q;
  wire [9:0]rom_data_net;

  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xldelay__parameterized0_427 delay
       (.clk(clk),
        .d(rom_data_net),
        .q(q));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_lfsr_47_5_x0 lfsr_47_5
       (.clk(clk),
        .x_x0(concat6_y_net));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlsprom__parameterized0__xdcDup__2 rom
       (.clk(clk),
        .douta(rom_data_net),
        .x_x0(concat6_y_net));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_g2_x0" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_g2_x0
   (q,
    clk);
  output [9:0]q;
  input clk;

  wire clk;
  wire [7:0]concat6_y_net;
  wire [9:0]q;
  wire [9:0]rom_data_net;

  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xldelay__parameterized0 delay
       (.clk(clk),
        .d(rom_data_net),
        .q(q));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_lfsr_47_5_x1 lfsr_47_5
       (.clk(clk),
        .x_x0(concat6_y_net));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlsprom__parameterized0__xdcDup__3 rom
       (.clk(clk),
        .douta(rom_data_net),
        .x_x0(concat6_y_net));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_g2_x1" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_g2_x1
   (q,
    clk);
  output [9:0]q;
  input clk;

  wire clk;
  wire [7:0]concat6_y_net;
  wire [7:0]delay1_q_net;
  wire [9:0]q;
  wire [9:0]rom_data_net;

  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xldelay__parameterized1 delay
       (.clk(clk),
        .d(rom_data_net),
        .q(q));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xldelay__parameterized2 delay1
       (.clk(clk),
        .q(delay1_q_net),
        .x_x0(concat6_y_net));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_lfsr_47_5_x2 lfsr_47_5
       (.clk(clk),
        .x_x0(concat6_y_net));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlsprom__parameterized0 rom
       (.clk(clk),
        .douta(rom_data_net),
        .q(delay1_q_net));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_iszero" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_iszero
   (addra,
    clk,
    a);
  output [0:0]addra;
  input clk;
  input [3:0]a;

  wire [3:0]a;
  wire [0:0]addra;
  wire clk;

  design_1_awgn_inv_mapping_0_0_sysgen_relational_59e1a5e0ee_878 sel1
       (.a(a),
        .addra(addra),
        .clk(clk));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_iszero1" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_iszero1
   (addra,
    clk,
    a);
  output [0:0]addra;
  input clk;
  input [3:0]a;

  wire [3:0]a;
  wire [0:0]addra;
  wire clk;

  design_1_awgn_inv_mapping_0_0_sysgen_relational_59e1a5e0ee_877 sel2
       (.a(a),
        .addra(addra),
        .clk(clk));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_iszero1_x0" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_iszero1_x0
   (addra,
    clk,
    a);
  output [0:0]addra;
  input clk;
  input [3:0]a;

  wire [3:0]a;
  wire [0:0]addra;
  wire clk;

  design_1_awgn_inv_mapping_0_0_sysgen_relational_59e1a5e0ee_644 sel2
       (.a(a),
        .addra(addra),
        .clk(clk));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_iszero1_x1" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_iszero1_x1
   (addra,
    clk,
    a);
  output [0:0]addra;
  input clk;
  input [3:0]a;

  wire [3:0]a;
  wire [0:0]addra;
  wire clk;

  design_1_awgn_inv_mapping_0_0_sysgen_relational_59e1a5e0ee_411 sel2
       (.a(a),
        .addra(addra),
        .clk(clk));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_iszero1_x2" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_iszero1_x2
   (addra,
    clk,
    a);
  output [0:0]addra;
  input clk;
  input [3:0]a;

  wire [3:0]a;
  wire [0:0]addra;
  wire clk;

  design_1_awgn_inv_mapping_0_0_sysgen_relational_59e1a5e0ee_179 sel2
       (.a(a),
        .addra(addra),
        .clk(clk));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_iszero2" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_iszero2
   (addra,
    clk,
    a);
  output [0:0]addra;
  input clk;
  input [3:0]a;

  wire [3:0]a;
  wire [0:0]addra;
  wire clk;

  design_1_awgn_inv_mapping_0_0_sysgen_relational_59e1a5e0ee_876 sel3
       (.a(a),
        .addra(addra),
        .clk(clk));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_iszero2_x0" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_iszero2_x0
   (addra,
    clk,
    a);
  output [0:0]addra;
  input clk;
  input [3:0]a;

  wire [3:0]a;
  wire [0:0]addra;
  wire clk;

  design_1_awgn_inv_mapping_0_0_sysgen_relational_59e1a5e0ee_643 sel3
       (.a(a),
        .addra(addra),
        .clk(clk));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_iszero2_x1" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_iszero2_x1
   (addra,
    clk,
    a);
  output [0:0]addra;
  input clk;
  input [3:0]a;

  wire [3:0]a;
  wire [0:0]addra;
  wire clk;

  design_1_awgn_inv_mapping_0_0_sysgen_relational_59e1a5e0ee_410 sel3
       (.a(a),
        .addra(addra),
        .clk(clk));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_iszero2_x2" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_iszero2_x2
   (addra,
    clk,
    a);
  output [0:0]addra;
  input clk;
  input [3:0]a;

  wire [3:0]a;
  wire [0:0]addra;
  wire clk;

  design_1_awgn_inv_mapping_0_0_sysgen_relational_59e1a5e0ee_178 sel3
       (.a(a),
        .addra(addra),
        .clk(clk));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_iszero3" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_iszero3
   (addra,
    clk,
    a);
  output [0:0]addra;
  input clk;
  input [3:0]a;

  wire [3:0]a;
  wire [0:0]addra;
  wire clk;

  design_1_awgn_inv_mapping_0_0_sysgen_relational_59e1a5e0ee_875 sel4
       (.a(a),
        .addra(addra),
        .clk(clk));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_iszero3_x0" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_iszero3_x0
   (addra,
    clk,
    a);
  output [0:0]addra;
  input clk;
  input [3:0]a;

  wire [3:0]a;
  wire [0:0]addra;
  wire clk;

  design_1_awgn_inv_mapping_0_0_sysgen_relational_59e1a5e0ee_642 sel4
       (.a(a),
        .addra(addra),
        .clk(clk));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_iszero3_x1" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_iszero3_x1
   (addra,
    clk,
    a);
  output [0:0]addra;
  input clk;
  input [3:0]a;

  wire [3:0]a;
  wire [0:0]addra;
  wire clk;

  design_1_awgn_inv_mapping_0_0_sysgen_relational_59e1a5e0ee_409 sel4
       (.a(a),
        .addra(addra),
        .clk(clk));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_iszero3_x2" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_iszero3_x2
   (addra,
    clk,
    a);
  output [0:0]addra;
  input clk;
  input [3:0]a;

  wire [3:0]a;
  wire [0:0]addra;
  wire clk;

  design_1_awgn_inv_mapping_0_0_sysgen_relational_59e1a5e0ee sel4
       (.a(a),
        .addra(addra),
        .clk(clk));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_iszero_x0" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_iszero_x0
   (addra,
    clk,
    a);
  output [0:0]addra;
  input clk;
  input [3:0]a;

  wire [3:0]a;
  wire [0:0]addra;
  wire clk;

  design_1_awgn_inv_mapping_0_0_sysgen_relational_59e1a5e0ee_645 sel1
       (.a(a),
        .addra(addra),
        .clk(clk));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_iszero_x1" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_iszero_x1
   (addra,
    clk,
    a);
  output [0:0]addra;
  input clk;
  input [3:0]a;

  wire [3:0]a;
  wire [0:0]addra;
  wire clk;

  design_1_awgn_inv_mapping_0_0_sysgen_relational_59e1a5e0ee_412 sel1
       (.a(a),
        .addra(addra),
        .clk(clk));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_iszero_x2" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_iszero_x2
   (addra,
    clk,
    a);
  output [0:0]addra;
  input clk;
  input [3:0]a;

  wire [3:0]a;
  wire [0:0]addra;
  wire clk;

  design_1_awgn_inv_mapping_0_0_sysgen_relational_59e1a5e0ee_180 sel1
       (.a(a),
        .addra(addra),
        .clk(clk));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_lfsr_17_2" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_lfsr_17_2
   (a,
    clk);
  output [3:0]a;
  input clk;

  wire [3:0]a;
  wire addressable_shift_register_q_net;
  wire addressable_shift_register_q_net_x0;
  wire addressable_shift_register_q_net_x1;
  wire addressable_shift_register_q_net_x2;
  wire clk;
  wire logical1_y_net;
  wire logical2_y_net;
  wire logical3_y_net;
  wire logical_y_net;

  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister__parameterized0_847 x
       (.a(a[3]),
        .clk(clk),
        .z_4(addressable_shift_register_q_net_x1));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_x1 x1
       (.a(a[0]),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (logical2_y_net),
        .x(logical_y_net),
        .z_3(addressable_shift_register_q_net_x0));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister__parameterized0_848 x2
       (.a(a[2]),
        .clk(clk),
        .z_3(addressable_shift_register_q_net_x2));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister__parameterized0_849 x3
       (.a(a[1]),
        .clk(clk),
        .z_3(addressable_shift_register_q_net_x0));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister__parameterized0_850 x4
       (.a(a[0]),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (a[3]),
        .x(logical1_y_net),
        .z_3(addressable_shift_register_q_net));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_x5 x5
       (.a(a[2]),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (logical2_y_net),
        .x(logical_y_net),
        .z_4(addressable_shift_register_q_net_x1));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_x6 x6
       (.a(a[1]),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (logical1_y_net),
        .x(logical3_y_net),
        .z_3(addressable_shift_register_q_net_x2));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_x7 x7
       (.clk(clk),
        .x(logical3_y_net),
        .z_3(addressable_shift_register_q_net));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_lfsr_17_2_x0" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_lfsr_17_2_x0
   (x_x0,
    clk);
  output [3:0]x_x0;
  input clk;

  wire addressable_shift_register_q_net;
  wire addressable_shift_register_q_net_x0;
  wire addressable_shift_register_q_net_x1;
  wire addressable_shift_register_q_net_x2;
  wire clk;
  wire logical1_y_net;
  wire logical2_y_net;
  wire logical3_y_net;
  wire logical_y_net;
  wire [3:0]x_x0;

  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister_614 x
       (.clk(clk),
        .x_x0(x_x0[3]),
        .z_4(addressable_shift_register_q_net_x1));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_x31 x1
       (.clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (logical2_y_net),
        .x(logical_y_net),
        .x_x0(x_x0[0]),
        .z_3(addressable_shift_register_q_net_x0));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister__parameterized0_615 x2
       (.clk(clk),
        .x_x0(x_x0[2]),
        .z_3(addressable_shift_register_q_net_x2));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister__parameterized0_616 x3
       (.clk(clk),
        .x_x0(x_x0[1]),
        .z_3(addressable_shift_register_q_net_x0));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister_617 x4
       (.clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (x_x0[3]),
        .x(logical1_y_net),
        .x_x0(x_x0[0]),
        .z_3(addressable_shift_register_q_net));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_x32 x5
       (.clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (logical2_y_net),
        .x(logical_y_net),
        .x_x0(x_x0[2]),
        .z_4(addressable_shift_register_q_net_x1));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_x33 x6
       (.clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (logical1_y_net),
        .x(logical3_y_net),
        .x_x0(x_x0[1]),
        .z_3(addressable_shift_register_q_net_x2));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_x34 x7
       (.clk(clk),
        .x(logical3_y_net),
        .z_3(addressable_shift_register_q_net));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_lfsr_17_2_x1" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_lfsr_17_2_x1
   (a,
    clk);
  output [3:0]a;
  input clk;

  wire [3:0]a;
  wire addressable_shift_register_q_net;
  wire addressable_shift_register_q_net_x0;
  wire addressable_shift_register_q_net_x1;
  wire addressable_shift_register_q_net_x2;
  wire clk;
  wire logical1_y_net;
  wire logical2_y_net;
  wire logical3_y_net;
  wire logical_y_net;

  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister__parameterized0_381 x
       (.a(a[3]),
        .clk(clk),
        .z_4(addressable_shift_register_q_net_x1));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_x59 x1
       (.a(a[0]),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (logical2_y_net),
        .x(logical_y_net),
        .z_3(addressable_shift_register_q_net_x0));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister__parameterized0_382 x2
       (.a(a[2]),
        .clk(clk),
        .z_3(addressable_shift_register_q_net_x2));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister__parameterized0_383 x3
       (.a(a[1]),
        .clk(clk),
        .z_3(addressable_shift_register_q_net_x0));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister__parameterized0_384 x4
       (.a(a[0]),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (a[3]),
        .x(logical1_y_net),
        .z_3(addressable_shift_register_q_net));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_x60 x5
       (.a(a[2]),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (logical2_y_net),
        .x(logical_y_net),
        .z_4(addressable_shift_register_q_net_x1));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_x61 x6
       (.a(a[1]),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (logical1_y_net),
        .x(logical3_y_net),
        .z_3(addressable_shift_register_q_net_x2));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_x62 x7
       (.clk(clk),
        .x(logical3_y_net),
        .z_3(addressable_shift_register_q_net));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_lfsr_17_2_x2" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_lfsr_17_2_x2
   (a,
    clk);
  output [3:0]a;
  input clk;

  wire [3:0]a;
  wire addressable_shift_register_q_net;
  wire addressable_shift_register_q_net_x0;
  wire addressable_shift_register_q_net_x1;
  wire addressable_shift_register_q_net_x2;
  wire clk;
  wire logical1_y_net;
  wire logical2_y_net;
  wire logical3_y_net;
  wire logical_y_net;

  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister__parameterized0_152 x
       (.a(a[3]),
        .clk(clk),
        .z_4(addressable_shift_register_q_net_x1));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_x87 x1
       (.a(a[0]),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (logical2_y_net),
        .x(logical_y_net),
        .z_3(addressable_shift_register_q_net_x0));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister__parameterized0_153 x2
       (.a(a[2]),
        .clk(clk),
        .z_3(addressable_shift_register_q_net_x2));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister_154 x3
       (.a(a[1]),
        .clk(clk),
        .z_3(addressable_shift_register_q_net_x0));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister__parameterized0_155 x4
       (.a(a[0]),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (a[3]),
        .x(logical1_y_net),
        .z_3(addressable_shift_register_q_net));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_x88 x5
       (.a(a[2]),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (logical2_y_net),
        .x(logical_y_net),
        .z_4(addressable_shift_register_q_net_x1));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_x89 x6
       (.a(a[1]),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (logical1_y_net),
        .x(logical3_y_net),
        .z_3(addressable_shift_register_q_net_x2));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_x90 x7
       (.clk(clk),
        .x(logical3_y_net),
        .z_3(addressable_shift_register_q_net));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_lfsr_25_1" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_lfsr_25_1
   (a,
    clk);
  output [3:0]a;
  input clk;

  wire [3:0]a;
  wire addressable_shift_register_q_net;
  wire addressable_shift_register_q_net_x0;
  wire addressable_shift_register_q_net_x1;
  wire addressable_shift_register_q_net_x2;
  wire clk;
  wire logical1_y_net;
  wire logical2_y_net;
  wire logical3_y_net;
  wire logical_y_net;

  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister__parameterized0_820 x
       (.a(a[3]),
        .clk(clk),
        .z_6(addressable_shift_register_q_net_x1));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_x2 x1
       (.a(a[0]),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (logical2_y_net),
        .x(logical_y_net),
        .z_5(addressable_shift_register_q_net_x0));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister__parameterized0_821 x2
       (.a(a[2]),
        .clk(clk),
        .z_5(addressable_shift_register_q_net_x2));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister__parameterized0_822 x3
       (.a(a[1]),
        .clk(clk),
        .z_5(addressable_shift_register_q_net_x0));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister_823 x4
       (.a(a[0]),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (a[3]),
        .x(logical1_y_net),
        .z_5(addressable_shift_register_q_net));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_x8 x5
       (.a(a[2]),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (logical2_y_net),
        .x(logical_y_net),
        .z_6(addressable_shift_register_q_net_x1));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_x9 x6
       (.a(a[1]),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (logical1_y_net),
        .x(logical3_y_net),
        .z_5(addressable_shift_register_q_net_x2));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_x10 x7
       (.clk(clk),
        .x(logical3_y_net),
        .z_5(addressable_shift_register_q_net));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_lfsr_25_2" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_lfsr_25_2
   (a,
    clk);
  output [3:0]a;
  input clk;

  wire [3:0]a;
  wire addressable_shift_register_q_net;
  wire addressable_shift_register_q_net_x0;
  wire addressable_shift_register_q_net_x1;
  wire addressable_shift_register_q_net_x2;
  wire clk;
  wire logical1_y_net;
  wire logical2_y_net;
  wire logical3_y_net;
  wire logical_y_net;

  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister_586 x
       (.a(a[3]),
        .clk(clk),
        .z_6(addressable_shift_register_q_net_x1));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_x35 x1
       (.a(a[0]),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (logical2_y_net),
        .x(logical_y_net),
        .z_5(addressable_shift_register_q_net_x0));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister_587 x2
       (.a(a[2]),
        .clk(clk),
        .z_5(addressable_shift_register_q_net_x2));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister__parameterized0_588 x3
       (.a(a[1]),
        .clk(clk),
        .z_5(addressable_shift_register_q_net_x0));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister__parameterized0_589 x4
       (.a(a[0]),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (a[3]),
        .x(logical1_y_net),
        .z_5(addressable_shift_register_q_net));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_x36 x5
       (.a(a[2]),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (logical2_y_net),
        .x(logical_y_net),
        .z_6(addressable_shift_register_q_net_x1));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_x37 x6
       (.a(a[1]),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (logical1_y_net),
        .x(logical3_y_net),
        .z_5(addressable_shift_register_q_net_x2));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_x38 x7
       (.clk(clk),
        .x(logical3_y_net),
        .z_5(addressable_shift_register_q_net));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_lfsr_25_2_x0" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_lfsr_25_2_x0
   (x_x0,
    clk);
  output [3:0]x_x0;
  input clk;

  wire addressable_shift_register_q_net;
  wire addressable_shift_register_q_net_x0;
  wire addressable_shift_register_q_net_x1;
  wire addressable_shift_register_q_net_x2;
  wire clk;
  wire logical1_y_net;
  wire logical2_y_net;
  wire logical3_y_net;
  wire logical_y_net;
  wire [3:0]x_x0;

  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister_353 x
       (.clk(clk),
        .x_x0(x_x0[3]),
        .z_6(addressable_shift_register_q_net_x1));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_x63 x1
       (.clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (logical2_y_net),
        .x(logical_y_net),
        .x_x0(x_x0[0]),
        .z_5(addressable_shift_register_q_net_x0));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister__parameterized0_354 x2
       (.clk(clk),
        .x_x0(x_x0[2]),
        .z_5(addressable_shift_register_q_net_x2));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister_355 x3
       (.clk(clk),
        .x_x0(x_x0[1]),
        .z_5(addressable_shift_register_q_net_x0));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister_356 x4
       (.clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (x_x0[3]),
        .x(logical1_y_net),
        .x_x0(x_x0[0]),
        .z_5(addressable_shift_register_q_net));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_x64 x5
       (.clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (logical2_y_net),
        .x(logical_y_net),
        .x_x0(x_x0[2]),
        .z_6(addressable_shift_register_q_net_x1));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_x65 x6
       (.clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (logical1_y_net),
        .x(logical3_y_net),
        .x_x0(x_x0[1]),
        .z_5(addressable_shift_register_q_net_x2));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_x66 x7
       (.clk(clk),
        .x(logical3_y_net),
        .z_5(addressable_shift_register_q_net));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_lfsr_25_2_x1" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_lfsr_25_2_x1
   (a,
    clk);
  output [3:0]a;
  input clk;

  wire [3:0]a;
  wire addressable_shift_register_q_net;
  wire addressable_shift_register_q_net_x0;
  wire addressable_shift_register_q_net_x1;
  wire addressable_shift_register_q_net_x2;
  wire clk;
  wire logical1_y_net;
  wire logical2_y_net;
  wire logical3_y_net;
  wire logical_y_net;

  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister_125 x
       (.a(a[3]),
        .clk(clk),
        .z_6(addressable_shift_register_q_net_x1));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_x91 x1
       (.a(a[0]),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (logical2_y_net),
        .x(logical_y_net),
        .z_5(addressable_shift_register_q_net_x0));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister_126 x2
       (.a(a[2]),
        .clk(clk),
        .z_5(addressable_shift_register_q_net_x2));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister__parameterized0_127 x3
       (.a(a[1]),
        .clk(clk),
        .z_5(addressable_shift_register_q_net_x0));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister_128 x4
       (.a(a[0]),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (a[3]),
        .x(logical1_y_net),
        .z_5(addressable_shift_register_q_net));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_x92 x5
       (.a(a[2]),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (logical2_y_net),
        .x(logical_y_net),
        .z_6(addressable_shift_register_q_net_x1));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_x93 x6
       (.a(a[1]),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (logical1_y_net),
        .x(logical3_y_net),
        .z_5(addressable_shift_register_q_net_x2));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_x94 x7
       (.clk(clk),
        .x(logical3_y_net),
        .z_5(addressable_shift_register_q_net));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_lfsr_29_2" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_lfsr_29_2
   (a,
    clk);
  output [3:0]a;
  input clk;

  wire [3:0]a;
  wire addressable_shift_register_q_net;
  wire addressable_shift_register_q_net_x0;
  wire addressable_shift_register_q_net_x1;
  wire addressable_shift_register_q_net_x2;
  wire clk;
  wire logical1_y_net;
  wire logical2_y_net;
  wire logical3_y_net;
  wire logical_y_net;

  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister__parameterized0_793 x
       (.a(a[3]),
        .clk(clk),
        .z_7(addressable_shift_register_q_net_x0));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister_794 x2
       (.a(a[2]),
        .clk(clk),
        .z_6(addressable_shift_register_q_net_x1));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister__parameterized0_795 x3
       (.a(a[1]),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (a[3]),
        .x(logical1_y_net),
        .z_6(addressable_shift_register_q_net_x2));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister_796 x4
       (.a(a[0]),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (a[2]),
        .x(logical2_y_net),
        .z_6(addressable_shift_register_q_net));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_x11 x5
       (.a(a[1]),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (logical_y_net),
        .x(logical3_y_net),
        .z_7(addressable_shift_register_q_net_x0));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_x12 x6
       (.a(a[0]),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (logical_y_net),
        .x(logical1_y_net),
        .z_6(addressable_shift_register_q_net_x1));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_x13 x7
       (.clk(clk),
        .x(logical2_y_net),
        .z_6(addressable_shift_register_q_net_x2));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_x14 x8
       (.clk(clk),
        .x(logical3_y_net),
        .z_6(addressable_shift_register_q_net));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_lfsr_29_2_x0" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_lfsr_29_2_x0
   (a,
    clk);
  output [3:0]a;
  input clk;

  wire [3:0]a;
  wire addressable_shift_register_q_net;
  wire addressable_shift_register_q_net_x0;
  wire addressable_shift_register_q_net_x1;
  wire addressable_shift_register_q_net_x2;
  wire clk;
  wire logical1_y_net;
  wire logical2_y_net;
  wire logical3_y_net;
  wire logical_y_net;

  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister_559 x
       (.a(a[3]),
        .clk(clk),
        .z_7(addressable_shift_register_q_net_x0));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister_560 x2
       (.a(a[2]),
        .clk(clk),
        .z_6(addressable_shift_register_q_net_x1));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister_561 x3
       (.a(a[1]),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (a[3]),
        .x(logical1_y_net),
        .z_6(addressable_shift_register_q_net_x2));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister__parameterized0_562 x4
       (.a(a[0]),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (a[2]),
        .x(logical2_y_net),
        .z_6(addressable_shift_register_q_net));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_x39 x5
       (.a(a[1]),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (logical_y_net),
        .x(logical3_y_net),
        .z_7(addressable_shift_register_q_net_x0));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_x40 x6
       (.a(a[0]),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (logical_y_net),
        .x(logical1_y_net),
        .z_6(addressable_shift_register_q_net_x1));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_x41 x7
       (.clk(clk),
        .x(logical2_y_net),
        .z_6(addressable_shift_register_q_net_x2));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_x42 x8
       (.clk(clk),
        .x(logical3_y_net),
        .z_6(addressable_shift_register_q_net));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_lfsr_29_2_x1" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_lfsr_29_2_x1
   (a,
    clk);
  output [3:0]a;
  input clk;

  wire [3:0]a;
  wire addressable_shift_register_q_net;
  wire addressable_shift_register_q_net_x0;
  wire addressable_shift_register_q_net_x1;
  wire addressable_shift_register_q_net_x2;
  wire clk;
  wire logical1_y_net;
  wire logical2_y_net;
  wire logical3_y_net;
  wire logical_y_net;

  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister__parameterized0_325 x
       (.a(a[3]),
        .clk(clk),
        .z_7(addressable_shift_register_q_net_x0));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister__parameterized0_326 x2
       (.a(a[2]),
        .clk(clk),
        .z_6(addressable_shift_register_q_net_x1));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister_327 x3
       (.a(a[1]),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (a[3]),
        .x(logical1_y_net),
        .z_6(addressable_shift_register_q_net_x2));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister__parameterized0_328 x4
       (.a(a[0]),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (a[2]),
        .x(logical2_y_net),
        .z_6(addressable_shift_register_q_net));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_x67 x5
       (.a(a[1]),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (logical_y_net),
        .x(logical3_y_net),
        .z_7(addressable_shift_register_q_net_x0));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_x68 x6
       (.a(a[0]),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (logical_y_net),
        .x(logical1_y_net),
        .z_6(addressable_shift_register_q_net_x1));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_x69 x7
       (.clk(clk),
        .x(logical2_y_net),
        .z_6(addressable_shift_register_q_net_x2));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_x70 x8
       (.clk(clk),
        .x(logical3_y_net),
        .z_6(addressable_shift_register_q_net));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_lfsr_29_2_x2" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_lfsr_29_2_x2
   (x_x0,
    clk);
  output [3:0]x_x0;
  input clk;

  wire addressable_shift_register_q_net;
  wire addressable_shift_register_q_net_x0;
  wire addressable_shift_register_q_net_x1;
  wire addressable_shift_register_q_net_x2;
  wire clk;
  wire logical1_y_net;
  wire logical2_y_net;
  wire logical3_y_net;
  wire logical_y_net;
  wire [3:0]x_x0;

  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister_98 x
       (.clk(clk),
        .x_x0(x_x0[3]),
        .z_7(addressable_shift_register_q_net_x0));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister__parameterized0_99 x2
       (.clk(clk),
        .x_x0(x_x0[2]),
        .z_6(addressable_shift_register_q_net_x1));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister_100 x3
       (.clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (x_x0[3]),
        .x(logical1_y_net),
        .x_x0(x_x0[1]),
        .z_6(addressable_shift_register_q_net_x2));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister__parameterized0_101 x4
       (.clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (x_x0[2]),
        .x(logical2_y_net),
        .x_x0(x_x0[0]),
        .z_6(addressable_shift_register_q_net));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_x95 x5
       (.clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (logical_y_net),
        .x(logical3_y_net),
        .x_x0(x_x0[1]),
        .z_7(addressable_shift_register_q_net_x0));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_x96 x6
       (.clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (logical_y_net),
        .x(logical1_y_net),
        .x_x0(x_x0[0]),
        .z_6(addressable_shift_register_q_net_x1));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_x97 x7
       (.clk(clk),
        .x(logical2_y_net),
        .z_6(addressable_shift_register_q_net_x2));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_x98 x8
       (.clk(clk),
        .x(logical3_y_net),
        .z_6(addressable_shift_register_q_net));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_lfsr_31_2" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_lfsr_31_2
   (a,
    clk);
  output [3:0]a;
  input clk;

  wire [3:0]a;
  wire addressable_shift_register_q_net;
  wire addressable_shift_register_q_net_x0;
  wire addressable_shift_register_q_net_x1;
  wire addressable_shift_register_q_net_x2;
  wire clk;
  wire logical1_y_net;
  wire logical2_y_net;
  wire logical3_y_net;
  wire logical_y_net;

  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister__parameterized0_769 x
       (.a(a[3]),
        .clk(clk),
        .z_7(addressable_shift_register_q_net_x0));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister__parameterized0_770 x2
       (.a(a[2]),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (addressable_shift_register_q_net_x0),
        .x(logical_y_net),
        .z_7(addressable_shift_register_q_net_x1));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister__parameterized0_771 x3
       (.a(a[1]),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (addressable_shift_register_q_net_x1),
        .x(logical1_y_net),
        .z_7(addressable_shift_register_q_net_x2));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister_772 x4
       (.a(a[0]),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (logical3_y_net),
        .\fd_prim_array[0].set_comp.fdse_comp (a[3]),
        .x(logical2_y_net),
        .z_6(addressable_shift_register_q_net),
        .z_7(addressable_shift_register_q_net_x2));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_x17 x5
       (.clk(clk),
        .x(logical_y_net),
        .z_7(addressable_shift_register_q_net_x0));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_x18 x6
       (.clk(clk),
        .x(logical1_y_net),
        .z_7(addressable_shift_register_q_net_x1));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_x19 x7
       (.clk(clk),
        .x(logical2_y_net),
        .z_7(addressable_shift_register_q_net_x2));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_x15 x8
       (.clk(clk),
        .x(logical3_y_net),
        .z_6(addressable_shift_register_q_net));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_lfsr_31_2_x0" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_lfsr_31_2_x0
   (a,
    clk);
  output [3:0]a;
  input clk;

  wire [3:0]a;
  wire addressable_shift_register_q_net;
  wire addressable_shift_register_q_net_x0;
  wire addressable_shift_register_q_net_x1;
  wire addressable_shift_register_q_net_x2;
  wire clk;
  wire logical1_y_net;
  wire logical2_y_net;
  wire logical3_y_net;
  wire logical_y_net;

  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister_534 x
       (.a(a[3]),
        .clk(clk),
        .z_7(addressable_shift_register_q_net_x0));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister__parameterized0_535 x2
       (.a(a[2]),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (addressable_shift_register_q_net_x0),
        .x(logical_y_net),
        .z_7(addressable_shift_register_q_net_x1));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister_536 x3
       (.a(a[1]),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (addressable_shift_register_q_net_x1),
        .x(logical1_y_net),
        .z_7(addressable_shift_register_q_net_x2));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister_537 x4
       (.a(a[0]),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (logical3_y_net),
        .\fd_prim_array[0].rst_comp.fdre_comp_0 (a[3]),
        .x(logical2_y_net),
        .z_6(addressable_shift_register_q_net),
        .z_7(addressable_shift_register_q_net_x2));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_x43 x5
       (.clk(clk),
        .x(logical_y_net),
        .z_7(addressable_shift_register_q_net_x0));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_x44 x6
       (.clk(clk),
        .x(logical1_y_net),
        .z_7(addressable_shift_register_q_net_x1));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_x45 x7
       (.clk(clk),
        .x(logical2_y_net),
        .z_7(addressable_shift_register_q_net_x2));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_x46 x8
       (.clk(clk),
        .x(logical3_y_net),
        .z_6(addressable_shift_register_q_net));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_lfsr_31_2_x1" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_lfsr_31_2_x1
   (a,
    clk);
  output [3:0]a;
  input clk;

  wire [3:0]a;
  wire addressable_shift_register_q_net;
  wire addressable_shift_register_q_net_x0;
  wire addressable_shift_register_q_net_x1;
  wire addressable_shift_register_q_net_x2;
  wire clk;
  wire logical1_y_net;
  wire logical2_y_net;
  wire logical3_y_net;
  wire logical_y_net;

  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister__parameterized0_298 x
       (.a(a[3]),
        .clk(clk),
        .z_7(addressable_shift_register_q_net_x0));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister__parameterized0_299 x2
       (.a(a[2]),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (addressable_shift_register_q_net_x0),
        .x(logical_y_net),
        .z_7(addressable_shift_register_q_net_x1));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister__parameterized0_300 x3
       (.a(a[1]),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (addressable_shift_register_q_net_x1),
        .x(logical1_y_net),
        .z_7(addressable_shift_register_q_net_x2));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister__parameterized0_301 x4
       (.a(a[0]),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (logical3_y_net),
        .\fd_prim_array[0].set_comp.fdse_comp_0 (a[3]),
        .x(logical2_y_net),
        .z_6(addressable_shift_register_q_net),
        .z_7(addressable_shift_register_q_net_x2));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_x71 x5
       (.clk(clk),
        .x(logical_y_net),
        .z_7(addressable_shift_register_q_net_x0));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_x72 x6
       (.clk(clk),
        .x(logical1_y_net),
        .z_7(addressable_shift_register_q_net_x1));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_x73 x7
       (.clk(clk),
        .x(logical2_y_net),
        .z_7(addressable_shift_register_q_net_x2));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_x74 x8
       (.clk(clk),
        .x(logical3_y_net),
        .z_6(addressable_shift_register_q_net));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_lfsr_31_2_x2" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_lfsr_31_2_x2
   (a,
    clk);
  output [3:0]a;
  input clk;

  wire [3:0]a;
  wire addressable_shift_register_q_net;
  wire addressable_shift_register_q_net_x0;
  wire addressable_shift_register_q_net_x1;
  wire addressable_shift_register_q_net_x2;
  wire clk;
  wire logical1_y_net;
  wire logical2_y_net;
  wire logical3_y_net;
  wire logical_y_net;

  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister_73 x
       (.a(a[3]),
        .clk(clk),
        .z_7(addressable_shift_register_q_net_x0));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister_74 x2
       (.a(a[2]),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (addressable_shift_register_q_net_x0),
        .x(logical_y_net),
        .z_7(addressable_shift_register_q_net_x1));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister_75 x3
       (.a(a[1]),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (addressable_shift_register_q_net_x1),
        .x(logical1_y_net),
        .z_7(addressable_shift_register_q_net_x2));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister__parameterized0_76 x4
       (.a(a[0]),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (logical3_y_net),
        .\fd_prim_array[0].set_comp.fdse_comp_0 (a[3]),
        .x(logical2_y_net),
        .z_6(addressable_shift_register_q_net),
        .z_7(addressable_shift_register_q_net_x2));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_x99 x5
       (.clk(clk),
        .x(logical_y_net),
        .z_7(addressable_shift_register_q_net_x0));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_x100 x6
       (.clk(clk),
        .x(logical1_y_net),
        .z_7(addressable_shift_register_q_net_x1));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_x101 x7
       (.clk(clk),
        .x(logical2_y_net),
        .z_7(addressable_shift_register_q_net_x2));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_x102 x8
       (.clk(clk),
        .x(logical3_y_net),
        .z_6(addressable_shift_register_q_net));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_lfsr_41_2" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_lfsr_41_2
   (x_x0,
    clk);
  output [3:0]x_x0;
  input clk;

  wire addressable_shift_register_q_net;
  wire addressable_shift_register_q_net_x0;
  wire addressable_shift_register_q_net_x1;
  wire addressable_shift_register_q_net_x2;
  wire clk;
  wire logical1_y_net;
  wire logical2_y_net;
  wire logical3_y_net;
  wire logical_y_net;
  wire [3:0]x_x0;

  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister__parameterized0_745 x
       (.clk(clk),
        .x_x0(x_x0[3]),
        .z_10(addressable_shift_register_q_net_x1));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_x20 x1
       (.clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (logical1_y_net),
        .x(logical3_y_net),
        .x_x0(x_x0[1]),
        .z_9(addressable_shift_register_q_net_x0));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister__parameterized0_746 x2
       (.clk(clk),
        .x_x0(x_x0[2]),
        .z_9(addressable_shift_register_q_net_x0));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister_747 x3
       (.clk(clk),
        .x_x0(x_x0[1]),
        .z_9(addressable_shift_register_q_net_x2));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister_748 x4
       (.clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (logical1_y_net),
        .\fd_prim_array[0].set_comp.fdse_comp (x_x0[3]),
        .x_x0(x_x0[0]),
        .z_9(addressable_shift_register_q_net));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_x21 x5
       (.clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (logical_y_net),
        .x(logical2_y_net),
        .x_x0(x_x0[2]),
        .z_10(addressable_shift_register_q_net_x1));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_x22 x6
       (.clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (logical_y_net),
        .x(logical2_y_net),
        .x_x0(x_x0[0]),
        .z_9(addressable_shift_register_q_net_x2));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_x23 x7
       (.clk(clk),
        .x(logical3_y_net),
        .z_9(addressable_shift_register_q_net));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_lfsr_41_2_x0" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_lfsr_41_2_x0
   (a,
    clk);
  output [3:0]a;
  input clk;

  wire [3:0]a;
  wire addressable_shift_register_q_net;
  wire addressable_shift_register_q_net_x0;
  wire addressable_shift_register_q_net_x1;
  wire addressable_shift_register_q_net_x2;
  wire clk;
  wire logical1_y_net;
  wire logical2_y_net;
  wire logical3_y_net;
  wire logical_y_net;

  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister__parameterized0_510 x
       (.a(a[3]),
        .clk(clk),
        .z_10(addressable_shift_register_q_net_x1));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_x47 x1
       (.a(a[1]),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (logical1_y_net),
        .x(logical3_y_net),
        .z_9(addressable_shift_register_q_net_x0));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister__parameterized0_511 x2
       (.a(a[2]),
        .clk(clk),
        .z_9(addressable_shift_register_q_net_x0));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister_512 x3
       (.a(a[1]),
        .clk(clk),
        .z_9(addressable_shift_register_q_net_x2));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister_513 x4
       (.a(a[0]),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (logical1_y_net),
        .\fd_prim_array[0].rst_comp.fdre_comp_0 (a[3]),
        .z_9(addressable_shift_register_q_net));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_x48 x5
       (.a(a[2]),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (logical_y_net),
        .x(logical2_y_net),
        .z_10(addressable_shift_register_q_net_x1));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_x49 x6
       (.a(a[0]),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (logical_y_net),
        .x(logical2_y_net),
        .z_9(addressable_shift_register_q_net_x2));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_x50 x7
       (.clk(clk),
        .x(logical3_y_net),
        .z_9(addressable_shift_register_q_net));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_lfsr_41_2_x1" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_lfsr_41_2_x1
   (a,
    clk);
  output [3:0]a;
  input clk;

  wire [3:0]a;
  wire addressable_shift_register_q_net;
  wire addressable_shift_register_q_net_x0;
  wire addressable_shift_register_q_net_x1;
  wire addressable_shift_register_q_net_x2;
  wire clk;
  wire logical1_y_net;
  wire logical2_y_net;
  wire logical3_y_net;
  wire logical_y_net;

  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister__parameterized0_274 x
       (.a(a[3]),
        .clk(clk),
        .z_10(addressable_shift_register_q_net_x1));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_x75 x1
       (.a(a[1]),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (logical1_y_net),
        .x(logical3_y_net),
        .z_9(addressable_shift_register_q_net_x0));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister_275 x2
       (.a(a[2]),
        .clk(clk),
        .z_9(addressable_shift_register_q_net_x0));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister_276 x3
       (.a(a[1]),
        .clk(clk),
        .z_9(addressable_shift_register_q_net_x2));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister__parameterized0_277 x4
       (.a(a[0]),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (logical1_y_net),
        .\fd_prim_array[0].set_comp.fdse_comp_0 (a[3]),
        .z_9(addressable_shift_register_q_net));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_x76 x5
       (.a(a[2]),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (logical_y_net),
        .x(logical2_y_net),
        .z_10(addressable_shift_register_q_net_x1));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_x77 x6
       (.a(a[0]),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (logical_y_net),
        .x(logical2_y_net),
        .z_9(addressable_shift_register_q_net_x2));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_x78 x7
       (.clk(clk),
        .x(logical3_y_net),
        .z_9(addressable_shift_register_q_net));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_lfsr_41_2_x2" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_lfsr_41_2_x2
   (a,
    clk);
  output [3:0]a;
  input clk;

  wire [3:0]a;
  wire addressable_shift_register_q_net;
  wire addressable_shift_register_q_net_x0;
  wire addressable_shift_register_q_net_x1;
  wire addressable_shift_register_q_net_x2;
  wire clk;
  wire logical1_y_net;
  wire logical2_y_net;
  wire logical3_y_net;
  wire logical_y_net;

  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister_49 x
       (.a(a[3]),
        .clk(clk),
        .z_10(addressable_shift_register_q_net_x1));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_x103 x1
       (.a(a[1]),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (logical1_y_net),
        .x(logical3_y_net),
        .z_9(addressable_shift_register_q_net_x0));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister_50 x2
       (.a(a[2]),
        .clk(clk),
        .z_9(addressable_shift_register_q_net_x0));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister_51 x3
       (.a(a[1]),
        .clk(clk),
        .z_9(addressable_shift_register_q_net_x2));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister_52 x4
       (.a(a[0]),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (logical1_y_net),
        .\fd_prim_array[0].set_comp.fdse_comp (a[3]),
        .z_9(addressable_shift_register_q_net));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_x104 x5
       (.a(a[2]),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (logical_y_net),
        .x(logical2_y_net),
        .z_10(addressable_shift_register_q_net_x1));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_x105 x6
       (.a(a[0]),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (logical_y_net),
        .x(logical2_y_net),
        .z_9(addressable_shift_register_q_net_x2));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_x106 x7
       (.clk(clk),
        .x(logical3_y_net),
        .z_9(addressable_shift_register_q_net));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_lfsr_47_5" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_lfsr_47_5
   (x_x0,
    clk);
  output [7:0]x_x0;
  input clk;

  wire addressable_shift_register_q_net;
  wire addressable_shift_register_q_net_x0;
  wire addressable_shift_register_q_net_x1;
  wire addressable_shift_register_q_net_x2;
  wire addressable_shift_register_q_net_x3;
  wire addressable_shift_register_q_net_x4;
  wire addressable_shift_register_q_net_x5;
  wire addressable_shift_register_q_net_x6;
  wire clk;
  wire logical1_y_net;
  wire logical2_y_net;
  wire logical3_y_net;
  wire logical4_y_net;
  wire logical5_y_net;
  wire logical6_y_net;
  wire logical7_y_net;
  wire logical_y_net;
  wire [7:0]x_x0;

  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister_666 x
       (.clk(clk),
        .x_x0(x_x0[7]),
        .z_5(addressable_shift_register_q_net));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_x24 x10
       (.clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (logical1_y_net),
        .x(logical3_y_net),
        .x_x0(x_x0[3]),
        .z_5(addressable_shift_register_q_net_x6));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_x25 x11
       (.clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (logical2_y_net),
        .x(logical4_y_net),
        .x_x0(x_x0[2]),
        .z_5(addressable_shift_register_q_net_x5));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_x26 x12
       (.clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (logical3_y_net),
        .x(logical5_y_net),
        .x_x0(x_x0[1]),
        .z_5(addressable_shift_register_q_net_x4));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_x27 x13
       (.clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (logical4_y_net),
        .x(logical6_y_net),
        .x_x0(x_x0[0]),
        .z_5(addressable_shift_register_q_net_x3));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_x28 x14
       (.clk(clk),
        .x(logical5_y_net),
        .z_5(addressable_shift_register_q_net_x2));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_x29 x15
       (.clk(clk),
        .x(logical6_y_net),
        .z_5(addressable_shift_register_q_net_x1));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_x16 x16
       (.clk(clk),
        .x(logical7_y_net),
        .z_4(addressable_shift_register_q_net_x0));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister__parameterized0_667 x2
       (.clk(clk),
        .x_x0(x_x0[6]),
        .z_5(addressable_shift_register_q_net_x6));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister__parameterized0_668 x3
       (.clk(clk),
        .x_x0(x_x0[5]),
        .z_5(addressable_shift_register_q_net_x5));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister_669 x4
       (.clk(clk),
        .x_x0(x_x0[4]),
        .z_5(addressable_shift_register_q_net_x4));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister__parameterized0_670 x5
       (.clk(clk),
        .x_x0(x_x0[3]),
        .z_5(addressable_shift_register_q_net_x3));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister_671 x6
       (.clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (x_x0[7]),
        .x(logical7_y_net),
        .x_x0(x_x0[2]),
        .z_5(addressable_shift_register_q_net_x2));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister__parameterized0_672 x7
       (.clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (x_x0[6]),
        .x(logical_y_net),
        .x_x0(x_x0[1]),
        .z_5(addressable_shift_register_q_net_x1));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister__parameterized0_673 x8
       (.clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (x_x0[5]),
        .\fd_prim_array[0].set_comp.fdse_comp (logical1_y_net),
        .x_x0(x_x0[0]),
        .z_4(addressable_shift_register_q_net_x0));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_x30 x9
       (.clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (logical2_y_net),
        .x(logical_y_net),
        .x_x0(x_x0[4]),
        .z_5(addressable_shift_register_q_net));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_lfsr_47_5_x0" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_lfsr_47_5_x0
   (x_x0,
    clk);
  output [7:0]x_x0;
  input clk;

  wire addressable_shift_register_q_net;
  wire addressable_shift_register_q_net_x0;
  wire addressable_shift_register_q_net_x1;
  wire addressable_shift_register_q_net_x2;
  wire addressable_shift_register_q_net_x3;
  wire addressable_shift_register_q_net_x4;
  wire addressable_shift_register_q_net_x5;
  wire addressable_shift_register_q_net_x6;
  wire clk;
  wire logical1_y_net;
  wire logical2_y_net;
  wire logical3_y_net;
  wire logical4_y_net;
  wire logical5_y_net;
  wire logical6_y_net;
  wire logical7_y_net;
  wire logical_y_net;
  wire [7:0]x_x0;

  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister__parameterized0_433 x
       (.clk(clk),
        .x_x0(x_x0[7]),
        .z_5(addressable_shift_register_q_net));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_x51 x10
       (.clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (logical1_y_net),
        .x(logical3_y_net),
        .x_x0(x_x0[3]),
        .z_5(addressable_shift_register_q_net_x6));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_x52 x11
       (.clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (logical2_y_net),
        .x(logical4_y_net),
        .x_x0(x_x0[2]),
        .z_5(addressable_shift_register_q_net_x5));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_x53 x12
       (.clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (logical3_y_net),
        .x(logical5_y_net),
        .x_x0(x_x0[1]),
        .z_5(addressable_shift_register_q_net_x4));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_x54 x13
       (.clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (logical4_y_net),
        .x(logical6_y_net),
        .x_x0(x_x0[0]),
        .z_5(addressable_shift_register_q_net_x3));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_x55 x14
       (.clk(clk),
        .x(logical5_y_net),
        .z_5(addressable_shift_register_q_net_x2));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_x56 x15
       (.clk(clk),
        .x(logical6_y_net),
        .z_5(addressable_shift_register_q_net_x1));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_x57 x16
       (.clk(clk),
        .x(logical7_y_net),
        .z_4(addressable_shift_register_q_net_x0));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister_434 x2
       (.clk(clk),
        .x_x0(x_x0[6]),
        .z_5(addressable_shift_register_q_net_x6));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister__parameterized0_435 x3
       (.clk(clk),
        .x_x0(x_x0[5]),
        .z_5(addressable_shift_register_q_net_x5));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister_436 x4
       (.clk(clk),
        .x_x0(x_x0[4]),
        .z_5(addressable_shift_register_q_net_x4));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister__parameterized0_437 x5
       (.clk(clk),
        .x_x0(x_x0[3]),
        .z_5(addressable_shift_register_q_net_x3));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister__parameterized0_438 x6
       (.clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (x_x0[7]),
        .x(logical7_y_net),
        .x_x0(x_x0[2]),
        .z_5(addressable_shift_register_q_net_x2));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister__parameterized0_439 x7
       (.clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (x_x0[6]),
        .x(logical_y_net),
        .x_x0(x_x0[1]),
        .z_5(addressable_shift_register_q_net_x1));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister__parameterized0_440 x8
       (.clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (x_x0[5]),
        .\fd_prim_array[0].set_comp.fdse_comp (logical1_y_net),
        .x_x0(x_x0[0]),
        .z_4(addressable_shift_register_q_net_x0));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_x58 x9
       (.clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (logical2_y_net),
        .x(logical_y_net),
        .x_x0(x_x0[4]),
        .z_5(addressable_shift_register_q_net));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_lfsr_47_5_x1" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_lfsr_47_5_x1
   (x_x0,
    clk);
  output [7:0]x_x0;
  input clk;

  wire addressable_shift_register_q_net;
  wire addressable_shift_register_q_net_x0;
  wire addressable_shift_register_q_net_x1;
  wire addressable_shift_register_q_net_x2;
  wire addressable_shift_register_q_net_x3;
  wire addressable_shift_register_q_net_x4;
  wire addressable_shift_register_q_net_x5;
  wire addressable_shift_register_q_net_x6;
  wire clk;
  wire logical1_y_net;
  wire logical2_y_net;
  wire logical3_y_net;
  wire logical4_y_net;
  wire logical5_y_net;
  wire logical6_y_net;
  wire logical7_y_net;
  wire logical_y_net;
  wire [7:0]x_x0;

  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister__parameterized0_198 x
       (.clk(clk),
        .x_x0(x_x0[7]),
        .z_5(addressable_shift_register_q_net));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_x79 x10
       (.clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (logical1_y_net),
        .x(logical3_y_net),
        .x_x0(x_x0[3]),
        .z_5(addressable_shift_register_q_net_x6));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_x80 x11
       (.clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (logical2_y_net),
        .x(logical4_y_net),
        .x_x0(x_x0[2]),
        .z_5(addressable_shift_register_q_net_x5));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_x81 x12
       (.clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (logical3_y_net),
        .x(logical5_y_net),
        .x_x0(x_x0[1]),
        .z_5(addressable_shift_register_q_net_x4));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_x82 x13
       (.clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (logical4_y_net),
        .x(logical6_y_net),
        .x_x0(x_x0[0]),
        .z_5(addressable_shift_register_q_net_x3));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_x83 x14
       (.clk(clk),
        .x(logical5_y_net),
        .z_5(addressable_shift_register_q_net_x2));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_x84 x15
       (.clk(clk),
        .x(logical6_y_net),
        .z_5(addressable_shift_register_q_net_x1));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_x85 x16
       (.clk(clk),
        .x(logical7_y_net),
        .z_4(addressable_shift_register_q_net_x0));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister_199 x2
       (.clk(clk),
        .x_x0(x_x0[6]),
        .z_5(addressable_shift_register_q_net_x6));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister_200 x3
       (.clk(clk),
        .x_x0(x_x0[5]),
        .z_5(addressable_shift_register_q_net_x5));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister__parameterized0_201 x4
       (.clk(clk),
        .x_x0(x_x0[4]),
        .z_5(addressable_shift_register_q_net_x4));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister__parameterized0_202 x5
       (.clk(clk),
        .x_x0(x_x0[3]),
        .z_5(addressable_shift_register_q_net_x3));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister_203 x6
       (.clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (x_x0[7]),
        .x(logical7_y_net),
        .x_x0(x_x0[2]),
        .z_5(addressable_shift_register_q_net_x2));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister__parameterized0_204 x7
       (.clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (x_x0[6]),
        .x(logical_y_net),
        .x_x0(x_x0[1]),
        .z_5(addressable_shift_register_q_net_x1));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister_205 x8
       (.clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (logical1_y_net),
        .\fd_prim_array[0].rst_comp.fdre_comp_0 (x_x0[5]),
        .x_x0(x_x0[0]),
        .z_4(addressable_shift_register_q_net_x0));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_x86 x9
       (.clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (logical2_y_net),
        .x(logical_y_net),
        .x_x0(x_x0[4]),
        .z_5(addressable_shift_register_q_net));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_lfsr_47_5_x2" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_lfsr_47_5_x2
   (x_x0,
    clk);
  output [7:0]x_x0;
  input clk;

  wire addressable_shift_register_q_net;
  wire addressable_shift_register_q_net_x0;
  wire addressable_shift_register_q_net_x1;
  wire addressable_shift_register_q_net_x2;
  wire addressable_shift_register_q_net_x3;
  wire addressable_shift_register_q_net_x4;
  wire addressable_shift_register_q_net_x5;
  wire addressable_shift_register_q_net_x6;
  wire clk;
  wire logical1_y_net;
  wire logical2_y_net;
  wire logical3_y_net;
  wire logical4_y_net;
  wire logical5_y_net;
  wire logical6_y_net;
  wire logical7_y_net;
  wire logical_y_net;
  wire [7:0]x_x0;

  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister x
       (.clk(clk),
        .x_x0(x_x0[7]),
        .z_5(addressable_shift_register_q_net));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_x107 x10
       (.clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (logical1_y_net),
        .x(logical3_y_net),
        .x_x0(x_x0[3]),
        .z_5(addressable_shift_register_q_net_x6));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_x108 x11
       (.clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (logical2_y_net),
        .x(logical4_y_net),
        .x_x0(x_x0[2]),
        .z_5(addressable_shift_register_q_net_x5));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_x109 x12
       (.clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (logical3_y_net),
        .x(logical5_y_net),
        .x_x0(x_x0[1]),
        .z_5(addressable_shift_register_q_net_x4));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_x110 x13
       (.clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (logical4_y_net),
        .x(logical6_y_net),
        .x_x0(x_x0[0]),
        .z_5(addressable_shift_register_q_net_x3));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_x111 x14
       (.clk(clk),
        .x(logical5_y_net),
        .z_5(addressable_shift_register_q_net_x2));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_x112 x15
       (.clk(clk),
        .x(logical6_y_net),
        .z_5(addressable_shift_register_q_net_x1));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_x113 x16
       (.clk(clk),
        .x(logical7_y_net),
        .z_4(addressable_shift_register_q_net_x0));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister_1 x2
       (.clk(clk),
        .x_x0(x_x0[6]),
        .z_5(addressable_shift_register_q_net_x6));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister__parameterized0 x3
       (.clk(clk),
        .x_x0(x_x0[5]),
        .z_5(addressable_shift_register_q_net_x5));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister__parameterized0_2 x4
       (.clk(clk),
        .x_x0(x_x0[4]),
        .z_5(addressable_shift_register_q_net_x4));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister__parameterized0_3 x5
       (.clk(clk),
        .x_x0(x_x0[3]),
        .z_5(addressable_shift_register_q_net_x3));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister__parameterized0_4 x6
       (.clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (x_x0[7]),
        .x(logical7_y_net),
        .x_x0(x_x0[2]),
        .z_5(addressable_shift_register_q_net_x2));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister_5 x7
       (.clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (x_x0[6]),
        .x(logical_y_net),
        .x_x0(x_x0[1]),
        .z_5(addressable_shift_register_q_net_x1));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister_6 x8
       (.clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (logical1_y_net),
        .\fd_prim_array[0].rst_comp.fdre_comp_0 (x_x0[5]),
        .x_x0(x_x0[0]),
        .z_4(addressable_shift_register_q_net_x0));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_x114 x9
       (.clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (logical2_y_net),
        .x(logical_y_net),
        .x_x0(x_x0[4]),
        .z_5(addressable_shift_register_q_net));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_mult_gen_v12_0_i0,mult_gen_v12_0_14,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_mult_gen_v12_0_i0" *) 
(* X_CORE_INFO = "mult_gen_v12_0_14,Vivado 2018.3" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_mult_gen_v12_0_i0
   (A,
    P);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [0:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 p_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME p_intf, LAYERED_METADATA undef" *) output [16:0]P;

  wire \<const0> ;
  wire [0:0]A;

  assign P[16] = \<const0> ;
  assign P[15] = \<const0> ;
  assign P[14] = \<const0> ;
  assign P[13] = \<const0> ;
  assign P[12] = \<const0> ;
  assign P[11] = \<const0> ;
  assign P[10] = \<const0> ;
  assign P[9] = \<const0> ;
  assign P[8] = \<const0> ;
  assign P[7] = \<const0> ;
  assign P[6] = \<const0> ;
  assign P[5] = \<const0> ;
  assign P[4] = \<const0> ;
  assign P[3] = \<const0> ;
  assign P[2] = \<const0> ;
  assign P[1] = A;
  assign P[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_mult_gen_v12_0_i1,mult_gen_v12_0_14,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_mult_gen_v12_0_i1" *) 
(* X_CORE_INFO = "mult_gen_v12_0_14,Vivado 2018.3" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_mult_gen_v12_0_i1
   (CLK,
    A,
    B,
    CE,
    SCLR,
    P);
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF p_intf:b_intf:a_intf, ASSOCIATED_RESET sclr, ASSOCIATED_CLKEN ce, FREQ_HZ 10000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [11:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 b_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME b_intf, LAYERED_METADATA undef" *) input [15:0]B;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 sclr_intf RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME sclr_intf, POLARITY ACTIVE_HIGH, INSERT_VIP 0" *) input SCLR;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 p_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME p_intf, LAYERED_METADATA undef" *) output [27:0]P;

  wire [11:0]A;
  wire [15:0]B;
  wire CE;
  wire CLK;
  wire [27:0]P;
  wire SCLR;
  wire [47:0]NLW_U0_PCASC_UNCONNECTED;
  wire [1:0]NLW_U0_ZERO_DETECT_UNCONNECTED;

  (* C_A_TYPE = "0" *) 
  (* C_A_WIDTH = "12" *) 
  (* C_B_TYPE = "0" *) 
  (* C_B_VALUE = "10000001" *) 
  (* C_B_WIDTH = "16" *) 
  (* C_CCM_IMP = "0" *) 
  (* C_CE_OVERRIDES_SCLR = "1" *) 
  (* C_HAS_ZERO_DETECT = "0" *) 
  (* C_LATENCY = "1" *) 
  (* C_MODEL_TYPE = "0" *) 
  (* C_MULT_TYPE = "1" *) 
  (* C_OPTIMIZE_GOAL = "1" *) 
  (* C_OUT_HIGH = "27" *) 
  (* C_OUT_LOW = "0" *) 
  (* C_ROUND_OUTPUT = "0" *) 
  (* C_ROUND_PT = "0" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  design_1_awgn_inv_mapping_0_0_mult_gen_v12_0_14__parameterized3 U0
       (.A(A),
        .B(B),
        .CE(CE),
        .CLK(CLK),
        .P(P),
        .PCASC(NLW_U0_PCASC_UNCONNECTED[47:0]),
        .SCLR(SCLR),
        .ZERO_DETECT(NLW_U0_ZERO_DETECT_UNCONNECTED[1:0]));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_mult_gen_v12_0_i2,mult_gen_v12_0_14,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_mult_gen_v12_0_i2" *) 
(* X_CORE_INFO = "mult_gen_v12_0_14,Vivado 2018.3" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_mult_gen_v12_0_i2
   (A,
    B,
    P);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [40:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 b_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME b_intf, LAYERED_METADATA undef" *) input [17:0]B;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 p_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME p_intf, LAYERED_METADATA undef" *) output [58:0]P;

  wire [40:0]A;
  wire [17:0]B;
  wire [58:0]P;
  wire [47:0]NLW_U0_PCASC_UNCONNECTED;
  wire [1:0]NLW_U0_ZERO_DETECT_UNCONNECTED;

  (* C_A_TYPE = "0" *) 
  (* C_A_WIDTH = "41" *) 
  (* C_B_TYPE = "0" *) 
  (* C_B_VALUE = "10000001" *) 
  (* C_B_WIDTH = "18" *) 
  (* C_CCM_IMP = "0" *) 
  (* C_CE_OVERRIDES_SCLR = "0" *) 
  (* C_HAS_ZERO_DETECT = "0" *) 
  (* C_LATENCY = "0" *) 
  (* C_MODEL_TYPE = "0" *) 
  (* C_MULT_TYPE = "1" *) 
  (* C_OPTIMIZE_GOAL = "1" *) 
  (* C_OUT_HIGH = "58" *) 
  (* C_OUT_LOW = "0" *) 
  (* C_ROUND_OUTPUT = "0" *) 
  (* C_ROUND_PT = "0" *) 
  (* c_has_ce = "0" *) 
  (* c_has_sclr = "0" *) 
  (* c_verbosity = "0" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  design_1_awgn_inv_mapping_0_0_mult_gen_v12_0_14__parameterized5 U0
       (.A(A),
        .B(B),
        .CE(1'b1),
        .CLK(1'b1),
        .P(P),
        .PCASC(NLW_U0_PCASC_UNCONNECTED[47:0]),
        .SCLR(1'b0),
        .ZERO_DETECT(NLW_U0_ZERO_DETECT_UNCONNECTED[1:0]));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_mult_gen_v12_0_i3,mult_gen_v12_0_14,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_mult_gen_v12_0_i3" *) 
(* X_CORE_INFO = "mult_gen_v12_0_14,Vivado 2018.3" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_mult_gen_v12_0_i3
   (CLK,
    A,
    B,
    CE,
    SCLR,
    P);
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF p_intf:b_intf:a_intf, ASSOCIATED_RESET sclr, ASSOCIATED_CLKEN ce, FREQ_HZ 10000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [8:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 b_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME b_intf, LAYERED_METADATA undef" *) input [9:0]B;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 sclr_intf RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME sclr_intf, POLARITY ACTIVE_HIGH, INSERT_VIP 0" *) input SCLR;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 p_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME p_intf, LAYERED_METADATA undef" *) output [18:0]P;

  wire [8:0]A;
  wire [9:0]B;
  wire CE;
  wire CLK;
  wire [18:0]P;
  wire SCLR;
  wire [47:0]NLW_U0_PCASC_UNCONNECTED;
  wire [1:0]NLW_U0_ZERO_DETECT_UNCONNECTED;

  (* C_A_TYPE = "1" *) 
  (* C_A_WIDTH = "9" *) 
  (* C_B_TYPE = "0" *) 
  (* C_B_VALUE = "10000001" *) 
  (* C_B_WIDTH = "10" *) 
  (* C_CCM_IMP = "0" *) 
  (* C_CE_OVERRIDES_SCLR = "1" *) 
  (* C_HAS_ZERO_DETECT = "0" *) 
  (* C_LATENCY = "2" *) 
  (* C_MODEL_TYPE = "0" *) 
  (* C_MULT_TYPE = "1" *) 
  (* C_OPTIMIZE_GOAL = "1" *) 
  (* C_OUT_HIGH = "18" *) 
  (* C_OUT_LOW = "0" *) 
  (* C_ROUND_OUTPUT = "0" *) 
  (* C_ROUND_PT = "0" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  design_1_awgn_inv_mapping_0_0_mult_gen_v12_0_14 U0
       (.A(A),
        .B(B),
        .CE(CE),
        .CLK(CLK),
        .P(P),
        .PCASC(NLW_U0_PCASC_UNCONNECTED[47:0]),
        .SCLR(SCLR),
        .ZERO_DETECT(NLW_U0_ZERO_DETECT_UNCONNECTED[1:0]));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_mult_gen_v12_0_i3,mult_gen_v12_0_14,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_mult_gen_v12_0_i3" *) 
(* X_CORE_INFO = "mult_gen_v12_0_14,Vivado 2018.3" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_mult_gen_v12_0_i3__4
   (CLK,
    A,
    B,
    CE,
    SCLR,
    P);
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF p_intf:b_intf:a_intf, ASSOCIATED_RESET sclr, ASSOCIATED_CLKEN ce, FREQ_HZ 10000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [8:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 b_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME b_intf, LAYERED_METADATA undef" *) input [9:0]B;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 sclr_intf RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME sclr_intf, POLARITY ACTIVE_HIGH, INSERT_VIP 0" *) input SCLR;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 p_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME p_intf, LAYERED_METADATA undef" *) output [18:0]P;

  wire [8:0]A;
  wire [9:0]B;
  wire CE;
  wire CLK;
  wire [18:0]P;
  wire SCLR;
  wire [47:0]NLW_U0_PCASC_UNCONNECTED;
  wire [1:0]NLW_U0_ZERO_DETECT_UNCONNECTED;

  (* C_A_TYPE = "1" *) 
  (* C_A_WIDTH = "9" *) 
  (* C_B_TYPE = "0" *) 
  (* C_B_VALUE = "10000001" *) 
  (* C_B_WIDTH = "10" *) 
  (* C_CCM_IMP = "0" *) 
  (* C_CE_OVERRIDES_SCLR = "1" *) 
  (* C_HAS_ZERO_DETECT = "0" *) 
  (* C_LATENCY = "2" *) 
  (* C_MODEL_TYPE = "0" *) 
  (* C_MULT_TYPE = "1" *) 
  (* C_OPTIMIZE_GOAL = "1" *) 
  (* C_OUT_HIGH = "18" *) 
  (* C_OUT_LOW = "0" *) 
  (* C_ROUND_OUTPUT = "0" *) 
  (* C_ROUND_PT = "0" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  design_1_awgn_inv_mapping_0_0_mult_gen_v12_0_14__4 U0
       (.A(A),
        .B(B),
        .CE(CE),
        .CLK(CLK),
        .P(P),
        .PCASC(NLW_U0_PCASC_UNCONNECTED[47:0]),
        .SCLR(SCLR),
        .ZERO_DETECT(NLW_U0_ZERO_DETECT_UNCONNECTED[1:0]));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_mult_gen_v12_0_i3,mult_gen_v12_0_14,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_mult_gen_v12_0_i3" *) 
(* X_CORE_INFO = "mult_gen_v12_0_14,Vivado 2018.3" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_mult_gen_v12_0_i3__5
   (CLK,
    A,
    B,
    CE,
    SCLR,
    P);
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF p_intf:b_intf:a_intf, ASSOCIATED_RESET sclr, ASSOCIATED_CLKEN ce, FREQ_HZ 10000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [8:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 b_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME b_intf, LAYERED_METADATA undef" *) input [9:0]B;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 sclr_intf RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME sclr_intf, POLARITY ACTIVE_HIGH, INSERT_VIP 0" *) input SCLR;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 p_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME p_intf, LAYERED_METADATA undef" *) output [18:0]P;

  wire [8:0]A;
  wire [9:0]B;
  wire CE;
  wire CLK;
  wire [18:0]P;
  wire SCLR;
  wire [47:0]NLW_U0_PCASC_UNCONNECTED;
  wire [1:0]NLW_U0_ZERO_DETECT_UNCONNECTED;

  (* C_A_TYPE = "1" *) 
  (* C_A_WIDTH = "9" *) 
  (* C_B_TYPE = "0" *) 
  (* C_B_VALUE = "10000001" *) 
  (* C_B_WIDTH = "10" *) 
  (* C_CCM_IMP = "0" *) 
  (* C_CE_OVERRIDES_SCLR = "1" *) 
  (* C_HAS_ZERO_DETECT = "0" *) 
  (* C_LATENCY = "2" *) 
  (* C_MODEL_TYPE = "0" *) 
  (* C_MULT_TYPE = "1" *) 
  (* C_OPTIMIZE_GOAL = "1" *) 
  (* C_OUT_HIGH = "18" *) 
  (* C_OUT_LOW = "0" *) 
  (* C_ROUND_OUTPUT = "0" *) 
  (* C_ROUND_PT = "0" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  design_1_awgn_inv_mapping_0_0_mult_gen_v12_0_14__5 U0
       (.A(A),
        .B(B),
        .CE(CE),
        .CLK(CLK),
        .P(P),
        .PCASC(NLW_U0_PCASC_UNCONNECTED[47:0]),
        .SCLR(SCLR),
        .ZERO_DETECT(NLW_U0_ZERO_DETECT_UNCONNECTED[1:0]));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_mult_gen_v12_0_i3,mult_gen_v12_0_14,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_mult_gen_v12_0_i3" *) 
(* X_CORE_INFO = "mult_gen_v12_0_14,Vivado 2018.3" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_mult_gen_v12_0_i3__6
   (CLK,
    A,
    B,
    CE,
    SCLR,
    P);
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF p_intf:b_intf:a_intf, ASSOCIATED_RESET sclr, ASSOCIATED_CLKEN ce, FREQ_HZ 10000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [8:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 b_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME b_intf, LAYERED_METADATA undef" *) input [9:0]B;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 sclr_intf RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME sclr_intf, POLARITY ACTIVE_HIGH, INSERT_VIP 0" *) input SCLR;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 p_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME p_intf, LAYERED_METADATA undef" *) output [18:0]P;

  wire [8:0]A;
  wire [9:0]B;
  wire CE;
  wire CLK;
  wire [18:0]P;
  wire SCLR;
  wire [47:0]NLW_U0_PCASC_UNCONNECTED;
  wire [1:0]NLW_U0_ZERO_DETECT_UNCONNECTED;

  (* C_A_TYPE = "1" *) 
  (* C_A_WIDTH = "9" *) 
  (* C_B_TYPE = "0" *) 
  (* C_B_VALUE = "10000001" *) 
  (* C_B_WIDTH = "10" *) 
  (* C_CCM_IMP = "0" *) 
  (* C_CE_OVERRIDES_SCLR = "1" *) 
  (* C_HAS_ZERO_DETECT = "0" *) 
  (* C_LATENCY = "2" *) 
  (* C_MODEL_TYPE = "0" *) 
  (* C_MULT_TYPE = "1" *) 
  (* C_OPTIMIZE_GOAL = "1" *) 
  (* C_OUT_HIGH = "18" *) 
  (* C_OUT_LOW = "0" *) 
  (* C_ROUND_OUTPUT = "0" *) 
  (* C_ROUND_PT = "0" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  design_1_awgn_inv_mapping_0_0_mult_gen_v12_0_14__6 U0
       (.A(A),
        .B(B),
        .CE(CE),
        .CLK(CLK),
        .P(P),
        .PCASC(NLW_U0_PCASC_UNCONNECTED[47:0]),
        .SCLR(SCLR),
        .ZERO_DETECT(NLW_U0_ZERO_DETECT_UNCONNECTED[1:0]));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_struct" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_struct
   (y,
    llr,
    snr,
    clk,
    x,
    noise_en);
  output [18:0]y;
  output [9:0]llr;
  input [4:0]snr;
  input clk;
  input [0:0]x;
  input [0:0]noise_en;

  wire [40:0]addsub_s_net;
  wire clk;
  wire [16:0]cmult_p_net;
  wire [9:0]llr;
  wire [27:0]mult_p_net;
  wire [36:0]mux1_y_net;
  wire [16:0]mux2_y_net;
  wire [13:0]mux_y_net;
  wire [0:0]noise_en;
  wire [11:0]reinterpret_output_port_net;
  wire [4:0]snr;
  wire [0:0]x;
  wire [18:0]y;

  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xladdsub addsub
       (.A({mux1_y_net[36],mux1_y_net[26:0]}),
        .a(addsub_s_net),
        .clk(clk),
        .y(y));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xladdsub__parameterized0 addsub1
       (.clk(clk),
        .p(cmult_p_net),
        .y(y));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlcmult cmult
       (.clk(clk),
        .q(cmult_p_net),
        .x(x));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlmult__parameterized0 mult
       (.A(reinterpret_output_port_net),
        .B(mux_y_net),
        .P(mult_p_net),
        .clk(clk),
        .snr(snr));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlmult__parameterized1 mult1
       (.a(addsub_s_net),
        .b(mux2_y_net),
        .clk(clk),
        .llr(llr));
  design_1_awgn_inv_mapping_0_0_sysgen_mux_d3281a34b0 mux
       (.B(mux_y_net),
        .snr(snr));
  design_1_awgn_inv_mapping_0_0_sysgen_mux_abc2c21306 mux1
       (.A({mux1_y_net[36],mux1_y_net[26:0]}),
        .P(mult_p_net),
        .noise_en(noise_en));
  design_1_awgn_inv_mapping_0_0_sysgen_mux_58c779851f mux2
       (.b(mux2_y_net),
        .snr(snr));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_white_gaussian_noise_generator white_gaussian_noise_generator
       (.A(reinterpret_output_port_net),
        .clk(clk));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_white_gaussian_noise_generator" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_white_gaussian_noise_generator
   (A,
    clk);
  output [11:0]A;
  input clk;

  wire [11:0]A;
  wire [10:0]a;
  wire addsub_n_0;
  wire [10:0]b;
  wire box_muller1_n_0;
  wire box_muller3_n_0;
  wire clk;
  wire [9:0]convert_dout_net;
  wire [9:0]convert_dout_net_x0;
  wire [9:0]convert_dout_net_x1;
  wire [9:0]convert_dout_net_x2;

  design_1_awgn_inv_mapping_0_0_sysgen_addsub_f8a897f245 addsub
       (.S(addsub_n_0),
        .a(a),
        .b(b[10]),
        .clk(clk),
        .\op_mem_91_20_reg[0][10]_0 (box_muller1_n_0),
        .\op_mem_91_20_reg[0][10]_1 (convert_dout_net_x1[8:0]),
        .q(convert_dout_net_x2));
  design_1_awgn_inv_mapping_0_0_sysgen_addsub_f8a897f245_0 addsub1
       (.S(box_muller3_n_0),
        .b(b),
        .clk(clk),
        .\op_mem_91_20_reg[0][10]_0 (convert_dout_net[8:0]),
        .q(convert_dout_net_x0));
  design_1_awgn_inv_mapping_0_0_sysgen_addsub_292791509b addsub2
       (.A(A),
        .S(addsub_n_0),
        .a(a),
        .b(b[9:0]),
        .clk(clk));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_box_muller1 box_muller1
       (.clk(clk),
        .\op_mem_91_20_reg[0][10] (convert_dout_net_x1[9]),
        .q(convert_dout_net_x2),
        .\reg_array[9].has_latency.u2 (box_muller1_n_0));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_box_muller2 box_muller2
       (.clk(clk),
        .q(convert_dout_net_x1));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_box_muller3 box_muller3
       (.S(box_muller3_n_0),
        .clk(clk),
        .\op_mem_91_20_reg[0][10] (convert_dout_net[9]),
        .q(convert_dout_net_x0));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_box_muller4 box_muller4
       (.clk(clk),
        .q(convert_dout_net));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_x1" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_x1
   (x,
    z_3,
    a,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp );
  output [0:0]x;
  output [0:0]z_3;
  input [0:0]a;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire register4_q_net;
  wire [0:0]x;
  wire [0:0]z_3;

  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_asr_x0 asr
       (.D(register4_q_net),
        .a(a),
        .clk(clk),
        .x(x),
        .z_3(z_3));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister_869 register4
       (.D(register4_q_net),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_x10" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_x10
   (z_5,
    clk,
    x);
  output [0:0]z_5;
  input clk;
  input [0:0]x;

  wire clk;
  wire register_q_net;
  wire [0:0]x;
  wire [0:0]z_5;

  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_asr_x7 asr
       (.D(register_q_net),
        .clk(clk),
        .z_5(z_5));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister_824 register
       (.D(register_q_net),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_x100" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_x100
   (z_7,
    clk,
    x);
  output [0:0]z_7;
  input clk;
  input [0:0]x;

  wire clk;
  wire register_q_net;
  wire [0:0]x;
  wire [0:0]z_7;

  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_asr_x97 asr
       (.D(register_q_net),
        .clk(clk),
        .z_7(z_7));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister__parameterized0_83 register
       (.D(register_q_net),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_x101" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_x101
   (z_7,
    clk,
    x);
  output [0:0]z_7;
  input clk;
  input [0:0]x;

  wire clk;
  wire register_q_net;
  wire [0:0]x;
  wire [0:0]z_7;

  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_asr_x98 asr
       (.D(register_q_net),
        .clk(clk),
        .z_7(z_7));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister_80 register
       (.D(register_q_net),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_x102" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_x102
   (z_6,
    clk,
    x);
  output [0:0]z_6;
  input clk;
  input [0:0]x;

  wire clk;
  wire register_q_net;
  wire [0:0]x;
  wire [0:0]z_6;

  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_asr_x99 asr
       (.D(register_q_net),
        .clk(clk),
        .z_6(z_6));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister__parameterized0_77 register
       (.D(register_q_net),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_x103" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_x103
   (x,
    z_9,
    a,
    clk,
    \fd_prim_array[0].set_comp.fdse_comp );
  output [0:0]x;
  output [0:0]z_9;
  input [0:0]a;
  input clk;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire register1_q_net;
  wire [0:0]x;
  wire [0:0]z_9;

  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_asr_x100 asr
       (.D(register1_q_net),
        .a(a),
        .clk(clk),
        .x(x),
        .z_9(z_9));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister__parameterized0_68 register1
       (.D(register1_q_net),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_x104" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_x104
   (x,
    z_10,
    a,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp );
  output [0:0]x;
  output [0:0]z_10;
  input [0:0]a;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire register_q_net;
  wire [0:0]x;
  wire [0:0]z_10;

  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_asr_x101 asr
       (.D(register_q_net),
        .a(a),
        .clk(clk),
        .x(x),
        .z_10(z_10));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister_59 register
       (.D(register_q_net),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_x105" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_x105
   (\fd_prim_array[0].rst_comp.fdre_comp ,
    z_9,
    a,
    clk,
    x);
  output [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  output [0:0]z_9;
  input [0:0]a;
  input clk;
  input [0:0]x;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire register1_q_net;
  wire [0:0]x;
  wire [0:0]z_9;

  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_asr_x102 asr
       (.D(register1_q_net),
        .a(a),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ),
        .z_9(z_9));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister_56 register1
       (.D(register1_q_net),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_x106" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_x106
   (z_9,
    clk,
    x);
  output [0:0]z_9;
  input clk;
  input [0:0]x;

  wire clk;
  wire register1_q_net;
  wire [0:0]x;
  wire [0:0]z_9;

  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_asr_x103 asr
       (.D(register1_q_net),
        .clk(clk),
        .z_9(z_9));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister__parameterized0_53 register1
       (.D(register1_q_net),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_x107" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_x107
   (x,
    z_5,
    x_x0,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp );
  output [0:0]x;
  output [0:0]z_5;
  input [0:0]x_x0;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire register5_q_net;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_asr_x104 asr
       (.D(register5_q_net),
        .clk(clk),
        .x(x),
        .x_x0(x_x0),
        .z_5(z_5));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister_39 register5
       (.D(register5_q_net),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_x108" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_x108
   (x,
    z_5,
    x_x0,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp );
  output [0:0]x;
  output [0:0]z_5;
  input [0:0]x_x0;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire register_q_net;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_asr_x105 asr
       (.D(register_q_net),
        .clk(clk),
        .x(x),
        .x_x0(x_x0),
        .z_5(z_5));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister_36 register
       (.D(register_q_net),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_x109" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_x109
   (x,
    z_5,
    x_x0,
    clk,
    \fd_prim_array[0].set_comp.fdse_comp );
  output [0:0]x;
  output [0:0]z_5;
  input [0:0]x_x0;
  input clk;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire register_q_net;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_asr_x106 asr
       (.D(register_q_net),
        .clk(clk),
        .x(x),
        .x_x0(x_x0),
        .z_5(z_5));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister__parameterized0_33 register
       (.D(register_q_net),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_x11" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_x11
   (x,
    z_7,
    a,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp );
  output [0:0]x;
  output [0:0]z_7;
  input [0:0]a;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire register_q_net;
  wire [0:0]x;
  wire [0:0]z_7;

  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_asr_x8 asr
       (.D(register_q_net),
        .a(a),
        .clk(clk),
        .x(x),
        .z_7(z_7));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister_808 register
       (.D(register_q_net),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_x110" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_x110
   (x,
    z_5,
    x_x0,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp );
  output [0:0]x;
  output [0:0]z_5;
  input [0:0]x_x0;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire register_q_net;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_asr_x107 asr
       (.D(register_q_net),
        .clk(clk),
        .x(x),
        .x_x0(x_x0),
        .z_5(z_5));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister_29 register
       (.D(register_q_net),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_x111" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_x111
   (z_5,
    clk,
    x);
  output [0:0]z_5;
  input clk;
  input [0:0]x;

  wire clk;
  wire register_q_net;
  wire [0:0]x;
  wire [0:0]z_5;

  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_asr_x108 asr
       (.D(register_q_net),
        .clk(clk),
        .z_5(z_5));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister__parameterized0_26 register
       (.D(register_q_net),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_x112" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_x112
   (z_5,
    clk,
    x);
  output [0:0]z_5;
  input clk;
  input [0:0]x;

  wire clk;
  wire register_q_net;
  wire [0:0]x;
  wire [0:0]z_5;

  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_asr_x109 asr
       (.D(register_q_net),
        .clk(clk),
        .z_5(z_5));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister_23 register
       (.D(register_q_net),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_x113" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_x113
   (z_4,
    clk,
    x);
  output [0:0]z_4;
  input clk;
  input [0:0]x;

  wire clk;
  wire register_q_net;
  wire [0:0]x;
  wire [0:0]z_4;

  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_asr_x110 asr
       (.D(register_q_net),
        .clk(clk),
        .z_4(z_4));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister_20 register
       (.D(register_q_net),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_x114" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_x114
   (\fd_prim_array[0].set_comp.fdse_comp ,
    z_5,
    x_x0,
    clk,
    x);
  output [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  output [0:0]z_5;
  input [0:0]x_x0;
  input clk;
  input [0:0]x;

  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire register_q_net;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_asr_x25 asr
       (.D(register_q_net),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ),
        .x_x0(x_x0),
        .z_5(z_5));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister_7 register
       (.D(register_q_net),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_x12" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_x12
   (\fd_prim_array[0].rst_comp.fdre_comp ,
    z_6,
    a,
    clk,
    x);
  output [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  output [0:0]z_6;
  input [0:0]a;
  input clk;
  input [0:0]x;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire register_q_net;
  wire [0:0]x;
  wire [0:0]z_6;

  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_asr_x9 asr
       (.D(register_q_net),
        .a(a),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ),
        .z_6(z_6));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister__parameterized0_804 register
       (.D(register_q_net),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_x13" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_x13
   (z_6,
    clk,
    x);
  output [0:0]z_6;
  input clk;
  input [0:0]x;

  wire clk;
  wire register_q_net;
  wire [0:0]x;
  wire [0:0]z_6;

  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_asr asr
       (.D(register_q_net),
        .clk(clk),
        .z_6(z_6));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister_801 register
       (.D(register_q_net),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_x14" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_x14
   (z_6,
    clk,
    x);
  output [0:0]z_6;
  input clk;
  input [0:0]x;

  wire clk;
  wire register_q_net;
  wire [0:0]x;
  wire [0:0]z_6;

  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_asr_x10 asr
       (.D(register_q_net),
        .clk(clk),
        .z_6(z_6));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister_797 register
       (.D(register_q_net),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_x15" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_x15
   (z_6,
    clk,
    x);
  output [0:0]z_6;
  input clk;
  input [0:0]x;

  wire clk;
  wire register_q_net;
  wire [0:0]x;
  wire [0:0]z_6;

  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_asr_x14 asr
       (.D(register_q_net),
        .clk(clk),
        .z_6(z_6));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister__parameterized0_773 register
       (.D(register_q_net),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_x16" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_x16
   (z_4,
    clk,
    x);
  output [0:0]z_4;
  input clk;
  input [0:0]x;

  wire clk;
  wire register_q_net;
  wire [0:0]x;
  wire [0:0]z_4;

  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_asr_x26 asr
       (.D(register_q_net),
        .clk(clk),
        .z_4(z_4));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister_692 register
       (.D(register_q_net),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_x17" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_x17
   (z_7,
    clk,
    x);
  output [0:0]z_7;
  input clk;
  input [0:0]x;

  wire clk;
  wire register_q_net;
  wire [0:0]x;
  wire [0:0]z_7;

  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_asr_x11 asr
       (.D(register_q_net),
        .clk(clk),
        .z_7(z_7));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister_782 register
       (.D(register_q_net),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_x18" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_x18
   (z_7,
    clk,
    x);
  output [0:0]z_7;
  input clk;
  input [0:0]x;

  wire clk;
  wire register_q_net;
  wire [0:0]x;
  wire [0:0]z_7;

  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_asr_x12 asr
       (.D(register_q_net),
        .clk(clk),
        .z_7(z_7));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister_779 register
       (.D(register_q_net),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_x19" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_x19
   (z_7,
    clk,
    x);
  output [0:0]z_7;
  input clk;
  input [0:0]x;

  wire clk;
  wire register_q_net;
  wire [0:0]x;
  wire [0:0]z_7;

  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_asr_x13 asr
       (.D(register_q_net),
        .clk(clk),
        .z_7(z_7));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister_776 register
       (.D(register_q_net),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_x2" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_x2
   (x,
    z_5,
    a,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp );
  output [0:0]x;
  output [0:0]z_5;
  input [0:0]a;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire register_q_net;
  wire [0:0]x;
  wire [0:0]z_5;

  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_asr_x4 asr
       (.D(register_q_net),
        .a(a),
        .clk(clk),
        .x(x),
        .z_5(z_5));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister_841 register
       (.D(register_q_net),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_x20" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_x20
   (x,
    z_9,
    x_x0,
    clk,
    \fd_prim_array[0].set_comp.fdse_comp );
  output [0:0]x;
  output [0:0]z_9;
  input [0:0]x_x0;
  input clk;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire register1_q_net;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_9;

  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_asr_x15 asr
       (.D(register1_q_net),
        .clk(clk),
        .x(x),
        .x_x0(x_x0),
        .z_9(z_9));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister__parameterized0_764 register1
       (.D(register1_q_net),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_x21" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_x21
   (x,
    z_10,
    x_x0,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp );
  output [0:0]x;
  output [0:0]z_10;
  input [0:0]x_x0;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire register_q_net;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_10;

  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_asr_x16 asr
       (.D(register_q_net),
        .clk(clk),
        .x(x),
        .x_x0(x_x0),
        .z_10(z_10));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister_755 register
       (.D(register_q_net),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_x22" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_x22
   (\fd_prim_array[0].rst_comp.fdre_comp ,
    z_9,
    x_x0,
    clk,
    x);
  output [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  output [0:0]z_9;
  input [0:0]x_x0;
  input clk;
  input [0:0]x;

  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire register1_q_net;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_9;

  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_asr_x17 asr
       (.D(register1_q_net),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ),
        .x_x0(x_x0),
        .z_9(z_9));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister_752 register1
       (.D(register1_q_net),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_x23" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_x23
   (z_9,
    clk,
    x);
  output [0:0]z_9;
  input clk;
  input [0:0]x;

  wire clk;
  wire register1_q_net;
  wire [0:0]x;
  wire [0:0]z_9;

  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_asr_x18 asr
       (.D(register1_q_net),
        .clk(clk),
        .z_9(z_9));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister_749 register1
       (.D(register1_q_net),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_x24" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_x24
   (x,
    z_5,
    x_x0,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp );
  output [0:0]x;
  output [0:0]z_5;
  input [0:0]x_x0;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire register5_q_net;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_asr_x19 asr
       (.D(register5_q_net),
        .clk(clk),
        .x(x),
        .x_x0(x_x0),
        .z_5(z_5));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister_716 register5
       (.D(register5_q_net),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_x25" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_x25
   (x,
    z_5,
    x_x0,
    clk,
    \fd_prim_array[0].set_comp.fdse_comp );
  output [0:0]x;
  output [0:0]z_5;
  input [0:0]x_x0;
  input clk;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire register_q_net;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_asr_x20 asr
       (.D(register_q_net),
        .clk(clk),
        .x(x),
        .x_x0(x_x0),
        .z_5(z_5));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister__parameterized0_712 register
       (.D(register_q_net),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_x26" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_x26
   (x,
    z_5,
    x_x0,
    clk,
    \fd_prim_array[0].set_comp.fdse_comp );
  output [0:0]x;
  output [0:0]z_5;
  input [0:0]x_x0;
  input clk;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire register_q_net;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_asr_x21 asr
       (.D(register_q_net),
        .clk(clk),
        .x(x),
        .x_x0(x_x0),
        .z_5(z_5));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister__parameterized0_708 register
       (.D(register_q_net),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_x27" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_x27
   (x,
    z_5,
    x_x0,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp );
  output [0:0]x;
  output [0:0]z_5;
  input [0:0]x_x0;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire register_q_net;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_asr_x22 asr
       (.D(register_q_net),
        .clk(clk),
        .x(x),
        .x_x0(x_x0),
        .z_5(z_5));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister_704 register
       (.D(register_q_net),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_x28" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_x28
   (z_5,
    clk,
    x);
  output [0:0]z_5;
  input clk;
  input [0:0]x;

  wire clk;
  wire register_q_net;
  wire [0:0]x;
  wire [0:0]z_5;

  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_asr_x23 asr
       (.D(register_q_net),
        .clk(clk),
        .z_5(z_5));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister_700 register
       (.D(register_q_net),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_x29" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_x29
   (z_5,
    clk,
    x);
  output [0:0]z_5;
  input clk;
  input [0:0]x;

  wire clk;
  wire register_q_net;
  wire [0:0]x;
  wire [0:0]z_5;

  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_asr_x24 asr
       (.D(register_q_net),
        .clk(clk),
        .z_5(z_5));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister_696 register
       (.D(register_q_net),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_x30" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_x30
   (\fd_prim_array[0].rst_comp.fdre_comp ,
    z_5,
    x_x0,
    clk,
    x);
  output [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  output [0:0]z_5;
  input [0:0]x_x0;
  input clk;
  input [0:0]x;

  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire register_q_net;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_asr_x27 asr
       (.D(register_q_net),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ),
        .x_x0(x_x0),
        .z_5(z_5));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister_674 register
       (.D(register_q_net),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_x31" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_x31
   (x,
    z_3,
    x_x0,
    clk,
    \fd_prim_array[0].set_comp.fdse_comp );
  output [0:0]x;
  output [0:0]z_3;
  input [0:0]x_x0;
  input clk;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire register4_q_net;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_3;

  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_asr_x28 asr
       (.D(register4_q_net),
        .clk(clk),
        .x(x),
        .x_x0(x_x0),
        .z_3(z_3));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister__parameterized0_636 register4
       (.D(register4_q_net),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_x32" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_x32
   (\fd_prim_array[0].set_comp.fdse_comp ,
    z_4,
    x_x0,
    clk,
    x);
  output [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  output [0:0]z_4;
  input [0:0]x_x0;
  input clk;
  input [0:0]x;

  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire register5_q_net;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_4;

  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_asr_x29 asr
       (.D(register5_q_net),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ),
        .x_x0(x_x0),
        .z_4(z_4));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister_626 register5
       (.D(register5_q_net),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_x33" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_x33
   (x,
    z_3,
    x_x0,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp );
  output [0:0]x;
  output [0:0]z_3;
  input [0:0]x_x0;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire register4_q_net;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_3;

  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_asr_x30 asr
       (.D(register4_q_net),
        .clk(clk),
        .x(x),
        .x_x0(x_x0),
        .z_3(z_3));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister_622 register4
       (.D(register4_q_net),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_x34" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_x34
   (z_3,
    clk,
    x);
  output [0:0]z_3;
  input clk;
  input [0:0]x;

  wire clk;
  wire register4_q_net;
  wire [0:0]x;
  wire [0:0]z_3;

  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_asr_x31 asr
       (.D(register4_q_net),
        .clk(clk),
        .z_3(z_3));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister__parameterized0_618 register4
       (.D(register4_q_net),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_x35" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_x35
   (x,
    z_5,
    a,
    clk,
    \fd_prim_array[0].set_comp.fdse_comp );
  output [0:0]x;
  output [0:0]z_5;
  input [0:0]a;
  input clk;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire register_q_net;
  wire [0:0]x;
  wire [0:0]z_5;

  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_asr_x32 asr
       (.D(register_q_net),
        .a(a),
        .clk(clk),
        .x(x),
        .z_5(z_5));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister__parameterized0_608 register
       (.D(register_q_net),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_x36" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_x36
   (\fd_prim_array[0].rst_comp.fdre_comp ,
    z_6,
    a,
    clk,
    x);
  output [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  output [0:0]z_6;
  input [0:0]a;
  input clk;
  input [0:0]x;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire register_q_net;
  wire [0:0]x;
  wire [0:0]z_6;

  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_asr_x33 asr
       (.D(register_q_net),
        .a(a),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ),
        .z_6(z_6));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister_598 register
       (.D(register_q_net),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_x37" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_x37
   (x,
    z_5,
    a,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp );
  output [0:0]x;
  output [0:0]z_5;
  input [0:0]a;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire register_q_net;
  wire [0:0]x;
  wire [0:0]z_5;

  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_asr_x34 asr
       (.D(register_q_net),
        .a(a),
        .clk(clk),
        .x(x),
        .z_5(z_5));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister_594 register
       (.D(register_q_net),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_x38" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_x38
   (z_5,
    clk,
    x);
  output [0:0]z_5;
  input clk;
  input [0:0]x;

  wire clk;
  wire register_q_net;
  wire [0:0]x;
  wire [0:0]z_5;

  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_asr_x35 asr
       (.D(register_q_net),
        .clk(clk),
        .z_5(z_5));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister__parameterized0_590 register
       (.D(register_q_net),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_x39" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_x39
   (x,
    z_7,
    a,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp );
  output [0:0]x;
  output [0:0]z_7;
  input [0:0]a;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire register_q_net;
  wire [0:0]x;
  wire [0:0]z_7;

  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_asr_x36 asr
       (.D(register_q_net),
        .a(a),
        .clk(clk),
        .x(x),
        .z_7(z_7));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister_574 register
       (.D(register_q_net),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_x40" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_x40
   (\fd_prim_array[0].set_comp.fdse_comp ,
    z_6,
    a,
    clk,
    x);
  output [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  output [0:0]z_6;
  input [0:0]a;
  input clk;
  input [0:0]x;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire register_q_net;
  wire [0:0]x;
  wire [0:0]z_6;

  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_asr_x37 asr
       (.D(register_q_net),
        .a(a),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ),
        .z_6(z_6));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister_570 register
       (.D(register_q_net),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_x41" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_x41
   (z_6,
    clk,
    x);
  output [0:0]z_6;
  input clk;
  input [0:0]x;

  wire clk;
  wire register_q_net;
  wire [0:0]x;
  wire [0:0]z_6;

  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_asr_x38 asr
       (.D(register_q_net),
        .clk(clk),
        .z_6(z_6));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister__parameterized0_566 register
       (.D(register_q_net),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_x42" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_x42
   (z_6,
    clk,
    x);
  output [0:0]z_6;
  input clk;
  input [0:0]x;

  wire clk;
  wire register_q_net;
  wire [0:0]x;
  wire [0:0]z_6;

  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_asr_x39 asr
       (.D(register_q_net),
        .clk(clk),
        .z_6(z_6));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister__parameterized0_563 register
       (.D(register_q_net),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_x43" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_x43
   (z_7,
    clk,
    x);
  output [0:0]z_7;
  input clk;
  input [0:0]x;

  wire clk;
  wire register_q_net;
  wire [0:0]x;
  wire [0:0]z_7;

  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_asr_x40 asr
       (.D(register_q_net),
        .clk(clk),
        .z_7(z_7));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister__parameterized0_548 register
       (.D(register_q_net),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_x44" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_x44
   (z_7,
    clk,
    x);
  output [0:0]z_7;
  input clk;
  input [0:0]x;

  wire clk;
  wire register_q_net;
  wire [0:0]x;
  wire [0:0]z_7;

  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_asr_x41 asr
       (.D(register_q_net),
        .clk(clk),
        .z_7(z_7));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister__parameterized0_545 register
       (.D(register_q_net),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_x45" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_x45
   (z_7,
    clk,
    x);
  output [0:0]z_7;
  input clk;
  input [0:0]x;

  wire clk;
  wire register_q_net;
  wire [0:0]x;
  wire [0:0]z_7;

  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_asr_x42 asr
       (.D(register_q_net),
        .clk(clk),
        .z_7(z_7));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister_542 register
       (.D(register_q_net),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_x46" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_x46
   (z_6,
    clk,
    x);
  output [0:0]z_6;
  input clk;
  input [0:0]x;

  wire clk;
  wire register_q_net;
  wire [0:0]x;
  wire [0:0]z_6;

  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_asr_x43 asr
       (.D(register_q_net),
        .clk(clk),
        .z_6(z_6));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister_538 register
       (.D(register_q_net),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_x47" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_x47
   (x,
    z_9,
    a,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp );
  output [0:0]x;
  output [0:0]z_9;
  input [0:0]a;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire register1_q_net;
  wire [0:0]x;
  wire [0:0]z_9;

  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_asr_x44 asr
       (.D(register1_q_net),
        .a(a),
        .clk(clk),
        .x(x),
        .z_9(z_9));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister_529 register1
       (.D(register1_q_net),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_x48" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_x48
   (x,
    z_10,
    a,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp );
  output [0:0]x;
  output [0:0]z_10;
  input [0:0]a;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire register_q_net;
  wire [0:0]x;
  wire [0:0]z_10;

  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_asr_x45 asr
       (.D(register_q_net),
        .a(a),
        .clk(clk),
        .x(x),
        .z_10(z_10));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister_520 register
       (.D(register_q_net),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_x49" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_x49
   (\fd_prim_array[0].rst_comp.fdre_comp ,
    z_9,
    a,
    clk,
    x);
  output [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  output [0:0]z_9;
  input [0:0]a;
  input clk;
  input [0:0]x;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire register1_q_net;
  wire [0:0]x;
  wire [0:0]z_9;

  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_asr_x46 asr
       (.D(register1_q_net),
        .a(a),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ),
        .z_9(z_9));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister__parameterized0_517 register1
       (.D(register1_q_net),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_x5" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_x5
   (\fd_prim_array[0].set_comp.fdse_comp ,
    z_4,
    a,
    clk,
    x);
  output [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  output [0:0]z_4;
  input [0:0]a;
  input clk;
  input [0:0]x;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire register5_q_net;
  wire [0:0]x;
  wire [0:0]z_4;

  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_asr_x1 asr
       (.D(register5_q_net),
        .a(a),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ),
        .z_4(z_4));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister_859 register5
       (.D(register5_q_net),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_x50" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_x50
   (z_9,
    clk,
    x);
  output [0:0]z_9;
  input clk;
  input [0:0]x;

  wire clk;
  wire register1_q_net;
  wire [0:0]x;
  wire [0:0]z_9;

  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_asr_x47 asr
       (.D(register1_q_net),
        .clk(clk),
        .z_9(z_9));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister__parameterized0_514 register1
       (.D(register1_q_net),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_x51" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_x51
   (x,
    z_5,
    x_x0,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp );
  output [0:0]x;
  output [0:0]z_5;
  input [0:0]x_x0;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire register5_q_net;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_asr_x48 asr
       (.D(register5_q_net),
        .clk(clk),
        .x(x),
        .x_x0(x_x0),
        .z_5(z_5));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister_481 register5
       (.D(register5_q_net),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_x52" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_x52
   (x,
    z_5,
    x_x0,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp );
  output [0:0]x;
  output [0:0]z_5;
  input [0:0]x_x0;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire register_q_net;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_asr_x49 asr
       (.D(register_q_net),
        .clk(clk),
        .x(x),
        .x_x0(x_x0),
        .z_5(z_5));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister_477 register
       (.D(register_q_net),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_x53" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_x53
   (x,
    z_5,
    x_x0,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp );
  output [0:0]x;
  output [0:0]z_5;
  input [0:0]x_x0;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire register_q_net;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_asr_x50 asr
       (.D(register_q_net),
        .clk(clk),
        .x(x),
        .x_x0(x_x0),
        .z_5(z_5));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister_473 register
       (.D(register_q_net),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_x54" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_x54
   (x,
    z_5,
    x_x0,
    clk,
    \fd_prim_array[0].set_comp.fdse_comp );
  output [0:0]x;
  output [0:0]z_5;
  input [0:0]x_x0;
  input clk;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire register_q_net;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_asr_x51 asr
       (.D(register_q_net),
        .clk(clk),
        .x(x),
        .x_x0(x_x0),
        .z_5(z_5));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister__parameterized0_470 register
       (.D(register_q_net),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_x55" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_x55
   (z_5,
    clk,
    x);
  output [0:0]z_5;
  input clk;
  input [0:0]x;

  wire clk;
  wire register_q_net;
  wire [0:0]x;
  wire [0:0]z_5;

  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_asr_x52 asr
       (.D(register_q_net),
        .clk(clk),
        .z_5(z_5));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister__parameterized0_467 register
       (.D(register_q_net),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_x56" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_x56
   (z_5,
    clk,
    x);
  output [0:0]z_5;
  input clk;
  input [0:0]x;

  wire clk;
  wire register_q_net;
  wire [0:0]x;
  wire [0:0]z_5;

  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_asr_x53 asr
       (.D(register_q_net),
        .clk(clk),
        .z_5(z_5));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister_463 register
       (.D(register_q_net),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_x57" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_x57
   (z_4,
    clk,
    x);
  output [0:0]z_4;
  input clk;
  input [0:0]x;

  wire clk;
  wire register_q_net;
  wire [0:0]x;
  wire [0:0]z_4;

  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_asr_x54 asr
       (.D(register_q_net),
        .clk(clk),
        .z_4(z_4));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister__parameterized0_459 register
       (.D(register_q_net),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_x58" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_x58
   (\fd_prim_array[0].rst_comp.fdre_comp ,
    z_5,
    x_x0,
    clk,
    x);
  output [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  output [0:0]z_5;
  input [0:0]x_x0;
  input clk;
  input [0:0]x;

  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire register_q_net;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_asr_x55 asr
       (.D(register_q_net),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ),
        .x_x0(x_x0),
        .z_5(z_5));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister__parameterized0_441 register
       (.D(register_q_net),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_x59" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_x59
   (x,
    z_3,
    a,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp );
  output [0:0]x;
  output [0:0]z_3;
  input [0:0]a;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire register4_q_net;
  wire [0:0]x;
  wire [0:0]z_3;

  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_asr_x56 asr
       (.D(register4_q_net),
        .a(a),
        .clk(clk),
        .x(x),
        .z_3(z_3));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister_403 register4
       (.D(register4_q_net),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_x6" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_x6
   (x,
    z_3,
    a,
    clk,
    \fd_prim_array[0].set_comp.fdse_comp );
  output [0:0]x;
  output [0:0]z_3;
  input [0:0]a;
  input clk;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire register4_q_net;
  wire [0:0]x;
  wire [0:0]z_3;

  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_asr_x2 asr
       (.D(register4_q_net),
        .a(a),
        .clk(clk),
        .x(x),
        .z_3(z_3));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister__parameterized0_855 register4
       (.D(register4_q_net),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_x60" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_x60
   (\fd_prim_array[0].set_comp.fdse_comp ,
    z_4,
    a,
    clk,
    x);
  output [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  output [0:0]z_4;
  input [0:0]a;
  input clk;
  input [0:0]x;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire register5_q_net;
  wire [0:0]x;
  wire [0:0]z_4;

  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_asr_x57 asr
       (.D(register5_q_net),
        .a(a),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ),
        .z_4(z_4));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister_393 register5
       (.D(register5_q_net),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_x61" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_x61
   (x,
    z_3,
    a,
    clk,
    \fd_prim_array[0].set_comp.fdse_comp );
  output [0:0]x;
  output [0:0]z_3;
  input [0:0]a;
  input clk;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire register4_q_net;
  wire [0:0]x;
  wire [0:0]z_3;

  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_asr_x58 asr
       (.D(register4_q_net),
        .a(a),
        .clk(clk),
        .x(x),
        .z_3(z_3));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister__parameterized0_389 register4
       (.D(register4_q_net),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_x62" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_x62
   (z_3,
    clk,
    x);
  output [0:0]z_3;
  input clk;
  input [0:0]x;

  wire clk;
  wire register4_q_net;
  wire [0:0]x;
  wire [0:0]z_3;

  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_asr_x59 asr
       (.D(register4_q_net),
        .clk(clk),
        .z_3(z_3));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister_385 register4
       (.D(register4_q_net),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_x63" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_x63
   (x,
    z_5,
    x_x0,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp );
  output [0:0]x;
  output [0:0]z_5;
  input [0:0]x_x0;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire register_q_net;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_asr_x60 asr
       (.D(register_q_net),
        .clk(clk),
        .x(x),
        .x_x0(x_x0),
        .z_5(z_5));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister_375 register
       (.D(register_q_net),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_x64" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_x64
   (\fd_prim_array[0].set_comp.fdse_comp ,
    z_6,
    x_x0,
    clk,
    x);
  output [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  output [0:0]z_6;
  input [0:0]x_x0;
  input clk;
  input [0:0]x;

  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire register_q_net;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_6;

  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_asr_x61 asr
       (.D(register_q_net),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ),
        .x_x0(x_x0),
        .z_6(z_6));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister_365 register
       (.D(register_q_net),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_x65" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_x65
   (x,
    z_5,
    x_x0,
    clk,
    \fd_prim_array[0].set_comp.fdse_comp );
  output [0:0]x;
  output [0:0]z_5;
  input [0:0]x_x0;
  input clk;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire register_q_net;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_asr_x62 asr
       (.D(register_q_net),
        .clk(clk),
        .x(x),
        .x_x0(x_x0),
        .z_5(z_5));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister__parameterized0_361 register
       (.D(register_q_net),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_x66" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_x66
   (z_5,
    clk,
    x);
  output [0:0]z_5;
  input clk;
  input [0:0]x;

  wire clk;
  wire register_q_net;
  wire [0:0]x;
  wire [0:0]z_5;

  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_asr_x63 asr
       (.D(register_q_net),
        .clk(clk),
        .z_5(z_5));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister_357 register
       (.D(register_q_net),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_x67" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_x67
   (x,
    z_7,
    a,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp );
  output [0:0]x;
  output [0:0]z_7;
  input [0:0]a;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire register_q_net;
  wire [0:0]x;
  wire [0:0]z_7;

  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_asr_x64 asr
       (.D(register_q_net),
        .a(a),
        .clk(clk),
        .x(x),
        .z_7(z_7));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister_341 register
       (.D(register_q_net),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_x68" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_x68
   (\fd_prim_array[0].set_comp.fdse_comp ,
    z_6,
    a,
    clk,
    x);
  output [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  output [0:0]z_6;
  input [0:0]a;
  input clk;
  input [0:0]x;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire register_q_net;
  wire [0:0]x;
  wire [0:0]z_6;

  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_asr_x65 asr
       (.D(register_q_net),
        .a(a),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ),
        .z_6(z_6));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister__parameterized0_337 register
       (.D(register_q_net),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_x69" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_x69
   (z_6,
    clk,
    x);
  output [0:0]z_6;
  input clk;
  input [0:0]x;

  wire clk;
  wire register_q_net;
  wire [0:0]x;
  wire [0:0]z_6;

  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_asr_x66 asr
       (.D(register_q_net),
        .clk(clk),
        .z_6(z_6));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister_333 register
       (.D(register_q_net),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_x7" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_x7
   (z_3,
    clk,
    x);
  output [0:0]z_3;
  input clk;
  input [0:0]x;

  wire clk;
  wire register4_q_net;
  wire [0:0]x;
  wire [0:0]z_3;

  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_asr_x3 asr
       (.D(register4_q_net),
        .clk(clk),
        .z_3(z_3));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister_851 register4
       (.D(register4_q_net),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_x70" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_x70
   (z_6,
    clk,
    x);
  output [0:0]z_6;
  input clk;
  input [0:0]x;

  wire clk;
  wire register_q_net;
  wire [0:0]x;
  wire [0:0]z_6;

  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_asr_x67 asr
       (.D(register_q_net),
        .clk(clk),
        .z_6(z_6));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister_329 register
       (.D(register_q_net),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_x71" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_x71
   (z_7,
    clk,
    x);
  output [0:0]z_7;
  input clk;
  input [0:0]x;

  wire clk;
  wire register_q_net;
  wire [0:0]x;
  wire [0:0]z_7;

  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_asr_x68 asr
       (.D(register_q_net),
        .clk(clk),
        .z_7(z_7));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister_313 register
       (.D(register_q_net),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_x72" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_x72
   (z_7,
    clk,
    x);
  output [0:0]z_7;
  input clk;
  input [0:0]x;

  wire clk;
  wire register_q_net;
  wire [0:0]x;
  wire [0:0]z_7;

  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_asr_x69 asr
       (.D(register_q_net),
        .clk(clk),
        .z_7(z_7));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister_309 register
       (.D(register_q_net),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_x73" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_x73
   (z_7,
    clk,
    x);
  output [0:0]z_7;
  input clk;
  input [0:0]x;

  wire clk;
  wire register_q_net;
  wire [0:0]x;
  wire [0:0]z_7;

  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_asr_x70 asr
       (.D(register_q_net),
        .clk(clk),
        .z_7(z_7));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister_305 register
       (.D(register_q_net),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_x74" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_x74
   (z_6,
    clk,
    x);
  output [0:0]z_6;
  input clk;
  input [0:0]x;

  wire clk;
  wire register_q_net;
  wire [0:0]x;
  wire [0:0]z_6;

  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_asr_x71 asr
       (.D(register_q_net),
        .clk(clk),
        .z_6(z_6));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister__parameterized0_302 register
       (.D(register_q_net),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_x75" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_x75
   (x,
    z_9,
    a,
    clk,
    \fd_prim_array[0].set_comp.fdse_comp );
  output [0:0]x;
  output [0:0]z_9;
  input [0:0]a;
  input clk;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire register1_q_net;
  wire [0:0]x;
  wire [0:0]z_9;

  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_asr_x72 asr
       (.D(register1_q_net),
        .a(a),
        .clk(clk),
        .x(x),
        .z_9(z_9));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister__parameterized0_293 register1
       (.D(register1_q_net),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_x76" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_x76
   (x,
    z_10,
    a,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp );
  output [0:0]x;
  output [0:0]z_10;
  input [0:0]a;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire register_q_net;
  wire [0:0]x;
  wire [0:0]z_10;

  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_asr_x73 asr
       (.D(register_q_net),
        .a(a),
        .clk(clk),
        .x(x),
        .z_10(z_10));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister_284 register
       (.D(register_q_net),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_x77" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_x77
   (\fd_prim_array[0].set_comp.fdse_comp ,
    z_9,
    a,
    clk,
    x);
  output [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  output [0:0]z_9;
  input [0:0]a;
  input clk;
  input [0:0]x;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire register1_q_net;
  wire [0:0]x;
  wire [0:0]z_9;

  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_asr_x74 asr
       (.D(register1_q_net),
        .a(a),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ),
        .z_9(z_9));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister_281 register1
       (.D(register1_q_net),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_x78" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_x78
   (z_9,
    clk,
    x);
  output [0:0]z_9;
  input clk;
  input [0:0]x;

  wire clk;
  wire register1_q_net;
  wire [0:0]x;
  wire [0:0]z_9;

  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_asr_x75 asr
       (.D(register1_q_net),
        .clk(clk),
        .z_9(z_9));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister_278 register1
       (.D(register1_q_net),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_x79" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_x79
   (x,
    z_5,
    x_x0,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp );
  output [0:0]x;
  output [0:0]z_5;
  input [0:0]x_x0;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire register5_q_net;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_asr_x76 asr
       (.D(register5_q_net),
        .clk(clk),
        .x(x),
        .x_x0(x_x0),
        .z_5(z_5));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister_247 register5
       (.D(register5_q_net),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_x8" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_x8
   (\fd_prim_array[0].set_comp.fdse_comp ,
    z_6,
    a,
    clk,
    x);
  output [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  output [0:0]z_6;
  input [0:0]a;
  input clk;
  input [0:0]x;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire register_q_net;
  wire [0:0]x;
  wire [0:0]z_6;

  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_asr_x5 asr
       (.D(register_q_net),
        .a(a),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ),
        .z_6(z_6));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister_832 register
       (.D(register_q_net),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_x80" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_x80
   (x,
    z_5,
    x_x0,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp );
  output [0:0]x;
  output [0:0]z_5;
  input [0:0]x_x0;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire register_q_net;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_asr_x77 asr
       (.D(register_q_net),
        .clk(clk),
        .x(x),
        .x_x0(x_x0),
        .z_5(z_5));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister_243 register
       (.D(register_q_net),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_x81" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_x81
   (x,
    z_5,
    x_x0,
    clk,
    \fd_prim_array[0].set_comp.fdse_comp );
  output [0:0]x;
  output [0:0]z_5;
  input [0:0]x_x0;
  input clk;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire register_q_net;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_asr_x78 asr
       (.D(register_q_net),
        .clk(clk),
        .x(x),
        .x_x0(x_x0),
        .z_5(z_5));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister__parameterized0_239 register
       (.D(register_q_net),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_x82" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_x82
   (x,
    z_5,
    x_x0,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp );
  output [0:0]x;
  output [0:0]z_5;
  input [0:0]x_x0;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire register_q_net;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_asr_x79 asr
       (.D(register_q_net),
        .clk(clk),
        .x(x),
        .x_x0(x_x0),
        .z_5(z_5));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister_235 register
       (.D(register_q_net),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_x83" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_x83
   (z_5,
    clk,
    x);
  output [0:0]z_5;
  input clk;
  input [0:0]x;

  wire clk;
  wire register_q_net;
  wire [0:0]x;
  wire [0:0]z_5;

  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_asr_x80 asr
       (.D(register_q_net),
        .clk(clk),
        .z_5(z_5));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister_232 register
       (.D(register_q_net),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_x84" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_x84
   (z_5,
    clk,
    x);
  output [0:0]z_5;
  input clk;
  input [0:0]x;

  wire clk;
  wire register_q_net;
  wire [0:0]x;
  wire [0:0]z_5;

  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_asr_x81 asr
       (.D(register_q_net),
        .clk(clk),
        .z_5(z_5));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister_228 register
       (.D(register_q_net),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_x85" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_x85
   (z_4,
    clk,
    x);
  output [0:0]z_4;
  input clk;
  input [0:0]x;

  wire clk;
  wire register_q_net;
  wire [0:0]x;
  wire [0:0]z_4;

  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_asr_x82 asr
       (.D(register_q_net),
        .clk(clk),
        .z_4(z_4));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister__parameterized0_224 register
       (.D(register_q_net),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_x86" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_x86
   (\fd_prim_array[0].set_comp.fdse_comp ,
    z_5,
    x_x0,
    clk,
    x);
  output [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  output [0:0]z_5;
  input [0:0]x_x0;
  input clk;
  input [0:0]x;

  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire register_q_net;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_asr_x83 asr
       (.D(register_q_net),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ),
        .x_x0(x_x0),
        .z_5(z_5));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister__parameterized0_206 register
       (.D(register_q_net),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_x87" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_x87
   (x,
    z_3,
    a,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp );
  output [0:0]x;
  output [0:0]z_3;
  input [0:0]a;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire register4_q_net;
  wire [0:0]x;
  wire [0:0]z_3;

  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_asr_x84 asr
       (.D(register4_q_net),
        .a(a),
        .clk(clk),
        .x(x),
        .z_3(z_3));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister_173 register4
       (.D(register4_q_net),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_x88" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_x88
   (\fd_prim_array[0].set_comp.fdse_comp ,
    z_4,
    a,
    clk,
    x);
  output [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  output [0:0]z_4;
  input [0:0]a;
  input clk;
  input [0:0]x;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire register5_q_net;
  wire [0:0]x;
  wire [0:0]z_4;

  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_asr_x85 asr
       (.D(register5_q_net),
        .a(a),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ),
        .z_4(z_4));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister_164 register5
       (.D(register5_q_net),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_x89" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_x89
   (x,
    z_3,
    a,
    clk,
    \fd_prim_array[0].set_comp.fdse_comp );
  output [0:0]x;
  output [0:0]z_3;
  input [0:0]a;
  input clk;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire register4_q_net;
  wire [0:0]x;
  wire [0:0]z_3;

  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_asr_x86 asr
       (.D(register4_q_net),
        .a(a),
        .clk(clk),
        .x(x),
        .z_3(z_3));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister__parameterized0_160 register4
       (.D(register4_q_net),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_x9" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_x9
   (x,
    z_5,
    a,
    clk,
    \fd_prim_array[0].set_comp.fdse_comp );
  output [0:0]x;
  output [0:0]z_5;
  input [0:0]a;
  input clk;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire register_q_net;
  wire [0:0]x;
  wire [0:0]z_5;

  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_asr_x6 asr
       (.D(register_q_net),
        .a(a),
        .clk(clk),
        .x(x),
        .z_5(z_5));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister__parameterized0_828 register
       (.D(register_q_net),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_x90" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_x90
   (z_3,
    clk,
    x);
  output [0:0]z_3;
  input clk;
  input [0:0]x;

  wire clk;
  wire register4_q_net;
  wire [0:0]x;
  wire [0:0]z_3;

  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_asr_x87 asr
       (.D(register4_q_net),
        .clk(clk),
        .z_3(z_3));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister__parameterized0_156 register4
       (.D(register4_q_net),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_x91" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_x91
   (x,
    z_5,
    a,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp );
  output [0:0]x;
  output [0:0]z_5;
  input [0:0]a;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire register_q_net;
  wire [0:0]x;
  wire [0:0]z_5;

  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_asr_x88 asr
       (.D(register_q_net),
        .a(a),
        .clk(clk),
        .x(x),
        .z_5(z_5));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister_147 register
       (.D(register_q_net),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_x92" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_x92
   (\fd_prim_array[0].rst_comp.fdre_comp ,
    z_6,
    a,
    clk,
    x);
  output [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  output [0:0]z_6;
  input [0:0]a;
  input clk;
  input [0:0]x;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire register_q_net;
  wire [0:0]x;
  wire [0:0]z_6;

  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_asr_x89 asr
       (.D(register_q_net),
        .a(a),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ),
        .z_6(z_6));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister_137 register
       (.D(register_q_net),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_x93" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_x93
   (x,
    z_5,
    a,
    clk,
    \fd_prim_array[0].set_comp.fdse_comp );
  output [0:0]x;
  output [0:0]z_5;
  input [0:0]a;
  input clk;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire register_q_net;
  wire [0:0]x;
  wire [0:0]z_5;

  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_asr_x90 asr
       (.D(register_q_net),
        .a(a),
        .clk(clk),
        .x(x),
        .z_5(z_5));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister__parameterized0_133 register
       (.D(register_q_net),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_x94" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_x94
   (z_5,
    clk,
    x);
  output [0:0]z_5;
  input clk;
  input [0:0]x;

  wire clk;
  wire register_q_net;
  wire [0:0]x;
  wire [0:0]z_5;

  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_asr_x91 asr
       (.D(register_q_net),
        .clk(clk),
        .z_5(z_5));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister__parameterized0_129 register
       (.D(register_q_net),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_x95" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_x95
   (x,
    z_7,
    x_x0,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp );
  output [0:0]x;
  output [0:0]z_7;
  input [0:0]x_x0;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire register_q_net;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_7;

  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_asr_x92 asr
       (.D(register_q_net),
        .clk(clk),
        .x(x),
        .x_x0(x_x0),
        .z_7(z_7));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister_113 register
       (.D(register_q_net),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_x96" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_x96
   (\fd_prim_array[0].set_comp.fdse_comp ,
    z_6,
    x_x0,
    clk,
    x);
  output [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  output [0:0]z_6;
  input [0:0]x_x0;
  input clk;
  input [0:0]x;

  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire register_q_net;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_6;

  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_asr_x93 asr
       (.D(register_q_net),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ),
        .x_x0(x_x0),
        .z_6(z_6));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister__parameterized0_109 register
       (.D(register_q_net),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_x97" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_x97
   (z_6,
    clk,
    x);
  output [0:0]z_6;
  input clk;
  input [0:0]x;

  wire clk;
  wire register_q_net;
  wire [0:0]x;
  wire [0:0]z_6;

  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_asr_x94 asr
       (.D(register_q_net),
        .clk(clk),
        .z_6(z_6));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister_105 register
       (.D(register_q_net),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_x98" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_x98
   (z_6,
    clk,
    x);
  output [0:0]z_6;
  input clk;
  input [0:0]x;

  wire clk;
  wire register_q_net;
  wire [0:0]x;
  wire [0:0]z_6;

  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_asr_x95 asr
       (.D(register_q_net),
        .clk(clk),
        .z_6(z_6));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister__parameterized0_102 register
       (.D(register_q_net),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_x99" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_x99
   (z_7,
    clk,
    x);
  output [0:0]z_7;
  input clk;
  input [0:0]x;

  wire clk;
  wire register_q_net;
  wire [0:0]x;
  wire [0:0]z_7;

  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_asr_x96 asr
       (.D(register_q_net),
        .clk(clk),
        .z_7(z_7));
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister_87 register
       (.D(register_q_net),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xladdrsr
   (z_3,
    x,
    D,
    clk,
    a);
  output [0:0]z_3;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]a;

  wire [0:0]D;
  wire [0:0]a;
  wire clk;
  wire [0:0]x;
  wire [0:0]z_3;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i0,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_c_shift_ram_v12_0_i0 \comp0.core_instance0 
       (.A(1'b1),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_3));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].rst_comp.fdre_comp_i_1__62 
       (.I0(z_3),
        .I1(a),
        .O(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xladdrsr__parameterized0
   (z_4,
    \fd_prim_array[0].set_comp.fdse_comp ,
    D,
    clk,
    a);
  output [0:0]z_4;
  output [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  input [0:0]D;
  input clk;
  input [0:0]a;

  wire [0:0]D;
  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]z_4;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i1,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_c_shift_ram_v12_0_i1 \comp1.core_instance1 
       (.A({1'b1,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_4));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].rst_comp.fdre_comp_i_1__63 
       (.I0(z_4),
        .I1(a),
        .O(\fd_prim_array[0].set_comp.fdse_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xladdrsr__parameterized0__xdcDup__1
   (z_4,
    \fd_prim_array[0].set_comp.fdse_comp ,
    D,
    clk,
    a);
  output [0:0]z_4;
  output [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  input [0:0]D;
  input clk;
  input [0:0]a;

  wire [0:0]D;
  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]z_4;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i1,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_c_shift_ram_v12_0_i1__2 \comp1.core_instance1 
       (.A({1'b1,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_4));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].rst_comp.fdre_comp_i_1__31 
       (.I0(z_4),
        .I1(a),
        .O(\fd_prim_array[0].set_comp.fdse_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xladdrsr__parameterized1
   (z_3,
    D,
    clk);
  output [0:0]z_3;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_3;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i2,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_c_shift_ram_v12_0_i2 \comp2.core_instance2 
       (.A(1'b1),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_3));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xladdrsr__parameterized10
   (z_7,
    D,
    clk);
  output [0:0]z_7;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_7;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i11,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_c_shift_ram_v12_0_i11 \comp11.core_instance11 
       (.A({1'b1,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_7));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xladdrsr__parameterized11
   (z_7,
    D,
    clk);
  output [0:0]z_7;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_7;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i12,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_c_shift_ram_v12_0_i12 \comp12.core_instance12 
       (.A({1'b1,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_7));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xladdrsr__parameterized12
   (z_9,
    x,
    D,
    clk,
    x_x0);
  output [0:0]z_9;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]x_x0;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_9;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i13,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_c_shift_ram_v12_0_i13 \comp13.core_instance13 
       (.A({1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_9));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].rst_comp.fdre_comp_i_1__1 
       (.I0(z_9),
        .I1(x_x0),
        .O(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xladdrsr__parameterized13
   (z_10,
    x,
    D,
    clk,
    x_x0);
  output [0:0]z_10;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]x_x0;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_10;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i14,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_c_shift_ram_v12_0_i14 \comp14.core_instance14 
       (.A({1'b1,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_10));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].rst_comp.fdre_comp_i_1__0 
       (.I0(z_10),
        .I1(x_x0),
        .O(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xladdrsr__parameterized14
   (z_9,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    D,
    clk,
    x_x0);
  output [0:0]z_9;
  output [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input [0:0]D;
  input clk;
  input [0:0]x_x0;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire [0:0]x_x0;
  wire [0:0]z_9;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i15,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_c_shift_ram_v12_0_i15 \comp15.core_instance15 
       (.A({1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_9));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].rst_comp.fdre_comp_i_1 
       (.I0(z_9),
        .I1(x_x0),
        .O(\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xladdrsr__parameterized15
   (z_9,
    D,
    clk);
  output [0:0]z_9;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_9;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i16,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_c_shift_ram_v12_0_i16 \comp16.core_instance16 
       (.A({1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_9));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xladdrsr__parameterized16
   (z_5,
    D,
    clk);
  output [0:0]z_5;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_5;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i17,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_c_shift_ram_v12_0_i17 \comp17.core_instance17 
       (.A({1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_5));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xladdrsr__parameterized16__xdcDup__1
   (z_5,
    x,
    D,
    clk,
    x_x0);
  output [0:0]z_5;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]x_x0;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i17,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_c_shift_ram_v12_0_i17__5 \comp17.core_instance17 
       (.A({1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_5));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].set_comp.fdse_comp_i_1__1 
       (.I0(z_5),
        .I1(x_x0),
        .O(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xladdrsr__parameterized16__xdcDup__2
   (z_5,
    x,
    D,
    clk,
    a);
  output [0:0]z_5;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]a;

  wire [0:0]D;
  wire [0:0]a;
  wire clk;
  wire [0:0]x;
  wire [0:0]z_5;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i17,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_c_shift_ram_v12_0_i17__6 \comp17.core_instance17 
       (.A({1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_5));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].set_comp.fdse_comp_i_1__21 
       (.I0(z_5),
        .I1(a),
        .O(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xladdrsr__parameterized16__xdcDup__3
   (z_5,
    x,
    D,
    clk,
    x_x0);
  output [0:0]z_5;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]x_x0;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i17,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_c_shift_ram_v12_0_i17__7 \comp17.core_instance17 
       (.A({1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_5));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].rst_comp.fdre_comp_i_1__14 
       (.I0(z_5),
        .I1(x_x0),
        .O(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xladdrsr__parameterized16__xdcDup__4
   (z_5,
    \fd_prim_array[0].set_comp.fdse_comp ,
    D,
    clk,
    x_x0);
  output [0:0]z_5;
  output [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  input [0:0]D;
  input clk;
  input [0:0]x_x0;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i17,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_c_shift_ram_v12_0_i17__8 \comp17.core_instance17 
       (.A({1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_5));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].rst_comp.fdre_comp_i_1__21 
       (.I0(z_5),
        .I1(x_x0),
        .O(\fd_prim_array[0].set_comp.fdse_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xladdrsr__parameterized17
   (z_5,
    x,
    D,
    clk,
    a);
  output [0:0]z_5;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]a;

  wire [0:0]D;
  wire [0:0]a;
  wire clk;
  wire [0:0]x;
  wire [0:0]z_5;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i18,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_c_shift_ram_v12_0_i18 \comp18.core_instance18 
       (.A({1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_5));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].set_comp.fdse_comp_i_1__35 
       (.I0(z_5),
        .I1(a),
        .O(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xladdrsr__parameterized17__xdcDup__1
   (z_5,
    x,
    D,
    clk,
    x_x0);
  output [0:0]z_5;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]x_x0;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i18,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_c_shift_ram_v12_0_i18__3 \comp18.core_instance18 
       (.A({1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_5));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].rst_comp.fdre_comp_i_1__6 
       (.I0(z_5),
        .I1(x_x0),
        .O(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xladdrsr__parameterized17__xdcDup__2
   (z_5,
    x,
    D,
    clk,
    x_x0);
  output [0:0]z_5;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]x_x0;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i18,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_c_shift_ram_v12_0_i18__4 \comp18.core_instance18 
       (.A({1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_5));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].rst_comp.fdre_comp_i_1__17 
       (.I0(z_5),
        .I1(x_x0),
        .O(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xladdrsr__parameterized18
   (z_5,
    x,
    D,
    clk,
    x_x0);
  output [0:0]z_5;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]x_x0;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i19,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_c_shift_ram_v12_0_i19 \comp19.core_instance19 
       (.A({1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_5));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].rst_comp.fdre_comp_i_1__11 
       (.I0(z_5),
        .I1(x_x0),
        .O(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xladdrsr__parameterized18__xdcDup__1
   (z_5,
    x,
    D,
    clk,
    x_x0);
  output [0:0]z_5;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]x_x0;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i19,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_c_shift_ram_v12_0_i19__2 \comp19.core_instance19 
       (.A({1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_5));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].rst_comp.fdre_comp_i_1__3 
       (.I0(z_5),
        .I1(x_x0),
        .O(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xladdrsr__parameterized19
   (z_5,
    \fd_prim_array[0].set_comp.fdse_comp ,
    D,
    clk,
    x_x0);
  output [0:0]z_5;
  output [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  input [0:0]D;
  input clk;
  input [0:0]x_x0;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i20,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_c_shift_ram_v12_0_i20 \comp20.core_instance20 
       (.A({1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_5));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].rst_comp.fdre_comp_i_1__29 
       (.I0(z_5),
        .I1(x_x0),
        .O(\fd_prim_array[0].set_comp.fdse_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xladdrsr__parameterized19__xdcDup__1
   (z_5,
    D,
    clk);
  output [0:0]z_5;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_5;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i20,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_c_shift_ram_v12_0_i20__2 \comp20.core_instance20 
       (.A({1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_5));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xladdrsr__parameterized1__xdcDup__1
   (z_3,
    x,
    D,
    clk,
    a);
  output [0:0]z_3;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]a;

  wire [0:0]D;
  wire [0:0]a;
  wire clk;
  wire [0:0]x;
  wire [0:0]z_3;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i2,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_c_shift_ram_v12_0_i2__5 \comp2.core_instance2 
       (.A(1'b1),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_3));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].rst_comp.fdre_comp_i_1__32 
       (.I0(z_3),
        .I1(a),
        .O(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xladdrsr__parameterized1__xdcDup__2
   (z_3,
    D,
    clk);
  output [0:0]z_3;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_3;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i2,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_c_shift_ram_v12_0_i2__6 \comp2.core_instance2 
       (.A(1'b1),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_3));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xladdrsr__parameterized1__xdcDup__3
   (z_3,
    D,
    clk);
  output [0:0]z_3;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_3;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i2,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_c_shift_ram_v12_0_i2__7 \comp2.core_instance2 
       (.A(1'b1),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_3));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xladdrsr__parameterized1__xdcDup__4
   (z_3,
    x,
    D,
    clk,
    a);
  output [0:0]z_3;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]a;

  wire [0:0]D;
  wire [0:0]a;
  wire clk;
  wire [0:0]x;
  wire [0:0]z_3;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i2,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_c_shift_ram_v12_0_i2__8 \comp2.core_instance2 
       (.A(1'b1),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_3));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].set_comp.fdse_comp_i_1__33 
       (.I0(z_3),
        .I1(a),
        .O(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xladdrsr__parameterized2
   (z_5,
    x,
    D,
    clk,
    x_x0);
  output [0:0]z_5;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]x_x0;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i3,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_c_shift_ram_v12_0_i3 \comp3.core_instance3 
       (.A({1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_5));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].rst_comp.fdre_comp_i_1__5 
       (.I0(z_5),
        .I1(x_x0),
        .O(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xladdrsr__parameterized20
   (z_4,
    D,
    clk);
  output [0:0]z_4;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_4;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i21,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_c_shift_ram_v12_0_i21 \comp21.core_instance21 
       (.A({1'b1,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_4));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xladdrsr__parameterized20__xdcDup__1
   (z_4,
    D,
    clk);
  output [0:0]z_4;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_4;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i21,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_c_shift_ram_v12_0_i21__2 \comp21.core_instance21 
       (.A({1'b1,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_4));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xladdrsr__parameterized21
   (z_5,
    x,
    D,
    clk,
    x_x0);
  output [0:0]z_5;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]x_x0;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i22,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_c_shift_ram_v12_0_i22 \comp22.core_instance22 
       (.A({1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_5));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].set_comp.fdse_comp_i_1__14 
       (.I0(z_5),
        .I1(x_x0),
        .O(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xladdrsr__parameterized21__xdcDup__1
   (z_5,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    D,
    clk,
    x_x0);
  output [0:0]z_5;
  output [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input [0:0]D;
  input clk;
  input [0:0]x_x0;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i22,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_c_shift_ram_v12_0_i22__3 \comp22.core_instance22 
       (.A({1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_5));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].set_comp.fdse_comp_i_1__0 
       (.I0(z_5),
        .I1(x_x0),
        .O(\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xladdrsr__parameterized21__xdcDup__2
   (z_5,
    x,
    D,
    clk,
    a);
  output [0:0]z_5;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]a;

  wire [0:0]D;
  wire [0:0]a;
  wire clk;
  wire [0:0]x;
  wire [0:0]z_5;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i22,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_c_shift_ram_v12_0_i22__4 \comp22.core_instance22 
       (.A({1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_5));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].rst_comp.fdre_comp_i_1__42 
       (.I0(z_5),
        .I1(a),
        .O(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xladdrsr__parameterized22
   (z_3,
    x,
    D,
    clk,
    x_x0);
  output [0:0]z_3;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]x_x0;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_3;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i23,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_c_shift_ram_v12_0_i23 \comp23.core_instance23 
       (.A(1'b1),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_3));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].rst_comp.fdre_comp_i_1__8 
       (.I0(z_3),
        .I1(x_x0),
        .O(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xladdrsr__parameterized23
   (z_4,
    \fd_prim_array[0].set_comp.fdse_comp ,
    D,
    clk,
    a);
  output [0:0]z_4;
  output [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  input [0:0]D;
  input clk;
  input [0:0]a;

  wire [0:0]D;
  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]z_4;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i24,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_c_shift_ram_v12_0_i24 \comp24.core_instance24 
       (.A({1'b1,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_4));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].rst_comp.fdre_comp_i_1__51 
       (.I0(z_4),
        .I1(a),
        .O(\fd_prim_array[0].set_comp.fdse_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xladdrsr__parameterized23__xdcDup__1
   (z_4,
    \fd_prim_array[0].set_comp.fdse_comp ,
    D,
    clk,
    x_x0);
  output [0:0]z_4;
  output [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  input [0:0]D;
  input clk;
  input [0:0]x_x0;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]x_x0;
  wire [0:0]z_4;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i24,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_c_shift_ram_v12_0_i24__2 \comp24.core_instance24 
       (.A({1'b1,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_4));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].set_comp.fdse_comp_i_1__2 
       (.I0(z_4),
        .I1(x_x0),
        .O(\fd_prim_array[0].set_comp.fdse_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xladdrsr__parameterized24
   (z_3,
    x,
    D,
    clk,
    a);
  output [0:0]z_3;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]a;

  wire [0:0]D;
  wire [0:0]a;
  wire clk;
  wire [0:0]x;
  wire [0:0]z_3;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i25,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_c_shift_ram_v12_0_i25 \comp25.core_instance25 
       (.A(1'b1),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_3));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].rst_comp.fdre_comp_i_1__52 
       (.I0(z_3),
        .I1(a),
        .O(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xladdrsr__parameterized24__xdcDup__1
   (z_3,
    x,
    D,
    clk,
    x_x0);
  output [0:0]z_3;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]x_x0;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_3;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i25,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_c_shift_ram_v12_0_i25__3 \comp25.core_instance25 
       (.A(1'b1),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_3));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].set_comp.fdse_comp_i_1__3 
       (.I0(z_3),
        .I1(x_x0),
        .O(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xladdrsr__parameterized24__xdcDup__2
   (z_3,
    x,
    D,
    clk,
    a);
  output [0:0]z_3;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]a;

  wire [0:0]D;
  wire [0:0]a;
  wire clk;
  wire [0:0]x;
  wire [0:0]z_3;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i25,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_c_shift_ram_v12_0_i25__4 \comp25.core_instance25 
       (.A(1'b1),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_3));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].rst_comp.fdre_comp_i_1__50 
       (.I0(z_3),
        .I1(a),
        .O(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xladdrsr__parameterized25
   (z_6,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    D,
    clk,
    a);
  output [0:0]z_6;
  output [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input [0:0]D;
  input clk;
  input [0:0]a;

  wire [0:0]D;
  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire [0:0]z_6;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i26,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_c_shift_ram_v12_0_i26 \comp26.core_instance26 
       (.A({1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_6));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].set_comp.fdse_comp_i_1__20 
       (.I0(z_6),
        .I1(a),
        .O(\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xladdrsr__parameterized26
   (z_5,
    D,
    clk);
  output [0:0]z_5;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_5;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i27,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_c_shift_ram_v12_0_i27 \comp27.core_instance27 
       (.A({1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_5));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xladdrsr__parameterized26__xdcDup__1
   (z_5,
    D,
    clk);
  output [0:0]z_5;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_5;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i27,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_c_shift_ram_v12_0_i27__5 \comp27.core_instance27 
       (.A({1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_5));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xladdrsr__parameterized26__xdcDup__2
   (z_5,
    x,
    D,
    clk,
    x_x0);
  output [0:0]z_5;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]x_x0;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i27,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_c_shift_ram_v12_0_i27__6 \comp27.core_instance27 
       (.A({1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_5));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].set_comp.fdse_comp_i_1__6 
       (.I0(z_5),
        .I1(x_x0),
        .O(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xladdrsr__parameterized26__xdcDup__3
   (z_5,
    D,
    clk);
  output [0:0]z_5;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_5;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i27,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_c_shift_ram_v12_0_i27__7 \comp27.core_instance27 
       (.A({1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_5));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xladdrsr__parameterized26__xdcDup__4
   (z_5,
    x,
    D,
    clk,
    x_x0);
  output [0:0]z_5;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]x_x0;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i27,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_c_shift_ram_v12_0_i27__8 \comp27.core_instance27 
       (.A({1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_5));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].rst_comp.fdre_comp_i_1__26 
       (.I0(z_5),
        .I1(x_x0),
        .O(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xladdrsr__parameterized27
   (z_7,
    D,
    clk);
  output [0:0]z_7;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_7;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i28,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_c_shift_ram_v12_0_i28 \comp28.core_instance28 
       (.A({1'b1,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_7));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xladdrsr__parameterized27__xdcDup__1
   (z_7,
    x,
    D,
    clk,
    a);
  output [0:0]z_7;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]a;

  wire [0:0]D;
  wire [0:0]a;
  wire clk;
  wire [0:0]x;
  wire [0:0]z_7;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i28,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_c_shift_ram_v12_0_i28__2 \comp28.core_instance28 
       (.A({1'b1,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_7));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].set_comp.fdse_comp_i_1__23 
       (.I0(z_7),
        .I1(a),
        .O(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xladdrsr__parameterized28
   (z_6,
    D,
    clk);
  output [0:0]z_6;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_6;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i29,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_c_shift_ram_v12_0_i29 \comp29.core_instance29 
       (.A({1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_6));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xladdrsr__parameterized28__xdcDup__1
   (z_6,
    \fd_prim_array[0].set_comp.fdse_comp ,
    D,
    clk,
    a);
  output [0:0]z_6;
  output [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  input [0:0]D;
  input clk;
  input [0:0]a;

  wire [0:0]D;
  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]z_6;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i29,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_c_shift_ram_v12_0_i29__3 \comp29.core_instance29 
       (.A({1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_6));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].rst_comp.fdre_comp_i_1__44 
       (.I0(z_6),
        .I1(a),
        .O(\fd_prim_array[0].set_comp.fdse_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xladdrsr__parameterized28__xdcDup__2
   (z_6,
    D,
    clk);
  output [0:0]z_6;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_6;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i29,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_c_shift_ram_v12_0_i29__4 \comp29.core_instance29 
       (.A({1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_6));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xladdrsr__parameterized29
   (z_6,
    D,
    clk);
  output [0:0]z_6;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_6;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i30,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_c_shift_ram_v12_0_i30 \comp30.core_instance30 
       (.A({1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_6));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xladdrsr__parameterized2__xdcDup__1
   (z_5,
    x,
    D,
    clk,
    a);
  output [0:0]z_5;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]a;

  wire [0:0]D;
  wire [0:0]a;
  wire clk;
  wire [0:0]x;
  wire [0:0]z_5;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i3,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_c_shift_ram_v12_0_i3__2 \comp3.core_instance3 
       (.A({1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_5));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].rst_comp.fdre_comp_i_1__33 
       (.I0(z_5),
        .I1(a),
        .O(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xladdrsr__parameterized3
   (z_6,
    \fd_prim_array[0].set_comp.fdse_comp ,
    D,
    clk,
    a);
  output [0:0]z_6;
  output [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  input [0:0]D;
  input clk;
  input [0:0]a;

  wire [0:0]D;
  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]z_6;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i4,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_c_shift_ram_v12_0_i4 \comp4.core_instance4 
       (.A({1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_6));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].rst_comp.fdre_comp_i_1__34 
       (.I0(z_6),
        .I1(a),
        .O(\fd_prim_array[0].set_comp.fdse_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xladdrsr__parameterized30
   (z_6,
    D,
    clk);
  output [0:0]z_6;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_6;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i31,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_c_shift_ram_v12_0_i31 \comp31.core_instance31 
       (.A({1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_6));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xladdrsr__parameterized31
   (z_7,
    D,
    clk);
  output [0:0]z_7;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_7;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i32,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_c_shift_ram_v12_0_i32 \comp32.core_instance32 
       (.A({1'b1,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_7));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xladdrsr__parameterized32
   (z_7,
    D,
    clk);
  output [0:0]z_7;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_7;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i33,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_c_shift_ram_v12_0_i33 \comp33.core_instance33 
       (.A({1'b1,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_7));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xladdrsr__parameterized33
   (z_9,
    x,
    D,
    clk,
    a);
  output [0:0]z_9;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]a;

  wire [0:0]D;
  wire [0:0]a;
  wire clk;
  wire [0:0]x;
  wire [0:0]z_9;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i34,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_c_shift_ram_v12_0_i34 \comp34.core_instance34 
       (.A({1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_9));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].set_comp.fdse_comp_i_1__27 
       (.I0(z_9),
        .I1(a),
        .O(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xladdrsr__parameterized34
   (z_10,
    x,
    D,
    clk,
    a);
  output [0:0]z_10;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]a;

  wire [0:0]D;
  wire [0:0]a;
  wire clk;
  wire [0:0]x;
  wire [0:0]z_10;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i35,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_c_shift_ram_v12_0_i35 \comp35.core_instance35 
       (.A({1'b1,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_10));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].set_comp.fdse_comp_i_1__26 
       (.I0(z_10),
        .I1(a),
        .O(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xladdrsr__parameterized35
   (z_9,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    D,
    clk,
    a);
  output [0:0]z_9;
  output [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input [0:0]D;
  input clk;
  input [0:0]a;

  wire [0:0]D;
  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire [0:0]z_9;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i36,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_c_shift_ram_v12_0_i36 \comp36.core_instance36 
       (.A({1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_9));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].rst_comp.fdre_comp_i_1__48 
       (.I0(z_9),
        .I1(a),
        .O(\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xladdrsr__parameterized36
   (z_9,
    D,
    clk);
  output [0:0]z_9;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_9;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i37,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_c_shift_ram_v12_0_i37 \comp37.core_instance37 
       (.A({1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_9));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xladdrsr__parameterized37
   (z_5,
    x,
    D,
    clk,
    a);
  output [0:0]z_5;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]a;

  wire [0:0]D;
  wire [0:0]a;
  wire clk;
  wire [0:0]x;
  wire [0:0]z_5;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i38,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_c_shift_ram_v12_0_i38 \comp38.core_instance38 
       (.A({1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_5));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].rst_comp.fdre_comp_i_1__64 
       (.I0(z_5),
        .I1(a),
        .O(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xladdrsr__parameterized37__xdcDup__1
   (z_5,
    x,
    D,
    clk,
    x_x0);
  output [0:0]z_5;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]x_x0;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i38,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_c_shift_ram_v12_0_i38__2 \comp38.core_instance38 
       (.A({1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_5));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].set_comp.fdse_comp_i_1__5 
       (.I0(z_5),
        .I1(x_x0),
        .O(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xladdrsr__parameterized38
   (z_5,
    D,
    clk);
  output [0:0]z_5;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_5;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i39,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_c_shift_ram_v12_0_i39 \comp39.core_instance39 
       (.A({1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_5));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xladdrsr__parameterized39
   (z_5,
    x,
    D,
    clk,
    x_x0);
  output [0:0]z_5;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]x_x0;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i40,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_c_shift_ram_v12_0_i40 \comp40.core_instance40 
       (.A({1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_5));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].rst_comp.fdre_comp_i_1__19 
       (.I0(z_5),
        .I1(x_x0),
        .O(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xladdrsr__parameterized39__xdcDup__1
   (z_5,
    D,
    clk);
  output [0:0]z_5;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_5;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i40,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_c_shift_ram_v12_0_i40__2 \comp40.core_instance40 
       (.A({1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_5));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xladdrsr__parameterized4
   (z_5,
    D,
    clk);
  output [0:0]z_5;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_5;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i5,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_c_shift_ram_v12_0_i5 \comp5.core_instance5 
       (.A({1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_5));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xladdrsr__parameterized40
   (z_4,
    D,
    clk);
  output [0:0]z_4;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_4;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i41,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_c_shift_ram_v12_0_i41 \comp41.core_instance41 
       (.A({1'b1,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_4));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xladdrsr__parameterized40__xdcDup__1
   (z_4,
    D,
    clk);
  output [0:0]z_4;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_4;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i41,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_c_shift_ram_v12_0_i41__2 \comp41.core_instance41 
       (.A({1'b1,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_4));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xladdrsr__parameterized41
   (z_5,
    x,
    D,
    clk,
    x_x0);
  output [0:0]z_5;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]x_x0;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i42,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_c_shift_ram_v12_0_i42 \comp42.core_instance42 
       (.A({1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_5));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].rst_comp.fdre_comp_i_1__27 
       (.I0(z_5),
        .I1(x_x0),
        .O(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xladdrsr__parameterized41__xdcDup__1
   (z_5,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    D,
    clk,
    x_x0);
  output [0:0]z_5;
  output [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input [0:0]D;
  input clk;
  input [0:0]x_x0;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i42,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_c_shift_ram_v12_0_i42__2 \comp42.core_instance42 
       (.A({1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_5));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].rst_comp.fdre_comp_i_1__12 
       (.I0(z_5),
        .I1(x_x0),
        .O(\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xladdrsr__parameterized42
   (z_6,
    D,
    clk);
  output [0:0]z_6;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_6;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i43,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_c_shift_ram_v12_0_i43 \comp43.core_instance43 
       (.A({1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_6));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xladdrsr__parameterized42__xdcDup__1
   (z_6,
    \fd_prim_array[0].set_comp.fdse_comp ,
    D,
    clk,
    x_x0);
  output [0:0]z_6;
  output [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  input [0:0]D;
  input clk;
  input [0:0]x_x0;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]x_x0;
  wire [0:0]z_6;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i43,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_c_shift_ram_v12_0_i43__2 \comp43.core_instance43 
       (.A({1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_6));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].rst_comp.fdre_comp_i_1__15 
       (.I0(z_6),
        .I1(x_x0),
        .O(\fd_prim_array[0].set_comp.fdse_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xladdrsr__parameterized43
   (z_5,
    D,
    clk);
  output [0:0]z_5;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_5;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i44,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_c_shift_ram_v12_0_i44 \comp44.core_instance44 
       (.A({1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_5));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xladdrsr__parameterized43__xdcDup__1
   (z_5,
    x,
    D,
    clk,
    x_x0);
  output [0:0]z_5;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]x_x0;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i44,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_c_shift_ram_v12_0_i44__3 \comp44.core_instance44 
       (.A({1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_5));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].rst_comp.fdre_comp_i_1__16 
       (.I0(z_5),
        .I1(x_x0),
        .O(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xladdrsr__parameterized43__xdcDup__2
   (z_5,
    x,
    D,
    clk,
    x_x0);
  output [0:0]z_5;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]x_x0;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i44,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_c_shift_ram_v12_0_i44__4 \comp44.core_instance44 
       (.A({1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_5));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].set_comp.fdse_comp_i_1__11 
       (.I0(z_5),
        .I1(x_x0),
        .O(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xladdrsr__parameterized44
   (z_7,
    D,
    clk);
  output [0:0]z_7;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_7;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i45,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_c_shift_ram_v12_0_i45 \comp45.core_instance45 
       (.A({1'b1,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_7));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xladdrsr__parameterized44__xdcDup__1
   (z_7,
    x,
    D,
    clk,
    a);
  output [0:0]z_7;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]a;

  wire [0:0]D;
  wire [0:0]a;
  wire clk;
  wire [0:0]x;
  wire [0:0]z_7;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i45,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_c_shift_ram_v12_0_i45__3 \comp45.core_instance45 
       (.A({1'b1,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_7));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].rst_comp.fdre_comp_i_1__55 
       (.I0(z_7),
        .I1(a),
        .O(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xladdrsr__parameterized44__xdcDup__2
   (z_7,
    D,
    clk);
  output [0:0]z_7;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_7;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i45,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_c_shift_ram_v12_0_i45__4 \comp45.core_instance45 
       (.A({1'b1,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_7));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xladdrsr__parameterized45
   (z_6,
    D,
    clk);
  output [0:0]z_6;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_6;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i46,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_c_shift_ram_v12_0_i46 \comp46.core_instance46 
       (.A({1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_6));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xladdrsr__parameterized45__xdcDup__1
   (z_6,
    \fd_prim_array[0].set_comp.fdse_comp ,
    D,
    clk,
    a);
  output [0:0]z_6;
  output [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  input [0:0]D;
  input clk;
  input [0:0]a;

  wire [0:0]D;
  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]z_6;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i46,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_c_shift_ram_v12_0_i46__2 \comp46.core_instance46 
       (.A({1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_6));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].rst_comp.fdre_comp_i_1__53 
       (.I0(z_6),
        .I1(a),
        .O(\fd_prim_array[0].set_comp.fdse_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xladdrsr__parameterized46
   (z_6,
    D,
    clk);
  output [0:0]z_6;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_6;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i47,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_c_shift_ram_v12_0_i47 \comp47.core_instance47 
       (.A({1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_6));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xladdrsr__parameterized46__xdcDup__1
   (z_6,
    D,
    clk);
  output [0:0]z_6;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_6;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i47,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_c_shift_ram_v12_0_i47__2 \comp47.core_instance47 
       (.A({1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_6));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xladdrsr__parameterized47
   (z_7,
    D,
    clk);
  output [0:0]z_7;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_7;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i48,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_c_shift_ram_v12_0_i48 \comp48.core_instance48 
       (.A({1'b1,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_7));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xladdrsr__parameterized48
   (z_7,
    D,
    clk);
  output [0:0]z_7;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_7;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i49,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_c_shift_ram_v12_0_i49 \comp49.core_instance49 
       (.A({1'b1,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_7));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xladdrsr__parameterized48__xdcDup__1
   (z_7,
    D,
    clk);
  output [0:0]z_7;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_7;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i49,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_c_shift_ram_v12_0_i49__2 \comp49.core_instance49 
       (.A({1'b1,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_7));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xladdrsr__parameterized49
   (z_9,
    x,
    D,
    clk,
    a);
  output [0:0]z_9;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]a;

  wire [0:0]D;
  wire [0:0]a;
  wire clk;
  wire [0:0]x;
  wire [0:0]z_9;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i50,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_c_shift_ram_v12_0_i50 \comp50.core_instance50 
       (.A({1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_9));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].rst_comp.fdre_comp_i_1__61 
       (.I0(z_9),
        .I1(a),
        .O(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xladdrsr__parameterized4__xdcDup__1
   (z_5,
    x,
    D,
    clk,
    a);
  output [0:0]z_5;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]a;

  wire [0:0]D;
  wire [0:0]a;
  wire clk;
  wire [0:0]x;
  wire [0:0]z_5;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i5,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_c_shift_ram_v12_0_i5__6 \comp5.core_instance5 
       (.A({1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_5));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].rst_comp.fdre_comp_i_1__35 
       (.I0(z_5),
        .I1(a),
        .O(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xladdrsr__parameterized4__xdcDup__2
   (z_5,
    D,
    clk);
  output [0:0]z_5;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_5;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i5,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_c_shift_ram_v12_0_i5__7 \comp5.core_instance5 
       (.A({1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_5));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xladdrsr__parameterized4__xdcDup__3
   (z_5,
    x,
    D,
    clk,
    x_x0);
  output [0:0]z_5;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]x_x0;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i5,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_c_shift_ram_v12_0_i5__8 \comp5.core_instance5 
       (.A({1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_5));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].rst_comp.fdre_comp_i_1__13 
       (.I0(z_5),
        .I1(x_x0),
        .O(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xladdrsr__parameterized4__xdcDup__4
   (z_5,
    D,
    clk);
  output [0:0]z_5;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_5;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i5,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_c_shift_ram_v12_0_i5__9 \comp5.core_instance5 
       (.A({1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_5));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xladdrsr__parameterized4__xdcDup__5
   (z_5,
    x,
    D,
    clk,
    x_x0);
  output [0:0]z_5;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]x_x0;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i5,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_c_shift_ram_v12_0_i5__10 \comp5.core_instance5 
       (.A({1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_5));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].rst_comp.fdre_comp_i_1__20 
       (.I0(z_5),
        .I1(x_x0),
        .O(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xladdrsr__parameterized5
   (z_5,
    D,
    clk);
  output [0:0]z_5;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_5;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i6,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_c_shift_ram_v12_0_i6 \comp6.core_instance6 
       (.A({1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_5));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xladdrsr__parameterized50
   (z_10,
    x,
    D,
    clk,
    a);
  output [0:0]z_10;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]a;

  wire [0:0]D;
  wire [0:0]a;
  wire clk;
  wire [0:0]x;
  wire [0:0]z_10;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i51,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_c_shift_ram_v12_0_i51 \comp51.core_instance51 
       (.A({1'b1,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_10));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].rst_comp.fdre_comp_i_1__60 
       (.I0(z_10),
        .I1(a),
        .O(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xladdrsr__parameterized51
   (z_9,
    \fd_prim_array[0].set_comp.fdse_comp ,
    D,
    clk,
    a);
  output [0:0]z_9;
  output [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  input [0:0]D;
  input clk;
  input [0:0]a;

  wire [0:0]D;
  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]z_9;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i52,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_c_shift_ram_v12_0_i52 \comp52.core_instance52 
       (.A({1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_9));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].rst_comp.fdre_comp_i_1__59 
       (.I0(z_9),
        .I1(a),
        .O(\fd_prim_array[0].set_comp.fdse_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xladdrsr__parameterized52
   (z_9,
    D,
    clk);
  output [0:0]z_9;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_9;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i53,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_c_shift_ram_v12_0_i53 \comp53.core_instance53 
       (.A({1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_9));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xladdrsr__parameterized53
   (z_6,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    D,
    clk,
    a);
  output [0:0]z_6;
  output [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input [0:0]D;
  input clk;
  input [0:0]a;

  wire [0:0]D;
  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire [0:0]z_6;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i54,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_c_shift_ram_v12_0_i54 \comp54.core_instance54 
       (.A({1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_6));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].rst_comp.fdre_comp_i_1__65 
       (.I0(z_6),
        .I1(a),
        .O(\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xladdrsr__parameterized54
   (z_7,
    D,
    clk);
  output [0:0]z_7;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_7;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i55,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_c_shift_ram_v12_0_i55 \comp55.core_instance55 
       (.A({1'b1,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_7));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xladdrsr__parameterized54__xdcDup__1
   (z_7,
    x,
    D,
    clk,
    x_x0);
  output [0:0]z_7;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]x_x0;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_7;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i55,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_c_shift_ram_v12_0_i55__2 \comp55.core_instance55 
       (.A({1'b1,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_7));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].set_comp.fdse_comp_i_1__13 
       (.I0(z_7),
        .I1(x_x0),
        .O(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xladdrsr__parameterized55
   (z_6,
    D,
    clk);
  output [0:0]z_6;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_6;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i56,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_c_shift_ram_v12_0_i56 \comp56.core_instance56 
       (.A({1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_6));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xladdrsr__parameterized55__xdcDup__1
   (z_6,
    \fd_prim_array[0].set_comp.fdse_comp ,
    D,
    clk,
    x_x0);
  output [0:0]z_6;
  output [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  input [0:0]D;
  input clk;
  input [0:0]x_x0;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]x_x0;
  wire [0:0]z_6;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i56,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_c_shift_ram_v12_0_i56__2 \comp56.core_instance56 
       (.A({1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_6));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].rst_comp.fdre_comp_i_1__22 
       (.I0(z_6),
        .I1(x_x0),
        .O(\fd_prim_array[0].set_comp.fdse_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xladdrsr__parameterized56
   (z_9,
    x,
    D,
    clk,
    a);
  output [0:0]z_9;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]a;

  wire [0:0]D;
  wire [0:0]a;
  wire clk;
  wire [0:0]x;
  wire [0:0]z_9;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i57,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_c_shift_ram_v12_0_i57 \comp57.core_instance57 
       (.A({1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_9));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].set_comp.fdse_comp_i_1__39 
       (.I0(z_9),
        .I1(a),
        .O(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xladdrsr__parameterized57
   (z_10,
    x,
    D,
    clk,
    a);
  output [0:0]z_10;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]a;

  wire [0:0]D;
  wire [0:0]a;
  wire clk;
  wire [0:0]x;
  wire [0:0]z_10;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i58,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_c_shift_ram_v12_0_i58 \comp58.core_instance58 
       (.A({1'b1,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_10));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].rst_comp.fdre_comp_i_1__69 
       (.I0(z_10),
        .I1(a),
        .O(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xladdrsr__parameterized58
   (z_9,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    D,
    clk,
    a);
  output [0:0]z_9;
  output [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input [0:0]D;
  input clk;
  input [0:0]a;

  wire [0:0]D;
  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire [0:0]z_9;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i59,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_c_shift_ram_v12_0_i59 \comp59.core_instance59 
       (.A({1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_9));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].rst_comp.fdre_comp_i_1__68 
       (.I0(z_9),
        .I1(a),
        .O(\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xladdrsr__parameterized59
   (z_9,
    D,
    clk);
  output [0:0]z_9;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_9;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i60,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_c_shift_ram_v12_0_i60 \comp60.core_instance60 
       (.A({1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_9));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xladdrsr__parameterized6
   (z_7,
    D,
    clk);
  output [0:0]z_7;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_7;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i7,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_c_shift_ram_v12_0_i7 \comp7.core_instance7 
       (.A({1'b1,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_7));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xladdrsr__parameterized60
   (z_5,
    x,
    D,
    clk,
    x_x0);
  output [0:0]z_5;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]x_x0;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i61,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_c_shift_ram_v12_0_i61 \comp61.core_instance61 
       (.A({1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_5));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].set_comp.fdse_comp_i_1__15 
       (.I0(z_5),
        .I1(x_x0),
        .O(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xladdrsr__parameterized6__xdcDup__1
   (z_7,
    x,
    D,
    clk,
    a);
  output [0:0]z_7;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]a;

  wire [0:0]D;
  wire [0:0]a;
  wire clk;
  wire [0:0]x;
  wire [0:0]z_7;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i7,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_c_shift_ram_v12_0_i7__2 \comp7.core_instance7 
       (.A({1'b1,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_7));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].rst_comp.fdre_comp_i_1__38 
       (.I0(z_7),
        .I1(a),
        .O(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xladdrsr__parameterized7
   (z_6,
    D,
    clk);
  output [0:0]z_6;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_6;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i8,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_c_shift_ram_v12_0_i8 \comp8.core_instance8 
       (.A({1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_6));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xladdrsr__parameterized7__xdcDup__1
   (z_6,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    D,
    clk,
    a);
  output [0:0]z_6;
  output [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input [0:0]D;
  input clk;
  input [0:0]a;

  wire [0:0]D;
  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire [0:0]z_6;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i8,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_c_shift_ram_v12_0_i8__2 \comp8.core_instance8 
       (.A({1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_6));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].rst_comp.fdre_comp_i_1__36 
       (.I0(z_6),
        .I1(a),
        .O(\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xladdrsr__parameterized8
   (z_6,
    D,
    clk);
  output [0:0]z_6;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_6;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i9,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_c_shift_ram_v12_0_i9 \comp9.core_instance9 
       (.A({1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_6));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xladdrsr__parameterized9
   (z_6,
    D,
    clk);
  output [0:0]z_6;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_6;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i10,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_c_shift_ram_v12_0_i10 \comp10.core_instance10 
       (.A({1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_6));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xladdrsr__xdcDup__1
   (z_3,
    x,
    D,
    clk,
    a);
  output [0:0]z_3;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]a;

  wire [0:0]D;
  wire [0:0]a;
  wire clk;
  wire [0:0]x;
  wire [0:0]z_3;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i0,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_c_shift_ram_v12_0_i0__3 \comp0.core_instance0 
       (.A(1'b1),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_3));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].rst_comp.fdre_comp_i_1__30 
       (.I0(z_3),
        .I1(a),
        .O(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xladdrsr__xdcDup__2
   (z_3,
    D,
    clk);
  output [0:0]z_3;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_3;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i0,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_c_shift_ram_v12_0_i0__4 \comp0.core_instance0 
       (.A(1'b1),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_3));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdsub" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xladdsub
   (a,
    A,
    y,
    clk);
  output [40:0]a;
  input [27:0]A;
  input [18:0]y;
  input clk;

  wire [27:0]A;
  wire [40:0]a;
  wire clk;
  wire [18:0]y;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_addsub_v12_0_i0,c_addsub_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_addsub_v12_0_12,Vivado 2018.3" *) 
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_c_addsub_v12_0_i0 \comp0.core_instance0 
       (.A({A[27],A[27],A[27],A[27],A[27],A[27],A[27],A[27],A[27],A[27],A[27],A[27],A[27],A}),
        .B({y[18],y,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .S(a));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdsub" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xladdsub__parameterized0
   (y,
    p,
    clk);
  output [18:0]y;
  input [16:0]p;
  input clk;

  wire clk;
  wire [16:0]p;
  wire [18:0]y;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_addsub_v12_0_i1,c_addsub_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_addsub_v12_0_12,Vivado 2018.3" *) 
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_c_addsub_v12_0_i1 \comp1.core_instance1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .B({1'b0,1'b0,p}),
        .CE(1'b1),
        .CLK(clk),
        .S(y));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlcmult" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlcmult
   (q,
    x,
    clk);
  output [16:0]q;
  input [0:0]x;
  input clk;

  wire clk;
  wire [16:0]q;
  wire [16:0]tmp_p;
  wire [0:0]x;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_mult_gen_v12_0_i0,mult_gen_v12_0_14,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "mult_gen_v12_0_14,Vivado 2018.3" *) 
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_mult_gen_v12_0_i0 \comp0.core_instance0 
       (.A(x),
        .P(tmp_p));
  design_1_awgn_inv_mapping_0_0_synth_reg__parameterized3 \latency_gt_0.reg1 
       (.clk(clk),
        .d(tmp_p),
        .q(q));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlconvert" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlconvert
   (q,
    d,
    clk);
  output [9:0]q;
  input [9:0]d;
  input clk;

  wire clk;
  wire [9:0]d;
  wire [9:0]q;

  design_1_awgn_inv_mapping_0_0_synth_reg__parameterized1_189 \latency_test.reg1 
       (.clk(clk),
        .d(d),
        .q(q));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlconvert" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlconvert_191
   (S,
    q,
    \op_mem_91_20_reg[0][10] ,
    d,
    clk);
  output [0:0]S;
  output [9:0]q;
  input [0:0]\op_mem_91_20_reg[0][10] ;
  input [9:0]d;
  input clk;

  wire [0:0]S;
  wire clk;
  wire [9:0]d;
  wire [0:0]\op_mem_91_20_reg[0][10] ;
  wire [9:0]q;

  design_1_awgn_inv_mapping_0_0_synth_reg__parameterized1_423 \latency_test.reg1 
       (.S(S),
        .clk(clk),
        .d(d),
        .\op_mem_91_20_reg[0][10] (\op_mem_91_20_reg[0][10] ),
        .q(q));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlconvert" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlconvert_425
   (q,
    d,
    clk);
  output [9:0]q;
  input [9:0]d;
  input clk;

  wire clk;
  wire [9:0]d;
  wire [9:0]q;

  design_1_awgn_inv_mapping_0_0_synth_reg__parameterized1_656 \latency_test.reg1 
       (.clk(clk),
        .d(d),
        .q(q));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlconvert" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlconvert_658
   (\reg_array[9].has_latency.u2 ,
    q,
    \op_mem_91_20_reg[0][10] ,
    d,
    clk);
  output [0:0]\reg_array[9].has_latency.u2 ;
  output [9:0]q;
  input [0:0]\op_mem_91_20_reg[0][10] ;
  input [9:0]d;
  input clk;

  wire clk;
  wire [9:0]d;
  wire [0:0]\op_mem_91_20_reg[0][10] ;
  wire [9:0]q;
  wire [0:0]\reg_array[9].has_latency.u2 ;

  design_1_awgn_inv_mapping_0_0_synth_reg__parameterized1_889 \latency_test.reg1 
       (.clk(clk),
        .d(d),
        .\op_mem_91_20_reg[0][10] (\op_mem_91_20_reg[0][10] ),
        .q(q),
        .\reg_array[9].has_latency.u2 (\reg_array[9].has_latency.u2 ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xldelay" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xldelay
   (q,
    d,
    clk);
  output [8:0]q;
  input [8:0]d;
  input clk;

  wire clk;
  wire [8:0]d;
  wire [8:0]q;

  design_1_awgn_inv_mapping_0_0_synth_reg_187 \srl_delay.reg1 
       (.clk(clk),
        .d(d),
        .q(q));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xldelay" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xldelay_253
   (q,
    d,
    clk);
  output [8:0]q;
  input [8:0]d;
  input clk;

  wire clk;
  wire [8:0]d;
  wire [8:0]q;

  design_1_awgn_inv_mapping_0_0_synth_reg_421 \srl_delay.reg1 
       (.clk(clk),
        .d(d),
        .q(q));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xldelay" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xldelay_254
   (q,
    d,
    clk);
  output [8:0]q;
  input [8:0]d;
  input clk;

  wire clk;
  wire [8:0]d;
  wire [8:0]q;

  design_1_awgn_inv_mapping_0_0_synth_reg_419 \srl_delay.reg1 
       (.clk(clk),
        .d(d),
        .q(q));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xldelay" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xldelay_255
   (q,
    d,
    clk);
  output [8:0]q;
  input [8:0]d;
  input clk;

  wire clk;
  wire [8:0]d;
  wire [8:0]q;

  design_1_awgn_inv_mapping_0_0_synth_reg_417 \srl_delay.reg1 
       (.clk(clk),
        .d(d),
        .q(q));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xldelay" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xldelay_256
   (q,
    d,
    clk);
  output [8:0]q;
  input [8:0]d;
  input clk;

  wire clk;
  wire [8:0]d;
  wire [8:0]q;

  design_1_awgn_inv_mapping_0_0_synth_reg_415 \srl_delay.reg1 
       (.clk(clk),
        .d(d),
        .q(q));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xldelay" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xldelay_257
   (q,
    d,
    clk);
  output [8:0]q;
  input [8:0]d;
  input clk;

  wire clk;
  wire [8:0]d;
  wire [8:0]q;

  design_1_awgn_inv_mapping_0_0_synth_reg_413 \srl_delay.reg1 
       (.clk(clk),
        .d(d),
        .q(q));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xldelay" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xldelay_45
   (q,
    d,
    clk);
  output [8:0]q;
  input [8:0]d;
  input clk;

  wire clk;
  wire [8:0]d;
  wire [8:0]q;

  design_1_awgn_inv_mapping_0_0_synth_reg_185 \srl_delay.reg1 
       (.clk(clk),
        .d(d),
        .q(q));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xldelay" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xldelay_46
   (q,
    d,
    clk);
  output [8:0]q;
  input [8:0]d;
  input clk;

  wire clk;
  wire [8:0]d;
  wire [8:0]q;

  design_1_awgn_inv_mapping_0_0_synth_reg_183 \srl_delay.reg1 
       (.clk(clk),
        .d(d),
        .q(q));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xldelay" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xldelay_47
   (q,
    d,
    clk);
  output [8:0]q;
  input [8:0]d;
  input clk;

  wire clk;
  wire [8:0]d;
  wire [8:0]q;

  design_1_awgn_inv_mapping_0_0_synth_reg_181 \srl_delay.reg1 
       (.clk(clk),
        .d(d),
        .q(q));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xldelay" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xldelay_48
   (q,
    d,
    clk);
  output [8:0]q;
  input [8:0]d;
  input clk;

  wire clk;
  wire [8:0]d;
  wire [8:0]q;

  design_1_awgn_inv_mapping_0_0_synth_reg \srl_delay.reg1 
       (.clk(clk),
        .d(d),
        .q(q));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xldelay" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xldelay_489
   (q,
    d,
    clk);
  output [8:0]q;
  input [8:0]d;
  input clk;

  wire clk;
  wire [8:0]d;
  wire [8:0]q;

  design_1_awgn_inv_mapping_0_0_synth_reg_654 \srl_delay.reg1 
       (.clk(clk),
        .d(d),
        .q(q));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xldelay" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xldelay_490
   (q,
    d,
    clk);
  output [8:0]q;
  input [8:0]d;
  input clk;

  wire clk;
  wire [8:0]d;
  wire [8:0]q;

  design_1_awgn_inv_mapping_0_0_synth_reg_652 \srl_delay.reg1 
       (.clk(clk),
        .d(d),
        .q(q));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xldelay" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xldelay_491
   (q,
    d,
    clk);
  output [8:0]q;
  input [8:0]d;
  input clk;

  wire clk;
  wire [8:0]d;
  wire [8:0]q;

  design_1_awgn_inv_mapping_0_0_synth_reg_650 \srl_delay.reg1 
       (.clk(clk),
        .d(d),
        .q(q));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xldelay" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xldelay_492
   (q,
    d,
    clk);
  output [8:0]q;
  input [8:0]d;
  input clk;

  wire clk;
  wire [8:0]d;
  wire [8:0]q;

  design_1_awgn_inv_mapping_0_0_synth_reg_648 \srl_delay.reg1 
       (.clk(clk),
        .d(d),
        .q(q));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xldelay" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xldelay_493
   (q,
    d,
    clk);
  output [8:0]q;
  input [8:0]d;
  input clk;

  wire clk;
  wire [8:0]d;
  wire [8:0]q;

  design_1_awgn_inv_mapping_0_0_synth_reg_646 \srl_delay.reg1 
       (.clk(clk),
        .d(d),
        .q(q));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xldelay" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xldelay_724
   (q,
    d,
    clk);
  output [8:0]q;
  input [8:0]d;
  input clk;

  wire clk;
  wire [8:0]d;
  wire [8:0]q;

  design_1_awgn_inv_mapping_0_0_synth_reg_887 \srl_delay.reg1 
       (.clk(clk),
        .d(d),
        .q(q));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xldelay" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xldelay_725
   (q,
    d,
    clk);
  output [8:0]q;
  input [8:0]d;
  input clk;

  wire clk;
  wire [8:0]d;
  wire [8:0]q;

  design_1_awgn_inv_mapping_0_0_synth_reg_885 \srl_delay.reg1 
       (.clk(clk),
        .d(d),
        .q(q));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xldelay" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xldelay_726
   (q,
    d,
    clk);
  output [8:0]q;
  input [8:0]d;
  input clk;

  wire clk;
  wire [8:0]d;
  wire [8:0]q;

  design_1_awgn_inv_mapping_0_0_synth_reg_883 \srl_delay.reg1 
       (.clk(clk),
        .d(d),
        .q(q));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xldelay" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xldelay_727
   (q,
    d,
    clk);
  output [8:0]q;
  input [8:0]d;
  input clk;

  wire clk;
  wire [8:0]d;
  wire [8:0]q;

  design_1_awgn_inv_mapping_0_0_synth_reg_881 \srl_delay.reg1 
       (.clk(clk),
        .d(d),
        .q(q));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xldelay" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xldelay_728
   (q,
    d,
    clk);
  output [8:0]q;
  input [8:0]d;
  input clk;

  wire clk;
  wire [8:0]d;
  wire [8:0]q;

  design_1_awgn_inv_mapping_0_0_synth_reg_879 \srl_delay.reg1 
       (.clk(clk),
        .d(d),
        .q(q));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xldelay" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xldelay__parameterized0
   (q,
    d,
    clk);
  output [9:0]q;
  input [9:0]d;
  input clk;

  wire clk;
  wire [9:0]d;
  wire [9:0]q;

  design_1_awgn_inv_mapping_0_0_synth_reg__parameterized0 \srl_delay.reg1 
       (.clk(clk),
        .d(d),
        .q(q));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xldelay" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xldelay__parameterized0_427
   (q,
    d,
    clk);
  output [9:0]q;
  input [9:0]d;
  input clk;

  wire clk;
  wire [9:0]d;
  wire [9:0]q;

  design_1_awgn_inv_mapping_0_0_synth_reg__parameterized0_487 \srl_delay.reg1 
       (.clk(clk),
        .d(d),
        .q(q));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xldelay" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xldelay__parameterized0_660
   (q,
    d,
    clk);
  output [9:0]q;
  input [9:0]d;
  input clk;

  wire clk;
  wire [9:0]d;
  wire [9:0]q;

  design_1_awgn_inv_mapping_0_0_synth_reg__parameterized0_722 \srl_delay.reg1 
       (.clk(clk),
        .d(d),
        .q(q));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xldelay" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xldelay__parameterized1
   (q,
    d,
    clk);
  output [9:0]q;
  input [9:0]d;
  input clk;

  wire clk;
  wire [9:0]d;
  wire [9:0]q;

  design_1_awgn_inv_mapping_0_0_synth_reg__parameterized1 \srl_delay.reg1 
       (.clk(clk),
        .d(d),
        .q(q));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xldelay" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xldelay__parameterized2
   (q,
    x_x0,
    clk);
  output [7:0]q;
  input [7:0]x_x0;
  input clk;

  wire clk;
  wire [7:0]q;
  wire [7:0]x_x0;

  design_1_awgn_inv_mapping_0_0_synth_reg__parameterized2 \srl_delay.reg1 
       (.clk(clk),
        .q(q),
        .x_x0(x_x0));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlmult" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlmult
   (d,
    clk,
    A,
    q);
  output [9:0]d;
  input clk;
  input [8:0]A;
  input [9:0]q;

  wire [8:0]A;
  wire clk;
  wire [9:0]d;
  wire [18:0]mult_p_net;
  wire [9:0]q;
  wire \reg_array[0].has_2_latency.u1_i_2__2_n_0 ;
  wire \reg_array[0].has_2_latency.u1_i_3__2_n_0 ;
  wire \reg_array[4].has_2_latency.u1_i_2__2_n_0 ;
  wire \reg_array[5].has_2_latency.u1_i_2__2_n_0 ;
  wire \reg_array[9].has_2_latency.u1_i_2__2_n_0 ;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_mult_gen_v12_0_i3,mult_gen_v12_0_14,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "mult_gen_v12_0_14,Vivado 2018.3" *) 
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_mult_gen_v12_0_i3 \comp2.core_instance2 
       (.A(A),
        .B(q),
        .CE(1'b1),
        .CLK(clk),
        .P(mult_p_net),
        .SCLR(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \reg_array[0].has_2_latency.u1_i_1__2 
       (.I0(mult_p_net[8]),
        .I1(\reg_array[0].has_2_latency.u1_i_2__2_n_0 ),
        .I2(mult_p_net[9]),
        .O(d[0]));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \reg_array[0].has_2_latency.u1_i_2__2 
       (.I0(\reg_array[0].has_2_latency.u1_i_3__2_n_0 ),
        .I1(mult_p_net[5]),
        .I2(mult_p_net[6]),
        .I3(mult_p_net[3]),
        .I4(mult_p_net[4]),
        .O(\reg_array[0].has_2_latency.u1_i_2__2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFEF)) 
    \reg_array[0].has_2_latency.u1_i_3__2 
       (.I0(mult_p_net[0]),
        .I1(mult_p_net[7]),
        .I2(mult_p_net[18]),
        .I3(mult_p_net[2]),
        .I4(mult_p_net[1]),
        .O(\reg_array[0].has_2_latency.u1_i_3__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \reg_array[1].has_2_latency.u1_i_1__2 
       (.I0(\reg_array[0].has_2_latency.u1_i_2__2_n_0 ),
        .I1(mult_p_net[8]),
        .I2(mult_p_net[9]),
        .I3(mult_p_net[10]),
        .O(d[1]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \reg_array[2].has_2_latency.u1_i_1__2 
       (.I0(\reg_array[0].has_2_latency.u1_i_2__2_n_0 ),
        .I1(mult_p_net[9]),
        .I2(mult_p_net[8]),
        .I3(mult_p_net[10]),
        .I4(mult_p_net[11]),
        .O(d[2]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \reg_array[3].has_2_latency.u1_i_1__2 
       (.I0(\reg_array[0].has_2_latency.u1_i_2__2_n_0 ),
        .I1(mult_p_net[10]),
        .I2(mult_p_net[8]),
        .I3(mult_p_net[9]),
        .I4(mult_p_net[11]),
        .I5(mult_p_net[12]),
        .O(d[3]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'hD2)) 
    \reg_array[4].has_2_latency.u1_i_1__2 
       (.I0(\reg_array[0].has_2_latency.u1_i_2__2_n_0 ),
        .I1(\reg_array[4].has_2_latency.u1_i_2__2_n_0 ),
        .I2(mult_p_net[13]),
        .O(d[4]));
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \reg_array[4].has_2_latency.u1_i_2__2 
       (.I0(mult_p_net[11]),
        .I1(mult_p_net[9]),
        .I2(mult_p_net[8]),
        .I3(mult_p_net[10]),
        .I4(mult_p_net[12]),
        .O(\reg_array[4].has_2_latency.u1_i_2__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'hD2)) 
    \reg_array[5].has_2_latency.u1_i_1__2 
       (.I0(\reg_array[0].has_2_latency.u1_i_2__2_n_0 ),
        .I1(\reg_array[5].has_2_latency.u1_i_2__2_n_0 ),
        .I2(mult_p_net[14]),
        .O(d[5]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \reg_array[5].has_2_latency.u1_i_2__2 
       (.I0(mult_p_net[12]),
        .I1(mult_p_net[10]),
        .I2(mult_p_net[8]),
        .I3(mult_p_net[9]),
        .I4(mult_p_net[11]),
        .I5(mult_p_net[13]),
        .O(\reg_array[5].has_2_latency.u1_i_2__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT4 #(
    .INIT(16'hDF20)) 
    \reg_array[6].has_2_latency.u1_i_1__2 
       (.I0(\reg_array[0].has_2_latency.u1_i_2__2_n_0 ),
        .I1(\reg_array[5].has_2_latency.u1_i_2__2_n_0 ),
        .I2(mult_p_net[14]),
        .I3(mult_p_net[15]),
        .O(d[6]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT5 #(
    .INIT(32'hF7FF0800)) 
    \reg_array[7].has_2_latency.u1_i_1__2 
       (.I0(\reg_array[0].has_2_latency.u1_i_2__2_n_0 ),
        .I1(mult_p_net[14]),
        .I2(\reg_array[5].has_2_latency.u1_i_2__2_n_0 ),
        .I3(mult_p_net[15]),
        .I4(mult_p_net[16]),
        .O(d[7]));
  LUT6 #(
    .INIT(64'hF7FFFFFF08000000)) 
    \reg_array[8].has_2_latency.u1_i_1__2 
       (.I0(\reg_array[0].has_2_latency.u1_i_2__2_n_0 ),
        .I1(mult_p_net[15]),
        .I2(\reg_array[5].has_2_latency.u1_i_2__2_n_0 ),
        .I3(mult_p_net[14]),
        .I4(mult_p_net[16]),
        .I5(mult_p_net[17]),
        .O(d[8]));
  LUT4 #(
    .INIT(16'h9AFF)) 
    \reg_array[9].has_2_latency.u1_i_1__2 
       (.I0(mult_p_net[18]),
        .I1(\reg_array[9].has_2_latency.u1_i_2__2_n_0 ),
        .I2(mult_p_net[17]),
        .I3(\reg_array[0].has_2_latency.u1_i_2__2_n_0 ),
        .O(d[9]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT4 #(
    .INIT(16'hDFFF)) 
    \reg_array[9].has_2_latency.u1_i_2__2 
       (.I0(mult_p_net[15]),
        .I1(\reg_array[5].has_2_latency.u1_i_2__2_n_0 ),
        .I2(mult_p_net[14]),
        .I3(mult_p_net[16]),
        .O(\reg_array[9].has_2_latency.u1_i_2__2_n_0 ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlmult" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlmult__parameterized0
   (P,
    clk,
    A,
    B,
    snr);
  output [27:0]P;
  input clk;
  input [11:0]A;
  input [13:0]B;
  input [4:0]snr;

  wire [11:0]A;
  wire [13:0]B;
  wire [27:0]P;
  wire clk;
  wire \comp0.core_instance0_i_1_n_0 ;
  wire [4:0]snr;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_mult_gen_v12_0_i1,mult_gen_v12_0_14,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "mult_gen_v12_0_14,Vivado 2018.3" *) 
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_mult_gen_v12_0_i1 \comp0.core_instance0 
       (.A(A),
        .B({1'b0,\comp0.core_instance0_i_1_n_0 ,B}),
        .CE(1'b1),
        .CLK(clk),
        .P(P),
        .SCLR(1'b0));
  LUT5 #(
    .INIT(32'h00000155)) 
    \comp0.core_instance0_i_1 
       (.I0(snr[3]),
        .I1(snr[1]),
        .I2(snr[0]),
        .I3(snr[2]),
        .I4(snr[4]),
        .O(\comp0.core_instance0_i_1_n_0 ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlmult" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlmult__parameterized1
   (llr,
    a,
    b,
    clk);
  output [9:0]llr;
  input [40:0]a;
  input [16:0]b;
  input clk;

  wire [40:0]a;
  wire [16:0]b;
  wire clk;
  wire [9:0]llr;
  wire [58:0]tmp_p;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_mult_gen_v12_0_i2,mult_gen_v12_0_14,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "mult_gen_v12_0_14,Vivado 2018.3" *) 
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_mult_gen_v12_0_i2 \comp1.core_instance1 
       (.A(a),
        .B({1'b0,b}),
        .P(tmp_p));
  design_1_awgn_inv_mapping_0_0_synth_reg__parameterized4 \latency_gt_0.reg1 
       (.P(tmp_p[58:30]),
        .clk(clk),
        .llr(llr));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlmult" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlmult__xdcDup__1
   (d,
    clk,
    A,
    q);
  output [9:0]d;
  input clk;
  input [8:0]A;
  input [9:0]q;

  wire [8:0]A;
  wire clk;
  wire [9:0]d;
  wire [18:0]mult_p_net;
  wire [9:0]q;
  wire \reg_array[0].has_2_latency.u1_i_2_n_0 ;
  wire \reg_array[0].has_2_latency.u1_i_3_n_0 ;
  wire \reg_array[4].has_2_latency.u1_i_2_n_0 ;
  wire \reg_array[5].has_2_latency.u1_i_2_n_0 ;
  wire \reg_array[9].has_2_latency.u1_i_2_n_0 ;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_mult_gen_v12_0_i3,mult_gen_v12_0_14,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "mult_gen_v12_0_14,Vivado 2018.3" *) 
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_mult_gen_v12_0_i3__4 \comp2.core_instance2 
       (.A(A),
        .B(q),
        .CE(1'b1),
        .CLK(clk),
        .P(mult_p_net),
        .SCLR(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \reg_array[0].has_2_latency.u1_i_1 
       (.I0(mult_p_net[8]),
        .I1(\reg_array[0].has_2_latency.u1_i_2_n_0 ),
        .I2(mult_p_net[9]),
        .O(d[0]));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \reg_array[0].has_2_latency.u1_i_2 
       (.I0(\reg_array[0].has_2_latency.u1_i_3_n_0 ),
        .I1(mult_p_net[5]),
        .I2(mult_p_net[6]),
        .I3(mult_p_net[3]),
        .I4(mult_p_net[4]),
        .O(\reg_array[0].has_2_latency.u1_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFEF)) 
    \reg_array[0].has_2_latency.u1_i_3 
       (.I0(mult_p_net[0]),
        .I1(mult_p_net[7]),
        .I2(mult_p_net[18]),
        .I3(mult_p_net[2]),
        .I4(mult_p_net[1]),
        .O(\reg_array[0].has_2_latency.u1_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \reg_array[1].has_2_latency.u1_i_1 
       (.I0(\reg_array[0].has_2_latency.u1_i_2_n_0 ),
        .I1(mult_p_net[8]),
        .I2(mult_p_net[9]),
        .I3(mult_p_net[10]),
        .O(d[1]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \reg_array[2].has_2_latency.u1_i_1 
       (.I0(\reg_array[0].has_2_latency.u1_i_2_n_0 ),
        .I1(mult_p_net[9]),
        .I2(mult_p_net[8]),
        .I3(mult_p_net[10]),
        .I4(mult_p_net[11]),
        .O(d[2]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \reg_array[3].has_2_latency.u1_i_1 
       (.I0(\reg_array[0].has_2_latency.u1_i_2_n_0 ),
        .I1(mult_p_net[10]),
        .I2(mult_p_net[8]),
        .I3(mult_p_net[9]),
        .I4(mult_p_net[11]),
        .I5(mult_p_net[12]),
        .O(d[3]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'hD2)) 
    \reg_array[4].has_2_latency.u1_i_1 
       (.I0(\reg_array[0].has_2_latency.u1_i_2_n_0 ),
        .I1(\reg_array[4].has_2_latency.u1_i_2_n_0 ),
        .I2(mult_p_net[13]),
        .O(d[4]));
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \reg_array[4].has_2_latency.u1_i_2 
       (.I0(mult_p_net[11]),
        .I1(mult_p_net[9]),
        .I2(mult_p_net[8]),
        .I3(mult_p_net[10]),
        .I4(mult_p_net[12]),
        .O(\reg_array[4].has_2_latency.u1_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'hD2)) 
    \reg_array[5].has_2_latency.u1_i_1 
       (.I0(\reg_array[0].has_2_latency.u1_i_2_n_0 ),
        .I1(\reg_array[5].has_2_latency.u1_i_2_n_0 ),
        .I2(mult_p_net[14]),
        .O(d[5]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \reg_array[5].has_2_latency.u1_i_2 
       (.I0(mult_p_net[12]),
        .I1(mult_p_net[10]),
        .I2(mult_p_net[8]),
        .I3(mult_p_net[9]),
        .I4(mult_p_net[11]),
        .I5(mult_p_net[13]),
        .O(\reg_array[5].has_2_latency.u1_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT4 #(
    .INIT(16'hDF20)) 
    \reg_array[6].has_2_latency.u1_i_1 
       (.I0(\reg_array[0].has_2_latency.u1_i_2_n_0 ),
        .I1(\reg_array[5].has_2_latency.u1_i_2_n_0 ),
        .I2(mult_p_net[14]),
        .I3(mult_p_net[15]),
        .O(d[6]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT5 #(
    .INIT(32'hF7FF0800)) 
    \reg_array[7].has_2_latency.u1_i_1 
       (.I0(\reg_array[0].has_2_latency.u1_i_2_n_0 ),
        .I1(mult_p_net[14]),
        .I2(\reg_array[5].has_2_latency.u1_i_2_n_0 ),
        .I3(mult_p_net[15]),
        .I4(mult_p_net[16]),
        .O(d[7]));
  LUT6 #(
    .INIT(64'hF7FFFFFF08000000)) 
    \reg_array[8].has_2_latency.u1_i_1 
       (.I0(\reg_array[0].has_2_latency.u1_i_2_n_0 ),
        .I1(mult_p_net[15]),
        .I2(\reg_array[5].has_2_latency.u1_i_2_n_0 ),
        .I3(mult_p_net[14]),
        .I4(mult_p_net[16]),
        .I5(mult_p_net[17]),
        .O(d[8]));
  LUT4 #(
    .INIT(16'h9AFF)) 
    \reg_array[9].has_2_latency.u1_i_1 
       (.I0(mult_p_net[18]),
        .I1(\reg_array[9].has_2_latency.u1_i_2_n_0 ),
        .I2(mult_p_net[17]),
        .I3(\reg_array[0].has_2_latency.u1_i_2_n_0 ),
        .O(d[9]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT4 #(
    .INIT(16'hDFFF)) 
    \reg_array[9].has_2_latency.u1_i_2 
       (.I0(mult_p_net[15]),
        .I1(\reg_array[5].has_2_latency.u1_i_2_n_0 ),
        .I2(mult_p_net[14]),
        .I3(mult_p_net[16]),
        .O(\reg_array[9].has_2_latency.u1_i_2_n_0 ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlmult" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlmult__xdcDup__2
   (d,
    clk,
    A,
    q);
  output [9:0]d;
  input clk;
  input [8:0]A;
  input [9:0]q;

  wire [8:0]A;
  wire clk;
  wire [9:0]d;
  wire [18:0]mult_p_net;
  wire [9:0]q;
  wire \reg_array[0].has_2_latency.u1_i_2__0_n_0 ;
  wire \reg_array[0].has_2_latency.u1_i_3__0_n_0 ;
  wire \reg_array[4].has_2_latency.u1_i_2__0_n_0 ;
  wire \reg_array[5].has_2_latency.u1_i_2__0_n_0 ;
  wire \reg_array[9].has_2_latency.u1_i_2__0_n_0 ;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_mult_gen_v12_0_i3,mult_gen_v12_0_14,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "mult_gen_v12_0_14,Vivado 2018.3" *) 
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_mult_gen_v12_0_i3__5 \comp2.core_instance2 
       (.A(A),
        .B(q),
        .CE(1'b1),
        .CLK(clk),
        .P(mult_p_net),
        .SCLR(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \reg_array[0].has_2_latency.u1_i_1__0 
       (.I0(mult_p_net[8]),
        .I1(\reg_array[0].has_2_latency.u1_i_2__0_n_0 ),
        .I2(mult_p_net[9]),
        .O(d[0]));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \reg_array[0].has_2_latency.u1_i_2__0 
       (.I0(\reg_array[0].has_2_latency.u1_i_3__0_n_0 ),
        .I1(mult_p_net[5]),
        .I2(mult_p_net[6]),
        .I3(mult_p_net[3]),
        .I4(mult_p_net[4]),
        .O(\reg_array[0].has_2_latency.u1_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFEF)) 
    \reg_array[0].has_2_latency.u1_i_3__0 
       (.I0(mult_p_net[0]),
        .I1(mult_p_net[7]),
        .I2(mult_p_net[18]),
        .I3(mult_p_net[2]),
        .I4(mult_p_net[1]),
        .O(\reg_array[0].has_2_latency.u1_i_3__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \reg_array[1].has_2_latency.u1_i_1__0 
       (.I0(\reg_array[0].has_2_latency.u1_i_2__0_n_0 ),
        .I1(mult_p_net[8]),
        .I2(mult_p_net[9]),
        .I3(mult_p_net[10]),
        .O(d[1]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \reg_array[2].has_2_latency.u1_i_1__0 
       (.I0(\reg_array[0].has_2_latency.u1_i_2__0_n_0 ),
        .I1(mult_p_net[9]),
        .I2(mult_p_net[8]),
        .I3(mult_p_net[10]),
        .I4(mult_p_net[11]),
        .O(d[2]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \reg_array[3].has_2_latency.u1_i_1__0 
       (.I0(\reg_array[0].has_2_latency.u1_i_2__0_n_0 ),
        .I1(mult_p_net[10]),
        .I2(mult_p_net[8]),
        .I3(mult_p_net[9]),
        .I4(mult_p_net[11]),
        .I5(mult_p_net[12]),
        .O(d[3]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'hD2)) 
    \reg_array[4].has_2_latency.u1_i_1__0 
       (.I0(\reg_array[0].has_2_latency.u1_i_2__0_n_0 ),
        .I1(\reg_array[4].has_2_latency.u1_i_2__0_n_0 ),
        .I2(mult_p_net[13]),
        .O(d[4]));
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \reg_array[4].has_2_latency.u1_i_2__0 
       (.I0(mult_p_net[11]),
        .I1(mult_p_net[9]),
        .I2(mult_p_net[8]),
        .I3(mult_p_net[10]),
        .I4(mult_p_net[12]),
        .O(\reg_array[4].has_2_latency.u1_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hD2)) 
    \reg_array[5].has_2_latency.u1_i_1__0 
       (.I0(\reg_array[0].has_2_latency.u1_i_2__0_n_0 ),
        .I1(\reg_array[5].has_2_latency.u1_i_2__0_n_0 ),
        .I2(mult_p_net[14]),
        .O(d[5]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \reg_array[5].has_2_latency.u1_i_2__0 
       (.I0(mult_p_net[12]),
        .I1(mult_p_net[10]),
        .I2(mult_p_net[8]),
        .I3(mult_p_net[9]),
        .I4(mult_p_net[11]),
        .I5(mult_p_net[13]),
        .O(\reg_array[5].has_2_latency.u1_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT4 #(
    .INIT(16'hDF20)) 
    \reg_array[6].has_2_latency.u1_i_1__0 
       (.I0(\reg_array[0].has_2_latency.u1_i_2__0_n_0 ),
        .I1(\reg_array[5].has_2_latency.u1_i_2__0_n_0 ),
        .I2(mult_p_net[14]),
        .I3(mult_p_net[15]),
        .O(d[6]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT5 #(
    .INIT(32'hF7FF0800)) 
    \reg_array[7].has_2_latency.u1_i_1__0 
       (.I0(\reg_array[0].has_2_latency.u1_i_2__0_n_0 ),
        .I1(mult_p_net[14]),
        .I2(\reg_array[5].has_2_latency.u1_i_2__0_n_0 ),
        .I3(mult_p_net[15]),
        .I4(mult_p_net[16]),
        .O(d[7]));
  LUT6 #(
    .INIT(64'hF7FFFFFF08000000)) 
    \reg_array[8].has_2_latency.u1_i_1__0 
       (.I0(\reg_array[0].has_2_latency.u1_i_2__0_n_0 ),
        .I1(mult_p_net[15]),
        .I2(\reg_array[5].has_2_latency.u1_i_2__0_n_0 ),
        .I3(mult_p_net[14]),
        .I4(mult_p_net[16]),
        .I5(mult_p_net[17]),
        .O(d[8]));
  LUT4 #(
    .INIT(16'h9AFF)) 
    \reg_array[9].has_2_latency.u1_i_1__0 
       (.I0(mult_p_net[18]),
        .I1(\reg_array[9].has_2_latency.u1_i_2__0_n_0 ),
        .I2(mult_p_net[17]),
        .I3(\reg_array[0].has_2_latency.u1_i_2__0_n_0 ),
        .O(d[9]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT4 #(
    .INIT(16'hDFFF)) 
    \reg_array[9].has_2_latency.u1_i_2__0 
       (.I0(mult_p_net[15]),
        .I1(\reg_array[5].has_2_latency.u1_i_2__0_n_0 ),
        .I2(mult_p_net[14]),
        .I3(mult_p_net[16]),
        .O(\reg_array[9].has_2_latency.u1_i_2__0_n_0 ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlmult" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlmult__xdcDup__3
   (d,
    clk,
    A,
    q);
  output [9:0]d;
  input clk;
  input [8:0]A;
  input [9:0]q;

  wire [8:0]A;
  wire clk;
  wire [9:0]d;
  wire [18:0]mult_p_net;
  wire [9:0]q;
  wire \reg_array[0].has_2_latency.u1_i_2__1_n_0 ;
  wire \reg_array[0].has_2_latency.u1_i_3__1_n_0 ;
  wire \reg_array[4].has_2_latency.u1_i_2__1_n_0 ;
  wire \reg_array[5].has_2_latency.u1_i_2__1_n_0 ;
  wire \reg_array[9].has_2_latency.u1_i_2__1_n_0 ;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_mult_gen_v12_0_i3,mult_gen_v12_0_14,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "mult_gen_v12_0_14,Vivado 2018.3" *) 
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_mult_gen_v12_0_i3__6 \comp2.core_instance2 
       (.A(A),
        .B(q),
        .CE(1'b1),
        .CLK(clk),
        .P(mult_p_net),
        .SCLR(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \reg_array[0].has_2_latency.u1_i_1__1 
       (.I0(mult_p_net[8]),
        .I1(\reg_array[0].has_2_latency.u1_i_2__1_n_0 ),
        .I2(mult_p_net[9]),
        .O(d[0]));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \reg_array[0].has_2_latency.u1_i_2__1 
       (.I0(\reg_array[0].has_2_latency.u1_i_3__1_n_0 ),
        .I1(mult_p_net[5]),
        .I2(mult_p_net[6]),
        .I3(mult_p_net[3]),
        .I4(mult_p_net[4]),
        .O(\reg_array[0].has_2_latency.u1_i_2__1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFEF)) 
    \reg_array[0].has_2_latency.u1_i_3__1 
       (.I0(mult_p_net[0]),
        .I1(mult_p_net[7]),
        .I2(mult_p_net[18]),
        .I3(mult_p_net[2]),
        .I4(mult_p_net[1]),
        .O(\reg_array[0].has_2_latency.u1_i_3__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \reg_array[1].has_2_latency.u1_i_1__1 
       (.I0(\reg_array[0].has_2_latency.u1_i_2__1_n_0 ),
        .I1(mult_p_net[8]),
        .I2(mult_p_net[9]),
        .I3(mult_p_net[10]),
        .O(d[1]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \reg_array[2].has_2_latency.u1_i_1__1 
       (.I0(\reg_array[0].has_2_latency.u1_i_2__1_n_0 ),
        .I1(mult_p_net[9]),
        .I2(mult_p_net[8]),
        .I3(mult_p_net[10]),
        .I4(mult_p_net[11]),
        .O(d[2]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \reg_array[3].has_2_latency.u1_i_1__1 
       (.I0(\reg_array[0].has_2_latency.u1_i_2__1_n_0 ),
        .I1(mult_p_net[10]),
        .I2(mult_p_net[8]),
        .I3(mult_p_net[9]),
        .I4(mult_p_net[11]),
        .I5(mult_p_net[12]),
        .O(d[3]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'hD2)) 
    \reg_array[4].has_2_latency.u1_i_1__1 
       (.I0(\reg_array[0].has_2_latency.u1_i_2__1_n_0 ),
        .I1(\reg_array[4].has_2_latency.u1_i_2__1_n_0 ),
        .I2(mult_p_net[13]),
        .O(d[4]));
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \reg_array[4].has_2_latency.u1_i_2__1 
       (.I0(mult_p_net[11]),
        .I1(mult_p_net[9]),
        .I2(mult_p_net[8]),
        .I3(mult_p_net[10]),
        .I4(mult_p_net[12]),
        .O(\reg_array[4].has_2_latency.u1_i_2__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'hD2)) 
    \reg_array[5].has_2_latency.u1_i_1__1 
       (.I0(\reg_array[0].has_2_latency.u1_i_2__1_n_0 ),
        .I1(\reg_array[5].has_2_latency.u1_i_2__1_n_0 ),
        .I2(mult_p_net[14]),
        .O(d[5]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \reg_array[5].has_2_latency.u1_i_2__1 
       (.I0(mult_p_net[12]),
        .I1(mult_p_net[10]),
        .I2(mult_p_net[8]),
        .I3(mult_p_net[9]),
        .I4(mult_p_net[11]),
        .I5(mult_p_net[13]),
        .O(\reg_array[5].has_2_latency.u1_i_2__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT4 #(
    .INIT(16'hDF20)) 
    \reg_array[6].has_2_latency.u1_i_1__1 
       (.I0(\reg_array[0].has_2_latency.u1_i_2__1_n_0 ),
        .I1(\reg_array[5].has_2_latency.u1_i_2__1_n_0 ),
        .I2(mult_p_net[14]),
        .I3(mult_p_net[15]),
        .O(d[6]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT5 #(
    .INIT(32'hF7FF0800)) 
    \reg_array[7].has_2_latency.u1_i_1__1 
       (.I0(\reg_array[0].has_2_latency.u1_i_2__1_n_0 ),
        .I1(mult_p_net[14]),
        .I2(\reg_array[5].has_2_latency.u1_i_2__1_n_0 ),
        .I3(mult_p_net[15]),
        .I4(mult_p_net[16]),
        .O(d[7]));
  LUT6 #(
    .INIT(64'hF7FFFFFF08000000)) 
    \reg_array[8].has_2_latency.u1_i_1__1 
       (.I0(\reg_array[0].has_2_latency.u1_i_2__1_n_0 ),
        .I1(mult_p_net[15]),
        .I2(\reg_array[5].has_2_latency.u1_i_2__1_n_0 ),
        .I3(mult_p_net[14]),
        .I4(mult_p_net[16]),
        .I5(mult_p_net[17]),
        .O(d[8]));
  LUT4 #(
    .INIT(16'h9AFF)) 
    \reg_array[9].has_2_latency.u1_i_1__1 
       (.I0(mult_p_net[18]),
        .I1(\reg_array[9].has_2_latency.u1_i_2__1_n_0 ),
        .I2(mult_p_net[17]),
        .I3(\reg_array[0].has_2_latency.u1_i_2__1_n_0 ),
        .O(d[9]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT4 #(
    .INIT(16'hDFFF)) 
    \reg_array[9].has_2_latency.u1_i_2__1 
       (.I0(mult_p_net[15]),
        .I1(\reg_array[5].has_2_latency.u1_i_2__1_n_0 ),
        .I2(mult_p_net[14]),
        .I3(mult_p_net[16]),
        .O(\reg_array[9].has_2_latency.u1_i_2__1_n_0 ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister
   (x_x0,
    z_5,
    clk);
  output [0:0]x_x0;
  input [0:0]z_5;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized0_43 synth_reg_inst
       (.clk(clk),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister_1
   (x_x0,
    z_5,
    clk);
  output [0:0]x_x0;
  input [0:0]z_5;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized0_18 synth_reg_inst
       (.clk(clk),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister_100
   (x_x0,
    x,
    z_6,
    clk,
    \fd_prim_array[0].set_comp.fdse_comp );
  output [0:0]x_x0;
  output [0:0]x;
  input [0:0]z_6;
  input clk;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_6;

  design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized0_119 synth_reg_inst
       (.clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ),
        .x(x),
        .x_x0(x_x0),
        .z_6(z_6));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister_105
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized0_106 synth_reg_inst
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister_113
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized0_114 synth_reg_inst
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister_125
   (a,
    z_6,
    clk);
  output [0:0]a;
  input [0:0]z_6;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_6;

  design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized0_150 synth_reg_inst
       (.a(a),
        .clk(clk),
        .z_6(z_6));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister_126
   (a,
    z_5,
    clk);
  output [0:0]a;
  input [0:0]z_5;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_5;

  design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized0_145 synth_reg_inst
       (.a(a),
        .clk(clk),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister_128
   (a,
    x,
    z_5,
    clk,
    \fd_prim_array[0].set_comp.fdse_comp );
  output [0:0]a;
  output [0:0]x;
  input [0:0]z_5;
  input clk;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]x;
  wire [0:0]z_5;

  design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized0_141 synth_reg_inst
       (.a(a),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ),
        .x(x),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister_137
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized0_138 synth_reg_inst
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister_147
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized0_148 synth_reg_inst
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister_154
   (a,
    z_3,
    clk);
  output [0:0]a;
  input [0:0]z_3;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_3;

  design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized0_169 synth_reg_inst
       (.a(a),
        .clk(clk),
        .z_3(z_3));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister_164
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized0_165 synth_reg_inst
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister_173
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized0_174 synth_reg_inst
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister_199
   (x_x0,
    z_5,
    clk);
  output [0:0]x_x0;
  input [0:0]z_5;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized0_222 synth_reg_inst
       (.clk(clk),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister_20
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized0_21 synth_reg_inst
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister_200
   (x_x0,
    z_5,
    clk);
  output [0:0]x_x0;
  input [0:0]z_5;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized0_220 synth_reg_inst
       (.clk(clk),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister_203
   (x_x0,
    x,
    z_5,
    clk,
    \fd_prim_array[0].set_comp.fdse_comp );
  output [0:0]x_x0;
  output [0:0]x;
  input [0:0]z_5;
  input clk;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized0_214 synth_reg_inst
       (.clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ),
        .x(x),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister_205
   (x_x0,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    z_4,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp_0 );
  output [0:0]x_x0;
  output [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input [0:0]z_4;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;

  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;
  wire [0:0]x_x0;
  wire [0:0]z_4;

  design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized0_210 synth_reg_inst
       (.clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ),
        .\fd_prim_array[0].rst_comp.fdre_comp_0 (\fd_prim_array[0].rst_comp.fdre_comp_0 ),
        .x_x0(x_x0),
        .z_4(z_4));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister_228
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized0_229 synth_reg_inst
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister_23
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized0_24 synth_reg_inst
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister_232
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized0_233 synth_reg_inst
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister_235
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized0_236 synth_reg_inst
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister_243
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized0_244 synth_reg_inst
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister_247
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized0_248 synth_reg_inst
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister_275
   (a,
    z_9,
    clk);
  output [0:0]a;
  input [0:0]z_9;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_9;

  design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized0_291 synth_reg_inst
       (.a(a),
        .clk(clk),
        .z_9(z_9));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister_276
   (a,
    z_9,
    clk);
  output [0:0]a;
  input [0:0]z_9;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_9;

  design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized0_289 synth_reg_inst
       (.a(a),
        .clk(clk),
        .z_9(z_9));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister_278
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized0_279 synth_reg_inst
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister_281
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized0_282 synth_reg_inst
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister_284
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized0_285 synth_reg_inst
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister_29
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized0_30 synth_reg_inst
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister_305
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized0_306 synth_reg_inst
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister_309
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized0_310 synth_reg_inst
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister_313
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized0_314 synth_reg_inst
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister_327
   (a,
    x,
    z_6,
    clk,
    \fd_prim_array[0].set_comp.fdse_comp );
  output [0:0]a;
  output [0:0]x;
  input [0:0]z_6;
  input clk;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]x;
  wire [0:0]z_6;

  design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized0_347 synth_reg_inst
       (.a(a),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ),
        .x(x),
        .z_6(z_6));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister_329
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized0_330 synth_reg_inst
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister_333
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized0_334 synth_reg_inst
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister_341
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized0_342 synth_reg_inst
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister_353
   (x_x0,
    z_6,
    clk);
  output [0:0]x_x0;
  input [0:0]z_6;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_6;

  design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized0_379 synth_reg_inst
       (.clk(clk),
        .x_x0(x_x0),
        .z_6(z_6));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister_355
   (x_x0,
    z_5,
    clk);
  output [0:0]x_x0;
  input [0:0]z_5;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized0_371 synth_reg_inst
       (.clk(clk),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister_356
   (x_x0,
    x,
    z_5,
    clk,
    \fd_prim_array[0].set_comp.fdse_comp );
  output [0:0]x_x0;
  output [0:0]x;
  input [0:0]z_5;
  input clk;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized0_369 synth_reg_inst
       (.clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ),
        .x(x),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister_357
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized0_358 synth_reg_inst
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister_36
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized0_37 synth_reg_inst
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister_365
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized0_366 synth_reg_inst
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister_375
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized0_376 synth_reg_inst
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister_385
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized0_386 synth_reg_inst
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister_39
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized0_40 synth_reg_inst
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister_393
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized0_394 synth_reg_inst
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister_403
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized0_404 synth_reg_inst
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister_434
   (x_x0,
    z_5,
    clk);
  output [0:0]x_x0;
  input [0:0]z_5;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized0_457 synth_reg_inst
       (.clk(clk),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister_436
   (x_x0,
    z_5,
    clk);
  output [0:0]x_x0;
  input [0:0]z_5;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized0_453 synth_reg_inst
       (.clk(clk),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister_463
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized0_464 synth_reg_inst
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister_473
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized0_474 synth_reg_inst
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister_477
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized0_478 synth_reg_inst
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister_481
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized0_482 synth_reg_inst
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister_49
   (a,
    z_10,
    clk);
  output [0:0]a;
  input [0:0]z_10;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_10;

  design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized0_71 synth_reg_inst
       (.a(a),
        .clk(clk),
        .z_10(z_10));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister_5
   (x_x0,
    x,
    z_5,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp );
  output [0:0]x_x0;
  output [0:0]x;
  input [0:0]z_5;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized0_10 synth_reg_inst
       (.clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ),
        .x(x),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister_50
   (a,
    z_9,
    clk);
  output [0:0]a;
  input [0:0]z_9;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_9;

  design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized0_66 synth_reg_inst
       (.a(a),
        .clk(clk),
        .z_9(z_9));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister_51
   (a,
    z_9,
    clk);
  output [0:0]a;
  input [0:0]z_9;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_9;

  design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized0_64 synth_reg_inst
       (.a(a),
        .clk(clk),
        .z_9(z_9));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister_512
   (a,
    z_9,
    clk);
  output [0:0]a;
  input [0:0]z_9;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_9;

  design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized0_525 synth_reg_inst
       (.a(a),
        .clk(clk),
        .z_9(z_9));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister_513
   (a,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    z_9,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp_0 );
  output [0:0]a;
  output [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input [0:0]z_9;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;
  wire [0:0]z_9;

  design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized0_523 synth_reg_inst
       (.a(a),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ),
        .\fd_prim_array[0].rst_comp.fdre_comp_0 (\fd_prim_array[0].rst_comp.fdre_comp_0 ),
        .z_9(z_9));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister_52
   (a,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    z_9,
    clk,
    \fd_prim_array[0].set_comp.fdse_comp );
  output [0:0]a;
  output [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input [0:0]z_9;
  input clk;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]z_9;

  design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized0_62 synth_reg_inst
       (.a(a),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ),
        .z_9(z_9));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister_520
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized0_521 synth_reg_inst
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister_529
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized0_530 synth_reg_inst
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister_534
   (a,
    z_7,
    clk);
  output [0:0]a;
  input [0:0]z_7;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_7;

  design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized0_557 synth_reg_inst
       (.a(a),
        .clk(clk),
        .z_7(z_7));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister_536
   (a,
    x,
    z_7,
    clk,
    \fd_prim_array[0].set_comp.fdse_comp );
  output [0:0]a;
  output [0:0]x;
  input [0:0]z_7;
  input clk;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]x;
  wire [0:0]z_7;

  design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized0_553 synth_reg_inst
       (.a(a),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ),
        .x(x),
        .z_7(z_7));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister_537
   (a,
    x,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    z_6,
    clk,
    z_7,
    \fd_prim_array[0].rst_comp.fdre_comp_0 );
  output [0:0]a;
  output [0:0]x;
  output [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input [0:0]z_6;
  input clk;
  input [0:0]z_7;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;
  wire [0:0]x;
  wire [0:0]z_6;
  wire [0:0]z_7;

  design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized0_551 synth_reg_inst
       (.a(a),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ),
        .\fd_prim_array[0].rst_comp.fdre_comp_0 (\fd_prim_array[0].rst_comp.fdre_comp_0 ),
        .x(x),
        .z_6(z_6),
        .z_7(z_7));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister_538
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized0_539 synth_reg_inst
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister_542
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized0_543 synth_reg_inst
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister_559
   (a,
    z_7,
    clk);
  output [0:0]a;
  input [0:0]z_7;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_7;

  design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized0_584 synth_reg_inst
       (.a(a),
        .clk(clk),
        .z_7(z_7));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister_56
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized0_57 synth_reg_inst
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister_560
   (a,
    z_6,
    clk);
  output [0:0]a;
  input [0:0]z_6;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_6;

  design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized0_582 synth_reg_inst
       (.a(a),
        .clk(clk),
        .z_6(z_6));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister_561
   (a,
    x,
    z_6,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp );
  output [0:0]a;
  output [0:0]x;
  input [0:0]z_6;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire [0:0]x;
  wire [0:0]z_6;

  design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized0_580 synth_reg_inst
       (.a(a),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ),
        .x(x),
        .z_6(z_6));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister_570
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized0_571 synth_reg_inst
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister_574
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized0_575 synth_reg_inst
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister_586
   (a,
    z_6,
    clk);
  output [0:0]a;
  input [0:0]z_6;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_6;

  design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized0_612 synth_reg_inst
       (.a(a),
        .clk(clk),
        .z_6(z_6));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister_587
   (a,
    z_5,
    clk);
  output [0:0]a;
  input [0:0]z_5;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_5;

  design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized0_606 synth_reg_inst
       (.a(a),
        .clk(clk),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister_59
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized0_60 synth_reg_inst
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister_594
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized0_595 synth_reg_inst
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister_598
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized0_599 synth_reg_inst
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister_6
   (x_x0,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    z_4,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp_0 );
  output [0:0]x_x0;
  output [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input [0:0]z_4;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;

  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;
  wire [0:0]x_x0;
  wire [0:0]z_4;

  design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized0_8 synth_reg_inst
       (.clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ),
        .\fd_prim_array[0].rst_comp.fdre_comp_0 (\fd_prim_array[0].rst_comp.fdre_comp_0 ),
        .x_x0(x_x0),
        .z_4(z_4));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister_614
   (x_x0,
    z_4,
    clk);
  output [0:0]x_x0;
  input [0:0]z_4;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_4;

  design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized0_640 synth_reg_inst
       (.clk(clk),
        .x_x0(x_x0),
        .z_4(z_4));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister_617
   (x_x0,
    x,
    z_3,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp );
  output [0:0]x_x0;
  output [0:0]x;
  input [0:0]z_3;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_3;

  design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized0_630 synth_reg_inst
       (.clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ),
        .x(x),
        .x_x0(x_x0),
        .z_3(z_3));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister_622
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized0_623 synth_reg_inst
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister_626
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized0_627 synth_reg_inst
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister_666
   (x_x0,
    z_5,
    clk);
  output [0:0]x_x0;
  input [0:0]z_5;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized0_720 synth_reg_inst
       (.clk(clk),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister_669
   (x_x0,
    z_5,
    clk);
  output [0:0]x_x0;
  input [0:0]z_5;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized0_686 synth_reg_inst
       (.clk(clk),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister_671
   (x_x0,
    x,
    z_5,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp );
  output [0:0]x_x0;
  output [0:0]x;
  input [0:0]z_5;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized0_682 synth_reg_inst
       (.clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ),
        .x(x),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister_674
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized0_675 synth_reg_inst
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister_692
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized0_693 synth_reg_inst
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister_696
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized0_697 synth_reg_inst
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister_7
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized0 synth_reg_inst
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister_700
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized0_701 synth_reg_inst
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister_704
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized0_705 synth_reg_inst
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister_716
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized0_717 synth_reg_inst
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister_73
   (a,
    z_7,
    clk);
  output [0:0]a;
  input [0:0]z_7;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_7;

  design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized0_96 synth_reg_inst
       (.a(a),
        .clk(clk),
        .z_7(z_7));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister_74
   (a,
    x,
    z_7,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp );
  output [0:0]a;
  output [0:0]x;
  input [0:0]z_7;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire [0:0]x;
  wire [0:0]z_7;

  design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized0_94 synth_reg_inst
       (.a(a),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ),
        .x(x),
        .z_7(z_7));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister_747
   (x_x0,
    z_9,
    clk);
  output [0:0]x_x0;
  input [0:0]z_9;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_9;

  design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized0_760 synth_reg_inst
       (.clk(clk),
        .x_x0(x_x0),
        .z_9(z_9));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister_748
   (x_x0,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    z_9,
    clk,
    \fd_prim_array[0].set_comp.fdse_comp );
  output [0:0]x_x0;
  output [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input [0:0]z_9;
  input clk;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]x_x0;
  wire [0:0]z_9;

  design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized0_758 synth_reg_inst
       (.clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ),
        .x_x0(x_x0),
        .z_9(z_9));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister_749
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized0_750 synth_reg_inst
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister_75
   (a,
    x,
    z_7,
    clk,
    \fd_prim_array[0].set_comp.fdse_comp );
  output [0:0]a;
  output [0:0]x;
  input [0:0]z_7;
  input clk;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]x;
  wire [0:0]z_7;

  design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized0_92 synth_reg_inst
       (.a(a),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ),
        .x(x),
        .z_7(z_7));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister_752
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized0_753 synth_reg_inst
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister_755
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized0_756 synth_reg_inst
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister_772
   (a,
    x,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    z_6,
    clk,
    z_7,
    \fd_prim_array[0].set_comp.fdse_comp );
  output [0:0]a;
  output [0:0]x;
  output [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input [0:0]z_6;
  input clk;
  input [0:0]z_7;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]x;
  wire [0:0]z_6;
  wire [0:0]z_7;

  design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized0_785 synth_reg_inst
       (.a(a),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ),
        .x(x),
        .z_6(z_6),
        .z_7(z_7));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister_776
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized0_777 synth_reg_inst
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister_779
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized0_780 synth_reg_inst
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister_782
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized0_783 synth_reg_inst
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister_794
   (a,
    z_6,
    clk);
  output [0:0]a;
  input [0:0]z_6;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_6;

  design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized0_816 synth_reg_inst
       (.a(a),
        .clk(clk),
        .z_6(z_6));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister_796
   (a,
    x,
    z_6,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp );
  output [0:0]a;
  output [0:0]x;
  input [0:0]z_6;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire [0:0]x;
  wire [0:0]z_6;

  design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized0_812 synth_reg_inst
       (.a(a),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ),
        .x(x),
        .z_6(z_6));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister_797
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized0_798 synth_reg_inst
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister_80
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized0_81 synth_reg_inst
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister_801
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized0_802 synth_reg_inst
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister_808
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized0_809 synth_reg_inst
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister_823
   (a,
    x,
    z_5,
    clk,
    \fd_prim_array[0].set_comp.fdse_comp );
  output [0:0]a;
  output [0:0]x;
  input [0:0]z_5;
  input clk;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]x;
  wire [0:0]z_5;

  design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized0_835 synth_reg_inst
       (.a(a),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ),
        .x(x),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister_824
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized0_825 synth_reg_inst
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister_832
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized0_833 synth_reg_inst
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister_841
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized0_842 synth_reg_inst
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister_851
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized0_852 synth_reg_inst
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister_859
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized0_860 synth_reg_inst
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister_869
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized0_870 synth_reg_inst
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister_87
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized0_88 synth_reg_inst
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister_98
   (x_x0,
    z_7,
    clk);
  output [0:0]x_x0;
  input [0:0]z_7;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_7;

  design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized0_123 synth_reg_inst
       (.clk(clk),
        .x_x0(x_x0),
        .z_7(z_7));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister__parameterized0
   (x_x0,
    z_5,
    clk);
  output [0:0]x_x0;
  input [0:0]z_5;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized1_16 synth_reg_inst
       (.clk(clk),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister__parameterized0_101
   (x_x0,
    x,
    z_6,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp );
  output [0:0]x_x0;
  output [0:0]x;
  input [0:0]z_6;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_6;

  design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized1_117 synth_reg_inst
       (.clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ),
        .x(x),
        .x_x0(x_x0),
        .z_6(z_6));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister__parameterized0_102
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized1_103 synth_reg_inst
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister__parameterized0_109
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized1_110 synth_reg_inst
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister__parameterized0_127
   (a,
    z_5,
    clk);
  output [0:0]a;
  input [0:0]z_5;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_5;

  design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized1_143 synth_reg_inst
       (.a(a),
        .clk(clk),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister__parameterized0_129
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized1_130 synth_reg_inst
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister__parameterized0_133
   (D,
    \fd_prim_array[0].set_comp.fdse_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized1_134 synth_reg_inst
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister__parameterized0_152
   (a,
    z_4,
    clk);
  output [0:0]a;
  input [0:0]z_4;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_4;

  design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized1_176 synth_reg_inst
       (.a(a),
        .clk(clk),
        .z_4(z_4));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister__parameterized0_153
   (a,
    z_3,
    clk);
  output [0:0]a;
  input [0:0]z_3;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_3;

  design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized1_171 synth_reg_inst
       (.a(a),
        .clk(clk),
        .z_3(z_3));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister__parameterized0_155
   (a,
    x,
    z_3,
    clk,
    \fd_prim_array[0].set_comp.fdse_comp );
  output [0:0]a;
  output [0:0]x;
  input [0:0]z_3;
  input clk;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]x;
  wire [0:0]z_3;

  design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized1_167 synth_reg_inst
       (.a(a),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ),
        .x(x),
        .z_3(z_3));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister__parameterized0_156
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized1_157 synth_reg_inst
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister__parameterized0_160
   (D,
    \fd_prim_array[0].set_comp.fdse_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized1_161 synth_reg_inst
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister__parameterized0_198
   (x_x0,
    z_5,
    clk);
  output [0:0]x_x0;
  input [0:0]z_5;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized1_251 synth_reg_inst
       (.clk(clk),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister__parameterized0_2
   (x_x0,
    z_5,
    clk);
  output [0:0]x_x0;
  input [0:0]z_5;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized1_14 synth_reg_inst
       (.clk(clk),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister__parameterized0_201
   (x_x0,
    z_5,
    clk);
  output [0:0]x_x0;
  input [0:0]z_5;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized1_218 synth_reg_inst
       (.clk(clk),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister__parameterized0_202
   (x_x0,
    z_5,
    clk);
  output [0:0]x_x0;
  input [0:0]z_5;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized1_216 synth_reg_inst
       (.clk(clk),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister__parameterized0_204
   (x_x0,
    x,
    z_5,
    clk,
    \fd_prim_array[0].set_comp.fdse_comp );
  output [0:0]x_x0;
  output [0:0]x;
  input [0:0]z_5;
  input clk;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized1_212 synth_reg_inst
       (.clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ),
        .x(x),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister__parameterized0_206
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized1_207 synth_reg_inst
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister__parameterized0_224
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized1_225 synth_reg_inst
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister__parameterized0_239
   (D,
    \fd_prim_array[0].set_comp.fdse_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized1_240 synth_reg_inst
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister__parameterized0_26
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized1_27 synth_reg_inst
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister__parameterized0_274
   (a,
    z_10,
    clk);
  output [0:0]a;
  input [0:0]z_10;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_10;

  design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized1_296 synth_reg_inst
       (.a(a),
        .clk(clk),
        .z_10(z_10));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister__parameterized0_277
   (a,
    \fd_prim_array[0].set_comp.fdse_comp ,
    z_9,
    clk,
    \fd_prim_array[0].set_comp.fdse_comp_0 );
  output [0:0]a;
  output [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  input [0:0]z_9;
  input clk;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp_0 ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp_0 ;
  wire [0:0]z_9;

  design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized1_287 synth_reg_inst
       (.a(a),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ),
        .\fd_prim_array[0].set_comp.fdse_comp_0 (\fd_prim_array[0].set_comp.fdse_comp_0 ),
        .z_9(z_9));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister__parameterized0_293
   (D,
    \fd_prim_array[0].set_comp.fdse_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized1_294 synth_reg_inst
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister__parameterized0_298
   (a,
    z_7,
    clk);
  output [0:0]a;
  input [0:0]z_7;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_7;

  design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized1_323 synth_reg_inst
       (.a(a),
        .clk(clk),
        .z_7(z_7));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister__parameterized0_299
   (a,
    x,
    z_7,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp );
  output [0:0]a;
  output [0:0]x;
  input [0:0]z_7;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire [0:0]x;
  wire [0:0]z_7;

  design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized1_321 synth_reg_inst
       (.a(a),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ),
        .x(x),
        .z_7(z_7));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister__parameterized0_3
   (x_x0,
    z_5,
    clk);
  output [0:0]x_x0;
  input [0:0]z_5;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized1_12 synth_reg_inst
       (.clk(clk),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister__parameterized0_300
   (a,
    x,
    z_7,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp );
  output [0:0]a;
  output [0:0]x;
  input [0:0]z_7;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire [0:0]x;
  wire [0:0]z_7;

  design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized1_319 synth_reg_inst
       (.a(a),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ),
        .x(x),
        .z_7(z_7));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister__parameterized0_301
   (a,
    x,
    \fd_prim_array[0].set_comp.fdse_comp ,
    z_6,
    clk,
    z_7,
    \fd_prim_array[0].set_comp.fdse_comp_0 );
  output [0:0]a;
  output [0:0]x;
  output [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  input [0:0]z_6;
  input clk;
  input [0:0]z_7;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp_0 ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp_0 ;
  wire [0:0]x;
  wire [0:0]z_6;
  wire [0:0]z_7;

  design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized1_317 synth_reg_inst
       (.a(a),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ),
        .\fd_prim_array[0].set_comp.fdse_comp_0 (\fd_prim_array[0].set_comp.fdse_comp_0 ),
        .x(x),
        .z_6(z_6),
        .z_7(z_7));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister__parameterized0_302
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized1_303 synth_reg_inst
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister__parameterized0_325
   (a,
    z_7,
    clk);
  output [0:0]a;
  input [0:0]z_7;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_7;

  design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized1_351 synth_reg_inst
       (.a(a),
        .clk(clk),
        .z_7(z_7));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister__parameterized0_326
   (a,
    z_6,
    clk);
  output [0:0]a;
  input [0:0]z_6;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_6;

  design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized1_349 synth_reg_inst
       (.a(a),
        .clk(clk),
        .z_6(z_6));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister__parameterized0_328
   (a,
    x,
    z_6,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp );
  output [0:0]a;
  output [0:0]x;
  input [0:0]z_6;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire [0:0]x;
  wire [0:0]z_6;

  design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized1_345 synth_reg_inst
       (.a(a),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ),
        .x(x),
        .z_6(z_6));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister__parameterized0_33
   (D,
    \fd_prim_array[0].set_comp.fdse_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized1_34 synth_reg_inst
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister__parameterized0_337
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized1_338 synth_reg_inst
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister__parameterized0_354
   (x_x0,
    z_5,
    clk);
  output [0:0]x_x0;
  input [0:0]z_5;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized1_373 synth_reg_inst
       (.clk(clk),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister__parameterized0_361
   (D,
    \fd_prim_array[0].set_comp.fdse_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized1_362 synth_reg_inst
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister__parameterized0_381
   (a,
    z_4,
    clk);
  output [0:0]a;
  input [0:0]z_4;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_4;

  design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized1_407 synth_reg_inst
       (.a(a),
        .clk(clk),
        .z_4(z_4));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister__parameterized0_382
   (a,
    z_3,
    clk);
  output [0:0]a;
  input [0:0]z_3;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_3;

  design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized1_401 synth_reg_inst
       (.a(a),
        .clk(clk),
        .z_3(z_3));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister__parameterized0_383
   (a,
    z_3,
    clk);
  output [0:0]a;
  input [0:0]z_3;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_3;

  design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized1_399 synth_reg_inst
       (.a(a),
        .clk(clk),
        .z_3(z_3));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister__parameterized0_384
   (a,
    x,
    z_3,
    clk,
    \fd_prim_array[0].set_comp.fdse_comp );
  output [0:0]a;
  output [0:0]x;
  input [0:0]z_3;
  input clk;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]x;
  wire [0:0]z_3;

  design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized1_397 synth_reg_inst
       (.a(a),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ),
        .x(x),
        .z_3(z_3));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister__parameterized0_389
   (D,
    \fd_prim_array[0].set_comp.fdse_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized1_390 synth_reg_inst
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister__parameterized0_4
   (x_x0,
    x,
    z_5,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp );
  output [0:0]x_x0;
  output [0:0]x;
  input [0:0]z_5;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized1 synth_reg_inst
       (.clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ),
        .x(x),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister__parameterized0_433
   (x_x0,
    z_5,
    clk);
  output [0:0]x_x0;
  input [0:0]z_5;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized1_485 synth_reg_inst
       (.clk(clk),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister__parameterized0_435
   (x_x0,
    z_5,
    clk);
  output [0:0]x_x0;
  input [0:0]z_5;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized1_455 synth_reg_inst
       (.clk(clk),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister__parameterized0_437
   (x_x0,
    z_5,
    clk);
  output [0:0]x_x0;
  input [0:0]z_5;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized1_451 synth_reg_inst
       (.clk(clk),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister__parameterized0_438
   (x_x0,
    x,
    z_5,
    clk,
    \fd_prim_array[0].set_comp.fdse_comp );
  output [0:0]x_x0;
  output [0:0]x;
  input [0:0]z_5;
  input clk;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized1_449 synth_reg_inst
       (.clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ),
        .x(x),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister__parameterized0_439
   (x_x0,
    x,
    z_5,
    clk,
    \fd_prim_array[0].set_comp.fdse_comp );
  output [0:0]x_x0;
  output [0:0]x;
  input [0:0]z_5;
  input clk;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized1_447 synth_reg_inst
       (.clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ),
        .x(x),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister__parameterized0_440
   (x_x0,
    \fd_prim_array[0].set_comp.fdse_comp ,
    z_4,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp );
  output [0:0]x_x0;
  output [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  input [0:0]z_4;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]x_x0;
  wire [0:0]z_4;

  design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized1_445 synth_reg_inst
       (.clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ),
        .x_x0(x_x0),
        .z_4(z_4));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister__parameterized0_441
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized1_442 synth_reg_inst
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister__parameterized0_459
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized1_460 synth_reg_inst
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister__parameterized0_467
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized1_468 synth_reg_inst
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister__parameterized0_470
   (D,
    \fd_prim_array[0].set_comp.fdse_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized1_471 synth_reg_inst
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister__parameterized0_510
   (a,
    z_10,
    clk);
  output [0:0]a;
  input [0:0]z_10;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_10;

  design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized1_532 synth_reg_inst
       (.a(a),
        .clk(clk),
        .z_10(z_10));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister__parameterized0_511
   (a,
    z_9,
    clk);
  output [0:0]a;
  input [0:0]z_9;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_9;

  design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized1_527 synth_reg_inst
       (.a(a),
        .clk(clk),
        .z_9(z_9));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister__parameterized0_514
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized1_515 synth_reg_inst
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister__parameterized0_517
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized1_518 synth_reg_inst
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister__parameterized0_53
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized1_54 synth_reg_inst
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister__parameterized0_535
   (a,
    x,
    z_7,
    clk,
    \fd_prim_array[0].set_comp.fdse_comp );
  output [0:0]a;
  output [0:0]x;
  input [0:0]z_7;
  input clk;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]x;
  wire [0:0]z_7;

  design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized1_555 synth_reg_inst
       (.a(a),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ),
        .x(x),
        .z_7(z_7));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister__parameterized0_545
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized1_546 synth_reg_inst
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister__parameterized0_548
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized1_549 synth_reg_inst
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister__parameterized0_562
   (a,
    x,
    z_6,
    clk,
    \fd_prim_array[0].set_comp.fdse_comp );
  output [0:0]a;
  output [0:0]x;
  input [0:0]z_6;
  input clk;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]x;
  wire [0:0]z_6;

  design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized1_578 synth_reg_inst
       (.a(a),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ),
        .x(x),
        .z_6(z_6));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister__parameterized0_563
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized1_564 synth_reg_inst
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister__parameterized0_566
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized1_567 synth_reg_inst
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister__parameterized0_588
   (a,
    z_5,
    clk);
  output [0:0]a;
  input [0:0]z_5;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_5;

  design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized1_604 synth_reg_inst
       (.a(a),
        .clk(clk),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister__parameterized0_589
   (a,
    x,
    z_5,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp );
  output [0:0]a;
  output [0:0]x;
  input [0:0]z_5;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire [0:0]x;
  wire [0:0]z_5;

  design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized1_602 synth_reg_inst
       (.a(a),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ),
        .x(x),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister__parameterized0_590
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized1_591 synth_reg_inst
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister__parameterized0_608
   (D,
    \fd_prim_array[0].set_comp.fdse_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized1_609 synth_reg_inst
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister__parameterized0_615
   (x_x0,
    z_3,
    clk);
  output [0:0]x_x0;
  input [0:0]z_3;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_3;

  design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized1_634 synth_reg_inst
       (.clk(clk),
        .x_x0(x_x0),
        .z_3(z_3));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister__parameterized0_616
   (x_x0,
    z_3,
    clk);
  output [0:0]x_x0;
  input [0:0]z_3;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_3;

  design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized1_632 synth_reg_inst
       (.clk(clk),
        .x_x0(x_x0),
        .z_3(z_3));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister__parameterized0_618
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized1_619 synth_reg_inst
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister__parameterized0_636
   (D,
    \fd_prim_array[0].set_comp.fdse_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized1_637 synth_reg_inst
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister__parameterized0_667
   (x_x0,
    z_5,
    clk);
  output [0:0]x_x0;
  input [0:0]z_5;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized1_690 synth_reg_inst
       (.clk(clk),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister__parameterized0_668
   (x_x0,
    z_5,
    clk);
  output [0:0]x_x0;
  input [0:0]z_5;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized1_688 synth_reg_inst
       (.clk(clk),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister__parameterized0_670
   (x_x0,
    z_5,
    clk);
  output [0:0]x_x0;
  input [0:0]z_5;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized1_684 synth_reg_inst
       (.clk(clk),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister__parameterized0_672
   (x_x0,
    x,
    z_5,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp );
  output [0:0]x_x0;
  output [0:0]x;
  input [0:0]z_5;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized1_680 synth_reg_inst
       (.clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ),
        .x(x),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister__parameterized0_673
   (x_x0,
    \fd_prim_array[0].set_comp.fdse_comp ,
    z_4,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp );
  output [0:0]x_x0;
  output [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  input [0:0]z_4;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]x_x0;
  wire [0:0]z_4;

  design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized1_678 synth_reg_inst
       (.clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ),
        .x_x0(x_x0),
        .z_4(z_4));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister__parameterized0_68
   (D,
    \fd_prim_array[0].set_comp.fdse_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized1_69 synth_reg_inst
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister__parameterized0_708
   (D,
    \fd_prim_array[0].set_comp.fdse_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized1_709 synth_reg_inst
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister__parameterized0_712
   (D,
    \fd_prim_array[0].set_comp.fdse_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized1_713 synth_reg_inst
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister__parameterized0_745
   (x_x0,
    z_10,
    clk);
  output [0:0]x_x0;
  input [0:0]z_10;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_10;

  design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized1_767 synth_reg_inst
       (.clk(clk),
        .x_x0(x_x0),
        .z_10(z_10));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister__parameterized0_746
   (x_x0,
    z_9,
    clk);
  output [0:0]x_x0;
  input [0:0]z_9;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_9;

  design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized1_762 synth_reg_inst
       (.clk(clk),
        .x_x0(x_x0),
        .z_9(z_9));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister__parameterized0_76
   (a,
    x,
    \fd_prim_array[0].set_comp.fdse_comp ,
    z_6,
    clk,
    z_7,
    \fd_prim_array[0].set_comp.fdse_comp_0 );
  output [0:0]a;
  output [0:0]x;
  output [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  input [0:0]z_6;
  input clk;
  input [0:0]z_7;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp_0 ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp_0 ;
  wire [0:0]x;
  wire [0:0]z_6;
  wire [0:0]z_7;

  design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized1_90 synth_reg_inst
       (.a(a),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ),
        .\fd_prim_array[0].set_comp.fdse_comp_0 (\fd_prim_array[0].set_comp.fdse_comp_0 ),
        .x(x),
        .z_6(z_6),
        .z_7(z_7));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister__parameterized0_764
   (D,
    \fd_prim_array[0].set_comp.fdse_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized1_765 synth_reg_inst
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister__parameterized0_769
   (a,
    z_7,
    clk);
  output [0:0]a;
  input [0:0]z_7;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_7;

  design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized1_791 synth_reg_inst
       (.a(a),
        .clk(clk),
        .z_7(z_7));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister__parameterized0_77
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized1_78 synth_reg_inst
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister__parameterized0_770
   (a,
    x,
    z_7,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp );
  output [0:0]a;
  output [0:0]x;
  input [0:0]z_7;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire [0:0]x;
  wire [0:0]z_7;

  design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized1_789 synth_reg_inst
       (.a(a),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ),
        .x(x),
        .z_7(z_7));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister__parameterized0_771
   (a,
    x,
    z_7,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp );
  output [0:0]a;
  output [0:0]x;
  input [0:0]z_7;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire [0:0]x;
  wire [0:0]z_7;

  design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized1_787 synth_reg_inst
       (.a(a),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ),
        .x(x),
        .z_7(z_7));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister__parameterized0_773
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized1_774 synth_reg_inst
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister__parameterized0_793
   (a,
    z_7,
    clk);
  output [0:0]a;
  input [0:0]z_7;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_7;

  design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized1_818 synth_reg_inst
       (.a(a),
        .clk(clk),
        .z_7(z_7));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister__parameterized0_795
   (a,
    x,
    z_6,
    clk,
    \fd_prim_array[0].set_comp.fdse_comp );
  output [0:0]a;
  output [0:0]x;
  input [0:0]z_6;
  input clk;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]x;
  wire [0:0]z_6;

  design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized1_814 synth_reg_inst
       (.a(a),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ),
        .x(x),
        .z_6(z_6));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister__parameterized0_804
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized1_805 synth_reg_inst
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister__parameterized0_820
   (a,
    z_6,
    clk);
  output [0:0]a;
  input [0:0]z_6;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_6;

  design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized1_845 synth_reg_inst
       (.a(a),
        .clk(clk),
        .z_6(z_6));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister__parameterized0_821
   (a,
    z_5,
    clk);
  output [0:0]a;
  input [0:0]z_5;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_5;

  design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized1_839 synth_reg_inst
       (.a(a),
        .clk(clk),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister__parameterized0_822
   (a,
    z_5,
    clk);
  output [0:0]a;
  input [0:0]z_5;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_5;

  design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized1_837 synth_reg_inst
       (.a(a),
        .clk(clk),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister__parameterized0_828
   (D,
    \fd_prim_array[0].set_comp.fdse_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized1_829 synth_reg_inst
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister__parameterized0_83
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized1_84 synth_reg_inst
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister__parameterized0_847
   (a,
    z_4,
    clk);
  output [0:0]a;
  input [0:0]z_4;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_4;

  design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized1_873 synth_reg_inst
       (.a(a),
        .clk(clk),
        .z_4(z_4));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister__parameterized0_848
   (a,
    z_3,
    clk);
  output [0:0]a;
  input [0:0]z_3;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_3;

  design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized1_867 synth_reg_inst
       (.a(a),
        .clk(clk),
        .z_3(z_3));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister__parameterized0_849
   (a,
    z_3,
    clk);
  output [0:0]a;
  input [0:0]z_3;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_3;

  design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized1_865 synth_reg_inst
       (.a(a),
        .clk(clk),
        .z_3(z_3));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister__parameterized0_850
   (a,
    x,
    z_3,
    clk,
    \fd_prim_array[0].set_comp.fdse_comp );
  output [0:0]a;
  output [0:0]x;
  input [0:0]z_3;
  input clk;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]x;
  wire [0:0]z_3;

  design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized1_863 synth_reg_inst
       (.a(a),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ),
        .x(x),
        .z_3(z_3));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister__parameterized0_855
   (D,
    \fd_prim_array[0].set_comp.fdse_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized1_856 synth_reg_inst
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlregister__parameterized0_99
   (x_x0,
    z_6,
    clk);
  output [0:0]x_x0;
  input [0:0]z_6;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_6;

  design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized1_121 synth_reg_inst
       (.clk(clk),
        .x_x0(x_x0),
        .z_6(z_6));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlsprom" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlsprom
   (douta,
    clk,
    addra);
  output [2:0]douta;
  input clk;
  input [3:0]addra;

  wire [3:0]addra;
  wire clk;
  wire [2:0]douta;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_blk_mem_gen_i0,blk_mem_gen_v8_4_2,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "blk_mem_gen_v8_4_2,Vivado 2018.3" *) 
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_blk_mem_gen_i0 \comp0.core_instance0 
       (.addra(addra),
        .clka(clk),
        .douta(douta),
        .ena(1'b1));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlsprom" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlsprom__parameterized0
   (douta,
    clk,
    q);
  output [9:0]douta;
  input clk;
  input [7:0]q;

  wire clk;
  wire [9:0]douta;
  wire [7:0]q;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_blk_mem_gen_i1,blk_mem_gen_v8_4_2,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "blk_mem_gen_v8_4_2,Vivado 2018.3" *) 
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_blk_mem_gen_i1 \comp1.core_instance1 
       (.addra(q),
        .clka(clk),
        .douta(douta),
        .ena(1'b1));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlsprom" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlsprom__parameterized0__xdcDup__1
   (douta,
    clk,
    x_x0);
  output [9:0]douta;
  input clk;
  input [7:0]x_x0;

  wire clk;
  wire [9:0]douta;
  wire [7:0]x_x0;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_blk_mem_gen_i1,blk_mem_gen_v8_4_2,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "blk_mem_gen_v8_4_2,Vivado 2018.3" *) 
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_blk_mem_gen_i1__4 \comp1.core_instance1 
       (.addra(x_x0),
        .clka(clk),
        .douta(douta),
        .ena(1'b1));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlsprom" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlsprom__parameterized0__xdcDup__2
   (douta,
    clk,
    x_x0);
  output [9:0]douta;
  input clk;
  input [7:0]x_x0;

  wire clk;
  wire [9:0]douta;
  wire [7:0]x_x0;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_blk_mem_gen_i1,blk_mem_gen_v8_4_2,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "blk_mem_gen_v8_4_2,Vivado 2018.3" *) 
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_blk_mem_gen_i1__5 \comp1.core_instance1 
       (.addra(x_x0),
        .clka(clk),
        .douta(douta),
        .ena(1'b1));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlsprom" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlsprom__parameterized0__xdcDup__3
   (douta,
    clk,
    x_x0);
  output [9:0]douta;
  input clk;
  input [7:0]x_x0;

  wire clk;
  wire [9:0]douta;
  wire [7:0]x_x0;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_blk_mem_gen_i1,blk_mem_gen_v8_4_2,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "blk_mem_gen_v8_4_2,Vivado 2018.3" *) 
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_blk_mem_gen_i1__6 \comp1.core_instance1 
       (.addra(x_x0),
        .clka(clk),
        .douta(douta),
        .ena(1'b1));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlsprom" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlsprom__xdcDup__1
   (douta,
    clk,
    addra);
  output [2:0]douta;
  input clk;
  input [3:0]addra;

  wire [3:0]addra;
  wire clk;
  wire [2:0]douta;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_blk_mem_gen_i0,blk_mem_gen_v8_4_2,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "blk_mem_gen_v8_4_2,Vivado 2018.3" *) 
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_blk_mem_gen_i0__4 \comp0.core_instance0 
       (.addra(addra),
        .clka(clk),
        .douta(douta),
        .ena(1'b1));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlsprom" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlsprom__xdcDup__2
   (douta,
    clk,
    addra);
  output [2:0]douta;
  input clk;
  input [3:0]addra;

  wire [3:0]addra;
  wire clk;
  wire [2:0]douta;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_blk_mem_gen_i0,blk_mem_gen_v8_4_2,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "blk_mem_gen_v8_4_2,Vivado 2018.3" *) 
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_blk_mem_gen_i0__5 \comp0.core_instance0 
       (.addra(addra),
        .clka(clk),
        .douta(douta),
        .ena(1'b1));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlsprom" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlsprom__xdcDup__3
   (douta,
    clk,
    addra);
  output [2:0]douta;
  input clk;
  input [3:0]addra;

  wire [3:0]addra;
  wire clk;
  wire [2:0]douta;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_blk_mem_gen_i0,blk_mem_gen_v8_4_2,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "blk_mem_gen_v8_4_2,Vivado 2018.3" *) 
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_blk_mem_gen_i0__6 \comp0.core_instance0 
       (.addra(addra),
        .clka(clk),
        .douta(douta),
        .ena(1'b1));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlsprom_dist" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlsprom_dist
   (qspo,
    a,
    clk);
  output [8:0]qspo;
  input [3:0]a;
  input clk;

  wire [3:0]a;
  wire clk;
  wire [8:0]qspo;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_dist_mem_gen_i0,dist_mem_gen_v8_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "dist_mem_gen_v8_0_12,Vivado 2018.3" *) 
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_dist_mem_gen_i0 \comp0.core_instance0 
       (.a(a),
        .clk(clk),
        .qspo(qspo),
        .qspo_ce(1'b1));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlsprom_dist" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlsprom_dist__parameterized0
   (qspo,
    a,
    clk);
  output [8:0]qspo;
  input [3:0]a;
  input clk;

  wire [3:0]a;
  wire clk;
  wire [8:0]qspo;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_dist_mem_gen_i1,dist_mem_gen_v8_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "dist_mem_gen_v8_0_12,Vivado 2018.3" *) 
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_dist_mem_gen_i1 \comp1.core_instance1 
       (.a(a),
        .clk(clk),
        .qspo(qspo),
        .qspo_ce(1'b1));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlsprom_dist" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlsprom_dist__parameterized0__xdcDup__1
   (qspo,
    a,
    clk);
  output [8:0]qspo;
  input [3:0]a;
  input clk;

  wire [3:0]a;
  wire clk;
  wire [8:0]qspo;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_dist_mem_gen_i1,dist_mem_gen_v8_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "dist_mem_gen_v8_0_12,Vivado 2018.3" *) 
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_dist_mem_gen_i1__4 \comp1.core_instance1 
       (.a(a),
        .clk(clk),
        .qspo(qspo),
        .qspo_ce(1'b1));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlsprom_dist" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlsprom_dist__parameterized0__xdcDup__2
   (qspo,
    a,
    clk);
  output [8:0]qspo;
  input [3:0]a;
  input clk;

  wire [3:0]a;
  wire clk;
  wire [8:0]qspo;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_dist_mem_gen_i1,dist_mem_gen_v8_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "dist_mem_gen_v8_0_12,Vivado 2018.3" *) 
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_dist_mem_gen_i1__5 \comp1.core_instance1 
       (.a(a),
        .clk(clk),
        .qspo(qspo),
        .qspo_ce(1'b1));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlsprom_dist" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlsprom_dist__parameterized0__xdcDup__3
   (qspo,
    a,
    clk);
  output [8:0]qspo;
  input [3:0]a;
  input clk;

  wire [3:0]a;
  wire clk;
  wire [8:0]qspo;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_dist_mem_gen_i1,dist_mem_gen_v8_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "dist_mem_gen_v8_0_12,Vivado 2018.3" *) 
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_dist_mem_gen_i1__6 \comp1.core_instance1 
       (.a(a),
        .clk(clk),
        .qspo(qspo),
        .qspo_ce(1'b1));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlsprom_dist" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlsprom_dist__parameterized1
   (qspo,
    a,
    clk);
  output [8:0]qspo;
  input [3:0]a;
  input clk;

  wire [3:0]a;
  wire clk;
  wire [8:0]qspo;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_dist_mem_gen_i2,dist_mem_gen_v8_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "dist_mem_gen_v8_0_12,Vivado 2018.3" *) 
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_dist_mem_gen_i2 \comp2.core_instance2 
       (.a(a),
        .clk(clk),
        .qspo(qspo),
        .qspo_ce(1'b1));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlsprom_dist" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlsprom_dist__parameterized1__xdcDup__1
   (qspo,
    a,
    clk);
  output [8:0]qspo;
  input [3:0]a;
  input clk;

  wire [3:0]a;
  wire clk;
  wire [8:0]qspo;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_dist_mem_gen_i2,dist_mem_gen_v8_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "dist_mem_gen_v8_0_12,Vivado 2018.3" *) 
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_dist_mem_gen_i2__4 \comp2.core_instance2 
       (.a(a),
        .clk(clk),
        .qspo(qspo),
        .qspo_ce(1'b1));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlsprom_dist" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlsprom_dist__parameterized1__xdcDup__2
   (qspo,
    a,
    clk);
  output [8:0]qspo;
  input [3:0]a;
  input clk;

  wire [3:0]a;
  wire clk;
  wire [8:0]qspo;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_dist_mem_gen_i2,dist_mem_gen_v8_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "dist_mem_gen_v8_0_12,Vivado 2018.3" *) 
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_dist_mem_gen_i2__5 \comp2.core_instance2 
       (.a(a),
        .clk(clk),
        .qspo(qspo),
        .qspo_ce(1'b1));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlsprom_dist" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlsprom_dist__parameterized1__xdcDup__3
   (qspo,
    a,
    clk);
  output [8:0]qspo;
  input [3:0]a;
  input clk;

  wire [3:0]a;
  wire clk;
  wire [8:0]qspo;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_dist_mem_gen_i2,dist_mem_gen_v8_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "dist_mem_gen_v8_0_12,Vivado 2018.3" *) 
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_dist_mem_gen_i2__6 \comp2.core_instance2 
       (.a(a),
        .clk(clk),
        .qspo(qspo),
        .qspo_ce(1'b1));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlsprom_dist" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlsprom_dist__parameterized2
   (qspo,
    a,
    clk);
  output [8:0]qspo;
  input [3:0]a;
  input clk;

  wire [3:0]a;
  wire clk;
  wire [8:0]qspo;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_dist_mem_gen_i3,dist_mem_gen_v8_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "dist_mem_gen_v8_0_12,Vivado 2018.3" *) 
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_dist_mem_gen_i3 \comp3.core_instance3 
       (.a(a),
        .clk(clk),
        .qspo(qspo),
        .qspo_ce(1'b1));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlsprom_dist" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlsprom_dist__parameterized2__xdcDup__1
   (qspo,
    a,
    clk);
  output [8:0]qspo;
  input [3:0]a;
  input clk;

  wire [3:0]a;
  wire clk;
  wire [8:0]qspo;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_dist_mem_gen_i3,dist_mem_gen_v8_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "dist_mem_gen_v8_0_12,Vivado 2018.3" *) 
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_dist_mem_gen_i3__4 \comp3.core_instance3 
       (.a(a),
        .clk(clk),
        .qspo(qspo),
        .qspo_ce(1'b1));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlsprom_dist" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlsprom_dist__parameterized2__xdcDup__2
   (qspo,
    a,
    clk);
  output [8:0]qspo;
  input [3:0]a;
  input clk;

  wire [3:0]a;
  wire clk;
  wire [8:0]qspo;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_dist_mem_gen_i3,dist_mem_gen_v8_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "dist_mem_gen_v8_0_12,Vivado 2018.3" *) 
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_dist_mem_gen_i3__5 \comp3.core_instance3 
       (.a(a),
        .clk(clk),
        .qspo(qspo),
        .qspo_ce(1'b1));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlsprom_dist" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlsprom_dist__parameterized2__xdcDup__3
   (qspo,
    a,
    clk);
  output [8:0]qspo;
  input [3:0]a;
  input clk;

  wire [3:0]a;
  wire clk;
  wire [8:0]qspo;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_dist_mem_gen_i3,dist_mem_gen_v8_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "dist_mem_gen_v8_0_12,Vivado 2018.3" *) 
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_dist_mem_gen_i3__6 \comp3.core_instance3 
       (.a(a),
        .clk(clk),
        .qspo(qspo),
        .qspo_ce(1'b1));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlsprom_dist" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlsprom_dist__parameterized3
   (qspo,
    x_x0,
    clk);
  output [8:0]qspo;
  input [3:0]x_x0;
  input clk;

  wire clk;
  wire [8:0]qspo;
  wire [3:0]x_x0;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_dist_mem_gen_i4,dist_mem_gen_v8_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "dist_mem_gen_v8_0_12,Vivado 2018.3" *) 
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_dist_mem_gen_i4 \comp4.core_instance4 
       (.a(x_x0),
        .clk(clk),
        .qspo(qspo),
        .qspo_ce(1'b1));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlsprom_dist" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlsprom_dist__parameterized3__xdcDup__1
   (qspo,
    x_x0,
    clk);
  output [8:0]qspo;
  input [3:0]x_x0;
  input clk;

  wire clk;
  wire [8:0]qspo;
  wire [3:0]x_x0;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_dist_mem_gen_i4,dist_mem_gen_v8_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "dist_mem_gen_v8_0_12,Vivado 2018.3" *) 
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_dist_mem_gen_i4__4 \comp4.core_instance4 
       (.a(x_x0),
        .clk(clk),
        .qspo(qspo),
        .qspo_ce(1'b1));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlsprom_dist" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlsprom_dist__parameterized3__xdcDup__2
   (qspo,
    x_x0,
    clk);
  output [8:0]qspo;
  input [3:0]x_x0;
  input clk;

  wire clk;
  wire [8:0]qspo;
  wire [3:0]x_x0;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_dist_mem_gen_i4,dist_mem_gen_v8_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "dist_mem_gen_v8_0_12,Vivado 2018.3" *) 
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_dist_mem_gen_i4__5 \comp4.core_instance4 
       (.a(x_x0),
        .clk(clk),
        .qspo(qspo),
        .qspo_ce(1'b1));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlsprom_dist" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlsprom_dist__parameterized3__xdcDup__3
   (qspo,
    x_x0,
    clk);
  output [8:0]qspo;
  input [3:0]x_x0;
  input clk;

  wire clk;
  wire [8:0]qspo;
  wire [3:0]x_x0;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_dist_mem_gen_i4,dist_mem_gen_v8_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "dist_mem_gen_v8_0_12,Vivado 2018.3" *) 
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_dist_mem_gen_i4__6 \comp4.core_instance4 
       (.a(x_x0),
        .clk(clk),
        .qspo(qspo),
        .qspo_ce(1'b1));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlsprom_dist" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlsprom_dist__xdcDup__1
   (qspo,
    a,
    clk);
  output [8:0]qspo;
  input [3:0]a;
  input clk;

  wire [3:0]a;
  wire clk;
  wire [8:0]qspo;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_dist_mem_gen_i0,dist_mem_gen_v8_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "dist_mem_gen_v8_0_12,Vivado 2018.3" *) 
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_dist_mem_gen_i0__4 \comp0.core_instance0 
       (.a(a),
        .clk(clk),
        .qspo(qspo),
        .qspo_ce(1'b1));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlsprom_dist" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlsprom_dist__xdcDup__2
   (qspo,
    a,
    clk);
  output [8:0]qspo;
  input [3:0]a;
  input clk;

  wire [3:0]a;
  wire clk;
  wire [8:0]qspo;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_dist_mem_gen_i0,dist_mem_gen_v8_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "dist_mem_gen_v8_0_12,Vivado 2018.3" *) 
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_dist_mem_gen_i0__5 \comp0.core_instance0 
       (.a(a),
        .clk(clk),
        .qspo(qspo),
        .qspo_ce(1'b1));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlsprom_dist" *) 
module design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_xlsprom_dist__xdcDup__3
   (qspo,
    a,
    clk);
  output [8:0]qspo;
  input [3:0]a;
  input clk;

  wire [3:0]a;
  wire clk;
  wire [8:0]qspo;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_dist_mem_gen_i0,dist_mem_gen_v8_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "dist_mem_gen_v8_0_12,Vivado 2018.3" *) 
  design_1_awgn_inv_mapping_0_0_awgn_inv_mapping_dist_mem_gen_i0__6 \comp0.core_instance0 
       (.a(a),
        .clk(clk),
        .qspo(qspo),
        .qspo_ce(1'b1));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized0
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(x),
        .Q(D),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized0_107
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(x),
        .Q(D),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized0_11
   (x_x0,
    x,
    z_5,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp_0 );
  output [0:0]x_x0;
  output [0:0]x;
  input [0:0]z_5;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;

  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_5),
        .Q(x_x0),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].rst_comp.fdre_comp_i_1__24 
       (.I0(x_x0),
        .I1(\fd_prim_array[0].rst_comp.fdre_comp_0 ),
        .O(x));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized0_115
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp_0 ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(\fd_prim_array[0].rst_comp.fdre_comp_0 ),
        .Q(D),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized0_120
   (x_x0,
    x,
    z_6,
    clk,
    \fd_prim_array[0].set_comp.fdse_comp );
  output [0:0]x_x0;
  output [0:0]x;
  input [0:0]z_6;
  input clk;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_6;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_6),
        .Q(x_x0),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].set_comp.fdse_comp_i_1__12 
       (.I0(x_x0),
        .I1(\fd_prim_array[0].set_comp.fdse_comp ),
        .O(x));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized0_124
   (x_x0,
    z_7,
    clk);
  output [0:0]x_x0;
  input [0:0]z_7;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_7;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_7),
        .Q(x_x0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized0_139
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(x),
        .Q(D),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized0_142
   (a,
    x,
    z_5,
    clk,
    \fd_prim_array[0].set_comp.fdse_comp );
  output [0:0]a;
  output [0:0]x;
  input [0:0]z_5;
  input clk;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]x;
  wire [0:0]z_5;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_5),
        .Q(a),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].set_comp.fdse_comp_i_1__34 
       (.I0(a),
        .I1(\fd_prim_array[0].set_comp.fdse_comp ),
        .O(x));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized0_146
   (a,
    z_5,
    clk);
  output [0:0]a;
  input [0:0]z_5;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_5;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_5),
        .Q(a),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized0_149
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp_0 ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(\fd_prim_array[0].rst_comp.fdre_comp_0 ),
        .Q(D),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized0_151
   (a,
    z_6,
    clk);
  output [0:0]a;
  input [0:0]z_6;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_6;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_6),
        .Q(a),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized0_166
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(x),
        .Q(D),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized0_170
   (a,
    z_3,
    clk);
  output [0:0]a;
  input [0:0]z_3;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_3;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_3),
        .Q(a),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized0_175
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp_0 ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(\fd_prim_array[0].rst_comp.fdre_comp_0 ),
        .Q(D),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized0_19
   (x_x0,
    z_5,
    clk);
  output [0:0]x_x0;
  input [0:0]z_5;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_5),
        .Q(x_x0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized0_211
   (x_x0,
    \fd_prim_array[0].rst_comp.fdre_comp_0 ,
    z_4,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp_1 );
  output [0:0]x_x0;
  output [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;
  input [0:0]z_4;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp_1 ;

  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp_1 ;
  wire [0:0]x_x0;
  wire [0:0]z_4;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_4),
        .Q(x_x0),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].rst_comp.fdre_comp_i_1__18 
       (.I0(x_x0),
        .I1(\fd_prim_array[0].rst_comp.fdre_comp_1 ),
        .O(\fd_prim_array[0].rst_comp.fdre_comp_0 ));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized0_215
   (x_x0,
    x,
    z_5,
    clk,
    \fd_prim_array[0].set_comp.fdse_comp );
  output [0:0]x_x0;
  output [0:0]x;
  input [0:0]z_5;
  input clk;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_5),
        .Q(x_x0),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].set_comp.fdse_comp_i_1__10 
       (.I0(x_x0),
        .I1(\fd_prim_array[0].set_comp.fdse_comp ),
        .O(x));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized0_22
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(x),
        .Q(D),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized0_221
   (x_x0,
    z_5,
    clk);
  output [0:0]x_x0;
  input [0:0]z_5;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_5),
        .Q(x_x0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized0_223
   (x_x0,
    z_5,
    clk);
  output [0:0]x_x0;
  input [0:0]z_5;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_5),
        .Q(x_x0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized0_230
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(x),
        .Q(D),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized0_234
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(x),
        .Q(D),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized0_237
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp_0 ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(\fd_prim_array[0].rst_comp.fdre_comp_0 ),
        .Q(D),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized0_245
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp_0 ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(\fd_prim_array[0].rst_comp.fdre_comp_0 ),
        .Q(D),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized0_249
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp_0 ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(\fd_prim_array[0].rst_comp.fdre_comp_0 ),
        .Q(D),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized0_25
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(x),
        .Q(D),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized0_280
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(x),
        .Q(D),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized0_283
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(x),
        .Q(D),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized0_286
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp_0 ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(\fd_prim_array[0].rst_comp.fdre_comp_0 ),
        .Q(D),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized0_290
   (a,
    z_9,
    clk);
  output [0:0]a;
  input [0:0]z_9;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_9;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_9),
        .Q(a),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized0_292
   (a,
    z_9,
    clk);
  output [0:0]a;
  input [0:0]z_9;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_9;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_9),
        .Q(a),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized0_307
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(x),
        .Q(D),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized0_31
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp_0 ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(\fd_prim_array[0].rst_comp.fdre_comp_0 ),
        .Q(D),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized0_311
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(x),
        .Q(D),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized0_315
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(x),
        .Q(D),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized0_331
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(x),
        .Q(D),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized0_335
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(x),
        .Q(D),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized0_343
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp_0 ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(\fd_prim_array[0].rst_comp.fdre_comp_0 ),
        .Q(D),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized0_348
   (a,
    x,
    z_6,
    clk,
    \fd_prim_array[0].set_comp.fdse_comp );
  output [0:0]a;
  output [0:0]x;
  input [0:0]z_6;
  input clk;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]x;
  wire [0:0]z_6;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_6),
        .Q(a),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].set_comp.fdse_comp_i_1__29 
       (.I0(a),
        .I1(\fd_prim_array[0].set_comp.fdse_comp ),
        .O(x));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized0_359
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(x),
        .Q(D),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized0_367
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(x),
        .Q(D),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized0_370
   (x_x0,
    x,
    z_5,
    clk,
    \fd_prim_array[0].set_comp.fdse_comp );
  output [0:0]x_x0;
  output [0:0]x;
  input [0:0]z_5;
  input clk;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_5),
        .Q(x_x0),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].set_comp.fdse_comp_i_1__8 
       (.I0(x_x0),
        .I1(\fd_prim_array[0].set_comp.fdse_comp ),
        .O(x));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized0_372
   (x_x0,
    z_5,
    clk);
  output [0:0]x_x0;
  input [0:0]z_5;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_5),
        .Q(x_x0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized0_377
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp_0 ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(\fd_prim_array[0].rst_comp.fdre_comp_0 ),
        .Q(D),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized0_38
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp_0 ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(\fd_prim_array[0].rst_comp.fdre_comp_0 ),
        .Q(D),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized0_380
   (x_x0,
    z_6,
    clk);
  output [0:0]x_x0;
  input [0:0]z_6;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_6;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_6),
        .Q(x_x0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized0_387
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(x),
        .Q(D),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized0_395
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(x),
        .Q(D),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized0_405
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp_0 ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(\fd_prim_array[0].rst_comp.fdre_comp_0 ),
        .Q(D),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized0_41
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp_0 ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(\fd_prim_array[0].rst_comp.fdre_comp_0 ),
        .Q(D),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized0_44
   (x_x0,
    z_5,
    clk);
  output [0:0]x_x0;
  input [0:0]z_5;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_5),
        .Q(x_x0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized0_454
   (x_x0,
    z_5,
    clk);
  output [0:0]x_x0;
  input [0:0]z_5;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_5),
        .Q(x_x0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized0_458
   (x_x0,
    z_5,
    clk);
  output [0:0]x_x0;
  input [0:0]z_5;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_5),
        .Q(x_x0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized0_465
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(x),
        .Q(D),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized0_475
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp_0 ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(\fd_prim_array[0].rst_comp.fdre_comp_0 ),
        .Q(D),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized0_479
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp_0 ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(\fd_prim_array[0].rst_comp.fdre_comp_0 ),
        .Q(D),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized0_483
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp_0 ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(\fd_prim_array[0].rst_comp.fdre_comp_0 ),
        .Q(D),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized0_522
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp_0 ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(\fd_prim_array[0].rst_comp.fdre_comp_0 ),
        .Q(D),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized0_524
   (a,
    \fd_prim_array[0].rst_comp.fdre_comp_0 ,
    z_9,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp_1 );
  output [0:0]a;
  output [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;
  input [0:0]z_9;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp_1 ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp_1 ;
  wire [0:0]z_9;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_9),
        .Q(a),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].rst_comp.fdre_comp_i_1__49 
       (.I0(a),
        .I1(\fd_prim_array[0].rst_comp.fdre_comp_1 ),
        .O(\fd_prim_array[0].rst_comp.fdre_comp_0 ));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized0_526
   (a,
    z_9,
    clk);
  output [0:0]a;
  input [0:0]z_9;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_9;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_9),
        .Q(a),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized0_531
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp_0 ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(\fd_prim_array[0].rst_comp.fdre_comp_0 ),
        .Q(D),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized0_540
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(x),
        .Q(D),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized0_544
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(x),
        .Q(D),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized0_552
   (a,
    x,
    \fd_prim_array[0].rst_comp.fdre_comp_0 ,
    z_6,
    clk,
    z_7,
    \fd_prim_array[0].rst_comp.fdre_comp_1 );
  output [0:0]a;
  output [0:0]x;
  output [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;
  input [0:0]z_6;
  input clk;
  input [0:0]z_7;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp_1 ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp_1 ;
  wire [0:0]x;
  wire [0:0]z_6;
  wire [0:0]z_7;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_6),
        .Q(a),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].rst_comp.fdre_comp_i_1__46 
       (.I0(a),
        .I1(z_7),
        .O(x));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].rst_comp.fdre_comp_i_1__47 
       (.I0(a),
        .I1(\fd_prim_array[0].rst_comp.fdre_comp_1 ),
        .O(\fd_prim_array[0].rst_comp.fdre_comp_0 ));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized0_554
   (a,
    x,
    z_7,
    clk,
    \fd_prim_array[0].set_comp.fdse_comp );
  output [0:0]a;
  output [0:0]x;
  input [0:0]z_7;
  input clk;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]x;
  wire [0:0]z_7;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_7),
        .Q(a),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].set_comp.fdse_comp_i_1__25 
       (.I0(a),
        .I1(\fd_prim_array[0].set_comp.fdse_comp ),
        .O(x));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized0_558
   (a,
    z_7,
    clk);
  output [0:0]a;
  input [0:0]z_7;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_7;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_7),
        .Q(a),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized0_572
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(x),
        .Q(D),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized0_576
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp_0 ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(\fd_prim_array[0].rst_comp.fdre_comp_0 ),
        .Q(D),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized0_58
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(x),
        .Q(D),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized0_581
   (a,
    x,
    z_6,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp_0 );
  output [0:0]a;
  output [0:0]x;
  input [0:0]z_6;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;
  wire [0:0]x;
  wire [0:0]z_6;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_6),
        .Q(a),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].rst_comp.fdre_comp_i_1__45 
       (.I0(a),
        .I1(\fd_prim_array[0].rst_comp.fdre_comp_0 ),
        .O(x));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized0_583
   (a,
    z_6,
    clk);
  output [0:0]a;
  input [0:0]z_6;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_6;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_6),
        .Q(a),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized0_585
   (a,
    z_7,
    clk);
  output [0:0]a;
  input [0:0]z_7;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_7;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_7),
        .Q(a),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized0_596
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp_0 ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(\fd_prim_array[0].rst_comp.fdre_comp_0 ),
        .Q(D),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized0_600
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(x),
        .Q(D),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized0_607
   (a,
    z_5,
    clk);
  output [0:0]a;
  input [0:0]z_5;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_5;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_5),
        .Q(a),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized0_61
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp_0 ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(\fd_prim_array[0].rst_comp.fdre_comp_0 ),
        .Q(D),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized0_613
   (a,
    z_6,
    clk);
  output [0:0]a;
  input [0:0]z_6;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_6;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_6),
        .Q(a),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized0_624
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp_0 ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(\fd_prim_array[0].rst_comp.fdre_comp_0 ),
        .Q(D),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized0_628
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(x),
        .Q(D),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized0_63
   (a,
    \fd_prim_array[0].rst_comp.fdre_comp_0 ,
    z_9,
    clk,
    \fd_prim_array[0].set_comp.fdse_comp );
  output [0:0]a;
  output [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;
  input [0:0]z_9;
  input clk;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]z_9;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_9),
        .Q(a),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].set_comp.fdse_comp_i_1__38 
       (.I0(a),
        .I1(\fd_prim_array[0].set_comp.fdse_comp ),
        .O(\fd_prim_array[0].rst_comp.fdre_comp_0 ));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized0_631
   (x_x0,
    x,
    z_3,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp_0 );
  output [0:0]x_x0;
  output [0:0]x;
  input [0:0]z_3;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;

  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_3;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_3),
        .Q(x_x0),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].rst_comp.fdre_comp_i_1__9 
       (.I0(x_x0),
        .I1(\fd_prim_array[0].rst_comp.fdre_comp_0 ),
        .O(x));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized0_641
   (x_x0,
    z_4,
    clk);
  output [0:0]x_x0;
  input [0:0]z_4;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_4;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_4),
        .Q(x_x0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized0_65
   (a,
    z_9,
    clk);
  output [0:0]a;
  input [0:0]z_9;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_9;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_9),
        .Q(a),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized0_67
   (a,
    z_9,
    clk);
  output [0:0]a;
  input [0:0]z_9;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_9;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_9),
        .Q(a),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized0_676
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(x),
        .Q(D),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized0_683
   (x_x0,
    x,
    z_5,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp_0 );
  output [0:0]x_x0;
  output [0:0]x;
  input [0:0]z_5;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;

  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_5),
        .Q(x_x0),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].rst_comp.fdre_comp_i_1__7 
       (.I0(x_x0),
        .I1(\fd_prim_array[0].rst_comp.fdre_comp_0 ),
        .O(x));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized0_687
   (x_x0,
    z_5,
    clk);
  output [0:0]x_x0;
  input [0:0]z_5;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_5),
        .Q(x_x0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized0_694
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(x),
        .Q(D),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized0_698
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(x),
        .Q(D),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized0_702
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(x),
        .Q(D),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized0_706
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp_0 ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(\fd_prim_array[0].rst_comp.fdre_comp_0 ),
        .Q(D),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized0_718
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp_0 ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(\fd_prim_array[0].rst_comp.fdre_comp_0 ),
        .Q(D),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized0_72
   (a,
    z_10,
    clk);
  output [0:0]a;
  input [0:0]z_10;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_10;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_10),
        .Q(a),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized0_721
   (x_x0,
    z_5,
    clk);
  output [0:0]x_x0;
  input [0:0]z_5;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_5),
        .Q(x_x0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized0_751
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(x),
        .Q(D),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized0_754
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(x),
        .Q(D),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized0_757
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp_0 ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(\fd_prim_array[0].rst_comp.fdre_comp_0 ),
        .Q(D),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized0_759
   (x_x0,
    \fd_prim_array[0].rst_comp.fdre_comp_0 ,
    z_9,
    clk,
    \fd_prim_array[0].set_comp.fdse_comp );
  output [0:0]x_x0;
  output [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;
  input [0:0]z_9;
  input clk;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]x_x0;
  wire [0:0]z_9;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_9),
        .Q(x_x0),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].set_comp.fdse_comp_i_1 
       (.I0(x_x0),
        .I1(\fd_prim_array[0].set_comp.fdse_comp ),
        .O(\fd_prim_array[0].rst_comp.fdre_comp_0 ));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized0_761
   (x_x0,
    z_9,
    clk);
  output [0:0]x_x0;
  input [0:0]z_9;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_9;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_9),
        .Q(x_x0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized0_778
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(x),
        .Q(D),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized0_781
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(x),
        .Q(D),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized0_784
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(x),
        .Q(D),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized0_786
   (a,
    x,
    \fd_prim_array[0].rst_comp.fdre_comp_0 ,
    z_6,
    clk,
    z_7,
    \fd_prim_array[0].set_comp.fdse_comp );
  output [0:0]a;
  output [0:0]x;
  output [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;
  input [0:0]z_6;
  input clk;
  input [0:0]z_7;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]x;
  wire [0:0]z_6;
  wire [0:0]z_7;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_6),
        .Q(a),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].rst_comp.fdre_comp_i_1__41 
       (.I0(a),
        .I1(z_7),
        .O(x));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].set_comp.fdse_comp_i_1__19 
       (.I0(a),
        .I1(\fd_prim_array[0].set_comp.fdse_comp ),
        .O(\fd_prim_array[0].rst_comp.fdre_comp_0 ));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized0_799
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(x),
        .Q(D),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized0_803
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(x),
        .Q(D),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized0_810
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp_0 ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(\fd_prim_array[0].rst_comp.fdre_comp_0 ),
        .Q(D),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized0_813
   (a,
    x,
    z_6,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp_0 );
  output [0:0]a;
  output [0:0]x;
  input [0:0]z_6;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;
  wire [0:0]x;
  wire [0:0]z_6;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_6),
        .Q(a),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].rst_comp.fdre_comp_i_1__37 
       (.I0(a),
        .I1(\fd_prim_array[0].rst_comp.fdre_comp_0 ),
        .O(x));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized0_817
   (a,
    z_6,
    clk);
  output [0:0]a;
  input [0:0]z_6;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_6;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_6),
        .Q(a),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized0_82
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(x),
        .Q(D),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized0_826
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(x),
        .Q(D),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized0_834
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(x),
        .Q(D),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized0_836
   (a,
    x,
    z_5,
    clk,
    \fd_prim_array[0].set_comp.fdse_comp );
  output [0:0]a;
  output [0:0]x;
  input [0:0]z_5;
  input clk;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]x;
  wire [0:0]z_5;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_5),
        .Q(a),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].set_comp.fdse_comp_i_1__17 
       (.I0(a),
        .I1(\fd_prim_array[0].set_comp.fdse_comp ),
        .O(x));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized0_843
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp_0 ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(\fd_prim_array[0].rst_comp.fdre_comp_0 ),
        .Q(D),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized0_853
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(x),
        .Q(D),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized0_861
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(x),
        .Q(D),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized0_871
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp_0 ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(\fd_prim_array[0].rst_comp.fdre_comp_0 ),
        .Q(D),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized0_89
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(x),
        .Q(D),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized0_9
   (x_x0,
    \fd_prim_array[0].rst_comp.fdre_comp_0 ,
    z_4,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp_1 );
  output [0:0]x_x0;
  output [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;
  input [0:0]z_4;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp_1 ;

  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp_1 ;
  wire [0:0]x_x0;
  wire [0:0]z_4;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_4),
        .Q(x_x0),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].rst_comp.fdre_comp_i_1__25 
       (.I0(x_x0),
        .I1(\fd_prim_array[0].rst_comp.fdre_comp_1 ),
        .O(\fd_prim_array[0].rst_comp.fdre_comp_0 ));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized0_93
   (a,
    x,
    z_7,
    clk,
    \fd_prim_array[0].set_comp.fdse_comp );
  output [0:0]a;
  output [0:0]x;
  input [0:0]z_7;
  input clk;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]x;
  wire [0:0]z_7;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_7),
        .Q(a),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].set_comp.fdse_comp_i_1__36 
       (.I0(a),
        .I1(\fd_prim_array[0].set_comp.fdse_comp ),
        .O(x));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized0_95
   (a,
    x,
    z_7,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp_0 );
  output [0:0]a;
  output [0:0]x;
  input [0:0]z_7;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;
  wire [0:0]x;
  wire [0:0]z_7;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_7),
        .Q(a),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].rst_comp.fdre_comp_i_1__66 
       (.I0(a),
        .I1(\fd_prim_array[0].rst_comp.fdre_comp_0 ),
        .O(x));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized0_97
   (a,
    z_7,
    clk);
  output [0:0]a;
  input [0:0]z_7;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_7;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_7),
        .Q(a),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized1
   (x_x0,
    x,
    z_5,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp );
  output [0:0]x_x0;
  output [0:0]x;
  input [0:0]z_5;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].rst_comp.fdre_comp_i_1__28 
       (.I0(x_x0),
        .I1(\fd_prim_array[0].rst_comp.fdre_comp ),
        .O(x));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_5),
        .Q(x_x0),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized1_104
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(x),
        .Q(D),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized1_111
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(x),
        .Q(D),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized1_118
   (x_x0,
    x,
    z_6,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp );
  output [0:0]x_x0;
  output [0:0]x;
  input [0:0]z_6;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_6;

  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].rst_comp.fdre_comp_i_1__23 
       (.I0(x_x0),
        .I1(\fd_prim_array[0].rst_comp.fdre_comp ),
        .O(x));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_6),
        .Q(x_x0),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized1_122
   (x_x0,
    z_6,
    clk);
  output [0:0]x_x0;
  input [0:0]z_6;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_6;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_6),
        .Q(x_x0),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized1_13
   (x_x0,
    z_5,
    clk);
  output [0:0]x_x0;
  input [0:0]z_5;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_5),
        .Q(x_x0),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized1_131
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(x),
        .Q(D),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized1_135
   (D,
    \fd_prim_array[0].set_comp.fdse_comp_0 ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp_0 ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp_0 ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(\fd_prim_array[0].set_comp.fdse_comp_0 ),
        .Q(D),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized1_144
   (a,
    z_5,
    clk);
  output [0:0]a;
  input [0:0]z_5;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_5;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_5),
        .Q(a),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized1_15
   (x_x0,
    z_5,
    clk);
  output [0:0]x_x0;
  input [0:0]z_5;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_5),
        .Q(x_x0),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized1_158
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(x),
        .Q(D),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized1_162
   (D,
    \fd_prim_array[0].set_comp.fdse_comp_0 ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp_0 ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp_0 ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(\fd_prim_array[0].set_comp.fdse_comp_0 ),
        .Q(D),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized1_168
   (a,
    x,
    z_3,
    clk,
    \fd_prim_array[0].set_comp.fdse_comp_0 );
  output [0:0]a;
  output [0:0]x;
  input [0:0]z_3;
  input clk;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp_0 ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp_0 ;
  wire [0:0]x;
  wire [0:0]z_3;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_3),
        .Q(a),
        .S(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].set_comp.fdse_comp_i_1__32 
       (.I0(a),
        .I1(\fd_prim_array[0].set_comp.fdse_comp_0 ),
        .O(x));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized1_17
   (x_x0,
    z_5,
    clk);
  output [0:0]x_x0;
  input [0:0]z_5;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_5),
        .Q(x_x0),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized1_172
   (a,
    z_3,
    clk);
  output [0:0]a;
  input [0:0]z_3;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_3;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_3),
        .Q(a),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized1_177
   (a,
    z_4,
    clk);
  output [0:0]a;
  input [0:0]z_4;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_4;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_4),
        .Q(a),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized1_208
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(x),
        .Q(D),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized1_213
   (x_x0,
    x,
    z_5,
    clk,
    \fd_prim_array[0].set_comp.fdse_comp_0 );
  output [0:0]x_x0;
  output [0:0]x;
  input [0:0]z_5;
  input clk;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp_0 ;

  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp_0 ;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_5),
        .Q(x_x0),
        .S(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].set_comp.fdse_comp_i_1__9 
       (.I0(x_x0),
        .I1(\fd_prim_array[0].set_comp.fdse_comp_0 ),
        .O(x));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized1_217
   (x_x0,
    z_5,
    clk);
  output [0:0]x_x0;
  input [0:0]z_5;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_5),
        .Q(x_x0),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized1_219
   (x_x0,
    z_5,
    clk);
  output [0:0]x_x0;
  input [0:0]z_5;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_5),
        .Q(x_x0),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized1_226
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(x),
        .Q(D),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized1_241
   (D,
    \fd_prim_array[0].set_comp.fdse_comp_0 ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp_0 ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp_0 ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(\fd_prim_array[0].set_comp.fdse_comp_0 ),
        .Q(D),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized1_252
   (x_x0,
    z_5,
    clk);
  output [0:0]x_x0;
  input [0:0]z_5;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_5),
        .Q(x_x0),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized1_28
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(x),
        .Q(D),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized1_288
   (a,
    \fd_prim_array[0].set_comp.fdse_comp_0 ,
    z_9,
    clk,
    \fd_prim_array[0].set_comp.fdse_comp_1 );
  output [0:0]a;
  output [0:0]\fd_prim_array[0].set_comp.fdse_comp_0 ;
  input [0:0]z_9;
  input clk;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp_1 ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp_0 ;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp_1 ;
  wire [0:0]z_9;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_9),
        .Q(a),
        .S(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].set_comp.fdse_comp_i_1__31 
       (.I0(a),
        .I1(\fd_prim_array[0].set_comp.fdse_comp_1 ),
        .O(\fd_prim_array[0].set_comp.fdse_comp_0 ));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized1_295
   (D,
    \fd_prim_array[0].set_comp.fdse_comp_0 ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp_0 ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp_0 ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(\fd_prim_array[0].set_comp.fdse_comp_0 ),
        .Q(D),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized1_297
   (a,
    z_10,
    clk);
  output [0:0]a;
  input [0:0]z_10;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_10;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_10),
        .Q(a),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized1_304
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(x),
        .Q(D),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized1_318
   (a,
    x,
    \fd_prim_array[0].set_comp.fdse_comp_0 ,
    z_6,
    clk,
    z_7,
    \fd_prim_array[0].set_comp.fdse_comp_1 );
  output [0:0]a;
  output [0:0]x;
  output [0:0]\fd_prim_array[0].set_comp.fdse_comp_0 ;
  input [0:0]z_6;
  input clk;
  input [0:0]z_7;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp_1 ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp_0 ;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp_1 ;
  wire [0:0]x;
  wire [0:0]z_6;
  wire [0:0]z_7;

  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].rst_comp.fdre_comp_i_1__58 
       (.I0(a),
        .I1(z_7),
        .O(x));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_6),
        .Q(a),
        .S(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].set_comp.fdse_comp_i_1__30 
       (.I0(a),
        .I1(\fd_prim_array[0].set_comp.fdse_comp_1 ),
        .O(\fd_prim_array[0].set_comp.fdse_comp_0 ));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized1_320
   (a,
    x,
    z_7,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp );
  output [0:0]a;
  output [0:0]x;
  input [0:0]z_7;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire [0:0]x;
  wire [0:0]z_7;

  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].rst_comp.fdre_comp_i_1__57 
       (.I0(a),
        .I1(\fd_prim_array[0].rst_comp.fdre_comp ),
        .O(x));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_7),
        .Q(a),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized1_322
   (a,
    x,
    z_7,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp );
  output [0:0]a;
  output [0:0]x;
  input [0:0]z_7;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire [0:0]x;
  wire [0:0]z_7;

  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].rst_comp.fdre_comp_i_1__56 
       (.I0(a),
        .I1(\fd_prim_array[0].rst_comp.fdre_comp ),
        .O(x));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_7),
        .Q(a),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized1_324
   (a,
    z_7,
    clk);
  output [0:0]a;
  input [0:0]z_7;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_7;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_7),
        .Q(a),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized1_339
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(x),
        .Q(D),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized1_346
   (a,
    x,
    z_6,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp );
  output [0:0]a;
  output [0:0]x;
  input [0:0]z_6;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire [0:0]x;
  wire [0:0]z_6;

  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].rst_comp.fdre_comp_i_1__54 
       (.I0(a),
        .I1(\fd_prim_array[0].rst_comp.fdre_comp ),
        .O(x));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_6),
        .Q(a),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized1_35
   (D,
    \fd_prim_array[0].set_comp.fdse_comp_0 ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp_0 ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp_0 ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(\fd_prim_array[0].set_comp.fdse_comp_0 ),
        .Q(D),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized1_350
   (a,
    z_6,
    clk);
  output [0:0]a;
  input [0:0]z_6;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_6;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_6),
        .Q(a),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized1_352
   (a,
    z_7,
    clk);
  output [0:0]a;
  input [0:0]z_7;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_7;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_7),
        .Q(a),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized1_363
   (D,
    \fd_prim_array[0].set_comp.fdse_comp_0 ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp_0 ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp_0 ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(\fd_prim_array[0].set_comp.fdse_comp_0 ),
        .Q(D),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized1_374
   (x_x0,
    z_5,
    clk);
  output [0:0]x_x0;
  input [0:0]z_5;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_5),
        .Q(x_x0),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized1_391
   (D,
    \fd_prim_array[0].set_comp.fdse_comp_0 ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp_0 ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp_0 ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(\fd_prim_array[0].set_comp.fdse_comp_0 ),
        .Q(D),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized1_398
   (a,
    x,
    z_3,
    clk,
    \fd_prim_array[0].set_comp.fdse_comp_0 );
  output [0:0]a;
  output [0:0]x;
  input [0:0]z_3;
  input clk;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp_0 ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp_0 ;
  wire [0:0]x;
  wire [0:0]z_3;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_3),
        .Q(a),
        .S(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].set_comp.fdse_comp_i_1__28 
       (.I0(a),
        .I1(\fd_prim_array[0].set_comp.fdse_comp_0 ),
        .O(x));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized1_400
   (a,
    z_3,
    clk);
  output [0:0]a;
  input [0:0]z_3;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_3;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_3),
        .Q(a),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized1_402
   (a,
    z_3,
    clk);
  output [0:0]a;
  input [0:0]z_3;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_3;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_3),
        .Q(a),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized1_408
   (a,
    z_4,
    clk);
  output [0:0]a;
  input [0:0]z_4;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_4;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_4),
        .Q(a),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized1_443
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(x),
        .Q(D),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized1_446
   (x_x0,
    \fd_prim_array[0].set_comp.fdse_comp_0 ,
    z_4,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp );
  output [0:0]x_x0;
  output [0:0]\fd_prim_array[0].set_comp.fdse_comp_0 ;
  input [0:0]z_4;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp_0 ;
  wire [0:0]x_x0;
  wire [0:0]z_4;

  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].rst_comp.fdre_comp_i_1__10 
       (.I0(x_x0),
        .I1(\fd_prim_array[0].rst_comp.fdre_comp ),
        .O(\fd_prim_array[0].set_comp.fdse_comp_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_4),
        .Q(x_x0),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized1_448
   (x_x0,
    x,
    z_5,
    clk,
    \fd_prim_array[0].set_comp.fdse_comp_0 );
  output [0:0]x_x0;
  output [0:0]x;
  input [0:0]z_5;
  input clk;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp_0 ;

  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp_0 ;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_5),
        .Q(x_x0),
        .S(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].set_comp.fdse_comp_i_1__4 
       (.I0(x_x0),
        .I1(\fd_prim_array[0].set_comp.fdse_comp_0 ),
        .O(x));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized1_450
   (x_x0,
    x,
    z_5,
    clk,
    \fd_prim_array[0].set_comp.fdse_comp_0 );
  output [0:0]x_x0;
  output [0:0]x;
  input [0:0]z_5;
  input clk;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp_0 ;

  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp_0 ;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_5),
        .Q(x_x0),
        .S(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].set_comp.fdse_comp_i_1__7 
       (.I0(x_x0),
        .I1(\fd_prim_array[0].set_comp.fdse_comp_0 ),
        .O(x));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized1_452
   (x_x0,
    z_5,
    clk);
  output [0:0]x_x0;
  input [0:0]z_5;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_5),
        .Q(x_x0),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized1_456
   (x_x0,
    z_5,
    clk);
  output [0:0]x_x0;
  input [0:0]z_5;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_5),
        .Q(x_x0),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized1_461
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(x),
        .Q(D),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized1_469
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(x),
        .Q(D),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized1_472
   (D,
    \fd_prim_array[0].set_comp.fdse_comp_0 ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp_0 ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp_0 ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(\fd_prim_array[0].set_comp.fdse_comp_0 ),
        .Q(D),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized1_486
   (x_x0,
    z_5,
    clk);
  output [0:0]x_x0;
  input [0:0]z_5;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_5),
        .Q(x_x0),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized1_516
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(x),
        .Q(D),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized1_519
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(x),
        .Q(D),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized1_528
   (a,
    z_9,
    clk);
  output [0:0]a;
  input [0:0]z_9;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_9;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_9),
        .Q(a),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized1_533
   (a,
    z_10,
    clk);
  output [0:0]a;
  input [0:0]z_10;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_10;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_10),
        .Q(a),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized1_547
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(x),
        .Q(D),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized1_55
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(x),
        .Q(D),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized1_550
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(x),
        .Q(D),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized1_556
   (a,
    x,
    z_7,
    clk,
    \fd_prim_array[0].set_comp.fdse_comp_0 );
  output [0:0]a;
  output [0:0]x;
  input [0:0]z_7;
  input clk;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp_0 ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp_0 ;
  wire [0:0]x;
  wire [0:0]z_7;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_7),
        .Q(a),
        .S(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].set_comp.fdse_comp_i_1__24 
       (.I0(a),
        .I1(\fd_prim_array[0].set_comp.fdse_comp_0 ),
        .O(x));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized1_565
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(x),
        .Q(D),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized1_568
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(x),
        .Q(D),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized1_579
   (a,
    x,
    z_6,
    clk,
    \fd_prim_array[0].set_comp.fdse_comp_0 );
  output [0:0]a;
  output [0:0]x;
  input [0:0]z_6;
  input clk;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp_0 ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp_0 ;
  wire [0:0]x;
  wire [0:0]z_6;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_6),
        .Q(a),
        .S(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].set_comp.fdse_comp_i_1__22 
       (.I0(a),
        .I1(\fd_prim_array[0].set_comp.fdse_comp_0 ),
        .O(x));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized1_592
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(x),
        .Q(D),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized1_603
   (a,
    x,
    z_5,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp );
  output [0:0]a;
  output [0:0]x;
  input [0:0]z_5;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire [0:0]x;
  wire [0:0]z_5;

  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].rst_comp.fdre_comp_i_1__43 
       (.I0(a),
        .I1(\fd_prim_array[0].rst_comp.fdre_comp ),
        .O(x));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_5),
        .Q(a),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized1_605
   (a,
    z_5,
    clk);
  output [0:0]a;
  input [0:0]z_5;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_5;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_5),
        .Q(a),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized1_610
   (D,
    \fd_prim_array[0].set_comp.fdse_comp_0 ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp_0 ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp_0 ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(\fd_prim_array[0].set_comp.fdse_comp_0 ),
        .Q(D),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized1_620
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(x),
        .Q(D),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized1_633
   (x_x0,
    z_3,
    clk);
  output [0:0]x_x0;
  input [0:0]z_3;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_3;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_3),
        .Q(x_x0),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized1_635
   (x_x0,
    z_3,
    clk);
  output [0:0]x_x0;
  input [0:0]z_3;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_3;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_3),
        .Q(x_x0),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized1_638
   (D,
    \fd_prim_array[0].set_comp.fdse_comp_0 ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp_0 ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp_0 ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(\fd_prim_array[0].set_comp.fdse_comp_0 ),
        .Q(D),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized1_679
   (x_x0,
    \fd_prim_array[0].set_comp.fdse_comp_0 ,
    z_4,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp );
  output [0:0]x_x0;
  output [0:0]\fd_prim_array[0].set_comp.fdse_comp_0 ;
  input [0:0]z_4;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp_0 ;
  wire [0:0]x_x0;
  wire [0:0]z_4;

  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].rst_comp.fdre_comp_i_1__4 
       (.I0(x_x0),
        .I1(\fd_prim_array[0].rst_comp.fdre_comp ),
        .O(\fd_prim_array[0].set_comp.fdse_comp_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_4),
        .Q(x_x0),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized1_681
   (x_x0,
    x,
    z_5,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp );
  output [0:0]x_x0;
  output [0:0]x;
  input [0:0]z_5;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].rst_comp.fdre_comp_i_1__2 
       (.I0(x_x0),
        .I1(\fd_prim_array[0].rst_comp.fdre_comp ),
        .O(x));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_5),
        .Q(x_x0),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized1_685
   (x_x0,
    z_5,
    clk);
  output [0:0]x_x0;
  input [0:0]z_5;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_5),
        .Q(x_x0),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized1_689
   (x_x0,
    z_5,
    clk);
  output [0:0]x_x0;
  input [0:0]z_5;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_5),
        .Q(x_x0),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized1_691
   (x_x0,
    z_5,
    clk);
  output [0:0]x_x0;
  input [0:0]z_5;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_5),
        .Q(x_x0),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized1_70
   (D,
    \fd_prim_array[0].set_comp.fdse_comp_0 ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp_0 ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp_0 ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(\fd_prim_array[0].set_comp.fdse_comp_0 ),
        .Q(D),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized1_710
   (D,
    \fd_prim_array[0].set_comp.fdse_comp_0 ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp_0 ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp_0 ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(\fd_prim_array[0].set_comp.fdse_comp_0 ),
        .Q(D),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized1_714
   (D,
    \fd_prim_array[0].set_comp.fdse_comp_0 ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp_0 ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp_0 ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(\fd_prim_array[0].set_comp.fdse_comp_0 ),
        .Q(D),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized1_763
   (x_x0,
    z_9,
    clk);
  output [0:0]x_x0;
  input [0:0]z_9;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_9;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_9),
        .Q(x_x0),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized1_766
   (D,
    \fd_prim_array[0].set_comp.fdse_comp_0 ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp_0 ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp_0 ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(\fd_prim_array[0].set_comp.fdse_comp_0 ),
        .Q(D),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized1_768
   (x_x0,
    z_10,
    clk);
  output [0:0]x_x0;
  input [0:0]z_10;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_10;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_10),
        .Q(x_x0),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized1_775
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(x),
        .Q(D),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized1_788
   (a,
    x,
    z_7,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp );
  output [0:0]a;
  output [0:0]x;
  input [0:0]z_7;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire [0:0]x;
  wire [0:0]z_7;

  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].rst_comp.fdre_comp_i_1__40 
       (.I0(a),
        .I1(\fd_prim_array[0].rst_comp.fdre_comp ),
        .O(x));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_7),
        .Q(a),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized1_79
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(x),
        .Q(D),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized1_790
   (a,
    x,
    z_7,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp );
  output [0:0]a;
  output [0:0]x;
  input [0:0]z_7;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire [0:0]x;
  wire [0:0]z_7;

  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].rst_comp.fdre_comp_i_1__39 
       (.I0(a),
        .I1(\fd_prim_array[0].rst_comp.fdre_comp ),
        .O(x));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_7),
        .Q(a),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized1_792
   (a,
    z_7,
    clk);
  output [0:0]a;
  input [0:0]z_7;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_7;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_7),
        .Q(a),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized1_806
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(x),
        .Q(D),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized1_815
   (a,
    x,
    z_6,
    clk,
    \fd_prim_array[0].set_comp.fdse_comp_0 );
  output [0:0]a;
  output [0:0]x;
  input [0:0]z_6;
  input clk;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp_0 ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp_0 ;
  wire [0:0]x;
  wire [0:0]z_6;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_6),
        .Q(a),
        .S(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].set_comp.fdse_comp_i_1__18 
       (.I0(a),
        .I1(\fd_prim_array[0].set_comp.fdse_comp_0 ),
        .O(x));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized1_819
   (a,
    z_7,
    clk);
  output [0:0]a;
  input [0:0]z_7;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_7;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_7),
        .Q(a),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized1_830
   (D,
    \fd_prim_array[0].set_comp.fdse_comp_0 ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp_0 ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp_0 ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(\fd_prim_array[0].set_comp.fdse_comp_0 ),
        .Q(D),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized1_838
   (a,
    z_5,
    clk);
  output [0:0]a;
  input [0:0]z_5;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_5;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_5),
        .Q(a),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized1_840
   (a,
    z_5,
    clk);
  output [0:0]a;
  input [0:0]z_5;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_5;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_5),
        .Q(a),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized1_846
   (a,
    z_6,
    clk);
  output [0:0]a;
  input [0:0]z_6;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_6;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_6),
        .Q(a),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized1_85
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(x),
        .Q(D),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized1_857
   (D,
    \fd_prim_array[0].set_comp.fdse_comp_0 ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp_0 ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp_0 ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(\fd_prim_array[0].set_comp.fdse_comp_0 ),
        .Q(D),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized1_864
   (a,
    x,
    z_3,
    clk,
    \fd_prim_array[0].set_comp.fdse_comp_0 );
  output [0:0]a;
  output [0:0]x;
  input [0:0]z_3;
  input clk;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp_0 ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp_0 ;
  wire [0:0]x;
  wire [0:0]z_3;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_3),
        .Q(a),
        .S(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].set_comp.fdse_comp_i_1__16 
       (.I0(a),
        .I1(\fd_prim_array[0].set_comp.fdse_comp_0 ),
        .O(x));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized1_866
   (a,
    z_3,
    clk);
  output [0:0]a;
  input [0:0]z_3;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_3;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_3),
        .Q(a),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized1_868
   (a,
    z_3,
    clk);
  output [0:0]a;
  input [0:0]z_3;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_3;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_3),
        .Q(a),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized1_874
   (a,
    z_4,
    clk);
  output [0:0]a;
  input [0:0]z_4;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_4;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_4),
        .Q(a),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized1_91
   (a,
    x,
    \fd_prim_array[0].set_comp.fdse_comp_0 ,
    z_6,
    clk,
    z_7,
    \fd_prim_array[0].set_comp.fdse_comp_1 );
  output [0:0]a;
  output [0:0]x;
  output [0:0]\fd_prim_array[0].set_comp.fdse_comp_0 ;
  input [0:0]z_6;
  input clk;
  input [0:0]z_7;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp_1 ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp_0 ;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp_1 ;
  wire [0:0]x;
  wire [0:0]z_6;
  wire [0:0]z_7;

  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].rst_comp.fdre_comp_i_1__67 
       (.I0(a),
        .I1(z_7),
        .O(x));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_6),
        .Q(a),
        .S(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].set_comp.fdse_comp_i_1__37 
       (.I0(a),
        .I1(\fd_prim_array[0].set_comp.fdse_comp_1 ),
        .O(\fd_prim_array[0].set_comp.fdse_comp_0 ));
endmodule

(* ORIG_REF_NAME = "srlc33e" *) 
module design_1_awgn_inv_mapping_0_0_srlc33e
   (q,
    d,
    clk);
  output [8:0]q;
  input [8:0]d;
  input clk;

  wire clk;
  wire [8:0]d;
  wire [8:0]q;
  wire [8:0]srlc32_out;
  wire \NLW_reg_array[0].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[1].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[2].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[3].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[4].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[5].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[6].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[7].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[8].has_2_latency.u1_Q31_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay4/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay4/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[0].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[0].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[0]),
        .Q(srlc32_out[0]),
        .Q31(\NLW_reg_array[0].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[0]),
        .Q(q[0]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay4/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay4/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[1].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[1].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[1]),
        .Q(srlc32_out[1]),
        .Q31(\NLW_reg_array[1].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[1].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[1]),
        .Q(q[1]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay4/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay4/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[2].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[2].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[2]),
        .Q(srlc32_out[2]),
        .Q31(\NLW_reg_array[2].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[2].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[2]),
        .Q(q[2]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay4/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay4/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[3].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[3].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[3]),
        .Q(srlc32_out[3]),
        .Q31(\NLW_reg_array[3].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[3].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[3]),
        .Q(q[3]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay4/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay4/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[4].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[4].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[4]),
        .Q(srlc32_out[4]),
        .Q31(\NLW_reg_array[4].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[4].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[4]),
        .Q(q[4]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay4/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay4/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[5].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[5].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[5]),
        .Q(srlc32_out[5]),
        .Q31(\NLW_reg_array[5].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[5].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[5]),
        .Q(q[5]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay4/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay4/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[6].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[6].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[6]),
        .Q(srlc32_out[6]),
        .Q31(\NLW_reg_array[6].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[6].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[6]),
        .Q(q[6]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay4/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay4/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[7].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[7].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[7]),
        .Q(srlc32_out[7]),
        .Q31(\NLW_reg_array[7].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[7].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[7]),
        .Q(q[7]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay4/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay4/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[8].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[8].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[8]),
        .Q(srlc32_out[8]),
        .Q31(\NLW_reg_array[8].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[8].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[8]),
        .Q(q[8]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "srlc33e" *) 
module design_1_awgn_inv_mapping_0_0_srlc33e_182
   (q,
    d,
    clk);
  output [8:0]q;
  input [8:0]d;
  input clk;

  wire clk;
  wire [8:0]d;
  wire [8:0]q;
  wire [8:0]srlc32_out;
  wire \NLW_reg_array[0].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[1].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[2].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[3].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[4].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[5].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[6].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[7].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[8].has_2_latency.u1_Q31_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay3/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay3/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[0].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[0].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[0]),
        .Q(srlc32_out[0]),
        .Q31(\NLW_reg_array[0].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[0]),
        .Q(q[0]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay3/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay3/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[1].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[1].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[1]),
        .Q(srlc32_out[1]),
        .Q31(\NLW_reg_array[1].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[1].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[1]),
        .Q(q[1]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay3/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay3/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[2].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[2].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[2]),
        .Q(srlc32_out[2]),
        .Q31(\NLW_reg_array[2].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[2].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[2]),
        .Q(q[2]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay3/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay3/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[3].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[3].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[3]),
        .Q(srlc32_out[3]),
        .Q31(\NLW_reg_array[3].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[3].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[3]),
        .Q(q[3]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay3/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay3/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[4].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[4].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[4]),
        .Q(srlc32_out[4]),
        .Q31(\NLW_reg_array[4].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[4].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[4]),
        .Q(q[4]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay3/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay3/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[5].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[5].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[5]),
        .Q(srlc32_out[5]),
        .Q31(\NLW_reg_array[5].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[5].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[5]),
        .Q(q[5]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay3/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay3/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[6].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[6].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[6]),
        .Q(srlc32_out[6]),
        .Q31(\NLW_reg_array[6].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[6].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[6]),
        .Q(q[6]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay3/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay3/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[7].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[7].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[7]),
        .Q(srlc32_out[7]),
        .Q31(\NLW_reg_array[7].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[7].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[7]),
        .Q(q[7]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay3/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay3/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[8].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[8].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[8]),
        .Q(srlc32_out[8]),
        .Q31(\NLW_reg_array[8].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[8].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[8]),
        .Q(q[8]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "srlc33e" *) 
module design_1_awgn_inv_mapping_0_0_srlc33e_184
   (q,
    d,
    clk);
  output [8:0]q;
  input [8:0]d;
  input clk;

  wire clk;
  wire [8:0]d;
  wire [8:0]q;
  wire [8:0]srlc32_out;
  wire \NLW_reg_array[0].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[1].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[2].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[3].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[4].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[5].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[6].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[7].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[8].has_2_latency.u1_Q31_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay2/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay2/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[0].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[0].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[0]),
        .Q(srlc32_out[0]),
        .Q31(\NLW_reg_array[0].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[0]),
        .Q(q[0]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay2/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay2/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[1].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[1].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[1]),
        .Q(srlc32_out[1]),
        .Q31(\NLW_reg_array[1].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[1].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[1]),
        .Q(q[1]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay2/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay2/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[2].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[2].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[2]),
        .Q(srlc32_out[2]),
        .Q31(\NLW_reg_array[2].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[2].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[2]),
        .Q(q[2]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay2/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay2/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[3].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[3].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[3]),
        .Q(srlc32_out[3]),
        .Q31(\NLW_reg_array[3].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[3].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[3]),
        .Q(q[3]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay2/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay2/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[4].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[4].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[4]),
        .Q(srlc32_out[4]),
        .Q31(\NLW_reg_array[4].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[4].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[4]),
        .Q(q[4]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay2/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay2/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[5].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[5].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[5]),
        .Q(srlc32_out[5]),
        .Q31(\NLW_reg_array[5].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[5].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[5]),
        .Q(q[5]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay2/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay2/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[6].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[6].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[6]),
        .Q(srlc32_out[6]),
        .Q31(\NLW_reg_array[6].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[6].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[6]),
        .Q(q[6]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay2/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay2/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[7].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[7].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[7]),
        .Q(srlc32_out[7]),
        .Q31(\NLW_reg_array[7].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[7].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[7]),
        .Q(q[7]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay2/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay2/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[8].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[8].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[8]),
        .Q(srlc32_out[8]),
        .Q31(\NLW_reg_array[8].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[8].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[8]),
        .Q(q[8]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "srlc33e" *) 
module design_1_awgn_inv_mapping_0_0_srlc33e_186
   (q,
    d,
    clk);
  output [8:0]q;
  input [8:0]d;
  input clk;

  wire clk;
  wire [8:0]d;
  wire [8:0]q;
  wire [8:0]srlc32_out;
  wire \NLW_reg_array[0].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[1].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[2].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[3].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[4].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[5].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[6].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[7].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[8].has_2_latency.u1_Q31_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay1/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay1/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[0].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[0].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[0]),
        .Q(srlc32_out[0]),
        .Q31(\NLW_reg_array[0].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[0]),
        .Q(q[0]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay1/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay1/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[1].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[1].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[1]),
        .Q(srlc32_out[1]),
        .Q31(\NLW_reg_array[1].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[1].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[1]),
        .Q(q[1]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay1/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay1/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[2].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[2].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[2]),
        .Q(srlc32_out[2]),
        .Q31(\NLW_reg_array[2].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[2].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[2]),
        .Q(q[2]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay1/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay1/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[3].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[3].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[3]),
        .Q(srlc32_out[3]),
        .Q31(\NLW_reg_array[3].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[3].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[3]),
        .Q(q[3]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay1/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay1/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[4].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[4].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[4]),
        .Q(srlc32_out[4]),
        .Q31(\NLW_reg_array[4].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[4].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[4]),
        .Q(q[4]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay1/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay1/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[5].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[5].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[5]),
        .Q(srlc32_out[5]),
        .Q31(\NLW_reg_array[5].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[5].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[5]),
        .Q(q[5]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay1/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay1/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[6].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[6].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[6]),
        .Q(srlc32_out[6]),
        .Q31(\NLW_reg_array[6].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[6].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[6]),
        .Q(q[6]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay1/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay1/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[7].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[7].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[7]),
        .Q(srlc32_out[7]),
        .Q31(\NLW_reg_array[7].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[7].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[7]),
        .Q(q[7]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay1/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay1/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[8].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[8].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[8]),
        .Q(srlc32_out[8]),
        .Q31(\NLW_reg_array[8].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[8].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[8]),
        .Q(q[8]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "srlc33e" *) 
module design_1_awgn_inv_mapping_0_0_srlc33e_188
   (q,
    d,
    clk);
  output [8:0]q;
  input [8:0]d;
  input clk;

  wire clk;
  wire [8:0]d;
  wire [8:0]q;
  wire [8:0]srlc32_out;
  wire \NLW_reg_array[0].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[1].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[2].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[3].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[4].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[5].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[6].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[7].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[8].has_2_latency.u1_Q31_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[0].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[0].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[0]),
        .Q(srlc32_out[0]),
        .Q31(\NLW_reg_array[0].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[0]),
        .Q(q[0]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[1].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[1].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[1]),
        .Q(srlc32_out[1]),
        .Q31(\NLW_reg_array[1].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[1].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[1]),
        .Q(q[1]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[2].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[2].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[2]),
        .Q(srlc32_out[2]),
        .Q31(\NLW_reg_array[2].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[2].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[2]),
        .Q(q[2]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[3].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[3].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[3]),
        .Q(srlc32_out[3]),
        .Q31(\NLW_reg_array[3].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[3].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[3]),
        .Q(q[3]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[4].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[4].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[4]),
        .Q(srlc32_out[4]),
        .Q31(\NLW_reg_array[4].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[4].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[4]),
        .Q(q[4]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[5].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[5].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[5]),
        .Q(srlc32_out[5]),
        .Q31(\NLW_reg_array[5].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[5].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[5]),
        .Q(q[5]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[6].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[6].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[6]),
        .Q(srlc32_out[6]),
        .Q31(\NLW_reg_array[6].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[6].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[6]),
        .Q(q[6]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[7].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[7].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[7]),
        .Q(srlc32_out[7]),
        .Q31(\NLW_reg_array[7].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[7].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[7]),
        .Q(q[7]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[8].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[8].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[8]),
        .Q(srlc32_out[8]),
        .Q31(\NLW_reg_array[8].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[8].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[8]),
        .Q(q[8]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "srlc33e" *) 
module design_1_awgn_inv_mapping_0_0_srlc33e_414
   (q,
    d,
    clk);
  output [8:0]q;
  input [8:0]d;
  input clk;

  wire clk;
  wire [8:0]d;
  wire [8:0]q;
  wire [8:0]srlc32_out;
  wire \NLW_reg_array[0].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[1].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[2].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[3].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[4].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[5].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[6].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[7].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[8].has_2_latency.u1_Q31_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay4/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay4/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[0].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[0].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[0]),
        .Q(srlc32_out[0]),
        .Q31(\NLW_reg_array[0].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[0]),
        .Q(q[0]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay4/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay4/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[1].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[1].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[1]),
        .Q(srlc32_out[1]),
        .Q31(\NLW_reg_array[1].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[1].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[1]),
        .Q(q[1]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay4/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay4/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[2].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[2].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[2]),
        .Q(srlc32_out[2]),
        .Q31(\NLW_reg_array[2].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[2].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[2]),
        .Q(q[2]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay4/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay4/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[3].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[3].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[3]),
        .Q(srlc32_out[3]),
        .Q31(\NLW_reg_array[3].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[3].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[3]),
        .Q(q[3]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay4/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay4/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[4].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[4].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[4]),
        .Q(srlc32_out[4]),
        .Q31(\NLW_reg_array[4].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[4].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[4]),
        .Q(q[4]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay4/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay4/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[5].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[5].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[5]),
        .Q(srlc32_out[5]),
        .Q31(\NLW_reg_array[5].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[5].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[5]),
        .Q(q[5]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay4/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay4/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[6].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[6].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[6]),
        .Q(srlc32_out[6]),
        .Q31(\NLW_reg_array[6].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[6].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[6]),
        .Q(q[6]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay4/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay4/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[7].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[7].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[7]),
        .Q(srlc32_out[7]),
        .Q31(\NLW_reg_array[7].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[7].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[7]),
        .Q(q[7]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay4/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay4/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[8].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[8].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[8]),
        .Q(srlc32_out[8]),
        .Q31(\NLW_reg_array[8].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[8].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[8]),
        .Q(q[8]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "srlc33e" *) 
module design_1_awgn_inv_mapping_0_0_srlc33e_416
   (q,
    d,
    clk);
  output [8:0]q;
  input [8:0]d;
  input clk;

  wire clk;
  wire [8:0]d;
  wire [8:0]q;
  wire [8:0]srlc32_out;
  wire \NLW_reg_array[0].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[1].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[2].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[3].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[4].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[5].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[6].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[7].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[8].has_2_latency.u1_Q31_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay3/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay3/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[0].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[0].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[0]),
        .Q(srlc32_out[0]),
        .Q31(\NLW_reg_array[0].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[0]),
        .Q(q[0]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay3/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay3/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[1].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[1].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[1]),
        .Q(srlc32_out[1]),
        .Q31(\NLW_reg_array[1].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[1].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[1]),
        .Q(q[1]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay3/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay3/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[2].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[2].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[2]),
        .Q(srlc32_out[2]),
        .Q31(\NLW_reg_array[2].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[2].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[2]),
        .Q(q[2]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay3/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay3/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[3].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[3].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[3]),
        .Q(srlc32_out[3]),
        .Q31(\NLW_reg_array[3].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[3].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[3]),
        .Q(q[3]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay3/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay3/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[4].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[4].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[4]),
        .Q(srlc32_out[4]),
        .Q31(\NLW_reg_array[4].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[4].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[4]),
        .Q(q[4]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay3/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay3/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[5].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[5].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[5]),
        .Q(srlc32_out[5]),
        .Q31(\NLW_reg_array[5].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[5].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[5]),
        .Q(q[5]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay3/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay3/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[6].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[6].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[6]),
        .Q(srlc32_out[6]),
        .Q31(\NLW_reg_array[6].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[6].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[6]),
        .Q(q[6]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay3/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay3/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[7].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[7].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[7]),
        .Q(srlc32_out[7]),
        .Q31(\NLW_reg_array[7].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[7].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[7]),
        .Q(q[7]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay3/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay3/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[8].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[8].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[8]),
        .Q(srlc32_out[8]),
        .Q31(\NLW_reg_array[8].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[8].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[8]),
        .Q(q[8]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "srlc33e" *) 
module design_1_awgn_inv_mapping_0_0_srlc33e_418
   (q,
    d,
    clk);
  output [8:0]q;
  input [8:0]d;
  input clk;

  wire clk;
  wire [8:0]d;
  wire [8:0]q;
  wire [8:0]srlc32_out;
  wire \NLW_reg_array[0].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[1].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[2].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[3].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[4].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[5].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[6].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[7].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[8].has_2_latency.u1_Q31_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay2/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay2/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[0].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[0].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[0]),
        .Q(srlc32_out[0]),
        .Q31(\NLW_reg_array[0].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[0]),
        .Q(q[0]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay2/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay2/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[1].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[1].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[1]),
        .Q(srlc32_out[1]),
        .Q31(\NLW_reg_array[1].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[1].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[1]),
        .Q(q[1]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay2/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay2/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[2].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[2].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[2]),
        .Q(srlc32_out[2]),
        .Q31(\NLW_reg_array[2].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[2].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[2]),
        .Q(q[2]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay2/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay2/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[3].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[3].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[3]),
        .Q(srlc32_out[3]),
        .Q31(\NLW_reg_array[3].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[3].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[3]),
        .Q(q[3]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay2/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay2/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[4].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[4].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[4]),
        .Q(srlc32_out[4]),
        .Q31(\NLW_reg_array[4].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[4].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[4]),
        .Q(q[4]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay2/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay2/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[5].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[5].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[5]),
        .Q(srlc32_out[5]),
        .Q31(\NLW_reg_array[5].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[5].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[5]),
        .Q(q[5]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay2/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay2/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[6].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[6].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[6]),
        .Q(srlc32_out[6]),
        .Q31(\NLW_reg_array[6].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[6].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[6]),
        .Q(q[6]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay2/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay2/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[7].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[7].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[7]),
        .Q(srlc32_out[7]),
        .Q31(\NLW_reg_array[7].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[7].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[7]),
        .Q(q[7]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay2/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay2/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[8].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[8].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[8]),
        .Q(srlc32_out[8]),
        .Q31(\NLW_reg_array[8].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[8].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[8]),
        .Q(q[8]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "srlc33e" *) 
module design_1_awgn_inv_mapping_0_0_srlc33e_420
   (q,
    d,
    clk);
  output [8:0]q;
  input [8:0]d;
  input clk;

  wire clk;
  wire [8:0]d;
  wire [8:0]q;
  wire [8:0]srlc32_out;
  wire \NLW_reg_array[0].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[1].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[2].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[3].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[4].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[5].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[6].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[7].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[8].has_2_latency.u1_Q31_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay1/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay1/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[0].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[0].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[0]),
        .Q(srlc32_out[0]),
        .Q31(\NLW_reg_array[0].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[0]),
        .Q(q[0]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay1/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay1/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[1].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[1].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[1]),
        .Q(srlc32_out[1]),
        .Q31(\NLW_reg_array[1].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[1].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[1]),
        .Q(q[1]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay1/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay1/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[2].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[2].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[2]),
        .Q(srlc32_out[2]),
        .Q31(\NLW_reg_array[2].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[2].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[2]),
        .Q(q[2]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay1/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay1/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[3].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[3].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[3]),
        .Q(srlc32_out[3]),
        .Q31(\NLW_reg_array[3].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[3].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[3]),
        .Q(q[3]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay1/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay1/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[4].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[4].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[4]),
        .Q(srlc32_out[4]),
        .Q31(\NLW_reg_array[4].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[4].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[4]),
        .Q(q[4]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay1/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay1/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[5].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[5].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[5]),
        .Q(srlc32_out[5]),
        .Q31(\NLW_reg_array[5].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[5].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[5]),
        .Q(q[5]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay1/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay1/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[6].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[6].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[6]),
        .Q(srlc32_out[6]),
        .Q31(\NLW_reg_array[6].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[6].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[6]),
        .Q(q[6]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay1/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay1/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[7].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[7].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[7]),
        .Q(srlc32_out[7]),
        .Q31(\NLW_reg_array[7].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[7].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[7]),
        .Q(q[7]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay1/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay1/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[8].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[8].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[8]),
        .Q(srlc32_out[8]),
        .Q31(\NLW_reg_array[8].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[8].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[8]),
        .Q(q[8]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "srlc33e" *) 
module design_1_awgn_inv_mapping_0_0_srlc33e_422
   (q,
    d,
    clk);
  output [8:0]q;
  input [8:0]d;
  input clk;

  wire clk;
  wire [8:0]d;
  wire [8:0]q;
  wire [8:0]srlc32_out;
  wire \NLW_reg_array[0].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[1].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[2].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[3].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[4].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[5].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[6].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[7].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[8].has_2_latency.u1_Q31_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[0].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[0].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[0]),
        .Q(srlc32_out[0]),
        .Q31(\NLW_reg_array[0].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[0]),
        .Q(q[0]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[1].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[1].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[1]),
        .Q(srlc32_out[1]),
        .Q31(\NLW_reg_array[1].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[1].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[1]),
        .Q(q[1]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[2].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[2].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[2]),
        .Q(srlc32_out[2]),
        .Q31(\NLW_reg_array[2].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[2].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[2]),
        .Q(q[2]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[3].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[3].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[3]),
        .Q(srlc32_out[3]),
        .Q31(\NLW_reg_array[3].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[3].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[3]),
        .Q(q[3]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[4].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[4].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[4]),
        .Q(srlc32_out[4]),
        .Q31(\NLW_reg_array[4].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[4].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[4]),
        .Q(q[4]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[5].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[5].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[5]),
        .Q(srlc32_out[5]),
        .Q31(\NLW_reg_array[5].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[5].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[5]),
        .Q(q[5]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[6].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[6].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[6]),
        .Q(srlc32_out[6]),
        .Q31(\NLW_reg_array[6].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[6].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[6]),
        .Q(q[6]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[7].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[7].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[7]),
        .Q(srlc32_out[7]),
        .Q31(\NLW_reg_array[7].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[7].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[7]),
        .Q(q[7]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[8].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[8].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[8]),
        .Q(srlc32_out[8]),
        .Q31(\NLW_reg_array[8].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[8].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[8]),
        .Q(q[8]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "srlc33e" *) 
module design_1_awgn_inv_mapping_0_0_srlc33e_647
   (q,
    d,
    clk);
  output [8:0]q;
  input [8:0]d;
  input clk;

  wire clk;
  wire [8:0]d;
  wire [8:0]q;
  wire [8:0]srlc32_out;
  wire \NLW_reg_array[0].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[1].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[2].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[3].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[4].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[5].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[6].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[7].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[8].has_2_latency.u1_Q31_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay9/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay9/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[0].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[0].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[0]),
        .Q(srlc32_out[0]),
        .Q31(\NLW_reg_array[0].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[0]),
        .Q(q[0]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay9/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay9/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[1].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[1].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[1]),
        .Q(srlc32_out[1]),
        .Q31(\NLW_reg_array[1].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[1].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[1]),
        .Q(q[1]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay9/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay9/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[2].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[2].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[2]),
        .Q(srlc32_out[2]),
        .Q31(\NLW_reg_array[2].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[2].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[2]),
        .Q(q[2]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay9/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay9/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[3].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[3].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[3]),
        .Q(srlc32_out[3]),
        .Q31(\NLW_reg_array[3].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[3].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[3]),
        .Q(q[3]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay9/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay9/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[4].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[4].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[4]),
        .Q(srlc32_out[4]),
        .Q31(\NLW_reg_array[4].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[4].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[4]),
        .Q(q[4]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay9/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay9/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[5].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[5].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[5]),
        .Q(srlc32_out[5]),
        .Q31(\NLW_reg_array[5].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[5].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[5]),
        .Q(q[5]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay9/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay9/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[6].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[6].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[6]),
        .Q(srlc32_out[6]),
        .Q31(\NLW_reg_array[6].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[6].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[6]),
        .Q(q[6]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay9/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay9/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[7].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[7].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[7]),
        .Q(srlc32_out[7]),
        .Q31(\NLW_reg_array[7].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[7].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[7]),
        .Q(q[7]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay9/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay9/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[8].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[8].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[8]),
        .Q(srlc32_out[8]),
        .Q31(\NLW_reg_array[8].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[8].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[8]),
        .Q(q[8]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "srlc33e" *) 
module design_1_awgn_inv_mapping_0_0_srlc33e_649
   (q,
    d,
    clk);
  output [8:0]q;
  input [8:0]d;
  input clk;

  wire clk;
  wire [8:0]d;
  wire [8:0]q;
  wire [8:0]srlc32_out;
  wire \NLW_reg_array[0].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[1].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[2].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[3].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[4].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[5].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[6].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[7].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[8].has_2_latency.u1_Q31_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay8/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay8/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[0].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[0].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[0]),
        .Q(srlc32_out[0]),
        .Q31(\NLW_reg_array[0].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[0]),
        .Q(q[0]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay8/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay8/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[1].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[1].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[1]),
        .Q(srlc32_out[1]),
        .Q31(\NLW_reg_array[1].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[1].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[1]),
        .Q(q[1]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay8/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay8/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[2].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[2].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[2]),
        .Q(srlc32_out[2]),
        .Q31(\NLW_reg_array[2].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[2].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[2]),
        .Q(q[2]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay8/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay8/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[3].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[3].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[3]),
        .Q(srlc32_out[3]),
        .Q31(\NLW_reg_array[3].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[3].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[3]),
        .Q(q[3]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay8/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay8/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[4].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[4].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[4]),
        .Q(srlc32_out[4]),
        .Q31(\NLW_reg_array[4].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[4].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[4]),
        .Q(q[4]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay8/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay8/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[5].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[5].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[5]),
        .Q(srlc32_out[5]),
        .Q31(\NLW_reg_array[5].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[5].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[5]),
        .Q(q[5]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay8/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay8/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[6].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[6].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[6]),
        .Q(srlc32_out[6]),
        .Q31(\NLW_reg_array[6].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[6].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[6]),
        .Q(q[6]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay8/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay8/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[7].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[7].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[7]),
        .Q(srlc32_out[7]),
        .Q31(\NLW_reg_array[7].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[7].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[7]),
        .Q(q[7]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay8/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay8/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[8].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[8].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[8]),
        .Q(srlc32_out[8]),
        .Q31(\NLW_reg_array[8].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[8].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[8]),
        .Q(q[8]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "srlc33e" *) 
module design_1_awgn_inv_mapping_0_0_srlc33e_651
   (q,
    d,
    clk);
  output [8:0]q;
  input [8:0]d;
  input clk;

  wire clk;
  wire [8:0]d;
  wire [8:0]q;
  wire [8:0]srlc32_out;
  wire \NLW_reg_array[0].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[1].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[2].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[3].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[4].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[5].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[6].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[7].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[8].has_2_latency.u1_Q31_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay7/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay7/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[0].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[0].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[0]),
        .Q(srlc32_out[0]),
        .Q31(\NLW_reg_array[0].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[0]),
        .Q(q[0]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay7/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay7/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[1].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[1].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[1]),
        .Q(srlc32_out[1]),
        .Q31(\NLW_reg_array[1].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[1].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[1]),
        .Q(q[1]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay7/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay7/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[2].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[2].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[2]),
        .Q(srlc32_out[2]),
        .Q31(\NLW_reg_array[2].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[2].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[2]),
        .Q(q[2]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay7/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay7/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[3].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[3].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[3]),
        .Q(srlc32_out[3]),
        .Q31(\NLW_reg_array[3].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[3].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[3]),
        .Q(q[3]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay7/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay7/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[4].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[4].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[4]),
        .Q(srlc32_out[4]),
        .Q31(\NLW_reg_array[4].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[4].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[4]),
        .Q(q[4]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay7/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay7/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[5].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[5].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[5]),
        .Q(srlc32_out[5]),
        .Q31(\NLW_reg_array[5].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[5].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[5]),
        .Q(q[5]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay7/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay7/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[6].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[6].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[6]),
        .Q(srlc32_out[6]),
        .Q31(\NLW_reg_array[6].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[6].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[6]),
        .Q(q[6]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay7/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay7/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[7].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[7].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[7]),
        .Q(srlc32_out[7]),
        .Q31(\NLW_reg_array[7].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[7].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[7]),
        .Q(q[7]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay7/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay7/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[8].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[8].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[8]),
        .Q(srlc32_out[8]),
        .Q31(\NLW_reg_array[8].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[8].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[8]),
        .Q(q[8]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "srlc33e" *) 
module design_1_awgn_inv_mapping_0_0_srlc33e_653
   (q,
    d,
    clk);
  output [8:0]q;
  input [8:0]d;
  input clk;

  wire clk;
  wire [8:0]d;
  wire [8:0]q;
  wire [8:0]srlc32_out;
  wire \NLW_reg_array[0].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[1].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[2].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[3].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[4].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[5].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[6].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[7].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[8].has_2_latency.u1_Q31_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay6/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay6/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[0].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[0].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[0]),
        .Q(srlc32_out[0]),
        .Q31(\NLW_reg_array[0].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[0]),
        .Q(q[0]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay6/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay6/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[1].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[1].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[1]),
        .Q(srlc32_out[1]),
        .Q31(\NLW_reg_array[1].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[1].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[1]),
        .Q(q[1]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay6/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay6/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[2].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[2].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[2]),
        .Q(srlc32_out[2]),
        .Q31(\NLW_reg_array[2].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[2].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[2]),
        .Q(q[2]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay6/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay6/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[3].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[3].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[3]),
        .Q(srlc32_out[3]),
        .Q31(\NLW_reg_array[3].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[3].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[3]),
        .Q(q[3]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay6/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay6/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[4].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[4].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[4]),
        .Q(srlc32_out[4]),
        .Q31(\NLW_reg_array[4].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[4].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[4]),
        .Q(q[4]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay6/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay6/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[5].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[5].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[5]),
        .Q(srlc32_out[5]),
        .Q31(\NLW_reg_array[5].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[5].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[5]),
        .Q(q[5]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay6/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay6/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[6].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[6].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[6]),
        .Q(srlc32_out[6]),
        .Q31(\NLW_reg_array[6].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[6].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[6]),
        .Q(q[6]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay6/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay6/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[7].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[7].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[7]),
        .Q(srlc32_out[7]),
        .Q31(\NLW_reg_array[7].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[7].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[7]),
        .Q(q[7]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay6/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay6/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[8].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[8].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[8]),
        .Q(srlc32_out[8]),
        .Q31(\NLW_reg_array[8].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[8].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[8]),
        .Q(q[8]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "srlc33e" *) 
module design_1_awgn_inv_mapping_0_0_srlc33e_655
   (q,
    d,
    clk);
  output [8:0]q;
  input [8:0]d;
  input clk;

  wire clk;
  wire [8:0]d;
  wire [8:0]q;
  wire [8:0]srlc32_out;
  wire \NLW_reg_array[0].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[1].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[2].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[3].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[4].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[5].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[6].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[7].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[8].has_2_latency.u1_Q31_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay5/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay5/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[0].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[0].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[0]),
        .Q(srlc32_out[0]),
        .Q31(\NLW_reg_array[0].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[0]),
        .Q(q[0]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay5/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay5/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[1].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[1].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[1]),
        .Q(srlc32_out[1]),
        .Q31(\NLW_reg_array[1].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[1].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[1]),
        .Q(q[1]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay5/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay5/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[2].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[2].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[2]),
        .Q(srlc32_out[2]),
        .Q31(\NLW_reg_array[2].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[2].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[2]),
        .Q(q[2]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay5/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay5/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[3].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[3].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[3]),
        .Q(srlc32_out[3]),
        .Q31(\NLW_reg_array[3].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[3].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[3]),
        .Q(q[3]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay5/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay5/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[4].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[4].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[4]),
        .Q(srlc32_out[4]),
        .Q31(\NLW_reg_array[4].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[4].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[4]),
        .Q(q[4]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay5/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay5/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[5].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[5].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[5]),
        .Q(srlc32_out[5]),
        .Q31(\NLW_reg_array[5].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[5].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[5]),
        .Q(q[5]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay5/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay5/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[6].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[6].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[6]),
        .Q(srlc32_out[6]),
        .Q31(\NLW_reg_array[6].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[6].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[6]),
        .Q(q[6]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay5/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay5/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[7].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[7].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[7]),
        .Q(srlc32_out[7]),
        .Q31(\NLW_reg_array[7].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[7].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[7]),
        .Q(q[7]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay5/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay5/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[8].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[8].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[8]),
        .Q(srlc32_out[8]),
        .Q31(\NLW_reg_array[8].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[8].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[8]),
        .Q(q[8]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "srlc33e" *) 
module design_1_awgn_inv_mapping_0_0_srlc33e_880
   (q,
    d,
    clk);
  output [8:0]q;
  input [8:0]d;
  input clk;

  wire clk;
  wire [8:0]d;
  wire [8:0]q;
  wire [8:0]srlc32_out;
  wire \NLW_reg_array[0].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[1].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[2].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[3].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[4].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[5].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[6].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[7].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[8].has_2_latency.u1_Q31_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay9/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay9/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[0].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[0].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[0]),
        .Q(srlc32_out[0]),
        .Q31(\NLW_reg_array[0].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[0]),
        .Q(q[0]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay9/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay9/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[1].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[1].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[1]),
        .Q(srlc32_out[1]),
        .Q31(\NLW_reg_array[1].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[1].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[1]),
        .Q(q[1]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay9/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay9/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[2].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[2].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[2]),
        .Q(srlc32_out[2]),
        .Q31(\NLW_reg_array[2].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[2].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[2]),
        .Q(q[2]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay9/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay9/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[3].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[3].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[3]),
        .Q(srlc32_out[3]),
        .Q31(\NLW_reg_array[3].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[3].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[3]),
        .Q(q[3]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay9/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay9/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[4].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[4].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[4]),
        .Q(srlc32_out[4]),
        .Q31(\NLW_reg_array[4].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[4].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[4]),
        .Q(q[4]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay9/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay9/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[5].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[5].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[5]),
        .Q(srlc32_out[5]),
        .Q31(\NLW_reg_array[5].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[5].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[5]),
        .Q(q[5]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay9/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay9/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[6].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[6].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[6]),
        .Q(srlc32_out[6]),
        .Q31(\NLW_reg_array[6].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[6].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[6]),
        .Q(q[6]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay9/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay9/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[7].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[7].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[7]),
        .Q(srlc32_out[7]),
        .Q31(\NLW_reg_array[7].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[7].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[7]),
        .Q(q[7]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay9/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay9/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[8].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[8].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[8]),
        .Q(srlc32_out[8]),
        .Q31(\NLW_reg_array[8].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[8].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[8]),
        .Q(q[8]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "srlc33e" *) 
module design_1_awgn_inv_mapping_0_0_srlc33e_882
   (q,
    d,
    clk);
  output [8:0]q;
  input [8:0]d;
  input clk;

  wire clk;
  wire [8:0]d;
  wire [8:0]q;
  wire [8:0]srlc32_out;
  wire \NLW_reg_array[0].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[1].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[2].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[3].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[4].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[5].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[6].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[7].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[8].has_2_latency.u1_Q31_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay8/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay8/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[0].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[0].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[0]),
        .Q(srlc32_out[0]),
        .Q31(\NLW_reg_array[0].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[0]),
        .Q(q[0]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay8/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay8/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[1].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[1].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[1]),
        .Q(srlc32_out[1]),
        .Q31(\NLW_reg_array[1].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[1].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[1]),
        .Q(q[1]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay8/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay8/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[2].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[2].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[2]),
        .Q(srlc32_out[2]),
        .Q31(\NLW_reg_array[2].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[2].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[2]),
        .Q(q[2]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay8/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay8/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[3].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[3].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[3]),
        .Q(srlc32_out[3]),
        .Q31(\NLW_reg_array[3].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[3].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[3]),
        .Q(q[3]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay8/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay8/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[4].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[4].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[4]),
        .Q(srlc32_out[4]),
        .Q31(\NLW_reg_array[4].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[4].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[4]),
        .Q(q[4]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay8/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay8/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[5].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[5].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[5]),
        .Q(srlc32_out[5]),
        .Q31(\NLW_reg_array[5].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[5].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[5]),
        .Q(q[5]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay8/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay8/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[6].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[6].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[6]),
        .Q(srlc32_out[6]),
        .Q31(\NLW_reg_array[6].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[6].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[6]),
        .Q(q[6]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay8/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay8/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[7].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[7].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[7]),
        .Q(srlc32_out[7]),
        .Q31(\NLW_reg_array[7].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[7].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[7]),
        .Q(q[7]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay8/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay8/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[8].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[8].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[8]),
        .Q(srlc32_out[8]),
        .Q31(\NLW_reg_array[8].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[8].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[8]),
        .Q(q[8]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "srlc33e" *) 
module design_1_awgn_inv_mapping_0_0_srlc33e_884
   (q,
    d,
    clk);
  output [8:0]q;
  input [8:0]d;
  input clk;

  wire clk;
  wire [8:0]d;
  wire [8:0]q;
  wire [8:0]srlc32_out;
  wire \NLW_reg_array[0].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[1].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[2].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[3].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[4].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[5].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[6].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[7].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[8].has_2_latency.u1_Q31_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay7/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay7/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[0].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[0].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[0]),
        .Q(srlc32_out[0]),
        .Q31(\NLW_reg_array[0].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[0]),
        .Q(q[0]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay7/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay7/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[1].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[1].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[1]),
        .Q(srlc32_out[1]),
        .Q31(\NLW_reg_array[1].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[1].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[1]),
        .Q(q[1]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay7/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay7/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[2].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[2].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[2]),
        .Q(srlc32_out[2]),
        .Q31(\NLW_reg_array[2].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[2].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[2]),
        .Q(q[2]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay7/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay7/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[3].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[3].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[3]),
        .Q(srlc32_out[3]),
        .Q31(\NLW_reg_array[3].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[3].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[3]),
        .Q(q[3]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay7/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay7/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[4].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[4].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[4]),
        .Q(srlc32_out[4]),
        .Q31(\NLW_reg_array[4].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[4].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[4]),
        .Q(q[4]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay7/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay7/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[5].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[5].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[5]),
        .Q(srlc32_out[5]),
        .Q31(\NLW_reg_array[5].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[5].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[5]),
        .Q(q[5]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay7/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay7/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[6].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[6].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[6]),
        .Q(srlc32_out[6]),
        .Q31(\NLW_reg_array[6].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[6].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[6]),
        .Q(q[6]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay7/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay7/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[7].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[7].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[7]),
        .Q(srlc32_out[7]),
        .Q31(\NLW_reg_array[7].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[7].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[7]),
        .Q(q[7]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay7/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay7/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[8].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[8].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[8]),
        .Q(srlc32_out[8]),
        .Q31(\NLW_reg_array[8].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[8].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[8]),
        .Q(q[8]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "srlc33e" *) 
module design_1_awgn_inv_mapping_0_0_srlc33e_886
   (q,
    d,
    clk);
  output [8:0]q;
  input [8:0]d;
  input clk;

  wire clk;
  wire [8:0]d;
  wire [8:0]q;
  wire [8:0]srlc32_out;
  wire \NLW_reg_array[0].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[1].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[2].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[3].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[4].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[5].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[6].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[7].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[8].has_2_latency.u1_Q31_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay6/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay6/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[0].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[0].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[0]),
        .Q(srlc32_out[0]),
        .Q31(\NLW_reg_array[0].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[0]),
        .Q(q[0]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay6/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay6/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[1].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[1].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[1]),
        .Q(srlc32_out[1]),
        .Q31(\NLW_reg_array[1].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[1].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[1]),
        .Q(q[1]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay6/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay6/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[2].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[2].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[2]),
        .Q(srlc32_out[2]),
        .Q31(\NLW_reg_array[2].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[2].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[2]),
        .Q(q[2]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay6/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay6/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[3].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[3].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[3]),
        .Q(srlc32_out[3]),
        .Q31(\NLW_reg_array[3].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[3].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[3]),
        .Q(q[3]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay6/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay6/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[4].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[4].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[4]),
        .Q(srlc32_out[4]),
        .Q31(\NLW_reg_array[4].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[4].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[4]),
        .Q(q[4]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay6/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay6/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[5].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[5].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[5]),
        .Q(srlc32_out[5]),
        .Q31(\NLW_reg_array[5].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[5].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[5]),
        .Q(q[5]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay6/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay6/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[6].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[6].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[6]),
        .Q(srlc32_out[6]),
        .Q31(\NLW_reg_array[6].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[6].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[6]),
        .Q(q[6]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay6/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay6/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[7].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[7].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[7]),
        .Q(srlc32_out[7]),
        .Q31(\NLW_reg_array[7].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[7].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[7]),
        .Q(q[7]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay6/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay6/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[8].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[8].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[8]),
        .Q(srlc32_out[8]),
        .Q31(\NLW_reg_array[8].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[8].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[8]),
        .Q(q[8]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "srlc33e" *) 
module design_1_awgn_inv_mapping_0_0_srlc33e_888
   (q,
    d,
    clk);
  output [8:0]q;
  input [8:0]d;
  input clk;

  wire clk;
  wire [8:0]d;
  wire [8:0]q;
  wire [8:0]srlc32_out;
  wire \NLW_reg_array[0].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[1].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[2].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[3].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[4].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[5].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[6].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[7].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[8].has_2_latency.u1_Q31_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay5/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay5/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[0].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[0].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[0]),
        .Q(srlc32_out[0]),
        .Q31(\NLW_reg_array[0].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[0]),
        .Q(q[0]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay5/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay5/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[1].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[1].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[1]),
        .Q(srlc32_out[1]),
        .Q31(\NLW_reg_array[1].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[1].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[1]),
        .Q(q[1]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay5/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay5/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[2].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[2].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[2]),
        .Q(srlc32_out[2]),
        .Q31(\NLW_reg_array[2].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[2].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[2]),
        .Q(q[2]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay5/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay5/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[3].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[3].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[3]),
        .Q(srlc32_out[3]),
        .Q31(\NLW_reg_array[3].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[3].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[3]),
        .Q(q[3]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay5/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay5/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[4].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[4].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[4]),
        .Q(srlc32_out[4]),
        .Q31(\NLW_reg_array[4].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[4].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[4]),
        .Q(q[4]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay5/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay5/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[5].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[5].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[5]),
        .Q(srlc32_out[5]),
        .Q31(\NLW_reg_array[5].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[5].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[5]),
        .Q(q[5]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay5/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay5/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[6].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[6].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[6]),
        .Q(srlc32_out[6]),
        .Q31(\NLW_reg_array[6].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[6].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[6]),
        .Q(q[6]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay5/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay5/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[7].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[7].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[7]),
        .Q(srlc32_out[7]),
        .Q31(\NLW_reg_array[7].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[7].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[7]),
        .Q(q[7]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay5/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay5/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[8].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[8].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[8]),
        .Q(srlc32_out[8]),
        .Q31(\NLW_reg_array[8].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[8].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[8]),
        .Q(q[8]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "srlc33e" *) 
module design_1_awgn_inv_mapping_0_0_srlc33e__parameterized0
   (q,
    d,
    clk);
  output [9:0]q;
  input [9:0]d;
  input clk;

  wire clk;
  wire [9:0]d;
  wire [9:0]q;
  wire [9:0]srlc32_out;
  wire \NLW_reg_array[0].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[1].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[2].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[3].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[4].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[5].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[6].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[7].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[8].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[9].has_2_latency.u1_Q31_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/g2/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/g2/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[0].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[0].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[0]),
        .Q(srlc32_out[0]),
        .Q31(\NLW_reg_array[0].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[0]),
        .Q(q[0]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/g2/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/g2/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[1].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[1].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[1]),
        .Q(srlc32_out[1]),
        .Q31(\NLW_reg_array[1].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[1].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[1]),
        .Q(q[1]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/g2/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/g2/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[2].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[2].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[2]),
        .Q(srlc32_out[2]),
        .Q31(\NLW_reg_array[2].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[2].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[2]),
        .Q(q[2]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/g2/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/g2/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[3].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[3].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[3]),
        .Q(srlc32_out[3]),
        .Q31(\NLW_reg_array[3].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[3].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[3]),
        .Q(q[3]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/g2/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/g2/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[4].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[4].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[4]),
        .Q(srlc32_out[4]),
        .Q31(\NLW_reg_array[4].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[4].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[4]),
        .Q(q[4]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/g2/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/g2/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[5].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[5].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[5]),
        .Q(srlc32_out[5]),
        .Q31(\NLW_reg_array[5].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[5].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[5]),
        .Q(q[5]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/g2/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/g2/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[6].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[6].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[6]),
        .Q(srlc32_out[6]),
        .Q31(\NLW_reg_array[6].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[6].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[6]),
        .Q(q[6]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/g2/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/g2/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[7].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[7].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[7]),
        .Q(srlc32_out[7]),
        .Q31(\NLW_reg_array[7].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[7].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[7]),
        .Q(q[7]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/g2/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/g2/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[8].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[8].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[8]),
        .Q(srlc32_out[8]),
        .Q31(\NLW_reg_array[8].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[8].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[8]),
        .Q(q[8]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/g2/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/g2/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[9].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[9].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[9]),
        .Q(srlc32_out[9]),
        .Q31(\NLW_reg_array[9].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[9].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[9]),
        .Q(q[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "srlc33e" *) 
module design_1_awgn_inv_mapping_0_0_srlc33e__parameterized0_488
   (q,
    d,
    clk);
  output [9:0]q;
  input [9:0]d;
  input clk;

  wire clk;
  wire [9:0]d;
  wire [9:0]q;
  wire [9:0]srlc32_out;
  wire \NLW_reg_array[0].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[1].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[2].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[3].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[4].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[5].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[6].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[7].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[8].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[9].has_2_latency.u1_Q31_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/g2/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/g2/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[0].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[0].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[0]),
        .Q(srlc32_out[0]),
        .Q31(\NLW_reg_array[0].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[0]),
        .Q(q[0]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/g2/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/g2/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[1].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[1].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[1]),
        .Q(srlc32_out[1]),
        .Q31(\NLW_reg_array[1].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[1].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[1]),
        .Q(q[1]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/g2/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/g2/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[2].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[2].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[2]),
        .Q(srlc32_out[2]),
        .Q31(\NLW_reg_array[2].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[2].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[2]),
        .Q(q[2]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/g2/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/g2/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[3].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[3].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[3]),
        .Q(srlc32_out[3]),
        .Q31(\NLW_reg_array[3].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[3].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[3]),
        .Q(q[3]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/g2/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/g2/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[4].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[4].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[4]),
        .Q(srlc32_out[4]),
        .Q31(\NLW_reg_array[4].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[4].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[4]),
        .Q(q[4]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/g2/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/g2/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[5].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[5].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[5]),
        .Q(srlc32_out[5]),
        .Q31(\NLW_reg_array[5].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[5].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[5]),
        .Q(q[5]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/g2/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/g2/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[6].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[6].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[6]),
        .Q(srlc32_out[6]),
        .Q31(\NLW_reg_array[6].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[6].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[6]),
        .Q(q[6]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/g2/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/g2/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[7].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[7].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[7]),
        .Q(srlc32_out[7]),
        .Q31(\NLW_reg_array[7].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[7].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[7]),
        .Q(q[7]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/g2/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/g2/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[8].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[8].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[8]),
        .Q(srlc32_out[8]),
        .Q31(\NLW_reg_array[8].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[8].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[8]),
        .Q(q[8]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/g2/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/g2/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[9].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[9].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[9]),
        .Q(srlc32_out[9]),
        .Q31(\NLW_reg_array[9].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[9].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[9]),
        .Q(q[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "srlc33e" *) 
module design_1_awgn_inv_mapping_0_0_srlc33e__parameterized0_723
   (q,
    d,
    clk);
  output [9:0]q;
  input [9:0]d;
  input clk;

  wire clk;
  wire [9:0]d;
  wire [9:0]q;
  wire [9:0]srlc32_out;
  wire \NLW_reg_array[0].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[1].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[2].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[3].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[4].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[5].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[6].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[7].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[8].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[9].has_2_latency.u1_Q31_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/g/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/g/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[0].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[0].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[0]),
        .Q(srlc32_out[0]),
        .Q31(\NLW_reg_array[0].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[0]),
        .Q(q[0]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/g/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/g/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[1].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[1].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[1]),
        .Q(srlc32_out[1]),
        .Q31(\NLW_reg_array[1].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[1].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[1]),
        .Q(q[1]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/g/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/g/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[2].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[2].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[2]),
        .Q(srlc32_out[2]),
        .Q31(\NLW_reg_array[2].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[2].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[2]),
        .Q(q[2]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/g/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/g/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[3].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[3].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[3]),
        .Q(srlc32_out[3]),
        .Q31(\NLW_reg_array[3].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[3].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[3]),
        .Q(q[3]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/g/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/g/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[4].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[4].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[4]),
        .Q(srlc32_out[4]),
        .Q31(\NLW_reg_array[4].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[4].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[4]),
        .Q(q[4]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/g/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/g/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[5].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[5].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[5]),
        .Q(srlc32_out[5]),
        .Q31(\NLW_reg_array[5].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[5].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[5]),
        .Q(q[5]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/g/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/g/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[6].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[6].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[6]),
        .Q(srlc32_out[6]),
        .Q31(\NLW_reg_array[6].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[6].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[6]),
        .Q(q[6]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/g/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/g/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[7].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[7].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[7]),
        .Q(srlc32_out[7]),
        .Q31(\NLW_reg_array[7].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[7].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[7]),
        .Q(q[7]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/g/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/g/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[8].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[8].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[8]),
        .Q(srlc32_out[8]),
        .Q31(\NLW_reg_array[8].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[8].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[8]),
        .Q(q[8]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/g/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/g/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[9].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[9].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[9]),
        .Q(srlc32_out[9]),
        .Q31(\NLW_reg_array[9].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[9].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[9]),
        .Q(q[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "srlc33e" *) 
module design_1_awgn_inv_mapping_0_0_srlc33e__parameterized1
   (q,
    d,
    clk);
  output [9:0]q;
  input [9:0]d;
  input clk;

  wire clk;
  wire [9:0]d;
  wire [9:0]q;
  wire [9:0]srlc32_out;
  wire \NLW_reg_array[0].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[1].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[2].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[3].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[4].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[5].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[6].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[7].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[8].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[9].has_2_latency.u1_Q31_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/g2/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/g2/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[0].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[0].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[0]),
        .Q(srlc32_out[0]),
        .Q31(\NLW_reg_array[0].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[0]),
        .Q(q[0]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/g2/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/g2/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[1].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[1].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[1]),
        .Q(srlc32_out[1]),
        .Q31(\NLW_reg_array[1].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[1].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[1]),
        .Q(q[1]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/g2/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/g2/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[2].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[2].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[2]),
        .Q(srlc32_out[2]),
        .Q31(\NLW_reg_array[2].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[2].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[2]),
        .Q(q[2]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/g2/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/g2/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[3].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[3].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[3]),
        .Q(srlc32_out[3]),
        .Q31(\NLW_reg_array[3].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[3].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[3]),
        .Q(q[3]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/g2/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/g2/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[4].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[4].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[4]),
        .Q(srlc32_out[4]),
        .Q31(\NLW_reg_array[4].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[4].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[4]),
        .Q(q[4]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/g2/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/g2/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[5].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[5].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[5]),
        .Q(srlc32_out[5]),
        .Q31(\NLW_reg_array[5].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[5].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[5]),
        .Q(q[5]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/g2/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/g2/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[6].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[6].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[6]),
        .Q(srlc32_out[6]),
        .Q31(\NLW_reg_array[6].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[6].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[6]),
        .Q(q[6]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/g2/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/g2/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[7].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[7].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[7]),
        .Q(srlc32_out[7]),
        .Q31(\NLW_reg_array[7].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[7].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[7]),
        .Q(q[7]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/g2/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/g2/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[8].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[8].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[8]),
        .Q(srlc32_out[8]),
        .Q31(\NLW_reg_array[8].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[8].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[8]),
        .Q(q[8]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/g2/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/g2/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[9].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[9].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[9]),
        .Q(srlc32_out[9]),
        .Q31(\NLW_reg_array[9].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[9].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[9]),
        .Q(q[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "srlc33e" *) 
module design_1_awgn_inv_mapping_0_0_srlc33e__parameterized1_190
   (q,
    d,
    clk);
  output [9:0]q;
  input [9:0]d;
  input clk;

  wire clk;
  wire [9:0]d;
  wire [9:0]q;
  wire [9:0]srlc32_out;
  wire \NLW_reg_array[0].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[1].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[2].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[3].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[4].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[5].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[6].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[7].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[8].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[9].has_2_latency.u1_Q31_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array[0].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[0].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[0]),
        .Q(srlc32_out[0]),
        .Q31(\NLW_reg_array[0].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[0]),
        .Q(q[0]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array[1].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[1].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[1]),
        .Q(srlc32_out[1]),
        .Q31(\NLW_reg_array[1].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[1].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[1]),
        .Q(q[1]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array[2].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[2].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[2]),
        .Q(srlc32_out[2]),
        .Q31(\NLW_reg_array[2].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[2].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[2]),
        .Q(q[2]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array[3].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[3].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[3]),
        .Q(srlc32_out[3]),
        .Q31(\NLW_reg_array[3].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[3].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[3]),
        .Q(q[3]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array[4].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[4].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[4]),
        .Q(srlc32_out[4]),
        .Q31(\NLW_reg_array[4].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[4].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[4]),
        .Q(q[4]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array[5].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[5].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[5]),
        .Q(srlc32_out[5]),
        .Q31(\NLW_reg_array[5].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[5].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[5]),
        .Q(q[5]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array[6].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[6].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[6]),
        .Q(srlc32_out[6]),
        .Q31(\NLW_reg_array[6].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[6].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[6]),
        .Q(q[6]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array[7].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[7].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[7]),
        .Q(srlc32_out[7]),
        .Q31(\NLW_reg_array[7].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[7].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[7]),
        .Q(q[7]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array[8].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[8].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[8]),
        .Q(srlc32_out[8]),
        .Q31(\NLW_reg_array[8].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[8].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[8]),
        .Q(q[8]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array[9].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[9].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[9]),
        .Q(srlc32_out[9]),
        .Q31(\NLW_reg_array[9].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[9].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[9]),
        .Q(q[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "srlc33e" *) 
module design_1_awgn_inv_mapping_0_0_srlc33e__parameterized1_424
   (S,
    q,
    \op_mem_91_20_reg[0][10] ,
    d,
    clk);
  output [0:0]S;
  output [9:0]q;
  input [0:0]\op_mem_91_20_reg[0][10] ;
  input [9:0]d;
  input clk;

  wire [0:0]S;
  wire clk;
  wire [9:0]d;
  wire [0:0]\op_mem_91_20_reg[0][10] ;
  wire [9:0]q;
  wire [9:0]srlc32_out;
  wire \NLW_reg_array[0].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[1].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[2].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[3].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[4].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[5].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[6].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[7].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[8].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[9].has_2_latency.u1_Q31_UNCONNECTED ;

  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][10]_i_3 
       (.I0(q[9]),
        .I1(\op_mem_91_20_reg[0][10] ),
        .O(S));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array[0].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[0].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[0]),
        .Q(srlc32_out[0]),
        .Q31(\NLW_reg_array[0].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[0]),
        .Q(q[0]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array[1].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[1].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[1]),
        .Q(srlc32_out[1]),
        .Q31(\NLW_reg_array[1].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[1].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[1]),
        .Q(q[1]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array[2].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[2].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[2]),
        .Q(srlc32_out[2]),
        .Q31(\NLW_reg_array[2].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[2].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[2]),
        .Q(q[2]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array[3].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[3].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[3]),
        .Q(srlc32_out[3]),
        .Q31(\NLW_reg_array[3].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[3].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[3]),
        .Q(q[3]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array[4].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[4].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[4]),
        .Q(srlc32_out[4]),
        .Q31(\NLW_reg_array[4].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[4].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[4]),
        .Q(q[4]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array[5].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[5].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[5]),
        .Q(srlc32_out[5]),
        .Q31(\NLW_reg_array[5].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[5].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[5]),
        .Q(q[5]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array[6].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[6].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[6]),
        .Q(srlc32_out[6]),
        .Q31(\NLW_reg_array[6].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[6].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[6]),
        .Q(q[6]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array[7].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[7].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[7]),
        .Q(srlc32_out[7]),
        .Q31(\NLW_reg_array[7].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[7].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[7]),
        .Q(q[7]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array[8].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[8].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[8]),
        .Q(srlc32_out[8]),
        .Q31(\NLW_reg_array[8].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[8].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[8]),
        .Q(q[8]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array[9].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[9].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[9]),
        .Q(srlc32_out[9]),
        .Q31(\NLW_reg_array[9].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[9].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[9]),
        .Q(q[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "srlc33e" *) 
module design_1_awgn_inv_mapping_0_0_srlc33e__parameterized1_657
   (q,
    d,
    clk);
  output [9:0]q;
  input [9:0]d;
  input clk;

  wire clk;
  wire [9:0]d;
  wire [9:0]q;
  wire [9:0]srlc32_out;
  wire \NLW_reg_array[0].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[1].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[2].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[3].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[4].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[5].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[6].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[7].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[8].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[9].has_2_latency.u1_Q31_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array[0].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[0].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[0]),
        .Q(srlc32_out[0]),
        .Q31(\NLW_reg_array[0].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[0]),
        .Q(q[0]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array[1].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[1].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[1]),
        .Q(srlc32_out[1]),
        .Q31(\NLW_reg_array[1].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[1].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[1]),
        .Q(q[1]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array[2].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[2].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[2]),
        .Q(srlc32_out[2]),
        .Q31(\NLW_reg_array[2].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[2].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[2]),
        .Q(q[2]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array[3].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[3].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[3]),
        .Q(srlc32_out[3]),
        .Q31(\NLW_reg_array[3].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[3].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[3]),
        .Q(q[3]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array[4].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[4].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[4]),
        .Q(srlc32_out[4]),
        .Q31(\NLW_reg_array[4].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[4].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[4]),
        .Q(q[4]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array[5].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[5].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[5]),
        .Q(srlc32_out[5]),
        .Q31(\NLW_reg_array[5].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[5].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[5]),
        .Q(q[5]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array[6].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[6].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[6]),
        .Q(srlc32_out[6]),
        .Q31(\NLW_reg_array[6].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[6].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[6]),
        .Q(q[6]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array[7].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[7].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[7]),
        .Q(srlc32_out[7]),
        .Q31(\NLW_reg_array[7].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[7].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[7]),
        .Q(q[7]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array[8].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[8].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[8]),
        .Q(srlc32_out[8]),
        .Q31(\NLW_reg_array[8].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[8].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[8]),
        .Q(q[8]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array[9].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[9].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[9]),
        .Q(srlc32_out[9]),
        .Q31(\NLW_reg_array[9].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[9].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[9]),
        .Q(q[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "srlc33e" *) 
module design_1_awgn_inv_mapping_0_0_srlc33e__parameterized1_890
   (\reg_array[9].has_latency.u2_0 ,
    q,
    \op_mem_91_20_reg[0][10] ,
    d,
    clk);
  output [0:0]\reg_array[9].has_latency.u2_0 ;
  output [9:0]q;
  input [0:0]\op_mem_91_20_reg[0][10] ;
  input [9:0]d;
  input clk;

  wire clk;
  wire [9:0]d;
  wire [0:0]\op_mem_91_20_reg[0][10] ;
  wire [9:0]q;
  wire [0:0]\reg_array[9].has_latency.u2_0 ;
  wire [9:0]srlc32_out;
  wire \NLW_reg_array[0].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[1].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[2].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[3].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[4].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[5].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[6].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[7].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[8].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[9].has_2_latency.u1_Q31_UNCONNECTED ;

  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][10]_i_3__0 
       (.I0(q[9]),
        .I1(\op_mem_91_20_reg[0][10] ),
        .O(\reg_array[9].has_latency.u2_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array[0].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[0].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[0]),
        .Q(srlc32_out[0]),
        .Q31(\NLW_reg_array[0].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[0]),
        .Q(q[0]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array[1].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[1].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[1]),
        .Q(srlc32_out[1]),
        .Q31(\NLW_reg_array[1].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[1].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[1]),
        .Q(q[1]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array[2].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[2].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[2]),
        .Q(srlc32_out[2]),
        .Q31(\NLW_reg_array[2].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[2].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[2]),
        .Q(q[2]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array[3].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[3].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[3]),
        .Q(srlc32_out[3]),
        .Q31(\NLW_reg_array[3].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[3].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[3]),
        .Q(q[3]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array[4].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[4].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[4]),
        .Q(srlc32_out[4]),
        .Q31(\NLW_reg_array[4].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[4].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[4]),
        .Q(q[4]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array[5].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[5].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[5]),
        .Q(srlc32_out[5]),
        .Q31(\NLW_reg_array[5].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[5].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[5]),
        .Q(q[5]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array[6].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[6].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[6]),
        .Q(srlc32_out[6]),
        .Q31(\NLW_reg_array[6].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[6].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[6]),
        .Q(q[6]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array[7].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[7].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[7]),
        .Q(srlc32_out[7]),
        .Q31(\NLW_reg_array[7].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[7].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[7]),
        .Q(q[7]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array[8].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[8].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[8]),
        .Q(srlc32_out[8]),
        .Q31(\NLW_reg_array[8].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[8].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[8]),
        .Q(q[8]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array[9].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[9].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[9]),
        .Q(srlc32_out[9]),
        .Q31(\NLW_reg_array[9].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[9].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[9]),
        .Q(q[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "srlc33e" *) 
module design_1_awgn_inv_mapping_0_0_srlc33e__parameterized2
   (q,
    x_x0,
    clk);
  output [7:0]q;
  input [7:0]x_x0;
  input clk;

  wire clk;
  wire [7:0]q;
  wire [7:0]x_x0;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(x_x0[0]),
        .Q(q[0]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[1].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(x_x0[1]),
        .Q(q[1]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[2].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(x_x0[2]),
        .Q(q[2]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[3].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(x_x0[3]),
        .Q(q[3]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[4].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(x_x0[4]),
        .Q(q[4]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[5].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(x_x0[5]),
        .Q(q[5]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[6].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(x_x0[6]),
        .Q(q[6]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[7].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(x_x0[7]),
        .Q(q[7]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "srlc33e" *) 
module design_1_awgn_inv_mapping_0_0_srlc33e__parameterized3
   (q,
    d,
    clk);
  output [16:0]q;
  input [16:0]d;
  input clk;

  wire clk;
  wire [16:0]d;
  wire [16:0]q;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[0]),
        .Q(q[0]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[10].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[10]),
        .Q(q[10]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[11].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[11]),
        .Q(q[11]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[12].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[12]),
        .Q(q[12]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[13].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[13]),
        .Q(q[13]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[14].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[14]),
        .Q(q[14]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[15].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[15]),
        .Q(q[15]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[16].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[16]),
        .Q(q[16]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[1].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[1]),
        .Q(q[1]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[2].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[2]),
        .Q(q[2]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[3].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[3]),
        .Q(q[3]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[4].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[4]),
        .Q(q[4]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[5].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[5]),
        .Q(q[5]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[6].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[6]),
        .Q(q[6]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[7].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[7]),
        .Q(q[7]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[8].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[8]),
        .Q(q[8]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[9].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[9]),
        .Q(q[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "srlc33e" *) 
module design_1_awgn_inv_mapping_0_0_srlc33e__parameterized4
   (llr,
    clk,
    P);
  output [9:0]llr;
  input clk;
  input [28:0]P;

  wire [28:0]P;
  wire clk;
  wire [9:0]conv_p;
  wire [9:0]llr;
  wire \reg_array[9].has_latency.u2_i_2_n_0 ;
  wire \reg_array[9].has_latency.u2_i_3_n_0 ;
  wire \reg_array[9].has_latency.u2_i_4_n_0 ;
  wire \reg_array[9].has_latency.u2_i_5_n_0 ;
  wire \reg_array[9].has_latency.u2_i_6_n_0 ;
  wire \reg_array[9].has_latency.u2_i_7_n_0 ;
  wire \reg_array[9].has_latency.u2_i_8_n_0 ;
  wire \reg_array[9].has_latency.u2_i_9_n_0 ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(conv_p[0]),
        .Q(llr[0]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h555C555C555CCCCC)) 
    \reg_array[0].has_latency.u2_i_1 
       (.I0(P[28]),
        .I1(P[0]),
        .I2(\reg_array[9].has_latency.u2_i_2_n_0 ),
        .I3(\reg_array[9].has_latency.u2_i_3_n_0 ),
        .I4(\reg_array[9].has_latency.u2_i_4_n_0 ),
        .I5(\reg_array[9].has_latency.u2_i_5_n_0 ),
        .O(conv_p[0]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[1].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(conv_p[1]),
        .Q(llr[1]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h555C555C555CCCCC)) 
    \reg_array[1].has_latency.u2_i_1 
       (.I0(P[28]),
        .I1(P[1]),
        .I2(\reg_array[9].has_latency.u2_i_2_n_0 ),
        .I3(\reg_array[9].has_latency.u2_i_3_n_0 ),
        .I4(\reg_array[9].has_latency.u2_i_4_n_0 ),
        .I5(\reg_array[9].has_latency.u2_i_5_n_0 ),
        .O(conv_p[1]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[2].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(conv_p[2]),
        .Q(llr[2]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h555C555C555CCCCC)) 
    \reg_array[2].has_latency.u2_i_1 
       (.I0(P[28]),
        .I1(P[2]),
        .I2(\reg_array[9].has_latency.u2_i_2_n_0 ),
        .I3(\reg_array[9].has_latency.u2_i_3_n_0 ),
        .I4(\reg_array[9].has_latency.u2_i_4_n_0 ),
        .I5(\reg_array[9].has_latency.u2_i_5_n_0 ),
        .O(conv_p[2]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[3].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(conv_p[3]),
        .Q(llr[3]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h555C555C555CCCCC)) 
    \reg_array[3].has_latency.u2_i_1 
       (.I0(P[28]),
        .I1(P[3]),
        .I2(\reg_array[9].has_latency.u2_i_2_n_0 ),
        .I3(\reg_array[9].has_latency.u2_i_3_n_0 ),
        .I4(\reg_array[9].has_latency.u2_i_4_n_0 ),
        .I5(\reg_array[9].has_latency.u2_i_5_n_0 ),
        .O(conv_p[3]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[4].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(conv_p[4]),
        .Q(llr[4]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h555C555C555CCCCC)) 
    \reg_array[4].has_latency.u2_i_1 
       (.I0(P[28]),
        .I1(P[4]),
        .I2(\reg_array[9].has_latency.u2_i_2_n_0 ),
        .I3(\reg_array[9].has_latency.u2_i_3_n_0 ),
        .I4(\reg_array[9].has_latency.u2_i_4_n_0 ),
        .I5(\reg_array[9].has_latency.u2_i_5_n_0 ),
        .O(conv_p[4]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[5].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(conv_p[5]),
        .Q(llr[5]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h555C555C555CCCCC)) 
    \reg_array[5].has_latency.u2_i_1 
       (.I0(P[28]),
        .I1(P[5]),
        .I2(\reg_array[9].has_latency.u2_i_2_n_0 ),
        .I3(\reg_array[9].has_latency.u2_i_3_n_0 ),
        .I4(\reg_array[9].has_latency.u2_i_4_n_0 ),
        .I5(\reg_array[9].has_latency.u2_i_5_n_0 ),
        .O(conv_p[5]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[6].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(conv_p[6]),
        .Q(llr[6]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h555C555C555CCCCC)) 
    \reg_array[6].has_latency.u2_i_1 
       (.I0(P[28]),
        .I1(P[6]),
        .I2(\reg_array[9].has_latency.u2_i_2_n_0 ),
        .I3(\reg_array[9].has_latency.u2_i_3_n_0 ),
        .I4(\reg_array[9].has_latency.u2_i_4_n_0 ),
        .I5(\reg_array[9].has_latency.u2_i_5_n_0 ),
        .O(conv_p[6]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[7].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(conv_p[7]),
        .Q(llr[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h555C555C555CCCCC)) 
    \reg_array[7].has_latency.u2_i_1 
       (.I0(P[28]),
        .I1(P[7]),
        .I2(\reg_array[9].has_latency.u2_i_2_n_0 ),
        .I3(\reg_array[9].has_latency.u2_i_3_n_0 ),
        .I4(\reg_array[9].has_latency.u2_i_4_n_0 ),
        .I5(\reg_array[9].has_latency.u2_i_5_n_0 ),
        .O(conv_p[7]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[8].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(conv_p[8]),
        .Q(llr[8]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h555C555C555CCCCC)) 
    \reg_array[8].has_latency.u2_i_1 
       (.I0(P[28]),
        .I1(P[8]),
        .I2(\reg_array[9].has_latency.u2_i_2_n_0 ),
        .I3(\reg_array[9].has_latency.u2_i_3_n_0 ),
        .I4(\reg_array[9].has_latency.u2_i_4_n_0 ),
        .I5(\reg_array[9].has_latency.u2_i_5_n_0 ),
        .O(conv_p[8]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[9].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(conv_p[9]),
        .Q(llr[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAAACAAACAAACCCCC)) 
    \reg_array[9].has_latency.u2_i_1 
       (.I0(P[28]),
        .I1(P[9]),
        .I2(\reg_array[9].has_latency.u2_i_2_n_0 ),
        .I3(\reg_array[9].has_latency.u2_i_3_n_0 ),
        .I4(\reg_array[9].has_latency.u2_i_4_n_0 ),
        .I5(\reg_array[9].has_latency.u2_i_5_n_0 ),
        .O(conv_p[9]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \reg_array[9].has_latency.u2_i_2 
       (.I0(\reg_array[9].has_latency.u2_i_6_n_0 ),
        .I1(P[16]),
        .I2(P[15]),
        .I3(P[18]),
        .I4(P[17]),
        .I5(\reg_array[9].has_latency.u2_i_7_n_0 ),
        .O(\reg_array[9].has_latency.u2_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \reg_array[9].has_latency.u2_i_3 
       (.I0(P[10]),
        .I1(P[9]),
        .I2(P[13]),
        .I3(P[14]),
        .I4(P[11]),
        .I5(P[12]),
        .O(\reg_array[9].has_latency.u2_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFBFFFFFFF)) 
    \reg_array[9].has_latency.u2_i_4 
       (.I0(\reg_array[9].has_latency.u2_i_8_n_0 ),
        .I1(P[16]),
        .I2(P[15]),
        .I3(P[18]),
        .I4(P[17]),
        .I5(\reg_array[9].has_latency.u2_i_9_n_0 ),
        .O(\reg_array[9].has_latency.u2_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \reg_array[9].has_latency.u2_i_5 
       (.I0(P[10]),
        .I1(P[9]),
        .I2(P[13]),
        .I3(P[14]),
        .I4(P[11]),
        .I5(P[12]),
        .O(\reg_array[9].has_latency.u2_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \reg_array[9].has_latency.u2_i_6 
       (.I0(P[20]),
        .I1(P[19]),
        .I2(P[22]),
        .I3(P[21]),
        .O(\reg_array[9].has_latency.u2_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \reg_array[9].has_latency.u2_i_7 
       (.I0(P[25]),
        .I1(P[26]),
        .I2(P[23]),
        .I3(P[24]),
        .I4(P[28]),
        .I5(P[27]),
        .O(\reg_array[9].has_latency.u2_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \reg_array[9].has_latency.u2_i_8 
       (.I0(P[20]),
        .I1(P[19]),
        .I2(P[22]),
        .I3(P[21]),
        .O(\reg_array[9].has_latency.u2_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \reg_array[9].has_latency.u2_i_9 
       (.I0(P[25]),
        .I1(P[26]),
        .I2(P[23]),
        .I3(P[24]),
        .I4(P[28]),
        .I5(P[27]),
        .O(\reg_array[9].has_latency.u2_i_9_n_0 ));
endmodule

(* ORIG_REF_NAME = "synth_reg" *) 
module design_1_awgn_inv_mapping_0_0_synth_reg
   (q,
    d,
    clk);
  output [8:0]q;
  input [8:0]d;
  input clk;

  wire clk;
  wire [8:0]d;
  wire [8:0]q;

  design_1_awgn_inv_mapping_0_0_srlc33e \has_only_1.srlc33e_array0 
       (.clk(clk),
        .d(d),
        .q(q));
endmodule

(* ORIG_REF_NAME = "synth_reg" *) 
module design_1_awgn_inv_mapping_0_0_synth_reg_181
   (q,
    d,
    clk);
  output [8:0]q;
  input [8:0]d;
  input clk;

  wire clk;
  wire [8:0]d;
  wire [8:0]q;

  design_1_awgn_inv_mapping_0_0_srlc33e_182 \has_only_1.srlc33e_array0 
       (.clk(clk),
        .d(d),
        .q(q));
endmodule

(* ORIG_REF_NAME = "synth_reg" *) 
module design_1_awgn_inv_mapping_0_0_synth_reg_183
   (q,
    d,
    clk);
  output [8:0]q;
  input [8:0]d;
  input clk;

  wire clk;
  wire [8:0]d;
  wire [8:0]q;

  design_1_awgn_inv_mapping_0_0_srlc33e_184 \has_only_1.srlc33e_array0 
       (.clk(clk),
        .d(d),
        .q(q));
endmodule

(* ORIG_REF_NAME = "synth_reg" *) 
module design_1_awgn_inv_mapping_0_0_synth_reg_185
   (q,
    d,
    clk);
  output [8:0]q;
  input [8:0]d;
  input clk;

  wire clk;
  wire [8:0]d;
  wire [8:0]q;

  design_1_awgn_inv_mapping_0_0_srlc33e_186 \has_only_1.srlc33e_array0 
       (.clk(clk),
        .d(d),
        .q(q));
endmodule

(* ORIG_REF_NAME = "synth_reg" *) 
module design_1_awgn_inv_mapping_0_0_synth_reg_187
   (q,
    d,
    clk);
  output [8:0]q;
  input [8:0]d;
  input clk;

  wire clk;
  wire [8:0]d;
  wire [8:0]q;

  design_1_awgn_inv_mapping_0_0_srlc33e_188 \has_only_1.srlc33e_array0 
       (.clk(clk),
        .d(d),
        .q(q));
endmodule

(* ORIG_REF_NAME = "synth_reg" *) 
module design_1_awgn_inv_mapping_0_0_synth_reg_413
   (q,
    d,
    clk);
  output [8:0]q;
  input [8:0]d;
  input clk;

  wire clk;
  wire [8:0]d;
  wire [8:0]q;

  design_1_awgn_inv_mapping_0_0_srlc33e_414 \has_only_1.srlc33e_array0 
       (.clk(clk),
        .d(d),
        .q(q));
endmodule

(* ORIG_REF_NAME = "synth_reg" *) 
module design_1_awgn_inv_mapping_0_0_synth_reg_415
   (q,
    d,
    clk);
  output [8:0]q;
  input [8:0]d;
  input clk;

  wire clk;
  wire [8:0]d;
  wire [8:0]q;

  design_1_awgn_inv_mapping_0_0_srlc33e_416 \has_only_1.srlc33e_array0 
       (.clk(clk),
        .d(d),
        .q(q));
endmodule

(* ORIG_REF_NAME = "synth_reg" *) 
module design_1_awgn_inv_mapping_0_0_synth_reg_417
   (q,
    d,
    clk);
  output [8:0]q;
  input [8:0]d;
  input clk;

  wire clk;
  wire [8:0]d;
  wire [8:0]q;

  design_1_awgn_inv_mapping_0_0_srlc33e_418 \has_only_1.srlc33e_array0 
       (.clk(clk),
        .d(d),
        .q(q));
endmodule

(* ORIG_REF_NAME = "synth_reg" *) 
module design_1_awgn_inv_mapping_0_0_synth_reg_419
   (q,
    d,
    clk);
  output [8:0]q;
  input [8:0]d;
  input clk;

  wire clk;
  wire [8:0]d;
  wire [8:0]q;

  design_1_awgn_inv_mapping_0_0_srlc33e_420 \has_only_1.srlc33e_array0 
       (.clk(clk),
        .d(d),
        .q(q));
endmodule

(* ORIG_REF_NAME = "synth_reg" *) 
module design_1_awgn_inv_mapping_0_0_synth_reg_421
   (q,
    d,
    clk);
  output [8:0]q;
  input [8:0]d;
  input clk;

  wire clk;
  wire [8:0]d;
  wire [8:0]q;

  design_1_awgn_inv_mapping_0_0_srlc33e_422 \has_only_1.srlc33e_array0 
       (.clk(clk),
        .d(d),
        .q(q));
endmodule

(* ORIG_REF_NAME = "synth_reg" *) 
module design_1_awgn_inv_mapping_0_0_synth_reg_646
   (q,
    d,
    clk);
  output [8:0]q;
  input [8:0]d;
  input clk;

  wire clk;
  wire [8:0]d;
  wire [8:0]q;

  design_1_awgn_inv_mapping_0_0_srlc33e_647 \has_only_1.srlc33e_array0 
       (.clk(clk),
        .d(d),
        .q(q));
endmodule

(* ORIG_REF_NAME = "synth_reg" *) 
module design_1_awgn_inv_mapping_0_0_synth_reg_648
   (q,
    d,
    clk);
  output [8:0]q;
  input [8:0]d;
  input clk;

  wire clk;
  wire [8:0]d;
  wire [8:0]q;

  design_1_awgn_inv_mapping_0_0_srlc33e_649 \has_only_1.srlc33e_array0 
       (.clk(clk),
        .d(d),
        .q(q));
endmodule

(* ORIG_REF_NAME = "synth_reg" *) 
module design_1_awgn_inv_mapping_0_0_synth_reg_650
   (q,
    d,
    clk);
  output [8:0]q;
  input [8:0]d;
  input clk;

  wire clk;
  wire [8:0]d;
  wire [8:0]q;

  design_1_awgn_inv_mapping_0_0_srlc33e_651 \has_only_1.srlc33e_array0 
       (.clk(clk),
        .d(d),
        .q(q));
endmodule

(* ORIG_REF_NAME = "synth_reg" *) 
module design_1_awgn_inv_mapping_0_0_synth_reg_652
   (q,
    d,
    clk);
  output [8:0]q;
  input [8:0]d;
  input clk;

  wire clk;
  wire [8:0]d;
  wire [8:0]q;

  design_1_awgn_inv_mapping_0_0_srlc33e_653 \has_only_1.srlc33e_array0 
       (.clk(clk),
        .d(d),
        .q(q));
endmodule

(* ORIG_REF_NAME = "synth_reg" *) 
module design_1_awgn_inv_mapping_0_0_synth_reg_654
   (q,
    d,
    clk);
  output [8:0]q;
  input [8:0]d;
  input clk;

  wire clk;
  wire [8:0]d;
  wire [8:0]q;

  design_1_awgn_inv_mapping_0_0_srlc33e_655 \has_only_1.srlc33e_array0 
       (.clk(clk),
        .d(d),
        .q(q));
endmodule

(* ORIG_REF_NAME = "synth_reg" *) 
module design_1_awgn_inv_mapping_0_0_synth_reg_879
   (q,
    d,
    clk);
  output [8:0]q;
  input [8:0]d;
  input clk;

  wire clk;
  wire [8:0]d;
  wire [8:0]q;

  design_1_awgn_inv_mapping_0_0_srlc33e_880 \has_only_1.srlc33e_array0 
       (.clk(clk),
        .d(d),
        .q(q));
endmodule

(* ORIG_REF_NAME = "synth_reg" *) 
module design_1_awgn_inv_mapping_0_0_synth_reg_881
   (q,
    d,
    clk);
  output [8:0]q;
  input [8:0]d;
  input clk;

  wire clk;
  wire [8:0]d;
  wire [8:0]q;

  design_1_awgn_inv_mapping_0_0_srlc33e_882 \has_only_1.srlc33e_array0 
       (.clk(clk),
        .d(d),
        .q(q));
endmodule

(* ORIG_REF_NAME = "synth_reg" *) 
module design_1_awgn_inv_mapping_0_0_synth_reg_883
   (q,
    d,
    clk);
  output [8:0]q;
  input [8:0]d;
  input clk;

  wire clk;
  wire [8:0]d;
  wire [8:0]q;

  design_1_awgn_inv_mapping_0_0_srlc33e_884 \has_only_1.srlc33e_array0 
       (.clk(clk),
        .d(d),
        .q(q));
endmodule

(* ORIG_REF_NAME = "synth_reg" *) 
module design_1_awgn_inv_mapping_0_0_synth_reg_885
   (q,
    d,
    clk);
  output [8:0]q;
  input [8:0]d;
  input clk;

  wire clk;
  wire [8:0]d;
  wire [8:0]q;

  design_1_awgn_inv_mapping_0_0_srlc33e_886 \has_only_1.srlc33e_array0 
       (.clk(clk),
        .d(d),
        .q(q));
endmodule

(* ORIG_REF_NAME = "synth_reg" *) 
module design_1_awgn_inv_mapping_0_0_synth_reg_887
   (q,
    d,
    clk);
  output [8:0]q;
  input [8:0]d;
  input clk;

  wire clk;
  wire [8:0]d;
  wire [8:0]q;

  design_1_awgn_inv_mapping_0_0_srlc33e_888 \has_only_1.srlc33e_array0 
       (.clk(clk),
        .d(d),
        .q(q));
endmodule

(* ORIG_REF_NAME = "synth_reg" *) 
module design_1_awgn_inv_mapping_0_0_synth_reg__parameterized0
   (q,
    d,
    clk);
  output [9:0]q;
  input [9:0]d;
  input clk;

  wire clk;
  wire [9:0]d;
  wire [9:0]q;

  design_1_awgn_inv_mapping_0_0_srlc33e__parameterized0 \has_only_1.srlc33e_array0 
       (.clk(clk),
        .d(d),
        .q(q));
endmodule

(* ORIG_REF_NAME = "synth_reg" *) 
module design_1_awgn_inv_mapping_0_0_synth_reg__parameterized0_487
   (q,
    d,
    clk);
  output [9:0]q;
  input [9:0]d;
  input clk;

  wire clk;
  wire [9:0]d;
  wire [9:0]q;

  design_1_awgn_inv_mapping_0_0_srlc33e__parameterized0_488 \has_only_1.srlc33e_array0 
       (.clk(clk),
        .d(d),
        .q(q));
endmodule

(* ORIG_REF_NAME = "synth_reg" *) 
module design_1_awgn_inv_mapping_0_0_synth_reg__parameterized0_722
   (q,
    d,
    clk);
  output [9:0]q;
  input [9:0]d;
  input clk;

  wire clk;
  wire [9:0]d;
  wire [9:0]q;

  design_1_awgn_inv_mapping_0_0_srlc33e__parameterized0_723 \has_only_1.srlc33e_array0 
       (.clk(clk),
        .d(d),
        .q(q));
endmodule

(* ORIG_REF_NAME = "synth_reg" *) 
module design_1_awgn_inv_mapping_0_0_synth_reg__parameterized1
   (q,
    d,
    clk);
  output [9:0]q;
  input [9:0]d;
  input clk;

  wire clk;
  wire [9:0]d;
  wire [9:0]q;

  design_1_awgn_inv_mapping_0_0_srlc33e__parameterized1 \has_only_1.srlc33e_array0 
       (.clk(clk),
        .d(d),
        .q(q));
endmodule

(* ORIG_REF_NAME = "synth_reg" *) 
module design_1_awgn_inv_mapping_0_0_synth_reg__parameterized1_189
   (q,
    d,
    clk);
  output [9:0]q;
  input [9:0]d;
  input clk;

  wire clk;
  wire [9:0]d;
  wire [9:0]q;

  design_1_awgn_inv_mapping_0_0_srlc33e__parameterized1_190 \has_only_1.srlc33e_array0 
       (.clk(clk),
        .d(d),
        .q(q));
endmodule

(* ORIG_REF_NAME = "synth_reg" *) 
module design_1_awgn_inv_mapping_0_0_synth_reg__parameterized1_423
   (S,
    q,
    \op_mem_91_20_reg[0][10] ,
    d,
    clk);
  output [0:0]S;
  output [9:0]q;
  input [0:0]\op_mem_91_20_reg[0][10] ;
  input [9:0]d;
  input clk;

  wire [0:0]S;
  wire clk;
  wire [9:0]d;
  wire [0:0]\op_mem_91_20_reg[0][10] ;
  wire [9:0]q;

  design_1_awgn_inv_mapping_0_0_srlc33e__parameterized1_424 \has_only_1.srlc33e_array0 
       (.S(S),
        .clk(clk),
        .d(d),
        .\op_mem_91_20_reg[0][10] (\op_mem_91_20_reg[0][10] ),
        .q(q));
endmodule

(* ORIG_REF_NAME = "synth_reg" *) 
module design_1_awgn_inv_mapping_0_0_synth_reg__parameterized1_656
   (q,
    d,
    clk);
  output [9:0]q;
  input [9:0]d;
  input clk;

  wire clk;
  wire [9:0]d;
  wire [9:0]q;

  design_1_awgn_inv_mapping_0_0_srlc33e__parameterized1_657 \has_only_1.srlc33e_array0 
       (.clk(clk),
        .d(d),
        .q(q));
endmodule

(* ORIG_REF_NAME = "synth_reg" *) 
module design_1_awgn_inv_mapping_0_0_synth_reg__parameterized1_889
   (\reg_array[9].has_latency.u2 ,
    q,
    \op_mem_91_20_reg[0][10] ,
    d,
    clk);
  output [0:0]\reg_array[9].has_latency.u2 ;
  output [9:0]q;
  input [0:0]\op_mem_91_20_reg[0][10] ;
  input [9:0]d;
  input clk;

  wire clk;
  wire [9:0]d;
  wire [0:0]\op_mem_91_20_reg[0][10] ;
  wire [9:0]q;
  wire [0:0]\reg_array[9].has_latency.u2 ;

  design_1_awgn_inv_mapping_0_0_srlc33e__parameterized1_890 \has_only_1.srlc33e_array0 
       (.clk(clk),
        .d(d),
        .\op_mem_91_20_reg[0][10] (\op_mem_91_20_reg[0][10] ),
        .q(q),
        .\reg_array[9].has_latency.u2_0 (\reg_array[9].has_latency.u2 ));
endmodule

(* ORIG_REF_NAME = "synth_reg" *) 
module design_1_awgn_inv_mapping_0_0_synth_reg__parameterized2
   (q,
    x_x0,
    clk);
  output [7:0]q;
  input [7:0]x_x0;
  input clk;

  wire clk;
  wire [7:0]q;
  wire [7:0]x_x0;

  design_1_awgn_inv_mapping_0_0_srlc33e__parameterized2 \has_only_1.srlc33e_array0 
       (.clk(clk),
        .q(q),
        .x_x0(x_x0));
endmodule

(* ORIG_REF_NAME = "synth_reg" *) 
module design_1_awgn_inv_mapping_0_0_synth_reg__parameterized3
   (q,
    d,
    clk);
  output [16:0]q;
  input [16:0]d;
  input clk;

  wire clk;
  wire [16:0]d;
  wire [16:0]q;

  design_1_awgn_inv_mapping_0_0_srlc33e__parameterized3 \has_only_1.srlc33e_array0 
       (.clk(clk),
        .d(d),
        .q(q));
endmodule

(* ORIG_REF_NAME = "synth_reg" *) 
module design_1_awgn_inv_mapping_0_0_synth_reg__parameterized4
   (llr,
    clk,
    P);
  output [9:0]llr;
  input clk;
  input [28:0]P;

  wire [28:0]P;
  wire clk;
  wire [9:0]llr;

  design_1_awgn_inv_mapping_0_0_srlc33e__parameterized4 \has_only_1.srlc33e_array0 
       (.P(P),
        .clk(clk),
        .llr(llr));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized0
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized0 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized0_10
   (x_x0,
    x,
    z_5,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp );
  output [0:0]x_x0;
  output [0:0]x;
  input [0:0]z_5;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized0_11 \has_latency.fd_array[1].reg_comp_1 
       (.clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp_0 (\fd_prim_array[0].rst_comp.fdre_comp ),
        .x(x),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized0_106
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized0_107 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized0_114
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized0_115 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp_0 (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized0_119
   (x_x0,
    x,
    z_6,
    clk,
    \fd_prim_array[0].set_comp.fdse_comp );
  output [0:0]x_x0;
  output [0:0]x;
  input [0:0]z_6;
  input clk;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_6;

  design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized0_120 \has_latency.fd_array[1].reg_comp_1 
       (.clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ),
        .x(x),
        .x_x0(x_x0),
        .z_6(z_6));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized0_123
   (x_x0,
    z_7,
    clk);
  output [0:0]x_x0;
  input [0:0]z_7;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_7;

  design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized0_124 \has_latency.fd_array[1].reg_comp_1 
       (.clk(clk),
        .x_x0(x_x0),
        .z_7(z_7));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized0_138
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized0_139 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized0_141
   (a,
    x,
    z_5,
    clk,
    \fd_prim_array[0].set_comp.fdse_comp );
  output [0:0]a;
  output [0:0]x;
  input [0:0]z_5;
  input clk;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]x;
  wire [0:0]z_5;

  design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized0_142 \has_latency.fd_array[1].reg_comp_1 
       (.a(a),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ),
        .x(x),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized0_145
   (a,
    z_5,
    clk);
  output [0:0]a;
  input [0:0]z_5;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_5;

  design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized0_146 \has_latency.fd_array[1].reg_comp_1 
       (.a(a),
        .clk(clk),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized0_148
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized0_149 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp_0 (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized0_150
   (a,
    z_6,
    clk);
  output [0:0]a;
  input [0:0]z_6;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_6;

  design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized0_151 \has_latency.fd_array[1].reg_comp_1 
       (.a(a),
        .clk(clk),
        .z_6(z_6));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized0_165
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized0_166 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized0_169
   (a,
    z_3,
    clk);
  output [0:0]a;
  input [0:0]z_3;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_3;

  design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized0_170 \has_latency.fd_array[1].reg_comp_1 
       (.a(a),
        .clk(clk),
        .z_3(z_3));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized0_174
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized0_175 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp_0 (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized0_18
   (x_x0,
    z_5,
    clk);
  output [0:0]x_x0;
  input [0:0]z_5;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized0_19 \has_latency.fd_array[1].reg_comp_1 
       (.clk(clk),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized0_21
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized0_22 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized0_210
   (x_x0,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    z_4,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp_0 );
  output [0:0]x_x0;
  output [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input [0:0]z_4;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;

  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;
  wire [0:0]x_x0;
  wire [0:0]z_4;

  design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized0_211 \has_latency.fd_array[1].reg_comp_1 
       (.clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp_0 (\fd_prim_array[0].rst_comp.fdre_comp ),
        .\fd_prim_array[0].rst_comp.fdre_comp_1 (\fd_prim_array[0].rst_comp.fdre_comp_0 ),
        .x_x0(x_x0),
        .z_4(z_4));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized0_214
   (x_x0,
    x,
    z_5,
    clk,
    \fd_prim_array[0].set_comp.fdse_comp );
  output [0:0]x_x0;
  output [0:0]x;
  input [0:0]z_5;
  input clk;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized0_215 \has_latency.fd_array[1].reg_comp_1 
       (.clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ),
        .x(x),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized0_220
   (x_x0,
    z_5,
    clk);
  output [0:0]x_x0;
  input [0:0]z_5;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized0_221 \has_latency.fd_array[1].reg_comp_1 
       (.clk(clk),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized0_222
   (x_x0,
    z_5,
    clk);
  output [0:0]x_x0;
  input [0:0]z_5;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized0_223 \has_latency.fd_array[1].reg_comp_1 
       (.clk(clk),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized0_229
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized0_230 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized0_233
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized0_234 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized0_236
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized0_237 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp_0 (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized0_24
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized0_25 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized0_244
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized0_245 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp_0 (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized0_248
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized0_249 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp_0 (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized0_279
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized0_280 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized0_282
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized0_283 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized0_285
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized0_286 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp_0 (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized0_289
   (a,
    z_9,
    clk);
  output [0:0]a;
  input [0:0]z_9;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_9;

  design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized0_290 \has_latency.fd_array[1].reg_comp_1 
       (.a(a),
        .clk(clk),
        .z_9(z_9));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized0_291
   (a,
    z_9,
    clk);
  output [0:0]a;
  input [0:0]z_9;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_9;

  design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized0_292 \has_latency.fd_array[1].reg_comp_1 
       (.a(a),
        .clk(clk),
        .z_9(z_9));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized0_30
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized0_31 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp_0 (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized0_306
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized0_307 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized0_310
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized0_311 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized0_314
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized0_315 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized0_330
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized0_331 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized0_334
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized0_335 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized0_342
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized0_343 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp_0 (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized0_347
   (a,
    x,
    z_6,
    clk,
    \fd_prim_array[0].set_comp.fdse_comp );
  output [0:0]a;
  output [0:0]x;
  input [0:0]z_6;
  input clk;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]x;
  wire [0:0]z_6;

  design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized0_348 \has_latency.fd_array[1].reg_comp_1 
       (.a(a),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ),
        .x(x),
        .z_6(z_6));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized0_358
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized0_359 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized0_366
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized0_367 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized0_369
   (x_x0,
    x,
    z_5,
    clk,
    \fd_prim_array[0].set_comp.fdse_comp );
  output [0:0]x_x0;
  output [0:0]x;
  input [0:0]z_5;
  input clk;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized0_370 \has_latency.fd_array[1].reg_comp_1 
       (.clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ),
        .x(x),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized0_37
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized0_38 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp_0 (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized0_371
   (x_x0,
    z_5,
    clk);
  output [0:0]x_x0;
  input [0:0]z_5;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized0_372 \has_latency.fd_array[1].reg_comp_1 
       (.clk(clk),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized0_376
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized0_377 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp_0 (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized0_379
   (x_x0,
    z_6,
    clk);
  output [0:0]x_x0;
  input [0:0]z_6;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_6;

  design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized0_380 \has_latency.fd_array[1].reg_comp_1 
       (.clk(clk),
        .x_x0(x_x0),
        .z_6(z_6));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized0_386
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized0_387 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized0_394
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized0_395 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized0_40
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized0_41 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp_0 (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized0_404
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized0_405 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp_0 (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized0_43
   (x_x0,
    z_5,
    clk);
  output [0:0]x_x0;
  input [0:0]z_5;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized0_44 \has_latency.fd_array[1].reg_comp_1 
       (.clk(clk),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized0_453
   (x_x0,
    z_5,
    clk);
  output [0:0]x_x0;
  input [0:0]z_5;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized0_454 \has_latency.fd_array[1].reg_comp_1 
       (.clk(clk),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized0_457
   (x_x0,
    z_5,
    clk);
  output [0:0]x_x0;
  input [0:0]z_5;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized0_458 \has_latency.fd_array[1].reg_comp_1 
       (.clk(clk),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized0_464
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized0_465 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized0_474
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized0_475 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp_0 (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized0_478
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized0_479 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp_0 (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized0_482
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized0_483 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp_0 (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized0_521
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized0_522 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp_0 (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized0_523
   (a,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    z_9,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp_0 );
  output [0:0]a;
  output [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input [0:0]z_9;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;
  wire [0:0]z_9;

  design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized0_524 \has_latency.fd_array[1].reg_comp_1 
       (.a(a),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp_0 (\fd_prim_array[0].rst_comp.fdre_comp ),
        .\fd_prim_array[0].rst_comp.fdre_comp_1 (\fd_prim_array[0].rst_comp.fdre_comp_0 ),
        .z_9(z_9));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized0_525
   (a,
    z_9,
    clk);
  output [0:0]a;
  input [0:0]z_9;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_9;

  design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized0_526 \has_latency.fd_array[1].reg_comp_1 
       (.a(a),
        .clk(clk),
        .z_9(z_9));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized0_530
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized0_531 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp_0 (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized0_539
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized0_540 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized0_543
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized0_544 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized0_551
   (a,
    x,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    z_6,
    clk,
    z_7,
    \fd_prim_array[0].rst_comp.fdre_comp_0 );
  output [0:0]a;
  output [0:0]x;
  output [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input [0:0]z_6;
  input clk;
  input [0:0]z_7;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;
  wire [0:0]x;
  wire [0:0]z_6;
  wire [0:0]z_7;

  design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized0_552 \has_latency.fd_array[1].reg_comp_1 
       (.a(a),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp_0 (\fd_prim_array[0].rst_comp.fdre_comp ),
        .\fd_prim_array[0].rst_comp.fdre_comp_1 (\fd_prim_array[0].rst_comp.fdre_comp_0 ),
        .x(x),
        .z_6(z_6),
        .z_7(z_7));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized0_553
   (a,
    x,
    z_7,
    clk,
    \fd_prim_array[0].set_comp.fdse_comp );
  output [0:0]a;
  output [0:0]x;
  input [0:0]z_7;
  input clk;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]x;
  wire [0:0]z_7;

  design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized0_554 \has_latency.fd_array[1].reg_comp_1 
       (.a(a),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ),
        .x(x),
        .z_7(z_7));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized0_557
   (a,
    z_7,
    clk);
  output [0:0]a;
  input [0:0]z_7;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_7;

  design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized0_558 \has_latency.fd_array[1].reg_comp_1 
       (.a(a),
        .clk(clk),
        .z_7(z_7));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized0_57
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized0_58 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized0_571
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized0_572 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized0_575
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized0_576 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp_0 (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized0_580
   (a,
    x,
    z_6,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp );
  output [0:0]a;
  output [0:0]x;
  input [0:0]z_6;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire [0:0]x;
  wire [0:0]z_6;

  design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized0_581 \has_latency.fd_array[1].reg_comp_1 
       (.a(a),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp_0 (\fd_prim_array[0].rst_comp.fdre_comp ),
        .x(x),
        .z_6(z_6));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized0_582
   (a,
    z_6,
    clk);
  output [0:0]a;
  input [0:0]z_6;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_6;

  design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized0_583 \has_latency.fd_array[1].reg_comp_1 
       (.a(a),
        .clk(clk),
        .z_6(z_6));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized0_584
   (a,
    z_7,
    clk);
  output [0:0]a;
  input [0:0]z_7;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_7;

  design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized0_585 \has_latency.fd_array[1].reg_comp_1 
       (.a(a),
        .clk(clk),
        .z_7(z_7));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized0_595
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized0_596 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp_0 (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized0_599
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized0_600 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized0_60
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized0_61 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp_0 (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized0_606
   (a,
    z_5,
    clk);
  output [0:0]a;
  input [0:0]z_5;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_5;

  design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized0_607 \has_latency.fd_array[1].reg_comp_1 
       (.a(a),
        .clk(clk),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized0_612
   (a,
    z_6,
    clk);
  output [0:0]a;
  input [0:0]z_6;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_6;

  design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized0_613 \has_latency.fd_array[1].reg_comp_1 
       (.a(a),
        .clk(clk),
        .z_6(z_6));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized0_62
   (a,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    z_9,
    clk,
    \fd_prim_array[0].set_comp.fdse_comp );
  output [0:0]a;
  output [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input [0:0]z_9;
  input clk;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]z_9;

  design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized0_63 \has_latency.fd_array[1].reg_comp_1 
       (.a(a),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp_0 (\fd_prim_array[0].rst_comp.fdre_comp ),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ),
        .z_9(z_9));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized0_623
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized0_624 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp_0 (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized0_627
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized0_628 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized0_630
   (x_x0,
    x,
    z_3,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp );
  output [0:0]x_x0;
  output [0:0]x;
  input [0:0]z_3;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_3;

  design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized0_631 \has_latency.fd_array[1].reg_comp_1 
       (.clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp_0 (\fd_prim_array[0].rst_comp.fdre_comp ),
        .x(x),
        .x_x0(x_x0),
        .z_3(z_3));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized0_64
   (a,
    z_9,
    clk);
  output [0:0]a;
  input [0:0]z_9;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_9;

  design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized0_65 \has_latency.fd_array[1].reg_comp_1 
       (.a(a),
        .clk(clk),
        .z_9(z_9));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized0_640
   (x_x0,
    z_4,
    clk);
  output [0:0]x_x0;
  input [0:0]z_4;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_4;

  design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized0_641 \has_latency.fd_array[1].reg_comp_1 
       (.clk(clk),
        .x_x0(x_x0),
        .z_4(z_4));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized0_66
   (a,
    z_9,
    clk);
  output [0:0]a;
  input [0:0]z_9;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_9;

  design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized0_67 \has_latency.fd_array[1].reg_comp_1 
       (.a(a),
        .clk(clk),
        .z_9(z_9));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized0_675
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized0_676 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized0_682
   (x_x0,
    x,
    z_5,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp );
  output [0:0]x_x0;
  output [0:0]x;
  input [0:0]z_5;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized0_683 \has_latency.fd_array[1].reg_comp_1 
       (.clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp_0 (\fd_prim_array[0].rst_comp.fdre_comp ),
        .x(x),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized0_686
   (x_x0,
    z_5,
    clk);
  output [0:0]x_x0;
  input [0:0]z_5;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized0_687 \has_latency.fd_array[1].reg_comp_1 
       (.clk(clk),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized0_693
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized0_694 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized0_697
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized0_698 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized0_701
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized0_702 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized0_705
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized0_706 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp_0 (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized0_71
   (a,
    z_10,
    clk);
  output [0:0]a;
  input [0:0]z_10;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_10;

  design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized0_72 \has_latency.fd_array[1].reg_comp_1 
       (.a(a),
        .clk(clk),
        .z_10(z_10));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized0_717
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized0_718 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp_0 (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized0_720
   (x_x0,
    z_5,
    clk);
  output [0:0]x_x0;
  input [0:0]z_5;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized0_721 \has_latency.fd_array[1].reg_comp_1 
       (.clk(clk),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized0_750
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized0_751 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized0_753
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized0_754 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized0_756
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized0_757 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp_0 (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized0_758
   (x_x0,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    z_9,
    clk,
    \fd_prim_array[0].set_comp.fdse_comp );
  output [0:0]x_x0;
  output [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input [0:0]z_9;
  input clk;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]x_x0;
  wire [0:0]z_9;

  design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized0_759 \has_latency.fd_array[1].reg_comp_1 
       (.clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp_0 (\fd_prim_array[0].rst_comp.fdre_comp ),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ),
        .x_x0(x_x0),
        .z_9(z_9));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized0_760
   (x_x0,
    z_9,
    clk);
  output [0:0]x_x0;
  input [0:0]z_9;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_9;

  design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized0_761 \has_latency.fd_array[1].reg_comp_1 
       (.clk(clk),
        .x_x0(x_x0),
        .z_9(z_9));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized0_777
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized0_778 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized0_780
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized0_781 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized0_783
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized0_784 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized0_785
   (a,
    x,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    z_6,
    clk,
    z_7,
    \fd_prim_array[0].set_comp.fdse_comp );
  output [0:0]a;
  output [0:0]x;
  output [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input [0:0]z_6;
  input clk;
  input [0:0]z_7;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]x;
  wire [0:0]z_6;
  wire [0:0]z_7;

  design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized0_786 \has_latency.fd_array[1].reg_comp_1 
       (.a(a),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp_0 (\fd_prim_array[0].rst_comp.fdre_comp ),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ),
        .x(x),
        .z_6(z_6),
        .z_7(z_7));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized0_798
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized0_799 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized0_8
   (x_x0,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    z_4,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp_0 );
  output [0:0]x_x0;
  output [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input [0:0]z_4;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;

  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;
  wire [0:0]x_x0;
  wire [0:0]z_4;

  design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized0_9 \has_latency.fd_array[1].reg_comp_1 
       (.clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp_0 (\fd_prim_array[0].rst_comp.fdre_comp ),
        .\fd_prim_array[0].rst_comp.fdre_comp_1 (\fd_prim_array[0].rst_comp.fdre_comp_0 ),
        .x_x0(x_x0),
        .z_4(z_4));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized0_802
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized0_803 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized0_809
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized0_810 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp_0 (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized0_81
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized0_82 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized0_812
   (a,
    x,
    z_6,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp );
  output [0:0]a;
  output [0:0]x;
  input [0:0]z_6;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire [0:0]x;
  wire [0:0]z_6;

  design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized0_813 \has_latency.fd_array[1].reg_comp_1 
       (.a(a),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp_0 (\fd_prim_array[0].rst_comp.fdre_comp ),
        .x(x),
        .z_6(z_6));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized0_816
   (a,
    z_6,
    clk);
  output [0:0]a;
  input [0:0]z_6;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_6;

  design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized0_817 \has_latency.fd_array[1].reg_comp_1 
       (.a(a),
        .clk(clk),
        .z_6(z_6));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized0_825
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized0_826 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized0_833
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized0_834 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized0_835
   (a,
    x,
    z_5,
    clk,
    \fd_prim_array[0].set_comp.fdse_comp );
  output [0:0]a;
  output [0:0]x;
  input [0:0]z_5;
  input clk;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]x;
  wire [0:0]z_5;

  design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized0_836 \has_latency.fd_array[1].reg_comp_1 
       (.a(a),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ),
        .x(x),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized0_842
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized0_843 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp_0 (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized0_852
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized0_853 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized0_860
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized0_861 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized0_870
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized0_871 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp_0 (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized0_88
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized0_89 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized0_92
   (a,
    x,
    z_7,
    clk,
    \fd_prim_array[0].set_comp.fdse_comp );
  output [0:0]a;
  output [0:0]x;
  input [0:0]z_7;
  input clk;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]x;
  wire [0:0]z_7;

  design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized0_93 \has_latency.fd_array[1].reg_comp_1 
       (.a(a),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ),
        .x(x),
        .z_7(z_7));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized0_94
   (a,
    x,
    z_7,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp );
  output [0:0]a;
  output [0:0]x;
  input [0:0]z_7;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire [0:0]x;
  wire [0:0]z_7;

  design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized0_95 \has_latency.fd_array[1].reg_comp_1 
       (.a(a),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp_0 (\fd_prim_array[0].rst_comp.fdre_comp ),
        .x(x),
        .z_7(z_7));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized0_96
   (a,
    z_7,
    clk);
  output [0:0]a;
  input [0:0]z_7;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_7;

  design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized0_97 \has_latency.fd_array[1].reg_comp_1 
       (.a(a),
        .clk(clk),
        .z_7(z_7));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized1
   (x_x0,
    x,
    z_5,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp );
  output [0:0]x_x0;
  output [0:0]x;
  input [0:0]z_5;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized1 \has_latency.fd_array[1].reg_comp_1 
       (.clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ),
        .x(x),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized1_103
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized1_104 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized1_110
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized1_111 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized1_117
   (x_x0,
    x,
    z_6,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp );
  output [0:0]x_x0;
  output [0:0]x;
  input [0:0]z_6;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_6;

  design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized1_118 \has_latency.fd_array[1].reg_comp_1 
       (.clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ),
        .x(x),
        .x_x0(x_x0),
        .z_6(z_6));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized1_12
   (x_x0,
    z_5,
    clk);
  output [0:0]x_x0;
  input [0:0]z_5;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized1_13 \has_latency.fd_array[1].reg_comp_1 
       (.clk(clk),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized1_121
   (x_x0,
    z_6,
    clk);
  output [0:0]x_x0;
  input [0:0]z_6;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_6;

  design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized1_122 \has_latency.fd_array[1].reg_comp_1 
       (.clk(clk),
        .x_x0(x_x0),
        .z_6(z_6));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized1_130
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized1_131 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized1_134
   (D,
    \fd_prim_array[0].set_comp.fdse_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized1_135 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp_0 (\fd_prim_array[0].set_comp.fdse_comp ));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized1_14
   (x_x0,
    z_5,
    clk);
  output [0:0]x_x0;
  input [0:0]z_5;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized1_15 \has_latency.fd_array[1].reg_comp_1 
       (.clk(clk),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized1_143
   (a,
    z_5,
    clk);
  output [0:0]a;
  input [0:0]z_5;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_5;

  design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized1_144 \has_latency.fd_array[1].reg_comp_1 
       (.a(a),
        .clk(clk),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized1_157
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized1_158 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized1_16
   (x_x0,
    z_5,
    clk);
  output [0:0]x_x0;
  input [0:0]z_5;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized1_17 \has_latency.fd_array[1].reg_comp_1 
       (.clk(clk),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized1_161
   (D,
    \fd_prim_array[0].set_comp.fdse_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized1_162 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp_0 (\fd_prim_array[0].set_comp.fdse_comp ));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized1_167
   (a,
    x,
    z_3,
    clk,
    \fd_prim_array[0].set_comp.fdse_comp );
  output [0:0]a;
  output [0:0]x;
  input [0:0]z_3;
  input clk;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]x;
  wire [0:0]z_3;

  design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized1_168 \has_latency.fd_array[1].reg_comp_1 
       (.a(a),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp_0 (\fd_prim_array[0].set_comp.fdse_comp ),
        .x(x),
        .z_3(z_3));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized1_171
   (a,
    z_3,
    clk);
  output [0:0]a;
  input [0:0]z_3;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_3;

  design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized1_172 \has_latency.fd_array[1].reg_comp_1 
       (.a(a),
        .clk(clk),
        .z_3(z_3));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized1_176
   (a,
    z_4,
    clk);
  output [0:0]a;
  input [0:0]z_4;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_4;

  design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized1_177 \has_latency.fd_array[1].reg_comp_1 
       (.a(a),
        .clk(clk),
        .z_4(z_4));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized1_207
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized1_208 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized1_212
   (x_x0,
    x,
    z_5,
    clk,
    \fd_prim_array[0].set_comp.fdse_comp );
  output [0:0]x_x0;
  output [0:0]x;
  input [0:0]z_5;
  input clk;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized1_213 \has_latency.fd_array[1].reg_comp_1 
       (.clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp_0 (\fd_prim_array[0].set_comp.fdse_comp ),
        .x(x),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized1_216
   (x_x0,
    z_5,
    clk);
  output [0:0]x_x0;
  input [0:0]z_5;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized1_217 \has_latency.fd_array[1].reg_comp_1 
       (.clk(clk),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized1_218
   (x_x0,
    z_5,
    clk);
  output [0:0]x_x0;
  input [0:0]z_5;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized1_219 \has_latency.fd_array[1].reg_comp_1 
       (.clk(clk),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized1_225
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized1_226 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized1_240
   (D,
    \fd_prim_array[0].set_comp.fdse_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized1_241 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp_0 (\fd_prim_array[0].set_comp.fdse_comp ));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized1_251
   (x_x0,
    z_5,
    clk);
  output [0:0]x_x0;
  input [0:0]z_5;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized1_252 \has_latency.fd_array[1].reg_comp_1 
       (.clk(clk),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized1_27
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized1_28 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized1_287
   (a,
    \fd_prim_array[0].set_comp.fdse_comp ,
    z_9,
    clk,
    \fd_prim_array[0].set_comp.fdse_comp_0 );
  output [0:0]a;
  output [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  input [0:0]z_9;
  input clk;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp_0 ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp_0 ;
  wire [0:0]z_9;

  design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized1_288 \has_latency.fd_array[1].reg_comp_1 
       (.a(a),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp_0 (\fd_prim_array[0].set_comp.fdse_comp ),
        .\fd_prim_array[0].set_comp.fdse_comp_1 (\fd_prim_array[0].set_comp.fdse_comp_0 ),
        .z_9(z_9));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized1_294
   (D,
    \fd_prim_array[0].set_comp.fdse_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized1_295 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp_0 (\fd_prim_array[0].set_comp.fdse_comp ));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized1_296
   (a,
    z_10,
    clk);
  output [0:0]a;
  input [0:0]z_10;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_10;

  design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized1_297 \has_latency.fd_array[1].reg_comp_1 
       (.a(a),
        .clk(clk),
        .z_10(z_10));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized1_303
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized1_304 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized1_317
   (a,
    x,
    \fd_prim_array[0].set_comp.fdse_comp ,
    z_6,
    clk,
    z_7,
    \fd_prim_array[0].set_comp.fdse_comp_0 );
  output [0:0]a;
  output [0:0]x;
  output [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  input [0:0]z_6;
  input clk;
  input [0:0]z_7;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp_0 ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp_0 ;
  wire [0:0]x;
  wire [0:0]z_6;
  wire [0:0]z_7;

  design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized1_318 \has_latency.fd_array[1].reg_comp_1 
       (.a(a),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp_0 (\fd_prim_array[0].set_comp.fdse_comp ),
        .\fd_prim_array[0].set_comp.fdse_comp_1 (\fd_prim_array[0].set_comp.fdse_comp_0 ),
        .x(x),
        .z_6(z_6),
        .z_7(z_7));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized1_319
   (a,
    x,
    z_7,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp );
  output [0:0]a;
  output [0:0]x;
  input [0:0]z_7;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire [0:0]x;
  wire [0:0]z_7;

  design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized1_320 \has_latency.fd_array[1].reg_comp_1 
       (.a(a),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ),
        .x(x),
        .z_7(z_7));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized1_321
   (a,
    x,
    z_7,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp );
  output [0:0]a;
  output [0:0]x;
  input [0:0]z_7;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire [0:0]x;
  wire [0:0]z_7;

  design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized1_322 \has_latency.fd_array[1].reg_comp_1 
       (.a(a),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ),
        .x(x),
        .z_7(z_7));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized1_323
   (a,
    z_7,
    clk);
  output [0:0]a;
  input [0:0]z_7;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_7;

  design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized1_324 \has_latency.fd_array[1].reg_comp_1 
       (.a(a),
        .clk(clk),
        .z_7(z_7));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized1_338
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized1_339 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized1_34
   (D,
    \fd_prim_array[0].set_comp.fdse_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized1_35 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp_0 (\fd_prim_array[0].set_comp.fdse_comp ));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized1_345
   (a,
    x,
    z_6,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp );
  output [0:0]a;
  output [0:0]x;
  input [0:0]z_6;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire [0:0]x;
  wire [0:0]z_6;

  design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized1_346 \has_latency.fd_array[1].reg_comp_1 
       (.a(a),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ),
        .x(x),
        .z_6(z_6));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized1_349
   (a,
    z_6,
    clk);
  output [0:0]a;
  input [0:0]z_6;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_6;

  design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized1_350 \has_latency.fd_array[1].reg_comp_1 
       (.a(a),
        .clk(clk),
        .z_6(z_6));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized1_351
   (a,
    z_7,
    clk);
  output [0:0]a;
  input [0:0]z_7;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_7;

  design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized1_352 \has_latency.fd_array[1].reg_comp_1 
       (.a(a),
        .clk(clk),
        .z_7(z_7));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized1_362
   (D,
    \fd_prim_array[0].set_comp.fdse_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized1_363 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp_0 (\fd_prim_array[0].set_comp.fdse_comp ));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized1_373
   (x_x0,
    z_5,
    clk);
  output [0:0]x_x0;
  input [0:0]z_5;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized1_374 \has_latency.fd_array[1].reg_comp_1 
       (.clk(clk),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized1_390
   (D,
    \fd_prim_array[0].set_comp.fdse_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized1_391 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp_0 (\fd_prim_array[0].set_comp.fdse_comp ));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized1_397
   (a,
    x,
    z_3,
    clk,
    \fd_prim_array[0].set_comp.fdse_comp );
  output [0:0]a;
  output [0:0]x;
  input [0:0]z_3;
  input clk;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]x;
  wire [0:0]z_3;

  design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized1_398 \has_latency.fd_array[1].reg_comp_1 
       (.a(a),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp_0 (\fd_prim_array[0].set_comp.fdse_comp ),
        .x(x),
        .z_3(z_3));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized1_399
   (a,
    z_3,
    clk);
  output [0:0]a;
  input [0:0]z_3;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_3;

  design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized1_400 \has_latency.fd_array[1].reg_comp_1 
       (.a(a),
        .clk(clk),
        .z_3(z_3));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized1_401
   (a,
    z_3,
    clk);
  output [0:0]a;
  input [0:0]z_3;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_3;

  design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized1_402 \has_latency.fd_array[1].reg_comp_1 
       (.a(a),
        .clk(clk),
        .z_3(z_3));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized1_407
   (a,
    z_4,
    clk);
  output [0:0]a;
  input [0:0]z_4;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_4;

  design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized1_408 \has_latency.fd_array[1].reg_comp_1 
       (.a(a),
        .clk(clk),
        .z_4(z_4));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized1_442
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized1_443 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized1_445
   (x_x0,
    \fd_prim_array[0].set_comp.fdse_comp ,
    z_4,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp );
  output [0:0]x_x0;
  output [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  input [0:0]z_4;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]x_x0;
  wire [0:0]z_4;

  design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized1_446 \has_latency.fd_array[1].reg_comp_1 
       (.clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ),
        .\fd_prim_array[0].set_comp.fdse_comp_0 (\fd_prim_array[0].set_comp.fdse_comp ),
        .x_x0(x_x0),
        .z_4(z_4));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized1_447
   (x_x0,
    x,
    z_5,
    clk,
    \fd_prim_array[0].set_comp.fdse_comp );
  output [0:0]x_x0;
  output [0:0]x;
  input [0:0]z_5;
  input clk;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized1_448 \has_latency.fd_array[1].reg_comp_1 
       (.clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp_0 (\fd_prim_array[0].set_comp.fdse_comp ),
        .x(x),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized1_449
   (x_x0,
    x,
    z_5,
    clk,
    \fd_prim_array[0].set_comp.fdse_comp );
  output [0:0]x_x0;
  output [0:0]x;
  input [0:0]z_5;
  input clk;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized1_450 \has_latency.fd_array[1].reg_comp_1 
       (.clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp_0 (\fd_prim_array[0].set_comp.fdse_comp ),
        .x(x),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized1_451
   (x_x0,
    z_5,
    clk);
  output [0:0]x_x0;
  input [0:0]z_5;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized1_452 \has_latency.fd_array[1].reg_comp_1 
       (.clk(clk),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized1_455
   (x_x0,
    z_5,
    clk);
  output [0:0]x_x0;
  input [0:0]z_5;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized1_456 \has_latency.fd_array[1].reg_comp_1 
       (.clk(clk),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized1_460
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized1_461 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized1_468
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized1_469 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized1_471
   (D,
    \fd_prim_array[0].set_comp.fdse_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized1_472 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp_0 (\fd_prim_array[0].set_comp.fdse_comp ));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized1_485
   (x_x0,
    z_5,
    clk);
  output [0:0]x_x0;
  input [0:0]z_5;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized1_486 \has_latency.fd_array[1].reg_comp_1 
       (.clk(clk),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized1_515
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized1_516 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized1_518
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized1_519 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized1_527
   (a,
    z_9,
    clk);
  output [0:0]a;
  input [0:0]z_9;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_9;

  design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized1_528 \has_latency.fd_array[1].reg_comp_1 
       (.a(a),
        .clk(clk),
        .z_9(z_9));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized1_532
   (a,
    z_10,
    clk);
  output [0:0]a;
  input [0:0]z_10;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_10;

  design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized1_533 \has_latency.fd_array[1].reg_comp_1 
       (.a(a),
        .clk(clk),
        .z_10(z_10));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized1_54
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized1_55 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized1_546
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized1_547 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized1_549
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized1_550 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized1_555
   (a,
    x,
    z_7,
    clk,
    \fd_prim_array[0].set_comp.fdse_comp );
  output [0:0]a;
  output [0:0]x;
  input [0:0]z_7;
  input clk;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]x;
  wire [0:0]z_7;

  design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized1_556 \has_latency.fd_array[1].reg_comp_1 
       (.a(a),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp_0 (\fd_prim_array[0].set_comp.fdse_comp ),
        .x(x),
        .z_7(z_7));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized1_564
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized1_565 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized1_567
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized1_568 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized1_578
   (a,
    x,
    z_6,
    clk,
    \fd_prim_array[0].set_comp.fdse_comp );
  output [0:0]a;
  output [0:0]x;
  input [0:0]z_6;
  input clk;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]x;
  wire [0:0]z_6;

  design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized1_579 \has_latency.fd_array[1].reg_comp_1 
       (.a(a),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp_0 (\fd_prim_array[0].set_comp.fdse_comp ),
        .x(x),
        .z_6(z_6));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized1_591
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized1_592 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized1_602
   (a,
    x,
    z_5,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp );
  output [0:0]a;
  output [0:0]x;
  input [0:0]z_5;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire [0:0]x;
  wire [0:0]z_5;

  design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized1_603 \has_latency.fd_array[1].reg_comp_1 
       (.a(a),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ),
        .x(x),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized1_604
   (a,
    z_5,
    clk);
  output [0:0]a;
  input [0:0]z_5;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_5;

  design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized1_605 \has_latency.fd_array[1].reg_comp_1 
       (.a(a),
        .clk(clk),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized1_609
   (D,
    \fd_prim_array[0].set_comp.fdse_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized1_610 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp_0 (\fd_prim_array[0].set_comp.fdse_comp ));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized1_619
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized1_620 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized1_632
   (x_x0,
    z_3,
    clk);
  output [0:0]x_x0;
  input [0:0]z_3;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_3;

  design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized1_633 \has_latency.fd_array[1].reg_comp_1 
       (.clk(clk),
        .x_x0(x_x0),
        .z_3(z_3));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized1_634
   (x_x0,
    z_3,
    clk);
  output [0:0]x_x0;
  input [0:0]z_3;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_3;

  design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized1_635 \has_latency.fd_array[1].reg_comp_1 
       (.clk(clk),
        .x_x0(x_x0),
        .z_3(z_3));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized1_637
   (D,
    \fd_prim_array[0].set_comp.fdse_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized1_638 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp_0 (\fd_prim_array[0].set_comp.fdse_comp ));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized1_678
   (x_x0,
    \fd_prim_array[0].set_comp.fdse_comp ,
    z_4,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp );
  output [0:0]x_x0;
  output [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  input [0:0]z_4;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]x_x0;
  wire [0:0]z_4;

  design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized1_679 \has_latency.fd_array[1].reg_comp_1 
       (.clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ),
        .\fd_prim_array[0].set_comp.fdse_comp_0 (\fd_prim_array[0].set_comp.fdse_comp ),
        .x_x0(x_x0),
        .z_4(z_4));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized1_680
   (x_x0,
    x,
    z_5,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp );
  output [0:0]x_x0;
  output [0:0]x;
  input [0:0]z_5;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized1_681 \has_latency.fd_array[1].reg_comp_1 
       (.clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ),
        .x(x),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized1_684
   (x_x0,
    z_5,
    clk);
  output [0:0]x_x0;
  input [0:0]z_5;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized1_685 \has_latency.fd_array[1].reg_comp_1 
       (.clk(clk),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized1_688
   (x_x0,
    z_5,
    clk);
  output [0:0]x_x0;
  input [0:0]z_5;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized1_689 \has_latency.fd_array[1].reg_comp_1 
       (.clk(clk),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized1_69
   (D,
    \fd_prim_array[0].set_comp.fdse_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized1_70 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp_0 (\fd_prim_array[0].set_comp.fdse_comp ));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized1_690
   (x_x0,
    z_5,
    clk);
  output [0:0]x_x0;
  input [0:0]z_5;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized1_691 \has_latency.fd_array[1].reg_comp_1 
       (.clk(clk),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized1_709
   (D,
    \fd_prim_array[0].set_comp.fdse_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized1_710 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp_0 (\fd_prim_array[0].set_comp.fdse_comp ));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized1_713
   (D,
    \fd_prim_array[0].set_comp.fdse_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized1_714 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp_0 (\fd_prim_array[0].set_comp.fdse_comp ));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized1_762
   (x_x0,
    z_9,
    clk);
  output [0:0]x_x0;
  input [0:0]z_9;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_9;

  design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized1_763 \has_latency.fd_array[1].reg_comp_1 
       (.clk(clk),
        .x_x0(x_x0),
        .z_9(z_9));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized1_765
   (D,
    \fd_prim_array[0].set_comp.fdse_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized1_766 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp_0 (\fd_prim_array[0].set_comp.fdse_comp ));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized1_767
   (x_x0,
    z_10,
    clk);
  output [0:0]x_x0;
  input [0:0]z_10;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_10;

  design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized1_768 \has_latency.fd_array[1].reg_comp_1 
       (.clk(clk),
        .x_x0(x_x0),
        .z_10(z_10));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized1_774
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized1_775 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized1_78
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized1_79 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized1_787
   (a,
    x,
    z_7,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp );
  output [0:0]a;
  output [0:0]x;
  input [0:0]z_7;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire [0:0]x;
  wire [0:0]z_7;

  design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized1_788 \has_latency.fd_array[1].reg_comp_1 
       (.a(a),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ),
        .x(x),
        .z_7(z_7));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized1_789
   (a,
    x,
    z_7,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp );
  output [0:0]a;
  output [0:0]x;
  input [0:0]z_7;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire [0:0]x;
  wire [0:0]z_7;

  design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized1_790 \has_latency.fd_array[1].reg_comp_1 
       (.a(a),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ),
        .x(x),
        .z_7(z_7));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized1_791
   (a,
    z_7,
    clk);
  output [0:0]a;
  input [0:0]z_7;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_7;

  design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized1_792 \has_latency.fd_array[1].reg_comp_1 
       (.a(a),
        .clk(clk),
        .z_7(z_7));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized1_805
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized1_806 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized1_814
   (a,
    x,
    z_6,
    clk,
    \fd_prim_array[0].set_comp.fdse_comp );
  output [0:0]a;
  output [0:0]x;
  input [0:0]z_6;
  input clk;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]x;
  wire [0:0]z_6;

  design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized1_815 \has_latency.fd_array[1].reg_comp_1 
       (.a(a),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp_0 (\fd_prim_array[0].set_comp.fdse_comp ),
        .x(x),
        .z_6(z_6));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized1_818
   (a,
    z_7,
    clk);
  output [0:0]a;
  input [0:0]z_7;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_7;

  design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized1_819 \has_latency.fd_array[1].reg_comp_1 
       (.a(a),
        .clk(clk),
        .z_7(z_7));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized1_829
   (D,
    \fd_prim_array[0].set_comp.fdse_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized1_830 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp_0 (\fd_prim_array[0].set_comp.fdse_comp ));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized1_837
   (a,
    z_5,
    clk);
  output [0:0]a;
  input [0:0]z_5;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_5;

  design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized1_838 \has_latency.fd_array[1].reg_comp_1 
       (.a(a),
        .clk(clk),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized1_839
   (a,
    z_5,
    clk);
  output [0:0]a;
  input [0:0]z_5;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_5;

  design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized1_840 \has_latency.fd_array[1].reg_comp_1 
       (.a(a),
        .clk(clk),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized1_84
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized1_85 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized1_845
   (a,
    z_6,
    clk);
  output [0:0]a;
  input [0:0]z_6;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_6;

  design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized1_846 \has_latency.fd_array[1].reg_comp_1 
       (.a(a),
        .clk(clk),
        .z_6(z_6));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized1_856
   (D,
    \fd_prim_array[0].set_comp.fdse_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized1_857 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp_0 (\fd_prim_array[0].set_comp.fdse_comp ));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized1_863
   (a,
    x,
    z_3,
    clk,
    \fd_prim_array[0].set_comp.fdse_comp );
  output [0:0]a;
  output [0:0]x;
  input [0:0]z_3;
  input clk;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]x;
  wire [0:0]z_3;

  design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized1_864 \has_latency.fd_array[1].reg_comp_1 
       (.a(a),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp_0 (\fd_prim_array[0].set_comp.fdse_comp ),
        .x(x),
        .z_3(z_3));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized1_865
   (a,
    z_3,
    clk);
  output [0:0]a;
  input [0:0]z_3;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_3;

  design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized1_866 \has_latency.fd_array[1].reg_comp_1 
       (.a(a),
        .clk(clk),
        .z_3(z_3));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized1_867
   (a,
    z_3,
    clk);
  output [0:0]a;
  input [0:0]z_3;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_3;

  design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized1_868 \has_latency.fd_array[1].reg_comp_1 
       (.a(a),
        .clk(clk),
        .z_3(z_3));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized1_873
   (a,
    z_4,
    clk);
  output [0:0]a;
  input [0:0]z_4;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_4;

  design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized1_874 \has_latency.fd_array[1].reg_comp_1 
       (.a(a),
        .clk(clk),
        .z_4(z_4));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module design_1_awgn_inv_mapping_0_0_synth_reg_w_init__parameterized1_90
   (a,
    x,
    \fd_prim_array[0].set_comp.fdse_comp ,
    z_6,
    clk,
    z_7,
    \fd_prim_array[0].set_comp.fdse_comp_0 );
  output [0:0]a;
  output [0:0]x;
  output [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  input [0:0]z_6;
  input clk;
  input [0:0]z_7;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp_0 ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp_0 ;
  wire [0:0]x;
  wire [0:0]z_6;
  wire [0:0]z_7;

  design_1_awgn_inv_mapping_0_0_single_reg_w_init__parameterized1_91 \has_latency.fd_array[1].reg_comp_1 
       (.a(a),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp_0 (\fd_prim_array[0].set_comp.fdse_comp ),
        .\fd_prim_array[0].set_comp.fdse_comp_1 (\fd_prim_array[0].set_comp.fdse_comp_0 ),
        .x(x),
        .z_6(z_6),
        .z_7(z_7));
endmodule

(* ORIG_REF_NAME = "sysgen_addsub_292791509b" *) 
module design_1_awgn_inv_mapping_0_0_sysgen_addsub_292791509b
   (A,
    a,
    S,
    b,
    clk);
  output [11:0]A;
  input [10:0]a;
  input [0:0]S;
  input [9:0]b;
  input clk;

  wire [11:0]A;
  wire [0:0]S;
  wire [10:0]a;
  wire [9:0]b;
  wire clk;
  wire \op_mem_91_20[0][11]_i_2_n_0 ;
  wire \op_mem_91_20[0][11]_i_4_n_0 ;
  wire \op_mem_91_20[0][11]_i_5_n_0 ;
  wire \op_mem_91_20[0][3]_i_2_n_0 ;
  wire \op_mem_91_20[0][3]_i_3_n_0 ;
  wire \op_mem_91_20[0][3]_i_4_n_0 ;
  wire \op_mem_91_20[0][3]_i_5_n_0 ;
  wire \op_mem_91_20[0][7]_i_2_n_0 ;
  wire \op_mem_91_20[0][7]_i_3_n_0 ;
  wire \op_mem_91_20[0][7]_i_4_n_0 ;
  wire \op_mem_91_20[0][7]_i_5_n_0 ;
  wire \op_mem_91_20_reg[0][11]_i_1_n_1 ;
  wire \op_mem_91_20_reg[0][11]_i_1_n_2 ;
  wire \op_mem_91_20_reg[0][11]_i_1_n_3 ;
  wire \op_mem_91_20_reg[0][11]_i_1_n_4 ;
  wire \op_mem_91_20_reg[0][11]_i_1_n_5 ;
  wire \op_mem_91_20_reg[0][11]_i_1_n_6 ;
  wire \op_mem_91_20_reg[0][11]_i_1_n_7 ;
  wire \op_mem_91_20_reg[0][3]_i_1_n_0 ;
  wire \op_mem_91_20_reg[0][3]_i_1_n_1 ;
  wire \op_mem_91_20_reg[0][3]_i_1_n_2 ;
  wire \op_mem_91_20_reg[0][3]_i_1_n_3 ;
  wire \op_mem_91_20_reg[0][3]_i_1_n_4 ;
  wire \op_mem_91_20_reg[0][3]_i_1_n_5 ;
  wire \op_mem_91_20_reg[0][3]_i_1_n_6 ;
  wire \op_mem_91_20_reg[0][3]_i_1_n_7 ;
  wire \op_mem_91_20_reg[0][7]_i_1_n_0 ;
  wire \op_mem_91_20_reg[0][7]_i_1_n_1 ;
  wire \op_mem_91_20_reg[0][7]_i_1_n_2 ;
  wire \op_mem_91_20_reg[0][7]_i_1_n_3 ;
  wire \op_mem_91_20_reg[0][7]_i_1_n_4 ;
  wire \op_mem_91_20_reg[0][7]_i_1_n_5 ;
  wire \op_mem_91_20_reg[0][7]_i_1_n_6 ;
  wire \op_mem_91_20_reg[0][7]_i_1_n_7 ;
  wire [3:3]\NLW_op_mem_91_20_reg[0][11]_i_1_CO_UNCONNECTED ;

  LUT1 #(
    .INIT(2'h1)) 
    \op_mem_91_20[0][11]_i_2 
       (.I0(a[10]),
        .O(\op_mem_91_20[0][11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][11]_i_4 
       (.I0(a[9]),
        .I1(b[9]),
        .O(\op_mem_91_20[0][11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][11]_i_5 
       (.I0(a[8]),
        .I1(b[8]),
        .O(\op_mem_91_20[0][11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][3]_i_2 
       (.I0(a[3]),
        .I1(b[3]),
        .O(\op_mem_91_20[0][3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][3]_i_3 
       (.I0(a[2]),
        .I1(b[2]),
        .O(\op_mem_91_20[0][3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][3]_i_4 
       (.I0(a[1]),
        .I1(b[1]),
        .O(\op_mem_91_20[0][3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][3]_i_5 
       (.I0(a[0]),
        .I1(b[0]),
        .O(\op_mem_91_20[0][3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][7]_i_2 
       (.I0(a[7]),
        .I1(b[7]),
        .O(\op_mem_91_20[0][7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][7]_i_3 
       (.I0(a[6]),
        .I1(b[6]),
        .O(\op_mem_91_20[0][7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][7]_i_4 
       (.I0(a[5]),
        .I1(b[5]),
        .O(\op_mem_91_20[0][7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][7]_i_5 
       (.I0(a[4]),
        .I1(b[4]),
        .O(\op_mem_91_20[0][7]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][0] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][3]_i_1_n_7 ),
        .Q(A[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][10] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][11]_i_1_n_5 ),
        .Q(A[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][11] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][11]_i_1_n_4 ),
        .Q(A[11]),
        .R(1'b0));
  CARRY4 \op_mem_91_20_reg[0][11]_i_1 
       (.CI(\op_mem_91_20_reg[0][7]_i_1_n_0 ),
        .CO({\NLW_op_mem_91_20_reg[0][11]_i_1_CO_UNCONNECTED [3],\op_mem_91_20_reg[0][11]_i_1_n_1 ,\op_mem_91_20_reg[0][11]_i_1_n_2 ,\op_mem_91_20_reg[0][11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\op_mem_91_20[0][11]_i_2_n_0 ,a[9:8]}),
        .O({\op_mem_91_20_reg[0][11]_i_1_n_4 ,\op_mem_91_20_reg[0][11]_i_1_n_5 ,\op_mem_91_20_reg[0][11]_i_1_n_6 ,\op_mem_91_20_reg[0][11]_i_1_n_7 }),
        .S({1'b1,S,\op_mem_91_20[0][11]_i_4_n_0 ,\op_mem_91_20[0][11]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][1] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][3]_i_1_n_6 ),
        .Q(A[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][2] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][3]_i_1_n_5 ),
        .Q(A[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][3] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][3]_i_1_n_4 ),
        .Q(A[3]),
        .R(1'b0));
  CARRY4 \op_mem_91_20_reg[0][3]_i_1 
       (.CI(1'b0),
        .CO({\op_mem_91_20_reg[0][3]_i_1_n_0 ,\op_mem_91_20_reg[0][3]_i_1_n_1 ,\op_mem_91_20_reg[0][3]_i_1_n_2 ,\op_mem_91_20_reg[0][3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(a[3:0]),
        .O({\op_mem_91_20_reg[0][3]_i_1_n_4 ,\op_mem_91_20_reg[0][3]_i_1_n_5 ,\op_mem_91_20_reg[0][3]_i_1_n_6 ,\op_mem_91_20_reg[0][3]_i_1_n_7 }),
        .S({\op_mem_91_20[0][3]_i_2_n_0 ,\op_mem_91_20[0][3]_i_3_n_0 ,\op_mem_91_20[0][3]_i_4_n_0 ,\op_mem_91_20[0][3]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][4] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][7]_i_1_n_7 ),
        .Q(A[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][5] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][7]_i_1_n_6 ),
        .Q(A[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][6] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][7]_i_1_n_5 ),
        .Q(A[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][7] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][7]_i_1_n_4 ),
        .Q(A[7]),
        .R(1'b0));
  CARRY4 \op_mem_91_20_reg[0][7]_i_1 
       (.CI(\op_mem_91_20_reg[0][3]_i_1_n_0 ),
        .CO({\op_mem_91_20_reg[0][7]_i_1_n_0 ,\op_mem_91_20_reg[0][7]_i_1_n_1 ,\op_mem_91_20_reg[0][7]_i_1_n_2 ,\op_mem_91_20_reg[0][7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(a[7:4]),
        .O({\op_mem_91_20_reg[0][7]_i_1_n_4 ,\op_mem_91_20_reg[0][7]_i_1_n_5 ,\op_mem_91_20_reg[0][7]_i_1_n_6 ,\op_mem_91_20_reg[0][7]_i_1_n_7 }),
        .S({\op_mem_91_20[0][7]_i_2_n_0 ,\op_mem_91_20[0][7]_i_3_n_0 ,\op_mem_91_20[0][7]_i_4_n_0 ,\op_mem_91_20[0][7]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][8] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][11]_i_1_n_7 ),
        .Q(A[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][9] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][11]_i_1_n_6 ),
        .Q(A[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "sysgen_addsub_f8a897f245" *) 
module design_1_awgn_inv_mapping_0_0_sysgen_addsub_f8a897f245
   (S,
    a,
    b,
    q,
    \op_mem_91_20_reg[0][10]_0 ,
    \op_mem_91_20_reg[0][10]_1 ,
    clk);
  output [0:0]S;
  output [10:0]a;
  input [0:0]b;
  input [9:0]q;
  input [0:0]\op_mem_91_20_reg[0][10]_0 ;
  input [8:0]\op_mem_91_20_reg[0][10]_1 ;
  input clk;

  wire [0:0]S;
  wire [10:0]a;
  wire [0:0]b;
  wire clk;
  wire [10:0]internal_s_69_5_addsub;
  wire \op_mem_91_20[0][10]_i_2_n_0 ;
  wire \op_mem_91_20[0][10]_i_4_n_0 ;
  wire \op_mem_91_20[0][3]_i_2_n_0 ;
  wire \op_mem_91_20[0][3]_i_3_n_0 ;
  wire \op_mem_91_20[0][3]_i_4_n_0 ;
  wire \op_mem_91_20[0][3]_i_5_n_0 ;
  wire \op_mem_91_20[0][7]_i_2_n_0 ;
  wire \op_mem_91_20[0][7]_i_3_n_0 ;
  wire \op_mem_91_20[0][7]_i_4_n_0 ;
  wire \op_mem_91_20[0][7]_i_5_n_0 ;
  wire [0:0]\op_mem_91_20_reg[0][10]_0 ;
  wire [8:0]\op_mem_91_20_reg[0][10]_1 ;
  wire \op_mem_91_20_reg[0][10]_i_1_n_2 ;
  wire \op_mem_91_20_reg[0][10]_i_1_n_3 ;
  wire \op_mem_91_20_reg[0][3]_i_1_n_0 ;
  wire \op_mem_91_20_reg[0][3]_i_1_n_1 ;
  wire \op_mem_91_20_reg[0][3]_i_1_n_2 ;
  wire \op_mem_91_20_reg[0][3]_i_1_n_3 ;
  wire \op_mem_91_20_reg[0][7]_i_1_n_0 ;
  wire \op_mem_91_20_reg[0][7]_i_1_n_1 ;
  wire \op_mem_91_20_reg[0][7]_i_1_n_2 ;
  wire \op_mem_91_20_reg[0][7]_i_1_n_3 ;
  wire [9:0]q;
  wire [3:2]\NLW_op_mem_91_20_reg[0][10]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_op_mem_91_20_reg[0][10]_i_1_O_UNCONNECTED ;

  LUT1 #(
    .INIT(2'h1)) 
    \op_mem_91_20[0][10]_i_2 
       (.I0(q[9]),
        .O(\op_mem_91_20[0][10]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][10]_i_4 
       (.I0(q[8]),
        .I1(\op_mem_91_20_reg[0][10]_1 [8]),
        .O(\op_mem_91_20[0][10]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][11]_i_3 
       (.I0(a[10]),
        .I1(b),
        .O(S));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][3]_i_2 
       (.I0(q[3]),
        .I1(\op_mem_91_20_reg[0][10]_1 [3]),
        .O(\op_mem_91_20[0][3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][3]_i_3 
       (.I0(q[2]),
        .I1(\op_mem_91_20_reg[0][10]_1 [2]),
        .O(\op_mem_91_20[0][3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][3]_i_4 
       (.I0(q[1]),
        .I1(\op_mem_91_20_reg[0][10]_1 [1]),
        .O(\op_mem_91_20[0][3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][3]_i_5 
       (.I0(q[0]),
        .I1(\op_mem_91_20_reg[0][10]_1 [0]),
        .O(\op_mem_91_20[0][3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][7]_i_2 
       (.I0(q[7]),
        .I1(\op_mem_91_20_reg[0][10]_1 [7]),
        .O(\op_mem_91_20[0][7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][7]_i_3 
       (.I0(q[6]),
        .I1(\op_mem_91_20_reg[0][10]_1 [6]),
        .O(\op_mem_91_20[0][7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][7]_i_4 
       (.I0(q[5]),
        .I1(\op_mem_91_20_reg[0][10]_1 [5]),
        .O(\op_mem_91_20[0][7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][7]_i_5 
       (.I0(q[4]),
        .I1(\op_mem_91_20_reg[0][10]_1 [4]),
        .O(\op_mem_91_20[0][7]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][0] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[0]),
        .Q(a[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][10] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[10]),
        .Q(a[10]),
        .R(1'b0));
  CARRY4 \op_mem_91_20_reg[0][10]_i_1 
       (.CI(\op_mem_91_20_reg[0][7]_i_1_n_0 ),
        .CO({\NLW_op_mem_91_20_reg[0][10]_i_1_CO_UNCONNECTED [3:2],\op_mem_91_20_reg[0][10]_i_1_n_2 ,\op_mem_91_20_reg[0][10]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\op_mem_91_20[0][10]_i_2_n_0 ,q[8]}),
        .O({\NLW_op_mem_91_20_reg[0][10]_i_1_O_UNCONNECTED [3],internal_s_69_5_addsub[10:8]}),
        .S({1'b0,1'b1,\op_mem_91_20_reg[0][10]_0 ,\op_mem_91_20[0][10]_i_4_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][1] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[1]),
        .Q(a[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][2] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[2]),
        .Q(a[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][3] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[3]),
        .Q(a[3]),
        .R(1'b0));
  CARRY4 \op_mem_91_20_reg[0][3]_i_1 
       (.CI(1'b0),
        .CO({\op_mem_91_20_reg[0][3]_i_1_n_0 ,\op_mem_91_20_reg[0][3]_i_1_n_1 ,\op_mem_91_20_reg[0][3]_i_1_n_2 ,\op_mem_91_20_reg[0][3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(q[3:0]),
        .O(internal_s_69_5_addsub[3:0]),
        .S({\op_mem_91_20[0][3]_i_2_n_0 ,\op_mem_91_20[0][3]_i_3_n_0 ,\op_mem_91_20[0][3]_i_4_n_0 ,\op_mem_91_20[0][3]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][4] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[4]),
        .Q(a[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][5] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[5]),
        .Q(a[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][6] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[6]),
        .Q(a[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][7] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[7]),
        .Q(a[7]),
        .R(1'b0));
  CARRY4 \op_mem_91_20_reg[0][7]_i_1 
       (.CI(\op_mem_91_20_reg[0][3]_i_1_n_0 ),
        .CO({\op_mem_91_20_reg[0][7]_i_1_n_0 ,\op_mem_91_20_reg[0][7]_i_1_n_1 ,\op_mem_91_20_reg[0][7]_i_1_n_2 ,\op_mem_91_20_reg[0][7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(q[7:4]),
        .O(internal_s_69_5_addsub[7:4]),
        .S({\op_mem_91_20[0][7]_i_2_n_0 ,\op_mem_91_20[0][7]_i_3_n_0 ,\op_mem_91_20[0][7]_i_4_n_0 ,\op_mem_91_20[0][7]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][8] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[8]),
        .Q(a[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][9] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[9]),
        .Q(a[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "sysgen_addsub_f8a897f245" *) 
module design_1_awgn_inv_mapping_0_0_sysgen_addsub_f8a897f245_0
   (b,
    q,
    S,
    \op_mem_91_20_reg[0][10]_0 ,
    clk);
  output [10:0]b;
  input [9:0]q;
  input [0:0]S;
  input [8:0]\op_mem_91_20_reg[0][10]_0 ;
  input clk;

  wire [0:0]S;
  wire [10:0]b;
  wire clk;
  wire \op_mem_91_20[0][10]_i_2_n_0 ;
  wire \op_mem_91_20[0][10]_i_4_n_0 ;
  wire \op_mem_91_20[0][3]_i_2_n_0 ;
  wire \op_mem_91_20[0][3]_i_3_n_0 ;
  wire \op_mem_91_20[0][3]_i_4_n_0 ;
  wire \op_mem_91_20[0][3]_i_5_n_0 ;
  wire \op_mem_91_20[0][7]_i_2_n_0 ;
  wire \op_mem_91_20[0][7]_i_3_n_0 ;
  wire \op_mem_91_20[0][7]_i_4_n_0 ;
  wire \op_mem_91_20[0][7]_i_5_n_0 ;
  wire [8:0]\op_mem_91_20_reg[0][10]_0 ;
  wire \op_mem_91_20_reg[0][10]_i_1_n_2 ;
  wire \op_mem_91_20_reg[0][10]_i_1_n_3 ;
  wire \op_mem_91_20_reg[0][10]_i_1_n_5 ;
  wire \op_mem_91_20_reg[0][10]_i_1_n_6 ;
  wire \op_mem_91_20_reg[0][10]_i_1_n_7 ;
  wire \op_mem_91_20_reg[0][3]_i_1_n_0 ;
  wire \op_mem_91_20_reg[0][3]_i_1_n_1 ;
  wire \op_mem_91_20_reg[0][3]_i_1_n_2 ;
  wire \op_mem_91_20_reg[0][3]_i_1_n_3 ;
  wire \op_mem_91_20_reg[0][3]_i_1_n_4 ;
  wire \op_mem_91_20_reg[0][3]_i_1_n_5 ;
  wire \op_mem_91_20_reg[0][3]_i_1_n_6 ;
  wire \op_mem_91_20_reg[0][3]_i_1_n_7 ;
  wire \op_mem_91_20_reg[0][7]_i_1_n_0 ;
  wire \op_mem_91_20_reg[0][7]_i_1_n_1 ;
  wire \op_mem_91_20_reg[0][7]_i_1_n_2 ;
  wire \op_mem_91_20_reg[0][7]_i_1_n_3 ;
  wire \op_mem_91_20_reg[0][7]_i_1_n_4 ;
  wire \op_mem_91_20_reg[0][7]_i_1_n_5 ;
  wire \op_mem_91_20_reg[0][7]_i_1_n_6 ;
  wire \op_mem_91_20_reg[0][7]_i_1_n_7 ;
  wire [9:0]q;
  wire [3:2]\NLW_op_mem_91_20_reg[0][10]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_op_mem_91_20_reg[0][10]_i_1_O_UNCONNECTED ;

  LUT1 #(
    .INIT(2'h1)) 
    \op_mem_91_20[0][10]_i_2 
       (.I0(q[9]),
        .O(\op_mem_91_20[0][10]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][10]_i_4 
       (.I0(q[8]),
        .I1(\op_mem_91_20_reg[0][10]_0 [8]),
        .O(\op_mem_91_20[0][10]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][3]_i_2 
       (.I0(q[3]),
        .I1(\op_mem_91_20_reg[0][10]_0 [3]),
        .O(\op_mem_91_20[0][3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][3]_i_3 
       (.I0(q[2]),
        .I1(\op_mem_91_20_reg[0][10]_0 [2]),
        .O(\op_mem_91_20[0][3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][3]_i_4 
       (.I0(q[1]),
        .I1(\op_mem_91_20_reg[0][10]_0 [1]),
        .O(\op_mem_91_20[0][3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][3]_i_5 
       (.I0(q[0]),
        .I1(\op_mem_91_20_reg[0][10]_0 [0]),
        .O(\op_mem_91_20[0][3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][7]_i_2 
       (.I0(q[7]),
        .I1(\op_mem_91_20_reg[0][10]_0 [7]),
        .O(\op_mem_91_20[0][7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][7]_i_3 
       (.I0(q[6]),
        .I1(\op_mem_91_20_reg[0][10]_0 [6]),
        .O(\op_mem_91_20[0][7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][7]_i_4 
       (.I0(q[5]),
        .I1(\op_mem_91_20_reg[0][10]_0 [5]),
        .O(\op_mem_91_20[0][7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][7]_i_5 
       (.I0(q[4]),
        .I1(\op_mem_91_20_reg[0][10]_0 [4]),
        .O(\op_mem_91_20[0][7]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][0] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][3]_i_1_n_7 ),
        .Q(b[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][10] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][10]_i_1_n_5 ),
        .Q(b[10]),
        .R(1'b0));
  CARRY4 \op_mem_91_20_reg[0][10]_i_1 
       (.CI(\op_mem_91_20_reg[0][7]_i_1_n_0 ),
        .CO({\NLW_op_mem_91_20_reg[0][10]_i_1_CO_UNCONNECTED [3:2],\op_mem_91_20_reg[0][10]_i_1_n_2 ,\op_mem_91_20_reg[0][10]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\op_mem_91_20[0][10]_i_2_n_0 ,q[8]}),
        .O({\NLW_op_mem_91_20_reg[0][10]_i_1_O_UNCONNECTED [3],\op_mem_91_20_reg[0][10]_i_1_n_5 ,\op_mem_91_20_reg[0][10]_i_1_n_6 ,\op_mem_91_20_reg[0][10]_i_1_n_7 }),
        .S({1'b0,1'b1,S,\op_mem_91_20[0][10]_i_4_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][1] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][3]_i_1_n_6 ),
        .Q(b[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][2] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][3]_i_1_n_5 ),
        .Q(b[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][3] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][3]_i_1_n_4 ),
        .Q(b[3]),
        .R(1'b0));
  CARRY4 \op_mem_91_20_reg[0][3]_i_1 
       (.CI(1'b0),
        .CO({\op_mem_91_20_reg[0][3]_i_1_n_0 ,\op_mem_91_20_reg[0][3]_i_1_n_1 ,\op_mem_91_20_reg[0][3]_i_1_n_2 ,\op_mem_91_20_reg[0][3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(q[3:0]),
        .O({\op_mem_91_20_reg[0][3]_i_1_n_4 ,\op_mem_91_20_reg[0][3]_i_1_n_5 ,\op_mem_91_20_reg[0][3]_i_1_n_6 ,\op_mem_91_20_reg[0][3]_i_1_n_7 }),
        .S({\op_mem_91_20[0][3]_i_2_n_0 ,\op_mem_91_20[0][3]_i_3_n_0 ,\op_mem_91_20[0][3]_i_4_n_0 ,\op_mem_91_20[0][3]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][4] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][7]_i_1_n_7 ),
        .Q(b[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][5] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][7]_i_1_n_6 ),
        .Q(b[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][6] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][7]_i_1_n_5 ),
        .Q(b[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][7] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][7]_i_1_n_4 ),
        .Q(b[7]),
        .R(1'b0));
  CARRY4 \op_mem_91_20_reg[0][7]_i_1 
       (.CI(\op_mem_91_20_reg[0][3]_i_1_n_0 ),
        .CO({\op_mem_91_20_reg[0][7]_i_1_n_0 ,\op_mem_91_20_reg[0][7]_i_1_n_1 ,\op_mem_91_20_reg[0][7]_i_1_n_2 ,\op_mem_91_20_reg[0][7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(q[7:4]),
        .O({\op_mem_91_20_reg[0][7]_i_1_n_4 ,\op_mem_91_20_reg[0][7]_i_1_n_5 ,\op_mem_91_20_reg[0][7]_i_1_n_6 ,\op_mem_91_20_reg[0][7]_i_1_n_7 }),
        .S({\op_mem_91_20[0][7]_i_2_n_0 ,\op_mem_91_20[0][7]_i_3_n_0 ,\op_mem_91_20[0][7]_i_4_n_0 ,\op_mem_91_20[0][7]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][8] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][10]_i_1_n_7 ),
        .Q(b[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][9] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][10]_i_1_n_6 ),
        .Q(b[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "sysgen_mux_58c779851f" *) 
module design_1_awgn_inv_mapping_0_0_sysgen_mux_58c779851f
   (b,
    snr);
  output [16:0]b;
  input [4:0]snr;

  wire [16:0]b;
  wire [4:0]snr;

  LUT5 #(
    .INIT(32'h88800000)) 
    \comp1.core_instance1_i_1 
       (.I0(snr[4]),
        .I1(snr[2]),
        .I2(snr[0]),
        .I3(snr[1]),
        .I4(snr[3]),
        .O(b[16]));
  LUT5 #(
    .INIT(32'hCDE09A17)) 
    \comp1.core_instance1_i_10 
       (.I0(snr[4]),
        .I1(snr[3]),
        .I2(snr[0]),
        .I3(snr[2]),
        .I4(snr[1]),
        .O(b[7]));
  LUT5 #(
    .INIT(32'h87F6FFE9)) 
    \comp1.core_instance1_i_11 
       (.I0(snr[4]),
        .I1(snr[3]),
        .I2(snr[2]),
        .I3(snr[0]),
        .I4(snr[1]),
        .O(b[6]));
  LUT5 #(
    .INIT(32'h0AC4148A)) 
    \comp1.core_instance1_i_12 
       (.I0(snr[4]),
        .I1(snr[3]),
        .I2(snr[0]),
        .I3(snr[1]),
        .I4(snr[2]),
        .O(b[5]));
  LUT5 #(
    .INIT(32'hB0084057)) 
    \comp1.core_instance1_i_13 
       (.I0(snr[4]),
        .I1(snr[3]),
        .I2(snr[0]),
        .I3(snr[2]),
        .I4(snr[1]),
        .O(b[4]));
  LUT5 #(
    .INIT(32'h493551C0)) 
    \comp1.core_instance1_i_14 
       (.I0(snr[4]),
        .I1(snr[3]),
        .I2(snr[2]),
        .I3(snr[1]),
        .I4(snr[0]),
        .O(b[3]));
  LUT5 #(
    .INIT(32'h425E0041)) 
    \comp1.core_instance1_i_15 
       (.I0(snr[4]),
        .I1(snr[3]),
        .I2(snr[2]),
        .I3(snr[0]),
        .I4(snr[1]),
        .O(b[2]));
  LUT5 #(
    .INIT(32'hC5D257EF)) 
    \comp1.core_instance1_i_16 
       (.I0(snr[4]),
        .I1(snr[3]),
        .I2(snr[2]),
        .I3(snr[1]),
        .I4(snr[0]),
        .O(b[1]));
  LUT5 #(
    .INIT(32'h23BB56E8)) 
    \comp1.core_instance1_i_17 
       (.I0(snr[4]),
        .I1(snr[3]),
        .I2(snr[1]),
        .I3(snr[2]),
        .I4(snr[0]),
        .O(b[0]));
  LUT5 #(
    .INIT(32'h02AAAAA8)) 
    \comp1.core_instance1_i_2 
       (.I0(snr[4]),
        .I1(snr[1]),
        .I2(snr[0]),
        .I3(snr[2]),
        .I4(snr[3]),
        .O(b[15]));
  LUT5 #(
    .INIT(32'h1F0FFF10)) 
    \comp1.core_instance1_i_3 
       (.I0(snr[1]),
        .I1(snr[0]),
        .I2(snr[4]),
        .I3(snr[3]),
        .I4(snr[2]),
        .O(b[14]));
  LUT5 #(
    .INIT(32'h9FF0A01F)) 
    \comp1.core_instance1_i_4 
       (.I0(snr[1]),
        .I1(snr[0]),
        .I2(snr[4]),
        .I3(snr[3]),
        .I4(snr[2]),
        .O(b[13]));
  LUT5 #(
    .INIT(32'h74C0BBB7)) 
    \comp1.core_instance1_i_5 
       (.I0(snr[0]),
        .I1(snr[4]),
        .I2(snr[1]),
        .I3(snr[3]),
        .I4(snr[2]),
        .O(b[12]));
  LUT5 #(
    .INIT(32'hF857E80A)) 
    \comp1.core_instance1_i_6 
       (.I0(snr[4]),
        .I1(snr[3]),
        .I2(snr[0]),
        .I3(snr[2]),
        .I4(snr[1]),
        .O(b[11]));
  LUT5 #(
    .INIT(32'hB87FBC22)) 
    \comp1.core_instance1_i_7 
       (.I0(snr[4]),
        .I1(snr[3]),
        .I2(snr[1]),
        .I3(snr[2]),
        .I4(snr[0]),
        .O(b[10]));
  LUT5 #(
    .INIT(32'hA61E7A8B)) 
    \comp1.core_instance1_i_8 
       (.I0(snr[4]),
        .I1(snr[3]),
        .I2(snr[2]),
        .I3(snr[0]),
        .I4(snr[1]),
        .O(b[9]));
  LUT5 #(
    .INIT(32'h1AE7D742)) 
    \comp1.core_instance1_i_9 
       (.I0(snr[4]),
        .I1(snr[2]),
        .I2(snr[3]),
        .I3(snr[0]),
        .I4(snr[1]),
        .O(b[8]));
endmodule

(* ORIG_REF_NAME = "sysgen_mux_8ec07b287d" *) 
module design_1_awgn_inv_mapping_0_0_sysgen_mux_8ec07b287d
   (A,
    q,
    douta,
    \pipe_22_22_reg[0][8]_0 ,
    \pipe_22_22_reg[0][8]_1 ,
    \pipe_22_22_reg[0][8]_2 ,
    \pipe_22_22_reg[0][8]_3 ,
    clk);
  output [8:0]A;
  input [8:0]q;
  input [2:0]douta;
  input [8:0]\pipe_22_22_reg[0][8]_0 ;
  input [8:0]\pipe_22_22_reg[0][8]_1 ;
  input [8:0]\pipe_22_22_reg[0][8]_2 ;
  input [8:0]\pipe_22_22_reg[0][8]_3 ;
  input clk;

  wire [8:0]A;
  wire clk;
  wire [2:0]douta;
  wire \pipe_22_22[0][0]_i_1_n_0 ;
  wire \pipe_22_22[0][1]_i_1_n_0 ;
  wire \pipe_22_22[0][2]_i_1_n_0 ;
  wire \pipe_22_22[0][3]_i_1_n_0 ;
  wire \pipe_22_22[0][4]_i_1_n_0 ;
  wire \pipe_22_22[0][5]_i_1_n_0 ;
  wire \pipe_22_22[0][6]_i_1_n_0 ;
  wire \pipe_22_22[0][7]_i_1_n_0 ;
  wire \pipe_22_22[0][8]_i_1_n_0 ;
  wire [8:0]\pipe_22_22_reg[0][8]_0 ;
  wire [8:0]\pipe_22_22_reg[0][8]_1 ;
  wire [8:0]\pipe_22_22_reg[0][8]_2 ;
  wire [8:0]\pipe_22_22_reg[0][8]_3 ;
  wire [8:0]q;
  wire [8:0]unregy_join_6_1__2;

  LUT3 #(
    .INIT(8'hB8)) 
    \pipe_22_22[0][0]_i_1 
       (.I0(q[0]),
        .I1(douta[2]),
        .I2(unregy_join_6_1__2[0]),
        .O(\pipe_22_22[0][0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \pipe_22_22[0][0]_i_2 
       (.I0(\pipe_22_22_reg[0][8]_0 [0]),
        .I1(\pipe_22_22_reg[0][8]_1 [0]),
        .I2(\pipe_22_22_reg[0][8]_2 [0]),
        .I3(douta[1]),
        .I4(douta[0]),
        .I5(\pipe_22_22_reg[0][8]_3 [0]),
        .O(unregy_join_6_1__2[0]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pipe_22_22[0][1]_i_1 
       (.I0(q[1]),
        .I1(douta[2]),
        .I2(unregy_join_6_1__2[1]),
        .O(\pipe_22_22[0][1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \pipe_22_22[0][1]_i_2 
       (.I0(\pipe_22_22_reg[0][8]_0 [1]),
        .I1(\pipe_22_22_reg[0][8]_1 [1]),
        .I2(\pipe_22_22_reg[0][8]_2 [1]),
        .I3(douta[1]),
        .I4(douta[0]),
        .I5(\pipe_22_22_reg[0][8]_3 [1]),
        .O(unregy_join_6_1__2[1]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pipe_22_22[0][2]_i_1 
       (.I0(q[2]),
        .I1(douta[2]),
        .I2(unregy_join_6_1__2[2]),
        .O(\pipe_22_22[0][2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \pipe_22_22[0][2]_i_2 
       (.I0(\pipe_22_22_reg[0][8]_0 [2]),
        .I1(\pipe_22_22_reg[0][8]_1 [2]),
        .I2(\pipe_22_22_reg[0][8]_2 [2]),
        .I3(douta[1]),
        .I4(douta[0]),
        .I5(\pipe_22_22_reg[0][8]_3 [2]),
        .O(unregy_join_6_1__2[2]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pipe_22_22[0][3]_i_1 
       (.I0(q[3]),
        .I1(douta[2]),
        .I2(unregy_join_6_1__2[3]),
        .O(\pipe_22_22[0][3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \pipe_22_22[0][3]_i_2 
       (.I0(\pipe_22_22_reg[0][8]_0 [3]),
        .I1(\pipe_22_22_reg[0][8]_1 [3]),
        .I2(\pipe_22_22_reg[0][8]_2 [3]),
        .I3(douta[1]),
        .I4(douta[0]),
        .I5(\pipe_22_22_reg[0][8]_3 [3]),
        .O(unregy_join_6_1__2[3]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pipe_22_22[0][4]_i_1 
       (.I0(q[4]),
        .I1(douta[2]),
        .I2(unregy_join_6_1__2[4]),
        .O(\pipe_22_22[0][4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \pipe_22_22[0][4]_i_2 
       (.I0(\pipe_22_22_reg[0][8]_0 [4]),
        .I1(\pipe_22_22_reg[0][8]_1 [4]),
        .I2(\pipe_22_22_reg[0][8]_2 [4]),
        .I3(douta[1]),
        .I4(douta[0]),
        .I5(\pipe_22_22_reg[0][8]_3 [4]),
        .O(unregy_join_6_1__2[4]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pipe_22_22[0][5]_i_1 
       (.I0(q[5]),
        .I1(douta[2]),
        .I2(unregy_join_6_1__2[5]),
        .O(\pipe_22_22[0][5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \pipe_22_22[0][5]_i_2 
       (.I0(\pipe_22_22_reg[0][8]_0 [5]),
        .I1(\pipe_22_22_reg[0][8]_1 [5]),
        .I2(\pipe_22_22_reg[0][8]_2 [5]),
        .I3(douta[1]),
        .I4(douta[0]),
        .I5(\pipe_22_22_reg[0][8]_3 [5]),
        .O(unregy_join_6_1__2[5]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pipe_22_22[0][6]_i_1 
       (.I0(q[6]),
        .I1(douta[2]),
        .I2(unregy_join_6_1__2[6]),
        .O(\pipe_22_22[0][6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \pipe_22_22[0][6]_i_2 
       (.I0(\pipe_22_22_reg[0][8]_0 [6]),
        .I1(\pipe_22_22_reg[0][8]_1 [6]),
        .I2(\pipe_22_22_reg[0][8]_2 [6]),
        .I3(douta[1]),
        .I4(douta[0]),
        .I5(\pipe_22_22_reg[0][8]_3 [6]),
        .O(unregy_join_6_1__2[6]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pipe_22_22[0][7]_i_1 
       (.I0(q[7]),
        .I1(douta[2]),
        .I2(unregy_join_6_1__2[7]),
        .O(\pipe_22_22[0][7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \pipe_22_22[0][7]_i_2 
       (.I0(\pipe_22_22_reg[0][8]_0 [7]),
        .I1(\pipe_22_22_reg[0][8]_1 [7]),
        .I2(\pipe_22_22_reg[0][8]_2 [7]),
        .I3(douta[1]),
        .I4(douta[0]),
        .I5(\pipe_22_22_reg[0][8]_3 [7]),
        .O(unregy_join_6_1__2[7]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pipe_22_22[0][8]_i_1 
       (.I0(q[8]),
        .I1(douta[2]),
        .I2(unregy_join_6_1__2[8]),
        .O(\pipe_22_22[0][8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \pipe_22_22[0][8]_i_2 
       (.I0(\pipe_22_22_reg[0][8]_0 [8]),
        .I1(\pipe_22_22_reg[0][8]_1 [8]),
        .I2(\pipe_22_22_reg[0][8]_2 [8]),
        .I3(douta[1]),
        .I4(douta[0]),
        .I5(\pipe_22_22_reg[0][8]_3 [8]),
        .O(unregy_join_6_1__2[8]));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_22_22_reg[0][0] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_22_22[0][0]_i_1_n_0 ),
        .Q(A[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_22_22_reg[0][1] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_22_22[0][1]_i_1_n_0 ),
        .Q(A[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_22_22_reg[0][2] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_22_22[0][2]_i_1_n_0 ),
        .Q(A[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_22_22_reg[0][3] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_22_22[0][3]_i_1_n_0 ),
        .Q(A[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_22_22_reg[0][4] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_22_22[0][4]_i_1_n_0 ),
        .Q(A[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_22_22_reg[0][5] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_22_22[0][5]_i_1_n_0 ),
        .Q(A[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_22_22_reg[0][6] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_22_22[0][6]_i_1_n_0 ),
        .Q(A[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_22_22_reg[0][7] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_22_22[0][7]_i_1_n_0 ),
        .Q(A[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_22_22_reg[0][8] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_22_22[0][8]_i_1_n_0 ),
        .Q(A[8]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "sysgen_mux_8ec07b287d" *) 
module design_1_awgn_inv_mapping_0_0_sysgen_mux_8ec07b287d_258
   (A,
    q,
    douta,
    \pipe_22_22_reg[0][8]_0 ,
    \pipe_22_22_reg[0][8]_1 ,
    \pipe_22_22_reg[0][8]_2 ,
    \pipe_22_22_reg[0][8]_3 ,
    clk);
  output [8:0]A;
  input [8:0]q;
  input [2:0]douta;
  input [8:0]\pipe_22_22_reg[0][8]_0 ;
  input [8:0]\pipe_22_22_reg[0][8]_1 ;
  input [8:0]\pipe_22_22_reg[0][8]_2 ;
  input [8:0]\pipe_22_22_reg[0][8]_3 ;
  input clk;

  wire [8:0]A;
  wire clk;
  wire [2:0]douta;
  wire \pipe_22_22[0][0]_i_1_n_0 ;
  wire \pipe_22_22[0][1]_i_1_n_0 ;
  wire \pipe_22_22[0][2]_i_1_n_0 ;
  wire \pipe_22_22[0][3]_i_1_n_0 ;
  wire \pipe_22_22[0][4]_i_1_n_0 ;
  wire \pipe_22_22[0][5]_i_1_n_0 ;
  wire \pipe_22_22[0][6]_i_1_n_0 ;
  wire \pipe_22_22[0][7]_i_1_n_0 ;
  wire \pipe_22_22[0][8]_i_1_n_0 ;
  wire [8:0]\pipe_22_22_reg[0][8]_0 ;
  wire [8:0]\pipe_22_22_reg[0][8]_1 ;
  wire [8:0]\pipe_22_22_reg[0][8]_2 ;
  wire [8:0]\pipe_22_22_reg[0][8]_3 ;
  wire [8:0]q;
  wire [8:0]unregy_join_6_1__1;

  LUT3 #(
    .INIT(8'hB8)) 
    \pipe_22_22[0][0]_i_1 
       (.I0(q[0]),
        .I1(douta[2]),
        .I2(unregy_join_6_1__1[0]),
        .O(\pipe_22_22[0][0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \pipe_22_22[0][0]_i_2 
       (.I0(\pipe_22_22_reg[0][8]_0 [0]),
        .I1(\pipe_22_22_reg[0][8]_1 [0]),
        .I2(\pipe_22_22_reg[0][8]_2 [0]),
        .I3(douta[1]),
        .I4(douta[0]),
        .I5(\pipe_22_22_reg[0][8]_3 [0]),
        .O(unregy_join_6_1__1[0]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pipe_22_22[0][1]_i_1 
       (.I0(q[1]),
        .I1(douta[2]),
        .I2(unregy_join_6_1__1[1]),
        .O(\pipe_22_22[0][1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \pipe_22_22[0][1]_i_2 
       (.I0(\pipe_22_22_reg[0][8]_0 [1]),
        .I1(\pipe_22_22_reg[0][8]_1 [1]),
        .I2(\pipe_22_22_reg[0][8]_2 [1]),
        .I3(douta[1]),
        .I4(douta[0]),
        .I5(\pipe_22_22_reg[0][8]_3 [1]),
        .O(unregy_join_6_1__1[1]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pipe_22_22[0][2]_i_1 
       (.I0(q[2]),
        .I1(douta[2]),
        .I2(unregy_join_6_1__1[2]),
        .O(\pipe_22_22[0][2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \pipe_22_22[0][2]_i_2 
       (.I0(\pipe_22_22_reg[0][8]_0 [2]),
        .I1(\pipe_22_22_reg[0][8]_1 [2]),
        .I2(\pipe_22_22_reg[0][8]_2 [2]),
        .I3(douta[1]),
        .I4(douta[0]),
        .I5(\pipe_22_22_reg[0][8]_3 [2]),
        .O(unregy_join_6_1__1[2]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pipe_22_22[0][3]_i_1 
       (.I0(q[3]),
        .I1(douta[2]),
        .I2(unregy_join_6_1__1[3]),
        .O(\pipe_22_22[0][3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \pipe_22_22[0][3]_i_2 
       (.I0(\pipe_22_22_reg[0][8]_0 [3]),
        .I1(\pipe_22_22_reg[0][8]_1 [3]),
        .I2(\pipe_22_22_reg[0][8]_2 [3]),
        .I3(douta[1]),
        .I4(douta[0]),
        .I5(\pipe_22_22_reg[0][8]_3 [3]),
        .O(unregy_join_6_1__1[3]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pipe_22_22[0][4]_i_1 
       (.I0(q[4]),
        .I1(douta[2]),
        .I2(unregy_join_6_1__1[4]),
        .O(\pipe_22_22[0][4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \pipe_22_22[0][4]_i_2 
       (.I0(\pipe_22_22_reg[0][8]_0 [4]),
        .I1(\pipe_22_22_reg[0][8]_1 [4]),
        .I2(\pipe_22_22_reg[0][8]_2 [4]),
        .I3(douta[1]),
        .I4(douta[0]),
        .I5(\pipe_22_22_reg[0][8]_3 [4]),
        .O(unregy_join_6_1__1[4]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pipe_22_22[0][5]_i_1 
       (.I0(q[5]),
        .I1(douta[2]),
        .I2(unregy_join_6_1__1[5]),
        .O(\pipe_22_22[0][5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \pipe_22_22[0][5]_i_2 
       (.I0(\pipe_22_22_reg[0][8]_0 [5]),
        .I1(\pipe_22_22_reg[0][8]_1 [5]),
        .I2(\pipe_22_22_reg[0][8]_2 [5]),
        .I3(douta[1]),
        .I4(douta[0]),
        .I5(\pipe_22_22_reg[0][8]_3 [5]),
        .O(unregy_join_6_1__1[5]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pipe_22_22[0][6]_i_1 
       (.I0(q[6]),
        .I1(douta[2]),
        .I2(unregy_join_6_1__1[6]),
        .O(\pipe_22_22[0][6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \pipe_22_22[0][6]_i_2 
       (.I0(\pipe_22_22_reg[0][8]_0 [6]),
        .I1(\pipe_22_22_reg[0][8]_1 [6]),
        .I2(\pipe_22_22_reg[0][8]_2 [6]),
        .I3(douta[1]),
        .I4(douta[0]),
        .I5(\pipe_22_22_reg[0][8]_3 [6]),
        .O(unregy_join_6_1__1[6]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pipe_22_22[0][7]_i_1 
       (.I0(q[7]),
        .I1(douta[2]),
        .I2(unregy_join_6_1__1[7]),
        .O(\pipe_22_22[0][7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \pipe_22_22[0][7]_i_2 
       (.I0(\pipe_22_22_reg[0][8]_0 [7]),
        .I1(\pipe_22_22_reg[0][8]_1 [7]),
        .I2(\pipe_22_22_reg[0][8]_2 [7]),
        .I3(douta[1]),
        .I4(douta[0]),
        .I5(\pipe_22_22_reg[0][8]_3 [7]),
        .O(unregy_join_6_1__1[7]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pipe_22_22[0][8]_i_1 
       (.I0(q[8]),
        .I1(douta[2]),
        .I2(unregy_join_6_1__1[8]),
        .O(\pipe_22_22[0][8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \pipe_22_22[0][8]_i_2 
       (.I0(\pipe_22_22_reg[0][8]_0 [8]),
        .I1(\pipe_22_22_reg[0][8]_1 [8]),
        .I2(\pipe_22_22_reg[0][8]_2 [8]),
        .I3(douta[1]),
        .I4(douta[0]),
        .I5(\pipe_22_22_reg[0][8]_3 [8]),
        .O(unregy_join_6_1__1[8]));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_22_22_reg[0][0] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_22_22[0][0]_i_1_n_0 ),
        .Q(A[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_22_22_reg[0][1] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_22_22[0][1]_i_1_n_0 ),
        .Q(A[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_22_22_reg[0][2] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_22_22[0][2]_i_1_n_0 ),
        .Q(A[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_22_22_reg[0][3] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_22_22[0][3]_i_1_n_0 ),
        .Q(A[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_22_22_reg[0][4] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_22_22[0][4]_i_1_n_0 ),
        .Q(A[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_22_22_reg[0][5] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_22_22[0][5]_i_1_n_0 ),
        .Q(A[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_22_22_reg[0][6] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_22_22[0][6]_i_1_n_0 ),
        .Q(A[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_22_22_reg[0][7] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_22_22[0][7]_i_1_n_0 ),
        .Q(A[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_22_22_reg[0][8] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_22_22[0][8]_i_1_n_0 ),
        .Q(A[8]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "sysgen_mux_8ec07b287d" *) 
module design_1_awgn_inv_mapping_0_0_sysgen_mux_8ec07b287d_494
   (A,
    q,
    douta,
    \pipe_22_22_reg[0][8]_0 ,
    \pipe_22_22_reg[0][8]_1 ,
    \pipe_22_22_reg[0][8]_2 ,
    \pipe_22_22_reg[0][8]_3 ,
    clk);
  output [8:0]A;
  input [8:0]q;
  input [2:0]douta;
  input [8:0]\pipe_22_22_reg[0][8]_0 ;
  input [8:0]\pipe_22_22_reg[0][8]_1 ;
  input [8:0]\pipe_22_22_reg[0][8]_2 ;
  input [8:0]\pipe_22_22_reg[0][8]_3 ;
  input clk;

  wire [8:0]A;
  wire clk;
  wire [2:0]douta;
  wire \pipe_22_22[0][0]_i_1_n_0 ;
  wire \pipe_22_22[0][1]_i_1_n_0 ;
  wire \pipe_22_22[0][2]_i_1_n_0 ;
  wire \pipe_22_22[0][3]_i_1_n_0 ;
  wire \pipe_22_22[0][4]_i_1_n_0 ;
  wire \pipe_22_22[0][5]_i_1_n_0 ;
  wire \pipe_22_22[0][6]_i_1_n_0 ;
  wire \pipe_22_22[0][7]_i_1_n_0 ;
  wire \pipe_22_22[0][8]_i_1_n_0 ;
  wire [8:0]\pipe_22_22_reg[0][8]_0 ;
  wire [8:0]\pipe_22_22_reg[0][8]_1 ;
  wire [8:0]\pipe_22_22_reg[0][8]_2 ;
  wire [8:0]\pipe_22_22_reg[0][8]_3 ;
  wire [8:0]q;
  wire [8:0]unregy_join_6_1__0;

  LUT3 #(
    .INIT(8'hB8)) 
    \pipe_22_22[0][0]_i_1 
       (.I0(q[0]),
        .I1(douta[2]),
        .I2(unregy_join_6_1__0[0]),
        .O(\pipe_22_22[0][0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \pipe_22_22[0][0]_i_2 
       (.I0(\pipe_22_22_reg[0][8]_0 [0]),
        .I1(\pipe_22_22_reg[0][8]_1 [0]),
        .I2(\pipe_22_22_reg[0][8]_2 [0]),
        .I3(douta[1]),
        .I4(douta[0]),
        .I5(\pipe_22_22_reg[0][8]_3 [0]),
        .O(unregy_join_6_1__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pipe_22_22[0][1]_i_1 
       (.I0(q[1]),
        .I1(douta[2]),
        .I2(unregy_join_6_1__0[1]),
        .O(\pipe_22_22[0][1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \pipe_22_22[0][1]_i_2 
       (.I0(\pipe_22_22_reg[0][8]_0 [1]),
        .I1(\pipe_22_22_reg[0][8]_1 [1]),
        .I2(\pipe_22_22_reg[0][8]_2 [1]),
        .I3(douta[1]),
        .I4(douta[0]),
        .I5(\pipe_22_22_reg[0][8]_3 [1]),
        .O(unregy_join_6_1__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pipe_22_22[0][2]_i_1 
       (.I0(q[2]),
        .I1(douta[2]),
        .I2(unregy_join_6_1__0[2]),
        .O(\pipe_22_22[0][2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \pipe_22_22[0][2]_i_2 
       (.I0(\pipe_22_22_reg[0][8]_0 [2]),
        .I1(\pipe_22_22_reg[0][8]_1 [2]),
        .I2(\pipe_22_22_reg[0][8]_2 [2]),
        .I3(douta[1]),
        .I4(douta[0]),
        .I5(\pipe_22_22_reg[0][8]_3 [2]),
        .O(unregy_join_6_1__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pipe_22_22[0][3]_i_1 
       (.I0(q[3]),
        .I1(douta[2]),
        .I2(unregy_join_6_1__0[3]),
        .O(\pipe_22_22[0][3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \pipe_22_22[0][3]_i_2 
       (.I0(\pipe_22_22_reg[0][8]_0 [3]),
        .I1(\pipe_22_22_reg[0][8]_1 [3]),
        .I2(\pipe_22_22_reg[0][8]_2 [3]),
        .I3(douta[1]),
        .I4(douta[0]),
        .I5(\pipe_22_22_reg[0][8]_3 [3]),
        .O(unregy_join_6_1__0[3]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pipe_22_22[0][4]_i_1 
       (.I0(q[4]),
        .I1(douta[2]),
        .I2(unregy_join_6_1__0[4]),
        .O(\pipe_22_22[0][4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \pipe_22_22[0][4]_i_2 
       (.I0(\pipe_22_22_reg[0][8]_0 [4]),
        .I1(\pipe_22_22_reg[0][8]_1 [4]),
        .I2(\pipe_22_22_reg[0][8]_2 [4]),
        .I3(douta[1]),
        .I4(douta[0]),
        .I5(\pipe_22_22_reg[0][8]_3 [4]),
        .O(unregy_join_6_1__0[4]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pipe_22_22[0][5]_i_1 
       (.I0(q[5]),
        .I1(douta[2]),
        .I2(unregy_join_6_1__0[5]),
        .O(\pipe_22_22[0][5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \pipe_22_22[0][5]_i_2 
       (.I0(\pipe_22_22_reg[0][8]_0 [5]),
        .I1(\pipe_22_22_reg[0][8]_1 [5]),
        .I2(\pipe_22_22_reg[0][8]_2 [5]),
        .I3(douta[1]),
        .I4(douta[0]),
        .I5(\pipe_22_22_reg[0][8]_3 [5]),
        .O(unregy_join_6_1__0[5]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pipe_22_22[0][6]_i_1 
       (.I0(q[6]),
        .I1(douta[2]),
        .I2(unregy_join_6_1__0[6]),
        .O(\pipe_22_22[0][6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \pipe_22_22[0][6]_i_2 
       (.I0(\pipe_22_22_reg[0][8]_0 [6]),
        .I1(\pipe_22_22_reg[0][8]_1 [6]),
        .I2(\pipe_22_22_reg[0][8]_2 [6]),
        .I3(douta[1]),
        .I4(douta[0]),
        .I5(\pipe_22_22_reg[0][8]_3 [6]),
        .O(unregy_join_6_1__0[6]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pipe_22_22[0][7]_i_1 
       (.I0(q[7]),
        .I1(douta[2]),
        .I2(unregy_join_6_1__0[7]),
        .O(\pipe_22_22[0][7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \pipe_22_22[0][7]_i_2 
       (.I0(\pipe_22_22_reg[0][8]_0 [7]),
        .I1(\pipe_22_22_reg[0][8]_1 [7]),
        .I2(\pipe_22_22_reg[0][8]_2 [7]),
        .I3(douta[1]),
        .I4(douta[0]),
        .I5(\pipe_22_22_reg[0][8]_3 [7]),
        .O(unregy_join_6_1__0[7]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pipe_22_22[0][8]_i_1 
       (.I0(q[8]),
        .I1(douta[2]),
        .I2(unregy_join_6_1__0[8]),
        .O(\pipe_22_22[0][8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \pipe_22_22[0][8]_i_2 
       (.I0(\pipe_22_22_reg[0][8]_0 [8]),
        .I1(\pipe_22_22_reg[0][8]_1 [8]),
        .I2(\pipe_22_22_reg[0][8]_2 [8]),
        .I3(douta[1]),
        .I4(douta[0]),
        .I5(\pipe_22_22_reg[0][8]_3 [8]),
        .O(unregy_join_6_1__0[8]));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_22_22_reg[0][0] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_22_22[0][0]_i_1_n_0 ),
        .Q(A[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_22_22_reg[0][1] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_22_22[0][1]_i_1_n_0 ),
        .Q(A[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_22_22_reg[0][2] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_22_22[0][2]_i_1_n_0 ),
        .Q(A[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_22_22_reg[0][3] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_22_22[0][3]_i_1_n_0 ),
        .Q(A[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_22_22_reg[0][4] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_22_22[0][4]_i_1_n_0 ),
        .Q(A[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_22_22_reg[0][5] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_22_22[0][5]_i_1_n_0 ),
        .Q(A[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_22_22_reg[0][6] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_22_22[0][6]_i_1_n_0 ),
        .Q(A[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_22_22_reg[0][7] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_22_22[0][7]_i_1_n_0 ),
        .Q(A[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_22_22_reg[0][8] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_22_22[0][8]_i_1_n_0 ),
        .Q(A[8]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "sysgen_mux_8ec07b287d" *) 
module design_1_awgn_inv_mapping_0_0_sysgen_mux_8ec07b287d_729
   (A,
    q,
    douta,
    \pipe_22_22_reg[0][8]_0 ,
    \pipe_22_22_reg[0][8]_1 ,
    \pipe_22_22_reg[0][8]_2 ,
    \pipe_22_22_reg[0][8]_3 ,
    clk);
  output [8:0]A;
  input [8:0]q;
  input [2:0]douta;
  input [8:0]\pipe_22_22_reg[0][8]_0 ;
  input [8:0]\pipe_22_22_reg[0][8]_1 ;
  input [8:0]\pipe_22_22_reg[0][8]_2 ;
  input [8:0]\pipe_22_22_reg[0][8]_3 ;
  input clk;

  wire [8:0]A;
  wire clk;
  wire [2:0]douta;
  wire \pipe_22_22[0][0]_i_1_n_0 ;
  wire \pipe_22_22[0][1]_i_1_n_0 ;
  wire \pipe_22_22[0][2]_i_1_n_0 ;
  wire \pipe_22_22[0][3]_i_1_n_0 ;
  wire \pipe_22_22[0][4]_i_1_n_0 ;
  wire \pipe_22_22[0][5]_i_1_n_0 ;
  wire \pipe_22_22[0][6]_i_1_n_0 ;
  wire \pipe_22_22[0][7]_i_1_n_0 ;
  wire \pipe_22_22[0][8]_i_1_n_0 ;
  wire [8:0]\pipe_22_22_reg[0][8]_0 ;
  wire [8:0]\pipe_22_22_reg[0][8]_1 ;
  wire [8:0]\pipe_22_22_reg[0][8]_2 ;
  wire [8:0]\pipe_22_22_reg[0][8]_3 ;
  wire [8:0]q;
  wire [8:0]unregy_join_6_1;

  LUT3 #(
    .INIT(8'hB8)) 
    \pipe_22_22[0][0]_i_1 
       (.I0(q[0]),
        .I1(douta[2]),
        .I2(unregy_join_6_1[0]),
        .O(\pipe_22_22[0][0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \pipe_22_22[0][0]_i_2 
       (.I0(\pipe_22_22_reg[0][8]_0 [0]),
        .I1(\pipe_22_22_reg[0][8]_1 [0]),
        .I2(\pipe_22_22_reg[0][8]_2 [0]),
        .I3(douta[1]),
        .I4(douta[0]),
        .I5(\pipe_22_22_reg[0][8]_3 [0]),
        .O(unregy_join_6_1[0]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pipe_22_22[0][1]_i_1 
       (.I0(q[1]),
        .I1(douta[2]),
        .I2(unregy_join_6_1[1]),
        .O(\pipe_22_22[0][1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \pipe_22_22[0][1]_i_2 
       (.I0(\pipe_22_22_reg[0][8]_0 [1]),
        .I1(\pipe_22_22_reg[0][8]_1 [1]),
        .I2(\pipe_22_22_reg[0][8]_2 [1]),
        .I3(douta[1]),
        .I4(douta[0]),
        .I5(\pipe_22_22_reg[0][8]_3 [1]),
        .O(unregy_join_6_1[1]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pipe_22_22[0][2]_i_1 
       (.I0(q[2]),
        .I1(douta[2]),
        .I2(unregy_join_6_1[2]),
        .O(\pipe_22_22[0][2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \pipe_22_22[0][2]_i_2 
       (.I0(\pipe_22_22_reg[0][8]_0 [2]),
        .I1(\pipe_22_22_reg[0][8]_1 [2]),
        .I2(\pipe_22_22_reg[0][8]_2 [2]),
        .I3(douta[1]),
        .I4(douta[0]),
        .I5(\pipe_22_22_reg[0][8]_3 [2]),
        .O(unregy_join_6_1[2]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pipe_22_22[0][3]_i_1 
       (.I0(q[3]),
        .I1(douta[2]),
        .I2(unregy_join_6_1[3]),
        .O(\pipe_22_22[0][3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \pipe_22_22[0][3]_i_2 
       (.I0(\pipe_22_22_reg[0][8]_0 [3]),
        .I1(\pipe_22_22_reg[0][8]_1 [3]),
        .I2(\pipe_22_22_reg[0][8]_2 [3]),
        .I3(douta[1]),
        .I4(douta[0]),
        .I5(\pipe_22_22_reg[0][8]_3 [3]),
        .O(unregy_join_6_1[3]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pipe_22_22[0][4]_i_1 
       (.I0(q[4]),
        .I1(douta[2]),
        .I2(unregy_join_6_1[4]),
        .O(\pipe_22_22[0][4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \pipe_22_22[0][4]_i_2 
       (.I0(\pipe_22_22_reg[0][8]_0 [4]),
        .I1(\pipe_22_22_reg[0][8]_1 [4]),
        .I2(\pipe_22_22_reg[0][8]_2 [4]),
        .I3(douta[1]),
        .I4(douta[0]),
        .I5(\pipe_22_22_reg[0][8]_3 [4]),
        .O(unregy_join_6_1[4]));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pipe_22_22[0][5]_i_1 
       (.I0(q[5]),
        .I1(douta[2]),
        .I2(unregy_join_6_1[5]),
        .O(\pipe_22_22[0][5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \pipe_22_22[0][5]_i_2 
       (.I0(\pipe_22_22_reg[0][8]_0 [5]),
        .I1(\pipe_22_22_reg[0][8]_1 [5]),
        .I2(\pipe_22_22_reg[0][8]_2 [5]),
        .I3(douta[1]),
        .I4(douta[0]),
        .I5(\pipe_22_22_reg[0][8]_3 [5]),
        .O(unregy_join_6_1[5]));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pipe_22_22[0][6]_i_1 
       (.I0(q[6]),
        .I1(douta[2]),
        .I2(unregy_join_6_1[6]),
        .O(\pipe_22_22[0][6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \pipe_22_22[0][6]_i_2 
       (.I0(\pipe_22_22_reg[0][8]_0 [6]),
        .I1(\pipe_22_22_reg[0][8]_1 [6]),
        .I2(\pipe_22_22_reg[0][8]_2 [6]),
        .I3(douta[1]),
        .I4(douta[0]),
        .I5(\pipe_22_22_reg[0][8]_3 [6]),
        .O(unregy_join_6_1[6]));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pipe_22_22[0][7]_i_1 
       (.I0(q[7]),
        .I1(douta[2]),
        .I2(unregy_join_6_1[7]),
        .O(\pipe_22_22[0][7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \pipe_22_22[0][7]_i_2 
       (.I0(\pipe_22_22_reg[0][8]_0 [7]),
        .I1(\pipe_22_22_reg[0][8]_1 [7]),
        .I2(\pipe_22_22_reg[0][8]_2 [7]),
        .I3(douta[1]),
        .I4(douta[0]),
        .I5(\pipe_22_22_reg[0][8]_3 [7]),
        .O(unregy_join_6_1[7]));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pipe_22_22[0][8]_i_1 
       (.I0(q[8]),
        .I1(douta[2]),
        .I2(unregy_join_6_1[8]),
        .O(\pipe_22_22[0][8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \pipe_22_22[0][8]_i_2 
       (.I0(\pipe_22_22_reg[0][8]_0 [8]),
        .I1(\pipe_22_22_reg[0][8]_1 [8]),
        .I2(\pipe_22_22_reg[0][8]_2 [8]),
        .I3(douta[1]),
        .I4(douta[0]),
        .I5(\pipe_22_22_reg[0][8]_3 [8]),
        .O(unregy_join_6_1[8]));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_22_22_reg[0][0] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_22_22[0][0]_i_1_n_0 ),
        .Q(A[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_22_22_reg[0][1] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_22_22[0][1]_i_1_n_0 ),
        .Q(A[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_22_22_reg[0][2] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_22_22[0][2]_i_1_n_0 ),
        .Q(A[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_22_22_reg[0][3] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_22_22[0][3]_i_1_n_0 ),
        .Q(A[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_22_22_reg[0][4] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_22_22[0][4]_i_1_n_0 ),
        .Q(A[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_22_22_reg[0][5] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_22_22[0][5]_i_1_n_0 ),
        .Q(A[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_22_22_reg[0][6] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_22_22[0][6]_i_1_n_0 ),
        .Q(A[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_22_22_reg[0][7] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_22_22[0][7]_i_1_n_0 ),
        .Q(A[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_22_22_reg[0][8] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_22_22[0][8]_i_1_n_0 ),
        .Q(A[8]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "sysgen_mux_abc2c21306" *) 
module design_1_awgn_inv_mapping_0_0_sysgen_mux_abc2c21306
   (A,
    noise_en,
    P);
  output [27:0]A;
  input [0:0]noise_en;
  input [27:0]P;

  wire [27:0]A;
  wire [27:0]P;
  wire [0:0]noise_en;

  LUT2 #(
    .INIT(4'h8)) 
    \comp0.core_instance0_i_1 
       (.I0(noise_en),
        .I1(P[27]),
        .O(A[27]));
  LUT2 #(
    .INIT(4'h8)) 
    \comp0.core_instance0_i_10 
       (.I0(noise_en),
        .I1(P[18]),
        .O(A[18]));
  LUT2 #(
    .INIT(4'h8)) 
    \comp0.core_instance0_i_11 
       (.I0(noise_en),
        .I1(P[17]),
        .O(A[17]));
  LUT2 #(
    .INIT(4'h8)) 
    \comp0.core_instance0_i_12 
       (.I0(noise_en),
        .I1(P[16]),
        .O(A[16]));
  LUT2 #(
    .INIT(4'h8)) 
    \comp0.core_instance0_i_13 
       (.I0(noise_en),
        .I1(P[15]),
        .O(A[15]));
  LUT2 #(
    .INIT(4'h8)) 
    \comp0.core_instance0_i_14 
       (.I0(noise_en),
        .I1(P[14]),
        .O(A[14]));
  LUT2 #(
    .INIT(4'h8)) 
    \comp0.core_instance0_i_15 
       (.I0(noise_en),
        .I1(P[13]),
        .O(A[13]));
  LUT2 #(
    .INIT(4'h8)) 
    \comp0.core_instance0_i_16 
       (.I0(noise_en),
        .I1(P[12]),
        .O(A[12]));
  LUT2 #(
    .INIT(4'h8)) 
    \comp0.core_instance0_i_17 
       (.I0(noise_en),
        .I1(P[11]),
        .O(A[11]));
  LUT2 #(
    .INIT(4'h8)) 
    \comp0.core_instance0_i_18 
       (.I0(noise_en),
        .I1(P[10]),
        .O(A[10]));
  LUT2 #(
    .INIT(4'h8)) 
    \comp0.core_instance0_i_19 
       (.I0(noise_en),
        .I1(P[9]),
        .O(A[9]));
  LUT2 #(
    .INIT(4'h8)) 
    \comp0.core_instance0_i_2 
       (.I0(noise_en),
        .I1(P[26]),
        .O(A[26]));
  LUT2 #(
    .INIT(4'h8)) 
    \comp0.core_instance0_i_20 
       (.I0(noise_en),
        .I1(P[8]),
        .O(A[8]));
  LUT2 #(
    .INIT(4'h8)) 
    \comp0.core_instance0_i_21 
       (.I0(noise_en),
        .I1(P[7]),
        .O(A[7]));
  LUT2 #(
    .INIT(4'h8)) 
    \comp0.core_instance0_i_22 
       (.I0(noise_en),
        .I1(P[6]),
        .O(A[6]));
  LUT2 #(
    .INIT(4'h8)) 
    \comp0.core_instance0_i_23 
       (.I0(noise_en),
        .I1(P[5]),
        .O(A[5]));
  LUT2 #(
    .INIT(4'h8)) 
    \comp0.core_instance0_i_24 
       (.I0(noise_en),
        .I1(P[4]),
        .O(A[4]));
  LUT2 #(
    .INIT(4'h8)) 
    \comp0.core_instance0_i_25 
       (.I0(noise_en),
        .I1(P[3]),
        .O(A[3]));
  LUT2 #(
    .INIT(4'h8)) 
    \comp0.core_instance0_i_26 
       (.I0(noise_en),
        .I1(P[2]),
        .O(A[2]));
  LUT2 #(
    .INIT(4'h8)) 
    \comp0.core_instance0_i_27 
       (.I0(noise_en),
        .I1(P[1]),
        .O(A[1]));
  LUT2 #(
    .INIT(4'h8)) 
    \comp0.core_instance0_i_28 
       (.I0(noise_en),
        .I1(P[0]),
        .O(A[0]));
  LUT2 #(
    .INIT(4'h8)) 
    \comp0.core_instance0_i_3 
       (.I0(noise_en),
        .I1(P[25]),
        .O(A[25]));
  LUT2 #(
    .INIT(4'h8)) 
    \comp0.core_instance0_i_4 
       (.I0(noise_en),
        .I1(P[24]),
        .O(A[24]));
  LUT2 #(
    .INIT(4'h8)) 
    \comp0.core_instance0_i_5 
       (.I0(noise_en),
        .I1(P[23]),
        .O(A[23]));
  LUT2 #(
    .INIT(4'h8)) 
    \comp0.core_instance0_i_6 
       (.I0(noise_en),
        .I1(P[22]),
        .O(A[22]));
  LUT2 #(
    .INIT(4'h8)) 
    \comp0.core_instance0_i_7 
       (.I0(noise_en),
        .I1(P[21]),
        .O(A[21]));
  LUT2 #(
    .INIT(4'h8)) 
    \comp0.core_instance0_i_8 
       (.I0(noise_en),
        .I1(P[20]),
        .O(A[20]));
  LUT2 #(
    .INIT(4'h8)) 
    \comp0.core_instance0_i_9 
       (.I0(noise_en),
        .I1(P[19]),
        .O(A[19]));
endmodule

(* ORIG_REF_NAME = "sysgen_mux_d3281a34b0" *) 
module design_1_awgn_inv_mapping_0_0_sysgen_mux_d3281a34b0
   (B,
    snr);
  output [13:0]B;
  input [4:0]snr;

  wire [13:0]B;
  wire [4:0]snr;

  LUT5 #(
    .INIT(32'hD058FC28)) 
    \comp0.core_instance0_i_10 
       (.I0(snr[4]),
        .I1(snr[3]),
        .I2(snr[2]),
        .I3(snr[0]),
        .I4(snr[1]),
        .O(B[5]));
  LUT5 #(
    .INIT(32'h152878E0)) 
    \comp0.core_instance0_i_11 
       (.I0(snr[4]),
        .I1(snr[2]),
        .I2(snr[3]),
        .I3(snr[1]),
        .I4(snr[0]),
        .O(B[4]));
  LUT5 #(
    .INIT(32'hA3BCFD0F)) 
    \comp0.core_instance0_i_12 
       (.I0(snr[4]),
        .I1(snr[3]),
        .I2(snr[2]),
        .I3(snr[1]),
        .I4(snr[0]),
        .O(B[3]));
  LUT5 #(
    .INIT(32'h9362774B)) 
    \comp0.core_instance0_i_13 
       (.I0(snr[4]),
        .I1(snr[3]),
        .I2(snr[2]),
        .I3(snr[0]),
        .I4(snr[1]),
        .O(B[2]));
  LUT5 #(
    .INIT(32'h697EF3B7)) 
    \comp0.core_instance0_i_14 
       (.I0(snr[4]),
        .I1(snr[3]),
        .I2(snr[1]),
        .I3(snr[0]),
        .I4(snr[2]),
        .O(B[1]));
  LUT5 #(
    .INIT(32'h1A50348B)) 
    \comp0.core_instance0_i_15 
       (.I0(snr[4]),
        .I1(snr[3]),
        .I2(snr[2]),
        .I3(snr[1]),
        .I4(snr[0]),
        .O(B[0]));
  LUT5 #(
    .INIT(32'h777EEEEE)) 
    \comp0.core_instance0_i_2 
       (.I0(snr[4]),
        .I1(snr[3]),
        .I2(snr[1]),
        .I3(snr[0]),
        .I4(snr[2]),
        .O(B[13]));
  LUT5 #(
    .INIT(32'h9494D444)) 
    \comp0.core_instance0_i_3 
       (.I0(snr[4]),
        .I1(snr[3]),
        .I2(snr[2]),
        .I3(snr[0]),
        .I4(snr[1]),
        .O(B[12]));
  LUT5 #(
    .INIT(32'hD2D29226)) 
    \comp0.core_instance0_i_4 
       (.I0(snr[4]),
        .I1(snr[3]),
        .I2(snr[2]),
        .I3(snr[0]),
        .I4(snr[1]),
        .O(B[11]));
  LUT5 #(
    .INIT(32'hEF44B073)) 
    \comp0.core_instance0_i_5 
       (.I0(snr[4]),
        .I1(snr[3]),
        .I2(snr[0]),
        .I3(snr[2]),
        .I4(snr[1]),
        .O(B[10]));
  LUT5 #(
    .INIT(32'h67D8302D)) 
    \comp0.core_instance0_i_6 
       (.I0(snr[4]),
        .I1(snr[1]),
        .I2(snr[3]),
        .I3(snr[0]),
        .I4(snr[2]),
        .O(B[9]));
  LUT5 #(
    .INIT(32'h9C88B7D7)) 
    \comp0.core_instance0_i_7 
       (.I0(snr[4]),
        .I1(snr[0]),
        .I2(snr[1]),
        .I3(snr[3]),
        .I4(snr[2]),
        .O(B[8]));
  LUT5 #(
    .INIT(32'h54043F99)) 
    \comp0.core_instance0_i_8 
       (.I0(snr[4]),
        .I1(snr[3]),
        .I2(snr[0]),
        .I3(snr[1]),
        .I4(snr[2]),
        .O(B[7]));
  LUT5 #(
    .INIT(32'h8D465FDB)) 
    \comp0.core_instance0_i_9 
       (.I0(snr[4]),
        .I1(snr[3]),
        .I2(snr[0]),
        .I3(snr[1]),
        .I4(snr[2]),
        .O(B[6]));
endmodule

(* ORIG_REF_NAME = "sysgen_relational_59e1a5e0ee" *) 
module design_1_awgn_inv_mapping_0_0_sysgen_relational_59e1a5e0ee
   (addra,
    clk,
    a);
  output [0:0]addra;
  input clk;
  input [3:0]a;

  wire [3:0]a;
  wire [0:0]addra;
  wire clk;
  wire result_12_3_rel_n_0;

  FDRE #(
    .INIT(1'b0)) 
    \op_mem_37_22_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(result_12_3_rel_n_0),
        .Q(addra),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h0001)) 
    result_12_3_rel
       (.I0(a[2]),
        .I1(a[3]),
        .I2(a[1]),
        .I3(a[0]),
        .O(result_12_3_rel_n_0));
endmodule

(* ORIG_REF_NAME = "sysgen_relational_59e1a5e0ee" *) 
module design_1_awgn_inv_mapping_0_0_sysgen_relational_59e1a5e0ee_178
   (addra,
    clk,
    a);
  output [0:0]addra;
  input clk;
  input [3:0]a;

  wire [3:0]a;
  wire [0:0]addra;
  wire clk;
  wire result_12_3_rel_n_0;

  FDRE #(
    .INIT(1'b0)) 
    \op_mem_37_22_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(result_12_3_rel_n_0),
        .Q(addra),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h0001)) 
    result_12_3_rel
       (.I0(a[2]),
        .I1(a[3]),
        .I2(a[1]),
        .I3(a[0]),
        .O(result_12_3_rel_n_0));
endmodule

(* ORIG_REF_NAME = "sysgen_relational_59e1a5e0ee" *) 
module design_1_awgn_inv_mapping_0_0_sysgen_relational_59e1a5e0ee_179
   (addra,
    clk,
    a);
  output [0:0]addra;
  input clk;
  input [3:0]a;

  wire [3:0]a;
  wire [0:0]addra;
  wire clk;
  wire result_12_3_rel_n_0;

  FDRE #(
    .INIT(1'b0)) 
    \op_mem_37_22_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(result_12_3_rel_n_0),
        .Q(addra),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h0001)) 
    result_12_3_rel
       (.I0(a[2]),
        .I1(a[3]),
        .I2(a[1]),
        .I3(a[0]),
        .O(result_12_3_rel_n_0));
endmodule

(* ORIG_REF_NAME = "sysgen_relational_59e1a5e0ee" *) 
module design_1_awgn_inv_mapping_0_0_sysgen_relational_59e1a5e0ee_180
   (addra,
    clk,
    a);
  output [0:0]addra;
  input clk;
  input [3:0]a;

  wire [3:0]a;
  wire [0:0]addra;
  wire clk;
  wire result_12_3_rel_n_0;

  FDRE #(
    .INIT(1'b0)) 
    \op_mem_37_22_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(result_12_3_rel_n_0),
        .Q(addra),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h0001)) 
    result_12_3_rel
       (.I0(a[2]),
        .I1(a[3]),
        .I2(a[1]),
        .I3(a[0]),
        .O(result_12_3_rel_n_0));
endmodule

(* ORIG_REF_NAME = "sysgen_relational_59e1a5e0ee" *) 
module design_1_awgn_inv_mapping_0_0_sysgen_relational_59e1a5e0ee_409
   (addra,
    clk,
    a);
  output [0:0]addra;
  input clk;
  input [3:0]a;

  wire [3:0]a;
  wire [0:0]addra;
  wire clk;
  wire result_12_3_rel_n_0;

  FDRE #(
    .INIT(1'b0)) 
    \op_mem_37_22_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(result_12_3_rel_n_0),
        .Q(addra),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h0001)) 
    result_12_3_rel
       (.I0(a[2]),
        .I1(a[3]),
        .I2(a[1]),
        .I3(a[0]),
        .O(result_12_3_rel_n_0));
endmodule

(* ORIG_REF_NAME = "sysgen_relational_59e1a5e0ee" *) 
module design_1_awgn_inv_mapping_0_0_sysgen_relational_59e1a5e0ee_410
   (addra,
    clk,
    a);
  output [0:0]addra;
  input clk;
  input [3:0]a;

  wire [3:0]a;
  wire [0:0]addra;
  wire clk;
  wire result_12_3_rel_n_0;

  FDRE #(
    .INIT(1'b0)) 
    \op_mem_37_22_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(result_12_3_rel_n_0),
        .Q(addra),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h0001)) 
    result_12_3_rel
       (.I0(a[2]),
        .I1(a[3]),
        .I2(a[1]),
        .I3(a[0]),
        .O(result_12_3_rel_n_0));
endmodule

(* ORIG_REF_NAME = "sysgen_relational_59e1a5e0ee" *) 
module design_1_awgn_inv_mapping_0_0_sysgen_relational_59e1a5e0ee_411
   (addra,
    clk,
    a);
  output [0:0]addra;
  input clk;
  input [3:0]a;

  wire [3:0]a;
  wire [0:0]addra;
  wire clk;
  wire result_12_3_rel_n_0;

  FDRE #(
    .INIT(1'b0)) 
    \op_mem_37_22_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(result_12_3_rel_n_0),
        .Q(addra),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h0001)) 
    result_12_3_rel
       (.I0(a[2]),
        .I1(a[3]),
        .I2(a[1]),
        .I3(a[0]),
        .O(result_12_3_rel_n_0));
endmodule

(* ORIG_REF_NAME = "sysgen_relational_59e1a5e0ee" *) 
module design_1_awgn_inv_mapping_0_0_sysgen_relational_59e1a5e0ee_412
   (addra,
    clk,
    a);
  output [0:0]addra;
  input clk;
  input [3:0]a;

  wire [3:0]a;
  wire [0:0]addra;
  wire clk;
  wire result_12_3_rel_n_0;

  FDRE #(
    .INIT(1'b0)) 
    \op_mem_37_22_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(result_12_3_rel_n_0),
        .Q(addra),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h0001)) 
    result_12_3_rel
       (.I0(a[2]),
        .I1(a[3]),
        .I2(a[1]),
        .I3(a[0]),
        .O(result_12_3_rel_n_0));
endmodule

(* ORIG_REF_NAME = "sysgen_relational_59e1a5e0ee" *) 
module design_1_awgn_inv_mapping_0_0_sysgen_relational_59e1a5e0ee_642
   (addra,
    clk,
    a);
  output [0:0]addra;
  input clk;
  input [3:0]a;

  wire [3:0]a;
  wire [0:0]addra;
  wire clk;
  wire result_12_3_rel_n_0;

  FDRE #(
    .INIT(1'b0)) 
    \op_mem_37_22_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(result_12_3_rel_n_0),
        .Q(addra),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h0001)) 
    result_12_3_rel
       (.I0(a[2]),
        .I1(a[3]),
        .I2(a[1]),
        .I3(a[0]),
        .O(result_12_3_rel_n_0));
endmodule

(* ORIG_REF_NAME = "sysgen_relational_59e1a5e0ee" *) 
module design_1_awgn_inv_mapping_0_0_sysgen_relational_59e1a5e0ee_643
   (addra,
    clk,
    a);
  output [0:0]addra;
  input clk;
  input [3:0]a;

  wire [3:0]a;
  wire [0:0]addra;
  wire clk;
  wire result_12_3_rel_n_0;

  FDRE #(
    .INIT(1'b0)) 
    \op_mem_37_22_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(result_12_3_rel_n_0),
        .Q(addra),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h0001)) 
    result_12_3_rel
       (.I0(a[2]),
        .I1(a[3]),
        .I2(a[1]),
        .I3(a[0]),
        .O(result_12_3_rel_n_0));
endmodule

(* ORIG_REF_NAME = "sysgen_relational_59e1a5e0ee" *) 
module design_1_awgn_inv_mapping_0_0_sysgen_relational_59e1a5e0ee_644
   (addra,
    clk,
    a);
  output [0:0]addra;
  input clk;
  input [3:0]a;

  wire [3:0]a;
  wire [0:0]addra;
  wire clk;
  wire result_12_3_rel_n_0;

  FDRE #(
    .INIT(1'b0)) 
    \op_mem_37_22_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(result_12_3_rel_n_0),
        .Q(addra),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h0001)) 
    result_12_3_rel
       (.I0(a[2]),
        .I1(a[3]),
        .I2(a[1]),
        .I3(a[0]),
        .O(result_12_3_rel_n_0));
endmodule

(* ORIG_REF_NAME = "sysgen_relational_59e1a5e0ee" *) 
module design_1_awgn_inv_mapping_0_0_sysgen_relational_59e1a5e0ee_645
   (addra,
    clk,
    a);
  output [0:0]addra;
  input clk;
  input [3:0]a;

  wire [3:0]a;
  wire [0:0]addra;
  wire clk;
  wire result_12_3_rel_n_0;

  FDRE #(
    .INIT(1'b0)) 
    \op_mem_37_22_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(result_12_3_rel_n_0),
        .Q(addra),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h0001)) 
    result_12_3_rel
       (.I0(a[2]),
        .I1(a[3]),
        .I2(a[1]),
        .I3(a[0]),
        .O(result_12_3_rel_n_0));
endmodule

(* ORIG_REF_NAME = "sysgen_relational_59e1a5e0ee" *) 
module design_1_awgn_inv_mapping_0_0_sysgen_relational_59e1a5e0ee_875
   (addra,
    clk,
    a);
  output [0:0]addra;
  input clk;
  input [3:0]a;

  wire [3:0]a;
  wire [0:0]addra;
  wire clk;
  wire result_12_3_rel_n_0;

  FDRE #(
    .INIT(1'b0)) 
    \op_mem_37_22_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(result_12_3_rel_n_0),
        .Q(addra),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h0001)) 
    result_12_3_rel
       (.I0(a[2]),
        .I1(a[3]),
        .I2(a[1]),
        .I3(a[0]),
        .O(result_12_3_rel_n_0));
endmodule

(* ORIG_REF_NAME = "sysgen_relational_59e1a5e0ee" *) 
module design_1_awgn_inv_mapping_0_0_sysgen_relational_59e1a5e0ee_876
   (addra,
    clk,
    a);
  output [0:0]addra;
  input clk;
  input [3:0]a;

  wire [3:0]a;
  wire [0:0]addra;
  wire clk;
  wire result_12_3_rel_n_0;

  FDRE #(
    .INIT(1'b0)) 
    \op_mem_37_22_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(result_12_3_rel_n_0),
        .Q(addra),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h0001)) 
    result_12_3_rel
       (.I0(a[2]),
        .I1(a[3]),
        .I2(a[1]),
        .I3(a[0]),
        .O(result_12_3_rel_n_0));
endmodule

(* ORIG_REF_NAME = "sysgen_relational_59e1a5e0ee" *) 
module design_1_awgn_inv_mapping_0_0_sysgen_relational_59e1a5e0ee_877
   (addra,
    clk,
    a);
  output [0:0]addra;
  input clk;
  input [3:0]a;

  wire [3:0]a;
  wire [0:0]addra;
  wire clk;
  wire result_12_3_rel_n_0;

  FDRE #(
    .INIT(1'b0)) 
    \op_mem_37_22_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(result_12_3_rel_n_0),
        .Q(addra),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h0001)) 
    result_12_3_rel
       (.I0(a[2]),
        .I1(a[3]),
        .I2(a[1]),
        .I3(a[0]),
        .O(result_12_3_rel_n_0));
endmodule

(* ORIG_REF_NAME = "sysgen_relational_59e1a5e0ee" *) 
module design_1_awgn_inv_mapping_0_0_sysgen_relational_59e1a5e0ee_878
   (addra,
    clk,
    a);
  output [0:0]addra;
  input clk;
  input [3:0]a;

  wire [3:0]a;
  wire [0:0]addra;
  wire clk;
  wire result_12_3_rel__0;

  FDRE #(
    .INIT(1'b0)) 
    \op_mem_37_22_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(result_12_3_rel__0),
        .Q(addra),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h0001)) 
    result_12_3_rel
       (.I0(a[2]),
        .I1(a[3]),
        .I2(a[1]),
        .I3(a[0]),
        .O(result_12_3_rel__0));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_generic_cstr" *) 
module design_1_awgn_inv_mapping_0_0_blk_mem_gen_generic_cstr
   (douta,
    clka,
    ena,
    addra);
  output [2:0]douta;
  input clka;
  input ena;
  input [3:0]addra;

  wire [3:0]addra;
  wire clka;
  wire [2:0]douta;
  wire ena;

  design_1_awgn_inv_mapping_0_0_blk_mem_gen_prim_width \ramloop[0].ram.r 
       (.addra(addra),
        .clka(clka),
        .douta(douta),
        .ena(ena));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_generic_cstr" *) 
module design_1_awgn_inv_mapping_0_0_blk_mem_gen_generic_cstr_261
   (douta,
    clka,
    ena,
    addra);
  output [2:0]douta;
  input clka;
  input ena;
  input [3:0]addra;

  wire [3:0]addra;
  wire clka;
  wire [2:0]douta;
  wire ena;

  design_1_awgn_inv_mapping_0_0_blk_mem_gen_prim_width_262 \ramloop[0].ram.r 
       (.addra(addra),
        .clka(clka),
        .douta(douta),
        .ena(ena));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_generic_cstr" *) 
module design_1_awgn_inv_mapping_0_0_blk_mem_gen_generic_cstr_497
   (douta,
    clka,
    ena,
    addra);
  output [2:0]douta;
  input clka;
  input ena;
  input [3:0]addra;

  wire [3:0]addra;
  wire clka;
  wire [2:0]douta;
  wire ena;

  design_1_awgn_inv_mapping_0_0_blk_mem_gen_prim_width_498 \ramloop[0].ram.r 
       (.addra(addra),
        .clka(clka),
        .douta(douta),
        .ena(ena));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_generic_cstr" *) 
module design_1_awgn_inv_mapping_0_0_blk_mem_gen_generic_cstr_732
   (douta,
    clka,
    ena,
    addra);
  output [2:0]douta;
  input clka;
  input ena;
  input [3:0]addra;

  wire [3:0]addra;
  wire clka;
  wire [2:0]douta;
  wire ena;

  design_1_awgn_inv_mapping_0_0_blk_mem_gen_prim_width_733 \ramloop[0].ram.r 
       (.addra(addra),
        .clka(clka),
        .douta(douta),
        .ena(ena));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_generic_cstr" *) 
module design_1_awgn_inv_mapping_0_0_blk_mem_gen_generic_cstr__parameterized0
   (douta,
    clka,
    ena,
    addra);
  output [9:0]douta;
  input clka;
  input ena;
  input [7:0]addra;

  wire [7:0]addra;
  wire clka;
  wire [9:0]douta;
  wire ena;

  design_1_awgn_inv_mapping_0_0_blk_mem_gen_prim_width__parameterized0 \ramloop[0].ram.r 
       (.addra(addra),
        .clka(clka),
        .douta(douta),
        .ena(ena));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_generic_cstr" *) 
module design_1_awgn_inv_mapping_0_0_blk_mem_gen_generic_cstr__parameterized0_195
   (douta,
    clka,
    ena,
    addra);
  output [9:0]douta;
  input clka;
  input ena;
  input [7:0]addra;

  wire [7:0]addra;
  wire clka;
  wire [9:0]douta;
  wire ena;

  design_1_awgn_inv_mapping_0_0_blk_mem_gen_prim_width__parameterized0_196 \ramloop[0].ram.r 
       (.addra(addra),
        .clka(clka),
        .douta(douta),
        .ena(ena));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_generic_cstr" *) 
module design_1_awgn_inv_mapping_0_0_blk_mem_gen_generic_cstr__parameterized0_430
   (douta,
    clka,
    ena,
    addra);
  output [9:0]douta;
  input clka;
  input ena;
  input [7:0]addra;

  wire [7:0]addra;
  wire clka;
  wire [9:0]douta;
  wire ena;

  design_1_awgn_inv_mapping_0_0_blk_mem_gen_prim_width__parameterized0_431 \ramloop[0].ram.r 
       (.addra(addra),
        .clka(clka),
        .douta(douta),
        .ena(ena));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_generic_cstr" *) 
module design_1_awgn_inv_mapping_0_0_blk_mem_gen_generic_cstr__parameterized0_663
   (douta,
    clka,
    ena,
    addra);
  output [9:0]douta;
  input clka;
  input ena;
  input [7:0]addra;

  wire [7:0]addra;
  wire clka;
  wire [9:0]douta;
  wire ena;

  design_1_awgn_inv_mapping_0_0_blk_mem_gen_prim_width__parameterized0_664 \ramloop[0].ram.r 
       (.addra(addra),
        .clka(clka),
        .douta(douta),
        .ena(ena));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module design_1_awgn_inv_mapping_0_0_blk_mem_gen_prim_width
   (douta,
    clka,
    ena,
    addra);
  output [2:0]douta;
  input clka;
  input ena;
  input [3:0]addra;

  wire [3:0]addra;
  wire clka;
  wire [2:0]douta;
  wire ena;

  design_1_awgn_inv_mapping_0_0_blk_mem_gen_prim_wrapper_init \prim_init.ram 
       (.addra(addra),
        .clka(clka),
        .douta(douta),
        .ena(ena));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module design_1_awgn_inv_mapping_0_0_blk_mem_gen_prim_width_262
   (douta,
    clka,
    ena,
    addra);
  output [2:0]douta;
  input clka;
  input ena;
  input [3:0]addra;

  wire [3:0]addra;
  wire clka;
  wire [2:0]douta;
  wire ena;

  design_1_awgn_inv_mapping_0_0_blk_mem_gen_prim_wrapper_init_263 \prim_init.ram 
       (.addra(addra),
        .clka(clka),
        .douta(douta),
        .ena(ena));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module design_1_awgn_inv_mapping_0_0_blk_mem_gen_prim_width_498
   (douta,
    clka,
    ena,
    addra);
  output [2:0]douta;
  input clka;
  input ena;
  input [3:0]addra;

  wire [3:0]addra;
  wire clka;
  wire [2:0]douta;
  wire ena;

  design_1_awgn_inv_mapping_0_0_blk_mem_gen_prim_wrapper_init_499 \prim_init.ram 
       (.addra(addra),
        .clka(clka),
        .douta(douta),
        .ena(ena));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module design_1_awgn_inv_mapping_0_0_blk_mem_gen_prim_width_733
   (douta,
    clka,
    ena,
    addra);
  output [2:0]douta;
  input clka;
  input ena;
  input [3:0]addra;

  wire [3:0]addra;
  wire clka;
  wire [2:0]douta;
  wire ena;

  design_1_awgn_inv_mapping_0_0_blk_mem_gen_prim_wrapper_init_734 \prim_init.ram 
       (.addra(addra),
        .clka(clka),
        .douta(douta),
        .ena(ena));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module design_1_awgn_inv_mapping_0_0_blk_mem_gen_prim_width__parameterized0
   (douta,
    clka,
    ena,
    addra);
  output [9:0]douta;
  input clka;
  input ena;
  input [7:0]addra;

  wire [7:0]addra;
  wire clka;
  wire [9:0]douta;
  wire ena;

  design_1_awgn_inv_mapping_0_0_blk_mem_gen_prim_wrapper_init__parameterized0 \prim_init.ram 
       (.addra(addra),
        .clka(clka),
        .douta(douta),
        .ena(ena));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module design_1_awgn_inv_mapping_0_0_blk_mem_gen_prim_width__parameterized0_196
   (douta,
    clka,
    ena,
    addra);
  output [9:0]douta;
  input clka;
  input ena;
  input [7:0]addra;

  wire [7:0]addra;
  wire clka;
  wire [9:0]douta;
  wire ena;

  design_1_awgn_inv_mapping_0_0_blk_mem_gen_prim_wrapper_init__parameterized0_197 \prim_init.ram 
       (.addra(addra),
        .clka(clka),
        .douta(douta),
        .ena(ena));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module design_1_awgn_inv_mapping_0_0_blk_mem_gen_prim_width__parameterized0_431
   (douta,
    clka,
    ena,
    addra);
  output [9:0]douta;
  input clka;
  input ena;
  input [7:0]addra;

  wire [7:0]addra;
  wire clka;
  wire [9:0]douta;
  wire ena;

  design_1_awgn_inv_mapping_0_0_blk_mem_gen_prim_wrapper_init__parameterized0_432 \prim_init.ram 
       (.addra(addra),
        .clka(clka),
        .douta(douta),
        .ena(ena));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module design_1_awgn_inv_mapping_0_0_blk_mem_gen_prim_width__parameterized0_664
   (douta,
    clka,
    ena,
    addra);
  output [9:0]douta;
  input clka;
  input ena;
  input [7:0]addra;

  wire [7:0]addra;
  wire clka;
  wire [9:0]douta;
  wire ena;

  design_1_awgn_inv_mapping_0_0_blk_mem_gen_prim_wrapper_init__parameterized0_665 \prim_init.ram 
       (.addra(addra),
        .clka(clka),
        .douta(douta),
        .ena(ena));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper_init" *) 
module design_1_awgn_inv_mapping_0_0_blk_mem_gen_prim_wrapper_init
   (douta,
    clka,
    ena,
    addra);
  output [2:0]douta;
  input clka;
  input ena;
  input [3:0]addra;

  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_0 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_1 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_10 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_11 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_12 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_13 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_14 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_16 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_17 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_18 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_19 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_2 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_20 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_21 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_22 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_23 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_24 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_25 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_26 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_27 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_28 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_29 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_3 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_30 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_32 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_33 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_34 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_35 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_4 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_5 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_6 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_8 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_9 ;
  wire [3:0]addra;
  wire clka;
  wire [2:0]douta;
  wire ena;

  (* BOX_TYPE = "PRIMITIVE" *) 
  RAMB18E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000010100000000000000010000000000000100000000000000000100000000),
    .INIT_01(256'h0001000000000000000000010000000000000100000000000000000100000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram 
       (.ADDRARDADDR({1'b0,1'b0,1'b0,1'b0,1'b0,addra,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,1'b0,1'b0,addra,1'b1,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_0 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_1 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_2 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_3 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_4 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_5 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_6 ,douta[1],\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_8 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_9 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_10 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_11 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_12 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_13 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_14 ,douta[0]}),
        .DOBDO({\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_16 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_17 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_18 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_19 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_20 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_21 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_22 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_23 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_24 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_25 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_26 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_27 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_28 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_29 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_30 ,douta[2]}),
        .DOPADOP({\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_32 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_33 }),
        .DOPBDOP({\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_34 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_35 }),
        .ENARDEN(ena),
        .ENBWREN(ena),
        .REGCEAREGCE(ena),
        .REGCEB(ena),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper_init" *) 
module design_1_awgn_inv_mapping_0_0_blk_mem_gen_prim_wrapper_init_263
   (douta,
    clka,
    ena,
    addra);
  output [2:0]douta;
  input clka;
  input ena;
  input [3:0]addra;

  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_0 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_1 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_10 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_11 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_12 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_13 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_14 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_16 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_17 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_18 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_19 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_2 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_20 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_21 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_22 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_23 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_24 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_25 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_26 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_27 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_28 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_29 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_3 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_30 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_32 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_33 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_34 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_35 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_4 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_5 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_6 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_8 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_9 ;
  wire [3:0]addra;
  wire clka;
  wire [2:0]douta;
  wire ena;

  (* BOX_TYPE = "PRIMITIVE" *) 
  RAMB18E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000010100000000000000010000000000000100000000000000000100000000),
    .INIT_01(256'h0001000000000000000000010000000000000100000000000000000100000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram 
       (.ADDRARDADDR({1'b0,1'b0,1'b0,1'b0,1'b0,addra,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,1'b0,1'b0,addra,1'b1,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_0 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_1 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_2 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_3 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_4 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_5 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_6 ,douta[1],\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_8 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_9 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_10 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_11 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_12 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_13 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_14 ,douta[0]}),
        .DOBDO({\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_16 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_17 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_18 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_19 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_20 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_21 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_22 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_23 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_24 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_25 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_26 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_27 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_28 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_29 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_30 ,douta[2]}),
        .DOPADOP({\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_32 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_33 }),
        .DOPBDOP({\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_34 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_35 }),
        .ENARDEN(ena),
        .ENBWREN(ena),
        .REGCEAREGCE(ena),
        .REGCEB(ena),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper_init" *) 
module design_1_awgn_inv_mapping_0_0_blk_mem_gen_prim_wrapper_init_499
   (douta,
    clka,
    ena,
    addra);
  output [2:0]douta;
  input clka;
  input ena;
  input [3:0]addra;

  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_0 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_1 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_10 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_11 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_12 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_13 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_14 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_16 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_17 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_18 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_19 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_2 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_20 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_21 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_22 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_23 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_24 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_25 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_26 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_27 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_28 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_29 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_3 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_30 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_32 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_33 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_34 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_35 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_4 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_5 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_6 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_8 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_9 ;
  wire [3:0]addra;
  wire clka;
  wire [2:0]douta;
  wire ena;

  (* BOX_TYPE = "PRIMITIVE" *) 
  RAMB18E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000010100000000000000010000000000000100000000000000000100000000),
    .INIT_01(256'h0001000000000000000000010000000000000100000000000000000100000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram 
       (.ADDRARDADDR({1'b0,1'b0,1'b0,1'b0,1'b0,addra,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,1'b0,1'b0,addra,1'b1,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_0 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_1 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_2 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_3 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_4 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_5 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_6 ,douta[1],\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_8 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_9 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_10 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_11 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_12 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_13 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_14 ,douta[0]}),
        .DOBDO({\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_16 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_17 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_18 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_19 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_20 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_21 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_22 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_23 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_24 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_25 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_26 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_27 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_28 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_29 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_30 ,douta[2]}),
        .DOPADOP({\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_32 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_33 }),
        .DOPBDOP({\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_34 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_35 }),
        .ENARDEN(ena),
        .ENBWREN(ena),
        .REGCEAREGCE(ena),
        .REGCEB(ena),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper_init" *) 
module design_1_awgn_inv_mapping_0_0_blk_mem_gen_prim_wrapper_init_734
   (douta,
    clka,
    ena,
    addra);
  output [2:0]douta;
  input clka;
  input ena;
  input [3:0]addra;

  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_0 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_1 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_10 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_11 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_12 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_13 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_14 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_16 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_17 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_18 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_19 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_2 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_20 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_21 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_22 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_23 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_24 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_25 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_26 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_27 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_28 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_29 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_3 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_30 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_32 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_33 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_34 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_35 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_4 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_5 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_6 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_8 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_9 ;
  wire [3:0]addra;
  wire clka;
  wire [2:0]douta;
  wire ena;

  (* BOX_TYPE = "PRIMITIVE" *) 
  RAMB18E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000010100000000000000010000000000000100000000000000000100000000),
    .INIT_01(256'h0001000000000000000000010000000000000100000000000000000100000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram 
       (.ADDRARDADDR({1'b0,1'b0,1'b0,1'b0,1'b0,addra,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,1'b0,1'b0,addra,1'b1,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_0 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_1 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_2 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_3 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_4 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_5 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_6 ,douta[1],\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_8 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_9 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_10 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_11 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_12 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_13 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_14 ,douta[0]}),
        .DOBDO({\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_16 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_17 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_18 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_19 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_20 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_21 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_22 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_23 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_24 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_25 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_26 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_27 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_28 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_29 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_30 ,douta[2]}),
        .DOPADOP({\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_32 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_33 }),
        .DOPBDOP({\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_34 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_35 }),
        .ENARDEN(ena),
        .ENBWREN(ena),
        .REGCEAREGCE(ena),
        .REGCEB(ena),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper_init" *) 
module design_1_awgn_inv_mapping_0_0_blk_mem_gen_prim_wrapper_init__parameterized0
   (douta,
    clka,
    ena,
    addra);
  output [9:0]douta;
  input clka;
  input ena;
  input [7:0]addra;

  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_0 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_1 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_10 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_11 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_12 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_16 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_17 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_18 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_19 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_2 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_20 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_21 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_24 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_25 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_26 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_27 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_28 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_3 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_32 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_33 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_34 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_35 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_4 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_5 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_8 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_9 ;
  wire [7:0]addra;
  wire clka;
  wire [9:0]douta;
  wire ena;

  (* BOX_TYPE = "PRIMITIVE" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0103010101030101010301010103010101030102010301020103010201030102),
    .INIT_01(256'h0103000401030004010300050103000601030006010300070103010001030100),
    .INIT_02(256'h0102030301020304010203060102030701030000010300010103000201030003),
    .INIT_03(256'h0102010701020201010202030102020401020206010202070102030001020302),
    .INIT_04(256'h0102000001020002010200040102000601020100010201020102010401020106),
    .INIT_05(256'h0101010601010201010102030101020501010300010103020101030401010306),
    .INIT_06(256'h0100030101000304010003070101000101010004010100070101010101010104),
    .INIT_07(256'h0100000201000005010001000100010301000106010002010100020401000206),
    .INIT_08(256'h0007000700070103000701060007020100070205000703000007030300070306),
    .INIT_09(256'h0006010300060107000602020006020600060301000603050007000000070004),
    .INIT_0A(256'h0005010500050201000502040005030000050304000600000006000400060007),
    .INIT_0B(256'h0004010500040201000402050004030100040305000500010005000500050101),
    .INIT_0C(256'h0003010300030107000302040003030000030304000400000004000400040100),
    .INIT_0D(256'h0002010100020105000202010002020600020302000203060003000300030007),
    .INIT_0E(256'h0001000600010102000101070001020300010207000103040002000000020004),
    .INIT_0F(256'h0000000200000007000001030000020000000204000003000000030500010001),
    .INIT_10(256'h0306030703070003030701000307010403070200030702050307030103070306),
    .INIT_11(256'h0305030403060000030600040306010103060105030602010306020603060302),
    .INIT_12(256'h0304030103040305030500020305000603050102030501070305020303050207),
    .INIT_13(256'h0303030003030304030400000304000403040100030401040304020103040205),
    .INIT_14(256'h0302020703020303030203070303000303030007030301030303010703030203),
    .INIT_15(256'h0301030103010304030200000302000403020100030201040302010703020203),
    .INIT_16(256'h0300030403010000030100030301000703010102030101060301020103010205),
    .INIT_17(256'h0300000203000005030001000300010303000107030002020300020503000301),
    .INIT_18(256'h0207010202070104020701070207020202070205020703000207030302070306),
    .INIT_19(256'h0206020402060207020603010206030402060307020700010207000402070007),
    .INIT_1A(256'h0206000202060004020600060206010002060103020601050206010702060202),
    .INIT_1B(256'h0205020202050204020502060205030002050302020503040205030602060000),
    .INIT_1C(256'h0205000602050100020501010205010202050104020501050205010702050201),
    .INIT_1D(256'h0204030502040306020403070205000002050001020500020205000402050005),
    .INIT_1E(256'h0204030002040300020403010204030202040302020403030204030402040304),
    .INIT_1F(256'h0204020602040206020402060204020602040207020402070204020702040207),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram 
       (.ADDRARDADDR({1'b0,addra,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b0,addra,1'b1,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_0 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_1 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_2 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_3 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_4 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_5 ,douta[4:3],\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_8 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_9 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_10 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_11 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_12 ,douta[2:0]}),
        .DOBDO({\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_16 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_17 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_18 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_19 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_20 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_21 ,douta[9:8],\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_24 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_25 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_26 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_27 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_28 ,douta[7:5]}),
        .DOPADOP({\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_32 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_33 }),
        .DOPBDOP({\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_34 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_35 }),
        .ENARDEN(ena),
        .ENBWREN(ena),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper_init" *) 
module design_1_awgn_inv_mapping_0_0_blk_mem_gen_prim_wrapper_init__parameterized0_197
   (douta,
    clka,
    ena,
    addra);
  output [9:0]douta;
  input clka;
  input ena;
  input [7:0]addra;

  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_0 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_1 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_10 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_11 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_12 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_16 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_17 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_18 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_19 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_2 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_20 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_21 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_24 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_25 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_26 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_27 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_28 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_3 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_32 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_33 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_34 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_35 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_4 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_5 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_8 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_9 ;
  wire [7:0]addra;
  wire clka;
  wire [9:0]douta;
  wire ena;

  (* BOX_TYPE = "PRIMITIVE" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0103010101030101010301010103010101030102010301020103010201030102),
    .INIT_01(256'h0103000401030004010300050103000601030006010300070103010001030100),
    .INIT_02(256'h0102030301020304010203060102030701030000010300010103000201030003),
    .INIT_03(256'h0102010701020201010202030102020401020206010202070102030001020302),
    .INIT_04(256'h0102000001020002010200040102000601020100010201020102010401020106),
    .INIT_05(256'h0101010601010201010102030101020501010300010103020101030401010306),
    .INIT_06(256'h0100030101000304010003070101000101010004010100070101010101010104),
    .INIT_07(256'h0100000201000005010001000100010301000106010002010100020401000206),
    .INIT_08(256'h0007000700070103000701060007020100070205000703000007030300070306),
    .INIT_09(256'h0006010300060107000602020006020600060301000603050007000000070004),
    .INIT_0A(256'h0005010500050201000502040005030000050304000600000006000400060007),
    .INIT_0B(256'h0004010500040201000402050004030100040305000500010005000500050101),
    .INIT_0C(256'h0003010300030107000302040003030000030304000400000004000400040100),
    .INIT_0D(256'h0002010100020105000202010002020600020302000203060003000300030007),
    .INIT_0E(256'h0001000600010102000101070001020300010207000103040002000000020004),
    .INIT_0F(256'h0000000200000007000001030000020000000204000003000000030500010001),
    .INIT_10(256'h0306030703070003030701000307010403070200030702050307030103070306),
    .INIT_11(256'h0305030403060000030600040306010103060105030602010306020603060302),
    .INIT_12(256'h0304030103040305030500020305000603050102030501070305020303050207),
    .INIT_13(256'h0303030003030304030400000304000403040100030401040304020103040205),
    .INIT_14(256'h0302020703020303030203070303000303030007030301030303010703030203),
    .INIT_15(256'h0301030103010304030200000302000403020100030201040302010703020203),
    .INIT_16(256'h0300030403010000030100030301000703010102030101060301020103010205),
    .INIT_17(256'h0300000203000005030001000300010303000107030002020300020503000301),
    .INIT_18(256'h0207010202070104020701070207020202070205020703000207030302070306),
    .INIT_19(256'h0206020402060207020603010206030402060307020700010207000402070007),
    .INIT_1A(256'h0206000202060004020600060206010002060103020601050206010702060202),
    .INIT_1B(256'h0205020202050204020502060205030002050302020503040205030602060000),
    .INIT_1C(256'h0205000602050100020501010205010202050104020501050205010702050201),
    .INIT_1D(256'h0204030502040306020403070205000002050001020500020205000402050005),
    .INIT_1E(256'h0204030002040300020403010204030202040302020403030204030402040304),
    .INIT_1F(256'h0204020602040206020402060204020602040207020402070204020702040207),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram 
       (.ADDRARDADDR({1'b0,addra,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b0,addra,1'b1,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_0 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_1 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_2 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_3 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_4 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_5 ,douta[4:3],\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_8 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_9 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_10 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_11 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_12 ,douta[2:0]}),
        .DOBDO({\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_16 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_17 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_18 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_19 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_20 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_21 ,douta[9:8],\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_24 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_25 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_26 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_27 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_28 ,douta[7:5]}),
        .DOPADOP({\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_32 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_33 }),
        .DOPBDOP({\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_34 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_35 }),
        .ENARDEN(ena),
        .ENBWREN(ena),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper_init" *) 
module design_1_awgn_inv_mapping_0_0_blk_mem_gen_prim_wrapper_init__parameterized0_432
   (douta,
    clka,
    ena,
    addra);
  output [9:0]douta;
  input clka;
  input ena;
  input [7:0]addra;

  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_0 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_1 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_10 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_11 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_12 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_16 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_17 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_18 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_19 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_2 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_20 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_21 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_24 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_25 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_26 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_27 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_28 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_3 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_32 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_33 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_34 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_35 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_4 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_5 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_8 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_9 ;
  wire [7:0]addra;
  wire clka;
  wire [9:0]douta;
  wire ena;

  (* BOX_TYPE = "PRIMITIVE" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0103010101030101010301010103010101030102010301020103010201030102),
    .INIT_01(256'h0103000401030004010300050103000601030006010300070103010001030100),
    .INIT_02(256'h0102030301020304010203060102030701030000010300010103000201030003),
    .INIT_03(256'h0102010701020201010202030102020401020206010202070102030001020302),
    .INIT_04(256'h0102000001020002010200040102000601020100010201020102010401020106),
    .INIT_05(256'h0101010601010201010102030101020501010300010103020101030401010306),
    .INIT_06(256'h0100030101000304010003070101000101010004010100070101010101010104),
    .INIT_07(256'h0100000201000005010001000100010301000106010002010100020401000206),
    .INIT_08(256'h0007000700070103000701060007020100070205000703000007030300070306),
    .INIT_09(256'h0006010300060107000602020006020600060301000603050007000000070004),
    .INIT_0A(256'h0005010500050201000502040005030000050304000600000006000400060007),
    .INIT_0B(256'h0004010500040201000402050004030100040305000500010005000500050101),
    .INIT_0C(256'h0003010300030107000302040003030000030304000400000004000400040100),
    .INIT_0D(256'h0002010100020105000202010002020600020302000203060003000300030007),
    .INIT_0E(256'h0001000600010102000101070001020300010207000103040002000000020004),
    .INIT_0F(256'h0000000200000007000001030000020000000204000003000000030500010001),
    .INIT_10(256'h0306030703070003030701000307010403070200030702050307030103070306),
    .INIT_11(256'h0305030403060000030600040306010103060105030602010306020603060302),
    .INIT_12(256'h0304030103040305030500020305000603050102030501070305020303050207),
    .INIT_13(256'h0303030003030304030400000304000403040100030401040304020103040205),
    .INIT_14(256'h0302020703020303030203070303000303030007030301030303010703030203),
    .INIT_15(256'h0301030103010304030200000302000403020100030201040302010703020203),
    .INIT_16(256'h0300030403010000030100030301000703010102030101060301020103010205),
    .INIT_17(256'h0300000203000005030001000300010303000107030002020300020503000301),
    .INIT_18(256'h0207010202070104020701070207020202070205020703000207030302070306),
    .INIT_19(256'h0206020402060207020603010206030402060307020700010207000402070007),
    .INIT_1A(256'h0206000202060004020600060206010002060103020601050206010702060202),
    .INIT_1B(256'h0205020202050204020502060205030002050302020503040205030602060000),
    .INIT_1C(256'h0205000602050100020501010205010202050104020501050205010702050201),
    .INIT_1D(256'h0204030502040306020403070205000002050001020500020205000402050005),
    .INIT_1E(256'h0204030002040300020403010204030202040302020403030204030402040304),
    .INIT_1F(256'h0204020602040206020402060204020602040207020402070204020702040207),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram 
       (.ADDRARDADDR({1'b0,addra,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b0,addra,1'b1,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_0 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_1 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_2 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_3 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_4 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_5 ,douta[4:3],\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_8 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_9 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_10 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_11 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_12 ,douta[2:0]}),
        .DOBDO({\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_16 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_17 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_18 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_19 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_20 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_21 ,douta[9:8],\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_24 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_25 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_26 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_27 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_28 ,douta[7:5]}),
        .DOPADOP({\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_32 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_33 }),
        .DOPBDOP({\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_34 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_35 }),
        .ENARDEN(ena),
        .ENBWREN(ena),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper_init" *) 
module design_1_awgn_inv_mapping_0_0_blk_mem_gen_prim_wrapper_init__parameterized0_665
   (douta,
    clka,
    ena,
    addra);
  output [9:0]douta;
  input clka;
  input ena;
  input [7:0]addra;

  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_0 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_1 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_10 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_11 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_12 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_16 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_17 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_18 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_19 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_2 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_20 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_21 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_24 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_25 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_26 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_27 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_28 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_3 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_32 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_33 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_34 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_35 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_4 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_5 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_8 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_9 ;
  wire [7:0]addra;
  wire clka;
  wire [9:0]douta;
  wire ena;

  (* BOX_TYPE = "PRIMITIVE" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0103010101030101010301010103010101030102010301020103010201030102),
    .INIT_01(256'h0103000401030004010300050103000601030006010300070103010001030100),
    .INIT_02(256'h0102030301020304010203060102030701030000010300010103000201030003),
    .INIT_03(256'h0102010701020201010202030102020401020206010202070102030001020302),
    .INIT_04(256'h0102000001020002010200040102000601020100010201020102010401020106),
    .INIT_05(256'h0101010601010201010102030101020501010300010103020101030401010306),
    .INIT_06(256'h0100030101000304010003070101000101010004010100070101010101010104),
    .INIT_07(256'h0100000201000005010001000100010301000106010002010100020401000206),
    .INIT_08(256'h0007000700070103000701060007020100070205000703000007030300070306),
    .INIT_09(256'h0006010300060107000602020006020600060301000603050007000000070004),
    .INIT_0A(256'h0005010500050201000502040005030000050304000600000006000400060007),
    .INIT_0B(256'h0004010500040201000402050004030100040305000500010005000500050101),
    .INIT_0C(256'h0003010300030107000302040003030000030304000400000004000400040100),
    .INIT_0D(256'h0002010100020105000202010002020600020302000203060003000300030007),
    .INIT_0E(256'h0001000600010102000101070001020300010207000103040002000000020004),
    .INIT_0F(256'h0000000200000007000001030000020000000204000003000000030500010001),
    .INIT_10(256'h0306030703070003030701000307010403070200030702050307030103070306),
    .INIT_11(256'h0305030403060000030600040306010103060105030602010306020603060302),
    .INIT_12(256'h0304030103040305030500020305000603050102030501070305020303050207),
    .INIT_13(256'h0303030003030304030400000304000403040100030401040304020103040205),
    .INIT_14(256'h0302020703020303030203070303000303030007030301030303010703030203),
    .INIT_15(256'h0301030103010304030200000302000403020100030201040302010703020203),
    .INIT_16(256'h0300030403010000030100030301000703010102030101060301020103010205),
    .INIT_17(256'h0300000203000005030001000300010303000107030002020300020503000301),
    .INIT_18(256'h0207010202070104020701070207020202070205020703000207030302070306),
    .INIT_19(256'h0206020402060207020603010206030402060307020700010207000402070007),
    .INIT_1A(256'h0206000202060004020600060206010002060103020601050206010702060202),
    .INIT_1B(256'h0205020202050204020502060205030002050302020503040205030602060000),
    .INIT_1C(256'h0205000602050100020501010205010202050104020501050205010702050201),
    .INIT_1D(256'h0204030502040306020403070205000002050001020500020205000402050005),
    .INIT_1E(256'h0204030002040300020403010204030202040302020403030204030402040304),
    .INIT_1F(256'h0204020602040206020402060204020602040207020402070204020702040207),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram 
       (.ADDRARDADDR({1'b0,addra,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b0,addra,1'b1,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_0 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_1 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_2 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_3 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_4 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_5 ,douta[4:3],\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_8 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_9 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_10 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_11 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_12 ,douta[2:0]}),
        .DOBDO({\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_16 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_17 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_18 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_19 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_20 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_21 ,douta[9:8],\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_24 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_25 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_26 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_27 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_28 ,douta[7:5]}),
        .DOPADOP({\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_32 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_33 }),
        .DOPBDOP({\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_34 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_35 }),
        .ENARDEN(ena),
        .ENBWREN(ena),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_top" *) 
module design_1_awgn_inv_mapping_0_0_blk_mem_gen_top
   (douta,
    clka,
    ena,
    addra);
  output [2:0]douta;
  input clka;
  input ena;
  input [3:0]addra;

  wire [3:0]addra;
  wire clka;
  wire [2:0]douta;
  wire ena;

  design_1_awgn_inv_mapping_0_0_blk_mem_gen_generic_cstr \valid.cstr 
       (.addra(addra),
        .clka(clka),
        .douta(douta),
        .ena(ena));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_top" *) 
module design_1_awgn_inv_mapping_0_0_blk_mem_gen_top_260
   (douta,
    clka,
    ena,
    addra);
  output [2:0]douta;
  input clka;
  input ena;
  input [3:0]addra;

  wire [3:0]addra;
  wire clka;
  wire [2:0]douta;
  wire ena;

  design_1_awgn_inv_mapping_0_0_blk_mem_gen_generic_cstr_261 \valid.cstr 
       (.addra(addra),
        .clka(clka),
        .douta(douta),
        .ena(ena));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_top" *) 
module design_1_awgn_inv_mapping_0_0_blk_mem_gen_top_496
   (douta,
    clka,
    ena,
    addra);
  output [2:0]douta;
  input clka;
  input ena;
  input [3:0]addra;

  wire [3:0]addra;
  wire clka;
  wire [2:0]douta;
  wire ena;

  design_1_awgn_inv_mapping_0_0_blk_mem_gen_generic_cstr_497 \valid.cstr 
       (.addra(addra),
        .clka(clka),
        .douta(douta),
        .ena(ena));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_top" *) 
module design_1_awgn_inv_mapping_0_0_blk_mem_gen_top_731
   (douta,
    clka,
    ena,
    addra);
  output [2:0]douta;
  input clka;
  input ena;
  input [3:0]addra;

  wire [3:0]addra;
  wire clka;
  wire [2:0]douta;
  wire ena;

  design_1_awgn_inv_mapping_0_0_blk_mem_gen_generic_cstr_732 \valid.cstr 
       (.addra(addra),
        .clka(clka),
        .douta(douta),
        .ena(ena));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_top" *) 
module design_1_awgn_inv_mapping_0_0_blk_mem_gen_top__parameterized0
   (douta,
    clka,
    ena,
    addra);
  output [9:0]douta;
  input clka;
  input ena;
  input [7:0]addra;

  wire [7:0]addra;
  wire clka;
  wire [9:0]douta;
  wire ena;

  design_1_awgn_inv_mapping_0_0_blk_mem_gen_generic_cstr__parameterized0 \valid.cstr 
       (.addra(addra),
        .clka(clka),
        .douta(douta),
        .ena(ena));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_top" *) 
module design_1_awgn_inv_mapping_0_0_blk_mem_gen_top__parameterized0_194
   (douta,
    clka,
    ena,
    addra);
  output [9:0]douta;
  input clka;
  input ena;
  input [7:0]addra;

  wire [7:0]addra;
  wire clka;
  wire [9:0]douta;
  wire ena;

  design_1_awgn_inv_mapping_0_0_blk_mem_gen_generic_cstr__parameterized0_195 \valid.cstr 
       (.addra(addra),
        .clka(clka),
        .douta(douta),
        .ena(ena));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_top" *) 
module design_1_awgn_inv_mapping_0_0_blk_mem_gen_top__parameterized0_429
   (douta,
    clka,
    ena,
    addra);
  output [9:0]douta;
  input clka;
  input ena;
  input [7:0]addra;

  wire [7:0]addra;
  wire clka;
  wire [9:0]douta;
  wire ena;

  design_1_awgn_inv_mapping_0_0_blk_mem_gen_generic_cstr__parameterized0_430 \valid.cstr 
       (.addra(addra),
        .clka(clka),
        .douta(douta),
        .ena(ena));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_top" *) 
module design_1_awgn_inv_mapping_0_0_blk_mem_gen_top__parameterized0_662
   (douta,
    clka,
    ena,
    addra);
  output [9:0]douta;
  input clka;
  input ena;
  input [7:0]addra;

  wire [7:0]addra;
  wire clka;
  wire [9:0]douta;
  wire ena;

  design_1_awgn_inv_mapping_0_0_blk_mem_gen_generic_cstr__parameterized0_663 \valid.cstr 
       (.addra(addra),
        .clka(clka),
        .douta(douta),
        .ena(ena));
endmodule

(* C_ADDRA_WIDTH = "4" *) (* C_ADDRB_WIDTH = "4" *) (* C_ALGORITHM = "1" *) 
(* C_AXI_ID_WIDTH = "4" *) (* C_AXI_SLAVE_TYPE = "0" *) (* C_AXI_TYPE = "1" *) 
(* C_BYTE_SIZE = "9" *) (* C_COMMON_CLK = "0" *) (* C_COUNT_18K_BRAM = "1" *) 
(* C_COUNT_36K_BRAM = "0" *) (* C_CTRL_ECC_ALGO = "NONE" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DISABLE_WARN_BHV_COLL = "0" *) (* C_DISABLE_WARN_BHV_RANGE = "0" *) (* C_ELABORATION_DIR = "./" *) 
(* C_ENABLE_32BIT_ADDRESS = "0" *) (* C_EN_DEEPSLEEP_PIN = "0" *) (* C_EN_ECC_PIPE = "0" *) 
(* C_EN_RDADDRA_CHG = "0" *) (* C_EN_RDADDRB_CHG = "0" *) (* C_EN_SAFETY_CKT = "0" *) 
(* C_EN_SHUTDOWN_PIN = "0" *) (* C_EN_SLEEP_PIN = "0" *) (* C_EST_POWER_SUMMARY = "Estimated Power for IP     :     2.1688 mW" *) 
(* C_FAMILY = "zynq" *) (* C_HAS_AXI_ID = "0" *) (* C_HAS_ENA = "1" *) 
(* C_HAS_ENB = "0" *) (* C_HAS_INJECTERR = "0" *) (* C_HAS_MEM_OUTPUT_REGS_A = "1" *) 
(* C_HAS_MEM_OUTPUT_REGS_B = "0" *) (* C_HAS_MUX_OUTPUT_REGS_A = "0" *) (* C_HAS_MUX_OUTPUT_REGS_B = "0" *) 
(* C_HAS_REGCEA = "0" *) (* C_HAS_REGCEB = "0" *) (* C_HAS_RSTA = "0" *) 
(* C_HAS_RSTB = "0" *) (* C_HAS_SOFTECC_INPUT_REGS_A = "0" *) (* C_HAS_SOFTECC_OUTPUT_REGS_B = "0" *) 
(* C_INITA_VAL = "0" *) (* C_INITB_VAL = "0" *) (* C_INIT_FILE = "awgn_inv_mapping_blk_mem_gen_i0.mem" *) 
(* C_INIT_FILE_NAME = "awgn_inv_mapping_blk_mem_gen_i0.mif" *) (* C_INTERFACE_TYPE = "0" *) (* C_LOAD_INIT_FILE = "1" *) 
(* C_MEM_TYPE = "3" *) (* C_MUX_PIPELINE_STAGES = "0" *) (* C_PRIM_TYPE = "1" *) 
(* C_READ_DEPTH_A = "16" *) (* C_READ_DEPTH_B = "16" *) (* C_READ_LATENCY_A = "1" *) 
(* C_READ_LATENCY_B = "1" *) (* C_READ_WIDTH_A = "3" *) (* C_READ_WIDTH_B = "3" *) 
(* C_RSTRAM_A = "0" *) (* C_RSTRAM_B = "0" *) (* C_RST_PRIORITY_A = "CE" *) 
(* C_RST_PRIORITY_B = "CE" *) (* C_SIM_COLLISION_CHECK = "ALL" *) (* C_USE_BRAM_BLOCK = "0" *) 
(* C_USE_BYTE_WEA = "0" *) (* C_USE_BYTE_WEB = "0" *) (* C_USE_DEFAULT_DATA = "0" *) 
(* C_USE_ECC = "0" *) (* C_USE_SOFTECC = "0" *) (* C_USE_URAM = "0" *) 
(* C_WEA_WIDTH = "1" *) (* C_WEB_WIDTH = "1" *) (* C_WRITE_DEPTH_A = "16" *) 
(* C_WRITE_DEPTH_B = "16" *) (* C_WRITE_MODE_A = "WRITE_FIRST" *) (* C_WRITE_MODE_B = "WRITE_FIRST" *) 
(* C_WRITE_WIDTH_A = "3" *) (* C_WRITE_WIDTH_B = "3" *) (* C_XDEVICEFAMILY = "zynq" *) 
(* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "blk_mem_gen_v8_4_2" *) 
module design_1_awgn_inv_mapping_0_0_blk_mem_gen_v8_4_2
   (clka,
    rsta,
    ena,
    regcea,
    wea,
    addra,
    dina,
    douta,
    clkb,
    rstb,
    enb,
    regceb,
    web,
    addrb,
    dinb,
    doutb,
    injectsbiterr,
    injectdbiterr,
    eccpipece,
    sbiterr,
    dbiterr,
    rdaddrecc,
    sleep,
    deepsleep,
    shutdown,
    rsta_busy,
    rstb_busy,
    s_aclk,
    s_aresetn,
    s_axi_awid,
    s_axi_awaddr,
    s_axi_awlen,
    s_axi_awsize,
    s_axi_awburst,
    s_axi_awvalid,
    s_axi_awready,
    s_axi_wdata,
    s_axi_wstrb,
    s_axi_wlast,
    s_axi_wvalid,
    s_axi_wready,
    s_axi_bid,
    s_axi_bresp,
    s_axi_bvalid,
    s_axi_bready,
    s_axi_arid,
    s_axi_araddr,
    s_axi_arlen,
    s_axi_arsize,
    s_axi_arburst,
    s_axi_arvalid,
    s_axi_arready,
    s_axi_rid,
    s_axi_rdata,
    s_axi_rresp,
    s_axi_rlast,
    s_axi_rvalid,
    s_axi_rready,
    s_axi_injectsbiterr,
    s_axi_injectdbiterr,
    s_axi_sbiterr,
    s_axi_dbiterr,
    s_axi_rdaddrecc);
  input clka;
  input rsta;
  input ena;
  input regcea;
  input [0:0]wea;
  input [3:0]addra;
  input [2:0]dina;
  output [2:0]douta;
  input clkb;
  input rstb;
  input enb;
  input regceb;
  input [0:0]web;
  input [3:0]addrb;
  input [2:0]dinb;
  output [2:0]doutb;
  input injectsbiterr;
  input injectdbiterr;
  input eccpipece;
  output sbiterr;
  output dbiterr;
  output [3:0]rdaddrecc;
  input sleep;
  input deepsleep;
  input shutdown;
  output rsta_busy;
  output rstb_busy;
  input s_aclk;
  input s_aresetn;
  input [3:0]s_axi_awid;
  input [31:0]s_axi_awaddr;
  input [7:0]s_axi_awlen;
  input [2:0]s_axi_awsize;
  input [1:0]s_axi_awburst;
  input s_axi_awvalid;
  output s_axi_awready;
  input [2:0]s_axi_wdata;
  input [0:0]s_axi_wstrb;
  input s_axi_wlast;
  input s_axi_wvalid;
  output s_axi_wready;
  output [3:0]s_axi_bid;
  output [1:0]s_axi_bresp;
  output s_axi_bvalid;
  input s_axi_bready;
  input [3:0]s_axi_arid;
  input [31:0]s_axi_araddr;
  input [7:0]s_axi_arlen;
  input [2:0]s_axi_arsize;
  input [1:0]s_axi_arburst;
  input s_axi_arvalid;
  output s_axi_arready;
  output [3:0]s_axi_rid;
  output [2:0]s_axi_rdata;
  output [1:0]s_axi_rresp;
  output s_axi_rlast;
  output s_axi_rvalid;
  input s_axi_rready;
  input s_axi_injectsbiterr;
  input s_axi_injectdbiterr;
  output s_axi_sbiterr;
  output s_axi_dbiterr;
  output [3:0]s_axi_rdaddrecc;

  wire \<const0> ;
  wire [3:0]addra;
  wire clka;
  wire [2:0]douta;
  wire ena;

  assign dbiterr = \<const0> ;
  assign doutb[2] = \<const0> ;
  assign doutb[1] = \<const0> ;
  assign doutb[0] = \<const0> ;
  assign rdaddrecc[3] = \<const0> ;
  assign rdaddrecc[2] = \<const0> ;
  assign rdaddrecc[1] = \<const0> ;
  assign rdaddrecc[0] = \<const0> ;
  assign rsta_busy = \<const0> ;
  assign rstb_busy = \<const0> ;
  assign s_axi_arready = \<const0> ;
  assign s_axi_awready = \<const0> ;
  assign s_axi_bid[3] = \<const0> ;
  assign s_axi_bid[2] = \<const0> ;
  assign s_axi_bid[1] = \<const0> ;
  assign s_axi_bid[0] = \<const0> ;
  assign s_axi_bresp[1] = \<const0> ;
  assign s_axi_bresp[0] = \<const0> ;
  assign s_axi_bvalid = \<const0> ;
  assign s_axi_dbiterr = \<const0> ;
  assign s_axi_rdaddrecc[3] = \<const0> ;
  assign s_axi_rdaddrecc[2] = \<const0> ;
  assign s_axi_rdaddrecc[1] = \<const0> ;
  assign s_axi_rdaddrecc[0] = \<const0> ;
  assign s_axi_rdata[2] = \<const0> ;
  assign s_axi_rdata[1] = \<const0> ;
  assign s_axi_rdata[0] = \<const0> ;
  assign s_axi_rid[3] = \<const0> ;
  assign s_axi_rid[2] = \<const0> ;
  assign s_axi_rid[1] = \<const0> ;
  assign s_axi_rid[0] = \<const0> ;
  assign s_axi_rlast = \<const0> ;
  assign s_axi_rresp[1] = \<const0> ;
  assign s_axi_rresp[0] = \<const0> ;
  assign s_axi_rvalid = \<const0> ;
  assign s_axi_sbiterr = \<const0> ;
  assign s_axi_wready = \<const0> ;
  assign sbiterr = \<const0> ;
  GND GND
       (.G(\<const0> ));
  design_1_awgn_inv_mapping_0_0_blk_mem_gen_v8_4_2_synth inst_blk_mem_gen
       (.addra(addra),
        .clka(clka),
        .douta(douta),
        .ena(ena));
endmodule

(* C_ADDRA_WIDTH = "4" *) (* C_ADDRB_WIDTH = "4" *) (* C_ALGORITHM = "1" *) 
(* C_AXI_ID_WIDTH = "4" *) (* C_AXI_SLAVE_TYPE = "0" *) (* C_AXI_TYPE = "1" *) 
(* C_BYTE_SIZE = "9" *) (* C_COMMON_CLK = "0" *) (* C_COUNT_18K_BRAM = "1" *) 
(* C_COUNT_36K_BRAM = "0" *) (* C_CTRL_ECC_ALGO = "NONE" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DISABLE_WARN_BHV_COLL = "0" *) (* C_DISABLE_WARN_BHV_RANGE = "0" *) (* C_ELABORATION_DIR = "./" *) 
(* C_ENABLE_32BIT_ADDRESS = "0" *) (* C_EN_DEEPSLEEP_PIN = "0" *) (* C_EN_ECC_PIPE = "0" *) 
(* C_EN_RDADDRA_CHG = "0" *) (* C_EN_RDADDRB_CHG = "0" *) (* C_EN_SAFETY_CKT = "0" *) 
(* C_EN_SHUTDOWN_PIN = "0" *) (* C_EN_SLEEP_PIN = "0" *) (* C_EST_POWER_SUMMARY = "Estimated Power for IP     :     2.1688 mW" *) 
(* C_FAMILY = "zynq" *) (* C_HAS_AXI_ID = "0" *) (* C_HAS_ENA = "1" *) 
(* C_HAS_ENB = "0" *) (* C_HAS_INJECTERR = "0" *) (* C_HAS_MEM_OUTPUT_REGS_A = "1" *) 
(* C_HAS_MEM_OUTPUT_REGS_B = "0" *) (* C_HAS_MUX_OUTPUT_REGS_A = "0" *) (* C_HAS_MUX_OUTPUT_REGS_B = "0" *) 
(* C_HAS_REGCEA = "0" *) (* C_HAS_REGCEB = "0" *) (* C_HAS_RSTA = "0" *) 
(* C_HAS_RSTB = "0" *) (* C_HAS_SOFTECC_INPUT_REGS_A = "0" *) (* C_HAS_SOFTECC_OUTPUT_REGS_B = "0" *) 
(* C_INITA_VAL = "0" *) (* C_INITB_VAL = "0" *) (* C_INIT_FILE = "awgn_inv_mapping_blk_mem_gen_i0.mem" *) 
(* C_INIT_FILE_NAME = "awgn_inv_mapping_blk_mem_gen_i0.mif" *) (* C_INTERFACE_TYPE = "0" *) (* C_LOAD_INIT_FILE = "1" *) 
(* C_MEM_TYPE = "3" *) (* C_MUX_PIPELINE_STAGES = "0" *) (* C_PRIM_TYPE = "1" *) 
(* C_READ_DEPTH_A = "16" *) (* C_READ_DEPTH_B = "16" *) (* C_READ_LATENCY_A = "1" *) 
(* C_READ_LATENCY_B = "1" *) (* C_READ_WIDTH_A = "3" *) (* C_READ_WIDTH_B = "3" *) 
(* C_RSTRAM_A = "0" *) (* C_RSTRAM_B = "0" *) (* C_RST_PRIORITY_A = "CE" *) 
(* C_RST_PRIORITY_B = "CE" *) (* C_SIM_COLLISION_CHECK = "ALL" *) (* C_USE_BRAM_BLOCK = "0" *) 
(* C_USE_BYTE_WEA = "0" *) (* C_USE_BYTE_WEB = "0" *) (* C_USE_DEFAULT_DATA = "0" *) 
(* C_USE_ECC = "0" *) (* C_USE_SOFTECC = "0" *) (* C_USE_URAM = "0" *) 
(* C_WEA_WIDTH = "1" *) (* C_WEB_WIDTH = "1" *) (* C_WRITE_DEPTH_A = "16" *) 
(* C_WRITE_DEPTH_B = "16" *) (* C_WRITE_MODE_A = "WRITE_FIRST" *) (* C_WRITE_MODE_B = "WRITE_FIRST" *) 
(* C_WRITE_WIDTH_A = "3" *) (* C_WRITE_WIDTH_B = "3" *) (* C_XDEVICEFAMILY = "zynq" *) 
(* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "blk_mem_gen_v8_4_2" *) 
module design_1_awgn_inv_mapping_0_0_blk_mem_gen_v8_4_2__4
   (clka,
    rsta,
    ena,
    regcea,
    wea,
    addra,
    dina,
    douta,
    clkb,
    rstb,
    enb,
    regceb,
    web,
    addrb,
    dinb,
    doutb,
    injectsbiterr,
    injectdbiterr,
    eccpipece,
    sbiterr,
    dbiterr,
    rdaddrecc,
    sleep,
    deepsleep,
    shutdown,
    rsta_busy,
    rstb_busy,
    s_aclk,
    s_aresetn,
    s_axi_awid,
    s_axi_awaddr,
    s_axi_awlen,
    s_axi_awsize,
    s_axi_awburst,
    s_axi_awvalid,
    s_axi_awready,
    s_axi_wdata,
    s_axi_wstrb,
    s_axi_wlast,
    s_axi_wvalid,
    s_axi_wready,
    s_axi_bid,
    s_axi_bresp,
    s_axi_bvalid,
    s_axi_bready,
    s_axi_arid,
    s_axi_araddr,
    s_axi_arlen,
    s_axi_arsize,
    s_axi_arburst,
    s_axi_arvalid,
    s_axi_arready,
    s_axi_rid,
    s_axi_rdata,
    s_axi_rresp,
    s_axi_rlast,
    s_axi_rvalid,
    s_axi_rready,
    s_axi_injectsbiterr,
    s_axi_injectdbiterr,
    s_axi_sbiterr,
    s_axi_dbiterr,
    s_axi_rdaddrecc);
  input clka;
  input rsta;
  input ena;
  input regcea;
  input [0:0]wea;
  input [3:0]addra;
  input [2:0]dina;
  output [2:0]douta;
  input clkb;
  input rstb;
  input enb;
  input regceb;
  input [0:0]web;
  input [3:0]addrb;
  input [2:0]dinb;
  output [2:0]doutb;
  input injectsbiterr;
  input injectdbiterr;
  input eccpipece;
  output sbiterr;
  output dbiterr;
  output [3:0]rdaddrecc;
  input sleep;
  input deepsleep;
  input shutdown;
  output rsta_busy;
  output rstb_busy;
  input s_aclk;
  input s_aresetn;
  input [3:0]s_axi_awid;
  input [31:0]s_axi_awaddr;
  input [7:0]s_axi_awlen;
  input [2:0]s_axi_awsize;
  input [1:0]s_axi_awburst;
  input s_axi_awvalid;
  output s_axi_awready;
  input [2:0]s_axi_wdata;
  input [0:0]s_axi_wstrb;
  input s_axi_wlast;
  input s_axi_wvalid;
  output s_axi_wready;
  output [3:0]s_axi_bid;
  output [1:0]s_axi_bresp;
  output s_axi_bvalid;
  input s_axi_bready;
  input [3:0]s_axi_arid;
  input [31:0]s_axi_araddr;
  input [7:0]s_axi_arlen;
  input [2:0]s_axi_arsize;
  input [1:0]s_axi_arburst;
  input s_axi_arvalid;
  output s_axi_arready;
  output [3:0]s_axi_rid;
  output [2:0]s_axi_rdata;
  output [1:0]s_axi_rresp;
  output s_axi_rlast;
  output s_axi_rvalid;
  input s_axi_rready;
  input s_axi_injectsbiterr;
  input s_axi_injectdbiterr;
  output s_axi_sbiterr;
  output s_axi_dbiterr;
  output [3:0]s_axi_rdaddrecc;

  wire \<const0> ;
  wire [3:0]addra;
  wire clka;
  wire [2:0]douta;
  wire ena;

  assign dbiterr = \<const0> ;
  assign doutb[2] = \<const0> ;
  assign doutb[1] = \<const0> ;
  assign doutb[0] = \<const0> ;
  assign rdaddrecc[3] = \<const0> ;
  assign rdaddrecc[2] = \<const0> ;
  assign rdaddrecc[1] = \<const0> ;
  assign rdaddrecc[0] = \<const0> ;
  assign rsta_busy = \<const0> ;
  assign rstb_busy = \<const0> ;
  assign s_axi_arready = \<const0> ;
  assign s_axi_awready = \<const0> ;
  assign s_axi_bid[3] = \<const0> ;
  assign s_axi_bid[2] = \<const0> ;
  assign s_axi_bid[1] = \<const0> ;
  assign s_axi_bid[0] = \<const0> ;
  assign s_axi_bresp[1] = \<const0> ;
  assign s_axi_bresp[0] = \<const0> ;
  assign s_axi_bvalid = \<const0> ;
  assign s_axi_dbiterr = \<const0> ;
  assign s_axi_rdaddrecc[3] = \<const0> ;
  assign s_axi_rdaddrecc[2] = \<const0> ;
  assign s_axi_rdaddrecc[1] = \<const0> ;
  assign s_axi_rdaddrecc[0] = \<const0> ;
  assign s_axi_rdata[2] = \<const0> ;
  assign s_axi_rdata[1] = \<const0> ;
  assign s_axi_rdata[0] = \<const0> ;
  assign s_axi_rid[3] = \<const0> ;
  assign s_axi_rid[2] = \<const0> ;
  assign s_axi_rid[1] = \<const0> ;
  assign s_axi_rid[0] = \<const0> ;
  assign s_axi_rlast = \<const0> ;
  assign s_axi_rresp[1] = \<const0> ;
  assign s_axi_rresp[0] = \<const0> ;
  assign s_axi_rvalid = \<const0> ;
  assign s_axi_sbiterr = \<const0> ;
  assign s_axi_wready = \<const0> ;
  assign sbiterr = \<const0> ;
  GND GND
       (.G(\<const0> ));
  design_1_awgn_inv_mapping_0_0_blk_mem_gen_v8_4_2_synth_730 inst_blk_mem_gen
       (.addra(addra),
        .clka(clka),
        .douta(douta),
        .ena(ena));
endmodule

(* C_ADDRA_WIDTH = "4" *) (* C_ADDRB_WIDTH = "4" *) (* C_ALGORITHM = "1" *) 
(* C_AXI_ID_WIDTH = "4" *) (* C_AXI_SLAVE_TYPE = "0" *) (* C_AXI_TYPE = "1" *) 
(* C_BYTE_SIZE = "9" *) (* C_COMMON_CLK = "0" *) (* C_COUNT_18K_BRAM = "1" *) 
(* C_COUNT_36K_BRAM = "0" *) (* C_CTRL_ECC_ALGO = "NONE" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DISABLE_WARN_BHV_COLL = "0" *) (* C_DISABLE_WARN_BHV_RANGE = "0" *) (* C_ELABORATION_DIR = "./" *) 
(* C_ENABLE_32BIT_ADDRESS = "0" *) (* C_EN_DEEPSLEEP_PIN = "0" *) (* C_EN_ECC_PIPE = "0" *) 
(* C_EN_RDADDRA_CHG = "0" *) (* C_EN_RDADDRB_CHG = "0" *) (* C_EN_SAFETY_CKT = "0" *) 
(* C_EN_SHUTDOWN_PIN = "0" *) (* C_EN_SLEEP_PIN = "0" *) (* C_EST_POWER_SUMMARY = "Estimated Power for IP     :     2.1688 mW" *) 
(* C_FAMILY = "zynq" *) (* C_HAS_AXI_ID = "0" *) (* C_HAS_ENA = "1" *) 
(* C_HAS_ENB = "0" *) (* C_HAS_INJECTERR = "0" *) (* C_HAS_MEM_OUTPUT_REGS_A = "1" *) 
(* C_HAS_MEM_OUTPUT_REGS_B = "0" *) (* C_HAS_MUX_OUTPUT_REGS_A = "0" *) (* C_HAS_MUX_OUTPUT_REGS_B = "0" *) 
(* C_HAS_REGCEA = "0" *) (* C_HAS_REGCEB = "0" *) (* C_HAS_RSTA = "0" *) 
(* C_HAS_RSTB = "0" *) (* C_HAS_SOFTECC_INPUT_REGS_A = "0" *) (* C_HAS_SOFTECC_OUTPUT_REGS_B = "0" *) 
(* C_INITA_VAL = "0" *) (* C_INITB_VAL = "0" *) (* C_INIT_FILE = "awgn_inv_mapping_blk_mem_gen_i0.mem" *) 
(* C_INIT_FILE_NAME = "awgn_inv_mapping_blk_mem_gen_i0.mif" *) (* C_INTERFACE_TYPE = "0" *) (* C_LOAD_INIT_FILE = "1" *) 
(* C_MEM_TYPE = "3" *) (* C_MUX_PIPELINE_STAGES = "0" *) (* C_PRIM_TYPE = "1" *) 
(* C_READ_DEPTH_A = "16" *) (* C_READ_DEPTH_B = "16" *) (* C_READ_LATENCY_A = "1" *) 
(* C_READ_LATENCY_B = "1" *) (* C_READ_WIDTH_A = "3" *) (* C_READ_WIDTH_B = "3" *) 
(* C_RSTRAM_A = "0" *) (* C_RSTRAM_B = "0" *) (* C_RST_PRIORITY_A = "CE" *) 
(* C_RST_PRIORITY_B = "CE" *) (* C_SIM_COLLISION_CHECK = "ALL" *) (* C_USE_BRAM_BLOCK = "0" *) 
(* C_USE_BYTE_WEA = "0" *) (* C_USE_BYTE_WEB = "0" *) (* C_USE_DEFAULT_DATA = "0" *) 
(* C_USE_ECC = "0" *) (* C_USE_SOFTECC = "0" *) (* C_USE_URAM = "0" *) 
(* C_WEA_WIDTH = "1" *) (* C_WEB_WIDTH = "1" *) (* C_WRITE_DEPTH_A = "16" *) 
(* C_WRITE_DEPTH_B = "16" *) (* C_WRITE_MODE_A = "WRITE_FIRST" *) (* C_WRITE_MODE_B = "WRITE_FIRST" *) 
(* C_WRITE_WIDTH_A = "3" *) (* C_WRITE_WIDTH_B = "3" *) (* C_XDEVICEFAMILY = "zynq" *) 
(* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "blk_mem_gen_v8_4_2" *) 
module design_1_awgn_inv_mapping_0_0_blk_mem_gen_v8_4_2__5
   (clka,
    rsta,
    ena,
    regcea,
    wea,
    addra,
    dina,
    douta,
    clkb,
    rstb,
    enb,
    regceb,
    web,
    addrb,
    dinb,
    doutb,
    injectsbiterr,
    injectdbiterr,
    eccpipece,
    sbiterr,
    dbiterr,
    rdaddrecc,
    sleep,
    deepsleep,
    shutdown,
    rsta_busy,
    rstb_busy,
    s_aclk,
    s_aresetn,
    s_axi_awid,
    s_axi_awaddr,
    s_axi_awlen,
    s_axi_awsize,
    s_axi_awburst,
    s_axi_awvalid,
    s_axi_awready,
    s_axi_wdata,
    s_axi_wstrb,
    s_axi_wlast,
    s_axi_wvalid,
    s_axi_wready,
    s_axi_bid,
    s_axi_bresp,
    s_axi_bvalid,
    s_axi_bready,
    s_axi_arid,
    s_axi_araddr,
    s_axi_arlen,
    s_axi_arsize,
    s_axi_arburst,
    s_axi_arvalid,
    s_axi_arready,
    s_axi_rid,
    s_axi_rdata,
    s_axi_rresp,
    s_axi_rlast,
    s_axi_rvalid,
    s_axi_rready,
    s_axi_injectsbiterr,
    s_axi_injectdbiterr,
    s_axi_sbiterr,
    s_axi_dbiterr,
    s_axi_rdaddrecc);
  input clka;
  input rsta;
  input ena;
  input regcea;
  input [0:0]wea;
  input [3:0]addra;
  input [2:0]dina;
  output [2:0]douta;
  input clkb;
  input rstb;
  input enb;
  input regceb;
  input [0:0]web;
  input [3:0]addrb;
  input [2:0]dinb;
  output [2:0]doutb;
  input injectsbiterr;
  input injectdbiterr;
  input eccpipece;
  output sbiterr;
  output dbiterr;
  output [3:0]rdaddrecc;
  input sleep;
  input deepsleep;
  input shutdown;
  output rsta_busy;
  output rstb_busy;
  input s_aclk;
  input s_aresetn;
  input [3:0]s_axi_awid;
  input [31:0]s_axi_awaddr;
  input [7:0]s_axi_awlen;
  input [2:0]s_axi_awsize;
  input [1:0]s_axi_awburst;
  input s_axi_awvalid;
  output s_axi_awready;
  input [2:0]s_axi_wdata;
  input [0:0]s_axi_wstrb;
  input s_axi_wlast;
  input s_axi_wvalid;
  output s_axi_wready;
  output [3:0]s_axi_bid;
  output [1:0]s_axi_bresp;
  output s_axi_bvalid;
  input s_axi_bready;
  input [3:0]s_axi_arid;
  input [31:0]s_axi_araddr;
  input [7:0]s_axi_arlen;
  input [2:0]s_axi_arsize;
  input [1:0]s_axi_arburst;
  input s_axi_arvalid;
  output s_axi_arready;
  output [3:0]s_axi_rid;
  output [2:0]s_axi_rdata;
  output [1:0]s_axi_rresp;
  output s_axi_rlast;
  output s_axi_rvalid;
  input s_axi_rready;
  input s_axi_injectsbiterr;
  input s_axi_injectdbiterr;
  output s_axi_sbiterr;
  output s_axi_dbiterr;
  output [3:0]s_axi_rdaddrecc;

  wire \<const0> ;
  wire [3:0]addra;
  wire clka;
  wire [2:0]douta;
  wire ena;

  assign dbiterr = \<const0> ;
  assign doutb[2] = \<const0> ;
  assign doutb[1] = \<const0> ;
  assign doutb[0] = \<const0> ;
  assign rdaddrecc[3] = \<const0> ;
  assign rdaddrecc[2] = \<const0> ;
  assign rdaddrecc[1] = \<const0> ;
  assign rdaddrecc[0] = \<const0> ;
  assign rsta_busy = \<const0> ;
  assign rstb_busy = \<const0> ;
  assign s_axi_arready = \<const0> ;
  assign s_axi_awready = \<const0> ;
  assign s_axi_bid[3] = \<const0> ;
  assign s_axi_bid[2] = \<const0> ;
  assign s_axi_bid[1] = \<const0> ;
  assign s_axi_bid[0] = \<const0> ;
  assign s_axi_bresp[1] = \<const0> ;
  assign s_axi_bresp[0] = \<const0> ;
  assign s_axi_bvalid = \<const0> ;
  assign s_axi_dbiterr = \<const0> ;
  assign s_axi_rdaddrecc[3] = \<const0> ;
  assign s_axi_rdaddrecc[2] = \<const0> ;
  assign s_axi_rdaddrecc[1] = \<const0> ;
  assign s_axi_rdaddrecc[0] = \<const0> ;
  assign s_axi_rdata[2] = \<const0> ;
  assign s_axi_rdata[1] = \<const0> ;
  assign s_axi_rdata[0] = \<const0> ;
  assign s_axi_rid[3] = \<const0> ;
  assign s_axi_rid[2] = \<const0> ;
  assign s_axi_rid[1] = \<const0> ;
  assign s_axi_rid[0] = \<const0> ;
  assign s_axi_rlast = \<const0> ;
  assign s_axi_rresp[1] = \<const0> ;
  assign s_axi_rresp[0] = \<const0> ;
  assign s_axi_rvalid = \<const0> ;
  assign s_axi_sbiterr = \<const0> ;
  assign s_axi_wready = \<const0> ;
  assign sbiterr = \<const0> ;
  GND GND
       (.G(\<const0> ));
  design_1_awgn_inv_mapping_0_0_blk_mem_gen_v8_4_2_synth_495 inst_blk_mem_gen
       (.addra(addra),
        .clka(clka),
        .douta(douta),
        .ena(ena));
endmodule

(* C_ADDRA_WIDTH = "4" *) (* C_ADDRB_WIDTH = "4" *) (* C_ALGORITHM = "1" *) 
(* C_AXI_ID_WIDTH = "4" *) (* C_AXI_SLAVE_TYPE = "0" *) (* C_AXI_TYPE = "1" *) 
(* C_BYTE_SIZE = "9" *) (* C_COMMON_CLK = "0" *) (* C_COUNT_18K_BRAM = "1" *) 
(* C_COUNT_36K_BRAM = "0" *) (* C_CTRL_ECC_ALGO = "NONE" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DISABLE_WARN_BHV_COLL = "0" *) (* C_DISABLE_WARN_BHV_RANGE = "0" *) (* C_ELABORATION_DIR = "./" *) 
(* C_ENABLE_32BIT_ADDRESS = "0" *) (* C_EN_DEEPSLEEP_PIN = "0" *) (* C_EN_ECC_PIPE = "0" *) 
(* C_EN_RDADDRA_CHG = "0" *) (* C_EN_RDADDRB_CHG = "0" *) (* C_EN_SAFETY_CKT = "0" *) 
(* C_EN_SHUTDOWN_PIN = "0" *) (* C_EN_SLEEP_PIN = "0" *) (* C_EST_POWER_SUMMARY = "Estimated Power for IP     :     2.1688 mW" *) 
(* C_FAMILY = "zynq" *) (* C_HAS_AXI_ID = "0" *) (* C_HAS_ENA = "1" *) 
(* C_HAS_ENB = "0" *) (* C_HAS_INJECTERR = "0" *) (* C_HAS_MEM_OUTPUT_REGS_A = "1" *) 
(* C_HAS_MEM_OUTPUT_REGS_B = "0" *) (* C_HAS_MUX_OUTPUT_REGS_A = "0" *) (* C_HAS_MUX_OUTPUT_REGS_B = "0" *) 
(* C_HAS_REGCEA = "0" *) (* C_HAS_REGCEB = "0" *) (* C_HAS_RSTA = "0" *) 
(* C_HAS_RSTB = "0" *) (* C_HAS_SOFTECC_INPUT_REGS_A = "0" *) (* C_HAS_SOFTECC_OUTPUT_REGS_B = "0" *) 
(* C_INITA_VAL = "0" *) (* C_INITB_VAL = "0" *) (* C_INIT_FILE = "awgn_inv_mapping_blk_mem_gen_i0.mem" *) 
(* C_INIT_FILE_NAME = "awgn_inv_mapping_blk_mem_gen_i0.mif" *) (* C_INTERFACE_TYPE = "0" *) (* C_LOAD_INIT_FILE = "1" *) 
(* C_MEM_TYPE = "3" *) (* C_MUX_PIPELINE_STAGES = "0" *) (* C_PRIM_TYPE = "1" *) 
(* C_READ_DEPTH_A = "16" *) (* C_READ_DEPTH_B = "16" *) (* C_READ_LATENCY_A = "1" *) 
(* C_READ_LATENCY_B = "1" *) (* C_READ_WIDTH_A = "3" *) (* C_READ_WIDTH_B = "3" *) 
(* C_RSTRAM_A = "0" *) (* C_RSTRAM_B = "0" *) (* C_RST_PRIORITY_A = "CE" *) 
(* C_RST_PRIORITY_B = "CE" *) (* C_SIM_COLLISION_CHECK = "ALL" *) (* C_USE_BRAM_BLOCK = "0" *) 
(* C_USE_BYTE_WEA = "0" *) (* C_USE_BYTE_WEB = "0" *) (* C_USE_DEFAULT_DATA = "0" *) 
(* C_USE_ECC = "0" *) (* C_USE_SOFTECC = "0" *) (* C_USE_URAM = "0" *) 
(* C_WEA_WIDTH = "1" *) (* C_WEB_WIDTH = "1" *) (* C_WRITE_DEPTH_A = "16" *) 
(* C_WRITE_DEPTH_B = "16" *) (* C_WRITE_MODE_A = "WRITE_FIRST" *) (* C_WRITE_MODE_B = "WRITE_FIRST" *) 
(* C_WRITE_WIDTH_A = "3" *) (* C_WRITE_WIDTH_B = "3" *) (* C_XDEVICEFAMILY = "zynq" *) 
(* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "blk_mem_gen_v8_4_2" *) 
module design_1_awgn_inv_mapping_0_0_blk_mem_gen_v8_4_2__6
   (clka,
    rsta,
    ena,
    regcea,
    wea,
    addra,
    dina,
    douta,
    clkb,
    rstb,
    enb,
    regceb,
    web,
    addrb,
    dinb,
    doutb,
    injectsbiterr,
    injectdbiterr,
    eccpipece,
    sbiterr,
    dbiterr,
    rdaddrecc,
    sleep,
    deepsleep,
    shutdown,
    rsta_busy,
    rstb_busy,
    s_aclk,
    s_aresetn,
    s_axi_awid,
    s_axi_awaddr,
    s_axi_awlen,
    s_axi_awsize,
    s_axi_awburst,
    s_axi_awvalid,
    s_axi_awready,
    s_axi_wdata,
    s_axi_wstrb,
    s_axi_wlast,
    s_axi_wvalid,
    s_axi_wready,
    s_axi_bid,
    s_axi_bresp,
    s_axi_bvalid,
    s_axi_bready,
    s_axi_arid,
    s_axi_araddr,
    s_axi_arlen,
    s_axi_arsize,
    s_axi_arburst,
    s_axi_arvalid,
    s_axi_arready,
    s_axi_rid,
    s_axi_rdata,
    s_axi_rresp,
    s_axi_rlast,
    s_axi_rvalid,
    s_axi_rready,
    s_axi_injectsbiterr,
    s_axi_injectdbiterr,
    s_axi_sbiterr,
    s_axi_dbiterr,
    s_axi_rdaddrecc);
  input clka;
  input rsta;
  input ena;
  input regcea;
  input [0:0]wea;
  input [3:0]addra;
  input [2:0]dina;
  output [2:0]douta;
  input clkb;
  input rstb;
  input enb;
  input regceb;
  input [0:0]web;
  input [3:0]addrb;
  input [2:0]dinb;
  output [2:0]doutb;
  input injectsbiterr;
  input injectdbiterr;
  input eccpipece;
  output sbiterr;
  output dbiterr;
  output [3:0]rdaddrecc;
  input sleep;
  input deepsleep;
  input shutdown;
  output rsta_busy;
  output rstb_busy;
  input s_aclk;
  input s_aresetn;
  input [3:0]s_axi_awid;
  input [31:0]s_axi_awaddr;
  input [7:0]s_axi_awlen;
  input [2:0]s_axi_awsize;
  input [1:0]s_axi_awburst;
  input s_axi_awvalid;
  output s_axi_awready;
  input [2:0]s_axi_wdata;
  input [0:0]s_axi_wstrb;
  input s_axi_wlast;
  input s_axi_wvalid;
  output s_axi_wready;
  output [3:0]s_axi_bid;
  output [1:0]s_axi_bresp;
  output s_axi_bvalid;
  input s_axi_bready;
  input [3:0]s_axi_arid;
  input [31:0]s_axi_araddr;
  input [7:0]s_axi_arlen;
  input [2:0]s_axi_arsize;
  input [1:0]s_axi_arburst;
  input s_axi_arvalid;
  output s_axi_arready;
  output [3:0]s_axi_rid;
  output [2:0]s_axi_rdata;
  output [1:0]s_axi_rresp;
  output s_axi_rlast;
  output s_axi_rvalid;
  input s_axi_rready;
  input s_axi_injectsbiterr;
  input s_axi_injectdbiterr;
  output s_axi_sbiterr;
  output s_axi_dbiterr;
  output [3:0]s_axi_rdaddrecc;

  wire \<const0> ;
  wire [3:0]addra;
  wire clka;
  wire [2:0]douta;
  wire ena;

  assign dbiterr = \<const0> ;
  assign doutb[2] = \<const0> ;
  assign doutb[1] = \<const0> ;
  assign doutb[0] = \<const0> ;
  assign rdaddrecc[3] = \<const0> ;
  assign rdaddrecc[2] = \<const0> ;
  assign rdaddrecc[1] = \<const0> ;
  assign rdaddrecc[0] = \<const0> ;
  assign rsta_busy = \<const0> ;
  assign rstb_busy = \<const0> ;
  assign s_axi_arready = \<const0> ;
  assign s_axi_awready = \<const0> ;
  assign s_axi_bid[3] = \<const0> ;
  assign s_axi_bid[2] = \<const0> ;
  assign s_axi_bid[1] = \<const0> ;
  assign s_axi_bid[0] = \<const0> ;
  assign s_axi_bresp[1] = \<const0> ;
  assign s_axi_bresp[0] = \<const0> ;
  assign s_axi_bvalid = \<const0> ;
  assign s_axi_dbiterr = \<const0> ;
  assign s_axi_rdaddrecc[3] = \<const0> ;
  assign s_axi_rdaddrecc[2] = \<const0> ;
  assign s_axi_rdaddrecc[1] = \<const0> ;
  assign s_axi_rdaddrecc[0] = \<const0> ;
  assign s_axi_rdata[2] = \<const0> ;
  assign s_axi_rdata[1] = \<const0> ;
  assign s_axi_rdata[0] = \<const0> ;
  assign s_axi_rid[3] = \<const0> ;
  assign s_axi_rid[2] = \<const0> ;
  assign s_axi_rid[1] = \<const0> ;
  assign s_axi_rid[0] = \<const0> ;
  assign s_axi_rlast = \<const0> ;
  assign s_axi_rresp[1] = \<const0> ;
  assign s_axi_rresp[0] = \<const0> ;
  assign s_axi_rvalid = \<const0> ;
  assign s_axi_sbiterr = \<const0> ;
  assign s_axi_wready = \<const0> ;
  assign sbiterr = \<const0> ;
  GND GND
       (.G(\<const0> ));
  design_1_awgn_inv_mapping_0_0_blk_mem_gen_v8_4_2_synth_259 inst_blk_mem_gen
       (.addra(addra),
        .clka(clka),
        .douta(douta),
        .ena(ena));
endmodule

(* C_ADDRA_WIDTH = "8" *) (* C_ADDRB_WIDTH = "8" *) (* C_ALGORITHM = "1" *) 
(* C_AXI_ID_WIDTH = "4" *) (* C_AXI_SLAVE_TYPE = "0" *) (* C_AXI_TYPE = "1" *) 
(* C_BYTE_SIZE = "9" *) (* C_COMMON_CLK = "0" *) (* C_COUNT_18K_BRAM = "1" *) 
(* C_COUNT_36K_BRAM = "0" *) (* C_CTRL_ECC_ALGO = "NONE" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DISABLE_WARN_BHV_COLL = "0" *) (* C_DISABLE_WARN_BHV_RANGE = "0" *) (* C_ELABORATION_DIR = "./" *) 
(* C_ENABLE_32BIT_ADDRESS = "0" *) (* C_EN_DEEPSLEEP_PIN = "0" *) (* C_EN_ECC_PIPE = "0" *) 
(* C_EN_RDADDRA_CHG = "0" *) (* C_EN_RDADDRB_CHG = "0" *) (* C_EN_SAFETY_CKT = "0" *) 
(* C_EN_SHUTDOWN_PIN = "0" *) (* C_EN_SLEEP_PIN = "0" *) (* C_EST_POWER_SUMMARY = "Estimated Power for IP     :     2.459999 mW" *) 
(* C_FAMILY = "zynq" *) (* C_HAS_AXI_ID = "0" *) (* C_HAS_ENA = "1" *) 
(* C_HAS_ENB = "0" *) (* C_HAS_INJECTERR = "0" *) (* C_HAS_MEM_OUTPUT_REGS_A = "0" *) 
(* C_HAS_MEM_OUTPUT_REGS_B = "0" *) (* C_HAS_MUX_OUTPUT_REGS_A = "0" *) (* C_HAS_MUX_OUTPUT_REGS_B = "0" *) 
(* C_HAS_REGCEA = "0" *) (* C_HAS_REGCEB = "0" *) (* C_HAS_RSTA = "0" *) 
(* C_HAS_RSTB = "0" *) (* C_HAS_SOFTECC_INPUT_REGS_A = "0" *) (* C_HAS_SOFTECC_OUTPUT_REGS_B = "0" *) 
(* C_INITA_VAL = "0" *) (* C_INITB_VAL = "0" *) (* C_INIT_FILE = "awgn_inv_mapping_blk_mem_gen_i1.mem" *) 
(* C_INIT_FILE_NAME = "awgn_inv_mapping_blk_mem_gen_i1.mif" *) (* C_INTERFACE_TYPE = "0" *) (* C_LOAD_INIT_FILE = "1" *) 
(* C_MEM_TYPE = "3" *) (* C_MUX_PIPELINE_STAGES = "0" *) (* C_PRIM_TYPE = "1" *) 
(* C_READ_DEPTH_A = "256" *) (* C_READ_DEPTH_B = "256" *) (* C_READ_LATENCY_A = "1" *) 
(* C_READ_LATENCY_B = "1" *) (* C_READ_WIDTH_A = "10" *) (* C_READ_WIDTH_B = "10" *) 
(* C_RSTRAM_A = "0" *) (* C_RSTRAM_B = "0" *) (* C_RST_PRIORITY_A = "CE" *) 
(* C_RST_PRIORITY_B = "CE" *) (* C_SIM_COLLISION_CHECK = "ALL" *) (* C_USE_BRAM_BLOCK = "0" *) 
(* C_USE_BYTE_WEA = "0" *) (* C_USE_BYTE_WEB = "0" *) (* C_USE_DEFAULT_DATA = "0" *) 
(* C_USE_ECC = "0" *) (* C_USE_SOFTECC = "0" *) (* C_USE_URAM = "0" *) 
(* C_WEA_WIDTH = "1" *) (* C_WEB_WIDTH = "1" *) (* C_WRITE_DEPTH_A = "256" *) 
(* C_WRITE_DEPTH_B = "256" *) (* C_WRITE_MODE_A = "WRITE_FIRST" *) (* C_WRITE_MODE_B = "WRITE_FIRST" *) 
(* C_WRITE_WIDTH_A = "10" *) (* C_WRITE_WIDTH_B = "10" *) (* C_XDEVICEFAMILY = "zynq" *) 
(* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "blk_mem_gen_v8_4_2" *) 
module design_1_awgn_inv_mapping_0_0_blk_mem_gen_v8_4_2__parameterized1
   (clka,
    rsta,
    ena,
    regcea,
    wea,
    addra,
    dina,
    douta,
    clkb,
    rstb,
    enb,
    regceb,
    web,
    addrb,
    dinb,
    doutb,
    injectsbiterr,
    injectdbiterr,
    eccpipece,
    sbiterr,
    dbiterr,
    rdaddrecc,
    sleep,
    deepsleep,
    shutdown,
    rsta_busy,
    rstb_busy,
    s_aclk,
    s_aresetn,
    s_axi_awid,
    s_axi_awaddr,
    s_axi_awlen,
    s_axi_awsize,
    s_axi_awburst,
    s_axi_awvalid,
    s_axi_awready,
    s_axi_wdata,
    s_axi_wstrb,
    s_axi_wlast,
    s_axi_wvalid,
    s_axi_wready,
    s_axi_bid,
    s_axi_bresp,
    s_axi_bvalid,
    s_axi_bready,
    s_axi_arid,
    s_axi_araddr,
    s_axi_arlen,
    s_axi_arsize,
    s_axi_arburst,
    s_axi_arvalid,
    s_axi_arready,
    s_axi_rid,
    s_axi_rdata,
    s_axi_rresp,
    s_axi_rlast,
    s_axi_rvalid,
    s_axi_rready,
    s_axi_injectsbiterr,
    s_axi_injectdbiterr,
    s_axi_sbiterr,
    s_axi_dbiterr,
    s_axi_rdaddrecc);
  input clka;
  input rsta;
  input ena;
  input regcea;
  input [0:0]wea;
  input [7:0]addra;
  input [9:0]dina;
  output [9:0]douta;
  input clkb;
  input rstb;
  input enb;
  input regceb;
  input [0:0]web;
  input [7:0]addrb;
  input [9:0]dinb;
  output [9:0]doutb;
  input injectsbiterr;
  input injectdbiterr;
  input eccpipece;
  output sbiterr;
  output dbiterr;
  output [7:0]rdaddrecc;
  input sleep;
  input deepsleep;
  input shutdown;
  output rsta_busy;
  output rstb_busy;
  input s_aclk;
  input s_aresetn;
  input [3:0]s_axi_awid;
  input [31:0]s_axi_awaddr;
  input [7:0]s_axi_awlen;
  input [2:0]s_axi_awsize;
  input [1:0]s_axi_awburst;
  input s_axi_awvalid;
  output s_axi_awready;
  input [9:0]s_axi_wdata;
  input [0:0]s_axi_wstrb;
  input s_axi_wlast;
  input s_axi_wvalid;
  output s_axi_wready;
  output [3:0]s_axi_bid;
  output [1:0]s_axi_bresp;
  output s_axi_bvalid;
  input s_axi_bready;
  input [3:0]s_axi_arid;
  input [31:0]s_axi_araddr;
  input [7:0]s_axi_arlen;
  input [2:0]s_axi_arsize;
  input [1:0]s_axi_arburst;
  input s_axi_arvalid;
  output s_axi_arready;
  output [3:0]s_axi_rid;
  output [9:0]s_axi_rdata;
  output [1:0]s_axi_rresp;
  output s_axi_rlast;
  output s_axi_rvalid;
  input s_axi_rready;
  input s_axi_injectsbiterr;
  input s_axi_injectdbiterr;
  output s_axi_sbiterr;
  output s_axi_dbiterr;
  output [7:0]s_axi_rdaddrecc;

  wire \<const0> ;
  wire [7:0]addra;
  wire clka;
  wire [9:0]douta;
  wire ena;

  assign dbiterr = \<const0> ;
  assign doutb[9] = \<const0> ;
  assign doutb[8] = \<const0> ;
  assign doutb[7] = \<const0> ;
  assign doutb[6] = \<const0> ;
  assign doutb[5] = \<const0> ;
  assign doutb[4] = \<const0> ;
  assign doutb[3] = \<const0> ;
  assign doutb[2] = \<const0> ;
  assign doutb[1] = \<const0> ;
  assign doutb[0] = \<const0> ;
  assign rdaddrecc[7] = \<const0> ;
  assign rdaddrecc[6] = \<const0> ;
  assign rdaddrecc[5] = \<const0> ;
  assign rdaddrecc[4] = \<const0> ;
  assign rdaddrecc[3] = \<const0> ;
  assign rdaddrecc[2] = \<const0> ;
  assign rdaddrecc[1] = \<const0> ;
  assign rdaddrecc[0] = \<const0> ;
  assign rsta_busy = \<const0> ;
  assign rstb_busy = \<const0> ;
  assign s_axi_arready = \<const0> ;
  assign s_axi_awready = \<const0> ;
  assign s_axi_bid[3] = \<const0> ;
  assign s_axi_bid[2] = \<const0> ;
  assign s_axi_bid[1] = \<const0> ;
  assign s_axi_bid[0] = \<const0> ;
  assign s_axi_bresp[1] = \<const0> ;
  assign s_axi_bresp[0] = \<const0> ;
  assign s_axi_bvalid = \<const0> ;
  assign s_axi_dbiterr = \<const0> ;
  assign s_axi_rdaddrecc[7] = \<const0> ;
  assign s_axi_rdaddrecc[6] = \<const0> ;
  assign s_axi_rdaddrecc[5] = \<const0> ;
  assign s_axi_rdaddrecc[4] = \<const0> ;
  assign s_axi_rdaddrecc[3] = \<const0> ;
  assign s_axi_rdaddrecc[2] = \<const0> ;
  assign s_axi_rdaddrecc[1] = \<const0> ;
  assign s_axi_rdaddrecc[0] = \<const0> ;
  assign s_axi_rdata[9] = \<const0> ;
  assign s_axi_rdata[8] = \<const0> ;
  assign s_axi_rdata[7] = \<const0> ;
  assign s_axi_rdata[6] = \<const0> ;
  assign s_axi_rdata[5] = \<const0> ;
  assign s_axi_rdata[4] = \<const0> ;
  assign s_axi_rdata[3] = \<const0> ;
  assign s_axi_rdata[2] = \<const0> ;
  assign s_axi_rdata[1] = \<const0> ;
  assign s_axi_rdata[0] = \<const0> ;
  assign s_axi_rid[3] = \<const0> ;
  assign s_axi_rid[2] = \<const0> ;
  assign s_axi_rid[1] = \<const0> ;
  assign s_axi_rid[0] = \<const0> ;
  assign s_axi_rlast = \<const0> ;
  assign s_axi_rresp[1] = \<const0> ;
  assign s_axi_rresp[0] = \<const0> ;
  assign s_axi_rvalid = \<const0> ;
  assign s_axi_sbiterr = \<const0> ;
  assign s_axi_wready = \<const0> ;
  assign sbiterr = \<const0> ;
  GND GND
       (.G(\<const0> ));
  design_1_awgn_inv_mapping_0_0_blk_mem_gen_v8_4_2_synth__parameterized0 inst_blk_mem_gen
       (.addra(addra),
        .clka(clka),
        .douta(douta),
        .ena(ena));
endmodule

(* C_ADDRA_WIDTH = "8" *) (* C_ADDRB_WIDTH = "8" *) (* C_ALGORITHM = "1" *) 
(* C_AXI_ID_WIDTH = "4" *) (* C_AXI_SLAVE_TYPE = "0" *) (* C_AXI_TYPE = "1" *) 
(* C_BYTE_SIZE = "9" *) (* C_COMMON_CLK = "0" *) (* C_COUNT_18K_BRAM = "1" *) 
(* C_COUNT_36K_BRAM = "0" *) (* C_CTRL_ECC_ALGO = "NONE" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DISABLE_WARN_BHV_COLL = "0" *) (* C_DISABLE_WARN_BHV_RANGE = "0" *) (* C_ELABORATION_DIR = "./" *) 
(* C_ENABLE_32BIT_ADDRESS = "0" *) (* C_EN_DEEPSLEEP_PIN = "0" *) (* C_EN_ECC_PIPE = "0" *) 
(* C_EN_RDADDRA_CHG = "0" *) (* C_EN_RDADDRB_CHG = "0" *) (* C_EN_SAFETY_CKT = "0" *) 
(* C_EN_SHUTDOWN_PIN = "0" *) (* C_EN_SLEEP_PIN = "0" *) (* C_EST_POWER_SUMMARY = "Estimated Power for IP     :     2.459999 mW" *) 
(* C_FAMILY = "zynq" *) (* C_HAS_AXI_ID = "0" *) (* C_HAS_ENA = "1" *) 
(* C_HAS_ENB = "0" *) (* C_HAS_INJECTERR = "0" *) (* C_HAS_MEM_OUTPUT_REGS_A = "0" *) 
(* C_HAS_MEM_OUTPUT_REGS_B = "0" *) (* C_HAS_MUX_OUTPUT_REGS_A = "0" *) (* C_HAS_MUX_OUTPUT_REGS_B = "0" *) 
(* C_HAS_REGCEA = "0" *) (* C_HAS_REGCEB = "0" *) (* C_HAS_RSTA = "0" *) 
(* C_HAS_RSTB = "0" *) (* C_HAS_SOFTECC_INPUT_REGS_A = "0" *) (* C_HAS_SOFTECC_OUTPUT_REGS_B = "0" *) 
(* C_INITA_VAL = "0" *) (* C_INITB_VAL = "0" *) (* C_INIT_FILE = "awgn_inv_mapping_blk_mem_gen_i1.mem" *) 
(* C_INIT_FILE_NAME = "awgn_inv_mapping_blk_mem_gen_i1.mif" *) (* C_INTERFACE_TYPE = "0" *) (* C_LOAD_INIT_FILE = "1" *) 
(* C_MEM_TYPE = "3" *) (* C_MUX_PIPELINE_STAGES = "0" *) (* C_PRIM_TYPE = "1" *) 
(* C_READ_DEPTH_A = "256" *) (* C_READ_DEPTH_B = "256" *) (* C_READ_LATENCY_A = "1" *) 
(* C_READ_LATENCY_B = "1" *) (* C_READ_WIDTH_A = "10" *) (* C_READ_WIDTH_B = "10" *) 
(* C_RSTRAM_A = "0" *) (* C_RSTRAM_B = "0" *) (* C_RST_PRIORITY_A = "CE" *) 
(* C_RST_PRIORITY_B = "CE" *) (* C_SIM_COLLISION_CHECK = "ALL" *) (* C_USE_BRAM_BLOCK = "0" *) 
(* C_USE_BYTE_WEA = "0" *) (* C_USE_BYTE_WEB = "0" *) (* C_USE_DEFAULT_DATA = "0" *) 
(* C_USE_ECC = "0" *) (* C_USE_SOFTECC = "0" *) (* C_USE_URAM = "0" *) 
(* C_WEA_WIDTH = "1" *) (* C_WEB_WIDTH = "1" *) (* C_WRITE_DEPTH_A = "256" *) 
(* C_WRITE_DEPTH_B = "256" *) (* C_WRITE_MODE_A = "WRITE_FIRST" *) (* C_WRITE_MODE_B = "WRITE_FIRST" *) 
(* C_WRITE_WIDTH_A = "10" *) (* C_WRITE_WIDTH_B = "10" *) (* C_XDEVICEFAMILY = "zynq" *) 
(* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "blk_mem_gen_v8_4_2" *) 
module design_1_awgn_inv_mapping_0_0_blk_mem_gen_v8_4_2__parameterized1__4
   (clka,
    rsta,
    ena,
    regcea,
    wea,
    addra,
    dina,
    douta,
    clkb,
    rstb,
    enb,
    regceb,
    web,
    addrb,
    dinb,
    doutb,
    injectsbiterr,
    injectdbiterr,
    eccpipece,
    sbiterr,
    dbiterr,
    rdaddrecc,
    sleep,
    deepsleep,
    shutdown,
    rsta_busy,
    rstb_busy,
    s_aclk,
    s_aresetn,
    s_axi_awid,
    s_axi_awaddr,
    s_axi_awlen,
    s_axi_awsize,
    s_axi_awburst,
    s_axi_awvalid,
    s_axi_awready,
    s_axi_wdata,
    s_axi_wstrb,
    s_axi_wlast,
    s_axi_wvalid,
    s_axi_wready,
    s_axi_bid,
    s_axi_bresp,
    s_axi_bvalid,
    s_axi_bready,
    s_axi_arid,
    s_axi_araddr,
    s_axi_arlen,
    s_axi_arsize,
    s_axi_arburst,
    s_axi_arvalid,
    s_axi_arready,
    s_axi_rid,
    s_axi_rdata,
    s_axi_rresp,
    s_axi_rlast,
    s_axi_rvalid,
    s_axi_rready,
    s_axi_injectsbiterr,
    s_axi_injectdbiterr,
    s_axi_sbiterr,
    s_axi_dbiterr,
    s_axi_rdaddrecc);
  input clka;
  input rsta;
  input ena;
  input regcea;
  input [0:0]wea;
  input [7:0]addra;
  input [9:0]dina;
  output [9:0]douta;
  input clkb;
  input rstb;
  input enb;
  input regceb;
  input [0:0]web;
  input [7:0]addrb;
  input [9:0]dinb;
  output [9:0]doutb;
  input injectsbiterr;
  input injectdbiterr;
  input eccpipece;
  output sbiterr;
  output dbiterr;
  output [7:0]rdaddrecc;
  input sleep;
  input deepsleep;
  input shutdown;
  output rsta_busy;
  output rstb_busy;
  input s_aclk;
  input s_aresetn;
  input [3:0]s_axi_awid;
  input [31:0]s_axi_awaddr;
  input [7:0]s_axi_awlen;
  input [2:0]s_axi_awsize;
  input [1:0]s_axi_awburst;
  input s_axi_awvalid;
  output s_axi_awready;
  input [9:0]s_axi_wdata;
  input [0:0]s_axi_wstrb;
  input s_axi_wlast;
  input s_axi_wvalid;
  output s_axi_wready;
  output [3:0]s_axi_bid;
  output [1:0]s_axi_bresp;
  output s_axi_bvalid;
  input s_axi_bready;
  input [3:0]s_axi_arid;
  input [31:0]s_axi_araddr;
  input [7:0]s_axi_arlen;
  input [2:0]s_axi_arsize;
  input [1:0]s_axi_arburst;
  input s_axi_arvalid;
  output s_axi_arready;
  output [3:0]s_axi_rid;
  output [9:0]s_axi_rdata;
  output [1:0]s_axi_rresp;
  output s_axi_rlast;
  output s_axi_rvalid;
  input s_axi_rready;
  input s_axi_injectsbiterr;
  input s_axi_injectdbiterr;
  output s_axi_sbiterr;
  output s_axi_dbiterr;
  output [7:0]s_axi_rdaddrecc;

  wire \<const0> ;
  wire [7:0]addra;
  wire clka;
  wire [9:0]douta;
  wire ena;

  assign dbiterr = \<const0> ;
  assign doutb[9] = \<const0> ;
  assign doutb[8] = \<const0> ;
  assign doutb[7] = \<const0> ;
  assign doutb[6] = \<const0> ;
  assign doutb[5] = \<const0> ;
  assign doutb[4] = \<const0> ;
  assign doutb[3] = \<const0> ;
  assign doutb[2] = \<const0> ;
  assign doutb[1] = \<const0> ;
  assign doutb[0] = \<const0> ;
  assign rdaddrecc[7] = \<const0> ;
  assign rdaddrecc[6] = \<const0> ;
  assign rdaddrecc[5] = \<const0> ;
  assign rdaddrecc[4] = \<const0> ;
  assign rdaddrecc[3] = \<const0> ;
  assign rdaddrecc[2] = \<const0> ;
  assign rdaddrecc[1] = \<const0> ;
  assign rdaddrecc[0] = \<const0> ;
  assign rsta_busy = \<const0> ;
  assign rstb_busy = \<const0> ;
  assign s_axi_arready = \<const0> ;
  assign s_axi_awready = \<const0> ;
  assign s_axi_bid[3] = \<const0> ;
  assign s_axi_bid[2] = \<const0> ;
  assign s_axi_bid[1] = \<const0> ;
  assign s_axi_bid[0] = \<const0> ;
  assign s_axi_bresp[1] = \<const0> ;
  assign s_axi_bresp[0] = \<const0> ;
  assign s_axi_bvalid = \<const0> ;
  assign s_axi_dbiterr = \<const0> ;
  assign s_axi_rdaddrecc[7] = \<const0> ;
  assign s_axi_rdaddrecc[6] = \<const0> ;
  assign s_axi_rdaddrecc[5] = \<const0> ;
  assign s_axi_rdaddrecc[4] = \<const0> ;
  assign s_axi_rdaddrecc[3] = \<const0> ;
  assign s_axi_rdaddrecc[2] = \<const0> ;
  assign s_axi_rdaddrecc[1] = \<const0> ;
  assign s_axi_rdaddrecc[0] = \<const0> ;
  assign s_axi_rdata[9] = \<const0> ;
  assign s_axi_rdata[8] = \<const0> ;
  assign s_axi_rdata[7] = \<const0> ;
  assign s_axi_rdata[6] = \<const0> ;
  assign s_axi_rdata[5] = \<const0> ;
  assign s_axi_rdata[4] = \<const0> ;
  assign s_axi_rdata[3] = \<const0> ;
  assign s_axi_rdata[2] = \<const0> ;
  assign s_axi_rdata[1] = \<const0> ;
  assign s_axi_rdata[0] = \<const0> ;
  assign s_axi_rid[3] = \<const0> ;
  assign s_axi_rid[2] = \<const0> ;
  assign s_axi_rid[1] = \<const0> ;
  assign s_axi_rid[0] = \<const0> ;
  assign s_axi_rlast = \<const0> ;
  assign s_axi_rresp[1] = \<const0> ;
  assign s_axi_rresp[0] = \<const0> ;
  assign s_axi_rvalid = \<const0> ;
  assign s_axi_sbiterr = \<const0> ;
  assign s_axi_wready = \<const0> ;
  assign sbiterr = \<const0> ;
  GND GND
       (.G(\<const0> ));
  design_1_awgn_inv_mapping_0_0_blk_mem_gen_v8_4_2_synth__parameterized0_661 inst_blk_mem_gen
       (.addra(addra),
        .clka(clka),
        .douta(douta),
        .ena(ena));
endmodule

(* C_ADDRA_WIDTH = "8" *) (* C_ADDRB_WIDTH = "8" *) (* C_ALGORITHM = "1" *) 
(* C_AXI_ID_WIDTH = "4" *) (* C_AXI_SLAVE_TYPE = "0" *) (* C_AXI_TYPE = "1" *) 
(* C_BYTE_SIZE = "9" *) (* C_COMMON_CLK = "0" *) (* C_COUNT_18K_BRAM = "1" *) 
(* C_COUNT_36K_BRAM = "0" *) (* C_CTRL_ECC_ALGO = "NONE" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DISABLE_WARN_BHV_COLL = "0" *) (* C_DISABLE_WARN_BHV_RANGE = "0" *) (* C_ELABORATION_DIR = "./" *) 
(* C_ENABLE_32BIT_ADDRESS = "0" *) (* C_EN_DEEPSLEEP_PIN = "0" *) (* C_EN_ECC_PIPE = "0" *) 
(* C_EN_RDADDRA_CHG = "0" *) (* C_EN_RDADDRB_CHG = "0" *) (* C_EN_SAFETY_CKT = "0" *) 
(* C_EN_SHUTDOWN_PIN = "0" *) (* C_EN_SLEEP_PIN = "0" *) (* C_EST_POWER_SUMMARY = "Estimated Power for IP     :     2.459999 mW" *) 
(* C_FAMILY = "zynq" *) (* C_HAS_AXI_ID = "0" *) (* C_HAS_ENA = "1" *) 
(* C_HAS_ENB = "0" *) (* C_HAS_INJECTERR = "0" *) (* C_HAS_MEM_OUTPUT_REGS_A = "0" *) 
(* C_HAS_MEM_OUTPUT_REGS_B = "0" *) (* C_HAS_MUX_OUTPUT_REGS_A = "0" *) (* C_HAS_MUX_OUTPUT_REGS_B = "0" *) 
(* C_HAS_REGCEA = "0" *) (* C_HAS_REGCEB = "0" *) (* C_HAS_RSTA = "0" *) 
(* C_HAS_RSTB = "0" *) (* C_HAS_SOFTECC_INPUT_REGS_A = "0" *) (* C_HAS_SOFTECC_OUTPUT_REGS_B = "0" *) 
(* C_INITA_VAL = "0" *) (* C_INITB_VAL = "0" *) (* C_INIT_FILE = "awgn_inv_mapping_blk_mem_gen_i1.mem" *) 
(* C_INIT_FILE_NAME = "awgn_inv_mapping_blk_mem_gen_i1.mif" *) (* C_INTERFACE_TYPE = "0" *) (* C_LOAD_INIT_FILE = "1" *) 
(* C_MEM_TYPE = "3" *) (* C_MUX_PIPELINE_STAGES = "0" *) (* C_PRIM_TYPE = "1" *) 
(* C_READ_DEPTH_A = "256" *) (* C_READ_DEPTH_B = "256" *) (* C_READ_LATENCY_A = "1" *) 
(* C_READ_LATENCY_B = "1" *) (* C_READ_WIDTH_A = "10" *) (* C_READ_WIDTH_B = "10" *) 
(* C_RSTRAM_A = "0" *) (* C_RSTRAM_B = "0" *) (* C_RST_PRIORITY_A = "CE" *) 
(* C_RST_PRIORITY_B = "CE" *) (* C_SIM_COLLISION_CHECK = "ALL" *) (* C_USE_BRAM_BLOCK = "0" *) 
(* C_USE_BYTE_WEA = "0" *) (* C_USE_BYTE_WEB = "0" *) (* C_USE_DEFAULT_DATA = "0" *) 
(* C_USE_ECC = "0" *) (* C_USE_SOFTECC = "0" *) (* C_USE_URAM = "0" *) 
(* C_WEA_WIDTH = "1" *) (* C_WEB_WIDTH = "1" *) (* C_WRITE_DEPTH_A = "256" *) 
(* C_WRITE_DEPTH_B = "256" *) (* C_WRITE_MODE_A = "WRITE_FIRST" *) (* C_WRITE_MODE_B = "WRITE_FIRST" *) 
(* C_WRITE_WIDTH_A = "10" *) (* C_WRITE_WIDTH_B = "10" *) (* C_XDEVICEFAMILY = "zynq" *) 
(* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "blk_mem_gen_v8_4_2" *) 
module design_1_awgn_inv_mapping_0_0_blk_mem_gen_v8_4_2__parameterized1__5
   (clka,
    rsta,
    ena,
    regcea,
    wea,
    addra,
    dina,
    douta,
    clkb,
    rstb,
    enb,
    regceb,
    web,
    addrb,
    dinb,
    doutb,
    injectsbiterr,
    injectdbiterr,
    eccpipece,
    sbiterr,
    dbiterr,
    rdaddrecc,
    sleep,
    deepsleep,
    shutdown,
    rsta_busy,
    rstb_busy,
    s_aclk,
    s_aresetn,
    s_axi_awid,
    s_axi_awaddr,
    s_axi_awlen,
    s_axi_awsize,
    s_axi_awburst,
    s_axi_awvalid,
    s_axi_awready,
    s_axi_wdata,
    s_axi_wstrb,
    s_axi_wlast,
    s_axi_wvalid,
    s_axi_wready,
    s_axi_bid,
    s_axi_bresp,
    s_axi_bvalid,
    s_axi_bready,
    s_axi_arid,
    s_axi_araddr,
    s_axi_arlen,
    s_axi_arsize,
    s_axi_arburst,
    s_axi_arvalid,
    s_axi_arready,
    s_axi_rid,
    s_axi_rdata,
    s_axi_rresp,
    s_axi_rlast,
    s_axi_rvalid,
    s_axi_rready,
    s_axi_injectsbiterr,
    s_axi_injectdbiterr,
    s_axi_sbiterr,
    s_axi_dbiterr,
    s_axi_rdaddrecc);
  input clka;
  input rsta;
  input ena;
  input regcea;
  input [0:0]wea;
  input [7:0]addra;
  input [9:0]dina;
  output [9:0]douta;
  input clkb;
  input rstb;
  input enb;
  input regceb;
  input [0:0]web;
  input [7:0]addrb;
  input [9:0]dinb;
  output [9:0]doutb;
  input injectsbiterr;
  input injectdbiterr;
  input eccpipece;
  output sbiterr;
  output dbiterr;
  output [7:0]rdaddrecc;
  input sleep;
  input deepsleep;
  input shutdown;
  output rsta_busy;
  output rstb_busy;
  input s_aclk;
  input s_aresetn;
  input [3:0]s_axi_awid;
  input [31:0]s_axi_awaddr;
  input [7:0]s_axi_awlen;
  input [2:0]s_axi_awsize;
  input [1:0]s_axi_awburst;
  input s_axi_awvalid;
  output s_axi_awready;
  input [9:0]s_axi_wdata;
  input [0:0]s_axi_wstrb;
  input s_axi_wlast;
  input s_axi_wvalid;
  output s_axi_wready;
  output [3:0]s_axi_bid;
  output [1:0]s_axi_bresp;
  output s_axi_bvalid;
  input s_axi_bready;
  input [3:0]s_axi_arid;
  input [31:0]s_axi_araddr;
  input [7:0]s_axi_arlen;
  input [2:0]s_axi_arsize;
  input [1:0]s_axi_arburst;
  input s_axi_arvalid;
  output s_axi_arready;
  output [3:0]s_axi_rid;
  output [9:0]s_axi_rdata;
  output [1:0]s_axi_rresp;
  output s_axi_rlast;
  output s_axi_rvalid;
  input s_axi_rready;
  input s_axi_injectsbiterr;
  input s_axi_injectdbiterr;
  output s_axi_sbiterr;
  output s_axi_dbiterr;
  output [7:0]s_axi_rdaddrecc;

  wire \<const0> ;
  wire [7:0]addra;
  wire clka;
  wire [9:0]douta;
  wire ena;

  assign dbiterr = \<const0> ;
  assign doutb[9] = \<const0> ;
  assign doutb[8] = \<const0> ;
  assign doutb[7] = \<const0> ;
  assign doutb[6] = \<const0> ;
  assign doutb[5] = \<const0> ;
  assign doutb[4] = \<const0> ;
  assign doutb[3] = \<const0> ;
  assign doutb[2] = \<const0> ;
  assign doutb[1] = \<const0> ;
  assign doutb[0] = \<const0> ;
  assign rdaddrecc[7] = \<const0> ;
  assign rdaddrecc[6] = \<const0> ;
  assign rdaddrecc[5] = \<const0> ;
  assign rdaddrecc[4] = \<const0> ;
  assign rdaddrecc[3] = \<const0> ;
  assign rdaddrecc[2] = \<const0> ;
  assign rdaddrecc[1] = \<const0> ;
  assign rdaddrecc[0] = \<const0> ;
  assign rsta_busy = \<const0> ;
  assign rstb_busy = \<const0> ;
  assign s_axi_arready = \<const0> ;
  assign s_axi_awready = \<const0> ;
  assign s_axi_bid[3] = \<const0> ;
  assign s_axi_bid[2] = \<const0> ;
  assign s_axi_bid[1] = \<const0> ;
  assign s_axi_bid[0] = \<const0> ;
  assign s_axi_bresp[1] = \<const0> ;
  assign s_axi_bresp[0] = \<const0> ;
  assign s_axi_bvalid = \<const0> ;
  assign s_axi_dbiterr = \<const0> ;
  assign s_axi_rdaddrecc[7] = \<const0> ;
  assign s_axi_rdaddrecc[6] = \<const0> ;
  assign s_axi_rdaddrecc[5] = \<const0> ;
  assign s_axi_rdaddrecc[4] = \<const0> ;
  assign s_axi_rdaddrecc[3] = \<const0> ;
  assign s_axi_rdaddrecc[2] = \<const0> ;
  assign s_axi_rdaddrecc[1] = \<const0> ;
  assign s_axi_rdaddrecc[0] = \<const0> ;
  assign s_axi_rdata[9] = \<const0> ;
  assign s_axi_rdata[8] = \<const0> ;
  assign s_axi_rdata[7] = \<const0> ;
  assign s_axi_rdata[6] = \<const0> ;
  assign s_axi_rdata[5] = \<const0> ;
  assign s_axi_rdata[4] = \<const0> ;
  assign s_axi_rdata[3] = \<const0> ;
  assign s_axi_rdata[2] = \<const0> ;
  assign s_axi_rdata[1] = \<const0> ;
  assign s_axi_rdata[0] = \<const0> ;
  assign s_axi_rid[3] = \<const0> ;
  assign s_axi_rid[2] = \<const0> ;
  assign s_axi_rid[1] = \<const0> ;
  assign s_axi_rid[0] = \<const0> ;
  assign s_axi_rlast = \<const0> ;
  assign s_axi_rresp[1] = \<const0> ;
  assign s_axi_rresp[0] = \<const0> ;
  assign s_axi_rvalid = \<const0> ;
  assign s_axi_sbiterr = \<const0> ;
  assign s_axi_wready = \<const0> ;
  assign sbiterr = \<const0> ;
  GND GND
       (.G(\<const0> ));
  design_1_awgn_inv_mapping_0_0_blk_mem_gen_v8_4_2_synth__parameterized0_428 inst_blk_mem_gen
       (.addra(addra),
        .clka(clka),
        .douta(douta),
        .ena(ena));
endmodule

(* C_ADDRA_WIDTH = "8" *) (* C_ADDRB_WIDTH = "8" *) (* C_ALGORITHM = "1" *) 
(* C_AXI_ID_WIDTH = "4" *) (* C_AXI_SLAVE_TYPE = "0" *) (* C_AXI_TYPE = "1" *) 
(* C_BYTE_SIZE = "9" *) (* C_COMMON_CLK = "0" *) (* C_COUNT_18K_BRAM = "1" *) 
(* C_COUNT_36K_BRAM = "0" *) (* C_CTRL_ECC_ALGO = "NONE" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DISABLE_WARN_BHV_COLL = "0" *) (* C_DISABLE_WARN_BHV_RANGE = "0" *) (* C_ELABORATION_DIR = "./" *) 
(* C_ENABLE_32BIT_ADDRESS = "0" *) (* C_EN_DEEPSLEEP_PIN = "0" *) (* C_EN_ECC_PIPE = "0" *) 
(* C_EN_RDADDRA_CHG = "0" *) (* C_EN_RDADDRB_CHG = "0" *) (* C_EN_SAFETY_CKT = "0" *) 
(* C_EN_SHUTDOWN_PIN = "0" *) (* C_EN_SLEEP_PIN = "0" *) (* C_EST_POWER_SUMMARY = "Estimated Power for IP     :     2.459999 mW" *) 
(* C_FAMILY = "zynq" *) (* C_HAS_AXI_ID = "0" *) (* C_HAS_ENA = "1" *) 
(* C_HAS_ENB = "0" *) (* C_HAS_INJECTERR = "0" *) (* C_HAS_MEM_OUTPUT_REGS_A = "0" *) 
(* C_HAS_MEM_OUTPUT_REGS_B = "0" *) (* C_HAS_MUX_OUTPUT_REGS_A = "0" *) (* C_HAS_MUX_OUTPUT_REGS_B = "0" *) 
(* C_HAS_REGCEA = "0" *) (* C_HAS_REGCEB = "0" *) (* C_HAS_RSTA = "0" *) 
(* C_HAS_RSTB = "0" *) (* C_HAS_SOFTECC_INPUT_REGS_A = "0" *) (* C_HAS_SOFTECC_OUTPUT_REGS_B = "0" *) 
(* C_INITA_VAL = "0" *) (* C_INITB_VAL = "0" *) (* C_INIT_FILE = "awgn_inv_mapping_blk_mem_gen_i1.mem" *) 
(* C_INIT_FILE_NAME = "awgn_inv_mapping_blk_mem_gen_i1.mif" *) (* C_INTERFACE_TYPE = "0" *) (* C_LOAD_INIT_FILE = "1" *) 
(* C_MEM_TYPE = "3" *) (* C_MUX_PIPELINE_STAGES = "0" *) (* C_PRIM_TYPE = "1" *) 
(* C_READ_DEPTH_A = "256" *) (* C_READ_DEPTH_B = "256" *) (* C_READ_LATENCY_A = "1" *) 
(* C_READ_LATENCY_B = "1" *) (* C_READ_WIDTH_A = "10" *) (* C_READ_WIDTH_B = "10" *) 
(* C_RSTRAM_A = "0" *) (* C_RSTRAM_B = "0" *) (* C_RST_PRIORITY_A = "CE" *) 
(* C_RST_PRIORITY_B = "CE" *) (* C_SIM_COLLISION_CHECK = "ALL" *) (* C_USE_BRAM_BLOCK = "0" *) 
(* C_USE_BYTE_WEA = "0" *) (* C_USE_BYTE_WEB = "0" *) (* C_USE_DEFAULT_DATA = "0" *) 
(* C_USE_ECC = "0" *) (* C_USE_SOFTECC = "0" *) (* C_USE_URAM = "0" *) 
(* C_WEA_WIDTH = "1" *) (* C_WEB_WIDTH = "1" *) (* C_WRITE_DEPTH_A = "256" *) 
(* C_WRITE_DEPTH_B = "256" *) (* C_WRITE_MODE_A = "WRITE_FIRST" *) (* C_WRITE_MODE_B = "WRITE_FIRST" *) 
(* C_WRITE_WIDTH_A = "10" *) (* C_WRITE_WIDTH_B = "10" *) (* C_XDEVICEFAMILY = "zynq" *) 
(* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "blk_mem_gen_v8_4_2" *) 
module design_1_awgn_inv_mapping_0_0_blk_mem_gen_v8_4_2__parameterized1__6
   (clka,
    rsta,
    ena,
    regcea,
    wea,
    addra,
    dina,
    douta,
    clkb,
    rstb,
    enb,
    regceb,
    web,
    addrb,
    dinb,
    doutb,
    injectsbiterr,
    injectdbiterr,
    eccpipece,
    sbiterr,
    dbiterr,
    rdaddrecc,
    sleep,
    deepsleep,
    shutdown,
    rsta_busy,
    rstb_busy,
    s_aclk,
    s_aresetn,
    s_axi_awid,
    s_axi_awaddr,
    s_axi_awlen,
    s_axi_awsize,
    s_axi_awburst,
    s_axi_awvalid,
    s_axi_awready,
    s_axi_wdata,
    s_axi_wstrb,
    s_axi_wlast,
    s_axi_wvalid,
    s_axi_wready,
    s_axi_bid,
    s_axi_bresp,
    s_axi_bvalid,
    s_axi_bready,
    s_axi_arid,
    s_axi_araddr,
    s_axi_arlen,
    s_axi_arsize,
    s_axi_arburst,
    s_axi_arvalid,
    s_axi_arready,
    s_axi_rid,
    s_axi_rdata,
    s_axi_rresp,
    s_axi_rlast,
    s_axi_rvalid,
    s_axi_rready,
    s_axi_injectsbiterr,
    s_axi_injectdbiterr,
    s_axi_sbiterr,
    s_axi_dbiterr,
    s_axi_rdaddrecc);
  input clka;
  input rsta;
  input ena;
  input regcea;
  input [0:0]wea;
  input [7:0]addra;
  input [9:0]dina;
  output [9:0]douta;
  input clkb;
  input rstb;
  input enb;
  input regceb;
  input [0:0]web;
  input [7:0]addrb;
  input [9:0]dinb;
  output [9:0]doutb;
  input injectsbiterr;
  input injectdbiterr;
  input eccpipece;
  output sbiterr;
  output dbiterr;
  output [7:0]rdaddrecc;
  input sleep;
  input deepsleep;
  input shutdown;
  output rsta_busy;
  output rstb_busy;
  input s_aclk;
  input s_aresetn;
  input [3:0]s_axi_awid;
  input [31:0]s_axi_awaddr;
  input [7:0]s_axi_awlen;
  input [2:0]s_axi_awsize;
  input [1:0]s_axi_awburst;
  input s_axi_awvalid;
  output s_axi_awready;
  input [9:0]s_axi_wdata;
  input [0:0]s_axi_wstrb;
  input s_axi_wlast;
  input s_axi_wvalid;
  output s_axi_wready;
  output [3:0]s_axi_bid;
  output [1:0]s_axi_bresp;
  output s_axi_bvalid;
  input s_axi_bready;
  input [3:0]s_axi_arid;
  input [31:0]s_axi_araddr;
  input [7:0]s_axi_arlen;
  input [2:0]s_axi_arsize;
  input [1:0]s_axi_arburst;
  input s_axi_arvalid;
  output s_axi_arready;
  output [3:0]s_axi_rid;
  output [9:0]s_axi_rdata;
  output [1:0]s_axi_rresp;
  output s_axi_rlast;
  output s_axi_rvalid;
  input s_axi_rready;
  input s_axi_injectsbiterr;
  input s_axi_injectdbiterr;
  output s_axi_sbiterr;
  output s_axi_dbiterr;
  output [7:0]s_axi_rdaddrecc;

  wire \<const0> ;
  wire [7:0]addra;
  wire clka;
  wire [9:0]douta;
  wire ena;

  assign dbiterr = \<const0> ;
  assign doutb[9] = \<const0> ;
  assign doutb[8] = \<const0> ;
  assign doutb[7] = \<const0> ;
  assign doutb[6] = \<const0> ;
  assign doutb[5] = \<const0> ;
  assign doutb[4] = \<const0> ;
  assign doutb[3] = \<const0> ;
  assign doutb[2] = \<const0> ;
  assign doutb[1] = \<const0> ;
  assign doutb[0] = \<const0> ;
  assign rdaddrecc[7] = \<const0> ;
  assign rdaddrecc[6] = \<const0> ;
  assign rdaddrecc[5] = \<const0> ;
  assign rdaddrecc[4] = \<const0> ;
  assign rdaddrecc[3] = \<const0> ;
  assign rdaddrecc[2] = \<const0> ;
  assign rdaddrecc[1] = \<const0> ;
  assign rdaddrecc[0] = \<const0> ;
  assign rsta_busy = \<const0> ;
  assign rstb_busy = \<const0> ;
  assign s_axi_arready = \<const0> ;
  assign s_axi_awready = \<const0> ;
  assign s_axi_bid[3] = \<const0> ;
  assign s_axi_bid[2] = \<const0> ;
  assign s_axi_bid[1] = \<const0> ;
  assign s_axi_bid[0] = \<const0> ;
  assign s_axi_bresp[1] = \<const0> ;
  assign s_axi_bresp[0] = \<const0> ;
  assign s_axi_bvalid = \<const0> ;
  assign s_axi_dbiterr = \<const0> ;
  assign s_axi_rdaddrecc[7] = \<const0> ;
  assign s_axi_rdaddrecc[6] = \<const0> ;
  assign s_axi_rdaddrecc[5] = \<const0> ;
  assign s_axi_rdaddrecc[4] = \<const0> ;
  assign s_axi_rdaddrecc[3] = \<const0> ;
  assign s_axi_rdaddrecc[2] = \<const0> ;
  assign s_axi_rdaddrecc[1] = \<const0> ;
  assign s_axi_rdaddrecc[0] = \<const0> ;
  assign s_axi_rdata[9] = \<const0> ;
  assign s_axi_rdata[8] = \<const0> ;
  assign s_axi_rdata[7] = \<const0> ;
  assign s_axi_rdata[6] = \<const0> ;
  assign s_axi_rdata[5] = \<const0> ;
  assign s_axi_rdata[4] = \<const0> ;
  assign s_axi_rdata[3] = \<const0> ;
  assign s_axi_rdata[2] = \<const0> ;
  assign s_axi_rdata[1] = \<const0> ;
  assign s_axi_rdata[0] = \<const0> ;
  assign s_axi_rid[3] = \<const0> ;
  assign s_axi_rid[2] = \<const0> ;
  assign s_axi_rid[1] = \<const0> ;
  assign s_axi_rid[0] = \<const0> ;
  assign s_axi_rlast = \<const0> ;
  assign s_axi_rresp[1] = \<const0> ;
  assign s_axi_rresp[0] = \<const0> ;
  assign s_axi_rvalid = \<const0> ;
  assign s_axi_sbiterr = \<const0> ;
  assign s_axi_wready = \<const0> ;
  assign sbiterr = \<const0> ;
  GND GND
       (.G(\<const0> ));
  design_1_awgn_inv_mapping_0_0_blk_mem_gen_v8_4_2_synth__parameterized0_193 inst_blk_mem_gen
       (.addra(addra),
        .clka(clka),
        .douta(douta),
        .ena(ena));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_v8_4_2_synth" *) 
module design_1_awgn_inv_mapping_0_0_blk_mem_gen_v8_4_2_synth
   (douta,
    clka,
    ena,
    addra);
  output [2:0]douta;
  input clka;
  input ena;
  input [3:0]addra;

  wire [3:0]addra;
  wire clka;
  wire [2:0]douta;
  wire ena;

  design_1_awgn_inv_mapping_0_0_blk_mem_gen_top \gnbram.gnativebmg.native_blk_mem_gen 
       (.addra(addra),
        .clka(clka),
        .douta(douta),
        .ena(ena));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_v8_4_2_synth" *) 
module design_1_awgn_inv_mapping_0_0_blk_mem_gen_v8_4_2_synth_259
   (douta,
    clka,
    ena,
    addra);
  output [2:0]douta;
  input clka;
  input ena;
  input [3:0]addra;

  wire [3:0]addra;
  wire clka;
  wire [2:0]douta;
  wire ena;

  design_1_awgn_inv_mapping_0_0_blk_mem_gen_top_260 \gnbram.gnativebmg.native_blk_mem_gen 
       (.addra(addra),
        .clka(clka),
        .douta(douta),
        .ena(ena));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_v8_4_2_synth" *) 
module design_1_awgn_inv_mapping_0_0_blk_mem_gen_v8_4_2_synth_495
   (douta,
    clka,
    ena,
    addra);
  output [2:0]douta;
  input clka;
  input ena;
  input [3:0]addra;

  wire [3:0]addra;
  wire clka;
  wire [2:0]douta;
  wire ena;

  design_1_awgn_inv_mapping_0_0_blk_mem_gen_top_496 \gnbram.gnativebmg.native_blk_mem_gen 
       (.addra(addra),
        .clka(clka),
        .douta(douta),
        .ena(ena));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_v8_4_2_synth" *) 
module design_1_awgn_inv_mapping_0_0_blk_mem_gen_v8_4_2_synth_730
   (douta,
    clka,
    ena,
    addra);
  output [2:0]douta;
  input clka;
  input ena;
  input [3:0]addra;

  wire [3:0]addra;
  wire clka;
  wire [2:0]douta;
  wire ena;

  design_1_awgn_inv_mapping_0_0_blk_mem_gen_top_731 \gnbram.gnativebmg.native_blk_mem_gen 
       (.addra(addra),
        .clka(clka),
        .douta(douta),
        .ena(ena));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_v8_4_2_synth" *) 
module design_1_awgn_inv_mapping_0_0_blk_mem_gen_v8_4_2_synth__parameterized0
   (douta,
    clka,
    ena,
    addra);
  output [9:0]douta;
  input clka;
  input ena;
  input [7:0]addra;

  wire [7:0]addra;
  wire clka;
  wire [9:0]douta;
  wire ena;

  design_1_awgn_inv_mapping_0_0_blk_mem_gen_top__parameterized0 \gnbram.gnativebmg.native_blk_mem_gen 
       (.addra(addra),
        .clka(clka),
        .douta(douta),
        .ena(ena));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_v8_4_2_synth" *) 
module design_1_awgn_inv_mapping_0_0_blk_mem_gen_v8_4_2_synth__parameterized0_193
   (douta,
    clka,
    ena,
    addra);
  output [9:0]douta;
  input clka;
  input ena;
  input [7:0]addra;

  wire [7:0]addra;
  wire clka;
  wire [9:0]douta;
  wire ena;

  design_1_awgn_inv_mapping_0_0_blk_mem_gen_top__parameterized0_194 \gnbram.gnativebmg.native_blk_mem_gen 
       (.addra(addra),
        .clka(clka),
        .douta(douta),
        .ena(ena));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_v8_4_2_synth" *) 
module design_1_awgn_inv_mapping_0_0_blk_mem_gen_v8_4_2_synth__parameterized0_428
   (douta,
    clka,
    ena,
    addra);
  output [9:0]douta;
  input clka;
  input ena;
  input [7:0]addra;

  wire [7:0]addra;
  wire clka;
  wire [9:0]douta;
  wire ena;

  design_1_awgn_inv_mapping_0_0_blk_mem_gen_top__parameterized0_429 \gnbram.gnativebmg.native_blk_mem_gen 
       (.addra(addra),
        .clka(clka),
        .douta(douta),
        .ena(ena));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_v8_4_2_synth" *) 
module design_1_awgn_inv_mapping_0_0_blk_mem_gen_v8_4_2_synth__parameterized0_661
   (douta,
    clka,
    ena,
    addra);
  output [9:0]douta;
  input clka;
  input ena;
  input [7:0]addra;

  wire [7:0]addra;
  wire clka;
  wire [9:0]douta;
  wire ena;

  design_1_awgn_inv_mapping_0_0_blk_mem_gen_top__parameterized0_662 \gnbram.gnativebmg.native_blk_mem_gen 
       (.addra(addra),
        .clka(clka),
        .douta(douta),
        .ena(ena));
endmodule

(* C_ADD_MODE = "0" *) (* C_AINIT_VAL = "0" *) (* C_BORROW_LOW = "1" *) 
(* C_BYPASS_LOW = "0" *) (* C_B_CONSTANT = "0" *) (* C_B_VALUE = "00000000000000000000000000000000000000000" *) 
(* C_CE_OVERRIDES_BYPASS = "1" *) (* C_CE_OVERRIDES_SCLR = "0" *) (* C_HAS_BYPASS = "0" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_IMPLEMENTATION = "0" *) (* C_LATENCY = "1" *) 
(* C_SCLR_OVERRIDES_SSET = "1" *) (* C_SINIT_VAL = "0" *) (* C_VERBOSITY = "0" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_addsub_v12_0_12" *) 
(* c_a_type = "0" *) (* c_a_width = "41" *) (* c_b_type = "0" *) 
(* c_b_width = "41" *) (* c_has_c_in = "0" *) (* c_has_c_out = "0" *) 
(* c_out_width = "41" *) 
module design_1_awgn_inv_mapping_0_0_c_addsub_v12_0_12
   (A,
    B,
    CLK,
    ADD,
    C_IN,
    CE,
    BYPASS,
    SCLR,
    SSET,
    SINIT,
    C_OUT,
    S);
  input [40:0]A;
  input [40:0]B;
  input CLK;
  input ADD;
  input C_IN;
  input CE;
  input BYPASS;
  input SCLR;
  input SSET;
  input SINIT;
  output C_OUT;
  output [40:0]S;

  wire \<const0> ;
  wire [40:0]A;
  wire [40:0]B;
  wire CE;
  wire CLK;
  wire [40:0]S;
  wire NLW_xst_addsub_C_OUT_UNCONNECTED;

  assign C_OUT = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* C_A_TYPE = "0" *) 
  (* C_A_WIDTH = "41" *) 
  (* C_BORROW_LOW = "1" *) 
  (* C_B_TYPE = "0" *) 
  (* C_B_VALUE = "00000000000000000000000000000000000000000" *) 
  (* C_B_WIDTH = "41" *) 
  (* C_CE_OVERRIDES_BYPASS = "1" *) 
  (* C_CE_OVERRIDES_SCLR = "0" *) 
  (* C_IMPLEMENTATION = "0" *) 
  (* C_LATENCY = "1" *) 
  (* C_SCLR_OVERRIDES_SSET = "1" *) 
  (* c_add_mode = "0" *) 
  (* c_ainit_val = "0" *) 
  (* c_b_constant = "0" *) 
  (* c_bypass_low = "0" *) 
  (* c_has_bypass = "0" *) 
  (* c_has_c_in = "0" *) 
  (* c_has_c_out = "0" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_out_width = "41" *) 
  (* c_sinit_val = "0" *) 
  (* c_verbosity = "0" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  design_1_awgn_inv_mapping_0_0_c_addsub_v12_0_12_viv xst_addsub
       (.A(A),
        .ADD(1'b0),
        .B(B),
        .BYPASS(1'b0),
        .CE(CE),
        .CLK(CLK),
        .C_IN(1'b0),
        .C_OUT(NLW_xst_addsub_C_OUT_UNCONNECTED),
        .S(S),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADD_MODE = "1" *) (* C_AINIT_VAL = "0" *) (* C_BORROW_LOW = "1" *) 
(* C_BYPASS_LOW = "0" *) (* C_B_CONSTANT = "0" *) (* C_B_VALUE = "0000000000000000000" *) 
(* C_CE_OVERRIDES_BYPASS = "1" *) (* C_CE_OVERRIDES_SCLR = "0" *) (* C_HAS_BYPASS = "0" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_IMPLEMENTATION = "0" *) (* C_LATENCY = "1" *) 
(* C_SCLR_OVERRIDES_SSET = "1" *) (* C_SINIT_VAL = "0" *) (* C_VERBOSITY = "0" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_addsub_v12_0_12" *) 
(* c_a_type = "0" *) (* c_a_width = "19" *) (* c_b_type = "0" *) 
(* c_b_width = "19" *) (* c_has_c_in = "0" *) (* c_has_c_out = "0" *) 
(* c_out_width = "19" *) 
module design_1_awgn_inv_mapping_0_0_c_addsub_v12_0_12__parameterized1
   (A,
    B,
    CLK,
    ADD,
    C_IN,
    CE,
    BYPASS,
    SCLR,
    SSET,
    SINIT,
    C_OUT,
    S);
  input [18:0]A;
  input [18:0]B;
  input CLK;
  input ADD;
  input C_IN;
  input CE;
  input BYPASS;
  input SCLR;
  input SSET;
  input SINIT;
  output C_OUT;
  output [18:0]S;

  wire \<const0> ;
  wire [18:0]A;
  wire [18:0]B;
  wire CE;
  wire CLK;
  wire [18:0]S;
  wire NLW_xst_addsub_C_OUT_UNCONNECTED;

  assign C_OUT = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* C_A_TYPE = "0" *) 
  (* C_A_WIDTH = "19" *) 
  (* C_BORROW_LOW = "1" *) 
  (* C_B_TYPE = "0" *) 
  (* C_B_VALUE = "0000000000000000000" *) 
  (* C_B_WIDTH = "19" *) 
  (* C_CE_OVERRIDES_BYPASS = "1" *) 
  (* C_CE_OVERRIDES_SCLR = "0" *) 
  (* C_IMPLEMENTATION = "0" *) 
  (* C_LATENCY = "1" *) 
  (* C_SCLR_OVERRIDES_SSET = "1" *) 
  (* c_add_mode = "1" *) 
  (* c_ainit_val = "0" *) 
  (* c_b_constant = "0" *) 
  (* c_bypass_low = "0" *) 
  (* c_has_bypass = "0" *) 
  (* c_has_c_in = "0" *) 
  (* c_has_c_out = "0" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_out_width = "19" *) 
  (* c_sinit_val = "0" *) 
  (* c_verbosity = "0" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  design_1_awgn_inv_mapping_0_0_c_addsub_v12_0_12_viv__parameterized1 xst_addsub
       (.A(A),
        .ADD(1'b0),
        .B(B),
        .BYPASS(1'b0),
        .CE(CE),
        .CLK(CLK),
        .C_IN(1'b0),
        .C_OUT(NLW_xst_addsub_C_OUT_UNCONNECTED),
        .S(S),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "1" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "2" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i0.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module design_1_awgn_inv_mapping_0_0_c_shift_ram_v12_0_12
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [0:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [0:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "1" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "2" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i0.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  design_1_awgn_inv_mapping_0_0_c_shift_ram_v12_0_12_viv i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "1" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "2" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i0.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module design_1_awgn_inv_mapping_0_0_c_shift_ram_v12_0_12__3
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [0:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [0:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "1" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "2" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i0.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  design_1_awgn_inv_mapping_0_0_c_shift_ram_v12_0_12_viv__3 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "1" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "2" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i0.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module design_1_awgn_inv_mapping_0_0_c_shift_ram_v12_0_12__4
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [0:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [0:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "1" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "2" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i0.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  design_1_awgn_inv_mapping_0_0_c_shift_ram_v12_0_12_viv__4 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "2" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "3" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i1.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module design_1_awgn_inv_mapping_0_0_c_shift_ram_v12_0_12__parameterized1
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [1:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "3" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i1.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  design_1_awgn_inv_mapping_0_0_c_shift_ram_v12_0_12_viv__parameterized1 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "4" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "9" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i51.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module design_1_awgn_inv_mapping_0_0_c_shift_ram_v12_0_12__parameterized101
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [3:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [3:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "4" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "9" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i51.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  design_1_awgn_inv_mapping_0_0_c_shift_ram_v12_0_12_viv__parameterized101 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "3" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "8" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i52.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module design_1_awgn_inv_mapping_0_0_c_shift_ram_v12_0_12__parameterized103
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [2:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "8" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i52.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  design_1_awgn_inv_mapping_0_0_c_shift_ram_v12_0_12_viv__parameterized103 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "3" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "8" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i53.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module design_1_awgn_inv_mapping_0_0_c_shift_ram_v12_0_12__parameterized105
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [2:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "8" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i53.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  design_1_awgn_inv_mapping_0_0_c_shift_ram_v12_0_12_viv__parameterized105 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "3" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "5" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i54.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module design_1_awgn_inv_mapping_0_0_c_shift_ram_v12_0_12__parameterized107
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [2:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "5" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i54.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  design_1_awgn_inv_mapping_0_0_c_shift_ram_v12_0_12_viv__parameterized107 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "3" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "6" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i55.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module design_1_awgn_inv_mapping_0_0_c_shift_ram_v12_0_12__parameterized109
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [2:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "6" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i55.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  design_1_awgn_inv_mapping_0_0_c_shift_ram_v12_0_12_viv__parameterized109 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "3" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "6" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i55.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module design_1_awgn_inv_mapping_0_0_c_shift_ram_v12_0_12__parameterized109__2
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [2:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "6" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i55.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  design_1_awgn_inv_mapping_0_0_c_shift_ram_v12_0_12_viv__parameterized109__2 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "2" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "4" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i6.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module design_1_awgn_inv_mapping_0_0_c_shift_ram_v12_0_12__parameterized11
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [1:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "4" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i6.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  design_1_awgn_inv_mapping_0_0_c_shift_ram_v12_0_12_viv__parameterized11 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "3" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "5" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i56.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module design_1_awgn_inv_mapping_0_0_c_shift_ram_v12_0_12__parameterized111
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [2:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "5" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i56.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  design_1_awgn_inv_mapping_0_0_c_shift_ram_v12_0_12_viv__parameterized111 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "3" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "5" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i56.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module design_1_awgn_inv_mapping_0_0_c_shift_ram_v12_0_12__parameterized111__2
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [2:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "5" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i56.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  design_1_awgn_inv_mapping_0_0_c_shift_ram_v12_0_12_viv__parameterized111__2 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "3" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "8" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i57.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module design_1_awgn_inv_mapping_0_0_c_shift_ram_v12_0_12__parameterized113
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [2:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "8" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i57.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  design_1_awgn_inv_mapping_0_0_c_shift_ram_v12_0_12_viv__parameterized113 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "4" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "9" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i58.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module design_1_awgn_inv_mapping_0_0_c_shift_ram_v12_0_12__parameterized115
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [3:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [3:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "4" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "9" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i58.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  design_1_awgn_inv_mapping_0_0_c_shift_ram_v12_0_12_viv__parameterized115 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "3" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "8" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i59.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module design_1_awgn_inv_mapping_0_0_c_shift_ram_v12_0_12__parameterized117
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [2:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "8" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i59.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  design_1_awgn_inv_mapping_0_0_c_shift_ram_v12_0_12_viv__parameterized117 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "3" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "8" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i60.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module design_1_awgn_inv_mapping_0_0_c_shift_ram_v12_0_12__parameterized119
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [2:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "8" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i60.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  design_1_awgn_inv_mapping_0_0_c_shift_ram_v12_0_12_viv__parameterized119 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "2" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "4" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i61.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module design_1_awgn_inv_mapping_0_0_c_shift_ram_v12_0_12__parameterized121
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [1:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "4" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i61.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  design_1_awgn_inv_mapping_0_0_c_shift_ram_v12_0_12_viv__parameterized121 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "3" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "6" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i7.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module design_1_awgn_inv_mapping_0_0_c_shift_ram_v12_0_12__parameterized13
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [2:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "6" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i7.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  design_1_awgn_inv_mapping_0_0_c_shift_ram_v12_0_12_viv__parameterized13 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "3" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "6" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i7.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module design_1_awgn_inv_mapping_0_0_c_shift_ram_v12_0_12__parameterized13__2
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [2:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "6" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i7.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  design_1_awgn_inv_mapping_0_0_c_shift_ram_v12_0_12_viv__parameterized13__2 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "3" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "5" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i8.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module design_1_awgn_inv_mapping_0_0_c_shift_ram_v12_0_12__parameterized15
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [2:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "5" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i8.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  design_1_awgn_inv_mapping_0_0_c_shift_ram_v12_0_12_viv__parameterized15 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "3" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "5" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i8.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module design_1_awgn_inv_mapping_0_0_c_shift_ram_v12_0_12__parameterized15__2
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [2:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "5" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i8.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  design_1_awgn_inv_mapping_0_0_c_shift_ram_v12_0_12_viv__parameterized15__2 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "3" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "5" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i9.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module design_1_awgn_inv_mapping_0_0_c_shift_ram_v12_0_12__parameterized17
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [2:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "5" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i9.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  design_1_awgn_inv_mapping_0_0_c_shift_ram_v12_0_12_viv__parameterized17 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "3" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "5" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i10.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module design_1_awgn_inv_mapping_0_0_c_shift_ram_v12_0_12__parameterized19
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [2:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "5" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i10.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  design_1_awgn_inv_mapping_0_0_c_shift_ram_v12_0_12_viv__parameterized19 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "2" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "3" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i1.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module design_1_awgn_inv_mapping_0_0_c_shift_ram_v12_0_12__parameterized1__2
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [1:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "3" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i1.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  design_1_awgn_inv_mapping_0_0_c_shift_ram_v12_0_12_viv__parameterized1__2 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "3" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "6" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i11.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module design_1_awgn_inv_mapping_0_0_c_shift_ram_v12_0_12__parameterized21
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [2:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "6" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i11.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  design_1_awgn_inv_mapping_0_0_c_shift_ram_v12_0_12_viv__parameterized21 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "3" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "6" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i12.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module design_1_awgn_inv_mapping_0_0_c_shift_ram_v12_0_12__parameterized23
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [2:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "6" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i12.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  design_1_awgn_inv_mapping_0_0_c_shift_ram_v12_0_12_viv__parameterized23 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "3" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "8" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i13.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module design_1_awgn_inv_mapping_0_0_c_shift_ram_v12_0_12__parameterized25
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [2:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "8" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i13.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  design_1_awgn_inv_mapping_0_0_c_shift_ram_v12_0_12_viv__parameterized25 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "4" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "9" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i14.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module design_1_awgn_inv_mapping_0_0_c_shift_ram_v12_0_12__parameterized27
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [3:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [3:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "4" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "9" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i14.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  design_1_awgn_inv_mapping_0_0_c_shift_ram_v12_0_12_viv__parameterized27 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "3" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "8" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i15.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module design_1_awgn_inv_mapping_0_0_c_shift_ram_v12_0_12__parameterized29
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [2:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "8" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i15.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  design_1_awgn_inv_mapping_0_0_c_shift_ram_v12_0_12_viv__parameterized29 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "1" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "2" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i2.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module design_1_awgn_inv_mapping_0_0_c_shift_ram_v12_0_12__parameterized3
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [0:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [0:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "1" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "2" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i2.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  design_1_awgn_inv_mapping_0_0_c_shift_ram_v12_0_12_viv__parameterized3 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "3" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "8" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i16.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module design_1_awgn_inv_mapping_0_0_c_shift_ram_v12_0_12__parameterized31
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [2:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "8" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i16.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  design_1_awgn_inv_mapping_0_0_c_shift_ram_v12_0_12_viv__parameterized31 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "2" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "4" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i17.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module design_1_awgn_inv_mapping_0_0_c_shift_ram_v12_0_12__parameterized33
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [1:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "4" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i17.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  design_1_awgn_inv_mapping_0_0_c_shift_ram_v12_0_12_viv__parameterized33 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "2" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "4" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i17.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module design_1_awgn_inv_mapping_0_0_c_shift_ram_v12_0_12__parameterized33__5
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [1:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "4" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i17.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  design_1_awgn_inv_mapping_0_0_c_shift_ram_v12_0_12_viv__parameterized33__5 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "2" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "4" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i17.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module design_1_awgn_inv_mapping_0_0_c_shift_ram_v12_0_12__parameterized33__6
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [1:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "4" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i17.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  design_1_awgn_inv_mapping_0_0_c_shift_ram_v12_0_12_viv__parameterized33__6 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "2" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "4" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i17.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module design_1_awgn_inv_mapping_0_0_c_shift_ram_v12_0_12__parameterized33__7
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [1:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "4" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i17.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  design_1_awgn_inv_mapping_0_0_c_shift_ram_v12_0_12_viv__parameterized33__7 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "2" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "4" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i17.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module design_1_awgn_inv_mapping_0_0_c_shift_ram_v12_0_12__parameterized33__8
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [1:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "4" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i17.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  design_1_awgn_inv_mapping_0_0_c_shift_ram_v12_0_12_viv__parameterized33__8 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "2" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "4" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i18.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module design_1_awgn_inv_mapping_0_0_c_shift_ram_v12_0_12__parameterized35
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [1:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "4" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i18.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  design_1_awgn_inv_mapping_0_0_c_shift_ram_v12_0_12_viv__parameterized35 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "2" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "4" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i18.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module design_1_awgn_inv_mapping_0_0_c_shift_ram_v12_0_12__parameterized35__3
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [1:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "4" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i18.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  design_1_awgn_inv_mapping_0_0_c_shift_ram_v12_0_12_viv__parameterized35__3 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "2" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "4" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i18.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module design_1_awgn_inv_mapping_0_0_c_shift_ram_v12_0_12__parameterized35__4
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [1:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "4" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i18.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  design_1_awgn_inv_mapping_0_0_c_shift_ram_v12_0_12_viv__parameterized35__4 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "2" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "4" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i19.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module design_1_awgn_inv_mapping_0_0_c_shift_ram_v12_0_12__parameterized37
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [1:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "4" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i19.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  design_1_awgn_inv_mapping_0_0_c_shift_ram_v12_0_12_viv__parameterized37 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "2" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "4" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i19.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module design_1_awgn_inv_mapping_0_0_c_shift_ram_v12_0_12__parameterized37__2
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [1:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "4" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i19.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  design_1_awgn_inv_mapping_0_0_c_shift_ram_v12_0_12_viv__parameterized37__2 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "2" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "4" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i20.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module design_1_awgn_inv_mapping_0_0_c_shift_ram_v12_0_12__parameterized39
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [1:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "4" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i20.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  design_1_awgn_inv_mapping_0_0_c_shift_ram_v12_0_12_viv__parameterized39 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "2" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "4" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i20.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module design_1_awgn_inv_mapping_0_0_c_shift_ram_v12_0_12__parameterized39__2
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [1:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "4" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i20.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  design_1_awgn_inv_mapping_0_0_c_shift_ram_v12_0_12_viv__parameterized39__2 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "1" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "2" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i2.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module design_1_awgn_inv_mapping_0_0_c_shift_ram_v12_0_12__parameterized3__5
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [0:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [0:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "1" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "2" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i2.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  design_1_awgn_inv_mapping_0_0_c_shift_ram_v12_0_12_viv__parameterized3__5 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "1" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "2" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i2.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module design_1_awgn_inv_mapping_0_0_c_shift_ram_v12_0_12__parameterized3__6
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [0:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [0:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "1" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "2" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i2.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  design_1_awgn_inv_mapping_0_0_c_shift_ram_v12_0_12_viv__parameterized3__6 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "1" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "2" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i2.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module design_1_awgn_inv_mapping_0_0_c_shift_ram_v12_0_12__parameterized3__7
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [0:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [0:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "1" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "2" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i2.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  design_1_awgn_inv_mapping_0_0_c_shift_ram_v12_0_12_viv__parameterized3__7 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "1" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "2" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i2.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module design_1_awgn_inv_mapping_0_0_c_shift_ram_v12_0_12__parameterized3__8
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [0:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [0:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "1" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "2" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i2.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  design_1_awgn_inv_mapping_0_0_c_shift_ram_v12_0_12_viv__parameterized3__8 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "2" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "3" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i21.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module design_1_awgn_inv_mapping_0_0_c_shift_ram_v12_0_12__parameterized41
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [1:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "3" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i21.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  design_1_awgn_inv_mapping_0_0_c_shift_ram_v12_0_12_viv__parameterized41 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "2" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "3" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i21.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module design_1_awgn_inv_mapping_0_0_c_shift_ram_v12_0_12__parameterized41__2
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [1:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "3" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i21.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  design_1_awgn_inv_mapping_0_0_c_shift_ram_v12_0_12_viv__parameterized41__2 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "2" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "4" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i22.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module design_1_awgn_inv_mapping_0_0_c_shift_ram_v12_0_12__parameterized43
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [1:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "4" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i22.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  design_1_awgn_inv_mapping_0_0_c_shift_ram_v12_0_12_viv__parameterized43 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "2" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "4" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i22.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module design_1_awgn_inv_mapping_0_0_c_shift_ram_v12_0_12__parameterized43__3
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [1:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "4" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i22.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  design_1_awgn_inv_mapping_0_0_c_shift_ram_v12_0_12_viv__parameterized43__3 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "2" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "4" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i22.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module design_1_awgn_inv_mapping_0_0_c_shift_ram_v12_0_12__parameterized43__4
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [1:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "4" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i22.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  design_1_awgn_inv_mapping_0_0_c_shift_ram_v12_0_12_viv__parameterized43__4 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "1" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "2" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i23.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module design_1_awgn_inv_mapping_0_0_c_shift_ram_v12_0_12__parameterized45
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [0:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [0:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "1" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "2" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i23.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  design_1_awgn_inv_mapping_0_0_c_shift_ram_v12_0_12_viv__parameterized45 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "2" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "3" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i24.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module design_1_awgn_inv_mapping_0_0_c_shift_ram_v12_0_12__parameterized47
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [1:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "3" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i24.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  design_1_awgn_inv_mapping_0_0_c_shift_ram_v12_0_12_viv__parameterized47 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "2" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "3" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i24.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module design_1_awgn_inv_mapping_0_0_c_shift_ram_v12_0_12__parameterized47__2
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [1:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "3" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i24.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  design_1_awgn_inv_mapping_0_0_c_shift_ram_v12_0_12_viv__parameterized47__2 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "1" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "2" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i25.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module design_1_awgn_inv_mapping_0_0_c_shift_ram_v12_0_12__parameterized49
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [0:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [0:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "1" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "2" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i25.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  design_1_awgn_inv_mapping_0_0_c_shift_ram_v12_0_12_viv__parameterized49 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "1" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "2" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i25.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module design_1_awgn_inv_mapping_0_0_c_shift_ram_v12_0_12__parameterized49__3
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [0:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [0:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "1" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "2" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i25.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  design_1_awgn_inv_mapping_0_0_c_shift_ram_v12_0_12_viv__parameterized49__3 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "1" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "2" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i25.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module design_1_awgn_inv_mapping_0_0_c_shift_ram_v12_0_12__parameterized49__4
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [0:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [0:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "1" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "2" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i25.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  design_1_awgn_inv_mapping_0_0_c_shift_ram_v12_0_12_viv__parameterized49__4 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "2" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "4" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i3.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module design_1_awgn_inv_mapping_0_0_c_shift_ram_v12_0_12__parameterized5
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [1:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "4" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i3.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  design_1_awgn_inv_mapping_0_0_c_shift_ram_v12_0_12_viv__parameterized5 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "3" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "5" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i26.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module design_1_awgn_inv_mapping_0_0_c_shift_ram_v12_0_12__parameterized51
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [2:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "5" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i26.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  design_1_awgn_inv_mapping_0_0_c_shift_ram_v12_0_12_viv__parameterized51 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "2" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "4" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i27.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module design_1_awgn_inv_mapping_0_0_c_shift_ram_v12_0_12__parameterized53
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [1:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "4" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i27.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  design_1_awgn_inv_mapping_0_0_c_shift_ram_v12_0_12_viv__parameterized53 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "2" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "4" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i27.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module design_1_awgn_inv_mapping_0_0_c_shift_ram_v12_0_12__parameterized53__5
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [1:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "4" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i27.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  design_1_awgn_inv_mapping_0_0_c_shift_ram_v12_0_12_viv__parameterized53__5 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "2" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "4" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i27.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module design_1_awgn_inv_mapping_0_0_c_shift_ram_v12_0_12__parameterized53__6
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [1:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "4" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i27.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  design_1_awgn_inv_mapping_0_0_c_shift_ram_v12_0_12_viv__parameterized53__6 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "2" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "4" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i27.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module design_1_awgn_inv_mapping_0_0_c_shift_ram_v12_0_12__parameterized53__7
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [1:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "4" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i27.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  design_1_awgn_inv_mapping_0_0_c_shift_ram_v12_0_12_viv__parameterized53__7 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "2" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "4" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i27.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module design_1_awgn_inv_mapping_0_0_c_shift_ram_v12_0_12__parameterized53__8
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [1:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "4" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i27.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  design_1_awgn_inv_mapping_0_0_c_shift_ram_v12_0_12_viv__parameterized53__8 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "3" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "6" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i28.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module design_1_awgn_inv_mapping_0_0_c_shift_ram_v12_0_12__parameterized55
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [2:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "6" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i28.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  design_1_awgn_inv_mapping_0_0_c_shift_ram_v12_0_12_viv__parameterized55 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "3" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "6" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i28.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module design_1_awgn_inv_mapping_0_0_c_shift_ram_v12_0_12__parameterized55__2
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [2:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "6" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i28.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  design_1_awgn_inv_mapping_0_0_c_shift_ram_v12_0_12_viv__parameterized55__2 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "3" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "5" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i29.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module design_1_awgn_inv_mapping_0_0_c_shift_ram_v12_0_12__parameterized57
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [2:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "5" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i29.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  design_1_awgn_inv_mapping_0_0_c_shift_ram_v12_0_12_viv__parameterized57 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "3" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "5" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i29.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module design_1_awgn_inv_mapping_0_0_c_shift_ram_v12_0_12__parameterized57__3
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [2:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "5" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i29.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  design_1_awgn_inv_mapping_0_0_c_shift_ram_v12_0_12_viv__parameterized57__3 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "3" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "5" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i29.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module design_1_awgn_inv_mapping_0_0_c_shift_ram_v12_0_12__parameterized57__4
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [2:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "5" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i29.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  design_1_awgn_inv_mapping_0_0_c_shift_ram_v12_0_12_viv__parameterized57__4 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "3" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "5" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i30.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module design_1_awgn_inv_mapping_0_0_c_shift_ram_v12_0_12__parameterized59
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [2:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "5" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i30.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  design_1_awgn_inv_mapping_0_0_c_shift_ram_v12_0_12_viv__parameterized59 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "2" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "4" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i3.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module design_1_awgn_inv_mapping_0_0_c_shift_ram_v12_0_12__parameterized5__2
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [1:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "4" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i3.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  design_1_awgn_inv_mapping_0_0_c_shift_ram_v12_0_12_viv__parameterized5__2 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "3" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "5" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i31.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module design_1_awgn_inv_mapping_0_0_c_shift_ram_v12_0_12__parameterized61
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [2:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "5" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i31.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  design_1_awgn_inv_mapping_0_0_c_shift_ram_v12_0_12_viv__parameterized61 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "3" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "6" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i32.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module design_1_awgn_inv_mapping_0_0_c_shift_ram_v12_0_12__parameterized63
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [2:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "6" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i32.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  design_1_awgn_inv_mapping_0_0_c_shift_ram_v12_0_12_viv__parameterized63 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "3" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "6" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i33.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module design_1_awgn_inv_mapping_0_0_c_shift_ram_v12_0_12__parameterized65
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [2:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "6" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i33.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  design_1_awgn_inv_mapping_0_0_c_shift_ram_v12_0_12_viv__parameterized65 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "3" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "8" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i34.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module design_1_awgn_inv_mapping_0_0_c_shift_ram_v12_0_12__parameterized67
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [2:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "8" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i34.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  design_1_awgn_inv_mapping_0_0_c_shift_ram_v12_0_12_viv__parameterized67 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "4" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "9" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i35.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module design_1_awgn_inv_mapping_0_0_c_shift_ram_v12_0_12__parameterized69
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [3:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [3:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "4" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "9" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i35.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  design_1_awgn_inv_mapping_0_0_c_shift_ram_v12_0_12_viv__parameterized69 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "3" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "5" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i4.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module design_1_awgn_inv_mapping_0_0_c_shift_ram_v12_0_12__parameterized7
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [2:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "5" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i4.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  design_1_awgn_inv_mapping_0_0_c_shift_ram_v12_0_12_viv__parameterized7 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "3" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "8" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i36.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module design_1_awgn_inv_mapping_0_0_c_shift_ram_v12_0_12__parameterized71
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [2:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "8" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i36.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  design_1_awgn_inv_mapping_0_0_c_shift_ram_v12_0_12_viv__parameterized71 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "3" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "8" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i37.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module design_1_awgn_inv_mapping_0_0_c_shift_ram_v12_0_12__parameterized73
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [2:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "8" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i37.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  design_1_awgn_inv_mapping_0_0_c_shift_ram_v12_0_12_viv__parameterized73 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "2" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "4" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i38.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module design_1_awgn_inv_mapping_0_0_c_shift_ram_v12_0_12__parameterized75
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [1:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "4" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i38.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  design_1_awgn_inv_mapping_0_0_c_shift_ram_v12_0_12_viv__parameterized75 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "2" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "4" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i38.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module design_1_awgn_inv_mapping_0_0_c_shift_ram_v12_0_12__parameterized75__2
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [1:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "4" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i38.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  design_1_awgn_inv_mapping_0_0_c_shift_ram_v12_0_12_viv__parameterized75__2 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "2" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "4" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i39.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module design_1_awgn_inv_mapping_0_0_c_shift_ram_v12_0_12__parameterized77
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [1:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "4" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i39.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  design_1_awgn_inv_mapping_0_0_c_shift_ram_v12_0_12_viv__parameterized77 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "2" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "4" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i40.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module design_1_awgn_inv_mapping_0_0_c_shift_ram_v12_0_12__parameterized79
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [1:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "4" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i40.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  design_1_awgn_inv_mapping_0_0_c_shift_ram_v12_0_12_viv__parameterized79 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "2" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "4" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i40.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module design_1_awgn_inv_mapping_0_0_c_shift_ram_v12_0_12__parameterized79__2
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [1:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "4" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i40.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  design_1_awgn_inv_mapping_0_0_c_shift_ram_v12_0_12_viv__parameterized79__2 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "2" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "3" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i41.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module design_1_awgn_inv_mapping_0_0_c_shift_ram_v12_0_12__parameterized81
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [1:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "3" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i41.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  design_1_awgn_inv_mapping_0_0_c_shift_ram_v12_0_12_viv__parameterized81 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "2" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "3" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i41.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module design_1_awgn_inv_mapping_0_0_c_shift_ram_v12_0_12__parameterized81__2
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [1:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "3" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i41.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  design_1_awgn_inv_mapping_0_0_c_shift_ram_v12_0_12_viv__parameterized81__2 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "2" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "4" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i42.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module design_1_awgn_inv_mapping_0_0_c_shift_ram_v12_0_12__parameterized83
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [1:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "4" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i42.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  design_1_awgn_inv_mapping_0_0_c_shift_ram_v12_0_12_viv__parameterized83 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "2" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "4" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i42.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module design_1_awgn_inv_mapping_0_0_c_shift_ram_v12_0_12__parameterized83__2
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [1:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "4" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i42.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  design_1_awgn_inv_mapping_0_0_c_shift_ram_v12_0_12_viv__parameterized83__2 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "3" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "5" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i43.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module design_1_awgn_inv_mapping_0_0_c_shift_ram_v12_0_12__parameterized85
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [2:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "5" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i43.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  design_1_awgn_inv_mapping_0_0_c_shift_ram_v12_0_12_viv__parameterized85 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "3" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "5" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i43.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module design_1_awgn_inv_mapping_0_0_c_shift_ram_v12_0_12__parameterized85__2
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [2:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "5" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i43.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  design_1_awgn_inv_mapping_0_0_c_shift_ram_v12_0_12_viv__parameterized85__2 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "2" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "4" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i44.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module design_1_awgn_inv_mapping_0_0_c_shift_ram_v12_0_12__parameterized87
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [1:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "4" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i44.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  design_1_awgn_inv_mapping_0_0_c_shift_ram_v12_0_12_viv__parameterized87 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "2" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "4" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i44.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module design_1_awgn_inv_mapping_0_0_c_shift_ram_v12_0_12__parameterized87__3
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [1:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "4" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i44.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  design_1_awgn_inv_mapping_0_0_c_shift_ram_v12_0_12_viv__parameterized87__3 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "2" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "4" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i44.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module design_1_awgn_inv_mapping_0_0_c_shift_ram_v12_0_12__parameterized87__4
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [1:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "4" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i44.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  design_1_awgn_inv_mapping_0_0_c_shift_ram_v12_0_12_viv__parameterized87__4 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "3" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "6" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i45.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module design_1_awgn_inv_mapping_0_0_c_shift_ram_v12_0_12__parameterized89
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [2:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "6" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i45.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  design_1_awgn_inv_mapping_0_0_c_shift_ram_v12_0_12_viv__parameterized89 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "3" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "6" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i45.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module design_1_awgn_inv_mapping_0_0_c_shift_ram_v12_0_12__parameterized89__3
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [2:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "6" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i45.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  design_1_awgn_inv_mapping_0_0_c_shift_ram_v12_0_12_viv__parameterized89__3 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "3" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "6" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i45.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module design_1_awgn_inv_mapping_0_0_c_shift_ram_v12_0_12__parameterized89__4
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [2:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "6" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i45.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  design_1_awgn_inv_mapping_0_0_c_shift_ram_v12_0_12_viv__parameterized89__4 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "2" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "4" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i5.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module design_1_awgn_inv_mapping_0_0_c_shift_ram_v12_0_12__parameterized9
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [1:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "4" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i5.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  design_1_awgn_inv_mapping_0_0_c_shift_ram_v12_0_12_viv__parameterized9 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "3" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "5" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i46.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module design_1_awgn_inv_mapping_0_0_c_shift_ram_v12_0_12__parameterized91
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [2:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "5" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i46.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  design_1_awgn_inv_mapping_0_0_c_shift_ram_v12_0_12_viv__parameterized91 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "3" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "5" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i46.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module design_1_awgn_inv_mapping_0_0_c_shift_ram_v12_0_12__parameterized91__2
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [2:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "5" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i46.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  design_1_awgn_inv_mapping_0_0_c_shift_ram_v12_0_12_viv__parameterized91__2 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "3" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "5" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i47.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module design_1_awgn_inv_mapping_0_0_c_shift_ram_v12_0_12__parameterized93
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [2:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "5" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i47.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  design_1_awgn_inv_mapping_0_0_c_shift_ram_v12_0_12_viv__parameterized93 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "3" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "5" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i47.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module design_1_awgn_inv_mapping_0_0_c_shift_ram_v12_0_12__parameterized93__2
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [2:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "5" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i47.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  design_1_awgn_inv_mapping_0_0_c_shift_ram_v12_0_12_viv__parameterized93__2 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "3" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "6" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i48.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module design_1_awgn_inv_mapping_0_0_c_shift_ram_v12_0_12__parameterized95
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [2:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "6" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i48.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  design_1_awgn_inv_mapping_0_0_c_shift_ram_v12_0_12_viv__parameterized95 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "3" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "6" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i49.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module design_1_awgn_inv_mapping_0_0_c_shift_ram_v12_0_12__parameterized97
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [2:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "6" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i49.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  design_1_awgn_inv_mapping_0_0_c_shift_ram_v12_0_12_viv__parameterized97 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "3" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "6" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i49.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module design_1_awgn_inv_mapping_0_0_c_shift_ram_v12_0_12__parameterized97__2
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [2:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "6" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i49.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  design_1_awgn_inv_mapping_0_0_c_shift_ram_v12_0_12_viv__parameterized97__2 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "3" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "8" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i50.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module design_1_awgn_inv_mapping_0_0_c_shift_ram_v12_0_12__parameterized99
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [2:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "8" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i50.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  design_1_awgn_inv_mapping_0_0_c_shift_ram_v12_0_12_viv__parameterized99 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "2" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "4" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i5.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module design_1_awgn_inv_mapping_0_0_c_shift_ram_v12_0_12__parameterized9__10
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [1:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "4" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i5.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  design_1_awgn_inv_mapping_0_0_c_shift_ram_v12_0_12_viv__parameterized9__10 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "2" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "4" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i5.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module design_1_awgn_inv_mapping_0_0_c_shift_ram_v12_0_12__parameterized9__6
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [1:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "4" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i5.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  design_1_awgn_inv_mapping_0_0_c_shift_ram_v12_0_12_viv__parameterized9__6 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "2" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "4" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i5.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module design_1_awgn_inv_mapping_0_0_c_shift_ram_v12_0_12__parameterized9__7
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [1:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "4" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i5.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  design_1_awgn_inv_mapping_0_0_c_shift_ram_v12_0_12_viv__parameterized9__7 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "2" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "4" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i5.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module design_1_awgn_inv_mapping_0_0_c_shift_ram_v12_0_12__parameterized9__8
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [1:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "4" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i5.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  design_1_awgn_inv_mapping_0_0_c_shift_ram_v12_0_12_viv__parameterized9__8 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "2" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "4" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i5.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module design_1_awgn_inv_mapping_0_0_c_shift_ram_v12_0_12__parameterized9__9
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [1:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "4" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i5.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  design_1_awgn_inv_mapping_0_0_c_shift_ram_v12_0_12_viv__parameterized9__9 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "4" *) (* C_DEFAULT_DATA = "0" *) (* C_DEPTH = "16" *) 
(* C_ELABORATION_DIR = "./" *) (* C_FAMILY = "zynq" *) (* C_HAS_CLK = "1" *) 
(* C_HAS_D = "0" *) (* C_HAS_DPO = "0" *) (* C_HAS_DPRA = "0" *) 
(* C_HAS_I_CE = "0" *) (* C_HAS_QDPO = "0" *) (* C_HAS_QDPO_CE = "0" *) 
(* C_HAS_QDPO_CLK = "0" *) (* C_HAS_QDPO_RST = "0" *) (* C_HAS_QDPO_SRST = "0" *) 
(* C_HAS_QSPO = "1" *) (* C_HAS_QSPO_CE = "1" *) (* C_HAS_QSPO_RST = "0" *) 
(* C_HAS_QSPO_SRST = "0" *) (* C_HAS_SPO = "0" *) (* C_HAS_WE = "0" *) 
(* C_MEM_INIT_FILE = "awgn_inv_mapping_dist_mem_gen_i0.mif" *) (* C_MEM_TYPE = "0" *) (* C_PARSER_TYPE = "1" *) 
(* C_PIPELINE_STAGES = "0" *) (* C_QCE_JOINED = "0" *) (* C_QUALIFY_WE = "0" *) 
(* C_READ_MIF = "1" *) (* C_REG_A_D_INPUTS = "0" *) (* C_REG_DPRA_INPUT = "0" *) 
(* C_SYNC_ENABLE = "1" *) (* C_WIDTH = "9" *) (* ORIG_REF_NAME = "dist_mem_gen_v8_0_12" *) 
module design_1_awgn_inv_mapping_0_0_dist_mem_gen_v8_0_12
   (a,
    d,
    dpra,
    clk,
    we,
    i_ce,
    qspo_ce,
    qdpo_ce,
    qdpo_clk,
    qspo_rst,
    qdpo_rst,
    qspo_srst,
    qdpo_srst,
    spo,
    dpo,
    qspo,
    qdpo);
  input [3:0]a;
  input [8:0]d;
  input [3:0]dpra;
  input clk;
  input we;
  input i_ce;
  input qspo_ce;
  input qdpo_ce;
  input qdpo_clk;
  input qspo_rst;
  input qdpo_rst;
  input qspo_srst;
  input qdpo_srst;
  output [8:0]spo;
  output [8:0]dpo;
  output [8:0]qspo;
  output [8:0]qdpo;

  wire \<const0> ;
  wire [3:0]a;
  wire clk;
  wire [7:0]\^qspo ;
  wire qspo_ce;

  assign dpo[8] = \<const0> ;
  assign dpo[7] = \<const0> ;
  assign dpo[6] = \<const0> ;
  assign dpo[5] = \<const0> ;
  assign dpo[4] = \<const0> ;
  assign dpo[3] = \<const0> ;
  assign dpo[2] = \<const0> ;
  assign dpo[1] = \<const0> ;
  assign dpo[0] = \<const0> ;
  assign qdpo[8] = \<const0> ;
  assign qdpo[7] = \<const0> ;
  assign qdpo[6] = \<const0> ;
  assign qdpo[5] = \<const0> ;
  assign qdpo[4] = \<const0> ;
  assign qdpo[3] = \<const0> ;
  assign qdpo[2] = \<const0> ;
  assign qdpo[1] = \<const0> ;
  assign qdpo[0] = \<const0> ;
  assign qspo[8] = \<const0> ;
  assign qspo[7:0] = \^qspo [7:0];
  assign spo[8] = \<const0> ;
  assign spo[7] = \<const0> ;
  assign spo[6] = \<const0> ;
  assign spo[5] = \<const0> ;
  assign spo[4] = \<const0> ;
  assign spo[3] = \<const0> ;
  assign spo[2] = \<const0> ;
  assign spo[1] = \<const0> ;
  assign spo[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  design_1_awgn_inv_mapping_0_0_dist_mem_gen_v8_0_12_synth \synth_options.dist_mem_inst 
       (.a(a),
        .clk(clk),
        .qspo(\^qspo ),
        .qspo_ce(qspo_ce));
endmodule

(* C_ADDR_WIDTH = "4" *) (* C_DEFAULT_DATA = "0" *) (* C_DEPTH = "16" *) 
(* C_ELABORATION_DIR = "./" *) (* C_FAMILY = "zynq" *) (* C_HAS_CLK = "1" *) 
(* C_HAS_D = "0" *) (* C_HAS_DPO = "0" *) (* C_HAS_DPRA = "0" *) 
(* C_HAS_I_CE = "0" *) (* C_HAS_QDPO = "0" *) (* C_HAS_QDPO_CE = "0" *) 
(* C_HAS_QDPO_CLK = "0" *) (* C_HAS_QDPO_RST = "0" *) (* C_HAS_QDPO_SRST = "0" *) 
(* C_HAS_QSPO = "1" *) (* C_HAS_QSPO_CE = "1" *) (* C_HAS_QSPO_RST = "0" *) 
(* C_HAS_QSPO_SRST = "0" *) (* C_HAS_SPO = "0" *) (* C_HAS_WE = "0" *) 
(* C_MEM_INIT_FILE = "awgn_inv_mapping_dist_mem_gen_i0.mif" *) (* C_MEM_TYPE = "0" *) (* C_PARSER_TYPE = "1" *) 
(* C_PIPELINE_STAGES = "0" *) (* C_QCE_JOINED = "0" *) (* C_QUALIFY_WE = "0" *) 
(* C_READ_MIF = "1" *) (* C_REG_A_D_INPUTS = "0" *) (* C_REG_DPRA_INPUT = "0" *) 
(* C_SYNC_ENABLE = "1" *) (* C_WIDTH = "9" *) (* ORIG_REF_NAME = "dist_mem_gen_v8_0_12" *) 
module design_1_awgn_inv_mapping_0_0_dist_mem_gen_v8_0_12__4
   (a,
    d,
    dpra,
    clk,
    we,
    i_ce,
    qspo_ce,
    qdpo_ce,
    qdpo_clk,
    qspo_rst,
    qdpo_rst,
    qspo_srst,
    qdpo_srst,
    spo,
    dpo,
    qspo,
    qdpo);
  input [3:0]a;
  input [8:0]d;
  input [3:0]dpra;
  input clk;
  input we;
  input i_ce;
  input qspo_ce;
  input qdpo_ce;
  input qdpo_clk;
  input qspo_rst;
  input qdpo_rst;
  input qspo_srst;
  input qdpo_srst;
  output [8:0]spo;
  output [8:0]dpo;
  output [8:0]qspo;
  output [8:0]qdpo;

  wire \<const0> ;
  wire [3:0]a;
  wire clk;
  wire [7:0]\^qspo ;
  wire qspo_ce;

  assign dpo[8] = \<const0> ;
  assign dpo[7] = \<const0> ;
  assign dpo[6] = \<const0> ;
  assign dpo[5] = \<const0> ;
  assign dpo[4] = \<const0> ;
  assign dpo[3] = \<const0> ;
  assign dpo[2] = \<const0> ;
  assign dpo[1] = \<const0> ;
  assign dpo[0] = \<const0> ;
  assign qdpo[8] = \<const0> ;
  assign qdpo[7] = \<const0> ;
  assign qdpo[6] = \<const0> ;
  assign qdpo[5] = \<const0> ;
  assign qdpo[4] = \<const0> ;
  assign qdpo[3] = \<const0> ;
  assign qdpo[2] = \<const0> ;
  assign qdpo[1] = \<const0> ;
  assign qdpo[0] = \<const0> ;
  assign qspo[8] = \<const0> ;
  assign qspo[7:0] = \^qspo [7:0];
  assign spo[8] = \<const0> ;
  assign spo[7] = \<const0> ;
  assign spo[6] = \<const0> ;
  assign spo[5] = \<const0> ;
  assign spo[4] = \<const0> ;
  assign spo[3] = \<const0> ;
  assign spo[2] = \<const0> ;
  assign spo[1] = \<const0> ;
  assign spo[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  design_1_awgn_inv_mapping_0_0_dist_mem_gen_v8_0_12_synth_743 \synth_options.dist_mem_inst 
       (.a(a),
        .clk(clk),
        .qspo(\^qspo ),
        .qspo_ce(qspo_ce));
endmodule

(* C_ADDR_WIDTH = "4" *) (* C_DEFAULT_DATA = "0" *) (* C_DEPTH = "16" *) 
(* C_ELABORATION_DIR = "./" *) (* C_FAMILY = "zynq" *) (* C_HAS_CLK = "1" *) 
(* C_HAS_D = "0" *) (* C_HAS_DPO = "0" *) (* C_HAS_DPRA = "0" *) 
(* C_HAS_I_CE = "0" *) (* C_HAS_QDPO = "0" *) (* C_HAS_QDPO_CE = "0" *) 
(* C_HAS_QDPO_CLK = "0" *) (* C_HAS_QDPO_RST = "0" *) (* C_HAS_QDPO_SRST = "0" *) 
(* C_HAS_QSPO = "1" *) (* C_HAS_QSPO_CE = "1" *) (* C_HAS_QSPO_RST = "0" *) 
(* C_HAS_QSPO_SRST = "0" *) (* C_HAS_SPO = "0" *) (* C_HAS_WE = "0" *) 
(* C_MEM_INIT_FILE = "awgn_inv_mapping_dist_mem_gen_i0.mif" *) (* C_MEM_TYPE = "0" *) (* C_PARSER_TYPE = "1" *) 
(* C_PIPELINE_STAGES = "0" *) (* C_QCE_JOINED = "0" *) (* C_QUALIFY_WE = "0" *) 
(* C_READ_MIF = "1" *) (* C_REG_A_D_INPUTS = "0" *) (* C_REG_DPRA_INPUT = "0" *) 
(* C_SYNC_ENABLE = "1" *) (* C_WIDTH = "9" *) (* ORIG_REF_NAME = "dist_mem_gen_v8_0_12" *) 
module design_1_awgn_inv_mapping_0_0_dist_mem_gen_v8_0_12__5
   (a,
    d,
    dpra,
    clk,
    we,
    i_ce,
    qspo_ce,
    qdpo_ce,
    qdpo_clk,
    qspo_rst,
    qdpo_rst,
    qspo_srst,
    qdpo_srst,
    spo,
    dpo,
    qspo,
    qdpo);
  input [3:0]a;
  input [8:0]d;
  input [3:0]dpra;
  input clk;
  input we;
  input i_ce;
  input qspo_ce;
  input qdpo_ce;
  input qdpo_clk;
  input qspo_rst;
  input qdpo_rst;
  input qspo_srst;
  input qdpo_srst;
  output [8:0]spo;
  output [8:0]dpo;
  output [8:0]qspo;
  output [8:0]qdpo;

  wire \<const0> ;
  wire [3:0]a;
  wire clk;
  wire [7:0]\^qspo ;
  wire qspo_ce;

  assign dpo[8] = \<const0> ;
  assign dpo[7] = \<const0> ;
  assign dpo[6] = \<const0> ;
  assign dpo[5] = \<const0> ;
  assign dpo[4] = \<const0> ;
  assign dpo[3] = \<const0> ;
  assign dpo[2] = \<const0> ;
  assign dpo[1] = \<const0> ;
  assign dpo[0] = \<const0> ;
  assign qdpo[8] = \<const0> ;
  assign qdpo[7] = \<const0> ;
  assign qdpo[6] = \<const0> ;
  assign qdpo[5] = \<const0> ;
  assign qdpo[4] = \<const0> ;
  assign qdpo[3] = \<const0> ;
  assign qdpo[2] = \<const0> ;
  assign qdpo[1] = \<const0> ;
  assign qdpo[0] = \<const0> ;
  assign qspo[8] = \<const0> ;
  assign qspo[7:0] = \^qspo [7:0];
  assign spo[8] = \<const0> ;
  assign spo[7] = \<const0> ;
  assign spo[6] = \<const0> ;
  assign spo[5] = \<const0> ;
  assign spo[4] = \<const0> ;
  assign spo[3] = \<const0> ;
  assign spo[2] = \<const0> ;
  assign spo[1] = \<const0> ;
  assign spo[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  design_1_awgn_inv_mapping_0_0_dist_mem_gen_v8_0_12_synth_508 \synth_options.dist_mem_inst 
       (.a(a),
        .clk(clk),
        .qspo(\^qspo ),
        .qspo_ce(qspo_ce));
endmodule

(* C_ADDR_WIDTH = "4" *) (* C_DEFAULT_DATA = "0" *) (* C_DEPTH = "16" *) 
(* C_ELABORATION_DIR = "./" *) (* C_FAMILY = "zynq" *) (* C_HAS_CLK = "1" *) 
(* C_HAS_D = "0" *) (* C_HAS_DPO = "0" *) (* C_HAS_DPRA = "0" *) 
(* C_HAS_I_CE = "0" *) (* C_HAS_QDPO = "0" *) (* C_HAS_QDPO_CE = "0" *) 
(* C_HAS_QDPO_CLK = "0" *) (* C_HAS_QDPO_RST = "0" *) (* C_HAS_QDPO_SRST = "0" *) 
(* C_HAS_QSPO = "1" *) (* C_HAS_QSPO_CE = "1" *) (* C_HAS_QSPO_RST = "0" *) 
(* C_HAS_QSPO_SRST = "0" *) (* C_HAS_SPO = "0" *) (* C_HAS_WE = "0" *) 
(* C_MEM_INIT_FILE = "awgn_inv_mapping_dist_mem_gen_i0.mif" *) (* C_MEM_TYPE = "0" *) (* C_PARSER_TYPE = "1" *) 
(* C_PIPELINE_STAGES = "0" *) (* C_QCE_JOINED = "0" *) (* C_QUALIFY_WE = "0" *) 
(* C_READ_MIF = "1" *) (* C_REG_A_D_INPUTS = "0" *) (* C_REG_DPRA_INPUT = "0" *) 
(* C_SYNC_ENABLE = "1" *) (* C_WIDTH = "9" *) (* ORIG_REF_NAME = "dist_mem_gen_v8_0_12" *) 
module design_1_awgn_inv_mapping_0_0_dist_mem_gen_v8_0_12__6
   (a,
    d,
    dpra,
    clk,
    we,
    i_ce,
    qspo_ce,
    qdpo_ce,
    qdpo_clk,
    qspo_rst,
    qdpo_rst,
    qspo_srst,
    qdpo_srst,
    spo,
    dpo,
    qspo,
    qdpo);
  input [3:0]a;
  input [8:0]d;
  input [3:0]dpra;
  input clk;
  input we;
  input i_ce;
  input qspo_ce;
  input qdpo_ce;
  input qdpo_clk;
  input qspo_rst;
  input qdpo_rst;
  input qspo_srst;
  input qdpo_srst;
  output [8:0]spo;
  output [8:0]dpo;
  output [8:0]qspo;
  output [8:0]qdpo;

  wire \<const0> ;
  wire [3:0]a;
  wire clk;
  wire [7:0]\^qspo ;
  wire qspo_ce;

  assign dpo[8] = \<const0> ;
  assign dpo[7] = \<const0> ;
  assign dpo[6] = \<const0> ;
  assign dpo[5] = \<const0> ;
  assign dpo[4] = \<const0> ;
  assign dpo[3] = \<const0> ;
  assign dpo[2] = \<const0> ;
  assign dpo[1] = \<const0> ;
  assign dpo[0] = \<const0> ;
  assign qdpo[8] = \<const0> ;
  assign qdpo[7] = \<const0> ;
  assign qdpo[6] = \<const0> ;
  assign qdpo[5] = \<const0> ;
  assign qdpo[4] = \<const0> ;
  assign qdpo[3] = \<const0> ;
  assign qdpo[2] = \<const0> ;
  assign qdpo[1] = \<const0> ;
  assign qdpo[0] = \<const0> ;
  assign qspo[8] = \<const0> ;
  assign qspo[7:0] = \^qspo [7:0];
  assign spo[8] = \<const0> ;
  assign spo[7] = \<const0> ;
  assign spo[6] = \<const0> ;
  assign spo[5] = \<const0> ;
  assign spo[4] = \<const0> ;
  assign spo[3] = \<const0> ;
  assign spo[2] = \<const0> ;
  assign spo[1] = \<const0> ;
  assign spo[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  design_1_awgn_inv_mapping_0_0_dist_mem_gen_v8_0_12_synth_272 \synth_options.dist_mem_inst 
       (.a(a),
        .clk(clk),
        .qspo(\^qspo ),
        .qspo_ce(qspo_ce));
endmodule

(* C_ADDR_WIDTH = "4" *) (* C_DEFAULT_DATA = "0" *) (* C_DEPTH = "16" *) 
(* C_ELABORATION_DIR = "./" *) (* C_FAMILY = "zynq" *) (* C_HAS_CLK = "1" *) 
(* C_HAS_D = "0" *) (* C_HAS_DPO = "0" *) (* C_HAS_DPRA = "0" *) 
(* C_HAS_I_CE = "0" *) (* C_HAS_QDPO = "0" *) (* C_HAS_QDPO_CE = "0" *) 
(* C_HAS_QDPO_CLK = "0" *) (* C_HAS_QDPO_RST = "0" *) (* C_HAS_QDPO_SRST = "0" *) 
(* C_HAS_QSPO = "1" *) (* C_HAS_QSPO_CE = "1" *) (* C_HAS_QSPO_RST = "0" *) 
(* C_HAS_QSPO_SRST = "0" *) (* C_HAS_SPO = "0" *) (* C_HAS_WE = "0" *) 
(* C_MEM_INIT_FILE = "awgn_inv_mapping_dist_mem_gen_i1.mif" *) (* C_MEM_TYPE = "0" *) (* C_PARSER_TYPE = "1" *) 
(* C_PIPELINE_STAGES = "0" *) (* C_QCE_JOINED = "0" *) (* C_QUALIFY_WE = "0" *) 
(* C_READ_MIF = "1" *) (* C_REG_A_D_INPUTS = "0" *) (* C_REG_DPRA_INPUT = "0" *) 
(* C_SYNC_ENABLE = "1" *) (* C_WIDTH = "9" *) (* ORIG_REF_NAME = "dist_mem_gen_v8_0_12" *) 
module design_1_awgn_inv_mapping_0_0_dist_mem_gen_v8_0_12__parameterized1
   (a,
    d,
    dpra,
    clk,
    we,
    i_ce,
    qspo_ce,
    qdpo_ce,
    qdpo_clk,
    qspo_rst,
    qdpo_rst,
    qspo_srst,
    qdpo_srst,
    spo,
    dpo,
    qspo,
    qdpo);
  input [3:0]a;
  input [8:0]d;
  input [3:0]dpra;
  input clk;
  input we;
  input i_ce;
  input qspo_ce;
  input qdpo_ce;
  input qdpo_clk;
  input qspo_rst;
  input qdpo_rst;
  input qspo_srst;
  input qdpo_srst;
  output [8:0]spo;
  output [8:0]dpo;
  output [8:0]qspo;
  output [8:0]qdpo;

  wire \<const0> ;
  wire [3:0]a;
  wire clk;
  wire [8:0]\^qspo ;
  wire qspo_ce;

  assign dpo[8] = \<const0> ;
  assign dpo[7] = \<const0> ;
  assign dpo[6] = \<const0> ;
  assign dpo[5] = \<const0> ;
  assign dpo[4] = \<const0> ;
  assign dpo[3] = \<const0> ;
  assign dpo[2] = \<const0> ;
  assign dpo[1] = \<const0> ;
  assign dpo[0] = \<const0> ;
  assign qdpo[8] = \<const0> ;
  assign qdpo[7] = \<const0> ;
  assign qdpo[6] = \<const0> ;
  assign qdpo[5] = \<const0> ;
  assign qdpo[4] = \<const0> ;
  assign qdpo[3] = \<const0> ;
  assign qdpo[2] = \<const0> ;
  assign qdpo[1] = \<const0> ;
  assign qdpo[0] = \<const0> ;
  assign qspo[8:7] = \^qspo [8:7];
  assign qspo[6] = \<const0> ;
  assign qspo[5:0] = \^qspo [5:0];
  assign spo[8] = \<const0> ;
  assign spo[7] = \<const0> ;
  assign spo[6] = \<const0> ;
  assign spo[5] = \<const0> ;
  assign spo[4] = \<const0> ;
  assign spo[3] = \<const0> ;
  assign spo[2] = \<const0> ;
  assign spo[1] = \<const0> ;
  assign spo[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  design_1_awgn_inv_mapping_0_0_dist_mem_gen_v8_0_12_synth__parameterized0 \synth_options.dist_mem_inst 
       (.a(a),
        .clk(clk),
        .qspo({\^qspo [8:7],\^qspo [5:0]}),
        .qspo_ce(qspo_ce));
endmodule

(* C_ADDR_WIDTH = "4" *) (* C_DEFAULT_DATA = "0" *) (* C_DEPTH = "16" *) 
(* C_ELABORATION_DIR = "./" *) (* C_FAMILY = "zynq" *) (* C_HAS_CLK = "1" *) 
(* C_HAS_D = "0" *) (* C_HAS_DPO = "0" *) (* C_HAS_DPRA = "0" *) 
(* C_HAS_I_CE = "0" *) (* C_HAS_QDPO = "0" *) (* C_HAS_QDPO_CE = "0" *) 
(* C_HAS_QDPO_CLK = "0" *) (* C_HAS_QDPO_RST = "0" *) (* C_HAS_QDPO_SRST = "0" *) 
(* C_HAS_QSPO = "1" *) (* C_HAS_QSPO_CE = "1" *) (* C_HAS_QSPO_RST = "0" *) 
(* C_HAS_QSPO_SRST = "0" *) (* C_HAS_SPO = "0" *) (* C_HAS_WE = "0" *) 
(* C_MEM_INIT_FILE = "awgn_inv_mapping_dist_mem_gen_i1.mif" *) (* C_MEM_TYPE = "0" *) (* C_PARSER_TYPE = "1" *) 
(* C_PIPELINE_STAGES = "0" *) (* C_QCE_JOINED = "0" *) (* C_QUALIFY_WE = "0" *) 
(* C_READ_MIF = "1" *) (* C_REG_A_D_INPUTS = "0" *) (* C_REG_DPRA_INPUT = "0" *) 
(* C_SYNC_ENABLE = "1" *) (* C_WIDTH = "9" *) (* ORIG_REF_NAME = "dist_mem_gen_v8_0_12" *) 
module design_1_awgn_inv_mapping_0_0_dist_mem_gen_v8_0_12__parameterized1__4
   (a,
    d,
    dpra,
    clk,
    we,
    i_ce,
    qspo_ce,
    qdpo_ce,
    qdpo_clk,
    qspo_rst,
    qdpo_rst,
    qspo_srst,
    qdpo_srst,
    spo,
    dpo,
    qspo,
    qdpo);
  input [3:0]a;
  input [8:0]d;
  input [3:0]dpra;
  input clk;
  input we;
  input i_ce;
  input qspo_ce;
  input qdpo_ce;
  input qdpo_clk;
  input qspo_rst;
  input qdpo_rst;
  input qspo_srst;
  input qdpo_srst;
  output [8:0]spo;
  output [8:0]dpo;
  output [8:0]qspo;
  output [8:0]qdpo;

  wire \<const0> ;
  wire [3:0]a;
  wire clk;
  wire [8:0]\^qspo ;
  wire qspo_ce;

  assign dpo[8] = \<const0> ;
  assign dpo[7] = \<const0> ;
  assign dpo[6] = \<const0> ;
  assign dpo[5] = \<const0> ;
  assign dpo[4] = \<const0> ;
  assign dpo[3] = \<const0> ;
  assign dpo[2] = \<const0> ;
  assign dpo[1] = \<const0> ;
  assign dpo[0] = \<const0> ;
  assign qdpo[8] = \<const0> ;
  assign qdpo[7] = \<const0> ;
  assign qdpo[6] = \<const0> ;
  assign qdpo[5] = \<const0> ;
  assign qdpo[4] = \<const0> ;
  assign qdpo[3] = \<const0> ;
  assign qdpo[2] = \<const0> ;
  assign qdpo[1] = \<const0> ;
  assign qdpo[0] = \<const0> ;
  assign qspo[8:7] = \^qspo [8:7];
  assign qspo[6] = \<const0> ;
  assign qspo[5:0] = \^qspo [5:0];
  assign spo[8] = \<const0> ;
  assign spo[7] = \<const0> ;
  assign spo[6] = \<const0> ;
  assign spo[5] = \<const0> ;
  assign spo[4] = \<const0> ;
  assign spo[3] = \<const0> ;
  assign spo[2] = \<const0> ;
  assign spo[1] = \<const0> ;
  assign spo[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  design_1_awgn_inv_mapping_0_0_dist_mem_gen_v8_0_12_synth__parameterized0_741 \synth_options.dist_mem_inst 
       (.a(a),
        .clk(clk),
        .qspo({\^qspo [8:7],\^qspo [5:0]}),
        .qspo_ce(qspo_ce));
endmodule

(* C_ADDR_WIDTH = "4" *) (* C_DEFAULT_DATA = "0" *) (* C_DEPTH = "16" *) 
(* C_ELABORATION_DIR = "./" *) (* C_FAMILY = "zynq" *) (* C_HAS_CLK = "1" *) 
(* C_HAS_D = "0" *) (* C_HAS_DPO = "0" *) (* C_HAS_DPRA = "0" *) 
(* C_HAS_I_CE = "0" *) (* C_HAS_QDPO = "0" *) (* C_HAS_QDPO_CE = "0" *) 
(* C_HAS_QDPO_CLK = "0" *) (* C_HAS_QDPO_RST = "0" *) (* C_HAS_QDPO_SRST = "0" *) 
(* C_HAS_QSPO = "1" *) (* C_HAS_QSPO_CE = "1" *) (* C_HAS_QSPO_RST = "0" *) 
(* C_HAS_QSPO_SRST = "0" *) (* C_HAS_SPO = "0" *) (* C_HAS_WE = "0" *) 
(* C_MEM_INIT_FILE = "awgn_inv_mapping_dist_mem_gen_i1.mif" *) (* C_MEM_TYPE = "0" *) (* C_PARSER_TYPE = "1" *) 
(* C_PIPELINE_STAGES = "0" *) (* C_QCE_JOINED = "0" *) (* C_QUALIFY_WE = "0" *) 
(* C_READ_MIF = "1" *) (* C_REG_A_D_INPUTS = "0" *) (* C_REG_DPRA_INPUT = "0" *) 
(* C_SYNC_ENABLE = "1" *) (* C_WIDTH = "9" *) (* ORIG_REF_NAME = "dist_mem_gen_v8_0_12" *) 
module design_1_awgn_inv_mapping_0_0_dist_mem_gen_v8_0_12__parameterized1__5
   (a,
    d,
    dpra,
    clk,
    we,
    i_ce,
    qspo_ce,
    qdpo_ce,
    qdpo_clk,
    qspo_rst,
    qdpo_rst,
    qspo_srst,
    qdpo_srst,
    spo,
    dpo,
    qspo,
    qdpo);
  input [3:0]a;
  input [8:0]d;
  input [3:0]dpra;
  input clk;
  input we;
  input i_ce;
  input qspo_ce;
  input qdpo_ce;
  input qdpo_clk;
  input qspo_rst;
  input qdpo_rst;
  input qspo_srst;
  input qdpo_srst;
  output [8:0]spo;
  output [8:0]dpo;
  output [8:0]qspo;
  output [8:0]qdpo;

  wire \<const0> ;
  wire [3:0]a;
  wire clk;
  wire [8:0]\^qspo ;
  wire qspo_ce;

  assign dpo[8] = \<const0> ;
  assign dpo[7] = \<const0> ;
  assign dpo[6] = \<const0> ;
  assign dpo[5] = \<const0> ;
  assign dpo[4] = \<const0> ;
  assign dpo[3] = \<const0> ;
  assign dpo[2] = \<const0> ;
  assign dpo[1] = \<const0> ;
  assign dpo[0] = \<const0> ;
  assign qdpo[8] = \<const0> ;
  assign qdpo[7] = \<const0> ;
  assign qdpo[6] = \<const0> ;
  assign qdpo[5] = \<const0> ;
  assign qdpo[4] = \<const0> ;
  assign qdpo[3] = \<const0> ;
  assign qdpo[2] = \<const0> ;
  assign qdpo[1] = \<const0> ;
  assign qdpo[0] = \<const0> ;
  assign qspo[8:7] = \^qspo [8:7];
  assign qspo[6] = \<const0> ;
  assign qspo[5:0] = \^qspo [5:0];
  assign spo[8] = \<const0> ;
  assign spo[7] = \<const0> ;
  assign spo[6] = \<const0> ;
  assign spo[5] = \<const0> ;
  assign spo[4] = \<const0> ;
  assign spo[3] = \<const0> ;
  assign spo[2] = \<const0> ;
  assign spo[1] = \<const0> ;
  assign spo[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  design_1_awgn_inv_mapping_0_0_dist_mem_gen_v8_0_12_synth__parameterized0_506 \synth_options.dist_mem_inst 
       (.a(a),
        .clk(clk),
        .qspo({\^qspo [8:7],\^qspo [5:0]}),
        .qspo_ce(qspo_ce));
endmodule

(* C_ADDR_WIDTH = "4" *) (* C_DEFAULT_DATA = "0" *) (* C_DEPTH = "16" *) 
(* C_ELABORATION_DIR = "./" *) (* C_FAMILY = "zynq" *) (* C_HAS_CLK = "1" *) 
(* C_HAS_D = "0" *) (* C_HAS_DPO = "0" *) (* C_HAS_DPRA = "0" *) 
(* C_HAS_I_CE = "0" *) (* C_HAS_QDPO = "0" *) (* C_HAS_QDPO_CE = "0" *) 
(* C_HAS_QDPO_CLK = "0" *) (* C_HAS_QDPO_RST = "0" *) (* C_HAS_QDPO_SRST = "0" *) 
(* C_HAS_QSPO = "1" *) (* C_HAS_QSPO_CE = "1" *) (* C_HAS_QSPO_RST = "0" *) 
(* C_HAS_QSPO_SRST = "0" *) (* C_HAS_SPO = "0" *) (* C_HAS_WE = "0" *) 
(* C_MEM_INIT_FILE = "awgn_inv_mapping_dist_mem_gen_i1.mif" *) (* C_MEM_TYPE = "0" *) (* C_PARSER_TYPE = "1" *) 
(* C_PIPELINE_STAGES = "0" *) (* C_QCE_JOINED = "0" *) (* C_QUALIFY_WE = "0" *) 
(* C_READ_MIF = "1" *) (* C_REG_A_D_INPUTS = "0" *) (* C_REG_DPRA_INPUT = "0" *) 
(* C_SYNC_ENABLE = "1" *) (* C_WIDTH = "9" *) (* ORIG_REF_NAME = "dist_mem_gen_v8_0_12" *) 
module design_1_awgn_inv_mapping_0_0_dist_mem_gen_v8_0_12__parameterized1__6
   (a,
    d,
    dpra,
    clk,
    we,
    i_ce,
    qspo_ce,
    qdpo_ce,
    qdpo_clk,
    qspo_rst,
    qdpo_rst,
    qspo_srst,
    qdpo_srst,
    spo,
    dpo,
    qspo,
    qdpo);
  input [3:0]a;
  input [8:0]d;
  input [3:0]dpra;
  input clk;
  input we;
  input i_ce;
  input qspo_ce;
  input qdpo_ce;
  input qdpo_clk;
  input qspo_rst;
  input qdpo_rst;
  input qspo_srst;
  input qdpo_srst;
  output [8:0]spo;
  output [8:0]dpo;
  output [8:0]qspo;
  output [8:0]qdpo;

  wire \<const0> ;
  wire [3:0]a;
  wire clk;
  wire [8:0]\^qspo ;
  wire qspo_ce;

  assign dpo[8] = \<const0> ;
  assign dpo[7] = \<const0> ;
  assign dpo[6] = \<const0> ;
  assign dpo[5] = \<const0> ;
  assign dpo[4] = \<const0> ;
  assign dpo[3] = \<const0> ;
  assign dpo[2] = \<const0> ;
  assign dpo[1] = \<const0> ;
  assign dpo[0] = \<const0> ;
  assign qdpo[8] = \<const0> ;
  assign qdpo[7] = \<const0> ;
  assign qdpo[6] = \<const0> ;
  assign qdpo[5] = \<const0> ;
  assign qdpo[4] = \<const0> ;
  assign qdpo[3] = \<const0> ;
  assign qdpo[2] = \<const0> ;
  assign qdpo[1] = \<const0> ;
  assign qdpo[0] = \<const0> ;
  assign qspo[8:7] = \^qspo [8:7];
  assign qspo[6] = \<const0> ;
  assign qspo[5:0] = \^qspo [5:0];
  assign spo[8] = \<const0> ;
  assign spo[7] = \<const0> ;
  assign spo[6] = \<const0> ;
  assign spo[5] = \<const0> ;
  assign spo[4] = \<const0> ;
  assign spo[3] = \<const0> ;
  assign spo[2] = \<const0> ;
  assign spo[1] = \<const0> ;
  assign spo[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  design_1_awgn_inv_mapping_0_0_dist_mem_gen_v8_0_12_synth__parameterized0_270 \synth_options.dist_mem_inst 
       (.a(a),
        .clk(clk),
        .qspo({\^qspo [8:7],\^qspo [5:0]}),
        .qspo_ce(qspo_ce));
endmodule

(* C_ADDR_WIDTH = "4" *) (* C_DEFAULT_DATA = "0" *) (* C_DEPTH = "16" *) 
(* C_ELABORATION_DIR = "./" *) (* C_FAMILY = "zynq" *) (* C_HAS_CLK = "1" *) 
(* C_HAS_D = "0" *) (* C_HAS_DPO = "0" *) (* C_HAS_DPRA = "0" *) 
(* C_HAS_I_CE = "0" *) (* C_HAS_QDPO = "0" *) (* C_HAS_QDPO_CE = "0" *) 
(* C_HAS_QDPO_CLK = "0" *) (* C_HAS_QDPO_RST = "0" *) (* C_HAS_QDPO_SRST = "0" *) 
(* C_HAS_QSPO = "1" *) (* C_HAS_QSPO_CE = "1" *) (* C_HAS_QSPO_RST = "0" *) 
(* C_HAS_QSPO_SRST = "0" *) (* C_HAS_SPO = "0" *) (* C_HAS_WE = "0" *) 
(* C_MEM_INIT_FILE = "awgn_inv_mapping_dist_mem_gen_i2.mif" *) (* C_MEM_TYPE = "0" *) (* C_PARSER_TYPE = "1" *) 
(* C_PIPELINE_STAGES = "0" *) (* C_QCE_JOINED = "0" *) (* C_QUALIFY_WE = "0" *) 
(* C_READ_MIF = "1" *) (* C_REG_A_D_INPUTS = "0" *) (* C_REG_DPRA_INPUT = "0" *) 
(* C_SYNC_ENABLE = "1" *) (* C_WIDTH = "9" *) (* ORIG_REF_NAME = "dist_mem_gen_v8_0_12" *) 
module design_1_awgn_inv_mapping_0_0_dist_mem_gen_v8_0_12__parameterized3
   (a,
    d,
    dpra,
    clk,
    we,
    i_ce,
    qspo_ce,
    qdpo_ce,
    qdpo_clk,
    qspo_rst,
    qdpo_rst,
    qspo_srst,
    qdpo_srst,
    spo,
    dpo,
    qspo,
    qdpo);
  input [3:0]a;
  input [8:0]d;
  input [3:0]dpra;
  input clk;
  input we;
  input i_ce;
  input qspo_ce;
  input qdpo_ce;
  input qdpo_clk;
  input qspo_rst;
  input qdpo_rst;
  input qspo_srst;
  input qdpo_srst;
  output [8:0]spo;
  output [8:0]dpo;
  output [8:0]qspo;
  output [8:0]qdpo;

  wire \<const0> ;
  wire [3:0]a;
  wire clk;
  wire [8:0]qspo;
  wire qspo_ce;

  assign dpo[8] = \<const0> ;
  assign dpo[7] = \<const0> ;
  assign dpo[6] = \<const0> ;
  assign dpo[5] = \<const0> ;
  assign dpo[4] = \<const0> ;
  assign dpo[3] = \<const0> ;
  assign dpo[2] = \<const0> ;
  assign dpo[1] = \<const0> ;
  assign dpo[0] = \<const0> ;
  assign qdpo[8] = \<const0> ;
  assign qdpo[7] = \<const0> ;
  assign qdpo[6] = \<const0> ;
  assign qdpo[5] = \<const0> ;
  assign qdpo[4] = \<const0> ;
  assign qdpo[3] = \<const0> ;
  assign qdpo[2] = \<const0> ;
  assign qdpo[1] = \<const0> ;
  assign qdpo[0] = \<const0> ;
  assign spo[8] = \<const0> ;
  assign spo[7] = \<const0> ;
  assign spo[6] = \<const0> ;
  assign spo[5] = \<const0> ;
  assign spo[4] = \<const0> ;
  assign spo[3] = \<const0> ;
  assign spo[2] = \<const0> ;
  assign spo[1] = \<const0> ;
  assign spo[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  design_1_awgn_inv_mapping_0_0_dist_mem_gen_v8_0_12_synth__parameterized1 \synth_options.dist_mem_inst 
       (.a(a),
        .clk(clk),
        .qspo(qspo),
        .qspo_ce(qspo_ce));
endmodule

(* C_ADDR_WIDTH = "4" *) (* C_DEFAULT_DATA = "0" *) (* C_DEPTH = "16" *) 
(* C_ELABORATION_DIR = "./" *) (* C_FAMILY = "zynq" *) (* C_HAS_CLK = "1" *) 
(* C_HAS_D = "0" *) (* C_HAS_DPO = "0" *) (* C_HAS_DPRA = "0" *) 
(* C_HAS_I_CE = "0" *) (* C_HAS_QDPO = "0" *) (* C_HAS_QDPO_CE = "0" *) 
(* C_HAS_QDPO_CLK = "0" *) (* C_HAS_QDPO_RST = "0" *) (* C_HAS_QDPO_SRST = "0" *) 
(* C_HAS_QSPO = "1" *) (* C_HAS_QSPO_CE = "1" *) (* C_HAS_QSPO_RST = "0" *) 
(* C_HAS_QSPO_SRST = "0" *) (* C_HAS_SPO = "0" *) (* C_HAS_WE = "0" *) 
(* C_MEM_INIT_FILE = "awgn_inv_mapping_dist_mem_gen_i2.mif" *) (* C_MEM_TYPE = "0" *) (* C_PARSER_TYPE = "1" *) 
(* C_PIPELINE_STAGES = "0" *) (* C_QCE_JOINED = "0" *) (* C_QUALIFY_WE = "0" *) 
(* C_READ_MIF = "1" *) (* C_REG_A_D_INPUTS = "0" *) (* C_REG_DPRA_INPUT = "0" *) 
(* C_SYNC_ENABLE = "1" *) (* C_WIDTH = "9" *) (* ORIG_REF_NAME = "dist_mem_gen_v8_0_12" *) 
module design_1_awgn_inv_mapping_0_0_dist_mem_gen_v8_0_12__parameterized3__4
   (a,
    d,
    dpra,
    clk,
    we,
    i_ce,
    qspo_ce,
    qdpo_ce,
    qdpo_clk,
    qspo_rst,
    qdpo_rst,
    qspo_srst,
    qdpo_srst,
    spo,
    dpo,
    qspo,
    qdpo);
  input [3:0]a;
  input [8:0]d;
  input [3:0]dpra;
  input clk;
  input we;
  input i_ce;
  input qspo_ce;
  input qdpo_ce;
  input qdpo_clk;
  input qspo_rst;
  input qdpo_rst;
  input qspo_srst;
  input qdpo_srst;
  output [8:0]spo;
  output [8:0]dpo;
  output [8:0]qspo;
  output [8:0]qdpo;

  wire \<const0> ;
  wire [3:0]a;
  wire clk;
  wire [8:0]qspo;
  wire qspo_ce;

  assign dpo[8] = \<const0> ;
  assign dpo[7] = \<const0> ;
  assign dpo[6] = \<const0> ;
  assign dpo[5] = \<const0> ;
  assign dpo[4] = \<const0> ;
  assign dpo[3] = \<const0> ;
  assign dpo[2] = \<const0> ;
  assign dpo[1] = \<const0> ;
  assign dpo[0] = \<const0> ;
  assign qdpo[8] = \<const0> ;
  assign qdpo[7] = \<const0> ;
  assign qdpo[6] = \<const0> ;
  assign qdpo[5] = \<const0> ;
  assign qdpo[4] = \<const0> ;
  assign qdpo[3] = \<const0> ;
  assign qdpo[2] = \<const0> ;
  assign qdpo[1] = \<const0> ;
  assign qdpo[0] = \<const0> ;
  assign spo[8] = \<const0> ;
  assign spo[7] = \<const0> ;
  assign spo[6] = \<const0> ;
  assign spo[5] = \<const0> ;
  assign spo[4] = \<const0> ;
  assign spo[3] = \<const0> ;
  assign spo[2] = \<const0> ;
  assign spo[1] = \<const0> ;
  assign spo[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  design_1_awgn_inv_mapping_0_0_dist_mem_gen_v8_0_12_synth__parameterized1_739 \synth_options.dist_mem_inst 
       (.a(a),
        .clk(clk),
        .qspo(qspo),
        .qspo_ce(qspo_ce));
endmodule

(* C_ADDR_WIDTH = "4" *) (* C_DEFAULT_DATA = "0" *) (* C_DEPTH = "16" *) 
(* C_ELABORATION_DIR = "./" *) (* C_FAMILY = "zynq" *) (* C_HAS_CLK = "1" *) 
(* C_HAS_D = "0" *) (* C_HAS_DPO = "0" *) (* C_HAS_DPRA = "0" *) 
(* C_HAS_I_CE = "0" *) (* C_HAS_QDPO = "0" *) (* C_HAS_QDPO_CE = "0" *) 
(* C_HAS_QDPO_CLK = "0" *) (* C_HAS_QDPO_RST = "0" *) (* C_HAS_QDPO_SRST = "0" *) 
(* C_HAS_QSPO = "1" *) (* C_HAS_QSPO_CE = "1" *) (* C_HAS_QSPO_RST = "0" *) 
(* C_HAS_QSPO_SRST = "0" *) (* C_HAS_SPO = "0" *) (* C_HAS_WE = "0" *) 
(* C_MEM_INIT_FILE = "awgn_inv_mapping_dist_mem_gen_i2.mif" *) (* C_MEM_TYPE = "0" *) (* C_PARSER_TYPE = "1" *) 
(* C_PIPELINE_STAGES = "0" *) (* C_QCE_JOINED = "0" *) (* C_QUALIFY_WE = "0" *) 
(* C_READ_MIF = "1" *) (* C_REG_A_D_INPUTS = "0" *) (* C_REG_DPRA_INPUT = "0" *) 
(* C_SYNC_ENABLE = "1" *) (* C_WIDTH = "9" *) (* ORIG_REF_NAME = "dist_mem_gen_v8_0_12" *) 
module design_1_awgn_inv_mapping_0_0_dist_mem_gen_v8_0_12__parameterized3__5
   (a,
    d,
    dpra,
    clk,
    we,
    i_ce,
    qspo_ce,
    qdpo_ce,
    qdpo_clk,
    qspo_rst,
    qdpo_rst,
    qspo_srst,
    qdpo_srst,
    spo,
    dpo,
    qspo,
    qdpo);
  input [3:0]a;
  input [8:0]d;
  input [3:0]dpra;
  input clk;
  input we;
  input i_ce;
  input qspo_ce;
  input qdpo_ce;
  input qdpo_clk;
  input qspo_rst;
  input qdpo_rst;
  input qspo_srst;
  input qdpo_srst;
  output [8:0]spo;
  output [8:0]dpo;
  output [8:0]qspo;
  output [8:0]qdpo;

  wire \<const0> ;
  wire [3:0]a;
  wire clk;
  wire [8:0]qspo;
  wire qspo_ce;

  assign dpo[8] = \<const0> ;
  assign dpo[7] = \<const0> ;
  assign dpo[6] = \<const0> ;
  assign dpo[5] = \<const0> ;
  assign dpo[4] = \<const0> ;
  assign dpo[3] = \<const0> ;
  assign dpo[2] = \<const0> ;
  assign dpo[1] = \<const0> ;
  assign dpo[0] = \<const0> ;
  assign qdpo[8] = \<const0> ;
  assign qdpo[7] = \<const0> ;
  assign qdpo[6] = \<const0> ;
  assign qdpo[5] = \<const0> ;
  assign qdpo[4] = \<const0> ;
  assign qdpo[3] = \<const0> ;
  assign qdpo[2] = \<const0> ;
  assign qdpo[1] = \<const0> ;
  assign qdpo[0] = \<const0> ;
  assign spo[8] = \<const0> ;
  assign spo[7] = \<const0> ;
  assign spo[6] = \<const0> ;
  assign spo[5] = \<const0> ;
  assign spo[4] = \<const0> ;
  assign spo[3] = \<const0> ;
  assign spo[2] = \<const0> ;
  assign spo[1] = \<const0> ;
  assign spo[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  design_1_awgn_inv_mapping_0_0_dist_mem_gen_v8_0_12_synth__parameterized1_504 \synth_options.dist_mem_inst 
       (.a(a),
        .clk(clk),
        .qspo(qspo),
        .qspo_ce(qspo_ce));
endmodule

(* C_ADDR_WIDTH = "4" *) (* C_DEFAULT_DATA = "0" *) (* C_DEPTH = "16" *) 
(* C_ELABORATION_DIR = "./" *) (* C_FAMILY = "zynq" *) (* C_HAS_CLK = "1" *) 
(* C_HAS_D = "0" *) (* C_HAS_DPO = "0" *) (* C_HAS_DPRA = "0" *) 
(* C_HAS_I_CE = "0" *) (* C_HAS_QDPO = "0" *) (* C_HAS_QDPO_CE = "0" *) 
(* C_HAS_QDPO_CLK = "0" *) (* C_HAS_QDPO_RST = "0" *) (* C_HAS_QDPO_SRST = "0" *) 
(* C_HAS_QSPO = "1" *) (* C_HAS_QSPO_CE = "1" *) (* C_HAS_QSPO_RST = "0" *) 
(* C_HAS_QSPO_SRST = "0" *) (* C_HAS_SPO = "0" *) (* C_HAS_WE = "0" *) 
(* C_MEM_INIT_FILE = "awgn_inv_mapping_dist_mem_gen_i2.mif" *) (* C_MEM_TYPE = "0" *) (* C_PARSER_TYPE = "1" *) 
(* C_PIPELINE_STAGES = "0" *) (* C_QCE_JOINED = "0" *) (* C_QUALIFY_WE = "0" *) 
(* C_READ_MIF = "1" *) (* C_REG_A_D_INPUTS = "0" *) (* C_REG_DPRA_INPUT = "0" *) 
(* C_SYNC_ENABLE = "1" *) (* C_WIDTH = "9" *) (* ORIG_REF_NAME = "dist_mem_gen_v8_0_12" *) 
module design_1_awgn_inv_mapping_0_0_dist_mem_gen_v8_0_12__parameterized3__6
   (a,
    d,
    dpra,
    clk,
    we,
    i_ce,
    qspo_ce,
    qdpo_ce,
    qdpo_clk,
    qspo_rst,
    qdpo_rst,
    qspo_srst,
    qdpo_srst,
    spo,
    dpo,
    qspo,
    qdpo);
  input [3:0]a;
  input [8:0]d;
  input [3:0]dpra;
  input clk;
  input we;
  input i_ce;
  input qspo_ce;
  input qdpo_ce;
  input qdpo_clk;
  input qspo_rst;
  input qdpo_rst;
  input qspo_srst;
  input qdpo_srst;
  output [8:0]spo;
  output [8:0]dpo;
  output [8:0]qspo;
  output [8:0]qdpo;

  wire \<const0> ;
  wire [3:0]a;
  wire clk;
  wire [8:0]qspo;
  wire qspo_ce;

  assign dpo[8] = \<const0> ;
  assign dpo[7] = \<const0> ;
  assign dpo[6] = \<const0> ;
  assign dpo[5] = \<const0> ;
  assign dpo[4] = \<const0> ;
  assign dpo[3] = \<const0> ;
  assign dpo[2] = \<const0> ;
  assign dpo[1] = \<const0> ;
  assign dpo[0] = \<const0> ;
  assign qdpo[8] = \<const0> ;
  assign qdpo[7] = \<const0> ;
  assign qdpo[6] = \<const0> ;
  assign qdpo[5] = \<const0> ;
  assign qdpo[4] = \<const0> ;
  assign qdpo[3] = \<const0> ;
  assign qdpo[2] = \<const0> ;
  assign qdpo[1] = \<const0> ;
  assign qdpo[0] = \<const0> ;
  assign spo[8] = \<const0> ;
  assign spo[7] = \<const0> ;
  assign spo[6] = \<const0> ;
  assign spo[5] = \<const0> ;
  assign spo[4] = \<const0> ;
  assign spo[3] = \<const0> ;
  assign spo[2] = \<const0> ;
  assign spo[1] = \<const0> ;
  assign spo[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  design_1_awgn_inv_mapping_0_0_dist_mem_gen_v8_0_12_synth__parameterized1_268 \synth_options.dist_mem_inst 
       (.a(a),
        .clk(clk),
        .qspo(qspo),
        .qspo_ce(qspo_ce));
endmodule

(* C_ADDR_WIDTH = "4" *) (* C_DEFAULT_DATA = "0" *) (* C_DEPTH = "16" *) 
(* C_ELABORATION_DIR = "./" *) (* C_FAMILY = "zynq" *) (* C_HAS_CLK = "1" *) 
(* C_HAS_D = "0" *) (* C_HAS_DPO = "0" *) (* C_HAS_DPRA = "0" *) 
(* C_HAS_I_CE = "0" *) (* C_HAS_QDPO = "0" *) (* C_HAS_QDPO_CE = "0" *) 
(* C_HAS_QDPO_CLK = "0" *) (* C_HAS_QDPO_RST = "0" *) (* C_HAS_QDPO_SRST = "0" *) 
(* C_HAS_QSPO = "1" *) (* C_HAS_QSPO_CE = "1" *) (* C_HAS_QSPO_RST = "0" *) 
(* C_HAS_QSPO_SRST = "0" *) (* C_HAS_SPO = "0" *) (* C_HAS_WE = "0" *) 
(* C_MEM_INIT_FILE = "awgn_inv_mapping_dist_mem_gen_i3.mif" *) (* C_MEM_TYPE = "0" *) (* C_PARSER_TYPE = "1" *) 
(* C_PIPELINE_STAGES = "0" *) (* C_QCE_JOINED = "0" *) (* C_QUALIFY_WE = "0" *) 
(* C_READ_MIF = "1" *) (* C_REG_A_D_INPUTS = "0" *) (* C_REG_DPRA_INPUT = "0" *) 
(* C_SYNC_ENABLE = "1" *) (* C_WIDTH = "9" *) (* ORIG_REF_NAME = "dist_mem_gen_v8_0_12" *) 
module design_1_awgn_inv_mapping_0_0_dist_mem_gen_v8_0_12__parameterized5
   (a,
    d,
    dpra,
    clk,
    we,
    i_ce,
    qspo_ce,
    qdpo_ce,
    qdpo_clk,
    qspo_rst,
    qdpo_rst,
    qspo_srst,
    qdpo_srst,
    spo,
    dpo,
    qspo,
    qdpo);
  input [3:0]a;
  input [8:0]d;
  input [3:0]dpra;
  input clk;
  input we;
  input i_ce;
  input qspo_ce;
  input qdpo_ce;
  input qdpo_clk;
  input qspo_rst;
  input qdpo_rst;
  input qspo_srst;
  input qdpo_srst;
  output [8:0]spo;
  output [8:0]dpo;
  output [8:0]qspo;
  output [8:0]qdpo;

  wire \<const0> ;
  wire [3:0]a;
  wire clk;
  wire [8:0]qspo;
  wire qspo_ce;

  assign dpo[8] = \<const0> ;
  assign dpo[7] = \<const0> ;
  assign dpo[6] = \<const0> ;
  assign dpo[5] = \<const0> ;
  assign dpo[4] = \<const0> ;
  assign dpo[3] = \<const0> ;
  assign dpo[2] = \<const0> ;
  assign dpo[1] = \<const0> ;
  assign dpo[0] = \<const0> ;
  assign qdpo[8] = \<const0> ;
  assign qdpo[7] = \<const0> ;
  assign qdpo[6] = \<const0> ;
  assign qdpo[5] = \<const0> ;
  assign qdpo[4] = \<const0> ;
  assign qdpo[3] = \<const0> ;
  assign qdpo[2] = \<const0> ;
  assign qdpo[1] = \<const0> ;
  assign qdpo[0] = \<const0> ;
  assign spo[8] = \<const0> ;
  assign spo[7] = \<const0> ;
  assign spo[6] = \<const0> ;
  assign spo[5] = \<const0> ;
  assign spo[4] = \<const0> ;
  assign spo[3] = \<const0> ;
  assign spo[2] = \<const0> ;
  assign spo[1] = \<const0> ;
  assign spo[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  design_1_awgn_inv_mapping_0_0_dist_mem_gen_v8_0_12_synth__parameterized2 \synth_options.dist_mem_inst 
       (.a(a),
        .clk(clk),
        .qspo(qspo),
        .qspo_ce(qspo_ce));
endmodule

(* C_ADDR_WIDTH = "4" *) (* C_DEFAULT_DATA = "0" *) (* C_DEPTH = "16" *) 
(* C_ELABORATION_DIR = "./" *) (* C_FAMILY = "zynq" *) (* C_HAS_CLK = "1" *) 
(* C_HAS_D = "0" *) (* C_HAS_DPO = "0" *) (* C_HAS_DPRA = "0" *) 
(* C_HAS_I_CE = "0" *) (* C_HAS_QDPO = "0" *) (* C_HAS_QDPO_CE = "0" *) 
(* C_HAS_QDPO_CLK = "0" *) (* C_HAS_QDPO_RST = "0" *) (* C_HAS_QDPO_SRST = "0" *) 
(* C_HAS_QSPO = "1" *) (* C_HAS_QSPO_CE = "1" *) (* C_HAS_QSPO_RST = "0" *) 
(* C_HAS_QSPO_SRST = "0" *) (* C_HAS_SPO = "0" *) (* C_HAS_WE = "0" *) 
(* C_MEM_INIT_FILE = "awgn_inv_mapping_dist_mem_gen_i3.mif" *) (* C_MEM_TYPE = "0" *) (* C_PARSER_TYPE = "1" *) 
(* C_PIPELINE_STAGES = "0" *) (* C_QCE_JOINED = "0" *) (* C_QUALIFY_WE = "0" *) 
(* C_READ_MIF = "1" *) (* C_REG_A_D_INPUTS = "0" *) (* C_REG_DPRA_INPUT = "0" *) 
(* C_SYNC_ENABLE = "1" *) (* C_WIDTH = "9" *) (* ORIG_REF_NAME = "dist_mem_gen_v8_0_12" *) 
module design_1_awgn_inv_mapping_0_0_dist_mem_gen_v8_0_12__parameterized5__4
   (a,
    d,
    dpra,
    clk,
    we,
    i_ce,
    qspo_ce,
    qdpo_ce,
    qdpo_clk,
    qspo_rst,
    qdpo_rst,
    qspo_srst,
    qdpo_srst,
    spo,
    dpo,
    qspo,
    qdpo);
  input [3:0]a;
  input [8:0]d;
  input [3:0]dpra;
  input clk;
  input we;
  input i_ce;
  input qspo_ce;
  input qdpo_ce;
  input qdpo_clk;
  input qspo_rst;
  input qdpo_rst;
  input qspo_srst;
  input qdpo_srst;
  output [8:0]spo;
  output [8:0]dpo;
  output [8:0]qspo;
  output [8:0]qdpo;

  wire \<const0> ;
  wire [3:0]a;
  wire clk;
  wire [8:0]qspo;
  wire qspo_ce;

  assign dpo[8] = \<const0> ;
  assign dpo[7] = \<const0> ;
  assign dpo[6] = \<const0> ;
  assign dpo[5] = \<const0> ;
  assign dpo[4] = \<const0> ;
  assign dpo[3] = \<const0> ;
  assign dpo[2] = \<const0> ;
  assign dpo[1] = \<const0> ;
  assign dpo[0] = \<const0> ;
  assign qdpo[8] = \<const0> ;
  assign qdpo[7] = \<const0> ;
  assign qdpo[6] = \<const0> ;
  assign qdpo[5] = \<const0> ;
  assign qdpo[4] = \<const0> ;
  assign qdpo[3] = \<const0> ;
  assign qdpo[2] = \<const0> ;
  assign qdpo[1] = \<const0> ;
  assign qdpo[0] = \<const0> ;
  assign spo[8] = \<const0> ;
  assign spo[7] = \<const0> ;
  assign spo[6] = \<const0> ;
  assign spo[5] = \<const0> ;
  assign spo[4] = \<const0> ;
  assign spo[3] = \<const0> ;
  assign spo[2] = \<const0> ;
  assign spo[1] = \<const0> ;
  assign spo[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  design_1_awgn_inv_mapping_0_0_dist_mem_gen_v8_0_12_synth__parameterized2_737 \synth_options.dist_mem_inst 
       (.a(a),
        .clk(clk),
        .qspo(qspo),
        .qspo_ce(qspo_ce));
endmodule

(* C_ADDR_WIDTH = "4" *) (* C_DEFAULT_DATA = "0" *) (* C_DEPTH = "16" *) 
(* C_ELABORATION_DIR = "./" *) (* C_FAMILY = "zynq" *) (* C_HAS_CLK = "1" *) 
(* C_HAS_D = "0" *) (* C_HAS_DPO = "0" *) (* C_HAS_DPRA = "0" *) 
(* C_HAS_I_CE = "0" *) (* C_HAS_QDPO = "0" *) (* C_HAS_QDPO_CE = "0" *) 
(* C_HAS_QDPO_CLK = "0" *) (* C_HAS_QDPO_RST = "0" *) (* C_HAS_QDPO_SRST = "0" *) 
(* C_HAS_QSPO = "1" *) (* C_HAS_QSPO_CE = "1" *) (* C_HAS_QSPO_RST = "0" *) 
(* C_HAS_QSPO_SRST = "0" *) (* C_HAS_SPO = "0" *) (* C_HAS_WE = "0" *) 
(* C_MEM_INIT_FILE = "awgn_inv_mapping_dist_mem_gen_i3.mif" *) (* C_MEM_TYPE = "0" *) (* C_PARSER_TYPE = "1" *) 
(* C_PIPELINE_STAGES = "0" *) (* C_QCE_JOINED = "0" *) (* C_QUALIFY_WE = "0" *) 
(* C_READ_MIF = "1" *) (* C_REG_A_D_INPUTS = "0" *) (* C_REG_DPRA_INPUT = "0" *) 
(* C_SYNC_ENABLE = "1" *) (* C_WIDTH = "9" *) (* ORIG_REF_NAME = "dist_mem_gen_v8_0_12" *) 
module design_1_awgn_inv_mapping_0_0_dist_mem_gen_v8_0_12__parameterized5__5
   (a,
    d,
    dpra,
    clk,
    we,
    i_ce,
    qspo_ce,
    qdpo_ce,
    qdpo_clk,
    qspo_rst,
    qdpo_rst,
    qspo_srst,
    qdpo_srst,
    spo,
    dpo,
    qspo,
    qdpo);
  input [3:0]a;
  input [8:0]d;
  input [3:0]dpra;
  input clk;
  input we;
  input i_ce;
  input qspo_ce;
  input qdpo_ce;
  input qdpo_clk;
  input qspo_rst;
  input qdpo_rst;
  input qspo_srst;
  input qdpo_srst;
  output [8:0]spo;
  output [8:0]dpo;
  output [8:0]qspo;
  output [8:0]qdpo;

  wire \<const0> ;
  wire [3:0]a;
  wire clk;
  wire [8:0]qspo;
  wire qspo_ce;

  assign dpo[8] = \<const0> ;
  assign dpo[7] = \<const0> ;
  assign dpo[6] = \<const0> ;
  assign dpo[5] = \<const0> ;
  assign dpo[4] = \<const0> ;
  assign dpo[3] = \<const0> ;
  assign dpo[2] = \<const0> ;
  assign dpo[1] = \<const0> ;
  assign dpo[0] = \<const0> ;
  assign qdpo[8] = \<const0> ;
  assign qdpo[7] = \<const0> ;
  assign qdpo[6] = \<const0> ;
  assign qdpo[5] = \<const0> ;
  assign qdpo[4] = \<const0> ;
  assign qdpo[3] = \<const0> ;
  assign qdpo[2] = \<const0> ;
  assign qdpo[1] = \<const0> ;
  assign qdpo[0] = \<const0> ;
  assign spo[8] = \<const0> ;
  assign spo[7] = \<const0> ;
  assign spo[6] = \<const0> ;
  assign spo[5] = \<const0> ;
  assign spo[4] = \<const0> ;
  assign spo[3] = \<const0> ;
  assign spo[2] = \<const0> ;
  assign spo[1] = \<const0> ;
  assign spo[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  design_1_awgn_inv_mapping_0_0_dist_mem_gen_v8_0_12_synth__parameterized2_502 \synth_options.dist_mem_inst 
       (.a(a),
        .clk(clk),
        .qspo(qspo),
        .qspo_ce(qspo_ce));
endmodule

(* C_ADDR_WIDTH = "4" *) (* C_DEFAULT_DATA = "0" *) (* C_DEPTH = "16" *) 
(* C_ELABORATION_DIR = "./" *) (* C_FAMILY = "zynq" *) (* C_HAS_CLK = "1" *) 
(* C_HAS_D = "0" *) (* C_HAS_DPO = "0" *) (* C_HAS_DPRA = "0" *) 
(* C_HAS_I_CE = "0" *) (* C_HAS_QDPO = "0" *) (* C_HAS_QDPO_CE = "0" *) 
(* C_HAS_QDPO_CLK = "0" *) (* C_HAS_QDPO_RST = "0" *) (* C_HAS_QDPO_SRST = "0" *) 
(* C_HAS_QSPO = "1" *) (* C_HAS_QSPO_CE = "1" *) (* C_HAS_QSPO_RST = "0" *) 
(* C_HAS_QSPO_SRST = "0" *) (* C_HAS_SPO = "0" *) (* C_HAS_WE = "0" *) 
(* C_MEM_INIT_FILE = "awgn_inv_mapping_dist_mem_gen_i3.mif" *) (* C_MEM_TYPE = "0" *) (* C_PARSER_TYPE = "1" *) 
(* C_PIPELINE_STAGES = "0" *) (* C_QCE_JOINED = "0" *) (* C_QUALIFY_WE = "0" *) 
(* C_READ_MIF = "1" *) (* C_REG_A_D_INPUTS = "0" *) (* C_REG_DPRA_INPUT = "0" *) 
(* C_SYNC_ENABLE = "1" *) (* C_WIDTH = "9" *) (* ORIG_REF_NAME = "dist_mem_gen_v8_0_12" *) 
module design_1_awgn_inv_mapping_0_0_dist_mem_gen_v8_0_12__parameterized5__6
   (a,
    d,
    dpra,
    clk,
    we,
    i_ce,
    qspo_ce,
    qdpo_ce,
    qdpo_clk,
    qspo_rst,
    qdpo_rst,
    qspo_srst,
    qdpo_srst,
    spo,
    dpo,
    qspo,
    qdpo);
  input [3:0]a;
  input [8:0]d;
  input [3:0]dpra;
  input clk;
  input we;
  input i_ce;
  input qspo_ce;
  input qdpo_ce;
  input qdpo_clk;
  input qspo_rst;
  input qdpo_rst;
  input qspo_srst;
  input qdpo_srst;
  output [8:0]spo;
  output [8:0]dpo;
  output [8:0]qspo;
  output [8:0]qdpo;

  wire \<const0> ;
  wire [3:0]a;
  wire clk;
  wire [8:0]qspo;
  wire qspo_ce;

  assign dpo[8] = \<const0> ;
  assign dpo[7] = \<const0> ;
  assign dpo[6] = \<const0> ;
  assign dpo[5] = \<const0> ;
  assign dpo[4] = \<const0> ;
  assign dpo[3] = \<const0> ;
  assign dpo[2] = \<const0> ;
  assign dpo[1] = \<const0> ;
  assign dpo[0] = \<const0> ;
  assign qdpo[8] = \<const0> ;
  assign qdpo[7] = \<const0> ;
  assign qdpo[6] = \<const0> ;
  assign qdpo[5] = \<const0> ;
  assign qdpo[4] = \<const0> ;
  assign qdpo[3] = \<const0> ;
  assign qdpo[2] = \<const0> ;
  assign qdpo[1] = \<const0> ;
  assign qdpo[0] = \<const0> ;
  assign spo[8] = \<const0> ;
  assign spo[7] = \<const0> ;
  assign spo[6] = \<const0> ;
  assign spo[5] = \<const0> ;
  assign spo[4] = \<const0> ;
  assign spo[3] = \<const0> ;
  assign spo[2] = \<const0> ;
  assign spo[1] = \<const0> ;
  assign spo[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  design_1_awgn_inv_mapping_0_0_dist_mem_gen_v8_0_12_synth__parameterized2_266 \synth_options.dist_mem_inst 
       (.a(a),
        .clk(clk),
        .qspo(qspo),
        .qspo_ce(qspo_ce));
endmodule

(* C_ADDR_WIDTH = "4" *) (* C_DEFAULT_DATA = "0" *) (* C_DEPTH = "16" *) 
(* C_ELABORATION_DIR = "./" *) (* C_FAMILY = "zynq" *) (* C_HAS_CLK = "1" *) 
(* C_HAS_D = "0" *) (* C_HAS_DPO = "0" *) (* C_HAS_DPRA = "0" *) 
(* C_HAS_I_CE = "0" *) (* C_HAS_QDPO = "0" *) (* C_HAS_QDPO_CE = "0" *) 
(* C_HAS_QDPO_CLK = "0" *) (* C_HAS_QDPO_RST = "0" *) (* C_HAS_QDPO_SRST = "0" *) 
(* C_HAS_QSPO = "1" *) (* C_HAS_QSPO_CE = "1" *) (* C_HAS_QSPO_RST = "0" *) 
(* C_HAS_QSPO_SRST = "0" *) (* C_HAS_SPO = "0" *) (* C_HAS_WE = "0" *) 
(* C_MEM_INIT_FILE = "awgn_inv_mapping_dist_mem_gen_i4.mif" *) (* C_MEM_TYPE = "0" *) (* C_PARSER_TYPE = "1" *) 
(* C_PIPELINE_STAGES = "0" *) (* C_QCE_JOINED = "0" *) (* C_QUALIFY_WE = "0" *) 
(* C_READ_MIF = "1" *) (* C_REG_A_D_INPUTS = "0" *) (* C_REG_DPRA_INPUT = "0" *) 
(* C_SYNC_ENABLE = "1" *) (* C_WIDTH = "9" *) (* ORIG_REF_NAME = "dist_mem_gen_v8_0_12" *) 
module design_1_awgn_inv_mapping_0_0_dist_mem_gen_v8_0_12__parameterized7
   (a,
    d,
    dpra,
    clk,
    we,
    i_ce,
    qspo_ce,
    qdpo_ce,
    qdpo_clk,
    qspo_rst,
    qdpo_rst,
    qspo_srst,
    qdpo_srst,
    spo,
    dpo,
    qspo,
    qdpo);
  input [3:0]a;
  input [8:0]d;
  input [3:0]dpra;
  input clk;
  input we;
  input i_ce;
  input qspo_ce;
  input qdpo_ce;
  input qdpo_clk;
  input qspo_rst;
  input qdpo_rst;
  input qspo_srst;
  input qdpo_srst;
  output [8:0]spo;
  output [8:0]dpo;
  output [8:0]qspo;
  output [8:0]qdpo;

  wire \<const0> ;
  wire [3:0]a;
  wire clk;
  wire [8:0]\^qspo ;
  wire qspo_ce;

  assign dpo[8] = \<const0> ;
  assign dpo[7] = \<const0> ;
  assign dpo[6] = \<const0> ;
  assign dpo[5] = \<const0> ;
  assign dpo[4] = \<const0> ;
  assign dpo[3] = \<const0> ;
  assign dpo[2] = \<const0> ;
  assign dpo[1] = \<const0> ;
  assign dpo[0] = \<const0> ;
  assign qdpo[8] = \<const0> ;
  assign qdpo[7] = \<const0> ;
  assign qdpo[6] = \<const0> ;
  assign qdpo[5] = \<const0> ;
  assign qdpo[4] = \<const0> ;
  assign qdpo[3] = \<const0> ;
  assign qdpo[2] = \<const0> ;
  assign qdpo[1] = \<const0> ;
  assign qdpo[0] = \<const0> ;
  assign qspo[8] = \^qspo [8];
  assign qspo[7] = \<const0> ;
  assign qspo[6:0] = \^qspo [6:0];
  assign spo[8] = \<const0> ;
  assign spo[7] = \<const0> ;
  assign spo[6] = \<const0> ;
  assign spo[5] = \<const0> ;
  assign spo[4] = \<const0> ;
  assign spo[3] = \<const0> ;
  assign spo[2] = \<const0> ;
  assign spo[1] = \<const0> ;
  assign spo[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  design_1_awgn_inv_mapping_0_0_dist_mem_gen_v8_0_12_synth__parameterized3 \synth_options.dist_mem_inst 
       (.a(a),
        .clk(clk),
        .qspo({\^qspo [8],\^qspo [6:0]}),
        .qspo_ce(qspo_ce));
endmodule

(* C_ADDR_WIDTH = "4" *) (* C_DEFAULT_DATA = "0" *) (* C_DEPTH = "16" *) 
(* C_ELABORATION_DIR = "./" *) (* C_FAMILY = "zynq" *) (* C_HAS_CLK = "1" *) 
(* C_HAS_D = "0" *) (* C_HAS_DPO = "0" *) (* C_HAS_DPRA = "0" *) 
(* C_HAS_I_CE = "0" *) (* C_HAS_QDPO = "0" *) (* C_HAS_QDPO_CE = "0" *) 
(* C_HAS_QDPO_CLK = "0" *) (* C_HAS_QDPO_RST = "0" *) (* C_HAS_QDPO_SRST = "0" *) 
(* C_HAS_QSPO = "1" *) (* C_HAS_QSPO_CE = "1" *) (* C_HAS_QSPO_RST = "0" *) 
(* C_HAS_QSPO_SRST = "0" *) (* C_HAS_SPO = "0" *) (* C_HAS_WE = "0" *) 
(* C_MEM_INIT_FILE = "awgn_inv_mapping_dist_mem_gen_i4.mif" *) (* C_MEM_TYPE = "0" *) (* C_PARSER_TYPE = "1" *) 
(* C_PIPELINE_STAGES = "0" *) (* C_QCE_JOINED = "0" *) (* C_QUALIFY_WE = "0" *) 
(* C_READ_MIF = "1" *) (* C_REG_A_D_INPUTS = "0" *) (* C_REG_DPRA_INPUT = "0" *) 
(* C_SYNC_ENABLE = "1" *) (* C_WIDTH = "9" *) (* ORIG_REF_NAME = "dist_mem_gen_v8_0_12" *) 
module design_1_awgn_inv_mapping_0_0_dist_mem_gen_v8_0_12__parameterized7__4
   (a,
    d,
    dpra,
    clk,
    we,
    i_ce,
    qspo_ce,
    qdpo_ce,
    qdpo_clk,
    qspo_rst,
    qdpo_rst,
    qspo_srst,
    qdpo_srst,
    spo,
    dpo,
    qspo,
    qdpo);
  input [3:0]a;
  input [8:0]d;
  input [3:0]dpra;
  input clk;
  input we;
  input i_ce;
  input qspo_ce;
  input qdpo_ce;
  input qdpo_clk;
  input qspo_rst;
  input qdpo_rst;
  input qspo_srst;
  input qdpo_srst;
  output [8:0]spo;
  output [8:0]dpo;
  output [8:0]qspo;
  output [8:0]qdpo;

  wire \<const0> ;
  wire [3:0]a;
  wire clk;
  wire [8:0]\^qspo ;
  wire qspo_ce;

  assign dpo[8] = \<const0> ;
  assign dpo[7] = \<const0> ;
  assign dpo[6] = \<const0> ;
  assign dpo[5] = \<const0> ;
  assign dpo[4] = \<const0> ;
  assign dpo[3] = \<const0> ;
  assign dpo[2] = \<const0> ;
  assign dpo[1] = \<const0> ;
  assign dpo[0] = \<const0> ;
  assign qdpo[8] = \<const0> ;
  assign qdpo[7] = \<const0> ;
  assign qdpo[6] = \<const0> ;
  assign qdpo[5] = \<const0> ;
  assign qdpo[4] = \<const0> ;
  assign qdpo[3] = \<const0> ;
  assign qdpo[2] = \<const0> ;
  assign qdpo[1] = \<const0> ;
  assign qdpo[0] = \<const0> ;
  assign qspo[8] = \^qspo [8];
  assign qspo[7] = \<const0> ;
  assign qspo[6:0] = \^qspo [6:0];
  assign spo[8] = \<const0> ;
  assign spo[7] = \<const0> ;
  assign spo[6] = \<const0> ;
  assign spo[5] = \<const0> ;
  assign spo[4] = \<const0> ;
  assign spo[3] = \<const0> ;
  assign spo[2] = \<const0> ;
  assign spo[1] = \<const0> ;
  assign spo[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  design_1_awgn_inv_mapping_0_0_dist_mem_gen_v8_0_12_synth__parameterized3_735 \synth_options.dist_mem_inst 
       (.a(a),
        .clk(clk),
        .qspo({\^qspo [8],\^qspo [6:0]}),
        .qspo_ce(qspo_ce));
endmodule

(* C_ADDR_WIDTH = "4" *) (* C_DEFAULT_DATA = "0" *) (* C_DEPTH = "16" *) 
(* C_ELABORATION_DIR = "./" *) (* C_FAMILY = "zynq" *) (* C_HAS_CLK = "1" *) 
(* C_HAS_D = "0" *) (* C_HAS_DPO = "0" *) (* C_HAS_DPRA = "0" *) 
(* C_HAS_I_CE = "0" *) (* C_HAS_QDPO = "0" *) (* C_HAS_QDPO_CE = "0" *) 
(* C_HAS_QDPO_CLK = "0" *) (* C_HAS_QDPO_RST = "0" *) (* C_HAS_QDPO_SRST = "0" *) 
(* C_HAS_QSPO = "1" *) (* C_HAS_QSPO_CE = "1" *) (* C_HAS_QSPO_RST = "0" *) 
(* C_HAS_QSPO_SRST = "0" *) (* C_HAS_SPO = "0" *) (* C_HAS_WE = "0" *) 
(* C_MEM_INIT_FILE = "awgn_inv_mapping_dist_mem_gen_i4.mif" *) (* C_MEM_TYPE = "0" *) (* C_PARSER_TYPE = "1" *) 
(* C_PIPELINE_STAGES = "0" *) (* C_QCE_JOINED = "0" *) (* C_QUALIFY_WE = "0" *) 
(* C_READ_MIF = "1" *) (* C_REG_A_D_INPUTS = "0" *) (* C_REG_DPRA_INPUT = "0" *) 
(* C_SYNC_ENABLE = "1" *) (* C_WIDTH = "9" *) (* ORIG_REF_NAME = "dist_mem_gen_v8_0_12" *) 
module design_1_awgn_inv_mapping_0_0_dist_mem_gen_v8_0_12__parameterized7__5
   (a,
    d,
    dpra,
    clk,
    we,
    i_ce,
    qspo_ce,
    qdpo_ce,
    qdpo_clk,
    qspo_rst,
    qdpo_rst,
    qspo_srst,
    qdpo_srst,
    spo,
    dpo,
    qspo,
    qdpo);
  input [3:0]a;
  input [8:0]d;
  input [3:0]dpra;
  input clk;
  input we;
  input i_ce;
  input qspo_ce;
  input qdpo_ce;
  input qdpo_clk;
  input qspo_rst;
  input qdpo_rst;
  input qspo_srst;
  input qdpo_srst;
  output [8:0]spo;
  output [8:0]dpo;
  output [8:0]qspo;
  output [8:0]qdpo;

  wire \<const0> ;
  wire [3:0]a;
  wire clk;
  wire [8:0]\^qspo ;
  wire qspo_ce;

  assign dpo[8] = \<const0> ;
  assign dpo[7] = \<const0> ;
  assign dpo[6] = \<const0> ;
  assign dpo[5] = \<const0> ;
  assign dpo[4] = \<const0> ;
  assign dpo[3] = \<const0> ;
  assign dpo[2] = \<const0> ;
  assign dpo[1] = \<const0> ;
  assign dpo[0] = \<const0> ;
  assign qdpo[8] = \<const0> ;
  assign qdpo[7] = \<const0> ;
  assign qdpo[6] = \<const0> ;
  assign qdpo[5] = \<const0> ;
  assign qdpo[4] = \<const0> ;
  assign qdpo[3] = \<const0> ;
  assign qdpo[2] = \<const0> ;
  assign qdpo[1] = \<const0> ;
  assign qdpo[0] = \<const0> ;
  assign qspo[8] = \^qspo [8];
  assign qspo[7] = \<const0> ;
  assign qspo[6:0] = \^qspo [6:0];
  assign spo[8] = \<const0> ;
  assign spo[7] = \<const0> ;
  assign spo[6] = \<const0> ;
  assign spo[5] = \<const0> ;
  assign spo[4] = \<const0> ;
  assign spo[3] = \<const0> ;
  assign spo[2] = \<const0> ;
  assign spo[1] = \<const0> ;
  assign spo[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  design_1_awgn_inv_mapping_0_0_dist_mem_gen_v8_0_12_synth__parameterized3_500 \synth_options.dist_mem_inst 
       (.a(a),
        .clk(clk),
        .qspo({\^qspo [8],\^qspo [6:0]}),
        .qspo_ce(qspo_ce));
endmodule

(* C_ADDR_WIDTH = "4" *) (* C_DEFAULT_DATA = "0" *) (* C_DEPTH = "16" *) 
(* C_ELABORATION_DIR = "./" *) (* C_FAMILY = "zynq" *) (* C_HAS_CLK = "1" *) 
(* C_HAS_D = "0" *) (* C_HAS_DPO = "0" *) (* C_HAS_DPRA = "0" *) 
(* C_HAS_I_CE = "0" *) (* C_HAS_QDPO = "0" *) (* C_HAS_QDPO_CE = "0" *) 
(* C_HAS_QDPO_CLK = "0" *) (* C_HAS_QDPO_RST = "0" *) (* C_HAS_QDPO_SRST = "0" *) 
(* C_HAS_QSPO = "1" *) (* C_HAS_QSPO_CE = "1" *) (* C_HAS_QSPO_RST = "0" *) 
(* C_HAS_QSPO_SRST = "0" *) (* C_HAS_SPO = "0" *) (* C_HAS_WE = "0" *) 
(* C_MEM_INIT_FILE = "awgn_inv_mapping_dist_mem_gen_i4.mif" *) (* C_MEM_TYPE = "0" *) (* C_PARSER_TYPE = "1" *) 
(* C_PIPELINE_STAGES = "0" *) (* C_QCE_JOINED = "0" *) (* C_QUALIFY_WE = "0" *) 
(* C_READ_MIF = "1" *) (* C_REG_A_D_INPUTS = "0" *) (* C_REG_DPRA_INPUT = "0" *) 
(* C_SYNC_ENABLE = "1" *) (* C_WIDTH = "9" *) (* ORIG_REF_NAME = "dist_mem_gen_v8_0_12" *) 
module design_1_awgn_inv_mapping_0_0_dist_mem_gen_v8_0_12__parameterized7__6
   (a,
    d,
    dpra,
    clk,
    we,
    i_ce,
    qspo_ce,
    qdpo_ce,
    qdpo_clk,
    qspo_rst,
    qdpo_rst,
    qspo_srst,
    qdpo_srst,
    spo,
    dpo,
    qspo,
    qdpo);
  input [3:0]a;
  input [8:0]d;
  input [3:0]dpra;
  input clk;
  input we;
  input i_ce;
  input qspo_ce;
  input qdpo_ce;
  input qdpo_clk;
  input qspo_rst;
  input qdpo_rst;
  input qspo_srst;
  input qdpo_srst;
  output [8:0]spo;
  output [8:0]dpo;
  output [8:0]qspo;
  output [8:0]qdpo;

  wire \<const0> ;
  wire [3:0]a;
  wire clk;
  wire [8:0]\^qspo ;
  wire qspo_ce;

  assign dpo[8] = \<const0> ;
  assign dpo[7] = \<const0> ;
  assign dpo[6] = \<const0> ;
  assign dpo[5] = \<const0> ;
  assign dpo[4] = \<const0> ;
  assign dpo[3] = \<const0> ;
  assign dpo[2] = \<const0> ;
  assign dpo[1] = \<const0> ;
  assign dpo[0] = \<const0> ;
  assign qdpo[8] = \<const0> ;
  assign qdpo[7] = \<const0> ;
  assign qdpo[6] = \<const0> ;
  assign qdpo[5] = \<const0> ;
  assign qdpo[4] = \<const0> ;
  assign qdpo[3] = \<const0> ;
  assign qdpo[2] = \<const0> ;
  assign qdpo[1] = \<const0> ;
  assign qdpo[0] = \<const0> ;
  assign qspo[8] = \^qspo [8];
  assign qspo[7] = \<const0> ;
  assign qspo[6:0] = \^qspo [6:0];
  assign spo[8] = \<const0> ;
  assign spo[7] = \<const0> ;
  assign spo[6] = \<const0> ;
  assign spo[5] = \<const0> ;
  assign spo[4] = \<const0> ;
  assign spo[3] = \<const0> ;
  assign spo[2] = \<const0> ;
  assign spo[1] = \<const0> ;
  assign spo[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  design_1_awgn_inv_mapping_0_0_dist_mem_gen_v8_0_12_synth__parameterized3_264 \synth_options.dist_mem_inst 
       (.a(a),
        .clk(clk),
        .qspo({\^qspo [8],\^qspo [6:0]}),
        .qspo_ce(qspo_ce));
endmodule

(* ORIG_REF_NAME = "dist_mem_gen_v8_0_12_synth" *) 
module design_1_awgn_inv_mapping_0_0_dist_mem_gen_v8_0_12_synth
   (qspo,
    a,
    qspo_ce,
    clk);
  output [7:0]qspo;
  input [3:0]a;
  input qspo_ce;
  input clk;

  wire [3:0]a;
  wire clk;
  wire [7:0]qspo;
  wire qspo_ce;

  design_1_awgn_inv_mapping_0_0_rom \gen_rom.rom_inst 
       (.a(a),
        .clk(clk),
        .qspo(qspo),
        .qspo_ce(qspo_ce));
endmodule

(* ORIG_REF_NAME = "dist_mem_gen_v8_0_12_synth" *) 
module design_1_awgn_inv_mapping_0_0_dist_mem_gen_v8_0_12_synth_272
   (qspo,
    a,
    qspo_ce,
    clk);
  output [7:0]qspo;
  input [3:0]a;
  input qspo_ce;
  input clk;

  wire [3:0]a;
  wire clk;
  wire [7:0]qspo;
  wire qspo_ce;

  design_1_awgn_inv_mapping_0_0_rom_273 \gen_rom.rom_inst 
       (.a(a),
        .clk(clk),
        .qspo(qspo),
        .qspo_ce(qspo_ce));
endmodule

(* ORIG_REF_NAME = "dist_mem_gen_v8_0_12_synth" *) 
module design_1_awgn_inv_mapping_0_0_dist_mem_gen_v8_0_12_synth_508
   (qspo,
    a,
    qspo_ce,
    clk);
  output [7:0]qspo;
  input [3:0]a;
  input qspo_ce;
  input clk;

  wire [3:0]a;
  wire clk;
  wire [7:0]qspo;
  wire qspo_ce;

  design_1_awgn_inv_mapping_0_0_rom_509 \gen_rom.rom_inst 
       (.a(a),
        .clk(clk),
        .qspo(qspo),
        .qspo_ce(qspo_ce));
endmodule

(* ORIG_REF_NAME = "dist_mem_gen_v8_0_12_synth" *) 
module design_1_awgn_inv_mapping_0_0_dist_mem_gen_v8_0_12_synth_743
   (qspo,
    a,
    qspo_ce,
    clk);
  output [7:0]qspo;
  input [3:0]a;
  input qspo_ce;
  input clk;

  wire [3:0]a;
  wire clk;
  wire [7:0]qspo;
  wire qspo_ce;

  design_1_awgn_inv_mapping_0_0_rom_744 \gen_rom.rom_inst 
       (.a(a),
        .clk(clk),
        .qspo(qspo),
        .qspo_ce(qspo_ce));
endmodule

(* ORIG_REF_NAME = "dist_mem_gen_v8_0_12_synth" *) 
module design_1_awgn_inv_mapping_0_0_dist_mem_gen_v8_0_12_synth__parameterized0
   (qspo,
    a,
    qspo_ce,
    clk);
  output [7:0]qspo;
  input [3:0]a;
  input qspo_ce;
  input clk;

  wire [3:0]a;
  wire clk;
  wire [7:0]qspo;
  wire qspo_ce;

  design_1_awgn_inv_mapping_0_0_rom__parameterized1 \gen_rom.rom_inst 
       (.a(a),
        .clk(clk),
        .qspo(qspo),
        .qspo_ce(qspo_ce));
endmodule

(* ORIG_REF_NAME = "dist_mem_gen_v8_0_12_synth" *) 
module design_1_awgn_inv_mapping_0_0_dist_mem_gen_v8_0_12_synth__parameterized0_270
   (qspo,
    a,
    qspo_ce,
    clk);
  output [7:0]qspo;
  input [3:0]a;
  input qspo_ce;
  input clk;

  wire [3:0]a;
  wire clk;
  wire [7:0]qspo;
  wire qspo_ce;

  design_1_awgn_inv_mapping_0_0_rom__parameterized1_271 \gen_rom.rom_inst 
       (.a(a),
        .clk(clk),
        .qspo(qspo),
        .qspo_ce(qspo_ce));
endmodule

(* ORIG_REF_NAME = "dist_mem_gen_v8_0_12_synth" *) 
module design_1_awgn_inv_mapping_0_0_dist_mem_gen_v8_0_12_synth__parameterized0_506
   (qspo,
    a,
    qspo_ce,
    clk);
  output [7:0]qspo;
  input [3:0]a;
  input qspo_ce;
  input clk;

  wire [3:0]a;
  wire clk;
  wire [7:0]qspo;
  wire qspo_ce;

  design_1_awgn_inv_mapping_0_0_rom__parameterized1_507 \gen_rom.rom_inst 
       (.a(a),
        .clk(clk),
        .qspo(qspo),
        .qspo_ce(qspo_ce));
endmodule

(* ORIG_REF_NAME = "dist_mem_gen_v8_0_12_synth" *) 
module design_1_awgn_inv_mapping_0_0_dist_mem_gen_v8_0_12_synth__parameterized0_741
   (qspo,
    a,
    qspo_ce,
    clk);
  output [7:0]qspo;
  input [3:0]a;
  input qspo_ce;
  input clk;

  wire [3:0]a;
  wire clk;
  wire [7:0]qspo;
  wire qspo_ce;

  design_1_awgn_inv_mapping_0_0_rom__parameterized1_742 \gen_rom.rom_inst 
       (.a(a),
        .clk(clk),
        .qspo(qspo),
        .qspo_ce(qspo_ce));
endmodule

(* ORIG_REF_NAME = "dist_mem_gen_v8_0_12_synth" *) 
module design_1_awgn_inv_mapping_0_0_dist_mem_gen_v8_0_12_synth__parameterized1
   (qspo,
    a,
    qspo_ce,
    clk);
  output [8:0]qspo;
  input [3:0]a;
  input qspo_ce;
  input clk;

  wire [3:0]a;
  wire clk;
  wire [8:0]qspo;
  wire qspo_ce;

  design_1_awgn_inv_mapping_0_0_rom__parameterized3 \gen_rom.rom_inst 
       (.a(a),
        .clk(clk),
        .qspo(qspo),
        .qspo_ce(qspo_ce));
endmodule

(* ORIG_REF_NAME = "dist_mem_gen_v8_0_12_synth" *) 
module design_1_awgn_inv_mapping_0_0_dist_mem_gen_v8_0_12_synth__parameterized1_268
   (qspo,
    a,
    qspo_ce,
    clk);
  output [8:0]qspo;
  input [3:0]a;
  input qspo_ce;
  input clk;

  wire [3:0]a;
  wire clk;
  wire [8:0]qspo;
  wire qspo_ce;

  design_1_awgn_inv_mapping_0_0_rom__parameterized3_269 \gen_rom.rom_inst 
       (.a(a),
        .clk(clk),
        .qspo(qspo),
        .qspo_ce(qspo_ce));
endmodule

(* ORIG_REF_NAME = "dist_mem_gen_v8_0_12_synth" *) 
module design_1_awgn_inv_mapping_0_0_dist_mem_gen_v8_0_12_synth__parameterized1_504
   (qspo,
    a,
    qspo_ce,
    clk);
  output [8:0]qspo;
  input [3:0]a;
  input qspo_ce;
  input clk;

  wire [3:0]a;
  wire clk;
  wire [8:0]qspo;
  wire qspo_ce;

  design_1_awgn_inv_mapping_0_0_rom__parameterized3_505 \gen_rom.rom_inst 
       (.a(a),
        .clk(clk),
        .qspo(qspo),
        .qspo_ce(qspo_ce));
endmodule

(* ORIG_REF_NAME = "dist_mem_gen_v8_0_12_synth" *) 
module design_1_awgn_inv_mapping_0_0_dist_mem_gen_v8_0_12_synth__parameterized1_739
   (qspo,
    a,
    qspo_ce,
    clk);
  output [8:0]qspo;
  input [3:0]a;
  input qspo_ce;
  input clk;

  wire [3:0]a;
  wire clk;
  wire [8:0]qspo;
  wire qspo_ce;

  design_1_awgn_inv_mapping_0_0_rom__parameterized3_740 \gen_rom.rom_inst 
       (.a(a),
        .clk(clk),
        .qspo(qspo),
        .qspo_ce(qspo_ce));
endmodule

(* ORIG_REF_NAME = "dist_mem_gen_v8_0_12_synth" *) 
module design_1_awgn_inv_mapping_0_0_dist_mem_gen_v8_0_12_synth__parameterized2
   (qspo,
    a,
    qspo_ce,
    clk);
  output [8:0]qspo;
  input [3:0]a;
  input qspo_ce;
  input clk;

  wire [3:0]a;
  wire clk;
  wire [8:0]qspo;
  wire qspo_ce;

  design_1_awgn_inv_mapping_0_0_rom__parameterized5 \gen_rom.rom_inst 
       (.a(a),
        .clk(clk),
        .qspo(qspo),
        .qspo_ce(qspo_ce));
endmodule

(* ORIG_REF_NAME = "dist_mem_gen_v8_0_12_synth" *) 
module design_1_awgn_inv_mapping_0_0_dist_mem_gen_v8_0_12_synth__parameterized2_266
   (qspo,
    a,
    qspo_ce,
    clk);
  output [8:0]qspo;
  input [3:0]a;
  input qspo_ce;
  input clk;

  wire [3:0]a;
  wire clk;
  wire [8:0]qspo;
  wire qspo_ce;

  design_1_awgn_inv_mapping_0_0_rom__parameterized5_267 \gen_rom.rom_inst 
       (.a(a),
        .clk(clk),
        .qspo(qspo),
        .qspo_ce(qspo_ce));
endmodule

(* ORIG_REF_NAME = "dist_mem_gen_v8_0_12_synth" *) 
module design_1_awgn_inv_mapping_0_0_dist_mem_gen_v8_0_12_synth__parameterized2_502
   (qspo,
    a,
    qspo_ce,
    clk);
  output [8:0]qspo;
  input [3:0]a;
  input qspo_ce;
  input clk;

  wire [3:0]a;
  wire clk;
  wire [8:0]qspo;
  wire qspo_ce;

  design_1_awgn_inv_mapping_0_0_rom__parameterized5_503 \gen_rom.rom_inst 
       (.a(a),
        .clk(clk),
        .qspo(qspo),
        .qspo_ce(qspo_ce));
endmodule

(* ORIG_REF_NAME = "dist_mem_gen_v8_0_12_synth" *) 
module design_1_awgn_inv_mapping_0_0_dist_mem_gen_v8_0_12_synth__parameterized2_737
   (qspo,
    a,
    qspo_ce,
    clk);
  output [8:0]qspo;
  input [3:0]a;
  input qspo_ce;
  input clk;

  wire [3:0]a;
  wire clk;
  wire [8:0]qspo;
  wire qspo_ce;

  design_1_awgn_inv_mapping_0_0_rom__parameterized5_738 \gen_rom.rom_inst 
       (.a(a),
        .clk(clk),
        .qspo(qspo),
        .qspo_ce(qspo_ce));
endmodule

(* ORIG_REF_NAME = "dist_mem_gen_v8_0_12_synth" *) 
module design_1_awgn_inv_mapping_0_0_dist_mem_gen_v8_0_12_synth__parameterized3
   (qspo,
    a,
    qspo_ce,
    clk);
  output [7:0]qspo;
  input [3:0]a;
  input qspo_ce;
  input clk;

  wire [3:0]a;
  wire clk;
  wire [7:0]qspo;
  wire qspo_ce;

  design_1_awgn_inv_mapping_0_0_rom__parameterized7 \gen_rom.rom_inst 
       (.a(a),
        .clk(clk),
        .qspo(qspo),
        .qspo_ce(qspo_ce));
endmodule

(* ORIG_REF_NAME = "dist_mem_gen_v8_0_12_synth" *) 
module design_1_awgn_inv_mapping_0_0_dist_mem_gen_v8_0_12_synth__parameterized3_264
   (qspo,
    a,
    qspo_ce,
    clk);
  output [7:0]qspo;
  input [3:0]a;
  input qspo_ce;
  input clk;

  wire [3:0]a;
  wire clk;
  wire [7:0]qspo;
  wire qspo_ce;

  design_1_awgn_inv_mapping_0_0_rom__parameterized7_265 \gen_rom.rom_inst 
       (.a(a),
        .clk(clk),
        .qspo(qspo),
        .qspo_ce(qspo_ce));
endmodule

(* ORIG_REF_NAME = "dist_mem_gen_v8_0_12_synth" *) 
module design_1_awgn_inv_mapping_0_0_dist_mem_gen_v8_0_12_synth__parameterized3_500
   (qspo,
    a,
    qspo_ce,
    clk);
  output [7:0]qspo;
  input [3:0]a;
  input qspo_ce;
  input clk;

  wire [3:0]a;
  wire clk;
  wire [7:0]qspo;
  wire qspo_ce;

  design_1_awgn_inv_mapping_0_0_rom__parameterized7_501 \gen_rom.rom_inst 
       (.a(a),
        .clk(clk),
        .qspo(qspo),
        .qspo_ce(qspo_ce));
endmodule

(* ORIG_REF_NAME = "dist_mem_gen_v8_0_12_synth" *) 
module design_1_awgn_inv_mapping_0_0_dist_mem_gen_v8_0_12_synth__parameterized3_735
   (qspo,
    a,
    qspo_ce,
    clk);
  output [7:0]qspo;
  input [3:0]a;
  input qspo_ce;
  input clk;

  wire [3:0]a;
  wire clk;
  wire [7:0]qspo;
  wire qspo_ce;

  design_1_awgn_inv_mapping_0_0_rom__parameterized7_736 \gen_rom.rom_inst 
       (.a(a),
        .clk(clk),
        .qspo(qspo),
        .qspo_ce(qspo_ce));
endmodule

(* C_B_VALUE = "10000001" *) (* C_CCM_IMP = "0" *) (* C_CE_OVERRIDES_SCLR = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "1" *) (* C_HAS_ZERO_DETECT = "0" *) 
(* C_LATENCY = "2" *) (* C_MODEL_TYPE = "0" *) (* C_MULT_TYPE = "1" *) 
(* C_OPTIMIZE_GOAL = "1" *) (* C_OUT_HIGH = "18" *) (* C_OUT_LOW = "0" *) 
(* C_ROUND_OUTPUT = "0" *) (* C_ROUND_PT = "0" *) (* C_VERBOSITY = "0" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "mult_gen_v12_0_14" *) 
(* c_a_type = "1" *) (* c_a_width = "9" *) (* c_b_type = "0" *) 
(* c_b_width = "10" *) 
module design_1_awgn_inv_mapping_0_0_mult_gen_v12_0_14
   (CLK,
    A,
    B,
    CE,
    SCLR,
    ZERO_DETECT,
    P,
    PCASC);
  input CLK;
  input [8:0]A;
  input [9:0]B;
  input CE;
  input SCLR;
  output [1:0]ZERO_DETECT;
  output [18:0]P;
  output [47:0]PCASC;

  wire \<const0> ;
  wire [8:0]A;
  wire [9:0]B;
  wire CE;
  wire CLK;
  wire [18:0]P;
  wire SCLR;
  wire [47:0]NLW_i_mult_PCASC_UNCONNECTED;
  wire [1:0]NLW_i_mult_ZERO_DETECT_UNCONNECTED;

  assign PCASC[47] = \<const0> ;
  assign PCASC[46] = \<const0> ;
  assign PCASC[45] = \<const0> ;
  assign PCASC[44] = \<const0> ;
  assign PCASC[43] = \<const0> ;
  assign PCASC[42] = \<const0> ;
  assign PCASC[41] = \<const0> ;
  assign PCASC[40] = \<const0> ;
  assign PCASC[39] = \<const0> ;
  assign PCASC[38] = \<const0> ;
  assign PCASC[37] = \<const0> ;
  assign PCASC[36] = \<const0> ;
  assign PCASC[35] = \<const0> ;
  assign PCASC[34] = \<const0> ;
  assign PCASC[33] = \<const0> ;
  assign PCASC[32] = \<const0> ;
  assign PCASC[31] = \<const0> ;
  assign PCASC[30] = \<const0> ;
  assign PCASC[29] = \<const0> ;
  assign PCASC[28] = \<const0> ;
  assign PCASC[27] = \<const0> ;
  assign PCASC[26] = \<const0> ;
  assign PCASC[25] = \<const0> ;
  assign PCASC[24] = \<const0> ;
  assign PCASC[23] = \<const0> ;
  assign PCASC[22] = \<const0> ;
  assign PCASC[21] = \<const0> ;
  assign PCASC[20] = \<const0> ;
  assign PCASC[19] = \<const0> ;
  assign PCASC[18] = \<const0> ;
  assign PCASC[17] = \<const0> ;
  assign PCASC[16] = \<const0> ;
  assign PCASC[15] = \<const0> ;
  assign PCASC[14] = \<const0> ;
  assign PCASC[13] = \<const0> ;
  assign PCASC[12] = \<const0> ;
  assign PCASC[11] = \<const0> ;
  assign PCASC[10] = \<const0> ;
  assign PCASC[9] = \<const0> ;
  assign PCASC[8] = \<const0> ;
  assign PCASC[7] = \<const0> ;
  assign PCASC[6] = \<const0> ;
  assign PCASC[5] = \<const0> ;
  assign PCASC[4] = \<const0> ;
  assign PCASC[3] = \<const0> ;
  assign PCASC[2] = \<const0> ;
  assign PCASC[1] = \<const0> ;
  assign PCASC[0] = \<const0> ;
  assign ZERO_DETECT[1] = \<const0> ;
  assign ZERO_DETECT[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* C_A_TYPE = "1" *) 
  (* C_A_WIDTH = "9" *) 
  (* C_B_TYPE = "0" *) 
  (* C_B_VALUE = "10000001" *) 
  (* C_B_WIDTH = "10" *) 
  (* C_CCM_IMP = "0" *) 
  (* C_CE_OVERRIDES_SCLR = "1" *) 
  (* C_HAS_ZERO_DETECT = "0" *) 
  (* C_LATENCY = "2" *) 
  (* C_MODEL_TYPE = "0" *) 
  (* C_MULT_TYPE = "1" *) 
  (* C_OPTIMIZE_GOAL = "1" *) 
  (* C_OUT_HIGH = "18" *) 
  (* C_OUT_LOW = "0" *) 
  (* C_ROUND_OUTPUT = "0" *) 
  (* C_ROUND_PT = "0" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  design_1_awgn_inv_mapping_0_0_mult_gen_v12_0_14_viv i_mult
       (.A(A),
        .B(B),
        .CE(CE),
        .CLK(CLK),
        .P(P),
        .PCASC(NLW_i_mult_PCASC_UNCONNECTED[47:0]),
        .SCLR(SCLR),
        .ZERO_DETECT(NLW_i_mult_ZERO_DETECT_UNCONNECTED[1:0]));
endmodule

(* C_B_VALUE = "10000001" *) (* C_CCM_IMP = "0" *) (* C_CE_OVERRIDES_SCLR = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "1" *) (* C_HAS_ZERO_DETECT = "0" *) 
(* C_LATENCY = "2" *) (* C_MODEL_TYPE = "0" *) (* C_MULT_TYPE = "1" *) 
(* C_OPTIMIZE_GOAL = "1" *) (* C_OUT_HIGH = "18" *) (* C_OUT_LOW = "0" *) 
(* C_ROUND_OUTPUT = "0" *) (* C_ROUND_PT = "0" *) (* C_VERBOSITY = "0" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "mult_gen_v12_0_14" *) 
(* c_a_type = "1" *) (* c_a_width = "9" *) (* c_b_type = "0" *) 
(* c_b_width = "10" *) 
module design_1_awgn_inv_mapping_0_0_mult_gen_v12_0_14__4
   (CLK,
    A,
    B,
    CE,
    SCLR,
    ZERO_DETECT,
    P,
    PCASC);
  input CLK;
  input [8:0]A;
  input [9:0]B;
  input CE;
  input SCLR;
  output [1:0]ZERO_DETECT;
  output [18:0]P;
  output [47:0]PCASC;

  wire \<const0> ;
  wire [8:0]A;
  wire [9:0]B;
  wire CE;
  wire CLK;
  wire [18:0]P;
  wire SCLR;
  wire [47:0]NLW_i_mult_PCASC_UNCONNECTED;
  wire [1:0]NLW_i_mult_ZERO_DETECT_UNCONNECTED;

  assign PCASC[47] = \<const0> ;
  assign PCASC[46] = \<const0> ;
  assign PCASC[45] = \<const0> ;
  assign PCASC[44] = \<const0> ;
  assign PCASC[43] = \<const0> ;
  assign PCASC[42] = \<const0> ;
  assign PCASC[41] = \<const0> ;
  assign PCASC[40] = \<const0> ;
  assign PCASC[39] = \<const0> ;
  assign PCASC[38] = \<const0> ;
  assign PCASC[37] = \<const0> ;
  assign PCASC[36] = \<const0> ;
  assign PCASC[35] = \<const0> ;
  assign PCASC[34] = \<const0> ;
  assign PCASC[33] = \<const0> ;
  assign PCASC[32] = \<const0> ;
  assign PCASC[31] = \<const0> ;
  assign PCASC[30] = \<const0> ;
  assign PCASC[29] = \<const0> ;
  assign PCASC[28] = \<const0> ;
  assign PCASC[27] = \<const0> ;
  assign PCASC[26] = \<const0> ;
  assign PCASC[25] = \<const0> ;
  assign PCASC[24] = \<const0> ;
  assign PCASC[23] = \<const0> ;
  assign PCASC[22] = \<const0> ;
  assign PCASC[21] = \<const0> ;
  assign PCASC[20] = \<const0> ;
  assign PCASC[19] = \<const0> ;
  assign PCASC[18] = \<const0> ;
  assign PCASC[17] = \<const0> ;
  assign PCASC[16] = \<const0> ;
  assign PCASC[15] = \<const0> ;
  assign PCASC[14] = \<const0> ;
  assign PCASC[13] = \<const0> ;
  assign PCASC[12] = \<const0> ;
  assign PCASC[11] = \<const0> ;
  assign PCASC[10] = \<const0> ;
  assign PCASC[9] = \<const0> ;
  assign PCASC[8] = \<const0> ;
  assign PCASC[7] = \<const0> ;
  assign PCASC[6] = \<const0> ;
  assign PCASC[5] = \<const0> ;
  assign PCASC[4] = \<const0> ;
  assign PCASC[3] = \<const0> ;
  assign PCASC[2] = \<const0> ;
  assign PCASC[1] = \<const0> ;
  assign PCASC[0] = \<const0> ;
  assign ZERO_DETECT[1] = \<const0> ;
  assign ZERO_DETECT[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* C_A_TYPE = "1" *) 
  (* C_A_WIDTH = "9" *) 
  (* C_B_TYPE = "0" *) 
  (* C_B_VALUE = "10000001" *) 
  (* C_B_WIDTH = "10" *) 
  (* C_CCM_IMP = "0" *) 
  (* C_CE_OVERRIDES_SCLR = "1" *) 
  (* C_HAS_ZERO_DETECT = "0" *) 
  (* C_LATENCY = "2" *) 
  (* C_MODEL_TYPE = "0" *) 
  (* C_MULT_TYPE = "1" *) 
  (* C_OPTIMIZE_GOAL = "1" *) 
  (* C_OUT_HIGH = "18" *) 
  (* C_OUT_LOW = "0" *) 
  (* C_ROUND_OUTPUT = "0" *) 
  (* C_ROUND_PT = "0" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  design_1_awgn_inv_mapping_0_0_mult_gen_v12_0_14_viv__4 i_mult
       (.A(A),
        .B(B),
        .CE(CE),
        .CLK(CLK),
        .P(P),
        .PCASC(NLW_i_mult_PCASC_UNCONNECTED[47:0]),
        .SCLR(SCLR),
        .ZERO_DETECT(NLW_i_mult_ZERO_DETECT_UNCONNECTED[1:0]));
endmodule

(* C_B_VALUE = "10000001" *) (* C_CCM_IMP = "0" *) (* C_CE_OVERRIDES_SCLR = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "1" *) (* C_HAS_ZERO_DETECT = "0" *) 
(* C_LATENCY = "2" *) (* C_MODEL_TYPE = "0" *) (* C_MULT_TYPE = "1" *) 
(* C_OPTIMIZE_GOAL = "1" *) (* C_OUT_HIGH = "18" *) (* C_OUT_LOW = "0" *) 
(* C_ROUND_OUTPUT = "0" *) (* C_ROUND_PT = "0" *) (* C_VERBOSITY = "0" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "mult_gen_v12_0_14" *) 
(* c_a_type = "1" *) (* c_a_width = "9" *) (* c_b_type = "0" *) 
(* c_b_width = "10" *) 
module design_1_awgn_inv_mapping_0_0_mult_gen_v12_0_14__5
   (CLK,
    A,
    B,
    CE,
    SCLR,
    ZERO_DETECT,
    P,
    PCASC);
  input CLK;
  input [8:0]A;
  input [9:0]B;
  input CE;
  input SCLR;
  output [1:0]ZERO_DETECT;
  output [18:0]P;
  output [47:0]PCASC;

  wire \<const0> ;
  wire [8:0]A;
  wire [9:0]B;
  wire CE;
  wire CLK;
  wire [18:0]P;
  wire SCLR;
  wire [47:0]NLW_i_mult_PCASC_UNCONNECTED;
  wire [1:0]NLW_i_mult_ZERO_DETECT_UNCONNECTED;

  assign PCASC[47] = \<const0> ;
  assign PCASC[46] = \<const0> ;
  assign PCASC[45] = \<const0> ;
  assign PCASC[44] = \<const0> ;
  assign PCASC[43] = \<const0> ;
  assign PCASC[42] = \<const0> ;
  assign PCASC[41] = \<const0> ;
  assign PCASC[40] = \<const0> ;
  assign PCASC[39] = \<const0> ;
  assign PCASC[38] = \<const0> ;
  assign PCASC[37] = \<const0> ;
  assign PCASC[36] = \<const0> ;
  assign PCASC[35] = \<const0> ;
  assign PCASC[34] = \<const0> ;
  assign PCASC[33] = \<const0> ;
  assign PCASC[32] = \<const0> ;
  assign PCASC[31] = \<const0> ;
  assign PCASC[30] = \<const0> ;
  assign PCASC[29] = \<const0> ;
  assign PCASC[28] = \<const0> ;
  assign PCASC[27] = \<const0> ;
  assign PCASC[26] = \<const0> ;
  assign PCASC[25] = \<const0> ;
  assign PCASC[24] = \<const0> ;
  assign PCASC[23] = \<const0> ;
  assign PCASC[22] = \<const0> ;
  assign PCASC[21] = \<const0> ;
  assign PCASC[20] = \<const0> ;
  assign PCASC[19] = \<const0> ;
  assign PCASC[18] = \<const0> ;
  assign PCASC[17] = \<const0> ;
  assign PCASC[16] = \<const0> ;
  assign PCASC[15] = \<const0> ;
  assign PCASC[14] = \<const0> ;
  assign PCASC[13] = \<const0> ;
  assign PCASC[12] = \<const0> ;
  assign PCASC[11] = \<const0> ;
  assign PCASC[10] = \<const0> ;
  assign PCASC[9] = \<const0> ;
  assign PCASC[8] = \<const0> ;
  assign PCASC[7] = \<const0> ;
  assign PCASC[6] = \<const0> ;
  assign PCASC[5] = \<const0> ;
  assign PCASC[4] = \<const0> ;
  assign PCASC[3] = \<const0> ;
  assign PCASC[2] = \<const0> ;
  assign PCASC[1] = \<const0> ;
  assign PCASC[0] = \<const0> ;
  assign ZERO_DETECT[1] = \<const0> ;
  assign ZERO_DETECT[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* C_A_TYPE = "1" *) 
  (* C_A_WIDTH = "9" *) 
  (* C_B_TYPE = "0" *) 
  (* C_B_VALUE = "10000001" *) 
  (* C_B_WIDTH = "10" *) 
  (* C_CCM_IMP = "0" *) 
  (* C_CE_OVERRIDES_SCLR = "1" *) 
  (* C_HAS_ZERO_DETECT = "0" *) 
  (* C_LATENCY = "2" *) 
  (* C_MODEL_TYPE = "0" *) 
  (* C_MULT_TYPE = "1" *) 
  (* C_OPTIMIZE_GOAL = "1" *) 
  (* C_OUT_HIGH = "18" *) 
  (* C_OUT_LOW = "0" *) 
  (* C_ROUND_OUTPUT = "0" *) 
  (* C_ROUND_PT = "0" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  design_1_awgn_inv_mapping_0_0_mult_gen_v12_0_14_viv__5 i_mult
       (.A(A),
        .B(B),
        .CE(CE),
        .CLK(CLK),
        .P(P),
        .PCASC(NLW_i_mult_PCASC_UNCONNECTED[47:0]),
        .SCLR(SCLR),
        .ZERO_DETECT(NLW_i_mult_ZERO_DETECT_UNCONNECTED[1:0]));
endmodule

(* C_B_VALUE = "10000001" *) (* C_CCM_IMP = "0" *) (* C_CE_OVERRIDES_SCLR = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "1" *) (* C_HAS_ZERO_DETECT = "0" *) 
(* C_LATENCY = "2" *) (* C_MODEL_TYPE = "0" *) (* C_MULT_TYPE = "1" *) 
(* C_OPTIMIZE_GOAL = "1" *) (* C_OUT_HIGH = "18" *) (* C_OUT_LOW = "0" *) 
(* C_ROUND_OUTPUT = "0" *) (* C_ROUND_PT = "0" *) (* C_VERBOSITY = "0" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "mult_gen_v12_0_14" *) 
(* c_a_type = "1" *) (* c_a_width = "9" *) (* c_b_type = "0" *) 
(* c_b_width = "10" *) 
module design_1_awgn_inv_mapping_0_0_mult_gen_v12_0_14__6
   (CLK,
    A,
    B,
    CE,
    SCLR,
    ZERO_DETECT,
    P,
    PCASC);
  input CLK;
  input [8:0]A;
  input [9:0]B;
  input CE;
  input SCLR;
  output [1:0]ZERO_DETECT;
  output [18:0]P;
  output [47:0]PCASC;

  wire \<const0> ;
  wire [8:0]A;
  wire [9:0]B;
  wire CE;
  wire CLK;
  wire [18:0]P;
  wire SCLR;
  wire [47:0]NLW_i_mult_PCASC_UNCONNECTED;
  wire [1:0]NLW_i_mult_ZERO_DETECT_UNCONNECTED;

  assign PCASC[47] = \<const0> ;
  assign PCASC[46] = \<const0> ;
  assign PCASC[45] = \<const0> ;
  assign PCASC[44] = \<const0> ;
  assign PCASC[43] = \<const0> ;
  assign PCASC[42] = \<const0> ;
  assign PCASC[41] = \<const0> ;
  assign PCASC[40] = \<const0> ;
  assign PCASC[39] = \<const0> ;
  assign PCASC[38] = \<const0> ;
  assign PCASC[37] = \<const0> ;
  assign PCASC[36] = \<const0> ;
  assign PCASC[35] = \<const0> ;
  assign PCASC[34] = \<const0> ;
  assign PCASC[33] = \<const0> ;
  assign PCASC[32] = \<const0> ;
  assign PCASC[31] = \<const0> ;
  assign PCASC[30] = \<const0> ;
  assign PCASC[29] = \<const0> ;
  assign PCASC[28] = \<const0> ;
  assign PCASC[27] = \<const0> ;
  assign PCASC[26] = \<const0> ;
  assign PCASC[25] = \<const0> ;
  assign PCASC[24] = \<const0> ;
  assign PCASC[23] = \<const0> ;
  assign PCASC[22] = \<const0> ;
  assign PCASC[21] = \<const0> ;
  assign PCASC[20] = \<const0> ;
  assign PCASC[19] = \<const0> ;
  assign PCASC[18] = \<const0> ;
  assign PCASC[17] = \<const0> ;
  assign PCASC[16] = \<const0> ;
  assign PCASC[15] = \<const0> ;
  assign PCASC[14] = \<const0> ;
  assign PCASC[13] = \<const0> ;
  assign PCASC[12] = \<const0> ;
  assign PCASC[11] = \<const0> ;
  assign PCASC[10] = \<const0> ;
  assign PCASC[9] = \<const0> ;
  assign PCASC[8] = \<const0> ;
  assign PCASC[7] = \<const0> ;
  assign PCASC[6] = \<const0> ;
  assign PCASC[5] = \<const0> ;
  assign PCASC[4] = \<const0> ;
  assign PCASC[3] = \<const0> ;
  assign PCASC[2] = \<const0> ;
  assign PCASC[1] = \<const0> ;
  assign PCASC[0] = \<const0> ;
  assign ZERO_DETECT[1] = \<const0> ;
  assign ZERO_DETECT[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* C_A_TYPE = "1" *) 
  (* C_A_WIDTH = "9" *) 
  (* C_B_TYPE = "0" *) 
  (* C_B_VALUE = "10000001" *) 
  (* C_B_WIDTH = "10" *) 
  (* C_CCM_IMP = "0" *) 
  (* C_CE_OVERRIDES_SCLR = "1" *) 
  (* C_HAS_ZERO_DETECT = "0" *) 
  (* C_LATENCY = "2" *) 
  (* C_MODEL_TYPE = "0" *) 
  (* C_MULT_TYPE = "1" *) 
  (* C_OPTIMIZE_GOAL = "1" *) 
  (* C_OUT_HIGH = "18" *) 
  (* C_OUT_LOW = "0" *) 
  (* C_ROUND_OUTPUT = "0" *) 
  (* C_ROUND_PT = "0" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  design_1_awgn_inv_mapping_0_0_mult_gen_v12_0_14_viv__6 i_mult
       (.A(A),
        .B(B),
        .CE(CE),
        .CLK(CLK),
        .P(P),
        .PCASC(NLW_i_mult_PCASC_UNCONNECTED[47:0]),
        .SCLR(SCLR),
        .ZERO_DETECT(NLW_i_mult_ZERO_DETECT_UNCONNECTED[1:0]));
endmodule

(* C_B_VALUE = "10000001" *) (* C_CCM_IMP = "0" *) (* C_CE_OVERRIDES_SCLR = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "1" *) (* C_HAS_ZERO_DETECT = "0" *) 
(* C_LATENCY = "1" *) (* C_MODEL_TYPE = "0" *) (* C_MULT_TYPE = "1" *) 
(* C_OPTIMIZE_GOAL = "1" *) (* C_OUT_HIGH = "27" *) (* C_OUT_LOW = "0" *) 
(* C_ROUND_OUTPUT = "0" *) (* C_ROUND_PT = "0" *) (* C_VERBOSITY = "0" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "mult_gen_v12_0_14" *) 
(* c_a_type = "0" *) (* c_a_width = "12" *) (* c_b_type = "0" *) 
(* c_b_width = "16" *) 
module design_1_awgn_inv_mapping_0_0_mult_gen_v12_0_14__parameterized3
   (CLK,
    A,
    B,
    CE,
    SCLR,
    ZERO_DETECT,
    P,
    PCASC);
  input CLK;
  input [11:0]A;
  input [15:0]B;
  input CE;
  input SCLR;
  output [1:0]ZERO_DETECT;
  output [27:0]P;
  output [47:0]PCASC;

  wire \<const0> ;
  wire [11:0]A;
  wire [15:0]B;
  wire CE;
  wire CLK;
  wire [27:0]P;
  wire SCLR;
  wire [47:0]NLW_i_mult_PCASC_UNCONNECTED;
  wire [1:0]NLW_i_mult_ZERO_DETECT_UNCONNECTED;

  assign PCASC[47] = \<const0> ;
  assign PCASC[46] = \<const0> ;
  assign PCASC[45] = \<const0> ;
  assign PCASC[44] = \<const0> ;
  assign PCASC[43] = \<const0> ;
  assign PCASC[42] = \<const0> ;
  assign PCASC[41] = \<const0> ;
  assign PCASC[40] = \<const0> ;
  assign PCASC[39] = \<const0> ;
  assign PCASC[38] = \<const0> ;
  assign PCASC[37] = \<const0> ;
  assign PCASC[36] = \<const0> ;
  assign PCASC[35] = \<const0> ;
  assign PCASC[34] = \<const0> ;
  assign PCASC[33] = \<const0> ;
  assign PCASC[32] = \<const0> ;
  assign PCASC[31] = \<const0> ;
  assign PCASC[30] = \<const0> ;
  assign PCASC[29] = \<const0> ;
  assign PCASC[28] = \<const0> ;
  assign PCASC[27] = \<const0> ;
  assign PCASC[26] = \<const0> ;
  assign PCASC[25] = \<const0> ;
  assign PCASC[24] = \<const0> ;
  assign PCASC[23] = \<const0> ;
  assign PCASC[22] = \<const0> ;
  assign PCASC[21] = \<const0> ;
  assign PCASC[20] = \<const0> ;
  assign PCASC[19] = \<const0> ;
  assign PCASC[18] = \<const0> ;
  assign PCASC[17] = \<const0> ;
  assign PCASC[16] = \<const0> ;
  assign PCASC[15] = \<const0> ;
  assign PCASC[14] = \<const0> ;
  assign PCASC[13] = \<const0> ;
  assign PCASC[12] = \<const0> ;
  assign PCASC[11] = \<const0> ;
  assign PCASC[10] = \<const0> ;
  assign PCASC[9] = \<const0> ;
  assign PCASC[8] = \<const0> ;
  assign PCASC[7] = \<const0> ;
  assign PCASC[6] = \<const0> ;
  assign PCASC[5] = \<const0> ;
  assign PCASC[4] = \<const0> ;
  assign PCASC[3] = \<const0> ;
  assign PCASC[2] = \<const0> ;
  assign PCASC[1] = \<const0> ;
  assign PCASC[0] = \<const0> ;
  assign ZERO_DETECT[1] = \<const0> ;
  assign ZERO_DETECT[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* C_A_TYPE = "0" *) 
  (* C_A_WIDTH = "12" *) 
  (* C_B_TYPE = "0" *) 
  (* C_B_VALUE = "10000001" *) 
  (* C_B_WIDTH = "16" *) 
  (* C_CCM_IMP = "0" *) 
  (* C_CE_OVERRIDES_SCLR = "1" *) 
  (* C_HAS_ZERO_DETECT = "0" *) 
  (* C_LATENCY = "1" *) 
  (* C_MODEL_TYPE = "0" *) 
  (* C_MULT_TYPE = "1" *) 
  (* C_OPTIMIZE_GOAL = "1" *) 
  (* C_OUT_HIGH = "27" *) 
  (* C_OUT_LOW = "0" *) 
  (* C_ROUND_OUTPUT = "0" *) 
  (* C_ROUND_PT = "0" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  design_1_awgn_inv_mapping_0_0_mult_gen_v12_0_14_viv__parameterized3 i_mult
       (.A(A),
        .B(B),
        .CE(CE),
        .CLK(CLK),
        .P(P),
        .PCASC(NLW_i_mult_PCASC_UNCONNECTED[47:0]),
        .SCLR(SCLR),
        .ZERO_DETECT(NLW_i_mult_ZERO_DETECT_UNCONNECTED[1:0]));
endmodule

(* C_B_VALUE = "10000001" *) (* C_CCM_IMP = "0" *) (* C_CE_OVERRIDES_SCLR = "0" *) 
(* C_HAS_CE = "0" *) (* C_HAS_SCLR = "0" *) (* C_HAS_ZERO_DETECT = "0" *) 
(* C_LATENCY = "0" *) (* C_MODEL_TYPE = "0" *) (* C_MULT_TYPE = "1" *) 
(* C_OPTIMIZE_GOAL = "1" *) (* C_OUT_HIGH = "58" *) (* C_OUT_LOW = "0" *) 
(* C_ROUND_OUTPUT = "0" *) (* C_ROUND_PT = "0" *) (* C_VERBOSITY = "0" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "mult_gen_v12_0_14" *) 
(* c_a_type = "0" *) (* c_a_width = "41" *) (* c_b_type = "0" *) 
(* c_b_width = "18" *) 
module design_1_awgn_inv_mapping_0_0_mult_gen_v12_0_14__parameterized5
   (CLK,
    A,
    B,
    CE,
    SCLR,
    ZERO_DETECT,
    P,
    PCASC);
  input CLK;
  input [40:0]A;
  input [17:0]B;
  input CE;
  input SCLR;
  output [1:0]ZERO_DETECT;
  output [58:0]P;
  output [47:0]PCASC;

  wire \<const0> ;
  wire [40:0]A;
  wire [17:0]B;
  wire [58:0]P;
  wire [47:0]NLW_i_mult_PCASC_UNCONNECTED;
  wire [1:0]NLW_i_mult_ZERO_DETECT_UNCONNECTED;

  assign PCASC[47] = \<const0> ;
  assign PCASC[46] = \<const0> ;
  assign PCASC[45] = \<const0> ;
  assign PCASC[44] = \<const0> ;
  assign PCASC[43] = \<const0> ;
  assign PCASC[42] = \<const0> ;
  assign PCASC[41] = \<const0> ;
  assign PCASC[40] = \<const0> ;
  assign PCASC[39] = \<const0> ;
  assign PCASC[38] = \<const0> ;
  assign PCASC[37] = \<const0> ;
  assign PCASC[36] = \<const0> ;
  assign PCASC[35] = \<const0> ;
  assign PCASC[34] = \<const0> ;
  assign PCASC[33] = \<const0> ;
  assign PCASC[32] = \<const0> ;
  assign PCASC[31] = \<const0> ;
  assign PCASC[30] = \<const0> ;
  assign PCASC[29] = \<const0> ;
  assign PCASC[28] = \<const0> ;
  assign PCASC[27] = \<const0> ;
  assign PCASC[26] = \<const0> ;
  assign PCASC[25] = \<const0> ;
  assign PCASC[24] = \<const0> ;
  assign PCASC[23] = \<const0> ;
  assign PCASC[22] = \<const0> ;
  assign PCASC[21] = \<const0> ;
  assign PCASC[20] = \<const0> ;
  assign PCASC[19] = \<const0> ;
  assign PCASC[18] = \<const0> ;
  assign PCASC[17] = \<const0> ;
  assign PCASC[16] = \<const0> ;
  assign PCASC[15] = \<const0> ;
  assign PCASC[14] = \<const0> ;
  assign PCASC[13] = \<const0> ;
  assign PCASC[12] = \<const0> ;
  assign PCASC[11] = \<const0> ;
  assign PCASC[10] = \<const0> ;
  assign PCASC[9] = \<const0> ;
  assign PCASC[8] = \<const0> ;
  assign PCASC[7] = \<const0> ;
  assign PCASC[6] = \<const0> ;
  assign PCASC[5] = \<const0> ;
  assign PCASC[4] = \<const0> ;
  assign PCASC[3] = \<const0> ;
  assign PCASC[2] = \<const0> ;
  assign PCASC[1] = \<const0> ;
  assign PCASC[0] = \<const0> ;
  assign ZERO_DETECT[1] = \<const0> ;
  assign ZERO_DETECT[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* C_A_TYPE = "0" *) 
  (* C_A_WIDTH = "41" *) 
  (* C_B_TYPE = "0" *) 
  (* C_B_VALUE = "10000001" *) 
  (* C_B_WIDTH = "18" *) 
  (* C_CCM_IMP = "0" *) 
  (* C_CE_OVERRIDES_SCLR = "0" *) 
  (* C_HAS_ZERO_DETECT = "0" *) 
  (* C_LATENCY = "0" *) 
  (* C_MODEL_TYPE = "0" *) 
  (* C_MULT_TYPE = "1" *) 
  (* C_OPTIMIZE_GOAL = "1" *) 
  (* C_OUT_HIGH = "58" *) 
  (* C_OUT_LOW = "0" *) 
  (* C_ROUND_OUTPUT = "0" *) 
  (* C_ROUND_PT = "0" *) 
  (* c_has_ce = "0" *) 
  (* c_has_sclr = "0" *) 
  (* c_verbosity = "0" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  design_1_awgn_inv_mapping_0_0_mult_gen_v12_0_14_viv__parameterized5 i_mult
       (.A(A),
        .B(B),
        .CE(1'b0),
        .CLK(1'b1),
        .P(P),
        .PCASC(NLW_i_mult_PCASC_UNCONNECTED[47:0]),
        .SCLR(1'b0),
        .ZERO_DETECT(NLW_i_mult_ZERO_DETECT_UNCONNECTED[1:0]));
endmodule

(* ORIG_REF_NAME = "rom" *) 
module design_1_awgn_inv_mapping_0_0_rom
   (qspo,
    a,
    qspo_ce,
    clk);
  output [7:0]qspo;
  input [3:0]a;
  input qspo_ce;
  input clk;

  wire [3:0]a;
  wire clk;
  wire g0_b0_n_0;
  wire g0_b1_n_0;
  wire g0_b2_n_0;
  wire g0_b3_n_0;
  wire g0_b4_n_0;
  wire g0_b5_n_0;
  wire g0_b6_n_0;
  wire g0_b7_n_0;
  wire [7:0]qspo;
  wire qspo_ce;

  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT4 #(
    .INIT(16'hBCC2)) 
    g0_b0
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[2]),
        .I3(a[3]),
        .O(g0_b0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT4 #(
    .INIT(16'h958D)) 
    g0_b1
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[2]),
        .I3(a[3]),
        .O(g0_b1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT4 #(
    .INIT(16'hB3AF)) 
    g0_b2
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[2]),
        .I3(a[3]),
        .O(g0_b2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT4 #(
    .INIT(16'h5ACD)) 
    g0_b3
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[2]),
        .I3(a[3]),
        .O(g0_b3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT4 #(
    .INIT(16'hB658)) 
    g0_b4
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[2]),
        .I3(a[3]),
        .O(g0_b4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT4 #(
    .INIT(16'h71C5)) 
    g0_b5
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[2]),
        .I3(a[3]),
        .O(g0_b5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'h39)) 
    g0_b6
       (.I0(a[1]),
        .I1(a[2]),
        .I2(a[3]),
        .O(g0_b6_n_0));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'h07)) 
    g0_b7
       (.I0(a[1]),
        .I1(a[2]),
        .I2(a[3]),
        .O(g0_b7_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[0] 
       (.C(clk),
        .CE(qspo_ce),
        .D(g0_b0_n_0),
        .Q(qspo[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[1] 
       (.C(clk),
        .CE(qspo_ce),
        .D(g0_b1_n_0),
        .Q(qspo[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[2] 
       (.C(clk),
        .CE(qspo_ce),
        .D(g0_b2_n_0),
        .Q(qspo[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[3] 
       (.C(clk),
        .CE(qspo_ce),
        .D(g0_b3_n_0),
        .Q(qspo[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[4] 
       (.C(clk),
        .CE(qspo_ce),
        .D(g0_b4_n_0),
        .Q(qspo[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[5] 
       (.C(clk),
        .CE(qspo_ce),
        .D(g0_b5_n_0),
        .Q(qspo[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[6] 
       (.C(clk),
        .CE(qspo_ce),
        .D(g0_b6_n_0),
        .Q(qspo[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[7] 
       (.C(clk),
        .CE(qspo_ce),
        .D(g0_b7_n_0),
        .Q(qspo[7]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "rom" *) 
module design_1_awgn_inv_mapping_0_0_rom_273
   (qspo,
    a,
    qspo_ce,
    clk);
  output [7:0]qspo;
  input [3:0]a;
  input qspo_ce;
  input clk;

  wire [3:0]a;
  wire clk;
  wire g0_b0_n_0;
  wire g0_b1_n_0;
  wire g0_b2_n_0;
  wire g0_b3_n_0;
  wire g0_b4_n_0;
  wire g0_b5_n_0;
  wire g0_b6_n_0;
  wire g0_b7_n_0;
  wire [7:0]qspo;
  wire qspo_ce;

  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT4 #(
    .INIT(16'hBCC2)) 
    g0_b0
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[2]),
        .I3(a[3]),
        .O(g0_b0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT4 #(
    .INIT(16'h958D)) 
    g0_b1
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[2]),
        .I3(a[3]),
        .O(g0_b1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT4 #(
    .INIT(16'hB3AF)) 
    g0_b2
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[2]),
        .I3(a[3]),
        .O(g0_b2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT4 #(
    .INIT(16'h5ACD)) 
    g0_b3
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[2]),
        .I3(a[3]),
        .O(g0_b3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT4 #(
    .INIT(16'hB658)) 
    g0_b4
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[2]),
        .I3(a[3]),
        .O(g0_b4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT4 #(
    .INIT(16'h71C5)) 
    g0_b5
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[2]),
        .I3(a[3]),
        .O(g0_b5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'h39)) 
    g0_b6
       (.I0(a[1]),
        .I1(a[2]),
        .I2(a[3]),
        .O(g0_b6_n_0));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'h07)) 
    g0_b7
       (.I0(a[1]),
        .I1(a[2]),
        .I2(a[3]),
        .O(g0_b7_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[0] 
       (.C(clk),
        .CE(qspo_ce),
        .D(g0_b0_n_0),
        .Q(qspo[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[1] 
       (.C(clk),
        .CE(qspo_ce),
        .D(g0_b1_n_0),
        .Q(qspo[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[2] 
       (.C(clk),
        .CE(qspo_ce),
        .D(g0_b2_n_0),
        .Q(qspo[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[3] 
       (.C(clk),
        .CE(qspo_ce),
        .D(g0_b3_n_0),
        .Q(qspo[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[4] 
       (.C(clk),
        .CE(qspo_ce),
        .D(g0_b4_n_0),
        .Q(qspo[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[5] 
       (.C(clk),
        .CE(qspo_ce),
        .D(g0_b5_n_0),
        .Q(qspo[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[6] 
       (.C(clk),
        .CE(qspo_ce),
        .D(g0_b6_n_0),
        .Q(qspo[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[7] 
       (.C(clk),
        .CE(qspo_ce),
        .D(g0_b7_n_0),
        .Q(qspo[7]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "rom" *) 
module design_1_awgn_inv_mapping_0_0_rom_509
   (qspo,
    a,
    qspo_ce,
    clk);
  output [7:0]qspo;
  input [3:0]a;
  input qspo_ce;
  input clk;

  wire [3:0]a;
  wire clk;
  wire g0_b0_n_0;
  wire g0_b1_n_0;
  wire g0_b2_n_0;
  wire g0_b3_n_0;
  wire g0_b4_n_0;
  wire g0_b5_n_0;
  wire g0_b6_n_0;
  wire g0_b7_n_0;
  wire [7:0]qspo;
  wire qspo_ce;

  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT4 #(
    .INIT(16'hBCC2)) 
    g0_b0
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[2]),
        .I3(a[3]),
        .O(g0_b0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT4 #(
    .INIT(16'h958D)) 
    g0_b1
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[2]),
        .I3(a[3]),
        .O(g0_b1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT4 #(
    .INIT(16'hB3AF)) 
    g0_b2
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[2]),
        .I3(a[3]),
        .O(g0_b2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT4 #(
    .INIT(16'h5ACD)) 
    g0_b3
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[2]),
        .I3(a[3]),
        .O(g0_b3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT4 #(
    .INIT(16'hB658)) 
    g0_b4
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[2]),
        .I3(a[3]),
        .O(g0_b4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT4 #(
    .INIT(16'h71C5)) 
    g0_b5
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[2]),
        .I3(a[3]),
        .O(g0_b5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'h39)) 
    g0_b6
       (.I0(a[1]),
        .I1(a[2]),
        .I2(a[3]),
        .O(g0_b6_n_0));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'h07)) 
    g0_b7
       (.I0(a[1]),
        .I1(a[2]),
        .I2(a[3]),
        .O(g0_b7_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[0] 
       (.C(clk),
        .CE(qspo_ce),
        .D(g0_b0_n_0),
        .Q(qspo[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[1] 
       (.C(clk),
        .CE(qspo_ce),
        .D(g0_b1_n_0),
        .Q(qspo[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[2] 
       (.C(clk),
        .CE(qspo_ce),
        .D(g0_b2_n_0),
        .Q(qspo[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[3] 
       (.C(clk),
        .CE(qspo_ce),
        .D(g0_b3_n_0),
        .Q(qspo[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[4] 
       (.C(clk),
        .CE(qspo_ce),
        .D(g0_b4_n_0),
        .Q(qspo[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[5] 
       (.C(clk),
        .CE(qspo_ce),
        .D(g0_b5_n_0),
        .Q(qspo[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[6] 
       (.C(clk),
        .CE(qspo_ce),
        .D(g0_b6_n_0),
        .Q(qspo[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[7] 
       (.C(clk),
        .CE(qspo_ce),
        .D(g0_b7_n_0),
        .Q(qspo[7]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "rom" *) 
module design_1_awgn_inv_mapping_0_0_rom_744
   (qspo,
    a,
    qspo_ce,
    clk);
  output [7:0]qspo;
  input [3:0]a;
  input qspo_ce;
  input clk;

  wire [3:0]a;
  wire clk;
  wire g0_b0_n_0;
  wire g0_b1_n_0;
  wire g0_b2_n_0;
  wire g0_b3_n_0;
  wire g0_b4_n_0;
  wire g0_b5_n_0;
  wire g0_b6_n_0;
  wire g0_b7_n_0;
  wire [7:0]qspo;
  wire qspo_ce;

  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT4 #(
    .INIT(16'hBCC2)) 
    g0_b0
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[2]),
        .I3(a[3]),
        .O(g0_b0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT4 #(
    .INIT(16'h958D)) 
    g0_b1
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[2]),
        .I3(a[3]),
        .O(g0_b1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT4 #(
    .INIT(16'hB3AF)) 
    g0_b2
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[2]),
        .I3(a[3]),
        .O(g0_b2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT4 #(
    .INIT(16'h5ACD)) 
    g0_b3
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[2]),
        .I3(a[3]),
        .O(g0_b3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT4 #(
    .INIT(16'hB658)) 
    g0_b4
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[2]),
        .I3(a[3]),
        .O(g0_b4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT4 #(
    .INIT(16'h71C5)) 
    g0_b5
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[2]),
        .I3(a[3]),
        .O(g0_b5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'h39)) 
    g0_b6
       (.I0(a[1]),
        .I1(a[2]),
        .I2(a[3]),
        .O(g0_b6_n_0));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'h07)) 
    g0_b7
       (.I0(a[1]),
        .I1(a[2]),
        .I2(a[3]),
        .O(g0_b7_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[0] 
       (.C(clk),
        .CE(qspo_ce),
        .D(g0_b0_n_0),
        .Q(qspo[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[1] 
       (.C(clk),
        .CE(qspo_ce),
        .D(g0_b1_n_0),
        .Q(qspo[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[2] 
       (.C(clk),
        .CE(qspo_ce),
        .D(g0_b2_n_0),
        .Q(qspo[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[3] 
       (.C(clk),
        .CE(qspo_ce),
        .D(g0_b3_n_0),
        .Q(qspo[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[4] 
       (.C(clk),
        .CE(qspo_ce),
        .D(g0_b4_n_0),
        .Q(qspo[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[5] 
       (.C(clk),
        .CE(qspo_ce),
        .D(g0_b5_n_0),
        .Q(qspo[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[6] 
       (.C(clk),
        .CE(qspo_ce),
        .D(g0_b6_n_0),
        .Q(qspo[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[7] 
       (.C(clk),
        .CE(qspo_ce),
        .D(g0_b7_n_0),
        .Q(qspo[7]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "rom" *) 
module design_1_awgn_inv_mapping_0_0_rom__parameterized1
   (qspo,
    a,
    qspo_ce,
    clk);
  output [7:0]qspo;
  input [3:0]a;
  input qspo_ce;
  input clk;

  wire [3:0]a;
  wire clk;
  wire g0_b0_n_0;
  wire g0_b1_n_0;
  wire g0_b2_n_0;
  wire g0_b3_n_0;
  wire g0_b4_n_0;
  wire g0_b5_n_0;
  wire g0_b7_n_0;
  wire g0_b8_n_0;
  wire [7:0]qspo;
  wire qspo_ce;

  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT4 #(
    .INIT(16'h4C7D)) 
    g0_b0
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[2]),
        .I3(a[3]),
        .O(g0_b0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT4 #(
    .INIT(16'h9027)) 
    g0_b1
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[2]),
        .I3(a[3]),
        .O(g0_b1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT4 #(
    .INIT(16'hB541)) 
    g0_b2
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[2]),
        .I3(a[3]),
        .O(g0_b2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT4 #(
    .INIT(16'h7329)) 
    g0_b3
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[2]),
        .I3(a[3]),
        .O(g0_b3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT4 #(
    .INIT(16'hF0E5)) 
    g0_b4
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[2]),
        .I3(a[3]),
        .O(g0_b4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT4 #(
    .INIT(16'h0FE3)) 
    g0_b5
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[2]),
        .I3(a[3]),
        .O(g0_b5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT4 #(
    .INIT(16'hFFE0)) 
    g0_b7
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[2]),
        .I3(a[3]),
        .O(g0_b7_n_0));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT4 #(
    .INIT(16'h001F)) 
    g0_b8
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[2]),
        .I3(a[3]),
        .O(g0_b8_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[0] 
       (.C(clk),
        .CE(qspo_ce),
        .D(g0_b0_n_0),
        .Q(qspo[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[1] 
       (.C(clk),
        .CE(qspo_ce),
        .D(g0_b1_n_0),
        .Q(qspo[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[2] 
       (.C(clk),
        .CE(qspo_ce),
        .D(g0_b2_n_0),
        .Q(qspo[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[3] 
       (.C(clk),
        .CE(qspo_ce),
        .D(g0_b3_n_0),
        .Q(qspo[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[4] 
       (.C(clk),
        .CE(qspo_ce),
        .D(g0_b4_n_0),
        .Q(qspo[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[5] 
       (.C(clk),
        .CE(qspo_ce),
        .D(g0_b5_n_0),
        .Q(qspo[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[7] 
       (.C(clk),
        .CE(qspo_ce),
        .D(g0_b7_n_0),
        .Q(qspo[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[8] 
       (.C(clk),
        .CE(qspo_ce),
        .D(g0_b8_n_0),
        .Q(qspo[7]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "rom" *) 
module design_1_awgn_inv_mapping_0_0_rom__parameterized1_271
   (qspo,
    a,
    qspo_ce,
    clk);
  output [7:0]qspo;
  input [3:0]a;
  input qspo_ce;
  input clk;

  wire [3:0]a;
  wire clk;
  wire g0_b0_n_0;
  wire g0_b1_n_0;
  wire g0_b2_n_0;
  wire g0_b3_n_0;
  wire g0_b4_n_0;
  wire g0_b5_n_0;
  wire g0_b7_n_0;
  wire g0_b8_n_0;
  wire [7:0]qspo;
  wire qspo_ce;

  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT4 #(
    .INIT(16'h4C7D)) 
    g0_b0
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[2]),
        .I3(a[3]),
        .O(g0_b0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT4 #(
    .INIT(16'h9027)) 
    g0_b1
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[2]),
        .I3(a[3]),
        .O(g0_b1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT4 #(
    .INIT(16'hB541)) 
    g0_b2
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[2]),
        .I3(a[3]),
        .O(g0_b2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT4 #(
    .INIT(16'h7329)) 
    g0_b3
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[2]),
        .I3(a[3]),
        .O(g0_b3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT4 #(
    .INIT(16'hF0E5)) 
    g0_b4
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[2]),
        .I3(a[3]),
        .O(g0_b4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT4 #(
    .INIT(16'h0FE3)) 
    g0_b5
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[2]),
        .I3(a[3]),
        .O(g0_b5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT4 #(
    .INIT(16'hFFE0)) 
    g0_b7
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[2]),
        .I3(a[3]),
        .O(g0_b7_n_0));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT4 #(
    .INIT(16'h001F)) 
    g0_b8
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[2]),
        .I3(a[3]),
        .O(g0_b8_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[0] 
       (.C(clk),
        .CE(qspo_ce),
        .D(g0_b0_n_0),
        .Q(qspo[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[1] 
       (.C(clk),
        .CE(qspo_ce),
        .D(g0_b1_n_0),
        .Q(qspo[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[2] 
       (.C(clk),
        .CE(qspo_ce),
        .D(g0_b2_n_0),
        .Q(qspo[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[3] 
       (.C(clk),
        .CE(qspo_ce),
        .D(g0_b3_n_0),
        .Q(qspo[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[4] 
       (.C(clk),
        .CE(qspo_ce),
        .D(g0_b4_n_0),
        .Q(qspo[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[5] 
       (.C(clk),
        .CE(qspo_ce),
        .D(g0_b5_n_0),
        .Q(qspo[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[7] 
       (.C(clk),
        .CE(qspo_ce),
        .D(g0_b7_n_0),
        .Q(qspo[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[8] 
       (.C(clk),
        .CE(qspo_ce),
        .D(g0_b8_n_0),
        .Q(qspo[7]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "rom" *) 
module design_1_awgn_inv_mapping_0_0_rom__parameterized1_507
   (qspo,
    a,
    qspo_ce,
    clk);
  output [7:0]qspo;
  input [3:0]a;
  input qspo_ce;
  input clk;

  wire [3:0]a;
  wire clk;
  wire g0_b0_n_0;
  wire g0_b1_n_0;
  wire g0_b2_n_0;
  wire g0_b3_n_0;
  wire g0_b4_n_0;
  wire g0_b5_n_0;
  wire g0_b7_n_0;
  wire g0_b8_n_0;
  wire [7:0]qspo;
  wire qspo_ce;

  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT4 #(
    .INIT(16'h4C7D)) 
    g0_b0
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[2]),
        .I3(a[3]),
        .O(g0_b0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT4 #(
    .INIT(16'h9027)) 
    g0_b1
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[2]),
        .I3(a[3]),
        .O(g0_b1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT4 #(
    .INIT(16'hB541)) 
    g0_b2
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[2]),
        .I3(a[3]),
        .O(g0_b2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT4 #(
    .INIT(16'h7329)) 
    g0_b3
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[2]),
        .I3(a[3]),
        .O(g0_b3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT4 #(
    .INIT(16'hF0E5)) 
    g0_b4
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[2]),
        .I3(a[3]),
        .O(g0_b4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT4 #(
    .INIT(16'h0FE3)) 
    g0_b5
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[2]),
        .I3(a[3]),
        .O(g0_b5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT4 #(
    .INIT(16'hFFE0)) 
    g0_b7
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[2]),
        .I3(a[3]),
        .O(g0_b7_n_0));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT4 #(
    .INIT(16'h001F)) 
    g0_b8
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[2]),
        .I3(a[3]),
        .O(g0_b8_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[0] 
       (.C(clk),
        .CE(qspo_ce),
        .D(g0_b0_n_0),
        .Q(qspo[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[1] 
       (.C(clk),
        .CE(qspo_ce),
        .D(g0_b1_n_0),
        .Q(qspo[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[2] 
       (.C(clk),
        .CE(qspo_ce),
        .D(g0_b2_n_0),
        .Q(qspo[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[3] 
       (.C(clk),
        .CE(qspo_ce),
        .D(g0_b3_n_0),
        .Q(qspo[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[4] 
       (.C(clk),
        .CE(qspo_ce),
        .D(g0_b4_n_0),
        .Q(qspo[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[5] 
       (.C(clk),
        .CE(qspo_ce),
        .D(g0_b5_n_0),
        .Q(qspo[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[7] 
       (.C(clk),
        .CE(qspo_ce),
        .D(g0_b7_n_0),
        .Q(qspo[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[8] 
       (.C(clk),
        .CE(qspo_ce),
        .D(g0_b8_n_0),
        .Q(qspo[7]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "rom" *) 
module design_1_awgn_inv_mapping_0_0_rom__parameterized1_742
   (qspo,
    a,
    qspo_ce,
    clk);
  output [7:0]qspo;
  input [3:0]a;
  input qspo_ce;
  input clk;

  wire [3:0]a;
  wire clk;
  wire g0_b0_n_0;
  wire g0_b1_n_0;
  wire g0_b2_n_0;
  wire g0_b3_n_0;
  wire g0_b4_n_0;
  wire g0_b5_n_0;
  wire g0_b7_n_0;
  wire g0_b8_n_0;
  wire [7:0]qspo;
  wire qspo_ce;

  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT4 #(
    .INIT(16'h4C7D)) 
    g0_b0
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[2]),
        .I3(a[3]),
        .O(g0_b0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT4 #(
    .INIT(16'h9027)) 
    g0_b1
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[2]),
        .I3(a[3]),
        .O(g0_b1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT4 #(
    .INIT(16'hB541)) 
    g0_b2
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[2]),
        .I3(a[3]),
        .O(g0_b2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT4 #(
    .INIT(16'h7329)) 
    g0_b3
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[2]),
        .I3(a[3]),
        .O(g0_b3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT4 #(
    .INIT(16'hF0E5)) 
    g0_b4
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[2]),
        .I3(a[3]),
        .O(g0_b4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT4 #(
    .INIT(16'h0FE3)) 
    g0_b5
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[2]),
        .I3(a[3]),
        .O(g0_b5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT4 #(
    .INIT(16'hFFE0)) 
    g0_b7
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[2]),
        .I3(a[3]),
        .O(g0_b7_n_0));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT4 #(
    .INIT(16'h001F)) 
    g0_b8
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[2]),
        .I3(a[3]),
        .O(g0_b8_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[0] 
       (.C(clk),
        .CE(qspo_ce),
        .D(g0_b0_n_0),
        .Q(qspo[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[1] 
       (.C(clk),
        .CE(qspo_ce),
        .D(g0_b1_n_0),
        .Q(qspo[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[2] 
       (.C(clk),
        .CE(qspo_ce),
        .D(g0_b2_n_0),
        .Q(qspo[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[3] 
       (.C(clk),
        .CE(qspo_ce),
        .D(g0_b3_n_0),
        .Q(qspo[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[4] 
       (.C(clk),
        .CE(qspo_ce),
        .D(g0_b4_n_0),
        .Q(qspo[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[5] 
       (.C(clk),
        .CE(qspo_ce),
        .D(g0_b5_n_0),
        .Q(qspo[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[7] 
       (.C(clk),
        .CE(qspo_ce),
        .D(g0_b7_n_0),
        .Q(qspo[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[8] 
       (.C(clk),
        .CE(qspo_ce),
        .D(g0_b8_n_0),
        .Q(qspo[7]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "rom" *) 
module design_1_awgn_inv_mapping_0_0_rom__parameterized3
   (qspo,
    a,
    qspo_ce,
    clk);
  output [8:0]qspo;
  input [3:0]a;
  input qspo_ce;
  input clk;

  wire [3:0]a;
  wire clk;
  wire [8:0]qspo;
  wire qspo_ce;
  wire \qspo_int[0]_i_1_n_0 ;
  wire \qspo_int[1]_i_1_n_0 ;
  wire \qspo_int[2]_i_1_n_0 ;
  wire \qspo_int[3]_i_1_n_0 ;
  wire \qspo_int[4]_i_1_n_0 ;
  wire \qspo_int[5]_i_1_n_0 ;
  wire \qspo_int[6]_i_1_n_0 ;
  wire \qspo_int[7]_i_1_n_0 ;

  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT4 #(
    .INIT(16'h3428)) 
    \qspo_int[0]_i_1 
       (.I0(a[0]),
        .I1(a[3]),
        .I2(a[2]),
        .I3(a[1]),
        .O(\qspo_int[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT4 #(
    .INIT(16'h889C)) 
    \qspo_int[1]_i_1 
       (.I0(a[0]),
        .I1(a[3]),
        .I2(a[2]),
        .I3(a[1]),
        .O(\qspo_int[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT4 #(
    .INIT(16'h9B54)) 
    \qspo_int[2]_i_1 
       (.I0(a[0]),
        .I1(a[3]),
        .I2(a[2]),
        .I3(a[1]),
        .O(\qspo_int[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT4 #(
    .INIT(16'h853E)) 
    \qspo_int[3]_i_1 
       (.I0(a[0]),
        .I1(a[3]),
        .I2(a[2]),
        .I3(a[1]),
        .O(\qspo_int[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT4 #(
    .INIT(16'h7F30)) 
    \qspo_int[4]_i_1 
       (.I0(a[0]),
        .I1(a[2]),
        .I2(a[1]),
        .I3(a[3]),
        .O(\qspo_int[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT4 #(
    .INIT(16'hFF10)) 
    \qspo_int[5]_i_1 
       (.I0(a[2]),
        .I1(a[1]),
        .I2(a[0]),
        .I3(a[3]),
        .O(\qspo_int[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT4 #(
    .INIT(16'h00FE)) 
    \qspo_int[6]_i_1 
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[2]),
        .I3(a[3]),
        .O(\qspo_int[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \qspo_int[7]_i_1 
       (.I0(a[3]),
        .I1(a[1]),
        .I2(a[2]),
        .I3(a[0]),
        .O(\qspo_int[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[0] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[0]_i_1_n_0 ),
        .Q(qspo[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[1] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[1]_i_1_n_0 ),
        .Q(qspo[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[2] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[2]_i_1_n_0 ),
        .Q(qspo[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[3] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[3]_i_1_n_0 ),
        .Q(qspo[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[4] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[4]_i_1_n_0 ),
        .Q(qspo[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[5] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[5]_i_1_n_0 ),
        .Q(qspo[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[6] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[6]_i_1_n_0 ),
        .Q(qspo[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[7] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[7]_i_1_n_0 ),
        .Q(qspo[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[8] 
       (.C(clk),
        .CE(qspo_ce),
        .D(1'b1),
        .Q(qspo[8]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "rom" *) 
module design_1_awgn_inv_mapping_0_0_rom__parameterized3_269
   (qspo,
    a,
    qspo_ce,
    clk);
  output [8:0]qspo;
  input [3:0]a;
  input qspo_ce;
  input clk;

  wire [3:0]a;
  wire clk;
  wire [8:0]qspo;
  wire qspo_ce;
  wire \qspo_int[0]_i_1_n_0 ;
  wire \qspo_int[1]_i_1_n_0 ;
  wire \qspo_int[2]_i_1_n_0 ;
  wire \qspo_int[3]_i_1_n_0 ;
  wire \qspo_int[4]_i_1_n_0 ;
  wire \qspo_int[5]_i_1_n_0 ;
  wire \qspo_int[6]_i_1_n_0 ;
  wire \qspo_int[7]_i_1_n_0 ;

  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT4 #(
    .INIT(16'h3428)) 
    \qspo_int[0]_i_1 
       (.I0(a[0]),
        .I1(a[3]),
        .I2(a[2]),
        .I3(a[1]),
        .O(\qspo_int[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT4 #(
    .INIT(16'h889C)) 
    \qspo_int[1]_i_1 
       (.I0(a[0]),
        .I1(a[3]),
        .I2(a[2]),
        .I3(a[1]),
        .O(\qspo_int[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT4 #(
    .INIT(16'h9B54)) 
    \qspo_int[2]_i_1 
       (.I0(a[0]),
        .I1(a[3]),
        .I2(a[2]),
        .I3(a[1]),
        .O(\qspo_int[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT4 #(
    .INIT(16'h853E)) 
    \qspo_int[3]_i_1 
       (.I0(a[0]),
        .I1(a[3]),
        .I2(a[2]),
        .I3(a[1]),
        .O(\qspo_int[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT4 #(
    .INIT(16'h7F30)) 
    \qspo_int[4]_i_1 
       (.I0(a[0]),
        .I1(a[2]),
        .I2(a[1]),
        .I3(a[3]),
        .O(\qspo_int[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT4 #(
    .INIT(16'hFF10)) 
    \qspo_int[5]_i_1 
       (.I0(a[2]),
        .I1(a[1]),
        .I2(a[0]),
        .I3(a[3]),
        .O(\qspo_int[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT4 #(
    .INIT(16'h00FE)) 
    \qspo_int[6]_i_1 
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[2]),
        .I3(a[3]),
        .O(\qspo_int[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \qspo_int[7]_i_1 
       (.I0(a[3]),
        .I1(a[1]),
        .I2(a[2]),
        .I3(a[0]),
        .O(\qspo_int[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[0] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[0]_i_1_n_0 ),
        .Q(qspo[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[1] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[1]_i_1_n_0 ),
        .Q(qspo[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[2] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[2]_i_1_n_0 ),
        .Q(qspo[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[3] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[3]_i_1_n_0 ),
        .Q(qspo[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[4] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[4]_i_1_n_0 ),
        .Q(qspo[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[5] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[5]_i_1_n_0 ),
        .Q(qspo[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[6] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[6]_i_1_n_0 ),
        .Q(qspo[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[7] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[7]_i_1_n_0 ),
        .Q(qspo[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[8] 
       (.C(clk),
        .CE(qspo_ce),
        .D(1'b1),
        .Q(qspo[8]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "rom" *) 
module design_1_awgn_inv_mapping_0_0_rom__parameterized3_505
   (qspo,
    a,
    qspo_ce,
    clk);
  output [8:0]qspo;
  input [3:0]a;
  input qspo_ce;
  input clk;

  wire [3:0]a;
  wire clk;
  wire [8:0]qspo;
  wire qspo_ce;
  wire \qspo_int[0]_i_1_n_0 ;
  wire \qspo_int[1]_i_1_n_0 ;
  wire \qspo_int[2]_i_1_n_0 ;
  wire \qspo_int[3]_i_1_n_0 ;
  wire \qspo_int[4]_i_1_n_0 ;
  wire \qspo_int[5]_i_1_n_0 ;
  wire \qspo_int[6]_i_1_n_0 ;
  wire \qspo_int[7]_i_1_n_0 ;

  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT4 #(
    .INIT(16'h3428)) 
    \qspo_int[0]_i_1 
       (.I0(a[0]),
        .I1(a[3]),
        .I2(a[2]),
        .I3(a[1]),
        .O(\qspo_int[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT4 #(
    .INIT(16'h889C)) 
    \qspo_int[1]_i_1 
       (.I0(a[0]),
        .I1(a[3]),
        .I2(a[2]),
        .I3(a[1]),
        .O(\qspo_int[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT4 #(
    .INIT(16'h9B54)) 
    \qspo_int[2]_i_1 
       (.I0(a[0]),
        .I1(a[3]),
        .I2(a[2]),
        .I3(a[1]),
        .O(\qspo_int[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT4 #(
    .INIT(16'h853E)) 
    \qspo_int[3]_i_1 
       (.I0(a[0]),
        .I1(a[3]),
        .I2(a[2]),
        .I3(a[1]),
        .O(\qspo_int[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT4 #(
    .INIT(16'h7F30)) 
    \qspo_int[4]_i_1 
       (.I0(a[0]),
        .I1(a[2]),
        .I2(a[1]),
        .I3(a[3]),
        .O(\qspo_int[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT4 #(
    .INIT(16'hFF10)) 
    \qspo_int[5]_i_1 
       (.I0(a[2]),
        .I1(a[1]),
        .I2(a[0]),
        .I3(a[3]),
        .O(\qspo_int[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT4 #(
    .INIT(16'h00FE)) 
    \qspo_int[6]_i_1 
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[2]),
        .I3(a[3]),
        .O(\qspo_int[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \qspo_int[7]_i_1 
       (.I0(a[3]),
        .I1(a[1]),
        .I2(a[2]),
        .I3(a[0]),
        .O(\qspo_int[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[0] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[0]_i_1_n_0 ),
        .Q(qspo[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[1] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[1]_i_1_n_0 ),
        .Q(qspo[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[2] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[2]_i_1_n_0 ),
        .Q(qspo[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[3] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[3]_i_1_n_0 ),
        .Q(qspo[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[4] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[4]_i_1_n_0 ),
        .Q(qspo[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[5] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[5]_i_1_n_0 ),
        .Q(qspo[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[6] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[6]_i_1_n_0 ),
        .Q(qspo[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[7] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[7]_i_1_n_0 ),
        .Q(qspo[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[8] 
       (.C(clk),
        .CE(qspo_ce),
        .D(1'b1),
        .Q(qspo[8]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "rom" *) 
module design_1_awgn_inv_mapping_0_0_rom__parameterized3_740
   (qspo,
    a,
    qspo_ce,
    clk);
  output [8:0]qspo;
  input [3:0]a;
  input qspo_ce;
  input clk;

  wire [3:0]a;
  wire clk;
  wire [8:0]qspo;
  wire qspo_ce;
  wire \qspo_int[0]_i_1_n_0 ;
  wire \qspo_int[1]_i_1_n_0 ;
  wire \qspo_int[2]_i_1_n_0 ;
  wire \qspo_int[3]_i_1_n_0 ;
  wire \qspo_int[4]_i_1_n_0 ;
  wire \qspo_int[5]_i_1_n_0 ;
  wire \qspo_int[6]_i_1_n_0 ;
  wire \qspo_int[7]_i_1_n_0 ;

  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT4 #(
    .INIT(16'h3428)) 
    \qspo_int[0]_i_1 
       (.I0(a[0]),
        .I1(a[3]),
        .I2(a[2]),
        .I3(a[1]),
        .O(\qspo_int[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT4 #(
    .INIT(16'h889C)) 
    \qspo_int[1]_i_1 
       (.I0(a[0]),
        .I1(a[3]),
        .I2(a[2]),
        .I3(a[1]),
        .O(\qspo_int[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT4 #(
    .INIT(16'h9B54)) 
    \qspo_int[2]_i_1 
       (.I0(a[0]),
        .I1(a[3]),
        .I2(a[2]),
        .I3(a[1]),
        .O(\qspo_int[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT4 #(
    .INIT(16'h853E)) 
    \qspo_int[3]_i_1 
       (.I0(a[0]),
        .I1(a[3]),
        .I2(a[2]),
        .I3(a[1]),
        .O(\qspo_int[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT4 #(
    .INIT(16'h7F30)) 
    \qspo_int[4]_i_1 
       (.I0(a[0]),
        .I1(a[2]),
        .I2(a[1]),
        .I3(a[3]),
        .O(\qspo_int[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT4 #(
    .INIT(16'hFF10)) 
    \qspo_int[5]_i_1 
       (.I0(a[2]),
        .I1(a[1]),
        .I2(a[0]),
        .I3(a[3]),
        .O(\qspo_int[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT4 #(
    .INIT(16'h00FE)) 
    \qspo_int[6]_i_1 
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[2]),
        .I3(a[3]),
        .O(\qspo_int[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \qspo_int[7]_i_1 
       (.I0(a[3]),
        .I1(a[1]),
        .I2(a[2]),
        .I3(a[0]),
        .O(\qspo_int[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[0] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[0]_i_1_n_0 ),
        .Q(qspo[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[1] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[1]_i_1_n_0 ),
        .Q(qspo[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[2] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[2]_i_1_n_0 ),
        .Q(qspo[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[3] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[3]_i_1_n_0 ),
        .Q(qspo[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[4] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[4]_i_1_n_0 ),
        .Q(qspo[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[5] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[5]_i_1_n_0 ),
        .Q(qspo[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[6] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[6]_i_1_n_0 ),
        .Q(qspo[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[7] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[7]_i_1_n_0 ),
        .Q(qspo[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[8] 
       (.C(clk),
        .CE(qspo_ce),
        .D(1'b1),
        .Q(qspo[8]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "rom" *) 
module design_1_awgn_inv_mapping_0_0_rom__parameterized5
   (qspo,
    a,
    qspo_ce,
    clk);
  output [8:0]qspo;
  input [3:0]a;
  input qspo_ce;
  input clk;

  wire [3:0]a;
  wire clk;
  wire [8:0]qspo;
  wire qspo_ce;
  wire \qspo_int[0]_i_1_n_0 ;
  wire \qspo_int[1]_i_1_n_0 ;
  wire \qspo_int[2]_i_1_n_0 ;
  wire \qspo_int[3]_i_1_n_0 ;
  wire \qspo_int[4]_i_1_n_0 ;
  wire \qspo_int[5]_i_1_n_0 ;
  wire \qspo_int[7]_i_1_n_0 ;

  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT4 #(
    .INIT(16'h7439)) 
    \qspo_int[0]_i_1 
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[3]),
        .I3(a[2]),
        .O(\qspo_int[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT4 #(
    .INIT(16'hD853)) 
    \qspo_int[1]_i_1 
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[3]),
        .I3(a[2]),
        .O(\qspo_int[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT4 #(
    .INIT(16'h10DD)) 
    \qspo_int[2]_i_1 
       (.I0(a[0]),
        .I1(a[3]),
        .I2(a[2]),
        .I3(a[1]),
        .O(\qspo_int[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT4 #(
    .INIT(16'h03F4)) 
    \qspo_int[3]_i_1 
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[3]),
        .I3(a[2]),
        .O(\qspo_int[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT4 #(
    .INIT(16'hF0FB)) 
    \qspo_int[4]_i_1 
       (.I0(a[1]),
        .I1(a[0]),
        .I2(a[3]),
        .I3(a[2]),
        .O(\qspo_int[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'hCD)) 
    \qspo_int[5]_i_1 
       (.I0(a[1]),
        .I1(a[3]),
        .I2(a[2]),
        .O(\qspo_int[5]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \qspo_int[7]_i_1 
       (.I0(a[3]),
        .O(\qspo_int[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[0] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[0]_i_1_n_0 ),
        .Q(qspo[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[1] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[1]_i_1_n_0 ),
        .Q(qspo[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[2] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[2]_i_1_n_0 ),
        .Q(qspo[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[3] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[3]_i_1_n_0 ),
        .Q(qspo[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[4] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[4]_i_1_n_0 ),
        .Q(qspo[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[5] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[5]_i_1_n_0 ),
        .Q(qspo[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[6] 
       (.C(clk),
        .CE(qspo_ce),
        .D(a[3]),
        .Q(qspo[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[7] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[7]_i_1_n_0 ),
        .Q(qspo[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[8] 
       (.C(clk),
        .CE(qspo_ce),
        .D(1'b1),
        .Q(qspo[8]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "rom" *) 
module design_1_awgn_inv_mapping_0_0_rom__parameterized5_267
   (qspo,
    a,
    qspo_ce,
    clk);
  output [8:0]qspo;
  input [3:0]a;
  input qspo_ce;
  input clk;

  wire [3:0]a;
  wire clk;
  wire [8:0]qspo;
  wire qspo_ce;
  wire \qspo_int[0]_i_1_n_0 ;
  wire \qspo_int[1]_i_1_n_0 ;
  wire \qspo_int[2]_i_1_n_0 ;
  wire \qspo_int[3]_i_1_n_0 ;
  wire \qspo_int[4]_i_1_n_0 ;
  wire \qspo_int[5]_i_1_n_0 ;
  wire \qspo_int[7]_i_1_n_0 ;

  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT4 #(
    .INIT(16'h7439)) 
    \qspo_int[0]_i_1 
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[3]),
        .I3(a[2]),
        .O(\qspo_int[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT4 #(
    .INIT(16'hD853)) 
    \qspo_int[1]_i_1 
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[3]),
        .I3(a[2]),
        .O(\qspo_int[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT4 #(
    .INIT(16'h10DD)) 
    \qspo_int[2]_i_1 
       (.I0(a[0]),
        .I1(a[3]),
        .I2(a[2]),
        .I3(a[1]),
        .O(\qspo_int[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT4 #(
    .INIT(16'h03F4)) 
    \qspo_int[3]_i_1 
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[3]),
        .I3(a[2]),
        .O(\qspo_int[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT4 #(
    .INIT(16'hF0FB)) 
    \qspo_int[4]_i_1 
       (.I0(a[1]),
        .I1(a[0]),
        .I2(a[3]),
        .I3(a[2]),
        .O(\qspo_int[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'hCD)) 
    \qspo_int[5]_i_1 
       (.I0(a[1]),
        .I1(a[3]),
        .I2(a[2]),
        .O(\qspo_int[5]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \qspo_int[7]_i_1 
       (.I0(a[3]),
        .O(\qspo_int[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[0] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[0]_i_1_n_0 ),
        .Q(qspo[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[1] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[1]_i_1_n_0 ),
        .Q(qspo[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[2] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[2]_i_1_n_0 ),
        .Q(qspo[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[3] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[3]_i_1_n_0 ),
        .Q(qspo[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[4] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[4]_i_1_n_0 ),
        .Q(qspo[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[5] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[5]_i_1_n_0 ),
        .Q(qspo[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[6] 
       (.C(clk),
        .CE(qspo_ce),
        .D(a[3]),
        .Q(qspo[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[7] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[7]_i_1_n_0 ),
        .Q(qspo[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[8] 
       (.C(clk),
        .CE(qspo_ce),
        .D(1'b1),
        .Q(qspo[8]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "rom" *) 
module design_1_awgn_inv_mapping_0_0_rom__parameterized5_503
   (qspo,
    a,
    qspo_ce,
    clk);
  output [8:0]qspo;
  input [3:0]a;
  input qspo_ce;
  input clk;

  wire [3:0]a;
  wire clk;
  wire [8:0]qspo;
  wire qspo_ce;
  wire \qspo_int[0]_i_1_n_0 ;
  wire \qspo_int[1]_i_1_n_0 ;
  wire \qspo_int[2]_i_1_n_0 ;
  wire \qspo_int[3]_i_1_n_0 ;
  wire \qspo_int[4]_i_1_n_0 ;
  wire \qspo_int[5]_i_1_n_0 ;
  wire \qspo_int[7]_i_1_n_0 ;

  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT4 #(
    .INIT(16'h7439)) 
    \qspo_int[0]_i_1 
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[3]),
        .I3(a[2]),
        .O(\qspo_int[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT4 #(
    .INIT(16'hD853)) 
    \qspo_int[1]_i_1 
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[3]),
        .I3(a[2]),
        .O(\qspo_int[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT4 #(
    .INIT(16'h10DD)) 
    \qspo_int[2]_i_1 
       (.I0(a[0]),
        .I1(a[3]),
        .I2(a[2]),
        .I3(a[1]),
        .O(\qspo_int[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT4 #(
    .INIT(16'h03F4)) 
    \qspo_int[3]_i_1 
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[3]),
        .I3(a[2]),
        .O(\qspo_int[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT4 #(
    .INIT(16'hF0FB)) 
    \qspo_int[4]_i_1 
       (.I0(a[1]),
        .I1(a[0]),
        .I2(a[3]),
        .I3(a[2]),
        .O(\qspo_int[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'hCD)) 
    \qspo_int[5]_i_1 
       (.I0(a[1]),
        .I1(a[3]),
        .I2(a[2]),
        .O(\qspo_int[5]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \qspo_int[7]_i_1 
       (.I0(a[3]),
        .O(\qspo_int[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[0] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[0]_i_1_n_0 ),
        .Q(qspo[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[1] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[1]_i_1_n_0 ),
        .Q(qspo[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[2] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[2]_i_1_n_0 ),
        .Q(qspo[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[3] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[3]_i_1_n_0 ),
        .Q(qspo[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[4] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[4]_i_1_n_0 ),
        .Q(qspo[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[5] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[5]_i_1_n_0 ),
        .Q(qspo[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[6] 
       (.C(clk),
        .CE(qspo_ce),
        .D(a[3]),
        .Q(qspo[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[7] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[7]_i_1_n_0 ),
        .Q(qspo[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[8] 
       (.C(clk),
        .CE(qspo_ce),
        .D(1'b1),
        .Q(qspo[8]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "rom" *) 
module design_1_awgn_inv_mapping_0_0_rom__parameterized5_738
   (qspo,
    a,
    qspo_ce,
    clk);
  output [8:0]qspo;
  input [3:0]a;
  input qspo_ce;
  input clk;

  wire [3:0]a;
  wire clk;
  wire [8:0]qspo;
  wire qspo_ce;
  wire \qspo_int[0]_i_1_n_0 ;
  wire \qspo_int[1]_i_1_n_0 ;
  wire \qspo_int[2]_i_1_n_0 ;
  wire \qspo_int[3]_i_1_n_0 ;
  wire \qspo_int[4]_i_1_n_0 ;
  wire \qspo_int[5]_i_1_n_0 ;
  wire \qspo_int[7]_i_1_n_0 ;

  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT4 #(
    .INIT(16'h7439)) 
    \qspo_int[0]_i_1 
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[3]),
        .I3(a[2]),
        .O(\qspo_int[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT4 #(
    .INIT(16'hD853)) 
    \qspo_int[1]_i_1 
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[3]),
        .I3(a[2]),
        .O(\qspo_int[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT4 #(
    .INIT(16'h10DD)) 
    \qspo_int[2]_i_1 
       (.I0(a[0]),
        .I1(a[3]),
        .I2(a[2]),
        .I3(a[1]),
        .O(\qspo_int[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT4 #(
    .INIT(16'h03F4)) 
    \qspo_int[3]_i_1 
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[3]),
        .I3(a[2]),
        .O(\qspo_int[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT4 #(
    .INIT(16'hF0FB)) 
    \qspo_int[4]_i_1 
       (.I0(a[1]),
        .I1(a[0]),
        .I2(a[3]),
        .I3(a[2]),
        .O(\qspo_int[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'hCD)) 
    \qspo_int[5]_i_1 
       (.I0(a[1]),
        .I1(a[3]),
        .I2(a[2]),
        .O(\qspo_int[5]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \qspo_int[7]_i_1 
       (.I0(a[3]),
        .O(\qspo_int[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[0] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[0]_i_1_n_0 ),
        .Q(qspo[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[1] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[1]_i_1_n_0 ),
        .Q(qspo[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[2] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[2]_i_1_n_0 ),
        .Q(qspo[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[3] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[3]_i_1_n_0 ),
        .Q(qspo[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[4] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[4]_i_1_n_0 ),
        .Q(qspo[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[5] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[5]_i_1_n_0 ),
        .Q(qspo[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[6] 
       (.C(clk),
        .CE(qspo_ce),
        .D(a[3]),
        .Q(qspo[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[7] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[7]_i_1_n_0 ),
        .Q(qspo[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[8] 
       (.C(clk),
        .CE(qspo_ce),
        .D(1'b1),
        .Q(qspo[8]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "rom" *) 
module design_1_awgn_inv_mapping_0_0_rom__parameterized7
   (qspo,
    a,
    qspo_ce,
    clk);
  output [7:0]qspo;
  input [3:0]a;
  input qspo_ce;
  input clk;

  wire [3:0]a;
  wire clk;
  wire [7:0]qspo;
  wire qspo_ce;
  wire \qspo_int[0]_i_1_n_0 ;
  wire \qspo_int[1]_i_1_n_0 ;
  wire \qspo_int[2]_i_1_n_0 ;
  wire \qspo_int[3]_i_1_n_0 ;
  wire \qspo_int[4]_i_1_n_0 ;
  wire \qspo_int[5]_i_1_n_0 ;
  wire \qspo_int[6]_i_1_n_0 ;

  LUT4 #(
    .INIT(16'h9A84)) 
    \qspo_int[0]_i_1 
       (.I0(a[1]),
        .I1(a[0]),
        .I2(a[3]),
        .I3(a[2]),
        .O(\qspo_int[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT4 #(
    .INIT(16'hD738)) 
    \qspo_int[1]_i_1 
       (.I0(a[1]),
        .I1(a[0]),
        .I2(a[3]),
        .I3(a[2]),
        .O(\qspo_int[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT4 #(
    .INIT(16'h37B4)) 
    \qspo_int[2]_i_1 
       (.I0(a[2]),
        .I1(a[1]),
        .I2(a[3]),
        .I3(a[0]),
        .O(\qspo_int[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT4 #(
    .INIT(16'hFE03)) 
    \qspo_int[3]_i_1 
       (.I0(a[1]),
        .I1(a[0]),
        .I2(a[3]),
        .I3(a[2]),
        .O(\qspo_int[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT4 #(
    .INIT(16'h0EF4)) 
    \qspo_int[4]_i_1 
       (.I0(a[1]),
        .I1(a[0]),
        .I2(a[3]),
        .I3(a[2]),
        .O(\qspo_int[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT4 #(
    .INIT(16'hFEF1)) 
    \qspo_int[5]_i_1 
       (.I0(a[1]),
        .I1(a[0]),
        .I2(a[3]),
        .I3(a[2]),
        .O(\qspo_int[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT4 #(
    .INIT(16'h0037)) 
    \qspo_int[6]_i_1 
       (.I0(a[1]),
        .I1(a[2]),
        .I2(a[0]),
        .I3(a[3]),
        .O(\qspo_int[6]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[0] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[0]_i_1_n_0 ),
        .Q(qspo[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[1] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[1]_i_1_n_0 ),
        .Q(qspo[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[2] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[2]_i_1_n_0 ),
        .Q(qspo[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[3] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[3]_i_1_n_0 ),
        .Q(qspo[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[4] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[4]_i_1_n_0 ),
        .Q(qspo[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[5] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[5]_i_1_n_0 ),
        .Q(qspo[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[6] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[6]_i_1_n_0 ),
        .Q(qspo[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[8] 
       (.C(clk),
        .CE(qspo_ce),
        .D(1'b1),
        .Q(qspo[7]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "rom" *) 
module design_1_awgn_inv_mapping_0_0_rom__parameterized7_265
   (qspo,
    a,
    qspo_ce,
    clk);
  output [7:0]qspo;
  input [3:0]a;
  input qspo_ce;
  input clk;

  wire [3:0]a;
  wire clk;
  wire [7:0]qspo;
  wire qspo_ce;
  wire \qspo_int[0]_i_1_n_0 ;
  wire \qspo_int[1]_i_1_n_0 ;
  wire \qspo_int[2]_i_1_n_0 ;
  wire \qspo_int[3]_i_1_n_0 ;
  wire \qspo_int[4]_i_1_n_0 ;
  wire \qspo_int[5]_i_1_n_0 ;
  wire \qspo_int[6]_i_1_n_0 ;

  LUT4 #(
    .INIT(16'h9A84)) 
    \qspo_int[0]_i_1 
       (.I0(a[1]),
        .I1(a[0]),
        .I2(a[3]),
        .I3(a[2]),
        .O(\qspo_int[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT4 #(
    .INIT(16'hD738)) 
    \qspo_int[1]_i_1 
       (.I0(a[1]),
        .I1(a[0]),
        .I2(a[3]),
        .I3(a[2]),
        .O(\qspo_int[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT4 #(
    .INIT(16'h37B4)) 
    \qspo_int[2]_i_1 
       (.I0(a[2]),
        .I1(a[1]),
        .I2(a[3]),
        .I3(a[0]),
        .O(\qspo_int[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT4 #(
    .INIT(16'hFE03)) 
    \qspo_int[3]_i_1 
       (.I0(a[1]),
        .I1(a[0]),
        .I2(a[3]),
        .I3(a[2]),
        .O(\qspo_int[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT4 #(
    .INIT(16'h0EF4)) 
    \qspo_int[4]_i_1 
       (.I0(a[1]),
        .I1(a[0]),
        .I2(a[3]),
        .I3(a[2]),
        .O(\qspo_int[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT4 #(
    .INIT(16'hFEF1)) 
    \qspo_int[5]_i_1 
       (.I0(a[1]),
        .I1(a[0]),
        .I2(a[3]),
        .I3(a[2]),
        .O(\qspo_int[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT4 #(
    .INIT(16'h0037)) 
    \qspo_int[6]_i_1 
       (.I0(a[1]),
        .I1(a[2]),
        .I2(a[0]),
        .I3(a[3]),
        .O(\qspo_int[6]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[0] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[0]_i_1_n_0 ),
        .Q(qspo[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[1] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[1]_i_1_n_0 ),
        .Q(qspo[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[2] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[2]_i_1_n_0 ),
        .Q(qspo[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[3] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[3]_i_1_n_0 ),
        .Q(qspo[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[4] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[4]_i_1_n_0 ),
        .Q(qspo[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[5] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[5]_i_1_n_0 ),
        .Q(qspo[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[6] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[6]_i_1_n_0 ),
        .Q(qspo[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[8] 
       (.C(clk),
        .CE(qspo_ce),
        .D(1'b1),
        .Q(qspo[7]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "rom" *) 
module design_1_awgn_inv_mapping_0_0_rom__parameterized7_501
   (qspo,
    a,
    qspo_ce,
    clk);
  output [7:0]qspo;
  input [3:0]a;
  input qspo_ce;
  input clk;

  wire [3:0]a;
  wire clk;
  wire [7:0]qspo;
  wire qspo_ce;
  wire \qspo_int[0]_i_1_n_0 ;
  wire \qspo_int[1]_i_1_n_0 ;
  wire \qspo_int[2]_i_1_n_0 ;
  wire \qspo_int[3]_i_1_n_0 ;
  wire \qspo_int[4]_i_1_n_0 ;
  wire \qspo_int[5]_i_1_n_0 ;
  wire \qspo_int[6]_i_1_n_0 ;

  LUT4 #(
    .INIT(16'h9A84)) 
    \qspo_int[0]_i_1 
       (.I0(a[1]),
        .I1(a[0]),
        .I2(a[3]),
        .I3(a[2]),
        .O(\qspo_int[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT4 #(
    .INIT(16'hD738)) 
    \qspo_int[1]_i_1 
       (.I0(a[1]),
        .I1(a[0]),
        .I2(a[3]),
        .I3(a[2]),
        .O(\qspo_int[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT4 #(
    .INIT(16'h37B4)) 
    \qspo_int[2]_i_1 
       (.I0(a[2]),
        .I1(a[1]),
        .I2(a[3]),
        .I3(a[0]),
        .O(\qspo_int[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT4 #(
    .INIT(16'hFE03)) 
    \qspo_int[3]_i_1 
       (.I0(a[1]),
        .I1(a[0]),
        .I2(a[3]),
        .I3(a[2]),
        .O(\qspo_int[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT4 #(
    .INIT(16'h0EF4)) 
    \qspo_int[4]_i_1 
       (.I0(a[1]),
        .I1(a[0]),
        .I2(a[3]),
        .I3(a[2]),
        .O(\qspo_int[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT4 #(
    .INIT(16'hFEF1)) 
    \qspo_int[5]_i_1 
       (.I0(a[1]),
        .I1(a[0]),
        .I2(a[3]),
        .I3(a[2]),
        .O(\qspo_int[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT4 #(
    .INIT(16'h0037)) 
    \qspo_int[6]_i_1 
       (.I0(a[1]),
        .I1(a[2]),
        .I2(a[0]),
        .I3(a[3]),
        .O(\qspo_int[6]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[0] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[0]_i_1_n_0 ),
        .Q(qspo[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[1] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[1]_i_1_n_0 ),
        .Q(qspo[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[2] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[2]_i_1_n_0 ),
        .Q(qspo[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[3] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[3]_i_1_n_0 ),
        .Q(qspo[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[4] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[4]_i_1_n_0 ),
        .Q(qspo[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[5] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[5]_i_1_n_0 ),
        .Q(qspo[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[6] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[6]_i_1_n_0 ),
        .Q(qspo[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[8] 
       (.C(clk),
        .CE(qspo_ce),
        .D(1'b1),
        .Q(qspo[7]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "rom" *) 
module design_1_awgn_inv_mapping_0_0_rom__parameterized7_736
   (qspo,
    a,
    qspo_ce,
    clk);
  output [7:0]qspo;
  input [3:0]a;
  input qspo_ce;
  input clk;

  wire [3:0]a;
  wire clk;
  wire [7:0]qspo;
  wire qspo_ce;
  wire \qspo_int[0]_i_1_n_0 ;
  wire \qspo_int[1]_i_1_n_0 ;
  wire \qspo_int[2]_i_1_n_0 ;
  wire \qspo_int[3]_i_1_n_0 ;
  wire \qspo_int[4]_i_1_n_0 ;
  wire \qspo_int[5]_i_1_n_0 ;
  wire \qspo_int[6]_i_1_n_0 ;

  LUT4 #(
    .INIT(16'h9A84)) 
    \qspo_int[0]_i_1 
       (.I0(a[1]),
        .I1(a[0]),
        .I2(a[3]),
        .I3(a[2]),
        .O(\qspo_int[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT4 #(
    .INIT(16'hD738)) 
    \qspo_int[1]_i_1 
       (.I0(a[1]),
        .I1(a[0]),
        .I2(a[3]),
        .I3(a[2]),
        .O(\qspo_int[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT4 #(
    .INIT(16'h37B4)) 
    \qspo_int[2]_i_1 
       (.I0(a[2]),
        .I1(a[1]),
        .I2(a[3]),
        .I3(a[0]),
        .O(\qspo_int[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT4 #(
    .INIT(16'hFE03)) 
    \qspo_int[3]_i_1 
       (.I0(a[1]),
        .I1(a[0]),
        .I2(a[3]),
        .I3(a[2]),
        .O(\qspo_int[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT4 #(
    .INIT(16'h0EF4)) 
    \qspo_int[4]_i_1 
       (.I0(a[1]),
        .I1(a[0]),
        .I2(a[3]),
        .I3(a[2]),
        .O(\qspo_int[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT4 #(
    .INIT(16'hFEF1)) 
    \qspo_int[5]_i_1 
       (.I0(a[1]),
        .I1(a[0]),
        .I2(a[3]),
        .I3(a[2]),
        .O(\qspo_int[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT4 #(
    .INIT(16'h0037)) 
    \qspo_int[6]_i_1 
       (.I0(a[1]),
        .I1(a[2]),
        .I2(a[0]),
        .I3(a[3]),
        .O(\qspo_int[6]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[0] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[0]_i_1_n_0 ),
        .Q(qspo[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[1] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[1]_i_1_n_0 ),
        .Q(qspo[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[2] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[2]_i_1_n_0 ),
        .Q(qspo[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[3] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[3]_i_1_n_0 ),
        .Q(qspo[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[4] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[4]_i_1_n_0 ),
        .Q(qspo[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[5] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[5]_i_1_n_0 ),
        .Q(qspo[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[6] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[6]_i_1_n_0 ),
        .Q(qspo[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[8] 
       (.C(clk),
        .CE(qspo_ce),
        .D(1'b1),
        .Q(qspo[7]),
        .R(1'b0));
endmodule
`pragma protect begin_protected
`pragma protect version = 1
`pragma protect encrypt_agent = "XILINX"
`pragma protect encrypt_agent_info = "Xilinx Encryption Tool 2015"
`pragma protect key_keyowner="Cadence Design Systems.", key_keyname="cds_rsa_key", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=64)
`pragma protect key_block
INaBf8vh5mCmDzf2yp77pxZAxQdyEQiT/vG2dEgvrFjseUnGc6ldwH4JvdnpZSpdf/ihioPyMNjl
u6ooyzv5TA==

`pragma protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`pragma protect key_block
S5XIZZtuFR/MZffuhwdnvE3H9oRWM4uXoaGZTa/Dyk62O+Wa0v41pjmZELCiR7uodZPFQfykZ6K9
2ZDMu8dB3afQRMs5lnd/53M1b9ke+MNEeZ/wzjUcsJghubnEAwzdWeW/0tlqST1WD9B/KCxYqwH5
Gj6IZTTFHAXcaVhnCT8=

`pragma protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
CM6IcdzP0PbD6yMSqylmi4JE2qpmxiNeI+prjGwJiD8e3Xsynu3PbGKJAOpOxtR1hT/3mpBcx1Rz
Fkz0QBh4wtE8fiziv1i+xi8T6cqC8ClamjrpZ//sn6dh7NvwSYik14MlwVuei4DZoZJZF63aoPUn
RXkQ13wtK+MkYKBcPVSZMFZmaCU6jMMBYclXzvRG1JqqZoa7mWFTeFZePUTXG7Wo12QaZ8GUi0AV
UIshoN25yn5e2Xr3FyuEtm5AvsZb+iLsgLeHBtKBnsVaHQphicgqwgwv6MQQF6ZNBgU/aACfibDS
3+n/mMMm8k1cj2bW6VCi7a+c8LmCf81NlJuLww==

`pragma protect key_keyowner="ATRENTA", key_keyname="ATR-SG-2015-RSA-3", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
ehl0CusS7+JNGq6HfhyaBMy68nccIdIGqixoEztEZfkCpXuUYsdqw6G9MIJdWdu0Ck2acV7K6IVg
rzb8/bNaDDVWp48kupToegTkOdwDkCejEqppido4BkJ+iEkjPniz+aJHlOlOwmauETy2hCMuuC57
oWDprzGWlsqbCjqzKrXmPYm6fNdcOa2DiOYstQaMFNbPU2ccrbLJAiYMHNDqtPNqWxKBsD67kiGf
2eOneDOmdmy7YkNsL+cx8MJc3BVUsYBrpAEsGyFMkmX8a8nYz8R/wlFQFGQAd/t5XrfxFNI58mj1
AHXbcAMhGKVq9YdKeU/vSXY/NwMqp12xJ1nUaw==

`pragma protect key_keyowner="Xilinx", key_keyname="xilinxt_2017_05", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
h/qRAwiPuqY/Zg/QWqbaYm8xWTi9SshYuPzyL0UME9ZDDF+C2CyGAugh9HzMdD0kZmT94TKmBgLR
dKP28nlE8VCCU5rvbjKxfn/wNtNKHCvZ1hns8CF7+pGuelhxGvXNmYKFw5co8+4grYFaDXeoZZR6
S5sjvhqtSVD3+qq4vYWRjT2Y/yes7L9dRsLq2D3iZ4xjgVHuIbOQLT/EUKW+9iYudT9Uy6YTwB+5
mSb0QK3YfZdGwZyXB4S3mdF9vNQHdW/rnACq3yngF+lprNkh3ooQKdGqtxtz8KSQxNZOAFE+koOw
h00o7AKpvDAp3uNguLvnNJH3rugOhh95b8Jatw==

`pragma protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`pragma protect key_block
TsA04vIYHDZne2CBj5bWCBFH4MtNoFDCn/3DNEi0BwutuUf+X+lD9kAO3kl352WHjQbF79Ssm+PT
fCYpODgWdxSVbzaHFpITxCQ4HcIJhUeW5PC5tw09Tand68D6eg84qRguH+llbb5jdGJkJeTCf+Mx
pupkkLiDvNyTYWe+nqw=

`pragma protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
rx9hgQkvaJJTJJcTjGFW1DrrWiT+xanrcMvFn0Z3KRXlZvf+SE7IQgGCiP7ZDA6T5z1Zv5nzS4h5
cVi+CvwC9UMZRWmLDAjzASJ2nx1g9BjbYe2vHAUmyurIiR6LSigTeM/9TlMv+fFwJbqwuH6FJ3/z
Vl4tIMk4NrqkMn/riOG87SjhesepM6kcQOBgDGzLTG14z3qeZG8OPzxgApfyubmX4qdD1oTgGm2u
Q4mQfFxEye6Jqkn4Rzjhifs/ieNYomHlK7R2/72QJj5j0WyYBIhvO+09izz299Z54ZP2ZXaRMfDT
lU4lQNqQU14PX9Yk9p7sy2PnK4vTwwF0CFIgSQ==

`pragma protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-PREC-RSA", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
E1KsoxuM5qNa/BfWiwqJ+mJa/PrWC1S6Td4PU0iyA/SMBGFZtas0bL9DPaIDG4eRTQbwbEnPF3xe
CmesUtELQaILClmYbfP5pG3cRApoq23S6GS8xnOHVUe5dzwySNutZG1X7HEdnR+CAoSmZlrbL9UG
6tt0HLm+NS76mskEkUUfgCH9T9q1+K2Pb290wYQLdBg+fE8u2c38GfjTztQRFyAWLSKpetPep7ih
vntfNysKyur/VDZWyKbV2oshXMz8kX3ymm+gqMz/bKAHeBtwiITYrruHvr4FdEakkCAeB8QiIYH4
KqkRBwcMku9yG/yDA3seadOfYBFTLnJGzbm/bw==

`pragma protect key_keyowner="Synplicity", key_keyname="SYNP15_1", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
S8BEufiHb+hRcTIpxg+Ohh5Z+2S0hYAg3HZ8ZTlo6qa3GG6FHjmNL7qpTL3/mpluctz1GNyn75v6
41VQXM8KTxGq5S4vJokmRMwmEqWvxgtyivqKpUlk/OejjgKr/tiTAmx+LdDmbUSzG3pAa+IK+h7S
p7wbaC9Ntk/9YQ9h6XNQUCxV1i/RQmesMrtRI46WioWl335bkLkIUVByuLV1Ik14Ufd7sqxPjF15
VaFYTVE22oiWGKWgaJtG6uI5St0asmwBqRfAAmllrlFpNO2Hdc3nsVSNoXEu+EMelwI/nlijkTsq
5WesoikZW69P51B8oL0iDjclZiA1ZxhkZZ5A3A==

`pragma protect data_method = "AES128-CBC"
`pragma protect encoding = (enctype = "BASE64", line_length = 76, bytes = 667792)
`pragma protect data_block
N1aw5Q8vCUfy4f2qC6JgHBzERmcVDG6TcxAxJFWE3fAe5mq5WKByGmRtsjdBr9LAfgwYyWaPjQXs
QpXNmWVLKy4Rl9Cj2YijuntPenod+XnUWNAD41nmqJQmWuoVHdqdtuViBc0TCx25JLPme2JFmbNF
4+ihu9KDavw61LE8hZw3wckT0NiJ3FpJRtkhkbUUZmvyiWPx2GhH4JAnuUffqYVTZ4m1R1W47iV5
RiM6mo6KJSae27YIymos96j14l137lwWUJDN7xKHpLKRtAbl14ury4lh1hhBYjJj1VHOMCkAXujb
dRxMfmsT4CBaIzp3hej05N8dk6pvr9Le4vTDKN6KQn1Ypy7wxZhOH7R+OeuzQmWAbjZ9zYyoZYMD
E6msH3orBOivJRl3cbiIJ3wCQigAaBeO4Bwn2+JVV/LR4sNSqJPj1Db0dJf2tfRwERH5pzA/NMFe
uO/ZkZRpMy+Bd+zxA2ArwJGscYa7+Ut2WuMRQfPDdiIWb3AKK8HcNuxJ/b1BwssjSxDTdAOssvjq
29SGVKkSWxLYf+9zFFTevoIEDSRwfZEi7Rw/z8w3VH9u4WtSG4sBbR2SKB/4Hgr385j9tfjMURVN
tmJ9/0Gfvr260TF5/wevXAOxqptJ+aACKXrXtKo4Lk6WhapcPL59e0ZC66iYdSHiDVuA3ZLvWoWq
tuTwT7mhZeS79BwXBdIBlctkTjJt23IZLEKWRXm5I7JAb5sBpUCnaUMumuTP+cxry0v4hpV4A1Vg
G7Vy+arRF7Y3EZZCXi97s32iLnP0ydU6I2BZXVwtJG7YGzymNJM0tAlbvAiHpDva+LarPpS0XLCN
dLA14LwFZO0RKILx11GTWeHYHD8xqrjRcJl81aclcYfCH+KMFSl4QBBD6f3lS6IyQwM9SqHP2xlz
vnAtZDUbUzT0IOclFras1Rk8uX7Re4AtEREobTOHlWkAaDcC+kEX4vfJ7pXHDNjy5gJQiE2eT3+K
i84Fo5rFFnAOmeyiwl4aY83CS+lAEOOEgwzg4vG7JLpiT97GqkkeI2h1JGm3GnPZqo3Tqld7EQS3
hddXlUrSp/fJNJoAPLxLrvtPUb0R15O67ribXNslw6UCh7DnHQmjfhhbxQwazScAkf6k9fpUFuxM
8zyCfvh8+ZbLL2cVSvztz58lR8etAXQ9k288tqPegYGILzhOyMxOdbXuP2GFqRPznT3OYYXFnVdW
ncu7MAr3aQ8DNwSXMlBrMtuC3jYvG0AP+0UOstu8e9MpGUHJIJmfrNnuljhNin4JEjKRDsc2cV/0
FRxbLpWufen5JaEMov2hHNPTTPpUJZop13jcR56kM7RJWD3tAavB8V/Yo0xXc0XJjzZ3B3WVWdOI
i6m5IykJWI7siUt+/9ghAmV2D6g0XMs28janDKQmeEsC4+cxxt7GjAt4lun033c04Uen0dzc4RBN
xZzOmdFLkcI951b6AsVTKfPrBrwy3nnzoH7jBP91hGLq+TubZ+mLmAyFiUn6D8fg2hh3q8Dc/9qv
LzlR0KIIm2HaCvgG5CPjHpF2zAbc2D2lmZtZ4N0aHnYYHutUSNDI/GOPTcmTAfKfM4CaRiZgf32X
oLRmL+PbQ0jZ2AVHk/NFOX+h29cvzmD6zjjziTngzbLARRyiho2Gqj09Uc6dlbfGnmCdJT7dEPWf
p9fzHQUkSHw0HJjK/Dl65TKD2p6lSW4BrvI8oSwTFU06M1wDPrHgiUFFI0NycQhIq2x9eThRzKm2
QS2NgQ7400qTouJG9ierctEEi7prueYD040uOISd7bZ8wtocMhxLiklF87U2TX+d05RiOtomc0Ir
UGIelGE6eOSQJYlGlpcWUFS9hL29IzsNbGvfBuyzpM6FyGUxvG3/NUVOxvx+DHsaHqQiZe1tRtDt
oDd6s3QcPYk6+gAIf2s78o+1vkl5bjVcq5XnNncAUA9VdroztSfYZw1Zk/ufbsXvVZDUH5iWoJHZ
ibl40CrlgOkGiUefF9WXtGOlYFlNnUlMtdDwVbDdNHaaaDZ+9MyikK7jy3kdCorZLpGtSxFiL3U7
g4k5auoD8b9NviUBoeg2I8D3CjEzKEoZlZ1d6YaYbklE7tpILEWA8Nnx/8AqtlSUm6lvhFRxbjCt
1rLPAvXx/LVfnLRr00GzeCw6mw5WUBGiF5/9qh8e+5bxZ2d+aR+SiOoH+t9RdJ4+o7P+cnoPEa1r
tXMspI4QFAzWr5hwe8SvgV2IvLWI4KCRhCHIZZrK+dMxYbeGfsWLbo++WnQhMC9I5VSYIDOVg3zJ
LdmTzyVrx0yGhS2Kzrfpa+Ioqg0vVIKy0lxx/h8YVUfjt4c9nooC+4wI7gbtQGI59TfC/YySTvyO
fx5SjdagEGYs9LJHONDHxKIPx8WHp5COthBROE07BNoYgw1RVy2Z7c4EC9svSqHTnGUU6HUoTjLy
2iH8qFwmSH0PW40ZE6mBAZv8T2geZz3VTWnzDIa15cl2GpvsMtlfALLmaSsUb1Xqmmfnoiy9080+
7rimqdkH8AaeM74z6w5aZpLoL8tPjddErBBfd8UBHAWqkCz8M2sTOWmTadja4FXuxP8NB5x0+jC3
dXV3DDHt+qS7RR7fSJUsv54yOml7fodNlTtxccOgGHQr2NoKQVqm4DIRnlIvQnOvKJ19zZvYnWqM
7L8lBf3uzB32eG+dHfa87zMMWdi4JmoSu0JfhU4ZBUm7AGQWbS/k0gqu8i2NLdDjeHoch9I1Fsan
XEzPHOPO2vYwhO5LRBgWVfFL7bHIY/ZtlQ1QwcmVuVuyfG4FLI4deEQpNJsuo66O2iZoamI1Huas
FeeFpvbK0Frq30437WnBwN4mGTg44yroSkxjuO77fSZVLPfwc7IcPfx9yKAWfGl8tjsgjymZKaq+
jjmwnlCIaPaNIXe9ANiIGzNu+EwOse+yXGRo4qjzLAag59mF0osy5fAhLmNGE8wpaZNTsr6D25uo
4iaQncV+PxZMWC1VYldsGvQKzGU5K3wn2d5tlSjygzcwWREYZyy7j18BKbHRQepaMwPv6ml3+AyC
Wrm1VNupO9CiYa2Ro/RwqtKJkvklbaY8toF4+V0U7WYwLma0EE+ibFqIZaPwdINpci69ny+n5BH/
bc81ySqoKU9ibUMFRSIl8DW7yZcazyObZZwSk4rA4WbTan6KqRqKPibmj76zGukySSnqq/s4ks9r
skjTzQ6+Ll26w+eWizW5CqmGogOjDee3UTIUhEQ6C4jtg0A4/YKPlDgNJsUK71tZPbWW1KLS3NqH
twv9OFYGQqbiDdawD6pvaRcbekKlG+I+QyjFgkw5TD1aQGsSD+KuAXQ7b/T3z04mc7C/q0EPtTTQ
/SM2CtghPOvdX5nctqxQPGG+jswHBmVyWoqgOTZsjS0lbWHgSfLYqhQxU/vGOxTXYvVcqvHLXDD3
OmuTeliL5R49tHH3USbaeF2RWrvDQr4viR6MqE4bGeYxFpjesQ5OGVSsDnE+of5oC039fAxpn0B0
VPAhONnsVP0ikVIwJRUmubs6NRFfwApTBZNWhsFBt+Ok5yngYrT1qMS+j0LwGDmPWp4lEbprbKv2
gwTDEK8+6QTludbmlckHNn9HtPrXqDJR6DBzhSNMj3vMgxt1hbhiav19e0yKAegdcE7Q1yqBaiDu
+yFArX4TKk0Bwu09qWg4cxiOaRC881iqyfHp6XPlOx5zltex/u79HdhpDCrtV7udT7ak43+Pyvyy
dHQ8glI5UfhwDxFc/CryVflh+t4jX0u6OXdHPz14V+q2E2rrbcmRMx6kgLPS4ltiMkMRQ9RfRyHE
lqFEwNGpfEDzHiW+ZXR1aQqoM8qp/vP0VcLu6taQrcnFfklL2aEN7HK9C8mkwZWEM7BLBezDfOO+
PHKz3MjkLEdwPEWXGxc66SjBalfzzIfee+yVdBE6CbsE4W6aPudWBNH90wCIvF9XVoIh36Ug++5L
fT/tN5T3NAngcXepeGIiJ9Jejy0TQvLk3cR1XiFkA0YSmBBDR7FFcY/NZnAJ0fK3apWU4eo9ngJr
YxnVgXKN7BS8q2hhp926fJT4p1BLofYu9G1YK5zaGQ+NCaqwkxhwb99qNtd/Vu3qymCDyGPT5yMy
cD3IK2BZuU62GLwWH3TjdpY8LK8AMZ5KbuJyv55uNRxghnnfrZ7xlfP6QW5ikhfBM8zf5f1ZURZs
0uLg3PUWIsYr9jfyVjuPzr5v937Zwzk9Cx8SDCFIz2/eJr2TlQpJAy5MS3u8poPRx7soU7+8i+en
HEAg8YJaEij7V4Hqy/wVzHIgMxPwxtZ3P8q57q1zsI2OrAcvahEjudad1wBtgtzWLkwdcwQl6XiS
LZkixdFvYT2JmhTknEIfubUxWzrbuutaVNHSJaevB+hPyYDzbMRk35rCdoBlcuVcuIlPPoMMFUNX
7coDyjW528jbvjeBK42+Y0C4AncnrL+EAQAfXGNK0tCN+Dz5MpGefVXkYLNYxmJ/h4yGuWEeng6T
vUrFTNI0S7RVZT6jMssZi4fVxkmAv2hIkYavvI2ZtbN4Mx1vx134AdrKSu3DmKtc9X7bkUEX9fFo
JY1DWJSBE+VNBeCpDquUjr1MWX3JUYmyhWQC2pPnnOEZ+4efnpR/e6xHfiAG0NE/N6Q1wh8+5YUT
VPL8+RLTUeVg46TOp/k3ZUsljdFVe1AAaAvVexHPv3Jh3ttakAnE1bA3NLpO1dgGlc9QNdktIgFa
zkHU7nDTDaYNmXv5cTnST4FgJv05IBRPJlgPhF92Ff7RAYMLCy8m2gZ8CQplBI63kObP49RaDRz8
aXP0IUypWKTU/bOBl6QCISv5vKperhAolMH/hkbwWhoxlHXDW8Xr/U+Nh4Zn+oq2h5jMVAne5pWW
ITxJxaqJEGvnIBAM1r1mmWxlbdf25XwI5YM9/TgsFZzoAszmIPyqjWae/S5N4girsnzROxVjN3lM
cwkl7/dK+2xuAT7cj038ApEN+YCJY/9fyIMHTaN3YR5tlilylIARhH/Q0ITZZHyvKKH9Q3XmBuIP
JVa9rTvyirk0gF7TndzqyTsv7ABAgn29pYT0+WK4Zrx8nE/aojRCFBrbcuw3gC/ixxv8QpGbhdsm
i5cDw0hrLeg/ROxVxKmtOvPn802N49TDm8iR/Urn8a4O0aIVfTGdPd/2AS4xpE2uwHZssff+HjDN
iY1IbbCiLbc6anO+C5QV1FptW4NJ0OgnfA4B4JzeImTezzoln8G7fLY9bOjHJczdhSt7HgfSdpS/
kf3XtWcaJQCAEfFTqv4O6yjhHiOE1OhtUaAu4WiAZ7jRMHQwseeDnMslESOhbwsm21NBerWdCAZS
TahLOkwlSJ0S2nOlatF+6iQxDwBz+P0M5eTY2BNspYSFwvwInKQKVWKdmo5JsEFo6kBatRhfWY5Y
MuUCZ0S9161csqU8FOB64uZhZxiamG5A+XpikYBNb5YQGO8es0WRL7n7jyEAMsLFimzGdt/pXfxB
o7GWmtqL0nHC4JQz7lJViGLwiSDntiHLVhLT+DI0Xky9rDmrkHHzJOqAmU2u8NK/Ym1v8ewA1+fT
3L2Jdmj6f+PHtr2ZU4MtNdb9fKSXkmz1IOmJO8qyA4TjC62zIx01+E1WTmd+BEYoHs++Qie3QHyu
dOqfEls/LOpuLH6Wk9mnXLssMtSw+UVR+oNwMFlPXW6+ZapZvhhXJEOXXkxtNE69SmsfVdR1PGFW
YB6MAfzQPevAru1GIPMXY0EAC1ploEvPn8dWs2oNzgDkiF/LSJCuXRn7845r4v/2uSBj2wqL4OMV
bBprzX7OM1XrdAX+2kOHNDxHDXz8LV6pBZEnmbOOzxgVNbfjc3PoczfEP219S7HvL13pWd85EIjO
tGg1hkVftQ60je2lUYHPDSWUbYiSI8y5gFftg+rtEGixNwIO2eL8eVlNwFExTG8ZWmnf6EMYADnj
QJrydXyaIFmkQlqhNt6o5kBfBTBKo+w7+U/vVq925AYMtJn6Q0jt1OZzwcTAHoAan2xK0Hgk4V1O
D/GWIT/0GqlEJ8MtdqLUyxGZ94/uimoOaW5si/LB1A7zJANm9TdbyANgXSCpBwXMM8KXKoPFjvac
1qgD4+bfq1hFn1WRh9Yk/UZbwmkO1w1qu54cnf/3rQ374xbodFJZCQhaizTCy3Npze8p5+0CIlVE
I9fIHlIYJ45URuEO0lm+517Xq+9b1YuM9eqyeGNJrPtgEvI+STv00BAbr1cjHDHapyKIBZhMABEb
bGDSx5mWviN8z/D7F1Um5yxz7XAeB43/H60TsUORPbgDtiQkdFiGPrJzvi4cg/ynISj4EnVSrLLo
wTvr4jNcAxDw2/hk7tND3tjpoblrS8mH3MIQy3NSSo3d5NPFJsdQ7O//M01SMgYEQ/CKt6sr/7hY
xSf4Kd0ZwwkxtpIWS67vottUhKyBNxl7uGnOM8exNEjel7aZ84yWJhS5FuZuVt4OHbw+apI0INxd
3lSv8bRMU5BunK3jNAffx9p2tGnE2RBlrdO9rvz67iNWs+GRQygzxEJ4gTSuGzbH11MzpyhupxwK
bcag+fEMPwszvI+Fv0MC9VYJMh77Kqt7i0LLW1ie4XH/Fry0KtA4NfMHMzHBFWcMFnVWmaT03oXu
XlnrsHYdNfaSynKx7/L2O3lodpNRD6EsilP8PvhS6QacVteVTimuD4vWtWZv21JYEKBgXN1y5roF
lFnfnrtX2WiorqEA7Id75ZBUo9ezm0WSaSGH9B+E+syw7zM3tni+O63lAzMWzdDrYgYid40JRBif
2PJ3837e1LOsMLNPOxF+VAlLNx4obHvoM7aoJJqcf5Z8ww5nw0vpzSM26iy7WdkQEcLQgvrFaqle
kTN8PycvYHBLx6YZTpYTrU3WUJR5Dn8tJlqmPr7UbNT+VTn6RAqlxEzIaK6X3eT8dknIq6gx42W9
DURgFXISFv4BWtLiXjwNshNwSUDB7rX3OdUBCdP0cfAolT4xRlRqciM5JvmNchxvUI3PjaT0Fxc0
tVpSDZ46K2lxFeTKsag1U0eBT9XqYAtDV9rQ/JF4n71KJYVUtWUmn1pTGFu914Tb6o6N4oYt8160
K76RcBYw0qPOw3HRtjvU+WlcCh+eaT27JNswpgFTQ3LFgtxumChRRx42Cd7ZegP8oF0073q0yKeQ
HtIFgJ1rZn2TLyMz/PS4VLs/eZlM0JbjYgkMzmxjm5SX7/aI+JsxCZY5ViYfWlZDrAyAboCCoN8L
oWfoiu37u/zeNInP0EL9tjLzYTTzh2dUjy3O0N+eFcNhvYWQO71zffYpcYZy0SU1pEoIbDVBazC8
Z+97ZqpXSWpTUYIXD6PoixAVZZ3IElIOfi2sLF+/LjizdC6WklJNJ7tQLDyGONui/XjhpASDOMFt
5YZqTZWwXFndibM+l1ICIRv9HsklCVnFua+JNUlPNDMSLhJUyOcARCccLwvZ1N4YieoEFtWEJXcd
mplYn9FCFuaQtzbiDIYx2NKwHZP/U0ZjSgfcJFVztnzbmE1VW4nLpm1XQXVTUZrXf6cODrCvInvZ
HAgM6K6XISWE90G5CsRvoDr6mCwDN2E8pQewUlxJVcZmW2Hqy9LngyqMIPGVO3oL6ffGyC6Z7e0l
tCvFKh5owiBJqhTk8aE2UfDw7hrPpN0yFCaP4wpI8Cu09kQfh3OPBTtZdHtgP+bgFYtxZ1Xc5OQO
V1llGu7oYzP0mjtYKPGXSKJ77+G8LYmY0s1DwNQUJqlsGy8r6qVc3fffYgwidqLoSbbzvt6m7cm8
GDD6E3iyDicUqZ1wSrzkzISF24hhGNW8tRhY8JL/6Mk4nsaNHiS6m3VttkPEDkAP2/zT9WBDqlFb
3va9UK/mglck0LTnL4rNlKOmZXX/rQC6hF2H0w8tFVKEDr45OpDU4s+reyp1PLCSLQ7vhxX3wac0
wXSTj7e9shyz76lgpdSLMtyGW6kB8LP7KPTF5trf7w3CQyRxDVsrw78AtGxzU4yXmHcDNgBXQwkn
HKu/yqKxoKRk8iVDMi6f0XNaG4Vs4eFAqytywvS+Hdj5XJhZI+/WfBIO1fjXAAxI4BRZHhOhg5On
RycuGFqru9ybi0DDT8N9ayowka03Kv4u/v+EbhO9S1avEaoOPzxWEnCYanfi/vAG4zt4V6w3oiB0
zdvjJJrYvD8tqWlMVr4vC7iPMjTnGCXU1Mz4u76w0lERbkCxXGNEuZ/I06MF4X2HDY5fhnja9Y4J
iZ24WQyQchD5mGH1tux4NvCvwV0Rr7c0yaz0zLgiOdYBO6QMugvhF4FOZJIidXNbIZdtFpK8qxkD
tKErJ1/+alUbLUc883CMG9b1n5Y/i4giviy+28QhNNg6v93FyRZsOCy+4PaRtJ0E1o4TQyl0AIhi
JGmPOoZd1vYlApimv638ivB5GMUp52IqkASypRtUKltiS4INxV+9eUpw4/58fhPOOAZrNrv+ZHmj
nghNEgz2P6mBH1PSlUvz57hgmgD2omH1QgGrowUat4Zo5JpVxJ+sFzmogJwDkfAfeMU65uP2VCEA
anHPYVRLuZfoUixvjnnwW8VCnvBFVXCf9jp7R/2Qlx2/w+3+gry2FUFbcGRZTrRIXHz2nwvVUaG/
ENrpCu24+u8dIMvhQdaYyC4pdUC9lLbuiLwBHV3oJ2wEJIUu0AEjBdd2D98tn7ZbFyYDE+2fKv9w
iicjV9rljvusG1frhxRALlYQMJ41MT8Mj/EjPSreKcID2vRC7rLWnNEsJ809nfxTI0MaxZZZCti4
qBUZXS0BI0RMWN2zjVm7kL9BiPkU8ZZHLJQgO9l1S9LpP+TpcD57L3N5/yI71U9+UhY6v6WOiMxV
mFkZshvZaQb/VHjqWynNY48w/Wta1oYxuEspQwJaH6cPV3Y0Bs18dh81Y4KmZb9b9b+0THnVBJtX
G226aUVug1XkfxSmbct/xrXVSDq6og7YvuvFpDXmpOTanzCyTYGNOAg9dCzCZMabCnHYj9uqC6X6
1vu6AJpRB3vWSqhv7IE4DntdYAkBUjyWClXepFXyiQgUl4CnXEWNN7JtSWcx4lNgil7kMv3T2jM7
8hK0uS7+47adlUh5MVemsFlZeoh+Zrvi+oA+3dm8dLrYobCo5zUHiY9zzyycq7ZqjfQYLL2hktEw
SxyCp2rsbRF7wBG852lYyRZCx8MKqmJlr6Jgf8kXP57tayMdUYRglHW75D3gsHNDUjHxsgpDuE4w
9fQATgFG62AhyIfkhCf0Yrifhn0Zq7r0EeFRr4k9tNikkHDyi7sP95EQvjMD8guQQCnb6f0WV/PL
8CbkPx38QfO7fHAizPK1lnxcfSXt5eGO4CU9OiQ+UzAOh4tP5aWdeiUfN0i0hRueorFntAQveMgh
UjxWVKbvqv578y04vwrBTV8rQm6PRSKnDqxRHfpqkLsVDq9XeQGowx82QWPohF1CkeTsSFnJpDNi
8UH5t03ZP+sSB/grvo5aRletoSwoDRlRON+sDdbkWiUV21KPsX7NHujX8B50s69rlL/pBEYUlAJL
/axJyoyVpqDIKNso0hzt+bPfCXNw6zPX1quJ+9v6RjfPNSxUsZjzMxVO02o9QKgtYY1/Cvm3piwc
X5cE0hDKQ8cIUHTPf110WGjWTYXN2sbjH2BeWcAevossOywZyFmCH2pqrsZeeDNePWWOuKt7qO6w
bhIl8+EZVfHLZFhsgiZTLDnJ7ybkBvsPkgFw9ZKmj+5U0Nyd5ThIFVLlaAJcA05uOI8sztZga8DT
9RbcBLNgbNBcAnPTLcwRQHPjqaB/TafsyXg99Z+U5PHAX34x779nwGuJWStj6sKTTgv/T6JJfG+y
duaLhVb9327p6SwUUXo6WiajZRS3uS8nlSNEFVQr2683x5WYtyW9HF3LlhexXVX0Sb4uUo+UEMBs
lkUPB8BoXrBwuckcGHKM9cyetMySTjP23ZVdgNPAfbNVxDl38/wYq05mL/ROEfNqKqcXYqTDShEB
U1JUxLopIU8zY9lKR2RqAkcBS3TCirVf1JC0uAlFYPYwGVDtEP5MIWJ+fBDiupW0pF88s79S9JzP
ne2JWlSaG5TfHyGBZLXQ3J3YxXyjwsmsyzzJqfQSLZKz6hQec8Z5OUMutg9uVdz17fbHuYUkbV4s
WnY24k0JgSXKHfhoS8V15db+HMQARIZQq+i8gmYefxETK2wO1giyv74b87Th9TPQMjuBrgoEjjuA
RYFOECXr3vzglcHVue6rhifO1AKp7cAJZ9noQcTR4BhD7tFytkf9E8E3AXjsGFQi9SYV09i3AU2w
TC8qtqCbZoSWiITXeajYe0QzCdFJ0ZscPc+WtOcsyAvNYE+F83PO7aFkk6gjydgQRLY/nqz+ZgDc
xa25Y2MVPfwgSbkeOCGaTwfjjT7AYXIOINVNuTveFRunYi87LaU0zyPya5eCwsUQwc0OEAsEM/wA
CY73UOv/znVmC7ZJAjTYUHksta1eamKTJsPpWBYzdjR6c65MVnHXFi7lkUUzen0Z4ZJ2m+7U7OMo
2XvypBwKbPX5qDfZ2I26RUcai+8SEFc6qCReEcq3jQ6SrdyFoNd55ns6VOqhZ62RtPBklA0RLwtc
dgqCiHcjZWTsk67vNVaExgMYEuBbbSGFd2u6KmPgwPBa6hq5WpEGIXx53rHzYHTQf740Z7gyGT+L
SmZHeZR+/TkRGbG1Ug2WPZnapp4yAUpnFL9rStEBaerMOK7OF+BS6568w0NvwDn0p5rpQJ2PH2a9
W1samJexhvBZuCY10Xp8zGgk6SbaL4yGzFyaY2cep0Hj7o9lBsIbwTQ+ON5D8lY3riZQ8r8UJgCv
/j1hSUgawv9gkSJRCTLRvtprjqBywnVKEXzL0ym8aeQPUDxz2OSr16zNRuMnCcL3UMzdzSTnEZJ8
RvF6c7nwWUDLfJxuYa9aZoh4+tkVOA7N45S69WRXYjX0bfvbCrfSBuyJQtaape9GSG7WwPCP7Hvc
io3ibs6XPNnWgUQcsRoUyHSKaexVVf4ROiIYDu9MWq+vYMMNGDxtOXOWAhYK96cI/wztCzC1LRti
CXapjw0/O2D++EqVgVTipAbbHE6Vl6h1XB+mtp5Ud6ZXzeSc7NwmYOJGNqp1AN/xwyKZ4mh2Y4L3
AAqmxND4ub7pmwF9iJmNKlTKcXp3oz3xz5aLgc07jW/FtcoxgKvaNzQ+SjG/aPaDSBmtU12w/2Bp
E4VscsKNUgzppqkVMDeXWZiQUMjZxQM9BCS3g9X9gdjWkUy+TtSlNbiDtzxUxF/0EKGnUQ1T+p3u
NZWtJ4p66YFKInfLb73ffPHRvuwBkKqrFT6lFGqXgg2xHjxrsKVneTCUdOLIzWlMPk9mPNGlYBhB
+81spsMi6qoZguFjQQzjhydRerT9KBQ6Om5idnhjUQMdjScELkI/qQj7DXpD0ziRSnBfbEABpzU7
bfpEG5dA2h5bIwAPFxLFp2wtDKzFDM1VDDtY1KmvLMPTCZDO/2j294BtnA1PNAiFwwBNPpGZZKtb
ovH/ZW4ahkVzXgCiK10xa3mB2OesJNw7gISu+Tt3b3d5GW/ZKHhFVfOA7qG9PBkm2OZpeinQ7gsW
OveMkRBcF3ufLhLmpewn5cIIReJLbfQ1u2ha96KWovWjBYS+QSKkea/AxxolowlN7KtzzQMX5m5W
CzLRVTOIirMeKD6q0luOdMGVKcCe+GZXd/sAf0+7yuciz1gtLDEovacu7XaaLZbky/MxO8Yz7Zas
0WdR1PfC49q4R6YX3Ba3vJkQ5JczCOqLP7z+tS2E5n4Z4Uzk2uKALqg+Jc6HZIPWH95Dk02CNrI7
/Eny7YcPoM6xVk/bYAJbLbGOjaWa73NuZ+8F9GI0nSuz5kDUCgauuuYnwbFYYjsj2mzXKRrOEMjZ
FOYkGHydMM077LutmtWVW24w/ZGibnhWE+op3kW0B0hwktcg3LDmcTtvB2uN1lMRH3J2xt4NYz6J
op5euk2e8zGLjppVYRFLSR+6MmI2uz6m+45r+BZ/JqWpumVog7F5+QAoIzm+T1j5dvj5OZnYEXO5
vqKrK2gjOnvSfk78DizG/7GFtA5eQmWrLdvP0urpuEL3UJACiFwmDTJT/SmeO+53iHij/FugXA4X
jTSGYjqmGHkXm1Ha+AMCBMAu/Wv/C/k+VdJkXoutNgmnktMlseGqTYnp5wmY0QdH7E4Fy3nfLK+J
Jao4WXJ449yyXGoeS6J5A0vF4vCLBrDxHgMLuMnjolxfOIBZJuN9NwJLeD6sztgStnFoXkGt4L6s
TbUVPdjq94ordGCdme2a0lmK854huP9euEVxHJOb4k/HnphW4mtY/lrNthCF5i7ULg3d6ratkzhw
KQS/kNzXr1PAqcJfmJC8weNj2ie7Emzs0tsvrqj2RCYlko9N3FGak2gWUCt1RzIcmxTtVjIbpyXF
72v/M0xv0rpLabQBhrhX0toXmWZaf0q3x0fGzbzkfIKE4/3TGm2ThoXwui9ql6vUKxq4Cu4F7pLC
TMvQOW7NUeUrAf3qo4PLptRk8gfI9gb63z/VrMSt5hd/hVCTVDOBXSS8D7/JRTdAno8oSPjaj7TZ
RNIdEzXEjf0OGh97mg//ESxsNZzI+0kLYVqivIxkLltPc4DbdCzkN/QkzUV36KK77aGAY57o06DZ
zrWBpTE+giWOVFbY4JVBCtfSFHrFx1Ds0UyMgxLhNTw7eJx7WnyNw7r3ldIqO5yTTehircW7g6fp
OMuPqLXOsBhi8QLWJQl59wTHdPYmF3Jsy/E9e5uu8HgaGmLT38+ILS3T4DXjSvc0b2j6PYjlqtLp
TNrS2DbB1wBpGLjaX+ifAlqykMNHQxteF6ZIMnhvIpF9uSKPYJgjp8JaWKbMGsWubazpoUaYdpay
NGEI/9HyQLtanu6TFJq8X72N13Tu++Hope15AbR8JQyds3din12kHmrsYjzde4VXQNQURNRtQWAg
6uDxglQHMMnJN3AbFvKehx66ZcB9K0mP5LFZcSaMoYN8yf7ERkZ24qUmg9aira8TVveIvWQwA1g3
OHcCO5dUJK4JjBAa5ufNgP0DkqlqI4hbyW1Mb6OowBoAUjEg302TFb4ZIYX/5bYO0oXeEKRlTLaa
rEKHrm2bzbSc+gW1BbtElfc/y/VkKXugwWvwo5AH2Isykm72Btn3r2EXWVJESZlUCUVEbxeROjua
izdVgToobkbcG6qUn0c4L9iERW/82tB8vSlFCy/P8ZrS189lrbqsGm0+ndDMjzEOppvh8e1OwAnP
Av2p1PS3iF5HHkZDL6em919kyU32NwYDwoGbUYDSqFZOPZtej3IgQCevak8WAmf1EiuFhBPvfE5M
z+89yT1RVUiNRBBq2noju230gYwgAj5Q8VVm6w1sSQPQ/vVp380ubMSDi309Om2bgDM8waDzbQOG
Qs4X+z9SCgiiQmbzUG/Bq3gHn2u2EZtORVVg4G5UyuuRm9ADUS4n4vNDDdIPMaMMVKL+MfG2IZJ0
DYYT+fnSOpanKnAgw78FL5KP/0A6ZklnWUlQyN6fWHAv2od8XZ+PuFZl/xD/4uCnP+B5sofYyMZ1
gAqUUExzXKFtl3Rn7Y21I7TEgEuB9lOF1++3A/GqXWMT9Pfyv6VHmDeWzgYdkyEG1NzzHncwIgi3
+VuFGHkftUI3n2ci+DugbIDUEAOJxmvuUGpY3gNp+Gx2tWiLXUVVlnGo+h2nmfhLZjq/+Yqk61JR
eiAhFwBfPRT2d3qidYXY1Cs1BtiH7r/IHdl9TusbeUW6SStaR80lDJsTBJUlzI5hgsQdwiAOTaef
BfY4C9EFJ1xCjQDcbPl4o/nu1wBawnkGKd8JrNuyjrciI1lAtTKv+98c72KdC/fpuhLddFHUzJoi
WlLcJQI/aJ+jVK2BJBDsPd67CJeRlMgNY9jGmp4+mgxh91qJ1HW8Ha6Hux6TAqNWl51IcdMouOIa
CxROmmojShfPk+lqj7Kx7haY2XbFFpU9osN/BKV5AIZOMpcjFG7l3uefDuO0mR+//rVaY4jFlV2c
YEWkKc9KGa0fQ3Yv1z5GeocSd4G5NyMuSjTPQnKrVcW+uSN+Ie7+wcapq6wNDB6W/TI3E0C8uWMa
lTMIMisJq0kSCDthanbo/ZJRUnUdHrKBMqnxK+X0M/pItkYwP7FkFThuk4LhV3J42TOG1C7KwvO3
NenbkrhXUu2ohpH8oLTGz3yQcaaT1VVLq8bImYc6ql2s9c+G0XYvcWFobyAr9hsPfTyBoo71J4dG
e4+MpJTafiTjeq/868a9VsMW2yclD+gQ//S8n1By1RTOliau69h7zCIUyC0hkLZXYSQewGw7hxVp
BvjHgktXHyBt00y6PlQ3XtCo8EL9KlTPiZEY/W3vvnVnmPWJsTzos8QenRidb00Scb1CVbIVD7pZ
LljuQl9L5khx3ejuzHxFLF7IUMCi6/y+8eurhqSCOKJg2jO+g961e/i90yy5VTzDAp4BtLT70E25
nslew/r9a19dBRuPmD0FeJvQ76/Z4s6eZwtAEWQyeAqzqt0G5EXWZo6sOh6gepaYvD+uWuRroiJn
nSynhtS2WjXb4krg0O+eOxlpthSZC1aqxefr1MezbH7Wqi8LT37cWzeP0ojZEiKfm7EWmzqi32Et
yQteQnSK9iJ9PNT0+kai2K1Oon7Xv4c0bhpxmIu7OkS4+/R7uUz6qRO2o35kLxMLLNqpIPSg14fb
tytaZi6wdXL2X9fJGJ/CdJilRiu4nQ7EDOvSyGHoCBFOpaQTwpehW0/1ynRTk4mBYqrH+NXEQLVq
gatIlxmX/ibqBaW1qbFEe5VbT/TwIMV8L8LzYmcud9lYaStJ8f3cXk4eEctYOBvthauUkFXMSjLM
4yjsKKH3h5tHOvP9IicAFxIgyeN4TFBe8pjUpKspjZOTL1YiVVGy0AoxJV4uyb2RJsurZAA+YqAH
ayki28FjG8bHWvgLlSFj8rDl3aRg/2PWEdWVBLJTftRMuj37Jutwm++5Flg3OsYagb/hU7x0l1Zv
gyr/GmsGCaNQ8aY0rlivJb04SC0rYuKb+M9pl9J5C9yuYR7U2ppU7qLqrSe8/FPLg8nlqcWoFW+q
G4JHJNakclMJHmMlkm2eU29uzU42yXr/zAep2mTHIWDYMBrqXuSkAKCuUWTQUuiUqMITukmC0LUi
juythg2GIWtEU0cCJjtxFnxmvhl/5XayQMo9IGRrLhrYqIRnOISJGlRSvKxPlWn/kqSTWjsHEOIe
xzRuhftK2FYbFa18/ROHkgGz/W/4/b6VJAYHhKudWJkClI+wdLpR8xNNnlh5r46q6UVgD/FsLDKh
VBdGJHB7sSxDxLSde/V32YOOV8azyQ0rwqdzHeytkdj0GnJWdinfhYD+mYE91ib2WaXsNJNUE3SJ
vYBc3akHc3j1GRULKDlQy2Ok3pD6Pb1ozCEVdIHtjmgs72mbrjyf4NOYfE2a8b7G0uYnDgc9XV2l
w3zleKCZaXJsEqB3PAie/UXDetot9G30dZJF015C822XjVODABWqjE3ZrW8DvbxD74gSfrQX/bGn
L4eAX02TFRAAS4dPph0QeFax1ROrL7wTLLet7BJ1i4ftZoj7qV0dr3MpDlwHKXlDVETMyrp8V2Fu
UcnED1MG/QvTOeAihQ7S/Wf4bRpS6stKx1jZG1DaG4f0suXe2AaGc/yQzWb4az1QpeVOJB3+LeeU
Ly8GlgV8fzEILQodZNLD6BwKiBVhbKLGH9mOkKN4sFuIH44LiGZ1eqwm6Xh6EvfQjIaiiQAUq+KR
wPmPVOlT/MG8DesgbzWUe3XKN6SAsvGwAtkJVsgsHopsGHSU4yeb5TQaNn9WyUonTZxgt1uVSbw0
TLAb7yekmlTKsMDMOa0XnmaqjyZ/qSeuHADY20ssBdGuqi2NpvXdnK30temwqIXHUgfphOdleR0r
A3LwfUqzVVl3fiZVyfqepYzXn3M+xxkA9mj0ZwVZ7BKKVpE3FCuId+fIKRiHAnTc/Lc5nuMcruke
P1QrcWcfv2uJhzrznQZzGvdrMG2BpWTi/MtXPM38pmrPfTPqLZfwVVHf8HpJq04//gZqif/d0v12
qc5LJg27LYZkMY2xCDqFkKyn9b0Ouv57jjUVGzjI9AsWYwd+xZCs00m9cNTvDiUfHBhQf+9PNNEm
PGSHW8O6jRYvg5l6God/MyF1lFa3HMtX7ZKVKBMNTLG04TxpNfieBGn8qJ9NPzCE5JS++qCYSDWz
TKX2WcT5h4CosoVvJ51YKstFgKqWHNZG/7G6gFU3BHyrfPtHHPvUQzbbZGKu6Vzla4BkFYYVlZHe
MaR2DYfN3dN9K/rzVTz31x096RoeCvBmsQ6RwUt+n8fOuJ6+Si4sLDxkp6rZG2Fg9pA9PgWcZUrx
cKPdIRYEI2xo1R2XuikI++tEdquwxqSpQzyA8k4bPZJoKuCfsqejStMh5n1uIz8sy0DVDlsiqsnV
Do8lHmk/blF/f28lhj9RnqnZlQIN9xuhrAf/eABQoiYYi9YOENSACk3PJDhc2/IBGKME754r1VwT
L2bhlOUbGCgJcPvYHXaFErU6+7X2EZm+1ItCModqtVYJXyZvsyCpjoLmwHpQs0D85T+8wBiu3bjM
Ny/MItDYySCuTqedTm59mMu2iF94pnNtPZd3n/AT91LHqlw6hIyN61rWdjmg1tvvoEgnTcbxUnIz
6an4ENVYk6Oavp3WXscHt8QCv3r7bLkeFyCZS0g9v2l+ED6MTXoT+yzTXZrdGmBGHhwrryrSoiZx
J/gtWgO2UAuFdmtBsLWwafjALNLv5edHYIf3KpklBdTSO19poWO57kJjgQuZ3OPmYjYM0tdpKqAN
ozikgE198Dh2iGK2R3GFObKJT25LOrXJsRf+9DNFJqVQqYjIaV3GIdPd6FIjeMZds8DlPutHmBsr
ldcGtNXgaza/m/DGiZBZgb86qOx67zUPPasXP90l11EeXaL191kJeSS2Fh2Qs09ngqWcnl0K1IjE
KvVzrlcUihwHShak6EJwL5Eu/8vo5GzTlOc518Wwnpl5BySkn01V7y4/1o2Ie9x3Xim5PTHgVdUa
eZRfhXbtCHV39zMBIEzhUL6RFa6Y9747W7FXSDWjPa7ZZC7TjzOmfQehLY+ItHKxE1MUl445Vg7m
ITjd/q31+3ExlDpzUpm84PBJDpg7KgjlaPgbpsNJNW6k8MW/rOXPZBb7hJxuMdjWUdeJV25D8+eh
I8eyx+Lgri2A0EO7/1RVSzw5BT7gSRYWJ7SkNFMqe0jWZyq3gcg8bVAPP4dy3LpDx0JdhL5TywU7
3yhe0cI33ZEIcokxLYlEjAXB3gAq4yNixCLAV2y6ykJbMuGQHRcfUhQdPliWy0OV/4eMrq6MqfMg
pHTxu85nUbxXOzG6sl4e5Hho4bwL8gh+x7w0m7TE9bypzHU+DAHC7I0RBQ4pCoaee4LD618XWtYi
IZvd+LwNQeX+i6NNj6VVcObrXTy9VMQcW8zZRkBZBsrxBDaHXeQ9z+wcQgqVlIY25hSyhYyg1Xby
+DX8QfeCdmzL1ucxm78AxSOTh2rVK0lZxj7YhKWShceZPsLckDzsQzoFX+WqclihUnFvnPKW4qjV
w5EYWJupioRp+3oc1T9XpsxE6pXzFfHxf4W+iMeFC6EQKG8bUUPevyWpzwjNFb3ccFgHGCDFkJi1
NJkneQSIZodjG4x7/WEGS1XO/Ccy5kzoiVYNeMpM+Kua6HVggLZUnfwcSxveTlGDkWhfmQG0PfAZ
4VQVwzeQezRiHLAZl4IPn3aNzgzCPp5mQo9hYoZl7Thzznq69iUIdXc4sIJPjO49H//uPFG0ePzD
EWGzs7phhv+WNLvhMhdHbWUBDXdPqOW5doSb8crIfh+4Cu+VbnhiS9ija0Sv3HE8/Kb+9IJ0+rZN
ztlM7zHWExH0+GCC7jhrgMPXKLxdS0Waz6/hKmBSjOIlGy56YSx6GyABBly8uW8ihZlW8SUDx/9e
gS4d6MWPZFsv3EOHG7K+FOOfGuh9UELtyxeRhMN1xDo2eHgnoTFMeJOOxVar/jTUKl98m+aKtYLx
OefGhYgj5PDorSqfV1Ad1QW77P87Cgi24NcpUhqSnX2EOBcVdJ5nnu1qBwNG5If2Yic1HdsUPJWB
MT9VXHSu7x6Lc9244gdXzE2eys3fpmrHbV6IUBHjNqZykDWrmxSOAIECk1hgMSEpkC74gTmodgI/
ir351HTQSzGbQYRIAVx5aHOaz/oWFTHNMb8JV9/W23WE916vPHZ+b5I4rm2lHJ8xyJrgV8cNwsjB
Qzy0dYWC4lFIDJ4eiqRgzjyP+J2e/8qsFkL5SQImYidrteQ+2aW/CNgxeUbVnBBPLXhF6X2hos4i
4hE3tVjNDdMAeiyDmWEyhL5KaCk4gyHl7s8NKAqaVMOFphnU8xd0PXjd2dNtcWGiV4KSroOhVq34
JH3lg2eEYOpws2ZertSWSgLQTW8sx6PJY4bcMeHrhTK9wqIX7qvlw7+EkjtXpNxfoX5zMT/PcNFa
LK5dTe7+vTIwu0fKT/6Pb/xhVc/6UCEmNoCE3RXlsE3A+ZhcyUd7u+7pAvUIxtT5iw2L5O70C8bT
AduhHO0mgaul7Cc4vYzAwxdSyXMDAVnZUvvTa6NhpyBC8LQye/S2mAp/9BQ1KlI7SrWmkPNExZJ5
os3hYCei4/HpkkfH70TQ0Oy42BxTeXKQfCzOR9I6b/bJwg9zoCdXkbpzgm/JqKpeMKUWfuyQvpZY
utqeP2NNPCrzz5WYHU8x3JGBNinu49GCAucB2bWDtyt2OY2CUSeNnTfpH/Ju2Qa9O4S76nyzWiV8
l225juY+zwaqehD5uwA18iqzfmvsyj9K/cZjgeoL5wpaQQYR/9YtRT8++QJ+ECCYbOoLvuB3iCJ1
zo6hhAHMn/NuPl4wGAU9yXm+D4Sup7MSG6sMC1I0hjERPiGBKIbjoogLVqULnNHvtPdLFS3fMNFf
usnjGH3kW68rakppF8w/fttFsFqcqeNZ3xBzy+QxbUYGebpoEFj/2lNDLe3qnLecWflTVsrgLd0e
IPxNpWhMjqrdi3kL7DvEllLn0YvDu8/QbGceuTOBQsW8y9Jz9hPX+94Q+dw0K/Hwa0wSYbORPpCm
1/n+XaBB06rdjfymjtG15R2SB1HfXtnmZFiANqUylp8RpA+AKKKC0TZ0sRTsx4ai1az+c6IdG4Jb
Ub9bjFPOp3G5tLqxnU/VwWTNE+xGxPu34ucru5xU12SsXmX1vpnM8BVDOPJLzj9ou1uadoQY4u4t
17ATBxSofdepW6SIAVWZXNIAJQLOsuU4uMwS7AuTT+DGmaBHsfVhAoP6X7GCWF/e/sjIgTiarxN1
cZEQldZIbSLpV60FX+VGRntO8zdSjaFuVBqCRSSPVW4TnYysRPrzCWib37STuph0vHuB6fD2k+o0
KPI3bsNRkM8BH7esNcbHIQOB2/gmCzWosQjapfZ/TNfmPANxaSBGKNRtC3CnkJ6mtNqnZx/LRAI9
ngofWmB440EPfz+lL1kugrE6HNxJqTFW5ObNWZZbAeJPLqrHe93t63e/7si/Ermse7QRfnFoxGE1
IFbzc6vLKRgDXcEGgLFrFvB+CPiHDBFWwuuPm6sTen9hsfnX+gjJkbYxAU0u3Otqhgsb7IS8eSTk
gEU5wdYYLCrJKNTlAs5HEJlBE5ET1a/PnIfJtr/exqPCQi7UzfN1BaYfBue4D9hkvEtQmtZbAu8K
vkNXwdXKg86VZuhcn0ab2IWEfiT6qBTXRtOM/938j8igXvfyFhdxtQMNO/dJNbDKcprbhHjjX4H1
/27NeCYSlHZQzxMvwEmf1Hw1PWKHWBHMw5YzX1eLwPwUK6vX5rHdtOo1gNFI6F3+/4Of5hymPF0Y
l9yRY2KmgobfjnvpFWxV7HJCdHQxXwczkmq9tN2O3vMF+VPEpjUAaEeoXJXs4PPrLbTFVCxPfhbO
rQZ94wUz5tzuMnlnLpGRil6FEsZg6Ldw1T/WVYGMM0cBC8CnxmsTxMslC4Twc01k7uBHqPXq6I0H
+CMnUttaMSSi7KWrTbXwC1VfysyiVR25No6bY5YMLUmJeLCxzknAfAtdXv36m1wJgfSO6gZrK+7+
ZtlBUcPvq6zH81pEq09yu2P9JMVtvfSWM+km2jCKg7TdAbqE6fywGmASTdSK2M2umpZJ85aUOr5+
6bycskAr07W4l4VpdCyj5oNYG4WXa6gnBZ87znS8A6U0siD6DMytLV+oumOUZrAiH23knMy9WkAl
niOUxkxhVK3VFYAPvT5JhNYX8iKfsoGHlInguGpJ/QGGbL3H6hnuK9CECYiNUEO3XpPJhthv87UC
5yWR5Y2kHJLcPrffQPT47ypSzejLwR4HSh24sS05jVl21P8YfIDeAERwRD8b4SqFCLsagE6Q5Zr2
z1Hkxv6zG35S1d+lWQHB2kfSfkB6SBkTTM/HctMDFBZi71n9/jnWnRaa6dZTtQtFDa9RJQBU8FzC
DT6L0Lv4BNhPeX66aCR0yK5BIpM+DVMzcvB7AYSbGido4MKDtIHCG2Egwm7LKl4d8vhW1doYjSgI
33JzSdy3NMOIwHjWhcZ7+RTCMrPmPVGo/PqU7vOrNuVduePryzwH2rSdwCC5LgL+II09bc8PX1Xj
BjWVIUmROo31Jm3C3hFC71WtXYhIHH7SkGohywBWz+Gr361lHvkikdGS+0vS5HkVhy7TZQUfmA4J
51iiJxrWXMBpCizC4glTR4q3Y8VX67+ILrOZ7Bo6U3P/tq9kgUzdIEOIszYxpjnTN0UwFaYkcydr
pIj50tFT3VB8BkoT9pCBjP3NP/z/Oo5Or+7jtphPOtCwzK7Wt4wfKuHK5ogRpzAfWmPd3CbsjB9S
Drrvovb2RqI1AiWL4w9FWGahucRQcQjMQKUHwW8NMj5qIc+woNceZ5CuBkiIXwFZSot1nSColavs
su0suxadvuQmpE4TtYONAGTsMrpJ0KzyVle7gtwqq5SvJ/YoYG5j0a2RI/xBh7zJoL2grUaG54f1
xKhvhZwLZXBqNy3MKpXT47oFf7xJr/gu+0LQsXHtGVvXobzMmSXKx9ngBQZUA+LFaeAYBkI4t471
yEu6H/DILbBEx9Gg2PBJC+qW79Ay9OaPC7ghZV/amBG6wtlmLAjKuyJk1c+DCuHPnHzPZDxymmnH
WiZHhaQRJEGH+ne5qPR0qa8Ird6j/G6aAOJiHb6Z7ASrjEJVc12pN5oILvRDhKprFHKMoFV6sRdh
9aEiFvtloEVerFvrRQTzB3WRB7CisO5pPVMpvWqW/PGG8cyGvLEXxJ5eXuZmDC7xb05BIcUJZyVP
aXAFIa78rvYaaG9XR/YYoCZgcZFXgscb7BnXbXVMkR57Em/DGjErFgAs4XynV0lKGqejB0akHsru
rkpxDI6+ktrj0EZuHh2zBN/YwmF8lb5VEVoeRvA5Xk7dZMn9QqU+88v7Db81gN+KTJcJfc64fUvS
Lvg0YX9zg2aIwmTyPe4SUEtDXspb6EZ5jJs+vSkTQ/gOvAZ9thHcSlOCM0zkoSD0uE/i35CddwH6
EDMd8uSNgzFpxr4RmHxiXvEX7EIEqXSYUPtCLPUiPAPDY5tkOMyk36oq3EMA3x9LIk2FMfi+F11f
hP2rBDnDu0WsqJjd/E9cPwRdQoKVp2/l9SkwDpd/BBZQgYQttyGGr1ZI0Hb++ndM+Ud8Fn+7CUgt
TO1gSeGqQJlhTwettYI9xh4ROElpMkUQfoTD8Thq69xF9KgUCr6fE6RT3L4DQeU29zFLYSfh479M
m51Jzvjsnk/sH4Ld954/44UZGEKw4PONnJbteK1cqcCcm/eB977K4l77/NweGBRlbWM20mmBDYXk
u3ZmAGhJoafJm0xUcEK8xujONPe6JKFQfL6brsVoKFc547d0xyUbf3rKVbaWLmUFYUJ6npizMqSj
N8OyYCR6UHEv+FnnIDE4QbqpbXHQa8GMWHzR0nIS6hysHo126Cn3TMjqq9+yrfnfEr4NS7fstDSP
Nv5nFadqIGChnzwDq86jF7jkI4Zv9Xt2pkOlgl4CHpj+ZcsGlkhVFCeEa4ASNgExUK2HnNnBZPiv
awnAzcMHf9cJHMRJu8NWeKYZ7hv0QaUFEAU7bTbT8e5cb9af/KhL18vcVANyFWuRZHjyJPWaFfLf
vB6pcipRCT6KfpiYVSVaN8JNEYxE0jMRF5kl3d3WBQijB6BUJWKV786/Fsk4HtLpdNtV3yRGRMmE
IpYJD/g02HTr3RUZ5nGo1hbo7n/kvjwM19DLz3yWzvCW6E1oziGtSitqZEZLXZ2x4V0gcrqhuINa
/tn2Kq7GTPeU36OnwcKHaORPhCgHz3ufTEa9w85NQiKLfHh4lN800XeRX0xOnWAFpeWaKjYw0Q1P
fJQAAE3Xy+u9FNz0z1aFlGJwI/nhYMMTrGHZunndv4q5w79AzanFQAjGWSn8nksRzAeJfx6fB78R
FPoFM3NHn3oHPBy/oylGkKgV5glyk0sXE0F9LdUgKM2ixiMeMbwN9W3jT9Uy4hGYUnZJXBoTZasp
3LtcSfb3yF+FNLebJhY4QOkczh+ItMLyEpVmFVMQBda0FmKPuoQh1jL/F4GVOTMweTLwBuhNLxZn
r0UvyJx5H/BeCJ+gJnVPgWio/KM4q5ib1+R9E1PKtbVWzdmtV8KRQhO+cuRu3XznGtffP4G/bpsX
M16tCc9rID5i6asjzII21spbW6FklT6slfoioa6QehbL8WYgUCT3Ey8HP/hkyfZmD4zAgm+gJKQc
UJADxopwstX1jS1vKZKGyANOC5lMo9UDIW5twwxOhdEccTtKK69p6CJJiRui9fwvF1o3uXeg1Gqn
OwavXS5qFjJkNcj/sqqs4XeE1/VG5mS2h2ykeyss3J3yxmdxFXFvIrQO4BQ5DReiijC+n9cKqrZW
1LTRIUpxB8bPJ28+jU80r8OBJ/34eG7zwZWfmGe99L255x0fMpU3hqAXY/n72BkAXBuSVAvZC2yv
mswlZ2npqd+g1gDSEpN+fO2d0W97yHbLszbqm2AfT0c0xVk80El0rfzutZzSgRFB1CpIXT6D8TcC
ubo6zUwxnxMWkVeR0X6RUjHnjXTpvUJskmKiSE0Y6SHTFV83CDxos5Dx2MmefCozEojGYOs+bIDh
zanmlmfIHgSx5mJGNMc9l7hCRqonPZBFFnVSy/d7RGKb98cBaRCqyz9W7Sx0QxtYDof5HjFdLb6F
CmZHldouWMRQWjtfk5YDpAvjfY8537juRGMPBN2YxqbJzXpdskFhcJGfphVM/DnsxnTunMwDck7I
JERrzPnlEn6l3qQ+HKZzaQZS749VzaqH3J6XDNyQn/ECnzuLmW9+vV4l40I09vyEJxtTQqsENCOM
ZET0g8hF3lAF1S1uTku4+T1amrcVBLzfMLC8sNDz5gYeoKHoL5WpQQN7N29V48QSIgv5wvafEFuy
kThX4IWJGnMr7bMfcUo8OsX1heZVVqcRgi51QlWQhkHvyqysXliWu9/cbJQSDi5Usa3GB750ZU1e
h7qaxrfA9+xVMhkHvn3I0Y6gB6KiJzfmLkrl9SvyR8pOIcd0547ugakDexbBF63ELDG9EeV3t6Ix
cCn0r7l5FdSaXoRaBQUXXrH5WbZbhlRekHQe0Cop0f/08LVzSZ1KGFPWIIpYu55dioRxtknEAn9k
zj/QTrIl6hesCWtYCKKE8eNGKTvVJe36f3WK/XjzOuhqG0HeAEDc42asMyLi2Tb3Mx7Zo4Eqg7IA
FU69nMt4N6Smz68JiBD3/K6r3Es5Ft+tQTlUQd/B1YhzzatY2E2G/8dNuBl4uYXUxESFA7AvC2Zg
dAxagRx1kT1J74SlLyO0EAVotmamWm9n5g/wIgPT0BhpReQupQSAHh2mo8GFwgFqx8Ao3raCwZwD
ATYsr5b6Oq1Tzoqsq2eotPV+uiajFhaZFQnHvpoPY8G5Z6+I3F6dwG6UDJ6AiYwPyxZD/E2SL8A6
PTY0jau8A0+Q1AixaAKcBeGh560VMXWILnKMTpCxSQhSf4n0yC+um3VS5hIfwDUhlIjFVVbGLmUk
W3oI4y0rP7/AWsrzDWmPfcTIjUMj3u6qlbJeDrq1SDZBOSU3HBgvlebctaSGwmVAyuyHk87tVwti
KxP8LMDRMTheBSwDeEtpSA8Bf1eEv0V1O3pmaPPaZuw0jHaeFjuQ0EZafv9TBMrZBcV3mhQR8uwT
L3XDY6HxeV40f0CSR6swGhEyMcd0jy76+AWlsEhpu2IPl9CUHXOTd9tw9VkjX0jRvHp5r3Qguyay
hrzPP6IMxdU+JmpHM2NkW2HDEn6VTAt/pC3pCrSACdCztprMfRvN259GGPsPJgjwTsyQFXPpifoJ
FBE4+UImOmebAEv2S++Wffj1POWw2xNX4cGiNnAW1duh1J0fqqZ5BxMC28sUqBpVOmVr2COKS4LS
/XhlVn+6fhMVDbrw/W1ikvxM0VeGEiyXQK4qxaIz0o6hx6OSELFfGEsFnpZRoxTU+CqR76cOfZCk
sNj6wUbZukRoLJ0nEeJ/p8qgYb3LHt4a/6670P/KS7lkxSAqoA+d4hPH4xu9bfC1JprhuDD5DYbq
rPVzTWukrBRX7Nns6Xy83pkPVSaxHH0TJKGhAfeVY/I7nD8Y/7mS5+3yp8Z51WPqVDeKhimDekIX
Ae8DOtOjjgpHDbfIvqKE2Pdm8wTGQCuxioEw4bciujYsvkhhMCHKxgCf8mBpj2irH444/Ulx0nbH
QWsjISsMCa2FymZZfIHucaQb/GIGGdgSHKpqq8LUTQ+ZMh1LxMLYWbA1f+wMHQFDhuKYv5UWW4mx
wLcjhm+HzUjpn7MR9FF4gGjeQ9RrI0C7uBqXZnrfpMFQHzYbuWoPWXOs4kGTVfYNm1v5CLbPOJkM
dN8QdvnOBJcK2MmSL37KNU69gjkontV1e0yKVC5pZBEPAjRdc5Czyatn7NVKEFMpYck5ZCV9sUTX
ddnVI4k74Q8k6UyxLTapQ0Kxs3zgONEZk9Tn34dNa3LWWDYNLC1V7kwHDzspC02N3INicOKtafy1
X2iSQPT+Rf57DOk6sSZQeOwBGN8ttvZGDhtMTbfnK3FMpXBVK6XZEKUn3fQi8a75KhL7tzwF1Rgl
KYmzBdbq+ourcdvjH2KUjtfiJOg1OthaPAEeU0PgQI4ELdjoegR2YRl3/qkFbupafJViWYzxkNjk
3gY/PFrhnYt26+EQmtpaw3p3JvLmJBURocxIAS/EaWIv8tQhclxhissSpmnGc3oMn7DL/ypFd2yO
LuP3cIoVNPgj+rka7Pn9pWB+3uQndly+Uzmra42M7UYsx5PJflt1CLr1LOWcz9JDzedYfGvgttkV
VBb9fOwQHwRzxKPkdG+HHPqSyIGG3Wl0hzWbj80x3MFlL9h5XYEbXzEuWb+6EsjBw2WNWXK/AP59
QviAmPqCQGAoerNWOfSx/vbp5atUoFhcfBxsZ+9qaOLCT2865IZcHrcWGrdgJc52OeWJIKNWW4Kp
oX0Nl0iRrxycPAyDQ2hvYk3TMi/xYug5rpv7N0MV6+zrvmFHwRckSi6S4kk/92GuiHiVeX/w4k3d
OS7sBd5Ol/xip7FD4Rb7bF3fJoKGLY2kEQEH/6r+Bnq0e00jGLCox+2ji3Tggc8lpEt7DWzJT9Yp
gHm9fvvRPUvxt/CEK+5o7smeofTy5HaqLUbugnZX8fNIx9hAU2/qzvtDuL2B1bn2zAB7ACo8SRdb
sm5dp7UKzeWZ7T51KOTIoYcdRNLksIOOq4SoAaIqtxxK0YqwdOk8/P+SZx1oSf/hvvHP+02VbSWN
9vADX749AeENmoZxQqtkYewbZVxhHB4kb78thatx15qSs940j4I/k0Q0RkzVtUjXlnQCYt83Ppg4
liDZHgF9d/Dy5v35bFNKDSlGbB7bdTlF9q5/xh/XDuc9lqmwKTNwY1V6zA6Q5ksgfsnGGmG8QcBm
FHePvJuDq0e6oOe3irV5g2f/yQwrUfJ6B9tj00gU4AyZvtXc/MhYpgdJCNlEQH9EXlZo9vpNvWHI
lrikvHJiyrj09t9WkRPpK+2DxbaMieHiJhChK7zzciyVUYuz12hsEKD6O3pmCzVNdZ4OO+lracZv
7OZtFV3e5KvBJBRrSUQ6i1U7+9TQDKdmF7ztxyK1BCQ1o3IQW05WWi/CCQ5+OwnpO2TyU1qh8eIu
EQibXv29QJAILFDH5QKsE3GzjpnyM0cF3u3Up38iKRYbcs3fBchwKU/rsG4Ysvg2AOFRDsVmb0Qx
7WZU7Cugz3ggc6K/jE1Z8bzxOxV6LEVTeOPZRWkTA94cIM1guVV0wJmcp3EZ06TvOM2KjdmQos13
M9Vj/Sz6XFChIq2tjcVuUCH0v6tnR+r1ayCHZF6wJGVSdq7F8vQdlNC8K86ea+ijPnXez2UdgMrL
CqYN9j95Hkdkzp+w8iOGrvhi4Vzi/yrEdtSAyey2dcWkcigz6/L740vj+szZpuGT0+FePCX1fPRd
wPfhu5cFeImLHWmx/Kg+ENKmusFhtTLioJHZs4bue35FOF5jE8KUentR+KUAnX8fnkasCPw68UdS
au5AnP5wz5TXoUMLJgmfa0pHf1A2no2yfkh+qTCRgbsG9czKqyf1JLhIi8/RbiRaqVu1T/FW+X/5
/BpZY5j7eSsUrD+yQrSQo+bNvpqyUESp2AbMFmBF1cl8DiyDApq2hM7v7EobbYVSrrY2F6E5cb5J
EtwWARIeRfZVxFjXhlhCkq5QZTq7YErPIhcQHAYfVYYdlTQPj+EDOh2m5KQTs2T09MkP7Rk5xUEz
zmv+NxC5KWtZms1t3AocO1AOxLDB4EtTdoUCMUIg0fb/FvmQGvM/wXV/aQlbs7OYVYfuJ3PXvaOr
poMv+axAmxmSP5bpaSVBfzgxERkqSdwPex9lxC28UIN7v149gkQQc2Slcel3KeyYu1HCuxuS5ZSG
kdQ5yj0uIdrPygzBEt8CEKd9JycXW4HZ03ZpPhuNLDtX8IKjwEgekn1uqivrVMpKftOc+5CH6lVz
yAaHFr26j2xgctuk0hadgk2nrSB84s1nYmwUx8wPGCHIk6DkB/4KskApeWvwskgwgxJepwXsuiDo
wnP/Gn0mEJ+2WVSnit1Pb7fKI/DU+I32aTzPOZRuJbXBnpX/7GCtqWio7i02U6IkvxRkfXjhQCf2
bu4mO2QKdCy43YxnOmbbF6pqB6uFte1U9f7H+a6Lgcb9xsSk+NiT+q3pvYwx5JKF1b2FGMmYUUr7
nnrpPiuwbThs6WQh7An+Da4xLiYaA0cm/MMMOFYhd2fvYUrxH0meYNd2sdn0EwlLBhNKUL7QsEhh
eyeSwh4ksKJw4dbIGOvXt95sH/LMgzT97/5gjmlq7JTAM4pNZDV8i/Vx4hEKIurUUyQwbf9FuCT7
zagIQ2VJ4iTRNYTRlRhCeVjiCY/SaW48Yp42Kkv5c3eN0uZ/dmsjk/uw4qhCBAnSYriOciVTSACA
OpL6i0IQa5FxCHxqafVGvULwRRl9eZrspBMYr3KJb8ziivDXbH5+2O3ry5gxzEqjyToGn8eCP6Nq
Pd10taIITik465TAxN+ey/je46UVeNej+XvtTtCtyCqXazSMuOY5aDtrjxdgYyAX939nDwGFiKLL
RixupvJRTqQEZBhks2QY0DA/UFmza+H0/gInOsKQgxC/L4LTU6pGf07tfyyKbCNVlfQDmQTAk2KK
eaLwn95W2rWhTTI79JOSw4MDUfxRa7swQs3kIapE77MrWer+tLJO0x38CcH/vKLnxTG/c3LLPNQ5
URxKiLnrr8pMhIbWwAya+LNeybuSveFzLeICJOtpJDteaTzEsnATCLtxtLcNfs/85ilJ3PCJ2SQQ
GcEZ7SfODJ0elU6Z111S6czsSsFo2/4Vg7V9WYUal+dMkZWDfDWQQDAyDGb91TdiqkFQOOe7NKcU
rmxQy8bOXcOaX2+Q1/w4VGm9ghfnUCWmwMx5p27q/L4dQn5DG+KoTtjI2rKHBC64W2wg5NtqFeuK
vgsfMGKOP9/LgTnxhc0K9zD9iCodDcv688Vgbxo5rNd3s3j8eehBzwqCASzOnzrOgI50AUPq17M0
/DBcxfsOEy6ByLmw12CwUmglQVd+39B2IWCLgbT4BjNVBxBtRdbQDl5RH03Ihs5W1aZPUr0+Ae0K
btbuCzz99lOCq//LwMU9H6EOlpKUEwDN/TgzTTXKRULeYu3SNyWVNvupW0HO0gT9/gFe4be2SrH4
FjryIguZFwc09sHxHpLHausDconbf8TPv7Y89nQ4HxNt4IQBFSEV3HmwXdsdIRMgZoh/5pNt8V4R
2napeAa371pEpwIsCNVtP/klUvUrdS9uT1ARApD/xzVLQmSsiNNoGdoIKlLdLq0wB0//ibuR7rY8
sjp648gLvfSQpRDqQVJJKxk0lT0bz/ClETGLFsrZnFrIBmLIoqEBymXUdKNQh4awDkxj8741XGYH
zZTlv2R4BvZ1xw9TqL5MAFOt9N33i+IT+AIlatGPR8GrcEbpXfJ6DIdOYJHJhwdYpLkMqeoBMYII
xLBwX9rGig+l/2MyefAwoR680fekJJNaLt/7LeHbvxbq1G0EmEX7h9MtjY/5Ds8q4FsuNuwcMqGA
6uus3PJm0SPan20TE6ntSDP7q7hVnSfdkvfmrP9zqL7ZwZ52B+f5ohnT/vO7HE9fDKSbbGjeksUa
qRKXzxQk8HPW3dLiHGPjZ6CoOB9NQHGyMjz+OJNWh8rFNTam4WAIEGYBxMCgbnQdhpjcW88O2Nwx
xvU3ypUbYrtNJA/SZRp7P4JVQK/g6slUf2rkzYkNtS/QPY03NZfZc2+L8QLnLdOYiLidVEAhj0u5
F2Lkyln4t5HQmSNuxYDgcY/+22D7S6N5sy7CKrY7CgXJCe7OcQCibE3kdmvkU4w33iCJ+sKD2FYz
hiuhXEbfMiJ+lQ3XhGixZNv5wpT6KBUexGUcyVGH3x/BRnUGKi0ZYkoi3RU43IStYw88LS4IgzaS
hSF7FFcFS8qfazStohXI87WZcX9eD7JP6CSG7WSzGNRW+EzGabxCdnzG3du+W3ZwxG+8MTizJOuw
BOR12WkKwcByu/N8HiYYTDHdkdp9wVNHNagSmhNgDZBF5+3Zd5wR5Y/AcrXRHsVDLB+KVzD+3/Zn
UCtUCsKdKQMzNM4mTLmGxQjXQnyCYtTahsPREXeYZHSe+sdK3ykflb5Ea2P5exonCFpZbi1IKBUs
/ff3okLwZfkOVeQDnRgeLWHP6oGIuk98YlIIBkCc0Ya3ODhNl2aac2hAf9ubKCDdpr1uOAd3/v5G
G+Q7ZljlB2BbcmYJ7Km2VTQN+sk1lFVhJBo/xwZ+PlFNLNmZrCN2GL1OEkFLi3gLYSAfAl9VkewU
kAfgPlWkKlbe7LJlIphvJ1dfej6FFubnKouN0uevQtiUSFMT/lYzFFaNK+IVRZjqxDyg5IQ82Yq5
csLuW29eXUU2YbKWFbBUDnh6mHmCN/fe1BHFtc2z+OGsKjObr0Y3wh0XHLcYE0jt+g0BGIP+hOZq
MB0hGJHAVvdhPt8ehrmKb449FfO7J5LAZRGCybXiyminmlxTKPBWuoZBbxIRcn0ShXOh8dB0YPAN
btKCAwDhEL0QW4oOzZcvB70LbddjWxdht+h05jlpdRY6pV1xuLE/5O9cUXaVTvmDu4FDaTGFP4Lj
j0u3YaceeuiWRGBUB2DK3esr58H7x1Qq43OGYtXvtqNL74dEW77jeCnDfqqLQe0Ap7y2tsCWvw4P
axlCKtZnoXUSFu4KmwNbM3YoPd1vacElj+hC0Z0jtFzb8erK1qOO4IOrgqOgXXnXUF3EyE4timnT
UugHq9oYV/0CT1eKULs+PVoZgAZGwcT5X6h/x1xUn6byegJUJqDfTcEUvCxR0fZygsrcN4V0mjqa
1PTurwJOZITOuaT3DL7u0OkD+tueYx9f9PW1Zp10fOVp9MkJtCLYJAm2mUKPW5dqQ722ESE7P0pa
FyekvureMr3qFtBvgJBrdMtUUxU/g0lPwj4i6yYLfZtaDnwwLY3b45zHpBcOQ6OeP51DwJXPfLG7
vz7/AbiH29ZCeds+RDIcxUhyZMynblDbPSbuRn7yQfw4qdCGOsAUBUUFPQu85WogzBYuSrxC0eBC
VzzhyKQZazhVI7r3RUKrzouXnoyb+SE7bSIFf/njdSwH3X9TS/njixyGm6kEHMup7cjVXP/Psf1W
h4IP/7nKNxHrB6llcLd92kTd4OakQk6Lnm4T6RnXcoOXwnqtaVK4gDKPInwdYozjaQ0SP1u7tGCi
MCFHGwxtpbcLRbAUkGVdEVJHNxGmd5ZM7foRmdkDN0iueB+UyHOt97EkU0hNzm8RHuh27GmZu88q
ZEuMjKuJdBZtxzCHGwJLpgt04eiAYPySccCfzzt7vkSj5k7TlCozZroXwE9L56AJ9dIYqmd9OyeN
mH2sa8B6hNLWcM88ijTM2Uf7sabCW+X8RVcMRb4S6xvneVGlM/4cqKEAF4udLra912zQEbYMHjb8
lQGPzfS4ook/NJ+2jd6uZJZ/rdMFTi6dz1Jvz61hDhyyxqpJdFpXtNUGGs3XnjRhA1cBz21qadol
UtFoGDYXS3+6xxN4A4FaZyFyVF5vNrFBm7NqpftFwRHnMKtGlA6V4COm01hDCzxA5DmevwZ/nuxI
1PGAhj68/3Hr6sdJ1mrWXMDgLoMR5RUbsHoQ/UO7x8X6pY6Hg0YR4u1NzNP8TSGDRhHde0oZdbal
96AHGf3wEC6O8Y5WuO+MM7pqJvVLTM8iy7Pftl58KNMa697imS82ygki09dP810rRLnLfFzrFJnN
tAHCuM4AYASR7lIuQqLM7nOE0mdQ1PpEkAyyhkCR6au8dT4rDSP//uFmZye7wNk6s8HJsclTo+GY
nyECfJZ8Crq/Vrx6KR0jpHIgFkA923c9xA9cmmGh3+YSMXNLOlOPZ4b2OTrHL4PE16LllpkX6mFm
Cu1T1jZe1X9FuxaUSU1e5NpvwuMNu8Arii79/i3g7rvMY45rpXKs/x7oDm9odjoe6G2LdDYwOLpL
JTnlcN5twjXil32157YG5U+3bR+v7OF9TFzX7XJ+wOhns50mXzjP4xB5Ivy+HMlO0lI0bpBXIgro
Ry2HtCLggjEeeIxe6hfUU3Cn2zJTw3GabZCO6uTLRFf8O8d45lzHhPWLp5cKaAdltk/sxJqretkL
pGNPWUYY6WgAj2+SSzhXDEqBFpFc7CxbJ69kY92LEIrOr0Gmbl1cwGRNOyhk0XicNh5GWIg2Dqpw
Cn0s9N/4oUvAVT4SbDuijvQmnH4peGEGuzR5BWO6EXaqwmD1dvtMgIXLlWBEDhFRX3RB+3aG7ItI
RvWUh8e8l5G62KGAtB4lexiCM5Xy9x/adTuymfNHF78JGwFvQ1DNUPmwOzo1gLKl1V51BrGHhurh
GK+w/w8yhoimDSy42JrW94p1+PTyuCiglf01Pu52CQg1NqivQp39NoLxNo8Lzmv8gMbzEeUgB7hE
10T2udFvjlu7kgdtcbjdY2COIhgyKI1Gzr2bg44aEDLJ2IA4pI+k4pJyP27lu6/sxpKKXkLoKtgL
a1R0wqDWAqbrQ53lx5rNMdK0hypaTjx2n2rHdxg+VkWFDgbgjIuOYN5RTwePhp0FwEEhvpzCVGiE
e6LFrFi2sD6nhS+sJQxlGwKlHdyoYNK1V1gklm7SVfqkZ15OT/k71rsdhowx+UdZCycAg9xZpJZP
NRmR8A8hzeTVQUu60p0LTz60C2weCcuUsc6nf+lcniBEQ2X75yR/60d61qRLQ5WYxbtJ9x8iM08b
SuV+IwyFchXRX6SPwKSAUhUnm7HHt3Kt3hdKsQkR/WgrUnK9T9FFehxrkqdiZST7oZV/XAQh3Vh+
1nFl7oVlhkpB1evD7uV14ScuqxiVwA+Lv33dgomMWgxGEU9kMeL+S6z8mi272tQ0m6rdEpVU9oUn
cXXp8vkGGZXEMGA9nTj/i0SmeEwjtOmaNc6KLYcl6Rcqrq60jf77/kC//o28rNJLmLGy0IzMtRiV
PWJroNzu6wxo4z23KMs7a/3eYb3m5eGWSmTaXA1CKMoTi4LumVNDLoq8pgnXUi7z4O4IeQrf+bgI
45p0fZ0wPA9kqCNvtoYRCOLWVg4aubBpFRdSXpLHDDOFgwCB/x7xdmwO0VJ2d35hk0xDfsmVzATQ
rwU+RS8la2awbQ3uJUZqGq6B5nPoVXj77nea1inZVDKKOJvN9Ps44lScFVjakiiWhBlRTEHHEuxk
IqTlWtp5rygDOTtHkLRvITfYUYBfBrXSs9OFYPkoZqp4wTX2hi/C2hJeTlQpkkGAqAj4t1gdRJvC
p+JDVaCvPDlnTQRUl3pW9B2SkpLf7fIw0PZwhoRgsRXrEkE+7Z++fKmmy7BSkTUPOgitSOUXPXRU
roGhZ4RKQirp6XninGiY3Nm50JcDdpNVjltqnhpYjSq2BP+zzluGEPOZyR+/L95gH3zW60YxBkrP
W1qv9n1txWlC0mjd1+DZQrafc/JyHnwYNV+auqMlSBMT5mkdRoB0IvygYkCLhFXrCabkHtJh6jFP
rHI+vZTi3BSGwWs0KbLthLwPCb407Jor8eplSf5QFUwSgnqDAwgLQJof0I0c6GfQfOGdFxMmgurz
cRUhe6gf4f7/ZXDTvXm9dforRuxw8w1RQZ3cXbme7+PTTMjEQIF0skw6IdQJThB+BaYR295lycZg
POWy0WbyDEkCPklEWoJctJ13vLAz9OszhqaoxIs/KxYI+PeqguIbRboin1ahIp/7xt4keD41rBdZ
vLPuMoVO1VpR7OFcNA9H4exWA6TjVOH5gw9w/ZgSHO1j6OWxL9bQ7nnWw6DG2iSJ39s7fqLZU/Ys
eNYRKH/XJz6Gitb6tHYpkdtwUtqNTXNQOLnMUNp9niOZB8+6hEdB0m5L8iIjQXTPJFk/IeygcL7P
jAgzOFr+XMU2lq7xd17U+Obf10Tgbal1+2cWA4+DImkBDnKag0kROILLdMl7yPTl/KCtnGwilBW6
SwtoWAz6x1fmzcYe+uAc9pP01lLVLDs2nERBjHqOtH19McT8AGzOCCM2i80sDVQXmmu1oJSRwfLY
B5vbNM4u6nqjpCg1XyPW2iMcb4fEJrkSFzNpVbQgxrNJHGncn5nEJbrGCPohCwzYttZap54+iJLS
gXVJn5ynV0FLxsHuU77RX5hVA32x8n28pcDsl8oMQ+a4OAwaoJP6vY29CosTI9mztfFmowDA++aO
lVe2uwqyaP/pQSOAgG2GZXlNnRGnxkeDBCTewFw/+XAjBuLoNZeCMxmfuBZIb7Qg2oC9Cbf5j2XD
HFuKNvlLhUTPoEkq82RFBZ2XlRqjcMtW6YlZD0K6lL1gg8M4InxVVc7AiLurmtdwDcM8XsfPbJ9M
lgrDsIFbJZ0fTeg9SJ9g4zdF9x0EA/iQz36aS8PNsJFqMmW262eHemIEyAErEYGfB+hySzpnFkRk
o3lavrh5gjG2HjS3jcV9RWjhXxiTKFFIlJIJOIRSv9vm2HNT8d5YbkjsgKdg/R0IUUY1Z/u6DRhu
TgwHsEL4QJ0oWrgf4BGd6D4Lq8p/X6ZFlP490IIEzaJmCiZvK5WRCbPzjRwWw4RPPK2kMTENeONm
T+irnQUqB+1bWqjOjmXWWXMokaUxgxycsmEYzCtEqHrLoDlSiHmnboT9lxZH8tRUQXyMf47jUjL+
dOtDHFGrUgl7K2HZkkSrKXLH6G1GArj/tZHfC+ZRkfy+oBAbuM8iG3QVYKIaEpvHCKrDiTBKXdBH
+dABzJnB7BVgn9S/uzuNSfwtzdhrimzofasxmQHQkh6CC6t11Hgox7NG9K077QvhkaLRxUi+IHBD
sA1+U2s39hNz9KHMgq2/Hs7gnx89N9sb6IBflfe+hKNnkSPY6LxS3C1JItkSIeOCzIIFQsARtMRD
q2AFryuisJX3HGoEr5wumXCSDio24dtYfiItuSMo45G92bwWZzGCHM7heMZZUWriHEYpkKbUQ5nx
kfUkj6z5yLi+WOYyWpEUVs+2KfvEDPqk7QSgAdNA9d/EoO2exWy7fjza30H2wmZzNU1vYd8n4ZOo
OBzL6e8zlWg8D8oZ1rEslxckplXitK0XxSJpsdiHvoR+PhP8OUvB5qFnB9KoC7L6hy1kAd5zQlsF
2rr5boEY3bNhHuajVuGRKDAh+lcbxAWFExEm2B3DvEWOvcNuILIrEKjnxx/miKOVjj4dc6iBVr9s
F3IAWstYaf46GLcb/pX8yexfhr4ypTrVJjUwApF+waakaovm8bNf3LAeWyBosGqPZkTudq8UH770
q5Yg/RJMFoxa7BTYor1ywG/A9mjXGreaS7FBwHNwLcypseidwvqMOJkip58qvf2JQdESU9WaESbh
4UfYuJ9gZrITvkaR6MhmNFuw8iXX42XML3w/YqLct4Alf2t6sQ9bIvKRvBW/APJ55dmrQm7UbTkF
vd+OLKZsq3CRS74AdQT+lf9VZ/mz+uPsBHdq5ZPVz1132boW1LQQ5d/QgHkNUdNybZFiVyup1Zfo
qEXreWxubE3nKkCwJA5sstl6plta+E31lslNa1ubz4SWWlileDjwV19kd6179oSWSuHbETXY/LtY
rD1uwUbF0CK+mEapCEgeQpHe3Qzmt9cWgxr3aaUHrZqDjE4Qs7pGLDDZI4x9L+Nl14kpmPgRGgnq
4arNLb4ABb4+OiJhzZwgDuATbtoc1Mwhhia7xge6LlO4lnkbH5+vRFuM3ZeS6np4u/pA6v1iLgEe
AlIXGZwuBVbOQ3ELCpdCBsa/in92pR7f0tLGs7PwZxfEdQESDuRsbgPQcbmH75Q2lNy2H6vYEmKE
RNduIs7bwhf6feGv8hi0A1TjOKp0rCxXqnKSAaUmZzT0zzlD5cqtQKhygvFKF9m3ir5YVEn/5QX6
dre4LYaLatMWHXpaoT86zplISDntXxxSv/Q9NWeYPhuCCsufVRUeqNFf+rF2iopD0V9EyQ4X6Qgk
rr0/xxjQ13TRZEzcpn2OLTryCThEV7Z+cf4d1NPikw5aL8WBUJrxLAKiPj+ShIzaB8kMoQ87rqOb
d4ADGRWTh+XHMgQdfw6DhF61Wpxer9A577F7U5plFz6J3iceropftXei5fmhyKar+IhYBsyXETQV
XbYvWhSoz7SENx8AiXnhvDBrNjK17wgrFcMMmkCD70icw+P11ltvm3wjVKPdcN7g2rn1PlyauqI9
SKO2LACF+4/BhcvpCRieZu7G+O8EJ/kdPXyJbTN+nTMdX7lWMCqit70ctdmV11Q6gtqMuEa4Fon+
Rnpb0vIPgEpKNnBAeraagB0/AMMLg3SfwkMdYYJT6haLHCPBPoK5uMNAaKJerSHtnyPNND3dpEcR
g9UFGVfRh2c0oXCO1J7J4Mwu2Ac13UE7Pi1E3JH2PaL/cJfoftOkoJ91K7uqG675R9s/7o/rN1yv
OuS4MZmeG2iKSW0kJJKJvgVkN/XCmhSCUDvcU9cuNwSDU96pPn2zgXX9oCKK+Ezw/apkWQadFZqP
f9oKbCdmuAdFM7GJuDVJnuOtawxAC1yVRJluAtc4dtqVCxf7jZPQgGWDDbymPXd+TWYqmsogmuki
+CbptYnqWO4CucPhGWcoGy77gzfOzrXFIUp4j4nHCqVYXJF1/csN9+tec8KKxwuxTqZWCoHYdan3
WU5c5/xH8FP803tDQbZnUqwpBGZjQjmPpDjCPwp40LdQ5/oE3jZYrE/ChDlEVm7IFgHSd35kHkLe
wmnUl9p8Uy3lfjHo/Sslkud8r0xkUdXCZ2JpkWDj/NtNHRGcs3BkL2QPU4pWL0ZAq40mf0+Sp/xz
nNcKeEXwD6l9+jNmPoLM5SSLroeLfVpT+aswTsV/wxFJEID4rMCFIjRhRnibNBowLMDEsVknikYv
9JlldUOaYkTwwB6Lk0ZKmlZaMK9FU0PY380qLohPoSJdqNBT6mRN7Gh1put8G8YluT899WVGt1zu
oUeKY4acubuvYD/xeRqQvk3K34bTPMSTY03SHLd4heE+InQhgLKcGdl7SEb7D+wuclWqFaGcngLk
AEPaQTfe+G1qQA99iJLNLwaM8ya++y9xXa7EIilvuFfFldVu7x0ZXyTUvQ7OyfVeAItO91/uwUpz
Ybu1TCvd96iHTnWhBn3qvHB3DScjHuCsP0ycrWti1mKMdY3b/yEP/O/EDm6zRY79FPr6BehCkex9
1s2vMeQ4SB2PKlEa/AtrcNNFnZQ3el3iFG9Wa+4lz74QUTBt9Mn8eyF4Noy+LDG8U0DKh0dEiulL
2Esx+2TRdkKfG3KzmF3e7VV+RhpSWdAm+Xn3i4Irgvb2NC0N0+6Xoy9/vJk1sCf/5IJxlKFRKNTv
pw0NCKe/aALmIm6zMDXZ2yw0k1b5ABf53kpg83gwVQJO2YCUPyD/KWtEYuQgxOr4iC5lMMdmb8rK
O/zquR+IADFFZ3nxDCXReXdsGjxBJZOVhJEcHDq0y4f/StpMnQrj088cHS6Mm/Cq3eWkfFpTotTp
I+PvTnliCuf2PBO/0n0yuv67Os4W8EDN8sMFcT2F/EBK+f42LRLa67yBkUyw5FH4iLXP6kYmpgiy
OG3/J5tE6GeWRVQcNgFcBTIKFuDB7T4wNMsfdmQ/OQLrQ6B32FJjIJwjlowKYCrA4yGsXQMXK41Y
xqUN02rLLplf/oYx7NVfm+LfgXh7e7Jev4vhbI0QrDgCFUTUjfUBQfKLtK0Uw34TtuAolIWguyve
7gLj/GgYSg57q7/x0tkoDbxgg0zudJnTSlfPSAnfBtqZ6rOvsBqvuvfVSw6vJZXHcvKRkwwWXUKj
okp02IveinO2riT4W0UZf+86/fOrZ3Z+Jh0fHWqV0ingKsbmcgWW1R7qx0RBeHELcHBgZ3/TwIV0
rXgiocF8NzRk+lChrgBBkSWW4EnQ2uXYIL5Zy8cKmCapqZzR8y6qBljXZ6mY/hkiV+paIGbpMN6D
TksSenCXfwUychLjnPmTBHxNRA4DsmGYcdDsOwhUOq55RYdXts8sM/X9loZpvZFGwzo+8v7y7Lj0
6oZYEY88mUp0+e4RNgfoMy6d6ZTon6h+6H3tg93GzJyUqLv6awyizxsgklBg3qunJ6hzA5xkGlkl
Ahi1Bgh+YhZ8I9Mh/cH3jdqd2OxDC2ypfeMbTfqY3wPgclSUEL4KJIgFoMQ3TflgiTWiVARlL+dp
gUnwyMJFf3Hi/PND2TF8xr/zmWAHgVFUb0FY04UOJlYOL+0kZuKFqmOXJymt1GACeteQlaNgeFYc
TwE4KoUVWXgdtgPPFHciigCyk9PGJw2gv2hxhsP9gUXJYPlvI9nKIlxqs1ULdHqaUgg4NUy0rJ2q
PUruJxr41/rkd/aF2A2S+AAuGBzxr2J2CQ2xsjzx/XctJJXBtkEVb/NuNGoIqxzXLAutWNNVW96X
fOSYSJX9Ju45gr8+iNGPIN1B2hyzA48fK2YCHM1Bbzg+MSBvdKT/Qyv38ZR1RGSAt7He2nQKFpuT
BPbL6bjzikoqPDOBOYOfufLW4nDvVUSwcLLEXJ6/Hv3B0/1mRtjgl6FPweNqk5N0OZRWvgmf2SjX
BPb00Yl+YoBKYfXOCy3SNtSSRUEeHtbjkbwlRKsr0/Wl2P39Izb+jAt50Ugaj531ixG/lLXnnv3O
7YhjrxTyh+bWvwW5OpB9TSChmCbp4FBwGMP8XoRZ7+gWOpIBiuj3pzu6ayIjAVZi3v9uUPpnl4S7
LG1Ng85fJB18j2v5YlNTTEGo1G3n5PlpoiRy65+yOmoMLUhqZ3B1keS2BAwj+Tk0DA8MKK4CAPjO
sW4ajBa86QUcrl3EI6xoeROrkLv9PwEIXY86fjuGr78cFvRymK04z/Xsii0yOvGGuezSL7LPJ0Z8
xfzMphnpg9A3/IIjyxbSsrFG+fBS+I9Z8wCEvvtk1JdfmSarGMPfOLB692NyCf2p+lLyRJLX/Q7h
0w07UNBin7PKsNZl+t0jLvx0SeNjdIYvyt+zASw9P2sw+Kpa8ulQPt4ZWh7Sp4qTVUJL5v87kx45
uZM2140rto8W2Xpn3sSTRky3KaWbEbURmoLmWh5ibZaloXoh2ejT4BiUYScaIoY+2HSqORfdcDiW
YHoEEIUDj2SFo4Toi4zLFONhjrRIRc/pq3khMjm1gM6dijPItc65hqkGCXWtVEvzo9s2KS4nppHb
wT94LIJoFDkb9jjlUjKctyax8EFlAroKiE2RALWlerAQRTI346Vzu/ZyvCGv/dWRqck8p1HL+9p7
m/B7YopRQXgVCR4JG/HmPmlLw5M2/XIjku3Vz9cou0Hw4/WfbzckIAc736k1drJEfiNatg0aS7Up
RV4kych/bBAKGDoW+4U5rAu6vkDtOYoyy2KgeVUAsf42BnEmzUnJlremWs04DgcSN2B5mmBdMMlR
/xZ5ewg107690lbqirmE2zNOWivRucUo95Utri7KEpJ2J7YY+upDcyzqnP1PVEdfeBbxo4i664ea
+E59sj/WCUflS37o1a2uhYoxLNlqEyou9C/iYoiHTWWoQ5Fg/0+rCHb9bCkVX8gZtU8iJX9wC4qf
ZLdE+nA/NlRInP8HpNYC/3HQ+XkN0rLeihN5POn3PUNtsmFZgPgECAM67S0KvgiWJpVpeEQSVIyH
Psm7J6kfn6/MEcMv6N02cIZT7b6BDRJJ7H3f7ac+YI2H9jGhRJQs17F7jdsCqcWgasj8wmQf9RL2
utVN2G/xvdzIgAc8TdQ1jumqJsb4tWirGOlubMcd/+qEVTsurccQc2hnxCd8dlTvBckWYc/TwAeR
RW431CnK2sC/VI+9AdJoLT10BDFR/vXq6EhUjsEzq7iwiZTLPp/om7gFj/qmz4DD6M+0nx6JzT0A
URhWG0gj8nCRWMZH6tuE+z2AZaiETbdmrizeRxWmluV6UMh1OHvSE9eQQlw6rzglDqreWDHzl7Q+
L7VNpli2qHuRJUmBJjXLSkoEys4nlkFGqikZqwuYEbMQlklTVhz7pJeQ/j8P2Mq4PCfMMtmHAuxk
vq9b4mv0aEXfBxI3/1Ga/1wh4Vdv3AKADG4mS8PRUfgDp0VRuFJzP1FIjPQNjkZTAy+GPLzxqCkY
qovFXrS14mTO6oWF3JYCtrYLvRJRYyew2/7pXpBTOkXBXIZOBpn05fKvBPaL2VWrOqf2/JB22SJ4
ndPATz0a/h2vVbx6yGBHi/fYLmeFfGNEhCLVlCw9rdkhpGX7s9qJeiUbFv+T9KIbQTg6OmZxopbb
JVppF7DkzQNOW6EwSRyJvrJUKOHQe/4FXxJXAodGo6F3Ql+L9EMv5uaXuZ7l8D75aV5P34ZFAQpK
rgXDhAca1rywK1XV84IuVT5uQYtn3Rm9zsIg+Umejg2nLHClL43l/1i0cx75kuqOAcGdBck8j3wL
83tJTYzpw1V/E7KNkN8nRRWzVM/FOd+G90qrwOBpuVI16V9mjN/vb3Co6MrxkONEb4CMxr/QOSS+
Ss4oj6upxhv1flVeW5cM2lOY8gnFcvRyaYLcvUIdNkq1XZGqBSE8/yjCgwY8650LsGYfgwj9Qvd+
gHvoiEs08UgNIZXZeikkPlyxpu9CQzSn/ilLbUxAyv1+jLw+J7k2ZPAKb07UfBDKLmbRArOAcs9x
p83SaHvBGDZl1jAyTleFBgPj4Kv3jAmyoXNaAjUycCs3WqaetR5GcieirZzyrNz4ioxQAZxGPByj
iSOUK1C0AzTUFjfY1rfFNvmmy4IiueOFc5IYa3Ruk80rVX7mb4p6cMA/vC4OQX3RKJzMH0w7usLl
JJRK6+M46xD1dgVWin1or917+Vm6U03fNov2RnyPfOfrC4gV1opmqiW3N2BDsHu3gicOEjwcS8bU
nRbEZSkZLKsIQ/kR4p6VdVyflFtBbTtjkmaa1OPQlxYYb74Ia8L2PhmcSMkEvwwvFyFaFX+Nl+QF
hbFepgrORWHByidPY4+yBkz5A5DFrXDzLanwQqY2fZKBDrraC+owh1uUOYD/To2a/KbqiZH6BPOY
7lYNzQD1z9ptBl3KLuB3UxP87fwBDQCxpKnV6QDolVMjRiUZConn+GHMHLgKqX9phqpMRN8PyqlZ
QAEfUPWgTXkiUTUKgWa6P+kdxH1ji3W2yNhZAcXYG0x+AxAmj5EdqkdiulwcbExpAcevx83HpcNR
K8Qxu0w203Gu6Uvq/x3rZ5c/qmG3OlJggcQ4RrvK/RHml7zDNw7/ZDyQ5Ef/F85Rtz5ipcuRAl36
yDcF7lHDSbXoUOLYEmEAeuGL0Pnr2blSUrLYhyj7QMtFVKcVo4Ifr/HRpx3vWaKE2Z3pMZJEtnQ4
MuiOFbSPYB+h5HUdCRi2sIOaaYF3d5YvvtQnPPwsB407Sp+e/jXQOLxzkFReQq4XdfaKoe3OHWgT
KH+F9/9/ej85II+D5sxt87Qmv4690bTBenzGIPXy4KBquHnWoqobfqYQOc+h/P3zWgYWZkJ2M70i
eUw8ppxEz+Vz6nqPAIvR8NM4jhPBY1Zyd6hcAlfB/GfOMcr1k/E/YOM5jeDOQocvOYeOXcbfSGfm
wD1j4rWeCgyuxVIIO3Mm36bGGTVinLjBsRsQleQsHgQmhUXx0dI0vQSdyMw0991Y2cPGz6e1saS2
HpMv+2c7RIjBEKumBSQVdTIDMGKauLegpoIDsZZQyJqUdE+iFxk2W3ajOeLEF8LmMaJzVGPaDLme
OwO9ES2EbI0u4EAE7aTzTAzOqdq2iZ9FQDb1otcY6Tp/RcfFajPoDEdd4SqSf9KazMZZZUzM7diL
2ZUyJLXuSWYeHtOwJ9dQ5Z6Ot1qCemNmRXeVsMbTZKYq7NsiS9y5oCrAHV38rW2tKsMoV5k9Tba9
ykGLjwq4epgh2RXQlkbSF3/pP2daeEQaDBlKeVHdngv2b5ABpZrx5VtHmTiyUsjwe9SdxsCeRnPy
iPfaNmX/G41J/yVHoNBGlB51Kh+fRplpleFS6tApALq2gkk0Ch0MLF9+jr4V+cJ8WReRl3ICFegQ
z/MwiF2SGrSXFBETbzBSyUM+Skn4pLWDS2vWMEwwOuekiBBMUd129IQmKIV+3me5ytiQNvNTRWB3
tF/eh/dReWhYrIaGTw2HZKdchAs4awh/qcwcCIAzXE3ptUOKCMnTEc6Dqy3B+/4M7kQXAOvBbxWV
IgVvdCWbyOnu+Uu9e4G2dOfilNF4kdxnOhc5caM+lbDnyLk0sJZ3czltu1PE4oPhVFeDYE4fJuZh
Fo0CqMjdu7ine3tXHFmhebBzY0arNjia6PuO2C8BFuPLUhOQOnlmTX86SkVT5FGxUex7txl7gM2m
s56UMH1/2APXmgZLMXb0eXhvye8YzeA87oaaLIC4dLivwtt9AAF53YTbpSflHZAk/1caNfWYAHHK
5G79zoCwPHOg49m6Jv+jOa9i/b1Ka2s7juG1kpxcmIRDgfQhpzzOdCldZs4wv0Q2qAEvRloqT2kP
4s1V8mD7ANRSvrnjDkwez5XApXGlHt9OAwE1QpTghdhuHA74i5AIdkQ0k+/ktuzPbEuAZPGZwIEB
G+vWRkX5ZMRbFEgHAFTjDisV4uplRIE1rOFKvPGocj/T++eOJj/SH5KWj/dH1vhLQY4MlRMLp7bb
XwEQFlEN5/ABsoYkponaXn5m/h6F+Pi+cPIKvY13M06cc3r4L4xT/0Xtyo8UBf5jYhIefoHEMUiq
jMRBoRCp8F5xlcHrQ3l8iQTOJb8FFwduYSBjS/FpA/UfjsQIS4TnIDx7LzTVSupiF9MfovBuwJFH
/znQVHqfvZTmFPLNW+3R+Q/A5OlCrn32T3yp7HfBfF9V3Cj2CwCcu9Wa9unbHCshbSsztJaUZ+mb
vFJycXr81sXJ4hUd55d2S8Z+GZLG5xPZ9BZPNXext0Iu9onl7yqpsaMSL6Wf2U51wx/jQFMpUx/O
YbCniHr183Tlr2P8CYkZ1/p98ECkshlQjuYKIBEFBFMlejMdyfy4iQVm6bvh5TrPLMV6wtnGiAiO
khle9CcRlxN41ljisTqt9+FLrzT7iyeywAAsuHmsvq5jaOZRGUwWMnOqCszcSAN6LjqN+j74Too2
4kGEv5A1kUIKw/aAC8nH3N9/Pc16CzhK1Bt3fqIQVBf07MSAHru921dQrPiWLT1eb/Z8MGzNW9az
KtqdahP89Ksz5mh6vRq7KfaLePqMFvIbzUWyXKgzIrpaUJd3+9tGLQnpLssQWmGWJtDA6NIyjrOX
Sg10Brki6iM23iEK0mloOcL555JMIKNjsO23PLzsiLOJ1aORVW9IRXUHUudu6iKWPH+txVc0yQp3
eJ/JgUyC3Wi7rzbYUTUKIg9OEkHdaOnRPpK+tUOfUpuyIVWHwncsO6kf4DSAwC6ex9/xQmpmxk24
FYFNXExL/fTnFWoEt8tEe0eIvyU8F3vgK5u/4g0vajfnMVfFhDopULxkIReNNb+4DpdDTgzkwsY3
vhzz/6rlN1bybxGUvjot9feI33E90BaWkZILsLcib4RMFZWcu1rNoBb3J2s31v9v9HTsEVa/VpaL
Qa7ELc/pxiQyek9mk1rw+LjocN7rQrO1zmb3OIDYatAXT5+EzGDg3hUMwW4VOtnZoc+PPhuOJvTI
nNc/kVohRD7LUsjfbu6sesNaOgy4TMvAeP5fF8v8fftMmyiB7bOmicc9Y8K9YN3CQKsdiswvcDk7
FMxPHWJWGg1Kl0iixPIkC8c0SzL59z+e9xYr0ujhyaFOIb0kxLyjq9I53azlSLgW467JqvbbbLtG
1IZSvms+eCaLuU+WUnvd1ghqqMLR9dnqfp/P7vXMQD2xlMGQBPnkel2hs9ZUa0ueVXYf+POIgCXF
a6r4vnOyNyASqp3K4JCfSszesm66U2j8POB5DwrjxxH+XR4HaLHAkzBnTQ+p3O6EMNjJTJGzFR8Z
aaYNqAGnZfnkqAEeCF2ru86vIOK9l1rPmreuz/TcRgjo4kNhp/4efq2Bc8g0XpUWpo4pgsP186l1
nLeNznL+o5oUcJN4uP1BB1AvqVg+kBwKUz3gUS1DGMzwklITj+izgl/53AW0ekPT/6wpFIHJvYNA
Lr+IGGBCdNBeXljY/FnarKqCJiQj15ML1rxypmuC6cJk5RF7YuFY/gTAV8OvIHESHSYY0zIHzq/z
Mf1aFhWl8dcfJHhvGYE9umK2uTzOTXX0uTZ64D6zbZAQQjXeNm1vIh+jcL97qTMpHvY4cPen1hNB
tChv4bP5K/RFb+rBPVQTs6dpJvYag9+uxRN22rcBssovdi6NXX8C6nzKi/ihVTFsx9Dwr7+7DgSg
muNZU7DZa5RNDW9z0z2/0D4FyWiD5MF74+P1CbiZhT3PGxDB4BbyHf2y/ahXt2S4OH048GQjRU8t
qfBeNgyd+usmb6Rmwj4nPr57G0kt7rSfQHOB0LkEcQKYH4+oCtb9qrnviHgKL4ZGb1VFMAqv5q+K
1nOqkKPwh5i9FCri/wVdamXwXlHs9agVK7CtSHsXG1Oeqr01aK++QmACzK+hyrqmafbadNqv/wev
lIfnkH1uJuqdhT6Yg1y4uTNgrkOU8ivqQRi0CXaqGktU6qE+BQVlSe3omNUO1Mu/efDxzDSLlia1
A6uKEA5Zwxwa2Li8b2rSrj8EhRow1a5C7uOUjOoCx2+VlepNy6LZ7nFnGVOm1Uw6qyy5mR06FStu
4RYvs07AvF31hL2dN+2VCRnrnkHzgXv4xg9g31pwQncFvFJsFTU86Q37mMJfXCdYIlltVBTfA3uN
o68ive++/KF8W3gZsuMn6j/F3bXLsFWgqx5lBqBAgE4wNG3ClO7fpDf5amE7bSWlAL30tyfRHs9K
p49NvFn34gP+iXs15pu3D9jbgt9Qa0ts0nIHXMXCDGx0aO/g2f/4D9DnsLMAEke4ok6ltlruF5yK
MvC+TSddXffaBHt9spG9mUeDY9JZp1SZvbJeXn1N7wgio2dd1baZw4I4TfK+uEgPCe6UtwB+c6kw
FDoGwYB1Unx81pTvbwBSOfCGnYmV3R2G6etIjXGyFBGQaOGQE+Z98YtHrvaTa2TpSiOswnGSpgYA
ykt5DbYRIea4Yv4DZk+2BfY6PYphkGkVG2UXkCI+cboHAl64eSYVMBz7IyH5lUrSrs4sSimHWf1i
hz1VT7VyEDSLBO0ZjXNgqEcGPolsLn72xdG6kbGMl62xlIvu8Xzm5OKjqXMjOeIfU5oRZlaGm2w3
PpC0YAYePDtpICzHAlsSAVHAQx75nmqmRbNgTOaIE7lSFxl4FHWn3c+Hsegi7aALLkCFUpNqHFmu
/99ehkLOUukbaB7QRkSTAzl++Glyzj0N65at4Rp70kKfuEsM7D+kZ/dI7ciaqbmU17/Z6Z6bzw1R
rDyf+TX1jH+/AQO2wP6PSngKNpqSbEQw/dDhsbldIm7I/sEwjaIM6+uZRzQUJI5o3AcqPhEnOgoK
DxiEH44goEbYIPXgD1ceBAHfS7/23oNlPCR024suivOU9PZrsGAehpcQ63PGTTV1FdI1syw9zETl
4eEkHzSJSFNutfxvJBRWX0ZNvM7uDmTj+H5m/n30SpPPLGASyCuEG8a6JCARahCBnXB2Bd1tDWck
GCaPNx/fxwMunzwWeSO+ia/D/AwhuAk2ThZu/82kXDrWj8Fj0R3Fn55kYJvhGvbGNAlh9whHtJVD
CNZ372NMbQ5gzI+q+Yj4MMrU2kMSkxB0600B/PwXkX3q2hutwkPSl34bb+8wI4ySxDL1V4Wa53D9
qNkHkdXkpRnWIAvMl9aVBLPjOSRTULiNFfk1z01sS4OttkJ56IT8I4DUF2IpWimWRXY9pZ5Oxs6Z
UF6PEWCvgbwq3A+af5zLiuusTNEH4hPAAzfpRup4rx1JVEhGnmNzvXF7XKbiVBiivP6KMaMqDEvj
pbqVYhucBsHWRyB2BPwBjxd5xA4661PqVBzvxKrv1ejMgnt3TDdTiaEWYpgfN8JtsWzbrtNjjMYM
+OzBi9L2LX6mB7DeUhM0l67q5zg2pkuxIflAbNOCdL/cX0JOYiynJNyYzYw7jbC6zlf0feGLiCn1
LL1V+EFIdnP6sWAzPa+SKaTkmRhnwiSnhQ8vjPeSnVF+noeJKFQmQbsqBO/Psd92TWyU/02Wq2HC
3eedYiZdo2lIQPs5SkPil/FWncpxzKRjxtCCEnEIY28wju9J8Z/YypjMQXXn3C05OJK7bM5alRHO
A8LuUQGgvql51F0/x58u/ULHEldtyJjEzjmFVeTFkd3UApjHb+l2SJOdMX7CcoIdOjjsB4iYJe8A
/tFEFwPvRCSaHqWST4n9DdHXSbK53DJvsCy2QWXjPybaeo3p5a9xw7iV+lUisAjLri3tp7OtnvYH
Fa4RB2v0vUothsXOfn5ZyTykMm/Ryt5Z3w+4OZ7ufb0ORDLwTHj2m4VirnM4jw9im8CUAsreQGd+
HRW95VjQ3ApHUSgP0zOp4E5rW5YrJwATY16ajb+IGEYtrEp6kluFNYK8R4y4s+qDz+LfOeyBBIY/
f0pSAL7OPKli9IrUZdyIUcEH5Eq6K4Sg36Hy6qIkfdMF7wjqSkr4L43pxd/7o0VedRkZlbChk3XA
UnCvRcJJii1HgQqZ5zp9cxR3SmuBf9Gt6EWUUmj44SQYT5Ah7QU/ssEvdGSQcIE4h8GUAka/tJ4O
N7xd/Pvfc77Ez7ieb/C7Q/Asq8rakSCJWVmH8KMb1azE2JpHxYlnOYzCrfuyI1R2QT8aC0Afpm7q
Ws7KFWsru1d7U1+NRziolqlC3XL4J+q7JUB8JMHNb2AJQtzW4IgUoaYQo3ZwAMQJV3v6UdtUWbHV
3uqKgCuD6Tx/Mcxi9R+3fyyY6Ar1CDlC578ZKK0/D9nFQlSLK67oKZAIz4lsZB0caQjiWqbfawFm
9/3TUtxzkjhRtWB0OEfz/JiSl0NKwn6URdeXILak7pOF3ZusRYBWc80CohUwDanC5lG7slMTjaom
sHK96GbYKsFgVP4QtlhirF0aNvnJjc5JygPzutdd0HeNMj1a7aCh3ISD6kJIDtrc2UXxwL37vcQ/
V/Z/5yqtgK5RH8ylxtLzQJ0r0c7+JL4k7MxMYBzwsH8VMAUGR1OrmWRvJ8IJoxZ9jX7n7dc28+2I
ftgns48l3o+CelrRk3gcwIvBNa7vlBu9/dgKlBMG50X3kRV5nlp8S31OzmCyhtQHHSLWKlC9a6GP
wjUdlEQyESYimDiZwd3y45okQLNAxZkq8YPITRfxvzHSxUnsculUfHhzbt1/km7E/gdaSaxlzGm3
S7joMFC7JYMknDIh9w63J+GBa3D3i1qSUL6fM7vR5+s33mrGAVz7gaByYaWhGdE9levlMS74yNpe
tJD07UbvPwT18/1s9oh58Du1gBtD46AY5J0KTyzgMwCJ2hDj5a5KMpxuekrSwfr5bm46waw82MOD
HK0ZL2U77tp2rC/TIEEaBgegYbOoAfurNtuZ48F6ceBS1WiawLOn38+FFH7m1Qlu1Q5oid5ShJxD
AitOCdi/wsifG/xTCOQAIfOuHfbXJbn90Dj4nL/mJApmQek70yHs+G0QVBIeeg87VGMwUZ4lH/Dh
jSfSCQVkAH7V6+9Ir5NNqecBXc4TE2ghNrgnMwhg7DYCxqNxV+PqgE5pptn+K2eibG6FMoAX76po
XnQB/ZSJduqM2TsYGKnLvIhVJRu24nbsjNThiFjFIEwJOc3LRS+DsothTwWd8mQLjIjW9hI/Lu0p
OEcW4cVgi3V3DCtYGLjOLRjhVpsq18uGSFcUjE5JuCeA1wWul9mvF7fj4mIOmMPufLfyGtLsLTzN
Ds6Vmmyc7r9Z+qwLvvrLkormOPBNDwjZbIUOF+G7bDySR5YpvQ3K7NLoPAJUU0htS99B44K8/o5G
xEK6C3dAd7bZxh4UrxTEEBbhljWWPiiGRjghBLq/LdVcY1zAxeX/OTQsjMMf2+igQpY2KJDdZ4ca
sP7T+qf2HAyDZZLWr527IhBq7hm8XNjczV5S9FmPui8ZXeZx7gLguqNMaE+U/dHqCN/P03nrWC8n
VuipBqzgVjiV3/S/0c03itLGQgA5jH2s/qB+ekgQ6AbAMlmpNOPR/c6DhE8UQlLEkwIPQ77zgzLU
yd8lBWYqrSMtTsO1IGMezyvAA3AQGaYv55rgyr/FWvXF0SOshh5W736LiK6cU5+mVTvqM65zfDGk
Uz96jJbK5MqPvaP+oXeYto7FDuUGlF2jRA2ujqL6OUgNrMwY5BeA2QCSOm+R7npcZm/4xPNoOKms
8M5NBmConLxJJUNHXz1fQ/PThylFwAvfRYK4SypBxqL9PSBkD40xG1QtMoqD7gpJUGRLcS+N1aCG
nu/EthOA3mqqsjc2zvrMB05iW2tE4mpTvLymLDh7adL3SZgJlxudoGmH8CpOu0QYLcNGXZRb1AHT
jDmu2omfq6cooakAZTogEhIr7zqGRjoLHpPsRwm6rW4xTLut2q9+NqAmINBwsB2NSWsxvmpSEH44
7GmyMoh2HKxWdJqboJV7Ypkbuw8nVXnUIvZDcx2Hppqxzt9Qa0ukWPyAzcQRWRiPOFyRFH+yuqUO
mhk5xkKx8NeFKGXc+YUgFIteuM4mSoEZ9ahHp+/LFN1P+84ft2JcVe9PLi+0g5pP0oA1uLtUeuhc
ASOMxZOjnoMxeTMHrMJL++m7LYI36I0MNnlCwGve+KZD7DC5d3svdOrf3HSb0vJgll9IBckbffIF
/yZ2JhYFx7DVTv+ViCfom0m0JfTzGPFwCzCfzUuHujRqtFIU43Il8gPtDQmCJQ885aMA5Tg2TnfT
zOfWLyZogrIoFOZ2iyt8fzCKiC2FrVSZ609THsxWZrnZ9umGj6+hLdWyvw0pc/x2pKDHy5h+Bn5Q
Hunrxu+StrjmfGKOaIr16pzbQTmmksyRdC3rXb0zwK5ZFY0Mjmc1ZsLt50IF6GPjz6sgi+E98rdz
EkHTQ8Sus8CEf/7hc/w8I05tmJRZwla14x7ejgNmefxBkQJM19Xvtihkj/DkLGvggM6YwQAJVBLS
lUHT0jnYzK4Np7U73b9mqJ4Aq/N0AEcGhHUMbtonVThKLU7UP0Z7NMhp0OxCsUWQ3xkBrP+Lgl+H
/zk4s1n5IQ+5Z3k0VntIJPzrOIIKt7Yy8eSwza2WpJ5v+BFrvZPCsxOMhLBg+2/5Ax9J4cpRuIqv
1Pi6yDiEWffk60gcfcuw22nuDSMiumbbjVIUt8t4U4Nry7sBsoEQV+iYTpEvWOO0eiAh0hE9Vm8D
ZN8RAP/+3rJZJHgzkQmKH1bzPeBhFnHKPkaAzocQTD1H2SuZ3Gdye1rOEXwn7TwFSx5dX9sfGKU7
u8hGEXIriC8EC4C4STtUZPLBaiUriXdl/tuAQx67rj4/4mYxW1UPA38QCPiADXI7VdyN1XrW2uQH
dTZHZRvjRWpy5qI1vH1xUsx4mz4r7GeU9VlFFGQjxgbwHdyOUGbhbs76F6cqzIV8NE4Wznm//+xO
l5CD1jRyXl9FVFQveklIRppzV6ee6Qs6ul/1cwxGelRkqseIw/ApJQrwVJgrqx4FAn0v7rWN/hoD
q9q+8jxWLjCie8k6FrMtf9PFRL8ek3Lx31gzxaozQiOUhYiQXhvxxpvQbnt/GBZkE2d+qOnhoMrx
XckqvKnIImpgVrhM9enb9emqyjoUv7AfqYwOx97XyQ8yAgA8yxx347ve+FDd8lsMD8c9D7EeY3i0
fwoDRcwjYT8YI2C+E+9Lce6y6Y8Yt+i4xP4LQ2Rtw4Hwl3mqpMIwWq7vTTgu0DxwpxUUy9syL8J3
SUVoDqZoNcxrIha/wwa5s1M4zhXERBOLkFdE1xxcaYR4Jnp/C6kj8iyu1BCWmOwrzw7gZ9VRjmTL
pFFDw45ET9pB+FWmAFmJEpTuoNFZnJIyf7G0bmnO+9bSvt2Zr0JMSRM9Ffn9m9KQfsNTmdsISk1V
IO1FjYQs0ZoCpLAzLogtdfTPKLN6UuQGiAGRgy6++SeH3hul14H1rchEudz6mfrrmBsOpe8pL1rK
40g2q3/u4XXn91XguSoXfBfSzD4hYTOGQvZNHBVyTcoCtUN4ngWYzb5xPCCkt97Ci2YFdXUWEAvQ
XQIqivCcAbi18u/vlSra0xNCdGlIoduQRe4+LUcCbQVPUuyZTVxGTwx6rpTz2Ul5rggBzwlTX63g
cbG8TSh6On2O0h96amyGQyGAfjrwb3Btl/ty+A8c/y5P18g+TsmqV9JS2bm0Op2P8C0uDrCcbpey
H5glIXlTSnS/O1O4UHcek1eUje1MhFFZ/5wBmm2+V0aAiVXYowmPh7qsq4IklCUtWdJFUngpLsKD
cuYJ60lNVKEiT2jq5GdQHo2AUovIabDWPWY7gT/NflL09dQwOMPtfi980oTmnmCCK1MYQtN+x4mm
KaEe3ENBM1kpAj/l6vHBcrNItH3i9LmA2WFPVVPzsE/dmCDK3avyA31Hyym06jtQyE/QfYXajI/R
2ep3Rv55YD8eB8UIJ45R1lxY+/zrIz+Y4pSmUbGeHONN5tm4IYgFvvHlyrjwjfYjB1rvFLRCmqwU
Wyayv0f6bjrVVbNO8avQXvDtIz60abZlAghRd4wY4n59ytFN4sr/YggUk7dmBFjdmdtD2zk4wT9e
p42Dmp5kv0GrsELWuawnc3pyEq+CikKN6jcXyj4SrkDBTxaEiMo6INTtaMW8Kpyy/3l5WvQ7EetE
zqTIEPjy5ms93UlXFjDr6vfJgcPlFRcGz9sOMXJiEEA+S/T7gaIzaFxqbGx6sftz7Kt6TtYDgFKq
YnCgfC4QEF1LX3+GdTxzxSiF/03UQJWkpK2JbJqxCwWpJLrkheggHNH5J/F0lks8Xo74pQs6s6S3
FkKfGCFQ3Or+ni+TicSJCflNVb21b76BF+Or2OceZoO+EfhNXkLj1yUV02chM0k/MKtqSJxLZQOK
0AAYFPhmIMZVll8zYZW7c9y/y7hwVd4RpCc8aMzrH34hTpNz01hYg32I3dGlYbYLTwLctsIQYtr0
0BeT5eHkFU6ZlQ0zTeRLx1sQsT5LmJnxwkhqeHaWWw5lgffPaVsB5P96m2UwNNQJ8Ivm+ba2ToSt
gWEGKq+PzZWoSGXjHkoxqOGnW7pFj352yInyjm8sFH2R/UOHjdK8MTkLZxeJygVk4UKR1ZhpSQQc
7+Y00ELfASe6DWt0k/GM83Nkv3bX9eWJF5bGA/FyyQ3brevjUUjTHIW99UqPrFx6XEP3maGwMGqx
oYjGMZBuvVhVsg6CIHFGJTSGvKRIg56W6DyvdQ6kluQE7YapMYUU1VCFJHlJPy0m4ZRbRCRVPw2A
eXSPR8jwvmXUaCGQKET+5WiDrAj7ugD3qYt8Ke1A8q+bvylW2r5aKWO+ce2hrLDyjH+th5dSyEMq
qk1BQKanJTl0UbjFPpUX8p2r79yWTNDagNH3udc8kwujhp8HsYrB53CHdgPKwU3dWlpNReL78LRr
HnXgI5Y5PAERWC7qAQ8P97iBf5jwAOwxVSbv1xdqOXyXAaH4QMcRuzx8Z36HJQFoOYqeJmkLyP3m
P6Evr7qlIQw4UmJUHNE03F9nBqbRncIDKbycpeZR8Zk4AguKYpPqyktzS5hm9yDx/auC/iGcFSmZ
dMqd+d5AVqzN0sOEaieKIfQOfKQBp6gBnF6j64Rhi/p1EBXSi/Rv7AK1FyPeVc+q2nBmgNvW5Lu0
IziEYD8oBFTziMHNuuluV3ZEQop2N5ojtM6v113jde4u/ShkvMWhyI22rGT0aEKBMb+yKNJjDWbr
ViymlLbu5t49lh/WRBuKPu+YAvdexnI1WMqT14zZC7TGDA8bntKS1p/TslQ63FQKmYqIOwzp6t4x
yXLk82ozrzXedX7f3GhcH91S/cZPg3OaLZnQwk/gQK/o4KRhp5Z8pkl1gpzeMURJrGqqTOCFYPGk
DwBC2i77oC4mJ53282QfN9zybAeoXu1gqpVXxbYtr/MHc9Cu0vZ4FbohDgtojQMmCgjDHsNS43FY
KfXX04p7Wlb/CIo0RZdBr2gHX2ecgEkPOlKngkD3LzxeKwppWMiJfaxOuCQnj9NkWBMOboaStgRr
bFimxsFD67xGWRbIJEsuQ11OjuKbrThH23mDVE1sE1vUTH2y+vt83hiEuAnzQzPPDdLqSEXDq7m9
/WiQwn0bLgu8W8L9mPD4Zm64RoKdLdX01c4bSeKc2vFYQSqjzc8WlUyUPkkZvenBcbM1AExdYL9W
GMB2a7MyFLTbmwKHaDpWGwvbc/fKlhOaPo2i91VDxsZcRND/ouOo3+10v76yWmVodDHTogZYeH4g
pYERakOdrc4RQmRGd6i7Sjcio5A9QK8qlguC74YGSjLEu1GuHgV5DrGIj2TfAR9BtvCTLhyCz1lK
PKRLRucgNx5tR6CUSM/AVUrkpi5Yc5l6SK7fhn/Bh+nIwTnjwmqTS8sVVYrhKDY+lclTsZjfbJ0Q
/dG9fA/+SaSpMJ5yvJJ5Gvgn59RQtxkLV50c+dBfCy3sF92j3Z79pTAAhy0srHIySPDUl2C4Aeg8
5OJk5r8ZsCv1ohuC/4WjwXFN0lVJ+IbbuVlPXBq18ihTfM7nAr1+yMOhmUV4krLTwqGVri5EyU/D
QdxuTZsZnM0FwO/xqUA608nEc0yx4dReskXoGeWF28L2AguSniYlyGg+Wzod8S2uJqPD2fdDxsAA
/MmvoD3csGkltIOL/rMlfSGKYUnqnmnL0NeLOefHhoSJQfS06UhcREvv6EmlI1r2NB7ilzMHC/IS
2sP1lg6hXz/9uY9B0CaoSh0n5unX4u96fetjb4M3gIolnNPVUQ9uqrYS6bLkqchuA/NTGjftGzFC
FYmxvfoTJmowaKlYmF/FvW9rvVufBXjrRDg4cNEG/upwsli5Jp24cuRS5OipTeS59y9NyMGIY/H3
6LR2BQilVepp/+WRXIJ/00AIjc3GLAiZETMQs0n8SiDqPofX8BJN5LAAmNHSrOrhNhuS0U16nd8H
LIaaK6Oyv/MkohCiB3Qvo9UGmMw3ji98HS2N9Bq1TiXL7IEi9jpRw9gtT4x8qGpfz+wNjzth37xX
UuWVSxkP96F7kDBF8XV0Bf7h2NxzFn17GApaP8Su80rq2gACcY9SrxK/+S5mNMGNNTfRlNYHMco1
JnS4S6yCs6mbGMoGu7CwIX4WrztDJxaH24IqiPR1+fevvHMbdAhJBCFmKtvLADfkslDdxXoaoQGV
UrOmIlp6cJPmG0Dyh805IYHVSC/sfos1glHBGEqSfupSY0cspD4Nl3OC1ba/mffRnZuR+WIhdYlX
wNcA+9FPCv7kx1znW7deoRwTvyz10NEivgiP1+2ane1DmenThM0hcS+sxhOsiUd3EQV+1JZDoc7N
WBum1elYeUvIk5wJUyVJXVsc4OSRqRgpsijah6q9vLfoYwcke3L6937KKB1yVjK3/Gjp8eeGGAbZ
z3iXdImSlG8v7OVchFWNk5eZwqESjdnWCdL0D0fl9Q9viFLESl2fbJhHoPs6DZctDpCoU3t6zfMh
DPhNplD9u3TegsBem2p/Sw2yHyZoCKHiFCnTXwbwQo1FtIaorXy92U/ms2dklSwgd6vjbncmxbar
H/WFBxnLD7zzQgCq3NuDDK+fJxN4bhuiESVW1I3Tmol4+270XXKJ1tBVch9bg8Cfr+x3jzjqgaHJ
2Yl2Iw23uCIi29LXsjfBWlKmsOqO17GoVZhj14kRkVyAhTuIvYM5Uxk2Ibh2BytOW8/2QdcGqOId
8hASY+rbJamnMoJ5bEb9UK6wrJz2gBPrYo4Hk6bEYrbgXEXqctpuixlptQwA31PESoBhZa87/MWb
33daG5BrmnXLVYCD2MA5WZUDcF1T/M+VIYWv02UXYYU3dYI3sKseJKaV1+xRLHBSVsUmrVyhSkkr
V9dcKPAc8mfxlLxnlACD2tnUeK0DhlOn+8aMCUMg3rfRhOO9iHBqAyVruxeCPwThV0Sww2uhnMnJ
abxQFT2TGG478i7k4ZDA1rP0Bprxe1IQvcifWYQNjMBfUyy3XOvJ4GbWg1jETVK9Yr5ijd5Ad9HG
d/VU8d2NPq55/zLkE+3f/9YzHwy1GBJ0lijESViItsmTpWdBcnrGJBhjee9t53pYUaV2v+TxvjlW
18fE8XqGzQEFJAXR9JZRVlXF7ij37XPYwbAKWa0WiXs/1b84Uv97e6CTkPOnARz+EJGVF/2mQiye
m5n9aNz52aYQQhaavc0iWc01nu7QblHz9BtYB9mfhxglZyL17PNLv1K0TBWyAdT+XSfo9wzyB4RC
4JQRlvCOjnaTqtzkjXRV0fgTBh+OnWouWD9TgD19OzAjZ6RyTNhWvis9f4ePikNa6+7Xeazrxtit
y4gOxe2RhxaK3SIQTt9jClqFvUxvaZv7wQIIpOdQ/TawvVaDWSnuMdHw0abx4OVHxlI5XwC9cC0x
c4psQkvW81klsJb4xx+SAK6yLI4gb3unUhu+OyDSh7HhR/s/+jpFGtoh0GpWxiOnlAF3SSYOULfg
dz0+XtJWUOQi45y/+dbxcmE75wLMKbTzuwnJgiB96MUEHXyEu6iBJyVbpw67X5E7w+OzRqS97uSV
momrbHmmhx1c16zoLDQVwScQszq+RFMuFgDKkXYJXFTrExwrISfQoedSCf8bAIT24OaU9gD2wSSW
UrhIU77wXNTfdgke6IJmKHaD/1cB4tOBseMba2dkax5lvO8Y3HiBRAQfeQN20pV6aQ3A7FL7UH2h
LlT+9woBqBYiWvLbY5wYxUHrRY2gCEpRNz0h7U2q31bURH3Wlnyxf/gRR/Y1yCl0bL2csbW+8b7B
KyBuCXG8kzYP3IJSSkOgOeIcbxJVOXbo2VGAx22Whv78LTv4srOP5YwVGYpoCqzNVwZIt9Or6Oky
nE+daQSouEoCjgG39+jZwuC2AoXamh0G1rudWxs1/3LUdQUT49Ye+87UK27lTqeb/QOe/ZDZadaZ
UX0pQZpFbFRtInqUQAimeoxpUF0GA0FtUP1uZX9Fr6dIBTehgFpOh2Vr04hYR2QcdYMLltPdXe48
AiCfD5tezGh/q+QIxOn8fAUHaDsHVGiSb6imNW51sr3XyJe3ckpWXNAN0XU5081YGdFCvidipvfF
XR/mucH9eCF+3204VnfhkpXo+SREabazK0J/XP/V2NOkXZc+zbjWxeIgZm04y3FZ/QG4WWc6cxzx
fIF73YXzQPg88Oz8s4ELoi4mU5diubCbUScSZ80G7vt8Duho0+LEKI8U8UirhYU2THX9iYfQEHdk
gfoYAgsAc8vRSNu63ts+Yt0sn/D4MLwsr1stpgYbJWThumOsv6aRhNHEZc2ARxM9jERXKrEdbgLv
UsCt3bLf7rKU0lLVHzCgHXNb+ocnjEj6c/cSnNEVU/zhDCWhjEitLKZuhCS+afTVInZ4nbfrHWdR
rln57bPppd3kyoXGu7d9TdJQ5Jw3GKrOdOimPOdO4FMYpxhv/JXuWGI54JYsP3dSthI4MwgjVzc3
GB1dcWEWp3QB7Fyt8auI+FQafHj0MN2qHzxLW7Y0hDYW/fnaEmkhlnEYUrEQX2HStv3jcbD/8phX
VS37DX4c8vhelmBgYPYu0ZskhqwqSRTvAcRmiQ/L/ePTbQAkldJ/9hZmzJS8lQGtgZy9J8zROS3q
RT+dZOgQ2xhuAL7DHMqTeeEM1H79pxrHUB9dHSd2cwiSMvSNXYOS8gUyjBohUgIxytHQmK5+UG0i
U6U2FMf84+byMmkT0P/B6p3wgq4/roID31/Pnj4fMANAEEbnekUYYxye4lX2wLeHneEBkmUxwTn2
0Eo38Cka+luOnSQfUqSZS3naNF11+MrnN5OcsS9z++2gnd9XeggBgTMPlEUuFebZ3/qYqIqqK4nT
A+SxRqNIUIsWpAH2yLGVKDeoQzehIdaRBIXwH/kRBv/q5hGeT5aVu28XeTF9jM5zgtwVTnLcHu4J
9dHQi3+aJmKoulrwcIw6B+QEAYdp8+dGFK0wrWO0Ul4MNJsjEpHRktH6p1mPVeSIN6p4+2kAdj64
QFmNljc5zMxWlrGYCz/Bh4zvPvDB4k/Iw4TmWV4gdUwgI8kgMxYzctVn8Vgf2YIRy08XHRYE9ker
nEEYAJ+LGBgfpvUG5yNl5aC87M2XIk4q2GUBomIDvpjminV8sFajm5zOva+13tzuGkz+tFRlcF6n
gni640bP9XBHbJdarTuYxKhH8lDE/LtGwdLr/YGsDyo7/f2o9BpvjM0kMqGp6D5Fv+xLFFzGihPz
X+Q82VgifkAPjI6HTvJdZax5f1V4GAJZ5UVXIF9A2B08fpul0wLLf9s9rPYpIP5y6lIGcB/LlRnB
U9A3edhf8kX1EVhXTXEeTgHmZ8ReA5IpljQdH2AnqLvVKFrca+zhGyw5VY8bjiUJu55Yt6FDxAcv
khn2pSrDRqQugnoK4E1JY6Pm1D5z5bv5sf1dzF5jR/Xsvx9aAo/ru4Uw+/s9+bF2djzdzJWF3hx/
FpATlXT/MNIMp+DpoSLyCb6D5Bbw3v8npZMFiq8dHUVgXSopbmTad/E7WuYRm9ejgQEdfAKjx52I
Hk7sbtpkC2dJBDi7PEuORQgZe0YCXVKt2Ioe8AMNEhkaoqWwp/agdLEmscXo4+rQhLlhddIZd2ye
wsOhd99ZkuqcjhI3jmcIbqa1N/N6RMFmBtWsSqh4PPkSEitD2PzQh5nR/j8P5d70EW3SEJrqCjjT
iOz1tV9CusI71NZhp+SNVpWb1gri37pl2/8gWXvYUpr9dwQGZ78qhITLdNGrca9DChR/6lZmF7Mq
YFF7lKCKF/rBzNiXshFs8ScR2XKrezJRyo4ezZCU4iesuBOeaBqAuXWZQOZFKYQ+05nbb1l2ZTy7
+uCXDqLpHQ/DCjO20DuCIH+aCEunVTlphC5rh7V8b9iBSvpJDzlRkru7TkMtpWexGpFXdJUmWTV/
Ku4qyu6aR0zbqpzz9LwU6MAtj7bazK6L/MmKd+vhDVs7TQnyP8iGyGgTR9cbw3LWtP/RdJrMqxdC
ZW+8o2iWGJWy2HKMQ1WRf30T0IFNehJkrA1YcHNAYWaf7Bb3DoEnXYgMfGyf1MNps16HdO40OI6g
pjWe6nvmQJ+KBnDgS89DUEhNrqud44Pq6kTnfKWr04sjtH87IQYF8anZ+8/mJavtrUyk++0INYjT
mr60Bfp4z6t3DiqOiifLy58LRKHpEB21BSaJIFhsGP5nMevnYSPNR1yNZLRaDTveMk5Y4A3E5mYO
uuDNQq5cNVkFC3peMKye9K9ZS8sajO7DqZJLVOKLqgVmoVQBfiqpE78Y9HxrsrSbHGKB2HJx+X7L
LBDSceBc6AxNehEyvttTNeLyGryDIQaLvrIdKgFjsbWq8qXQirMOBadmqUtFfpPiwxwYu0Evahj7
m8uTSdHxcAEvnktsS7nfndHO/vpQaDjANZkZ1G7OVZE4JLQ1ew3rnYCGE6MZgvnI6ZaoqH8KSmc4
zJ/agjJjuzS+e81aNUmOnYwah/4X4ynr/iP6Tm1I4KYzA+ydTbq941DBzWVY/h1tcyYIUBkaF2vj
zGlDEZvBaeLdQZ0zMYNMlQZ9sMnxMxwc61P7ZOmHlGancmM8NxWZi4YbOt/V8u25Rqv5PE6w+pne
HgaBlVJwmjJGbeUNJQlZoJykFj7CffK0qCEWgONxalrfudopxPIzH4EPFyWyvISe8GZ+/oyhPwWJ
EpNeoeGVtj3BlOannO/uO+3wNpGE7dH4Y0ZuhnMqyhDiBAT9p5axS2jIbsQU0QCU8SFaUXwci4Ca
w1zG1Gm4UupWoAZC0e2zINL+1N7J4z8kPxK6LYDDvcNytVeOtq2DV4u46/gQ0uPzqSxHrBr035I/
ptVaooRqAYAToI5JZ+yE3BU1RHYd7m8YPpUPJV1pd6zDRsbsMtxVu9fZtp5EWRo0bxeUJieWr5vY
lv5NYZ7H82seabxOLXWwuaVbBh3yRz7umDV/5Q0120eaTSv8nzQECDUWYPkg7OByVKbJGASH7JaT
KcRjxlBVaQ/JGzs2TQMGkv9U5fsqH2IYT9qeir3j+7OPwhOFAdwkDl8cjpbgEsitfSJ5xg0XT2MH
POMskqJ2JTJNq4D8g3XYyi+keYP9s24BnzdvWyv4EcVaKWt2a3MFmZQI5TCSXqCCmvZRv2O2fNWM
5ziUCmSxiZf3QdF5wC7COUFA+VtapoutTwD8pTKJzWx7Xg6oH0FK2EizHbHSAGrp7RWLJC0hx2N0
+Z2pHgWR2KWgzFC16TBGjBxOjoG6ePdq7T0bsZ0T/cxGT1rEoySvKH7dItE90jaZt/+yv0zlgN49
+sAAe0YNFkf4DtV/z8Pyzwf8ppGpy7NAL9Ol1gg3GHZVEz5GRBGF6Y2DMYsGoDoq9cmdHRaNLMog
UvjAMYf96GJ2lDklBwAG5C3mMtDzWNRBkd8zCKuVZ1wuIXNRYmYa/Rb7ug8x8nGVVXz+7g51jALe
s14OefsKYWix8yzLBuxY25EhPAspxI60jt4ns6fIlFbVZVCJP3ALQUcHLyhzrxelfMryLeslWYJQ
62oFaoicYnk1kNZtiWY+o5XrspoObjeU6pV+i6n6BNWa9m+isxYDF55JeCivvNCM9S0EETvt0xDs
jrA/ScjJrHrUdV59MbduDXiXBOkFd1uY6nUraqs0vuI4xNpa08QqZl5j5TTj/QH5cV4a2Q9Ea7xM
kaMSVnTv2lVWn029vhxVYZ7ZqZl4niQvipxakXSCEbqPWEmn1pqoTYP/iHvBXkgRpKp6zZ2ZU2Td
3GCnBgPbkU7+la2ZS5RpLOMR6sLeHqS8jfuvTkT7hJ2qMvlbketjCP9rawqDVhzXfo6d2zP2kt/x
ZWDoVCV9/scsLcJzhHegByfpli4CwQcjiqd/DJhRt9LpeBQ24ODXPs/aQL1LSxMD5WEbqsoeotqW
Cp3LHwcilWrsB0ak/iQzDcSPEH1DXysztdGDqhbkQVX7kAmZKie83/vNoLaNN7WE7ir96eJjVCFY
DuZqeOJssASoH7hOpy1pnqm+RxfJ0ziKiNUScFP8BKxLRsfPssUdMJuN/CllwJcfJTsNdhqAKroC
zL9eQGZdA9WksLMceb96b1oAE4pgkYEN1hD3wsr8QKl9dLTfCJQ/XhF+OjhvzN+dccM/dJUOtZoI
Rh/WOD7d7thz7AheWKXDioy3dND44AGW856eCl1cd7uoJMi2DfuDG6ljws4iI6E2qYllHtWYNhEX
4Xy0I3ewHB0d4aKHIljQ51m8zki1v7bYkZ9sylygW8xhaj5jIGHgx+CqYD4KU6yWR2VLTJWducoo
k09H18pnk9JhAAkBVtZ3NbmV/CstcG5PoACBhABwHf5VFmsGlUlwPfPwaInVuWyMETrARVnG3zRK
I5luc6/q7qiogkMKqx03A9CGtwDIbGhQnUdfIRgd24EO/8H9oCo+f3tB1pdafi6iH9+GZzWXM5th
0p2ghnMuMEzpCtMCSVltIaYBTwMFztKFDOMKoZA0ed3FCkX5wj09r6Wsq10sdDm+j2jNJJxLycRd
Db2xTZRYWs6uHzInrtqlHyYoI2tyDQC9tVTi6Qqp5Y3rom1e3qG9Uw63SJgApnf1pnBJqDcOBipK
S0vM34wjWYumYlEFWRmauUthLrdjzMRDzlhKZwzbeHtwGjlkftp73gln0jD25rQqwDYkUz8pGG0r
9dQN/CV4BD5SVFX6N9ShQvLpNBXRYUZUIPyO+c9uytrNc3xSSDsFUdMSqqak1djaHUiq/5ulYPa7
4PvjbNMdyOKwHdi7W0ph41V9O8XxzzVtqb5CN9h4+v7O1KbnOhQXNUYPRRdCcSZvQRLNqb8478Qy
h8p7lLuz78mIblgn5efOZ93n2Yey50GnhfV+tM9FS23E9qpaw3H9pomut0a+hD9PAD4hOBgqbn/r
8VEORUObKz3tqNPFB4URSX6Rf+2M5XZFA+UJxgVOfztbk+bKtJgkhs2v6pLFW4ns+Q+SorD5lA48
U8riWNRriTQKpxiqtxNj6acJK+57LY766pPZKlVYaoQNj3aJEgcdt1GCejDYqm85nUqDWztq1REs
m+c7IN718ob+QmrXslMw0RjSW/zlNdFgyG0yQIVqRo5/9iH0GcDT2Fv1wWZAD/ogn4CKLWFw3jma
ZCgxeXu5cvG7zKG1NIL9euwUOLBhH8mPBYrPdPjnfxX+H8fhXROaNdhoh2N3Bo2ONU7MQMUfX3nR
wSLzMW1+HpkozTs5j5tQKQc4gqojF83ZJkRSlDODBk7KMf1zgk/r5Hve5sSdMPvmlsRpZiyW2Ook
yWcpAi8o8KwfloJNCZ7AOWIqSqUW5rnxBpO0e1fnIlFZewkYqJ+qsN+v9ZvztyJ6jwp8dljOrU6A
hrSq4yYKycmEOh7o3xfNUNKz+c+lTJbqh5Kg1rIhCfYYFjFt4V507Yk9uH3lFXvP3jg6540sj6rB
4XEMiM3Q6xcfzGQE3iRnYzgtDkMNL39Jwyt/2p19lPAtgM8QlTdiGLK1fKUrtgeEzlPJl5FbKYhk
FSHkK9vnyggjZyvW3BcWsKdWITncok0W6zX3oDAYzmeUhpD3tmggb9lhgFx8nk3rQeAI1mYk7Gv5
TsgQxQ3xvjLM2mUReWwg174DANB0zSaZt6xReHSnQO3yRLvxDk8tgYEzVmyFV7VRnuQ5sFjFmFMF
tfTnRctzIMhw27bD2T2PXjxjVYlUAf9lk7EvUzGNFhrQMlvyxeNwY5Psig7p32uOXBFtcEnmfMwf
14qRwydsXzxcfymVEP0GB7sX0xpxhzDjVFwnnRsdH4GTbmJhANpEhCvN/KE0Qn3SC376rf7XeJdZ
U2+5626zCRzUbEDMIHkvTl9KTv68yQyWJ2bVEcaBi/ulnFsg6JiqhkJ0Wo9zOlteC0UFt/fmTp3O
V9lU3qGWgo/86mRncCpIhA8ClgsRq8uBlDi4beeHdMKYpKfwNyMAICufawtrsXVeOKSekmIIlWVB
cIa90RXOUjBp9iI+J4toYt6lldKPwouNTJWkh64cAoXs8CV8xulK9eDwL2nYVPpbRCLEy5PxMEb8
ckEe5VTHndviVIxqSGoYkQmsuoLQcSW2+QeJIjflal4TCsKjNaCbQZOkT9m+o7L7ZHe/+fXC3cr6
cmm6m0+2Bh4SlxPcfqkPT+RT8eOl9C+m54mZaXWj/G8atihRNw0lkWF2UW49ibal1Oexoqqholy8
ZyyTP8VbEzpm79t4dY0M7XTVLROt3y+cqpkVcOeye5pCutXf5RfuYaSxupH3N+TRspq0TNHVPmt+
Jd1CngRAWbrhdgoljknulEdFmD3a/ij2JUTRJFbmRnLQUF5+4F0lEcRv/o2PbCnuGYgswoiUjcMZ
QPblOAaS1HNOZ4tpId2pJMrqtHM+NaVJsDIf/Z6JeWrgopRQOExPEaZ4Je1EraFLqN+5p9YfQbhl
9VMcroU64nC/RhWukjWargvwY/rmrGGn/pB4ojMVA33LY8xxGe2qCYgkLwNUq+CCUm/3ln6t69oK
skCnxY8ysATRYmOCdw3XU+p3IobODWaAnSjVmMkoc7yAE0duhFaCzKPjwPBP9topX5Y9CwtBdS9G
iKEhxjECuOeAct/tPBuyxc+nNgrQJ8nCT+HG+jPRhRSUPd/pKmXHZmn13DeAwbd+gT0lpJvC8J93
JGSsVs7Oi7oHjnIJiMFA3mIeNXkhQRaeZaIf9B6VVe6ccfjUzh+hKu71eMZAb/d/94PB/7Y/h94L
+6jewwr5KqgJ6cE32HMJ1npkGuVvj40wyx2Q/NjsrurgFBvZ8JbZSLZ7naChg9Th3dA7skFETtO4
duRYapFcMjFYZ04VM3RtfB3jT8HFGCA7k7wEzKlxkSUOPzpEKE2W10mG8bFwIcrvSbfH/Ih1vMRH
otoaiufSKHofqX2VVtf/KsvkGB+J0DRI8XBFqyJd4JTia6XROgPcP3hlGRu9XOsxO3Ze6k3EFPWa
WbYGPxx3fFKXkU0t2YZzr/dIXKbOIKL1MKAVWVpm4s8tgJkd2RoWawVNOLT0+w5NibQLM5eKXuMa
9BnNOM7NNLXfCZ4WSQioFA55fuZ4XMNokNRIq544RwySaTX7uOXFm/nYsh3D2t+xBt9ebxRV2gua
tZ2XnwMemCXf7CNhcSF3dUqaCoZ2JN9DFBINHPfd9Rqne8fXyzPRoE8poe3Z6LMf86QveqtX2puO
RmIGE1vjLwFpXW/bjItnTnlWMuMXXvrREMx+vFMz7/gJtXFSudi6URpyzSMlJ/UbaiptDctyL91L
gOW/bDAHkfxk7jpbzaGzwh5mA26BY3faTj7TRdko5ojEbIS1drrsFyPTKwgL5ryGlU83+p3byaOM
Sd47gsUk+sj4iMq9mKbmIMGmVM+J/lzjnJMeTc+jVJbMTgGYdtwI8hBMrO1ZyVJUQt9cD72OShK7
jNjOMgdaGEs14dZClA8jOiA6DRY1QR8crlbPlgLcWprd5KTcAd87Ug/iHBVYLAdljSfKenkPoXuJ
3rSsoPaSahDxrNo6+dzHDxffcyJ8PTb6vJIKgrajW9nnMWMdheIYANCR657NseQbt15Vfen0PWbR
qKWd2PcbSztojAHqKGFA5gMvXoyK3SAiJEtQJ78n9E1oT5jcDfbZ3QxdUXzYteEOTbWx8NI6HoFh
J2Za+Uja4wmOg0yAGq1Dknl8qjLsXeZlOEeFi2jDR6FbJ1anWVMM1xfd0hqPXE73lBndXszquVa7
EFqQBUNUaHly+pxyGBmmZxjlQuLFEQz3hEkoQ/6f5C7XJxqN8/qp35y1KkkzZcUzdhR7pdMJfVTS
aEmA3Da6KYAqxlZ+sKNe7yrjjemlw7apFoYzS1MYkRDVJAAYDeGI3tANTI5aiUQI6mUUKyxVuBVV
puq241xqU1cZQ80wmMOQ1pNDVEusGXaFHUQcQhm0L65FWRK0QMQ12qrmFHrV2b+d8h9SQraKTL8K
1FV+2BfBe/tJ3WQSsrZ3W6qsCTaisZXU4W4kR45qlOjdUo9tionpMdwFJUR/K5wfpkM4HpISv0Nc
xF8nGe6uj9/ny14ZYcu4hTh3Enh6SyY+fXeH5uPInGfIkmoVcbBnf3ZbSMWVnBxGZMxDC3RgSqg6
0zlnztYF9XdMaz39mDHcrI+UDyFabdynYbzx8ovOqK90cNpqS0900kPvJ74nKg9mok8o39W90nev
1anBi9t8Uw5smgPrK9JDYuvDcF3Qn8UmfnutkulSoxGV5h0pR3ai+U6TsfSF2T0UAJknfsbDkUWF
ZMWn9818rrnno3eWYEm6VjEZw4jP9S0QDFmqwJpnLLPwy28QOQoJGfmWGSFpEVavCPuAy2691i/0
mrwNc4JhrxAj/Z+C7HTu4p+zgW2UvfS1gh0OVtQ0Dq0d7l08hOnWCQ/oruv1ma5JYcAxKUlPCVgp
x+5304PmAkvJOgjcboNscSnA35C8fJuK0XxSyqC/hOVMTxEB95OHULIN/5iUsJnJsPVJv3Y/KfsD
9xE+tS9gNQC9T1ffB0QCCHCh6s4W4iGVhAI/NfRB7R8uRsc+AIkDI+a1/PUELWOwI4OgC4pM0ENx
HWs2H8QFZkjPH0X172wrfQHrKfIZmJAqLRL4aspsvIVgJ+ciF2nxL7NNilK8859zzM4a5TbbkKh9
4leY3BrSX1LB86IGm0lIBoDZiGsaviv1e0hKRFWIEOaFCbzR1VOhOObSXGgzpQ86ZaWYqnFVP93v
71dZvD3Pbc5dlB7ih2KE3J8RkPVrhDRFSXrGu189QVGUp/vQ35jwEMBGC4mMc5bhw4v6pixyQxnO
oVa12BA7v/TE8ydnZzStGYN0nPUdiQtd5/fBtxDLBTURtcTQi6OuB29R9T12x6OjZGkwizBwtpWp
xKjyni25UD3cKSDy8e7+9pjBCtlg5XDNA2ozLIxT9LMLJKVWmE0KE63U2uDqBUGgsmUHpiBoSM1A
/6WLmzg5D5j3xEmPySBpVyHQG5Sr8dp12p+FVvRtPBId+Oqh2129tlz1cEw7EvPJtt1bpkoeqP89
yPJkwnPGjTcLJt2vHhWBV4xQqAKb3rqzOQFs7fQmWMLbIePCJMuPnZhD2sjfEW6J2ml2a0R52JKF
mM2kAWKHkzDBnL4r2wtJ3/Y0cAuOvyWJqGwSbHkjOdSkaO7aCQ+Tk8HsjDqSVMHaaZW6ZDongseG
C6csrUBXKHSrjxfxpqZjMt2eput5j/5fK858lHpVGpyd8JPGVsU3kNh0JRH1s0P7smsczqgpxwzv
JKGLeAAlxL7LRoD8I8nPJs1sCSeOXpkUv9HcjhMrQX20UB+uaKrTWlRCPWfTMaO40KEMxXNsMuAv
+Rlv5eXfQQ7mA7KNxL2QrXvDTOA4RaJDwnxmt9cVnqCXzqSW2bUgKefrCDUGi7zMLc7i/lhi3aRI
8FxU80VaV1STV8jjm+pJP60nji7M2x87qJNnb9WE3oDTije5bOIcjHrdhQ17qzBfRHOzY7W9rQN2
puZBMF0DtPBD9WhmcP9gWMJpmEbKlBpYSMo+A8wMIVkeCnvo+CVfqiawc3gMZlV8ZsT5Z/v6PjSf
936LV3JGFvkMalxph499r+boUh7kgXEZ5+Qb3bzkO0iXVFBBe9EgY2aWVSWDSDH5FGhg7nm3GKSO
xkGabTYbS6BjRnByhet1jMW/gHKWPS9Y2M62riZ8ThzhWJS8R7Yo+qb6GCGTgrluKt94YmbJU/Av
3NmK6ZCXv3r5DpXTD9nnm0QdNGFuGZdhyIFhJpOhBU6j7kUbdJpFjw7TDdiupjpyxESJxO3yI8Y9
g8C5VC476kMUidP3Vso1LU5om/l2OJ96nKknkm0dk+xyTGnG9Wp5IzZ2fLA21BngXFilxwplmecm
mV5Faizy6m21G7wJU4x5QzA0AM9bI/pc2tDZHvhVo6KLoI1Bj/WJCMy6CC8P4I8L40XYGoJTts3u
VZ9G/w3bumXoQPvrshYmmCWQn5w2NOvVlzR0v02U2VCDnLh8pi5q9jy3qoVnpPAMR/Qk4gyd4sfd
phZy+7YipE+zkwitm+qanF6y6Nqjirl5u8d+RYiEv3ca0DiwqaJJuj2w+jjOopTOm/Ve+HaDdX8l
Ak28Y2MaQUeUlCDEHwuSINDrrJOJ58KeuIWtx0B+bG60LWZp906t4L5mRyglU5HLK3No4CnTIA0H
buV/esXY+nIbU/xrbfWXuwzlReV5Sqo/Jxd/iqy7ucUfOceAivLXO2AqwbBphqeN3WlLwGykx/yp
YNswkURHFfMqathSoA320luhpNxgqB9+z7rTmGPBZglMw9adYI15A9/nGarTMlmDyoOtabPv/7UA
vTNKFjSYJnQjeR5OIy95P21HwjRwzRskYOKK3plae4xW2x05qdkQCsF1EDhbjlgxvUqjzmHpiTm4
EgdT0KhYq7Zv9w80XdSKScDILcfks4bg4P8BpFiFFyHIfq/f88GHlRTj3aTdYSEz1iaG0AlRDCja
TDVCxa/BeN9Wg8j0yrdlIcJTepHwrcMquSqe52QKUz4TARKhcuMAa0HQglYhnS7fLp+FPqzhC6pL
ABdHKp2GibEDYN+Z7KG6gKtkQRzz4OeKqcRPDTLyRuDGBp9mZKdKP+TO2wvYMoc6W8nspRznFs3U
wRj7CHcMbkAmoUhqyU/je8vovxEkpJ9CqxHVGLSEnMqxGWH4r94mexQqtz0IejnevocWSPUK0sM5
yIX5Bbkw1D3iuiRDVMtRl8UnwDR6odafWhLlJM6JRd5o62wEkgPX1LLU7p7WKndrkvHF9XTYqzri
TqsVItj9aujnF2tGnHgg6TaS/o+6i8IiT7QNe3r4Jd07QtW4CbmAvtrShfQ3g7g/jZPR/HXLJ2d1
eMgUhuy0+mIWTxKu+cuppo7QdnwXvhyXx4qRoLGcQ6kjPifcet1Q6wVH3l6Meom14k5hQJQjNJWW
bkxG9nJPfw5RFg1+KMSq0rymDQTIN60uL9iXet8Kr9Z0co3CbxfB1Ldm09ORMIq4U8xPZxXhXSA8
dQ19FTmb2GVYS08REwdFAKuTled614hXRpOQfwTT0jyVoEaacpIewbc/5bxSd+eQXvHWlNIcWDF6
Z6rPlry3zilIwWTn3Dd+p47XqJD8vGSrKSNwn4w3NEQcmfqXFnchj/p+2ghx5T4J3FWZyvVPc8NP
//ZilkswPOPAhfNobzgA3XyPfmXCa1mVuU6uIeogD/FsTdwmaqQZXIZE1Rir+/P2GxPKcHGISooO
MXecs31FoVnQ14v87CbCoA2jdcceSmik2k5rvCbwvDfYeElN5O7ZBYzlZVx8XxxideE33KPMU343
UK9XW6pfJlq4lkVAfYDZ/XCh+isz0XgqvxWpUwZWGJcofWDsO9rfAj0/jS2Mn4jCTXQ8IYzckJCv
F2DQRj7NImFLhrkpLIXpBDIs5MhadU98hUNjkgplpuj+Bt2TdJm8Fe8T/F19xJSzKNl6bvW9jOnx
xAmJvGmsrUpmqP164e+aZjGbwOB6qfBJEfcjqaOdYdtn6NcpqAaGRtzsAPs8iMKP/l9XT0AQCTY4
j6QS1FrVlWaChp7nQmeQsllzi0svb3pxtwlpU5vj1e5nJHZhbskNbOYYomQI35kMrD75txEipqHo
+5dd2OMCTNZu0pGkr0fIZltLXhnEC2pkFSlNFSpSewGyyIFNeiJhwh/BURJ+jW7nI9y9kfz4+RaB
1WF6Ry+xwWQ04Vc5zW62KbsUJMnP+MunWaDg3xtS7UZl0Yr3tgObJvzK2189Oc8DIBv3Ttp5YCd0
CXvLMsVAKJrhETqfTkgvpTZ7JgtWy1XkHVDewBsbfjmW12jna5nWPr3GyNykamQWQmocX8O65JPO
aOT/2/kwZU2rKE/R9Pr2GEhBTHg9RS5x7p7l9HuhfbMhkpcSlvX7srrDkrxcRKcqELQ1q84wYT54
Gp7YH+jXcwN6DdMxa4tkGTANwKj88IP3eXQ693pSsKt2ymiRU9UcH/zpBlcB9ZA8NQ5mhHzFgH7B
xaqLOx9lg28AECZxziXtJUxCpsp6Lc9S8Xd6XX3RHo55z3sT9f1lPqbg+remeMxePx1AxQg+IUOR
bU8xt6DQuGID74jW4ckexuVWRSqaKS5eXsr4CdtJFJ6E7D68PJdN6wlFn6Hxa8ssTtyncN3rFvvc
kaGI++/jfq+nqsBhfrdJFPPEtU4UaVB9/2hMXU4F/ykuueMwslf/GxRqf6y2TsUAXmtXnqiMKlWe
WlCxtuqkEJn5dS/Fsm/hnCpnFbM6dQQl0XyBHBXlGBZKnKEwJRu/9+0HaVMDBMrnu9v+NH/y8ezZ
SfL+zAdX46bLrmv6mby2yv6CZuZ4mWVl7XPb+rgyJLr8iHj1YpZxuXfz7Rdp84rna7HBNKPz8Vil
+//vLy6aWdhqm9YxF11ahgbohQeZWFMMO+ley5PgjWvGaZ9eMIaFWCXcTICXVY9V/z7Y3c9kntb8
I7TxTt05pKnhZlpAbznpjXb9CNaqAnS22m8e68Hab4Ekzgg2hfNRcU+LeY1d6WVEhWDVocXPK+0N
+RVqwDQmys9AVY/mAwU1Swcx5eW20AaQvjLCNYJs8vJ53OeCFMBiPoK1b2oYk+oNlYCuzVx/bhZG
hmSHMSb0IkHA3LeFkzZVb68jczMLxhVNzVOQiKaMoIUa/B/PiIGFYpo4nU0geXp9HMRJkY6trelA
nwVwA6xZqATYXnJRyo2poRIC4OAas3pLFYmnjUDxOCFt8HtoqUgMIOrCSDh0VClhPXd7R/wt14J2
JwGfIN0OrwZmGrNABlMW11YC+YegHwI4UvEX9ibxJrjTJPoCRRxSS6ZcBoYOciiRX63NSpAIG7NK
ywXMlZDALP6WBE0oz0bxuFHTSzHOWtaPOAEFgGXR8poFjUgbPufdf1JSTT9kIn8fSxcvkzW+hOUe
wnwpkca7gCLcFF4BRlHvurD08CcB5+lGGA1TpN6Sa4boZOEwTTqVys509rGS/ahik0o04JYmcHio
uxEmMSPaAE8h8ph2R3DGqyG5A0DXk3O1niHAF9S9hsvkQ9RYD1t5B6UfnhYwk2+Xsf6LiqZcpsh5
Y9fz0xDyQ8WoRzbgL+exu9iKMQqcLWqAgeozE085qDYwcrvnFtzVYkGkLMXB2YP5+L3MO4UthAq9
twhWshYG0xTYZt1U8zoPdxdetKPDyWj61ussjJ3KEkxruaBCQWH0rt9Q+2iNBpLxtAh1qGwVprae
CMlGWsGi920fNRFwA5AVcDy+s0y9zzbubG/px8o6obtxOkhcWf/KVGFTGHIdSxjtw4N2VYuv0hwf
VgM9RoHwisHptxOuNznbR7JQRu0S+r0HHZuxoa328+TBcE44chwuW6KoN1NBj3F31XGctssuKkrw
3TSSFWrP7VA98Hw3O8O3G56QanhmsnDeIeJQ/lhpOJJ+A44nJwlm+ZheEz29pXaOswDG4y0t6vjl
GMetZiaZWPEws7hCXQaubPhHfN/IV0FWIRjOEltGDdxRQLFeCVWSE9/Awm+NBjBWP6HOXUwBCodK
4u3qytC5eAYOTpqzC/R9dJXfM8QLg9qIPA5aEACU6cCBuObP9iLOKiJ0T8MbiMXS0oWmD9PVSj5b
E+5spXhmjZ4F9WlrpGzBNeB7HbWE1W0IfLZnfhV9XdINa5Db879nLS++KK0y0IflLdCMUFigdIoe
kyLCup46AimSbkQE3Yo2DQHhBZMC65iSxR2eGHbxspiNN1eB8yj3Z2Js6fjWAAKWCealP6R+H6ds
lkwfKfezKrHC8OMNR4kz6d82yF2G97ygoQhtwl0zU8BcZgAtPcbnu9DNfn8li+MxgSmwPvbwGNkf
d7CU89w0PFbBoEz7l605PCon0oir3/rf8x0lTMt+i3UsESVh1Zb1NSxWVfRUoxy/hmfDIpI04j3m
kYs0Dql3D4ZqwtcZVuvHkLX1BEpjX+ygKljx+2jtQ7j0am+gXpJXPeSAR1GdK+yEj5+sKQVX3iQb
3Jb1RUTll+c6YtNnJpJVKiYh13P1TCO/6RZn3MysfpSxLxP635X4hH+tvkaOEeKMlPa8oEBtM/BM
0PGAuu5MpOG4BvltAAWGRErhNhcf5fJ4FV38t2Vqa1r09F3u8kr8Jm/3/IRzV221q47kBKhGQz9L
bQyA/HWlkxFE5f9Id6+zcW2DEmLCDyO0cdAdw+q1GDfVYF3ViXY2TGG7Na/MklFyBk0NiuJJRNPU
8jGK4oZUW3PFtfyDj8XWzy8zlVX2DcAAfv04WpSDgTaQ+M2IM1qDBoLsRU7u4BmZGXPvOK8VR2QT
QWJCA3bdhhm42MwOqJnXc8P439eq3zkTBX8hKu/MsNY2GojoZ2bkDiMJuTdKQzieOCM7Q8HvKuZF
ZMJ/1dxzr6BCRColvKtH8+m2GCPsaKeRQ2wQ9mCzGY58lEIgzABlbPALWcHFiX+WSICD3LW/AEBI
uyn7iCnUlQSdXy41M1JBENHnvO5BqF/Jbw+SOI5SVD5NZHMRXYJxbpVFM6qOl6BstzY4m25CZHxA
f0O/LDwFCZYVd+XWlBXdr9IKF87TmEOHntWRCiWbXSTyOToKBKcC+/yqtlb6mQ4PRLlZFtGjKF9H
FM9K8SKTyn3pinGLKM2LNnGeSI8b9rnlXuoHXv3BaACjAd8IdHQpWfuzQmePEYoN6/T9TkSEUdQi
wwjdp0t0UdT7MXGVN2iIDPGE1i7mdSCSF/UDBVtNfciUKn+/eEGukGhaLrQ7MRw/yHZKg6aAnmT+
0kzGVt+UN2m1trmF5F+Ds4YL+S3RqYCujyG5wJUKAUIYifQMQA5X0WXjyjIYRcXk8wEQyW1YNI6Z
i6RCcstSo/1m2E1KtWvWr1RvhV4HkY3uTSSfnViLeNt73dM2UCYBAlHFxr0Zoy5tkGPuZs6/ziIb
HTGKByXTz1VMlA8y9Sb50DobhZ11xeTrT2EO/Orrk3tiRNHK/83fitbnGSaefazc3i7vGOnsa5a7
lBaiTmZV7/9+h03gnL6YNokw6mRyQULEilVEVu2s4ROPvpIjzCfDNL+d4Vch9Nd6KJYMfeY91l/9
RyuHgW3rfaFYhq+SP4lNQawXrwMMe/zhJZWMwX8awVLuIq0f5AWsVAOdYYzliM7GSTUGLufnVa4q
OVj9Bt7jHwalLvh/50BWDvWyMIa3ZR+ztZJ9ZJg10CYATG1RSCyawrBehiws1nljaF2UpehtuuX0
kZPSUhfDtFjY7Rf1bTlr7JU/u+rvrka8ywhWq6tYieWGRElC7sErJbpU44iW2+ls+MMz5rVvbevv
aI80AhiqqHfVXzodOQ7ydsChzFe8ZqIPX8HMbtG41x9DOTfD+06ZXSl8vTZEi6Vfjwo3jTm0d5Gy
0RUVl8aL9p0o83T2P4RZ03+pitQ41x66+P7lVaUZ712SXounpDIe3fdCmq6Ocl1f/HUBJThL+T1N
KO9VyzRZay8yo+juoXA425wzkYEtUeFhwWw5m+NQQkzwel8bgs9RUvFyUYE6Ybu4wS4sFktD8ej6
tzKVUpKV9ONUSvBx4SUjqFHJ2r1MiAw43tkZiu59EEdfpuCnX8xfkdC8nXaQHJJLjxigIb9HNxwG
++Xbjx4rbbNX5hqYzBpJaaXA1W9KLXNTnaKSO075KXNZHPfw0/S2OUc7Ot1e8ssmVeodFqdQb6kd
wuGfBScXjX6rv/9/OBMqC/nzdn/K5FAsiu6Fo1OZaouOd1vIzwejhoFBHo5CWVlpGoIy+RWKQK89
9YWLHQEwIEGJZIKnvKxrd2Dwh/YjPv/lIJS9XqQGi89WPLtlxe8U2ZIsRupvxkqxgqLanL1rRINx
MSNwTHnRpAfDw+gZzQMxeprG2/yL6KqwrdT3+iX6q5YOY/CeINnJIi3anEJLCOgyzh14NeGKZ9Ef
NqcANGK2ZLgIOIks0zg7ypZg+pa4922VAiihtQuLRBWOaP4qUTDwLUxDRs1AZCVRjPJi4kb0FIz0
fbmXj6syJSMqoQjR4boblVYe2d3+xSxlgxAzqM7fVeSzmtN4Zi4jA+049yASy3mAe/uH7dmqrRpG
SeWD1dOgxYb4hbxN4gPvTn7bnEDBWcaYaIn5fFqPtirAr0X8fC53PvI8oYQEO4dz6KmyVbLxIoj9
5NS7u0DXBDBGhQxHHrwM8LqrwLTHQjmAv8pa7VAigZN4nXoTPVc1icCmCw6/oNXVLfT2oTEQJjPy
BUoSymZ54f2ah0vzfeywq1iOcw4Tf0dHqV9+sVodkrLZGulhHCVXVHpJFmM94Z+sKzMropNI8oVF
q1FDqMiXMjR11jtb+F8j5nOMiOelGvrT9S+dtYspNaRo1b9wsMe7wnMDXuh1wyBrdjCMxxzAu7e7
g6xKcBvtFK2IT8CZCiCkeWn5nC0BxWhXCWaR50sDgg3aIO4BGbdThLac8LK1h8uQ3syH0xJ7qqNq
NR/GZb9/c5KPDlbfo+9Rasc5iJTlH6qm8RDCIqpUgRk+tTrmC7Jw/v8rscp2pkKmeHt9YXRPPMhj
iX/bB9HoVjHYx/tJ/0ReFqUGqweSoWIkgXSV9Ro/kVDCM+T23xCkbZ3vai6OXX/LZR++xkVhjk0+
ED19PXjPeekuawYV7Gr6M8xZQB1WtUeXOcqYce1GEtv4HgXu6Ak8fMkpdkv0biIxZAGLd3TNJZWO
Q7ZIl0Ny0skvQcx2uWR0IYj5h6UTIplUYnOCW3WgPRdfEWK/UxtLXxcHG/BdnAxcVboMdE+PvC0+
mG8sS9mZuLHFsy4W1dJKtrBVUtAIAeg2ifSsV7TMhy+1+SqngP8Csc74zac0wjrn5Wk53Bkacynj
hJnB6ZC1Ah3U/Jr1lh0sTcGNkmXyXaNhHqzxyuYp6L+mqRJudVGsM+r7ZPh1BehzZOwqRJyK1Bie
r2pGc5YRPVyPZKrwgdqOKMYHvCGBJXzv6rZr25Br1Nl/H7DtMAl36Ym9EtUI2de8Q0I7Gy75ZfL4
mgsFmnwxuwjxvk6C7GL9zrMkLMm2XxAEYLslsk1c9vLlgHUkOMTnXlPyHxM/ZOqJl/LbZRubkWlO
k0EKp8KLKv2znXh93PnihuL4skr1hZPX/bVxhH/b3kXCIbgtNvHF5nF69PMJxd/rCNOXUiINxCwq
HHhnJvIH0Xd3ptN40SDIovPkFDMdrLRIJrLLyhj7BIBBo7LAgOyd7oxNJOCWjXud/O/b36g71T2v
f6NnGvVF9k65C8jsC3O+8HrOC6q0a6QzCCpzQYRjauGW1PbKfVU2LYa7GZ+DzMjoGfuMPbH/LUfs
S1Ev1VqrTn7m/tZnsDWAe6jMpq8xluQ9d8F65NAk7p5Fube6Z+y0yj5ZtKw/EusPyHC33czfLMi9
dpZZAw4HC5JQz4eHDIrPhpRBIpY0J57fZQ3bAcHaHd9wTdu2nf//uz4vje6N5tzN3nsCL66gZB6J
GdjujyGuajQwwiT52BNSjruxHwOBA4rkRCCXPak7r1zMQKPaMs5TJmq/S9BtQ4vw8LRyU/+WYiLq
BkYaLV3ErGZGucLzIUVPMVAEkOiPWF6v3zpck1vayU5y1jYhB96xzmkOEdz0V8Pfc1gKSxs+ipgD
OFpCyTwRJ+5MObmfJeeK9tltRR9VQS8aWkNeFG+DqssG5S6X5ARN0339i1LUuU6fUFOJ3THje2qn
6qlOrBxFfqVwNquvVLMF+phc+Ley+MsOTQtqk1eesIRZjjXdYWmZfjOlZIA64qCs7CGEexNqGojV
YJFMSUVP4UUC1Q6gD3pjNOPDYkpuloRVV/qyPQXXLWqLmPmY3Vc5FkpOekUaU61W3YJBOTg9HtSy
ZQr1mIqhs2603MegjVFKsWanlG2ipuSvu0emzBDqpiri6sx6ZWoaIGHOA6isXnPDPpTs5g3ByshJ
L09lx1kxkgbCXhXRE5Vig5ZYcpiTNGEfmVeb812NazaRTqgUKxfiOth8tKY2uFmCqvLNYIr1zhBT
QnBEF+M3SrW5WTBc2i/tp3dyDExp/eXyLCUfA6RzdY+ymRsm5Dbb22taYgcMcM5sTLy6jJYKKkOM
CwCXL7XCKCh3Bs4A3GURzX1YwcyoCE3z9dYN13Csz0EJv0Msdbchs9deHPzbSmgbbXsmx3lHSSTl
xI4y91nEQJBXM1GrjvnSl0SxLiAZWoziz8O34cGLtnif8zNC3dnnvjf2D7NA8CPDJe2ehgEfcjMx
QpFiLberbeJNOG4naQeqK089bPQ88C7bkRc2+9qkmITw6f2JSxBLWJ3W/gSt0kUD6bOiRGB5K5sU
Rx/TVKYzMWo9WszaWujSGbxe9SsTF9RR4BICo8aDcY9/53wbhV9PQKPBAjQUC8ResgwZKP1UaT+d
Xp+tgo7v7zRk5V9xrOCTGJ7NzWWnY9cqi6renOFfEcAXV2OG9bxAuMjHCF+3vJ63Ls4r0IhuLm0d
6zleNVXs9wyUlSBZMAJrSjiafyq8WY6yjdqsPzQKFtkt+t28WoLMRKCILEzvkBTiaZqZYBDJeGnp
hlwkL/f2G1DEAabutFSq6xvrrVjIW5F7jHPXC0oDTUfS3rdFnwhtv012yWbBZ75GBCY22udK53Zx
Rh3s4FltgWFvMr+k7UiBW509fjNeAQrwEs8DfhC67yY7PRcCSZX+lTUh1iU2pqFwWXXMK4b1JZ0l
xwjrFqm+vUUl4Qi8CU8Oaz5yH2b6r3LsYKuQJdI9gOd75PMeAe9f1YjFBBVutDCFe0wiIIl1cQH7
k1ReOxpLlA5M3pLN98RgqNZ0OPMl4O2YXn5B89aX1sX5p26+I+8t/1Zkaq3qAuvmBjiXhuvL/stE
fO3MFGN1aRI0KrpwdvaORgIgKBgagEwui/qwoJlZXy/qjq5jCpOJAjRTEMJVpeyevvIvqcRbSOv7
HuR/zDeWrOAlAcR0+f7KO0sgY0+lpoSZvecpwNETDHMtUhxLcWg0vnD978C/wQwYsMAqO3KujSop
uWn+cfJ/NCwEK00dsC4CRwjY21d8AKgcnrJnCJ9zoh3TTgYh1jZK+tY0fpIYSuF3MNwrQue1+3Hv
N3yrwMMA6eVwf+7YnkRoYe75Nk8Npt5Tpasl6v9w9bfUMIR54nKUnb3xMGJ/BX3arFSglj0ETO9n
MlN+gWC9pmPM2IYlMf59ZSCNVvyp+wYtLIPMAfvF55PxsESI14ujZQDzH6OyMSxYUnD13Djps3MC
6zpVpFTRjt/ztvrAzsW17z3rwnv/sZikl6Boy5EB2k16GhGCnWToeQh5icn774GGIRkLg+I1jFak
b2jiwM+B6IunQI1ZjhZ914zu1Y6IdG1s17b2WBnMl3bDAqVJ+ukXkNX4IoY+Q2eigyrwvH2RO1pl
vlrwlJnOr8uOW7ubkMqB3oqG0HMnn31d+rbiHYG4Itpu78FDCwuOSf9MxIt5fwfvSOQc71ehOlPc
sG3/aEpR1tW7vhn+YkoCAhCAgge+MIxe/n9GUTHmXzTQea36amj+6HwnWN0JIDMCwY/u0DnRupX8
NtL4X5haFgWHu/n/Gm3jLVuMrkfbJzwG0BLDLzW0PM2OfwaGrj3SVQlCO7IOLsW6vam5nCSc7PIG
xa7KIALuNqmEv2hLzICGkx3Mm4YEpIKiM3MBHQqIJYgYgxM77N5u2pTDCWSRb5mT2FC10GDrh7s7
m7Xe0APPAHfZn/S0+rXTJz5MpQ/z54ovJD9a9HB6RjDY/1lO3RrM0S2P23eTBHClklJMgoPJu/yB
5d/noxmhcHk6poXaQxyv5vKM+60zlRwVs6Lv+sbLu3G5VKh0lcWen4Mw66onrxciAp8c78BOC5Js
RpIT14Lsey8KhsmnodTY7lvKr8o2PaNJL714GHdLsXMolZ8kCnLNo3jR059drtkTdKarM0ocA5gv
m6hENjkT3L+ZZkcCDAYr75PeQd0wbjnYp5va1HguwHTB0aavZQ4VFTqUGavFbt6X9J4B3LkOl/AJ
qvrrHTEBlcVOb3yhQc4e+7FQp5QwyxRmrMftL9Wu5CXrwo4K7NxhvpnmEY1Wgd+MQy2iqWgOX3dQ
ttsmi0uxdhP0qkB7DDoAKNyuVMJRjmgEL77Kzb1FCW6oRNVkQ3nWe+lwHNXrGE8R8VdUXO45YJWW
rBW8FPlb9usHAVr44vn/EgrofH3LRdpEEC2zTyW3YK2NgmGKPpVdJ+d4WSTiI1bVfQw2BT9ma4s8
ncL4VwvaOCwV4xkFwf0kJat2U47H3mmmTI+Rzy5k+C4/w+s/j4ism3pBnqxkCcTqVpzPZOPctZq5
seXa5nqzuUEafOqhdUfrTmCPBNDWdhoNhtft8qOgKNCmW1bCF9yLhxWKBZvSVhkuNN/I72zEKWEP
c9+SgbylwKzupwpCkaAlikBT71zhLTSnRcmUXUQx2k+63HCB68GQNDeJWLsp0h+du4t1u/1FoH3L
sLrj+K4AYn5SfZPWULy/wSF64sLBIohYlOuNgbjRxqHkw0OMruq+TzzRIJqALdBMGH6iJQi6zb6R
5H2j+jusOUTI595vPFUII4d5pJgdoT9YO2VhPT5IAwBHTiRKdGZNoJQseMLzT0y6Az8suDV6I0pt
UL/Mc0pw14zIZ/Z5QPmsVZW2jLH4yNg64yCRomknLepo9/uroJJLq62yWko5d28LaIwVvkBO6vcc
iFKHnYdYb+9xtjGQOK91itb5TxYExQzTiY4XnM4oJXLh89XRryOHZ0/mPpf+IRNHeEmzn3lUbMPL
BKV2Wc+G3ByVCOyxSRwFM/8kNdlp0huBX1alGLl7YpMmR7dYPCLBgNwlfHT7ozoeh+VEC9KAynW1
KEYUzXhLvTqbh0A3l3w/8YtVziTkDfCRcYHuwZfR+gI+NTaUZZZmwJXASqF+i95xoURmpd2/sfy/
460p2e7gazfBnjgVW8KbwBKmg4dl2vwSsJlY84j7C0t5ubwppfcsKLhy6KBWAaK7VfbBwdmLtgjp
xCL1m5skLzyRt2uIS5voi/F/ccJixAIpI59/asLnWqLO6OWDStHF1wEpucrJYykVRShkNT0vUXyo
PA3PWVHJaRkWtyJW/l579FFIa5mQkILtVD8VOht27xdjt2EMGCdUmuyTW0V8JpEdpVe0vtzgSQAq
YGKFb9SBYK0RFZVjLwUmK+1iErflKBuf74AJ2YzDuPL8S3iM4674RTmiYnoMAgrKx/ZeyiImQzNr
XuO/0vqkZO7YL/EzwaL6KwBLPPKO555CFYCBV25GARKUxjJQurn9kdWn2UnlBdxa6yZvy8H4W+3H
vvpLUIee2BTNbf3FfDsS2cI804z8HeqB9k8UY/wCDXasz5JRz1A0gaoXlipIzuVkK5qRH1C8Seys
Tav0YTiac5uMteSzo9v9hvnEubVlSzF0HHvl28d85ADWhTGpREu6xhB1ElqiFv1FrsazgHABWi2L
JLs/oyNIWFVqAN+l9udyVc2XrZuWrSDmsYZHkt6L6zy1xWNq8Xv/gTB9N3mW1EP2Lotvm9FWibYr
7tDuGRjjpCr9hBt2kTueZzCqeMSAMLV4uR7eDHq6hcAFkHjzsotmtGvezltD1TclUbfRFatf6BRy
ie4GGf18F2OJ7GWBxoalwPewGjTGX7aQz7ydjubCWFVI7kBXj3RKdFr3FHWyv1hl3sP5zJIRol0v
hkluHkW7lqqmj9WussG1A/tVfwppypUpI1ZpRdhw7UjWNJWWLAu9cwXpqHLOZIonZK/G+cznQFJ3
OhcTq05sJpixIdsRsBSYVHFfEYieLkWNR4GeG8iAcrc6vSDs6NAZSQeneLq/ILzbEVSkqXFb6iT2
mvfR+ka6eypvMtJ+/1i0gj1BDotFBd5UKXYLc9c458EhvqIuSW7KS+ebEEMc5YUlf7RY4cSx84WT
+ciGXizLHEnf0e8Az4kf6lHWVzxim1IFPNOFqsqM4p8ZGKKuXoPWXqtCptE5yuH9XKZBsAJxsGsR
p03vSFM2o42I/pzqoT/6vRrtpHfgvsOQ06cB6+eyN32eOoHSV/wIk8buvua5g2JHbmOghWPFQxKk
k2BZzJNas4AelaIZH/N+0gV9CU5azfmsXnR+nEk2lV6t2WYVFDI41g5tYoNRv/HQVn+w3EvYbxWS
wwwl3GGBmMo7OQTyS/sLl7qKG2hOeETUlXK9aPrh5pL+7A2b3rcaIYvb3+kzKesATupEP9euuTyY
d22Ui21rppLwLj+i7S/6iilKs0PpurC8UDp52qYSQp/3wR3DzA+hqqoPuNjkOwAobbp536lf4scB
BbP+2Zyk3gE2eq1guX7IFHRq4uJyU9Mk+B/tOclWZTZnzqGHLF4oGYkoQbutRBOxJg+iN9HKR9vQ
QULqXVcqweQwLXUhfzpTs8jsC7bVRqDxdgeWWGwHPaGiTX7JrQ2p5XDB0W1lVVxddzUCwJTf1KoJ
ygflzH88IP4hVaViMQZp4sP1FMelcJg7BgEfERSPlFeHL/hTbC5Z6T3AMPopI1kO4mwhyDL1dS2s
sVdOKrkJQXAGlsJFlOgkq1mqxONdjvZIC4iBDeba1nuTC4bYDnnnoOy0of5LU/9I9qJfpCLyIVka
ixDp6kyfgzS696o0VdTQ2T1PHw6v3WQW2ZjhnmSzewoafW1e2I6nvmMVbILfHiyRTiUZ0p0vi63K
yH2YV8xeIwnNhQDg8kyrsAmMah6cbLIqyB0DImE2pfbXsjhR9x5GCF/CH6mNKKoOZiv0VWMN2Kv9
5poy+pLoJ6POkbKFEiUcZdS1x0GADEOpBFSHlsEgPTnM0TLUIwU60iz1s8BYFD3XTK8mW2IEP29E
wSBhTIitBDCOwUTEj3EZlmPHgEAG2ChqLF9Hx4MAd5ac0mRC+9zUjL+RjABEfiKVLRE4zqLYL6It
R4KMEEf/+omWV98uQ12ZPprXvQBlJX6mCNDq64LN2z8XnMcmgOzWiJNYT1d0CUv6T6xB9rjiNDm7
zAfIV3knRp83NTTM5P7mW98KsYh4A2aO3ghvLZr6HnUehiqFXQzevXlObf7+dvR2ujtyjNiNmlhe
XYKUmrpF0WQqnIcw32cEma9f1dVbaioiV26s6YZkdvdbdYT2TL30axEzO1bQIDC2u5zlLjg5rHaY
NzIfDkGIjFEkcZV6Iq6oHZX1TMH5hbpvSkrqYcwfvV6Fu1p0Xn8xNpQLXfnzlvOByZOGC1WICds4
eQDAvXSTf+TGWEt+J8XyUNPgqO9awQ3Rv/mTrdIQ9IbR4R+jaV5skIhsy7M0GW5BblfZm6hrCMhj
uGdO3xAycMCWkwI/tsnlgCFChQkgxZV2SZ6oBBc0sih6qQUv2IpuctelSH6HoTRSMoQ1UO+at98a
QuuKGT4RGXsTvWWaTbBnvR+wajcsGmAedz3V5tnTMFdRuH/o4jrHvQSBRZ0tIeSkhxBBYW8jNoS1
PYII3Oc/aHVx60hlwUzg/2XubGxMoSKM9MdaJWcj7kmTDCalz3jg4NAQIKfHW0jjCCaK9o9wjK7d
BffAxoQyBhf9k2ADHuIiFsZ1icKqylN4vzN/nWBQdm6RW3OuA0UR0nr4hIPGIOm8xPhAHHAyX189
H/ApJ0THJjOs3qXl2oRWQKEa6ysoDNw0nWViHUI5FHDsJ5aMKUSQWD+LeMvlfUxLq17lGh3Aa32/
2ituyi97re0JN8mZ3RywHYFQuz56UEaGY0suclS1TmGcr/ZmLEylJ6FmFbiFtacgeYaPCM8YZr/y
3yOL99EMU/ieK/r3g8Rq7v9v1tT6+JfVbIDdLnwou7rhztuIZVN8to5KesWp9dfjm7K3qIdtUgk7
yRVsLRSRHidLQTIvt8dkYC+QAd49BJZS++5LMVM+f0ED4Qzfxjoridq2XkP9K7795/DGwaAzfO1G
zB5ohSMuLL3yVLTWCtn/UYtAchHYUBxYf7vL/9NZCK5Vfo52htK3Ru5kVPiHVjAKSGClgWEShRcO
ILZjS/w50nbHAm2M9dYBQi56cH5+zhDDzvkvsmh/CDL97f8miAvkCXzbyIN1JpLJScWnjEAtlXTt
4/3y+n9HFQ8ojpJNoHrFlMI1cZD8/PtphWn7h6dwKo+BoLRCWvfaa9Ls5CvbmPXdYYXe//6eqvkX
3i82DiCW1twbJEiKndVSDAc/2iy+mrssYQ/7cQSaQcgdLybSiRRj03uaEMXrYYtT41ohhhR5DGan
IFrIUgGCRMm58gQYKqY4iMyZ7HVzrk1+rYFsMygTmjJXJDKQid8t/roxXsVJAzDDqj4Nl3Z/QeyT
oYilwbfKDSau42kAMpy22Hc2OlmRCHemBJQQCkRk/c/N2T1gLVzUTlMeyujDUy3gu2/Qj1Jn/4hs
sfPV3rwsknYL46W+EcfNm5YFry7noM+xNPmlaGR+6nhaqsya8CWk21ajm0YpGVptqIOH2LLIOQ+f
vra0eXzjWzjL4ZcDSlRgBgoff77kWJemsNE4uY8/GBlPOOUM5yFmBdTquhcykLLm6OG+TNuWN30f
EUGCdVTQKgKP0rLLE1ztcAst/X+dSAAvlPRDCKjS+WsBSkvgp2dVfjEiqSvfLC+9VHEBATXpbnd2
PuN8SfR3PlYrPgJ9aYXIUZZADWeKMpVlAq3dsFjua26J8wO4hTjS8x/wFfqzRd/3C3nkLEm+dSi5
Sd0zrenDipUXkbJmcJY3/6bG12JRlSj1Q33wiv8YzOMlQCNnc+tZ4fByBNGjkOi4tPgP4E0CEzPp
8UG9PHZviCPAJG5M5rmXI2HHRYVsFL9eGP7h3QJfhEsgiqqUMcPtBhacf/r1EyzZdkU7LGfKuYDE
apPxcldTsl3Zvz3vACRBRMDdThnobilWQgDVCtBSEVGxoCWJV4AlVdaUbysNVQ9QlQZ+aXCNeo79
+TmSf18twDdCWtHangNOCWjGxYahK+YzhAWeLSaLKmq2IxyVqlc/z6/PuT2ETbPB0QPje5UcGKgQ
1dou45AzIba7N07buXX2vklsL9VSeW/emsKZJlNLwMAtQ7Tf2PuXGpkp6lj0JQraQA0iE6FgfGIX
5XVMML4poWiDj4BemI6T3ttgTbSIN/da7YQrfYmbRKV72KXDEnbzwT3Vz1vcLRekVMPRWYwQAWN+
0FAoKs/oRE4HL6urwaXuYWAWx8KzTMgKPANZoEnJ5Xw2tY8cFABhYco2dqpWi1yiSVxbGUVMbdq8
EHk1ySpWHY0NkJlpLtZbseTNqcc89MtU1pzwbRC5n1ArJjLDMebf6B6Ah/kjX3RMl31g+L18ok+P
41BqTyuBqRd2cUPVWIkI0gGMW/gI4MIIO7nStyddELShpwwOkTsL5ayYSxgx0bgAto/S8exOHIZS
juCsG1r5Uu7M7sXvBTMSOO1/fsmELVr6B5u68LLYQrlrgD8UYfAd5s8AscuNl5V0BoIHZN+s6caK
EnTwP2fI1oaUSiX1RkxWbyVvnfvwVyUMv3O0c9dPnRd+DE2ZxjJQGKwn5kIUSp6xMd36vP9QeUmX
wLHeUcUAQMHFdG0Pk3AokQfgZyxSvC79LEOjCa0Y8BjmgpDYppiqULWaDVrHvxEMcKZUFd3pi0J7
NEX2XtoAU56iNyugs09LAqjzQo7rJPauPo+ELiXfjWbtzonHqWHmCuO/XHkmfiGmyTTrSoQgLfwH
dfU4aZV+4B4DFMqxbwWgQBubcTzhtJ9xyocFcey4t27FwykFRSWhb85GgkfSpX+m59QbXTyaEnwf
TuSf32qLa7cj/UnAU2wP9a0xhw+5lXoXVKUco5wC9++Xy9PphdRCTIeAap7oZ2eDsJ+hjp7cxk1g
K9BmdG0VkJ3jOdQ5PJFEPdmgl2UoOW3TpNRnruDLfYLUV9pjyndV/+ElYezY50rlEY7hdU9mNEfy
PmKo7niZtReD1GALTs65iBcaRYTXXaKj0fA0+/QkSAe08jcmmeBHkV9sJOdMhL8NNPfxPnyw56Ei
YLplnExvw5LVHswg21gtVxf+Fo3yO9zU3so6XA3K7q4xejwrPvkIa9sVerR5zMepRyft9p1Yogrd
feEQdIfM8VJWZIczcHPdSISs2a85btfvO/VrKyaOfP3qTrvOZAxPITsbzLZiEpgeJE5H6JnXO+xx
MidFAcamNOkbTjlLuShAXc85+j1xQvEA9fgfvQy0vFbWN9h+m83ijpGQ6Om9GYHiamvgUBNQANYc
QWR/GwgxGi+annq4XW/egIi/o1AhdE/14PnhCUrqmHyH+Gw1Uj1LBcElkaggyvM9ij1/xhvJWuxF
IFLNxZ6ViXy+//niLMNbcU5cpFSVuMHavtRtNkfPwJ/Qb+M1SC/DHQJ4xgB2DLSc6l2Wn+F8ocVl
L/Dvxb+f5LkukbuOJtkiD08iPHgnlPdsxPL89Kap2dUrhDkAh/ajaOpFBn9f2F+xs9iwsJnBpBfd
8RAcl9nXvk7iaHIfE5hyV7O3VUlK8cLHLpXrGyeF+vG9d0/XQPv+axBXKqA3aWSYy92X2AGSiB5M
2wknWIO3nnpxeiCgjU/zzia0XcLr3HWOuEz5/lL4U9J/feu4s6stWxFiCNHZoDcaV84i6d6Qd7v2
q+Rntayve7QeMIO8CyML3YDJGHMZcumee44Z5stUphuUC6VK9J/Nnolybmp6hCuRLeFZ/LbJ6As6
7JM66KlJI5/Oq8Jab/n9J4wLaBejr3cohx3NsiyuuTH1L9U1EKK+C96afWEBoGo0NQDGAn3hgBEP
u4MDh+J3dWkkIHA308D+PeErOghAjSZokyVxyOU6AZ5C+sKViQxCTA7zhgTBnmm/tF4lbHjbEEbz
t801PJ0MxqSuB+yNloyEylnRkZ5+lKFjHJRv5PbyjhoSb46BPl8j4Qw2gW4WWYyn+A+/Wf4zT+wb
AlSZaAaztRSHXXkuAbIxBiMDzdYcRnomrKw0BNclZVfYBzXpBZH0fnSObps+9za+1ZXNw2Rk2qc/
2ABk8pB2X8Y4XQIBag6Hg64lyXaTtmKQ2wNLSZFWHJZc13moyxJ0eJeazCP8xQcAjgwL+N+ndzvj
girNOqofT/0azCB0I+X4glf05GEqJmykGLGqkwqNqHEy5XUCs+1Q49CwXyflJJ1w1vchxDGP8Rja
os8bPOfJcU0VzKf1mrhHKvJ9C9VUUIzfhx5tEe91GuSbFkdgah8mNV5CJfx3+QqALBEQk9aFxt/c
1Tow/CcSjSo5pibAbc5PF0/rAFAXCAmVuR1r5hvYbcMJfKL9oK81VO+vjGMtu0UKGEkYj+ZCsvc+
ZQ6C6b7BhbF4mI1cMGlcKOVBe8f8r71513WZkJ/9hq9rs4WCOm1+Ftsu0uFPhV9+kI2TCJI/lYdN
+44ZH0IBjpKN/iWJolkUJJw0S4s2wNBiag09rUadCfel8RaYxC2jZXj8hKIrt0H6xP0bbsaH+Gi6
YKOKKdOLeXQfG/Fq5rPQq86Xe2VvsAuuy0ka4vIvLJ/y5oDbxzc8KDFy/Khp56gOwOFwieSP6DTq
W88mm/2PtCinW/fiQYC3mDgC5CWBiZgwlikdor7Di/9BnxW6XdI1BllFL/iWylG7iBWT+4ocyuK4
d3GBoUvTksuKFD4SyyWZdywCU/HOiIE8eQRiJ8lYJ2tKAouhAkKmvAsYF1kqigPNGwWcH99YY2fP
niYzHswljPF//LtaNqpvd+YGIzTrRVloElz8wcDGJR+ssZdaffTW8PQaTYliLdIU0UaJ4mssJmLW
irbwd+ImG9h0qeumDN6uZKwe0nrxGiv4RqsMMTighxE/K4Fc44wetqYvub5dnwcxDCDTzebGRgds
s025qne/hk0Es50K720/RmE9bJ8Wx7kro1hkcLM/OZS6clWbGPZjuH8CncsG5PD0nrPbuC4C3ksF
n9u8TS2BwpNmgR393/7ACHoh04TG4pvF4mOkMSE7LtFNDBCkHDzaWx5PSbZI14fE7Rb9WmFC6uii
VOBt61aY6VBhmRyXf7wHlTt32bWMsRkGQ30LvTqxN0kWvwbiUTANBrnkEv1OtlBBuwMq3eWotaVG
DgZLbn5CJyopGpqLJVXZVx0petmoZUrJ4DqapKi+PQVY1dQHLkbZQLzcuaSkLmARllWrFQfjThxt
QNAt2CBws1lJUwbWQFecZoErAWhSfA7y9JK1DKwuRblhMdrtFGBEmjFwnXJ8OrBpSZdXggRIsTKS
msqqojozClYK/QQ5VlCqJEv7X2Krwo6iNbjoLvNMqrN5ppq98CChuTS3SWoqgDo847C6BRcaWSlC
XVtPJ91TisEGo9B7pS5CEeQBG9Hmcn3qweNS97UGvuhjPFq+E95iPmnU3lLS2O7DZUpSB4QzzH8e
T1PDumEJh+S5M7mSwg0+USlp0gRS2EUitRZJw2EqICq9u+C6cwnkiLuowWXHjQH3c109ygwr/E7c
e97MwgMpVw3LEqjbYRa+XUl/TpLqx1UFH/FojQ1wXxKDl9fZXIPAGCdFiOQE8wXkdKoIvdvB32zj
2XoE2q9rxXuww2ezTF+WsFzn2dJFDb8mco3dK9h7dN9K5saT747mR5nL9SabeL5kbFQqpU+NGV8S
k/+tECKmS+se4/5Lm390yZAY0MDoQK+/IzTNx4ENyMTsO2yP/+ilaKs3Fb1Us2Z7e/Bd04xk9xmP
XnlFAzTm1MqlVJTF1ZjSvEDevDzgtXJLwEAd6fogD4aOabJN8HyK+cT63X4oGr+oKrnYi1kbrMih
I/CMAtjnV9WkMLvScE6D0bAEaZ1T6C7kHGy2VFYHHDWz8WQzV5JDASHOxVyeUBJNj96QFdIWrkxA
voTOgCtZ3nc1eLvFGvFyLk4GynHG5VSpVjm2AogYo8YE1KNQo0vdAYEZc+1hOdLtnRTlajGzq51o
BGWF/afqPZyV8hkINAdBRyw4kFDa390P36TYeRSqGAH+ZAjDFoCmddw4fPg0hnQPNwa6XwHo8IGn
7IN4Sikm/XboOrSxQ5tCEunQqzH13V7Lfr8BaI90i2todFk45hirgn5SbtTT2No+XT1bj3YrBsJF
9QqC5DoXzdKV8mE97ejpoqsAVZyYhOlFkfzhz6kpQ3UQHmlVzzHDaODPvwyoZTUr/jkOgvCW7NZS
CCsdE8BrzlBz3Lbp7Q00YlPPceZqmyUGz0hvUtTG2dgBDj+tF0UsNuL6dBlNf4wFwG6jcdoll8bZ
o/B8LsHXTFCUtpk5h/haPLGq5dnUY+k6NZkcFKe3TfkWHpLCsy2h4M/HMPm/4UB1h0kcy7nNFbOi
sfieYY+SEGhgT9S+6qcRG+cdLclFMt4pbt8vGPy+ow3kAfT5GxRxtrrXLGHF507I/yX2KFhUrKUu
+AMlvVKn8495dufluNEEIwDeac/gZKKPi7UPLf4QxOCq0I6900GUt/5qiDWJkqguTBowD1pDWPBi
lqpChaQs4U+F5z3ZGAP7Db3u7USoEUQGx5Tzy3LIh5UBRMNtaUPC2JW0FRA9Jm/Gdxm4I0LDPDRB
PADnujH+MepRtmoqRD7HBSEEMRL2FZcSogxjxu8+Qnx5Mab/xZeBIAqDX35uNRgqc/8vGHpbpHSL
tm+XX1mGyVuH0HXmTtrVB6nfslhIqdEWHEccGIq+o6g9UHgGkFxAvIyOSOGZeX8OCfIo+pQVmZ9s
KjtCoKgtl+UqJv7qK5hzd2X7t+joSUsOoDZWsm3C0L/UPZ3+gAwl3JU29I/gOkH3V5z6StdTu3P+
RCVvDLiRbvBdp5dhw1AJpx1QFwz9eNXQu5XmtreBKCB6hSyGB7M8grkhqHqPgFu7TuvByWSa7hCp
rfhtBTJDYCL4F5aUGj9+K9EM1WS/pB3PCAjNNVZ6paamLPutDJwi0ywsFVB2+X++hpbTmIf4AWAl
l8DR4M3GIpCA/KhGWiGuUb4CygwDLlZPVjOhvOFdAqiRqLZdpolQyhzKCZosjrgx2GM2N641xDRb
iADATgtkrPJn2w2U8MtuCZazM/4EkI590xUFscLqOhHThm2jpyD1Txu3kACZBcEi4dx3lIaYOmnS
M6gD69c/8HD0W7LkmAvsB5UfECgwcw24U5GB10QetiJSvHG7LIkIPRUnrVkOGoZVy4RY5YHmft1R
APeFcR+l9qJtrkEstKJze4iVN061uVV3ngVNv5RuRtpdY/1aglC31uCesyXF59/SJblsFefTb7vK
vTJm+kXuKiMKd9eDFQ3IgY5r3/jL5FIPkzoI9K4vcttwNt/PY8Z0tGFxOIYVhLwkIO87FqFtTg3+
JyBddIZtxYxYHm7zSP9TyMR4MeixpLttnSAL7wfzZcWLYDotgVb6FGZSVwh4J58MpCt+RwoDQnb8
p6di8iVOEW05Jq225xZczhAISzn147VsSRXaQKkSZk3x0231pm7NpIjAQj5isFn2Qj23iJFv2UT4
RPPP9RCl/sVt5lBG92ifWXDXfMZRGzNz2qGHIctNuW/9Hk/DVjGhJwy5jBX50++YU++1IhOzGDpN
R4/0YL3uimooK3gZlu1dCH9opOlgHouw/et9Sk6jTLJ+ncVgztq559DWYuI9vrbV3P5Q7DiLWLrW
cvvzRigYck75ZmQVuktKRtA96VCvZ8QdNffSLzrDqPymi00hLIjD6GIu210k6WXNDoZdhlOirl3U
mj/IGdqBtbtDZPqgla380c2WnfCTyQQsG0xoSr5TkBRyncK891Tw586iiJqu/dX3XmPuWTD0cp42
LIyzgxgpxPcbokSham4+VVzFuVnxKS2gCuT9Oq+NKjdssknrVh5CsYkdPzPBqGl8+Eaww5vBG3B8
vnFdqDnhWFS9y6gkNMlCI8TFtF24HvXFksojzTPWjhsYdEs/ifS5lD6bSq5Ii63qY+MGYVIl3FCZ
kkqjuSDoy893lxwk1Cz4MiWa2rtjJnHUQuVLdMn+t7uyYpkpeGevU+H/QcuaF2iJ8V2uoY1X7EQu
N7ux5O/ZGmL0yfPDcBVgTZSvIlHdOtdhxf4cKfBwfde+kpo5sVuP8zCxl84+WHSgmhtUNszWP5HH
xg2MVhGOmqo2+CKz0uYw2U3si0a1/miQICxtfU0lNNb/aoX0UC7R6nw7fC9wHPJXtwgTCftceMt3
UkkKAdPj8FWHYClSKLmGj9IcGQGq0SCzNpryI834mh/Me+r1T93fo93T4/G+Tum39xht3XYG0c6g
txnmQURF5OKETmuBflEasCw3Ylm+9BmX6ZrM1onx8xaBJ1JbOqNg69001o1AcYK+vJNVse1JCPwN
OdptkDyeIyHRvpqjwkAPp1y/Jff+tuBCEeU9ziGV7EfctvsQfLMP+G+EDOGgnnhg9VRSdCXpXxcW
b93BRhW4n6H3zujeAGnJUEGg+7AYerKAzP1ipSfxmQDXRQNJCNNsopHxDpt3NfqUNSZQ0XKAD0ur
K/TnURXaix4+WE7jVQMsCM+LgVOPP0ytOZcRShdUuWSHXFP2X5X0CL2AL4VCKkDbVvinK0VVdG9q
yTwU89mek6SxXj2jvnK7oAkVbtkJJkONbq5ObITMeCo30E8XYQhs96/QA/L3GoST5Tp8gChl62KK
bjsQzxVQnSkc4XzgCGsx5Qa46bUN7ijN0g61Ieawt4ikfuCjEpRy/gkj1UQARBErTDPzSuQ3KiQO
m3/kT3+LmA7iy++3sG/AW1IJFW2/b5yyg9aBU2c2HDh93DhRLHYmEpa72tsZ8N6NrtDZnQ/XdgGZ
Ct6B7oQXl5vuISSas/+MTGMfaMsAqf8965F+YsW0SexX1MFeMtRQqbclhBMotZJqrKr3owD1qMKe
1tDptMRzcmM+DKDtfbN9+giZkjQMLNXZZ/U9YZAhH4DYC2VJtz86FLihHWRYhTtn2KX3Gpdtz9No
1PI1vBneV3FX32efytmFFKkp1UELWEumztBLN++G6aIrA4SHBynZdhP2yVKnOU27e+hy4PIQgB0Q
PCNm2ZCrc1PsdXchYa0VyABzEQ6OxSsnw+lAlSXoA2/oExqK74gaKdQayuYOdn5kDt4S5RfR7/Bv
wi7pQD3LnWs3Fst2EQ2eGwKYKh81aWEF+pliGNEFFERnTL2goLi6ekMy39k1HfFVqEVRM9TNboX1
TT5Ku/XHuXknI9xbIY+SzfDtj24tBA/ZKmSaei4wAhPlGCjkqaMfCVcfkCztFFgg8/8MHFXdRXfQ
e3dn4cRLphoryT+BnnoEhTAfzzFV6eG64aGF08j+85B3k6KBcWNXRaoKtv9kESjKS6Ff+wHsmSzO
0J/bGXpmBtLWsHgXj838MRuSz8i4jbC6cxzq8Ue+PU0t+B7qnlcn8bZ88smsbZva58gpBOffufYD
pNvjbq0dzwgdqdAcflGiVTPK0+rqRO2gNp392j66dAPkDdfcS1nKZjZ24icek0HfMXPrDlGkK8sj
EDJNLPmqRqNT1vr8Wg9ErjLr9qJX7EK+VD7dKMmjgFPCTOPx2m4pH09AktEl/2FawqP60vyzlmhn
G+QGqpVAyGjRylHwIAoo8/8UOIOyDob+7L3nCbAoT8kdjuZvm+NHpL/XadlC/dKw1dRe2sS3p6o5
gL5bzksW6uqjklVuR8Q1AgX7siul3zdfKwOi8ZCWVDqNQorHWU80C0PJi84gyae/pCVcR0673GOV
3ijISXuv2BTOr5wJs4AkRz0eaW5C2CxET6bJL1JMTrcg6eAA767cvZRdNzMe0mvyhibjTInpgVqo
+KzCiYk6NTzQzwDxZN4UfY+aeZV9N0pMdOMUFqdruUc7fIgUNgArAvGIJ8SHfQ+45zsw4bzQjbDA
z07jpOM2SiVMLCtBBjpZi60y3zRnH12z93TI0VhBYPHuunS63w7Z1LmZXvAMH+Gzab9S0tKIGvPD
HLF35WjektHm56hW3TIXccW1wlj534a32WFglak1vflvDcKVqROVRr8BTLPbk2Lf9cMxCI1XEFdB
VTQZYyujBxkCZZ1zNsbUchEI/M7sX5QKme/JL7nKCWIg8x6J6+EyQELoMj4VfupJwGic/Q5XrNlo
BAztMQxqRiXowx/Ikv400w05JF/DSxEo6E9fraYXkxGP/GQfiq+R3j2b1HfyiZSLiDLCtNWl20iV
A9ax9F8uT2NwBITUVkqP5KxQA9sz9YiOr5o+Y/iKAJWEtfl/WVNRU70XDzj9325rSPHzeCZnXy83
D4GZ9rY91M185ibKzUJD5CLHHfs7sfB81mzTYPSf9YnST180NsdN+mF/e3uIAyBUJIp+M6nh7bPe
Bs7E16XWHCwvMgoAd2cFXyIGBhm6ZjjhwoQjzuClTEl/+2nFomXUIEpxospcq5ubvodXoZwXz9bF
Dv11vwkIHgEBKCOnfMbWztFvS8dnY52CKYk+kepa7AJ46UNyOOk7+piDfmKlkg5oSVJneX42t/p5
qGT7gBioCD5bh+4tRrOJeYxGNPmUp8mwYhBB3TOIal8kC79INfZ1/D0xuwTEkldKWc8mCDm6AxjU
ONMMc6tHMxczRDk4YdHjzES8FJHhQSXnfhvqCtI42kSHHny+se1jldlx1xs6rbFidOlAcdFzo6Dk
28Ls1N1B6qwJEJxx9BHU3gXSzdFSz0uApx+vrp4dNhdQsoCaTTR1h1erWsAQMKZxdIfMOe2ouHa3
iXSB+DgVq9OHDeLU8uyH4HosNy0zFYoiCixlEtT5g2O5KautuMESmxyXM207bWKiujMF/sKRLAzW
x2FP8SKzu+wRdWra1UomzBVL681Anu35Cp5eOrVdPSuq6y3enlAP+wX7/irke6oS5CojxRV4LUbp
rzKKRuA4q2UP+GKwhTnrf3/Qc+brcx/Y6YYVZXEf3ktzhxkYIQ9v4Ren5Y2d0abv2tRRRTOxJxzV
sl2xK49GzkBBL7gXxsfMxhsLRqARG5mNKwKeUqpRH556n5Km9xOgIw36ZQyytUFq2PE49c+3PmQq
mRyfq5Yjsq2/fdVfs6J5j3YNFUbMN4RPANk1jzoTx18feu8jfi2I8WkbkMdquZ96uQoY+ozLc0Xs
5HG6h0VTrxoVSB9Q3rL+quW/YgSQmzjdQuy/joCquQoyara8Q9wKnt5Q6PQxvjav9nXd0pJKMi68
ozAMXAkPPP/euO+S4F4g9xe7DKMSCR9VkXYJ4AqlbMQIb/Ux89rPQTYiOTCXhiVjjWOpWr8ljRvU
husakOT5Zlkl1bJOgq4TpXr6Bn40U1gBndbMpIXcO4yHla8pLmJzUHkyctsycze380Gx/Cp+b+oC
hSYirJ4Qby44ptpdaK9Wrh1ZznQ4jPt6J5GD12XV56UjRvb63Ssp6+IinfL5+5Fv0lagvHvR7dVe
6UHAAdbGytCmu7VSpxmhCUxgW4LVFUrNE5jHVUSC08h/oX36a4A07F7sqTlf1g9ERyT0X2mWg4Pt
dbRlQRVPdDnYEglFzpUUuAifMT29c5rFKE0olcKIy6TTpSgV2GwWMToa4ycpI8tcZ+I1oE2F4UwS
sejDBxJt3yM31VL6GQz0LC0rxj5k+YSKSE6laNne5DBAcG1Cn8AugeQtoT6CLcr91Nt13VtizPLT
rdz/TfTb04X2BM5S6ay5uFUw4Ky44l5qi9qLJGRpy+kzw68KKa8Y274maC+801ZDn4tGZ2DJCUxE
xk7DZYZSxlc3DacdnyLWBKB7uYusdkRReVTmPhFxHiWUHRN8qH+rTAA1V3bUQ7aFU4CYncq4bNSY
I++Xn8MC1Y6qYyQOaklKvFL/1zEoro9QlIkl+pQSioOwR+nZpqsbS5YWLiowTvgGZTLp8AwQu2pV
5IaTMkBqy4CknjzBTFTxbRn8RzhkJTXIrv1qECZ46Gkqvv8Iv7lIztROEeWVBSlkKCwIkcJ0AOd2
YXRyqqUf5MW5l/2klf20lrZrtVeRK0g5DBWrBHUTy6N59NI5uJM9v+Vx5WBtjC2v+9uCdODiDbtM
l1+kYU+9v5BbqI+TV8LfKq0rhAsPuUpK4Sckz3d2LV5a1wSwkRJkkXq2EalfshsUJ5WyFMh2DzhB
KrPnbigs3rYXNabOfUMpKaa5RWWHsaRpMigpKKJEZqqDx3SmjQYW9+AijPMl0GxjSCrL6YpolB2Z
RRimpp/90MpkJJod5+XeIXa5iMBEis8YHZsJojfV8mGAtsxEEiDxFrY/sqj7gueEDFV7ppUE+rZZ
jgTiadTZ/VMzDnw0N64HGA4lkFfcCV5kLODhnjq4NAoTJJe7o910Vc+NvXFY/kjSvH2tjxxRU9Hv
9eUFpSzdnVKcL4Z51oxs7UaHKA2lOLfeKWTqUMOlcdrRjjiQ+KLCr/DFh1Bh1oBsv3unhk+obQh/
FCVMKmmizL9DTQmsBgs1Se+aVrxb5wUfr/1aFUf7eN5u6j5125ndljJMDPpTeu4jKWGHnq7vaFxA
MwAcmQum8f+xXYEyuQQM56bIXIbXJ8/CMbzN2uLV2kMZjncVFy2ctEeOYW3R0x4Z0KBsvwEz2dtT
7hiiOKlBOtOgTHVrT/kyNA3IlnWoWttn+PywgZ7YvAQB5SWx/rE5Co4R36cKxf+phTBrOvED3AwV
D2fSRm1Lso5PtsCcF4BlfLT7GlR0BaTK78KmP+tORaVSMFkaWBiNjkRKt2Q/nw1H5+6g3qujupO2
Ws2jDUucX83624ZwTH/wOOQIAxFyjQCM7gmEpmR3qxQuQA8qsSVicgc7GNoA2+7tGitnl8fJz7yd
KkzYNj8tRR2EhWX1P0dJW1UBOlFvRhVcx2758LvmOJ1kwnu7RQzLo+VnAYc2ox5syefoXSvG8WfM
z1S/XOhP8Kis3fXOuVL44co1cHT++lODnti/jz6y4YlnbmcTxGi/c3zWPgYMuEbOdLp3oT+dfn7y
Gniewl5RTWxq4H86ek1J70qzYyTiwsiMQCgEc+OueUmylRUsY5n5BeQZwPimXGMcZycQ5kJEx2IV
z0i7r86eVluDkb64sgSjxzcXNYQqVhEqspzjlcZQdjJhDac0xWY3HrisEWW4O6zJCisSNM/v5MXg
NHQVGtozGBK4cl+FcBArBcZmJxRqdqfGzwiTBnZVcbJpFtGpRzjNhFcrZqi26VrvI1FVmV+zX9uI
S7YfkUC6ZPfjKe7i0pQPpNOfKSNWIFAytJWRtB5b+b1YptnvpnihWRGYv7w8/9vyg/xLIJXjIgRr
8AWJ5hYn/UsGKa32/++OGGGVAJjOLyXIUqjnOSpUGuYgFZkwXJeI6bAUqejcnD6CRNiMTUrq9zZM
D9aklEDLS3AX3ktKvkU3vyWzOfYo3khr3zVzXsWHBVZ2SJ/Ka42NGjmAE4P7VvS1eo6h/aNTpUGG
povqOnx06XQQknv2dEDRuxph2DFHdBusBVHWQsHTG+Trax7AI+Qx8hZ5W/Vye/5kwNuF5GoVlnjL
KoRFscX0sjK9/DbNl0fTKyZSdgmCVJ3U+O3Aqm4FtBBJnjOGHQ+aGLYdbTu3C2bfBGrL2g3qbF3Q
kECVY25lSLzQlmLuZeMC9uvwAp7qWUrYfB6HFIZeWGf13I4FnjHlF7GAZ6OdXy/CRBSa9HF9qEDF
sFuE5nHIHFVJAC2VQXcFz3bJh1hjmj/CTIbZ+kKK1Bp24s2INI03e7biVI8yfc7iyf17s+FW7gEz
gmj+H7XIowIApYjgxlzk36HSuNVG0fbk5kSgtNj+AFnCCHCmrStc7/DPu3S2hhj+Qw3tlfkQ/QxG
6XOkj4H46EzHrcrLe7DBZsi7mzSzrOa/LIAx+fGr8tCREYGqVDncsaXy4WmYRvv5k8BqEA25qBtR
ujnDkfyWC8SHCJr+0HlMvIP95HQfioCTnxnm6RtRGPCvp7B0NyYQwUsAzgVMKE2ePpQB9FvgV7t7
Qb8Aq8m2Jldjrpr0hTP/MRb8b7vkLmajfrNZyLtD4fs1TuEBtXK6VqPDWyub0n5t1/gGlGTJu0UK
d6N1J3Bz0nZea0sfO+kfD9M43h1OpzJ2IQ/ZcrAH3xRDeSc0AxuM4pTSrTL0+ir0VvgIOFrAJMFi
OcansXHA3Vb/z/6h3FYUSlqzINBCKHxriT8GFnD4xCA624lGyu7YlFsePssafvTOv53wkTY0Jqcp
ljuD9aQVtNiPTU9UGvCoEBiI1MzuuiOlIMflUdXMjg6AHbMIMajqCeaKDRYx19PGR1K0rGus4O9d
cTK4lEUJvFoVyAiGd2b6YAYedycr+Ra3s7hg7edoAWAtkG4OXdqZ2GRefFz9XQabrGzJF2vnUWHj
T74eUpuap7AYbMMrXC/5UtaxHYIbnLGzllX1g1J3Eh4hZ8qockSkuR2Y8I28gXh0gpwauVPl3Irq
diOdtBqVT4mZitaJDlnvJgPmG9wSFGe0E2QmS1xnJ2VU7pG1A+KKj68/vCs6l9W/iPx6QSQ5+78i
xtFVZNyflHLgTBCIjqo54JrXCnH7dn+1uvssRkauo7OmrqiGctPKFmGzsGoS+xNLKm4MIkSVNf+n
Mxh/d57rdC/N1DoDlHuKKMh+dASHXC3M/S0S9Rge/pYrsnf6ZByQtFzNhUeHzEmaQw6ZVKGYoMTx
fYGczUKd0BM8n9fUfB4lDRDbpvotF4Fpk8Mvegae+HNfQzGRqgLW85KsvG5IYBoZLM2Fp9Mq9Kp1
GXpsW1rhoeoaxHNExZzOT9ed8YYRJgZ4paExlGae48w6ocGf5eF6BR4ER4JatGHDJBwk0on0ksJK
Y/6vRWxDBvgB33FV0yvN9e8jjOMz7Pv3W+R4A0bjPE5ZPUG/U8argzzDKDUsz6NNOhQde8NADJVX
DgGhhmZ/JDz6r7GR3Rpc5tY2LWvvNOQH6v+135ywQSeBNxlqIAlE6Fw39Bn6g7hIgYnzBYgPwERH
Gcon63Z6hM+ceKl7jHmGAIeMg0Rfjm8rx+jAX3B87sYLpVGXEYbxQoPfIE7Z52cClVZ0IMVjX1lx
R6zsZttU0+5s2M58XtEPu/KDTuy4+AgR6IJzy8OlV2zq8WQ02IjxIINVomlXtbTWLY9ivpHJyXRa
NDG1GsG36aO/n1gL3KhIrtB/aXgSh4+Wy7wp2rP9DFKlXCpDa5HJoHaqDQEXsYWU8qIf69fCtIGk
468aTWHeHoPbliOtFuSShbaLLvGb9UH6zULrwVeD6EQWza/mR36AtZpwTQq3vwio8UBYBGsnRbu6
d3Uz7VVLoZL8llDPgVIq3utnatMBpkb9eCX0lu8QA5py+gSO75xLX1YvcBR079BYPlTahR2yvDBu
VUb0QcArUfrYYpMmDW53yXfS1gXG24jQc8hjptDPSCmecXeVxjJ3xtwG8m/LzM0WNbvlG3SXDwhO
clP0pF3hbZ3LgZDx4Cnlmh9cTorE4LEvUq0oGcgYjpFkR5lsF79gCAHLvEcN7IUR5U8XmtyezB1k
7xtmJuZ2sW832XQMyiPsUt9/NYKjKL7b8p8HF1/TqQiTJNBAAafmQPv4dC3Q+oibWzqX/PDCyJBg
nsaiw3M77WSBrxMznpuOOb7FjThC2/q1blwiINwrzD1Qt6oixwxjJ6Pq8Q6TnHWvKyjxn8biRaTL
9CeQo3fm+S6L6YrW0f7Xqbi4bMTf2HDrgIagc2oC2GF24hLw+QH8Ugn4g5i0b+/E0EcDeFAILO9M
xv9eaIuHyjcAIBtUh+Wj5eJD6tcDZAmhl6NdxiR2XQlFLB9UJPhdxxqOugx4fYgWBxWycKW3pjef
nYPsHRmxdDeVctddp+4km2P3yeBoNzaoHF5sho1aQ3HL3npkhzqLs8ropiGdyH60iyNNwmEQ8juD
OYPMQxaeFVqpKeH4DIK2Bbrf3JspXkBQf6seKFX+5aV7oqe79V9azE1dQ2eRYA15zfxtNIicdA+5
bPFX+mnJo7SXrwmSLjRVT/nVv2KICGbF9ov3dNYpjki0xCRotZB2BmmcbIF1t5NbRwCWDHgmi07r
y75lNeRRfb8FCN7B+Sk97O3r+Vk0Z4DoHrS3kRdm8PWlp5bVdKvLEYFY3U4a4sjskieyEBW9nE8l
0oOXSf1KUY7t5Ge1zxbNsB7btmmezww3cWY4cMw9+40iGGTUNXriCLo3O+DwPddrp+mOW1otTLVd
pA1YeIDs7mS1oqRRttitMsmjipd9nV0PyL6lLGbUeQMFv3VqQc9ipdbW8U4X5mhy4X3gsfO6ok6o
kBqQnXQte9PrFBL3nk1H4Apab7JKXfNLqMo6J8LBI4BsbUyV3eRqFRYVAI6aXFZhzrRi/QHR66cp
QBB4QptkHXSKngXDEXCtzhRO+8GZFG8wvHiI/pva+67ZAPg4ywdoShc7QouY3E5tuA/fnMAVVSIi
b9u43y4R3tY2GWuAaBAExS41jXjAsnpF7Q/v/qBZ0eAPb1fSD4E0ee+T3RJlG2v+VUqD7dIS2/P2
L9GD7H2oqBQ43i1c9yzRYXnpdijjO/ipZUF+NBAue1zocgj4C+DXuyR429L0wjmMAIdmiw1cAf6I
INu9L57JUs+Krc+IxUSa5AciOctG+ANZQLIg/j5UsKyDSGyuR9JD50bXz1ER6gNiJiFbZrhqPe/O
IWYYmLI94aWpvNs/8DuK4o7ZtaZnif8N9IRJuHpZnOF9A5QLdVzw74ph2vB5J0BziNux4blHiJuC
b+BbaXkjtnnH1U7wZDKeyrbc1P6EgwhdT2nGpP0n5wVbATTAJ/IHbriSG+1Z5jzsqo3kB/pJtFPv
zv4kEQ60VRD5Kn0/qjTBzscqfMevhrvVg7LvvtWIgzX8C1gfSWo7kV7OTFpytR7Q+QspPWqpF2B+
Xw9z7leknNaOfxnySvssqbJxlZ/o1HKIYiL1TvsJI5e9YcOuQ8U+t1ZCspswxyrKr5rzBGWsauA7
yhymrUhExMaSZ2PTE3K7LHn9Hru7+cpPEnN3ysChSIUTk04nUQYJA+I/KK85S4l2WaQCIGBHVltf
iNRTKRKolGds49LTPFncG5RZ9JiAg/7LItRaEKeu8Yprwh7+XU6Mx7Qjn6uw2d/Hl7k4vp2oT+ll
GiaLGrbbuZuAV35Gz1hvILmhPn3fUAta8hLx9CHcqjwRky2WkvTSjB8hgqqBC3v1UMNZBdL3uQwR
2/RUMHT0CBgY+dkwmVflJCWpguNMBmujyT+XsyJz5EGfCluD9i7jLuhsEPfiOgk1irHSeE1kgO5B
/Bp4v+q8SULkt62AQ8PG/lPTokA7RTsghIEXeYA0CcAoC1SogzH/V3j+PSAJxZi1Yije5wErsAAZ
ek53u7OIl5ksyy4MB6sL1DO35HX9jfblTh9SEp2jetiH/nDeZ95gVK6awVNPlYJTw5CKYvAtgqbq
XgfL69EhImByeYUectsRkgdE9OoA2zjv6qybV2kuRnuCdyKfVVflSxXgx+K57UXfSXNskxDQtKRf
dG4VWXSH/QTqhtDcdUsAAs/lPwN8nMOjtvGowG+uYqCM7BGv0+kHTyMltQLxZbbQbqQcCIVSNfyV
IBnE/4QuHjvtFKh1t1Z/Y7Ei0IBV5otYLhACPE4Yzr+yy8oOuZsgFr54SEUllMjoSKCnbIdvDkv4
OKZqAMxib49AfP9+ivdMQuXAkd2a+lO1QpG1I4FRFazgQRccarf7JPUMf16mjWX/BAN1zb3jihgK
B5573Rmb5Y7HFKVJzt1CCsb3BLzjYOkCE6JePlfewWoptXXRoyQk5dyRekEwBw//dfQgmuE2RLuw
KLw2i/2IIk4Uf3IFOjO/p/kHrPSNEwumIOGBsXnB1R5DwJ8C1WaiXJtc0AYPhFDqNsFo5/RExMYk
lcz4+exYeyXM3lmBrn0+YwSyt13OKu+r0XkiFadLo3JNPCbotMN6/kk8WHuPAkuihH709AqWPwrN
mOc/D06Neb7100nsl0qKCYMoOf084QFR7sUB4Hdwi2dCBOULDUc9ob0wLpYcvXx9yVGhcAPPjcO6
m5jr5IUIVGvAbs6tLtum/VXwOt12qP+QEaucE7uG2F/5Vh5W5pdHeR93URWeXRwmeju8XGDdZzaD
gRy9VQlMeMvruvQP5oL24qePL6sJtNaXN18cOSrz/uAaLzF2TogcSwGclJhXWHQ5a86/uSsRckbv
sPJSGwETbpUd5l4wYKoy5OWhGnNBeUes0j96DxGakQe3OvcC9nohu4WcX/NjR/5Er5SXopKY6i53
OuAOdYarFSUqy9QzoB6kKHV3yfqfbMD8jakET8mdc76Pl1CcLUALoyqojwA5WQNhkdIbMA4MQMGL
a9qj7V5k6jC+cIYBbYobZkHf6Tc5IZZKi3k5mnyk0bD9OCiqaueJ/OuomKbZYA6XBrmPgv7I03fE
yh50oF6rnV3D7zaJ6eklxpX11l7J4MsjA9SGceT2zfE5pu6MWGIkXgiK0/QSze+V/Fds9q/0JN+h
i6eyLBryor3GiWt4pT5hYhiqJ6y21K/OL35NDhIqmchKhdHCL365CmUb8snwY6TxVYUHnE8sYPpY
UNoksRGlt9RwBk1QdoLBicSGRlNoW8ZzdB0PhiJ//nIss++uRQVORRnWYISK1ZReJxvXSNV1Jk+t
nWHgufE9ZYJHbLWfRrkp9Iwr+iNRPgcAwH1cpMx0/GjhGghgb8oCcmi/zj5DCuOi5oIgjiAc3rCR
sqYlEAJDa9DWEbiMKh5VgZ1D4ZY+tp3yFTnYMsyQJYpQEOpBrF6Wzntf4YXzAPvsHv799DPu0vvp
cuAqnl9+4LPGwsBLqQLFT+xh+1X90NT42gwBcX2IKXPydr5LZzg0Un+/49pos+c3IOyvYLj8xUjK
xOvs8uixNXYw5TO0kKfm41IIQWvEhUDXIn3Blge+K4JDEc+jsgywqdlewxTIDb5fwbpyfOKc77ed
+pHUK75Hv4sBvgc8EYc/jDEoKigu6s9GPS2MRNURLI2p6U3WV8+FqknqCtOZZ7ytl8mQ+o4MJ+kZ
S1SkZKYIGYzNFTqiA1ZQbcwfJ0x6C+KMKiMfjTsZyMzqNuFRfOX12LSo15dohVwmjlGjkNXrmN0n
32qD8pUmcjqLtFgzeVBqwy5twU+/PwwpR3phcPXb+eETzbIJo7538EUP8WQBIG8ULATl6eMTF/rP
xaceQWV6A4AFlIFYl5Mq7N4Vu9M50gBZl6AFBR+u9HgQ8tcagkmcjbme1HVpBWgIgh48r34H8hMv
G2wg+SuzG9/TQwO8h/RmYcRopuTeb5La4G7QufP0qgRy1av6A/NQwDIyNzM4YxtKdrq9Xud1w69o
sCqOLmI69p+KT3WcopjBcOhMmKR6O7gkxu32GkzIddLzCvYjROZfLbHlDwHvT1Mxev8kwVVa5BNz
ivXcGkZpzrq0BwT7HQVFYIOvWIpaznLRzojOTDtdMiwpPnip/pUh4mJTJFzoHIjCcazdl1YrU0mN
Usqfjq8qppptAws1hQYdlIm76+m3LyPTDF8gh0XUX7XU9H7dLqmf+OESLoEMAgiaHl1DfSxKTIJe
2EEj9zud9pc0ShJacmo9y+6Oo5Gk/POvSR7XPfWOwKUkbO+YWa4y7am/Oz1nt+i+w9Q+f0VUq55H
fqaMNv8FA01C7CpSvFeG4t2YRK4nKUuCEqim6Lzgh56yBgdfP12zCdunarvDA4UQ69bfr79Culr6
30NjpeIauWU1bxelHkTLPIVSECn2QkGVp9TSDeru6JwE9eXXzE34RUJbi6CIGKMlXD282z0yMJ4I
93Tq3irOXku1OjQqE2g7kQs3ho2VWy2jFpJRwDuCl6CXNEcLyRxUVKdLUTqsedsxhX7lCyb984Bg
s7bzG59MyhABJefk9ieiDto+DN2U97Q9mwpfokVDpviMIW8qJtimz0gmTqHEYDa7PU7QkkmSMzi7
SMxyatsB8Al0AL8dGFGZ+jyaeC8QZ/0Q+hZK65EK3v9AK11Uc4X3B2FnkMswbC5CNBaEzv9yZ/eb
o5xuUnukHTcVfwinO9HJJt4DF/URQhnIImtlXBX7k7p+QP37E3keGye0joNzH2TS5pdVdJnwF6pR
p/bb/jQ16p9S4u5nf9pxFZYel2C4IIMsXYan/epzZN5tfzqBOaPKIlOZawN2T38ZWeonetJJS0r2
eBlfn+t5P19BPSc8tF3tlGDcSOpgKUrOtf7K+tWMh5YbSh2JQ0mGSS1UGg+WzA8Ang1CkTC9+nhe
fyjx2LQMnG5CvKRQO1QWtjMFa5z/RmCwQFPEY5sDGLrR8GHEDq3vVURCMVHbPYK1xb/jjzhb24MG
cZRnEPd/tlyGX58ESPWAuZ/uJQ0bTO6bYXwH1lmxDmkMpc3LJDopcEgVPKPOOhS+IwSSl0dXFFz0
kBBecdOaZIb0YHJegnQPgvaXYaOzCBQBzVLdK3nf9Yu4L1hYmR1jD/YopWAx8BGbRBqfSWkatcNq
sT8tsDSEIBzBrNP2PNZSpJtbTspBGxJ7Fj/U7rP/++BZvHXR09MTlPJDdxxDWA/2v7iJTQUMUk5s
coSVpCBQzsznJb2lxAXuxWS7UZTLMUBVC2eyvCKF+LuxPPww1r0aNMgvMi3+w+q1QyFpDWfDYaCV
sg3HajIfkOtSPvvJ//43O/2M9v8pQWz2VgnjNCBjr0vAml1aR1dpot+PsBoAL6w3OYVCpgJdZp8u
YP9zTqImVHisX1H5fbkqSKIf5sitHKt2xEkw3pfOCYFK/fKxQ3pviEAYzQ1QShHuStLjX0D/w4r5
q3H7/RYmvln0mOiMYv8KexFfdHBIYN/3N9l22rq1zwaCYkbmmA5bfXW0p6NXkY/rSZPHGOyx97WJ
ocv5TDbYGKtZk7KjZD13WZGFpBT37fiy+zGavWStGYLKf5Xve02vunh98+28mwJHmhyhs4mzqOt5
xaLUYdqyHnD9k/c4Byz/c7oU/e/nkDzJyujGoIwj8jBQ91Nr4Gp3YETGaKBLTo9sdRhJnDpUeRSc
EoUzIf8BTeJ/+LkT/IngL27+2eaPsbHVSvhXzwCmh5DivU0tYji971JMRYBuVNGwnvTXfkdgL/t+
MhaZ3x+WXYeg2i1wmfyNdGiLqVk3dnjzKiHGh7bK6UU5N+voc5m/JPOyYKRSON8HsLx53KJ0448C
nBeDsUSgUkv3EcX9l7ngJYYBJRZN0DI1gY/YHKR+usvKekBLPGRf9QcozW2VZreuL/Yv4lL3ZQLS
nkUxR/JSWTVnfwPcLaLUOqCu85SQrpPiU46iaa8ll4WwhuNSG5DsyQ0L31l3s2x46rmHjj7GmrHP
lvpMD9w0fgPr9VL3u/9nejSeAzZ53z1XqYv41VtzjvxiZ7oU++kLOzQ3THnAEvbOsxH3G2HYi2uV
h2N3vP3kL3M0XwcYLRcl8SqbBxdVAHi0EcvdU6E6RA7uqun2a17PqmxTeaTDbuf7YuQbIaZlgeJS
+RXsn0sgvqdd8UrsQRJqj2jgi5K+Hj/D4Mu0KNxRsQ+9kBQpGWi/7O4/8Qvl57Cq4imklpjJhkKp
lmoGJeU5h072YeXcf65Bd5DdWUBoCdx+LhcsL9o9rkxxkVn9v2O806Pz+NkPfrOO5yvKnSQnj5OA
nFevytRFYrUjh4tay4BXFVqqcFykiR6IFXx/X1Hbe97wCI4aQljYZZBN8gp39GZOSCmer+xxAbaX
8v+YUJIM87XdLSYpfTaFvhAXEgbjOdWFwf4DdGb8cZSaWJ4BkOiCY2PoVtqWe0hpTZfrtSMA893C
RTuk/kVOA8BLc7MjXNxHTNBQZUdNNDE9/+mUGBt85P+klVMU4c4/1cduN3NRxOrs0zMuOb9IlAfN
hTvveeLBaecWz7Q9rv3OE/GhrCiWWevLzgRpu7svj72fHmLGvvSldjc4W5re4prAAxTR76rPEjZB
MSUC8cF9r7FDKndds7KpP/IOUqoWA6xFsDTz4BY5tPVYTSsRWnDECZlWUuHAHNpkXkHKWHTnQTS3
ZYQtjahE34FLFOXOu29fJ0EvHmEBsKuNLsOHtwDwFmy6kzshAKvhfA4roaGvOCE6F+bDOhyN1DdA
hsqn/8aZ9ngjS4GOa64cWSFPvtkgjWtoUE+z4qdGMIbBhHLS6YxaujDWo+46h+UcS5wf8G+TO339
9tP+/OrFB0WWOryzJCT3W23QrZa18hh5hGMx9ytCGSY7OnADU1UlRFQiBLS/U1esT2/S3Ph3H66P
NFVU7B9L6a2+K59r4wUj/j3UCmrSc4/uRXRFbBP3vDoc9cnAEOZqsdspXMQIJWlGLKFFaS5QOZEw
+vcHLxKmBefuMquohysbxiJIMll9vElw7bvsyAF9LndD6sHGQQRqkHaEcCDn4GggTtvf2YU7pWfX
2US81cCYovwNKPp4PLTIntm6l3UDG7wSBzEmVL9JSgmTEqfqx6xYKoEn94nG64neyW1nPQBJqqRw
tJUfrqnsvRA6sfe3bgneqTUqM+k+qTSpQo3BoHdeEJYEccDdekZYb3Oh3Z4SahkI0Cg/jIWjYg0i
ma+clrZQ6zb/pbftSQ1di6nFIXFkhr2S+vbd8QaPYA6xh9KPrLd21FPE7eRmv+stwEDMcv+YoJ1B
1+l02uM2Or4rUpR25W0ayFIIo3c8dkwcFpjh3aMJngqYPj2lbS3uiHpjaK/JUmWMlNVV/Hg0Lupq
Lk3TVA+fsEUutCsq4AhheImBmppWhgn81eHa6l6C4e7Tpbzeue3GnMMGJLM5Y5A13Luv6Gmh8bdu
EP4gqagExQPUzi7fSll7YPuzNw+6ul+jKDUsVXbot70nD4ch6/5x2w2nLvI9g5C9SLMRk/vaC6ks
FJ5rxLusNaMDlTsXMnigt0g2usM/G2/Gv0kLJgmQeOpg6xynSVe5X5ZrQvIKNP9s4nBeXxdkCePS
s5dR6RUTpdFAJi68IEk/Mwx9XbWCmfd0F4zgb5VpYSBjjSASV1pMezqtjj6mi9PA+YJW+EtwrKwq
REtvT26mkVWP4m7bRxrt5UKlvjRDcqE6BR1X8e5MbfKRPdLMUwEiuYVBRYvjqntCEgxFJqGgH8o+
2CuW0IV94gLClZ0JteUwRafkc2PtiXXyStiKpbzW9rFEo9XUEuc7v/ASdBAfMz1/5KnKhWoFYYt3
t41nqZw9C8e6nurxCtL5VOdaFALxe9Uc2kKHAMi7bYy1tLkbesqniduHcR148mEl5Qy5Sr7xOUT2
zy+uEwn57KKhTB/8H2izOjuP6d96fWAEC0vURu0NZ4ut8kkEBHfm9lsvVFBJWTjURnpW1vcRoa2K
ndbz41SUzKbPLSnKd+jXo7XVzd17hIO+EXHiqX9Cyy57RrVui90L/PXwgQlhBr7zGa751ulUsK3U
QYa6Xp+7KA+KverYdHD3K4XOu9LtpZNGtceROHn74Z/vS/YDu3UFTe1dWulsXCeAuG5KaGC1XlqW
ZrsNIEEOWsuzZhoilklXb7q+0O/nW9JFKjECqObG4SjiQwZLA+SfYzn+Ot0cDi74tzX6ju0NS8xe
uLrRkjJqkpQFhiZxtUEZJoAhU8p53TbfdJltrkOU6dHyVyUvBzL8WAOMVV1gCYtTAGW24ORPntpG
caEF/YTpBszhu5Hh3YVigKjuvr+AOS+qO9TMWbb8ig9C7I0i+ukzZsblMLCaGzZff7AMEf4S1H/x
7nn7wS6jBEsbMiXNhZ05rqObcxbfSwf/K6VERNo63oFWiHifjJV9WteczrXeDlTYimAx3Zvm0aI5
AGvxt/kuY9r+gzE5az2e9sMirVzwV2qPKC7wVmPLgHkt0a2IfryCHO0lUrs0ZNg5FtB/MvAhVd1T
37ofVatYAckNKA18OWItBSwmGFPxC95DYtYD44Ehc4j00Sm1grthzeDJcMt7OICutYPkLAfYYKaQ
jAQkG2aimYBGwJPhMqnm8pMDTaRZ4r/ozeOR956A+DGxup++0DHl+tTB9yudOZt9CxnRoPemVpD3
eiwh2BnPcV2EJQeUfDkckby1Tsq2XgfQtRVGk4d9ZbDanugV5yeUW5XWcoQY1lxiqBk6mqtqQ9cQ
ZbwcxAZtAKZjeEf+2GGbaGgCK32xjhTgwe0dzUCe2CPLRqHkQxfeiO5+sA50gGS1x2T3GAIzQX1H
ZJrYA2L1JPKoWeZ2erBxcLnOlY5RRncAbWQDNxnjzQJRyO4MlAIT9CbnNkcAX72ih9ynkW5x3Gsk
YvIozRrilEGXGCooQq3KntV0S4VhbRzqvApsfVvDGLCDjtejVb3LaXJ/QpdTBzokP8ezVfZFUlKS
ALoGxdJA+N50OWgfq/VARfdIzP+TJbrylSRk40KfEdWzzC7qdAPD6vTpCkruyARrnY0RHoc2kn+X
+nTtCvUjP9+U4XLeOl7QnHuFs0KbUq67sW2YK5cMF9//VB0/Fwt3iQlncbTVoi7z/YtSr0rb7zSN
aXn2lxlqtXZxkjbNnUCi70PbyYUiOs/Hy8/iHsIBD7pHi/9pFx7w5YE0eL5DWmJEkXskKgGT1V23
1vgVbHtcX44I0b1I2MTXPD6ugbzh+W015ga+LPcplXj7SygBd2MZEW6aQF6R0x1JX1Ge1sUtqGRN
YtQtGlAyEPLQcX7ogReDqRy8zLPbunf3KLmc0xZgeVKx4a+EX1DRBJfJx+1+DZAdlFhO11eHIW9F
ITKdS/ZAjjX5+PFedSTTODxOhnnQxsR0riw1kV/iWADUeEKVwE7vPdeBI3FVyboeqcDKBX+8pBLA
Vvwg5mgl+V8A7/0Zw1PuH8Rxk62OWlf+2yMVaDRrfohtwKkzqbGf1m+1hiqNhoxIiIaE0T6p34Mt
gibKDw5WAluoW82p5q4Ek+5rNESZjJxTUYpvCkBKfpXZ1XhNXrQ3L0gigcbUTwq/26a9cMxDJhRf
fmyVwbltm9+g/lgz5+b2QOOi4omDTMdzJB/romCODHm0SyUFTtblJSOuWK+bokrTWx5SNA0D2U+t
Y5AQUlcZnD+LolEH2hNKpxVF/KDIzkzb9dvfHD79Fva5YQwcGtBEuuWYx1/QHHMqQvnHCXg9bDgh
BTStk5A5p6znsUCG2oxnkK/KGLlJnHChr1r4D6F5MaM2aX2MLQQcMUdhaEW3+thMyccxN0igFBYr
EtCGLNWhCw4qv15eoBUxvWxaweygRGebjYfPTAWrkFnBFlwD8I8rZaGt3zUPqXwX9j6vg8smNrNL
klUiZ4XaKwPF8FdkpytWZPQ0dvyFqRMDKZlZt0OgtCXSB/8oMH7B5jvJmwk9m2GiDYy2ZMi0pFaI
s2D7DPSvozvVDUwu/2KLPL8573AqvfgL2rgyKfBfpBRy4NI9cEl1xvKeeYH307wZ1Atpp2pYr2QA
O9FkUEvaUKpxmrn5hdWWzYe0SfVqA/xzxjvXITphOhCWpxIYnExWiL69NIgcN4V7NSZXK/CG2YoR
KamdnG2c6Dp4HbXATpquBbnkmxFHS8w0spEFNHpyl4ZyjNsXAIPFrx5Kok4bPMlTwf5SO3muEKQK
1w++Bi4UIkX1lnDDkNtIDJfplQqxjyGSDgJABStZ/1wan0EcAFA//EV6AySlYrAs+aALVq5FyUoP
eXvk3Gxp9kVGko7KD6+KdjjSK35lc4n4kfWi9RhpfQXAlgv8wZjI4QMFzDPNyWONvHSK1Cxp9wYI
Uqa6aRH83sAi4tmAP9pAPeJIf9tCOROd2CHxsRJKKWGTRKrDVMBQFXGbWmB0YTKhjR7gA+tPrxtw
hK778Yt47QNT9XFYBu8IqUEqT5er3zoIQXroPQo5J/JKtL2TlxUYgg4/c5aDd81S1HmA+RmYxMe2
qeVt6g2cYjYvCJ+Nl26SLoFaqa3s0XJ3u0PyVnxjua+EM+FreG5Zgm8G9279q4qdpvaZ04JaSKQh
yTS2ajAQlCFAGPppEG6r4lneoc00wwWJcWmIfupjs278aqKJQ7pv0tpD5MvzD1rquvmHEKijnNp7
xGTq8CN8Qg5WUxJvSqNny8KD+cuxbUT6NS5I9Zd73NQ8gNnpcRnEzaD0LVZCKTQ7sIArW2libCqt
JRAcGAQRE2dlbvR93vy9i2X1jywINl9T6ZI4CnFSm9EXwzkmAFzQBcSB1Uo2HWUXNe+E6RWk/WY4
eD9nu4KpsIBttOZEZ45fbqyrfz7xIFIWxtBy+9cWDHw4Sbfe2FCmmalLToiU380tgC5jk1MDZVKO
+tYihOc3L/wk50i6DOcm3mX+dz41goCvN46JB6ahVNCYfRnV3bw8MrqOwxmn3RPEW9WH29V3AiiS
YA7ftEUGyN+mu0zRIIvcbCCruEI6hxQQ4xuRs7RftaORyBuBq8RVOjKTBVhiV3kn1o1weBVV3U8B
ydpZ0+jYrVBLmv9/1duthWROqFqcVyQpoXKlKlwWfuiEgrimYtHH8qciufWB5LT9N89HesUpUGnk
cGyjfGZ5+cLx1Bm8HYSysMkeOCj/HvlKnNO7axTqryx4BzgzaWcbrrIJmeWPy7151iAqY3ZvqYFA
8GZpExHx/Nw44kgaZOWCujGv5UHSSegXovdOQKWc6b0XFb1/EGOdaEKoFidGmHNZZBRdGSc0RC6g
+UgFpM/a8Tp8Z8t6CIV3EQ3qeUyd28ZXsjb7ojdWNI6zMtFw0T+7IXMEcL2JH8/4Lqx/I0VevalN
6/9++w8GxSQ8JPXgwQlduQalIjDHww1qjtlQTuYzauG3TvxRllwo/0s63vzMthNTlNdZQOLuMDj+
JhZFyiQR4QcfPhwOf6Er5O9pVBW18MtBx72M8PhQgcQDTbqCXnJRYDAVhEa9r3Obuq2PX4tPAcXY
M3QyMHjmqFri9ht8ybm9IxbN2r8tFZzdU7vCneHGn371v1J9hNO4RlQHZ0mSumQIiBCGlCsX/HMG
CAdRitH4/m4yfRR0jUiP6N8kH4PEp1NpEnf8iekvsIJ+0c876BbtNjCI2v9/HwqmDokfocwKktk2
HGRnZN8o1Ibh+wsnuiG4CNstc0xZJUubze6kscJ5hz33Hzck9PPOMwO7RgrXhYr0aef/x6SwOSvB
PC7wq3QIRfsJ1/8p0qO/8p53HU7a/EvoyAkqbX2pQZiLEKJnspxFhwfKHoq86icreq1+BEBMreA6
xXOJ5qYKpIBaz3xK0SltkhQLmf6CF0/Z1+4h88eHe30q68njgE4WgtZ7ELGFqDU4u48GKvbfY6+2
Xt6pZuE9/HRWg0Mj7bOoJ0fJu41h0HbwGQH3GmjXBqaQTqgj+/6SJlkuU6qDuGDxIhY5DbX77m4y
LVtF8NrA5dY0zQ6MvJ9wSJTkDipbmLqn5B+lx7sxbp7SNst/7j4uGns6bI0r6zAxi6E53xSDlDci
Lx2nPE6qSVI5dKqELwR46FtgcizhonN0uysXZtwv/A9WduTovmbym2TMsUKLxMXLMGYoDIRtZSag
GS5J3ffuLDWY58aZPisUyY1ytaUZ+OvaSeHkLzUiHKrbz8kguFGcFSd7FYr5nBu9UcpLds0bO8fn
fgm/Kkpp4QTRyjCgm96/1ArpsX8rPQZ9ovlv6O9L3PXED/C14S7uH6za/C9BOMQWPKdQsfEhU0YL
iueqjsJsQKMW64ZRoXmcvbSJH8mpfe8g5pLzSlAr3/SeWCTPGHSjlp4YTv2F3gldh6aEUlMWkWO2
S4i3bOdOTtp28eUJsaUAOq6GWh0rRvpWuVp28/bRRGwULofwY2/ZdGnhihwoCG4GL3L2HVseynJM
EHvVXzax9Br002F++nmsmgBxIyo6RQAcqN05pkP0yRyeWO1Kd61greCG5W/NleCmvf2Tw1qiqbk4
4dPHZUsIiZUoGBzi21cO0Z5Gljt5svH9+PaGTROAh5jo9OtYLZx1RNbfqzJ4kfVlE+/L1bGthQLw
n15kYLuNDevj4De6fm0hNVEpAueurgEno5FJI+z1nd8Cx2V3c1KP0qMXNcJid6yljHmXA3L85h90
EHs95ti1dO+SpdDkRjg+31B4DoGfxZmpzcq3Zc2lKxB16fx2dq8c/XMXz8stiy1Ir+VIFg2ODH9T
Mpckv3VmFEk+J2HRI/JJs8WrVEZUXpLATpbISRrN8E7J+Z8aBARHp/7Ztc2jRG0JYW5ZNX+C2PZc
jhigk5r+M39d6ZU3Nw9MO5zEgt0XJimoDWn5wy2jzyGOAHSzvc1WfVsfDVXlqobgz4CvegYUZXo5
M57etRmpjL17o8cPjwi+a5PsLw0FNHMRFfp/Um4tkw2sbvbpjYgbfYOupS2of7KTwDr/H0X14+Qq
jQlOjBmIy8dRFmXqIhF+XbbjN+d2N7zAzewSjlCsCyL5K2a0TI1RO2wsZfW/nI2C2rNPgoZ7H6ke
Nefgnds3cWSNJ/OooWIX97bTvajYPpNqLQi7Q1lfAtbPPxIqu7fcJfcsIVWaPLTtg8dO4oo5PB88
5eruCku6ljGMVlbtSXGmYxmhpJYXmF7tt4cy1Pule0Bqmr9Z6qmjPT+sD6yUtW0il6qk5nlHvgkd
3A8Aye6UbR2d7wQssnHhswTGJk8LmZtZCU7KEN3x/1bebgPxs/cGBRwWCgxxZ+x6FTpV7X7Z+uwx
BZ1UYMx+m+NH532SzcVX1HZocCZCc4BIWi1IQwr+Bk7meE/gwKGT6aVZSgC5nLdyoSqm6Qw0Tpd0
n8dAMPg8+viKtwwqjPCOpBHAmwykc7TrarqVt+YM3p4hDp8bNoMeed7E2jgS7pSU6MNeDEisW7wk
R68g1czBFpDdDKUXimm0FuOugWmvJ2ce65lf+jWcUC4PhgC8Cj77HBmI1/hrlU5EQqIt6I2+3s43
ZOqBMeTd5SJ8K7+Nz1bdls6ArC7NUcrLs4c42uRoMUz4QRUv0CeIIXjgRUKZhZSIV0y+26eihUtn
f1IhmnrXAOKDzr58v+Zq/ph/UiK1oRWX8dtg8/lROykV9y1wbueNkT4hV9vS0ruhTi6zyb1P9f5M
cPNYpKLne/6YPFcHfsPV+1fJUZQsHIfLYVP1axJDzlHV1E3KTXhrX1ihF+vbSijjkBJQwv4fObuJ
QCLjnQRyyHEh+TXrIdredr29HbwArr2lpc/PYmx4HZ2vHu8F2mMLCF2czqHJIhEgyrBb+J3SEQjk
e9csbVebCnTQt0L4V54LdB9BSFVWJf6CpLlr5aqlrGPwDToY2kYqYC2rgI4X2wqqYhJ1Q4PC9BT2
+4+ofAK0pdKog79vQrRxJ3k8AsdkYmARy4ZHleJYgobBhNUzzH4Et1G66LEMAQxGAoUz8aZHerd6
RRkR2gs7GhKwd102mnYfQN2L/ZYB3KpNaW6y8bEQc0PgFQOb8TOBXj8rMF/4rt8rQuZKjPdyJDQF
TZd37cdNPl7NFtb5v0r1RAAqY+WitCXtBnhI4eX/gE5CODQVlqImKQ9G/yrbDcSX/IsdFLQP23vc
YC3KOLFwKQ9d8TgjCKpyPgAK0fal7bU5RgBsBNdBB9QystwARPuzujsVE2B2OTGQlL6U1/cvektn
/2fFQtFdSb0+od7CrM0ROGMO+O8FhQA6teMfR48ld9iOvL3FMoMRq77gl0xKUzNwT4hvbcXlySTD
0dyKPmmydNW+pEa1QeLtx3rsstmDvvsfi8EgM14iyNhMGqPhdtqdcDBvTv152stTBx6rQcwAkM2p
qQsos++IgoKZx5ArFFhZn4VWq5hrllK/0g0SS8Y9xBSQuh6KliFEWm84RY/dS7dBycb43qSMLNhl
hi+AZAZ0xyJptb2wybwUHvt3q5O3i5Cjn2Fzw3PGHJ2tQiQOkXf75uGCb/dpnCvsZaGfqUHfh7xF
PqgkPeUMOaG4RHR5BdtSvHtsTTBYapwW4tSkyzIdml5IvUDXmo4AWNeBtWjV1nhB4iAxbCerfrnL
H13g47vkOHZ8UC1Y+0DdMinXkGzLg/+pdjX5t0p4pxhoBsqRYmnEsX50XAJOeX1gQH3IiIVWDtXB
vwo3lScS0XDDfZG0EPO8EulY2pqShTdRF+xTcCric41HkA6xc/5Sj0doiNVeLd1FkmDxoy1YZz31
x4Rnr3vFBA0smVQ1MeUqbDg0ObntqXZ7a5neJqYXMDD4TZC8Bo1PdhjQefvtJQzpazPI/DKeTEIz
eQXRbdypHdDMMUv1hM6hlPtgohyPtB+hNp+om1etLKRlLQZgr4AmDyuqPcW44oS5IjVRQAHcNV9M
gCDWwK5ngPbb7Cz6IwG7BMlaa2oi/XHLZU5VaAvzuo4+Uwdeo8nLwaAAGzcfYvL+RbZYErIBxEq+
TJuzuXdYIzugzclvk08AMmDs5IAJXJLasm0XN3D5V7CvddTy/8bWy/ehLNdaF5tgTdxdMmUp7GjN
XWQ9QHo0w6wn37rBDAgb0WKm8QUsXyjAnFBRmTPOaqkKO6HVWXIAJDcqMyk8MFJEL3Fa1XcikeFg
biCU9jeWi86RcpdU1x9qZ8yuO9+9uJwQ97bu7YUU6xPfKzwXkQbZr0YPSHDb1d5Bxj2ydTs2jHYT
wEyFiVcCIzKJdiX/sdzkxNrNFRXtZECmu4DNBSXR2OxtfmIw1Oi512X3feSjzxXrvEfbNpRZRUMi
PIzjUUMyTwFXsLOF9GG3uS1C0PTHOEdWH/GPs8Lnyefa+sfKjo/T54Isq31hTXPwucRLG8YWbJ1J
bAVeORwC9mr+nJRj/jcfRkzl+hMVvEfLUG4srXU/dWmh1cwytwzVcuBMc1T2puxGVp1PW5bMrdjP
sI5Pq+Q+490Kk68qorNiDYOejm/JaxygLbJrA5e3GKMZVeUjAg5pwuSlV+anyJGrg6X/J2xDHZTo
oGZRLBRcyftoHanzd2r9uVZZaEH8A1eI+mHI78kHT1dNWkjvp7yV807V2vCQEWH1zNEzBQLkaVSg
nD7yGuS+rVGdpXWgnJ4dKTcRXH5WZ35CuVFxyzIEWCwQLXnMVMpQIq5QS7K7GzOT9I29A3W/2Rta
IZxl+nmmgEfmIHaZSRhgQs11jr/jsYtV4AbLbNqjc9Hd0/aSxFtl0kn3yH2POuWl2QjCV/+aY9kP
4erxgRCizD2pcMEXYNqBpcNLckAjAeF/pmsZvnC+8c2/cRDv/OmVnm0MuTkxnOzE6xJoE/KUaFvw
uyTCB3/AwooKEWfqJNBhDxBnnnOQRHarksMMSJRrK4mu99NzVX/FKD6GS+fuzoA8alRO4Z/wgpG2
eXDh7Mh71KhHJEcY+n+ubRNJlanVlyjxmrETB4XXeA2cM9qNTms8iG6h10wIpNLuZiSm6sJHvENG
sF96u1CfV2trNTf0VImwQBadrydwyKRV60MqwmYHr5v7fqKGvPKLM4e9MpyaD8+cqzaTM5Zg+XyG
UNuxoYvjvK+y+wPn/NffMsbmLyY7L7LawIedWp3ppZaYnOYVuMrUz3pPMWoqe0xhqHljnubo5dLD
sdwi+EkUXtJGgaFmU/SD3seJZjr1l1soTe4Cp0B7FrW70ahdiDJrGMl8rKNqozg9BUJu5c59KviE
ahhY1DMFJHxnoMhDoxSW2HE9Gyize5vrN0z4/cBJQPFeo4Yi8ioIgxIaAIBMEhxvfw4r49cDffiN
AfFW2EXr4N+TJwxmebZvoYE1QoYKbKwnKo/pkOdCW+5jcSZ2cgwF6tUjLYNBgOXlSl9GopUHTSgx
bUIFnyUmWhGUQGMEx9ME0wtv3iCysC2ndwAeAzHkLXya7df4eoHhUiXTkC5xNoDkqWsDi1jBdBjl
oP4hqgvEpktipA1bqf0U254+DHANS4Y++BWjHBQ7mHjknE4NjMuC/2PLSsfHnKq0sfpUnOTxEK7s
1fu2PXAbdZY4GYHZwNQ29pbnzVCWoyHgZJeO34xpaHGj22JWZ+lXIzVYecFQe0b+6gQjwrsFTIHU
HbZQ0HgNB9Tb/Cu6xFddEt+JJoLaFff8jbYxBW0Jgntzor8bC6ELyuo6jreuHBAF3jlBmH2UYUxY
4nFwLYNaqHvqgrK+2pgH0lXZDsxqrYNqyy/pakrkBdswfmI3SHC4FFHgD6kd7p4sy9PMgUQVrokK
SkZc5oX+CsX2sKpTBzZG7VCkbSls5KCEaF7gk8mbZr1OSayURliyVukZz4oc7QckkTMancZuR3/e
HM4tLGdPQilCMfveNN91mWnl+GDRqQp22J2MZPt13J/PQq1iayH42JIaHVBcwINfzLJa1ind7D7N
7LBibKO7KjrlJtBpTP+BhLVxn1EnqBHDXkTGjArTCqxoQuhMc4EwIlj6/6NOvMInmOZQVREXFUMi
1uXnzlZWqWSsJAc8ngG6rCPkv3x8rwmGmNEWyt8xCea9iqQTrMhyqepYzpHCXhKoBnfAfK4TftrX
/L7Ks1ZhNcEetijjJP80h4n3+lXyLg0iB9t5viUz8VChbs2mL6GJcJZt8PjU15z/UJ2r7cCBf4g4
ifKqqV9retlBqH65mnsX180KRTmi39p7/NJVfG0DnIZXpY8BMSUMrergay7WoYi4u1ec8mjkZmQf
/H41kzHWRO1u83YmNC5tp9yLNFsECJS9xnZywPiSf/3GOD+FcNbyn2UWPEsNCawZ4i8mwjxYhviD
K7H+NNhBFriKXwSyCIwtQF3LbuRsWKrtmvwCp8LHsz1oR7IbBKNwKsZ5niKtmJ2o/XxgQMuUPDJW
ioiLSfA6ayDUKSu6LfevUEcFRqqoyJMFg43R7fXdWGEYBZ6MFNERPHwwIdijotSbQ25KwZ4+K8tY
RaLQ/7FnJH28tfsrNHiU2TENZboUXxZQjCaA8KnzJCwpkd7df1CNLu3FRkyhqKYUB7r1VVKA0Fm0
IdWGs72PtexnoirrAeatDXQcB4yzzXHjqvEe0meVxj2AekIK2R33mv9CA5QY+s1n6kS3A1NXW6Ef
LYjQuyUBkOoLxbO7IjRZ4l5a+uxnbX3q458l5DjZ9xgPcVDjAuabRcDnq1axnDz18fcs0PpXl2lQ
hEa4EddoWRvuB3VxiRGosRUyW+gTRk018s336IgXye3DWOT71SuGGMHtbkn4TUwMFofafUrs2krV
v9gnux75xDVM9xBoAFADKIgSiexJR4ADbyH+1FMcEd0b9UzBxivYeJxQsUo4sTfGnkpJq7I70mrG
wB++82bIxUuJ0Zw0O24X5XnvWFdrvKm3WDK0QeFHjYK6I/FqSFUgo8NRpTxIz7Ar9/iOY2JldimE
oGkgyntbvlhyEP6zjuBc2F3nHB6e22eZKrt7mbHhX4aBMqz9vvu/9MmQC3vFwjJlqDl0g4zUiKQW
k/mYzEsFmN64SpODDXgCFxj02CkT+GtSUl+zmbpISNR/F+22C7SlS19iy6/3mXIc6af8YpsNoTLq
biyO56duyXlqT0kofBCAuQ6Gvt22EdKWW/gweaTKYBr6cpgWvadhnq9jn+NpGwVGi227K7qipSXI
smdIOUrtq7W/eux5w1deSt4+YzEjpyiU8767BCSnh+qzDQitqs/WG+pEZ7GfBkfWXeEOiVeKyunZ
R53JHmzkiZMKvySLULuo0jG3NeOct4ch5l7uZN2crsbaQRpK62GP3YD56JUrZH9VZVg2EuRV/HIi
/uFbYk5YqPOqoFxz0TAY2SE2nJkGZAk1UjCIoVYLorye7X06T0ikfXKEPQAFCD6NuC2zk/XCo6FU
hgJWdi/c9+Osm0itVmS/ZNIdq2eVrA7k5S/SL8iA7mtVyYjrmSpMiOi2/5vHvHR3pOLTpmVOPPEs
AU0kUbdmFJB5vrKmDA4NIubxGHOwKXoh5/vCdtj/orB4L3myj83aMuKe7XuA5lY5JCqwgzwQb4EQ
YyBf+ygI87UXAnLIMDIXNLzAISScnMcZyLu1Zb1vQIPl51gdqqg/UTwhAGWWwWmXK3l0EbzjwEPb
Gss4XsBAAy/HOEufzXtUclNsZmxUIwUsRwUAdb1xDQRONEaFGcgOIYIfrcUSflL0irofrqfI5/TC
sB5543DgKo/EyLyz6RSPJE2lpgrePLikcu6wjiFdKbN+3aikFbsrhWq3quar2t27q83OhPO7/bM6
etClXU5XTuOMrvFrd6/Brj3Sfm+Ny/cMEGuN+2rKjj0Ez2dIpIsZSjPQW5tuimw7JwdED5zI+Cbi
B5TmsXHxVTZ3P0xZnezoWlAgGK3Y2DTTYop1v4SS3nJt05n5K8W/zVvWJqViu5HxMDxG7sy3UoBQ
lPPUrI3Ki6gpI0SxscEYDV1c1zhCF4jN5SbDYoqYpIUT0BMzPKXCCWb9/YSEpr9SaFdQX0C4CDHL
7MkngWX0sPeIvRiYeEfV3f0Vlux0sMl/UAqqPhzFFR2F8XLx12VW/cFDFTXwmpomOeYDPTTIyPMy
ZzQPXGBk17Ca3LAe63Lnci9XfstFu3cmC+biRQkVZc7e80sFWNLvO2UVJHdSs98drIHo3p0ncERh
osEAGvLm82QS0E8ovgnhZH7E3IROah07Rs710n8pHH5VT9Y8y9xtuGH97A2LkxF0zn/hMPfBjgH6
MhOY5V7SYb+DVYJj7K2lKe8nbtRQdCTY0VpMO+WuPpALE5mRYmy7wPocaHGr49TbfVz5hbCS399s
5nmeVtnwCIt+5mPZa5gBJ5poaHr8vGO9d0PsGq0XNcTQfi6WzxV/0le4ERzyGBK8/BwOn9t+96FS
vHgxj0xXNiXcPOELd1HlG4pQzC/Fcd5PKDXMEDfWDVgJUwjA9LnQTitm+3oCdXucGd3kOoXkCP3O
ozZvYpveOE2mQrsDE162SmmwfaXw3izt5yiZ8lCZB2loGW5ZDwq9sZ7EAE89uLTlt14s8fX7bDhu
GJdKG7yJONGxgmd7WbDx5lwE0bPqvMhb1G6a7efCnqQzf+yHOPb+6gqBsrfx40J2c/V0L1Z2CgnE
Rz9czUA5UkD8FmeEdgB0FT9zCHWUR7m3xXXobKIPyb35YqBuCqcCYUZ57QOofBaQa6LJZzQ8MQRl
6o2az8Cc5l4+6vG1eU+mnpqFtavHIMJGA+0DMvuKDf5gKhA4SskqgQfOgkZ1qJOp59DhlzfTbXAK
pPhTFsl8hREu6/T8o2vKtiOIBZKohunBiOMYlaaKDMlnEhZBUrdUOa7qkh1VSL0v6g2faHYGurzi
Rq+Ma124kXG9GeR+gydudQT7NhVf9Oe1lNZtg4xLI5xahQFaFATh+pbWc89nZtWnAvTMgfLnYao5
NRNItj2l6UJetIQ23Tz5bgQ8Bx6GDI5Zhy+k14lzVRjYkUDMxGgZgeGC/bgEmA0NLXoCc0yhnMov
n6nRtrv6/dAtg093uB7OgmcNeBrmcyuUJ9C1Gs4AtE+DHwx7n4cd4D9gD7ChM/ytG0nJ/E0hNyNd
CCUumVxErdwQ1mBcEqJyQZYmeKhvFxgP7V0DQt5+pHJVkwOi9C6m60zjMuCzxPGylPF/JjkNjCWl
1zZqoddcUSQqBAM8eq2+dWMWk7XU/+acynn519y2ZI6VwVrW56AJck/PV92vMXN7vQYGN6+SPEuJ
Z0Gv+Nl57F3V2NKoxnyjpniR2m9C46j2OnY4a/p2Q+svDjDbqZGmbm/VOiNW63ruJnMxXsJIxoIl
08JMBmtEARelXKWXlEoc+i6Hv+9mYirlCrIN3glw+V9LgCh33ES5Dc3zbUm01I9Ww1oB+VzYGvj7
3o2tqURJ0qfn1tQ4v8lfsk7J2lwrayrLG9vz5cRQxYMmjQueeaZoUkbLHcHKx/dFuzNCKjUqaBNH
jgK3fn6cBTI3A55c/+y0f7b0BqFyQRWBdwHcV4TkYdOMhvhmnBqSywSLA7EngFrFbjJj0zJjvFDF
TT7KNq0kyy6GwIBi8A/09TpKjoakavN1kQndG81X1iKaGM6uMBvrtSr3Hwz0qo8w0NrLMooPH02c
eDim0tDqXUb3VViHk9qb4RJjDgrpnG7K6b7ny8iXPOEryMPdkWR8vbhWJNhcgqXbdoYe64dZqExN
zl1Yi6Rov5mK4u5xCL3KAP8NV7pQQhc/oDurM/QUK6GYE201ERri0kjgp/ql2cKtesO6S/WpF9S9
RCEo8htRdnJjZwv8qb/YkDblzgI7alGTyboS4UMUjksAzr3yiZOhfRUSLM6BV6940vity1T2QuBa
1H+5vyi+1v0b/q8oyR4JiUZlj5ujmEF2tfMGk7KRbANvvMI02vRa61VMbtCEQtFEtdK6JPr8dyrv
Tr7iv9RzTya5zjc5x0l4KBF4SBOeAnmNC0dEfiob2FvW6l40ttCdDrLrQjY3jXdHPvMNzYG/4qm6
Lzl//WnsZ/jQL7AZyQPBlOGfVrodXNgPIXrJORS37DplmUf+d9lVZS6UdSnYPRGVQtSXWblMS54K
gQtpZcp3+IzE1/RKPwe+Odc1WkNcGw1bLCQYJCHf665MBwmNqQjOzXlP6hNx+XHa3FvtvyaoEQCi
z5X8b/ZNQ5ng+cKubR0M78nJwOmMMhTVkMqv/6sMFDwcYAcN2qHD020pkA05X+imyty1TAogWsl+
HX4icSjGr7++4bhcmmmhFcyJURkZr2qjanzkE638rlIh+3kJrDnZPBb/F69xdvNawkrTNkuWpw50
2iX3mrHeoI36BrChY7L9rgy1NsRuV51l+OzD3R9WeCkTmrL9fG26puqarcjLbp0Yc8yAmr/OKi+e
qWZR0B+lU3ukSD2L0+rXZgjy4wHm0BRe/tg4XWx19HdbWCCHxn59/MhlBsF/75Guc3OV3hcmGGv4
ogYLaxP11uc6U5/8OX/6B8WzU+73qcRFf72OMWlhJDkGXVee/Sud6trjjSOZqQIsxrVIZy0dsNun
3eTMdF0aadw2Rj/JPBIvsDPm/aQBVDEivnZKTO5sGAZITnYEfjL54nOeU3+ic1ThKhCIWa1AHcYb
7KaKBfBAkslDWZ3cYERDX+xdvcAKPGW2EcpasDwS65QS/fO2FnFDqX2qvPo4k5QQPniG0qKfMVXm
xnkbjYgER6lTSlBG7Z3BOiNW5qhCXqThQYPW7plIk1drvPY0dRUQSl0Rj1QO7XQhHmvbZslAM3xa
RXUogT3yOt6mwaqNaaF7OcsbzosyFb2kH1B1X7qaeWT7k13QzEQS/bCBOLUlMW2VU0Ap4qjlSEqj
PeuvIDmXRskdd1/Y9/OoyTPH+xR0Zm30QYOWVRAdiC7c+Oi1qAieO7vS1rQxPzSO3wPFNH/YfI4/
qarOBXqmxHh+GKoxRkKCBAQkNC0M7QAqW38Q6LQ2x6fKlx2UNzERsNtxHHXOVhMmTstVFtNTBTmE
bfXNh93FDp6VosFyg1btDkfI3BA3llnelxlwRNMskqtjeV/WEE2RCg9tB477G+GezjOKTNlCmZUb
JI2IWrqjotdQ707SQPNWkIKIwmj9om95EL5DiRJW64R0FH6qFMwi2IrfCnt52Qz/IS0NaLksIM3Q
Z/2iwtgoo/X0ctlwR0fMY/vQgHidoWxSEKzi+0m1Y33ZGUJFUInxMLhzQANxshe7gXZSkDry0ta+
fCkMHgcyh4UtpUuHhp8hQvswqgoKQEoUjapal4Ljrznyr3/a83T1adqh0mJ8hVIPo93LNc/uK/vg
N1Oa2T1KXoXNiVzCU6hPLLHynBoF7SMoCeEeCkwFuWBPVJ3FSv8okgjV6TeuuLQx3/vJzSbqBYDA
hg+9E3QTcOTWJBd12cANkLJNaiSYXCrDcBVlmRdNbYxTgFxTbogqEUhVaKt8XjpQgL31+4wEof8m
xaSDBQqp1Q4mNKE0QfT5KwHREdjLBpI6qcakMy3pB/+P29VVWwQ15ewLaLEgBVc5Zxx79Ln/ICbV
fuzTzuz7I4uAzfqeA+wNmy/xhzg6Du9tyPsJoXvmU0vV6uqa+mcdnEuigcRLGN5UZy+VHJ64JpwS
FT8pxQNibCgexPJP7gNtt3q1DFORYbmjhzdT7MOaEzXY2i8IeTfE7Ph37CSqb1hE353E+Es/+ObW
tkLoBrn4zF2F0Nu3IgZ8cLxyvoDRaPLCeDknVvszwo7s8S8rsz5KeUGfICQ3vWkIM493tpJl1OCG
gmQK8oYyuYErYFu4n2tEjoU/PhUjAhmHdv7skbdwtrcvq/K1Szah1vHsz9q6dtQ6D8uxdCtBKxbQ
2+K56DUdOSekBwfYtVlJlWUZLcQDKaK4CULNAdSkvSrqeYZCWc8Z0APdrsNAM3V0BCjaxjSmYE6o
Icd2QckjsMnNOBEhmOiw2jNWVysjVMGLQk4U2QTG1aBqCpNsqNgDMh1Qe/gR1DTRA1ySxvzMrcFD
V8M10JWg1aJPgIALd8OgF7rbJHXFgnmZyBOSAT98SCAymGfvQrlqTQqOxQAEeoSAr37yxksPYqbK
E5sd7oh/P+HtNoCtx+3Dwkv1MWH/wjXnll0acJP5DE7UGVYPXL8L9vqFrMNlA2piGUPTNmcqOWRk
DQaLEAmCbXecTtyocG3V4P9TG5X5sq1S0y4KxlkMRQok4AdZj54Xh/5uIqYUUethn1xAEi7r39Tl
WAp9sqG5ukBoK9r1lJK6VvDiStAOIx4azvAxu++MOZzBkJlwSLownnReJQOovkD8tQaobyrLH07U
pcsHbwRQ/oveQv/H6CVmTLNJZ8rzpA/YbCsqwEEN9TZ/nC9b8W0aGnY2H0AIUWivl1HddN2l7lfz
IDO5YR432r95I1pHdMuH+0mMeftYq722AbqB49Xww3aOrmm4MTl7vSgMKuOTkP4V3ZqkiR1JIkF9
KunG4ZIAt4AnqYJoPMYYD6/tBJR6AoLMLtUm0mCjVbFNcZUtU8UchNLiGnVXNRIiBCaN2INmMJsS
NieHRdZzrgmgvNk6/omU7FjO7t5r6YMm+mfn2rDG2+m9HZg2aWBlQimQ88zS4gfrGp5ogkme2BBs
G+Q1MQs7Bh65LjOgjfcVDoRa1tJ2Rox8s0NcyqoocKOJDbtTsW02OPXbH73kzXGgdt9rxR0ddkRO
lkGYC1ykAJJkMIz/a3f4jjDRE2EYWe056FoOMsQxmcMOjDO5vTKl0+Y62ITutTmMkmPNolAn2efP
/zHo7yJ8nb8H1s4CPDINW4P85BRrozW5meKmg+a3tIwkGfxKGLW1bDuD3AVzZj1Dg1W9Zltaqiho
Ty4F4LAHanDPxp1RvDS4UkvVQ8dPiZxQp99M8CXKAqMWdK7NQRdSJg60rvAfbUNzHpuJLTgVeq8C
9I0/A9qNbEkpzlXyFkPoRU/PO0qkAp+XPl+I4XprfhmqEb566psW72lB5J1ZCNdxoRSMqX31eupJ
L6MSu7PaW2ZYBb+6GRCWdyYKdc0S0LOkULhEYp7Xh83XYfX459zZRXRU28i77MgRaPYahhkOCKCx
GKWROCMrmJlcoMBOguefYNpG54tqUceQJwgXD0w2BTwETXoT8G2z9UDL7u9zfSDRoSXl2rWXdOrk
7h/5H6Hvf/JnV+j5kusVEcqHo0pS/kBxdmtqevi4wgwYhtfmF/HN/7t5VRW86rquieriZZT+LLtQ
z61VJwQj97wNBNNy7IA5/KA7KVOF/1axiedq1tchOIhu4reoB9wJar9KDsiSVIZsRF2NIzY+Y8uo
D5nswAYyRxsbpE3CYfENy2nP9Wk4JgE+0jdJl3B0gWS9S55No0zV/M8zZ+ZFNrErVDH6F6MK3LiD
TH97+ywH2+MHjW4O1LQoz3db7ICbiGFH/23ipArXC1FgtoBNru6FShq9nuLdsKpeYBMtFOBK0oeY
jWw5iuqiSq921l0VMS91Xq96HVrJyrE9hY6D75alanfU4cFsKL0GQB86OSsxI+roPNKdHgap3RAt
Oe/s9EkWoUw8sR5PYhSJ82qWB9rFjQRAHN2i8tzr8AfdaAi6izlnkIeoL8l8e78qp49R8HZTDB3X
h5jB5zZHSCXBbgp5sfVqCEDRt9q+xyDcqH9rqJ7D8cNEsGGRjN4X6nmJ4EFcIKOrPyvMAVn1Vj05
E6KTLwHNS2HAnmwCe8UY8dGGXcE7KKZ5cbiQRm7mLckjTJ2oDdd1AvBAIY4J2O6IVahtrCD9aSEk
A+/tzcuHfHvsW25hvSnwI7aZ1djUZF55TqyJN3NieR9EEiLjYbrPUVKqPETbhr/fpF42XER3K6Ek
7g51w57nqMVHazmooR3aDGDWtoGO46pi2aeA11S29pZA2mL9V5YkYsFDI4E9A2UiKDuYH9EImn8E
FHjUVLgJZiN47ahkg7uFreBVYqn4syp5k+Y2E8TCfa4maW9JFlaSaJYYY+v/jZ1C2MS9bjPmUvjl
8h7Jv7TK+JQsOhDXb/FNDMi0gJyCcCHtoEEhw9/5T92MX43ZPztnSLwskjTO1VFdy3L5tpWtGgUH
ZkxLQ3EfzeXDmSImopnWhxYF3hT/HnaA6VsHsKeZz7AmM4wW/qlUPU8sXucYdH0YgVCA8cDLtnJ8
U6JLh2YYhCq67bBpCV4VQGcccA7qZooVOBvo1uqlFKJ1KlxJy87uMeUL73jSPRs1dHZw+9Nkf2Bp
kuOmejawMaTmy0w8eZLpDrYvPJprlQRAdBdiz5Cki1flPrZQfCmB8JAqv21AqeR5jBCX7I54yVK5
3SAps0mDaaYaWWC4jssXJ61WxpzQEmYdKPU8vycO/UiCt3QAyE2G2CyCntgtyon96ghhXPXQttKk
JFrhhzX6iDdLfu/1nepBpiTw8+ojjTBPVn2HdjBcNEzre6Tsd5bbzl/TmSmH3CDBcn1uDO77eK5M
T8S1Ud0AFlIJ5HrsJ66fkhgaxB5XBdZD1mx+CYrlCE3hm5QI7JWD7elopbDMmFIJzXwnHFLDHQqK
IG38xK4Ly0L+F1aeNH6LZuO4wd0zACIvBBXap5PJaZKxSSHO0d8Sa/py/vSd0N8aJ96uVJppTf9Q
/ONqicrLLLEdg4uHFXw03VQH71gTXgNJdSyVtVtNHHPVwr9kQV+k70ATGEpAcv4QJVer/5nUz7uJ
IYP/2FimDNpVvjmcnNEMZOun93q/oXK5bDZPVwE5/cV9SFMc7Bjf/YiFttpfey0dcnEui88oHHJR
nR71vBiR1Nq6okdfBBXsAwfWYzpoBjx8oikueoVLLOIlj3PFGMxme6L+M0OdDfykF1E1KF1gFWZK
U6fUeatQUSP6u3Xxm3xjy9yXnyT3nkXzFWDQBYWus3kKP4hQDuzk1cK8dQUswjj1V9GotZ6fQRM1
yQV2M0P7onQ9vLEbzUQCpnpLtwH56WDwURa/Xr9Puap2LLCoxsXhQFd5I4DfwgFgv/oFwOGHIcuY
NLvgzil21ARiWCEpqsY+SVXyyNAnTiZkTlVTbs+gmgj+HDSJl92DtHsFuJuhA4T+YHlb4UznEz0y
FQIXHfWRsye4FLWLw4jgcoeaImeP7o/kdnfIHnjkEEMSjjXxQvffDC34/pmg/qGeiy94zECwmpjS
JkIe7AxYLiMzzps7mMcH/M9kAvf6Ya8hbTKYZXjuxMkhbCWkn1kLcxBSjdNnGzf796CCcp3baqbG
15erRDXSV3Obb01z2lDe6LYCLYQQS0KkMGE/2PjhH7JQXykxS3LiX68kdNjpn+OkAvW+bEoGn+EQ
SPNzQQZYByR7vtkqnlUeLpzJ3f8BucLTlT46zpG6X8+ZByOJ5YvHpsusO9mH6Hc1e7fq42gDJwN6
kWAjkqjkc9/HbZzjsbKZZzLLTnFThytrnTiGS3Q/bH289ffFlfg+ISm1SoYulsoYrRfW9cc2WlvP
OeEqpIQEiJY4Abe66fHaDJCmip67s5zyT0KIP6UGjvkVwT9JtM7hZuQhpgtcASInBVpHJt8eh95M
kj64j/AIQwpgC1C8/UHDzHyImk60Lny6zpBCJMv5Fcq+zZn9EaVQt79U+eovgewkQLL1Gcn2iEHS
dKA3R8Qe+Tpfa56uAlewv94k1HmfAYJsrDu8fAgXPoSdTsryBCuDAdrdXixE1b7LguKGr1clkTxU
GXRbB3f/XX6zxcWOSp7RboOtE2bF996L1fI5N2UChnemzdx69JDj51ZdOJOdy+HSuIFw646zUNF3
g7yISHAJ9RGcyuNDZ93RwznkDbMxkPI6l+UnIct/ahUc+gDem+GnjkZnj7xi91cgyicMWUkvXo6A
GXOXwINurXDxqE71aNQQlCjDJUvkSTkh5NhONgnGiXTqFSX/7pFbQPnviEsKLOCNWLj8TyRm228T
rSwANiJYgQ8pnujuZ1nQJGCU88aXh1o68dlISD9pcZzqjV/H7CxwTQpJFTSeMheY+U/PavZmHd4k
RjDJTaA2AupL/ZIbmvY/gx5jMFJLHC8vDlxGG1kdI8fFnzqPZCw7ye7LAwyoVMR/36PgaqO5iyp2
nPh9WssIv2EKa03TjoxKv1yici60xvL+whPHsEw+W9ZqveK/yffoDRjKzO3HAKYg1DeLSIM1W+yA
bUa9mf4rgD7P5751bs4HOghCNh6tTS0tNXeqLqCpuz4tOl0ILdSTnHdBgMbNSufq7UoWwPNOsiEX
fYOnvDDDyGy3A41RSh+soOpeCcWL3HTZW4UhPfzLUmw8cK9+s9dO1jwHCTtN1VmiFHyAgZAou29C
Z2bfC3tS0LZLDaWFeUsWh65NCX+HIrP5jBcmuVDPy2HvOK9AYwmebdhQQZcCP7MP8hQ2RMQ135zu
hsUw7IexfuJsI7PdvjkAl1YBLsXX6xkNrXr8g58o0nzwybxMstP78j1OhAK+4sLEQywXu0z9GY0w
XL0WePZSYEZkQyJIYBRnD6kCF8G+W7hQ7SPBD3clX17D7IW2af0CfWA/jmNFZLQvujARDPvoL3pv
lRq/DClXmTHTihWLU0tXj2JjHfea+GXrQp+LxWTO88knroUq7+VF8+Vq83YAeP9ItR+pH0TYPqDH
KgGTa3/O0LK2eZziG+0GXcA8WBmOBuM6/hGcDSnNoe2WzQ7Q2NBW0aCHabjTSeP5n4Fb/sh0wiiF
ZVGvXKrn3MiQCQthlKhcbPu61rb2iCssgSufVqApOeSlPdXDPaKnlPZ3kID0k/NoaT0IlZ7xjCyc
M5i/LziqjBM5VS1HkiQH8CIlLTwPpIisuArt/wIab6A5Trzb+nVDhYGkLuibU9uMRrE8TxsOeOe/
pKoTnIJLSV893FMubqSMVyNtwsEOBTIPGtlxe/oCJAHmPBZ9CK1wCzRWq4ZR8lkrYff5EUhvS3D8
0S2MAsmHvHk3sQXL0GWKQTBxTujWw/rzS5elMZEoLNkSKonf1oR//Gm9GLWrxNlkDUXHN9U7BKfe
qS6XXTIH3m4IZOL+qSafM1+RXEtacInTLNAFFgvtGvGoxN7E3/ExC/jbTnh08BCXlJ0ze/x8YYjv
7GiWcp/h5e3C7C4Si6IKmyI1p+KSfBmpbTCA0fydkYog1JMkKXZD0B8qcoS+cVLNUGh0dSwdMLR8
0m69+GCF0ZmhXKl0nCMtItO/kGiymUpCn31FR/RKvPH5nabxD6HBtK0UHhDwwnRLQanO2/TR+GHI
/4vpl2L2I8sBmkwV6Jajboa0QBFljFg39cYdokKuinZqLROKnH7jMIhOnMZPmw7i3X7dNAeP5/xX
RnIYAixzYp5/voxoCmxlOJE1yS4F4TTw3F3031g+ZEYcH2CRAnmqVFeSwoiX9+TCwxF4/DX4O/I9
X6ypsGaDWNW2i2BGxfxbtmXCnbsAFyhGWqW4UfatyvalXc+DLYgmn8tmH3qFLCWs15yS1Qo9IiUG
tYL1sm7p9K/X+I4LYZHYQCH75/IprOz+PFYsY7nlxaVBUXAgSEgTETCJIccFh4e9RiA0QIPWIHsL
/3zsx7vysp+dHxYu/MKWZHXZfH7YL2OzfwkEqBxKvY9uog84qJbNtfXVKmybRwZcyZ7X+4opJvV+
M9hfh/FFCzI+PJB4yYY+5n7hE2kspdNbNwDZkcQLfxa67qHMJ0bbzDzXo7P4P2lIXXo52E3ExuN2
/BEdDP89QZmNY08IsgSixLBIC32nd9OnhF/VF/7ebc9gPz3abNZsa4PtSoW5CFkFbSN+sgZ5cBHT
FoC1G56/IDPTh3aIHp+KM9CHflAYXeMDm+jQc/QWhC0YsZmRnJZAuumsJNkZiu2RqgWVoJyFIGrS
t+G6YNVbmEj58kpoEOSwhUfUh+AyUtbGDQ1+wQhzNL4poQbYmjSc2Ku0QIMD3iXCKzz26R1cNFK/
0mlA53hA5l90hknM8rWQkZuQDh1Zi796QyWzWnELH1UM404otmUJYm7NZJTLPwIZZxr+wPvwfMc/
8fPHNVlY1OCknM6kMCp+XZsbvXWHA/lnjceBLBfvUMkqoo2MMO5GaLG+ydWz00UhV7Jfei/NRYXP
zsPoM+7SwY9us8C4hho7PG8Zms85oqaHr1ph2vAvph8wwa3aaQdC+OlHXqigTU0oMeQFKkbMfabQ
HnwS0rBv3hSXFcBuFgf6kLNbt4EPRSBfV/o0i06IJ81/xlT0ctnkllBhe8pP0c5qrnEcg63sKVkp
fcKSylwpMF2hES5E7lXF5ytovG2x3IC0+7eCtVE4xY2uTF6xhDC3SUkT3aE88gHIitTEaSpg//M0
iFtkA2FE7pj3LA2f/U4WytgROM2/11yFGHgll5iXZWT6uWBU3UV3lgQ20tULVJ1nSrJbnJEEO4+e
Ojvzrx4qdjv8OeZRJwQzmqGXpC/HeNwpCc+ai5og0vhJzk9yFDbDynvuMXKXORA0ZirqDLH0Zxtt
MwBshB00+JWlZ0+2AY/tIFi4NsdxSUZe4Ot4bCa3t5iV4cuCHYtlCi8GZkhcZzmjL1hOYe9R2D9d
2NMnIHo58awyJEQ8Oldyi+isiVISxfN9+9EfywGQgmylkZvZcto9VXCHMR7jnr4YPGoscJwPPBkw
LTJjw8J/+esIhcymYGn+Dr0q+ePaYjnJXG6t2b8hU8qqtTlTfrF5gs0D4iH8v27hfSePp98SXR/P
ASAi2tS0AfymI3yYesS1+uHXKOCQofq5XlDW3UqCtM8AKk6vDk02pyOCSkhNnVwlYVq3SeMaO7YF
1MhdmmI9vhfClZYbV5pRqBNIM6iE8UrYLxMl4jltQrKZGugoJf/6JGbg2/3IxJ1Lkt/j76Ajos5z
6TND7wa1cX3hylDS2iC+Jl5ukogmYUAscFmqrAD0etu7G+9hQuv+SQnbMvSIsnH6qbocdpMqzdMJ
VC1cXaiulovXOrrO9f+0Ug8rd6vzsJVV1dOnx3+Bejr3QazrVAKDAMGmGPx0fsKo0DJVzAhgCESO
NCeOwHT634xm5Lkz7w0J17xVHikRBc0xcIhQfK8KvwPUbqhZglBUsi+sv8mj1MRQn1GdY2jHgmHQ
SlHW8GFjNndTKBF7c6l1ktVHlMI+hdOZAV2dB8zatk9/Lp/DIn2/jBVYIRiyR3TzjS+EWJikr4q5
fiwbPPR5Y1g1XX5Qld0Ri3wZUIWNJ8j+AxX0nay5TKcz2DLOqR1H9ONQY7pBb5alTbolNB+xYCfD
Y0lfWcGnsi7dq2Ry/BvvMz9O0vCRnytzFKKZszgMfA/XcwpecUTFtdRLxB01huZpwMaGiI0i0uq+
lxUlEiua+K1i3Y0L5CYJteSkTX0LMJyuiU9pTC2tFPHKaDMWlyMIKJeleP9qaJS5ryTXP/ql79qW
KL1U3q5NCC9jVtGYWCwz85p9+l2MoHRyANrTwSAFyXIbNwee0fpAwu4sIlhvmKvZDWqbTccVdzFG
S1vVueaSJLhtuPaJfJNdNHtZcTpaOFarqLbkO5Cmk4fKd9S8dwWZpRMZwWYHEFl2PH+E0+/8uBii
moNuVXj02eJZGbJwc3Jaf0HAE6249NbeqaZsc1yAhLz7uIiSLhPmdlxao5s71E28SUxfksEwshL6
QXrd2vF86OyVpK+UAqqbecGsTennBYR0y3lE6WjzK05wmduw2d3/qKlwhYUDumBxDQ+XJYqWZihg
qJGYPGvV6Mjzfg5dqOpTxRcn/gsNGEVlDrQstLfu8QdN591qHc+ID7X2VJq1lESSFIKGRKJSokB5
e09HuXCZ4K/bj6pq057Z1+41+fGD4TLEzJs58hpiBQ+FNhwLGzSV/KBQDNdYRz119gY7x1EB/A4N
HPbT2ZsrBafZ5cbXv3dKN9liJAKrsG3xEha3KaaY9oU25c0HGoGoUxXqAuVQOKs9/i9BRoKwxW2x
BQadC9uhrrqGolAAyN9S9jJE6dPG821/BWvfvoh5EjQEUVqFThybITgTYqDpOrhlYja32zsH222o
2y5eC6C9ZWOlOLLr3vXrV2KTVQYfcFcGAfbIEqp0DRzETBNA/GEt3XgrI6kINer+UKhtyPqFb8rk
E6uUYB2Pb9ZqY1b/YtL4MJFGB0q80owXk69V8bvz+y7xAkYnIXGyaMAMJ1XkWD9M/63kyb643Q1M
b07TlKCZdP/UaUpR8IMdvAAkyKYtVyfrfssoW7NDcqv+19sBr0gxKa2QaSxvrK51sOPkyLawEaSD
geS+fPhENX5Beg9nYNoD/sOpeJ5TgNGFIvlE0jBIgAMsAqpaTbDRM3FS9fGXJfNF9EykIf4Y7SXA
3iungsM4YB/e3n5XAGXFNMhH6j1hR9AV8qQlo/33EQ/BSC7SZ/THAKJ9Zfos2sb7YqpH2FA267mm
v4zGLBmzD0iNieh3lyyj7BTeJm+KMGkjpPf0S0G9rFAb0W54TkEohEkTtDHpCx6fSUrKpU7FCc+V
msuyp3V38yAbEdt3UFl1e6Gm3f5UfXub4O2PaKSLARUL7exQoyFN1XHpLrnN811J1Z81IfvTkgQ1
GhBDnt1+6u2ifJcdeSslIyoyVFIRWkwlBiSatRnI99Vw62ebQhdjEknvJivwiHUdMd/gEpb4xb9h
clko1flJF9NmEZfKvoWW94yWq/3Ma8n3bbPoI+pm2q3yAhBZI+sf3RChtVEDp17OERkym6MPsny+
I5B42O5Irtv4+o5NXGHvOCL+X41PM2XyfqUh9vmyKnpS6InjgLu1vYslHuQ0Ic3gD0NlCLLJjp5k
6iKsU2+tI2PZ50tJ/n95PtBqk8bpTUOJ5mwnA0OpFKxlxzCvM9Bwr8p5x+Xrs4G0EyCpH2gF6/L3
0xqOLFcNr3kEL8m1Epa3FsIy9lXerZo5gq/qYYHbJYP0rVN5/3MWBP34LobVpfQIO5uL04QHJMzl
FLsPAxMHBCXg7AtSJuCDOwianKYcDnWeadEW/VzA3gp5aT9JQDS7TEj4zT6NuKYm4STUnsHJ1TSV
W6MCMjwYcW27QfiX5kKO/uYBRV8nZGspbimCb3YI1XPKw/OR18YPTs5xCidg4O3ra2YtjJZZugYk
oyWxzwfjemygFMd4j1lsJlWlIGCaUbilslU/a2Y5KMGcSw4zcHDSZz0KjYvI4RESqLyiDNbj/hMs
rlASvNDuf5PeCYyIPBdsy1B7/jRUJA2CP/DxACQ1Kb378Vb3ZXdeuyVBwj5uimKlod+t+xLUYfky
F4s35XdKGjgw4d0uJKqfkE0u76bspTE1+loPSDxQgkp+tFApw58CFE6ajzEKTCy0GpBnDM945j21
pBzbyvbmOgBMLUXQn4yR2/KxuKWvD/jGrlkKIriCZv3JVJhFg4E/wIeeEuqQBNGCcXwg65A18o7+
obquv+PXTK06FaBSBgHbnhKOqeNs4AFzlTbyjU3L9+zEUkXjxmAEPS+HKPvHZKpxwIDVW/M/f/tg
nd8t7SfWy/NT5x1+5s6GoDoa+Gp3qFBS/iEZVgq2S0TPgJrrczU1fndLLnBn8YVHwUFFCLrdmv+K
wBRyDgsu/KeZ3BXiPkNPK9CCTrDCnAyK102NjsITBK8RepkMN7W6Vny9eSZ56Sqd2FoORtAMJddk
O+QFJwElm6Rn8x257NHg1ypdEt0abi0uS5yVC+n8hhji67pfPpe4aOYW04xtpPhGX26TM2AtqyGQ
QKtGITQfBnAk6uVCrHeODSh9csT8qJFg/3OuYpNKyTqalDPfYXu4cSzRC7mFuT1oUJQXPIDcpyhT
3YH3SfpNqr5c5hyATPB0cIR0+P0OnsDFiPJ0ksbM0R7QKAF+HgMnZU3C/GMcqDIptnI/1d31/Ffg
OUrvQzM3UZraW3XEXmSE2ym3CKqqBLIAawpSR0tmh4CWFN/HdrJU0sR8MNwIkD/dUTJ6qKNP85i1
WvSVvwxf7kLcrd2zhlaTdDMTQwfbmLErhE+UTnz0gJ13fg4t6YtsWNP4qRCrlc2NqZ7D5hEARdOw
slbTIG7qgn4OxYz9vMgOPX4P2/S/HtFEYGL1oJcrrRav7r0fX/L3YX6XY2xO4Y/2Qo42Nf8iv/37
6Zg/1P0VK05rKqJ8S8caVP3DAJlITvURnRYDDHa3SksEkU/JSh/LouurtGdxiBc2r5rodBW2Eegy
w3C/Z6r/MVYDBaUQChfrNdSfOP3qTWPJUaSxUNa/rsrA7np6AVJx4jzR6YOS64joY+obDr34eBRe
tQvd7bQf27fU12RSH6hbMGRPBj+ZNpmxarzA+RQdu1Z8xDV9iCgvX8v9G7hes/+FCsRe5PjGz+b/
cPQI5gzwf8er+mvrP/rusGLH8MSs7eqpM8pMvvqfSjSelvlclmQ1HvtQXxGzQdVY9L1picy5xfBr
cSkQKpldss2mlRuj/OyvW/Av7jVCbrmGe6he8dT9GlA3/TVyJIs00LEVnV/K13OcKks49nwML/YZ
dRJlVcBCP/LphJr/WUc03c8b+jK5XjuH2DTBXw3lQZq2J/U85hkaI89wOxkfSgoDn7rnttrrOius
um5HN1O+tVpqWJYmO1hesX6x5gM375ylrRVI7rgovyHtom34M7UtkJESY3F3L50LooPGk/iG6qQE
vDnpSVJ3o0++6mP/NY3C8DmNJJSzIlSKYUCshV3Sf8dOBQwznBzfi1jk9uwxYU+7ZCcvH/BNE3xC
gfRGi2nb3z6qRNV2SZFrG/V8u9f0dmNnHr3EnOthohm65ruEkc+sIAZe1J7ngRwLH4O337iFbg6Y
PKi4nO2+K4wt29e7Lu4JZbelGCdDdq0q5t2Zj+olBz5tx4Rs+svepSw+VIPH4/CMUztcx31g0jbm
MaxhF/I1VCduS8yjw2rxaZziXCEdbJDe8EBAf+SDhS7TGIkUkoRJSohfIIoi3GtfmHiN+MQajw8F
Qt2OlH7pA//hOxPu+T66IlGAhYeDcuEy/u1/9EkRUftjQldFn1fICL8cFz1+iXBnmbdSblAt84Pm
hlQVAvagXMs0kkeobUQyTNBZe20IwXP32mSvnOiun4vVTgdTm3JN2K0CcwGgmpGWfl3hf8825sI2
Rss6NrTf35ZoP9ufCyMamFaBbXZuCt2WpMvQPrK1/yQNAiUtu+2f65xzU/dnuovwxqP/l3G0OAT1
pSRIx6TIOX0BUTnQxjpcMz7Y0F4Y+yNjjyyI30BImEbVvrBUqKbR/dl/QMLy7uxCQwnhA+TF7PaQ
0A9ig9pMY9g+F8yAGUSDw0riFsr+N8UM9trRsQodROcplbj92Aw4sv5lEnf2LB2Fxmo4BRF682la
XjAGyhOzXemOcAvb9zuNHNMMMpvbW5rxs/uR5dlP009Pms3oOF70xM9jBOZJWMvMYH6UJlYhyN7N
61biMkQ4HW3+wbHBaToJeG2uOCcBohDcM0c3wXBGPNQnIBJCXs1DdEV3cZNqjBSraC3AySNg/j/T
P64mMi4LFTgIVRDobivJDY/KOPWngvdkiwpm9hMMnhwhRrsQC6j+q95YOfzV7Ou1bme99hzfoFSU
5HRyEuwH4o+B9HbaNtyfWJtoRiYiNS6xQyGlygQN7bfJNTC5lyUtzpSx1UDlvoKiQcusg/gUfhnb
7+BnLk9YhvOSsJHwWzMtY5EatKGGuPjSoMBkATJI7g1EkwixhkqThn0nT3g7Ejfj0F03wyEWDkDs
VoNN87+X/DKIE3wsDGPOiPoFDTBrRbT3B6aDZQjMx9me1k5jXwM3mHUTPJ3JRzZisjGtDW75QKkl
VmNh7nntcubOTcmiPMERIS0kBhxIfFuHxPEalfP7YOjdtU5B21VZAEQYoIzQcl4WeCtTZHchZ7Q5
nVNcS1qGGsc6PIDOcOXdmJN67MZV0b6eIYPV/aNepWAPXkPrVEn2r00a3sAsi3Pl7EHS2yiJyoB2
3pP/IeCZMiyA4GQu9E1Pm85iaYySJEyRJHNXUJ92cbiBP1gUXEqW7V55LjMPA0e2Hv4T38dlRZMf
QHOrcpjAj8q1XNML35f0N+p80knS0hOj5QjuXjaosnj8IKYR9WxKZYXHSM7W075cY+RJScTLPdNH
mdU/WF07XFVWsL7I4Qz2pWQN9uASQKyK/ALPcH4AouI8f/79EfeADoIlDyY+SnLYk6CqfUskES1e
kqPCKbZ/8K0h8stGgl1slj263QR8EJsXFMrSJx7rOvWF0MdX6fqto3MybGA8GaN6qe1JiFD+utSX
IY3cor/Jw8/nhV5INg6vx1v0F8SKH+I22D3CJ7fSLbzdsIAWbv/eD/aBSFos1LVTwVLaOLR1PE2Y
hW9tPVzyRIcvLvy2RnDs2MqgF9fTfg7TIbOCnGSaJihKkXDQIJK1mYAm6HwjJxyXoqe3cGaANKZe
Ag3m1u5ZzQkfCIaHXYzht8qGxy6ekFazI7JphEzrQTzkYCws4lDl9viLHTVyuULi+8cFPHsqUp11
Rn7nR0tWpsGhLw+Jf94cv2DsqquUYHI/SFIIIYfOWNHzyre9X1aKC9z6j/SX4JZhXHjmqPhxk9+C
nT25t6BJKW3SrAY5kx2St4lUq2YTbocgUsd4JWkhv/NxB+dIFtbQt1+tJuApbaOyQtdKWVdKLBTI
Ng95qD4bQVr3ReDPA/6w0LhefsBvf2gtT4i+63BT1KfYI/P+Qs6hHwPR9AC/wbXPj+2MrzpLne2l
Ep1oInfs7WBtEfrFsYCYbtYTWCO/DTPosx2YYFfOWshDfMy7Ba04lMGALrs+IKLrDFRz8jUi/VKT
FjCWYP+JfGwM+hcx8ufFjWVX2oUWLIGp2xKSm2eiid1ejrUl1K1xvVQioMBWhz/91QbOW13+otgP
+6yxGGZOXcIaKyhRWSsos0vhht9ANHIg9mRA5ubM93SAWkXrkLGT5N+04yshCwiRIfgJv5CaxLFD
mrrM8bKd0pm1I8EGj4qCirUJ162e+CWFUWvu223c91eW4Da9X5ghHaXab7o0KH/mj/nskovGnPet
lUIVxOUCHCL9CxJyhSD7eAOzNJXL0DqXkTuh/SGqs6Jnv0kBEWjt8wSEFQVvl1S5YpK3ojCUWo7p
5ODuJrciklMZWn1IJVEWk4m6qaUWcOaa2K+7d3MAwT0pcWBW7ITeiXeagXL2suGhLMHhaFEJn8nU
U7xm71U9tseuEkx79F9tLkqOJFygTaAlUtj28nYm8RYLIl70UB97mFbR/yM9F5uw9dHe2otwbJc8
710OOBrYXit7chDTO6s4K+CFxA81s95NDnoUto0FJRXyam5YVu9Xxkhu9vgD+KJiChNDxhjjbY9/
B+WuEaZ0Kf/B8fknPKPjHP3AvXJ3GLn/dZBdiLkkMMl89F+A7Em9fyyUlv4DHvABgt8lFwoBicXY
v7lGDdYMG26aV+VYYEYFmjnfphAdV0dzJcJqNcgsgn9ur1yKKG7t/2Yt5cCBLCBbLvf3VuMjj88d
gHsWaWMycnRucHUL2KQ7qYYXOAAwB3C6u7iIO8juYx08Ks76DGxpUTEpuR3FCb7E2MEmc99fraoP
Pj72MK3B9N2u+MosAibz9lHsmNzgDFsYqM4oPVeW52XsQE3dDPlW9kNMLJtHiyXLH8OuF3qKylY1
+Tkm7u3Tfvnvvecm1hhqdMOK0g+0Ee24Fg3+EfKD3LoTkvAyW7ZcIwJ/m3v8OMCBzpAq6GfJqcaT
qRALPlXnRaCknxCbs7ld6SWD8d1bQlJSP/R1dIIcLyeHvYCAkBqS6SP7p+GXaqxziwOWCbQ7iPN5
JfiExJxkwZ/GyP3Fd4LE7Zg4JduEgWkXt6Z6VoOe70r9UTBsqe+CrbQRwjcki8jpQE1eUzfBgLxT
vtb1GbADYRm2ZiRjFyE5KAk+1zVR3VKsGpK33lzs/aCyB9zfVDmvTV3J3OSEE1y/MmAwTUdYK9vq
rToFIjSa+bkis8JFHClh49u/+mBq1dHrZMCu2yYgi3PXqc6lA52q9rSgZZqfuFiZ6nvsoCm5C6Dt
VPKQ3DpIduInWd6rksV6lE6R5FPG9eru4WxU4XiYLzTktaugnF8VHb+bsBzmerFylDyNHKNY6W+c
cX60+RkBhhaKVGRQPo3p5pD17CMtwbnaEoUYMl4ZdwpMgXBZt9OnRomdF5o28STr3pcJpEXd4+OK
5to9B2pat96KGFTC5zyZXekfYwShPcWxd0gt4C96nuV87wzhKwVlh89ggDvkxa8/yiz/7X93ja3f
dW/MJbW750ctZPjKo+FgFq68rS8FDqCQ4LdL9LJ+5mY92n4IlXhIRy/4ZAPwQu0LoHyVy+tvoAf4
c7i9UNRATc5MYPjjlb4V0q/el9zNshdYi3GQkl5InkO9RPbMPL3G+iqbv5p3PvGOAvqKARBlLb6i
hZvtM6fKnzqK+TUJ7MOaRvgWc9YCJkPU8crWaeGIc6vP0IN0TDCJhpsHhGLWU0svav6R+jw/eSDU
X2cXgUe7VL7slfmZkui8wVX8sOV3gi5/RJsGydP1D5z6uYGoLwt6GHuUQkT5xxD2y6i/IWuUi5om
oGgl1Cn8q8ST5Fi1+IBvT/0sRPJvOQu6iq5Bl7QABij3CaYBY4z8TENGr3hmn6NkdNn04aCOhhJe
/eyiV1Zjo6YS0zxjtNFhCBdSE+WSKr/mk7IcKGjqdLvJOQg+eaOnYK6xU1oQ4Ye+uAlpqr/dVmwE
GQBy63QuNDr4nbmw1NO0AkCPUchRZpnff2cZSWnW3ORwOK/8obDzGajfBpMn0dqV92ZqHjfbLqzn
0hBkJIiDXSmEREOK4v+ol8W9O+C4VhSsWKwMdNbKXKM8lk0znNPvjZUMkcJi65UBi2JUrWXyiseV
iVIXID9mBSilSvLsoBEzj79ZO54S57N0O79xLoGMXMOcP+U5s4DenEGTe44m/hpB7QkHEcAUNnQ7
PTj0C8c5gN2iyhcPRvlKO5GK+fAADooskFgdpmUxBLT9SvUDKLm+t7m0kaADo5Zdm/deqhHvcWuD
CsZkzufW0f2HQmdja0YqBMxLdjmVivhH6DOOEiGardEurIvCLDpPxojIp2/7le2gK764BCY8dBqy
Z7iJJ1Jd0ABRF65/BlkCs3ONmJQQYPF7trbFI12m7QhmcuSk39BS6y0xV902hMmJFutuam+iLZdE
E4GOb/yO20qS9VIep7+6/5J7QB2FXw63QS76RkpajvHAhyov4zUkovbIoenl40bOlKczCz3TlHb4
i21xbIyTz0UiGfhx0PDDDxHIOc1z0TwO9oe0+DATRn1mNPmvQr0Z7m4cTgiy/W4g2QnQ/22aCiYe
olA4QHDJnf+TAG8S3fj64U2vGn3JJloTzciSbUEmrp4KWb+uTLzmoRoVYa27ijPLQ8GEL8/58i8t
2bfAeKlS2YPI1qStLvsln6QqQ38s9qdXISM2kAmPJ211LBrD4DymTNofvr3xXlm/GBltR73CpVzs
qM13FxyZsXY7dCTFcp2qu9zLTMBghmhPXLxFcn1j9EvO2S3j3M3W9LUSQrhSkRmz0gY4V4n1sOVb
l9lnF+vkouXPh+rCfIDrUL4XtthWpoVt4zSHGkCHmWqvm7ThyVVkA1CIaa1eqTFMMwf1CYSfJyTY
oyfrg18JXd8jFXJfEBCpv79GsQIgdLOYW/OmeLQYL3sQm4j1dBWWjaoraVtxeZvYTzrOPI9sZuSt
SXv4IcY6dbNgi2EtpGbHgdsbSwrF7P9LNZD0Zi/7uEQwnWWMr7T61iqwYbdeLJ9WM1ZGy4mTo1Pa
hLQmQnxL7R6g3xhYzKpcrVhJ6rIaaEd5PQ2bAxX7Vd2/lUrmjcrLABrYrhcTPsVWy7ynyAwn5tDJ
6FBYsMQceY1kZDASdY6C7GUv+xdsNQC3LG6xuSWKEH6fO9dvDhTeY+exJCuFwkLtoEnsXK6ghsf1
xIIyCgM7KLXSWY6jIIR2VbjRfpgQmuDszf6ejT834kcSvDXpX+zsafF5vlPCE4ZRngn97IdEF21r
8HbHilYptdpgs/8WtoXxbZ5OmvS/d52ksOuyz/KpUmIx8F5gDdGaq8SNbrSDx5e6NgH3BD5fDoBj
ovhslvoKwDojgHVVVfEd4p/T3Cl5MM7w54SbrYrXIJwY/pfSacCDyg078zZ+pH5xK2lVn7qiYKKE
Ip3+LxGj1ObXxRnYAjUf3uFtfjN+lwAqQj/DgW2tmN1YHSnZBhCDeHBZpxUv5net7nMgu23wVXfY
ZMb+lXsv4iZb9BtTwQ5mnVO8zbiNiua/dENMdgLuLiDLzMFOFuOZuQ47Fc99NLv123N8vM7mxM4T
KqvunhE16VX8IZ7u+Zl2GRG0XX/IKXH1DjgrgDBtzBrylv4uXRTDEgnwt+KPIu5hSuxXvgFrAr04
O8KJ6kApcrlLxqozooJFrbUEHDEM27F4h5YHVc7pQWdJkwhP8vC/1LrXGAvqmIBHa4MQ0tcF8aHE
XiBP2i/Opmgz/Zol2AQLv/mrhy8B7aWz+xSFpwN6W4nKQUf5N+KPSpwKYJ1s8dK++LMyK00cvTW7
B9zhl8RnUXhWEnL5adtubUyVDkGbzOSidVc4g6OXN2DMpIB3y6eCC8sElGfQJ+MnC0hb7l/ZDUFP
axONjPu8dBVDw3vb4lk8oBwhQnm10nO9cxuDMMxSU2xoyrSMztQj+Go6YPgFENp80fQHerM3he8B
E94J5oUvo9Hz5PH+VQg7atpVw36kUgUO0SKEUi0X2VJ0JhSj/Ip8pLh9wvPQHu51PpPhTR8hkpye
TZNk80LRdyWKWgSxWP0AmuHwjTEGwR2GsA3gDxP/xUAqRX6ZWsBH7ajzfly9A6tC5JH/SYkKndHw
qbPtUS1gezMXPSzNAJb3Z9pSGOacGhBkk0unV1lztSP1vae8wyJJZC1WVvqtxLGQQ83VY/nChZW5
9IGLefegdgulaCWyi1+rpJfWlT8ZAqGibQmhzh0uROR+GOJBXj0TkEVoS04xtXhUvAh2zOY8YOTK
pOUDZQU1vzTWfwycZIr0PMj8NsAsy4genTLBSysPrwGTZ084ZH/TSXxx/Q7Id0d9NjcVStHpTCxd
nUgjszAp50GTQ+qLXiTpTgegx3FSihzJHUFERGePgWDTBWZdhC7A/7Ea9LkeP9dn3X45dHAznUno
cGrKHEeKW9BVh3zEBiLS8TiRpbrupYsvDCckLZfyiYDUUegN32Ip9wlJvk2UeAD7myI+46HEEbqQ
dPI98Htcq3Czv+0IsC5YZPiiOf98E3Wc15YI8hP3q0O7ebL+sIpK2Mi4um5ersmzUUypumbmuYQV
nDMzmeM+ClsffKFPqjqhNjEQxvn6BOjhQhNtRgnHZl0JB8vLSBZa5f+pAxskjg3JA2GgdCfSQmDY
lPV8w0jVI4ZTiWSK9jxQWMfTBg47oclzo1qee9uKza/laJmjyXVumSPkXuUW5pjExEecLbBstap3
FVHsvAkF5Ltz1GF3NlcUB7IH8gN8R0ldeMMSBZr46aHWMtppHTJr/c40AP99jUsYqudVpibUl5ki
Ma6v28C/nn+llUYb1CX94DcXOYu3n0gEsr5jjrAucuUC7ZIdnaZ1xCu3HRXcnLfuTXJak/t7qOW3
6d6mlZWyaTpxJZte1+h6beMUczaplcsr8P4yuQ9B3a406fTkTt71beN6/ldXJB8auBimwbSYbNWY
V6IGPmfKgdFfRhxTqEctKZkqX7Gl9Kv+1xh4v6srGLMOnK8eK32+UO4mHnwI6lMkcZitZdQKIQkz
wIQBL65QobvyWI6FIgoyZd0RP8uffkjnGqU9qs++8W+Ako0G4B47sqcOJDuUOu4rAZ5TG6inbk4X
aY3N3ANi39UB0V3Do5A0vyIGHh11zDhi3ENhdkaN7u7sFKJjMMVZ8NbBGL0P5Yxceq0pXRlYBXSP
KBbXRnrRFnXLAWcp1Ev3bhMD7XtcAiHVfg+2VCHSvKXXnDEbes23N536DCoxEGbMNuJjXz2Ix0wq
bIcEIaNKdhn0zlrqGETUhRWBAQFDeJRdfJEGttTuP7T8CZwHUVxnxgnf3Rxlk8rONCCHGWtElLDl
2PbgpNgOs9YuDagIg+xqLXcfaLTNW5To5qTzTtLkalEEaNeeasMsX8+daaK6JJ8lif0oOx8RKAQe
qaHkVHBFxKUfzGV6mTjS8QMEJufaOf13D7t/nGRunScEPMt0t68XALfBRi/LdOtDvWdQzPOjOWLL
wtw/mEFtYblNBtGLMFxoW5+NGbvuTpFAR7OSBUW6YI2j1jVlsg1pt4wiQvF1592Coxkaw4h54g7B
Y9Dr5YEEfwfuBjhfsV6lLaEOwWQSnI4gtd3FIwh3R4vGwRQPqRC0AFRCQb7dvmzPNpjKQeeWZTBk
hodxhNx7/A2CR47b74Sv8R7Q5u+DmEpzGHXuLuNrtImOzr4J48EdmtjtcGIgUJPfJGQZixwlI5RS
F+7R7JuqhHB4nYuLJj9oVRIbPDv6GmXHe9+GGDRMiITKnEpUbT3Gg+k7PUOQrfc6/9omuWWl60iE
pB/OjVTJa0TCbcoEhbEoiJD/sd0pVehkFy3vdf+d1jytn9+dtUmHnNaoZU/1RWbXHEwXEUJnRJeF
zyy2667Ekp3hnGNPXuVf2Tlhdg356G8M48ZljObJo0G4YivBAEgs8UC3icIPgYjiQ0b/y1rULFh6
iFMh9iZ1Wd7p2ydpQl33zHqEBA2yiUz59g/igFEwLgTVm7hNHL0cR/214pWDxN2giPJJcAnXAvBN
m29IL7COX4MFiJpeU9nwNXwWjAyLjrYlJIGU8YgzBr+dAyYBc1n3F/5eDlpNE6wNnNZgtMi9jLdS
DiwXlcwiYswwb7rw39fgAOKlZ8uui9x2qk2+0GvesuLxmVuzGGMieTStxZROKE6tZbU6fXWjEqSC
g5N4ab69CaA/2aV/1Cfr2SxvXiO+s+f+q2+44CRTjUS1yI7OdvKVDLMd+7S9cbC8gXdUleq8FxDN
PfbscAsTZZTVcJyPZHKdQehSao1VCfoBJNcY3XELQyuwYONNd6c18bdGnulQbmsvJdVXUY4TdHtw
NHhXHJtCLF1gylwL571YLfGH1jj/Hf4bzNiTAQBnEHnwbDGErTwez4UiK8fBt5DO1GfkD9l4rv6+
96P1iwNIlK7R1OD45wJZyrYIRETeEcT/5lfkRS7X0p1Evf4LtHwO1jywVORyspbnPgrxL8v0kQlz
qVrzm17se6ukEE9YojJHGa7UlpJUd6MjekdiEYl2WigPj334Z+EVDTIyuinjEmzan8cNcCnF8xU+
eZB4ITfdKSDbkKUXrB8c4EZHgoUMtgEkK8yCtlc5xax2Sg4ZVd4LIjWj6GMYjW8KglRTYPdjD/8p
Uel4T8wVho8qICONT4KF/Qvj4/RopWbKaYeuYfFClEkSE9rog3i5wLcQskv0a6DWGJ9RgCtS3/9n
B2yddZR5PsfPfcT65A9LeXSw+9sYJGyqFR2Danz220yuAXj8hCNLyLaDfu9W2Rc7YIRYbRWv9clX
s3p5BZNaT0k9AtOUHrA380ecDOzB8MI9Aln3FxgwKP9TzpsgImt77EAQ/j/mUkvOthJom/AqfSSm
PyDf/BFMtQsmhujSFiouQRbvUmP4QDknnUUi3kYK3ymZPusFjyHb/Xkfs/EcZzcZusNKc3uzh3We
G6T9vkaTEKWHgl8n23ViyN6GeWzZ+GYYVb2YQXQBbG57YNBRRSPJctEmNvpyUssnri9hglx2ai7F
hKoGHK83Gh472Zdkjr/c1f/aUzoM/qbd2CIBwQufrtwwi+GBFnUMqh3RH423j2lFaxv5pQITqq/L
cj+oJdPv0kcSBCJ4psMXNWSN4E2R868Qyj4v5CeDh70saq0YNbggt5be4UGgHC1lLBek0qpM0tUG
Q+xjG8hBi7uk/c9bss3dFI2qI5y/wPRJbrxvIL4vbcegwHgq+pCSU4Zw4XF3pYpjQ1U+aIwYvh5y
R63wwUT6Iy4HtodVioch8dFWQ9gM1Xjsq8Nz4zUebz4TdJYhfwtlRTAXGm6PFk96U+c/tBeF+9YE
nHN6xyIGMKIDh3iQsa8RmBX0TuXfiezXeg/it0UICWmYjZSfURsbyIG+qN4Z/U4299iMvoIeEjNf
pffBW+aDwJV+T5x5f83VDqrogQlMVnV0xF5JzPV6wJmZ19DIQg432BEA6LwB3eeIZ0CAHl1YPI2T
K01RXmQfY6AmcvpfywvWwboU+KykEEsPh3z+8vcy9lcdCb3Kdc5EcsHuezl7RcluomzuD/7gG94z
mNDjy0JaE6VlVlfEgxNSzLqBJwrSr6GVHed4+sd94yiINClE64q+EXZ3EjGM2ssAml2t8yYuh/1Q
pq68FnM1PiIhzTrDYRTDdQlny4a9Y9lyHVshgMNZOi+LJ7nmzpsybdIGFjrcuLF9+flqSzunL0Dr
nDL+q41JF5bbEKtSoNwXvysqsazxC7idOOFJuVeDORz6F3cCDtRVPN7u0CtacoVr2xr9Rhb5IGbn
0rgK/e6+ZHj8kL6YR1ikSoFHOXmfwSuFKR4W4Lc3X1hrQ1P947XCWPDAsOPsAwE2C1Er3w8NN4MM
4JWhybcJt7nhxh1dIA294S0Rqn5ou8kbu2O9jCRDxFMbNYaGKz6Hwz5DvY058RSXwh7XDhU+E5eg
LTNUhxSvsHR4ATVa9ewrfEhGsMwnp34ZnNIoHGEMHQGbJVx/Z6jOdB2dD+07gT/4SIXJh+L11JBd
ZOBurtmgfcRtreQRbWkpQF+khLqq99C4K+lug/a1cEJDsPW2+RCmEAlgwVkd/hXp679PgMiDoLSe
OuMUZC5xatVQTxOfIbqrGs+3K1PQcxW0u09wzHYD9xsiLBZPJb7H/RGNYe22LrCoORfs0snXU2VG
WrsBmaWbAU3h8h4dybUEdQupywlg6z2fubau8Chn2tx+ga0Cs3QkQxHC78O6ZnLNkL3cpwRIgf7s
0La9wdLYUBqExB5LQBiU13u5AgsKhLLb1ga3F0QDW0kYZF2GUxlJlRIrpgZFISNMb5KAMy10KEVw
b2Y1LbLz/k9pMmr9d5lpnHsOtHGKi1vX5jXxiGB4pDJYaHHdM6IIAlZ/p4TdNPvk/rKgzUMrcWM8
iad66qGf118M7ILiAN9QmeIiqyITW023ceXPuqbaaqIWZBFNdBmGdEFd6dF6fg0M85PBRuT8Y+re
wR1nCZ2cBkRVeduSSEEf3G+xz3xDXm8ADq8tPImzw/ciW1aEQnsStAS3fEhoV08YbpMvty4EYHxF
jIhubLl/clM8W5wFcPV6HaZZcuT9TtnPyg5ZSA2NLTt5b5nis9aP2obn2CK/L125yjxiXYG4lk4z
MZM3w52RrCDdkSGuAa57hrSjzr1aadD8jIgYFddtli13RkxCX9CtS2Ce9jKm/Xv9kKofEy+P0bqb
6ilpshKtq6tDbGOXxapYWMdQ/zHsbypkLwCEu5JF1aV+wxcuextnQmbERhaVFIRjPxishX4cPBt+
8KwyfJBrfbDQQ4OtDtH1X48pLquBR6q7IQhdkw0Avx93UhmlxYYvnsQoQOF6NG7AlLsEpoqHn7Ms
Vp9ve2bdqYQ9kBJGp6Slg193aatf/69oEvZKdTsJ7DsRCeEomzEHMUZebwekeBzLMVg0w6GGMLiq
IbluPXPN0NnpgJysHnxBFXDTPG2VAPAZqn+IR1Z28LdXv3Z9IALp97psE+ozycC5I00uz0anbcg9
hKuahmyH3Us7+6bRcGbhGUcCCZYMdDUggCgCD5Z/vnH5Ng5xxbfWCA84XitANafFT3ET+ifZtfJL
cXEv4q/4NOJuHVB+ZUFZ0Cl19Cg7kjz3n56wkjd6Bxa388ZtJXaMbjZYXOo8p/8AT7JYcs5duufX
FK7sS3bgCzY0X0/pSiXWweB3UArtFmw4CfuP8rRpEK1khVsi7KpKuaV5C+nYQ1U1Y61t5IgJa4HA
LxSzQk3JEW9k3z0EZzI95dDSuA7zohBKFDFddR6066vwVv68AUa13Me0C8MMj7gXghBpKVs+qXg5
LDOWSaCZnC9icvwxg2FxZ9l2lUC9ztaWqxB1st91U6sc5BcMOQmojT0O2+byVGTGAmvrXEMqeXcb
ngooCWB4il1COYxgphb2ZMYNxoYbzp5WKAce4B0WN7sppP6rgV1L+erIUuYHsUahLBiA0nhLyUF/
D6xAOOlR3zAPspgqaHr6tBApwnZFJ9wvi9sYCDnhxptqMwdgRItJSEtg3ZCAbGNvmOl7t2aRZ3I6
5gyfjigzMV0oyACTwFDTpkfR6ddu9Op8dnFBWKKm9X1HGSvlfLIzhbxySYR742lpw+C1g6XgRGKT
8XT0HmfkeE8YX81EPL43pRPkjU01BqWrOxNjaKApIONiBc5IO0Jx0Z2Da4mcPzga1Wyv7Wg14v5y
qj5Z1o447vY61Th0cgEMr3/ntwxh428ZrzRQmmPNcB886CSGixvdk2UemnswrMtCUIr9Yh7R4diq
MiXGugVS+ZsWRNjP3bxoKLqeOwXRVw2rdPpEWsuGrp8mxGRHWiglWOjFwfysCskSQZ+GWCyXMEbY
uO2juPf1fwlHQQI07a9G90rX1uRjSWNshRtf89PJWv1ZMiU8xXd5YkT+lWR9G3tDrVkduvZy+bv8
G3W+aTtG+mup3MHgCAjcGVyxI9lF4R9lgNDfBCmjFX83V1SkdP6p1Jv77v1EPkPlq/0Scrla8/dv
7O9CgTzqxhh+8YzWc1xHUIWHXpSFpwvCuIscKGriIbxCHgP1xs0JKXi1cNYmxrZ6JwLdBjB9cj7b
EGU9sVuqJiB1jJ9Mu6UgmfXEnMPjg9AXl7BNeIs8pSpqgk48hhuNi/+t65ca4gr8l4QbQro2OkFB
uYuScrla3cFq7hAG4uiBqNJkF1KbOAZUK4OL/SlPJeM1MTdoMW3ZfsxwcBJ5XfwvcRHKC8oTTvVJ
EiT1s3KdG/nqnPN6c8NB+FLqogJ8Qq7irg8RBy6ZkVioot1WChV4KdiQfLMlbg6iZHZWAdy5vc/M
WXCEYEh46gYyc0XLRYo0vX5h/jc/WZL/3tcePxOpPPWMYoImMsW/Cms0XjhYeKX4vKIVg+Mt9XTc
/z/nDXVDmdF3zxAlYKCOa4ot9HJ4bdFVQ/blnQ3lgxIY0T/6gE3a7TMhb9NkJ44W/0oPuO2DrjIL
pFKR5PTFwf/Wulrg/DcEH53mFEp4yF8WhA1u+MFkOxqZHqXYSH5qDFCnNugaXqwjsFsO0VxP/49B
LJGSkY7G/Rd0tUsbwjD1jz39N7jqtVBz1XuROwNdvfbZRxbhF9P2ly8EqsKvhS0Kc3INYKIU5aSM
76tQyuWUhD9+iplOSJ6GRkE2WNeqxZDL9pYB+Xt4LG+i81pgBsMplrS9+sjcJmaYgHw79XL7XEB6
D03Gmmro56HfcyRJIZQ92lTltxJUJP5y/iHd2uTZ6fSKJqqQOYT7+Bw7Aec6+ERcf0H5moSVh0GL
l32fXxAw9eM9JOGHWct8Wm/Eea43aLSJA9egVh9BpmAu4CjAxpEWUHkyqxxvgf45TGcq5rSN8lq0
R0D8KlSLgIB8bAvAVe1g7yBD0DlfyUHhbyyDa0+Ls3U5uVxTeNwvh7T7e8CMllJ2tWJjDVB5/3wx
QiYFQQXEwN5WFjCidof5WG+Hwep53XcnFhl0f9KdE938ZULColbpDQHt+/JeVsQjLPVw975GtH3E
yy9MSu7l7DY+qt33ji88//tV9Rd8GGRLA4urHAnuUUm6tn5NdOOC2QLpCpDnDk5YJDqzLeZJEtFu
buTZIvtXiHHGcHDgmHywWMF+kHpqoPJrKi1BgJ+2f0O9rpl7r+7a7byDoJBpGvCdzE/kX0yqpPdj
MyhmbWFHJ9gPn3AL/4msQDdidMi2XQAX4Ok4Q8Jkd9NNpr+D/JmFaVRWWNxSVJ2QlrRGks1TOv/h
ln0RtSErpshynFfOFTfb5l251NTkAWcAFDBEBbQfw9ibOJ3G4h1Aza198y1ocfKnHS6XN2Z8wbTr
mvXakimmLOFc/0m1711+zSVvgSONDGyu1JV6H21xEdfByHq9ZjPx8rSDHCTyxJNUjUQitt7qxb4N
1jA5lkmYF2JjwylOlp2g8zppOLv06Q4yASWY7wirwHtjyDVULGOQrCYOIHPpPN+M+foDWZi1IDnf
sSh3SD0mZ9c+VhSEOzY9EGRNdj+5ojwqWsIVnhnqTqwjyArvRCmEGBBX+rgtreHXP5GprRvwjm0U
r8Bh2FfZ3oXHq0P3NUiD8wNc06x8jo8DSd+E0UtGsIT7R4rtjq+fSaAJkABC/mraLDL0lU8xZeji
ta5JUCZNrsiZH/BhTia3fazii2bLZFNqY/OkWqZhqW/z4U3qkeRst+ruRSCUW4nvXXQzw6RdE7hM
ocEiHrt0kKzCqFNPprmZ62OMn8guRRMU7Jh6IihFa8YSjDVqCr7ofgTxsiNokDDcT6f/fB05ZNMC
qQOk7lmmWS/TMistVyG4OgMK23o3cDxyZapgjau0F46mcDs/FsLQxsfWwTWeNmXEDy73BBsEG6/I
0h7jQXTZLi8gjr+nzwz4Q3l7UcIsrT8yp2eosI37e+nPN/Ur9iUitYAZJ4WzJJaT3vpoS1+ghCaV
vNCyYI3MjJGhHKFHED6o54e4aQZFkdYq1TOxzACi+KYFfWWUQ5vHLLryGqeyflxhoRQrHlMyBOHj
LkVbc8jPzcz+GyvldmlzsvXj+5khRC+Xx5f8N1D+CSoNzZ7uSh7xXrjbixRQUnn9jPYUqYQqDaC1
QtL2ILu8CeWdvOp17t4mHEyLdy+rRT9s+PGP8OsXTZwpNZkvRfpesdNYP/v9VGE297qcUtfXYvIF
JrDUf4dn9NR0wjVXw6zTp4rHBipWg5D1Kovwli9Kq6wjniRtDl/ylemPw5K44lglJ0wwE21Ppoql
uzHC+44QvNp3yfDGv58yWwkvmUH+H0tUeoHyygutl69D72kyrE2kKm9PVQG1ypXlvaAvfdk95sK3
tEJRzCVRVbA/n133DBNHLTQadiNIwEez06yMueBOQVwxFlkH1Ppuyic8PCTYal3PAASMSREFHOjV
mZGkYnc6HplmbZ0T+vrIsrUZofntHuFWzlUDZz2QDcyxIdA/tcGgwnXIbxpu4BQRXwHwJhcixQYd
NV0HtNrCUllZlZ5Et4ByjAdyU112FyoZhxfQa71XcYD1/XNST5XnMpq6EDZWoCXC8KjkF3b9sX0B
w76iqv77bZRzBVBGtgrciaqDc0YD5rL9NZSzAIfJlxGv2Wkr9JsE9brPuW7DPfkeYX7yQKq9G3sY
d3tz94DhvFb3xnjN0rBlCEXUJCIRtdv9Kxe87+sGlQs+yWTtiLUZZKcQWgxudNo0MA0OhcgalINY
7hj96W7vUlE3r+N1L6LkreYT9iguSZp2gRmN/cja2S1UJaUT0Fj5wo1kV8+lHTsyXNkNTcrnFSTB
551vTaOQlzjLTH7R7vN35PcLwwnOChEPoAs5nXccOzioahsc712zoDhmvFXMHQzWwX+7VmsO3cC3
mdpEjtWHuEjCEv6R/Zx4sSe0jrCbfLCzElMdew1Afe4TZJeCXrgjXyMN6PvPFmdlBQVKtoWssW6V
dUm7YqxkedjiIbW5EERTB24pfTVTvRG769kKhJ761zQZuvrCHbhGMCZfYq7ML7ib/noRRYL1qeBJ
9jsIEA47XEgotmzvmX6fUOq1TU3TIWi2d7fPW3U9SJjTHGtHFjduv+lmvnKfq9+ceTR6jcLJN3Qb
rcmvJzZGuM9GpqvXmGfBM6I7W5FncUuXgrdnNtmhG0qiwiHAHvTpLqnC3DfnVR75AzrAEZ/bHomL
CErkBqEv6UsQqBwzw/1AsImuTK7EvokfVVQPY6bHxRBpkf4Z/Vxigl82KPGfWqZqhStpt6JWM2sj
PhOGpSNuoWUnfwcCzNZDGJb53hVgbqQvrIHh2/UumocmUqniSsNuVBqRVe7rMQtGlfBi4kQXUKKs
LDc+w9MzqcIFVJ/IblSOHd6htKX+GePfCegzMcL313NQRQEIgKG98CywAUk/CjrojxY6OqwgSmIz
twcWCY5Rl+3RqwlFN0T+UusNoBAJHPs3T8mB337RleY7j/CN/+D/OHnnerLAQBfY6xEc2ONlCB8x
EQIrClRHUqPAHdgvdbDigoqhIfPzVqEyYRlrAW0fiG9C6XFJ2c5MF3wibh+bDt02QlEgasdfYhbO
NwsvM5LHnLvaolui7wFikQJogrTmBWNVD5J25snnWDdGR2aZthp+NjN6yAV4qYSoo6yMSJMYeGnh
MkCP2JhihJpRU4krHZNNQygl5uyJI4XIZPyGB76/PzuZW/OmanZe9NTbQI3TDurW4eXyGw0mSXZm
R7JWv6Kg3/k6HmH7S268AqQtmLpRphnAgXwjAwLZAq0V4mpG0DuYnsSdFygArZpeV953wQvNwuUn
pq3dsFaZrdoIOq84Gy6DWGsZchPZZI4LbBCdq36iY4EIVyhxB5iZiJloWQXdGLHVKEAih1qdXqPk
rHKBlDzSmUj08dFI6ZOwmFeXmNF+XXEZvPaD4sd3eZwVsWp64v2cXehyPT3w8KH8k8pNDVfCG7lc
DH2+Ur1ug51YqqTpcjnxzo4dbJdMcU1gFQEUjIiLK3Pnf4ZLGR1fwg87mSqCOPI/AAfnKV4t9tpy
pGCN25iVcVlUqy+xElJeUSiVdq+L1pKdsxl0Yc7cU3w+aSEnLzhpgXYC6FopD5syIVYFQypwnSP6
jBcN13LG8Wx4pON72BYZTxWXFB3uIJ1WPBF8OUyuHdO4vyaPpBlSiwQOchTjD114q5vjSDp2CsH2
Qf+4Zb+mJxSbmTslIWSoXim7V107Lct9DgjiY8P9I28XaVHMKAL6Z+xPwl2jxKatI+qN0JTQS4TE
71eDgrdv/Wy1cdnZh79xzjHn8oR1iuAoP+XzGFkUjcxV97snZGsq3hBwUr6tj+awJ88+jzjqkGo5
cas1p5eDQdOh2IyGRIf7xo4lWk4Gn+2PpWMHa9nY5Ne5umMCuB/GIVHJmULYqpOZ542Gis4qARmP
fIkmoUDpnaghmjd2xRZhrtSrZmcfFl0MDBeTsHDprrnO4PAuwqkhu9vctjcUXd/S83p96N39btQz
2wvlRRX3Devp9n6X+z0IAwmOZT3MNbRDAmNAfaZKLLRlPiY6aDLP3iv01KApR86Ehsc82F7NmSZj
4zCgED6t6cym6rsmt4Ew17/Rdur3hlBMYVqBS8xLY41VSkw+lMqFl1Z/zD+7ASjlONp1Zhl8DzIe
3Hr39jqMtJrpOJAF+TjKplYTNBXKSxCPoogFrvqKM2lCZoEyVl7f2+Nvk583rnv9rhv6d2CKc+t4
yvU2Uy+BfK8oXU7Ucd/ywal7axi2Bz4iz3QtsDZlZ9jc3voCJyBSR427Y02nGZbr2AJRGDRuxytr
8xqMSWx+dOsUXFdnqa86Yaq4Mus7JdHSSZjaXFqYRUAl/SFrF3HYMnAizGovDvf7c56idn8Cx+h+
0ji6mzHpCfbcTzT+a99HIIKIeR5ud1Y0ZGDMbx+KbLH6I18Vwxwlc5+w5YzdntM3i4zl2ghaWPnY
2/6FJGuuiYzhk+WbkRFh6oZBOl71hCtqSAD7gmKm+5ArudNUPPbSLlw02P7HlYoRclAelsZTCV4u
VExSZZPXD827iUDpg/WToiaD7rHu/zP9iVWPWu3n6HwD+FyreAQrQUc2rgdDUAEaA6OkikR09i7j
AIfDehhLM5NwqWaXB4FQFK+bP6ju3pLN0iwwaw7hUT4fadY1cCveuJl9vwVU1oeTPkLBWMPvMUqD
5adD9CYBXmVs6kWYZQ0i43LtGmgV7uLP84+orBGXRhVboAOrKeJL3NW0Py2ssc8pSMJZxI4ic9zm
S3mKkw2WxBLwtOFQUPmNLQizSTUqMJE4229LpoDrZOlhvsIeUIG+kNm9lU50sdtd3YgoScXEVr6I
W5feETiZ8JR2615lA7qKfvMklDA8Ok5vGsIH3CsqLP3Z8viztZbFlZzzxWs+HL61YgDZ3vYao65p
8HyQRT1XqlU+h4zc/5/77OmUSEb0mQH5xM+31VUhiludphzCJEJcLInqrUfk8Bui1hxMKuBVYsdQ
/1dkp8F6CVxK3VdALpIRXjPi6MA1a7lK1NM3jAu2zHbO+V7ZlZ/UKdjt3F/oeWcb+CT8KjgP4d0m
H7Bi6gdOexJB/OmRYgMKyS7cr+Re9IQywjUJjoiSAfIxLcatChJ2F5/aeHth1KIiWAz4FIn8dbPG
eN98P2Xbc60pkgw5Q0Iea00Jy6RCgkGWku0xdheAd/Ny7lO0M1Ai0k6P3qc5GUuR9yBwmmejsNTI
nTMuMm/Kkx7+vE7p2s6nRY/64JFC/ECwhQzLk4feDLPvMe0ZbW1ETddqMA26L/ONGyD/V49QVvso
npzy9iwcjAVhxfwIClzHNN83OuT9REmd39hWKAWaVAjxPccDhPAahaVlTwGGF5oAOtdRhIElnArF
BzlhVIKXo29tzkwQTdwLm2sVL6TgEEPjf6n8/KBa8Q1uRFSJ399JyQsiR4X5hGlBu0zWOhKuJw+S
XwlfoGZNb+W9P/peL5fdZBo1fA0L8dDqHB88vtt7qfVneMuZUHewp7v3y9cR7osWfzsdn0nHTCmS
FeSZGujLe6pT3518nWTZlrnUo7WE9OdmqdSO9uGmkcvdozURcoHD4Jd0W97eBdeNWc/2bpx/pwKU
EqvAYyztSLwXU1+keKzl0ZNpT2vYCI+l99B4DbEVDTZOh0KdHVQTvHlXb1K+RgEeoiM8/6mFQCCr
23wIIwba3jlIQ3Bfp67TNymGJ5B7HgJy56LwPnrWmR7cuIyLW2B6EzCWah9puyHTwGkKOjx1bzdy
Dx0iVTQuRe06p1EtJPtDE52jkJ16PuGdY+wiFzyxflE9IEFv7qxLP6zR8GvBOHQiiuQgzTE1l1dP
9X0AV1fug9L86ue0G1oGYGusyY7lg+h8I0H79TrMMdg5111pPZCtkFP33pADmM7jaB+WT6shiRtX
vY+Hd4mz8b0lGtBfEhlJg+JWz8L0zhAhfpGrQMquJbvnFibR1rrLetN9iiI5rd8i4i5s2JHJ0WRI
7DvT7xvyJEHKcdomooBcPZtW/lWC2Ek098ejk+lSnAiz2MZWgpYU6sDwaa0DbUVHL81Sz+R1rv+4
ax3SxCQC04RRRUSppfProcKPIAzUn3ifxQmWRxhOFEXCLPQDhVrGPL4aLNiTpU9zkDL8HVFwjElf
iPfBUs2gEGdToFt4WQjxa9FpjaEf70eji6fi8T5ekSpQX+PuN5T37/Yv6NX6UoGrOQvUHSQhIOkS
99x9A8j2RZv/qJpsQ52OBWa9PAvQTuIDi/uwETqHfRZ7pBvE/lo2ftklrfOfoGb7LbABz/ypJTOI
GI70Lp+OlgYeDS2YyWrnvHeeYgfoZdfO/pVBvfHsVeZJbHr3YdoRjchKMHtgnf1w+x7G9Di97E23
HmK9gq6PfPSi9v00xjCeLVvNV1jrWf2r2KYC74NIHgZw+dIf6F0UKtREkzoBG3cTEteDk2Kq4IFK
/1Xid3/VtKMo7nswdyyS5Uip+X1We9neyOUbGGdFfXl34hodOQvYJQQHp4GY9HDqTBs6puL/67vU
o0+gbWyB80dZ6lxk8asRI6LmGS2NWD5j5ocypssj0lTeIPoSoMUv5y2j4/l0xnuT7ZuMwW05iObS
8cmltDcRALkRDpqplOvGKJiEntGr+vYXu0f+3XcLA9aNaNsAgDBIBjcaEYI/GM9BZFCFINDjgj1F
Uiy/YLF6SJ+BJlcFDIlK5R6cR25VW+wLRyvvQOhR4L0vTf0L1oZcDOvzlSsgRODApV2XTn/bmQOx
8+jkqmH6tl1zNtk3yDqHLj8xreyY9ubaE0vIaMe5VGzYc58iUptgxJeC94DxyQUwlFEXV1+2MFQt
CZdp4sU0kq+EOdTSMLh7HobeEj/13y2oErVRKXJOlzjpb90OMJxU3sKi8X3BBVj83DdncP6hb8uh
tDTyPh76jdrtW62UnByKtCKOHwegekM0APsDssltKlLT+AJfDoNrh3V6HxoMX/sVso4mEfMgiZhL
XJctCd3LmI5oJy+bBeaPVfiI7NkM59cryEXnKzyv8r16Iof3BiveCZhFncaOdZYt2kURO5N8rCB1
KQ74VKrVgVD3YRLyR0JnupM1F4CNNYt8WKF9FmI4hI+2Ur89dyrhtRRt66mw+Wy0l8fqF0QjaSSK
sMImIkwI6BQeBLZ1rathut8OmmGP53Kp0MkVe8Wwxg+9a/cvfMiFYCZhgWo3itz1X+fj8IYoZuiu
eb0Sw7swnQvUhPpmCpGlbIhsqEQSA+61AHj5NPWj5Tkf7m2UVTwQs+1wsKgBAUtAE0Z7he1YCbe+
SxgltLUJKmzdg2htgb+soOs1ynTykne5GHyNqapN7dXHwQjHJ6D+qmn0MW+4hFDpO7B2spM9209F
3VbXobGLVSCs94doFFPjdW7k8dTSld8YGo2o59viQF0UwIPpd66hox6T6z3x/KG71ZneX5Ppj/Qj
gR8EgYW0lNzEq0ADm6tWAACDb8pQTiIPoBOD/9c6fL35HmVPmQFNVG93LoOPNbDIW3Z2q39DLeo3
flJPFKvLWiXWUE7RB6gzS6L6Zv0jr+Nfp0/A3Mqzw5amIQJK7Dp4kQIr1Tk5LsBE1Jmc/dx1HZiI
4B9IbtgrSP0JiBER2w4S4hxhsAjTlCfSvavcVNIicDWG3lXjdzQXbd017aQDlA/ImIMYynbO3WKV
o3RXwympr/2F94e3gddzKUJu30Sm5JiBunbnjtIDVaoeZa7kiFOa/jtJDBhM2t+bhTZsF74GB3gG
rBpssxzbt7qaDRkLx15O6lhgz8gt1V8L2ULBPr0p1G6CPG4CYYb5JWvOQGPPVulD9XQg3QpoCYc2
lkAeI8ZBczqZ/rrqyYA7jsRollklIkIdBMkXbFMEPB3trC5MocO/+fYjl2M1+qEtuZnewldOdFSR
cEJBZ2mqwTgXqzvQLSjYIuZZ7BASPYT5C0LNMVz+8EomEsW9RjpivHsAuhGlHsIqMlWhmB/V9Gve
UGvSGBdv0PNrCQtucLv9aObpcQbKe/SoywALzWlhl5WgjGui82LIaH0hVUBQMMrzZiVOzx3+8pk+
29vg68euPNXts2Pk+cm5ea1dP+UCPd9xUvANPrWvo61gBmnFeoG7LB/kdslkPq2FzU2HnRvEXO48
KMafeFTmt/HVYwYc638jZ8gWT8P4UrI0Jv0kNoKa5ugmzVcqmUjA5rDq/Z0ENUPbAdnAzKKYgBkJ
4LXmVEV3QgPi6/7fa0Fvgyahlh0eVE+7nNW/QX1iw1RCaG2nctYw5XJMm6GQPeOqLkGdGvhWuye1
F4lioK+jmIByd7CHNIpf2z+WdJldBtyUbPZ27NnYWNKNGdU2UMpN5xgWfzcKklIi2WVAClND8Xav
S4QZKFNzSfVYf5+H20bp9IOPn3psQrQkDmZkzk5Pezpeqb1jp89XzrJE+jpAegDBAZ3teAB89Pi3
sE7CANHsQUtPmNCtz/NbHp7gRCraIxgywdNlJ5NS9gKSKedZAw7McDvu37acDJifBNf2NaZUvO3q
oJBsRGFHfKnYBkvmPn5Azvqxiqg9929v1O5OWzSxXIRmytvwDPZtLE0TyQD2qX9GC+BXi577uIbF
ei4OiVnhrhBHQxULLb4X0oO9xi1s/AteYjC+MJsPeDe0iPHdn8zpImOqG+K7Aa9+whmotd9uAxH6
h3D3vJZlo9tp6T0nSc9UKmBR8aKeXlWWZMhnwQ0uo1KDaIu1FVwosMrczGIu8ooKaPRTIvrsFCRb
hrPewP/wHBnuViPeWS/dspaII7nEfx+KEFUsXLvZL5YhQGS8UW+bRdMyQGVCUIY+pzuzAGxEtdVf
okc8WF5/4fR4MpE35ZBN5O+p3yF4UubsA4dkxcgwufT/CyvGgttWIhjP6Hj4rQwsr23NKtL0LfXu
WRl0f1LcvZiRxpVCSYoco5Nuq46K+oDM8UrTcK8KwZtmsxj33vloJNFGUmWHHEC3YcuzZbOtvxdT
Og7wgKMHjC2hXPnCSu+MaS7r1r+sKaaWpxU0OWsPCHU3p/mdunH1Uql/sNOLvqFMN2LjUsQkN5Td
PgwWnc0CAcst98CA0l+TIUdJUfh1FjRLmpNy6hN0sqksep0lswfhibx/gXrxipjW5y3JLTRc7t99
wdJox7YpUTUgJg9a5i2sbHgnjvjbODVAAE5Ltq+HHYf7k/BrKK6/F8zwIDOvTsS7fG3Q9edrKtTd
OkV0f7vjOyhiybn5CoiRo+J6+3M7UwI0KxY2xDVvd54jx9BpZlVystqLsBXlD2fODUL3T/KUQdXv
Jp5jNxqjtOCLDDFrUmPp7f71jzcfAR7+Kp0VQTG5z5w32v2J3UuYc8JMlxqVQ00Y3xwflRaugFex
LowRPpJI/1x5HvArUQnwx0AZgJGnj/Upoon7i8+zuALWt4b0tkXslmr/O87sF0laYa3WV4ewvu54
nqbGuW2BynKx31EIhVirWzOe2ZE2yHV9ue7W2fGI8eJppf8Av2cu2HyS3JRxBwrlx8ykasG/1538
HywfjKXFytGFtm2A88UaHp1ND415byA6O0Ws1RgWjWe6m9gX4fzMGRZpEpX2Veo5KFnFHBgF9emM
S6+PnWkSKigFHZaGOJAIG+cCdbCnLq/6cDEdyrZUviL0YUNYKdOpTk6Dx5U+tJZomPY+7ZStb25t
9Z9F3HJ2EedZSWVxL5CwE6nhpAwLLoCNWx0BYfi1maCmMviG8YvqWpiI6Gi8IJsRgNk6L43/s+Qy
zuUjegQ1UAv8xzBqEuY11RY2kMo2I7nyP4HWhssYFoPqb+KOtm3fZ6kfPAb1ngIwDeTGPOyL4Md3
/a29kUsJiST+Nu6M3QqBSvnHL3gpfnbEE3f1/12otPXFBe+Qdh0FkS7IrY8MM3YSTYKwTw3SQKGX
o2bYAlI7AqX2Zh9NxZcXoETN0dL/+c/Qz0C5RUR90WI3bKrOu7x0G5fiaMgD4N61LsxQJEzVqSqL
YoqBd5e2PDctVL8S0NfHG+karvNhjO9JQ2feNsPMaL3uC1fgkLSQsmfkUc3Vs+KKOY6Cid/qDGq8
PSaf/ub2ndFU9wzVelt8burxDbf+ClvihfXVUm3bXQ2nUSLj0xbSEdBn3Gk3xGofqVFBfiCTqr06
/7y8Xbdhg4p6F3RfgH5JaH96Bm2Dct1RZ+EGnR++MDMq+txiG3o5m5K+L6XHqfEXN4fdjFX8493B
wFECQGgg7ZPkG4g7cM5Fg6FLcFt6GFhPB1DISX7F0F7fDKl4okrwoULF+rDXxrH1o0tmqhaXKQgB
52yieyv8G1WXd0EKtcu/54XSP9UmWA6Vpm3GXcaRKa258BOWoZa1VjZBkXd7CI3q/GtSoHh+G78e
l6yxFQ+4AdkaQijCLuFmIAV6pmlpT48BMmyg184N7xBCE53+zN6ydymXf0VT37+VtGSPC+UmYx9P
ynIlt6RcXkfNkd4VLbrF4Gg8HVrDGUEjMcx2kUPkBuwep4Fl+6Rp4ebsZYNbOpZIfP4lxFzbPRol
W5iXHBDUehlPpxcCcPAUNf8PexcMnWryt3+gzych7/u/YPYslv9FDKgFW8XZKh7N7DkO0NBPqt14
Eyrg7TD5v3H5nxbphAwuSPFjPbQJxtY+7ZEVQ9exulOfKxvp02rRqUGcWtHZo2J5L7yqecNpbPxI
7MOZY9cSM25pKgwB/Fs6M28Zuw4dGO4rub9lRgY44JCrPRrwey3p7b/qv9L+9blYapzhWmX0HaPB
g5IVjISvAskH3zwmB0m2VQBfGevHBReGtCekFFNCgO8iffv/xsDsI6vDwqm2sBsLRz0iqDKcBhG4
kamr/tIip0K7ma5yhLAeLdEqa54yrXmnF6QBnXFzyeTwE4AmhsiFq0ix80835Fe6FZV9gcpTDUfr
Z2ej88s4R85R3PvtgSjIXo6iqUguhBb+Tzk1n+HAxdIpw2mzux7GoGn1oW+WDXcGifM/2bArO3E/
STz2w/dA3IIYwdRmUFlryu+lc1RvtehjyswpoWFpJr8Y4grk0x3DQU5hM+UpUakFokp9v+u5fkw0
oeMpvO3cptU0c5IKOhRSZpCo1WfNh112igd9TM/sXSW1dKBTxNdB2xOONHp/H+Rgn0p4w9kYh91H
6Vx5cFb/oT8OSPAmdk4ujZ65gjy5rO3KQWuRmsQWjl8Y/oH7PfyMbACOb6J9Mbk+uvLVitmiV9+G
7JLbdcvRp+ujoLmOTtJ31CNS6NI7syKtLN6YpNhCUXmKvHWXfr+C4uWHJ2SSTvTSsRoawoRjwq+t
schM9p/REu91T28QYpMuP7aW6hi6m2w7g2YYpDas8K9NmbfPrBkL37t5AsyeUgmjqCk0qB9qqET9
XX1/fcKi7sj2BPF2jXeDT/mKMOXgGPHDQQIypBqzih9vkcnIi91EIgZfX67SMdcc6ZXxy8zmZI78
8On5U2/rHcGGnhisRYGJkgleR7dz4NDo7gx9Z3N0M34arvpIv1YBfR1EgheNc4igDlYkYF2qmc/5
nuDI/r3EJAeUcM0jm8MLtr5vd01fXQwsKhvHW+T+VzGC04clLIEqnDiIQx1E7FIUfxEdUDRUEt+y
CB/yECXYuo2am8tFbkIPPGC5n5aGjhTxhlssUIiuRwU+5Og+JwK2w6w+uDCgXETY5EHPjGEecXMw
/NGWFaMl+mZ0zbGiofR9pJwJ34SZ4/xZWBV1wCELeSckBN4TvojfulBkNT6uVdaDuDqb8u/6i8A/
3WNlva1S4o7pfqcGEXPuCfooMV+OSo2ZfT5eNCt1wZ+ynHdC1V0ifO7HrdvD37S6z/Tn2nKiZfo9
Loqkq007iYCdZ2L9ra4WM/ZEAD4zVzfOhBctKhbI19fMX31TfS7FcNirfyWD5kHyW1oEndpVI4pz
FfPDDwk8cM0g7t31Z5HRcCB4LXUpkKoN1NvBlQkQw33UhaiVIk9e6XDVaSiMORgBjxqTdZyD8/Ly
stV/EJsq4dXxvtgQAKqrbLEBnEJj7GZbj5O8jh6RgP5Z6+Gfq7H8VGn+3e9dLHxd9Cg7zwbFEn2O
TlK5QjTqVp5kIPd3jSKp7vsJ9dMHStODwH7hKHteorsrhhJHgu2b+rGbRy3L+w7JDU1CH05SgaTO
fQ+SFlJ7IGMQmYfwlcUt415CYRB4ErS3WsthNGGGxL7RGSPmBkAfYCgALHSVkuyrFw3k7Xg6OD+L
2i63xynjdDCvFX7Zovto1n+DO3fq26vFwJD5iqYkdlZWxGn6ZHmIGblYpdLZS581a/OC3wC8cGKW
voHsuT0+QuuX5PuK75JljZ2RzcxWldBP8RcQmxZCZL+oEr3f/a2Hyuw7+IesDFednxLQnDl12cF7
y7B8D+om+yoZ6syh+cotLERVvgJ5L4pZI/JE/w/91uPT3tvtk7W3nsqhzywVWhRNBGd3g32WMwuN
sC8LxVxSeScwsdRTi3ghSuEWnZ04oRaurWePcijs4Byu+2lClij8+H/HmcBLKzAqJKEOBpfMVQnX
Js1ethwziPtP5VUCtfk4fBc8/9nE+xEbtNBRL+UXU7CMltHxvo8TU24YJnR/epxRKwTNSrGMo4QS
zt1dBWeLCdroS/GcVHsJGcBvtDQtB6V55pR0kLQEV3lUkYrH/nxcI/qUWC/qtLVtia+6Gbm4pSWy
HwcUxWUfhSC4vAam50UYH7b4r0zSt5BkBbB7QpsbJgdhbJbZU2ZA5vTupehtQue9tm+JLcXHdZ90
2WneHXc9+FpLgotdI04bcXpXz4fL+Y7zf9+oaQCUuHA7TxfgtgDzhcLXYR+MniSfA7WvjCSXiNQm
YG0upuoy713sjU5Oh87tmwq7z5V47qDsNiBiE/ooNKw7lwjzp4ZjFnGrb5i3fU+JI4YMTOjyuuK1
3W875KeHODOHMOHQsX+lfKxII1GINlbFLDXMSgALJrIoF8Xx4cWOf1JPirBQuPnF1Dw+i20GTQHd
xxwQQ06KOCoJIbvfPlyC9YihhVVfSLBShKwxW8cwlNSTRu4S/AAEsXO9BKKOUjkSaLqsfawG+TwG
4pBBdbOxLU7PdKHSSObIwvqnSLIQDWT2gZZ5rTRVbJvboCpDRbFVnRsWrF+k3ySNadEYx2/Tawf7
mtEP4pF/yfwaLpltjIGXWhjKH+pQmTA0izt3YWDePmJBwk+Q8Jew/u0pYBYeJdm2eCwa58jPvWGl
KJ/1IO88Rc890qu9cgqinT4BG4aIcLETbu+SJqWCy146/XgFdtvZYwJOzTGzsl11lm55JQV/XvB0
4d+BEbCw0stPHb0ZRrQCQKgKv5tcEzZYNS4aUiqN6yVDB2PxiF+fsA/pQtTskpxMxCKIwZyA+Rog
aNmObi+CnYaLdz+YExBRhWk30F9I0mS0ezBUbF0wIr+uLk0UPq/7XBELrb4BXX/55Egw2pRY+ra7
tAL+wzAFn85ZdoLCrn1ChvmBSgRxXk0bzLQBCjSLznIVhbHYT39zrBMwlNPumCoS7zGO/ssj8Sz+
6WrUXCU2fsc74+Z3G1fsoEAIgCdrXehwUR6hN9j2eIQvUbR6NOWkid2uN5EXLEkrfxmgw3zrb9U+
r2rJJQn9JcKtrc0KbYdn3GtLXuld2H/Ea/ztJh/fsOwA+qTCwQ+v6za7dLxj0MtxW5PTf7xHRp/D
oNhCC2ph1N9IAOJFona85wtIzVDJ29JWPAvTQGUJ9WE8HAzDEZZeX8y1qGLa6qVBdy4mChdouh7n
a44fDrgXMorSLGDlJbG/OJESMnAZG/eyvT7fsNLB+ODzEUswILfFLsz5I5qUhprZqH45+0QNoOYZ
ntjA1iMKJIzHl+gBfV3p4O250WPAaHsbySLS6p/gt8tk1jDCLzWQyc9Ew0TmwI8sRb7dg39Ig72V
M77VKWxLGwgJSoA6VxkaW9hB1qyxxYgqcKk9iUWLCM9d+ujq1i/V1Wr7krhCTlRyrLU94Jom3AwN
fpRTTFftT4AVgt7CbDXocWSmqjruuXbpFYE/cqBUvXengUR9TqLViIWnKO9iqRpI9AxTeZfkwHaq
bsAjvXlkoWXHykfA1V1pex0NP3f/wp9stfvYsJ98sFcZOzN1S4I9xpLSUwujcRs0A/Dzo3zEF4ps
XGVGLLDaAvcAKSEXgWMSHo92idBGTSVJgJ8rv0eizrimeoVxj1z+Qjhm0LQnnrQ6E0H13JpZDncv
LRl7mz8Egi4o2b+XB5Lm55YgcZxNnHVWSvFjbNSOyxtHZ6w2a6iN8Vu67HJeW6cbxlzlMmdy5vTA
L16aHPkbfR2y3l1uXwhoEs9pEzr8yHVAigq0lT2ur8D0J2MW++OgGCrdA5Jevng+f6A1k+pGqKaP
LAdOdNCD0bkje2Zeb4qgw9CcwVROGmeZYYZtb/tUQbRnIviXpClnL4HYszaUEov2Vd2Y8Drsvxt9
74pGwZHgXuoRQsWQguOx10mehsyb3YmOfefDXFThFCzMM8+tPpS2c/Vpej0ce5UzFW7EioGKX1dd
0sdD/aJR0v13lwRV02W0Mt+i3whUTEdLfWFqPRIensKmPGQmABwRLrM2cPRGnwemUtrRRtL6k3l3
kzJjiTMBKWdwBYrm2topGaQLVnJdzaT8NCfms/voiaKvq2dALLqlGvtTTApdotKpFfBS1OfO/99A
EG43x8SbrN9fu83b5T+aTY7IEbVCBEXoeMGfzTGdLc1Jewya8QbVzxoqALEq5SSeI908CoWI2Dn4
iL7+B+tHi6uKek9bMUfIM27pVGoPZtadHFK+v7+FNFwvHx+kTn9maKQznkooZkxVYjEiLA15I01l
hp4ApMQeuH4NFnho21pgFha3Da+lnY1+HMRwWPO8N+/521iBaL2v9D26Fh9zIHyZM/lYZ1FAPYkM
Y6wUTATAW+FaiUP0Vmk+893qzgjDien7FyjDWqfL+WX7L6vQaz8iU811XGj/RPEaFSLfadMamNuG
IdBLvnBBU/dlailAf/GHUneA8ZfNWN9GAYmyoJIBMofrub/Woh1/q6wAU2dbffKU9xabvenTQPvy
7yzRmxLwWSrVCQMZjZQ2mOtFvppTXBEiGQz+yACGhpWces/GAXzRFQHuaL28Qg8LDe7ZKasdyynN
ioTYxXI2igDaYpzIzDQFMK6J2CDDJuNBV10Y9Yp8Mml5tidJpptRv7mbeBW3/fBXlhw2f6AqGrvZ
DBw2k7czqykuOdesRzU+3fHkYYKdCviOAyd7r4F+Sf4TKBP+I8YrztDOlAmUYi/d9mPS3kIHCUsC
NTaiuJlxSlKAIwyqMEwvPDXRPbPuPxfrfbkzxr7fiSG/WYfkpFSwNr2erSLxMFKDCVZfwqn618ZX
n9bkndxKFoXCsLyYfdI8VCDMWvSUe4KSCSXtrWi0u3MdAlK2M0QYGLN8XlJkkkF7ZZDxBs/dU6sK
5iZ3/AhpAnTtGTZP6O60H+yonC8Ru6sDZRqTNCe+x+/iS+j2S5FmWiEyv9dIwWrPnPqSaOopie47
MsLEEMMU5j2sG9n8W7qfI1M91EOVTg674UVxowokZoofy/qIdSzwA29rekNSqwMMU8COJnWXhH9w
LWUJ5o8+8HpJUT+gqWMtA7LT6qci8LKXUzoHO+DpbaAvFsfbhfC1s/HPV9zqv1ZF+Pu1kAcZZjc+
QbkRNZ2aL9UfeUS4CWLj72T2whYPzOumvWRSwvodO6Uh5joNm/BkP+/SZ+HNlOHn3bvclnFHPLEB
LZ8givkrhT+GR81LcpPvpw8i2rd4Tg/lxOwfzHpvKBhgiFtm5KR81Q9AVPZlWzZUjaIt40yqPN7C
OnbmofqctaNkZipGoKRmGrBoSNdbo9B6wW2p+e3S+zXM3wVNEZu9SM8ZTbdnDR8fjmSF30bLvOfF
SiUawpluowVnexbutf7aCAX44c1SZQf+skGqFq4LNS+IYUEK13m3v43Mgm4rE3ZfwsoTct6GB7E6
sTJa0eNQeGgF8frjHgLN7ZAmbCXChLumJGXeYpn8YpEhRHbzSfBrb4CHInrIoCBZ/lXg9yiJ37H8
smcI9S0Hjg/ELxpjVjh1I+GE/AcSlvDo89E81sk+i+oOLj9VtF6crpu4k6XiweqGLSm+uxBy+5Vf
rIguzuyc6+fvwl/VdE8qXqdw6DXLWhZYVGyxXO9ZxpPoRnXzJeUzf3u1E+oSzY4AnjMfBo/BcaLi
nBofGDFr4LR4ZquA7dP1KqijQteagPb4lfYCyEZ7Rp16OoojKkVW0gu8A68/rDmA61jD++xeb2hS
4+Q3jqyY7jXyFTnnILz+2+aXUaXKERopbE1Q6Xdz2zui7bVAGCK5WQdY3zBDYOcUM+jZ1+/6nQ/D
ycFTSGjj5ojPPNXSX1kQGA9BY2dj8ZF/EtD6WlX6qaBu5fcqPiGrIKbLuNPFOOjDxOlWDSANzpci
Ers+I41Vk7apVK8z/1z6dWEIFFKnVuSvrNiRZaqdig3yc1v8QIg8cy8wI7o7AlGXY42pVmtd+BUH
XZ0QmLa8oPu7TQban4zb/4M6bHGw/QZlketxj+JB3JrJnL4X96xW5AZVRtfygrzhKfDNLZ/zJAoh
E0ig3TR7IixXsyauLlpHEnGiYImJDppfcn2NuwS6Vy4y+NNUx9vyrlPmxjaGuqjggalmyz+pfzuO
xpIchhgB4nZddjw92YK8UJcM7Ys3QdxcvGthkPHIOJlp5C7ep1G66+IcpEZAT5f5AWtMS7biZeTx
EOlA0tFl7X9vZQJ9XE8hdEDQr5CdRKTpzoGVA9rEC1L8lQoauQOdsjBBoj3mZBc1ggoQ8nC8DBO6
pc4l56DWrC9vHYs6bwCqelbcHzEtFXgHtgvZ02d+MJX912aLmfpd5WdOArS6OUQumtbYFzLy0wds
F9su9Cxg98xGLqjuRua2R68uz3Vskq2nICtAKZOFa1vMDFuQIGuKE/G94RvYatGNcS78Y4NWYOp6
17JI3tRTi7GjdUc5NkXhWrG8y2vYtwIl/bckBh+XuQlJpizVSkmhL8gm6evncqT+aXf1VLB3zSH7
bGGHxsxrhwy77T7I2g+l7ZybdolMUIUacWBZjRTGcJN/SvF/m8oYoWtC303jddg5TOuSA5w2VFb+
qbdI7rlbVIijKRONRkaXWC0jjIac0gEDYUeMHndoogMWNkNuknfFLJPIhXvpGOnPGCWySjtmnFXg
+ni9JVCUyu5VQb5Z70L0Tcq1A+cmmftmRnKB8am9VkCfSPK3FaavlRrUk1tRgdjCSa8rh0hvILe6
KhakxG6lOMNJ2eiSx9iwdGAVEcXQR559eUhne4mf5NPDMfoz5bH9ChkHl3vDKsG19zNvhYwKinHd
N3kM8XYjRJ99iQJ5owlwkp/E+e6maTmcx8B3VlIfiaKIx2sAUIfICqgiSRHptFTUsvgpEcEP4wOO
xxtBHtkY6kNTLsOxiK5gWnkFqLTKL6hczccypTQtevV3iIZ0g5zxSrHRNB0PZdxbR28vieWS+DHz
FDptK3+PhBnD2yucfhLgg8qtePfTeExaKE/OnkBB8twvbc22OdW9O+SrYwvYUkvg6b15B/J+ZeqS
YWwspKaCpTz9u2g7UZSDOFf40/HC2FewL7XrTcRvsqMJeCL+U0iTVz/LH92lmj/ko2oaAjupN0Ld
U+FwH6WdFhtxBZVPOEEEuJUUb+7EHL2OHmBV8bjTPWrC7mcbjjyht2r2oh9VqVnXdUsFB+cRFUOX
ZBFXA6cNOMIM0XdavdQkUbIkKM1oPFEL3Y0ckcuoU2QICOZ36/YggCx+jYrUX1OkTjhYFgVIOEOz
PzrpidanMTXfyib2CxiOwgrl2Zo9mrNL/D/nT/LPxGYZfernY4vIXRqyeuy9EIlrxno8iPK8Mbon
meNQCrdtf0KjbXF2E6Xtg74vREdkpq1k57MO1tr8KUoH+fnNhcZOflVGSQlEezcm1uqmvX91LgNM
7BNzh4HqJthOEIxZQIo9cQks3aEDIvnpdaD0WySEAIYZQz2sC7oF/Baum7xqGL4FOFRo7KehT7Zs
NvMjrbRQbmwQX/hfNiquLJ+k24u5V7EkMbmpwe/I3qR9/1vvjrMu8yqCrSdZ2kKMHXp3ewVIq6b4
PPdNf/JE1DkWrnn+IXRI+ndufbWuOeRivRTzNkV47O3d2k3MCtnbUTezD7WuECkoXsnjPlt1V6Dj
7/Am8jqCTrX/Dl76VKBbyNVf+0kZPfqDvXeawuP5g0d/pfvG1iFTvFnmR3L+7l3PZZBoVhlvGxfS
QcKyCYTomBPGMRmi734hzO1wTPUPfEGBP1Hly5z1fc6eigwK6FCIWvh+SHp1LZ3q148yrmcEvgvq
TYuTbZ5AV2+ILph2j7AdceGIrVlYFvxjig2ahlYkhj2illUquVEFHop5rXHELj0OSBagetxqotdg
/dHCfNKP09fseUOIOizUdJG6YEZ0SBVXOBcLau5GyL45FfWAkJxMr7wt9+Azjhrym1QvZQK40gox
rF7fBAmE/rwubLvPv6SCJS5QnjBQvDdF9K5V1O7XCsrakXWLEIMC1XRS4gw55K8Pu1LAvSxzk1+e
+7lamigiy3ezJF0RYBsOeRdzTafRRB8JdIUo2/czDMJcQeGu3NQmn3g8udw5UC81WFrk8FUxW+Gy
ZkkEGxi/z4EF79h/CMgjyROFl5UHfxgcxZFXlL+wMIeiwLLSgWV0w999IQ+QQs76Bd36lE1IYHd6
8CtnQjLInkkmniwWcQzOCbvVGKm09e48EUuo1ne3RMkXxr3AhJC1/hmPGFTHzHtZ62HXbLviU7Le
4mi4Fvr47V8NFXnIdO/Q+hHArZl4eEPf1/W/Hkhd7tAdwGZujcY+HVr9iDv5Fs4wK0AA673k6AYf
zbTy/NeweQrQ77bRawFRlWCs5mZ9MyB6VgBF3a3FxPiS7G4EUgYbiuporiIYYvGw16y2tSy5VaEM
TiPatNBS06QprAL02iMYjr+RzjMB4wnYqDQTzofraNyRCKM9wloaNUYwzf3xW4kFp/GoEcvR76Pg
242N4YQWko6cJgVKcGosEYwacsQhSOeBO3CwYICycx4gyQ6uUUQgZgXo4MI3RvdvGkpBZmoaDgex
aQ068KWWZ+Jg79R5YDluxf5//sOhIHMOsRK1l1qHKD3FVtCaaBRXUDyVfb7bw2BlvXzILMtcE9Cd
RHMaP+6a1YiUwt4MgG+bUOSBTbbX/0MUAl18rv9/0KDJzKvTeZMZvRwK87yMc9aBNcj9mZCAZH+g
kCSuCeqDhed+0ImCl4Xt5+BoXSr3p+2mFkoNuJ4meNzYJFBOd0Dofi92LTwU0Yh9m6jXhpshbfJY
qgiEzb1H29U5p5+SD0mi0cTFrDkGfKraFnMWn4Iv89b4GE1MlP0PvW6hfvqsFbkq0GNsXfbQ7N4U
rJg1RLpdE8x9omnZcyDNKOBty3zhicZttCaHqFkeKJUqv4bSfR/gUm4aAtezI1OYwaUo6Gr+CP13
uuq3sbe6rRtK7O0PFNd5jPPXeeeEb8fZiipVtUgjK5Bicndn5JVyJmpwBhToJe0uPT4PAh8AQ+9Z
ORDakyraUJ4AfAlvzf/7LM0S5xTd1XarUmdkK/rM+/Zp/WoEnfoYnh9DOJXhBdKzS5LYJxRRx/r/
l8kc7307nUTnE6z5YuA1SDh5MELlWUVUycQyvq/UcYCHmJ3bMy3o4RhQDLetKiB+oXJKqYVxt/JN
EAne+YXp4NfmseU/sA91/N4VG30/EblUTNpk4TSgPywuw8yfBo45qFctn5CvEBTF/NwX1xb4bDZe
IxYDTx6CUpBLJV9q2ZTuJajddKJAW5dA7O5cbeoeCBfj7xD6yxe59LlLa6Q9l4clP9U1859WjadV
R3Lz+115yqSCfB3/WBnGZr0o+hPSySttekZRQoAIf3CydOTS87nJsUU1Hh2qafadTbMs2VZeVDXP
iL/hAtJiFP4K61Jhj7RZSPLJmqN+Eu2KNxOZeQ8wMBQoVdszHx5UPZO1aW6Hl+/AE8sk2V6kVOPU
ETWoU+zL9Jhm+W+ikIJslAtGhrA7FwBy8S/fPF6JDpWsqkj/MI1IXqIkdaEwVL7fTjeELJ1a8Gpe
CRGN//teHUVuqa+TJZBdMKkisUSpD9J8VKeK74YCIRauFDpa6lkAgF96BZmw9ye/bYlFKqq/vzkE
nZwPJ+W0/kbJZ0W7yPaeTbF86oxI27bAtuRC9GOjpbI34DR/1gqnzNkWaM1GCS8fHTu7w4mT5GY6
/y6WVlZQZd4QuemqHzJaFQuzg4hR+BlH/xs9dVNxPAina3h3DOa4xPgc78MFEB4n/aIZmjvRI24I
LtcxZIjJpAalElO2XzcaQFqRqbkB7Wij+tmfRaJLjEqqv0Y05vxCjux1cV2AKWAqyIHfroMQDyqc
7iwn3jy9+y1dN+1M6y1eUXK7Mi//eMbZl2M57gWb5hzbqAhgWt9ni1GrDMEIaoX9AN9UP4m3vlgf
U7t9i+XZhG+9unWaLvE1jrlWUESbrjPy1jwCvU1BtC6au2lWqNGQOC3/H7J00vQDutv+Y+AlnFAu
jPWme164fcsWMYzA1aviDrDTpBwS2BsuUllgCvj/DTVRDpQgaa2zFB6tqh1IWpDy4DwE29CufBlD
bYrrGg7p75UvKHEOxjhQR5lD8GLy4Aiasbkc/3+nXeey9OYjRppPbBCYrx3l2chYwntCowM7gXP9
UDmMqtx23V5gw+YjxuWo1/OPW68aiYE92iS1YSDn9JCun3Q70FbhOpNFW5LJjzlSd0FBalXsL871
gxiygFnD1Nj44UNtdGg3jkUrYp8ZiyfxFDSMtkd6tquUh5dljN2G9All9dmRbu0uPaha6DcqMIjb
exvsHkdG88159EHf2uvIr51lXPGdj0rOFfQcJQnJmSvsuKv7f+cSr/VRJiMuxTUaU2mDbyHQeM+a
uH6wZVqffRAFUi3Q3KOeMrWfes5F1evfwMrS8mdVfULftil8ojBURU/bInHn9zPurnWwVoLydWsH
T59V5QhzqZIg273W0iZN8HaO8lzsnk2zd8ozs3eHWX8GI79Hj+x7IFh/yH0mfgV/I8o57P0p/7qW
LIoQ4OPoM2uoGUTC3TW1knJLZOeCCgZ01Qiy+bfv6fyo25wX9XNWZtJDzv2wKtYLhymIXe44yyxv
sjoIEyI60TEXcx/FOYm/2f0n4favqN4A1hJroQAJyOCZ6qkpiDeN7BfX9ccWfStkepfyb82kR7UM
pyeMHlVneE/QqL3T18rh3xBbNgG7GcamSnklIKgrTi95q8fSlR92PFlFRFlf8h8QblR2RMTc9Nx8
T1bWPgXlBHanPlOhyd2/WK4s8St9RAUiJv+VQDUSCdDHk0sW7IFdU4One0mxDzZ+3AwjBZMiqjls
Gci3W5hmkN7XpWW5O4lcS6PgjI9j582A9hiO/N8vzeihHqEA4kxcymkpMja8Ay6e56BT1677C+XA
ykBKlT3FAbHKP8YpUyXVETYtcX1/94QAE0eLjKbN0kaYBmUs0gCpWufdC+5pjusK++gwt2JsOWZY
K7HabkDQmgyrjPbjEeQTlZyPnIYWi47p1UJ1otVKT1tLmSwlT9pw8VPz4dAzOktcmHLJh9zG8LjS
MQfT2XKknnzaUDiwzcCGOtnGS/5kv6rd7fgr9fddeNA3gWLJirhqwfWWRZZgtKBbn/OR0g+Ajoer
jRXSmY6GKPvo2Ibmb51sPqMVCHAoIUKsJHNSQTe0apI1A/TRAmni1ag8DkgkX1Ms2kbMgzUwz05a
mA5TRlcSzPTeDaUSYpOcnybU+RUqHv3/EDnK3Ga6+TVjD+tujMpWTJ6ccyPP785oGCrGy8YbYVfa
yZJfaRzWH3FfteBj0cJ/XRlglio5vkAltz7B17G3IPWXYYSRRAsR3z2XyGXoCAuUN8E4DRXp0OdD
+01VT4qyXOR+OwOzQs0+ekU83xFqQ79VP17EKEk7VX+UGzwwfZ+3OwJ4A4d+K9q6bbB3YPKgCOqy
2vai2JLQ/t29G3wDkngJ24esg7obL49AbBEam03+x7EIb7QitkezT/3t/Ub/N/pNP13QgtvmSP9X
aZVITyohjtzx+Z/S4BLutTsT3jBDcpUe6JVoGBLaDf2KT/P7JGTyOYkUwmH6cdJah53HKQUNJ9kM
2rCt8qe5xhkwOrB5lg/2AlMXy7KudsP33T4D6k+G82IPwE9sRiSq5a51Wdxgn9XGaIngvP4V2fuw
BvBXcZ1DjZ5RlAEk25mhabEPe8PTx9qabvQNJtL8PLrKcMcjKsDGdsxrjOLm14UhDM3k3pZ0u57I
Da3Dd2RjmNMVloOSCIR1UMCkCWvMIaORqKgaweEpowyn/Oq44Lk21O4gZtTyuYdModqjHAqM45Q9
kL1B3vO3HDFwupifGCicOJKHxMt9ZFKO45OEtTptw0SfrtZWkQtlJmcl1/94me9RkNuqO1t4dXjI
zC8pP2XTyLX8x9DPMS3tNxiBLG3duFg0/0YsmtKHece2H+x80OwdOhBb+gUUeRjCxKqKQi7I1NXF
K+V9g+lomcnTbKs7dfWm5BpckUat3Y7Y983ceLK/a61iWdPshlyDuqWgWNHzTxgFAFpD8VByPnIE
+r4Go9ALK2wSc9ZzojgMPTg1IF46krG58dj43Ig+Zae3X5spx/bGdU3fP4wUX9anTEwqKWNNxMnd
h/uZT3K6VK2ZAX7vwpDwMOBF1/Ljk62jaKMrJvtHqkPhWq8kzmtQGtTMLFQnA62SGOrGNfuPqt29
fTzl8G7q0FyIZd0B9rFZmkqrrQBLhtXOjXcxthHVrM7+cVbvAyE+9IL4wIsgwdqRmox1VI182lso
YO0lDxM0u0Rzz5KtRuBHwib7jUQvZjdK1QfO63vJZe44s+VAyAb9n+JspPrbrb46xsCleXI2uhZq
YCglWMLSTq9iHGK06jCBQ8Ll4nKICBwqHL+5a+iqYLZi2+9G7ApzYFkcw1Cbmh28PGji0hQlyVwr
jSNAmrXnETfsEOAhlwo1us3pjperNtU8H1/vB3HH07im5kDPYmcQ8U09W3X1NddI0nveKmtYPyvP
ge12C01urky+QI/UFOmLGKzxa1mcZ8ikLOv/1W5s04/LDBtP5e0kXpLvndIiK1+qnILp3YVDuobL
axv/hCzDO1fqNVCJSor+DmC6R1FQHHbyOridBsQHVEbyxX4gpyFFGuE3wV9S2W+ohT29yB8vYKxy
t2xLekeEyczwE5yeXiInqoxfml36Xm5WW0itRephpznpAKAOMCGS2+RqLrksUa5Vq8DfCRF0T5fG
uMVBR8N/Mt2nuKpQSRYWQRPMV3bPEfmk+6Qvj+yoNIOrVYdLEXPQ/6robV103nn3U6U4SOwperiW
FRpBK+hyTUXl00GP2fwJoOTAd+sQVq3qCce8lReLZkITRsu1KVonsLDlS1q2p/3IuTeuC6HeV/O1
fwkucJr/0RXWxd90/3dKvV1EslE49XZI261pZxnTHNO8wW/ezf/09gln/6MRIBeyk6UoUn7GXlo5
xrWnU9yXTeOG6nVltGjuOlp+77JO03VZN8f7Rv+CN8FY1zbdUPxnGBo21s8Qfijzjil0yLIYp8sX
5BFUXXPcvbP5dqHhAx+yRWAl3BnHIAM4NPMaAym1ab7YVfQewbYkHWfn+yoNsYELbVroYtSsXx3M
wV7Pj7qvtJGoOuA9hYpfRWkQ/HPLJgTRov4FRKZ13LTBqLyPez2nDJ0P5XX3ArJzaSSO1edCeTyc
a279uVZQHITub9VIcMQ5+N/1HE4V/57gIwmz3CXrgknQeqe3ea59UEib81NkucNFwvgqq0STqVE/
fZxtCfQvou9iMxa0Bq+fDdcH1trfmOH+x8cUAvR5dWc8km3Fls3j1GMl1AmZOwUf0Nt+0VfNSDrc
NXplu/ndF5TdsQSgZrZHz6c2bbOyytyrBbdRjrnLeMSfgNCE8JEAJ6EOFUR/hLc358AFmnKf7GBo
sfOwDMM9pTYM7paby7YG6b8b0q2lNMKgib6g6LeP707D1VxKfcf2qHPfx3TYdqEOQp7mwTCJO6Hn
ncMFC02KB9PM/cbkHZpNUHAiCxcjuDrDZ9BhCxcNoJmmoJ02uOEDyuyOtMOiBy7R/nPzbBpQcaod
MIAtpujvTCymHCML51UervJW6DqJfNYrchPGySr971Yl03ydiP+So+Dh8eSldoKeHEmhqsCdtFRT
zDRz8G/G7IK1fbS/H2EZB4cKTcDyWFGCwr0cmSLihMk5MCLqXx7LGeeQ5AXeNj4TiRWHLazHJZN+
nxj5wKbP+KTUS1aTCVkH7wtuttC2Ikl6fKwfrRU/hsZa6CFT6chsDXGSGPpP0qCoY0zYdNEtJvlO
X6uDsfzfCTy9pIePk5DEWeExp6Ha+saAtMOVdGWBqwEAfX7YU1q3A96vQbaEYlohMgQ320oSnyIF
Im2NsjFreILVoaLulwHeyeNgj6TlywjToGKTjdP3XoWDvNOzdBLfrnTv6NjvC4Ed+IRWATaSHjO2
55TrtSYVhCrytBH47qpy5n40IVEC/eyIhF2u8Lo9JHl79FV8+mN1V51GKeBA4Slvio6RgCQPpVpo
pJ2rxdMk1zNAKsLV3xhXKQyqEV6w22SMKrcTjXUC5wkX98u8xjrs0CY3XXf0k61sHMieJ/yQHib/
6+UntmauyO3zXwZ3ljYa3mUw87k89mxtqJRuGMMtbNXagOHGDBgp6rcedbzRt3ZsYLn5avmAqsfF
cq6qsQkm4BZmpJfLJ3jPwPvbIZFc/4rpFLq0CGj0zRNQKXwiCma5gl9Q3qptfS0Tij4zJQnE55NJ
YPwxVLSj5CEYyhy2hqOwvZe6vAWBVUmMTbNn0SrEiHOKUt1jczQiR6/J6a7b3bJ0Vk/HjT3ktX4J
AFUhV5e3lq4pHDNIYOKYzaEI4aB8R+BGUHFlEWI1x6pmg1YbU2B7bBjyVqA0yy6ob00A2P0wA0aM
hAmQooxn7RU/NRIItrXEXk7soU/L0X0QiWLu5orqOtkxdGb21XOZw5kotHqlSlxA33R/CPPNwFQ8
ugpzLGlR8q+2AkUJsJficKEWq9XLRHa2VbGOSaNKblWTUybpV8+KoI/w+AOCymfwM5qOZvo4qf4z
vsLkJkXUaIkAaEhOrpkf8QcGzycwI3sjS1CyI4dT+KSQQ6FIBHktV6DBDKhLXK2/W/7YaLKn1TlY
2rYRiA1skW3ovk0GD9QA/shDk0ZxqhPcMIS080JkkzgXgO8BFieuVNpSTuKGkLp6PXes7XihXolp
k99yg2vfwprquTMPvqNq3Vj3wa2/FfHb1o37y15Xnl6nuvdj2vXofgxm+dUJL9zI13VFmh2sGCtP
Jb5LrrZO8LmDoLtiZO//iKAqpQUvxDJu9QWMGpyuIE7i92BI/AmRGdEU4BKMA83daI5kbgn3Sgde
l30wImKkLVr8ef+6L78KzCz3gU6afTKxxJuD5Yh7j59KFJ5IfLoQwlrFhGNEI8dlyY3M07oDkUzd
uuv43QBYwa1sEx8o3rMTmohBCEoH7pHWz0Ros6XE0ea3wlwl2wm7eLDFDvR2guK/v8W/xNmZ6F0Y
q2RWHCQpnKkL+m4jhP4VDH4n2SipNihwdjYYQjjEqkZRQdsdPWJmqqbC0ZAJjnbzjcC5hWMH3Sfa
8+VWW2w6zNA8QmD9MSBJptHRb+UNFB83s0Xah/cb8dqEhZqcdyN+9xXhHXRDTQ+lXG78mIRSwex2
Sbm7GC6sbjmxsfXciHby6YqDgR/HRKa7JsH+IBBoRWkBZE9zwwspyVW2tiC1l1bfYTIuKUaaGFzl
oCDv7gq8B1Xdk9Nu8VGFHQkqlfzs3QPnlGKwSNe1Ht3Rs58oUk8WHO9CZBcJRpJRs25aiqy8xHqm
43d6PHuebJHO8s9BtodlKDbIDwq8cVz6+wFyCxr3puDdLQSnQVn5YqO9b1ejC/4/jelw73s/y7vW
BgF15rQOf5YhTQGEmPc0Xv3PXxB0k0JahClhsFgDLRJzh7O5aCLwAB+DcGKbEBe4vBiLJYDLn1pH
DHuYHvHqqRvCYhFlS5f+OfssP8N68Dlh0hAuXPuMyITef1k5zdyFYc6fpRux8jjy6T+BQ2/T3toA
28DUVuQVWofcUC/F4SzmNYyXtZfhNOPCVQsZCj96ej3D7X21gPcxwqwF/kAqca8i7GGaWpJKmEeS
umxNOszRmAfl93OvTfXWT8hqpEwN0s2DnNdrERAkBDHo+bRgLSkypDVJ9eJMYUBG1nSjN4IutyZ9
MddJ8xQw6dYMJakKdli1VilC5y2dTTQzaZ3mOGmvIbRP4PcBGCGqVFd6KWfVPmF9oe+yl2/4Du8k
0CzsjvliQ5TLC0k9DhJ154XbOrzFC8ZtMkq5eUCaANJFyU+BaZLHNuUOA/oXKbKIg/HAsPrhNl19
bHR6a0xskRLXe0dqlXfSshhVN/eDNbEdL6VIxU8w4oA8O6pcYPDjevYasWaMtBR7rJhzqmo3k5ya
MlginGmjmPO02DG5nxupKqCOnmOSzYhqBa+HhO9OWRK8wUgCf6YrJgm16f5PsCKbyFU+/nCAmZQx
Apz9/a4RsVQRLhnna/rfm7y/l+IeF6QNUYYi8WcvyyxtV4MtzkHWyplffnXN6sbE5522vyL584PJ
c9EWGu7nhYKbQ679DE85uSUtFbkFKERzvZoMZiAu79wmArQEn0gJK8Hkh/NC0OtQNn4HUoT3pstK
G4dxtZVohL56aVEIsO4irh49XE2uYNtZs72RIuPiHMJBr3lTOR/gpKtlH2GZ+MgZTUTPGHFzHsQA
j+1WuhSkjnQLwHKl7PSYAEP3PpDnq04/qYUsrs05j+vONbOePHtb7W6QjiqhPCqwXU/8E8PujYpd
ZVYDk4gU1+1+BDxg4ywdqNd+Mo4CwsBh/yNghhYk5xhHaj7nrCkzUJQao2Z5OlZ613gZC3aoMC4S
it1TwSLiCVLvkbB0lQT0JP0suLDaW4uimCIf1P8iEalkJLgYIIIyfwJ21MUfg3rWkv4mNT/OvgLF
6YCyUPjx3oMbnsBImp4hls8AfunWu6ikXUn4y+7hSitOKjUUxdyirH3+SMgUemvWKtAG/xmWiwWa
tSo3Gz6e5hZ/mqa69/+/a59X9q1i8VqvRrrDUKkp0PlIuAixjSPohf4Lf8Etb9XzHcnJTcr9BDMt
beqjz9I8JkYDGmgRYYr4S5a+XqTDYn8GqqSysXNo+0jMHZxtl8y1GyihHqN91p4V4oKK+Hxuu5o8
BO6nPOn0MfcXbd4i9ZN+hS+odzIDe2Kja8zO/D1qfyHIoGYg9BHBajWTkvSD3dOrR7Mefiea3+K+
gmwOUH07SWk+6w8Lsa3LBLJDCFk+OFHYrbittppOhe1wcagAq6eDDpjyiUBM96T6GDdgFlhaw2Mu
Du3J5vrht45odoOJjoLlltoZqnTR97L0JWxpHBvOGWgILsIpnINp5nRnrgojjAWEHTKTzUebAC88
q4PHEIofUBJrdIsbxuMvow11wdOybX5Hmq4qcLLxbDhqiai7bKVt+ArqN58rxkHsgPHZRl6XhbJw
XF7Tp+W3WxUdQrmYXwby6IjaWmgaONZSi23mYMJNEw7UqH31aBxVrFvvmdRTvoGD9CJXHBJizFX2
Dk5TRrhf/sB6mksQ1fNIIyjm6rnuvFhT29jniZpvYBEBS0c1EPHT3vKddchSwc8V9DYbQJufo4bK
2f9xUldr+Af3lkkXHzSXyPZTeVKH9rAV3XjDSpf7L/vUSdEY0Lbc9CIR71jYowTRu9zMLHjhGVLa
oc3xu3tm46INWFMwE3OGwYosE0tjI2Q43RTpP7ky9kKGZGb6jJDDEUuetbj2ZRfBRc/u1Sodbh/A
fGUfUYkQLbNTHlNeIPxmoGnAZT81tgVnOZYl7mPm6zi6p3+2RH1AUsnBGRErEN44rE8/8b+e1I9Y
kjko9znkEgC9iI5OHAzMDDL2qdv7BAQazVbkiQmFP61fZ3W4BVtPztQ4mXj//Mm3rwIEWv0i49bI
Y8PqIsQzUKmVxINQX4osqdBcXPuClt8NUD8jrfd7DK9eJjS4nO+BmtUT3aCw1DyJPg1sSkf96qrF
fGATOEyAJfXbhreGrR15KLIg9BrX01O8FQcMqOFQlUKy/pGlHHduQ3RNbiQgXgqM/p1gH7YTgpMV
mkrOVVBt9L+pZqDRj1pFtks+1nLu7/HjP7GlbyvtAv52MGUL6fM55sDtjy9u3aTMPoc5tb6IJgaD
NDnbJG9oiSqY7sSXE0IBxaI3l7bvGvmtMbaOgIUVae1GPFQ8Jw32IfMU9dR49pUS/85z4nXMCl6O
Dfy3JOBGiXPtGDCWkkS4ecdNpdFq0MOyh6QQwetd7EX6aWi4HKJZ3VYUckeHM5m3VOeQZzBqCoQc
0tz8maYYgtnRrKnU97zpiRA4YQ8jGMRugvTIhNyhwuOWbfYeO9xpNnCddOjwKui0Rs+1CvO9p7q9
48uSkfK4MnhJ1W44fmihkwEmVyiubb2vAG71JK8GSjRiyJOropLIm5LNV6Q6lxOoU8Tmu3N7qP9q
S1zShzsumqf4qr0YM8M9adM4sPGpdoPL6CBFX16DULo24oKCrOCwYJlUFcvIqMo1J+l6L03UZMOl
bok2jpqgwzQ3J5pFnaNXBYYfy5+ptP8BRgTKinHvlOr7W1CXrUJ+yXWml7AHZIDdb4IYpDGjIZLV
S/dpfPEUSzggUgsSysoUgnx8rNg2mKE57ziiTVmx3jrm3KuiafcSQQewUrXhyzE3HZxfAO0IsGul
7HQ/asjUs9yC/7+FAuaFjJoyro8CoygCnstotXjDP47RegHCDfiX6ykRg0PnPHV3+4Qek3MPH/nk
d6VrL03ag9WaHhe9PWhqG+5/78M0V+jpcerhTMlsaLdFjVzYIzi4v31sLbo/Nc6YeyTOYJ+S3ezH
Qk0QX75ubLzsW25lplS+L+3yuFQetI3IyJvzjaKC5YzfhzQ2+sHPLOTsM3E52fe8SHFDQVYamDSj
1xo58zg3YJZleJsoESHBvxhxHnBf4te7NajUw82cmWkZZznp/2Gf4N8EZpHe0WQxU3KyfKhrD1VY
ZftBJBpTfYn/gBt/GgDsDGmBcneUQVcWFMOMNUHDyxvWMC/dvN0F4RTj+V2M/Of67OZUHh8ZHFlN
Wbjne3E3KBnw5Bud6UY+f2igG15PnZIaJpC7FYseVr5dg2jDoJ8rhPE0zoSlHfpPa9liWVsh5mCN
HlTaMluv7ADq13db5w6fQqjQYgcMSBjZF4zAuCdi9/9ulPPHFy4uXqNbWaPmhzz/mqKOmLBUcj2t
GhMC6sWl+lbT+oMSHcGCJQUbk9XQvJ+DQBRYYLCmdPcC8Ck3StrLNtx4GPHpmbN86KM5M5M844Yu
84PTv3QbCkPdpgDBAcART0A+65yi+BM1xMKFGI9czYtIUwCyoVqqiI6C+kDhqp9hTM5mMbk4AckO
JskZQUwn2fSyCFsHRNqEgRZv3ZfQsJMvUrGjm9e/8+j9f4MmcFrfYYB4j1TADaVAQf/Hm/Vq2Jeq
5ph6RucpLwyrrk8RKtWanFF9VYZ8vewqhC5sLTP8u0NMvXZ+VoN9qbZthUOTMrElVtsa88ujqrjX
OrLW0+0yNsT9QdLMSlnhs5ToqCyuuk621Iwzt9bq6x1Ge4QTX8LCB91FQ2OVDUQXvxwubJd5DmQR
w6L0tJJrlZXJc7xzXYh0h5ObHajaIJRJosSwHmU9w5HClti54T0kje/8tz5Q1tFGSPXf4AvTvwv1
ZT3tmj0hccYzvCha3cnNMp2fgqRYWqHiEdJk319q3wCi3svV85I2qZaLex/ByFSOjLG84P5phFDb
pMscSnA/2gLRiR/D9ZIbzY0w2Ib9aSkDlQG1crKCUfa7Td4eIWiwpLk1yvUrz4wD4c3pbq8Kshy+
Kw08OlV5nlCjl8RTPX6e8GtXSJPaPVuq135lp88ri9VZmZ3QdZSC6e5C2+3RRoEixYktKi0xxUEp
oC4UO3eGFp1eGsIYpqBbZoJCe8pZ6F1oKtCJEKx8ePbBip5wztCsyc4GIy/Cx937jsAYNRujxvrG
bE6QRkEdU4LTa660x4egwEhjZgYDZr+NeRmKFJGJ83NccvePJlKDzz1JgAm1PcL/bCTu1FtnGynr
AtgCNQ0FHqvo+UnZZQf9rF62vHfm2V3ujFaa375EN5YghSzyd8hpRH42Vv3nQ5hYYtRbYJz5LyAB
MXMUbTH+AFAOhOxTllIHwtw1m7m2E007IkL3YpmsKOkrS1S1LNOAsIyYa5M1hUUtzB9ukU3r9Qx9
JWmublORTnEFkzB96gWOn3OHHIZjQhSx5HHO9/iDIXpKiPDXsklsdojootxKbfqXFCR9S5xOUXEK
E1Ex7bZpYTPlYP1Jio6LXmAlILrHMZtnq4bHSZyzI0Xk1M0gVweeTomCzWjCr7gYmWJJKeO4YfK5
tYkLmTJXK1uVoIT9xH8m/IxfUvLiXwq3sWjXMq85+Vh4BQ2NTiI5gdcrd4tBckb7iS4xMA5riSje
05frExLE6xs4y9VC/8uM3m4OhIJd8/5tXgCh8rKZzcgAZJm5kXYaRVwx/oHExm1Z7CApyfKMq9qz
UO5Rm8i+3Hemr1e6HC6wutKJphol8f68gJM3b+zt2a6RUD5IL+pG88xCKPdDpUzAWMrAO9f774an
wDpcjCMQFmiI7S0cazBkgkrfxXT9vyif+QBF1C7lgpaJGKUNt5AUG7/SFvb+lmGspFKZ9KN/LhqI
Dwa/AKTQnHTD1mAbK9D14qK50jbZUegQcpydgg+x55AYyHm1aFR3jVtsmtLbWH7pYDeIq4/2prJp
f9O4REX3uhs9UzjvOPg+eqdXc9fdLLBhmkLB5NKwvSglSMiA3CeYWB/8w80wZk4V3O3kOkL0MyR7
/U25uoLfgTDo5bufbnp7ceFcKdSmtcit5FWUDRAP3t/el5VR7wl/UmJjGIw9P6C/ohve8s+nTd9+
U2uYXBC57F/5BHB5VuWKHKA8DblIdkmAuTbv75nap6YZC0sxKv2lTlWBx49pA7B2ADvFflJbe4Mn
iefQKiDpgV5LgcEDhBcY1IqE5mg01YIXH+VpaC1kls5m8Lbtf0Z51NnqBCUyZPLVe5KkTWNdxCcb
AIVPVYN8KqQVHxjJwqVTNeqwIbZl6zKVNx5UzzQT30YHq2K1SEEb4Kd05TwnNhtfg3ooOYbrLaim
HyB/nh+Uct1EsP2lh3XPYEbt4oWT0kCsHF5gu1+hbHiG9yGBKeIJ77X/bQasjRMzPym06vQrDjM/
TCW/WN865yMcyfQ/KZBDxpHL0UAnir6OeGfqRnNd7o/IEfv8Z8vlNccfeyWYC6dPAOjkIkpwrMUj
66cCn0nW10AqTanRXJeqkfOfOhzsOcyZ3y4kVLj+55cV1VqCl0O4c4qyPSA/xRBvf32adVMMymCt
1N5GGtfHBsnk+Jl0upcipSZAlSJVGAOfrUR6kDS+jPr0xlCvfkR9k5pxdEKVkuF0af1vIbsJ+G5P
QskDkrWSL7lk2pG0ozT94AUT9xPiA0Ih1Fh1YWwKBt1qVgPt0nm1MU0MAdBhpUOI2+ISzGawPqwr
Sfrohni+9E7+0DecyLNLNTVLRqi6tHZxE3VoNF377YM3it5Sqb7sbvIni067O088C0n54uobSwUd
reyx7HwAf6UOlEHmUSbcdjMUZG2KNJ6Ltxj6zbCr142smdpumKDE1WVy5pxRCu0sRxDJ/kJUc3if
WY7TtZvBYmzONazQdRNRBTmlFZsJj537pZ1tpzpJDS92FyxPGjI3QUzogbjuThv4CMVOYcWSwiPL
ZB+AKL5Xzb5AIHZC4mjg1foroZZtEerLUl2tx3Mk++hA8bsYa0kO1sj6v4RNU34rDR/339uquo5X
A4I57zCOdtHevgCStGOKeRFX/R4A50ZlZ5WqcoteMKI0EVpLE3SpZ8Cx++Uv55pgtbBMBmSJrhIY
fIdw7nh/YVa+bQyQddu7UDPgjIbHpsq7fBHxfH2c4Wenw621UwO43gniAUGvUk1tzJw7/fKr5eic
mjqxMoR1lpeYWhrEojnBm4WHkarFrtQx7N9bU6wuoyMqXUPP0For92oov/tNzZEKbhHDDl9FKLxo
QHVPtLRW2xGK/J10/OHBtub0TcyacXz6ebJUV42TbZfngBzSzuYVEQRCMt3mXrLOmDlvDyCnDP/+
579umrL9HJoldKNAFefzJ2kjZUEl2PvsdB1h5r1N8woiWHoL4S5VaG0xl19ZMuJheAEVmM5Op5tI
SEo1Wz1K5Iy8X0FxzMwrO2IzaL8Y65mt47ceNMRm6dV3OALwjPqWvno/nREMyomFlfApCHb7ZKgH
0eCeSehuLSTPMxry+0ijCH/QDlQJqsX47xuop/q6fL3dlKgtga28fh88vSczwTCX83ZF8pf+HX9l
nj8jp9jtvvV50jvElfXd9hmi5ykeY7w5yc6+P4XI5EYrq6LmysNOW5QRVXKFTxPNASgVkKcTgcBq
N616Rqemp1lMSa3QIwR5HIdPYsHFSPpUxL7H5aF7vHZ2eEQRyCu1p4ih5bRbGZXdBt5c0hl/EqP9
NMXWdlfXjNWTLLJYXcjpjS3j4Sd0G1jKC1iajQjyyZi3XOBOI5ZOlWXOYYOchgmCl91Uf6rPLrAK
NbWeqZ5vz9uJWjgHF4tK8s6wSbcF3/GiPgHzoiq0OqfiT7n11h1fLhMpR4BVM/IEYcL4TZhbhGCR
0bjQdKjHa+qyUTxGYEJvZJ4GV4/HE0fhqqxcadRak/zqR0GEqbWapcF5jJ+PvEqYb3z91Z9Lc7Lk
hZVfllM/je0TJklKziYYyPKR1jejQchlfXEN8GkyDR1GsQSfsPY+HxczkH6rE7J0Mp80WOdj/1eg
eLIFLn4boRAJv4kILBMvHSR/bpOiZLZoiAupCVf2hjiHbqyfc3f5oXJ3r9n/x1dkO8kKPXIQPV8z
wt1zSnpaegRrI/eDPi0A6nS0zqRz7L/z5lvCCGt5fK2AL1GdgUGTw0OYlf8SoykOVaHALmAof87l
zHvoJXgeBgmEJKOvi1cfZ3gv89lxRO1EOGd4zMSI8O0rzPKvFXQc/eFJ4Ip97yy9IQepqOvozh3b
QfjM9nKa7WqKUTSR21MWFZJH3BLjycAvu7Atgdko3eaAElGs9Z3xgNUqkAfCemeLW4vShpGQINLt
H5UkuPoDLIH5OQXAm5qOd8vzVjYbKnIc3FvzV2dIOoBye69JYRumIBt+zpccCd5pyWP0+BlemB5f
HwF9Xq7jsTw+UODRCWtyqzHg7qAEBY7ZIl+kKACw9BZjlj6LTLRiJ0CxEVh/AYfGvAt2GL4xE8i9
+a6+CR5pbINMFrF3Rwjagmh8/DeYEzVH5LMt1z6kzxgF+jbb3bS1lqfDmwHTHCYpy99F8ejJtgw9
msPTdjg/S6wZHAnZ149D5ECXDXmV56Ab0MwYpqR1ob3Zk7mHJiOBrp2lztFxJAc3QW7yeICQO33v
G8B6UEQu+2noJJQwIytHpJE+vYOhNd39YzUpBIrMCymdCp8LhPSB2eDImhty25OpyJ7HjsCmbqVW
BvgRSiGqhwgPNzX2oR+jH9bK+DyB+hPjAMurnPcU5bGVW9MUTGbWyBIV98k47TPd7DtSVOEsK1SK
hHjpgPcdq2JGbhaqrEQvzG39AJWYA5lyVm83JGTPwR76OPSUYLpCgs5Jj5NVHKidUh617sxKOMn9
IAwNCEG9wwJozbP9gBsqiiFuMvxYfAXabySKizTYX9aNwgA1ZwO7CndXyWS7+mYfB9jXFTtqZIc9
fgLUUGBZyEhXjwM/FhN1+GpJ3lPgwgbRCRWQA1Lvz9QgM6hRiAWpiYgrrGdWGAUsrEBc2bTb65mM
pShk7W+ORSN8yIT5VAfUouBcH5DjofGHsQNla48u/XrXiS1Q2OtDmVbxJqa4WO971M304+PZuKdM
9U2RT4vaVfToqcSSp9lbPxlKJNuvDC4IWuCNBzVtfO8QKYc5GHvBA51Os/Vaz2lIB+vFaYRvfC9Q
aW6JkuER+Ua6xm12xjP4fu8Y2lWifuaSZoxLkly+5ghm/U/mvGO1prbMIxGmef1zwO5mr/gN+7A7
yq55Q4QLBZYw41Pgk8Em1GYWs32f2V3iQ8ynMcNuqN/os/dexpebGbDutdC4sBHRvdYs1FgN7DgQ
QxUCXVzhIKAEoD6S8vT2m4bxo6YyDh7RYe0K2oRW3FttjfkZz6tTyGfspRXSQytI8xu8/mR+z0Mp
6paFA/Gc7OWYfz/n8/gXzHmupsxPm3QbVppNe7R7+G+Lr30fgGuNkVgWcfBee6K8YqWTcc4ODGFz
09nf24NcfCahb5q6uTlzOFebmcNeT8LtK6au7fHyW56o3d7T8HAD2gX2P2U4L2MEua+X9JFXLOUT
AUk7/J8QJsDOoVCoNt5I3poSG6lBdWDrHv7NGFPzmcxMtBsEKEitLtdyyRA00xZAgUajpP0fzJAt
WNJWgoF/VomiNGVc2/EUcDbsTMxRQhF5atp4anGoJRJ2cR9oNaCMQ8zHleMikNBc8b6yVcMyuHdi
H34qhYLdsM4Tef/fhUfIJmVtyNvw4l6CFscRjbpepf1LdhXOAWuwKzXZQIIHIoFkwlV5Qd1Oa+D0
kHHEdy2NlDy2yq0YXPqIdFqipqcoJt8QMkaswoBq/MuFexEQKioqnPvvhWlr+6lez4Ye1LAyKc+O
M4devK8N3+KdA7dvAskv11B/F27YUh1zRPe9yfOYJYUOFTWQYS53jS6XVYVcydrUsCsCeUBm9o+A
rXNOjk7xUwVpfV4RRRkzR+sjWdqtLZuf3OlBXl7b/fdvJuDVxG1m9tQFSJOgcZZk5tzcKRB1MJsF
tM3Y00gtsj9u21veddwQdcABPSBnDG2jgao0AOOk/gEiKikogJuposeY1ecrfddHMRWMFP51hJHI
EdhtYmhNDw+b08CRrb7Ukre/ok8q0+HOx9CM8YvuSj3ceMAND1RFyJTyp+mbMDgeK/Xhpi9AtB5G
QqDbwAibn1rVokK2EgMnPkBGFBWFNTM0jxL1urgySfVU7fJ90GQMvTHwlbr5Nx60Bk61WIwLIA8C
abVOik7Q0C/Rg9mYGLgTMcLlqUlORcJSVAHdJjdWKNNDAxNsbqTfEkEjFW+aUia7eZSMiJSOX8A3
N1ZBP3x4EZrgUTa7PPFXF6EudwgrwuI2OxUcucT2FLJKuOh0SALRWzlhWC7c+OPFtP1KAzFSUAto
bfZcojrkOmB5EuEHZ5TEiB8R0xgzAM97G4s9KBJWvmauiE9W6sLqUAwwnL3u3c5UUkv777WOIbmv
FPzqoPqNkerGY45/pSPrIlGFCYsx3um4hvHl0R430aTuOG7q/KOM3pydlr2mgQNf+jv3GOMwxhp3
ZzUVbuk/4u1wyGYQodWNXn4HgVORgGyyH/q1Rk2rFEMR+emrpLm8m/OcKziNX9rZ6dqf7IlppGiz
GHzRt6lSigy51oWNN09Yxr0LvWoHQhStk6Th7I5ffVmkbyab0e49sNddVcgZsCrkAEj91Us2MuJ5
V7vSJdZC4ktuytfONMbeVDpQbzf+lY3vsBXWpu32bNynWlK/F3SNwS1aZcVTfuaYVSxmM3X+iANn
yjs/urrZgNYYZuuw+FKciMWV5vh0W3aSHYP80ivc65oJqL6vKJvNQkY0sac+43KGMJAgrbk61Txu
2IbPnsn+8a9E2e60eelqCjTP/e1MEEIgtDIJwA9pMSLB8QY4PwNUdeQ/DMtDjY8OY5XsB1MEruCD
z24HymGZX2QIwDB08xBY42kKn8pfjc3jgeFCVqqYOF1Man6/nxLMQFrISmT85bGNGsLcjCoyG8mc
8eT1az7KCtXgGaWK0q86kp3+FLifPQN9QZTUo9zBuThwLDw6tElbFdU2PdmmMwHAXe8wtvO+H7jm
PMH39kWgmlBvNfqPgqBqtagi/9pLpXDZF+vY1BrGiYlxRitMey5pTLOcZ4gKjvQbe4I+DVAjpEEw
bT0Gikzso/kWJgjVpBwygnrXPoqnd8Cq6i98mEb7wPopV61P6EUIrlFj/xnUQnbLC3G2nOnu9Trh
aHbaNxhlx0EJxqtM6Q421uww95esjHFXe0rAq146LVejAw+gM6hhDbQdpGRAOE/94hdbmOHApWxB
NN4zEoGGwc3U8l9J0GKTEAJIX7Jv1SYoGYcst6d3sIgA7ZoIsTB4oFWsMsFQRGDISuOmYQjVzz42
QRlQoRBqPJhjBj/kTbO97gsGqjDrn01QqgHyCNWsZcWNgu+TbvYn/yCn6EhMprr5jWSPZzkO4Si7
aPzF+p8j+nP3uq9YjxuBFw/AhSdfFjL64Ngwxlc6gMlS1QDJ61aAl1tx+E3mYB+8rVOJmJv2oM7Z
RSdxlauj4KmWpaBirQrtAjPA5WXbEjq0qxu/U6M6I6VjsaPsuN9v6MQoW85uvxmTs0anxRygBUnK
UHMMxvvDjM24q/tmwomj6HO3IGlO31XcS1qSkmF4u3hEhhjiCY9DTKGBc6XCPuyt61/4O6e1/0/5
u+/yFMoyFf66dQQolGI54zjvDHWRlwEFfMno/tyY/Ebdq8ZrA7YbiCpOF+T2w7+asRVLywxh0EJU
jljzh8uexOj5CAyT/nwybrGRlFgvP9oXWG3eSt7fBMF/ehO3ER38FW1LFztaZMqj0uyyMHyIloMW
T63mxawb5pfHcBhReaPZ5tuvZm+PhyRgkwpEfwCVYEJ7gEO55AE0WgP6q+H4cvQFqLV+236EhfsS
coqzXcOk5aGIH0lzVaHxXt7EBmXRhxxPEwpRS6iR47Q30coOWCeW6jB4EYcw0n8TjNZytUieQB1B
S8j6RWqpUat7bv6zH8OFQMK8e5YhIe7ni7IZZ3XwPwRxKnhUhJijoSO/B4J46K7lGW+RfbEOqDsi
YcjIt9omVf7pfDlhoygsQYxq7rxwixHxW4SlhQPqkOlT8CWqYBLb0+nKhzZkK47/QGWp+9qiMqiw
TorBrte5QjRe/x+SwiJ/lyKxdxgY4XwjryOaRM8bC0Q0r6upHKk3UbghT/qIWrwygr06gzKQZ1p5
Pp4TEYHbgp3n1sU8/NHOZnSzQvasUuN4e0q1Hljwmp4+EyMuAruc3PYWFPQq8ToBlDYYy5X17m2S
bp6znh8aTtsCZgv866fiNzJFszG4cWE3YDWGkX3q1/yW6ywUDwKm2tQcMi0IUG5VmU9pOOo+RSWO
vywHL+xv2lUVrDklS2czG+tvOFuMXUiOOYzwZF5kfZt/VZYD1HLQeinWqBJ0XfCu3I75PAZ4d+xB
HdS0hVvFJ9Nzc+WibAyujpokOWm19XRFN6ZaV0R/Qv06iLux3JNE2/GMH8NLt0c25t83IJPMXZBg
5EtpxiilRV9hT1t4I//B8DrpXQeZ+PD3FxQpKmFwnckViV5BMbrX2i1qSXfS71O01upHJ+9UxG+P
Ww/QoZ3s2NdN9TXv+7i3Fcc7Vi+b+UwqZ6Qcyxw2hn6/BR+immUbG14xf48AH5lnDieBHlRVkBDr
5hFcsDEDOSgdqsQ2AUfVaZ3AShblDK+NZfQBIBZ+Do1rPPwoBI4T4EbOaybWnbflVbO/sbSliSoF
cDcx4yQ+of/3Y+C91oZ7fKOeoPCuIjgf2159KOJKsKSkq7gbDztbdBRpwNiCoUr6SXS8xs/5yLYo
k6gvgPsuHjz95ydwDMBAw5F3C4MUCoNiGIJ2NJcRSoOoHauT0NE5SnubiKiNaWqKnsqIkeeQCiUA
y4KFdXBKsfyOSvzssjplG8D8LzZxpEUT7pbwYCRIqkhcZBIdToOdGU4IHcTsPwFdsg4nkCwyp9Ri
ZyZ/yV0cNDNOffUEilofRW7SzI9NXLoWStZyyZztDH8wwC0J+kPO1mTgfLfdekXsXoDh3zaLcefZ
shRrIALIg++VBaXXOSRuOdYCueRtEde0P/MmkxGCOwMnwlHEDEvvajw+45V7aFxiNHC6BVVoeF9Y
gOTYPb/etp0jNgzwJ/FJwiO/FFlglAtAClJgZhfp0RcGH+Z1+VAE4yZPNtw61MlddzbF+MkUIaQo
plWVhhl9oZgMPCzY5aCOJjAQ/JnA6iFNwEgsxRbDOXO5H+Ltw5xmQ1sxwxnMUR7yf1SNol+e6S3z
x2twmgR1pd0mUB72xorNjQXWcxoSSdPfz8hOwCMsr+2ZZ8Ilisqk6r5XJCxhW9pdSMc70wNbPqHf
nEFp5QG91h91+9ojhRtIzNjtbF82gkmyc+MssysQOhe/GuiDROVTbofJIDPemF67Pzs/ZNM/hd1l
7K8mYq+aKgKcz52EK9EPuWUZ2NNH/NPV8f/bINmX1QI8ymIUoke7NT48f79fWACSJmh7BK/vhdvv
LpEjaqvLbv3uYcQRxg0J7FzWjDPwb5FHSOIN0i77vHfU4+2OE/7znXGmOp6BRmq62beGYt8hasic
h9s0OQ+JkW4H2vN9K8vS+ToSjyPwsQ1RC3QA4V3qi/H9yVJCj1UYai1cjSCA4UvIycOYuxob4u1o
8lX/vRAHuPTU4sWM3BJX5O+T2iBtTR5Y/ivKRPsiiKTRW5xCYh2Ib28FESegATAZh5b+6dGByk+Y
D1Mz6MjHVEZ6Nsf+/2cQ2MxGTMyhMRp4P6D0y/THE0+Nkz9kXH1tQ379qmbxXu/oyPAy/I6ZlVj8
OLxYPzznV1bRlgewB/QU4IG/xuOuvTBQI62aNzDan5bzldFRmYLpIVlWFgQwHAEM2nF9ZqBJ9twu
X8x/pvjsNX1JTtsCo5O3C67+tJ9A0SMVORfcztVHMqF0jYHCWOeGw2K1JeDpHuBqS0ylTHP8QmBK
Mcp/5L+aZzGzfSdCUqD57hMnCHcB/yzFiI3upRc0wIM9BKr9Bu+lUtJLfaZ6fvnYnDf1UbEISk2n
3mDb4ywueHnNBCUY+YbYyzTVAnbdEqS2ctYVgK7zcfH1ETE7qonQkJrNl+/KfpO8Ogl+YijhibKn
vhHOpXWFIY1s6OfRF4xrpbwQT3vrIP8TEojaUcLo2rSCLPQvZSlssMv71eMoVE3uT+P+y5krxxNq
V9r6QsSQmaWrqS5wnlDDLu1VecMN6R3DbPoueDUqupbO5+77/liovZQXa6yhwIPT0/tUvP2jMkAK
bc5WYLj+Ue2cq0CM/BNrcIajB3PMZtnR6c4qINFwCMBrLOG5juQ1LArHl6MVMxva8I5N7uyMg/yc
ZotffqK03l63OnIJ/CmFaL1FegflLXosIHv//vCLmh1LDALwlv89Z/2DdOdQBSsPSBetOpwj5VTT
i4So55A1Te2XkOsi+xkc8i6i7bxX3OwLLBspJfet5pOhY6sZqMyl/GgKEMPVchuBpXH4ZU2aL7BZ
ci4K6UR47KNFWzaMNnDZVNLGWgphH+2yoQjE4CtX1O7hL3VvjgDPkSManT2/OrPgGKI25w+3Ea++
jCy1SQ12FUULhbnj+yeICP3DNsjVQa91+J3fBMLLX+abnHoiBF7FyBM8dMzCzY76a00TNbsczTZf
Asjb4fW7qmJxrb99l5CzthdFuxhu7rm7BEeVDjq5kqI7MC70/8DmRtNYiT8UlxLD4B3VKsCRYsPf
RojjlKVX5Tm3fA4iW2Sr04vJI0rjMn7ffNeP4py8dmiwFjV6WS5E/hdyCw0CXl2VVaP5I+6TW+IO
HuoGnFnuIK9uZZdB+WBcK1IUqBANYJfUt/+BpbqlRVxmaRHt5p7Hd/hurPA1ILii+rBBwYQu4Xg/
gY6mLE4FvTIvXrHI6ebTwgrOXuRH366Mz1ISky7uIXOVxNgNGLTz4STo3iRBmoT4OtjtIhjGlKQk
T2KIhrgQMxjbRp+rj4yL5PStNTLq5DjtVzqgrM6Hv/b461JCza9WSexemp5x3eOAhnamqK/jnzmI
T53dxOfOvN0SXBQYbyr01YfSBCIQoc7KqaEk+6qB10zpEZJx0ooC9ueQjpq9VI6BTeljYn5YlyPY
vzt8oNOHGbbp4NoMt17909edlqpzs7ItT/NtXuS+5jOnKD94zVs1dBV/eOpei8LZO4vrk2eno0oo
ThNWTcPIH1d3IP84JjsWp27shLBj6jY0MBeDofBVVhQbojxMuWML7eUD88peKjNaAzXzX1vrPaHF
3ZVvIA0EeUhwTA1yJL0Z8kLJEoanmaloIoMqGqQD8sx26Z/FnDXRPFQ45lsiO8R4pEWuuzeZfr27
QD/6mnxaD3txFf/5ASfyBJ53eU1evpbV4Mgn0wgk6qtj4P8CRO8U29zheVYfO6tyKGozRM7uS2gv
djWSTVGWMy0cZqcwAkaJvpcHbKA6wT6PPPRnknXKUrhsHN4zeFxxugt6EhhbqnIOmAORo3YNWrFm
PWgoWsrInFuyTeCGd/D8dwjgdVktqHOQeGC6ABU4kbu9YUPAyUon+aZ8KNu/aiGSO3nK/N1oa8Uj
Da+61kHNjG73k9NlqKr5d6NReFmpPp8qYnwHbamNjXWKtAJ5AUCaIY52oLMhw++mT/KhnULxaVjB
YoshDqOSDC+zr0gU7OQXFpYUOpMCUZoSa8c174TblwInv9c1A5KnUyJrlMxhoCSjPAgvn3lltW92
qkUy6pJOvzdcJTi6tfjMDdXTwbvIl2roHi3vclIlVuXIkhx3YHCSkQ9jwzmrnb0KD2KfWgyWPrFL
zgPwC/b/jtIqpuahfBM6by8G1I6kYZPluZdcxfwzdH5/hnNH7ve0Nt1HwZR0bNNbOP7FZLC+OJfS
JKr7yYAcXMEj3F7rmShn9Ae0/LD2DXtErRjfwOaklrxr7EY6ylQS8P5/ZnSbBB1Arlqhem3x5P7B
TNKm+qMrbDIdog+qTlhtlwgjgRn/uA4Kf8QcPWDCYHVYcen1TL9L6jm6RP55PfNfCWlh+L/QQDXe
UheAv2rVw2TV2r1XJAV9yb3Gbxg8ZmRGOanhBCfkD10VZ2xnls7Qhfy9WEtpy8KSGTfqolvvsDJr
YpkVDN73jnxeNUVBPlJfuJqFygZnZtNAiv/9+HowyGjiTf+rsN4FYvdkm7gUjGveFKgiE2WZPa/v
iDnHbr0BVqTQ2rFMMXZDigfFhc3jQxR7yFSQGs3AODt9v3Gm3Df1MrTqKsHxmgUFiZqwZmiIdZw1
4v+2Qnnp24cwOx42GvLyGAzYzVY05VNBTqwL35x6HD2zoltnhnC7mYRS+nzSi5JdZArEH4W/s1ve
Pdn8Oh4wJLZg4VjV/dEA0CfvqWr4V3CW6/7KWxNDpEVpqG+o1a8BAUPfX/u4d+6LHRWIbgn9LipZ
vf/+k7s98Gs2exOt6c3NaZOdfXasSQgK4rSNw3uZTz6l9x3S//1Gn9j8L5oH90tt12XhTVrzHNjx
w3N2vFetPnVL1/aohG6UVebnESEQnlL884xmxREsli+6LQCFEli56M/JPxtMfegWyrWb/F1E0QsK
v4GS4X0r6kjFw6Fys9Ds/x9kgfwXZLR8mxKtG57vEuLlQV/7kTYIELeeqm4aGvMgUe5lBnCZ7jqv
Et2md8xOWl9gKGT7m1cGzxGi4E6055EhHYLd1WwsiLRy/LL4IiFjsoSJRbUX8ekW+gYyqEAInXCY
MW9QyJB5R4H6xTQc6POiDppb/jTDVZ89xhmtl/5NtONVSCAcGEdKNhcEOxj5lk3vut3TXZevWi/c
HxoucOjstT1s+K1CaubAGCnTDHWNHAsUEqhgljUZxBF14Gzrd1YW9uMf9D38ahqtGrPSSpXJX2oq
//VaVRK4CfLxr17QXu+FmuulnvP4EuDkPfA8Gf69g0p3QamKWy/vLlFNJN6wmF/QeP1q8p4/rOqF
Z6w1AtwjTm0ANMyBeouha4I3Omy1JwkavFtYa8SHmPAfQZJyRp91r3+FME2PtHo/VFV9cgqqseEk
508HfsoHK5GjRrXgrhWNxkoU0i5S7JRZPEsM7zqJ2PKaTwZSuz6c1xxYw+D+rCSmK5TMaGO56FLT
TmoFYY11nxYVjpnyP6zbDuBDEipYEMOYtu/GXK3+ZECAVjklVqr3WmAl+9Sd6B6t+Pplcfq8ogw6
F28Fe2GJA3haptg0tBIZjt3CRTYAiqWVAcK4oxpB4WysWMxZ8spUOfYuiIcC1/R7AA76mBLBPyh4
aXqyNuYNeqJ8ZxmRLhNy8cbD//5kjgeRICu3crtdX3tw+7nTR4rkP4xT6GvXxe6ASwx3MOZ6zcWC
iVVKgkRV3Bb+VEWlrHYJZz04dzR0gt9+wv9VVfgNCJGodBtbD6cRq9fpaLwrNZbVdV8AvYaE3elJ
GVppAXtDO6AfuhKIIgzcgdvpIonNkUir8otqej3HaqmCKJR21YOfftqz7XdHcfIuIRusTade6g1h
I2HkYcHahlSz+5IdB6EeD308ib5G8wKwpPps2sJBbRhvLsH/V5U3UOSuJ8OzaGtDTXA7WKJuQw91
9VKr4Zc6tYcb5mCbUy8PaHVJt1DEZegSI1wKARv3/SoF8C8nMcON5bhMU7hJcYFfTDizgS8+46k7
wuxLzZ43gZIbfkKtJBHBgpU1pJtX3K9YNFfCJCLuxBLVzi6sE80GO5qAAIj80Ipp/mFH0QUzAtjR
XwQzsKTHm/p3cej15wgxuANFfOcQqXKKXcCYWidtzrEi5VBkNSDXH0+DjfdPZIP9EyTnkUQwTFxb
8sUGlvlj3duylhE5jbFfbqCKO4F5KzY4MOqd4ImYfzIcj/nAPSICL8kXZY1dUZDs9VPdhqHfpBgE
LFyTQk55ly5OPjEPhzWeiYqvrfOjwd4olS8WiQ1tGmJ2bT/83/C8d+VurlDQxoXAzbNmYu9opn38
ygjbPtsQZonWjfXaQtuIAdb3kPgXAnEyGuKVCSw9ygn+/RNQe/InGWCFBhHYUFxa1R2mDlMTuEV+
gBH330ohXYTcCakd39k/129JG0UjyxjO4kzAVfRBt4FiwvMZiquKF5QzYNFLSo1SYwBOXvVvzusI
AiP4sn9Dp9O/jwbSf9t0TEkGSG91Uc/DQMKtM77K3c2kMwAm+cn1vyOHTXl608C1jQYxGpn+DFyx
uDMxjqCk2av6goGZcOVakC61GV4vIWgaqyoCcG0UFQ76nMZTGQtJqAHVfW964Dgl3IO55pPY8AJl
umQnS2gMHW4AgOYjz+s6I0M9QLVDVZTsEmnPFjAyxG0p0VOPzrrdk5EMnP3rUaIJ/O21mTnBQEnN
h8sUdVzJAdIvUfgpDPba0qRMDsK66S++uuXt+v73QJfK4FnF69gUiMOgK32mrZA55eLvzwvzPlZ6
KhO5lnO6PxdaI8q8rhSZVnJ9hIexNp8RuBDGhnujPEItvDfkDy2s8CW5s4F9jt1U+L7r7fxqafJQ
8M3ORAfsciZMe/KW+yCmM0bbOWsd+00hY6mA1Dnf1G69G3UU4e3DmHwo4hoXKp451DZKfOoavve4
rN2+NETq3AAOog9z3WptiN0CR8unldzJmdDpRtg6i+/3fcSreCGRr0PyqU/yO4Fisuu3Mv4fXPHP
UBJFBFKGfu1XUy3GO9hbjgN+yh2RnPhUpDVwxAUfBXLG1da6rC0Lws9C91ibTvD5iYdrvwdZT74l
xeIvK9G6yXNQqEvVhMJE+chgz9ejeRBmoPoFkBzqDL6TGNaDtrwfUViv1ALm/sKHh9F7oQxz07JK
3rQZomsmW4z3ySFh15njCScqY+DXjGbEKqvX21jjemsUYgGorJOZH/BhdN7muVakythO99p4eKwH
3RC3EpG7R3kz+Ivd1aGo78NHx0mOpetX35Ch/P8rMXVlQxqoD8HvP0JhcmCkGUCge1gCFflaC+Na
DN4axNYQHu6QLbJvaXJZ0xB78Irl/nJQ/up5uS1XhFiSS+O7WjWpCBQGO7Z9D9/lf/GDwLJ18Ubh
WYMHa7WgZNDDSkEL9tNEojpyoF7eX/u3y25B32fe379Yi0FP9yoUoD5Fbna73BQqR7w4Y3Mq2kbH
3xWOSijSnemL8Cd3CE7Qmpwmx+kHkcQCVsr4aUmxZXTKzp3R+HKgYAWHoLH6P6NGTjd7pdKpMX1e
uolv5p2Opf/ho+1NEomsewQbDW+YBVzeTnNTJZBaLt6rnoDMAaKsmZXR7Qd2IF1nxfI2ROnnxjyT
gpHGhhgaNrRFDcEelWpiMLfe8IpzKeLRVksuSrElnkLosAx6gNSWHZRaZZG8zF5t/msRrm9Qmoew
+X1MnV3XaC7fRylRGhVfuBf9q86EuFmwNfJx5ELYhNTH9RIdkIMpXgXAJLe4DgX454lCei5oWZIu
x73INZQXxoOlWB0DDHANi9+C5UGJTKKwNlYvY5kv6kXwI0W4eyeu/FeaESH5Ts03dxb1E6zee8Cn
+l11Xd6F06lBoBk2z2Y30VGCUN36NYuSeourMyNkblQnOuDqDhIDSER/Ql7MIH42Pqwu3p3MjvvC
xfLvhNAWCpaAZEx9TPBQ/k1SCQwBphQLgohtNv7L2/UOiXfk1GFh3Y0Xlogw0GpdvVQF56I1rIvO
bIERsyrgYcxKMKeHb4LazFWgX1Z8uIqKPGmJ1Oawo0TMKM8MlG5GaVUg8frf5VeC2x7Blh/Xaguv
NJ2pXPltz7kAQ/SM4pOIZ0qWa8zKxL6XL63qjdPErnbizMPgoBOyGADdBZWumhbtE5OWoDlMaz29
aB4vMbSXuKXp65eNrYFzE91xy+b5d8qPwt+vSb7VPd3XZJC0Rft1KSzYrRuZCiEhN1paYcoKRQ9R
1QWt9QF0uilY64uX/Iwf+KvyIMa7MluWXueMAWFqTal84HikDEkuu8Moz/A7IMTIIQSeEqn5K9r/
0ZR1v5nmsr+U3ERPnBoO7wT4OPv/dnWgOeTCBzcQYZCKTyneGkKEpN0czUchWrB9pui27i14oiVE
scdyeEYl29keRqO+Se1HngP+uo8/jnqz9rNdIlExwsbX0vuCejEv03IRchyU5EIDHJ+94rvuQ72L
aQUjFEp2LOgA2tEuKGkjEb2COo+ojflT+HX12XJfxb+sBbbdIyAfXL9pBz5fIHqQypzIOOgDHRFs
25hF7AtNHTGYMooZwngD7yJcng9psAjccMfwyvyuHoZsRysJRYKWT//2/IyKvJrTRRNYxzltEggX
juEohYU1Caug8Zbrjd1xwEWLZT90/I6MDC6QLiVqO+2h/9oWOXVKloegcKbe0YRnpAzHJtv1YcPt
ikK1xto3y6LFeGuXE+u3sYpe1ysOTHwNbNadOh/QnzkXBH1514v30oZgHxmfIErdYA2N8LJwCYDe
UpDyj9Kx86EBwMYIvn+MgWfdbEBNP0HVnNedzOcKGY1f6Tgt+dgFE3HNSD13VTQzMPLvhhm7RZxI
aZNbcEKzlyExpWf8o383f8YRrOgRwb9F1vULjD7I4h+tHLruAiErsQcteEnemC3fn5e4jjGsmhJx
HkTciY/LvzdcdeVwhFyzJG4NQ8Dh9rCOBnYUMhiVucHg+moeG/S1Q6WqA2CQPE9tS4lfHC7ozqYW
U8c1iIsCcSDM4q8IseZvIg4RE8eufstRUH+MvZ+G5PbrMhiSecl13HlsvWB9bE4zt2wrjXvsO7Vb
l7XqdnGLQmfQhatqCvCZbkzdxn/XuE6IO5Fy1TJsajwkAqQsA8LQr5ls4IM3EK8JFxT1/cfJJd9M
7M88BJKouN5AxsplFXTahtNmfuABgKh6H9JjQlJ2piliX0M0+WFQ1/25aKdyIulgNSidHwwWHZ4f
kQO3kqaDQQeGSRzgLgdVkUbrs/t+8YYHByDlMuWMJ2qzVrH6qCy7U2APwR9e3SiauvvOEHJClBnk
1kcQTp1gKU9Qp5GWIkvaVamL/THPjp9dAb/MeoWnm99TYWp+yFDvq6p7ZpcudtW8DjDaTsg/NgmJ
MDITMqofyBS8PX42t1dlxAu1z8uFcsBv3wUXVFxhwFCrSHmul61m9OSJFgHXsjP0tLSHUbOfKdIQ
XDH0ppypN5FWakwFRWmIVHG9zVKs9uB6tV1nFLX8yvWSXwOgicuzbmbG0ScEuA5CzXY2BkU5dMR6
zJHF1rO9sYtoxipje7QTYqvzmohzfB5ivZEsV1OxgBe94YcZT9a58Bu+RoCxtHJPbzLlrdntxhnw
ZPXOFB1zJv0phtnEt7baepnw+RvMsXmaDXcl0O1DsHgEtd/sCzRpyaqKfI+AkXWMdIa7ztS7H7sF
p2pXe2nxbjpoUWrpuUciPyCG3w1Hr+srst27rRP0SOI22DPMqxhljPe/a/MpYd8Lg2IWv4vGW2bA
hc99DwwCVn3CLBJfisvQ8n1JxVBSIUfs5nv3Bbi6eF/HFOHa3U1aVDIoRsrsgGqpr7nu7/MaaZsN
poscSlWmJz1Q4FyV/3gp/BHCiGfc7DYQKmtvq3Nx1hVjBJHfe+m3srU25plQ5T81w8eBv1w5FukO
ZtnnixjKTVK2TwI4cSq6tVVQPcrOlfijN9qs4ME85K/fQiAp0p1gBox4HMmqrhsZW3pkl1blrrZT
xDNpwsHVuSqgwLP43nilAaPeSyqX7jEK5SjgwEttA7qji9YPcnZ2Hv05nLJFE4bBH/FyclbOdOHd
hlpf8GEtyfsrArFA42Kf60kw3w+glGqcVrkopzXZmBfjty6wQG8/LFrOrYmxxq9mhoUbAO0VMhlT
5URa4U4D6qN/bv6E02hfSuSWJffNsZzHALNBSmrSdgX38GYoePuKUP5UyO4ktoWb4s1yvAwKDNTO
qFRGFvlxVg1atzX/EYoZnAcGv5DMz8f+TpEo2wgxjCpSknDCBY38asWbmdom3WdcYKe2R+7QZDr4
zK+LMO5GNUgWz1KnLnIDK5aztxcxC3Iz3UPC1pJv2FWMzHkz7osjNwFSRLFJnxUAqSl3tn9iy5vf
p5LdfwQXS24H8yzXWCHysGeZh5HnD9Hcd3aVtJRFNYSLMPGuP79vIauxq3KA+FBLjv4cTIUx60K8
/iCis1/MFH4TaPpX39GsynI7RqyKFDHwCwpaVahf9LvCs9h0H0tbB7KEIgNoSqqitx15pbD15HOv
htGv4k4oXHFDA7hnT0vG+kG/GT34XQWGwnQVagdl00qhmgjgqHbI/2QBb+hLLEDZxwvvExg2V5qO
RJv0PnoaToqNlq3nn6QjAjubBtRcy5h/bCg4mYCy+EdwjrKZiPn2v4Xa/EKusv1ONDWAvnOPy1/E
SIbqyh5Ih0EAfbrjbSsDg3Af425a++abpkixz4eMOEERGc8Ff9YqOLfuZbjv+YVVWdeLWmzBbuF9
HmZ5FpeWxpO58eqyXTpGGk+YlSgx4rcGip+rKs7+FrU6K3OZOBlfy0BD0CuqQGOeiWnz+5a7M04E
UwJTZIslOslpsCsPE6V5RYFJDGtLVh0mcN+qC+MXQim8bEZz5AvkAK/CElUFxqyTeA2c1V0MwWMT
pFStgbuiMaroVlUD4mUvdNY3oOULNtAYf3cGMPN7/NC27Q9wRhceBchsxpsw/S08rNtU6h2y5mc3
kiRrG2KAq2xH+T7VKSrVlGFpM6tGMZFD0/ZvBhGRvvILoLUGNze9yEp9uH/wD8xoqu09WtByXdMv
EUGrPRdJ6SzLtjkn0qCte7GuMikwZBBq2Eu2CD6/dENJGoXyHMwslNowl4L4MHW+mBTwkPxVXVKo
X2hm7wVUKTKm++zdkB74b72h0alcjfydaicc5vlJCJ8QdC/vrBGNZHZbJaLP/4yOaLRpmvkD8vHG
L1Ds0GL8gihSDSsmJelq1pi6VzZwpdL3H5BtTl4tOzJiLTYzi4z3tifsI8GrMYdKRsvyA+x1Gqu6
C2+4etTgJF2oM9HD7uuf8UryTQjoBRJ1VUMlOZUR9HLej6iWiGFSAvXKH6OeX0ykanO1+B/hlTZ/
vheanVtCo+hx2BBwG5KOVR26AIyEvpzHIbaHaqzZ/FpP/+rg+HL7rN2ALg6DdPeezSKC1Ja9sMA7
WF6nwBwA5xp6jPulb0ZNHeRz45KG5ehg1HcSV0O96ubW8LaCCR8tvmXbmreb9wzafrH/E7eLbaUM
RrO1zXXL/hcZAYIT1NjFIat6LBUpxQ++E4Cc0nnBlxzioQb5hh3SnaLpylriLfGN6dhgq6cgE0tM
zpENAvOM1yk7iU51WM+1Scvp8oFmm9saKeBzTnpSEKEkozLlWizm7sNUbO16+N8GXd4C4L+bjnCX
QIC5u/HpK35Oe38rxF7zuz7x30xiz2812rL1tV4QGoOn9WP/eX6j40bHm5XeaSD0QYh4y982xtdx
kajcCJIvFWhqPwk3D0xFtKx0v87Ar/wp8fFaI2RtO92SBC0QRAPMgkOE2rLAqzgg3PDNl1gap9Mh
guBtCqzwGP1svQMtBixRQqMqB2r9t5pwKP5qaUxPMS24WuEwjnzoiTwqd3DU9fFdCI/IwZKTjK2i
axx6xXJhS4ik8seX2bCwn3gacsu8zc8yYcjJJJ2zz1X+QzekZr7Pro7xx3BjlSeD9z14QlkNnvM2
Nk+PtNMKp6jerxFmfsErVHHSx1OiK5lviUABzd2LV/lCkfmvhne07Go3Lxm+Tn3Sjt3ef9LW2+Vf
RaFFHvdksPOWEPFZfMcBAPtimuMBC+Z1puevP21N5SdrHps2BZwyzwr/MyEvnoyV91Ze9s4lj1W+
8BrGwWAiaP9DEZ6j4X4TqXOkFxr4H6COR3cdFZK+wjYQhJGO2CuoEcqwiqKJseFBsaMhA1UY5DYp
48DSu3SRHR2ajXz3BljOhqOdluKWJxWd+/376UGSAqrSyW73GC8EIqKBa7BdtsJl/5ZyriRQp3Y/
yiSOoH3yQfVif+49QDdCJNoojM3Wn1T6J/v5G4o7qz7N1UG5pj1T68KS4qEN8U1kwkI5LnTgbAmO
jVLJOdPRpk9auim1opG4rY22BFL8tCtDTONNHjNCwJy7uMfa5Ex4vkxL62KeS0+FSqBmtdOU7SgE
yZvK7HuGJAjmSJrm7ltErD0QS2nUq8g19ZQ3y800da1lz3GSmZF7L5s1NAbdTC8zLxuwEyh/fGxJ
K6qEehhjRcRsNTZ9oj8Huf9bSBeUIxSrZ8wFy9P9W0FSkBNRf3fY/aEfJdNi+5LE5nIgQABSydhy
+o2NJM1IT2hj7TlGT79erwpoCNHS0OhAgDkgrvRVHFTTRbsZq0Zy+PHsrHOsWBhORQJuljhY9HQI
kT9TFhNiV2Bn74GAv/JtYA5js5iXsX59kXElESWR/q2xmHNZefsiNZRE3i4qvM077q2YqQYNgkE9
SUqpkj7L2vNHhD8Z+iAr0ZqTmlGCpCO1VGsMFBSKRVRreWHSaQKE4EYlJ0JuA7TRWBWAgKFfgUsy
xD2RFT4rUw2txFl5NIm9dz0tvVtWsincUm49VlCBXo/9mn7leZHRogVMQxCq0rEiqVPZ4wnd9TWR
4EGjw2o9Eh6U3k7rpkOAFrKHXPJcqARficr2Bkva0p+IMuqk4oYpT/7B7YkTw4d6GAoZ0uoExtI0
2PHrH78xMWnMkhLBo7iP5dIML1BBRJ48OFyMlKc9CtBoGxmcz+Kq7yizJg/i2Uc74FxKhRgdK9wP
8TT95SOvtwT6mKpAnCdOrK0JMPS5SDNdK+bK1Jbr8XecUaIyo8SXzn7/dZPgJPMGoTDYNhUTmDCr
IejoCAa3OeQQLYWKRI1A52PRs5WG/eHgCbOmjBlH9booXzEIUm0KsF0OTdE2opOFquzah5ruGEL/
W0k2SqBOAQxKa6fGAiK03ptu39CC6GdNFS6ZuRQkQEwhfFmY0yDt7o49FB88nfXgQC8Jm+T8EKqy
B1Y9bH3jbmWQNhfq4Drvil1LQ7Fzg0veBsX3xRDf73a7ceono3p2JQXzIQAaXUUNfkhFCjoDaB97
9+IrkQ6mduJrOMDvu0LvTOHXsXEQ/e6W96+lXY00WlOuv4pl1NXCb8wHpANarCpj6fzyjFZ5h+I7
G7OS7OlLX9tDALEqwX43qtH11BFi1KOeLaFltvFYX+Z0g6LqTPzOBuHjY1DdaIhGLdTXiOOWjCga
qeie5gVE37ZmKwWcn3amM4shlFJx4LqIZEr+WkEEh2GLSAUZdM02MfvALMQ/L8Ir8J8A0cEztWpd
o4470Fuz7LUHhYM9Cp3Sbe6M2m16HPaBsX3ptRtFQaO1pR3lhiTAH8+oaHPqb4PN8KimXrmxd7o/
r/Yb8fNkZhLFxbXhKQr/mnyb8b6Rg72/80qs0E6CJ8Ol2jYnUa8U+OqQopiURRLUrnVGAzseR6sD
yWs/qRQXNFdqo9RzBXwxClgUBoFHSkgxATulZe9pbMPNMtxTvYEZuK4mzsA4gA6KSMFls5lkR17m
PFBI2e9fAL2GaLgw4/8ooyhFd9vJwka6fkssl0DiMCG6Mu1HbjM1CtdnH+roK53n3/jOPVVzpPxr
HGptuWqXhHrbtUELLKd/Qu+c0iKYdG7Z5dg+MARjExQp0xPipQpQ4ZLYs+NUCWaxJeNx2ye/UnH/
eD4BX1fumwWG5lKeSJW5iVbQREtOn5y790udQhcvkJGIa/DLaePNuKInQFss9g0zus38FzLqxxkr
281C5pz5qTOjU431tQdD+u1sXwn6CrVsRwO2Hr3swXppwskTKwKkudMa7/O/1XytxBTk3Zob19K7
pICkA05uRRt3es+baUUtrYuyEvyRh4Cto5rIxEvZn8vDQQObKZvs229v8kKSXwzXH/OPEk/4Oo8A
5l/shHn/yp1FCwpJ2mXOexdUsiZsnPDRqiaJiAt9FyouVlcXEYs3HYSR9X/8N0cOFegY1z/Gguc9
WSJFUcVjtfBZ8jarKCT77535hQYK1q1/3QQgLd09ODvnWIGNi/gDtFwIUyskLuA0am/Ui/oBb0I1
jmWg82IssB4ib5XZvKKCHjtOB00mZ2EghHis2/z7/CpWSas8R0L0YIIdocQP+RowOW0tlOv0Tb8H
8Orn1O/K54WPUy1XTmGFwQox7MmFXV0flHyaQ7ygv74nDoMgmZam5WKDc1I2knhJuFrgimuvsSqL
jjOvpkkI2ShKjV9QEsJ/aK4LFcOrxY6KDcfDd9Ckb+N9sTJMLsv2QK641zNpK3Jp2Zaxp5m+ndDW
erjQb0okf799/RBAJSopwqj8io1qMDh8QQZgQCGWyT4y0GCRaiIKQu/B0mUkgfoW7KNNw9Q4wZPw
IdhfYCTZb7cagCKLqE5xAn2TqRHJIh02+G86u5KXSBex4sGgu6HAUcZQ4t14ygGr7ywycr9bAfHB
UxvDZ2vDSKkqhrPR83znFrSQH0w0N2hpBoKUzt5ZhfdUyZ/6QWmVQnEyEWHqLG11xjQG9Ng8oR6F
tWTeKtVrKouv+gZ9l/HgU4MP+O1o5hH/l5W0dnqVTormcgnzcxdUhO27buxR4nnVaz1U4V0Izz5C
RTWKMsGbIkMGbW4467saR+DFGJBWGqocpBY+8cx/pQ9pzvD7UtP5TfWlqj9tqE24SYaafyFaOcXK
5I49SdFy1Rj5Voi79WNiU7/et2BDY+rxebW8YqSBLkqKOz6FZuGm+4UA+rF0zley/VJSZWs1IuM7
BnpJRBP86e0Fz4F5nZZra5dlfJlt9JEHi94NUfXWAjfEIXd3QiIewYsoBaxNsgWnqngrrN6RViRw
qLc05mTSqGo+f9HA3eY/F1tBWz/OHQOUFjWV43OeVBXz4aZKWhuocZ6HAGu+cdSh4Bi2RhwGOWx4
ZdQO2CQZxOtof7x3XuGGDvbBjKAksWWsBcQeHEsTjc87mcg2dxmIr1qB6AHDTH+CTLoCK1EFIa/1
AyYReBujICb4U1aK+ojEenvlyBOaUTi3IXch3cccpScxwB+4TIUuONyleyNFepiqgqG+Kk748joI
4CKK++U8X0Y1YjT2eutK2XcBQK3rIUOEbjFrEC61QRYdTk3LU56g1cRZg9yuHD+H207yeGYdKJdd
RPMXBMYF7fyY8KRnbCUOzEgxQr3z4yEuAEMC7lpti6mfdrM97e2jYc7k3ixLVae+gTPXb30weq5J
lEck/YnyM7b8fLH9lZmouDQ4cGygYfkYllDfImek1hKHXuH3P+AnVmn9fXAMZGAet44i4/r3PcAi
O6PO+u3olYW95W97mwv3O3xSdpfu1KFVP5JZH9nVWB+Ab9UfhXf19on0Q9sgdU/jPDJLG0gRBssy
mvz9gJXzp8H81yCNbAokx2Zce9tGbsbbyvPWWpF+JT4qevX6lGjdid25zadeqtfvSNwyE75mZ2fu
tdwiz3ZkN8J0OyJXKBmQag9I4ET743mNg5z2qBD1ZpWRQfzeeGYPg/+D0cJ805f45kGdIr8tRSgj
DqlzAYK1whi7F6u1JWy/Z2RBqVk+7wur/92Buf3blxa/56ghcV3h/HHwES8whNtOMcOoNA86cif/
oujcji6j0SItIHZg+HYVBrGAL/TRFHhRf0CBZ51mjuiXWwkmMv/jShL3qvEKOHN0kzXnrS1T2ks1
I/hKXvdyvEJFU/DNJiroW3EPtkJuAmqMVfUyi0uWy4jgvzE70jgMUyulxd6IhjaWM8eVjZwMh4nt
TfbbXdpq7e+gGLk1lvufdccczShmpqJXqvffGcTonrIj1llWWzTFGIVAhWbB7Ip0nji+1qIlJ4MM
E1eWYzQB2rVyaldgsfP7/0Rs/7L4pbIn7VNfGwXXso7t5X5Ta48mQVYTk15E/Mrm5ls8vhhsgu5c
wurZ78bq21Bs1ejy9cJy1fDH6L7NeNy3ficjq4Ywm2p2/63ui+5eSTvAWcIvdmRZ87NAOfXtokM7
3v8yM0dt5nJyS+/XNiSd6xPy4T+q+RUtEqu/PCnix1/wzOCyGvWURG2uIH/rd74S4xiUyGSfgdBE
p0o6Ri2NvPcZc8BmyMPQMFVof86oKXoutqz1U0CT0kzhNKS1m2UQlv5E1QUJ1nfBbwA5IqLV6oDU
WM2FuF3kFMqh87YjgNQ+UNGyfEruvTorGjTKWvyc2KMPFnLn92gWDWImHha5j9JU3INgEu6M7e3P
P1vwuTQJuL7ysWH4oumdqAqon6C1+W8LjbEMu2XRAbHwSmCCGIoIzCUXj5sXl/XJlyFuExImcwC0
8XTdWpPoAgcRGud2ufwEQCV9DBYzm+afHhnoVW/6k1cVf1I9BL4IfSoIPIOiNrYGUQXbU9vqsii8
4i05Ax+CV3W4cdqZx6t2asQ5T/mI0+qa1/hnti6eEQr8uzXHHIsHSLG2zMyuU/JuXLrSmWE/0yRG
2Q1RWR15SdNYryIcH2ELT4WuLdOIjQien9yoO4WMMZK6bTgKSkxUEmBhFgHVgnP8FQMjDkYDO6K7
haWLWYsnydduQVYaKULFVhnqiMbZ9VLcJWH5XxmQxabjyx88MjYSC9TPQR9Pz5a6DarJWKDq/BU4
7a8cTq9hhtVovWgcXb77XfRxGgJNLTgCHibWbf2MtiyyP5lWUEMnhpEYsHijMje7qv2axDsHTLSw
xWmFFhMRUsX+O/4Got4n5ymy7C+/cl/8pBtvAT/igE21XRdNAAoHWSE40dgqjdfXjXOZJoI3ysFq
p71ntoM77ZCZlnwAdkAQ1pNpFgv4fgouCTu9anzW9LlsH64ZS+DoirEh6pYq02GrbpWAPpmMKSRF
7QmFeV6g3Lpq5zD4jBONY35cjgHY5N3zRP31pJUjixVibK4YOkL1BjC96Eb6jQm/b4qR5uLT8y8o
Kl1XzftQ/T0bEInrTFZY1YK+wLJ7ILPboYo7Tybygrf46lGQs45DbBExpDQzavYh2xn4B0GO1Pw+
LoNIbJS0N3B8qwkLIsnJJB+s5bQih9Scgl82UXolkX0Zhz4SGo7XN7Feoab57EWxl56oFw8M/UN2
rwT2IWMKDEML+RuQ5XKz4m6GFCnGH9T4ywxa6zerEEum8wHtGoWl7mQuRLc1yQhRqggjag/hfPjE
OoGfg7nwHjg28JwHasfI/TMm5qFgg3l5lQQkt1ieq2ORxntdgdFS8htNNAEtKBUKYh6J6Da512bO
k5UHaN/RehRax7FTqr68U3rwmphUmvDRKATjn5JJyVtKUO/eQy9rjLZoyrPWMArg4ad4XaXEWNr0
E9Ha/Ea12Tp5Zzg/YaFHqSdvGb/v8JOIIlZEs2uCABS5vn1QirO8ajKXph6k4rfRms5f22LFxftC
FrrPZCVVX//Ebg/GAFpXcVZmwZnVDuHb2ziMjndUJD4SOIMJfl6ej4jWmF6eiUVh6rzY7iCH92Hb
UfTlMkz04RXkC+/W+br5QCkTXsz4JMSZBDEhRJ75b/+XEktVwk/kGdkzJ9IeHy6Zvz+bsO/IZdN0
1E+1Fhvsl6x7USBTVXDskpkAjYShHonAcm5BIjwPqcm+GktBnvsXMWjZjxH+HBii8yMB+BxPbSqM
G8E8BuVpN6VWtB4Itp0tWg6kXOL0S6JBtn/gwOpRuhirubM02DxXBgRk4xKWQ9V5neBUCVl13WfW
V9wj0cQsNFd4/DWYgwfYiKaML+h0itc3HRiOKxmlbjR7pkqis/yW/xckOqE4byS4n9WXuapL44D2
t+IGttg8hdNHNPfUAFuPvo5b01tmSKKC3ofE5kxSpOPQl/GgWuV0Efw/LD2mTcMFOD4cAQ+KVdN7
MMPtULq0QamZC6g60SpM4+0b+IybLdu1HaT5e94slkE2E390fXsbT3YnCZR3U9B9L0CyKP/YPh/m
THCF8csHKCXpeQ6zyoiGprvWsx0kbq3ps6+e9Uy6vWztV86ZDPIdV8wcj2KF7AJyOE08DQkFB1Zb
fcStGhZ47QxXENi1wh7szFfXK0Mi35PeBarRWuLmjLLhJEp/KEcAbmTVN9kCLEuNN6u1iWGYlC7l
hFkZIOXRCr0q8l6dltQ7w5KI+eLdZ9u/icCohQPlv+gq0rFPzkq9hbISz/xCKq6te4RC/ITv6lq0
z1gNF+QTh+X8Eo3oCpLOEU7RykDtKo3+Ys3kXcjn2Dn/y0dj8lu7vGM0AT0hZ9xhIeI+RuZGwZ2v
iKaNGImHqbn3BCqcdXwZPOJxsyORbMiKMl0GhmWNAQUN4SWh9gBK+WtdPip6IsOVj8BBBHwXszrb
bw8SxbOfItZJzS3jG85q6NYbdG015HJK+jZLBWt/ODrPfi+snP4Tgg0TICejCk7JDXDIgZYJVAIT
J9FQddXT8K9aIShN5j915K/47rUSkIUCrea3rWZ3NTyzPj4Uw6gvp4nmp5XxgTo0IpBZfLhd8IXY
7YyfgODzwR4g0B7KxGFRp3wImDE7GuIAFfqLNyJYYK+C6cwXV62FT8ln46xvpADb8gH4c/zFkZET
PPqPKpCjTYLj0D2L6/DcMCI6C0NsJUUrmRQDzMR0MFCT1HJDjccMk0ovCzTQJGpwSpws8DvodatX
nq7YViEQQid8AuAMX+A/GMmM9ngqyKtMVlgP5X7qsBxBTKUorAgjmFm8LPS69IiyV5bb2SLxk0C4
0Ts5uNHrRyFHMgFHeXqTPuEoYh1QMkYf0Cdcl6pvHOhGgOHm2sD6wIfWXp9SmriJNcG6WzEJW0lw
XYOkAUj/Rj/7fOMUa/wpwIHj+vquAB1gV74NbrLdvS2S0DhyVMbgNiZmGdAbLQ2mGQjo8dGXEuwx
IjDXealDt+tBt+9+Ku9Tew0R4lWdPPVr4f8snewWI2qggpnF6tWdIxagQ1YqIECHKirtg0uC6wwU
LwLKVNn2MNFDvAL938fR8k8vyvHj+Hz457kYfTLj0UpoQdLbIKuLKb+H3OmviakW9bNMsm3IaNRe
rD97heVoNfofRHiQcdYmOtsh+WUskby9mWq+DRzYkuiqudCMks4UPkkDL/ow2+tjXiyeUpgsGB2l
NH/E41GHC7J+rN1pkOqPKkbiAZgCC49eBhzccm1wwSw5WUbMY8yzPvgzm/qmwOk2YVi7l1f8gSz1
BdBHctz6wvbo+hlYMZBwQoouilLonhTWQyuK6kenFgULY8lGYdTi+B6peSAFURoja+eEEojhLTTx
iF3jSm9oqJ2KfDKBll/HIsxVymjioJ00QYFe/8GSeww6tILBtzJnhr4h/xlIChZUBl8eSTS5u7VC
peubmuOdsN0nTZ3qHb6qIXmvSnSQ33l8Or96XaQmx3C6C55v/hnS7EDdUsOL5hHQrG6A20p32KwH
E15Em0Hm3uuNeoRZrwNldERXHdZw+QHT2OgCguu9Z9nhCPvLhvVxK/j1KliY/S+gLLNyjjm2fb03
lRE0fiew56GH6tRYR1525z0vuNnKYFDdVXKQREiTEiR1gtUJgNucte9XSWNSB8XTY2g5E+J35nrO
53ezsvnnJqp73a/ozpq5vb2naRK7VBEbX9pTAPBeHend0JzcyRen5EE1K8G6i5rC/tUxu4Q9i0NK
WrO4uzUcy3Q9hRjtqG4egJQfZri+Dsc8Wf3VajRyCLUSZQF6Wj9qFByxaH4JScq5PoWGo8ue/tim
DNDm6kLR+7i7LRHH8AUYG7juSPaMt3BcLmPjB3vk93LWjofg9lpL2Bb97oeQMKOu0sSLJa6n/mh+
uh6vMVMW1cWmuwu9QKXZLKuDu5hFaV9LL+mpP2myI//Xic97fr+tnUeiqkHRWHA3D/ZLcO/y7seC
a8G4eHJYofa2Upr7L83dPKiND9c0d2xLf/HrTCNw0Ft/qzV7mxRa62eB9JgLBOsVyg00OkMpvMAZ
IMvpqHIPAggvLLorIuUTufzSakpmnc1/IiDX8miynJbxoWL7Ful6LwzVhc2gSBnuV8IpSEMnvqHi
zwLwkuP1ph5sUKvkM1IR0hfn+HKIP5SCrc67exht1ScIwAO+P4y7+vs67VBZHr10cmXL8Xqs6zVy
d+5yhsNO90xyiZpjvlPaNflXgwbM891G/g6owhSVP8vLkBLoiqGSagVd3bcppg3lwlsMqg8uRA45
CwIR1r3xFWwrsOAi2oJD1bQrzA0hDBH1IcTycd8Gr4zRln3w7TRI9o0AQt5kORQ/4gh/gJ8d8ZjA
Cj9uGRECMMEodKcsim/xEgavnPlqQvHUYW/fbCWnfoYhOReLjKqIiHTaH0r4wjLFDyPkOgknmSYb
DVuMo7LXfgakAkXpRHH1zf9SNZ367QeC0+b7NVLavrTGVWSTuLFvniGvk14lZIsxb3HP90QEgJRz
lnciRkGU8JHso7fClMvloyBXj/4SCRFX8M10+532KXjCKQCoUXwwkRgcZj2MhNZJOI8JL+8xPCL5
fRzD9T9Mk8bLbf94HBb4KAXPtPB9uBCzuwsrhEy1np9dlM/pYPZ7hFKhSGkDnvkTq6ObfK2HUwXX
bvNGXq1dI1wLJSV921vtstHm541OjMljVOu6amd6T2VVnRdaZ2dIPA/wSHatSBdvLpLMfRJ4gaJp
Ywf0zRRuKvGUAHyV4Htww3Ww53azIFABFJTgn9MmnH+Iq0Vc0Q1czDkh7GIIUUSbejahkmbS+X3u
f5y4eQXxwh5zoc0OKNO+eoyvmZMRdwNLQZQTQBfjNLo8NzlYbmvFFZIOK+XRAxPaYiBJTrynZP6q
1vJL0zq7ZPnYigUWmhSEaC77aizPrlaSxQLK/bPrGcrFHLUUbEMJByZ7xU1Pf9OxXDGOHxarNJoS
rZghyZJ+83EmXNG1+2nHfDDKKS0MYpOC2IJDvuv3GyJt94Yv08N+S6Zg/yUJmNT0ZZpX0LbbaaYt
aI7EdEImTSu+8kmHMd/6yOJlk+GDvtK1f78QL3/h3leiHjlXxU0E2pi3uk+97IhY1jIzxnM3lVXt
nIE6tVC56HFH9n659JjvEVAcSAn/FEFN3PpqrVBMJ5SW90n/+GOKMV5u4XSApdk8MlfCiap7WviC
c5FC5QyxQpjedruXJcNJUMeTbt1JY8bd/xWYxNFCNxiZLOBY0X9bDrPdytyHPZLcsQdgch6G7hyN
VwAsez969P2k6B3CCtKtaz1ImHSaavqajP/15OyKQL7tiMrTI9xR4GWofYBk/Pbh67egkVUXFjdS
mZFdL8uvDExXv/R+tDMUUsnH2dTQLP//O+LeVv71p+Ii3GvZx09jQhBnrrQDG7b0oVxN+Yf6kJ7R
TE2OHQl+EASOdObATVwtxFscv8vDeLIsP2JTAxsQzM5c0kvnw2v/EtYKxWKquY19u5NTbNXOnsKR
5sn8JUNRTUiPphzwZVUGSBMlxQHqdFlq88CQyG3MHJloCGWUUNZe/SDGGkNuLp9kjQoUGyNLCZG7
ZgIp9DyyFp/GZPjKyoGKjNAqe6GS0EpL2kflaNAZCgrvwdpaT7z3v6jh+4lpGOqwist495cs1U1i
z/vVzNE/2jjMZZV5Bi95kHo+2WlNp6kchOz1zLMZfaOmCWUKWixA+JpGM1RqUBLa7p/Wk0kue2Lx
8NlbQ0uSioecZDLWxlVU9qjTz3bMHvPQ00AckdJmyoG0AsN6FiStoDdYjN9awVVfeTM6uFW/4WKY
hFjEQN62P6YjOJdSSYkcdSujNZEw0aQ6o38SeyrYGqdYdRBNDe+Y940RIngtB/FfcV0DK1ko7mly
aEWB5rS4jkySN753tW6e/HzWjjp9G9p2Syy+f78jjaSzdhZSDI8g7p/w+Zr0s3mvLEICMsup9f1G
hi5XrIEi1Y3pJ/8ARIValuJXgstcYSmyMRvOmBEHvS5364Z9nRQa/+V34xCjeHak9E+PoAwynG6B
ymTZoPw1MrtDIREBtEtjezNEYabJwrmX2P8LAQSpSZeCJeIzsyEbnqOzSNXwXzpfBAxhThXt9eto
lb4ZYdPauLqdKcnyJ/VyKZKKVXU+zbIEG84pX+tqy7tO1964xYgF58xrI9fe6YstpbGI68Hg1H4T
3s8RyQVfQ1iyDTYT1zcPrUTRkZqcrGe84gRrdfWy2C3yB6tzjihqyoXjmhbJsQNoHka3QNt1P9E3
WU1gzAm5WpDoWYWsiUSA7oMgKu9j/yM1oDq91c4oHD4yfHL5Zu5p75paOGAAOTJ9SC2DHIsJzcPZ
7k1RZKXjE8n2moBn6UJuBkFqpIQzr0SKpx/Pkz5nrCMpV9FhRNOdynbccx6KaDiFRvgxA6Puhn9Y
bCimYq/LDDda6f1VRGHsryfmv1Ned27Vog/1gpRr6/5Ak0vb+tejBcxWu4t1hZMjXQZs/NuDLKHh
VaKl0NSCZUyLo6IxeOtK8VAwoS2zZeMrVKE2D/ov26zlbAG61cNTE1F810R4Co3mRmIDSLmzG4lJ
1h5BUwYGU90/XbsYZSTpnNH7KAWo65cL7kaqBMEmebemxoXEwKIlzCMLnvpv1+xBhBYybphVir0L
DFaNYk6xr9BIbPGN90aiv8sDPTgBj8b8pCgkjBRlgqOEsDpWBdhyIebVgIHg6JcAxHuTYUgNGyKG
HF3zeV94hFZ0bs47Rk8Kj/4t9G00aZiQFtyuMDFrBmuX692oBIWZQapRE8zWjaTwlfMyKKG0hgHu
lAKfPht8XFZL4Pl/oHsPhfyrzJb0n+DpKsAUegEY073lBUWjvHaQ0WaOxMfGmrr1ZSqdoOVqa6wx
jD5Fv+ft3XSBZT8+atD8kvj6f5mMPdvXx3Ue+I2S1ohEYR4pM3iVXeRIaM8l2SoZWO2roxF5kX/l
WOft/oO4gqQ25lLaEB9hj9AAzFKPRl1dYGMHARd5Sq7QL4TYcm+55dwiqAuQ9qfXyAg68IoLbClp
WZcPLFKdWT338I7lXGqZaV9gQPxRG5nFtGch8orfFcQpQgUhICdMjxg0xkKDaBlAAoIyhrV+Q6zE
E2nKyDzUnHhHNJ2eOqAj0fZDw1u1zMn7wgvyuh79EEe58t9J4kShn11OkKX4uUoYct4oUznHlTAP
cMackVjAxWNvUXUMfyaxh6fpESSHnLNIt3MVZI2BIW3xhz73kBJQefboCfhNWxu9g3iG1QpCvXKH
WFrG9Z+xmCJZ7sbtb0vpjByaRyrTi4Dl0HXoiojjXSZE7+NsppXxwrcNVsz9yZ+illQqCxjcXO1e
QKm6C8wrNXftqPMSrRsRN7oqgdvSgxGHijvNbV9jPE83hjc/kzoXSwqmzw94zz8urK3f03JiMRU9
1c0LqDCRiZwY6tSH2kMEA/F8/8WYK1y59C+C207TtjIogCo9ZRPDYK6/hHVRjUmRvkpt++kqNMlO
KeLZXVYfxSXQAuPc503a4onDouqSXwuckIJYkUKDVAvyYJ/mkXEKhFpXXbuOKXMeXyt6aWDbqJPH
qEK1CtgNucUqJgR/iCIFUX/+rTD1vM32yBuWCzXif0wWfhasoG7RI0eWsgMxT0lgg1blBR9cxp6S
ENogBy3q5N+LyRJf7yq1yFeu6UPPumD9o3LIsUBej+fbEvulGG6KqXKAzx34naRpCxgiFIMVwqZC
tLtz4mlXWdlcxcq0uWFfOSMN0sQpqj8BKSSQ4m+LNm6d5VDB6zG8+8+qQuwGtyaWfV0IiAywB5eq
lDk7pPzmJrN5nTD2/qaJ0Qv42SjsybU0DJUzYRrFQBoMnaGRe0RIYgaNmy/THE3Lp81zGdxA3RB0
mbYzvcAzt8d3kLx4bN+OHoJDNvcWlD1I3IZJgmp3CUC/FzD3UgO/Zji8NA1nif5GUj4yrJnqMRQH
K227KsbyloEHoB1TSpnZHz0Nx5fruINt8CSIHv8fNKrbT1BQB5Ry3Y3qn20u88PY2d7Qm9hmRgCY
prpDdrzW8981RAsGUp1siGruEbs+Cxp84O/QaxQ+YYV/BB66+6b8YTbKB7qMQ5jCRRVf1XYQtWRC
nTfDfAbJd/YADID3zh19mS8xA1DG6f0fGVfE2D1F0RwlTrhshTbd9rxM2iGAkMauDHyEPB7J92Cs
3RYhJN/NkewHdiOygkVDEvrL1UG06oupIoiYUnkBE601CfktCv0v31wEzR5p2YLReqGewT6v6qDp
F3SZS/ZAgVX43Arl7+N3swfyuV5T7wAYVM1wyAe3ZqwIKyoIPqOgmqldnqVWCfg7D26lRQ2fT3+e
MgfsR3549x4dTAq/k5FCcLRKHEQPbwWq9MME50+3G3Yzj9Pw8ItPNBoCEzT0k9E/B9v913zZmsox
IupujGkc3yPOhn+PNtQ0KKebT/VDCmHOasxztcBqapRhRwB40A/0t/qrDlWaJ9OMHSZsu2U4SMOE
tjKJel6qYIBQ/k4EZBY4Np0vegTtMYvpleJXT84UBdW1/ofyELoOtUxY63KvjqvOYmdnp2ZhTCo8
rdR97+qoxbZNNvpKNJyJIPgZ/mRm93giobR3K79q9jk3kjyDxA1fHFp/7zlnuUZ/zRSq2CaDJLXg
0qIBHHXZlHdgKDB7F5/wsOHn4L40tRuCLlOmvkEHAASZkNgkVjIWLC0NknlA1NiG+xmawfIUM215
M6VVo6uGnixthyrCuHMhcKEq6xF4C09O1XQ+w93m2veaG/9jAMzpqVgM+3wBSeQrl0I0FrGzkKw+
amD8Hw4QQPnX54ZFtWDqz7ysbtGf2L/5/Soo0I54mhoXnKXZZpTngx1KomYzKVlXOox5JfTuKE/M
bt54Koze0QOaYhXz6UYShO1d8iGBER63Cmewwd87VKLVPq95Jrlb7EqImK3p46/70n3zzEN3buk1
pYiPzSSQY388uqRjzvdrhxUOh0s7J/dUSKxhzXQrFBiSO9l/XrVxQtftXqqAITwb3RbZLwcDdw2c
LNVH44FfXNEo//8H2wRDENZEs4bsxhvMzMH+QDdvSwe9/pEasZ0WBPMZ8if/X+N1+mrb1OmHQ/Oz
8lOkD+O0Jn7M9uci1wYyKTXJ1EXLAzpxzNHYDBm1bvXPSA5FlH+CjW9wAuS4dxibCL4t3zqGiCgn
s6ipjXaa1RkBUvXfS+Vu07T4ULGuo57LyYy0p4uEiHjwUdYz7jpCFpGqZ2+K7LJ/hoNwXUYhctYb
yCsmFswkb/O+TdMYCK0mLQQr2gXw2ybH3KpnVOgelytQFXzONzfsOYTVw5EgJBuHYB7yBswsLIE1
4VMsWolPCZu/WIbusN80sm3MEJn0rDJXOwNye+p0Gt8wFVifUhlnJpiJRFFIJ6t0vXZzwohUQfQd
TGnckGMN873UrtLlMKdCYy0w83fi2fbtBkdJhNxuIsEndXEBThTep5094pf899Uf19bj15DMnV2H
l3LUAjaeK/8GXgw35pg76c8p/G/wOAEkDb++3SftcCAFV7AN1joKNeGmYJxjFvk9kS6ymwcNZLyF
02CmRuxbs96yL2+sF5mqyaCWKE9RhlaoZn6HbKqNolzGPOWlcthQtEKXn/jNzg+Zoh37MGEpZrwG
3CQQEGr5g323jhNLS1FWsMSL/SUNJBq7FQKbVbfLd3sp5th80duJkEtSH5+cL+svzqmPWr2QKMx3
xpHjPH6b2Q408SlnufQ8cF91nGMD0gdk4DpUpIDODKOaxzD5+76IEEIoUUsmweUsPc1Kit02JWJO
TWA0irtsjSBJOqs9JoLLkrss5hxa4m05U3+2zHAjc3PvQZOoRFIg7NJ/ySnilvfzDPuToAJaRjPF
pGEBAYRobW42lIWvWQUDq1wZjot1WyM+Gb505+Jbuj7odccdJrsHhZIqrvV+kNoHZLfMesYKz4lz
T60fYuvtrbHppPLXcNaFMyMxMcQAwxP/C/IkHhD1OSIO2uPU9MFZ5rdpx7Qas1CAh7N0WHTqcdTw
jMaHwmdhd0X6uT0ygdiSzv9Fv6b7SWPu40F05xOLEDwiOQZByORmgs3SzCo7ZNRAj2V/qfxlbSea
PRrvshqmQIiLOC6i4G4z9RpQCmhiXc7ZESB1USKTAPobu8mrGvx7EXrndpykxsWgxtSGTe4w2vyO
XMXIL6wAJGe7AT3AwnVCrfoT9f7XpHUjgvxRntgmz3doLNyC9Po2/kDbbfHZGTAr+xj4VZoX1iT/
7dDSMCizQBG886kjX5jMJNnrrEzLTTyhbNSHmREzeFn998QZ1SPjiNtDUIFCxqMl6CvLNjdPf97n
CPupLC7uYr/PPFuBo28ADXO+nd+njbICZIKCfNl5qhmBI5dLPh9NAQHX51Kb70miuXGW43pqG6eD
8ohyd9nezlSTJBZWwyRePAjJ4/lYyhGWB7kCARuX8Yv1ZUDYNid3ObOVK7ic6lq2Dff9RH7SDotQ
uqw/Q43D6iEkJXos8ct+m0y9JlorUAjlcdGBvc3UIbuiMTErjdS5cG9jQC9DCrZbzIP8cbT6p5FY
BSPYJNSVgyLxIn8zfol9rAd/p/Bnr8a5cB5rK8a+j7fe0P9+oYXXF9suK7ZDG42XVuuobUZF8aVX
WocSaGAMqHsCvXylJQeKIJBcHdOQhmfyMyv1tb4QimqsAOXX+aNjt4b6k1HrpQHcSOr/OzKnf0Oq
nx4rZ7rShtj1IVp8nHcLfVYSxJYOe64Xy00cDxfko94I5mK81PgLqL0h+XSd93Da1XLbBGOo8SUj
NcL+mQFW3NwABWrUSfgnqPIMr2IINOToXMFfU/m0X8wqR2iPVYsiKx94YdkC+63gcOw66GPvgUV9
0QzghqTGUHBwFHhpoGFa4eglurDcAwDxPkRX2gtXZ4IRnB0LsSXh1Ypv5YP7DziQ/lTJ3YAhGDAa
/Pw06kWMWwI+Z9oP4PVQ3UPQryKYL+wP6TSS0hL6l93feH4DAVv9rKphienG/PbjcpPsnAkOa2db
rH1Ike7ZX+0HqfKF9Q3cpTAx+5oJDg94Br9vT5OWYzbedBBxV8ZdX4mZY6IrNvIQ5YtCG9dVMr9h
ekKTYNz8Ho0h13c+kexfbpmwpzT+QjF1WrXJ1OB8nDNOOCVzRiZ7yEIkutKCs8eugoXIaCguXQGN
Kit38ougK68WwTGkWNHrUXWEZU6S+M/9huahzHk+bX7E875ZogmwJ4PevyldydKK7euB1Fqdzfiq
n7Biu0pyJ9Ko14jOxuGhOsV1mRZHik5gx6Krwfli8u2Twc6jqE2rX2kn8B+/K4GjR8CEz1LdEM/U
p208jEgpr++eC+WkXxEhMckYzm7rqAxnpF/zz6pOUn48+UBcDDGwD2hpG/zMhXgTVzu0dWhpUza5
bySVEsQeAX2F9laBtwQCV5dCzv6Xs1Vmp+acIMiXB9wtCG5k0+cN8kKhzBF/rctw3nVtFAzC9bXK
gKBjjYUkomg4BqRhnhuqf/CWuj2m2IBYRf09XvtqdGu03gn/UK2WNjaqvneGTynle+pzk+2V/3ks
Sggm+DhCfmuCR4e0deeKklSjKodfKe6Qb8UQ6QSBeeycI10quAMiSOjHKOSkp6w5PEfVK0crJnuK
Nt2cHqjCKWl2Z5EAW3a93FRb2h7PuBBED5pqv1Y82fhS5gd1cFBHGwfOyHnog9+A201JLUbLmCAu
zcqIeSDtRSap0GFHA0fL3CXvq/L6uKRbmTsztWLllICYyIiDvtY44HPYCjGlYE51fneyXRxfF2Jd
jbqCvQuEnKNQlOkrJSHW1JXKPN0WBaC2JNOkpTuio/6++9gfsDi//yLzNDuO6OHHcqSCPMas1N3b
ARwsUK02UgMrkctS7Kt3vTtpn+s3brzKPgg/n+3qNdtlF58VeszxaSvzdH8yvQv4+d12ozG5zFm4
6Df56CFr7L78skjWP8KMeZJjxAKS9+R9jjOudaEf8TLlOxNm7biyAhPsp35cILD9HL9yQPkYBrsA
nxsINMpUovz3Vz9Iks274BTio348oOq9UUeoeuScWJNl3s4tzXgmUnYYXyva8cifhqoi4Rxa5q4s
ye0aenAIVdr/1ustNLG2Zurby4W2vkV4Z+bGmLMFKxu4BzIaMnBa4f66DiouFraR4zJsV0+CBVxt
3W+xV5icALgAgzgGf5nngKCB7pWkiW6E1OPxTeUJRsYeS5DRHuHBagGmgqnWf9xIwp1jeS0p4Mcr
nNPGbBJ6xmg9bSWZ6i4ZxHkfNSQ4UFLU55+DIy54DlwOuPzleoAxiS4/1IdvoBOUhl6jHNyJZIYY
RvqOJjruC1HWoM0MUnA1XCMpycektsZyape0jCLMCWkhfzgK7XaVU3lgO0HZwvzO5OSQrlPKKHyq
94Fj1I/KJvmnaOrQHHKfp15J+CEQYZ+0l8i5Qq7pU8RcXEX6FTZ+BHlmW9lWLVlbkdAOpgdBk83F
licZTT+d0DfDR/1s2wQr6vRzdGsLfC1yryOT/eItj4CvTbzx98jkMI/oXts4msmc+hHtmcPTHj1a
6LW/Qq9XvNNwKWnsbujZn/CRkzgRHromGAmOv8qhTSsbYUJFaY//NsD8RwvjXKN7iC5PcMc4bgZs
/wmoaVtUJPP4uHbBHBJGBolRhMi41bTKT9qGoyZEkLZZehL2d/NKzTTLxoUT34fjik9uUWsNeG9c
0zHanMDpf6S2z5Xumd5xdmz/YxvL26reSmFAdCOZPigRDuxd3gEzPaSx0sHeT1rjyHmEEAqbRJDp
yYoBf7FauTuE81rEGS4KA48icR7GgD8dr6JDE7C40ZKTHa9gFt6+QJf598H6wqb/TsEbvOUGU2qp
b7uOt4Yf6gnb37LLc9GhVhPFt82A2+uWPGS6czrCsCk6Pl+kMH9P7xzGiwQV8VMLyoB40n5P8uNI
Zxa5jWWh8PV2m9aXvOnMQGGWWvajr1hqv7TR1RaP0dx0uqmFqV68zi1tRar+8jk6XDOLV26uh/TU
XMg2sx/+o7ul+22RbMkr3W97tv058pY+qZzxq/PtHZP/QxL2e32blvTkCJTXrthD1ID1/StFEPJ0
gbtZdTDAC14bT7sS7kBO6CwlXdixKnOCCLdgAI55naSJozUJlZFqpbzYmeOmr4Wq43Vbc/6YVIe6
LUsPjy/h1p+m+01Xx1uG5MDEeAtw2VljKzz4sHPo8z4t6EQP3rVwGU6j0YLFVxi1YIf1CJFI1oh7
2XylP54k7UH2AjIgern8k1yyYAahD2c/SuoK/0y/cmEcpFOpVpqrymgUGtZXM1Nu+nrx66pVmiG6
XfGME072nbMVw6+zKbQatxkQbWDGs9MjowV94EY7gjFvnuABdFr13lhxqyiY2MFE3VDDWaclcs6T
6wrdJQw4FrISrNput1Zk8d5dFchmqX9sGzzYH0uap04ZKg2538zUq+e1zHXrTHNNEnA3n4WgCla/
iKcyjb0kKQ2u/yu39wyMr39p/T64rMR2PV1exeFUBHNTN0XhP33vD7T0UWOSL1DrIi2pYusOu/Oo
r1YbqSUjTkeiA+sVf8VYDx5DKvYpJAWW84R2nr+5hI3uHOH2E2EjYH2nKoNZVA7LeQFMutS3BIxR
u4sz6AoY+6nMj6fQYhQPDXmIHLIb1Eh5IsrHUzD/8IgB8Y/KziF9KmUeZrQpHWZ3d8k7i7h6OXo0
VdlahneUcsG97/FB/TYiNN3AG5Mx5hP2I/fuvZtiYhq0OBXLhro1z9VUHgkNdaxpyaf+cB81FMBo
OtVJR222qnZw8o32OGhLWs3tBq3VbMhMC1Oy8d6DfGC1r/Nir1XLJUhVGyUBpRYe01g2xVqFJ23X
moKpvjhQmgx0ZT9LbR254a1IHSZelhaXjfslSdSRIAjgdtzAxiARzKGYCrsEdlBFuva35bBR4hex
ufg+UVrCKV9KnxbAfAMA0pd3fj9fUuWIbUsfIrnH6XqDtfWegFb7JGOgMaDPzehEL0xpyiwqVl7V
sVrvN9qVYbILZ6wF/UEiKJNL6JL+eO8S9FxFe+e5RfOpHugAUgvyga93klvV2FeBj2VEtPByeAgS
XUcVPxvCv4t/EHj7sAe5FQRs/RkflbtYDYRiFLrrrAYkhrswlZ3JdBIjcBP+gOqM2AFIV+WTU6v1
5+1+sy6VSs6bw1y1ttPx074Kjm9GWsI0pk8i9NHSm6OXq96a8ktZYhkq95m4l5MGoCZoCxbHaTdS
PvsnuT5lDJCjRz61sZb7G7gcooTQCljy8nQxEYcQa3eRe8Fn6qKLRG5B/5q5VsSn0Y6qQA9IdIOA
95Hg6eswaNCT2TlLFtcQh9R7ssTnrnzl5WooE60shgrzIN3ZjXjYTSIBpJJqX5Ud8eXjcQCgaUtB
1Cw8lALFJM83S7VBV1NH0nSnQuZ125NWo0Br8AQON2Tr9KNYQZWuNT0IJn8NQliqpy5SNYITHh6j
mpdnSqRCFC2x2LmqlfyzuAxwrvqPuVJpoXESonPkd1Dp/8zPq/uw5rMOgk1dzwHHc7nP3jkY6FbL
TjapoNzpds7dB841qhdhFZOStzgCCMuHzjPmJFyGTATdrxkADT8c/QEUtHLsqYf0O6SElXHZ1v4o
UM8BMFThrw5z0FQrjHE84JJp2DPMrmcwD+ic0hhI4HBQxz7Ohi5a3spwwl143u0Ctppw3ZiKSk6u
dKR4pLgfoi2BEDIDiiP6JRl65dyglL+m3b+z24t9NQ2FRxkIKozrAPKQ1+t8yM9DpWuekijP32Gx
W34AOCJ63tY2b2cvEvC7eCrfwBYnFhOurCsx4sygy4uhzJu2J4z4AUK6ofa5sdqGbQhfXAVkizS3
EWKPjB93AEmwS1XyWbRiheUg41seMuNVVCj+MmaQeIShJuuq0TLrIOJcEgrFUPDQxsfMIYBrvf4f
zIapiEBqz7mEomHrXoX/99tQn6CB/tIWEFGWWfwQ5FrSYef0Z81v4N8ejxB/soJJmsGfI1Rx9kje
TUXRdrFWRqOyKL2BvQiJB276pGYQl5bQNXALGZr3aWgPPssx8dqsBqWOouIqoEI3PjkbPSoLr+1b
mYigYTSV1wlddKWzTTg2jDklXHsa2gvtz8hfttCngGt2Lgl9cUNrK4k1uejTIlahy1Qh2Pl7DzYl
LxPfTWt0ES37dxlFm1H12+UGLo3E50qzh1C1GrkeLKM1H+s4rn9lIgLoEv1bf0F31m91ptYsMExd
L2i+V4W+AHk1DGfE0ylhNbOZICc8qs1YZWbRG/5HKvHwIb+WpnSe5IF6DeWKA+e55GE8J9wLlmkK
BPvSPAuWAkFFOui9/JQmG4J9fYSAohwddOYwKdnHnEtK1u91r1gE4Z/SI7Bb4PaAfdDK3XEOgnQ+
QCuRQoS/iw+hIX0vabWe9NQrzS+An1CZm/yEYolqt7b+wiXTereQZHdy1eKWIBgM8Td9GpzqDYjC
Fa/NHDRUqs6+pPAMK1hY/sWpbvwfgVzA4CKlklzvc/WAxnl8TQhgYdk++JnTrX0nkAojkJya5z3r
Na2M3gMP4uVp4zMMhdsDv3WmCgD394nRA5d3dKNqIUrHBBr3ZUO7B+sXqimFxcF0QCy0BObey+/M
FRXlvo48vrpwRebJdvOLaZhE4++OAjc77q9S4nw2ywDIJ32wv/tR5Gze939hj00WBIFuVGzQXJfR
pWpnxmSQFhR/yO7Ebz+h9NV21hayC8P6+h4uTST9yu0JH2+V0XKaqS+mk5Zya6PcMr3LE/xGdtEa
z7StZXoQp4D7hce60wjXSxV0ugPYA1k0LDWQ1bJzjcO9ks8T+IbbAQV1BFkPKDvRvrdBM6kaWZjF
L1GzXIckgpM/6p6XskRMoYWERgg+9gRTuOJqCvOWwTFj37D7Y0Q14bbzmEZRKsC9xOrzv9nyrU2r
IZLHjYHlpUol8R2r3tHFeJKS8bv6jXgwprwf10gATF1oEhR7C+hAym0cuW1ZmZAK1XBGzje34TXo
0U39Tw4/LDcdjqD24lAYqqzKx+FCUzJdSa2mWvDn+maPhe13tDg0rTvvKWtSHeq4axWMdgvRtRpn
VjODvtqR9PnhEmttPJZ1lQn//xQa96bCveSQB+M5/cAYVyeAPpH7yHlovC4P5HguT6ww0g/CBmhn
lTs2FQPqLEZ+yxoSQgrwQ7TOBlKcA7HGdjceU6gM4u9zkeyVHNt+3A/dGKXa8e0q7Ld9iLW47XsM
QanBff3Sv69WLHzYpmvDFxgUZair+tT0p8jYSsg5eYqBtdFlosy8t6WVGBBjCdG03dxBYv2POHGI
K8IrVT85iUk3v4QV01YCRg2c9IFTUfZnFgx1REGqYDMVmQBoZkM7TybpuIWiY1EIGzDzMxFpku2N
zjqlPOh5P82Fs9nzhDAwaoxF1AMbuT/96MP1DK7EOCa159kfjntVSVCTbISfFHDoZXCXwoAw274J
VT6ORj35GIzoEOuaKz+A4n54GWXh6Jc85IxzUv75QYWoBD7rXyK+j8fCseq7ty4Q+G5zINi5UZ28
YhRAvkL12iyWxKhTNOcxeM2hkcn7GuDabpSNel368LtnHm1KmIoKgvJJsoZyvVTE4G/Hw7klH8ck
EyI+y1cOPYLxWSFhTmBDtwM/aZf2p6RofC4aamZAzUGIgbIxOQNY6eXcJ9DuOTUgCJ3l7Be9eVo3
+kVALFYh5Uho1aBVyjopecgrPfEM8rYtC0Hw2NrZTauTJD6WdtbQofavrsEzN7k1MtmtoW63UXD2
eYbnhWbeGAsHiG5iRrLy0nIQ0E0lmF4F2ZlL6dRIAKlQL0v1nV/Sml3FsZcu9YZSRk+M/7JN0+tN
mvM5UNJGAWXfHH2R3DPGvhBj43Vwrijt5fMYospvTc0ioq42jQpYMU73B/qExrcbhZ3iXOcDDxgI
W0gkMF3m/iz/Z1ARggaMaMjKxCBVBLYCb18et52Ft8UNUeaZ8QKPooWuKT956sfbbMILOIGAB8n7
lVOjRc7jqyrA4xxe6urIrupkSwSUFwNRLrQ+wKnhymwFet1bcjlXzYLwxuCo9XHzmFjlfnrG+Lze
cvlzPM8PWCzMSIOIOXbpwEo5NwGAxx1NYHu+IV849MrR6eFG+vdEMY5mg6/OpcLQHCtegAzsHtKi
kg8bm8geurzuZTbeQu6bRBiYzA+o8L8h8T9weNa2rJ9AbyhuQqqFSlrFictpejzU9v++nE9cS/w0
auAxdDil1wxOvuaPtPDgUUyiBbELgBlMAd9NQSTaDS9xO7cC5L8QTno4QElLA2by9sjG5ghv9iJL
OwZoZJkkow8/Z3rl9utcXsPPnIs0d3AmnYXKlI7QL0ric3myy9N4Xop6eO6tpAdJ8/Hn6F7qDkOy
q5IP7lQAy9af7MSbJTHjPenxOuERU2f0bNPf3S1WLdtPUsIQ5BibI3SMYnTP/Yi6xDzVD5tosSJR
RNxByp1GP2sWyJ7IN7tbJNADEvVbls1f6fh36S6t2hF4JTE8um33OVoJXX97TxbBQT0/l6FhheUr
ZGe9B3LqUjP6xN9xKsLlIdZckyrHf0TypI0qZ+gszKEQOLJ+nyEySjxmczhztUWWcOTtI/55i7mk
ak7bfkD0kdW1B0fq93XrBgj/IZFgDNOBomrtxpJyPG7X1j1XuHIVNEVPAA2a+FbyOc60RZHrTYTo
IcgrR4RL8NiIxA29rN80uAxTSMeGM5QIDCkJ36Fzd4eXxQ3yqqqBhd6nSuUwlwXaTOzEvY6e+JvK
Bqc1YHyW/twzqEdDdTo4X2RHTlUZGs7RD4b+ARQHfQ38kQ9+BmzyNg208NuSKV4tyJ/him7ek0EJ
weGnSUfgODCORA/yLXKqad0ulklHcBCDOL+inxHuvkmkg7q2kpj9HTK7GxWpn7QbMJ57AEsHTrC6
5XMxtaFZwTAf3+yqXm6nfaBShga4rdfp5JibQ09VhtXh89l1qXQoR9oiWafEqKu3oqs2PmIgNUXL
vSK6j/OUtv/YXgHm91m5AXu6nLPMz+pm0K/TnEvGIGAaah3iDhKDOO+Jugr3otgvPUrc6mnyqIv6
pNmJDZ1/X36J8HZy/6S8j/qD+T/kYGOlzMH6IrxjwSsDpbHJCBF3wj0nx8E86n4fy4AjssihgoPl
7QAWARhlZFLhINKRb0qYQKyWAx9Btcw880dnnLrwk38w08n8erFEOg5rkgDA9fZM6xX22E9SRJ57
vuQi1nC8gpS0ooNxM92A6E4SnPGnSBJv68c7n0BFg+dJ+JtJwvbrk0IERm4CQTHGPAZhI5GeVTRk
EnP7RQYYGq30sjaJvWAJoQmAKd2INuZAUkZfGDBpHdy+eZgpEkHvlj1BGPrRg5GMiJC/cHrXwE9a
Y9k2ILGCcFJkeP0on9CucBvARODh901qIGKH6y+vAIo7sqc0PVqEoIM5Wef7IN/iahslDVz9tS/f
0ide6/nyQ8PrXr3ujpqzP07wA9dK8y6OiaQcMd0L2Vd3t/pZSOAjOc1rsstafNOtDKU/DrRBwmxG
gHaImAPkBF1kstIN3if6pn4FCwI1dU4spmRPoKyxpcn0g8IkHc34p6iJW9hJMdHKbXYsOH4i8JEf
hUMmu5DbYYjybNQZajb14nMUjMmYnJUPEyelht5GtoagDSEl7kXOdMkEMWVq0fgwhjOjuAQTxQ9p
sa1qi3x2xpCGmcj/9nzuUQmgVCiCCe6r7mVnkLNs8Rzgt4fPZucbt1AE8HEcTu7WKlJpJkEubRVD
ixeaYstxlb9ef+9aYcvR+HkOIRHW+60zmGO2yS7Px1L/lLZf2fnsAqh6mCPpYl1DhSIz8sGDGrh/
qawbyXO5Lv2ZT00qp+weM7CsxINbfFdB7otlleNhz28SN9ISR9VFFTGkKv9fxRamCjFD6c12Yf89
Cs81BvjdrllbqKmpN+GiF/PN0FYAWYThQgqYC+HQEw/lcIgxoud7hrmY32zzEzGZqnTQWESfeZ4H
PynaDIqzdjI291MMrEvMif6FQBrkEP0nzgk3S0z4K3CBx+j+oEDIbzy6dyovqffrr2lqEnaeX5QW
WkoSJ3154s75xGov4Co/xYko083W6oyUg0Y7XDWv6nhMXT5b6pzFZ+C2wpnqYvQRTtxn5g6A0sgQ
sps21z0GqoUHCRq9PKq7v2yEYqj7YY3Oyh3YrRBkSOS/Se5ZBwrasjJU5yhgmPT1xoD0ph9x98eC
7t1Xu6e2yL2GSELmioQFYwt+KkbEeGRhYz6dSVRaXBvU9qIpE0VoPGhZ/4GEiYs715+NZu1FPPNP
9KcWDBJoXJc7IlTiNPNA+KwzAZB/Lo45hHFlMY17jjVE/SS8cn+TiyMhZYkOS1aSIpLR0p6psjP3
PPFO0mjWS+KZQnMI5jZEque6z2uveitSPjHDP7rKLmyigABITZX1YLB2R/9VDDUOt5k9Z1T6DJGG
ST7d2SMZXYwETPZSnQhnjRicK93H/tQnc1Psfpjk0D90UHlPeLG051axcSB8TUNDhJwXUqMkK63w
jcSok8xGduQmI95Ha+/Tu0AugdXuuk4l+mfHatIJGcW/Bt9PdTLhjadE7AV0qCIlm7MOaciRCrJK
xurHDlmp3bctXSQDbn13HiqHZ4l6qz4D/Fck6t4qxRzfSrOZvdIbzO8oh06BlumqDMNzuwr/zUar
DpnhZC04BRDdk3OOKuQMFeEkI/3guCrjmTXtRHvtEf8er4vXrdSAnrHzv8AfQseQV0yYMk1O951P
x3mTm7KaLozCkjxow1m0ngoTHUyJT9WqfynPHksr2XZCpbiYddQVhhVG0ukPfq6RGeYGPTm5FjFU
QjnEFLZoW1AD/i+hF7qXpW5X78HGW/rtiGpvRhwGHOds3LFvuVXHk//s+j9pl0OlzyPD9IEIDfue
Dhh7gRwcpbHSOrdGpgrbvo9aKlMUw3ocEe+kbKqpW7p9KGfTl44X6KAEet5s1RdPyxGAr2yrIdbB
07ZP0/ihtxeU7LXQ7vEeK+Q4LaDRkz1UO2AwRvu8KZ+fybj0vEpH/8JJo8qw7sCmWp3NVUJBo9qa
0/n97YCZjFJdVeI1imMArrR8Vy0GomTuI9jjlaKoyygh1ZhyFC7uAxIrrDLnvJ6Brzd70+Zg1RSJ
Kt091k78ljFb5Cia2SA6SmeObhxThD4gnBQ23k91Q3J5H0NusYlh4ukRCFgxT9hGF9Ervzt8zwvj
cPgONuFWkvfIkeFi/s6a2/PiXiqPc9WWg0ztjlUHoV6uxNbJFfD1/tpYz9Nxlb4+dMfm2AWjic/5
o3/fBE1sQcLkneI4SyK9+rYcghkHYUYWb1nUx0+bQvyBwEO+lBqIzU8mRuoUZ3sKKIPJ/ueL3pte
0jAeO5JDPWyDXwHiEOkC1J/HbrmCjrEJWlrl9WNo99jKYVjWR7qG26a51dO+fIvAoVGuTolST6ZS
51s5ZqsY/EPkC1RPPCSbQhw87qUMfuuPxcFh2/wffwHJIfCWTAErdqRFLS7q6jizHtXd+A7O9Zh7
3RhHhCLkM1ghAFjrJRzu/PWJi4yi36YD5ScWvZblKdVXXo7Pbw2n6U4OgFtT77NvbaWQTWmFyQUL
Js1d5qgTEvxdpCJTbzr4zwBnjf85gFvIMPmr5KKt/AE8t46SqqXKbEw+xshgUdHPbEynV/56BYfg
vk5y0dql3EFaWiQ+1DDHFG7Eq6yVfOj2m4qmfcjTMlGx6wXXKpFeipfIlsLOxdsmbdltfmYcjYFI
agwOmo5VaNOU7+z8MO0B0k+p+bmYS9bTFRlGqUkSQxbdH2mZKzLLpijFBh3B2kJRKxxkLgGqWnwl
z52OimPC93pqwA66op36j/p5/VF9WusykQVchPWK2T1kowxBbZ4VnB9DdQjPb7LnkKWP9t4dTN+z
zMmNiPBF8/8chC2xKVn38DFJFU1L5g9heILdkhqtR/BzRCRneGpBhV5ayRWgErh0VK8bg+LL6WBv
6msHPDvjPqZGUm4rbjJpH1D8WCoIcEaOyjENwEm3b8CUlnjntqd80T3ksVxNhPrcAdRo1yhex0kl
X2tdiu0WI8trfjeh5Xm8qZKfRosE8SPkZORiuc0/TpZlQKLcMI1kHtxWXLPE8Npy5VEKYITOOBs7
8IPWd5lM4xMJcmW0O6X1imyDzIUFE3KMSPQBsso1NSilabVMSda6ain4BXxqb+2zr+/OsNBqWez9
+oHhqJyhwD9vAhtdv9WXmljS1qei+4tXQjtM5aBZuxXu81JT+QX3S02TJiC8vNeG+N1qHmY0U8p4
mb/o1YrV2RrKC5HHl4yMteKiy8oy//Hz9vKMoPXrXYcm9IPzzA1aN+fJUKgr+BeCRJe2bbDK95rV
zvimp3ystQhnUtBTRnigEJoDEEjCikgFlPPUZ+jOB24EejFg43+QYWXRaBH+qJD4WU87fcKL1uzV
EqW21Jl/WB2FolGcEw9CuCPnJYlFEF23VJeWnT57R+OR1gctu7d/3fsy72x0EbwAtHtBQEJwMksB
pVgXZhIlYjuF9Nxx6gtcZoBGBwJ1So1imb05cLUP34P+GOasqvV+XZpkJbKYk2rbiAkOrHF7+jsE
Zh7TLzpeOgd2dyuj4UyDv8zr10l9iWOslU9Oso7UZq5qW53yuAwK6hdYF8yoZCAeu1P8bwGzx5QY
lX+GzFGX1qmdFV5orOORCnHo+espWbBzhO/znvhqhHaTyTy9bJ45nSSX35PWnlxiw5Bh6BcrVnwl
7mMqoiLdbN9BkeBn1A6X0VTfRhi6JP2JxyA4z+937smX7bHVEP8p1T/dCtqFoJjBlgnBxOEVmJGG
7v315OvVLQr3EABCbTKvGHBIEglD+0y+a6VUD6sGjVqUdzoDy3eZZhqN+ibLDrkkxhcrhabK58Gu
eDzPuoJEiY9D5gtIxpOPu5xpsmimv+bjZ1p3e2YfZ+7CjJgYhiaWi9I39IHKMzW7avBpOnrARK9i
yjFzyczOpeJV3iXizfQIGP/+QF9YW00QXe0/8SLBUOJMkZtHYe2kdL18zT8wCjZETAhNlaNxQBpV
UcoQIpsOoRAQ/qif2GWu3810AkNWwDSmbttVg/Vs5uGTnX7BBR477HQMu/YZKA3JThwVn6qFMwNJ
PQytojbPphYa0k9d5KjP25qaZ89K/4K6hiPjmooGG+6tR11PwfzAsMeJs7bSAlsVjFO6bECCD+0I
LMMJiKXRprj3K7J/CSbe/r/M8J35YUmL/tb9ADHbhLWGBLlT7Bt4hB4llvDPXctWpmWuf3nB4RIm
i3zBBKG8p64vzgJq81SAra9d73O3fmzBo2i0tYLGzKM7i846fkM2gJff1E5RdGsB2zprCqTM6kYv
dgJ217R5p54muYx11fKXNYJw4D5/gT2Uz5r+39+Fz2YuHO2HQJ61hqKOiKFlDjfNL0UYkrBtiFtJ
89yng12YbHT2KdYywyvViuR/M/dlJWSjAU1HvNhgNXG5Q0nrvoF/Ae7j68lYkiAxNAcZrRiP4xcK
ZLocNn9Ss0N73NwxKXS2uo0+qQLdOfRx6n5jCiwfmHQzBK9+7qB6LrbRs+e8+GJHOo3FGDOcXKUT
BSfsK2dwLCaI8C7tVyagsxtdQEY3VBu1eBIWM1r06dwuRWcvDi9SEZ6zuXA31nwNasyIhtDiChuy
+i0W218mQ+qDEK4w0yK8hmq4uFzUOJJIGGEbvBZUOYXLf8mziAMhHfJgnPy2cErWvBoYmn4S79Ib
LAWyAxxCx675SpnlHjQA1ruZxJnULVzk/S1TBUv3I6LnRsmYMbGr3xyWU874tMTAawjqFG32jbJ5
yISN4w1roR1r5FwihqwNvM/IuF9569PZfRDO/hFn+Jidpnlt30UK8sFAYVaxUzZQ4qs3+URDj0eq
OnqrP3I/l/Jz0HxCwACdlEBqM+IqUaIbJBeupJysXehly9+RTN+WymIiQGhMur6lXKkMbZwAgihP
2aDap1XUMbvHHvgt5w/2t9xVsAqQgV13t6VHMvGM1i1diICHsy1Eh7DjAnjJ63JoticfvM7XYbX4
znflSuEtF+zNQQVS1NONY7hxpELuPcgCMUWkFIl5+fxGFafLDloEIavR1ExjuqBviJZqdOw8MNyd
75YZ4RDJuXzj2+U4XC7Gr/mrCDivDWJkNnZO9Gbvb1Nv8fH8RE28RD34e8DD9QPrnbu5pj17dn+m
MeF/xnYo8RnafP0PIl1ARNfGMu5rzwlWQ+dywYkxFC0uC61uEVB4dU9UMO6NgyVGA/fGW31tezJx
/kY70peWSwRwTz1mJvGgtrT9HFeOBzRFux9cbag+sjWQWe5fk2UVfWlfRNg+MborrWfxOZoRxK8h
WWV6coqzQZiil23h2WtJKhXX7jtXLfwnjq+c1evGEMqVaqKZPETM/zDNh5uCaJFGKyHBEUbvqw91
ajEhMoQk3kbtolCybxbnmI64y7bTfkoJyGUP605caadh4e5owd5IEkvZuZUfPS7bsfkyvl3jxxO2
EWrn4jcrMXM2oAPveRznHuc58fTOAOZjyTvjSXwbcsgCgHStA0qjbnRY+ZfRZavI5xDul4R0h1t4
cd6yFRykfnfHF70HkVJiTl6xrv+l60tePt5zLd59MVfOP41mcSYusB4yJAJG9GbY5FA0Kba/Lpth
ILKVNEbNq00oYjOMi1MAg0k0UVbAT99r5reGsaLqe7Sex8QOypzQ6gJ9/39VnzXEoUv0KxiVbjei
n0p1KUZP1WooBzdrFmYuoX75jTkNeKR/ozOIKUV5TqFP6DKZHLPfuiNsCHaerclWIdvFSCMOsamD
h+8wA5EEguojuW/f9qCwZYAVbFdeJhRLw0ki0mbyuWwXec02Z/b0GnAZzJoYmTBI2LeWzvv9UGej
HWLQuBguaNiy0eMhI1jFjQ8CnMGYXDIKtXwsQAFYJUq4X8Su3S6niMM4qG6n5B4wX4S3wxPwUea5
3jRkTVgEbJVa93UZrQvusV+/bmnxACjfufMxODqTS7U2ZMjqEdT8hcrk2mFwwM489fLDX/GgXeeu
ltpvYRl1PmihTxFV8Vc8gcuVZc8RqpyP3HgQlhD2KTWwBGbouKz8/S5xKVi3REFcGTXzpDC1AQxg
ila1cAg53g/62BXkmWDsYRHxmnMMhCphoHOQawVc2Fcu0d3rqLN+NNrhrOW7QtkAtjnyArZAGKnf
uwH+VSSaM/V55clhgIYKj6xDGHOmN9KaKbFjsP1JOu9bFO/mMw0lkEfxdr990kCh6w7yq0bj06tH
POoY8c/FtfCw+hupYHmWkRGU508l2n4l2mSgEOdZVT/9M9EHg88FxtK3xq7q3M1tRvCPkZoShXfQ
Gr1dOIZUO+wGDWrGFEzg0LAlvFwwl+mkJj9HofGvEAgA/PsVhWfKBKXtP43UJuZ61TNjRtwTs718
IuhNkL2jENxeJtHzP3FYUuyRXRRsWmdgUUmdBHQ00jDwhvUL13ExagVc8ZeEN2aacfS5eF9JKAQl
oAriWdC0r6mH/5YH9uQZb4SqS8W/a03gOPawoWij6H+PjfOId8meO/4QZB16+DcGpkfJ1hvNebp7
JoFz5dljKf6rzR/7SDGHKfZVmKZCARXIsBY1B67teZth88aT3X50WVHBPR4j8cbO6GG+IsJG5N+e
l7Da/COuuJq183jTsnOlPYY/r2yg5cOuA+WZwFHoOYNroefMV659IwR7AsZdKbGQGpPKTE1IXabW
JIhK/4k67ZsRZ0F+0quqG+ASN3Ag4Kk0UwPGOvvZr2isu02mnn0Sd1HIKdUIU8NJksUYYMnhetxM
1NASUq1MCBCnsrl8oR5yL3SkG/yRnrp5Hv7aVrNx8h6md3XcGPvxPNGDQhAhzigGrjyH4/+7ijCt
/qdl0lS81WGVOJCR45ARyqcPQAewGRAONNYRCOXgas7Xq24XKYuBI3gK3bKf740XnKtQX4baLNW2
TYL6i1RtnVO4qvGiY42/VMwXRr59uL+7I1OttVipDvn0L1BFdA+qwMjbsZh1bfo0sITrW0XEzWgx
oJCmrPlU3yAAD96QpisRqrnaP+bYV1zLVLrcBN0dP20zVLQ82eZufw1mq87ejBJyHhpfYMpWR4jL
foyN5xnEvZlLQGNtpCMX/NzYpmM4CzA3lF9Zp0pyWhjzXyy5sy8hHMhvvnRpRDY+q13bBauph6BG
Zw+LFePmc3E3jsEcHWz8KgUS7JnU63qwrp2rvhDi4v6dC6rYeg+dOs8m/iap3/lywB6cZSJWZhC7
u1eZ+eKQ88Kzokszyafig9lAX6owGbU1slfo+IN4dcBi8a9yygVjTf6kLPAA1qmCH92jIBkQ1L5I
ss9RCh1fSudUu2rcFf0xQepTXuR7PKDFa/9Yk1vTce+4IJNzoNA3q6tioWp2mYeDL4ydL6meo0Gw
BfeJhuoHzM/HjAiu6r2Wz6NAKNHIMN/sj/TotJQovIsshmh2QwyQceSoIJAhWcO3MF3cFhDmqYtK
tnxXWI4ydlt7ki5FyVYcsBgmRYzhV0f6Kmu5ELNiJqM09ddZ7K7YLfV4OugJQ+km4uj1nG4X0T7P
y7vEaC96FdUTr81kRwg+LdOQyt2rQcym5uf1+B8I7KAvsSjjN1IR5bGcB1K3LTattEj4YutaRCxX
Qm3caQK+cPfeEg9idUTnMCnh1Uu74vLNQJIrs+1HmPbh8gFwFSsqkPdxwQMgOMcUSi09qE4kibsI
tLFDWQ//3zYcwy2wlj9BMLWR3UH7T0R62otgsoYo7qlqIR0LX+kP+NIJNZZcOZu6Y61mtFGnLtwb
Qbb1lh6llfT0IUxkm3HeiPuy7bBUl35bdTaQktlIatSIsMf9BfpbUy6ZtTA6pORnZm0jker6Z2tC
pBwqnpnw9fHNLDKpA9LPGKo5JLHLjS85Q3cMI8xca3OzumHDRzCXTQObxQ4zDjp/XifPEECi7DXg
d60IYR8ES5ZwDKblXS979aDvRT9FFB2NJGG4IUEw2h0TTkn0s/ULOzVhPHz/CubVRweC4E4GBMb6
VOlfZZC2pyjWICg9uYYDjWGJK5iSIJDpMIlBg4FTlVngMqtW+lN/EFUUa3rmkif6I6cNx9UPMrsZ
6BqzYaihrqhdUzhYWCV19hFT96lzt8y6/ualsf/DWD9h80RDcmKPYAxqHmkNVyxe+qlnAh5en9pF
VPpwL+UZnTpXAP70SOSZMDP5+t35PMnIQDtW8dDixAzZ5tCosP9H0cBhu5wtixCYNJ0KrFYH73IX
pd0ktpi6BQIy4YMdI3yawHevOjCfN07izDW1R+4FXVlgvN9xH3nXkvzcErjUT0hPtEJ6CNpg/8wt
Li6u7RfwaTgDLYsGfb6Ye+g6EA7fTX/e78nUor0Gzhwj+1YlxJfKqmgYi13gi/tRCmk+zZffc11Z
3UA5PxAGlhcoSGRHo05ROL9kjSJsm1/QFZbt7Xii2Mhx+b25fL+Po6OCWy6b3zkl9p3uIBYYvgGY
Axsuq6mO3ENeFSKZb1o2h7ybJhcylSr4sdXgrn4UbQ2Bbd5fBcMVKgaILLzddS6wiJusJLFbYLAy
wTCHM/ovZyP9kvVsb+q6SFFrw4Cb+0uvapvR0iIcVnoAhB1IA6uEAs//HqXUdmarG60BWJ4NIZT7
zPMQTeCafZb+WOQV2nOiuFiq1Lp0pWZEuCrtAYGHNTMMO0X8g2EzOwRXbvxbLqT3mVCETJrIHiG/
0cua6G8o0p0t42hhvSDy9sh8Ndn0xK1XZydH5HJyNgtfzRoUTsCWeMgGWdQoIUAab4FDNNcWykR7
btcENVWVoYlCP+Keq4exR9NSmXgf5RaG9qk4V80fb5kVFWrBHmDyCKXBu4zkiM7KzyCUnHTc3UlJ
ERg/8EMiTe0I/bCEiRbNHVXlYpqtr8aRMYO6CtcBt0Pk9DiBJy3PmfpqH4rODrtco344OFCrs/qK
RO1I7S/xM8amheT556RtFVkYYvFKjAiwea2DU/xw3sLnfSiMh/enqk6pvnUYNAfDNHnDi7rm+IKf
2MrR4dHt8uzfqf6HjnFBQXZNWY7KXd1FHuF9oiI6LyWPQU7+gim9nC/Ve/P9xOJrpK7YQDEuNRFW
6xiLzesk3om880oS3XsciS1IT2rA/76CvVQQioLH8e7xR3CV3I/ueCDrYt4JB99z+k05NdMdIGT9
f7k2Xoqeed0OsBEoO3Se2nDudOHg7Qc5eU/jQD5b7oraaYd1wxixNzMKRGhkQrlF1RrgeiD7UTeQ
F7nH4YajGBsF2f6UNl1rZPGkKrNkS2VDBWa6UHRXonntvBRD4w1rClUbcdZXLHAEUI+3tnFU1wis
kncR6Kx5HzIugZzd7pD4DDsL5wsBKpKv5WeiwWeOZG7Av2dIQA3cfBQf6tWo7Vk3u0DbIWlEZdR6
O29PS2tNuJirLqeneDNZ7AKbRYvKjQWBpAD0ATO2FxWk4Nxu8UbFg/q4W8jJ+OkU6OnTwB/U/24Y
AaxiiN40U7j6UbVbZ59DgVh42dE2crI0/SPNZ/Cvyh6SfF4UyavV91oJyHqeRd43DjgZRGHcHRD3
c0Epsvjn9tOt0LAzz5q1D2DvQVsgYxLLGIEiEYkw8bNIrwnxAHBvkRJ/U5tMBr3jUEr7Gl3+a3xi
CzLMcCZW69GMS6kRB+TElBv5EHeo8Stonq0F+nYusbwXT2fAsLtLNuzb4fI4xakdiuKRMoG2oQwQ
dOQgrWAfEqfwVmpJ7vLRtqtYA+CLxeKIsnEdABxdSiL3LKCS48vXb4fFa1xsu8MCREa8bUlXSvQN
W9pPfkDire8gLo52vTiq1dnXWwYxZTioVe9DSQ3Aw9Kn/T07aCIMHjl5yLoSQUdFGpKkUnX8tWO3
TxwhlxF2JnA72zLuTqb2C6Xj6YP110RWazFjEU3850QFd0PIs+zFyfUze7zson5KwSVBzpIAaUq9
LbjHd7m4d+xYVAdRut5OBOhRdNqsRtFROfBbDHNuMi0IHbMBaINaFY++PkndYHw0XbDg1y9lQbZv
w7b1tJbE7zPnadSLXcnxsgG61mxA4Dux/pCr/i2OuytB9GAnKW+BU7KCauqYoBQLQpu8I15U7gm2
t53zQS1AEvEsq8XuASeKIkimY6cTh3goo0NBzS8cEbTAfvKBPuVGCJEcGX5+o5E/pbPMstK3A/oO
Y0gNuoM/BeSFQ1zIgiaOjvWjE9WhQttVcGSTIU4g/rsP8fUfgevUpEjukMlcVerlx1dGFWHGNfVe
mafempguteDD+OiI26DVHcV0WBsEMGwdY0vqIfdw0FC6dZ23oESzIqzT5sTjlDzGcY24OelPutRX
TdGEhcu8aqmaFSPHNaYeALnI8OXindfPaCDxoMnrVRvwndLtCIr/UFtf3gxpMjmr1Mm6O2TaCcRQ
JWIX/ktr1espFvLzS6l2FKPltpweWsMoejSTN79c7ys8h+Jq3TT2vU/kQxNCageJHjnRHj45IJFt
BCcwVIcntKqj7m9vEVBrK8UD2gtiBXLQd/ejX5YB/nHLWI/mLGgFfeHGAVOtZ2fYKhVGv9SxAl42
6zIkqymgVE5UrDcglYXsR4oWyWUzjYi0oGOKszYKsKq2IKOLdPSHEO2wCXZ+XVTOsivx4l4GHP7i
FxgrTJTYjWUk5XieAJeRsoe2p7hsT5jVtL/BcHVCBaI3FSEPfU2jRvFyuq1pqKhtdXHHoQ6tY+kP
40iRDUAqRersevf85yr2zme7uD9w0G8urw9HsuPoV1FtaVsGEUmBxLgb8gI9jg4nnAnc09YhGqe3
3wnWx57XZd+TuVLz/Ebyfs9lrv7k/DhF9bqwsT7SupGuHsc0W+N9gTgqt04D2lAuiUWATFLBP3Pp
D/9ovB3m719la9UU6AGsJWS6so2ipaM/ZiLjNjT+eG8bqTZzGgeW77kSYsKRheLCNkIjs+aEpVYG
jjz1sBv1Pgpt6C1+IN8/jM3tRHkk2eS6Ywy+JwczRDauocSyirLc8ewYXiFvfIlHEPbhBuz2XJJk
UsAQPI/EbhNpj5Vu0fvj4lY2nB5h5o1uzwyhvr87mTq59dVZByTvThxAfzXAShaOam4NuBfpqFIT
t3qHOlIkEThHBfJeK+f38Oi69CESyzHFvNfiaTNoRCYYQYXvb+RyKVvr3auOleXld6kfhfzhiHT5
b/pCQtiMBmaL2xrsoO8LIB437VkZkyl9gTePoMIm4IaPZQP1YJ/YCbeSXFw+HJ4koeCDB/Ueo4AH
9p/i8j2DEVdTUVv790KjbdRJVcoJPGA1X91ljm/aQ21VRTxeIRL15yqAEz4ANEyZflcEUUA0W8p0
FPIxq0NiTD6h89Ow/1HYgpdDbGqkbMEkAH/eUtmv0e3LID7MEBs+qMT4VxI5E3vYDCNNjV/9Wl2o
H3YlOIypdESL2IyTDuNTA+pYitx6hszUgzS5N37SATkJy7Yh++xhXWxf2TKyoYLm5PvP/edvd5G/
DCW8P7yEEZkxmfup0d0mSLgjjJNodXvPu7YT9cgybGiatR/5WBvgqO5OO2IzMiDTuf5vLUrFdd52
yLhgDN5LLBnFpl8RcBGuSL3IhkuP3EYan8sDzkHYhBAEHVdHyoxgK+irOp0awH+3gsNWmvMS/oQM
szHgVHLS8/aOovtdbRuM6tJiu98F3EpfLekFV3rWhBC1ZtiVxRo/JhHKwKEjjDVlKsLZkLJWJghO
u3Eno1pujl2c0HEZBO9zw9STmyV02najsnt1H9OEXwqJ3eS0QOvuQWmFLEuJSUpWRzljZFxqcq6d
qxAdZnjHsbWCgFaQJiJCx1zBCMDMkN0I2Iw/u5MA42/mLcNjpkAm7QjMZfLvID5y+TBzWj+f+YBg
SWyx6NPZUXR/yTKhPdsPjmUMssF88ataPDFhA84Ue9n5LSlneMTuMW28vLNYxVaQXT4KW7G05H8P
fItLxAwCcsPMWwDkAEcKPKmOFFoGkTneqy+aIn7d2grg8SQLVFiH5JI4OC5Gq+C6ahQF3JYdOqpl
JAkyKh+TII7fUeSZj9+jCoIUpPigv2XtNxf8c3CR7pumivIYe8r7Ep5Wr5ZFcBbWACQ34zPEb347
61ohU+x9KcaeuIzU/vcAC+5Ivy5nzYxddbGuUDp8nCnqBu8MFmd3jYsfMaiQEB+Py8tsRsAJb5Gk
jEc8ajAcg4aVtQ8euqHc/GiVkvjW8NcE4gCIIr9GkT1FK9R0tE9DlzxZJIMdSWayAqcFi+YauzwI
Ej08Z5HfTC9id6VGTRsAUAWUP8vDri955knf5i1j3rZY/EqwhH0nWZt2cburn7wPdzjmBruIlfVr
UnToTbM9foDHLkSEk4y7lUpmrKtD7cVY9WvdmWiXHXRsetLvZeArRyG0NVuwgsjYIIMpaMRkq8nx
U8GcfdmhznCRwRr/1EmMy3OILKa2IQYgRAp7YhvpX+/u2cPBsONyl2IZwNSkgqTFlIqYxAFvVs/Q
42vGlhkaQ1HmG07HwQIOBV+Tmsz/olH4xT488wp/k5DxovIMRJrYk0X30P2wRpwDxGbAgkcJkWix
ZHup7HxiQeQM2jsnqsTE8UQFevG8JCv9D3S6otfj4j0eyiFl212e1dzqywoq96Q97K05hLM5pZlL
pDzSUunwq9jfAvv2rpEEATwnfrACz8WOF5Q/93EaWvuMW6gQePo7HKuQtxFXeAYldwORXrcQXEQQ
4INOZnwdN1sI8yk0lE3kqeMO23k/JDcjFTysHdQN/uNI4h9oUR5AF+csJ8ANCH2clkwunVzLsCtk
HnijyF6LLefOl8jo5I/CExd5px9KUVSe4bnXbt32bg9yiaueE7ZwP0FKdDjZGIE7Tt0wh0B3kedZ
4W48rosA1CAilEmsFFIieIRIgKA0ryrb80SskaFwlyG1aC/mHTZsloUZ3ODpXk4aY/S5YbBNZShV
ZcF3wDGXt99fFnQ1Q6Od/gLVXoIACLK81GU2+xVaWgRG+eLuf1sA4Pq5SIC9HPMxeAs6UKdHawKZ
aG6GKVXT3v1qa1W3JxauGm+zdXde19kVTczVagScIrBylVTEJF1YX39/lSxuZOHjKaia220WC+pl
KF5R4906MPJ7gz3kEzMOmagmN/cJENsUZSk/wwFb6Ao8vCf5hLZECGrYzJikFuer6mHegcqcJ5Kg
nk3or/h1MV3p39Ph8S0tO5QbIhOhJM6VxLsYcF779VD6sqWuMx+nMfmxwXSDAIlo8/yRrPNyS0rN
UB6Dx4FuZewFVIXH6NGch0obCEB0m4ZVexy5GaN+V+wp/fw7H9FGuIVnNftsZ6PzA3JVUsH0TGFq
bhzKbk5RB5EnO2W7GAIWKVQxhCb8PZldJ8+3665TvxNoVHzqe+/7EQReKySfagFBOAZAVzZUytNU
TWLOonOu43cd/RoYfQY/vlwo4yJTrARidzZfWIshHXqpMUqXA/jqV6A6p3fahcU4/6tkvlXphWO6
3JK+iQcv4DPyvm9Pzryv9i6X7YMj5q3wTlCuofC929heasCKvXTAXQdNSdF+aMe8SvIugmNoonhm
jTCfZX4EuOSDfUoBw7HPy+rPsoETY3hL6V9Zz6IJLhRxJDWIM22h97r13yL7xXtnPaig31zmXhy3
0fvgzOiYQsJQ0Qs5P311fuxrbeCsdDtkD+lxKwgQD310euoPZ/WvVcZ3K3mZGaL28rLoerM49gYM
lFo7DtKNacXkaEW+qSuNXdwFdftPf5Ca8Vp7kUBkjjHkCoi0jAq9eqRXNMtpMn9wc1uG/F3KwUlB
uOpJ+Vc4bCNz92FN/34q96b2CuuZXe02zqJ/fzQIgi3rmFm6mLQACpwfti6xKR86u1aWRcOK7rGB
tIbkY/4Ems63NnYK6WC42c6NDkQus725cwibVL4wsIW0VUWA/sADVdrH8rdKu3D+3oEFf0OdFX83
w+UCWQOrkbzl9UYls20qDVwWXrIL17M7ouH+Z1uE3Dtr2sycluwpVCgQF1GsJ5oC29ApYBqyXI/T
hfl7I5o+6lfU74AotbF3oYjmuHOeT22B7ELLeMXQvZg0wijnfVaoia6x6oAbCUFn8Cb0mYWly1Ur
E+gAJyVv6YPqfsmvLJkmLI5EmArPO3pevHPms2QEDvmA0KyXXrKyO6gSltjcLd5H3Ln3aKXfoe5l
SaS0L4lBKmfNBi7y47+u7Us9zYXWnBUjdJA/MXKf2l3p0emdKldVrg8zCe3R9QPojPBNbJgnHTFf
jMkNCZyZI9OZF36e5jWF4WBtBfxeIfTfYMK24KWAZ9Wcg9Uyr9G7W37ZjCsdbbG6wPDwCnWT/aog
AZFAwsS9uwT4WKlJcOcxLJT0gC1iDq6xeErytsf2HPbRgwlCZou4DSBsFB7UVGivJe9tn35AdnPe
dvVEEA1MTB2TIYSqUahi3v+Hi/NqOJo20w+3CgQzum/CY7gc2I43EubSsH9orn6DWT6CNn4nZkUM
wtmzfHBlhr/O9HFwRrVtR067EzUYaoy2Hpr2UEoacUnmjSMCxHXKScZ/niYXHwsW/qUNWxaZfx9O
rHlZ/DYiWXsC2L7UrEx3Vn8n+2QGxdMcLm+H7EAqXYTBOLXEN1x1K7aM1Jl+aWiSnv7RqCasJYcz
guuWfT54dfzRFiEzj9dtbBGt/jTioTFdoHVlH4o5UX4Tt08SUurwhdeDSVPGpSAhd943mG/YPkAO
7T7yd80wrf9gD+3vy2LEbSpyTvQRzaXLZ+B9LQaH1NkXjChB8aU2MzCjjWB36C9KT24+IAV5vEJl
gkQwaKEdnpF0Q9sHi462896IAU4j6uyRHAp6UQEQBc1bxTAkieHSIxNKAhowPOYHI1EQauoE0jNV
n1GROJ9fzCh0dwDfIABqN33NPzpcV09CXqFO8C2oZqR0Mw9eXiQMc2Z4fTLCArAhBafyLoYAUHvY
VI/h9i2Y8wr4DAatIvBQ2d58nJOrO/d2kJWPQhxb2v4tDWEoKG3sSK5SO3SjbvcJBefBlF8fkeOM
D3xhOGkyAxpK0lJVAqV8hBgcAFVFMxAZKtbpeYle0IaQZWcE/KM4m5NmsDRs+P36yWSVgRu7VPDL
Yz9gCvxrN50GG26hhaAp2vrmhxNx/9UgLoG8rc4KkrY7GFq6Y8dEJ9liSnDqrNxmz3h6Euuie5/c
MD4hFsp7WOGg0091FAknp6M09aHJXxLxhooVovi7d9sbVNgkky0+XZfQb5X30njkltzyuNXYUHRx
n3BFkRq9Y0yCOjg/jtZ7AB0lltPu6v0DOpQkBHEh+Dy8N94mjXZKW2+PSSGwZUulUjfj6Lp2XBAV
GJmXmmcJg0DNi/6UGa2OcE+VMKhADXDd50X+e8BZiBAbLo01Ytecvh6vb97jBIJEHGDcBAjaOc5i
26+PPwToP1BkZ1Igzq7375wbfnvSYKY1C6rbS1XcDSCK8ntNZCvmsrW12SR1pRGSI6tZWzCAIZNi
RZ1NzOg/CTi24wheQbrj7CEzuddY2kpZuE037cWRzid9b1LlSN3DVzU5SfwqfW6n+Xc1hoU5zrH4
xXocvo3oYFZ5wxYlRZZ3UBr2SjpyDD7SGg+xPSjOotZ2rVHJgy5ZEGC/KwWwizinkYwERmk/0Qv7
S1bDuEtrv8XsuU6UjuSaEskR4GBlLlPuYh1lGVaPVi957R0JevZFEQcv+3RH94bq0qQyIz332JoO
fScVPzi1RdbA3hkNfee6URi5XNQLtQuS2pspngXKtLRDVVxfngPX2gb8s1RRq8bH2I1g3SrsyPBn
CAQUnosfO0EunYPPnRaLwnP3BUInT2PcIwoVSb/rW3xe2TdAnEDkmSym5FmgFESfgxHYtxRzILVF
024cu8uUx6Ntok4V7zP1y68ka1s0LbZ2zi8gMZPwWFOpLLXyaBjTDImtLM3pW/1YHlQefllP4RQV
cye78UaX5zZ9RFtbt73uip/NHYxjwy5Vu9etl3KUF4VL8oj/LCrzuN8oyPndoq/1jSSiao5CNT64
2Oq9l1ayrs3V3bs+SZQOfWp4ku7SEZ7Yka82pKmLVChpEyupQi6Yydk79+jqQB0mM68LJIuU22VI
oL2QMnpwZLEoIFHkD09JIKaq2bLfc4/p85x0xe7YUw4+ZrLtY9bDEU6uZPABgCLwOI9g3d5Jm/2S
bGZkR9pecqZlH/W6S3I9Ukei6hZ2O9HEDcVJLoRSGSjZRXRJn90JhQ8mPgZobvdBZRfeAhQc3Uay
V37O9e5uYfr0plUkFVOoHe+HE/ZdH316491fvktn8LFPuKLM0h4Da2eRNfoHma8TOGsgZzeuyVIq
NZEGdwWD8bRY/2mZdY5dvw/MJzoipeedfJ845+us4GEQFNFcsAXdvcwpd7snhyYGSWdxb1vyEd6Y
TSirhggTzdcCANJvuE/ZxUMOEsiiOO8m0yC23+x0Cm56ctlPjENURZ27f6W/Mb1rwhQcZ+TWapwx
0QPUO/a6v5FN4gaQrsCvp+joSbtqNwsVehBGXcN7homet+UmbRLRV0sfOU07mQGvUvntBbzrB9vO
pHU9ZKAioNdCV4ZNllTxuknaJhQYH2X2UG2zsdGpQtloy0Ua/SxZJvRq/BRm8NU/0GGJk3A7lL0I
RhEqCoZvmFRRp+S3JdnLpqABBisTjhOzwlxIp4o95voggPI2i1qSWEQ1WitRvXnc4lgi+HJmVNui
LqHRHttCc/pOtwvp/bu1t5+BFdFniLoQoOcQ9mcOdYbiuJ92H2gCyAL/5XCfRrE/nVWXFVdciDpF
j4WLr/9Tp4qZVH2ZFuFOLgpgeMaLRK2LUtCoTrIqQ3poVmdt5bR9skTtkbZ8bhq1ytF63YYxg2c8
Q9znGXa9BtCEGkNjILvk51jNOSJ805KIhpq2DB+yx9XeDk4s04XxAdXu5EU1h4yWz1fTViB+aNWs
3IQuNgbSNKg344T4aYSVxBcUl1PpcPAhOrRSu9KjW4dbxv5sAZficDPsewdq97noo1DzssZW7ltV
j0+04Hs/sZrr8BbZ9E3gS2kO93/4g+lJmHiTRJzUyjrQqbO7lQ3xgmrH0NL/04k3fh7ZU8pepY0z
ZHelc19qJdyz2e4RBlKrXtYHUQ0ULD8ukbpEK4tSyu0dStUfq+YIr19z3jryA8OMOes/JB9ZPM1H
3R+Jfiijf2kcOJVL6Io8zuIhTknATjSIJTqGysr7TvNqUJPUpXIKFzXLIS/wFDz+n2p9y9Qn6m4k
C7QL+CZ6X/QfXnYSdOrCXw/MfOcADxVweabP6JccKRFlEn54o5yPcB9jmS+xKx3Lmn3Rx7bwZfIG
zgSUTJXKdVx0rUvU4x0cbFoT7oXTezTtuGJLWzzkYUF9AHygd8QGn1KRrsOrayDiNqoTeVL77ymR
4A5R/24WgpGiW2eFqxhdCQs5MfSbLniKreazH0IP7v+JtyXZ8M8UX31UtApMgeOwZYpvvEXBnGRp
SpXpSwgH1Zhy1Gqf3EY5Wqt9v2reoiRfqM4P0CRxstfcB9a2zcleEm+XerOad7ofEvmrjwRp1uu9
QGXvs/l1GqtNbzFS6DmUNnvxCYvoK5rxmqKME2kVE6F9EmEebyuyJG9J4EWFyOjHB+cTYdMa178k
hRlflaNEVjXgwwyhpw8mYM7P/fej/8ObTdad9RyNyM6m7zvLidE67eQsCFXDIeE/LeJpkC9pXVwm
7aboolzncbq8vWLAnSi47yg40f6LqPNHpruoqKqvyBMTQyjfCE9iSP0sbrDWytWufTXIJPlebV3i
HEQwlJZvXLTJkm/pD3TPqS/+iRvnZ/1taEzt9K0nx+xytcnodYm4MNkhLf4ky5zq9pZlnhh9G33P
TyP63ERqAgmmphV2R8lVD9+Y7MWsHdhZyySjuzM5vTkRF3LSlxZmOYYQD+0WNRa9Y+J488KnpBYd
Tkq8S1mS9fhqiBC9UFhot5wb2JWkSeMUqwYR4lnyXcPpE1vrtXbPdaxeyY6KI59HwcV3UDeivbv5
RRaxbCtUhvUCrjAcMk6Fg/0nW73QDSrUBOWltg7doXtyCHg5w91QXB/H98SpQRhqsYxK45J3kDo4
8/B+lJaBOfiScKqYEfi+gyR779+1nOBV/gD5iGg5TODG84xORiZhYfMGtSmfxMKmQj3KmL6wNdx6
d4Sq/PJJmHVxFWEMPTJytLFk0ChV/azgEjXOuNQRZ31Qt/th3IJFcYKVxDkUnBo/cxzUd1yd84/L
I0MTHN7lNp8i9gan1zOhwRIDekISRLOGWe0MpC2eyqOva1HAGTLISuvXxsrLhoJ3KFNNaX+W73LU
ZmQCz2WSr1udach0APiIvIduVfsEG9eo5w9C78HE5WFG6vUZu8INJ37+D/zyBbltnVRcbC5DvHqN
VzN6naNn6iFt3LAJzfK+/UrCZ18O6mKwI7wsriI3fBkrpjWb1L+pQYnPHZp1Kkm55bDtdbgM81ZV
OWeq+WuB+8wdV0kJPCWL7oVpvDmNBIc3Q8euEYH5BibKKTLqwZmn+H+hdlZI9zFycrw5cFEGcGpW
hNixcDGyExCrxy7q0x95WjYIVZiFd0TpLhUoPIArlsMThIGpdrU2efBhMEUtytOSHAiGAkRKfUyy
NRjb4ddNB5ZColzWotuBuN12cKOlwaW7hpN6MfHvvf0OuYXjJyY/TsLzwk5tP0mDDd6Dduyq8MoS
kDWzLjfXxlz7CkmWq1PQLQHiW/kixDegh8GjLXbNBSaD17yWOlXaCzTQX94XSPsuJ0jydhwgm9bN
SvDZlRsIF3wqwdTjkpGaktHYOfzOutmESyKlLRj+6OQFK2hoYU+f4FCz9x8VDxiPcvOn+Qfe6lF6
JjZZSlp4KWN5Uk40oloH8d2ZSlv3G5WozAEF0Ko0llW2eewJH7LRwBGc7/ldZSm9PfLMu41QcUpC
mcoD2p+L2xSTLKeVQnu2OUmfkB+tDSmyDYMv8M7kHK/bmq62B/IB0poGCt5oRLnl1CoNjRn9y4my
+KGfI1+7UMMYqxPuUc++hfnVdqwGKN90TApAi9ST9i066YbUBctgOioMtnqfDQrODrF9LSpkwar6
6Lj5tE3MHn1hC1r0+xyggiboGrbu/wv0lDkmom3l2+h7yCz9YhYf1AcjMhcefdTSmDb3RpmB90Dj
UB34ifAQD8qYmAHoNlxaNKfOeENgyDouK1c7yawDTOeyQ1uWzpf4jKF/RYZ/bUFF8o58Gsj+00Yi
5Ny/wigavtp2rGJGxOLDG+DnomakJj9SnxpKgk24nYMlgkzHc6C7LAejcCEZ920KfGn7ycd6qgdD
ihkU1bxM+RGIv0O/h/6gpxGtG9ov4pn89gYKckfAGZ6WrRGuYR8b+1j1Uy4ppu0lyGKxm3gvC+qa
ZruBsqJI9qjSq2vCKB8cg1hJFPnf4VDBCAwXUqbeNL9O2ChmW30pLfOVDNvtDM1p01gw+9flQ8ri
UDsnCYz749aWGeVRwHlzJ4sTYTokmvYzFtVZBLWAMeEfP5IOfZiS3mDC01jigAXnH0PWV4wok+T3
svPAA7doxxUYmduht3vn/aCG0c4peoVuvrk+IAT02Eq0diLdTBQlYbjfi3K9TesmoLd8jmiXSmIh
rbX3swLdGUCvmvma4Go5oDL7ysDefvI256mKyRUK89OLU+0eSQu9BC2QXRqVXRQFbuvYQ9sOLnXe
kWCMGuBaaSUWb7PhOWVaJXXZurYWJ/37m6k7uEUEErz+ID0EtQUTUgjMcdZBT/Ak74LPEdybU92Z
OFcthdSHoGWPHsWugc0fPzErpjdbrIGJ0eX7j3sfZG+uExIONiJn7KMbIwnaSv2kWrEJEI1X9+cO
3TSwC9QHQfQHKBDqh2BOM4O8c0wm88xmz4mjDc252NZCamWS2aGPpcovTkE4QCkr4s0qmH6hfLYh
UfX3CwasECDSA+hM0RTc9fqe6g2/YDHX1knK6mfIkh0UUTGeDg7Ew9L65e79WK1x5+gcyro72Qug
fRdfaE1i2+CaY9MV+PI+vBT5mlF2Gj/P01IIsheZOMoYTWbUDngbgz5zwn3Pp5uwbnDRKafYclxl
1qErV9MCFAtkUtcYVWQ9DB8zyxUAhuj+Yk2gwQ4Fwv/J5LejzWG0VmvmPl+yD2q4FuEfwzvx7jt6
kZ9nkFgjFL/wnjbvP4klEgvB7IjLXJmo+3pWFVH454AGHYeoNPAx9y2Lsl0ku4OAN7rBLqMEkIJY
3GbabLsobeJg6vbCAYEOpuB05F1cmy2GsBjoVMSWsrYX4J6nzcE3p6NzwU63gGtI1m7v1AJRKQ03
aVI+i5zZo6AvRdatoNVq4bxEePATn/XiEjZI8a5JBZ6lb+feQ2JoCOWIe/6PIml2XG+w9Pa7b0bI
dPMJJK946NEWIMWsd3sxpmidU6cvEPf7zgrma5dKmeGiz+RTZLUkH4xic3z47crZP2dFBZBbJAXA
MAa0jXsTnUopsuVcuGqEBMA2uE9bRR3pDa2Af0sVbCJILI8JiEdb7Zd/lkceTjVHhGpHu/NDSyHE
KfMZJVID3nfK680ntswSmNIIicAcsMCKsGNNyFMgL/a8+M/jNJJIleXslgp2dxpnb3hSW8oTmGnu
mjZXs8AqkAbflZZHvcKwE9GbgdSoZ4T529d1bZgiPDcfzuMMK2L7ifQf7e9tOKV20iPeyil+333I
iNkzHBrq8nHRWx/Yc8SkDIQsSGB/i6D93tiDJXlVBMxwcJ9TOO/f20oMpib9EiZtU3SMTD70wkHa
TbW64zBzNvX72OjMF1OIBgS1Rvc0uI5mefpTUDfW7GwsH8ZwrxAg1f5AvaoTph4r75UoDlExP051
8L2bN0HTDq3INUJTKOO8ZfxAqPhUu3VPi7xtXHMMIIWbraU7sHYjuUZ94yH2EI4JonFQMuO7Hy2a
R4D0LF0gQ5jQl+1mzoeX2FEIkbZofnajpujZ7Mq+mQGozP3tw8+lWamWXNv5z4dzxmxhBRQBdXCw
BE8Wk+XxOwVmVnRlEG+/XHlRc5iv9v2vX9azml+IhMoFsVYrkzTZc2Coy3jd0wHyeLlmsFBDSxss
xXklSAIz9QHyCsyAR6Yd4WnVfyv80X7DTy39Qc982DXfafb0EDRGh8hiHVYLIuygv5Yr0EsCZGhZ
wp8r/fFVEb0LGCkLaRQoba+pIQ2QlNPy3l7LhD4jf7BJypBxnfoUXwurDZVoOyWC3sqeyOuZGiOB
d4BHqvgiwkqDkzQpmpM92APN4URn8EPskuO51SIazK1ARh3Q/byuidk6fNySFqe3GoDIHUAe41A9
aQPcHqDDIl4j6WNlRhP8aH0Leaiq49Mtsx0jdLpcGqxa8bM8UCH8AVUPITD1eYynFRyWWyJot91I
ligUTFk4PxXszS1UKhiEDlxa9AazN+QM93VSmPw7rT4v4rYEB/0cR5asLFE6Z1opszBle0cdbA6C
6oH020ENna4sSbUcg0PoRWWgIMDPZIw6kTBhrvqpwEKCOQewW1XPgQIfSIewG2YUcfe7wuCU6WgX
ko0/6xCSwPEfbWbGlwjeFcWDgbAUJhQk3LHL05bxeShn5wu5SH3Wzp/ZTlD9fiN3Law1yGm3adS1
5UtXEmKKDIJ+PoNBFD2KjOSFiz4AOlW5z4eCMNgnguncBUnNRIYyaFkDgBN5lp6AVVQb8wedBfQ3
8iuQAJkSjzOexZzEYO4zZvYelxqry6NXlM40ToLdYxBlh1tLpD6w/KoKWkxqi6Ay0vOBb9rHVsDo
bbDEQrktn4XQlksran8cIqTkXBxE9dPUVwE2ufVbEkISAZrNNkNLBkuykn6BvCm0jhHtcAx1QumA
KjWvb4xcjDLemBnEhZdKGC5TTKecZ1dshxABpAoli0KMoLeKEdqwB9XWMwFnJ/wWwD1nmpbJt+v/
djubkummjPf3pzczbICOIm+/NDW+H3XPyXwD9E+/tXmI4k/OSHqHESjdUorKKSJNV56FKosxOYHi
z3UizIKblQ41/gcPKgZlBRczHIqhB3pOugkQ+Bs3cp/EkJJWsk+4lSJO66GsTnJSeQSSj6BnOYMm
qalMaEZSUnQLeSPOoei87rRo34V7pVOOmvkXwZaSMsqbvrK0eJDT8OMY3cPIfPV/qDl2gM8RqicZ
vSvnM1uUUpNMNe+x+BRYPdeFptmRZ8FY7fa578wslffXsKijuG3sZDtGChkB+8uvQh6uRwBa1AS8
9sp44ISqMoQADDUY3FkxTuXC/4jFYq7QLmsNcASUZI8eL5uiB4s3jOmopb0HQMIVDomo9Zye8AL+
365WbAEJ6fcZYnNFvDXDwaFE+75Z01GbHn7dcIyMhyOc+8HFeoEdS+z07i41HBSsR0PlpQNEGrMS
Z+4NsudrSntNJ5Np6TkEE8IqFpFLOOoFzslA41T+B53hT0lNFHUwxmVt875Zg9HmOtpeUmV7J9TV
wilcDbIpw92/eMqQdKKyw1obLLpa5a/6AIPtP3jZJCRAydrNw6e6lZp2Ij2yObBIoJldJ6mDxaI7
onjT6OXt3IPf/9qCcQgzUScgV5LefWN0jO5k6VMHQO0TRLZq9e9XwiW1aS1Q/sDzh83yz5pY6Qsc
X9yzmeAXsuKrDzr6td9gNv9T1aAkCQIrdS1UeFNdCLvVmTWRW02dSmXaYBpiUU3P9h+aXZ7532jm
vaC9RsFnIKWRgYntqbh66NSh0ccd7LYwM4Qkq2kJxz11SVh/cZIl3H41uInwhgyfZij/yDAAxgoC
Tco8MIPzIck96ZZcV5LrDQuYqiiDJn3g5cML5VztRbY8+TpMb0nOvNH55XHqDMG1KKg+TBako4yL
HMx3x8yhWpw7b8fJZL6S9RlJee5L3L3q+Gq9l9xB0kER2hzrI3rY+9FzNbvUcaTPP88u0D1W2PoC
Cp/aXvnkvaGSCB93Y35vVdpfw8apobePzHcK4rQ9j5upsEZT/F2HnzmweVmN2wFC1HxJ1XLhoNWL
0JbM9KVgwXCXHsn9duk0RtbymzzVkDZB+tfExDOCXiHQQuqG4j0aJE6mhhZdLIxSwuHc/gz84NsP
1aBDCN6xex2lbtXJ0N3CiR0elHUXrUEAlZ9UM9BSEIiEP06Gp9A3i107MTaTQEDitljwTPUA977U
mzwpXxncBBwUaCM94uvjGpsQGslmQm9afuxbFVingYg6XGd/VGxFq5tXbDYnouAbdYQJbsAT9Yn6
IYGdtaS05RCtCEH2p3quR9NpptQmpVtehQer3xGawdZDrFoE+p2xyVxcPmsvx65vwKYiT/9xsj3K
7X9vpzisK4BL9WfWvyGY74d9efY4xhs9VfcyeR8GFN1QPCvvcOpmfTRwXwTtkZhbKElHjZQmQjE4
M7ZpzZQwuqzKsV5IskMF4bLTOkmhP+aNd9tZ8XXNXkkm6UIOMQX5KP2HUOJbZHhWtOUeONx2aq0e
LVtIOF3eJ0+2yhhFwtZGVuwMCTiYv7PFc+gy+zPeZHysR2l3HvZc6Q3br5sh8/mOPFWs9ZM70cJO
nByz9cxriPXKXNCyyerOl7VfyZbklQoVpTyNz5OJspW0qSxc8izWvqJQASrZ5xbPVgExM2O7CSGB
prsfIy6Bj9ELE1Wh5YXcRzLcNknriioSS2DI3oxgmWvk2BiOYndf2VPBZgQ+NWf40xnObjxQ8YR4
5z8Q0OjoK8HDGd1hRAyQV9naZ871yLw/x3U2dfoQLF12FrD12zEJVIdszAHXRnoGYjqSXGCKdm2p
PXTkmL44XnoKabObTCODqFkjeR4ylhMSDXrTY7j/7FrAy+4N9vf9oHPNtC44hJIJCGh4/JYsCxFO
PSgizrzrlbWWiHoWcp67jYadmVdHavoYTvcFsO8xMDpmSvOU76u8oSSF8W7zgIacs+F+YAbTeetl
+cSfm08nPfpEVyId0raADzuJyjRs95URXUhbHKNAaVnWou9a0OWk977F9FaeLO+W/3BHXR+0aq/b
R3Pmf3SpoOxC9RAr0gVzZjL0a1gaLBNkgLAmsFPa7cpdFofYj8wLB5EG3G9U2q5RI7JDYTBtgprl
eB0WAR8URrUdF8MJgLIsMFmJbyOWSXRTii/d9vCFpXSyie4BK7VyVTGgNd6cDZRQPCHRhIOuuplA
W1mAXxC/CTUksQkbbKxj+W61dkmGaphir0sqziFyABPUNyRRUnNypocBGZsV2iPJHzw2TMltJpI1
Gi6oatXI+bMj/n/TwZ4YTn0SQId0D8n9/vPia76kJVLR9886YXFGmbS11B3Qyyiw2pLTHMecR7Xj
K4oaolR1IwZVlv3EyuOr+tsShgsWSZzaYk2BRFViCMQ4yu7tXy1cRuTeuKuiJGhmhVB6tSX7yT8J
ZA+KaexFSgTMRkhuY6LKpwasPAqgzBzkxQfMFY8HDED7TLzfqY3OIhRqPAqzHnxJzVMgujBtNDqm
rmJpePjkAJl3syX+YbvSN8mT0KXJeXvlWK/GUg21OsgU7IwRNrX36gqSMM3viaGXNdNcD+zujosk
rLC164iFzpYZMZvFY1xpxRP8S9Z5wvBtO0BRvX4chK1zX19GIoFwF7ILs2YotV0sQ66oJQmFlZCw
+ouAidoMd23LaEvtd2gHolPcTtqTpy1f22DmHHOXU4j7+C25XY2ex6GBuqhPhVGfI9umxxX36www
j6HNxyITCZt9C1aeXTDCYSCYv95y87EJwbZXqLD6DzUTpRtl/XlCx/3LkDdIddX2zGwZ8y9BrxCu
Nj2Q7z4+HR54RFD7JxX8RygMJLjiIy6D+3RgHsX4gmB/0RAGKgqrCRnr+SH4V9TReqC2w3gzYWE6
XW95Wc6v/ihwsYCTzlU8RbQHEOniiujtjitdrm5BAMNpcOxBkepinMM0w81FrLH7VbdAKcnGW/uG
ocXnC+0YsIW7hgO7AyIPCFtcS8Mqgid6Z55pNy9bZM3chFVhNCiCYGVr/BYQv+w1WLdbmSGnsMhq
lIPwG0WiXV+AD8qD8N8Lh/6jrcvkrGjUqCDX4okL5xwG1KciJiGnDcl9XOi5U94uQsnfzffJY30v
s5FtqmAGwVCGzDirjSvtwPm1sQXJHCoJWJo2O2ipT3wIzqZOKmnUNoyF7A+TfUaM9RgPsBRLWGQV
8NFyn2KOrGrYpqDn3Ut7TNEpWIbc6ebCJOtusTftjaM1GCJzsIYaZnMnZo5eZJXY/aSzpJF8fjRp
3S3ifSTKOsvnufwgmMqoxpte5U15HllyyRdGFoIqeczoww6gZEEyjWc2K/2tPIcTjYHX4U16cvkS
5TPtC5uyfzAq5xwt6iCO4GGtVm1pZgkH9g11hH6MloWP4oT7zWmTO1fftzRmsIiIog8+hJVZxylo
X+PSKZc8pfTIgZ1vJQ/QEAIphWtBCx8TTLN+pzv23S0Kz0/ImH3vwKKvvk+Gvaz5lPC80/oPlcD4
h0aH7X2vXBOKvPrGC03Py0x8TQSUfw6qbIWAmbeJek6j93EH+/u2WnDjk/df87m5V+hZPR5nfnCG
Ko7Y+rrp1BsvF+TNPJAhBN5SSNNso9MXpaooXVJS9sPmebGcSU1VhyYk2dFruCB4tCE/EIbh5Imh
jz0ZXpVzQ1VjHegQp3Rk4vwfeLn/oFCaaCvAMnfu9tI9M+agiMeHmAAzTfqjw3jXM5OExIpRppK6
Gff2V3r7hdXC/wqm8vEwKbbG7ltthOa3LwQVtGuh+CeA/eURaYPFiQRO3mB4mF3rt8wAcFIzgzrS
VdyQMI5vY5uTuQsWkmFkUUgGd4hLM63RQiZ7nHLayAvOMHSed+1ORDxXR1okOD6xLvM1nb1W3NV9
tqDNw+eGSIfgeDT8ICKZs+uD9SVDDbNF7CguGgrJRt8O2+Wwz75qmOnkoW52FWZDhQ4ArcZ1DMwu
4fbRSfb0oJTmARWIXhNWFKF7IVhaUrcm9NWutEELzYfgmwASAT0JI3ZHnOxmW9Sv9kGh6deuulX2
NPIjspJNWsFqUXLtRgZ7we4gdjygV9SJs1nweQsdf2g8wmKByjDCWmTetfaq/XT2N4pQOAbuAiKN
0v73SYlmKNcHcG0NheKyjoOErH/WBrjOWki7GVGvkkie1Yk7V51ZggDSS8Sr5P7suZQfYXqi4mjX
YrI0G3RhHFUdPvHNPW1Gonmt7by66N2RKYEDRV5QgX585IYAVajEAq9RMDT7kmzhrE6GLja1Z703
8Wi+j6OrvvDDp852eLhAQT7mniQpJO8h/YYf9OSYOs+JjUjqnFDRiWXtHc1W1p9iYd6IAZXtw/cu
1jhQoilpXpThxLK2BWCM1O5edli6mue4ZSQHZi8TxVQ0SJq8atXCTwJ63yPOAZy21pmmMxeJb7Dt
siZ571RbyAR4pujkvsUvwcK0tj2JwZV07vLN7gMZ3Otwuq+tJ1YLdIPlTIr7hMWu1JQ2yl2SbAsq
+zp6AAPTZqSQn7mZyRrmXj108ys8aTGNjOJTP7uNXGTlge5DqMLWppyXWg1cvGYJ96NOwCmEqfZG
oKCRE8lSsMXefSZBJbnY4pNZgMX58Ga4HpaGnqUroXWHzyWufkCg4uz+CkvP32UdUy3XKnrJNNls
41PikPT9WkcrZ862fK5meKwJ2Qhcc/BsuLN+P/FfYRVfSF9PTHjEBQ8oISW9hqmYPz0NiDjKf+/X
osrT63FE2HtGGF/5OyZUV/e6jP0pvmPfEaHbrfREF6YT1DkBSeBz9s1aXD8HxDIwfXwAQbfjew3O
zX9jMFI/uBY+kKkUr5U0AnAX+Jlxvg+d2JUE6n61NgfBBa0w3gJGJOSBPEkTRxphKYo5eUN+6et6
qZ3sqAS4ewr53eJtFWK38Xedrd0UUyu4s0Tx/AhemIs0heyvyj4cyYMgjU8O93MPDLKe17b0AumZ
ihSF2Hwx0FqljugNiU7UbZqpwcHhCE/Zm6J8uUZueZTMDOnCMST3Uzzws8nh7fJUlP1yIkoUEW0M
l99K0+BG+kp5syq1jHGw0njt/JPY4s32QVIUNoEOFWcN7Z4ywvl8XF1YBNBkW4IHO8RavD1UENCt
jG5vKiK5GdGMkJjEav0BD7ytJ83A+pOjkjDX3eWzzk1nvaFAIkSTAEFQv2hhTcI51v3+NbIjkM5T
hZ3CIU0wM4vhhxdQVJ61RqvCllcvq1y2tI5P4hItf5parR7Q7D2YVWoQITE0uN4nX2qV+bDvfMpV
YvTk4V+EdXm+1R37G77nr9Zm+Lc7dtKGu9+QlYMfUsQvXCZvscKTOr84WTnNOP61O9mR7/Dlhnk1
F4/1M4wchG1mQK/ExZtL+2S/72XCi/Z8jResBx9OgbSghZv0QQsPPXlA3okWedggV8hBtE32YNVC
skKVtTkzma021BBvscof1bujEVhzkwPL7+lJibiaMK7Svzhq7/C3vIpO/BMmgIju8ky7QNw5i89c
WwxcnGJVdEvrNlsmqPTkqiCWFOxei+lNd9+nWurbz1WfSlAB2xZgUvNxG+8mPch9jTNXSCjGiKWJ
DY78tRfXf1vkPc4Vpqme+QDaQrMpWGGt5t4w6GNA85Z04AauWNMnVoe2BfToankzhsJOd7EJgX4X
JNwsggQKa8tlZCtIIecxBqW8UotToYtb9u4EqKvj2M44Vq5Sn7yaOtt7e6QbuQuGcs/63hUClCzS
41Oe93Ri2SWDuMx3rLnivvhZvlcDcI9i4DzgVuG//xfuDOk0509XLIGj0sVb/FqO5l/w9Lvkn4hn
l75rtQ8BxRz06BTydIon4KvTPErNTfDO4SRMLieJcN+Iapbzyo3UiuTvkXrq3usEY7KxfgPyhofp
Jsad2S/qm+brIXQnU+ey7d5wyueVwDOG8/IMbvNR10GDNMu/XksQSR1wl3gG7uMz4mnSKKpioJSI
lwaYKOMe1OxQipEPzu6OHt39195E0KrvCg8+vyiNqgdeO1E6cPo8Asm5KwtpxHIRoZFRsZwqIvN/
kc9Mkts9zFnWi1F8aJbqXxAMsiS5ifeMpIcedemNB3FHrFRnisEg+Oj8i7ljpOFI4QUl0wuuSj1k
NIPxk0ZgX9SoosqAqY4A01RTyGpWWwGvjhEjXmVdSLhOVSk4ei/tI0ua1nBTUdIqLO/1lr10+viC
3t1scclmpgkyp7lmK8Aipfjj8T8SG2DblyPSRWzqfBvxwTL33Ci1iknFxrIuHqNsp+aJgzptxxxP
RQs37rINiUHnoYF+NFXTLAZ/5AsJNvHIwfB/cj7E6bnJy3XASW4N8ekMIrDwwLBJsLbN54/9dz66
DVvI6J1Hq0IqZpqJ19FxBuN93etvFquhpOIYL93YCIvvftFIggyLxujofWJ55eKplk+EU1iKX+Xb
qm1TzZzvUAgzIdX3IoMEUhpAebU4pOIttlWMGaPvf17+1b2h7cxo6t4+ijIrBnpXVaMaiKvnTAOm
PGROBL894Q6XbHvciinNdonOLdZE2IQy8AWygxhRt7hn7RizCwmwXBygvlw6izgH6d9JryPIcvTr
PRjo98s4NwvGYASFPfkeNnmpiXLyNqzwZgJbSvyykEXUWq+HQAzyletba+woYoetKMIuhEOffL7U
rF5/wi2paviu//BYAvQXKnxzEmTdoFuShsA9I0R64ucAGcwPQUHnaUMb4cY268wIXvQVaYI+wBw8
cQ0va5j05OZz4NhlqT6iuhHCzs6b7fP/xFWqfl7lU3hxY99NagTi2sNePP4WL8W3ADjQPD+VYYYy
XRBgc1zuQfRzUWKeCQ0UEJ/SraOI77rcREyLP5mrjpaAIx09gSVNlj3a1uion31v4I+b5tb4GZfH
ApyDn9gdmVZDA4RP8qowWrvvlSPIRWVW61hjVnn0Nl2AP13I6KrS5uIG9r4K8MmalItN1r3EzwOu
sqREY35upbsnKBkRJJTOmfsLS8c6g8LtFVbMqlNzXtWjIdV0oPui5vu8u1NGsInPMDBHZBXcUnw/
HdL+l9k9bp0ybiX3XvgwTSVdxI2xKE6GFf6d6N3Wf/2TtUFZ6eb8EYI9X1EqeWYIEvTfa54LuI3q
zBjEpE3Z09MfGzSgz0syNvDwgyhPJ1ZhWsxAcjklHJO3NFAF/t/r3VGASlll9KQBgdno7PoGsBL8
YHP2c5ldzC/h59GWmG5MSdzmjCwzFyN/kWFgzDvCOyedcYFrqW8w0V4fmRoTqDOTFkJyLCqvSs8M
web0XxmaHeyu6mLz3bvd1q2CTJkQcsh0A1NgLg0LcwxdX4lz+yKaeuUAvWqY/cxmExbG1RhF0ena
9COI2QiKGzDEu/0+5XRfYbfP0spXzY1nEGKybbcNgTQ0EfowTXBdN2NfX+NIn+W926n10hfhGDPP
pxZLI0o6C4lYlwGlrJ3EVBXPcB7JSQqAHd34/UEHXU0fzGqqqYcCyCefo3mn6zYL3OHdk6vOEevC
FvD52xfzDUi2GBdM7NyEon0RCCdbW/jK9qUwyB+FVik9Ex+uBBJPnhRNZOk9xyzTSJZs5q+j8Twd
rJge3YhS5mViM0a54nEESKwZilT3+nGeZx3BwTX23pjZ1gXdeFVtFEz3t98mVIZXEa6AqhK35uRu
+mP0GDYAzmqt0xCCPBHh2c6CUQWChsvd+BkM3uZBj2P4tNKKYIS5CXY1V2oH7agfDmX8B2wZ4/QY
+szAO0xYZSWN2V+qkpfTbnMpa7JKbaLOpAm9+aIfBkGQfS6gv0Jz/tJ9G2reBnLPWxhYTDf5wFcm
Ww/R20WejUjB39L8m7I8jMirIaK2cVylDKAP+qDxx/j6lKpHilSnnZoTlQyfpzuyaZpgM+XE4Nfs
tWNvr+BSflROlCTkbdRzyyP3lrM2pKhY8FhvlS9u3B+CX08u+n0KiIwyz3n2KW+N20h+mZauBboT
5rKynwLIngl533qB3/j0PYGIl+5SdYZ4Eo09laLo44ke4V+4wQalUTaE8D3Tmt0p0lYaemR1rcPt
j7ACWR8i5ZhpPKkr2b+WReZvuUyNhpPADqPn4ysAsO6Gpm8UsIFqKvd2tvmjoQa1lNIQjuiVvbgb
Gnm5W8nZZis3dIjRDZXuOBp4zq6EOC6EnCfvJtwVl3soFyNzX728e+SOqPj7G/byiQaVNba/FTKT
w9ABEBmytJpYGKwAsThfCNVEqx/zdBnMFQU9by6PSObDTvK+X7+gYaEQvnlFtXQqapnTCqnZW2H6
lId+q1+mbaOpr+yVzf1FPE1Lujex1mzq1yxWwmQCI8PnCMjkJvCy2wBxS9h+nqmmnY8xP79ikZ78
rkPt47Wzoz1E46B/rZcOTqSLmRDgg3WHNiJSe9UjABCQvwxGkBn/n+LJaQqj6tmXEsGfb7rCwUo4
fl7EC7N7T/IDWbgkVdHDIeOJIQJPiBObi7Tle5IQqYhbAQEhwNgVoLyuKjzXo6TlaKlOkSi+0rik
J6o8B1URbd/9cgCIqydzjJyRpfiHhEAtO5z8xhpSmkuQa5zWWKAkIPse2BPzUI646cwf1tIXDAtA
8bfTz2mR0jG5uznKKYAQAR7wuRqaW4BMIqn+cmQtTZJhbnYqg2qYm8Go0Kb7OR+Z8/69018/e76o
ewExtldXs3PfE0PQqRVrdiZDBh8M6pFGvEsbs5pM8DJF4H6jXtfPPh+kQJ4VUmFQcJvM+CTF7ASu
EWvz2ZJ/IeNswGOl67rVUCZOQwEWPHbRi0k2t3yhM+1CG/gV0IFBqs4u/hZ+hL6B9oglshg5SYBf
W0tNwkc8FXuKUmAkJix9S3pppljAL3kpRCvgEWCbXsjX5Zt9trfB/lm4AxlAUvihZ34yBzZk+T9T
IZ/bHLrLtvzZW//6bLGgNzTRL5px1e9pI/nMzi63Xhq7QukkyoEr83IMIil7aJtniCav74AQ3Rmx
msuser9STdPJQfesulssGK9copdo8bVLa0/o+873UV+tBX58bOrQun2sqNmcqDT6DOVoT9+3L90f
T/EIF38SIc2kkP4+MWZQ6VAHoIIPL02msEvJrrnCxwUoem1GjbrCXVIwNql9qrlIZybX/+xZSj+k
1yx4IBBlhOjorsJ6Of46tURw0PM0owwLPqZYdwCs2no/JG8s6upRYAReeJAaTH5KrUMccBamBHvi
VCDELJ9ufGwPt13Yc8wqbJH+OyGwtx1vYZStOBjmBxn+Veg5pxgwZ+hHl4XFI38TrBi16oYDz4LU
emM5I2CmJ8QUhqVsXjVTG5IrKPTMW+jnO0zxPtJ20rg7XUbURmI1IDRIM3mz4sOe8Tysua0cKx2J
kONoO5ccg/uk0WrD1EUccQxizV3+fokC5Dc7YucUkrQhyeLyAqUiC9lrtKRJl4pT4txnrgripddk
0KoM6DfntsJWODpLeqJL3KX31hW8oext8FMSmQAnL0Mp37zAZYxRBt1gwG3N5DxKKcuKVGKsrUTV
Zk6372JCyQsGjQjH6GdI3yj7+VgByxoxkiFPr+KkHs6lEzig/sJDk+Mo/3HUEqyzLwWuSjWhSgc2
CF60Fu9kG8lsNAJHfggQDKepai5/t73As4nYSkkXXpu+pMw5XzO7imcpshp8SOe2f5FOIwdsr+Av
2D7qS0mJr3hSbTfXxnyclo2PQdwFLbRKGVwJd2C/7ahFJDQk9Iyr6I+zTo7GkM0+EwuZTf5DyNpu
oqDiM0z1sbR+jTvLhw7UkGYLuhgJ0PNoMCRp/23flP5S/RUuUa/b/3D7VNo8DjYKLZNeXa8RQZxr
CmVXpkquDtZ9EUhSwYOVJSLjS1uViixHJhU+yDHiqrrUx1obljJy39CT0Ob1xaWY3ALUAFEEg4nn
8bHOyxhtrrXBXuYj/lTejpEqTi9eWZv0MqCcKLF1buBgcyAtJSWQ6OJX3DGKRLKXMgAJ6yV0vji3
fl8ScsVpSV9ELCKr91rZq2DUzfWLK+yBOFvCWLfyVg4J9QS+ZfPbjcnDZYU44eg5VsxUa9GJoGLe
BevcJiehXpu8m/ob8IGNurWJusrwGQbfEDnlUdUOF96KdKTyrJg1lUUTweCV3scRhVqNszNFq3sA
fSrE+Y7PtwV/h55dw57x0iMy2ecChvzjpWGuVmxwFPgNyor56YNxBfz0j+vYgX0Pd7vykPa+kjSE
ZasyvmShJmIdqGs1AYKZriwB4K3SNgZIqhvVCpJlurhlRdUrtBu4B0GzQ62RSpjwpCFJsfjTNoyF
x7m/jqyf+KQc9ZcekICTyDLtm2YiCMzKDVeqkJh57ztwmwWnvcmJFF4fLEbQnJ0RstFiNWDXyMGZ
Qe/XvidJuOCMXpDM3PxSkXlhoW0sW1Wkkcqe/rPveBu0bzWYJdFXbfpQr/4V2LBHVUs2BB15F6vV
vZY6r9BuprezshrrZOHCukPp7QPLxfzrwCs+aJ1GNkvAPiyWoyNqytmpFKqNVGA6Zy0tP+tERkAk
3Frk2uVxsFCbej3IzX696GdQIBRp0mFraPU57yifwLYNnERq6LDw9r9bPNK09q42jitQlT7W7qGl
IM7jD+FPSoNPYy/XbYpOj1F806yn9lGUHD7LbNaRqEhqLtTlVJ6PLC1XyzNYnA80h7ngcffC7gVA
9+Fn+fJvp45k/BMiL6afe3zkJnCzN9HwpD+poZAi2mnQVdxfdhem3xC07Eyzt/X3jUUj0HYIRNbq
iukI1gV8JnJVerY/YJXkeeogM9XxK6MqYfl4q8XeL6Bogt5bcHdifBbTjovZYGl62h+PTRU90uD2
geEhlO5PxOKf9fh3WQl+TSiuxooDfNRROeGQgmZWXmgNL+C0szHL0hUysYgzEgb20RxvRELeLS4+
Q6aOYycQ2c2mfiJP8N7AAFrEToINzSAvf5McxNvh1wQk5myM6rXD2urLYe3Xs/Eo7pvlJAF6PF2B
nPao244tvzFyoSxNs1Y91xqOJtHrPv0npBzxVXTilXpU2P6gCI6A/OZqrTj8H4t/XArwX3kWXsqp
Hr5k97BpXJxEU49qKa5J3p/QPzBXSb0PieELnOyCla9NZKo2XxY3ykDPdNHm6nDbW4078RDY4Yfx
69mTQU4VJzSB62sm/mgAI/b162ybxjt+SmInuPHwDtaMULknVlP91VWQOBlwBZVTwvHsB2ZwacSt
Kix5w0FwibJG5/qZVPCYd5CAKi3Q0PCa38ArDh/3d+3d5w0U2D+5ak7C5hiQI7Aul1CT4fbth7+a
vEvjVXGxfkogym3RQQU8TLg+Rd1BRp5ehzL+DH7Sac3CSiuMFHL6vaVNdLeOSKwOnxZuXvN34C23
ewzQQ/QOnLWI//LXqt06oBG9OFJpZc9aMwyC2MAjJf2n6JvYUU695gfJITMiA8AbV84uhkVdwbFa
mIzpUbHkmhldLITKJ+I643uCfrAgbrpDwWcTwHwOKAcfTV+VwJPI8MCHsj5XG6S7bRgXSquaiVUo
bLXpAXvJJwlIbmddotuioLv8htd8Lyo2BoAPj/kc96fnNnXpIiS/mn/0cJnvlBmhRbLRLr+PDP2A
4D7Ix9BBoEO+eqBPqElCfQSgvGzAv0O4csY8YkWVO4zmxpaw/uArV3sK10PNYvNtz7iG2iiBD0Uf
utAT66vGsuEU2NqbF1NBu/1RPeRLEIH8rPo1tCMOqj8QC/OCOgyQzyH+jgLwPJ8zIf//0W9Mgh0B
5vTWwYn71TRoF4yiiwgi0SK0gEjt2cTrFAeepBt6RsL1DjfrUK6q42/uoPo7917h37DQMpFXAibk
JmA/AEk9CZ3INboyy+rZFvnsSgaKm/hoCxcBUS93euNB4rUZbJdYlaZslIYdf3yTdg0WUkH+vN2L
iTmCPEY/6AFecJqnotmDMRAR8n5tJ/u/lxwMMN3PYFdETGRTpjvQXKoMCXRG5GgJ0ZSe/b+X2r0p
SUAn2v9M5eEbRF/LwZShdhvaeZbcQDHhjKpnLtCm3GPfXN8TnRQZ9iOYEYyGC2er7BCKGEF0JOhm
oZY+xfFQmgrUOVY4/bEfYPeQCvwdzGVmIKS2nEuWB+mMznERA3maZeYV/BfV8X9UmCC8K821S059
QVTG26gtn2mdApqLm84gVjCLCPLK2W6Jq7BG751ryg+tRyZSrYutZvCHxQ1T+bRKu9SooQM/PDiR
EBLPvqRSXahc7IN/Jo/c3qT1XwipgkXysq1/+M95QBH4dqYL9vbF1Cxyn4wRgjrhU7tLAy1prNsz
tFptmvnigcYVLU6gbJDZmYkgg0kQqS/Ouc2a/2c5biySQ1H/YNXl7kzaFMO+WahMJnbOrIOCQ16o
YqASm4RSsbL/+it7QUpW8V0UqpR6uQlFGP7biEzZT9ulmV5E/a5NFVjhd4bWwd72fLjz/vOizqAU
qr0QPevJjuLNpxVtIlJa/Pkr1C6xaVRWXkmvqwgVIKDHm/tSGece0ivDNgyB/FVOLxxz1i6WAw2v
6KXnXnSmDdkuet6epmf26RltgQhWOePDhI6xILNtFxJLOqw66Xm5pWG0U1Z0JMr9psuIm8XTlj64
01YfqAmHzEVMd9ESWCw+hY2spD0O8QSXcgpmb9rQURSSoHnxGe3FONUhXVokbKOalWrPohdFF7vm
xcM3lwLKC8B3nFr9oVgtsaBCIYiK52B5G1AdO651OzhcuaS4H0n24DqbcrZHfuhB9xhsU5PJ5ppY
6lA6Kz+yMMe5ivugPty1Q85Afd1sWHDUS9IbWAWwiwg/u4nGFErWblFOcm7FjIeUxP+wrKWCpyAs
3Y06WuxY1XW0yQaqEuYxkRhmrRFuHpnuBU4zyTuyhmwAG1YMFTx1m2ku+mGQIrBmouJwbHMTaEVt
7ALvMZARDAeq0hOPLPksqiV76phteJV6K28kdw+6nESSoAM1AYW2rJISvFFN22daPI8CtK5zHIbF
IgdZLTQK6c6ktKouDSz6aZvEC9sOJt+pomLbRfOTOqSbsCtxKg51qjD57bsw0B751iVEKYnr3sab
yBkp20Dy5FvJanl6MuxOE9FnJMrj+xvEPvU6PnVO1LzDypghncxzx9dddPyAwY0CtDQiItAxlc4r
b46l8MKT87jgOXg0ybuwQ0h4F2Y90SJY+9Yl3h51kLqFVQY+KL+oGwmB5GfxwBVCBB9ipMp4boFh
zug8kilSSOjVWECBDnMIlpQNRRzRuojcyhl7n7Kkygnxrh69qrqAuWd2kb6de6O95xmrL880UuKU
asghJ3BgLZg6PSYZZYAjf6pPERVS/v039MIxOcUOplO50SQMNSLrbqLd5mDTMfdfwgt/18rOK8s8
PIXiklmZPo2JecL0nqU566rBUDKuIukumYe7TfY8uVJocnd1q8TXBiPWeTlYiGC8rg66/1uy7hAc
++4OkVhGe1kHgee6Trlhj41sqYiepf/UgbIfV82dKb04cT/8MBOHtvCfPvu7QVIiaXoYw3BbW7rb
ytpN3s0t+Mq7Q8elXB/Kc8ONElrrTmEB9cTxyCqP+copL7os/Qom8rzLv4oIQNGPuoipEBwzwin1
m5F9y5kc1Gj1Zbk5Q0MhfNrUSrCQHuFFo3QeVobCf3nQdAYVuKpNtcAz9roMIfMXIFBTUHVL7T+Q
BUgiepQry2p8NdPq8YLek5cU8ho02pn+P6uM1xbAkOa5h8rJiE/IIjoTCnQPaOz/+WxOJldI/hKw
la/HWW6pUMP+02IOTX3AUWLq/kpHWsuwr0TWSNs5rZ6/rtXHSOzQsG+F7lWOlFwdrtK1oErXuB/q
VN/vLrcK+T0SQRCvt92th/X5hzMBIO4eBvpd4kD3EiGgG8vhBp3KRP1DWRib9VnXYpS61zaaMfbp
+HoZVHE81OAReed/09sds6R78m2ity1zkzNROZQDHW5ZRbmiaD3zyyBaE3g1QfRp1k4GVwVyIefS
cOlIXNcp+eifAoWX+oMZPzN6ARXNMKdHJtcJIHiYw+7eWvAGLtWyUkUZPSJxZ4vIlrpvuP7XqYtA
Fiwh2zmhzOcxkSIlrflSqD1Uvh2AKZTQkfldmODNvfCPslKMi6NddHoP4KBvxuijCBT5KkM8ObzM
NDZhQvZoOPVJNVar+cYVv/VmFDeu/nUbPfPoo5Dy2qdgqgi46ZFEFn/2Py2BD0uA3g7uWeK5loSb
uT9Sjbyj/pBS4xyAZqxDy0NiiG0EieeHGgr7ULVsBNKvVAVuZeEpVVybfSYLKyfBr7Q7TFXX/TQn
cXKbJEFG+60z4gHLGGnK8isEYYuNh0Hku21uOJ4v4th1SXqmY+Q6A3QzqHtALt2dTOpKswSIbAic
tY6diuz3TI/vF3VNnj5dgulnigQ8RDBHEAyitcVN/2zfetrKQX8YKdzSikzspxRnxNmWDmlt1FZh
nrwCC0j8c+hx3fyR2+hohebjeSQPOXOaIdtzUWMogLmdWvIfotLYIFucZuafGRhBV2d2xTW07H7K
baby+gBYHpzKU+0cvWxRoqoj2W6wYDjOplX/rRW/DUkmHu9LA0jyleBwAfCPhHSCarasTJpUqde6
lNUb7XEuXP4ekoz6Bmpq4kiSjH+q6dt1FJ32BjR/YUQsQ5TxlTqbK420R+I1Hh3oVMr3+v0++TJS
nS9ENxp4+E0+lweXRbr+/eQ6f9Zj1maSjQuWIUn5YCc8rcNOKeGXtrwr+EreA7UAtWyClorwv54D
HfutPMz/Mft/UmBgYPU+yf1xju2b+pcnLTwcQ5M424Y3GM4RBw6jq1TucmQuj0qIep1bPIFkiTqX
JvA3CkZm88qN1sM8hu6IKkZMvBmE8eir3eg0OGdOgj9lox9UG51nMFM9DDthwxejZyHXsydZAlJ7
yQ4Df6DMJ7tGKpliRTfH15Ujaz9YJZCDFlCCEiUZnyZWqfJQ5VHRapap6HYpuYWakFKOxPWDImGG
MvoFG7a/5T1T9U6RW72AgkSZCZcMxnlGf7sY+n2m0LynsmsO0ftZo9IlQBTPK8fxpMSWUJdd6TZP
/xaIdFTfkQJyayND612QgsK6hEiH9BvTWBwV2y9a2gfbVAWndr7KQVoziRT+FYDaQalrRV4cJNHW
N0ruPJnGtOHn/pZa8ZsehGvNhwGWXM/7kUnbcwmYz/jEOsGUJduZrMiXOkq6zLS3iUbx1VD1Cq4o
NQTTqwovSLkBNkRUx6p+OwRw232myxndrq0ZveQnvTp5l4h+75G9/0Li7NzGO2l4T7Ut2kJznFwC
0xH93BzHa4DkFq4zfP/DJNMIUTYR1TZQEQt3E/zeXOYMuMtWMpTkMM/3zlbPpImwd5b3rXKjBc16
jLkZLCWXnLOO23eAk9qE5mjR8zs+6UnOzyGEjS1SmgEYpD0GfZ4Fba4nNl4IdCEJwzQveAs6XrC4
b5pRpQRsIj4wM1TIfs+raAbhAWGc+fCuXgdvE6A/JJyK3ffgu8pdv7lK4ejtAYFBDdxCRo3PWvXo
qfefpBreDJ1JCHo4slwQGLHR1wlDO4fmLec9MAn14yW5LkGbt3d9/mn3CLsD5KFy15MjFTLLNmWm
6n3uCqI0aBn8/3b30a5d/PJIT0+3fB7b+6x97F6tdC2571bOkZn0fn5hiNy4bYRwDQ22bh2FNLNp
YNHP5D7O2+dzTiKafYJkWEO1JVHxvQOo26qnvLyp/ygJBNIn/uQ3BVone/mFIc1h3DhqpgNYr06M
TUTxRQA65Kg/EI9CLJCc+PVORKqzX+D7lB7k/XOe0AnciAAoenIhTiRfuTyCnaHTRbDWt9yVgJj2
z0pfeZbvP9uMF6hJRFCZZutHBEoUx0kINIQUMVPWDcyiA84Agb4qwNHPSSKuO2yh4UsmRiiJX/Kb
ewfqlyzzTl/rId/a8hL+2SOnPz0eS+CrJ7LDbe99MWuQco8P90sqVoq041UezFlTuis27k0WRi4b
AY5TCDfSIBwRm2eusIFsZkv6Yh3LV+loQjwceA9NVdHTrIgwYKeKHJNCc/oUhaWEh8ABl4lJRH9g
tjh0I1AW8LXqHo+QiNsgWrTb89TqAPci5p2BGbjQVq+kT49OkX7vwT0vEgp4Z5wuzj+WuksnOnqm
wMiU7rOILD4M0hGUpRRytyvcUN9Fx1/4K9muUTDZBwv6ylOtaI5WZV/3+MItu3t6PAmXcBLclIYv
848Uh7YnHX0PfGnN5TmrmqUBJifbS8UoQuXYaTYCChSKYt7uP1KnN4Kpu1XxO7jWVGy/1LPQ4rmG
c9YEcyesPPF9TeM6pymgL/RdO0kDenjqMdOnreUhc4FTA7l3qaoQaazD2I62alorR2ZtoYOk5lx0
bkAKBDDldY3UsSeO8MttPEsL+W+IyhI1xOCpoui69aPHavuHXI1emNy1Yo/EhfM5gz75r0wvXAbu
GAIJjLDN5qg+IdvM2Z0tkEyhm7g3ebimWK3bP81icMmyWn1ekTdkEO3XjIY5IYVaGEuE9NuB+6XH
FKHrj9rse7NMYF1fiafiyjf87rbFmvX5MpAd7DVJnkT6dt76P5W5tXzHoMHB9SyvT8GOhOjs5YAc
ZGm7bPasvjoEtAOiG6+KWquWZh6KkwSC4LJJXsBrZXdSypVKJOLWPBUvmNlCGfox1yJew0Mx+/lL
J5QoToyNFGaX5KXsVZ/+dmPJZ0w3IhYBzfRy5QLMItW74xzHVWOW094lapqnS64gG6yzfH0Gy4ZE
7RQxjXsHQdmgUPtS3GYQ4KjUSkf6gtL8FXhv+2l86HncEzIVJnRmpkap3kKLnii/yl8CUCaglE19
nWxc+Q6mEx90vkx6Yz1s0Chncbwc/3KXv+g4Seg5vH8QrJo5+Gw4/2TL+1KMUr421LhKofHCc2Ps
mPZjlB7cZbVsPFiXS2I+HKmlTDIvm1ghVXnFuOc2JLV7A5kplZj2ycjoUIr1uxg2+tkJG1hKBfJc
f6GaL8Pkz/LaM0yMJHFfJJPDVKVss27aXYQkyvjSyvgKhtnGPUyg93Vy3sPpCI40iABRuyFT+0pN
B2Z3FEbUjvHk1YHbScrE9dwCuAHMGgDM2Fhfmq+cbd1cgJdVDMHfiLU3xtXazoqrMYOLJgRnLN0O
ruV0T74tENCo9rnNHgzaI6bje9r2bsnyk9RfSuZ4dQvK00kqMX7OE5a/Rmii3sNL1uNpTmyTpqLC
2ZB2nNpmiziWbIHRICPqijqAbn7DSy/wWaH98kriAwqXtd3B2du5d9F1fMWptrce80M6MAzojvnp
WcKNKV33O4FCtEwTpXoewWXMBdrIkIvir6KL403+WcAjg8pt2RkZr40ZTnKANbT1y4P7S/qnFFuB
zJ450aXuK+Ens8K4WpzjJdhORU/QT1XtpjeViKCDKQcueqtpQgpVe1RWvzVjotI1LX9mUryrmdFP
sFdCJIMZJRQI/0+eMJEIyMTJRc5JBdt4gnXL0ou3bIMN9Euti4UKDw4wkh74YsAasKvMoLUXLDgv
zn31OX/SGX1ROyxwvdD1zYKR8lpdpCMAEPZBerP3lKV0NKRd8V4sWxDAMoEWv5ud2kCMDk8egMbs
nu9SSSwZsAWZCwt9ajFuMRB8L4bYClQT1Aw2Dh1KShfbiFW1ZXqgStRClFSknDCS/g110sNZSE5i
s2XVVaWENc7CRn8krlcLC7uhfvn4/2zQBewbTNo6M3UNooG6sJi1o+wA/3SrV6eeU767GsmYEU1t
+PA20K21V8gXdFdFYMh/olz6CSPsJvm9oXR4SRvFz/hgK2RGJZbuvPbMKJUgk+cU1zQLrD3MU+Qy
0+OZAUgJAopM1qJSWOojZDI/oHx867qRUbMqGBVjY4iSv50JNqkO2xbSYOrqsIaAWScAiIQ40Rwi
1TtMy9IrBMaCPVaiiR7pkdrHjrBsNZZvOgFSuDDp2/U/kJHPuSh7GoxOkZmIjZuO+MWdRk+6j/kT
nJiKymCEgPZL7mSHtJEQrw8kL4xUT3h/OdBI5YjWz5vJRjQ7h1KJIfSc8jKpKL+ER1Gv1j5q3V2u
5W3iqMduWCxvVmiowAvjIUXyKBAtugbVLoYGhYx6mCClSeTcwURUes4bw4dDjJNH49viRmRg4rEI
I3lYQJpztYZvcgwlUi7ugIJrrDmuCSu8nWxl/MwDdqx2FuHGz9qlww9H3Zzu1nqRmhrpqp0SuZHZ
JwI08ZMNYl7Qd/69h6PQxRSb1ih0r0HEaIQmy5SqZKpTraBA8zA7VYlhHmV0eMOUpH66Gi4DbhJX
fiIAo1+ahUBzq/uGSUjnPop9lVf27WkympgYzHndaFsKc+JznrT1Jl9aY1p+L7NlpNQ9eO+bZEJ2
+Zs7Obkxj98cYI+SvCXaFRt23yCM9ZI+TjL7nZ4cF8brs+zWz094WuiRuTtdQWnt3X+PGe3xnbbK
du6VpGBcdLMpqS+d9uEZduSfZHf3vXLDVOBfvCMl/vXCnUV3en12wMX6021o2CXpJL7p7ddT+JNm
n5lPF/Tsxe/9d/nXdx0CRlJnN4xDOcwFPTHkktNZxbQIF0XUO49U5X6AkzeDk4GLgPDXJOwd4Ycj
ln9aM7g2cbxwrVPVfiXAfGYeY6gPm4NW4x5dHWlr+DTIGP4ukIQyxdm5Fwk3tZ54mpUUGhTLMCC9
viBYJFRgZuRkxMZhAzVH5N7LQrX/uR18i1Qs/LrwAyx3M936sZwAVff9bAzxGtKb/onvroj4qVtY
nMILntWKeq21BQhSaJkbCGbH9IQote3lrqVTQKY30by+Ad3lSokSbsOjea15WM5MqQfzKcl5Ki8G
3XwDOMDBvpdLnk2Om7mLBccSaniGdtAgPfqBFIngv9VFD2+CIqdEhUH/0uOoi70JMuGzubLFBmnp
BYrnwYMjIap3AQELoCZOBeGz5N1RDkk5j66ZZlbBjM2iFNQXz4uTIvx7f/rakfC4aKgyLTBMK0FI
myN3N4xGSiMtZ261nDwaDAHKk8ewQ22ouj5+SNtR7yBXI3ThASuaUgZoF5IjNS1bwufWKS40i2H8
qeDAJnG2mGSyyDGW1tCV/VWPa61N9W5WU8dY98RNmBIy63sOmgyoARAWZ5TmmmPrgGojrHqPm5E4
mWlptPT6C6KZMzj+v94x/0vnOuWVEL2ugxRj79anfmsdPHpS17NHpcI/fQ4ae1ylvAttAG9S+AHY
GANLCI79ahYRocw9vIyJWYSyBsaGNE6AazhpI0h38kMSn+9FvtPYRayss4U2YDXNVz5pQk4QH8qf
phLD+rnCu9D9C+9bQjsPu1TU+zpYrmcIAtw7U1NI2yMLn8xFagtMZsZXPitdMirWdOypZtJyDVDB
5lhRc4LdIZZMhQTxFziJgBnxytYtYcepIASA3j5liT42X65lvmKjrDKU0kvnjK3JxX5jn6avqpDX
+8VOl2tKOKIT0yVCgEZzInWbJqOb5ffCGzdh4DlapPCUM8FlnwlMbphqrasyyVaTIaQBtCsSMzYY
dbd4uG/64CwHde1/JX8ySgNtx9Ba/RHsjJWElqwCLofZDyN4+wKuRLNX8YGvMcOQTzGNeDiOPGeB
8sBgProv5sscW+W7efHO+o5+KaZ58KIGKp3w0Bty7YyoNSN9jITOhw/ZcJRTpRw26s/2k41sF/Xp
5Qvb9PWw6QZ6L7igKf9qIc9Z3C3ckBv4cxRiUbLEJPVTNNaD2EIsiNnmk3THMLegIVSeyJkV8o0r
a7D6ndFVBcgDk/4gkxLnN5PWs9hfKHtn0OYWgGh5qHwu+tDaOXilUt44eRob4OqfrhnZpMNN55x2
Q4A8w+3mV8J755TmypXfDpJB8KIxY9gJvDAQxuFHxIK0YXt58kJZQ4hVMxnR1JwwnPRxCJrXKUBl
gZzVtHXTqY512DzVsNfjOE9JvxrvGxoAKPEfk3SPBCt+iIqwi8ccqQhfCrs+yPj2ZPMNq64Pi4LJ
DH1EE5jMZSMs4LLJGMHz4UAPpOF69fpVCDAnCDCpee6R/Y/G1Fy05WdBx0FCRcDoq+erGSs6A9/C
s6g+eqSVJrEgD4no/3HqfiONli6tmi6w7ldJ64VV9kWn3cCemfn4U79/T8Ltf3AMdi+meVNyJxum
OzkSzm13iZkdEfpmBOSKaZuspdq+FNJ3BGhhsb3UkTjQT1TP6Af0vuOPEuaKfeIqjZ6rfmbrNcz2
zd5C76BicZBQqYx/YO1kGXXpeefAJeU6S28kTIvyNx4Ty7yFjbKQptQXAm+o0gikFsHIFIxBkEuF
P4bBRLurKplAcLd3mfyZoSSiHTIgwfRw/X8JepC/sTgJi4Z1Kc5Irv1oinp2mtzlrxy2tme7rg3R
ApupH2SPxcTsqYtbh9N37JI9nJrgT/7lLizGZc7CgE9bAWwH4X75EVCRslWyQCBMRSVjETNlocQa
ip2rXisxJqQUw1rRYk+JeZJNkP7aLMN7oLIE297GMm6hlZqRq7rC2YlWxqaVjvyZX5Qv/R1AqAa4
20fUZbr7yFJJKfTbYqOrLFfPTHa6RorxeU9HNMRm6A8/gUVwbrxjuCFPFhZSVjFb4An4MQCKP64A
orMplh6x8Qolgg2vQmZNf0hvaLWUL0Ub2sAgwY88nPzx/aHf5buoYCyOr6WyrDj6D6V7JWPrsOt9
Klq3WoSku7YG1mF8HetFCD8+f+B4QYCMxHN4+ifpuLRwmXodDxNU3RIjt0IhfSuIqBKIbNMwrFUg
UnBj7cZBzbWc83kcyw4yUvz0TP/FV0LVKzRdLHdWpSDI4w3Lar8VZdHAwZZPiOj1jbzd/uz0DN8o
ZNsrJOACQU0vElJzYTbt6OACOfm49W+TgC0TQqJb4y8hEC4nhHOcx5Gcv9SuZ4aMlVLHt6cMZpya
iHqg0tccbONnMMPlYwOsF0jAvrwNwDnF0qzuF9cSWkMd4Sort7JdO0dkgYCk71RCgMinGtTdNMWk
ivi0pYA83Y6Hwt74KO81+DPW32wbClvixvFB3I2ZeQ4e77Eqjn6Tt/xJpOIAVsYGPcRLG37pQnD1
1bm9BVLGF+6VCMNo8r4YjKstJZOuf4BSng5IilFRzIzLYIQbi9/BXPpgDtW/9xKhwsR7I1zvXUCk
UyOXwlfZnFsM+XY/USQIAaLZWKYj4SburZ0/ssLoDr0i8O+9WVtibxPWp4YinxVNVDeVrGZHtJb+
05XnA21cUhnNKrYpmHIPm35qO2mT3D/WE9W5r5s2+mxr8gW8LRLPMySGNSLkQzl0D+TOIR0+RNig
JM8A4eTvYjtHGE89tWCeAFG3bqG0VtxuXFtwWx81w9howGXIXc7h+u6fMK/IH1GGZyGLJOf7TQzI
ujwMdFQdzBbd9lU6dpXciQbIlL4p+7/wWASA3Q1szbbDPnPb/g3pQkFodyqkUwoJTFmJuwkX9b5L
lmaz88xUSyPJvD3l2R9uoTFK/xUnQKoc/G8n4cUDpdZeBJQ8mXz5B836c9S/mkGroikINfJqN7/u
7Tj/xUCfZvTazSpYr+u0xoEyYLgd/nE3zS+aO/AqCLP0Qjym5k6JDZD5Cj3g8/DAdudT285E3gdM
/a48V9ExAc5GX2ve7l3+CWX1RAEyhQ6hkXnph5KS9NeLm42rgitB1u9yhIeKi/TKcQv5QgCJNsLo
JJGzzv0JvjOh4dk5q1IcqeqfkO+VBKuMKmbFne26NRQ49rJa1e50fdd0b2LM9ifJsnhIvjJU7/nb
AA21uZmYcR5mbyiz9kWlpPbmySEz5zcy2mpWVwu2GXKERiTsUSvDzEqKZB5MQAFaB4NlEmWvmsLP
w2n1Z/eOaYXBPYhKf8vW544qHXGN/jMDXajha3+Sk0dQ7Q9vgLiPrMHFZPNHE+6NLGlqCAD6+uDh
cFbSLGEj1eUbELyBFzUK3RohbodPP0jE1h9O24LZYAoS7M3wOVXWX0iadBOvSO1v7BUKYZfodmsK
VWzmwTCAbNK/ZOCDopykcehHcdGSr2lkOpS77MCxyLvZkvw7pQfITURjh7t/QHB9RxfqObtMSm1H
gmm1gUoOFERIFJdasjyDGfexBZXNj4HMfnJ2qc1/ISvuEqkYKylWTzifqVayagOB5w56SgEsyjis
rRqL78J8V95cpyTOHmtpf1NsBCJ/5XRMzS78ubXE+UqhtMpri9LOJTfqayzInXfMnnfXMLa+NR9J
yLmw640sfd7jC6BUhWjO4NHD9ObpPeV+w90YuI7aIIJduRmeJqs/Qdut4m0PfACuS/7bNU327oHS
t7P56odMLBLy2r4/hVFNCQy5WzZSVArAteJ3Q3rhnK10dvVx+ToxE1vEOAkhoL9EVv0RTtC3Otwj
jSyiZCgvi7D6IZbvAonHI7ccE64e2WUjU1QC+TX6ww+6i+J5FxRJaerbxRlzUkL1rF/XdLeBcLL2
xJ8TqaxuKJylg4SpMxBM614dVfX6Dd7prIWlETrUEU+VMeMY50+/QqMCvCompAq9K2lbW9w7e88t
xBE2SzJm3jxR0flbCQKDHLOFuoq34xbuCMOI6/ZOakp0swdxxrVdh/ldFzyQe/zuQfcxMDEcOg8X
23uQy1VSNCHrgfEs+MIfJabAqq0/EBrQCZ5WMyZtVsl2qrWD4C5NqY1TAwIZU7tk9CewdiILEUaG
VHvEHlXo1ENjsr/W83f1ivI3cGzAePvV0zvPU55D96KVFbc0ZteiUV/tHkM5cdo63zlXkWpMmvVR
7TvwLr6t+Qqy0A04qrMtU+mbsBGOSX1CblLhPZCVwsXD8I/5CjsJh9b7ZCjOuUPH5xlI1Bjk26N3
AwnN+fm3JSqLQkuV+S7QSQrzNZImbKq66VfGh1IsrNgucMAgyywH6Lc/bLmRmfiofzD76JNNwcWx
OYT/L2VTQmc2gmQr1SmJm4LYrTR8kYEt1uweYLMhqL7c/A/0xNrahs/gAJIwPjLH61PUeD0nMxyd
Upner31zDdiCy6RCmixZdt1PllTGTmGXV3jRhYLdD5HWLgnz1w3Xu94sjpqwwkyISZFswte4Ok/o
YyDzRRnkkn7BVP1Clk10aVxL0moMJxeGmd+UJvcZtwZjSplhXvPWsfFOOSlvHnID2d/3ZMY4/It6
1nPOIM6f36qiv+JuknGTlR6T9I+lGcqQub3WgQthWvh/cUMAszv3GJ1gJrytpvytmivUG9htvLo/
6eMJKexDJNFlxAnCrJN5xssYfDWiBBZmbgRPT8yjP0oF7R+wT9OzpHv2OXL9cwD1SID4J9foI67I
hZR4CzhBLN/NQ5QOB5xELg19RU8himYUzAjDA9jm/PxB6xCbpOXGO1L1py9ODNrJgMwW3msb62gs
C/8X0GwhVnLmOfhmgCYsV75dxPM54PtSxPK973G7kkwTfTNOtJQmWYX072JRZekXEMpUpH+s68qI
KNtMRQzFEVQQRk6QFWHYaDArJZj8yHQnyi+TwKX2MuSGGmcCA2VdaWIzWCldrvYi8IwoB2jtPMmM
/LtGDKfjvD/wzBM758taud4qnekML+GBCNMagYBM49VtEV985pp2lnWtIsi4r1A6Ia7a4JqLCL2b
Rudjb65yhuDJzgj3Cp4LPWcHncjcdPADaIsfEwhpyVtzrf4i45NwXa+eK9cjX40uKrcSK84ulP/t
plVN7aobLHcIsDKjbt6arQaqiFt045gRucRLenQWSyWjtafZeejyVxQWVSDaD5faAIPP18zNY16R
xXpd7sILIIBecRggOm94QkoRW9Q8b4BtaNW2zphPr6v7hUDwFlWZsBBRpxkNqFRNfzsnGo+9cwf/
wPzTZN97Ivzsu5LGUnXNOFt+OyEtGW071pNUgea2yg6jsDU+UfTANBGc3Y5Wr4Zlo6UcbZcExb2V
FBn4uxkqSvPs7YGtw//QBTel4SjnjrcBdyPwZGAObuWKFiV0pu2T8I4FsI+boz9mf3npkjUcsG++
VB0/egeiZ5OYIydLHODTIpA2SxfNPdf0pMbo/cLEihbxFe4q03eYkqn9CM8UUDsKIy5fdJ4dKyVq
+JuQ3gcMeUJgqYhnq7jDpkyf9xrXMVjTlXIUIV1pv7jey3sxSkB+ASeIcJzEmd9YxKxWCl9Ivd9O
Ib7BTFfFkr13yRqvexWyCUIb4Y85t1xLCUAdmELIg3UgVuFwbhtK0H5XyoLDudZKRs4YMEjtTKEw
bTNKwq1vArYUXR5EFXw5xkNmvPJ/kVlMh8LgFwjw9vdTLJe675eCNuDj6/G3wmIzzFj3eylOPqT9
Cd3CkCPZjTgGc1g3v9OhvQKEEYTFa6TspTeoPKdSoe66aYi1Whynzl1pgkQ30+Erod9lledBzxm/
HuVneS22ZQDJhat629zU5/YjBj8axL64RW4Ogf1mbKgXc2Zxu8MHpj42SRBhKVfOFhS7GQOHYbSZ
vl9ad4oCfHFYuBQWbfRhcl1GxMcOrVFeOIAm8ilVHexahp4kVa+WI9LN5PtMv2t9jES/AM49+anM
9CdXQQXc16sFcPAfHspeG/L6B33QfpVb+d9mtfuXsXub4lyxvFt+RMLF5R+xvOL79ShLuaLvSsDs
+USSWHDLwOExXyH1hL3mlGU4y3uCCde6fNx24FE8pIniYMczBs1OL8zMsZbwtnP/KwbHRKpT0/4L
mNLHMhUvnDfgT+vM2XGU4Ge7weseXf5BYUwRQb6+fpwFoPnvXTQp1sCOZVWed7T3DgD//hY54Ia9
EJWK5o6b13r9z7Ixiykkj/Rs8JGuYD/h3ktnOAEAbLeEFFzSAv8I8alDjXpspEL0RL4u4oeOMDE9
MLNVy3GxXDT2jTCSYkoWXwfFN1LJkkEMP+a9dEMix0cDxxHKsMAgILIwJilEX85BQQL2fcEIC0Nn
lzEzAIt5WFpfINss6jnjG6I7DuLZhn/M3r7c/DjDz0/7+AYQvzxAGkBDLriUs3wY0SO54YGlLo5c
eP73au+py9EVeGPMLvhxa2FaOccNtNLHwnaylxIlKR6UIAZ3UIlIk414FdhPkvV7F1XSqCg59MBh
9TuGrEA33D920XkTottCMiDTBKpI7BZEjcmKtzgtwH5982Pp/LB/3B4WltBZtaysTGr3tbn3ivuk
YJ9/d1gJMMJnwF7UPGJy3klQFciqveyx3wbImr0W1nxV22nxh14ukI59iKU/EQLuKirjwWc3FQxm
DNOEpVIwpjmsSSqhqzNi2U9yvi9CVnJWFVQmjM8zLT7F4lHL7cgRrcZ3enDW+lCcuJO/kt+iZe8D
aoOlD92t/ocn2xtIsDN7fzlfzKvEIRtKTVyPw0w8zpsHgqbirB+n4UEgOYy6QyaWB1FcUDfaC9R0
DMem9aPrWgSjXKd2dzSWwwIpCLLlkZ0mQnz9IC0Dq1YUeoDEa67Dv1ha3UIfzQNyreaF/Pnde+67
GTfUN4FbI0PNOkZhYSMDon21gOhV9Vi4yvXYp/LHybinLzB9XrGTr1fx/jw+Q/eG8H0PoIRWHsVf
KN6skwPtnc0uP/uq4Tq0aH9Vd2svTE7WoGu+qMlEW3kH0/KXCDDo/fAoOYn8oYoT56ph6Cj814vW
RAks4ZCnLb2xTXcwLN+WEUpHFIW63nlTfNtNa34Jepbdq9JXOtFPZKlQSrX3pyFORMsNrCdFXtTi
llUSiN4UD5CAMCc/yS+/J8Ve/MNBmyLh1RV3WnpyrJZbryXy4RVW7bFD7Wx6TROIGOQByiQPzsDy
4qAvcNmRiiuwCM6fchFa2aJSSxE7WIQIHQHSerpjYgLa6Q/en42TioBDV4IdZTkmOyGHRUNgQR6x
IHUywIhntbwAN6hyxRDCdNqfKJ2bC4CGIHUQMggBtScQYxXagsLl6VhNHhAia2Jsf+4IPxz4nw5g
S3eU8Wv//ERf4wymlyaleKmWVIH+fjVysO/SjdJKbM0c1Phljp3eIOIr9BmsmbaT1zDuuMXf2oiO
44WwJiAe40M33luOeNAZiEtmWEB3wthPV71BfM4pq1KeBwJ5vyZpaeezkxmVgKbeCmoKxkujeyNc
nk5SSWN/iWSHFUDnvytkyQg2IVKTVZb37xOSh8Ma7DAqvBSJ5WuIo9D5iLUkxBxAMHH0G/delpfz
LhjO41X4KchLqJSRkNxl3/86r/kL58XIpfrFAkueHFK3f0ckSQ+rpAEe7e0fmmaue2D29/ZMeua3
J0Yh0J8nt9jalMGzB72x8DvXqPiWNwwBdyAzBF7lfQfuhuhqjvbwmVogxHc7edI6i4OnyMqEmjeX
WTaOV3Sw6xCWuVNJGVVBF6pKywtvg3duP4lMzVxjvq+MkWuFJlatts3YlZTJkTOBG/0w9MAvPwAT
VKGbq3mXfOPiIBje7qdHzS8Dw5YHPSepYeW99mZiscUsboGUiqF3NAjFV2rBV04KrD/KUDsI/ZeA
Ntey/osGBCPw4RhYhSKrPaIv63RiV53Nk14Is9g5UMt6tO2vR2rwGWD0NaRCTX6EdDwXhTAFmgle
S/VCgYOTh6qaZYyvnIEPdHOYybvo67EMsQXHOdS527rI0n8DSRWkwK8a7POSHmNYVnWgsHljqP35
VMF10EwNULnuOry1WT46dAnM6ovYQJtBfT4tfIw54KRiZMz/b8BEILk7WtPFJ7ehi/VLQSfVhpY7
kbk2oy9/NF2oNqz/XN4ziYVrdDWluQVATfSIcpWF9rgVvJy9dt9LIZ2Xb/n3wsCPxOnu7UblUdk+
uaMiJA/ETpMjYBlY86C2298C3bD1V/vUeIBEZ118mhCJHDYXnBQ6CwEmKoRgFW3g2uWChG0YvUsz
N7ErnfdxCuPIKJGB828J/4WMyc/VF3g05OPQL+rLySZPFZBn/R9XgQHO3rZ8M7Lwwxsc7/lAnVuw
P166lJzMdvFEKcGciB0esmiKgO96qQWP0nKRsc0A06+5962TUEPBKDs9R2bg5Z1Prj/5+iz3ahsy
bf25vjeKGoXWX4+Ec6bXtwkdaVwgRHtwk9gPu6z5Hrd1ZFT2FMBnVl0YQGiIFLDhQfDUHcYFpWqO
9NjdB3ev9D2SEomGyA3qSoGMNkjtlHnNzMNRcxnYBYqPryM8Aqs/ml4oKnqgWQfwU1+XV+50xSbY
7HukbtawyVjMwzEWzj6YYnYHt+mFXgPtjFxAv+dgWoJy5kXF8rx6W1mR98kdlY4jbX/lag5QtepK
dhPCeoIhmDcxo8fqGWjBqJ26ZlhE3BlYCfY7x8NrXF7GEfZjaZRDLjXqZwNM7HqfrtPfhJvwxwy1
CGJQXKZlK+4aNAP/+MBlASc30AhmL4t+YwjBuJ+2GaIXHQPvmbuMV//Cbwsgm7QfcAG3j93nb4Om
HueGwfEiR7YOhC4vKfi6hGoCT2IPEHq6m3pSr8zDTsS/dPanI1A2iDt+Yfsc2DsHZ2fcTMtkYgQt
rxQgQjAyDOIFmws9sENF9xsUXYqH90VqZBKl4FiZLi3hTmaO2IsmRU3TcTdglNj4Rhk1osivzSCs
13q6uCoc7eMx581loud2Oq+s/Xuq7j6aOXhm+sfzlhuQvgZzrWlUMnepwqplWNSw887OCZHk48/Z
864J/7QbWBbyHCiLw4Vn0K/2Xtsd9LKu0TV9mODY4kDzO03X+T9z3iOX1V1d/gzGFBYOpY0BDa8a
TP1wuFIfBHhGLqOZkrbNfvji/tR7cNUv2jQYF3TyOXmG454oBVb2JwL6CzNSXzfm/xClf/o86wEX
d3p01rYRw/EIFcwlzvjjajkhss9b3HjYuBJuE28Az+xr3SzGiXX7MiNiekn0AFyYr3p9zAgYJAtO
s21xFBlFyHeOEBig1L+knAdOiRhqZtMvsKZfjAubanjJ28ltzsLWL130ckkcW+7BDEpFLutCa3ho
SrtLgSysw/5F4a2Xk3JDSheQQRBWuX0FJZ8Aprq1e7+YxEnDN0bhYLXRdTKlWQUFIIQ+inO1L8mP
JTZ3PDmo5Mz+AdGK2mrQIXoatVJh7WPxb4KEyPvqpqOQRUseGue9rzslS2IbP9n86lkCEjSPIsd4
HXGIPBXfXjJ975UNGE4qqPN8FVDwfyDSg1xnwjudK0yL8+lkDXIqgSVI8V0Rx+W4WLaBwtz/jMGE
XT3OU41i/GK66ENmrtes+FjstwrCiOGJd32Oq7DEaVkqM9Lv7GubDvaC1phfb/q3I8jLJ4UMnEBQ
r1kIThan86pbhv2SZhupLUVukLyf46FXG6+7ID2OSa315wtmTVacMiE7ByxCAQ0S7DoFoL00r1tD
B9uPhqAAqjVyLlCfNJUPVBszOCLDGicsUi+7+qkfMQ2eLU/f9DcDC7sHBnWuuBQ1N1nRKbeoPI8E
w4x4Z5WBXPhoC8IuuI6/WIAQy6RTcgCyiOC9aJf037B1Es30ux+G//DHc60thNAsNUxO1AesyW40
65FOhgNGzM72rDAvxIfTWcg15ByrzG+tGh6S4UlgTiIfJPT0y4SYJ9OZpMVax5akcPlMtDTMwW95
wHHLQ/pzM6bFBPcHCS+c9TJuef+vo/G05phQB43M8Zk3VaWfDOcAEgUBdM69GZhlb7xq1nWbixK+
7MoWWfhCfAaD6t/QQ14sZ3RKKxk4Yt9myAdMUZuVS4/+WgdQk8UvlKMNZB+veX6tyKurzMF/FA/y
zT6PNQSdqJ80zCMCkm87gwq9NJxHiwBT1TT5W2FmtZ/ttt7xM5FzV3387KF/Y6w8w7WM1sst2p3c
6kwRKYk1S6hPuZevYaECoRTk9/7bQlJtALiEtLqX3S0BWrfLqeoOcJYpxbXOd+TYLr9L+bVouKeS
Gg/4gdHjsETCav04hfD5rEDpqCweL+XNF4cUeaa2tmfKavfMMQ1e4O+i9Wg0geJET0GtPrPSX6D0
GuoDG7Vv2bBMdUbHLaZ7fDhJUav/Yzptio6J7ho6a3PBQdyLO/OJPoFbnuC+s4O8YbB+pGsfrDAB
sYBLFp0emAd/cXDtc7GNlKYhbMN4WcRP4rfDnnKbODJDXnxHvkaeN7pcBCeeeLR8CVRNmjlQXpCv
OK5MbB479UhXUoqbibOhokDurViJfyfbOhF+7GbZy/BpoA2gj1FVHp9VtNCfBhRXKa2JIMw5bhig
N4QGTC6/eRr8l4LTcfztABLnD68Jmvv94ZNDqyBbkPb3ZpTPLmTx6Hk/gLrAH/n7aBNr6C4kwWXz
fzE1IIWveiiUsvoVSwBvZa4JTD/SOdUEbkIF4Sx3gf0eY0g4gjkM478a/ZRZvV6PzciivdVtm+Yv
yQ8MlN+JQKPT+L0zSEexvhj2nsA7m8XzsPEF8RwoUObGb+SWqhUzVvTz7IRIlQ3L4HYUDJjTYkg3
0UiK8px/9ajn2bsFRPMPsuZQjqCVea/hoUR7f0LKwqjjnhoAIV6Kj7OnGKxAiXNw14cdmAFgtFMQ
mnXUD9PornT1Gtmv/TjPbgyYV+q/fb0Bt23XYq6Q3qvEJneY0WVtwInIxwUmc02fc1Klx0IJGCFd
3+U1RLBXDlQDi00RgD//FLCUqzripz9QdlJLLVKXs2FylKbzfUaZk5Cn+TVsHyfktmM031IBv4G7
fB56qxjnilK9NA3P61NaDN0g2hUFkE6VQWWBYColYB4Y47djJOfLb5nRRzBKTAjXV6LOo2h3ksaq
U+jFl9RCMZ7CNRjQDG5rgLKQBV+z3SV2TKeP9HHg5Md+zCiw3WtpujS+a2qHHTaWAHzYcZolk9oU
4Suybg4WANQY8nAvZ8t5J4GgoinmGvPwywEENWACcH4hqRMt96ec1Uxm9TbjNGe3epgSSfsuluOa
w2HpdNsJ9FUPreuQ4DEtQ0/8kFJokWBxcHExzlPWggyZaqTm5ELrUkMRwRGSSJNylHAKCl2i9AAY
l9ttfbA2QCo/DgSHc/XC1ZEdxmJMJqWSNORYu/QAh1m1TntHH7srEC+nisbnjM5mQnENLzz81Lzd
OQsEmdC2F7v6VK3bKtgUN18vV6u6OH9Rb6h9e2fetU9t7FV7NxtcA/CnY5Cvxw0ZxzN+wxlsXvdd
B8SKf1woAW79bgU0hLy38BZ/0tOWyrXlKref4zcbsFShb4HzETspd5AHeJkCNvBP3TOGCwGcfXET
Y0jWXQ9K619GHoUxsGufSGG1i4KJ66r8dhBP6H2WVolI6Yg1RzYhHeDbsXTAFo+wZaBxrd1KDYlG
Xu7JwBQEqMNwg5uJbsSe/wRKnHGovRYgASZ0y6Z7ru9sEWpej7mKR00h8DtCTGYLXA2rqYcThkd9
MWj8a15D43J05Ogr4wACeJMmvJJ5elEN6/kWbystsRDrVRb6c0A4PdngcykdQx/OZZrNlBeadLX6
LPS/xsT2lg0+zVPNZPllPy4UhgpacrJcLFVg8tpQ44IRKHuEc1SLoTTnAyd69kajMJmpV9GRKRw+
gVXPxrpqV1yi9YZx5OWl3dXohW6eL4FZw0b+yZrsAdyUjTLIGpdzKE8/trWnNACxBQnNkH59t/P5
iCue6JDdZyfOkf7kwnqWiIhjYvieVamz0HlfIgqmCD3RNupnI3XWoN+a6497DJxiVDKmm9GPMRaj
kq3GCZkAtlfH7bDtgyDFmKH4PYGCKFJF29GpMhPbq4W9o7TrKwGnZkVtVnC8A/kMhGkKKi4Pvqxu
pyrxaaU9Vr77LS1dpUsfucltNMLzKOQkWp1tZNVHPxdbNCLWrO6s4CV7UjLNqpI60zjZ1hJymppb
2LAi2OlIpWnJCxNaHc88FNk5bAheLUqQ/9UECATKkTnkerpnzgYt6ZvpSF/1PrlHYgfs5jHREYZc
pFQ6sfgW8lCsHDNcg5C7r+qTu9ZjXBoURt/FWQreRcqpPj3iiityoY/COPRiQ+UyabVXmODBE5kw
/Atutb9XuxoJIUXjiR/LtPErGDJAVxbk8qPjpfSEQrfl/pYvVI2uN3VhxD72gZvNzk/Azxk5Yvic
Ul5hmcyO2LD5jthPKb05NFNhuqYIenjrMXp+UJePYeEhdYMzSGMzK94jcaPaH9GsnQvjEDTTjvW5
6koCw5ZkF03p1/pztX/WhGGG46GYWsyTfLDrXBn50kL+3iNy/XErAOrLRjQy7hInbgc6Vn7Xm+zY
x25I7U5cg+GKDCIEdPRqXJQJni6dyxgLc4ajMR+XUhNnmz2iycQZCgl06gvvg62ei0E5vROxZ1BB
TxsxQ7TDwokV184EwAv1mN5jbeLFmQLumQJE/wTwO6d+m9sDIeRhv2/EfGcXhtNURDrk/tKMry4C
cvjE8qiVnLaZn0Dc+I3CqzJp9xM8KAXZFkdPojH6uKasRV6zCBetHV+eNT4t+LQih+e1s9sZpvf2
XxEHi0FmLyMf8+3EPj35GjmqT5zHP+9ogSZDSVfch6oMZYBg9Msm0u9MnzGyolIM+grjoBZeKUZs
mQ96FO8MlcJxNsxMsxtkxtFosZtl2Zd0O7ozybWiD9k8mIpluPG2ta/v8ahmThCuJ3fRSUoqtrId
YIYp/CoMtOVPaUFdhCEbi9FKrd3ngcwW37lQgtgufbwU1CJAecWqCsFXe8mU2Y6+GPnXCaKSZejV
qEQORWagDkJYO/XY9I9ZoIvkKA42BTQUrZcKA/uQz2FszS9PUfp+85Qa5XUk+SGkfZuFpheQXXE6
VfwdAzRsdsrNxh3ECu2UDD+wJ8joXxx/4qMMfsE9848Z3Hu5r6pgzP2WDRq9tHrxm+6exv994nJd
O1foO7r4V9hZEDfqFRIYVoiLM4o7eVLzFcF3H/Ay9li8cpJbRUgvYbgWLct/hQ9OJnvbMcX5599l
tsIq5kUmEpfMS0TkFK0HDoW2jlIOBLGMoD5kkMJWkHH6Ds3WEaInjDd73ANhHZk2MW5B3WYk1ZiO
BYrgemA8MfJ9ULVMtrVW1Dn2k8Ni6PADTFajYdp8xL8Lz9ItlM1YgDE5a0iy4j+dW8Ri/1f+kDRz
ZE9XDC8zS6+1LS7zFrftyyX70sH3CzoPz7xjBnZTfdZ3VjsM+SGKu7a01Nwq9+W4fGmVjiQOfyrz
Ufj7Rv4/CyymV5ojxycqLoH4rTii9TgkI6XMemPtzQyjtSeJRcml9mZiM2yIYfsERMUMcErLCtbs
aPYjTnMuVYDX6DcpdYDgDGendY8ZGcA6j95MQ8az64GHRHSRv0vhis+Hw1mJ3YF/ByvU7fdsAOUS
lTj0Wk7U1UrKD8LSon0cIH/aHsZzDtVqEZmIEEP5npfDYkyX1qQ/uzHGcQnBX0/NBkC4frxGyCAK
sHkIydVuoiFZemFYrlzT3JMpwn6OOA7rWC8fDSByPw5RI/n8A1O+mFPL5IODj3lGdxOcaMfRf4Nh
KIqNUAbO8vzIvxcn9ZTr/w9esUMwqUC4Aog//fEuixqShgIn72wxoEE8zgW9g6kormzMkQFtFySW
XeWVUwPi5qc/H2zyIk+vDJwVsbWx7I5L5j+NiEYrpV52yewE3fbpCTiEgYc2XfLR5gQ6LyZqsUM8
l1G8BtMpF8ymzQ7IlsYWrEW95rbuZIcdq7wyF+aao2h0t8kEUOYuhcAFCiBeDN7WHPaFhq9lo4mE
nITTkQLU8nyU6WFtIdjPFHdgeYpNc98359eE8b+X+tpcYBW8bWQ02J/AeGof9JfYWdg+PXBNh5yK
msVu5tUZXFyLVUNgz7YBFa1vaic7OxECCZ0EhIOgOeJvsIvPNwXatXVamC/7HZtzsRkmFrx6JkmS
sd9A2ZPzrXsFLrREmX2YI5Nst10SFRi4/3jqWo7HhPhH+elXeuX13XBD+0JRkyC1EL/luoPMBOhJ
HmY6+Z9G6sr1oaO0xfLH0onawp7IMdVmd31OKOTYAmI1xDlt0i0wrSBtM7p9oEg/D6QZylBojJqc
BB5384+Rre87Q7iJlDjQBEKmzTuGrkfCtqz6atYp4/AvyGDWB6EtXPeHZfdxojDl0QQ1Uhs31smW
7zfvcCjzHv3Y9C2BnmxgPWcloui+iJYHrnPISR44B6ZbodPsuCHOdzajXi9J2GrXBuWZErJ25+ZT
SjMzjCgQhpv6Sa2pP6ncqDTgLm8IlP3ww5I6I7dBAQHTNDsx7V5fGcZkMN0Bt3Hp3ULrL3HxNLk6
v0A5bB/4f6wweyIfRt7zbJVjBbYk5i2C1r7VHtmffgUqJaU4hHg+b697nB7o3bjfiwSiliCpgiS7
Wu3Wr0Hl8E5O8UyEApCmpFoGqNrBKZJ52w3ED/OTR21eVT2pg2vhjS8IKw8gf8xf7wwXTlFsJhid
o+s2XsEzVg2xibaiEOrZnRcZBPDRt7oWPt2AOgxltQB4zq7xOYLOjhV2FCCTpAacik1MGaDaFVO5
2P4RjwmUcY/iX8GlHmAjAQ46wI1JCIA6ljEokiA5wT7zwaQwlhkiRobJ44B4bnYkmgLILZK9AjCT
ahFZrwYP/xneEnNLPLcpVY0o9sV7eWj6HmbUQtbYBWjluDlCsCYd38x0pFfzx0Hzr1xHklXW3pSV
tWR2PjPCPbyG9OhFRhoIszzHr7AA+lcDZ6baC2UwFRAHgziuyDzG3Rrny68tS1MP11SAUdpnnixX
9vVKmvmMtkN2Jv+pjyNG4oskv5egxdYVKPD0zE1DbIovQ/hZad1fGRWkIAmIAhqWE7B/f+WLVOoM
Sy2tp23pYT5km6lzn4Pugt31MHWtDOvLSowesG1Ho99guYcHdsoflEmmskdXO1mKqbCIe2OLGCCi
czN9u6g3a0vhJfSQonzxKb78/oV5q5b50kGUXMpInvVdiWt5Mbn44X+l9m8LCFb9saZGutks4qwB
eA1x87HmBtUjD0CY043lla1YHtjeExNqNAh5yKAen7R5HX+SEy2KgsqqYzqMN/xuysC3SU0iktD3
nfUGJhKI/bGXsqEKozCVByVrypG6B8Zxsp6mS7YWOfja4HRwSB6XD4J69csMF3OrXR/EiHte9VlR
GfW87yN4D6dyzx4w0ID3ZeIw5tOSVbtsTJpSKJgpSqaWfhiQfKg+PMBwPI7HwKc9GbPIiCoKHU4F
ZNY2lzfjUL2wQVaBBXKBpnVyw5SqUW7zKNNpCp5DnxUPPVcqyMY3NCycfkhrOYWRwPaO+QLTinst
qJ4V9EUbNnCSLTHBiMC5oAi+oKteDAFvbWg7Zhz5GyEWz+ABog8+Sc1hLzpKuj6hTp3+VsbwPsc9
m3M3gZLl7EPJ9Q+fH3Bsj2h9BU4alo5NwAdMl5/+wvCH5ib3RnPun4DMw+vPlhacMOSScBhtkLMO
P0Ll62UHyNWWrWqYOsE+UZRd9ez5xdtJGI5pV7B6K5f7i3cZCqGRyXW2zBI+EPQFklW/L97ZxVIw
FExebIUUrTSgIkkTy00zWjVatGimJP0TZZEgPG2ChXKKNxW8qU2Nh3sCRwWD0B3YLB5OcDmaMYHr
a0dLAnRehSkajPms1SEClOeBA/ciOEcP1vLCD1Z+QE1NiZ+FBqPg3iouzcgivk0OU99VZm66P9m4
DdFIbM9ARhVPCPHV/gaMsAYjiP6TUfbBf1+d5/iolBMpf+T8gC2jz8kiuG1zPUcptozMpY21gpqJ
/Gcc4eR0S2kKjKeQObyIonoLEpE0soda+yzUb4Eg3GvoI2G5QK1w7Ec7tHquU+NzXZskM3y4jN5h
Uz4PE7wS5zQnJ+VSnkbTBVvld0SKUDnOXdQl+MKa1qzCKJCQkpndrPfYpo6f6z9YilsvYm3SRxZV
WWFdP7oaIeyiUH7oG+Zbf9W8+cg/4IAJ1uklPIABTOg/RQEV27jlK0IrBlB4DZBTWM9+N51P+kXQ
rjsQx4SRrX6BhZq6tlWyzKg7mi5bBMX0Y5x1aW/uZfNBZUV6kEurP3Usdn9kQ2jk6tiV3uUscXY0
1lQhRdd2idsjJBw8BPCb5f9l9QYm8jEw18WiWou0uwaH5Xm2LHXmGfFp9uwtwoesBeQMgXoHzbdx
DZ/Lhf3A7+mcDoQZVBqBHFlz4vRqr/Mx+iCkmj33ElZ8RnA8eQweYZpmhKX9RkYkIQM52fCe1vmf
RZGvECfpmcoeRZcXF2P/n/HGVT1/bPqFQBD19pgTwVp+KoMm90VU5IgIAvkBaOU9e6FWUYYWVGN7
XiiN9v3Kza5sz6T1/gsQ+URNsP6dCISQ0DDfrcXVfLmGiKTOzRR0M5yACuR4yFH+EFCGR4SZUnAf
mM51JFFiaKVBaYQaI6Jj1kp8aR9DYx32xjSL8xNZStLnUtjyFRn37gwZ7WK6DTAd87wtz4pb15Ww
R8qycSI/pBLebg2BTcbSzgmpiDp5rL8lFDA6YEbSZIzho66mz/t/BPqZmvMrcX3xCoWFpZ6Du49R
LxQ5DowruMMIcgDrc8Xjrbb+0Q1yfPfPMN3WfkNXPyC786qDHbL87IhgvkAHUSrEq/VsyfX0ckH5
xeBysGLXaMpQ7wRkLQrSCsU+w4ovf5sMcrhwH1M0OIURM3RkLKTeJRxo2LnyRO1AaHgXxrWM9MH5
ys5arc2ecxPMhs12h5XtaDHXB23Ur9iBnjEEiZxmbxDJMeHd085IlGvFNkX/c8nq5BBdA8cciin+
NDc/z7BGEnSA5/q8eV78G7lMoEBow+ZsUsIOHFO4iRwtkMv/MZzDztBUX8GMxkl8ilWEqvvrbsyS
Qa5qgRn6AsLc4YYkqGlscE11xqwviFvMiK5ksqGDfEVt21z5RqOlmbOPDHCISkoPk9/Lfr2DEF+5
YmnvwTjJoEFB99NDqD4xwBn3r6gNJv9ln8g13+G+dSCWPHC2HIjKFccLYtVbeYJixD3xOJFFJ41e
+OOrBuXbByFCEVV1OK9JcL37P9muSRTPbCbu+RKJnkvXRuggwxaPCOVpiGu41C6ZPNDZyOh7Zc5m
JNibCxxIFxYaLJGAyiim1gYeyifpLDK9l+RW9AfqwCRU+ghJ8IrvApsUi1OAqmPbNLwmSJk8o9xu
UdCnn05CukpOBYsiati70c+ovu6ZCRZi8NKss64vcJvWDg0dARJ+llYJqCdgwIFJBDchOgabj3bn
oM8fi+xORoKyrrZW0HPT7q3T2ynztMHkflgeDaSeEXj/679e14vBRESi9Q7PdUF9Jenwe5g7Dhtd
WPiEKmH7xOBeShVGscWwmmenflqng1vM2C8tpmaO4Xpwh16JhTiepq4KVDRfoPKV5NN0AHnw+sfa
TVmFyCx2swt3Zp62z71s8bUE7y3FVEVugeUNCMwuHJgA7pO0OUXR6PKpD9D4q56zL62WWUOCYC7g
A9I9TGKO8Olc5Rcam1uhgPso7aIXEpSjOsQdwa2lZ+kQH3uxU19TfnY1hN9R1K5g+effb32/JKxz
30uz9dbmexJX39kE2cxiDIlHdAo7RZd0duO7Cwm0CwI06sRzyyJMO+amT4aSzGEpb6MHbBZVIkU7
jhfqg7RM7AWHVPBBwC8w6U8I5BRWJwjQJ9K4oSpRcE1JxEh2cnmRAjT2eNiZ3WwesgJZntNeQ+Eg
l6WqwEZ1e4PbTvpPbNNjShk4K7HZgDggi/ljUdPQODPqYdyAYY+bkQ5cTdAktue3EzNRYSykUFPs
NXIHtyQQztVn05GxvpWgO2N1hOls1w4CStfNnAslqHYwU0cMLWv6XrMcTo/x+P678RFt/Mu1zS8v
2YFkzg2/0Gq3qiEBaC03OBZUEdN88wEViHXpAa2DYLYVryW33Vm7yEg/Qa8cw1SKRT6KoGQfmvX/
s25mFoc7x0ccQ2x4Yl0jAdRgBzo5xMrOpDD1BpMGvnsaHM+teEE1/t6bwx0O/Y5mjOWvaVriLMN/
RENjqgqunKoiR2HNngJOFNkVjw1oIT8bFU5bkfpl2ApQGVFUcZDHlsef1eTBLG0TZY9Z0lobBBnT
0S3HW05/tx4V9PHbZ8YXu5HcXZY3uvxkN22BqGMbeQj14J7RbKz1g11FBRiOd+4oF7jSaqAXoSrH
qlJ5bvBYpsI1dubCnCfNueGXS9wY8XDUilbACIuCnPRxCIv8Kyr632xzfQyTO/whHnA7PiRMcj9O
blru8aEujqk+wB0FB8/wnCuiXggg4fxK0SQL8y+PCKy/uZj/D8xaSsoExf9yhGwpN/fpwgq065fD
CXk3a2b+y14nNK6w7nqF7oSZ9p9+oYdOLdI8ZP4ay9xklQReHaTOT/XwudPMMNfB043qdASSVc5a
ZynXDWyt5cTZ/1yztTctohUuar3bPxM62X8mLQk9pm2D4gRVDl1TgV4ZoD07cZE1d8KZHQTzb8Az
jsc+17IzARsQgjCc7SsZx+qfDM7CU+YgSBFzyCsjAkPeYpiFXw81CE3wqX5WkI/36tnVfY6uLJV9
4AXHkHQ6CgQ7L5kLcWpkquBEhOxIa4lyxJMj/zWPA5niuED76DrBNhjR9Bh4itzggvcO7igxFhW/
JkqINYE3wj8nRq4/wAZrpAvr9VffjkN5axjxRe51OUzS2J7JMUC6X/0WnmwUfP9qJ3A7sP7cAFPQ
MmABOMMRGyGB6jittfpITkeE6evMl8nGjhCOBHku5Ve5EunOzwUR5tRyDeHqKVge68dQRFSW56BV
OD3BHX8oGhP6ok7GJKDzPb7chDQpv77hL3fxj/NSoePJTooxPQmhYv+FLYhWE4AxCEyOebKeNo3O
pttAX7M3DEFDb/xOIyxvy40WyP5iRBMBL7A/BS3GDsVj0WxX18tk1bXwlcksWh08aMF6NOsjyw2i
omk6KiMh/1eu53OSh8wENVHAAvc7pqcO5hbcJMKYp5Wl02IdXBwaiXkuYlKbMmzqc3OtXKtz44pz
j41m4IY6fUzgesx++p2DubJKrjSTLBIPJ0JIcmZHb1aktaOGfXRRpNAooUqSkYciV+79c8if3RZA
iDw+d9ixvFoiWFxiTlFI3jPpsZd+dtFF9rdSTUFJ3K4YhPySvzQHAT/xkCcSsM4XIKRDhDN01+8X
0YEhmSgyPEceK1DewEU7EIK9+YrfqK0uMFlzG0Ye5zp8+z+nmlhpDQQZNpYoJSE5/6AdxH1p59zC
YtIp3QUpRCoroVY+aB5xItLm2HIEmTceIEhoisbBTr+anJHgJW/VT1YIDZo2Ke2bizJE1lUSv8Et
dh5unzqIFYPt016nKfdrvFBKMBoH3frquP1WLIdQyoubRiGn+oSiLAmvVxcF+9ToLvPPczmD2BdU
UeGCNqbRtzdPvB9ptdxcfgwGBISNrFdcLE/I2Ktvte+ueP+0qLaWSwALAW2OmVbBJc32Tp7BcDyE
Z5KrpQBg9ssU/HLR+hTiRnt9SFd44775H+1H34Mtd4KtHgf0+xAdZOLF0YgBCl73krQYZxv2tGY0
ZyPKu5D6iJNmxWaEl9LUg5nbdDy4JU7Ou9HDPgfaVRkgEn+fguuTTywHiXZOlenTEnOfwlbFVcw6
QpIOoOXFw22m2+x3/xGRkUp7n3P0yyvkOGYxW6QR+S9DY2iMbbjDD5vhNewpGHu66zxZIIeJUV9W
0UU3Y1Atojm5aDe3WZeK07Y4QA5KHne2ZiGrEniIUr1QC4CbZOyBxt+CPbTMGAAAPB+euRajTTgg
Nd5y9qILbU8My0OXdzs3sfS6HVE1rgOMkBf8mhqXAo8hckQjcguHqSkw6tWgv3MjAR+wCKDjr6yc
z6HJf9VWJY39isQUXd0NzZQuiS/BUr2E5/1JO3IVTRdmAlNMnpoAtD3u77hFB+aIPvrv3GzuelEv
3Trh/4ie8fGEmljUoUJE2f7FLkug9emctNjWWaI9fsQpykA0J8WwU6Y4cxXLan1l/OwXDUr1a50h
kf8nk1jaAq++D5oa+He5HFrH7HbY6fpoKc3c8I5fyFzX4kd3rx3IjCeEWY7MZLr/3cwZAW/2aPaR
wl0lVbiU/Siss4LhQzoCJ37KPt/Q9TClO6MPU7lD1h5Td+LrdXoUaioXzsocgn0cxF0is9RgyRLp
idCfKcTnYp3BYnUAW1hOCJwVDbsieWzaahQMh71g4pt1gKbw8Pwmtj4t/qS/mfKk2WmRm93tusez
dAou1UBDeAYt545eIc1j9dEg3LMjFbv5OX12axIkBC2JcT1dI+N1u1qipHgUK4qy0GDKOkLSYIJn
i41kurJm/RoztJ1vrt7hfg1xZ4YKfqEFxDBDZyRHE07LE2rpGZPERyLK6Bn2Pyo0Jm7OpN3xP/I7
9lWgmysWHJ1NcExw3Fdllz7gPQ/mWb0L0bxV1ht2OcG+5lAVG7U4Y4U0RWLA6tApv1QFfp214Vv2
P6Kur1OScvh7W+GtIbw5Wb/yd2yeYAcIi8oeqGZWi90iZnK3G9JQ3Wwn1wZgo7QHKs8oOlortS8N
5S7H1myyYUZbMjC6Fu+uGqdxWdCpVJbfJi93U+ZAN8mjmYUnwwiRMj2FqOBYDvizqV1Fhgzrk2F5
yAbFNMpFHjC+RzCgvqfoeKRu+HjLmbqCiZaq5E58ltMkVfVXBFeo63QJlPGZ35Q+8WgR+Le8sF7l
zxDjYIL9slCQfJpfG8Xt6tUYkXc0LMAFVHNI+AQYYy1UMinmXCVE+xLnmCzC2R4w/wg2z5WDZxxk
S/7OpuNp5g0yqx5PiDVNCEVvIxiTY5CZjM24WdS6TeHF/g1imDTuK3PvBa5EVSbJEmFCg2toXKm8
P+5baNkHZnBNL5EZfqqOs739Jzs+n1ccSSRTBX/6QVWXqlwzqP4OZ4sqELQ/rqjhu34vdXRtG1RQ
eVl53F1v7YOUtXWx0Y35cvOxRI9iqYsNJDusnsL7s70ACUNZtCzuGte+MSWtos/OxUbb73CFWhsK
7fuBCqDUc8DKrclPI4URzgnPPAfLkpyZfJ1iPn/AOYXsExtY6jgZ7ewynIe03EPkfcgP32ukZQmy
KFG/RIPfp84rwb9w77Ji0gZ8e1TtYBCCh+l76KGPGMTV0snaFAcyJe4FcpTXhjTQt2g/C3YqD9Mq
Nf+14EvdNaANKf4DHOGHULN7EPEhcUowjw3211dkL9jKJu1g2Hs5G40xR2i3I/t30qjkNN39FE6T
Fb9BGiJrkybiYBMfU1zqwodmVqkLoYl4EtHL3//oJYuuNQ1IC0LJIkVmRIIs2Iifhtc+0PP+Zas+
deU1JBtEeTjt8WjO3K8HNEWQVAtRURmehaKmLF7/ubbNRG8oRDohNzhtvdi6waKkT8OcfQOZ+MPf
JioXbcDAIB2w6keUVRxtgXYaRAPFCCEKRx+45o4jYPLcxgOgpR/o9WQ+CpjjE3Tf6OdOFv8HoW0f
Ih2FZScK0Gk9NhpjnPRRG5Q0akDi1gl3cXfhTB81Q9qx6pXqfr7/d0WT3ZMzLdIWTcfdi7ZUAJWl
9AGlEDPJ7n3ruyU/dthOS6nBswaZgllzEyuXfes8WHdjMGXJsnScipORQ2R9ienj3XUz7jqbAfPC
ZkZ7HWo2hrv4ndZ9UB0TreWhBShfUWfx8ZhlFvGUgUbhmMwC6fRyqJPDZla07RrLjY02UuMn20zw
s+LzQR0gDVsuGG2Bn1ehX4KibLfBJXmUvKym2sHyBW7xHi90JVkZqXS0y2Ly7ejt6dzQHXVftN7h
uXE6Lo0Hj+y8hD1nGzPVpbhuqHXzrmGtY5AmTE8YMzRnp8SUrNSK3TTPjRnrvW6Gks7czKGfmOkF
XuTZyglwqLpB0E+7dvlTMnX6vaHYe+vlh5fo0EVsvvlF+dzp9slP0zAjt9g7j4Dmrxn/5+EfbBMe
db5FY7BP94txKFfTMQQMvr+EJeisNpcTf7exg9aXwZP1mjZbU9BqfpS9e9L+i0mzKiH4Iaeo5A6d
5qKf4lwP00pCbUghrU7272jb06hupOP9PKmfi+yxQDC2PwaCaYYws9myrdOJbTSADIDuwAH3bhgQ
rO1Wi4WxWrd/F2BXU3iIItFqu/QLh3OuGB1rh+N97FIsh9sUE/4f+RTfHs4wm5XThkwf7+GeoNDE
iF8MaiA6MNEoSxbATEr8IuaEdoO99g2dAoBRFRuqCK76Z3Kj1HO/Ous1l11KlXZVJTvm/nWajeOw
sNJI9UblqxB/oiNqu7GTTa0Uej3YKljQPfCoGMj60EkHmRPTfCk8pmGUestHnU3I0P+OL61J7T79
ygWlxwzpflS8VlJwGt78hzzzOXu6Ngov5SIpyXGsxJgfF1npJKHY+/730YWlHMVNX4sRvQ42ueDH
Db+cfbnvJgqSfqzJMHUWqheNPhQWOObZEzXcNSk2+9MA1PzAPIDdwyzQVuLYejlmZb9kgxwxeArP
zpoHlWj7jzmBF5CSq7P9cRlNFWAtLYf2uZpCaM8Xfj2z7tIzkbn7e8+8/U9MdQeCMNf9chr9H/Ne
7rr6My9lSkkV4vx5KDCmstq6Q8Ik3i5KsowQyP0BB5QbY3Cm2eGTlzs+rfMAykyfOqdMb9SUYFdn
GWOOBJNqxjEFfNAf+AVPomMi7nc/x9DfoZodwjsTLvtvTgXvCM4H6e88KlYap1+rXay+boRnX67G
EIgw6i0uni8Hc6sIxSiCuO6brl6Q2HSO6x9DjZQNLAOBKuNr6ZHoc76MtvDbXP8kg0S72eOtn0VH
0cma/L6bt/v2RbW6dfpJ/d2lJFgzS177Iwb680fOQeG41Mf4WfFGg1d+YrF5VL7kasHJShPZqeDa
C5iMOzDuUk/O9KyvatZsSefm9IW9hOfnNyYs/Rp7CanwHA22dnOQg0ZY2rLfl2wJfZPZzPC6YW4D
qfMu0it/am1cAOwzjxCXA6hUP54Le0ojRUvsJ+KPl4uLevJG4WW3iJ3ch8BJlW3/GZpagGCM+ZXJ
XWHFK9SjOtQxzC54bxJA/kJJsHHv99a67XL37Gion0fFJPhdW8sypVbj+q6X2Cix8Jum3BPuj0Hg
sjhUUNqw1XXlXZIWCxJFgWkGEYW0BYOYXDQtQM218OYveEnX/ztfm28ZhLbfLagZbsrUNkvTVhpT
VfidPI6fc3hAKe2OnXzKsVC5JcdkZl4fOflnWOxjb7YI4IUPUEix15TNf8n1im0mDOa8ZY4wzyam
3hYPK3pCgnTA+7r6SisFjmJYCuFBCtRVwd8xeAJxFVfgw3/8safzj1TxazvEkl/IaeZYkkirQgmb
C+r9o2dFzNFcPI1StXnVso4dZgnk684f8s3aCYA9iGJdXaWzhPNnLn9E0xdb83xCBfgMU5LIF3PP
X8eIPIbyHIETaIhyOen0SAC+tiEyVkVs0oDXexpRyaWao3u4O/7GGeb2ZSZ2LPIPFhQTYji+A063
LRqmmgZ3BZYsbNE3kV9s1m0EdxiwhuWGPSyRhV8CpfkBLrzxByMwbBm3tpZG46UyDo9w2f8iQLR2
SlaJa+52z8BclKpWA8WA75ew7WXjiXtU4yz1FPQ/2/bxpj3ZdXk4XIX4Zzf3aVhB6Fm7A4Q8NWw8
QtJYGum5tDBzJs1GEqyvs4tMB3cI/jvSFEEskEiUKwndEAjfapdv/etcoE/hRrDI1dYoVNuHOIuL
1bgrXKAIcs2QH7PtGxt+Wa1514bjkpi8RnmvXtBVdm6pRkb2Qe2vq2bZouskXhqnREKEoRKOVnB4
gPylvSHKev7KvxC439x7SpVR3BAfADMKnCuIRC2uV+GWMpplBSbhPSroHIp4rbfdlcrKEq2w6wZI
bwo7HtpLmX7wlVIjDpLOSJWhuXtzAysb35fOczi5aqRz9sNtqPYSqAWmiNQyzs41PgBNU+rwoWrC
1nnll6IXkjaB1mOKIh7FloEEp3dqxlxHhL/sWJCY/xt6/KTyHLNrXIZpNQntYZ0ImgjMXqcSf11W
dNSiuR6RuLCYFh7e250c0YKJH3ca+XvIJXFrZc89p3anuju7IqR4OG9D1ftVkiB1hfsAoGjovOEY
kG3eQ/FdBdSlJCu9RH6G8hsxYELxQ0t+dR25Edsa+QcDtp6fc6OfODQBAsVTc/0kAzszrE7hjDVR
A+kAqGP5rJtuBtOZMKJzYJ4VY9cAVr7cNQeYzEdO201PBmMN0Y82OAVKfF4uBInbIKO228Lxem6V
M1erWClyCdb3bE+jkMVQPyhb1hzVwDcfDaO//4Y0gZRL67cNme/tBxceB5p6E+OhiFCKxmmQo7k0
u+lR49bX4USrf+aNOKTjA3DQEDxeraXWFwtrnW633YhVY0w35Xa10O35brpgNHlVBP2MkLVlN6nI
mDo2DYmT+wz9Ix9uaeb2hNEPWn+vI7an1WPGN1J8ZpuLmyMUzzE/7c2Rh3cB0oBrkGKSZdYK0Z8R
12Nt8LMJqwLK2Ts6FG9E5mmpKfozaA2SLjvtimpRyw62HPca2AHdi8vqsANu01RmLFNy3joXe4Dg
4F4LRHU5M+vpUWWzk4yOp7Z1ZIbKS28o6ALCHPBUw/xMkdzGcBbno2ko71XEv5+BDxZZ0zZhqeMo
rdL9eZkMwzf2Hin+DFLw0cRS+yqh80lI9WZiVl5WjrzA299o5DdZZMTC4G7ywpSk9vM2dkCQAjZw
mKJt0aImqicGbAzNy1aPHjf05mmYFlV0tiVPDGhxLyYp/GSAxwfA0iykRpKwYouS2vF3Uz5pTJo8
zALz3eEPQuhNMVmew2/qlTXp6pvYRTyrckpcM6p0P7kv8EcehAhzpgoYieMYtY+Q3ArQbHiSy5Gn
K0Ya3fBSxcbVywgtGKkDiTjAAW/UGX/LQUB0NOHOPHwmpbXqTJ0FK2NEVIoFuCsY7VBhyFK72C12
2tTwIrpyBbUOiwL+9Ip5DpnlfljPfMy4cAWcsGzJUuPuHm3Bb7x7FF8fj1A4I6vmHLefe0f1z4Wv
J41++ZG32vDn2UOg3lSSXVBpAS3wmM3yhQDvh2KzYiiH3Pn0nd8LD9qIPimGxsTWpnYdQsaCgnBL
AJJffshvZgxAItGw7xnPUD95QuAybUa9l0m4RlhFDNKpelRJ2vbNm/GdgT505gOpyE6PDNNWRUQJ
gc2L/J8TdWzwC5OG4YVm1D7cY9O+qSQAPlazBuxk6FMZl0IxechP4zelzJMmo2vbAZx2tSpV61us
95BKFX1MSjwYEDb1H2dSNaVuWPjE0VuVbBVlTO/3h4C/Rro0JiU9I7aXBKnsduwkTDgsJxPm+luU
MygC2AO928DMbW6J2ATgN1B+42pe+oHCFKKkLWOFIH8i7+C0/ZMlZwzJqRQdzN9L57qA7PHZ25lU
j1ZAKCWhVCVbZR0tGa+97e7bNaGG9XG/Oig+Ut0l/3OVuwdtmqbgC0eYaxK1Nq4usVSFWVUnAEfc
2PTWJlZskcvAxQzEzucHjPSwbss+t2uuOdSfXKrcfLB5b8IHahyX/SiuKD0zul9WZuUxQyY5w6H/
rs0kHYsb9KCK9wNzlYpKmwf7AohLQ3HdJeyiJx+XDZ3nDQ0tY9fyPwNFFHyFx14h/1DUfWG8Yrbm
umlpWQxFS38fT+B3ZAtv9K+uVyykgn1PiBGogiueFrUbde+HKUJ9S2Jr7OMvmP9yacPstmidfxgq
zazaPzC6osno1488JL71wNPplOjGYG4RusLGk1tVBvcryymreY4ccW560O0KFELDRjuDzW6wnuT7
SzmGr5a0Ob5Eqs90FutvxurHoeo7KJ0LfI0pkMdAtNLBEFnaIkdxl47QDbDiDtiJFbSwiMAUkEWG
vgA3SuhwNoNBrLcT6H2IK1gjEaiz/mdMNSmCIKceUyr91JPcQZq5nvBA1+g0Z2vsx2BCfCtVEfDz
6329AOeHiG9+/1fPW7/1E02i3v1r0t9Zap8gj9mxTDIX/GpuAAybdRF8JdUlmwMIc7X8+RfbyWZE
3V1J3d+av7yz1/DwJAHtU38gjqg3hs2376uqP1P/gKQM5286jXk16Fbc5Fk3gAI1ot9cisSe/iUW
sSJMsMOD2qXZhWMVPH+of1rIjMise4d7kGyscrwXel/gu8q5uFX88RDBWP5jbNGgOHu53VQfsHUm
24p7cW5YSYkTOFtI0RrBbppbB1/NI5NzM6crCEVJcnG5h0WRMRTZ1IQBsqCK+yl3+POn/f99bKJ4
W1TVY5ydYMApQvjk3Lh+qk3c/ZpHHzz7W2B4DBZypqWOKOXIFkIK4jpMZ8rAKAGnhTyv8sdtGhtX
Uvl1gqBIhCANbYBlrHyPAXg/VVF6G0vValMFhbj40fBwDzGR4c24D+EaG5FYFQMGmoYk6syegNFU
McR+cHv3P9R6YiHfQcds98v3kH1UXFtIPbPhOYKxZA8caXH8TbtOJSYt4cg8Rxa7SjbdpZasHWi6
mh3xRiUxRCLO04SQbHOBusvef/yMs3XWWBn3uDFauepAQT8tbl3SXOh6kb4SZeuRAL3tnwaJYVd4
Z56BsIV7yZNfsKCx/k5Vho3Qr14/iTLbM00kEe/+EfV8dHn0BQIw2aWLI0LpZlU3djV6/Xj3O4XK
qiY7Er/OWppSV+YoUxFSyIDkBJo+WMy5icwRDlA8wlr8yjQHiavu6gplj9ALEcDI+91yTGRkAYUQ
rdrtBLFXzfEkHiDQw8vNTJIYcBfKMkQMvQ17u+6Ts3EMdtpfM/IUxwSw3anTEj1Jxf0Oy42GN+oU
GuaGvhxZS4dktfxweuwvvz4wM2aFfdmDoHPzt+5ThVFuAHozowx6d8/oLIIzJauRP+ydYRRRw//o
J6SNo1lyp3FmC2REBaMgxHZ0dAIjUGaK+og5x4kFUp4yRgTojw25k7iN6jcbby1/VWhU7xPaUi9t
Zea7XcsQdnu3aJPieIAH/fngF9lnf6ESMDbdbyAkISe08tRQG2WxGYjPuIyCnfoGmU6ClXs65ruj
AsOsw61P7TNawd17T7bHpl2D3Tzjd3wKkzKb/TKCJ9YrUlYs9pT09FqfQK5HAVQA2al4yte+Ljdp
msxBiOqBHQielL5JI745slyHi3cOXNIvXuCfr93zlMdeMpgp1T3Mp8vHeRgoH9i6Gg8AXzgp8Vca
HMPBrnrPM9vzO7uchufncxFYK587s1JcJSrl8dWowpPutt8IeSFKGcxPcSlfCfq/Mi4zYIWJfd2G
feoj99A21JfeUR1Eb/ub2BlABMG2HoTtrmaAwQRJ2ds34rkqoJCbigvszaKQ559H1odgozR/lUCL
7EOVTJ5puIpjYf8KrOJL4J1cjRkBTDH2TDOXdt3xlVzvUrDg/AdF7CWuCFGVSqvCfNp/9nUUoBrK
LzduWMYf2f4/kwrrngBiWFzK68frKgsdb9tMolpsbrtyi8T0yfRXpQGEz8zg0NujMoTSZ/aoJYPh
WMnj3LqcqWQJFqMLCs6n7R1klgztVuE/0aGTx6m3BLzkYObj4kKY7G6uLEB9iM0AOX5BGRn2ot6S
9bCIKxgSvKDkye2vcg6A0rq6IF2a5VPBiSHOiwu7noFpCGJECPCPjOU06rXQmCrZOWc7afRzsE/f
XPJ8ZpBA1wbTZL75nFvuT9Br4pXHxvKNnDaIyKu2YR1zQrSG3ZVnvT4Q/JhAzdYYgyqYzrSOjQcl
XB9MlaiiA5BxcPeUw7cYMIp8axMaD2SK+NLSx6LFe7hBQDjvr6Ec9atOMpdhSA6JcNlnxu17U9TW
Bwd00rrSagmYxtKd+pM563HNWhegXeyUAQF4p1JZSHTYzaHtyWtqz/MSAzjRLYNtpebLK7pn+cly
Qm27RgFffMQ2/TxzY9J4VqOF4+hfMU9RZIBC9IxNTnkc5Sw7hAmLtuiE0iakp7zpmf4kUm345but
ycTidY+LffdFC7Qo+HKluKNlaz2n9eIwyCkt1ZldD1dqQa8ccHXtMQQ7JtWP0ly8Vl+9tn6TeGVL
vptTjP1LKqJAhvJZl/4hbYnzD89iqsgacyWvZe4UGptv6EkwuVCbqf0C8HOcNb6g7mepeCCH/xM5
eIcoDiFHlqNV7JHqwPLGviSiz3W3HT3B7qvhSyLLrq4VyxF8gh1OhIRPwy33MW5RWpplMIDM0Svg
RQm6cQmgQSn8lqiH0vfghVo0Io+E0RGNYu5EtlXV+Kn1+08yROv0HKwXr+MlWMQ5kv94qbakbAdj
HyNhAn4vMyuZtO3sZPhRcOJ3KMxra7NxFc17jEWL5PaPNM808HnUxAE+d0Syvg8XufLtmnbVkMHG
Z9smTYgcqWWSdRfg+kdKHMtJGvYyWw7+P8lr4Ptbh2KExH4bzGF8jU9V4ORl739y5BPIidJuG+kB
GelbePF+c89jsAAe7J8YukX3wT4+4Ff/g3AbzNbdD7H9OpOmCb98mlp9NxpXncEitV2a9QLxwP9n
Tsl/lp9Rbp1iIyxtV1aqN2rnmaOWip8mStd1m7p40w676lAso41HRhQuZZ8cG7Ru2Fd1T9qw+yFe
V8AzKEePnGqDC706BDtYIYae4wRPbERXUnYvrBaddx+98ZTcWfu6pUCpv/hQi2L5fwAlm9MGdt53
8bif8fCcUCU1AvHVbmBQ6QKAzJ/IEBc4S9ibi8WQSHQeNVhHjFHWbLv0wSiPYjhMtD/jfPHeK307
1SddkRBWEVxs+L89QxHahgKpf/XS564ny4Iy7cGNIiXnBQy6+ssXgwd4M+lTzC0Tphnp3uGLO8/d
0qKg70a/XBjvH3SRiMYBHv6so1c/ON5g5jQMYbj7Rr3Qis/cBAjWXUqTcXa7N4d9g8aiepibZmq0
PjW1oO0drozpc55lyUl2GV7ALwPbDBct5LG9JeFtkvPg7KUQ38OmLaimkMBUD1K3Cjw/1QgQ+1y0
Kq5qlfWbChORP+ACpSAZcGORnbh5j/zx+33qhlW04hxiPRcYotb3Fn1VDKyine+salOTfq+uFWDv
eQZ6NhDvPzFuQo7pm1yL3bqi+pFGh+PZ2Edw3FLfyQrffjrcnnH63FgFkEhKbMHxp/xQ9pqMrfem
KBq1VJxfSprPFR78s8F0HWg0VnpGTqTXehIlVZzhh1Ao91DLJ7tkut93iUN7Ri5YmaBE16ACzLEX
8MIdZ7jFoQDuCDlJhTfDmLTVaF3CUs6H1kGsbRMI5DczO8qEIxAM2w3TRoKAaIqGhmcO/h1TFRfJ
E1EuGf41/u0zualuuolgT7IRL7zMN3aNtP/VzsShHDAg7HF/Y5kRINmGYTA7Gv0mRajb2GYIMjqa
kt2PTcI3OOKLftkUSqipyaTrbdnlOXyoZfCRdLux3uH4W3dhNV2pahY3oCPzUoTK8E7G2sSYme1K
4TVfWWkzEzjLs0zPWyUJ9utEwctRPzOz8mIAkBvNI4hq+N79xLsR7HgVidKxgunimLZY5ZlPX78F
PFsohVER18LYUgF6+Ci/XdsLFJa/CqRdi03i511RZ2kqNrEPk7wQH6pOKVk5kIzPpdwY4QqLQ6j+
nzcDjqy8m7uEKszFtvAOk4NMaVViDogTEiQuXnNuFQx4HTzPUcIZrtlNesi6Xt86kBbYlX8ZsA7/
87n3z0DYCjQoLSD0UVK9tIoa6NZZ5xSyM0yrCpLKu5TGxvWq8PmWioSG/GzO+HoC1eC603gF1KUT
wu+nxqnvr7b6b9R62pOOO9BBsZyl3G9n9Iiz0BB5Ij+3aWbQpTDiIChTCPxJE0A1VA4FghAT/ahF
mZ2ZsDgGfvG8jq0DxtXY6e1twQ8YHDvImj0cEIq7X/BuQu5fXLj7wNQ2GR+kPkhwtQjEHsmidRNn
cJZUbW0BTYDMQY4WM9k0oPN/XFFIbhUuaD6EkXPdH5KuKeDPo4EKHRW8L1KthBppR0JJi+7jPQo9
Ebqr+DIOtZJyx3QbZ99ATHpf+bmx+P/PvsMeb3OWoZxWq4+CA093uW+2xBgInnberHEKGy9JCPms
BEqyVuCXIZ6WvB/gW+RHk/XSYnaHcy9O3TWeYpjeRW1J/7Py/mSfXNFEa6rh1bvtjqeHbA33/Ley
28jPSOVjA+GVfYaUcMDVFHWSpVuYzaOsY7xELGtpICh+F8dv94aSr4UIvDJ6Ivl48tqe9LcBXxS3
oszxUWaB+D6ya3svQr5Rva1dulLZdbGyXi5UcYy2KPQYg4c/p8oW2AjWRTC7svFB6WIdTjdHlxBg
67so5GfwbjX4rEmxprwUcAxIVcDAB5GKE2XlrkP4NeO/X+26z3WT9jdqSmXjPdqEQ0nvNCL0LS9n
d10hPbmvqZ5C1OI8mmOJrb6yIJJGUXK+nASWd5ngtcRDARNve7DovSUrxiYzJ5TzXzUtrJTj588l
8Yzw6zdI4sEofu/bx7VKLT0OukFVa2atflJdNNIi7m6qJWxJuOcizpMShRCYi01IiBM6FV2NQknh
luaFUK+ImYVPGzREu+ryj2P8oaIMfIgglywK8RSLBgGVft3j81xY6mLU7Pj0al+VDVpeWiECSiBz
zaj7rA3LGLKsuElEhAnpldGCzEiDl29M00AMUfzY41Yz8kZGXQlvXMO6av986wAkU9PmfY6vo6rh
N4gWkY92nr3v2VKBp8z6ZGEXR99OVT+ceQsrUi1ICwnKnkZN//SZi3eDIM/TessKXlPPFYpRbK84
xp34oLu47ieaMcEJYbGrUPXMdOM7iJ8S5xn5fE1rQrnuMMX5NMT4uhfFP4U0Zb7XxcmeTGtc0C/A
SHcIVSv+pojqVFzF+LVrfovhEl1SgZb3OUuDPf1na8xEDt2SOQQ1vlis1Bzl82wXjM83Wb/yZwkD
wUQWcyIm4W7brDw+xgexhuHq9tKUULsyoGVkRDpCvulSjECZ27KVBqijjbXclj6A7B9umfQ4v5bp
RqPAkJts1aANVFgIWacryLeVnBdfs9uWJ0K00E7/1NpBpGFQw8ySjvXFRI05DKxJebo8BZpfv6YB
llhXhX4UO2am06edFKPdREn0V/fwt2I/a40p58P/ZGKzOq/YRIkjRmMAU8/Nc+LnNdgOlzqpH2ni
zAsTo91cpd7i2KDYU3n4z50HPJoSPymxzmNopy6//qQ4dH7kpSo8VHxSZO6aNDC/qQikEax+qhPh
QERFUdYhvMnV+g5bV2mKy5LfE1w7nkV0PkzLseumnbeMEHGBOo/lNkhfzI4a+ZLEqRagJMM+WtOK
6zLTq/bcX9LcaOAoC4a/GIPyPBMIsxHlImfo+U1Jp2up+jWpxfEbPv8ZlJ6av1ALT6iGOUUPYjXa
YoDbT2O14KiXNCdPAEqx9cvnsvTSEqd28nr3CPc0qZXN4BgOcsZlHK9VINvL5d8OnuTkmx7uFDd2
No8v/JlUuDN0yu1xYwhhURGUC5KrAXiZM5+sM52KNtHZ+FN8rohFxmc07/rrzNpPnH8wToWZLwev
oahWRHozIo8LChFd6fRBAViwqDpFgnt/0KSfol1s4a6xqKa0OzD/IVsQ0eWP3Uobf+ljVEobabtY
VkZN0SsG6XCIIxACKwmscAMQRe7ZPAtgdo3withl6dKZ+xPKNN7tK4mpGi+o7G2b5SwRLCoMg7aE
gmg+D9TufcpkyNGoo8csl1uz/XVT9+kJoWBSoRMYXVdhZNlWa9d5/mPWXeBmVYqam5bZqyqGAc/1
usj/dWIAZDV3B/3xvKKywh4oGU9pTgwiVRo3Q931wTQRAqL5Jc1Wpcbddmx4ol2GZ3BErmfuC0ri
1k6y5UCkZHMu78Ob69BJrEHTiKpyOiJkxNd4mXbnrrX3n/+ptTpv9yBwFqgFVMbaM0rN//pX81gj
33lz8vTQPWTC7V1NLItrmt4vjUEbrUwiLFQx42fD8IaEXEgTFNIaU+fUnRORSIEPoaMBy9wzRVai
6gKQF7nfcinx6UcyTQcw+8It4DIfU0l6vB9Pf/zH9QDWtM/Nw2SXMhqLMuJM3aMjv/HDF3p5bAb/
BdKAZzS1Ee9Bufe/bDlaJdDrTnZTI1DAbY0j7u2R92tHkeDmxJbH+pL5vjPVC8OpQBhvBUTfbhmf
9i15ltDrxv6i3oVUOj+0ZmSqsN4boBmkBuL5Wr+PgojghFrSoHJ1kJF2/bHIRlhivwIrViHd7Ibl
DmNXLsuTFQvtTr5Friyjaaek/YUVpa/cfpU2LXFqiX1XVl+vg2wXMebWHB8E3MgTLeFBE5domdQg
aKhlVmkLT29Ylb1JIerxfQBIzul5p93oAAXLvoaSOxPhTawNnAaHV7J0vYsgs53ZEg63VrcMDFuG
LsBrhX3yCz49f58dZRTL2qg0GA9Yhgst+ngk8s/sEWBDPImmeMmQJE4uMpv07UjDI+RFfl12AtS1
OSYYDjQKOD6J1y29JGuxfEnsiUEsFZ4NyM3JI2Yljg+xeC7FkzWvJLyDUr0S0HmjswnRzWmdgtvw
Ez+uUgZKEtVRpRAuwKCCD80dhnGogbjZ5iIZSrWpvZ+QiVr9PDHExW6SmM4EPACSMUNlYJRT9vz1
1xnd/8tbIrs14kHTOWI36MgGauDhpAMflxYYU9xzuXna6f2GhdYUcPPaTOTezLHU7nmKoFCVhAoH
NoHgwRtRNzsEDbZkYs9/9EEPk1CzB3ExZvFso8tIq5BlD0XIXM+495jJEfsa+PjN+V/4M3V6bJfA
X3Rg4DsK2GBoxMMlnZZCAEfkCMq+ZJ+DAxQhCRdyCftVCfARVF2t348vCTp+naav0zCcFu4vy/xw
TwQvTDUK+ZXInECbZa0Q7YhDmPdcdpge3GFUQ4rIDgClgLlkk0UgL1U5ahe0rMaywc59RztzbVmE
1En6lpi1AKUPXYUdFEv1IEsMGktax//FtdxHeMRWD3P5E/LSyXAwEj5+pamMZy4nAx8iitf6vI6m
EitQGcjqZb4OeMtjxUCvULNJUd0l5k4Zf3QzYE0IY/Xu4jZ5r4TnxYhE7/SqcWh4VZfeMwiCAoje
WG5tFtqHA3CnU9sNji0PrKuXRAnLYCfoTO/YywEruTcIRvt8z5o+/tB1G1urYZvOh/Q1R/K6+FWJ
FVFte4SSZNHNDTebdtXZ15lZQ4KT4AqQBY3v6r1TBYZvTt6/3ZXf+xGQ6GNhxW62aJ2s21PtqeRM
jhXrQjrGZLwI6HT5uLyTwWiJWItvhQHhmqjGpPKZjlNCI2y3ltheviDAOPHUun3Qmtg8IVMW7XRZ
aRlTEWTXWskeNngj0o+OT8gGYd0YKUI52CgrcAQoPp63iCAViynKKKr8qN0Cxj6IE3X3SRWg1u4T
a0ST6V+5RDJ387Knm320CgJ2YgZeumE6NyTUvaCXaZOzEPsn8qWa3LtlcTGA9rXFe1t+IijOixek
fyoCYkKNV5v92WzJ9HuGA/oSk3FJZACia9JaVfspZzRQYTNrFAYo1m78tZUYs9yylL75Oaf7wZPn
yPHmJqSZpm4acc5zGiIbFGWebzY7ebMoauaHYWm8M+7S9pRPvb3Rpa4M59cYWEPFaUcsalqyLB5E
49NYgeRH1imHmk7ACNEkEVadP9wGhFA7CMFoEg2DNEtX8SDTQ/6+13kOwmmjCns5I5hTo7xb/caX
oNd4Fsq1DnXyr1jcOueudsGbHfP+wGapk5C6Z2kiVEox4OCzgrpCzDv7+cHrTa2zMhUT42g+IaL/
Xrlmg0IeGTwIMvFvtas2EP/OvLdBwYD9V9s+6A3EUFtmb19gASTVM3ukoA4rrRXC63r3IHW6hsKt
fV14Mym0X+LZ8Pc74cpPI0npZUlvZ8lsvYG+p4+RjENN6wBAfjOEv1vCtE9xJRgD1HYh0oGFVZII
rFOq2FHu/UTtJrwuwak7j2fFW+Qb4VFJ7GSW8AwxJXQNc6ifZEHA2JX2UmZ8yHEyr4eu4dexZewu
gQtoBwgGJnbYOsi42nNASWIsJ7ZEYIJSJfnbxGDyIkH1OFRGXpHKADtK2nO8CucKMLkPRT+M+Jn8
eK52MUYj6hcmyMikk2AN1YqH4wR9Nadg4vuqF7hf7ryBUcOc88KR0+202KsFE9OUaAknhWtbxmxc
vjH8CvQHxasRW52IoC7Ryi+d5hGthdlFwnlWZC6L7p3V6xoslpHkgrlfZJpqqipCwm4ReZjImwM1
BwOJrbU0mr23TO+fA3k9hzRmoxu0hC6mVUvXRImATFzrT3QeQYCaE0L7UkxyqtnkJ/laEKr2yCCt
8xbYLJRUYeo/vMKQeT8A8peAdSBSoomQRRX1qMCzgTWD1M24og7QkMrC9e5AGjojAUCvG4GKg9j9
HCLtfdJpbdY7ro8ERLuSZxdM2JL8EqKIdaVvGfC+0qLFvLt/ANi9t1u/GKNkWbtKwmDOaVxotxEM
A4UA4Pol/f8InNR/KI35GDeN1DrfN9TRL9uP4avjprOeJ9ZCa9aQMBqBTNeeJUJK5hE/MLMhD/j/
NXj9Q6lZg/Wi21JGq4N9uBVWFhNRl7gauU2avD+3h9SjIx/EDEmT5RXi06crL/rxzcnwsAzURmFG
aKcSEMc0dPGll+kRQgIGYSH4MiXFmCgYYN2y2PWpyj2KZSv8MLDvuXmpUs9GYXGz7GsWRiGUuuVH
D2F8Ry9SOVbvL9D4+loztkWsCpf5yL0MoS9T5BwoqzSTJI9mEONL2+YFTjF/9VliTK+0H68L9gbH
rury4Xxyl4/gfVmJTfee3vTFG7walx6WFJHYS5ZwIfiVpCzlXqpSrMqqzWxxlaUba2bNcwmpWDK8
dOrzAVRHRET0gx65afkFkjI3WPvhNWUELHN5ivaNQiJJl7gDarmA4RivBOxkS+nTuH/6B8PaCETf
21EREzFNfNTY6dnQ7bTFP97GHZFm3NqdtzI7svhZ78uLAPLXuqquelWomkzczJY7vHpZw8+MfG5A
1nklx5cxkbDr/poouTSqL+mS0sqPtjvsvK+kMYA0dOKMMT1+LCEnU4bsctse8atRA9PTDFo8gXxD
BM9w1HI7qAxJu2+3v4jBGIgjxp5d1G0IHiba4Kl4B4asROhbMWFtOvb6Sb2f0fmvW5P41H/bmsCh
APNC+C0fyb4OcCL4SBINmDNRAhMpAvRa2M0whmoq82BgNDmorBup19Cxxo9AUug+1Tgv7MeM3RZA
nlLUELF6y5KO+Rp7EV7+8rozVdwYCl7GBjbJDgBd1Ck3TBK7nWuvDNG6yKkWBigKKLJjLW26V2X8
mwKQGKvyfF+5JKxD2gGqzPfpbeHKW2Ia1v3HjVy5rhBQvj23BO2tKOAVCsdMXZ3x/qlVygQLH4KP
OlpvEvXhv4skNW1GRn44ATjEz3umYmddwHRsOuBTqilugc0e/T5rG00kwVCcN3Yghlu60mYjxpTc
bPa5n7z1ontJDv6x1gY1h0E3GACYW3gc7U/x7n/UvYEiEBL4lQUa+fAHHiazrbRL672D5ZzIbCkv
L/TSyXTPCqD57b/jFiiMlKcCv/tbxeegX0QYLuUJ4Sm+QlPp8tERbh7qcCWIlghqCws3onsn5VVu
ijesC2VoM4ZFj8Kt1GMSIc0s9tjLAgw8FjDddr4dVwN6naP8ZqBvjWqs5UyJZJQ+pSA6wW6zOoDv
rP9sPX66OqnBSE8nuX1z+rulRTVV+Mp8oq2WuKn2NW3yZmmgkXDoGhD0/1nh6pDOpVeXz+8OJAPx
Oa+xYtcewWhL3CqSJ32pjH7Ly1/gY3k/aFmiSQKdWJnKhfpZcdmG/WTZlZ15h4MDOmfu6bY097F1
x42fRtdLmykcn1zX+fPYwnINPSCd87rzQGewAvbgyeo+woQPuUFCU4dlvOkHckrLEO/4eeg9f6G5
XZ9t0KiGBf/7SXQEQ0Yfn7tieC8ea0UIm7WwJwCrIIRZ9II1sJHqA6IvRwiyvHsaqSNuyh6uTmbH
EQNCOBEiKPitQoBiZV+nSkjBdwbhGbgESIyzIrpwP6F1WMHPWIR61XYt6AjMMZYK7hIaNHU64aYd
PtQE4/XY2QuZQgtF30+TXS+tzp4uL8WEfxgFsHLubQsxS9Fgtf9z/CYJg3AWw8ZfWX1Vlvek7npT
mg2ZiSBbl5vcdXPrfvxVuoLHRovSsoJ6qE50EnG6jOjmNpU8rt1kPxWD/QMcWB4LFPY9lB4qWw06
7QUX2lSd3RdWkjmTR3soOBhI3542Wxf2/3Ge2FnxM1y91l/YMpDwgsJh8kSXs222ihrB8N6N+cb+
4Xq0Ve8Azl/NzqFkN/dbHNyuGVZc0x/FVJN2DqF657jy+KXKJ/ayrLSYOvM7BTVbaGtMlaj10cvk
Us4Dy6QwfNN8YqAEy+uutS2UjIu9eCezbHhZM20ln7BB8KBSB0X4yxKVCdhw2o7XsVb0+MaT8auV
5BaQjz1JQsYgxDhCwTAM7aYegHpAtGBKE/sGW/CQQFMSsHxBNrx6hJQmRrerq5woyj/bKS2zomxl
dvwcn8606cI+JBJYP27ziSTLhPdptPwQUBu0iz5jelK8Pb7pRkxExzq4yJNABa6fMmRZP/O2+rsl
Mh1iTCOpmep3ldAKEkC5Qji80+uofqq+pYzq+tjUPBGxr7rCVr9RtTuCSgs5mpdcXO8NjnEjTLzn
RhGpXKbbUmP4eTgN+6/4acMH6ucIKLI2bX9hRcXdAXjyZw8vvluXAKYTw69Ur6RTkX32dXkbGoiG
EQ1oD0cj8voaOmFnfe4mi42CM9oxy9bdb5wEf+FwSHpTYTCC4PySIf3gDjWfAcilFOl+gyG1cR72
tGknsqSfgoTUtw45Vzk8zHN3w+gqUtJqSASsgeS9NECIiak5N8xpetP3fOfy6wLd+fqwI/zXKZw7
5TgsGFdoINN7hZl/2hNLJP/xBSxi6pOUr55aovN701h0m4rNtIH/gEb0DBmdsZJHY6MW/0fruxIk
1K+oWlwQYP+KWwso1dpW9CKMGGYPHnQXIB10eCN5rnNWxhBYCUroDOhgc25QcJUX8TTb0meaOcqg
JFx0IrCN8N8MtiD8JeYEsdNtcynMw/Dgg5FxhjB9ruBcPu/u70d2HJwrKAEAL0GiOs7A1thqNH95
xJaLeiglQewR2Xk9X4H5SlnUwj8qb4G7x/b8m3BvlhzJTxgiKhXPmIg7KqzlftuANddU1imF30Dj
jhzJM1c2yprspsFUjSG1UEvdg6P8+dTZ/tf8BGAa88zHvAEdjI8n9740g4XzPp58j4mELCAU7Qwm
MtGDK5TC5bs8m0iqmxGJvM21Rkbp+2KhgvavYdZVZCRL8rtnTNgWYEl3lS7ZN0e/gY3ErVErUOA9
fjXFlyqLUL7yc9TDzYy6kT7nA1zCDFXEDP7tge1pY5+K03rEEhsmuoauBXuSvmnHx1xCPcu7aqBs
6+GMMpdzPOgIrsz9I6i+x5WekyKYMxFgm47Y7hqjgOG36RyogGVxic1kTQlt2E6QsplB/Ln0hQW7
mvlLIXNzCLwQEsEh1yymxrJgqblSGk+owCDoXdeGOlhCIQCwuUBvtKcWWz7CAh8xosstN/e/bOqq
k0FOQau1YjMFf3egHjhjVJ1YpioMyoF9nWFIxQ4TisoiCc823CRl9D06QD4BxwHmV3ppzgGVoPjY
Y3dzF09yKTB1HXPPN1I/Sb5pmVr9MJPeY9tZB/xUTI755JjXQOwZFfGOL3WdDO1v8pnFgSrfPDB8
pyiJcezxUH+wm2+zpQfrvfITla6/sdFvpdt5LSHqbzHd/GtsejaYHP1T9ST/bvO+0jAVsOuBiaSV
TjeWeh140jmuOTVezlpLnVM81pcNib8lb7JfFHosjaUisi/70kJ6zVbmt96KNCUNCspmKtTmceCb
aHYFmx5JsAB6yrBoHx4itG+w5KOuaFRzMDnr4iBU5P4PVs7ubAVjpRcISQqoPO4pIwm1PZxjMI+P
JrR0JhInAK2KFyGNjPV120m79QiXV2Eb1DGtOKXCJ/G6NTx/ZnwKtSqurWiuLOrXtYhWj8761kIO
k3AAxBojzBSwlQoSy/KHjFAJtMIezXc51ZjSyC9kUwxoMFPtwR91SD3esfjBy82s1iPZ+LvTaeeM
zaw2iM2L7xaglQUTDiGL83qiLnRj2nAax8Fyhud5/IB09SNNBlb0G4NBeMG5ld6PP2BQ+pPY7bJ2
Vh2HECr7hWSl4H1dxE+p/taA5J7xHUpd+Mltoo+AT44WbnTYtH4Bhuka2rtRzoMbgwU+szrTw1FC
hyrbn7jbtpkJkKjnYwEjHJG0AOHbwlAKhRfhgIgZOrgacgXjIU94sCiMng+JJ2M2o0dWygJkjLQK
yeABqMlI2imGhZ1g42Npe6mmF4RYp03Be78EK9SebKB2CL07x/+XRSsffTBwED4yoyCNFLbQAdeo
jFiZiMw0uLqk6Fhx5FlAy5fsgURiuVfrgGWOcmObJBXi2ncBZJ3WlkI6F4MUgJvnVAxU26Mmekit
hqoSBKu7OYmQeLVNqwxPD1q7TmYiZ3vaYHsGojrqlm16soQD7wJL0Qxsrzhfq+VShJxPkWQT13Kn
RhdMl4iYoFE/GFQY5ccLHlIQUioC8ZxDHN8QUnEE0hlxlEVk1HHQB3UJkxJz43ebeBoX6ce/1KyC
v4YYQOFJ9qQ/l1u5BSurZtVDVecL61xfEgL7EyX4w5knWDgoHrzMvaJRhPF5RnoRfIqJtaCdrZyP
cCRmzzkXQk5d3LfIOFaXqTxYY6WlHQGpjQ1L158U87z8q9tnK17AJVbAd80e/VkCBzxTDsv0aYBz
BF5zaS/bPSq4E6xkLLDzUhn6HxM3JvFRLKSO4f98LWROb6O8goRC2/5NVeYNGw/nQJNcAPeMzW/8
dVL1nvuMBQRYjYsxkeJpg+i5Tdt5aydaqTpf4CO8cr2Zw53vqPE+GZxjJ9QXR55mmAuFX7SOCWU5
ajJnOfEH/YOXx0E84fyF3h9c297TmzC0XyUna0O/wL63MIUAak2vkZ2ZqPJcrIc03nlom3Hz/N2d
bWJwZYk9j69Htjdj3s7crB4YqaLwAnG1KvMomweW5CiTrd1cQgtVMu9AriAEQCKmYFWKTHuvQd4i
29Qye2v95f4aWPPlvz9MXiKZmwJjEWe31cvWrD2sk+9KA5TCKeoHn8Bm8yw8PSSa/E5dDYz9dGAN
CFMYK+xftu+aV8dp8VcB1e5Az7p3YSSThuCdgQcOP24XTnTJ1IcrLiDLM7M80btVvaN+hVFiFg6a
fIDgOqYWIRqxlWHmimuBhvyqN9otw3cha2yuv9aIYzkBqijIvtvqcSc7KOMGsKmoqsKysyJM6xS6
8h+mfi/q6vKHJtmKfAPNtg9V0ikWzKNpEan/1BmpEouwZduKgatgmLxkiLItoLiyeo0dnSO0ywiE
z7BOumnnyM/jfY9Yn4LzzyTRhr0vwBt9WQXEUBNzNoGIaIfaFPc4dtj4Y7kVNt1B/DAX6cEqzRsl
v7zB4YXblu+UNXrAPiyxKLxxrkpVpY4Wm1RyR/u4XkHpkUhk8ZB2SWlEh16kdcjUuV7LJ/+6TmMr
hXHZjJIgLrmvHMclrFOWdNmEwr1eKc9xwXQDTqb5ftL89XrZaJWu4LI0mLt0ayx2QRKdjlQEe7O9
Q9aK6fG2eHWtHyDjsF5Am06yuN4NX9IJxD3CsHG1UaTeZYZMl7NNVt1ovmW+X0KNt3p/3YiBChdF
HRArY85TYZQo6QZwmQifWcd8AOb6xCGViLikbRH9jzb5TnI9E6sqW/HuSvcR+U/e09k2Yo98RQOQ
3BYfB8GdKT7X6xp8DddsGzg1Yo0h4r3Z34SoQROk0BqoMBar/kXw3/EZg889MQYMoWIvJESyuA1i
QmC9ek5DGTZo71VF03yT0cICXct68PlXD8dOdsJqLELd+49xLe27SJixk7x+nkuJ7pceJI6DtPV7
+ie+J/bBmyXvE+4YOmPt5hlwGy9Wvem/2c7r0XwP4jNah3pj0iobhYuOKDMARaC+eZOmJUbKWy1J
qj4PHQM5wplldS8hYAa8EwqpLZTusQINt+DoOBoJhOTUgn3DxmNCLpVElprTeopNJ6TZE2kyDIr+
Nd3Yy8qRBGeZdyJxvdr6yfaIBpASmSC9rsXXMW6C0aGSGQ017Qj5WgbR+1S3HLkeZ9cAVfVjL/RZ
7TU6c9ZGgeEo20Ai0cC0/PM3cAC5ioAYjIwdQpmOf7fcauNulrsFtvA2CJheWxf2SxAgOO3mloFr
+3W0DR6xvTIKegSGR5GXP8eycudN+yuQokm5zn3vtt0NOujxVj3kIq13mwPtWdreLcEuABG26DVi
9dV7F3RRwd97I6COhpadrFYI4e+mIqvlifT1jqV6xncvlrjwJezx6PzY41W7QzK2SGj5qSvapA/v
tmN4Mrogly5+OnIoOfKsN8ZZ3WwPOBKExgIgteRZ7eaPnwfW64izR4t4qoMX+N+zpYHvdGZVuPoX
UAy0KQX5gN8BrfyWvK2fK7wj5k7XREIk0mRMBcatjaN4wVOyPXP4qo7hwTR66fHJ9wq7LPN7TcMQ
kBEIBG09wAyVKGly2H9UHXyOMDdxPf7utijwNk17lHRNzdiLLiCL7AFT8/CtrWdrsJ9vV2s9POv5
B8xNxZeKnOgJYiQHgB/2zuAHz3ZZ/Vin+SU9kFTTEDOPuWQM9d1qoUOvcnK7owbBgPvuJ+7Z7DfL
BY6YXhgAT5bhsedgO5+UHQZEkuRgS2tVsEP6to5TZ6JUIgsWJd2bgCCVfK5ngPzNVilucA9WfImZ
/BVxxjjux9pdzFKkOtR5ql1TipmFCJIHpGsIyr4HfMbp4X+r3JpNLLLttZ7WK3JnTqmxoa0njFcs
xfHqbmZTxUwE9aGW/MsliJLaIgln/Q3MUYT+d5zF30bLjp6UIUMERYmfldhHeTd4N7k549fFrKQT
sYiRsjTnB73sc0u2uUFMIiAE3ltbvcvYugyiPXos/H7cs4x26nnpEPdfQEDValveDoj36W/1owcI
SqMuIHUyIqNzSJk+HsmQ7qqJkPSkKk3rDu9kSvFXUZQP2CaC4sTv888d7y4whL+xW+1Je+2nr/Uq
vpvB+WCWO25MdL5+hskOnvTcpAupzTHoZCU+t8k1Tztrei224j6Q6sVZciqdqBZ1p3AyJPj5kAjQ
yzOorcbc6V9g9Wz3XRFXD4q5UrH08WnXxpbtLI51OPkM/qnGrvxz/UQmmu/pftQYVVuaPDxEiKsE
h056+ZdT0ZhIHqj0Ivz1kV7XwkNwaunc0AkN/cjF8bE9xMiyFiSNmzoNRRtfsKiVfSnxaVdPPYWa
UEF8zAdo008biDbNJ/gb+rhGmY9cHD3zSJaEnFn4H/asUPqD9YYdlklBiCgXhihC1kxDjxqcc4Hz
qeBcDHzKkVSIZY4MzpudXPXZ7ccoQ/+68fImnRRpCBFzp2n/SiM5G18TYNNgqDmckeiJ7k/C/Epz
E4/Rh6i/yABayJTM4CM2wCr4uS7R77/2+gDtAzJZ+Sa5ZhQiXLPvA9fQHy5nLlC9x1pURs/CmwmH
K2i6sKWVrlFT0UAK4WxtUg1vM3rPXrF3Z4j6RdIQcl1IA7afWpotWG8RVCmx2Sc1NImijMakFR/q
Waw9Ixq/lAdHB5rrAzKkAP5uRWouwQOsy4xez0qS/1712E4bSjigCdH21AJvZj1s3/HjFChF8kgF
i2Hz348Eq+n/1ZUxi2geoSrgKx6K+0yQqogTcgIcJfvUXLeDqF4MlCZR9UAkD+biGa8PnLz/JdeD
LTrAaHfzRfUEOElF1U1HMYB4Fc+hy2sQXaCMAD0YTC1WLd5hWkp33SF/KnvjbMEYI3Ql+vQ+n3nO
cHqesrHz51+v3aSEHxQeLyxgxeJK5JRgB9bZHnZQp/5Q39cS1NpS6GJcNHpBqO61MAVztxoLz/h+
K0URmqSYgBsRghkdeMtV8riFeNGNAhjzTn+f1d6i1+8WHV1u/P9k8Jakanln1E2+qfSeLH0eZmMH
01YMxezCXveyzEDz1ZHgmvmtkOsHIbtSx4dfMAbMKjzpUJID4ls5dwpl5SoDnBzZgPd0Z/zDuC76
5mFDXGdPzK1otrpnQDz4K19ED9ZGobha4ZQK0w7sKvvMEHHh0aGGalTZY0fWGW87HqLEY0kN7p4O
h9eqUT2mHwrSqQ8JJ9a8oCd/yR2YhnDRu5pK8ulFCP3hRmmRlZ6EF8hHofNmasRz67QxWV3Q7oip
NkAPDz8eObffYSHPQcBtzvmhbH1wMw3UkLA6OxlspWJDNT2QHBN3utSzuqCbH8CLh55mNElAxB6N
qbgFjVnwblChVM45NGwmLXPVBTbGpfesuIHmJsZo8wOcyaI9qlUpjAI93NUqiXp4WrTxCbfbYNRi
Rg+IWOTdFP2FNpNPTV3NV9mIlKAkD74AEKNMpGuMLkv9djCr+LohSNPxRxBbns8Z3abeIZkUU8Qr
7o65Or0IaZLO/O7IRUkhn8HobfH+YPXaGwO+TwrfbZVMEWwYwM2S50MrZkw1NFBG5bIwbvc+/PlT
7EQh3DQMhOK5V+VSPSxd3hDpgBr+1pn18S9qukoSVO8HlQuBwNNUMvCbj/8LvItjgVwgn62rJzXg
EqJY2sw6SA+7s7sQEHrBtejPbNDr7TZ+4TgN0agT7vZJnQ6YJM+jFscJPmM6WkCTwC1u02dtyAk2
JcZ0MGUiX6N0QsWkeKw0Wf9X9IkQj96AY04ty/dQg+e6mlbUKTwmHbEQmWXpsKj/Hrj1+QMrQT51
EYeo9gX4NOTYdxhfgFyKajVL6TSD0C456GyUJO62W/lC+19DwkDFzK0pEi8LXnDZjya4kVghSC/a
2M9SyfflOT+8Xmd0hnCxg6ZJDeYRJ4AbQToAi3y3vxiTaFXeHPf0K2KedqxKjOOBfo4WD7XyLfyB
KDFLs2nbUnsdU2zPMfD4CCrL+G1F32JMO65fLDRzTbukZ2CWbtP5E2GeOFZOKCEWQP3jrI7CF1Gb
5i6BmfrPbdHDfJkpI1ARrI/ku1/GBMNKOiR3uIOBnz/GcPrxAvalVRwCKpC1auH92DsO4xY3z+dX
jsZS6yrgZuyCUXHctA5bPmWJD7ARceChcD6XK1eF59Hkyci8ucxYN9/FuFYQ1dM2ITDyCuV8ZkI+
1l930tajfUW3lYE8vy3tQ5Cbi8vqfJKjkyvpJ6UuwVoGNyqxKdedeNMNVePHX+WVgAJ0koY/Mclb
6JXjEDBF+ZDy6qRfgr09c/gtx7C+ygspV0+WfApuDHJz8fZd0LWcQTNolMYcysqURq9q5WGGhuiH
xoULakAMHgXqomzc5w0ZsKzv5tXStS8od4aXvy6KHVHkvHHmX5wvzOjjX/1ZN4LdbNmJAj+QvXa0
8OGEnMzdBSBT2uiKZQy32cwLEIYn5EpNHdSHGfGS8GQwDUsqlw8+7PgLDeC++ENeHNmSzI0p/Y1x
zf6p4Gm35tKro6CRVwOeXcz4fZRcM+VORLhfzcGwRRemMO/AqLO0GNVWiK4YTPs2mhKElM05E/g+
zpjB47fQT5eVryZLvflBMGY3MjH/5BZqIR32HuvuZ0s3sH5Zfdkz5lW1wRZJFAXwKHduJL6c/TJF
FecSxg9HLTOTms8lL7KL51Brj6rZKn6Kf4gn3EJL13m9viJsM3S64emWs2Jla7hDvlfkSkfSD9tw
j3pbLWtjwq8EgABXke27jvblhtvgtSzgvk9RZdGrztGfLvXrHkASdbcKaGY3ACigc05slxGu+6XR
5hnPN9YGzVlBV+sBVamvw5TyE0iaE7+wFpB5DVscY4BCuCCoy0qBMaikWmaPO8k3vJ0jVdJuAcQA
YFOrGoPW63PGY+QjdMiKq6EcQllw0valvFbc5iHjHMvrjUajuGqPz0j8KLFy9+lhzNRRmoixhLog
mjkrpyJfooUsOdKHdhRYIyuILFJ4L46KqGWtpLCJuD9JlHMBRg0hLdJSwp/oWOntcuBH9VtL8Ns4
jFT8ktmQChH/UHJ0KaTZP/dt2GKF2c7Wzgel4TqV7yCzcKyEMqXNJLM+L3rw1FvXpxdgPxRpkYvW
omIxKR80FQzyxS7fLAIeM8/3wp8RW4miMJPQrfwxPHw9mSwIAV2NLh8i+5hGHE1S1/TAxxeRKYR7
1FhZHe4hOfqOpWOrxhU9yfsEnnhldCvRiO11aUaoKeswOYsBu2ap/UOS4+iJr65xitTpccrkwy7/
SbynzdsapqEp0WRi4jy16udnre4yq5KQkL5hn4uKeZsYiHjGH8yEVX89SJKYmD7z9avajr4A1ClV
x9BpC1mqnpZvMJihWbIOpeIJUcHOJCCo3ZRa3Jz7NjY+2DDIMXe3psZp0M0+bkC8KUIx7b3ydsI4
rJQS1us1Omq16pgki2xe5QAGqkYxz8BNERAD+adRcR22VdFNJQ6y6+b0BCWs5mkogAGf7d7S85s0
WOC4s3CAQLFt9xj6RoWmU5bVQes2oeZuz5nHM7o6QNTyPC7tXEgS30FRIQn29rfJFYIP8/TYqCZA
ICgGlhF0KpJdRmcW4MopV6hqwUbb+8aH2HjyjM6eAw+7B6HpYFoHjN3k5/z+649RC6gcUEBsCHW8
d+7J2iAz6W/awDNRbmJ/VvgK36baqNI9VmY/fPYt/EYEdBbDt6thQnsMG9lvVptsNU0Ba4HPqJtK
rBPwFPqyuDSgY5vydyTLPQnxdrKcC5/92WPgxru2aPqRzUEt2fbU+VAsKqjOFmY95xevubKQR1UR
5bxRsdY8WZ6EZYVH9h3b/AGWQzPzmlv5M3sj+uqk1nX8OTxq7LtQeXZvjA1WRVuhdMThd+HPiR8M
zfJD1CnNNo2LFsmngkcQrdI66P6zy9qAKWjfutBBI7H9CaWc+/Norr5E0ydGQdj6IDp6akq1vsAE
SP5qi5rgARlhSgUv0IIubTXhV3zujZnnXRm34q+M0DeGH6LEfE3zWxkjud+Gb0jgInAjk4d7+fuS
OLs1mhrFQacQCdL04xZlEOUDDIELr+fH1VpQ2Ct0+pSly+pu5lph7TAy0j06NeCxccQGPLJ8ecFg
VLoDOsZA7vX494NSgK1gc0gChxrg5IhN6WyshTe8qT3ktkhwvDDRzYnTspfobBLIqXKTLiQX18DD
v2BvSOV/MkQkph3OvUEOynxondxk6fLQgxBZJlw3cQTrU5XO/xMK4je1DB/PNL3qcUGmQZWxy5k/
t71fS/TBpsdej8tpuBhp3Y+C13QlgNBafNuKfnvm0m88KdqSbvmDAHaLd9HmSwUbrtGxYFqNnTFz
mL22Nm1O4VRYKzt3FRv8ii7MQc6wQpykgsIer0pRqLK1upiiVc/5n9yEOooQwkzsphV21pvbw5OO
fqDE/bJ/MRmgl39Fge8/PE7VdCMgsYXQTt0ZhFQ2H2x7AvhFV0Heil46k2+Wxv32NGx02cp5z/vy
2X09ijm36pJy5IZ3oMeRJ9gqk5ZXP5ItkSRnDFXm23wpF/3DOk0zpcLf+U79dry7DmimB3Sn2DNc
ZGWU/4xttaDXMVJb9xf4+PmUAaGqStf6LqEpY9Bh6XzoGaE719g00QoEtTnbgHAx0bm0bgER2HZ+
4asXnTKYa45+5McQiGMS9WEmmV8E5cZQBQE8s0wPpUiREMqTlI8qLXgoUwaYda0n4Tu+EzvNG81K
1LU07O5KqAfdSC5m1KiW19lL5UYoHzNdD2tNHK+o4ZfwcQT4ka3ML5i6lrMuCQ/Ns/hpAjZcRo40
5Pq9T5Bsye5nNwu4diKijQnermS4cMAoLg1DwsCGoSqdGvFA0fYEmqkJGQ13S/WyKAw1JrzqL86t
8hbVSqzXc79PcTp4H6uFR9Vo+CsdLsW5PNqsYCroHs7kJ2bZmDuEBpqX91G1IS4doruXIpC8w8w+
jH0N/ybZyxbbvmXJ8uEsL9dAp0sxb8KyvIaKvEyvwZmEZDCibPYuHs5UyATJqyrCLGboMWGrvlti
ZMVhvgDonLhExe5f6I2WtNjmAXbk9rIDtlhRDJh2eVjtdh9yROM4fAyLD1VAOgdR6fBFy2cqTRbU
wPG0uONoX9CTk9akFqoFLFg/Wau3K0AgxVtLu+eBGv08nnthf9POOmELzlGvOUd2LUeaAhjH3hRM
xThbscQWRdAl2TqHt6ybrpncKRNhWbFGY1zYHSRPcJFsxii/erFN/x10fTgle38VGpaJt04eG77N
5AxQJUxjJuQR6YqR9Ar/olavW+6yfnkpZOofbtiTpk0hnMmYOdRu2MUtk3oykb2NoJq13+vruHhm
shy8MTqruOnAAgyKwGtfDHw8pbiCejkWPnX40BUBH37cu3YGv+PcE0D3FHgVSOUSeZL2spIEd9ZD
Gez0myChN6xh/56zvm1epJkdDiiJI65MEY4OvCxu2J5Is8LE9g2D/BUadeUg6PXIG3jyaOac0S7B
z3WZD9kd7GXj9USGtoCxpRzuc8Gu8cU3CZ7ene7k6eCsn7w5RdL1HKOxAAysKHVerESOI1TaN8I0
dLuDtbOnoAjgN24w4Y2Wlduu5IBygH8vIMXJ1qvSUkqpATqxxBj/YCBIQJcrVw524+miUQxr3Lav
SfJGmKracKETw/FUs7XDanWZFzGWQz71VYTJUhA5OD329ZRvB5ce4ZSNTiF5/9MPi69JQQQykm1R
fHXceWhdp+QP/ggucWlC5X3qRIbD4RF86GcIVOr79UXESYsj3o+dZIxvR+mwPVtWsLcTE7ZCTv2M
iQj+DKUqrBH+KA8/7BR+ypNodpEVfOpcLrXJlJLaSd9Ysa+mKVLPql5HL33Rjpmsq2ROXwrUoIjf
V8YNpEZtqIxUfPfkrDYy3NJzF/MaG4UFSFPmfpFVaEriKgwzYpbhoGck4IgxFulYuu4DZ58PuCvs
6eP1JoG/V3Ut7LWHKjDpCjWB9DgYI22LibMnPEZTefLqSvcngrWlt4bgl22thhzoDSH7fQIhHJEO
PPEXI9V+H7ObPvMxHXIaRRVSx7vnB7Ra+69KC60ccxIVWXQe5M7yk5ZforlkCaR1O7jKgyk5PJni
fsrvrskut1AzRXm/GE0c2hArVHODg1T2yIs7aV8wWpdG6uwRxy66Vd6geNM5OVCzgA4islLa4JEb
M2pY7vnzhlLY0yb1tn8Lin6nU98L5D5gFTzjEcacQmToiqBU/QZvMsbj4uGoQNCn9PzSzSnyBeSg
ieY7/1UjzU9CNzkeh7dxlzLCMku4UXk/3V8/6M44i+o7pASOQkMo2CpVHOsuKxeBLX7ClRQ49U4X
krUaYt4r64fY52zGT246Q4QnW6wCNOIxJYPMGkpMuhe01x7/ZbcEBhTTbRBmXUvcOzYv7MMnvH5v
XWWfx/bUAniK9fnpZEyprTiBbRm4nxNc/lAzKClFceYKvJW1gmqp5NlOEt7yFKZ7a51zS8IR51Rl
aoZHbz2mOLRc7OIfF2vhPG78k/2r85QMm+EDIpgDdKL3oz3LGIBrzFFGZaj6WdfDGTQoNqH5trj1
L623q4MjlRYL6WIADlj/wYoC5O6EHJOQuvq+EFEZB1sS+t1h3J8P296QoYppd3W0uNa3Sd7tuPi1
W7tGDMxoVSQYNDGNL3Gc+57tyjtduYw6S/P+vhxHPJNRf8gf7KIgmIxWWquXx/Tpmi9yvHTiDdCn
yvmqJOYcKBtpkVOQ5Zy8zP8a2q6ydnKTAyUwluKcmWWpZORMXHm+V+hOqaG+k+tAGXIk3SkETN9y
v/ALatdBqHu2L5Cck7mzmBkA+0CR9YmPOJmGn+PEQlOhokEEB+A/INVVuHjKG0Vrtb1MbOo2jtut
SNoW2ZYzB3dmdnvf22zvNYWmGYnnN9sfd9ljMqDNHs3o7IuRCwPAuirCVZPU0CPMbgAvKs0sOLcD
lEzyZPpvUufPWZyMkSDMmZRsKfI2A+kzzXTFX2Duk7EB7rQeXinJE5mcC1pMWcqR9ZqfGAfskZFP
uQYgLbirRr9Q+H/4vFkqGuHsUxVBovnDxR5f5Tmr3nBV0Jw3/rWpvJRDqPRKAiD/ZvRjLnHk2aX+
baw5fn/eI0ylk4LiJm3dg1UvZTKRNz8NJ07zZ1IZ3kh32TiFIgNBrfeJZBqCyWoPOhKquC6+dtX/
mXVehAyK2zorZRLfevLirpLo0Z+JpFtr36YLGDXeOwAogI9cfihzHBoaYgB2iDM/12wNLvCnhSmz
ezBpRyAszUJYPTzy6sTPLQsMcjvtvhcUuyxTVJf1tvcumutTwBLQQXUt5x4Ha4Pi7KQ1xcYpUuGM
uGru2q3AutE3vsl5v9Xy/i7SeM+gfyZNcazW8B1LoaHe/XOKSQQZ2nt6deCZJwTJ20WAe3QcoxyZ
mlIwYN7d3vrmjGvpLWAbqfk5KIQXf7Cth/UJxZA9DKX2cv/vLUJ70CuvsWTqU0EYt80VcKUrF1Bm
1644HiNQTN8OVgFXGXqbVe7UjWRbCPdM1HN5s4YF+RTdE4BnKiV5GEZgUOhFRZY/TO9QnbFMpU98
gFAysb9yG21Uxs91Xd5Z/v5ETHLiq8JNuq01r37+Q8/5R257dGycGExvmihuoakQMsf9nHDNBMOs
Kmp78rZf+olsP01D6B+BUpii2SahsjE61+MYtXPMcHIzK8pu4W0n/+Dx1McJin/FVPDMK7rSP2Bi
DUU7il8qXrYxoW6iNOCvhi8xftdFj2hzdrfQbz8mqr4EgjhPQNksxj/m2dpGk77mfikcX2DqeJ8J
jYXhdMANtUsNe2E8dxfhIQgJq4tvQbpoMEeh8sRo50ImXlEm85faFWenTzn8o+Z1XSMJpQvVRqiF
EaRHQHu4OIizNCCD7EMqrIm3YJzb8WCRj+6IHhWrwzkPANrI2JURuYFmxnRNX7zy7EBEejZm5H0l
K+6b2Pu7bDyaYuA2HkD2EfEYqCw/J1ivmKxiGZkBMEjIjb0o4s54yhKGxSjqdLHZeApzlv9ug7XR
QBJS0mzOC0O9fsog89kMFE+XBHqwnYziyo+RIGX1zLnRP9p1JNnEjjatRVWmdiXGVsOzTszfi9Bt
qCft5o6qO+ap4OPJzpacLoVK19N+1QDYLdSp5ZPhBCRCq2Bdk13W1OgrUxVCZY2gndmF6reOZ5L3
R3ttbIffFaZyvBP+/ZlYj4Zf/kgc+94SttRb46lmdx7+VU9ayEHXxfO9W9F6+wWp2lxIi5jGfFQq
p+/Q0swxDk2R6Ymb5JDmgbMGX9yuSOBDu6Ptj+5bOZvlnzqRzQAF8B51qkiZcGGboU+bf52tZddQ
fyy5R/nlKN0pKhDHtXUZXhwvDseEQfgDFl3iUjczHYhGtLG2hPWIrOTza52b5BIRN2BO+/2T45ZP
Y4YctbFuc7k667s9kThfiOjAwyzAaCs81PYTPWJ9y8IiG6FKJGDEZv1Zj4imddA3O3KKtIRnmqDK
3IiSQn+hK/kKuGAf9Svj25ubkF4Y8cagC4ceTXwt5ZmyZGqawmyiZ+r/8XOxrqfadhTsLLAfqHBu
JAHi3Y4Yu7Z6ip100k1tEqt+Hz49kukgeU6wOPM5R2e2xPJLwQluSYufFOF1BxVqQo3H3yeBW0+Y
7HNt4mvR78n9kypKaGnGtEMny/XA5XGJl3nqQdRc2MJzKQC85I9MSoZKJeKD4W3xw1YeM3Usas8k
9kVKgR4YmLLROb9ywAAA1hsCqWgwuF2GawO4RtDgzoQpxq/rrjq41JJf8lhfxP90fUov/OVuG39Y
NF9SM38s8ybERQoWPnLPb9ckTA+vYYge2ZnNn/NRrtCJEXKoHsX8Ro87zEJWTZdSSYYd5FxxNkxL
Gq7nrO5nIc5/dKW+Pk1GCPD6BG3xI4zoPcKPBZweQyn3pVK07v6acN/REY7+DU25/QVlfpoGJW8q
bUyD8KyJJHAE3EOWeAtT1Pm3LE06qyeh40XYjA/2iCPmRjW9EbQuD4m38mquz2EcCIkhDjp8lyCe
If3KB8qvO4KR5DpciHlIgjjUc0UtGKx9AehETYyIkLxZoEXu9qJrwSkqfD5Ro4qcamjrh/1x55fk
1fPNj6hjrhJVn1OaPqX/8qW2X5WeK0+WcljJ3uYAr6Z37H28wjZb517G2wAkaPvLLVNyOY0W6epq
3/LWRyo7YQf6KzIqt2SvRvyMrpJvz+osrXCpC3axVyGYDcMMswxMJ8Pdxbf67eiS30WV0o4U8eGb
Xya5V/7zhc9vASJoRZJI2i8nrRX3M8bUGZ4FGzoQXx86Dx6l4q6pKBoQgwQgtPv+ToshCZbE6pMs
i9oeyp3FPJLMiN1TPy80RGmkr+3oQVR0JbPafSkJ5MY5qHO/0V0VmGK6fkTK1uURkiCGd/5vBimx
PWdkRELci6rPWQWdwQgI9UeiK98IJ6ueIyowC69rHd2FMbara0/atUo0FekRNVj9Al7LRUTxFmoU
Q48RsCR5QUHzmEw9RaDA29+3B9cg9qqf5/5Oq8VN0y4w4kCaMi4A9FiB31u3K4H69q+kV8CdqbC8
tqIkxjGs/DA7CESPTDimtSdSKHLL0T+cKcj1kbB426G6iEFpIVozmfndSB73MQlOj3y5wXt5VZGA
HxI12UD4eGWvpwi3I44BfKlLk9R8pW0CFp+QIPt7009JTJl5/umR16WeN2zThtpCM1cdKKs50K2a
uvUCv5fjC0e33NEvtadVdAs52sty7jSJL4UmksStAaekSPqiy9b49wyUpxvunAsQLowqMFbklTmU
GpgWAlohQibyAajMjf9muBHdIEwFVjrN7q2M2OHCKC9GLcfKUn2hbu5qOqNJKS3hgALuqcnd+lJv
0cBrJf9B+aeKksiUqY3e6vQTCOiqm1qCWk4Cz0qnoIV60eQFRWpTeHI5JJXlR9ZZaj8k9nfDnfYJ
9MA2PoGPqmnxpItpeCpdmA236qPcNCDdtDBKGEqD1+GVZi+qcnutTmV3ij22DofYRHfc+6VSsfQg
zwPPJAUrS3dOqWI33rThLI+WUCSZnZUsNz8CMCsTObXnN6Sd0uARqg3Qb4TI/7No2KTZFrvX/+vw
7FzsU6fuHqAgfr43W/Dc+Lgi1cq7pP2xiz156RTCgcqUxJ+peqUuProL+hw8LJzfCL6rIj6FTYcJ
8F3hS2h+5f3EWeU9XGMiFRxirOqCWmXzMuk0K2CNpgJMao3kQXX9KqUkGPJiQxG/hA1p+NXq8cAs
z5jGapa4vq5h43naeyV0D4iBlA39RwI+gaAnjhWE3uA80nlZ7LtmDtw9We7Zbg5iid+eeDMvT8Wq
nnwpEEa3+HGG95hziaS0bRpov6hQOU8Duep0gUVxqCRN6PArWS32g0Zr8jkP0mJSWDdbEP8lzF3/
J5gDqYpmdV+kM/RURquoN4ppWYpBR8vx4LaaMgyLWjGYENHOeVVcHJS/h0o7Q6h99FJ8v+MUxqL4
twGgdlC/WcXfNBK+Uh+wBQUJNkFTGLrYL7SGdvEUCBzMNi1/WGxdiBxIbKLd8Dw4INg/t0SENeik
aNd+7oWQl148Fr045x+e2QmFtQGjg0usb6PXf4ud+1F1/njv26HKNsO1cCtp5CLuoOD3nwVtx3WJ
L8yHbsXawxJborbvqnJSJjv5ZCxZ4q4/qtC7YSoYfHasslkmhCuvG/lFunYNabySJpLUDcGtX79p
/s5e5sVLhRzKLLuyR3ZCgFDoQpWeOeBLzq2UKjBdsM/Ef2WnDdd30ZbuH+dhsFWO/IhRd7gOXuxq
Xt3Q3eKFCXvhfXMFc1JMc+fWy0XYn392KxOVUzv9lW4eIS9EtycxVX7Mbv7BhzrUhFFZZ1X2fcRI
f6dpX3dZ6Ofx2roZvzHMjgxZEx47vNvYdlj/23y+AYGmgXxotqwxtvBhItjzL62ui+sIgcC866Jo
EkorRPF3XHI2uzeOKrWOrI5YB5sKjeTiocY63YxDQc20iQJ7W6art2UcPRyghB7KMjc51HpKg/8D
TVI+VrzfBnxyvlpNiBtGJVygOT+fm0+ajUW2Ieen1ca4fobLtfh8K4jox0fnzGbBbO6wh/FzPqZb
x7S5YA2pipmWrs9UtcgGTVdOQnT/AyvtTPsoz7Jow195oh/BKos3wCZbVSbvWRh/mySZM17dBl0R
7ykyoXBxcp5hQueHyUQdTKOAtGnClESbtv5sfBfR6+fKDGoe+zPWzpagWllAy5fpwNoatk9YULyg
6p2/0QItmNUgRrrH2H/aH0B4omd+kbDyKrj10qh51AGJrbHD9nlkKqUSo0RHNWOV+6Og0qPHCFOg
NDRmAnIAkaClBbdA3PmCTacs4hdrhtQgYLaOtDo6K24xcUUOGTbJBaADsEguW2RP8CxNbgG9bSJ4
MHws/myWPlG7Wj0Ecf9DM2gFrvPmXi2yQk2L+2QeGYk4HENMejjBzhdaSlUfUtOd9S9fBNqo+4XP
9ygViVdInWC2mrvFcIT+Hdoawe0AzEATunNcmlOVj794D+Vv5B2gnO1OnJIBi/9L2/uXzmcfn3ny
u9DPl5KRoA3dQRe1pF8ahY7w51s0dLn22GSaGkj8Tg2kxotPUDShZLjLMLGb8ts9exfW7fJNHBjw
s45mJ4NibFl85ryIleG1A6lysJNMtlrh7I7Mi4kIy494qwLz1IIF+CxSIdIOQAmBVPiveGH3W3CC
zeErQLpIvNKAmfmZyyDoqjUh4mTmVdytI8HYXLMoufcq1a3bvE2jQhLbHhmXi7aSzQQrJDZ9QHDN
x8SN4Fpjib3JlmFlntIitNbzfNbjnAGGYwtzej+oTLkKepBrMHOP0vmijvpDjBm6gEwZUy7Ow3HI
ej/jXkXqQkdtNznHXZ48h4dinx3N1OIhtoNfB9995+D4VxslfZNKnATbD9VU2O1XsZXQ7fS0OL8+
ksgiEaigl+UJ3iwJKj+Fq0QLIvFZG696xNH/qQH0qPpsnWi8FB7PD5bUVsVKT3FTZUPln0fqLQ9j
Q6PdflqGqEnk3vWTUIZ2Z7eZSL7rrgDII3RmHUMPOFQfXqXzv8Qfxj6ptckABEUVcOi2sgukEs0l
KxrTfb0pVdFhu7fMO1gvdaBlb578q/UxIwQC9EVY73pxTslZZnZmI0eCrJnNVKvrTXeK1C3OApAz
wrg4h0AFimG64UTsr+OXE9lXf/QAFe6OgknPRFuwqdkWpHqGLrPUTyJXr+i3vwD5gHLqsjmrHEal
JiWHwA6OSiMnMxhwAoe8TRMwhJ8wJ4AQn+kVXBeoS3d+Qt6fVCQF4sQ76Rhk3JIKENBMpc7/I/xd
VVf4uxhPgOMZ/DnChc/5oa9pn4KfCHoVyxFWj54jCeyNPH1gqVyxNfOdXETyxFzh10IgxD33axZP
O+kK8FdKprjKcV5vk2N33jOLyIhwKUJj7rpv/DfjNJEwoPn7eefELDRhHqOz/0vMF4giDN9pQDUk
2ssiq4KfnEJPxpelhvcfSkcMSevWEppaZR4bjxjDt+TczzVPf4JNxVE9LPPG5k7rkIIOdkPEAm1N
RdYGS1Zz7IZobYmiVNVxrTx7lD3RNsnW5wEFscX7IB5dkKVXNGxfi1K9He21zxtS9zPRRsugJ3MT
mudN9M17/4eKHvM/SK4y4iEw3urQa/qhP70lUIY/ZvmmOnboPlw/Ymvye+puv0H75HfVULuHfYKk
GLySrY5cSoI0gL0RYJvkMT1dzO10Pzn31ulr5D3Mcymx3Rl9fsZ660+NjnOMBlt5FB6ocYvO44x/
q5JPZhbmmlZxjh8WcJZFATT0VSOyltprIVPvQu/YxTBBvXP01+cQkRCDcqRUOYmRlrB8fYeuZ6ZG
WJCTsqrNTPymhaNoLmu6TAnPALkd0OSsBscfqL7SQY40pc9XogpRFnMN52VlCiwMj0gJiSILWZMa
tG4R9a8/n81q82CHwyylKZjJmSK27FHldXEBurDl8z2LcSNQ+0xzbYJyW8dG99HGl6HwnmZKjcTx
jiyEUW8nZ97XDGkARLZtpNUYr8wHGTxPzI3MSz3dlYoZYZzAwiFWknMP8LfbhNRvrsaDxLtECQEQ
bJDrw5Ks/JGY+X8D0Mz6FN4uBoTKpUhvNH53BUhwwJMKEqQjBN+U0lnk6vfgEibHvd74N3r9CfKF
nkaZ8BK9sYqCYnNld2OHsFS39KcOeJcUYwNnUiPLBjBIOcPu9UsOs6Jnrn2l64A1O5YLuUd9Nmgw
42V3bqx2idA4Bszu73gN8U7ar1K8jbvd0DaU/h5Ysb1pdbxTN5VA144DVpHSpHdu1vJl1/8SZdd3
yRRcLIWCYpHV6nxtb4csy8hWa+nvQw60cyCDLn3dL4x07AVsKry9c+t+zSxjZXaMJ56hll0WPA0W
c074i7ugd14UN/ryYkHqsLzRiX4n0DScgrXDgMkK3wT74ltDV3KjNZ3Nuz2ZQ1Y30i6RMwUuJmVR
RAswSyesoUm5U11vxroemdhr2AdnvUk8qZBJtUJYr0XFSPWo0QVN2zhoBEMnWNAbxzWLRWq/AURr
MTsCQPVGEgR8x1/BIx39I0tMDf5lEebwFHtqhjq939jmRj3alosonQe+QcmWur+lzWEOz21f0BBD
0nrZ6vAMNGTkAAMxQh8Y8BAwaqvBkQ+gIjz1CZw7THTZO3sarhfouW+YAzaOhubAUgAJZCfgM0OI
hFU2zWqzLrr1Ap94pMdjWpviDFaL8AZU9EM3kScKZTsabph2hkpq8u3gzrQ4cDlWkZN143TcX+62
DKTHsTjw1+2iJbFsvtqS2kiKwCYuQX/kW0Ywu4MJ8Qci2kWYamUEMYiRKAQXtP3EV7LNiKs3XILx
Q+EdAz7+5lSRVVUmrFxvVKiv/qqc8KGeDokL55yZRCeWBvEQl5oZ1jg1gQr+LQtV29W2IZg8SgnS
JWwMPmItzhSh76AcUk6LaG7vE29ODRsW3xEywj94ka8gefAvrF29YqncddihhSC0uYWWaabSLkBS
9IadfBouI0zD6VCaj3eIsH5/XVMlKN0DbEDpqlz5YvV8aXRIDedbMp/z1engwXuxf5eQvmOKYMZA
QabqjezlHAv7JnUvxZ8tXqGi0ZguL8pB5Z8BjFrXlPVPcEgYCdSwFhwoNJlyAfORCTLl2fLzqX2I
cgLVGSTz4iQeN4LoasgjCldqL6SX7WeDCQePTCGYmngyiqC2rQPHONstQTwUssY1OwxtjJXF1yJM
Fi3qWY3fqsefLhgdb9P1SLLzMzVDi53kCiwGvGPF6LCLoDanE9xecafRpv0o49X1FJG04fXSNSPH
uJReWfafSbnP7PoicK72PkMS+5JEoMUMAKZauEGJwguMTXwYzx/bWjaAbRfdtUzRF0f1jLfK7GzI
xPgf9/82m2aEX0s4KMS528BVVPprGRvjWbs0uiefnUxX4Xvj9uDlUK2hbocGzY5yff0R/UK6vZbt
qLny8SsA2RnL1/q8CAI5Qt87i0xkzS17gw0mmk8314OpvQ/HWQh/1cbrtqnr5J0KaqA+zlGmppXO
NIT6qxCWiNiOKzdJjeLfOeTorbwfCVubaUjNxPCr8tbHkqqOiXLWmtADtFoJorn3B4q7HdAfcT9v
p8v4W2+llV1o6raRgU8pbg6AOxS8wqyqhW4t+rYX0cLE8X+qge5oX7ICw1vhwfVKuda3xqRqz3qZ
h5F3EAMqFgAE1KKUY86gft0pjNm7UF/MojU+tPMaiFeSeOIwBZB/dGXxvAjDUoCQ4bwujk+rFLWM
7775I+ruxvBxob6Q3p0mcMMq5xKpka/AqSMMZuwFfkL/f5QCMVb7LoUFSsouZwlOfF13PsI/dDcp
HlVy91D43GcZgwR6XpXvDcWzK54Jzrk15K4CUgFFnATMTZb1oSTgdwj2SSjMApt4S62lZHa7GjrL
F85Wj/x8WsOA6OEM/sCqA7BTGXzc85wILwKJMHj/S6yBiSd4o8dAbF94Z9r88pbTLmovgQCMg7ah
DHmRVgHsHGHUqpqUhKWidHqBfUIq1iu8DXgLZz4S3sWER/I7DM0ii00dGKT9sRAKntgvQfoIf2rh
XioyTadrbN2yfYYHfcMU59xDf1ll9hJTIUL3sTrQaqtT3AemKbmCqxcjKVT5L5qF38BQoqrATScO
v5iG1FN62wn8utid6uY4C8kjwZYE9UbjC0E2FejAOiSbPHqyAkqZfOsBvz/Um4UASMTfUzK8evEW
JrWDAjCLg5zWvw3w7t6WEGksJnAkVFnHf8tBHmmb1pEB1Fo9Ud6aNT7+OX1QejlLU8umRGrar1hx
O0Wl8Qj/PrPUKU9WUamzTSIv8mEiAum4sHy8bU/EoTFjfJEFs7WUcTEC6u+JwwJ+MF1toULoJ9CZ
ba7eGX14TSeAYGdPgfGde4edtVsqUi4cTyxXlIgsByOdvYDk4Rud1IoNWJUaibL7oalsRmgZGGXY
QDyxxQQAGyNarw10Grb7iIUKJNR1689LA5nZUNvyUTFHYMe+79GA8oLSC4C84sd5B0URO78qVVsl
lgO46b1TQhq4ifMTyunnoZyFoQZ58ROe9jghcCv+OMNEdgykBNBxXUArcsl3RjZOhqH1gTvemOTt
KkDNICNlQeb5JBlzLM+MIbE2eFVBsCyTqIu8Ai9msF/k0kdlz6/eSR52DSV9vvp5Tb0bQV/igB6p
EiqelGBaZG+XbvIVXDQSU2dyY6pzIrfC34UptQ9rmtRGK0gQVAK6tniI5/vzQCwcWiZyGi/i0sIg
tOgin7K6xlrvofJCqeMgi00pSiNjsFE+4fBTH6emyh4KNUiMcXuEhey+CW5006ucBjOZNPvei/Sq
nhchHyBKRD1ecgLjmQbmKXptkSFv0aboa6OkORkM07Gbsugf8VTSmZTLv1lXfFhcfh1T3yjO9867
d8EuNj6GPNtvDw5EdhRsc4Y5hbRgmP2tVZ/pqyMxiKRVV3io2JBq/6fpV4LxzmvFXL+vXW2fYXFQ
l52Vd2IjSEHliNiON+7GJNDdarePOxT7A0uLw8YUILj5ju5lOQKHAB6wh0aeNUQ1qqLByzfg5SJa
S29I8OAfDnrCL2B7lwxf+xwSYkWIkQGQsbx0rxb1Aqbr4HSQT3kuDXFTpxP9JBabUshwOd0rFxfD
skBQcKkifJ8bxgsWxcGruB4MD4ZZSq2Rb0YWBAMOOTInpHzE8eQN2bo93i3vIwP+RtvZcUQukDw0
qzfFg87doVWqsUZsumMg+Bca0RFcgsRljnmRjOqz7KOMu1mjLU5GvyRRcKcfiGUA2apBUdN7PyMK
5KL8zGuZQJ6q/5vAkSDy1DXMTC7fDaCJ0RSgPW0TvrptJD8aniMqi0opSN8/+1ds+tdtkVtZ8LBu
bbrRxK3T1VIc1mYGA0ugxnHFfrQDmVG8//gU+FIQ/vDlJgJzgjCl+R9tKrNCoRcnXImM153zWjci
uDoaGVgDATxipqhBvMrdk7svGDoDoj3RUNg9nKDKfQdIL6d5mY9J9HL3AZJqqyAC30JluzRlgvC7
fiVfACqApwJ/An8rYWD31QEOYSmHw1oVjQO83PJ5Mbp7QoPQx/2iqhzSZJHuoRyRBq27W6onUKM4
QA8svU5WXBx54f8rVBD2gDJv5DDGRB5nK++9U5JAL7SCC5dTzqS1JEvck5tZDZ9Bve0Fq/ehcbE1
oQYHHvF9ZEuBDiNA/maIPiSGQoiDJuhuGDTymopipPD0Qh98mguOUcdoE5fWTHha0UxUTS2jRtH6
KYuK3tpiAW2UHJfxo/7K7VZB7l7b1ygOJC1HCOgvvfSWzymZ9JWRbWXys8VKKNk6v7N3aSLTHjhT
2qh8DRl6Zk9gQQee+mHQNuqqqDuK58KF3zbTh8VqleBSHMvG6FDZS2jDm5OAswSevElyMVWSt4dO
6/7t1w7324NBUMJ+p9D0QaHgIMvqyCjGCLtdC7Jb9/KynAl6ylunvTPxLhlKwkcuff4FunqvkEDs
T0Pzm6XDOOp/8bez5CvxBOE0BW4zL6LY10MITvYqE2AqjuYrFvmqcRQ4LBFTCGwxyrFjU7VkAhRH
aOYnBdogQ7wxgrEdBG3cd/3dAhICdh0/hFSOGnEJARXZAOKZyJ+fUfEs1m1G0M7p4Pt0p74P4Op1
QTbIDuCR1iTjhV7y+AasibF9ZYpYcjCtozD3KBAovg9MfNjwv7QJBGJ61kmD8US6eOIrJ7y2mSbD
nIewxR/ZP8ofF1NWomr5N/B2VSAdIJcQ2PWSlTnUU8mB2WMrKZM6xBgqAI8chIUz1kqjvIZ/fvcy
nDlh/Q9eJzZGXBJeITuse9uXlWLGskhh9cz5GSwxUbWlR9caQk11CeaTsUIvniBHaz+UNF3WlWp7
NiFWyHTQyuFmoCyb5ly9wfDqN2genPjRlOzAV5zzwnXkfguSvsONL4+jE0iYzEoNxQnnwm7gLKoh
x8HvFGtLSRHf9guctGvgk8T+93INajX7ezs8cATE/NVHdFN8rtruSllcVrErPmqL4LpBMFyWNa86
WmKDKB43y9FW69rKiEL9Ha8NFSW89vsGWdez4rxSATzpZc5qNn5LVs20nFsPUA8CxmSl19GceByY
Wde4lnCyzmw3d0rtmvtYMUNAYR+t4iu0rdK4AJREESBdE3s0wKYLXpaEfDCfa5aeA8eeUFoaS3nH
N4tUbePmD59+tLFLMjL3QKG1tJv26lSBeBWUAgXidNzMpUIcFKEyOMOf/AWGm/QxiMY+EkAohflG
fpoCRq9KCakdG03YIdZWyYdwOalnVSL1XJ9plQQOl05X7tjDDv3s4HC6kVVDejaTWAyuiRisrWKT
Q3t0pR5ClnWJyqrw9rswR0BnGZ0TXUKIRS0mLuWRPfwlxOF4MdiXok1X7gBZlLDMcAVMN0AZpdgl
Evm1TzwXpGqaef+MVsEiPBtu5kwNkUto+q+Czfqw4CLOoYZFDc8g859ocV37soFgm/C4C3eakWX6
/C/I4Z6MD1yfjQwvONbay910O7j8ZwFApPY538oVtIZEd1EtKpggtzVTtfkS/e1Fj+VDk5r4j+WB
rvIw6rhJ8Kl+B42lQPqS1cl6RZ4j2prBQAQCiV6Sf++Ag/+pbn6S7cfQRsrYBWd65RYnjD/9FMSN
ZjAwsxzxiOUY/VzHnb/Gml8/zfyFmETaDx1I4DsOzIv22CkR9CtM9IH+obcHEd2bVHOSX3tNOKEV
A4SX+5k2zs7YSKsqLHAZQe+p/uiluerg4HByrbtoE66dx2qb0EXXUVzx3zLX3dIHoO4AmfRHdm58
1ADEBlpRTrVFnZSumo30XYg9YeTZ7Y6EQfNkaDCzDT4EdxAF1jcG/9mj+8yW0O8CrsZHWPHX8VYO
9/ehSRhHDanzUV8oMx1tKNN6Ygql4fYjEY3kjK2PIliTjHneDwSBGxLUAdEhW85/LsLdKfsLML5m
03C8PEI34/Q9DoFtxfhekGehcfyYVw6v8l5BkTjjhrIukFT9Kt25MDPLw7d0mREHh2h9Fwdn71nY
YWCUq6Ytt7tbnjUmH32D8m7DozdzELITa1cKkPu8E15PmzMkRok5/jyxJOWk5kOK+dBmIc1eu4I2
LFpq+vWINwroUGxMPqakQpQOv+gP9rokRZRkZWlqYx3eHBKqrNa/1ltxYHK0eFBFE/Gdy3jGJEod
z65zS+Wcw/VMaoQa+gm8gckPzpCqVavmDYP0ADYzt7h72RwDKNFRNQX8f2NAORYDKWvR4BnNOJGz
/UBa5UqkpVIUkUsfo4SlJKHnMpBStdJeNIceCY+pHH6bOGudRFxnqd7R5IB5cau1B8SVuFYoK6nX
fwwzHg1qaSkCeP4IgeX+EA4l5OXV+jtgnHDzqJAybwJaJn4y0wTUxqNd7lHO9qtyXu3OhmNhWFii
2cr42n3j97rGWO0wVFFfDUa8A5sLDlIc0trHSLllgDpJMOA4honqz0DEq1qk7+RHCZZQe0FUPtHR
jzOKilYjMqY5o0a6ojrCeH2ku2eFuR1JAghQJDH5qc8RjCZix+FtTaDqA2+eiXyfxhJvGxqh/rKU
yU13RSFzrgCBoSmN3Myx1NIfObZ2lzfKSMm+lr8RSNeCde6MwlTSdPC670yDaYL/yNCzcszEkxnw
D6Sjjb+LpssIhvSrF9KHbohmta7EFqVHDSoq7Odzg3TLjtEKr/OIBHp5LYTl1s967WTf1jlCA6NM
7T+AsP29LtXpvA1mKjaTXcVY+S2PAYC0OfyMWvldGyj+vIJB/Bv3depT8Cz2ieC/3WGkkHvGlozM
IRkiCoikdxIzcRHE+jc7i6kzyHwOKSEjMWJQpaL3IpzfZux/NOYwUCa6nplMQF7gZ/LcBObKrczj
UP/lRA/Ko83hc4xctLzpi2VNnE8Q9yXuhBgNQdbeDlg01FMl94nwb2UQxEvN6RDU2jjA45zK14+D
j0bFatb2qY7Hm8NzCjfLL4Dr78KqEJuqmV/bnDwxoBYIHy40CXudtHaX3an9Xn3rxqIBJfwcx0EC
UdVxMtXQtqMmmiWYku/BgtjmkjKhqAW9wgPNTGAOPv3fbLc7IVNfSQwFy2jyX5HxaRHSIwia6K+6
TQmKTG6nLxpNLZNBFvZzKGj7eA5JFhDkSE8zlDIXE+Hbb4H5o1+KgFxkfD10i4Aiv9UUK6mbVEuM
uMcWIV5ftvWoB96AM9pSgX67mQJCKiDVu+SO3EFUfzXNMzt4eDLVjxI2afg1yTDgfmkmFlwbAsTf
ENtea49jyBbDHeZ16YyuGle80CtSFGG0j75Yd1i/cb7x5/O5rr5BQ0+WGoThNJBfZic+1eRrQ7JG
xhBavcLWqGAh8+1ljHJDjBuoOUkuV7hv60ToeEq9xoReEsHNjjE4rUGO1VFOhqOBKBL/8n54s+rK
z54s4pd2trIuJUyXLrM+Tf3H9TnsxH+8dT4/xGP7dYj1IHp0e+UuzVfSvaM9dnBdpXtZAn+Ec6Uo
VZYwPRZN7Xqbk7bL6VuAc3/AYQFdRE0wrVXdJsClIZwRSjTI7VhzJAa/cNP8bte6lCIRXcYsMJcx
bDoOJuf6GXaEfDvkXCA5GT82zEKA05RYMtBYi65G1pkrVL+VI5w9QP+mbQbeiiaARrrKPTWbC30g
nnApQ11OJWF/Ws6z993HaLLUHwCKPslicWTWLKSXzrkZN8nYOiLysc8GIOpQTmsirohqqzsLtkB/
kFruzWcMXsmaYMnR0ieiVttZu4lVtGIuVvnOPpzTZRQBWsul3Hl23xaeNDfd2eCH7CtmH148CS03
q9ESlPpt1CkWdLEhtvnV7JV1LX7HrnT6Kk29baTQJJgz/WO/GoSm/on0T9zUj0Gy6jBdcfeXdzei
QjMKsXvUNWgnhVA0f2uOqxwESyz0s7oXu+nWGddetgTef4oo2UAmpqLuCkLs0JGQDFocIMwknebz
9bGNriQqlZabYBNVnzLRi82sJu1mZQNj3HPFbh2vFkOvsM4ZGgXjM+mSwVE8JyiVWF7XkAP+mACh
BGKhUbJPjEor9nZMUvvOaKVxKE9GBmyLnPAClKv0nb+4x/XcP3BuE09/2hR9kquzrEH67cVjaypy
m7R3jZr6jecg92J7kKCMy3a/aB48XYWuxtPloXWMWJZMqfuQF7ePbZ+vXmdcf0RV2r/QJupPaxAj
aUOi7oFNp19dW1JKjLTAGyLnwmLPBMTt6LM60WdolOfPRwUbPHqWWrXSCbCryFlY851e6Wbt/dn0
i5J8mL0XnBi/5v/E0UjxOGl9dZ3Zahd+/vWWqTYEVsbCB5k6JXzeyLlJkfcexReollkDBNMjX11+
uuzrsXZBOvhCOPoyWala1gP2yoCzbofyI2o93k9u7Hshp9ktZKMWo01B5Ey5jIZbZMdR3VxsoqId
1tn5PVQMm1OsOFXqc4UUP/myzp4zWtqcTVxO7NvOhNja+UE67kPjeRX52CXu0by3Vxy9QGLtlo+u
UZtJFXKM6idzPr3k+FkGZXr5dWtwbbTCzikt1+3oEnJiCu3b9Pt4QVP6ada5ZLn29PeasoOR4mh2
tBZRci5zoNoQYcGz3hx0wDOCR+iifg4rvP7pAtfU9BLuqreIIDvxQHen+LlOtZ9GH08xOAD6tsb1
5uW2f8BQjPIe5bansAjEOYwQkLvBn310179f+mOcsKAPFqCqtM83IOgwODNj3a4+6xWpz8lsI0lG
JVJ4MBrTfQnSoFapSZICgbE5qm740U2+1PDnqqynH29ayfF3OSfndop3y6JLpW5M0PV6UaHlL4hI
jonI/z2T5C0nOJ8vCDdOnuYGgTIBADaDl4KsLNt734gj8hfvI6MlrNf9HX2gXXSjFd4i6irSR83e
brwA1+gp82cE6uyXjmOcXqwawveFgpB5i2d8Xgj4BBj3INvZbeLsDz/j0wXUkq4n03vJbhww2aqG
YIIpgpXqgUbqpa49tfv+m8Gil8PUaK2oaVzEyXyyyt02Z8vh0R2pV0/9SCUXvooyNrsnnzSJq8dp
jk2tVG+/sS9vI4cLJm3/W1+NrxxmPY0VAsbdM3IIKmg0oOfmf4EVnQrAEgXesWoYyKSPWxMRfHk+
zz4P+znsEdL7thmM3/Ah8z/MqBGLMP2SDiQ+aXTtb4HeQUGFdcH0wa7TjubaEATnQURuaNdMW6yV
N9SZJ9cr20it4BTcnKtpUE1+AEbkydnwHgC+KXBZNYbNqJvhRXfj6V2P5rD5fCsEi9KBwU1TrLMq
KyeiVp1o/irlQ+5KlQWsKnqiuWaqtBRPtxefvbX98JsjJppurcIbCsVukW3wuayH25r2Dhy2/4ES
nBv/1Gp3A1zwQdU//MbbZkgzkoN3jn3cSPZNO0NZ50NNrqHO+z8FE4l4SzsGmC3F9yt8zJtP0uF+
49cNYpJcY5NwU4+sYWopy9KcAJH8/EvZcs7tlO2cuoeLYY1fjsc8/hd4iXbyilezkPHZqgSpNrxw
gq+DnJ1gOaggxkv+vIknqYJSu+UkhZBtrPbmiEyyKV+U88wldYuZXQc0bj79PPVPmDYCiM/Ir4Zf
z3NZaqqbAYX7rDLXT+nHZCUlTzLik5hDAg9cnMZB9W/iAtPmshtIj4f5IONjyIkAfXFRBQMz4jjG
NXjhvKUFKv2u4nBVGw1jQ2SMU9bv8e0aS4/HvIwWh8tH3Y0lK8GsYwksQyvRum/AuF4cEQnVsBvf
LQVSif6W0O6Bhh+/cqxsCDfKffDkuEK5CAXRS2xVbLNCmT0YA0gd6o7IfsUAnwrSnH+bUK9T8yyk
mQ7wxPYiwmd+VvHicccKwA6whl/zDKaCbeUMjnxD4053xPo9woXi2MrsYpuMgE4AMHZZRvcyacQb
pR+HAuAxUIZ1IlT76413cE816qdto9UkihLhcS8ynn6JTR3QVlfpFdVATk73fjJBUzuTuVXzaOtO
DlYE1SiabWked/t0MwrBp+VZ734iD5DYujHYid6I+9uNJvQITpbHvpUSfYOEkEHWWVRPh6N8kcLs
PD/4vnTmgNqew8usckJd5hg2l5z1uJqGgTjOwZdSFZnNFfmGDFS6aCmRkfI2Zi0ofw4HEMXz/e4U
JnpQvPZ+u7w6Y73tL7UA10uxmYQbUUDATstWJwHB/Z4DnZgAozn4prZRXBeds15qkaVIPHzEks1O
8tH7C98sYgtxUobS1uMRVwZj2Ade4z7tkKGgTR+PSjaStw08d1H6qFh3AYBJUJHg54zLI+fPQIPO
i0wLJlJQEb2V8W29Hd/uTfSJ7FflVWGmaX5g1XK+xfBWXtl5a7pE4JgajcrFYdmvrXcLrOdUvzGp
ML9tR7udND3sRiozsqcwPuVx/YLJzz7QuJHofHy7reSNuXNASr2ylZcfmk9zPrOrgheLoD1kBpKU
5XZpyMAORq3G6pNlPHtGMVkMCj3vPiY9kv5sANGJ9HKtgbsMhrjZDZbO2QdeEfelmCoMCs4hsqH3
3zTPNul8oigkzLrl7cyrqIjK3eHEkkAZH6u+GZjHjET4vQqkwK3q0jQ4j/lwxoWXHQePi8ER4VCz
sldLuFrsRqHGKdoqGQnFOPxta+szTi7K+KzFAvP3I6/Zo9iPegGAHZifynn+kJqPrwsZFebnG/7F
/bB1g/m6k0q3LVUgZsOR6dcQ/HYBOCFo+cxcR8CEtvDM9OnA+NKoBcCZRjyZDMdlj3u8NZyKMo4x
b19QUsReYLK89tcPeEgOc6W3hheufg3W/oswfYf0AgNYU8Rvkc0VQXI0olln1mkumHMdTCnfCEbo
XE0q32FfUNlAQCpDhVAubE5txg5orIHl/L9lWetcwaK+r+3NsOCgw2RTZDt4J9xaw6KPxQ5LSP8y
swpkeca/+42FpP22pCJAOYNDiABIv60eOwxm6gTnf+n1ALU2w5dxexfPn8kGv6Cn8QRJF3hGA7x0
kh1y8NGrU9a6U6jMpCHp2zrnINMNVrgcsZfLwoFoC7/2tKIyiaiS0Eno7nWjqOVRcW4Rep+jVWcz
VbSz5QDG1lWsF708LrpT5GAVOwoSNnhMiqt+O/mEgAEYi8FJQbLl5O9MxDabXa6CslTKKWl9Ss5f
k5lEUQdedUqZ9t9PxtvoGIPFwFqR7usXlHr1hhZCwaIQBA7SM6UZp/KqH9saroKH4yY8j7eXQ3Qb
Cdadad3Ps5z02YUz2yE7+cWsoXMrNnijXdDhE8ZGz595o1Pu1qdOs3P1eKcQqnmGizAdK1aw5rDo
rewW+Y+ohxA13DO4pCI0c/LLSwdTh2mmp10dxjjp9KueydjBNCBTad7gLx/1OAOgk9BZfT6fAo7B
fj4wzb7yFYJJhHWGFl/sNP/fANnH0O+x+dOjQxIXPr6JzwGmKCUQtAD0RKJ9n8+C97s9DNL/sOHk
bXxzOxiEqFuFfbZmtHgq7+qV9VCMRcFWFujLmsSEYw/OmhIGduoH3zCqwt3KU0vsREXmsz1YCqOj
u/c075vJG955L8cdv+tKOyKiA58QMolfwYUCe5+DUdpcI6D0XtHc9sfE/aThJQJgtr9eOOmsaz9Z
MWXWCC26+EdPEhmXxD4i2AHkEQBlnnffdkrF/7+liF6DaF1z6mFy02XoWOXN6s0Lmxs5dVpANfhM
RaPmbMmnt/IABuOL4Z/WQ3Vg45p+JxabGKZxnWZcs1wZNH8MweBwS6XbsJ708/0AaJSSh2/8M1AG
++4k5AhEDr5zt8MVwb8zmskfS4uMwHXC6CNTrB+dcJ1WAn9BUSgDywhUzqI28VxTNW4eOh4LdgiS
4J5OZl0E6pfdj/FDyJrC6Z9vrprDBZs/OzifrGTerYA0fNh9n9K16YV+CeCH7HjmW6dvxwO+pfBD
09kztC38Qo17kkNHgC8/UqnRIeoeII6YO/1D2F+wmq/uJkxbJe9EqtWoRI7Xmk6kL/0epT6Pz+pX
g8lrPEemLmpve+jlnZRfLq5FT0CM1fmibI5PVKCL4UjGgIFrY0ALpnoIFDeWzn7hUTKa3bj7n7vt
s7gnPm5akh5h34mRjmIDTwvCu6/14dfH3mWIF/Q8CSrLgtVCGLWEs8coU9Nz2hVlEF6BLy9xvwMq
W5QmYGdc2mHzzH3HQGsiM4DTNPDBnF9YiWOd8GrgYnvECCgEr75OlllKprPr/FveCld82RZv0ybH
WpIlZMzpDqPY02VKKV2GchGsXMJZ5eW2NIE7DKXmr0oLmoPlbXch4PBGnQoKPR+4YWVPhyO9TV0l
VviBMOgQe4/AzMqWj8kBzTJyPlb1WhQUq3dTInm4Jf7+Pk2wTx7iQqepHrugqo5RA7x3drh0a3Cy
pLXX0khSMh/qUa+pa4+skMDDL+5DUIKbvj79wOJ/2A2QKJIVgwqD/8vHnVL8CB2ZgNSQjGo7BgX8
JXeg3fzitNIlotygtH5nJJ/F+MWbFGfLj/sRxjpX8ZMq3aJdQ+Nl9eCPnEbuW9j4TNWFNfp5ZSU9
1zCPhuqODviiIlEws0qqdHX3fcBD4yneg4bHg1XeaUpHVVzdfAh8vpX68iPINYVkHpvCCXK5VE0T
n3K3kiQY4p4v2do6HZn7bnBRv50DV5bnowOYovyHB31BCipLW1haVBaE7k94ZWnilGjJEL3GqPKa
6PHWhAcXK2w41A385H3Hxg0p3PLbD2bLyKmOGK0lgUU5upDrSn/fktVAd7c85U4Iww5oXSxmcb9P
BZs2whM7CQZYklNQCB/5rZBAXdAhArJceRQFhC5HjVuPV2ZPnJPCUDnMjv08uBB74tOLuq3+eyzX
DjHfAL5KHoayquBsnmQxiFsA/Gu4sde/5rBrFS2rH3FF/eR+iMuyWgTvwr7vda1tMKs0f0yAkIj7
dYwumWL19e/08KhEhcLvzeQOJhx5jEdZ5o5xRI0P76qpCq9hc6g4MFH11ia243jEy3BF5UHpAt+n
dq67NBAwk0YMNYOleE7Ys26ej/qIjpkdxE7/ltnuUIbmGwD1wvSHoMvHbCUVRo5kni/m4tkxjY5R
pTXY1tjB2fTELhJCk6PsfI3mkVfF3T/a8yb1Y4nivdqboM5u7HzjQQJAzAXACc/oxgyg+Ln3HYtU
wZc8wV4AS1nE4JeiR8+YRX7gqVTp37zxLQp6R108efBFeBQ7Vcebo3z/AMNmFuKJjohMX0Bs48kb
T84QN6UjSb0qUiwU6yOMAWoaXZgD7wdk/IDhvZVtMi0M2c+Z5t/ZifNMmDysqxQ5PikNXRF+OPK7
HvLfO4nLxPMF8mmsYfZmdCAYaABOjp/3RwJrVNkpbzSUfMnosn3iAeoGZ1jnm3SlKG8ttqFpWPRQ
rjzdoHv2t9RN+6zpaPoIQRr+CWQ9Vjd9qC+qi6/via4xgIyDs5lHAZCMuTWPYCgM92aRAZ8xBhPS
GiWkmMd07SKu+nnjZ7DyB9kuA6fi7EBOC308B1ahtr/4QwvhdzOJ1P5O3KHlmgxVVnCzbm4SkPOx
x4J5XHYGUJMlX038fBp6/Bq37ak06hNJyZ4hJ3lWLcLWYCxQLfxQ0P6ARH+7irp02LCn0fYxsxj2
cZVFdZTOmiLPIcJaUPmdMR2YIr1nvz2UHdWzCh30YfPSNo8rZeAGLwE3WMLul/i1Yd1J6wrNz8X6
g501LBW2oDeRytW0lrmU0i2aY+wMwaK5zWpHjMI5KSB5z4fN7KCMCU7rhCyRERRdQZWzoy/bGfOv
3+iB1I+AnbnWZY23tzddPhrFgrChOsv5X7BxiCXxH0lPKPF13CFA+ePwK+lJqdFUlRk7kmAbAb8e
+SzN2g7Sq9dW3nRf2t26QP+JjerSAkUMlYY5QUZOZSkVORIcb1mjQaPn1dX0QDBoS5Gj70NOoJpW
wp8RLhivFaLDAYmtdFleculCZLMnO2y0CxmIPx0XszXKw9XxX6u4yd2DRJTdxiqL43GKqgs0gyy8
39jA7Zv01PZoyU7Cr677dRwnU3K7riAe6mwgxG0M3/OsyJAXCSKsYSVGYqRhtPeTqzW889WFT96a
nF0FCdguXlQT0KwvqoZzrASz2goUqHE3qeVNcQ2SERtEh2mqoy5SEkB7AET+t+TrDwBKPyI3AE+s
cu20lfYJnBv85CIFbDGm2dvF7a+d0b5b6Y+CY4vdNWJ6eWv0pCdKfUIbnV3oTOhP9/gpXwhVAlYl
nWV5oLHf8x5AcVr5djSv7hGo+j33LGZFmdXbKBcpUcHjRnGN5ie4uZxN5610WKOILR8pXfOjaQd9
5YA5VY8Bq+qNyrF7obcuQPbhgt9hPJZ/kEbU5H7AIQ7+eSWfBQaOILRkTfQgIgnzkVKEkh4U42xt
IQcWDkkS4jeQcNGaCL7D7YTyjDwdEHCJF2IQpUoGEi8DwxeikJ8/kGnl0Id3P9iAijH1Xgi2R5tp
Q9/xJyhAFDMpSck4r2GW4KDncZAbmauMxBxaqtF6E/DogRc9BxmCQEjkymDrziuw3lUtMX6aKgSX
IETUs1bKNfR1Q0mEwT+2UsJhDpnm4H8zR0jykryYd3IykH9Z9ot2qtvBARECB+8ONt0RST1RWtkR
VEeBy0VOhZ6f3aIp2ywvIvRpotvFSkJftsxnLEKK4V0Mk+YUSUu/LPId+JaJJmUSAGM6lcKObLfA
lHIaFYi+knhTDOpXkqam5Uw/O895nABJR+ft9anoWW/3khu2PseOvV0Pt6M2HBiftQpFOq7WPCrp
3MBF4YVQf7C+zedw7SPfV8P/ZxkZZ5hJQt01AMgkERVHD2F++Q1SkrsyUZLIdpnYKURAH6xpqQm5
nWgareEPTzfZuSI152mchJRl67hZBB4mTcAqrWvsD3rOnipQ82LAS2MPUNnMGGtWP6Nr5GlM5Fnx
1B2IHLvJBjGeXdVEAjsROKdAsOBnlEM8rRcGDnxQTI+CSapl/2JDsoCQUnQamqf/RJuzfrGSDyOO
M9Xc976Gd4YxhBfGAqPij8kwgna+UMIxUhe6Hqm2H35uxBJDeUUcAim6JALZGl++CZASnLyAhVbm
efpWKGHtyDuVYcA3GiqDUuT9E5g9MdiLXGR1l0RDVze64mwGew0iH95hm5uTkboTWiKtgQ7hrQK3
g6jhiGw+H16/zuHtD/3KEFOVu+UsvOBR8Ah7Q1Gsfj5XQLvJTTSFvKSlAD7qdNDDqxTcmT0amobx
mhTQqs99Le7ZyVI1WkxCdQGAXITSjoiRZTq/qZQCjvn38+p0PDI5PtATs5AYva4Z1OGBbZpom2+w
RodPEluKHyccL/QG1eeLqmoX8MTewbAjbTncKtCPIOl0+NRmhSLxCc3h0hhRu17MQIMBCxteVXGM
p3pSS3+IcVYDsFjyeqm9WDEv1fhRzxh8cne6ZcYB6vmkS1tbsg1o5WI/6aebgdueOIJZnduJetYO
CKUKyCtJWMhYv046g39hiF0nLsBVNYcUedCm9JhaaMPofq4fuKwElQnkrmQ/rxYvQK9zftRG1svl
Pxp9yYu6rv7URHLycH1J4zDfmncc0oIObnmzohzQqZg5yhzE9V9drtHjiYuknh7VQgCZbMY3VD6a
w3VmcKpf7D5pZKZCxMHfTYJZWeMWxmuarFDztwA6nw8r0KgU9UXfySasxFcrrf6wIOJHjDpAAZh3
F3hp8OsuGbFawHQYBIwxoSPxt4NMN25oAc/tbBVzv9NIr/LFTgry095QnesNU0ZOCbUuA6duSvq6
QH8F/Fkc3DULa/bQeKoLiUJVlkYQHBij8jhp6Pz1tdbSSPDwzScc0VHq76ZhD9TqezZAAveqWKUJ
nOYZW0b6Znn3hMjxZwNClff6aRgpPtqUNXKnnrAVSqL9jLjS8T9wkRTOOoo4raJora3w8Zfl/+xL
IalqvMpSirH1TjBKc7hnBPl4AO4MXKPM2jA6tyGJuHue+8oE8cmJIH9PCmgeHMdq5pFg9KlUfVWH
O3CTWjEbrMymNyYeZ7EXzGItAHhJVffzPwjpZllQmpSJELc9OUsJKAee467brE0DomL9JR+/OypJ
dmZj2ngumjW4SX9lqDK2jD9AUXvXLqduOrkyEHDYgpVNmCgLlRjP6DFode8H0vgHF8fzjQ5ScZob
sE2FDLOfGAhAcEr4d0wbvRYv/nXqrr/h20Ujndl4xSINmZ4IWb71kwvnaeVXHzxo4n8WB5QauqUn
/5FIcElmVBzIs2oXH1qcF31AZq6TFgLci2NsQ6/bZFFSxaak1Aua4Z9VeVKWaBJNymWwiAFIwlMi
e6WVk+pdnGEn4S1JY3m81UVLdUvzCNDhFpQm5g/SgDcpUVUDuZ/v6Aot4veU9OdUeyiCW3gZJe2q
7LgqFd6QNsjgpeIj48rmGzz55MuLYgCwW9u2MOan1npTRCNmRn2fKLEJcD5H4i0SsXXtZOp2FfSx
dfMxI1svqol1HK2DiBo6XxmLBduVpg9A8wzszzk6zKhlc/tA+npZiatpFp2sYCg7TeO0/BuMklg0
tHSIhpqYokFnnM60p/tl3bvfhZuqTS4KyV/NOMC6Fy5+cq63gYQUeAC6ccnhIMrTxdIn7Y+uNuOW
BiFjKLVALS0E5lKMGwfffBAMz3V3D5GXwtrb+15RYAsS+JF+/eoUuhKWr7YCKAgtRb6SrDI809ms
tP31JDRkA+WqRaIHJW7SoOD8XnFJvXKlwLUKtJYdM3kopWMDL4Ui6QNerl0dz3RiZY7lP5yZDnAL
eDlwBvgj+fUDrWE1GGd/XWDQGq+ZgyrL8UCy1rusjeePUaoDTS4ilwLSb/06kk+xuX5c/qPqxZO3
iDVaATrQi0TV4Nf4++XfykG7a5ZmLuPcD9KR/p/LsbUv9u8FLQlTJZEXetiIu2CNRod0bfLT8Sn8
bY8mqyACYL3NkLqBKqSzC4pagZ0wxMmcqULRJZZm50V+COCt+tbkKwqrkQoSESve7eBc1+v2WVKz
pRLk3IHfuHCIDmVuEgHTFvR/IoOgMHv+bjNi/zalpfF1zrGR+ZsBbNxJ7fMeYV1kQa67s/RusG84
1/Whb3z21Jh45vjC7WbVenJQNEfvQU4uXtpfwqfjqCW+fBgoPJIGrDLIMpA7/gmZbW/dLWp8N9NC
hfdrWst083aJqeTEAvN6/sru3Lh3V/4QceVxZKQWmAZtGqToIk0Cl4RK3McYXyDE/m5plyeA7zQY
iHjKCXoh1Uww4zKFibt9uyOy9OnugIkWohba28w+cZza47h26TaC/8MbzIETkXRK0xNprqRygCJ8
59u8Fny+0IFEOqML1WSYCjC7aaE94Y6K6ank1bRJhjb1rtwR8cWIZfCHPl+s7NOKoObaS3hVSm8q
8sKv8fYHC92rWnPLVS9zVmQhUKqIzpydjAPy8ETaQA4rWyTltSuo2Mk6pZ/uASZDURUnFnOweuK1
sQg3NveJVhsrX2XP09vmqQbmtQNg9yt0o87T1hnssDSbZRAC/eEvYndaFiSpEirtUHo9A8By7Q0p
yKZE21XNDHruUH7EeAakrzWbRxYNpgII6shwTEymYOTd7TM2Tfkvg+pGB5Ash0mGXaUGdVHc4Lx3
iZYfr1+jLi+d12v5WBjEACY5nqqRgCN0Quk5ZK0Uxusq4rbKiNN68gco3+FlP+VcyvWAaV+O4a/b
xHMeNySVK61f4XO1m9drGdRnjRvzEqmigzafqj2PkXp7MC2e0EaRBfd5GFlR4i3sqq97dHW3Lyrf
ed6uPaolEf27FRcG0ka+HONSgWErp8SC8sHALyUxpa/49wG/9MuKLsQAvaFp4FnEUXwiYF4kjJbm
YQBEzMmsX5dW7xKqgNfCZR/p5HZ6IOgYse3vkT2Q7Kl4NeyPmIE/wSZuEPoDBEFWKMRULDX9gpr0
f8rMaSyDIJmjIq7ZQHr+anDyMTukN2Ax26NVyHiaeiuOOP7GpLz3OOMzqz/HyqAjlrsc+7yhCyja
YVRtVgEuR2sU56EcSuIRqVmF8W5YLYq105KLeiQNLeyLBoossUhQf1q5n4ip5Xzj96tHiclv2pw1
YyiaFEM85OpO9OdPmF1F0FTIV3fs7xHXf4O9nW63bEhP4onCWRhu92doDsqKB+9OBiZp6rgdXlB0
o09ySVWdXEjAdSKzUPx/hJ2IJyl2rvSMKgB9Qe8NhfL3+1JMakuu2IY1O4jNRRI+aTwAvnM2KcS9
uYvoCvWTtA98o59clN6WXQ3Y8alvhED4aZuC17KsGFP0t8tQqvp9wsulrrI5f9j2NlduBy+jAllw
mwWohehe9g9GC4B4iCGvxd3cFkKRTX9od601tDSIcPoQ/6BOypHejpO7WSvCQhdC9ECOO0q0WqvO
7UltRc+XCBoNVk+XiqmFC/NqRRWWHIgpj32CMxchm9vZ7CoTBQE9D3veya4OKBCG7Q85Lv13JyQa
/JetGsub/CIuOTLu6JN5hwV4nqwZxL3Q9LQSDzO/yBJlNjsnrfN5x+OS7SkX40YVuidxXb3F8ofE
gWBMk17XPoptk05OdhX7UBWBb3Pp+A6NfDlFlltZKTsQ4Htq6hqdzLCHgg+93l2vTA1YrIwn52ZS
rA2XepEMna8i+zgEOVM/5oZaR7iA+A6WLgpT7vk5w8iqs6rJwra/yPYbM0I5JjSA42q97jqNaIzu
xiqL6FIqQaduFQGzR7Md65rR3XBxqkZjPVS3TX2PBcb50uLg+JFMoUjzgvCmA3ppXqjK7GVQpkSK
frfhBEswJrBLoEf9B4HJE1u66LlhwJ5jZtIowZQs3Wv8yIvwbiGxOpBvBmkZ5v+kopGlHixeg+/D
f3dCwbNjzB10Q6Y2gDJyvnHaNpVmxDDWfQH+rsF/LBgsABUM/WKPg2qSLRZJth//CVc5WwNv/NWD
vTcbZuhK/2mP9zQtDh+XrcK5H1Naqoq9UhhdJBvCBXHwPjf9onMrPHvQTp1LJ0UY+fBMFMM6Jc1+
4d1AO6io57pTUL6mlrt2ErfwAwrK1/sJDAJGKk96vtpfYI691DU8bBd7K2D8mPSkF4sa+gouHQ9a
w94d9k8rI9d0kAjWtMMWPz+EAG40SwGmM/iuoO86J+gleMoikg8mSvz/zMbGL8CnmLtDjcTqZJFV
uWLW6LZGJJz9cyXscUR3xNWH51n5P4JccI0Ji6VJlfEeJWavqrNvfmfoSTwH/WxnwN2c207EgFhu
QAa7D41Auq+JHSu604cvxaTFZL8N0ZeGmvbqJ9DTz/W0wbAVKJhLysthoc+6fGd/TuOiMoClFYNb
u6K2ezfjd7s6NQnwrmpXZL03pEHP1xdvNgyTaPujyZI9ZvIiOm303XOw+ra/mSyxwbYB1biIhNX4
mmg1PJPvyDTWTDcMA9aVZnVStqvcWWSnk4ujxtkU2AdYJkBNf3I7m/tXNc9rQSVIILvXzUI+ElD+
1NSbohgUiQM/mgCyA0QHpfi+Iw6kiIe+coex36wtExpIVKABr5BLnxNoKSybNeaEahprbNgFJc9z
2kWz+Wbui/QGzzu0RvZdvty+A52s/auti0rNh1Zt7zi5yBoD2oj8RJ3exwtiSRRXUEMhSPVJ6Bo9
1F9MsyfntrK4sck94hK57egD4UMsGx0/Nwl7nzIVUh7bS5eumoHmP3y19d89ud6cd7uUlCMcbOcK
lwRYMMAL8ola3bpsyAonxoHN4y9pxy1NgpoURpU36lylMYTY/Y6p0qgXUPuw4OSkhFoFDGFdUvE3
ucoQq+/tLXRqsg52CHumk0k3gMjUZfuj3gyRk3ZVPa0mbmytr8PVeJv31JYUs+Me67HMlSVOfWdm
g7EncRD+YEu90vvD6bwmsYxr7m+hmD1DgiFnG/9Jl+KlUIiUPiAw56cGzqJEnJZrjkYu4P3MIXi4
EBW6ativDkDUIbqyq8Gh9dCxWupkV+2y+W8xhlpmsvDRNG2gUPzhtIMAKgTsTr2Wvi+dIJc+3A8J
AWzMNzqFCtNTHgAgHQI3okiQPHAC7CYwkJ05uL2zro7cnbweEySYYCjOZ3SK4H6Og9Qu6IazBRJg
FHW3lj1mmykxYsVCV0jnCUoOfE9s2pZ4Vj2c89IuujLU6aDOG6+To1Yi+lT/ojf/TPhSsWG4YqhF
n4wKbjFfzwd1i+6fAo6Q1Asm3gXI9QbjpdB420zpgrx1FmsJVScWSCwLYmrRFjuO2KYYXlgZBA+S
deEZ/KFsNw/0L85M962qRKv0FEIw+nAuYvmtpOcAQq7KIwauM3QN951XtX5eijakPMaQFt1rpFR7
1gbBjDcQhBNMD65OIMkSK8yJDviEv7L59/4cbaOYjznHkI4RLVpMwn1g2MTR3YlDEpHhhpIuq4X5
naYdMKYsymOl7/e7p+7PQ2a/NvhiWpoJ9caxYupbvmZsxN9Z9Fhphg00Gaufh6gBPlY+yqQ6i5x7
yBX2qsiitTLSCLY22twMhHDWfeoSQu640yyxWCV5w2P4qnPiLbZJ2VPlTYTAaaf3DF9tIUEvcCx/
MIoTy2AgrRB56gDTJ5oauDxNuWcr0cbE1emnDChRayEcSjRhOw5OugTwd5MvLuLjrlAOOLQBoarV
Mbznyk6WXzQuoYQAVYn4QQFPjeLlSXHZf7W6hj93JQC9o3udw0OyZKs2gnGh3OARG2+7PJx1BPWf
Xd/RTzeXfCsCjBdn7slqkbrYJF0B6xa7HIEdxmuHaEcpcj5hu4ggxeXpiJyUkpA70dmwhp611yCo
NEr3nW2BLdkEUaMRwfRY2DzLSUVYR9CoJJqMYICh4qyeQ66mxJP55bFjjHXjJAF1tpt11odsWMI7
o3DwaRupVfXOg7Dl+5XIAJHOqtx8e7IC5AizUwTsRmfy+W12XUJ3hIEIyq8aiTq6Alegfa1hb7PS
lt1H5VcuUPIMh69bMQtDKk313jdLnrIRhXE+UeOGDbKZIoLjTZ/2TE0phn2muzksCPhCDYSMgII8
5y5qacU0X/INsWVu1+y2K2FSg9zAcNWNyfuDvt5UKgws2by28NQI3rVRmIqO+LD/v/SWv1cAYWqE
/PZ+KOYFAgCCTfg5QJbiI6aspGE1SeERGn5DhyFJ/Oc4VUOzqsz5JFG8sab06/gDPYCQVVisvKtm
2JtSECWjg/BKuWL1AlngyMYD598q4/0GHldK/6ZvuVkKuWana1/UcIjKlPKB4+a1COh4NA80lDK6
MuBEgpdjoUCGRATJ9bUltLr8bZ3tzYmfgszE7ljyYM91hJowSqmkii2BNKCYHRp0x6H7YJo1ZMOX
B/mL1LwFEf9g8qpnhuiYDbU1fWxihzj5xAz9ihsp9uFKViEuPYsGAjMcJP+kHnAzkJRH+8P3Ybre
A7g2iRrX6XAMkyA/r4v29Wz6PLLCxOBnenQr3m1V+rV/8624S7PvGZN5DNaT0stQiRfxzMtkn470
8ecx1xeaVuURlpEQepOKd6k8Jk1//jn5hHl+nvr+jvortJI+8n/QGjDikt39hXi81Ym8cU/C3y6+
RHByX6GZfNEzoRNbs7Xrh6UUXAVT4vGyPAIXmgQNFdOUypEpqQ28pGUZy64dU9yL2pc5kZjZNnUN
rXNLq+lvoB5lxe71j8u2WrHBBeSpqiher5zgMk2fDtwcx9lPDWJPXKNesdqBCLc1KUFUbkGKMbKM
Ib33CMqw6YWCw8ANFLjLly6L9/JWt8A1dXU/a4ZCgcfti1Nmyn/b6pwJxI43N8uR7ESV0RvScBy4
Yms9WktAeDwr2IDh4Zhgh1rWhQWlkr9A4Zcgua0pRiRkT51zuzesnJto5b06X30kh9ycFms0q8B5
UgukgphcdmXZDw5PFJbGOHIsutnbweyYzPKvo78SHfdc8sNlXfmXpcHWOjGqRz9FKm7dsdQtqNUS
Dxch460U2+clAzUU79CaIxhR1Z3OWXhzF1PwhdSwBScA8+f/kPVxHlKA2Wg9aFaMpCOyrgk9v7qp
lBQdNUnGBAbB3UU/Y41DwWmqN6ZjjAWq0hRTLJU9QgicJC2cI8IsRrCuGtzAgqh/TsWRp3bN/lLO
XISxtc8flONGrLRz5mSz8xKbbmqCQ5tP3nkvprYtTyqmpcZlt9Un4/CyHX5ICN9tDMPXEYZeJ0F+
n/TVoQosX3KQNGBVh0Nt/PwbxeJDIM/N9ln16pUCycc0vX+NVm9NIOdCazJs6CWPCSftEFydwQGP
oRn0segepw3j0qg4d4fa/XKdxoW7BQN9kQqeOj/V8qU+Te72EiD6mhtHePsGTJD1uMZZo1uSR1MR
Iu5WiWlRV7NXtquj0H854SJ/DiFbflwY7fbnqYi1k/tTLJUWqhnvL0Ez4fKm75emX4U2yer9rLFh
9kVkLMTfFDysCvM1ezMvLK/mEkzMKCAOTVP6Q4YkAr7UC6CxvvbjzBwSsCoLKN4eE2Kumi4sq1ru
FOHWV/xIV3xnkSmIkYEQ4dMUCJT0IVmvxwy8gZJZIJbh7xArR9ObFaMk5yDkvgu2irHfk+H3WeTC
1oxbK0qToK4H1jMLO3Wjvtb6+3FXgIpWcUf5V0quzh1XcHIrlT9ZYufVzIIZO5dv0Rrd+tYhcvou
IKziXTk4qO011mDYIeLrtYho4auOMIMqPYGlyQ0Sr0PkOLOLCKDJmXAVTEUoFpfdjxiJ20ZB7Qb2
8OjCFeEEFKDcpIRY+/Ul+hDMW8LDVp4Cnusb+x9nFTsVX6lTqZ9E46777er/4kwgGSrAoj73df1B
6MQ1hv3igMPQO8CfZpjwwsWsbFx6ykzO5VWYGqajOyCGm0Y0gPj5QGRxGqz8m+sybtEXImWUzLoX
rChd/ZdPj2QE3pJjMhg1e7EJ4aBiJDEvnPTvt3dfru4o8g496zDR8XFZqSKbl7Mx2HCxeauD4ecH
XwG2r+a5/at7Ugnqa4Cy1dku8yw7Z09lQyppSb0l/qx1wlzuIU4pIz9URtmgsQZIRX+HhWsv6r1A
NyaKUU4Hwwr2pZH7eAS1dPa32L2XLFD2QMRldA701nPuZ/xvCMzlZtfHAyFpZ0j4jMF2Nwe8J6DG
FPKEn2h+eNvhWaqMgPYzwpSmU1ADYZ7zwZMWf5L2UyRqX8g1FUOuqfPWXdWPstXSbzMXyIfdB9N4
PSO0cEtmlkAManEQJEN11RYw9hXx488+o9LkbzSR1Tzq2IG2txZz6RUB/m+Rnk36feGA4ZsJCexT
XvnUj4uuEdPgkcCAOroLapFvVwgR9tGXIVFCTNqCLY6mf1EwXLfjRVMFSjXsOJc9KZGGikXwBO3U
93S2QMQuUbeB3tZFysIJYgaGEhE34wtgwPkQ0z2Vo+vXfYUjLWXMUEFwfZ1ssPXQQVV+2SaxvCKh
yjIiEoXN9NwpgQ096q12dHH3McdQ5D97/OKjIUAgM7l06IYAcua37v8Py8rchbkBK12tleTzpy47
Tt1jx/1DbjepwJHR1p2gdw+hssTRWzbZZa7hRBjQVyAoVVTJq8HqWU+T3nlTaDweFRQt/Olprv4y
kt4UiSW4s/ss2O1Muo9EBUkA58tiTlGXYO4KeEzrYUP9XX0lHGq3Ohf2EVTpbVS3miNYrdEswUXG
1FDe/mW5Osq0mKqK/KGQpfOfvhCC4BVmik9XLAO7npGeU4c3G5NUEmbvkwMnWJoeNctklTKmGkt/
u8Sf9N2dKCETINdcJ6ZJbpxK++I983qAv+7YAUfBiQLh7YBvCuYemGN2ynOl/5AfkLVsxJAnAFYI
qxgCb5NCm/e6iD7qIm7sMjzUO1Eq+eksnJMbjcQ6c93EZPNNpV72bEAMkBj4m5/j1aP0bWUf4mtg
KPxoNAMmX0Deb4nj3yoqRzWaXKhdaqVOiLlw8p1cZpcfNJz3U9vZz+qMZozo4GNERO1s2rYqjH+/
6LNTlVRurKPRezkzRsjVWR3WGTxvc+vhVe3SnbHt8HeicuYUHjIVr6BwDGLnNmnnhS8s8vsx86YW
EecVgD5QzXh800NQ3Ql1TJEfJ2vm4/8W5cs2dlblJO87QeToeEqPjStxlWQwhas0n+EufsFW5zN2
dqy5WGQKl2M7ZSebX7l+bhoC3Gi0zhwkUk9/SeRITKaDTdpJQfCw4Pm+pDYzzyQ7K1ggOhfeVq9f
QH+zKC50nnV31msENmHSDDHPExsP7Y+kAG4a8gW8LLfx8ZHAgGIDy/Yh9Ue0UwyW21mBnc5hDLdp
svo8Zk3D464zCcZWGXDvC6J/mvT/x33SeSMGYIPZs0EpViFR++Nd65xhXXvb14aDoU83zs2d7kih
/LNWp2+Bm4cbpweiyGlavQfW0USUB/ZQEzQVGOpS7hbWyVlyd+aMj4mAKzjL/Rc+N8r5nKvAbqQG
JWc9eTfgRM77NSxufLSI4CHdQzGhS2On1ZMpjwAC8gkzUUpCWCostnRyzMAqzlmiw9sMHsVXpf54
VJ8SPOEXOUyoBnZlY8J0FN2oWWk1Et42vx+h6oh3BXpHzRAmsc+YxZFDSHNbUdJLSwr8TbPRC3a4
QErCN4ukKoH6Q91P/f6XPdwN2iaX9Vpo0HDEgLmKHB7/X0obDnkqObdCrZj70O6KxRB/GLkXps9Q
dhXQU8kZqMA8qTOm9p4PF2kOnqzxXiOg2hP9G42pgyCxj+LtDcNqdrhp/CHtLm4I4R/e143aKuaS
Rg69HlKEV66NSManctiD6jdSODfjP/eUn+6c8aNoxgHUMGHU5WJ0lesAI60GN3fLXvWZkvfiQcqb
PdvCIoGvmYZipo6U/msa3bBl/+VFBdDKp9y3P2toUIRV96SeyuyLh0tVFghY+LqIQdzDaaEntf13
ISs6Gbr40IF6HSzF31Cz7DfAadMIOVNGXPibUAhD+nDr8vDgqOeJuRZcQ4Dz1SaDw3a5TBg3PI5Y
ApZJMUttPdIJUCZoQmFf8BSqXnyFhaRl277HybspGhMACJlQ3nneysNXYXKV2KOlXMbqjFQOqN0L
4l/GMIiO7g3nvN3ZusGxkz7VPqQTcTFMFX1jFqbsYgXllzp+kgS6uH7sWb/vZ0D2816Psquohl4l
3LjJYAntUbSn65dfjjTbNZdhRNWtgDuNfdU6gnq1Q/S/7oDc+4OAdFV9f12+X3q9kEW8V8Hri0D9
Yo99bVhR7RF1SZCjIx5oZ0D8LrZ35VSjoLZEdKVDPIyw7xVOTNuGikMOqRtip9cgUx3E0yQCt4RF
xdASK75ohTcFLZu6IzR3aXUyvjfp3be3mhhoG+lIlpRjCmpDvU1PrzN9Hmpziy+GQjrf5sKLqFZM
iZnhIHmwjv0/MeVYbxb+wvKDXJ+PJry6KX78Wv5suSWJXG+dFvxUY6jM2Ia/aLZkv+MKvCKcnBS4
hoecegZD41Oam/Tt65edVXrj7vNKMBZqp/leSPDKPntoYukudITVgvkUzci9zv0+yenZSg3EP8V0
UgY+pwX771d77UwDy4DgUF1Ox83tjKSCGuXGovmS9qRFB/bwLvb0BaqnBQNltnr7jsUyApkR/Ddm
aYP7nC8cLKDrnNTP76jLYETzuPDO5Mktf3Su2Q3Arpmq3YOc110wemqkPsLF7fnfD5QYy/ifABEL
Gu5mKOmTN4dXM43PF6NjtIkoSoLJeLF4vPYPxu2JlXsdCsEw4yGYZ8cC2v6Z/lmtTcVT23kfdUjr
vOfAq8cA+kuLh8pIjjNuQd8gGy2wp4XdfSGCdgZc3fQ/AVMyavSzFYkXr7JaErklxoqt4JTj0kvz
6R7l8O7VescdlAkd30s4EOSuHoSDzdglb2nbjx5WIZKR3AG4xZ+s0yQMMVqVbijzGtSfGVg7HIOg
WWR1OFCFUoNLR+09EEMv6C+wHKxuGFUijObp8ICOXkl9ShjFZy/jJ2M9TsfaJI+NUMM53gTIx9MH
vMLin3wZjzx4Kn4jaGItblQcI+vMjWQ9B6YJiuX2sLhf0b8qJWxcxGU68Tlu7sf4cvbo2mos6pqc
Rlyz+k8KZi9k5BW50dB3PLwU/9YJiqCk6te4k0aX4a5T4XQBfv9uRGOnKaSl2U81DFIxkLQ7bv3k
WLejkZKb/JpVdqeIqaw0hOLoYDYzwtc9/xkSTGIoMm6ptojPYa3BM20ANyyzkw5UzdgoGTPAtcD1
fzLTFUkTCecG8To2DTwhUaTrLomo7Afl7wA9cCm3dA3iaH4LBTWzMxe0CMHCIRA23JuQ3wp7CH9L
BijPotfbOH+zHV80ml9dzEdWPqDPRTgwy0mGVic0qhS0a/jcxYqX1//hp8UjCITQFOUn2LZE8i0v
Czw3NbfK1Sym/jfSk8miBEYjzZUbVLlPIov+QEcSm17t+C2KH9/23gEWu8vDzlg772x2BHC02UbM
TkQb6JCzU0mWNIaVW2+d2jdOB0QGcT9SejsJ+JlAFLZdFGLIo+ZeFtj/RqLa9axCFPOwUc/GGhCE
CE/gJOgF7r3M/FB+MGZ/QagopBJp7HrQBfs5eg16Fzk7PbnKDQuI4EhBdwdB1tvyJ7rxBNTcyzfM
pAwlccMg++BpvQF13EBBZLapgoK5mJ5JWtE+c5JZNsz82cRoU5DQjkK4TmroWURoQlOstBJxTf5/
pE0GNItYC4CTHX1Ft+ho8ayX8aU7aM1NVisW0UWc6g4So3YoZ39F0WCjJRCT1/Jpykimcj8TVne7
J8h+kBJL9NAGP1di7PZpsaBsF30MkfcrgdW0OOA5CnMTfaEua8mRX3zUz0d1EIBbaqk+/heDkv1i
HkqWkHsj6da2ILAk39lFj+hdTS/xU7Q4mHTV2VemTYLbWxgtUsfzXQerOPEAlL8J0q46efLKsN7J
Dwt4AqT2rAT9u3wkiFIcQppxIMQWFMP/oRSNYO/MuBXYEQ3SIV3+XUx7YkZUt+rxndCGUMjWQBBI
evbjrtBFeIF27Bmbvlb4K/tDYWHcvrLJeEu8G+MzyPO/Z+JP83A1ePocCzI8J2f4qzgF60U+5xdi
qcyBiCmwWpfcqYusZQrGzPop/A00kKMsv9oi5EvJadvuSLy+s9AdlXy1/mgBti744VFtA4qKol0r
IWd1m7G95hWNWN14PBIaOXjX4Yn/cocJ2q/Ra29lPDlJtrJf5Dfsxy8xGydCtKGXfhdy358aak4J
XCQihVP3FH7YvOSC492sgt0hjV0kWqOZ3iFrxaNStaClbvO//8Tnp755BF9fYk92bx4noU3SPQqb
ugBvJeZAdbuPTt4aFwrI5l5WLssUipglKROXwBFuzZV6ej6zKAY7HisFi25Ob7JWLhFcsV8rh6Zh
Qwx2AU6KWT50+c7Esq1gUo0noz4wLSP/2gaFoSe8euXE2Rh3prbXfUJiO98NLTdTRUqOcvL/mdYL
N/Qg+6wDGgBNVSKPU1lexiW0FQohZX86mX+vR8oVJxy9j16YtpYp/M6ejtBYg8l9exqGcleNbwrE
4HFFmq41+T7LS5zONJPiYSfDhzGzOIRW5r78WgyXNggNA/wkmJZ6IyqPcX/FuhK3CGiArD8XWq9a
ODAImXbuUNCC2OJavicGXYWWLufB7wuXE9rVRuvK002i6vLneuVLal6xXNfxt/IGN1wDOPxrWFfi
zFPq+06fduPIGc4vMDL6KNBLqzeKYV3n1Y//0NAwYc9kr8rxVhR702o5krRGN2bHnTTSOplDOnv5
hui6QMwTEr8VyEks3Vwi1wNf+g8k0E+js6c5g4IJFgZwJw+Dngs/1ZOU1JRJ2e8yfZTK200USoTu
R7ivhkcHnKDiq4B/1V1fq1a/MJ8l73bDJsX1Gh/DEetSwjiyfEqJ0pYnle7XbpPG14D0kGS9w7PM
2pe4x8noT5DoZB4zhAfxXyX0kzBI5QhniT/fGp59pivAnNQQvsja/pxQ/yccBDrsylxyuR9kcCFn
48onL2Zvv0nUIPNDOQzf4gxubo80n1VFLjIZuoQR0n4icPsgfm4tIuyapB5W/DwXacZWEoccgc8/
KfuKu5FJI6kB78NnEFX+bEiPFaCkMO3ei9wXzWz121yXj16yo5mkywWjCEso0rRlMFNHzmIWvbfr
KZLETTdlL8jEwR724/pm/zaU3awoKROXVarGCPSKcDUnUVCgJWO/oMd/XX85NqOw+SYaaAYPARo1
VOlS2q0JD63eVoFqiQH2SU7Ez+DdekVB510D+LmSLIKwJ3MiIVSk1zpjwwsNA/Tcf0Pf2Jq9Ekhq
d9n6edsRp0GaATL94HJd+peaICVqsMObx6TQAm4140hLHwKSo4RncwGVk4J660vusbSfl5mURi0K
N/5iEKKn4huXWH7Hv9FdzIeUVYAJ2T5M1n8YGLAlItIyaV2iGMxawGmg3fYunRfledu5bE657YAs
OcYFCXBfwY4vDLoSGZwFENNUuHLLc551LuXGj0bW4E/0+F5pE/efqUDMhj4CRZoLgFWzE0i9SDPo
bpuqlKPD/Efvuv9+PPN/EPpKOPojdK7PugqA1rK99sAFN0qTsDaSQO9XX/rLa4WXhI6VzBNud1VA
klWeUheILJl70T7geD4cP0rJZgJpxkCRuqHlRQsbQ4f5Uh6oOFA71N7eCwT6lI9siL1XmuQ1P2GD
P4D17qHSc4pxgWF68cEp1nq6PUnGBmEr8/z2CneBFEJUJbDgzveDN0lE+oNqP8YcGdyULqgPv3uf
EC+ozg2s9yX4LcwQ+7xCgbt+sVToMaTLVx37XTNWpX2ovn2I6fV3piqWCbliL7O1U5faDpj4YG7D
6QqOSgyYTLU9nLvTgwXop3KMEc3XjZZzEkCNeVtQ06qKVmFv9rtyPg8uD3FnHaLvr/EGKuCJ6XVX
xnLo9j+fKgGaN8/C/zvXKy2FYBhOa2cYOHKopP9upDAZImgGtza3FzK94lfb66OiAT6OeeltMxrq
88cmufk50be+QeF11b8NSI+LwV/JD+RoC0Y8a1mJ1x6z4kSfNhS3pWOcMZowkJ1Pterz3TO5nD+I
OgCeqQAK06D8OOirDJWSxAT/8cf6q+Tu/+lxVqbc7hgaqQIqhKPLP/PFkj/jF8wk4Bj7wFP72+9V
qpLrcaDz0Un2k8izFqscPETbS+usyjv7PZpTFJ0kagnMyAGKuFZMeN98EsIZvMaFwiKfrBkSREef
OfNsNdD5L5WcfhhBxTEur/Kn4Z+qsvjaiGggywK6f/bT8q5CM3m+g6hqQ0i1+irK0D9Jta9kc0Rz
d9wQp6WWjsdPx6HrDVbS1YzpsWVvB4f6lozh5FeyB+gOnMjt+d4j7Qu/9NDJCFS7L5+iuHinBeUG
D+1sbIM+eLs1kQOG5s5GGe8DxfEYFsnj/uXEA9D4lU64bWrlU5d5C7RP93z0HyrluXZhrGlT/DgH
6EGQVKW6p2V4QsWKgYf/eUeFLMiXajhggQI8DTNC5FsWLjRmSEeDn5l2Dm5IlCg5ln9q386ColGA
MOFltnte21Ns+N6/tQn8pXThRFFaqlndHhiGwcNb7FipBnKyFhAA4ruO3EjMFymPeb3SprG85gYn
wPkMx2aB/HWVbt7f0wLCa9phtzIedI+0gmJvWCc8dpl63PmqLeDoQjTbFpccvL/jUErXJqcVHuvO
CVFjIQTvndw4MQ45qhdxSCPGKfjWA9ifNhy3wYYLRxOQkP4f1caEosKtpZkM81cGoUEfWvoT39wy
T8ff+6sY89XxdyEJ1ytnqiymOs8GJJhZI1tBx/9fpK2sMpfGyfb9SMikKIH5vnV5txRNapgQw3cP
zdAQpQ+y4UfU+hz6J5TvF+o+8z3YGmWtv2Ag4hOHLY1u3pb27N31eFniUaeMP05Jh2vQORYhr8iT
bBEIhTUCPZym8ZsbIJfsCRpN1o2oeNlhPnGD05wADobagyI5sINvjvEOHnzbneW9KoURc7D+S4xZ
BA1wmT6kvVdEy1evU2JiPVPndFdM129PySj8nl7f5HvG0NvA7OpvQSALHUNGokUESwgC1XNwmqio
NLzMck9Z1KSglH5LQAPFCG4WNxTAFOzYlhaQz/kCbXZPimumLOzy2nuM1v55IC/uNDU9F3EFMVYp
ttTPlpAHPnTgDgVAjiCBcbOyvf301BnMyYWM10CXN9WnPnL/awSiAwa6dfPdSfnTCnqCnX+a7Ji0
cewvLr2CRSktlGS55r2HjW2JEcKjPhf7Vf3VN24diXUtRL4v7IiraxsRIUvOrOCI6OlCeB0CAgCz
wxyorREg3uXZuJw8k7Euy2Kt1vwl58LJ5u8AZVQaXc5CAKGQyPV1PnNfzZo5QyWge2qzzJAnInYU
BVPOZ3IVa8CTQJt/vzY0sWpzRpjf9K/MjoCo9IFfNCXcU/UFRzZyK8fzaRL96bSPGjLPT/332f0y
ZWLuS8n2FirwjKuGwEMVaZ2KTYujtWBRaOQt9Qs62tY5g2wqtCyOcr8lm2th/L3VY/Boi1Ukxfrj
NARKSxag+uK4OqLPzKEEOS9sAhWN+TdhFLzXyEbKJKYTKBWFq2FWdLdcS2a34AutPp55ye8HYw4R
gnWuB+FSNP977Ota8cE/DHLdFWxCgHBmWVrTUt4RBsu4vrnaFLjjVNG7k7E6UoAr88UYTlJg1GTG
6e2mrO2yD8vipoybX8fXS8QGCIeISk6qq+/DmbDsbGb8MUzcQ72U+u8UTOpz/vj/Z4+hxpaifrl2
W8ONVuc1TMeNJ4O4f7btZw80l01Sja7cR6wEsvzytLVqY959GTVkeDYt6NScB6Ttl22IpJEYLF7G
JqBLfFTZZUPQpfyZRVArzQ/vxFaDbWZW+eS/+DNDvV4icx+I5QG4zKLzhvUNXJqIRTT2yvwysBSF
esXSAlMRQ47AqvZpiHq9VzArjRWX+1oLN3WlbdQFONyc2P19Yk7uxjAfAbCvGoknvl5nVySjuRWY
q1cOgmIU8YtLtr6+I7GasoY9tBaECb2pOqL3Jqus0qSRxuXFsnuWdtsuFbXT5SCgMko+OUcZu4ts
L/GZWglCInZgfR26dOOr1ESC5NFQSCYBcVXLLHIxZ2N/zDaJhStwtCi0XYNTjDuCiA7nYFax1+A2
sEOjvV6RO4IWY/CWmIxJzJ1Bvnl3ZuDY2PcuLJ91lowl1++TpSy8NzpJiawhQHg5W2LZh+g5+4Po
yVjc7s6YlfySnl9kQU7Uys85WyyvavzCUSPSQJYmyekp52yjG3qHyM1sxxg0k6a9IE/SH7eU32CH
C7SNm7SvOkeCmy6RhoGNKe2QKRpTWQu89fnMBn/Acrg9uqZhg0+qxB8Az12vc5sBwEYu57Jeaxpt
MtkSjBDwzF4pQfVD01kUU9hCkKraKrRyYmyNsA+cVrFlQ2hRfnUHYk+6mehiyLH0xJR/86M8K3Aa
qkxdCK2V20a0vYzeBlAZXadoreRt46DGTNHK52/LPgbplz3YLVmkfCnzxHx+w0YSTs9qvpFrWofw
BIF17kzPvk9wBEe+4eRcnz7JR34/qy73Am5uVBhUmjVGvC38SRR5uhv2vfQy4hPIlgX9zOmFeMvS
EQQwgwPZ2Djk+VB9dHuFxhFjOrtLF3eXij0GvSU4ma7jDwd7Wotnxg3opypgaS2uYCvgPDC8unVb
Jh13FVFk+9+JCRE5BtLFP5TOLMUQtaVk69zQ5X+uXXuL+dbX6BudFGs6MOdauhOufPaCd/BCrF5S
951Hmb7mreYnlV7xblYUscOnl1/YczOXasnsFfLV+5BDhm5jvBg1Mq+zXXjNLut/4hEiiyQ1z8uy
VS5ONyY3bFfE1aMa0AWI6XPucBa5JmNArcgP6Fqsv6Qmkl2h9Yua2D7qdPnnF4takpcQGkkoBZw8
nQkxKDtvM1qCT5Bh1tLQpKaaeRCzq/yLvrOhVpS2/2PonINYJw3xBDIiHWbN1DiHP+YZbEHQUqOl
bUeIjGi3J+QQjzwWbUlvkjikPKki51+6QXhc4AxgBtLN8cD8PbHbBrkIXD4/LlC+Cf3JLWZoHBBU
V5wPdFl+JMU6WYpMY2NqL9ynXDCIMWff/5V6RoxpuiGaJ66JMKojOKy0eMQmjwHHsWtkn2VXSAgq
2lshqS+zNCZ1rrNn1t30W1EZ6LbGZmhHUgGnXl7QFyKeDNgxBBRkrXs0aTYOlJWAAdv26Ny7VHHO
vATssBO3+U8pP+6wnx18I7vL/IgjiMAt4a42WvYsbE/OGdhDvvGUrlgP0Y4Kzvj3W9TRiVlBlw6h
W49yeaqV9zCntDTXVtGLyGF/vURKW8T6IgMhA/+FL9q5njDJb4EKGzo9H2senTv+0E/i+lkEqXbV
iSX+n/rfBIje84VG3lqSQ9zGLhL8KUH37zqA5WMUKtqseI9j8drG3hecdf7donpwBgnupi+gOMg/
c1nrFzZkV2hV+OZA2w9RSYF9Bl4cXVRGD+27HEmPrkJIFDInEB2BndllWZGZ6beFhj0HBzxemLPq
g0jYSXPb4rGVsn/zw8eZH+HULPySY6dukeA8aqbSkUCT8PNnmAxKrNvxjH4tuuw3jtJmZ7cYWSiL
+jVj+tbznvWCzodwTnvnX7aOqUg+2sHFyN8Bz6qFk1q2ufpgtORa0vpd/Anru65OlRQMKi89pv/X
qDAeZxv0GfU2k0W/oPxJSn9YhLekGtNaoYvg1znxFN2w/gtWV+PBHOtIQWfkA6RGnl/35cDHQivZ
nojx3Qkhruf+PIYZt8J0JkMwMdu80BvT1PWdMNEJcEW6OWBnR8ed0wvL9AwUmUxnRCZJf8j37Rrt
/WLujMvsxRbIfffoNZ1WpXvTcilwy/h3HggVIxDNhoDMKsZEURlMhcD18powGMbD9vD9cNGxQ9xO
4T6+RA3MlvFzeUTs4/DFV1WMAr1k7ausbMyWgRiVUTGFghiV8Jx6DPpB7B+yWH+SMmjxzoU/0urW
QyJHMX+WqydcQP8GVi+hU9DM/3rLJLQvsW/hsT60FNwm3KDD0ofP7NMNwMBav8K+e9mHMCSivXQH
yq+KKMYBeCD/15DQKvXidwMZA60sVg1oKZBGho5anGLme2jm+H0GSmbCzQ2hbuI0Bhx4y5C9T/HI
z8pRqlJ5FlWllsSwnwMFERTbXLBcf76f3gEzpLssjqZLd78NzPYgQWjULNEVepKq0JzmSiqF7Ad+
pafFTllVFn7vw0g+XZ2CzGJPFf7r5TJlOpmOSgYzZGCx8e9qtPzQGylJJjzXpD0i5fyAWN5LGxS6
hufgfd5mJm0M/C9oab0PyDgkRpKGNIf1NW08Em/AAzuoGfNu9cImJP/2UyNiBN3qUBUNk79u2wb+
fLLxx/+eUSc9PfWhOY6hX4lA4y7EopQf9YX3jEEhX+w712A6jcnc/Gtz1KXtb3GS9o4EmWdudwws
AuOTvUo8196MmQlJilsYuql+vAaQF8JSx5mv9hKOizhxDkQmeBO33i/32a6aPK6drLDeN8wro0IB
gBDT7p6YOl3Yu+476saqj+C9+frJtfoA0sSHu6FHtmtapBDifJkCyF7YPoLFARrIuBTcgZCbWLIU
74i9JYb12QKnLMuMQoAEAnSlVZzDHHoqDHeagyOa0pjNnQihmmc2S8COI777u+9ocuB0Yp1Z9L1A
IPGlb67FvTm0glBjwY5vGEPw2IEQng+ypImY0jwtakoSjOtDojuCaMNISvXNmHy5lO51idcPqNlx
Qxz+YbY0lpFedDc4qz9OG1RoHbXRS9oZK57kR5Ezoo1b8O7M7cG1dlQB8b+LLTp8VGbza+BgGA9G
H5Pft8I1GiAF8LJDdMBLEasa3voFVIyQpCka3TWZ+vUnB6qb5dnSY2zSckubfSRQRUT72yJn+mRR
mj5xPnkxtYcV/LHeMLzpPDg8RWfZEc4GV/55ZESDQJmv2D9SWN0VvpFMQUaS7ztdLZdw8WIsF0oV
ZdXJBHD61eMKG8gMBqeqYlAsVZbkRdzdTKXHe5FW65rFrYnUrFQ2p5kg4Xu1d+qRkfoTMo+AL9qH
SB9QYdCE9+6wKEPYg0uJB38giMtMIeP6icERzupqz3wHU4e7r4vj2B00IoflhP9MN+ek+cjH7GvL
c8UH2xdvaxgYWjf2Gk9rCC8bfEofDL+XIYrd+OlG2sQcB0Lg8dfylQ09HIr4pyroEnoP3SWoRtAH
hV7ouM4dAJ32Sou27ZIqRYzjTFHfw0evgt6KkXtynqawrWa3C1K/FOsVDlenJxRtY/tH8MJ88veH
CK44p4Wy2nzZb/JkPMd+QjiEC+tVuNI0grtx/rjhfedTRFPsb7eWk1MQxFMdlxwI8p6R1TmrVh+r
m4C5gt2lmS0Dgiinn/OVObA07MYRepjXTiaj7d+mZNJos5Hq+VIDqn3AM9inMlSelJK6qlWybE9v
fBykcvmP6JC0jbRB0OIQ/iSOb5QyM8Hr0qic3zRZYjdOY9w58L8/u0GyP6za1t5v4S7U+YCxsw7v
lYlGPSPD3dVAOIYhz+9WaGt5RkePG46LC81TL5nRbjMQN1GFntXWc0QNBewh89ah8p85VVkeQxXp
HtAdBVrQIDCb6nF02dGs3p1CXBwo7ksluLBPFQMgOaqobQPKfGbMp3zuasZIOE1bdxtBB0fZgdGr
bgmWLIhT6U73cnpj0mE4UVdyylFn7DGwrTm6CllOKYSrbi023WBlojjcLtcGQKDuAJVE67X+tEhk
mEoEDf7MnKyuda9+W/CENxq49e318yXP574rMkMDpN7Hi1nI4RYFaf16Jj2Wz1UGTiSSzzdRUkCI
AYIU8oL1xGPiIAx1WTDYrEQyXh7oQ6KgiGpuEWx3uXcTs2LHH0H70Zw44fiRV+S+zx0NLb/3Ttwb
e0JRjWgfhPko+2aMbmo8i3JqQfhsYwL/FMxO6J7C/nAhgXJFy3vrspPdn+evJZGnjE8fn+bxmfoO
zEDJeAyjqPEnx0igu7B9xdKls3duITidF5x6BE54X7hky37gfA+4S+TnL9VpatFs9EVflW6Gv5hT
PQczpg0zRmoTBi4Beez1TmCUbmnf1EOPhoDLlItGOjqkGTcdQQNiIB43fWBccX2mFLUG66EUxCqf
qp1y8hb/JO/gLdIxoFOS6SVbstCbY4pgc4tvcla67h2BizQsARKU5qaRErmAhPm11nVR+cOWRGfA
Anx4IBHPc04+xJupVuLAbFxMmE8JuRhuEbhMsIlY8oPuWRkv8z3nBeKcsr5bkRg3st3bpRKrAr+N
7VLMtS1BiVRlHVUPcbzD5Jcvb6kPQ72DaxnaiBZDUZmKeyvRH0TE5uEjfYFaChbOd6Vim+cqheJg
Hwjebkfyv5SfjPAVIWw2loKeLDML60ru/elOmb1i0oMGeXfEQRM9mSP1QcVQWwqqOMiy9qnoXJJs
jjRn22Ov6+hK89tON4eoPX6KQ/KLLbFTqgQZTVhwU7EghJkxr9R+ORhhjwgU40jrgtHuAi+rgq2x
oB412sjI2ny9wl/0iH9wK7ghguFYEUR4WC1fhmcPvl76dbpzZoRobDmIonx1vvENEVG7p+cju8PL
q7ZvcgThlXQsq63EXzq6SltgmYCTNqImNIhV9lvS/OFxoPMPqSKzBbDaVB22kZnbgeHNsCKviw/8
uTm7FHWLInMaLOqnfyfdNO0UGbOXsSmN3lBo5OcLHhr1QLMM0LJTYpRnnUasOoupRzOXQ5jnu3qr
c3CGUbc+zaOLtsakgh8FBLfWP/Lzui9sVE2Tyib4dGXlQliTAQFfyhp9g02TuoJA7OnoCVeRUuuu
YIHNWTriPkowfkv4LsAQ8acV86XUCWy0USP3Ht4rrIvI2D9kk1BdSpGagdeo7t4X4pSpRNNhR588
NF854TxrQURAzkyuchIdCBXKsjAM6krWNXa142d/1HD3rI5NQFPqz0uo76OkpmnPIYHp4U+87zFW
BzlsOr8xUv9GxfboXcbANCy/+6lUPR3QYoPRAfkSAxOOSp27qFqy+uj+J1kxiRYxjOpDmZEYibDW
7EfrDytdLfguR1Xm+2BNfHxzLOLbu82NToelWNp7klXYHSOdA21MxdkJQZsQ6jbl24KwB4emss4F
Wkpa1Nd6zvZLI/AyLnjMtUhw6r+vd39qsaPuty7r3pj3b8T6AobQPd4P0zAgLQKt/oK43DoKvp2E
aOAjMwx2Igr2lfU/AmtbCXQsEYO/Iv+FAU7sG0PKpGYaJFWrr7zRNyaG6k8V8wbk5yDb3pX3TN+W
oQHxoUrgWNpkq5X7yjyZqv/uw+Vz05KSKWA/ZtBngL/s40gxkuxz04dnhEH5th7cxDKYlRmR9bdT
uGKXf2RCux6QSBoXUNQQYowoAsRwS9SiPc7H+z/XXMQHb3MS20ob8V7EHoPLQ9+RYw/+suV77mla
NcXDrfDzxVGT4mKQUV6RQq2MlRuzE2JJj2l0Z0N0WHQ91SETvxfoWrpKusjQW6ekXMs+eKLIdGSi
eVoTxqewdahrlYwWD2PIuaVfYHeKDXZJuhwgocPkVhj3ECnxCRTFupPK9r9Auv7DUnYn7cW8gdJa
MKcYdj30/ynCj+K/KkzRZ+FB+Sdg1vy7/Rwj6Wf2SVIPeVTh/SigZYDp0LSerV/p8ABYZ8s/aoon
lj1RM7nSbolri8Po7e2G+PXnvzjqXLzlbimxMHZf8bWT5qD+yl2QejiT8krTqBYjTLERnQ4llw96
uG22HgmUc5YZLA7y94cOCvl8w/yMHRinm4WJiNIvklDIfstBmFeYgYOXaR9YJhgUW5z1Q2ei4vMl
2KNK9jicodCC3T6Rv09HG3OlRs/T37/MxEgY2OJS/Wooui9Be7f8aoIIwZznhDZIQR+qbzB6B7PQ
tE9HnUtS5T//953csN+SInjxnBKd3SRzlFzQI3LpfyYolMQFyT+WUVfaaRABbY1N1YXh/tJthAlr
u1YssNbPjZxjvrcta/4HpwaZ5BQ/gwli3hfUYU/D+2eUiCiHsClt3eYL3P332wtU88dZ0Fj0CXT9
HdSMakCDEUBOiO24OPMao3j/mr9I+t9cnHDaKN5n4OLcqM8QhGETgOy9MAQFksaA5olwL5ZpWW2J
C/vq0XG2s/qr21e6+4uI7OgJdu3yQNkThi4/cao/dog5ulKmfsNzm4YRK6e2W3pTKEF1K1vfA8bb
WvB8sUOEg8cWf/PPilutUokMq1f3Elk6xDiz4vP/N6uPGx9iFhSoPUTG1tiNGNQk3YobYpfyLyRD
q8cr1M+BQaZo7DEm7yPJW9j6KdccIMjmEyw3oftTbpJhEQBC0kyr6SLTCx0zxnUoKvf0YxQaRgEQ
SiC7dlAt78PKHoqf9QFNclI6n/EnPFafEENX6PMMqQ8LnD01lRX5XeE6xke9Sg3j2Zzw/q4XTk09
VtIBUDzcEN4f9BQwuj8QagLMaQp6RSlN2xR8Qj8EfNdRMKZle+6j/Rw9tTwaIJEkEdhU9K4mdp/i
RSkfd1h0H9IwUcqSxPYhGY2tyOPtpkt7r7GsBtcW7C5ppzELxXSe20Z4gylFSyQaRu7cmR58nqnj
0kMCODge69F2MGjD7ejO7zNVlfH9cR4MhDt6rZKO2Y8lIxbt0rJtS8peXr16u+GUzOqxTxgyUGrV
XaXo/y1pFv/4Se83ZjJvo0B96JiNDM38nnTMP7Z8nYBt2Kl+P188Z5nBNTPp58Otnf74h3SNMApx
SbtSlY6dCVQr1yddIJrqnxdBlw9mDFapBm1O3WGYbrMCviJTaEWQAU88YFEBNWY1d989dAkUNkd0
UrqdFfcFjOH4GG7rLucqCkSI+CNFrZZtJO/OebbtLJxY7hfkXHk4xc4GIxt8L4hZlQseOeFPZ1Ad
q8q25Wai3f+xs6GH7gK2nYs1C4PFooSY8xjAx+ZyY9ZECqWN9ygxtpSw/fx4Kls6+YcbRTidJ8jU
UXzbCr3TAovlv0l0LKWEsKm5J2Lrn6817x+uJ9oTa1xKt2Iu3liIL5Pa0iioCj3DfeCwoKddTdUZ
Fx+ylC87oNzbguqVegOUXQTob5fKgI8uFsfp5aL81mSGdNRx8wG0dQ42eq2cyq0ViJ8BxsDojXiO
b0G4MDHLub4mQDUJI4UqzdMWJvQkGt0tlS5v/1x2P5/mDyS72KiZlgmvu0E0OlVRb+BQ4zfJPJlG
OaoAHY6BwExz3eofhsXdG1fkk3bAKMx/maYEqlZsOZkvc3nzjldYsMQS2f6bqmM8NFJPRs78WuxF
Wakg9+4ttMpebYCIcV73nWYb5/CV32YTOhwIbVfS70OiJWplUHJoC6SvOKzE8wyzrxycsQJqrrOg
DyhXTJt4rxTf9kVOx4jS4jLPmAYhl8AmLA4mRRTHgr8YWzd54Q11j7bEgYe0dJpT4M/lX48bo7cc
0fVMOThkph8NzQjiGc9+rEC9UnnRj9ZnQcrR4OofVHE1u4cJy2VjDxZRMWrr3DHOGMSMNfBO3pKj
Iq6VCLfeMQURkNPIUSQGnsPw9jPS4ymedkDoRLhkAlzLIqcc3tDOX4iEFVwWYeqlBHj9OlPEK5fI
bAOE+iOFjO4gCkUnnEOTHE9QJGeVaO0hWaZXnSSnyzYnSONWPy4U3Z0+cUEdVuePKxATUT3YOPN0
Ad21t1RqVa/4xE6+KQUJ4JHyTjJ4Y/q0Ge9+Rpa96TCSFmGjMeMXUx5wq9zPARtrjw8XmesHMA4o
BvkOSt8rKeXTmqR6V25+uSCjhCdsFXD/0reYITGin/NW6cJyr5ZZQjn3iWKbs8CebN5476sOiA2g
Yr5x8SLG4o0+h8svjwCOmAEuqOwrAgze/5Tz3STENzXb9DuxJs/HM1lHIAjOFJ4jzBDZkpEJPIGJ
73jMfuLQKupDxhyDjClm2HlHLfW+GGZ2W0W7AE/5ewl3OoNcOKv+IgY/57TLxraMjxn9GYXaOJDs
AEwTD1PDYAleWfWELBs+CBnxCL/b/wAqepXGRgFXS3MB2WcvyeC1AhqlcTziiNGxG+BMFL3dBZMN
J4epkSgyOWdzAPYTirEIR5OAV0oz3OmYnA5iv8wqK1vhN/YQfQHUkmv1K5tIYilkUcJW/8+i9qZw
rbp3oGI9X6D7LIFkymbLEBtXpC904xWFXNyeL5JVIGanC1ll0KzMc7ITXzEX/9apUiAbdcyB/4H+
SoyvL3pRDoFLEf/NnKHcq9GWSjyOLou/oW4SwFs3aj7Ell5WDrWXReoxQGIrPNbwbO+2g4xltf7x
KmApkzDC029D3KjUXZKFQvGvV1ft71ZMQiD6loK21rgXwnjRudd9hAf9t0Kr/eVbiX+r38oPkCWz
DMjLdSqU7WuJdqon8EWAJ54/adY6RFqx6E1iueJM4mKjeZ8w4qmQUXy/+vKOL4QboG49Rq7EcxjI
JqlZj80B6vnRzm4OdaeEiN0PtxZ/UsTco5/cfd0bXtDckBvnXedxnMrKi6CUoMYpaAYywHgs85BZ
bkiEssJ3+/QU571i/46jFZmLEWA1OVkRXHhAoTxaqCkGWRq8OZVGud4LBzc1WGLWOGAdRN8TjaFX
epG6RKD0qgzvt38q/tACFJvJYwuRRiSN7mL3qdQtvkbuU9DJo2QBHYaWG3dzOgoP2PeMhH4GoRy/
IHPb8M0VpYuoi74Zn1dqR9VjypoLSuO2jiOngngwcjT/nU7raIeI7/JVCh1ckS90/GXekb8kfR7W
K3nAG5h7VST/rrlUHvC3Cad4ZnPPQ2vBiGWt9hVoOgF396x7A/2QtphtbCv3L9/Ucp8snU/e/UsS
DfbCMAdjPo2k9M7FzUd/EU39slI4jAzyBZUi4vLh64/SZMj4RZmt51V8jiuTmGkL0rz+BUXNrEOZ
wwOBCxa4cLotdd0zMMwedosOSrEXiSFEOPUFi3gAgukbRXP2KormPS2xzUtWa65dum+0fut9w0Bv
U6lc+En/SxNMZh/KrRngBtle0ec+BSWJvqjstyyeL1eXba4ngoTiaF4W3BhFpVFibH3CRT3P/QOn
UN4gBOf52/8Bf/yNBcj3RnN/jONvBFv+8c1EJbL3kbBCxLlP5LHZ+LgQFLqCEh55izU7Y+GzUabJ
H5GTyTQA21qRc7tQut5f1VI0lg6Z6zTFMXMqDq9Ih7XOvFtu+1E0u1TV7WyhH1lcUCjtM2vIQluS
Y9rhUgKciv6uaKMiv5n5H5tipQjuBPLMZUwomr/K93Gu1wAVLUktwVFcaESqqW41E4Bdjguqqlir
0Kr54C7l7VTasBGBHvamqBu915IPVAZVjlwmq0rWFkWzgoi/9nrtWYZxPrSDqXTESejQWnmSDRpx
vyW64u3UEK3Zqk+UZXj9VajF6i64SHgBLDMGjpl3F8jYuPQ8tUiFOCRtrfq4AXxeiNDJ6DNonBpS
rpj5ZD/kaHFlqehQVxweUNm6NWETAu+9xt5DBXs+//+s9MGE2wdC37mCC/GefJBFmkPlcPv9XXxs
AFOqbbJA4jzyxfTpPE4Wjq1uEaBRLh4bz4s5nery7qM+YG+qxcSnnmYp70MVcIJuwKm2OcTzJzfR
f2YGnbHuz0u9CYbnlQMWWqILvQGA3+lTXW3x5iR+v3bkMLjp8cysWn1amWonVpbA/Hn3k1yfcP0o
UKLr2nGoBJCjykKEnzVLrvwKjHf0qBcqlxK9Xlk5JjSxIuD4N9L6IhyQDKYPZ0pq3XrF++YBKTpU
0jx7GJCAWzQIIWHZjVp2pwIhfW6c3k7Kc6Ho23+dW12JOwXLknvl0/+JK93hlgLqWgZTi76g1qdD
WFhZE+U8iG9DRnBbP9ZfTpcPUWls5XJXdTMK6erH2nRDMqURIgoJH3CDE9iMiDfJntXeC/EJnW2v
KRIWebJ0EClhByLWxK+UjPZ6Iubjov7gGLuk/Vgc7t4rgg41UBQ99jcoTD6LBgeWFAdk21CweTgk
nNR0qhFwrBTgeD6ehwJjsY4tGcHLVPXaRYAF9v9dm2YazZ54PDXCyg86fmnVoOLcIa4k6Fb/ajjf
h7pzEZG/n07dhwn2XguXV1UlRwmar2cSwV8xOKPeeWpUVGvRT5JpG+3O+1iOQMXuOj7fThPCfXRB
svOUnJkbsBJH7rkFrUlTL953buIXSxEpsJed0NrMKETgMxujZ8Kp6+nGgrX7P8hfMzQEAaIua/V9
MG2+OoLWfA25BEQi5uwM6FaV50futSTLFjsJPnRKZlGj9UxpKV8utJlrE5Qv8a9ir64scyJzj4SX
grlFLrLlllfJAmEYdf1vRTThwxxmwT9nQWPJOIP54LZd/Z5QHnj2m4rl+5E2yHNXtnpYo8QLtpse
3azp60tgvMwImOcrK6HgVLhuUEFwls9KnA7f8TxEOw43z+I+ZtdFWCidIlXIyMJkCDL4f20ugqkv
qkK7ROlwOvXDaWn4GDK69rzWXuBxmL9DtXGN6wQk4SKve+Y7VoQr4X94o0KY2DAtn4ZwtbV0mm6V
97kuaIyASQLBRUSpJsHZsJPMcQGYG7FTa+XDClvGMbuW3I1auMtGVDV7TuJ2rDQ6DhXzTH+QRn6q
emwR221A5nY07KJ7yU10bPMD6JUldHJrRcNHsDbVxqU1BfKqpdWHzB74q/x11rbI99LK/r/ekOVo
UUAr9jPqctEdvKTq6PZGHSE3oXMInJ6o00CXNtHjnCkNlJdGc1pjbTtTBLDGOnFpAH18UT37k0bH
g0fwBbDH+bNyFlOeD47C9CslPTpqz2/3BeP4JvPrPSbPjCauQiaBTkEtpSdwuGlp6g+dSl4Zb5mY
4AQFAfudUTHBXOE8PY5RJhuRJ9YoH9NX4QAc6VuTH1pTeCoxOzaInxp0ukfCa5piHqJpTTBeRe2T
Sek24AJO9mt+anJk5dxB9sExTP79VQ/4GjrNE0D4r8muCSAOS9N32fuXXxHvRZn87GJaOLAbPRNt
SD1sOwNSpLP49GM9L/AWRdzn+AFZlh7H9ZJId4OTm5e/vtMrBWmfXR0ZoK+PIribFpt0REoSszuI
h5DIGouXwSETTcMD10nbEoSq/7t9VWtHuoxcJnRrybyxMJ08oa9VFWnhVbHMFjY/Ez9f9t4snMUB
KXbtzv699qC8nNTxORYrF0JtHHtIEA2ABRBacolPrk+Naw75pSD3o9XBu1zlTi+WarTYrc/AU8vj
YMu3K91DUMz/5nAHbN90ytMZsp2EALOaX1TsWSBlzXqZM7Obde2t0qQNYOj6oVC2keX5kHjTf5YZ
6t/hcEtrhZWa2ARLbKO7Ch3HU2ssZDW4j+X+Q/BzBoRdki6hOXDbXz6MvK0WRRiASKGdPnETzJWJ
TpdlNxX1cQMgtu6TwIA3zKp0rGFOi20YEbTbCmzzYA4YZdaNPoga8VmalqFdint2EDO2hSmPl13O
XSqmR5wXsRiOwhCF0qrZUyd4UC2KdELIF9iLlHab6XU+K1fVTtNlBHk4k/5WVu59I3FgWpJp3P80
HcoWv/mBaw+/tNwY6ObBY2bo5NwPB/R9sUQr9MrgYDOprZ8pWEE9LztjwzU/h5jZNL4zi1uElCUo
vUXBJudXx2nySUG+uC1Q0A0Jb/7OE6gvWODnBpV+ws8Yk+L9bhsjMp/2gHg5/7qh9/fN+nKHl/No
J1tOW6+2pBQ1jv7x93VU14EqZpTI0aJ7O4cXUDvppAfcAJubsOTP15Y+mQMPps40Q5H4iXuTjzxl
2xX8s0Ab372u3HS+zJqgfmcweasoXWpqU2oqksTuSCDZbhOg8nK8DjX9ySBnU3RPdC0j/K28FfkU
u8Bc3nlJgfwrJx4zM5PEisrYO46jKxFQh6wpt7Hvh+hpCzBRCT6Y8Gjf1N3DOPpllGO2r9K7+5dR
1nZZlAQdRYGjSrHeuhS2SRR582pkS6KNxA7xWpUC5IaoK08AzZyueLrs9Utto1dtoGhtAO/YNBz/
8MDPmuWhZ9KpYv5TiiM1tfSLZwJCuPC+p+gbAv99ZE6/kS3mAZlRB8SaXGcGoOqWx1cFL+arCXcQ
+fU2IjhpXLXdSi+bKNYe1kxi3Y2rmgCFM2nH08IM+CuUK1Hg30SavO0rxjT2CkzE3We2RxmgBGIN
LQVpuEzCqc70pjpsY/s7U39nkObXdFsxQnL60kjmoaG2C33OpOJ8yhDMLwQqbopxymxPgwNcvAfv
R42a9L6LhGKXt9Sgnbz9xbNVehCHYGGqE6IKeMiel3MLOHZLptLob9So6ZnAbL+6I7ygNp4qMhia
KKRxaEAoN5woYifTQqiou3giNfkhVSZsWMx1kmqhm7njIsrgJtEgv0TUpQfer80Q5Dy1LdntmApb
BYAODfhZ5ojQzifK0Rv91hyhqeTG0V+srPkAeMe60T4DXIXv4ZsL/zC14IVEIFRbQNBXRDf2SG//
FlhxQBTML4izE/ftETbdGzSQ3JqbZ+LUjtl0Wg+gNNbeusoLeV6deA6eS5E1pHkpZcOYpvepp5B/
KX9CagUa06q+1Vg2nVoBrGkXOiLC3XxX373dC0QjBVgDTu17btPKBAfsT8pyG9s3oiXvyi2MhBJB
Sw1Dwq8ajlKZU+F9HhgfOw5V+prsx1t7ro/G875AmIUcQIZNt11BC+NdbDkdqWviazTWSlT+JCS/
mAXsUh4cT2/C6brs+N7RR64MR+6oEF7BsXx8w2TscKGqSr8BNsQJO9Ou6NU3wzXyrEusT02FTsSH
eX+nD5MUOPHwltqX2qiPclgCQLFV6adG8bQBGz7QRcllenhLMNkJF4M1UCXD39Qy+H0llbZkH/eE
mclvILVYffhKYorPzSLTixrEO2Rc5pfdx8nX6PjQj22VOCCjEzR2rwySosKGvxWpBc68g1wp2BPj
/jVi2KT80cJrlavi12AqnOUCoogT+wpa7fCE9bMydlwwkmtOp6Oe/6kABymUspzHJROBSBuvBLFD
5nZEb3SIGSMPP1uZEZZAen70wHYcPxu946VzgrkaAJMWoIAGTSgy69/wjWCbQ2oqR5Tifjhwl4F2
RvfJX4xGQYJfl5lFRQj2K52vP6hUDyZFlc+PZYBTgJQaW1PKQILeViOd8ag4TjT+TCGLv6icB+gK
ARo5Hl+wzZQkCMd7n/fvGzXezmRi4qPHxrCtX75J4gYPcEf+JzVeH4JK55PyeHAzQhU2J+8KugBE
oszjd/ZdxVjzZdhFsHvLxaMOfTNUmlfYGlP5YHdvBtA5Z6F/0Sp4UB+ohjqRQQ2WA7/BZEpuoJyv
hqO6csC4zAoxJd6UuhGPN5IMRXgi4r9G/HIFMJ+LNiKe/CYjwwxLmlRd06oGN1b2UbKPzdkhSbHe
eqS7M63KcTNBzmu0RjolTs07ckHgc8XPvX84BZG6dmZnRlxl3OhGn/sUf39AlGIDl5cpva83+I3N
j2nlVP0Mmz9xeL1ckLWqLYu5l5UxOvtWG+yItv9DiT8h2yUz4t/HCBQ9X/O9PTJ13Pvyio/ORaN7
TgP5UyaX5jexpCOWDHJV6whUdNRTKp7lvWwLF7aRRwvmxu6P8MqU2b6bX3WHwZWnY+zh4Nk9lbJ/
yfw3gBAm7khKKIIuuBJ24V7plP6j/DJKJ+sGGqnchHGhxylYIcbWfDJjgSuqt8l4H/AoG7l+BQDf
FNSzF+5eg9D/7X1EjTsAfap+MF0nZq4qdaUi63AbspcB+hYKBImcLB/op+gXJEJO1gFnK1kr6K7I
DG2IqWQ1kB/clqdWfijZSNrXACwvuzLRmhPOhBs5i2czugE4DGAa2qe6+tpWTMAP6RGvl45Y4UMa
+WdG33maIfQUYptpZi5VyGmd+uXSy9Wh+54f4eJ/KI3vZxb5Io650P8VWmePml/4IpiSYuAODR4d
f3rxjsT1dWBsG8Osym7CN2rAD6xd+za9agLRsuraPGJtH6OIfAb4ftyDlbMd79JjSkoJKMby4f+m
D5Sn8YkEfnIN5HB7l4F3UrXmpOP/GJyuWlRLKa/hJXtIiO/Cbs/mi0Ih+jxmZJGCSACJ5hLkC7II
wRULg112wLca4NBU8IBs5Zbj4a2i3n+cpfhNDXxdeUebZxazpnndoQld3R2hR0azJ8eL8o9GKX7H
qeH51uz8N+8vOdINb5F4dEoN7zMGguGJZfbiH8GQ0NIogDgBXVL/LCNLXOs5CqWZ+Np788C7Mz+D
n7CRYxBXNItS5avJIg9fkImIV1fDXa10Ba3dQyq8g6BeO7UtYRCftVC5dk1iQJ35H796SlNSDDby
oUwsIh6w9fjgV6B8Bs/blkPJ4pHZoIvdmYwPYbIxm0Oj0U8d93jDym6I/jpwLOaCAjUmT2bLmtM+
iRxAP0C3dnFtus8OqObi4GYkqbp16y3OqemlDXlK9xfslisQSlpLzJ3EKA0Xonbeq/Z9CeHUdMp2
3y0etoTc1cBl3sd+QVoRhfPc+1YSPTLTFFujMNKDDwPg5k/pUEuPEcd5vWJuZeNcJXxN2SWdu5cN
AeurQWIWqaQSmgabN3gXbwzLmi45bkp28OUs37X4H6sD9Eiqs5EIQgbT4Zkb1oGjr9LG5lR3BNbP
JUE97Oxmp2S70PqoQi0Ryr0G96yXKDWq5eczCiM51ARyG/JpXBYENgODfTfHgzK2i8l+8YxJdc07
npghjJiDduXeiUvRpEQ8yoaAzR9bJ+sOcbl1Fp7mRrrtcUhxDNtT91kiFpNbW6tiLFl9pDtVZlN9
f/fwXL2t62LNaH4ons2C89xlrL+MZqt5BklJhodQZMP6W0Yq7/c8ySQ3f4qxrbuJwMcWQ6APET7O
W4ioxolbEHlBoaXBxi0Wr+7KKZCeIDIc1t41KGDdrb1mljcOL9HVtibztVAskuV7xckNPRElkyWP
7tY4m8/WMHcMTXY2vrS8kdoABQ+cCMzRGv/MYlijJeMaSUgZqD7kSeszQ9IfZ6j7F7k3F9CX24uf
BZQqq5F6VqjSPEdWVTRG1g9HCT7tuVEEjqXn/cPMP/0KJyX70GOaWiY1MiSsVq0Jc9XVra9mHdKY
GkkVMCWt0JXlSc7Dnn4KoySKpg37DuMclQI8Zsw9xXdAD8OHt6hbeMFXxtWVXbZi60yFSJTzq46I
1hCjhG8cth9a0L0JjrfNqiZRLPd2R5hS/YHMnSwAg4iyhJIWfnft8gaAbp7/W9qA1kO6rYsLBix8
f+XLC8DVHzAhpa1fBCLxAHWxgzk1SOsyMOBmB1K+cyy2ln0i10ncW1HHVp22e6lWB3yaArXC4cZY
VLuENePiMUhZOHXv4lQF5eLh+XAtmFjIWV0JGm/C7bywWR9M2CX9IkdodTCnNvXU6gQLtl0CIUEo
zd24J+Kbe0XnulfzeAaKAWbPkpMKoIIaHP0mM2701TQzlf9NH8Wi7cQPk13C6gwT8VOQ/tobwGp8
SLOgjvkBb0e4xmbg8xenz/9IGIJIigkms//84DBmZ7GhMl2J9AVceW7z2VdRyL8HQiTk3lxmD84X
sNSZyuY+6+r7Eq8CFWWNkvE0xZ5EBYJqZ/I3Lklbkb1B0J+z1+vv1QcEA8zr+zILLzr7SyOKv6t+
wzHYvxtjC5P9xpyYU7hcigFvwFIx5JhTbcPOejsA68/dMaprqC8xBVPxrqA+aBAyEXt3PSLVGF7L
u3ZuPEdFJyw7aCv+xKh7KZfT0SMfirZt1+bxxXWkXMUsiBiOVhTBjATqipza1lafTqeGkc31d8p1
g/e0Av7XL/Bf1J3jg+PvSg67nAog04JdA3SQx+pBPiWch5BLGzaizgKPXvf0ZVhwGIElQhcUCuf5
A9iUdiRguIyRoiFTOwj9h5Kk1zKBcA9+m2aOfVNwyJARO7IySBBbwMJ4mTmzP0uD0QwEZs6p3Vq5
Ss10kLqWV/NTOISm0eyK47lYoa7ijC7KvVMmYDPqZTl90OXBhtA8wwOUPVCG9fN+/tHOMHafgXYd
Pnr5LGQ3Ssx8PtBItSkWM1g3UegHmcR6Uc0hJyrLSJd+F3Vr+/z7Wh1l8mdgXmon3x83Yl5fVsNU
67T+oNbAlWBe1zcuD9WIfuvy52mqqzmuGlZT4n75pcTwKtKtRwBoaDwT++pjSPP79lACHtyLkKS9
Ee7TrTOjmxdCDWgQHPXYr7ErbCACFvyWFgfS+yqkudYYNNhoQD+68Ocu9LG1OeNXnyxFYSh1DoUL
8rVTYLrUBsvCIP7PLjtZhYbTq86srxTiXDCaZtYb8ywjrE+hMIYTD3ReMSGkJ6/vp5E7uEvuBm6B
6B5wmkJeonTS6eou9xKpQlEPNX//562AvesAnUbhV7ELeL7jiKMqEicgst6xhxciiRg9KfR4TVta
f8yRXz/ukuq6rreJK4TVMTEpCYqVOIb1weZKMIaPUsb9YEMWrQP6NGC4WS1KlTqOeX3szT60QFKC
4/gfvW9SgjV15qjB3iXaRn61JFVF5caQyR7je0edhjqUUHcO5gZM+RMwa9PEvkmcSt5w5GyQoH94
pZGu0R5ICBGnRIOCgoyALB6rpZw8ULSqraQroPkZZynBSKVOzAFjD5tDsh9WuOj93Jue56KxPgav
96cCgH8A2KmvysYbYxAt5SbUG7jheYaWBAYSc5wg0Xz1047JuIpTvs8x1q3+Wp1hkcuGCCRJw4oz
96ogdlA+khyKFQ9dnh9hu69LD7+UBZt1QMy73SJCoI5FfaL6OAOoCvjrUUkNyV1CepA0Ld8gPdHm
K+ZMbgYEQ3nkKus4ij59xfIwoq9hsM5Phsoh2qNhZFSNjKTKM9zgs4qblcbvG1yU5evVplg5Fkz8
HssomEwOhq8QeXHxwoHkY0evtohbZHjPOrGG9hQlOUdbwn6xp1unfZ+Mc745x1Yy9UfNxmI+bl/R
sjRFjW4QZTIsJ2dVyBOqaeV1+gOvQuEp1DBjSph9ZNns4qkdP944KB7734TkNzv5i4nF8IH5mstF
+Fsme8YiMDfMBpWD/uX2Sc6tx+8eVOpO9hj5NjhYjLQVaFFxbgRrVL64ZhHiJ8X9MfrjM6nkHewb
gZjTp0KNUQofxRfjaDWCggi5uLnq3s08i0n3ybK/N1eRJGGzfOpkaHykCE4Ir0Yhsq+BWGq9QsG0
GsbgOXfWyUCo0k3T51dbb5au76t0BkOwLVaItM1gPAxe/lFW1H3jeCtVH+EtOBkWqr5J5nrqd+Bg
jWEon+Cc8qTXsBINA1USoWUlpz7er2165F43W9mailmHSZnxeC5yer68E8wsG7GB9JpbhyUw1ofe
DzDnH6tEcPXYEFBooHwG1oRJuz84plzDuAZ2Cz9vk7L9T6mxA1Dx7HCZ06Rb3T4sbGksSk/G8NtA
4ckPzFJEFR+hcQb3WJHN7XyikQhIFoUUGEmd+AhLE1ygzm52lNqPILDcxOJWgs3DFFpRBoAkp+AR
azPvDHkZtjbSfp9s6APcWvIEVsimhUd88Hz1Csn8mzQyqpTUxKcVhMN/1YjooUxMQed/Lbx1Tq6x
mm2kEpKZzcDSwqp/a36PpI5FwIonwsgB+mxm720mz7MCPxTMsPN1wxkYdPfdtaJ+X0952LPrG2FB
Rv6wCdB+ZkQOfIIuPB2CLQJr3B4BuAUHVg2O9VdUDy/HqmFT5VRWpithykl0CH6nER1IpuCjiYPE
pYWSknSQtl2WfpI6JNkZf0nj1pxYWH1qjalE5Gdm1YzPKKVJHVKWepW31uDHR3+jhb0TC+RfAMgl
+4MG5i7YVCLeh61t7mIUHVP7Gg6zNJWaLzI7lwxZ9otSAHE2DB9xaOOIN0o2kLbEs6AE8/2Of7u1
JqvBW/VckDSne91Nj5WQrZQGU+vFAvWCPJ9JYkVJCIevOIe4pcRGsv5Nwwdpr4iUIOe8r6CcIsKW
S3TLJZhFGrqQEVPY031VJTnio/7ptihpuBvLcXk2Ir4sHaJH19fjjlo6OKy2Qm9th6RL45FzaonX
QJ1fHIRNqoiY6w79iAJn/JM2bItVrNd4ip9vudzIpojLO4GBpB0OdjThu9Wnxh8ZCxUBZPsk4qgs
yoqiJ18VY0Pn5nO8BbFy6tYNtAklB4f3t2WHik7C+cw1eSEy1Y+GpGbuAqPTNMxaWc7NOJ46IFKp
QnWljn/IzeRBIrCVKDg9jAJpOyznBgdJewDfK4sGr9zpG4K7H895i8jYEtws2m0oscQ7FX9pwgOl
NMI4kCok/wG7GNMamIK3QbvsVu3nwPIXxLF0L2QuFitTOZnZ3MSDtzZ103+UcGaqr0lA4Nvzh9E+
inhDzVeXOUIB2wQwf7Qn8lj3SQ77VsE5ptPWRIuljPJjM+HT5QrOf4FSBi4h41d8ZkBdotK6m6Wg
cIJqEc8Su/n4DwQuIKodf9f0jSa9eXQJSp9KYgbJplwhmwos53n4ARPv8z5uU9wp3BC1/7vwV7kL
yQUu4nBR1EX4z9wZrWArJGEndH9D8wbTmo9wgw01js2+eb9bods5TK9mZs4S8bzdB1in4MOsX1YE
MX17vEDFn0OoRN97I/T+SjvEjiOtIcTH79AofALz9bJIuxOHgdxSQMnatgrKtCl3orBtsF6Z2QIL
9fezQVnKiFle0fPrPPJrFn+SVHbPI/NN62RFaxbMpcqdoOZs2EFn/9A9ytB18UrYANe07F9NFEls
+TQ75fee53ZJMrb1D1ScgVm+mfdNsIyWUlvQirB+8A3Ps90XejHREpgRgvFZOuCn9QIwhlRsVAYT
u8e0LHEuAmUC00XEjzXWxzwt41bNauGlhRgSqvmoyM2X3MCaz2OPpd6K9A0OMCvo/leZCgFTuGG4
bKjgKb43iUbR8gNLTcFCnzHbDlZ+yyWlvxCU1885snq44ShCrmrqx2cUMkO/trPwsbgFsrq18fff
s3PxwUeR6T++eG2uda/oeCe+/sSAqJg7sQf9wXEPU+VttN+qartYoyYWR7KlOk10c5DUGjdWAJTG
ekP9MZmVTsvEHwwKLxVm1xi61BiQZF5ZSeujTjnl/wcaLJjCZ24s/AXxGbwM5IjQ7nwBSiB1GDOF
h6U7Jl3exTvWdX2tf5QM4ZTUhzHi29zHCGiWUa61IV2kuYVsWj2/x4LrdVAOh+JdswzFerlqbhvO
g/AVDZudoKxbcdF6eHoI5x0b7hrk5rNiYdQ7UG2Wr6aMGzDnB/SkPwGhEARc0PkRFOmh2mdRkCxL
hGm30BNC5cBNZP/HzcDuCWMVMydt3vyatyTLBADWJ7lZAWKHRAzjep3bzYYMPYK33EHYunAM61hf
ZHmPgPFR/kR+l3Ojve9E7H3sX6lywYAHAmWABCB43G43VorQyPNxeFJ6nsjJr5FT4SjfYbkadsYX
x23KKPQblFEfPPBIgFBFXyfH7L822HfNfMz+ljRxU5Kl3ZZGlIkiYQuZFupVORsTwWTMdXydC0H/
mLagZQH4HANIjr5e8ZF+W0o+ejT2cDqBrBxzxDwRcLsVy+sM9yS6qrVTYpkCRd50ChBvcSKPFLaV
QNiTql89ImTdzsEBpEFrPakfnNOzzp/eZCx7qyj6+pNEo7B2TR4g6t4AS13FBIQglY4Cfw14mD1X
ZyISiOoOfCvxzbGr+u9Uou6+Mq3N0eX/fTHty95OWpoAHcF+DsZcLchkV5QSPrCBDwsftAHBPuJR
drPjUT5Ji4YAjbToxhQM8HcSxterjzOeeeBEChXpDTPAlf1fTBPHeTg/cNFN5a2fYVfgBQqtQfd+
RZbme9LxkQ3cwel4asS6lI8GQLWoJsK9tQXMHSdUVvSXU05PajOcCh6NPbw+vjZgaSAFNdOSZhsE
DLzFumXNs+NwYBEVHUKZ1WoASWPL/KE6I6NMb/296uvhhl9AidTOGfktciUFrUwCPp3MFknfHOXZ
hAOcVOH6t9jO+0olKgEG7XnFbt33mxT9dOR6MZCXnYeDheo25Q7ekiVy8TfQMkavQFOL1GYIpb7+
UFmmKo8wolZUrLnXtY3lmq2oAXOzgDVrgL4nGjTQmZsoFiCiVnS6vXuYd/f0toYa6OcKk5dFfJl3
JXplgHlDMt+0D1Pi6w+wvSHhVIPqwAU7doTh8HL0AzpSUizFOcaGKUQMCCD+njmPooF3oHVEkgQo
5YkwgVPpnl0YchrLrbpHaMCYAVl6vELF+cc7OD/Ir15eDl5pPgkvnr4zQwXi87lHPLI1/pgdwMFr
vWkbLUIccBiN/QG7GSNoRshx39vAbdXYG5Eg0A4M76uXvTwnaGahEQRKpY1K+U1hm5vqeADdzoz6
a+R+X0vBZ/EesDbxZWlVrjfo6kuCh3Tz4dboNgc0gR18y/IzwxEXJKK0LE0TinhmJb7SdpBsZn8U
rQ64Nw9hsgEoFy4Fk8TBvCeFpd3+ShvdqBH56zC2l6Uhot4+YT1mmAONgN5mtRs1Pue2d2YarYVP
i4HebsumB9z85ap36SrKmTxBaKZL2R8AXo2YIAzyTMU97O92ixl9QHYB/jzPpt2QS7h9wAl9zD4p
FVF03BR5PRz3QyQ0QCtTdajHaVutN9aVQhuJ+kx9U7HWHjBfeuResl9PHkSDGcX0ocnCRsaaTVLr
YJ+IAG9EmywcHqVVY8+l1cuTWQYqOVDt6SdN2EONCrNWYHnx1ZAbZTrd/uHNt1NJTwnruWUYm3+m
dIA7bXAKVXWrzgXHN0C38EwhqRm3DdWiCZ79mCoQdHq4XTfFrrZ9C0JTA+qeHLYEJkM1DIzHCSQp
VU2XpTPCFncSkCg6lXgxKyoN4A4XIMCfGp5qS8l3Nm9rIHE7iECESVIqCY5ASKGY6mHOERuvNTNi
9A4o5pDKS/bchpWYFJwWHw5OsUTw9eUpIiOKelqhURMbjYj+1DQWRoha6twSUgl6rCYGzny4azFx
vma94JgP8Q6uJj+1gSHOCKkD59hcgc6BY3l8+8SHvCFwC9zvHygvhLyGVoQUMqsdCMpm55zmTOuq
4XBD9uqMbVbOhHq3sileU3L6mgg9lH/bQFmfhnQMp1XB5Jm/aEWIkjJpwBesVL1K1nxAZg7Owj17
VNuiGLXO4v52cA/kNQBXHT2iXTMr3Xzu7wufZXi6MRRxmuLd8Wr9SMzkA9qe5NHTSZxRQIiB06BF
bDqHuGHpBnaYo3UxcgkT/vy/asgRFGXdSfZ5jqeu1KZI7f8YlY1kLQ1uM/rWm0M6hOH7YJAXDIUs
RPMs0Mu0VNsJjQU3VnqVpJxFKyB2gKv7RHdza80y2DWNt1dGDKfgh4wgiSEJjbP9HI9VKhgXBS9A
ob9o31oU/JfqKqn30z8B/6lZyx5dfHsx0EVMovZZwhXY9xxdsleX3U1riXU0eCKcqtDJjiDGxUbJ
kC0pkeJLGHK8nQGafNB7f+AuRM2QneE0hxFRjSTVvYncpTH6TFqajeWwYqvt5n34wmBEf1OP4mMm
a/QLmuHr4YVb8R5vsUV13J7tMY43VdWFuO9lz9mDLuOhkZLQUeLe9l/3f/s1+RwBpwF+0DgShSbo
IFNDrC+JfnEx8vMmLBFh+mhGijDxPrH6XYWSBrmuu55Xcjos3je7MS09zP+HQjtqhPGte7nyq+pf
hn6gri5JXX0Xl3oIidtykwNrTJ5GdU+EzfML+l8PaQR3CQ6U3WjKhoH6Kjkf5sGTNQECnSqaKa/S
poYVWWoS90CfperMvUFJStmi6E4eyjTtWjBX9nq2m01MyJKo88/32PYSpJvsDzVHJArrevvPGout
pWEQR4wamSwJzE6mSDRNPzbvY3zWkYBm4cajdOpqh2DVInlZ7ZVXXityGzKb8hr2L69hnf258wtK
xCymWi3TJ8u/nZXny+cWi0tgoj0P1HZVtoou0Bdl6YvCYpULpRMI5LLwWXq0pOGadf3SxgbRa0nf
mAD39EufBd4bXSVGoDMmIImQHWxbNJBQjWcv6SPe/f4IoAaP53f9JNsMMIRGPdt0z4rhKbXJk6x3
qMFU/yfybx+CVFexLr+OfRl3Lw4tJQ1so/clzGYAfo5F+PK/EYi5He8Ed054w0clafsRmnaELxaw
6Tk47cdDOeRUuKagH7P3E//pGfON/rCuujCyKJp+VDCFReP8xZrfxtPx3RdCJhGqnFnlznrHTZrG
sidFW06AWm5kio6KZ5Dlhlirbfdj1a5NluUpwpnNfAjczMTmI2+26Llk47Rm3jPS1y5YSGkcgBzP
6XOFQ0tdY3dBvS7GsXYvXAyTo84hRmPWfh9G+JFtTIZ7jHlBG+HRxegVBzIyPubNuC+A4+n4Vfqh
mUuEAGMQCevKQFzTODlPWwqfhbtiP5uUxfqTRe/Ku4+l6BPXnzkbHfH06Gqo7RiCTiLSuAFCJ1Fy
DPda9h5PAZ9ZxcPl21/DPSXnAcRI+XQJWZqK8d1NM89FsTnkJ64eLx+gCNUTPDNvgziDpTW2lOxd
w5MKNxzbRX60Z3815o2UcoqhpZ/JKwR2omwu9VwsiIIsu+RKm/dKX8NFZer33BKh7vfGvPv0x1Ul
+oYCEWtJlzDNJ1GLxBheW0ROo9QilOTFcCz7QR9Ji9V6XA6keWPIm/LttQlOKWiDvThBrwGzViGX
BOdW4LMRIOmgUSg+SAFZJJYXMJPXBK7BhQhar0CrEuY65kbPjA1EpZ37+mqUkXedH1RVTBgJV+lK
Ivf/+W6FetVp4WBeFnPZ1txl5eAPjTlLQIAo9rfF96y/3EKBXAxf3f33ThmcMSuNPMXQC0vPMrBX
0FCHgt1Y29jvm3l7T7SuUrSM8DK+Lbi2DbYMyOXh0fG4zLLXDWvSQ9NwElT3xgJHJcx9ndDdgXYs
2HLUbL9Non6N8H1svZXRiGZbYZ9vT0mILvQAVtolicBhOm4WUxWVgM4vs8Zkri7RgEFyE4GgpFKP
NUkzU8Oad9NNRi4P3Gl/743Wpsplf/+FQubI8ZQqsJO8e1pDQ8ze575ipzuTGdwUrrhJMo/EI3X7
Os+yrw1mmxZy+hwtGLDs5x+mcIO2k1Xoo7gXwwg5siE8m9ZPW4LgBZ36u1b1UvM9q7UO0gPHCE9h
5VgsNFT7VuD3E7akwW+E2VPa1yoD89xGkE92gpqJRQegMyquY6o1TaEw3IE+il9tN89guMtnHRqo
WM9uBvhOWR9lLyL7kN7CSaL82Z4c1l9kuXoBy9GH2mEZHoWWA4AQjRyCtbyNlEN4CmSWsx0sajCh
yVWGGbaqlhVx4qThp3I5q+0SLdVjtt/qHv/9mT9IDCOIgoBA10RUqo8CYUEGtyp8Z8ljMHj5LyZE
mzsPxl0Hto6jFm4086+CUgKfXeyEp2HEGgCiw0+hUeaZBchwidqPp7yadxPP4kFEW5N0KLpuivKS
gouANEBqFoLxcyZ54mzzZ5DA6xI1Vr5GgqA1pMx7Dkxwt98I0+3QAXRi7wJ9FrIvz1rr9t7nF9Ok
Bk+NnmEb0m2/Z/4IZUqeY/4Ut+wmCWb0Tr1cghJmL1cB2YhHYJao+yGpqcMnHh8mk1c491P380uw
nm4eU1u9WaRG75qMpmV57l3iKdvULfyajGl+KA/4Ka5X70kwD2+39c/G/+iesC9ZEsEvPX+rPSMk
kC47ROgKLSKdfblVkvpXXSJ47SDZBwQHFnH5BaoTyklTRpAzr6lDLZtp4MuNlXPSwV+dN6cY9UIh
Ds7NbXGPIvHzN1qBUxrEtuDm2+vXuFJ2NpOMMXGUm/3FX0qCgouY2hZrgcvzG65Dsvhv0hW1jEWv
r1cCl6J59wcBAI+HYShosFnmecfTrjJwWLGLTdmlJTFxmAVoMv3Xzlr02bquaXpVfac60cdykrM8
TyVm+yPN5vnXhNWtwM6fxPT2pAeVKrQhOQ4NJANsmfoWanMn0HoZM/Shx45HOHk1H5rj8PsYqJeQ
H6nsbMR3LoILzhOwDR6+rVlZqRdwjghb1H1+sh7cn/EituAkK6sNu+XHVW8qyEf56y4YeH9P5DW/
GA+4WNIovk5+Y41R5QuZONpiJI9d6CrC585cso0wsKpr5loKk7OM6+zBMpOr/y34yxnRAHWFJtCZ
SWTen0bad8G35rhakqUQic2I3TCUrbOqnozaTPxgBi24ribROlxwRCh1LHFt8/r2iC1qIr7QUVNo
qbjxkFzR6jakzSvx0e/fnh20crVs4d3n+mctrGtAkGYQiIkxWaqAfVWTzgBQESHevoxBrVHyNpkh
PWhUi3fUf/SgTT/rCvNBU2IPWULAtLB0WG2G1+uxEKw7/b/EISnVej2lJqhf2jbLlznlLcZTwoCP
/zx1siscBKFQON83dds/Zn7nP24/W5tAyr1mJdgz48+wvy3SDLgvGqkcPr6+r+br7kmHzq308HIZ
kKTkoYGVfdJr4C7TndxNnaGQ1VdrllFqXsmdM1KgNCbQNwyW9E/qfCeoJDXb4MHjx8CSu47iix5M
lmC8c4n+5hIQN6RTRriaxGB6aeLzUYeR8hwGvmS30bbr2TqCG4SzpfLJW7h4GTi97vS+I1pMUpoB
ss/LBdDlA1CDKBvqV0VD7ANlPMM9cxgsezKYoughg3pU4ps9RR6NJ243lFjNxUjPy0Fx0ZLp2gLG
wLwVXkAWcshKLcQjQdYjGR0BXTgyk3AtrbHNSX9j5s7l39FwYzCFUCzABhkmlLnHf/tBS2caEeoS
8ZsnYo/J2cqEv5/2X950OhLKTn0VqUiFBUapOhxaZQDytUZIt31JmQmZhUxOqWNTNgAjBGlDwWPE
8iGueloNQO5QwH7mZZ28oMlWgqcU0beehq1PWPI+D7fIqB4esE9Tf7WlAoHDPHx5wLl8L+bi07uK
CUZpF0ZGUsHLDWAqb38kOSCy4T2HLcD8l7CMa5On9XXfWQMzM0xyXvOndJLr/zlQBeSRElmbXx+0
bYBezhmKA06nZmhq1ZxuHLn1Vy4AB+Je4MmWxT5eAxyXZ0UfL6YvTNiZ3vZSrm5c+tDVZ8iccNO5
R6cc/V1+/9Uf8jfKblypHmnDsup/slcznx/oQH1Zl+y7+2OXuwq+/hoIMK5Ym4zsckjP1P5s4mA5
bE4yPpz8IHLPPmFvcHGhCmLB69o8lae0vhLkNcIXWXGH+VyzEAMQQv43EUBrVu0h2GC1KK1Gys6r
6uGx088+oBzdMyK+5IDjvWB6kPlgA18tHKP8eXD/zBH64NNHT3PWH99kOHr8zWL6dWq6F7YH7xPg
LrVrPyWHAz1Pc1Kecit++E6GxYn5jD/dTxgCDSyVHxp1E5EUMeCiY7WBjsakxxvIktXXUNiZIt2W
Syrznj5dxRpRpEnp1V6AqGIMqHvx0e05WZIm8o3ujOFL1Y9UcadzlglqNDiXpJ5Ha1M8fGDkphAb
jmJG0tspJkk0j/kcasroDImj/n5Ypm4xGnLJOwZAmgl8E/f96tb/0ICv9/Lp4BLvHF0U7mSOYUfJ
f+brPv1DoWRwHRUVtqvLhB3Fx87wyNDFTByvduAJo4ZFX7iDlDdYkp4U0CPAPAFYST14nJQuxwIn
UrkzhMBUj5y181HuZmzJu0hVRvppNXiFC4bBqkY+hVa7d3g7vSOC2RbbAj76iynK+ULkFIFOtyfJ
0gUn98fRun5kiiLwzYLW0t7DyBFVsvrnl/GaMXpnZdAYDikEZ4eGycZyZAsJkhYjIGlyNMlfqoqp
hvW5MPNW7UxRLsd9DOjiLoH/xK0tnwFRD13E0LoMPMC8meeC41r86eSaVj22bhX9qCiqM0Q3pdGY
lauXiYkV9eDzToEU/9zctxIclmpVtap3mYiTwGxfoUn4zKhKLvRyY1ERq4Vf8eeDTjW4QyV5KcFU
Tm53e1BW+00O6SCLRdsm7ZdUtHHS0Yzf0kbobGM+Oxut0lKnWYcG1dNKI2C7COU6sWVnQoGR+9Yr
x8I+X2VA3Eme1KKPQGRo7TGN9BoYILeGRBV8khowspSLLfcrnfcOlX35zq6QEXwlnvhhaHR0GGEf
n+g88DAa5IVGK+YKET32h3aXP0cCxZAr0Q6C8Kg8KIk9k7/9oR0FEbnLbd60iOLOikW1K+lideXI
nhhP/F4N1MtcHwWhgu8crN/Th0lerJjEPiESmONbh2bDf4NNadRkTqA4MTOPMVa8kEUBnlvbSjpS
34FofdTyUnrOxd7cIB/nuI/jq7w6c6A/wTKyq6506PwJEvcxM94EVOpj36/4QbdJ2N97z00G2aWR
hWuwqpuaV9IhB1PkzCGQjJJAfdKp5sVc6J+jMXbj6IyBT+owswqke4DGk9+YLZtU7/3qfpcXKqwD
Lod0hMt61CtswKLvaXaldZH8RX+uOWITqzcJk40H+E3D++ZHkHdOcG2SNzwKADhSEJbAT+Pzqmd0
hvbFL5Lfc98Wn3eS57Y18ldenmxGX17ANAigmk/XEUbkv4Pls2bm9darw+JWWAoYmMxhINv/tOz9
WZwHbBG3DixAcczyPjmdObyu+fpmz5hhigqQeKO/7todvDhyfpZ/bxWcmV/NJyTOlx5okYnoDf/R
7acSfj0CI2fICHO5vNNF9askfY1bQadOnpXF1pcYCdOeYs0r2GSPGANY4uhKuxwSnYFywRi+ad+E
B0znThRGdsZ5jCn4twO9KcpwYLUjpCp6XH+zIEF6QkszI5Vv2fzVXRy366wD9MPAg4QM+6Ggxviv
YmRFJuMHwYYH6AowKCxO6xxDgjBr8YW/T383MwXMTnEFnAHcelY+ZXJydaa0g3Jdkcm4NYgUW3Xy
yUwnQx24wpPUtR9lOp8Np28mR9aqKJvyaE2OSnwxaa24qkfXijQU1l+BXuzfeLhKf1R4vfSY6mXF
ODldLb/L0bdCtccUaBnneDU9/2BcCHzAVlZIaq48/kn7BKnEm8HcXDyvq8MP5ak822g+rj2HnIlJ
bC0zrGzUFpVQSqEW6N2q6LTd5BdqyU+okWmaWeJDGYqOSa2/Gk5WNH2wAMJST769bE+HRp9+pzXj
lXrk8QWnkYH7eDpM+fY4DgacEndFCd2Jsp7EraFfxGTyEqoaeSS/WJWLOnCwmSTlLxZpTx3KN7/v
lt3T11/8vcOlKw0qlpqzFrH/MiuYPGyMfPhzB3CP61hd+TbzAO+8tmW7+Aa6MxBG7iN9h0pScPNX
TKxdzO+c8p76vush6XyjejQm0hya1wUOh8h1AKE5vYqtwcnKFHuWo0LaqOy949I8oCddoPchd9mS
qGAzjLMuDvyeWwIRume/5bolKgTcDAODAS4HTJ3ETp1DjYJ+4D4wRjjBnJedGU/rKAbrykwmPzFu
3ShpCqtpCSjR+f23Ox0Cvw8v8KjbCVBT2Xz8NT+NjUHveJxezq8lA55jLf45nv5vLPej8TcUIIlc
JoKroNKY3X0c2cNmZ8nE4xoOf39mJ5n1DJCdrwsntEfjDhoGh+9NfOajuRkC/PvRYWpY8cVrVotu
kPulDRj5rrZUvb1c3rTaVYsKTOpGvu7BGR7lmkbaik0J4C57b1IvdxHojJ6k7lXT1hYlnyTK/Uxb
nu+RjWUTLPLJWvA9yo4/KOIWiBW1Cw5Ay4dxyS4tTMpZlvaUNDYBy9IzQfi1t8+ZHYUbbno/S6zJ
uddsZ95Y6OboNZQmm9RybjrjrjcjOaXulmE6be0CrONhvsmbuulpsA9/8LR2PTxv4i4XF4oQdkEy
ym1RTNSxRpNolC5rp7pRgt1eH787IlKHHLVsEyEUOk23qPsvmayesq1UF+8OxQS5IMuiOea883iW
ZRM6g0FPnY1IjKWtnZre4RwGPmR/LudxPkImjdsEOPrQiRmljguZA8zHZw+ck8OwFX5eqAq7wGRt
NOtDWtottOc3cBWNvE5+Mx8aZxkHvDy4AYqgB2svYVQX+oizneXIvQiH7M9ZUYycS3oBtZz1JrGB
5ZRnMNPFbJy5w7lAy/5bBzd6Ie5HvWlf1Y3VKV4xvs8uOEegADAWMATqnFg+sK1npDK+LcmsomxU
hFqN5dd5XTNVIvAICm43+NS/6JctapGMkqFQmsj9cYmsKOcgwa+IgHq++ejR1M0Q/cV/jfg+Pl1x
sdI8X7YBQFQX8nDs9rv5IK7HQELaYhXYyAXAg8qGGdwDwwpJcowXZ6vBmL+Z8Ph/DxxOwQALH2MY
ThhxR635Y8vlxQ1lKyPki6f9ET19SUgw/moLUqihgsvQJcX0jlagmMYLFJfsVDDpS6bVof64NSOB
DanxNil+9PM3SLvABgdLNLPvOzCGUYSHa4Vn345LRDBD1b/1BWlQCTilCiD4enagRDZeHgZ9rS4U
na0QHulacskVu7ZBH1/e4uL5f3NoD1+yElDruhdiaQgb+IiKzFDnNAbufbJP1sOr7k3CvActWymH
FyA8mz1bO/mWHdKYztnJ03pjhtcsmlPUy2nIPq7qyxMQaMkxirc4Y/t3Gq2eafBVCjxHq67qB/bf
ASiqtY90L7p0LA9ywr4R27PXSGcr7hvgtifVpUaqxDnpzo5naAK8fNMNox0z2ofr4eu8suYkvs3A
q1W/Y7EkZ898hAgUogagahpkspRr7AWZ/ECUVxaI1h3eOon2UrE+chOa32OwzdseZENhJWMxsDOU
w2K3ymHHpyQyuCkgVzCBvX395TIVxDt4bkuJEwVZf9sW0kk2nUzVRM62IiVJfLbMvNjxBt9JZLs6
ghkzn3lOTw0Y7NzUDuKACLcl4SV2gLAjRFVweUFSsIjmoiM6Tin7wbTN7QuwqDjYH9NA5jRMeRLc
9p11jXwZqfHGWyNqTk3tXu2AubenxwjjWenHPdMACV6fvq16RpiZBZwtZ1xHfiZOULeWG0geCA1e
7v5GT115rMz2o32kSFD81R5KAi+5R9wGdVCIJ+AnSX6rghg9je97pT2bCmWQM8I+XrWOpa3O/Wv3
FFWwDKylX7l0AwXCU7wZBtLlS4msIT3kDqbpBCGuVwSuJloe+UtJ0vC5zwXzvIQKsFrYd3v8dEfJ
wOCgBrvjvwqk7tDN41m0spkNW5PJ8M4YREhIgeHabwj5Xlc12E8PDSqMgKTj+ulzaCt1NbqcF7D/
nUOuXFShaPHthKZahm2IyWBg7+HP8zjtLVWegNEslOahjnSVhgWEUkbQEHM/L8b1BS4HS1kkQoHd
+45PTz2OvAVMLC2rC1bnYY/Pm/x1+jL9IusOP7XKkczCrTeZH7A67ImWsOpXG4JKpD6th6NTPR3z
Ba5f70BOh9heiAZIHqDS+SLG6c8qXF2GToLaPHhQ7NN24rJ6TJCz9qqmYpL+oH5MQLPCE3SkXdYx
tN2Rvu1AV7T0lUlPOSQKqtfLh+gztuyHo7/um30U1LXsjJn075sx3P3+SItH5rKa0yHxl9gOcgYY
RM2BTfWQzQ3zL/R1pdyMqv/qriPeFuL/U3XYzOBzn3Vb1ZvwV//i7NCr5ITSeCvqogCXQFf5VMSm
v0cVfm4E28vjPIHKyaS6kxwy4kA3/jDFxRoKJYBrIhGrhWN0fw4mQE9x0VEjQIwwXUpLO+dbYphO
4DwltkMF3iO2nVP2BnBjPH+bEnvpMxJrGerOdaREHbeZwvuq0/cIDZ+IPmcury+n9Ze2wJKFIdMW
3oYndGh3GX1G0e2bv1e/ubaZydt/q0kd3pk2Ez46GHofZYMxpmRgyBfCZ1IrVbCqV1TtEMhkhliS
1Zpn7ryaT7pibpf0bMnx9NIb3CMd4LccyN05YEh6X+p40nuLsV8jQzNYLfkv2A3gmL1JFR3cXQCY
Akr3traQD/D79rUJ6GMI92DYUlETuW/J6TFstic7XdVYzt4wHPEawXIyw98/03Xkm/0/q0uwhoq+
wRQNhD1yzQfQXE49VtkwHh9LDlE/p5u2T+h0ijz/Mt85zXpibhqiUTLtJsR4qCHAfjOWPvQaI2G4
5SgXuNJBX1FckoKWLPR7A4T6oesizT3QalD9j/SM92WHzARVKcicTaiHyMXirw2Nz69QILRgyhSO
l0zdPzRZ7q3wqHys7VLAeaZ/1iXHweUnVki65REWP5NCfp0UTVgwrILB6NWSquHsmpg9lwqutBuJ
DxXS88U46CS3AAC2cHet7navKeGTmD943iJd3Q4cn0oVaR3311AyxKlEGKeyZmQVsQGNml0juflm
WGvga7OuUG4HhEdTdY2wgD6PVBJfy87S/ZZ95cdkCN8AAVPqDyoSzEIBagIJnAT9gqvribgypl5l
aW/gChTRuBB6WGnFixPyC+K+kKdrJCupzoNDcYL88uXnCelCDmW6/B4sEZD1qfpsG0o74fakjk3u
udAQA05kMQuXHFz/gvjXW6MK5a2aOGeHkGHVJ9aC5+V/kD/jejuAV3zoYY4MJlSz52k8sQ0vgsMO
wluNHyCC3xVIogRk5ukVfV3sfNb79HF2augWaGOQy1SUkrQg/C9i0LRsGEq2F7vbSAJ2U0R01s9P
ddSO8mDetKuBWpmpJTMmqfhTg49JjsDSpiJBIiyMz6xphAYCWWyP2Kuc63lKCFMz3EXjQx/GqOrQ
paiPq2vqK88GYCj6jbovPse+b8wccZzdk2G/zmukEsLkpQq1csenS5U/cQE2xBTpgxnwOM2Kg6nl
4acwmttnZRJD9L2PgwnGh3ninfMb8efAqfp+xhGyQ2LM6gCNSi88hie/p8hNCQnT9sfzZTfre5Kj
a+8cTfiIgzYLNx0e0lX95mVXgL97f/n4madzYicYSZ5eJxa1QVRBgv7gH2qG8TDah5GAemT8kgQy
ek4d4QSFXDdnD/NGKx+b82WBc9ea1USjj1aO7mv2oeBZQdzUqfNdzE52HqgJ8UMYUr8An2Az+eMF
EgS4shF25cT8L3pRId/viKtDMTuTAP3nBLBHnetu6pWv8lBnQ9/bTdi9jxtU9QH0qMU+AiRwdboK
ICGrKPBEqFdA6MT0c08mtKAbr7YOKzr3ovMXTehK65gUk6Cw3Nq7eZ1WoEBmsT6YDkBgwaXjUWiZ
9WGf3QN0Yauag1rBIVut5sbXErK+bqoL7GyTfMKrqzEyZ83YUicn4ELXRkTMEnNnbTob6O8zUjpx
kmPx1p4ymVE6G0iqnIVlp+O+eBu5Jv4/zjbyxRSQ9PyteyXIqOkzF71lm6olCotSGcG3TXvsmhJv
mYSASkSOqdDOwSaTCgUYAbjzbCK3cenhmWWRHZmZIEFmI5t5/Xd7zhoQURXTD2rIOL0sMTqfgac3
ALszKt/JuENGJFMe6U6d3nldGsCgwGpQeQRYJeUSyvzAWrH/44GAbXC9S97N8KmrWoRNdD8jGCDA
G7cIw/pEiH+ENOtQyAi+PX1V1yKynXkZeoNxUQqxogoxHwVMOuLSgaS2HsC3XZz4p/pUfTCMEuCS
lRHGV3OthVvwuX2YZBDPJGceu+Od08bUeyWjn6qzlh2It7INZ9cqx1exxOLhFuk06444ROy8jkiG
s+feN7eLLugESbQlhB7AeI7eG52niJrLsWwEKwk0ouYIYoqofIdnK9HQIdvt/PJ4WolK7RAXIqww
ZqE5gTVgeT+bsrEix0GRhNuYgNDFWUbbYxpgTm48m3Tnrix+5O84d8LxGxGege6qJsPki3tTiWOT
xQO2LVFw6XpTmqO3i2ya0iBEfckpbxbdvO+NdpleXh59SVB/Md8CjVRbg/XvqyPzHJS28tHK5E6+
OkCMx61qwgQZlncdhuRAkBk526dKzak1mb8mbEkiBxmALTcS3QgzuvdzaV4Iup9DRQUSNkZb5j9U
kzEJ/w5T18itE/Qqs7sBbX3X0yRlmh0ydDRi02ZYRfyCmQCM02/tQVvkHlt62nmzQft+MF0zFgZC
SHgDejYGLfh18LwqlG7RzJX9chrYSu+K+VUv9pQzaH1+p23FWFvvNm2A6wIXa9U2xkbDyG4MHktk
R08cgj2lcXpj7QZuDn9s0Im1wadfKU2xwyYrHVDeP+/wPJZkQ/NB5jv4zXWkXs4IAyZf7a1bxUtx
HX6QevF05orBD/BQa3fbS+Lp3TVILj+JYf3aWm+9tYgdvCgMTf0zkwnJTVF5NtxWpzYb8CloJIm+
aBVRMZnFAQ30w5QWb8MYBmiGvU22w/eIsDyrC9PGfNqwRaaJMPUdDKD/4UAHNzY7kg2XH7BgYz4f
Jfjh0UODsWbIzjxufIVc8qVoW1MiaHK92sMOw0Gd69IRvZBgTgrTpasoooCdPQ02jYapPq9BKwGj
f2RAhjqMoW7GA0JoSDSyTCc3GS+3/LflGAPuWtfdQUIXU5a6kMlRlk3NxUExXmDr9brwVUQUxgd9
3ioiNyX0wo9Uv3qj8HqameY0OnkZfasShh66fgXjQWoBwUk5JO62shDFvucZUsI/RuugZQmPDS1L
CaGLAM5XWkjFXLwgM5BjgEEVd5+XS4oG2vZta0621CYW+63L++JP7yThZXW9NJTD7tT42T+OZPhV
4MML68V5DgGSEw+FNhP91Se96BEM10dZl04sAJy24yD0k7dr9HO6+n6QA5ezUMIgObeHax6l7j5s
3kA/Mc1KPK4e7gFr6W3ILduFip9Qf9eEftznnH3ZDeNpyN1qyakBlpCIWm2GXRIhyZTDBgXgxx8+
RVZ9MX6/Vjnk+lJxpUQ9JUL/PA1I69TXXIEzLWdoiwdBdpFe9g6FzFj7Sw3wLIWohaU/yqQuT38s
8jX9N5+QHX63OiefxyzdXLO1ht97uokWPf+2tIyxe4OFz3+GCbN/mFX18KQqo2mfWC7kzCN7waGb
WkgASfeEoppZ663BMEtat9vpRQiK11Z2YjwQkqvqBwM78q3j4KlQTv/t+oM2M2gxQHrwHey6mb3l
GQgZ0GmCIqz+ExeIUa4Ay+zywR182DBlCaE7TIfjsz4/P/axstkcMtdPuAnJuUkIDblU7yvXQ3Pq
wJBuroQuCUpyFYkwj8JUfjJld9O/3kZmjGQ24qA4q1LJESCg8E+8wQbalwGe/FnQRRUoRW0ruae5
MiZqPjGmKtgmhNJI65eC+s9noSZOkcaz2AYgR9Yp09mYJaTCnZT51qk5+UV07Le3fim/viRYT6Tp
iW1XMRiJBda4lE9fVsPh2cvktjWnRbXXxlgA9+XGY5zWgkHFrEMW0P89DPxpg90hlO7XJPsscWKU
+GvAIKjjlIs0tTpkRhhIyagrR0t2+HB6xo/TVz8sh2O8QTYQP+v7ntQAmCC3+yLk3TUyiNbv8EVG
Fyn/ba8nMwirpNPJxfuzPOu6/z9emp0PP0ZipATemTaLMbJ6m4ILSZ+dR4jIW6xQRG2b8aChFVAI
tdf6vVU61oDevTFpBitSo+7dRt4ImY+vQmMZOfB8wUAvPa+vGfrfzwuHGW3I3sxed0/ePBixsU8v
DAw1LJO2GXsk6s6lTp0/Q2viPoP5GcSgA26lFEYCSl5n/q2dfcvasirZ/g2ZpCl0HgqjHf+ontBh
v02o8b03ZbYKpZLRoZ3uAEqcz1dWX8XJM0B3eP0NOxSUp8Fdjo+RCyEhWBCp6afYq2G9kowsV5IJ
fjQn1Tki9ubtTnt8MhBAuNcmS4NDVWZDHrrZsSy6+9hJYH2Al2yX7qmYmJWmX4IEbcYjBYDYNvsv
/b0uAZRIaSl13Jsd8X9OlUlY+ulVgj8uxJOfi0LeqQuSHKDKwVq1q2UFBHqWLoAAnRcDkOf5A/Vu
KS839mOcWsKwox3oF/+rC6M9Kv9ayWoTROAgyYkswXutGBhuY/4mrrzdig7U1H9yOyC6sMWWZDoL
oWZl74wgYfy5a0RK5wCLPB+PRTrYrWDbeLtAixtzlo8uynmEVWwzpyLmnon8AHl6f8kYZWlxOiPR
vbT162N7Bzx9eMvaU/OBgB1S5X3eWv3c7cBZba/QadCyMDSdv2NBxNO5fAfxcYDu6ZkUfnOKaI0r
nQNIPjcBaV1h6bFD5Z2nthu+5vP5idb8jTWAPDNp2jUPQ9rRypmsbQYA+DDrS2tG+c+Poc/oKIva
fzD+SBjVHHXnL523++/KMgTd+vN/JIqpq5qwkwQ5B5dt5KnOxqzdeJEsHYMnb+pavcDj7xYm32tp
ob4KYlMI02AJ8dDZkl9nKeFJwkIQt8jvdhplSJtLVGwV6M2mosAhiZ5Ux4rTjB9dpzcamTGf1xjD
tMris0gLR1AhmdLVHqCC4VoSFZJBxEXApmf0talbiEdBxz9oMxqN8CFpI/SVbe20IBO0J7Reak9+
Up8R+X+bcQFxDcrq9WWnzUSew14DqV/nr11exH7nfmLiaaSbzX8AVzZN5gCNANJwcXk13jp5SkBX
H5DjWO85EGbvPhrC5DNdhAW7wrXqIB4MbkvpIDklTaihbDIP0WLIB7onFSEnTUH+zzszoU/4i6xb
Ai+UI9m4XWPmJ56A41w3OgzMjX8NEF2WFYNtRSbYLPsPQ52NetbSHiuiM+pbfadZiNMpJp5pRilg
GnPFIMZtt/LtzAUlRQRI5YkrnfXeFUlQus9jZ5ugTtqy2Gr8gbKJVRIJSZg9o/jRowseJkyTMuAT
Be3OD8wrEOB3v9n02Kf4DYz/EpIt/AglVe6iEv5BPI+E7gl5w+6eH1+NkNFzQUnYkr1G7lFGdS+g
xc9mpRr/6NG4Wab3SHvsMaw0SURHtuA8RW8E5xjbZEwvazb9D5UcJHl9qxCj7FKGsjbIbvlCWIv9
w5StpoQmtrYmYNzOEQTJRdwaiBYoeIqYyOvr04watP5T3bJFQzhXBFk56/3v/pK2fWdO9SYJfdeW
tmR3Pn6rij7kEmh7TU7gAdNPrzGXBJDWPkN/f5lXI54wDodRc0W0dICDFSFWS6grTUYxR/+0B/9H
IbBfmK7ZeLN2YOcN+pzrjDZhYsYWEP/NtEeLuOpKCz3HBEWmPILWdF90FIcwBa9beBZ+DQ77A8G3
hA+VLmgTqIYV557WoXfZUSUf0CEaInEM7kGnTZvequN1fAHs7/rRaUDz7iKGg4BNKEJ6a2D7+6dQ
+dbT9djiYvYtwjmkBz0e8+u9EeWsRKw9UsGc3z1u4MzJzUEfiAKIb+9wa3HEzq7UKS8Pb5NYKyfh
5jxn5r292ABr/wzqawBOaK5xiZ5b1BrcpyCbeFr39it0uM+zsw1ltDk0d3O2N7ugOlS/QLte5Fxl
KsDxtB73O+tInBvrrl4KiRQia1lQ6aXM0BxlKDDsvklfB7RE+GkAZrKYxLS8IqaAA39zsiDJt7iT
nMzHNrOwF1Iqi9DKEglHoAJ6AfPh5o88NWTH+yJpHVOmLQKMSLTGIPhYgz+9vSU6q+S+cWLOJGS/
9Q92TRjIE6TSAycww8wdX6EZrUuvANMGoea03KHM44ZpoRM4wQxWKymY+xDWBtiaKgn8S4/EQaei
+9N6Vm/yXF4ClY/p5uSdh5RjVnAcx4eS8JerHaKNERNzcwBsc+U4kMrje3GqbG/9PtDUhAqrgreJ
J17J1sMZbzPvtyNlPULet5go0H6wvvXp3DbUufpr+hv9/NpdzszZzTt4SvE5AHXehSGsvq+os0qk
qV+JRXr9qUlJTepo0rM89oCL1goQuGU+Ahu0uhWZhiFY4y/yYfBDykSu3Y2tooTOyqNfvHzqMvZC
0qphXsEYNb8g3ESgigLdzbfvBe748BiUebJU5lkmOsQa3zAOpLfDfT8MY9Xjwx7VL+8DE0imHHvY
eEbi4wDNI2+WzFiT/myyuE1n/oDm1rAzLUqtQiZ+lXuZ8ECxeh8bpJo7XeAjChyddxa03rictuAd
Q/CaH0bC5kVxIY/go+Ro72VrHoqVewHPw9/RDqK28S2oQgURqfvhs6gH7iUppQq/n2DZLiCn5MNl
MuzAfI2Y3luj+HmRkdT2w9TpIDcPc9U5SFDC3rLemGdGHsJzl5rR9K3OBozNiPbg5E3RbwI4I4nk
QsOWJDorjBG2gGjecimcpGi8rMaoHiaD8pCtDreySst8z4RwgyZY0tZNOZ5mZWvKKjlF6hqCHZ5S
0rfVch+IXP3LcCwoOOBF1jWK6MUREm50X2ky1VhLHRYU3OlixJ9cqyG1xf+Ivhk4MwjRkchetStN
AEHtcFWjAiHGTEGMbY78ne0tcYyEMqWFTeJdNm01X5RiKqN3gUtKDuV8TodrwcfHuOYdaWXvDldX
XeZ5xw+/3RJ7MZVL6z91EQOajk7zzOCLSeif87BQJ1sMuh1TXYMYr80Qa3Kv8G1hZeTmL8lGhZr8
keqs0BedbalD72HSTxPpbeai2z48w/RHTOmD4GQmzk8YplRhRHZxzsCA8f58/AH+1/bAWryIF7r9
n+4zndPlcHxCreBe/KD/slnbjQA6J7mR1ITveO8CK/2iOExwa6uCINS+1FEGjEGEKOrgAaPMB8we
TllL9/f5DyMQ3xbVinCUVUL5srY4gXflRb9Y4/WSKHLz6U752Ph9FPPmJJOfowSNXThMWRRau2kQ
QQQqFoSa3GjywsRoUI9wccp8bR8LlmSb05GMkIy59Vm+ekzIB61QBfh5FPX6SgGgX2Uym8iVP8kN
gO5Khsllh0BoB7TJqFyaoQhx/er8zNO+L1/dDmB8kNaBqbFtRycJEYHazMvTVmI0nSAPpKa7lWzj
MTrVGMakak82CDT5Iqc87xM6hQlByhqTIqzJxzqTyYuzzI3ixzc7h9dyOZqJEDuqB+m6O1KdGNLX
G2RSJ0wYd/ZgsxWXOsY4AHHd+OtacDQft7Cn3XWwfZTjic1p/feUWjLqBI0/Cw3j2MhKyFD3IdJT
chMAxwG4J4c45b3FrcNKD1ADJoqUNtWdZodSGp4rZ4Z9lju1BKMHZeMYuTgYP96cXboyHQGwwMOa
z9wJzcjevvtCyaY9gGTCj/RWU9V1P+2QZJEsMnJQEnRSiSJO2zQAJb8viKlrBkQk4hTIkxULhUs5
7BnQfnP43sJKbEWckzE1ZBd4PiOABxV3j3NmBR0tMItg1/Gz6CzOkk/R4l9Ta4x3RfHHIkHEZkET
sX6uhSryk7ZlGxp2pgg6vFobTX1tXopznU9L4+MsXzl19fqcUIiA9vca9bdFMwfp+cTK37i1Cozx
tsWu+eGecHSPRxR6MtNYZdJiyFhQ2JTRc4Cx7OHTZouuxMPxj0DifB9gis5kHIBj2sV+rM42FX6T
zDGcCgZ7gqfx2zue8EkHUbEhQkduGdCpTEfq61KQueOWus2JKlB30J+9GSxCOh+YvXk5VccWUZzR
dU4cGTqxqkuiySIvIpSnmsK69PtZsLx5aYj40N6XpgV4fHwQSimrgSm+Mex6OXCXMD3KAW+1Shuo
PmEyrWhBVwrSFtbcAlOnC1f/qIWZtfFrfFBvz1xIWPZKgedwJFHnKnkuIDmiSB9eJ0AQrQLwJUvo
yDAqD/uUBcujENQ78omoV77djMlWtXwQTpgo2HiDNldZCV3Gv/E32aODySdEXisPfuELlS32uJ4K
H0BD+Hu+BQRFyAsLlgD72In2dNHRSYLRZ+xFPA4mAh0FGyaQ+cH97YY4YiUowkXDNwO29Ym16qpG
27NjguNiNAABcUC2gVYnVmYyLK4WMuHhJTuMhpZa9LIKp/om66HaDPO5/sTDIMo99KrtZvLrE9Mj
n5dmzStxSKvrOU2WiJIh0FcObLRS2gHAWx/cGLb1cvpR010VS9DToqwnrHana9+uQxgbAufuHd48
NK8UBtfNkaHp5qXl+cLu0nCM0Du2gkWwiBy7U74h3zGeT91QO5ZY4f8naq2YLE+ABYrc9Lq1D2O8
QRTO/BR7Ye0BNbNMBnWjggd6uuoREckKNdVbx9LTgkGXxQc6kUkzJys6tH6e33YaDEKCxGlx5v3J
4PbUhDy7f8YN+iDMnxEa0bu8lRvhSFvuGUMoB5lXR0VtYFloNXcf8IpvjdlS7tKcNPJ6Ipvsd1nf
peboVQeu4K+/8JsDrqgipWRiGTDGzLJVUBH7sNA/bzPW+wr+pL4vG4hvphDPvIwEWxsw3gvBUCQZ
VkMqv4lHTALyYM9BpW50ma3H73pxZpZSzTrluBDhFrRaCN0sSZtVXD3tBIpeiQZb7hsNgOk5Qv15
R5+InArjXt7VewFHzqpR+P8m19Eg8xr3ywXQ7Wu4Qlz49wDvYrT0Z6NIggbyGTrrruarV7KsoeXm
iK7w3EmRvMEDwwAvsKEa8lNHbOpyIMWKktddRN6S5Ef9oSETK8e9qwGOSJh6D6AhO8aRxPlBT/Ri
fxLlVvNL81MBnaLrZqos/T+MsF2r/ehP0FaVKzfW+ddvk8PrfxZEc7cU5s0ZOqa4td8nTibkJSDl
roHREFD1DhjhfteeK0K4VSPS8Pvy/XaMVQ/n5Y6KKTNfqh01+6hN7kaKYe4gSpYEZIqLr/toupme
gXr3H12+hCCgwhWxq9emTL8Sj+KdnKrN0Pp73woHhv9rs1yiaQ5C4QomQyEvtoLTxaHevQkyGxkM
Jw0dLNjdGoJtlnaNRWDw0YZ6ZHUZGvC56m2yBfKYNN3NN5AP6XlBsfc34UZp326auWmTwypCI6vP
JS8DohQptzJoYgy23PTUNVysWKndrpq/yq/m6D9CrLyAO1NrBnjYbipowKvuVZEXUW9PtteyveIt
/v08caPKhj0HB42ZU8Qdbph/6XZMBaa9RwLUOvhGkl/TdUqoLk2G+S9jbExJDt7RK1yx09fH6QC1
irh5cKlhnVfbgMdZrOvqHXQPUBFJSGPraByQoGi2w4YIwzyVYzerk8hdLKKlJiJBJcDBtchLSDd6
EBt6Wejgu9spBJw3FUWbP0Mfbv5TlIKxPQbEP7notsSESaOABrqkXNzf+q+KW5oohO4btEXuLP02
vUUPKpZ9Fku+cV239sQThpMXuhKzdlJ3nzCDtSnlXiZTH+hnbWXssJtbMOJ/nfPZTQsjA91iydmi
XqBUfh550QvEfwdhRszKYscImYnPoKHlYKf0Wt0CWth6KLpolFu49AkGeOd2HbkflTeLr3og88ij
UpfSuoV5brq9yBWZk6gK4wbKgiFjjgIIHMpMIwTrYvBZe8gK17yeziURzSow3lv2GtV2Ly2lUPfM
f2j+3Ng3Xh9Ok/O4D4ftj/5vAeDZ2jL3pOslp1ARA49sTTwvqVcN/NRpiydUwZ8MyAcO+aRj/sXc
v+nKaQ4qNZ5IYri1EdJXFnKQ38QN1oUUbE92klHXaYiiSWOq5sHiCErrcY6Tz63AZ91XQDdBAV5Z
bRNzaIABrjDnQVyt5omfgkEngAzESmQRiIrBJGNzOb5GbVsEMTTkxgk7jItLKcVCfP7OKLvCqa7l
65BNP1FTL7AP7ReohKJV/qcyqoKcMQCCEWLJj/C7swHyldmrMbxaQO6E/CFGa0XRDUqJThZHLqjg
jcIASUgqYtkX7ysj3GvLDc4YIgKakwF9SN8BT6tZY5V/jm1JMrJNTdJxW6lHYOwmrdF8a2UToakP
pS+BC4hi+/SMAgZi15oufq13PQRRpfFskOiZkkLIQGv2bL/Dew/V00+M2H8BLddyiixX7311+sP6
ooqytSMTzn3h8hpni9LPjPPtIpXBJQRU9U7dDfOzhJuqDiwQ98qq+FUUdmiVZp18TRwHREjqdhfC
rNQmTcLP38sg8eBpMlTFI/2PdPCKCrCuzdNDTS//tpmqaZJo5nr3OSgfa1yKSUThZlADf7RUJh9j
pLmuSBaWVFOi8hGoReYZv8GPTTP3c0VoJ63PFLKlxUN2ZcOm2A0HY0DOVwz2egLJkx0pZae/jQOR
lsDgbSv4cB5wdE+k46BQZwPJzUczxMn9qsExOad6oSDLudxeFC5eNxRceaDVLukWC1uTNeafkMcn
/qervYc9gk2xenLN5eFSf9JOIjxxTGHDL5PGi4OwaO4B7Fui/E44uuQq1iOWZlSTrxp9mW3rlHEN
LxoBQ8EnFcWphrhUP0gDfd4CSdnEiQ1cBup2Hc8j1XTvUR3q7/9wLFiGpnxwh4KXJw0HVhVKgLRk
SxeP78Q3yBkbvoqZ6+k886ESMSbFKn0Ro1aJUZhY2Es79Ts1ZBZ8KOgF256ldO+cMcHyOzFW60BO
qZUcn3pWCEYumLhEi4SsWa9wwWaEnAHfQGfYzBFPMwuUIpBpwnyAnys6auMQHyg0COma96T7964l
7ytKkYq6VGohzOy8oO4UMnuNE9IGrHN0ri63ZOadATkJf1Xj9n/NLqqp1b550L2xNZMI/H96AMqT
Yct+FpMhqprPf6wtBoJ8oUoONVbPP8L6YrX7xwq1Ga4uDvCi/bor/Lii3j6WbvM/roNxQiNGpAgL
gWdHpdTQd5GGX6p79hc2+V+WtuDfwHwdKPa+ER0mrtjWca01LeR8c63tTyNJ/B6+AAiVDGvbXhhM
rQInvMs3xayInYFqME+nDyjhbjgkqFDnXC4qoYGXiNz+Te6n+UngaFpCvAabgRTjhxvS27hLJvcS
03nl1/9ywJ7f/q3dHafbwLVGSLRAgUB1FURcz9fhz1eOshbxBymr0nw4DDU9ajIhEIeOT1eo/lQf
wwArLAun0NraqqU1LfKEfXuL1NpxYgMOjmYUpYqhqm8o58G1ry8uZmYE8Xup1g7hj3u2fpySiP+W
HcFd+7FeJqU0wD28lvGisdnlJ3EnivR9kwduE2z1JUzHqbg1C3IuOsBcKgQmRwznpvW4hq6TE6DK
1N1+taP6T7y48ih3rs47FD9lJZ3F/C8lgeNNBTw2eR1KGBWZXfk4KG2tizzk23snglHB1gLCMyCx
l7XMmFk6JgFTiNYXuhesx8M0tgYIWpH6M26RZ4GQwtB1uiORjfsSxVPTvifT9pGHe2yU159LHbsv
6ahqXdVS7F+5Eyp0ozRugmn9Ga90B9ERl5uoZ30EW3E4BFlMZ7snR33r8oIBgFiYNTavtVyglohV
75WFnCDrZfbM/rKHD5iOKd5M4nPL/eB/jFtUyqpQlCVlnQf3DoL+kVuLegFSzvIa9VUrsxnTZas5
/MUy5YvoMtnGU+3NKCWGzc0Kq61HR5Fj7UTCzwmLsZLNL4T6tP6HcnTXOh/7JegBghSmRT7Dg9Vl
6s8SspUmyazIDfJlz6h+WzIlWAvGBGCtoOSYoSYpa6rVPZD6poKkabwRkJlyuoU1Jj4he9GEAXYb
s9vQ1ITufCcVWlw1yaJYlsrkaqwmmX7Ox4Z0SYSd3MmuomU+ay4kQQbKS7tSUrS1VWLZ7BVdc6OG
ubswmqMk7BWbqPJm1NA7B+YlPGEczocgPSINlz20ymcarZ4J6NdHOud0bAp2C+hdIDW0nHmo82ms
7plR+luqRFdDx14N2Nknu61tLDH31MCh6GqV6jVZLzwrdICh9AxHTZNwcHW7aa/+dkn3rURD9R7D
Zii94LCtFHhGV9ioUrNkJJzsITI29o15dm2+5H7c3WYqvp5L3/Bm10tVDuDoeJd6d5sJjIxPPvEM
JcubB/Qdm0AZoXJJRCuZ7Rm9hm+4KEzCJF2almXSLmTmTFl1BHhRevgorrXWbu62OVRv5WK7XVgs
xP4PF2WaA+edQPdfwhIFa1EwpQw0dTTUaq4uac/94vun6oQhI7lU3WsCNEIHDiLYsdzE5BCBed6F
+297MKNB0puBVImMrtLbz3fdtNUG5Xk6qQ0t2IaNOYhW/WJeOh3U8zJqjj3oV/UDlNrRzVJ+HNiW
Zrl4giqCEKpLpCZnBeiXvea7FHGSFyUAJVgN/dXQ13Gk0RE93NT8Z+gQyvEgaviNAIugA6CEwoFN
zHmqJNuPzn1xxv/RKFOE2iIzVTqpmC92v6T88WfhLIn0FTV3QRSLNZKLnavqwB/2ghJFHAsziSWk
LF2QIaTAcLGwpzSti8QxecSaHjf+y/DS8KmwNHgariiLeN72+rA+34SQXgh0WVeHLhK9ujB3KeCB
X/sOxICxodsUoc4YGxqYSERVQcOhGy0J3+aUn2Hsr/kg9P826QSGEzGHLdeT87uiAqBjnn1TjiAR
ITnFtW3P3h0sHqqEj7V3vSXK77kaigPyva74+46Z819e0jxTEaGFBmlLGr1kPRHVTcuJEXJUQ7/8
rGCYwp5FyZoYq9f7pTobo6CG4VT8HDHdpk5x7fF9fCyiELwDpwJSf4ZmrxMvQZb4YjsrY4vZow7t
t2Ki2mJqiFQARi36Rcmso1kMy14ch27vLXVUXkoOuxcwdceXJ8nHL9mEDyLfd+i7zV4j6aAqjWwA
LHAmlcIqRI1lawhYI0739gttp/hZbVUmFPHrYlNIdHUpxGdZHasfHwLdLZNVyv1g6IYY7fqIznD1
jJ58AOfuurzOvFdFYGYa0vaNKKk8/zmCX1grykngZwHT0eojTawC0yvfq6ch0GcAz8++xpKVJm88
lwFLQ03rCEU5452cVNXysOlR9EvgpknaBs3f66iFoCLB1YbMrkk5CJYOi+bj2p77iH4jR+s/bsRu
EjzJRZ19gQM5DJgvk+KrHZK9kyvLMxWD8+IxT+zCvCo+TRiojlvb1txNnq29jdrBNYof8+LOUXNz
SMAzYYwx53lwb+Q/dJFYo07BTaBT2nhZycCDonhnvNflp5P++R0hEnN92+FLrJzz5rHIkao7xar4
QC7mctrFp/MAD3YcFeeNTNox0qIDVvs2shdZXtdSWXbxVYD+HWUZVyq59en1GicUpzGXBWvfXvPT
CPrWB/WqwZqxy4GwxF3qJNf66f53NdqCm2v+urgTA8Jaz3VjrxPNdXhyBZaOvmtKCftiDmVYMBxK
oRv374oFip8MRh9Ry6KM9ICuR04/cbt/okhe6jKfHprnZplfmih9POmktH2AsxQ+kG/Eg5zRsqHZ
VZ0s3nC/ZbgrbjCeT6VcAL+gVGS6i32GPVTpDitIlEDAG2AFbBjrqGFEqHbDsA3rNt1wKYkLlP+a
psVXJ/ot9CXA34Kv+poZ+c9aA85jD9uoP2argM1LkYadhrhcldSUMI+bw8uubN8SeZerTA1xgoyV
UQBhqh3IWDK9hoeGN+yWfgwIvImSzamZHWBvRwwQGzG1RHOEAHmAzXDDqMGvIvYSGqCmp3P3FEZN
EFeE17OsuBPkYTcev+DggwGn95X+7VmtP1wECVxeK+Qj2M1ExupRPdMerOEgkRaAwqxUKp8bB+3Y
t+C4fqqtnF5wMIxneRPFPsZd6HUrhnSo2RfsGRXgitzzNWgvZNjq9mNfMGWdXZ3F/lvd4zWdcjBz
Spd7WBo1bbmqYyqh0i4lwkzBlJMsBWmtrN34lIJy0yMbJkWUAV4T75cJ7axnf665nF9Lwd7jLi2h
xFNaqlx1nk++D4txyChntfDhGK7NNN4SlzWvQr5ugcYKfh9pNTne1sj3jaxQsYn5Bj1p5Pjz3Wui
l0yEWGC2vL6/i0clPuvrfSRQAbOgVJOmewNzcoBkuvITn/hMTMxmnGZgBaq7cETWTBYcqqIKbOFQ
tNUx3NJFUKKbuNsUy+3yGm4YoGbG8pNe6KGyyGPBy7jFaEEK2O/JYS/HPtcWAxkvjdsNVOVFTntO
NU71EEgW4TTMEZsl5DKVvc4h9E0HsAkwicMFg2d/KSrWUl0ABXH2Hudj0KVrLSJLdvs+GYOU5qj5
+upCfa+jsYGpbXncHKL0sn6uiMFP7wayDvrqEPmyJXKd27AKn2yUtY7DdzATsXHqHyxxZSQHi+9z
CvuuV4bXXNxzzXWhHavEilm9gd0MV+JwNMrkifc9mNybaMyggunzzwHe1LEoLt7G5Gv8BFBa/lCS
0/bEhMDgVCYMoh7stdwciv7l+E7VfFwF5VvaCUYu3lWJTgh5iEljMs+X47dcD52tCZDsyMnZUA7h
finHm8CsyP/ybrJe5CrynpVCBspdSEVsMhp5lTr1BRxbsYNOonOPe1ejvW6kyGR+9U95KJB8X/3+
ifCOBPk7Us0Gwyyl/9TkKDWQ1XT8VRTzqiVcrQxx4jm6UvLcs67gF3wcgCYXKS+AB7X1ddKoPUtS
YK8JZ4gLTwNcp8cKB+K30yDzIHFUzhgmQ05UybH0qiwIwy/ASjmrYQauw8xv+4N0h7utXymysWSH
uzGQ3f6/EPZeGutiI+vOB7+VnS++XidPHxInrgIycSOb/D1W30N0saBRaYJo/kpVh0ctjC3vqz8Q
1CwdzpV66hxjwQPq4dtOctK2gqmA45aQJxk3JJWi3CM1teNOUCr6O194YTS/mybBZNB0WjQlIRD/
QR8MSaeh+zMoq/+kbt8IUwvCGxwUWcMk7yd3YYWdaeqZAeXlJopU3lJ5vleYeMr3fMrCyVDCSzXr
hUqem7jHWMzd/tYNh1F+sIGW4uWQi3ISckZ6tqpYtVMHP0OPKcxVzUHcpRY8kDVd1tsooniW2rWf
VkaNPs+/hG6jsP6BqQxS60ax9DDwn7+wTNu0VBE3ydH8GxKy5bInyvWpoipnoh/RsvQWw3q+2bPr
Lh5XO4rNt6mi/Rtg6Ne3VT7P2U3QYP8nir1WiuRk7i214+Aaq939bv8aMOncHp7nwTZKt/bACAlt
sCyXkYNiTPX02MudoDs7B8Jtmz/Kk1TUOb+GqcCREsECJY4QWaxVaPxJUvuwCi78y36Vq4tnfrRl
K7IW6NW/2hrZJ2nhlOPSwEkQSAkvJHDsaQzsf/KiCQZNevFqCJQT24FxtyFZBLZjs4WwVaCOVwOZ
XLD3HSr7pIp6Mrjw1gaYlbA/cwVks7iw4fno+oNOzaCe36MWhjqxjPlcBvGrzNrZDlZPjmirKjIi
wnHkIQQM9ksOz/16QK/MJ/llvPZrJrC1Pgx4ufiL5jUUNprX8VSvvp3vNtaWkgv+PNCkJVJR07di
br9C2MRPb4EIAP4sGY6Hv6NksizUnrOhLDwGONlgI1y8oGNqsPZePXEO78yHSvYWGzGWMLOdnUNX
QJtDh1yLEWEsBKoyQX3SaNy5uAxEQLm1Q8ru8CHoE5Lr6/ZK6IvIuf737porRq9BRguNQEm6EjIp
kufmaHfz6PYNZn3t+LTOfK2SHyoIEIx5kwM6ZzldJAjzrpo/jMF9YckSG9h85jFNAqzyKcD37WjS
f+bWdhsRJRtMflDcs2xEx0BeVQOFeQRqOvRivdNj2bMbNis93ZDMC81kLU730gD4d+wuT6FHcLSZ
rpaUbfRSqsSxNdUFBHfvAHWTES91Yb3KT2Lrgqvg323ibuNFWLRHA+FTkXor3HwVuqdbSZBGiWNs
qHrCOgpK+A3cTPyhleRXevaJRBwOk8c7AHrfumhIkL32eKbbvF7yGURYhdOdXjiuibDuIQQRH7ZG
w6DOL9wjcpNYBJG/YLLDfF+L/HIOU9Q51xPs8JZ1WIsID/hJYcR9BhnNIttvxp9/q8J8E4nayRwC
Ath6GccauxmEjalX/GeweRSP1TjgU8w5rDF324apNKuAzcI6By16xRkL/gTEwLHxNsfNVzfpuCqk
Oe3qyedtYbgZcbYvJwRjttGPI6Alazoi1neezN2DdaJy7RFv72kVfptv6mBGN0O5U6vUjZEm70Vb
FgAt1nTFMfjws6gK7UhExEONVC6iXq4FWdd09Mv+2dt7aCqCHyMDdggZrfetRJ5X76W/jgpsd96k
eFL2AdEuc8l6sYxazN+nMfzrqz1jsKmY0Y+hpdpR6yLFojsetFLREEiayGlEc5JqSQE5Wu4Kfd1j
9tGOxD7DsNsm033wiCoL1WqIYqzz+1fBafKrhtmTRk8FJeZO8q6ZIb8VEUMqq6MJlZ3xw2R4LF1J
aVFktQ60XnujJC7iqOxm3RvhqZE/n2iGsZdUC+kAcaIuIG8JwJaLFu4ih7NS4KzMQUdw2ZNRRc9f
R9mQtx8qLdKg+bqjqZLXSnzB3HSVi/gTBAd9om8kg0kgHlKeVZyCfz8FS5xvrKAgOx2mLUOf650w
y47CrzVoTvaINa0D4koYPJ/ShyRT4bQmLkfHujLpEmiuvF3HvUHBOtzE2fr8JTLjoGY3MT9XnOdD
ceihNIysDsWSST8dfhyKpi3XlX+R0mXN2OAMnV2MzEq+EnZXUw3G2+OqJ6wlvA+mYyJXFA/BXoMS
SX/mDjF5NXcvizXvFK6/MC6mb4E/IAaqkn66lUcwhBcbx7BdH/LPv+2rpYj83pUU+bg3FPgExF04
X6dreN2xl6cspnVPKWZVxKWl6kj3T8L+dliGKMB3H9rY96k+9P61x5CT6/AwmwJL4/UjbgrfLam/
dQbV852XoYzTgf/IdfsyRRGroQzcUiW9AGQGVqFAhtEJnJn8cFhoh4w7OejPTfYup7qrGbpwo4hs
tAnVImWsV9GQWxRaVPkNYo3dAwl8JHokK7mx7qyOhC+jqYHQp2ltgf+Aqz8jua8ftIXVk+p8TPq0
6bXzA5RO3z5DbfoixU+7c0NNGEcbSjS4FFXoCi8Y98mhFk+tEA+WI54uZYNQAPdgCA3LsQwHtrqE
iCG5msrboM24PxNRMtRcR2UhWgXJAgrzFSU2yJVB+hqJROwAQSBUWXYw2oSv7lN1UHJXr9dAamHY
PBzv3DDFO+omQLCpxN60REIbPAgHvz5FAIfmqLn2cgPao3RyCtYXjw6by8lwzkJzGGxsQ4fULCT+
PERceRpCsk37Ee9dmYMaJ+HHAdYtmtr4G58geSmkVQ1DCjqqSmQDl7uRHIFwBRin3fNZiscp0jvX
cBukMNy9oyT+pkWENudEAAYsCjhCdYZ+51TI6gu6i60dxAiZqwooQr4jmiR1llDgabFF+vNEAiB6
hDNFAHch+DeKSGYP7SVGUTKrt+Yd5H0Owr5cjLNVE2lZvSRZd0QtyABtXczqZ8q5XleQlNyL1G6C
Ej99LwIM4wplenhU0f/6VMF5JjPyinfWBLMhzWfP33BAZNi03dea11dK8kyl2MF23zA/bnVR6zAB
ubhKSGcLrMBmlTjr6UbXr4baYS0HLrPEVZF3mD7um0uU4JcLMZMGvT1t7L/mYiZcCWdlrxif8GMY
4BBMVzwe/PBDhUGB2In3MEmvIyTixArSsFMN1xNsriXvINtLMmCfPPlXPQRoZHamXunFRqaSjsDq
Ka/C7b3TpbonpIdTaamdmtoGleTsgnQT6XmUjj2s4q+HKV1T8ABb+HEFFWXUmurp7bAigSQOEYKF
0MHSAWKeElZHOKikK7cSJYRJ2i2Mt0JAlk1As8WesXAbLYr7gAd9iFPGP0oQB/MtnHBoClBlFiNd
O9IhGzYorXw2dehhkV9+JnbBz+sKXz44qE8NSuLI+/BdpAtehz/NRCur9KmnzXnr+IHwE0i19P/K
yi7c8U/95iVuxk5ls/KNib5B6Eo8DE2AIAH+UisFKTaMEU2s5YYzyfcXXhyaNCm3SnWTIv7QlcxK
3yiOd46DKVWJUQPfALBzn/C6w8fqmDvmShsqSarPuhoRd9QLQmPMMBpvZ8g7L8Yl5niPCNuQqkFE
rItSnK7byuS7HurUUslNxVxPo3fSpcLweBz3M5F+vgMXz0IWU19SR6DyPLvCa3eNQ2vABw36bkxM
zWcXNglR707tGr8Zqo3/n+2Vmq5tfNO9uuwGGcSpkQCyCjLrnWas/oRSXenWyLfQqR91PvdXrjcb
8dyNTe61NtaW10npwHJYER+5TR0+XFbVvdGNwmprAYjqFX6SwX/PZdD8GNDdTDnNB9wO99f6YCAW
AnLuNV1cOdd/KmJlI2DtMbZs49j37iveHjAuZK+jvubi7qwcAxOfNdxoSpD5dzC1OEgN6AqORN7h
hTY9gFfvPo6S4El72/yKtho9FVKdNaVwFnegLoOJVwUn60/HVUDQTGolGpIZ+6ye9/P+Cbj+xqDl
aVEcBHJ9U1cFANPpjFI76SwXrx1bpQ9tTNexdNBqIg9HGTjeAsP1RhwWUTIuMf0ssScOHbSrFM7f
3aO1ABM7BwugfIlSHvHANoWHFUhFbIheMxVT67n/SBOcFV2asZwWMO+t0YWBZuNKIss2AmjKXwjP
TjmlaJ52IGjlL69Vv9AmmYverXAubnTiLWWtimlsHd7Qq1E9xXiIQav/P4vXGnjFSzLEP6o64tSb
NoTQy8mkRLI6X9bo/mkluUvCIR6AxtoPEBCt7SeGrMOI06nV71/Ti7o5Xei/GPPwSdp0x4milS7l
hKlv3Y3fdSOnMn1RiyTDClnOdqVjG0Nr4HQRKe38nSmTZ0pWIzqC4QOv8yt9Ec0OHAyLD8cigenQ
b0vxqgIniKZbKedByYlkfXNEYLgxmmPeTRg2cXBJvCFTOoNwheJAt9KVrzYy+DIi5h9Hu49dRwRQ
4JuqSFqu/2HPi47LQeKJsqR7jDgfzjQ4nLh9L+sActzDajHt2HMqMPwta3ceh9XhN1iQqSB4SGqd
vbE2vsKAEWXbD8PKTRvAjhV0Ucjm6CZge7iZOvJl3b98cnsL1bOxK2NJo7P3Jrw8zJsPaeqe9PC4
+81F/IaID8hTGPKYiQyYnIz+zW2QQB2gr7saQ2OX1ZkFzpT4lY9qykftv6BYUctDBsaugW5SdP6T
jOGIi9VR15ix994TZhvxK7P1sV80ofd2ajELfmPZs5nkClTGm2ohcYHTLXDWVmdFUwL5M9ZT/d4K
Juorf6wqzP9eacZYOhM33PYIDcoi9nJxbtoU4RX8K7PSQ/cL9RcS9T3MTrA/cjNoVHBe79qjKyA9
3N1WBO+D1x9pbCUflH1pXqEiqiV7k09FJx649cj/ijG5qVqOnTw1i42uwBH+d8BmDwI/eym31Kx6
tW48I8hTN8XoHY+BD4qtIM6gMHCJnHnyT4wwt8Ivbbp9thyINCgyMqMMVsTWgPFBBL99RR2Tg7pj
rayYPzjVmDFlT8Yl6397pt2PUArS1V6S3ZG6abZp1i3CUajqGemXXNgFDtyEnee0leP2pbIdCBuw
/2dBpLRukzjsUgandMf9KFt5xsCWI+xhKxQ2p0Hpzu9gy3MKAek+zzA1aYhTMVESpTqEAfXCgh+t
JSNQPWacvXpO3PVYpZuNZzU1LpGfbkSbJmUw26CcclF/awnNGFTDeHw67u4VpKPNE9WsXVpz+gz1
ReNzQWbAgpSMrYau4NG2Cg42/YPZfcd4mbUCHe2yIhXQ9BI2lUilKSsUlabNciWVW05iSJ5+/g9A
GwqOxiRW3LsMRVnrf6IKLoX3vVyA3AEVHWmVBbUu7qHHowo5b3baAD073SEC5Dw/7Z7P8Vgctzv6
N3AnDMAZf1+eR5/kpK3Hi60nr+WPA/awaIa1GAfsx1A1CYdTn4JYWyO8x51ks0x95NsHXN6DSa5i
dCPMpqG/29kUz7du0FrMZWAsvaq6j3ZkcpVk+8Lt+sIlH03YW/bP3wxu+cu16H8ahssLJP+M++yR
50g+KpvIojLfvV394yQomuMKW+EsmWSasuphKSpiChNQ2+M/Bz1dB/m2Oo2k2jlswlLdbQsytTyI
52U+JQ3P9f75e4e2qm+elF1PA1aNACglC+8u7e7we4qCe4sOF1PMj5TwA7xbyVi1V0cBxS0SoQct
30Sb0i0inEpz+KhyNk1qjOejrA7lB/xAmjmkT/6trbESuZP03QbcQ0gJDeEyWpTW+qzAgN4HP+0X
M8s7WnOExSB0XTyEDjd5sjUaNqNZsuJMJOxOTcKBSSka3oFD/3d20ocFg0d3PUnweJu7antGYlyT
xYp8lK7PcLnT6DnTjYeh1SR2b0MvtjRWX+VeKP9SfHrw7hGXinU17u1lxXYPG7Yx3Y3r516RDP+9
6RWehLNOzTkClw4xtgefS3wWCgI67Axrm9L7w5HcCBslE5p7Q/UtQYztAlfLo/e5Vsy+GRTzu4NM
u0x7HAjOOBmBU7KboFG3eMPpoGD5IWdKy7TDJZtn9m2KGjEfwQCUcqRcH+icIA83+c4Xa5bhr01p
yJm4yHJV9Zr7h1aDKuuHOWK2IMjQcHdxUkrJGluuFTsYDs3/HYdCis8AaUADvTyPPxdAhChOy8nP
eWrSMxoLpurlRru+p7C+rCayMzNv7/DYfVM9ajzJj5Q7gXSVeEqcAQCjRgnIvL/7/2AuKJm93ds9
CMx0oADJfwLt+akiwNo6b+g5JyFkDW/26V6ikrm9XJ4eocO429/rKBvG3XF1AtzC1ts48nOmCfng
KI4eUTNFBLlj/z4VlMFTWtcmXbCkRbIrismKr8fJCIP57Wk6zz15czLHHOpC30oHRUsco9Oo/6G1
4buqjlf4eKPNZYtta77oFffV1SJ41+S5vOBDwdvt20s/xFreYIaUWU4TGknG5gjD5opskjZtZiZy
G5k/nYUOIU9U0NATY7BHdLQ2Bq6g3yXpCRyDkLy51V2CJFkc8NYCUo0en7oVmQD8nHOiY4o39AJu
UUE0dooUi3d9s8D5fS6j8shArOpb/c1hZsqfKJNAY84KlMVWu8lPL3nTIXWI68sR3q5/vtZ0ipL1
hV8JiGVwnS3AVVIINCwhK3Em1F/t4+S5hRCw0iJ3uNmfJjzLIi+zEkSGbCKGrp0eAAcsGOJg5Ne9
jvyc/2+1wKh3Bwp28GynRgYNAc7i/GtDdXNqpVLa/BerfjCj3UojwUXyxF4JjIJ+Po+z3Ww/jinu
P3CFyyVOdLH+RD42iMnMS1joMuNEGbhRZEwSCqijuchlTie5oFCThIynYjJqkkNW+GZlJBuQV9Ez
CrOcyUSNCa2QWBaR1iaTbSfCQYBSCdFb5KEIeGDUhBMKpLi13HCtXaf7LYqIEd8UkT82MSyMlJLr
HanF8nF4PoepL1LWPA019zFSKOyYOnkzLypt2aIAc3IvehDaGSHANYTekvkfnzPV8Ag/dRfXFiKm
WOcpR/O0NU0dobHJyb4o0bWBjaiJhQivQu4mCiUxCOYrNpbuTphY+MGMYE7/xbBWPyWUUDw87MhW
1RJEnTWiRSk8xW2oGvdp58q9w1I76grqS9e+IVtlZQFfMVEocRUJ955q+YFSzkKkqMBuS9fPQase
WSavQaqoVMXtg2VqW/Uvp1APerC3hN8/2GnXb067GqmcElktry/aZtv/PNJC/UavbsWCre/8FwVA
AAm6Cag8GGfZgdqPi7AH3BbOk9GzJd/O67lLIGzVl0clMRbOwEglD9JsNtb8CCuAr5kxWAqa/v0r
yhafCx7DCXI6g0RF8GvftMdLWot0Nq9Pi+jC9wZJgdRi9XYqvZpqrj8cVmZQOC66CKEJBFXpUQJs
Css/dGfLsiO8OvtIASBLgW6/jq6PHwrj5uoXMgaPMJ04Ar5Mif7ycQlFxE43idzaMUhNhA2bupJV
n/ji2pz0ccciqOqah2l63PEJPKb2k+N8KDKx3f0wqi86wD0cJSPokwfDjSvjksSoy2ronXIjQHNV
IepUgwN7/KN/xq+fvMWwV5+9Mj+idgtXDf0VkY7ynVR5fAeBoIYSZdlWLA1hSL8XFVZ/+3+5f0xH
q5RAvoB6tkhADVcH3z9SRpCLQVrqdHaPZRYi6o3DvKRLAjZ+5Xr0OCjNk0iwmlJH1SJmk4UcqpVS
U03BGXSEvfVDTdjG8WUfv+xcw9xOU8Ott/j+etjFC3fo9G+prUUtVH7gHUoetKtuMVn64xqpCJwD
lPE0RwmzTGlZYC868dkYUrfoHpEQp//l2IF8XUYmkAVTXkIfD9dpfA8iSodRoJsM51Ka0+ISrnXr
ZbeLeGH0yIsfW0Fj297r4cRacVx2yeX7/yGp9ezXBB8e5noLB7U+hPgw46ATybQdto1soci/S0WZ
pqVYKvXcb3Gj0SJe0vW7S5amtswTqlDwgYyFpyQtG5Ssb8ehztDQVCrtEu2pNn2jepFbZVslcdJV
vKnUvV9R7SUE7AWS7fmgnRwTXYvc2h/5lzmnQpnATQPex3OCh6gyjFIw3NtiMvpIdJlELNU2VXwz
vEtzbhraLh2GiW6h3I67ARa1d9K4ZPgLTJA+A4S814egD6avt6F4GS3Pfer7o7nek3gVClrstWKg
Xx/NTtnv37xKQmHPCRDt+2MmVQ30wcYWOs1rYDunrWGz3EVobHh5yF/mhJY1LLBEaXQ8A65arjYe
+9FX8HW+cERlLhb3OhizeYMgtvt+/HNZ+8dCrb/GHQ7TLWGuGXUBPlruS+sYg0PFNIhhg8+MHCiK
d5Y77Ndal9RCHP4o5B0trlE4+qMcUoK+6RXYP4/tF1VBfp7mZKWJmPOEtA3NoD8SEbkDNWyI7193
zbBDqZ/zoUwWLsdlZTu9deugjtckUimLPGd3K2Sf0fmWb/tvWwDxGfZ4MTQcbO6zFIQBB5QzlbSB
MDFzEUlOPNPkfbQYsoyTgLGdK1lcqFHU8HnWxbgoHdgV54p1OEso2nvF0npaokZs1IxiKq5b+H3B
wNRGseWqUw/Nzqt9I5rjZ2REkjynQ+++5sYwS5rw2QbwLiIzn2YXnPwDPDcpQU+qxWFsBHAsHnLL
dxpwSXRPqOeJc8jGj1nLROicneeBf3lI5AKZpisZFZRH6ZOhcjb6D98lWCB1YBOlmpg4XoHF5KPj
ylYlTucTvkXrJHqAY+Qn6IoFSRRFZ8Nd6aWUWFcCUiXni91NO/Kfosy2RbwKO6UC8yV0G89o98Vp
fRkBkjfJJuLZC/85sCgjh8xefiX5dtx87fD0qIvMBJpiRPAPy/oujLFEdTbDSHQUkopfKBC3e2ZB
/joM6jX0aiOhprbieX0KV6Bq3fNx7tLXMEfYwRVnr2W6zNaSL/N7yKxeozajut1/OZtY8OemySbs
nvJ2/W8fgGPjzNcHHVWnsrh8vZlb2W86bskDx2BPCz2ApaV6InK4Gz/0ui0kxZxP3jLCyNGwTFdj
3n7/979oAWA+pumTLcSeJp817pgbJwNF+S8hmkJ0c6IXK6DJaEyB7i/waFrW88uIwsMRNzn1EcDj
+9nOXk0E8b7u1f6hUfNavYea2aRb9SowwRdMMw2xwoyXn3BPR9nnYxxg7jGDUw6cyMFPbjnC+JyA
5p2Bg68aIX81Vw00rXzoi/zRevrNpk/bXkdHnUGs78mASU38vRrUdkkm2DceOGskQ/elFzneNuA5
nKDfnN6TFIPGhZ5zEH9IHgH8tN2Tje2Ik2oa7HDJUOQUZrJpODCKJAFmYs0ccdOCEKwZjMUz6R/I
r9gn+EnK/0Ewm/sclxRQBqfojFSw93+lR2ZJKarP16BG0J0cZuurD8aOHdutRIenehoveZAoQPPz
Q2CBzL9ddyPIJ1V81Z+yZxryM7WTI/BQOkgrivI9W/wfkWuSAOqUuz6v/XqYdyGMbYeG6FIyzHOD
oPttrPMiL5O00WROx0NbD8Ah4vA5QWRO3dQgZ/YMe5aalA20ICDfewWGmwVHqgsSAdObVtMKhRJx
4mb0VDpyt7U3j+DKryYxnCvZCoBzDLazCfIt+6MTSD0wf/v3uFvWWd1sNDhPIkh0uxbCgeKxEDID
bF9qtQ0aWp1chQP//yG4RgzwBM3KFsMR43IvHUXBkxodOnZiDcX/9FUMwDBFHVEqlJ6sDTRezO8r
RyoFDsgwJI3iy9jj61Q+QQblHoUjkjU260ZpgsBQh4hGz7tMWT4IuTVWTh8DDu6FVbfFUK7RLTrQ
ksxiF7kDCMwYJnS2IeDYOnisXCwkz9i6AphfV8zd8LW5RP9QkxdZyBRRI+FDXO49GcLf4/7MhyB5
q905NxVUUsFqN8Mbg9O2a4yMypCy3gRzXVyCp0V0ilr1eSSWOGRgeUcoQ1BT9H5n55O08jzEAc02
mLShgWR8IcjoQuQqaf+BXrq/Qk1/ae1VX3qSxSh+F0dJynAK082Ebsuh3PzhrRV0rH8/4bWC3XLQ
x4Bt1C/Ryvi9v3TQdq2YBm8leq6SrPIpVV5dTToXHzpuQAVF1WyfpVL6QVrMkfqro1CSpAO/Npmq
EVJFU4zlwjWDNc8XshyKNibRm5O6JrEt+IIdhN8bXImCxHxpsA854i0Hsz5yUSIE8i1V2UqfTy2K
gNRaZP+ewDsqZPAkkjR/+IyLHFH2NwEJGHCaaNJQ3cn0Pb4QDb+N6Vd8us/Kcy58OqhQhbgdJ0K4
qAZbx00jx3xOM9yzPV2GUDvV2tSOnKRh5FH9ybRxvi2W1zKToef/jhPfiDlGuv6zGWRVEcCD3apQ
oikEpPjRDgBelHLDgJ3q5u8wT6VbNTQGmSA9fhdM8DzJ9LArGRyj4BEd/Az9grUhFRk6/SV0bpn0
qqzUZnMaTFs612CjNBgvg67mweA8i6VZdNZgCL3WIAyDTMY8pDxJQNwFlqcFPxOxS0C+4db7bvff
sDhVQXbI3IuiczVrs+6Q8NK/FXsqzlmbm/PGlTDdagwpDOARXk8cslaD8/8c8icxhY7CSegolgf6
pYetfrlBkI+c8N0h1SdyXC7LSy3Q3vUqXJOQ2By4AbzVuXEgK10F91Doqf5/+bpvE1pggvfqZJ64
WxNSKUnPHuDt+BFU94DPqoLln0bc4LEsTre9xyQCXbB503AqYqawtVr9uA8gF7uYL+WFy+okM6JB
HcLu0eQMrUOzxlH8KxKW8J+sCtaeBX9VBXjizenOEBCXkTaXeihGQ8y6d+qHpmlgL2RV4/uz1vwd
OASZBtnsc1NbSaDm5B+eGDJJgmq0lodi96lTWBSiBNbHqxRCfAGLxUI4A03gYwpaoRSugLBqJZYm
pHvl+CFPAo1q0QQ/IdExxD6zeZELyYdUh3A6JpzVSZQnb6zeXDBk1A4nZq9bYrNmw8KMJGEDYElV
KT2QKNZJu06nUpCbFxFVVILtuZOWG+NdbsncLQlZsIdoUqbRlMnx7Xj6O2nD2AiwTdtMJfr/mYhM
OQp8LmNu937nvJcmchfXtYgFT5Gf1Zvg9DYWozSRjm0zm9rIQhk/OykVfWhKi99z9JA8Tl6mPBAd
/K55UURti5lOKVNG55/OADPewYrMf8qPGFB4LK1k+NOPBQymVJAiRFIpaK2pNuQpOfs44kzln6mL
filWwclk/R/4YLyvQL0sl8SEf4s7Cw9RUCzr/dXBthOUP0bjR+2ZitwWvz/auDbcc0/ElH0o1KR2
WT9+xYTfJ6u2bf/nPunIEeolAbTKK2c5dSeIa0bW7A0zwF9ibLOSeDEzq6XdpW3r3L64p/zdeLFR
/IAxtHHWH0RaF6Fy25iRWEiJegONbrxCJmwOMo4bX0VA++FqOAaw+lba9rNVSUW27urZvkf4EjrP
DQLTflC46CRI6gOpt0i9y6asc04PnMJjOdktFPv5ddx6fcGq23gO/XbzPvv8zJval2tHKKPBdSP1
/NoAVaYDU6oRgxxr6XIPcQEfnlrSJt/+NSebLJmaeZfca21NdSS6OaHQwioQhe0NxL3Sk4ydUkyu
JrkdLK2ngezJDEqSnyG5Vl1Xq8+R5lknlzM6t5EhBkgcDvm90ooEHj9eD5QhVtfn+O5MCcGcA9f6
8yo5eH0eHyjm4xTt6vGoB6w018QmXYiP4KkyuXRQiAfM/9007cl/A7TAzY3Y7VSYNLYgqEB509FV
+pZkHMiXpE99wxiD0JahK80lBs0fCbcTk6K8/N4/FI0kSHacGRPMaUBhZFLFbLe9a5Ws4gduKjiL
bIBOba3jSaO5TTXwe5GXfYewvW+DQ4a7GHg8gGmu7d4foCN/3EDex2pInb2s3mPPo2lVioBP30mt
10quST2PlAuEpYUwSaNYlzFlgVyLExgWpur9vGQhGc3b509NIJDBlUgiM/OSJ5v/DTSmWU/+CWVt
J8xs8F6FydMguAOjcKXqskgedPkZ5t7NPOGJ2xXmMdPO2ofV6U4Y5rKCVbi1vjDfBuqR+uPqIxBG
ThqZduwCC/vnpAJ/5EBzf2iViW8GWOtgzCF8Y2rjYJWd66zrqyiltFmTz6blROPOa+o4oCLPot8Z
chzdQ/JGr0dAsBI+l8Qp6qxtGKz+CoymFZsUUu0N6FKTPre1b2iNPI42Lzyt1nX0A1BF7QNSkx52
nfIaDgtGecHXjgHS889G6QU9E/EGBsvRKEEfsvfYPRV5FNlPszOuJX5bNhov0XojhXD4HbcfPiZb
jb3OvLQAm5Kc4XaBjGeFjNOyiV5LwOfeDtl8QmRtlMAcHDvru/xXAQTdTFWvPetKGu7bGXjPX7dz
mRvEHdZfghv+v3FkoVb4V6RdplQubfaKB4S77XJ7twc3Ikl8M+MQ25Vxx1R1j4/luSfC9IMp622t
6tLzWPw9anrJ6CL6Qjk8KZ/ciZxudirMZs8w/x/h4ocBN+Tsv7rJjnHLHamnULdn+Hq6InepwBb2
VDxHcNGTdwH/F0s89avBoCYRFngWE9m8HZFpH+4bd4ZiD5GlyhDcqzsINAyfi8u3PTVx4nogx35b
lmuJ8gG68N1Cd1cnLgcQ4M3y4KJRxgLYdDYABdhJ8oCtMq9Bg+qIkAdVVH67mSjIOlYy1LbHuOBa
Jx0LFeWJ8y5E4nF32onhsJwjuNPNeVYToP/2gLIUdKTRRgVp96dBTPbSTsRkuBJZDwPS3EmPw8we
jKsbgSAlEgQFlk0Nysl7UyGXyTBb+jvYjcDNLgmwgpBzaqGkcm/K/K9aUnExhLTQ53ss+nia886r
+vaWVQwzPB+vbBsqrMTEK8kvbIKRK9FICzX0TtouIuXYBCBbFQx9ot2KOP9oUQt8Ain0UePotANi
gxbwEq8fut447Jox/ejbXg2U/xSZ+qOIpxRz9+2yV2Yan5JknHZABM6wBydreNIDBJXoZF8ecMhj
iLJoaxmr2coiK5eQGq4AA1QjBco+XVpdbf7OTXIgodJ5hZnUHFhohQaSQGL9tFDyk+rMUo1AREyc
DiMsQEkqEXeb0mXPNSXrU+3acuKFCXqtPQyesfrh3KyaxO/LZI3760iY5ERoNTBPUU7FCKOMMCcI
4cgMX0YJ8tH9vRIFhIokfrMZYHP2rFjrgwNIps3gxutr92Nh1QQZq7VSKnSHvfkuoOW9+m8Epn76
eSzEl7BZt9edrrw+9UX5gOYGQ9Dq9r7evRF8Xoqn1cNsQa9k2iREbD+BdeGenK5cul87mXvTTeZV
D1ZysavBmO7qwV1TyxLNxZS5A+pJSZ5Rqs6UQ/gWHFEgVucsR8W8gf80F/OgZkV9+dVMWsuUkBv1
r71doXPaDWKkgaZXLFG++cKnYRnBLwAfQsw2lJJ+6eDu69JuE4B8uewV8i/SaJ/t4ZU7ChK2zWiY
J4/H5UtNf/7wVfxHn/FDxjE9nuMyPMX0wJAgB/FxPTdG3K0+2y8kx/CoLWOslhuqqYWf9p6dT+8F
YPlQJt8fcZv6BT+9gqwVAL+8lv1MmgrMrUBhHonWJeoajnRmMCYfG0rABr9v4uXWTCrJJe3+Qp4C
CaXoiSt9NGW8YdMXYU9X/tulSFQJYkGcCM3aM3YAjt23T9ompg3peXDySwfHDUVES2VsNw9bilSb
C+A47pyTS7gmNyRTkn5WoXhW0DjyhJo4+TRZLUcOvpCeZS3H+EKPYu+Imhm6KPWrT5dZhvmUfnOJ
T4ZfmygwUV+yc03URy5KcEq+VjKvYq7SAAV8iHXr5Fj+Dcmzgajh9d88FAu8A6Ix2rkJEceIrxqB
QzPd3Zm7GYsxZERtxIZypkUg4qFuygvnAFrDJPO/AYWEkPHjjeKlJV8fMowpcHoxOY6taufI138c
7zUB5U+Ocw2YH9aVldb3mZr468dQoreg3hgJV0XGh0eWcC4OzDW0UfsBpSyH/N11GbgDOw9rhZ5l
4yR0qfe8VvPDTi9yiaXrv0Y8YJ8CIPgBY3c+6O9CURC5Kg5seZsK0W/P9mb3/vkHsd32Lmq4pftU
DyM4jVETuVnYLjpJdNxgsjOkchBWlLLYBerlxb1W7dSfXdUlBCrVpuIIe3f7GKquhGsdQiP1PIQL
v20AGD2zxwP4SRMrPB3SJLv62zrF0m6yrlxcZd5eyYu/Xx/eQbhVbFwzsMgTbBn9x48Gk8s4v5rh
hMJzhbdPJhHNVyMYM0/tEgpd+npUNyqj0VxjEA3N9Vf8zjLLBTYAjlZ+RT8HbvgQRbjYucNYH6xn
TJG1yPcfi6Iy5Ro3rXCV8o/pvXdqOLxIWIf+t9zi5cO5ZxXa+B+d4Pi15TeIrEWdbmb3ETNH9k14
2KLgWN0gsviHpHeYJR7slMLvf9etSdimosm6uBnW5XQkXDAwBD4JZyQwooanCien64mCt5d97/dz
QrmFsS+xC2tPsr43Y4X9jnV4+IpAtcJHqt61MfMuG9EZjIOgvNF40SV9zxfTacXbGT+CSrVbtwal
cSdCdsaY6SgxcsheOT6hHA6O3dQQQLqtz8cR+GJA+71UiY3r/HEPaqFY+fPXd+8+hlMJFapFntW5
vTzsBRpOHl5MdMYbD+GE3iWZoDAfwudrBJFPQ+iDznRPJJkArUrIKq9C8gZcZRUS4Pc/RlRe8tKO
mFXQKn1xUN9vmTdADgyChWgh7bAON7vZhIr2iyMRAHWb1DmK6r/SoQR8rDbNU+egF79P2ilTTyLd
GihH+4iEvs+gw+Y42tetbIDvQDGc6HiTh8oxda9pig2ZWwq1qA7k3yqTs58xxCf8bMpOqPP3hLj4
ogs4JkcqqWuVGGZscxqhm8e5Tdb7F3YjfcJ1Sdn8ZYw+0EMQGcJqgIqfmNacTnmzO+0B8XTsi5oS
nlCjxWbrQ80Fvx2DyIY/+uL5ooAhIXF9nhFha0+ATRvBGexlCfxyd3RZwonlq+KHbnqlCeFscjM+
NT3d3pqXGUztQKXInZJIY4B+zpxQQUDsifcTkFQENA3ymbK2tBd2UbMajbj4apMCp7psMHm13aI5
ELBX3RylxqPjP/0GB12GRxFNcaatjU5/2pLVoA1H4u5MmqCuP+u4j9Dg4JKuN4u1juDZxlIGmIuj
x7UJ+LkVECV6cI9tqSBkHf6KFCu7g1XU6FW9VETV2d2VMKNz+CJm2UneBBOLvP4kosd5NyiCVEVQ
9ve5lWFZdQIqv+vl4ecrrhcndZ2D7JzG/AtJfICdS/M4lCUwWnCKq04YVnbJQiDSc23bfCbqdNry
xVVK3SgQSHQdyGrDFA1m4pHEdxHb/HKRfOqN3aEviR3AwKhepPgGfehUkIp6DOd5gcWnNg85mkJP
FPu7J7zjiYDJ0CKouVBcPQ5KeinFCf2n19w0uCWk5VHLOrnJVWV8BJ06fWZlTRVp9gu8tJvGI1gV
K7Idd8pTmYIjiKdyc6HfOjf1I04PGTvHeNv6vQvq62L0sTdWIEtqCyf6nLDYMGhNYWxPwfXrHwW2
QRg5tgqMR4o5VzegXzdYDTFgea0otzjz8JQRvqf3udcJUOCCBc3TgAs8VosA4ZhMtuMKMiTPc/+Z
pixg/8YLbhUMFCakNHupeE2pO68OpEBeV5FFTPJ8heM3Aom9+/N91lbwyy4NNjeokPk9vFK9MK4i
RuE9iuqKHBRKyYz6i9h1ZBo+yhCQnMYIg5Tn0VSz7/Cb6LU1+pYysbmh4TKd44vSNS27Rv1xZS8+
CxeLSBkT929nmkkgLeUyfRHiaDeulgf1FaWFZRI7B6KLnwVHc1xfL5UKPLpvWpH1aNQzAMLDbufl
4nwnIck9XBhFIymJeP1ct7TXb3KyxBrZP9lfp4QK5N2bzQXXrLYQU6UOktmsOlk78YMV4fmud7+1
wUP5IilCW3quakmijrlQHZDzWGboZg6l/EtlxRxReUFYvsZYaVyu5CzSbFE/Blt5jqSr6h+AGlj0
+WbOLd0GlpeEeIMF8lglgeuFwmHmsR7JD3J3QgiWA4MWBL50Rzt+e6iyk0TannYHtRE6GUiqtC3W
2ZpiYV2UOYJqWEVyJ8Wx2DT5Q89/pwHOwK/YU1lP+TSDeFDy/yuGGyKC+mzvt99Rwrjr/hSiIcUt
PM20Bd523ANXcSGEeVSE0MgC6ZD3q1ebddN0XZYAVKKN39vkGkrQcGGr+emX7H8cyZiEug9GrRMQ
FxJue4x8UD4Q6qd/io2P8ZX8RHfJ0lf7JWjK0u4OPD+7OAU+PaG0Up+RFdPHH4/BBi2yV51WLtro
bnW6BczZ8OH2irEuAKD/a8lHzMvExrRoFJL34bkhV+hLbj5sHYZQVdp/fXz0leDsz39434GmMmT9
oKmI8DyNgCObO4IFMPAi5s3Yh6yXt/z2Y6crv9JkfHBSqwxKecp19UMXCIBpRns7MfEHLzYnI2gD
BxaX89jn3HcS81WAiyjcdBPFvV0+XqqX6cdBUTOa33HPrJj+cG3Gnl7O2cwflppM6LawVpJGT3zo
A58etRnTCeocyfqikwIJ23GN10bOOKJkY64KpvLd78g0CtsBbuzAji5/5wxaA74uqVnNRf4vPat1
Mxg1g8EoUa25w9agn0Jn07jLSCcPS0BucHNsTtCQwBo30luCCNeVrrA5UahjK+o01XyYTPJuYRPz
j/x33NENzeb4Tctaq+A6mXH3khAWZujQ8cl5r/vybiK2noQ+4xvJ1qlGiPeA9G4iCgTGt2tnIOXn
piHFZWd5jihn6bw4AhKTA0dN9/hWRniH7zCnlvXX7XUuhC1PzFdiPr9t0/7ESwJXADQjTUGx+w26
rGeVToU+K3S+Jh2J7L1PE5FGoitymVXPkxfJ9nWhUyGsMtHgPJzkLme2CAZcvA34tkS3zYXygkup
1u0KCziI0Rctfv219Gb6DY8RNVDmTK9+ZUVbtZ2MVvUoQqLs/hd1d+6gi1cRR3R11+pqRko7ut4A
gvLzaBYPufIOPLmIWvMyizzF0tls8Kvdz9PM2d9kBoOsrylVhSPGUSXTfnX8+LA6bTjLcIwb/WGL
I4e0m+jz5VFL/vrwHJ+zTrX6pmWZO6ilt4BEmTDpCkeH5VPYt1Ya0LdckmYKxaT2s3ZHGVbN0Bmr
NXoNnpxiHebzwMIQPLJJNzC995qRmdIBDML3Q2c6rji+cjUpMKhFJhm+wGSw8+I4H9m1aoqtypDy
82IqMLOk1IHVnfeX0gE2b5Fh9pah7sLgUan6VmarCxLS0pG5Xh2DJLBy7IFNX0sJtEawa5egcFqz
WjFDnFs/s+tRA3QrcXEzacoQbg1NG4sptfS0lwvQ1084Ef/Qdefl1EycXPOiXDVfKSC0Hu2pGCvi
Pw+oXhXAk/aVid2jVFwGMaOrfa0ytScl9SFEiWgLAosfsCzvHRHAGYUzd7rE7luFnnOyFAKWzOc3
n45jvhXqDuCTYcsW11TOwVnaWf/BUwKzsRjqT/JJdrlI9M07cM4a2SB7VV2KERkuShLN+a0dnL9q
4PmCVaaUUscMf2iKa9Gsv05sgHjD4Z0CKCC6MAUVRHZBSjeCaCVI5bLgJ9+OiuJdEZttb5CRlEjM
YEvITlAcddyNVtx5KNCuSzpkZkanOndKVhH6Fc4iBfdQEFwJEVYcq3wnB7ALViVbeRZnmJq3HoXe
LwXtlsKFwiU9dHdgtrQIPqpnMIOPnoRS2aloYkfAAIYzY6f7lkxDdo2cj1dIx/gtyG84KshQgoqQ
ZQ6ZWvx+Im0J6e3ePGrOwPROzoNRIhiaAUhTfZ4yi9wj7KLfELchWuuGYIUwWMogkoDjRWdQMfxT
4NiKhh7ZMUBzi9PtHszaXE6DbzzqFeV1Zo89+FnGuYUm3e61bdN1HLl1UF8UUtQUv5O5Qn7nvxKe
thCwg0ci5I1UBEpCloQE4P6/9nniRFyf5hnMPnk8lh6VlglUwge/KYItnDTU3OiC+R4mcXq6klF4
uoJ83Qttg6xWXpDkX4allahVks2L7wyAPkA30nCT5sqo1ljHOKln02UdsI+iDQaB+2hwJQN+CXPN
drynBxEac/K7Qjbkzy5McFTwKKtEJZ/y80rDeF8aIMxGHM6qKFqjDiUwNw0kv2v7eWESNop865Bj
BxOjBaBahbFYpBAR0x9WCxQiuEDsE+Ns6fL3EKwUq8/igSi0Za1FD3xlOF1MACiNJbPMIV1Qvdj0
lyA4DxgKXZyfZr1jgHTEZpuCb9R9vB0MIcJvZsQ8u6DN6SgevKTkgsg+8Xl5g9tEcJRg9oCJ9omm
l3OPPPBSKAae8zWZ2i3WjekUC3hIAwQ3Kr58YYLfqJ3vvXyquEOGTPcNaS1I2pRcZtOPP2dHCs8M
9E+zxiOLzfgo2hsShYyegr0F/5UgX/t5oAqkiA2F5GPD+S+BDsSt3wM+qeo0ul2o+biQoSDTyJOU
D9Xu+EH21QGxgDDARTjowWtp2zbAdpg4EAzCt3cYopOrADUN7fB00cost46RLSOk353uKEpb2BQf
mY+6n9Wsmreb6f+xmZRNLWbWxJ0Ym7W/8POYTedmSOIj1s7MYfAGxYMEE8zVh74loPt0yCu4MvoU
p8iWYLL40eesfXhWw29lMvWpjyD96x9ctMs4f/2G5PZ3KJf8ddJapvsNhyvbDCXo72YU7EM0yh1R
fEs7QB63bVkJjdR7Mmvwjwkuvm9JSbsvc5Zm4w91AGur56rUbZy/yF6BP8i6ykjrd3ek2AXSwo4j
UWHzi0hR7l3vR/itexyW2wR6sx1JJxw2ZHq+OWBWg2SIEfRO8mgqeB4A7G7ZNTp/tNplgICZAe64
TJVgfGJW2TrsnXwv0j2y+NJto8PeYsyVx+O9yuSN2HE7ORRmUohitVIiPFXUsTQDzTAJdQzCAb7x
hpAIKLT3PR45nYX40GPEH2SrTFc+/Q7gdXdi/lJcp+hqnKSbvA3DaaZUZ001V9DjPo4X3j2ZpTQ3
RGRsOU7AHqUXYFIfDRvYOgkCVyg9BEfiKme1N25yXM3lyztVgarwV8JE4EoCYLbVfZa+FNYI3OZl
NKEjv47enh4CCijroBp2VL5kcEcZce82Fo7NV+SMQz+Xh2IiVOzaQ0IDGRnPLHFNiOpTGA1lYfuy
fATQlOSBr9kyYXTscm8711vkiWvSQiya8xGN8U9LkTSFWUUtsmjigqoCvMhs/h0IOyfmebbvwX/h
qLsYfw5bjDRZLTFJAG+UkisnnSai+u2btUAkasj/xuLrH/QPRok7drwaupEtmjDKW+p8/UXBwlCD
bEW6Pknx04Pi2KzwFn5eN4nyGbjrz+JeLhEduqY40iwWYE7bVMI03DoBlPiHB8N6e/NDSlXDpRL4
VcIOMtHEsvMdcSZ66xFLfjE9gGNpCZ9T5DkHFBnMpJkLTPTgYyUfDdPZCFTpD5tflYOTEzDemh4D
LC1yUhn+qt2R7OGYyjVxlv6r8mqpcc+sN6VyA4dL3yBDbTP5tw+INpO8qVe5mrWc+nMgBOQFNuJs
Zm4smQsgLtBnhENApBA3rd5jjdpCrfvQuHiZ69VBC1mQ/FLUyW7Man+t68hsyMYqqJk7T6k/x4qY
j9eTAGx+1Xf+n1pCGNC/P/dNd6fhGJHF9LWo5JMQZf80Sk9ujYgZLwDyeh8+Aa5A2Lf/pIEw+Oco
JkNPfBBVvmHWtR3ipFN6GDkfAf+/mu7N+pAcHYktCAWd9LDKQ6lgKL1uMZ3dUeM6Y96/fdySRmdg
6wXu7GCx1r/SaumKO7NkRbTm48tDNmefEVg8RMOWifv+6uqZAf7YMpALvnsW3Yq5tC4u02Mt3eVX
fPwy7Pnhf2tbQ73U0bY4RpvbNv+GvmmXiiCoT9xbLYK3NhFQByO7AIanutaXkN3iKPj/rRWp7xcM
riUoa/szopYTgmatUy3gDDUDNfUtLzJkUqYbn0ki9sps4IJqnu1IRAvjympz7z4+k6eW6Ir8yhtp
+gCCacz94ZZBezsdYFGtqiZkQ1nnGB3v+rB7k/67iLwvn1tt9akIU4aYeh7Olvoc3YzdH4xFl/Pu
e22nuuXe38HLWlNqpu8EhEu99Kqwee93YREofPXVQoltqo6T39XQF47CMhrtswUKFpwuDXWUKu/e
HbfplombSVKRKfA6B/6Td5j7opVX+PsUnZPCLmNDW2EIzipalOiOJW1icWzCOk6FEFwyBub3FDnm
VfwXiAjMDj2MBdWhh0CTe5/IJwKzRpWjH8c+UlQOpim8kSkEPWG8vk7Sw4LJ46gkxyNzEWLS+pBw
ltICRVhA96NlwZsm2WVbkZ5eakcn4VmoTkwwiGECzi5mDbECfywRfvYvcrlx8/tJCUIcu7w0mZrz
cRSQwJ0cbwFoTEYnSCE9N9uGLhT+0aRLTWQV5LIJ8eoDzIJaohXwDOw642LerWLjf7+PsBH8H5CX
MlGLrpTiw5ainPTL/ZXb9Q/pjjg3c6ziKjKnjGn9KZGplfSLiTGKZsSlQHlRNUdzcjatyrMQJRx9
+Agwgc2T1DMS4RxML6ghRbBSAtNz1nisUBB/kESyF5RQSny8GiuatZjj5PCNbSjd2AWSgvo15sLa
cVyqytT9LorYjMRVYkRQN24qSB3GVKCcX5pYXFPfWqoq0zQ5szEGSrgxR+4Kgf6doW85DYfKUwgU
x8hC94Cp7Y5TKkR0UWyFMkQnUQ18WNf4VnOTNLjtmwxFkrpS7uiCf/d6OYb38QWHU140c6V48R7v
QAOjn7y9UaHGkYTSg5G5hYlwvtPczqkxRvk5w7pxhzhMgWxhewc8Wfc3C3GZq0kMpeJBO1+eIaNG
XBkn2npEPRHm/QaDAbicLV3kqf4lADbMR0IUlSriOWFMBOUfxFEGSkEsRjMQ/lZeHf4XpfYxNHQf
IDMttr5Py12HIojb6WzvW5396IOQ1Zy8W+86ANGXRqLJPoMDgOUPxQZ8hctnyGTiJauRoBhnLfi7
YhgEZsccbNWsG0G4AKK1re2z3QHz809z3w4QPdGsO+9HbGUaSauA1CyGorpimYe1E7kHJpWoSd38
NxVWnXrLVtqsraTnjnz/Y6dAM2NTyNxud0Vt/gTx1DIWVOM0Wi3b3S9WXXPgqAEyyU4DrOveTzP9
9a5Nj0hyyujte8PcnnerhnSzgH49uzpIYZA1JS9a1obBmF/83dRRh5Nn4JOYVgTbX8vr1IYMGj0r
OeXfXJ0PrF6JoS3zNFbDaxY3cMZrKoBRMB4ao38r/xoy25qWbSrRbsVzbo3GzU1s0FwBDJDmh80l
DJ0YJdzLvhiP4Jr8PvcRcP7Cge6vmRzA4c1/vfRl7ADw0cp1FAFUBkLpB8QkYq/0hyBJ77cYjW8y
jPTE+d3Hwv/fzZaMbBZ0o9X8aaS0lP3GV1HTWpN6ksyrQj737dvAxilN+NU3+eXH1M4CIF4yUZNn
E8TPTeP26rfcGcIgdou1Ytbzgp62SYLgL3AOGx7WfrvY+TJfxt5tDTzs1RXckjc5wGFf/CVzcN2Q
Lr9UNBYhZHtMRuSA9GbGMqyheoBoU8LcOAmNietgmz5VedF8X7c3cEENm0Nf7dH5ZCsbMFoihDRz
yFCdTSQPvT+W8hB0uNNw7RkhvQevIGdcLPmC0zdOW+BpntoRqZZGaIbYq00w5NrxnoL69vs+kUgg
odvmo4/5F6OMi+wI+3WGsbseD7L6dQb6etVbb15dLGUiRxI9s4entKI6Lou2z/tgyUG5InJ9SjAF
zixybQ9NPIO+bMEiGJ8o/FpoAwfb3VKG8LDbXjNeCjlCe9bKlUpcD6JzNDyUM39oFEDHWSGHuHnY
DtMJgUoiiWX9SaGAprywkqbZ1YyxTRV0eyFdSCPbHk0bRTw0RUbdNm84H8HigVN34wc1GN/RupqA
leVz025kOrlp/2yMwC0qSprkZ3XGCLkt+SXvYOnCftoYafCTZUBUJl4Q/Xkr9MMKIjPAfkj+UZu6
eDbfHRwAQGU/zT/36X40yt7wfRF7V0ox1Wm7e7/Ycqp0/uvpD48QZ95UKa+2RRdYktS45ucx3mAP
SLT5bul37sweDnlaMdhOkLuuSFKRUdbPZ7wd7nQP9+23XpdSIkE8FKQxJJPKWu0zxXbdhI51cJ5h
m3JcZYp0EF5W4p8zeN8hSjS3m3j9fI2JOX4GPKJGz8jkrcgQFxbcIbTk20NMTq6G5C6Nr+AjWazP
g5X20NBXjsteBhNRdsk7c0n4ydQLkfK1DjGTd454QvqAdneM3kQVO2eP9bf5P2vCuOskpl+tn571
55tFJLQxehY2/hXuxPRbTC0fREkPyINzoxXfbVUdcwP6ssXy8KKjgtSpQy9cNDPLvI9JBISI2jcU
62C2Adi3JXalp8ImZa4qKF2JkBysI2Q261kFzV0OsoMz1KTMsQMA46rJ9wC0roJwmzlKD0HC9uLf
ylqnXv8FDupn8CYF878we8+YgwDyL/BnG1LiPHzFc4Y4BBys6KgnRqcrfKArf/vyqu2uJMOMhM4a
3nWwQEm57AZXdK17FRqu/zs/AX4scgJBjuVV6XpMJxUxYQQb+/YvxjxWLJY5WFJp8TucCLrNSGKk
BZfy5Vdgw3N4AFls6SV+96BPAby0JI/JfBHtDTiEgifR0uKZb8hWjonV/ZP8FcITVZFKmG5rd0E3
RDjLdtcP9t5A3VZcYZKs8IVOoTj/WU9RauRnO9DrT39DXRGjZs634ggD1M0m+BudsppgJhMVZ+kd
X6YJwFtHsaxJj6ukkwBfQ5GIfRIaSettYswAj9uprfuNZZCxU74ch+U9XUKQLxZJZmQAXp4nacJ/
ch3PB5g+BMGmU1UQs3zaRZzOkjijs0iBPG8njq349aajzHewpVai5uIWU+G3G6cXfAOr9puFl0jj
awiuiQacSFEBN0KpWgd/KW39JnC8htl8ZOwC/v50fcz7ZQFeyCw1AzQtNZNR817X0x8ilsq/7tUU
tzfqiSrBIcP9CFUhk8qFGbnLtNrWlRO6jixFFtwotc2UwSLrUrVsMGHJAVjwfLz9DRObRED6kiSl
s6boLqVU7WOaOoIpIzMh1/snpwEaDeA5R4uSDN5bu2m/SaxBDjGG3tCffiC2PtIPj3N7inf9jVua
1MDfEfSMgjqhG7/5R6XIuBFBDngxys5e4x5iKrEvVgmJurYCbQl3MyncM8GV9K5ugUG1+GWRMVi+
r0GGBB6KVfppS4tswMef7zOKr0XN9ai6vj4uWb5kRx9EzTCFzDTU7EDhcvGL8+BJNtuoM2nqmrHz
ifq4GJQochqcbmwsRwz0GGK93qK5KoOA1lEUTOD+aezjm43+ForBaDxyD9hFSxlYHJwJaBrCT3J9
tznU6LlYCZRmgiZ1NGD3Gtl3tmmY0dLOgQTtPnSB0rU9qAIHshfMNe7AANzb7hbJOyimQhCfU2jV
Q1humFE0t2iSykqdZYVkzZdViVuUkRCwdQZoFaG/9pPoB/8YU31nbpwMT+xOzTvYM9+j+kphlVpY
hetGIQ5BPKUMzO1tepx7USMDyuKWfDHIa2kVLPqr2guOZ4VkzrdFneTlPxUG39+lh8rm+oWXrNGk
SDjmvOJ167yZhnJ+ssTUaLtQ3PGHck6Tu/TuSU1Wv9kDoeGABpjHmpm9OQUMdoPEUPtgXEne+vKS
CwhhHQ4foQlBKB6jXqbP3j9sjDgbBCZnxa6irkAyi6+f2hDWi87ebLfr4ChwDwYE65jbC6ApTGzZ
7a7TM7wyDXNJdO19IH95xcfzt993gJTgzF4lQV0n0MM6/9FKALRMNAs17IzP1KSqzW6fOCpN/qWk
Fa5He/x9OOrFEb5XNbSJf6Hm0K+uUgsm17piA+0OEGgsphd7qvRHot23EdwDMbNoAkhLFzVnAx7g
tdmo9wlagd9DWOszRxMFlRJxD8mfL5ki6z1GvGfRTzjdrn3FklXXaYmineIMMevuqA5IhcIZFPZj
CWO3C+fugsuaMFQjNbilZwGcSPjuhmpT/GuBhoTiZmtKCt8rx22z9OpFJTZaFrINwwbWUlhta/yF
41UzlCw0qOSRXhwnAVK5eKAoMd9PpxoplRTOdwzSjZ4XicQdcooyrxpzik17jY1AMNxXfY1szQFK
ZHUUCOn40/IhfQeeKtfC0e3wTlEI9aRnKHW2F6tqnUMVy8kaMgVZCwrFj+vKKQVCQ2JJDcBFosgj
oefvRjVRrfO2UzRYoGMbXjRkm/ICAVzhhMCJZx1FWU9uOzBcGHw1Lki8yoVCSdQMf3qfnKDSbJ0M
2BIu6CsjN1JF0XjfOqnuOZImFJgNDvALkEqFAHlKncG3EU5riLXBkOHMJDWG4sWQL2Df1EsYQLHy
PEdVnYrXDJarPsO4iqgC6fb+F0FNFmUEsA7Q58P1H3v60wHx2NzqrmRDJrYyY7ydrUuJyhRTZ+ml
HF3bAMVQ7eEHCKjn7v/xuyQ4oZioa3WDQH65XhPYzQhXezKEYw50XyiF+K+hOtGMbHdshI6IONK+
gTe+mOoqPZ3I414GyQEf92LHeMGcClMSO2sbIGs2EVYXdBbhQ0nueHiKrKqLEDELYf/hS7UgFFmA
4SCzz5cPJEpLABhurc+G4IS+5RgAyQqURYUPjUNipT9MXXmocRHLbaxrxMYIDuPwH2/Iy4CcjazC
rIi+lWm3ghHgoh587iFIQ3TbOnB5JN1SfPTEBrAxp+kOuY/pq84ruIn3ijS+6CN3gy4CfanXPO6G
noa+iGRNzxOLoRK/Ig8fqoJLxBs1uW6xhC2VRIkJkHjWzYEabg03nxcPSVW02DV9uZ6LJtFa/WUD
1NAR2LWwv+/rByILvKiGStmO/h9tNCm8MczTlKwpxfgmFO1R3TE9o3YT8AzbtHCgyXJTFVD227K/
Y/WATZ+xIYcn7iQOc9ihoT+3FpRjor6XbIVDK8ZgxkQ45R1mzi7o3hRiy3Wlo+noTuy+sh7npjSn
PGUM9gJXBwte/50iFsnat/2XE9qCXWUMOApIdGxfnAlJLon8HA1q/sdSfWrgKIBmsiz1I/K6xKNF
S4nmUIAXuEUl3rCAVR4ONNBc9N+FtOxv4lqGW1iO/8jeU2qPxTGiWn/FcpVVGlj4ORdZBy5CQRGU
i0ccNDs9TD5k/fZENl1mbqNO4pYqU7odtG3oKkmUmBmNrW/s33x840dv6VvWh6W0wu2WrdFqrsEX
bUM/L2yd1aLZ3/n0XbO7E5ilKMu3BC8vPPSqouT44Z3lNmVabEX+HE2ZQ/ouXCDTEpCB29F5V78K
ek23IDEPSW81Udzd8CxoP5ZkY6uDrudiLXLgFueKWOCZd7DU+VxQkpWj83tdDxJaYosNywV/et+r
IzKK6G+O4/Rk2XIZN3ceYk0ruRKYOXDLH7FGT8Rl24yMOT+sIyA6+33no/Yk7Gw42TqYy8a3DPKS
iv/8APgyDpZ/zNmmBSkIGTW2Aw3sOxLOqJv8mhRcSd1wo4vVA8iJ1zh1QEbBDtvdWxIet801J6Yv
Wu7kZP7zEq0xqnzEZIR9+9wHuyvsyecngRVzj+eAlEoE8Z7UGSBV58ucnqRFzlOcFBSDT4ZatSXq
fNjS9ONoh6/MROy8fxfNqSZCcaV4ZCpaGCHKs/V8+hLiGoytub0Ojg/rBbA8IzbVXWMpyA0lClaO
ZpyEDHXRfOpAIab+Qmurkl8IsTSg5S38CMkPZRYm0yFFfQLgU0QDuoEdyWLYZY738BDVEFd/tR7O
dYLfLDdnu1upBbcqjKq1eTjWcI0YHoBxdyp2wn56QR380kjQ4ieWmek1w797lf8KU1vcTG0Nzs/1
4kW6/WO1mSiWeul3fpDs8+e9ZB3xICACjG7qnAgClJlMe33BXEVkyP/y3kW7O4/Z0yhUuIu5In+b
ZA+fVbrzTeBbVwv4ZuVTjBLBSithjG9hUWN/+AzKMO/rcZ/m5G0aUTiibEKGzuOLkSvFNUrFpqqB
S8+vVud5j3+HpjbA51yixFSsYque2qpr7oyunuNuB+/9fru+bZttzA2f6a/DmPkk76rYKKygCGQg
bMV55LhpyUPh2VICw5Y44XghVDyVyHMz8ucC+TfyKTiBr1YJvAOPgtn6mraAu+zK80h/MKQ8emeJ
5pHWCmrSDXb1x9v86OMdbaplHDWeWZY4xFEEXEEgCG6/whhusRCVzCUDz4emqB1eDu1wv+141yU9
R0TPNWnNqQlj7cdywLEPFBw1CwKN/NIUYVa5Sm8K9x1+2kKMOmFV34gBxuoNFDolJwacvy3wb/Cv
gW0+zck6dNTK4J3QCclo7a4WLcgtz3wMjigUbFI6vgVwBWQxOy93pdiul1s5lSDDyidRYLSAl8kP
gRwAEuPMFmbZEVf6PM9BOuxeODvosLYzkJIiCLOInMJRf72jy40fPmnhgAnG/IBoQPFRioWGulNT
HyD5I9TATUyTdvdO2M1GeG5SxfnHnAYg3R5qLtkLuVJ2D7Q28QpDACVZmC8TQEo6w5aD2MZBpM3W
IkDnJfMW+aSO/WolevaZrQGA4MlLwsDTI75yV/7yeWR1vF79ZpltHuEi1xBxlw9/Y7ZKCWk25X2d
cDuJx7A3yJYEFwnyGivqMwbaYQRAWoZ4AbSPcLUvyR9vtMLS6t5s4ud66Z3nz9zjFOhe/UvWYF0z
iMsc8GMkDvdLz8UvuNDfajrM6FHKe+BhC7ImcfkemDNdBIbBWOPT6H1tZ4IQS26XotQ/tA6wS6qe
+I21KLASmqqP46PtIeSTsjvjZL3HLyNemn8mSi9xJCK3EEjzM1kVobzW9QtPbTnuaUR8m25+YOJv
DRwIpqjn9uQPV9AxGFl9+dW5xjAp2E8ts/Cg0zTnSx6HEroeji3A0jb6+gAxSOUtqyDnAjYLAtSG
nWF70mFiC4IR8rATrer1ePdRLr0P9KWqfSMb8rAs8gprfaB/bATcoURoNdiEhtf25yixU8c6a6rx
plzZuhVXkvESxJySa4J+X5wNTZFfWEwUtBCK1xTckJS6M59bvvCZj+I/M96G/2w/T69Mu7ch6jEA
B+mjoJA9V+MIotBhwVw7gfw4Gs8DFKhGinXs/VSn6EWbfW+ACcASTSQikNG5PuObL3kxJ7u1G0dq
2WeRl3owFnFJGWB5gnvhydfLFYBNIQKGqAf+NYw2PLrVV/Yjt5ZH0s2J5dIB41KO9ncVkH8hxGnw
X1P58OKp8AcCd1WPk6NFkOwai5w+gYG/gUiy2tH4Ur/KU8Q94m4j18Q2lDnsbMWUKy3dBup8N6Ou
niPb1igKqy9a+E+ArlClrbmjeLwHPt8PFx3y9H5PrvENPvSAar3QYRd8tFzwYqOQCrKbqfBf21km
w8Fa7tP3eQCy2kOHxhRxLwHUprIF/Aozb8zz7SFL62hcj1Zcji9KRrrXBfWISCX420AAHDAQA5LC
mD8L2kI7L0PH5BhoBT9W/Xd/y4P6dNZcfiiWlyRN4LU7PZHTwPoteuTYTSspkWIVie1nF9SY+r+p
HNUNBjNKLq71/ZrE1B4CWW8lsX8FFhGYEt75KttpAYEogP3/3EMkbyS3wVZaSGZksBL9dcD1cTOg
9TlESM9bcBhWfgm89qTtuL+exPjD9OpGNhlSNVGY74rp0unjU2UVK/NpKNjlFYy6HwjWRLSydYHe
zO7yGRhBGBD4/PIAGHkvVHEMEFquSgutVl1kIaX1YizYk/WET9wi8x+OYjnda5uxUlZTq0HPRv81
7q5/wALaE8CTKi4V9QODM/SZcVlIc+od5yhUM/MrN79WgI3XUcW0BX4yTJosA20xyfE2HP9CTS+c
fUVUuynQtIyNBrbKuOkTIJqchrae2B0sUDIwSsiQ3C8m8luSvc3ctOa+xTXYSLtVtljS9IC9Gg2m
Y88OoAPhQPHYw5bIF6+6ZzW6p5sOC5qTUcXUgDT5CLL2Rdo+ZBVksgCq1DWoZUjBQ1+vIAxY/DJp
Rxq1tHjOkU+c9ltYT9p1qqsp5mBTrU5Wgg42Hpfv7mWd+kTvikswnGlcFdNWxAMTgIxDyC1OUT2T
MVeSbSeiohLak10pCuHBN076C98qZCsvi6rTdGrqHJN4GLzeljqW5UyHAaOYv/QZoyb//oTPmN1n
M7MP37/ZpfOdtI4h8N3mx0tPgVy/ogzkbsM6yWTHsn4+h8+GNFUVWQo8HWfLdE65bfTCr67kw1uX
ba/JN0Y2w0gQR95m9/Jv2tbLfbSx5ASj9kL5EO5GlxebPLN1YAKUVrNIQhhThVaRCBUUI4okR3Ny
O2+1AZoOwLmV6GjoHe5InMQRgGVT6UJuhkqfH1HwaSt0byGLBBNQHa36np2G+pCdtobmbvjZV7PH
QwpC/qk17YJmAiQluT0oMpEYcyHx+rWStbuiup+Gp4ZlQqg8DGTM54HjB7w8lVyVSIBAekA2C8i4
5JsJ2PlQFcmis+GKik1LYpZthIM3NJs0nDnPPC/XlSipQ8z5RP4mVp9FP8mOtlOBoQGwcWpgvhkf
7hts1C1tZw1vme8KA6iIZs1BnLytkXzCDGtrbnyk5EdA11yiRzmNQF9eknQXAuWG0SFNYVdXek/S
bsPBrruXtnpYWszQRbivs6K4M7zABGnnjVCx9232jDclfMB5/kwJYtHSHFwMPcdQ1l6hXEXPqNzu
SA3h+FQBnO+toYRyUAPOoJnYwsA+Fhs4mTGG9nuNXOkO0TwfxbpOekwZkfL/9lltpZESSbnXBIrh
FXNRqLSQFAoytrJvf94ewYGlL1fzrDcHAvD2wuGqzbjaT+kLLeXoy6SWJQtP3aKsd945hwQWaNsM
NpSxio3nBQHkgY/cvVH8I46ccWfBRRLsdKuT4oQnlyvQ0d3NT2Cz+OazE5hajLu5jzjz//j0kwGD
W2bE0qiEXWK9tmK7ps/Fep1tO91ghZKSf4raxKs7EmAoo2+fmF73RS7hhq2aDBfdTbKXGTxuNoa/
ZO2jqOq8IdS0gZWj3BqQo9DUDnlP/61eQcxcHBh8BROIIEOtHCGfDF98/gXsp7A1Os8yU6VvV1Zs
vH6LPvEVHYMoiek+MnOtKBFvJ8ziq/NF5X9p1sRyJvpNh0iNMymal4OlKK3Fx1cRAACT5DrlN1Lm
7YwsKd6QigsR6Fl4+tGtjX4uQuTk5rFAFx9scXh3NHXEKWRp7ERxud8ofSx6nkKJCj0ZSO4K7oPw
1QwHGa0dj3sNDQxwPsaxbqB+V33u6dEPnAQuQ+K8vudHt7c2xCWwqsyqbvJCMXPD7Ut8Ey8AjKdX
h8Jmq0YTwq1H+MiUYqWFiBmFJxFyXrNE2/bcvTAxd5cgBYnpnjrN6C0wdxCedSyoHa5OgkepFBTy
3FzlnyBG7+2TIa1RuBh7oSANsl+i4slqqIfIy49JmkU2cI79C4xqpbOQw4ejdQK8UY8yWggQTD8T
iNx5n2yHYeoy5iN9ldi5oZ2vq7k65acbI+U+cWiKXteQtUd4dMD+XHVFWXLSBqIc1RxEvUJVbAsR
O5xRrt3KmobmT3xjXMpk0+gl4Vk4fWQfN0oeDLM91f03t0JfeukVh4c1hFDp7DIvj9NYhtduqAJh
zRyYr8zx/qRUftVsO07CaHCeNuSButIZvnjlZrhIRG9ZVCYSHvjl0lNU+4B0KI+gTaholrR3ccGG
X7bNH6jaJ+Y7DLsdgI5M2G2LAdl7vAIx5fvswuXWwcRg25yiJ+6pS2aONylbUp3rWwTcKAGN8N4M
wI9SUA4xx9P+Bg97CsEZ17VTCACeSpcIMMfYy2BVPtqYscSG7M1ylAwn5S0xaNLC0ZAFc1k15mhN
omXtwuXT+ODurhesAAonUsSSMc98S1Lbjs9t6G5qYZ87+Y6YUVnAC6Gwg2u17uNBKp8iIttB/jo6
piFXx7cCHAgAgh9k4uw3ocvt+1qi+onrfrxv4+9rErdDKRXObiNIBfRf7ixideYgVIWc3jDf8gTG
xrenC9LrQJF5d2bMf6kOoUiMRTZUsIUVHzCpL+w5k372Uk6jM+dIXVCvAFD+Nss0W6KUyzTNZkn4
GQeLQLN4diT/QfPHZChoWD8RRULh6xtPRdG/y9uagBfVIORbtw5GBOyQUsiT8YyHqSZEWANDUqg/
FOifJWBpkin+e/YHEPHXcXwG2t50sjwPly5soQpFDjkRBKe4JBihS5Mp5UZSYt1HsXrdccjWnCa5
/kxyUaJ4OL+RjWGrDVSU5P213P7SsirjgkvRs93Sg1/ru4N8kmIXZyXshsmQnUcV/1b5FUG8JJsP
x59EeuRHXMluaSniwrSnx2Ajcu/s0SrnnE40D38lNUNy+uUssvnuI3QHHb91V2D/BcC8TP9Rk8Tq
DrDzG0Pdc6n7yS1+RhxILwLYyAwJcqGXUm4oMAtzyP2XHhIE8JpP9nxnJeQeZ0E8hS374jAhxFpN
TAq+N/JiWf9WvBqSGhvV7lUOUXNiR/wbtKteZBCvQawqCtCrNIEfOHAkouXnBJJbtlE3TFrEo+ud
Bqf6SknT2tSh7Gl73lZoRQLDZvLEXYIvuDNdRH1QY+jYdSGkxO8WTlcu1A+2I6GB2QuZ5+Xawl36
zRKF8B6+rQqQXS0CJE3qlw7luLzc6qnHuCxs6cwHrPFOD6WUngVud1jz05ki7uIu4UyWygGFYT8a
BMBib42A+fVkNb8Bw2KLOAToC36/vKTdht10Xd12S1t1aKcSev0oxAMh/5V5yTwClTy79EOzzrMe
0xGEWcBq3RFYaVWxy9wiQIp/AW3HW6V9KP5WpOcCmxyZ/vw1hWzmEnDP675HaxLcYx2DkxBRIn5H
X+N4Lymmk+W9wiKASkgkxLhZhAhlyIXwBPeoFRxHpDzNWc+EfYR/MfY9QD4qqkwHeT5bRAsX2ylI
3jPdW3CksFIRlm0WHMsXdhtKfLo7JyJQ5KtpXNFgTfE+Gn4h5KTctgSx1LRodQSOZfjeDBZflJmH
YcRTyqbeFooqpq0o9q4eXcYtrIax47BjUqV/3oHHZ77CupuBaK+Tfe+PNPb5TlQZHK2XfrL84OYW
S30uCB5vBhm/R3NEsf8BxF250tHRjtzWehHQ0txBWdlokHxrgJj6peg0c2xH703jZo8gGrH2Vsp/
lzFDkFieBtRGRgs3Pfjk/uut6shR9lvCx6wE5FSIwO3HSbOP6p9PigXEBKSqS42Aff9JpghqaR9j
4FaK1pVY3wWZd8yvuXX1fy1e/6fqoIeP2yCo6W8CH/Euv7FEPfRCWRlzRAG9obXuz4kqcOM5k7ur
NgwG/39PgPXGvi/Uuy0fOpZ3PbznyNOLw7XffHjW7Cr/1yL5kP66Zuq/eVtfm26iFcSDRs2Km15p
MhHwF1aJTk07YCos7tWWPLE7C2SfpTN4rdltym03FJfNNBXtUfLj77fse5amoZU5b73VPZV5zrLT
vmiMllx+KVQ4/n2yEa5G8vXZU4HJ1WvP40KaIBd7LlXC2y2+O++xwnpGcmGV77zHJYOexGpw8FBf
AbY4fu+1wUmXsAGuZi4L5a8Ss41sFPpp9C3ZimoMfm3v2GK7VGxBWKC/vOCR3oWAIChnAQk58N6N
rxn5P0gkyGCLZnFXFADE+SB815563o1z8nNyRPxkBWghTZdM7kUmziNzWOHT3k/YOr1hofkEOofG
pI7sNRgjpiVHrbXF7z8ia3htQon59rnfTCt6fnWACUvzFbKOcFydcU25dzh4MNh5I1OKxgh8vfNC
ELiLRKHoWsfCup0weRLkHQMDqfe2zB/TWB12+dKEMOLY3fhLViPFaVOjX14W4wt11arH+c+KMmap
0Ol/ZwBwBsMoygu69YJ2VX4zWhx5OpUZeHsaCLd6pasFA+zQCcEtX5bVn7pEx5KULwisOfvtd24x
tmTqW6/k8qPNL0P4edUVnjctHQPpnlXzcEDbs81RK17sb/uQHjTuweLWFsBeboIYsrbEGzlDGRL6
Pw4Cmr66lSqK/NgEJUjFC65GozzYt4bnP7kWzVNaLqJbdb13n/vkcSXXl3tS22wHdZS1q59xwerh
8IYaJL7zKwEJHRs6EN2CWBog5aypEjH4TCyLoxUP/7jrPTyB7iWTmKl1moKj0DuCtMPyAKEgtFbN
pBkdqWVUZPMT8PmgdOxPY0mKzBwaiwWIvpFmCMA6NldDLyGIwFKQ2Jq4GjtEgu0RerACYL6Gg6lz
rrwE1z+K0nqchcWFpu2amrMDrDzk7iwbxcPGqvk7s7eKQb9fcUhoVlO4ZwwZpJ9xPJ4Wf+bkJYYg
D/zbxfu72pcNDHeOelLQlg4eF+tV435I3G99Sz+zlYAXZ5wumufyePmJ8EwCqioPBq/4ze3RHwlq
hNG/e4B1sb/Uqun0whaM7V3sgOOk1tzgSj3QvhYiFZeFa7iqJY6VX227ouO1WkZTHoXYuGbmm/WN
2TB3NpSYiVaICCzzJSrqc+XbkNYrdEdV32gzN/hDFfIiam++1XxD6MSRot3tpV0ZhJV0Ey7cRVFe
jSZh0R5rUnPppDfsPQ2Vdf/Lp305HIOv6yzFEp941XEKZ27+Sh6m54Z/eW668prZzTm/pEzGz/ED
Quc7CmnsxVM2uWjZvbfdHB1bjl5xzEX3GULtEx1sJlR8uLVgNR2T9LxhYo3fs4RXaJVJ1BBRMFoW
8jZjPQi0PH4qAmmKgoa5gPxvAWxNmiEYskUb2ToQKSHl2gAAq49K1j2cOPibc0KjIz6MKI/c2Tq1
kT09Kk/rB4ewIquqHpLC//XY1M2WtakfdncznS8xQ6YquryH8tLU6hRjvg87L+GgccdDhtd4zBpP
MMU04mLKOxYb6mI5ENxOfjEYJxjm/B76fEUjpBSyffkFf4X6vVw9AdS2XNE93GT+xnxvLXHcsZ1h
Pi7tLVFsIhl3gOQA3B2TX83PyqdxEY35knPrkX/WFZ+yqOMHjul6M6AgwljSpMudlGzN24UXD8eJ
+NRO3hl7VP5MC7vEK3gBbdF3NIfMEp51+MnZS9DUipGT+URDUXM+SU5/TS93sLP/2R/h878MQn6S
x58qiSJNxq7M8mnCLB8R+7MY5b982wv3dzb2FPibH/UUq8BqVMPTk4cUX4c7RXIO01sqoZQzgSms
OUpBP0fkOeTixLT4CXcyIiZQraJCxGqPiQzV65y/x3GiSESBez9TJbMctU2FJNJib+FwLHYNDq+U
p3HtQi3kfUvzpFu96yMyRTPK/c0mVYYUx4+L6q0YQZsYiqqdjXv12YB7dBhd8PZ5woN/zU+qs1w2
5TGimbRoAs/zyKKtSJ+ID1JHjNrCFv8KE8n/s/88f7qk+kegi6m38DSWS+39tjelLcxQ7FYoR3jy
Jc9SKRcMU3WrNAIIBkLQr4NySgYyh34jHWjv8pF/OY7n0rkpONFlKZdRRKKlbAYR3sGcPBcbEhvk
EJwXKau3S/eVXmygVrX9gDT1TpAz6ZkLaCloFJctmZQ7KH7YYfmM78eXVmJf5sHBlhys3DDwgiqs
6ekA3iKV/zdXNha/gtoQ9Sc9xned9e+6y63Tuwvi26uYxy+cPKfqyFiKj8b9oe+qreJKCQaMQL3e
goealpw/DnSv4ZV7Uwp+F5dxlOEwdub/cXWp5z+V0PTDvSR0x/2ykp6UIh4tMnYBsMrp3rmBgxPI
nuWtd1TwZKGNVos6L+f+6gl/bbni6Yw05DtmB1cwuoa1tm6P+CUmG4bVQnRlTfrQTYjTQN0mq7hO
6h+X25AIKeTR0kQHlp0liknfOBhACz++AzNjLoJdwRCjCzXptSP7OO3PTdm/sSeSGgNL8tHgcApN
6cMy6sFF9sFVLb7lBRhRrb0oMZLYX+CU36yZjL9AspFwNMh5oeB9bWelp9Xkw7VUpWjKC2z7cG2F
X+OnifQ79yTm2/S4DgGWZOSLpzX9+Ix9coOKwb+aWXpvU6gRSIkvrLwxFvQ/tThH+8s46eN+3Jpe
LdsAwyWgDKx9MQLKChkmTL55xuqplrscZPIYFgwCQcpBs0D90u4fGKqS12IpJ3d9aVHGKgVhIcYe
BHBSrjaxGaJOSj6lBm95WrjSsUrNVhP7wShBvWLDi/f3i/aIx+UvpohVfpVDz0IgN7tdSPM/e/4o
Hs5Dx7239yVIQ4Bg4e0uu7nnrjMHWO9LM9jH/PD9Ae4WoPxZc4doy/GoZX5tuO0po2uRF8+86IQy
JqRLacYwOD2tZY0nCeVo8qEdqkjR1lmyk+//mejNJwIdlCMGbg63NBNCZ6mUgNBNf1N9Xe0f6vEz
UP/ofgk211xSvp+UQ+AYTGTLx0zpJgYIeeEGz0f375orp6r1Ndx/JvzLI4vdZNH7UuabVHfAhYMu
QhjurPyWPT7XUhSWFiPBpWkUbjoXhnc5PeQrYNWq0nyk/euadnYIPprEa6O5hWsH7BZN7Dsj/JTK
sA9AN5v7/k+z+XFCcpxErn0nRewGZBnx2O1SNiquIABW3tfolODSFHJfHxbZ09krEbfZhICbgWRV
GYZHFyZ9JWSZW6iw0ujB9KIqX6t8nLZrw/VwrYxh+Wqal/HiEAsohiwJapqnSKkne5KS9UivQo7+
R1bX6O10YvLKgVLSf/pWjiNt8ijRLOgzifSoJArxZvS/qGEtegtcJ6q97eXuVuP5nfPS02W2J5we
M7QIv4eewZZt2rVuhztOPtqjYVY253C7LwRKGP34WB00vgi/+BhH6nO3YKHjUZsSgzpKxeRNIpTr
ZvUvdnzcHou6gR62X0//GqYNR6Y8nmqSIBJ/gVb9YR5N1u57EY39SReGMKY7kZ4H6goHl8wqdvvX
sgcXemD8a1R7usL1TQfccnTKKzrAtJwbJeCdBkm3l5C4J053OS7VpkT3h0rv2D3ZuCUZGNx7IDbZ
7A49v+Xk+GCGfKlhvJXFlNZaRz70FNEw7PYwwHKfxK5E8g2e0kweJu8+MhzvBD9JA5OJp84o9+wC
I6ven4hlw2V9nnsrOjqNWta8oIvTaxh7NWUE7nfsThzduQetoIPIkTDkPFA2/MN0S42/ltqpaR2C
ulQQW6ELTNJo1eRosa18q9pqVtqZK/QQ6h2c3xyqn4OKMcd/ef7ZR9gsLXIk0NX76TKhALeS+p2B
UibhAfIM08gJc4TMv3U6WvfGFDkvoz+/pzRHc4VUVUyCVv/aaCWk5100/NN0/WQ8uTknaZJY0S6o
j39fmkanLzftvmKlBe7cZgtL9DPCZTYYHSbFZBnuAgLlrCJNybd3+qq0ywBHT2GUtsR681oBp48t
LRknl6OJBrhdo/veQ2SQRuVIJXf8hyYgNVsgVeF1T724FrTSkOAUt773pj/1tJhmWO2YJRdaodKo
OoqPRbfCJ0DVdCFv0LnZadF/gfuDd+RiYzDyEL5+XsKXWyEO87KrVlr+hoiSS59YjXvSTfpFyxqZ
u2DIStVLHfbZV9kMhu/F6t96efXf6QOb2kgTO9VHhHL4lmddyiBeY/e0E6v+8qoKF4E0bnvl8hxi
sBT3MmZP1p7mJ7OE/v2UsrN/h8XECsB/Ope+qEHVBZPyvv855oOuIPXUd8TDVEUJ/NnwJXfbWCO2
IHDVYS1C78h769sMcJwIS7arMg/sz4u3ELVR/NLFJdOv+BAUN5OYFr7QBUHt0RRXYNgNO6BxqW/8
FDCaitbYhttmjxHvfFRcwy3cVovqnf++jDTbkVNfmpNwQCC3xX8rofMWbAy1wjeUliCMho1ZOk4J
v11oHq7EzH5WZjcZKkyDN4lJ4ObJhTYC/JYvAo67hXSjv3AfzrkOa3Q/nAFlUwKD2YfApFAGS1Q5
Ws8UAvTDWOdpVuFWTGlUwgpci5LKr/ZYY+GnR2LzF9MPhBQmOu7NSrjN/vqCxi2jjElqPm2LvwWX
5PWw8HGSZgzhhIes4HVue2rUN8WOlMLMqR9mv6gpxyCtexrydv7LoRYbbb5xCQUw1vjMbZ+dsm/K
wIya9oJ8NGMB5SJ1Ogb5nRWaI2cID9vMoejbN5teh+9XQXoDTDQ8DEs/yHnoE47D+Y6ZhPKijjXA
4fIiiVLRPic0nIb1VDea3OnO+CObhDgBj1nkGEOdokVravo/wVJpmIm0vVyC7/E6Y9SEtf75RS9C
BOuXkgPWP6uhPktn3wPEEWCyt8nnYL+BX4UpNYjqsM6d/dwY9jbr8A5gKRBEBDX4Uwjr4e6jRVGw
/Dgaa38t8W6O5fxR3zrCqkA1qHYMhfwGZe1m0JoZfOYG0E9YVfZDs74hMwZgj6xXkNh0w6189Msa
Fe2WbHi4qwWiBhad756WRUmDJ0Hka2VXNsiR6MuemxM9NM825Wug5p48CusU3lgWhpvi/zpQfC71
dFoNVOTQxioJF4yBo+dMRcbSe/tthmMm6ANqSNpy+CZuQvD5Kmjktqk1L0eH076ZGtHtKfqTNXKR
pbQgXnWjELyZxQ/+bDtdcGlvv2HgwEl9329FEzRpg+aPegl8+ew/I31Z3u9tqKMjxQwXdYoH4mCA
ehWYmDbSJSl83AId56Yn8qpbmFXDkkY+D2EqdkHmQMvdpbUJB7xGwpyw5EBVbsSYHr8NF8mvZ5f4
zl0u3ZYAobYwaOY5t7lmVaWXhf8uvj1QBiM23aDh5YdXo8i6/88PfsODttVv4uEMkNn5rXPfJ2eh
vOYgjyttv9O6R5DNJ+x4K0r/8Y1A2LtzA2KXEUfwCPS8grtIs3UQsllGhQ9xSgw/T13BvaAyCnnO
9/h4OCWGDhHSQBjdhwVaoS4m2FYvC5WYwZIMJyhpgr+421Cjh5hqegOK63mCi6HJZxOdBcfjjTZm
lynePuOB38/jR7jJDcKI0WYShM83/HTVqh60Tvf7AOHrfhTvVPoc7DAd8Bgs/rz8PUynm5It+pwq
IpT6qgEREHjMtMgzUQsETs/JZ/eXgk4ogA3xvzgsNwPn2wgI1CrW4E12XOhQ6wemkMZtQDekRu3G
5/a0VciRNlCYlf8aGofZtV8PvacsNvbgpLsg/il3Ut8FZxdsaeewnlS3hwNXebRLZ4mmfiHUIAwY
Jh8Ks+Opz+ujfYBG1AvXFQMHVa5QP1hLHc5wgI5BD3LlPHN7SVMKAZEbLDWwNQA4DTrnvyRuuo6+
q/vIYLkw+6GxEc/CsNcUIWxJ7obhEMmu7kTiH5IYhQbwLlCnucZ1rW41Q5W0RRbi9h6ty7wLN64Q
1O4Vz0/sP58fFNwahNUnGg2YnuT5oJ8O7vF34GFLLtevhHIKqcmC24ljnPZSenYoDXAiliogSe7/
fMYBYxYGL9LFiZ+GEs7ff3//ULYfcHv/mVuOA7ab6mrRp608IHbRdOqK9XcwJX8xuqGbyE0wiVau
TOZfVpkgu62hdTGH5eZhI+JW2+Dh+b3otmaFGeC/gPjMrH9AJDJZ4SFNsTez4vsicAtnerDym+qx
Euwz31KzWsvAaEqrKGp8opy89ap9QtIg6iuuas9OiwB4E8BsukE00SqsyLdEpG5TYsIPyBkaNSmy
OTBUTSnenUq664l/a/D2Ahahar0S2tdotZ0oOlSL8az8ijQfdKvXMhIPT/GxKlnVMR5af397Q4d2
JFT2/SSmPTzcb96PFPsHv3beBhAJjXoVSOBTZpoAo/bgx/I6MLBCOH2rocn83uKh3KS82GfjVFkU
6FVMbomopYXhqNpgGS1lxnXL02N6j3EqGVTVOCgN/obAEbIY3LDMa/vNNjc1e2wrvyGe5aXypnu+
XWszDnrZFNbUePCg0GyTuNNbOMlr9ZiMQOexzT0VkeQTEgzfqlywUo5gyIfKpe/+kROj918wlXkS
ZQSgWW4YZ73wmae6YFCpAAST+wLV75WyXPzYlQnnSw5GbDmOfpbOJL1UZasvCNxJ9kx2IS42tBig
xKDGgjTldPEIMONMFjxWZlJ3Jyzb/F9ioyNotN6glOlda/dEq+sss+7ZxpEgHbEkmyg44EmcTXMB
k10FNADj9qfPXtqeH5XjFtyqWDSHZH2Sgxj0PTlqOK+nysGm+5PVZP7rXP0siCM5gesTD6A300X4
W/3FxOaWkVGTy8+HWsLkzrZlDfYGoE/KvS7u1GxjWGQhicpOGoF0iDVUUxHx91J6V9mUhIOKf/rg
6Yac0EqEoX+wdfpsDf37QftqqbbNIxr47RGbS92Y88xpRAZge+WLUYaHxjIsMKO0zqcWjAATBxb9
fy7uIDQu92LaRwIHKbmfsctn0M23wr59/ysKP8ef5Uj58O+H5l7AelUXOc2OogHDaBSeRe2G1uOV
M+ZAzOA2oIk4w3dbI4gF1Fh0lJP0U6lYy/J685XGMzy0i6kgD/MIgUBe02LHOhVPhBmbwR6gF67k
T+eDUXi8whXm4DHQaEZOuHj/TwXpNDVrpfMTQheutMNDngUpPC/49ESUiumpeY3UkDcYIVurf9VA
9dmqu9fdkWIAKgXIroOLk5iyyHoQ2e+7EMDO26Dk1DeR0igpF4e55FWXNsF8Kd/GDit+nw1kVBFS
uTA+f0iV5wruzkX5ivvI+AIC6KPStzPAJ4036xX4b0ZJjMkysbpLQeBv6S+KvB1PEGOYXC4faj89
6GonAzxnjjXOEFOKkRlbG2wPTXcqSNOFgfr5/ycwhpvyLI08jRCOsgX99zU2xJrOAha7S3vaoyO0
17GELrSGt9sAGaKp8vKmXC+W1hXNJektpvrideCDh/4fUZ0otaxfmR6JkECNpe23LKQSBoiI7dYA
HISuqbOL2JS8SLLAe/2XKBaXko/9ECSn1fOWqLbls4/oXevgtYzVurV86zCjI1qQDE29Sv3D7i7p
5pfNHpLIqWDkZDx+7Aw3xgK0+/Bxcnv4rZ6yvcwCx96Aia5nkVOL1Wtw2Z0W9n3UbahdwfbvJpFs
Jn/1uaRMGmlMCuVufGsMW9e+S+93ViK/btUqkny+4UwX6fAzevrfwriTc7P2FguOquXDruUe86g4
p0JXrSTnbfyEOQcm4p4WyJuTPfG89TN4tMZnZ/BPWT6phVsu8IMSJWZDDXJsaTYVBGOp98rN52bX
Xe9cY5b44oXr5eDRIvkkdni65sQKTp3/Jbi4Lj1h3AKD6I02vIfONCGrQEahPANGcYXC9ZQszviD
7lA6nkuZTa/qvA5ChTna8Kyoq3DL+5rJMjaykHq32JNTgsppn4Ny/W0s4WJ+PDbaWalyY5Her4Hn
hA+u40P9ceIt8bUwRI3DFHZJiwuse/kkwbeYhjcpOFvNw+Fr/EW1bghuxw+94oPPd/kgBnwbEOr5
OgRVJVm2SnLOi7n6ODp7n9rhAJyXvn1UMUXijXuwfAyPV5hFNWHxGJS1yLv619EiQ5ttmh4E/0b9
6JThYKpPP69rqlFxcZD9z2XilhFMsBr4HHMr+05Lcl837f+dXCAj2JlNs53LTe5MqzHNokHdQUSc
aa41LDyadriqaVC+G3rjHvf0KUYGUwsoIHzNSxrfXwR0qBYlzpkctHGivNs+CGyaj49Lnty8Ibbn
djxhz13hZshK3GcrysJhKVI8BlyYIokefCUqaiXgeVOZbtkSdcGvwJ//YunrDVEepIoxG1Jvwz2Y
F3aOTG704LwFDh5KaGUb2aPlQVdWKCmvmtSRmj8MNBRPuZ5TKmt7OPQJj05kj6cI1KtPgoenA6Mp
dK09qfOY4YDxSuHZgyYZ+vSdncqEo2A7A16Fn3KgnLwHV6mvTSDwCfeYZMCubhxsKz91vMU3wXhq
KNh4F6aaDqIun+1UZvmamiLvWsgABLsrEWM9fe9QiIENYPAfqjy/OCpdA0VKWNj6kOtmcOHHt5OU
uX2beviydGAwmSR/Z4NDwcD7dKoA9x4APlX77blEMEs0ffeQLP1x3Z5850ytpc5gxWtgmbjEMvlu
dc+0F8kwWga0afLioMhirWsg8J2W4GhnG4UrLcrM7sOM6+pcCtOFlHBf4B0886Xi9MsPDM3IKQLo
UQpt1Q3Sz6Oo/dQw9cKjWGhQq9FVo/MO+Xu9QgSoxPkoqIn/Nq1iS6immuOfW0SP+I4AIdedbgmu
Mg0t6M/aBlnIcLhCUpPtt0p0VEG0/iVrf2a9hhcHUUAj0b2HJdaZnNrWX4T7Bb6DliG2Hx5Z8Mgp
vu5rZcEq3THKPJF6NqoKB0xS2NGJERlZe4BW55DtlA0nS9eDE80IGWK9PcGIKJXwHKnfETebnRI7
j5+4PQj7gvlyRRn8CT7tZAAiiAkQ/1U9ys46N/GwuAEHBKzDS/Gsjr2oiYJ7PIFUP+Vz/vmFNEg6
v8n9UfMK70wxCrA5keecpdSuHTnKfCsiC0jQ+WBWru/FFiRZ0pvV6CoPwqbXv2RqFpW9iaAT2q7M
u/91CcNkIMIIu6bg0pc1OSl/aWCgRnzgtJHdIZX9n8JeLVEsEEeMIPB+OQkn3184rN9jovNtlSr+
4B3jNEcq+D3sMwoP/kSCrRkyeLY13g4+SAxjQTvnM+b+rAJY0iE4XWwXBK/virUMLy2tf0glsGJt
RrjMWNSeJ9kRhvB0JEzJaqTmKAY/TVyDQk3PEjFa04Qwz+Gf5iyrPFwnnamlH26fw+x0LzKKXMo+
fqFMbnm74aWurF3nr7wSz2N8P3wcbUoOdjvkwBQAYsUnB5++CAobAhkipG1epzkwLk5mux4qVojm
+uwy2hJc97ekhvQWUe+Uxob/UVGAtqyrV/OKRHQLrLBfIJSsDPOEFUH1gGmldav2FpX5vCzryy0T
DTd6ZLWHEejyHWJiKdm9HI4Hopk0DMcjxoZxMMwTJEcoURRy20I+D63br9R9z40/BV7NxKuxFWqC
L+M/iqEbGlWJChIncaYLd9cESq+T0wC5+gpvHHQ4huow3cpPhRSXrBp3gLawAds+gGUW0eCxPAth
wnAk/HoT4Muzwynj1hw+QN9E3vqxGsMwQ36LtdKtyptkruXiPfh7gK1Ug5d60M2r1x7hc+ykW5gQ
XkZdbknw6npfTaRq3QCd5HUHdAEKD6ECJBnB8EkOTzpLBQK4nsQ7rSGfPfWRDYhVxUKoWXO2g2zQ
5XZtG988KuKCzQO/yHyedMPVDlRg14BDDgv2BWvUHQHaUhhwAtqA7H5OaIcqtAOr1xK8/VTjbySq
m32KKMh7hbBA+MkjzUM9o0EJTBKIkT5pSF4EZSL8DXYPoiaB9GoEtMywYTqan69lk6pV2l4kikGu
ID6QtRXJ5WRciEhlEieVLLhdmgU5YBXDdPKrVwF8JuN/3b6awzEtNSF9xVQx1+hQFuqR820xmNjt
yOknaw5eQdLLzxf+cj0ug4ri2ee7iZ1X6Zfe63rrG4NxL+42vNJXcYML6qc26QDsEtDryZqFQUh0
rLA8h/+sdaokXTrslJ1E52VrVZP5tWsuS4vwcXWm0tPrO5weVRuZLBXCNEyyc3pirPtYsIdGkzBb
wyk48yjFi8uhLvKzyAJ3HOCREsbnxjqqKkKfdsISId2+pbTq9DiQfat6VuuQnk0TlMna6Nu/8SdA
PV+b0ze6uMlPZ2j0i0+OeI0nHjULVFoM77KGdIZqlJiL+3kncjnDFwzYGBYCKaDrBSoscd9qWvAq
JQr1VMbxkl8OwNaZlSStz7YLxMM91vUgdtD9IU8Bc9lcA5iATsvuc61xsh/VHbUOvP8jPZJPFTym
W3b//bs/mt4dtIH2xSVbr/CccE8NkzvxLZWh7w9Fz11Y01+mwXROiT4wJPac31psHv18CCArRMNA
azuKtPuJGIGPHAzs/q6pJq8jWimpeLcNuV4nxj/vFh5+xtp8KGymQJzy8F2db8UUNSfCx9U/UfAl
yXxwP/i4la73WVQfCk9PoGafuZtnNjZnBVe0sNOAMqwRpBII/RKOOrRJ1aeLp+bBficLGQKdAR2k
lec6LXVXBnTcJGO69P8zqRqZuEmjxKep2LUZ7Li60PojXTDx7T+4k2J6eGD5X8sWBWEV4FGaFEzv
kqr+7NwJtnbe2LUV082ycOCY38UBFWEIUUzFWTGHlHkzLg6AUzWins388ut73rCELmNojEL0Zsbc
78TdRR6fFSdMpzVdilS4s+9Ku+QdJieMnsubNVc2XbGEq9D3ILUTzsPHSLKsLRxkAU4MjuXv0WlU
2sIlNwuTTqtmIZItzBtd1FP4B/N9i0SRPSyWIAvvX5itXaRPccS1z+gwX8LS/W3a6AhVZX0Reymw
JIS+y3k73jk1SARh5qyd4gHmscUj2Tu1dDV/p9dIIzHOuSfhNn1XF4BOjyJha0JEWz6mwtO3XU2u
jJIUBY7UFpJ9z4w4a0HrG4rgQkgTwxBaN8VAuX3h9isgegLdJ52gh5hJfZ0K8nmVWSHyT1BzBeSK
43ZdT9rolRQvXZPFerKl5pk45MuftzIxoxTnYgLQNzoesnp0onxRVHn24j3JOTBcJDqEjWlLKb7x
V2FQx5oeIDcupLwwpwgYv74KFh3VcT36qdxzvK2F6uIewuRZuNFH1dkGM+QtD0NL4L57plUzFmtK
2SOlY1Ckn3eQoZ8U+OLl+laqSAtXc3Y6y9sBTJ6B27uEGPIkTyLYEJSD3kbDUZVrFNoEAhHWms35
9Ta0Z0LQfxjuYjMIuBjtneY9PNu9RFD8/t5RD/OE/Va3HlmGFqYPpjaY/3irMA2/Qb7YYuRP1nBc
H16ODDAFdouVkcw9D/TMEj39BQ1i0snO8j4RKFKjBarV8J940fydtE938pSylHnX6CH1K8Lbug4C
tVyLW8YSd9trdxL+DRGiH2w69m4iO5ftIlxy0lEuaCagIl2nJ1ojbuntkhAxuF0xoKU6cdsY+a8o
YsesABHxGs8Yd+we2Znvjb+zmpRzOPKBXAnZLDDBFD2r82Z7y71mOoqQEIpldRLcl8W06OFf2tQN
1rfjYaTFWQBmyereABJe3rDfZtDgRab5axbyiX0gHlikpahtyxoqyd61fwUT2CHFsSasbxVb9o0H
FOPCq5dUriswwwAuMZONlTNHZT+4IZCsT2ywNXHumvIVp/wy8pzm2yv12zd+mtOHLN6yV/EzQXU4
foNlttFXcvplg4O0QNJZREG+EVTTsDvzFrRbVgwO1utsTKZHTuJhKnJUrTKtgw/Zh26pHUBErdr5
IGfqb7NW+o9RVwHk8UNGqWqdckm25D2mHQXyx8l0HTtjtLcTf0XTG4vV+fYAT6f1zv1w1unCIHfC
5xp6E1pGf9WLKL+X11foaFZaQE3nK5Or/xU79ATGYr666Te0iN+ZWkxLmNHhWH6wM0smDD813ffK
nDYWX7/hsC1ClPnHKVnxAC8w5IvsRcg81GdWqgjhb3/cNTSI++mZdK6KumRONF9c9O/tyGmWlVwY
2fbpFobV36S92h3/IkkXNdZf1BYPP58o/CEC+6gn3UiBh6TnmkSBf4aNwtqORYeBbWSavxiwYXzb
IWkCM5yD+Y63MFV0+NKNRRnH02brddEUv/6OCCTChHQGLNcKoCrC3/Iq/ncyjX6b84rlBZ3euxZb
azFW5bosvyO32wWkV5CghUxmwtH9HYZS9AMIzfFD5myG+HS1kPGeyqCL07EE8BtiBd+cGat2S4fk
q9QQKgXjtKcdrsl+owl05UnYwU2zzc02RP7F4N7sJXQspCs7TF3j+/ma0tXnsA2Wepwiza0vnM1D
uMqTZKxXp8mZ7NLIx7iWaf0+Pd3LRa937Il5ScnlaEkUnqSaCUZPy44yOq1MIuYEF/j13zdeD2rP
MnOK2JilSBDrvbtJbLzU+70O9FpUO/MVW7RudaRLZW+zC+sSO23fdJ8ah/Wwf/CsosU1SMfuEWLV
pilDO5HGpo6ltCQEHqCTezG3FdNLMfLEItSIzBtvI6/6In1u9AYPQ2+3wmmwSgFn/rTPwhICW06J
4A1xh0xZ9x/ALPlN0jEYzyfXhxyIWX4exrcDfIRXNws/czjE6Isr+LiyQs1AdgSNDPlIKaPFzkpg
yxoDH8JA/+nXRCIRSWONWeMMMUndlWx+bkOb33rkKH6MSWnqaReZhCUwe3Zk9QaNN66K0m+ACl/S
0AdM7LD5RXsHUcTbpQXpXRtZt+12GnjtJH2SQYniT4Er6HxmxlX1Ddkgv9PZsETsgWDPmGWKbqJe
rFGlY7iFjSYpzntn7qYgV+iGhODKMSKCamx9cdWQ9kqe1sQ0Ny0QYhkbrXSF8Wi9k5QTKjEOjPrd
WOZKngQmj8RPUYZ8qQp94vUkrgJQGyWPVqt8RZMYcPvZsL7v9UuVUI0NlPJrtylxxW/X7h7rvWQb
ZZvmvWbTG/gBrb2Qh1WfIuTEoU0+v9XSYy8X2kf9zzM8wnd/VcVD7cZWRlagM1gBmRnNgd7HUe9f
N/FhFXneam6FR+QPTHPSQNoU2DOGDbMESlxAY3B1so9a8eO0YbTG2bwWPLrDWWA+6E7cMYUGWxu0
pC/LtZfj2aX0CA5s8YPyBR9VRoYq+IG4Jn/keg2YQFCSdFUoMekbTYuFe+3nKzQ9L3kTp2mm2/dR
QVSD7WSyOWmF2SFhtByNrsVqLHo+puUGbfbQvlm0dgH6hA2d7s4RkP0DXajIseV1ItXqSyVl5TLG
xleZ5lzYCNQriQXT0ntTn+FHZgJQL+aWD/3BC2536pC+8KMDa7QCUQs3IBibf2jTk5ZLAt0WjTA7
ginf6ff4lHZj3L8jUc9ZUez9BA8MbBZjtfq6oGbBP8a4Zm+OQjMHtt8Pu5TLuema+SpK8kUGuEhB
oErdl66twFKZArm2mtLEEgjgS/lShI/6gf+pddjqOCZz04lQsiw1Zat4VBAngy10cV2Jirj3ZlVb
5xyw5g0D/Nv58i/iJ5CCmAX7lU0KyMJbI0w0cIczQwmCdVwZmh4i+VTGE2FTytj0le8TWR+i+ppi
hHmts9Wt+xvxxmKsedN3QkpPnEYxLwDKmw4Te2MSNBOrr6Btx5ralvrN5t/BCLbKpXtyfcuG4d/v
ZaF577+0b2yH6+fiBhVviOfbdLO/K1CWGkLHg/xK2nH2s9MSVJ46SrUqL4Pncg8BMa1Src9vDZMj
XNaXhaOaXzF1OJBYbnNYh/3/Z5hck+WSkQ7y7mR5XhkKEBQRhxhZdY41G9sWvfZ4gM6Dn5UiNivw
2TDUVstvFy4zE4Qaee7koda6vpUYKIlF2KHsB+J+3Wjsb7fZfA+gqsW5R4ySLO91opX3+nXjOsed
C/WII5oVLtjcCmoZBP9FZFKXB99/CVjq/xIfY0DVyD2B+kdisZeXIC3bBr5uwMm088CpndTrAgnp
j8o9T+JqFhGLpVrhoXJ0XKwlAumscNZLhIsM56UIXnRWB3VHY4trhfltCeK0rBhHh120+BNeJrHa
xQV1ywbVnXeHalnk0m1uuGzIWZk4YqJLxiwgVM0Rzbuv2qmHSzMHWBtAXa1ccqCBtZG0Xs1V9x2W
yHLyJRtJaweBmBml0HJwetb6AoRGpTcvX3+0iz4zCsihyi1rJu3FUZeTB6IM8TnLf9l/vT7rNoE7
GuaUsOs49FMKrJKtjSNbR0exLHxHCXMbP7Fw3kxzVwuM6sqQGer2ci2+qRRQ/4/GZxzGQf1bOMci
WoqG2VCSGjk3/FUqeBYGpnXKAtt47C0VhL+CQ7NhEwf9/ha/YbcpDnCej0922bh4T1SMVvo5MaMu
iL6AW6ps2lvaZjtQ3pTacjCdFBPaYUTVvPhTbkTXy/mIhTbP5QUiwZTrmQ7jy7xXJMAu216L8xdW
awF3IcWthXTtfm0K1SRxUsbbp0Ud1UDBfirFoMFeJvLdWTPWwvT2a1eYuueQgm2pyKVt3Cv/wps3
reX5nYlUQ6SxvPqAL/d2J+l9cO/9UT6We432Xl6HzP80eaIlvI1zpE1kSl0lyrZg51gkFxM5r8Vz
nVQWatAti1icaboqzeRZsX+mBnqNu3TU16cxCmBKQ8e7TSTVAhbST+Xb8G5j8W/oLcofigQeWgQM
q5ECta+XhSdnXmSvjH7L7E9I8Y9jFxtrKzupnNreVKDHwNPbdcd5NgzrnZxeiVnEeU16LJJDICrF
AnX5M57PCb9sPpHwjQTYGsgpuqXLrWUhU3kcbHQVdrIFl0uijPMwL2yB6CaluzNGKMqqYg277VSo
t96DL0v1u6DFuW/dqu5PGTf7G3sDOKMGOA3IvhXsRPx3bnrWnkcK8dNqtgb1ys73vNgAkV6E1/oE
MrG0J6+Js63Fbi2yPkCuxbk8cFwKitu/TpuE+nWSEm5dTTP9fjwfzMmAGSZlo/7yFdlyt5hVFI75
NDRzx0xi3yHnqXIOB+2g1Us9jPEJbvdCbSDX34mnoHLr9Zc2OqD0O3024FIhO4YT3rQe6Nn7+drO
G4hIZ+GmO+pyWu/sX9ZwS9WThvGdQogRRJwKviFelSsxIJuBH99I2KCc1ZdJweKz2AznJUW94bef
ijPC8DD85Yb7rI2P7tRmVp12TyRgK5oU4LWHtvfzKUzov0Vg9s/x2LigfM/xjHJqm8e2HKhNdrSE
yZZpFOS/dd0C19z68Jsy6n/Zr/CrxNUTAPPjnbp1CvCOR5KfOjXkW63umU+9KsKekxlfu2gA4e5o
0CSJFRqGkd9G9oZQ/JWIuguJ4Y61jTBU7+9SinKWfzItGGRmOiPTCsPHlI/vJVGxnIP96d3etyeV
LGQwz7ZY3hd5jRRnnvVcO6cpI28GZyWTTCQer+yymZsjz6u27V+5j3iMkWLfSGbg5NVQ7v9QCwx0
Tfh9ly9uTU4Y7WABO3AiAWAMpf3xaO1z/NlTpQLFPVQlKA43LIGcYlw+pEaaqi0pDhJo5VmWW+KL
vOsq2uCqTHefICIc81VeNBr+iL+fHoMBtr1WIAQosg9MCoyyHaw26ikytVIfTpMW9JcWQJipcy9Q
iqvWsOiuvb9BoodQwLUzM4yuBB0bolv4Yzdp2tD2Fj1CST5hfZ/b75RE16fbHkSeuazrNS8m4+lu
qwRsRZ37Mq+Hdi9hogRJwV8q/TTdxjyN38dZBLhiptZucd23RS8uIsnb/5CcTpOeuTl8ml1l0Khx
4pAEc7TuJ/HNnf4Ci6srN0BnR4NttXq3kn27tW2ZzEoXc+m/H0z9ftKj42PpWLxKD1lA4uabkuD0
iQFO/cNIvxfCUt15I0TZJeGUP/f9XYbszVqmIab8lofnit1LSmLY7wqWnapyq7DS1jVbADVZwsGY
v7y1ZGJywiVEMixugIPTOHpHdw43KEj+z/fBlPwVNbU+G0l7gWfnVXGp1saoNLkNkmA1j+tTnBBR
igtYpnllIjoqImVNE7wJhcZCJ2uRP8Opo6g3AftPY4WQdFZAV6A7wfLmeXOvBWdnEFWZ/y3PjRk+
NF6Xtp0oiALPYXX0Pjp9f2ecKEk0GcRcixZcnJYv9yVLeshFUxjzXGBsR72pyB7VRjYkFxiAPQhk
8xAaCmRkZEnsEb2HpmsEWNPI5Z/veqyWfYBKcipcAozOyBq8scysLdwSp/Nl+TKtxvLeiFu1I2Tw
UASsTd3eOrCidyjh/8J5MwSnByTVCa6pqBA3+o8ANOKh77OHzdwp6pmjaNikf0xfBH8r1gBHmeqo
/LhsiDbyAR/0YDqJLQD0siDHVi4jmerA6ncRSFuAuVOuYfdcj1exhOOLY0XwDt2zRd/7UsmM1fXN
HaKE8VZCnuMMuHHYf+DXHomn1yi/Rt72s6mBT1zYv34EPfbqaCOR1n2h2Q4TtaVhPcu4+YVUwYkB
X4PwdAgXc+uL65HoOPH4by4KxfqjkyqAualX7YKMUF3am3eEIy62yas8NDKBNTZ6HwdlMSApIdAE
vGVvlNO1HiiGCuyZtq2AkRxuC8nQWOr62jxBK/WKnOfuD77ROZgInMt5GBz4dG1vdioeG6he1gLh
QqQR7CYiZ35sVG+dIsBAzwOl59lqvRNRJcrWUmyfniNifVtsb6S7KbntUL9E6PHo1m6kSVZcoL5j
gnZFDWT6Oaw77e5b5Is7yx7LzEp1HGjOnk559o3TKB3s1BrAGysY0OhuztKNfr4SAeOGmy7g58dN
4ezhQPGnrf1rbly2/g2HIqfaWB1moDzbfCyF6IWazlUHD6jcM1JzhY/fFFTjxhWjkUfdDvJQZLNQ
gKu3IaP1X0RiohEd1oPwBn1Q7wYxYJ2u/blQrRMyb6sGb5DAzts8k0I8rCLlZu5KRT3s6aoPyoTH
FRVpxUzxcpoFW8lR8vxyhIjnWc/HmO4l4sdq7RjCFzYVxlxuBLCgPhnskAz3xpOGIkFYHYjIMLBg
p2+QPsYFwhOCLCqKf4OTC1jfF9N8t6AbGZIvoaObo3CbWQp8/Kud7rJVnTQvBSE/WGGB6a587ISH
8/Si56P/c0Ff+JBL8ZhW8Q4TWjvXXd++yRn51+JUcCWSWlbQ/bZL9nyHstYdidlxJ81YP4zCm/rX
0veU28j1R7b8Jmpf598F6ZqUsLfzLX1TC8rs/Ry/3jmwzc4fIc5v6ssgwu1SoDDvPzu3yKjQdeyd
G5D+mQWRT0iBEhr/NrO52S7VVKOz8OBGo1YRqc7Wc1s3znBXJvnp6WGVP9D5r3fKQ3SOMQMSJ67C
Ujvtc1NQXXGy6W6wh+a8SeCksIHjqKlH94q3o7fTOxpCgvQSFRAH/21Nqr+cD+NzP2vOCxt7kI1k
feH0llL2V4iZ7B6znP3HY1EEvlyruPJDywOVeTGrcaUIm6CT9BQMhiz/EzI7fQzaC5sqC2GVHpqg
XfciUlpyWj2ZJcsZxWHd1YwxKZMxm5/v7jmq0xLuBjhcW8O9bTjEiug28XJs84utXga5YHbqrK6W
Tntc9NBHJ4GgkDRjApswA0NbH1tXiHiCb/ru1ivcMsqBnf4EoFhaQklPM85vFYWclS4wKDGYBmr7
buKYl/mHAWtw1FBeuySAzOxz1Vp/Ao2+omMI7gjIDZ7lJUm+dcR5L98Yr/w+F527eG+YdsUpAWn+
LDJhh99xP75QO8b/dY2I2fnTA5CvBgwWFmmSV+CuxnsGBjZ+P1CXyxt9QBFKblANGS0sX/DPj4SM
kxpIVboaN7BZTqCT0z5wipNuaB/uGPHaqpNeGmuW8xoBJ+w9N3sz61GUDzq3qnQzGLiJvpryWYkX
TAkJTXhsxpiijtbjcTbznl7+CcC7ZqBtEZxrYeNEW3FJb8hAgsR5X5DbZ9IvKckBsICruZCOnVir
t9gyyB0X0Jboys6/PCk0T4KbXo/uOplZH4GAc5MjBi8IX5DQHPahoGa5ycoOR78odUCcnuCa1k5A
hBiwb54bG7qljT/D+YxmNPJPsCWx7uk0W/lWwVEdDaBOMJcwYnrsMQbEtzz3u2Aw1i0rpQC9E6u9
ms/wIKBFNnpYagLZJps6fPbaZkqxF67aqEZ2auYHGzq0An+Jy1JzOsq+cPbB/JMWiua4YoIL3xH7
vpOv79bWqRVMNB7PE1/8XZwwOSAJRxtS9gKjFQzAuiJr8SAi3TBxak2ti1pZ7yH6BLHXHgAvguz6
YrLkgdfQjNE3B/E8AWbEHRQGedmJ8IJTPJfe8oCh6DEqkCqalupXX29S7+grHGvr8QbAY1QYr/5w
ccK10OSxpX0t4JZuOwVHSRpMzoOFNwdI2XiamnHG2aQhjdLbjadXf79ieE8xFLvuB5kGY8IQ+3WW
273fZbYah4qyLMLDA49/Syz0OUDpAZ5dw4rUQ5nyOuUFQeijR280B9pWrzVkW7Sqd/DHv+lk6rc/
KjtkGinF9om21dyZ4s5Y0dvaCw0hAolMeDcjNuMJaXogI3POXYZGoSvJ0NielY5h5u04+TooYIEK
FZfV+9y9Be1Dmcxljz1XvUnvIi09noqBVCZq1NCCjjSOm40tBvn9yrh320sZk7RuSi7RuY2qz7UW
5i7mpdVeRD7QyL3bRPyx2rYOhsCSqaPgmwoKDajb4GlIl8Sd0vibSQvmxvjV1GDzQ0IxMmoqjNbC
kPI9NpDP2dMFbgi6+RPuWg/iEmNbRlPwK1Rd+ck7a2q1Pzie0PlZunsEDwGkMB1/2n8sMBINzNm7
8WlW5YtmMwSchQMUlJYi8Gw71AojUXDb4qBvEzzPgESwZsNNRWzbwo1N+FXUMhzTAwKB+s+Cjbak
YTGF934JmyJjh59vaxadLSf4uFMFmbYeZGq6O2w58QY3taCX44iRuIy0BJ+0iqK/JqFn4UrTpZ5o
AqSdfegBeZK4ZA3BwWnFkMiOPdN3r5/Ygx83BZZKkUMWD/TNSpRETAzah7TilM2gRxklA2Qg4jxh
ZkbaFubeCeuDB/QvLKNx5vz+0E8mNWRZA+MH+wDWxJ897eHjNFQWBE/OgGXVHivZaYhsaqisLArl
vehMTr4df+jZp3xC1K7+HfH9Spo1tdeK8WIhEKo+ZyHYI7CLote2divhNtmRnUybTdOR+io0Pli2
VFmI2+ecARpxpgnPRM5mdS1ynJZXgqNwIdatnZEk5Ot0ziTlUCTJ12NsuscpPYkknEdgphSf4E5N
/o1ZsJV/YjafETCtzHyDrJWL7EQPrhZ1H3r0qUqhjDPFPT9NpgNfZAHcfqpDSrgPk/Xy2iegcDee
BSSbbQ2xQh2EvZEWGOgYnB2ckGxEuFzuonzH8+R2TIAmqB0KaVYrVgknbVS8NcWjFkIodJ5DEder
MePBJzMcPH/yUki12rmUDNdhGiuSjRtV0XNn26uDuloq/lQk7uq1rfzs3aG0J9thTXuQWj5G/nlV
IpxjXmIa3pG2IhJ/MnPQafZEF0gQEagSRP6l1ZtRlzTnroOpyOI7fL0Pt7ryuqKHaRhJIv3aWJMu
+PvDwplvYUuy8rTvkUA4jOThurgFS/d+zrBBP+iGZq/cjqDQsTgjneOeBNKMeUIdVnIzZImTU74d
ejFd7ShRrOukOoOESsNJiXSk3NH9HiBIFyF1wPhmjHqGMRc0zob23SJ/tXTtmjJXiQLVIDTLE0DY
u6cXBPuV9HkUS2WVGKTd52bx0vcRaOrcl7h1LruWqJjmSkCpCka9XD6zjnOsRMYAWoS3bJzAJ/BW
4ADTcq6f8Mrsaj+xuYUwMrrlPCpylYXG5oHztFa9P2hB0aGn2OCQWiyxNuMBsjBZghdfqbwKIuCU
lqq4j8DZZq1HMoZRiJR3E4f3zzZcpfpEv3pf6j6Qnnvy0PVHcV8zTn6mctWmW0ZH5I4Jj3sVJHgP
SIcJG1AIScSlypWcszl73ASvmuJUYwzCrDLRPD278aYoL1PkYorZ7h9o7MUjzcstpKaVCSJFqC3R
VCHqdTWF26R4v+IvDpkOOwKrc72wnNMCLAZ9ONUZWTvgTiVtb+0oP4fUNR/2gwyrXKLs+M4UdDA5
KCOXB0UZP8zqEkA7FAWuFios8j6QplYoA4DOc4o+EEpwU0AJjOvGXcaeBRzPqnz8zm37Y1Ok8P7v
rhyUP0C77A2FirY3IyrnRpqeleBu5I9lFb6W0YnwgY6a7LzOL36j9SpG4II9tDKnhYxWGeG/lh+/
E/N277NPCsRd7arKDjAJqVX2/CFPxtv2UJQbNQV+E8j9ICzM5zDNttr9j3gqfH8TrMiNbwGFy8iS
Je0ARXQbAenPkkO2utD+Z5zg+xXshhlKaTkfdYqazBGIok7UfjSsC9nP65sWapY/BOFx2xJwoa6Z
ILYGWEb27BHyqebEMFHe8I9B03PMNWPoSQ0zOVILIB0Ts50QYDn8zDxxYKZZX6o6k6gyfKgYrM5I
lZIQRlZ1RTyZmtSDfLUNNWjiXPgVWs2KI8jZnvgZff4m16y1RNXg1wKbSbiGuX9v1LOb1jU3Shni
/hIyTSF0/aYkHdM81PJZhxeEVTJqtjXc32ovIhFkGS3dGD6FiYmwRtLLX42dX0OTkthqxVzRCnV1
937MOohyHmBzugq05/r0ae+8KfbdJk4gt5XxNtNI6j09UuBoMlnjYOu9MH+Q2fKedIr6lDjLlq+v
a76ElPUvt5mbB5DMZ9jaBPSPAyy2ut2XflmfUMXHumalqzFpPj1GihmM67HQx3+B5RekHhQy9r0l
6E+4sFJNxxyHV2CQw/Q3xHKIfbUiSloZmAj/Cpcs43vQrdk09GxY5b8i1zBTVE0e/tuZkQa/r6sW
rnJCNaLj71LOe7am6Vj8+Qs75ZOjEYd93gFiz/aQjsfz3ZIJWYD9CdRFuw9Mla/svZyNgcJzHdMF
D4qh/jgJYcm4yFFCLfGEoGA1Z5Mp0SgKo5PLg7H9gQ8n1iZBei/81Fmq3AfDFc2VXwwXj57MSCaK
UL0lFgOgZLT7vzzNQXClIFHcyeGK5GxlwSqIBwJYGBHHDMDoOGvJF1qGXcIquh9RPmXuHYwCXlUI
quz3iBwGZxk7mAmr9R8U/puKQNio439WNOvXgZyQMBbbB5fbClFfnHhwG8pUVhhvV/PgujZgWde+
iYuYxLIKT0eEwF+xZeRxNvcemgjbMpKW20H+KpNJ4fFPs3fdHPzzJ1aV8qKMggZyP68lXU/y0Ory
8GfJYe8WBi5wFwtzhLyGvOLrL8T43KQHO6qRPE9d98zmVSuI9pwR9SOkkKRDCDykjVT8oW4D0tV2
FhcCOYAppzeRMbPW/8xPnzWxMK3KHqMwnTNHysuA73ZcEZ0aq+6qBk2+onIyUaHXMhrk9rFb5X27
HfC1y5kTTMRp57k916ZymK66Xlpx0WRlIQy0BwdzaZClMBmI7dd30ny/6Cr9A4kz6zVyH6DHuVli
i2ROuy/H5quvPlbD46aVQCLmHs64iEEcL6GbaH1rUYJupz04cfppYWBW/PCMJuQeWJOIlehFwCK8
Riyp3E9r4GnqfCngvz/HxyQeBDRq1+4BCPNDeO//2+SZnR5g321iyByyDj+h7vqsn2pk37/Tc2wS
JMB4qa/wTZ/+f1h2KgAupOI6jV0eQDuM2a4eyVU1V1trI/ZqhRQ1LfTsKmJKS6pvyQpHFL7r//Io
dAZsEBlDIZpDJ9cgnqbfVokeUDCVWV+Ah14PBsAlYSeA4CVuj60SAZxhNe1x6HTRyFoycJRoU/it
wyTwSAp/yGOjSnX51UNJOSQXMcKCFxdpd39EIV4cRtEaJAQHMyV0+bGz//Z7omrRDQCgog8wZbb5
VXCVyVsVXSpBrCFHwcRd6gtBGU7lhtvVciEzQbVUf/H7QgIe6a5fqEYXoV139cSw4oLkJe4gphPe
5l4o2TjZrxQl2y87PVtWvCbFhU52R1DnVsBtuMy39HG1gFNYd+vPPEQvl+pChbGFIFqfG9jn6Kpd
I7uUutt3DHkQQvcPONQj1SK4n4AMySsvL4RRTdMxm0YwszTqdWyN3pf1UJUVcEZRA5UZ/muRvjE/
ZmZ6VjGVCntXq/mE0E+qNV+7eiebpvBY1HU1FTTDhVYo2+olOGXE6mnoRxSrWgW3ulk/euVz+ncS
5OEWu3eifU2FvFacGKeF1iBziy6n75dmPlnTOByogzRS5u78mE7HHfhrRUb4C/8q+OdAGeZELDAw
ITnCsH3BXQWLD6XmE2DdvZxSP1xweDzgNDMjka/dVYq0DLNkU58FEPNHmJhiOn4qRUDSDQWKxj4W
UoHsZzgNcxUV4cBlsfUEE9QiR2y+ijyQzzq9CT39WEa7B8JsukbYyRwqCW3A3v1G2DZeGEHcJo/8
Yu4uNtc2xNd45aWOOpQm4FEPIE3vn3SbRyE8Rum4N5gMmilFZ9/tRI2fRRSQz4VrTUbEsHz2l82a
3foEVWMUXNzi6Qe7APRQGgOMP6IznAw+t4Qc2gWsAkuAD0jntOhv/OpymkJOTQAq+BucWXkMMkEL
6qxVCjYUdUU8C2cYZgzgqqb64oDTec2MGRhZbpATNoo1UIP5s/JskVpXsEZVw4Ig8a4Gif0jQFUK
HTSFukRW/kKWyJhMsAZI7qJaOmbHr8VBcFYIkuLOh0/VzU/IuIUFJ2TcKi/TUMd/ABkTx2GbzSPz
qpTnje8fKzU/5a4xbDxc1muiFR+Tr8cIwvW/vGyesffqMXNNThZY2CefEFlqQlONKonFK3Nzbn9/
71fXSC8+3GHfLLj4J7iV5uc0hM6KIh6XhsvK/yCa3gUDlwnYyJJtYPE6pZULSUqqR8qJd8vnIKxb
KGd2vu2QNgeEG9d9JiEKsmpXqt0s6dJ1RMsjnwo7ufXNk2SrE6iIcyxvVh3B15yAEpAqqQC7sxFY
dARE+UQJuBKiouqE+cSJgMZdi+Ea9zZwsNsosUR9IfLYlHXPP/qXVf1kQHNlfyQwASUu68/Ntuyf
knRO0JcKe/t+lxIBMqS1mK5uvi1ucfTFSYcSh1Wy5NwzlIlTqycJVk5VhNwatTu6UMNy0LsLoaK+
dAKhATgz5j859KMDdPKBZwpyXbxFgLcEPOulGIxGRyzRK9Z4jSj/z5GLL9a5pTkpGLYEtC6rY9lM
b8Xa2sO97f5GTNg6w5AgnzRkMSviZhmilf+1o/Q+Wj3K0mLHRI3e52vLRYZta55j/6V0D5bedl4Y
O7W1STkc5r2zWrJYHqRBlFKRMzMdgMapeh9ZjjLwlCoMVuztx6XL5gDN+PQPihowCEYTgI+1OL/K
z5Gd3Ss7BXemjXfP/RlV8047wdDyE+kAic4TS9tLOL+GHrmJkEUj1ebbvguHUd0/qLuF15dWjaNA
qsqvu8uNu0ZFTNENlNu2WTHTudwu8YjTjhb16B8lrjmag+xV5x17kICfqoOiUmJ0CPE4xSfF7Mg5
FXwN/UM5khC7pHYMDICiXx6CWrRud6xN5jIuCa/VbkU89T/qcqnHaEQVRrB5qnmgWWyxH7CITt8P
DVycDFqMzQgozr2tngJ7+ioIpEYRwZjjGknVQOUGnWzbEkxRppB8lASriaoLb3vajleO51nsS8qS
9CnnuOEdB3fwxSGjTbV42OTEiVEOQmIKJINX46MtlA8tOJLxrwuK+tsStp/BorsXTJ4G0fbqx54G
XyFHx6D9oU8CZVQRWJtmoT/4dBitJfkku72JAhOMzN123ki7Q9T/0QhamQQKLqCr+BEcfTWQ117c
KlE8rKLapEdNdcZX6cDY6zj9rpvKqnfLQOlrGWqF8lJBZ6lVnrYTCszjs4Q8dpS8CDuc/e5l6blf
yTiItskFBi9ozPY+1rTYSaQfl+IgoYwGLy7tCCJ80eD/3OfdshMGKE5Sk59G1bafBchYS/li5eTn
VASrnH1lFpoPTEaeFeOefXD0wCo6kBJf1itTJMsSWLY8f3HEWPXbprGCQDHA/Zh4bL1LiBNrECv3
7XkDX4FXxX6reCroHcOJCDXBEoLcwVqSjS85TPsqud6JcmWwZwMGcouvZm1Kt/Bmb/NPG+BtaloJ
IjJ58a8r5G8jVn5SX7/0akYrngJHXVjqFqi2rEkDYvVn9qETr0Kwhh+FccJr+EIkQGvHZKsAqAQF
xvrVEuF3rCSGZhjvc4kxOagV/clk0Rw9d+UYp3D1DyNHMckG6Y/Wb6LDIif960PDdVZPvzyb+Y8c
MK1uOaOMfR7pi7UqPL35d/kj9AJSjFi4/2bGh/j5bVaRD4SSVUy+795vxRTZJtpXh+VvXK3479DF
SRuEssTwvAdHE+C+gEXACapy2yphmFDVfIPCS2lw5lLd2elBDYMTGH8n6C0k5/XdpT4huA6Xk61x
FgO+VVAYnypTI8py9uFfX8WO8tXWjfKlHz5/ht6DeYOekD950gsEY9nchZpMhJJFHDA8gpewU5bU
s3YQlRcbQBs8a+uw+speOflrfgdf0+svIfSjAKGsN9GjppiRp1I9iasQmrXq5v4ab0dFOlL33N0+
/Dt+6waVDhovY5ptjRJtvvJxwgsRKu0gSqshKsDNlt5Wcna/tHc4HzfibfWw1Vl7TUGMqQk8BK09
fLr5cICuShowMyvXRB/sVDDl7FGVkKtUxdXcUrtcO3WpuMF5rNqUcqe0hEyvWuzI3wtjl8btUnqf
jGPoiE3A5x1I6hd01TlvDdLWTUXyFeqthgQDXDmXtEA0uk1gB7Ak3sp/RcUU+SZ6UGb6GtnERTrJ
PPB7JwIMYcLnPaZoseZRKCf3JwqC7TQG9SmXQgeq77NePDIJQajOdG5QwYdoGXlZREd2pnGElQa6
6zgl1TrnmzyZTgi69HtKXUE1lmdLJu2JAlhZTZD8aN85BjFOjYvd96kdK58L67Ql6ClWzpEEpfFz
zKVZ+znSVh6M8m8as7TmR66tQccWYJXtBmjmKxywneRPoz/xDnUa0shGERd+9KLK1n5AibyKp/bi
LJ9URPEaivKtdSnSts0O+eixUF2XcVH0Winx0wR43t+1pTIB9snexqWEAGgYIqbxdOFuGsl1lPFJ
r3HyXiMfW/HccJl+daMUUaY8sioiZdrB5mHslsxosmct6W+avlpAhubB1/lNdIM7Ra9mEkx+rWGl
bafhl2oqBJieuGKFDBD/wD9jhJtp+kaDKIfdEYOdAae2ETuRk0ZUFkJOBVJNXfyJ7fjlViYiZsEv
C1katsPLsm71QJlap6XWL/0PDxsxG2G0GCtpqP3f6wDzqkMWS+XpRvENpBkSK4HxYBbEgng9dDEl
znHMFuJwW1PtmlET0tsg4VNL0JJ7XfGai2FabZt6xq5O381HhZ3QpBQnpeMqTiEoYqP1FkZj14iz
Xt1u8lFRbPnpY2TY3lR47SmXQXUEhUttj7jcctFS4eY/ixO4bSAgbLapyjfg36Ja8R3dZsSEbNv5
L1eBmVsGGTHx0sK4qqukQ5mI6fLwWQIdvDtuj0WVfAzdne/yfr7NrxmDYZ/B8aUOydiKHcbxGgcn
voZfjgdL/QAiRCdKx2dqXKpqEEGDPzyeHsuF+X7gfeX7XcbaH9ED+dA7favCYe/rqaQOVAKD0+2S
sIvCOc2Z/j8VeQjjTSMi1NS522lIPxZD4nuSP7HayLkPXO/MWndwQtdMPxWvU7Yy45P8TrooK+3R
14Tms8rEzHqWDGVu+nuAKqH0mFpypZ8/rprejJkkqxIW/zUVw8HvemYloQKBNh7wALuP47HOjAE4
Dh79RYjRjdBXeDF7C+8PbKrLlL/f4x+xITdpOE46yZ57WhI/B3UvYd9L9lZBTSEpHm8ru/jiYRmy
48plMh5oRCKtf9UagVCmP4+wuTvrhJx6Q+4OyhQXoqmvJGROqABF22UblQQw2z5w1ToKsD75Q//d
E7x/SqddzzNmXQavl79jpQT8CA6qCqSiYgvl3pNZJvpdbuFumkiix15JXorUFup5PdfJ1hXAhLLq
41yIZSpItdAHTdebt8J8HQV0etYEcjER3sdiwZFB3ZyYdYBLmTX5g9W24kdxHN9/jzyDViVL1Jkl
LOwyRBkAAUk+Yve5qdvPFsy3gNzyaK+RbxcVKQfU8Rh1dlzxGcNfRPcUUXJ3qqotENc/mLWyXlqV
z2RRxEr5Bz9U0TFPAJKxUWVNL9lqCrDQU4sOR3VZ5hlFojSjU+2LZIyauE59kuhu6eysxta2FU+y
g5DusdXmwgffC/6Jrxf4qae1MmbVLM8fqnWe/RvVPEdmp0CJlTCQ2s+T39e5yYIrHeJBtrRAgd0a
6s7ds6SZLgK+8pNrvThI3S4L0iBPyo0k5Ih3rsbqkpAYgyF/ZL75VyZ9UeGuxhlHEdNboH6Uezxk
E+vMy8OFmG5l4Uv8Oe63yZi1Z30bcm52mxjeeAXvNM9biYd5MMTK3bjubqrOSq6pSimWBcuAgcB9
EUU4XC6p9DSZrw4CHBuxGgksGnsgfoiC5rV52FjR+lzmyCHkD3+w2kJzLQKH0sHwJKHvPss+ud/F
1RXtj4giFcXmlWq5OtP58tuUryfirh1QvkX9scSYcuDQV6JYcMSlhoNmHt1ICIY4+o8gWTfQXqHQ
vr+EHbVxWCmA5AY+SG7qerVHGeT/vZsUDGRPofuC2qhpmRYwAxg1PzWG/6RVl0KE8pu4HrRB6Za6
oKXTNfwcTyHi6iCeCVgGSiI6uUmeoCocJKW1QOesaXJvGJq1jL9Tkki22LlCHDc7RG7CwqhS6m8T
s4/sA5H1Qk4tqetHkDb/g9NXs1iTRoUHpuFwij9R8JkHbw62fS5grIB8ViDg2fHgWAqtLmYMO1q4
WMLiErRO/ABhmsN//K1LYMt9f/ffWry61ALdhYtdSRqL2g4MT3lh7YYcq5O3fbBNlMgCGTXFiixd
kyzeEFjMAU7mKWsXlaTAPmB2JGKOtlSoMN3rKOsp6OqdTto+K5EamvCruGKFiFO4srW7DfWLv9XN
oEia9q0DHZWkfkhySNgxGLc+d4DQydt5h+ecmdhlpeEI6O47sjjy8fxcAin50Z1h+DTIyPZAoGQF
0LpscE0sT/TTM2XxUD3I0UMLkpWW42Tw0C+/xDFWBHjF1sV9XhqIDDmwhJnsGb9+ePToxuvLxQC6
vTVlcjVkGojLLeDgOO+JA4THE135hXAhp4owA0moQaSibNPP/dA9zsFhSYsp2QMtB3X5npZvPVxl
p2okPhI5I9ktWheqH+JbFw0g0plDJhOAmScp94+GCmI9QlfW5psGMIeEMBtxk4IC+DRp4sUtN1gG
wna7yYQbsRtF4Cg9cVCgFfOL9WqEEJte5bmqnJbVWWwjujR+TQ3BVt97Hr0kkV9yHoc4N+U5rnai
5s7siKxVM/amlGNOdjbl0ZDAPry6tq6Y6lYuVRyiD7Lj4C4gNhQ0wMkWq4WE6eCtSRXJ6UtM43ge
RYnQMZkiBVnzExrEgCwo4RU+D6HmJ1iC18HelagF4uBt7U+XXLn85a6LESdkOTyxuRMGXJd8Tpid
eGkilE68KODygekmTP9EyjrsQ48oToArqT9tkQvN6kpq4si0I+fd+3Rar+00PalEodg5/XBUdp+F
ma4QDv+9M6FGFFJy4l+4zL7Wgc2fDhUeaP0jd8gwptW1ALVE8tjnl3TAGvcmnr2E0yL2cA6YQw+M
CxsQJqA6dYGqoTkyXxXn+QYkK0ux1f3FTfPujXqhTaB12Hrpznazf+TSJNaN0KMGUykNkV/Gdp+p
0IPRj/QsJ56lD1euE+F9XgIdQIDnmdRBb4GpOHwKcHV0IV8hq9UfhFYz5X9y+WS2/2oqJRzg7obE
GIflkdvDspIpmp1U6cZpYTbSf0M0Xlj8wcNoB/fBHp4XVxQMFkjLZAMcFkxsNMH6KyTlnks3Dtam
kmC7wu08yijEkUrsYDNSqf6/wPmke8Ew4VGkHenibPOw6LWGppGO5fzUrut0/PscSXru0eROFeUa
qk2T09smadXL3I51lFaq4WLTmNS8QEBQW/lVfLrYPhOEHF25Slk7ytUgssK4V9oW6wF645LaD0l8
0W5qvrtMOe4f2oePnwlI0CVBkqloIHLq6Y4wDHyrvFqOZqlGnXFo1gOCFAbzGNKDxeovYUQ/kggK
/zRG/oktVgJUf2y48E05JvzjR/8SKxMcZOiCsUmYRMBLypBZv26DDtGhvnYL2OEXpw5CeGNW46QC
9bwTKLiGMcD4tH93KFiN/HaT2lE4xKQarWfzJPidTmqDzZlMWDD6wIxTWOZ83SZNXY1ddnPJ8Hg0
z2l83+BLg1laXFicA1oabMjpDspKLM9hHHeBBDMeBxXIjiX0oH3uwgoFNHbOSF95mr9h2906hQsJ
lTqCzLPjxNU0HYZs7If+LOXF/O4Rra5OhalDYlil59TzoV3wpZi6ta0aH3OtPGA82TD94xau3L+a
p2APrO5PXKc1YaWWXN/K/v8uLFfT8FW2emlgjpO8Q7z+Qo9t3zVX2lZ2GeVpgR3RPp7QaQmO+BqW
MdkQhzudI3Ihh+HapR2r9DYQQzlAaAP7ChQu1YPZPlG2zkcy5Kv2Q0RAP6N2uHAkitCJ+TvMwLSS
V2oTNCefq468tZH5bEk/0CcXEqUjsUwYcmOIFDTESYNvJQPXI8cHupqGlvKYwFniu67w9ZfLPnlK
XSMMXpM+iF3xCJ2Wfa/B5XohJMDbZ+q2+nkdbTITU66XUZTAa/Ti4cWHdrcdIOToeuvKXNuAh/MX
ACAWEdMDelARoQTx+iMQ02MnJ7UGv5Uk9FtAObdMFgx31bsZX4M3jpXJtefXDSOguyNDqk7Q1g4R
mIZLJDNMmTPpirIr3EpQSXWsqU+5Puyob3ys6TfuShyumEbPRsigRFkRWam4crWxs/F+2qlIFcBR
wbMYXOY3Rb3/5jWlBjPOB4VH+JRhT8a2tfIyE2ArbEYUDEuRRjcmplV9JcpDQvVZAibiewME1HX4
0mF6WTHGAP/CX/oyrVMvahJJohEKUmAt/mTNnb+jFZurrDA2nBOPKao/WbV4AMgp3r2JUneLDb7a
Jded+9dJoN+AhLhRqStXvGfnzwT+l2N23J6wYTeGEjkvxU5Vg/MOX9VgEA6WzvCLhR/A1p0BL9kk
h9wNPKcdSgpA0blWZkfp0ZRnMvM6yBrmdI93UmHzRWLoEeh2yOg9S8TdqQ3gWWsHlZIF8UUt+vnL
z64OCHxncVm7rtW8HO/Km5rrnkLV2v3+RBKCCRwoL1k64KMhVC+F7qbUospD3rwwSUpMCPKzgvBU
6+q3Z3lC17NgF0uJ+7P3gxsazUjTwOoL2mo302xUT5mUbYGoE0S66V3qU/calE6M39yJafg8X2So
REvT2EFRwJNRgtPcuW+PrnRsdu5p4jVBacIcmcgrPiVdze/VjIrVOU/6kfAFHuiKVSkAZhCs0Gk4
/56jG8fvuQhRhLVRjULNfJXgh87WmQ9AcPWxdbQDBsn04EXOF4t9xhhJohRsu6/Ct/7zzUxr9Ft2
fxDwMKKaE6smCG27mnGJWtA2dTWcugGuV7n6Dk9OYTfx7pC/IhYe1qlOst3uKqnwlsPWivgNWT8s
lQmqom+kTl7S4WLBvLwDCbnHB7Z+0XroiBtOHVhE2WK5wDIzCqyztJuYtFrT/v1ISmOadXHiRYDq
ETfXYmqPZOKr3yU3LW86CBmw0oJVZyniMUiVaR7NFQYYKO7TYpJlwc5bUVeu8HhubLoCLgwLlN8k
wjLKeCnjWdgIkYdik2rhO+hAd1qHNpiWXADNBcVDaYH8D0aASTnSVYeHhSlzP+vP9w9Z5zxpAdh2
Rg1KUO0BNnU1h8G6pcvcPVyOFoinpDOeXqAvk3Ph8dfGhg0K5aT5W6mlbFRgIo03DmscMlLYrxi2
GtM0t4ogH8ddtJ/rJWX57xsXzLYrmnsJOY+8y+UBJs/2k9++VFqUcMXicOORGLeizhON2ykVfuVz
YinddvG/gr6ZE03QBn06n2clW+Q34fGZ5Ia5YXLu+c1vIRokKcd5kTRT72S/wLmW7vsP3kA1K+87
it+9cRY/oEyv20rUtIwRoWmhak5l4RgXKuLVQvSoMtZ5YYG7zFn8CWBDVXaA9cw19+1ffjO8LSxI
VuHh5NCU20SPYFZPskv8t9FixZ8AGeXC65bs7rQfJHB5ANeUF4G3jZBr7I80W+aYNchgM6/A9qh7
Ysl9fS9+Hs+lTV4xpkqvz8IVGpUOq7C7vrkCmvjtoBl+u0SoyW/MRS6bMaKyCivTGXLHLL8HozzF
oJOC6K2s5WOP3RwdKgRUZiBOnpxrtyAF6QAMF+1XwlYOTkyjLf9OG99pBFly+j562skYrbcLY7HU
2pbha5nMMmT1IcuTNzEdlFbCe8FiDui7hc4oAyhZPtN750Wxy8ylImwA2+AWY5+kNVwkfJHIsYEN
7tRXxVj7Y59dF375Z682k6VEH5YmrbnPT4fdzXDM8+30clH1lQXbJqVmjk3xFSQResXpkawgg0QD
vkSko7KAQM+hvW2qlDOUGcQ18LkOLKosphizewZnODQJgtF7h80vB1LlzKBaizPkYGDLnJdr7jcu
63Ci5oOy8j9oAYTNW+/qL3FUQ0/c7PdMZrl5M93O3AEX3rtQmwGMc8kn70aiW6IWmvpaPEP2v1+e
5REQNy+bxaqZmeAHg+kYDjw3+bJ6fxPYzpDsyJFmhYNulZN9vREoo4Qiu6ZCNdblIWrx9CqRGUxT
oz20ayl7QEMSWs3DROw7M+pacA3SLnwUGUoxc7uqAbe+Tqw3q+wJgI1UVLKJb9mx6kux4Si/+rfc
BVhO5fq2NYid8pCeOihCTluHHwwYLUoTumEr7Xv4QzFOuWsZ3thYCdQrOYM/qKuPEH50w7r4cUyv
6tmqcBeB/D3dKqNRqn8PD9CgVS8QlJE0PSt5nVXlF2oaxNCPwbtF/ISiT0umahK8ZVV4NofsCPyu
s/2rB64okyn2orLejGt2wl8PXbDlc/fsF8V3Vp6zHaxLVfuPb4aK230OcVGeAULbrwg5YaO0x0B7
gtvx5n1wYEjvFn38qoZ1N+1s4mxmkvDw3eW4zgVqAXdJaG370k3yxtkxB1Khablew+KkpzLOy5LR
LzXYQk5aRsFnEkFSowVXtKVe97rKIW8DT8R7qpvfcSx0Nm5HfWzW65SR4oGTmGI+dW9ADU5Hzp8d
0U92tbKUqvhMuQzXtCm9fPMuueO/7Snsaqidlk+zOBgC8s/kHmRSCIzgmkfoAtrG7OLLncY7U9u5
Oon1Yim7jY+hpUfsY9M3qQxOLPrDP4zpxIg3MZ6zgnHEnjgLJH+YpFFW1Sdjp6SjyvOtgsS12UM5
YShtEo4BgFb16o4cAWxeDgqoz8BCAH6PrzUKmNT/cbICvQlM8+y/N68ASZbDY3sHyNjL2DytAhqk
QCzxOvHVmSpE51YOBy6b60cJq/Tv/LZVvvVo7vl85E2xs20AqOdw4ZR6993gPqxJR2XB7IY9re6L
xqAoU0kDoiVW5CD6YtASp4AClJWMiTsDg2W/kwEXp08qB1DfuRhOdAZ6BX1LwAtKC3W+AolX/rqw
JjlJd3+Lqrs/AA0tQ4dVyXbucPz2e9kl4WLUC0G8OSxbBiGwYoYGPQy7y4dDDGrivsp4UR8Zm2U9
tKV32h1pmYDLM8Y5jQOB0PIawqBjiW6ZUyuFVpSCznQ5TNC8kEvHWkvtpSUrasKbm0uCQfC3Ktsf
arZgb7s7MFOZlqdfMdOwRSMHPE1nhxec8T8WjcabsJ/A2oMpVFkD7l4vCkd8d1y9SDfYb8ATR6Ta
vwQTeIFiT8TDnpOG93f9dOcDAPYtc9D7KfkIqc585RR9C+S/ug18Ks2ALuPellhpFOOWqKu7PEYh
5ejdqCutIfypWhClUAPhgPC7gcVnLv+AB5ufcd2lUeEhVyAnlPKFTNiR7cj/SJr+eH+Wo84/iFtN
FRhhfRp+62jKUfqAhUFzAEsUXrZYEI/a8i86yAYqUyeArLlVMuAs56uTmj7wDHDMwlGqWOh+H2IN
RZlrnZFzRsnZevtrtjgB7xytGX0jcp9+XEunm3U3nWE70P5idN3ctYuKt/s/B1B9G00G9bnXkF01
+QVXCAXhgkvhqU7nO6tZH8HsL/g4Gp5u26ZyXi4N3oBs4VK902qv3BVrrVflI/g/uYLyo82Nji1C
OQtneZIdBfhBdW1s+RiznXHSo0B8J+h6fdW9B6sN2Q+prn6hnmKvfBVSrEgEbdcGda5OhPFMyOkr
e0YEOqMM+NCKrGrnWyjegKAOWPPxOOWfvI8NTelc3OMCuKUyE1exMmiusOoN5PnC7WLe81Wk4hIh
Hr4fara/O6Mct/dQDMnKdH+dTWqel73Kb1HR5h5WaaqTw+xzFt6MfjlpAigpC31Eas+shOiM/7gx
PWr6ji3rolqM3yYAv3DXCdQTAaDRJRjMSIUqftWbgomBBIU/l9MABhu9bF6szXSKmxR/7kcMbM6I
kukyq/Ys2lGq5Dps61F3VlknUo60+hgCbTHQ3wbyHvnjMiZWe6l36uXzge19kuOFtvziV8hD9w1u
cUnw/Idd/wZjnP6l7hd8QJyzYDFTLjtdiDTpfYo1IAIsqeEByoIoORPJTyqYY7cxs9d+OkTMLqlU
xGkIfV1Pxdazn3tiZPkQBNLdzhQUTPUvQyorxpvFHf42h8AlkKe3cnPZT7F1CLAgYQZITLMCfszs
p+3O8T/AJnXLL3+V/Mfmiiz3WcHM2cTJ86qzAyuVCywR5egZWEWKDBVDEU4gyYb8nUuRREUi2f91
FOtslXmY2KPBjhCWFM+kfCrVBstDvo7V0MnzXBR+MWkwGWOyVOXao3lfL2UqaWsiMgmOzEx34/6s
qIAnI5EeHZ2eYRnpPEwqHqAcJ2H2t4dbzBIthNkPUGwp0iVfFSGDo5+q68vCVFUSujLfqEcOa0uL
awfserI7voNifJdJW9MYLTBNX18WaTsgMpm5BCr7uAFJ8bWARjNSMkFlFmdW/Or8vL86XkRLv07u
+V51JnTdX3hhNFozDKVQbYkDK1yf83LjVPA8+OhO5tsMq825/fW7M8S8rIUsV9UUhlv/IE63fE0K
g7KBKYxN0LSceMDCdHHQkaxBL7y2r+fkUX2ZtTIrzKnjc+l4UvRnEBUWK1no1fhaRXL8fjmsREO7
EeUKixVUFL796zoj09c4CWENRkSRwa2xDGybiEfGnVwc5MLEoAX7Z8HZCBEFde2HmOWxTSw+nZxN
AXmNbbEQTaSErY3xq2TCUoa0x68Sa+yRpOSNO8uAtVarN0OgruwlMzMWJP0ErEVDPRxaCc2ouGlQ
iVigAOiBl6bFOxrVUCWuod9Xu3aa4PxHSrdZmPT56uuR8EWgzJ2NwwAdKMmyBGExpgujXJhp3LY3
jWdXtTaWr8Qup0ZcUnjcC2LnT8hFFGek0UzrTDbfaFoDG0U2WLAFg0f8sfOvy62rIVVJgC0aAKBQ
7h0fegTcnLVZIscSImxxeAPbXOtAmLHuVtmqOaBRkYcKaCMgfOGM+KXlN2xvK2twUuJN9qPBRe5K
sloMz+RbMm3oSj2cVFqeY5JiPjuQhacOXGwrMnt0owX27DDv6pUB/bc0Zuw8KmW8tVbrn50w3ryx
ou7c9FUJKYmvrhybKSwKNTFvAiXDF9WEiUJSdGjRrdwSxDLecMEMVlAXaepBCeSP6nU4YCibdX1r
+15cPHxr+rFd/86uZFS8D4IbuqQjtZR8DK0kdEJSaxK5ZVtUggBSX84bp0q+H7Mbh+UNjr8pLjpp
xo8hq2ApMNEdraMWUCxjktNNbzM9+YmnoMP02jQ1+FAIed4tZ30rCBSxdGkPx/FP1092AQRycXX8
E/3WOytgV7p8abFyOWCVusAYm4lvqtnYuKF9aWU4iw/Mb7oEhCvzlJWXt/KHAqi776ZgTaXeRAa0
DPZfa1dyC9gKhGGyatmZ5FD2etdXAVypA46LwVjhRGlsfwVqejlhMXT4laQODdQl1BoJYrr81pPu
JhYzuL+MFiDFJ2l+lu5lLFZc+YzL65lUp294WCEFleHKRtp+SV1TtfGADxgJrBjj7b4zYOHCO9+x
x6uyarDl5anL7z3AJiAUhm9x54AlVglDlxJ4eWmGbdTZE0O8Lhmq+2ZqOoQa+EYingMBLL7abmkU
nOF6QAW/cW6m9uO0381w6xdu1OoVJ4Jk9X0QyTU2mXpB4AvVyXZVSY5dIHrXHnWooF4L7bYkW65p
GGExG5qsuU7NGcgYA9Z9d0RFUV6cuhu0240W5YGhGsBbc5nMYgTrhmyTh9QkjnsXZnv/v336UgpA
VhMi+JQ4r2se2H22z+L3eRTgm3dvMaGuAny6mJjYsz7YeQvQtR148CDg8i1uJlrajvW5r0k+toXw
hsdmp0tfCav4nMjpFqJB4wS3XU6Du/GlkYVuimovHERWsMECg2f2kH02gHbCTgZ8EG01gVCwumDX
tR1sekUSerQ0z6fVLIvgmMZ3JYyfU6ULssJu+XZhVjkUNfefOJf1U1AS2PPmWfK1iaOsJZ8mofEq
9b7W1P+tmcuRw2/VEMnYo8pLcrG2ZuW95H4Lo+wp+4VmOKTb7tAckMTadNdYsBOMOcZ/L0vkyIxT
SGYddI8VXO32xFpefNyFsH45SvX1QBAbyStSfTVio2Vr64Gj8mPs7oImBp45NGuOT0/w+0u47Tgw
L8HtrpM/GwXjB8G0eQQXIZW4u8w41sZvvAmj0z6kkrYu8F7PfMXK4DE+DQ28OzwzimbdDLtGodR+
yCcuyAeow5jaWAXlPMfHnfpd6hNZkxqmDe0xecK4AUkgkpGn+6ASwzv3COZ6fzsDKQvqHMWOXrQY
ZMejhNKXqPD+Bx6lPJp4RdjJ1M7M2Ql55h4ZlY6mLFVzGYxH4gFAkaoOxynxn5lLekXz4Qq+j9C4
h4tbQlZqvjsoiUVD/vqU2KkXkJ+pkkVBhl1d0KhPGq2MGMmrzOkoJM/B9Ib8c9dN049ju35R1She
DTHsF+vOhKT94fnPCz103fsrKSCJCaMPrZG3uVcCUsBSzq37c6TWqh2hOk9kR4v0ac8SDK9HJMBc
Jb/Ctlq4BHcWtE80mCaVliG3Pnafq7BGIo6OZ6Rt2fI01cGKm9e1bBeeJ0mRANHymJ3SkMAU1j6P
UBZ/iNTD4NNgeErst1c8Zde9DhHwPWhuPQdsQU5SJgGxUSmSIUTxVzyKam/piPYHUjxLJz6uhCZl
9Fgb3iGoSzNZ8KQHlaHdhzxyd9y7LQQy+Wasg8iCmjvmdJby/1aF/ZFE7W6tMPQ4UMNySFDjiN1S
7+N7kT9Q8HV+X8aKH9W5S/9MZOZTWy49HOsv8Aq5fJHUTvTuebS9AuPwHeUgUQdH0Via0e0tkPbj
i6MPtIHV3+s7IwzjSXlmOtzsG+E69XtRp324YzXt5rQAmt0uKbAtzTbr4dojEDZEsHc2KaBv0HOJ
kcgrlMPeIU999XQCD+aQCAiyKGOG9k/GxFtfYMCoaL9KiZDYc2PduGe3PXSbgAIcbCQ7lyuS/MnK
Vi0mZ9HWYwDtSrmYNykyTig2YBJfXwsEiHY9HQgmgBbeibdIOeWUYJPF7gCj/GU4Qp00or+6EAXJ
lbvcu4jqRtus2OjGOCpfu0DZGzP88kPdsl1kusQBzdy7Dp+it6qg1TPpOsiBrNezXytISoqiFhIb
oaFJf8/B6iMpZgwq/07GrkUwkx6gJEHNah+y2GVQ7cboIGyNWa0Bjm/z/XqrSD8ASoCJy1smpDI5
rCIaeBD4J/YZnt/SaeVuc1wemHAFOjvnZCwx9KswSsxzzgo7AqiNwwkhrPryphKjDxeXeRWtY7V4
dhMRstlzIjQTf/zC2oBJKILaUJ4St1Fl6QWXVxKRN+LP0yaQTXfg/hFdq/EQEraj7NmCPBGHk3RT
b3JdmZmP4tXlYEVclJlnZ3C6c02llbpJsmEolPbGs5l9q4zAh4ClfWbkkw2SRl/yiqkSo5Z1Wc2p
5ZzCJdu45ineSgXZbMmmWmieg6avzGDFO0LvZeZ6L3wOtnd70yz3pQKRIh3wPOv1AQv8blQKlO7C
33ocLSNoCJj11EyMWuIFvO66152Z1MFTlaOL5DGYZCf6RhjMJt2RMwKhhJ1lrTon58lRVf+V2TE6
7BBnYim73xK1VjSnP1pWA3WhJu3mxt05n3zEZ2DW/E1QdquT+awxtlQyKvRgUsoKwauvK7nmblV6
RD9eqZxPHzN+J7vw/uYr76V3VwtEpl2CT0LlXpXG3wIlBJ1aBNTtIu22cbAJlJ0MpQ5F00Vw+WO3
Od7QPw1YtxZwUrqZmDqLd7Rwjh/X/q0WHf/K6QoPaYJcEgRjks4R1Rj3FZs+aBMxR7m9ivX5y0gu
RNuT5Wvgos0d8L2FaFzKxKP8noxpUBgjdNptKCasWQoX8+YNUCHD3SVR8p5KvTqZCSzgnpyJIn7F
zJTa9RauvUI+pa/HI+yRlb8rfBm+yVq6Pka+tJtH0RVxupXVq9Lt7MVKSlSHo8NTHBW4AStVhJtP
8rHIBEGXyJPRUO5Up87p6w3ihVwLKqpywvC2XG6+gxVNZCVmOotmXc3EG7eSTVKzQcDTtFhaPXCU
PbTT8SPv9lF6Omykdc5yqis3mT+iy+Qn9keVJHsKG4X2PjJwLjwX8hBrhOHRmEBpO3JiH07bA76R
l22NvZhJJbo6BSmbRhnYMBTaPawYibAMbHLD3ZB4dEaEvqrhOJoRfs4auCYj+6G4UuKU5EaC+fal
mkbhzgicFLxLegWUqy7phRL/1FLRULL8/Yu7n/fDwcL666IBiNzheisyAkM5q6Us408CSAAxvbpU
91KeswewlK26jjq8tit6IbxSC93bIZ64amUVu7sgwrhlR/M/VCg38LgvbQDuxxv9UxJhz2YddD1D
HQXkH4kDOI4Vj5K0OunDDk6eb0Ojo0ceKamQ9NGaGusUqBrBBq04LjyPWyprUWOHgUpJbjXRweZ4
KMbh5wB20Ji74ILO1s/9NAg0hU3s5yE0CnZuKgiyloSfRFrbGcc2ppCcqc7+2x3+izpxkCbi6wsy
1YMH35oaIwOm0oMJw88ihVVat2MoiGv6Nv07l3ihyd3rtnNJ35pqV3s5g967u1ELW++eGJAyiLHx
VGCZS3smCf1HsFUMTJ5R5F/7v9TP2/2jzM8Uc27bR+M1AkEOhyx78p82znEcNxkjb5mpG8D1wwDG
j72g2hwIf51Y2WY4sTzTf/10C8707kiNCnN7a4KPTh9qGsHAmnhd1IWgAOnLigId5CpbRoyhMIJ0
uM/1yotia1MXTpTxWIO43+Edb4zzDHuOLfAATO2AOfqwIlbLuNGBU8VOcbxWQd3lu9Kq1tSJv13U
ylMRmAmX0r/1sXJ2cWcHij3Bai1p8hioG4oEfUtosnVbWvXMtIxCN7jh8JjGu1ULFTkvYun18Tbc
GQZktZfWfEHFSmJZc+Cbq5oia/UYqFF4R6RIFIfvkeTb/VIPeUhRtYhrCMKFHtfJLftkB6v8gsT1
eAhRLz2kdeDXep8LlzyeUDzLo1VdDXXVfUl113pPCydLZAnkvOnlTzuSeZvoIqOP39h3j10g47PY
gvthPO1I6HLlazEoJi+myi3UpKxTYf4VYEm7g/rDaXPGZH4o4XcxLDjfWHsOoAKHRh5owQzp4jgq
xkTdtPCPKdC08XXjXA8TaBLT7Rz3cPcfKx6VbnT2WBfSut+J7HIj19gd9OBjk8kYSYZDjmpjK0KK
R1Hy0ekMUOCtW/0HZpQheZANZjg3AdjA9wQdetuYNYxORpkUyyHjtevCdcVCqZ7FRFwLPD/ejV/K
qEtG2zjfNo3Sw8nokxUBc6UmLeW/vGjWGRjEhp163J7SrmMQtrFeZaaBUcbCEDaZ7tr3xooN0lXm
+47SMg5t2say3jqGT7FTR+bc/SrV0rZqV2KE5CHDW+EwYXn1jtGFOKJJFgo2cjwfrXCk1ZiZStlf
D3vQTogvh2iLtb7MW7D0ZA2xvD+RGxC57GwmXtP4XS/cIopH+Lspx1YO1hn5C9DwbmQqD9/+JvFo
Y7ewby+UB1UWHXcZ1j3bkl2anZ01oLFn++uu1771gxtA1FYkEK9R4hwJsVD/zUFbZzOLXy7ohVvW
J0ERXcL0q3ZCY9zMUWdCP4rMNRtKqVvOJ5R6BMssuDbYNhL7H6uXCOJd5Zai4Oy28zEXLY3sNIOc
9z7wuJFKRrkScru5oIlt3Bj4iZgDqWYFvoSyiZ3KqoufGQNDB7lBCbJDDzPWSBCs4TBWsY8nUwpg
3JRY33FT7zLm6AbfNeCMOo2RmC1xrZYT4KL/tlk4w++RqqowQKORdAhnRQkfNumrZd0uCyBuViDv
CWIIVQ5a/QxsSw0GnQfBpWbHyeTsG9B8ej3QMsGb8lo0N0wdM87FccNzuFCfV3kK3qk+iMNCJPXr
Uts4MbKsMrWAaXwrKOZUlg5QlZOstrUZkSeGOyEOBZ9ZTKH4CLWsRNTwQA1Te5THjM6nQ9TDd9bE
nKQaAKJRgRIwbA+UJIulCVaFghEB6JbOzXWCF7M+09tkQEassyFoCKNvXkj+yHzHOOIZQLu62yXE
vuH4ummuAYi79AwUzbKfTWD49U3XC+T0nikaNKaDFb2IMqV4rV02fUD8kYw7PN8IdPdRy4sg1RMu
Jtie+KA7O+vVZP6kqFX04MMrS1wn40g9KUrdMjUX8arABpShIvMPHasJNAnMJ8ms8KVWHsvVXQzF
aWFYzQem1F8N2cL8MlOLIisX/KHyzYOQYnljyicgMfbZ89zZ0IF+Jhpyy586lDDg5UcNdzMOX6Yq
uIsiRucnwsWmnfP9Nz6QjX8gZtnNWk6Ba5YzM6YnqbNpKdYq+rNjt59PAeHAwmpG7BEd79WZlnjH
gWbV0tBgnV0QmyryTAlHB7Z3KGqdAVIerlDxVJkXhHpWHwkpN/y31cjbJxDMBCEwcy48OH9THEyM
B8FXTw43R43HX38G6LDnWexoYWpFOeT5U5wtFt1BiGblf3HStqxQb5MHuiZZSrCs8WVwbFJEncvY
Jq1E4ez0wFzI7+yXiyvIMBZkuZC+fxH/PKTjuXFuAYpoS/CHCUn6PwpybDhf5gZ9d7b1AhwZuaK+
hR77Z/itPZaTo7ftxUpSnDuu1CJd+9foxpuq69VeAlzBvsY5Eih6GvTTaVSzVmc0wSa59T1c+iN9
8RZSWB1WIaLQUg9hogQ67XWFA+8sdMpHrYoh29e+dyojC0QNuIzq0IgjldF5x7gxRFMMe/G4qahL
i92dtgTnsX2WjWvM/3x4tM54SiTirZs134Wl0N/vVkXA3VvutgqS6OaidF8DR2jVu8T7vF/D9wql
7sCs1MzBs4o1nJE7cV8xixul2zVmS9ZETzSNb1vRG3nLOC7H0S2qazzm7QJea0adlN5WCsd+VLOi
vjSQUPzf1wvQIp88jSZg2yqeLmwX/wLv0OhmhdHXrMpkj+wxZeiOVflNEJ7It64gwBNEWzT4F16N
CBB0GiTt7O2t3iwKcD4SZWDqGxP374SxegSfHI6qjGwrUVapHBsMt2D0XLSjWUk4cKpTyUxnwi5A
etGEaHJ62pSvxR9yxIhgtdXzNz5bVFA1p5T/a1BucQkhPXDDxZU0n2gWRkjgVxEVpzn1L/4MVF+q
wZhBPI9gEtL0sGWLf5fGnLskfDra51gTfvclzwGDE4VTU8d2n8utH+d7nmjewVdS84RUm4DPp2Se
l2KZfhPstHJ2mNUJlTAgai+z4ch9Xaesfz4ivQAG4YbSfj5BAM7roSN2tKcOU62CbnoHR8oWQpCK
oDnLBvezgPY3fjuNQRPoYKxptQmKa1GdiybfzDH5JB0HCHTOxBE78Q2vihY+n2R/OC6fBrLu6Q5N
K/HIus18WbvemjmbMRs6vQzcvvyekQDlNaWjJxtVJdVXridb58eRAdl2AKNCGBh+WQoBD8wRzzAq
++oEqphh93QwKXAd6ltCC7NsphqBE2Xc9fmOoWsRkak/vElTEggTPRZTyP68+5KFMJyvtX4AF+2I
POL9l5eYKaqe1e36Itx3/KLjyNUcDkLh8K2CmuqyHa2w9caughWLVftl0NzLUCuHCnsFFJEJAUjq
zujzTSQfnmZrQY/1DREUgMslfLw0ihej37MdxbxUrDddGglDB78+O3GuyDA32aHLryepSDc4JgcG
+ViIZC7SSLAM7+bBidBLGB9QtYMXCwLeZh4T6NUUGA4X9+ofx4AWSe6bt2vturRBglFGiA/mEbzV
310LoYmUOQqm5BSNAULKPr2LMHv6iyr2Sn9UPn2APfq+J5GqR+Btjo6m1ZiEb59LK5MH+Oa1pnWh
Bb/g/kvIa4f8K6kea1FDEUrJTHSPRqV7bZN5tQVXhXAJJr6K9fW4teSVLB4TMwZ6Sa9YRM0xW/Hw
C61JufpFg+RM5yheBh6LbQoVIjVr2Y98/jdb4CEHPEBbNNb3CvqpwNrzxe71weSrmZ5VEtcPPCjO
p1fuSIWUGkQoUQhcvBvtucaZ8Upaz4spCcJFWU3p5WNWr/YrmHITYSkrpjwvZ1AGtJ1WQU+vErJ/
9bLc3FNRtCaMk6ciMF+6Q7lyd1B+iFW137gu+4Ipl9guhYLIPIzmYAJzGtC/mlfRCPuDjxSKNz/N
xrF3FePI+g0rSL0j3co1+YTXLZrv4fG8SA/AhGZ3sas5Kypi0RChsgwosSolT3THrPFtXQbcX1fD
B0c5UQPU4ZG86OjfMzloOb5wre/BS27hFaKTOmfmrATg2ObJ5f1v3lH63h3A7B7vuDyf4xne9/M4
bkQ/r7OolV98eg2uZ/zT50r1o7ZSvGdyauiwzVCKvy2avo9+Juqp0m8KkSQdghByYvTxnHKtqlTw
ZKAHikAwUy9sndp7kpgV0XZbDJcL0lmnZZDtQo6BwEGOtVShKBuZlmmJaL/zleJ4tAJwkgssHHSP
BEnaVewUM5R0vXlDJdnZC8n/3DoY3nlkOotkJG78HhGFyY+EeFX0pFO17o8kQPcyrO8TjLfPJNvj
XvHIfvITsf9nQ68Ko+8C5TJ+X5b0OXjQdJfvSogKAsesG1G8q/G/ghA9nR87ykblncBd4MvjDsJT
12tNdTKnMZMvWejIIUGyfFn3wAqQXB2kpHYsEZaHPIJZiJFU0wYUZnAKlB3U18RV3DtlFvHX4HWe
KUtPzp0DGdH7UaMuNVtxcNWcMWyb+Uuz5dbRdd1VE2oiuc0xBp8mIhyrk38u5YFbRnXfvW3lBWy/
f8ipr3/VvsrDO1N5Z73076ycLrTQQxTvD2Uu0xVHAYA9xr+r5o1uXrBjMt2zSZaZwDbi8Hq8WtMB
NwBcHkVTxaz9uHrJXF38kkcfcIJIGZ/1iF+EMZD7A2XqpwPxpO/RKmwKjIMUJocNrbiW6Jh0Orxd
ApFt/WEOMHbm7gN0hZqP2JdX3QYXi4+JMgCoR/eW0fAXfRGx8TXvYf0O7mKMXNmwKMDPGDoz+4F2
zE8V14sdhCYd4yGtK+t/CEq+X550k4+GezOeUcBHLiGvr1OtK1bt/+8NFLiF1o4ttYNCi+9/0Vnb
jhqa2aYSab2udEC/28CW8lS2AqgxrtnNuK9JEIELFdQi9nBILaQr3YkmMw8NPkoqEvuEtgSfdk+I
HPhe9GfR7RfDqsD41fv9FJcSw37+frrUrsL7v3ZNu+KS4fMxyit2ERBA3PW3AisXWV1SfNc6xwDw
669rwEkQDBFTsjV4ULNoSsSctDgI0VZ2ykd1EcWNXCmeMSybwcbpL9NQA8PoeUgM8i8Cw8LLwyi2
4/UQGWIwYZB64+uVE3lsfAkb/Htp+BBFG9NIjPn4b420GtfNdw13Sc70fqW97uH9EQbI7+mNfM03
j+pPPzbYyyCzQqSSTUZxEMrG1nokotspfR+Ni9YqdFS1OMgwlCj1bAeCnAiii7nRGXgidyyDFWdD
j85UtEyZbzjZhInK5zU7SfbkVFP4mnGA47v5WuF7exD+q0gkRtJ7YFAat96E+8PkhjUs7VxovX8k
MksneuErUsEUxGOw98/nQ5SlV9UcaeEvQj6buiSGFbhCIeyvAuPo3Ic8T/iI134BILVM7WwDgIxL
XxJpPd4A2AkBjfNxVInAy8vnwa0FC+PK0gPO2KeTACH9ztHXosrnCHEQ5aFzHbLhuWGQe4/Ekexe
/AtaLW9Q5frRc1BqQXSE47N56ZKv+l93rWkftC8vSO0WwK9zbqgM/cXqpywKSldbLYIIFvAh6aAR
63YW+TONdq01rrTBfTRvDwzpCOPhPuU9qrPAhvzYLSnVFOWTW1Sx/o4HiR2Qxb7OZqlMlmZa4jmy
qGaViZar6KNfGjWV5pdXV6GcrurJCOde7SFIzcUu+a6r28JTznG39wzh3zp/w37o8TgAPw/Hh/31
VVLdcTgX3mT0A0qDgApK0/z9H4TaPK9enG/jXNSQhLJzrbcB2tX37p4h9A1fwaIVPNJmBcz9h1Pl
NjvgDRL6E49QWCHvEGDkrLEQluIU8g8VInaAzWUhI4xZb+q9JsUufjZNwgCE9VaUnOFXEZfP+Q7G
l9+1m3nqbyn9ssLYmq1c0qc4+YdQpdas+fJpa40MBTaH+DDicXEvUfwJhZHIa9yK2LjTxbvvkkEc
rboY3z4VGgNau96DE3p/0fH8o8dFcKtLZ525hDtZmhVOCFcmHZXxu9l9SKQ0b24IyIqTqAI9/RqO
akHZbHwLHu8vD8dQ8G5RCJD4gixKOoqW4cF9aU0S2DzwQai3SJNA60yLlq2l0N10mPTdUXiB3Gzf
1ykoXHHQL+aunFwarDva1CZHh+EOJ9fqCDQd3SFVwR3xLLzbbpCEMTd6+rMLe+AqSIwsWy6+svDN
3s7jnq61Hh3hnX7k3rIlq96lrWWX4PJSMlWWkIHiPBVwecmNJA6vWl5j3GaBOxjZFhV7lKlO8ZS5
Ui7ydcD42ZhrfJHs8qmip+BO3knGllwj1iKyBWFRBvoqEHUuI4bGlJ5VFhFcRJxPAin3JprNrjTJ
sHddlwceV3kp64vZXP4Rk89n/vVeEhe91zeHbvTewbaDM4uvqJe6oJCuQypMT6JWldKos8/ljtEW
E88XCKHuNkQ8jM2an1i/TOtuYjATkiFNyQCsYbhMZ5sRz3jU1pJlFJq6AXcD85+Zs6E5jW6E0wt8
gz7n1eo7/PFFT8fp3XMQMeah/Dt2A2rD1D8TfszSdMgHP7ClaLi5joB8CRKuqcJ05Y4qSpUrVCWj
VvYV8pUsCeI5A+QAH7KRYkFVjqSpHktlQ7J74InQDj6tUrHXJshZxpgHRNDJqfCPVFpeRrhvpZTk
uiiWtEM1t1B2meE0fMXd4+KtW/m64nAhOmz8Fj1247dXsyHDBbU/+j3DGA7WM0NRo1VJ5lvAIcy3
ocizCRrfiVAxvomXZUV1aixmc+R8STud3K5nWLqjoAJpGvjgDTvcvv1tDgMbZfZEl733zkamTQel
11WX9q4yOOdE9oUzcCATZrMCBAVbDGUP2f/5aHL6l0NZiU70IgOB+4GYXjJRGpT7CMhteflL/cus
KYdHyvwSiByOueUKX38X67z0nNAlWfHDKpcpkk2rtlSJXBrP8On86i2YcmDF7RprPSlXWgXotirm
MYEc91kgF7PNKpj782NQy3njwa1BVm4rafwkdEv+oGRpchQ74xnOpsKKpT3JfKZ18XQJGQwfHGH+
DW6u/TV7ZfwjaptqJzWTZJbNtcMfetbw3h9mMkuHVIxCQdvj72Eap96KCF8MuBU0m0eRTHF+sRXB
A8FXmUybUeIZKJOvGOREvF4ikRRyeEMuQPKydRN2jIEPdc+GdWyqWN6xPla2ID+m9ovqGDcgFZ76
Zm+ozSAyn/BZ2rtPKTx3Wsq8LvVRaioLxVWJyDtux6zZ0X0bnP0dYS1+kpV3XXRc9M8io6hZcjtr
JX8jQmLq3uLtTQzMAbsRwVFPnhsXYWnCDkS8xpwS98OP88TWlo/T0Dkj9AmO4xztDC0OQ6rXToKd
EdnVXUAlG225pGddGLzIxUgdZ772/NHJDmFV+JwttJ3lxwA4IlPHb4Uq3VKMhlkcfxZaInOTtV/z
kemoxGHUXNHKZ1URf2O+HU+LsOd6JC9x+IDNJMCUWqpsClFG1t4rsMS/r+QoQnI5kQP7SkChx71J
Ss4qEX5WlJiKZ+yS7pIDKRgUanzBgCv5fblvqmhlNEDw3z/NTSFzTuty4DbHanu13FPDsJuMlO3l
hnYvj4AMtFBBh8A6/KZRHj0blYUh04pMLIeVNMtc5OeKZIVy1fIvEx+5IGJmbHBxaDCXfjMHdguo
NvFJO8x7aUAoFWsbvrEH/QYiN2cGrHLDU9Xlhv0mhTsWklemoc/PwilBfRzwetQYDsMn9oqLWO98
hL3KZgVqQU0YSi0wF3v8eaeO36hOiuHqWPZzKE0LXjo1wzXKMST6+L3jbnzmX8wpi+qysVnNb0Yg
g06Z708PGhHvGbqU5H7LKxylOGq488jvXOz9hb6hV+aEZivXsIH+nOI3msHlVkk8n2enNbjciJsm
65G5c7Bh4np2jYEfoYhIa6ii8XeATPNuiCIA3BwO/VAysEYtpj1y+NRNA155joNk0NTkadeyMU5H
oKfDTKcLaPsbFUtOU3EUOM3HmNmKK3/xJyRV3mUzzN66YQOy34RiYopKDQoafDuCgLNdKQPkQE6R
hjLs7rdxU6E1msiG6ASX7wHhlMAH/TrPcDL3v1ByJQYcxckJJj4+uAMZsTtexs4PyQN9mRjAlpvD
gg5ySUDWM+EW0e1x7MIgzfPygjShofVy+Xh0i6GLy40Kspf3IOdYEq2zpdKvxc+VtR6LfSVv4VEk
irikdQ1uoNWoC56B7gqeZ71WDO6ATTmivI8fyKXndUI69gi8CKKH0SEnVq3hH9NSVt47POCy9H5i
VN8/27kGE4dLBg3WEqtQPD8d2B+bvRCDxBkD9FnqZ9rNp2q7AGJnjolnGatRYU+Sq7fsDlCNY62r
cDQY03YbBIGnm2158b3O0J4sOIjmT5ZPuIMxXCn1iUJiMIBSh9n57WGhtj/viEpZ2VG0C+AZkji/
WlPTCDL7AJKLN0lMucPmdaQr574lmobTcXKEq02WDKRGce9Y4DDDHjMU8DZ8ALprCeJ6YHyk8Ivh
4gbRTiW638fTTQw2vV+vl1TXRKFQKY7INF6k78bSGTQQRUlJIrRw79wgk8h0JGB7T7kXs11BmUs8
esbWvayVamD6iX4YoWDiYmnu/o+xQAGW2YAMt63uuX4J+TnnqwG0Kq/dm52qoAx46FPEZTq396DP
Uw3hjYVBVf1jhGCg/82JYAMHhx89ptzOKIRASsgTDF9Hqpw40pvzkcAoZtKR0p38bIrs5QAjU9rT
0Jnis/pGGm2kJuBRDgjnvudkq0q/sf/93hoK6epN3ppzNB0t0b0k8KsV6ZxaZNWqvGxZZUM6JK1s
PbKO05GsT4T90R3xfqKl4SoxHff2AI7IMDNPDuBnjjfkyc377D6dpVc5PlHzZiNYlRu3AXtYjbM8
zRF7GNRmLqx0shO4KkuWwPUMTPaHsxXqoihvZdOskV8OTvVCE+QLTLEfXypX4+5d9i/M9iYWH1QV
9nEiV/q4Mn6EHeySVZc9IKhSPfDgkYf9zEgf4RtUOoVckIp8AORKR+lyiDxstiVS4SEOYRAHud3K
d0Q/UiwK8xVLKKTSJJPy3Ld+auhU4hRT1v+KYtE1cDDsF2ih5OSOEYEmdulgyZytD3F7azP6jPYW
F7PhqK6vjIavCcY7g3gQ47Pgm4Uhj/G1O+KbKp9wwLZ0L39xHePHSYnmnPrx2IyXAOl6AnHnINYX
OjHBJCnhy5SkYjPd+RrnTMw1WU3NzmtBs5hBF+H/B+rdng70Je7Qxnx+nP2uf7qavl++oODv75Hp
MapGhVD2dIwFYkTFEqSYGlMYZJPaOr4TP1l1MHbRbOfbDZtYeF5VAXcYUgp4XRnf3qfguaGLmMcr
5BiuavLWAIrsX0QrOXKWMtXSWDYJ6/jR7fFkEjZxV+QklGmj5WchervyYiou0FGm45zM0uDxZdO2
L4ibX1pSm/TJKqjVgOdvhAXyJYRzcRsvxjp+UL5jwO8jvY7Qw8JNrL81QzIKYUMWvW+ti1MJXRUM
iPfiaNIUnRUyKoWh8F9G6nBD63kAiPmkjPphSfGgEESl4ppwA2Olwn+v6AiSvYVKX+MRF7TkSNf9
NxrYYhr1DZ2C9ZOL2xbOaZqK2n84iJ0311GxFXS6CnGoRcGhjv64rkJQ5aqITjJamiFOjR9evSPh
PJyLeaOF47/e29ejsdH55c0hvXayEonNqthMkVNuVvB0Lj9krukU9yr3QDHcwbmvlifUeQsAeceB
BFnmHDxfTX7h9k6/qKumfv6CzDtTc0pQqU2cgMDx1va3tvUuCCF9HhFo7B+Z3aiOaze8ALM7qtap
kAoiHEOtO0o9muxQIn9iQyKiJPbBiDFO8ULccZfSr2qlSbURabEah4BsTsSSzI53JN3jL7PJSb/z
GI9dlgof2QF554T+EyJ3J3ztdWRIBj2IwElV+ivckA/7Qfuh2X9Wtwt1HBaOSXxIIznSkUvcKJf8
igSpI1v1oqO0NYcYSNQL/muPGN3OwqxyftrERYdJCZig1jcYoZ5JlTD2f8a5t3hydGypuVVHJoxM
tWmOgI2yjjRrpFPwffUXViYD8/UWRrJnzurIphcE/ixzveJr7rweTNfx7YljsqWtqokt/oaDdI74
LPfRUuf5efcHXBYl+xutrjYTJJZiXqsAvMfNQM8flRg2Nos9bpNW+1z2U59OtYhg5SdBxcEFqhIN
8mWmswdqSjV6IEB/G24UYHSTHrmLWT9PjmLu5261Rf2Ud01h4WhT5/OlcQyNM1yfiGe253ziWj7M
cZ+a1mz7PB6QjLT4FlPg6ZFtMlDp+QQGMyS1WFKiX5cU5ImMpxiz3lMFm9a75Y8qV7ZIHyEt4BZx
HkK98ONmRUQXtdVoKXymYn5mUoS6X7LDYklD2JcNxg42nhRqQ8YfxRsiQF0CH1nXlyIrnldit/hQ
ZqSv8H2DYO0/xL450OsYoj3SeTuGcrjoWmG2+8gNAgZxnEDZAPtTSpRrWVDJ6eKoYSW2FXEgXw6M
BBxQ04h7rY8uL10NREi4waJFnc13w5ljG2oLsrSdsljoGVFLaeDu6fFA+/5aFpf3flLalHc3TwHU
AEp83M+gGwE5KCFhQnooCnoFDLP7pd0MqRrsxR2gV9z0r8byYn9kcSDJUgm7HYlYNaQD7hkL3hAR
zaHIxJxWKCJmkxbRqvwxJnTsT6SEFzJDEL3Vk1TJ5FrS/3npKbXFoWnBS4SzPpJMFZmVYOp78YYL
Ysw/trFjax32ey81aUW+v2vs1WlDcLnly5YFIDdUndGJcNl+eCgS50nJjEnTvDj3taOKfXAG7ZdS
8ltOuIKwSkESrerIZ3l0uM2dAvzMeLybweJpuaNOBGhDg74jryTD8xaAhBYK5fh2MB47k4VHN9MD
6GmwBcDtuMI6UUKzjJqcEnD2qAh2f4c/ofSvwqVzfOBpm2deL7tDuj/k8Wv3A+mSeT8IE9mzlV8L
O/H8/u39ITuuSkzvry060eUWTwXZeVCI8R7LYwHA65jC3nPjH7RlRvV0UpUKcH2hFyuCiV5CSM/S
p1oHGNQ/2bNWu1B2x/QhDZg6hY/I3cZRz7R7AwZPO0bFtU4CtpygWdxpNxKiYCHFvIElYghdvxmb
uaBuzrYc+OgqICLLEYLycYEG1v0Wy6L6n4z6VKQXcT53LUM9T8BsqrJMqGYv239FZPxvnQ/APBrO
Xge3gq4KKoJVRM087HCs7CA5qKrKqO3EkeLlkwq6H093uBX5Ttt+1kkk0CfqA6FJAkEvAWMJkV/7
omckOwqnlLl/p/r7JQVwxUwp8/5jm383jXScLBfPKBmSGG2EgiGMpoPfoAcE8xKy9LH9AEB/mZwF
0ksM3tzWuRd3ziHLQ+69dIM99XR/s6oeg1tMPazZfsubVPjMZzfUd/gkHkJYuve7p7DXGUOxIpJM
oUk5cm9Jt/fcQ0rtOoaAb2KHRczvMjSiYjphjyCqrrFf07fBvwOmvbCUb9KxKnLg6ArnDIujIm8G
ujMrr2ospOZW7jQoRmvjVrCtnJSO5mD8+2mGB1swySVEuivoo7O8pPlbJ78jK+EiuRncf8zpd2X2
NcU9TQlgKjJ5owh8RbIz+mQBNtBjDlNAtuJtFGaR+Bhix/npCnx8wvRw8Q4dq9/ex8M2EVIu/mSQ
LQuGzmrq8jnbC6QSqab5FSsEzMdRiwVZmJVA+Yew5xNR1Ip0U52LUj/nA4NcZTD49zLUepk1kCW6
V8w4IWk8Rd6jHd3gr1N/H9sgd1iPHbPe49noFEc9gs/yDUMQEjs3vp+OD8jvhiQG3LaNYvTLgH+E
ZmO9ALcuSn/rTKmrXjZtP4YVkHXX9lTb59OsgiEn7Xpiy26mCeQ6JzBWVLNGa3xqVF43ePxAf5Q8
bUIBPEqft55mE2CNkJQ40No6iu2uRzCDBl7sU/uxX45BZXEyA/7QiR+A7ZPAlz4bPnslDXrsxqa1
FK8baWcVgxscGPa395XRp6CMYybhV/PqO6d1I0nq99fBpYatauSPku0wxdiSdwbTdqdXzBVZw8MM
MHAkN4XfEswyeX+7Exfp+LUOSy/yC4ZSJhTbN2csXNDM0HdVW6traAwikfHot0J5WAT+QrzOrZSk
OWCIxcDVrj13jSbb/8SXfhKJlshB1LPETk+L8MwQKuhLFZvDxmF/mAt///M+itJ0DkhqwbS9OA2A
Xf/nN62AXKzGH8t4F0ignFGAgE0r5VGkMQWZq3ZRkhd7Ya0W6du2NjlWQ/x4LzPbY7Ey4n5DrsN6
yXSyd0ga+gEnrG8YrO3vjjEzYP6YkumPv6u6YzeGKbu+ZN1z2+FrznjsK8yikoI0Q7JyA2fSFGrS
GC7m9poVcmT/WkYi8mKtQXr7uvmJ1rwSW0MEGtnLX40GBoYuD6FTQSXEe6ZAURmikJ+A65Q6/3PQ
qBJbtfLq5DAIXZ4xmRrCGP4m2XDDMUiq8By2sHom3b2ZYuNPmRWOmz+tB0JDxXju3vbUNHproJXU
KGSe5z0iPWza/92WGEpPr8juL5yqYWqk4Sh4StwxKccSGMi07WjymcnyeCoTaBriYOuyVZ1r/Xd8
QflZewHo9lJ639uSQZBXdLyuFCOe8K/4J8NuiIM1DqC1tzbat8f7/NWEe6CPhA0D2ITdlJ5Dkbko
CT2L3T+920znksFHJ7ogsuvN/VP440OlIvmVk3KjqWcuD6/8nMwtuauJ6wMFCq6c4s6QeLjmFWJM
IC4vKe/Ag/wnqAa0IDEyILrieDkwvMTdPQ27A4HHbtPJgDuvb3JJh7k/89h0kUZbi6rUQXYkiQQZ
xRF+OfjvshfnC7JeoMNYhKK9PYR6TOw/K2Eqf9+ry/u6MBSiTqtiqadMLUv92EO/bS70WS7uGrzW
kcCzpKm/9wLbocxZU5wnQS5rk3NrsRIFpNjR+MOD7/LCllvsXAQpf75opauf/XCR0b1Mfn4klQie
LY9mmcZuYYoTSd3sMULgoMbkRgn9/tL5q5JmY8rqnqzhQ7PijttdqU6gzQAmwdc+3cslMstJGIGO
55n53QXzvwPffyVYqSewFdimjMvJnReoshw2MbSbZRrphMP8xKKLE5/QTrphYWZJS34UlEKB2s51
GgG1mbRmaMl3a8BXegRT9noEH86b3Drucp8eiHCnJb1z6M8l9Z3VLyOfm8UuqooRbWjjGl+yjZa/
C6yxfrIWyPKtAYdEzJaZw66DGAn7bBj9vCpCptiS1P/qA9HEO9DT6kO1uJDjt9eqItXjlyaAarOa
Ta6CQ+UPSFgoGmyo4aPUfiJ/tRNIyNOUrf13zM3vFxEWJcJCPj5dTiST4249U3Q5rQBkHA777dPC
zT2danEgkTfEW4qGrnCaeMFV8OIeDxU5GDTY7aa9tBUOfBjSEQ1eVeVQO+qkyrlcaKqv9YFP+pGp
KcPAd2MRYoyHdcM0Wa8iwaPcYN5Gi8OFsxso4SJsIOvmhT7fu+Qdx9qhzCE3s9lwD0BJqm+oyy5o
JlRAyVqXX5TDbsVNnqckWlay7kHN25PZFW39oTvS+sbxrD0sqS/9Aa0/LXt16zTH8dxHPmOuslMc
hEu6V+Ash0WKsEbuARKwIiZHnG+9qtTzRII/JIOuHvdUU1HseCT7ZYL05EphcOqLKLZdBOwpB4DW
ohx4DKWbUsbg0vzMtEYP2IAjxjSAWxxlIgRpqMVXP1PbVMh5glKfaKF7WKk6rDjQCQ1X6XbW8WT+
gERx+8Io4wr/n5KKKmBaMRHCROttVFzVsj+RIW0t19AWMHTF2W0uVPruu8zHZF38KiaAeAtJ0LM/
B1fQcw03sWtk7JrdCxEMz6sb6Fh1DE2BOtXCjIlC9ImFDGU55QT1B1oUn+FmlogryApzzwkcHbjw
41dQ+l7BiB4WmNaYN5pVPcWphu2j0Zqsq969FWnmA59/JYEZzHhDO5O3PyXNL8anuOJbm8sfbHNO
GKqTIWi8CrQF9Ltw/D7W6nfFsB9XfmUA93uhbsvTZXO/wfUhSYNu/XyAsam3mSWfgdsoDRXslwcH
GmoNu8j6rIp2ZsBtQ9d3i3ng4kzuHPPGcgJnBK0qKYpaVBRkixigzeAqcu43YNUhWbk+00dvXqbr
Al53kzR00LV4+A7ZjOYKaMCZiv5tZSy9ubFJATww0cNBpZJWCh2FWFqYLsc6+FuVwgwTA75FzCLv
aRLTzE74wW+l5csZpCjDxdIbfYFleb0l+woppcKx8c6+NytpGn3hFxy5kCQVwbpZtCNCo5F4u5HG
6XOvqsvFbuitjgx6nZLLnNr7pGhHvucU2s5Fuacb7HLCns7lPA7QuATUfM7Mj9d90knIwGLpfRHs
yfZIXrOOrPAjzth6xzZsSHUU6XtxHXMAYoM7gV/SVvNS51GuVqiMAAVYtDC9HOB3CEDSmXVC25oR
kf1uXW0AdfjBSeqgJ1Bl2P6CbPyiSTyLIdDS6+NwID6LpdXYbTYnaThTdDrPCEVFbwI2puQHyqG5
2f30weKU+qevBzQV3J2AgaEz/IrPG+8CcmQl9dQStmF87xJt2fELInAe1+L8yJqdsDYyUWwuXkTW
Q+IwZu8dXjC+akyVuxk0n+oRXZncW1P3DD1hxzhpokUwQMpB0TrrDn5WeU2c4l8nPfEDHwP/t9WQ
xxE+eDH1hi3dioeJc+HmKW6pslnipMgFBvLsOKlzLjgQWQsKUEGINlZjP3GaPfn3i6YDsYuEnWEx
KBgxxQ/4mFxpJLMfpvxc+8GV++VesnirgNTGF2BJuD3T/I35dBuuHb19CrLrclDdn7ENKiaFp3QX
tlxBCi3q9+KMoU6EbABwLcOx16k+15Y3noT5O3wT6AKxz2YV/NGrmhvI2PpVaHAyobImwlQ+Ld82
zwEZU6LVFwyziLTEDUqAqP/abX5cWQdHhWjr3Hur/1p5ZUXbtKjiWKmuxDzHvW7ar8nz6quOgedu
JFggHGYJgFpyiVFpKq1fogzn7dMIxXxzjg2N8vLA2WgWcMQ0U9PVD3gn/jAwS/aM6YDJR4l2UsAw
l3oPt1CKCMNt+M9ZSQ/lmkVHRJo7YXXcO3E6Li/IBpbss9AU3tQrTxtaiFMcO4IPdbQQ84yrT/N0
bmJCvIqxLzG+7LbK4M6tQz2q+QichyJt94PTWcuvua/6FNVAH190vYMYhllONn6M0dnTg451ItWv
jhM45cfYTzM9Ne3QDX2qNQa6XoclfB1rbqDybTp6ohdRjoxqvNSzi9InGZxoGDijm8XJ4Z1lJlLc
Q0gs/Revrh14xDmveFdQEXXK/eNyDhe2EEKXv3uGBjzN0Zc0cy1b4Fr8W003WUuC2YVBx0y9f58Y
pl/IX0tyD5cZDCUJ5+GB2HxSK7qp4Rxz1o7Y69wFRMTK9F5g+v7hxz0VPL1IFVoGp3BTs8HxNC3V
N+yT3X2RfBqgwEbrMoydJPbQWVnKF9VxIY1f1koWUx/8U3b4VjBO3PSBvovXBxNuhSKzARUQeSf8
qmlapHsddn1UX0+Lapl6WYt1i2kIvhu/nMmewudFLYNY0m/546zuW2+jBlG7vBXqNB/q4YCWfEo9
mfp0R5/8pPQOXn99EPetFVbtwNK9sRj65GJRk2CtZVMEJD3zVujbtHSxYaEtcJ2qaVUJj59U2NBI
Fe/gqZVP+prxH4JNFb/Hck875GC1uXxD0mcyFnyRF+C14gT3+AEAoaWXSj7By80OcsqDzRkgNuQi
eQSKnWIseXGyTL6KFNbHJb19uTUoK5MoFCnDGodA/iHrO5Vn9eCE/AXNIYq9C6vg3vWKdLnhh3Ao
9DjE3JuHOp2WjA9yBefJZrwHOVJdh/8o8ZkNbirKxhj5PoQm3gTkywj+KWuIzShCqYDwvGFvm+yM
AD54ibHAS3FAhWBVJG5CkrBBkpXm+bQQ/HTITmxWiy9o8LHycQ08FYqJSZtM9vzVxDV71iFTQ4Cc
2SLtLnhinyCNuuJzsU3hTDtO60YuwnRnOHWrtcSOsIGV3YzQrfbZLYxtxEJo7GN1q5U/27Z+tH9S
oL1cCYc/DUA4FzLTm8n5m/7TOQiTXRn+WmroYbPYuqNNsHrs2MkXqDV+nGa00/PYck0i0gt3rGAv
kAWHf9fXEOkEhs8i8KHip0KNfVCfjw8u/kpQBv9BjRoOQEEg7s1VmnTi6XJgkAr1rJe46zmwWSyD
lhGrRJxb3k11WxVPqBB31u3rPuYlmDiLJPgm+KuNzENIyggSzHIw6JSW73ulR3LvBYWjGY0N4YxH
WEMFn5P3/C9/H0xIaFeJ7a/Cc31RnpEZCPuWxvRFYclCUW0AUZpTDIdHqPqX48VwlkphuGxQTqdx
FFOEmUzIrAETyvSx394v9y4Rs4yqd5ncM3aDC2n4zfuE1GksjSuyY52nHD83539gSqsM5pp7VBCj
H4nMIXtJN6vf7lKtJz1HSrrLrqxQfGiVeUCByGegUDtPpXkkd11FM/vR43zCPLAlVOI5QeTiy5c7
D/ae46OIvxSc30nFXtpjhmhMog4APUkLYEOSQbxEYKzhBgjt2ExfvR8+cYa2KnqxEFGqDasQhtVp
LMH7ub11stF8K05YAj1Qg5Z5uj5buApxOHoUd75a3Tx2KgSxFPxPHK6TG7zc1Kh1Fi4OqjNzYVpL
lFSoWiyeE4OiWcBTWLMZ+j3253klT2Ps/xWffKN5FURWYlJXamCQm1I6+VbtBABIZPsrU56Lr4iZ
LXK+MnbI8Vd1Y8W55x7h2KVbxwoVfIxQKuhBBvM3h8XGNcQqjmKGFDjtQAmgzcfCn1XaDg3mFnP8
MheuH17ZTvkWzXyeJlJvOAKRLExhBKYANVC0MlBRCBGIXawAAZqLOkWEn5gFZVG9SVP883mm3ALO
4nuvay9RNGUOlAKk8PO5cayOLxNtTPma8cPUiEGEdTUXeDhU2Qnzx7YYvm981rLW6BvQB1DjeSMY
ZG5cLZtSRQ3YIzsLo9WnL3lbRTOSIJbGN4o6kMKDBnSZLxKv2+nKDtNmxvZvxsc7TpRQJ79moBlw
JQ++SuNIqRf2Cy3C+KffH4HNshd+gqwEDdH1HqOU41nTPPMlUhFw1wu8e9fZ4LQWhYuiq5oEIqIU
AYDe4N4I2rCs6iZd8Pcgcz729Xc7htZpg0DNpBzHay+eC0IPPbvmLZz9r/d2rvamwNXfx0W5mKlE
/nRgF3m+K5HCFjQ3qG0Ne+5h2smQ+NGLC9HgrptpUNswBPHbZvlvWL31YTPZvU78C3cK3Ysb8e8+
ooLgFx1Etdhk5WU47BZIdS/mep/8V0a2aPD6us+o+mF11AVAQbXubTZkwx32BneHnuoin+ZYGv+w
gF78YFhPDeQkik6r9YAMZ+W7IbQYfIVAqxJlKK+ysShV2Xk/lukEDjvUedTOMEV4bXpWTJR6wKBm
N5r0+dVY2AsMgaOSwssZ/SPLSSP0VwDIzfGRmtgRIZJXnPvJZAfqJXxR82PaMuheM4A/mgkwjVCE
h2idYY0XOj8hY3c4Re0b6af/dNA31xKsfzBo8ol1E9/L7ZRx0nEyi9B22Iq0vbRPnQdi698xuK/i
7zVWHakAKk9EdVDFrn6CaGyC2quQ/iBpyxr6vFIGSn3WUOQXNxS8OythhhZE+/RCqLNbfwBKeRiN
Aw4J4oMhQ5aEF4F4wJoqU+GkYw3qTPrBZs37QO/pfAnlZ7tYh5aQTpqrv/8cpsy39/eX083VcP/x
nsTRLP005qz9Efd0ThaO8ytqJfd7XyZ9y+lNGKpYI4BxE50mhMBFbErI8/PmtIsrGXgX8fYWmiOP
U4fZ2U1Lygk6cNZxG+plXJMCSUXOVauVxrvE7PWCvxRNkakAX2CCJqWL9IXRnpnMYhtQ76EMD9Lg
HwsJ3QpyBqhyfFaxbLvgH3WwOrGoHaWLPpmwv2HskMj+2NtmWH6Xj6guEIYY3fHpIbVvf7KiyRjj
ouhH5sXuYTZ+V5uAUy+6i7fvb8UCurXtqVg7m80+/+28FNivaX26ndkXuRng6fezTfHMmpaMn4kz
kYkstuEB+AqHf1WYxmuWCi6nEB0SrT6YL1cGcc9nreDH9Dk7oyqUAX7ZoQGxEfZ/+uLhCw6zNxzR
jzR/CUZrBLQZ/EdyNg511JSETjJPzcnFjlYvzWYPsubOFDpwkpaAjeejlso60VMRhsfBs7hPvXug
fsWen2R5Rw/YSpV4fwJSw3FTVtWoiQXBrkMZyxi2YwII+1UkU+mXFzIZaiWTiMaOIfGzx+EDImUn
ooakEhRGIctkZyrT9x+fHmmExNeMpE4qEdz8jxSRTZwT1CHaxsahiTLZWbojKVzCcNtuuVWAGDW6
R7D39fdagAXKn/qUqy3ob2qH5IgbVn+jF8JV+ocQvil/OeE624j2iGSVMmaw/JR5loBrq0DZ8gt3
Q7AbTtnMvqN3h7kXsF2ZqvT7DenW6bb/JXPCbCASSvwaX17nZ2feNdEWkSj6+fwMnz0RIAg8vI6D
DTavvUdoxP+LKg6RrbA9ZZKOMaysmD3eYFKR9faliyvcTcryPdL6jkAY9Tm4J9w+G+0IhgvGV4Hb
3GWOpyLFxVjFZyyvBOKWO3aQSEUfxGdiHDAthVLUicbM+yf1GjVuY6IHrcLvN4u/N7O0f9DLWyt9
OzHUxyfyxjMf1scnbRnTuxoU/YXpyd8hP4BnxiWDLFAawouXEjx6zKztnooqVKrVzWSskGwHqTE5
e/nYOuGHIRSD8TzxXmFBt5oHhNYBAu1PYjNyMI7G0BnYs8TgQzrJmEMOkoSE5PZ3jTLI4hthvC6J
SiX5NGEINKISX4ixOyoIHpYIrW6nFRkwRZEgin6Jzl+9TUEjAHkl0WPVF93LoGvStD6soFo2HOXB
y38+7OQBvVvGjNRyTDx9so9q58YCf1Gxu0AXSASfW09XGqOc1xykSaF3OEFkikSMNnkBBqiTI8tR
eE2TkRmLXRwNiZ6YFgqzqWEEVoKeNEyS3lmnRDdA138wq86jZnWL4PEmeoAv3wRTAwFZyp2sNP/5
HJ4MVgnY04wLDes4/TJlaEurlKX4JBi5bCkifdvOULdybBiJ1d8es8r5ummHXlGyqHIZzG3HULkc
O5XoKh5GJXTth6QnksD81MiI84Re58YPmUkieq1F+DyFuJLjQ4749FqjYIWsIZKI+UiPAU8WjCst
i8uQF1Siby3Bl9QMguUBqbKRY05Dl4HIEM1KZ19379I6gBXzOV1lhH5ZCewTp8Ne9s/Y1SiH1e0F
xN/E2jWMoAFKlwNK/HNGwvnavk5xkqzYgbtP6qYF03MXonzbHPkuRRUVBqHvyNvNJ4yTkfcs1LXP
CF2aeX0q4CKiXENQuRPInC01wCpRALH2zztog1FpphNwFt3SZ0tN43p4iBaXa0FlcJ8HGPMV+spH
0qGX60/HMw04A8COCNY2YPMxxE4vtedDM92z1rpilodMkq7cRXPjlyGBPNj8qxDVFEg7USFs58Bm
D1/tPVdEukr2P5pFfM0vXAdarDJ+zrBLxxFCvRYrDVYCnkEHeS2NxTl6vGNyGYMg0B2qfPB3wsA4
zofP1XYiCb4fAWMeExCcdbbI4+Iui62Z7hf1NUILQAZ45SCMgGm1rmJaUB5zobMCOinJZjdZL7hc
6FiLSHBHtgHC9VgLh3B/EltOmkeoCRf5D0zRk8mq2CxjA4LuSs5tbuTmil90gZAYoPDWNxNCGoue
hWijTbSjkfKOPfR8mMOqBvCBDgaH2kidESROneC3rvjnf9homdwcpm9WDUmQA+frnUCMsPGqYM9H
Gx69BvCA2RkfOuKAd49UZF6RmTG4RYngSF2do32Yj0eqGPTSe9HMPPc4TkavFw+HV2uRkjyKfnUG
tbJ1UFrLwhWvKnqefYmI7xqoAB0qKXXprKemms9o1i+qI3DnJqd+b/hxd+zzVDziiBsYBWlr/voo
37Nl4I8cQ5sbnH4VWXii9Md6uApugkqd9pUbMDrPA4A+ENnzFg2sndLExJ7BoslHzbzC3bkNrRJ8
KCD9CZqIpecMZVU2RIVyuMCzntkEF/phkfxR5Z1xNww7K4h6hy4Uu1A/Qa60u/ZHeakDmK7Jv8vq
QhUviH3l3qa8klZ7GKKgUuYYyZsVleQPautmlEWTmk5O2gKMLLQ53Muy6g/nC8mE5rUJlTdZxnXT
oBZNZVO+PXp/jGWEYHmwQlVLcWyjDkoiX2Ee1HHQAPh/R29l6S36syQCMqNFQe3/P5ZeYQk/gqIe
5vBPBbA/axvhflmDBmdWi5avRoPQgza/AvpW/5TppPczs+j7EzLGh9gOQMNim+gopaY7FnGnO482
N7rBYR+/KJdqeaXWHAKgfYF0IILx4//mik8950Jjub47+rwcKQg3sNdMtfVZ3VcoT64ihCzqEZ+n
PUPe2hw9weWq1oeVJDbVX0/NS1XKs1sBxxz+O5UUzVbfrGKcJrDwF3iKDNN2o2GOnsVagGIXOtT8
KMv7lB+Lhbp/W5T/sG7c2hGN0KTJi/f6OtfhiKOMzLIiJ5JIs4QzM3kELa2menm3KjsE30m+3uBc
mlr92A6j1/lFG6l1ETU+1FUU+d1o10uQGNDqWEV7JMIQWqucvHRRVHZhysZHtKnrX0xi1mMu8tB3
IycCsKTVhal1jZKnV2Uoi1YjPiWmV/skiQIyRTe0oO7Adc3NQ6FUKSAycZmUrBVXZUJ2nqxL2ezO
wTRKOc3GxR5W8uaUbve/3RAp30MlpnTaEaTFK+abtSyOJOmq6pVrR134gQF7tr0WqY1gtYSJwo8h
Wg+FjIqd9uVX/t6Lyav5Wno5o5lYNgdqxQela1vJSrzM7sPcCJhVLlFBj44TZpW7A7NRXiKNwqzM
pEjkQyul1hMsstGx36kPjG1LRdaHpqe/xIl4TBrlYHbL4G+QyxG7wzltj4XHGw8Sa0DkpQGSYQLf
0NVZwQZS8rI6oaa55IuawFGwaQ8hNufTitPmwsupn+Imqln5C+jWSxPQLrLmt0XRHB8034EHAHS+
dTrsL3p5V0x+TEhd7stHEljKnaGTeGKd9JA8+OBM4la5WE+xmpEJPNIqms1772V1Y2cZsrxsW2aL
cxpAWMggprwWrUKLPat0ifrrEEZFU4wBf1tTbIvoP471UC4lyQmRCHM9cXVtyq9ES5Htq9aYUIJP
uWDHCQKYJ9jfqd975iGTf5kfpRIugJELhl9JKHNv6gpwUrsnVQGAfvLoKfQFpRR7E57J6Zq9ymyr
cGuNIVdPv4ZZhyvNFsw9jMHgry3Bo5YjuVDivlR/xRZpIbrE31svzOP1wLSK6j9pmRaoBJlQmsC4
YU8hxc3VoMSfON7N9Xzn4XEjqXOAMOU9m+Vq0u7H8yKwyX7Xv7ivpeq/uEjut68xGP6GWirhKYHE
vCaHGnHi7ygHAPbHkqYIUwvEggNB1DYT5pArsQWWlTH5l4xjXz/5uufAZGjtunC9Cq2q1Ya3lfQw
/MonSZKf6OWYDazV+uZ4BOFsbHB5kYYpnsXH2A7HYJeNvAiaeyvAaBc3IHY7tOfARX4WIcKwhA0u
GxS/omvusvrsqNuMWQl0wKSyT14QiLG2P47ct6FYZrxBLSD46M32tCRbXTrVmCwKieSS6cmTB5u1
NCfSMrVblTLMatYP7o8eYzPp0b9ocPdZiliALbQ24YI6a69tln3bNmkltq/RImP71/eRIkQH3ERJ
6tJ8V1w5U5FugQrt0fRESz9Q7hLAaHVhW0PsgZqdGX+kFjCjSkLcrs0omJ3aKkYnbENdw+qEXWiv
wFWBiHoT0jXFKFKTFTdkf8ovNLTJjMm7k4nfquHNSTVz7UxmMQ0NSbNcsKSY2R14B5bo2sFIEgAu
KhiIgdXl5d331HIWIEQZsc+JkRXu9YwnPUoTdaAj4f4UilpPPs9JnCrnfjqKB8WXYxEY26ohlqED
OaO1kMniEC0wx7LR8fYqqnsRuNef2/lk7x4jxBgPeve67WkMvU5vtzCY79/E177GsuDNqIwd5HBT
9Whiu4Yk3LiIOW/Kqiv73eSyZGrrJlbuV4OtWZ+apr88mkKwCMVnDH0m0doHXgYBhMt+xK0+t0cK
0nQBptc3kDDXC7vuwDyvmHw2CE+HL0hpo2fhJZPQ+d88N+vVXMNk5N/nu3DeLvqbYl13mXLanDbz
MA2WGSxF/CrBbOPozqWfkTaf16o3n++ux5dNy+2sTEpH11BX6Nwxs4E5Tzd6tpzSgUr2P+Rfz8BV
3tcS24e/h9dBEUrrBSbk1ggZq/vcRI7WBLKe77+IXYrzixt6lOPvLR0TWCqhHuk1xyK+ir0tAf/Z
rrKneV0Fo1OMPsmZnAc35ds7Eoxgk7k2A0yiDov+jzBOcy9aMTXRwLUGV4gyVT3QHGOMYY8kha+A
OIUatY0jQ0RSI73B8MCTqJOMZkN9DDdfD77fQvdddwT/9VkJ1WvYiTT98ZOlFc6lKiGOuTL/OFxS
Zi8tjylQ+wfb0j6ekZNvMdhfALG/C3DSPuNfrVMSoq1myi+JVZlu/dhwIM6gT9WiI9GnGsKgXG6M
S810Qom7w5htecx9frmnqPG6NY8y0AnEhXV0nk4rs5Z4mryKmL9lAQfw0qwfJjnGabQYShDntIF9
ZBKvPah7OTDGnSwl9kQ1n4M/tb+ipbaK9bvonr1u+Ewy4FuWYhceJfClWp8RGNuVZ00gDvRDlQS+
kx6JbJ4u/ntgxAhx+orR92U0KOv8EqCeeurjUWPuvHQtSIL+Yj4ZwOeqcgrggoMCHVzc5z4QCPPb
+sm37KKT3sTHJZLx4X+MoVZIhmtVu+ZlC79zMQWm7Uj/wzklM4fW47HRbuIWWprlGzch97ihLwFv
xDBjSck7JAGJoOJAsSAbWvzyTxrbAxgLnro6vRiAyGRMn6wv9xW+6HZtsyPk2gFkdqti7S1uTo+J
kLRR6eN5FiT7hHmGDqVi74hvVS71ufNPmkArV5Q4on8F85jyKTtMDJHMEy+SsvzVDV6lH9grwlTi
EjNcZcgnyN8wFKkgYITX4B0lhF3z8Q/01ph9HWvWLo2F/WUVN+UOQt6ccm0WonAGX7AIP/wJEe6X
dwUn1ofbykXH5L2XMDhDBEdqNjE8woLhkIez+ihIye8Q/EzyIiOqCECiwaAhtUM12wprUPzvGGBR
Hn0tKeYpLa4gkV3rwlIHjhZS446pADsQJxxdCbrqssmjKUEhGd7no0FO2hqdqt0gWU+b5T9yOfaP
fI+F00aZd6d9USA1vzjB+Nxwzp9FHe+84Qs8xHT03joH+LQzoEmPFVbbNgGdV5LXWfVmXsCz20bD
mjkMAlJeDLDa+JTSw9BpcgWkiKB7z/8eCqm0KIfXZt2hbSfILkzXohaK2A+E9PdC8ftI3N35kk4N
H0q70yD/N4XEwIDsv9f71uOnJmmPHhLafZBz1+O5yRwcRNyjrrnS4/V6pkDp9bMn4nF6wwGQOlVi
2NC6DpVpxMWkDEGbQc0NISKaZHM+rmfkR6/W84jUXkNW2FXcnulHndPV9UzJaHJBClJJhi41MUFR
9QVG77XkvXJoUzu6HH7Wv33EIhsXR7Yi49wJMIm/21yH2SR6yitWQpQqAhSt8jvolHcCyC4WDvWJ
WVCy3TmTMxLTOIzhoq23wbf8yNe9lrinytxDufdCo4fVhrzQ7O4Irz+HR6qifVm9ZubC0hDJu/GS
KF2OZQOYtTYgQPrVQkzTD58zQrxyjzQ7abtlWAtBdrpj179PYk6JJZwofUYITd86wC1WSXQgWye5
TK5mXUdALNb18EnpAHwaMeTdSbyGYOqumTMf9YtIh63xLIRFzgp/0EIv9dzH/AaaI0PxlyH7u5Zi
XyM0AKNRR402CY78hXZl5aNkusyNQC+1Z47j0A/HZLi797/fe8j9thOOoKO20+leMJbk4Ivxo/n8
SBOttL4kAmBNaumBDfHtPEdYLnIjpruEy4q0/5TMR7h+17MtT9BsFtvtkEJ281vkNmt4PR8CX/fF
YfYiRVQJkP06H22MtU7IcHWykSTnU43xRlQ8+87O3/6879eFCycK4mKM8x0Ve9hdfn5IZrB9trMD
CATzgd4MxSqVO+ikCXuUiv6uAKs7yeUETDYXfxnqHaXaJIc/JFWc1mZhfdwDKTgJhzmtAHXPH/ZL
Ywr4HUYa+3Dsp31s7Q9+IX8req9jZTHYWtV+ttGv5R88vqYf8/dhBk2vn1CxHrZwFDP9UOso2hmf
3Bs421zHnxrLmFzMn+l4DPf4cjoinZFOmVFtZlADTOL4r0zpiLXP+lfkmODGpNdyo70qvhSRn+qB
s0sBBiPhTDV4/qK0P4wKbKdU6bejNQ+dWrQP+Ly6ZDpqD2yXhU/KY/khqZusSIIvByGQWSZPe1MO
FGvx4FIDzrCVuOAB7Jf1+toYrGwtkTNBwHhVx1cg52J1g7+W3YS0LQXVCDB2aqgfgwzQDKsV6dY0
bl/PT4TdQXMGXl8uSA5auLN8a97K5YCleXwDxiOVgRmePAA5Yh8dBwFFsqIKPn1dT+/FVC46drdQ
R6RlEZ7tP8tOJUdzqmbA4+/NuxgJb70suXGDxXYIYVWsk/OZXaITkZ/ukAFcf1SrujOv/gRtBt/q
enAzHAOPxg5S959hVzHbqib6MV76OxpH6b+RCiE/xZFVu3XoiHWyoLkcTs5x3fBD/Bt4ofn2FGNu
aSZT7ko+ktv0kdhi3AUrlbgbd0hlipw9BoxWqjgUaeoNzHgw50DXKEeUfSqE3JmXJfIQ2ZC590ED
ymO7pkhKRJteLlwodJVZOSs9Q5m5xdbf91Q4aUWPBikoFjY48kdKQqkfskKdsx8Av0xeZ1mjw+wS
MI/YLK5hTBK+2yoOEfp3tXb+XKDyR0RJoxMjWojwd8QYva0sPMEr1+L4pknotVzG5BTybOJNAy0b
r/B/AoIl8zFf+MxU7RyTXlN7+54jfpQCfIh82udiA2NP9or2c/6qzJLYiXj/JuRRcZFQXRf/agtg
LUKG+CVPPpIowzewZb/ErqpHORzxyd1S0H9sIspOFK49GR2SD3XurNkn7TssHwIJyrPu/d7MVhsy
0txSJxYidev+tFOo4Fs3D4qLP5a8Bj0b1bk8J8B90YNayKT8esHW7bZj6dhfhPddD15TA4k/duTQ
0PhCDpQtHaISgYfXuczpVaf3vo41Hcp9dbRytPbWYPc7rdSZXraQS4bf0MpMtyPsdm2BAmCwpOhl
Q0YKr7TuGNHyu3bqC8V8LtzbbwFq3N5X42O88lft/7nuS6V3o+out2VOBp/Sr8wma+VPPNF7BkzG
0VoqoGrY8x1rF2eiX6erXWRzxFim/MgLg9EqMK0GaW6O5PKo3Z3ldc9ZrClUP+uBzzmYlHqpFv4D
DBWcc5Gda4WA9VOhCY9ka1o6yQHmLnNZddWkjq6qkQ6xEQO+A20q/kE4tQbCYINJqXJQbCDR/xSQ
nFswHR6XVP7vB8bRK46nRDeO9fCkCZwTVdWOHAMJHcaNlJmx+G9Te9KouZ4UFWjNcuOtycRcTxOE
n42vktaZuu/mHylUmFj1tSIVDL0s1SzGLr1pm/jyrmQX7n+XuZM2uuTm3Cad1TLxEs9xRAeJn2OE
QEijWgIVdQ9L44YX6eGngnOb1AEaK8g8mUeAtMKkgTU9lDfGLDW/hnRlpDScJ+OJ7t4yde4g9f4+
iZD54av1ONhR2sOuq9095XHIZTVN0fYoOPmxil6Rg58Lb7CWrfYUGnAcn8ihaY2FHY5iB6C/eYVO
lVGVZgVOIQVWhGH7VBvL0YyFQeE0k0hIO5bxrf/Ej2XWSISN1mF1FiExkWVg3MyBya2nDHufkhst
vV369OBWMf1W+dRbZsEALAS/tS1hPZ7gXjIShTjbz1JIrt164Pyi1qmb/1U8dhVMsfmZpgf8xjLZ
guvv6B3dGvnvzX+ALS+hLg/amPNeSLgc8Qi/82CDZeZG+8Tjt1Rf2T5odlnfq6nlZASW4+CgHLkn
f/jdogW6lkJl98pKgLB9XzpILiQpM/xYLuzHEXZ0eZxjl4Qccejk2KjIXjzzwtAOTHBcIy2npEOx
QgsWO/1fQs8Qnha5dKeRUkFmNPsMMdzIcwMiaOf5dngOwiQylJBxkGK4h5MFGffViifn84qk6B7/
icPAoK/lSsH6fOvNlzzH+phFZXhYZMJk35QgfAIRvI3/Eyg2YVniUO47Qumbrl9Cfuel0BYDs6UM
TLwoNMkwr9uOO/I8v0yJ4xx6eJ1YAQdSTyI8UKIpRB5Uv6oU4bqc5q+xh/5L7BVK8HLwBkdcoN0c
OCsfLT/3Pwky873+JsS5HIbmzG6Qv6Ds9HJrPDqiZC0v3KE2lDdie4xWbr+3ZS/d9UQhhg7uxu4t
+l7XyAyHFyg6iRFFsKR55Z6cbI3pqUYbs/28QwPYTdJWp0XaKobA+6JwDYOgK0iJp7rr1KAgowJL
NL6QNboy5QjM55Zywoqrha92D+86dsNHKtsZed5U7Fn4eUL2x+huVHy+L0B9hCaO0VaOmul8tfxQ
ejYayol+vSClv9fySZFErlhd4DjVdUYAd5DTesQIj9yfYRAKTdOMudN2VYqcJg23jiuu06h6Z74c
Mk2M7YhkZQnz3XGqZofX3JVqjNQWwnVg/9oVPpNKw1qcg6UBeglTZPUfiNlff/+K1KD0z7j1NvGO
89Jb0p9q8i8h7Jysmrx4GZxJs6+toUcpR7UHpgvdfekxzHw+lI5XnheKnV0X5+rb9455HAPnnxmR
f1tNXz0NaBYd4m0pnBrzsfSgw5SUWw3GO/rAfIOPuKwDQDxMYrTPtV1ortpoNXA8pmuTTbre9exd
nnm3YxeABopoNXwY7SimRnIminn5Cq7LG1dSxW25BNzr15WlDXTOCMHyR2ge4PQoehIfVuHhCVwp
CwJ2CAvrpx92P5HiJJEMo7Med5LYq/E3o2J7CEmtrrU17cbga2VxDEUUp1TxWJkOfYC905r9MT2C
LsezqZNk6TpBpTwxhlz/HuJCxsNmxUP15XB5ubaONwC2S8LYH9wCFe8wwW8eRjZf0snlycqrMQ55
eaMwZcI7fju6du3Hj+tlymzA/MIA3N+3vzEEk17cEwvYcozU5ZBd81vg19+hvRI0NHuM9rTeWt+S
4/cALHpxwd6D+56K5FxRcCgXt1ywxP3sR/N1/C1WkI/an28r8+j2z+m6FTmkxdp+LtnlljrQLmSr
5a4KIeEXz/Bm3IyXgm4XzUeMpICY7Cua7VNMIxbLvQlgF24eZ7JOxZEm+0MFZKoz2IEiYfw4B9j2
l6xGLGXOKJMxt//T1ZdcVNvA9iq/6zu1lUFMuLeBIpaA+Go3dwnB9UQMdYyK1pSaq0RS+YU70DRf
eau3zDHGSL4CdnkBTxD9w+hpstPm0waAlSMhyEXd/9MVsW6R4fpIdbWOzGoWzfL40CsogIkVHSfC
1e2koi61K3RbJiyxbpRdVbGUHx4Sx+mMl9NCKxg3jqLUuk0yEtFNlh6a+U+2Sh6GSUkd/NN5T6vN
ycBzujx56dDYzZei26rWp5aX9H39SXolwPb1boplk9pEiV0Q6OK4NigD6FUBp/88xe9Wj6PgSG8Y
ZxWP/cdE3ONBNOPgSqaZzliJw3M9tykBsTwzsL//jGi2VE7eMr0w10C75/LxoKpVfqalFfu1atsU
8FilZ1j71hT5HmXv3Ry8OWFz1kN9kbsnCX5J/wN+AklyABRpH0FRqh0cIyh9lcs55YCf8XGTDoqX
XVacdYcS1efyIuIvdytrCyQS6eccREHfZNaRlMPZtjokkC4G5TNDhuLbJrijLRrB7XztMhZh+xf6
/XiSSpESGD5MYFjHClnaLoWYNmGjNjIPWWZUyPrkqT9cdMgGl9xOSIOO5hLE8v43Y0U3IHUfpaqy
l435ZxetbM5wT3isKlYic7/e8+gimOiweG4SswA+UGOwhT9SjCMeoNI9NgjjnowId+vLF5mBcAsx
QCUB6PXLND0KdMP7zx5oAbsGy90QzeK5ud10+WhZbD7ZHtZhIq0QpV4amywAPshpRevm6TL8+1Wp
0C1+8c7a29NFXdaYtT5TGVl0gNp4awZngw9tGgfiEy3ISCaa2pHPfoNzW2rZlbhLbtLay5sEGog2
LGwR7UXedvDiLGf5ZsDhvkM0l/Zzu+EDwNJwk/FXEdbsltD3//c9lLayapLG+cPEbEKblbplxezJ
CO+HpBkH3vMpbsPuFz/kT7oQ6kpbu0+eDHpDsE8UTPCr/DkmL3T5TfE80d749cJRBJTnGjEGRK2k
TA1ucRV1OrZSJNsxnTCaH2AAVfthNRqWV3REGHlRSI1N19r5zjugtTQ7hxDFCCu43I5GgBJJAM2i
9SFc/+YoPY/e8DcLdDVmRHRBlnAGwUqxStAtBY+oidEWOQ33H5Bzii+fSvuW6nl/I7/p+imQ+SKc
O6pWUS7k4e4CscRdGRwfBzxCZZs13tCwOdenc7ZQp6FG32rwFHIif6kNU881DZiosAWHIXXhYK76
WpJMZW6aGWgY4Mg/WrBEQfDhOEyVpVnJZHiPxjGLYmq6hE1x1eio/iK8GIUFpfgNkUkOiC95uQyI
6CKREm8vAYojNiGKu8dzZVRTUvqLMT2lkJQVyuoNsrbO/jy0IeTVDsBvgcyLzn2sjwRCrLvoatqJ
PdvRoJidiLBOBBl1ZcVoGbhVrCHRZsWA9oZET9JZqMX01TeJEh962+CBV1Vrn5ftnlGO5Xhphfuo
EOy2vb6iLX/gqwTV0F2tkcjbIHDlgcLPQjkHGc8rHyHfDaTjW3WzXpDIU8NjVL1gnQXuAMpDEcQm
rxjcf5r2MIwTsmg6w8D34XYkXLFxWb/KK0pnvUF0JqJ/46v+QQdaNCuGeNu+URE/T1AuUyInGU5P
IAb4vuzQW684pQzeykz/qyYnlnCSqZ+5/BrvFSXnQ7Laiyx2dQqC/f8RptWqNDkZY9Ehu8slNsFV
8alAzSZ5Dl9onXvTz9kf6SUwCbelUbokP7Q9ES5bDegEGMMC0UY+Cl8nuXRd9X+YxOxmp6/rnQz3
hi9bdC3IeIetCnXMpnXD6T3I8DhF9B4I6MsMRVPkTLjMwzCFaNZSeEGsnYGJNv7FPkKPfVFhuEbn
czynSYsfLpNExO6Ks55Tm9/9DuSbbfE7U3f/CA/OjvBvEfwGH36EBuRekNsvA6DFUMcvrqtEQJmh
gtWTfzCfS33mKzHC3ugyRVryFcxzcy0XvmMYiky3VlRZMjTIZ6xe/RuVpCu9rZw9dMCgVY1fH3BW
Vm3kY7MbARaqw/zb/RsUGItfGeDQ712atAJ9b6catc7r0B318mwcz/Ds4rVBXLWUA/xYIOPjQN1T
DTMUHg2/E/k9dj98sLwa4gNzUI2POn+zCWLUf6/MNoQPZ7og9BO7QPF91ILwRLtlaOJp6VA/CUFc
OlP5d4hgYTEvR6sOCpjimE0UuVphHM+oUIbv9Y0zFimyTCu7huDA7QRSylvUQDMD24glF4T1QjbR
TAjXCZtdd3+QBqR+VZqYNawhZXb8qzCjMVONBLt/c70t0ipGjPNFzUiReziRAUCp8uDZRJmwETou
HX3OdEH19ao4vcs8AX4eIlTrOzA7Ea13krwJIFkTqs9oGqLP5SMVhOAxgaW81FPzxaPrR8Gq4HXE
l/hbcq477bm4R88J9E29IM9OaLuAj2jMr9Fkic6PZO5d3juatVetGvIQJDiNuwyHRh02TYWHB8YD
rsnF/1E+PWVh3Oz0ZDdTZnWYiYBg1q2c1z3/HYtWrXRwLfzSmZPWT50u0RRrakKylaCgwe4P3Nnh
CJN84j3LF+wR/7erWUpn1n5cjmejizbYi0ItuQvLH0672X9N/sZjCA342H7QmepXUo7zOttd0frw
AdXTQTmSDi6HPuXnV77cUWrFvcbkQKu4um626kVHto6qeewYEDYW87tZfex+/s4x3QHpAywLxlt6
xBMlH3rYSCMfZs/JTsVj+gOXeglNT+N/feyPaKNth9Qk2c2XoM6rZhpaya1kgQ1yl+ZvKQxYgLg/
OLBxdVoX6J7SefU7GBlTAPD96W9+zctt7RruBssc2pojjdxG3Ni2SHZjhwZr1S5EVylqeGLlOmsR
uzcSzYfmohF7gIE0wKJfIckWWfFpy0s+IC1+YRShImPa1vX2VwnDxtyxxX7URFupbEmC8qBNXkLc
vg3ANRPk1IzPvRBIrb76tDOUbZ59SpPfuqJTDQotjz8rAKH51FwJnhd6MMlC++6HiMTtj83/+q9P
IOUPqhWJxD+deTzpa0c7TnGNMN34482vs/0KV5i+s1lJPpbjO+gwm737Q1FNVXp/OXH6ZYm7k5tC
u4BoTqfilMjN/k1EmkaSZK1QquIDYWVBZyS1VOwhMP5WUsNkbAJ98b+Xlns6P+PoXL93A3tO96w/
wo1Woc5CMmQn9NeM/hgLOi6DQ4iQnp8KROYbEaBQHpv9frMf+yUlOnnOK9HiqpYvWZ47GsMPcLjW
OPe6NP66rkSpFQQaMnhtC66BrIp0ktuTP0J0C58ksT2MdcNvkuCGhJa/8ae5IWyXueIaE7Lu6k0G
Q79IxNWdpvxUh++QLlSnKjUQim53UljqB+dOWomSXv4GIo8JakaoKtyhOpY7ryAj2LVOvpbV/yeJ
xOSS20acmHEk1lmm3Nk0LvnISYUIwQjjMgbvrp+wXgs/7Anf27AXLsdAzsFbNSNIpZFPV343Jh53
FUD0q182APzss+d9NEpLz7+Axo6YweYdAs6+WnM8jKmTBwf1Klo9pVK6bf33sKLat4GDckQ5QG0J
KT8k8QATw34iLJ4L00DW7t7g3/R3RV2xt3pnRF9T5fg5ozZlsAtkd3joSUeI/O3rZAOrKmhWni7l
Unnf0BqJN64TxwFeGLF2yrWIjNlBwUxBn0KS8tBF9OzeJ3TseL9e3+2DOHoyQsojWL3soeFu1xit
tOl0wObrZIkn1CILwCAvBg3rx23MwUhwUB8SaYLpgNGa20I0wxuBXG4qPnB4UsVBN+uoORs5nnnV
vklNaKdDImPCCJSGYRaBIuYamzaYxR28eSc2vfVD3dtTSNs4TRiXfHG9FrIY1XJAKmhHqbbhpd6t
4iLAtNnDBqWv2WO6+8Uj+XualE8dIpcjrKXgUgit46RDeg5bFCt3/IIlBv8tHISe5w4QR1JjiGWR
t4hyg+tvkZwYHERCZOU3OG+IGfqSQFExVwpJss3ro8/uWeky8zCss2/ZnpdoDjLNtr4vI80HrYaZ
fuQxjG1vrm82N4wv6IhWo8xO+JFRLdhwL/vWDDgU6dMrBf7265wGYu3LzDOnD3JsWs/4q+Td2MAQ
jQa+031whCEAGET+eVnbhofZi+XLyRJFDP6Y12Fi5aYjKeX1jAIUUxOtXL277YNm4r6deT8QQe9V
NeBobcOTP6BJH3CSchuuqWBToRY/PPsm1Jkwbq8piF0YBcvNV49T5j8WDt2rAjyY5GWSpkZ+MhMB
pUSW5EGaoBBTlltUAzxu7BT1dxYKDx9NybvPmnqekgdc4JhfehU7+OkVmOt9DWyJj0pA3XjI2mW5
9ElSDB94490dnQ5DSftouMkOQ1GepNgBH2DsjPYQBEIMzF1DZ4RvPX7HhlmzCORx2UqVucuGRS8N
DNbfcsgd6Cna0+Ek5+RTIgfPlvIm7cFo8owqSW8XLSyys+oGsi2sncp+b1hcjv8Ou4P16pOQSCLB
TCvkE0Zv2K9wh8s7BzourD4wD9soT89Trq8szbHOLiFmygGfq6UOW0/mQKhA2kHz+sjUPTV1FrtQ
X8WPCt1mifELcqGA/KrbQ1XEeZP0bbkSI2TM9VLoMdpXLrEWLL0sz0DQ+rJp7QqIXz7ZZX4fzYcq
35VJ01qIt5Nvl2s72mvlY3oYWAC2yvyXUFocqdZCk9nmb1eoNQ6um6PWoJnjaC/JDBTUFfNHtIn5
cwbGePEvVM/EOagdSZ+X5YJnJeQPLCKKOAVEiFtyUUzb3FgpjmgdCI6Mtr8nZd3LvxAmwNaJ9Za7
YQ8BXISn0ZM5oaHY4YwfKVNy3AWeXJFhBN+L9dysnUeILp7se3tXkHaaheKcBW2fCmcg4qMpbM/M
28/wBYK/xXTP7mQxzsPlkC962lE51a5ztFAaK1zWpfAEa8uGcSfZCn9wNc3uADVS7ZYM+wzoSjvR
4Pw5xaR3mn1+0JwR+Qk/bvI10KsufGMOjgN8vvTkYisUALbc3BFIfz0g1GdYhx/J5QKJXppFVhv/
/kDM4eWFwyzdkNVP7ATGumdnn4iW747NTUuuIs3DScfWpAvXeiX/SegX/Cx2qIwTNQXXtdsT8DOf
se1UozmOfUYxef3/qmadv570LDe2sJ9SRRHQbkYXzW/lMBiu2A+k/vGKjlqkHz1n0MtkBY4cGdCK
lgmymUPRfjWwlpCT0jh4+5LJy1DrzG03AwWt2gWnki6QF6wIKPRC36xidi6q+cXbPCM3Wio5o64n
Q0T4YhwvkIUHRfo6sBs0egqE6AkgW5x75gAGBbO0kzKf4e3tFUI8s0+xOfBGC8RA9kwyda0oeTSa
VNu6PMbTnhH1LsbHWXI8ANp/Xe925Z6UnovToqMrzSPvMpw3UNoL11++w4IcYNHralbouKEMHCI3
4vLJLVpQNHVaYpUZzWo9qD4OVykrxY0efh1k47MT9aAHqW0m8xdSZmSCnNwEgBOMC2tHazFrDREt
lL9xyWcumS9xhqP/ZneVBkq4CuRmI/nfEqm2UBCeOA7S+1uqqyMSSgQQpAj8qWPduciHrsavOWGV
H8WnU9okN99OzPU/gC7P4kr2n4CKP4UPqhmuFqlQtvs/8YZUSzYZtzbg3CMF1apB3kHl6NTXwt7t
ukJUO38cfHwoIAzUr0TShEAwoxDyDSPdnABZcUIAJ0xRisrRdXJMgmHArY5Kb33A+1pSeoCsCWKE
lX6zygGAx31JVeFvIW3zNj3BDqvBGO+LBplridPvv3jyEK7A7TAvGEy36gN3GXNq7NBLo01O1RbT
Yd/uk83V/zowvdxdVR2nIZEdHesROg7fgQoho0dN++kwiloMMOiUhutY8lGy0vmCLe1ae1Lu9zng
WCxtHTn1MYmTWoa/5DEoG20eBMtl4Fg8uITwTUuolZQjDh09EGk8GzhfdTr5SYKi35zNE/6Qf+6I
PNFrOAAP+U30C6a/NUTNXChyM8uC73OsKljYz7kr8IVzkqyw/PBrt57paUN81OhllYqHMaNVGLKe
3zqK00CjNgLtHOHURgtBRcqJBI+9OugxhKk2YxNTTzGvqWqAnl6bXT+nWRZ3NYFunJ1cmw6s242g
EW7CwypXLW9QFJLdXMvjzqNABYMhRJsOMj1Z3aY2aQLzmRWxIpyGTkfURGshjiN/9O7SaUgWmeeP
+B5pn7f6Tw+55SKkSryL1R0pKrtIEwfzI4PUnjyhOy/j0q435vjXEqmTk+WM7AYJGn7S4G4nzGQv
Etle9j5HVPs2GbTdLk02RKYiV05zY5Qr5VVZMsjdJLBNyl0vQf9XnsR/5jvMrAJ0K8m91f69Pe5s
PmEvly2W4shvx9INRdl2Oe2Zk0NUki3LjTqB2BtGcZhHtLJ+5RsiaknQj4iIav4MAK/bzy9mi3f3
LwpuPJ7ioxoMaHZqVQlJlDsReKYzIwgtN9MykvGC5jltQyjttjHz+IUV9F123ym2t1wnX94wxueL
vpIVOxEpfiRGxNj30OspNRTkh46XcDpqOwscOGz93s/8Lzlgmf2Zgo9lQnwYMklqlUnqeIZDhzKz
r0Rb64rdTojMh9pT5wZN3vr7+6Yy01AEyNIj5ThRuGiH1KHDjr7EQjbG4oxCGKy2Nq9GrRL+yR2D
9ouQV/w0lVg1CVdftoZNg50yt7zVlLQ1wGK1Ii1djJtg1cAhI9Ka1IAJ96KMpqigKR5Z0TqVZQ8w
kqnX2PwLPZqq6DStXP1deVp+7qbdpX72VRB66WH7TE/+yr1bxj5qS5b5+1AviHPPiAjrbj+4k8Rp
jlub1jBglE1P3bIWi0N0ZMkoxX7mKE8GWtOBM2jvWcle2RAIP1SqVYIHqynmP3sh3x00o7tTUTNh
WuLhEa8sBhdMdo/udFAr9d7sSyyTvQ1b7FuH8GVJY/1IJYZYITHChf6670JOQe1hteuajKZ9Za0+
ONc4YwcUW52PLHy0qOyZ7CXEKkc4J5qnsc2T3sS8b8ClSn7lxabCROGNbar8rvHAFV+3wJKZIRHl
AQaRiW8hEWrGSFM7KXRtTNHlvY/Y8WmleS0uAgRgcgKtte6ETpvaXT5cuqOqBE01SHPbfUI7XYTd
mr5tRg3TsVoGvmsO1yjyuaIM1e+zvR13Ve6QJ7S2FjibL3T4doIaCyoTHacZtSFPVYUeJoVAHSvT
iRUb6Nas1I6KUY7RXIYK+2CIjcJhUrGuzHJJ42BESPnDWofTSp51bR41A05z6xXJVyUf4bZHqZ8E
iwtOS306HFbqjwRjIxSkWBYTA/6TAFQupmDfIKbGfVULus9ncWTqYFaLUYOpLLqY9adke1/EoLZF
LI0c5I6WEgEGaZrZ4AzUVgSQ18t8kMJMFbJ5tNw65VEF46qcCMUR03U88pkUhobbhR+H5R+qYj5g
fkEdSCQNKfB0kAnBlNlj7YvxpLC/QzCSZZ8LIqPgak3HauSzLGyDmI5q/ahF9UGhb16ciQhQanYg
0V3TBqF8/HmmI++ily5y99Ti8nPhkoxLEa+1BgAqdj5K2oeSAFyVKECnlyTXfKJekyW53pkrd+o2
HI9bwjCbEfSgXOedNPmmet4bKjJQ0kwoi5eyk+j7mnQAUFKq3hmfhNXX+rzx72jzGqo04M9z2FkK
f6KEZh0GcvpCal34RH4+iryi7MuNVpLqhG4S40ezvxhpnQ9kZdlJymqNdCHEaU+JsivHN5AMXggn
mk+7CKPdYhLMaIPG1Ga7SqQn+DunHO7NwgDvwCerfqAdV4CWcwZ8g0qf7EZJuOiCgTPXGYN1/OHk
gfC8RED7Gxmbt+nrT78RpbyV4GxKTId5Yke+Jc49zRVkMkDK95eb2tjm6D1sF8Rw6Red307DsDmt
NurQNDycDLxOtyRjnJkxfYra9wsVg0j5n1CfFyrrdlk1GH59C/pf0w1PsoWnL2X2vqSwDFU6XGtY
/BeaJhSCGnDaDtMsR/9Lg/VQTOwXPy//SXaaQp3LM/fLPWfq4eScYYPQZiH3XTv9mUaNH/e6wHp2
ENNGL1BPymfnEgFnPFg1O4bdoiYl/6rK1Cz3R6VX5lvVvPBX9wdVCGNLP6HgjY08rAqu5P/npYH4
+uztIhrwuoplXkw2esYvXPBRJvLBHkPozwTpu8NQyyLX4owtGAuPN9sBQTMbjJcAratyyfy9n5I5
9cPR71RuTTc/6PHcchtAEC8oXSlWIc1D8oOiV1Lffjs//1fSOlesDpOQF9PI+28ktcPEZpD/mEaw
jeuDjHg8otb5d7sDTX182eCkgmoYKDEChrx2CbfUb14pMkuSPS+knbAlKdYPYePRjgbjUfGkAsoq
OmUqIXdADoPyRokpisCbEEXNKXM6J0i1SdFuS5UUp12KJ19oj3tE9tDuM9HCHhRDRVDb5djVF9ph
MraGQOk0VFnnmJ97GriMeF/irEnsE5nKhMVLhEpGsU89lWmTMrF3upMbINiXW2B1d9XJ2xHA5Vn6
vYaS4voQnMU2TNAHMZz+RKV80iKGyrLi21x7RSlBrub2HRPjSARm31IeHN2z8hEIWrb0NGK1kj7u
bl2wptggEAjIrchER9beGuzgIRHIsynRKWMRG4oblk8VSyl7VmXCKr7BVfMuUj7cnyADJbCfNE6Z
QeMrxf7MclLk0wAARNupLElYGBZ787rRnEWvtXer9eAk9J4IRySXZF0/prQfRU4UaoR7RP3Cb8YC
FSFJSllm0bLgTUIqWGWSqb+io6yQ54vDoHOkB1KR4SzN1FsfLbQ4TdthIP1KCn0HG/seW5Vdldne
WWvp49Jt9Ij3dzxxwmi8euUX3CHw+vzZWDMRoHj5yyPRVs8FIT65MI7qu6B8cm1hwHGSOKTP75jv
AJKYLWwlwx9K0KSte+Unt9rYCXkk3SCWY4zgyvGtPnERq+KSoZWJo/3EbmrXmtc4HNWq85n4ev/3
ACD91MFF2hcMPW8dpIZl5pAt6hpJe5pNDH3OUFkkMEI8GbH9uHXRtFOQVg61ZIOkj4SwsSr2Qb1v
A7xW3xEztMym7ygm6rgseffagcM6BLCv+rbyMOMGe83H5U4wH/sAu5ghCC95NFTZ82b7dYV03xjf
cJ2mBclXeN1gbEjOoKTHFBflFsaOgBazQFEDj6WTrSoZIcArzTZRdKOXEdGhpWUYa3KYK7BMHAyw
KQpT0eusrhfNgk0a/ZDqyh09AtpJC0aiSYbFYKsgoayVGAoFSmJ1DWGvxDx6ExAvu3JX79mtY+7U
2CmbKaht+domumJVILW1Z2EhN424z5cDjlm1RXjhW+rUV7t5B0YYGDN+gCE6Ofcl4GVWMDGBlEt4
+gyWvo3XtJ3Yyi7PiTvDMFVLY64C9B8zdSb3KJ14Y9V5D1fDvB6Yw2ufiOLe9sFBlt2EDt5ZB5p4
2RuOjmI0XfZB1wK+IGqYg5qliwsqcsGHOX5zvhUOLlZXG4NAWKoLiA1oZCqNsZY+7ZKGxErdGuC5
4v0W9jelvOsbHhJ4fenMEzawgEB/NeYtSlqKqBxPxjlKDcIfOykuFE5cTlP7M3c2wUq3tP52LBR3
z3LYTB9yc9ldojnMPu6JokBE4T/CMPJxyLqJHiFzx6ioztewZvH1qO/B9t+q7VMZ8Y2lbkcs7Vlx
b7L1uHB1tz6XuZAsbJ51uIIflyJooaytTiunkKAfe+AvGr1gmS1Yo7Z5XbIrBKw9ejcBjqnrcdZE
uZiVpEkjJ0NVnfixOY6EdTysPW9Qj/FASDx56c+M0u6d8zrwRUlNApoo3ndJUnSiS2GI4CL4vQzd
bya1xyLhKndYJA6ncFxxRxoP6b75YJd+X2AlwKlUZHegxALRn1hnFqQKZBuk5HMvv/NZrXPPx7gj
9y3D0G6sitVMbRtQq2ltrhExzPwl+2vkRquc1z586sty15OqZoX6BmtObdaZAXu0B8C4DnJCapZ+
bzLjUvbkJHmGqFy6mTjXm7U8EojL1l6fr6wmb995Gg0+HPNz9vczW1LIe2CDS6r+P9O2/bmj0dbS
lzOubz07DTXhulOz2vFpzpzjkb8hT0dh3Ap9VjuJHNjZJjoyg8KDOQ/rbQzvInw5/6fyTTcvybF9
au+Tbk4RRaFdf++pGOHjHVHQnWGxD6ptJAbjogjIbcviYlOxcqBEE8rKQEg9tB+zodnfFJURGixy
VSItSXEWLvo7epDbZDP/LvJQprrgVVTqsd0gUBzqbNhPyYfJIYwWXy83XJdfnu/AViQHTok/eFg9
cZ/hTFSBV8lGmKkMtoNhNevhu/6OxuxaZtvp1/x5s2QIwgR+0Wd2Z/g4xFM+qJ/8ZqXQFfuyVD9K
NeGFnc9ySf1BHj0UGwNMzyCrBDMCf+oDBLAZUlI3xrANKrCP++G3p3p1pONWHU/ejoxOLJDyvQGX
6k+s9UpzCgjOw2q5hD921MxOBn1GfeR/gk8cckOHiOwMGXYMVLc3p+gd4QycYnpSdXrTmAUuagYm
QKPcQecgfTWhhI/en2U9Nb0BerRfu6Ioi5mxzeU8bgNtBQFJb17U/5AndN1I27+0bwksm4VIFMmB
ZupiQFQ4kdjqLhYCZcK8azq54A1avvJbLVKXKj2GF37zZd4KPCqe0Vg6eIyNP3tx252WZ20TNeTM
VK/jv5F9uckdaDTDuJIbwvZeidc2RWUOY2dQ9zzUfH4KBtUzWXAC0vanuBZ9Py8RUguenu1Xo5Ye
HPOfmvih0x/rR8CUkss4/Ilv02K3y8XpE6KdSH+V2HE5brCB0clmQN2fSTY1dp2uhRyt3iSH00ic
++e3XxR668wIdtvyjFLAAAMm+9hF/TqYjMwDxCwYHbghnCcmvTI96Yw4ZiVLeV6GU0HWr8hbQ5Lv
wHPPdLl33iNTFrpOgfa6ZHulIAHomnsd5v66bSenWEfe7Kwf1VecgH7KWNGqUQFjF+2bV/GsSNgz
HMGxKttEPWNZiDt9jPYVcpc3Gj6IUBdWktCqMJkf5B9YyP65Od+SvM2zLx4OIdxT+eDaqiv2JGGX
qO498pfrr5Jrgb1dxK9MZRfb6U8cg9dfuuVglPQXKCz/xS8lP69JMtkA4ZZKbkEbJ91//C2CqLnb
EfttwmNJFWkR28qqOHSWdoARjw6afChTvYtYaUUTYerlQvGucUYkQo4EWnriIyiXXDQ7urOPOlL3
xYdErz+2DR6+VQXL1dujPcWL+l8cFXONNYR+3/X4b9w/xShWwB7i4/2uiciDduVMnSg71tpOkc0l
z+LhMbNrzbqsDFsO7CRLWmHVHQ2BvFwXgpCe7lfPShK/uV72cFwi+R9pUy5qE5+j8xsq6QLziCQZ
gICWIFKsLvV+lES+dhsxohnZyOcPE5PO3yPc0E2lb4EsgQCz7pCcQtoH2dYbLvrqfQI7w9ZSrcEk
prpyP1bnqeLGTGkTwX00/i/skjy2Wg0wHJPBi7cSfmHXLntqBPeyHOmnqcHsGQMymQDuwR/SBR6b
4TKzepMj62P+Jkrzro3gR7wT6HliLlyDXprABmusLWt+KYQIUA0xY6qWTUJlOEbzbz5QvLQdNRy5
4i0e3Yq6QQMS7WWmM9iqqnFyHj7mGwFhkKuQS5TnrlI1vVVr63yUCOG8eQpQ+nEuSrzYq6ZJc7JY
DiOG82tQP/JG+zBfyQ9K+nInYR34PN20IxP4LbTO9eW6DXina+ViQme8nU2TY0ff7no9KbmFTS3S
lNIEQ6sAhHjla263YSflB7U3eILPDwFx7F1FdSeAoFmKp3dXc8ElyNNJ66cm0+dbPImPqKkRzdIY
hWfM0xM0eaKZkUbt/5+QmxAa0l365sdGpXqviLSl59/Tp9EZtDYVd2POrikVoSLHWnH98mIEZP7G
d0RKjursFbs3wo05SvYJ6tnMs/BLLNZqkOH+sRtwVRcO7vpP74HqxgcTG49yrRbMi7EQg2DDE35n
IvjxJtTnIMmFCXEbDUsbaImwAUIeITefly19ZzHNWAnzJf7IciCcF86BOgZCbKJERLNUbtL37C/9
JE4sLNF132XMnL0JQ7/S5+tjm4DJkw0z3PS6ACuU+7BVtc7ys1xX90xqSoxAKalaby1CsPjQcP/9
r4YCrJUYHpIekKaw54jrRtdkLWY1u/bROJgdl/BgDqJTkl7jc9mtRgysTGNTCfT+m/j3wMclYT6R
tP50y3lABeOIKdWKEFUMZJlt7OYc+NntjeLHMbLPU1/YXp0wTeXXe02jMreRC9xiEOI7tyzEbsmX
NfEz/Pd75u16Asb/ABZ2loiwsFA6PfbVKuChkWy+0BeYQW6kTHjK3EI7QOPN+Pf30NUIKSzraiBT
j8ICw1EC3EI4luw9B0fSLkDZXc0k1inSWRiBBO+CwTqQbAt3TW1awOoWLKi9reWAZ2Caun0bT4UI
WsI7Uzg/m2Zd/wFgiFr4j43edorVwkDxGKbUESwLBONlKGkBCiFM3Ehp8R8vnKWNAiJVD/33VQcJ
VC2+jC1MAedyIjEMf3xOUcNHNgT5qqja8B4KDhvfHdc/SM29qI3e4/V09XM9r0+4l/2WKhU1RMKt
Vf4RFSZRQ1z6C3tESjbBQ7bsVIi9qmVS+FMryv75Yp+4AuRZ7d3yE3DkXmtB3xtjrGlBR6MdNtgQ
nYW1/ikewPJeA/Llxs0wNjZpA3ILGKPm3/EHgX7w2jSiEAng0bcSlQPA8zZjzvWSzN7ZVs3HxFPs
Q1ti0r/wR8FKe8mB+5/9cAmHITfoXN+yy94mL1rDxh/ofTKRO8Red0gLSA5sWrsNyQtfmySnaT7m
PgDuw15Wx6K+v+8FzdERCNNNE+5BuX7Qyk4VtJ0QZSsRjfDRSNcMQSuJf7lMm090UGHKIgdCwvst
8QOuJ4m3G8uUOnwDp2Hv3CTqMi6EaNY7VHyK7XpTvMQgnLA6onUNh49TPOEL0pqpHjwO78XqqbFb
o4bqCoFvdonkO7kFEIexDVot6DUngd6jjWBgW4hATcSFAbWkshBCLM2LShobI1Y/5dwp4WNXid1Z
En+FAlqmL9osKQt2LpGP1uCA8J4x+nOSvzgg6LIj0l8rX5njHPU0XQIDnaa6itp6GlUCBURg1lrV
FKTjaoZJTqPjoY5IxMHBIYgeo7JfBFX34Oie+d4W+6cxUv/sRYaIoijr6LCDx08vahPVvasqUysx
5ZqmyYo36C5RrkzH1K5ihLB9OoWGLe6kNPAWKJOXBMTj08/ULt5WCASGypM7R93I3otfKmqpBDks
qLvPxK3c5T4Z2oPG7mKC5sIL5I78MxQG/Mjy4t396pu4MpMCRYA+YOcA57X92ANAjAICn9uRxdTm
dRmR5xu0Ka+BDVH2EXA2MSNkd19/F8h/Q2YBD7sET8tS5DKTjbJTM21jIe1fPyaEHz1baTr2m84g
Jqr7oz5LKLKSwvz7nEK07DVYKQYGbs2E5owLbIf35WRrEmCOWVebve89Fx826wEoLrmN91H14u4e
BcfUJd2fQnfqsdv5U5F9nZe0IUw89XGyihpvSAwY+NCMBIncksiSTfQl2tKOHmug0cG16jZNK0ZY
Wldzoh6tTAJiTLcH9WYf2PrTgSRPA9nAhEYBygC/tFBwxAuXpV4PM2jXvQd/KWkjNH8S7FxO8CGf
ryCiKvWw6XJeengk6CMAE+r4gcXx3iuRQKtU0VO7L9iUhos39jnkUGHR+HBxRJCjC5GPRjvhCyLx
FjRoUrMTpG4hewxZSeHmSSw+V2kAVzYmtiCfeQUIUkr9LOhDbnT4EbN7ULqecEI01XuGI+TQDQfG
NiG9aK4hwLb+k2pASpC72EhN96uipkTJXycA3mj9MmN5iVt4iIBl4ajCXqITsfsqhbeN7hKxX1Gp
vljbd/bvT7fwTUZlHpo49jX4cPHzhqlLEy3sk2JRA2tnvHsyoTY0h00u4omVOCTk9jLgA6T+FJej
+i7ZG6DibqPwitQXrUnAwxCI5bfXzMUjWXrMNIQBA7TRlKlIr3K77vP0INuQpu+tIwwb9aq7ZvVv
eK4n4gFoNSqHgi1VZn3TmHOkDFWp/B+ZKXkDnbvrQe+VGD5HdwQHe+m3CxI1w0DF1vBTNDgRmADe
GocFy6gFlgRB9FIoiML4c7Wjx+cnNznQlJanesNNtiSXrpnXuX0JzcWb7ewJuIm02fzCIrgVoGBa
vNBcy7/lNy7VUG633vb/XXQBH8mo75smhK4PxlSbiqa9ZjcfqduYksA7ITDtJThS1q+zX/8pC57S
3wFEn0ce/V78s8bMsxXGBiStrnmLTKZfYvpNygOABd7qGcK5QqKrEldnZcA+tWMF3daCKOauH4ks
gnbUaINjcM5D5nTDUMJX22MSlYSBRUwCPD3yA/x6IwOYPGhTOYw9a1FblA50dyrLSfs+X6wCZwBx
PKotYeTBJk6G5Jw2sh1sngiwKQCTfh8GZegjgDy1K7a7uHqcPM+DfPtvCCBLPPERgC3hcabUb7qP
gRRQIVihfGbNybciJ1RdvojJZ5330FAEdmVScSYB5D3WK//ruqsL4NHad2X3kyym6bBXECDsiKNm
mxCfOh3ZxZCEb/5kG2kBbo8P2Y9KMObS5u1KcHp6jL61BCOhsY5uieIdzTpcFx4huSmVzazskF5h
c7TCc7DzFuVWElAl2CMoVlomUk1IOyaraM/WVqjQGTkBU1+AiiVstwmVx+XST8un65A0uGHr+daI
6BKR68Vxz49nEEJGRiydIQIMUIFMiWxsCQkeyOqkUTaL40A+VT8aIA3nxhZEQQNVaJ5S46lSaABg
Kv8aXUExiEDsrfwmYEiS5Aid86tq5wiMNU4HYn/VSguQn5tOJKak/Eo9yBFfkEPl44opaF+6PnZm
7ScKsUQjvme3+2TkGGeNnYOKZDWsxFhsFKNMEb48H6tefsCJ59sKrtK/Sfo+NDqel8ZrmDbM5Lya
MWgmXN1rV+c0DT8KYAooK6noR1sjWh+5irFAu8UNT8hhDeD6vVci9sEQs3xNsLSqwZm9qdJMbb6p
38Uh87LYtDySsIL6iEngJDwbNINIP1EJsXI6FFA4Q8/TI+cOuk634FKmfcAgPJ7NDH3RYTwuVsv3
b+kN7Zi6UNQVvK1RhXy/wui0++a7IrDSxRcWsxI1nX3uMUQzCro6YW1g8lholtClZJW//eyVpNCi
4J1hOZLOmnDWBiNgohvW99fiZJIH3bW7RZA45Ghn0Nf4D7jVn9n3TbVaadkb3G+9qoQoBm8OqHUG
V1uYkWXA6gCR/4i1v2tebvf7UILfyPCqAGZQa+fMYwqvTQURYt52MDBJkqrskUwZbs2CbdtCXpfg
2fvUrnv9QZWYjlU2jqxhkqtxKqEtUDwlOpEZureXDkgdsTSCWAnfrR7xa1cbGq9uwebrF3vAC4uy
dud5ejXFh3MB7uBH4t5OFRcqIorJZsMnLhQzCFbxofVyTCUkx5xH3DQ9LVd81lAkokwgkFJdr2/7
b4KJly6vGFAgEd/jQl2g+vPNCS/Cs18K5CAp1+b7X3w2465Ayp5uEqcBH/TM7wCaRFCwkAzxDsyj
cJpy95q0cZplI9oXndvk+LYHMyRj+PPLd8CufAxlSWhHfMydgiOLqpzhMYgES1oJxkZ0ir2jQAMt
A9WaV0/hz5DL5WDqC20KH2wdd6NcDtU9n/gqspS3GZX+mlt66RNcR51YFaLvHhjQxrvhLBa+P7rr
lNJm051TXGujJz1nRJbykuctFlc5YgnAkNnE5CBWy+Uh2lk69r5komFqjVTcJaiiDX5lRnp3oVOh
V45UIgmemlJagWF9kK1CmkSab46SLS5ea5uXqddFqjrtxUvXDxWesOXXeiSdQZe6hRmVh3SZ3Kuv
7ImAAcdf2+x87u0WQNvPZz57r/vhJ4zpyises7a1U9grn2VIBJVR94OlFLed8d3Ej4CtyX0zMdld
tlic3VOasAuhFvZ1ptho7pVEfha45hFdwsgBymto8tUsZqnZV5QuRKc20m+j0ytqiES1ymYpPC9v
CxQGtDeBNsUS2osrmkQ1Tuxz3DQCxWUrqnJNxfRsiZAHd1dnCpTAXldiBOGZrxYSo+6LtbnHFLGe
s61I5mdWXsU8SZhDShMWKcv+CVeRHfti7gDIuyU7KdYXmUcFllsdnFF0btbAaMXztS4B9wd/qwqo
CnXwzIQY/kwV0dTBAODpzuHAosOjCiFA70x4UtX5zgRFjiynXj4Ss1IeI91h8fP/3nfopZVRXn08
jW/Fi1sqy3xw8ig4YnwLc3qIWLoqa/sDhr6XrNn4ZLtTKUYsp75okJsrfbrv0rbMZuL/FmCsfTf4
U88p/l8q4w8e5TtdUQYN9cvnWOlaZVbSO1I5sM7czwi3Hg53YfDIo7zOLeDGdQcYiwv5141YWuSr
bfRFnp5KBG1Fd1ES82LgJDuNm+e78ZXmZCg7edPJWyHmYQqqc5gbsLXtGXBlUTHIbw4S6Slo+VZ2
jPaS6TkanyF59ATzqOYDpxd2pgBhlih0UwvIcPktA7IDJDsOMZ4Yt84oQOJF2Cplhg6bTI8RZaFG
1rX5Gb62M4ks0PHu7MQK2yrpW97wvxhXaorvHW76q6hcccAOX3OzPAmDEq4ABtfPkC+YbnDqnYLC
HQyGFnHwoSykJ28y2MAyiE9UjuamQXgYssc14lAsFpTfumlIyZ1YwVwBUxFUfjEDGgimCgAs88Q0
WqTqxb6otARLUL0s33bqAMGWnpjz5jmeBEr1ZacEJx/k7rk9jBggi/UMBcMIitK/xFh/VNlEU+eu
NROS+X4RVnzsN9Ddw4z1nWl+ANDe0VYmkP8iHkcEDQclDCD8mZqr/sulGWl0wup46yex36klNsPE
ZZrKc3kLjDXBEsOwnoyiiDFh8lfZRxRsxQgy9GKo4YKt8XzdywkwSGoCkXyd+LfvQk3i5xROG0MJ
xXkZoIsofTHdHwPecygtlBMpV9QSBD/erCRL8P59+TpKx9knSffVCL+SoEutxUcr+zdnqEJLeVWE
fHMbzttnkAXeN04U30mevDFEEv0rZfQ66ge+SGoZYw8LxmS7p1bXg1JrjCtogc/rJSKXPggXl0Y9
Xg8MIOhUgZyULVkZQ0mJOysEjO+7hGkOkqngUeMWXgN/1RAvjz1fqsMcEPEipznOZv3ffYC5JEYi
icGdsEmit26PLjskn3oyVFI0IdocPetQIQMq1AwriF36lfbl8qKzMYWqSCF9ptKMIgk/nZ8ffDPJ
KjGmfagNYK7AqEXQi62SgY3khLL6ByEb8R7t2s8aEXvPP2iG/WK8iEyt34gIWMorJoLuTUuik64+
50zK5gDZbnvHvM9SV8pvBoJP+e4vZIO4AilYgy4cay8gvTVCEGvKHfKFayyH1PqmV9xh7OheTtNH
OdOXMTLHdq68NQdwjvovzyCDKgMcf7UOXk/zpxCl7AYjEvEhZ4LE0eIo5gvgqcm4RIS4dIh2Jm1n
YAlbHbRtf3xqkEcCx6JORBy5ZONMKaVyHfNCslRTM8Ri2VqEX722S8QD1PL0gUXuzc8LOQHfqomI
RJQIfMYUECGhoZ+3VYV/Pdky3w67UrLqcJWHuBg5rWBBDh7hf174fYqHsAXuhl0zNQyUHgi0ND9Y
R0GfJkbGLI5VBMusnZmYB3qa5rpBA8pGDxibc+gUOew+tPOvlr+6oJMpDByKZRXgBfhnswXqLdUS
U/lkd9KS6wF2VQlXEJI6YpTV9AqniNLsQJtNti9P2GRLm8Rb/3A2TYrv6BtX1wRSuAnAgRRKeBvH
GAs9rFksOIUB/4Hej4TC3L3/f3WDYFqSSNZQT3HxlmGQKuptBFo6oUV9IQ9AR2hVI17yIN8+TIl9
yIAbs3uLJ2LhsyagLZ3/ckBNqAoVQTgLEnxzLrwGzUuysJDhyENuWZ0TVkRLRDIdl8NdxaB0Wq8V
uHbSR5pBsxfo8+z7tzh0mPN6jZg1EsA/vFTffNcqzF54hrs29pChqAryGen8ImLgT+/mCTrQaiOG
dIbcXMZWpJFetQ5i71s4r7JWyWxhj5JoAxWM0g8K9iS4h9PKhTIYD+mCpyV/XjC5VXT+qFaLQwts
CQU4QKxSMnEmtQZNakD7p9dI9rnNDQCWIzqm9rlHa4tkCYOCm4LZtuKNKo2qa7kavHu/8aDTtSb3
x23eKw40l0UBJl9d0/jhmU6k5Dmt4jpoR6dY2f75mYogQrSxz5EovAEqXyqAiyAWtRDsAxqOhZc4
xaZtmx3rSGYoGrumH8uc9RZggGeCTlW/+M1RZ01fo20exuAA5KDptk7zlGCFs9RmWtZRS7MvYywo
sMVoP/aes7s5Gkm6ljQvpvjHL0AuilK3KQ4yu1SNWTgyCQmNbnveHAoIYOHxDQu7koggXUzurMC8
JL3wJiTHJQyKWoefKPMVFlP7YgftLfWs+z5B3WfCmyBV0SEW7TQhBmxQypViCJQhUuVe3af20ONn
8YQzIqtOmVPdxOyAiiSXbCGL4KxRB2PdOw3xuAOFE/c3AGeGVgxETpvxu00BhyGKsp8pAnECfVg5
twFw6/bDZQNLVxGo4vruYH46q6LUdsEBHM5j6WwmcSV5hHhustGV71iO07nh0SAStuAekZ0OU6nM
i/hMBRvWyYzo6bzm9jWUjB8u3MojcJsO+GEuZohi/kv7hy1oqg4JRdxw5ixz3SiJ4t4lVFlLZ2+a
kK1ivHDusBDUhuDRKpdCuWWrVNIrdDMK9jxYFfrOks+pcfGwWAuWlaj8beWcvxbq5PjZR9weLIPZ
sqN9CXW/DjGr19W6bpsBrRnMhfBtuMCMQ3TaadDpGm40N2Eg1GFCZc+5j2v7/0d995FCXh2nnnBl
H5mdVWTsk9oaQe5vuTVnzy5ZxWXutY98IhUfnP1XiEh8UEIF6OBxHA+17hY1jwiAZ1G30uNBwjKR
LvirmPDiumLgQzXOc6AspGFuuxk3AZ9kX6BQoTORy7kj5MP+wKBWtoPQ+G4MxWI9FNcq43QUjJtb
O0++hsOBQOdztJZ8PrseAahczEkTF9hXl6zrX3wQtYEq+eUyCI/KiRdKgGqTEjni7C6LtE+e0WxY
l+72NV5+be7TCDaf/dcjaxioVIyjUSH9kvVodFPRo2NIxu9SIOZAl7vhRr/iwp9KA2JBNzAvK5l5
LBIyWoQMyRrWkl3hqxA3bcsnNkWpTpLtBdoDHxPUjl26nsHB/QWoWbdjKVTXEA7NFfz2l8FnyqFF
S11C8IPF1ftpyFDq97KdpLDLGlKFVeEP7RfsLhzwxkJFSMXyOOmIgLffRFUyaujeCR9mx+Eoq5mL
PdpZpGdbit3Byey3DDb7ALOEGC9appD/ZvJsRP4rqP0eK8N2vi30hKEyF3lcSYm02NmlrH9IAP+D
8FYULoCuyNTtNcZNDNORdIb+inFIptHKnbOW9mNzJp05Yd3McIBUu/plpM4w2ua6pHC8S5FKP/lF
hCMFQtVH2G/N3+/bJecs/+lBLhux4WEw9WnnCAYa3WAn8ToGmZKqWNTmiIgg/OIlCauL2xLuzQVW
vOCrdmu5Tb62KAO0CQjbCjYVaRSNe+B5F+tGUevxRVB1ZXWLQ/re+gkPWATb0jsb1UfCWSirY0Uq
0qcEpb4tVkxNrh65h0t2m7UxA2JSwZ8+YVwRVsY3OvCBpJRPU3/6XL9YAy1a3N8xZPvBPWOX+8Y0
6aq3JhDEJp1xQl8fhWHesDpP5Gw+UtNCM022deQVm2SPC8xRbXBEa6DXtH14OoQF0n0/80vorG6L
yZ6z7WHLyfZWn7CXQBlonPu5yY8j/Pc7Vra/eZwOQrO/0QrrV9OvkUZyCzUJGGDSTnyYf4XlP3OX
ejSEnCAjVSE6XILk1RCdM/Jr35E0zhiAGcwSe1xiHB+ewJPXhYmNv0EBDfKSc2Th11kOodCd0btF
uDaty4K/TqFyC9h9eHHq9F1tlUldFw2lGZ9+jaKaypPqygBmUDjpLkGl4XSlPN8Jg+RX7IANEUFN
Bc2Lf+sDbWgX00zwyF7MmSc80UMDN19rHJKJ+cHs2+TYd6ymQv7uTEnWWdybNOtERm59NgXgumZw
/Pva4Dy9cm+4Ot0IgcOxHzxLGnti6to0IVFq7T1RYtZqAyOL63ZP9NEKgs1543ranjcgt2hLzUbP
O/5i6y0XKr3CPNtwd2jAMtxisOPCcoBkAPiAcFAItxvoAp/LSAmMRgxdXpnQg6NdAvNjGYW3fASo
c1/QFVsBrKOGEkSYH9XDB35VC1eJN/yQdnc5V95OkrvFFoMHenrCP/YASnhTV4rAi5kNFhA8ZMt0
xIaGQJNLPM6HWkkcI8vb02/C7DlibUzCZDKiNlaRIDqtBaRsDxLH/w9xaF/Ljq3/igAaXFnZ3W/R
gawYOpGY1JyC7UN5tXVj+pcpaz/JzX3nLE3JVcAmva4oqX3WZoF4cce1gy3tM+BSsaf328+5s/Cm
S06ZkoQ3KN51q0SNyT0kIE9pxpFRscbg2D2xPgvmjGKedRgPfp39ea9V5gfGWzvXEd04p82cZo45
ELdIfBhejNWMHrjx3RQVSsteWk3X7xAIOY3V3YCLYMK76mVCJmKuMXMFHplrn4q2PPFML1XDP2gT
P4r4PgGsJ6tuyRLB7NGy5RLCoAPmKP9kiD9B0xYDpY3l8NlyPe+2d/vEBSUyS9KrDvrzKq0ZZQAG
ZRmMErAhav/mUy3QCb2bOK2nJHOwaweFKuiwHwNMThPTYGtSCFE9noJLiSq2OxUx0qtcISPfKTe4
NarI0V0cJEhl+j/2sv0fveh5OePdCRcRKBJihAO/royu8nMSAI7KNCNx/94KUMXmts/yiWv7/QV9
22cIfIpdDdqzckyogMKCO/QkwgAWkI/IdSyHRzm5H5STndgacHfxSehV1ZE0+IZ9AlLQw17cHuWO
wk7vMw95kKU9YhUJw8e3TQEd3a9qw55oeH/RhNS6hn5pldOH++nMJBOf0G4HIOkwv/Fydf+pFAdl
QnOZdjY48NPMzl4Q60SU4bcYvM2AsQJ/hmjnpAFYT7C0++Lx2ihD+Ae0RBhE+HF1EHl0uM7hU1cY
MyCc1nE9Z+wYWK6CFC+fjaBZh6IueSSyuAoPUbxweW6/HaHa/niGsaN7QqWwX7GbS5FYHOuJZGxq
Zh6UiIww4bqzaUgzW52ceG+kp5kVSy2rKbZfaczjcJtrFwMTeDa9m0X3mzEBhxgSX1vzvO0bFyFg
XGE53py7imLt1461xONmPM12J/PgX5AHhAN7TCHgdYRRB3GW15OyaHK//PmTxZTHP/Yp8+X7Lpet
rCZvFotkdJ0S+EeymrTIp0JkP2QV67tEZpfJTKv6e67Y5/pwjiWyXlRpWuQDotEwNJwQLLC9I/Gd
mqeB6ZvtxePSeSA41CKQYAl8hl8GQ9bnTzKChJKXa4Kp1lRi038Vpvg58hwJMql256XiCK/M0UbM
pK3haMH7kCgHbKHdYq/wXMJNWegxA+DBIVYE1NdiUwz/RP5R5kI699tB5HM56dFliY277cUU7ltb
Z2mhnPqVXTT39VC7d7cuW4tJOc10BIVvCD2Eitt64xndiZZXqM5ELPr7EQeAIAICIT8DOdmTT9q3
J2h2OaaYc6am/6AJaUFh+hGlUN/FQU6CHbVEpsvrL9HgEBEvCNsa/aGsWTygdGHummejXAV8ztO8
RoAfhT4z7QDj+8ML1+4I90bHh0wJum4OgoUVI4pYBLQs/dukE3okkPJ7tjx0U4tGS7beaa6RYyYu
Q0u6F8vfLER5GL5aXnSyUUKQ7jXVmsY5tMOzxhWv6vyRERKmCXORH//1Wg48uW7AqTTk1ovo4YiB
E3NAZPk7fmXr6sprMi2jPtlbkgEJScf/BCDEbFJXCndHxLeuq5p0rivJrfqSvrbCOC1Kjs4LOels
/Kvo6QbuHlg7N4r/jKlQMj3ztkqni7oKCQxT+Hi914bFYY0l1I8VBdlBZ+U7cn30pYFNvTU2VNQt
A7ePTS1tlPvF/oVO02Y3d+CMwMhGTvCatMYn+OmaVdFa9xSoSwWXd5MJHTYaBarcQVbHYntbildn
3+J8ndzCAi5UUrX/vDmNxc9sgpFXtz3zKWjkwkL3uUnYCgK3iFcjlMXShBBXQNzC6IQzTSa0eIzB
ZKqCclHDil0lhfKCgT9MfjhRR6y1DhJIyKLQO8dVjANq/qlECWnLkLLNHWlFWiaTPx/jkJw84voU
+u8mUbySk3+2fDo13mgcxhTHr+xeIzKqpvG5sSi1Fg9qierd3LZVB2KtHRmu0z7P5MLBO7kWZsYb
nWS660rj1NWi0xn9la01IvTzb0qK4l+mVA9m3qYvVh5IEn5/GZlkrfK9RdxUpHwrMhuwPZFNdosY
JLK0cLIbODf3mLsAjB2JGc5Bjq6zpaDBWq8iUbRU0VwuGP/HLOatjaFyZon1gpoC17MQrRXA+Dyb
MYmqBfLWgqDviBZP7wYHlWT15wh8xVlztxdjcqD2gehYZ92XlcdErSKOsHWzYltbSeNA1Oo4qzxn
H/lXEXR3cwOd2ADwE03n0W3eCST2u+62OLdSY4ZpFZTg5/STao4PQFZX9r4hbl9SSgi6CSIp3sth
JuU6q8M8rJZalOsrcBbfHnjy5oV7Jh0i4N8S4CqWE01gNwvQD1r2K0zevh1bzELZpu+GHUcYMjbB
1zv2AQfYQaOAmTtUmBwjYVBVdAfxTNjRHSdTa0mywsUlp+QEjxNMBRUPZdzNS8ThBcTnP2//jVzR
qouULgLXXQxRUBe5tORTClNKioiuSj15FepLUWyZqWHRwwvr7ann6WWSlO+Rx+oxhlHtMds2UeU/
JO9L3d7fKZx1+MnboqVU+cShXSDnemTD63iN82nIcfx/GCzapXhM/aCzaD0hwcGEMegw8vBTub+N
qHbesciPvcKg5YPYUYxB2ojSCiRjezDXvjoM65lag3QSUT2nomp30sow0k2/GMhcuhB2mxUUweu3
QcAzQBY/5whqwKFGRx9Xzub62iFzL7yFHWUOkH99wlbtz/cBsxW3FTg20Ykqs7TjG3093A0zCIr/
zCViMsIBZpEz+j/3H6AkiSnZMqYQByj2EV31vVz+cxcVTah/dnxG2ZMDjjXSjaO9IitXCaXA6k/2
eIPkAJEJdN17JXu2AxoUV2x/sZE6PmiP/1w2EdedQdKcu24GLAZqILj1r/S/gYPoL0PI7iVAD1P/
IUKwe36tpftw/A98WpfSG07RIbdipO8HwNO/WE06pqCDdDu8ayRW9t72fGnP/2DGTUmRQw5iZ5kK
QZtMiMCrxEnm8/wn/1DiFmxLM+ZRjC42A1PoER8oc3sb6RC4dSDPtxRPoBNL1i4BrgHOqpFbYgK9
Xg5PI7+XZ89W9jriiKS1ZHUUXir1Jzl1SAgxEbM9GD0uwufa81YBtMBRvnH8bhA7orZzDsQe9l1b
tEaQJuIciklwgq3nH1y6x/zK/MMmb1s3xrR8NyYarW/Ufn4OTGRH9sTwtwlNJUo2Rr6im1ot2/kx
p5hEbdikONlSGzUiYwbQrjw67ZmXB2bI6wC01ppIs+J/g5l/9Fq1Pi6a0I5idb+GQiNo+U6nKq5l
uW2yAmVVoiJL/w5JGIc5erRpyw8pzyUE16ZjirvUY4217u0Jm56ePX6+0oHbxlIlasnvsqtWyEuN
ylzjKqi8CXe+Akd8D/c+LRf7YROftuf8ev7WZKZKsOvJUPt+PNlzdK7ECFFmaVy5Ywrj2M/R6j6e
YHGaasx0cjXrcSqgsHMEn4XhqcGluTWc42OgtN3HW31nWIXzYXdOxoMd7LUdRabhqU7DbxuwZwvG
l7qivaKPjIUi1d4jmvtr/BIFjdVNIb/4f+vOIoRr0gBgtsU6dF3h1bjXw0eRpackqCeoPWPXWYnF
7kNe7CcFzAWHVHziYQED3BUR3oNTacdE4JnQYYrfTaVNTPHnbn1NhJoJFNl1PI1Q0rTBWzpKekv1
STKqo2jsDmoHSNG9kMP8RAzPu96EEjGZwOhU/TnZkTAw1oZl8iUsRJEU1+5bjwP2ZxUckPI4Zfcs
bSfWP6VG/DoKwwYwSXRP6N7bNRYloQbZkW8glqCOUPkDoyAAoW/vBHGKoUAg2mxtaXW87DMGvGfR
uEkn8IMmeWGUysJ68hdI+ZoVRHZDTDMz7hmxSkbmXJqpgoW+14MdG50A2vniVVppIFnDLUTReT35
GaJ8zq77Zi6hmguN9vgkkzxAFVr0O+VNXwqW2Nwt69FnOQkM+nZZwbotiZE1sHv2hWz4ONH/OVf4
ivAQNcNHhyphKrcIq3EojNTJ5bKR2fNqa3E8jLw6+ZbTqF2wuvvlEJ/7a3BUrI9SZstukN8Uwlgn
YnBBhEuDz51mK89s2Nzmg4TXFk5mjeKMlZtEqpqguzz7aFkoOCw8R8vPFyxRP0hXswFzg6rfmBip
ahE7He8ibI7BuRm+YmJnwa9iJBGd7J+XICuEqzpAdLZoqy4UqVkbmcflpFow6ljYZHFl7xJjuFkZ
XzgCDbFjiQTcX7RxSoFLuxIGnfs1mwpFzo3nDffWcJRhgYmX6OpQaXd8U+jvME+/QT64LB0nPxsm
CECnnvpJTsjb+mADxvv82R2R3yZ3xqJfRNB4wmjvzjdxgKQKDm8Kj35nhWvGWGn/hU4lcFhQJkUn
Bjd1kFxvZOG/d6nWDNXo58UG/FGZpDIrzL1KVpnPBIs0paniZdTkuSdddaEpm5fY9cH9mUuplzT4
Btdli5Sfo1VWaR9KVNQw9EycQltKhxcYt6BVIMbx5dFNRPuR6tB5AlrlHNsDANbq5Uz3uWjYinA+
23aN0k29I4xOyUOf+wLqUVtpvwZ/n3j1744bR7dhvKOexUAbDFzg2tG8Xi5RWaXuQFV0ID+AmIBW
F1Qc7Zg0mtzge7kcw3a7mcMbVJDs5zuQfn8jkxirtbtfXQVGla0lhWKxstAIQltk6GwwHoQZvGRI
FZgj555iBzIEzGjIBJLM56jDNDpnblCCbW+/dbIfY5ujQLqGd+GEjkb+lbiMujsQBosGC08mB8LL
SWSQ+NDMFC1IpholIuGFNe2ErlTzMWRu9YN0pP/hrekfPfrbPZqwrUqvKGQiazhX+mOdv82JHE7Y
e9D0uqtP1TT5nMSSnIYfv8z1cfkRt0HWxaWhplO+rEqguUOoNGoZE1NGOiCCZ3nR1mGkGpjHUo9w
YP0ETEOMvH/s9VGVCj8DmzV8lzown1aiihrQoe7els8RFKVmqOHC8WgDQ2SK/HPXVMC07IB/qDda
AfJ7VRt1I9+Chsy/1843TB818ahqaDyvD4ohwjb2P7r4BM6sw085nywF40T4oFpsE+02DEpCiC6U
R2QMVOQVYrTt8nwG1I8w+AJl7A0gtFm+JNpavBbtWDFAVktxSiPiZa/pCKEqPwsoFn8E/P2CqmKH
sg7DcXaWP1aayNBVewfbn858M+H1cW9Ih4sOS3gaSDNwCYqH2uoOichQABh12XH/Pl362gZRwa3G
KYlPQVECm9HF8XNQCCmGiMc6BxMtVoU6mAnBEzAvxa8zEvY+HdsHV9E87n73kBI5QW9CZ6QUu1Zy
DnoWBNIu0SHOgt2l+51+m8A7UoXWb+HuvnMP7qaoveMqz9CRfi4shYwdCMtAvz61h43WFz8istc+
OV8lEOs7EsO8HEx45qJXf3ncxDBPLQj+16SwCbE4O/NqJdm7XpVPQc25IQF60KA6/0WnoyWcZnPy
AHuvcxAfJ3XjriLeyU+0YHZzmqDLVe4Q3QDxDRpG9iy4GxzcMnXe1vf8iVr4l14OxkqEV/PBvR15
kE4c7MQFyv6dILbZ/M0sDvjn43oUV7pAqwO0WsJCxQnA8/KRN3d2fSLwr1LQRtldCp8CQnVBsqT1
xOqPppQruDQo1rF+lFtkjKANrOi9FU6CPDS3pmeLPSKp4IlmkchZZ8XT3z0K0X5RWa14Csf/OLON
N0dpnERwHJug4sgIGUwkLtxcyGdFO5wR5r61NzMQNkZQE1VJuTNV12jQNoh2uZnrWH0gD6Z6ooXr
azrw8shuTKWjn9R0Udzx5xgPWPF2LEaWQJa/ab5jdqiKRFdtXQPsh1+iUwA6zIHUQ8XPFwmn+Lom
TecCoebV545/I/rIAQEFy6S1nxUgrmD9/svsx0iK+ZzMN7Tikqbb1O5PH06n7MGexubWEPEaEU/T
/rso3jgsj4aic7Yj3cUq5QUsmABRBc4vpyEn7TOe3AO7ybv2comXc4UtlZL8HGH3OvbBHILs7x25
zKgB9yK31HxIDnB6wavq5eLP9krl1IeHP4aT8ZWmoPPl1GyKZ8Llfw/gFxARzvM7FPyiVxQsQ94d
JEFb9CQfHGIs/I/DDahbxXRtdC72idTkWhf4fT5jfR5YxCazRI6tHTwjVwQzHvQx7RSh/53Qfajy
aAOiJnt//tcRruHYS64njFKoNFGSNwR/f1SPWjtkOZTZH+9po/ubwEUb7lNiSnDoVm/1q3Tpd2dR
OL6j3H5SnRcPXSLdQCuQ1QtDDiOmnrE+4yg/q0w77k7oLY3+gUORjCS40Ho858FU/g4yS+Nb9F8w
1EPP2J8riSClsBh5575cAvIa/gUIu+Tp0QsVcqhQjDaq3NDI9eKPnPAh35NK9R/oJ8/1BHUmuUto
Qxu3kFJRjqca2wO9AaQ7ML1WWVVE47bwbaJPgwxYffXnijaAY7m+TlkSVpUZagQ95+WFlo6hhu/u
Eqwz7GDa57vC7IZB0WIvV5/89a43j8TzA9z/0N9/qg2mSFlFtSg3ktuZHSvEH2XVvNbxW01qeDwN
yOkff6JAqLSXwYGOBePTRGlFlnRnpnWOviKr8MYHt5nXhgZNce0bDrdPQbJ8WjXOLiHnhVxitvwR
4CyMEZJTpF59xS2fvOKvnbGzVI/obJsOt1tcLCGS2kIs8ZH+HHXcJD9c7CZYHjW2QnNFCGUC6lYx
K2j3czoD2BYSxwAROop92Eu6siJWd4QMqqlZ1R+bEn24hwfnRvVm+B+kCvSE4a5/rPrc2lB9IUP7
Te1XdMQg0CNI47hES5LFQQfZuBe+PX77etEgkGLrKHwjMrVP7f9g2SE/00gFyJWPCpucP1OYeomO
6YichNyNxF+kNTJ+qOlfcO4CqL1jyJNQ1wVnvMDJfeNJUqN7MWX9QpK9CP+ArqH3K3K2eJqKHhlQ
Fgjp50iiiMhoBEcTzKG3xAtU6mlqvfU3TPQRzCIBTDDwpRfmB6aFwCBAnevUdk4opOyCi0n9go+b
Ic7cEmjzThAOg7qwoSCkqLZoq6Cl3wQqeUYx7nYNPfQ1yVQvDj/w7772nPlIvpjsHPcAMe2FNtcW
kxux7tyHQEHyDsBaX8yDqnlWQTpsfUxWSm9INoqgn0+i2uIF2tv8FrATNfKXHVsXKrbmSg8zmZeO
oND7OiiUG9/EsJUumS8HeeGEOuOzYMBOP1gIsI0mqddhs5v8aYkEvR6Sy18MwgNahlU62914lg0Q
u0Bug5eaiIYQtkOOnk+hAKfSdX1+UdfXG4nLAA0ksb68BpJyw5XSdi54XdVCts2yItpGSkrVMW9C
vV17lxZJkKFCFl91Rw4nnD+Nre6OgLKx3S4vjqmzRTj99yKo2C+OEnnc5rvy5OklQZBsnCUnlN0T
cLLnZ5bH6DlLVuMcXKr2p5YsiH3kbmSVJYSJgSPcsdpPGD8rxOg0y4APIE/6xmArL1jcWpNEdCIw
i8GEk5Z30whe2ScXuEDRaMfDw7MYjbd+ITbUG0/WYMrxaxL7m3DdX9FFTI9lGL04oceUU3Wr0ROt
Rk7azIbHxSJVoShVNFQKvCCeXHTggzIOlC9xtVF/3pR7iSpCNNDay6B7qUBChfJjZkY288HRUDyO
sW35aPgtAdrBGLVuMI4MdXnZbXF9HeT1+2AxX5pMV4aRblFBxxi0ImiEvim7TlvilMDfCZQ+A/Od
yEvV9A2koG3USr7v9mmZoO5uISOR4MMno+HqLpNcxaf0dLE+7Oy92GlX8BvhS0lMN0Kz59H+lkY8
EdnJWG+l3pD1mKb5MaRsDAi4G6tdzMH+7m+J3ZZVIYfLDw8pdWqh/GFh/7ekfUtbueGqfaln4afQ
fHxLygZPVAaBiqB2iKnHRQ93ePcqXr/e0m3mRQpF5N5fl3JAr5wKVqcg9lO0cON0erVyCMJb2prn
pjQ5AXkMPPLvlRqLhlTej7EddlaestJCsUo64tVTV8lHccTm133M/LPEPUXmaUKpkLvu6dy2bUrH
TDd7F0lgUGOcKo2lTR3SvBoGOBJt1glKeeqNI9uYfEfFHkFLSS7vxgBBe4MapVTVUU7HUTkr4DP0
i8lIjd/1NgikqJ9khZE8AqYc8CUDm3fCK2EKCi9K65yrKhvDhan7VHuq64KYXXtzIvWfYkf/9388
2hcbT6am2vBgeJ83JA1Wjrt6JtIfm4cn89TiVdj7oYQxMJ9ntfQZkXrOxuzoWa9GAaqTi1VXUyOn
gxtUaOuer24FVnJEJV9Cv4ZIY8HlliOeMIQw0poWOUDQNPac0JVOaVbqiUETS7WJKtjltrXWRilZ
t5ozaC7EfjOjb2RgkYvoDZ+RGjrntdCxTdLf7fD/yZhdNjybT9r2TvrHXeybXZngBRJQtIn+d1yO
8AwlVeyEfmRikZAPtR8/YD1jDI8pgU6G30ZeaLD9Yf1bCDMM0nTqlVtCFfOy1o08F/v7bzupchMB
z10A2jGAgRazljEqZ3uym+eqwEl4W7tvSdxiuPHi/4xdw6wL8QgHQdAgjt31X7WF0THCP6UmEklU
AvgDPkP3f5ww9rxB//kGoFsVSVfwfnP4E+xDyzBvh8vjOEbvt5wdvzHmiJPE8+hKYe9U4SZh+3RJ
hai4PZIf/9iVsaC00akR34BI14+r4QdgIcqVjY+eFpG11ykV8M0hdL4QNB8dgnGrzJdoj+VzuKlb
Mc11t9oIUI9007jJNELlrU7rPRY1yJpetAEj/9FBSZ50sKPpytbU/8mwcer2TeuTm0K1AKQdib/W
B46pvda1Jc8E0q3vYJXapBJcKpPgZvBBzzTpfemnpi2pnsiCS/UsaIWJgUqbB6DFy8ghC9KyXAbR
E3hODDSmWK/owbratFTP3Lb6uOc9TUXHXUS9KO68CBnS9WnYPuTWz8HIDtei35jVbMrv3tXzAR7G
NEl2q3kBd2ZjilsxxkP+Xhb1K8fzWQyudKb3i7ikZmpYk21ROCf1LG3MV4j2c2aK1lrukO3cb9Nc
zles31nDW8FmN2AWsh4IyCAjZRP3dWxH6mI957gDw3//WBRSDdFFj9A1+9AlY+6rUjoa4nVe1h78
xOkvIE6Wcs1gOixEJVTt+57PknSImd9jx/Olk633/gF8KcSKYNXqp1rSLDTmlzCUAK8619k7xfUh
SC8H48XD/31mQ2FBeDQsRYJ4MZ7TqN4EgfWypy3MvS5AmXT6f09KOzySW+Qg1ZhGL7zqKNNhhvxy
ctQRr6wjXOn407pbgD+6UEZ9VVJr/5XGn7M2xJ1LBc+a1grjDKe4Yy76t3PYh4UxNL4uCeGurB27
ILrcUsUdmW6C+eK6B1hdW+/v7drs88RCzPv7z1IM9nMr22VMA6zLnmyGZddaTt3TiHaK7k5bIi14
QLFXGbXVyZiSBSaFQr5K/J++9h4rwg+COPIEemIaCf4wlQXm6kSjX97zTcxKoP18ZmSg0YxXM8Yq
FsWBZF/ICaYHyQMnILWMWuNvjkoOH3yxeJ1y5WKmW1u/OO9HZFUSqnZMpWcexuscqMJ+6v7TS2Bt
76qVI68X0xpVCP1hjPdVJrQ8spH2ABLY/qw2Jp6BIOIS7GuWkZRbGMi/NvZ2flGbwca2vid2bELG
/b2On0SgPz+ER+5CTc9PAw2+bNbLz5Au9N9ilhSGt46ba9PH38cAHD8CJ3lzrPzng2vE9SVTDoRq
QoUoWgMFPxnGaNew3FQfjBchOxga4nr73k8La8uRTfAMsaxkA0vwtfDGzZsIAXtOcbLoMr2ohrrX
IIYNm0UBXU1lVDOW8zhRhlX/bvD8X0IqArrKHTV+Tc8RQNHWlMV0czEoC/LVNcFwTftzhAXVltmL
BlTuMY1y3BmtVgYz9E5W1s1H4M10Z9d/4M8Sa/EVHxJp3jAXIsilGXg5bpyJxBjIGW9CrtWTr3S8
9jrUVXQ1lqXAsJZCuAFqkUgL9xPJ0hGKnu2Vy0GidkHaWQ8oHl/kxCyjZMzpE96KYiMBkGLAHhMt
kxtmdzpfCvQf4eiVL/zOIsD67tIvtisEAP3k7ZfZIM0Be+Kx7TeSEVjwuQpPvb+2UJlLWOF4jLHL
MtfctYUpg7Dyd388F682gPgs8GliR1FInxeNdH+KSiqU/umheJbeJlm3wVvjPLnqKGTzdH8+z4bK
Lb3RQbt0XezpFAnc3FOLUt54ahwTJ2OkQbvp1BHrPi6DF+6658h8hTjr1d/eXrxLT5Hhj8AWKkxf
9BferPDWVXmrzWhLtbix305D3uOH9zXVbysTSGZOzAXNd80p+sfUXsS4Qsx0jo/QR+uWjLcZ89R1
xeRYpyedqAzavBVnt+6qJAEhv852512nFBfzPdAxY0QxQod/EMSVkF2QZtWh3YbaHCxMi+mHjS95
FRLIhwSh+eCdTUEEQPXChK6Ok9lTGkqiO9udMgsYbztemYG8QNgauHBTO5VttSKIhTAe9LpyfBUo
9oYU9IuWGhNHRsy+Snjy6dZl/M28JdB59mf3ibU8w+WUTXGLdot5d7cWXrC/i0JPE3RVvv1owT3D
SvWgYdgw2exEfV3TdfJiBirXftfUqHCdDJMuLefwKtvxY0XbUOHmAR1bBhFJtEqytjmuCcL0J26z
aaOzru9gkJGZofAeXPR2jipan2+vE9oeub5vBVAizfgFWvqIrrgyxK+qBaMkSCBHLiHCNtnJmIct
GHOWKUvFxVGTuoUqQKSpskgPo4XkuZQfMJKfI3hbnQkiEKRnTN3XCW8J+9JhIRgAA1LOyRkIkVTJ
voYsf1al57zQTJhIZgnNCZtqzUJcw3RHh4E/xv4QWG9sntPw7VXnGItVUnPAbe5Flmh1rdJXvq+4
OXR6z8CqzKdkCsyoznqLlh/wWHO9o2FsdvNYtQGE35qqmNsYMBoMxEtK6sEO5oF/naDOSaceAeoi
tVkU+Z3sBcPbJ934pMMBuRXIgvT7mU83p0to+lx0crRMU0QX8rOy9ca7vwg3f9Dwg3WBU7oPbZ3W
Al1UkrhH/873sfOFaA2dgQEzKt8aZZwKvUqK0bdfheSqbyoJF8cAGicVUWmK0dLi1XhnzUstl7GN
H2oNDt3CdZMSJ8MQsM82FhcJCqxW00IY1MGRPBUnk6gAM5GeFZSWhoR0nJpms2qQ4wFLeO3d4l7Z
TAzjx/NzJ8iDwPXJEu8hU9ACRECmdPQff4XVxMgMuaSaZ45YyIlXqFsMDSV8RVzFqBuDzGTrXiJl
lqqMSaYOdAqrun+Vtq4N6aAV8cAnuWPO23Z102hRxPNtJfYM/SzP5xTtiBy2OTQy6/6eK4ZoBFPl
GmBpXVT8uedd6FYN3shszd88dZb+IZ5t+bJgEZn1E7FAUwVmZIg/fAyKpJwRoWiTkB/nZxrYzIaU
qUrqifMztcGVoU0SjcsYJr+42mtOv2qoeZvOEPN+dGo5tmV8MgqEZR1FG9U6G2KRDPnpiNMTv4xi
YZ6/jTh8qaiDg7wutX/BZ/Zj/Q3d4dWM3g1fiGz4n6myqOgAZ4JRQDBch6Imqr91TL2R+JvwK/UG
pYBtsDtkr6SoRVeq600p3U9oChQXIMElR0LWC0QEg4Hsb9Urnf1FkjLPM38Edew8lmw7jaGLXO1x
eLRwpXS3abx6IrphNq2g9Jv0ux3GMNiOeyoXxrMKjwCZce+rZNd/HBvmmFgV647cpDni49NJsqIk
C+RRh3E2jhvJAWQAcVaLsV+0xi0pn9WQYTQ0Ozq0fj0qO52aFamGd8xaW5TSljgHDfI613rMVkmv
JtqWO/9FaotzH6G0XYkTfuTwJxbkfkcWK1nb7GpY0KVNs5YpD8VO/XR0OsZAZPYiwlw5bWZwTQ1t
JcF5LspX1bNTfwhMBdRv6Nx48qupxOWYEWxSn8V8Y/wMVyPgdw6ziXuSHV0tH7D8eOBSaNGM4FIJ
MwjGBuZwtAed1J5yTwEX8vf6u0hNTqICOvQhWkwFNMW6LuqoN90HF04pecVXXMReTTQDNSgTgSQx
53EPxWuS2+zp5t9Lg2VZaaTFAal6Hp8uNvIWYModry/maTG76WITFjxteOC4XNeSTKYTj6PZ2NNM
3cNvomsdzqCjyCYRRPzwkjaUoaz/CcFrYLjD5mDRW/S7J8f9HTQxpSnMeT+Wh135kB8BxhKRO6Yd
k09PWdtCbfpCgLv02ZX4U1+uO/6zIkEJKY2RcoSCPHnGA5/FxL192SAQHRrb+c30Y1R8rzGeYOx1
NTaSiz03Tr5GOtesm18QizqdGvF92tsgGzMydK0hUaX+7FM4CHRVZgDyayuVI1tvqa6fQKdEdLtN
PS6umi8bXaWMv2hZO/kn1itaa9x6G2qjv2DFj0S6wapxWOoTBDLYf3gewUB6WO/2kd6bGN4PO0jq
Rbt/toAlkk2fwyMCFuQS4WvS/Mdpobt20IeQKRHGyhR9XJf21kJf81ocewiCWbizETZtjMwuggBs
pNG+htejh8oknEnfGOAWnkluT8XC3bbXlsL7X5m76kH5e9mZ5YmCHq6uJD9XWFCmBaAJPOxE6gfN
HLMK56Bs/WGe9MbT/tzXzSZA1o4QUlZAAvNlEjJgKqMGmOJ4qukcLUUwWyXXFdYiMQVgOW/OLaTo
Z/fis+UihKScXsxZ8DfaDj9EO9idlYuFnQtNZ20+6bN8nwjvzFcE4fsoS84AONW+pOpzoa8GCYHF
RXAPIjkOubuXS2D2chopDsoZUR8SoU+IE0wdhkMQf1/ReayW63ceJFLReN6FbnkqUuFN0XEUNbaI
CETXqCisqFHIVNB4zSknAnTC0EYHJgIykSfa5XkGs1DZKKgItFG+ApmJDe5r/WAO93zpDeF9G+Oy
0hQlCH/PgC7Ko5Xo1HZlAs+YYzAuP8Yq5jJ7Bh4M3ST3l0oNWSQhLYSgEVLQNaVPkh1HiS0nUv1E
eKlpbxtUUSt4vCL0GlMJ5IShPefayOj4xSNP7xiBtQPXOT2bytQR62CD8wcZgsFauf2UpWLLAQa/
nDnO5sjG5tsgpLW56L2VK589UqA8T4UlUjTWB8PrzVE2wgBOVohZYK2IvjMiRFPK/KTY7VSm6XIK
Lt6Ecl6kapTezVFiKET4hHc4TIqmp3kyvL+cunBlUR3XjZ+9BKkkAxkdywLjyHK5Dd64krtWrn2z
ljp7nHFKxxXDsd/fzIvRW6lssAfSqBKJIA6IqFyLxLwPIykC3JxzowFTLz0BRQX1QwiAoEBofT+O
2ImuhQcoN8cK4ZH2PMdP3JBItPBFLX/Qi3wQOwhHoHj3jzId5z7RTijbClhoyOlnlGwqBeZcYq4m
llGDsv2odNDPLX7gkd4Qra2a6TOyUXhgSYxtx5wgeYMA6mAu/tpcpIicc6m8933amS9oUlAPDXH7
oJQLl/GcdYIDfcnrHEPmux+jl48yoUxcuhvRfQNqjMb1UzJz7BtiDFeSHx5Q9efc9hLmG6QFl9iR
AWFg9jPoKyfoWA/8HCg9DLE3qbTD72BhKNkYEanhOzn3ep19l2MW2VVNnN4udFepk91mXi4yxWam
xdWk6jxM1kDOB/ICaqk21kf3UQmnHHeZTJJwNaAWdV+rtjOMjJKnEbhqKaQo9hSo+IhrLKoEMsDd
Ml6Lez5lZmcIdl96t8frEIY6d1ee6ueVz/SpRTMsnJ8kBNV3tWUQfXtpqchNQZxhMffO0tjnBGc5
4xbXcKAwlJzJRroI5j7Uly9HUXYCzh0msxbWtiJTCT6GQfdEQN8JU0FbJvl1WYRkfF54E5PBpwDC
ML61JKciBGEAEQtwuCNdLwmd91QJIiNmkWGxst3JHyOukVDMIFnWWQbxs2N314g9hfdscBWifzPe
NvRcUIwlGEuHJMHpw3/izCfuEx8rwiZwcxjMVrvE7KYlYHjScVXXEEYzeQ3Um1ax8o4Jef+sw24n
l4aYecFeK61f/T3SU+eZUslXiRwS3QKhmXvhgEXIwhVXpzTOG0u4cr4g7O1dMXgiAsLVabuX28kF
aAKl1/hyliBzaXljv5lJWq35gbn/BwNVswJwayvP+BYznwdo98rberMAxnE+3DuszG2W1xXDVQ01
8IauvrswqEpkmvTUtHK4CnF9jeA1M07FJ18KaBW87ppiXkmFqTBbEKMRwpcUBvS4JdaC+mMBoAOm
vQ1A+znkHfeNDjBddhBTZDxrcI6yrJJVbIq+oxldXt0YPTCjuCQ9lz183QtxTgtnJxiC+ODhREcz
+U4IRtvH+0vHHa8MfYnoHin6uFAiY2YILcBtB1LTIaPoLvrma0fsMyjTY2Q8FW0Ql2ycxqTdv0Xh
wD/TKO38rn+By6V156J3Yn5BGdnt9PB/7nvu6psapGXq5IEn+DKBJ1JHT1Zb6ZyXQL7qLULAAuhz
muC0W+PmfpRTaw45+/ttMMngjFq3A4i3XGbEno8sLQVdhjMLKIY7nTnNIpQWTOtJdUC/IY8S+EhO
dEvZP4XtzE4d2EIb+YcVt2tZjiuvg2ON32RjLvLcDsouOA/aJWzUzma8lzlnkYy+3J3gibhY2y2L
bJ3BZPE5qpG+DfICLq5B9Ou11uodxNtswx9rRsLn1LWqVL7jvJUULu1YUc4xUGcxQk2JgmAzD7HZ
L/8KroxDT4674xD8yiCwH4bRJOp/MtqNe7JI33fyf+jg9/Gdth36xZZ8WfWEje4dmnSNshQBRcC4
LxHJ6EQEQEdh5VPmoEd65jE4Te+rKA4Up4idrMvQxkxUYAt6Yeye6lqoDzKd4/so5/9475/I3Y5Y
EOY03VjrUgzs/Ax24Fn9T3vfux8J5uUVCBjN3het8tP54XseYALkNvQQGZ2ip6eysfYwrYd0wU/I
wmDRdBDZLARJRs1ZchFgS86HaDZl9MxRRjiS53hLi1nf+eHsmJ9XLOcEIEuxJZynLQPX3GzEk1RF
3Tycqk1U4UKUOkfC+nEyrX9nniSji6oZS6sdsMq14I07vdwbuciGJJsBvuaw+UYFGr5NR31sv6mu
db/N2WO+OBdbNoexcHPGveINE6PvspUvdU3f3lfI2svItlHAUfuLyL4oluE+gc03dt1Y0xaatzNL
5cPmsrdtEqrkZN3j2bt4/1dVjLXabcjF2eR8OnmTvQpZvzcZSexbMS0qNkM4zYqJYa8G2hAE6B/c
ZSniSHs6gg7FaQ7/Pgh9r18JjhrN3MyS6dUp5/3e1P8dsfX0CqzXCxjbrEe+5T4FU+5vNoqYaSr2
2cKyv9ElOvfS8AS9ujBGwkihN8DX6UGjZUm2SkufokfJSLc021aTIHHSg8WgOeS3iNABatDtASCn
yFw3iXQ1MXTi12hc/bU2j1ud68kaT7gKYSwb3WKDNqnocYAdD4M654NjvwYjLrgFlurwYNHLLMd5
SKqw8ka/ZKK7TdMG9RQylbaV1H8RhmxTLCei23OQkxRUSPasXIdxc2I2wA/O4LnWJnc6xUUGQ5wr
BJ/dN98yTPv5FRzXHllXoTRwLKjN6QWSKb6IM2ouzEnYfwdk8fv14zXrw1sV6ooigqpH/1gamgWi
SysXQ1EloB0G/8l0Xomjdd+2GJtw/Zg7dgNvoKmabg1+21kZOGHJy+CbwHTHfeJaCV4h+VwTMWYn
jx67IHsis5Fl9HakjVGXEYsFSikCunm5XDm4sZiO5w+TVDBNNjj2xo2OPy6eQjkjvlUgrNviBNCY
rxgsx40F1uWEltHG4KHwCZ8frcM3kTCIIaVlBheWjRcP9EJ9bJ6PLjvO0i/+3YqcrjjZnwRTOv9h
huSzzcalzdzw+7uIyZnV1hq/OLO8ZAIlmGutBgyw5DJExZFrIsLOv3xHaGu3PGoqnqynqCTR5ssP
5G4Vmr9rhNNA4lArH+tDy4Cc4AHkYF4icGiqdetq/WGEatQ5dLwXnoP44XtwHt+jDMTNDLOuQDzh
crypo8wSObPnkFeXz16WdQNoXeJS2XXA7S+gmElTcKFRj4ZZMejuW4Mx39lnC2VfiI26CHdF9DVt
DARrPowQ9s6nxn65Zm4L0FfCDrmj/RUDpOyt0HSZ3jpmhyi6+KAW8W2ftx+HL6x2+kp8mZ4wPIKS
K8QDbYGwxJW8aGsgBzJRWA7OwvTFdCyrjbVEV25NTZ35IzqI3HZNmPMrl9YwlbSWxvYe3qV909hh
6x0/O1up4mPjCH6s6LydsFGnQEhp4dmnCX2YulvfQ47/DoK2UjDEjtRtsbr+d9FRbR9eHvyEVbjl
HmOvp9i3TrMlZWjib9Ti0mpkVE5S7xJ9srf4g4yrSRQJw/DdLG/mcodtXea72yWAhN5ZOwRIXFv9
1XbSfltyfyh/ppGKwGjHrVKtgUd5xJsHpoWgBJ4HFQ4pMy+5mHILswKPRhqScPSRCSxW/mTMr2Yt
/SqHi/Ze44qvA63jupmwQbNGA6IIUn++gRWSOiVRzQw0QC+9zUhALO1IoI/B/FzqHDJiKL23tGls
yv6+GxI3fxy3vJg/OYzx7UW2asE6t/HfFdCxTbu3nfk8CNEgi5UsbwShfNVNBWVCLdZ536g2/KQM
LTnaam/3I/sfQj8Fz/8J4WI0rsNsayarzx4+bXq0y0pUqafMwduQF+0yTeF0gc4aK4KqXmO8Ys9V
Xyn2sNwN6rfNLcXbRS0WpZ5S+WAiQuoiDfKOKYb2Awb+GwygmElj9L+4p+S5tRMXqOuZ5vceHzyc
TBdjhG5ex5oebCS5iK7ab0oFC+Fc1ssM/QrKC0AbEZEQd5ulT9wFKzRnqm5CjudVkLBjps+1ZvjZ
Ui/6qMzNONy0GVJFmWR/+jHwsLdpI8VsZiRfcqArSwVkrIwx80hU45g7chyTwuSAWdTXDr0ESBmo
ab3TI7v18pVWveGNLVTxHjm8/4DyCBoZYaJBsagfKZoTslrk/+UY3kjscN6h1zhqXgS/7odpJjHn
Zv+jg7U+IaEwvV3cG3M5tsFD6Q/gc5+GxIcJxl122XhryqkoRhKY8dEwQjCrC/c/WOUt3VpwxQLv
qxA/5sNC8kv6wlbd3qyHHDqMY+gleVDOgtGIhtwVbyRfhj2GnA0DMU10CkGn5UtuoBHi+AjwWbvx
XkkZeK88qvg8WRG8hKiwZxzPA5FIfT35RR6YqkFHCDldSnib/ImNZa8Y1SoIwBSZGNqxZRvXxqbK
tdu4XmKC8Z74ED+FTc0LKexQkSgtx+GUikvROWjc7AIjdkwKTekBlXEr917pgnM2EPvvKgrbKZqv
H4af8Lb3mKPNHYvGLuiFzcWMCfUqbk3FQwTII6UDaOa7hz/DFFIWKmfubTtjJ95M1DS9uvQ+Fmov
5CZ1dWslVf6Zs3IPCDeE8JiQYgKaEWPU2XbTlDk9SvlRsKy3aGfyx6T/nINRMatXAYS6/YLwSN65
RLkLPJZd31nY6goGM7ngmh4RlRvnTROuuufplxtnR06jAvMsb/rCPA6Vh2Uus4v2dpiWVVHXF/iQ
SNc6PaVGorNlordb1ev7zKTHyXM7ErUJiHleDqegYK2T+E5nF+U/G9Fak0wkBR2BjnORRgPS3g8I
Akbf1xhEbumNMFSdlmtjiIqtVfvZnm+hVEoVBwd49XADOfk7Z2t+1uWGa73sZD8dTy3ZcSfHMGbL
zN1CHspN9tqCEhNOdhcKzg/OtHsssQLRNxAEpoLfooMaoKF2L2X2JhDduHcoL3JfOcF8W2uqoqzB
JhsiFOo3oYupAPNkaWa5JYtfr1VO0y4/1E0/NZkQ/ktPbKAmSei/8cqTKgcsQbI3lDBhfww8gNXN
sPC8hL5DOtN9KV0ZfWzvY2Hco+BTXSqBOkEeGdsFhi7v4yOJWFc43mkDvh8tStxW4AeX9Sc51uvh
9NnUSsydNvNxn0bmSrZ8MaOPpoIgY9RzTUaHjPkT9axTnGmoyU3fTND0kguFUu65kLpgOxJP6d1V
93dB/Vi79F4Omo8A7ZMw9RDne29MQ9Hu6jxRYPEga0Mvl9XTyG9rxAyw+5w7NsDVo3qxwMoKFBRx
OhODkmiGJJxuS0fMNi+CRjWTLgW2neg68SWCJOj/kQg2j0jwD5Ic8AQYGJxGNtNVABzgBJUQcALh
PFyOUxwPrgFDnZRs6Gnc5AyeRKNJ6Pdpd3Rmt7GT8RS22+1wqiGS8TQnzDvnNR923lwVUS1yYmvS
IAXUGRQfyW8Aqcx8YAi/rn5YJMKmX8cWfci2L5Nwp/o5p/fpfyKd2GrJCJKnuQxKSAn7dQMhVyHH
/6PI63V/0Oll1z0ZNexGyRDaUQjAz5Jjf8pzgQXpi8lsuexRuEjAv5YgmLOHFA1ttFOOwwovCbqp
ZLnVvm+2X9WfTl5d6AhkP5/Ky9YZkDcUXZZW/Mb9dY7a19q95T20Z/ARE6svGLpkbahXZ5W0J1nI
1nNsxkAOsJ0YSVw1KIng6btoBoBq4hHfCu28SET0HaPOzDkKGQ8Gz2ALdj5lbHQR+P7SM+haVJ7e
C1sGRl8bTRKbJibk+ojxljjj24h5GnNjIJu9g5/fijjL2bhSA57H8QbV0sKQX1Q12Ks4jARdmL5J
K6srpnAQ6P9aptVWbQJoCiISpqApw6VRhsckmflwBnpbK7onIuSTcgfHY4D09n2ooyOc1EU/nNT1
K5ndl8VMFnr2oJY4T3rbLETcn0CrthVBdD9nXXPyVU6IZ4zGu8bCiVn7aS+EmhxIsIbfciqhRbUv
DS1DzOlLf8ykDRc8pyuIRgCGhOzJRu4DKsxCh2wOYdGVo1EV073ogZnV0WqohUL+mJUhR5Dyk5Ic
Jz6I0XDRZDLi3Vj1kJePic2dKbGOen/d6Pl618C4suSRoLroCXOerpe8pWu5F5/7MAPwCpEf19mj
sOVth90Nxl5YDeadlest9/60roYGIl2ONqdSI6/6Y023sekXoMA0tiyzEZdQwAAZOfgx5PYH7B6+
EGyl2HdVS6iVRPWd6cx8dXRtlxKTnibIV1UmaFHkRXb7kVCvoGfb9689Jq9N1QrPPheEEkBXlpoh
Oss5K8JW8LnU7k+p7+J7g+6fyaf3sjZuKzq0QPpjQU+FXnaXbK8HQKH1vRmspweaW11iF0Bqvx6C
33Dm0dcR8C776NhbkAWDP47YaoYwMp/dFZArx7ToHzCStknuGpPsTNhgdGf0+jJdLDE5LYpVvwRe
11+f9Qx1F42Gow0+seZPPSUCm9XSYsXOT8qo5XovgcgxMYHdPM7D2QkWT63iGsELyukVRtGr7Jr+
fQVHXmAGkelqdE7/+NueqD87l3Fj0LEl3g4S/w1MWlLMr5HaqRvaHvyJzdQ58S5qltsNGSxBMglY
5IQYZr9ZDx3z50OlpFUMKaJkKdnKE9dyMxLsY58V8kJblWVCbi75uQwCZoz+IwLaWDY6aa5Kaocj
e+2JCk9bgW80iv6tfGUOKeSfkADEQppDsGSL6ZrCiipztMcQQIhVjtVkW0xc1dkr3o1DDZu1Wbqi
olcFD+23fHuQIpVVW72yf6ncW4ONXSUxlEvVYa6whmscr8dFVZyDGA6+7qfHYj38vMyLbAxqf78M
YaICC1fYBhXFxOlOyVgfjeFO8d+SmxFQL9PNlZYbwzdUu2lofe8GAKnw7bmF0DPepEZGeJLcfX+w
pmkbI4eLonyM066X+m90KAv6kzMtmWozyhmJ7D0OKjUrtt9213xxFEUoEhX00g/HH+O4anl7S/wI
GQYGpAhZ7TMxBgRjwL1B0ZCnblBFop19EUchn2opW5YbHQY6wv7rbYfjjDf3Edun9Lj0i9qI3evh
8KRQTTUbwas/DDTM91p7qfySvXYA9tebXAPznPH7yjwHiaP4SAPbRbLJc5V8WmX69k1WH5bUO0nQ
dUMccWoEoD1yDkG59RXNXZ1LplXdTE24ONJpRHKIjK1KbAKhxFbupc2DNIw3MdS1TbT7QThLOqfu
UquQdnr0OBUTarE2RGzI6SazQ0lyHmkgwllXCq0nL3s9OdiBELFisXVgFPXBfrOij5vbbks7ojVv
cBj4F+SaTl04VbC65M09PcVmCk0fgGjv8Nbx4nURuVcJcbvprkxQV78mIt+8Iy7CQSDQx5LHsflQ
Xb4ejqMROA1iJLa8cz1TxH+9w2zI08FkHKST/kqZac5gL43aPtr7usMvw9oLwCSsleny9+OxB4UI
mRZL+F71KC4H1k+9dNxKyZ0sBJNkm/a5uT3DYAoNuRAV/40mqEuFZQVDbMqJ0sqetdqn6HYgIzYE
g09rAU7P+vbSJK2WcKVcP4izz6UU1tgbYESD+YV0t/t0kk79qbP1rbjveONoWfSNH4eFFSj33Tt1
7kusL1nfCby2WHoWueyciiNElBbWgZM5SifZ1qaJ6yJttMAO5NKi4lGPWDjsRoGw7pQ0TF5mzpKG
aYaTXZ5WT840aBGlTqrsDJlaki1sp1OerBLK4zIX7hRQr+2ufCZtLvGmLJmjvtJIp89urIrOpGMh
qsxF7SbTyAxUYtgYahCM0+MOSWNwZrlpWwDcj+3NftSmmmcaDgcFFtuJskTTfVSJcPP1EsobcoGd
i6YtEY27N7j9CT9VEexmtOBgQ71Wz357DB97ey32vVXO3oFws2XSp6OhTcZxneYeYqDpu93HTKTX
ozskl//ng131qpUfrzh9fejadnAsRUUuwhbil2LW0s3sAv2GYeN/6OctK93B3wCWSg0ZKrSH4RaX
GUoXHNAe39O5kVXMawPV3UFvxNrNioNN28ht5QgUxMAMHBsuKV7HCgAqanYKWcHznAgKME1eGjdM
asuYKJEd+iFrVKEGY0hmqIMfDdQpplNt+jDaU5Dw9YTLmtBuP0k5pteExW2rtiqrhUBqQyE7W8Bg
hIdsapu5+1az7fM+YTiJZz/pyDp1HCrTEEcQiIJR1VRiaMLi/l+E15rFOdWcpzvJAyvoj49rqOsh
1sMi4rBxqxZ/EQwLrSGY5yycy+xZNRCEB2nu3Heqo0vo0YDPhIsl1X/QKHBl8kvfmi1KZn23onTZ
xrHyjFKeFv3Gz7tIp434Rfod4F88C8OCOmg4Snv7Mv+p5VRWzpyMWs4IKNxHzuepyIe6qGU9fLqW
O3vvMGuz9GPQ0wzzgpNiCTgImyIzytrG315GkKNirLFZZPy1QDhDM6L4ZEK6zMf2U9rU52z6DuKz
Pthz5tUthx+qu5EF1Q5oymLsZ2D35BPmexEaeG+p+7gPlYg8Q+3imPXZtn8VV157CMNzXROqEiD3
6gy+gzmnvU2NnsLkRw07R+OQeRS2QrT5jUkPqYXTTOQlx/DArYgnECDYmq9/l0fIo9hpJ7PGKMbB
Fe9hnzt80oPKnBHz37kp8u0/Sm8ZYtB+UW3BgK8D4ebLJodcxxBYcsRtURPiu2d/EIoQMJCplTjK
e6+yWregDwkmEDFaC2uZF3mZOOQH9HdyJDz4bh0ocdHrsSsYcYpczoVfkAkNOuSq2fR+5/b8Ss4h
q3LD1O90AuTy9MhPluJ5YJZPMKBwWM4WhK4pfkFnzAP5WDm2DDx82NyYJCJQC1BeeSAOD3Oq1CB+
gFVmSJyVDaXElMVqfMtNZxpHIec8BhjIYp1p5/wmikSL/ZEr3t1CXpkHSBNVj68rLkQsr/sF8dxT
wejfcDZiOh1GGqiiGpSRhSp+DLgDPMWj6XVBMQzjKPgwSEdHKxSmfaRGsj2DqBDKXSp7GSbMti9+
rNonI05XDIkrITA+hbKLNUjW1WoRMhA0Ulg2XwPay+qaI26o0WMpK3HoNtExXyTlxfA+3h7iAQuc
rFrNy585N9/sSs9eIsK1arGzmsv6GIXIKFqu6a0KBdNggY8/WrJsB/5GfPeiFV4tNS3Q1cRWdU7Z
wJT7A8CS/yJcBIvw5TNOYyuY6x5ypGMXTrhBLqKjWs7IlXbdh4D57+5MzNXNeQTaX737Td9Z+jUf
wtPj2S7JEWFb7wqv19LH6+7ntG69eXx95bU/vgdkVJDgO0lds7J8rRPuhvHDvH1vYZEpilwpozH6
5EvBDi7xd2QTlwVvitW7tKu0/AUFNzPVEFPrw2qwXxpsgLExdyAEXoSSwr9K+prrCZ8qTWNS9fxJ
1i5N47nfHPW28amfBumcRneMzboLhvMnuALnFWkDR3+AFrDadg/cvkH/x073u/YNY2DRmI5v8C9g
0sT5BurNZxmsqlutwFfaoWsUbXGkh6Q6Kh4RcGRNpJpvOMiWzrxwuftxOJW1BFBS9Tglec16yjtq
QxU8JC2mcQ9GhupEGB22I/sFJX/SY+T7HQKVVJIzgRM4gG3Xc61qXTij7OGY9CZUwf5wqvYYWrdo
vwT4ZIlxGUuhyBYu1M4OfL6HusCQ2Ady8uM+08Lrzw667LgCcUHCGycC9DKHgY0rpyZpb3IUooGi
d+VZ2yemmoGh8RwrSWQN5xKDS2RK9kHZJXn1UH0xk9IXTLrbtro6H69nPFt4UbR+LTUKOUs+Pm8v
4LitSJ5aa4MOhpO6vskCD4yLoAQ0Jb1jh4SrbfR2p55g2dMQF0c1fYaAuB+ZSKO2XDobLxffkXwQ
ue7mrd2xHMJnqMVpsPgnjQm6vZz50tr5UE0DGRsaR2OjuVHFM29JWEhpI9yJ6ZLwP/DnTu2oE2kx
Uygv3eJZlg37zge007KWBE8PW/MblryXfHGpsLW4XHUeniDoOkjLVSGksXCQCMccnpIgw+wudc3w
fR6vj6TXASTw7sPwdsDhPj39dvFoANtXDq1j76xnN3BEa4JSzQuzdGERnl4w/qyrq5N/Le8bH4WQ
DI8pciwcO6TFCMcHhuJV0SZbG+ROvnjVQTHv15+kCA+DyonEj+rv9KFigdHOr/DDUYHhp0eRst0N
8avuk5V+ho34iQPGS3Zu+NdM/qsWDhg8Vl8NFkn2E6IO6OezWQ72whTA7D9DtBfb9gNjuqm1aYE4
9kPxu3bB0j1KJ22nwhg9e60v6K5dQCUHiHgQoIL3YKZ8OkT3rLwFQ2SoY1s37iovNv7KcQuUfOWN
viFFJVIX0VDjYgX/6Han67qX3dvTayX3GE513BctLSNfr6cwVrMqwlXMLhzNha9IRa0ZqWq7z0pq
mjHjO2BZQyMHW/JRk+9ggJeeRLgkOe9pOpOBZztMXv+yKulr6Uuf4L11tgM6jmS/zvo5zWbMnpUv
CKvrE8jKjcWilrRJklZJbh5p8dxs6i5n8UiSVMaDoHkiePfg9m/HW6QygA/AZXI4FHOoXZEs4rlZ
+OtOWg0U6ZGKEQZiFcsjw+dKigJbouhYBlI3PKSADQQC7vyfWi2LQdjglQCuXNnbz/qsIw5Gl17J
hzl7KyZYHFhvDyz76lg8uoj/mFmiT/ytxywwo+BlkQqcWnv7FDMa454F9hdhIwOLlYpQcp/JcdXx
08X46F7bexfi6lDoRVhg5rH4GgM/Bp4Mgh6D0cr/ksui/Wyo3wpvRcIjpKqzQ4GNdLSqnyhvZLZU
sxabdYn3lWZhJB04yWdYlOKO3ptwCq8pHecXVQhVIU1GYOG16DIvZ4TpesQI9isSKbVUc2l/Y/1j
cz3KIfKhTtifKAd4llFPpt73kwNwj01D3KYYBpsBxW6OEHy+zLAPFeqW0sUlMF7PUEZg2BKU6i96
ck7GHk2zHYbsgRkXsPofRqGKOre7h8+dMd8F2WWNrJGHbkodwU5gwCbFwVWqNyxeDYeB25hMvrBD
FIkJNwzaoqzYwdTx8MyZ9Wetg3Wbldfs/1JhJeeIHsrixT4uLlfiRfDDI9ZMFj/z5FkUyyCmbR6I
X5uo8+JJ0ur0b9LkTNVGolq79/to2kzw54OvyDnAF5RnE2IshExkZQWUFk2jN3SGPYwqEWUZqr5S
RyeDLOBl1pcL56FzXeywkaHnVlDG7RIMTe8lRP5SPezY2PrBvb8KyJT+e7y0o9ek6f3nP8D4Apy2
hcaSYV90v09SnHrEolzNg4ktxBJvy7zRwzcnJDP2TnB2JNpLC9dyvKsyjzDyBJ1T69Ck7bhzFnsH
3w3VpSWI3/JCKESWWcJ+Ajs6SDXX8aXrTZ8KCqJjFheY2a7xGAyo++Spv+i6AksVzWYx7EJkLEIv
kxYd2gsPKxLAdmUxhF6OUO+j/xinq0n25teb6+qfQvljUv7Yo9pw7m+MFxCx2iYBvMGpbCyqIoc6
xr5473CKOpnGC69i8FxCcKpV6FlVh3vvPh1ZZ1h/+ZDrl/OrRCF5xBiHaUDt26QsHdfQbyrRQHGg
2Tkjm+zj7fRoDxy7lJVh8f/zOEjISIZC3lkF4kw+qxuYq/L7V0fqq6FJi3RKj22IyI61VLgfdqQF
LKqCmANV74FQQnAHarirIDAE2uL4p48/w/fk3nUaw7BkGNBuUyxhKall1H2LD8d8v8mr3qPkbNRo
dzvXdoQDBda8betFB6QP1pvOTW2ecSuIZHyVTpDl7z59di6VBN/UlFvWwAc0MuZHcZFe93uzsm5t
SFR4BBnpbex3HqtqKvm54JeG+Wno+DHjAjGgofyt4afnd6g0vGHDcWmsRC/J2evplkaZ6Di/gVNC
KRUb3agXgN8cnOUCRKsosR5Vj/F2CQTCHoZK91/9OyBZNFkUxq5wQPsbFhdzaeo60srSdAOkKTfI
l9rjOG78n4iNgZ/uVObvEenV6oe+awuHTqhhxJrfx31+w8DPuainT6y/nN56GW2OLysTqF3SSe2q
cUqJ30DJnePv40D7Zq9e8LX1dwVSL8YMqf7nVEMEsJ6TCJAsWyMGNUblQXMwwQeMV209Y8hrn5SZ
YQUL1tPWKPc+LeUzuTo6fjdLA+0w5puCI8oaLn0yULUlE5yYahkALPy4Bj3TqQWiww4oBwyS3h9x
fN9/8WZ4bGhvWQrIYGZQvkY9ycZBfTmVXi4ICZYlqIjtstHed5dsJ6NVp+m8DXoLmlZTyqPF1nj8
IbAhvd3e5ahvotsm4wWMCt3C5o34OPHC1H3wrcLAQ3LcgrYTlJyhpfSYSGRkFocIhXcaNomYWEV/
WweECFQTjSNljeSECOPvTaeZ4ucnhUMMyWU9lIJnXRHQCKFUpEPgfOhEeWbQ3ludJg6g89AE1dA3
3KJieuZhUzD74bUwMrv20eW61CfSvs9AaKV0ycwIL8LzVsBKYWvYsisxbc2es8WhH7EXid9mEg4z
CVXIjD2OS95z0Y9hWt+ESx9+9RSiUNu0PvGPi7FHbYTLRZtps772XvzfeFw6kwwAgBn/ujF/JcIH
5Fy5fFVlZKwHRcZ0kJI1uyeWzFRQTVxS3HNHINDqs/fDM3cR82ZAzgrMiHtnihSa7KBnpsci9xoZ
ktitulfJrhMnbdwIfswawyJ8FBx5gwmyZH9tFJD0LScdgibqDBbiA4JE4itMBhggTmUfN6SMbDcP
SY+pXIvCXnrnSj/ThJEjjYioa7e3jKLp3txy8GP4bZuIaeS/lqBnVfLHltgPGutE1d3HLkeSchjb
0uSa7b/iVPxIIamATWPx2chQfghVCsj5iKKdRxBrJePZIDUGjCjmJaZ+25l4IU86o8PFt069HATf
lHwPio/BGPuTwUtYCu8R4i2SvaSbfDlkMfIzMlLRtYwUKzvkwa+akuMbQI3Yumm+efLm+lSGAWSA
EmFTwezQRoR1vsDpbnnQkMdYNpOh1KNm4XZRSglglD8bcNh+TZnghLBjoFhonQWm3PrQDtSgfqzD
qOtkPfPa4SEATVRxMrh7RoIGyEKud/GazyTpdTm7JwUJ4VMkMG4Ft8PW6RZPVjTxo+0PdblKqiMs
eOcY60/1XagLM3r1XxPGDQTRaUPE+YVqbZtS7SLKQk+0xARReQOP422iydmleGhj5xlkHtSCr6n2
wKZgUBpu0rMx5wyKRtF8uuAHrKO7aESuUcXMIqpLmMo7Qun2m8eT3Fr4I2EQeupTt5fmHct5pjJR
EwLcsJ6wjsWjHmWJ+JQRzndIlBoyga725bAQsGGRqTAGXTNrlT1Fmop1OcJRtXy8ykwyi5DS0+pd
vVAQbqGJvUzqXUXChJlIjunt0ViCr/u/fsxtYsNUea+ukT6PDhVQ+bWSZTmIWR2Oq73tWR8RyUAh
fyC0RfMRt6mSrKeyx8W0gfjiUR+yrZV3gKUTMLbY2SpYPTujwsvUgWIYFP3XjTT71O0Gy3QMEtYA
NjVIGt3B7GUOiIxaiCJkwD4japb6kt/4o2vKA0uNvEkmJH8XnkuOgakGnzw7YcJfMUmBzGOeYSKL
PGu2nYYY1u7Gz6Z8Viz9E3dO9aYW01b75Ps8iYR3eu1P4YdIpa5PKXPX2yw5xAJcT17tbig6Ef3U
TmuN6+VH03DgUBvJavjYEwZjnj4W1Vz0LkjSW5PFRWWe9dgjbL+NEyexR68lE/Jle3Uc2QTxk4yN
AI7X+OeG3ARwK7i2N9Qyi7JBSjB4iyyZwypge3+UPzMPG+sdwt/nkhYu96es8hGd9WNi0WL896oQ
8nZsiNS/EeL9MNuReVSC7geOvgsYXOUQESZJrF7nHYrDej/2sL1SqVQjoRhdpDQvMUJ7667QKmxz
yuff3uF4N8U6DUwHcez13YhEBKRKRMjEm+MNnLdjqtay9e/hX3ix3OIjWCvdK4rWEKvXaxk9QfqZ
ry10L5N5JbJTP3wtAiMTpSslErZii2JsUzvY9JOi0Gctye95h7GPnBEgY0MwAoEdkecCTuUH73Wt
TophKQsmY5VD4TMqt8ix0xJY8+6ASr+klveccoStSei5THjB2pIkEoCCAD6FS9A+iMeoy1EBhnVp
uHweh7rmuc62ty0MrSMJqrYEmnP0CDA24Ie5zfsxPmvgPvuRBj2RiodcDZgutnpWvva+AacJSUyH
kxzafeeIjjBQJdXv7tJG4dReXrdJ05f8ET18Auh1xx/pnPGSbrf/6DvlnX+VHSxIKyjc18CNG2D4
8nF6l8hMH3DIlFjaTjC6cJRKck0mJhjzeVvKCrkWrmDvHJtsAqo8Azx1QlNrNTeWKheBlWlYLE7M
omqaz5SMP9I2z9LSb1DJWZSTGplDUwshHcZn3813RxMzr9Zk4uSXbGY4y6Es57pVfGrbnnhEShjk
LgHQLr8xQncBcD3mH/6aSoH4cfzAbV5rdMgLAvrn5a5QR6xSmYoFWvtB/coIn4svzVN32pOSZYXT
JxmZTgXI/Z/bRQAV12pdj5hBEef4osf9m4aUQZ96QpSlLdsiuNRO41IsnpoxTOY9+UePbcOcSYkl
PQcHvXVjnRBynq9/lm3WOYe3iKXbKvvJmWkos0HOpKVAZUXbHzeDrmVXSDTJsrRQZwqbLaMg/6S+
4mFj7xZDqg/nOy7ZOzZIBunUE478Omjm5oCA2JtTkwqztLjBQhpC8U3k/ThsePQ0Sl7Bva7wHrX8
yweNbRbOSn0lQgK9VDntVp57oSsHD1lp9AKKK7hrvSKnfrv7CRYoRDIbeStzMnEEMUXOk2RoIikd
w49Wh2OwzHlbG1d1ldjI+KH06q6et/+ijNWhM3at3FTE7B27lxFcpoiSzNqugoJppQrHv+Vl1d+A
65q/irg2DrOaFjn3smzBVnEAgfm4l6Tmy1iof3UexQE/5yiNmXgNPRC+ZIQYAV+NOJswj7r4vi31
PZo59UoappQ2I19Ayl6u5VodUGPOSS3/uxWRfyCDu9Vj9KrcCxTMpq6aPOVIiiVeKcDJ80NdmmBu
6RkVA8vImxGbzlSe0Aa0AuGaZdsIZsXhGjeoDKSkrOP+dvjqeWKfw/hFugz+sSJfajyaw/9CatZf
3lTVK2r8OTzm2lq6r6qNdjmGKH6zVS2JpogciKxyorOItVluMIUkLboQAIyVpzSf4EId1XvWEWjP
5zUKzzRaVHTDLYhgIMl1BVPh0zDYdI/tNJf5HxtzGMwy5c/QUqmyasamcxWKaLaZatbLBKHwjNPo
yEe6ACna30TJA0uGabc458kv2q6yWAgHXH3s6Hy+5zfOUdYbar/hpiWtaboJJzFk8CQG4Cc/7dDF
nBFrf180efJzuI9UZYsP4HvHa2TpVnb+a37REPeQxq7KibzE3E4txKuK9RlhCtmecVd6xwRo74ri
eFfogLLXOR2wy4FG1UUPztx3W0FznwgJ+mMDd2U1bjCF/qWS3abiLA7G47dWznrWLhr3LXM8EKPJ
jracdSzMMENfD3QYaHSmr3neJU524WPzoY0VGYsV7cta+NtLJO/4t+AWyhnjNDc0jVbEPMvOe6Zo
VGU9wLmzerGfPISPWXXFuSFlZqZvNPGPXPBLoMO+kbzpIwloFrUgjmLq/QpBSkT9r1Kv1q7p3Zv0
kL5H7aWEuDCsvL9NhJl9r7TyyYp0eiz0cvi3792kQDMG5RI/d2oNSSCb0B/7mlo1Vn/7aRUr5YzJ
Sp/MpMj/vEziuRFeU82U7yXIYuxTZs3sPvDHAI5JkgYaO2XtckfcgNmQMG4wGnsZ3kaG6b0G1Df9
/PM1XCdOsVWRJa4P7GvxO5GG+H0rYzDPFxrwEySPbSeYA3CFQe7pbvC43HXDtAlgbNjFQIEPnqrz
qNp3aqNMFS9+JgVvcQV+ZSTrJ06YlSuDzOfG/qCn2KH2jLU1YgyokqM1ao/Mh90L/GGSfAOQLNQU
c1KAZAY2tn30S2tOjhvfUjMH3K+izZGM6wEMxCAMduRfCZ41Q3YZU2+RyxFvA2QgzdP/xWNfd4bU
8lwREIbSbG+WJqIWI7/8zzEwmIRKE9vvoG+vfid0sSxhHOoNDPkKoV5qyDgstIyVNOB2xmN+r79R
yDoT5/uWA77HH/6V+CvxtsDzzhh8F++Bb7uQxXGRs9JSpSZ5hacnnIjAkWQfp8MTdZs2vj/h0UJx
Yb3TMvnIU0Q4MWtFEq3MudGB+tDzaBDq0+x5vcCyIYNlMlaZVOS2sFqTk6xonxT1lpcAjJTARRE/
NLchIMtHYuW0LFM6F3MQtynSF2mgd/wHACevCHg5Tsldp9BjGfbwG4/Cuk4j5R1gUnzp4Pdmb54E
htB9I6rrSx/7Gusl+uwbgwYhGK8RzGeOjDFKF49COG7mer1lFb7rT5tCNwH9JaqrDcbfVGrkBSlv
+DSOe+Tg9MlNmOqiB2686JodVJQUMTaOu014s78kXjmKiSsAn+UvCkfStmKzTOkiqq2Etmef6Jdb
9fP8gDdU2Qre6LBpq0cnx3gLbwBfw7UHb2B56aMBBagVrCdgfyCq+2zsMTLdF/v2G8WRAY7o9JyA
9UZf7JS1YxiInGjRHX1WL/VpASU9rmwYhUVfWRw1zVid6MWoDLqFEjPw4oI8MW6J+5W9Lua0YL17
/k0eSNdv0mqzb/c0UtEOrYM23Lfc/cWwiDVfkzcXR/AYC2MFg2DBp2ldJkGpJAH+/SMC8JiRYSoA
wof33SeTwNhOPiodeH3+kRanNGwxxJmtdQqkNsoWPyrVuwhiJSu315J7Db1+DQ7YyK/+bPmBP8az
ZnJKQOiJFMj45QYvLL45/HCHbOhicqh9NGv0Xpk5Ga/MzWI1MbMOgPYi8RhGecleR+oR1H2/MyBB
P0jieC3JVaEjajrFD1iNmLJh1cjdbH7wgqmlFqsu42IkXXXsLlj18gN1j2E2vUtVQFKkJce1ExxZ
nEjrJG9E2rz8z4PaBxBKWr2hK08+Cr5AM5ApFl9M1Yx3yXuZWEvCIzwi68kOweZsvajktZeuPzxQ
aDdY34YArKtgi9Epl0/Xb9tXswsrcw/BO9UCMIt//H/mw0SFLKha2H96fj3e3prxMqDVu4ZgXzLH
6+hTEIAbdin+7JCpAdE5Jai4aZeia5uoFL1YZeHjUeJk9DYJ9CUum+qOMgGdhrHuvWvuksz01V72
53xoQ1V9zzS6Xr/RTWK4bv3/UA1QCXTCKiqSau0WAChzWnm/oUxuDFXkddKpkHVD8yX50upNH8UC
2dLtqbals1+XNUP8TpHqVPCgcH0kVWBPFNqX3FcphTTyMrsycGelxH76lYbwaxstzm0v9G640clr
cw13lAq2ZkcMNuYrKrX5LK7wgoIZ5HqHJJLFV8vL8VAs/eehd9BbgrRyQGJ5aHaOGrzqMxMGGBJd
7rWh6xwhlIlgY5Dv6plup55P9DHhaPcdAmNXw2fTmK8dVO+rDgn5ocTx2O6wgW1vDCv5LiL6hG49
XnWJJvIV3C8kMtFP+VANJdXXXPR5s4aJTkObpCa8j4yAOG5oa+VwNMxbERovU0nDGkNcNJ5FzilO
W7m7pd1xKpGXy16FuwGZ0RkCe7YwCgSJ5fjcXiuiofM0E6Jp7IYbWBrmy2AWYcs371Onm/o7l5Pb
H8FKCJP4mYFPYe9YWeuQyPbfhcI8PsP4fDHfSxLraUbQPnPUgH2lzKAwjSjXorOQC0PRUBM7/1E3
i5tgPfz/sdDd4+6pWNwKDKU4TVljW7CRPkiKPh/k2Ln++p8wtkrj6G7qv7l6++mF1GvdcmBOeUum
jGtXors5R+h1lqJycIRSodkklZ2LuvCtEgF2/YA4zJP47batNMUXPbq3NiuxXVMyJ4xaZ/0drl+W
HJLCmlBx54vz9Au8dOfsZo8i0wypYDuyrKM+SznWvE8Xyhy02HZ7OZk0D9hWHGtgG4t6DxFD9Tjt
lCzSy5adt59Lyyc2y7+hQdNUOClpfvm6cq6Z0tleI5+MYwLjxQvZYPXT4QRu9ipH/SYOQNirVnmD
4e70HSCO8dTT1Zri3X6UIsyYwoyzt0tUrDoIJzUitwYbeLk0KMSTT8sp1uRetpwmY/9JL4f8x5uH
/zcuUN+9Qx4uw7vvuuA9+NO0lWTU7+yUHgr6waz5MVwiUv0bDrwz3mlaOtoRGs3W6ddhPpwNmq+P
hmpwVeqK+hJ2EmNWUV5jRi6yQl5O2gGhYzCo2eonhwa+iRkV0mjOFyfy1b0vxk55qWUnQZiZNxE0
7E7FCIPjyAt0UsLKDlJnh+MO9MGV9xvoAZwBdPUX7kMPTcE7zuaibbeH9nQw05zFDSIaQpJ24tUL
Jp/K/7IctxK1p7xMFDpLHqeZrHeC0ATZSOar4DkN7h8TudqjaWtU333panj53SvQIkFz3V0DXrA5
mT+Vc4Dv6gNOmY1YUgxIA6Rdp647E1qJZRE/rbCCWJ7u61mAEm6wCl8hOfsVhiOGfVlUk5CpQcxj
W6jrvx1y+nzJQl3yG9Vv+pHiCbI1ylAX0o5RxO5Hc3lcZsCwon9Am+7Z9K6i1NFsRalV4Z76NJV1
Cchb5sPcEJ3obPvv/1c0P41FK4xkpcs/og6qgmC3EqhKYuZMl9NItpGgT1jvhtDNIqFkbaLcUvVF
eVF6DsONAsBX9X+sET1pgrOaOfDCdEeTdvQOfiZe/Mi9VS592YqbmIhhR+8aaVbE2BF0YUgxVCvH
9Wk/6+K6fVmTgCYovLEv6EFndzEsGN1a8pbfmlLyx70drg+7rNRXyFXsGOwhr5lM6uUuGcDZFmDj
vi5IsZE4FTRNrVzbF+ThJEgw/sFFtjPMmu9h1m/hiLKskbvUcMNJeq5wPNxDRJT6qMDofers92Mb
mWHAeRU2EQSJGun70xsatlEyAYSIIzsCof9fQOcp7S+JhhJpv7efbmvtyWa6xtMqSa3TdIaPGATc
3C3J6zoFHnd5iV+Haat9ASo4M9dFl7AIbZr0GbvxH1VyVRgfatw3SsxRBVb13cfJIfwsooEfcIra
uLn0Lq7wN2gu6akvpeN8PkLFA2PAho/8IzcWH/cJjJYLLDmFgw6SkxSDBkDG9dGR9koMD2dbhcXr
dyrRwSWpFGT61c8Wq6fcniVX3jqRVhjDFPUeQUQdYYKH+/47zFPumBzTAI37nHiObgrkRjwzL4Ny
3EtCigPMOwwcowYAq+ZFbfLsLEORgNPerjop+Ngty7ILIeyqCVIRNxV+AlXJ2R1x6MYnkl4VLvuA
qc5PA3fRvyZrNsB/NOwjAg8HcBNA6sUKeBtb4KDT0O7BexrkPXpJmOOZUe20s253Y/OKcD5gE9sR
BAonXF+kl/eW6MX9fgR1cFMDLQELmIIyxIQnevzv24AlW5oMOBO+V6NP+Lu6j2HN3iNiiUTxMvQC
CdAEjmVDBOwvUHP23vAOOH+UZ70B4YPHAUIDsQe7J3KUEJdmaIqLFZYbxUTwHgr8ZSlymQbKLzur
gyEXmtNCG2VuEKh3Zlrbjify/PV72tzwiEj+v1Wi/3PDWFdvqJ44X211HKPu2ktWterAQI88BVPS
MrCinc0rQPrG44OlGPnrQx9EhlIVrixdDMbe15bNZ+TlF2bsAc44tYffOTKZKWFYTfZ5CndWeKwU
oOeUTyYCjG33BEuHkC3Dwlb+C/lkECa0DTFZIGfs2ykHE/pg8NRd/c9npsz8jeEkWgeUoytXquZV
xFH5QlB5nPNeGjuAkrFAJa2dIohOHHcgg5ygTNAya9f/vdDIzU9f59/o1nv2mAii0+6fFhvs21hG
Jp6sB/vlfohj8T8QXaFFiVb+8KDX0HgUOO2YPeziSkumUfPSga5AXurYwPG5BmuKHm9AAY5PTkyk
gNmvlLjv5AKYijNF/TNAATGscE8Us/3HDnJLtDbgLJ07u3RIWuQ1ZmmRcO+4dtozSBO417u19x0E
LRbwPH7hL7+KTL9KdBI1eZ5hdVRciAW7uYS5QVowjFhkhc80oxpLuXKgYPtM360RjQZyiiSSfn68
yzxlqrvA7MWkQEHZ/l61vaTUlW+Y02VkdqRpNFr4b7yGaIGqtEO1Zyrg+5Xibs2IDr9YRxsVuqof
8hSnLKRjVesLq2Z3j5Y4FaqNfs/PhRJTeWD/swF5TQLDLoCX0Z7Xj1MOECb5KdYxm2Lsh+AjPhft
qiXEYhLBSIrzaYsEsTr6hZqzmFTtsWIDcveqRkSA2fBNsjD5BK5MJlEESp3ULjBXyIhBwNMObbUH
crWEMu47W8hQFArlvnPGIURK3vxqexYh5o3gOx+iDM0tbxaalGXSngLDt7QbfWuM9ftsNn2OIu6h
XZdvgNEwznsUkgnxjzOJicCZIhRVGdjFavVUnXWhTgsakuGXXedFdsPeJ/QHFvcArOFvWLi/mvHY
Y08KYMRlZnEtkI7uEz4gl/jYeLwqeVEXgox9tWFA0cAx2wIvy7wWvEQ7365bdj5e9G85y8/y5wFs
jLWJq+rbjVbBY/87SL7Y7HKGfreUP2Je9yEamW9XBMM1pWE+HqPyVoO9cq6H2SBIyfHAlBKTCqma
Ra5dQcT2HvYRT8L/x2qBx/EgDRD9j1YJQ8k+wYMnz+vaJ2zYwTY0O1wdO1QLjka7jTs6bUwingd1
EUMfL6B6tJSU4T1TBCfAIfmZ9mdsZhGDcmMzOS7+Zzu6DlZlNfpVQKzk1GLTbxGOAkIMcB8GoIaf
frUUaJVI6X5x3dfCisapX+J2d0DtGilhCU+ZTncAQOmPNtLcanPW3IG0E3N6pwKEaanLGS0h9YDG
2XDtFiY+ZpZRQGwA8x3/mT5X2bLuErD3btSwAefVT4HTX9m69vbN76yDS09xie3zEtptS5/CHF5a
CrwaatkGQ/yKlNhyWaiAFsPX3qa+VemFzAM5SKxN1xvindrLIcfvDnri2RdE5Cf0GIMuOrSDaANR
v/X8jcksgLfbdFpWk14V+3zG7qndpsgBZYAC/ewYuGS67lX2DV55OiibRKNcnHlVFa11TIM7gexA
sdrTps0uFcn7YDaHDVcFiW5kpEOViVw5sJw96QoreBOI0Ii8r/BFXinJ7N3qbxbdmMLNhnGQRp7n
8yQYA881eA221y7jDu1f/jDAs4CfgLaMsLnp4ACNhbHRLSwwL5koMy2z+7UbHAmprYpQDTUV5IF9
PMErz6Vkp45aeY0ZKKDpu4MMgnNmK4myzWg5amPcPuobPLPjhQtciuxMVpc0YhF2apQR+iQ7cFxb
49rN5O+LOpx+UQyzuWemUuiAkUZLM3DePYHkmu9rWTlUqn0Q4uk/sMB28S+wOF/EvIRgjpezt62r
0rk6g1kt97QgEtqizaqUujuE+4RFdxNxDzNJ9BRjik1AsR+NzMtEnyLCbh5oqo6Kdhb8BbDr+iM3
jasA1/VEXy/iUcoaNXZMLoTImmHw9QWRjFQiQQt4vZzfGQuvl3qyYUhBpXrGJjpaOKnGUYx/wYrh
pAsa/dmg+Dnp7ETeW1KLtiukkA91MV+fakeawr2hAF+8Me0u0bnXt5j2Ca/cAARn6ULQKMH5kAgg
bxgo+844VnbbPPBF+6CxABgaL90Dqk00bK+oayNNomjuXh0oRY9ywBlGDMMM4qZL7NUdJzFxaiSM
ydgqjG3pJmOdZvzX+0T7D5rA5fk1M8LuybzDWlZAMR/ZtUm0R+kTh3HoqBf7QLGWr0dfnBLargg2
IZD1Efe4N1CpFfRXVW8wVFVnbB2wtjGHrMD10ycFB94raBQmOWOeyXAqSuBSEVGptPkCel2Y7nvo
pg3drj9n2fHgFW1enSyhjCEfiiSl68Nj7Y8NZk+pEf9FGeO9h78m6q8HvVGZgYyGrJWFfNNjDWPH
cDxO2YlHg+e9KwYrZYHoqd9SNhr6sW6joslQhlX8uhlNcTePTB6ZGqQy8jhvIMAPHGJZ6tH1f9B/
VEYbvR0m3qiuTorX2XYSnfr4hRlzPo/bN2iCEKAntETi+y0bdM3jzKIvRk7aBJL4h51NtIpTFzD4
Pcp7DYt8g+3l6ubW0X5NSXI2cv1sxCOj1KcRK1eknmnrcUT9uxHnCLh7DglmTTqtb/L9rEMXIPa3
wjDDaEG9mh1ZiaMDrmftFNGmpJc/mePNZ5C7bjoYgsG9gHXsTx4eTCuIRt/NV1Zse+P4RX2148Ky
c2i/81zTE/U/m2syZ/uFZ/HTpHEl7LrznauZmkOD+KyYRPldgQvKbdWNF4dvfsB9sgBTGUkwlap9
sKyIlAIPTQGswt4HOXDyU/1HxrdpwA0iwcY5qZhe8dWpsAaYe+p6ObvQRfI8Qq/8SiOEf9Rpv5bf
2zJvnxHXHXJQA38113ONGQYpUQ5KkoFt2jXc6CR6baohOZYbbgDDoDCA9e1juDFAbwp9sDjTV3Fb
sXdkgyzPphmEj/BZ6L83j2pNN+frfRUMEZGHjv7ynHpvjIwr6zw3Ou9afmNd7NvsRYqV5fXMPLVs
sSIgdej34LxMeECOyJ5vOD1jCUgKJzcE46Y8lvfbnRBWnMkpBynVvg6H2RDRmWZpbEqVPd6urJEC
E+mYD/JUOwpb4NFQ+dnn7IkbshlGkKUW3BmUJXIvgp+9GecDJ6Uf6vEbsHYHbKo0knDOoL3ODGAd
gp1jvQwrURhMpC6lGbaPb0MfDh/FFxsiKyaPGbMAcaG92CYjG6AJtO/5T8z4DXmiobnMq+bK7Isc
uOpwsM9WKOH6HdbLVr4W0Yer+k5p10qAeckzeP3DdKW8nPc/DCFBmNoWg0++uNXO+crMNm6Baf7h
0TmophuVXwooGCLiikuhlwSXDTLVk7kU6AOTs/YhUfRombXVW2m8XZHCzgn3zOv8gIGWlbnocwKK
T43xcEpB5ZzY6HXRfQIIbfWcJXqH1TiJ+cToPU//Oatc6qkoY+6WKk0VJqRKHfr7/EVAOtsHSTU7
Va8FBBZTGIaBRb9shIGU4SNjG9WTPCbATBNONVsN1FvmIMPaxVnpdP0vGwpNiyr/vOanVOPg9P98
nsQgZqVsF8t8B0+B17aI6r1Nap9HBvIJ2Pbbchw2zrtJI/Q78XQNyOFeCCU7KosqGtdWG+ZkDhlj
mByoarsUXmLSPFUqbvClcGrKv/H35osI3IaVqTPegy1/HJKPvDrSzJbiSytWvrb6FTC6DoAhhDvH
vQ6A+0et8PUPpwJcV0UKVEcPGZHGAtu2wWxhgcjAAKeIQlTxLX7/zn5DJ/MAC3i4Q2JmOzVkj/xL
RyzRDAW2Dugr6orYAf3O96TSXLtjP5PihA1BmAGxRH1TryS/3hfLU0BwQbbLBRtRQUrQbdeuA0mt
43LzqSTcQ5tAOH6WXlWUD82taRiTTt6OkKzvM+YwzRq4mgUqvgWWstPERpzjnan/rWmIUWUrGPHI
k8jvD05by1Ps30dKEB2Vt3HHGw4xY/tZn/cTbRbr6+POBnvzkk7P0U8L2pcdlW6YSNFPm84BeEQx
afcuoaGt7INXVfC6yJ6WwHaIJUbeq6PXmgTtYmUDp+tInqGWr7K4Wc7xLkBba58hyExurkkCbtJc
a/M2pi7yIyxh3WNRG37ErM9e4U6cokiw4p3rFm9xObQdX6aytC+ufnKTEKaHbsJhIIdE4p8Ve+Ox
6ECF/Bgcjj8+VdIQ7u9CVYTUREOpi0gfgOhFNUZgLmfyOCxy6y+hmapMP7Sdjd5zcdpZAIpYDRE3
aNrOVAIa4xBBMd2dDuQfAUpDwjld7UJF6q4pW48zsohKYsdpsKAhPFiTvrT4pHzE6JJkMzWd5nBp
r0OSP2I87t4gILiw0gRFQ6LFUInlGVfKjLD7H0N7iH3Q0jFSaRh9gpwa8ZJD0ZX6QNCoN9dRBWs8
t9I76gOnmsCu5QoB3SmMRxsj6fvNAZIE7H/5jvhS1A+9A+osLgvEYi/Tvn8MsM4x27vNDj7O0ls4
y5TQ3IZYZ4I4GNrW7qhqwG6lc8OqO6HBA2OGDimG2HDuMq0IH3bSKoSfEUd6DlFI/72L3tMDiOHo
lXbYKqlgnswRfkM3GQSxHSuCM/vH0yhggDApK6s4t2N5X5V55MtPUEIN2Qv/HF93j1evHGESnVSi
C+Bv0LiIrHuDUVi5KsTTsYMLAemhabBMU5nHPvruIKKQJJNVXO7Pv4usHZhSwW+OyEDRKRY6PFoT
/Jx/75HBivXdN/gKdmrb4HWu/ojj66NlfEHn3WsGrMCM+REIoWoZbEosEnjAexvXZ7ECHKSlsWOT
lPNQP6AMi8o8neUBwOMVb5xJ20p4pUNZUAUadKT6jFrlA+xTZ/p9PjfglZG8Yxdyba3YWXdDc2Wn
bxyQwQyo283owjtoLWphPL9TZmBNMC4jBBzZMSRzsfS6jcQemEAbTgq5NGvVEGaIGL77b/D3PTt1
mMJWVhbXD8TqclUT6C30Sx4JAw+76Qr4u2KM2DD6qsyaOATBWI0mHH4yN1xDcjUNaEeFGOJ8b05t
HvgWdjOqnQW+p5YRTvhV+2b8LRoCQQcDscNFNzdlKRwZazwOijaJByHlBAM9VNK9EChch5fHbGK0
bqMn7kC1igr03eRkHOp5oypXSwER2O24PV8pME/SL6X6fNfvqsfl7rAnC50/yjAFQLQFJ7lg8sNk
wenseFsiS7xmcBZGwCx2uUg5U9pa8UG/DUMqJ3tCTSxT1mOQbhb8uPJanboAyNo18ce+EGMbI8uG
bv34mb8Z+48OTj7FoSgwsGNzzOOEAh6mSIyyZWzvi+ZITHTdFuRT8pEJUKHz/4zcWETYEatIDcQJ
x96sQs5h6YsDa3BI9qxpKADoKLCDSdGWRaqXmpewOMMTqJHhytwu/22jvC02HBRMqKsx1DPYUxlA
VOHWONdbwJISTPB77Ytdw4unyNbKzKki8ZfJf6tKuRbwak9+nllHCFGdT5HFcOBz11wIAjim608E
iKuPXSG3a4Z6Ot3LZIViUjV1EjevGkMoUHJjCkmG36Eoe579zvb8rUtXH/INAd9+6PV/qCUl0NdO
TnTa31mKNNEZysGoUs++WUIv557TlFZu/Qphyk1czPF5MAw/S2jnY1KKvtuMpOmV/xY3NUDdmre7
HQ5IMcPkA0I2U24U5ppammRDdnYTM7hVgD1J1swfqscr72bT5em/ghO4lILLeeMgJBSrIMN7uXtj
3G/NJEBvUbseXNBVR27r2jKnzsR4SqpO1hC9Ri7dn8uGVKI8avNcINHdW64EtpIf3oA4LnHmkn21
gIi8wK7F5QxeuffcZxggAr3vkFcRCtNiYTKi5O+bFcreCMXTUCiDebm8omGBIrcY3tFvIiOIi8Xx
kKX5TixKn3oVMEVfL7aKogcRHfopUHe6rY4lYI050PBPmz2R9I+aszKaeONfzeHlxEw5waz8IpVs
lku+DlY4ni+GDynZrDkyNbt+clmwLWfBRf0bboHl7y+FKByjDEvY5I2bPk/aHk7nwfKDGqAYe+mK
BIZTw/PHZPFtsurl8Fc79129RWoJE0Q548cGJza6nHiL5UCXOlbT2jivqQFDkPnSl/9c4buABgck
uK82SoNvjGozkNsBdtiSY3L5WdbT6EyNIucnT81D4ylMSLNkFIbXYX/MrbFUKqWXEWhpr5np99wi
91Hcv3Nt/nrFHtljfIERobhGXEhooNeZchoBmfd4r+mCdPOSQrtLgYaLCGFfRPkEv9z9g7RbJrLS
CYlgVANU4w/u/zxEriTN1UgWeyxqh0lZPUD4Ld8RyyYVqcngZezloK7pbE96gg4wLahkQeC72SY7
ixoBV49wpU4E8ToqP50PhLUFrekFJwGPWY46SJJtFM+0N0Qk0xagPxQBVpt3mt7+n3UeMTc9B+2U
mFnfyFEwXhcFCri9E7F7xlF4gB3v4QmxAlf70r3UDdspYsqHs1nip+0dktG+t6eNqvs0gWSgzd7S
qL6eGe4R6WQPDYfgv6g2o3enqgD9moKhf3bZp23AHg9Q930GzbxXmJeIx/GyzUMO1bsQOLFRf5zs
DcoGKSPKEIo25UbZzxBT/Z9ZvnRNQfdoAhadspL7sdAdrev7v3eEB8YDZSnCE4wMfXgivnzS/SAW
8PFugGaczWCY7NXHDsIVr292rGFA8k1PkW1RpvHkdtAbhXMIEL8ncX85HPlRfgyYpWoP136hjj80
hgamRMhu/i7g2C4BJMs4hMZan7Cjk5s3h0RPiIFpoBbG02ecJDwKa1TUBOiz1swCq3u9MRfjR4LD
GJYQYa+Wd9eysoldFhx49qviuGU/klFobdnYSg7FO8gM1J0cQ2kxjacofgLOYlQAOBoEa7jWkpkN
rhGtMXIdkZZbEdYeXHUpzYf5PQhwi4tUEqFGPgMSkNYEGa46amq9G7Z8foMXDQcIB6Y3Se75zNAC
Vn/tWzU+mtCHBNP2GwRLYkGkRcq+mAY4CZF9lDMpdNMFUSyzNQX6cAqzgZM8I041lwJKjTRGFBJR
q2o9Ji4Gdrc+a+5gWAnAvoU0nmfZ7CoZxyijpKmpMlSt+lt7s5r+oRGi86oUNYrMZpNT2fyLWDNA
NqSUi9Ao9FWRatXpeKRt5uczJ78tnNRTfwACVrO0UQoivaPfa03Nxiqaj9JBg0Gnqnqd8MES32zm
R6mmQfzTFXAn9bGwyuYzRQmDjWnAqjLG5Re4dUu1KtnpPEiRlPgyGrq5Hr3//PdY613+tacFOK07
TgMheak7Ulh9Wq5fwGh4NuLOmrM/alFcwj+RfQ80JtmTiAcjkcZI4cXVlr5gSR4H425SLNjY87A1
iicwXYzciG6ls+fWcuB7WF9yzx39AEzXEv25LGtTw4gTIk3haSF054/eJq4lXFfB7/JOdCy59u7K
AGY5ELg1zg4li0VFjbpvDEnhAeeIZP0vDznxYWhDfoqb6iXQKW9pfS0K5FhI9pkSjr3URghAQE6l
L9MjpORQVXpQKMffjTEUyHVckqH5OEsW0LDCZKp+QIuaGT9y6o0czlSIDJ6hlJYWm+VfzjlxHO3c
302RqgNMGh8wwZnS4sdZZTsn4CQZZFHmorz+dm05F8IQzMFPQUrfe9TSUzyt4TXZCCMAcATD2T+l
ciyrwktrCU6NFLz6U1BctPclEu1E9mNah/PBkDmFOBUVFNUvSYakjxp+//zdSW2y8THMJcvARrLT
tH9VnxcQkOR8Wq0Iv7AuukXwel/0v0pCdlG9Y6h6DtC0GKlE1slSiMV1G0UbPcXrv0lsrKEQeSXO
nN2lbFs42t6guHv7b++0wa8o47VGMUZr9fDVQo8pMhbAv24gyPa3hx5T92t69hJgWIJ74flLTBjd
s/DeBt04DwgHsJFNtBsQ8zh3THTc4UszdMce4irk8Ox3KE48Z6bFjbQEjaLIy0y2mb4MyfEixYIH
uUdqXoytS8zPh0GBERPtPhLqVmydSbiaSFS9kLsAqdvYMZV8DjWgt/GoT/gi73psxu+RZ8sYTnFE
jPreMu2xALiQY6PicfT3RU9CrAXs3PoQ4hWzVMgCsNJZv4gn9O2jcj3WaCXJUeOC5n29HD/7DcMy
obZiLEsKQ716vv+hkKsKuLyWt2i3KSb7R9XH2VMjSIblMjCkd+Nvh9pRIaOQaVqQFCcY2jiu/SH+
+GkcoHlst0WPd81min73v5aA73p+BMdUNCFJXd1/v4QMSNUy//PMS+h4S+gGbkYCfZHn8j1uwLFS
FQ0q4hriq7g+j2J4VU0LNv/QS1mAoKH7RdyMlFfdljmOaWUfTpZBmtDs17faq0+jLV/D+oAgy11i
JesobMjVdJljw4lAcMO7AJLyWqs6LdXrwZ11lThPXVJ/teuRdhrGMgYM3wIUKbfZGHp6xl0LJ83H
3NF3FEUIOq47ysL0CVAzK9cY21qsWWHru4IbML56a3IkzmqPTd+auVxPr1aedw2qVFhlvmTfUhki
nmoKDT6KWRWWqFW3HhInLXyp8yfOm+MOrs5FPJCf6RIUJ4ETvbMWZLTucoPJoEpTE9B74rK47TnX
fLN0nuox6XNHWIz/QgkpYUlAFX4wn9HGU7zmB/rfjz/F7IwErZQOX0iR768ehkppRHxYGEXiPUk1
aH6J3JSmv//sFwWtad4kKI/1fXCA0g04Q6+EbGWZGSeBHg2zqVpzk/l1WbZlGKidcfSFRwVUEqvz
xVuR3QQmxZaVbGS6IAvWd2usphvbjb2ozWI3hgcexFddZ89w45Xca28QFzB1EF50bZjv0j5L9U4+
lID2wEso2XX8iv6IsHi5y9un2SskF6j85qjrToNbvM89s/HSXPgKJ53w+UreEKW/x9L4vE9D4Nyq
SNstqMP744P1EojLPZ1rQVm4+vKJDRlpeJyqFQ1k+FBh067GFdIA7SSH+IJADSXa4Sn78tfJTBcp
HXNCOooc9NacSQErUF+q44ODjVlaSQUugqu7GKoUWKJkyq3XOBzQGoUAxXYbvwhfyZaINF4PWkE2
XPfUo0GfGNgRyMDV+8UizByCehE3wvCUmZIRREOXciFsbNgloGCgAMgFstyfyexDA1qRvR5roZqs
O7z3QxZpMMflxhDAmu+qWJzBEly/+vtksGPjKXdc7iOy62eWwXN/a7zQcChh6hD4GxtkftfrPMJg
7Na9c0UmmD3DigOrblaRQxXe0D6YiiIUz4sZcCUBGwwcw3HesrqcSehUXgK7vY/esr8Mup0tX8vv
lD7gzJQPssaF+eue8JEvHlDcWQWgWXLuGMAZdLMf9W8nAVvqn9dZJ0725a72PC5LFDGSS3oyAcwh
4fdicjV645Kqqcyfdb1L91aMWInjklLXnsxfmMKTmKpYqsah0sFu2gJEa3/SvLXQqDBQ5cT0fwZU
bHvtWx8G278O8tzggxnoVgH4je2aAc7Ae3wd6Kpxclay4ya3ayOaSuGmzmz6n4a3M+BHchiQPkB+
Xvt4MA+AIRmI2R7r26FmftkCUaAtONpUL2yjHwFpC88gOHtNKndMULKHyjjhytHjc91A6QYPjjH8
Rg6gRreICIiEpKZCDIAd924f6YpSBiXb19liqND8W3WYQsyCZuzo0yH20ShNRKWQERiPQzjAPucf
oor/4QwAr1E2pPTCnNvWr70MVj64opzoDpkhXr+IRakC7/5nisKZ2Ta6ENaxUnJhvkRhdiijabNY
QSuwDoZ582ecmYKeYBtS1zBQMRT/o90aijoLAhkxEG3TjZ8wUzrJNANa4qKoSk2sxNd8jrT8jDE6
Tv7DZ2IxJGe3PbFofL/33/PFvREdx+F0pc+egfKPopIdJYvQHMtObpaJzoL47B08qQE2gk/4DpDH
vzDjj89WJ1PLOSs5QIXfRwn/VymecWsx4k9OtapSNT+bAmb32HuSguFJBw+uvYsVdoEp8tE6yL2o
Ss437V0fJfnWm6ESAlMCmctw4Lvr6Mj4m0Sqf6IBNdGhUfLxGgrbs6cdruyF6J1DHgO/hTSLfla5
6+LRxiY0LZHciUUrZNJIzBd3aYel2nbw/WjIPSRuAh+QavxxIZlj16XT3drxbJ1VNkQra5lpEzsn
ovu+L8jP8Zo1GSDLv3vPZyiQ5ss7lRRWlwWwaUI3RC9VK8mY6tjvOf4uAbvZeKH4hV4U9zB7ue4G
+GhlEtLQdmqLkYnsBGjLSiscgzDrZVy/YPPmHEMSBfbfhaMsATRXbKgn2eVEBYVWntn9ISdbjuIE
OVmIPq0UjTTq1a+AfUyKEi3mOZVh1C+RyLt+Ert0jnmr3VKaZj/jUt/ixYB3uQBzidTGiTFvIUpA
HTSCPhGEbKGL//lhFYsnaNvixkH6Ff7TCU9jQSIAAvNK7LDVL7DfZ/lLpX3M0ETm9CkaRZCsw5i+
t7fPr+xYnZ1fS/yWTNbsTAza25WsSXRk/0r5AhrbXxFMpt+4ML9K6T0zRYLG1SHtqLywSa29OIrf
/6U9ZjCK67VGu2GZQLXA0qehTMFIR5my58dZ0sKwHqb62d8rY1K1Y4TWQlfhQnBuIOb/R4pQiL8+
9lFuS1duaHC/f7jhTjRh0yeZTnX+OOMkXMggNfbDYrsPCJTgMzIsSjxyztBdJIdfdp6zfkB9Aqmu
D/OsZn3t79tNTdq2s1Q2pjEJNOTN4J2ALdqkdM58wOCF1AE59Ocl4F7XtfWGHfF5uI+ONYuH1D6m
4PEqo0/h26KLeGOKIp4GEkuvfS3GlfweSMDUgxmo/Rl2lwLxF9QDRDVfGtG7J/8SewpY9hokLUYg
L4e4Ppl1m/PaK9NlPqM0Um1FTTGa1u8UccmJ3cyySG1Xcotl3e0K0TzOl/6/Ny41OKeO00eJ0rX2
WcdjqcVQqEPwe8bHnRrXhRrwC+PeHwXQF5UBBvB9swIJKCHLn6VV4OnJwtddQtyJRFshekImUTWz
ix4AnOAQ8He4YCWGRuQ+MOtLl0yowfD5QY0fRPYCjD2sqhDtBtzEwMurbdTPea3jwi+r07op5b6/
Y2CWtLk5iGuTZ/uHnoQ55CrIxF0btFbf19r9srnjOO99gl1IDc99QB04dWHGc9ehjeh9Fimg29UP
LCFcWm1E73iY4ylz9VE58HR5uUB/mOTl4ZDn0lA/yCA6NnuAPf1mCBKN8/0Ku18CuvIxOY5hBIRq
bOx0uGXryBb0PhRPXmrVXSCJFI/dAilQ2h8LwH76mwkN6DMEA8H3VEUAwYU3DNnsFv6qg3P3Z2Xa
ZPE144m2JIT0Hv1LvvFjnf/1Rra5y5C7YBHHdtBA6jYQ4FqKDWwuQgh3xzaY6BU8Kce+F3/W48M6
6BWGk6f1sIbJ71/seV1/UjzBifSYBjLCYvciYSArfs8xN0vRheFZmqNGSweLqrRH+baZz28VdEvF
sMtgxepbUekQNWT09XsOwxiZ33A6qtUVLqHEV6ElBVLP9pgNWECQBvqLtKz7Qz9QOnfeRhiDmQ6r
e4RE1b1SQQY47137FQJzMdkWwLBv4Wrcotj7a8sfgDfWD2K3LF3/9IO7HyxQUJiRY+YtR7pg3mgI
ByarTKg5Fr8BobjbA0JYwYBf2r23vOj7EFN2L/iO7efP5T8lTK/0Xb3guF720r5qd2lBsOleM6Ai
OjgDmgULdp4bWULB2Oa1XTZV4PT4F/dnvrPR7cuP63ccGgUbx1Z78sh/s+VQ9z8aJEOaTjikO/JT
X/Ev04uTOczCtjXV0vdom+j1uQBIvZZGdxRyM3vIqmSYuijekiOPm32b6gjjw+ezRa2A/6GM6zDV
k+HLJVRORdijDGJkH/pokQmzoTPwANJCrKDf94pQVCKEDu1Cq1SPag4EfMTKfWQIN0Rdt1/5qZaz
YqTEMh4gMfHDA3xjz6POBJPIyx1VbtDk80EwyDAjKHGzi6Mb5N+7EpuLzP2+6U8wQ3vReT2i66Qf
fjrRFvIRgxes0+O6o7PW9WowA4ZcesdYRNu5SXHxIGeGXULDMkt3jj3EUgClIY++z8DW0XlQRRLf
aguE3IL96bpiY5Uu6b48aRhVFdecGKsx5U54p0WZZ+BgS99MCbrXzC5dgpD785z9Dn4irPlNzl53
KXXAWznza27W8VsEYg0yNxfQYKdEAM2PswnsebHQjmvw0l/29VAD7aXHzO+xvpx3lbm3WMyXDy9e
wOtsck+t3OCK0ovzcXpRpaUQMIZSHtwhvu9H+9WOsOTBQZrVKxiDK4KV647jFIM0mPuF9uLVh6SN
XGeo9NqLge6GWyCG3238Jw4o3H0Z1UObOFvmbI22QQN23FG2rlZ5dYZMJNSNSQj50KbRm17XuV2a
leRsdiMrGPH/NJucQHZZIE4qJrgHeMo49C2DGYRjpi+CPfkXxDNtaB0E52JUXObw/9jR9DguZVS6
gBmvy6T7pX99sc3+FAvBGDolIdCn4/ZTcjDzE5I7VlUKt0j+8N6wPJWC5oTEfyFjoz0mAOoOFtUV
/XQJMPg4JWMydBORVEc8p+jHC5WT71GKz8Ss6eEe+dHQf25CicN83bptEW+5AoB6Qw/YTaS38kEF
PrVW8vsG6UebZLgsOqKaJ4DlgfOW3vZdlVp7nSR3nc0gGnmMXzHl5SArdnVR5mpY1wCFDUBtBjxU
L5rZVghKjs639kOVz8jyqQx738THBvVLFb6JB4ztwuamrOBLBO/eEdAi0npVHcQtu8C3sfSM9Uyu
ede8aMZcUwBEGsoIXIkVMeIEpv0+KrHGQiI8Pyi7XaIxR0OK27I5MFD/+xEUnG0rxhB7yDMbjhrH
iTlrdpFCVyPiorN+Imz8KYayXxUzksDUp4nQy/md+9KbhR6rhSUgmpblGPgyI+iHaNfxeH2ghA7j
IDvSJuDDbVOuA//cQHGu3O6xMnQvdJZrK/w1uxgO4eVw0CBUHe23IRk8evuBK4B7PcxC02czvu9e
ZkAI59EmGw5IC7fG3wDlqyjtvWvvAw7B0WocY60fckEKCFPmNXz6XVENQqaX+0ebjtunK7v50c3Z
yALKgaKqo4HdJ4uIDfvxENjhfBS1JsKcBdIHDjkm3SBH6DzfLOtXzsK4Edv11lUrpDEQ5GELT3Bv
q09WsEm43GwLXJ7vry3jQDecR4/uKgXylgNFy1HRyxLyS3gchMLY9ZB0oQ5pYVEANIh6LMZZjdi5
ks39RK5YXtQcYi6olD2GHfSGjMZR1wLKhX3fF7ZvnTNL/2umukgV+GVMEcS/OcoPoMGmld15MGBd
EwTCqr9OTNRNd3sCRm7gtt+EXqblzL5vk6TtBelaqMD0nfGMJ1k1pSwge2EStCkGXsBvV4VzcZSM
7eKvRHjbUfDU8e/kUJPTeKuzXIX4r2yS0UicgvWLaI+I/2H3rH7qYbBgTYfZsQkOXN4QpDXzdXKt
hfWqq0bl0CexdkCk6E+HC1mCrdMBVJN5Ktmnxomq/M9Dk2BU+0hfuEFp/FrsaaRxJfGS1eBkUB8V
wyl2CTKrqtCn33VT4z7SuN4KGcRfMLR7kRB9xSyjMX/TWYLehTU/JjHXwByLT/0+GwaWfE4ZkubD
pvPn2e2qJXwcZMJoHFz6aXnMxc4fakAqS30/FL5czmN8RfFsoMASz+POJx3HfMqFE9jR0SbCkpl4
TNXpm2B8GDp80ZaMJzC33NWettvP1yvVMpUIKwaO+/avCsR5Vs3LPLt7v3n3MJcHM2N+CcaZWXeO
wRizfu9Qp57sk6TKKLUwaQ1Uzhf+IVi9Hru7fiv5jBfi7HFYgfae8IGRM62+xf0ALyKjRDBiijvu
91xamuPkVDsUhZOeNiyLWAmu49MhebaZ5VDh5725zj06PPHN1RvtDeDgJz5HtPYKlmGfNv90ssKc
AQma0AaZ3IRET24pFNx7k5nbsH3eZDSXIoZBrv5zMPaecZFPF29kBn8cJgXO/II7KKCBI8Bf0JeJ
Kqfl/7VS9w0U5QeTYtgzfzfKqECyn6Eiay5gW0Qr1Mjm4gQLpjfMJyAhSFbNsI5uh53YKc+2lpSM
WuK0P4o920Mnd7TFbHGMlZYwtM2veNiuD/XM3W+boAYiEEVPBAc4uVcZ3veSmKUlR8/1cAOlykx5
wfebAGW1IlL1eBWaoo0Wj+GI3Ro9uGVoi0HzHngW5/wwv0kv3z7o+CFkNBMHjz9MakeEFgh6yHpS
oj+bf/2DKy11ja8BOkE4tSKcQVWkyFab+L4LNkOGJNPQUO2qJhHfpxy4PFB0vKzXZmHlYyKxQbuv
xLdfZZ7M3tu30oUdVHJftQTP8Fqh55Bi3SO6XFGle8GwPicXfxbmUR5bZB2ijvOnNwNnk6H3W9Rb
7G24gBe/uiiFURiHvD3/ld7xlg7CuOsyyts7FB6uTjuWZMhDH+a1UaAUd/G99+cfuoS3tyn2ziMN
zoVEnXlgc8Qpa1e9FcJd02f83l+t+Feol0P2qML4Iq8rrCYvhKrDR42zHR2uE/QrhRu4pvbW9vaY
c5mIgERNL5NUY2wa0X/k5oPM4JLDKM4WFX96CRTriABibfGJOiEZ/BJAzfDf3NPVZ5DYq+mcLSKj
vtOIElqnuEIm3kXm4cjapSQenHqTSTZCFVX1t5ds0biC6kv5BOH1s2fZCxRdoza3EsCuYMGs/ceY
THHjnRCgxXa24gCnLOghXZOomMP6ET2f0h8sTY7Y1D/aCd/gpVQoVOSc3bTI3v/Ru885Q/WrB9KB
G+GVCkhKPxBZEvR2suNlAMOeTx+8Kj8NRIVdEBaqSheS3nBC/O2+zc53rgOe7Cc/fg1DruwFIe6Q
rYSSpkcWo+W16NfMVVsvktz26DI1aUZzhUjEvfwN37qMnZgF42JHPick4/WStbA14qDc8porsvhI
wOBazDb+AoMa+Bw29DP1JYqqc70/UzWGKeLvsPohVmTNNgfwR9KjgBOaNKZtv29+sq3MvrZzK/i8
mo3l8B+5e+5s5DPR0xRP+11e5Kz5GgMnukCKnoQK5GZQ4blyKjB33I85EXISD7ip7t30y5ExdWPl
ZFfD3K5Cw7JpFjspQKN8IEEpgT/EJ+mqwLp9Uq4wL0zFQaLDJLo9v4NmqCUZ1KEe1sRHv29iSSlT
ND7IjGFC/Nblman8x07rbaEBHDSL3ww4beJgXr3RZC2UtTTo8Cb9/KH1kRvizpzow14nHny7Dajp
wT09j/OX8niGyJpqUyTTFJXwPS0RH4VbzWUpvU40gPEeW38J8cS7g4954WX9ChVPDjIwQUpF9Fiq
KOPXBjElk0p2qPsZtE3QdwQJw1n2FZsYhHWUAkS26ozHRiZpkeS0IOOEniBES0XsRP0H6WpqqgxF
uQmkya+HEUEwUjQmHauKmCi9DeXSPV1jeltobdP0dKB5bOkLnZzcBUYet8mVBE/mWisxy5HAc72E
lgO+yzr72cr/HZ6VW+5QRW1yt75zgnsBWYv1tUPvnaR8oUM/KqieHoZCm6h+GlNRsrLDEF3QUgIj
z2uEbSL7sigaCZTOR5z+MwDUFgmbmjuEUCZc2eTg2T13TuqEmMrbJ5fs2YO7JeHzxNW1WQPAiweR
TUsJFDU4YNPtsYN6DAHvJBcubO/msI9HnWbkzRfonzN3Cvt9+ByNuom8lhIXHItYzhOwwmLa5p7f
mYn9t0KZqa9fb0DP9EE7dSQh2A6qwkx3dAYPqT+93SY0Y4CTYORd+Vl5vXsjeeFcbNyUSnPld2Bo
o5naShjTbHvSIKuZegQfzvioI2Z0oQ1UwosyXiJAx4SnmzZ8Kyh/9CaBXDZRzCea9u+HUSU2tHys
rpchaiPQZQAR7JIh/TTJsExv3K8X5brIKbE5LnndZbZfOeCrVYQnSgpZT4h+R5+vJNdQ5UmZK4mg
w1GXof0V+nkB4601VJ8p8GOEp/ccGZu9aW318PP/jG2S35nIAXqU/HKjY8tCMnnXV3V5hJnbnFsm
Vz5VukpjH/uzGCRb25cEBjQvqN7BYKiJgCNgpMXkeL0Vqs+DJabBnWlinsfnztU7Dx2QT0f24PP7
2R8T42xNnE/S1J3KxVyWI97uj747oJbkB9T39YNB6JlNCEGtJsv1ADIiX6+hLdmrJWonA+RLgpam
/O4+/6dtbg5Vg0E7OPs/ZTdA8ZBrKgv9HiZhw8clhE+58Ung2Y8zeMS7/r88d3yNC9SNS/iMWtpf
96USuZx9eGCzSNCuGCAgcNqmraaWQ85qqjVfX3Fr7T7xILi7bqFOM0JZEuXE476uPwc2nhSXWiEb
G+ddCj+dMBQITBUyY3M7p+QEmoZoPEpc3PiA1zA9BPQolvmPX/eEosRo1EryAyThda/uJvOFljwt
+xF4f8JK+FEzn7BibOVjKNyLDLzvGz0ginNwoTVURMJ/5LvJTVrLaLZGHCbivFTJ9lZuI9zw77V/
nxR7NomS0vSOVCXvZ9FoDhtdBYmEEKW17qlchrxiYrTmGttrcarACU3iqqiTKUqURQbJZN/Wz/SJ
SKQhmfaN++YcXwhigb0e84qYFUaJAuU++8Ni4BafmnupDleLC5srefq4lD0rQA8QUqaE8pZgcZ28
F3ktGfoL7h3X7hzavADEI9DN9hf58ozp8s4ccODohBk2X5ijMNVG+z2HcXjxJFK4tBLaJZBjzrOc
brB79r3ko+3GTou7pPXDyQkVrwtI8bn/pmM5ZJzP+AEnVYaNCojnd4XAmdKtSwOwyNsFhfr+DZav
D+xypS5lwvZa1AnxL5oo+7kBJuumh0BQG77wNOiVj68oanX18WMIwMpSu3ssq+BWyWjHnyue3zQZ
KZyMVvqJpGToiOrDWDpfw0zDB/j3qPnR3R0BrHHockhF1cZ17SSDzUuWwn6l+13mK40RS5dL/mBx
Z70D4IxE51yas5FUkyp0PPucqowJZ23STnl77nCAPpneh1I/2HXPHJ3lMfvX4ArhmiuANJ9mqVBY
1AWvI3sfWYvIENyWmnY0WSvm3gkRSyf4Ysho1jlWiSo2skLbxdjcPdrVn1tJZ8K4mglJE8XzAf6P
kDTvXMpzTY6uX26JJjSAVXiUrnKFt2yWy7Z3YN1kJ5ouRkrM4QSDhWRE15qL3K4mWEdU0tiZn8lJ
cQPdWphXA5ilgX1uYdjMdI8Xr711a9uk0oZzCpZGyChXDjYJk9tGFxMv/qliLQUWHcEaE7u4AFom
16P1OPYuqClYMemWvpC/0APER6ep4VIYNHd2FOGVBTTHXUoB5RDDjWr8dD7fu2XPEATOVvoI7R9A
RRla5FXOUVmxFYfSF0fFcCm1pj5wzBvSOfVGH8ondasB9EnQ4vnNnbbGRQLprs2p6N7qH2NZU9JX
jxy6Zw+7uB4L/ss+Xe5nwSSHmwCyg6opa9MUvzIQdgsJA1gNT9MVCWN5fIHia30uOUIgj/GWl4in
2V/gbHBfDPXnoFDkBqKHmlDNbpEz2khddUR1typ0G8p6UOvuFNJazfxye+Sv3vRTnMqiPEgxoGUW
AYo/zvgY9BtYqqG/Ku+aL0oPDHLf9Iyeof9yGEfivJANb69ivmT9PFk4hhoiV94K0b4j9gJ9+l2C
dHVHFrYPsicwq1aeGTQBnViNsOjVIwisSIENBzEVr8YaAXGmnf1dmo2qEGiPxpQjY2nPfeYFFe56
yro/qu7wHT3hMeMnBseyQEdq5nMyWezcra9a32PMhqI/UvfJQwoFi2kw21m5TM1Z5MikHaQJ+ya7
U9R5M0TK2Eq7mlYdWQlnItFYtiLy+nLhHBkZBtEsjprZizX7TVbfQ+iKo7+WfqaK1lOo63DWpU+0
E512rWYIYhC0/nPSQU7saPbhtaqouk2mNQVkQVJIY+Jm3PoL3Wsf4xObYNLlAiuMhYCg6S4y4Yp1
psipJ1hWb2dDnvHmVIqktInGQkw4390EJl8JLHhtREoDDpMQzsSfIq/MskAmyJ/VFEdF5IVcuuaQ
QsYQjxM3EKd41iDmF5lDBAN+xqxHjbiBSSnnLgAUGQScBxJb0rYVZ2Y1y1VIUYSNhHbULcHuMYb1
AaPTUXt++kOLJRXeeI9aIQKJvwVkJn2CjJpPPOwAHYfcSfaqAKXpamDjxxak18AeWYR+Ekj18bpU
i6CBbNWpzE7rO+L7lru+dDMC4z5nyPb0ddY+JjTQzektmiykI87OVatcWFD7o6vPAFL1JCrJ6VmU
eStTKZr5GzdWhW08U1dWYQDjFgySSVRZtdu9Z2Csf/CsERhxGZPk47+kc/MSXwUy6BME7nEQnSxT
kbv0938IyRCbwfseHN2OWEWLE7gvtYbnQmwEFYA4iTxs2uLIMrf5tS3YXY+rERpWBp7zZuT6ZorR
ImTDbVKaJa0roSqr16lzJVK4UQjRLhy4uPQ/UKBNQimv6O3ku3MbL2k8JktXmaN/BiwqSVzMEYIo
9cf+E3heCmJDhFnaAPulBCqRoUKNl7ryva1EzsrgLiAHS4bxfqmpSQZyAPRS6JtSvIPIUzqJRcxq
6kIr36V2qr/GFdafPYRCQfOpe6DkS+qn/Fzaslsk/Q6+5Y/Xo/xCDYGZz2rv95wjas5a3NFE2Lds
LIkI2AR2XSSmb7Llshsbfzyr66ZnkNBjaRE+gZhElGts0g8vGVas543aNb1XcyWPJJsXE2OAi9eo
rN9Va78JUqr0rZupNINhZ1z8gFsgshvmhMP4I252Ybgu7+BJdDO1PBNjdB0a3LwuLk2zvtZFxUHa
0S5oK/h+hZRvMb7NAiLQOjjbm5C0Irh73j/b4SCG/TIeAUQm+1J5+bxVybyL0h/e0YeV9uhu9LtW
/3qdmhp0zyGPRUJW/rbmc6y6N9sfd4cBKPZudcUGedSTcbDtul0syF8W+/ZAgrQa++I1GI+InETX
nLB1XKyWp8NmWp6mO71hQfAVAMPXdu6JBfCxM6EGznDc9MiDvdOBjnXoA81Lsx5oktkpJaLEVXMd
hhr6Nue9ZKwOz0enzbq3kRZuW2vOdF3aPfmOyAWSzJhdGx8CJRuNaInVNCUFcKGnBTbiTW06B9n4
PG1E5oisV1SYhG0jSEoOsdGBNP4Tx7UNvzusaO4mXQm32PWFbcMwdF7mgotrmZa1Cd7jQLUOv9uq
XjSBSR7Nj+a7dHnBhU03hd3IyAyDs1xyO8TTtJG+e0zw1T4RgmQvh1cYG2FPfDzJFW/yQYWKL/fo
Ck5Dk9gGYmhqEwTK6nKbxF3Ura09cSrqDRIgcmN7ajx6oNFXz6t8OO+jk6i/4ninjfLGVdbjK/+D
BVASjO9r6djZ4d7gEh7HRum5ZgL9Nm7qrk7q9Q0FlaCXn9KIxs4iSXM6CpaxqNR0PGra+eeNV51y
SmJpJpWk70T9nPcngMLwOUVcvH100OmUblJlF2sim4BbqwlpSXQzx3xkqee+RrA/EbaUNOrV5Kir
utEhxuvMlJqTggR5k8QdAowU1jGV11aFnxqXV0Bm5i0zD1Pj6sWtc6eCRHQp/GmaHavSvKqpr7OV
+P6EbWuRVyAXMfLSflQ48EVFdWkK7FA71alRKUopUcLXWH9fSu09ERTEncFlssPCMuaSdqr7dSa9
eDY8iw5fdlUH4rGKW/5h35kb+0N3mDPWabWEQzpwa5aGx4jEzbrmFSAeL4AU4Fy7JiUYBPempD/f
zL+X/zKHEUKIFxms+ohp2zJ+UMn7uE8aodcH3XBxZj1WItk49eq/KxZv8yit2nGdg3oX+na1Dvp5
Tw9tJ10OeBSYfmXcmH3DhsfYWBRIE01df66quqIHfKCooNBiLjP+dopo16kYpBYqajuGbtK2vw9c
xON6BxktxGpTXCwYNCa1poZjyqpRGI5H0idhH/A1P3FU5iJNt3xOqJyYTIbJV9JYY6d04WEoDvHT
mpjZJ/e/ItilkQ8+Dnq5YmoMUIUjYKuv6CFB/Afe7E/xAW0nWPpdyQ6kF85fTjCOc+zkYnhY90Yy
QgX5DYU+3DtcR032CCgMIFawtSSQ3T+W5Py5x6TrNiBS8XChyWdjTL/5w6YLMuwpmTCnRFF2DXje
oqx3MRtcTiHIBwDWCKcqvOZZbx233tBihJPYwISMirzi2z2dKVwHhG8MjM/i8J7VK7hiHvlZCOPS
HbbuQw+rA4O29fQFpy8lXvuS5YEsynGvbSmDI/vHNz2O6+mOUkO1S13DNNEEtfDAfD1zyi2eAA+6
bLuIdzUA/ATNXYqJ2h//fPB7HI84nQ2PSwtKj5CSmX3CFWuTcbhTxpZLBkVIpOuIib4QhKS7Dzlg
SHJR3SuM/D2GGWDqjfeltrxBlFUUQZVukXgIsXOWeRdCvWKcswIDT2/fGA8EDsBuIz7ZWNaZNtNi
S0KAJAZI8cMOOaD8BBn6lAPbOWBLdo2zznOIeGsT4Vhqgm6OSpvYmqN6LXfn7wyEAUmt1mPcJvR3
efhRaS/W3UGVJHk/AoWtyMfGUoIhAnven2ZQB7AwFVihkl2De8efxHKJ/IxM5WEedcJ4cCb+3qGL
yZX6unrtHSVhsY5uydqDBgOOwoQIxdxt7HqBtKdvu/eGx9zoUJehw2y9V7vukWmdZbrijWRtB8kd
jHXUK/BYZT6urntHAq1q3i5lqxyQ4l3n7ub3wr5saz7uOSm5dXdBC3d1+L0PRZt2OEdZfFJ8zFcq
bg8mdUzrkoutC8YagOAZq4w1+lIsh1h/01njbM07k1nX9uq3uFMvGsXhiFpkYz6knRc9U0o3Ojjw
TtDV+r8E/6G5U2hB1vMw62MG56jjv13S2MYRiGRga2iYOpU5taRTdcw1MSdu3G2pFMVkfkTzkImj
5XkcAbyUXDXwCdjK+euuV1lS9JaC0Tpl3gcDAnC3T3zo1S4VXys9E+weYN4NZ3fJGoYk0CVEJ95B
OCMs76G1BOkWcZrutrOghydSvJrh9MrlNmTcUGATT66BuNHBsTmDAYH7kqytjZV3g8wPOf4KnmeW
M3NSawTsQPzto2yjaHwBlFmsHeBGll6y45+PCFgcibqfZBrZekhKBDGRU4XxGtjy9CkRheZr5fBv
NRXreqFqFQb8m/iOApdOJyDLYSxa8wkt0Urns8nsu8dKuSOdQRGORRXUXHE2irym1xk5eWnUQMJ+
snDEzLMQGpwEOoZ4W0zP8qHUJYAf5m61p/GZ0ajjX4KB1twNs7v2DfpKVs/NR2lw/ikPqB9MRhv9
vJyl/s3qM8IIYdhQqLOb3YlV7TMLWIZIGLyd90YDdpoXWb0Fp/8OGXe3CqtPgR0wMHVqQ9Hhg4ke
y0Lp9bbCuE6XcHelJsKW8LBtVusDNugKQWxX4ZciSs5effqKtN1Q1/F9tlmBXMetzxezEJHrvInU
eaGWMtxbNzVTYkteFgAP/LGFX1ul6scukV7qT7zoj+Fiz/vl4TrxhPxtA8cEa0PnWop4+dTlz8lm
fPUeOJn8b7xLsCdPeg7yNhd8b1qWODS53cj6tnc6WIOSw5BIq5NMf4fu06xk0gjNsGXi4h3XSGPN
4I64YWdc8/YddJlNL84CssTgWnPeNcRowjIBOzn+cVaJgWTs4f/0alzn1APAjS/yEHl5mPWfSh4M
dMiwMFIlWLrO1Ccv8V2/bDMzBb6UtXS3tFvVN/CVwtMDwtDESP+bLxtRZIBDj9oNz93xmw+dXBDa
hq2cqgmSi2MFagArw5FlLEph2bixVhYQDgy5MysHhX68V8EOBo9gwB1Oby8c2Rb37JjczqohLAhh
878J7vLtJsHyQXEQIJvH2PNfpSjIC/MTI9J/T4PedEwf8VOj8TMm+fNQ4p4r2lXtzxMQ1B71Kn0G
ETFvME5m8Z0Zk15f4uvZDIfIrSBwraVHUPFY8jvZHbCjusFlLGM/4Nd2oUG1hwiQ+oAu/AadSRaF
lSXmZ6d5gmiJPixwfhnKmIKGpXVuH7Y6zxoYsfDPpmGODMUY/zxmbOLfV+Hyl/LMR9OjLYRsxTLx
9h2lgAY3N5T+pqTC4vJW/GFJ8syjmyAR4F/PYAkc5I/wng1nRC0iEtgoy6DzLr3parCEyNnRHcwc
nm37NxpvHfxc4jy6DYZ2g4LCPbezL6D5F6NngLZPIP3VF+eWx1nK9gc2VQFuBC/pogZ/J7vMcun8
xMnyO90tJgRJFrg9OcA62aTfLfbm+JvG9qrlBd2NQGfCAi1r2AfkSrncmyyti8dW9vhJTKmnCRFQ
RrjXo/LarrTfr8YVyRq8XMEhyI7h8aI+V/b1Ncp+Lm//gAqDvsVnJB1LIcrbDMa2ik8Q+tE/FWHH
dglVANIGmKMM0fxs+7Ozw5BIpjpvDI1CiKoEwJ0yPQcx4oi/YdbIat6EKQzuuo30fdRJLbc+f0XM
7FT211j7nzr1KI0zy/HQEicNDf5d4yfrRb0WS1FX69jK7rWhTEvE/aS5Ezpu90n0AQOPF+Sd+3MA
LtCqPG2Lstw4mtGnt/V1ExghLKz6BkI5Cz1jd6HPZKMW7ADrG85MXRytm8Sh0mBr93lyA3kDSOg1
y1PASnFi4k+yIjps1UyYA1KvvrMqdIAQK+l9Qj8Gb52P8FEmQG5/MzqkDsrHvKaW9BYdUxnpMKkQ
2WoMjyZXMsHUHegCb5j6D3lcOLmOLftLdkDvagbsu2ILodDzyQwz8tz9dVyhAsxz233tnsy/Av/I
qL+TdglXlYN0GF+vJr2qU4EhamhEaNV3JOtY0yVpsxjO3mMe3x47EgTYcVHGKG3YJGeVsrx5bpki
nmPJTPQwK7z/bUbcs9mD5JdreS7wmv0axQsMxKqcUQNCSf+L/P7pCsGkxJ7EDxis/fbvvi7fgGW0
spE91Xolt0AYEZGNlUJqX7DP3EpPVyiOUMnBGSbhgPD+htitnLHnhk6tuzrbLrs96xT+FjyXf8/O
fq130wySAPVFEw+fgFG0hEeZDsVTLdieXC3tXwSNQWmqdSrcORL5hPKyKci4lrcjnMV+KZIjx79X
WCa6kulDBErlagYRfzn0gAYyUf57RAYiYlMNiKLI+DQAD+F36x1oIAqjJt2Q3aYtC4EgXg8TSkqK
kJ2yKwev5Y+rWwkzcZ9GWOlPuEBLaNyJJE03Ulm3Qg7dxcoye6TrGhta5+tLj6mN8jQI7NzJs4J1
v+9WgTUB8loadynLyCrt+CUjSS45AryXfgzfewmwWUqUH+LMm8Y3FFS9repMMpyMqx3ukxbI9U1F
hUZTb2tFehnETdw/r23lo03gJk8pmMHlAKRGdtvwBF+tuhVdysIrr9Is5hCesQ1RFH7x98b32UTH
mOlIHxrGURyTWA7mHqvYZ4K89PLkYwnVTT26MHVR6yJs2lzjAF7EHBMNRnXAQB1sEYKqh3KPrx5T
LudkHmQo931mw7oEfJz4bt93877xUGX82927aAAuCB6jDcMGpjG1LtgY6hE2kqbyJH1ntskuH3CA
B74rTMUto76gs3q46hhauwOPtjnEf2ov7CWqSVZpGHHd0vUIw9SwQ+YuAuxmEAnV0iCD8UTRgokA
g4d95c9PJPkZmzGtT9eCayHsyZ8bUleIrAYq6p/pBUUtPiR4EsDrodL+Da4+Dig/z0ak0VcMMnNV
mc3NOmgwlXooEWZurpR3ddlgEH21NIAWCKfSWLGw0XK5eS1pSfe+DNOjRLsprUvDBSprfiutDyJY
M6Gc5Jcsow4qFv6BeZ7OJp9gmSZsro/4wg10Tfu3A/Xw3BJKaB6B7YC3NN4EwbqnZxDzCVKp5Yon
NuqjHlS6fNUS9/yGzItMtAGr8QofuEGkmqhZXgpPkJ7EgQivRxgGCqHC74ipF/5xKpSxd6Zc+HhH
dRCnR5pyflIxVRkuEr5hgzp5qev9Sm3o0zm3X2gN8R39+pYDMzFbpA0uiYYKi+FjTA9mEC+qY2/b
+q+cbF700GPNCesXhjYtmPwmJRcdDEO3aLW12q3fvdA0wm83dCCcijcuE0qt8hrAbUAxiuALrs7v
V+iRrzYqEy3Qt1Xw52QAYd940L0htWhp1kF7MWsFtiGPlo5XYVpngBjyCiSOuLhjunpXQf5+bkBX
CA5uYJbm8E6AvSL1VTrMd8TlI4UA59v4mrtFjXniegOSMYUe58HEBDbqtijc468OoDU55HJlqtsG
0k2Tc1nWftzccJS+IE9JYWAVh6sWi901LYveQPDGLvpK7qkmfbGAKebNvd64ktf53CCP/C8IHPX1
oR18/3OsfE4xzEXjCYur2NTHaDGmRPg6cP4PBaYn4wlnYuyyQPplJ6vev8wvHNt4Dc+cUWD31BDA
C/tc6LO6hxjV/grYhhSoAy1IrKLN0q/Del1nvN7AWFUWLhY6BIC9fvXWWxz8PlyUiGCLns2efY+m
/WYk0g+6vh0anspiRPaIkHmJbZ5EwGGdv7P0sR0y8fMISfkR57mj8hcqsjBLX2kakkTQJN73EiUX
/W8j52sAzcWe9ARGu7e3CPfcoTBhY2D1fab+GpO09WR6UvgzQbftlVlIPSCDsMYrGwRx+Zv6uix9
Q4ddEIbru4SVIbWFRiBSSmiNpz9vegz3PE3169qeYsgPdpUeT+nHUGhH47nTWM8Q2yPw78WKUVFZ
bOBGzRKU/0oapxzLBFCLhywK+kYIcsbTvC3/Xl53X0OA+SjdOvfCMljE5Kshe5+HCAl/MxxkZ8LQ
BqR817CGDAKyBJ76QoraaUAzm4KXUlDwCcEXmtEmqTFok3McBoKWdJVXQ5yBvm0+ActJmbJRCSNV
tOaL5ntugJDk1o9epYHiWV7TSNIj2BKu3QUSn4HANGbS+/o/H40KdRk9F30m6x501u0uPpsCJzCF
NB3Jllxu6Cown9RVsa5OIfdbKnMMRnUMrPJfjMrDlt2tjTlZDv6iD25CtMg3Nv5zkoV/vq05bZaB
CbDs4c0GR1yY42xPXsUkvoAK8UTjBMlSX3j8roSe4B/E1LnfZWm6FLJDZLlqd3SIhgEdS50BWekb
L0AXzs1iGfIzVTZkrXOHb8rq0VDa3jtznVSjsIPwO0pyJNdgrBQpwY9QKfByun2nyk2qiSyt7Z8k
b7bSX5K/kl6kYmzD0fEiRGjaeTJS0wD5oLl0JWdu/xR5ZQE8YQT/Z3udCZdFIEY/rl8Z4nCLzSd8
inujqUzRxJa9VffNm9VjurFHf6sKgiIvYeD/q06hacjsfn3k32ocbB9NgWx7RHjd60OUQB/5/nOd
ODH4V/gF919p8d4AeQnrUjBvwgrDS17h642fkYenxvtxpy0yVWQhS3UKqmrbtBLgAd6ONltIGuOt
ba71rvaqCmPd5md6RvsX98nrPDQALIj/H86lxSCF9GYJ2LCb9ad/npyH6OT8D/uPmMdklDOPTXWB
AKwr4PBTjSDafSh7hsAJlaLP1HsbaEyZquyDy7t/OPKUQZLGmyCj7e53IL8p2PvQCF9aAtc8jf89
PhTKl+PQ02HNfmlRLxNx8NjLJLok9Dn0mlCa7Z67wDTDmzwPBuAtETwcE5uV+eMWF7UBlIXDYmcf
aiWaJHrf8EQRJfTPEkYEpLP7O7/gCDd1EUnmBhEwOt6wMuenF0Y0gMs9NlBGEIqkWbJrlHTgV/T0
4ANGxQCeXZu9h4KFWOWTum9nl7yeJKRe5+dwD+I4qzmiWm8XRQBbp5E+vp5/9ZLAWExxXCmvzQAo
vApFmN0nbY7CSaFfwNKXrkT7Vkgtlt6yKSjbabl8np8e7y/qEy/kgcEWe3ukA150HdSw/JgvyB4S
cuCHp809MRlSxyGV1ajqJ1wxdMWTFJfkp5ldpgfybf1XXCpvymwYoaaMno5xkJgxEJxBrlWi4T/D
YBx7s8Et2YHpSQgP9h6iQ1uBeRr6i56y9DbDSfQhixFapU83FQtoZdhl9uuO/G9Y6MUQ5+IaAhaC
AgiBOf8hva7MUQ2EgntXtH5DfwyvnsqBFVHt+N5oKR/498W27gg0e0FNb5TgFuFkrtA2iRuJGS7Y
axQW3nVFtN66CFLB18NjzkJbXr/1/T8bLqq4ziLNAk+4P3xu6VmvMS374UKXzq7DuaOtDB9BOvr9
UcHyDB1SnohASf2a+B3NGqGEsbT0jq0iV9s2y1bm4Cmv11PV6BL/EXQeOUm86/D0WRjGvnzACAfb
fpwQ+lpzHCM8NE8knEndIcUjgIWS5Mrm+ZyB7OIqFlBJkV2iyTgYUV4jY6peuMpNecOBJiVPx+ug
g3vTm+Nw15D9iDCSzAk0Ta6bytd3CcvTNcySx5oypQMDeiF/52fIEjP5ZbyjqOXu7Dj7FLVJof7k
Thcl04P353cIOe6Y9a2Hv5vOqVMXdbUNLQDwqqzM5BqxrPNRt8sl6vQkJz2neFmZOlhlc92+w6Gf
84cqdK5PsCNCNH1/oX0vmwyCniqNMqgiYEE/+/8QsE6YK1qDd5CPbGhCWadlSVsxIteT/Ap+nK4q
nFqPXNHLY7Xgzr4j1lFFmTbSsg+jZXu/Hzeql3QvPb9SkOHzXmBwdgUMEMLo5GGVARAAlItZwEeT
KFE/TVSzfyWP0yH9/eUbuikPN+WZUdYPWAroKEETRj7Vyd0zg01nEHT0EBenuWmD/MBojbijnacF
n0yZtrzzFGBMaH96VcSeC16Pu4wXBVSLk1Q6k3orP6EohWQZWc0GfFtXrv6aBuyExfqYrNPrBNqm
M9QZJjfIfezcmVhjrKy1gPkYv15bWKHy4ABBI946MFyiPEfbV6dC1sJJ1KBSrDvmafOTSlMdyqNl
0NJsLZa2gTssaOej02mvHpLFCVdnouHj+43JLmuIbXnh3VKZ8ONKWyVC9rrqrSBWyJElmocFnKYL
a7RzTo/yvXh/PyhUGETsBGyqGB+fqaUPrOLUW8CT+3fAyrecD8AkFstn6nZJZ90BxfVgOCii6NfT
9lrIQPoG1H4ecwe4Z9J9U/CptQvGtHEA08XzMzHoE7STbSz+EP8QjItPPlxi5YUcv7+mITbiU9Js
pNRTBC+Zu4Qy7kSl2gEnIshmN/wC1TF6josPjb145KSVJe+neuNonRDxxuVdQMI1QyM5VJYx4hli
z409DAVjuCidQ8j0uPctx7t+Ce7WUIu2ggPelcINHIzJVJtaDi7lXd5zCRTzbJzWxIH0gH+/PRbN
XYTkx8NrQLPerCwUR95MTBE5FJYGnqhdeZLfWtKnBsIrfDokfgohmyXrX/0s2ME7du6gsv/vk7e5
3OmeEG5c1DjJ/oxNclcO6KVMZHh2ndVxd3FGvZ3cOgNtF8ctCaCJPJZj4JlbV+2jSh/nMMowCQ2S
hYWigMFXlb+dkz+ne3EylTcKnEJ1Sn8sb4ZLeUzJRAjGo5DqC7OXRV34A2fYZK1NLsiJdxmC3fhV
uvyd9w3b+7b4zI+ri5HJbU3gWZmYzDLa7Eaq3YiPMyeNzfTaDAqKy2BIUGbiiaHzJHiRsZgZ0R3s
0bO9fw2xR+TWpG6m+UQmVWmdkwRRsrevZiPh6VBte/r0KMg7iDmJoIoyuluyxoyulFI6O/5D2Wgw
IhxKehNEkKnnKdLPkotRXW7OERl3rNy4F2MrliZqrS77VOqXCHcgkrF3mxmNC1IgIUKxjGJ7lkCv
irkhSdrE3PE/xuhymjjAaTW7CTos5CaxnKCQoLEX+NIlhnUGPFvJMdau8RBZLhKc/cUNaQvqcKHu
/EEMzSc0d9yAwup01CYhZYXZHfoG8227K7fsW1zhMCPzICQBWkqtfcupYyQS3xNOTi/AhtYNklS1
slyWd8A8XlPc/NnVufuv3KmVN3CUMgJPsS6yHzgc6U8GD+hyLqPXSDUuo7hCKF67Ij3d4RLGURrF
6oNpFP6lMOZfbn/C4oweA5n1oxUfSzBXmpS2lOXiHg17p3a9IeLhVop0TeMGvsPCHsPIJE95WPXg
d5XessO8OT2O6lx9OYRObqgtAhZTa8zNfQKK5ggS5UQNRRM9JpKKQLO7P7iqzEkRN4jpnE/ydnSC
5EdkCgIDQ6xYNL7ed1lMy+k9yvXvwePwTX1fov2TO4Gh3o48f8bNb3AmjZM4wWbO+GYKS1mRBBqe
IUHKvCu/l7Hm6wGz+/nnKdZZ7yrClwEYb3D6VJWRAaoZWHH6xBEya+s8UT7p6/iPSrxTmxBrhwzh
evEHyJ/CzfyX9zMdsQJ1c2/JtZxZoiSGxY15wqRm3a1v21k966fdmlHL92ifxVYjgNzzhikkscF6
pZzFmAwvipo5xoMU62i9HE39UgQ2wz0m2uVG9XyfBveihpUQxC17SGDChq+XaySoqeetb0i/jwEN
a86LOMXVOSBAjUNu6oCNw9sq1LA+hM16JvyH9RnIaqu3X/7dXOqnPODitVdFACPr44LOBqudaMbr
PTW5HyC7Lfrq1GqMVrGrwPylgmQmE6M97CyDGg5MAc0X+uz77UUCGa5XFIfRaBguezQ2/4J/faur
cpjuHzAHcFJdloeaE9CaaRnpXHgLqp2GYvJqctBsQ7L0LAcCesFqgRvl4BjiIdq+phbh8oWEyZKS
8LH7wH1fRrrJmi5F6/YO+9O3gvGSol+ocmVLk8Q3P6BjoBpf36nD38/nRxZDZfhEIPhpwrvaE4yP
HN/mxrt4vs/lrg7n2fzSl8sLHR6mofe8g1VQVL01SsC3DyRg8Lr7bfJ3S1As22tG/ewR4U5AgKsc
urk0v33u1DgVqXxjwGLgIGJcNwxgUxCAKzchxHL0V7hLmcXS7Y5dPwph32bJKVK6fMskEDFgaQFv
2+Ffdldzm3MUdr75WzKTKYI55sdKe00UrohKjGR0zsByWm7VoCS/b9akFi37ONuk35TTYZJtlGO9
l90JrQLsHY6t3+oq9ziRVHaFP2CdN1UP27Wmz7je1k2uIG0cpgFO/4hIqrDL+pAZQ8OKhHffNU5A
sslmjY+Y6qrN7156MO4yMA7bCITUZrm7t6fY4RIt5VURcPs7D+Kt7CkieYcBxRD16oND7bcu39DC
/6p9Uo1ut+Tovmg8D1gb9cNjpGjkfynNiYbBOsqIoeO35Mj7HKlaNfn4es3n0ksww3QWbAorV4YV
EHzrKFTwEjg+X6Fr3VQs/zqH9PO9XBhQQeRZgta7ZZT+b35ko7s+0+Y7wf4+jKiPMFsPRDiX44dv
ME54mrJwzfbQA/uCro4A3FkxK0MSlgl3BJzJigLFUz85fVFDjUHaKdgtjNhBaRax0PY1CWERobmm
yHXxdPHLvitGrv1b9NlwnQmPYsrYg059Znly+4AdDVjllrT4YrWsB3ROVdgEQXaAy+AqzvwyTKdL
/uU7vH0yb5By5rJaq0sUmoN9JcZLkXbscH2I1aZNjsck+zRe0XQ25k3q1CwZZwpOZl9Gj4GDzmxu
YoV8/b+K2kZjYzfrAemcRnaSFaK9kF/bJ0B/Ek/jseQDU/tEp8VZ4pU2qq+M45NXzewP1bb2RWLp
WkLMm56efBeJOqknKRWf8JbpKxBDXDcBw3m471uoewMFyHfav9IEdfPDhmX1YQyuXica5tYKJYba
UHx9BySzXIh55DsEzxPRNo0nH+LtWQ0pmAUud8ocj+oEusw4VJD/AU47ibkoppLTvRIceTaT5Jr4
3f+c0eDg8BC7Yt6kwjY6j/PcPYQHGv+L497SplLldI5YUZ6XpFuiqjWgFVdIa63RTKGZPsL3rHYl
+A6IC/ZAdJweAigmw3nZindNNJg76I3LQicCKMfXJXgnvV1brO2kC3z62Y3m9jB15qvq9oR6C+pm
90mlwZf5YHzesGI+pBxz7zRPhTcEM8EFDpX7gF+KliUJF0aCIXSSj/dHHxhN/JEVPnzKig68/vTm
bgPvxZtn8tulPvxSHDm4QDPUTkschAJ3L9WhOcdJ8FSb85sxXl+1UPNFMkV4+dJ0BuZx2RR0R/RY
LdIQEJ5+BIj5QJlfhRdx8EXhSj3SEfhaNESLEXV5cQZl0+Iz0/UutRWHANV5CyHLxfRwKjRqaRQa
GAsk+DK8U2oFFk2mv2mPMACXSME3OOTxCYXX+f+5vrcj2aTv/RgbTQLnj7x3mvtBEhIbJ0zCmhYk
zYij8ARXekPlOU+Gr1bqPe6ihp8Gvb16aT4K8sf1iR8dgvu1XjeQi7jmyracw0Vxt4mpWEUQgBOI
W+MmkJhdgV0MnLgn0cFKD/Fn0SMY3SCavtw+EM6FvO1rBj2QUC9W71CUeYTiytuYj4CUpSwirhnT
ALqwRXZsyTBT+0IpEQeG4DQvgycQ8pz7IacIbkNPJoGI1sHrR+M/kDkSbEtlgJzDSWMDaOGuutlu
NytLN3mRvc6bYPgXPAqUWFxc+Sh6Vroq+kPl0HffPrNpuA0WObpxrk92HZ0WOwA5NDQRgq37YT2V
pZzphjvIjPe4S/PbFkHqjh5rrpFGmWof6pa5qLloye+Mk7UhBD6h4dtcLBS8rbbubHzY4C1vXpvy
Pzp9Fp2kfRDwDC7+zpa0DWc4djtUYYhkuS1G6rZ/NOu1TL+BC4rty2DFgUVP6WcisjxPVL5hC6So
D+c5kaAjStG6NaB1mH5RFxO9O8tcKaT+z+SGEsWoSFDqH2qYgEr8y0UBYNiByH/Hc5Cz9/7QbmlL
zCiD3aNaiKjgfoaAOMwZ7LOKh5taTrIfbjG2jrdk121EVYlK0D9kH569DLAiX6TczzDQN8scAEId
mY9WOz7s3RoBP42eL4SIlaWURM29DWDrglcmy4StsoliXW3e+h36Hv0nctOn1DNt7SJBqphVMsQT
vi8LHLOs7b1fsoBnCJM6QbyUg9RzbCrOwbPNn6miLHrCI/IrT1goeUplIxqNKlJXU6LBx/BUZp5m
m9N+EcryuzMczreOTMKC03nN+aLLRgeri0pDnsCm4xBDkAejToF3Wvi70RA8s2Uj+NL1Vl76xMPR
4EC93Eg0DSyv4vHf9fhEPMAZs+vw61Oq9/MlK3AKqMEhzmzL22AAq0DNJCqlveSYqD0daPHCTnjX
8XPfuadc6qlo5giOjxbb9HYyLf+zUJwNOgFKo5pD55tQE7Ts/GunMw6jb9AsJCj8ZdJNzs9664Vl
T7iiEr3bHGnM9rZpCPFj9QjWEJpV2JPErTDexIW+93qjay+ZTZlr+FcN8ClKAAdCDZWDjL9W51IC
z4Q1arj81EFamZWI5bOIiSimHOCLISDOrj+YiDf8tgKSNkyMbC7GGQ5o+r8NRPgizgV4SRSf6RVl
BmXibxPDCJvmOvqMtHORA9IMY4bFKAmme7YVu0cafLngVzKuqqIAzWrgUnnIlHw7XNis5WbQiorA
YqO35PbYftOor60ec/yVkemV5JDCzqQ3rXQSTVJhrDGUvIOULppddCZm9hVzQAeDUL9qxf3PO3B5
UXxo6cnIieuMtLYT7/roVhokBqI91jhu6+riF5DnMSukPWJijuBRqMQtuvv2g3xfqAMnyDHl77e7
wG+HHAxxJIBjMHqAbKKTzALOFTWr2qXWvop4BJWINravLGFFImeDRtaTK2d7xlvV0dbm05m+yCy9
DoLdfDwlcOEaNtmqAFwq20IXmF0cSFxmSf9ocfE82tTUhOVT3E3rJALanyxLdK2FKNIMiRWARWPh
1Fvxxel/1rJM2FOux21CnIUdJDlUwD9mKeJHYaZFXPYmciNs1js/bwhyzWeYOQ41xkChHF29K/RI
dMXiAnMFcxKyvykzJRbVbP3TkvI7zx91SCPyyQ9ckyD+B6cW84tq3mt3Kg4d1yozQNoYGNSBRXmG
+kexA3rcRvGkis46o0aulK66w3CtX+AsCjf6K3yQJRzMfWe8fFdhJMkW8cUtrlTU9z4gGglmZ04G
R2JNJLXYLrw1oqovaOyj5nxEeb8pg91CMDjeUe4jaQILSrTcaXY9jOXL32DVWyA3tSOTI9V7m4Q5
cbmHAtdBJ07atygV8W7FH0SM7/LR6qzzB8r2mCRsBw9b3K1EColJ0/z9Cos47/aGmq7w612Nfa30
72827KPo/C4czX6lvDOpVEgGYyULYNjJ4Rk7Ra6YFL5XEGUJmrW35ZWZ7y7AxqPrFzuGlmWxbfDW
5cEszmVC0L5B80z2YBZ99/OLuUEA4PB5O2Fb/7nD/EAaqFSPHvQXYRajcLHAASpNpTs6EA0JKH7Z
8Iv5Tz4mG+LHOhpa0tQfwmKERY3cTWqUPmLZSo7voGjOF1+Dnn8xziebOThFfWUEatgYu9DVvTh9
wgLzd4hrpIzJE5T8WqfbEI6GvSOeRj7w50DjqQ7mHfIFz4f6TleJU084t64abeqQLtkrcQf/0gtS
i3fg+SSO0Wn6x4eAhy3+afO8u4F2p7gArN3mbdg8IvQ4kHo3Up4GPlWVUvzl2pP/GYYszGYQy4ue
SMYUfdcUYJIykL0Hq4l3VzYCQlwBuptrlNDaUZ7lZZrB520E5Etsafnb8boRx8fGkPZKbsZdDAE4
JzXW17pmd1HNSoMH/JA5q83qno64RIldluWJ8ZEj2v74S6N+gj0vGfc0+DlssU1DuvD9/UUf6Ap0
eObG+vFx6fJPDRA//DQ504FNfbTy8jTyL/fj40Ku1S3synnL2ln6LsHUkoIR4+VqaZQ4akiSurgX
dL0oI52h6zG+LNgJKUNSqIV5PPs/I4WTwZOS1i9nAgTfEdpd3IwzCStEJOtIgj0zEtm4I0OAmvna
jgYA1NMdXTJM49xIvlv+OIh9up+JQrCV7HYBIGVAeCLewFLaXk3XI2/wT4DP3cDR8jKvT/3O/uaa
EcV5MECq5EkUpIt7oSRh5W8k+ybGSV5t+yZa5P6zvEb2n2EQ6MVB0udpjzBFcoU9W6ZAY84o4iwo
wJn5qyJ7IN53i5kdvUr8W+tceQG7ZzehgxR45pNe3Z5tcljjXqPTrS6TEr0qwiJnjT8MijUFz0kT
uoAL2foUuz3M5aljII8jCJtq+v/hiVvTRtplLuJAwGaUEZCX4oyLB3FEZrERdLKhVeJvER0m5yj1
OVAxRfrpvPTlbx9WiYexa7g9MDa9OdN9POvdQYOfHmKgli12kCGiPT/vIsP5Bu1KoauSE2DSoWrL
JW/7WU9K/JFb+ZPgzcAt8MWsij3BWb8TbAAqjc/6HJQ4Liq4KvZ+TUsoTz2V1Iy5rvKHPKJiSbmo
lTHCr5emw2tGkcf6PJubdFIupdSQJareAwc2NngtYFAm/cVA4xO2u3t6NiRhNmynhnfu1mP8o+nJ
WOlZBKKGvqZCcDHHfcg7+f/0LyHDIshisFPG6UJYOhoBSDORRUQ0j0nuyetqANR8XC68+akVQC/h
84dhNYsaRCiznOjo4r7lD+g5QTLKbmSJVDxtXPmi1DvRIYB03qKFjowngA3+/FyjFN7k0lJho+Cp
RRTJTafiiN9M/56n6P+eXYMvDtG2SgYOOkKD6l8z20Vxe/m/Kx26ta1shWWonYDN5PGS2c8C2Xho
OSHh9veDFCkfeoV6YKft6A7FMtbNukTbTFlPh+g9+rQWeRSVrkYt0K02dt7B6K5ejTCEXzyfTOc8
TAdO3fK0W2e7AfkW+QWwDAhhSnwxZpAmoQB0m5KkCj5sdlBRjfvJqcWs4WwXli5nputKmI+5o5S6
K2iWmqNBYZAElBScoET3ANsTpe1ZJoBvG/Y8O68YjGPOUZQmjUvxBbLufsq1ZSCg1vf2h1a+sUNz
00DBbcZ86knPYEvCVMjc4qNvY4ALvLw52h40OAsdcKsyJYbo6jki77OV0KgdgfpYCa0s8BBeH4Z5
iL4lgVKRXlxwWY81TcwiKBztUchuKbhyrg5aBdv2Jmd2XMxBW//oNlr87Z1Q3NdD2R6d5Ar7nJTH
Mzqp9vh2YQpiHfArg8rfrJT22gfkVIXAj5wrbfbShKzYcpAUVNgyc7aQDwPYhS47UW1fRx2A+aUf
kjxNDJV6D4XcGK5WnxAeAy6SptptG75pxBnVSRL4ati9fP4F2qx3JUI7QYNHdQq5aR/VNW3dlRAX
Hv8iq0hwEEr8+xrvWGMxI8U+XQfc79M0Pg3pQrekEnbmJtugl4NeA9JqLpKIaXBT0/JMxlEDHAg2
y9d6UnvjghcQfPGN5AH3VFJMybB6IrRyDtKGbGYYTO9/w7SJoQu2XowOnB33Haf8SZHJ2OgYEUtt
/QOR3nX2OANmUCBgJ4/4wK6SJnAChzxcDj1ah9ni08FZZcHkAtYqiCl1ay1SZhHw2t1Banmruig1
lLHIGyFTwQ3yxDmhYMdeBjHSs32lIthP4RzuNa0Ploub/eL7vL3K34ZnYhN3x98xCA7bq3eUXhwh
LycAPmwd7m5WC+ciCRXT88dQb3tMqqSFLGtmpXmQtNctcsj4LlqbrMkvSdXicPN9vCvhYQDBocNh
7WLs7MQJxAkTV/JEedaZH8uEd+YYCynt1w3Ah5m6Rk1XfIHrhb/DmjvUmFst24vfG5TeoIkdQj/J
wIatu8YgVrzVvA0FOfInFTGn7Z5X6EBmav2qsqgqmoJ9q2H0b9H1ZBHK+wZmM4LKSGKChLizSTg/
aKufd8eJ4nafJrUi+dFuUCmLCgnEFVoqW6QK222Z2W729ywUoVrEKvUF6NESi6z+DQfjOELgY9jJ
oMboU+cg5tgfwjsIHjLNem3PnETenp3IyoycYdMvvn44SMbbone67Yqg8U9iS25mz4n8++/xw3Le
UnNPsyfqCUS/sUoSYupQKNCQW8JskxG4AZZYIoZYzJNFWlMymGbbhQvYyNVZHp/FHrasSvcqrtrP
mJTzf9rPcaRlyrGb4ehK+VWOFMZ+6SpiQKQFC2aa//8mkJKJMfSd19ICKLa+3S40azkBl98qDKzi
QpCsTJbJ3/V09aJYxjC6Cxs6g5z566UkdVoa+fq4WfjMaeQJdkMyGA1/AHE35fcIP4EejElRNhAS
W8dtLjV05KMZpGfSEJF98mfX+n8fwGR/5UZoZMsRjSNm/Hta+6/+J6Cl3oTccpT/MQkCLgPBh2L/
jVYi1hjrg963r5li4dUZprFxQXMX/ZqyqnZ7IUe89KmSgvXNk/XBWnuLNbwSjdZmFospcXRKvRPj
8mQCmfBpYI+KfewGR3yx8ZRgLTgxdNo3bxTOZ+JP/Hj3fpKarbzeV8YNH4k8I3NSVRfm6PNlpMoO
5XhEdyRWobIVEzigIngs/VeD+uZoR7dsM8qGLL+gwQ9ACdRUkUKvwu8bq1JayXDJVun/l5O3r/Ui
f+cuUJVuOL0s5oSoW99543fF0JuBADl7oh3Z2lOJKXRvtSsntZ9V7r1IaQaR5bKgyhcwQUcrRtZ1
jJM/BVo3nzvtFgeeJzdJz24xuC/iJTsRznBwePU0E4oTH9Dh0yP2q7pRuUXDC7AsSdKg0G1iJ123
68SDsBQNyfs8jobpVaKjp9WXufOJjyO/fZ+DjiEFSFrglD7vZDCQRtESxQGRW31G0am6qQOgVPap
Kf63D8m9jQHKe5w6kGccvTp0qSd2knsyv6ulY4tmcvA2TI6ny1ghJ+h/6VyoUeanQK5dy1p8cfSV
FLpZhKV/s3GlxbQi+OWTfhVXZaO3m/QVurEd82J41tQChrhRaJElQemOmC9xYvHaDCIUPG13yiUx
Fcm+OnE0wNxTtfNk88J70BysTmJRCbjCjTfunDGEccEjfedhiAE/ieWH2JjCWY30eDiVwtJi4EK5
xwxXogAcRk2pBmSj/NI7GaiFGyH04X7+C+E134rvoO4HMvNNhf1Pbf8A3One6RepEM0ZB3HcFrK4
mMr9+efjHPcnLAMcTrd7+LRUpAxj1hmhx/6OcB/+Js6axh7qIrJpqQrpIobsJytA/5gggd1ijXu5
Val+CQ5PXUTh5BTT7Q7+gPCGd1ILjAsJWZZoexNwdiqUuCTAZXJt1JQE1TtZ9EE448VHJUu65w2u
McyKV21KoqrdjepWiqRdi4XgRchtgv0JzYVI/ics2Fp5jHtu5mZDz6GeyZBOEjB7HopRRViV4BF0
q7ksMLJVZGRUQBXTFG4885X3h0Jd+GDaNCWGjhhhujiJ4K2Vr7XGIoczl57QwETorxQimlvDu/xD
gPqQ1M70CCCHWKkrkvTZQ3eRTSrfMv+Jxo0y5ojKmgqhl4U41toUbNQxMgBW+476Cl1iNInh2Goe
EcOENizV6jqCSjWmnLOOw7Ta1WM0N3x56/JHtkZDyE2JAPtFs9qTwTVYTqXvrEGExwrJDSuweg+9
iJ/8A5/+JizKDXvf1aPDsqj7yd5x1FJ0mdRI3NRtPA6dLnD2KYTHuNwF5Q6cLWjUx1IH7ZnFmV2N
lRx0jLXtRr35TNvK625EOF6d7ksLMXMW2MAsTPtxdMxIVQU6GniHhWGYl5pkRouDwwPRl+1tSL3v
860y2WFD3UwJ4eBfs4wsUESqTV4h8YyEIu3rzNHhLAgDJMHLLuHPNsLjStpBS4tqRanLJnN5Nb+0
3BrVGMlaMAXjc9A8cRWmQSZs3yk4exWRvLBKEnAPULYwNwQ4M7gdq3tKkW/s4tnAntn1eAn2DLec
+P89ZfG3aBbN1E4UtOna0I4CUEqu2NgIZS+TuL9DAx/GaStwE0AXgAJ+bfcg0qihG8qwOj1Pjh7p
myYYlkShtje7bgTxaujWvuUh/0ne+lDDISEFOGTjv0jlZN89xIp/I/nX4oGFperd6CiJpmIlmFd7
rkjLTweKlMEbSAHmL/B7pf8FETKyJoRDPTcj3nMq0YIFPOpoce7CBj+rFLYAo404Su4vqNREca9P
U9iXvpq0Bpub4hNJL2nODtNrAkrGIPdJfSC9sh4ig9E5ZrRRMMTZs2dOBw0/IpM6wCUrlS71hohz
fGHY67vDz2iwmI7YR6Bmz1BLnTWy97Lss5usaifujismNmua8Wa0dNgGkPTY1BJMNjWWDjGWZAEs
qgG9YcJquQuZ4yNOC6urtjo2p7yHHTKQp8Ro+JhgHt9AwhsM1VI6STttyEC3Nz6UKRlESo/GMOeW
ja2xwbluWFG1DY0tqocWLdkV5IrcKYEZSDGhoFnUSokgTF9XwLQwP5LBu1YcaVXEefCm1uMsVrcW
rkUTiizuwz5AFJheNZO+P1NUnItsaTkb9vkwgTYxWxdpBexh3yxX+FoRDOHXpeOyKE8rQ5jtb9iS
c6mxab+hUy1VrU8xAuCRfTixBAp0UaDi6XLHpeim3FXYn+yqmYO8zDevZPlnlNLzzSRKgDtWLP1N
ycd/Lm5vtmY2zby816FlvI0b4kwcZuhw8rTmi9QfSI7iInrHED3JWCSh9ef33s4xX33VCF9z7YHb
SRvaTr3EpacFAxFrygbl7+ppQTop2ZqT0PpZDytiMtGOZLGx8KmkGVuHWGogLIHiEC4u0DoL5t7X
8/P3yFGA3wIuXEn2X+XKBpLF0TVsJ209vQmq+8LnZp2OTB7AtMyMgcIAvptGHuoBylDEG01/rvjH
FAWVwIgGHt17aKEaFIVyx1TGy7goAPGfbEDG4FR4xPsF727D7L8/U/GkcBe+21kaPmX5BOP9A+kk
m1K4If3ovdAT5c8PjZ5cMSs1O7G4+fvNPwNCC6AkUgm1ppgezLXd6yvx6cxchZBC9ioV5gsKsRkf
JKL+kvKPB829ewSMjxEnmD4v+aJDilQixBX8Kj23e5E9wxzsLteXmRj3WPKVU5bOXrKJP2b7YKKW
sLGoKYHN6+h4dGPB7+HCggSPOVXZhuXeQO973i7gDE0Vxy1P7P46o8r+gsONsnv79vICvEhymEUf
PWL6Ug2tFySQZIIUww7WnfLCvd2zXFu/I+gDaZCK1gGnTH/xDHdr1pWbZ2LNFJrl7V+/GYVHqJPs
O/yW/6JpDxZxWYrvl+MU2Lu9e2y2K+XfclQPCoTrWQiLI3e8ukQTSJepu8nbXhD/q7gUTvA1PFaE
TqxpSn3s7HT6k1VGXCf3LgF8WX79D30bcDljGh3onJvZs4adU/QrTDDvN4oidFGYj/IV97p3ABLY
ZpSmrRojlIjEASH6NQng68DTLh+Wh5edxQYw7kyVyJX/ulhrioaeJggV6R0OUJnci/efWxqw91IX
X7idXlcHwv1/zvwYQoKFA5BD9ZWg/F9zb0B9Y3YQu+lDDH+MPrXJtt+DJiKXiTZ04lfLhDg8GmuL
DqeAqBp3jR6t9K9wEGW/7lhbGYB2iENcpJGnjaHafwYC2zEtxYyYQ+D3xhpOIV2HgxdCIaHJZPG9
o7E9SSYQhV54HJP4vO2NddopVm6CpEccRmYAm57dfpKkYZY6XnjjYuEeEx589//uIWUntlJpvGbP
8q2EVj6VK2UX6u6IjmgycxbAyqcI9w7W7LjioALSDa10oCSa90nzVZXJrSztzNb6gvDzWi4dri3g
xfFF296jzAuA2jjObVmmPGCzKD2qDMPZuz2tYdSdpF8UUaTaKsPR6sx/8DHQoUTR9xLYtRlHR/kv
1ejLsyiSrZW/NPDoxNT2jQyCbksoyDY3wEmHtP22cfc+KktDlbigM9GFQiop7GBo+C8hbdIB4q9M
nnOXl0ausqJMCazE1TZds7MCuiTw+TjkVmxSQyZlThhi18oQ478yCQP/MJmCf3Nw1H+7Mfbz/JND
Uvti1QaeO1iLMWjakxr6c4dGagoswdhbckcQ0n1hXgph2k2fg2E4oMqmc8OZqWWVX/aOTGCBmjL7
T2A0aZpfmE9Qciq2ZyEeRa26wcG1BlUMY/HQX/duqcxYNPiqDGtoToJSAGloTynF4SErHurZSOL4
UqT6Qw88r/ShjuPxVwCPuzYWG0y6EpKuTGqc4K1lE+4CmEypl8JGBnLer6Ny+YHBHoIactEww9Mi
62smtj0Shq1Nb2XYOFN0oHbVMGbiyp46BlP/enT3jQX+QDbynRyApuuAh7eW5JjwLBIaV7MSFkK6
CrC/sLJ46Pp2acLEOOm5hnBVY70x3imuau1FmAB/3uyC5Qbq+Lw6tSrs8kQdiWD7FLtHFoy9Y/xf
koF3VlKyNHkUF2vVDJFQnhLM5Wyx1DwNILw6zO5yIjGV6eontHhemtCfmbX69haadJGjUimYPwIz
zXFXg4Yz4l6RfuHqfUXJTiP/RKESAKwyDasxWBcDJolMpM1+wym98BVS9qw1sNzRXVmTB6AaUtK3
jxqOJofPzkuysHhr+ccYWYCOHEhfx9QRlM+9evDtxdizNZcrDD9xNDYAaIdI5j4XiDUYyGjbGomQ
P2sSXgPfIPqlGmKv2N50lut12T7NEVyhiYZQ9Hbr5yu/8N8IqTivI3bdlBck2i1F4uVgXEy/Vj80
P7ngXQmaw8Sv12CvtJN8BQwjunmTyfGyyrRp+z8kdhfWX3naKGiV6FGKYBpZh1IKnnsdAZDtLwEf
z6RD8FFuFq3zGryGt4v9pdF9YcMa14MZEu9KgZJklQ1cRmlnqL6onSil0bA7uwYdsTrS6qKEqkOM
0Gdh3G4X8PIuZ6c1wMTYg7/QFswgi77x4JlX3aWFgSbvaXeHjkjxgdsnhPS4mjd4/VIFEqSsgl8T
U5Y8mYFpcBhqanMhbnxi0mL+0wGvawV9SNMc1ZkgjcESZ4gwsEjoMYnEbYApcriJPnJckuYYiUnI
35C2vOeTn0mUj5xN32WeGBPym7JJJyMcnU/uHEbnbtzs1gYP1VutDZ4b+FSU+2YyYKDIo4ep2yE7
X/KcDbSEFx1vkuFSLY7O/4Fj/F8Lrb9WN2XgeE3TAhlJwGa5c5xmvkeWK/FGfHVXuDNI4tqHDAS3
G9Z6Eb+4Jw9vf3BWsHxDVO29AZb4fHhHqdIboSAf3vXnY6gicAI9lnyWsK8CUJDr5/JTMRoHOS86
MLNoe/5AC3sKoAAZc2soDKPTYH0i+HXQfxkG2wWa/s1rBh6gMIaHsY1PSV3sz6mJ74iY8zvhYtXG
fNwhUEZGFVd48JHBzVoF7q9rsf7T1V2j5HbaP2LcecXPWpqioXvRZaiC6/2e5YF2FbFSMP89Xo+c
3DAoBgAhiD0vY8kf4KdA6E8pSjo+QETnZqidqGc6+4ZMPL3xaBWM5pFwcDqt+3d1KPhbjMCMrjln
0Gq9yc0eLs8/odLb960bk54/QKGep6bwT5T9ZHYN/aW5bXsXuFyUbKYKG6OHluWCW9BG3/DY2IFY
hn36kT6iEU4Ob2hCTMwNyeLjmW+76EL4Bn4kg0LXLHDSoBeDbaPukIyuOHczwuvuPjbw18WRvYs/
5/VilVAZ9VirHnFWWb3/fM4jOAuZODJ3K0QRaHNNImIYBImxUaGXQP1dqkegXiw/OJpHD5FXdRpO
TM+5wWuE8S7DYHttFoblvlZEoYk7+zM+gwDZxRTd9j6qW/fiBieXq6yQO8BLfjrmbw9Pq07NTN7c
39S7MrSue+zZnxQUp1EfGap2ir44j1wGQEGazYX3ZUPhMHQqpADJti8sICEEi9UnOahdLcoszCx5
wIg6x+b+FlsflvikbeLSeRuwEvn+ghars6dD0Q6VX1la6wwLvzy1YF6FIl17akexkPzDPABqjd7+
GenbFO+u90IbIZ3PujQ9CIIumhANQVgL+4MIHvXjC36PCjlU7PLMvq9AT00dVlxuJOb4JLBUabaG
AxovkKVgR/o6ly1oc3LU+JQ5kdZRgCO6vGSRDF1WQhaeCNAb8XJAYWR17YSJa7iynInMUTVi/484
Fkri3Kkua0LycxDx+g46ntrXlkGqqeAoCgzrR3N2Oa6gC+5zzUMgcJUimEe0xxI+i0tOkhjr+J/q
T0NssX5le9cfd11oMGynWOSnwCJwYLjb5/GKsVh1HkN1y6uvamwAbXBGgJXP4Mvaz3YhypENEEA4
Xr12AioqyPjagvq/IYoTUhG1gVHUKqLlCQOo5z/m9IJ79j3CLIJuTSuyDLfLC9S+VTnRYU++5oNQ
2ihPQwbADjcbGVWQPC9uBkY55OxjJ+4QmytyCQ8kG81bcnNdeUNaT6XDaeEQBFfzJAvDEJW8BYWA
EGjvPc3xb0M50+jklU844+17CWsZzLWkW1ncvC6Mqrg9sOp+Vjf4nnmDCdYNHutpieUsRMI4AgxU
pWP36BoAf/k2AgCxcV4e8nqweV3j24dIgBJMgftyyV87k6zCHlirzGp5nMza70/Tnh2PxWg2rlxY
0ZVznPtlL1DuhYtkJ/bEQhBS86GR4qa5JR8pOXT5rzOJfMI/rq0E2f5FqZ5RuFQIs2sfntc7hbeh
6TBUZRZoWrwGaYEGs5cZW5TaXXucDHlElzoJ5ptyN995cXmIs4D+tuuznKj3DVgud1rtuBbhBccY
pYF8VP4tkjkZIqj8keEwVGpEvZeFvpJOas95FRS+ArVN3IWbX5s241TBu/tTmzds56OpqzgJww7h
DHxp80Xm7p06u44PpnmUQbunkRwoHn6WyflwRDXnZJyqgiB4rOuB17KMeVbgLFIcbyF0kjSTz5M4
6aoxqanE3rednjSFvDUf48nDJSoOvwe0o2VbSdb1F4m7TeMju7lhiBSyiQ78pddvs2TJh3PbFzi7
WKSM2WwqBYP0OjMbKOdL2tyK0XOYu7SJnpd+YcJfLRDDpZw9z1y9xFAvhc6lBW2gMhOMZnE03YjS
MnGb1dGFo6EEmbeZ9RURTfXeEraSJKvIYN3bKm38rRzEAn4w/PZZDSSwFzgYblxXG+TCaLoMJuNy
QxiUF9htmxG5r+heV5Cqz4FCsF24S6yvS4sMtqPHN/ZT0wV57nUfpjP6G/CD8sF/C4NzEqODJzSs
4P8aorv4mxpc5tcqTSnbwT9XdB65PLWRP46qgER6bOYCXZSMpB0U7JcP1rj+dykUStLxuu7VrC8r
DGmmzcLoJWXv57e5BpguY+MbCqv3sUF7fsox5X8zwyYj4uINyFhHEJTbDqwUOy6hC5qQeGiUQxPH
kCXMyL2P0rQ1khkYM8hQpio2+fFUIi93wlK7JSs3JLNAmVJVdiddcYnASK5+ijIAOydtnBjiPPr1
wjEGHYOH1Zz8+cf82AoNSipHmGAI+KQzrn4kD9LKBjCe+hl83vNUGM4B0kZUd13dEQCSuVCa4H96
XsY1wwvLlloj02cREwMieSo8JhzeHxyDrFgUzEUASrdxzVpnWu9+rXr+nFoNww6Rjc5diNm57fcK
KTOnnPuT7K5w5ntM5q7d7FA8iBxe0wy7oUzR9SfTaIDwAJa3tnplK3PBOALgXFDrRABY7cB4i0K3
fU2RteE5w5zNYTrojnD00ABSo8hVKZDefwtknSN90Vu20XB9BSoay8uJOMLj2MprJ9EaonzzwaUc
z066ZDmLDeD/ZyCqpD9ICu3Y9oAO2G8tw33Sz0DjWOCMikLkgmr+vzB+3fINlUIrAv7NuguIL4as
rxsFOAmPXeATYEhlZsbPpxKw26J2ZUOSnedKkywFrP91J6mkr7jCFHHOr6D2iqWYA3XBdl7b9rWz
KJ9vKfqMy+qDr9Xtxn1ecN3bxb9Paid+x+1Q8Cbnuqneii3zXuJV7QqPhPDQdme9o1lUXf5gxpus
iT0G/ypFE+MXNpiZ2w0xQanYUJFVE9pb9djbrCZXP9EcAJ++Bh8rYwGrGurKuvru/hT4g51Ih9gB
5cgcppvV1PGearqerIhjEMepVnM3zdzLGME9+xatBDjQhNuREWgfmdW1s/9HRBfsP/5BQnpnzrDK
UmbTrjXVBcs4Sr5yj0H3Lm//v5U70ctNCd5Ps0fFTqDP1nu9Ey8O09Piw+MBBS+sUIueW3TcYu6+
ghw/FfarOG8wdREmmRJnicFblhbeP3/OGehh1vxF7BZPhjSgPNQCAtAtXg2Gf6UL+NlapSkIFsQ4
RSS7MfrD/XPYtHy8SEl37nexGln0tYZmSlHGQy7U4gTEwNz2upFKc+RpdEPh4jdQCMqxS32AQVZi
6DJUNdpMEtLQWru3S60dyGnOxvrNlWRZq7yGguy0mfYBGfU1+Pp3Z5uZzqvlcbz8wPcJQ5K7AjVN
36s0y2URhsIt1gP4aAXiqCY//Li5szlXeiz9zWWeT4M/4wHvku2Lb19aFnYwvOhtIgbsyh0tKMmJ
Ukg1Mh+7Go6LHwEXC7xI9btaqTCkV2Xb/KcybKyvFMGB/dHkVeeo+RDSFs7lGMsDvz/yQR+1ZaEC
jGABLe5QWNEK0s2MiwDVbewympfXKT/dodGq0JzfarOwr9iRZk19/UoF/keXTGkv4Tl4sYPV73Io
V2WTC7+U7qgUl/fJWpqy56JsqbhVg+JuWbrSPqy3sJ9B/GeR6amGvJj3jLCYw+Byd3R6aN1tHNiq
UjKfSOStfv7fIkl2uisyCvAOHMZlRbAemBCyTcMwCAXnLmz/8Dfg59y80hw7qBP7LE5Pt+fhENXN
SKM8bSBHRXWJi56T6VhilTKHTCoRGhKhMGgiW8sh0WUF+koWUlbHpA+SPjhtGPFUaa/c5rPQN3hz
bp9kwUCu1R+gmXAi64b/3Tm9vw45jQcrlwmgdz42/62PCbAernUCYxjRosrxERCrQ8T4ySHiMHom
E1HRbj12JqAtSjbqxEy5a5kx1yGkHL2UftVz3S7wxOARtC2u03W8/ymlwxjlWwE0nzrs/yxeig/R
B7wSy6wn5AwMLDlBYICut7Jbr1c2sn4IkXL4MSNJhkkloJ5+7S6KLkYz/2ekHcc2oFimmOd3A8YY
eW4Lc7vtY5C/r2fyYW2ksAhvsDDCOBEKzm7pclgh9QCh1yR7JwYFyI+jt+yoVh9AuY4ak/0HdtS2
CPqeb7InvO/rexdVnw0BDruegzyOEDiQ9DytDkcxr5f49EgcdllarmW1WfDhcFUgp8H/F4VNViP6
NTYx0QJmUzZI0FG21/+MGs0HMVX8CiSoZoK9McLxeNrUVCt5mUBAY1yBOv/+c/dFsv+EiQZM+Q12
PEpghEWJUp74tIzhD6BpubZ+SW2WeyA5NebrvAxk1kHkQwGkxAQ8yNePAhEGs9BFcaxXOXxLVJ05
mU4+PaTkqgedour5E7fluMBQcNQ9k9MwMORtNawjx0HqgeG2bi6rH0y7odCQf6lH4Y/GvtM+pfNt
FY1hkPcU18ry51fvpG2Vs2YyhSLQiXinN1IbTn8CAoCsnJ2/HvANg43gqKXPvH9QYLDTEAOKXrrT
AA74Ig3yEIqjA9Vbp59CqO/OBn5DtyA4oJBtNS2KgL2x6F2/Rv/+E3oOl1C3Wz6eoCkUunXzm1jx
hujLlDasEUc1Ard+erB8NigeuUbCEmC0Cz8QHzhk2kyuZiJvK6bGklvzee8D1hWWPebXKj01cQz9
4UD+P9Fb5XcE5RnAAEbknz3FMirB1vK1pP/6UcKhWlOmSQBwYqitP5P/UIZeSdJOYw1Zn6rpOGa/
42cuEX2t1ACzpL0MVTmatHvKP/hzzC2YlBo7TFrPg4kNKK5F37OMVIzjhsBtUW8yGf4EIT/pov8+
3NDSDFUI8YgNuBQSWuPKx1Xmxu+AnjazxnJwE37Gr4NR7ILyWY1rMxMaugWhJSnaYSxpcC0r+T0l
ClZ3Ie3f7N8aUL5dMqD8WA8/kZm/ooRU5ZKZ9hQbo2n1p/iYNaBzOrpis4cRXlkCI2PHp07IcNp7
11Uk6fZSRIVnySsF5VJeqvr/8c6IsNxiqIJ0yT+o7dQnXdAz38uyz4Iaaf+n0kapsK2+KaACqpPs
fKcsJE5VBk4kx4Uq77sMrZcBuxY9G6g+S7tpBtrIwwPQT2M65Zzk3cuDNWqTx7SUWKvpBvfWSoOv
43lHbEov4r1DP4dMAE3uS9Kwk2P4NB/gn53Wmdrlf8lGA8vQCP6BoDvqr7k2GTbQnr9Uod+Ny3Jw
CQQ/juwMivmVXvtgwUCDI5o6WhKO3mI6z+B9oSgLcAhQggL8Uwx3prmF2hig5YYm9GIl6Ho6lMaE
GjztcRti+2WVkM0iHRaxXLiW2ze9THmYanmAN3w49O9UBvIO0euJBjtkLm+yml3PsO4vi2o/42uS
b4x9TmCUz5UWdTHZItJh8zm0uj7VbTI/4IsDfE4qD+XGm3pRp/X2zBSpCBFqf7rrH6OBz1kTGAx3
OCLDDWbxiZBIVyIuazQ4uanqQWI1rrhDA+hTPRP+Qewu1FiNzqVtoPSHPCKjO/7VtBMxFREB0WyN
3mp9iaWquS8RRviK9GR+MBpgwTXFMl9XZZIXSEhipLI27WIag9HmejiFbF0dzNJmdI3cFeAhMPHR
uOuxVvgKc6tnwnet2bdYwV2uTqYdpAE6KA/EyZn/CwCAXnHuCICYHjTiJzls6KIGYOydx+fUpZzu
xohHJRZxxgVmAQkVbbFhwXJitt+xVEwuvsjdwitb34wrWeDs1A9YEJwt9OZznZa+s4m99lOC5RL6
NgemsUy88m6Ck5DUyQ0Hy5U0xSI1yUsVE/ejlY2RG+4HjOv+/OdFph55i1DypRU9o6mUHHuoXs1L
gBUJzHqclP4qzRfKgnHTVD5zwlFy0jeaddhfLJxfM6VbOGZhFxBFyoKOMVBorPArKo6tEzecWihE
SzaUYpXUWzevsyJqEOa8i/AU2c4tg6xHF/Aepv/opfeqQTWe6V+8l9tDfAvZJ0xsrSNNHrgzJqSz
SpXnOAqbP9CupfME7L09n0lg+GP5MI74JQI0qtYoXxsM4oAldf2yfaBW77uFFjLg5gCLRurV7ItB
etDN0fQHeAF8aQQgwb03osVcP8X/TvT1s0HCq32/TFVDZIz4gI9vkFFSLXDAD83WPxpYeiTVfPQk
kaKdVpPCBX60t1aGBWq4NLMilnVTTEzGqI+EwfOw3W+NyYJK8m8g4ph8fdRZ3HJoDTcRKD2fzPfn
PcuGYrKahhkC6ALoVDWqvoq9itoJaz14HDBkMraqdPdeqriuvHRW1Zk3WK5mFqG74My56qHmGqMv
LeMI2bwe+k7nJu11qpYnvt5IGulh1LMpw9ba3w8e/n9QHpPaakyAs9yeEsRSlM0Bb70yg55Di0w2
ZCLFHtTIoDQ9ciEy5zgJ/yXerxvoeYntQqWahtPTFgdZMRGXKsFoFpfuaKFOrm+f1MIaBP1dcGnq
fEAQc5IB7w4YKkPZf9FTPNaG/gNEgCxHZSeomav+BHOnhktdp8ZF+pj4W5ub6DGwJBWRnJIdE64Y
TQ/9PEM9YWgxqXbkgGEHmS4zVR18WxtwZRwP5mpNTET73CiKXaizE4PNZsXbOGh7bW+FCaCqRPg8
sEnhqZXv/2rInpDgVASWn2WasMoNVOBi9glX7mfgGs9qZzxL5eZ1bfvOaizRm8NhnkGE+vBTM7KX
gfBT0y022kdjLVIMKrEHx5ZMCQQ1nkx5CJhdx/DdntLTf8A7RdZz+Z/o2HGrEW9pU1s0anEoDf2y
wxKd+VgssTBkwkI5tG1wyM4xNunX+LzNVCnJtiWX18NT6HRR5fo7vKW/r25DhePrHrnrD+aBn5W0
0Pj0QtCs+qVIoKEf1VmhCkKpp6w4iDp1ubyGh0e4OhJ/TDvaujbhvkPoDChGGWBc0sYURzOG30up
I8rfJLwoXkNKiR3m071DkoP/Dx72x/bRi5RIGAp4hG07nrd/6CP3C/ezTQxgcVMguSZyrQLN9c3O
N4TtEoAW1ibBtm0HBWSkezuXoN8C6owLz6zhxpIdiP1cBhhtiHge3XTQBaCzvOUCUkvKpAwy0OWs
A4aTssO7WPimUybMyrQEFykz3N5Ywd7WgzDHbTpg0ASCFRCuidFiG2fKBR3IszheHAZucJ4DZ674
/IvVQXKyznTChog8xR0XCIetZdldBTY2NQUApnax/NLFlz1EnINHg02aG3XtYpNsIWzPYLCWWHM1
eJjCdcxL9X+bD8yMS2R3cpQKc0bjLsgKAjHT0E3mCUDRzRsg0c5Il/LP6jxcpiqh8EGUMhSPt2fM
D4thzobficTo34E2lfgbFNe5eK0gLFYMCfnH4wM4VIq6OfEXicZuWt5+SunkbZ/gJxrcyyIsK4o0
wmQi3PYhy3d2yA3+VasWMtKTPVBEQId+/9zujRBnGdwHLFwhrgjPa1ZIJXGEaZOjTGQlGVEtkkUA
UiDp8cpNmKmjJacYFQkeW0qcPWgmcdynRQdbW5pEzqZ05gpnkoXUdPjb2SvB7EFUtwqXWwzuyTrF
EIgTWGyOcH17aatgawWSwOgin7SMSF+gTZ+ObHXuBPD4qcES1P/0Z3j5cHZJ3571Xbu4EaaCkBaV
R8RTi0B77xVVNr+Kk6pjlXMtHIIda+ivToyo2uSKJ5IdSMHUwQwE52UrriKilvRhgfXs2+lYTg3J
/SBbgY1j3Mnbz3fOp1OCgyr/FkNH4nRc99BzT+9t4jr9FZLvpJ0KgFi+nb18ocxroxb73Ryl95VO
83ELwRA454D2NwSwO922RWZ24HJGrgt/gOiH0+lhSJhWq5GuL3qLX4a3wC8pqWagRwH8Mtvz+/PO
U+k0qICJsJEIfOjQGzZf0OWtY/mKSOOIdMdJwwpYEPUnKj+tWq5Yhso38OTbcAUMRM0vH0U/frFf
10EqGR76nxiYZzL3Cd9i3BH28/FBLd7QYd5mK9IVdYXeWQoAJ+6tprXiQ7NkbaeX7pu0tSBY2iDx
XLDWhT2mpAg6eiGGK0MumqgpepG8TPYhnyOGePSNNkTREd5JVL8pfyu0GPK54nLsEWQbYSBDhsxN
yKDWWVPFQWBohR+ndFZhG/T25l5RFoqQNOnomyOENemIoVuqXvI+4o5xeQntczCn+yXP/74VRAHb
lrqnMNzSk4P0YOAnnrs8tyWtYVBKNtibLe/+IbAYeY96ai/qZqTomr9ZecBfttoPta/Uc6/K628C
d1qO29rnU2YXXDvZFLuNQtBQzQ+G+O/BgIHVYzDhdrgpW42htx8mrMAChC21El8eiQK7Bqk1SJz5
QmDVKRGjfRIPZBQURc9kLOYQGWXhYDoT7W+nVgL7JGZjAwctiZhYioJ6AhliwKrE3CT3KjDN3xML
dlQLWRAUQJvJJpTRJ3Axo71O6ddvASoec/n0vsjMLmLB5bNSSMeFl4jXrIZKvuMXOcON+1mKuZhY
eKWX9QJlXG3DocSDT+5Y9hC+HRyQ/VnI6WPPu7S29q1AwnHCFST9SY7Ad49FBzg6O78iJgmVrGXp
88scoD4+6z5OEMcisFRTdLh4nwk7fHTIZQpbrhmY+4JVfOqz9lUzMJ7gA9y8T3d660n/5FIbEtOy
IJdzJu9acHalzxghZbvCxy3BCpekEgsNeqDsc0NguRNeA2d0ylkEqibhOk/jEtqVXjA47kCXxTv8
28VDpkN8XsAv82kccTVWMNFwQtKndI5xPtg9D0PdQ+QFqP/v9MJ9t9a8Rrf263HkyVKkXA8tujvj
B8UtkpU2xAJkVZXoOem0adqMTDK0fNNM0E/y+K/bTWaMp/xB9VzvucMk6dokpmdSCTuFyzfbXWA3
3Q8KoTvKdYtAegcQaau7/P64TXVVdgI3yNgf5SzOuoFBe4OfaiZf/QvvK5Y8kfZTIWVwmKxCG4eI
ALEOS4IIW1DfLNqsKGwqGbVQ34yC+dZBQzU7BiH7XUHWrgAyqEcc4erlt/3rla1jbBld/ktQsrNx
/TtHuyGv/kkbUZQoowTRHd8vJeRFUL6g86iF3lsXT/3l12mlx/DAkt9D5NX1NfmRgT4ApZp+3Z0q
yLNoej9XgXPohyApMIVupg9BkYJTns3/3MJ7MLO2EB11m+fN1YV7jm7O7VAFpiTaHntREp9RynqF
fevhragyvW4ANj7T2htLymMs9nKv9hVgvS3qNVfC6eZ4XGp8ynjVnqW5SAE6E/JuzXkWSYLCT+FM
zTzywYHX4G6vqGwjzX7LVvJ7Fta9g+mJFTch4BnWuqW3bU9mC4Y1fuGcL2qlRSH8hKJsrgVxEZPi
7SmeIr2EuBFq28mW3YMepvcpPVrF5j2DQN8tmsTsLmWkqwyMrVU0Siq1Ze5XEIXlvs1IMRsz5QOe
PIZQkEKNu5CxGLySYZpIoIjQlKSdKNZJ+11mRanTjlS3/0EYZKEVOmxHJ9US4nLh8H57wJToG/gB
7iKIEtQkGcQdzE1OZaNGi5sh/aWf6hBnEIaxQNxfvRfF1Gb7TtfNrurPlcplfDN4S7OOYulS5qhF
cUGp9WUn9bVceCRD87eE8bvcArUljOOoUlQvCAn9hRR+qrDRJu+l0KIqTpUoh6DcGdaAHh0yCbo+
xUqHKbpoTuGSK47oG5ANlkiXIr58b2CkSUrgDNgRbjIh4hpUtSB9PO9Fk3/TFIMjBgti+0wMAafo
lhJl0KIN/HuvcgrEqzLWfsSfDqK3vWDUT6q1544kpyX42akxAzkwn7wQE7aXq2hc5K+pAMSymyae
fDv8cZOHDGpdxHmNV2CLGi1ZJqryndhAtx6PpS9UA55M/NEtKVBvTqI9wej18AwWsJrVy8VEtvOS
z7HHFrxWeZomYcYjHwnNi94pn9R/8eISKkDI8vDDkycFCWm7yNCd6dRJCIfFtLqpSm7RJKQXUxVm
J2Uy8wdbwa+8eI8hBvB6N7KXejLbUe8bkiCxw4Gq1rwfDNYUlK/lgrQIpkUJzUvW6Zi94B4TqF7D
4G5aRMG8yZRtZ0JuoSikMiILTtlgB2o44L3sVg/+7zcCjuAZzpK5seCBtDbp+rB53NvoKxJzXFuP
pmsigW5loH1NRQEFfSl46IDVvzep8LhCSWcIjZaHYpXyK467+VshWvKyGV0tdHdL7r0/VPz+rCE6
h7bX7sxVV/r3u6hfA/l/jR8rFTsLXk37DLNtPaEX8yYMpywMwTb+rCjVym2lu8cw709GwM4DK9jp
mxx4pnK3miGKszAaQl8TPJBMjJS1okFojTCLU8Bkl/YBjavBti1pX74HNg/SxHTnsiz3l6TWfQJt
ois/2vHAmvQLiYfWjyPPTPtosbjDBvZITJ9q1dlXPknHmm5fFzyVcHstx3nP6YWTlPNGc9WH9/Wd
FwcayyK24QMOG7zsfO6YDMQQ6jzJSmjM8VHOSNuNw6PhGcrlKb8PEXvpx43QkRZolC3flrkX8K5O
x21nVdiYRxWThnQlJC1SCp++3G09koAIT2zY+gh8IQ+M4cWMaK63uVFxbQ5XuV66kHsjTL4PrDt2
WxDDLf0BVITDWPwZ0qwKa+ahwIh4Pn0Ak8uhcFnnkuJHvbDBkW5QniGpJF0YlcDOE30+LivcHaiX
VXlhPN0Fcw0bshlafK5YtOwb0YgiXswU9NFtSPwUwZTDVaEY8Klp5E9QWqI9SmZBDL9nkAbI8/gS
UPZVhi5QI+YFH+NogEaFXf9Hqq8xaBiZKl0fHMzGSN22UJKNThKTJBpw9JxdK7vocoVaj18+sabk
AW5EJ7uORcyPihccDtwQ/5NC0YcR6VacN1yzupDxXza/7eQzOxFrTU9dCUxgcI7sDhW87z/qs1IJ
QGFvHAB0oeYP53YKGNWqah8sssa5Jj6vwKj+YCg2TwI8jJ2XX3K8s1idid9hovRKCXSY20Xn6T2m
ovL99rZpDyNZqY04ARvtyYS7kkSRe2dLT/Id6FZNgd425lw1PF2FcE592MpVf8a4vFx1uSyo72gt
MTiJ1e3CLImJEH4TpM3+5Rxe3o6fXrunGGERkMsDml7ebj36j1nFUZoj8Daf0dvtsmRSUP4Y7qQe
ql3Bq/47w3Xzxrf961RwJKkcyBkfed13o4ToB47E02CEJMWZkWMoB6WMRLsXear134jBQQ6Cgat0
RlH+GdXoX/DpOzopkdvXTgyn1lTrg/h+tWnyevjnz1kaoHVedBlP92C48QNS27eZwbQBK7atnDv7
TU3gno4eSOLjHEfyYvn/hGXZkmE+M5EkGGIy6QgI/P4XxFKEjSiI1Li6lvwhC8/JmLE/rqHq7f6x
yPJoj6iKnJ40XSmdH86hAjBPFxm4HUD53ypWJc7A0xKow1a0n+1G8oPXJOpjx+9DeI0ZXtTwUAXM
IV/B6HB+78CTIAYPL9gXAAVMdvONSIA3k3hnJcRUyfzkSlxEpHZQrVPSLL6o1I2nB7ukepbSNlLk
HF61dsYBWQl40R4cr/WHy09hVZlzuE75jVXhts2j/3D44+EgGQWhs1K3K6aUXOqvIfFsimCfP4WH
/n7h46ycVF2dD3W1/AmdRfiKYFTYKDApD2JvtxUhAwI5+IwD/DSAwZc/kARYQWFjTDfdVWCoQGcG
glurCeopLRmAJugGeLblycFXQVUxiopxjVBWHMFc1bYxuj9k6IWmsX3LKLP9vliKoqmHxhxBDNar
5xMRcxaNhy4biY0sbmVofyeIrIOS2FfkqOGlxbPvxq9IKJUIBD5icWDYpow48BuH29cHmVg4s2Fj
UI4fRvg4hKNSk4cBubXk8OZof4ex03EUC5f+xesA7fSQvE9/wK5IbvXWr6ikdpTNmmxukFUC7HR9
uptwRdyff4aO11pXIo/iy3MAoHL1bBPqbJD4jhaZ0jTZWSRTZYvqknewc+A7lPrnj6DE+dBF7Bce
qZKm3sW+WQ2V2/RunD0EGYPi1OW5FNr63WIy5jDaM2myDgRIoWVAcgFwz4anJJnEC+Gqp0lThnXb
WQ/VbH2elxYoL/v0OtYi6VGkm0V/n3k1C5YLspzjr9epVGV/OMlZlIGaRXL1yPQ9C0kT0AEOwwST
mlH21afQvRP+BA9jLuwRda2EOl/n28sYgl99KTAVwu4c9GKvVRhwsQ2tXZKqtATKZZeXNhVo3dbQ
hVisgCb4LkATD84+D/rlUv46Ap9lEug3BGvgvoDstF05ruRI/fjkjm39fJQLWxYdKQB9iopbbn3W
BysNk8x7NtSCqeWDm1PGO0513JFK9mJTUrSpu/l0p3PTw14sj/hr0XyzuvENApLD3L/AroU3SnYK
mbRJNATFy7nJ3EHKCG0pJOfVe2c4Ba+jsKvHhI6qp7sLIE0+D6yQTJUtiWg4fC9sr/0DdbJLsB4u
QeffO55fYP+zpPOvApUiv4teWue5Mw67x0UsrjuBIfL7znYw+Lw0l8ppHSxD66to+IrbsWh6bvJv
9NOxVdKvHsn24DMvWqmBwo3iaLjc7gHmLu+ZeJY87rKuOikD6whC4tSRT8SnfKr0IrzudDFH25Ni
3ar7GP5nFmKUEDWljqB5OmBl90LngMuIdBJ3Zr8W4RzLsnPZJ3+60azT81Bd4rwG4VVWuAX5DnQp
08mJ8Q2hfGLy09mIhy8SMOzuZ4srN+157cUFD3rvFS4kkYh/zOZpsXBr2YjB5qud7Mjh02sSlY22
YH0yefdZktqrUBwHCNLewh7PFkSTQn0YSlU1Djcf7OE8t5wMb7/Bd4NYleHzI5FPdnYj8aeUmGwk
wGTKTUh4lol/L7dwKgu9DdrYn167gvRVFigw6pmKRkn602+eQ2UKvg5cUhi9SLf0y2yhgpsE+Ub6
v1JXLJx2x6F0Qa7fP/gI2UMVNZKyIwBqYQhQMGCne6+LKofZd9HoK/EnucPJwbsd/AI+skRiPFBM
Of/oFU1qNoG8eeCh1Gg9Cz/zSI4Z8wIKiEKMmViJ22y/Ds8JUvtyOGmJRi3B47p9BAgJppMZSiYs
w6u0N9DhkQj1QTB3zoU5pzmYSt6GzD3GK32nJB9BsOv8EXZaIoeP2/RBpWHFQxwD1rxlp0rbOSIT
gZcO1sIdKMGObg0BQnXhCQ/CzL6IXgi2oCHi9CWqe6SrsyTEUP6pBfr2znKwQPuMabAYDJYWbJZs
6G6AWTJXVAnAXZplEQOAoBEI2x0Sdrap8IT15F/UxYKEOuRSEboTXYCqGJ5BmCE1mnGDx1225tXo
XWtf2BMhOEX7pSJsXCou01xkIFFmU7zIDsUFNJUg7mzjFCOYtdqgcQcRF+nRFCLRW1NWDI4IF4cH
a2lR0oRgIwQj44YlpZJHvi/+TSs5yOgrnpmy81ywp6lcW5+L2DO9uMa4mDy/Mjp2ukK2PLKjzcbo
OLmzAZR+dcYRAVBipEd8fVhk3xzshVc5lBz3ZnKt+76Tvo1Ns+VMbIcaRdQCpRcCx8cBH0h9SOLZ
eTNcjEc84fcRPjXT650uSfdmBZNiJ+0cmR0CNmfR+7hUHVpRGAm2SOXE528lsDVCxbWy+c1vxujw
C6sgwKoBhb0F0yzY8A3parvBYBuQAegrpLiyeESv3sP/UaJcW1hhfWdBDcMB1e6tjPbn9dhOcQZh
x1BaxsQwYpJ3KxEeNR0tCOAw8upNQZPO2DJq3OF5AJrS1jhtSBUCCabCYUi67l5+h+7KdqUjm5vQ
np+1LuhI45r+G3XDfD7yljTHaHxFk6NbXnzj2JMLxrod4ezwsr+DfgvFuyjocmwPD8HjMLm60fIZ
xY/1rrEuAsI8xft6xP3QGqpT+vWAJopPtzgLqi6IaNJkJGSIoj0B9jhMjCdYmiFcAw4mC4jTv9xW
Rz1Pi8R/qdrYjS3bksE01IYrm1ivNS6+biiwPuQ6kSvrLoDYfhtU8urye5zrMeVzND0xCzyi3e2Z
wa41WcMLddrTG20P9GdIVIiQxEltjLketqDGkUWG0KeYsEzW2ueJVGot7t19frGy6kCKl+ZjQzGu
DFpjQ/3k61Hj4CkICYrccy1YJlD4WlwL7Kj/whoV1Zi1RDAIinSvhkOf51DlQbz2EFfkvMekqB2q
eOfoPeDLbUDAyAOlZULoR10I0eTS2sfoIwUQdKvKYeMRCFtSxC3HPwEB+rX6notPU2lO7T1zxeAa
Ba8Lzh9A7mgXO8gTsOipkElEOkbC5leKt86K48TPKASgg5z+dkCobtMR6HDqIv9JekytwwgekSB1
Xeu76tWLO9m206xbfly+q/zM1sVMo/Dl2t+PPiI7fY3HfKjxz1QPLyVi8OysP/aGLnQSIgQ3EzTd
HdpoNGpSpTQzDaUUdT3P/SNP/qAMefScKPQaCzEnh+VMzHE1qmiJpXiR1INKy6WvAD6/n48Ma3Kr
a6RNRxxzx1Rdxp13U1/LRkpEubqQBbT2GvuXS7lK1DoYsc7GIQ1ovwt9EsVg3ovwQBA67k0NPvuk
xY1wBEmqrOdtVM9tGRlznGFZjt1uLc2ya8RySpKkgpaM2etGx1NF150aT4se+iSAA3NJKViDRvlI
Jox3b5rebtKp+ZwZn1sW0ySXL01vlmakW+8xWmbJea9uldRcz0aQnIZEFCTzv3mNbbW2xeU08bal
xRdvIMGrP0rQ1vp/ya953M+l+uH44eXE9adyF7oUwDiSdVNPk+c10dzD00hDJ5ormMWFV4171jGd
9FeGxcjDR4d6pqaCwwZOcq50bLrz4x9d+jVOC7RsrtHzeLzrYDhMO/nasG1hV5zJV1qtBcLJYucq
aewsXZzghfze6S0BrxahaTVHO5fd45B1Z7SpwIEFaO9sgdWAb19NQgGu4OuDplgtS4wmqN7RWC2B
mWTwuklFmPsZ/Vatbw/d2rSiCLcrACewlSG13TUVjQ0rJd3iY2skXT3EUzmrhFUBgV6v64+Csf7z
zyyLreaZSu2UcF6aKuQ5uwTJFymYhIgq8L5du/lc05zBOOVzZbCeg8zJ3nwhXshOop4SmTDCa3sn
71o40wsnhACev8JopxzcsF7pLtrQN5ffZJ5DI8NXJLDaxVU5GPaMDxouGpyKoa5ykMzxpHj1Jyn8
EyVRtowMvvOInD4A7gz5nX5qG3LNWIRQntQACECXD9DWjjfPxu8HCJa91JN0+9ikx0g2nuK8ZKM3
DD/8IA8ALcS1IPWfQc3EIY3BrTPZpH0at6R9FrrAwgoISJdU87M9vzafQhamuF0O7Dt54gLOaigq
xqQztyio2o7dkxZL+Ib9tFFnwYBGHaklv8eyZ/i5uHchL6u/v0rwqtjmzVNDJPrvmAvbmkt3fl93
6dBG9KcNfUS8YcdtUscr0yPI5LwM0cA/eQeB3zsd6dL0BjFQsZW/xvAC0Z2mmYJT97CDj/e7cAHr
E81E2fJWbv/T+jiN7lGGMXAeXjJrszGVs763EznLoLYTVbXPz4vd/ZQ9MCUH10+W1jmTdrrkBYew
OyID72npQ0lmAFBcbzD1TeUVlGAUfnK0AY7d/Gz8RxVm0egIUtLTx1FoyQTaQnZTG/VjRH4JfzDU
XAN5tNFIA0xMWqkbR83huE27psBohHY/Eh9ja51KmIO498KbF4nJVomPiO/kXb+XoWDVLCUNmECw
MTZJ2otgB/58yuATisEz4bTTT1uuTK9u9SDZzYolfClzHoE3simBHB7e69OYwc3KLNZeMZSSNiyR
5Cd46kBXv+8SItST7fHzx9Ypf6emb1R1OvRE73BPXmg4KGN0Zf/9k5ix2I1VLunW0zRpbACuSzSL
Gi2FD0S7tDeQGsOa5Ck4LPde/hZqZuWMhodFEKAXG2uaK+wNPl8iHoCiW9TT5yoP/u2chCD1ahWP
c61TV0LTuNxfckyqCYcLR/d8EGD5U8Y7Hy6/c7lvsGSSq+cfdzMt4J6u2Q6qgbXr4Ur26RdeyOFW
KCInk5ItVvmFd1KwJrk3lJIixc2g8ZqtuyS6uRyM+JjIdgxJH23qChaN/t75tVkpVX/IMtl9ni7j
XeMMZXnniTchxRFftxn4VHTXRaJq6Xnv8wTH0Dckicm8zkLggmc2goxyYRBaM5RDVoX3OJWCVPoe
IKw7yBzjO/1qx1ahTeGVDs2XTJWsFwhCMyNqZ3dglgRHYAb1Z3SuLpeapX9Bn9cS8bdpigncstKg
/K0z6P2cRW1+m7kerms9lGH83dZetCu7uTcINhcqAdtI25WkrGtevL9X9hqWTHqABKG5Eec7Z5G5
w2VBL/m7BJjKhNRQabXnImviYnskbiGOFJLsakoxT7LEwhki0Mq3NwI4RAdwVnJmGBOSLEwuIkmB
Q3WAsVUeBE71GgdFG2nR6tco6+8l8IpMYM+/e0vqvcD1H5QtDwvQ5j4uz6ZnnhzNCYHj4chZAUip
90nugu5kI8X/JcGtPeTu2eqJnoYJ/SO+O6C8eTf6baebRGPJrA9HNFdJeroAuQgsR+hn1LQvxsAT
CB7qJk8QQK09eiwoKCetIMtDsrr8MGHiXRqGz+Nh0rW6ChEyn1dGyEFMVAAV35k8JETtGOoDKDob
stns2/WdQX3KQ+I7KNG3o9qYCIJZVDg9zHjbfqCp9+KT2ekGXf+HEvSDC6u9orA9HnaSfaH0X0Y1
G73xf13okz6kPvUGxdZtC9hd3rVOfEWAFGHOlq4pt9FSa0+74Al8PRC9sxsYgSGE+hgnE7xP+LjU
+ZzYMoWoTi4ckpfohk3JMXqtQEjVnbwc8aATtIo1mPSRWhPVoUPDRpygQ4Wfo4cP6uO4/d2SOGFD
Zw+QEHp/pk7uKHxfYJH5PYXHjSEd2hEX5jcClcWrwrUkZp3F48dRp4cnfh412yYiifPtqLd3IFMV
FOZfptncffrNaycUL76qV0/1CLCvT8++o9whgFM3FNGjzI4tGoa9QmFcKK2n8gVmmD9Xuzx/SEIs
F5URamBg166mYHk1ELI+3D6CZQXCHxCXD6Sx1m+jI8M0gSgIILX4Y7lqa9tgq38kiW7Wqlgv8Qgq
2w/JCE8dGVUwlt7dnwJEVMmjzRaoxtKa1iKXEh4owmIARYT81ieW2IeZJz1DDLhg50OjZyBkqaxw
FyJk51Yje5znX8MZLcJt/3jSPxUkvokywzS4j3fzVYtXAYAE2jlGnwTOiamEQ4m9zi17H5jCIIbO
PPgSSe15AtGDu5ckY5lWH1pSUd/+PTttAXVw11G2ou0tOBDIh2EMLp1VMhleO1cRJCzGzPCiiORZ
dVVWKtQpn8dyHfK+5bx8p0gFwhEN1VcalNLR4SzPYUxTChZrjN0qtxITQfkYU9CJr2oKwL/4qw29
ImmZyeM8CYciSgK+aOOfY0bgwwvKN6IoQ/lTXzYohm0ndqTJaKVeCDUMFNvDKCJrGrBIs90zyO7M
uoaKcdUEMyew2nrcjpB2Xi6yKqqeMtC45wupMEdUAq2wqRjp4VfDsqroGiJYVB1ynOWxo2h7wvEm
JoFpAvxK2sZ4s6bScXmLtR16JphrmT+FJvnkPpv6z3TWRlt2FgEbrct+GfEsbdEMzk1+wcjwn4+J
m7t/R3KoI1Rd5KrWvuuHAqbASa56Be/g9jAjaqBMcO11j6KeiYmetXRWkbS/jZhBVgPzgKCCHKzK
nm3L5LI8UqNluY5xNDZDM9n+eUQOMpRTtw5sZQ7940AYNP97wYhHCcufqHkBIsG9Gb0ESuqF3b5Z
6+alizvxSwbK0rUg+mA7sGQlXUnLFdAyKjduwy7lH9GIjsXeKp+mWueMpfTLv7mJgmme198XMrYh
J3GdD5n996jdrJTxfKRoJwuyngIFbrfFIReOMlQc3nouRmsBgQ2g3q2bSxLeDKc8bWdwwdFRnNrc
HA77FGOx1vp5zAhcLYfyl4PeQvCgBfL183gGsbhCeb5d4wGlPPap5hU9G3PW0OybQxjdsethnXnR
C/xoGnnAb2ZxJEYUCpLQILOV1fsh/4COPgoMtnR0LdwR8B5GyoUu1cP4PKhLCNwuuy4wl4bpyk3l
DOblgMeVR/GAdqyv/Q+8Cu3vtRkOWeoHEZ693/D1zUhWnenPkj5vfDHt1gm5aiB7/g1kfBNrIP+F
w94QPkYv6PhBE+XsmpMJXnqiQ2BZZjhUcPmjIXvCatzNwNYnO4F09AviNz/NmKa2aOyB/Bi6llcF
G2nhDSsu0378ZPWlkWSCoxMn2XF9GHfWenYgO8k53MtQYLKSc86rZ9uQXZnl+8j4rV4HEeHfGCK2
98Wii2N+cFC5n1ogDrjWf3NdZc1QNesVj53oOPCXUhJD/voxyTieNJeD96T2U0rRrbILUxWKwQdS
Kwz0vBsW8VkCxTdGrT8+VEBx8DV4e2iJVdOtvg8vh+RlkkrMOd96u5Bl5TAyyZzi7nX7L0dHmfpN
w8iUo39o9GuraGF24iauLaEo5eIuB/SWfdx+Spo58yj5y9bIuuxSZF04ptIws12PVAKPEN2usCf7
TF+Nzv10DOa0dosh55o+ZBNypgCKVYNjunlFyDBB18pSPQOWtGSdhKjKFMzE3mi5kDGqFBH5sv9y
pFVVMqf+auxQATVe6/lTw+l/Uz8wYMlwiC3VkTkENm4Ufq1pNh7aupnRAAegMSPjzLaugoLUF2Zm
GxJ/SEHztSDVLUTTlGOGs13o+8Bms/8CJ5XVRUBEBOIuA+FepLBF3FYy+pSVN/eylPY5iwmrvf6K
cL84OJEtYUTMZnHjerRcj/GHA3Q44B6K+ZkbSNzeLVdmT67Dbp5uXT6Gkaacu/n/gmqwBKeBtd5l
aHztza8wNs9zQrCOcyUIcqlLKmDVPLE2rlTWeyp2U1o4xxTlEezFDQCvLCtHNYpKTMAb38zeTbms
LHt4ILZP/87cyWCPb2H3UxhVZrkqBBnK/2D3qGQmUHc6WhhyOxhZiEOu1WgOpwae6J/kAaq71wgK
3evUDlNNCzS4lzar0iy648+keq8m3G8J3SGEjrOoeHY7QB9jMAelOxE87QngC/MfYylojmz6CQs5
GBgDePaQQZYYAdT2vIn+47KHjt4AsIJUmg7/uN9OtzwERxYlwVfLwcT3Wvbkhcx4LJvuINoBLHa0
uEJ1hWENwcl2UlgqnhzK8f3IKBj8Zp2cm+oYP2i8KAtshJxNXzX+hX2bz19GmE0xUTfkTia/woKW
GBX5nETxl5ZLU88SPe3/pMl2iyhQnj9kPikZS/+FRqogCaWvLUSzsOKx3NJICN9gGy6f9sgbg6oy
ntQv2YVzA/NB7rzeLJBXmAvETimRVzA15vV73D2+iIBlPBNpUkL6zlUmc6AqthfFPf0CiSWW9x4y
+XAw2j+5Vh1ypWH4YgLO+0gPH4MXcgywPbDrpFC/hzDoBzoBeeSqiWIvS3cJzjWD89vhSz4xYP19
o+1OuSaPW04UAAtfEmtyrS6CAlQeKMX+rne8elaOziABEULCY8LDjprQzNerDV3GOW3hiJFmm5n4
mMnOkJvZVnk3LkFHKt3aWWYayFm5mRlOdUvAmy71d8wOwNu9p1uVChAGLyLDo4VJ6I1kTiP9yg3w
H79+NXLk2edQp3CQhrOoZOwm9mPg8MBqeiBJ6cD3gQt3X/ZZ4v4TYQYz0xIAngEkdn1u3ie8C4i+
F0OYJZ0MJswgqxGQ7svDGSvkzTwtbTvACQZyQtiABM2IsDl9Z2nmlaq3KpmnTpY3hm7qd5RbbZoM
Bhc3H28EtvdpXKvRQ4k0tQfaBt9ibFNS8gCFI7mk+a0CuYOdZ30Q8fKvL+L9pm6Uqhb9CuJ4g1Tm
8T5cXbSLWYwSlzuGjqzbP+lveBsOEGOhZUypRxjpXY3GT3RQGxzJaE5j6AyCFOb6aEq/RT6rAwsg
P543FCM15hTucAOK5tpEELKgqmbEkkjrcnWoBT/EOyfuxWXYkJeNUY0a0Y4yxVj/y4KmjGwqegjY
yPAnR6zJdo50mraX4QdvNIl44qo6xJu/yiMlqn8BwJI9skivfLyBYgpq9jY/SBVu69reavM11wlv
3gPirgTkeoB5gFuoInaCa+UImlfCwEdK2xXHcke8VUFkVZJZ7OycqGhtf4cpptrLApoJgB0QGpVc
IB5ZpQ+OayQP2R/E+Ktz0oMVfQVZEZIIPFimVo8mAVLAENe4XTnO7/w15EKWIZEXVp6VV2oSA+Wn
UhEAVCly5AKgkwBsoNb7tg6PFTYFCwGwpJYtZTYwnxz0wrQ6B6gJafH1278CJq0FrM9mifC8J0DH
tSJrjsT6Oig++f+hR3b4Ycrf7XPSntqsrOHBIaNn63dwHlb29hAb1GVU7KsJ3M2B5zrI1txNfeHd
IvRusx8f5u0jhfUB0SMJgHRrhJAesvEpvwn8QazZPCbjJsNjBiMXNK7rm4/0NErCaL93fTNjVh3Z
cJN9VvINU5iCsAkqDMMttURQ1s2OH1Tictn2DvX1Y5oP6qhqeLY/Rk6nQJIf5OtRSZfB9p1UZWHG
upxqJXwnZYBGhxM5e67BTnLd/OXx5yyxAu8YwcgOxIDYt1kiVSV6XYa9XzxotaVlOqss8juH4zCo
mje/1SWDj7XBjr+k3JfbKoApE0B/fK3vjniRmMtck7PPwBnrLHlZ5i/dBKPx0FV0JRecAO/k0Dq4
clh8WaHbr5GE9K6z8OvCLhloh7n62Hn1049bFxowgz93U5tplHDBP8JcTVkXsiJGQx45IW/1Y93t
04N3lfScr7Yrfth6p5R6Q86dCPkgxO8E1P1BRKaGlmoP7tU/mN80pXS3Rgf72nqdOLcHBtQTvE28
bybJREt7bf4xvJ/+NbssPETARbWgqJbab5LrM/T3YB6K79bQT0Pkb1rkUFYsYQr+XPFVngbFiWfC
TpQa+ql9cxMNG23YjVp+U5AhcVHWpT1RIsMfw/MNnrljngjFlqihB+2cQlPv3S6+NMIZIszGtb6F
TN6fLerMHmK6YuHrPqTNFG8ucqkwD8o9qqSvZUEXqkSii8llOSPinWcTOH6yrEfXffpX34uKasjp
zG1yq0y2DTu8RjhrKCvANwgKI/eXx+24GUFYLVj4xsWPch+sDoSGufDNc5ZuL1NL9M7iPACrXGff
+wUdEjwsfmYga+yyCbK2vy+6oud8eYalizTLkCUas0lNNp1wR47OAvO+3gI1AXKv9I4Mr7Cg2bHa
N2WAt8INIqqrZYcjG+InlQ2NAEIkrWxjKfau1CLq28dDN3SRk+tWpOPU9TfKC0zDxLbeJmtF2ziK
Fqz/saPdyWWOEsO4upltq7w8nc/4W+Nqr+ooHgVZYrNv0IPNVDVXTrRucx5jtFg/HVtFTR1dNAmc
MfzpGMsZon3RAThbLCaprgUZvHXRSDeQ3JHf154Ob4l+v9T8PQ8OI4Cyexiddkfq1qUlKqJdxDBV
V7RdM5llT/azDxM0UdO6P60D9l46osMB61qNCsRZqNj5aSutErWNR77xyA7BSKLjRQIGmiLcSZ9P
yuD+lbPaajC+8BdRwxiYbJmQpa0gbn9KOA2jXN9CoGn9Swo8AkOdFAGcxpJaW+jJUVECiwbzwwDr
2g6//4M0LknfCcApmkrQ2Olzl50cpAzRgbQdH/ar2egB+w0e+RULWsI+8FDEVguHSpIbjC5mVWoA
SfzNIdfNq+vCt86M6IYfKGPEJAZLpFhdCurUGDK4wZaRVgal3xaVLvHthCwFRyaD1bwSJZCmP6V0
flcKo1XaB2F8U2fo3nflCDE0Bn30pGM5PaxMeFnPcRPg+wbeuyg2QKMWvU80PU/GYrrCPRSba/i/
VPh++/E4hkMArreyrF7hcp0io1HjTEBWCjO8ygfx2wAWpFaTz7g0clH+mnK/DQ2S+TWn4D9QRx2I
t9eJzRTSSbERCd9IJ8zXmXndfmF++LtT+TdWGjyO/vkQZQJlab/D6ush/Gj7YKceHwgw8vYi9bMA
IAUz8rC3pH8J0FqEDUqANywNTeMNOhoZ0TKS75BqWprqmbKIHQ/UOBBDEfsH0E8WyMigKt5ch6Ba
mDc4Tpe5GqMaN9X+Rf8Evqiaw6AjhCso6hCuQFdUR9E/FRsMz3MA4VMHmAnAFP25+ld9cJFxhbi7
nS+adJTBv6I3goTtzl3HO+u7IF7S/2B4cM9DztC4HHMylHw8raltlnVd3XosOds/5OH2DgbpVUvS
EHLEsIRKFd0sXUjOL4idR3r6rhVi2qHAZV+sreBJxNrsDYDV4dR7nZO9iNlKkPJWv9C/sFELezyy
Ag8zfRXrbeEZNcYwWesCdeitmOAIWf8t5gBjUT5Kt9hhWyvgQh7djQCqVVud4Fme5G4A+8vuuU21
UHOpx3MYuW1U74STBEM3Csh2pSkx6mBdR16pTk+GmvTqjxS8yGFwVwrQF1Fo8FKf5OblW0LD66gF
KQHMQtVnEZRIxlw2gxtVum/pnN1/yO4/1RAiD4gFNoFkSkvBGda/XGoslqsOYL8d3+0bZ7xFHG9d
EFOGnndvv26CmSNMU7Kjz9OK6cQRyoHV7ar6AtjjfIfs1DDB7nbr4ApGnZpRrhE7WEsKXKxNvxyn
r3Bpe09VoKQP/1Q9+4HgFV1tJ5IUESzLwBbbTZSFi9FfzP7bKIgddXOY9htx8SvZpR7aoV6qRpsf
/SGpyAHysS4nprhHgUV/hfitYHMTmJnNmvpiMdAeTwH5S6Qie3hXpND9Ey9GUR/xOfoS4Z/EOZaZ
CAare00mNSp4499BJ3HMUCtayrGf+ZJI882FzZ1u7JZmyf6mCW/g6TCKRvVbn4Sq/0v0nDDIdsML
P/Podhqop+baZ4SnzUfT3+uZIGFHiY+uouZpbiRtfwHGk3RZbWr6oKtp3Gp1W5s//HHQeiOEGbo7
KzNC1ytreW495c2aKilO5tJF5WlN6hm8JxYhfFvm748KG/+X/xfQpAwzJSE567AYKQwpGPwx0vtA
ixkNIeMihEqUOI2k7Vm/paOlqEXNdJFhb6xu5WanU8XEBciFAi7IENREvgI4Q3qsf5TnWalnmXrq
conV60M8VFnpwt9JxdrnGbRFlcbuMypgx0L5D3XnPOf8APPQAfs90HNrQRX0e3HmnYK4TxYyZwOn
pAaUuvcrsaBacKm6XANMLX4+hRZa5tMSZLFvNWiYYp6jVd/GpYEAlNe989PfsK/NkKGdKOO0kvDf
iGXpzL69xSpADQITwJ+ndxfgOkGuXlT/lsQ9/LfI+WfRgw35Gyj3MOFLRmloqoxm+HcEguA+3Y6F
IvjDhsz/8bI9DtFRi3kFOzEYuBPPFcwqd0PKnB0r3lX2hOaVfBf8+3hnpD7e0XgP2LhpwNJF+PmK
PNfuvSZfb0+GQXZ4y/cf1ISb6GIz52hgDzhYi1lExjOIvaxaBbSi944szBp4cs8DMRzaKvP61D8V
MbOyemmv3AkrfYc+qA/aNA3X8LCtET6PlCCuA5CSKMKasycLO6ROyWivw2BIHNtzCgryK6hv1jIJ
HP+oTujsqJyu7vs+uf9sIqFpmUUisdLvQnPjE2OHY4DWeUXpkeJ6V2qNp82K2xq2qxg1SxgI4xa9
2wWc/tcoyoliZ8GXfWQwTEqdmfEXe+Ty2lYyqPsc5OHUndeJd3K5p04nW4VimM2DE0H4qWHDmFAn
Qxk+/Ki48FMC4IoBpxzUdBsE/3XzmTH9eyDZsF/U7jF/yku5WY+S/XkJoqFj3NkJRX7PkYR16JtP
g3aqSVW0sDqMvG/Wa5L1FU3hLkq2slVxLJKi0lCZQbssQyev2qQRtGJ6iFgycf+eTTJ2vnFnSgBk
PMlcTVdkqir2zp3N9Q8BYsdKqxJ6/t9oW380OpvFmER7VkQINDbN361G8k+BX5KaMF+pEBDR2SNx
47uFP2fpy26O1b/SY38Gf9J340EmaEKqCw1bHQJy9IoEd5zVdxxb4o8nkiEW0VAarT1WxNJDnyRR
mlYsa+/PJ09ZfSsNmEqX/2GZ03AFWoZx7/B48p7911J+ZK4xS8HXI/LKAWGJwYhDW/yV4HGi3uxY
wHwMo+yBBu6Yxy7QLC0h/gUb5F8Ngzru/kao+89AtPZ//4VqHfrQgee8F6p2VGR+8y7i9U2vT+Mf
nlberp6JJGzGYyUkagvyujOy9h7A37Ws9HCniThRWPXjAEaT4/W9ox40WHggK5ACqwelv5jqmZDK
x/x/QzC0SkIXZihEYbMj6ZmVJ7gXtu0O5PjcZhwi7hhqpDbhyRiop5ijDelotfO+loj5SpJD0Zry
VkoCneqbtmBHLBrmcAyKOX1g3c1tb1i0BCeBaz5umbp88ZNMNbCVPO3h/H2Er1Iz8JkCnZhGUgWX
wAgXIe8Ps1JNDzyqW41on7fiB4sVpfBL7FT10PjxjLvBEBypZqtuDqZhmpTFfVxkgHEmyWd8+GH1
RdejsU8bQVQRjzyLBg8yhrguXPxhQix4nJ45TJmvzYXquqFwAQkLajoeaJYICyMASeIs4+Gcs/Cl
HnmBudhNgK7hlvkn1Vt/y9HhEmwJUEdYNnKlhYA8pu4qPgrp5EClX4MLHG8UNcPkKyfsoZbEeH9/
qEcnWehRKWVB7sHx95WR38JlO5+QN5dbUWBibkRG5kWXS6/GcJKKDDG/8Z7bUAeAlFDPFkkIsvmu
wvqVG1FdUDkQ0jWW7agJrQlCgKSF+E8E+nyMy1beCMGkyWW2qsbh/zqJLNE4BtQOKAf/vdGLUz0U
VVhmmByP6TrDuddos/BrzBd8y6m36IDZgRH3XkdTrkza39EYWbgrkMWQHRLdPslUzrQFFfKXjm3y
gB7yxF4moURnnKnv12wY4JvgZhL4IFeFk+53G4/llGckWQQtPM0VJM27ayIwCX0No8hyOSZCAPXv
fKIo0f8eVnW1qctz9WgNjLQqSeG8WqJE2nHJ5lTimgXwjO+fQ7p271T/0z5t7VKsLO4+FZNtgUQ+
a2DxVrRxa5dgJaSnLwuDzIAKiyTeyEGbfWmJZqVc/pEchXPDwn2Mu+bGaV+Y+Hdtgcon0yKolJIW
0xpNwnIlnd8rCgOsUwOL6mE8TVJ/x5g8S/RdzjWZiM+7b0aBkzdIld6U09AN6OQCiDf3DQMPEQpB
uqczJO+dNyWKaHO7TVyC4NkSveuhVPVpyNxWmRf3ptGyloBojerWupkUR0J6o/sRd+D7j2kdbdAh
itVwKKvye3lIRvETtuc1sWxNy6xnjjWrBhWSvdNCCRpBohH0L1bpjFlqpLz7+VTzzbIykNtve9Vd
AfpeYuqLTSQDVZ4gC6Wp3/vvlN3z4O5ewLOgjraGpkjVAruo/Km8L9vAppLOgt/QlfNUWAMUBRD/
8dEwIiCI9U5wUKmVnToM2YmO7gNXribZfCxB+X9YSyJqRf2wFrLVBJj1P9S9M79l+eI3wnOHWFmm
GvGT5o4ZaE0/WmOvLxOyev+H/jlOEZMuKxLz42o5arA9iedtUGsgryMB1VOfO0Azq9jqlpVyMDF3
t3Zr3DCSEuOoU4ZrBJZ1myyY0lXjBC+eJ/bplRNStl8UsV1ebyZONdjmf50KrZk3+ILXpZDmr1TF
6VDl70dgGUURus07bUbZCfkkyKnGC9dlG/TCwXWWyUAT4RI+R84ry9iO+2LN61mfw0m+2ijImE+T
6RRRlpiUPRSlEuJ+Ki8pc6PEZe67nWdu0G75Dakjr+m5p+jyACSXqbPbppX27EZgV2POY/c/TgQ5
I+Xa1deQWVXWBVT21NCXWG0sIhMRiBSdAendX8vAXfr6ZKZbK3Ey5sysMPE3sUE1kAXCY5ocosNn
QAbCcAkq9tfsxq7UD4b859IXHSXP+p1FWjsKsfme68Cvqyauwb6CjGA4thCfHwkC3aGrnvwWuQTd
tB0q+3AU9qPlerSrmkEUReVz8r6+hSaWubS1eMqPLxQmblnNRPMS7leAZSEwTtZYc2YaF99SM0qU
qHvzDMTJZ4JSzfrOuS/NLaZ1/X0z0tPlfAX+IjBGg/9Yl88KXq/vUd7JbWlWhctamGtpxBvnfFcC
nd+3WY9aOF+YoSe/dPEBCTeAebiNvxM+/M53y0kGQLvyrClzuiyfTI+xGB8e/y1zpm/KWyFH7iTW
pvhQDuBj5V/xW0DuuMm26q77+CimZq7KpUFZuTS/+C/Zz556O8BNcn8PbYNcBNZpwyEDlZG68+lX
kfsCI/MDNaKxG2NvfCSq68GE74QvVUYXaILYWbEyzQfOSdWam3Y10g+J8uOHwf76vQYIsk9uP3gY
GOHnYftADq8tFqYV9VnRMLmdo47WHlYZ1lf4AGn17yAzQfeZ04s9Lm5O3JRNtC+mgE3pON45G0MN
5r2ns4SCmZHGpt5dCP08bw7cSWhHo7o5XWldYSasFWmwY0N3/NbSkxyXSlx1xu/FVVWflgmClPNk
uoYrxSr4zm/3pNjKwsww1a7JQfB//UgJBkX5vErBFdA4XOklwive1LN+lkFrraxXAeR4xUiBr6TE
z2tvXYzNW0wcuPBZHeSh3SJsqC724Q+c+k5uiduGzH01ZV6JHQ76eK+7k8bl4qEfS5eVa9iUnD0i
8c3qtz4WmpGWgKSsu5X/UM/ryfdhODHK2hBnNXZA7tCsTYa9znvuFgaUjjjtnaUfcaUiSiqUAfVZ
T+z6U2F+ovNbHl5DpuqnWytXLxMHZHe2DJNcNRIukxXrBOumjP5MnOzxMCEHIf2yRGqpM+x/5kL0
Yywwd6OTErcGBuao6PaZpnhQjXRKFn91nPWEOwobYptnhI4FxFwPXX76VfSiWQ9Qvf4uQb6618/Q
k418bJ7UgOtlp1c2+/ZcG1RAJEZBr9GU/ApHJY8L0za3I3hkjBsHcUT8IiUguvLfKIRhGwn/JVXL
mzeAiLJwPO1z4miUv4pwI/UC2YGRlEU6bAHntjq4xLmGz2eUd0ZN3fQo+404GYD2v+/8nRaKTGTN
kyRp339Lp6caZ7ziuRyQiOIQKAkqep6g14EizguIhoTROfONR5Epjg3X1SAqCLgSG6Dk399Yky3x
anAJ+/pE80Uqbje4mdEl864mh7PPEOjuJTeN0t2cFdN5eHP5VoUx8Drkx+zT89Rk8qJivYt9g4XD
uXY5URpuc+Y4yt7EUCrV3qDGWjLYNemT8DZBiTNKfCdiXx7ZEbqyJ7/TfyKN1owyzMUBT2YuQ0nJ
a63VWBH7YB43fWGc9O2qzlPZv8siYPRSqbW5aocxHjAr9YcVsenLb21xZzD1jsWptYzqp+FRHcoM
0WEaxGl5jdgV2Xv+B+LeIzyraZnqpPptgHvcOHfLiLBLWbgD2uYqGKEENXzCk0Er2h520GvrxYR+
1APzj1m+6/2YUEbsZ0axJAgP6Hoxf1W8/jxMkqtk1nSlMn58bQUf162Ffw9axp3kD/SwmEv6+cC1
sDZ9QPlr0PyQJXk1IPMrYAmQ9shJQHFHZwvQH3zldQrRUipQgM4fpXOzKz28PZmm9yoYVoGa0CW7
p5VpYi0okZm87PeTX0gQyCqvqOXd0VsYvLDwGO7oUt+fVdXsojbIFQgOCH3QARLe1WqMR4VNCw6e
NQs2kGW+zDyUIg4tW5i5QszwwvhTrVeAfhWooUkFn0VHeDSG7+X9ZGvfwdgnstk/Hq+cgdDLaVYQ
51MmcHTIQN2sBsBxHDTy+AD2mlP/OjDxbkMbvYR71/cF3QsUImM8oz0Qr7lTSlJToKphBn2AoHgh
cvD/5S4sVGTAvv4WjVbjrEqFQe5jOJLXNRWzRgWiyDXmUQq+daP4Cl3ayXdwmYwgF/SmLVbhSEM+
KqMitV+rzlqLzMtqaffzl1Yg5LqAZR+GMmYzAu9AphpOGZBnm+ehq/wuqkwuVsHguCDkha1WxeR3
C6peqJTtBalmdhVZ4xh+gpf+NxLsTxG8Nkt4Sv4fbVa1WbjuMpcLhtuLHVk3TjPolfSd4tQoIETe
G+QbEBhA+iYptA85EPY+EvumpLO7ZD64HZpfiDC4Vq1b7z4x6ntJtRoUiX3XMtD7YlLuHy/ub0iG
E3TwPh4HjgCyC4Tl5qPt8a3AcoQJoNyzBoJotKstSBiy76ZHXjh+ScX3zNsNk39nbf3e5zFjWhXb
HBky4E9IvkebtgLxrIo3h1qg7gO0h8JpZaWE/3gVUXFCbD15io9PecIZlFf11kGXbkH37x3BKjT4
mmDc5aQA++nFEqgufx/NFUh3+z6vXW8bVtQFCdgDLBLIZY0rCci/Mazjpb8vXd/h1KNM0wIf1r6C
fxyRomMSfPY/8HBUw6gP7bTFzMZAFF5yhIqujDir4wNyMUl4nELDlx+HH4EXMq6HNAROvuBG89eD
5691zT4UoQfQyKzYf8/PGZo39Rkf7FRKk/+e/lWPwsxuvNbbTw+xBBagDsMK6um0AOvCfuAs0PQL
vwLuXTjs04RFYyx0Z8lhqRah5QRHC/AZz5tMqSn996fYKZla5OR5Pw8RgNdpBhMd/XJubnJ33ubm
eQ5t+gbPxVhOGLh+EKfwdqMzLNwFnGMOB8fbG672gNJSCeXjEZBzDDUErmAyD9Y/m1C6gyzL/cU7
JxA9cWmw6jDjWDDiq6TOpnVb4Vcc0U4LDKlAlFdxUcDdgGmieOHKN1lNPx4iT4H+z70GH0XT2nPV
BA5cSHRKi2AXl0ZXlb2GCBIkP2SYLjp/zqwT1lpSkZUQsHVWPFX27UJbpPrZ/BkY5yVApmxCYAi7
vVIWEyBQO7+JfS8BGpVFl5YOAUV/hCQaaqLQjLvSUoSE+uIITbSV8mll6SbwSUpyPKb3jyH2RIwP
knKfoeTHJQWdWMUW/RWadET6zsgfYsT22SuX0pFdPyYVj6j5lEW30LZHZGYjZrO5BYwnEFN5QDV9
THso09IslTRkuYwCtm++krrWyqfNOmNfrlitKQk65Kw7c+0zlQ/q+05OiPBOtn1FQP/wP2rvkwsN
KVsFj/Io+ap2EN5KJrtaPCvNeqTNwqMkdq7dp7vY5BQeR2uhZJ0VuBc+SYxGrzBgbdJuCi1BAVw2
KIS6Qb5H53erfH0PD31oYEzLx/s2P70ZYYwIYBwP1F8cO1/P2J6zLWkAtMhr9UPgmdIOSTXG9zrU
OTEuL4uBD0RPRtOMAuND9EQUjNWW749GitI4tV+sClPIdqVBha+8D7+FI6DpsoRXs0qRs4vjoEp1
DyCMJwgsWs6YOoC4tYDL1ZQTM62vQvr3kMfCKRFWdiQM2+tz6aQSyejZ/PgqGkOkEZU4Vu45OHfE
FmVirzOtXWhSxUTW8YPCW/UP7yImxJXqQa+z9aF5V0a30l1DzpF5NO9riuBGnjnuFr/CfFMNj+69
y+VKZxIfn4+YH+jIdIGY7F//dNsAoz7Wda71xUnq7uzBWcdZjuJtu7kxUBb4YFjHoJj3Nqw30DTT
2aSQK+/FtOSEoMbJTNH9zkWTH3qyQhWTTJXk8yZBpB1MMg00RgMpS9Q5ynR7YE836lM2agHCrSok
LelCujHze5Bk7szlZJ3K8nMtZH9DcFhWRauubPJu/55Xt73Kx6JWuisjY/G7apN931kVd/O8zRdL
HXFxD91Qdyw09D7OpY2CF5H0zii+mXtjhdLc9BnrtRaEbzJoXEqEmhBbZ8EtkX2JVSBJuljMF59c
dSmCVSr/QX4afeZlttzZwMlno2f2oBzY4Z/l6j/+SN1spCqrvCxypUF1l0hkMLAdGvBeoYcyev4W
Hyt0EW85i+A5f4GKTL5cIVfYgO07eLEeW7CvccjZaH5KBwXMp6gE6ReZbbE/vzlL3ys5Lt5sc/ga
dA/rAZcSVL2RVEJ3gyFUa/Lwz3zIL6p3gxQq44+mF50u2TJlIOz4PksawC5BeKyUJAYGpAyoujzf
NLLLQEea8MihCR89sgKVBdAx2Rt0sVUAVactQ+++DFJHe82L8r9jH2+voeo8VpjjNtZtniIF1q7R
+5RwGgeQh2zTfLiRhRFUR5kx4CuqOne7fF+TvFThOoWntrLx0lrq3qjL6nixH8zO+H8oixM+cycj
qy7Qdx2CNxPzWbP35yij8XY48kDpIE4P6uCyNxuCCSY1WyslNeDr2F0TzDasN6EooWnkB08x9JwL
L33/PbSsYUPeP5w5oVx8+wtt/2a7lV0Gl0w0nDLy3JXodnqoefIxk7OHDyOLOfEWBO2+vh357KS1
BjQwaQzZ98ypyTN94H8jFPOeoY4lqSkniDGq7KXHj0ggHTUvk5Ni7HYMQK6ZCVkeB6JnfxsA0Xqp
wEu2Xjn1hOO8VdgzBm4l3ZcgNUPJbF7Bdqep78MZR3fUJIEHJOi98NGjS+y05OqN07E5QKjmrLzo
ivJnpiKYqbB0DkUPm+R2JHdt/VXnFsIeNZixcCbldDBFGH7bjodOgmsiRb2WRo5l5Vgl53PEjSz7
/cxeNqIuctEasiFygV1auX4EsmZONiwvwz9ZuZLoW00d3Wxzvq5fDQCi1T6VpSxPIyjEaqa+g0nT
qRykXlYOLxtJZHRvELy+eZq5l9F6Zke8bjEJtaD9A1rPI1JFThxElFCQ2B+3iKx6AwXwoI8l5wFR
iswgs+0qrSs6qcmawejRXeTW8T++RkBjnVVwngemhE4JtD+UzCxQLWnvL/CUcyhcRhKxeEWbGzT9
sxw3fepgJw+ZF3KyiowbrqB1okJWgew8nG+8z58bryRhj37QudZo8ItH5ptUtxU+9xWo7TVlNHd0
MO3PuqLCcsHlyETEXfueOVThhTR23qdDyZmZAwh7HXUdaRyiaTOKHsHafp5MlKah9f7gO3CQTUof
wzyVECTUf61KJ5H2+Uk3lEpjRadlP47frz6XDtMrW9N2TPTxwaHjVQO+DPCKd9iGyMzkN1d1Mf2o
GUOpbAXvy73j5/dk6R9LlhWAh8NOxw1/53nBZAf419QczOHC/PVfbjP3EEc3eZO2+N6BOvZesada
Y+KKMVENzTTCglPk6cCsvAHyyXFSlRpj0GHL4ddcD5StwpW9+d9HHNgQLYrscfxbhrXbIEEJyWwf
uaI45eVkNBIx8tNvorQ7jC+cdmJnQmNC4kqiVm9Z97sDPNvRk/UUy6ZxrrvJ+OlkOZgdox5tI9+s
J3f+Puru8c3BfojrzrPE7GOE08C1INqPYdCbMdbkiXwv6KRVp8+eZGCgnrhB18UjPo6j7ru5Xy73
fnyfejI6Lfs80fOpwlJGUZXr4I7cSpOU7LP0pduzZshMoSabHJ28IXKDvcBBQ80f6/U9PQSxlDPN
wqILk3VmeM9XLV+dMKg62um17DhVArztRaGFtroQYXHeUKRPzcbt3d4BjCH+FIyuNnLx77uUSiAe
ZxmFwxoZySWygNWZH8ghYUFUnkU6yJ7xCn2j+fazEqjJCf8Ns5oXxbyQj0ZfuFyfKuD3CtR+0tOg
KCh6S/dU0IM6C0v4Jzz0qiPJ9Nm6om/kmv2CeQtHvm2/RGx4bVvy+dMS2YRu9w+1GbLsRgw3pgb8
C750fJr6ocRWlrBs1zTDM4hDYMRIx/N/ACyiBdKxztVAGa/4gVs9yKLLQYjpX3uLPI+m7D6Uj8rx
wZqfjurw3maMcksTB7DDOxs6Ttp4UUE06wsB1SpawsfkHqYOtxAFv8CySk6oSWgxScwi9jP+rVKW
/AFu9mOlJRuvBlgCrzb+in5ei2dSWZY6ehjxi2LBv3rmB/1BthNXLvzxRbgT95qx6KVVWFimRNwS
2HMcLWDlgKFT46L21Qb1EC9PPKQGblpjQxrkybNoToaCNqBTsaB7YKnDfLIUpmpPRnVrgQvEDsyA
dBichW/LoyTQ5SoONpNfYkl60PAk6KMERTZRsdS3elpSc2QccZu9DC3GW6XVOfMTBEEqC/VXw37N
Oy/d8uYk864Z9D1WiQtYrV4fEKXzeamrUjPX8YilL+XZQRgfqo7McITfN8Tk/3fwgZXd9vl0tkmQ
9XnmAf4nlpbXawF4DTmn/hijpaAVK/MjOfgmSIyyeHoJeZbkp3UDNysVOzlEVjlGhklpB5mB2WPG
aEmGyhXVAhtjBTHTRrk6QE8wq+J6KkQtGxbVxoF2Fxe9kblo1+0ITA+5RXYOotD2gpBPNWkt6zoc
rg7bAqa9bJ3VDPOYydFTVmERmxg2HU72ilVDQojr9f57MbARuTCd2Dbfp/oxctbg/ZOKXkNgnhuF
pse8UPtSP24FAd5x2zfa7dh5J6WPbkfatmwUfNsZ2rxZqO3valNC3sIo1Sk+Idq1bv43zyNsXTBr
eV3SeeuRIzGj7A5Mnz6F02xLTwTp5tYvUuCeXfCHoeS5K3rDOc/IWPKT8XdZskQYeTaUQ0qLJY1W
lbJWW8jMnYBA4EnQ+n3I8vgiI01BSQzO3oI3y/SFnjBNbaGktWsohA8T1n8Vai9fg01N5RGJrSTy
hs9Mq5em5MfB3IOEl2oCrqY1IPbUggQa4EBp+Wk0oBpXWoP4l/HFv+B8yLOnJ6Nlh+79dZ9mJUbZ
1yc8G6koMvMLi/q5WlgpkGGK+88vlmXDa3NnoCh3YlnFY9S+sw293J89UAtt/w5X+LtD+BgKlEGN
pj9/VGUaRbD76WJNEAbcO8xmnvczCA4u3lDQfEWtEZ2fY/WpIUC0HkJV9G5j1beFVk4yDV4PXFrs
WpVvb4QytDvcZYax+PPN3cv7Y+Vh9rgsPczOHIPSDN9tP9eC6Gnqu6dXw5KSTgNEaTF//IqeXqbA
B9SRkKuR4PYrPJT132kI1TvsiiTGG1NBmrUp5hhA/1p7PwQ9auNw1Gj95Ea51VD3iC4ur6iqXuBz
4BVwcBYblSZFa4y0IQYgYZ5XVfBASr3NgqetV1qLq3bUmlogD3H+VjpRfeYi9G48AGbmQ+kZoQZj
OEQGZ9zgdBZb5c6NCV7gVhuFyBo4vwKVj+O75l6wyu8VkeFE+j4eKWuMotLoM94JESMxhycvdLAO
HCXcwZUXlU3+gQRE7407Sy+qp5USx5XQIW0uzWotR7dQiwsYlSaGH7FdIvf397i93o4vYMv7rp2w
d5IVUnN8pAWblB8WbE6G6JELkpj5MZ+DaMc9FmAGc6kRRQhvMgsf88MCbiG8/MXgcJBHCIURZ5d8
sPDWdp+bM8+3J96SYyvWhImTsmXhknCW8Ob4VWnjGSyKGcCkUCslVRLbkkU3z7hYnWTPcubDPuRT
VMV02F5W6niHuA+jKRkDxNtAM+sR7+2zveoRS48nBBZYQsysrEqaykJNR9V1uy8z+PvBaAZ2oHLw
Ka/otjjkkGilCfinEwbPYN4qw588SPDF7KsUHBksRNaWN+ceMO9eQe2Gy+CKaUIahTLwMlZ1+4gh
fc6YhfGtGFGuYxvYScfYbuds3JmMXxGDpnsnvImOzfEf/0J1BdC/cRrs+cKFm0KZfMuyhPWTrTZS
FiEs2u8NHsQraTRwZ9ELXlNM6g5HP2vn/H5cBzRtoecvVbYlTFXsPT5c3b0IYp4C/DCLjYJRGmrV
A91ixEfDFe6exdAFOAgYkGQCZxFqn4htFcF4o5DF2NuEvnzXEMb9vQuaTXpJCvQsKsY6+aarOjQZ
ShFyc+c2HKZxbxEWXucKCw7l3m0669qsPJJkPEquK8vEBIFuJw2dyRg+hXLfK/o4CGj5fRhd7nbf
jndaFb9hgYaUaxpq8ZEP21fEOaYR69fDQTMWdoovde0CH/1NFs3YvsrQZtvCTWDcTxb43dN7xLnj
wSfEPD/wlchD+3K5bVVH/0Cj1Trj9sUSMzIomz2HSDGn3oV+MBi5MP8AfmqK5O1wbfJ8Gs6sfncf
nyhsQHDf4RX95S+jHVENZjiaMVXS10C13UqG6+Sqs2oJMly2ZE14YOimRvajJc96PVTEmSSKFyfs
Duyfx3pU3omBV9cAT+hLil63NnkKEvq8J7hsp1NrNalKWzD6ZePFePuM95DRFHXF90dT8Vap8xff
Ufv9uyPmJJFdebbZ24fP8a4jSu+Q/Xv3ikFM+OC4tcY/PVKuskMaUY9cojz01WGmvsi3MP+F1w1/
TTWXLlsDwlhqHCtLurbxl2fW+XeFirLl56uzzbWVQdRn0LLmZ8VGduOXOQWLjg1iVcHoyCn6baGA
vsmY1nK3wte6SLXjl9mewyyVUPfFypIA5y4YB7J27f6z430/g5VqIermLNKduSpx+Q65v/3kOvJe
K9HZ0jTmdpgglGsu7UIohyB2zXkn2MPf0+aoLOJUpBkNVqVEIHMED5IJCDPrV4xvcH1Wb6O0RGY5
wd+2uhov3r4uXYBxep0L/ePDNyy5nxBsqHSL6876TpyWEXX/MCFuF1BSggCt/azhU6x1YObsXg4H
y7OFNiGm21Jw+qf2T0OWvQK7okhKF36d5zkR+TJ4Iq+cRtJabuLy2fb17/10vnLD9Y11+sX/pY6d
5CKqZ04s6IHS8cbC6VS3pYvReZJyFXSitbyUiqjR8OxGgVad0hao2DWMYIj7Dqtpm8cu73R24D3v
taSktMw/zkGRTAyBHMYtkN27fG7XZ6GV4MugnvnhPvB8/TDuBbiOzpUlVPLQsqux7oLl4SOvxsUb
fkngSQijz+qMi0+tBSnlXUnzukv8oyWc6baSpSRGJ1ikslFaV3m9TnpxMsiivNg/Npwlg4OEOv+4
RjYLzpI7JFIvkVZrgdBzAbGXXhKNnpNr+xEJ98tfx2JqETY13kGgYjpGUpu0nRE4Igx+6GmSPktD
hrC9/U/hUcJW/EwucagM8aVMm7sMa25kkjaGX1YtCSxJ1uYgnmVOS78izYjq8mds8LqNfi3PRZF6
oHDVK7XIx8owhTeNZBR2cyKgPX5Fy4OGyUqEuQJmJ2Brta9nDkx1ZgJsqFUqf59APFBbEkaSQv33
b/3g/xrfctHZXGeYOpGlGTXiftO9j2dIKIbskr7ek72dMiLX/UkMTEuJp/L7AcTQqMhSR5RTCZPA
THli0BAsFxBxhtQAIiKYBlHy97BGh2s+EPPFhOcY2+opGn8bIP/57hy7tYj1KR9gMfV6CKdFzWCp
kks8Wj+p4SKaPjN/B7SSKUVgHt3hB5VY06EpREGuR9RiAxL4yzvhbsUI+boNDCOq5ChpJ/Eu4fRq
kIMMCXqG6uoenRoHKjk/gx5GlVhl5SclZPzYq1KebPqDtugjEi/Yx4Dl8GfTl5IvzO/rBP5Q4U9Y
n5DeckStL4TowxUrZG/0vqvIDvMJOTgvlZekfmM/X18dNFDfppWb8xDXTfn0/N7rPgDIJOfOLhjT
X3VBRIzn//bg8T30vjixvOrKgZx5yt5fJfaQm2nTCN8wq1Ip170mtyR6b3p7XDirAZqeTrFrJn6y
L+jdC/NKSD51473VwQQ5csTgwb28D7Ajj9lhySktVpJCYAJKklAk7hHIxUJgktWBxIgkMuos7LDW
1zajXLRaFzSLHY4qVt1P349oZP4UovFBcpmaMASWof7Mk/w5QeXOsWF41xzLGJ/xs0o9KTdgjETn
8hdn5lQwmtYtKYPXSnKLmiwXyONJbwEDeAlqbNI4oQcaz3PflDCzrauwMI32E7eWRcp8odA1v/aG
nOtli8oZVtgWI2AERJTR5jHYLGzFOE2RM+19cXmi4CS/prqGsSWjMY769K5ZXXovFwYSPBxlmR6F
vHFhAfHWhOmy3n67tcQepAdCHgXs5Xr89dJWA1zL+cV9u3faNmYNc+KccKiSpjDoxdeVP1v2G6u6
RFtfaN+YGZdyCi7sTt/nljoOs2pqCGPnWGl+j6Rv0nw+EdKWViBz/eebYJp9nMFeC+Xy4/zuih/D
6imKjzQSxsymkibiqCPmInvVr1eZa1yK4scmDxAHDLyf0UIVG4fjXaFg5/mgoHL66iEwrIETCyl4
/LKoq5WVe3jEZU17mmf2ry4nF1ncnYq69G7otkyTliIREazZyLH51vXHb9x8Yf/A9MEB3RkmvFro
7DfjPPf0OkqAyP0fEIIVKmWLNdYtVAJGbQqMAtxXLc1+m1/KsZPbvW9a3+3uJDhpOFy99d8G/WXb
O03nYWkpsFhEmr3zScHjecpz15Wima2WJR+aT43+jArRpFmyO2zeXnuTcH0Wvj1tWUAmZCoUfi7g
aS5oW92j9/EE5MUqpEvNMtHsYkRmset+5IgUK3Snm7e/0ehigUE9nc2y1xAmT2yckFYawGEjXhaU
giIuC8uisBDkSBjS2yWmIuO2zdB1o36+Gvhgj6JMreAaVFgHFggknLpO49qo2xmKPeJdRfOCLlaf
rlNpyiupUqyaYp48fHA9ndUkV4fyusP7kYsoJ57LhNUXRbykj8kQoSAwb4+iMYC2tWX1v+ubbiFL
KdtMawAT55HS/MB7TEdTLH6p19d3MoM8WN1FJ7p0FHj8RU4+x9zDmfEUmd5z7gxmW3VC+FfncyzF
+xBR7NUNdHqMN6QDgGuwFAD1PQwZmlgcN+2U38WQlnHH+zt33yCIFOqsXtAjI99Pro6bJgP1fpBI
p3zEWoLPip9/tOc04ibFRa4Hpmbm85XISZ0n7rrezC2R952y/Q6BI/SW7CssDGlKv0KiuFp7zASZ
eYDrWn/VqT5bI1lLZMnvsiOq+RACZoBZqAeL8frG1GSE/Yw7JG9GvRCwx2jBXp2mMZPBr6uoRl8h
b2ldXZPPj0iZuo5r7enqRRB/1rwuJWQzuDKKn7z4G667raPj0QyqUvR9SI4qXq9DOagekvEimXtg
n9QFgBIalyBcxDH75txZ8ubyiT90cMhm/Zf45SQNGNk/fxio3kvQZ85Y495egLjN1hekp4sugk4o
J+dTDNGu7n9qDqbsmilZrj0ggk7VkJqULslnu54G9sbBHcc+S1/YO3r3kMKkfxiyugTkxuGlmmxp
aM6OA9OM8hlTOp/4JiqTQyo1mTSmDb/+qppKR2RJ3bsaLLmlPuAzmjkiBB2YiJOzpwKnNkeQZJAj
4hc1vCoAg6P9gjb/sloB1u+NEU2sqwx8yMmwtI6HzYjQ0CZzzngOP5IYCobxIFnKC7wZr1EpvSnY
J+BhDHYasSE8RpqIFL21LOBYZG/kAygtTja4REAGr1yG+Xan/4HbISfw5LdiyGmNKzewJeuwFNZl
mTmY6MMPXv1k96/zhqYmfk+GIQw5SXMP9XCacDkHHJIgdJev1LGnOhvTKzMbqTsTiouzkhY9yfdc
YnrP3d281TdoaHOAmzKuLsJYiZv4MP853Sk91bd0qP+hlsXba9Sya3/Hy22jZ9Ey/vaUWdbVIqq+
4o75uqp+BwbQoWgMnty0IF1q5Q1WLlWbg4d01B7/bhyqRtPS5tTxPA5JS06Kxgn/Xf3TCXXECnPZ
5AzZ/e0eXMEhYxfhlV5CxVRP1sJqgkmw+JgyMlDtmlc6Q89LIIdS49TFpnQYfyBKj9zdBxXc1sxN
OkbjHo+Yr6UKn8m9AzSeZTaP5deF+Gzy84IF6EX4M+wxoj4TeTDngY7uHypuFRO5xE9Seput3RRf
Jw+MhZe+z3yaIpwi3z/gdHUoJRlUN04Mz/T+PxzDy+fI0ewh50BEo3AV6AyojtDJQOEUnwPqt4SL
C5efDJUWFnIcJNVnAVmNjauUcHYuvPfOzgKKNUxXZnTTDgg76pziIMcy8TJ4fQc6eymc35MweUOJ
okoa/KMSolPXfE0xbN9x2ie58HUFIFe31y0ex+0PQbST3Nvbde3VKMlOpqPfUS0dfMXXmWzJMqmZ
VG5zi2B4pAHlUs3uAI/GZiIP8bWVE2HCy0viO/Ibui2ROLtK9R24QCpl0Fd6TKmxx3FshqRYUelE
nnoyn/5KfzHxCfID9L3/UZq4dAaOpesW0n3v7Lvi2OmdS1beAjquW6+n5T6Bc9ZxT3JOIPoyH3ti
AKbj+5/knGuUt9iAvhnXtkDL/Yz4QgmEPT2B0MWq+Hc6BsG3FjGNQT2FqUTkFKhgsmJseesxXVaY
0X+ZRNz69XFXhf28ARYEV4MDIb5y41HCxod8Ef/uvcGXWjmbXD5/2xZcPP0HDAf5t5lONnhcWIxZ
1d8Gwuv47jWqUhRE3b5iRO+EaYZQPwvAnq56SAsiqYgDs4I3PAxli6/fl6jT/N+00rqQUHbENTAl
70v6kBs7BU854dLHm/PrS1Kcm6oFVuMpZ7hp1Y2gTSvK9FiugXaCHTCnZON3SAVopwCiThhE18DW
CipRaVpU6icuET+70KKh377iR1Lqbu2IbaKWCcLYD7wvY2za52klg7g9iA84PLAmCy0oVyPAnPwg
3aUpF9VlB/6lDE0bb8MCc7KGrKcfsiC9cuL8vAI5t7GdOioBgvoxdlnSvUrtmJoj37OesRrtYyos
wNPK9HwgbTPkcOc/tZiikWhyQb64R5bT+l9sChO5j4NwP8iQS+NyUf0ZdoJaGyvhxnis75qUElxr
q8aUiDF/OHZ0bYKTqk7sW1OOufofBTnvPuWNt03y5kgH4RL1nT4TNbVZg1CaiYB+WjRO4zo0rMN4
BTQuCz7bYxTJEPNydpFF06dE7Taa+657tbzuFELSoXX7U23lx0VoRaZczbhoy2TJ5xBi6lSgf6gh
/nK60v6y07yPcd7y7EwjngAq4klidJShzFvF3NaX2Tkl0yCXkP2I1qRJtk9BISu8LiYTi2KziHtd
DY5tGO4tYtSNPfCHNlowkRxqvN5d3YhODcogIzfQGKAdQKroSxIv5u3fYTLT54VwmrjAXjb7DBQ+
ge72taCuqbFBRW5IA1mnrsW/pRjAKnRpagG6ohf/JNH1ukIyr8ob5evntL0Uncg6qwMBd2zz7zzK
5O/GFPzbiT0WcoZxoQ3w7V1dOnbyWwqCRT+JXA9dMEw3t/lZrg3BuFnfswyxnIRtSa3pE2bjJdeW
S72NExTPeYZhmD7cP0wMj87f0iFtr+RQoAmOylGUbM0DEGooRPfwAHD6a7Apm4yGhYqBEOL6ZVF/
f0zF7yhxoLqeWlQtY38L+uA8o5Vfs/RfEW99Mvry/nAUaIjT3k8OZlymK4MVUGtwxM9Lev5zwlYp
W/8fnV1eCM2iTBg8dfZPOszJdzV8veuuHJ3PdpQad9sWwY9hfnSj2s1xRsyF7AQDAey/oyz/C49r
pgB4uGA0Gg1JnOqnSNIFGulrJGKLV73f42WT2YtjwT4bU0Vda7UQszn6AOOu9Vr9fywklXc+6byx
SQlW+eo5jU9/QKFFtVOoKPjZL5kHaptCQfmzAGE6+4VI45WPTPwygdXngfNdTDB/uvgdqyARytxY
VUpLmQAwt+7vhqzIFlLIjOLgZhv9p2VNMzpudnM8AhbNnkcFv5cAjt+z+fnEBuh8zJjY3MrSg5Gy
uwVsB8hdZ/Ooa718j26QBZrbl4xZHRY8rX0k7M9nT5VDwQKWAVeUA972aLQk4EAEws8m4ZnPbcVQ
ZpNL2W1F+BcdoMaFJXkLgaDGDrf3hUJMYqmnqF1mjXIwMenW5c2ZP8cNASRMcG4xy2NnTbwS9N6A
HTcmmS0fCBh2f3xZUzW9mOO3zT+Hg3imlf2ZFUYdpoPu3pb0jOIjjdu9h7ZgOomf27erd0f5k63Y
+69aI2VI5z0X3nkM1TExZrT2EszlA+AZtUrZ1HImwT/hFyyIuBJE75oC7Aofx5KqMZzhbSfnIGm/
lUpRT53CKNYTgG4D0+D7E3g1Q+Jwn79xG/QXGTIbivt/jJnxzvRjDZbgFHQQCjK8noQ8XWg9fbk6
32tzzTY7UjtX6cg1d2GO5zVbjuuSk735JH+BA5j4O/IJ9tZ2Pa7kPdnn/fTrNRQWSKB7S2Vl7X8b
hUtjxAmi4JIuBpgR7+KGNAHVuH+pK4l4kX9e70lk6yaE0t2hSpJ2jgaEFGnAR6D34g1Sk6ucr5T+
kpm4Vn9kKhYLNW8apUKRv84lOqryrtR2EAc+iBNBK0Y7qjZJ1gKZqKEjLWCoKS6NxrGbY+kUp5uF
DCpNCqxq4xZZAOWVItNaG/l7jsWB7WColenUQ838OkJ3kprmyr9c8uyGaDOa7hyWFKnP1fSteCoo
tS84HYHcZ+54PNp9zt2/cgBWJjlLcUVzSTzZOjr06pWcixZdVIc27a5i2lYS8IgYKei7c6KlpxPd
bLHDGlVdAvvOvjl/aNw+/2kcw8JQ+ri0WMQY/r+tJGEL9LEcLmpqItmY97ZvUw6fvniouDiZ3P1Q
qfXvEVnNHJsAKHBpRx/cDL01cnyTcYuBn3BL9HwjCaI7sykNSks7q8Ue7T3IW4leZdT6eQbTN4DJ
buP4d3P6Z+IhKbf1pvox2no6bvHYDMYWKllW7ZGfJwKNyP3PTaSNl9qH+r4QCiVkFsGZ8k66FkfN
3xZnYOEXMAep/Gxw0yb0McSeXKA7+pKOmgfQTHpRbnm6o8shGNNElj8AiBVQBBgxtJC5Lu0rG2rp
4UIhNpQd/afO8bQUnoia/eNaKbA+qFOAHBc+87zUEV6j1X6SO9R/TGea3Y1M4aby0lL3KgHrqrlg
X7EZvgaCYb4EDXDa2N6ZotRQ3wOz+aXawxUD0dVgCUovAT7GJ4thAP6GOhiaxtz75yQHrznd5KcZ
rkbdDT9NjO8T+V1kOQ49y5YeqjVrBZfps0xc3vjgKZEHGptlBEzRqPs7ElIfSRj/RTbtiZmUPG4M
/+IeTNjMxqLt4Un4NGGt6DDmeXxFLDTkwJery3nYfj86JksS/LfhPZ5+gnGUyI84tHfFOawyMhiS
iSb2kBkgQzRIQ+x9oG7TdPMYfAYiIr94+7oIDdJH01aSXEnoj/zQ3K0+GHw6rOlsERGbxiKyyy/y
wMmJbndwq7IFQJO1bWV5RRU/qxkG3Dcfadx4OSCfoUoM/hdLb8OEzIOit3y6LI1Sd1sRzKVaqncS
4wlXK2EO/MAuBDsD1zR1WxmbbFttUi97bb2KtINibHgqKA3ZtFIYzaIC4lFC7AIPlnfly3Nv1KjA
5WvxpzEH/wq9muB2TGPUvPNS1dITgr/q9B/KVotv5yxgRuGKmO63GBPvq169mJ5TtdlXSN7ul4qY
IuuydiNAMhNaMFlEGwJofyHkRa/sRtLzDPGbzzBXh3vwXsTB093zTKr/mfky3egbHXRUaJqbIRPZ
4XSJoq/WOIWCeN94FdpSX5ddAarnRL+srNX0HSIbhtzOm8pLEBonOjYase12TTnAcl0dmRgpLIbv
0k66688W9S083y7Sjl3TEGWPtjuSTS/yx7CtUA5aT5NxqUiI+qBmHL26LgTZDkQFww8j1/J5bigp
jxkdCsnIHWjSRDdPkoEf4JEOe1fYJ3YClyU8Ky1Vooj1KxvL/PbZeKGEQowBK0Ajok6hLsmZQyJY
R+tDnzr0Sux3aq4WEWn4rgjxhRxkIpOXrx5QC+dSFhI0HYGQRv/jEeFN3SwPAf8qIBgQfvyPvWG/
ny8hZb6PJN4dbNFB57bzWJPUSJpwofodlmekqleTUmNxpOD04bFTE/oH/jbtARlnc/pF2z1QqBH7
S834/rJv9FE/J/kI5KurcBPHXjdqe1GwQKG/ht8HHnvnkOiVQ9IECLU+fQQ5QlYCVmW3hRe/wzZT
UlQqp40EBvuLeQ3SAQDSlp0tkxZg39ak1RNFwakF4ljmFgKDtBLdXC6H1Q2NMuiac9XVZGhEXGsu
XmEbEVwK6335Q/9Iz8XyuX+G5s77rvfkkWJJtXXK320/ZRBAi1nppeB6EIDXp/roEeSsqNCuRYsS
Ex3hvdm02P0Aqw94R0tgI4aapVg2IEyLl/c+qo3TZCb1Eiyh08DrOL7+ilx4yQMfbDL4+jGAv3+C
cXCFtVF4hGMQNRkXqVKTULU7reAWL1LcQOsYeTs4C7mBzbb2kS7gtuiV1jHk6wlY9mJ8HFLISTD1
muTLZM4MeGVFfpC1HQrHJ1zk5244DtlHHKtrrwa/VViWAsse8vERUyzSLBXnccp/iw5dC238XZbA
ASPCTTAzNdVnNA7rSe3OKeB/LUcqm9uGbfRVwSIg9iW+X7T6rkNp7OJuoLBLJwjs7DmvnRPp18S7
706W9xDZwHdYDd1qXHCmKIb2UEkCrRtopmZn+tU8xfcqYK4vnCQS/CsuAQxb5TKI8gDM6m0o9OPZ
lxb12QTnKLcqRi6GygJTglkLemVI1o7lZTnRHL3w7JidMRRUxJW4EcIZeflhItoKKvyZQuJlFdS2
dCyGVv48xxN6mOMiX9mpc4JJ9mnSW7vbsivpf5/sCumC6+4bVtSN4CeVvcBhR0lYQJfwLvHhHeoB
GwLrJJhyM/lxWHZRc8B3kXuJAdlQKRohlGIDWPYps9V4FFuljTtgWWPxi0wGutnnJwXOzdzR6lE4
NkvZhVLR8U7lIkQKcKJt5xPhNLp+QuqiqtR7znO9PqdEttCtb4/DTIg17WM7dpKGdmt+EBWzz6o3
bTR+nXqVRjVkznEoo0jvQ3TK6LM60KmesyJoVhppsZReD8KkfOsoXd+3DyTQHVbELxwdHcEIvkIB
j/O723gh8HPMkiIf4fuRNirsnMDZH3RQfNn97InNfC5+LaXErOy9aoHpXNQpStj1gFnYeYZuyIlV
VzCtNh2WpBtiv0eFmeURzxv1j6yzIJI8lAtTRG4Xvo3sdVNE0BVlq+vJAIy/TF0VtUbMbHvaZE40
gTyLwYxaMiR8XxgC11KbtIjzTE4k2dWWCLnfAmPLiax8l2U3IHJAfTmtadfxnwzXUcJxbj/+tLMg
2d3Lhz6dv3NClPo3nyUFe12mcisF3pMRGB3CNmKyA78/j/CYi2OXtF2QM38qAD3gKSWRgKQNz53D
UQfywSEBoYhJcEWfqQHlBppVo+Ww6EO2nYWO8gK7LZ5TaluOeRNBRaw/YE31AF+ls2fUXIP8WoGt
5I83vRm6tKuAmKmLRTBIuigPmrL8Wc0QcqUMcSrfyzFwQvmUrY19J8F1c+CCUtXItM24al+bUxV9
sEy8R2LMj8nfMNWcONFrnZPCFcRsYbFHSq7CW/VVXjeEEC1ivTNPX2xbYusrXxGUib3UtqGluW9q
HiKDk/X0FUVtqXAf3KIAoJV+50sXh+d2Xqf7z9e+xQADW3Z0/2ICfLqpJz6UEqplRN5KUXOqnHZ0
N+qPIzsIn+pzrUnp9e2BFVI6CxWS5bYrTxGvYN27PQ0l8v4mWjYUW0u2h6OSTSp3OTd8b4ETO6b2
N8q5HUdiDGq6yaXLm+8T1d/Ji8XAYywKxv+b7RGphUVQSVSuXVyniVjDKDiLPGfDhjTiYVZhhPUl
v9s1OYfoR4BRzWjO6yCEZpckrhskc44/TiDBDj2kR35BYqTqAEGxjSJX0qMzSmjU8lQH1GQeIL6A
XkKh6WKKYvncOpXpg8s4DDSQUXSmXC6RrkMwyEYJMwiP/u9Z0IZF9TZrB6LUozc2f6uy6+PMm4zp
wlquJ1EekgBorxN8Pg81NhM3MvBD1a14BNoYkyKjWVFtQRnvw+P9Z3YMnNeSh9J1FBfn5/dRTu/b
RokKFlaFt2rICwMtmYxlwYr0F15392mfgBzqsK7z26ysm1Asz1cN7I45091T7Q2cl5Gov8fNi7cQ
QewSfm7eDJmoYjXQFveALXQ28OkSuwScJrPW2Cn8vbSUgXBBmhx+3fjAwSnfbhgzZspzAQ1v9w5e
iWssJ/yqjIxQ5WMH4BM5BlhctJm2KFALLp82Xm40DIHqjk+aZXPzPRoaE94QrVTdNfRkCen0Efyv
+tCXFsS4CnP/0+p4wt4GYRSyTMxKf2uOeTpv4y3ycfdjQ6MaW10mkSY+5Y/dvjhK4wdfztE6g1tI
4c5Mjyt8RzK9SJQ1bU0fLygiuJ+5neOwjg394XMEkk8WRzShX1O3cYqGn/VqIPJOuPVur2dVXbHZ
tH+a06OuShFX1zAhYaNbme2bAhbOawi9kJi970mxkkXbpsNYo8FG3Y9oDIY69yK5PmK6Jn4HVOcH
OiWCNEINLnd+LtyBDd3QGevOX9YshuT3MdUugYDD1UUySTQM1R9V1X2N/qeXzpTwpMB7g6WMIpK4
YDBaS9hmTP1gmVDVFaxmwOT6w+mOfT6iKSUgQTQDxwl1KmSFMqMiybCl4FYxn/h4xqIK0m/V42Pa
yBe66swIFvevo4ynsleBS+tN1LcF590FLHsi/n7hkUHHbmy/7ciqlTT9mmA0PjR5nkdOSNhjC27Z
DYx9apw0eMZGawPRE3oSABj7Z0b7k/xs9tWUsqUdp3K2fYSh+9q9zuO68c2uJFzxYZmeuYmf/546
1xQdbmowEyu4MhLcjELbWMXnilPcrRXHltJy3Llim3Gj/NOLGQIpMhE4z5nCWhb95B6wj/WBOEpZ
ExXMnEQPYrsh2IfD/CIgM/GVd8iS1kSt4V2JYBY5DFaQ18s1RLUzp10sOy7lRCE7oHIljGKr05cT
pwVpvhODtla2HsjtZoQ5No6xNIdMUuL3p/4A6Cr+SjxLVmh1VAO65kWpw52UZtO/vcla72xh51h8
0SlIPtIfIcEge2PucO3C7ym7iMFPLqIGX679121x9jnCopYn/wdLoKTnwpdtGeTU/xXYmkFgkVVT
ZchZ09CAlQgOCK5FKo2jljB6EjsCjcwMDsi52Z2BBkiYH/ugjLhBXWyfbDxHDZ8jk0yvDhVdiS2X
Lpj6HrbZkvlg8nX4VtdTWEFcfN0HV6Qb6NlyPLMCLC6MREWuuGUmcvPM/rA3y3ZyMHd8oI+rBLbi
ktxW7Sw2OQeLF7eoO9E/rNXGWAW7amzImZM7muYJgGt9R6N8oFErYGAWHBhdLobae+OwTKOqnWtL
ZURxU6HL1tevGmvioElh6EOlCxRtqBeOQ+SFIOKtIiDkw1KXSaWyClbF8+jy2r5zC3faBKELkarK
cM/xYh1CnxkB9rHPLYhqpSZF57wiMLEnTzX4TtPEoMaPKY2FwPYvsjUbDhDRkk8QVD1o9/j8Zj3V
eGuLacNL4Ec3ntf6q3YgnpBjyOh1oS33Oq43ARCGeJqCK6VlDjOD42I8braklxNQKbDJewnjth5o
LRxYStNO/m4k5iNuNf3KMegHBvEBDrTfhngMKUeSlw/sDvTNTsi8wu5rdSwS/VwvXNrv9yT9tyTI
+hvqo1Q+NBZSJJwyE+eyCNhO/JrmjOoIiDmQzAi5YR8B++Q0WPWslVho2L8jB4WplZ76VodZu/L7
9YKb3+O2p34J/r01spOzlqtIyaUcBH1fGP/FPleI7FTbtHt2+DeE3witLO3hgptZ0UCMSy2yiWVO
CTihbp3X4sKiiOD0tJZoGIRpW6EKYCti7QPz5bcfy8lXXDDbRvsH1lsDdqKPNuL+9jDcnsGVtXBm
btao1jXW+g+yQT1AffsATzM2rOGuLoStNfGk6gD5lmw/1KSxMuav28iopHK+zKWggdo7KZKEA9C6
U/piTFIg6gr75nSXtFSu4ci02cJhwwDqKU2ivcDzbP9HyKH7kgkT56M3GONOPNhS7v9OjNcPTKvN
3NLV2nz5FNGZ0GPY0WK0F84UiIYcTAJnjDxBsFNhRqhZ7lRWXZbNuNO154/zLAbTOYeaMLpv5rTw
NMM8062HzB57qczoSv0Fr3G/9c6xkI9C0txDTreZlvmwSpSxHY5FOgvh0w8IU91YRiloT8+s5SUP
Boobrm617cTXeiut4u0EO7mp21AuOK5/WMKNpenR/gOLFnD1UbSsFymmOxYzir7qPGnm8Yyquv0i
u0Aiv1CFLe9T6d65+7yk/61aW5FDhIPCZr3HUqJsyu7W0Os6ZMyw9+kPUaqO890NEWd2z6vlpRsr
WhPnXHYjGM9e5k1AFpNAXzvpiFRLXVeajog3KF2gtQU2/7a2NtOJlgviPI1jxupGOmCK1kpLXmDD
8jHV01Z3FDs4os98q9m0Nh6CnZbkarXtB9wGhJ1uxpjef32TM0Uop9A4CwpQX7YvgQERtr7Iw/UY
E60rB+bDhWZaGNm4uwuKYPq1pjg9G7PcUU6yaRlQKheBzZ/jbmG4gtAELrgw/MJ/f2Iyn0th212v
kbnATwP/W/8BcQmhuVuBfsEELmeZx+BpW0u4VRA8/hhQCnB3s19eqz7Ghu2kId8RFFWvMA88hraW
RabPHoMU6DPLGC+FGoFKdOr2SGZP1Bsrrce1K3N9vphoZfT49WflT/6NJr4OEigD/e42jlZ4iC9/
IMEUfTuRgaglKzx6oo0kw0ZC2a5fJfAOKvRI5OG8B0Pg7hyO1slw6frVbPwYPoucYT4Y9UZxZqsz
uZO4c012zWgrR5dinjNbZsdyze0OpP+x5/KaZxc2SJpRJ8+GPl3I0V42VrRCcvo0WZI9lxvxsCct
pvFCgcUJUqzvx+ELPCJ+44cG5GCj/Xkd9CaTJYea+g2wmXeo+fOPyv2V2L13GW3GBfffbTHJ6VeL
1+27NUSrIYp8RqcPsEro7lF+JQ0QSepduGOjos5T2pAwC1NqkN315MsJO1cxuV250PQFN9rtZQM1
RFzBXHalyl3T+QKaPAsvo0oPbJ/SLWGpde/+LariMxPg5pzep/BOKJBTNEg5Q6fIdol7GrJqZkAn
KM3k5kp8s3epnRD0z2TOWh+bfEPZ9cF0W1PUseOVV5RFQ5AvBNEToWBd4Kw0vijzs3JBYv2RZcy+
kuc3uzDhBRFB5MYTwi7F2bkRwqWhkEYbNbeUK5bx6Bl8XPpA2SAvdV70+96M4xnWUmqdZMiJnIq/
u2FG9BqzocllIDh49ApCN8D4U7mR6PBGEINOQejZU5DV/v+IexlNbB8kR40DlGga+FbN7bpyVe9f
TdXQ7xAOotIvqDmaKkmWV31o1gTp9Fe87o8eOKuP5/cUHgufxnWfMW4UzOroS3FqxUZ6Khxm5LXo
4UePuReVP6PTz5RqV5foGJViRr37D3gHwpcxNJ5zLsCIpQ+85qnWkWqdgJSSDXTRmMv60AOTnsk6
Xs+UuqGY5Tn3gV4+jwhGkzdYFUjo7/pHtxZDkcDldP1yLoOZkHNwpVrPWh/mJpW6uwOG6tPOZ0vQ
AFSf+oWJfAEIBqplja5+4YMdj9AZ9fgwLsroqYwlufnNu2lswfCgHb69uLs60gItmFwHyl9ES4XE
DFYLUuj88GuLcZxWU9XSa0VJbb53PJCXWNsEfC1JlkkHsvO9m8+oLJsTEGE4E2xllkhwA9Hdc/Fh
cCYIeCzZcU7Vypzudrbn8IRXMV74Ncf/0Biuil3Fk2xp9KL2+zScnNCU4lqmO9JiDEQvz1VHy8E9
4AJ2iYCjFZz1agbsxCHfAuJ7xTF8GBF47DBvfDxm8ZmIVeFN1oPzFd87HAZGZx9cSnCPCrzt/n1A
hwxxPeq7SwfmNCuV9qR3/YkVVMtRsd88tknEvW61/IMVFdgfOFPkN1uMQCeVchos9nvVetVUo6z8
g13vWwS/c3WEIWOSC8IyCuswkv94h4CniXa8F8xmQGJvsDGSS6tYh5xypZdM5ZaZj3UDxx6nHvUm
t8OJULQAmTUZv2bIO+LRL7qEo0IdvKaGoevJbwIVdcc28RMCF/zof715m9AWUU7rTdXSCo4xgPwp
O3SpoyIsV8wrLtf30m9XdeFa5DU0WBg/c2cP4eAQcpVtofZeFrNayCM00PE4MABYvqB/iFN7+GEW
lPMBC/OkGxhdXtUDm6VOCGo/xktx9s+t6c7Nvvypti3vqUK5MpZVD2q2tZUqeMj95W8kDsYawzUl
I1q6EfXZURSYkQPtPqbsOWxDssMYSbP/+YLg3oSxs0oonJvJc8mukWtJ0pGFOkAAtnuKYK9TS/ZQ
ET0H372HcvDcm6Uwh6KTPeH/165DXjmJgz4xmzdaZThZcMe0LI8XwW1gRgj6B0bQkmhOmCBxM86U
lP6kYgODITGtG/fzyjvxqddk8hRFsQ9vHZpoNSNfjtApZHubNkC3RbBHYAQERZ2Kkp0BjdVvtbJi
3vC/SCniCYJsYKw/w0uT/zBuNwhbLmnpZ4X6Uvtd+yT48EAvPiKWXPtj84LNXQI67ZC3S9Jt8jHr
nMpSVktu8UHMvB7XvXEFfecF14R61dnoUY+Ix9seoNS7uMA1YcVLvZjKzsjkonICx26LN5j7xGlw
Cdo/uYwwvzO5DcvJgk9Xqi8fgQsREZTkEI4I80KAPuOSjUSU5xG8FQCzfmOxd8vxye7XZg+4t2tB
ZWTqYglvj7LDhq6TtpYrezHaB1YMWnJI0q+2NSrkSHUCrxjb7cMs2T1PR6jgZwjn9acQYBBwuxco
QDMBQmmVeJIw2Iav9G+AybWQnsdVb3fQxSiQnDTswAUkEYgOmswpN4KWZcr47Gc1sApwAhM60+iv
nt0nI3Mf/j9jgcEeMLHLFkpTBsTIzGypgRx5T7J1QX72Lw2kM8lTv8+9jdLokZsSrNOHCkAvVlK5
TdwmdMu6xStFR1m3kMyhRbbw7koNunbAjpL5bly5eZYznR9gjQJJrMf+974IunxI373loE76auKA
yNiWS7KNeoqfnjkI/jvzTxAQ0H3rjHIJR2ZEvoBty9MwSsXvaN4dESAp1UVuDexP5lszTCUz/dYd
6qlM9qu7CRCSZ437svVuh7VIavBaOl1R2ArhWTVtmvORhE+DF9jIpE5Wo8rYoayR0z6BKmb77DRs
S2BXz34hrP2Ouots2IC4tsaui+nR9PInC2dZfx/+OolYDpvyrrWfM8PSzBh4HcmJuMQVNxhxytdP
D5qm6uuv1tmxvzxt1ukdMEQAWxs0k6rEqvKihICVTlysPw39NDOSLXaCr6nPHqh+ZxD5Lfqv5ahI
idCL5RMnJ6PLhjkwa6z6pElUP3QQb68ifUxP2n+4fN//XCk79LoCuSL29Lj6YjkQ8xQnPvVRtwSb
4geC8yhvoBcsChktxeyIU6hy4cCpL26JAwkdqBYSpNG/QB4tnHFPsf2+/oq4kl+HDqbxH9S2LfvF
O0Kzb4ohgklsjbxUWg8QaaSzr23t8Ehgip6PWNaXvz0Vm9hRP4QtWiRTVPpx7bZq0MY6G8IvNSJ5
qGmPzWfMzlFBSDTIIZeAreaKC40ZButdXWkoc8aTXyjDUZ3IB5UFL1wAzJCyKoHG5mFZHqviP/F/
OJ8uDkY8byVY4EMkQ0smgelHLvNutcnmZ7SqU6wQiYrLZc+NeBEkpBIP15KN0n6h8whJHLE0yCOm
MIHptvFYV5jonj2tzsX8t60G3kQy2S7ADgK+1+MCj/sWu+fTxZX3ZrQDfbl8FA0pB5PZkjrFLNsS
KfOAC1DUAJAMK3THJDZGWBX9auktjWsuHpw1YUyG62U+VYtSJJvRCz22piInvF4VtUMtg+E6cQzx
n4j0Dg6Hb8a2UG8FYzE2QGIRXwxRSGwcMq0kZGXDRqaWtS/+U7hmmDlYlTM7dNIKw6D4V2W+hUVH
zkdUXLa04twfIY6Dy8zxSrlUXE6L29dh/4/GeEjlx/yOWBwsQGU486VaDuPvWwG22Vkye4tC+fYB
CbxE15OLziFQHvznef3waxa8Ggv5Uy+09zmg2mZTEr5Hb6tiVzMQo4ZmtT97cszqX81gcIGLWLrs
1NPRvuWNuca9Uf/kLkm+3hokqL/HpdVwnRMzHGPRY5XGSwNRYA69qLMHgfoAI+KCuwYZMQtUlppB
OK/Y7QwQp9ReQeTDfCFxYDvVCJDDkjBDH2zJmiAV3G7TJNole7KnHBMpX/ygSVJVTV8YT5netWGs
YglBVbIVlJ3kmH5D9BTeVr9125HGruQvRwq7AF3LYAEAEoHHkMTSPjTpF8kx8bof8ec2GrnXEPUP
C4EkPFe8X00yavD78AhMVI7Dv2gaASwgOVYoVpcWoexaPhNQUMlWpGSmwxxaKs+AeSO//o/MBR7k
phXOJn0wNMRBGsvx4QlFS6DCRia4CyN5D3fJnk9tqGHVQ67PRGp2LWyNnUkJKX6JNU5WN2zoTSHD
idN2FXoGuZzaFFPdm76a6RzDlUZhlgoxrNQ9SSeYqqNs7pVvpVWPGnzv/X8rSJddRkax+0pZih46
t56O6Gl2aLl96dG5QCfSsPED/QfuCBSpD0UWjlkOT6IAdqSf9xD31r960OsrmZU09Ndkj5vnhpoj
4HzTMRsX00JbNbmNRzfTKPmEt0DzgWG4Chs9JzuENyb8roKSTwmyAVBf6yldtuKKVGEHjbYcTnIJ
ViyNA4XJuxTgBJZKl8eCGULD9DWEziCej6lmsG+Tf9pTvzyvo9K4wB5CgcE1jXm2dHc35YmdTR4c
GwMV2jHOY4XlHjqyn9NF9St8NczZEsVWMMjO48ODYu/SvNTTriDikLkeHW72gdOQHwjy/JPycAF3
AjCf8xc43vpBtYGH91yLRg1INPLLiA3rK3zaGv6i5HGHs20f4t2etIaLiihmEgLSp4ylejMRSMyS
BtFtjvG6PxZUknb586ow4fFdIcxf4wzjJSE0Bbn/alha4IsKHLbrria4KkQ8QoAvnyy2j05xPwLF
7/LUif7gh3RCU1jhQ1G7uBw1652vwz77GG+cfypjE/Aa7pinzUC21UboS7pYhsAUuq9lfrc2ZEhT
wtPNpixX9rzmREk7IQmvU7sC47in6n7Ypn9x6hXMqbcnjppC+lMmrCBzc8knETzLbUHDaFYFgcx1
51kmUOMUWKusbvgwA0N6C1viv1bEp5B5mfhen6iV3T5xs51eNM89m2a89ZQu7+4sx8oJuJkolx21
shTlsrCpaGxjai6YpCqoHQ2I8iA/1XHqNihGxpqg+e/KhFPflbubHLHxnB4QkWpQevaSilUGDL4j
j0ha80YeHwrwZlqAVAJm/SHBiIE7gP5kwEj2ooCDqI4VmozERp4zByYA8ltqGpAUJRJuPFWyHKJ0
+yRJfIUvjXfvife/VO5lE3PmH3qJ59HCwxzf2DFv9suXfqUXp1zf6QU8Z3OXTJTbcqYEjvmBcHKp
/D1Sw0kVhMfwsqvufXpIOVKNpRqvUQinwIbWMBHCo3xZhFR0dfdVLpxkqcnVD4Mab4J5DVbzsFSs
Ty69njt8hB7j6lSGdXvqnUWmm09eT4+dxFKVbdC3v710dMAH5g/ZJwbDlT2tIGJr32kU0eKzJoXq
Lavh+hGtVd1V+O5H3E6XhyIq2n4pTKjeIGApyk7XGBYxgmBXdV1S4QLQDElKpy9vnJPnpSP7/ZdO
42u0+FUOIJ47/fM5Rzz1GDOOhMf5D6w59JD2fgF5eE0shp/q+E1NUiRKPdMOnbMTv5GuKyAMFPiN
LvfVp5u9Fk6X8QFodmxFbs/zgQA3jfy+fORUh06xTY/8ay+6VoT5NQfULLipfFUy1WM7w8ECxEDH
p7uLMdJNiFQNFVr0JPZAfFrF/TwPR51ALUi3AsbiZkib6VU8tj4cSRvuV7N4/Gh2B6Wob1o54kaE
kWVgJJZzYtz8gXcu9LSODdrqZSmKlFVS7PRhsejqT2nTtkrOKZt5CudCWBPPYh+yvlbMVwHPzr9c
6RkzOhbGEbcxiP6YEZRYIhTY6pF9pbsA8hUGymk5RAfjgGim8fbP2segSua7nyCiFbFWP+Yn1qkX
wOhV/6NnRpRb8km12lgN7IUJdDxbqi7xmHMINn87TxXq1XLqwy0sTqJTskuJaqUNNZ4RaCJrfuBI
7bp07MoO+F8ccYBTykdtcZX8Rin9orgcaZFu91ALQ0nKOxgBQtgczf1xxY9IZxtV1JuOp6c57n8Q
3n+2v4NwIk8saV0l+hiXymfMZEhycouNFLtUwU6up2uOi0TMQgjub8TLjD3LZYNQ+SArP+66Gc2d
OPJFKlVdz/LSyr/cku4thG6T3zUAyIgKtFCDwkxqbmOCvohrGPWM7fFPrYJdqqaqh5qIQvElyzeA
+IRXhRAvKFUoJeo4tkguGid+XW+PK7zq9sFEPBlmmlapCFidZfgUCicfbGDIMo5ojHAuVGYVWqWc
EHGD4uYqEW9h5XK/+VlCPjCHRWnRRtUgWoYdqeamIoMGm1fNvwd2kAaY1pYMfFj2VsPjyN96U/oD
Ji2zAorhgNqQpz6SeUhFAePqvH+Rkt+66su4TR1AT63W9zL6CYproDmqlU1aZEUiZBtAd4ev4cop
XPmOvvLW/YXEYpYlklPlIVwPrtecHmzluyOe4u7UjRHFbHDYnBk07fWT9fBhdMosxdsKwzclS1MD
3pKVlrkglgdpu8lwGjIuje8qDrVOWSHXzk26oZI1KqBuuB3OOgANDr07+mesmDJpaK5KAdxFuMUk
8f+Deo9zK88fJ/asmo2crcis+W6QH3GJ99ZwwGjDABrn8byw8aej38wR4b7QnLpaFzOG1rH5aIID
a6euAj9rzuLH9yxfylERroCiaPPyM0sGCoqVOW+j9qoVgOqS3Ys28LMkYrhuj/5b7A8yYNVFEmTX
+jmnV8xiG+sDOE+ugGZAFhm/vKUaTbLyO9GHZ//Hfkme8bM+rNEoZGSualORSbYnO4cxa8DijGec
SeYXwAcaMyAmZq4lfQe6k5DUyLf3DRtiaVWUSXXa3L3NP0GTSQfF/+4LQCNttvIJJMdSHEzq6XXF
UchxNro/E5N4EGg44bCpjohdYrUTr9bmJF2ZC31sLFwVJyUW4e1rUflyHkEItJK6GmqewWkg/ljy
aPqf4r4n44oHmip7MQxOZIYJ0nz9y8TgieaGOgcwuDjWzDDow1neC0rD5GIMxRBtkv/XWml+VjGr
0ixQPp8aj5yyBj8TlscFj7oEA/eD+VUTOJDTW4lC1uOM2NxTzgj0EIkxaeD01u9ZMYSDoHg3qgLP
8YKhmYqVlWeIKRf3kebu/YLMM5GTnYogLnUZ+80+gC0iL/eM5BX+MpLhZPLCoywz0jMKOyJEi7b5
7uwkSlAUHOTZFCDZ83gGEpIzI0pFB7sbL+6BtdeLYyfwq2Y6IRKUEGC47BNSfJGuTrG96F23/HVk
U9hwMdLRsUgQxGALci/UefbmFI4e7vFyYr0DrefSYOabPYtaQbD3vQc7z7APXSRv3qt+k6gy9ndu
p4EsgaJUm/BJBBWEKi8NprsbwX7q3om34hAy0JGhwvRed6EctC9RYstxfXphRHShWTJMzG4WU2K8
MtWlrYtJx5VykCV32/CjNHoJ1Z8v6UHPgzddhAXu78QxH+Upt7eMS2sd70Xmz/K7lQRRtpy0gb+B
IKpDvY+V9GdjKdyfg/n5nbOSnQc+vZjWEMbZGzASQwcLyO9nZ0AndsjO8DzSskKXgeXHIIxRZyhX
TRqXLs996gK2JLxGp18LN06jZwXbI6Cej+8osavoAaule0nlCNA5smo5KCDjVzHOcKidGm0vmVKa
H0h5H1XjYXxiYnVV53W94qorxomOE1RxTxXs+5n1FhvpdrbZtDhykRP9Zzw9s7+c815zNDOpXGFe
GXLkKtzE3mbMg7G7Gn0MCmAWnk+ZbEfW093PSmbQkZsZ2ifjFNB6zGOFpvvM7pE/D6YReglrHaig
CqpdAGSq/3YucbC/M9zww+BqTox6A4SfVVTAdDAAl2nyXbrocKIf2dRNKi8wyN3XTxcoe3rbUA40
wbQCULv0MSo8zPN13Eicnv8DlkP1J5I4w35cOLatV7uESNTenjevqtppcO63hLEMTF2gJaMNf4z/
prv8Afro3hqUA7KfluIL+xUqluXOARuGvjovmtHwMHhFWtpA1O/y9kUZpc6gDUn2FzaMIHoLP3kY
M8WftYwwHNY1llFQQcjxsjeQUgSO/6tN8vRh/R/+ahoiwpRFurnS+Zc0xOm14uIuHdhuFGiASaMa
0mwDc1ClOsSyYvijTU6RDd6HZFPTGU0gHPcNy+Gvfe4HdXGxmQVc1CVwbBfHYHVc1+ydJjV9QpFn
Rs1CJLj+6ZBQmtI+lVWRkJBRm5knLHmSMmBACNdyatHn+TQlAEwV1c/1n3VO6W8AoH3pWu1aToLz
IbCpXLuh3Gag25yxGQuqfqUlc/7kGDimCwt+b9cW4ngeEeaMto3d7fn26pISRYoJBKDeO5fuaIFG
hWFdls9mgKRGxp7SQUeyVYW5EqdxWdvAHyCFDCLXCRpfGhGji63A/9OjC4Q1IQwz0wdAYyJZ/+qM
OtyKXkf1hgU9TgjOo6Vcb6NuYbnzwmpfQi6CVyFmskgv+24INrlhiQ2a10i4rbrsKRALqXp2DzPj
BX4XweZOoXPLWDB9rbr6xzIcEZ2csusqYy0Xd9BCBsSKJ4X/jtDq2Ik9KYu/2uIBcEAFJPe4jz+c
DBUW8Te4YwEtzIY9fDpGJQQLETSYtH/lyqiu2pYcTtyLKagR09IRTYlPyUSjsYgAUvCOqQvc1x2C
5D5GlsSbiNy4sGl+Jq/n8gcWCJb4semTqfMxQKidEjTGjSnl8Qc5u9WA0uLjK/Ub8SYn+n3+CyEB
f3/s7Dff6eyR5AggAo0jjoJSkB4YaS8wDGIIJI4JZbKMWq8B9bXHhtQ6KKYXIRM4xQIrNWaSORmR
g6HwQQrroRaem5Ml/WnmHqkFkiH3P/mej6M+ki4oobEVt1qAwd8gwC62CxXEU+ne24bVyhMuLPSW
WnqRXsS2ESm/FHFnvxoYUnWXONuRNuwEGVOJvJ4G/HRLBbTQNNcj7WepTlDWSiSVaQgXerQqqlvg
xPo9wPNQqr0TCZfPrrAANheqYVqmkBVEJUNYICvExtkW3akcjpazPtuqs5q/I8MOz6QpdrcnOcYx
W9lplGUQ1igUg3IIGjwjiW+hqolldXGyyQXCZLgb6e8/8l5xicFiZUnxYKQ98UTRMHVRaBYYj7Kh
ePF6As/n87HRu6YYFMw6IT8SW3P1m3qIdvosKIz5ShJoRDXin0WFm3ocbjqMAHu6YKlZkx8XarfG
ZExPKr6csHX3excA+prnFnPudQgjRXsj1DoKPxkGFkN+kr98+dA7sp2QbcSwCVUzWRj0VuPnwdKp
9tYsLh+C+oDP9GZmWl+GG1AoRJlOayHK2ZWpDRgbRAPcEyXuXTLS4Lp1vL0WMwj4hBMwvcWGdWO5
F++X+Pn56s6XF4d1Op0Ki3HkGcvWgoHnCBk6GuXS0b94W2kB4iuJpgWqpXdiCEuIMhXKLK0pZsvr
TXzRnPL6FbDB9J+CCtDFkDY2/5tNcrRPRGKWnKE0O4ipx0LLSqRPMJ+1vmHEJ5k7XaAtnWPFn3PV
l0znhwU9PviFv2RURFFqS7Q4z1PArBmRXeCA/wEIpRKzuylVUts5qlHe+4rNv1KTD6RXR9v5Rpw9
hlW6hW4XayZXKC6Vs3B2UQ9C2UIYLHiCkECHoJnNNLFpm8JOwhsPjt+xqW2iqcCTrS6VRGUYFh99
mgCt8k6gWylCfYOuI1ZvfEXs30SwLwS/eTlGkuYDqDmupnx5VA65r75RbEsqINm0WQekTGXD/Xzl
gt9duCZPSCNOUiP2NcsNuMpzXlwBqTmEq3QEtgh9K7RUwANen/jWv4mHxmqviIlvg+MxpDOe/FZx
GHDb4OanoCP2fI/58jO+yTcay5JAH48P09XjO4Bqa7QA5+uPZRvnNZxowte4S+vgwQxWyJAp9iXM
RvmaOwbXVYgVytdcb1tzmwwBaRURnaxjPHDoi9+AhtExaQXh+lumrp34VuyT6saGCll/zDfUlsaK
H1E+4KceMBjL6LtZuJMweV6CDiz4H94lCuKY5uk6Z2UFlVX3PHZ0njj8ftkN/YkxA4ijQsQ0odGT
FFmgjlzV5l3BBUycyS6BQP1bTi4s+DKGlzHh07JMcp8h2r2nhLtyM/wqJhFlLDYdCdUndmNi2tUZ
D2PJizA+f+Rii+QZjEyILvoumeqX4V2gH7Q8ebDML3xwK8vmhtKk4Q9Vhvsy73BYY2T+LozSuSo1
JC82hbe7BHvAwR/dewrD5akjPwJL2RpRCS85Uxi1vOF6EKvAwaDlAdDbeIiE7Nf00Onjc+SWCrJU
Acdh9Uu6lK4YFKxinPhm5vdAYm8AuyTjrf9iEL3V6FATfEicdPx45L9rRRbvpcUCAu3i4suc8E0c
VxZYD92pulQnEA7CTQZaOXvRFV+xs27oP9nfdH4+LSahDzUfAbSovHc7U0QAPgmA7vWzjVqfh+pO
RTK4Vghu5bqTlcFcekkppSJK7t6OND/l3KG1MrU4C9Hioj2txXOYln/5RDVL5UrqwfyUvng7WGd1
pjnrHeo9J8+Pdn1MZhe56kUBXD+prOp0vIIoUPeX/u5wESpwDo87UOnKEw32TraPTfAU6tNz3B/7
0w8bnhgFyBsitM5VEMTxT7mUqz+EAR5ZUJLxD1f7i8jmPdpOjVigVXDrJIIjQh0kSeCEYfvuen+s
ZKBQzJeKJED9Zz3buqBqHbhjONB6iEtVkVTFIvnsQp6dlB/vcLEnn88hfO/BkAQ13LtI99RrlTtp
EY1+E/3bHFGVuqScNOhp/D+tnox+R2zvAYCxdarQ0WOY/8aMWXs2ZDJfSku/efAXfGa7Rg9gnrFc
AMNzTEy52uitIaJ727rOEzZfjZH3SkcR7ol+Ay4v6J7dpYrYPRzxtelK3VdVp+bzlSjFxF2Hgbj1
FcYp7GpBeo581GOyAQKgvn0r8igg+IsxcJMsz1T8ytKwqSFTrqtJmTJ4kJxKrPZrLn4EqyuA8jXT
raTr8Kv5Us32EJ+7dbnw+F+3jAXdg9i02CPOT3FpwTWii9aMZbh+TSAbe/vmE13Iq+uPFqaRtqH/
/dF0Fg49IDrlVz2nqlBGQhkNvmkrz/UIk888Z0Qd5XBeDz+1Ck7pdcspF+NNpcbHxkv+Mvc/NJzZ
OCpiQTF09cVFkA6vRuZJjAZoKCr+bNTm3e66ibPIT//+0DD0o4n9an955kTKG5aDI3llAyKDb5ag
4Fue3gQV4OCZ7Kl8UEyW/Za0DBMWQEmuBR0QYtXUm9wC7h3msH2C09jZSqi4tzhR0VRRdOLkG+eq
FiV+V/YaPsbKAcYUxksw31HUecKtpDNkA1DnhTeoQVaBSUy7e6FpaGu6DXOVpGEI19XdOJa8z/Rg
PIyTSHQB3tPQlxYQwABNy1PwvLnGoKMlSPaNMKGBxi7d3rbQKzjtuVemetwTZiaHqhXKpJTVbw99
8uebrR/ZeGjmRc+sP713bLCtDOESfj89iYi/ovH1MIanHAWk40KUv8pICo3cPcymQmRvpYtSw2TZ
hvEzdV/FsIuMmnj+rLJsP+4zWht6tFvg/tJgqsdi8Fu9vIRfWvFda7IWSwmxHbmQqZPS9yl3d4YH
2+UNpS6qvzU3DXdKj31LbkgDVx9vU+ppWgFjQ2Z6ezRPfJOTyQXCidXycrAEqn18uSqkwb9oZCqJ
Lx1m/knMZ3caNV+u1DKfqcdsnCd524D/JuelnztwWkHDWQC3xVTmEVl3jWzBtJoy3kjVkOXFoKBW
0EPGApSlmy4r5oir/266qVvduHjtWGw60Y3SHxayjufXwi17eTS5BuYz0XaW7WH9Gt4ZYlYj8qTL
chlwzYP5/TyDCJGq5cBY8aDIbBRhGMjVVzHhZoZlrCSVId9+lSeMWal7jE/XQ2pw9Dmce6f/CRdd
DaAgMEOwqTlG/+TnNXcRj01AvoW0X1e+uTYsnwD5+3HdL9cC6qlRWc7c40XvSa3LryEo40HijMU3
iN6GwlX6emTZLXdl+PREuqHCKwDvJYBDVMJLihROL4Rn0tlzZROKQTAW9VeGy8Q9zLEi9RHCaIWi
hHkLuqPpRR+EMRaILwYGm9I6FPznVa8p8G+lGhJIse3AXg1GtN90fcvX8iRNiTlSn6KPiDbuMcGL
T+IDB1USdTiPNbQ7NwsyqtqlhOHkP0k7m5oo/r250BD24+9CfeiAoGx/N9NaNl8tsU2Ttf95zIug
ElN3bPSJJhsalccIpvf7bAJggVW8qcdixroyQ5XChfCPHemigo/oRvcqubjmQnz1zP4Tmc6q9UMj
jPj22FkRtb/2SLibIrNYOf7jD5T0aGTFlNpTHsyCVtnChNYaMnd+I+Ab/vcxfNEUDlB9R6U+VTEK
YYh3MtRNzmk6IoR99ic3c67XejlGGrmIiJhkm4QQ4WjcT5qIF/4q9T8Cehcwg6WNz5UkBWoRHtqs
Q2QHA8dqrdZkOKRGHF+EVLZA9t1eIW7sxVgi/GGmtfxglf9ssO3kQ5uZbmmtoPN99Bk7M5TwCMAx
4W1KRKlpNrH7IZ45983Uxvfa761kzB8RHlbxzU9IO+9b/lNM/mqBe5VF+JXM4HK/Ng4JnJXAsuS/
vBXuwTd7TMlvt5MmZAbOE56pFKjzcvQBpfdctXmZCe9Z9DGwjMAEFC2WPiGt5ulFMgXwHHZXAkMb
ZPth/3YONxJKGl13MOhwLaIqUZEgYrAcyr4MQ5WPUGJih1/cd1WDUlGkkSjkT37uIu32XLPN+1ky
KzRj5RWflrDY7fhEPl/MNlsP9cMxSDUS3vTeBPtXLJlcledIvgLUzIoEpQlGU273CvQNccscQk7Q
KkUm//rfUJ9Q4p6lXoKXNkgQdU/vbtrHsraiJpUJZ0GNhXBG8yjWwksgJ9o6iBOa/S4yDMHgyOqN
7Xg4XGcemYzdoxejQLzMrj3SHZ7Yg5kPQ7ENZnZGi1UNcBTO1MdxWd8418dMzJYen6oV4ZWAscez
8lfTEeB26MonO3c61WlBES+1FcNHVzftRm5+BAN8Kq+BtrIJkn/eEifsj9d1y/fyDxtB9epPZqoC
wH6yqNM2qxHLOxutVyCuvIqAf09BEBLaKAm6m/p+CGVP0T65dOOO6beX5dOP4AIksRXyBnXRDrxX
Nk/mVJ/GdVt50LlwObpNxLzeD2qTDD31Mgn5BYNY/+Gqu4f/kA7pfS7jpaFSMPi3wRNCAQBI38Gn
48wpnDWDs7x6DNjcmTmFd7JXxp78tgI3LgAaUHb1O9rbmqNb/Iphl379HklUGDbQ37Z5IwM2TQkZ
uOtBzu/+5S9wLsCM+Sd/P9ahhppqntjAnlHiGv4Gt95q5SdjJ9oBIYK9m/1k+OpWUHAGB+fzdCpP
De/vhoIbdVZL260580plL10sotygYtotQSTSwZkRKF3RMpPwwiObD2+wTW4D3MB5beMG7obN1Hr3
ihPR85DWGNXp2Nelf/Ho0iEZGNoWTDSBdJ38XcByozGrAmafeTlN9ufgxEifWhbAHWRpTJf9bzKw
fIOPI1B3S9jETf64GIxS8SVDCpLWIu3rO49C5aOuM56cbRIpvNYDhe4qGboyGpYWIQAmqT0JPMaG
PhxWU5Qg+dxaOmRHgFqx1vWSyZzonbWsE2EVWiZQ8QOQ+IBl/uTKnOYbrjsfnrW1V6aisVqIdkaS
lb3i4QG7VjuWwu0zf53gqf+BOTUw325bJhV2zhAAlsEpEIREkdCiRSGDxShAYiEq2HdYkd8K3MYn
YrQbImlzw3GEy5XLyUFIX34cLAVBkDoa6z2HcQ19dTuKgn+lvyPRg4LLIxvxHdKZ9m0KEjQaBajL
yeDcpqM4IMNlflATpGRBY/wfJ4KQy//xAJdDPFRUEzUcsBgQYEq7+IVviUXa5Cjkj9Q8d3Z/eFwa
W8lkBujEs15qDfmbariRhTyZFprFpmL9BZ8E5CV8J4PtKDTcoNeEkqcoDrsjUPjHrNdBB15PyDY+
kct0Sh7t/caSzfXutBRxjCu0QJS1idyJFOALlBcygqupLfvcg4e0N2aqFDECL+V2MmqFOM85u+pM
14Qu3C4LkhQccO2JUuxHj0HsHg73lwivHQppV9iGPRVrvVDFmI2tmddio1a7MUAT9RnW27yWSD40
jJE5MtfohQXmnbzllhQRJoC8jqRtj9q6AVT3JaKgS1CQ9TPMfHAKM3vCxRxKrG5Yq/tnLp2DddCH
OexGwC1/GObFwWSez1GdaonIWbmth7sVFGGOrw3zhUHYj9FP9s+gDIcTaiYOPctZzSLLuj8fxPiE
a7FXA2Mv3DoFjIK4lurs0sJBTyjz33kszs4xx/fvd0IFiAqbYWPCexoklHQ1RizPjBX23z0cmu74
/hBglIhUaU0u2IAqKjqfHCvzS+yKkaRLwy4kDlfG57FoCoWr3dvAGw5HjRgfTbPGi3skY3UeVHDk
GJu9Cju3ms09xQ99v7z51klLheFkOSer7srJH9sbUNvvTncWtM91IRKr/eJZcshPvHMEDZdrOd/K
TIjbhq/i3whlXxL1YbssK2rkpoqW76pbdwHcImzJmnMWvXXLJ4jEERY5+ZAdqbgcnqXwCAPeQz/H
y6H0RxA7fMeUVoMpX1P/LBed2OaF0Kfwez6iHuNlU2d3vziv7xR8w5eFkFxhcmr6++wbm0VJ39tM
DkV5tq0ZyA34mTZictq8E6Uf0oIMYMT6uJJ4vFa6lAUMaCOCn0daERe/3iZOa2qmDXFN14qqZJXA
9Fy3xiwtPCAk75ZiNlt4DSe/jMMtdNnToN6r0eM7ZX3CxypaYJqAGUJW0f7qQUP4iUkoJur57UUC
SMGONU0fkHhUM8C5DWi/U2E3ZjBptCEC7uXG0U03uwVlgpm1Y2gWHUAAG4rdEOqKfDbmPRqhvI10
jb/vzdRNshJdqBHxvsBnVLFpzJCo8npXE3ShL9inDMwh9WZpAq1AgfO/D/n+jG6n7YSjvmsyqr4A
XJTnG1ZO+4eC8hVwK+2WMNUWElaIf66M2bw+eepeYErhnbxwJXg0weyfFRiAo6L7tNAZXncG0390
58Wu5SjWFLPh4slsD62G63LEG9Ff0uyhDdJeGpz/7ppmp3cW/pkVK3BSqRnAfriSvxxo2MfenGUk
fr+PzIcPjlRjGqV8VMFV1RUNbG8iS3yIb4P5NLtL1Ukf1n1+ooAthXnrpFkCRfAOCckY28AFCRyn
QjVBHh38jxHbkwdF8fW9uuU2lOVH7vj4ckzDBaa7IvlmoMrHIQGQqrz8zSrCpEMMlGYfhtn2alSI
hEf7ooiVpGSE7LwgFcdNzjYOdDZ+lufS9r71/BeYu+t7o6owgZJhRuQVF4Fqyo/0Hc/WhXNQea1v
QtqlYdmkTHzAf6C8jfvbefrL3ycaOvC/xQdURGLUOcKq0KjX7a0/AFdU70s4/wJLiueUYSBJUqCF
Og4tk1/edqFSk7HgEOgbj/NUnymXJqSE4s/3znc1mghDLoHenaPppO/WwqUyYsZ4aBtzaXF87KFp
bfhdfIbeY4BHjwNYqcvhK7OwiV6QkGYpLZ1HY/OsJ/VX3Y9frFzYydbAJ9LlXzUSY8iCaGeLLmI9
ULQY5sTWg/OAe/5IcB//l5xcUMutZgQtpMI3AZvGwsWnwKHC0JSYEsLQtopU0bEXydJhGoMdx7UZ
L5T7esAb3Sp7VGtM5r0wBfEYXRxdGAagh48NGBqjUJUlT8GnAJ2inGppIvpCaTn8LpYB1zRc3ZOm
JY/veW5cgzYoo00UXBuHTMSxFlIDUje6eyTXwXOsgK+AIaml7JpVMykiviWKP/3IELQo7vIScDPL
ZB3xOScJ+vinDppBxeiz5GpjQjTK3uU5V2+jctrouQsNY0yd9rHi8iPA76UeRRTxvR3uIKzSOeO0
/enuFfUd8a0nLoKthE6wjiWHAwMccgw0UjJV5IMTTL7eemhvndCNrPb7KpOwNwnCxmom4Ydrp5j4
PEveUraygKUEJS/vNBTkQ7w+Xgjq1wimOaidrxNo7MCqbNJZkpvO+wlIZrfD8cmxtOtJrEDuJYQ3
xNaHjED7ZLgbj7gKTkH3WOntrjhsiePRBuh3D5L1nqBWxjBuZXxHAsaSUrePK8vZTKN/U9zUjLcg
rxBHKguUXOXLxTRkJs8zPaP+IVOyYEk/Atvme4olZoBTADAmsOA54T+tjuEHsTQQz26QE09DE69u
S0ZOacoXyHGln8n0raspw7bg1x2UQcb8Pqdm2kAMyptCz0OE5pfl56WSMUwSDu/1+mm/lU99UQXm
yCLwyus5K3y788r8CCJm4HS69j8/GCBprnBNL8Fjg9QrRMkameYznlBBsTdAHuM9rhNGanbk2E+a
rtPiMMlGf7ID0t6hcRsGqZuQLqbIVkiGX3szQWSkBXTOUkb3wS6ltqKWISd1RHZAI8AXdnXmDv4m
757zj0aS2rXzTqf6XrjfPHcvMU3VuXsBa5BPfHPwYTDRR9HDAY5d2vxq0uyAa0b16DT68NEfICML
W6EzY7gk5iXG+mVXzTCaMKAQMXEnl0Dt1vHn2epuLH6Ipu7aEmI0YX9W/CAr7c/tTU0KrBMfeVKH
MwXHUIpfQ4fiUMpxcNTxBy1KLct6HrT54syJc+IJObOF8zHEI17VdxsFJwX+7tIMlrP1aA7+ij2Y
Hn9+iIeiImN4wjztJOi5AEMzKfmVdL1ecwD9xFX4/uHzgtkjVEldVRomfukkhC06BX5nATSnAVi9
B+t8j8hxrP6UYQHW3QmVDVIlyslK5icNyAZWJ/nP9XoObRo3bEK7Jn3fZuBIVtAePCahy+QtJbG7
IX/f+23lnTaeOeEE44kmdHk44bHgREBoeqzgrj3fCW2lMLA3NczwWkGi5jKbuby1Uz+OUYWyw8Xb
UkT5/C/eZn7U7P4kJoJ9Qc7h5FyE5Z6QSGBLzcmhrgI91iVgayCawJJaghQV972ybvPFprM1+vZf
bjoig+uJY/fLoA0TAUfFdMTQEGrJbPlVuIAROblOkYU5nWr5X8l/35108LkJZlySlHIPTbe1ORIv
Fw9fMFBtp52jdASS+wKP2uKWFSAcN2s95DAMz4TMwKC9yYZx1PfSdME9mW3GeFWTV8gMMvobaH7P
MfPiwOAstpuGiVfbbwr23dRl1+xu3mDdLTZDvgnF2jl4seOGrZdPbRRHSj0eyjCxnHonSCnHa2x+
Y9SnHSfvlAiR32/O0nH3MM2DJlVw/Ay18WSQXwiiy2w8OU2djzEbunXuoKbj/E/qugw4nq5k6uan
rAbCG5KcEvYxJpjUzIvJXwepGOjr+Vh2uLgnL2aHtaFFX3NbbrvgwFT72BQ5IZVhXox9AC09M031
Um73Qx9cJnF89nXfr3R/m1MvrrFbRlANizS8kLiTpoR10lualtgb2fiXzKruo8ALo681SWPNMdUd
hp35H/Z+yXky563bRQrxHLWJfgYTIKN9P/sX+eTbKwb98vgHMiib7Qd/IiAOLbJz3FncOUzsInmG
nCXU15nhixUKZMtr2CcefJ586OwVD1iLg/gqJdr0xrsEKVq/9YChu9mCVIfLY29OoLRg3p4W7qln
360In7vfHvciXuiAoZrfQswD/EqnV4j/IoSDnJSxlELnZBk7rAzoCNOR75jElxs1WiLYflNOxlZO
eGO02XuxoYRWZGe5M7r8zfBWhydM2a2gqwuvt3M2OaheS1qo4nBqv3ua7QU2xp8jIlMxezY6cqce
grgBd23rZWDpJU3bF9VmYNcu630CPLNVmlEi+kmXARl4Kxh2ECpVWWXmltgLfvb7Au6olJGXgHlY
1GQCLD4UBZJsZIWM5y+QmKIcoSPGeC4WoqmfigzxteVhDLcP1w/SoeCOofmWtZh5bA6dAh5NzRal
kj9Akk+eLxpmIvZeFcrUN0CDEQ3LizFXveGhQO1hWgv9EYNTF3DHPAgLE0xUm6su36bKGpXN++UB
MJ1RuffrNKE+Z7v0osyoiy2E3No6klLLnaDrAbmeFtD8EACnR/P0Rr6N/1ZOV7IwC1m4PGsD1Xcn
ftX5KvGOL2ZD6xpgw/AtZ7q/jiJC+ebd0NHGHw3wYksPhENJLdfwYlXNN/scHqHCzfQ19OQm+Ptr
0DsR4NA6SNgR80ZmqaWfRHTeVQZzGPNLPZMIcyaX4wR0CzSmqjdCFbEzRhrePlu/qH0NEU7w49ow
tZc0tBwl8lAV6DF1c4CWmJD38I5mEYVbl9tMGbDdi6gePPSLjoQMdX7+guQ5REBOviTjcGSag7d7
/4I5VS5EqvIZPGpeerXdELujcaezd7EeOVQA6Tlb5Se27d5uAZEM2VLeIpEWnnGyd/L5vfjJrpff
W7hr2L7dFHDU5jsplyftddXA2MqfOFywX2fmetGUv9FlDhj8YP+XRebq9APuxk0r59KmYG82LPSH
9bJOEtXTVcej6BGg9gc46F/mtMhBvlzev1DxYtt3yGt46FUJamUYupTjxoHohJjVayckldSb2PQX
PqlIM3LVq76KCwgnuf0fm6BWuOebP4HGaioJUDu065RrHVK8YxK6n/OC2o5bAvBMZY8RxiWsCmlf
jr5hx5QEgIo0DPxwQ+s9laEyeGd6Bdksg/9HynDhUDrJCrU3+nmQLifEaTHO7ZrBOMCRPEQI0KV6
duqMhoqAeYLhNSybA7bJBFt4frr+7v84cZ3T3pHzSteqoYcYuOKTyNH+gN5MDNKgsffHLdUFWP/0
MIu9NeCjMm1zG720qIngwbrw1DMmZuYFphCamiWASz3vlbbiZ54CQhVm3SCBQvYhmxLjRCcN42pj
N1yUFFtQbEjJfrq2mYM1/+1YWohoP55smlH3OX4Hoi0pPkUhE1kR9kyDD+slqr9dzL6FsMsEaVxP
swgcpVJrkTDhMl1DJSVBU4lt38oeOqibg/yz4DQeQ3X/1V9dkqSFZvylqRP12swrOqnYRgSmzESb
wf7gpxNoUdO7WJquvi91xnsurBieJkmGa1yw+mVSRZgT1jsDfX2ZmL4+QRU63MkPR8//OZ9GexTt
vNqt89Fm4hMsUpVt3ZK9IzNuyZLi8DK9LBqlZUIa2jo4m2fERzGnKfGbm8TfT29ZJ1bkNgMK98d+
niHpIBp/f/50Gcm38EQMKAHEz97FeGc8HueYmgWD8Bur+9/w7Bqt2b+PGG7RMo8bmFRuGC/FboBa
Tp4hlq51rxxDH7DT9dDXvl/rzu5G7Pi4BSWZUVykVd5tG0fSVN1SsG3ie1JAA19SiBYPWiYyyVKB
U097i10DBp0v//tE1zHCUiREmdXn9NxC+nKt/JWovOMA4G8Uza6tT2l1ujdip4JW9JWUc6eL0ruf
HAvbmhaGdvdFu7EIqJlA55m6ce+wYzuNa/Pz3t6c+vazfzC30AFu8g344RW+9eS26oy+qiQzGudY
B1DvdzYDPEtH+27uDBRvF6gEW8errtfFYK8PRGFU8hTzR3DyUMuA4w/HIeslsPWXP2Xdwe5+kNNs
SY+PqHtVPLR/VH3y5KxHarhf6L0nBg7hhWyF2HG5cDaS+XmbelXjypwF2FHBeB+tSjpVQ80j+7Ix
zI9GyqbqJ6R8lzfVd4LuDA5ww8ugv1/g3TPWAvRfeHAFrh42NKg3AqmxbIb4w1FRut6Ua+YVCthu
S2/IkMRfOx8h5Cp125omN7Dw3VEr/EBgXcYgA/uTnvjStfYuthWZ6B9lXIxogWy0ofM+FLNnprVr
0m6+ljrzC7t7kWVja5ExS9jNe82juRcryGfsCjjHHadaGl4n7sesStOnDPdpt1u2HBxRsPOffVD3
cbKlsL1bAIqYcA7WlfC241CaE0zWsIR6qk4zAoQVbcbYvPjQWGi+k9FUtP4k/J7kiUOfVQQZTg24
oaaHyRXhCW5IzTBFMrBgZWgpyjXo67sywAaTl2iwSMvqc5L1lkvnwlhc47aQi/qP06l/+7CwMrbq
4+kjVWQ4z4nqJLPBSeys0A6f68smLrT14ynfPCfUxjh97tTaeQUJk0TXx0h0Q8I8qXLFPnKGrAvC
UUH1E5dfLQj5wOnH4HkI2nzQKcvIuOJj5mXca3yVdr6kLqXpQlpdOKUaDMi1REaPxYox7GZWxsTU
+0FFUMSONGOYSFkbjq4bCP6U/nmZ5NB6rI/0JZam9S3bKpC65xfQrXwrYGLyu4zb9UuqYn5VblRz
/rW7ZZo0wx+M8xv2CqMzcLeK5cGylMsLJfIch1gQyEmJzPlqyRe1dz+CevjR7qNk4uZ4E0/Efxle
YBLeJo4IqfiumLfo4QPBbcY++6aiDQC4INKVo89jCaYc1ahaM1yvsHbR5W07uEZkkWupfkb6frGK
dbOxJJUxQaXHH9wlDe8J8NOKZ4bCCym7PYbQBDZ1SeJskQ5i5AbUYHmPcFPugPkCuepAMy2HUBHO
hdRVEopkJKpnEUGjTQKQ/UeGOF0taZAjA3iVL/qwt56ef8QpxMZuMf7mYmFUBYf0Je7Zx8nFfwrw
tbgnsRyhgubNLnCS4SP1HeiF08AR6c5PAFRNa+umlsgisEbDbVg+QpARbv288jx2GhmPtGF1KT2E
r2+WiFsViEWxttz+FCl5pnBZcO/B+m8OB+CfjJGOE1BWX6Se/wGvu/BHwuxQNsWbtWkWhTI0BDAp
cZCQF5kIaviRN8rspugYqWXV24GW/nhV57AH8BDA7/0wKjwtaEDDfb2nqmboREL4jJqRrY4lT3Q3
Ip+RrslULjCvUSReJu0XfO6CoSuta9BADNBOG1Zpc9LouDFLQSvlaGENXfPp0uP1fcmUjpS9BquQ
qnwSsDUF/z+1Ib1UAw65iBM/Li5kxX6OLPwKLoQbII2Z+RB9XPYriRSzUgu8SnK2hbGYYLjucN8V
u6gs/z/alAmCz5/SDyOK7lJAMrgnCUKCf771g26srGb3pj1pK5NU4YiXRL+Jkjcl41VqnYyLpo86
y2Dj1IOmzlQr9k9+6OQr1y9WtXPAbDy13sPW94VCL1QgCo47k8pKGQ9eKoxHjN3zIP22LzQqNDTP
ct6yqtW7NfvQhtzf1v7COXx7a5kdu02IP0GuMlTuQ0gYW0dzYkMG2uM35/9dSPF25A5+NzGR9mOK
GB/7T7Lmi/xZRAs/FFfmQmCHSZ7m4q+jPACD49qnptEtPzsZKAd4f7HXpuGBxksdwnRJigfzRPfU
L9ztJUjC51WEv4J77Nz1N5URMNU/EJpZJlplj4O+fZr9/ihzzbXJ5Yh0I6YcV1yucpv6hrrIf+N+
Xbyww+vA4TUzyMLimwT2dMAgCHWxRnKSLjM/I9SyOtO67kFhQgLjH2hF/jRzZqxsSsJBRfvsCrBu
fbOBPpKWevQCTKnCZHQEm08P0152/+r/0sEcG+pg3eePwlb/SyVrYM5M8W32yRj/4zZCaV9dQBOw
lmIzERfJgTntPl1P2s0o8cRUP239ythZuJiePYDZ/7HzFmnhqYtgrSTavXX+v4IMnPFfsqvUcFSd
H1s6qrjUPAQUFImKLL2NJOA4yFpmeUaL6zxLzmQrSJtjzjy2eaioIuI7OZ0HbT4Bc/SDz9RwcMfv
fPoRTllqS0xP9ZZd/D8Xn8hGF7bcwDR+kbk+A6DgJtjc85DeTjcpkgb69V3CggWMn0fmLTjVZ44I
k6QIP7nbHPapCV6giOryluZXd+/yrkvAyDVnwbyFIB7eXPguMBSa69p7dHdceigHef4uEHOfpbO/
zIpN+bW6psoIih9BK+ll6H13ZXNjan64jsJWNVbThObbYiQoLka0D03F760EZTJ21edlPoHmFC9I
3tK/7HardJd3ufAuq20lDiZrHck1CPmt5C/vNZpJxkuVo9xzmGRsAA7DwxDXOnoYtuOpMkl/tcWR
DPMBpRkwLvOvMLwQQNxTUPPNCdSlaNGaa+AW98v2mLOq+7sdeV4b3L4dUzcel35iZZa2zzzs/BV2
5Z4nlQunnWsmx1gcTJoKYCSCWxpxrAS11MFwnDh64Kqh34Ff1aLC7zmtlWjQaP/u3xHbJMfvrbp6
3BAD4/qmF6R97Zx7IiP2ubqc2q48MG8eynwE8hatPBW8vQbe8YpQPnfsD6Xi7CvPUOIzygtAnBhF
Ud5j/Wag8uU2Y6mJ3WAm94/JA7RYLBYaWNaqq84ohBmrSG+316F/pmgqs4BcQZSm5aUAC0fdZAlH
UB9HpUPL4I+9QApdeYXapC4BaDP1kyIDlk8bjz0mUGgskS8uHTmqkPICq3BQCJ7jmIFbjn8SHW0h
PrNAJQVEpXZT5fAQnqzoEOMTqgv6xfF4VlmG8WV4SSFN2jV1uaklWTrZ4UW+4XxsqwxUNbKJoF4Q
Z7lKSqz5tR2p6cD8C91NhOP05/2jli8cS9+3xUubK+/DPku4B+ypI78gpte0kJFyWrq2kF4DdkKN
+o+iGqBFg4DsHA66KFdRhH3otMJAEEYxI/Mvmz62AkBN3hKiIGgDmNzEmTXUwskJiNELHCyuPIA+
xXIZwSqQifc9609wJldc2mGDEVT+G+WNh+UmdEQFwM8MlsKh6C2sznDVeh+/IdDm1gDjXtwRw614
nYcREEihwL7CbYps8aMdQykB53SHYQnjJkVwnNfRjwcPR9A08suKF+SUXj7hvEeBJpDH0+PZ/SPi
esvsiQxPixMoUx6U+peULj8pHkvNWo2M78x+0oVsYdDMvNl8QpXXwBXuIgNi2jN+Jhls8SzcbnWm
9HdEgDK5y/2X4rJb4H2pAySpIRnb2cBN7pT3dSDb03GyUfO6xhFbkULiHnUJlKRpY6R4+S+s6teO
B0kOIPGfyiUbHj3KPRv7IEWWG6BiKcFJM6ljX/hOiM59hHOdtr8nkcjHJ/vUSxCfMasKjJp0ozmv
vEJYH7XKf/RgbAxrxAbVFRBqs1FBLRdxeCsmpmW3dBJ1/l35UqryWrR5NCuCSZBeA6H6vb5vci3c
Vpl2TeQJV09a5MBVZgJyCA4EhxxnrTbGTbIsSaBp35EZQNHvB7h5Lw/mQY9lOPivk0Js8kgo8fEm
JEEnkWKMlXz6L9F5yZCaixBPyG9nOnp3ow66Buz+R6GChvrr0qMs94GbI75maVOWnQ56zGRbFSNd
Ck/k4HhFUNbYoSRczl+uPQY8Xedi3tzAO4CiYqcmK4EEu59cvW4vWallnJKbkFRoPelHceHYBexa
yKXf6B8T8mqiqNVStAq46J5KaJadEDGnX6aF6AJJg2dtgPfquqcLOJDhC2yhqbxRoiOMxqsIfYDa
6jQMFJ8vqe+shiTihfCyQf37ps3yiNUHgm/FaVD3kb9HTqSssUQmKze+SyufexEoN+azz4EKUoEg
q6M5N6RAIw8cgaEJbnJUyuJMqqWPZzCYpjqoZVPP67nU2o7lU4dLcr9m62QGw0mZfRiS4NVm193o
/ogVY6RmC3YI5SMZ4Nzo7vgZ02s2xcrUGZt1LwXJP1sYzQCLMJVCwTmdWTBop/rU4zoX1apfilka
4wWjpqNzjYhaK29PJrZiC36VcdFTS8SpVnZ/CEU94kMvgPBoBEX3zgZdkc+wyqn9kKcm5bce9Seu
j5aAcreFiIUnuWlLsY6e2QPYRv+ir3m2ccBFiTx9kyN4LRoFBUuBaw+Y+ZalGpEQBzGRpPwFPw7m
sSruehNDUdOmcPvaB1+sjgv6apF3E88zzOKrWwRsebg7dEo8J7jypMO2hTjINs50JntkOSwukZbK
JfRO7A+sqmAbjvY8pV3Jls15DiPWZby9fcRRuCgVRGB8tqsQg+TlcL8W6zu8HFNFdZg7AF267gag
FGE8zfvauXZbDURtyHrEbPRg9AzEzbd3CYS2BGsGpcKtUj8JGdK80cK5NegvnVCCUs9YVec2SoZ/
3vfbE5886xBWO9F6rQdqcmt8nbcVTBAzj+dE4EOg9oZXJzvY5bdcj9+F0PN8lVVrmku8mhc+LR7g
Mw5v0pSKeOAxBEvBSkfix/OHG3XA9PC5VcqJIn9JQGvi80lpLzTh9WC3YiBui6Y8M+kCioLNRFQW
Un+0aLpP6ZkHt92x7lbbRgEcgJxzZIWi0b0yZecAyTU/GANxZIXR+QDFjf5lze7HwTYEUEX9NIKY
MQRlBQPlkx/DmFDtXh+ZY+EQ1qEi+7P0qzulljR32fv+mO39bcDqbCyXHgkZfWg+W+IWi0MScMQj
MAH9jKUd/4ejJpvDWW1Js/MGIjwucWvGtYxocHbxyldw5reKevTTy1dOvPsRY7BOspg1PAsJn6X0
PpPUEEPrUsefbumvaCNkCFKZmlHyBKAfdtUVBrNLgTenNi48k7D0fvJ0UnPngjs2D0GkjjRmfNIS
ZAixG6QkHER0FFF04hnWZH31WneEwjCt0nFCz2p2WhucJ9H9MSot9ayKsRBdJU/j5Ei/1aSlahFP
CX7h0l8zdOGURNo3j0jxqkqwITRZJRy2P0XSKKXg6FiCvPXtOEYm9xxo1Gy8dCi7qdcGA0DTibf1
AAhbOGJIgjRCBm7aHmOfji4YEgmd1by8reTAQZChVS4h6A8ILlA6DVOyX2D/WtpQD6yXXcqPRiiF
vSgLgzo8QXXFcQuhTRHsJRTtqlrqNH8tLEQnYGyLoXIF/171T7s/fr05OJX/JWoiY7d+sYftXutV
Ogi33+mF8Id4EL2trrDRWuW5aPglfpKqwCovwYobWUrrV+2Do7cGVxZCqjxsvCfmgTYEQHaFK8A5
Z0wV01vFRu/vVFhl2dJfqoBhMQw1wjZvln6+6KcBwTLfTt45ubPOyuFgU6TU8Sxz9erTL5/fR1cm
9NB9+NF88qrzDySAtN7PlnpgJMYhBabmH7Ne1O6hjhMDJWHVGGnJ31WSCmkLjRy/skYtK8G0C9Qm
x1yPEvD8CTm1v+zThQRbC4WEcuJy+zlHX2dtSraEMA9YCoSgQA3LDkbvT8das/sMvWYuVss+KPrh
J0swGPDegstvBgTrHw13IaTpo8tLG6PctZFx1lbcFedKuAhekUGnmiu8tshf1kGsTwvWSRcI9Kkm
U9NqnTFSejTJsfCszhUOcpCKxYJpByGlqqGj6WaqGrx+p5jHtD5Af1CeV3Od7YXtHKwWyRVb4sWw
SjrC6O3diN9HfmcpDt3XoKC77ZcpM7UbY1qiYFoHYSzvy8aQUgea7t26p6KGopVJdmt45V/qFrdq
7jjhQy/yWR394d4kR0q2U/2og0Nob2WsyebzLPnWEzhLurBtDsm3JG8leUXMS5Dph/Pc86uQoYE5
zcTYdFBYIqeVbu8dywtEv3zKua5bRbd3Rj5CZPyQUmZNktU8R8RLaI8tx7LCQ+jkonzJyR22za1D
P3VBb4i+McY2+LWf7uXXOwK19T49v7iB/b6P3oqOtIChVIvE0j7/QSZjSybbXuv6As6eHDGmy7iQ
f+qmAWZ2LP8LFKEpRyebpbIoSC+hHk50nUgxyKwy/qPAESX2c9YtuHKhAsx/sCIDkCgxv616Ta6c
tj5yMQZYeGhYCwF48lyFigGN0a5N8hELwFgMid/+fdYtikkV6w15cKlZCDJuOsHawucp/y5D+wg5
BBq3wci9dSSLfOvALKUxv/PERSgmoXtTG0I6Rh6auNY11m5EWQZk1+XzeyBmdQF1IG5e6n7+OURE
AYMPc1gbaACe5E+zwhYs3gwXaYDzhEpNXE1s0V4n2xKEHq9R1tIUMXvUmFilxlchB9kh2KLQSiZj
YbaErmYO7OqkA5auQLt8PdUAgGm6XRjv6ZoPM6mWREapY+08vjhmJ6E0FNIiguQs2pcojXzPNPFX
6vCLySd70aZUlQ3PecfHvSLc00/MU/4oqYUb3DKDL4j8bDoK+rdrs5wk4owye8YBc4mmtwXk3pBt
lh3xW8jZD2VFghW9WSbQASDuyEjos6sfcOqZmtDBtBtj1B6bEqz38VonOUKi53vCBr7ga6DWXCKM
b2eGRwBHPhJ0rpNFry1714HKK84LTWsdP3LVzgSPrJUjlkI+OlVW+LcAwMawsisrl6b3yiRcZYcJ
G2ksSHVR+EltYN1vj4nX3HTxFDMfVsCVXrgz48o4laWywV52aI+5XWT66AydHZI/58r2bWO3feY9
7GoBCoouIQRNbhgtl5uv1wXcFkXvig/1Sl8ImjIgqpwdfSOdnLsZZsKmcTpwKYBNG2nwdqhVeX1N
mTmQELM8tGU7Sv8CeJyFku9KqFQRdC27w+HPOzJsFnba5GMGwgt+96g5gLq6ojoUelEaHarc0YJk
pLBaEIaG7C9Yi407xxvz0g3VOvy8x6YXDP5/Ri2PyiK97ZlEKRKLAAS4ozwcQY/fUEcE5Y0Jddiz
PQkwB2ZSrnrmIddwvFzoAYUrcvyFDhP3r/K5p0yaJB7KS4p24SiK1up7nQ+GpKZhN4QnXV7nVfEj
iuu3NCJrDzaGf6b8nucNW2DxgjKayhRwZO5D/52GkNRL46tzTnOUqQ7uYYiVs1/5GnF41XNa4qwF
yqG2scHjX7bQC/XjFuKvMxyqqfYGrU9dLVycl8oxH1dsnjgqpO34avW6mTSgslEb9zv4+4+LklBU
VgJolvRUh3+9FXbeZOGOFlUPhtCbKflBRZYL8PRIokl2L9AV2ZaUj9GIpZrJnIIbf4DpNYAAWUxS
Cd/MzQ4xJPnSeMctsAJ9/hBi6mFTRprUkwQAfEgu5KzLWU0BSVeFEgdK8q7eWOoivDZIor7O4hgO
065Ix6bqHLErPCUH7kjL95c7UWHMqfbweCksGO+mcmaTdrs/HJBbZdGECqikA5roxuNeY9RvgdQx
h8GO3cBLxDtGAqnVxGYcl9hu6lwK/Wzj9b5V7Bk9VOceCqib3n6B5Fl8Wcy1mWypqOCSNDms5S1G
jpLcWWZ/+X6HdfCFpHAYqijqgzkuuS4eleROGD2hFFoQVRKF+wZZAJxUGD5giCIabtKKSJ8GrGyf
ZdE1WQhvnTwA5cXqFO3OLBphIVyGk6rY/69WskAxQCmip24Mdn55OF3nM3CszzZu5uqxmK5dqyQC
3EAnPiqa0F1g5lhvOb9fobK5X42iigyvT2fFBrA6Rk4pKNvdVth0b7mFR6sbr5z0ISx69FPqRR5J
SJBENE84v5JxXQ9R4rNF+LkdOGdMt1DU5+Gjn+PtlKNGOCCTTZf0t0fCrifIKwdfQ3iD20EPtBuk
VVHsJDYM+HroP3sIak9w7ZOqtSATOoRH/Ra4PQwWDSlnrkA7f/KY3wsmguU7OLWIKoSijqPvIlZT
3QmMyb5IR0TikfO3m0+wXJB6QDQ9NBQlZRPeipek2MtDSqXJ5DBrRzaanNqz4kbiKTZfqFYpbwiL
l9/y4rO8k0GScyugZl4TaSNnXwazV8oNLkosII2AW21xEanxKrJ0Bc6F/QrBkJ0S5K1ntTWXooKj
6auCPl+w+nQZupsZRlLVu3X8OJoSQpnglGeAHcp6VAn4mOOe2r/tybP2LPh8cFtIjBFdBwIDlh/r
5OaJ/xgn6SdXiDMqm1VantbEZsfkMW4/szTmdoAG4QFj6e8EWsIUmi+N/TwEVwapFktGtjKnwNfz
Ik9Ucpm26lco9AqTDlIOdz5uOwGB/N0oy8C+xG9XikHuUaQjHbMEpIeQ6/V4wUYwudOsZeTXSGgL
+IiKMqSjLjMZRclz0TW39nhOShkWdMm2pjMneaPgcVW3f5YxCr5LJf/X7e7CaGp9IEIcXl2HYwAa
yH/JcbVvTqCMbFSQIshBrkg+puAdLZfaBFWjmBHTSzIxRlsNTsdCb4evkb+9W+7W2YZV7rWLTXhQ
SvI+ZUMkmwRf6pKnTbi6iF6hhyIuuqdGdIG0SxCe6aP4KEtCMoGvW+G2ZJO6liyg4MZp6Y7uq8/9
omwXGYhGMn4UpfzmPUlPPQT7rb+/T/goKMZ8KCZhw2NO/HUlL3VhsZKU4i+xN0KOjZiIu24f8eg1
EfuRIg0/iz7uxuGiz4qIkuqJsxAC7pwYoj1+miRMyC66H+KgpbltUv3UlOnPL8k+sfdH78TrHj0d
bDAv7irDgJG0bVcXvwdeDwfvsdBrHBx5o695t8b5IgXAkWi2G5rYAE0adtp0spwIXWOviT+XakMh
yQ3s5Ut7g6DFnzac6KQVqo/N2Sv+gjHLE2hLZgu0blEzQF5Aezf3dJoSUae1GVyAE2lGAibeeAyN
7YrrYwVUCl2pw6xhmyLKDjcGfVMzAT6MO7hBqP5TwA9Nb5AFqoYptrq99mDsIkkoO9NPndADV2qS
nSREnO+z632NchNey3uxhcH3sXjEcsYonn5ETVxFPIgPWtUXCsDudnd+Lfwaqd1h8rH12AEYA4FA
9rLjmbezT5ps43Nq6ZWHHtfy2ONYKkZbpnA6gt4JHh+aAvhwDGeQuNvmVmzr3jNqnvxNQwjDVWxZ
OmwKMVSRcTxmmHQjhZbBfNwB5NtNtMrUC0Ij6oSYfn2LF66UrIKnQQUGR9rKALLBosre++Y+4K+U
eBqAKstkIx46qp7Sdqx5L4MrhrNnIIVTA5/+zKzULHtEo6KqOt1v/zLVvlcSycoVN9hjiQPKTVVh
2f6BZ64PjiygUdqotayRhNH4uVB6M4XtMK4PBtBsj7PeweAgwLuAyqHt4mD6SoW/emJqhihfo29X
DG6FO40uQJwMH6XaSBV7bat1Aj2X/9/Q472xTDN0KB5evwZu3eHNTD52bKrTq6jThEmllpZS8NTu
5mw1nlGvfB1ViRxiwUQbOMcJhnrHSGUJq+99yp3UVlcQDhxJ+eSc1g0KzuvXO00C9+/ERiWQ5WqO
GttUccx1T8FqwH7M5YK2YghhAOHFm7mPX9ujZ6FjWh68hoBaXL4HK7WFQI17FHwMkOTtQMVQhsjc
G2jfL6V2145fVldguw4RiW6yMRxWwCqNMta3e3rqHApsGW1Lj2visFa2llQbeiDJBY0lqgvg5SVc
SdLyhBtBSQritEtXePJpK0xO0hdhZgIzZC+lMuZD1MLDpbDyHs3bRTuZH2xzqH91/m8t3FScPB2Z
cSv1afpJ8OCnVlP7/LXlYEqYnjxaXL4vb4/MgUL1KSLMSkUiUUgtL7FLVdY5SWfq6TEu/e1nH833
oQAS90EgLdzeQBqwbKlklsrsF2FuXT/lT0Mxy9T+72OSiAnuDDz2xfXoXcVk0kndeKp0XIC1GYxd
hpOFHohX5uhtN/N2mxjrKO3OudXeT+cbn7axiuwz9QHz6YJOxp5qo+eomWTGNHhhF6pHRUiT2HaN
sS5DMel5pRmwjDi7JNu9ylM4fjfxL7ZD6QBrjGFBDdJ4vLZ1Cyq04sgKyvP0SMvjQAKn9ICwLp2O
a99yF2bFjHpxemtVA6De8pKUMOoEvL+NcXfZy+ShwmM63nTLOuJzX2Gs0Qa8see1PYJ1N/Zicm2F
Vf8yYd2X40yBICt09sCCWMYyIe/GE4zXHzVbEdSEiapg3sPdOabz8KeAO1t/1L7yMobLsxWvfybi
6JHAu0PSprnISFgDXtzPYt5DWanAeIrh71yj9DrWPZAUE/B+OUJlO7aRljChd8WpcyiI1PCI2Kcz
wJ8jWdlMVAK5JMs1ea+sK7fkKAHdYe/pkua6SP29p0khsh8kZ7CTfiXriMxCz9ioh+9We3Odsp+T
IXtUp9A+OvBvvlkZFnlbl2jCz++mkRXUhjTIHc0ZfOFaTHJp+LQPHw1qg368RHZD7SfDSj1NcsZn
5VYmY00fCn+MlPmfSFReb3yWJ+8z+1vf1JYi6MpG2Ut2Uft4Fuh6Kqamgr6lrJxUe/LLAkDwQuEX
AYfXklyHup+u7xZCwfLfoytfLQVGlwt5rkVE1g5LYvL3PbKYCRkOzSXv8e30kxYCGBYTfJoaMkne
bhyPAS+65zVV9qUTiK0TiYDgmh2O9fjFsT3Bz8gvhJ0E07wZUj9znHul/4vxOMiQNHKFrhNLfpIE
UOvv3UqlIAxSM/SBaUSfxMpI5lxNM214L4o0s5pOd+1f1K5jalR8g+mYatIpffZ0t8+jh0akYwbl
Y4mhQCgx6KDZKIPU1FQVWIU6uwTqsLxFzDidkDC9qY/doGRX4SU6l8BjTUIqBeL8m2VuCSlka6xy
pJJ/N04B8V1IavbpTZlBXoDzD4xFCI4FQ8yh5+6PsPe06LiS578eKOCHhdrfdOYced7KSMdH+Djx
HeiZ8pgBaWrnSAnQA5h06wZ5GS9YTsz8UBCGvpJXeIwXgl2eEyhYeJyHP4yqI7V7tz90ElpoiflZ
z9022RbKnCIe71YJN0Fpv2hMhIjAIccB/2EacZfpQXv5cVXJQuoTnjygx3OIf1mYQFt6pgoQEBgk
CRrwLSFIG2TrMYTBMAquz0Ij9ZRpaLgDvZ7QU2+srwgXfZfblgHUmemf0tYDBJuAfrbtZY+HE32l
52ALHAQoUv5CLSNCdct0jiDNGMAyOYGjhDqyAo11NU+SPRrMAvYLOj5ZFJ4o4XmKb07TrOq9o10i
1wQhZwXxlkn5ebjs0W+Jz7CNd6+6w5jMLjHhBh5o8M1WYHtNt+/Jy307B6vtkI3Ot9WEYBVqV53u
/WTQZtykxvFVmZoCsSD04m4wo0tdPWNIhcYLZbGBIB3sfdZ9QFYuqNbTGon72ce26kvk5B7aYBFa
i4kjtBJfo/fnr38zmuFcK8WdgeMorBRG11TxSDmDo/hCrM1tYIDPVsE2yXOCDP7aaZuZfP33NOQh
uJWHODBpqPg+jzOYHRE1qbD4N+1K+j0NBD3nTmBeZU+g+zN7q3ZxPB8dKbNTh3jdaVZ/6GtUWTJP
1Xqa5dn/Wy9+mVt8Gguv6D3V2bnnp/hLxoS6/+K5WBQRTkzXtVG1df6cXKA3xkiO8SjxBIpveoSp
lCpfMQ897Pyd7oTZUpItFmDrp2mSMh+4+xItv1ra5q/7pViiNV6UqY1lvZvqju5wsVRDQN1uwJjY
My4GC8ri0H4sCDzS8q60V9qzNlgJcDY7cbBPKfQrW4XpeMRjLXO1QJJ9rzopj7OwDFUUC3EXN7+s
PCto4p2Wnd9p8+p9VNSDjq1p6rmdv6TBdLVuWGVjM+LBD5aYIsCA+wArDGzL6qfABcWwJ1OAeQtf
IMGwSHchedGdHt9uF3RB4N5l6h440WpLV7IZZd78tBuFoWaK9MAbuWS3JGHoWiSRQ9BdRnR4Lqoo
PAk7OdJKfEVzpXIBvuGeW+o4WP5moQTzOb4mCUCmhE3vIQtLommIa09az4pCExefDB+MmlGg/P8C
IFLctIz3fW4PiXROmbDRqVyqGD4dB+P88shoM4pIf6zd0iMPz0Nb/74DGO09ZJT4lJhoilqiTwxe
BHywzME/52NDdYRoddAK0DDBCQ5ONZLCCA4GpTUngp24W/HTmWa8EostEMaEsgtJLZodTJUCe3aq
BFwsoWMjPTXSNPM+45PwnAk/y2RLyfYrLL4UMf/rnI2QwKyKfr/DHprNGUdpIGzmUZnhevyMCabz
gi8ib+BSfzKiLtSHi5GMeGu0roOEcMjBqKrOEnp1h4tJELWBQNV0yHTtYCRdrgr2vq1Ela5bQgz9
cnknpAbGArPedL/kPD/wz6PdYqENjYDbp+7fb9p2OosAYpyDpOa3xphVVDR/fOwNHE/S1xCNGUUh
U/mdcJ69TtVittWjNJpYB18dW3OaFpfM9C3TtrsUD2BF5GzcCs+K0OffyyuISUlVmy8izLI22CAK
BjIiVv5f67RzXrYkwZgFejm8qiz/t9sS51oFxvETzEwKZ+4ElES4mZDeNvdwTxeV9L2ArQZLDlqC
rd8LOwgpOuD8t5+vKOJWcEHRwXCILSTDwcQIpNbIWD5meA5Vg8N9OsFbjBVi240Ayi/8gQJUGdX1
tvtKjuHosa75U7P12wHc4fxH7HyOMJJMatvzsI+jU6b1DxpMewHh2CN7Ygz4FeUr6K8JBMV+clcU
JoRAVr/2iu4XiPyJuC0Ba598OdQlrehcTf3StBghAYlouPI39eekAMV8h7dPHSdc9g0wn9INuWD/
5fxhR1BZ8ivm4gIgMM9AxUTUltCfCr+XAyCJ3aSACz5Ae57dNE+AcCxB7T6TwUwiTCkBbNHQLDZ7
2LTmj6TjlcyvswKNAiaY1rLefUVXhV22D3mZCQPXklas7IQYWAXUnBcA9mBlEwtD0ok+DflkyMmg
1dw5MnoyfyJ2UXZwJhIGwmFAG0jGgq9Yz2jM1i6MJFS3L1CLHfhaIZPSmJ1GSv2c8r4E5uyV6c1m
RnktoFHMVNTx83TVhkMDVJ3zX7d7FicXpPpK3gV7oG4714VCgNozHUYEo3SXc4/yBGDsBzYK15Qk
PsTX8TGzMr1S482vzyvSS5391ZeLNij9rHOnd8wkTQuMPYnlSG6aI4kEdJUepp/cI0mzYFO/hGNK
nSiJLxjy2HsGm2ZiBidid3b+P60pe/nBKpW3xf5qg3WpXBHIMjv6H96niLeDbRQA9vtOoID0w13Z
dfFiHu3D+S2q3zkx/k1flTUl1I3cBPYV09t5Kw7AXE6z/urHHFrJFah77RwxoJQYMDa+SEMY1EPX
lu9f3tDxIU2V/sT8lIkqKKg0yEEPP5BVcoYJ2Pyl9jj5NKyn3dr2gH6sz6bTCQKt+QHl+I+MfcJh
X8IjMTUCZICWGsntO3KvrNDaVaxNFRfumpGc8FIKeCYT/IGKDmo2QHz+CI7vIXGNAArpsM1FEpAi
hgbkYRfxBIWeugp4XKRX7gHDcdogItjxJpOPfXzdcaIG1RCISOsNuxOldeERxkSnKz3J317Hoizx
rkctA8YOoNm4zdxThDpRe+lha28ePszVQuVmeBG4bmZB7zjXx7vO5A1mtdBWxmcMZ9mOC3otT3bU
yK7ilXUntagKGUWak4zFcSBqaT9fDdiFtQ6XyoqV9f1LBHoKat4c60D52RD325sucyv+2X9Jh80J
WepIR6God6wPDTBk6LfPqmi9qEIrlsXM2GenWOlCK9nzH17rJ2FgAlnNWAHPM15uSp4p1B7x8V+q
YCES41yfirhpfNSioHqbZTx9Wp6P8cpPd3GxVimauGoo5Myrk40MLGmF+D7qmdRU1l6AObZCk/Jo
U0V7bSqZy1BzbOsitenPIDH6chZeHIyI74Sx6wwx0aUQzLyUwUVJgQI3riVI68VGvWS/Hgt24PTU
y1HxnAXXbPgdxTsWG6v3C0SwJBP4z3ZAxlKeLOYSAuHTq7YYySUI0GOeW5xMDREDbsCEZYc5RU8T
NJ/12uxUlOc3dAG+hliGjSq0IH1hITz6avSMk02d5iMXwXW36gyXfLMHRslEL8xWOnzivr7bBPXd
uRSXfnnlNpswciojfUZFyyUVUPO06S/YaxvpmrjSgPFSHrdwyrKXQCTI5wSMpLpfd2bCjqIbEK54
otBvdR9I4tlNrs1X59tXDJFmUoHRWiAxMwEuIiJTjMD6FkoWA6fIT3R/HsscAW05C741mk5xn+BM
4UxA6Zo1R4rhuMAfDdNwS5A8sKjdigZwT7EgK6vDUz20kq+UWZ3kdQ9VteT190RYY7t86ytqDFub
VfU98pmcO8ApukkZK0leTgt5/8143UFOaHdb/AJhXBgFd61385KWKSNi7PmT8Ugy8Ke/0OQ3wt+F
9xny6dEARSXV3ta2NLPNo4ilQuQ0GQstKByS7XNzWcdxTCe8UMlQVhL+Pw7sWo8Z0fbZD45pzq0z
anLSoBfiOCqBDklnEiFMqhUfvmLFjkL7zVkrQz/0AjdFef7jkHexBKbewgxBCJ6+KiS2L6n2LQ/e
XEEc5PzA3JAm4UpRVmtQl+HbTk07l7v0D897Pr13LtNTN4wwOQbKqIvnAWGPKrjp5aMqaQttKI/a
XyvDmz8YZsd7z/rKP63rmMkW7pAjjHFizxT+maJB4Ic0Jp3D63aKRXHQqIINdG58NaCKvPiQodef
yG5Y1tQh/LlZ5FpqV3bfX2pQscKQsNXTJvpU50wbyxtLnFxajxmsjRVV5mjYAs3NP9aQ0MlgvivG
D68PawlgKU2YI5YqgYplCv3XZvrt7gAkNo14a0j81hLNsOoa2/Q/37gZATlz75Uw8be7hiAeI2rD
ZqmMpmWGz9zyQEyLuwpXwu/V8Ua1rtFxTYaTOhlm9g/sICMuaRgpR79/LTMphiFceVANr9YVQ4v5
sDddNCkPggcZxunuRXGZTtyCR2G/HNNGjlkhdrMaUVNCJAk9AfW0n+9e+4ymYtSV3kKOunDBSe+c
A/McDpWCAZuv9M2XDqCnxugsHNoOS5umtyf3C6FO+NfGT/ZXiTjJ+Xy6T8u7+m7HwavclVgf5UkE
ytzlmQa63Wh2zs6ctqD3CpTKAy+t1N07P6vdhDNT8urjsGYDAh4DqGDYrk+OtTMRLqPbtWWpEg0Z
ov4xgXLcaDtygapKKETK8tirc1F8t0huGHlfP6QK7+fIWmWDamVfeRK1cI7LQYgywDCQmRTpqsWU
8n9JokOavkOoi34f5audToMHOiQUzpg2B9cQJw0gaBKWn9AHZvyJZF88M1GmiaQk3G/PT4cc4Of6
zfF/8s5e4a0+msRjxBqXeHnYMYSWojXRgrvceceb44wo0lIrxSVXzQGR03cDMKy2mwKHM6lvY0FI
PHlP3CKdPvBgUx1x6QgkrTTBXz58JNSYBJhtyk7INJOVAF5vpIw+yYEcLRXuNwvMAuqnANCTUAEk
4TWEsop5kXsN93fic9nX1DFozrdB01M2XyQ8dW1yXEAkV6u8UocmWRKUYwY+7soHZP0G/oQ4pYHt
KYpeS+enBNk2NczKsNRPPdn5KgkWStMc0KXSUSnPIkBZBMs4LthIxyobCeYow5hmEW++SdNwiyZl
YX8040y8W6OSUZBCnQcGar9ySSEisFyCrZMbmwYTVy/6MXur6JqAVEXCdcp0k48qlnnCtBOOLEHJ
HkL/tSf5yZ651dxh6gbodIkTgCeDsObKnvku9SyBgSdt2loCHgAHycWKphEnQiX7FYdm0I+ruV61
vTeCSuBnj2KuPLxkwYFGhTfTdAC846F/EJZSyEuQ0G4PdjmeeEJiAaHZV20c46JTSk5VYVdAXiBg
DkDz1B+Ll3gVqS/DEjA6vOQ1nyoWL+lBULltZbhvaG9dFrNlVYc+58ga7IjF5AfJ/AOQfxwM5wx+
9hWyAciMTjPvXO+CwZS+W/VMztfbijqeswpGwxXkz3wSattDDYtWj0VpmCfWnhtcUpqICIUMjhXM
XV83DvIiOH7/9hD02nE/JinOSV7hmek/H4o0a5wTiT9eknP4GZS+cPOXteLrhdrEjs47a3LvHh+K
WR1DGwaMlLS1KHEsd0NP8j2ZGstaUVX46bPv1Z8u6Qk0KT9TcZtTHPVMxqfUgCJ8JYr/LYpY0qfr
M87h619Oq+EqutERb2ykdmFsAmO9CIsBAVNvCXfS/sqW/4PDocwdreidaHSh+MQuW2WhwRDxSkXo
JTvRHKK4bNYA1HeJJ57UPxVRih37akhcv0m34l8xBs5IipzoXW/S1KpPUIBfPXNTy4odaXLtgVw0
RbOprkati13CBBJJx+SKhK8mVxJenRrTUFZpuQFDdxEao9dvW9gcoXmVzQ65cy+7GzHABZPMEIlb
4+t4+VaTtlSfffIb5WeAR8pyhnbDXi6j2DovQPcTDFev6VbAxIrqO9S2mVLA/3vDJUrRALN502xt
mzi5pPKL2pTBiDfw2XGOnCUFNq34eA3roJg2/Gu1Oxnc3+o8v/e4jKq/WIuk43EUrM64xJyJBqM/
OIbPBgZ/DAxhvEFJqfOr5M6XgiCfcvW68V5JRRGwffb+4E757gOOGcoQpOmqzY0BmAKokmHFg8OQ
u+4GqWMX97bPLwd2sW7NbwFxYcXuR4LrcjfoYgaxzFDbak/wqPL1Df25WhYWEf5kY1IgN5xNRxy4
Q+fmXzwi/A1bJ4FDWd+5BvtEiTEJbYiNNsn5OQnIV8l6/XNCSKo7xi9XIiatWsMIFlP3nU3pbnJv
FIINS9p/7nRbw/T1R5jHWHWwukNKqXbKYcVyGx3qqiG2t/ruUN0DccCiLqdgXGaaSoEau1jXKvjj
bl42tJMwBYQr0BlSxkqtzoOs/T4n2Ftm4vJC0p3EASU8+y4+Fe+RmpaUAjFSFv0xmALSsuNzNkQB
JhYDCaCYeayWUqQpy2FF9deIFtGR+dih9JbBE+kVttdHvScDtDCLlI6yN12Zxh4R/4itDCDno9s7
BPCghI4FwzMv2C/2bqh1jG02PxViabBR1BmYJQX22HzptCNwlE7WlIbza1ememfZ/TY3VhXwftm9
VzDDBaQbUdIz6ndlQwzJ0tdB/gvwHLnaRWiAcpyP7bbfXr7D8GvAwRvvh9SEAspE9swdmtwFQkp4
DZO7+HU5BO4oAjweQ2BozTpcP8UeCvv+1zOjGNmbkZl8OOK350Cm3FWBOXp/3bN5fFlnX31hz7XN
4CK680etKEYjguvFyvD5faC7C79H1SpcoRvPz9Hr86BT0ht2YrnGUk8wuhIeKvTsForBw+Tjpzgl
jAESWBi2RuYLRNasfKvhjEnPbHRGaNrKDs3RJOmuhmxC15q+go1JXO9Wte30n10TTwMMGoJWAhHA
Zp7m1Ce8kTR7bLLkXaT4/vBwUZyPCyxlLaLyO9JbV8/Ys9aNgB4qp82vj8WS1D4pyi+M4GLsvY+f
XUSFJui9L/yZYKuu2sxI86C1wM80N2znUI1dPl6JWM6y5LjGyslfVo0xwy+vMCSPHkoo1SxEHodn
A51a54bpjB4+nQUtNxExbGA6qps7h9HTCZnhdoVYyiJUQjlGkLdog8Bfn/iEDI26jCyqHxa5BSPc
Er3MSg/6ugCCHw2/VBVPTrt1vWX+pLg66BH/EHiXappNAdBKaeXFT3r2TxkOD39bFcS/AG8ha444
NHAbDKLPsNjXEXz10UHdwqAwu8VXp0AQk7J4lYXfsjooM9q5a3RSC+i98vlXp6AsIi3mq8ZXVVp7
UMjGMriJpFWjZSSAKnHwwUGUkEcuLnflcEzBb9PStym90x6h4mm3dL2QwyZ8iZVQjvqFugO5saVb
H36nCdWHxtP+ITr6lndNNEiaFJGsBvCI8dzrs9DZ2lETST66/zfCitRmSibotkCQxomnt88UODvn
9TDxSIQGpJV/mTV0ZfjAF+mZPhTYfzP9JaOCBKNhbSS0frq+2hkqwuW9zV1gDloi/luUVGDPashT
mmWnohzxqQUgq2Z2ySXZSLApC9f8Lz5JCUBAtxvvt2KUKQGb/1N+LNVxbV1jnFjbeR3quudGZJaU
osXbT6naR6Y1/xcUk1E9glsekm13rytFC8p03N++hFSGSUSv69YQG06HI2R49wMpKCySfRDHtwqx
tcwdJoG3u85tNFGL9iC8o8fzQQXXTatcIvSo5v+pdrOMkJVcPgNXJeDllXzfghZJOHWkjQtqsIqe
dDpRvwE6vZnAs71kbONwGJuuiFjCN/5pDJpXH6JRkinjboiXmDNlwZ8VkwSQ+r77uxXngRgYQGRO
Z7BOYgpw5ML8uR3L3NzG8lWoMK26Xqfl402kUPqaBzOiHQVDgVOun4NVLMF9ueDq9i8skck3HpK8
L2K2DuCsv4kzQNlkbDh3/TC0lBtswxDmjLwTOjZnd7cBFZ5OEfbpMfj9Nx1tYZ3R+somV6i6gitp
KnFWt+pyDNkJSwg0MEdgEcg/Ixo6hs5w4+Ldck0jPRKSyYMW9gtzfEO6nT1BuaN6tcs6P0mT5Gnw
yJoqBRdt0HTwrUK+hqA1qhF63vi/rBmNpaKB5ZZubF+UWXfcsa6UsYUMxsrkFQHxhqH4qIX/2kkq
kKVsIIin3KgYtNAb8HoHyjKUjXdXZV37/75g9KW0FOwiD3W1qXViOv7joSg2LugEgl1Zfyiv3t+9
29PD+A1JXhKUPuwQYC1+xM6kuYDGbhN+frTDFm2nk3gbO3ta1kB2fALjmaem8g07O2Cg/Akycivg
8TOANNHpeae+mbLzG+pBR4XS7sK/0E1K9EHoVB9Bch5EJrNhNIJuh3Bnfc795UGbSFMAYeeiMEl2
KiNEBX7iNhsLeG47Av7YuP/Kv+mxwcWg5ACCVHSxgliIx9CA3pKElEXth/CF4xUU3LfAYQXy++zd
NcMkfpiRWtyQ16nWnfUAPn+vkP5YJbJgwGQmbIklItAsBgBZfk3AhYJPRWJxX2Kst2ec+IEmHkTL
t2nONxSQyUldWkLi4gbyjm271JvqnKfctJcwV2JrBar0/ytTziYuvfD6zhJnlYFdZ/nq1X+aH60T
kHIs0Lx60kZ53BclZvOfsmcgW68gkp8zujy64Q8TIdEJhozJUHvs+ZEKTQ7MhQ30Kbs3qmWwhq/2
i5IvLb32/M4HyfgcnN/v03UpgX0iKO3kEtd/wnB4nVo8ndxT9KUw8ULIFU0mHWRxGV74AvPZBBiO
EXqUIDIHC9H/Rq8kWUzxXuQdK0wpS+7HfKuzjvFBl+bGEqcvLqMbXyYWnr0LmzhqBq+wnVeVCr3f
yCciEga8Vk92k4z2hehU4st7XbI6CqNStYVBwQe9VPDs54lbeiw3UEvehLCJCIpHvOyaKrtLK9+0
xN4xIRzotOHiq/+4ZeKQI/YRQE8sYt2yFjToyi45u5FRWf2z9P9vIG+B1MCxm8/dX0C7SFmrmtLc
SwPIuLWa7NS9vkrR7sUxWKb1k9bYd9wJ1ZxEUMuMZHGnd2sdSLNRgsgngvgm8aOKe/apK7V0zmEe
aK8MUdaXQyoVzntcf8pa/6GQLck/VTuaqnvLQvV3RJNIBy4stm8doUEYh0PnOEST+DfLXBICV8kJ
SOhJIwL4Me6HhGDFoYmdjvHRbvO10Vw2yTsPX/qteGPc/zE5L9wfJH0ACmRMPIRszXP8Klc3PgeB
tkXHpbyoV5BwPhKd7nuRoabeWtXRe2x5/4lHNjrAQug4tXNIcis98IJM7ilfU9lWgUDWWuVzcN1w
Hl517qDD3DkmiLpPRToFhaEhO6bn5zYUUcj0JpcPeezzhHqse6vPAmQlN85xvCFScPaacM9mNlUL
rAUjupQhDLwGGwJxZU5vRwZssnFPwSksfDnb8I0PcGE4CrzN1cB2nCcyn1sKX/35SJ+POFwRAkk7
bLdPK0kALQGVpAgGzQI/F5ij+2BVyItrIyX2XZ0SU0ynQMMYN1FeYfM3pPQJgtlou/Tu4YYblhPa
5+kqLGGYcdaSQENye4jg4N3v5NoP5g2iLJpOvGN9o7lwqEMHx8ZHbf6GmTAYVfr2n0adL5oRpfxo
Rqg+o183jAuAImzEwXou/A4M3R5TPJzMiXA4ElCJl4fZpeLc5PhBqieApRRUvlYaaWT8xt2ljMDa
QxmZMsFB4Tj2Rmiid8ZWMGa0DE1QF7cTluBfLW9wDrra9JX0DbFMTa0UBSbXt7rygw3y1pCbarEk
ycrGc7ezXbmFt/qV3tCChB6xbzmZCKvqF6WYSUJ7TPWcoFdfLM5zM8rCAP4CcsnfrD0P/7797ImJ
jyOG5nQHJFuZx3IsGfnEkFUaBU+AAi8KTKD5RlRehFA3U9skFql6ma/EyhNYT9LIbj4bCWd7x/Ip
li/FrbheJ5/+Vtt5yKGguwEJQT39K3LinWWPZSsRfP+rUz6BkFxKBtGgkcOx42GQvVC9gdXPXjfn
q7RsjX2c+uXMt4mbAOn0DDwIJwnxfO41VvZx2Lm2Qeh77Kos+4T+RSWzT2CYZLEwEkB95DI8xW1l
gxl2B5cIEzuRBjDJ/6ZKHo3h/TW3+uJaCOCC8ZofOdpxhxgkD4q+7sdzF3xUv62xMqE03Vzb6xAV
HcIbfFiYNGQvTQLWOD0ribWg8QIMZ8xQKI+iKDV0LyvV0cdKuBQSXM0EX7EDdcSr4/ytP8fVjOnH
PZS/eOCJrzjZBZSiJ8xYQylqK2RQuK9ity6e6Tf6TMWxRIIgbWGvsMhWCyfpUmMcbW0IYEaaFwK6
dUpdfLlyJUX9slxGLgJaTF+wZQdQj8EJZfHObWyuZgpyfhGXutJ/Qf4wcEQ5c1XCawf8XI0oy3hi
RQFVcA6C2Z2LX1cGPlLVR3dKexlJOOJ+i6PE9uobGf0iIph4cPTpjTw9xEvcrKp5CeM2EDgeTzXv
zI2/6XmsTymZVta36dxcpkuhdGgPWVGHCTubokb5eZ1pkudTPL5is8RijNjZEZb1SJDM4e6AgfS+
aZIy1rJJLw/i05Mj+/C/G1ErB2QM5VqysWwf5Fg+j2QUlAv/xzWzNGg2dljWY/Myf71il177msR6
3XttGLRH0JNHkXeKwkKcSjAL7Hnnw9O5G+Ozj3mxNGs8zHBC6yZg6KF6wxRIiAv8nGPcEwlM3d+z
BR+h+/zVMjSqDxxWtSrAvlFgqp1fvm96I3Ucd6GVpoKlL/W5vj2+IJ9kGU9ZslNHDQ6JvWadOhZ0
Fpb8XOHFtmn8SELGfD1MygMjbRg5sDaCky2KKrtYCD3Z9k/noY1zAHB8rMeaR3dmyGvPHngZfPVe
Uyx/rc5gzh2ca2e5DN7V7X99vH8H8jtau/J7X0ulWFsDrO0UU5xOPAGQYkdMzOo9hgzDiqXHAzc7
zNuO2UgFFuhuclS4hUuJ47+F317prIu9RK+GLOJhiFiwK1N/mdyo33EpOSOt0M/d4SXV1++RCjAO
UdApmVuv50ZHDflG3PNxIPvyCM3BJGlHmfezehrczWvbWU9zTMIeQv4S/XCSbeUibL33TA8ZZtBX
pbNfURu+gv/CuJlO8guTabzQhPr/yEowYjvw3Fjh6FCeUGKnPb7mWIjEleaP3nUVrd8aswM5BN1h
kN+HaUPFZrD0741vanVrPP2+olnJMBjPL774hUGlEQDGJXzuqpYfokG9pwQ84M+71kg+sAuPisoY
b/sEjTr9T6ok5KdUlKx3pun1Gw5X0ey4VnN6hBcbTm+vjK0b6rzdPF6C5TKn4aLp3EIHBsnt19jY
OA7gSALT1XLTotzQSDcR/pZ1hMNk1QBXvFaI0SH4fq2TIs2LeI4z+mmRc4Xs5gOxN1ZFFNLagkLe
VNLJTPyNJ0lMtQL6obhAM+eFz8rWRZ7lJCwcogLSVRA7yphe4RsZZQNcBvwefeM9l4qDPCxs4ngp
w5ertA+fV5x3FdNqumLWN1OdzBfcQQsCT73Pw3t0QF3K1DsXCUSOlCo1dDMxyYpAA1PIR5P/O9WY
usWgeRhj1vEhg2yhMqAEKcYT7PzpzLtFG6L71I8r1A0Zt4MhDdn43FZt2zm/T1jOfDmJYhHFaRnk
OcAbDekfJbeWhRJXpYUI4PrKH3YmYKb6nMq+ahkZg5zx1jygPpqmYtlNilgQlMxEeADlXTDUtqmd
K2iAiI9x0QD3enmaYokUezAHraSoW09BPdlQUVTFZfogA6E03HcT2m9FvaP1T/JkTUsKvWXpo15A
mOrWCdQs7KfD6vY/e5uC/OhI68yhDHNY+wPjjy0jAzTBMrWx9rtlNrmMeosEYiJwTsyV2iXLjNYW
IWn3HGorEEqDnsOoxtvlO1wMprbiAUQoICB9tcmlCJEBkKreqk1RZNBrKXZ2taGDypFhUCx9yHRk
vf+XopIHOqzNTo9Zw62dIYkidNaG1QmLkqPhgNw6vHk1GGro4/gPBFJCXJTwAdHpRE16qc20/Yog
vTvdtV9Qm/isPItOX/LwBzfsHS0SUohMVEboYYdsjbB5QsKnTslWwY6KsdvY9YhzeEPDRzkzKBQf
qFBp0wf0AB1SlzLl5efJ2T+cm0+8Ygy2OSVGJIy1B22pViLO6hH3TGiYuEIkpyXQgr6y9xrS5mn7
AiWyJfU5J4T5GNoZ4cCwh8xSSv/c+i7qkOiueFY5g/k0fAs8Lv3JEY8VVr0GX1/r3INwNhPqFmbw
ygnAIy98KSe0RUeqbAyHkHR0F+cfA1uCZs6thXkOS+/piCDb1e2kHbOdEASMaCCyWCvIs81pwXmy
ULNMD1DFxt7H6cLHddyJivviIiKhWt4v6QdgJ4ecqJ40mXEKDqm1+oTNH/CHQRaP1ZWUusmIr8Jj
Qy9AhCxkph5enJ11Y0KS53lPjVr5cSEytD8XEsNaxF1v6vIsn3zVsxUNA6rsuQqYixjpCrVcHZFN
hytBP8VGNA2QgROYkDjmVims0OCqgGQA6tRs0ZuGoEvGh8jb0JWi/JNsUQooOC06l1FDwHAUS2Qx
HwDZpRx2UEsJLcFxpzBll6lhGFroIixpQipXUfjb3qakhA7FdKjREr0wwIlDrx8/PA2dfP0hXudo
JdCqhRxV8847OFQHhQQl8rrAN0qnQzSOZbDu+uw7hWeuE6JDHshz7+8yxRf6JZUiTQ85Iot+MnDY
Kn7BDzRudSzdjZO1YAR8/njTFuJcr9Gs7IDFIB8xlWxU+7WDEem+ce8ExUCSVqjpe1TZnG69RNpR
rJOajWYNU+3vHfJS2IFyXAG5s6VpLXXcPrtKYDz8ilsvAcrTOvUQ5wIHWzCMF+YrxAoUf3yPEaDA
GTE/Fg6ZZamE+K19/BFJDRdKyIa/hwXEU0iMbFFz4CGPLwNjNJ8+VirIskdBUTbJt26qxQNIgn4k
7VA6pDFRhdKKc8q/bKfAX9K67hiTvYHjTNpR+QhNrho1TRi9JvV9pYQTuzeLiXvSMRPt3s0mKI5o
fAkdLD9i1M0nRVivtd7SSpmnf+j1/PeJpXsOCnVuto5QtECHde3TMrkAod4AH5gkxHBFEdIw66kD
L5pdpM5+dfzEeazblhAhgWhfr6ZfnQx3vkldq9QIZppaSlJnJMmDwKxXDZZQBNrheEMWHAGyqC+O
ceJh60lZFPD9/6syMwVzv1I6ymU5/SXgjM0G/boU/IdILsty79Xh7+J3bWRK8EPQJ9T1eCpw44kW
gGwweH2BH1zGawoCHMSpzcx0RuCl9cJkROJ8C3jgZyu1lg0djUxljqADgPGWZYUpnVIl9Zq54ReY
QFFfpX+MJz8JcEod9VfRMEJi4gbt1lP14igk8FAErCzWLkhL2ORsCyyV50r7KwHEGJPYOSnXl2bC
Ea7emslhQVeIfQF9utqAo3SI1ua5HJhPDjLQs8ii0ElgSB6I0myJiMcreUqoP4ttJV1vryri06SW
u5LqIIOlFzvI0+XEwn4I9YrpJfKjoEp8dmm6ly4Tt3dmYlbRo009HO9lyuCiQjBh7ofWoa9XbH1q
dTulUPKc+xzD3xyQ8flt3PxzwZ1n1G418Vz6pqnyFytb8jKFCSs++Q0SPaWg6VGkpfG3JbX6EmL3
09NZJLMXlAcjhIFeGpx9BkPm3za5YnDU1qm4o6RHJzF8jtNXCJrkH6AKpfJYc15rInV4bAroyvOE
qd/NR+jvNPffvG+5dJ3F8nbwstpcyBGZwpzcUATNML1VNKh1Zr5Yj/Xrc0ma29pax3rHnqEWfBgB
dT1IOg6Etc3XGeQP4WbpyoUevGC7q6iuJN7fxZBZKLRVc7f6t7ZuUJIPMkvbg32AVrfV8F7YPuLj
lBdKPJh3W2KLZBA4uLj6QIvgFyWEORFBk7FfdbKdJKCCJ9R5lrCEBf3SaAo/caxQgim7+MkBg8Me
H2iw0Lk01E1C8beQYOh0rl085ffR4tKzLCxyczWOK0Wb5vG0XtezVZGUkGvgzDmnB6DoN5s5LPe1
lyzWOpmIHmaMILYKweeVkKYjNiVVtlYm5LQ3KLozWGj8HhfxUGHPWvmnipD1MN9wEEjIKxD5Tasb
92n36IWI+ikGBMDvx3m8PEEFaVL7M2P6m3VSDcO5bjou/bRDwG6x2dhJ4xoKOtycr8UjD1nAb6t8
i1fE7C3pERE/nlfyjgX7kLKY3WHb2ZdoeJgztsiKmj0rlLhlYcrL78yzQNLf81mdMg3UDIEhxMN7
/C/gzuSRVBqfMAfsyv9QfqhyIx9ZYNzsAiG/EKYUycPC5WlBmBiLzFhN3sV/3q3k/6EZRhmfCI1q
9A4xPqW87RmuUDB0TjI6apPexX9rg5OmhwBO8D0rzCq/YBShadXxS3L6FBGjAgJ7gR9QiMJ8RieK
temZ9tPcxOVyHeiPlDkwN+FFHu7S4o0b19lWuXOKRsaqiUmOER8szTn+tFb8yd9KDPGTxJtzXGlR
RTm47vNUDQahECZFinntfIXnk+eEma2jUGPRnNN5QP6HruDbMU8xelXTXGs9BWCs3EoOCSRB5F6R
8qTLO+JP7VIkt9q+VCkd/oC1oFmdynzDB7nI2Zse97HV9f6TnHdFuP0JK9WbPE2tJWcEc2h+A+Uv
kAQ2bxMeyod25wfCIHzr4zRnAxgFF8VubloPL2JegzTn913YXxjpwNVl6BroJBMynMej/N9TsD77
s31ab8aY50YwbWkxSjrwpWF2jaWqrBc3W8TF1hf0XVyiIBClx2jFrU8ZWk9EW3jNyn7rKPZ8xO/C
3a0ww8Q3cn/FNprlGTLUI3U+wksUdZ01CGLrfIi4cxL7ME/J1PrP+anJPHTInKqnqxjRKXsKLPBX
Zz3bgLtUj6XT935/9yWWujXhWvL4c2QBMOhYQyQP/0BOToJSLa0fy/hAKEu2T5LZ33t4iHvDCid/
by1hT8K8GVy5gyMgSdwpsqMNsdG73VmbNxOs6ZIjU9fLwQY6Z9/0j2iviwHZpJY2h0AAuSb/H1Nx
UuV+Y9k4lt/FeGHB5NndPVk3lvzKnx/iz5TXZ9ZOyiBqHtQEA6u5JggbHM3PDPZPN44eP70L1y7O
o+pvc337H+FXgiiEch2SvMP3kIaX9PDph5h/H4EopxYMif6xT2uVGI6M4uDd7UKy5PxoclWbk+Ow
N+FHOBhs4iRfG4McBy7Q+vIll5AMu7LgLtJzHJITmUqZf3fGiV7yfDTvMAVVVd9cDjzawT0nmKIA
1G1KP8iustDVR/lPXcUhzDNbyxk/fSqd4VuMc1Pj1M46gaSKdA1wy8SsjxOodcVCrGqI9RqjDPDf
KFT+dKUyeUki7ul71s6BfhtUmctM48GrRLESpEMTqfLmL/ioxqjEnObfs+HleN1Ry3ykBojMXDL6
rGdV9W6UZEmWXPlxZEGt0mO0iUs/s8lkiuiy6s0FLtjNdZlfZu7yBQvU9polpkV8gCVutcHtIBNo
BHsrEreXYqlasrvEOgN4ZrOy3/fZ40mb9jbkxszEjgR9icNOUZhL6VyImwYb1nLupI39tjmcKC14
ZCaVjRTKUMrClS+A0uPPad4eYSnFj8IbwwPTIfAzKVslayVhaFGVbncf/Zh9cxMWkKReWQ2mQkFn
4VKfgZPlOQ4rHFK49AksoDOtZ8uzRk5IFDVXb8irVjabYCSQsiK+VD8I5DMGkONYMAURcI8qDg7J
9VSJItmyW6n7oXGBnPUNZG2C/SBVRek13jvQIjNSGIEINcl84PPhSFQxMvuVeRz0Om4uKYzqJ0Lk
mlDbShYP0+/TateoAxp9HY4wu1tekdwDmWEiCFCGeV41EB551jog6BMVZEbx8xMUeHKOEvaKn2cu
nj7qkkYNmfCO+SyCQvKYD54E6IWM3Z/AkbSf6pn6mB6tIov2sn6VKCPhZ8C9BqswKRJ2YwVIV+eJ
FEpb65gOFMRHvONMywmAJrgl/4znmNKDonLG2+86M5uZc7VR+rJ/yLE0FPUfxFHHXHvfRffNuxly
6/JNRn9DlMIuqjp0OAvpW7hWhrY9PYfKQTkWqXLuR8TUhW9QX59KrXAuYFD/cJokfErDlnYiwtu1
S4i0br1PFPqgCqfV0rqFYrvbERxyA42EVSiZzXBt4uajsd33bqlMPrJoW0FbZlKXI81/hNCoeGUL
/kqHWIx279WN6WXwX9mS5fKMa6F7whesFa9GdULjCO7tWihJw+0KDz8S9E+0513ch7OmZZun5L+Z
SqOEPv+196PfRX4C0EmwcEAHBDC0eFH0Hxt2Du3PAZswzUNBss/kpXaGNC67ZKVkGNYDW85ZaiVq
M2WTXE3qyNdw8mos0Q+JTQYgstQIBAfDsEy/0irK/QMSArlv9yYgJBmPIbfbYp55f/YYOI9jIsr1
biApemESgRXVsJTy+Z5zvxpPx9ydvoZuH14pIwYvAwaYoQ08AZvHfrOWUtvyTVSiCKnuyTUifbQb
4LnRLUtQy/OVEHi0CG6FCKLEgmGdeEYBmE76X1wYdhutrIYvjXmTSzHLRMx69BPGM5vHVOyF+fbG
ijLA9UVZafhhyZvsH4bnAJLCEeUMBmpGODPFxlM0z5pJPQP0hHTa15jKfLphLT0HGmNtPDFKgjTE
D9ZN1R9L/BlmyMULTWcgC7zNpTiObuRl6/ZwswHP7S9KopCNPSEM2lfQQs6N5aTGA6e5DHv7qF/o
NNdNoGqTa1Unn0qF17emQyiT7j70XbDUXbJiRb53mBBXA9/n4IIdG4h4wjJJbCvGx5BnDx9xNbML
8An3l8vp9JazAv7Oa9VeIBRnY6v+JJft4aK0yjiwnhbBd4/qVimES2sdGAbdzvXs11BjDJg1qaro
6EVGoFIC6Sl1Vfn3GEp+Lz8IA7HDWhtZ3uxno4Y1sB05sEvHq3LffCuW9bI27QIWrsVJHhb+ydfb
4jgJoR5TNe1aepOXZm1Oig2uWstRt8rLtsTssbJjJdRuiVmSDo+OaYJlyHUlM0AF3gv2Pk3IEEJ5
EO18DpEG0gUkwwv0GOCaGdA3mxFK7CwaWVCgam9JWig5ntH12rmI2JkTdhUURPOo2jg7QGJ+iReu
rtbLbN4dnlLgn7V8mUG9dzi0qLzVr4jVzxB6sh8o653hkmRVg8jv5J5hnV6DhDd82IZr2y95AwsS
46zMuOVTsylzpkEDcwnoD//NNy6PQ2xT3mAvJ1XinSwkmqfGEvWez1EyAIJKreUxMdZ44CmeD7PJ
F4yMVGur5yX3oBut3Q0QtPQpr40t+k1SgkTU1xL0D+i0YNUloAnveMwzzBtCUaSjEIp1OX9yh0rn
v56NjWTlzQVzZt+0abKFDcARiXjomUTrWftx5FJ2qWzfq8hgM8eKbIox82iXllr0JU83Z7PEyhk0
IKFoGYIwqiQkW/ebGCCJ5tLr8l35Poh8aMe4sOLIGb/rxeMgy4cXYHNNzXlAV2JSniWOJdlRbXkB
rJ/H4oMYzMKs9kQRqEldU+wRu2fz+51y8b5mZpisL+SN8TPw+51H+Ura4Aug31h4wQS+ODtOfOvA
8DSLmOgwP7BrA4lCc1LJd+n+oS6iiULXY/2GwboRqySKJ9M3AbZ4GZaRJSA42p0hf5y+ulmOGY3A
Er10Z2DTjqI7F9kjzwulb3RxXhkzrpmReHEDiU/31gkfwMHrlvkWlrIzIXwiVdMp3R8s87wrji64
sR8XdETy/TcFHmT4/48MZbBA9jtEObpuGrLQCATqY2aSD3gFQuxiltKR8VMly06u42NnbReZXiM6
cxuGIiaE9YTsivUjAQkHZolT/twugxL4QL+UPiNx7o+Dbtb7KL3QWZ9jqzcEt5VLOG1eCAsbHhdz
mHgwh2usTPVn92GGlNJy9ky4bRcG31+pWOoLGGfEhfsyjUMrgBAfTqugvBWTnhPeIvwMX4p5a2IT
S6AqaHaxe1bl4TQp0cHIRt1mPzfQx8NdMMh6YLGwlzG+FGLadKGhBYfTk+LcrdVkEcNpOQnln5tw
TZYUX7VjKEpmQpET9gQsWoRe83GszhZCUgXcCXH+BmmIxsL1qkQ6b/8VEBI6SYNc8s+d4Wgbwgxj
wBm04uQreS9TuDQFCZy8LwN9n5PgKnB404OqC4BlXvFNwe8OtFXII1/XhB3pv8fLPMqiRFjrNsFv
eC5wCpWG7caUkkC6OM1ZYQFQ4+kVQF2waAsRdq26pKlOKuYsXLppoTLZxpgysY9FJc+vlamzNPfI
jsErfhz7e1mF+uEoruBPTvlKvIxg5eNBPl3zX0H4IH7dsnrrRFbEOsCyWHyf5GZLVT/chX3TmCUJ
lWUjwm4JsBK6bJzCx1l8O1HRLxbvCeJlXsbhz8747pKs5/8JtRoNc2GRdtBYlesqQ53EBCL2Sn5J
8BAtfa4623kURlxYrvDNbwmFEwFf1RFEGW2GE0T1ITRoOxq+Wqkpi7yqa3tT/k0qGnyRLCZjg7WH
QzxJVuY8VqDizTRVEl74L8ZPvZHz8fW6h2WPnkLcY+te6vCnfX5/1/bEUHpMCPsjzKW8blYfqaIP
dOJq1FADSLWAiohWtiLCni6h7npkkQhjyGQ9toXOQ8/Px/p1LYuQjq/Fj5jtCPcuN1dTInY78B7W
JQiHUSaa/kOGJm7wY40fqanTEN1VfMW7JXPLt0/xJzfIwNgRHi4TwbgoUEjDsWYY26LD5AnSME7M
VpOeHklhNpShkxW9X9d7RU+yxeZPRu61SFQYbysmR+o8ghsaOmurvIGYyXf6qBZ65eiDIX9fnzgf
3zg+REr1uXnNO9uKglsV8j/xLHQ0L63kNHKSlbcJH2GQyf2A5vXaSAKGTUgkUc3xT3yUglnLyEai
XnVZf+Enh2Au4yC2yLBYIcY7RbU3fQgEkyWoupwuIUh37bivJsHtMESMUrEGpQEnuuSASWwShuAA
5G36bvOBrAIJXyOjLgAxZ2GFaNlXVySbIwCD9XKjCvW+4g+DZm9Zg0Psq6ZwKLAhznEX0K1K1wKX
5docbxKnrotq6E17FXTC+a24GgetDJq1Ay6RDweh1/S0CQkDDUeop6IHcNUC3CcCQqUPtOGElsVd
P7DWJoPk7klmK7i1hF6g+IATeofoGA65mWAb00n+LqntwSty9VYeNF33J250HX/fvoFacH1Bvx6g
chxGByhOf7uvfYUW7V1TwptuKqmJ5565waxwG8Uew3f4bKsBuc3ucYzsczweivuXj+h2E9jFJ6qd
dOf0JtF75jaI9NoLOPEM7ajkYkSuNjuJStAhYQcVddrEbmOmlMMOWz1q3q/LtnBXv3cQ1+jYOAZ5
1aKNEZMyKiTW/DIIopvhYlvC5HTQkwH7jDfr0wMI3yL5b2/6fp2KsO+yPgBDjNqEFsAFmLz0KfN4
yy9YqO+Ej1yHuuDKvWji3FbJ8NVRjnrCzbbnMR5i8rYwRpRDcb51DYKsBdH8eqBnQA+vYCOe2Evf
8mnPrI8Mls3NJnanzelUjNohpwtS82j8I2+0FCZYEpfc4Ld4uot2puphPLxaeP6EhWLgxf5OnSfh
clQZflp9Atd7YNGIWGnAJxkmKcxKWC0cNhONHHxfI9Os+c6acScSJZlmgScXF1B6ivzUiuFtIrZo
5BKmA8JJSHDzKThQu8KP+Wzs9NpsM5eKdaqRHTm1LhMYDoyiKElTaAXkbQuPQY2yQiVqc8xgAM1T
5EENAsQq2NAnkwyO601WLiX/GtYoE0LzbUpVUIFiPTJMXswSAwQFS2ryX31S6Tu+iRYLMc6sUVlF
ACnEQmIxXkw9FZpzsttWPprH1XLdIN6kyMqrFhUTQKDl2QTNrI7svTJ+nRygHAygc0abrVUEuEnW
qHcRkYRws+bUhliGXWL8utx1P8oJYo85JwwzUg09RbpP1gDLtC+hFc+c7xlXhlLvTlbcW8Iy4Gvo
8ymSiNL1OvpN+esiWC4zlJ0IrlM8aK/afE2pQozB9pKY8vEScR9XNpg9GK3o63WRdDiIXiXvPJ2j
LMbZpXBkAlrb5Ka2MJpqgsundv4nYhnr2aCSJRWHj2uRlDeG7RCT+eIeHQVlwMJ3rM8u7kHyZ98n
q+fN52lgdqEjIi3aUURj4leO5WqFujAKBMTRMKxbyT++rRIHmeEbB07TovhAn/Difktii+nmUEp6
rNbMExtqBcYJTXEHem4qW/nQB5E6BdR4v/wfwBlW0gXfkObvPfuGgTRvpL6JPvWK0hHsn1ER4whB
E6pHvE5V3daHywKAdQqqxpTmuVDRsKWshjG5IZHC2kTU8IvsAUf/8h/glEYnp8y1B6T/H8xGuNQs
JEM59wdtornOrFV3Wpy0XDne/P1yLlrJsiQK8ubKSErWaznUCfXmeL/Ex4Sd2QDEDiz9LirbV+Hy
yZCxkhCHmoBOf5T7T5yxh5YFJ/5q9vqlW30BZNMVATnYodjZD46nLmtwWadmHFDGL26TXjcbUgTn
ZRZS7+PBFnMLcy6vITifj24F6949SeqrSeQfOjrjdHD7rFfU2XXJ9Tuv1tOJts/64+HTjQl+0BCZ
Fwwen3hCvB2sQf4OxJEkWKX2snFL9BwSEQzdAIr21UFr7SNnCgHMF/deyVtzgmWPMbBfbWxTC6KX
TheZeupRKW8tRU+RJkjR/pRTaUnUI+nWI6FECjj+to/C0iSmaG/efsUSSNrcrZ7mlf5uNusTxVCv
WPQWzuXXWzwQrTL+anYlqbkryYbVhlMgBlb5AlA3YS6oNiLCs4XDV0czc6BMXy34miL0HhcJog7w
IgpdRR0k8eHakSehga0OaChYAAUP0u5uM1ISPv7XeaxlJYj6OfZ5yeXbrcIAdRmtzyYJ5idjcL5d
SB7Vs7bMLx0P3wej3WY1IeTEogynXuP6xzErw7EPJ9pW6KHQVGjg4u+7L1TK4TsVrpvshSh2AKuF
utjhu0Uj20G52uCmLi/tbldZtPnDKxkmoaorZDBiXG6pDei1+B+fZel+FUULBYqjMharTmwbzUWN
pVdONgplNVrP4mvquuuE0VLH9r/wvgndrJFOBYg9INFQhhhjK56oSMvV5Kt8UScewk/slI4dL8/+
yhiVrwthYMccjveVhFu6rqW845y4MJ06lnWUXV8hq8Jp4FNUfG0UHFG/AA8eg64zRD+ncgXP1GIR
x0tKCswqoIFK+DR3wF/He6neRHVdj0EScV0UTBCOSNLfcRX9xp21cUaP3Y1N7in4YXgPtRlxVOPQ
yXu2Rdh9aspjRWPf61Sam2PxZQxuzMcoGRS1PO1xNDRJ1T767TlSvlqKykVIEoD4FhoexpPVIIxv
xlR73YhqKbFlt6bUqIJezVbL0J1BwkZWzC1qfJKm1WrSoHLrTA6IDEvQw5vbBURBE2UbVWKlHS/n
RRsHCrCk1nAn0Ypgz2+tlkhRrNphjNpXxZWyVXQXkqMHrax+7oOX1vLL699qaWlkLqLNxmtx+Asl
gPQAqs9bZh1STqe22ZcK6dj/UWEgFEHYkevisl7NDOkyzEw0l3C0VQ7eau3FEArBeIiMJAt9Abh7
7rUXS2xV03Cfj7Y+8bFpu18DUpADaH5orYpBDk7iLZMWixXSakUDq9TnDoOD/+WP3dgnpwN6FOQ6
kOa8hg2mX0keDbf9r2VnZ4inVpPxgZ8Xqjt4WyKPZ9B0putxNlwBOuVCrZ+5QRWQGBMzXnSgNLxm
XPd3nfhBjpsY+C7y7DnusSvp1gzqt4mOuIbRTl6aoj1mEyPL1STmxhm72JeIhbjSOAQFEz5EwIM3
xfZoy5d7828G7NpufJVHBdtDjYnZIBmSUvn592KbTNrzOU0ZKUsoaMA9mKZ8LGzaf4hRgNj1Nj3r
GEh80gWsbILc2hSaLAuB60bNdJs+QGRlZ60PDKX+50JMSCTr5LUzNS5Td7wbs9+cOwMp2NyyBcHk
pl9oIPc26HFh168aiK70wf5y0K+HRu975UnSVs34BXI7IbK8Umag3986O5Ji8gEZYouITJVZALqD
jtGMoX0ZHBNfBPsiZO11q1lw83TADvSXzrCd5eEyk9kWhFeHxWOlTIAAi0KH2GMWlmKos7DZqg95
zZVo1j/YJ/xNQx2sjsu9akaQ81gZEals9zIxaCSfZ3yFGiF6ThQOirIIVJiuEc8ELPNu8joBMPBv
y0bffKjcTn/nw0dA3BPosCcocHtwSDMpXMInbNf6NlZ08EqlCCWCJBZl0WbLZQYR36sFh+PtX+4/
Zz42PdePHaiFlfQipPPVJbxSWtxTq2uhnm3/BOJiIkXlyyzFigkyh+fJSTqJj32rOVmlNqWd0TEI
lDUTY/S/7IXO1mtXCkZhdPEpqnTP8gFmul3R8zJ8it3jwPWpczvvFcoLReo29UU7W6Dfy9x9oSXq
kR090HnC+T02Hwl0IfbT6bPKtmvP/QhSABY2NqtUuzTD0Z6RT5cYPUEIKkP5U2QbMI6J9DyVb85P
8LCVHnBcMu1ZnTX6/CYNsT+f94InTbH9ruyO9Mz2On9RW2IVLKtAEm9enwJHIytcqqVUzOFrWFMJ
7zWr8XjDSGylfkzPLA++w6BFi937nmqI1Td7wfH3dCDsSBywwqSobs6nDZmicYzA+ZddF9xNk5W6
2scIOEc41KHL9PxwgZwdALlCFmde2IUCZtAO2h93rXQlShs/Z0WCyuP/d16oYG5jznsmvZc1xy3w
RzurloWdSualmtEEWtYf+flooSX7tah2hQcq0kOEtcg6rhhWqcobydwYwHsGh1TuywccdT3MK+Di
yPB9OYAA9HJxDqhOq1deIXfASa28K6qD836aMUsOAOg5SRx9q+qGqbx6zv8O8QXhEdiUEPkEysRZ
jsmphrvPXtlfhyh/kTcl+AtGkDZ8x7H1GxnJxXQPIu8nwvSBFKPFW2jmHNs09TQg3joc7s9naW+P
UXiuKrIVuLAtOZv+IorsWpH6UH9XO7iFS0Dg/4PRCZVf7y3l3IUWagKlE1XPfROdoG75kdhWnqbh
4fiRfI+/PS7kmIGwOYQE5q7miJ6/AoSoakWZRqCeLeVYwsULVudn1Dt8lFelRZteKsH/IO0dSOk6
aVcj3S+oXKsM4XK6AOj7wkMUvjLWuUvyK73uenxXsyN+Vu0qIRjC0CkRVmlDKAOWK/BerP/qDEeA
Hx+jT3MHmTnTEayDueGfJfrsRXEkfP9ddMAAPzuVMmKU3D4pHIJ97DYckHVwYQ4lAYl1KICzGl6c
lVPdDm/AT39NgXrtGwR2CFTGUPy1rKsJIGKLdXHx+dnSNaImRxK12ewyJW8KPvssV+JTwvrRpXAs
6L6Y9/XO3qZFzUvxukxmzUYykT84M5II/mwF6i3IZxQ9pRK0R6jszM0eZKxSS3L0hl8PSl+VbC+C
cGJjtaP+aopuf2QeLrXak5tCXlHspvf1F6AJ7O/piwTkza4Ipi0EYylweo1uxAi+rsuFebOAXmQz
16bN9l+IaSuuHpF7akh8/IofLi+HEQGyBE0dlhUworqe9I8DSoFUu9g/6hRfaf6KxMnDXmGv7lnB
586RJP4y+k5RJsAkP9/ojIFdJ5aBF68UAYeKcxwnX7XYBn1X1FdNx71D0NdcVlHXgSifG9M3HuD3
P+MyHBH5wvxIINTeU86b78k1BfOKj/VOXYTp5+sJ5EkSa4bXLXUdvNamd5iTgwaown7sbzDokanO
VA7YcuxSTZrLObQLPX3Y7U1AI8j4QBj7TZY9QUOLDQPJT2m+U3HFpQC03VpuMjCi7QmaTBoicdgW
bjUZOh3a9JEytFWNH68rrfUV1QZsc7RQHrqKc/jgAj/UCmCFfc0zUx5x0g50U1x+C2VPXO3YLs5c
r8cQhEXH+xtAs6apo6B9NlKKfaLlHS2BMMbTQAn+cr5T0eV2GIf6APBnX0EVpCxsFUqLsg0MQP8A
14OLyQ9Zzc6AuIsAwlvrco88Bb1DwVRQ/sO63pgChEtcvHM0m7+usb+nSGGZCLrzOsEFezLFi0df
Efd5HEb9r3kVcM+DkfddyUP4jDCsF9hH6htV9IMSFpT1pSn1xRNZkQF51Bjc9yUiocjCYYWWMJEp
gYHQHMGQ5V81dFKlTtohu/eKJFrb/GHNkXpjWA925CYWp9OIs/cT+yyJEd0p8uBUWWUZrvPuJVdj
vZvyYERn00r9zwZccj9N8SXWAco3ueTWM7TWfebQ8iZ52spaOETDn5RPtFVT8mB4pfLbIpRipZ7G
lkmBfVbPgAkFBSvYY7lo4L0HESt6Z2fyrQ38ltMRDbrTd9LIkjcMYha3AqwSm+fe2SDoXxE4XFNv
My1QOlEgQ1qxnDMqlbHIcrlN4yvlak5u1TkzvQ+3RHxdy6YQwJ7ktww7CGLxgX6dqp8EqIQS4qaI
nJj1mmQgGt58XSWps9pBY1hLm9AFCx7N07P9jsaC0RMcFoqf7kdtPP0M089dYnDN14Exvoa5kIUg
LlrafEnt2GRBg96IQYVEu8Qmc7h+P7PBoaaz65fT9jsAYYlVGUFWeBf6oiWw1uCCuh2bJ1CvZ0XK
uUMh0j9divGxr0TyveCY3dEA2+XAKQPrjLeYLxi7L7GQVYWNKlW9gTBGHLaUy3xBcxh3wbMAII1j
mKaLIs97B2csOsrYNyOlLs2UYSzDzv+FHUtbFPud+kBsd2P7gQd9U27SEAZ4X8g83YahtJTUSmrG
PNn6L+xSZifcABaidZ6VQNAWLMi/o44FyNFUWu0dL32RuOafyd2IJCQsqrvkV40tsvPL6a3zGJr/
GBNR+0P+qJPV+RqwT4M58LrtdhVxKqTnSpjluvoYb+hq7PctmNrSCJurZxVQMOAG5UyTbavkmq2m
+rJ/p6LmL5uyHQfFqMjG5iFbUqaKMVDu68PcWWbS6cU2tUnHTJJ3oL39muvwakWxwvhlnbiDVWRt
CCmP6otRfGSrgJzarq7eSka5alpvSYzRbw/5VtBanpigo2GBbgChneDrqfJiUbrndEA8bjneJV8h
EK9wY6IWjBY3Pe+0lI5/KYCXOhqnl1+mSDKPj1Ez0zeZeVzrg+zM3Qnz3EUli5OYN/be82pNEcF4
aVLldsKCWNkTx8rBQt8PPYCZ2bVOzbLOQaR87+MecoxHbTt14lvrABpGbcbD56Ovskl2bNDkUnPi
26p7hHnSr3WIgxqCcgNs+HMq4u4c3goo5HYPVwlNZguLVRKQ+zAHia/2Bsp8aRkPE3Y1OLGzKjG9
Wayo/BHPpU1ElfIlj2Z3bsMPWqrXz68f6k4nwkZ5dFSlMcUHM1UiiXxt8t99EYX8I7P3IgkpFxmr
03bsruLc/3vKMHTw2EwZCHiFhwaD9TjEPesNvDiTt+d0mGAqNKEL1pJlVPnlw7hIBRO0hP2oswCz
LZL1w/ZYqLeJ9ObKACesDFca1nrVg7ncN9SZ4rfHsrJRkfy2YtEwiaAr+YlCprGu2yXZrHuNd/1k
r02NMYyyxdQ4/Fu5UNyfIw+gC0aaC9Oj0Xqco4TR6XSYCFGr6RIW1r3DR1yo6wCGif+Iw9HY4vtD
qDUhjCCjR7AUw7G/KVJNpJMNFbAUkqRX9SqEnieKM9QkNnjR7+VTxbuvGuOSBnITB38vZCTWv1PO
M/uTegdLxAD4vECpwmDkT6MLnAGwBeXwqlSj2IhmcF8V6+XjTbNB7r54AeuQla9Xwfc25RhgiIHD
SzKjl3bCshETCgPXolfd9CMGtSUtYaaq2FTG2crZ6WMcEOAVt/p9MfixBLII8jOdtBpm651h3fXy
fXU+rjB3uQxWaKn4do0Wlagw1Uf6wP3a7EyRpQvWW/Mr8i5xkYr254uU7uKGwxVPJ60U+3uTAYdG
bhhqgQY3c5nLLdalwdykx9CL3xUegxL9SqXJHQfzOY5kn2DCaYBS3zBqMbApUO+8ol+qXAtt4UTO
GmUOPlH172UvBiCG3JZwW2Z4MqgxRsfyCTYgRBw0MS16Cd3xZ5g5Siw4TpgQQBpO1aG7KRMbCHih
vtfxviJtLkktqH0zgmo2QWcqNG4hVgddLLFgQ0TCRJ/X//XzNS/bcc86ScdMMqFUcEijlKDl7xe2
RDjsZkQKzmoTcevc5kHUiVbdS7rOQPXcd/lILoqdYrGm5I/WIEJuMxPclWna6A9+KvgInI8waJ6d
ZnVObCR8LLKINsaGQ6zlO5PtxONKGA67rhzahquipVg9T28UY6lbcdABFFOF0C0w3awiS5CBNM6t
PDGWRYfIAk9WIEiTIFHlwzKuERocfwPdroxwGRk42VO8zabyOy2peHrvWeAj0r7iQgvuXSwQoJbJ
Ham4avYwpJ8xW6tpb+4wNopVU0AOxjWy3fqGiux9IbinkHz6YONknsGmucATL9QEdmZ5Av5CJnO2
bNM6tzOxHDJzPsAMkhUe3cxcfIcTDJrJvXW/ydVSYjvlmF+npiik9n5mGRBIcDA60+c5LX97O0H4
elsofuLY33IQhEXk1kqkW0XKujiv0a25hIMJ2tWYPmapyhEGlBovsO7BAVg6GYFqJoYVQB9XzDJZ
nVLHGVNU6pq122XfZ7P8naJn3sCclDcErPCpge3Bpxuuz13cd/D8kottMf1VgeKo1SKB6EHrd8kh
bB9rXK67C4TI3rAIEvexsYgqr3bI64JtsdKVSSgF0RvlL70PjOkwgKB/rJkpfmHRiRMtvN61WbGB
bmhq+Am6XQvp6wgofRp4yw6iGRrdr4pIPyIzGFesrZmZCFIiyKP7s+AE2rMeylRzNQbPaFZo7osx
D6TkJjBMx4P/HHwgLljxLn08iYV6wvegb2GLlqOCyaZdWbdDdXmoyP9MVU7wzTc/IG6Ea28yhK78
GUXcnN1Yux3Crk+/wT5h78J7LeOWEtIXVuTLWNKWIcS5vuSOQkaS4dmDwSKRaTIW2GC6fCJ1IMBY
IoMWCkKHJP4RWQUeVkpwHqh5QpvDT1PQihp20d7NeV23ddDPWjOlpkZlbW9dLcYaFJjs3oa4e/R7
CzWCUvKRGbZJLTfnw9/rSAEqKmiuORhnkx9pcYxVgneTCGVXSSeSoxWNauQxPrDjAvq8C9KeyH1w
pD98iqeJkJjienujApzqpdE/plFQJhMS+/SVz7FNLh1R/vMKD7ewKCGEHrArEVrxcmhy2SrTE/vQ
MM8KmcKW+VgYfjxv4N5H07J8k/CvlgXGliP/RPAc1bLl3cLDNjM10dTww1jzMSnazImbAnvO036l
R9lHaThpDhwKuCTfk2mjJxDxCJ6noGvpGoiHHO4fvefmQbCk0tD5m7AMu0VBys5inxle1VU93LaF
YTwR4k255xwQeOta1n1mmBjQpv5/YEsdapMiTgJTK5NZCa5Fhjz5p+5Tw3GMm4+tpTjiCejby5zH
bPTNGN8js7ZpBSegczhwzgk7sw3OnOU6yuzkQSQ3oBRjw5BNDKHJo+X2uhKaf8WYyBeUeMDyOHu/
kPh6+WdS+0I3rO7zGLhGSi+mHZs6PZZssfnLeYWt1GDiSHGbXD4ktgyHMQJlMDqa6xfAKxqXWZGT
mt21MQVR6RkSueAYnelzeRuLu5Q16BmS/7XVf97JQUAYBqxsQG7Vs+lmcICc4nZUvYbxH74mnFC1
m26EDMF2v8+BUE8F3iPFxPVQK+Kc4CzU3x9M5gDNUfT3tF0BoVVpR5NSqpMoZLFErt7A5FZIxvvR
iR0Isud/kVQVwfbqe9RiwqPFvafw+Z3HqWY8Szlp5j55PAM0z7tbdnIGOquzjUorBP7kKj6+g78x
c0cX5BG2HH3RsiuLhKP/ijFMG93EyXa8ffnMSun/VWcs6v12Yf/CC9zNqGsKmydJdbvT4SEFM1KO
ooC8N8UxafIEClxHsl/kcJ0BPMfYcjBXDezsmUD85H/xe1XIicOICHTIsnoFHhY3AdhQWjbVzILj
Flg3sAZizDZxge2Ph6Qg4aDIjEgE4EuuzxJr6bh1xxvyB63etYvjTpe7yrqdV8j4pbGC2+dYG2kX
KpBzR0MTM4POuVZjYzPFD1m9M6Q/69yC+/1HLU6VO5VXWWdDHQ3b91ksLr8VyMHfLsojbQ5CrMPV
DFX4PMuXYQj59JPMbuyayDJxVF/LHmQoMysLlevV82g9q2mIZAIvHh9vgTwD3dbNMexBoPX18GPk
vS4z1hDn0Nzuk5rGdQRvSvMV5tsMn163rvyPUoX50SvX2U+qvvw/cxyFh5uyGRQ2fnN1+dEyFe5c
/6tothkN9cpPKJVvM6tq3oqw7lXeVsZLM4rCb7Y3pinNw/UlvtZbayb/JbYjyCkstVPJZ0zRCa4O
hHG4FXLll8RBvrGp7nYEREopy4jlOPPvjJ5u2NWc1icjqL9UXGGXz2FQ5l6nAWCIXhaxVcej+b1Y
Rv5xB0FMxs7jm/igbThG3PeDpjyOOANAvm/lG2VR+rW9sGYhaUS8S9+IJsl2yzcEDze7NeB5wvXq
FHABX1DcZ3Ty6/V3pRnsgtPehAkCd4DbxHE/nhrnv16u5lk11mRc8gODA0zf/UEQ5WDM75biOvTx
221HKh+/tP1ikRjMDU90YUwL0Ha+VbRaIes/Dp0s8i8FM6KukPClj8rCP6ATKYk/IdC/fjkK/o0J
X61vja0vVMQ1Shl+PBOmtJvW0bi6cwjNTA3GbRwgD/UNrvYtqheB47YkvqsA06im5YpZU9Zu3PFG
Z7p+0Ys5ykT2peFMNPs+94lrIURpoQMaNvJlzpu6mXUTurNG5ELf9Wjk8oiHByY76YRt8v6ONVgi
fZQmX3a42AbxyK4Dy9xSKDbagf0X0i4RB90pN/clv3cF+x3TA24rnqnEo4XOdbAAsPt0YQ53wuVa
eWN4tHtwxSqVJhzjzlgi+R0d0c/ylMdFzgvQM/MyU4CShrgUk/bEO9N33+bNZobknPRg2enX/hsK
v9HzGWybfRDV96jNyur8/7P6NhQzXHepb+TOh2fgS962p0oS1vABr9BbUyqJdpkns9WDI3KDt9w1
csZCW3y41rt3977rrynXLf5iI9QG0GLqd+Er+FDHTx/eezfiVDrhmOtKSq+93ba4LnMIGDdBxmLg
lvw32ct90wdHSeCKPepA1iDJiZW4ySTMCHrA5DFw4liFd+GWo+k6ZkFNulfJ8F3k2H4YHFBXiDdo
J+GBPVxaAfaoTmdpQijbPi/stjEJtsDhjt5a33kAfUZ3Irjn4SiFP9yOeSg7n7T2dxvdgP+zGnWb
jfwj0/Sb3rJd1SVCROK/P1uG2RZwhPQITsDCD4HjKFa5TeRD7AoAJc8SyD0NLA+2L1Ct859tGq08
jE8WLfSwriH5BBGjw6XHaA/sEVTpvx4FBXI4BtAeUnCFiwOMWKJqAHqJKJFgbwbcQezbwiokd2en
WHzeDXhykM+0oc8+OnwsNT7AXTC+Ozw4iTKGbJsisZpvKDW3ng0v+ofFqvs/Zlb1hwT1BD8UQYjl
cDHRzwFleVHiB/M6JcgEkpIJqG8hAX0LqQZmCmm+xkAk72CsFWIsDwBb7mbGXdIErPlUOwTjxbM7
YokBmVP6rbsaJWIQGZsViDy/HRpTomBjFjYmlvj5w95slTrpP9MZU8bTyDbfLiGnBCJ1CkfgWcKj
IUhP7u39hEI0MhY3eHd9GQcj/cLl4uZwtPk/tGc57c/2JSZai/IFdEYlX3MiKo2sQTLJU5sUwakJ
4/BHRFhYFEDcIArbYI/SWbW2eEaxkIUe7OTzCPuqw37NVJ1zZamh62eQvpt7DIY+BXfbt2V8XgV6
rtyLcR8A5XbZVeZaoHgcXY+plRoNJRfMn7/M/wleYJnCz6F/ytHKrdNyQ0bT6bqKQ4Ux4NyldDlF
k9vBGTuHS2LBWkX3AicStkAI1Ky16HfYWBuu/p+T7cX091YFn9vWsIjvxmSBS6qcLUJL//UZCnCa
6Ehm6FpnT8E6uMBqAfcNfDiGFUj1PS4WyePyHU/HBP5MnCa9P+WHfpAHpIFBerUfy8Pqv0P8Oa7c
I2Wng4JK3oqMGBMuYln6bvlx8akDdgB43f1w2+/d0qrIVSYVCyXEdik9WeJcVvONoyRrerpDRTJT
TIr3dFNZbS4x/+i2S9Kt0LL+6xv8ji3IvFGAA9mXUQhPQtSbfHcLdiwrguRYBJXN/2RtkCC5l9XY
zpG/8EZb1TsnW4rJSnM3DPGmI0521FyK7Zjqj4Xju2W1Fb2Ub1bruNfou6gMwcWnA3Y4ToDw6Gkz
mZM5sCb8v8xvCgJ+TSoKju9uHmuU41MvJz5ZyMrvr1POTYdfWEfHg0C9R1XTkI4tGvGdCYJsd0rq
+aG1CQPyOaV+YJJlJFtUpvOb3yrxtL9GEBG0HF46fKPA0fkJILpmiaAIt55/u2tg2nPObYJB3qY5
Y/Jcl5BJZz2h+6prpXHFl3C0dWXk7q5qGrEZkUBDYuBVMtsm9gSECwkG1BHxzEmcDpsnnbNnAunE
dGYr2zMQ1r60KAdojlhCdZ6bc+n+HUc86zsaaMgjF+ubbkKhyyySSfEEkKm7CbDAh94x6oDHwL/7
fan60UbrbzCYpK7PaEEYHvbqFztyapruon28BF4EELr2Z32tUuHNyOcmMMlqPK78z1P71SC06c+F
xrTj3W1s+wi5qfnv2VfZGxP4PqIzRqMOvuWx/zmqJ2heUUqthNGYY9SA6D84d/RTZBQaWHI6eW2u
Fq5JcNG2/hyz+jQ6qAyqgXjg3Q4zEq2bn4nDNR3apJsgl0lnHTaYa6LAYLYnlXGijOU2mOewTuQe
ZTRNdvD0c/ebOLlAQDFX2YD04EGg3yRZSQLLzVvgnIYo423Yswi9De+ic137wor2aNrUsJr+0Dfz
dxs01M13j1InDt0QQGgDZqORSrTz8AUg/VxMkXmebOfAsy2CigW6kiIGHv1kTFIC6OBg29ZCNocF
S7sDrF4V63TGfALD7a3nAu/xwidSIeqRwXpHIQm3I84BYnEGyTDmEpdkGTeVJ7IUhAne9U2ohmD4
4ybP/OyNRcta2e9col6dLNcLG56yQfMgMt6jXYn3Jb984oh78cmMCX34IWiXe5fjNcI4Exzw6cmh
o9A11hpYmobrHKPbmhz1ZjEoVv4876Jc1y+buPPmonyUEsuvY7yJ4vser22852C4l02+vgvIp6A7
xc+FJy7hApJdLxxPwOPVwTAVzzdV4Mm4W0xLBe0QMsbIlrJGaFWEv1s6yt+I8TU0xmNzqG7kqhvY
Y8Yirzhr9jRr/IAQ7yph1Jvw39JFaUrP0ukM3v3Go1zgrB05mxHItoCIa2G6iZBjT3CavhLt6REj
jo3yUdTVA+oeTsc7HpZd5JBCYLHnyoPnBjaYboqngn1BLARnYPIRuzdbbRC8vWflmbeOBrVy/W5O
rctYbsJaF4DjohmvV5GUYfWY7vzav//o81qe9NRce5VB1mTPFre/FqJ3cfkfxafEbDVkJp60RyCQ
mgQMlfbA4TKUFeAP8HnlvqPmX678+exVTIWJfoHq3du56TXRKOBwOo3BSKNli4hj7ABPzIh2KguH
Jzc9EIFCtoQQFciTnu5wxKyqgbbF+308KcC+GdCJfKmNuL7CzFAgSRnqR4PQ6PDXlgaekcIOZjE+
HE+H76YGmD5P5ZyizzBtELrK5MNH+MC/Lx5nDezlWNAZvR9+n4cPrFThFYielMj76IUSDPIZrEEK
wASoJ1wZsnKgB4asSYiLr6fmV1i39Sl/i9nynTCeXe7qNwO9vOkwy3EK2wEExqGZjfE6x7a0ojvk
3VkX1UUPZHpns3dWV/QKW7hQpF1xjk7ILZ5mxCsRwkXv8+Sp9q1lu1jgjFQT3RPIyU/tWNnk0L2c
KOPn+1FThLesTqUqG3BiIyJQRdYxiiKh8lCjCtsB/lKOOu1WughjmUnL4uXnFPi6GBB5VDOOIDRq
fyCSALElOS8VOypzb3ZhgUs2i+1d1TDHsH3LPPiTs8YqA4TVpS5Mo5OnuwBjjMmU4yMhhmiYC2+N
+kKnVs00NCxPn/5vf9GZS8lpoIjEhyxPF9ljc1yY7zwtIOc817TEx16pWAInQPKg1He7S0oCU9L/
Ra1uu5gMdl+b7komyYNp0O/4/KMQXKXRe/GyUyn/Jom2pXXvk0W9ELnpIeXTA6IGDAsw6PIhIo8A
Mg6zr/LZlrj4x5Us86UincrbWTIwprfVXxG29H3c9Nde0RDjDtX5eIknCe2A/nYA7045aRzuRz1f
FYtHaxfEjOyKE5xrq8th/ezGSx16Xdaa/u5harJn7tUZW3j3mNj9unKvy703y1CbjS1u77vVaCbD
nxp7SLWL1bmxIiY+cP/EAys/+uk0wlF9+JP54y6PkREc8lkP6Z5gADiQc6aJ3OJztu1RQ9MF2S+4
+nFeb3dS+UDwqKWm2zKUWmX5BDyHytg4KYDxnEUxwSDcs8F0f74fWdSWQlZtZU/rnwYOpuu2mwhv
fG/bY1ATzITbk2jZE2GJEhPFe13ft7r9HshGRCBJo7EyNqdnET/eYfde/B00OgAIn7KTajdRnZQ5
5amuHhgU8nIqxkqdmI9oivPbn8tCO9sWyanHvtbNU59JAV4GswIi10xRrLJyuEn0VobPmSIAv8Fq
BROW/gqNu1Tl8y0UqgXelCCbe7FYOwAbn1rtUwaotfQwyyYfq3PuKNa1BC1t7UZqRCdjYeZCDQ0a
E6eziOiQGuSMuNhLWlB5WgJm57FFMNhsrK1Y3p4Z02vmxMAPJXhA7bhje9b8RWQb3VamwfnwhbcC
NHe0gd88JHfprpwL51cf1W6n1wC9MXkPBSVLnyM4YnDGtOUnC4RidGlbMp8AmYf+pOvG7pIkNMym
lLQ/M8acMcKRd4QVTFZD+N4T7BsjQWZulLUl3Q+pOx2yR6ebGf4Nd/G/iOlOZ2iS6MkA/uRWTVqt
VThgXY3Z+oltZuVeRV+HJ5M9ycyGUViY49ljRybbmLCVoZKdJkugRrvzSHHfwACdRMUTpgB5lT5r
9PFGl48EOSWqY0wv0F1+phsh7BQU9BK2CJ45xRBBrEohU6fbOR/z92sRQqZjq/xL/cmyXJp/pxbO
uYInZaMhoao2Nyph561chirxqy/x0Cq3yzitM2/n34V8Le5XD8ToaKPcYPbvY14/FiwHudOIlYRb
SonF1ewbwPInit2xHNjLZ0HQz85oBTfXqesVizus/+fxt/gqrqCOj5smiHUUoPVJxOU/sAZdixVu
A7ifHNgxMlCGxKIXFGj70UOuSlRwzF5wQp0DmEozN4QWX+3zpJfpG7z7Rz5FaiC38mj0bUj8JPP0
GJJwOg0byFLMoEMVdMNGt8wO8B8lDhqZ+7uYQXt0eQ96J37qsOMWkIQG5ciUyX8SmQvxBBVqFrxF
yHx6AJ6UU9EaD3L18JN+K/CcHLGcSJ9O8RN4j9dE4IULVfFbcp4LRk2k1pjREQSYW5cJWY+rCjaC
R5FTF1PkALNAs7btkz+7WE6oLMRpW+hRsrJc7Bk/XFL+nB577oIEOJ05NpZrUVXH+25V/Emm4iXf
1pRij3ON3373Upwm+QqUbV9wFfz45SbQFuficJDMCRpyiWkJ4w04o1+tLsEl0W0al0GFHCNXO/Jr
nisikGPlbATENWs5lY0YMYDLj46ycYSzGq/y1mXUA+iTsF0EJo2V24sJCEOeeSE+JRri+hqM/ZFD
NvCBG9OAKRhzm91c/SihUkCVi4oBxVgBbi9zRNOXhiKjOJvU3BuiU4ot2mog7pOd0Q/gH4gq+tI9
cduUfIfyifNucFX5hAqay9iX2l7aVnTD0z5Jxl3SuOZ8c58ab06H0oYHnouTCakRJD6Xon8X8Dcm
VoyJ0WPwmw03Ti7U/O++klFDk5eAwuhsIK3SpM8D3QbPuOz1mER4df6ok/ksyZCwDYOMnhO6T8Us
GIKYN4xwYE7FKRJJPail2334g6pkYlD/0ORLJG44dn4C6KpyLzEZZ/dtn2AjFNfZrrizsRtAEDSv
39/DW0+pJ7s88tT+bxIyFEh+Qtgen2ZxiXltHFXU/77AB7f5L8UXQot82SbizLiEFC4/gd/y8orc
C6WEHTb8UEyIrywICAcDO0yRWT1vOJiFI08kX75o4bpwX3ORe+BTZ7YA1JS/d9Qtvi4szvF2zvCs
6Wp96iKurw4FPIDjsy8U/d4XS3bdJKbDj52jqeOTE96R/QS12U1j1l25N7GqghRJLL60N295m0np
0uAv1oSjNHIR6VX6XOXLcEVzMEoC/P//epYbeBeqMyZUSaHUkD4AFBmQK0lrrzWnzVhsuNLBxQyA
rZbocLcZK3aKnD7PmjtGULnrEC7ChGk3ALg8aaDzbNjcS3ZF2EtmdhPSYe72ZwluMGk2eWw7U104
qe4kzR0lJGvUe1CyCUC5ZlvNiuZIiRc7MsNFBzbpntbsfulZSV1bPUJC+mIHL41lW/KbbvI6YqiH
AoxDf4BRFw4ktgRl+J51ICEBzx172pDTqtUxwJpZYl/jD2YvaWWQmj9yb2u8sK5GaO9o+qqVu2bE
UysZAl0AQr3wSkldqIM4flTPh1bgqXZux77PArgBNmCRj+hy1gl6U/DFg1Sb94YPxfEhC775wwbe
6EbXKHt29/hJZTjWYmVOQsL20yHtWkjkKr7AaaN7smaK4R36b7+XdhXJ+snrJqLWO3Wo78zEUt9t
E2vIRm7pu/Z5G0fRAsV/S4TyuiRJeIvbGVF1l64VhzN1f9K1Bcjkf8Gx5HPOPXZT2Jge+F7VNjI3
kR2L6nqYBWRVudxIkJnuJp//eSd+juVkJHefWgvAfjCEGh8QGS9x9ZJbY9Cs0TZr+5XFEDPQBY8+
+2jelU3iKH1ALcEDLkphXhQ58O3K9GTFiL0uZ3Jt0LpZ0RA7pTObsharze2dGYufYrMy26Oc4pRl
zgGlC9gasveAlfDshv6apyTsiFOmNzLeTTdRzXyZwarQnTC6CQjiQoflecp29T128yYToTiMQkuF
kgRs7fpal3iGgG9BVo3WXEG+vB68w0jFD5r4m813Nc9rDemZq7O3EuXVyUKo/4hXPynh2yB+F13z
zANDJM34u58iHQZSyDoI/GzovsT9Oahbmq+Ptv1UBJxvAcmRJDQ3If06oFwTPl5iJ8pwEurj0+Je
G6yUPeUL8nNVrh0aSl2p2H6MFZYPblZj3QjNz9vviBFvoL3TUijDFlmjz16KiaV09fs9x6GG1bQj
UePT4fEqj17TVoUZOzrS9QK57NVAk49aZAI/58wfOReboPk7U8brr4xYMFCET09QhaPxKAUeBS7Y
s3yOt7/fJdVPakqgYjqsGKlMjMEGrDBYGSLQWEglxP5e+gxoGRLaOtnuPrMFrdGf87WgaKAw4qzv
pDlnhpR01Exb7xSfwi7b5JTawYyWW39YOxSCxLJjgjquVi4S6U7whFesC5E/g8wu/qF42rE0QOH4
PAMLvbvZut+5meAl93Hrqrb9++NYlnxyEVtie+uTymaLD7ABFSDmqBdKgWlmL593AJBmiJu2Lv53
YC/0sfTnKMoyjhLV3AK19jYVZCfBaxE+w539Ec1jl3ksnXUt+YOQ4fM+Jlj/+0uj8djPGv4tM014
rEvk1kcQ7ilCpPxZP7+OBWNjVLrXVrcFOQUw44c/m0HAmjjMnKwgulNe4Dr87BTWmdWXljgcxhxp
j+6BHYwp443uL0aG96EWGEmIYHEIeoiDTtg6xmJHZasW2jtmz6DQXnqimvd+y011JnV5Hk+GQ9gu
1DVajfJ59kvJzR/h1ud/0+By0AA5Hyb4q1uX/Ybq7KFPYBuyPXEhv2Ix2RTw5m0PlvwhONqJY/Cc
I+Ae18U6qQgfbbMIVypDnkgFZyFa5vQ+h56tvLq4FPrsi2OTw1GE2q5obChXqbU+3Epl1hsRCSNK
wSZa/cKFZZkNWXpjkw/zR0zOuVQxN3HSYXp2cSzV7XRsqwgEh+Z6UGTtxIkDcsS5SW+7At8AQDg0
xKicBK1CnCDCZZPfHKmTyDEHVFYmP3yZyaZsFT6nq1y6VXfFxPBnpPzXACwT47ClE4xHvckuDfCH
DiZn3x8ISXHkS2X3MfC6sDf3nBiseOyTFsnhM69VBl+T/Bu+aSxv3WMVg3QterBOuAfXOsyxHl1/
jI2v7SNXGLFp9T3F0K+iPjLie1iFo2qVEilZbaeH6Zt558oO0WVtcT+N46dtbYGOsUqniue57Stz
+Q7XVE231wrrvI7S6JYlXulhuLcL7dx1fHyimu+Zml8CABN1RBBT/P8TDzS1bwW+lsX9qjKTi0/u
IqjBNUONT6qOIc8P6xaIcb/0wzvU3wSe3Dxtni7Jevjag/X5hO2GrpWtQSk1qiShTBQqouMCABcF
WbcGyirED1vDo+lxhfGQFS1GPuDFdiab93Km9Q+HSxz29exAtnhXUodDLYeFMmNX6q+R3X22JIll
h5lnqZUolYJ6zrAjYHEMgITZ+k/0x4itfBZBMfV42wBoJRtT9sFbvn8UdgQ18zMlDiLgvTos2EV6
sPTxSApQYg/FjZJD8kIP4s+iKjFS5xmepEpxu6eM2PiqnmDwMeMYFkjvBQTreMakcBkK1EcjBEes
0lQnAZCZWOZIA12B0rlidwJruzBykFu3IrGC41RrgxmFKQ3mLjGn5aPKCQdRuzLAO7vYTNX8jK+O
HNDZylp8kkFml8rm95duuSCOSQS4Gcj3aPX1XFhfB1mu4+UQgwdQhfBf8Rf2kMhOdgJznkYZ2kVZ
rSKFgQ1FEc5eeni2yH1FGdpDCweIIOUWlr3yQqhHjux3lbJh89NfQSyVbZHi3AjwQMchuCMrN2L6
3X9Vj473/C6mdjLs3W8Ose+A5or2cuR6XkT8LA/dCFy5/rRTS6EEgVts5FMUrcHbkg6q5u8vL9X6
uHR8rajR0uLgnZTEUHCKZsniaYGYhrXmZRg+silD+ZeiPWHSRmjqyC0XtoJF3TJVIoCT+ohXnhf6
eFpyaDjdp8uWgeHv49mPMcTOakEQcSZ6Cp/7aniagi+3y5gSyhIbjrJqXKkHf8aDw277TeZz97P+
mSCvKtROIHlgOhjVkPWBtSxFUfzlBIIkHswVnVL9hcrd4Gpq0pheiOXf8YtcWt+zit+16Hs27HVD
Tpl6ubPX6L/encywHTWUevMidf35FFwvaDoWlq4tHkzHv1FvD877kLRYBgydqvYg4BQaeFloWjl2
AkppHHCit+21lFihsIVrWyQmMFnzmxZcFt52Ds59JWWoTsKhZLtswmb6h1TCeZPjo8V+ADDYG/8d
suRbqKwNNutjZOnhFZmXrWKbZGpFS4O0HQj4buHs6EtWoF46WFZS6JxISI9bF4gwtZd03Yixvb0n
D0TzCEMUd5fLdkgmRRnQDRMPpZm0vTHgoJZ4nGVzKdfCfMGDPa/MrZ8+ekD3XX0MXy413Dqj48SK
wDK9deUprUZ/HK8k4f0tFIUFRx1uIikGYQa9fPZNfyDNPljy3EQOYohBd/AfAO9IFxZcFHepmzBx
1lq5seukVwEv5kS7eyPMEPv3v+uliI6po7/ANGlki7OAGofgB/PCJhfA+i6KZfonSfUOVs3ZedVq
24VWqFHJK152DnYj53PAZQtmkdqHeSsBhzjP+dKU9bMhvCt6SnyJ3QafLv5K1gm0yg17ILFxI6Ru
raWHtMm+zFoWUBw7p5qCjGkAm9u0jcwPplwJ50vCjeyUeFCBZyIP1wiKJgXLlYrzhzYLRJ1aNNvg
6yWLEn75f+OXDROFmvA/Dgu46fbBumV5d4g7tiAB4UgPVRUjiTt3N8UzzjFqLdrDchVDlVeWpoUW
LgVVVZF/wZ8aISJacUZNYGD5/6L/JeSMWD2ZtkLBKCSeBobqmJ9Pe1fU+aK+fBS/SZGw3eVG8/M4
q5BEloK1RXVwgOlEEchVQleiQeJ5BPYVzOR1ifvu+BhXWu77rGM6WpF2j+LagMo3S5Jx4WJyEWBX
mIItsMhaZ8sz664cS/gqu0qHmxhrg2VRoqtJaIfn+F+ct4dkD3ToiWtYIvbrsSLVIRH4pB3MjeQj
BokVRqsM6K1Y5uw35fvfpFlqTDrfUDVhKGNJDXsoH9M3mp/JfeXSKiG2cD34423jqN6ohO2t2EUE
AA8oCpM77iqV6KGwCibshyGog+IDiZKyVa4ch4c/FbSk8P8XUDx6uNS7FOK8mlLjLgwVoU3eNYSz
KzXFN5BVHaHJwSgltDbpocpYkfmmMZJx6Fv+U0zOCW8l0C12d9/kx8B/Q3yS3B/M+z587+LTSoiS
1f8FhbuRRoQ0BdTJPsG4Q2h8B2OI5OOFw9AlpP3O6NCWBttwi4OozrzgJ8tgkJSYyJl1EETuPfxk
yUY2Sd00Rdt47lnTKvPlLUK8+lpugULFCQ3Z2ZSx46CmeVaTHGWvjdkufOXvW0r3Bpv91MjsAbZ4
1rYnN6S5wrOBUmQhW9kFOic4KmptofGGw6E2iQW/KYC7kUp32ICQADe8AkAtUnexlPkQmnEy7EIy
VnUvownSsb5XMr6ez1x2pdyAbx2NZNO3P3WWHb4Gt74tLnV0kcSCbSrnoDx4t20Ea3tcnFvcIwcq
hSBkng46Z4APTQfp+ekB0KY8VJHOftvYNbyWYJGfPWLXrcarkIWmazjjkK8vJfw7973ZoTduFQb4
QYDaLfD8R+LODoxgrFUuTkOllShW1jXh1tObckD6Tn5rwufD4rwRER27KhhQNOt8RpqUhji4iVXo
qKo86Ry67IohDyewU+vfZ5NfoajYmzA4nFUFZDwGyo1TfZYgc6E0lbrDYCvr37FRozocLjBINn61
I7jcrj/ayVTJeiWYwh8CAhd0AJAmc/kzlnZ2s8U/TtS7uwZKv4+2KI1E3Nr2gLT0YPWyuYp9eYQz
/yciDn6y/JNZWqbKBmSfs14txAq7P9YdNE0DgzTINz7PZdRFk9/bADrS686Vqm8lL97G/qjuSCqH
8wVw8ZXPrHUcQBzhK3SehUoTyOA8DW4peWvXkD7D1RPD5xcmqPEKMalF4EMAvDXEiBABGpzG5aUy
jSCR/xi57IobUQnWBLGla8rRuGmiMdwnyEUYcUiiVsPfFTIarlby6HdBqGaeIvEp128m5yiEm8rJ
fMmOSknLsHEndTaccrAlLZHGazUjcEz9/cXKO1xouVgE02RwFP31G7tEViCYLd4gJ0Lx5QqvQBi3
ksnZ4FuRhmvpzYy6MAAQRoVup7W9h3bd4zKEZ4AjgonNZTlV54DbCk1efK+34YtQmNNOX/2133UU
K2f580WX7pA758MbJxVC/Yb06kwJfJd4g0wQisF0jpDmVILMaY6GniEZGNVV5fGRDWreb1TOOes4
3BEeq/LUlUtfxj2qlWmuapnQsgDtM/R4sqd9LdeBFWaPDYFEVlwDpq18DkOSWbH3va1JXAuyoUpZ
sxOD9q+FuD7h1UQLoLj+Lx/vSRbqtM1iquM7qw/LOUJr3j7+4P7JzeR72TcmtplUDpjU98PyNCnu
qf8fKs5CmhBFFiJk4ERI4vZFwQ21vysxPm/eLTPB6McwY53tjK+36a5iXhPumeLyA9qf8WvVF32c
nBdCpIfs5RgCe82K60Q2Gz6pHHsY31aPgGj8qAlBBwN+24H97N8/WdcBrOEJsTXmwait8om17NdG
ifDc7oxJkdiKpk9hdJwjBLuxAOCr/b0/HhhZE84FaQIELBU+xthGeJehCE78zyLS7urgra7W31BH
XMvVuZiE7VWPqt7iesfVupTztyQ85cNAruiTDic3X8gVnjvQXBK9Wy6N8njzPLs1RO+hgBeyQCaI
+mz7rt115uaogHuy9LokKVg7F1jQ1tZFsr0JS5c2X7fc0uQotMKnomedNHLl+NotXXsKphHelBjC
PBIu3AQYS8dtdSo9UVQ7lgcMH9gqVGCXJhq3MY+bs+7iec6vo79i3xN4BK63BntU8pjKGtJ0l6bC
DGXevjNSRGNpMfO/uqtAZT4sHXTzPCH7wtTdEGx3qiXRi5ZgvJy0yJLFQ/fK3bkAQagvvfp1JQ2z
Gq4Kg+7eCS1Mfy/MqdsHeEorK74xSFCwZWcUDgLMuoI1MeTwL/ceWCOqLRsJEoxFTVq0ptXv0M9k
/emMGWt93EFR5rThWye4Bh5HhGnHR4RzRfMtNxAlq2esklRuaP/oy/IusKUcDFurhT43wqnUo4C5
jj2Oq8Fm9VCbN1rsk6q/UMQqNbkdxEi+kBtq6N+YPSjey9d0ngcvzO2RwUmS70pIDJo4KcnPNifz
RMwNqrH7GyM240oGxu5mVaESLXA0X4l+MJFetpwZZtIUNUCrwTi7pOhSWViS0if13JLXU8kaQT8l
hH4HTfRGr6+yOoLRA7V2PD8JY1nhmzWzSkRURbVo62P+iOLva4xGhqmBs3wQr3EILxbkdbJMEIQL
N/GY4veLjEa7PTf8JIe5UvDj2LjslgeKfYFmnlgHVm5EpuD6+h3vvrgPS/0jBWdEn5k3F6cpKczw
ISbLKBQaRX54G6l/8Nt04rwiRYnLO1OFXqvQEeWEDDJ7k780BaPhWLjJg04FJr89/qE+5+M12bGy
3zxsiE2tNHNDOAf5AJFq3Ggcucr5VWKXHk3NBhXzTmbGZBy7Sc7ANNt8MQBzYqyrR/vFhRiMeT68
NwnTjF0j2jCf42ASMXdvxEI8askjstdd+kgQADjgmaBgsl7X20mc9N+Ub7WZvvMtZ/AgUc2nbQpA
Oeb4xdHrKcdpBAdaUvi0Bu58tQP7eFs/XH93BzikWFVrs1nNvOKacSlJk/xzNgM5Ma3m1yzVYDxe
q6+/AFOm/l4UJISNGDmqjPmpyLLoiVZspnjlpomJUA5VjtFEDaLuOqVuJAKAruC2fVu8OKe8DkBD
lv5TvfVIgEV9E1UBI/xtDsSl0cEbfNYUEd89n4/FSmeDmN5u/UAKb8IJIveVLSvqxdJAl6lnCSyN
A+vfZ4o04zSV8OYENIEegaY6sZKqAdavIu/GfHOOc27xyD+VcPaCDHAUOcHSR0eI5pbioGefRGGf
zVTIPvmcgIPKW1gLVANbbcfYjX7VUNt8/VJ4+mEHwnfeWutL0xhedbBHUKLJ0kF1N8o6HCzJCJEl
NattZ+ULgrnDc7eNKnf/Qxj/kxytJbhpkw+MUMg85sPxxeeTJTUbHID22x/0ecUIqQdkJ8QQHzKo
MvGSouyvwPSKhFiZZoxChvVrA8B1DzKGDgQOQauIrseFiE5bovoUHb5wxASo22IadtWpovPXxyGh
duSdKRGWrDKezLBUY1cVgVTBbVguZzNSDPc7VtFgd2qdcj8PnWUp8qHH87Biz6zShfW4hL6eo/rl
eDHGx1neSb9AJW7Uqgtg6ojrpf9vDnw9uuzYybp0U9ichsQ84RqL455ut8K5qndv+1XHyOUYUapU
8weXrUxLpXOfyT94j4dROJ1lE7/HmqWfDVxtZhm1yKVU6UuKclHXy9Y2Iii9nX6hBf9tWvEw7fQp
mYRbL6s+DQWN956rlqyS3FazzHH2FjaknCBYnM7MuYU8/ZtwUGuPJ/B8xrxn41QfIfNLht908FjM
Ban92nfw82rPA6tOhAX4nuQR0gXrbHsUwlaRdO1mBsi/lceKO3IeYba4/Sri2Zn/N8LOjRIYGpWZ
duzLrZjQ15m/uf+jFpzkr6BcL0xwL/MOUwb27GZlIqlGpWzU6BdTiX6DfDMV8OqqafVMDkHshr1a
gT1kebASddz/baT4LtcQZAcZbcEIpV9mvtUosKrKKv2avI942fVZPDmaWhuQK1hHiepskbnlHVuB
wETzmv+kHJkOwE1o+sTHJOHnujlLukJrTpV+GuoOYVn37PU7YUj+sZECAYOEyj3ZtsO6q3Z+bgi1
av+GiTooYLP/4Oi4ebQpb/9BleBHkDYw6I4ayXXO9RQiS4Ev0mauVajyyD4g5/ATJkeqSBp53qZA
nMtrLBJpaVzRvjxkFeHYVCcloJmOO0oFXX+tMur9J/meRf2n+MVGSWg2YpdvJXSJlFM8Gf9uHrUg
SXF1pPKAbo4pmAoMucoDEUHg7x7huR40O3y79tl7ibqPe2H86oYMfnSMl3G8ierf9FdMIl6scWGp
pTyxjNZKqChsSmj10V8g7h8pXw3VxnpNvsJtegiQJoLbY17ZzfBo/v7BEZ/jdJWMqGlJBxzsqe7l
S8tVHWjO+XvP2UbWtWelIug7qYIqP4O9eY0S7gGh6MubXGhl2UUnR8Ky8yMbKHKfik6BOmrbUjV9
mTBmLb8O5iQBUS9dFpPoWC55QNHWS7rIiN0+yvr5LDh5EimIpcBzHPsEwyryxo6dlkG2EGLGHUI3
srdSJJ2U94s1nGxuNtjvSw8m5ZY722U/EteTrJhbw/+5LIRhVFvirmb9AaM6IE8Ge+SAkEU7cRgY
w97W0C93Wlb08FfHo7U5g4GmcnMbPMsRqoj9fjVyH1rd9VQyReqBL0rAicvyQh4XKpldKzHkIlDp
2efGOcKWCVco4Tan6htwqLV4QFkgiHKu5D7bbY8LpoYXAmaaQkCPX59i5Ie8AsxNv+ZAYWTHZ7sQ
RblocWqsJm00ummCC4mNp+eDi3Pd+TobLJJ3jDQ4qowrWbhrD2sAEvvMG9lhzPDFCsDIAMCCX1QB
I4mT9/A8fCbkBCyi+efJ6mpQ4+faeUdNFzeN3c/yCke/m5p+6tCz2hqgnaBEANZp1+fgSwA+7M/6
NNR6G1ZoDUPglIEsVwpw5K9EOG7kzFVmgNVG/4F/3ZiyTkyqo2Js4I6bQ4uBpcL222bBK5LXlJCk
J0gn3LwGYvpKYREFnBpIjctCgEdcaeXx1fy0HmkK69pixGl0N6x5epcNDMrG2JTzty/qc3ncrzXi
BPkKeGWZiNLJaiMPIDxYFMAXL4r4R/xWXzqp5rXsfb/b4RexHySaZfooABEmF/LvJn5MOpJH72pQ
WfpW6CbA+z04vk7Mh47/k388L5QHA9P261Kvz/BD0XY/6jn0CNpvB5I3G92FbXXChXJiP3zg6xo5
Pc+fNKqw4wtAiEjrHAuJs30sCZZU0iHxjNvlkoVnwPfc2Iqm0cQoxqnQlKSJsxs1+1e52kpkvOfv
5HBD3Ze+baEwjkmyBUzXNtrg7fSNnooUGexT3vEcdN1ey3A1c0y7Xv7TyhHGgp0EAqf8f1IwHu1o
L1qT7RvFyaTR8zWIAhacXGdrDyZSKT8fiTKe9LT98fLEIvxIeOb1ydJk9Xd5xA3Ax01u3doy8l+l
ZtFTrZN5UYmHmO7uEEFftfEojPLL3qzMYpRWpiJ0kdlH45KfmP85j5Csbe5580q6z58VJlwQs0ZA
2vQYXpi7VtQN8zz8avmBnoOmNLemRzRc5Z0Pj/yT0EfbleHCLoRqol++qjEsZ5tKIi1OCvXTLJjp
i8DVq6843R1Kh/O21/EyoTEWnaXZ3swKnl4WBIPbMSJXAOkR/ATeAy6OiI+iowOonYvFXK24BZQC
OE3aTebGfM8+CVCfL2jCHmtELV9/wNn4iDXmikLMwJC9xj86NDxUK2HIQAPE/csK3NQ0W7fZ6AaD
qrIjeQalzjVDYbhNXPOZvEVSTX1tjsww6sE/pscZf3VRamVF4fWixZb9EFfgg6tOaFi+WLEUoTL6
e9GQu3W28K3URXmnpGGsE9BejmuaFCn1TXTBQQ/9glqDFyYGP+2UIGLqQ/LVtBWdUYrqBOqck4S4
bZIUn6HF2nFrbW+/dcSm9HlsDU9F0x2D4AVTtoZT5XTYM8jpzqrKb5rOSO1qSAXYdylIeHbW6vm0
JmJ8iKTQFilwBW9dvqmUPmqib+ZMifcmOofMJqvylANs1XX3JQAnPCkRKa1qK8J+FIvNdiBVug7B
7wvHYVbh5pCd/au/8ZzGL+vo6+mKyxUdlycL2LhTnltRmHZmepn5e1Yp8fAhsg/mCHf3XGFfbAVS
jZYyw1UAaRROQdbcQ2zxmx/a95aLJVSaz9kzdotJ2byK5bwuL9lLNUvA7spVAgsu5ttcNCir5MJd
9lqm9ou2AY4PbsSVRAdd0KkLh/T26KWzg0fS84Z5DrZT+8FnSb7KePNb5qdwWEWF7Nmz12PXih8r
V/iHoXNtFKtjZR+HOgl9xb+IfK0bgBlG8Sge0cG1NiFDgksMBmuwfuj4W1re4l3tXXOoxyRtlZd5
guJ7vt7t3sJd1W2V0XMFzSsRF0vjsLxAkzA9LLlk0/aLv0pmX9B1mUr1RAh9d+WyaK8FXtbgU55L
dg3WTXSCyr5cZDQLjTqGQaE3oUTSyPEQSnU/xhMKySNovyC4LWxUbz8oeN+U/xtCpy5jwSq5WhXI
lCMuit+MuIOQ7/o2bQ6HcY1iySCKoHjlijR2AuZ8FvUQcQmJqFF4eXb7eXv3porPW4+tnEBnZMfX
h8S97xMmAMUGuiiJovr1l2kaReli6nWImWK9sBdzBwl29VcNB/UJ/x2ha9nPj3//zlPbna50PznM
JyWM7lZOXFnkxF4SJcxc1FNvoH0SxhDzB8mgHby/aug7C221Jn7mlsKm/xQPcp/hDksehyvokxAu
ZizPGYNiPuKJDqcRWmfszktEADbBSDXAyKaJbRyM+6Dc77HWXItULxbDubuRr1sE4PGIboBCjSGC
kmkgaU8LOQrU4Ng5D7FqPUz+8dL/YXO6FpJrF7/AE/QYwPsLhnmTzB8AlFbzxhj3QmKiwXYL+yt9
i7LQEzR8Flo4oLdPEpFMoAED5fNrNc8PtykX1b+bhKSCCgasC/R/xCMD3vkbh5oB9VVEk93pQS1s
EB5gSQgzh3m95gHxWzid7IaMAQBGtdNjkquTBK/KL0iK8tZEZA3iVBL1xzk0s0QCR3KpC+QtrDsq
g6CcKXdP+2RZM0b2WzNsfZRMBcsRRI21AYCtwXQsWFUlTkUdCTDXhoLRozCJl7UVQiI1nWLp3LQd
UT2Z7YFi58CmerGJRmVNDFvg/s61bBhYGFy+KnSLiPKiWKMTGGQE29f+zJE0zjd/gJcmNbcgoaaR
Fh2EPWRHCgFyFeuHJr5vUld+1YxV8rqm59Ol0BUcpRPRF5Oi+dIbNROc/Pc3+x85S37M4RC7uKrc
+ac+hkzs8sV716NRTnllDW0vPYlKfdg+fL4nSb21D2miTqB91UQth8XlambGhXRdtM23N/vhSwDR
ZRUzm8Vrpd3U8SQ6EwQ6ilUravN6Zglh1zUbZ5Vdxuu6FZ5tuvn1fgsae9l1c1Wxmp3j/U4dFJ8x
kqnxWGx6UOrSCIgYnyCRBHJjAvTXo2JT7h5z4sW3z7e4O0vcbDOgstCtO1hkuEaG7SWcy/MbTNJK
xkTTBtnzxG2SKPq7TKrq5XefmU3wki62jhNoDVc9mc2cyVY7l9nLavndER/Z+R9fodDAqZ0/ZkDR
qBHX8HowGUpX+Cb891VmqJAL31G/2HtHdTaUZkt9xCuVvDT6C+x7Fkhz9EVw7NsZJ17qfFNJhXlt
YyBPTtMOk2sfckQ88DYOFICQsz5mGXuh2iMVn7hwtaB7iK7W8y9pmdtSqbWshw1ovcRaIZbHuK4I
v7kKDN23sLrc6A86eiDpYlI8fKyeJGrJYW2/d18juGcNenOrncxX0AY2mdZ4jJzjrCcxkBVhcPJe
3WgKxiYHs5FE1s+Yb9PgrgQIS0LFFqZ3cYzLqdGalbJIIvN/QvDqTl2WGtAv0Kk2ivki9mUItHx7
7NZfYNBum/WabQMsxMptv5erPRNTKwJ8fcM09qVmZ7ZDv1ZwLdlWSeELPvYtCFrXK5zw7ih9C0ZV
n/IeG4AM4ACw3W2SZ+xufL+VdNOiPsPiHdMjIrdFdQeIT56RNa9KJ1KCTOJNzMzvbmSgnlsIt63M
GgMgAFJiNe3E5FY8pNl7sI+74HVUpYLHX20FNSJk0/KUJZPXGyhj+xSZsNB3PmcS60gPc50YeIzX
Tv/vUuts4ju6QqRSKcJ5mHF/hN9ARRwnGtWVzRRY5Lsm4l7Aoyw5Z8Cu7bElteGwhPWwUm2Q2m/P
RH6zaiTtmdsB3FVYWlK32iMV2pLDrLKBgK4TeeTt7vYyUJSli/sM3q+2cREltopWSvKfI9ogunoJ
U81pkw5ncPSvgABgS32VbzWNqTYWjfkJCp8rhCjUFgHmp9TcHG4RxV4T7V67REfpKe8G/epd3ti7
FSVbDAgvImSpmTc549J8VnjRhf4AOnCLb7lisIvrje0+Af5Pcr/NOTRVV5LEZIwy3xa9Ry3FfsPj
sevj61LdkEAatzxNpklZM+I8GlY9rriJ6RQTzIRY4MDwZ6mAuZZdCPJSzwu83yJnhEuZ+cMnup9f
dn7FEPCyJWfrFwxG60rY8jaLrIKMz7f+7DMKaoCZJ8+1u/vJ7EVL1C/9QnAnno1JHXvy0vzMZRay
iQ+RhHN4xzOX0e2hEGMcyMpC1I3+Hbj/h9gNhP5SUOVj08jJkLGQeERfzR/DQud9pvYSKPPY06YN
tqUD92jIivqouz7P+Wb4UxcoScVKqluZdLSEI5hANCHK87bJTzaYpxh+qqd6Dsx/1WDs8tvgnQEb
pAxUHDBlIj/aCFmKyejSP0YAARduyB3cIptj3ZM0GQLpZbSw1KkniMOWR7YTRryteiEdP0VXq+LK
A29HxaTe5nWpQJEj1E8l36azlufpEnA26bXxrUk/wGFDYByqkiBSvTVh/nWO1KKpwp76fCmjY8kO
nDaUipX3q0g58ykisoI15Yxj/b3ohA4Hk0UbfBqWE4t81pOPI9Lm9sEFtIgD/Nltj07l93fKkw/f
yXF7+Jt3oQL51F7pdLWyVFJImPwSGhqhKwiEz8xhEJIYCVlNo54k8JTjrE9uLLhonerrMKUe9LER
pFG95gvr5Jl+0w3eNUf66wBNVaujhDJrdPxQkFwadtnuITwwUZb/VNn45nXwW2hLrvB+b7Z1AAjW
SCZCPW7Kt9u64nsvHJlLS4nvLT7WFfVuIAp25nYPDzPTCkmnaZGej+YMCPgrE2i2OukfCAK/gUC1
PWKlLY9VajjTSy7SUrMtklTT/bMTn5oZpez9goHidMXvjj2YlmX6P9hV9r41pwLMnGOXmPhJZ/lY
6VQlOcm/m1YsOaGLcG9PCPT1KVWpUHosd/rIs59m7ZzrV4YzMnyZPKGZO2TA2BtzOnAGXMWNWW7z
6NBz6dwGkZDoJHVw1LWSP3ZOdE6PtKrVu85+AgZwP4SqZIYQjVlkdp9MKPhgTEtcIpB6J0qUawuL
CPsFjlC/5QMBaFJ1FdXfKh2y4yHKxrnIpI+o1RMFsSXH6ohnDpy6LzbXsEcG8HqDiHL0YriHHvcq
ciL1fsbX83+NTVRqnvytdZafdhw8Rb/omBBrZiPR9moG+zvuLqA+g9+AlRAuMlHArenK+7opfd3Y
uWZvu1snnXMqaeTBJmXceE2HP5chzdFhb/9b4tIBO3arLwnhA4WmR0nQC8Hw0Zfxw00FKBzdurBI
riotS+IbepwoAgvS+lLVN03NUh/w7Nkt1BOvbL2cdYJbdfhvM/081xS9c7alPhAnswzWi0mTfGsr
Z842UNj4rc9QvP6ctgmM8UCohiUZMt7Ab5mqjUYAbKu4jD5f2z1/WqfZNV7FQ4Rxtn9RyzS1jhvR
h4mPwCwb0RZpWyksbYoJyNm0948zgRwBBKwFD4EJP4lqcqKKJeWwuQngVdsEZ3FH1vQJ6m7DGKIK
4cvaUQQRELOSB8mIefzbMs6upIIaeQQ5pDKkaoK2yvX1nsRFkhuO50cmWuVZsf+oRLXiEHxTFKyx
w7YF59n6GzMZIOfQt4f4OXNyfF9rsWAzRwDXWsEWalJKGpnmXKmwjH85zSt/Y4ZPPAkwSUTtFE9d
xS4WJFH0Ybp174X8SZdYjezp94j/G/mSdrCu2Dv+MjQnwURNwlxlQKdDOSZ64w38I893mh6G4dY8
ImaKJ0SCEp9Zinh9Qb6GJe/HIBYkI8XERxCP2cyB+OURXh6uFQmZ5UVXla80Jc2pJsoXP1VlYBYo
kw78WakGMI8qYMZ0qUESGs6QFG70YG9zO4Rmw+/8mR7Y0ZSwF7cT46xDO/hwInB8qy+aL45qovBE
Jyvhb8R+NBowhwTpc+POJzSCG9TaN8YjSh8UvaM17KeT0hxudkH2AHDkZao9j8rcTtbx6EDi3i0L
n3Zt5yWwTkB0Rt0lsJBzEDt/i5Q2mRv9jFJn2+Lvw7bFzw0cGAMTY4lPEQNLW3WQW2O+toxttc9Q
BjCIdBKCQ9nGpTUmMLEGW/n2qBOnjNzBc8wiXPJcfcptfKhGbNb34VOXbLUvgRjNBkh+3tP7SGLR
5PVnE89bRoOVadUkquXlPeH1+VxxDeCUkp6ZmTIkjY+Uf1DtVbSSSHatpbcIEOWmrh7izX4dExhg
QZ/aH135Kx5jM8ho72OFSHq1saBDCOP1JG4XtEq8cZq9qAXV/PeE4c8rhItmk/2DWu1iNg5ZeOo5
YJnOxM/iClfqAOWITBM59ltPw/Az5bcf9FT0XGZp7M0ZKWiI4liD3pBGUe0QbO3P2X1LfQujMbsk
GgGYyzTPgGcOtDYFqKkeV3tACACWiG5wV4pV+1QIQDW8t6J+1RrRAIFJ+SwVYluEgusrFVEngRJc
F4P6kBX+KWa/slOuLOGZ4ZDHxqZIfB4TfLYtjcoMdbgjKok2eH90naMJGzHj1Erj2Vg8gJoTvo/I
uICHRPa847FyL5PIqVtE3UdCWnShgyDvN6U3cV/3R1AvNIF+2cnIVzgRJ8qpVSV0TdmarR7XGpCh
DcjQxnpsX/v5GU5gp7HCxbfhdY8nokMY04i49tymUuEqOKC+WZRa5CreM0VAzuEMXPMZH2qvlKBy
HqsjsmXno4LFN5gNwf3uGJYoXkIh/J9Pr5mkAmRXvTfd181OWtq0noVFz2BGcYjJwaAuKAjr6IWW
jMgdV/pSelAf59to330LL2jy7u9CTS67X1inbdbZrb9DL+azhMQnkGY0NC+t6nLK8F3Mt3U6ONyK
fQCEfXv/0LrmcEUCEUqbAL3iyXBqqwuUdUamccFe2ICkRVqUpntuh9supIviT8r/v93+RE4D5rTo
dP77Q9Op7Y33DWtS/x+43x33N+qqD2tFLt4mt02xlbmafMjjJ6RJNU3EzQjhPDlG1x0QiAkP0KlN
4qJ41PVVLop7RK5/XqEGzmfmq+NrOW47t5471KFCBwWs2nRr4EglFutEejvalBGVd56SUQOCJcdx
lVmnnwrwoNqWPGX8vAFMgJ0csQm2GVVC6gJoEl1+5GwHOj+9iAjkgz4s1TRQMz2/sJgcEE/1AIur
u1++5RW725fbJ6+iKJxO/jCjgFBQFwzS55HgduSiRxmcxd30nt4g2Wc7T2L/BAOPDEkGPE08ucdd
bV7VyLPctVCrBsAYEke/T2PNuPw+ui9sX18A0PofiZNrlGQ3U+Yfu3UCOoitWu4gISeGegFAuyPD
CnDQdCl3QNAqCtnN9DTT/HHUkuEMV8R9CzOC4SjK3hxUr+1IB8AU4m/JMxWjftckZNowPj9Eve8L
PTNNcY3ul0eb+Kv5ll/rF7YvBB6XbGW2EvOQ7yTk0EsH9z5LRjJJYkVZKPARyO9F0g03xCBZfDT9
5A0V6lQ6t2JHZqDVkmF7rm7gHguUz37aDR1AhYnqYaz32ZGKgkXI0PWzX7BTXpV0yAbG9HwX3FD4
bZDwf9YgjZdEHl3oPz6xmRsJrylbPSMeaq+AqlfmdfPjJYoMybxCSLWb/iFiboqZavugUPVF6aT+
pEeQyekkJD1smpIU021Yret7shk2a+Uu1YKClHhAjQdL9vitY3ITMySy38YVuqIbyKMmK//V/W+G
BV8eYype4zeGrfA4OfUaiTgj7DeCjEMo41Inc2hzPtmnLB8QBwSZZnRx0t0+B+kvMrSaniQE7NPP
V+2JxuHeNuReF3/SUeXGmxfRIOhYgv1X6/9KJk5tmnflRseksMg4vptXzs+EGmfdD6NcjjS1DUqv
Q+pXAOUjKwinFpMnBGGrrS9GTYHa8KvT3EDK0Rr1IPgqrgSgLC9zJJcxYUSKIN+9GxvntVTCl9ts
H8KN9u++tAgPXncsP95a1Grcul9ZggJ6ByBgV1CpqRJKLQSY7EFFnm1/hLBdLFr0eMgX+MuMprNe
fXmB2G6KE9gEU04Z4Pxhc0jDlfYODMBB9VDfIIjNQ5a83b1kAhaY2/uEbH0YKkJYRSxxJJgyoz7F
ynDLq93OuQvQRQojT6sTOPK7yeSrrH5oCc+SJvr/IqmWJ64gwzlXUgDtRsaIlnLCsGMNH2t20MYr
kQH/GPwzdLtmibmMec9LEAdnPQCZj3pK9aEQewYfn3L29eTnjZdBBix6gxeB3mAfPn3ZKDN/6m3B
weaidwCHx+lboXvtJv7NvC2GJlDBlXQXGrR0Q4qi6QVO3VooYOu1QXY/+jQpuN0CUXWKGLv3wK5j
yMXIgaEkvgddrDsIh3sVFp68Z6+deD1tBLZTn0+qJRctp4nfaVuVRu6kEvuv8bshoxDRAbHnBwWG
D/EXjzusYoEbkr22zXCKKRTlKIk3ML3J4BDU5w1rgCfmBLIpno5CYRuC3/hlopIS9SkJLJRnDMAy
iNn0Do+ZmuitZfrORwXVktdjyU/dU6WqyR4ddgUAOxYabtYW4160mesLwOICjv/z5w4Ws8Aa35Zv
a99ihUQLvJw/ttyMbh7niyUnvEyCAuau3bkbJB/RRChG7oAn3PW8m/zemkMQuhLSHDQl9JEvizDt
Pji48JQOb6wEyRIanVI0qlY5SEZSePY+TxwpF2HX5iuDTtYr4hZjO7zAoQY03YJOBRSGILM9PVVt
+K+WaXlAZfFwNPE9iAgk7K5qNn79FnLHZ+MiAIu1vdjk9levlhH+sw10T2/AWihwIGf13vuZ98hg
TgyKUDT4Wwph+ZzMKBgM26zjXxOmA5Uf2eavZIHHLj/mo+eCBp+JueiwAx/ZpRmJRq9AAG6YhPFo
OX6+2ttT1cl2srrWa1SsSimm8rLU/oc9K3RQytUDca9dA17FMoK6qyZUDnwTqt4erNsW06ieCZsb
34D69zQ1FOrwGqdt+piDnIojkodaPLCO5AAutsrKkTuBqbp0DiywV/y4AbESH6kUaG+Ph/uMc70J
k6s99YpfXDyCkfZS5f1cgKtfcUZIkG4NanY8A8zHnHX24sVGv8biaSBtOkbC3W3kkPyfc/s/ghTw
i+qxrcQNBW2QGb/sq1nOhqcl9hsI1Y5VJ8slnC/Rq365nLOnLeh6u4Se5eUD2Ivwmd1QLsDac7Vb
Y4gwegMEZZt4Zkwa1IK2+OJon2Hft+VztFmmidounH5Awzdx3gh1PoDKDKiXKmcW8Q71VRt0KSTy
zVY4g/WP2UCyk6s/Mg8U5njwYIJKnikadyEKoyRETXlwwj3sX7PBt/XVqeV/68+7RM7uj2n4h8Sj
gTtWrBJ0yIFzm0J7s3e5U4v08bOzJ9jyEEwR1JQ18WE0h9H+fDccLgjbarMQaqVyLx7NQLmylF+H
l8BuhlBi+DJN5L6ZrmbzgINDVoc5zjequCKR+93LEUHXzKV3wL2xTPW/t++WkcUluwfMy75Tdx2b
hRMnYWKi1vlvzBFwCWILua040drcYugYubavq5k0liyK4ALMwXjC9cQE0RnUZIoVchIPxhMDIvMc
ntIlUmIinFsR83yrgFy5fegdRzpYZXYXXov0t+1ob9PGr6lK7pZMZgsBCC5gFq/T1AztSlRT1dZR
lg4aZLXPbJMSTXOSYIFIsX9oVphJbNhoMbm4bamwK7GzsoA1bLdd01ke7aCQThdhatB9XOm+P8Ph
HAFJ6DEkrnytSTeh9eSaqO080gYsU1zQgcJ+Mn+I46X/IbcgQsjpV1oaDJ7/2GSrRBYwAiVTTBwb
yMdnTZ9AXepXPuITTwZVfOznlM3Mc0FTWRipySiVJabcmwGHijK48xGoZSKKgI2j+gnqTEU09zTS
AEfkfYbveEnYitR9G2vTCpMJzbzj0Ym0bsH7MXZ0V9hauKIfjyM42RDd4vMy28eVp932dup3KddN
m5c9Ejwz5WFpAxRzq6wjp2sX5ruFUUkCxpBN83CTdFjzhm0vx1/mCDiieWvDN0e8o3Q1SJ+sM9jo
aiIrbZqHpLHgRlZSjXXAtvdRhBFXbIkvNpETPhh8vx8nqX2d5wurBKNPuLt/Q1vYH2BUOUdCfw5w
puGd8WuyPA1MwTs0TAfEFdBCCrUstzBNKKUcEAT8nwPntqs4DEv/ahTWIdfIQsec3uKLYH8WIswl
ewULF/ldjcJg8sRofKychMFwqzbg1Hj0MIKM1G10/lrfb04i7t3CYJYyMiOkWdVzQwk+Sk856n64
1nChOwaqVCOcc9gvmwux2Q37v/+7n078IPIWqXAUdKFbt8E2742HMgu9+OCgupY4lcyqgYiPCoz6
iGc0ZjT9DUALNwgVJstSboMrw4paoqvEUBrjnrhD9ywsmbev7EblO6aLc7XfdkhpPye6YDK3siqP
A8BQrzalbOQ32DSp2Y5rL45wciUeclPNtNlX+8HRoVNMuasWBon/1SzB1xmVRrt48MZx9aC0WY1F
lkhPIwp5nlBDaiML4gwVECsr9afL74qprmnTlzwtQHgjejq+x6NaZzN7f/cFw59dGyFOTk2YDVOr
7+37jjHKvj/1ZeUylkd8O8Ip4e9z5YvJlyxUQo+q8spV+0HrH1lRhzct0Z/AkVduTdB4z/8+iOqa
gROQ2MWKv/IexTg63LPVKcODAgUBtpaCY2BZHMsuQqJFqvNEL+DieSRy6QTjAi7B/OmbdTG5Soz5
G/5vj+dLv4DRjmmyMjcw/diN2qL0mAQfBhL3eeYGfA2CD9vMYN8B/0YeHu3idwxB/GZAu/GI7FiX
HDWBEpXM7E4tdrmmIWkIb9eE+LWs/nD3p12aF2UYDvlKYIJxnemSE1WZKn+ZqzMIV0tib5oNBVYF
NdNz2rKRgItyorDS2eg31lBOxNyF4YKQHmSLAESD0RNk+joDZbqez1/p+kjatxyH9QF+hOezlS7N
l3KfflqYTUOZ6Kli4K3FSsEveGyIVSjAwxeQikSYr+AiG1SsGXkQy8zU4lhn++TMwcGEkyHlKj0u
jj12zClHEZQqpUIXx4oxIErKj+ufAHS6Tp4OnK/UZ37EU/1byce9bJdRvSp6qUhOAPLd5YXoNuCf
9Dlt9wlhEF3odIH+tcn3wGR5uhDQyr1QHTnVOA2/FbVS+Ag64iY0ygJfBfZp72MoxbYj2Q51FDxH
fVt01mygONm9Zx4mwIFMHOs44wKUiUChee1E10rnUOV0djKQWmLiP0Iop15fhOAsQZmDlObonFy/
BRBJ+IvCSJGfLl9dL4ay0a9cvQ+se7vOsVDaP2TMRsYGD4LVqPwe1tq5Tl7Kr8BGejnTwBcC8ugT
V+2bXLJKX38KaJv/8ATwc0+V03WVMmHEY9caB6QrbhS0Cbf4a0ldoWH5iqKqOzyDFkXpIOjGbtHv
8B70iQEagtYu/SrksmirfXQdHNy22430VM2t+Ur1/2jTnCc5GvFDoYksYWIMH0UZgXe80TafINcy
7+oN73OTFuvMLzYLaLMbqI2kBVMiG2sxiLbT9FVsf1ShAvW1pgi0Agj2kQsQpsKeBDwC/4Cugys3
5bFaepa61d9Iw/q1yz59uqTpMehD5JfAFTuOU4gfBgLaogdi03QYlH4nyVovrsELwE5R2CoMUVmf
ngw7+oUhKEFuQOrXDWfTTac0bnL7qS6uh+kykn1b8RU7BW3eNfeUoQyMrlD3naeRupPtkxp8V3re
0yxGJM+NWSde6R5cDonq1yTwqxCRN+fwCF7U4IHdRdhw5xrfo25iIyPs1smG6hieyW2OdmND61HR
mH9BR5x7PVGOtDJh3UfRlPIWqtD3zUWsU5zsZEhauYSk0fiEQSbcl8tePIhdX6jX0Q52wDYP6Udx
Ile44I9X95y57QH7Ytkbh/23EviTXlerLfauQsFMH9LLSi6vhgtD13NTtjqcPffssmAra0LSUgAu
49vnb1VQNhefNd7Al/HT7Vocll4IX4ATeybjEVG8j5cJTn841yHdyS+aGJktN/zRYE/SWgX8cF9/
5/mWyf87XrACIAOaL0cM75PodSq2tHCJWDGr8kL6AsEGHQSmlm6BhgqhBBLtxbZmNgdvE11whTzr
d+Vt9BkM2BdX4deN+1vwFU8XAS8lU5UtMGpMpLD+2RPhLdu/cWFnHDCm1WR6YNH5nBdmFy9pTHe7
OO5sK+WSsCUPsP+rM6eWSimOy163SeemXwNBDNPTAfGpUSUzypZUj+RUDmCJDPOCFM7c9zGiABd6
alKRE2WW0RprJr3SUgbEQy94R/feHJ8MO2OwHJSOHp0ulxBJknR/0lACCPRVe+Wz6nFQpiQ6yBHD
4RvR6RMFdySF60D2wEOF4zK6cTZrS7AAMN/plx3sdTlXFLtrhCTD0//Suy4XXukel51k0bo6BqzU
wiw0UEX0r4/4wA4oh1WORqJuwmbV3JBggb2mdc62+UHFR2UR1gSQLo/VfQbIRcN60Xig8ogo2RdZ
MqL8+73LCFqmdFFPY06uSW+j3dmPM0FZC55B4SDbiheLOzhziEl8vPTm++FWDdbICAzPtGvrK6zx
hOEDYZHAOpNV0SHFPmkmdCUrjRfwdfqu72J9aNwnbuB4Il5jfjvtXtdVrV5F8JWXG9Fu9eNVjJt1
NO6EkyJYg98f4HpxGbHipXIQTC7PJ0P8/y+lLDlR8qUXfGbyv27+fghEaLC7fYn+MvUQ5JYFQ1dI
D4h1SCnF7Po+F6+6gD810JOJB+2QhwaqKfubeLoKKgSX/hyEIJbSPVnAUivQ/LD3xY5GPnK/ZQRa
VsNSE37vUegoOd8xqQDh9Crnhmos5VpSDnM+yoghkUBMaNCDlMOyKpACLxs4WnoqENEONlrmUWrh
VqBsWXpDPKyu0FMyhUyvAvyrS0+KJ1xQTnzPC28taD/yEEU5jOajXBDr9Ye/HvBF6JuEYS72qOYM
ES0T1mnBfsm2i+gb6X8P7LyXSMF+xsP9e5Dlk2xyDrx17N3+douP5Pcf2ewSZvGVkInP9mQJCATA
HoxZaufLOJMk33jTYGhvuYb6QWaUAxsWGAL4q7uCFJN0wAmVdVzYmvm32WjeAo6DSoBvx7/el0On
nW0KDS2U/gH0DK1WdODgU1enC0naCSQs66sQZ+dVqsFKT2+PIgLt0an/BXCXD9OfhT+AQ5qkNFnn
W+sBbHmoPoDj4JCBnxXN+Tw8xO1OHf0nBrwvuBRfsIaEj34e6lLPK6R4OJic0vOQ/Cl7JEU4aTrQ
ADhDunjSDEi1YuXD8yobsao93fR7eEXGGGvlp97stZeH/T3q8qc8isjKU+ic4XgGidASKZPg7o+5
4MUYkxfC1ilcHLdYjVLgbE1fXzfu91wumWJrxrM5Ow//BI5Y0qY5Nh4iHZijsJe4GCXCQpLwYwks
XST9VwyS21eR8Cvh0aPqvJyloX7cVWs1ECqB1oKgTpCxfcv15R9X19x3QEJbJmhYAqETMEiTLEh+
xE5SVxHUB+ixsT2I5EEU24HtPcl0AZ7MYcx5K+BR1a093+Ff/8yInAIUMzN/tAv07kvjEgUoKGOx
NqVUUMDJAbnqr7h17t0/mOVoh2hrAuSupabxbAKvjd3qtADVUE12Y2NLQKK8Tg3bnnN8sTIl//CP
9kQp8w09yC7qZ3owRjRkMUtszwyuMBasgY0WOG+yfPxQHB85ndDgspEmVikOyYBs59qPYPYgdMGc
d5IDjwLkpozAdtLBWeNDiJnzcHL1atb0oW7Zt1QqgmA8NrHMFW/qwpwv0uoHgyqXh2TOkKzEbcL4
ve3m7n1nWJw6v6z6VuT4j6HtftD9ZEvPP79q343KPb4BPUts17vW4dvMQTwWpZxU/fbxQeo2Tfs7
UnNmfrc4ks9pqEVUZZz4hrMq2yenVA83f4XpAnzSOEmL7ohkJLVdkuQh23tx94OuX+I2W3tRuova
Ef7yGbdlrR9NJ2DrMf4fTg1OoF8BoyCSIOXdaT6w7C6ZJ/zzYiy3SUdOjiWacZUIPMoUleX7lLqV
z9t2CbsBQmNMwR+i1ciSddY9bJhLfAaZbfUqw0oF6us2E/y5qsjCBh+FHdnZEEC9bBVxrWrKnk5A
+locGcuB8DhtWDn31q61Zd1cRlk2gGrizrhXGfzHcT/gpKdrVubikLLZVYvuVjyPJ0hdHUTJJOYT
g28Z64r8ArjLLdi57Y93TobXoGMdshpAdEMaOwGIXMD6GuxYvrDX4CVbEdRPPurfKKDJ1N+tSHt5
y/g3SC/lqBVMiBxn908PqrWYxg8Q6ADdUNib2aMiPwOs00pGZ8jOSGZCgKAUOqh33d+9uoDcbT4b
nRTWaOLCyCiC/WtFV+OFhO7CUiOn8F9zPBdBku8d0fdIFATL8PdOcc7KVW/8CfqjTPOES5ACR14K
MdgcMnW/BR2lafRzzeD8NepQmS2vYDQDIstxPCmdLEI9AggEdXBUN+08elpbjVaZjxZXZRhan4Z0
jfhf8P4tDoBVdS1APmPGb358c0mS74wIT9JnnWBmFwuH3Ugxma3CmbZtIIdRZVeLRan3DEgxqKKu
gGbdSHb9oS8eT+38QzYBUnjEiwDqcUldByhN4tWwEirdqVX1Pxexz5DNxnajXX6saRf5iJWDVtVF
sva/38t2GFpVoLou3WDRp7O3sa7gLKAumKIekFaIonLEoAEYzJQhLSghOlrXyebg2IO5xZ+TPLeI
ptfafWA3t1KyH0XtiOzOZTWeLydaWR6osD22JNU/nPlzUWVxjNJ5UP4Pb0EN/UFfJrnbd3w33JbA
m1bESPHJOBZUAbwDDzeiktQmaGlNAlBum891AfFKREsg6fzjq3aIUi12MryXjB9KZPYP8Ly+NAv6
J4VmH+AATKBr6XLNiTWoEVlkh82PDl06zG5X6SzWG6iSCU7hm4z0qwvCHJgFZecXSz1Ah1LkgVKw
qAoYSgp90rUp3p9Qa+gd9WlIvg6yVdiveiIdzbDMSBfjhjnDxDZnvh6G2Hy2n6iipjK9pVByLGDf
7vRVsjglxwurrl2m0xTjUe3IDHAjAi4AycDjUcpLwZvhAYh9SIG8I05+OYxMAEh/Olng5hJW37cU
rBL4cjzxBLKN+nlKr1LVdXvoX9+im1eM695VyfvF1CUzR2Mae+isZPHmXtDpM6mZ/kxf1jd6H28k
bw1Fgxmqwiay64p8cZT4JiznA5GrbAIWr4ER+B+lGAHopXMhqE6vDS4JIlxEU68OVUD7bHvqCuRb
EKAwrrOWqcklUB+JqewEoHbgnOOSsAvg2IB228eQqUD2MPR2/DJTz6JdmnYx4q5WZuAazCN0ObZx
Fr+oOBw8DDv4WeX/Ou9XFi8Y5id+d6H7C2PsWSvjdh6eCMcFFT7hik0IUB15YRuXBT4OhYdURTW1
drW4NbwbOIX5p70B+6p7bQBWu7Bpdw/DSEyqESEJaaiUVA5AtIwSF86k+WHUdOnNmV9W5ducPu5N
LNZ9pqYDgasCnvA0AeFBm1ZSRgIVZZNclxVr7+I5aFMbOWlqlYnwgIt4bSCb3gQ02kp6XURiov4g
Ql/ZfoP1v7b/mKRgtKDbo53Ezlb0uL6gL+Q8NwLWjTjeh8v3DC97Kwznwh9UvTs2OAY/z7yxGsC6
IQR2TS3eSYPljLPrDpzW1LIayTOJL39jST63SulU/13iqVZqxHRLnGFNkYYcEhawpSVQKHNLn3So
TYKeVp5Gujcm+gAz+YV1PPhf7fOf0MuO9kAHC8pNH86RGfEvtj5/I9lljFh9gpgRz35sBuejXCF5
ypj5YSd1R3P0E09Z5quYC+CgClezCBgInJBl/d4ujjUTgibmDO8Sajn2VKKSdizhPF/rVqj2jksM
7wteGAtFLXmeLu4DzptA0tIQfTk/SqBhvg1uLm1/oLK3gU6//G9mLM1QbAjmOTx3W+ygGx4bts2L
IQfuLYfmfUFZlek1rH7soeHmhfPWEYa74KwlluWCzSpyOs1JEERFV75uSX3H704/yv4yqUTdnEnw
O9IP1wKzYSaD/a1LjJH71XZ4WFysp9Cp8R7gidYsip0H66RZuLPVjmRPuO6ffQ/sp1yrC//hg0VV
rQ+kWoQzR3kdZJATYjNlKsYQO/mt/V9zu/ig8Z5/o8CD7sqPaVCXbyN8NOmPxRyZ4kjgN9rs0Jee
upuCDLJCopvNW7euDAAwWc36iHM3ZnvNFcnZW1YKBTah4/CsGxmnwTCHdb8jrxcUlmfeOqV3/gBE
LYCo37W4PTCQwAilS8R1p6L5ZH15RfKVUwUz/AtHT9+BrSGDq0mGtp18EmV074rjzsf8+AlfesG3
VrVNLAxkOcxk2bCCLlKHE5TIxKqYzJEliXeMTVjR262lQbqkShYqcp4JJIICZXghSdT5FoxhSbqp
4HyEarMyAP0jXNMEqB0VRfiOahXZcC5EMhSz3D7x1LehasrSpIdS2sYAFjljs6rGjUIcdSjicbNZ
0/xf9OGJyuV9BNGbEFlj4SyYqF25c4SqX0jL9Nv5SRZMvLrttAB2OOi7nqVIBm/8o7qcsMrwCjen
Vt73OFSUtEVEtsVWtWiZy9kC+Yltessolpzhn9MVA7alZeFKZQ6dBBsLNbE19w2Wyykt04gH0b2D
pN9Nfp726tyii7dvXb4YcDb7MDrEVclvH9aHOUnLGlGsGgOFPy5ZC8AJ1lOP9oToW36hV4MFNl3y
IIaJcF1HnDG8JWUncBj9W0vnTc2MMpfZbiHFIveOhvDGT79frEgFAvxd+SVwL4BukvKYNc+KKIbk
/60UbFuit9mVhGBKSDJLerVfrjGPB+/9Rim407+wbgS14gFB81jQ6MZifkEcRSSL1Gx5f5Cgan61
lV9ljFS2EaLng8dcyTdT+Dclw24vbfb0COTdI/nEXCV0xJSk5758lXzsAwXT7QjZULB2eXWFYTV3
up8i76nPcD57Epo4eEjOD4IcOFTKa5FAJg3UfARGZwMKwOumkDLhoJLZryUFtkCH3WoncdC6WdUe
3x7NO+7gZyGY4JOoZlNp2j2+rR5YsRcFwUirFaXbDeROV0bLl3j3XyUzkkdX/glhB2IvxZw4xPfH
1yEnngCmluEB5p/CDA+dIX9kt2Ja7c67sFO5LNyQMal/SPEJdrYLInBK4+HfRZfzAstY5EIQ8fUu
dztzbVpQwDnCYPHy04OU4QbgPPMFqB2S3/uNeYkpAY6cfsMyjheXPGmVwM+szilbMc0WT6YEJXn8
1pRghu/qE2wcMgECQFrSo/xbghmzhQ8O2piE1+ESvie6OX5xH6zsO6oiewds2TX/f/+ljUE90oGc
HnrzFSCdYd0MAMNBSgmZQiYO0rdmxg5VkDMoSI95uUVYC/UcUz0HuIWJB4QPl08mj6qZiMXPOJQV
Lxh+A2MTfc1uw8yEikP/ZBQ0QOkxxezRDKrHLwPHaawBbfVWBdhqtNwVaKg9WBcAyPmS4qOM6yzU
m1HOmXoDuBNXrLjl/SAJVVRLffuaBoIG3XN3cOq+7hLg6CuE8JRu1RlpDUbs9edM/bX7j4jzxDEn
0EzXsHpmqvYlcUECDRwlwDF0Zmoce/TldpaMQAEernKmNX/RvlolgG/BLRVSsBZa4AyyBuE5yiZd
9wBajiHYDr6Yijrn2HYrqb3jLzLmwP/tZClLLD3FCRHfz3aTyxAG0EKLuHhFrD86oSJOX8ANag+7
Cx0WkR6Ztpoo9mMhL9l3Vl67kozuIFUIEiISLluPdc6iKRDuVA2UzhpNGxS5NsFg614FomVeSOvV
n1tVCbHR4lIFHDSjAAE6OKPTqGpKltgtf5wBqwNlikVgYmlywpyxl+9rBapkZlgh5Ms+Yj8hmUi1
N5vA7Iuh38SsnaXSKpa6SBcrBjoFZc0rRSUG1oNyFOX1Dr50oMmSMJXSb5E5GlbfdoYuSXvXNeP0
xBJOMl6w6dAxXJr3uevPyIeiSapNaCW0sSbiV6aWmiotNizsILDQ67crPzUwtsQpFuTY3Vl3yEHQ
bn1AWqnt606SgjQd6RGa58wo0XN3aYDYum8FbMeXDVJk3qPUdljPV3jpbXgRh7hYA4lPDEPekTOl
ZSHMlaxiH6wIg5pssmFEp8q2eFAe2sFZ/YwVQF5QQgY25j9memXlGK1lmxS0Jd7ixOhr/Y+rsyRe
zSMM3+TKFwsfzACeBDQiOCmCCdg1p4Urqv+gEShrzQysfjMTn/0Gynn45lAEBWoYfAtwl774Jwdj
B9bbhbOKFzCodsiv8uDC+IGBW61k2yT98WUCBotRMC2uyMpC32w3PTygMlnyuo4lKh/+JFRsb/SF
8GL2yhG9QlIODW52Vh4z7vfazEdm5+E5oDzVpQlS5TAbhmS1TNV0fdjzb7xNaOeDYRSUQGwejKdo
lBmO5OluFnTQquDzP+45396+Rib+HleC9tEj91zgQSzQRnDvqmPD2ndJwNRxcocpMMz43xA78E6r
wKf504FfDgjoPtjcTGgYQjq3+/eEWn4Vtr0K114YLNQflxwB0pSlk0Jw6bzd0+E0n7sJJic6RdBl
apjgHPVGtF2WkPSVEaRLrzV7wCOCzLHfmSYHj53QqxcochPHyXcRHL7ZR5dTWmnKiZdbgk885Sg4
O1LcEYXnQZ/J1A3op1UjhT1par26WO88JGN5HAWMCYP/Xbo1Zh/rNAKiQz3iXxXbafnmVBjeWmHG
PgMxalXdY79tjWSlv70G8+02Yl9wN66OzwOeipQ7FuHnszL/WEowgZwHGKCAFOPjfuXEyuuSBlMt
1Zowx+tDilRjtiLxFoxc66uhHX92Ayv0puNkSFY2054FbDCvA8UupR0LgTjLsnMYmJP/22j2U8bs
YHVrrAgBQc3Cvh7mHM5S1/BioTh9RjRnSSX5L/2NX/0Kh8ZWN2IWVZz1WE2jNiGQ3l81ajRU+db9
ZYkIRZA74eIYzf4pfjj2AVGbO3L+mWY36AyZ5ZH31yxCoqsiiyB34xYEezx5c/OA6Gh+m+zuxgON
V+t9liBa44tTUKaqMLp/WZL+F31pyPw3mh3AihnO8e4NAGE8Kpzv2VV1GoY8NWlwP6w+rQFI8f+8
gOyI6CHSifL7ZuAdEaL0PLProZzIwHgGFu/r6g6Qde4FD4Sg1NO5jkGxIAW4D9V+AuVKOMNJPfZY
svhDC/pxfaGLhHlZcW8ZaIBZCb6hXVk9QATDV6pYVm2gP9bAdxdZ/SGT2FxVZR0oQ03m/a56EV1P
44X1UAjdbbkWP+qpsK6gYBTFs3/YnUqpwENEoaEooXfxHC53NuxJWe+tXxawgvb5JB6aggboJZl5
ubVs4t4s0AbbENT0Jx+IR0stzasek97ylEqY+n3S9CZ30bqAg48FUpig+ijt4aV3TsBL14cpc8Rl
Q33fBEuhHE/mtpGuxsZk3Rir9u/CNu+sWpmxH2ibZS1aWvDnUHb7KqffOA9JL7TAHaL8b9693xQj
DNgtV4fQ7LWaTBD2/MknUlrEKgk6Pw/SVxkSHsVavxvgjliZy7eOWa00nDQF4dw6MXFmiPXIIUQT
X0iDNdUKAeGeyeuT8Q3U07yzQBPlxw8FXG+8Vt8mqMSNoMQLZuRJuNrqAZuP2ByBijjpjsHGCR35
u6fqRq0CtPxEVg5LQ7IXrRMKjfhOyRddh8M799kBW/Vx8SLVpuhW+MhhA3iKLSxrxbLphkuhhWNG
Odj7aFlz1KBoCwqM57PnFGcNtbVHqbM5w+/uYBxBIxcC0wVGlqf6QO1dptHNvsR+wl8YCqFMAPvO
jSnhtM54iD4RN9kwZtsBTQYqESHVDMAIMWMXdjbf973AiCy7ndnOi2qfSrZA0FwIlpStbD8CTJDV
H0mm4TnAMmnhv+FQonr8tR2dPtYzeWzs3Cjsu/h0wl0x/UeytQ8QbKdEqWROxZ6DYgVVSKDVhsnJ
lT82QeRh3/hv3Ksl0Kq9q/uMhMMcRfoqmyMG9jZBz/wpsgN5izt1Pf0ZeD+b5IPq42x4KM+kN3ga
KBDCTUjrV3JBKM1NZcT58AEZyigcLTdBrTLfGF6q51izIV4sotfi2z42VQNaCpCPz1kb3Nrjnvkj
tWF14IVWWdbS2MGSjBSj94mys9k/Rl7wLZ3fBY8uTHfV27KumHxljEkJGre0U2dJbmXVBBjk3rHg
M++dKpZVOU0Rg+b0ryd4VKRhoXZqXTFIjBbperPDyH30O8Vucrd3zeRi+ZoWc9iSpxmzo1yEeDHE
RMb89f82MbrsmStBSBWV7Jg6ghU3yuF+yapn7hdE2sP56kDUm1mXryoi/YrvPKkPLQkH4WgigPTO
v7hb/V1U+tB+b7O1Q8SPnA6rErQzWWj12iv2WZ8syQC93OnUCAw3r67nrpwl4vhKJEfAPWkRFdyH
EI4QnUQ5qNo9iXjsaTjfARvZjpohKYDMUDQ0SriPvDdTc8BKWYD3Pb6Z6o9eTqBDqYAcMDjlWYAJ
AoJQt9SWBmEic/IIbeb+PV98/yzVYqJCSXAKuKgwUmZ0aDk1GsT5D3jz3lRILc4bDVT9NpHvXl0G
Zoi2yeu2T5lPlA1nipTSwCXDHYmVoTrfA8n2tNZsVAdw5gRpKFEDW1+Pel7RUJymn154UvRdywe8
U1+vIPD5EstuZzTeeCzV92ed3bimEgu+oETDNCDHwgaHUB+ll2nE9dascajXll4DShqWtz00fDfx
GTuLc0Ef3XpqHdhs57277x7ZTHkwESf5vaubItH6XrK8S0jTeyl47l0ePYdfFbhdBqQiCVk3Z0wr
Cnr1kMYqtKZVoczbbNFdJD7dL77yeKwomDwSMQgwefPUw5jaA7qkbsMqoPyyhEoiz2iFTErgdmuE
iXffCS3i161vJ5DlM093t4yOcjefRgGCjleoZcRuQdqLmkOildd5IBELr1q98pqvJl1TVCwhn5KG
6W0bVyzhZKMxeDsCX3YNb93aB7msR8mmZXqv/8IxdCWSQb5tsSihYuXRMexdzuvpWdHsMAXndn86
ni7wx9fBBVLIgYs9EOSFzteYmzskXgtJzGSEau7R/ZhaLd9cSZ7oeJ0m3kQHUABiJne4i/D4p8Q2
Fxa2wMoaiderJDc9LXk+iGaPGhIpmUbtvJF07uh2mEZpMtZsq1na9KXL5KytCcz+yUUjYK4Yv4Wx
zim1ijyE9Vn3Vr6sOr0j8OIDj8mj1dl5skF2QIxVlGjDyxwSp5qcyuq9GdFQGF5ZVd5hc2ESoN6G
polID2NtoPvyPMqobSaTlhSZZVS3W5Ef8/IqGREH9kEfAZVo+wmT76F7OnivcGITxb75cae7xQfa
GOdF8rb8KQOzH/qgIi6cKgqSYqXVZvroXdNi/9ZfVpUWMKWEWSRz2XDvJdGYP6yUOKujaqjHm3G+
c05ighShMU0K8NBSSy/c+vu3PtDfbtCCxbQh/J1znhWFVO1XKh5zKoJ1aS12ov0UOmWQ0CPV+dUo
zgIgOZDV+xOE7zPLWqzw9TeGVhsQNMX3y93xUPrlCWRoLySAPYW+xwjGqqi1ZTmvOmqjAWGXu2SQ
nGax/Po42LyErIMJbUeTMenjxzGXv4Mc6Abje48T+NWFlQ2FFCW9djjKmvmrv+TLINJ4oEPMmPs5
2ILQqiwpAu/yGREoO3c7yax8dY+JpBf0aLqtnEfQseNDgwb8jqEZu/qGRFES0g3oDLkeWXAjbIjH
R4rPIK6MB1dyEjZ09sKd6WDGQdg8hh2bXnNmagxsTJAVLdjEc65MEscdbPiQZFSLDVumRsyh2sQB
X3CdwXSKcE06+KSv98YLa+YffahDYWVgDwfsFCeTCULZqEg3wpHPzb/VRvE9sRiJRajlZPk6N7qu
ku+CgZilmYXpvv3SNxOXnvJDvvkXYowEIKAh760FGYjvvZuS10WHL8XcLD4K/G0locmuD26oV92s
9OgY37W4DIp34ZGcI4hWDgNRX/bjMM3cXRDyzH8Y1wAkbWS92CFUFEi0/ZjCUGDoKCBsOS2OPQvI
N+wiOkBEwQd11eHCLr7NOYbDLaCp1X3rjE+bI2jOgjDs1aOkJEoKX2snIuLZjF77a0aYSiGh6smU
Z3vld3LE9g4OrrKDqIE3wpfl8NC7MzKI9IQK4aw+EX6HJaJvmzS4Tl217qV/NGYKuhwnY3RXo/Tf
jvRtLEVwe9qTfOJRP9PJfHvuaMqMCzonF6Vnv6pXYtVZOSW5uwvofCrdfu67L0tpJ54Pp2VKRdAs
KzCVnEFgPxOmwfhbG7MHextcQRvuuJltRZtcI/BaCg74NcZveOWQTXqA9YFJTpfA2xlrvj3x2WLO
c2XNiMYH897PgSd/NuYX6RktEOtl6S55l9meBrRAlf2wtYdSeFX4y9SpRSwuMXmw01cdtWZLZyn5
WFMTuQWWPjRStxYqgRqFw37Xlw/kamLbMbGURCJQ5PtGr9RrkY3V9Yuyu7J9cM+YaFzgazZoRVzl
iHBt7mdCStVpEs6e6TXBIigzHGiQpeLMwzEnpaLOM2bu7JEjRBaB/7SwTYI67g7ElUYbAJlQTP9w
nxZ8cRQRGf49MXlsLeFp9JP3r69khDghe0qfMS9329GZElkgmZhvcL/SAmqI8gSkfuzcOVdYoxyD
HuVXrfMfcj7GpKGAW+MPV2cfkngrxYbusumUBhrbDCJneV0nIZXGYL0y614ZDV4MQ10PpfQytcv4
p5tWNBnfIiSh51g1RGyawbpC+eCS+mY1SoUIgt8vSoXDoh9H7P+0etRHtyGh8akzjbyLbuJhvy7V
oahiEeofTdnWFe4DXFQ58L0uVofxyB9UqzhJXXLsMuURwZ2B3hXpN0e2RLU8hrB48ZiaSy1ZN61n
vvCZvwvxq8J9jITNX1iokYId0jL0y7BHQeNOPMJg4j9V5lY1hb7kAttLcua1u3BsxOOr+dDSR6LY
7t+oLuSYfEBYGJHKL/3pf4s7w92LWQftF6T4998giBmtoZ+9XSF0bFrJRe04AbspL8idAY9BPera
pF9ebsaO32LZpZn4Fl3Iommw2MTRfQ+EwvtPMocKCiJJ8KU1RQglA1yGDzPbXORV4DVgIoZ/UxOy
bEsaAmlRaV5qoYzc6YyARK10e1eUB7O68tEhR0Lgwnz5p78X+C+S15klsX4tODtvvMP8QW21taV+
xsKsHZyAzKsMRkCGwna/7axj0oO/pbrpIlUsjit+PMI8JuyTeHQ81fk7QfqbJB6nwCBW3NbGZrIU
5OxVzLjTQXB+GPmrf+Y0Fa8y8jHky0k7P7WcohMO3RHEPl0Wsdx5hplItiun+hgQGm5jOulGnxJx
6DE9t0FlHH12K8jjlsHMwnnJRmgwC8WdyNlNPdwbGb2XM7dgX1g1Xr9C33ccXRAZtYKBFuR7VR0W
nAjI6USPZ+s1gxYfi2GsczcXerFVJObusedS1idP0bmhfdM80rMtJFT9+81fA+sE/MR7LWhreHBw
2NQgy+15uOvq2sxtkJsR9vm6WQ58oJL+mdclZrE76z2jYQ0tYcQPys9kSpJtNmnu6qqL2hTwRhUn
bbNaSzrce4w+AcoPWtHSFF8JrnGzDnimQUaBJsFNdAhQnUz8sOgolcDqacD3VBDdmTwowN863bHY
suQtx5Mqb2EzvGQFVmu+ulhT/Rj1QjzqirEKMNjyQ1YPkNMLmJTSNvzwt9BT7GyzRC7WpGs2mg2j
pP32WT5vb4xQ9FyLXLtBapJu08Db7YO8+2SIqMrE6QZtq+AHFJ51+JHSad3MCZf7DyUnBwqi3mwF
wzNRV/zD8+lP354sfcK02KmfXRcDnvUBy769kteZn7RevrXzCNwNP/5yJo4ay4nJ5qRsROnmAoxg
Xo0ucwzhFdDgbHmCg6yc8gbrWp0onGjgBCerO4CvDRNjhpC4wAt97lCi+6yPwpIN4vC2lh9sowPR
IfXoBWrXJLE7M3gifOat89wCMGtqXMoFAmMZ18g3Xf4sZ1vVh2hy5kAStsJ09Mu9M54N/x8HOLLm
ZzJHaFspAwH7n/59zM/9+veapJ97zSdbCdAZ3/wVosF0i7eIjQHZZL55OScLvA7tE4Nni0vfQacL
dAu7b/QbF/8pHV7GZ+qNbOnR1GUmr6zg2InYKIa+lVxfH7ukeRUAOXIocS7SZOxeAupBs5IPNr6F
pM4aWUm0DRSpuC9EZWUdpn91gbgLBI6ttxDraUB3zT+7q4FFIxghaOBmRYxy9e+Jci2m91U4vGY/
a0ZNb2UdTdzuSSvOlZ8QRwq8zt+2gBi7TxxmrP8AJNES2ms9FgOL3xvEL0cPFvtZjW2ghyy/KuMF
zKlW5Up3J5ybfq2nfpJ5efOGPeOYZvtfp1d/qboADrZPVHYxnKD9ffC35pwbFqvL2jQehmpS5FDj
aFCU4ogm7hPcH4/t2tMCXcK+oEZrAjYwPKxMeO1v+UkCiFxYEgvMPbVc8EGxKkwb9h6+hVYXu4OE
PNqR0yuAcx1AQSeRKWd8ePIUpjDtR2xK3aEPLivw31hoe6wBSpm+eqaT3MJJA7fT6dkk058G/1Md
FjUpz90t2Dhb4tRgw1IYKfkChL8PS2ipv6TN/w/6EbKEblqpBlLNZPrMGy91SHEuYEyq+UWqNabm
tKRh19fzj0S2zYZlIAcJjwEfBKhhpNNGozydMJn8QwNIV0t9WLy//FJajyXpTlGPpJz7OrnDFd8Z
P+vaPPaupo7PP8AYRO5rTSw0nDbPksl3DeNtWBpoT+buRHNHYCdhq8up2nmyVTZPLQner1Fh8oFy
pXfyiojOepM/GxMKFckf0jN0ttXtwKYU0Hx2Vjnne0HJj9yC/q334PviypOYXzTxuB7MilwYgCjj
uGr4Xb3LEbyvy5gdZSJdZAW/mjrpdFgJRK/M7xG4Bw69KvsAOIwlPczNa/GvX2RprmfgkI0Z3qzJ
14+8+8TCUX8RHIqchBFP6wQ9FkQfushFp35nVP6OwWmVfM55b8LLQR6yqQkj/xYrIFtG1uuopdb3
jRjJsJDiG/2EGlHj4x/TOjl/+8iUGm6Vr3CwXSKNbmspY3+HDwcjmxR66Og6xrgxgXwQ0rYPZ8ak
Hwyy7TSf6180yPFgnIRXZFZsLTZk77KnljDgikj+i3dFEMDeLFZIvQ/Ry+BZTBFOF1r6RTwG64o1
2KTIM5trPyZYCgV5An4fKWqoxrS6B1VYqrhjXg6+3A4rRTxt4K5bUyeYrxsTFP3l0VJuKiGCAxe/
J4+sl0ikaAKbYczp13IxTTQdxuVTFy/G8yahFdJzttMkMRtaTzZhtseQs2s4MwYHx8l1U4wxOQ1T
xecBfYCzuBsvKlZzT+9tHUknQdlNjDwq7nRj9V2v8ZT4BvIIZmpol7U2PZK+rC4OPqtFpegqKGzz
o9yGYKhIgy4hk7+rNVmZS+kUkvOYpA1k40IsiUBUex9autAhSPfJuM4p59jNHXTGGN5tQgzMO0hU
SD1d9ofTqw2qRbF5+KPDcs8IJM7tMbb7AxD2yqeCTQqF3XmntpEH/tvakmd72LAWazEkUekYG8wy
VON/t9X8M7qy3PketrIZRLZCxdgsM1Rc3ugVI9P2V8mhnpUbLuIdxKOKtxE5A5vAugjT+8ENB9mZ
vNLeaEmYkMAKikgOpYT7Hvxxa6OcoYvHnvhaemCz2Q8bEkYPp+wbVcpRJ3EFPcUtvw124/ySZhQY
UL9UDkKJoiRI3xYFwZVX1CKT62H4d8YdnW0Ico0cdrWQrO1pDUhm4Zftesk3/sQzF9NCu7eHSlMg
4aVKVh8jd8vLVep+hSjNUxbp6pk8flC8dbhku7JYkb8n4qm8bbYBMiWLBeFNevaUBXh3A5IF7Z5E
2IroGa5X0B5dHOexi+DtXV3+batsBkwY7mqyADynDcVXPsmkj4C4zSuhtT6rj2pK7RTNgJzVEdUZ
HQCo6M/h0VS5+WJeJRqB1ipSjhECMoVnuMJepT9PWNOAi7WkBP1di1sDF8a9ak0bMkDdz1DTQK64
STZoh51DxmU306ggYuG9ity/JSHfBIDR2V+zlUTfYrRWwEQasl/4AtF06ccKoe/XcA6FbqGaxEX3
0CkdRk9thSpaypOpgfRGJYaxkqXM3Ewj5aDtxzwDzcLZGut4rymcwrn+nW+a9eIozls1Y+UtnlR8
Xvfsx7MqxeWc2U/uklj/9UMfdAQbwhqGPrGutgba8o2zAzOHt4LiHokydRG2xVIjdREy5cHgfRiq
xg8XYLGCNwt80rgu5dh+9nYEslSGtv/SDeFAFeIhd71BLfiNNxBiVIpxxmGuhLGYG7GpIMSOnrDm
vR+mvb/jt5rDyyM8RpSxPXogkrTxLlPfj7tsO6pYjqMTOdaiwJyMT0M/bhHW1cSCtWyJ7Y85qQ2s
BEhRt1GPhYm6hEzQWjNca00yKT65x8ny8/TJayuofztV4WIybdRzwqoXWhgsWkqh5bdnnBZN6/Lq
jpwa7NqKBzkCwNqJvUg8DIs1ljSsIFDxNgH0jGjqAFAFw6Q8ecMj9T6MpxKVqYpFvOyfX0bBBu2h
Hfu9Y8nOQtsO5vMbdt9d5Lxe3vNco8FloiBprpMbNECSDu42f+j9Eh/IchpmAmyhcBFqX+ld8fmJ
4HgFyvolnn6YzGFiNSYX9nlziOpVibLmCqcmIg9Z/iT6tq4hp+ZCzfw6KSdWQyW4s0vo2YFpDln/
a4PXAebFDv6b/OB619XDe3mNkycKSe1H9IfrnFq7vaNEmNuZ4MoAOEjil+7zeUwO61yYYyrR55qt
2JDSEx2zi9BdV3n4ZbhqegeqliTATrqXPe2gSOp0CVZ81pmO3zUGlJSpbU5ObEbd5k7oBSt7AbU5
1P379gw4jVwZZ0RpsnYdxLVbNwyF8Zw9/AQtC3pN0e9h/YBb6SBl72/QVgxm+n/+WanLkSdnwGUP
20zV7Jh0SXuIUlKZvfofnPeZAoMmqMj5WS/7F1BsKNTDNhs8JetSnQvdzdfria5mAEJZrNm5wj8C
GQpb5XjcoMNHF04oNMHpP+HrU/4OhrrW5tavZw20ikOPINXmDzBUYhtZoTQfb+qm9M4dHYY6/nRD
chRSky2T3BRSq5HW268Mlk9Xcx3FcDYvGm2K5R0pIEKcw/Gf+JPvkKX2JwMtPrvqUqjb5N2BXKx9
ZJzSObhIQ1AEfBM23DwjrL1rBdalGWaXj2/m0rqEGPpYitArbV65MH8dh5uYHvP/b934ukaMiMsT
nfTG+Hdf+AiTtdtWzCC8zLC7q4X4cyag/rsSf24tznDiyATf1H/KOeXnfZSasFRBMgAr96AY7X1p
WKWfGhm38Cp0MU2Q41wVP9Pz4Nh7/8qNnFkIOK7l/uPCKVt5TnMGWmB9TFVVuPR1qKpyJH2W7l56
Qt6n8Ctz8oVGsOGEHvkTXD+4tBBhrvDxXIqal6JVHYi3z/48yoRFsssVL6eQQ1a56PyvhXsW+sl+
KWiLtp/zqEx421aaOlN6DPCJJ6mKnft/FfI9p7cXKoa6NsJid7qiEt+esg7Wy8aHaOlEcbEGeNAP
Ukc4znqAz7i0dFFRMhVtnqrM62wO2rDGNABGaZT8QLR/vc06b85xJoUL78UIa327q00ll2JUi0D4
S6lOBGI/8KM7ojCQAhEipuJ6Ac65JL+YzFwI+PAAeJ2L6zVi4sHeXcS842uhSRPXIFdqSFZnsOf3
wmdVhuu2g/E9YJrFFremnKMModpAgpUz3qP08rOEuKEN/ByeShzx/G+CsHEjciey4/gZx08WWjwk
zyj20AfZIvOqxZWCLk6rcif2WhSfyoVXIdKfqdV+FLosIgAY5gMgKubq60XRN7VgRkfCnYxB/Wxk
pS8tE/nCdk6uPYlhUyfcriP3wBFX6DdzSBJgFmMaMWY7nevu4w07SyggF91ruSCUXzKorzrI4SXC
Ip3B1HKDkHCcuYA38NbHkmAESCDhI1ERp07QDAG8DwZ1tllBzuJpiJnvAsi25eEZfpZwWiSGK5im
ktSH6qth8lj0htaaHZuNl6LdxZfT/ksQ5BdZf3OLjxvLcNzNtKewmVOCIYHf/Z7Sq/BgLoAZpObg
+Z3du5T4xTlqX/sAUdcD3zXYnUr7AxKKasRg+uoUn4k4ZEpzXFH6ZisU9/iu1iCh4gAlMicFelB8
ONCBzSXrRGrI4Q+L99p0b5GJTtNHDZQDrg4+WvW15heO/YnxJKQAJuJxdp5KXIG2+Jh6zcVHEORX
6f3mKu3jsipGmWegoHHOxSx9asTgzREG1RoX5XB4d16YcU4hiO96YtY9Ta9oRRCo41/WmHdNaIQL
5tJffuIRTA9N0cmiebGppAcqmnKlTFXo0Opyp8YrTAoVvWFN3zHUAPG35EHhihHdGMOMyugFlRAj
pY4T6dq+GgI17rsdliHPxmJmta61ZScSDdHZhsCFnafR9YAE8E+gxqKVEizH+1StFzTfWgc0SdDf
mBslrW3XwuKclg6RNuprdc4YXs7m6p2GfxIo9Z33cS4p3VLbcipxzQOvOWBcKOdiqOLJuqS8OkJf
+wBY0QEYOlNqsmgVWPEHs06YKd5nbpY3vQ7SpeGtrcT3tYoNz7IdBNFnWPoJQzc9nrbe1kKpVeBp
hIRiPZuxecoCufSZ6Hys3cH2Ib14pAI10bcOPlUGo4c1mZZ5C3lwD7mXyfXwUfMQ1NNzNWujphcs
ds/EUvUvv4EZscgs1r8k8vw5jZ5ds52uWPEqmgoutwngx+KqW+0ewTUt0pmPXK3tSzX7EVy1yrZO
AyjlgE9yg7HeJT6fGQhbqqLV8/4UvLDuZY4gtw5JixEZDKNROIONDEPDc0jq60ecAzpKkRhxaIvg
g68jhtkZim09p7Yj+bAbU3HiNPXVGnKLaDvXZ7NiuMN6s8zQkKSEbCdC3fWvwXNkwWGqaR9IQjhL
IsnHLf+yzfxmthKIVmr7ningiyzniIiVAVlgfct+e3A5AU9Bljvwfw1/CCGtctcLP48hSQV5DTrO
KbjAXmkwl0CJeeZPBUOugEjlsak5WeNUnAAkjmzdhq5Gqb+nCjXj9PWkackyLsBTKTIQt5ipJO2a
5PXwEdmxjDIpsPoNc1rAPKp1UPcU1N/JJFPuXnLG6tYIobui3UXi+e89vwct0eisesDlq/Rx0yaK
gcV+rWWWBirkT060+gFUxyF7qayK/SfEUtkCcfScVzsq9xJAJn9HxKHHYCgR2RGQ/dwRi74py/qR
ghf7smx3ZlZ9JP4ksiPV+ZZnEi59xedGuHf/eI40BqmZSlRwBdsU9ccsV8SmPq4rpUKW6gVXKQRi
cq7Xz7KGA6Ryqop0KNvhb14LpsOx4k+czn9zEIt8XhYdOWjM3j540xp4S9SRYAu1BErr7ZvoYgI6
ooL2mUlQUT65ZL9BXMuKUmut2+Dm5EOd2/COT833pdF61QL4C4pQkJFTHXCJkVUP5uQd9/LHrEdl
+vEsBlQL2m3E0Dvzg/E5kfDNjHet+4a3GhjYbX69jRFQ9uyruZFjqD9y+7Q96xQjXyf118gtDVkz
5apx0EjPldDtjNamQj1CecaYA4Y+OEu1wOAlEpA/dZ6L5uPK0Tr1Ql/7PFfCa1dGG8FqyLv8acSn
Ux9Rarqs4U888KpUPXvj+xGG06POt2pvneflFqY6ZTNiSX7rLaCbKAiNwVijecho+jfeVoyfqq4H
66t8VhOZykBwzjnDZvR0lKkEHAI33BMgcRP7PZ/UW9pVGLmqy4X07+frFuaJpaLJXSKSZ6Nv4LF5
rjZx8bJabv2szwXq5CCL7Sfjff0epzeLjDRZKIhSt9UCxxlabvhR/LflemYQldHay4uQ5mYAIlDI
9GFAEAokHhbvjrgxbeD8jdEWSE1hC08pRti3MtddYcRzS3sgaDyyH2F+Pl5z7hGBs+cULdzxU4+P
/APjvyDQJomEL3s8mN4z7io8NVGSAgZbpUBk72UwhebRx8tUBPbggHcDO8fGrCDFk1c3AyM4ycDy
2yeU8mShVUDsoEMt5SF2cyAnPQ+TtNQcHmkG0EvCOordTiSnjJcQ/z95865HQ+keFk1u6PBSN0Ku
L4Udxi5gjxWaoZSLRIRijmliwT4r22M93+zLhKShP2rV0nkTYUIw9TaDuzVtqobXw+gwSFFNDU/2
wbYuaWVTouzWnvQ/72Eb1FWeB9Tx2ZYFV0oNco7UnAV8X3W/W5AkwEbOyS/55TvDQyDFWU3OvpqA
RuHIP/DJy+sR91fxx5t206ueTeF8LsdgXB/L07gYz7FMuUKuHK3Yrm1vTvGML8YUjWPxiMg/oy98
QtzBp8HBq7uNTpzElRbjof5mxPYbokw+w5hlx5a8KM48u/DhsG5wlcOehpPleO+Imq7hPZHElnwF
I+moPS2LFO4JuVPuRRloP77TOMZZguJr++q6ecklJGYyU3dAPMw0xQYtWsJXv4V0D2vyXPErP2Hs
ZOSHsFxl2pKWZUqMtd/cydASszin5+ySfhQBZP/V55WgUAXFFOfwVeobFF6ufxxcbeUC3JYEBO6A
EpfoWeSth+KVhf8YRhnCEv9R8SYNPFqBL53SmQqL3I9DCLDB5+k+SotfcyJU0ebUNWns/ID854Iw
GV03U6c4fctXxI4VusagpluS5B1cKsJOXyBpTIRWimdaH42WhVkJ1DXcsPG6jTo2xHk1usH3sTkB
BLcsEkzZMK5N4Cvyihfjq2nY/svn3qf1AqR0v1HbQm6GPfEpJHMtJHpvTeFnDirDO47Uw0IBflLQ
ItSNOkA4+YkSOPNFoBESQyFePHmsJe0GDBYV16DzsY+VWr+sZrVXFPnyZE8a0s/BSYTI20rOO1qX
8BOsdXcOwRY/mglPNHkuP9Ki5lxtJa7tTxKGYxN66xWHztyNJWmdyXZNbTDPzrDwZeBaZzx++T/R
3RfM5q2tKbnj+7fZRfAP2iF5bCtKP2w9QeF5hs4dlruHG+lfuQB2NbVA5q0XjnPjgzFOFLy5nEwN
px2I2uBa0HeRcY3g6WIhasSNETSSTPQWlC2h6Sqnm5e5m/btlyXfScEfg1eAzwT7edr5Ld17MYSB
zV5AwVIcfrqcwHMoruMFDvQy6dHjis7Jsj6uXqVKoMJYyHtWcF9kuERVwlFlswO42vzcHglxORUL
tUQXsOLGOUE4qiAGDKLnP56GG2NTpCQHPdLYAqQNh4/uFW/UNvlkL7PRvPM3DKXMvmXUjjKV7HyL
blw9ablS3FAKFAxBHC6i6/gnU2jc3CW0p1BOm12czPuwF9luoiwzpr9yyxjZlnLJNV2XAoIEC9ak
r/Y52g0g4FNqxKtMga5DVzL4Okv+h7Ucz9AXjDmMJXnE06cr3NXxxz7I41nud+hEbhsDdgXJa4TM
Rwg7EhjIKUzOJv3qTktwnsBA3SuBgO17/DtPADY7+hDraaKTURWfM0mfHAbPTvG3dKUfbX0VT37/
a+Ez5JI5ZrM4CPwxcx+gAxQPvj9aDnNot2VUDNxX69P5LJIjrD2qPOalQuB4b2I7n5OMGGr5LlAr
e3gSU8lQT2hC9DN++Da2kkQXOJZeYnb/oKKy4cuOS9JrI0e/0EGYK2+K66HmVTgluDgRSqbtchVz
X7PD6ZJt840EA4mnb4C1UiaaRVlqYgmdPluexPeGw46xArkwPN2pgDQ5pFcivk3u1Zcv3OoNFHT8
gH97SIVRG8bQZiT3X2DsC2X5kYLegQDwY5OfSPycaQNmr186V+F1AD44ooI5YAvYolj0pvOS9lfF
Pj2ivGJ776/gXjNjPMM0qq4zMh5d0qZmxTXVsJIPWzcM73VLG8rhneeCGMBChZRfuj1oorTFoJ7E
GgoPpett7oPDTfEWgmiZ1F8RwXGdwIBhdHkDm4GMmcHfpee+JvnmZazqLO/dBBBD9V5YmBus3XyE
G/tnyyhUprl13Yi5HgcNGPYAWI6w9UIoL5ulXx3b2nctpAOPovaP3m15PxBreyhj5/tkM8959bbt
kfrf1ODjj7AQGlS1cVwQnv/OyFuJMSF3Y9aqlRcFNHzL/ERshD5TynvhieVWx/SRVNkdAYF/Her0
cnV3Dvcn+f+gNA19/52UV1Zfts5l3/pabCE61Hm+V7ah/lOokEifUOVFYj8ZIMyA3EP8iA7Mdfsh
NZ4uy/9b3+iFtw6OM1qUWRhPob8AX3qfNVHVjjz9WMhmTWqmE4iYCctzt+DYZMWnK1DfCNuMIdpp
tWnNi0rC0tHkkeF3faZGeofxIIxIzd4w464dE0559iBTuzZBWMzB58VcNppCi3RFMzJFrf8UzyYb
TZek15FSy3JeSGFi8KdVThYvWIYeRXyUfJvWvVfVqETWOGPnW8wxsltZ79Kn+VWmAx0rtGmdA+Q6
RTJVxJ4afxH8+e8DgFB08MJiuYNDMG1+3726Ji1aYln49NJsH7+KMV+jHTlGv92qvxFC2KnLj8cu
qKwTrD6+6AgLv9jy/fn4rWCZSLGfuypcuNjWCDdK6GrooM366q6wUPLQRbPKwZWQIvLderR6SSqi
0cjHEOS9+eYzWtNDTS72cDGyl+0rv0HIycc8trU6WCQqUsMRywl+/UnGRLGljxl6My8Hy7WN9fds
QBF5Lxo7VdUYeNFV4sIzOLGHADLyuinGOx1QIVPkm69q4GkdBLN67kjw30sHkVDxng9maaRZjfj4
Az/pNgwHDmyGrWbeGjGfjVCvBGcvbIkOc2kXBRtx3IPYOYRIOWMnaqaad8blthf+jqt0dobOBqIh
Wu3BW7buS7EDzWDXOGnzxyLWWbQPxcFhEFMxG8POhNzoANVoI7K6bkvoc1vcRdEnGNNE0mxcVDjj
JhWdbKCPwW7FQSPH2RLAwUydvpDIdSJBMrF+ThQjOsLMNVYQwVhLBSuf6ZsFeBTDlwYIv3XBYiqM
pG9FjYxws9Tlk/j3rIHtBYxxrIA1jIv5/QMZuQVh5XWZ3UZ/VKK8vwUQnq30aA/ek+C7F5RM1oVI
6h4ZSpdQpGxS+d+0vsGDO9ejCqWwf9HoJ1tm4XX21obbaXGtjEFSCt/Ur8gflCSMfJdDv0zFqDE4
e+RmDxxszE2ULsk1BJIoaO9cF7oT3dISXZ0mMx80CTaguwKsZDvTY3UBDf8g42bzMopzNs8u7yCd
dQR4y7S0XsFJ7kStUC/itSyXRLAR01DysVAP8bkrmz74DfWsogf3nn22Z39DTalLiOEJkNQSgIxT
sci/5rgbtSR+qyu9uscMlBCnPPDWpiROVPKDGwQVGTefAL3XsU9BEfxRHkMaUCO5j1T2yBGa00Q9
8LaLfpGcpmuQJBerU3CrAcNBZCimTinLID/x0ZAjhg2gRIeUZVTLvsnMW39Wwrtt+hNsGYkPETu3
LeZxnZZFeh+iUEoaTPWAZt0IHqnYDd/31QqpSbuPpSJpL3f5/2su5slX6DoQ4hweDhEmZnUHTwfC
ZJG6tqzkom0CGbh6wpQR/TZnOJhfO8HRSJ+01Lv/xB1r8YhF2VzmHYlOW2BJjKN4c0jisDPv7NoW
6G9qFK9Sjzo+0KqmGk8jbN0VbT3ixPc0toxipgSZpe5AYTvs5wlMN7N/JZfR9gCp9qG6obpJH6DY
WuG6CEljFXyH5H+3V4arFEws5sem5d1QRy1TDVBUc1xIYbmk4epiQ9Htq29kDiWFpJ2L0rzKwp4Q
o5c8SOc6oouS8ud4qjkVj+mRDwvP/bJpTD0nptHgDI4m14XAWz6F7dlVz2hT+QXz8NWxiyvLjlQp
0IVV13iuC9GCetYHk0PZwHlmAtgNQT/1BbLEW7MCxCLDig0QTutDYk2hHdngK/S0/FqPLIzyiGyD
2daN/HLmrLMRGIDb2aCIgyDay9F8p8u01yI46KFeAiX+hXoax0/koymTrzZ4yotd3OjdbfEIB39c
PP14mNTjoncAwJiTFLFP6Yh3WaEi9lN+PaPQBfkC3QPjSsoo58T9D3/Sy2e+lm7eig6XBQMrbt8T
Zn7cafRl05zoAPDsOSJIdhKgXgg0z8XQGKjZN0eZCUVXp6WnivGtFhLfZ/Nv93raZLkxZaHzQQdE
/xaOuae7Qn184sU8jMl5SRXU5hYez9m75yRLynIWdM2prZ9tuAZiFwEk00hczDvXS54m74Ilgf2A
EErlSAjfjofaeauZuRpIT5g7nEUdS9lTRt7lFnprKnwWTJfAs/j2cRSTAXeVdSFcNjMY/iSO6cil
MRgpSvnWr4yCjtOnwTPRUYWSEhv436t5iSSTaQBNUdntAwsDmwTcJySJchUDjfiy7K+ImwBDOJDH
kn2sXdqBkb47RTycJbPOJZ3P3bvs+78/LRKJlkb6Wm0ACwix5tZc17an2Bff2hRjSDb+EUPIj5xr
CIN9zkMRIG2SOhJ5n/C6bYAf8+uWOU8R7auZpzD9YjuDg1qhFCBqSHPprek20LRZtPgL5OFzxq4V
GxBd63gu0i/J5N5qJemlOLn5n7X3ECTP9j7Ib9+1V1/R81Nk7iGKWctlokWn0AqsXWbEvelR7hVg
USazqo/Z7k9JT1Gdu2fgpIrgw4DknQouWYZtBttAp6DJrTym7pRgOjrHuhqqY2fYWaU5MuJZYvdh
cN1dmk7TzZv8SVdhhTKT9+7mo7WivssL7UFYUfBwBDO/TYbpadm4Bg7BTtaz3fd5haaijpQEN+EG
l3cEwyQb3GozgvU1FnqdsJa7ZmJKBB8MRRm5wAC/cCFVPdnL6fBZ1dIVGjQKJkqUu+0qiJ5P0pIR
3G6U+yBYfIT+k/JB74nuv1hGLb5THf0J2cP5VhgLiovKV6rlYIJr3sVh4BV7bJsr++MYBiHQpNsr
p1CueEtSBw7EwJEV07KyUGZ+mVt8HmTTEAt1wV85yN36Jur228nq0aZPa0ul+CMrCgpi43l0lS3U
3zrINLSDFGK7B7FP6iB8QI2n2myPEuSVH1cdkp7gpykVJNUZF5wTb+oOuGCxi8ks69AaU1k/KhKH
cs0MetuYUZPraOqSkq82/Z0+vMImIgpX64/7vG4IrDyZuviQPz9gPqTM1SbMj7E/r7NvUosmwgSw
+wDlYL82eZEA8o2rkrQFQmmdqBh2C6ekJggcfh1tFlKri7vf+jGgFvswVOYgkkTppeoJMrkZPjxi
EM4BTZ+TsFO+EpXMjS8lufT5nEyHKlal5JetnZn7qOMWweeouaQAv+xNaH0tkyh0mFj4Vg5EZrVK
tDiUYSNjAYQmEbbXFbMmX+SKOl02Xn8D6mJiYmu6EpG1mWovdqawYEL05/+0OmQsSBcmh3jg3DR0
AL2D/3EVvE+rtoEZkfwz3IFr6Dymp7NHcke/YDQVPqOwTetoecL1oz7swhV6A6rdaMWbkU83Vc5o
Sk0h4QzQtLbObvzQLy3+Oi6KBE1MMouxG/umv3jSzZ6RQ0LH38qZMAOX/bqzr+65NhtCvCNyKL1C
EuGlJmR6yOcDhXfOFBfzsJNAKbdRi3vJYwaxW8tnEicHr9+loZGnXdaTZ8l4juKLsv07Fe/Lt6RU
6UH7UIeBh+xKZNHkE+9xaKz9YuV/qa4VCg0PRw4ouQU/2yli4Ovyxq/UFq4CUxfOkp+CzoZoNe/p
c0/UH6VQOwNZ0fk36LgMLjpWHTsnhNRSdO0HgnhI9+IMXNbdE1XKRNc2CdQhYon7DE8lWoNx9NuL
K6tujVU7TwtnKjkMKwW2q6TGAvcx+pef0HtenAI0MSKDRmjtdZcCRVVZY3D5btfjhVDTB7t/+ndG
ByYFlp86JVarqYmDLcaS+00E7ySmO4Vq8CcHY+naR+aT6sW/Nl9dZtEXRnls1TyQPU/lUuUYh90D
Bch3islu2nh+ZLKkE2g1CFf8irfGpe0kJdhqFi7PppvboFJga8LfV4nsNgFlZPDpJNtN7yPz6+5U
IbRDHQFRf+SzxNV66otB0rTOpzXx2/ht1UfIzWFWCb9Td8CXl3S/IbwIXeLeZSoWSklphrRdpXAi
XaYPeef9QF8/eplEZcVtfMDPHAvBVqlf5PUgLzSV9CDI5y/JaNT4I+vaSyKm0gQhzOgaPu9f+iWr
izwkUU2CW7nmdOfSz6IN0irBYVWNJaK/bRbBMR7kOO6VRa6u9gUKQyv5OfKlFxQyXlLDqXdjyVEf
f9MNCexECnxp713Iv9AA1thfxqhpWsVRmBS5hUSco92WxTil8FIotedrWru4KrQkqHGmNs/n6ZSx
qj+R9g5AVyglkOHmn+yyVopHMsQ8WwP4cp5p8fApKpnWK6fG2KDHJtXohQ0x6f0nFU6GQW+LNiyU
JlG7e0YRV9Uocx6bDLHXEi1FzZlYu1nwAtFevO/Jv8PLb0rTlYhD/ULM29/a8S+i7nRNQT2ldNOA
a2lA69e3pwQqI73qeyDgCEPvmyryivf4mrj/0RiUQnHkixEveL2gTmga0p+qL16njW0tUckg0bz5
IAXAXWIfMZ4yEAwth/uCAT86r5HB9KIyPhxeECmqXBArxUYh0cnC/atipyU/FlZbcCeikFGTdWUb
nFr75GwPCGqM8X7BelMp/cT8161qYEIalOPR6VMBZHt1KveloPYtfRN3w8r4qsUowGKWP1qx+gr9
sRDFmKYzoHfSOCjaj1spANwsrg5DjWmPq+PlU9Bz+xrB6OMwrZaL2seqlLjPzG9kRz9pjmkkKomx
yvLiFrf3HRv5/9lSxV09oUIMdUrlk+OliImtMrR0OOrFwVLE1f0mB5Wlbmk0Ange6hf4FBDKbBhJ
OK+08gOHlNYQLiLhCiwytpmP4ila3eBSVvYCeNEbpQzaxfoWw7LgwANIgYzsUnDiK6wiWpeYQVtw
mmY+DaIIE45/vkuuFZCKeV9UhtHDuHwpqElZbhXBQAQB2biUtiOPlCCKnGKVcn8PjOnIzHFtL54W
uhmVwfF3Q6guNtqK8rnVmHVphtkjlUEG+3t0YtqaCrwXs46YLHeDt1YealEGwIEy+7pLnl3EAZZ8
iU3v4f0rhVz8htFQESsxmy9Hh8pMl56ndXP0DaS97iAl5z6nSNwrwW35p/QqOBOMOEkSYt943049
MbIYZarUvOGG/c1XJjMWjA3TTPGdabv3o0TAh7oiCnFiNmdLydCTWsDmFtJr6T5Sxee/qOVz+EAQ
oHfCY30cZJyz6HEoxN8krH/4RhpkbWRp6idfG6HH10Qlw4Y9Mif0F7jjr9ILlrtWUPKxKtFaVIpN
GNr4Qf0HlHZg1CEF/etR22SFqcq4d12WvYUaWm8Ut8SFE/ibAluZn4kEx3NsKn2ImhGa09eStDgO
r+YJbC6Z/5/NtJ7DRO6JNu990uGqSHHtScDkFGf9FjbOAVx/+FIynd3oxHRoEZy1stZo6E/AyBya
zzyrr10ZKfp3wX1dICqZNjx3JMLQ97Fn4UM5ie2+PcAIq1JlqOKUgB7cnRDXinVcQfO9udiWaEzz
7RUzGabdce+PqjimCnLxdqBic+H4v8frG+kwsdT1oAFY4lgkHQwabc0BmG+ob71zJDcz7UNDZcpF
H4cT3UKiEm3F0kioazUr08mYQjJUE3SMFBAKKtz+rixWzjhOFuNgUQaFusA8rx6ILSzHMcbzK3DO
2HVZxITf2MkzhSCDo2FRVI5gtkft5WdbG1wX7pt+mLlOghYsJDtP8oDBSaKpsL34k8aevjOOta8T
fchEK+/VFOO+uOikNq/jcsmdDrUPdsc6TJ8d6gZQBUv5/n2FlwWkiD1QDw/Yvd/QoMFgZ3lnLex3
JSIvQG786AjAfvlrpoegyr5MbR20wLGUfkMf/o+Lw1BU+oqO5k32Y11qKOcDIHrtSmUulRo2QLd8
jr4RTM2bnCTJXiiC0bgrBzTgjtSRB8O/lwwuoF2/7sdcSVMcv7GoPLXyDJ2JSi3frgp/2gcGv9mB
L2qNoL2HlwByaj2uB/GaxM0JA3jZQJUKKdK+3I84xfBJgUd0Y4OYIts7r3sD1H8XxvItgODtpbDj
7KtM6OORbPyoZvKZCj24akSghMWU/3n3Ye1xoQnsC/mR+xEg/BDQ0WB6pLG3vr4O7efWBQp93Wt4
7KnuemwqwjtZaa4KDUaWKmKzTcR6EW5xhLevU1HwnIvDV0sGtYbpHGxUB2zlWsbNIn8f48YT2K9i
RDX5RkkApGbU6cRk7sYAoS3d4S1Gz6wXxVkxiqlzlJ3WF3cu1Sf0jc3R5gzSJkqStkFTAewBIyh7
PbECepIIQP5p8o7170XO6/XMQAzF9zfM4mYx/rc83/XCGz4Fs6ixCkNmid8RhWcn3lgbQ8TIhzhn
KqBhu2QwX7cnRRl/T57Oh1bEGTtgbPrwwKTAma7viKbK6SDAuKVddopw6dWk/eHzZnhbgj4SX/1j
RNm8/u7Pqntu8Tx/NLJxOIdGG+HdRhCpvIwA6qWV+bADG+S8MXkH97xEtYc10Qb85cP5XbUTrTyU
GqDcwXxFy3S0EUsQ/HdQ9e4RdfY9556AItsfjJaIvzGFlvMQ9q472nGq0vm/NEJvvLiM46k3MGtX
71RfvP0CH2e3wvKzYnRqobcCHkbZXbJCLDlGPEkU6sBp5d/jjopvVKWheMyoDENpI8Y6rTExfW9H
AzbhpcKl5YR0Waoks9oPfozwmyvO0o5jmqbuN1UR0pOhwYRKGh0P0ePfTvlV9unApYacTk4m45UQ
2HZHD+aZiQyv8bvM+OkYBMKNEUrVfIk0Sg/nEZfqUaT8FLbgA7trOlKucOv+SzFoKFdNkmFM1YkS
XsPtbvPTSJdzV5wXBJ+6UFePSLMymmuTIemnvDcGfPwtp36rEr7qXxFc9DCeoaTneW8fLRFkDE5A
WTDZCvlOXEIcGua5RnLAvsAhjhIa8zgKjKqZPYLju+vflnZvD5XmmYrlzBq/jQ+oI3rAMmmybZhy
U2p73skl8sOejLp7ZXG2RRo1SxrqGqQM0Kv5vbPUAUrnOjTXWhyoe9ab3SgMYqOJH5InmQwEwsXe
9Uu9O1h/NoZU5eSZy7OqcHVomgDW7clIwCGOh3j9EvTxUmp6thnsqN+UjGVMBhX0LggTu/kT/ZxP
MNnLrckoYdFSWP6fy0bvhT5BQHTo7zOvQL911CC7jl+Ire4oW16l0gFHa+8a4IvFWHC3EpownGBq
up//lviPxhB2dZl3hI+eOr1sSTZ45joSOpr2vfjqYzYpsw+DlDrKbFd8D91J3VzSjlYE8Qnrm43e
FjpEx4bY5CBvfKRHJVE/nbOMPYBYwIEnbR6gzRa85UwNuVXBeBgGk5WdGPA3TdmRrALk5BJueYoO
R1cL+L4FB8BCgmbTSmFpYwtgcCi+5rU4yfefglXcOpdnp4eCxLA2bD3qBaqIv7GoRSglPxJqVLj7
PkxTKkMazSmlEPU5Y4QTsZlrWTukIfqvCNdHPylq/WIsLjtWmCV7AXp9n4sMDtQHClbOFJxjAgQA
1a1gk75bzWMPn+Q/HkTlLslT06X4tzQCEqeQvrWCq1IFvJEHucDrTpmpuxJe1e6bHtklNRc9CTKI
we9GQY9S8nE3Ql94YBhoHZW7ofpa6Sz1HikzVfLBrFbYifaWWhHWvQSqa4uxC/WmcmP0sk+gNf5P
aj5UqOOCzukVXQ+zHMsVtwwa4CxUtpw2WhUsvrNbwyuSVj3Gw0rh6AjtRXpn7x4RjzHaWZZ+yUGB
tkc5d4ns34102q9vxho6LrLVA03p3ctvzDxzwn6iFa/bOW2sun4H4DisWL81QuwaCGDYD+X8GRlV
LsOuNo4G/ZBkgF+8nPRiaRZeVKTqXhRAjKX8U2anBfn1UfM2qKu+1NVpbhY9aVdsyp3QheBLTfE0
KH5TgOgWEi4o0VlpjlWG3p4WV4koXz08gdAJmxt9e2ntJ5bdKB4hYkOfwdmqQ4DkfZrNUzGeCEHq
tYxgo0Jzp/QaCRQnMm6GotWpcrNxqh5oGZLTpqmaY+U5tlGr/MILlMZxYKWan9Jqa4YVy5ZRqjCO
aFq6Brt8i8tiogpQImWaI1+Pdp9pq06aRYsUjPwb3PgEDD5i4MJO0ug53lBaA74AUzyFD25mMb+r
VVc0DbaXsANYWBZsQoH+a010d0cOeSdnMrDXatcpAuqKrBFSY8zEzUo1nbTX9ugp5xajI9q3/yGK
Z2UE0sHFR11bxQoCbD0wt4H1Uj5nNfZYoZj2GtE4UpOXnEqZRya8uBZBmm7fc0Dx6phW3mIXMmHT
X0v7DGui/hHC2O4MC86Qal06eNbiHG0q3wo2xAgqCq5N14QFQhPkWohiv0yt9PtFKpwQsa5OZGsw
VOnto8OnRaz70vxXpt0w0gIRgIZWI7N7WOxJ151a5MD3po/uoxlGksDqahNiBLj43FG1IqC/9HN9
mQwQo5D/5KCE7ARyziIlViA2MlLUPbX9wZEXq9a4eEc4WpY5Jyi2qRzoqqLR3Ijs03CwLwvGsGOq
Qlcaa971KIK33fGfleuQ0xz0tsIlBAp4lLl58qnioivbpZyTvddjnEMe99QVrd5E1zqXLpFGjigZ
0vhzvyMZuFGtNQG8OCTi8I+OaWPMvzOoa+SGYw7O71O7R9dRJrmSoCEXHz8HfyA2Yt0s4F+JVuuR
DFAVo1MlrgvA3S9RMcTW1Wns8gXehxtzBL3huQXDTz60kaDfcp8/uNUmYdnbSKybirzIIzWAsKh+
OuMseJD1jTpuKnNDW0nyUvioybIRo4RrBxYLH760ZLDoRoEdNKQ2X6LAOyl3tpzodcTYNXgX+8iM
s5Z+Xsy12m/NEIvaX5Pvp70JjlBIysiCCmASbyksoo1WzaSiHkPnev1D/lfisJ2cnYDiLFZZtecA
EPvAqw6+075fR4xp8qWxBQRKbdWhAYFyB0D5RuG2Bf2SCYGoQ9VVqxyzu+hWjzPQmonfhZ7qerY/
KX/1KPv6qtB+tilQWPyeOiG6kdAK74SUjdSjD/spWQt/S8LAJMNhmOUXdlB3jwuJUx12H7abqLqn
8hOohdR1FLDf5XNeBv0oN9JsYi8r6BoGLEvKg73nGtInEhVy3PxMT0sGVEtJ1lIIxehSKff+o0C8
jNEWqAZWlPJacyZkDaQyFVy10U9l0q2UzCmk6nHcUJBWCHxlJA0JV2zy+vRBaOo4hgex56QenlB+
+aXEm9O6y28pmkXnRN/fFyJMy4Ba3Lj3rB2N/Ll1ZjVE3IUYDsn1eOje5MhVL7TxfF5KGVKKafBD
U0K2cKOh5aZE0jnC4ERx0QpEdSJ8e/FWYKUHrEjF3U+g3ONioLkxkkYsZoT6RP8NU+zJWhlcbgSz
a27oM+NDLj3OD3DOEpt21eHC39HB1xjSamBX9OoNjR1/R5wzYUgDoq/7Tye38XTJpDeVp08nq0+a
Kb9foS/sJLX5ASAH3HYDhnJshYJZHT6CS7hJ2FRo0lAzNuwruWCnP5yRrS8kaXgivMlJNqg53umv
rX8qMDUH2wNEewPmLDdo8psFSTY4hzI7kKCTRlFbQ9mtcOUp0pqHvh440YW5X3EATZh4hXfpCJpC
ogzDfjlNp9BWE1slKwWURZavCVtNjSh/PfvG+wSS4nDE7d+oJ1O0ZFRESSnKVQits7KM61Hd9uUN
8FjqgPCJx2i3neHJaxJvQG6vxQ6W8dxSWXShiyTgNiR31uOaHbq1quPXBf34S7hX4ah1RftEsjeC
G5VlmWciJXlr+UdAoyVjaGHx3Lu0w1zcEr3RbVHuoacInBG7fVSJR7ORr+/yCjTJylizcKX6MWpv
opxibYtIjlGlHRwVnN2vD/gt/iHm+cFRMakt5iv5lLVNP/Lo08hPNdwwkQCi/2sD1quGly7qv7Cc
M8Ox0Qg/mnmL6NCJp0YnCwJhaXfuz61dfozjbQ7Mhtv4CcRaaDH6XwMem4tvbkmJGKNpr61YPXXN
yBmknX/GGX7nyQEeYZtI3To2AFCAdSEKIsWC9nx6/oau7tmRpRi77murkxAG4TGdKx4S7RfpHUe2
r7MZBio1tb5+2NVW3/wrPlFPTJ7uUO3JAE7MAn7rUCnkDAf0hntYcGEE+hT6F8p3aMlRm6zoQeHN
BOJuPkhdOgU6slp+EHEsesJdeO6uI30vwbSkcBx3N254Y26h3vSSd8MYxiwtCGEXqc6OfOJSnFYK
RqtSSaihh7WObEvsaI8YAJ3OaPHISVC1glHGvV5p2owljFfoA7Ex5ddcGKflfpc4dg17gxsOSO7A
KhPQ54JmBc6mZkmmdWZWdD6YGU4Zvhq+KAqvAQp82FigubgQdZtmmAiE/8jvTuexnYZVkHmvpH7Z
4AYuLJhIZNvBq2pn7Grqmahtgjf1anFdSPgRNITkOwtVGdJQPtPeZMDq5GyP06M4lrlvLXlq2dWX
LFdYRgjC4dqTOJXgFva3lpZGfVBwMNlc6XpxoSJ2o9PmllV2jHuM0lvrhx0EHj15Upe2caqLav68
6qx1oWefj4emG4bRC8yvqumxteVZAaFuQXZc9u1eXAvm2BJwWcHW3upUKtno4DeD27BEIpyLIzDJ
zC83MyEM4H9pYY9vqWq5dKoJ37o9X8DHrQoJnOLfC8vI6F6fifgTTXLHk7ATANX2mUPtvfTvZth9
2aA8SS6k+PmUWp8wPM2Bfw5WGGGl6Vz/56xH61lK+iVdLSlwoT4V7irlTl2qJUqSfyowOlrpnU0E
kadBHUYdhyRmd+LgEa/PYjesL4Ki8fmqGi6LA2AW+5koRty8r74jvBH8vQVm6tX6ncT08DpUKHaT
m7Ty1KdWRLVXDBnAFbESL7qwqk3GuHyPrLZep/onunKzOsaobd8wZf2X/Su4PxA2dbcAS29Y95ZD
4VzxRnsEMlFpRILRwenoadU0jx7UhHkXxE3+6CaBBROLsYcng7tHhbNCIPfs+XjQ6wFBQ1RZAW/m
qeGaHeWHmdR+ciYeregV1LGS1q9y1jET62LOvY7U20MstMRg/xcYtGs5vJv+87c7gYCE/hAdAr40
T6bRRscDJRiu1WavpApakAoTBxaQ2W9Mpe8xURO1s9y9WiYmkZEO9MeFGM1goDReeOp8MaN6Y5Ql
qaDap7VIjvUDLBLIBtB93UxUTb0RQgPYbDibtdQXiM77cOofy92MHrEvflcFLaQC7HdVCGQj7uKB
dF9h8/y2baf2BjXxL35ITypwbVoxe67M2BpCfZFakZRC7wkjrrV0vLzjSOupUIFzABxjXT4MLwig
lYEAyw3MfNJfX+BKF6YKVNAtcZhXHxIe1cn/Y6ZKJao6sC8oQ3WwyNYntC+1q2WY7Z2xUmS+hG+j
UmriX3lsc+8OoT4Rz2pZ9l++sTXmLIeDIYXB9c7r9AyoknQQVXmjQmgG/A28GLSYEhTS8jUethpp
svY+CgI501g9eoxbe7SbRwPpRdGEeGQCe8Mh/tfBl7ixRWQoeM0sFQErTtzvwJZJutVbEpidIuq8
3H057+S3WALuiCwi6lumsX5INwhhaZBdLLVQ0/tZnWqICJWXGu93bxlNDq/AN5e4NBBwiSYAm/A5
mtZ2zgawRloNYMQqMTgmFX2PpftcZcJTFug3TK+IXOUGzOutEto9c52TRtRwp8PogQJRysWDEq97
n4WGixlAbFl5vw5xBpSpGF1fACCjeo0ucB/rqDIbm7M0EyKeHgDnHxECzPEOnzThnAXQmCHXVWZD
dhEbRPNZfK3vPMPTAkVNyi7wmCj0tJe1trCrs/fxPs1zTBFZxdpQpOW+MA7Z0ZPzCivmFrPCvrt2
czDUjPCzdy7wb1yoUyMOVxo+y2+sgGlUsZHxsq2WtCQ5pnoFZCiVQ+Ten7pucFKYmTI1sYpxYAYq
Ays8u0p67DQ8i9H662WM/M48QxaUwxmV9TC14AYP7Djj7XpNY6dZ5OUYUrDvd7kT1jcUktQ2igl7
8JGyT3DdPpVZ79jaCwjYTbCR0LtODYowIfY1398OtN4WC7yMT4d5w3+wLaseA5F/cD0dVrIKCHpN
z0mXXeXHH3bNFFMGqwsCTgdKPDyL4HHrLmBoQCkh58GiRAGdOtbCYYe5d+aigU7NpLRK18pacrJN
aNkmZ/+34L9dvEXNKx1awH7A9nkehfh6bA7RqKc8nm7ascsMroZD/2wEOn6ND5XLx9MwBG6Hxkbd
j4vz2/06g66P7PcDyzp6a/ozNTiaLRg/WvKJf18cQMfUaPFErQEif4VSW3TuaU744ZcT9mv3/KHc
SdCiROlaIwW2VeSQHKQUsJWQAbWKYQIXeAH1bB2iMldyn4c4jNREX3IzUmjP1rMvIx21REl+/o4G
kWAcw9DQeF3XwXVoaWf/hHUeFR1RZ6t3TZ+scroJLJIKMVfJ1RZzfTRIjZSbGkO3dMvDkp4q/dmP
fouS52sxeltlCN1rd2XCedRO8U9yNS2PWb+X7By3NoNlbCDlapi9v44NNhjsvraPXM3/XZSypjZj
NBmyZb2bhAjzbo+nkalQjCUw8Hsr1JdoMTM0u9+aZeHofdmkhlObv39CwTye+Qo5nCiS4NIuhC/F
D5o/9ZDEni8GJvjiafieRA5p+Mu425rroReBeu2VbvYnHyNhYjJDoKezaRo2B/IocM8J13A/JrbP
E5lMnymhHS+QsH75Xbx9zIx0GhpAJH4VCc4SrKEtsHaJ7XmNrt9/D+riG/8w2czsYz+gWEhJ0eBd
xN0r3HP83EpfVE40dseWuNzFZj0T+Tp2Eh/EBd4uA6UucdL21Nok9PezVlN7aZAPvbNk9Uv95lGm
s9ROfwbZf+WHks7P5TEQDMJ6MpHfcmn0egN9mgDPOawuEhbTuEzcL4rlqy6ZJ8+ri3dy9IX4VBv4
ssvh/5Z1E0gmfvwbj+rKdfXSzGkhve5LjbeFKBN9VMUcNZ9AnQc8EvauSJAoqgChbkKpCYDCRaMl
gae1Kw1ktdDsmjV+mTl/oOIlcrQ71lR5g65RBeHv31QEMIWyZinoY527VyHUxp29r0MjicO3tXOQ
G9i2OyfRBWgC4bErNGLCeJUNCQCJPLhgNY7Gqvea6GWH3ESP0VP0NQC5j1PGDnsjYe5+sMAE4noL
LVAB9Dcg2Ci6sWFNFmpNOItL41u9a3W2rGY1nkHrGkN4G2GvC6MGl5ny/4tpYet4YDahU4yrhhr9
AAAivALzNq0H5LxZ3dHWb4N+jr82FCsw6jhGKizLNsKvLqZ1Ox6T3ZJtqwC5Gu+fTdJW+wU6FoEL
Iqbifua0MWMk2DbSmWO8bNXwdm6zm1z0VYzgaRyCYysu3YMuyoqHt8NGvyLqWbyxHhaTbv270nN1
tRXR/0shGwoCB0tFWLzum10i58/iXcgKK73ctS6lGW6eMNtP1PBBoiicSgY/Uk9oxrBwyokLGLhj
B1Y79dqWN0ftVvApbFSlgt+W51DsD9Rwqd4ld7YklypzBttEeksuTAQ9MevMOk8Q3tiNOxpzMufk
KqeM6eo+y4bMVr+q1116yBEfi6JO9CpUq07uNUPS/azFrtIfyP+9vwRhIIv5+zIrk2qAQZ+1WS7T
XsK7G29NeAHiVT2I5U0jPdThaqtTANUq//qXvojaFBlo74mHvP9xwEVIIa27q3YemV/lvtfJ+TbF
M/nSjh57KY6L+lIJUp3LnmlTFK5cnNjlk3WY9QmERZZFrKI/DM8oCQsY9Z4JXKz/YYmNbnuHbW2T
nK+7gvnynqlcjb5UgyGlBQWeBeGruOQFaAX4iYiGdiJKHXwWZvW0s72ahyFojtY7y5C1+SNyLo//
Q9soOYVgwyXWb1yEaNSrPMI9nyBFGKAJ0hezx/0o80jSnrdvKS/2LvG4KMuhIByESxQpvMjyk+5J
UhxMr/7YxnCpjCYONwShg2iUP5599aPrzCo87Sq5/f+QEFeVqtpJp43TwidlP9VsUnwKpiqGVAFW
tuTDP0q4NCSpWFvrbarGU56In00wHQNAWuAlSWvnWgyIqxkdYm+y8DJTfynHwmDcsWPMjQviWsxP
96ETbebiYJjr9RNUkyONUUGrQRc+RbxfyKPjPEedj+zWDihoZHSxvaWvPpTcuKFWHgOw6eRjtHYw
05mMMSGICd3Tcp8ysOTmIFTnr59X3W6X6Tmg4A3yaTsbmEXt4/9hmfpYaCx1ViIT6bjVd0F8c1hC
wEAQQnh2qjPLVr80MLd0xGxgG1JASAPbwZYyNhME13l2RTx0sORE7rvwFF9D6xrBtTv3fwqH8Jl6
22LiWbPFKTki7cj3qifE817NW1LS27I9g9ReJm+MigMO/DhUjAi2a/d4EXEHrsq0t62rj0ZNbdOt
3/Y97H/bng6llItauZmwLWiVGTs0U3po160fJADP2Uvw/chQuWJudIAsiXccf8iOgNbZgbup2KDF
g0obiHG3+S1rRHUCaJEklb68mHtIpYNZ+Y5eGWW3uaIQDYdtx8HUgbDOn0whTosftF70hxO80a02
15DESGoXji6tOWMUw1ylueCmVArfVoKzYkvI4MuenhsztYxnvBciwws/H2VmT5ZDU5iXpDPVOX5B
190dZcBDf5zItiCIo5iiPCvoF6HBvVwc+vfwqcLs1NLpjkkLEPCO007DIn7QtLRIHsooW2NOgnfc
UEenQDIQMxTA2/ucibDNRcDOq71uwABoaPhg4+YMYgXJHW6pdLc8GOXqQ0AstBJid0cCR9hLtAan
JOivUzVCDrDPfCzbUcKqEMJsriBXVbqfeeT672MbF3NQo5MyJSw6aWCAwPxz53NhH78vHL5b6zQM
Mhw1tRCp62wpkrc2iXE64MtNn/mywcLoXRKgAwp8jywWf6xeat/osH+13GwgBXlmtdZNlMGIw5To
95SuDpCOya9yf7pVbYoSSoynpZ2NYFnCksjSM8GArqfa9DQD8w4ep/b3yuin0htH2CBsBIET2n/7
rMObiOErX6ny2W4qvJCsllHD4HmjSFcFeYTYfpcjsurbqvwA7d3CVR9HLaWlMRsIjlXsu4haPzXL
yMVlXy7FYjlJhjE8Yzp+Z2Mrqb6ZzhoDXsaGdm4lAid3HNRN2vUTLFS88s8BJkTFKiblCIkClEjG
8D+6zceaSLibLK83hROxNdO6Nj0qghH2NWyDtM032djByzExkp7CHEHzYWUSCbQ6Gv8/Hasez4hY
eReLCSju4sldKkFVMOm2DWsj0FtQXjdEHRVxG1MXZsZMZ2xGARXQ+0PJRZJ+Uu+0i6+v6u+0lQEa
sVuLQCwcnnf9rwH6uTX8pYK/qXeXqTrc8YJCmXiFGeSK2EcDzt4EjxzhvsjciF5IOtkWN+hBZZ4t
h872uoUlaCL2122uYlkQespN38cmlpBaQw8gYpm55yMjhuXyqa1gjgS7Zgb2WbOdvrYxPIyHw/D0
y5YivUOKxASGv4IfPS0MqpFVaSxSLQ3hAsTmP+cFyR+P4dzBSC+m4JIu1A90a1N4viQ/Di98xhs6
od1pYZN92UnMKFMPAvQCNPt62evujpYzIy0iva/w0cXLBq/WaNWlw83QydQRpFSDHgnXIQ8wgO+2
rOxxE0RM9gwc0pMazrMKdT6k0Q1adXMw2BjeGs4TWlL1HESIk8N83hCybuH/vjT+6hHAFa7V4O0r
5xgQZYxyvLkrXpXUiIc75fFirsl696mYbxIndCAmHVjYaVyDp+iGP7PRO3DIP05BhIq3dTJU/ijb
HPNickrD/jD6d9JP9qsBgBAdlt326B+VRPdfJsJEUBdEESoYBtZNFr2qijo7WUK6y3MWlajHAbaZ
0Pj7YenmSS6hj5nWNdWDWCXzUzx6dndp1bL11st1ssLzLYnL6srZ1OYffCBXYk63Fak/2KoqdBqq
6StlMD0luiAxngGWxsfntIi/fLx/oFDILqtJIhVlagPUOK2HmIdGaMD6AnHZG9YI1e4F9bRM8HGV
plxjVYmruPGRLhtpvnaFnhvdQGSR3ahyLC4aSXm0T8UMzoyZFumrtf0+N8YZSWYRRWNdzyuA+v5h
MjDnASNy0KpC67qSQRDeopbhZNQUsRnoJpQTiLSK4LKMIaAQorFEWUWuWdDo1MhKglRbPAIR/apM
Q9hAyN1qasXmxAOQRxiJO2wxIT++ZEctgtc1xcxSePwNH08S2vX1Md8Wtrtd8HFIhU8zPC2HeE4n
iFXIeivn+/MG8d/H8mDoUIkANpIUnDIr/R0rF3XRmPUoUY5lJvYrxs/3BmYH3adN2A43GmEB2YaZ
NSPX6fE6m6bJjOMiPiIcR28XrUutukS+kkgMdgBYLrRhvlP7srFbcXSNKv/WPZnyuh5jySe99Ohz
wCMVFCa4m+5pZ/oohlEVoZ2h39DlTnkQ0BZIthey9HEG3UGiE3LOI7I4XgCBiMaTKCxN4nBr+QYz
y/+kGKMo263S37JOZdRAcWLH+tFjvjoU9bWP9MBWagzYwy6cjV10LfqDlYLGUjFuPdheUPdGhOXv
fyLNu1Aw4Nww2b4gKQtCWs4JsHfed1w09TM0o+2xDLSPdHFsuX5fP6b0HD93uMh7nUU/qUmVDNa/
dXMNoHYbSLspGDQuoVosrzbDJrbHctdNBHhTFefWRHt36ajHGxmuzrsphu61ZOtHsu3HJ968GRJ/
29PJ7jvT1hFrjPCc5oGc9ptmUIMpzBi5rQksafvhib0RCiSpxE9fCIyaqjIG9ZNr2Kjdfn0RLbjd
a8Q4bjYywvGxBDRbyQTm37WnGSQ4wJfa4AU5zDshBLW/h0/9c2S+6d1ucA0YbzanYXs0uZwATROa
2fFy3BavLblbe+XFdvOCOQNuOZfYkudRFosPfF9Uy2EfuqQ2QTeeOi3kAOMiV8iPAFRqwDeMYjFb
1Zh8ogl3Fr+S1JH8/uakFqZtan/4dSRDhSgSIKccjQk7O+vMnRzfheswDYAZn51Wwzp/AC5HnUjp
Lj8yZqismvv4C3IhgwA8MexuHvblnCURq+GD3oyitsgBMB4Nc7aKHMfDcHHoJW4HN5qdpDeIqjpq
6hopVKqew7w7wOFRqnZzxWdjMncK78dXvAqAMnCglW8aAqAeQY8Wdsc/gYlWSOYM+tHOCgy21Jsy
XEaijuya8A/MO/QbZI+6Awf4MjHglQBMk9QkexJ1weP82Y8kHxubIQqp9H4gqP7die3CgCha/ePM
bUZ2YC24WAdxDhkzaUk8zh1IKqNKAA+yozTJmsHqaRxZb/b/hZAGs3i4SycrRYiy5yzH2Kx0jdDD
Jc0L95cjdFi17y+QNFoYdDHKaDiICyYcYzyGjxDptOwDJYVPh72Kut5JXiG4CWfp+jmg0jXZ5wyQ
9Dx+ZCH4CUlMXkcRgKMf6MMmzg2uJy65mHH2ZdMYEkn4LhV0zi4CW6t7UXwnjFxHSDTxdILVfiQZ
DwiP7BfFSMy4lP2j8pbrF5iFkIEa451x1QagSBP/WhirCPeRDj2yaXBpkyu/KE93shL77SNWhAld
9eV3UkOouISft+sauJdLkfnmLE4WnbE2FLtLJEa44OKYhG0aO03Of5dKgWspCHklZ4tIAsMOiEXM
1WMwykzCYbaXJbUtWTk9PDOOXh0lAzo/JZyXdzD8klFRhrjUsuZlvq4yGtpvaXDHU8YqcKzZYCan
kJiuin+JABcFWdasMooX3EwiNrcxvbbDnoeB8wxWyFmVmg+Y+e+qfCf9VNdkdXIkcPWzA0enQ0TL
Zh3rtVs12gtfkc+Uxj4O1YBtIPVWd1SuImg4l2tmf4DcqCHkHQC3FHnoAne+ZUWXb1aqECgryl0A
JURnKNV9muRDR97jkb+wMJnjlcOlwFU9gqQLdqZklWfdwtLD/icmUXILdeqFDyeLx53Oa0A9QfMI
skI72YWVhOM/4DAOejaCFdPayds/b18Q/c8gqvZpx3Ivu+ZN4FL2KuUSUdRoJlGo/XmIwumxNH2d
r/KR+6K5X/xmY+7rIy4yEbZTTMo7H1smo10aOas0tBuKr9y1UBZ4y51M+vgm5OEXF4cTUbYqnPyg
1nS0t0Og+xlDAnnXF2hAcb58viIVz3Ox+dI5fy9Gep7DmUvITPuUGWrHto60RxSb60d407u6UwbD
Qp/amE10iXbuRsi7C7elrTuKHfy9Vz2aMNniDiNDcJy7mj/HgmHW0e6nKhSS8PKb+zjJJKP/Oiwx
LMVRNRkilMQ2YkXoiekrojl0jm696g9iXWUs4Y/JoG3QrZDhYDsmdv8ssspLgX0bCHfAhji3GCb6
3CVhTT+pkJT5qM4k/MCsKWFzh3FOHCQgGQJsUPJJoZMUINgNvcc90FfW5xnOY1X9c/eeoPrfbyRD
+TkpQUKnHo4LtAris1UiHi0h95hPCeYoeWKdR1cpMmljgs5k/acDLHOSl1o5t5apCAgy+wTwfMGY
a8MQh8b5jLuloaak4XLkyhdqmS1Yg7PGGA3Savj4tBumzJJScE647IluD8BIOq32QgiLXeq+2qKc
pWdw5XJYzpwjNnfyywP5HTrL4qupBZmzCxfykhcKoLiXHxj6Ma9mfNY6xMUsSDGNgsRsY3yHJg+Z
MYMfTQ2VDODc2HpcfD3zGYEPItArIKTNivB9thmVASeCcg3dyIl5JVrvCRlJXJbdN9I0nMmVx2tE
8PM55JzDtEzjT7489aKHvOi+qEpBSPQ4s2yEzHocnh9UBzaa+LZTPOifm3CoTGrbvziJ8rq+ZUrm
DeejcQ5pzkOJ6t1kJtr7GemzUmA0Rc+T17eDQMEUMQdq27n5CdOfK8kflDn/gCuoTzaaMpIBuTt2
Q8MS0dqkP5TjHW2yPAvoA+7F9MQW1uFjJlYUgjfMaG1yREZoe7bf++KOJzuob/0fqkhiqM2425rf
wcq0lfyTLUahHjGI3x21mvLIjkjuFRPVFPGHT9HUnPNzFE4pG5tH2UagLwgeLUzOdKOvLdNDNqgc
hajr3BOHpbfnZBKrNAeKZvuSap8MBbAdB3hlRqHLAf8NZ70KCNxOedRNnWnpcTFDHd4RpWai40qS
DpEZX5z3D5t0R8N/oCe5szMcrmy99Epm/7EJNID29KQXEvo7APfxdVvZIYNpYGQQePpSEaHS8fLQ
BmzS/NRmhOl4F0fNSTlXunc+Uw37F/FISJ94w9ufWY7U/F1TqWvJRG7D3xElKUnetk+4a6RdBpXp
eS5SZBGR7YYLlUbEp0D50SGx1YaJf7UulHYnwq907lPAgcNHYE4aLyFO/bmfEXZhqW+pd03i5c3l
To6OYHVE3j8R8nWNCaAq0Mv4glMlyEYPDrC+Cl+Oo452P7kexwJ4933TTTeF+Lk3Y14WwUaw55vo
Du3PpPcg4mFMaIqErPSXtdUaJ3ZswvgkZHrY1xrOCDUmF7OX0/P3SSsp545J5gXQxqQUkSEHoYSd
qIgz93z8sXZZl6wyfWd84ZOyJgTdjcUM0l9l8lzrkRoaDBrV5XMD0BbA/zyXUMfGVWXRKqv00jzo
jv7JurMQrSZiXSFx4mkTrdHxXVAig4PfzzoTmNQJKnmPqFf3bw4QvRtK1PXy5Z3CQ0dx2SC/lhJN
7odyNDTuUrmhfDoiwBBuQ/U3hXPkpfAaXdviSfMtrkl+w+DEKZY3bpJWwzK8vB74J59b6MpImCVA
wbNRBFYXcG/6RorQp5m/lUiQ1KqRr2/wPX5MiZUO80YQFKPuKXHdaooR4+DV1AsIn1be9a8rmeiE
xQaKib3rjQd5vypGwndiWrl1AtrDfcI85OyJHrQeUhKq4ea10uKR1iID+uCcgw16NH3IetYhyEmp
2B/30KpLDrM0+Tlup+3oLQZ8Ltw7pPIweoV8WKUFaJg+DX++No9GgFG+yNwkNxe5ewQhC3/pJt89
kfgj+x8wlZQqQTQQ6BhrRVQjwY8AaN+zy4vFr0C9/ihc7/tth4cvn9fSuV4ZRPJ/v5VHBor+11eX
Wi3KQKU7LXiePxv8JX0qOrVYW76xeAxHom4OR8X3ruylRIBDuqebDTEpDQmhe3iLKGc44o47YMuf
V7Tm7HHI/GD5Gk0qlfFCjzqAVva9vxs6I0rgdyIqUhGhQ6R0TuIZDo72aK0HDL8u8MwLxDF4xYBS
vlfI0opkmKS67QIm+fVbXgPC+0Wq2jUg1CedMXIhnPMrZ3yvjjG0bmRb4706fCRTWhrcM5Szvzv4
xEvperndLGYTdmnZA9k+7lbKQTZUpv+qOLkMs6xW6EjJOfya+HEjzv6it7As0UhGmUgoNWmo38Zt
D83OSaoQEydKLhUb/SfhDAKFPR8ccJ/EranPi0OorfJBPZF0ZtkwFAOBgRqkyGmhp4hXCfNp5h9A
fCIQqezgquD++grKqwacACWEjyctzjH09q07qIezmnjiYLdvmdgqeIY6aa/vs6/q+LuzEYkTTjZL
FFNrnc/8FD/von6aFx1hQxT4HKn+5DKHIh63zEO4IahOq78WQYG7EpAdUt63a2Zjj3FJ1VbuJgL5
1gSclt/hNhK+7TGFkoiro6tXk0rSoopLTf9HxymjSgMtzurF588suYayQ5ETIPCXHAtOdK0v8Zun
us3qahUAx4xczme78rUgG+j4IymDoFmBtymigzdZyvJSfMrbTjEKHtSSK6EI/vwiGTyx1LBDSTAl
UCSfEYcXKVDMdT30BRTtQyGqkZAUTptV47x8+RwvdQckHivKj/7oFsa4LsoI7a3gzj2GK9YOneSy
EWJMJ23h+fgHrSXifo/JuwlySs/EoyXBD1/YEyjKwGmAtZodD7O/8IkvnovJQCpbq/I6nCTegVCu
9p/svnf5T/G0wDqjBP5EY4gZ1laLPFNpVjjBN1iUhg5OAn3J+TyNHJrrRl1gDXpuMZeQsD5mel0d
GKklxtaO/qUOD9LCbVSFNjieHmJ6WDiW0n0dOeZnP/lbZi2Uf1Yr5Qv6vv2UqKwH+PtFKWHVnQsC
RFspTHF3WSJidBniYoniu/+qtYynyaN+K/m1JzBmnO4O7Awy1/bDD9v+XaCoreE6P0ZBtFuYis2W
Bnjj5FJcat++e1rm6KYSh8/X/8ftoPEs3N6SHS1tCcvPve/SGCJqp1HlTrKqVp++b2cTfGoSG+jv
zuoIxTmhOKfKEPqE3WxOtbjt0nh5Kj8ZmHv/HpfTZf9lrD6HBl/9E5c1hcdhdJnfOqEsbm/dOK6W
fn6SXyJb5BUG6Hq1XqBAZ/ZvfFa6oqqm0Cnfb2jCfnc4zcCER921xJDqkDC4nfSYdL9RfRR28J9C
T9Nn/tUI5RjrcyKmBeowwCr6KTjXwEFJOI3OIz3CS394i2lH7dp3ByVnaOPc9jaKAQGnln192UQY
aIX4P4DZqZqoJsYEJlZN9+YouqZlo82E1N+KkMzstbJuyPuGpf3ndV1p3pXd7zzfmwonvztHJFQu
3wX8H9P6PnbLRTkYJ+UWROcmc1qpjvVJXJoQimf6ex55h1sM4Lepc547Gp42pj1V0ERjFabG2DkS
uRiz0O1bSG5gL9F+fTsiZJHFmdgY6c7AO9Uw8ptX4v9lqER4buUO7X3BnWsXpaKaZ/i8xr3BiUPH
YUM/PpaVIGL1524ouPIWFCiB7RsKHB39ZwrA3mn8lJ0+EbwM7o+6d2elq7Ixw/SBjGDEsAF0JYCA
fAU9HY7uoD1PBze97o5MO9XCw8UN4DNv7M4qIv1JyOl9xxXuf73Y3xsnNTFcYk4VzQ89rQR95HZe
uBtXmsGUi1qerAfmaYR2aNYqKhjNc4nkihFokPm2+1mRXqgi8k/oUHGEg/USFib2p+1ED7dAIJTA
bVzr5nUmIJdLWnlB6ruuQhD7SJLIe+s/tOdxZqI9fdwveajRaTE0L6hB+xVpx43dK3j4EZA821Vj
CIT84MuHtibrVbf3S4VIwt5TEdCcdzcpPzUeVTtCKLE353PV5w4L9zwSM4l+iOnRjBvtNxlNpofN
Q+vkv7Nf77q1d23i/1OG0WGi/nEGLoMZxq4wMSSrL5g2EcKNnn8IwYIRkcU0EcA8YREJdR2vBF6p
BuI0vWwC2KDyXNNjzeXJOLW4S8VlsPQoUHEthW8bvT3kzlOSd41C5XV7NN0JR/0AXglgZx+yaBGQ
yP/TFwCcGb4iqx47ZxYruS7DCyEo73hLg4PPVDFc5/Yyk1rk92HByQD+HEQPYgM29HTsmJyV98GS
BR4bRdaZ98aSX1ixhXFslCdkSZOBI8gAJEAWl20Jjqiq1hUJScA8Lv04JnjF4eQQsML7pJEjb5uH
COpxf392ImA83xZ7HD8fmEESHK7taKKEr9e67jMdEB9+NZv+Canf3KpuwAopvMUp6O3DK9kPUKdg
+tLi0I4jp/aXzxlmjEzV/kAaDbKfPP9+9UXJ8qCekT4z14NP7v0dxxtW0l0JyInmsAPkOMs8JAc2
Bpj1XEIiSvwN/8Lr43nP5VXsPphDeWhL+TJUNNJG/f41e6zB2e3y615KqJ8CZAMhY5cPTGnxCbLS
lJ9GWixd0s2oXqAl2mMguHju/7jpI9km+tYmLNcO2vszehb5tHm+XrhWC42hWahLTgashzjA8suy
pJXOYWUf/iq0SJKMf0+58Thmtpiu+eDA19/mxT/93s8xEnMW+GJWWmlAak97vgyDrzPKjpEjwFP1
I1nyie/iiUL9yRqQddPoHSkmLOAtG4cwHbXc7ne0dvDHXXYeSzHMOVwNHECOjj4YgE4gSMEzIZSy
sKd1JMtgJNKCy4TwazF73Cun2exY3FPnwHXZObVY1aQxSTWs/ndXuMpH1L1mO71IQ6lT1bBqaOe3
hd/SoSfPZ5OZv+rataIlmKZ/ejHx4g4GxZJHiw108bNXhUPew6VchieNxCdnPijxh0lB8R6EtfZ8
NLwFDH/ZU07Lc/fxhULfZDxZ6/of3SRMTKGd1kVZauZuML+xEUAk44kgdjRb1DmmzUqi3VYWumnY
AeWLoEGjoRhUPk8xpyC0THXPcjKhwQen3ZD9GSctzohmzntlDilYqEG56T0VtUozHVhESY6RFz69
KAFiUhYJ5iwc6ghkj3lyYifz36BYVepu9hF6w/gMS2g9xEKpmyVX+UNYnhnDLVlyD6jAyybli7hf
7I1QR7X7pQ/zv/Fhi8Va6/DRrdFFRrLFybICiJk01gsJAI7UJfji63bhy6MMerFaY3vS5Xh0wpa2
0N2kbkLzo7nwwCmkMRL8sK1aEOChLfZF4lHztK7etyvW8LCW2Ofdz6gBW5rpdFa9nk71rzqR73Eq
kXbfcn+kr02guhZhKPftkW7m+VJEaZoVLxfPy1gtuQQNswj83flpoiGBBAweVywrVR+tsiyShyXk
zJlW+rn9canwCZbwieaPekfkpxoArUjHfX0KZUW5idNMczzQY5f47OgLLJ7B1nfc3A0aYD6z7lVT
7T0bKtUH40zPdIfr5bMzPQtesG7gsgBeSCssgNeAc2atG12eisSkMgTEM+hos5aLTkd4W1WW6YDf
RxLGwMZHln+zl/yZ5a8ftrJU3oEtln4wm2ukopvjRc8bzizuYY57TGMW0MOB+XURUgizxJBa0aNH
1vv+02x01imUkZM9wT0oDqtjsxE3ipjVjHQmiW9JYeitqlwY2eYV/abHENlrWjn3oKBg+qt1lR/a
YsABRIAfqLZbhZv45LWmlGXUbDcKgCgvO3qrnzCoTh7n/G01//PpgE4zbLpRkG36XwExzgoK3Bhc
X45vxBtHjgt/hgx71444MFybZ1x0x9WMBvkIJ7F1LerJ+BRP8rvcHIqjOaLVdeDWOcV4vNAak6KN
aFFmsv217aj4MpuArEJP0rMzRk5OxYyt9QsAZZXf1DkTU27Kw7fiCV8lIqRWaEZruT3B/nwOcFME
pUsnERFDp+zswjbRM92QdO5pGCSOw38v2hjdfjYRwJJyKBaqmru2r+3MGYzAYNDhRp9TrOouCnjE
PzGMF9e9INp9jV/e0hA27etkM8Zp4IJ5Fdr6S6CGihuGWAZpdDs1xTOVGHdlyPKSdZtc4XaBYcGq
aqE9UV0h73gfBI/z4cnZG2tZ48okq5uywX5XDeGu97i8Pep0GeweqaKT7EcPcTHW5LHRGzI0lG5j
d2mMr6LGWjDRjlS27kHUKxkmRUYVhInulpJkZe24+Fs/h/kQl0i9OHCGO8RF2kT8iOpu0IawsT2M
g9jL9mWfkYk4Yxi0bo/ZcwXoPlSHR/p/joATNy5hw6sYjo174D2A6OlASMR+7ax4lwhGG5CcLFub
lO5NqqXRgTPtGlZQzhzUnS059RFiF3Bq/rdvrzjHZdLw6zUeFettM3zUdJHj+oCMN4bmrlcNEqIN
IdPiqemQH2T/u1Jhhj5DLOaSdHkePhfg6IRp2jDO/cf2CeLLuihghz3mDj/S9IFSr9bj9muuZwAG
ZoHS2Oi7dzlQlYXad/m77lXT6l2rRatDXBvp4/bDc5z1bQ5kohOh7XsUk4VBsmGy2LGRxNimzKy1
E2LSOyL+vQGsbI+Wwm0t9PAn92Co1F53rrk7C+StA8cEBJPY09bVjng9Ax+xkI1BCQzc6m2/ObEI
Hryt5jrU89EE7jOAFjYQ5m7nvNuKgnl+VvP61/W5SI2zdoAS9pMx9bi16g9LPwCMvhoOFu/ruvGr
4KfaWpU1wuz/JLzxkGzqCYGqrbWudvXewcbqtOuO8bBtDZLw477jPCR31w1sDfYdEV8kearpsNor
7Z6MHpebh1XHYZyu6Md7DMg6HXuW+I08edXHflO+ZqS1FiQSmnlcVxfaVsO4udoBYG/92HkXwjoC
ZaHq6tOlnG8oAp+j7kDM13YQbnY9iWcYhDluy9Cg70zT096Tppt7urs7tkdpdPHxd0O6zk0fheXd
/guZbgNNPNCt255wDEYqxuXAXWS72rWnGFjxurJLnCTU9jXbo6CyyMdZanHKohMAYaPIE1fJTgGW
rPR4Km4hjS9KyhHZXHPvetkLeMf8GiCQ6tGQvfNVXvfU6uegHnUC9KsN8ZAauM0CkbVstpgT1heK
0RBrRpwzcYvqDl4Oiy7EixONgiTIQuXTy05z1vN3biuNs9odIY8rkAtg4g8UT6ShtTVt2Yr7dKw7
vSGY+10NXQWoXGvDGD17zqRJgUPral8XgS/f7K/tPMcxQB7+v2M0+eFp7LDWLE6cbQuNMIHrGqe/
O14F02Pvzmqx8QE1HZrB7NRjKkLNQnOphArRKYYdMvKHe5M6KH6nC054wPlVQDZgbmCIdexBjWSv
/Hl9NRbe8PTw3wlhioc1VYuwqEgZW7hJuMUa04vQH7mg06NPtpi4PVquDwjpzxy2YHDuRozNLzqh
LPtxCV2iMDl7dzJkoxIPZb11tMvgPlJwrI96y7/IkDBvRN6pgjg1aOrc+g4s1FXoYawXMSf3cP+f
7ygIyQzAG3ftjIRmlqwpKc4QEg4Jr6Th5f6kJU2PA9/HuY0ZAEJ5CDdCM0cVGTAlVjcDozj3ARtX
fHgbubMTcB9PDwQxU4BRMRT0lo9Z82oqnwohQRBVShNgZ/SzZ9w64ky6ZvgQLg7MKp8qkGUBoBwU
AJP+U1G1JVWFo3LQ/3RtrFTUpzMxk63GeYzMCDHFxVOl17wJAYGqQr7FZXVJsIpLJvRvbuul0vpL
X+UL356ku4M3oDlVGNS7qwPsbK30Q7hyHdhQSWLOWTdwnC0VAwLxsU3v/CHD+RfH6XmcxUMNDWGS
c03clDxwDn/sO4wT25NxWj1wMp6JQpy2pIAPH4RNvUdeOzhwXPWFs6DdVUXUpN4j3JGwAOW392E4
2KpUqJ/eYJEAEPyk9PDVY2+fZQ7ZR76sIdUEq7PQcwO+YlSmcJv6DdQ/O/4qKtQAoYlc6Lif0jCj
1F/Zhrx2fyMiaXEawUc3nGsr0qvEF2nsX13ePhphvF++Hh3u43I18KZxjIlrJRAM0AnIa3Rj9KcF
zIJh0/f5E95yfJ7O5iRzwJWh8tNCBEanJUcVDNKoo/cCyDuc4xBIXTmLygHbxAK/U9FLAcngDGAk
rKk6Pc9NlNJMlkvRhyggYMrhr68zgsT0lFzXNze29AbngQHtENdXx7AlXcp7HrZYWBqFz02Xs2WJ
flPz0HJcHUkQZ16p9cYVxrkDUxZcLhElpIbnteOTkwvGXp/mYbaUgSoQ2wESHhYCX620bGGlY7GP
0317VsLV2SjF3ouPYgJQ7Z/2oKpn7WGjFkNoxEF3lNY6ftnvNUHUCFmLYxgINPpoL0JYvZwzEa+Q
NrwCcTxpE0jrMWEG84WON2WWdDD078kOFETg4PjBeXFy7KCWSTH8UlA2HaujPOqq++UjwgwfEELB
qkUa7qF7LZ91flKjLk4gxCFmAceTGL9r1jREF0jLhJDyald+M1nMbWwibv8HTxc/AjphNFVpBBlG
Dt8M1uY9mjTfzDTPdAybsz04Cw++CWj/PuBFB1m3/G0QFqwde0vcm6OaeHhRmFMU+X8q80zQ8REN
hzYCiP8PWcaV5vESz7UxBFTyrtkKgw9ul36IaPoZxX2RcPR0ptymuyeZVxXkcv2o9Go6Mp0GMy3L
D3BWgpaaKyOoHCEaZH8C7yHKG9NUFvgKkLF47BVpryOqaquKSM41LCrGixfnv3jGM+xLbJhH+Cnz
Gof5vpOyYt9uxTNepdcVPFQVbZDXTezRbdbwvKxNIO0DxtrwU7GSc9lZLB8jBuAn3swaM66mSApy
rtMk8M+ZRk5GVkNwpHC0n7dWsl6Tf24ljypOOSY6Thlh/uaURFp9J8VLcuX496SVdcZUVus2VQd8
yA/7gwsRloJ2mreEKHcXNqkqXmWmFbGMD4lRdOW0k7ccLKQjJqSC+/YsPZcZY9GPqG4l/zqW8Qs7
vit+5vblo5/Xdkhd1Uj3hOqGFmV7SXmRf9BSAa7/YV1IjUEVmTDbOqNHPe0iqsivGcTFto9cr5cq
sAKXfSWQroxQC9054kyWD13Zx+Y4GVtXYokAi03IHT+8bs0R5ZjTX+raOPw8BnPl7EyNvhLzXVhp
F5YCtegQCY9Wsf6RR2RaVlKicAZJOrl5i9CUwByRtpyBAAK9/TI7H7q20w5QyTlzffg1x9Uyqk6f
lnmgwTzq58Zj5cmnbA0ey6DEwIpAL4CLaOp4LTGjHt3ThRYTS80mb8Gl2910dPyJC/pf8bhS0E4p
8pSTjM7UphbdD7CEvxkOq3XEJwEc6jp1hIMDf54ZF1yjAnvI4pLtIgpSaIgjsUF382DDcQ+Wy2EO
+U93DRsVEo/0BxXzKoiGxAbCTIQEmkdaOaNDDfjHPLCoD2v72Edy8+aTKDlwgFJ76nyfZaarMu5y
wqvAcbMG4DKeKAmssJ28fX8MYgaS5Om+LhSaQ8/UvR5LYXNnG0jBPzBzCsLjxO+IKKAc7Hg8R+K1
NhwpeaiAmxQ48wtvpOJUvULgWLJyVewHV29Viy8dWplT1FX0dfmaETGgNNkhzOnXq62y/XhrJgb/
jp8wAKxHV6p4pIziJWLMna/Kl1ZbG5t8hkyr/kInwrGcmdWYv11DZUFE+RCVu/rUOsLta3CyxFwv
YPu5K9VCgPfdkj9Xb68bcoVtV1lXhkiJpc7ZKesdpuYjnPnsGt1g2ztRrmRnPvujt8cxOAhGKUjR
dA0ih39ElmCNEPZb1OOh84oqOFvtv0qqkxMCHf56MwkdxwLet5sUHj1K/pLH1boX8sQw4CkCVGLf
wJ3J+7vPg3p/rh2KuvKBWS5pH2Jn6YXlbvhA+f3OmNi0vnS9X6C2ddYwKpFg8hrD1U1xtYXcmLB9
XUiH+QME0xcVMz0FYCOauwMYjq8QQ3tzjKh5jh0QG+lM8Lv/87yJdvBlTC6vripc2RTe3RQSYUFZ
NRnw7JEo4ofqpUB55BFW+uR6poOtPZFmCi9eMYbe1Hlk/ItneoD89RKI2xpwVsmkHyQIc4jGszyW
p7ZdxS+PhVTo3JQRoonhn0stlDspIVpt2fg1E/oM49EevgUYdrrKuirOudbmgpDoJnsygA8bsOjb
sM1sYrNPCLzBisFlOYyXMMFq7yf64bpzQlm91U2w/i/6oD18SN8vCQ0SuUXHIcY9qgmwZ2k4cC0i
i7jvr/3XNwMadkuBBW1HhX3z0DY5C3nKuGSOOM/ZI+uvUS+n+tb0gHITvYGqbhzQzhhtPK1ns/Z0
q+4TGA+2DC7oJ05sanhyZotTEcDQHWc1lLFMsJFR8eYXB2ZZPIGBqinfmZxJA3tnm/DWIDN0PhqC
WzePO/p9AZ7jKz4HxwtYwJfbrYFNGDqlSxT8fFvohuHc4UkzU5IZC66CCRswlvCiqG3SHpNHSae3
uwwQBrZjlkUZX3ogUv/iEUFdAAzTN17YFnsg0WQd2BPW+0Y428pztQDgTAgT/SsO7UM8IW38DqRV
lZb9Hmxwq1FfQxvCtoEQGx8EQ5e4OPuDsfN0MAvfcyGEcUbbZ2s19iLvndCISWuLR7EK8k+3pFnT
fEjsX/bvUMD7dE2LXOjLjZ7CkOChnmEKrQ9aNwEThQ+Jq7XVmG6L6ftNKYdcty7geXG4/7W76Bny
lkNV34YxdlXrn41gkRLulO3/Eu78AokwpM2m6qLG3cSwsF88BkK6HAtBZ1Yv+mEjYresfnHHE3V/
gOFyYH3Ijin4eeVCygPefRtALTS/moplU5XTayWA75hE0sKqRhF+lWRqJuuyUmjtNbEGKMEaKxVg
wG3XAgChMe9i8Nn/yeFVTX4dDHDY/xldsdhn12LPDbadSzydNjQVrZkp+kNKL/i57axn8VYLbZdP
OrkxyKvmlPSeiTl4sk9c8ztrP/1+u2l1bVG8eHXDR3YoffdpxWTbK3FiA6y28HZTRV8ODehXob1y
OVqlOD5Z4IadociR4Eex/B74lMZQ8wBx22wXwt5HIIlkojTEN8B7ne74TZ1DuSh5qGA0bW3i4HqA
++qCh95f5pYRbAjkZl/0d3cPY4u0WxioGHSp3w51Eu/NLab2Tgzszk6qpGX77zDXpPrSK9FtCVme
mOptGCYcMO2bO+UT6ozXbAKssDhy7K1+G+cdg2QiIshCrb4EsGf8fw9+Z2J/G5bfGXOY9EfwsyFi
BaaGXBnEcRtO67uZMH6vuJq0bXSzCdKurt0OFpxiYkYiUkF8wMCwkutNUVC3sJZjr5gpKuueK1tM
P4lTGh6ro2NN/G2ZlIoC/wlzkmNrcVmjAPAKhUkQBktEj5B8WKKKEVAOfd3cL77rdwofz2jwOfGB
ME6HwBlmU9QrN05KNWjmOQjqMqimI9lljAg1FlTleSeA/3JZaKNhatZPaUq3xOqlcho0eU/UQ84C
Fg8N2MYEoTwDagPWWcaccBpoDpO8aeeAOmAAqQoryv0OXSmOyHAFOdqgTG8WMIRK9OdrpHX7yvz9
1QThDTW27vOMMLENVGMWS7YTbuQQAhzOJ4MleykQn+Jh9FEn4f1I/d8VebdoZZ6tIXWMnKVdhGjU
dZNGzR545nOM3NokOF9ohWBWqFRu1tAakA0D+ffI5QMsXNx7pwKtETopMUIYUd+rRPqFLNOr+yr0
ZI7U4BQqwTinMj67T2QTXU98sXgW/Z0SSsnPaoLJiG2fm2hY9RjXm+F90scdNI2S9FTtMq0KS/4N
hQmR9lmHPUZEVbl67AMBQMMN4bfNpK2AVPJzeoKe7FjFcRNKnzZjB1E6hwSjdiS3aZuLK1OUdEGW
S6pAPwiUhuxYTqSXLfzTY4pi39xzXIqKFeyvc7OD+8c0tGsvH/LMZKllf0Yt0uygjpv/7ue7Ter+
aUdMME29IgVXpKrUB/MaGeFQVy8dsiV+k1uCzLof6a1wP/0r4bC1V80lKdl8aiK5UnQEn0V7kLeP
5EExHtKn9UIc+OHtU6GQ9aAlmhxvOq8DIANMnB5KYOpxPvTXf+xxJfkxh9iC6u4enlqFTEGz7Kvf
RsZgFQG+tQfvJdx54LbhY5SPw8bcrO1n21zA46Szyzj+bqFuEjwWFLgz3PFL49NJXTPkz5RY+L7r
acRqN7qccZIhzx+Uy5ulmcqxSig/iwqAZ85Pnj2fEOoqA7AC6kBhr0fmCftcFUoykfNPMO3ggAv6
R3TcuLcGyhwkTC6ZRNdZhnoYZSUEReJbteJ3tZDmZxru+uJ7JDZJani9X6mIC5xDrNFq6tIWW4rE
/My3Rn1ZESe0VA4fsLWgzd+8MhBzYFE2Ohi/8css+X9XBNmjeqyD9d9T6ucP4YjBCROiWKZ7KPYM
EIVy05MSSFT82olokNFE/gJMnMt/l6/ArNYDh5qMPsk4j6s+pV4tk3/ClqxMelvs0aX4//0rZHwC
cUr1FgQWQq6Xunc/lnrSqpVsM9I51Mc9rD62JUe6RugiNpvnU11eAQaPhxbaJDC1Ygl8ONSg8kSW
PpT2ErgHuktVb2264NCNoo4tW0jw9QumZyXbGaeTSAe9wRhrmMAV4Pt+1L8NtIF2TH5ngb59YjzS
96XP6PJ+FT0MJb4wHeQGjcDVnmS0UIgx15NXH40bHMsev42qy9OYiffRpJH0qHI4cWnmJRNpFVgp
aQjEhPd4X3QpQxjwEKoUo/Tzvr7Rq49/Vt3d+CVCj923uO90+x9IBD2K0BfMCVsg3cjtEm/Z5exa
41dyu08I1PvHRP6oO2LsNSelqXB9MRXBp1MxVsrLCYgdGk4F62llZuPy0ieKuYXIP29RrQKJtw4k
Iy5ok+ipEnaYuLPS9YYgjoAmoUSoKx+FAo/BqX7zxpjeh9GIxufixTCebnsPoQNQx4t+jHgYOboQ
Gcl/tDJ/R9rDGWOteKhzJ2i1s7GQ495YfCPZPWCF3zARsDn63gRGLa3eXJ7InwiQJtXrDDBDmNoX
rJoodUAPoAwQwAFrMsI0Jl3PabEG4oatNcszxeUBa36W3A6J+BE0goZl9kpNWS1htU/Mvko9n7b3
UUT7ct5CHjNIGAX9W1Y+aVu6Cg+7X6gitapjDg7gJqiCENClXeef5ECPRCI/qZAfL+8tuWCZycIL
YbqmcUt4ebzbefK9qiacnAoIAAiWCC2O7i4lAEl3GuIEzOuPb1zTS/oklqq9AaKTfzYEAWh7Nq47
cjva5MKEdf67FzPyHLDeSYkTd9S1vGfdSzLASQjjClJ+MQey9UG+PG8lVls3Y0ABzzZFDVvG5gEO
ePa2qGMKhicQ6xAqq/eJBVzZe4PVfkf11d8Jz7Q8f6lcIha4eQa8euzV6PeHw1KOU0ytTVCxUm0Z
pMZ29hIcqbdPjd4qI/jTq1TF/k0piI2JP1Ds0xZ/ecB0afmQvLIJz53sE05oskEW2tqTFkvWsHt4
ywP5HzE3Cr8V4BouwHRHABRaUBhRRKTOHFbI7Ya6INCjGBzrmldVyuoMcOBQtCowp9L9ZnIZwaGJ
swTkuIOa5rTKdRZrdMdgmxp92rszJMGv0KDe7fgrIMYXJpcANK9clIerLtbxrPh29dClNDWITqgs
X9L/dvq/h/7QrwlsLR913Xk8vaxYYHt3KQzKKMzPCZCVK+tFz54OnRF/aAA9uhQmIma9hJPONZGB
w9iwhosKXwA8+fMc3QNaYQJS7oWbQwAQx7ekKxzExWtZbb1WIDyF7q3rF9b5pXW3uDu6ETzup+5f
3sgA+sw/T9ZZfP/N10NZXS4UHDa//8FkbVqUl6u29UQ5Xkkt5ovWa0bl4fiI1vt5u2yyFsfR/jHf
GqQ2fI/F/CguadJn8gJtVgy62MXsCCWFoQuz8aoshy7jtUxY1t0M60NEUvXroleeSc3Aww4sNl53
pKnjFamhitOFQewrMpPpMct82MXImYVe0owwl6jl6C9dVvf/zoWyY2nBP5pzfYAtssevZ97+vbpp
/NY6J3P/uDlJY8SiSoZOefNdT9uPUuxuC5OOaCoq/vR9T0cjf2aXetT/yuoOSBnK0xyieLsHW43w
NoNOKulKAC0dXTXqNyb71wmKLyHe0HBSZG0MnmeOGZ5q/3xFW2ai8ur6Qfx0DsOhKMN27TJ3mVpH
xd8XG+Dhq5NfR3a73K5nw+BnTq6iTesexWbkadZcs6HTNVPqwryMM2WlJo83hOSrZ8TDAx4M3KsF
ccT+9I4YsGkbZu6wRAr5qAvBqgBu9H7EY4Th9nmAu4Wzk+gPGPslrQfs4S+ZbOEAL6cuzJSfJCQ6
GG+c5dV/8e9aHF/Zh97DHLeElOzu0P0/xUTA6N/fQCiplA9t5yXZK3i4N5Uj8kPlu08YTjP0rLrG
5jpJCc4AXmWYMofn1u+uVE7M/lzrWTOOZrUtcZe65ZJL9vuWdKLq07sKClC+lXSiR4UxB/tSbe/E
fUnDq8Lh2eAY1YErk09u4D9Gf5unvP+tfWkFM8XtsXRFiTjHniKko2mS0Edu8yCTF52D52c/8YYS
LwSYKr7vrcXhQUHzR5JvVb6IyK448XH4LGIB70QJVKVAz+XSGmsraueJZEbMdLSL7BNrqIKGwCyN
5wxCLZc7CWwzRrcZUSnPgqnp7zJBjHytFiLXtTnTvT7xyVw1hEIpc/W+LsKgmqH+oMKQ8dK1nPjS
+FEQA9mzs39jyDLVrnYIuKljU10uAhAQ8wVAfD+homCd9JMUD2o4szDRQGG3AoTSaHMKROtiXGHr
3o2+s4hjkb7eu9eoD8DgVDSzoxWzB4mBz24FHwAES4F8Sh9sqfscBKIO5gmp7otO23z+p6asGMWV
zUJ9NmYp2n74RePI4YiDMRGQsvuABdX3Q9EtauMaaGvwc4ziH66siKF2vo6RA7XWZCfXIDEjFiIy
vuTPgTiQAPVHS6kDz+nLOccwnuefLSEXSHM3rtLhKvNrEvqk96lQHfdXIPnHnFX6sKNcTIKrsUEU
D8+OCjySX2D7SMlyHqmWP+HJIsam3d/uO/rC9njHkYd2YpuWdcvUjiOoZzTUoadNJq6zIbEciuMr
+JD6xttPiUYHK1K/YkCHjuWN8gCRq50krxFowFGl46/91k6GbNDU5cJa1R4FGnC8CA/xnxba1yLE
KnqMO/CsYHn+uFtD9bgLSGnRzUnX69V6vo3qy1+eS+93mqBzUkGoy4mkIEoNFUQE3AmTKXSEpWKS
PViuFHvpG06OIQOL/yRVKEzoiEW3v+ejh5peRBhz+eFtZlRRShebrmT9dPE9Vz6quowrkf+o5Uew
/zLU842ljgfMzAP3lepZdoPKi8Y3s14wpD2A4mzDBv2Win9hFkZGwjUWC4dlHu36W8PtvoTsKVZK
HYo5E3rEuyfWAj/MS8tD73GWYZTmddYPIEtXXh3UEFe4uF9fxuS5jffYL4+JKMdqvOdXMUlJT/ue
vH3wZJZ3I/ir7J5eMELRmjYbr/jJhWAH5clpIsNEOUdi/3AMYb87YQ9GBxio6K+0gexfTp1k32yH
9W3vdLKefrrvRsLnmqiOKd4hF7E0s71QBvmxIbrgU+vbkattjmHtvaV6qhjTg49QS4HjtOgR5L6L
WrM02zLOwrBXg3rW4XbVrl+2FVxfGLD4orxoSmqCrZLs9z6EKv+/khwUaH0OLPd9yu7kkYJubAV+
/YCKgJcCJ2jXHluuuDd+8Sj0p8UNsNU8A8Gj1B8RffI0Ns4kIyfrZhm7E+Wx5pP0rrR8GkmjMz39
oRy/RjKYQODJJ4eJuhYD90BNUKA+QgiyDluYwoCgNlWLskpe9CcI+JeaEf1Ol38r5UPuBEpYjyC9
K0eA4kdlTQFmjlg67wsn3ybz/46Tw6NyPketn6kb6sy5ASQGwwQWpzGJLRyp5WbkQMepNCPsBXbT
WzH+/3kso6U6/kWKXXBojykvs2kiCXNHQbDHEHjVS7oEZQrB59hx626b9RQUY2l2cCA4EERVHZWS
naTDb/oGdOgqt2xR4Q4mf8ZPml/eaWM3gnAh4hGlued9j1ngwMWtdv/qDTD/715XECSmju9u3n0A
ReSBg72iG572fyx/gXQdvRpeeNhIrOpHHXWsu1IvxTwx96syhCm1mYDTj8OSwX4JH4IUJAxaQ6ez
blWOhB70LihtXkB8m6jfFQqtFCwtLQ45Oe66wE8LknrtlokCfb07sEbCxWj9QbDiNz1xlOtqyvbM
Q0HsD8MmOuYRjR/U/BHWWJMvxdpDuYrJcOJmSfCg8YYtZJ+JAQMmtnvAyo8w7DyPk/cQ/CR/KUo4
DFV0+DFl3R41wR4+iRNxcfQ/Oa/dE4OU9bNP3KkwOdFsyNt7r08+mzNCo/W7MxZCEIDzoviBdAqh
k/ZBat1pPVSvqfFJ6UVT1ksZ2GQNUysZSxSnySBYhSu4HluV/yH3OXEXLNdqddOjezjJtY/dF3oP
LO+bfurMBj+UrX2zzdv8UU4KypZJddx5QLi3Mzbw7JGfMUmnUQal1swC5jjSJYq1Af2OtCJTgo4M
Q993XbmdXI63tx40Y+pqlaq8ChzC71MYbHszGufrELMzHjyH3c3zXHt4aG1U0xamf70zBoZjr7h8
JEM0Nvv4H2OpW2lQZwJ2PHDkdI5fiD/jvc1JCTqOqrKUbkBzhcUrqkmUoxC9yNYjt3WQFs/aLfCX
ZsSb68By066YhV9VX1BCRH0iCxHUfTVKDe7ovgbJPDx0FSVbfSJzJok/uALELgoPe1qf0ig6XJmD
qysmQJWI56XvecRt2EreNAMhqy9TbZaF4bCqFe8Zt1nAbw49oCVITkKKCp54yD4XCc7Cje/559Nx
wD7VpeLLQ8yTsx04VmA3d54Alpcz2BygyIgJjOMp7SBddeA+X9CqqK5FvUl44FeOlBYAt3kGp4lv
KA9YuFrbuYutl/cWkmbOxXgaAZeM9K7M9oahmoR7jNQO8SLVdj9nIjhEAUpqNK8s6rZCTq+qR+Br
z6oN1qumMyWdAAyHOr/TvkwdFSGbzGNRo6xW5iBHOCkuyXFMXNQfYTDmY3YIbALZt4RZXOqHqX6C
7CKp8jK/BxJB5F7MqGuJ0tqPnK1M3HdF74i6Ib5zXRaUkjCU3ykVUYD4HmgQn6ZMAyhKmfVK3K60
GSVNf+cziOD1n9pZVN6egqk1wmhmy6q0Ct/+RxowFRqBCkOLWqBHxqVnixb4rI3NZyic+YnoPRdS
zEZqK5z6fJP/2QWAN7fAdQdmVtD8q1Uhb220v1Dml3EwDqj5X6i6JXxUYyGa20mSD6+rAZ5Aqdda
LWwl9jLlW/FHCJrp7mwh0Eaf0owZrTnAMg+th9pNmtZNBpnjLdasXTLyxooI3gnZdAiBmAbK9aOD
I4dP5b+WLz6Yw785tkjvMrTWbeBPxoF/AdF2VxWY/MmUDAzxQ2BxTsrNB3Dn20H52zpR9cuDQodV
bBfIe35txuGqXCbgl40ZIDdDYdSmATM2GsWZB/5V/hy5Recqh0f/aqkVAezVWpAEVEVjixBbSCFs
YFjie2vvF1kQJdqh8tZatGLyOfCZydw3lPXJFWQ5R2q3ABBKdcH8mDSlGhzpE4AKnsVEfqKcIHlc
OgoRFy6Vpyr6nEjM31pEgkbLOjqjoShO+Me/HBlK6jGtSzyzLIaciz7mlm5FzM+zNSmtYaLYs8LI
eRjzjgqSy2A83NOd6WAdVMcRZb+8lGZ/EkLjHy1Q4WwBm/sGGPq+0LIwzsPgVf1+6XjHjaTLKDyz
R2x7HebDSfw/WUdiCPv5psUacfuGyYa97SuoJ2cSjQBRQDihlGQ1/x3KeZ8SAfp8XWShf3Cny1Zl
tUoquaz88oWt0By6LGgsUjVcCjgkZPZ4/geuOfmD+SPHBXJvZSiEE+U2Vo3E9Ljp9PZTQucz/m72
nRXcoQAd6EbGjYQDvEOHOnmUTec0MrGj3OyqL2LoJJf64H4aWpLik7NpO558vugirQdmhVHT0PMf
5eEEVeIPEchGrx6XxW6bYmUvIfZOrRXBBT1/DMaOZ2NOpcIGvuYorUm99j7AnVNYqXdydSzHqJqw
XfMlorj+YQ3oCvD8N4b5abAkUzSmblTlgUkHa5RPQNTwYxhXm/+bWyJ5A27YuIt8/4ECg9o1Cort
OB06j0QOLAIGi6Fc7aOmd1ndTT2uhkjzcuEUmhW8F9V7rJaT7KzfBKtZ/ngAA5tqJxW9ALMVM9YU
EqueUsQA3RIGBBA25ibIEMtSNR94Y4gz5tZoObD/P3kIE9QsKCNVur6DnNAeAwB4TEzC99r7p50o
u/GEYINryXWd71gSq61kGtkly4339CkWwGdSHbNSEoVjETVioufxdQf6xzYrnHbYxN8M0CvQmNue
XzTJa+pW+l3DcWvVB60FrBMgwe1S76QrCsKhP2s+ZIffcFK+py2OmHnw078nLf5Qy3opqNmHGNqy
lmPBQtTLsLgwQQ1yl0DXAtZPQN5i9E/STK3uEzuGndfHJhCcDeBIPe411JFfdsiuU7kUj19MWEs4
F7+caCsHh8cw9yp5czlL7A3kYRR+3AWbdsmJ0NOtU/6FKty8MieebU/WYnutIY1q39QLBLKB8cXg
dbar6Eyi45Gg0tXccv/lsuJf2xDqNsL6WI2YZVbrEx/eAogOJfSEnyUsHUtPcKcR0GMbivYTsdCq
C2cjES+ovANZ6mgnCbPb0XVFJOA/Y4+RZvgBRK+TMu0srM20JqqWR2u3OjwNS3ue5W7FBQ7E/OBX
QN6S/dq/Z1lIsS0BySKSK/lAeK2pxGTNm9/fDZMYtZT5fK8VDDp2HVBwtyq18pjk1J4XarnhXe/R
2hPpwTJyhH4IFIw6/qAtF/tIl7XlEaxcd9UYSV3XiNqn12oHJtQw/dgFcDH6n6nXowk7zu5Kw6pF
I68HZgPuJ4B7c7FL4HuV0ZJZPTDjcHswoGlYeorCETLY1pfKLVfEY/wF5AcoLOgRfxfbjp+qB58w
U9Ww4Z6FL8ZYmoW3aTJhAhF0mtSAhklxseicRIaI1z/zygcgO3huT5W8q18TCPTAVq61029XGTEZ
mRIYwBKIR1hlDrxIcQV9uVdHVeDeLDOkPmdhPfh0W/cDpEjx/o/+FALbNH96N0vWzVXa1UhgUE2z
ZN3d5y68jwAopwCZkcZLkLv9bpSdgrwa1N6v0nmpaiY1Sv85AxMvYARzYzX9rjnlAe24pJ3+V/og
rf6OJLqGzZ74Aj5PyqkNGhsXQ2tcJsxFujtY09vIyUJ7BRRok4B13Xw9TzSk5E5q3+5nb9o6PNYo
uJ2NgkXtm7Hm+V6Drnp6r9bW3xHJUe5vo+0OiwvMjLPp40jnQJFy5l79OYnPP/IwlxqeyW8LO7KO
obMk0Q/Nw6H9egaza6JDuFn5kvUfWWUcFPyOvFLlP9wfZK//5wmRolXnUMg6ua10r/ovKy7BTRlw
gtzz5LduERDtg+m/vR+i4StDyvFeyoBxHCwaqra+NnD7jqxKYX4nIQrg2ZTyex3tHEActFt0bBOV
qEDJhowGSTLJ+AAjRW2N/cxfF8ixKvI1hUofFlESTy9He4oqQOQSnTP6EgD68711G7WfsgNmfNCt
YpkdEJvJQIyEcjQvW9yrlSldL4FO4DsgcyOoCPcHC4B7q9aJR4rFR7VYcTkBTApjJ75DcgDUuW/M
LlEgK+qOBllAXnjYfE1G/ZAJFzhMKGXf8RFYxrxD7UXZHvlS3JTi3U/VXGZSCSCLEm61joRsxTb0
1+Mtww1QcsgmawqAGP2YwgE5vND2UQcIxpPof1MkiYlJR6laNjeROWflSiUsXex7bMh5XsCNfhms
10v96MgKVBS6qhJalZUBXiVg+DiWY9eYIcIaCBzusYzCtcNuwsg1TRIpdm8zg8hnCNy5SoDVHdnK
i7Af632J5AAM+FGHCKn+j+nlKLFVapx4xZrSV9I5nEGRP+2uKdSE2xYbqjd0OgfbL4OBtbti/m67
ECbyx++DEpo9POezVE5A9tQI2qn7CF01OKvhgk5wYqLAmy+ld091r3XIsA15LuClbwwfFroXGdmE
6yp8eNTsyJ/Xev5oWQ5kzt+RrBd+5JdOIOO2fOhmA62CPXoTDjTgcWGs+zz6pKSx7I8UBK0GsIgs
l8x43Dn+JUObeYsOZCrYKad2V8+GLjoPOjHDBjcFuH3PoAfQVlAfvAkmNrpt2RBur+pcezYcuADX
NdF7h0RtfZm52ypv0YA9698/v/IFQiSHIFD/7pNCXSNaCoUxFTGl6XVQwjILIk+po8nOndx7FxZK
kqzZJYVcglRXk8hH/R6KXQdkOLRlYcFQkMwxdbSdW0M8V6IPOZMcUC8iaFZ/h8v2tIFt4L6ta5D5
WrhXuHT61OIsX62IjNoAu2cJUr4nzLpmp5jq6tUCFt3WlCnwZF1WJQvDmTqXg+0oA2nptft14OtK
e2thGzDzehlMWLF48nvmz+OHFOfXBnNHrpnLPdlWXX4PhktgQMA5Svhx6vBBHhWOgwDlZwoipdoP
JqxPBLGrzCezMNi5KFjK5lwUXKS3+BjgMaux+CtZDE5InOOwuU46L6xF/DoJlpl+5yHa9suJZ/HK
eAnJCB/RVjLjqsdiVuYEwxgVR5lsH+9GzxWGSRwLk7EmoNrFIwo+eRPjqeVZ9YVHfP+n5Fcex+T8
bC6p530zX0tAR1sUzlL5cNFEC+kgm7zYWv1OkAZ0vTkcjkVlERFt6zg9Eh2jNZqf8jwAw1bU5/oc
LrA/0KQPIUftHIznlcVnjmOkGx4mIVdmXpKp7QfRkHFtdNtTBlQCbdSSTQis2Yq7f5GB1T1F+ie+
DRt1voN08xKKVCnLJwka1n2iKut45vQK7UZF0tsABvYlActJwB41rpG8rNazFcInYpCMDMfp75PE
09GqhD+akqpnZwNt2jh06bFcrSJ9mpQzvieu/vH9bfoqm2LYwabsUN17R5aR3YNkDsRUhHH0IdzF
jlj2ha2qLjUNGIzLnvR1Wn6QMqwgYW3srYbKGPB5iHuHnvXQyqlznWAwDdNcLOqPQrcq2qe24Mjm
WCLq/4ufb4kvxCQv5jikxtmbZDsEWXkJJ6Awijkly9MzY73KzeQFNCOfj4Le6P7FfU6UNIKgFQUv
OFDWZgasOUo3ETgAuYxdp9tC8uquzxXWEQn32s0fFCKv64iYDA70r1lLMx7yIfUpg3nRw2KBXfNz
4Sy/gnriAbPdigy0vf81UmoavJhAedjr8w9cP5ziCdI2/PZUe/cJqlZJkTVHrOTO/4wy+BvfvDSk
AhqqGevNvVqSJJEADv1wSh96f/dalB0seTup5GCJBkTv2XyqDkUqemwtX4w8Qqx6TO/INZJcdlnk
yqBzairKk3vlPOgIRr+uCR4tfS8YsKFGf3zuY+onfSS7dZffcUuoJJywIQ7CQYbkjPhM6iZJks4z
q1gkciFr4SaC3ELuclpNvK+UIJiI8c4HleX1DEi1BIfVMVDeKYPvtU0i/8QQnGVpuP6rEor7Qlnk
8KZk0mwrtXTHFR/kBzf45VxeR9i8m/dIVfcidxkLR9GiKJloNXa1PPlLCm1bm3skAVUiow/qGYID
N/cUsvV+Pyn50Idc1pN8yyRKF2k0qxeQPxI3DdrvCRpYj1DlCad0ZqY1mKXaW191eHwI4CIdWji1
S9Sp126Jf4GfQ1PmJ/ubGbVVJsAvsvCYS2yVOsHkgIIKhdLCWIh+J7IG21bNOJN/7MjLFe5PDSFr
H5jRkhqxxxAwyTXzfOSosyZDUsrNSBuyaeWeTBOCQDpUxybfdzeQfraIbjniD0OejMjWOKg4lmew
/enC38cJUMuKsHkefhOdaUp6VmXTpjVD6lmuGwK2cC3CjT2+6lFWglRGLBIqRnBINxzW4cufaclt
upjDi17QpmEB/PDY1if99lkne99198ed5QNW20rZLp+8tH4faGHCvEV/KTGRIZm7Cbeqmt0Wv2G7
KjqTy423eaNLCVH2BklfJ/mCaSEAeGFnRoBaZJodqId9/Xju4mdSncGIDlXarviK0sBCkpi5Wehm
jJbUXGlkLpDVUmkEUOvyuwsLyWkjO+uLozYSfSCzCMhhkfOOePGHW5a9YJEBq+WxnVehzJjnVruH
3WXLFSKG9AyEq3Ad1RyLh0Y3LVP6ubxinanA+9UsCprp4NwZa7gYf+ASxZBIChCjX2bAo0Qe2dsq
2Pq8+sXXtbR3ant8t/N+Sul5bAE8rAfc0RiEdXYRTKi1mFOAmnNMhQ9GtiNcEGprut1anWOQxNmW
0lRW7q9DMHzYAzfu/P64pK/RHFg4hziCVs+vUwtON9kpRiGPImBcVNewAwqBAatgoKxtrJXodIsz
JctzUekbWOoXw6NVZK8rbu/LJydqL0Jn8TYlM7ROl8RXOejDgiPOM7qiZ7uCh7phRzY9fURlB29A
P+2bnq4VsEvTuKxIbeKUipve7dGnvIq82txn/gx6ggYMZ1D62z4j8Ztpg5XsiOTFaj3fEbm8vmO/
Z8RrROc8Wo/3uRvvhRN/Wq23SbNaUoP29+RuvZtfb2O2+WE9kE6ZYwu64HJea8Rjc+bdXQOVDMBF
XkIyY6BOQgfMxeabeNp4Zp8UVJ5YCrH4ql9oXoypnbH8Yjs7y0ED3qjE7uSDXBjBTWvg1OsdOzIR
+FEQ1R+pCQfDE/NLssEtNjuPv5we2ybmr84AuUUFh5IHZN8s5BOWzCRJ0QC63D07WyHTYKn6p2Un
IwZ4VivAM1EY3O17J4zYY4XgpCy5Dbgm/GUcAzizQ1ktu002hMoo3Bol9M32FqA0g8rOw8HoYURN
iXEtl4qhVQt5HEyf0hnh8LFoB8p75ndW9GjogGDXOucMEVNW+8S4KyXQJB+A4TXeFM5HIYv9ofEO
eVPsRxEKg068HCu2XMJfItkfv1+ivJaOjtPa5LDAmw4kLglWOpHSg7OngEcsLkp3zAih8ZoIXPQE
V93NnKMZop1BzXm7W99oBGYNCr0atOG6/ISr6idPw9g4levkMczX7qDm8q+RQ1HbYZeNoTqLrZEj
4ywJ0j6sv3ApKMMaZn91veLjpy3fGIBNAoerJ8ltTdXqXKDk7w1dDQz3eVruBbyVrmxX5oAVve9Y
c7LoacoR2r+hHEzbhWnP6T2cIDg2+XhJA2nfp5jIzhka5O3aD6tMGU8sjABy92MpTm9wjG2U/tRE
jdkz6Ri8eUAPqAjUv3HyT7WfOrtmXhcLaB3B9WBogTh/t7P0kdUeiqH05B3iaPeirJWTkAB/5Cy3
f0ocXh6/xOFJgSi2yfIQfYDonMaBFcBCLDbD0LVDps01aBxBiwSYGk2bkYf1KEGygZLyP8iPVOLW
tGB9MGj54e4gceH2VTcOOXOH5YPjwD+EBv2b9G910kv1oPmxdLjTxnAwlM/TNOSqZJSO1SfG5Qur
/euNMaov5WrnbK6okLGzjBzlfC7/YA/SwjcgvoRBItMkwbR1RGaGHNlxIfYTQ/+qhBo/+nCoPZer
grVQz8CjtI2RBPk+zXmV/AVixmVQKOau/EFHty6wxYamON4ZP4xxSDG7NzhEFqZ3kOaZSJS660NO
UCAfVbWZA5UlYTfhX53u4cFVCQal5maPsItqSUNmJoTUaMiDwGWhIwYjYEtbHEB9yGcBxL06no4/
DbGrBAd7hOERN9kgAX45azfIHPqC5LndrBEC+Ve9xbRXehy6jLToKeL7ofMlWJF8DbdJda6g7+5t
6Hjz0K/sYRV7x1zCs1HO0dkkKnw4fVIixXlTQANuvmvR8Aojw0VCbrUmLrJTotsY/YrNFqHCmO+a
3PiGsb/xk6arbcRG+yqZzl1i/gBGdlHFkTSZk4BXbTF9KvGEI4I+3U4fc6ZwUIUSTOt7IkSVtld3
MVqD552r82ufdlbFj1p1RXsNMAl0DNeBd7ug0kxflsn9ZGmLInNbD4x+zggkBWZ5Q454MmG2GdwN
eJxZsJfDSVk4TkDPQTUhawPSKXjrSCWqNg9hr5evx58L2gSnF6dTD0xa6gzcydEZuPb8uvHzhy5e
lTYBF2//Wxt9GYFDxZHR3ft41nHXNQs1Pk3Xh+fGBZXtytWgOjjiHS2wxiY0eeuJ03TFfiF9OU0g
k70BdXJFchC3a368yeu3kA8+Y/B48Fv9ilZfTpXOktxyFcjybaXFEz4rWRgP1gcoW1SVEuAHKvXJ
qesFXDhxyAt1rOKHYMZMRr9pKK5gE02bH7iQqd858AfziwbLgcoc3jIm2qFbaz1dCsKxxbr6DKfX
1AMWCs0IqpshzRo947pSEv4/GcfHogA7KbMmylZ+va8Di+koxWlCB8ygOZN84MHLvY8sxk07qLne
VNUDTaDM7+OHYsI3R3OFkNmb/W5WyDCijbChiRSmhiwQOJvRYCD5uwwQCnYvoeVRuduywh2BsCWB
JBzoD+V6+L6U+FFpd9UMtm6xjYg9IBAKb5H/UkkZ7oYaMSZBEoC5FTO80IyoI/trLMJfMQEtmdq4
haHyCe5k269qlzYmlfHGhx9h3X6jMSsAw8sC/otEHZf1T9M0nHjTWiTv9Ws5KiPgr1XTRV6YZsQc
/5BHJsoBwdCvCjgpecf2dxW56okzj2frwx6rgN843i7WDmxb81vocSJqPDKFNxTWeoKGjr7JgOH3
peKkWkwH/1CuJQE5XtWW7cZHPDb49kzDgy9PwZLDG7MRo/xmjj/j6xd8IMWAn5JYLeckWHC2q68+
ERYlZMGuvC3JoOmZK863mxVUS0bwTYeiTT24x+QoNTwtBagDjmLTAbtbRZfxM/PiaFndH6Ovv+dS
SWSqvWoLbqTr5Vl6HT5hQbTm1LoU1rN+Dsaybj2zv8+dwedZH6RSJ7x6jvYh670idTkAgB7uicFT
Tga1kLDrHjzOO4JP6k8oepfhy3Q/sXOk31BwDlQEtrBK7W5lnSGOv88RDGmXAIrp2bS1ESWM8PXf
EwkYEWABITSD4l8ug/NZFXjgk7wZSUl8AjbiwpGnd2CAXmDSAdBmMlzmUf0ufnVwSeefyKeZaTBZ
ZRzkSMOyeDl4YNfMRxa3a2MRbPnZxIAUcq7Q7M97RAcxVNQE9fZHS/tnoIBr8kwwes+Tq+O9GkFi
UEknO3pQA/tl3/Zgah/4Q1gpUBZ4T20JZeQmnE7OB9rwO7kRUHnnReA4AsTkjf3/H3YbIpAA3YUM
Mg2WR8xB85mAkfpj92Qin1L7tE9kFisL7tzmNXh+HqNncN380s4ZvWbcvRiIMRoeKlwDOiYtEWkO
LOzQyr79obJ45lqPGyjl7TpHbjjVifS2pOVGw8pygSSozjvUNwdZuEoaZ6tQpZQRTq2wzHfP838H
qN3kahs28WcjYE5pK084DHS9jW0/F0QZmRyiHGphhygElf2ouuI3IpBQ9+WjMi39OaC4b9e1Sgy5
PSMcLun4ZyZUb70lxM1tmqme7W+1TiarbO7d9gweubvbB8dzKnFwZenKZW6uyIf9pB9qLSBcxjQ8
BlUL3tWtRSzkLdanYSDGtWcSTWvY+RJzuf09xpNLcr8mf6mbYnYkAaPf8hgi45UaWRVSW0mUjkfk
UXWDa/5jdWEeFDXcloax2XBrfVsN2ZiGk/ycquL7mL5Hj5qoz20K3oye9U96ATMapIzPnCDaYl4l
y35K+u+5rmp6MeBQlAdnlH2rAvDWZhwEgc3E7BRjBrbQpelRuqE3IFVr43ct4MN+V48YR5C8LdoQ
ya3QesH3tYbg9em6KgIGfdESnDdS69HRnNpEM8jemlKexYlFk9HF5fytfiVF8H+ebtQd1+QKum5n
2t0YI6I1AVHb1ugEyXq8bTxISEag+28D3vz3Wwl5YA/64l8iYkAH/fuj/ZcJUEVFzVpXAb+5ZQNp
Erw2SLKNSjfR/vu4ir4erGztlpP62fjwGLvWknfPFL2jP0uj0CRuO68xavgqXaHRIoI13DZD/0+r
tBBNZ5gzThNxqIJ73e9o/RNGO2TnQ0brrhsHAfAAQLcayRf2Tiu3DX82k05zyWtM3gZ1Nl1B+2lO
Z4Ck1pmD2HRnU5T0juQW4IIa0MB8g+F0eyl1WsnJJMPEJXc7GvG7+NnRcFl0BBYmotVKqFNn5acL
f3AknERg+L64RUCYQ+JZRlm24OZvzfkZyHgKkS1DGoIRYz7H/cTUVuJNM77DJmtypEstgr1WOCS8
PNAYi3NfqlC6uPlRmVV7d1KeEOQRvH0H87F1gRavsywG4B28BShD0urHyzw+l9nKUvq4GOiVWxqx
uGfjtG3TjZ8sSKVrzTYSyNvHcHJEsp47ePd+eRHNOU8Gv3VI6XN1rJSwAkLeSQfedC1P8E9X2981
aQX2kvXLpVK819X55gwOvX6AwQ7eIluHcS6vYykM2JdAkJZoW4BIpkcDQ4pC61apPrFRnJdEatMY
GW494pN7llfsBG4tRp3DTYVjYwOxtuB16d6Aanhg1HYrSJmd/8bn8I3ldTgZyddFrm7Tb/mgk1Np
VhtI5ihif22xfv2O1pm67c7uMPXBh4v4wwFTkD37K/OoAvrgopqSy8SOshnsg5frq2axquQisRhn
v3bBa8F+1yzEXgox9Rm5GzOO3jY3aKqYVRWQOWTy4aK+u8tSKG3TejVfI+172WUV3eUeaq11X+dX
nr/Bp+ZmDUILK0KD2NJi+/Lwmxd91bcvK22W1z6Tj3ZFM40CQN7e5XFiL0Pfyl3meCuK+lY/apFT
37pRZtv/a/O1KSlv6lV5gD4NV556TBIDU1i03L6wfU4yHB0BMZz3+xKFsaIEj6zOts2x2URmA5VT
f/8QJn+g2uvgj7xMvI0+kIYsSuHGrVWd7Y2PRAo/oQgIdXZl/FJQbdWhtUv9XLz0ZDIisK/g5T5h
yc+epC+nm1YCDU8PFBq6Oi6/OaOzdZ3QZHh1aEPIm3uvctWHeaW2/8XCe96SZafagb0IvtB/mtHI
OGQ7X3ineLrUCLkae3AZq0X2zsEytKEkJTB70Rb7cEmU9oCL9Dq1bpm6LBVK4S0HEITBkp7pUQSY
okKRRTp4ZxmDApcjI+YK6/XrKAM+xzYGqA67LxF521SNTnZXCu92IHJXtBfbI3rQ+o/M2YGUu2pT
xCGyoFgiABkzX9C0fDHN14p5/oE66XOvv+5/ud4IJVoP3H+EifJks/6q+fwWtt9ZPlM89Kxt7SmN
5m3R8e3TDZo5y/mm/spcuyA7MWrdx8InGa8byBoNdRSi0bROey3mgNzRBZeAlXAVbehJHggSCzu1
CIJw36F0TtMd+fATsvt8dazXi2owr0GfmlC3jaN2LgTVYFFyPbS8rypqB+RXCcWIgN3z9PU3pPAF
s2vlbHDx9ieEKsg9SdSvgFT8khf5GaalbvE54o9KbIPTAzU48JZ93Szf3XbEPJgR+6nEz7SU+qGl
gkwqjghId3gtpL/qwEQPuupK7W49dytm6+jpOf38YwsG/3ff9BkHDX7/bWeIFJ1hH4EkfTEnmfXq
eLysEMfnF0TW/7YbZncx9OS+biUAX3BS9QMALLSPNiTwxqmmyrGm5PC6tWT7yFHULBDFlt9FKIDq
aDs+OsNZvuqnYXrZAqFLQBuHaM4K/bVNzjv7auHf7G9AzJLKTTTj5+Wx4iFB4JM6fHLj+/IiLyZc
BpD8AXkp6ZxpZFAg4wKzQlXgAC6cMMmAcS/ic0/td/NJRqv17hnz/fCJTL4CDdJNgj9r/Myyt83k
lapgicQXuQFan6zqCtoKSY3u6v5rNXEG3JkX0wRzZXvqllcRSV6UEETtcYPav2ZObiQVDVVp3X4P
bEQIgOF7D7pT1vyyBhqygN3WO5onBhaWP/0d/NCV3vb96PAaAOml+DzzItkEWuVmMr8wizryc55f
Jx41JCXXXl+RGzhrlT3KWVnisq+VD3aP/qE5TxzjuPMJogpT6/dNXmboaQNp+w25THhRqix4y+mP
cN4JAaUAYKnfaNYKrbnigruR4TntLzlA9aaLwiT+dwjTaeESC41ZdQ674K387t2A+ON36pQJcLUP
1ncZMSgOSn5SEtre9W63pPi7Ktak/5eZLJc1mDl24StXXM3rQBAttGl9J0fGnGB56324znAwZeta
1sXo3gqYN7+eHDGK2KOZQrvx/5UQea3KXoynVrCW/P57Xm8S3TwW12/S4zw5XeHGvawNHAPEsEbP
1cBW+UyrMDdqWvOIhW7zReNMeXIYYKH9DvNfX9xIW+U1usZNNSYVrJvlxUhAe6xE4leJKRHLhE8+
2maTeX02PHvjWuQT29ALApG60uCxVm9FiNsyyO81aFLdxakqTffwEFvXk/cqm82tsXwg/N3rof+E
PKsHbX94Jmlwox3VqV1CCxEXxVeFNj9LcxB5XkF0Nvk5rw1Dss0CFCQXORQiGJa6IR2Fu5PNIMRT
/lOTpt8ZzY34pKMnlUFceCGYDZILZinRfVmiQ38xjRYdVtzjdzbrUg3L3ldVdpoux5OBTz8TwHaS
12LlpMdlWEe07MN4xVCPkaxWoLimRcmxFy7c+RbyLpk0wWBWN5F2eEBY9yBAdGc8gd+Fp2k/wChA
Upm6Be2kJAXtqeHHHSlaBMwm/5KuzvVRD4RxP12Zc6dlEuX4woa6eo0glujF0nb7VHSMPhgWMTrC
o1c8fB5Ti1tCGDwfHCFL1EOyPAshJLtlayfEWh8aBkOyTa2BsWq+IyWz08vt7ffiaS2epXmppXmn
xmLzbsiaUyVzMUPwxyv/yWkndzvP/iIa3CckycsF3nJmUKUd48AkdnOpfMhbERUYf0HBvJVTGpUn
U9+tUOMyMmvAZHd0JNXxk271z/9DAuXELy4tT2uIXz8PRqvb5wWmCtNjF41B3fDR/A1YIj3dB/C4
QJhZOJFwYb19XrKncjtB7mZjbaZ/ragrQiYki+MhlVGzmgYSvjEqZM7KuaGs40j1jbMrkZduiVnN
omKYKaoiJIL8Ub3JAA4GurT+++/ihmwPTqx9Vj7HvmvgGA/7ymN1w3zOyE//OPdJksXYzv+vCmSP
mlqNIRtNLRZAC8jyl4MxWmYNqPZklhNltb/MSidEvw5YrVYzXwZckWJZ3Tl7slrKUppZBHrqWzVT
RYhH9XGvPo6AQ2+GZDedImJDf37O8YCPMyRdEY+Un4eeeVnpwEAGxKk9udYJ1eY57675ClCNxyaS
WCD2R5jG0rSHOAC8kDAWN0MBuZf9hLGw4seQpPqG2hi+ezgT0gODLKPoAJKldVj9oAckFiROKqv/
yiTeyVMpLrVcNXC3Suswgp2SRG0PnV1yW2V4untKbYg07Ura8rI6o1U+t/oVmTutS/Z9RxVCRPX5
BY5lGNkWMOl9ZS0JY2DLrnwQP1/kWG0pNO0BvGC52W385yzlEGGb6JSsRd4cDAsH32ldQ/GlxH8Q
DXcks0qSTQzxQ402FFKwSa39dV5DwiRyym9/sI7BT1FvkgGZmE7e27hqWELHU0f9g3CcD2tc1ssK
GzwbniIJzZdz3quTwawny8XCkVxRSOvmW7p6rp9/UlsWi3sC3MUDzlrAoHffNQjWyuFKJV6JvSFc
usAGLJgutyOapb6fbL3UaZCtjcGIhMjJAMWSTxyEIcj9hTKp+639AOmaEjLuMWPo3qYxLtx/tx53
/nd8NWQ77uARnr9OhW2XyUwqZ9dAHXxMRZE4GmgX5ODKGfU7jz5yKNQJKyKfRaUyMNgmEVLH3Slc
0cHawiGVs91qIN1eRbWqJspGKz2a44cxBy10zCJSRUEHceBZzCcIU4rAESK3LWhXovG5/hruvXxk
i7voAMqbO+0I7r7i5TYO78RCy9ocjLW92XZ6grexSQ+lbEyGKiDRZMBH8RjtzNuHtBDzOB+8tA/t
ceiy+OJdAIJU9flJdQKpe0wQHXOFIe9kDeRyS1MRJLDTI59AoSiT9P8Y9HsO8AZC7C2oYCeL/OTw
tNwytodIb5RiVtETe7ZFstea0xC/TvKXO9u5W6MUF5R5A45TmNOVdridwTQPJt6TJEg4k8bY+Hk+
tQjzo34hoA/NmrFYuqRpbOADMfFS5sRhR82yUjo2W9tOJRJJgkW/gjge0nI3rn5fHqSthjW13/iB
nayDNPFps1UO1yDHCEo5b+Ksn+opU28Anj7XWNIm7Xvjr8hxyz0i+MwM/ixS7qTQLSr40V6CSSps
/rkoSMhJXOMPPcnYYsbQOUgvsM6dyDa3VRDMqyiNyaT9R+zufBHF5sU1fWfwNXYNudMjN1eQYbfB
BlhruJhkHVy3qnLnST8JhALdyJaa5KBy5J+ZAoHtsPpO3+zpx/VSxijLZ3U6nHsHXguiWFleUQgZ
vUkUBp+RbsQzWqwFjmqS56jKDWYn0pS/IJVYQqSbb4LmIW9iwhU8d1xMPUofF4BQ4QGgGz1GPSYv
w0/Pa3tYD1wcs8hqawJZZRPhXnLVVfpNf2FBtzlNkkNilZ3nOWSiGn6uPQsSmKLXJq76fcNgt8mp
8p5aQqOSegOAPP9rQci1LBfjtstrLd07MeVmSa77II05pgZfX9t5MuFLROom2FoA9jCw9S/6ihzo
ZNcGLp5NwdNcUzU5dVeZn6Whm+CVfB6oZIYbjQqtAq2O68jJWW3mIr8K/fRql90SSe22hSs0EYh8
3ec0zExbGQoFfG3GIsn+zholEaXylX6myabqSq0zdot7hqlABDOeCumFG1+WLxcaScW07oLBXCtn
l2CsQ68RdDsjyJHxp7ig7bgH4qf9nYheegmjF6G+TN43R8+6B/Xmii7HutjRWpRShfjsZ6aqh1yK
MevF/FZSUkHHd+6CAV21Ub6y7gG9GIVyR9HweiIE0YNsfUcsIL75Ckr7fnkbkSYtD46v7e45AWL6
qc/jEk3py1OFLDEDx2jvJxvWg5U1XjvRGl8S0ahQhk8XGWt1NcleqM9wFn9JSmXdb0KE/iBjup63
X4M+G4c+jTFhkm21+Icj9dEiPP3lPiCmkv71WCi9zaKlujrAAZuIIWtURG1n7hYEChkZRIXm7XhD
mEd0CaDu3Cz6dp9g8SCnmHvs3g01bDLai9auEtQpSu8w6TMoFBkJJqK4X3QNAMIrDpqH96qVYF86
c+4ucMccH75PqfQFoJImO6SDJGYy6PHSJoBhk4AoUY6iD3UP0Pnqr6rVClF71jqsFxp2QhdXZu3u
OEuxyHRlNGXJ1VB1lQ0fVSJwhu93WWB/VDYb4p0meMKQ0/bTc0CfJ/sjJY9UArjDyh4o2f9Rki44
DEEg31fenhdVbB4g95PVs2Q9g64BeFh6VP9fyJmqmqcKmylFVRImAKESp2jYwLfZ9yj8EghTxcZT
dQBMRdlvN4JaCptKgE1gwWJyq8sdO5tz9xu4OHJDPWP9Dhd+ANLq+2kD6K4zYU1OqmMw3EcBR4sv
C5vmABnzBabMi4K00PFzqbGJu7z1mQq1FJAZVvt3IxVu3uDwC38c/mrLOr4NUYoDyXlxtvNAKLao
dIPPu4sNK+NyLqNsyqLRWAlytb1Qqp34OtPlQ/aO3PrFC8SMi0kO5Gpji+Lyn2umqmaB7UCqJIPE
ndMxmtNj9HnIGncEWtdwIbJh/f1OyhaTv9C/z0ZWUK3Uamt5nRC6eicTzAC+KOJBsDFph7LhXMo1
nfaVMG0S8f13L69Vuam5mc8/XRym1XLRYnSCOkdqKkcOPg3siBlBpIulYNBio/Sr5hoNc8JbnVY7
Ii7tyszHPSxPOaVICs0EYAFw32D4NUSNpMYPOJSoQ38cKKnixQ6DFCkSo1KdJyJ7IGiiXvCGtHcz
Ok9sr1IR2kTbiXoXwiegL8SrXBG6e46nXR9G89Ma3OdDH7mYD5vL15r/p7niIfGR+W9jSK3vw2Cx
H8EBlp1xMx8gMxHywU0BJIK/u4h2TZHy27LGjRwHwZNo5w0qa/JT/YZ/RplVXunEYH+bYSZ60i1V
oOHycXdiE/RqLkAhM0PYkAJdSUkYXr/tEAR4x8pl6hXJ/Getq4YrvyVP985EvLH2UvqE7Ajt5WhD
/GyYy/louz3+HQg0hGIAY+T+DV84Q9fJvrXLphyX7KjwQ7W9raZA9yAjIrun3nmBDfBmL4M1oUmx
q1+YY1q0p9TU94RpWOmpjrGhTRtd7CywANkA/qBCq05Zaq09Qij85DjILrplD60DZJwxtGIfVgpZ
GmosuTxSDVVJL6D92/K9Im57tj7R9ueViP6G726AQ36udvyZeBd3SXOecMmbJHBWwrQnf4sCMlqv
ZhNSKHN9rahadAsiHJNpn5MGwqFFilmqJ4MDnogELhflx1BxPxpSc0Z1ta6rSXJCzFeAcFzUJdwO
IdWJzcatF8i6GPBKI2o9E+CHXe6c3ON5b7ClIW6hm8impwXAB8WJqhA1/9dafwfCoNLditoNbHGY
BSLX6+PIvYNPnvZvPGTLBpwD/7R06HCNlspmoz7Hjm92l5mQNrEvV/KEb90cHKzwHv7BKIMbJne2
vlqcJtFuFh9btot8TUHQv97d5h13Cm41pNad7fImBOGWD9Yb/Vk8kvSX4WgAmpfsD7bR/zjjrZv3
XhiIV8GYWgbIigcm2L9WvSbORX9VV2e11C0SYBzsSmxoFR3K0JX194nsRWnvLzbNzxH5wetSFRXT
x4afNhULcvpbynjDGlJ/OIttKUbD/MOWkpJWTJNbWDDkQ+WNRbT3pa3wyDj+EMv68ivZLlxWEgh+
GHH3/B52jqjaQF4J43reZhByN2CIN9z6fhCeRhKbt2+ONgTxb9+jPqVMhxCYiRWexGCbxzD4VHun
xY6yilZGpYDqPfNlWWMaJvK1KmpmO+A379YsxkQ19n85U5oz9UNh6nkaPOYZHP8Irvsc31gPUmUH
eau4pE11zrrrNBO+mjw6mzhY2FHTgKnglyjXMNWup+SjKQBQ464gP432SxWfn87yaO4aOUMbOwRV
RmDxxm2C+OoWbpBD6HdFmSEaKWHIo96dLDHHP4NGAcAp6cevcAi3QD/SFFaI3v9e61ZTJs5WeO+d
kENArt2n1GpQ1o9Z2W6KkjSkncPLVcUXsSw9FGFz/FBCw6gR3gH6BZx8+8udxOc6jrvoAsoBfJSl
6KDdbO+9E0XqmGTMCd9JDWJbzjkQz4j7lVuunT+HWNhpsJwoPCwS4TB2fWcwEGF44Zraj1p1fu5i
z/eLYtsYjFzlK4OpyUgqf19mThBz1R4Bw/wP41Cx7S/MLOi3+wmF1Sh5E+70cUAvbh+O3exu8E/h
c4jmPHKGHB+Vba7pFc2T9XOqbqL9oNV12YOzTFyqRSqckaRvCtb+CiuH/P4soSZ5cArAb3AyYZCA
OM7HUq77tKjyt+EEEzyrCwR1x/EyoIHBxrZtzdsRNCODHo2SCqF/ISy1KBTbHj8rjRY6haF++kNB
01DYNhGw/RLKEn3HpCrEDuxp8H3leT0WIcK9leBbMYMGGH6/OtfL+id1V55pQyQafX4TcGvjuCKF
ZmcJxnIdgROOxMOLw/baC4WcA1AKBueKHsuOB/eglRCnY1MHX/omFsrfDHLXMEwV5B2u8OKTe3lU
JziLMKr7e4wMJpwI8J2/VTkicFWFacZPz2Z1DtOyniN47wzH9n/xD1vvW4rQTELc+73iP1AmzPz4
NcU5W0fQXZ4cW41SQckomUkY2iVLa2K2nreEvWhWyjxjpFNpkfI6RVos5PbsvybeamsmMF+5f48g
tUv9hwv79GDCk02h9J819ZtnaCUIj4QrhIv1nhH+0si/pnpH4g9QdUaxj6EU3prRS9Sf9CVQUJaD
1n9IOuy9a4h9qgQzN/FOUgKe2IRBcwIVkzUAss4SopfMdsz6Rbhp9zYGLD9h3V0bMgAOFM61PYkB
OuxmDAusnT7zLrtWLixm7uTth5SBGMy1pJgJeTpslLdXQFAox77hCwoB3p0NxfjTy5NqTqjQvJbg
6nJIKumf4w2ZooymwFVz938MEQxNI9h+KMecrzxAE3j13IjzYnCAqfpyNoU/sWA/UauCi2Cs4AKu
OnxPk0oshwWHzGWrq+7Q6fIfJFpTagS9saVSzpm0lFYjeP29hsNHzZFdc2JBjQ3OCoqXnl2AUxJL
Ed7j2PSUIZZUu6o3MzxUm5zmFriDxvhKSg3Unck9jYdFOx+CNYfWG/iMv6+fxZUtGkkqA7EMoOac
duSy73lw4aPUEY5zFj7+78QNZcgPY9wiNJBS/fmN/dKdjk/om87CRMZBb3Zg48T9JgtN0ySys67D
nUMb+m/9QESXxjqCHSA7SyhNMJKLCj/iqjLdh7eprLOPlx04T6SMKwyLrNVeDJfGCji5WERaz8BL
7mNwrACV9ACg8xk7am1gvANzP/3vQIF7IjG87mmbcu9NOcC8jiPx5VwPsXxvDjx/ATSM+vHuh5NL
CLl0k4g3VAXzp/YmANdIUsdFVGhsaZdTNwx8wHPJLQkui15FxHFXVojPyXUSbdGBNZAxduZA129B
sLjF3vZfQq2H1QhPWzgHjyo+h0ez8pWfdA6UKaNeeqYNyHz2rTNmH2Oyq+akz+wFeBe68jOhSd3x
d9aQ/sm3+YsVJEPJ1qQEz/xTxdeJbuOX9lrG2o92jMLVC4y6arGhz6LskOx04Gmod/XCDj3n9pVz
fbaHBFQiVYFwAtfir/8q9a4NnfcWpAMY2qR8kcBNYdlmp+NSjzcCvfxpU7YKb5Q1agdeogDkKF6w
o1Evw13hs6SPIV/wBRtWwQf2h8F0qmyOmHe/ITrX4ikQgRezkB+Y9b/DkAJtSJ6nQhYdCTel2RRZ
K57AsRZK/54ZS7BfyXq3yiepmuAXNsX/s0JaEA94tIaKC1fK/BR7N63UKMCHaO5fq396DWZfQ5w1
qNXbjnSjhtrpVqeIfv+3GROpC/KicspfZl15HxqFJyJPKSIrTzaY3v6Y57jIpelquB+gdbQmu1lZ
OQbTG7W0l9htqN3WOT9I93EukNjklnRorwesatalTsl5B2Ak+PgHYU1nw8Udvf53Ubaz3pGVghHi
6igQdZ/j/HlYdJtmINBJvlVwUebwnH/eMnoYG2CwIbGywUnkrHSsXE9YmZeYPjHBKMzK0MeKvrlJ
5L5SUdic9h6iCiE+RXG4cfKMSJUvH4xE2TMyRHE9fb3WS6huNMRu+CzpTRLIQPfmyi+jyPBNXtVx
ft7PbV28B6Cg+twUL9/MH9OEA1UOqrJgKXanE1OOe05GH11yFWtMphItUCzq7Bq1xHryDq/wFnvo
Bz1jm5QWQt6Fdb+qU1jT5RWqs1fAEUF5meJf9rbAyxtKTA1+pOSb2uuH/qLsKvVupfbNyuKHM0z0
VzUxyMQZUjc1urXYGZtNqxiotnSCwvA/jAneS5Te8tD7Pr4QJcGYJDDHlqPT2ZSOdyDPgp7W9Y4f
X8fejKCAYih4TJXEowBZeP2AsNPws4pZN/1ahoUzoY23dMYDnQQeZ3D1eAaESVqAMrlXA+wo3LfD
Q85P4ZUWpmZJ1Sosi1m29gWpwh5ysrw6JPpE7gj+NkCOrtfatcRGbo8wfZyjJ0Wk1uuEKF8VOzwY
STmSwz+8J/jvt7jQV9YJtLmYZE8wMzP//ZrE5tC1Y4NjTfiU7w9WhiK85Bpx8IVjxJwTN6SDCSnx
pQCrKnQ3ZJXrRBcxml2fcnzpbgf2SrArO2+Tkq6GaVu2iR0J7+dq/sUcRbfu3hNBdlJ0LxoLosKa
PHbSH4Lc1FW2Xv5NUlt9E+TkPQPz2BjC5xLmLObsg5QHbsqwOtXw69iqKlo8TSBdmHml2pAFfH5X
VLlNxnvNSZWJ7GxknskCydEwm0QO54JM9BYOlG9h5oipg1pCxzlYIoF2K3mx4qyJtv46Gw19xAZF
QtUX9JJp4wVdpyEDljCN8kXZ0tNW7KdeNM+J3gr3Wk/OWiW/lRXPJLEmXCgZLSRg6oWd+vLUg5CE
9GFGWu9R2C9nvpDuil0ON/RxRqARtrLtdK13vJrFgiGNfPPKO+/EsS9fTbrdENj0w0M0woRbjAPD
kcY1FSH4E9hAk13SopNCmBsPmLkLdjQprVsmmt8R7K6jNujKudap1l3A6iJbPd25ssYAOe9U+1c/
Z5/8PkHhpvboV5xT8zENnsnhO0C6Uuy16ltEsK0PVVD9C8bSq70/NE/EoBrIZC6yl1rG6gt+LWN4
P+bLwhojW+iu1tnzF82vXDM370bBcdX4id+qpKYVG/V4YvlcoGo0X59A/yMgKE/brOiwd4h1feS/
tBZA0qiFBIzC5ATSl5rkoOwj2uD0aWB0UCYQ3/4xPYO61qfONfsYLLqLPN0KgdQ2nTb5yT6hL6Tq
9HiMySa3rUE6FxFHRWxbHDXVkuVV8xtz5V3uOUmbvZWGxFTkBzSf8f++LpNf0Pi6cbgbfTM6T2By
jX6MyztUu0Y2dp6ciZDtgVShm6vAxIonC5S2t2kSoaFMQvOoEe6I5w21u8cnDXE8o96jFaQLibJI
AsQwyG0KJwh/Q4yV20uQHZ+QQNZ0hQ9PYPUnhcVzqkWSLpDSjTUeoO50Qo6XY8CdtQ0ciIo9/Yrj
c05DjvL0N19R4pyjz+qyWEy05GtiS0lXmKc6DYlKBB3DFUFKYFzjD/9ZSnzr8Ka3FXggBi26+7JS
MgBk/7XDcZ+FkMN6pcWG3m+xFzqs5bwtnoQTqheL0F9Gcart0NxnstmzAl39oM0ZP2YBexKulx3M
DvVQEs2LkKJO/VT16WYYFpsDRhAqEKZ/rnk8PEEtprrsIucK4PJxGU2vroEm7kVMniWQ+a8hrtf/
8xt7sS7IUdxKV6Esbam7qlvgmlVLskF+P+w1zXCi1MuY6sRUjNofMcK4EHL0wzrAuujhSmZPTYS9
na1Pm29DAo49q8nd8K9XxnjDh7JTB2CKEq/8a53028+6Hq9+uYBrhYsNaFCDEnqvJJurqXJObMHt
WVxEq5vG+B4NrQyqKHw9oJc1i/WEHbsCJl2UnONIMr97Yi3/dQSh4naDFGQgTB3R8+vL5RY6Axih
lhK48UqjrVnVYr4ntWUNP0S7BQ775ouV7yLIQIb9rzevr8bfZa4EnUuCekeiEXO6BO2cU/3i1A7l
5Ak8USyE/8mHP8C6kN5TzhLBuPxC5NDIE2rUu2TLwy6dQ1TUgg6kzz6ZZT++d9E4h8jeDrR+tECM
XrJXBT7Ghxk+uDk/bNfVYdOrbpRLQxc/RHTz1fC9pn2uF1UX+pOquPSDTKAt9VQDoKYhU3Bqd+Ba
LosnUcpI4JnFPbhpEx8DsbUXqQy7HhgQKCSIZuLg/QQsdvYrg/WtaUDmHPeGQbxJXd1uag6s76zY
RUNIg+MAnNB6T9IUPaOpRhc7qZoenDXftzUw/Eh9SjLFs4rax4zPvyfEhRYr8PNxSkswiO5B81g0
EHmOYfK1jYObXqtnKvde+ksDWOCszk59cKYyrPu/8AMuMALeryTCxcEkbYisiiyQ7qBZVuK1roUJ
0KIXsxbXo6sw96f/ndINPvwfsSPeEPA12283kH9Fk95uGhFG3GDg3w/JYLuwZfF/zU0PGy5blr2M
iSRhSBO+JfVroCA2sLunLnFErMHWp9f0TVXH4BWutbN84F/dkxv3oKUcLq8LkeofPJQpiTSWtL+Q
4qo0ZzgE1wHZBcLcWrwSaPmV3ppskIV5H890riP9sC2g3bTxFbwa/ZS8cJHBMtLAz02B9tdt6K03
KOr6k5iXLnWK/ONFlya7feufRJDv5b7R359od/nhMHgtuEDSFhLX5muUt3KNSnI9zFPO7N3XJWG4
nJQDcz4cY6cGAPSz3LP50jdyEHTidNnJfH5VyiLR13J1+fAiXv7B3mvM1ljloVei+4ZCoCIY8hXp
2mI6BrzWaKXEZQIsHXseWdJIAAPvT9sVMVlD1Ik2Yv0fSkqw+XS8s0BGD2tZ3AEZMkCmU9bxvJss
JZ0WAl4vAKhj4QMDZGOV9BlVcpWn8I0eoaBXRmnFRuozHK4V9Y+s4eJ1oEsUIZ1QQg45WklIojJq
NZifg32ufUviSRqD4jNXpd+B/XSo9QAMz0d2XxPB/CTfYWgBobf7Habgzj7RxEQ0FhT0/H6ognxZ
YZGre+yBgpGykcu1gJ1MEwlfu8rWPHnBXF/WtkeOwa60XFBSnZkgKmTnznmrhz3kOUROAeLkodhT
lvSXXnlYFZ6sli16NgWer090tZgzb9lBq/9vkTGOqDBmji6dcNav+nnkCaMIWojBiQSg+E7kGtS9
0t2Ran5wQwfYfWVOAfN5TzRrWNTRD2/7Cp/zbOPTByJXUsTC+vVwFZE2tqPOhVKDwL69hnKRCNMP
RR38RSxcYeiurBXcEZHQN2Rcg3Oo/Mnv+dbFS1D9j+yKTQ+TL3H2cCgit/7VKvINUGxE72IiCXpO
JXU0DXPc8I+E03B9DHqvvO9Z+UD2gwoz3GVy4S3Ku53LFcGPUhzhm3yUhuUk9LG5qRPKmMVOCJO8
XY0d8QYsruOlKA5rBtSLfxu47MZ9k5WQSkKAYZKtVzIgVDEPaTKYNNhdfTxqNDFprydkJnTIxcyS
GqKIzDItZZOLHU3ZzaIeEwLuHgpE5KgcqwS5sW7WEEu3yiXN5aMGU0QDZOA3+1y86FhNGaUI87Jy
Srz8meGslGdEwAFpKBL0mpSTxzzY6MIaxB+aR+nSAP3BRfWqvYRZ6H/mMLFB96ZWljN6cXVw1xkr
yowk0c/D1nzssVz0ExUdn1OnVDy5C/m5RKdjVX81vnJ2ScE4QiJp9UjwHoTuswUJfEnIgQxY4yw5
0z3mEs70CpTCC4Ky13LQXqMLmui5oPCycjzq/vx6HYf90H/jTk2/n99WJOOz602NXlKuN+XozLH+
j/41ZqNKkqvGjmkF0hN+3zlNFNDY2D1NYjuGGep20lUkoYaxi4YOcpEaYEPV0/niXkHhTloB4UDw
pQNEzYROC8rdgq/v8JEJb6yotPnIL7qwgRX9jRSBMahMAkhQZyVCVaUBJsEDuqWzMZSEx+I1c9gh
XgADqRSO37vQRJywZDnMQMKa2Xwpvap3zF3Smlcg/faPu1J0uw4+p/yEM0ub5+Dyuiq7qfmPdapB
8umYKqGf1uXACSn/keCRphx1K69oSW0N7GBiTYGhOn7LC8Ew/JI14UOse/vnalor1tuLVJqtNUry
C4MPI3x8YmSvVryWoJizF35wl0kELeV9h8IWgomCh8FlEI2aihWR/uXOwMQqMTvfNQ7AgcGSADg+
cw/HR2uNcExczhtxaP8sgJHNw8orjH6lbVh+WH4z9xXqvxtxluPxpqFk6zQdDL3xhhJufHv9vCJr
51XUMLrUD4lbY3w2qMdqtKJvH88gH44iRDLCQKx9jGcC5SIv9fjn1VUcF7PxbpZD/kwO5tTMQPcn
hBS8YFD0ImruPXm41DQx7LH0anDeSH+MS7mcT3l04UkWIWQYtG+BKHwStzaTZ1ZymHPPj+cortgp
xUx+oTp/0QGpBwlplrmgFdtndbmB5UB3k14Cac8cUGEgV0j8Mytj8E8v3ucXlHUTI+em69VAdHHq
YlKTSNjROxcMj6RApAUATomJp8eY8lh82f9xNhB7Qw7B01F34voFois4LrafCtbPXJLDCW+z9rJn
Sw6KMT/ZEvmS4aY6Y7q6ssDlu82SQ7AoyuEvN8as26b7C7A7rX8eyZkH81KWdFcwupZ13jSn5UY8
nkbWr9oWxSFa3MwPwq2myvYmvnBIe700QgdfvOmhBXFRG8M6yFbY4uROEg6Sd7DGmZSe4lU7IhCY
WbChQFSKQBSr1KwJQje5Qamupl0QrKqw2m0Rlg1Z+Db0eWroPgCIe4nb8FpXa/cCF8Nt0vMUjOin
W4H3Vvas0nRDl+w3YmhisakKqHPyIg1NJF6g0pypVOZD6taDzxdbZh+EMvqZPb5l/nCCipWqElXS
/xXzF0tIVCJibRdCYe6TVy2jdOwWtaYI4QO/EhbhcsBHyWBs+9mzXCmjHlG/xXgcfIlzzNtnaHG5
1ZtJwTGUtk0v/SmIdhK8dnfQGnklNUnLLulv6F+qB6hrtwryItQ1IFcmG5FuO69bzaDLO128eocn
oSFJTYTXvK52OOfbyEo+S8O33qyVz1BbV5m8qUhf/Ji08lbCQ7CMhy1OlGEimbBhBdL8nXosQOFD
8sxr93d0To4Ntysa7LdZfImUZ6R+rb7maTFrMnu/NUaDbTnS06XJ6rv5JHIzq6ScjdlGQKjs72fh
CL+RIyahQYFDVpztHRHz5zhRwLvYx6rfLsXdNmPPC0aNvP5z8L6xhQ9SZPJsafshLt5v9OcuMhyU
QZjAB5htO8KSfjkLwo12SG0gcqtCLmWO/IaadG3SUtwGulSQk8pZPUrX01gTFM5LPZRXWQoKi6bF
RfaAvbsn5+UBzCmERRDhPRZkFlxSmm1qcUWiY958aeHoatzfvWqRp9sbC4G2kTsoRuaEI2Y2mWaB
4HNpnBFHuyM6TJ+YpYVUss9TW7zqiSpWdkzOYw7iNI8LOnv2tlclkkpIck62xmxz1sv+QNPe4LGj
g9eNkVN6gvIDc1Podg1g3uOFv6AD2d+ki844z+OC4gT2PhJgH1yqqV8HbD4/MhBC/iKdF+uWrwE9
yNFOq4778w5ZOSnlid1RJaJmMr0ER9yQ+YYKvbT7Y5p+Oj8hycSfv+qhDI1RSZSWocPRDXB59jh7
dQrCo2EE+g8TwNhSWR+nhy36BFSXiduDFZPemqR8rqSR7TkmwbnUdJ1n7ItGOfMnXFe6p7YIU+wg
+2z6i3zfIkM415qXqI/XvtBJNv5sETLiEM6TK1fSUzeT7v5yVrnbFYFL96mNy3p95Dm8yVC52JYu
nrdt98UejIE4c0xTer6RJ9whs5H5IlDHXjw2GuwE3MHA+KW0CI2XNQKDvXfLtERYEKIUAoHGi4OB
fmDzdA5bnIM6bxTAvqrsUtwOxlAFoqkuN+jMXmDjKjDW97fuyxvAU/QWmv5Vc/vAG46Ymsl4MpsV
DuYSqgszS4xGn9kBmAbrH4VFBau2v7V41f+mPNPWHz5VE30nqQJ3vG5VsG7wEHpYIsYCAYhq149m
YDw8QEsegdmv4Kxc7pv0xoJ20M51qQ58ykyk5h7y/cf+7bsdDBvyUq0be2P+I9KBgsRt9bZdyzbZ
I4+rg7gP6L7DXojQ3FdB+XJ5cySHhK7KewcfV3xP7rleA0CRBRxvmNvD9CYSkTLFeLSFkYsEqTYx
rRT4wyAwhDyw+phgE0JQvDz3O8FWwKpU1siZURyKKeR0LVzQZ8PPyshKmW9QoZFra/uGrYxvRFKB
xSRArNo1KkTd+/bXiVciA2M8VfzELpVUmZZ/Vv7T39YhQ+GCad4lN/uEtiB0sDpWcL9C5oA57WbI
yhUYbuSDuNyYFs+VVMwilTWjXMq+KnkUtvZMrosYsj0qrwhHh7YChojx410r2eWCQWW2fHsxBoAs
WImMGEnddy8t3zLxOopo2wq3LdozymtI9/FsPQzhI3bHbVFdjV/w3vFUGe/o9CS6aQZf83IER7eq
gPUtWeOaRj+JVpORZjgyF8mkm75XcT4843lVFGZwvn/20pHNXdk3d1NyRBMdCOEaimqsCJEe5rqv
JRnnscDuJrlMAZe4lBOp9t4V6CVYHl39GD1HFxFbykSMobImGB9un0pdQLYvUDcsukPH835SkhAB
TOW0NDGNjQTvRZRrhfCE5IeGfXp3R81oGmNCslhond21hcb1mS+Yr7nmr2BRPgrCIIKbeN6mPFMe
9Yuuaunvi8LopcCH6nN5uzD2A6XmIGxzdemhWlPjvIAanbwNuMZ/0ekkWv9rIYFnWGnk7iC1yLMv
YJoGywqw2gzQw2i7yP08ggS39iXVJXwzoH0SoPUObnf+p65KmvX3XwumXMui9qTHQiZ0lZkBDn82
MI3Ro9Twa2qTtN8Rdc7+K3czt7VILej0iqTlh/0xGcSGoUshO9lmIC6pvwxK3twrrD8ufckMeuYP
+jtjvTSk+Ikt4qzMtPFDQLvirOZYxmnBan1hLLBCh9SDVxumAYs6moHfZRXgnKVYCdWLYvfFSjh1
lmtMh+0/2bA2efBQpxgIPcZxXPi8RjrTTpMTmYAbHpwmrPJnVdujHRBMjN/1EczPGXEl1OF889qs
ItRNun95n7ci3LgaRrUcSTE3XwwtuQtHhNKGLh2dF7MyOcgvSulhBE1UoZU4HJcjRMwMqrKGRxEW
rnX9Yk5jbBvSmIHNCjb/CtrMp3qauyhq84i7FHaHg+luooF3YjgFfdeaKHmdiy0Jzb1kHbKVdHtB
5pje661V1unflyP93SsSGS/3Q2HRkWGQfzEYuj8HR8mpRd2Rf0i1WurcmNOQk1QqVgZmprnpQ5Sw
MOLg6f71fuBN8Ck/UgRvGVHVYt/y2SUqfzxz3cNgVGFfF2x0hjxEy3QZz+R060bWW+Gwe2Nnx3U5
z4wOJvejHf7Gday+wfMo4uyGGvg07LYtQ5ar/S9Xs2z7H8wx94gVT4bIL6eLmI+ZnQIDxx2omC0c
43RqZ2isrOJf0eXrtcx6sUgwi685JgzUhNnkeoacUNHqAh8OgUBEUiKAzu6/HGGtaG7RDjFH4Bw6
pKsl+i5AVyHPFigh4CHRxghFwXNwSEkQSmJV0flCQKCUj1GZUvXP8mjQOAMeLQwxOG+/CSofVr0G
UHJDL6W6kjwbGtKcJIk4pe55IYP4bpNEsLvVh7jjIU1LltlffPfCKoQfCQuOGmc0eMmlIXkOPl/f
FKIW81eBokMSrvzrX0i6uUFYkg97AfBP6wDzg20Cir1NumtBF7NnrUXmS8f10yjBUODQdYI6j5eF
Q68fdT6T1uHKE3TqJrjeHd7wwEiTNrngY1xovd/V/bfQvqFI7n+H/4vGpi2so6eS0yzYL1ZYDnLq
xEJRPMe6ESFbsmFULzLB5qRXPEOpe6U92+xobwfTV1PWXR5+eVlBSIAsdSW/TgSZ+z27yHhG73PP
hAhQigU0VcaUu8HEL2If3hnY3/8z6/nF6+3tHQyuLEdbumf4VupBNghvuMcWKFNT2u1acRu2XfCF
l8mmQUSm8CVtrZMPMVurlmhY1FiX45fBAmdcfnnYW+C+V2DZDp2Qk65vCS+05Q324IgmyeFD2DrG
GnQhmvgU63LbvUVL0i+qIF5Tl2IqufUIeJvK9hzjmcppG1A/74wq/P/TjqgNIsiIoJ0s2jfoEgLz
fEmn358pprzzOVl4lvwE6i5FV1CA7u+V/XyIjUkLDiqoda8na+Pws879LX49WBsyicb5DkJuoKsZ
Mi2DPVC7SLxTtTAnSAjcMAFl4COMWL5xA7NWFeBXya1H6zeDBrbPLrsyFlV/bUUqp6TEEkBU4Stp
3+Uz8KOGNDSx6sFsYTgnHhEl8gh3c+yauPP3pC3KeswmXY7hxbLKl01GaW1itFgaKWi/koD1Ph5v
eSUDtPwFM+Dg91Ee+eORenbShj3ZwtCysX4wKwuDO6sGrbPme2oiz+Hke+9PB5W1ms4MZhWdmqvM
cfcWaaFxfNCLvJ5tyTw+tpZkbpNXhAsgCHU6A5PAwMD7de0LHyGOqk3Gg13owN9tUr1ugxxeKyRN
/r6zNEwu8RNASgEKd++zuP2V1oX1fdC8jnxar9lqyr1yBXUOHYOh6KamDy0leo52vAWcXBR1yrV1
eepG0TAQCITQ+gNrxxiU30a0Yaiu1C+U7FTs32b/6L/uEaZzOyRKbs5zam78pCHaE/bCW+/faMmu
5bsu17/nwaIcYO0Z/L9H5WriCNXPWIYY6ctpUvlTgVlfcgYWsmFWON06xc28PqskjZrqFycgICnL
iICxsjLuNXpiM6+ysj648rNshiULKl2z4li919N+f5EuDTGpGccbm8Z+STFY0N9fHm4R520yXEv8
/XYKTB/sc51OAS9fVYajzXecqC1ow9D7fQJDgnm1QUHsNKqpSqb+v5H3QiYBQCn4yeqQKmrXGSXw
eVXWIcibIqC/10Xm+vQz58rNDjdRSauCHGG/5SWCWGVUuJ4PSFu0peUdj0koigiv/2vEEIclraf3
gyvlcpYU6M3WvEBSi7bpPJiLhJefDuZopkMtLHLjTj4wtJjv7ASHTkKOc2Jtn4QI323wt51zj2b6
xmpJQ/6O9xociRYN+9yE7LJYbmjNtrmzkUM7e1EP4wpqDAQBqkUVcPwibzs5t0yUjwKqDpkoAL6r
LnGAF8Ms3q0s4kn/C2DeOgxijmKPvYXlru14d8yaSUiRBVpuy84+M8Ag0Uz74VA4L67A61vyaS4C
BKVgx1r8hqQWytqR2urCpQ+skh8VLdPOAqdrYuoFGOlO4OIlH+dP5d8tLtczQjFqZLFxhanDg6jR
/2JzzgPJg9H5eJsaZWE3J8FFrvuz/bjxvJedaxLgl10ZJilR/eHAjfJffzMtQAk6W9lQlnvZBKad
2Q5mvN9GzTP0tGipsZnGv7Gej7IxxFASv8hp9cybr0XRJlohe+bbPfbXqP5Fs7ATLhtoVmmpqC2p
sHLbXwvQ/cQI9RXPLEjBcYyYFGlJ5xbhNsUIvJiDU/2B38iTchjmXBqRyJDhS0FE7yLs7m0WFDXx
T/qpFMuCZSpQPR0AEjLDlMQjFOqaHWSChdbFlLdQ05lUVkGaeT4QM+1KxSvlfuSTmOMaQlPJvZom
utYmACJzeruwt12mk0N/BBDdf4OhlgqTCLib3KU52NlMhCNW2WkQdaVxZbd+wc3r++sMztylt5fu
FF1hoY+yfSJeegYu3/k07/HBzagRChTh4yQrQrR3qCUtpyFycqyeGjnwj0zfaahBK7QnFTgnfuGh
OJkZtx1f1488znVlGYeyq1SAx8xRFbKCtlOfMTKD1rU1NWBPC2bFi3U8GaHFcntNMo3RD3j4h4rv
XudbZ90xh4EeUsp9sSZa3T6YgSVu08v60GdU6+pN+iwoNrXOv5f/VIqt7/I6bGhh01fk6O6R8B9H
ctxXQn8QbGNkV0u03rs2/bQrsF/ER4txTSUy76ryJKgujwPiRAFRh1+k5QRvdPP3WWdYJuihfoaA
f3FuqAgyrfqLzLIdenkC2AWj3S/R3mjPOhqntVQGJ3V2PlMxKMxMnSBPPV450liAplm62aoxtt5B
qVl7RBhJXEHJWJOURkq3lIWKueB6VuXDEN8qnWshfnA3mbX6AkWrgc78+t2w7NV7ZwoORAQGDsZj
95gOUmk2KJ45mc+Nh+k1FWMKgfDngRD/XPENt0aNWg7lfei5v4KE7w7+UazhvmWrzafm+Bc0qU7U
nzGY8ZNWHGW8BbgBEpr+d7U9i7o3kuV/Gr8ovA7A0HnDf4pt+RRROz7JRUcIKZfDiwSXA3JwKNpp
Yn/7wCcF6Iv2xD+K9CDXRezYNMzUhhWXPjhYllgYtgmdO/iBujrfKRZKGM5fxNjziFfvQ8+0W89Q
4GOrDulSJX/P9XHztyl5bmiPVPf51TrBS59bwMfYE0uUEqzBRMbRFjj4aDrbHl01/K8hJV0Gwb5H
DSq3MG4CA1rhMpnz79VPcfnNU+VkDRec4lDj6HambhB4wCFZBqx/5IbLjH1lNjA0ZwkETNKilOqU
qP0m/kQFmfMa2uUZ0eNriek2OyWnppjzbZEVVJRXPMXm823vMHX/U58lNin7lpZqwsuitO5CNIIG
5OcUPvVSk3d83iIFAcPfaxRtK4hAj5Wv/DQaVR+U+8QaZCyDtE6nqtEuCyaNPKVVp3lVmuuisSM6
DrpkAfCNiNfiqHlZFtbzk5h938nPwkUxb6jjrxajEL7noAK2Hf3Rh/Fe7AmtqOP2sqoEk1z5hypC
2+SsV5bC9T+XDivx8CDfGxjka2xXC2sOWgA/g+cvl5cVyReSUmF7JUb/CItOCV0pfsJ5FjBJ7NLz
+PBbE7v0KfrIB8UPwOQyopRzwLUh7z657/y+iGd67FHYHoRqsl5tpsHOJ7nzme3/ZjhqyWkrRcjr
VrxzKI9cKo3RItxciAhaD/VbNitI9mY35C6L4eirG0cUIjEuJXsuFfBcIOuzTd+3CPvQdg+FQT7y
P9s6MLG2EFHQF61g2V8z5/kg6QLhGWqJSstrp6ikA8xa1Jh+gUieGotxA8u5PZwjmoxAXkKPdjS/
roRkFBbjHjwVAW+C65EsxpiI/WI71B/7rvsibdNpBpcuzuM7fpSUu6TAjUMH960tmyOeehnYBli1
8ImsaO4c7EOEtUPCFP134NB9PSbUJKcJiN6BMEVOr9Udq4AThG3E8RgjS4KLZQy1dCgIOwOXQcT7
DnaxMs3eTb66txf3TdPmMRwh2v25cYKcyhy0zBxTNjn4uyIBLsavDuXiDk1WdAz+Km5s8FAi2ZgK
cY14Zv/280Q1Tw4xgsm7yw2oBQz5flLdL4cIprPJSSj6KbYXnEJuI2oQr+fjS5abK1BMkh6e3bYm
UIzuduOO3B9OlXEQA1NDZMOHSZ7NDiPHVyrWpWgq+M8KB/k1RMkCZxxFu2Joc/3T7Cj8zfgBNkbd
stxsbeijSeTojq1bDop9QFmyNwDleYFCAHZKZOIz18MoMDcpnzZ+dGj5K2nEa72w6SVGegf/f4E+
RWxDvLEe0vicKIqTbAje9FVX6w4g7aVQULKw1PaMp05m3L8ijLLCpNO++AClAPtwENhOr4Zjo0ch
z+MJvJqLLJEJb7im+ad4phITaU8n63txpYlDCSOXhbf5kXEwAhVeepfOf+fj7VnGcXaxojfvo5Km
HP21MfgWy9hhX0qSsuvsxvhz1xiI92ITAAqVSNMqUKwGVuQBVAynHIsHKGuy+p1CLq5n5tZAdFAY
tgo7/CuF9+/7aJVI3sqOK1THWeN3mlMj7/2e9EA1BeIrA7YOlV4gMm3GbPAubkKgoOj2IW6roKqy
fNdi8QnzAYCNTncxeJQvInncOLH/Go6jdmEYGnhSARtjU45aVJNbPnPpixtPa/kFQt7knkCHKU9b
AMllwN6wNiCmveJaWiUisQ1Gh6T9SXiFQKiEi6w5CDpiTyyKTEXNDzlQ1CqCPAruUT7ilkZqRpvg
Ho8D2gIhkTQcxa2yXRWxKG6F2AXxTPAOeqAZ6cseL546VzNTXsz0998EJz7duKsSBfISxWHJ47EC
5TR4ADH4DTLFyuxpjs/WagQREn88CmCnvLH2vmO5OsnpJI/eo9H7Qe5EdDrxvtsB9pWT/rpnX2dg
9SdL+fT+8tjOAOWF3LI+2ukDPfSO5Jjncx+i3PPwjYlf7qOz25DHiYpWTBhV3nj/wMlNFU8NlB8G
WIvybT7lD+mThyXMApNS5woiFfO/0gNZMjZFpkmUbT/cigofFuVFRxcGJHfJDzO6aJsl8q+DjLso
UqJ7x6sUC9SB7LxPxaD7k3s2glkv94w21nxToV47Y0dJ3vieTqST5URhGHF120def7ekrO97znZQ
Nzt8iVIShfUUQarvauV4eTzCQUK7asHqn2XOs9ide0N0nhZwFvmoeEQst7FtmICXD6UnTqtw39Sh
76BVoX44h4MEAxdJ4diaef+r+a7dwXVz5bnDRE+1TWGS389HqOwpJhEzYZIiluDLRzlDmbcjrebF
guSGL41Pj6CYz3wS6Jj/VGZipJZOCw8Li41ukG+2A2WDt1MkgV7czPObMnwOqx6YXlL1lqe+7Sem
7P63YgvjDEuBGRr8FWS/C0fJVbnbpD/L7iywtlGxoS68M5eMu31QUhsEp0RTshlmtgmZ6ZJTj2hu
LeLUzsKtWI1iZpfcTKrhyb1qJrwqJ/aiaIVrRjxxMR4ES4UXse7TPYITlbzlhOnCR3udowvA/ye8
qBb6VzO83UgTbNjmtntI3fC2JiUf5LC9yg8uhcXxudFckiIDRuRvmKa/OlTLOcVfF7elJusLtqUG
deISx7OlXGKL3Nnjvl4gUqjXHhWP0s33NK2ww+2Dnn+N67gIIKJ6JQtLFn3P1Q180O5MjbImfSWP
vKiVm1KPM8aIUz5vnHnhW9QFBuqiDGBMu1VNVICa46BtE1tXA7BOc8we1D5+z1AQyPPnl4/CjH03
gn5lBVCAw9NVWNpxTorVvS1HasU8560/j3i79rkXDfU3VraY3U/u++6D5EtfxL8LKOqHPML6oWWT
Qg+9eWsOt/cNHJVnCc/nAQYR6AOHtcxUKn8wG8Lj1vLFPLUDNhtBUpwQJvayBKZHCuEzuBNYy3p/
eg14frEz8J/MQIRCaTf5xzWvFfdXqYn90oq9p8qu3/JcZv3KcSO5vgwmDLefhRb7ejhPeKt4Sit1
iCw9oAs3Sx9JfKg4MojtHiEl0QeuPStGkPlM4onogZWHLQYfMfE5RBtFLsFxuViET7LP2a3LYsMK
yQlbbY09trdmZ8pQ5SJKyx+VCRaWuTXG7wStDdB7y3jkZEeQiyQkgPzGXxd54jy4QWLMLdClGWCI
XSzr0e6g4QpbgjYf/9UHStGn3wHZaT4gkMgXXkBaE4fvF7DzHWFCHIBowvo9/QdfTlrvsBH6OnDo
9jwBusHDoW0BNuxMgMnfWh0uZDk9IYRlUnjqlRsu3nHxo4lMdI5UCTQpBa5L6hO4MUQZMui44tGq
+CKvHXJt+5oR14lWidt47omt2SLr+9lS+4hox0G2Uxrv33rdQL+0oKVbQMb+PplybNAy3P3x9v5G
6npCd2jYfcU9h8y+7q6lLQxYsehx6vnJZGWqwK8wLfZ4cQxwqk9Kh/DsYWdUzzSXPe0TzCQ8/woo
Wfuyg2exk0lvnwYnc18K+yry7NYJXg8NY34htpdMbiZ4vGZGYaYDTmEW3tqQEMhqTe3gRpdyrabl
QmkDsrxEeu9F+9DLeOH2HlD1Klvd9uy5YwJYOP6PK5WlaY53UWsFXE3vf/iT7Q6/+CKOLxwNsrwe
RtcSpCbPDGAcXbWDgSv6mBVnQ89/Dw2NdMuSfbbM8dAHSeOupDBfCA7fFv1Tf39WfGavHZBK4RWK
kEwrywSRUF/aLTCEXP9hmqYkNSXDmw3LY0xYP0aSql7RNSvRCTfav+KvV7PbrpyGCiPsTZwfIHGu
sJ+Ji6V+YZIDgT3hgoqKmrVIwVgoD1sxtLVj8ZUx0VxTIsGL0B027+Hl6Zmb0Nzo+rJi48NNKcIm
iTog971IylQvW0p40S7Wb3JstVrkjDjF8VkuMyk4ccfUQ7PplidlDZD12f1wLJwF8ydyFe88DIxN
erPJ7oxk3IaVu/7FCvXaz8TsVUwsyT+a33kMrqoVoSPVGYugG8A2mJ1Ln9qaTxbg9ICOgqdvHjoY
y1K1G6CrLj4xex87oL34JYA4s9qn3jYibbXGaUug5r/fNN+MwW861XTGoPYSxk55RGL3+KqduibE
yizV8Ts7lr4RmFo7nHLkwxu7GjQVscEdPlXgac0JUOsCXxbYEn9XKtIhQvgXBQPAz83YoMkyMGJu
2EPut+HFUJc1P57xFZzpbvRM4RSucTfJkqLNDxkgGwHzS1x+H8D+Ww1KaQkfoBQbrgObBOsTqOGU
LF7mYK5wINZrtyUxNdUcfCzxtFa23FrbWyFpoVETdCwh+EVQpz+86mzOWaflJIec/tLfkJrYr2Wj
oLdHfcavaWWVqgwZune4oF9c66lS9Gtn43bualdHcV5kl9ICwW1Bm6Pr7NrWekonXHty7Sl5vmWg
HkvPzIKiIksr6DUfVpYI07i1Rmwfnclel3maA0BKQIi4vo/t59F+Vl6CZLsmaGnF5dlYxoT4+4EW
JPKTDADGWl6BtG8RAxg7VNxR/mAFvVojevjLsWjygZA5I4qNrA0br8xBbdQouDCx1oFjeMtAXaRE
mRJy9J3i9SRvaehQEAKJyk4talyiYMvaAOLy/gRsziWEF3aP/2jcRK3QKtXNEyTcM692/mBGTrcf
1o84rh4cJApmC/3H2OwmpBwzRzUg0aM72Gr4FHGh2vnpiAnQNTmLfrauw4ogw3VOp6mpaRbKOOEx
+IErnRaWCJtTGP//8XK+Myv5sivmm943gl5fRtQS1om90OBshQ7ZCc7OdI58Xb2ibeGkCvMBmXpc
ShPmz4atT0kQeROxOVQlMYsgwTar2fBj/7MgMRDNMs85tL42bx6wP22pdbnd1x9PBLVvHL02KyIK
Z/XZ6yW85Iezfuc5RMNqAmANrydvlX1wzi1qTO8w02rmbie6nLSwD1emrn+J9zdOXnaLQDcJutKR
3xUgf2uEWe3ZJXU6ExrNEl4lU4ZT7DGS67wUjt/mozYtWNavGgdjO+NC9FJghvWipc0YnkHeN9uR
qRTycWsOdYNb3DNx0XZYELXjOLwsNgx8H65kQoO5dNSKCPN2tsg3W2lQsH8jbKkrqCeotnnT9/pQ
QT4p8L0h64T3yf3NY+GDKjvQfQue00aHaeExMxIEvZFCaJx9msZLwfz8ZP5mn41qR5YfIV2HXOcc
zjYppyRw0ZPjRxh7GtZ0n0g83Y16Sn+WN62qo78TokkMO4PWvlFH9HW0f+Rkew4JT+yp0jH+Jqas
xxldeNqVZbbRgFwCP03zeDaE9MKo5m+MnYHNGs7ruPZrvCupOy/O+PaM3WrBduUpqccpDwU+6q8r
ReZVklU06dmn0at2iKoSbSYgTtNNFUm2T9o0LvlQyCvSX/Jc++q8DLXlBvwzDvesv/cy2yOnyYxB
GTNPldd2Tn06G7lR6OUKzoXlBUbF0eEi2Sgtsktmqm3KX6Jom8qCHqkWeRFZ8VFZlpnCStT7G4SH
Qrhcwlx7AUlmd1wi2W4Bck4cdz+1oZpKUM/I1Rbq9kNi8zAoLoQ9FewA7apTt2yutdRUvlPuv+ha
TC+oyy8IEeFPdeHgavs5W7r6hXv+oD+ugxL90CSgyOr5qESOsgdckhS9sdRyRmTZofHjcIZvcOza
KLn8z1Q1s2VTPybdF2nICvZ4SdFBZ2fPgrdwpHGenQeQ7HLiochmsuS62ujymA7GuzKy2h38k4iR
Mwc1cL5jGfFcfZkzgzyEGrks1WLAz1letm/x1ksRkvbpvIJl+4AtDvpc1C5wxPEnac1Kkr/xLBJu
XUp9RetEvtSMDEuvfiqJllI85YeQJDxrJyqLqBSelp3Hd4scy9MJQc4qOoOMCinuXirpq/6yElA7
v1kMkYMTUDig9p57zqifSlDFf8uimCTFI+TCIUD3xfsOPJIkyVc+404osFZvNBEHZKkcwoF2WnGJ
92TTIBiKBfVg5gKFvPp1yYB54Oz4xaTtJXKg3o8gzPD5EWy8PzfgdyECGttqbET+wdHeK8pQddi+
+2IZdwzc/AhN9/EYUV6/cE569nIcUHTmz5zTIGY16oQUvtl7fHgmJ5HN6RvISzWxI/TVvrY3/SVI
kO6E7wpzNO4UkhVu8iP3gC/SF/mS9xHpW9ZhVtV2bPaj1j9Bewr3L1yZiJlI1CIz22ZXyW0ydg2L
jvmQFKufafSl40P8RJFnnYkr91jx5GUyRdDYUpVyYUq2WrwNQ4aIXG5sZfKGcjH3eHpJjTzADn1X
dcd3GjciqjuAlk0Z9qHh5HRVv8/L6NCZFjzRCEWt8HUvjDP5eovMfDlArl9YiTe60jqhApw6oinH
fcdmxmaBBhXIgd1eb1r8t6LFvHSewC5tMlegS7LJSkFpt/0+0KTpNiJzVqW4bk8JZMldS3OMgFx8
N40nhygMysVWZUoGUdxXd8skm0gHNXk1KZ0OliZ+EZmORIvDiq5ys7932+nbnhPoLWiSUCsJf29P
h9BLOuBsNUoZ+MVIUddpviedvKeRIDY6m5wl7hFQKpG/wduFPAV4hTpsHRaBV5axhZnLM/Fc+cka
v933eUO2MEQ3fbzwAlBhJ6KiAv6tS2UeJlppauzQZm38KsgQxnU287iP+ApK596wFgF8q43EoIzn
QjgPu45tTAQSlZdtqGt75zVJ4KNqdP4I2Qu2CkjJbPMTrhNHJnW0mlavfLAkigzxnda4pCdyBR3X
krAGZEtSmoYIs7sHcCBh+RSwnNFSHyNfWU7KDmjmTMYZsq4jjMZQBBGGg4fIwW/7j8054RQM3pdR
NuE5knmMNhb4QpUsD2itcTj7d09OtnZklto/bQFc028D77VtWjhYjyEkHgD1VYdee5ssVFYhsr/T
yKVa5hDOdEzzuz+ZnorX1YBqxrgN2VxmpO3Fd7TmhZDWGCCMebNmP6jiOkj6jU7bvbpicveCWB5X
cDYitcTvzcM2sbhiG+7VI802uRmWYyreYU/RwdtjVCKHR5Zc6TR9WJRPjQDyEqMJf15tDXUrgqHq
iHggLtkJK1ndwnlOq42CD87SX9alM2UVGTVFQO6C94CmhMKBh8LbnuK5u6fHHAcaORmHd9x5fgEb
K72Xo1ugv3VEe7NAPLefkBTk4DtGfGOwYoywqQdBWocA+pXLy7+/Zf1wKRaU9pZvhT8R1Rmt4Vgz
RHNdZk7dMkvmkNKE3Aho0RO6OJW2Jk2zkQwEaIvhWkKYwOmqugUd5sTHXRoGXVIqXFd5aBiAj11r
uvnjJMWEjcjpOkrT8tKDNwLiDniYVu1hLVs1uUqEN4Lz9RCXPBY/OETok4bNK0+awJOioWIhLPzx
plyGo6nmaYX306vJKNnVsNTtZ4FvvdcXjgVKInx/9rHkaB5NH5D0dfBEWJ9yNRnIBd3QD9wFIA2q
Oo6VC9gdWzGEPRW3YEp6JPnUiB/F8NGQLqi+Gv+pSKQDMiLnutKph/nZT56EiBZ6+tv5Ra6cDtVa
VYIHHKIcwM1e86aOHIXrHl+jb3EUV+EphmT0T5oFwxViajkaYzGHc93rdLJud0/RKRAVwl4PAs/r
fg0hgrxSmyCdGT1wfCj58xxdOjptz30Lw+KeRPj3RYBP0tkAWxX5xRu/oP8nwNnczTYZONOYuMmM
ybN1SrXARKAOAzRF2qUpOvIumF4Kx9vQbASTNc+23X7j5Ba4Y9mMFVjqNq2o/wuzz5h+xQoqhgaY
maazvgwXv06X8fOd0b0vITwqVfcx+V8eoPj2KJ5SXECz4sGN4aYeKrgk8+e0Y1nmko0Wq3kI8Txk
WDMCj4sOSXA9PUbr4CqUNd+NtdPwSbyb86KDeKfJ7w1Mr0maaM7/Hj9rjifMc7KcGMAKwsbjLnm4
zgTe7fuzS5XwZlyWQbhno4EtSfrv+pm0gBPxP6t97O0yApZnzFmNTUOmcOyelaMA0oCpSar2qDUK
VTC7MHDOMVen1IAUydxOrBe5zttrbi52LjT9FH3VdZfiOAp4dts3gDjMyT0wVW8dkkbUGHLv4MIK
D/Ykpt/pLFrKZvfa0flA3Np2CeiJI5b2+RxEN8Opi4rONS6pGcaYyfkQwZp5dIdjKZG35XNbDcsj
61XvIy7j2g550jT8zkJZ/1/12YCD96iN0FiLJ+d4In/oKz9AroLT2j1RAY+OYLkUGIxUPckCG2Q+
FtGm82MdMNqdl6dnYA49KJoKkTP5L89P4OQj60IDpz3K+uEbRdjQtwpoIhmtdA98zOeBJ6zq4K4n
b856kV1OB1Ikz3h48rtzhfYUMYWxiX3tmjYStNeRcP/XTQJ/kvEikZNuIGxpRJsrvlDEMbXcviSn
C3AhCogCLOzZwtBOQuprDUN3TvUBOrS5x8QW8Sh6N/CNha4UYJRGT6e91xZXJnrAGi5ke2y3dJ0x
Py29KRUfCcR358VK3ImvkwTQpzDcIvVOdIKfMdqZeopQEgpUNNdL14oBXfZkhutQAHhpU/Hogt+w
80T0FKeA6APd9ogADrnC04DHvcCBlsXWDpk5ANFctVnlWY3LnmoiLfjCaV3zigoSAXwO75p8LrU4
xcEyxp4mKlXlt20C9+lCJ086dWSXySEsSJnpkxySgrAEyQ86qgJDGzrnx/LBSEwbHgRirm/Mw9LS
O7+Cvgv7+l0E3WbagOqYDFas8dWnZv97xNzCURBwr6mWj4RBQ7ZeBniCS/5yX7Hf1oA4RTQSs2EY
yfJkvmdURpiBGZIFHWyy7W9v9e9uns6UASlw39n9+2rJzD0ttst+UqR0LeRICIAfxpP93end6rNP
xZmvUdNAa3QdgHz2Z0lYWqrovquYUUB+kuXu7iAtanvuL/l6ltMi3CkKyQSQoueASVpMHhNyHsix
NDRZR0gOe+tbcEN6/ZlPhj8MoiDyYjFwn/6XBOfB3EtPskBFxzHy1fX3Rao7DFO/OvP90TBtb8to
ogwUcPSoCiMpBlQ1JhMmNTWGeYrnnv6kycTlIQGFq0RvzbEMZiYo02VufB6UMQIgRIH9okw6U/NT
lQaJiIeo1Pk+M6JAPHAM1eoubo2rBruQMJyT6yXmUwO1CyW4FFz+bsIOFDr0/zEBXnQ1YQPvw4KM
1y3XpOI0PYPtmcGWiPOm097v3xTTvWTpnXtINrRT349q/k47tZJioSkA58sKeQb14xwfNltLeo+z
BCRrMvJwR5uDc7vWt8X95nO/xm/6L/QhdD59nWK7mV20EiEZ7o8L1uRo1dzjbPZcPsy0dg7JC4OP
JV9WtyR37KkTVOadju1ye1XvpnDXMCUCXSqOK9qDBL/ljlYHqa99DKheU6eEOKnjh8xBgWixJDOn
v8Y6uYcTjXBtAsR1Dfaip+fA4A49NRnsm43s7F1XJgOn3o6BqGcnYzcPrmdK79CuByQvVhoh3rl8
q+zEJxloK8IqXcfztK8DtfQfqe26Y2/abBNAYHYdk0AKgR8ExLwyKCOfBWdYw0Gr15OEdH7pnTxn
P62YfoEynT+xd2oe6gDcPgvgV7FC2Jm+xjwds7FuEiLHvzu6XIISHiVij7CH/CdMVZWjau+zYl5P
nte91jJDhzuY9AQ1WvQQu4TSNFBf86k8hhEwLszKSU6Fwzgdp3YE0GqoEPPzssbHajnBdm8NBqZH
kccmo6WLvEMq912ZLuxDsdIMhnYX7QrTK1+i4rY7d7Cth6GLEGWhZ7GFOPSkkeFSibHBhxRajFoE
ZqmAAbRSTiWOcnFOQrMEDJ0y8ZzVVbHrWr/TLSoBTDkVL0P/GYWKsrzdGxeGbMQcWGZOGMR1UUsx
hSx8n6Qji2hrePUuEC2hCh3jqLvVoWhx7FxfXKGYNPH92lVWqWRCqY/x9vU/pfyW2GbNwNKCCyUy
/OY10ZiwHXoBeRFWi2Zc3k/2jH0wru+0XkRkarKGRh3POTiaUOFpRbuc6eJQ9pds6HoN7rhGxY9b
ZrLjqW/20bpq/CHhQfAqRmYrEiNYdPw0N9EYAG9Jn6vfuAxptvR4/TF9QFiUNiiOQ4STY7J48m3m
JIpaLkjOdSRnMH9GqU0puprV51IAilYDJ3qPCgKtsLUF/pP34vhfZokPx9D76vE0DeHxpmIMtrrM
r6+R1Jd7F8cImJcQ+FjKSRg2pjSpwhEI3EQ6t1euR/BgFhZ1+UnMUDdOmavz5BOykBEsKTjmvYJt
A6B69GgfxNUpPXYw47h6HQyxbmsfmcwNaBZFy93cg9sERGdjKOyT08jwLpafOp1/bXtYWxQqQ4Bd
GD4xQfu9Konm83wdViXTj9TiXkfavydbXg2puGLa2kUjT7Wu53LbmAeNx86s6bHYSOyQ2sljAZVn
qv0/MVczgUPlzELwru0kkr1dbQ9GwSFSPcbiLmXFHy4ZUYWAp7QWk553gcM/URJwmqPApHJTC1E7
a5xFSVPLzN1e2xBiVMQemUGZs3IB52m0myrZsXV08QthOAwq28S1hBi+EWe0fMoqeg5M2uDWmyfF
PAha+dysPKJSkFaVYdGTIu1fY9zgmGijMk1wH2unkqw2YnBjvQyM00oZLqnZ2V/xbiBqykZMvgvM
mJ4yWMQKq6geUlD6RZRDH47x2Z8FNIco5du/QDX6uJVzIMY/ww7CBeuVWj1El4JLsieUHUL41ASY
zRxQxYvbNDubvQw+LDsS2R09DavjTqNLv5trIU3znTFVsK6sAulsdIWEaqbWlxk4RLdyX+6OEjNj
tAViIpZEC32vAV6Z6dhN26bufWKkiXl3Q5GDWBAmMwmhNVzXj758jZJe8B1e4ftdeJDaYxQscjkN
vPkG1Ig6x5b4Gn1Gg9sOhXTSBCRs6BG2TjQBOyATSmQ8OdJ/+LDnC306D4C0vejOj50Wuu5KOyke
p+U9OyBvmc/ySpR/8b29G3B1PtSIhk+tRfPO/n/gi6tbYeL55zpyLLz2aeqTbovrjf4ie0JDlTq0
c/qc80ux5F21rDriz6AFV3Geo++WJ4Gkgeo7enga7X2RqLsubJujcJMphEehlssiyQuYHUuox0BV
rVEkYHoGDWycAe7m9NpTBXTeQw3OnH/uie/tfFCwcsWGZeOzHA8sn4pUHuVu2ZCEKJiQGpedQUHG
U1mFNIYvFnnXl2Nmtld0CH9LoqfPyEXhQW3OLvEL7mCgTqQH1132raN0H0ibcAFzg8r99cl/DgmO
xJSHDmowj2afzCbBup8dY/N9bMTA7reBhJKVPOenjrgswJgXLyF5rl5zHzFbXeCUcx71otstH9E3
TyrjfhstEIeCI+fGqQuv7S7i1i1o4VexwdNScVdGihmaMqnl16SOL+htEt4/j0C2BuMtE+D4M3GF
r9CU7jMdCOW1ZiSOubB+COuf+zTHdnJt6NCIIotKiFITrddHiNmQwQE2Uetsdz6s5fkUyQc1woI0
L93E0ajN+trGTIay//dfTMFVM76Yhm1WfdWl5ROUHrIxVBVxV3TPLoccje7RbdFBdKCArgh0edap
33olfApjIApIm+zQCm4D5S+NM0iWZAOEiyFQIdaWs4bwohdWbYv8eqoR7+1dTLaVmDQCnygt3vse
fWR6P79VM3wAHGOrImYGacyEs6Ug0noT0EvPuXQZe4XcNi9Bou9lanwnhXUOyDqpIVXnASEvZMuk
jrsm959h7Zciq6sI+FkDUX4slqGFOcye85dCNJg40jy8MdsCb7PhceLbmSpRKNs9WTfOy+SpTvIj
ULltV9v0mf0aIWgzq6UBCP2634AFlS19yq+Gu2h7c+qMeoGKpLsRbIbcNdfrk5GMF+uOLmRuVtlb
lAnMrU765c1+mxApGDGh5eg+e1DGcFqcQgtI0WgdpKbCrM07z2FeN4xh4FxAUYxZ5wU1Ypx0Te2z
ErWCl1wIj1BI4JFsioJHsRAU5Wv1O8uAsREkKRFY7tEUCLAkAtXv1uzzNEad3glAHsrlrLpLk0r5
rtOXgLuNV0nQm4BgOUCkLwaYiVZksfT7hvbjoLNnvTQ9BEIkKkKL03b4eegsmDJfMPh/GeaOz7Q2
CgS++FDbPSRl/hS9c++kUHTvexQPdSyYloHgGkcYXNIjmbcEA8Mu6/fHi3ioQogIUw0/NlXlIYpd
zXW/GcqoGRtnf/SnmfxkwgGRKpRIaGhqN48wpfBHJJUt5vM0wGSrhuRTIulImWjcg1teWZdzFDws
ZJFJlkVrtwSAJF+0uW007wEF5J6wYmH6EwTAL3lYs10fkJfd1I4H8AXxnSYSiXiZcN6iE/edMpRv
l9TGSY3mamKtEx5YJzykEPc6QYvDrv2cn3a5wfDuCjmQs3kDr7rpXfGe3Gw9rCWFMgubIRtwrjp8
V9ydPUvg3rU/J9kzZoCwBWia9klvaUHDUtYTX48ww0HNMB38dBy2R+po6YlPqSkr3wdei/YaWTW7
EUQtqwXqRtkZRJFl7mKyXGjB2NI+xxXzjJRaA9atSQ9EDzKdxeMJOCx9Tj0obEJcBL4+o+PVXnOd
eolEl0e5fK5m7CbbjOusw2L/trG/OZKTng/M5wUrg+n1Qexpf05XRPQzUFM2YRaUf5CswEfL/lcJ
waqUj0A3JH3ahZ0SXvgj4ZmnUm7Bp+LeYzEA1k7ZA1QYsccmx9tJ4u4wF0M9dx6qY0h/sCZ7e0jI
sRQwaYHlYZlFXgdg8Ms8ygUPuS7LAOKZXSgs+b6cYWngJktjR8QlRyAYHm1u/6kwV+4/fXsdrdsA
+oDTnXs5hf6WxaqUPyEXLJAmpIWmJ6P5Q4fJ2OHc1fNXv929i7ACNqgn0Ujm7rtXw3kDqa3jJmjO
Okv2lg4i5WnW3bnzH2Z9EeatmbtTtNfGnShH16Lp6jGYWshIEOtBpvDfvv/mRMgxDNnyl/bkxCSA
VUBmFKxM7OFKSHLISmiwgrYkqx5ppaGfBQM/ztkl+czyf9AF1zJAlvRqklyH96m2P4bdjTUyGIPT
g1Wjvi6j5JRVzDTD5fQYGmji3pTtIP25jTRcs8lY4+Aa8hUhH7Inaxu7Yy1cpmNb8HJ3ZpbU1NiK
WhmYfDpCaK0u9vAetrBhnU++h2j36r/QKf2aX54hJEw4DhFsKObmKBYbC5Xy1LiBW/prCd2Hetu0
1fSm3OSsHeogQ78pvQ198RB6w1SxaBshrQTCltTb1Ki/9d0HBJaFVH7Q7Z0PO+q3+yFBI4lq6mBO
psQaRY6payUMDQIJaKYsyB0cWXWn/S/+UE3B8T8xYUE7L8cKS1EZCoEtNoTR/k2tKt4hTj+snxZu
Oc0cG+dvP89pGrXCws9KObUSEWK3soLx14FgiFFpiOJ96TLazewT31Sqt0+AEBGdFDy6VCdp4/JT
4Avr60G8nI/5jpwURIUWs6VnSe/219bMkXikDg/yjwjImdYqShBBg4oxXxLVO2FG9U74KZqQSqp5
BCIm6sjxvFwxTLxRYKWlU4sNVustcLjihVNgtkfo4o+pq8npIBqRYiKTOvRcD1llvNapq//BSHPj
w5jHWR3KTKWLIyB+9UcscJLl+duHosqp6J4wa+rRIk1HwiPUNi6EybQgexGGRLZqnHF3Np67XrAm
B+3TGMvIM/bgwHJa0yuR+mRXrlbl33S1yKDitqW0gWcNYwX/zavVPH6hP9rTgkfLLZbWDZU8x4+V
Ea0ef5OifN/Vu2blmEfi3BG5rA8o4MbCw9E/BZV4CMjeN5z3GrHh7x9L02579OZu351hL7z5WRFc
seUeRKWsPKVGVw1CtinDi7e1yXAll8ccrTvRYtD0pmZ6M+OP0Q/z6HHYfPVd3BaJ/uSu9uiD8yd2
CUswzC9ijQ8Cs4pW4L39/qR1MRVuXjVdhwCSLWJFQ+VICcGKt9PZ/dLPtj58IL/xEfND0UDjKZ3b
R2HhMd5KfO5iEb+LHbu+B5La3vMBZmxyXkSg1gpxYa/gB12t1MBUAmXJN0w/YIa4CFHo4CvbE7jl
SrO78R316V1+vrGTZje3Q0M4GKKHpX7p10YULYFAx3IbqIWCyRALsuFbyS6hU0Zcet22BXM+wJLm
X/xyYUCijFX9lBJKJ6Fez75aNrjx7/KxWbufHjj4Ha66jaC5UvVKu6b76whWJ1Pw5Mn63vq8hpQv
OeCdvubB4M9uHj3JjeXFwyagYOWpWc9m5wcacA8S+INE8MBaI982hUkncc/txEJ9SbG3X/ztbWqq
c6GS/zKizaAWTPDVK1mEE0HnKFykdfXnpBYlAG/d8eBPJdza8bj6o/TwAqjtS/n2L5zTxppDd7OS
Xs2VTMEm5rFQyn0DKFZLSwWvQy+RDDZUWLv2nL6Z7rdDKfumwSYk+m42Ly38xd5rOx4hZS03NBWC
rBDv280Fg48EFGsYyb7Y6ZTp70tGoRClglnftW5oh33meMZZQcwE9Vm/HFr9LhwJBGIFPbGKPsi1
s28FYdFSHShn3+f+03GZaJZyzo0HymB5MSyKBcpggXV6DRa/YLJKaG4Gf3Ul37drjfALlojQyp3Z
NsVnX9jP7AzrDN0PBv83jV2Fq4bue3uuQ30m7vzFQV2RNLU0KBkEGoFmf7XzFWN+DXm50jPdUoIG
pl2P8kFfCVsOCX6CPWT0XnczqKY3Qz2Sv15RFB/TH/NTXDw73W0/UjdAaMO7rHy2UNa9EaOWvo5f
GYJT7BmKnZ771TmHxrlO8ETi4OADoB6NPIvnH2axpsyBtAd/9akGU4pBUJ7HsaGvmVrAkvcMogi1
VcA1hjuAdAPJkIn9zVaSsm+TxrnD1omV3KXlrcLP1cANYtk5vOVrXuZktJJ1fYDrQG3qF/oU1Y9O
XSZDde9PAbRb9VZp6U6FgYDkAP0IIwpVgvHeB59R9t+sbd9KguBzauKW6kh4CDJUz73C1Q4StSc9
kbdwl0yWr9KrbTBBavlx0jN+RTK7+2CwGFbzrdXavPAHGOZuD3xwwNOrdSfz4ifeeXdW/CxAgBBh
/ppKsO5zhN9PaGsMgL4L4NgPC1HcF//b5tssVsrdexfVakEt1fUls4APwc31Wl1r44mJiJwsvE7n
5REN9yj6Nhm/BBbfZhpMvoKfl6/vb4bLo5Bxq8HZkxd2aeWtdHgVtyEBsBpEVNYjSyNdr8AdKvnU
f77Cf5su1jMp41Wnl3cH3G17N8REsOnyGdfMQPg0sNIhmOejcjBuXrTXu5dLIfr+qUzFYYk7NKud
RogmB3CnD6dAwZqh5miTjmc5zpSzjJCdsrnPWy6+mGg9cqTFIk9hjTEpKouGh7xE+R+kIpoy1qbP
LNLQxAihzg0HEMM+7ueIqgnvABuPoBRosy0BuvVNdCIekhucuLtqZijFEpdi5EhPA+D1bHzZn5hY
1/dYI4fx63KY2QJ8FVL38pHZT7IX6OuEHMvhHOHMGzZhtC+xUBQ6/1yUJ/poy+B9tL9zkBPhgk8c
ab5HkbHp0gkj3DBxRNz8E6Ofthi6sdFLGMAIBGPID3tjBKCeXdh51Qb1lHc1hIhmZu8YTYShLQxu
p1bdNSMlGLP8hknczZ5ZLI8bBWUAa5vnvVWy9zaGTTdBHTPFVc2IvgJ9yGncMkAwRnWgueIcJwz+
fk4UvMs3gGDUUNnRG+pp9zqhV2WO/+LFdSWQ0FqEsJV9+ni5yTclg6TcNedp2nGqthZuv3bPvqkV
OHa2GwzY+6fcq/mtyYt04mRHhe8Ov/TAiI1Q1wWE3OHEYMW0pSoI4fY8WhGCA5U1KiUF/u/mmPXc
UCKrocq9CCLDWZvdaY8p7QIsNxesSn+ofkKFwpvjYLa8Otplod9t6yU0hTR8EDkksW/i5kTu83G+
SVVG2po1+FpFrFSkRP2Jlxfdu6UJBCeKyx6g/sjuQ2sfHtj1jKHOUQKi9fUkmJ1EzeZLTzB71+D+
4M3lRDi1SF3zmXUvzBngsuZRGh+dQX4CdNkn2ihunA5zQ0Igt1PCEZOBLFzF5OELvvNEFKVBZ3sW
y+rub9gO7xietJ1+9qyjatBsg/c868OA6H4ugE7JCKesjscJ2lFXo0jMe7OQ3+Pwp8tg7bBRP2ds
9CfkLK7f5qQwkUFg9oLzIvFLykkGULStkxsf63hT1Nza7om9ldw2kSIFJtNGc1YykHYkUbrv01AF
UTBFOq+UU+j6SCmG8f1p3znk0kqD90jO607aXezxH1fj1J38LaIcP2NKuRs2rO/ChwunmDsYTZ8e
yMa42km7CTa5kSzEoRo++ijzUY6q1t6HhBX/YTcJQzWgN/Y6wpSIVZoFTrTzpK0CkhuN6SrbdKIa
5zFKxN5Y/pvI01NaqKIlbK+GDmBOtAyDFvRmdwBQ8X6BIwJ13ITzeqGWY8GwTwNTTUiWhpsjM9S9
TpWj9D0xrQwS3uN6WfL90eHdRvVS6VUj+MLLgovthhcmOpWXFnj0SibJT+2JRHeQ5F+db13EoK3z
RG/o89sBI1y96Qx0maI5c8oX96MmWfSU2iWMVcZvSeLLNCn/wKz2514HQPzTD5XkAObKHowvFH8o
ipNVoEXcdZEsvzRKNlRa3mAflbm2i7EampJNMPZnpOrNLQqreRfom22U0LmALx401p3731nxcqot
epYUA/S8ZIDboFDtp4rYGcyF7fQqvkdcsDN4vnO1APWJUAJvmXh4aU/iY3zZSwbzerikGLGl97w/
QJ8T27FuvuyhJmi5tRmhThsqcSQ2RIf2o7NqRnByzV2TXBVLRD9mwW+tz6FvQCp4derJDQs1Qzfu
SkCYqQFitMFZk/nTPDvorFQ7Lf1RMzlGID/Wq5XWqOuGO4Q6me6t9uGUIZqyoSkyJSh6aDaTUtWF
2HoRqcdN2OkfGcI4TwpBJSGzHiPjdq2WzBeuElyyYpqdgl0n9h5hswUoSdMZ/WW8hLNmIZAJDEFp
b5Qb1PiWtG8gSlr7PCzGwUoxDu6bue033MsX4NTRiY97EOJrK/og/grRzXTpVHloYKH4MH9Y6HQP
OLf3uDMlruEe330fdhcxNv+b/nPSFtwXlIj+dt22jLWT9pSS4Hm8cyzoT+MZkN4BqT10CErJwZIB
JNBF0xbKzX2K2vb+ZFAAWjP9uHOIiccN61pIU7ya8UnLICu4GalsiLQKVXNdh40Y2OFBlygr0IJ1
JVjTYEfnbflwfW43ZxCu6/BF2GyeMH10FZZ4G8kNYC61mevZH97AC55RTnO4YHaGzgX0oDL+83Bh
NnyAv2CEoeFpeK5g9PQmmfNZJ93Dcm7Ovfy61Eyx7EmODwwYByIbkbeJQpKw4dXKMvWdRjGpd9mX
v9GwAIpT5knX7dKtlhVI00rZ+OQUyOkCHiNDLbkO3C/k3/Ua3PObdXywsc25AmjlJuG1cgZ7pfUO
PCD0z/zeZlti/8fI6GcYImnu0CsjR9lvwB3/BiINXIcsP60g2lieiRFlO5SnyghA6xKJh9m+Vf4f
1bTm8cIsVHK/Vuu2Aa4Gfi67X422y4J/oNkzzIj3TPp929yfNfAYiwh3s7Xh1tLhx7Y4HOqe3Z63
hV+tDF12Q8EEJUyPM35tx/NxIyZg0oyWTg25fk99mY9CxTne8k/dtmBXmTpBZG/5mrTQolIpXMmv
JZi/3a92BEnvemE6E99eVjd8AKpEUuBBqVIDnDQ9S9p8BN7ycs+lOyj97MQY8UZzuFwMsc/qgg4x
Ek+lVqqoxIVibVANWKxBBk5WQ2zQo9NOMgckLzaGdlxPB4LKZ5etnT77XMwFhhYqnIZ7Ffioze2p
uHy1va58qTHwEBFOeKrRzEUeU83NRFZs/5a3DvEVhlF8ZePm7I6DLADyRXIMobTSfHWKK6UZphd/
seIYNcyfyxz6b+ecrLvO3q1y30gsKo7f1aRQneJY3BCtao7eyi6Z/nXMYW2q0IayQRAYT7MuDrul
5t2KCRIs/41zk5Aqlsl/svNcpTdSu6vctfZxWiwo1MHaaxEgOTA7XYlOhL66ltL5WNfuwwwaw3hw
6Y1ttXqSsQxdAOgcSFSo5zlgXNjcDpr9RWstgGLJm2p1Z92Z5Zj1Z4WKysLEhkwf7dCyZXXN1fIe
u9nBmlRkT5ZmXa7hBNG7bwl7r5BUH0SOtq008rTU90SBZzyXo7mko6FOIUqHiz5Fhenlmhh5yCGr
2FnXbMlsPHqstr9/6CgnN2pApMUxSEgucKL0V2u1g2wymHNByRx4BFcXCt5UCz2vilsKUBiVTD7O
5UBRRKLDVTyeQhViQp3qMWblaEU9Jdol5wQ+RK4jTYzYFGemd2Vpp1DLoTkl1tYHoNfeDMCW9W9B
BE8cDo1f7NorCimLPssSUK52hqDYnEMgzrRcVNagFhEaqT2RXATNLeMlHq7cXTja2/RkcRFu5VkR
cRpWOOBC+jCazKsP+WPh/RKuLoKSMVtV7v2trisdlpLAYZEbiP3ylD4MZ2El3vrJdMK9L9vhq7JK
A4wK0JNO2tDMZVXHLT0vMmxlQ++pbyx3ytuI3JjaxpPB8dk5O6J0RmEWApFtVJE8XXkMv7hk2+lw
1tUGRvMs7RPOii1WSBHINUNHk/Djjp5o39oh8HYzPysYnzOPTZEZBUh2V0GoeSqnYunUl2W3a/lx
uDK3aF8K2tGq+3fFdjoGGdh7cAO/f9NrfB4QRGBVkS7FyjNz9M6+GX8IJdq1VAtt13un7tw4vW81
bvrfM8qCyyWCc5Aqx7cSdkwxOaCHoLQCeMnAELe+Wbz5X0nZmsL9gTq6Qy73ed4RXMyzeYR4++ax
g/KBd7WfBV8vXMTJ5NhayyVjqGRXmnrP1LAHJVatpE4OJZ5C1jaIOeMnZhVfTnLkPQIBDhFpyTxm
CjMMc5AmgHmIoGShu5/LIQNDz52jLKwnP1gj1pRsnqo6sDgotM+cQjGmkMS+NzgD7Qx9EsaNHmbz
lvhYY/rSmaWEH07SAqi7dTppDye9azR358aKpaYuqvw567Z7MvGZOAiVaXb6JR2ryXFQyBzgVAP1
p/vgL8sdbXR5qA/svlYuROs3FMEm2FNbpROlgd5nhtwXgWiB+0gk599R7sUujKzyOGHucGFvjuK0
/fWCDFOcitSY/AWz27pQ2MCSUmec+rMdgHvYzcdVEE6SaY4gQgqacs5eDePJTqWZqGkKtiKyP08C
tI15sPvm9qdm+h6Fv0l7Gla441v1CWSiiUu1xafjoAFuoX8mgYq6bQmCY/eB05OaTY2uOuarLPAP
f0NYeGOEx4Heox4K5IFEAPBg0gnOH/lNSC265OKacrpTW/OX0W2yY+xtDzzNBatbtiznOYSJ/ouS
s/Ht9whIsuyYdvTUC/g9sU5r9ZQumhnMxER2+UdizlPlTsRHrIPfH5yxcNmnRIlJhAiVh9kQujyb
FA3/T60kgVnvfQiBv99bacg5XfXbttyNbqFop6pvreoYdNWDO9hsUPBXLn/oM3kesYtwLeI1a6xE
W7ztQbhsDkrh4lsR6LDB9LjNMUOxGtCGiE0EhmAd7jyRRfwFzs1CJyDxMPKXWsPRfNLZr2qhTnVE
WJ8Uru6Yj9fnCEznF1OzjWF5PnCQhqDRldIkLfdbnnwaLyRnSRdSROps3A2bviU3hI/XbwpPl9gJ
Qgozd7ta5JIbI3mnhDy39+5h0I2NLbYWx8xTTH6rtMJgaJf/gzdgxBMnJPOFlg8GvZBZnJTQOL35
RVHA3kx+vUGkhcKVqqfNqyI3/6DsWr+NwexSDgzslgUYLlcsdlEcKjTq2dfn3OYfSksI3SJxBeD7
0Yl1mMAATwMOTW7OTPWyPH5b5HUh97m8PO5f0zIB7kLKCt6MO01iu6KCaZJVol6H28WIpND2ux5r
9JI4e6cVE5JvlrSn50ZZYyLQH+Mi+LdoRaA54fWcc42LNqvNUwcjTwFuCjCDiaBIVjUi26CXmDCe
/uyU2h5vaxXQOKAypxpa+aKCoMZZN3t2mDdjEZc/8O9soMvc0tO+qcNcqju8wYonnjysqKRqFT+6
DQC4BDaxPBMLRc1QSmtxmqA95ix1uWFjOmecgvRb8yJH72MAaNatj5C+5dCa3s9BBXhNUjdHqdKc
8pxtCIzELO+m4QwQDZsY4WRaOh7W+tlrER34Nrxlzz50nCcdJyt4NvAR0nQPK2CXdE/xy7GmDBrG
Zb1/H/6PY2+w3mFflRxinxNxyHZd/e1VFHi3XomfaeMjxiZpykYb91e+sa/aBE93HrpaWpnjjrYY
xLX7fE2awqLDj6ew835cG6Yya8xeB9SqEmPGH0stkLzi5C0KZiJG83S7+ZwFZdOOcHnA63PxQQAf
iSjgnQ2t7HU/hGh6jy1f0TBD0BBSMlkuTgk1K0D139vtf00jZZlKNsA/1drymcJtcdZGccyG0nky
zoPK1NlY5WgDeTm/iP/ZGaC0sF9+2n6SFiT5zaAOWgfCyI9SW5BldV75tKPeCWt7OMbWFS4fkOOp
o8bA9ynvWyVhQ5WMGr8AKtWLpkLs+P0Pdkx6RtfxXEM9JcUP77dzYRJypUAeWkN0vf1mZVlC2xJX
9hMGRIu0H+wGZUtAS/LU6UzOH/hHqYFC6aDWeWqUu5vSfzIsi+dclnnHsb0H5bQNChLLtZ62TgNy
dbS4Zby77a4jMZA0+Yy/7TZhkKYTRoTcrv4sk+qgnvbxy7nqN6UjwAHSJvhgBW5hl9PCqPGiOli4
TJYYY5dm0X6wIxwMjs/nnZgWtAHGAXuhkFL/TEcBmcHmVxoYho+zC/wrijVZP2RsDkyFQpGtympG
8TUEsBkTA2srURLGoicOndiwLIFrV2YehEMoGgx2EuYbr68SkCHoEIVqxywGUnKpZ9/1I/PvoIqJ
SKc49EHQxeYr/0KyJUFk650JzlVOZNUDXEK9bVNsophg6VImAVudg+WcLasdWAKomL2vghANW8fk
EoMJmYV/ERy2FJP044vIYLEa1XeXNKhvoiCQJDDFykvlh8v0TDYCumEvsL6lharmf4zju6+QspV6
KVn2qpFWP6vnUYJ0tlwLpF/6NoFGq3eUnfoeXnGo4YdXP96ADQonxatHxwMqf/YisZ79F0Z4zAOr
LT0cKtY0GAIbCuS7LMJpdQAJ/MHk0qI0U2Kjl0yB5IXQ+CkjkgDb6GMx2l6nOS45uqk7Kcmaa5n3
C8HoBP9mqE9gn2SVZd5Ea7yqsOyJv0mLqB1gks8zpHbnSxv5HyMLHMMEgneQ2a3GkVNpiw/I/ylT
jM5WOROlAvO/L+3JiLGZgTx6LURBhkHqBC1U1LHXPk5IanIpsFWpB9MRUDRD1Fkxj0uoAU6ekdm6
Eev1/DzW4JodX5fpXUWJwjHppCo9VAdCVB8TrMCqA4tbKO7GQtWC1WgdvX0X/IjmcOccYgkUJK6P
j/lk+FYpWtbJjwZWGC8oqnAhPEwhm3uO8k4vvjzibIAeHqwRxrModwuvDztv61SiGVroYeKWOh/C
R9ZcT9l7iLm3SQwegQXAC31bHguTasK1o+O0LtnkiLVj1tlKJ75+9kdx4EM+wqjmu8tcDCcCjYJX
TOvJln2UUpgP6+kYcncaamj5F3jIAK6rPC5NzXR+9SXKYAmcrdJF+k1alwRTBZwsyudPfmPivWcy
3SqtZn23+NoEcBPvEeh/BrC1wUu28+0G/HCx3XNDhWWsqOqIsuFAjGQE7BSBld2c+mKxrJRJ+jmz
ouUiMcMdbZpLNdKKvLe+BO6x+uIabeyFbF7UWec6FPC2tYQLxPYFAvYoptKfbejd8nTth7DQY00K
qWxk/ulsb2JVCrMWt+zQA14tkClkveg5/vxvB7H/W/BijNX/Wv38jo6rbdNaRJxNUWn+XBV43qW1
J1bknFg+Wj2V1daDBXrkGtahTsZs9qyE+xMKs3KkrSIr95nOg0FvFYDMPMzDc7f7EfQAZUGc/toA
qt8cl+HBKWq0KH2YfenKabuL3m7yqt8Ak1wZL4Uf5uJEM73/5DTOGRX4n8DTQAixfp7f+/b/kQ3X
P9ID+E1vM8AwzGWwTBEikaOO3yjRBdGHCj06BSv61MBWJf+r2ceYnVmDdGy2xfxGye10HI+GxBz2
3uc3kMsGmAx7Gp/rh+/RnbwO0hf9STCHJ3PdlNNDV3Z6xYyNqIz4WIWwWMEFjVH13BI9TvziqKA6
0vf6WYMwckPwbnHbDsK3IrFfylfotwH7727huSlMkO+sZStXDiJSxCxeEutKTmWCAGDbG0d0eNwJ
EFDs3A7lKaffV+3a6/xY/gXf+V5E3YB9QXnoV77ssRy6pjbYVjv+UxL8scPc0eHwleo92BI+H3Ml
tXtR6gE6dfHHvtdp86CuOhPONFILTtKXd2KsNWy7hck79WvDQGlXrwFWp8cN/PK+doRvykgp4lIj
gYiKFOV5cbIbsMK8+rwNhRuntqlBhcmugiBzTdjV8Mx2lYiNk5N130lPkBDEvY37cruN36KWHHPT
5BumIHK42ygsI9CDkkpSd0UToOeAH3bMxJN2dNkDuCntdNWnXfNeHUCnvD2gyvcPNmSBrXkChEKB
qjKyOhOFW6DYuVFQwOBoAtzsye5sD4av8hh4R+Xc41bxY0CyOhqkM2EPMTUXTQcfp2c4bZKZicy3
40uNpLiDjYhFj6GG8v2NrHRKq9jAY4P46e3Xy4s5mNtoeOEZ9wTAJVwcb/A89aHhYh18spFSpe5R
ru6BV6j0peA02Hsnjgo/UrPqY5qyp7mc7mDJs/Mrqg/kxtmnkZIpUoXR4SvF+rBR2DtLUyzpz3LJ
DQIuroSV8hFzgisxcGlcLwGbbQBVPB/IL7Oq3VzwGd29ZLgLMEQoPFLcLjYjkJ3RWYZeb9qynrvo
3JfzSf+n7QzK+WNKcOJ85b4a7cYAU566IweUbtH+9U88A1AncZhpc9u/9ym3w+hqk91QZ3VnO88h
cbbzmWtVQpWK5dy/uWsg9DuEqr5W7CzhXps38I2OsITU0nuLU02FApQC5GGl43C6FeKLEwLsq9Re
Pazp56ME2wLuMUUzF0MfkL7DK9y5lXBGFM1J8H3eBoqALG7B0Ino0c/UgwRyaAE78wWkBvzoLzQp
T58MQek/QdhYSFr8s/kAshXReTuGpo8CJUp/CLyvHdFrxlTjLuTIfYp9MFRDSsR/wHduRd2gbD/F
mnhW5j7GVOgDE3kOBpNs5J0igcTlgPRfmMQse6umrHPaJSaQQZEjh2eqBE12Wvg3e2tTkumwtwvS
hmifx8qyfLdxZfClMXhIbJAK2h8TEpSW9OdjDOc24Hf/IO5UKyG8RFFnDTE+7HgrFTWR5wY/CYoO
o3z7Fz0Z4Tp1MMGDU4UgFML5or20C+8YhDNcj8viMEk0rgvRhqXihRRJzL5C/N0v3DYu5OpBn2Po
N5LGhEf0ov61fPLHc4bdKJvJvZdEcao6u63ffEfoKkZpta5BYPufNcYDWOR6BcDQTNG2zKccoV9E
gYtFq/cuFX2W6/3hE+0hfe3FoBVYyIMVsq8dBSvDrsyyyy65PzJCkSq6dIa55Sxu7ZNE+p7BB+vp
xmao9QceTbZJNq8yPyIhXNwEtZJRuAY/LkEmUYbw6qgkfwikRbeMA0MQGyE/PM9kbeMkl8/fIKR7
IGCK8MktLU+8X5T1/faA+9ZWhLSuNrASf7dBwsEEZsYdqfnfAWhzsQiHHJYxZUw7dz1PhE+Fposj
9RCaN0fvsxbzwvm7aD9pZhmfBU4G0fTjViO8iRrZdx61/ISJF7y8ECgpTIw8mjNrKbeDMmGlHuAW
WxyTaX5EIuNsDAKkeYWnTvG2eG6KGPqjkVUJ6YLpHfNkHCJARcBI/i2LzWBTkNxj/bJddCDXeXOF
Ar1H7F+QP+Ypwt+GUTQzVaVbcQSNGDjmArjgbBS74tSyr/jrQgpwEGYl0NkGVtpULh71mvrLckqs
C0ibVIZr+KaVUMXu/fzl5AZGrRBnjp4anzcxUDrmAqira5g5oXmuKTm4HfGdDe8eUOHOaY0J7HnX
HnrSDwzKf0zEhI50BJcd6PtBHboC3tONsQYBkgK5k3OrQIiSwIbjjdeIuZ6cGDc0lRttY+ygz49G
YUaTvLHi+BiGU9HCEDUZbEaK8pEy+9/0YYX66EgRAubqZVR96/AYdCV2O578yy8Fkvf652oC4e8w
U86inXYkUtjczmnIv9ldu9Ya1VWf6Pdf6DxBTlFGa18uVWun2RLQqxFKx2S3rdnVDj1KVR2DKXn6
VWu+OJmTRHmUre+mmgfw4EFV861GhXsyWWsLPQBOtFoynk7vu/bMrjrLchWiKzw11nbCHo/eG+sf
RLQVWEXkFq9PLBEvSmiKZPwtelwle3ypzxbAtD49SzUbIsThSHn9IGviZIY7BYS0Qn8d5sFhJrPG
5TCyiOge4tSwgmEYv9BMDtwAIy2YJ9cK/rhotNtDquS/x39D+riHHH/kV0t6b61B71h3hk8rCgZz
elbC7wApa+DA3z8DRbLSanCmwMvJbyB7x/A3X7ARzNzTnBUMt7Gh171pMq1LLGzJ5UfnHp6AYEfk
7gDtWj6YhHUl0P2O/c9tCx/hAU1bv3QW/BzPbTBQ32a11p1Q44qkIee+pqtzbNC8TeyTh032Yq2a
68YE6yAWrIy7lgtudxq+2XU1ffUAL8wT1iP1jCbuGW1ehax7Cg5oLV/j0g+rP6EJPwegbMu0Yzu/
L+33iiNR6k40F5Rco+F6Rk6zf0MaQ+TAyIBro8lwN/ju+XG6U1b3A4kV1p63dpGP6AA4AwLf3slZ
s68kf0nrmzPL8LBMItVfPgs+AIlm8oSqC03yo8IagDZM7DPkMtMHc40fbhpZH3SVf5PbDFlU1qOq
rlRY/It+2h1b6xd6SdyTetbpMWWwuq32qi6L8HVmlDCTVw/ExbsgjGYajcfbq5u9Jk2ahKBw86Qw
iEM4rnqSe/FlaphIvjpT2otfknJdPAJbmostNXTiLz+eEozIuNTXCZXLgxT1rRpZ3EGD9ndkVeWo
fRv3VcxqJZ331u/gZHa0KOuqRS/EJH1nI1BxQzyFl7rJXtNMA9Kcifbg8c664RwzohodyHMduz50
UFnknW9pVtoqMsSvABybIxqeptXjIOgOJDs5KBIxiE5ff1UzZeAu2YXgQ1ceD5QoIHZgNHkKi2aY
ac37kXOkRhI4YL92GIBC1AuE3LHEX9SlrgqXMQU+tInccakldvG4yYow8/Gfx4QmUyPfHyO0yG+0
OxTYMvmujd3pH8evxUTa+uQaObriR2pH5vcmePbscfP0cW2AN7YrtQlYrbRZhYQOmG1Yxxux2scj
YjLwuEOxx17A8X4w3EUFNVqYUIcdaim2UqBOYkQxd+XlTpxyrG6Gx9ihTfQe+5+Lesz7PpR/ED9c
lwq++B7JzuB/kW7qUsaydpQ79LnSkQKohd1urtGfFIGDE1RLYmYdCBWVRxjto0S9U/IdqGXeCmkA
lb5P3IHweQ62p07r79YVj6Df2VEEB/ESgjPGStfwRcSlG3RuDPGsh+mM9onRQlxM/OkIkO0fY73I
fvwo10ZZ9ZgNR+bGp3xYjU6hsJozGuKLMITw+Ea3qooLUvnd+j25RfAPR8tzI/l/UpJYigoWcj/r
hnDKSVyNWfyW1M5o77ngHIq947U5MZH3rKcJJ8SguHpXKTM/G/bOGhs2cZ0hSE+VeoowLA2ZViYd
ZlNJ1jZmGU9LH53++CnugFr6OUgOlnhDXmJNmOPBFpZHV13SXSr47WSKgKuHzEzlxMRxRjgyDxor
A+R7v5BC/rV8gQqUg+qyqo7h3V4RQHXsRVVDcX3g4pMgU8boYycDsBHnHZz0nySAHk/DRHyd9GOi
LTCfCDajhrlY8Zf/f3dnKiRx3yS6wU5WCW22sLBzYG29YIgQ1AReOXKk79kObaidkfJjaW79xv4G
TX8KEf6K8ff/9kfjXU5v/7OTPLDR0fUPuVQIy3KBBZK1pPBGP8YmdPHppbDHAZTcg698VdiunHCd
biGbi/favQMLdD5YdPbuvSNq+Kvo+D507yBwJLhJoIir9QaVZZqRgCs7NzqEoZBOCUv+BnJ/Y1fd
AKVXd+jTMl1X8ZuZBAjF+VQMReLFSEl0SIPM9MhAh1q2iSmbjCIxBVECXXuK4vU9ZLPuH0jpOnsk
jfjViuPc+h3bzCmLjax9Kg2TdzyxKM87d17csZeHCWLibaJgFHeOfOufAy+VzSUBWrDnWgkb/K0T
+sQVL0F1RRlYBIvdU/q0EsxanE9B0cfx5dcI+XdrIu9QkSpbz5PtTUaQBU0WiiqSPns/Ov6z6laY
tvU0EmfQOeAnIeGdx6E80mOsJY9dRSMGyXYXh8L51sKUjiP7AQgnYmxE4j77nQvFFk4QI278xQcR
x1zzWDYOftPrL5hWsKIeGLA0GmjO2y+2ebCPr1Ug/QU+lKAwr+t7Opu4YHncFG8qXOUSdQbo/FAs
VV09KvI7zJT/uaz+1FHz40ZWYp/3KQPP5V7QMfFj0QFphcXPdzsdWg7FrD6g4PpKcxlBZqgVAb/h
OGe1D1b587fracpxRpaDxgHxWHPQSnGANfYmOzbg2QHPgu2gwEKotFbyKBh85uSmVQxmiJVqqtjE
EwbMRfYYCAM8/TsTTa3oYjmJBc36Bmx7+lPCf8UOeURrONKf9o9/hXh3l+0Q2B8L4+x4aGbf3eWE
lCF3Tzx1GPIuv4EDum+enQX4n4M3WIZqbue6wn5NKfMn6uQW7xE2BlqbToosVupqVCO6TdYHwIso
zlhgwPeDoMHId9R5yVwXNkRElzCA1ski9Xq9kdoaiz7O89xh/Yy7fkip0WNU9T2o1DOK9K0ph2a0
dCIfgsVe4kjJlIym5piyxPXOnKkCxfRGSMGxpjuKdYifR/cHWSenlWMLKWIO+NalN90BjNaw61rX
mGHwlAN9isPXimZ2UE8GeqpdBINpO8raD1CvtQ4a7MI36hwLPAeFXKw9IVEvEQRUOzCSeKFYCwg/
BOKZCg12g8p805C/NB5k0GHC+fz/r+COiwXkZ7EWgOt0mS6fwicCpWH7uCY/4UzSXLhIiydUXi+B
Zqh8EPVODNzMBbDnILt2T9Ts/TRHvA9jkf3SpzAooBoeczL7EsFoywk0lIb8AZfYqIQEc+262XZ8
wN/tHKXEGqWCoJUoDFVu/P7326N4Xkqpu+ZUXP/ShkPh6dUhLWEOLL10yMSpIUhdGLRp6KPXtWZs
0RJmn4i5vcMkgFBlc8XMENPNL8B6zUrP+/uCLcKrvZtWx6oATDB5SEPdmTbymbnxxikCmsYAU5Bx
QMgAzmSIVDXVAu2FKRgDqnUeyaPeVPlxWLjHEHZ8JiMUPNUGdaUGMK7AwjeKWAt8l4DIh0z6sEvN
Ccv31v2fDKMmcB2IJ0s/StyLrSCAK6nQtwVyG8gVmz1Rq0xvtH7AYOUovPNXudweRycm3bf2GaZ5
8iiD+z7Pu3C/05PFQzcRuxY34aRkXM+m2fjeNpNRLw6YqiVGs8VzeIAVMDEUdpsrSb38mgBgKEDJ
5YN4GvW+lLs6p1AP0S9Ob/rWvHTsPjoaEicUHWS0K+PZRHJHetfX8+iLFg7P7UYbAhzBCF01wCMO
HHRkxGDKKi6+HJzk3azVZp+tI0qO1gjfbZMvpGNCbXFFybxyqSo2s9Hv9aVYdrC82qua8a8RzoId
UwRvIKREU13UnDVdgUQK+hTK2YeSOjwB85ERkbTqOcYeFMCjV0hl7ViHtRNX3j0jrR6BI5lAZzID
5nfbmxXaEUB46Va6DkFgK4mQvihxFOrgtoZiILO4lr+4dtIjxlkYwzpvXNaiPXNKIOo1KASeFfuh
4xcNE6feWSCkxLRdDJfwIme1biNkuZ02MdrnrQo55xNK6d4h7cMSbt772vEQgb/LchQwnhPmaoEW
WTagK1aTzFWl5hbqkkcMjpkRPvfLBVCrymSKABsu9uYZzgSty9RhnpLrAwAK6Fh3RSUTNznOkd/l
e3cFMY/PYjYUltFFYiybApLlL/RreYgBF8a/43vX5GBv3kyn8zjuf9OlMhT/nIpqrl8IUbaAgAi6
uSSqQsApRQTfqZC5PP6Pzm7keT78OO2ohJb+Br6kT2rh3eui+M39D2w6eoviEymWm6jVkrBbFV+v
mDEdVhofsdEOCYa+s8LiedtZVmwvd7TFHcAWSs7FV7WWLmbv2Se0sOinC+0pi+TedzwJ65t5l5jQ
OIYZsYEVTvMvhEZYiRkpnOeCwvEFtz8QWEJ4ZH/kjemVkEiVn+eThXr/FysUHpasUhT00YWUyLyf
D/DPeIyRE1bWk6vMrJ+KhmykINLDwVYc4yNriyC7pVYnpVDRZv62MOH3mODBGw/FRDrKIy8Y6iNG
zPzjoasSktZqpL0Aq0Cgd5y5vvR2cVWRU4OiU/XQ1ZvruP9+NYXIaI5VEBBIlLuvX/SNbcnKl1tI
SmWiBSP6VeVjOnDm7ZLNmIk4O66w4R9Kd06+IHozJxZpac9/AbTf5ZpHUqKp0c3M9PwBfenunegJ
vD9+est242PxVMz8prUwxEUyTtQCmUjpc5vSWMS5vAv3GgS560rLBSyEDzeMol2hiykmJDEUX9Us
9Z7L+JeZqNSj1Jq1X6NHECmCpL0Kqjrsn7aFuhI0uNySfXPskbP+SP3+Uz5rPRnojqcrk2HkL4WV
r0EDQXDqtUQ5Mr0DJH6rWKXnUCJ43ofZk2pfH7VVZ+O6ZVxgvWN8avNSc4k7E9Q4tARw1Q/Iy6YW
jAYxPE7d++HtFJFyDW1fdpITHrE1XVRNVabj2J4hM1CIois+OpnJ+ttj9T5QDhytmDuUHA2TuH2t
Bajjxup400w0toSJFR1gKaD/4u7apDvSUpNrcb47EOskU8YaXRFC7zqIVsLuNKrrO8dIUoXQPJaV
FllDKiUc52KPzIKEeqkF0YbjoQMMcbmMEA2vkEVx1r3VIAFsNAvadP82WXau6nEBI8oNLpSq6+bO
Se8O+Y3HOSra9nLrC8enf+kVSXEgIPOXweImZf4ap3erpxCgIu5PzkID9bOnFyBISiFga0qVYhqI
LRcL4O0qOuSNSPFIqy3Y9Z8/r28dikk3hXOaMSs35icRyoTArkIKU2N6EF4XuPHa750unR/BoCbH
yTnLHKXnU2ZDtG+fbdFO5ADXFed1jUYlXEvFAptExVGtv7dFBgxGv2kqvBcrBtGcFk6gMIT4cgNW
htQj4kBkMtMgzRyQf+Q/tGXUv7Mi9d1Mo69HTlJgwicm9m4sM7DuyT3O1WYrFEpPa1/pQ4GKR6t3
oLIwuKhYGV/14RloXOWGkzZ2ODyZfdb4ZBUCpa1kElB3Za+sjZyRukrJtcZF8aMJlYXpsDULvymc
Hq7/8tF5Xg244J4TYVI6OP8ir0fUMRtjJgvEuiQVoKg9JmEumW06avI6it2JOAb8oj+MQowRwpdp
JJ3eaGrrEug01nBMqkxWTGGQ4Qi5lhbqgoE7OLKaXjm09Xfz+KAT2iN7oh0gXlF3IhraqftxAISj
mksK0g+9Abecrpb6QEM1EWKWHREWlqdVQEIYJnxHbmMLBCk6cnGor4X/31y8Ok2ZdjzwXTcbsxwx
eqWthlifGDyYUj86bsn9eusQ1snxjuDsKxyB6iX7AT/uTuy+Fzyl3bWEdFqUxmXzV3S5gdGoFjPY
mdnzf9u/aC9F1O1xSnu3kTvXm6pSQjWnwfGtRqF8pHBxijd4s7aw0EotpjoSLTTmsECMwg+2PS66
2+2B3Wufbxf26GjYGtKbvr1glT4XtMqoI/fmEyi+iFrz6tRQ2pnSXOScQzObYczxojSuMAIPnw2L
OrgzWteim0ukhfdL2jWIT6M/HGrRCgl28TKI4ODzlv0UIyw4r3mRhEC3OlJ/40mpZr5f5smAT2qF
79nDWu4OOlzJHVnXIRmjVKrokSbd2kuZyAz/Pttof8SlVgpy/MpiAigP8MdQla9oKImUAIvdPRIB
9NV/GCuQloz68ffI3WsAFwvxXc5XmxBPKsO3TNxhdA0F+hDgfxyLs+xXlSMUS+D9lDLtEHXaFPYs
psfE+azVo9bhS/O6rUQjUtQltvmdCZc2PoLt6QVxTTLyjCpF1VWsdc/AxFy6sGl48hW4FQEMQ3x6
7WArL3F26QtyB/6sOBAW1yMBNs22wIGkcI0JnDTc0/SkflNQ+AtNoZsw0mMunIFml2A4OwMiEeMg
TY7/kVWXzVYnkwYa1untBH0g7RVQClw8MB0FWj5er1voTXHbkS/f++DxhYDwEwe6kRctiVnKFyKN
u2XoJQV3+FVjX1lsGRSs4Zw9JihGAA+5d9TxeGo6xufzUDVFLffCIhBEe5gNJEbFrpDXGQ/ORq3m
zW2y0foNvUz7gadM/+GYKSkdw09tW0agXGLXRy8Mu3QatW8f+7VVk4I5Ak0cuMgrS3UGrgrhaCpk
z3kv0bpIlFHkiwpqnp20b3/I+HDlVTTCDmIQWTHjROKCgf4dvREIFi7rGeKGOByR62nVIXzxP+Nh
JC1uY7LVVaDgOt9h8PuBkW+odXomfJaKM+aB2//qJtJInoLK8nDj55MaVqT39wcZ8hxDBHZMYR81
LP4qsKVPy3WsDEPj4MTYolNNIYikrJnCz+MtmTUaZ2EQJMlo4ZL/GuqeK1CUZeYGdffuFV9bxKm0
HVc8PPUU0eukawA7TPqpdithtTJORbl3erEQ8osNHhkXKbHS4iVwAxdDgYKDvmTFv3hrhRXkt0u/
TEF3QDxU3Min+FBi/xtJdxlXMUKzjZxMjOMpHzfMJiY7POkRS7OZjAKcJz+ADiGVMpAr9bYI07HA
2E1RYuPsy6XORV4PXHTUZR6RhSbVyGSQcaLZRyx6uYUPJ4lRUsaI3Rd8r0HKma9jEvfYpL3J+a2D
6X4+gMzGpXdDEFtmN3AEKmc6NfH+iQTE8wsz0sxd81qxc7p6+n3c6XzS5L6Q/b43IGRDJop4mSY6
ao42AieB48gjBcQEj38X+bEYqf8gL4NN/5fhgUdUzbY3oVVleYKiGlC+a8Yr//tWA1chMB3mQIKI
12tNoalaF3gQ/Ub9NavrTTQBFCw6ABWE8Jeydc87JlcIe/Qa1QtSDG7ciPVKJWHD3qlkiCoXLua8
fy3j26DPSvyBEJ90NqiEpC8Ak5S6yB2+maqAC933RYnx9LaFCkettRR/F2JMieXH7dIKA7f7r2RX
SW9Vy2ffQ2cHyUS67UOWpGGVUe00wOmAElIeJKIU194E4b3rWoJclVcqkIaPtbETSWKYRZsl2yVc
yQk9JU/f+yfY3k3ayT7J+XyY7fhn2PmuRMy/jLhwPC2AhKo25jhsAfw9haFDI0WPM02pGC6iKxxb
isSXMt2sV8PCQ1s8noXVFuO9utwyOQE9CLl9YZ6LePY6GskuwyZnNfxnqhFAhI6d0FxFfpQ92jgR
qKy0lD0cwij53BDcurF88zxoktJXKbNY2WSLnVILNrUd5xewtXVIEPnicmoakSaWpNs8GkfHdOG1
IYwA874mmCFO+fMlCqa/UKk8SEG/kHrmCTc/z7fOWfewB1kEgWHpWVOH/SduZ0S5DUMJaAUfQgj/
DC4VgyK/qakZON2+XZY2j9d3Ve1SlhJ7zdms7MD4AELJmVrDvYLe/dpKC7v8Ojro7XX45msUjO0I
F+Bpsqg5zb1JxELsn79YlxEvXmo6Vq6stv8xbUQ66bkiRALZvIDa5IUvMupNkVJb8Zni85Y71bMh
aI7DkoSgbekuq5wfDkFy+Jk4owQdDBVzw+ngQ0vkx1Q6vRzoDLmMSDIak/Z5iqcDYt1G0/AZ7m6M
dE/OjuuHpxw2z3f4oPrqdqhL6ektxcz+mLi0qb6h6YYSUN1NtFAg88OQ7zZrPl3j8h+iTDQiTLW2
6IDh9b9q7vwb3ajY0QM7nkASPU4f+2Yr8tKbRv2NKYZSy461PbsAJewpoH2hcgwbBOakUjaFErYI
+HQ+K4UftkkJlbWMUyDH1uNNuOoI1NCxNIgwDgUxVKkOVdIq69PAFeqDKEc1OzxVoGB/BjHdX2SG
/hZN8e/9qBD+Q+OQ1qzyrfOQPDkPEB2dKHsN55vWhxLQqpDj+15UBV+CxHjeHr21ueAgMuoHHOcC
efyidGku1yC/dCwlRjyB3Rnf2pILHIS1hzVUdnLIsDU9A2bOCQKNErwvDXX0o5inMFwgqxathBzx
FBMrGA1BaLHkgsraxGpQHgHLZW3dJ56ZDAvievIzRrpkhesu52vZFKcIGVx5l/6WisaztGh3vdhu
WW1UiPOscPHEJFlUM9RH7XACz7bol261nTq7KD464yWSyKZZnk5GmzwqSYtlCzc7aUfLVUZslI/D
L1o/SRLXleyrOkeyAut/AT9dGqWa5vmTAIkbYRXxdfmF74SXKW8I4S0lZwAA9zxgaEl9ly58fcPl
txtx2JOsXTt3esNOkArM7O7ScZdJKKqIdNm7VJpwN5saPmSyFCa9TfCu58q6/HNkLvzoRLOR3faF
EMGgTYuHAlWhjYAWnMDDRL3/OomtMZz454WpF1NEOtQhB3k5NwhqLuxkX+PQHtgxXAbetGhXjJ8O
gv0/wt6BDSwKBOryQs90qeUN/qT9DZwujGDsRDiJLjaWVlGeXFw9PAAvdu1lu0xHA51xHDdB6Dum
0KcZtQXzXcGWfXr0n35ttaUqAz9r7cWCRDr4FN07BAhaJLadjIqWs2R+3JbUL4QEDGee0Iy/2BP2
AwPgSgL6kLrjq+BI/FwVlIXbqlRXibR1RPuNLS+ZHYKxaHD1OdfdF00uF4ULwIeSPrfpEkG1GQ8K
Z25XE2yCEnPbhHFr3bSvKWNtIcQ81mGpg/+YfXtFVf3K/LUnFHhP9U4PIu/1d4i62ni4KnYn6jQw
WRS3K5VdE83CW6CeF2HLy5svdDUV9EcIOLUYUBUcNNnGJBPvQSEpqBIOKKK3chB4FoE8njxZDfSg
ebzx0NSBNOB5ppQhkBlVkR9ASnMgMR+anX35AuBikdSZw1xJRWFsEW2jWO1dvXs8bewMjvpW6CVQ
vnfXuw+T82tBvtgn/6qm8+E1t0YwSaol8/E2wAQiNmSL2Aa4VSbovwPs7GcMg2c20ZPVWRc87Esk
mcSCbiMAGCqTJnT2DNBBOhwKk0ThvVTlyd8H5X2ZbsO1byi+fLpygci98pj2zqfIJeT0uqHv3G7h
qVcStrN+5Htd8MIFAk689b0XTvgyM9fF7kMsQMsmCRI3WmJSgK8T/Ly95ABq9dRYNfOB9lXrqVDL
OxpXVV7C3k2sRCQAx1o1Bzf4tcap9vRXftR1NaxS4oeZGllNAPGn0fyAJZrYNEtBxO1/LHoSH5UE
BQZbvRXfjMsmjUzhrmV3amF1RCWfn2GDM0xPKuN2PeAWKpL00OkIIlvBVWAgt7d1dqwKlU/rs8nq
TM8xbztf5z41ogISXnmJ0utZfSdgA6SDopGlLvXGfV/GWfmPjDMJp1HPL2rLydop9k/Ru4ayaYxB
wWl4M0hHfx8JhrzJ0N5cAJa/N+IrjivJiqV+Oiax9LN+nmK1EzIwrT/EnLrGa44zHScL0IjspKnM
L8GG0suh+5uVAcPeR323xL3q+atoRLBNGjkt5Qz6fPxKpKWvbYD3U0Jmi1Bkb4dGjkj18p88wl2S
eKjhp6OyAnl7hAaMW6LnV8KC66mK34mnFlh8n4lDpqSU3R1o2WpCiypkESvLv1HOPC4q2cDblFO8
/A3OazYa+fPyriOt+Z3iXGJJBEv6NboiVUKVleFMsjoFjREa+t+BTr49WSovvu2pvjWxoqUZFM4c
xvekgJOExthLt81YLf4IAc9qFbvA/ejQla4LYl0SkisqyOTuo2OlFtsA75PjhxMxaHeO611iJXW1
7e2MA96aucexwBTgm0Hz2RXzDyXdng/Hfjq7bAiPbfRdKfL4AZISeL/mxk4XyC6ZoXhnVJd3Bpml
LfKRvbMpaS892YIaoRfpj0rOL9dvN3ZG6M1BKSfLGIR/ECzxGK15/1vEeZRA5i9ybuIPPh86fpwG
W+I9w+MH0kF3xQgakv0LyJ4t9P1DmT5/wd2LlqEIfOWQ4YPHxMrOWiytZvw5QBJyQUe7nrY2Y4t3
5oW5Zl06NtLu/Mt7G4mZXNGV0VxnzAHYRXKht57cFMC2j+ZHzFxptse9NJYJfyvyg1+hQDV+jMkg
vFdCPGh/EqvVJyo7JszQsKWSbF8ruE6xxqe+1NL9cD8nOA+Eh14wLKeBnl5pGq5pWEfnlm33HF2i
p98A8tnGAiBjCmNrIwqJnXod+cS5sOLv98Zayq8uzq5k8uYjWJZWq2HqIsowzHd8fi2rOtQ/ASSU
P6g8pifaWZI5GHa74nUaprZVuKNe0zuIKjtqfCn1rsXSYQ33Enll5j2g8ef+nFiFP1DtEKZwOlhS
JT8MkG4P8/fp8PFo5eK34BTd5YL7p0urkC8mFoSPOFV9VPza/kMO2lt0Nrrj6P3I2INcocQpiVdC
5q99TzP94II8QrnwcCYEiUMs25IHDSk6VmdZ8fIaY0oFY81sXDYoYqW15le+v5SK049/gorUqRGn
WeKU4sGXuFQokTJ3o6lXQfNMuNgtD+pKJiF2ux0qF2aUwv02qxmU95d3hclcmxv27iYKcBQcRP+n
dGqC2k8+ebsg2/9tdPTihtEcpRRD5czgkRuGrMBsq/Oq+X9NhXAbQbP6oNiXnlpbitasrz01UsEA
2973KQ7UFBsHKcMn/W+cQK+DxgoUDrS0PAeFMnMnxeZZqk0vvUM8yx1Dd6tF+SyJFuOF4IgowPtG
7w80LbvDQUdX5lbGwH86/uKe/vK8N/nd+SP+B17N0p4/HKONeO5R7ecD8FdqEV3DrF3pNRpRVPN4
uhmqO8VCUFzRUwXzmWlCbyveMMGizgjPCUrQ8Wx6dM6F4EiBaEdOuKDlMN9zGsSLQdovKEC4Z7RS
krnkvIhUGvF5z8UE/JWyU4Yt5JMfz1ZZZZvJFYPOsmVlpZ1NI5vQEtmJNWpOs1qsd4wj8k+GvXV4
UvvmTa23mhSt5azDa9ToYvBGEtB6pSfg88nCOlcZowVnYDrXiwIWaUwGfWKmYBdiwysC3Zk2nR7m
kIduk0aOeQ7nSxd7hXzQML61KlTFjXE8y/tTPv5q+NfgluWWmVXSvc1veE8FSvsMzrj9tO6fpEJc
1FhXcMJt2LTNscCaP3OpAFadpVrKlj2gkZWqG3aRiINY/YXstIivEXJoL1jgnbEXK9E+OI6WuHVs
rPgFhWSTSepZJ/WSuXuqMU63dRP6t1N3CxuvsK1Kl5N0DfuIuGm/c5ymhaDfJD7WjyJHG/o3hzpn
ytJHzKtwnXcTjnPxflA1ZQRBbrVGbqGBCNk1GSmEIPuOYv5buSEIjYvZ+XKz3Un/VmsGJPurhUqh
8P9UvqlWfjgbxy2AxA7er0DFK51biKqTlgoOkIgt2cDAH3vwsgPdBBm1xOU5AxrOVNQ0knX6w7Js
+ACuiKe73dmQlBnSU03amqDzCxDcphtQDt6SiyI9H57rps3fq69ek8EgBa4CLSQQcoZYe/xkC5TG
7EhVy3vSnFEyRMcxg0DOwtYzjU6WNYCBR5S5KZNlaF9T8aVCTUvFsEbxkFgCHssz6UvG6fPATlVG
89idBG/hBqS5/gv3CSQEnqYIiPzbsNL9HNiraCKTZ1x0s5TpX97qyTwHCUB8cZINqOS2WhIaQfZi
wYaso8LVYhjt6yeiid0+Kq9ctcas1owVqNLHj9W/pc0YSk/CNhKV3ZTjW5vPDqZr/xl2Yi3qvQ0i
XIKkmx/8RY3Cr7Oo9iVhW7yHKt9KBctpLq9gyZ0awVFN0nEqAz7ImTzpXX83ksd78PCoS5A7fy+O
7DY8BfUkEfNZdDAArbhij61YFPvlslVKMvQem/Ll2Nzg9wojeNFhqseG76yMmpYSJ8IFwExj16NC
RQ+lZRkKA8Q8/fCtL0Iku4OONEbHDHwpvlY2egM3WCgpAgQxI/5/KAkGMZNIRFONqYzi6NDAS+oV
ZPGBY0ZM8WpN9lUttofUjRjx1Sl/b38Iwa/bguyzsVz60hnC6ircX+MY6peANaTDPm0FsMm0i+2t
lO7GhsHi1s0f2NO09KstK5dY95bAgGGVGYPfDDNvj4tyXtobZ6a1tfe1qwQmmJhmRIXKGcsGQrYb
bLGb35vzOdkS86SaAwYCiVBjCypn3QjvO4iCArER2N/Nz5ZOgLSuPxklvxFfR04fZ3wEnkNPUd/O
bLZScUGn+1iid6QckCMHxFvfhbuphAkg49jcJmczkxnMn2WLhn8RPJqULzkqUUv0BdFW5sK6Aean
81qx6uh5JIRp5A1PfrzwOqsTlsMloISOSmMdiuAyHoBBFVqO4wxNeordIRrxTVMcXTM/O6v/8e8/
DKlR4PxHAaA6HjfKJiDixAX3ibNH3cdwOIBmQ9Afgyk3uN0JpAy/hnhqwPCgfC6aIAbZx1jQ/dKO
gjIB/tpFXwqxJEpMTckG9C/JTkqKmMumOmEMq44yK2uRPg3b2EJehp4FmhaW3C0PO3y1gSzr/dws
3oG0OB561dQEFxf/m0H4g5tKAb/J6+6twHBjb+MCefW4re4Qb/uHJsk/kwm8rXKTRpcJqgV9CFwB
WWfRAAkNKWWBG29doT7akSG8jSKq4z3NAySdIfmHy7F+gTfJL4rF+9okexZ0gvXF4HW9HOBjd9uu
4DKm4xiVVNQyUESsYn4u36NOmBzPtTvdTy+/DrI77dWQEmBjc1nZQUDtLytXKNSyNgcYVGSBcag/
tbSvAqMGS8fdvjAqdY5bq6Vljoc/SYHSKQY7GWvAtyFhS5pj8CrZlZ36Fai4cb8NYnTC6FB+suMc
Pt47Knc7dxXdX4AXNaI3iQB/bOlw69odciJscBLQBnPNiSKgLfFvpy6L1+bm3jG7u98nMihvnx5f
tetaNOd2fauf0EYzr1fg6uCG6MkF6TkBOk0CrOqSckPEMwkPM+NRIrrQRyhlvwqfbWj8oX7pmDpo
UVCuOHj1iquk3+u9bfXkbKGqz+rwPH8a872OW+Slkm0ExOuzcq4fPyWvvjR/dfyFnQMLH9WAFg5R
oc/rVDWmuwPnOTcykdOJ9NSuyENqtV2HFLzCuFiC+xTdBC2ZnLCWSJTu0V0GEM1b1FKprXfLmFa6
Vgg4qAEzgkQzADycoitpgaqHeFUEP1RnICa9j3ozdFg902wBE1cQeyUcoz/mCIB5DEvanGXLS4v9
WAdjlZGWvy/AhqmnBYRwScxK5T+WNlJaCOAldiTiwxZbEIrBoOYlIdqi7qK0tL5oJZu6Wv+1X8AW
P0v2MQl/oGseEwlFXsP36nNjNu0mxCOMEjddB9Yf8UWcYquHuoa0GCwfAZSjhWOwtqqvS93BgkiG
HDKvM55+k35TXlMSXbil6zZMw4o+ze6UQ4xm5WPARGudB0jj1NmgK93jpEQq6EfYirYvq2RXPK2d
WBoM1nX4osqoIsOb1dWoFoGj0Z003OUyf0v1On8Mi66BMP+EyD6ABTIoqAWEfx+tMCSDSVMD37Qz
R/rtIM7rEt+jUugTFgGoMwUyFZCwN9gsfdiKfBLpp7HgoEtRlCdqLDKjnIRB2n8k5W/HZsI5dL+E
aFQ5aUrcIzkCasupeWyp3B8GGAcGuMp5N7UFrXpsv4g4kQPGZIAnzQKm5iBTvc4F06hGITpQ/jzc
rikzpvpjG2JMHShi7l5fnAIyKxPt6Ter/Fag4shO+d8yWd51tgq6QpmmTJ1yF+KHjWpagZ/LVcfM
hDeUCQi1A0/akmmWz9ORLbBpMkyhkA0vbjcgFrTVRGGmkQo0gM0HmYCuWggSxdyKRx6/sSu0n6hh
0AvpgUkqkraHiH1zwkhfmejGuJMgQaWbsqxXS97XY7avn99RhDpsGgv+Um9d4Yu8M3q+weC/8aH0
VWO1RkCDjj0fBIAB2etjAeMKesQzxeucu/kgwejzI10idwjlLPCGq2NRboNxhlcXn+xXr+kaGjSX
QAsW+u2RO7ymkMRViq/gfzivdnM2tFWzResvP24DAuUbEa/ozwIkbKVzw4geqP9dkABNse7ERAZi
Wk6purLZosdefRbnbHjdC6SGqeN3akwgtOFg/uSohRqD8RvvHIzkleUabRT8XfdnZh9bi/+R8i/Y
zRSuUssNMUtzXBN+AodbiltS9E5ux0viZDpTg+IpBHtbrlaRn8Oljrfb7/rZFNguKd9nVfxKk9ko
zx06oL59ziYgD+MjDrbhilDO9nOFnOYEAiW65a5C8EyTbAXk4WSXWG9kO9kBk/soRYUaNrWyVdw9
/GIWF6WGfZAzm9ZAhQUlrt+6bUELNo5nMZ5V455KSlp21ved75CktBJjibLE9WGcxBmazOaG73f1
9lPy6tNDCy58McYUvcyJfQ/RiL3C9SHd+yokADk+Op90yx7psot1jfUEFCLiFgYWA6ba9FwiMJYg
KUBLq+Jd31+2/KyCUwrnohOtvGWIvNM9sfsRsVFF6snG8bb0IFqVjB26NZHEDwsAi8jy4b2rN+SS
TxBaImr0GfsTaWMpB+7gtuNqkhL7rGnvv6pKs3k3Hv3xuWv0f/Sb2CNZM3CNV9SVhZZ5yeu2XAx+
uwtmZngQSG+LNFQATbG2HSbCNT4GJqZGchjir1LvJK86lc7yjwF6XgTrul/ML4I+z4LQBNDBMDp2
i0zQC07AEASe2bKDzA2D7NzpwUmG1lvJlzHU5+RhvreoTUQBaBUELSVNX0BSIN5Kj41ngi/JzbfP
1Ngq1OOYBe1tr8UWNycMYb3byUfrifM6vIqpDups14Dg++leO6iIb6aNHGVcLfu/nAntwAHOfm+K
TPZ0cQVyajdsavtuUN1WoWpgtDioM/K/dF62UtitcbcdabSQHW5OJbY1WZYbg/CFdE2M6rnHHbs9
cwBll/SLpu3qxmjYKZh1l8aZILriJobO4af+a2FO7OFyDCWqFgF3zxTO47Fjcih40i0nYhmanz5C
KWYlHFhv8dgIrKkaEGwPjXyERrYEQeAhaS9m0gbXooXVfbzhi335jw3rmZbaO2VoIvgtx/ZFnd+h
dWspl87+FfNFq/c8GuQ02lXyh5uYL/MmRzTHfQ4OzoIsKNpU+oa7JhcNPNrVVWe9Q3kU60qDnOTO
FOzaPtFdDpVuHBbjJMLHwRNVVbcNyUd1DTZECNrR0xVbQu5q01q9ra+ULhZzs0626J0gaxM/cL8v
DqmQnUfSYMRbo73wOV6VHxE38yNwfarJoz9jowTlD7zLWGaI+gwslU20Pc0SswNRBAzwU8H+kP+z
+ARF9C6RXEVz42twK9qxfeHQWK8iZSgWUlHfV4shgp4ivQmXva3DTh7ZIJcyuB4c0kbIWP85gZIx
tl6pEzn5a24y1Hmgq2sKBYYA9y3h+vXD/nSS/W7G1/SgTm2CH83GcSQ2BYzdceSuAZGVdrN/j1Zs
pF3QVfMl/pGr4ukUnh58tYPhHpPlQoSHE79tOVWdXKii9+tYLZ/GGoFOXvK6ytOKdf5tfAqDd9yE
n0D9EZQV4NfByQR6j4UoEzANalb8SU7qbrNqnqwFzGFCUbXHC110y4KX3ytzJcMI2AxMCDkOC7/X
ma555rMt6nTHnGMt+hPam4xnsc0zSZne05SeU8vL7HOhY8Y5jlviIlyHcQ1n1QwjUJHWRkbIgBky
wBXo3Xca+chHrQC6Kcspv4oqqDGLB9sDMXr/s+Ok7ivOp7cg9iayJ83m7kwVbEA3SKwsiEQ/JELu
khtnbis1xwU3h9Hj43fJP3AjBzC7cwetGS2QOQd9WI0dF7wiLkffVPvK3fpoqTgGLCrN9kz/PRh0
p1DdMF8pkKvYAI4x4LqpleB+WG6pbnpJwUERRjOWaJ5sQmA5oTJXxD2lIaUkC059kuahk1/ZT6PQ
AOsGf7J/GjWBJsnrEPGXDTuSJHwduEVnwEg6ZmlrW3dL6qvf8PGaf/aM7tNvVyYVkg8cljbOvI3o
Qz1T0Fk9VStRSPx4zmJQxqYUSZl2E0TtsWS5zGiBDXTY5wZj2u28QzvuVaJsB3ZKl8mR12LTP1ug
3Fp0hm5FVhSmd05U1fHl0Fl+5F/Sdpr5WRkUrgfW2e5lfc4ouBQfetgwqf9tHbdreWalNX6Zzqyj
skp+Yji+YNx+voCQxBmG8hFaO/pbnxUXVkFGT1e0GRDiTzahErasdtrN2T7DUHecOrZLoHEEXjw/
2yG8kJeixy7M0dp7ecGFP9HNwFKQHUqjl/K0zuIbAINVmX0IzlRJxg7/XW5z5RWyCYO5u9iUHS3x
Ds1WrdDIO0Ymfl7Buo4zdYMxl3g8HPDF6kUiIkt6w+h0Nd0/57piE70wBTOoBXrdZ+5a+cNubfYx
7XpH6v0unuPMwV/bz87F2U6dkukIgw3U6GHRLKiPzNuHYWvsQk5+8UvkaJKj86Qf1W3Knf1Gr9JD
S1MFjTxUj+KBrEpZLBov4bDqbT8Twvi003QMqa/MI03cBbiKg8lwEPLV8lximyjhU/D+5d1k5zjo
cNit5grKV0bO4eADaXmzmpgNI9Zf2oFQnu3FL3IUlBzYTbVsrR+b+d/e/Sf2tQNH3blKo1kWhSf5
XaRrVHtIMLmkmCMOXy4otf1IVV43zxxPQQc4pSj48fdkmNjGXGM36Os6+HoK3pcYnOyQC6BX/YC8
e7LGKRFzZpuWweJSZaONZGV+xMLrxL35+rcBV7ZLQjNQ5qXnfDj573va6eygyRbRkuT+AbGkgNhB
oNDMbFtY5m8/NC7/u0itx2s9qApQliQJMh8+HV+s87VUUrSsDE44wAyUPUtSiFW01oXKKVcSM/Ar
I+18x7UUTGI4VAoSkvguvdQXTD9SaHo1ExzMyq/upSKN6WbsCl4BfsNH9GbUlW7oFxlI8Gq2BYrN
1pDq/PGwGjmC+mZFgh+P+mVCW54QDlfu/dnWar3f1UAKDeLIsWtSI99hnn6QSlKn2RDMfO/dLfg5
SMmQhnv24OCEM/NrqYLHIpVaZWKdxXtBpX+CZ/d2g54PKA5VdNq1EIKGGmt/UMgTFsr5SwXN0nJE
cR20cCdvXSWhf9uh8d91MJ/NjOcOiQRQnort4o13UukoO/8ESpAfVA24n62VQvOVbIvtIzWg7m3M
7FGHDEpNqt5OGVn2Ysh4QkMAjdDMy1KdkMC0NXWMQDx20hUnqZotFQlbCXHhFmPwmPed8Ngh1QPe
Cd+SjbNyOZTK5A2pf98ckAyc3E1NBsRvwjt/LAMzVa4WARSXbDmNl9MFO+MQ0HAIznlS3wv6L0qu
wAZcU7crp6v8YuDQ0y91juE+hFCL6FKEL4k9zZwXw0F6KeMN0EQIpw5NFhyVESVCYl7Va9yKHYr1
PAmKLCBzT9KCghPZuSwXud85ocAE0NCahbC0ohKwsq8O07pVa8WoJ+lr/3Mc6NBdVMhdZikvKEki
/h4yxAn2IZQgzdxCJwtWa66FKlSKDUKrVkJEKuUrme/WTCEGHXBHidAowslDYRf38yoZ2Qvur8Eo
hfHDO8mR3tIZ0I73HddwMsG0MMGm/Um7cpXLqzqioPvumoYSjfDFMPcPnnD+jY1u1i7mY81j/Zhz
Uc27SCzxlslDcmvSFdsIFodd3QDcjYqfS+u8LDVhfe3r1E6v+qYM5UIoi6XAzHW3X/Vm7NNcSQdk
FN2NFL2aLe3SvzBd/d5tUN05wH8ZrzOPfDchNYQyPgkDYJva0ZgDhRzexzp6no1pYDIihJMjR2Cb
cuBG9Zpo7aSl4nQXqFGV3OAI54xCEiQLrC706PD5F2N9J3dlYIiclJyZnTp2W0HFMcXTKacSmQLC
aBcBfyLeOnZO1Fi26TQtzosJYVfQfxBrWh26qPSlICQxuW7yHAYVwsxUYEbBDu43RFWl+MVotfRU
IaNUvHT4Syqp6jvtBb2z1ymuwupXXJRaJeMQ/Irju6uL5/KiuRGreCn3Ob46+Ymakcm9r0JhKRHC
MKx2Y004us9lwqW2qxp1Vw75AP7dSfu10E3Rgq7U5ZeOJcvKELnGTtpVgAVNd2uHCfgBaivJCi4z
XURhB04JynlQeBkNELwPGejA7uJ5OvsZW7BkV+GggWN+/166hKZwl9dal0+wCZ3rs8EtUcBIJ3IT
7wJLcSKpA2GhuybTiG+ojFEVEz0g5yJaHCA05Yo0w2jHiUmfsT0UvOwRHlZW/sNyg6OxonB+W36R
vhdjyDL5AaDFsTjRLPJxxiFRt1NC5RsoldpOJN7Le6fWSI5Y4Qpyny4YyJw3gH8eWoZWnIrzQVuj
GX5CpKgGPBJfbV3H14XdoMQCEnMBDU++iT52Ymkam7S8rhxLQ00IAiu/wXMKJC7eiyxLSgrYql9v
2jLGZ4IEmkOcZjEu4jR9rhvlSwQMeW8UlXdEl8iotGaP4vq04zDRNmBBUzVU6POZDEVYGcCrAEFm
IQK2mz0Iuo7ijxHveWFePZp6qMc9nbFYKQpY1RrtE+12YJOtfDbgKWUkdEMPDeJulilkYwhK6bNy
gc9wrHstptbOoq9xPFuWZAj9LHcLx/2VRutx5BcQg8BvZUNCppKXw2IzuD720zwvfVSEUsPKdxi8
59ZeTpMQ+0Giqj01qFcY3b+RNgLplGsz/0oThP5F0Eztpi175NNH6+RSur+tRuk3bnlQvV/2C/UY
quDc6GSleeTCIx4WAvkFi2+Jp5nI+raFHHdRC/NHDHE+8nfvBMgNd7LrjBJg+Z/7VGSb30UVXS5a
C/N+otV1p4AbSqfMIJzPslmH7kWReEI9YiN9D+x4wTFAKIcgQghWtDMAi5WBC+7Q8InmbfStj08H
kIiBEv92+TyO4hOnr19kBoth6XQ2k1RE8EFSho1al7Nk8yJbNzbzqOtFwepRj7yzvl6ZQ744wx3b
rbGTcTmP/+Kl1ySm887+Z3GwF+cVgoaBOZVBr75CVvfvDaPGCqRtRDhGNB6sHe6Pro6jgpLtCSM0
3KCtABKqxya00Tg1aK1iz7q80zYSYTSl0yLAGvwRyVEGaCSEZC6IgIRkVPwA+cWp07AEoUnvYCi1
myx8DW68DJQ+o9dfwYdAzGCVFe56UpDgt3XqMappto8RyD1mTS2+x6zkIVhfU5LEZZHNMmYnZLqQ
UDmG4CvOlMrXwJJsUwtHhFJ4fYjG66FHU+G+MKB4fqOaaU+NFgN8CxsMF4HtSc8scWtXEa8tvha+
bbIIa50ucNHJJCm0ELcekaKNz/rQzZZxGnp1ufiANHlYobiobjcKuoIyVoXJmMQl/Jq/Buw6fGfn
0+PXBnrXtHqIXLxV0gN9LOUKjvbPgZYBYiEDvb8wK4y4/kVjxu64+t2GrOJSmQZRerNaJKpmcD12
s0XWE67Zlg0CxheRrY2nxt9zsDTl4LyDh2j6XQhgfBgV6u+w9k8jfCNlWtiHl6spwLz8KmH2JNUT
K4ZAk6bpu+vZEYHO3R1TBAFuzlUkTq8kYCm8ZqRbgz9BGE14aqKKg5vE+yL7t2CcuCnGv9QZ2nUP
+CzmjbIVNDYNbLBt1M2WnJieNMuE1eZNol1RxZk3bdXQuc6L950lfkNVjVhcUKVrNyL72fYD/dnn
0fkZ51+kVtOvXBc2squcpVT0MEw100p07w7CC9aWTWbLCNDvo3Au/s6dlbLdncF1diXQG+Gbd+BI
2i/y6JNP8LlaZg2X5+2FQGumx7rpuu1Leg7aeVYbodx/+EPOBTz8/YLoMEfbGnXLj65TcJjzEBLk
rgcu+skAb8lrgfiv1mTbArrXUSdDee6xA1/F/Frqk7uRXl0mJKhXYtZjJwQhMrev0d+DVc5qvn8q
uugharbd8m6gCYPzhs7c/uXMhXhmtdEhCf8PFGvl4gABKENOad9POmqPU6mR6SuKLllKAWTzeVxi
bK+5cxnrNjW9WZ5mzw4Q4ktSz9o4VMnhQfkl8FrA26lLtNpZ5iL3D6cCFCK9mOk9AackTsO48BJh
iMIy5/6cTyXBHLjirgnr5lQ+NpgIePPxRyjYdv1GJLz8VLyFlBCEcr3ELo781vjZmsjf9YXreXdN
Vww1wCEHh0UxKxvbmTiGgNzDgvJmxsp672yMbs2jtv2g19RWYdXqkJyN6k5YrEtSQ54c45whEwpz
UbyVPHliLGRULQSD/XmcG8U4K161xrN17UGOERaRIviUZyZTh4kN/JbQQeaXawXWS5SSTgFv/lgy
VPH6gvFhLXuM/jMNJseKoRfvr3RBtNj6mcXb/WJVgX63XJMJuVkPZRPnrD29Gva6tyADvG/xyhNY
6XnqX+HRBNPYGw8vgpjVpHJgXATX4Ea0Jps65Ve54q9Ai6Wbd4fMcDIu46VQbquDtxc7jQhoJUaf
HOnvMdkegBXqbnzar0ECcr5l1xzbKxmk0+hFF9M9SZB+bdod3rOVjRD1c+igASLyQvVo1esbOJrz
ibi0TmMtdpN95MKcji++hTfwDIwgy6sUaRxkQJk2ItSTxtFmnbFnmW4KXZKBgiyUbd3ld+v9oSmz
4505MZcGApROSQpxCUkjbiG3V+8ErpNw81JzVaeUXFmdpQVuNBrAVqhMjn1vfj52E9K4g7JqrbSn
dXU1kkau490efE++qwcUoslCHeMwMCwykLyNm+VwlQErNCEidw3MC40gFmTrwA6nTa9pJ4JPro3G
B8+a0CB0KI1J492wloWR21nOeoqdI+kVIo6dGycAwBOH85sZp+jFtWSrKNJ/HYz5JErhu9FuKl/7
HywGOeWnSRpaoWPNO0cPavL+hHolm+IHyDGhMs/yiV2ygwhBKX2u60d0d52KD7WHLvc7kQIv/QNz
yp3aRsIde/LuUZl6YN95Kk8iAlXXKwym/MxGiyNVywaITQv40V8wBtU83BYyHLGYDepOyJWshR1N
rGSv6jhjCoKG7/3N/SnscxzccyAFtDunWV202TG0cTKaQ97bU3G20huy8PUd+Py5BvZ/7y1wtOFd
At7hDGUocOPQQt7MSeUFWdXJHgWU2srdcKztr0he9uFNE6jkxt8wW3+jn8GDH1MmzrxuW0f+EhGm
GPeWtvNBbGJjIkLdq+xl/q6MDDdkEImTfF4hn6daqmmPhiHiwhKg+cP8kIW3SipxGmH4ST2vlg2V
TbNsBFctCYHndVvI8C3JxVf64fTOHM252olaNOYJXJhYOKGxXV0buSsMwLc7jPZLUSbX3/QiUANT
lHGUFf3CddXkIIvtatzRwIZni+V8UYl/xJlME9cspnjG6Fg5f2jl8twV75Yczjoz3vQWHS3TNwEp
8dGMdIeJk1ev5JqlughibUooUexMEKhaoxIL8WMGrNWHhzstanXlONjfWMEptxuxlixXiRikJsM9
fJlhoKoDiu+9pl3/Aq5q9sx30/a3iESj7TnHy4JSCyl9H5UcwVn/L8o5Ozi5Kml+Tx+0ZGVL7gfn
gdZGpL70WJhnaiZgWbgw2FxK+qIvDBaODday/4Pe6C3i681CEt8qrgvgmvSvR/VNWN4KTzgtMoRT
DERdlt5tt8WUI1L7nY8WnuLaU8iSV/v9oGh33t5OhMKvYwr2FYdIdsUfN08JKw34Vdim1CCN0lKT
HxcHfTYRUZCVcY7Vkj7xd9o4pxT9DL7QiGTZfctSAueJA2zSpGAaOhD9gIZxU1SU+KzwRp0ZfTkS
yqj8wDs7AVkU3Nx76iwdj8bVNx1LlsFU7UbJvhSzhaph/Xw6z9DPXKSiLankyvKhuR6rwCFHF2Zh
F92mjzH1OqhLUUe+ADGjBADurd4WrqobcNN7HUlwZrJspvV/G4BlLlXN3Y7SBF2+TfZ9kC6T/+sE
xl5MdIuzoLTH6UZqSigWPXLScOH9SdoB+NMVhajoBfFykhwYxfcADb3FyOVqk76wS4o+avW+ePkG
sNVB3U8b5aoureGHRlLuoeKePsda9Q6R63WwRHaK2LLwE4gNeiYVyLmdb1jcqzYbjg/d2XxYgqPI
r9oH8hkqGKzdUc5vByNO9eQ8kyMVAmrOjHSF/5FFEsj7Q4VQSSgEOqpQ5GxU19AM1Y5shtawde/e
rcCyaDvHShtrjUovt+BTLSSFg+KFeAlpPQbPKpWb1cYzTdnwQu79W8GQoYFovyWn6AHFlvjmSgyi
R4/JTeiWCN6x+ABGeC0WAj1dejlATp7AncrOb7FBiR3zwgsETsP3Pqb8BJBjmoAV2RZVR1pYUO9p
DEWkzixktTZXSqTVWroqN9zMubfYonmuDMjQpiED1DtK6YawcVe9LREXSUzZCjI+JMGD2Vl+MNFF
+iV45ut19MGbqEtVuxIyN1JjEjUPdRadI8PR2U+BsRUCe0SPGAIUjlvcjSVqrPE4ek+6B70YWYCS
1TNiAzKXLCY59fxJ3yFYrtQheGYje3gkiFhK8/bmehDsGmQlVLUe/qXoXyWgeEWGT2GEbEeJl8wo
937O8g4fQF3mBLuYuDeoKFQPFZqYq6J1xbhMGkjflhxa5blhZRTHfGLDnLF/ppHdSEclZhVjGlfQ
EsE7RJhCW0Us4PawyJgg/Lvyp7qip6/6En47HDT6adixG54kZqL72OrCUhQFbpZKz9ds/oN/BDsI
GXLwCEqWYCWv6X/Bkd7G07QwU9NJ4kZyPPCQN7wNaAUTgGKc3ia7ocpngyBJligS6YXnDdlLpl++
Q62mA1dGCx4ArIPjSuaW/soOs5aclgYJnPES2z4RwsgnQrs+v70n3uUdDFQ5MOfVwVlmN1Kvwy7m
08TVGH0um3osM2MBpRTyOjR0EhH2CgjwHd1LuBo+tfqIUp9kk7whSDJOV6JXOgMYrfpU1oBCGuzM
dFRhh/bUKeLT26BW8xAXbZjPUWygYF8t3iRiOBH4qzXgRD7JJtsCe6GBzzA6dTzLuH0SgwnUpdHZ
WrYxYZeUtMRaHfLALZSbxYLxHw7SwGDour5Jj2ZFvREI5e5htVeQqEp28GGBzkULNdohWHKcgrSY
77NC556Er3GQ18RPaxpQo/u4EXczglsPp9fmmKkKCLIYYKz76zSmtGtvYQpuhuH+175jLctnU539
2/bsqLV5HCZnPMMix8/iLJrDDmQO5YEci/9cfqjwaB81D4pWG0Ul8HcG25B2RUcBf8byZ1mtfIYx
tPO0xXhZOLdZA5klkJSMhrfk43XrGKLiORIdYMOGfWzGZ9guScGOZgzmkg9JTYHYjJnfcOnNK04l
RteD53HzIwtLUsLbOlAyP1oB6rOybwlfV8ayzJsR/2epwFbpdQwAXc7WRpsqCefr8zi2VUcRq225
qy9LbAfWIxTDGrCuLucyP+MwB7MxXSH+1bjoo2xzc36vopqKW9y+nnb0hBFwMHiju8TWKWahZVym
WNohLK1qEf02rNQ08no+vaS5gyr4HeSNGS21uazhhVzTZ70VK5nDXyVVGMZnjb2xx/l8t0nv+5SD
SoWbPgfl3X/cpMP0g2kOCxSMju/ckjQ5BzM4XbgQ09LfMI43WC+VbjtJEh53s5F7zkqMsKqIWje6
umE/8ti5lpx0NImFrd+jYIAOWuNeyfBRaRdDvekSEd7pkL4A8HIkHMMmqsFok+ZNYGdBZh5yQrrr
r5e5t9nqammsj2H9jBPEpKAi1yYyugUXD7us1kyfM9x5XqvPrydyNgHR5JhG+MaysV8oZJl7M//O
cBF1OggWDPNIlh6uRfLQgbWQigXHB9eQn9/imFgsU61P2jTpqqmPN3IIBwA45L5KSc1eq3N1T0Vi
lwNZJk89gn+jeTSBVK9JDfA4vJR5jjjPOX+Mi7b/qqne+FsE5XvYqQdVpSVXh5zBitSbM1LN6YiL
y6VqGws8XdP4xo1CFmgEBbwEa02etrciJHLsiRYFsRJgflDChaH1nUnNHysR9kzoFMln+xcOrHBX
HTGuFXG6m7CTdzaOr2DBrxHPacFt1tB0BqVxBIbHWEECzgd90iig3KNV1LhySOZ0S5WZO2VM+S68
l2SkVbyv1DMLQXNmr9jn3eZPxreaMURyNWuGkzXTYLROcZtsGgpalIyqnjL7sehj9uKboW8xpwMC
NgZacx+AkeQMvUUBiSf2ixO/idRb5GYEKZpco6FMHP1iaZoI5bLcG1JLKqz2981fv1FnDq1EBGsY
JwN6YXjtxD2g/ezQuHcs8/Lmbk/ci8kxhhbSfJciZDut1Xsu33pT0oov0WddhDQyBT5U1SgfV22P
lAzLlAK9xLr949RNfXlfGHCOcbg58JdFit2Z8uicqwAapqGqQ3Mrcx+7f0Y87XtW0F7j2+MtvHhI
S7//xLIg2Ga9VIh6yOMb7z12AS0wKKZkvV7HdQNw/LpmRMWoSgYej24t0S92/POpYo3uZRYpUxhl
61Zpoz1q8F0zjMxrxGRuCgU/ku5Cq6v3CX5xn3kM8Cr7qw/0V2or4jLPp0JERSoftRAxHTyXCbMO
dCFmQW9JE7mLXPy37FsR1r/BJTB27UWQgp5JUiiDW1AePW5jE4fVsk+xXOYRvH1v7UiLjcDUfNpD
aW3LBO1BjaNf2OWHdAzdUlu0kG+rkS9qwsZjOaNPJOWBtiEQOfgCLFW36nk5CibNO4rwbfrzCwzr
LnzvKzEe7BMaFLUvle/gikb2nQlDTB9toJfmeAaHNV6bcdfchdi2zOwwvlDDaYjAYetL1xHnPSdU
PMB4UDqdKtVU+3WzMwT9Prq8bNMHFjzfystCGfI60IzYt29z1y20OpPqvYFLKuV6q/NsSBlvadUg
Ldzz+xEyuaCndP+2DXAmrpKMjKjCoU09Q+vSxs0SZK2i2lokqDnZbBk5pTI276XzK24khvXl6IZo
6HyajnIPvubd3fC0OgoDJ4teTiPG5W84l1kge3LmLQeEZ29o013mRFYHoimYwJPTVU9zhbfOuNOs
9Bn3HxuD9rJpB8mtYFHy3LMtxz/RJGUw8ErqFiv2aa3FnxUQUuDoYuAo5H/lxOTU73Ws2g0XKoU8
HuAAbsI/dPx+j+7KpKO/X7O9GR2jSHCetlebdyAnBbqhnGto98GNhXD17XSK/Wvxt/HhHwOmC8Pb
cMaO0ZHpPP1Qxa6IOdqTQHtl7kQqdWJNuDAK2ms4mL0wW37FoZ1xLfbT2S+4XXm7EpjiJLLxgZbb
8l6IOncn415Ru1dGtRAtObO1oTefkmn7AaRUcMS7rlxs0T0jxxRs25qucMNHf3hWlbaqFm1EJkDf
PWQiIzpAmZKxj1moB1+hyk8Coopn1z6/jmQEfhIW96ME+XP9XYEPAq1cE2PBJyUjMdMiBWtIdFVu
9q6H6viTcPEapqokY0my/XXCKhvfYaX3h41iHNeGq4SJXMtcgfcmP9CD1fI+5CUz9NRnRjxY7Myr
RDmLFQuFS06QKFItFWix0s5INR7KPxuPR+6Q9Pf7la8W8TanVLeEmHmiLOvql4ofIw13Myajn2jy
ez6+RDoo/PXpXaCzOOawZEHYvrldsuONdUlEfWOM26QwSaHMeZT8NLXj32sgsH8IUXXAv/DNp0uE
YMyF/NTUnSEaMoxYeNETD0yYvbFjy+PcV50YcAv+46t5PZ4EemXehTNvJ38q+c0I6l7YLbIc3EJt
oOgQTALRjsCjxEOwhnbASg2hIJ6JmnSTYAEnSs3Y2HfwFKTGALe1WPejFwZ+0qFVq5nehI6RR9hP
SYDWNIPnxmL5IIqHhPP40X9HgInOEga1nPjIrQnZLtPTGH3pcP3CInuAZS9a475We6XO62N/XVSq
fHDckR1Q5CkPM/R1woOvn4uUa0extfN2GCtEEZSZU+coohMStWVFMejI6l0DpjldH8ZgJgzD0hA1
WbbhSr4HloSRrZheytYZEZ9+TzDLIfpn+tNyQ0Fg8OmoV/GHf/PFX546HobI2BzpBSuvDxMxhuqM
Ii1Tc9Kk+s2jMqSciw0HvCd67CwnVgyj1q8I8RVL/pMCOZ1YpjOQiVS+dAzCXN1g3ZEYzQ5XBUIM
i2Hr+HW5754FSw1mgwFVBmsF+LSFtour3i+wfw6QBhGnfpP9e3YaLAFcXDDRqvBVGOlOZ1C13ZGP
Bj2Pa003PB8G0XTh6rYlfLRqfT49da/6dZOJ678YU7PFLmLy83hgP6TYUiCt6jbaumi6qAimJFEr
7nZ2/z4fQC2iB4G/M1AgmqieKSTkwvOrwnx7Ey7qdKyawTDbkjYC806lo2T4i3aE0aIQAhrb/tiQ
zEZze1MUprK0vU3kha/Zovr0hiHvl9zepvud0P7kGPnsVqZ0K8cCGt+ybfu2grHyrqz7HL917ruM
8isf0ogOS56X+l7KCaJRVAMbixpVyj801GzoAnMgyfum2B+jTc1asclnCedfuF2xa+Rei7lwRVZ7
y9VhDp6h8V2C769SHEP3HLPRdz+3fLRBoNopUrfv5EYGnNPFZerkKS/AGVWBo22i4WKx8B/h01Cr
ySOr4/YtZyWy4i3ozUau9VSt6Oa/rfqqCpxrYeAmul3nd2LYCjwMVWf0OMTT9aZ4UBzGcy60NxOC
2GZbM60UqFLYpSD4vjB8wMuOVgDkdymO35edu5NrMHv93rvWubK5ULQP+8UuQfjIJNiP2WaMEIG2
htSrCDTuYkj0n3A2oR63AeawONrFsxCYhcFNMPkAubrhJvWRC48lys3SvmzZr/jM//0zmw4N+sMG
usW1upPrwCL50zbFqr10gEeVqzOxe6DA2vNiCVZmMvUHUX+2ij6o6nCHyvINCtCa3eBnDaALGt4B
GSyLZY7yaClQQCfOk+d7SkF7G1mmtMbEjZaskrHFkQQNx3trwLrJk63anKvWsiU8JTbKea8dt0Xr
i1Elo2NsSgkmnGqvAYE2VdDAXGrxYwvqAtZ1d+vWUIK+I2rR93opZ546Mc/cMHcgnluYdpW6mB//
edeRiwsx9GFXaCRbDUg+8A+ggynfy/m05vjbCaykcWBq7feySHCviCti8CdXz6BJRnoqPd0VvA5K
WJ3UQQN1OuoiSrbaLLrB4r3qEdiyWF2c5FgQy3cLz8087DC8d+LSHwLJ9LkJ0p6JYcgyMyoDOCnh
vgT8iiBtHRmoCzPIFlRKwPbNSkfLqwwTVas/KYEFfuSrsBwSAWKacbsBoyMVhIZLT8zC1FAbr2tt
p9ZrdgAykKzexX3RC4FCizuSeFDYEU28bwFQD8/lMWhzkaayehzf08cg8mXigyqr2iaiNO+c6VtC
fL88XzsXU4dIOUO6iAxuvpcpflZgglkXm9tfISoQIouRNz//xxojO2C9S7RilkiuOe7lJAwwXofn
FvzbVg0T/V4LE57+fTkAAFvGZdTa10SdmjIwcpcifxOKP063KPZdOddDzPx8PIeVuV3wF9IJS7GY
9E+yjvqFg+Kqa71BjlkEhqRNSAJHaCa988vNJx1hcWln0txS8g1o+8XsfkaiQ8+FoO07IAoYrt3G
iM4hV1PmvfF0nOx4MRK5y1YJhIJ/JTnSx7KK82ICO2KbQJieRgEqSr1L1CPSjB4Lj6yzwxOJFkma
vXI20UoqyhSaZFae+smqaxDM3R8/sCz1As5Y6t/oOJZgAnKJS+jXtZzQYQDPbo9F7/HW4s5yVD6C
TCEA++55dwwbn3c66Zho2IfZLZwXDPWeP2MfuqTNHt9fhAYWszC/NVaSzdYKxGL7e+QUnwyTZJzf
CSpyH0xLhtD1iVHWkRYOxbVOZhAAV0dS6swvY4j2MdISccn+jgkrY4M+NSYzvF7WiOdOI2m5SIzr
iWuxY/pbNpztVgFJgMueae6pYRTOhOLGb+wQhZ2aFkqCk62YVUBaZCGf2DY+Ml9mL5KBkiE1Trk6
PYrSsPz8du7/d6Vgu8ZLhJY+8LPkvTXw5RdKXeQEfHfj83SLHVB/IKUvYkyP+rcvWloDo78GH3Ka
BtxXa2kIm7XkakMoY3qHuNyfYQC6KAT2oVrySgHkfGyWFUyOrz1MM8HaXAA8e5hFfA7jQNk1A2f2
eoEa6B277ZPtpZs7vT7SlevBvyIT6rXYKfQ2riFKr4vDdsgpbhuHn+5MVUkiZnUl0HRekhbOPc2L
LSVYDp1gxt5R0x5so4576vinZUo8JKgLpghhSK/Tyg6JrpJSR5iROQUx8Rddx/SGbA2USGcnI6Ri
Ez/7evMsc93OuM0jiKOLx2juHsTLlkV8lQqSxCE6DojFKDsg++UpctTiE43EeeMdFFT4UczLHWf/
76tlRm3MHDzvt04m5sdYiTr4ZY4vL+kBU76n5mG/J9IUcEEyrRI8M/iDalAyRzRjqT+YiHnTdXTx
7NxK/KuyV1+GMXl/KDO8fd2jCNf6vMAKgNucWp4Vt5SRVWiz3O0K/LU0ongUFNBO4SnA+R11sGc8
QdVD2EpzHsSG1yvbXp48CsoJCqYeiDBVwMTxx/oHevDnxS/lewDJDIiWoQrdcJXK+xFaPLya3lbW
0RiYWlOXoI/QlVHcRMBc13tU/gyV0ouTK2UpZv7ZNqhCQc6CEgAg6N1gnbXF0f6aRJbZpIKl6OUH
VMYN67HzXtGBEDdwcdfFUue/sLaEQBpCHDe7PGDL+s1jixlmsEFSJGVkYWmusKcHUj/6CWy6K2M6
bF2Tp/U2pSbWIgfLmbnOLh7nkzwijF1visjcoVPegdA9o6fKvlazHk3AkTvztCUahz22atilj+eD
PwW/UNGDUVTZZ4mWJQzLdq1iWwySZ89X8a5eP1D0hNaf4zxOmpaVy71z8jMDiD97wDb3iBe9ySSY
O0y/SxM0RSoKOgdo/A+leDRbW0IO1Ah3o1SwexaWEAhk9naIp0d8CuRKK9NDOjq007j8mhszJZW8
miAzsWMot/0lBlhS0J5FkGDPy6yeiP19hd8RZwjVGV7P9i93udFdIzEr+8vGsxZaF8bb8nPcg/7j
m1naR9+lcBaz/5hcZnu8szM/KmiyyayA/qVrgsGwu78GUDQN+5nsJIViAKSBVIl6teCxgeBZwMVQ
/zHwIdN4OdwRqHvWXripSfJ1dWCW/n+l1yThumK/0DrFwy3u8fucXYn2fXUk/ndHJ/xl+TpXxKyv
KxkrkFJQVB7NMy4QggiaYkKsIrg36eHL0VFaHNp2HcQ4x7eu4lb2qJuUqLKh7jZ4sszLIe6YtR/6
K+Q5rk5/xEpJE/pxkusBO34smdsjeceaLrQy3mOYAeHuXB4uxIDNXSz5j8qxQzRGRhz0Lqj3Ls/8
pZELpx/1XLKIgODGroldt2/xEKpOpiiDJc3JT/m4XuuRazNDk5+TFRCOcfP0pNbueozobI7GEsT4
44b4qY228Ve+eGyJOkQrUnMFZS7ZziMYpQ/Hwk4oLZgyc2ADNwgpYU0OzQG7BlkZ6EImyGK4YIf1
qqhDAtrMpkz5Nwpeb1pHq86Nud3cZqF15qggsFoOIYPVJbEBT/T9HWwEix27hNONW9nsg4yNUD7e
iA673rWBrEbVoN9t4CeXtm6ysINjjaSUbnn+D0T3cj7KgAgRCB5oLAvGclLv1gEZEyeabXhEV41D
YAy0fTNtYOaUhG34nbMv5zRBX65s7CCAsv9HdacdFMk4yx+Q1j4jluhwpxsPmM2dsilxJTcdeA8e
r6zjuA+1aZe6U+XyqeDH4cPYpv5nJGZA2eerZkYI9ftqPFklFBkxf/JUk5+Di6Cn/AZnfQThCGe6
xoadfaLCkXGrDN3VXuaAD2zPe+tmXgGTLZmhwNsxlIIyAplkIgPk/JbxSJ3S27KqRu1GBvmhUZKp
wl9aCGGETuzh8ZmfGVZs7vfXdsEep+2gqIL2ff5mCs5bSvS9AqGkfd4Iv4pc+1Y4qHi+k1C2sOcX
eRt/i1c4JmHxGpXPyMpQtzqYtE6YepoJWTqQ8LM4lFzYJO0AiKrQytt+EnCDb617ZVnmgMiCTAZI
kpMtRuX9iYf38z+VMw7qt2df2YNFSIh+berhNE/HPbjYsD9XBO9c+NuKPEoSaOCxUqIlAAJ6aYIi
8QNs+Z6JddqFeHyP/unIj7i5yb3ISLGKNbu/+NHEcWRpQSfO3yjDAtxCe6lRAxU0zp6mJbu0wK9v
pb0trvkbflsfx/ByujMdiO3SQVayVhQRpNE+xMQrT7tDacVKd4n9gdHFbTAdjIrw1baPpvImOeV4
+CVInnuT9ImhRWDLKoFwYPlbL7ETG2L3g/yyD0Q5ZjOyDPXvIS5hZ5Qa22ytRE0PrUDTx4Gseqhk
yuceZW3RvVyah1NB7RMvZbnROadNV2L7dWdUhvtnIFS5Tf7jpF5O12r0sk2FHM+EA4QDgeXjWBjd
u+gbcuVDDVc3DBQhVNEZMCwXKIZlUvlIXhPaQadvAP/0nG1P6wnO/mW0IT2A3Ph9M2iT0LT5g8bC
8g/yfwWbYHvXO244W89ZfAN+U04qAKBlCUlwnwG35dB3ryv6FTmQ16ocVHn3tjrQNkoiweL7IINY
ZBeM9S032MGPKk7scwWAgcsyLk6zCM4ZJHb8eRRWqydjOtuO7wBcLlzv8xO4aKX5rJNs62fcw8nk
eDre+jv+oNzEo06I6GYV2CCNLK+heoIbYZx9Bit3Ys6MxTf2ooF/rPsoQfRb7ymx0Hn4xf/RsGEZ
a+oKLJpvjBqD90GF1DLxJEOCcm2x5vUYvJLTRAXf+QzFN10Ayay3hqHZR+W2adbVbZFVRLFQ/rNJ
hFI86R+tdjzJz8pExM/RdtwsD1q6KdorUtjw1ysODHJ7nRWgmzKDe6e2JgVkxcThc6Zz4QNa3VXj
UkTk/GOMQe+ReflRK5qlqrja+zzRCphQ8mLo8o1FYH0+lnqSDRZ35R+aBgiZABK2WesTw13kIl92
lgJ6rlaQn6Rmstx9mC0oKj2ydd4t0wPiGnXQRNZlIy5VNbFPRbOF8u8X2Kgt8wwdzUlaSJgn1J/b
Yg0AonbnrxmBtU7whVgaPga/WeEfPHVhSW5q6SfvpSwz7yNqRJjLqc9y8y++GxLM1phAWvy4J6Oi
aFvohcMz1oOml2olpe1bBHb41C4FGDAgmwKjl4b9r7fEs933KU6+37gCpZWrK4QTy7tSVHEjz/xM
jEw/Aw/rqa7DIz3H9b7bgCrWCnoRyPDJvltIWbTu6+7YfxR5lUWhhzoS+mI5eKognyQLiprh9Aav
FqJ7ToaFHspIc4RhKloMIccAbUu/TtI1E3DQp5x+V+m0Vm538dJacjq3Dmdo8qJuZbJd5gQsJCxp
k3tx3s2VsgT3+bXvvbE9b1MkDR65SiMEmOE1cxyUtsTLJR1rHUldLBU9XVikqa2Rkw8zef/nzvCo
27Av/2anSDi+IwZGOBl+HwY5C9npH7OvC5IL61TtvGare+IfPVwDgGhICA2lYFrV9Kkv8wwG5tpL
SK42jdQr2sg2nvoll5dho+6/K1QJ1JJjM1zndldiRDMDMJBr+EXSyd4u6dOXTq0NzIKfcLzyH0U7
F+0wA7hu/GaC8huSXxSHT/GQH07uWiEp2ZXpe6KpOVfRfp6SB/wnl/j6oMP6vCco7vWZB+69Ixqv
x51sjZixLnvjBpjsc5TqXB+cb6L+UIiLJdgkF9nGHN9ZbMiQF7YPgq0/TYBBqCp6yxEzX4lQxE5U
MLR6CuTorScyege6OUBfEufHliUSbYVAmPt9h2uXBOg+rJtxzbpYFqmglJUfh/TPZZZso4B/MH+3
MQUKjWeRYPq5fIUFmO8tV3JN6R0Yr5xSN/VnT77NLfquAEp/lZSDtT3CMib+77MutIvCcRps+p81
6n/+lLqLsMAdHff9u+ueSBoPjjHbSPizHHStbpxRGOs3lbw+2O/eNIh3SBoryCn9wnzF5XP8z+5n
xRe5xkq+ZBZ+1ZNijBbESt/vqlRD6f5XqMsRNPLND/BC88FqWEUXMx8Xf0MoiZV4aZt/Lq/VJe8G
P6ULCggyuL8ePB6wCC9RxkIXKWU7bVII83Q8A/mgN0+84hGASaWcG3ODTb4nJ/Adgraq4xVUA29/
mMPBTRIAM0U4RwRIQ7DKp49RWSmWBv0c2VUdm996ecblPk1+OLsZ0yClSGlseEsyueD0FnybO/DD
cunyoxyzoi0kUsmUUY8DwdCHeWLD6di+AQnWI/m6VLauveCXC1Ex7d43BS76jPA0EqEs/k4QwqKA
EPZeYAbD+RNqOe6Yd3K4ri+RvHMTK2g2v9G19iGMK5iiO6oexoLwzIX14+y9dO0oGDUCNSn4scma
aHZbyyv+xS4tuIheCxd3z9NU3YkEh55j0r5J/docvrLR9CwFoPgKA4jl07wO6VtIUhsBnseWWPIZ
URb+8WzAlBASjY6AuAMDvWuGhec1RP+nvhIkoEm0lyNJ4IsNbKiQEeSzy1rSPDwM8KCtYGCCot+v
ceDJEcBbKDr1DnevmKIsKgIXhQeCRslYoCY7V/Ee7gibt7VRCttoDt/4qINBMYMgRevWZTs/nFEa
gFtOe6ZuUn2X0vVVE8VzA8o+A85sSuD2YtzTN68+uNwP6VGkuXzZ7LBwkPQ6cyHoeix6ZnFuTK+U
rb3OdqDdPr6YYNBjK9BO4UmxmoU4JdoKWtBtrKWVbK0ar+rtO8qJTOBBNch8wFKzAl9seBw56t4l
hhdvMhEtoFBYS779CRcvoF1XXYWApChtGTedw98P9F7brTrAfq67sqsUSRxwoxQ9B15iwAy/Fe+e
iVKpCFec+gkFtESqfdesd0U8P6wkeJn0M50jmjLQCTpMJKytPrXo4fSWKkRPKXwKbFmcnSu4ENfO
JobBQ8De8em+9XoJOabnHcnichOfpiRCeGKfsG6yk8S9IStYyrebY5wIDvDDDS5zGbybu+cNoWq6
ZCnNZnJOdGXCkAvdHRxvu7H+91KT0JVeN6BZi/QmsDaAvqp27VoOizGxQvi6DWNT6Wp3CA1B9KeH
XMGDdBYstAhNVbPiLaDICIQDTzuhybhh5u6rmnuqUxjtfs9lYAxLEre1wESrEmj948xr9q9SeAgK
GPM8KgATzYCFh5v9nD6SB674WqdZUuInZYv3SpQGE8ccMaZIusJfEog2dDuD1WWwgIBVD0VADRFs
GOl1loED1SZaZOOkVrzfCglGsJ0qCCCRnSNrtPnZc7MAXpRL1sx2bM1TfYmVtCkX62BkuU0ZDK58
nHCmucNWhKrVswgGryhKkAzW4TKzP9QDlH7I3r4GTHWwnldWChh6iJ1bIzcEXhu4L4YM1X/Ymdzo
evSJ24qU+Stui9RLd1/fWzaQYF8fCr4XiSTQDvR0fXMV+Kqc0CEkryE+l8WcdDFTvGh/DYmF4Ew+
F2jMNQMO5szxC1GE2+yHzY4Pw8N256gzWRYOahPaRaEmRQPV2mIzx9Q2xqecdgE8iFi3lUBjRZn3
ZMorumC/y1X0vq+Fgx0G0bjzj8nCAcb83TtozU9JPkBiKRad/5fN5pnHS7tdoeaTJBi1bliiz44M
fdUm2kq5G6DEZCKzmlbGLBYQuy50UjU0J5DjaKYPgCyGlh91yNQYA/4wkFXZMo3S7OKo9vn87NIy
17hbHuCVNBlgwkDl3t1V93N9L029SA6ye/2En3b8TFWLix7M9947mYcX494HGDfNxLEg345g4ejk
T77+GS65TUkcD/nDv9Dt0Ogn/UdbKI45h3dSnYgyCYWf62kel+ntoZ0ZRM+XlyGMyP74fWirYdLJ
sC9jo/nd7FkPFPzgVWUviMkJmO6ODMgEFH/qBToRcJyeHPy2iLopdm+i6olKABwI/Fh2MNvPDcA0
dxgzQ2wdw2lMmDq3acUpkyFbT4ewhE8tfi8JiWxhWzPaAgkQqvQMYjpNf5qda9+TnMLPzX/cxw2r
yuv8RBRByjIifPF1tzKr6iVOoo3n/J8/EaHj0GlgeSGQzphwPEGFp41lbCEVDL6mPjZMk2nGlJz2
uhxTj5RucPg2yifOan4XZtVI32yMklRR3oCOtEIJdPdX6T0ZJDa371FJZLtzxepv99RO+ekBiu9S
kxgMwtWpEpvFaxjaAMtKzQpTXlWM+jlI10NNhPOfTYEpvCFcNhxWbecPBdquub4k/Yz39xB5QJP9
/UAkIJMUP1SePqC/RRQXudTD2gIcGLs6eWQwqBUcorpgJIauXnbjKgWUqv4EAj6CBJL1vvaEd4I7
pjAoHOl3zmBGRkcxo1Lhyjwtah2wNrihEYgdZMzqM5UxJI3VWnjIjIJOF7Cv9YH62fPX4ygUKV2A
9gsp0iRt+FOcEOkYNl2eW8sxWQCneA7CFqnaAv20FIhIHIlfr3X4w+CzK6v9qggjOqbDJRgfPRBG
6K/icYIWFJX7G+LHUO+2caGSgPKGQ8Mb84i1jbm+YVBH02L7ZltdBuIUHBRdmGO5EG/XVH7tjGCR
H9teibarUsLsnLb66QF5wsUlLJorKHagPRcdJ8p79H06w16GPDKFCKsa0VOdPwyJJiUHOZpPSgf2
KHMW6jCrHsOL9DlkVqNayG9uXVN+iUQukPX0ir+BYl6YASFvA8GxDzf2qdbIKQbPUb2oxBo580p4
FbjceWVIxckqUVJA3c+y9DmIyHecSe0k84ODKyRAiA24ISAa8u8zJt8lfl5tfJukZRkLPSWNk7yl
ZCQFxrVORXUxax7/TZViJmMxANKHML7ot3ZKV14yaZKegenKDKbSF8uWYrbTnp9rlL8cv9U6GRV2
BDhTTQyHrO5Qs0tAG8z+I/q7dmwx8mkomH2Y3wGDTui54gQ6aK0iXpH1LqnrsdwaGZ3l1yh3nBby
4HkWurtcRLL33+lKGeGDZ6fYoSiSD4o+igLYYJzuy/6K5O1iY0kqZBsFAUaDXQ1qGhN9mb6kB+Oo
TYDNDHgku2YdQiM46B4iYHWjZLHFTCl7s1UnVsrC6CGKGiAK0OvGj9Doun1T6GJ8VboHTw2hOE89
abXTGFPhZ5M9K+hm4KyvvZ8CpQdFlZOUQTzzWa/fSfQokleGo5ZfYXqaCRWXHE0e5kVLdJAFistZ
uMPTckYD9NtYXRXuO7m93fMxPXoDHDSHMfYhzbZ+sHLKCgW2VeMWN66wbiWSltbo2ISlnbBwBsdF
vTMai1+1P9oP8n5eAMBOh2iEpewgpl9ekjbZVD+6hgFSS/FTbtLvuvb51EkDdZQSd4l+w4CzBI5z
iThLbHUvUV6tJuFXVTATVkJmS3eA/X+XO5IGlOvbmQMn63Ve/ZraXp/PQTBZm2i981ueEbgD8D+h
VLHFqfychDSbVSsmNV1i0Y21VpMSPmueie380TLIkaHWFsbhg7Z4c6u2cbNdeDh9YDIEdxF7YyIF
3HGnYILHXjWR0suIt4vNadXO24BKVTM00i3Zp1n1Z4so/gZTNA7TD5HYGjU+912XUE/5IG3wZnoh
5pOkqE9z9iexhg7QJtBf7wWA61ktewU0gOW7xsurqRr+YmmThq3SptzxAsAzkU8L/yhnrYq5Lp0o
i+/QkXCI5JZpwCxEYmFzCekS07AuLLgxX0O1e/rT8nH+K3dYwcUcM+DabM6e+WJ7UkkqTPz/OjZx
kyEl5jiJ3Oj6X/EwL8SfooDgtguhUK/C27zDBlWlI8yyOsF5zKkStRmZEpyllvVY8ejyeIpjEwuk
eoJhYgHDRzN94YTNTFuuOSsPiGxh9Wro3T9BKUtjteQmi0RZiQDDZSniTfrmZmKurIoWxU3VlxRI
Bvq4tMQLqFNrKxbyexYzdTb029SXr8/gKKvQq5S/6whOibF+WGKwmp+687LOzfRONErTV3g7uHWU
ZGSRJtxw1Fw5CodYCf7m6Ir+VFzEirHkO7M+vidKc156U21STDv1PVcLA40VL3Rf/R/8rXUCTsQL
8FffI2aggfvSvWSOs+MFoRFToiGqNYJMb+DwGceNXVtmb/yswL6/L+IdcqXdodCo4iBsDIGjSvk2
6yNPI5Mc9iVGv3Z9zK3Ai8c/fLsnB6s0uJG2EPNFw+4YQBAdCR3L+nQyNZteAo2Xj8SY4ST0PTQU
IR0dTGWDcBg9USTVFRfiDIiJvcQ3WyTU5Pcvgx7FZXaLT9dpXzQN4/pYaRVQwI+auAGKnmBlTeaM
WPNCEfgKwpk0twlwZfxr4DPG0YzICJV6jmqScoF+svW5biQMqvzy3U73LlP8eI+gDx8tW+4DOvnc
YlSzA5YrgCj8HSibGq5qZ1UqvH9gAKtLMxnQwLhbT3fmhU2r/Dim065foZf3BG/wEmskig6r3Kbq
ARffytH8M8MLn2Jma2Dp9+Lhz8/94Ey9OSe8i6yrwnNuVi0eafyHMEJHlCVItZc8i9FY6i37C6LU
vdUUX72XENx+NmZ1+UePb4OEnUinR52s+wCwNciWeWynuGdHaf5w6VweAYAsOIOpPhE4IEYWrLc9
DQyDLRhDMTBK3nPPBse1i53a+Drs2x0O+TR9IZGvGviqLAQaGry9lprnQv/B2Vfposo4isSKU6Kx
3/rkiFV3i79VPzfH9k/vssFEOArkfBLucsUyDO7WqSMHOWucDp1wgfxptFJM2TcdLr+zDv7sb4MQ
yv4uYSE/cFN7UiIFh+LKVyhfzk7euPuAeKIyS0h7vwcob1N39B+HDwb3l7svldcnRMxXB+mrCmET
rR9SH/grYx5sCrcfXOfFMzVqQvzxcukQAxV/XOvP7Q+Q7UetkplLacbjBoTyN5JwNdHRNW/stz1I
AcsgOPJ+ZH46QqqcFUMkQPZN6Z1Rd4gQ9HCbdHCY3tz+/mpgZMP6ucrsnTvCsyhzD1pxko9kKVQN
4MsAl5w8tH/V+3a1+ysomJcVBDehhmeoRFw/7HfVfUpCLFFppTp5ri/gP+PjVRLmb9sKtT4rQ4Io
W8mqpIbdJDfuEciBXy8dvGtaNrlmQPhA4buJQuRXH5M1jK3ExNsXW8+96X9XaqZdLvS+mjfkp2QT
8G56mAo9hT/MM721phTCKt8YMAWAyZ0nQW6a1jJ8FqaSrU6mMGxo4wjLiXtAbN+QvQMppWR4qxQy
uZJB8VtyepmztpnXVvT1A2IS8UY7BnmkVEfKRHUY5idaKfnlb+MSeuZSbCegdkEOq1/TJLkNuq4m
iuGHC6VPqdtytSsOr87N6JaTFIXrkobJCiR6tKegCfTBGTDoAfbQH4DTe6mViEZgrxcn9faw35jc
0C6gsc7WWvmiT+E58FNu0YQcA/PsPiLVRm5QNkX4b2aWucQADtFvSmKzd9ANIMpymn0g+1Gq2i7W
c2Gk1pmbr80OdAIP4JeMef4hZubk1fBl+aLaJOUbRxRMVyRIuGvCB3td+zrnN2elo/3sZIGm0+CD
MdHFub9KtBdQVr20ArB2V0Kuc0ayqTfU+pxlqFqDRExkDJC3h8kqHKMiuChd2Bo31mTyy9Fi/uE1
UhkezVp5rGC1uHj0Qg8tuFN6SeU6z+o+xiJQJ511QM/C5YjITLruDcYOXj3Cb6KGqtXyT3uE+HwY
Bqwg0toXmwOEd+nT7KvUNb/H4cYif+064mCfb+MFDsF7RnsY/4oe83XigRVfmiSr51c76vfd3x4N
AaDH807n4VMcEKw50GBaGuP9aPGkupARTO9rWI+JlW1iDYISfOFDMoBxyq5Y+FUi9F7BKMcqEj5v
Aymw1oBrP5foMZbUKcP4KiOfwv7aWX3S5BjNJQmBuGytAZJ8XHTpsr7VYB3UYbxl6GKQXbsbnvxt
bITx/uhHAmqwXFi92QtxbbfnCiBB2vfLH/ciFeKSDmuAP7VsQTCGA/M5bWLb4N0wjMvNqvBoLe/s
mrXeSsVrAvc3yWpUML0mvJ7lPxXvA4kGICbi8YMScdvu04P5jjdbhSLY0Gv6xeMSpqQysXeUME+a
P5dbuuYkGgfoFKMwdhHjtoAE4uDb1Bm10892YqRtQA58JiZ+Hhwau1aIIBzgMN7GVIIGr4pQhhhS
eJYW0QszkzRdAB2FLFmdOa5AosZlezrYOyUlsqRlcfrn8782M+9hf1c2oBfodjks7N/YCnVnscze
vmExS+lJTi5cvomj+yU8ZQNMRyHkakrcsF2uw9Yblln5Dvl02lp5KyGFCpR1mEecoGwdid9JBefl
wPOPXkpI6fSHYWqmc24oyZpw1u9wbWZeklVaZYdZlC//1u13S+KidvRdI/75wozWML2tP55Uw2Ke
rna/qRFpckuq58YsKUKwsIuxwHbIza0czqqjUgPmkBw/cbfeCp6Vr85C5zzcDIpbUnqUeh7FpZW3
4ZihQ2azQUhbQziTfO6CQVc9hJXqz/4efnrn/bQceSQJGl02Vp+r6UMeNzBGK2iD9eQEINXYVbdm
gooqonO8TbPmOIVdo3ycn+Ru5TRwNTl2MiYX7rrEmHh1rwl9e3TCaXR0JVbGVgUPqjaBpGQxZ1ig
SpnHoa444Q6+wYVEQJpeYJw4c8cFGUStvHmPZgoTbC6QzwWwS3/pbr46przKRpoV74+cbEOdvvZo
C5BIVH8NnNt3s4toK1Fqe5l71nsNN04wfOE1EsHzu663U28ta/sw8SCGJQR4R36s0a0zBNLXnOPH
6tA1RyEd3s3Jm+A6i7PB6YtEObyPn/NId0GcQZ2qM1wjXfLsuvl5elb5zyfdoKGxDew7JIc7K2et
bzQl8tbL4dEvSYHcnilwyrwnKEEDTwcl1geYzMXLW5fU4AYzjtNbBWhZpBFj6gT9q5VjhtsbrKlQ
ORrC4MOgzJe9uLBjEX/SSZdaml/qEY5Dz9ERFNtF6HT8osu+sJNVFtw4b4YpG7YWJJBvF0wjyQbb
qs4+Mdtrp/y6Q8vsnNulC1/lCiLZel4ogx8tw7FFMAKRJItscwl2XoxSJOn48ow6VRTrORTrUEPX
hgukeuSrz6gItVime9xzAU6FD+qGL3bcyq4yN+0I83ePil/FBeFWN9RwSQH+ks7eADVkhUdPONMy
Nydhf2DXrxvxA2zdB+ZFpD1bd6PYiPnINqDCQb0uCN+/DRQ0us1NyfTNZxBfhhrz+4eU6tQ4r91H
sXWp1tupe/MMSmkOsVO/Kx1hdzA+tnPbusKfxB+/hEqh96S7z2ut9jfXKjxbPg5ZGOgQ8zFvJmym
5E1jvDKghfqIEVVbKCDsGCJbTKRioeZjrVnyn9XcoyWYoPXSV/TRaxuX4WRj/yIMc1eNBOK56v+B
I3ddf7rfQ9BN++vlGiCdlaOkPE1McVe1zF0kuFYhwHbmDrBNnzvd+T9M5jJ0Mf5PV+XC3Gzc4Lgr
3gXZ/OlKN2wPUnZw0H+VSldnB/hj68mfZl79Ab3yEi77KR9QjaORO4dmJz1vfkGwyH7YmFnwO3JR
RWyzH82AkCtU+HpRuVXtS9ixlqdEVjrN5HF0lvGm6RtGAj4hWQLQnLTR7O7MQ46R54e8dUuMo8fb
n4YF580D/g3JI9ovRDKkyphWcj7Pd4cJd9pSecBqUaqBL5mTWaBP4vprqg2QroyKXvgtT1qDKgSA
lXw9EpWcVVwdU5JrLdwK/qy+kU9ANSmrzJOrdk+yqxDnSc1CATx1IYVq959sN7CPYkdRNAlWgdiE
KriyzcatKvxPKpTJIHZaPaUrSVW++uBcocMxVPSKERlIOkXvCCpFAZbZhYfvMnDjSFrgLBmrgn+h
9Ebya/98TGtNzO/tpDo+1emWxxJQEFQsnLZ8yllZl85qo/nfI9aAclsG1X0aBtYUiHuwWQ4bnmSe
g/DuY48sQeN0iZd+Ql1EQNT7c9j3thXL39iQsa+zxDbpU0G0APCHOJhtKcn0rOQaztuxQLMQ3B/R
Z7QN0K5cZLJ2B3TwVHXc1834pHTTEJAdoyoLv9+dNyd4A2unQqCVWf6theOPMzF44AQYfkAL/xux
eayT9L8lkgL8kiCm/fcSAURdZU1+/NN7/Pdx/XkIt2Mllx3d4mWK6XLvLxOWMJcqC/ba/gy3JgCs
8j2PGr1D8gumVeJU0coZkF58+5vMBufdkEmWlWur0Ogo/f1B0Q2oRD/nTmKFgQ9BMf9hra0aEFT2
ELwCrIX3P5bcMSV5O+JKFiZSKscQ+50ZTTqGr/3TQJKjRh+sz9sj1WSNN/lGPkvI04EA3cBtyr//
krXP7NgHxQGqj4p2SoqAuRcqzvReC2JNIqA3tBXft0je1DwpCOD+15oEeg1s0jz8BVJetYLZRq2W
ciDmzSQOHAddlvVrj7c2m0C9RqkFFQ4rA3NsVsnDCqAyP6KsBKhNZ9S8yCh8JvfVjbcab8Jyo1Yq
d099sWAhzw1ZhuYWLGoF+Kwl5u9o9ZlEFT6CbXowHw1xtd1nc71owjEuvYJdOzmIEz8PSOBWyCr0
Sk4L5wm5CXBhS7Kqy2wEVtPRCKVo2xniKkbBJDhfcXbFEWcQWpolRtrIrkKSVkxKJAaiQSQQfd8v
W18JRWhxpoHNP2m6T8t7zB/NLNUC/3KORJu/6OjqnjYJfJ2FxaNVgoZwY5ljOS5P6yb0qSKh6Z7C
pSVWfhl5z1m/pxmrukOC8hM3VX+82P75aVXctIzScZvTd8xdfeYFJ4aylc2G0P9kWmTUhPAICg5Q
9TiEncF28nRG+XERhdrW1P6Gdx6x/4M3hpum8YgL7IM9fXUOjxhjY78WcDreBx6TxXa4CE1YwT1E
kjguwxz+h6t3a4W3Y8DyCELBh5kkVjcprIOT6U6Ibqj4Ne1Xxa4pdKXaIy/qsMPbG0cCWeqzho4J
6UXG91lBH7Z9vXePgjV5dA87D7aBg6yC6QEYuFQ/7kZcPbZh5oVNUXmlj2vynpPYZe29VkM8LUVB
8AwyVMejXqZnovh1yMX7TxCdaPV+4ko5i7heA6fFn2JxuWd3slDWvTlYcTiY0vkH6wNTs6Eaety8
FxhAVx87L7DGpzz5RfsNYxlwDMBmDI/Hwp8BACi1F6regH4jYOBJhExiCXYe2mxmy3frrzzRFY6A
1Jb3oQw+hEQihg0zSw6KIX4IlqUfkZfSErkSrByyMuENFYBJMC4XnEaBiZ9XABDl6NXhjznHExk5
oWwqgcbjga9cYBqATIqAN1o15tdKMLbm7K9KwF0NhLjZTj4XXY0AL6XxQIHfPlk4Bkx2Ru/1j8+D
COcDrTZkvjUMCOxeGoszWs5/GsHXLwGMeBXlvz5BVcj2HhvS8LRsrHl7gtwWKWQl3e8jIBqZPz4r
jzgqZO/4921Kbjep9YEKABe+m9AybeMOnCfmhM7U6HcfScZKO9VqQDdF/QcgZDBJAxoqiZPvBHvw
L2wA0lkJcxXI0IflHbohk978QKC3jY0ifScMeOsrg1mTWwMNXkp158UbW4+HIp2arMVw1ayP7gfV
P6VVzey7IM22zm7auDvx72KgcUiPic0tMQeuQ8a50Rdn27hvQ9zb4uMQZfHnEpTgmX3EOX1f7qxd
E1yfD2Qmh2gXiHhlXTze1IIh3GFRFAfcsaTn1v2+yzX/GpFp9jpCKemW4KvEQAhcE6EVUt5xF8a5
3QubpcvNn+A4nO+cMCJgs/HseZl6nRuOQNUEpS0QMQJLJS0sB/9WZvAVwTW7qETzca2or1PzMs3Z
aIvJyFyF/gQk6osL9QMIe5193y5MMGemwa1wTptzvi2lyeuYG/FuMifN/zgW2rM1Zr3siEhC3Ue/
vrnA5fDPL5cpeUIa2FLnwgy3zAxMn+Yzg/q93Y69Lb/y05wZqYSTvvXlllcumbjq+QAVgRia9ByH
88JB0Qsi02pS7EB+n2aOcM58pZUF2obEbq6jgDN/HQ36mSS9QMuTx8AekwwVXwql4LGDJ3ItrswV
i3xVhrFt7ZNJeP9q+DCSonlzbx/LVQu4G5L8JnN3YB4OYBMiu9PJqpKSEslP/wYLL2oJqX9tjaST
3MpbZYIuV3Ad+BC8Pyg+RFPvUwggrNHL93O2MSpD1dAFdHIpU5lSmRZJzvAxDvNs6CeXbbyqZkm9
ikmw+1b0QDkP3vygbgWKTgFYwZCrH5thdfRdAsui3CdfXR2qFgGFuM18AqLzrT/NwIktmRACrkhR
TsbES93Brm+FUhsh91fmqtZg1h1alAJ660HgKeDE0Mg4ZrovjXQLgiiyJc7UEEKJgoX2Uep7/n6A
2VP9125oBH7PGxHltj1BocQq9CSfX0mSfIsEhzM2L0pBbXsFw0Xrd0tV8wiVAnnlb6WPNqUb/toU
vSfjCfXqXyIfrlNtpVjfcOhYGyJjXOuEcIqi6o+6fQ4ixONywOtR1vUhlxpprwqtYLu6wnS4KSFT
gyjlinj55Onv6RnRiJB6C7J0WBit7Nf8VibxW56FiXxAxVca+UlLysrS18ZGS7QI7kvZQSuTtgWj
wTV+52mXjz/ohP3M87LvFU2JFZ/Gp+FbmjBk1Ps3JgeXlCjyB35bIxPcumOkG0q2bxC4rm1y+iKY
9nTohE+u1tnzs0k+XS3uiCt3pasGf74XtIINW0gx/8VxNesEVMR2lQZVUyoN4s/RS4zJtDlkwWGq
7dMJjEat6+2nra1ynfE6D1XVfNWobNV+rknmoe2WKc7y8LAkNgKSlzK98VSUJzD2RYW4TP7hKM/4
twlVxU1xDZUMJ4GStR9L1pQIat7X3Bs0frGJxdhNE4PxCw/Ny0UVwXUZbhLl9oWXiCB+70DuNflN
97FmCSEa4swzQm8/17eXiK4cR0fQby3Z6rEgy3R562UCrbzZZy1WsACYmUla/gjby0zHgF8acruG
S7N3CKIKLr925X6a64oC4+YzDlPskweb2CyF6v7FnJ+5kwUlAAAeXVtvh1uV2/hx4usyuWZYY4za
wY+uAHTpDSgKGuGelM0TQAIt0nGVCTlSyeh6YjJV2hXzGY/ZlDqODdnNqkXzqp5co3HuiAKbDMe2
7T/O+TS8FuYkwjTmF2tC0uf4HtgvmCCznryc5HTBotQa73iW9FFekBP7a0irgH7/lDgRtFOG0xHP
uxjBhnWnzaEJY4WcuglpNcu9s/aZTh4bcJokiZSxPwhHbOqPyzag//gnPmpDSWxW/lOQEVcklApu
DmUKhfSmnwz4pAHoibZ07aJ2vjinnOi33h4HyodccKJwDk6C/bl+GSnVp4SGu3iEeGT7VyILaASB
vm7j73ja92L+1yoKt8wYAhZnZ5dwkqewVjIDugm4I+C5bo1TZFjuNAj/ODw9XloQZmCwX9EQNHT9
/YjwZyrJqrRO6azHED7Fz0KT8+eQAGKWKiA2zIdeMSHTGTO627FscPtcrpVle8sLJeszl9vD3n0q
VgcO7MWZhOEGmR8FrjVmYGjaSyADA9tAHKFgriuhvCxztCqwLSnWKm2OhSanAAvc4WkGiFeFn4cD
diUcHKjYhrryXtjnnNcrrXiVTH7nrwVUTJeqIFQcfz45yVZrzXffeKMoJ7ACdTnikuqVt+EnIUQE
TyZBZa17dmQvi3hIOO6fdBxHOz+SUNwQX/yC+K1FT6Qi7TZueo4slYrYCtuIrK5aMboD3Pe+ZBij
jVBKN/dWfnkru9ROyR+lEjYaXgvZU5/UHIfvNWVyfoiRtadOf0/h8Q3gqUnMGCIdZmHfxYznleB3
Olj4ZXkeVrlC8/q//kf6yq+b7YZ7QPjTNZ/lRDcVoaaeyGC5B1NvIpMUDypC/b4VSLnRw0p9L/0A
jPwaCflwaEYMpAkBOvtyoP0dFfvcQqNM55+kKxjKCCaCVPGxQIlNmTvT16aDSpMiH3EcirGEJ7ix
VfHQ4ZZCkn8Rqz+Uknur0BB7/Kchuj7wA7iq29If4BxM5mDphcCRizTOJJupSYUzmIabS+KOufZV
buMCZ2uFkYtAirLBVEB0uKe1AeECeZQH+zzO9j6x6lyWW8WvYtaUf6onlc3gvtMgToa7xv71NRIh
W2rujAnVahj4RfsvUI49Q3Vpiy/dAM2fu9jR4maHw/fqvGWz2KFqgNdNlNGaH4QHkppC+pV/S4hv
6T7NVbV+mCDhzvS7XVvyZe2dZP1hlH++qAndLc6+pMRjse5V9kl8CuPBZWnYTmtT3MzXHIIhJ9KR
j58CkYrNyoVp2O5Q5ZLMqoWfiNDKaznTMPVeS69gKXVlhWnJh9ssCimpyoUfgssaVPMJK9bK5TbA
R/8NHf/SvY/sR5xGyd8mHIzmWoKODmDjW+IjcPqbGNsj+CuNZEB++9f1o4cRfE/7k4e5Z2+lUPmR
AkJyT6qfWX1SeUyq6j3VA1xHbLydZcgE9GYUdpq2lsPoFRCDVQ4NNi7v6GmGwLYgE/IWZg07RXzg
QTgIwVyq21hA7cORYTaa5rpYUa1BxNPYw2PE8Z9qR8Cc7p8jRhwLdhFF+6wvIJfIeuhGqghAhwb3
OemWcODElwUHjLpDas1hjQimiXR03lriTybyGAm43aUhwVMXtHhNN08PxQgEZqc28FbQF233TCiY
rBoxDwDOFaDfcm3j0qTmjKL68JnBQzzAtfyfRxJ+GfyzL363Z2ngrNev4NDuY1y5mmP85ZaD0eIU
vXdrPm1686pjF9d7B/dIR1Q2mqBy0xxU1GP/0hBc+u3PtYBXiIXegMiEbNJWPeEm5iMEeqrZXhfa
Mk7FTOyDGNRSgw99naOeuWH8tXbzbZoixKW/yQxVkO19jLaxUgFC5MYKUF1m08AVkHhy7H+OKdxZ
SzfHDmYwRDxwlsyrVbuCHHLS9A7OP8v6O+Nmj6mxEQEgGtqR8c14H9nAnIFwfK5TlqtexoCEHFr2
zy/SfoozLGXmXJHo0Zfqe+us5/u6Jrewt6RhDgcadFjtwsRtC5FjFNRSKCnQpvA0kHbLhui1p3os
vBvquzegLNESkGCXZFfG7JCmMwmLDvvj+v5jEMHdvB4EsoHxIyhtaXigyHu+ziE66wuAQqJ96VOd
GrZbvvrs2VVddVwOGc3YW3fz/jne/V8w8FKr4ENcRaaWbgXBQG8K4IWpqJkrmPKMVya1U61fHoON
Q2t38CrXr5vRMVJESDJwXtttoN0eDqcx50k9pa1J98VvSRHFaLZbTH9UGP+JcS2Jl7NFSxqCLadR
SfYVipdLzhBZPUls6jWyOJKTVoLCW/AVmAgZF1ydG1slCUhHSjcYEJSsLzZhk7j9aO9ohEYpGzaa
nnk6vnUHuJOqaovKLUUaYY53Kp9+FPHUJuyEmXLvLmdL/FkhOEHpDZAPs3WPfbJykpbtZGAg5X7F
yki4Cqcgl2WREnTXjMzhiRlye4XZDB6wTS65wobhHwlS+GLiKr8xN4IuLs3Ky4bvNyG5r1e1kt/f
dtKIir9IkgUCBeL/DlreQlSNfqU/qLxvitoq6Hemc4zfIAqm/FKmHmE/3ptFWC3iWjKThvtlV+uB
89udQw/UCIJH8hZvb0a+11p6XT9Mny1XnNSW5yTFaTba3ggrX1TvlXlkR69pnhhBTxgkRNDZY6Gw
OXooxvGADnjpFsUC2wDfJiov2PMYWmm8nSY3BppCgpfijV3dCnavi1+wDORlRBqZ5G56Tsx5AKBf
grL2f8+JRHEpCXam+g6/U5YPO+QoIRBT9wgh7r0DZvJSiC6XskEFtjQwyg3RmOICkfkK38NKtaku
cw9y78qNoZJLwh12d810lqFALSxaZWh0K6HueMhJ47DFkOzLpz39rakpvNmuNxwwSVsrAPjlEVtB
4iPWFaF7oK+2g/Jl/PB68jPxw1Z7TB4sHV56GrY4upuy/qAP+X4nQ1uY7DQbOi79ZhxlSF/WEXrC
UB3lKN9nUrKu2G06/eYYwBTHvUya3zgwjx44ou4EM2Z6pOwRhWUkNrjIjATMgNm8b4nlyx6SkCc0
L9u3KLHojKdtEX+dJD3Jg2r3zN7N6WUw/H1VFLJFiiv9AIdA12/RH6PFsymA4ErX8seS38XtwB9k
Jt46+0xWK2tqmw039ie2DdSB5t7mq3jAGub7A0LOkzttQPDqg+PBXw01WRCi3N2P5js7FShvmAjO
Kr58Yms8FDWaQE1EhAek1gIR116Wriui111QAzEU5YCP/IPbZMLu20t6uS5qapShKrtK6cE5RBnq
vCl8e9Wu0trlxkvb93gmgt8SBS/Y0f4yc5Lg2FzxamyU8INW93P5TiJE73YQ3uScHxlGsEzDtxNM
IOy7PBpBEXFJFVlF22SAca1T9z8SYx9Kn3qZKmk3ez7ImzcI+KUSn+JBbkYAvKoJvfiBKaUYMVfO
ZCXmaeuRIkhMdHtQY1U+wbnBi54eWIey8M3qfv2dPRLhShGlmKfEqrh1DU4tgDVeTMlOKQQSwPjh
oP6KGm0f7CbBtsrI85tUcr9qClOQpC/wSxYztONyxZwXARjiTwicEfHlO5yPEfBRvUPrhWsbfMmj
4SltocViIRsuYuxsoTYvguJqmdQVQCBUwUPWg0/yrhi05LKmgU0umifxRt8z89UVxPSq3DKywnr1
n2EWEJpDNfTd430y1t6HKxTpTWx5zonIXWFHxR40oKmazngxtv28jjtL5Ex5eHm7P1bl0Wt9HUII
bYYgYAlCMVTvTd+wqy+MlriJUku3eKHdMLXvc2nlTo67ycmUE4EbOS1KPcnO+h6e4+37oG6a758g
QTlWScNAKdbvz1xBr6wWY5HBR5RaZneCU/fV8W5sq0xoRFlgGFagJXj46JKmw4wgxWjNTTssw4UW
K1tGqACQZT3y15lZLL/hNQirH4ygv54BwqJ+HalFWgbVg18wxrhiAT5Mp11SSCXwnNSclEpjiFP8
DZJSTT9MsiwgCGV9zKHbbqW3Ouy2+xCoHgYGa4ZT5/jFhHQeKBWMdEIS2XnwJkYRcn+i9qA+cT+H
ev5DNg8AfZWPMpkoOE9FrAyCC1QH0DZ5Cuk4u+ujALMJSO8TrDRIrSm7ozemhm6dXK02pKka3GcD
09d2IJ+gWDHCXttQxheUvMMFL1NxcKxrjhk5/7at2bLLx+AWAppZetGpW+rJ+ykLW/2YciZIFHHZ
nXbFamjHj+CXHky1k93dyjxMkF2nKM2ELDacpeN+mO5NuGCMwElZqudn3scsargwrEjUp01DlYEY
GsjqcPVF3qdTh7rzUrK8bAORWmr4t2SjycAFzZiAiAx/HEttb8rWpyee03yxrTDkakNeu2SqqiI8
SXgHypdzaKvvYaY0TNXf1ZQOeDBXpgOW5Ic+OQtE/JAf9HhYIUvy+AZF3rxETsj/EHQywKimlX4h
eGGZ/IHO4tj7ZBbmgPRsyFZZh5o4MMFF0z1Kp7F3RYOnT5kshpaaSHsxhTc8nvktgvZZKf+W9gFE
C4zfp6WvEElKTXVOweVFcHNoA8tNrM1KCjQGi4JfxTQayDJZPCBZL5QWAc3+EAnbuW8V5CTt5vNC
ACaKkvaurmNidLYzBrZVy5/9ou6Tasbl9TpuIcBCadEVChjQ+4FWtA2XCDGrtUNg+vnBs2zhloWx
MVrlZOj9o97GYul4iBOv7JzAWt2E7U99rK45gxpsv3HrZ0DFH09CmoTsGigh80VaGg+5DnRIoPGY
q7nUER7Lqi/5y+4yce1O6daJnA9Y/qfDdurCcvmUJ7idCanoEzK1Q2M477Hetwdy70Ze+/TkCw5F
oSYxvRO8AMZUV9Miym+dihNW4FnMJ2lxd24r8xad1MNafChBwoJlbg8cd7l0p0GXs37PJYNtrWGh
69kgC+bnWoMm+Jf2liyCfujnUEVQddqfADe3WZtAYF29YRvItTKoiQEMjbOHCN1wFK7/VJg37Q9I
RVi3DLxyCsXReqijOpvOyPj+iqdUZWernE7OQj6prbf3Gnbzy0VUGui2K5+HCgmhCTbvdghbIpsj
i/gl6r/1UflLVzp1ZXdk+ay2Ftg+r6Q3jJU5KmPvYPNs5MhmQQcIVBfDRWFtwMb49tJrIkeztTnK
H6tsiMBjbzDBkfl5EiTfSecsRdLDraPbukfbCCzo+rBjQusD1Ak32UWW1SIkxElE0o/LHaaMmpaq
GSLs5PehPb6Auk1KpsvJdYdjQ59bBFCqEpGKOPtkf82UCG5FunPHmkIv3aRVIK9N8JPyHO/Y61kF
ES8jda7yzSMCgXAlMk1vEg7QDa96YtQL5har4m+qWFyJrNna4HPIX5/WuyUVYQusRavk7sBG3vQ2
/0ZtBEfQJMtD4TIaZ9AICvlsZto2ND7c0GE7hoRgvEuC17XzN7KKSkAhfl4Nf6CMxY9AbfqFDEfu
AQQ7ZpyPgv+S9i7SemjZR1fd7oyyNkW3SCD4xyJQaGORSCeOB7aunYSowFIwqpB1c9dJo5MPVySD
k+AePXQw1TrSS743BtVXhyugTnmvMQR3gijiSyUqM47cKU64JojubaoNNrmVRmrdM4v4Yg+iDrEr
i72UihY6I6zYwtT24VI6p84SVNY7zNLtwW+o7Xeb556ZBSP2AfHkyp7KzFOj4k0Qz56btn5t2//v
j8AZw2HsQ2+YK7AY7CuaretO+lLZJKknUs5VJ4+ne3UiP9W8NZOS8+MqhILlywzDjbrO9JNVhlNy
AEZgvKeAAh1ZWYd1k9pczGw4iL7i1UhLsMRHzluuYX1NWuRlh9i6W7sk3hU64PD0MNupmnh4BAXP
eA22fyR31HRynlHkQhEQzU4Pq156gkp6uCfWEnREvMK6cP1dlQow3cUXujZt/Op9x4zvZk1Ng9U6
o1kBNy7k7SkucKlSpXYUeYDIC2XHa61H+DSOzkvZYaDwXuHgobBI7d2vDg+kXX8WHAf5PwHBmFVr
IQd+KCHYBpppnGo/k4NNe5zIP0rQk2bBLSNkYChTjlpm9P6iXBwDvao4CrSYE9xDuKhWyjgsxfjv
4Lh2BrDA3wfdguV0VFN4wn/aAs4J34rr7/NdjDRpONh1uptTvs0MJYUqcUH//aMNJ4QAHoPVcGkI
yNjhSImWFGZ5CTUaR0FR95QqxFRvb22G8rdmv7yjibLd6ZWvcSXzNJ6fAtU/hEN89xfwK1eGIHq5
UWgPYrEN+kQh1Qznn7rjQCgAHY4n1UmjLoV8A6/k6dQPCWSJ//HQmihhxQdgzV9OJdV/NMQNc5DA
UJDIO+kOKY0/2CVMcTznF0m+G8SAXk7xbENCxjr7S7RLxm0vPt8b+9ZCyUqubKjCBGN6UKIz/4lH
jL7ZflPbtPtnddSa+t/uZ7aSaGRJRIzfQeb4vPTdH6mwnkf7CqlT/va3nSXE6t5Y+o1cxGJd5Luc
EfO1s6SGQxMzSN6+WPx5RriA+WIKXHnwH1RchV9Gb4j4+XcUNJi/tUtNli2kJKIAMlE3qQfqgaiE
aa23N+p5F+gSe48Mq/mDJAI314U9IMvcB29ozCvhv+JT0Yp9QO4CW6IEyMTGTqH4rUPzdUA42ccI
wq2zV3XBuEa74zN5pnsqtMpQT2z8lgUyKg7gJszycLaFMmX5gxuWnzrpAVcANuAmhUauWp8reR3d
gMgpjNJlZctxak4/mML8NiGchXo0tcZVqwN+szYMaWMnsBy7qg0NiHa/5YGF89MIE1yiAbUg/d/a
aDAPGWm/U0CrVG0pYSh4tsD1fKhZY03WAlxhvNUxQLkXr5380xkLAbxQDO6yWjiSpTzqUgIshT1g
8xJqTosjpxQ22mcO5Focg+IBQcxkwvRFHV5KpnAie2uoiA9/l526+luuF4nlvajaEbsLb6L74dEg
GMfyhFBQKHnmUINT9Tg0OAO0hpUNQhoMfJC/Dd5lY5W4JhohtTfMD2AdJe19WTJIY1I7KHrSQ0Yl
FBGQyMf0pV0fGV78bdZMiDvhKt/MLNrFDmwGegAKV2w6L/NAL3tbkDto4xDzjmxBFKduV4EJGDOA
DVCO/MG3fZCTMVqYc+nbL25b6TyomZZkuzbXCpapunuR/7VyjLgQxzi0hZEqODp+Pz7r/ME/fSnF
I8SsHlxogsQEf6ilxxGUyogWAVNQNbR83DL95c4+MFo14E2mhSwUP6vO6GGUATrGaIATmA+7ZN7Q
NBPTX0GmptDIc96zH7w0V/+SCbkfj+MA9Snzeorgy2CSHCY9bViJMaAP3NISKVNX76+YLzXU3Pql
3rZ4UEh79Dk3TchhnYaRHZaoOWt46j5ZWx7a9W8mPQdv8KtQLKfRT/CHyevLJ1q+n/X8WGfj+Ild
MwjhZsxa9rdhSs8rJ9S8SBPF98mcqR7I5hiZpxky0LebWsOY91R+GZm79BCVnEXBUtNDZ+hq7/yE
av/8xkZyQuQXC2uoPLRKhYOe/6pWj/nrSM8twdOefDnBxYMBjNSk0RtyaAeHaZkLlQAWcC7bKfka
WjBuO57ITB5srdXdjdPGmB3SS563FuER2ZEB6ssnOzcfEjfb5k7cG/UT33M60D4DIibj9Lsye20d
Gx6w0KPgUIlu0vE5G43ChmRui52ee44IZ1vs4r58uIbd39hXFg2bkm4LUZqMhW1mZoCu81EMxLDD
UrJiX2kGn1HZK2afblTfPjgT7jDeOAyZWdYSe4leV04XC7zPA/Ts7Ino58VYXYo94K0r2Vez0RpF
8mxcb/Z8tRZ564uK8M/PAMm6tVQnw3TND0m2oOTh42Sx8PDPwN3mX/OzihutWEI7KAhDmjdTllKb
TaJLiGdwBaRgUNr3qX1bop1wkzc684ahS7WtH6R6h06ECx8WcUg/1tKJqEvyPiHFIE4Cvv2xMrID
w+eqBKgshXe39SN+tB0MfMJIkWG7ipsx9G4lQUzgtqqdugvqrBHJ8XRj5lCEApg+Sk2vR+H0/ApG
TzUkcwtTvScCHNWuf29MgIFZ0T0zpFHyLS2AIwCNFQEyEJTvPg8/z1BPUkDHrdifi0DCG8U2plM2
icGD09X23eu3j9vZSQaUzM5mW3MXX0QzD5eBUl/ZfPeax28uu4vrsVbb2Up543JSX2WATy1WqQxz
8ElrBtpJBc1/tpB4q+SJmPbzBros4dPV4CDTWhnWIIL4g90angYETXg1IySKJFDWyoy158CO94Iu
0ozifKSYoDV2qZZSVoq9ycPjInC5ckezktdfMeLGoopFyUI4dajex9QZOSdojSf/37ZPsx/Zp/3F
aAGY+vwbqNPBcdMz71erEfE5GkF0t2VXtRNi1ReX9++4m94qjA1E/yj2dikV8wixPX99u4rIvhka
/wBjQzhjNO0hmug0UocZiNyYv8+BWeFfJtqMZy6UNaw4y0BFskwGPFDYL8amtlKkIHtx0cFBwcvQ
DI8bE3JwOKOGcy+yuk7vqbS7t78pbI/RDamN8Ba147KlIASdUDTmVVtpC3cpGcnSlM8kRgCMbcBp
nHnO8gfXmM0TIkXCBU0bEjilrmVcUNADioIcFHU/XrH4+iHBo2iYO9CRLRf/E1SZpGJiBcWRL62P
7ztLt7uv0ZxMP3wGQWe7CFmNqaOMpmQLVa6N9WxscBfuO3FWPg+YWW4KZkd7lNljbeCNgyQyPPG8
oH6K+W97jF/USmcqbzZMDYBdu9dICMJbttuX/i1Uu1OqLS0s3pCLR0DcM/sOInAvSqmBH+QtZq/t
QaOwpHV5vdw3hJPq/CAleycjsYcObjyRfwZ/MxSZty6CG8qGfjpqE1qeatiFF09RANxjMRhGRYtA
/++aFYoLS+00F0CZO07pUMIXYCq0hjpHmsEiS/j0U89vs9oUabxOLY9+ZbT35yzvFhQA634jvNj3
k0/7i35CJtYgsXffJmJK9FX5yw2a7UWITE4xWTjSzDOkzaSNbF4GuD0IsQIcEKR1mMpnDTXNKaEv
vrjylWoTKBHFhbvZz9929vOsGhhzO6RyJWJFpbWPc1mGV6uFw+W2UUJoIBtJWYw9qO9wUINaZLDE
+n7oQ0O5G4Rjy/WYLYj/JrA4whu7PN8UO6WkLYxm2TsRSAyv8tGoyh+O8qMHISkAUtgZRVKI8Ue1
ERZKG1KLclLsfPlqmYtR3JYMP/Qi1E3VsagUZxmwxk0uJQAz27HMew7HnyI2r9/zDds8Eti9Ca5C
cRLHm9IVqOkUntXgcmmJ9PmycQDL2qxVd2OblslZIlu9ArCP8M2/LaLzpUjoF/PpH90NrAJp7eZN
lINgGjrSChLOh0SHemZKdf8Eck2Wpkd+3Je/yTyfYGEMzIcwlSdskOkEDOVAZ13I9jbnAxp44LRp
MWCbAATHqGrMVPNkVxm0k33ImG/gXM4e7pZ5Ux9XsNhTgG32Oh1oA05GDlnng3DLnqHruKBZL/WK
NZVD/POhw4hzwuJ2Oc23kd0OOW0vPB5zmBR9tBVtD/RHXDiA4qigKpja04ZuADmJEo4NCVSOn45t
qn036T7MrAFG6FdkdY2VfFP23zhSOeodOol+PJjYqwSLk/ObR1c4VgfEpDoD0eC7Z9cQsvlESkQ/
m0E2ZoH5QDGOMkAek1yyp3FUJYvhxtg4Xik08ZYqdVn2OwK+EeF50D2F1siYdd8sT5RG8AGWmmFl
YOrdAZYPunGwKG5IZglTX53Jc5nSQvVeVoeBcTogXv9eWhIvjkvjYQmTBbsiGxKmYZOeMofT9v04
8IxKRZ1RPuqWCg9GNklAVWK+zdNDPxLgHVxJu6WOUXwDWS6rvTzW/Bv8cqE5Ja+HsWsSsrk6JJzM
mRakEK2vKnDMEgqfNr9BUagr/b+q31geXG4zM2dDSV6Edvdy9FW4Ni69JDR7YIT1x42xbFCBItLg
SEa+WZ6w2JqrPgtQbuqyn/3qGUto6whdDqegxrbAOiJIQFPMNNWlceoKDq7+5U5Je9OKaQ8VZ6PS
cAV2sQtEnvOJKPe2VEp7XdTghmeS0hn9H4cClQ3QjpnEaA4PziOzKcQprUvOoQDTPdRANHTO/abr
elkLMrY99aOY0BBs8ibMQg1FX7evDAoVktlnRXx89TuT6gqXrL0uHw5NHLLMJ664TKcUFRg+ZheD
nfx5Fom2ErRM12qhpJtGDQ3j1y5Mk7PL/xu5+mckioZXQO6upr0de1ePJLDCUQPNjR3vyegLiYut
Ji5t0vbPD01EDJO2+OKDzu8TnyAoBtIx56yzuDkJxg6NlTPnZy5wyIexCuI5Jjo2CDj7yFjngSSJ
JqDFwer8t9nj+x9gTxUB6/SN1huSz1EhzEOqDiO8JPHh37jNKv9OVnbDRDjLodUHPGCWwZMre/sn
Vi+po6Je3LKpNmkjE7IX5Zfs9EZGGgSxmLwLwasSlNU1t2HyB+Gy+5StXKM0KRPjVUGxt76Qk7kC
SdNWok8YkugVOFRsxUWHRgx6AAaa4OJx+SbYRNRB8Z60ls8tjk7sCPC/pncM5RZr4UcRhlS3fFac
I4pIoeUPAMHTII4AFzpws068lOt+W0RQU6ozFoNZIXoAnraoqbAsdY2LFmU3Ig0nBzR6Gbbn/9sv
kikoKXzvq60q/QMKRZFbb8rMuomXxblQtk7ZCTvk/508LFSsQQDzAbckpDzKEGsLK8rk8mp6pqZa
pkG8Cuw0N1YwWDDgwau+U6AXo+aM1MRYvSlL07X3xFfz5L7VQfPwyY5pp3JpXlc8JqvhEfKaNk+f
IIn97Enri8at+rTb9LStpPQjkHZEgnLlkRiYyAXZbyw4znwhOBOHV9g5dgYSyPGvFlCnBu47NJ+a
eboxYl1mrmsHnFYHteq6Jz0kjOaz3/rdXpSweoKDiKuKskIArK1FQh4mN7iOKTBfrnu5lC2+Qoav
wsqW2d8iZlbb08ZRtyG0gWwmJ1iuerVxUzCuriVvQZ3b++AXPrqC/7+xY5dizpXhZdirVYHg4bqc
urbsJ4b1vZkda8ypDRrO3XsBdS+V8paamgZ5I3vnisSqDIf8Ust6qmNvXJP20HUVSfP+PvvcLKFC
FbU/aaGs3Ax9ee5S+lCu4gLgQa8BDGvFDrrq4Sqk+HkPSrCZ/MJZmJO8Xl3mLnpcgaGbzjlheti2
gE/7EXTVxyEfaS2nsPOMAIjVXYnzP8lVVdNkt/9hr06IDjWxcqGxYSCAWGPG3btLANWbaww1WMtB
50sKoFpC3lvLNTyw2wXDbAQkhH1k22qakK2rcqIGjPeNK9hfuM09tCiiJaCVem5oHgvBibC3X2wA
HpYC89DFpXOpMqF4xQLrL2TVn42GURcpsI54Lx4N6RgmBxP8AHMinLJDftHr2ABOrewUvc3Eg/TZ
FdvCchS3+bqHN2GGy+lbuECFgBFEQzz+PTdx4R19PlwoicDXgx5r0EdvexCfxde5kjQQ/S3HJSps
F1KFpBtTYD3bV/udVLjA9PQTiyzrhAEyLMqE+sownb86R0IIz4pKvCSmH1gI5USQifoS8zAvdPob
/sU/71PWVBOe3QU3r33bM3duwdwmFQnRE9/0ZQ48abdXeqe47mGk7RNqw4FA3C+lSCawxp8Oqew7
RdeB1LI4MbQtKnX71gQngNPamlDHQYUzeXPJbRE27zhZeZJHySueFpVxFWEKA3x3S5ObXm2tvnPZ
yHX51FJOTE6WFD6Tpri2noeCprI6u0Y6YSE7Qk8KyRIHcgC9XNfjNRUFydxP1uguNBad5ddjE3bs
QI/p8yK0HCZoI7doME0VuT6tvEKzyaNpEuKzb0Fiez3QTklzViRZLQ8ZDF0npx3ftsGHE05FKY/e
IeRSwCwYErShTXWiIJuHiJ8MUgoqDN4hsTAxxS/NHmu50q8kccvUVy3pEvp+41ZSTbz3BpJz/abN
bDGqfulvakXtmQsvXNnCwUgXMJN1m3WZreqwxNLZ1OS1UnGdwWvxKBbQECfo6NcGDjWRhSLtSbpk
hWA3YwqnT2aUvyL9J1dp1oM/DQfuHf6yQpsEp8D2/Cb3CJsB5Jy6l4cUNOBTR9s0/TML1JrUsPkh
i7AQaD26QjuS5xonYx1zOs8fO6jp0mPsOCWGXJJFWS7GzCI2O0jI9Gr8fh4U8GyZuEjgiAmywr57
1w3SIWvO7MZv5p2J3M+REamffXqu5lHwAZQth4TGEgFtSUa6vSZCHUzFfDu8rEPp+AkURJmguCEr
RcVLVNep51PEo0KosJTO840Ky4LONP2lGL2Q2Zl5cUftUf/uEfHsGfo+Yq69AD3ayfJ+BtJYiVCh
nH9O9cyWYbFqSURpNp1B4JQnjTdcpfuH9lGKATPHMMAGYdLT93TGZeh+DJ5zSpcRNdjAop5XouB4
jovoNM+qCrYGK0ZDDJ5SBRd/var7hEX41ZOqdMk6DcO4MKsaOlB6zI/Qxc27T0vLdHgf798kvmtX
IVHn04wmWLzBrAPIUgHs+ZXzSmt3wnhL7ZtL2Byz17WmlifMlreOlCsHC6GKJAeJn8ps6wT4pEGW
xTFal8ZQeWwajnr5tlKgR1CqXHzhmjYck976CFa7dUrRJX23+AmHCw1bzHx+im2ypUVqP1UnaDLb
9dGUa90n9XyBvogyyrQl+gTgDOSrvhaUiT4BtOVJ87VHeo59IMB6kvE82RQ+mnW6YlqwqwNEjsNA
TjjwWg+SxMTVuBV8PThRIcXWuQMvsMR9uhtkcds9YuIXzcQCxOM5dmB71G/aYcCISdiGh7VMwbz4
h5TJ7hDTcTxVmsDGW9clQkBvqKUvhIduvGN4PQfeZGd7kXmPCk0RcWM9oSB1Qo07amzrQfkW1fum
/SI3zW7wqzihtSNp84YGQHo/jiEAW/HWWJPiubaJmsKlAZULSHoPseS3pgyJT4cill+tLk/CYq3K
Zh2YK8ISMJXQ/ObnT8q/KDg8ntO3C/HZGEbdVjj5Y3r5fUCg5liySkR/R0ZGfVd1sq3f66oLjQwh
x3+56yofV2R3e+JntNiZpbJhENoF1cnp23nmPTWPfZG4G6/R8M/F4LCi1pcU/nWtlMJucpnF58F+
UEi3IqWWA7YyRYZhFfiWTS/4bdgxKFnhM/OGhCNl6HTVbw0Szs7QNCIt5iL3BhstfLdbBftVXlHX
VSgBomXVxMe3MAV+o/n9C1T8CXWK72GTQKKI24IA1dsHgkaHsqg8n/54z4A/syVl80obxbwdenhI
lTbT0QlMCiWWPyLE9Lx2trvj26yH8AeFgFS2jA/gsTZN7bZ0UyfSTcfvmRM6k2psWBQ2AJCKHTCu
vCf7gW0YRzUw6eTbb3npaAfJ1f7YNwb/D9h90M7//MHJ/1HnZP+e3UuZm0GORx4zLReLHBoqAWt5
5ewPgLcsgE848gY0yNYF6N0wx6vIccF7qE9zheuSs0k99oH6mfA35dROxGLo03jzzlEFXONjd9H7
RxW3pBg9ie8Y4wYhf62OXiMDr4Z6oCQx1QsEuH9lp0iYRvWVOM9O3gJmmWEl8N0M71ufkOGZhTnV
J9/F2bFX92RnXNUZ7ER6OaivPHqBBQAGwiT35QhPRzQY91qlUO1+vmDYwuud9pQ25yHHYMTjWC4J
1S8UdrwPwHtJSAFj2Ekej6bl5C/8S0DSdNH4ZFkYaNYNScbyeEZeVuGLMw0mR2Vt0zFPI4Q8cOfd
qNKzA4K2SEj5uzWu3ZMXCuj9gpPLY/zXHvH1rkVfLSFhYGKkRPe77i5dzQEz2p8ETd0Anb313s47
tXBGeh/rCxP+lwBsWOB6Q1QaylTtM4ctiN7qYN+BxVba64wZh7fBz7NsIeHRSei+fRiomGD7Bk/b
HuhWiXVhiAwpz6Ih8fFqq/HOMLmJGZgBS+ZLzX5eujq8rLVeWYKO6au2HSrdQN78b77lmttCAqtX
IxtORea6vy+GrXmifigHEVR41K2NGQEZNGN0eysSPks23NXMTo1BbiDocyAW81vuaDqYf9mx7nOE
ETD6Izl7l82I3CLyEbfK9hlNPPxdtW8gtRl5WXqUf4bJuwF9HauhWZaRyCu1Ubw5pS95wW/9i/o8
7maERY93MfaQ4wxA+R9fpqsRkHqfT1kAx80Taq6u9szM7z9EOOdO5htmyzWE8wek4FtM7DgiSc1u
sBh3vEY6eBKNsTYurAbINThpyjBYclljXyOwy8Lnx718RsLE0HETsnZKWRd+Xbi/79KXAToaq/37
zNplv4La8pnVKffV372kT6BcZjen3xNc7PT26fMPggckfZ4tqkK54IJetnZtuWbU9nLN+AUVmPsY
mEVTsCVU5JHKmL4AWWyN5kbDSQt232pldBTUVxRHdcxuihZJprZkkAT14fJ5iqx+KcN2i/DgspEv
Y4PhFds/xW39YYFXf5pD/1y2XlA45foE98BX3aGsa/03kThNqt0DlRgM75gVIW5Q7z+INdA9Tvt2
WXHkcRoyejLGhj6h9gyEOANbNQQ0oqJ0fpRR26KnrsNwlezQxmPjxGzTqfTT63r8ERg2ju1SWncl
bReuNlY1vWDAz6MrpOtBWgBVuywFUowGloP6txueXEibk393W0nP5krG0uJ29D1KcF2QExaDvABe
i9t9oOum02NNjxXhBmcWajUUFgUHaQyDk0weiw38cTnICwRIALvddgNUjfAMUlkGZrOQJFQDQd3i
/cUcUzZcWLqg3C4vF8Aqz0LU4A4OOo8x4RQrs5End84o3Qxy1GMQsVaI8iBIiqC8f/9vBKoxco1G
8ieEC3gxpmMhsuV4dQqHAbrcksgmTl7aFuwfuxXtTUJsKs+MQOuSnlhDS9KHQLtM/JXO5b1ssaQJ
EUUGPYY7rqqdRZd/Z/OAiApWm7URvCa6phQsV2UCWM5vaX5s+i0UCkYT7XcimmtpwGs5O/tRZ7Fz
E5XHDgW6xAyh5facH8MJ1YqiBIAoS81JRXdN/AZ9YmeVvXMnU37HaiE+1gz99yOMeIOVbeymWDbA
3zGqgTgM3nQia+omMJSNEPa7UzfiUmZ0Qda+M8z58o1y9tzL/9ol5YzqUDDEHR9lpCZlMiNfsnv3
Ykb9i6eLzRZhhxq5ZEzJ4JB2KvgCJaWpAFIVa4B5Y2M+kZDhuIsebAVlpfoadkPdyV5R1hJ6b5s3
/ZSMfxuS4fS78+GXHDMauCNcvFRqYFN6k1c/GlClke/xpQ1VDPBjt6FLm+GSI22epAH9zVbVtill
rWQSAZ8sY8BY3QeO34vMLm6R/mXmwvsD628BY4bVkvNJD2HUBVowvkNG4M3aiMuAlMDA4fHVrhHH
AyqfXeW6vX8+pQkkw4M9OOOjYBxOCfAYVGwEgnqmG7tJNdG/A2+2F7B16wgRNrKQ+mI9i/LnYR4O
IT4SRufYNRDjpo5oPiMwPil3L1FSy5u1yaCkL2PcZzvUiQdWXvAwEyMTamCLqeb5ZsXZwLz+iS4o
XpyeQCEFmRdVAezLbVkO971tN28t/CL31TDiC8/RTC58d9s2C/EvmGVEfOCR+v9OTxLQHDeee9Ps
fyQXYAt34aPyORYRkN/j7j2wF7r4/HgIL7TvBVX8p5eXbvH30gnKgBX+/JPBvpyNrRE1nqy1aUBn
wklRQ5gqJV3rYz8oIY9wXDJFi3iSWtK1kp6zMuU5b1xn9/4biqRW4c4fVZROc9aKnxaBxKWTkr1w
g5PRj9M/jdKjHNkMbddecM5ivAAcZuO0Vm3glGyWn0Z05tvPQQdt//2qcMllqTin1SmdxQIMZAJ7
DacRDnls3EzeGiLcc3HNbvErjSpla5tp1jBEZbDIwjEAZUNPcRFLk3r+IMC7sPM/EBDQRjtDNlRT
xWVWSSU9CPntPAjciDkOnDSb0sO9jdyluD+h88fO2qJ95Bj0huS8B1NAif37l11ursq2w+RsCQGk
fsxG+umzemkuFPR2YRLlDkyIb3XIAgk45p7nSQj78FdDpMYj/GAc2ODZdJTs8B8Ihg5q4MZyhfYB
FpASDs52SpP1xANWSmHRYeynIA1mwwWgyXZ9rr+3F1z/cL4eOCyrvVbS0JcqW/hh8RzdWjNSXKgK
ilphClIEP+T9gwB8Wsg/Pex7k5N/G5tnWs4kj4bOekky9u565BMizlPBSih5NEh200/oYA4PEMWH
mZfTyf4Gx5tKodUkmpygClcdVqNSg2c1LgYp+dIHaHZur2pSHxjCsIb0yRFR6Njh5Jz2YLIAmNpf
ug/hVzyihCrrEqdoUGWwBqeCGycSkEHeYW3th6YtZEEvwaHVAr4gFrjTCl0ICHJ1gYy9i3FSLP4Q
PGwsRROifD/ENqE6dHgqcvjYfkNY/E1WZ4KrHuP3Vb3JOFnUmLhzATm2zUr7Z7VOo1mXInEKGYqu
B/DC6IN9BRJSB4Cs3c75A953Ngfy6Md0LCMbtPgY3XftY/Ak1myvd186ohHcZIrd3BE8RyqxpXKd
jqzjFEuNUOeQERV/fHQ6Q61u1wfSzLJ69MNMHWBPGQiBSIln1Ba/wXKm+toxKLLbjaXKPdoMsCxh
4eSn/ZCT+1vwbsvV8UZrrGJ+Lv8bchvD81ctQSiz7Eyw+zH0iMnrMkvlDVRH6bzyhyPzLBQClXGu
nlPybjhpxUdE0l2psDDTHuO7FrRtkWGFeC58f5pZ03qiBYkSViNM2e7fbeZaEId5D2TyWljO/jza
ihU17qvZUv/3ifiWSfc2sfmCuHTzJ185l0qtn3Y5o0IBJ0P77ugUe8odoVrwhrKsyx27kCB0jHkH
V+q2R69YWOpfEZKzk2D0632rMl9v2jon9b89k8jA9iAdMocdWi9q2JAOHHx0YETJ5u2azEr5pF76
iBy6+GSP1hpeTTBcGR7s9+AeEpGfsGjMxFRkE17VFN44jXQx58oT50hFJNv9jjroR9dFPwuOv+OC
rwJyQwg2N8GUOKp2V6KyjIJaZVzAscbwzzs+mE7Qa7lrNEMJSUJ7LfbcoSYmsA9aYEEwNarHNa2V
hTusxiZNEtyNsuDlFx9pJJM8ldJNnc0UA63sORsfiA1TPK6Rr+jPyW03plfy76qZ0OixxR4IOOwC
GFzT8r0901j4SzFb1Noys1qaEYRoBkBolBox5Ux9x3g/m1gEh4w+tgbz+/fCC5f5I46E8q9U1z80
sFQhQqxLpheNvsbzqwsYEunKUxZOltq9V01c54o8FkOi5GAHwMQUjPzGp+1+pGf/+XSr7I5gBNDD
7OdEuoHPJf5CL7WGrp23ivIwTxhRqTafIuW2EgL3TH0UezNLUy+6vpdTMeqk0Uia5l9zuuKal/ib
NSVQwbTRjruNaWfpk9AUBXmV9Wa7cfGK5nxFiUnGjmEfoshW9ymEGM03V2ERNvJwRczYLnf9+u7v
phd6sbdkTR0upTFoE9EJ/Nwt7GL86fKogixIGBRjdxhs9G6LlfvzQlKJRIRfOA3fWiRHpGr335Yk
6IgcypOy0/DtjMnXwUB8D5zaP93T85POsCLIpLk5Jjc7lukRJpE4Uz9hchrbKl8DMMJ0qXQarkvq
1gZqtX8enPdcjnH9WetvyE9XoPpS/3hDA8Po6C1W7idrRUIYXO6nKdJnS+e5KmYWb0PBxzHzILNl
eCqHtsfHDBZxAxL4sILxIIP+Vyz++mhrd/A+uK88Iw5LA8v+y1umDgsHLkc1nboCU/w6nNxkUkkZ
riBT5w/oO0hwhFPK9bbN/hkJ7r+eYSJWIryn68KmA4qWzgbku+D7Oo4lao+/UpNCBbchjxC5Gq/W
3lwDVd9OnY0Z+fS6+k58kWG6gThpwkHsP6wDmMbjM+8v9Ty+6ZksqQLVc4rfk7iO9nHHDWKMrcCx
HehRlVTfrycQ3iZuO5CDB8p6N1qD/nArGNJOrQNalNecGgfeTJzbEbBVX0hbW2TXNCf4a71gzLe6
lLEIPsUXBBvdgcwDVKrGpNHzmp7uWZSbpiQ68OGsGox9HsdgJrnlI0oMiBGvEK0UtXXKEmGEddHW
nNgJExwJJMatBqIGQTS8MuTGEYrcPXYX+P7JkU/1oYq89qOQUqoKgdS7w3tvLsl/rhYgMqTBQBdK
bEI6jJu5dQp6tU961OCiAepTm7uOp50LgnB2S1UyUoe5rDBY6LserrZ7kfmQTmd0VUIWoVhrxXc+
/5jx4/mgZknwtAm+S2COzf4Hc/ImhIJXp9lsmWLLPQ9gR/MXYgoyYFEvRa/Iz+r8dCBMYAPtr1Wb
qvkCzGRbL4Z3KaCOCHFkep1Yw7l+5oGRuh2NvudVLFF4cxuijyebGCBUFu0jHepUX0AEPdM/u2Ng
sdt6EIU/kSMFMLiacUGNMc7DVsHc8fltNYx47Y0alOx2SREhdXYkH2qR4oL0QADIdEv3lgqdHdaN
py5kUSRyLZYk1323TRCED33rFKWX7iwpM8rWP6rPFV5H6j5rIMMhrW8AY5vN7QoaedWd9MMPplii
JKOhbYUXHTXgBcA6LT7uUo9FRwJLKoQLJkX0fsJVJPqG6caLdTaAbu3wOYN1z+vKI1jN4lGyJBbg
4yeSYTfZWzQyIVk6X7eFxq0rxG+j++/dFM6SQnALq5LWI2InlCavVfJKlEE1sOQe7pA4mZuQ3T/W
C3cl6fy9Q3xC9TA3kjPmRJiQIX6lubAnGd8t97cSwKP0j8gFfZorq4cbaSKX+zOS2kqeizL+gdt0
aIkTvdb8aSHTPMMghcdhzNTYW1ysq7zWEpeP6DuHIM5tXhVnygrwnYKsVYioWXXVQEzKWQ75Dw7U
dPzkrNnyphVxOfI2N7x07l8OkvpK6QlQYCWOwiQxeWQtKBRQGPRmnNDV6l+31n0QXcShdfT3NuUN
1wsLXqwBJ6RT7XN5gXxxah1S11D8YSeooKP2yMzDqq1jdjyYpkw4o7ebp9MoJ5Hjof8gDnDcGHeL
L6TOuzHufQ8ngsosVBi5as4BwQJcXOJ4QAEbXjhEuKJoWfm/HJoW4qUXHYSGthsBGymyzd1T4ehd
C/FoyGs0AkuP2yIwi/gN0H+L2a+k7CsTYuHoAztJBWZgbQxyt711OcxHn0+ZJj0qFYsYmrz1szS0
aFddikvRJGdgW7cNham5melgFucnS3SbYJW5w2CTSSg4mlHR3ovG3r8nBzEb+nB/BxwH9aqQDige
bW6M8eK83l7s5wbh/GqLNkPXOxKQ9Pwl95VBUbRiXpVBqBKbLrvlzRdBz5ouxMpc5FguB847fTsu
9zBOOjlWqR5Za3GjXIG/TX6EtSK7Z9kpsqHN9CXtirL6UkbXjt0FPRqq0D+256PevVtokH1Fe2rs
vPfPVo9nbYjWquOv6gZwgD3ODVhxZUeShjdQva4ahOTpaJdINFu49kiPXkMO3JxfzF8EC2TWVAPE
J3cmY33b/c3f03oPtKEQV/l+CazcskQ3AfaA62sk4L7FVC2XbxHOVZXLhfmBzikYuF2QvqlfV2P4
rzvz21KNFgAM8JKAh5kyybv/+qVYwnLGFvUrsxwBQqiWYdmNzvliEh/rqOl9tNABQaGBUwtwnisq
iW6OXMg+xhdBaBA/immWqtdEE0hsztpEZppVyG+m1afHxXz9o+wJ6OHZjZ6cUVb6HLALdFNt/4+j
TGOUoekD+yOdlTPouVWqxt6sVIG2bJC2EILzsOpqkcntPx+Psz5uJyYDsGTlqukmyFNoAzjnpGte
Tvie1PpAZsFw0EalaXUWEb+zWsQBp9TepxHZ7WGzggnnGqHCNsUeybEw0BTZlPecYKdj+oMik85F
z7zNXSHPQvkVUZLNpdPnQfCtK6KwUZ2hOARBBLmAuaeeSW/MVkoAL4vWOSeOQyhDo20cgoUBfw7V
MysZztgfwXnxaViXKkk5n7xgxFbIRmKQu0AR0uRowktEw7/wTB76H57YRFanKoCqISsarxKgicf1
/9TmYmiRIS4xPIWEGhqiif1ZW2C9dYlebScCUCCLRi6qX5HPm0FtExY86XMPrVT4vM8SOoY0t1yP
dqC+N9fsc/7c2Z5NRCxyQRVrgPofB8SgTFTcBOVeEfjIELjFwrlCc5vVjvLYhn4RZZlQabFUgOs+
k7CR1kDo9uZ/n46gfxx3aDrS2/9MIsIQv0YuUpoghc33TrK2Df/MeMcMTd2ha47gfHYiORIbLvEN
/2pdf7zx7znXlc0q2syXGeKxv+MB9HCVydFtWN3Z718NTos6fhZTFt4FPgqpYpe5gIiyieXbhBoR
7qJAwr3EiZcyHPQoGhIE1FNgddiNQV6cHLSFncnVWBs+rAx+9m8G6RYy/dFNemqBp610czUwB7Ww
L9F0f+CW3m5ii9OtGHIDVhv96Ng/EjhXfFuS1HKvbylefFfL2gmPKjU0JAZtcx50FazMmwWyhcz9
QcEAPZxEyFZDRj3/4ReQFvvTD2Hyq9Wp0n/ocLAH4rbCkRdeEeOX1ymLCAwKV/biVyFMfiVrCpHL
9HuHSyy6SSvLfAdgcEjGJ7v6FCoeQapgW1i37IeblhbpagBv0vossxqcFSMBTn5WkVVhCxkbTfYb
34Jk+eZRe7MIF9Ut4oUEec6HC9XMYokwjNlCzvhIyjRXXJwQ62Zf4cIlS2usJTX1KPqvcs2G+w5f
PVsT1srbTl44835fGCsbveIR8c+QIrhVAjrfxwg6HR2duTtKn2I3NzSXou0PySNJbaBpTLN3nQF+
6O9haJfymlLWXtIgCkPKsggQY8ewEnJ44oWhN6je+iz11WW/4DN2+R82QbUU0XH8Wt7pgu/nVu1d
ak7lnTrWPX4X+dAdHm274UM885Y+N2QZRhkc1JO8z2TPI9O/zP9wPClBEowIvqp3egP4813F0nfQ
CtY1vfFYpqo3nr2X7urTwcy6yOQBrVZCASgdqvttclwbbwIr5GxXqDSN2yMP8uo8c4T2ZUjhZ3/z
5/Wja7xD8MFyO6/pZX+gwMBhi0m4R0EYF6WQNL8EVNGXNmmwiVpFzIJA/BeXzBV8r89OZWmKhDtY
6YqXzTnUyyVSg8+cB4brT+iUkawv6q8UOuL6zrU5Sygy9cHtdzFgCLjV5OxIiPxZfq7XH76UDxng
FIpAuQwUTwl2d0eWtWhksERGI/op2zBBK4CpRzax32gtg3AHIcGd2rC+WebJFOcKLm+uBmMI90Xz
h6U8pMKyjhe0Gy7xRnnvgj+ZA+7ovDpgE9j/s2QOJFAA4YFqunwiUkszPDveBmQ1nMyV3HVl6lSI
M/OvZekWTX6nAL+Oy2sVkPXcc5C66F36cnR68O3wKqvhpUuMcEVtRvboZFZN8XGvkkkKS8BD++MJ
Kuk3JI3XY0UIU0e//FoqxG0i3nEGC8KkyYeTZvIBbCwzglJ5JNhhnTUk/fo1ltfKuRFRTPyIKSwg
kSZ6wvYbl4/tkcVaPnMcfykpmoiTS5+SfsDttpkWR635IAqWz65TDw8jTfWiqkqNvdXccQb6jqSN
CYiF6MyjxiIdgQcvR+kui0Ig28orLvWVwTZG/z73AjP8iIXXRcAxOgIskhD/gWSibVIxxppJ+k79
lZrRv02UqdXVK1dUzRhrqSY4a0851YsIqw0HBdkXURGZHAi1qDLojJ5p3y2n4cWqRBSymCNbWW5C
/XtSAWoukgFvhmrhJcbEkvOAXNCe6KY5Km7McQFp5drlwmWlj0HEF1WzyDjnS3H3wsUsVi5Im1KF
SNZ0j6cjLhfGZdu6pDzymmkVAiS6BeWyJHFAmvcX7oc7+DSRv/r6l2IctssxR9GPV24qugxO19l2
ai2wIfji4bqgGv9Wr0dNysIgapO/wilVs7V3E05PC8QTzWkrWC+pmjMALNQH3OlYDtNKLJFNgO+c
X8ZNKMlUNFVkxrU4nByBCVwNC5+cqhyA8OG5GVRBo3pr4iQd4DDg/XrLGBUPBtXQ4HrEwwIcVKVn
rR/dICA0tGc/zVgTtVtQ5wB2CiYruopmKJcI7/nfevfS83RUKEZuU+RlIRzubLCUH5cREcIJ1csZ
TmUcNcRk3dNtZ7RGdTvyZYYtE8v8YHeIBwnBwsyN2PKQkAQ6p8urW93J2ZIvtODDMDkG8+pK6g93
vFxgqeLOZ0FDWZQqS0Fe4Ut/rNDrS4mbCwFg43orT9oMDgA84Bwypm+msyiScrpKjB9I58bFEbF5
haL91g5bokmOFQANoaCFE8Wm2cfPVtUF7+4v5+j9OPtCZkHjLuYWVP7PInAE/pKgyiVQU3B30oaV
iPEyIkgPpfcItELW2DSTARKZXrIlz/Wz0j4QI6xtHJiH7F8lFTQ/x0Y4utLRNz+ZAt2RKqNUBYPy
F68idezJL5PtU/nweZ1atCguGNSrqrLkc9B5TAZDxe5XS9NN78qcPaluvFhjCfbMjPdCdzgRlxDb
0itQsaSQ+oEOMHXbNkjTtO6rFL7BX2PgYoUswSXPHP/pE/NCw+gSdFyQ4tFTSWdHHmqg8fU66+4/
NIvg0zeW9QB6CLPz6zuHk8DHnXRiRhKbLoEfyZs1E2tqUGeef8Nn0d7NMFcXWOFmDaMJsmY1ihP0
P4nL9woTx3Z+aBPix3w/VGbrN2AdM7xmMAaI7kfK6kBzYm+45QGreiOkBSRR7xp3OMt1RpY+2Z1n
ri816fZGShRoYhxUqW46ui1ZbRxg/ZVS+ecdFq8wcHQ2Mx7JvH1M0lFZ7NQphUSRdZwZkIMQnPM0
uwNa2ADi/vtH49mMfNaPm/Iw5ZeGIkXIq5g7JQ4RnC0XR8lUwNA57l5JTldCLRdTj/YAP/GXHSEF
tkwhCFiUev8++c2u2cwB86myE6QfGcvkiG0FnUEzdvP6mIdSCOKfky2EDJiHNhXEhcXsdjsrUuzB
XmUInXENpzy9urg/UtNm9eLIsIsFg7eGk8yWtw5qrm7sQNGrGa3RL/FccCFgiLsfF1PVChvTjaiO
5RRHcYyAUaWt0fjfDiMbKV46Swjiny7riTPyO8G1hH+Hc6W03YjExBGNhXFWacMCse5F7K7vaujq
NuC2+NPaSqGmdRTJyNzm1VkX1KuNoE+1hxr+sqQNIEHCXDexTK9mHR3RoH7Bn8dVh7sSSpOkeTKB
s/lQFNUTPdc2KCSKy5A0vtHugk2iDYJ1848xoQ/V7U0lnffPkrmfzRmRAacY9G2gSjadJ+Nr0Kjb
ZPd7xJFV12DB5XJN5BBsqh9iNwVBlrf0y8nPQPZyeN7IJJ93drfRtAuWHs/Sso2bGRUjqn62xHYn
2VetNWlrEvZDHesUXQO0Wrutp3KQoU1fk+NJ6zkUAIXqhkEXMn4TDIgLsFYUMZm0FFe2TnO6L55U
wzIYx4y0lmy6g9BCwtzXZGeIdOVKGMoDfEeTh0vTPxB9pTEc+f4mZGQAqYzjj6av1LPOaBYtWJrq
pq0uY71HT7dA64u9rqHqFraq80XRCK7iROObEPXvS7XNS0DOqdZfI49HET5BEV3VLDX5Zv3INGqG
d1Z8H7Ggm1wNRZEjpTdFvLm8yi++rF3gNELvnYp5Zpn00kLQlE110+NNjUvz/LR3x2hEl3efPt6w
Z5yD5H+cllBZ0CD5cUOfQGSSB1lJ4sUIWWWuYXuOlx7GqjIU7DshoXH1K/DIse9Tlgximphvzu4h
pf72p4uuQ/kPuiTU4lTrxBu3/6foV1dN1oarjXDkSuMdLgPr1nbgUDIxEJm7DJaqEGW9gtmIuyTy
sZWMeYoVB7AaPPp47RMVcrUlHE4mnd0w/0gVOX4FMU9VXLZRlNjXo902v6MDgYdlj3ncQAk7Ahdm
mpqRdFRE9OP9DVMhTfzEd+NGsDSXn5+bZbA5dvOhw/kyTMMpO4qZl7bq1un2jkIzWxE+xpN00HPL
G/O/LYeFFxvN7ZQWFT8AqJaWp32aDmLF0u8aly8os5kyaqq2bbIwKg6/Fo3Cj/n6MF+wQcyn7W0e
nUc65T/Nj6ETMoCzbeAFci0LYe89QWDPFv+o4lmLaVpGeBnbNnR8O88C+l+qM6HMD2uHxUCvkBNc
J6xNbPg47JHeVR44Z7KyewmuWzKFOh184UbLAvxM3LDmAQm+QeDXirQpGXNu82icnjDzWSiupMq1
zScx3Q4ijQVXRQDoZWWoKfjO4K+cWy3J+LjZREntNX4iBWxxB//mmaknXXScCfMSLjLFMCiNTcoZ
7G+N8fLoGUdmd1vlj60QymbO/klpDQAQ+Wg36EMMOpmLFMEg4VSQxXtJWwv0DjTNswX7cqKvTQLj
zfhEln/HV1ojp/NMxLuz791F7DsE+ZsPsV5lNAS3c0ep6ZERAAeoGscpsi++Xm6Ma+6XB+Sif+Bh
lgIFL1de258P3OX8Ll0WprEU+jvnNJioJ6XZOmzstZHsxNf6nKl0tN7sgx7B20PfhtwkfFdlEWYg
dh5tjm3IIzcEb6F7HJeLjF/VUMUBO8U33Iv9AfGXxw9wQc2d7iPX1lovUJMI6qO5zlwiyMpzvYLC
vZ8XSkF/Jrd509JtTshpS35hSA1G/1jTf2469/LFsXvV44FfpPc4fXf0IXtuxMavocGyetM0ggwW
kvFU2ESDaqAVDBKIuBtRTJ0lGE8p72xCrjnWNxDXzi3UMSHsACI0CYe0qRXLqY9zwZWW9zCfmqHU
L0zvV0B8uIulk4L2Xri7z//McoVipLTupBndtUjXcI/Jtpo6Lyf7ZCSkodLlOynsXNjoHL6ayVd7
4bivEL2b+HTUCPgStM0iEAIiBuMvBMauGwb3OVc5H7rOGFjTVpjunfMp07D1XxhDiESnTFhPtvph
Xzln18oC06epjnTzznSbs5GIglm3JiWLyuQoPW/135nZbsunQl59W++4UbK+SHOrOQYstt7A4Wzq
gzqsguBGLrpqdjYdLQp9FwOmQ5AFgGmcBNMIDAmyL/mTXzaY4KrveNBgCYGvB01Qf1SP3LYytDIM
6X3r1whFs/+t8VwS2QIETBbOaeMvLWAjigEimm6LvieP8ZAkA7vDSGuVV3li9O/QTX7F03JSElhI
UESroydTQmeMsqEhs16EircAcB42Z8h45VEgd9HHTuqKHvT6JU1UJoX71tczKaw/Ep+0WANRGIZ+
bM3F4NssetMtHsI6sRjHnyRlJ0BUu77c+1u+XogBelNWxJL9VhfgpZch9xIDH3//1E0RRoB+FwRf
94DiFkgo5X6VbIVlJogsswzu7eK1lLBXpf4OEfW7M2qCjHa4rlx9gpWH+8mmSZM801gFE3+DBAyx
VV6cixImmI3/xjNqlxm6qbbtrhFen7Cn5F39hVAlKMVWBJ2qp4hIg61FOCe0WIVUsawHW2CNa0vs
nAVpYllI56sJPX1NUlweh0RCc2QJed1SZM21N8ta4e8vQASAIx4CjVyXseJt59Vu2RVRUD7npBRE
AfeEJeyeQzIw/Kz4NknNh/K7MfI/ofD5dQ7gMp2XmOYOKfHi1dlKyKQx2QWcY5H01W0HOMOP3cMI
Z7l17ES3KzfD/RsBmXK8IUEBNFlMynX/eV4NBobawbV2Mxamaid6KYSBpEHuToPOJoHF15GFh6Sm
HDUa8LfBQ4sb0b1lLvD/dGfWU6HJh462WOjKiMeOVhwz6oI8RMDlWG8jNa4yn8RlDQlMcux7yeDr
TANGqCC+IClh4J53n/rp4Xb0PX7B1Y5l8TJwkslGCQbrz6BNy1uTbFxU1HqmNy9JHo80WnFtSMRH
fnFSVZZmbxvy+5W5tZoTjDk+hhFhOHHJCNxWKw2UEWtLGAutsU/aM60CZCNVfvTFstkhNv5da/SW
j9++WNB8i5s1VJQHS5aIYNheJapv5A6SzDFvN+oxXMy+zOHHquJqZ/Dns1sp+lQzjk3WoUfk6WzG
PIQgeD8GC83jE6jl26d+YmCCcd5y+RZv6Gbp3e2npXxHqQ/roTLg6Uw6hI6zBNOctBD7QE196RNb
ZvMDx9WmyI+++4KPyiR5+gAuEnq2MdeKzJh190nmeGmn44THLJT5RLx6R5aLtA0TVIq8LBJsJSI9
mp5Yjdn/r6rf09gtt/AVsiPv9tVEi8Yl/EigpqOnCaf9jEVxW44gVXKnIWq82g7M37PyvccMHpch
rZ6r78Dig214YMKJC5fIFQBAHQ+FP7vb3Pea5jB6kpxGW0qrFqOwnQz28o+HjUtpw1/pDMJhke1R
XCKQjN/y8EV3U99jGUJi83FNXap4A7NNMkwnX6/dQ6GioUEEB1XQI0ik4ZEoxqK5dS/lU2S0C8OC
8wWjBVBCuWZLAviKBo250I5W28eoHvvqmmMTO6Fu4fHDNXBl0+dV1yIx3uqJHw7oZzvgOYpNw+9/
GutMnIPEJ6PT7XXqRT8rBx3G0Ge4SHMQaQZn82TxG05b2C20jpuojlxMyLL6032aXXN7E77rsNQe
U/Sp1hwXk4/XYgNMywA95rHpkwJAjpmPfUB03dbL31TUknl5tgSICH0tkCVymQA6oH4p95WE6Tv/
iDjzD5/oKtUdkBliwP/xB1ENqqYwgWf1lFcRM11+W4HdJS3kwPjxvxluQ8GmRd8h6QqPLNs+pvC6
HvN7SKPPgBty21NI6S6iTjqcpVQRZdZCbyfFX028pZYK/3Ta01Z/n/koN2EWSVZYyLeZbXh16nTD
NVwyqXUPQb3hJv7R4gFItgRf+J68qySzgppjTQw2Fs8WMIwdlZEJtWSjRKSdAIIIdTQpVc2HdHha
Aysu2OXyQzoyoBUtEVdhHIYGxkzPolmilQl2zDCv0waYNLIiopgo1ea6Hc8cGI+qKx/8vRRc9tg8
J6KNzJSk2DHr5EKQV+0ZwUA4viKL7e3434uXKCQnr9l4zizMb2/dK72KMqEbAUpJJ2HvWI7XGi5p
9hHhPmBpWSoBNcpNIawXLIjD6fkqCDZNNBbreuOGkYQxKumndWUdH9+Yn3Y7HLDYkoFx+Vs4tSxo
wz6Jn9nzbkLAh/1bD0R51lz7y5bbs1QyosbCcSKwg7KaJzJ18Rf6kOhhrbMpeHRp29LDK91UUMnb
4Zi7rQE8kKdNASg6DuaENE9MeTelrYhe6NKuJ4lj2sSXd6ub14EiDLeTDdaySe003slb44gaBHIl
An/zYRMv09WYgj4VbSdtXySUnyjM4fm1Am9Al35VPIxQO231qUbc5lT/iznkZn/MMpsjrA5fOK8k
ucjDrZ5KNy64LfRiXgSbAd4aUTLM3XUo7EVmS5ugL4QvFnf9cvvVWHw4rInFmJkHxTuiaFnBFCTZ
N7Dog/DlaAK201U2HvdZWS+XZd31vIq+08dzyapFSB8LjMLWz7OtZ5E3BJLXCAcLotxlWmZr9lc2
uS4rHx4TAMeisMELIcMLl3cboSimwU6a9HYe/bgdJsLYXJCTkk3LKitbo5xk7JvnQwPKt47j10/r
bkJ7kEOC3MgMKTcgBXCS17Az8RFkuW/QAKs+VEYV44dhvKUp/M6rKDk+LRq9toadLc3CkrcBI+Da
xyIEslLmKU/A1b1qYZfJG7CoKPnfWJZCz3jwfeQnKD4pu3So97HlQac5WkFR7X9BDqNR+Zwws6yQ
6UIIKR+NKDsa8aAKHTxwdBXqH8mH/z8e96qxwtTIvTu08nuMp4G7c3XK2D/2ECQKlOFhlBiHszRy
5YkDz6NvpGy1FK3EbSKzSAnEbHce5Z7ZkXFmMmSgnCbfND5VS+IXG1gOQay49brCJq64UONLr8qt
NY+SllJZjQV6ohmnPwpOdfB+5rpg/6yJkgm6XE7uNtMwQ1NcvvS5nkpB/bdlU+wEGPI4uO8KntFD
0QH/34HY+rkTYo0j9/VLn9UXKHM4UPbe0KHssq5E2NBQgN/KnreSpxXF9xiV0/5voFP5+VxPj0N+
3Dc/2+WIESpiT1Ukrmb+e3Zm/7W056I2E5+qel11orkk3Q3KTDv0qOcgxY1NQFS/uktjRNflvZ1m
oV5qaB7/f41I7QLQpFNHjV0l1gPxhr9p3Sl1xLIVJjRLakoYMAqHEFdCeFdjpyAsU9MNvy5sVxBi
safziHqRCf7djF7HUzWD79/Gok7bKaRgNqtfwrw8aae6fvXPpnA2pGEsR3fDfNNsrbK2Uskwhysc
GmTOxKfwKzROfxnZmY0yMSi/b3/r34gRnATV8RrztnXKxJlwjqUXrxcuWh3q/QKGtPtUCWZD9BBo
6/CdojDaHpJ2vgLT813GwrcGdlG5pZb7FGgt+mST8eFmN9Tit4Eq1n8olvX2gpXjOoU5K5RHoh5U
upXTK06dToG0f0S8Tl7InpfiUerXHgbOtJazIWyA4xcz8lLZX+G9MR0OezXg0iF1QfjzjSHoV+fx
h+6/rvBPfDGpOPlRWsT6R0VSfYRYgwfq3qgM9oMzNxMS11dcIcHmujjE72U7584k4NooLaytPT48
D/CNxkCRRMVdmVnPwe1P2kQgJui+lCal0QXdRizlJOX8CKM89obcmLqFKpwl7AJZWcgULcMpgAwz
rnUL8sb0R4E+9DMKlg+XOtjpwsP5XVIQYmuOJasmY/lKm8f07wlqIBpFsMuiJbXu8BZq/hbfXoR1
gv4WTVandvzmwiUeEeVCWJPn41pQycTPDUTT13FXOTjKzl2OseFHV8wB3gzxi/q4qb/jmFSpoRQs
4BY4XS86Bc3UyxOl7dPXp7xP8XovRVr2hGSNQsrVYpebKsGnQJ/6z3eBgIK++idqMPsfq213DfyM
MwnneS7h1wRIJvmuf2FIFZHLGZKXfUn7/Vi/UrOPDbAIhK2WYXcM1lfPgqJ88eHMPCoxNLJ73h1G
FPyt6G8HXSIJ/5Gpw52++ynjQQ+dEPSpPJYJfLb31lsfIn0O3xofF7+13shuEExpsWc/Z7SlsL+N
HWKWrOxvyL/BwQVlTFB54l4c5QYa6S5FGP2WSHHqeae8sx25QKbd96eH7FtZ4t7uijOVgpouDhTN
695YtWcQ+ALUUBNuS2aL9hP/hnqGwyfd9MtPUDUM5IhrzH7cyXKlF7p9bVt0Hc6z/5btEFE0dy+Y
2hZFJwpAEttHVYPwv4F0zHFsXlfmidmHbeUTPdCsm9r+yhTJzAp9qwcCg1dXbbZZjQ5F8MFeshOP
uK8xiagQvYr8Qdw+qvXgqaOFDHdXF+i8RExgefnlHnXuvCLeU1tDXCskvrAo8AvHf2HWVrBxI1qA
dFVH7tLOt/aH1KszBASTTLnZS7sZ3uOa/lsPnDB2lDxhs3i+TPkGV+sWnv9L01MM+4qB76QjEREH
G9/qWnqDiX7lfuhZPCby1qIetk9b757awdKgYGnSrIc3/5wl17+y+P+o8Ks4wrGszc0S73wV1V1+
qDUGVgDz5oZI4dCsCjy35M3K4NuH0pUbym/SR4CRDQjijZWUJQi9S3U/gTQolx48pVDlNxG7SYjN
aumJIVGz+XANz0xQsA1Nm/jHt2ylp59pFS6GzlGenReY0WbXn4sNyhdV3VLrcFyK1KHsPD+C+cyZ
/x91iLxvaFBAJiXKkG+DSb4ygonY8A+LtOnIym1dMy+teoVdwBKt/YRGcnXj2gmAZHiYdwON9Hll
8LDu5Sg3MS2sdLUJGRdX88z2TbH8rBPzln/BrRd1LWnnNt+hMQV8KBzahL9kAGgqSBoVUQKhZoYI
gBhB/QqQHlwc6lbCM2V+uqJShMLPBrGwQ4X6BU7WWTbtj/Q0IRERfMg8q7gaHylS5BfmwcEjAykH
rDMM7hXUWut9c35t08fV0YX/dtyQ/PBqbcSelM7gDnJpwluX9Vd7vOpK7s2IIQfrK7IApPoOhVez
L84xe+RcxjGtdXs7ybjEU9+iZLGUkvZkrwIONCEDOezqTlm/bWcs9Q3/o1oyRPq0VrK4IfCQMDjb
ZorLhVQpP5S2SdezC/mIuu20Qc/IVxfj312SheR92aSKupErpkez8VM3qsL2kaxkYVD0GQDgTqwG
C5EkRYdceSht94FdXvDkeiRD2Q13BQLEENi08/d2I62lssbZAv9dhe3lXCg7SgD61wMSmJ89RQFf
mYI5YvgYEDFs088BwIAo4Zwp06OxQwYxcb1Ka9BWrm7B+O0a65maqCKK0/4MY76YXynIV3zgZ6eK
LZ453YdrM2WPop4A5ec6/7rphwTNMUpDbIwmoMEJHVDiGPFBrjBkGRWpa8b9PHYMUOqZOYPlUhCx
Um8JVSVnqxnJqHVxpEU5F+5sF0A0RWWSo+psQfVgYtvyD8gsPEkJjoVzCmd+0KSlrSOKkG8KJXQF
Zj01sF51Ab3F4ugvcDgotIcEbl6Pg3XmSN8ZLKA3VoetWzYQNBcbM3pm5X3WXCzL1lld9lLqLxG5
0wSBmDNFqR4GT3dum8q2yGuhWMK0VO14pHQ/oB/9OcH5u+L9Nqe2Ajv9BypVnqQKYdITh/ntvRWw
YTt2I8jYUopR091GV/Wnsqfl8+ggMVcIJcnaFRYNRbKwq2htSFyerfO6RQGMezVQ8s3XI5McRskH
BHB2swyUa27+pKAWOffE8CYbMCfi8RwCviIUVUbgv/6dXjuoTUM+sHmBsPbbbxr7klACVm4MJ59L
XSFJjIU5HWFanIirxQFw9ccXxblfsvtejqYC9Yadkb+Dn+WAgBfzgyhRX+XWdwonTRVOtqDbUx2P
lV/KZNINOlaozcfUjvhylegqST/8t+nnQKzmaEQW567P7eZyTK/4DBo+NIjuHtjOhch358c0OiQB
SMgNCqqxhqjwh/MEN42UrrxLsu2CbaVQWJ5TIYXFojPFiP2OZ5aqj8afbGmyg53hP7dGUDaYGo4U
i51XE7xthJAxqWN5hpDhR/AWls4SAcN+owv406k8IFkSfA0H1e8RpBVWZpLNR4Vr1aOFVzgkTWKN
9SNJOG1dC805pRTEnAQfd5mQ6SYYqjMbql/yQM7z10QQo42CEglI2wEbSSaTwA6VYtU0bvY80bBQ
NdTTPxDEdEPCTQxOhHl9L7wXl7UKzHaBMdMXP42YVjUGUH3p1KclRjA8GD+ec4UA7Rm93rfC8+Va
ymRXAuXTnA9X62IAYbJsPGCqbgYxR9BKG3peeyjJ75ymdAUITK0voK2XcpGRJFR+ejwpb0Dal2EX
6HQgvHXPchxPSxSOej8F/mwQzRdM8OTrEbBP6H3XsR1MaQgg+N3rXG+egSm63RiVnGZ7xFNrRrxp
C/+5bFvPToGbHRvEnWn1+OkScWQUrhwEmnrxFNxGRzTz2fnpJBZQIwpA+xZFAKNsPXUh2oMYp/ae
QuvW8gq59ILuPhfPMnU1XSTJscajSg/Pp5yiuMgEvJAAAaWS2HqrVWQD1jvjPdnlN/yzdJsRjzs/
qLcSVCb8ADVUrrZafSIiwW4dBnUG2MgqIeVUe3Ot93WoMhogm+pdXF5nOSzodnHfzbRIymXByUDJ
2HirNZQJgbIz2/BWMXMK+tg8H0e7ghsf9rgg1dzZt9yIELcODWbDm4Wq+yX4T2HTTRrParbWadco
khUaJ5RpAOEGvHPj/arVfColFOT4XNdHBJRxOZWjcxZlL24y9emia6UsLzc5Z2JjqbvZcL7LGqH5
5OvVikPpcRZPrr4CM4XlBi7EpOUQBowCL5EHVU2jyK1niWnLagHLJlZ6v9Rfg5RLObm3TkYLUFR/
+eFFnJG8w85lRmXTynUnZGVFOyzpmtkRGL5krXUnx1O7D6woO9LcHX+3jeZlPnjTWE1yyNGqnlnl
74BV48jchVuzpNMxt597kJvx3qezIdvT0UH/2iqaGT6sSafMsIMuEMHOBXuq8Zf186cAJFMILmHb
+eRREEbzmV7oUi0PDnzJAznON/9GZZR3stDcWCAsS1Gcvd+74UHsXI10HnF3hnrtzII9s6N7qdE9
xw6kF5vZ6Cdxk5ajP7NoPVGtV2/sEtqYRnq8rfNFqe1aT8x8Enk0iB/HHYvuQB/zR+CdpXvQfYmG
dDhtfOOOo6IpI3xODnH00/xuliUqAiN74aQTL1sRFMKvD2anFvs3bETuqwRkZA8uj1u6siJPjper
4ubekO/HwOO3SdEATsXUC1FQne3M3KVTaE8ZKZ/N29zWZqP/tUg1bBl9mX/NghhKOu8HJqEP8k+c
/UdVBG7ZnH5CgNzvwAsilYFGH7iwKCqhcVUKqE5bXfv6yT5pokVNTGXNb2plpAdveAOstGvJQsR8
p7eTJuPgVbv9XXdabKNUdiwk5RAOzWSUEIBVFotlEz8kZcinn6/Fyu6U9n8im4qqboyl/3jVaEhA
Zot2zTSLKMOPQ9awqt2l5+jgVggOdGxycXNKmZXiHCFLrFbpyQFwY9AZnxV5aEZFnZ3nEAAx2eFs
RfaqJkAixTFe0xACSgk9pLYqV4MUCIKb7wtd2Le2dWCaiUuuE1KhK9NAJq16nR/jKH6tBsJWqiZr
9Ub9tcFfpqX3wxPkHv2IOzB/LBGom49Y5Nidf3Wakj39Sy06msTdnSLRAdVRT9jQhcH+gOGTk6K3
jIVozS5rn5U96hf17LvU+X+RVN1CGW/CCVD2z3bJ3c7MGM7fvs7cS4vwnuBL8gewcHddJo733GMu
DdZ8olFg/fhIHz50WaXozmBmKssWSr1g6drFXto8PwUFoTBTbdzC3P3IBkzy0clrxXvdw/8h8nHB
HGX+xZHUB8m4mLbLPfRcjZyp7z+yfcKHZY5ty6D1VsnGzpH1j7mlRz46ZQ1L1NfAVSBmTzU/LbCt
KzD8Pzs7jTunOgt+w0kqGBmZLouO8FCi6/XnX86f+nxn5kKhuJF8CdMbj+fQzEO7QLVBaobdg3l9
4xTt7s7KP/Q9E7jxdpOjBmAL34htWQmFAuMDE+0X/9vXl4OHi26CrWgWbr8szW69ZjuLjMpAtiqq
hncBNDL7mt+9oF2Va7BIqMDUeZfdbF0IVRX2Ov0eGlEq/u+AV7rstI2QGmvwfQvQrql/KIMVP0Wb
za5Eq9nEmFU/8jbnUqvwDdire5fqsR43r2PRVxm1UmpeUe19/JsXFE0phB7+8BW8jaXJtpJZ1Wxr
wi9NhqK+hD54DLZy95vi1eiBkh5rGWHuR4kA8rgDxgSqcAS39e0Gp45KZ05nrAYNjXhRvAiyKS8t
eIX9yhHV4phRYl1ebstQ29o+UqZa3omDAjyLJY4FX9ZXoqopQoxkj8PyCxbxTHUtIolJC3S9hZUX
nQyq3mVh5ECTxkIPx10IltM5sUR7gP+LA+ZV+XXWjJRD+1s3INVL21U4eYT/LV+AAaBm2WBy+k7c
6H8E+vz26WJUB3kWDtO2coR9Au61OZEEmqqdsJs7UCW/j28Ytx3maEAUY1m960p9U9tWRI5JkJLR
sHu7rZIZFbmVtRmahhdZYRIzy0KrvVLqdtS2g5v+qNHpbzetCUOmaZy0NhQtj+/23z9koNYzl8Jq
1xX1y7jqSCw91Ea+15PGk8KkLhGLon16VoBQtqXXWYjBK7eFfcbhOUIMLoSmE/5HXraJ48JjjhBn
+esJbzqa5+jqhEfrfDeyL4jgVVbnBV1B8Y8umQswXGL54neG6vqk2ORLUCVgYfJKFQx8U7OLhgVW
46DB+EEq/g/ErZd+5CLRhQGMsTHYtrSwpuqlJoZ3yel5Y9kge30DbySpYNv1lFhAwvE11dIFk2hl
GOSxsEs/NZIOtJmrV5KxhuHOEunXJbbbs+ljg4IS4SKI98rowjQdOa3rXatxDfouNI7V1E55f9gF
m1Vy0r2QIFyxSzElOf0qgMjxVrOKCvY7LxL3Fj4veohGeyPRi0QI+63u6e9wIa0r8TTEaDjhMvNC
MIRyBD6PMHB22i2WfJe/NZIDfsAKeqvCQbPhZz3WzVZ49zrBSkAdyk3Eunu8qdVHVbzm4ANeFgNI
xYEFhgZLFGfSf7sMcxUsKU/rV5cYsCPT/+iNhivf75nw3tTSHsJvWxCy+ekiXT6pQwalWEbZhr33
SCwsmTBEKMkCHlo8bS+Jd/VEPjAVTl6mH8qTtNqMTBsY+SftTOPtvw0uHqhzBTs+SQ8YYV8yzhnQ
Ii2AhwwLRWFBEnLyHdEKb9V5MY+7z23K4GtQ9Nkeeyz8OFlM2LNmGdh8chhpCoqrIO+zRMNkNwTg
zNBRfxjyuuGF3xNFqxTPM+I7iiQsHm53c783LTPFS14gUQkTF3wgP5MqSbD+t3hJSCxSpV0LVleO
lQv8xAKMVVb6VJNKxWmT5JTPr5nKVsrAN/itziwJIKzHs2Hlan+UUWuaunKHRnVDyPjIBmIVLzXl
p43mbaOCXeysdHwx+ORk1kA4xwLmybwsiq3zcoaJWjXH2QqJVYwFqIISEOMjyJSJUe053Uq1rkq9
WxnWNObvcWnCmM80ZIvQR4Z4JYpKLZf2LaTQSu6ilJzJrogKz/2tPu9GRaBLEFCHY3Hs8umtth4A
x0wZjZ6P42Td8klS2OQwKbppHKtJtmUdkH2Wuex0beWa2XbqufR9ci360xH8dOwPOjtl2NTqnGEX
GuLWTrDSfIx64K4Qc2KRmYqu/rUXOYbNxOUbZQGibnMoCyHQyhKatjMDwIMJMgyhQDPdOSnEXQvx
n5wIudnJjltFwDIOXf9Ef6YQYL8IfaVYbyeSrNIOUSYyD2ByPEMa8bdZfvuTrxyR04aEdehdGloM
GkteCUAZNfd1GxMz1vvDTyZbkboUN7mSI467StOX1NFhsImG6JN1J038/QYmilp5uOmQ8JQjfT7O
JNdqAZg2CcRWYfVwPAnGfz5tlcc17dOZKeyUrvOFL+g17kUPZqVOHAGXnJQ9hrfFjVgjXUs23TR9
TALRKVAFNNDeAelI/spMvtP8RspJL92uEmc8w86Imuya8OT7HmYzPMT/GlJlH+/jR7jtrSzzWRng
I1gcRR06d/rjWVVOIDWHuYjmPPDOEtWSL29g6iav4qsZrBv9yrR3g/W1ekMkTi2BErKy8CAVatMX
vy3N71I1ySW5/jViw6XU2zI8bnXAvt8IpQZWDRU89cSYLWTcNFgGKatr+Omuc3C8IBYb3OS/P13i
e2VK6qZH/19stmvl5F1z+fiY1YtgJnAs+1eXHQBTQB+n+qYv9+1SfR8kUJlPXe2KH15e9BwlNHLD
1/704WKwaMCo5E7l/5WQwSpAoWzgMXSfYbZc8F0q1rlnwGn5VNlqQyKUULJR0wh0TGCD0e9oB/jf
tH6iQFN6TChpPeaFu6kmHrsF8G9PdCcxoC2JQ3APHcOZrEvvTIax9cqZH5J9X8zUdbrXAdLUgax2
8e6/36GHh8IgoyFG0hg+rzYVfptP/e7bzXAG1vIShDwYeb3WL5dgUKfnEK1udAEm6B4dGP0Otinw
xE1ieGgD/BjFRlp+Tgan7MIQjauMUGG4ZKs27c7N5enZNIrK4q/J69wv/R5WwihuUcMNpqyF2bEk
4AZZtXR91JYxyyMUWZlRD40rZGYc8cy8Ck9wR52V8mwGru51t1lAzUNruxefPGophhY+U8973gWS
p+aZfN6gAK3LpE6j7qIXT8aTD35LqI/ocZlip/zEcrD/2Zhlh6Q6Ih2UlGtMTxBNxseQlyaM4mMY
PBeyW1pxFTw1onSnGJ+IpgLt+ugqHwyALoHyuNsHnlzz0psaQB/UDTK/ejhBmim4sQ4hLyZNNJps
blP0FGUw4K9wGEJb9chvIRviopZoT0Jqd3UJOd3O86+vGdNpYxsFnrSSidJxMDEwbmLuIALHsNTp
YM4EKX5u7VHoBzI5IXvCDlphKNo1UTEuBLtyElE+92ADXqP00hFf/j703yK3IBwrjRFY3Kcn4V+L
6YldtzzuAlUqyg363E5wWgL9tifwy1EDuyvP0Pye5Xwixs3SNZhgJ/Ob//CqdkV5UarvgvHFFUr5
S71KJ0SGfMSX7r9ahYq/zZapL2ZSJXtFCDnLkh/pZBsbOhHy4gxm+Vp8oM2yD/8DFb1zRb16fqd0
1ExC0TcSAfHrwnD8X6WCwRquqpUIsFZ2Jr3LGYxL37TMgs/WP+d3kCu/BGk+6q1QEGTbS1YPUTZU
wCch0PcGXl/neNRKd7sJx/8k4mvi2pW3jCNPHODHWJ1Tkn8rM9HpU8O2NikUfLg5iI052JOKuPrK
75iKzg8rI8OLruYUD/dGJrcOzWU+2NAQjM4U/COkSlMrMdG70+NknRcfyLE3yghEwBbbPY/CcWsn
pFZbLAHFEUUplimzyC3ADpD+BpbxirYF1XsNkVHF+fnYCzFXEjrBx4PtNtl2Q3zMzc4PROE3I//p
+bKxuoD5Ltqd81jtrIPJ7Wmya0j+wQoCZQfpdv8mosh/OCUX+UPBJzJdqd5CgrEopuK6MeFr5fgc
droWYyk3I3tPtOjlk6Jbh54Mc7wiyHEwbvRjPrj0Pc8XKBrCbsjS1Dc47yVv0bq30XJKSscr44ZX
vdunWrK9/0upc+8Bv1zSr8umo7mZp+ZeZ+tH4WyJ95EutHku49Yy8hJ2y27+5Vguo1GSWzn09gfP
szmkWw/Sd65+J+CZM4Pr/nWbokzms7eRAvpp93YYJyG0fvDhdVmfosIRlu4kgn74k9GA9uHK/Ojy
xsvohIc1NtmpX0rhl3wRFgR26V1wmyFQeQt6v12yTkUXr/aS7Ut4EFunCKqc5z8Cte4b5Qse7KK6
+7KoPG1cIpoNGkCCpM01whEIsNbb8n/rwR5Ens2inJGoPfwz3BWl8fAnVh6h1+TZga9BUCiMKf8b
L+8eUHLlsMtxheQh4snA+iMhh4VKniueRZ4BQMCQxtSy1HLCr1l1QJOpdP5ol8R3bPqZ7grwAczc
qsCXvGluu5YyQDFxp0YlsA55ZVoWEXZsMPkdi4ATOTQOjlj2XJ0CLtWRaGclMNwz33NB7HpzPdWW
EtyoNByyQg57t7NkxRc1NeuDYagWKvmnJevvrkm0TZa/sVj9ENxn1zlannJiLS7hPxwty8SJtChh
kOOdEyVumeQJvZvU5FSsimf8n7T+R8nkqesfdfF8Q1ZxTSW+Jcx5l+jZiiuBGdLeOxx6KFiSbMns
QIyk1NNN+SzUCpg/aVSwD8KMRLZqdj8eAgAec3pflkm1YsjHGyikrE8R6Tn4LidN5WvosjZnqoyj
409f8RaoxS2ZEK2/4Li7y1+2toBtIAW2vvyfimXRxVaciWC7z6a9FMZAfv/cmLAKQEmzu/wixkcZ
IPki60W9598sVLButEqljgyts94vLwMjn6814f2wi0bCKbD2spuh+2IsrYhN3VWFNcFagKor8ZrY
oQNSOvtisC2k6TFvGbe01c8jj/a2gqcX379aC4QhJS4jiF/z4TX3ksRL6y2iwy0CWcUHtVHThqzH
kR+B+bMm0P+14oh9F/ala0drZI5Wo+Y2hmO1zGCtay3utm/9ikscucV4tHYVPPpegb9u2pSRWOp9
Eicgt9Bg9RXulI57eo9wNx8pBMuOAsUHBG/cDgiGBZaPAIIkbUoBGXVEBUYEUwjuwtlsjzwyY9U6
CCu8K4YBkUdbN0yulAHhjpxByWb04XQRaJu4SkUNlMtQr+AU8Wz+KMBp/MhcmS7XOeZxRAdRCya7
FcJtt7rZaWpYWl77lxirSpz1y6Ff8Rno73qsMSm3ysQ0d3u7A1GF4+FhcUOWCz0QUyR96+ktQM7t
VMj7wwDrof8DKRKqdcCvQ0qXMEuVPcIfE0fpIWiCfNbPUhgFUs5KIngaPkk76fmuZGrK5mIMYfh3
puSjMmXJNhkISdvK65M/Ap5Z3SS/Fdbvudz5Xg1u68Or86JUL1MwtZhyyD15qPcdLE7y8NJ1Be6y
zMi5/n7sc17wXcqP/V/olsMXKFUrXvK7OshMSvMqT49BQZwrmOd0TIVW44G+u47aJdpGSxuSM8gj
sqQ6CN3sTuQyWeyuEEpWQ0mgRiqXLMADxS18nkZxJbaK+jXLvFgjceIDIYstztF+zHMnKKAGrPUZ
Puj+FT7v6YS3Jjc+4DJNCXTCV1+TgLQYgPfjeFvtw3thGWLc1gZl0YlEcDdg8hbkmRju/C77v39m
7WdMZLGoM0LR53BbkwDcqY/oqGbrRHC3UjjGLkss8jfdZJqJRi/6WOgJRD1c/VoynJ+Vvj4FVttl
zVMoQSp379xkYmEy/AJb/nW5+SeRDgc0UmBYs5h1jU7Ezc2LcuzkahN2jZh0d7o43lZ77m4BTdJz
YJ8S1acZEVB+Xcz+J+nV6Rg5AhzvTUFV2n68iiVMbFdAT9OEFUbPOd7hy/TlZGpqnpd292I74Be5
muUMBiSe9eZ3MPgC71Cj68K9pEhAq/mNwSnDKHuG3ncEqxC2vYX4gkB9sWw86yEUtxTd5unwj8JB
E0T3rR+T/s1fMEp2DULSyg87Bplk1bxvX2FWSso1PRRHm8C2odZEyY5D+juyTz+LPP0Val/Gq86q
I6hss+Ma5eiyqeTneQIBmr+fXun8jlrOQviFTbHAJot5z47klR60cGINLlXjRSlYeyDTKFfgK4dO
P3U1dB1X2wbcJA97DX3Kai9ol2jVvIdSO23YRKboNjXx7J/LiF3mz3xAe6Teq230Y2Ppe5iU9unJ
nSsUnknIL5T4kKbk8QKxmZvcHJe13D/ukcl+3Hx0IU3V8VICjkIoLcSW2zhDjmveq8wy7sEv5w7a
+DM554IjxzZqGAU3BRrQS3Ty76VTSBqB8V+rtRD4Ysg1lHtyjekHH/hYRVOzINnSK7bcAQv/4yqs
G1q13F6z+nFS3uHh59Tg5hjKIWmraRCFBHKkucAUChE6OkHIUzFQZgbwmALSF2knQT98Rdlr7QE9
OYvc7ljzshfSSOVL/4Nt0aDIvf7BX0XrPU5zoV4l74PX+bQdIPG7XVefPJ30gCPkQ+XRwJKQE/mV
HGXNizEeJCvQIA0ztwvfvpmpmxZr7+nj/nmLHClR0Cql05C/49u3Ts89o4yG0GBjruWDgyRc7PvQ
RUQJLIKEY8udplUZyXM7i0EbWhLLXUNimR+Gq381DtTBPlxigdBbsxFXwok+0BwYkgBgNQaiCFED
0LpCsubUeQWnHdpyLoKFYBLNo8B7k8Ee0QBY+k0RSWJFTIUOdsptQSH4kOUf4KD9tgnwMl4U7V05
khXzVi3AZ+jqnGrT/Wjb8u+Qtet3oGHoc5m8NbCrH/+PdcvIu2qHRYTqyO02/aBt8pCC64RIu/DN
ZtiPb3lIRumSfuOZgMWecY9TOfwqBipJom/l7wUIdL8vKdPSmZVSdk0fBgbu8IrcAAxiQCQtMXFm
ZPczZWj6/Dondtx3cLITapNEGjiwtItYEOZ403ivYFB/erxy0Jgemk6g0MNIkJOYIqw00R9gIAhO
BNl31PCnLQKvztEAKm7mQvNU0p0tZG7juMhWbYB10Y+Rk02uY3o7WcwbHlRGX1fhpPCgBy4rSFKu
niWKf3l1Hv+NHPPO5dntHPegpbYSsOGj5j9YosS0NugVnNYfbQZ6+mbFnsi5AVXqe/nMAE/RzX6o
50GAljB+BfeZedpcspsmfv1ZmsM0neuh6WqeoNoqC1Fai/5NSGuh7x0V/4fVNY9LuEt/5FiSU+MP
+yFu3a5s6yBtSXVI2Omz4ZLK17NSEKFs4Kc94JKGkmjaBopGzXfePLRETk67f9uvAUGBPEgY3hAk
3g6ukiLV1FttbBOjgNzvY+iZvr/J+9dfGqXJJSM1DalEEifQwc4pFmf5s2g8E2DTUL7Cz+KUdeEW
wyBU6hVvkDNjvDXRdG++xzXGV8GCWKnvWuYcEmThv/Q9s5kq5iOd0pGCUjMk1wK0o4ZidHmrxDRq
iw7ocz6/pSXqGflCVTkE935YbqeZphqejHLfMcdN2Ut4QEjg5U863OT1ub1hsg9GeAluhWp1YuBf
xNPFIBueMaWiALHJah7jwcgQUl5L1S9tn4BqL1xXYjMZ285+Sme7cowU/OsiTGmnJIhiRYvxrBPR
zUuGtlUSDdimBVkTrkvsLS7Xhgl5M/dZQzZFTKkFp1YC95iELI0ek+ansnjwkWqrwYIZR+uHqxpF
mIGpSNAxe7euQbppdQ+yWEjol3o6lSafJc+oJqglNhppbMnQYy0/QZX9OFWH1iufExirxjwaLUHY
7CN+VQDVyPGS26JXkF7m6Furm2eT+Gzh3VbNrpQWBamF9Ve8nDov6H4FUsmyuLXKNgr+cxDnHD6i
OfIAm/x2zA2Fqv03H+JUcdzUIC+tYkjYIv2b6PcaCERlrfcS3VsQv1uiQ1tT3/EF9q+3eXqKppJ7
ndC3vqxTn4D04/0N3Ml5kl8BP+d8hqsll9YSC3PBm8zFrEXTZhiXSM0ltg6wdkjOvqiQfHrBNwRk
Q2z0XXKe0nHqxOBE0XFnmTpvlDRdFho2XpO92XBtxb0TAqtS1G3q1bJLXCbfnEZ08iOeTTQE/4XV
YWj3ErWLHf31Gx2ZcLOcvhWHzOb6l4hNFqqJhuwHAcjBISWMBq+tD3F9CsIRd0DJF/thOsIV7WYx
feY3lOBJAMKVaN2BsUIsW3nIUDT9mJ17qAcmbQWscMlmmOMhSKkZKJj0JD0wfyNbx971L2bCSLOx
4/sLWwAT3PqQk8Io/zSit5yy9r8lYm/QIySEiji2fbsZYLNXC2fKU1bsvjvUOArA/0N0UeBJlYYb
rQfn0ijeuzuy11suV2Wol1Nyaui5XirpNPrm6HHHOnH8+QHWKzrt3qojAVUDKmvYcOYZlJRUqhml
O4ooqBNOLTq4qasLIqaLJKTJ+FCbZPidImFtAgZg7L5rhUdsXERVCNUrBP3oj+0bSiDs2UdIFRXV
+VanGzxMh+OdEDIux7Ce6nLKqWLNGkZAdGU30ZeAl/4Ih/XIUagxyHTuhwWesMm8Dy3Azx/V+oIM
feWYC9XzcYox7EYXN84r7U5yYrvQgza6moq9Ild1I7m+F+kAIzaUPUARpIXQ/F0410G2Nv+SFQQo
Mr3+E1VXXaQJeSPwO8K6FslBMGXi7P9WmS6dThlgFsLaW985F0WNNLpcZG9ID3KIXEM3VHcLeo6C
7hd4GPODZsCfm6I3ztLCG8J+S7CvCwABIzIruTae0iGDMyEx/KI8e86isL0X169bB37MKthGXx14
nuStJZitvVQXBKxcSlqYTEZ/6XXXP2epHTXhOJywRTZ+deTEjIVsjWOQOVepFrytRwmFrkdRsZuC
0WwFNVZh8VHq6ox9a6d9EOTdqmfQX6t/YlaWe6OM0Qc2NyeImTCFzf11CPgZgv4T50MiaNB+K47a
VQLi8DGYlU7Ap3MIJpOG1Ts9ABkxbM2msTzo+rpA/4x+elXBF90pyOMv1qjOHp9pJN6ReSATyS+K
Z1J+bSanaK1omdV2B584321aSyxUL0BnYYItR5J0R9vqRpnQyzhqz+RGpZ/zfYKBmsZgFl3BQF4g
M1n/1WaXmGmVSOpPfemKttCc/pXXPqu1ND6yksWr8afTgC9AySrqb7ooBHNU40KI3wNkPd2EaCxI
NrZhlAPR/+hHk7TNDqNEmmW0E4sZSMaVZkLGlEGKWeQE4mt6vAd8wWlBVRYA3PC7gbcka+8K5k2F
C4q7VEt3jmRYvLVBDk4YNW+apgSil2DcCGIWvhPVeKGxRLGrbJmoxbHuA9ExfsbisMMrwzgcCoar
hCLNzKyuJ6hsgmZw0PZB7+a7HYQHGdymTXSlRlHgFNhV+RVpEEcI/AxlNvILlbXErAc88Q6CsB0t
wWWbOyhl1Hmtoj9daxvVFAZkuZeQMWY7/85Vl9zzv90Xv5WdhONqP+IlMTqTEIsEM45ZuKtQL14Z
Z+dpgiogN2KrRlkfYmqvYeaYDel+x2cQAzE5h30xb/ulZW8JE1BR3fhSmEH7bn5VJXxbroqBmGVQ
iJAFu2BdubJiSbqVP42ALb75J6yk5FH/tJ/TzLozoIFR0lhWYu+oh7iWiZkkmqlgtKDf4aDTASz7
mdwbuz4aN+3tJ9Hbv7b7yLqGgQjsT09nPh26BReTtV6HTqIiwyloEsB7J2CptJ3qyKSCofFpwzuc
r2w07U5FFKmK3sIu7Ym7tnrSUpVnQFiE5coTFeXMo0teFm4hXPQeZZONK9n6YzhlW5yWIJxha0W9
TnBI7ifZAKbG/etbcZup0wEbm4OMkkOJ7060n8RpT4GutsMfORDsFOHRB1rmZi0S8Ox/VERDbjLP
JyHYkjATWIuG/XkV90yq5ylKpIWANYv2M3I/vDCBWJ63SItnw7Gkyvw6yHzBH53a+Tgx84X6j+df
l/uR3gkM6EincJXU8if7sWB1zIar7Fc6mC3CdhAI8+/uwtTx8rlqdMptpFauQJ7ham8CqYpv1AIu
S0u0sgyPHgaye3xer6JyE5OHpzu6DAzrdBSF5PnemxqZyrsTxDcaFKSwMPUP9IIsxT4i0YSZlMh+
ebnVYkJCQXU47tqsJ9DpuYodKfAB3lVQv0j0jXE+To5f7htCHsY8VQaaEz50Qvag54K4OGZRRjJB
xUCgvC3f3iq1ltVdA6IElAWkr6tQikT8thLd5JtJT7RzGQ53OeH1r8FcTa77ovHlnMoVN1CEwi5q
3U7muZxH6Z/err03pFkdGulNAFAIBuUhXPu/iHl5y7VKLGwAq+NtugTkLxhpQNUjA5KOtuebNXHw
TIcSOuLif9Y7xo+VrpzOHjHi8DsS8+NJ5J8NQqUt4DqfrCVpxZyPBjDyClfMvcTa2PqZBs2qysRk
HSds0rrD6Zqurrgl6JG9VVXz6lMa7A++OtpsT0c9GK5iWNmhE+ARPbxVuHqaC52KcDvUJIJkjDZC
XFL/MAeQdmBtZ69UKzsVWLMEKvo6H8beTpKjR2Y9kkpFFG+VxhBpGHdtrU+JpgKQWNgSK/5qV/uj
gCTJXd8T6v84EWwHT16VL9OtdzMqjkwQA9ddWE6gIsHaFNO++EwX0x7fC+xB0rCyqVOsqrhGw7ym
ujkDGdqLLmeW/EjPRzOYe3XNjEwlWt3Aq9rsZl0ZE7EEdY76z0MVRove+ZDp5MVUHz/zIe3xIRDa
nyr3QKhNS40ZlYxSEatEz+WGWhNVEBtR9IkNWWvUrgNc37nlt0Xwea6pDRqdq4isuYfnscieO6K5
44QgB2OYEO6JUp5XvLhRjhk+kSAazWTwjLgDGNonakJT42j9CzNGLnntUTYk9cg0Ho8g7BALZm5s
g7nJixDFKGSnC8yFbHpTSXWUzqHm/rNuL1S7Ta7WvugQY49VVUt6xVG68uEIXv7XFJPqKYI5pFE+
s5Qldy7heBlugIL0Ewpp4dpcpauXz1BiKLIDOr6b6GrZb1BJY5TNGASvfhN32j5bmgp8rKaXviKl
SGKEg4t6vgQsQqnvJYlyz2lmF8b+CL6V9curkLFJKxsh6jC9CHyp1YCRo8Gbn5XWpt3oB6mM+cft
fFrPDOCNBH2PSSsjwVBIxEavsTJb9QKFapKIKTy9onucc2GTYNC3ZJdvTajLPsXCcVXgmQJgenDL
GjbvEGT2sMJZ24P6eem+sKXkaybW0wQEqB1uDPMAqoAhY8ZYQHlYRK8Ab3+3E2O60ULFVOTLWMJk
Nng/cg37gXVj5Pv24Zcqu0+Umgnu1XV3L7BT8Pupiwp7fq7T8zO7egpMUcBY+A7bYjVROj2MtMfY
KVLOuRBLKhO7fuAikJ+lrM3ptXrYQpDAJx5qWfJKlD9afp226PgoGJcn609yRUYU7m+qdUEym01i
4A90YxWFcWMmETMOULkhtJIeWbY+py9rfk7VV3V7fyycvBgEyADrgEejZeV+HBmigWughVesekC1
7JWfRa2eszj5hW7PgML8kpJv0TsRPZ+lMjrBgXHHYm+3HRGMEUfhORsOzfaPaFNljBwxobLZq0ok
9HeZyzqNArMsTOMDwXcb4MYWDtY0vIEDUHD3/kdL+FLV1UZQDs5Lzr/wCVVKldmFKTwOqh7W+wAF
1tqaCWgDbJvDXCPmYWOTlucrO+ToNKRsYr/26kWYQjDY+M5emeyuufgUWrUGHXK6br4nnptNjkKI
o3gO+iuzt1FLv+oQq3BLq9d/NdRTgEhagUQYGiHs5/UxSvy+exSkPf9K4AG4jrThI0aa0tbR6geU
FmH15XzXtvNXXBf0pgk/w/wJ8e5wtVCx+y2kxlqsBuI79DI+GLHXZVEcW0RB/2+DasVf4WyWK+U9
eLg0aGhS+BxS99Ss4y8rWm0/saaO54BtTajPV9aExRFMDbYCBpzwfL0HGFL2wBjRzVwNSPeVBxAl
TAqjPnPxiZbBqUOPpW7z22MPGUcRvWFN54cuI/9NzialFQUrxPIQ1SxmrLrhv9fx4fJBTE9H8nY6
fJtoPO5rDfto0HbZJMFz8HW0h6E54uWwHU0HQaobfF7CbMzahn5YaZbsEQJDoZEdCS4YLeRMpxOt
9ryuqukzQR+MlPhmrh5WivL3UnA/pwc1jKlzGqGtVuqzVWY8yC0jw+StfvosGkl4m66jIP0ucrKH
+tJsZdAdo+RFdzvrIhzrSvsGkGratrhqIJBVnDWHGsHktMG65P6RfetrH6l1Z1qZRjCLo8TVQMao
ACEZMEfAggk1uBYRRA91FHNiNrHqtR6q6cPRkOUTU34rv81qb5Y6Veuq+FiTA7Lx8Rhx5Fb499hd
BwiJXtxylYVk8Xpfjg+uVir9oOEdidYq5PwCoQ76UiG0yIBlXPEN5HgV8wHHu5PEXy83YPUwi6OT
5U1Tpgb/Me94zAWaMjNSvvcP4oFFiUHDw7EMZnAwQJMkA/I81jIOeWffxIiEimi9T8v3mS2NFuze
ZvrOrHOjHe0s1hsXONcYMzj1ysdY2GbJKSeCANOi26ZcmHgSR6C3shUsbEZUMNBYE0YXrXHCqvb2
RG9dI1DBIJQBYsfZur67s/GaUq5Vjl+lUbj0MbkGkb/PIRYzU6w4S5gXtEDiezNJ0ubVk8VM8Jf+
caaYYmBb6ZUpFHRtlzSH3cA7UcoXTo7MXPL7w7DuGpjiyvhksdQtYR/+Oq6OFGJ4lRbFrjiM1AAi
dWCBFT4OAOCmUEZspKdzcDAVkG8ris2n6/iZ+99Ff3A+YmBS1RN51E0F7Cltdf8946J3xL3MJoho
f1VwEY4bGMWp/UujFyqsqR2VFvfXpeXKZ6w7ucfemV4B0YDOz2kYJ4Dz2LWQpJmmEmqbbxn5LZ7i
jC/BFklX1SyLQkCT850ja1dZguVW0p2+CaY/PlqPmbmFYJOOUV/kY2Xz42cMXYuQJtHhk7ZVhGbq
AUDN5zrqOc5taXPzIv71ES7V0kIDszzInnbHVIZST0xcM6Ia5wSLPTaONmb/NhOWFC0MYB7FNB+o
jYoGZ7SmmD3FW8i22o2r5zo4sRQ+MXNBnqTnRJd+YBWY53lyfXbBv9P4GaALeE0Ix/mcKTEo+fTr
hJQjJcq6B4CaqgNGzbtwHevNxNB+eVThCsu3Mhkze4gJ1oRwGcrBaCzcxBa/ZR8yGsXCxLb7BYi4
6Jc/omS+CGD/VFEOtWbXIw+bhe7jpFIAvE9SET+XCrOgO9pvstH3j4QswmTqbDACAiWf7Cb38XJH
wLvOD+Hs/mKq0y6ZlFE21qRf/et8OX9GFFkUxPMQbKkkZ0AIQ7leE4kiMdIJWG6VzlBGLcT9JLeM
z55mTEWGxDIWicffAYpVTTEiEnPdJvp9qM72ZxHFf8/KhcVjfMrFSRnuPXwYb5LC7uLaqlzu0eJI
UB/5jmyPDLATs1FMPnPhwjhunhb5tnTtuRh1/7d+1Lfxo9sZnPPWm0CGfdCWO5vZWEq/tlqgiVqb
rLdUzITS6P84+kbQZEJX1cnG5Vx7CqkM6SlaOvxF9NXI8ncB7wafSDpDAi9uHRiQdRLr5oT5u+ah
rySnCpaCkyvqUNeHtQRacp9xiqB50Dt2fltBG4oVW32d7hH4JNBPN16+T8s1xspI+0RU8T8rBZp2
XMbEP/K7u8aKrgP9afMI11792FnfSbTX/Ta7Zw0LJ8JfqBbq99bSVuZlFvmEkWsQOp0IsATy0u+u
z1HPSXHx0ar8/lDBLViD6d56fTCJfyHjXvboF1+0uY3M9Qb49ogymSm1s+TW5IlERugMaqbyaZhX
xhkEiqrEjHzSGHB/+DDlH9QgF9eAPFq/+Cgn2pMIIDKIqfN2mvQ7/Ro4cAV005aIHaCdVwiTClsc
slSgxOhNYe/k8Ff4nv/NRGVSRDcMozj+IO9pkf2hmzSM60p/GYy5T9TXQM5k55N6V81IG5y724/W
3z7VeCgIVY0AVLlkoAiw8887s26JaIE10oOzcPcHTVNaj7nsF6edm42IQ42ux9CoAenlhloSiIdy
wugN/WwNnZXD8eIRQFfZOYuCo3w7NGdFDivNrqM8tvpZeDw72t/aBaCUWsJdboDT4b1cYY8jRpTE
+HqaS+GPRvFSTBh/s2RlfQ19gX2oD0alQeDs6tqJw0n6OwBpdJIl4Ngkf5dkxFhrpVK6CAsklL3W
MRA3IBxmhOcVeYBQz1QKEEW7uPhdv4TGzuGfARmB22u2JXF4cSOytDU9xKElo8FIFSZUcFDQxVaK
bNGBLMPViHTyw1G5pX4upnJPIWmjhVr8zzbMdke8G2+qVuYTPWXBq9XXaU0UoaSwuZJ20MaYXL+Y
7kGtWKLyheWFsg2tZBSTj9JiG9i4vzKyz4b5gghOouYFTYzWYus/KCF4+VdMrGZBgXk/wEOCUQ8g
6QFaIPvXy3RfQwouKEEJXK5nPmxj6cYASlCF0FlGAC/TxB8w1Zrtio+x5qE/UCpcfFXbn5mi44WJ
S1T3QJIHHWRi6d6WdvIJ63wLCg4wOdF43tjrDEjBqkqPBvqhl+hxpJnyb9XQyi/gpaQbgHj1OlZk
SP7gLjULyIiPyFcY99lr+oLtYMEeQshdyWCjJAuUb1LzdaWqFHwVLtkmcWjp86nnFitT2t9Lmgwv
3GNU2c0Vc1Bpu8ISm11aaYMng2qk6n0oBDzXS4EvrSPs+X3gqKy987nJAAtzvhrrf5Pfa1rN/Dvv
/rPs09m4e4DBLqvgUtdYxoqjNozDnD5BIP0/kI9kIAGJtUCnWrmFtIg3J3JMQB6fUo6XoYR6Qwk1
oFWOn5xnNAffllWARJhDDkH7hZd5KjSKo2XgrUGFpMVUClW4qmGGVnJchcMoGN2LT/nRuGhoJFnc
9g+ldYJrq1b58nuWv+mC4TesGlKvDP08UrkbIC0dDW/wD3SmCeRLJ6os+zy81XHzWxFHtt97mSpw
LN5SvJHCU0dl0aBKaUJJZwk8L4qpmaVmBDrAxTiT/PGCiZcwZNbP+QszgtBVhuQCVmhyTQOXqXHx
udqS7CsiKe9D2K8c5wi+9kA6zHarbqO4JVqurR+pRjwkNygCJbMLJS9VGq27iLGbcRkOAPF6F7UW
8DyPeEzCNsmzRAxUN8yF3E5beNB/dyWy7nKoJhaEStkzgLiWtlbtJxWbPYtN3vWFTSKs0Omh1NYa
24wbwrlZileq03HzSoacHJB67ronro/XyGW/JgnIIPnt8wTrDnLJidkZX1BbdLQLE0bHZ9ijRFz2
iTVGef8QREv/R1TF0GojTE/QFR7Yd1j5kc/kT0iN343Q/EkflFWd5s2O2CJYYlq/nSb+6Q2ilnPY
UZfk+DyffIM2Q+6QoFWX03hJ9PrSRFVOmGqKnRCRllVvo/lnmyVVWzdta6fINbTtfQms+g4rygWz
qhK3b6lwZBKIi9yYtBf8IfmUmeF6T2NS03a8pwJDy6o91+brrfcEJhT8URq57/41h2opjqjHgd9j
gTjZfcGrbvKC5jacegcIjatuO3oaDw2LVGvFzEtLinSOqOnqf6N1D6ZRaeduzTHa7d9pmVESL4il
jSpCBEMFUguYALUx0cQ2FvDVaRBayiwXu81DSe97g5LNAKgD+uh3G/SPfO641DTs/EwAOy2ntTI4
FLaSAwapattckzHbuLu9ZNPw3uK8ihelsezNRPFB0GFH0dqg5yjqVxP4PG5gSKsTpdTDVksdMU0U
dCU47EwNBd6ZZcrNQpEJrhAzQU0ba+dIn/jTZnhCFqcULG/YHDBVwL8nb8kzndiFT0yQWHdCangw
d4WkFCc0l5nx6MlGUzAnBENZEqyLpq6YekgO/h1NA3FhfFGadaOcbfIo+t1cPFOJ9Kfiv/N3y8m2
R3+fdnFoBsqDvXTxWYvpDFjB3rA3qm4wTBor25yrmpgU0c4pDXuWgvk/Eze33ZdlbS3uyX763XDo
JSJA6Ze8c+CayfweXTa4IqCMKtfSxO2BY+a5iKaLP2msXuP6eHNpqdEu7HlQBaaUZLJJ4ElNoyp7
K0eqaEQxEpHLQArgJVbMOnQeLxlvZSNd++3suNrKO54pnwhcf34oI5WZAaUms9kNJIjiuZoL9S5s
yr8LkUvttzxPcYp03MbiqEfw3o4uyTnp70WBZ9S+hO/3k5MP2wccRdDDh49+ZFPe5IW6MIeMlrFg
jNwJTsN3DPhVcML9eafUSo5DYd3JVV+mLApAYFs+6BL06Wds33kU/H9XXxBT7/bvM2pG5AUDA6d8
cyoqmNtpm//QefX/SEFwtcVMEeq8Xe6blgaVdt0T0FNjb9d2CsafjyAhmUJlefwdgKwAzoN51wKB
hmeP7pthD0PpHzruK+n3VoKEPlGJKbBieWlcfLzHHLEKN2Blr/JQ20ey5Hc4BayJ9EsY3JQ45kiW
728Xr1L0bkxoepw1O293i6WSWerhCa3ZVhM8lQgHN4NKgQd+cZWs330/bxoX9pv19UKAuIKyOVZe
VdtapKMkZ3UiLHd7W7S8mywUyoy2ZRcfu2iAhu16zVe4VzTjlZT38fDXl9fRXGvjXU+XD+NDbOSk
l2HkbHu2jWgwG9OjsoLSb949oH04sI6Nj1AAO4pMSQTWEvEv9uskogqCghxTRrRHcbpU2mLbh0Od
plz39XIUMZlJANRxKNEUnEGl3KGFSlanMjRv7+8VAxbbnocGkuloLWdlBsldZ/QcI7HaWfh9daK6
kX6XdGEx3rpG5fbzw3peDyxBQVw1QgpiiqeBqpAwEMboTBcAUoV4PCScc5nZg4SCiBBI0n3q1GNK
jqk3yt2GGCsd/1n14PrOMq6ze0kSd4HiKLuX0aajZ5uv1hbOf8r4gAU5lGdANkT9WofWoLyhY88i
p6HHN7nFK2NjQ4bnrrp52yNU76V5v7Sp+qSRtCEvNFxl2QekIXjV2QRRr+5poPYdN8Xo3Qn44Bnh
UeJMwFlehERTBwHWnyhrljiEp2Ft+K4P/REu8MJs5j2e2rle3yex2I1JQ1B830HzMJ+4BtL1NTMJ
mXYh+EE/8b+eQoUPe7eXZ1ApUieVHDFu5T8hFdH4FEaXRoGuUWoOawUxWBk7atQiJpqU7toNaTiv
7nz7Hl79MuR95Af35EK1zkn8rZV4ZQOTbQrEfIWftvSKavY4yVlOwg4U63tX+16dVooAZZEm3QA7
cdAnM9q1kuk2jRDL27Uijvr3PM+wvk7lyjK1zTP4G9oQHXdI8aphm5GsR3PO8KsFJcsdTlocTDuh
zbGilbIe1Z9aY9nl3tO9bYfpKhRAl5HuESoGTZXn4yL+ta78PmKncPxdTI1ELco02iSl/DU9QYsS
3SAMLIrBnNbIA5+nhQeC9CquUvLgeEnsVau+Xhpxw3tkeq0tWcaSaVRuGjgM8XqEDYoMkhPXYiMf
/IPbzHDg5lfJES2zCY1FJvT5jWzVtOAKrW/RBhVYw5MKie+iI/AFgNJmLlIVg/jyerjSLBrH7S2U
uzIZchddA4UB6Y6c9ZJrWcnQEOsHPpuVXMh71Z6MDGZknNAIz1ZMwsx8S7499KwhxgGxLkDO7uWw
GfHcinuRWhKr+rQpq08Nv3Uz7aif4mRRFlCR1XhgDFeyPi9zp5UpSOVedRUuxar2wBdwImWCSOtG
WM5Q2VmDXpW7apL1RROpfk3pA1+7P4BB3GaFJiZ6ap48lyuNYCtuY07NZ/jOem2HLMTNs3SYAbWQ
o768KXcHn8TY2vsvarR0cTu7rbh50Q5v9Al6c9Okk1nfOkduRySHsszxrnP2NOsrAy8S2pNWfKkx
U5XGdjRcIs1LoI+ArMIvAkskXCmHVW4ERGpQWhstkx/+1yO1uuOY8ix9zLsvpxXtjjkfFh+l6zRw
XQj5vHA4OftBTvuGKeCeHunGgt2HXBxgLNnBkdIJRbqdbkQtGr3qUnYqR06Ht3BGwh58gjDnD5uc
Jtd5lK/v407wTy/xM/dDx8+oJQjg3qMy986mMrPg4M9gexAXxY/zlepUr92unhT2F0By/5VgSfZH
jW/iwyOIHu1yfVeLyDl4zjiosnNxNm4ATI1iySupTPy3D89dwIhS/uXmKawHQVAAObfaBAjfhw64
NXMnTSodCsXy+VNetrP9NYDQMZUU5Te62kErXG2iqTAfDWxeqBYb1Ow7mt8LYPxhbjVPTaink2ua
z1Lht4jPpUVFiqrieYN+pm+JsoEnwozN7kOw5y5qhLhB8XBYeHjPhZ0HqE9Jtq/x9GvoNH6hj4zt
QK/ovYkvJX3Fr3XI8BCjJBbhYLP87CI/TQpyq3K3SXZJSAfbyHBVZiXhPILrk8dWVA49HGYqAJ/g
/Tzp4Xps2Ag4m4p+h6mn4HYo+VBSmXl/2f48GiBCTiOFuG25vVFEabWfc9cQSjSVYIHuQFWMolY+
f1PAoSMw0OozCRJYlUDcG/Mmt7V+z0UxCbPn2fxPb5zEnr39N26eyxUXYlfMrYKerTvSebwVAWEN
EnPjZ7tjGsC39tyYJbO41jq88ee67eO+PGbN2sQxf5nNYLVk5LhYjhDxLNorGKukYp/FRZfyPcEd
gXO5pwZ4z5Uq0RbaRFeXn7HYQeHN0/ooSbd3fM9NweFMKlMvprhz+MRWpst70wfjNX0pMw5CcS71
vno9nMDzi5UDH1a8kwgmJ/SmPIKv3gFer+ywcU0RilbmIzjmdfGsUw7q084UpmBUthTykb1Td0ai
YTvm3F1r93UxphAibucDTWWolSr/l+5sm+NWjyUdECdJ3Cb06fFKM0XoSld4rZrC1fNUnhPM8akO
voKxFTE15gcIW9vHOfQvc3g0O0akEvS6U10xKEYd1WjXFi0ZKMSjGgrRNCsMjifSAKFTkeLD7Sar
XOLMPSQSNxxbQTpE2q/d+dS+HFPwFuVyV9fgOJQphabUrKO6dtArPz78Xr+QTMIzEOxh3UxF1T8/
QnqIgMtsZGOofWbF1OVhHqnk9wgmeldz4P/pktpHX96fwT5+banbaZUYxvmRDhqhN3lYPCz1JjN1
omuZgMbtFptCZN0E3i+fcieGXGpG3vfPl34nXphExLiVzTuqw46IvRWjcmzS7GohLLBZERoyfbmn
d9tFke3UW4X8z/V9heuLcYMOtXQ420pMoUe5JnEF8sFANJjUxulZEcgvehB/81AapN0g7M0vwAn+
owtK7qT8G/L6GHIPpa9v/QBhobPQXxkUxC1KzkHK2TWsZhX/hR+nPcRMnNBWOPk3eGnnaJMAzV/s
tYA63iNLeavhKJrXdo4jsbUaSfm7ssHWXpXP9apfLkWTfBE6AWwRj+XFqZ/3a1tI3KN1qBy7oMZY
gUUx19lFg+HAe19F7P63VWW7QZsaY8nDWa6YcKxxS3UQmYy5CCn7j25dzWZPKhh0SghZDZRXWHF6
i37SiGvbyKHFTv6C04/EN7ga+iFffYRg56Etw66d8Jj/LB+pQpMs5YCnlIdVS+8/3NLMbjAaf3VN
qaY9X0/ZWs8MUu1Q8Rr+w+n2o5ubBb9CSExct4mKFTfEnYdy1J1VqqZl/ZFkgjjt1W+/hHBbLtlg
fPgDuMy1NMD6tqmQJktJCGpw/fTbSF9uLeqfqjulDrTlmo6XQKdTAXpaqy2tzH/u2ChNhbLmytBC
9SEdbRp/phKGs8Y5FAlAW11ZakbQ5OByyMFoIiW4RPC3Z56A5V8ga3IsVTqmDlHSX0wop8tt1Txe
9l1M9mcahR3EKxAQq5R1IfYQeCiSnAJHBjWOYyNgytk05N4KogpJOhqyQhZHxGfGyWpwDAbvyLVu
ReHTBLsY2yUW3/WnqFzvR/peCwc0Pbzlz9FoAZwjIGBlR+ClBAAUQoJxiR8myiAZLV1f/XCf7n5t
9xG7ZUElxNuhdkx4O1Mk6h9VKQbD0bwjgL71TrI0rzLXmhDLEcJbEc+KmEo1+wKN/1rzKchymJyI
CKY1t4JAKYhNHL2V8FlFuJ/UjHHzd6+6jTIXnsGaZFIKZg+2JkymRwxHELPaYlCU6QP46EEw9Qbm
gZD9MplITvfpgOlindjmIKKLhDVExOIv0eZvMIpKMPtbvPno8Ce1ajWB+4vEiwC3Onalih6Ldfp0
tTfxomPJLAMJi0HU55EritpaMBYhTETuMuiZAZjOJVrWf8H2LAevymzifpw7V36k0IUSUoYewTS4
oOUzGOZZXspoFF6K9hOHpeP3wMSsWEgyqNbBHzPAtWu9jyryBrD4JMKcYe+NxbIzXsjhkiUw9xl/
BxJ86MITJ9PPOF2TDwOSIklnm/8sFZ3al74XXn2vosfYd2D3EjgbdbIreL4soUlfBGVtn9FUE//D
Jn6C11Rc5hp9+NQipdevFz5gce+004nIYOzhWbAvDV8+7dwJ0swV2nGER4xycUV67h+M6bVOXnuM
gML/mbw6Erjq5ybDtNtHXqB/kFbxcnPyhEZVK4wV0iHekoB0NAULZVe6dS1OqAKeLfW0RKCleumg
YvLhKZMW1ZJ/021SB6UYNnjdbyv34+iEuaAljA+gySSokNiezkI0xfOj3jz/BaMeLN0Z8fGCC2lc
CPe1wXEOSWmT0Kf/HRqKcfE4to+a/iIkEIyn+mlfUqOU34CjTM2bDAWnSnbPGblX6ru0gpDqIg+j
ANs+DRvNBmNGGfLHGh3kwUWyhZcGPv9eyrdXeNdKckwKjiBzVA13hhQbD8RNY2o/1Ho+QN4RfCpf
bRAWBkB6Jq3Phfjsr5fYuav+mUn9ukFSgfk8jXvLW27quMACty8dNJous7IWYn/b0wBGC1qf2dtR
QHX2EgkiKprCa346se77/BDnwLClEcLe9EFp+SMpvNv1Dw19jaA7fl8F07lhdkIKq5tac6AjmYnX
utj4Z9x7l6R6YSY0YLTmMVYbVcmDsVYhe3r5bxsTllPcYxAln7Bt62e/e/egeRuf6x/f1fQ8ZbsL
wOgEsMztauHV/HtKr5NIiMamot5ZCIYdoHh5hPi/6TPQ4tX1YAy5fw7PTpbb2opFU8W3kv63cYzr
CFArOKlcc9+SEfaChMUyinD48hHiBQiDq/sp9NS6T/dJjJZjE49dnPNdeKk4YJzqArClSojP1dMc
0eYGO2UDVa8C5D8wiYiPJ/YfXankIkSFCgvu1QdXCYNj/RiyrQBqVeGZhqSV3XFjw8kGqz8ZoPMj
5C/VQg0vFKOtkiyb2qYvKrb3gjkNNxkB1HqVyZve5qUnsviFCmSPpmrIFgFIsavmdSiRiqh+DERT
V1gJhDGRVLBTqs3X8ytpsGTLN0YjW8wd0KT6Gk2H5RNBminl/zDIZZ+YN0fH78OIH1Kl3m7z3Puw
+O6vg+tuHdQ4MNX83G2/c7XvCZNRjl+V2YIiCsSmIujxKCKqvFdP1p+oXvWIyzcyylWU2AdJnOfo
pu+E52lcPv9E2m0hkha/1TIcJXvg32/+zaZmONBIcaDL+IrWs0OLVkalJfdrrdsp2qxK7gKkutjX
Rsztm/I/HCCs/oqB/enCtHRo/AArLojMxgg78cqsp4+TSFT51ulniMqR5NkAGwfvtKkTeRsO4Qe1
OgFmaifQf/yK8oEzdypapTyre1SB/jqJsFJh4NWK2sodI0EFEt7CfCww73EW6srZdv7CIsvGclZ8
PWJKQpcFrFIg6v6ZP0ETNT+Z1KqCGWRMa3jqqLYLsSaE9Cyc1x5AzP8LvKuIvcfmfeu5/0vbQKdu
WXppC0+xoxMWtGqH3oTmAWBjQanbGnm//5eKdVkIH65jP9rKqpbha1Y1hvtbsd0WmwOBvb7+2zLU
KwwxPfJQPyYGCc66Nq9EU4zRl71VPppsxgianctGKIpLLmL2EJNd5ALzG5n4Bpyy+4rPxln+MAUh
NuZJDgLri1/ifOcVdbLaAXM09R9gB/XjH9IjYMGlqUWP/4nKCUitpjPfYjpNBapL76SbJHXWP6XT
klKca2wVnBUKTwCKOj0nMHsZd+5KiXQ1m77LVXSzPyuV0R0CVpsdKe7O5+hNHf7/7M1wVxPPQDLm
xptwFl9yACxefLcJ4zc5DURIyaAhG6hXkipqvEBf28mMVt4ml3eNwp9RCqOfTd/KYWf4IHokJyx3
XRbRNGbrWWI5IkZdp0OzrlbWnp6cuApuqB0Akzc/hUtmJaReTGacIM+yKIlEFxz/5aHDdruxV1ef
jE1qTYpF44NIHZrp2lgNiqZolza9PTq8I6NtsVmf/oklZ3RKqusB/P/GWXuAd2hBadf9qB7yXI/x
JVS5/emZU1wz25J1fJs10rLINAKNqjt+5YcoF4MMeKbfxL4G99Ni0q+BobQosNM5B/jQsWZ+aLbI
sWq2rFVl0fKa6G1X8q1uhezbCwGZNrcvmCSPm/cLnMGXBr0/tvhEdmN6ZcX9DfSvr2qsWOHqk7RD
z3INek0pGDZs+Z9uVPMXZsG0e4KcfYssBjTHKxkoKfwVMXv7DhQGTAcYmIWPWibFLjgGQ9k/IwPc
iu8Fz0Lvcl+T5R3c+nfxj0jeQelg7IGlT2Y6nU8HQf8QXTr+ujd5JKlKQqtXpk4uC5I6lb5uezWz
4Rsa+P51aegAxqdiBqbVAwp/f54rbE579GbqMSqWCxDdCq12Y6811ZFKfvgSPP2lgKhUhvMh9u81
AeE3BT74fnxObCP5IvsKqFdiYtti+0SkdZMHVRWekmhOJx0tew==
`pragma protect end_protected
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

endmodule
`endif
