{"variants":[{"paths":["\/documentation\/vhdlparsing\/bitliteral\/equatable-implementations"],"traits":[{"interfaceLanguage":"swift"}]}],"sections":[],"metadata":{"modules":[{"name":"VHDLParsing"}],"roleHeading":"API Collection","title":"Equatable Implementations","role":"collectionGroup"},"hierarchy":{"paths":[["doc:\/\/VHDLParsing\/documentation\/VHDLParsing","doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/BitLiteral"]]},"kind":"article","identifier":{"interfaceLanguage":"swift","url":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/BitLiteral\/Equatable-Implementations"},"schemaVersion":{"major":0,"patch":0,"minor":3},"topicSections":[{"identifiers":["doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/BitLiteral\/!=(_:_:)"],"generated":true,"title":"Operators"}],"references":{"doc://VHDLParsing/documentation/VHDLParsing":{"kind":"symbol","url":"\/documentation\/vhdlparsing","abstract":[],"role":"collection","title":"VHDLParsing","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing","type":"topic"},"doc://VHDLParsing/documentation/VHDLParsing/BitLiteral/!=(_:_:)":{"type":"topic","kind":"symbol","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/BitLiteral\/!=(_:_:)","url":"\/documentation\/vhdlparsing\/bitliteral\/!=(_:_:)","title":"!=(_:_:)","role":"symbol","fragments":[{"text":"static","kind":"keyword"},{"text":" ","kind":"text"},{"text":"func","kind":"keyword"},{"text":" ","kind":"text"},{"text":"!=","kind":"identifier"},{"text":" ","kind":"text"},{"text":"(","kind":"text"},{"text":"Self","kind":"typeIdentifier"},{"text":", ","kind":"text"},{"text":"Self","kind":"typeIdentifier"},{"text":") -> ","kind":"text"},{"text":"Bool","kind":"typeIdentifier","preciseIdentifier":"s:Sb"}],"abstract":[]},"doc://VHDLParsing/documentation/VHDLParsing/BitLiteral":{"url":"\/documentation\/vhdlparsing\/bitliteral","fragments":[{"text":"enum","kind":"keyword"},{"text":" ","kind":"text"},{"text":"BitLiteral","kind":"identifier"}],"type":"topic","title":"BitLiteral","kind":"symbol","navigatorTitle":[{"text":"BitLiteral","kind":"identifier"}],"abstract":[{"type":"text","text":"Type for expressing single-bit bit values in "},{"inlineContent":[{"text":"VHDL","type":"text"}],"type":"emphasis"},{"text":".","type":"text"}],"identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/BitLiteral","role":"symbol"}}}