#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Fri Apr 19 16:48:17 2019
# Process ID: 5328
# Current directory: C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.runs/synth_1
# Command line: vivado.exe -log Instr_Execute.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Instr_Execute.tcl
# Log file: C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.runs/synth_1/Instr_Execute.vds
# Journal file: C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source Instr_Execute.tcl -notrace
Command: synth_design -top Instr_Execute -part xc7a50tcpg236-3
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a50t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a50t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 2848 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 410.621 ; gain = 96.828
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Instr_Execute' [C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.srcs/sources_1/new/Instr_Execute.v:25]
INFO: [Synth 8-6157] synthesizing module 'EX' [C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.srcs/sources_1/new/EX.v:24]
WARNING: [Synth 8-3848] Net write_addr in module/entity EX does not have driver. [C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.srcs/sources_1/new/EX.v:34]
INFO: [Synth 8-6155] done synthesizing module 'EX' (1#1) [C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.srcs/sources_1/new/EX.v:24]
WARNING: [Synth 8-689] width (1) of port connection 'write_addr' does not match port width (5) of module 'EX' [C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.srcs/sources_1/new/Instr_Execute.v:42]
WARNING: [Synth 8-689] width (1) of port connection 'write_data' does not match port width (32) of module 'EX' [C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.srcs/sources_1/new/Instr_Execute.v:42]
INFO: [Synth 8-6157] synthesizing module 'EX_MEM' [C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.srcs/sources_1/new/EX_MEM.v:25]
INFO: [Synth 8-6155] done synthesizing module 'EX_MEM' (2#1) [C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.srcs/sources_1/new/EX_MEM.v:25]
WARNING: [Synth 8-689] width (1) of port connection 'i_write_addr' does not match port width (5) of module 'EX_MEM' [C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.srcs/sources_1/new/Instr_Execute.v:43]
WARNING: [Synth 8-689] width (1) of port connection 'i_write_data' does not match port width (32) of module 'EX_MEM' [C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.srcs/sources_1/new/Instr_Execute.v:43]
INFO: [Synth 8-6155] done synthesizing module 'Instr_Execute' (3#1) [C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.srcs/sources_1/new/Instr_Execute.v:25]
WARNING: [Synth 8-3331] design EX_MEM has unconnected port reset
WARNING: [Synth 8-3331] design EX has unconnected port write_addr[4]
WARNING: [Synth 8-3331] design EX has unconnected port write_addr[3]
WARNING: [Synth 8-3331] design EX has unconnected port write_addr[2]
WARNING: [Synth 8-3331] design EX has unconnected port write_addr[1]
WARNING: [Synth 8-3331] design EX has unconnected port write_addr[0]
WARNING: [Synth 8-3331] design EX has unconnected port reset
WARNING: [Synth 8-3331] design EX has unconnected port write_reg_addr[4]
WARNING: [Synth 8-3331] design EX has unconnected port write_reg_addr[3]
WARNING: [Synth 8-3331] design EX has unconnected port write_reg_addr[2]
WARNING: [Synth 8-3331] design EX has unconnected port write_reg_addr[1]
WARNING: [Synth 8-3331] design EX has unconnected port write_reg_addr[0]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 464.980 ; gain = 151.188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 464.980 ; gain = 151.188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a50tcpg236-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 464.980 ; gain = 151.188
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a50tcpg236-3
INFO: [Synth 8-5546] ROM "re_log0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "write_data0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 464.980 ; gain = 151.188
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module EX 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
Module EX_MEM 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                5 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5544] ROM "EX0/write_data0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "EX0/re_log0" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3917] design Instr_Execute has port o_write_addr[4] driven by constant 0
WARNING: [Synth 8-3917] design Instr_Execute has port o_write_addr[3] driven by constant 0
WARNING: [Synth 8-3917] design Instr_Execute has port o_write_addr[2] driven by constant 0
WARNING: [Synth 8-3917] design Instr_Execute has port o_write_addr[1] driven by constant 0
WARNING: [Synth 8-3917] design Instr_Execute has port o_write_data[31] driven by constant 0
WARNING: [Synth 8-3917] design Instr_Execute has port o_write_data[30] driven by constant 0
WARNING: [Synth 8-3917] design Instr_Execute has port o_write_data[29] driven by constant 0
WARNING: [Synth 8-3917] design Instr_Execute has port o_write_data[28] driven by constant 0
WARNING: [Synth 8-3917] design Instr_Execute has port o_write_data[27] driven by constant 0
WARNING: [Synth 8-3917] design Instr_Execute has port o_write_data[26] driven by constant 0
WARNING: [Synth 8-3917] design Instr_Execute has port o_write_data[25] driven by constant 0
WARNING: [Synth 8-3917] design Instr_Execute has port o_write_data[24] driven by constant 0
WARNING: [Synth 8-3917] design Instr_Execute has port o_write_data[23] driven by constant 0
WARNING: [Synth 8-3917] design Instr_Execute has port o_write_data[22] driven by constant 0
WARNING: [Synth 8-3917] design Instr_Execute has port o_write_data[21] driven by constant 0
WARNING: [Synth 8-3917] design Instr_Execute has port o_write_data[20] driven by constant 0
WARNING: [Synth 8-3917] design Instr_Execute has port o_write_data[19] driven by constant 0
WARNING: [Synth 8-3917] design Instr_Execute has port o_write_data[18] driven by constant 0
WARNING: [Synth 8-3917] design Instr_Execute has port o_write_data[17] driven by constant 0
WARNING: [Synth 8-3917] design Instr_Execute has port o_write_data[16] driven by constant 0
WARNING: [Synth 8-3917] design Instr_Execute has port o_write_data[15] driven by constant 0
WARNING: [Synth 8-3917] design Instr_Execute has port o_write_data[14] driven by constant 0
WARNING: [Synth 8-3917] design Instr_Execute has port o_write_data[13] driven by constant 0
WARNING: [Synth 8-3917] design Instr_Execute has port o_write_data[12] driven by constant 0
WARNING: [Synth 8-3917] design Instr_Execute has port o_write_data[11] driven by constant 0
WARNING: [Synth 8-3917] design Instr_Execute has port o_write_data[10] driven by constant 0
WARNING: [Synth 8-3917] design Instr_Execute has port o_write_data[9] driven by constant 0
WARNING: [Synth 8-3917] design Instr_Execute has port o_write_data[8] driven by constant 0
WARNING: [Synth 8-3917] design Instr_Execute has port o_write_data[7] driven by constant 0
WARNING: [Synth 8-3917] design Instr_Execute has port o_write_data[6] driven by constant 0
WARNING: [Synth 8-3917] design Instr_Execute has port o_write_data[5] driven by constant 0
WARNING: [Synth 8-3917] design Instr_Execute has port o_write_data[4] driven by constant 0
WARNING: [Synth 8-3917] design Instr_Execute has port o_write_data[3] driven by constant 0
WARNING: [Synth 8-3917] design Instr_Execute has port o_write_data[2] driven by constant 0
WARNING: [Synth 8-3917] design Instr_Execute has port o_write_data[1] driven by constant 0
WARNING: [Synth 8-3331] design Instr_Execute has unconnected port reset
WARNING: [Synth 8-3331] design Instr_Execute has unconnected port write_reg_addr[4]
WARNING: [Synth 8-3331] design Instr_Execute has unconnected port write_reg_addr[3]
WARNING: [Synth 8-3331] design Instr_Execute has unconnected port write_reg_addr[2]
WARNING: [Synth 8-3331] design Instr_Execute has unconnected port write_reg_addr[1]
WARNING: [Synth 8-3331] design Instr_Execute has unconnected port write_reg_addr[0]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 603.727 ; gain = 289.934
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 603.727 ; gain = 289.934
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (EX_MEM0/o_write_addr_reg[0]) is unused and will be removed from module Instr_Execute.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 603.727 ; gain = 289.934
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 603.727 ; gain = 289.934
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 603.727 ; gain = 289.934
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 603.727 ; gain = 289.934
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 603.727 ; gain = 289.934
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 603.727 ; gain = 289.934
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 603.727 ; gain = 289.934
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT2 |     2|
|3     |LUT3 |     2|
|4     |LUT5 |     1|
|5     |LUT6 |     1|
|6     |FDRE |     1|
|7     |IBUF |    15|
|8     |OBUF |    38|
+------+-----+------+

Report Instance Areas: 
+------+----------+-------+------+
|      |Instance  |Module |Cells |
+------+----------+-------+------+
|1     |top       |       |    61|
|2     |  EX0     |EX     |     2|
|3     |  EX_MEM0 |EX_MEM |     5|
+------+----------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 603.727 ; gain = 289.934
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 59 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 603.727 ; gain = 289.934
Synthesis Optimization Complete : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 603.727 ; gain = 289.934
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 15 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
19 Infos, 59 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:20 . Memory (MB): peak = 703.066 ; gain = 402.098
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.runs/synth_1/Instr_Execute.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Instr_Execute_utilization_synth.rpt -pb Instr_Execute_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.035 . Memory (MB): peak = 703.066 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri Apr 19 16:48:51 2019...
