{"Source Block": ["hdl/library/intel/avl_adxcvr_octet_swap/avl_adxcvr_octet_swap.v@51:61@HdlStmAssign", "  output [NUM_OF_LANES*32-1:0] out_data,\n  output [3:0] out_sof\n);\n\nassign in_ready = out_ready;\nassign out_valid = in_valid;\n\ngenerate\n  genvar i;\n  genvar j;\n\n"], "Clone Blocks": [["hdl/library/intel/avl_adxcvr_octet_swap/avl_adxcvr_octet_swap.v@50:60", "  input out_ready,\n  output [NUM_OF_LANES*32-1:0] out_data,\n  output [3:0] out_sof\n);\n\nassign in_ready = out_ready;\nassign out_valid = in_valid;\n\ngenerate\n  genvar i;\n  genvar j;\n"]], "Diff Content": {"Delete": [[56, "assign out_valid = in_valid;\n"]], "Add": [[56, "  assign in_ready = out_ready;\n"], [56, "  assign out_valid = in_valid;\n"]]}}