Configuration	Dashboard
STM32CubeMX 	4.2.0
Date	06/05/2014
MCU	STM32F407VGTx



PERIPHERALS	MODES	FUNCTIONS	PINS
ADC1	IN1	ADC1_IN1	PA1
ADC1	IN4	ADC1_IN4	PA4
RCC	Crystal/Ceramic Resonator	RCC_OSC_IN	PH0-OSC_IN
RCC	Crystal/Ceramic Resonator	RCC_OSC_OUT	PH1-OSC_OUT
RCC	Crystal/Ceramic Resonator	RCC_OSC32_IN	PC14-OSC32_IN
RCC	Crystal/Ceramic Resonator	RCC_OSC32_OUT	PC15-OSC32_OUT
SPI1	Full-Duplex Master	SPI1_MISO	PA6
SPI1	Full-Duplex Master	SPI1_MOSI	PA7
SPI1	Full-Duplex Master	SPI1_SCK	PA5
SYS	Serial Wire Debug (SWD)	SYS_JTCK-SWCLK	PA14
SYS	Serial Wire Debug (SWD)	SYS_JTMS-SWDIO	PA13
TIM2	ITR1	TIM2_VS_ClockSourceITR	VP_TIM2_VS_ClockSourceITR
TIM2	Internal Clock	TIM2_VS_ClockSourceINT	VP_TIM2_VS_ClockSourceINT
TIM5	ITR2	TIM5_VS_ClockSourceITR	VP_TIM5_VS_ClockSourceITR
TIM5	Internal Clock	TIM5_VS_ClockSourceINT	VP_TIM5_VS_ClockSourceINT
USART1	Asynchronous	USART1_RX	PA10
USART1	Asynchronous	USART1_TX	PA9
USART3	Asynchronous	USART3_RX	PB11
USART3	Asynchronous	USART3_TX	PD8



Pin Nb	PINs	FUNCTIONs
8	PC14-OSC32_IN	RCC_OSC32_IN
9	PC15-OSC32_OUT	RCC_OSC32_OUT
12	PH0-OSC_IN	RCC_OSC_IN
13	PH1-OSC_OUT	RCC_OSC_OUT
18	PC3*	I2S2_SD
23	PA0-WKUP	GPXTI0
24	PA1	ADCx_IN1
29	PA4	ADCx_IN4
30	PA5	SPI1_SCK
31	PA6	SPI1_MISO
32	PA7	SPI1_MOSI
47	PB10*	I2S2_CK
48	PB11	USART3_RX
55	PD8	USART3_TX
68	PA9	USART1_TX
69	PA10	USART1_RX
72	PA13	SYS_JTMS-SWDIO
76	PA14	SYS_JTCK-SWCLK
98	PE1	GPXTI1



SOFTWARE PROJECT

Project Settings : 
Project Name : Dashboard
Project Folder : D:\02 Dashboard\STM32CubeMX project\Dashboard
Toolchain / IDE : MDK-ARM 4.73
Firmware Package Name and Version : STM32Cube FW_F4 V1.1.0


Code Generation Settings : 
STM32Cube Firmware Library Package : Add necessary library files as reference in the toolchain project configuration file
Generate peripheral initialization as a pair of '.c/.h' files per IP : No
Backup previously generated files when re-generating : No
Delete previously generated files when not re-generated : Yes
Set all free pins as analog (to optimize the power consumption) : Yes


Toolchains Settings : 
Compiler Optimizations : Balanced Size/Speed






