
Copyright (C) 1994-2020 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: Q-2020.03LR-SP1-1
Install: C:\lscc\radiant\2.2\synpbase
OS: Windows 6.2

Hostname: DESKTOP-3K3974S

Implementation : impl_1

# Written on Wed Apr 28 16:35:34 2021

##### FILES SYNTAX CHECKED ##############################################
Constraint File(s):      (none)

#Run constraint checker to find more issues with constraints.
#########################################################################



No issues found in constraint syntax.



Clock Summary
*************

          Start           Requested     Requested     Clock        Clock                   Clock
Level     Clock           Frequency     Period        Type         Group                   Load 
------------------------------------------------------------------------------------------------
0 -       Counter|clk     200.0 MHz     5.000         inferred     Inferred_clkgroup_0     26   
================================================================================================


Clock Load Summary
******************

                Clock     Source        Clock Pin            Non-clock Pin     Non-clock Pin
Clock           Load      Pin           Seq Example          Seq Example       Comb Example 
--------------------------------------------------------------------------------------------
Counter|clk     26        clk(port)     scounter[25:0].C     -                 -            
============================================================================================
