{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1686425361570 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1686425361571 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun 10 22:59:21 2023 " "Processing started: Sat Jun 10 22:59:21 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1686425361571 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1686425361571 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MCU -c MCU " "Command: quartus_map --read_settings_files=on --write_settings_files=off MCU -c MCU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1686425361571 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1686425362689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mci/icdc-2023/microcontroller/mcu/aftab_project/aftab_testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file /mci/icdc-2023/microcontroller/mcu/aftab_project/aftab_testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 aftab_testbench " "Found entity 1: aftab_testbench" {  } { { "../MCU/aftab_project/aftab_testbench.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/aftab_project/aftab_testbench.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686425362744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686425362744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mci/icdc-2023/microcontroller/mcu/aftab_project/aftab_memory_segment.v 1 1 " "Found 1 design units, including 1 entities, in source file /mci/icdc-2023/microcontroller/mcu/aftab_project/aftab_memory_segment.v" { { "Info" "ISGN_ENTITY_NAME" "1 aftab_memory_segment " "Found entity 1: aftab_memory_segment" {  } { { "../MCU/aftab_project/aftab_memory_segment.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/aftab_project/aftab_memory_segment.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686425362747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686425362747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mci/icdc-2023/microcontroller/mcu/aftab_project/aftab_memory_model.v 1 1 " "Found 1 design units, including 1 entities, in source file /mci/icdc-2023/microcontroller/mcu/aftab_project/aftab_memory_model.v" { { "Info" "ISGN_ENTITY_NAME" "1 aftab_memory_model " "Found entity 1: aftab_memory_model" {  } { { "../MCU/aftab_project/aftab_memory_model.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/aftab_project/aftab_memory_model.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686425362750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686425362750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mci/icdc-2023/microcontroller/mcu/aftab_project/aftab_datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file /mci/icdc-2023/microcontroller/mcu/aftab_project/aftab_datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 aftab_datapath " "Found entity 1: aftab_datapath" {  } { { "../MCU/aftab_project/aftab_datapath.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/aftab_project/aftab_datapath.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686425362754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686425362754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mci/icdc-2023/microcontroller/mcu/aftab_project/aftab_core.v 1 1 " "Found 1 design units, including 1 entities, in source file /mci/icdc-2023/microcontroller/mcu/aftab_project/aftab_core.v" { { "Info" "ISGN_ENTITY_NAME" "1 aftab_core " "Found entity 1: aftab_core" {  } { { "../MCU/aftab_project/aftab_core.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/aftab_project/aftab_core.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686425362757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686425362757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mci/icdc-2023/microcontroller/mcu/aftab_project/aftab_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file /mci/icdc-2023/microcontroller/mcu/aftab_project/aftab_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 aftab_controller " "Found entity 1: aftab_controller" {  } { { "../MCU/aftab_project/aftab_controller.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/aftab_project/aftab_controller.v" 93 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686425362763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686425362763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ready.v 1 1 " "Found 1 design units, including 1 entities, in source file ready.v" { { "Info" "ISGN_ENTITY_NAME" "1 ready " "Found entity 1: ready" {  } { { "ready.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/quartus/ready.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686425362766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686425362766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mcu_schematic.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mcu_schematic.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MCU_schematic " "Found entity 1: MCU_schematic" {  } { { "MCU_schematic.bdf" "" { Schematic "D:/MCI/ICDC-2023/Microcontroller/quartus/MCU_schematic.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686425362768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686425362768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mci/icdc-2023/microcontroller/mcu/uart/uart_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file /mci/icdc-2023/microcontroller/mcu/uart/uart_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_tx " "Found entity 1: uart_tx" {  } { { "../MCU/UART/uart_tx.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/UART/uart_tx.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686425362771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686425362771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mci/icdc-2023/microcontroller/mcu/uart/uart_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file /mci/icdc-2023/microcontroller/mcu/uart/uart_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_rx " "Found entity 1: uart_rx" {  } { { "../MCU/UART/uart_rx.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/UART/uart_rx.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686425362774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686425362774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mci/icdc-2023/microcontroller/mcu/uart/uart_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file /mci/icdc-2023/microcontroller/mcu/uart/uart_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 UART_reg " "Found entity 1: UART_reg" {  } { { "../MCU/UART/UART_reg.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/UART/UART_reg.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686425362777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686425362777 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "initCnf initCNF UART_interface.v(19) " "Verilog HDL Declaration information at UART_interface.v(19): object \"initCnf\" differs only in case from object \"initCNF\" in the same scope" {  } { { "../MCU/UART/UART_interface.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/UART/UART_interface.v" 19 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1686425362780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mci/icdc-2023/microcontroller/mcu/uart/uart_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file /mci/icdc-2023/microcontroller/mcu/uart/uart_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 UART_interface " "Found entity 1: UART_interface" {  } { { "../MCU/UART/UART_interface.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/UART/UART_interface.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686425362781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686425362781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mci/icdc-2023/microcontroller/mcu/uart/uart_conf.v 1 1 " "Found 1 design units, including 1 entities, in source file /mci/icdc-2023/microcontroller/mcu/uart/uart_conf.v" { { "Info" "ISGN_ENTITY_NAME" "1 UART_Conf " "Found entity 1: UART_Conf" {  } { { "../MCU/UART/UART_Conf.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/UART/UART_Conf.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686425362784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686425362784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mci/icdc-2023/microcontroller/mcu/uart/uart.v 1 1 " "Found 1 design units, including 1 entities, in source file /mci/icdc-2023/microcontroller/mcu/uart/uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart " "Found entity 1: uart" {  } { { "../MCU/UART/uart.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/UART/uart.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686425362787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686425362787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mci/icdc-2023/microcontroller/mcu/timer/timer.v 1 1 " "Found 1 design units, including 1 entities, in source file /mci/icdc-2023/microcontroller/mcu/timer/timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 timerIO " "Found entity 1: timerIO" {  } { { "../MCU/Timer/timer.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/Timer/timer.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686425362790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686425362790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mci/icdc-2023/microcontroller/mcu/timer/registerio.v 1 1 " "Found 1 design units, including 1 entities, in source file /mci/icdc-2023/microcontroller/mcu/timer/registerio.v" { { "Info" "ISGN_ENTITY_NAME" "1 CNFregister " "Found entity 1: CNFregister" {  } { { "../MCU/Timer/registerIO.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/Timer/registerIO.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686425362793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686425362793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mci/icdc-2023/microcontroller/mcu/timer/interleavedregister.v 1 1 " "Found 1 design units, including 1 entities, in source file /mci/icdc-2023/microcontroller/mcu/timer/interleavedregister.v" { { "Info" "ISGN_ENTITY_NAME" "1 interleavedRegister " "Found entity 1: interleavedRegister" {  } { { "../MCU/Timer/interleavedRegister.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/Timer/interleavedRegister.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686425362797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686425362797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mci/icdc-2023/microcontroller/mcu/timer/counterio.v 1 1 " "Found 1 design units, including 1 entities, in source file /mci/icdc-2023/microcontroller/mcu/timer/counterio.v" { { "Info" "ISGN_ENTITY_NAME" "1 counterIO " "Found entity 1: counterIO" {  } { { "../MCU/Timer/counterIO.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/Timer/counterIO.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686425362800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686425362800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mci/icdc-2023/microcontroller/mcu/spi/wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file /mci/icdc-2023/microcontroller/mcu/spi/wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 wrapper " "Found entity 1: wrapper" {  } { { "../MCU/SPI/wrapper.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/SPI/wrapper.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686425362803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686425362803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mci/icdc-2023/microcontroller/mcu/spi/sram_address_register.v 1 1 " "Found 1 design units, including 1 entities, in source file /mci/icdc-2023/microcontroller/mcu/spi/sram_address_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 SRAM_address_Register " "Found entity 1: SRAM_address_Register" {  } { { "../MCU/SPI/SRAM_address_Register.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/SPI/SRAM_address_Register.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686425362806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686425362806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mci/icdc-2023/microcontroller/mcu/spi/spicontroller.v 1 1 " "Found 1 design units, including 1 entities, in source file /mci/icdc-2023/microcontroller/mcu/spi/spicontroller.v" { { "Info" "ISGN_ENTITY_NAME" "1 SPIController " "Found entity 1: SPIController" {  } { { "../MCU/SPI/SPIController.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/SPI/SPIController.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686425362810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686425362810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mci/icdc-2023/microcontroller/mcu/spi/spi_adress_register.v 1 1 " "Found 1 design units, including 1 entities, in source file /mci/icdc-2023/microcontroller/mcu/spi/spi_adress_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 SPI_address_Register " "Found entity 1: SPI_address_Register" {  } { { "../MCU/SPI/SPI_adress_Register.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/SPI/SPI_adress_Register.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686425362813 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686425362813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mci/icdc-2023/microcontroller/mcu/spi/sectorscontroller.v 1 1 " "Found 1 design units, including 1 entities, in source file /mci/icdc-2023/microcontroller/mcu/spi/sectorscontroller.v" { { "Info" "ISGN_ENTITY_NAME" "1 SectorsController " "Found entity 1: SectorsController" {  } { { "../MCU/SPI/SectorsController.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/SPI/SectorsController.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686425362816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686425362816 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "FLASH_Controller.v(260) " "Verilog HDL warning at FLASH_Controller.v(260): extended using \"x\" or \"z\"" {  } { { "../MCU/SPI/FLASH_Controller.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/SPI/FLASH_Controller.v" 260 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1686425362819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mci/icdc-2023/microcontroller/mcu/spi/flash_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file /mci/icdc-2023/microcontroller/mcu/spi/flash_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 FLASH_Controller " "Found entity 1: FLASH_Controller" {  } { { "../MCU/SPI/FLASH_Controller.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/SPI/FLASH_Controller.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686425362819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686425362819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mci/icdc-2023/microcontroller/mcu/spi/flash_cms.v 1 1 " "Found 1 design units, including 1 entities, in source file /mci/icdc-2023/microcontroller/mcu/spi/flash_cms.v" { { "Info" "ISGN_ENTITY_NAME" "1 flash_cms " "Found entity 1: flash_cms" {  } { { "../MCU/SPI/flash_cms.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/SPI/flash_cms.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686425362823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686425362823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mci/icdc-2023/microcontroller/mcu/spi/fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file /mci/icdc-2023/microcontroller/mcu/spi/fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo " "Found entity 1: fifo" {  } { { "../MCU/SPI/fifo.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/SPI/fifo.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686425362826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686425362826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mci/icdc-2023/microcontroller/mcu/spi/counter.v 1 1 " "Found 1 design units, including 1 entities, in source file /mci/icdc-2023/microcontroller/mcu/spi/counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "../MCU/SPI/counter.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/SPI/counter.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686425362829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686425362829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mci/icdc-2023/microcontroller/mcu/spi/bytescounter.v 1 1 " "Found 1 design units, including 1 entities, in source file /mci/icdc-2023/microcontroller/mcu/spi/bytescounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 BytesCounter " "Found entity 1: BytesCounter" {  } { { "../MCU/SPI/BytesCounter.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/SPI/BytesCounter.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686425362832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686425362832 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "internalBus.v(60) " "Verilog HDL warning at internalBus.v(60): extended using \"x\" or \"z\"" {  } { { "../MCU/Communicaion/internalBus.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/Communicaion/internalBus.v" 60 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1686425362835 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "internalBus.v(63) " "Verilog HDL warning at internalBus.v(63): extended using \"x\" or \"z\"" {  } { { "../MCU/Communicaion/internalBus.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/Communicaion/internalBus.v" 63 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1686425362835 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "internalBus.v(65) " "Verilog HDL warning at internalBus.v(65): extended using \"x\" or \"z\"" {  } { { "../MCU/Communicaion/internalBus.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/Communicaion/internalBus.v" 65 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1686425362835 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "internalBus.v(66) " "Verilog HDL warning at internalBus.v(66): extended using \"x\" or \"z\"" {  } { { "../MCU/Communicaion/internalBus.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/Communicaion/internalBus.v" 66 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1686425362835 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "internalBus.v(67) " "Verilog HDL warning at internalBus.v(67): extended using \"x\" or \"z\"" {  } { { "../MCU/Communicaion/internalBus.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/Communicaion/internalBus.v" 67 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1686425362835 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "internalBus.v(69) " "Verilog HDL warning at internalBus.v(69): extended using \"x\" or \"z\"" {  } { { "../MCU/Communicaion/internalBus.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/Communicaion/internalBus.v" 69 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1686425362835 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "internalBus.v(70) " "Verilog HDL warning at internalBus.v(70): extended using \"x\" or \"z\"" {  } { { "../MCU/Communicaion/internalBus.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/Communicaion/internalBus.v" 70 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1686425362835 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "internalBus.v(72) " "Verilog HDL warning at internalBus.v(72): extended using \"x\" or \"z\"" {  } { { "../MCU/Communicaion/internalBus.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/Communicaion/internalBus.v" 72 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1686425362835 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "internalBus.v(73) " "Verilog HDL warning at internalBus.v(73): extended using \"x\" or \"z\"" {  } { { "../MCU/Communicaion/internalBus.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/Communicaion/internalBus.v" 73 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1686425362835 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "internalBus.v(75) " "Verilog HDL warning at internalBus.v(75): extended using \"x\" or \"z\"" {  } { { "../MCU/Communicaion/internalBus.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/Communicaion/internalBus.v" 75 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1686425362835 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "internalBus.v(76) " "Verilog HDL warning at internalBus.v(76): extended using \"x\" or \"z\"" {  } { { "../MCU/Communicaion/internalBus.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/Communicaion/internalBus.v" 76 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1686425362835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mci/icdc-2023/microcontroller/mcu/communicaion/internalbus.v 1 1 " "Found 1 design units, including 1 entities, in source file /mci/icdc-2023/microcontroller/mcu/communicaion/internalbus.v" { { "Info" "ISGN_ENTITY_NAME" "1 internalBus " "Found entity 1: internalBus" {  } { { "../MCU/Communicaion/internalBus.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/Communicaion/internalBus.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686425362836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686425362836 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "externalBus.v(77) " "Verilog HDL warning at externalBus.v(77): extended using \"x\" or \"z\"" {  } { { "../MCU/Communicaion/externalBus.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/Communicaion/externalBus.v" 77 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1686425362839 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "externalBus.v(79) " "Verilog HDL warning at externalBus.v(79): extended using \"x\" or \"z\"" {  } { { "../MCU/Communicaion/externalBus.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/Communicaion/externalBus.v" 79 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1686425362839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mci/icdc-2023/microcontroller/mcu/communicaion/externalbus.v 1 1 " "Found 1 design units, including 1 entities, in source file /mci/icdc-2023/microcontroller/mcu/communicaion/externalbus.v" { { "Info" "ISGN_ENTITY_NAME" "1 externalBus " "Found entity 1: externalBus" {  } { { "../MCU/Communicaion/externalBus.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/Communicaion/externalBus.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686425362839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686425362839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mci/icdc-2023/microcontroller/mcu/communicaion/arbiter.v 1 1 " "Found 1 design units, including 1 entities, in source file /mci/icdc-2023/microcontroller/mcu/communicaion/arbiter.v" { { "Info" "ISGN_ENTITY_NAME" "1 arbiter " "Found entity 1: arbiter" {  } { { "../MCU/Communicaion/arbiter.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/Communicaion/arbiter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686425362843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686425362843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mci/icdc-2023/microcontroller/mcu/aftab_project/datapath/aftab_sulu.v 1 1 " "Found 1 design units, including 1 entities, in source file /mci/icdc-2023/microcontroller/mcu/aftab_project/datapath/aftab_sulu.v" { { "Info" "ISGN_ENTITY_NAME" "1 aftab_sulu " "Found entity 1: aftab_sulu" {  } { { "../MCU/aftab_project/datapath/aftab_sulu.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/aftab_project/datapath/aftab_sulu.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686425362847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686425362847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mci/icdc-2023/microcontroller/mcu/aftab_project/datapath/aftab_registerfile.v 1 1 " "Found 1 design units, including 1 entities, in source file /mci/icdc-2023/microcontroller/mcu/aftab_project/datapath/aftab_registerfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 aftab_registerFile " "Found entity 1: aftab_registerFile" {  } { { "../MCU/aftab_project/datapath/aftab_registerFile.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/aftab_project/datapath/aftab_registerFile.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686425362851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686425362851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mci/icdc-2023/microcontroller/mcu/aftab_project/datapath/aftab_llu.v 1 1 " "Found 1 design units, including 1 entities, in source file /mci/icdc-2023/microcontroller/mcu/aftab_project/datapath/aftab_llu.v" { { "Info" "ISGN_ENTITY_NAME" "1 aftab_LLU " "Found entity 1: aftab_LLU" {  } { { "../MCU/aftab_project/datapath/aftab_LLU.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/aftab_project/datapath/aftab_LLU.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686425362856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686425362856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mci/icdc-2023/microcontroller/mcu/aftab_project/datapath/aftab_immselsignext.v 1 1 " "Found 1 design units, including 1 entities, in source file /mci/icdc-2023/microcontroller/mcu/aftab_project/datapath/aftab_immselsignext.v" { { "Info" "ISGN_ENTITY_NAME" "1 aftab_immSelSignExt " "Found entity 1: aftab_immSelSignExt" {  } { { "../MCU/aftab_project/datapath/aftab_immSelSignExt.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/aftab_project/datapath/aftab_immSelSignExt.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686425362860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686425362860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mci/icdc-2023/microcontroller/mcu/aftab_project/datapath/aftab_comparator.v 1 1 " "Found 1 design units, including 1 entities, in source file /mci/icdc-2023/microcontroller/mcu/aftab_project/datapath/aftab_comparator.v" { { "Info" "ISGN_ENTITY_NAME" "1 aftab_comparator " "Found entity 1: aftab_comparator" {  } { { "../MCU/aftab_project/datapath/aftab_comparator.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/aftab_project/datapath/aftab_comparator.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686425362864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686425362864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mci/icdc-2023/microcontroller/mcu/aftab_project/datapath/aftab_bsu_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file /mci/icdc-2023/microcontroller/mcu/aftab_project/datapath/aftab_bsu_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 aftab_BSU_TB " "Found entity 1: aftab_BSU_TB" {  } { { "../MCU/aftab_project/datapath/aftab_BSU_TB.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/aftab_project/datapath/aftab_BSU_TB.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686425362868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686425362868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mci/icdc-2023/microcontroller/mcu/aftab_project/datapath/aftab_bsu.v 2 2 " "Found 2 design units, including 2 entities, in source file /mci/icdc-2023/microcontroller/mcu/aftab_project/datapath/aftab_bsu.v" { { "Info" "ISGN_ENTITY_NAME" "1 aftab_BSU " "Found entity 1: aftab_BSU" {  } { { "../MCU/aftab_project/datapath/aftab_BSU.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/aftab_project/datapath/aftab_BSU.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686425362872 ""} { "Info" "ISGN_ENTITY_NAME" "2 decoder " "Found entity 2: decoder" {  } { { "../MCU/aftab_project/datapath/aftab_BSU.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/aftab_project/datapath/aftab_BSU.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686425362872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686425362872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mci/icdc-2023/microcontroller/mcu/aftab_project/datapath/aftab_adder_subtractor.v 1 1 " "Found 1 design units, including 1 entities, in source file /mci/icdc-2023/microcontroller/mcu/aftab_project/datapath/aftab_adder_subtractor.v" { { "Info" "ISGN_ENTITY_NAME" "1 aftab_adder_subtractor " "Found entity 1: aftab_adder_subtractor" {  } { { "../MCU/aftab_project/datapath/aftab_adder_subtractor.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/aftab_project/datapath/aftab_adder_subtractor.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686425362876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686425362876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mci/icdc-2023/microcontroller/mcu/aftab_project/datapath/aftab_interrupt/aftab_register_bank.v 1 1 " "Found 1 design units, including 1 entities, in source file /mci/icdc-2023/microcontroller/mcu/aftab_project/datapath/aftab_interrupt/aftab_register_bank.v" { { "Info" "ISGN_ENTITY_NAME" "1 aftab_register_bank " "Found entity 1: aftab_register_bank" {  } { { "../MCU/aftab_project/datapath/aftab_interrupt/aftab_register_bank.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/aftab_project/datapath/aftab_interrupt/aftab_register_bank.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686425362882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686425362882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mci/icdc-2023/microcontroller/mcu/aftab_project/datapath/aftab_interrupt/aftab_onebitreg.v 1 1 " "Found 1 design units, including 1 entities, in source file /mci/icdc-2023/microcontroller/mcu/aftab_project/datapath/aftab_interrupt/aftab_onebitreg.v" { { "Info" "ISGN_ENTITY_NAME" "1 aftab_oneBitReg " "Found entity 1: aftab_oneBitReg" {  } { { "../MCU/aftab_project/datapath/aftab_interrupt/aftab_oneBitReg.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/aftab_project/datapath/aftab_interrupt/aftab_oneBitReg.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686425362886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686425362886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mci/icdc-2023/microcontroller/mcu/aftab_project/datapath/aftab_interrupt/aftab_isagu.v 1 1 " "Found 1 design units, including 1 entities, in source file /mci/icdc-2023/microcontroller/mcu/aftab_project/datapath/aftab_interrupt/aftab_isagu.v" { { "Info" "ISGN_ENTITY_NAME" "1 aftab_isagu " "Found entity 1: aftab_isagu" {  } { { "../MCU/aftab_project/datapath/aftab_interrupt/aftab_isagu.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/aftab_project/datapath/aftab_interrupt/aftab_isagu.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686425362890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686425362890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mci/icdc-2023/microcontroller/mcu/aftab_project/datapath/aftab_interrupt/aftab_iccd.v 1 1 " "Found 1 design units, including 1 entities, in source file /mci/icdc-2023/microcontroller/mcu/aftab_project/datapath/aftab_interrupt/aftab_iccd.v" { { "Info" "ISGN_ENTITY_NAME" "1 aftab_ICCD " "Found entity 1: aftab_ICCD" {  } { { "../MCU/aftab_project/datapath/aftab_interrupt/aftab_ICCD.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/aftab_project/datapath/aftab_interrupt/aftab_ICCD.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686425362894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686425362894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mci/icdc-2023/microcontroller/mcu/aftab_project/datapath/aftab_interrupt/aftab_csrisl.v 1 1 " "Found 1 design units, including 1 entities, in source file /mci/icdc-2023/microcontroller/mcu/aftab_project/datapath/aftab_interrupt/aftab_csrisl.v" { { "Info" "ISGN_ENTITY_NAME" "1 aftab_CSRISL " "Found entity 1: aftab_CSRISL" {  } { { "../MCU/aftab_project/datapath/aftab_interrupt/aftab_CSRISL.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/aftab_project/datapath/aftab_interrupt/aftab_CSRISL.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686425362897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686425362897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mci/icdc-2023/microcontroller/mcu/aftab_project/datapath/aftab_interrupt/aftab_csr_registers.v 1 1 " "Found 1 design units, including 1 entities, in source file /mci/icdc-2023/microcontroller/mcu/aftab_project/datapath/aftab_interrupt/aftab_csr_registers.v" { { "Info" "ISGN_ENTITY_NAME" "1 aftab_CSR_registers " "Found entity 1: aftab_CSR_registers" {  } { { "../MCU/aftab_project/datapath/aftab_interrupt/aftab_CSR_registers.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/aftab_project/datapath/aftab_interrupt/aftab_CSR_registers.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686425362900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686425362900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mci/icdc-2023/microcontroller/mcu/aftab_project/datapath/aftab_interrupt/aftab_csr_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file /mci/icdc-2023/microcontroller/mcu/aftab_project/datapath/aftab_interrupt/aftab_csr_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 aftab_CSR_counter " "Found entity 1: aftab_CSR_counter" {  } { { "../MCU/aftab_project/datapath/aftab_interrupt/aftab_CSR_counter.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/aftab_project/datapath/aftab_interrupt/aftab_CSR_counter.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686425362904 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686425362904 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mci/icdc-2023/microcontroller/mcu/aftab_project/datapath/aftab_interrupt/aftab_csr_addressing_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file /mci/icdc-2023/microcontroller/mcu/aftab_project/datapath/aftab_interrupt/aftab_csr_addressing_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 aftab_CSR_addressing_decoder " "Found entity 1: aftab_CSR_addressing_decoder" {  } { { "../MCU/aftab_project/datapath/aftab_interrupt/aftab_CSR_addressing_decoder.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/aftab_project/datapath/aftab_interrupt/aftab_CSR_addressing_decoder.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686425362907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686425362907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mci/icdc-2023/microcontroller/mcu/aftab_project/datapath/aftab_interrupt/aftab_csr_address_logic.v 1 1 " "Found 1 design units, including 1 entities, in source file /mci/icdc-2023/microcontroller/mcu/aftab_project/datapath/aftab_interrupt/aftab_csr_address_logic.v" { { "Info" "ISGN_ENTITY_NAME" "1 aftab_CSR_address_logic " "Found entity 1: aftab_CSR_address_logic" {  } { { "../MCU/aftab_project/datapath/aftab_interrupt/aftab_CSR_address_logic.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/aftab_project/datapath/aftab_interrupt/aftab_CSR_address_logic.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686425362911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686425362911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mci/icdc-2023/microcontroller/mcu/aftab_project/datapath/aftab_interrupt/aftab_csr_address_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /mci/icdc-2023/microcontroller/mcu/aftab_project/datapath/aftab_interrupt/aftab_csr_address_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 aftab_CSR_address_ctrl " "Found entity 1: aftab_CSR_address_ctrl" {  } { { "../MCU/aftab_project/datapath/aftab_interrupt/aftab_CSR_address_ctrl.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/aftab_project/datapath/aftab_interrupt/aftab_CSR_address_ctrl.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686425362914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686425362914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mci/icdc-2023/microcontroller/mcu/aftab_project/datapath/aftab_interrupt/aftab_check_non_existing.v 1 1 " "Found 1 design units, including 1 entities, in source file /mci/icdc-2023/microcontroller/mcu/aftab_project/datapath/aftab_interrupt/aftab_check_non_existing.v" { { "Info" "ISGN_ENTITY_NAME" "1 aftab_check_non_existing " "Found entity 1: aftab_check_non_existing" {  } { { "../MCU/aftab_project/datapath/aftab_interrupt/aftab_check_non_existing.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/aftab_project/datapath/aftab_interrupt/aftab_check_non_existing.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686425362917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686425362917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mci/icdc-2023/microcontroller/mcu/aftab_project/datapath/aftab_dawu/aftab_mem_dawu.v 1 1 " "Found 1 design units, including 1 entities, in source file /mci/icdc-2023/microcontroller/mcu/aftab_project/datapath/aftab_dawu/aftab_mem_dawu.v" { { "Info" "ISGN_ENTITY_NAME" "1 aftab_MEM_DAWU " "Found entity 1: aftab_MEM_DAWU" {  } { { "../MCU/aftab_project/datapath/aftab_dawu/aftab_MEM_DAWU.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/aftab_project/datapath/aftab_dawu/aftab_MEM_DAWU.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686425362920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686425362920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mci/icdc-2023/microcontroller/mcu/aftab_project/datapath/aftab_dawu/aftab_dawu_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file /mci/icdc-2023/microcontroller/mcu/aftab_project/datapath/aftab_dawu/aftab_dawu_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 aftab_DAWU_TB " "Found entity 1: aftab_DAWU_TB" {  } { { "../MCU/aftab_project/datapath/aftab_dawu/aftab_DAWU_TB.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/aftab_project/datapath/aftab_dawu/aftab_DAWU_TB.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686425362924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686425362924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mci/icdc-2023/microcontroller/mcu/aftab_project/datapath/aftab_dawu/aftab_dawu_errordetector.v 1 1 " "Found 1 design units, including 1 entities, in source file /mci/icdc-2023/microcontroller/mcu/aftab_project/datapath/aftab_dawu/aftab_dawu_errordetector.v" { { "Info" "ISGN_ENTITY_NAME" "1 aftab_DAWU_errorDetector " "Found entity 1: aftab_DAWU_errorDetector" {  } { { "../MCU/aftab_project/datapath/aftab_dawu/aftab_DAWU_errorDetector.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/aftab_project/datapath/aftab_dawu/aftab_DAWU_errorDetector.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686425362929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686425362929 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "aftab_DAWU_datapath.v(138) " "Verilog HDL warning at aftab_DAWU_datapath.v(138): extended using \"x\" or \"z\"" {  } { { "../MCU/aftab_project/datapath/aftab_dawu/aftab_DAWU_datapath.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/aftab_project/datapath/aftab_dawu/aftab_DAWU_datapath.v" 138 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1686425362933 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "aftab_DAWU_datapath.v(140) " "Verilog HDL warning at aftab_DAWU_datapath.v(140): extended using \"x\" or \"z\"" {  } { { "../MCU/aftab_project/datapath/aftab_dawu/aftab_DAWU_datapath.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/aftab_project/datapath/aftab_dawu/aftab_DAWU_datapath.v" 140 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1686425362933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mci/icdc-2023/microcontroller/mcu/aftab_project/datapath/aftab_dawu/aftab_dawu_datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file /mci/icdc-2023/microcontroller/mcu/aftab_project/datapath/aftab_dawu/aftab_dawu_datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 aftab_DAWU_datapath " "Found entity 1: aftab_DAWU_datapath" {  } { { "../MCU/aftab_project/datapath/aftab_dawu/aftab_DAWU_datapath.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/aftab_project/datapath/aftab_dawu/aftab_DAWU_datapath.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686425362934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686425362934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mci/icdc-2023/microcontroller/mcu/aftab_project/datapath/aftab_dawu/aftab_dawu_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file /mci/icdc-2023/microcontroller/mcu/aftab_project/datapath/aftab_dawu/aftab_dawu_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 aftab_DAWU_controller " "Found entity 1: aftab_DAWU_controller" {  } { { "../MCU/aftab_project/datapath/aftab_dawu/aftab_DAWU_controller.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/aftab_project/datapath/aftab_dawu/aftab_DAWU_controller.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686425362939 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686425362939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mci/icdc-2023/microcontroller/mcu/aftab_project/datapath/aftab_daru/aftab_mem_daru.v 1 1 " "Found 1 design units, including 1 entities, in source file /mci/icdc-2023/microcontroller/mcu/aftab_project/datapath/aftab_daru/aftab_mem_daru.v" { { "Info" "ISGN_ENTITY_NAME" "1 aftab_MEM_DARU " "Found entity 1: aftab_MEM_DARU" {  } { { "../MCU/aftab_project/datapath/aftab_daru/aftab_MEM_DARU.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/aftab_project/datapath/aftab_daru/aftab_MEM_DARU.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686425362942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686425362942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mci/icdc-2023/microcontroller/mcu/aftab_project/datapath/aftab_daru/aftab_daru_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file /mci/icdc-2023/microcontroller/mcu/aftab_project/datapath/aftab_daru/aftab_daru_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 aftab_DARU_TB " "Found entity 1: aftab_DARU_TB" {  } { { "../MCU/aftab_project/datapath/aftab_daru/aftab_DARU_TB.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/aftab_project/datapath/aftab_daru/aftab_DARU_TB.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686425362946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686425362946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mci/icdc-2023/microcontroller/mcu/aftab_project/datapath/aftab_daru/aftab_daru_errordetector.v 1 1 " "Found 1 design units, including 1 entities, in source file /mci/icdc-2023/microcontroller/mcu/aftab_project/datapath/aftab_daru/aftab_daru_errordetector.v" { { "Info" "ISGN_ENTITY_NAME" "1 aftab_DARU_errorDetector " "Found entity 1: aftab_DARU_errorDetector" {  } { { "../MCU/aftab_project/datapath/aftab_daru/aftab_DARU_errorDetector.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/aftab_project/datapath/aftab_daru/aftab_DARU_errorDetector.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686425362949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686425362949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mci/icdc-2023/microcontroller/mcu/aftab_project/datapath/aftab_daru/aftab_daru_datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file /mci/icdc-2023/microcontroller/mcu/aftab_project/datapath/aftab_daru/aftab_daru_datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 aftab_DARU_datapath " "Found entity 1: aftab_DARU_datapath" {  } { { "../MCU/aftab_project/datapath/aftab_daru/aftab_DARU_datapath.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/aftab_project/datapath/aftab_daru/aftab_DARU_datapath.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686425362952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686425362952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mci/icdc-2023/microcontroller/mcu/aftab_project/datapath/aftab_daru/aftab_daru_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file /mci/icdc-2023/microcontroller/mcu/aftab_project/datapath/aftab_daru/aftab_daru_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 aftab_DARU_controller " "Found entity 1: aftab_DARU_controller" {  } { { "../MCU/aftab_project/datapath/aftab_daru/aftab_DARU_controller.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/aftab_project/datapath/aftab_daru/aftab_DARU_controller.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686425362956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686425362956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mci/icdc-2023/microcontroller/mcu/aftab_project/datapath/aftab_aau/aftab_aau_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file /mci/icdc-2023/microcontroller/mcu/aftab_project/datapath/aftab_aau/aftab_aau_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 aftab_AAU_TB " "Found entity 1: aftab_AAU_TB" {  } { { "../MCU/aftab_project/datapath/aftab_aau/aftab_AAU_TB.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/aftab_project/datapath/aftab_aau/aftab_AAU_TB.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686425362961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686425362961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mci/icdc-2023/microcontroller/mcu/aftab_project/datapath/aftab_aau/aftab_aau.v 1 1 " "Found 1 design units, including 1 entities, in source file /mci/icdc-2023/microcontroller/mcu/aftab_project/datapath/aftab_aau/aftab_aau.v" { { "Info" "ISGN_ENTITY_NAME" "1 aftab_AAU " "Found entity 1: aftab_AAU" {  } { { "../MCU/aftab_project/datapath/aftab_aau/aftab_AAU.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/aftab_project/datapath/aftab_aau/aftab_AAU.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686425362965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686425362965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mci/icdc-2023/microcontroller/mcu/aftab_project/datapath/aftab_aau/aftab_su_divider/aftab_signed_divider.v 1 1 " "Found 1 design units, including 1 entities, in source file /mci/icdc-2023/microcontroller/mcu/aftab_project/datapath/aftab_aau/aftab_su_divider/aftab_signed_divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 aftab_signed_divider " "Found entity 1: aftab_signed_divider" {  } { { "../MCU/aftab_project/datapath/aftab_aau/aftab_su_divider/aftab_signed_divider.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/aftab_project/datapath/aftab_aau/aftab_su_divider/aftab_signed_divider.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686425362970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686425362970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mci/icdc-2023/microcontroller/mcu/aftab_project/datapath/aftab_aau/aftab_su_divider/aftab_sgn_divider_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file /mci/icdc-2023/microcontroller/mcu/aftab_project/datapath/aftab_aau/aftab_su_divider/aftab_sgn_divider_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 aftab_sgn_divider_TB " "Found entity 1: aftab_sgn_divider_TB" {  } { { "../MCU/aftab_project/datapath/aftab_aau/aftab_su_divider/aftab_sgn_divider_TB.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/aftab_project/datapath/aftab_aau/aftab_su_divider/aftab_sgn_divider_TB.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686425362975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686425362975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mci/icdc-2023/microcontroller/mcu/aftab_project/datapath/aftab_aau/aftab_su_divider/aftab_divider_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file /mci/icdc-2023/microcontroller/mcu/aftab_project/datapath/aftab_aau/aftab_su_divider/aftab_divider_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 aftab_divider_TB " "Found entity 1: aftab_divider_TB" {  } { { "../MCU/aftab_project/datapath/aftab_aau/aftab_su_divider/aftab_divider_TB.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/aftab_project/datapath/aftab_aau/aftab_su_divider/aftab_divider_TB.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686425362980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686425362980 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "sub SUB aftab_divider_datapath.v(40) " "Verilog HDL Declaration information at aftab_divider_datapath.v(40): object \"sub\" differs only in case from object \"SUB\" in the same scope" {  } { { "../MCU/aftab_project/datapath/aftab_aau/aftab_su_divider/aftab_divider_datapath.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/aftab_project/datapath/aftab_aau/aftab_su_divider/aftab_divider_datapath.v" 40 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1686425362984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mci/icdc-2023/microcontroller/mcu/aftab_project/datapath/aftab_aau/aftab_su_divider/aftab_divider_datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file /mci/icdc-2023/microcontroller/mcu/aftab_project/datapath/aftab_aau/aftab_su_divider/aftab_divider_datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 aftab_divider_datapath " "Found entity 1: aftab_divider_datapath" {  } { { "../MCU/aftab_project/datapath/aftab_aau/aftab_su_divider/aftab_divider_datapath.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/aftab_project/datapath/aftab_aau/aftab_su_divider/aftab_divider_datapath.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686425362985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686425362985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mci/icdc-2023/microcontroller/mcu/aftab_project/datapath/aftab_aau/aftab_su_divider/aftab_divider_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file /mci/icdc-2023/microcontroller/mcu/aftab_project/datapath/aftab_aau/aftab_su_divider/aftab_divider_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 aftab_divider_controller " "Found entity 1: aftab_divider_controller" {  } { { "../MCU/aftab_project/datapath/aftab_aau/aftab_su_divider/aftab_divider_controller.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/aftab_project/datapath/aftab_aau/aftab_su_divider/aftab_divider_controller.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686425362989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686425362989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mci/icdc-2023/microcontroller/mcu/aftab_project/datapath/aftab_aau/aftab_su_divider/aftab_divider.v 1 1 " "Found 1 design units, including 1 entities, in source file /mci/icdc-2023/microcontroller/mcu/aftab_project/datapath/aftab_aau/aftab_su_divider/aftab_divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 aftab_divider " "Found entity 1: aftab_divider" {  } { { "../MCU/aftab_project/datapath/aftab_aau/aftab_su_divider/aftab_divider.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/aftab_project/datapath/aftab_aau/aftab_su_divider/aftab_divider.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686425362993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686425362993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mci/icdc-2023/microcontroller/mcu/aftab_project/datapath/aftab_aau/aftab_booth_multiplier/aftab_boothtb.v 1 1 " "Found 1 design units, including 1 entities, in source file /mci/icdc-2023/microcontroller/mcu/aftab_project/datapath/aftab_aau/aftab_booth_multiplier/aftab_boothtb.v" { { "Info" "ISGN_ENTITY_NAME" "1 aftab_boothTB " "Found entity 1: aftab_boothTB" {  } { { "../MCU/aftab_project/datapath/aftab_aau/aftab_booth_multiplier/aftab_boothTB.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/aftab_project/datapath/aftab_aau/aftab_booth_multiplier/aftab_boothTB.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686425362997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686425362997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mci/icdc-2023/microcontroller/mcu/aftab_project/datapath/aftab_aau/aftab_booth_multiplier/aftab_booth_multiplier.v 1 1 " "Found 1 design units, including 1 entities, in source file /mci/icdc-2023/microcontroller/mcu/aftab_project/datapath/aftab_aau/aftab_booth_multiplier/aftab_booth_multiplier.v" { { "Info" "ISGN_ENTITY_NAME" "1 aftab_booth_multiplier " "Found entity 1: aftab_booth_multiplier" {  } { { "../MCU/aftab_project/datapath/aftab_aau/aftab_booth_multiplier/aftab_booth_multiplier.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/aftab_project/datapath/aftab_aau/aftab_booth_multiplier/aftab_booth_multiplier.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686425363000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686425363000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mci/icdc-2023/microcontroller/mcu/aftab_project/datapath/aftab_aau/aftab_booth_multiplier/aftab_booth_datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file /mci/icdc-2023/microcontroller/mcu/aftab_project/datapath/aftab_aau/aftab_booth_multiplier/aftab_booth_datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 aftab_booth_datapath " "Found entity 1: aftab_booth_datapath" {  } { { "../MCU/aftab_project/datapath/aftab_aau/aftab_booth_multiplier/aftab_booth_datapath.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/aftab_project/datapath/aftab_aau/aftab_booth_multiplier/aftab_booth_datapath.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686425363004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686425363004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mci/icdc-2023/microcontroller/mcu/aftab_project/datapath/aftab_aau/aftab_booth_multiplier/aftab_booth_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file /mci/icdc-2023/microcontroller/mcu/aftab_project/datapath/aftab_aau/aftab_booth_multiplier/aftab_booth_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 aftab_booth_controller " "Found entity 1: aftab_booth_controller" {  } { { "../MCU/aftab_project/datapath/aftab_aau/aftab_booth_multiplier/aftab_booth_controller.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/aftab_project/datapath/aftab_aau/aftab_booth_multiplier/aftab_booth_controller.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686425363008 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686425363008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mci/icdc-2023/microcontroller/mcu/aftab_project/basemodules/aftab_tcl.v 1 1 " "Found 1 design units, including 1 entities, in source file /mci/icdc-2023/microcontroller/mcu/aftab_project/basemodules/aftab_tcl.v" { { "Info" "ISGN_ENTITY_NAME" "1 aftab_TCL " "Found entity 1: aftab_TCL" {  } { { "../MCU/aftab_project/baseModules/aftab_TCL.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/aftab_project/baseModules/aftab_TCL.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686425363011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686425363011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mci/icdc-2023/microcontroller/mcu/aftab_project/basemodules/aftab_shift_right_register.v 1 1 " "Found 1 design units, including 1 entities, in source file /mci/icdc-2023/microcontroller/mcu/aftab_project/basemodules/aftab_shift_right_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 aftab_shift_right_register " "Found entity 1: aftab_shift_right_register" {  } { { "../MCU/aftab_project/baseModules/aftab_shift_right_register.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/aftab_project/baseModules/aftab_shift_right_register.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686425363015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686425363015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mci/icdc-2023/microcontroller/mcu/aftab_project/basemodules/aftab_shift_left_register.v 1 1 " "Found 1 design units, including 1 entities, in source file /mci/icdc-2023/microcontroller/mcu/aftab_project/basemodules/aftab_shift_left_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 aftab_shift_left_register " "Found entity 1: aftab_shift_left_register" {  } { { "../MCU/aftab_project/baseModules/aftab_shift_left_register.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/aftab_project/baseModules/aftab_shift_left_register.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686425363018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686425363018 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Rreg RREG aftab_register.v(27) " "Verilog HDL Declaration information at aftab_register.v(27): object \"Rreg\" differs only in case from object \"RREG\" in the same scope" {  } { { "../MCU/aftab_project/baseModules/aftab_register.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/aftab_project/baseModules/aftab_register.v" 27 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1686425363020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mci/icdc-2023/microcontroller/mcu/aftab_project/basemodules/aftab_register.v 1 1 " "Found 1 design units, including 1 entities, in source file /mci/icdc-2023/microcontroller/mcu/aftab_project/basemodules/aftab_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 aftab_register " "Found entity 1: aftab_register" {  } { { "../MCU/aftab_project/baseModules/aftab_register.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/aftab_project/baseModules/aftab_register.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686425363021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686425363021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mci/icdc-2023/microcontroller/mcu/aftab_project/basemodules/aftab_opt_adder.v 1 1 " "Found 1 design units, including 1 entities, in source file /mci/icdc-2023/microcontroller/mcu/aftab_project/basemodules/aftab_opt_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 aftab_opt_adder " "Found entity 1: aftab_opt_adder" {  } { { "../MCU/aftab_project/baseModules/aftab_opt_adder.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/aftab_project/baseModules/aftab_opt_adder.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686425363024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686425363024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mci/icdc-2023/microcontroller/mcu/aftab_project/basemodules/aftab_mux4to1.v 1 1 " "Found 1 design units, including 1 entities, in source file /mci/icdc-2023/microcontroller/mcu/aftab_project/basemodules/aftab_mux4to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 aftab_mux4to1 " "Found entity 1: aftab_mux4to1" {  } { { "../MCU/aftab_project/baseModules/aftab_mux4to1.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/aftab_project/baseModules/aftab_mux4to1.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686425363028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686425363028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mci/icdc-2023/microcontroller/mcu/aftab_project/basemodules/aftab_mux2to1_2sel.v 1 1 " "Found 1 design units, including 1 entities, in source file /mci/icdc-2023/microcontroller/mcu/aftab_project/basemodules/aftab_mux2to1_2sel.v" { { "Info" "ISGN_ENTITY_NAME" "1 aftab_mux2to1_2sel " "Found entity 1: aftab_mux2to1_2sel" {  } { { "../MCU/aftab_project/baseModules/aftab_mux2to1_2sel.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/aftab_project/baseModules/aftab_mux2to1_2sel.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686425363031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686425363031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mci/icdc-2023/microcontroller/mcu/aftab_project/basemodules/aftab_mux2to1.v 1 1 " "Found 1 design units, including 1 entities, in source file /mci/icdc-2023/microcontroller/mcu/aftab_project/basemodules/aftab_mux2to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 aftab_mux2to1 " "Found entity 1: aftab_mux2to1" {  } { { "../MCU/aftab_project/baseModules/aftab_mux2to1.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/aftab_project/baseModules/aftab_mux2to1.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686425363034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686425363034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mci/icdc-2023/microcontroller/mcu/aftab_project/basemodules/aftab_decoder2to4.v 1 1 " "Found 1 design units, including 1 entities, in source file /mci/icdc-2023/microcontroller/mcu/aftab_project/basemodules/aftab_decoder2to4.v" { { "Info" "ISGN_ENTITY_NAME" "1 aftab_decoder2to4 " "Found entity 1: aftab_decoder2to4" {  } { { "../MCU/aftab_project/baseModules/aftab_decoder2to4.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/aftab_project/baseModules/aftab_decoder2to4.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686425363037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686425363037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mci/icdc-2023/microcontroller/mcu/aftab_project/basemodules/aftab_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file /mci/icdc-2023/microcontroller/mcu/aftab_project/basemodules/aftab_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 aftab_counter " "Found entity 1: aftab_counter" {  } { { "../MCU/aftab_project/baseModules/aftab_counter.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/aftab_project/baseModules/aftab_counter.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686425363040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686425363040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mci/icdc-2023/microcontroller/mcu/aftab_project/basemodules/aftab_adder.v 1 1 " "Found 1 design units, including 1 entities, in source file /mci/icdc-2023/microcontroller/mcu/aftab_project/basemodules/aftab_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 aftab_adder " "Found entity 1: aftab_adder" {  } { { "../MCU/aftab_project/baseModules/aftab_adder.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/aftab_project/baseModules/aftab_adder.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686425363044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686425363044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mci/icdc-2023/microcontroller/mcu/mcu_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file /mci/icdc-2023/microcontroller/mcu/mcu_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 MCU_TB " "Found entity 1: MCU_TB" {  } { { "../MCU/MCU_TB.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/MCU_TB.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686425363047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686425363047 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "MCU.v(253) " "Verilog HDL warning at MCU.v(253): extended using \"x\" or \"z\"" {  } { { "../MCU/MCU.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/MCU.v" 253 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1686425363050 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "MCU.v(254) " "Verilog HDL warning at MCU.v(254): extended using \"x\" or \"z\"" {  } { { "../MCU/MCU.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/MCU.v" 254 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1686425363050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mci/icdc-2023/microcontroller/mcu/mcu.v 1 1 " "Found 1 design units, including 1 entities, in source file /mci/icdc-2023/microcontroller/mcu/mcu.v" { { "Info" "ISGN_ENTITY_NAME" "1 MCU " "Found entity 1: MCU" {  } { { "../MCU/MCU.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/MCU.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686425363051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686425363051 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MCU_schematic " "Elaborating entity \"MCU_schematic\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1686425363369 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MCU MCU:inst13 " "Elaborating entity \"MCU\" for hierarchy \"MCU:inst13\"" {  } { { "MCU_schematic.bdf" "inst13" { Schematic "D:/MCI/ICDC-2023/Microcontroller/quartus/MCU_schematic.bdf" { { 280 520 848 520 "inst13" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686425363626 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FLASH_Controller MCU:inst13\|FLASH_Controller:FLASH " "Elaborating entity \"FLASH_Controller\" for hierarchy \"MCU:inst13\|FLASH_Controller:FLASH\"" {  } { { "../MCU/MCU.v" "FLASH" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/MCU.v" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686425363633 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "res1 FLASH_Controller.v(135) " "Verilog HDL or VHDL warning at FLASH_Controller.v(135): object \"res1\" assigned a value but never read" {  } { { "../MCU/SPI/FLASH_Controller.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/SPI/FLASH_Controller.v" 135 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1686425363634 "|MCU|FLASH_Controller:FLASH"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "res2 FLASH_Controller.v(136) " "Verilog HDL or VHDL warning at FLASH_Controller.v(136): object \"res2\" assigned a value but never read" {  } { { "../MCU/SPI/FLASH_Controller.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/SPI/FLASH_Controller.v" 136 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1686425363635 "|MCU|FLASH_Controller:FLASH"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "res3 FLASH_Controller.v(137) " "Verilog HDL or VHDL warning at FLASH_Controller.v(137): object \"res3\" assigned a value but never read" {  } { { "../MCU/SPI/FLASH_Controller.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/SPI/FLASH_Controller.v" 137 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1686425363635 "|MCU|FLASH_Controller:FLASH"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "res4 FLASH_Controller.v(137) " "Verilog HDL or VHDL warning at FLASH_Controller.v(137): object \"res4\" assigned a value but never read" {  } { { "../MCU/SPI/FLASH_Controller.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/SPI/FLASH_Controller.v" 137 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1686425363635 "|MCU|FLASH_Controller:FLASH"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wrapper MCU:inst13\|FLASH_Controller:FLASH\|wrapper:wrapper_inst " "Elaborating entity \"wrapper\" for hierarchy \"MCU:inst13\|FLASH_Controller:FLASH\|wrapper:wrapper_inst\"" {  } { { "../MCU/SPI/FLASH_Controller.v" "wrapper_inst" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/SPI/FLASH_Controller.v" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686425363638 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "status_reg wrapper.v(149) " "Verilog HDL Always Construct warning at wrapper.v(149): variable \"status_reg\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../MCU/SPI/wrapper.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/SPI/wrapper.v" 149 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1686425363641 "|MCU|FLASH_Controller:FLASH|wrapper:wrapper_inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "flag wrapper.v(149) " "Verilog HDL Always Construct warning at wrapper.v(149): variable \"flag\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../MCU/SPI/wrapper.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/SPI/wrapper.v" 149 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1686425363641 "|MCU|FLASH_Controller:FLASH|wrapper:wrapper_inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "status_reg wrapper.v(150) " "Verilog HDL Always Construct warning at wrapper.v(150): variable \"status_reg\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../MCU/SPI/wrapper.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/SPI/wrapper.v" 150 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1686425363641 "|MCU|FLASH_Controller:FLASH|wrapper:wrapper_inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "flag wrapper.v(150) " "Verilog HDL Always Construct warning at wrapper.v(150): variable \"flag\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../MCU/SPI/wrapper.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/SPI/wrapper.v" 150 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1686425363641 "|MCU|FLASH_Controller:FLASH|wrapper:wrapper_inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "full_numByte wrapper.v(160) " "Verilog HDL Always Construct warning at wrapper.v(160): variable \"full_numByte\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../MCU/SPI/wrapper.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/SPI/wrapper.v" 160 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1686425363641 "|MCU|FLASH_Controller:FLASH|wrapper:wrapper_inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "full_numByte wrapper.v(161) " "Verilog HDL Always Construct warning at wrapper.v(161): variable \"full_numByte\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../MCU/SPI/wrapper.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/SPI/wrapper.v" 161 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1686425363641 "|MCU|FLASH_Controller:FLASH|wrapper:wrapper_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 wrapper.v(324) " "Verilog HDL assignment warning at wrapper.v(324): truncated value with size 32 to match size of target (24)" {  } { { "../MCU/SPI/wrapper.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/SPI/wrapper.v" 324 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1686425363641 "|MCU|FLASH_Controller:FLASH|wrapper:wrapper_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 wrapper.v(335) " "Verilog HDL assignment warning at wrapper.v(335): truncated value with size 32 to match size of target (8)" {  } { { "../MCU/SPI/wrapper.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/SPI/wrapper.v" 335 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1686425363641 "|MCU|FLASH_Controller:FLASH|wrapper:wrapper_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 wrapper.v(345) " "Verilog HDL assignment warning at wrapper.v(345): truncated value with size 32 to match size of target (8)" {  } { { "../MCU/SPI/wrapper.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/SPI/wrapper.v" 345 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1686425363641 "|MCU|FLASH_Controller:FLASH|wrapper:wrapper_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 wrapper.v(375) " "Verilog HDL assignment warning at wrapper.v(375): truncated value with size 32 to match size of target (28)" {  } { { "../MCU/SPI/wrapper.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/SPI/wrapper.v" 375 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1686425363642 "|MCU|FLASH_Controller:FLASH|wrapper:wrapper_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo MCU:inst13\|FLASH_Controller:FLASH\|fifo:fifo_inst " "Elaborating entity \"fifo\" for hierarchy \"MCU:inst13\|FLASH_Controller:FLASH\|fifo:fifo_inst\"" {  } { { "../MCU/SPI/FLASH_Controller.v" "fifo_inst" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/SPI/FLASH_Controller.v" 252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686425363645 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 fifo.v(62) " "Verilog HDL assignment warning at fifo.v(62): truncated value with size 32 to match size of target (5)" {  } { { "../MCU/SPI/fifo.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/SPI/fifo.v" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1686425363646 "|MCU|FLASH_Controller:FLASH|fifo:fifo_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 fifo.v(65) " "Verilog HDL assignment warning at fifo.v(65): truncated value with size 32 to match size of target (5)" {  } { { "../MCU/SPI/fifo.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/SPI/fifo.v" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1686425363646 "|MCU|FLASH_Controller:FLASH|fifo:fifo_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 fifo.v(105) " "Verilog HDL assignment warning at fifo.v(105): truncated value with size 32 to match size of target (4)" {  } { { "../MCU/SPI/fifo.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/SPI/fifo.v" 105 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1686425363646 "|MCU|FLASH_Controller:FLASH|fifo:fifo_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 fifo.v(110) " "Verilog HDL assignment warning at fifo.v(110): truncated value with size 32 to match size of target (4)" {  } { { "../MCU/SPI/fifo.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/SPI/fifo.v" 110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1686425363646 "|MCU|FLASH_Controller:FLASH|fifo:fifo_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flash_cms MCU:inst13\|FLASH_Controller:FLASH\|flash_cms:flash_cms_inst " "Elaborating entity \"flash_cms\" for hierarchy \"MCU:inst13\|FLASH_Controller:FLASH\|flash_cms:flash_cms_inst\"" {  } { { "../MCU/SPI/FLASH_Controller.v" "flash_cms_inst" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/SPI/FLASH_Controller.v" 288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686425363649 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "command_reg flash_cms.v(133) " "Verilog HDL Always Construct warning at flash_cms.v(133): variable \"command_reg\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../MCU/SPI/flash_cms.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/SPI/flash_cms.v" 133 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1686425363651 "|MCU|FLASH_Controller:FLASH|flash_cms:flash_cms_inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "command_reg flash_cms.v(134) " "Verilog HDL Always Construct warning at flash_cms.v(134): variable \"command_reg\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../MCU/SPI/flash_cms.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/SPI/flash_cms.v" 134 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1686425363651 "|MCU|FLASH_Controller:FLASH|flash_cms:flash_cms_inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "command_reg flash_cms.v(135) " "Verilog HDL Always Construct warning at flash_cms.v(135): variable \"command_reg\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../MCU/SPI/flash_cms.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/SPI/flash_cms.v" 135 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1686425363651 "|MCU|FLASH_Controller:FLASH|flash_cms:flash_cms_inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "command_reg flash_cms.v(136) " "Verilog HDL Always Construct warning at flash_cms.v(136): variable \"command_reg\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../MCU/SPI/flash_cms.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/SPI/flash_cms.v" 136 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1686425363652 "|MCU|FLASH_Controller:FLASH|flash_cms:flash_cms_inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "command_reg flash_cms.v(137) " "Verilog HDL Always Construct warning at flash_cms.v(137): variable \"command_reg\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../MCU/SPI/flash_cms.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/SPI/flash_cms.v" 137 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1686425363652 "|MCU|FLASH_Controller:FLASH|flash_cms:flash_cms_inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "command_reg flash_cms.v(138) " "Verilog HDL Always Construct warning at flash_cms.v(138): variable \"command_reg\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../MCU/SPI/flash_cms.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/SPI/flash_cms.v" 138 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1686425363652 "|MCU|FLASH_Controller:FLASH|flash_cms:flash_cms_inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "command_reg flash_cms.v(140) " "Verilog HDL Always Construct warning at flash_cms.v(140): variable \"command_reg\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../MCU/SPI/flash_cms.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/SPI/flash_cms.v" 140 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1686425363652 "|MCU|FLASH_Controller:FLASH|flash_cms:flash_cms_inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "numByte_read_reg flash_cms.v(141) " "Verilog HDL Always Construct warning at flash_cms.v(141): variable \"numByte_read_reg\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../MCU/SPI/flash_cms.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/SPI/flash_cms.v" 141 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1686425363652 "|MCU|FLASH_Controller:FLASH|flash_cms:flash_cms_inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "command_reg flash_cms.v(141) " "Verilog HDL Always Construct warning at flash_cms.v(141): variable \"command_reg\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../MCU/SPI/flash_cms.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/SPI/flash_cms.v" 141 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1686425363652 "|MCU|FLASH_Controller:FLASH|flash_cms:flash_cms_inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "last_in_reg flash_cms.v(143) " "Verilog HDL Always Construct warning at flash_cms.v(143): variable \"last_in_reg\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../MCU/SPI/flash_cms.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/SPI/flash_cms.v" 143 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1686425363652 "|MCU|FLASH_Controller:FLASH|flash_cms:flash_cms_inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "command_reg flash_cms.v(143) " "Verilog HDL Always Construct warning at flash_cms.v(143): variable \"command_reg\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../MCU/SPI/flash_cms.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/SPI/flash_cms.v" 143 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1686425363652 "|MCU|FLASH_Controller:FLASH|flash_cms:flash_cms_inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "last_in_reg flash_cms.v(144) " "Verilog HDL Always Construct warning at flash_cms.v(144): variable \"last_in_reg\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../MCU/SPI/flash_cms.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/SPI/flash_cms.v" 144 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1686425363652 "|MCU|FLASH_Controller:FLASH|flash_cms:flash_cms_inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "command_reg flash_cms.v(144) " "Verilog HDL Always Construct warning at flash_cms.v(144): variable \"command_reg\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../MCU/SPI/flash_cms.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/SPI/flash_cms.v" 144 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1686425363653 "|MCU|FLASH_Controller:FLASH|flash_cms:flash_cms_inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "command_reg flash_cms.v(145) " "Verilog HDL Always Construct warning at flash_cms.v(145): variable \"command_reg\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../MCU/SPI/flash_cms.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/SPI/flash_cms.v" 145 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1686425363653 "|MCU|FLASH_Controller:FLASH|flash_cms:flash_cms_inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "command_reg flash_cms.v(147) " "Verilog HDL Always Construct warning at flash_cms.v(147): variable \"command_reg\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../MCU/SPI/flash_cms.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/SPI/flash_cms.v" 147 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1686425363653 "|MCU|FLASH_Controller:FLASH|flash_cms:flash_cms_inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "command_reg flash_cms.v(148) " "Verilog HDL Always Construct warning at flash_cms.v(148): variable \"command_reg\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../MCU/SPI/flash_cms.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/SPI/flash_cms.v" 148 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1686425363653 "|MCU|FLASH_Controller:FLASH|flash_cms:flash_cms_inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "command_reg flash_cms.v(149) " "Verilog HDL Always Construct warning at flash_cms.v(149): variable \"command_reg\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../MCU/SPI/flash_cms.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/SPI/flash_cms.v" 149 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1686425363653 "|MCU|FLASH_Controller:FLASH|flash_cms:flash_cms_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter MCU:inst13\|FLASH_Controller:FLASH\|flash_cms:flash_cms_inst\|counter:bitCounter " "Elaborating entity \"counter\" for hierarchy \"MCU:inst13\|FLASH_Controller:FLASH\|flash_cms:flash_cms_inst\|counter:bitCounter\"" {  } { { "../MCU/SPI/flash_cms.v" "bitCounter" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/SPI/flash_cms.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686425363656 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter MCU:inst13\|FLASH_Controller:FLASH\|flash_cms:flash_cms_inst\|counter:sckcounter " "Elaborating entity \"counter\" for hierarchy \"MCU:inst13\|FLASH_Controller:FLASH\|flash_cms:flash_cms_inst\|counter:sckcounter\"" {  } { { "../MCU/SPI/flash_cms.v" "sckcounter" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/SPI/flash_cms.v" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686425363660 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aftab_core MCU:inst13\|aftab_core:CORE " "Elaborating entity \"aftab_core\" for hierarchy \"MCU:inst13\|aftab_core:CORE\"" {  } { { "../MCU/MCU.v" "CORE" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/MCU.v" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686425363664 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aftab_datapath MCU:inst13\|aftab_core:CORE\|aftab_datapath:datapath " "Elaborating entity \"aftab_datapath\" for hierarchy \"MCU:inst13\|aftab_core:CORE\|aftab_datapath:datapath\"" {  } { { "../MCU/aftab_project/aftab_core.v" "datapath" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/aftab_project/aftab_core.v" 309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686425363668 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aftab_CSR_address_ctrl MCU:inst13\|aftab_core:CORE\|aftab_datapath:datapath\|aftab_CSR_address_ctrl:CSR_address_ctrl " "Elaborating entity \"aftab_CSR_address_ctrl\" for hierarchy \"MCU:inst13\|aftab_core:CORE\|aftab_datapath:datapath\|aftab_CSR_address_ctrl:CSR_address_ctrl\"" {  } { { "../MCU/aftab_project/aftab_datapath.v" "CSR_address_ctrl" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/aftab_project/aftab_datapath.v" 226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686425363678 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aftab_registerFile MCU:inst13\|aftab_core:CORE\|aftab_datapath:datapath\|aftab_registerFile:registerFile " "Elaborating entity \"aftab_registerFile\" for hierarchy \"MCU:inst13\|aftab_core:CORE\|aftab_datapath:datapath\|aftab_registerFile:registerFile\"" {  } { { "../MCU/aftab_project/aftab_datapath.v" "registerFile" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/aftab_project/aftab_datapath.v" 278 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686425363682 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i aftab_registerFile.v(38) " "Verilog HDL Always Construct warning at aftab_registerFile.v(38): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "../MCU/aftab_project/datapath/aftab_registerFile.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/aftab_project/datapath/aftab_registerFile.v" 38 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1686425363696 "|MCU|aftab_core:CORE|aftab_datapath:datapath|aftab_registerFile:registerFile"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aftab_register MCU:inst13\|aftab_core:CORE\|aftab_datapath:datapath\|aftab_register:regIR " "Elaborating entity \"aftab_register\" for hierarchy \"MCU:inst13\|aftab_core:CORE\|aftab_datapath:datapath\|aftab_register:regIR\"" {  } { { "../MCU/aftab_project/aftab_datapath.v" "regIR" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/aftab_project/aftab_datapath.v" 290 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686425363700 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aftab_immSelSignExt MCU:inst13\|aftab_core:CORE\|aftab_datapath:datapath\|aftab_immSelSignExt:immSelSignEx " "Elaborating entity \"aftab_immSelSignExt\" for hierarchy \"MCU:inst13\|aftab_core:CORE\|aftab_datapath:datapath\|aftab_immSelSignExt:immSelSignEx\"" {  } { { "../MCU/aftab_project/aftab_datapath.v" "immSelSignEx" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/aftab_project/aftab_datapath.v" 313 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686425363704 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aftab_adder MCU:inst13\|aftab_core:CORE\|aftab_datapath:datapath\|aftab_adder:adder " "Elaborating entity \"aftab_adder\" for hierarchy \"MCU:inst13\|aftab_core:CORE\|aftab_datapath:datapath\|aftab_adder:adder\"" {  } { { "../MCU/aftab_project/aftab_datapath.v" "adder" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/aftab_project/aftab_datapath.v" 321 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686425363708 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aftab_mux2to1_2sel MCU:inst13\|aftab_core:CORE\|aftab_datapath:datapath\|aftab_mux2to1_2sel:mux2 " "Elaborating entity \"aftab_mux2to1_2sel\" for hierarchy \"MCU:inst13\|aftab_core:CORE\|aftab_datapath:datapath\|aftab_mux2to1_2sel:mux2\"" {  } { { "../MCU/aftab_project/aftab_datapath.v" "mux2" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/aftab_project/aftab_datapath.v" 346 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686425363715 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aftab_LLU MCU:inst13\|aftab_core:CORE\|aftab_datapath:datapath\|aftab_LLU:LLU " "Elaborating entity \"aftab_LLU\" for hierarchy \"MCU:inst13\|aftab_core:CORE\|aftab_datapath:datapath\|aftab_LLU:LLU\"" {  } { { "../MCU/aftab_project/aftab_datapath.v" "LLU" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/aftab_project/aftab_datapath.v" 406 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686425363734 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aftab_BSU MCU:inst13\|aftab_core:CORE\|aftab_datapath:datapath\|aftab_BSU:BSU " "Elaborating entity \"aftab_BSU\" for hierarchy \"MCU:inst13\|aftab_core:CORE\|aftab_datapath:datapath\|aftab_BSU:BSU\"" {  } { { "../MCU/aftab_project/aftab_datapath.v" "BSU" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/aftab_project/aftab_datapath.v" 413 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686425363739 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "d aftab_BSU.v(37) " "Verilog HDL Always Construct warning at aftab_BSU.v(37): variable \"d\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../MCU/aftab_project/datapath/aftab_BSU.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/aftab_project/datapath/aftab_BSU.v" 37 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1686425363740 "|MCU|aftab_core:CORE|aftab_datapath:datapath|aftab_BSU:BSU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder MCU:inst13\|aftab_core:CORE\|aftab_datapath:datapath\|aftab_BSU:BSU\|decoder:DCD " "Elaborating entity \"decoder\" for hierarchy \"MCU:inst13\|aftab_core:CORE\|aftab_datapath:datapath\|aftab_BSU:BSU\|decoder:DCD\"" {  } { { "../MCU/aftab_project/datapath/aftab_BSU.v" "DCD" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/aftab_project/datapath/aftab_BSU.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686425363744 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aftab_comparator MCU:inst13\|aftab_core:CORE\|aftab_datapath:datapath\|aftab_comparator:comparator " "Elaborating entity \"aftab_comparator\" for hierarchy \"MCU:inst13\|aftab_core:CORE\|aftab_datapath:datapath\|aftab_comparator:comparator\"" {  } { { "../MCU/aftab_project/aftab_datapath.v" "comparator" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/aftab_project/aftab_datapath.v" 422 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686425363749 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aftab_adder_subtractor MCU:inst13\|aftab_core:CORE\|aftab_datapath:datapath\|aftab_adder_subtractor:addSub " "Elaborating entity \"aftab_adder_subtractor\" for hierarchy \"MCU:inst13\|aftab_core:CORE\|aftab_datapath:datapath\|aftab_adder_subtractor:addSub\"" {  } { { "../MCU/aftab_project/aftab_datapath.v" "addSub" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/aftab_project/aftab_datapath.v" 431 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686425363755 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aftab_AAU MCU:inst13\|aftab_core:CORE\|aftab_datapath:datapath\|aftab_AAU:AAU " "Elaborating entity \"aftab_AAU\" for hierarchy \"MCU:inst13\|aftab_core:CORE\|aftab_datapath:datapath\|aftab_AAU:AAU\"" {  } { { "../MCU/aftab_project/aftab_datapath.v" "AAU" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/aftab_project/aftab_datapath.v" 447 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686425363765 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aftab_booth_multiplier MCU:inst13\|aftab_core:CORE\|aftab_datapath:datapath\|aftab_AAU:AAU\|aftab_booth_multiplier:MULT " "Elaborating entity \"aftab_booth_multiplier\" for hierarchy \"MCU:inst13\|aftab_core:CORE\|aftab_datapath:datapath\|aftab_AAU:AAU\|aftab_booth_multiplier:MULT\"" {  } { { "../MCU/aftab_project/datapath/aftab_aau/aftab_AAU.v" "MULT" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/aftab_project/datapath/aftab_aau/aftab_AAU.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686425363771 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aftab_booth_datapath MCU:inst13\|aftab_core:CORE\|aftab_datapath:datapath\|aftab_AAU:AAU\|aftab_booth_multiplier:MULT\|aftab_booth_datapath:DP " "Elaborating entity \"aftab_booth_datapath\" for hierarchy \"MCU:inst13\|aftab_core:CORE\|aftab_datapath:datapath\|aftab_AAU:AAU\|aftab_booth_multiplier:MULT\|aftab_booth_datapath:DP\"" {  } { { "../MCU/aftab_project/datapath/aftab_aau/aftab_booth_multiplier/aftab_booth_multiplier.v" "DP" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/aftab_project/datapath/aftab_aau/aftab_booth_multiplier/aftab_booth_multiplier.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686425363776 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aftab_register MCU:inst13\|aftab_core:CORE\|aftab_datapath:datapath\|aftab_AAU:AAU\|aftab_booth_multiplier:MULT\|aftab_booth_datapath:DP\|aftab_register:mReg " "Elaborating entity \"aftab_register\" for hierarchy \"MCU:inst13\|aftab_core:CORE\|aftab_datapath:datapath\|aftab_AAU:AAU\|aftab_booth_multiplier:MULT\|aftab_booth_datapath:DP\|aftab_register:mReg\"" {  } { { "../MCU/aftab_project/datapath/aftab_aau/aftab_booth_multiplier/aftab_booth_datapath.v" "mReg" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/aftab_project/datapath/aftab_aau/aftab_booth_multiplier/aftab_booth_datapath.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686425363781 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aftab_shift_right_register MCU:inst13\|aftab_core:CORE\|aftab_datapath:datapath\|aftab_AAU:AAU\|aftab_booth_multiplier:MULT\|aftab_booth_datapath:DP\|aftab_shift_right_register:MrReg " "Elaborating entity \"aftab_shift_right_register\" for hierarchy \"MCU:inst13\|aftab_core:CORE\|aftab_datapath:datapath\|aftab_AAU:AAU\|aftab_booth_multiplier:MULT\|aftab_booth_datapath:DP\|aftab_shift_right_register:MrReg\"" {  } { { "../MCU/aftab_project/datapath/aftab_aau/aftab_booth_multiplier/aftab_booth_datapath.v" "MrReg" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/aftab_project/datapath/aftab_aau/aftab_booth_multiplier/aftab_booth_datapath.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686425363785 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aftab_adder_subtractor MCU:inst13\|aftab_core:CORE\|aftab_datapath:datapath\|aftab_AAU:AAU\|aftab_booth_multiplier:MULT\|aftab_booth_datapath:DP\|aftab_adder_subtractor:addSub " "Elaborating entity \"aftab_adder_subtractor\" for hierarchy \"MCU:inst13\|aftab_core:CORE\|aftab_datapath:datapath\|aftab_AAU:AAU\|aftab_booth_multiplier:MULT\|aftab_booth_datapath:DP\|aftab_adder_subtractor:addSub\"" {  } { { "../MCU/aftab_project/datapath/aftab_aau/aftab_booth_multiplier/aftab_booth_datapath.v" "addSub" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/aftab_project/datapath/aftab_aau/aftab_booth_multiplier/aftab_booth_datapath.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686425363793 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aftab_adder MCU:inst13\|aftab_core:CORE\|aftab_datapath:datapath\|aftab_AAU:AAU\|aftab_booth_multiplier:MULT\|aftab_booth_datapath:DP\|aftab_adder_subtractor:addSub\|aftab_adder:adder_sub " "Elaborating entity \"aftab_adder\" for hierarchy \"MCU:inst13\|aftab_core:CORE\|aftab_datapath:datapath\|aftab_AAU:AAU\|aftab_booth_multiplier:MULT\|aftab_booth_datapath:DP\|aftab_adder_subtractor:addSub\|aftab_adder:adder_sub\"" {  } { { "../MCU/aftab_project/datapath/aftab_adder_subtractor.v" "adder_sub" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/aftab_project/datapath/aftab_adder_subtractor.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686425363797 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aftab_booth_controller MCU:inst13\|aftab_core:CORE\|aftab_datapath:datapath\|aftab_AAU:AAU\|aftab_booth_multiplier:MULT\|aftab_booth_controller:CU " "Elaborating entity \"aftab_booth_controller\" for hierarchy \"MCU:inst13\|aftab_core:CORE\|aftab_datapath:datapath\|aftab_AAU:AAU\|aftab_booth_multiplier:MULT\|aftab_booth_controller:CU\"" {  } { { "../MCU/aftab_project/datapath/aftab_aau/aftab_booth_multiplier/aftab_booth_multiplier.v" "CU" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/aftab_project/datapath/aftab_aau/aftab_booth_multiplier/aftab_booth_multiplier.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686425363802 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cnt_rst aftab_booth_controller.v(45) " "Verilog HDL or VHDL warning at aftab_booth_controller.v(45): object \"cnt_rst\" assigned a value but never read" {  } { { "../MCU/aftab_project/datapath/aftab_aau/aftab_booth_multiplier/aftab_booth_controller.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/aftab_project/datapath/aftab_aau/aftab_booth_multiplier/aftab_booth_controller.v" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1686425363803 "|MCU|aftab_core:CORE|aftab_datapath:datapath|aftab_AAU:AAU|aftab_booth_multiplier:MULT|aftab_booth_controller:CU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aftab_counter MCU:inst13\|aftab_core:CORE\|aftab_datapath:datapath\|aftab_AAU:AAU\|aftab_booth_multiplier:MULT\|aftab_booth_controller:CU\|aftab_counter:counter " "Elaborating entity \"aftab_counter\" for hierarchy \"MCU:inst13\|aftab_core:CORE\|aftab_datapath:datapath\|aftab_AAU:AAU\|aftab_booth_multiplier:MULT\|aftab_booth_controller:CU\|aftab_counter:counter\"" {  } { { "../MCU/aftab_project/datapath/aftab_aau/aftab_booth_multiplier/aftab_booth_controller.v" "counter" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/aftab_project/datapath/aftab_aau/aftab_booth_multiplier/aftab_booth_controller.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686425363806 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 aftab_counter.v(37) " "Verilog HDL assignment warning at aftab_counter.v(37): truncated value with size 32 to match size of target (6)" {  } { { "../MCU/aftab_project/baseModules/aftab_counter.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/aftab_project/baseModules/aftab_counter.v" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1686425363807 "|MCU|aftab_core:CORE|aftab_datapath:datapath|aftab_AAU:AAU|aftab_booth_multiplier:MULT|aftab_booth_controller:CU|aftab_counter:counter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aftab_signed_divider MCU:inst13\|aftab_core:CORE\|aftab_datapath:datapath\|aftab_AAU:AAU\|aftab_signed_divider:SGN_DIV " "Elaborating entity \"aftab_signed_divider\" for hierarchy \"MCU:inst13\|aftab_core:CORE\|aftab_datapath:datapath\|aftab_AAU:AAU\|aftab_signed_divider:SGN_DIV\"" {  } { { "../MCU/aftab_project/datapath/aftab_aau/aftab_AAU.v" "SGN_DIV" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/aftab_project/datapath/aftab_aau/aftab_AAU.v" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686425363812 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aftab_TCL MCU:inst13\|aftab_core:CORE\|aftab_datapath:datapath\|aftab_AAU:AAU\|aftab_signed_divider:SGN_DIV\|aftab_TCL:TCLdividend " "Elaborating entity \"aftab_TCL\" for hierarchy \"MCU:inst13\|aftab_core:CORE\|aftab_datapath:datapath\|aftab_AAU:AAU\|aftab_signed_divider:SGN_DIV\|aftab_TCL:TCLdividend\"" {  } { { "../MCU/aftab_project/datapath/aftab_aau/aftab_su_divider/aftab_signed_divider.v" "TCLdividend" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/aftab_project/datapath/aftab_aau/aftab_su_divider/aftab_signed_divider.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686425363816 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aftab_divider MCU:inst13\|aftab_core:CORE\|aftab_datapath:datapath\|aftab_AAU:AAU\|aftab_signed_divider:SGN_DIV\|aftab_divider:unsignedDiv " "Elaborating entity \"aftab_divider\" for hierarchy \"MCU:inst13\|aftab_core:CORE\|aftab_datapath:datapath\|aftab_AAU:AAU\|aftab_signed_divider:SGN_DIV\|aftab_divider:unsignedDiv\"" {  } { { "../MCU/aftab_project/datapath/aftab_aau/aftab_su_divider/aftab_signed_divider.v" "unsignedDiv" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/aftab_project/datapath/aftab_aau/aftab_su_divider/aftab_signed_divider.v" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686425363823 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aftab_divider_datapath MCU:inst13\|aftab_core:CORE\|aftab_datapath:datapath\|aftab_AAU:AAU\|aftab_signed_divider:SGN_DIV\|aftab_divider:unsignedDiv\|aftab_divider_datapath:DP " "Elaborating entity \"aftab_divider_datapath\" for hierarchy \"MCU:inst13\|aftab_core:CORE\|aftab_datapath:datapath\|aftab_AAU:AAU\|aftab_signed_divider:SGN_DIV\|aftab_divider:unsignedDiv\|aftab_divider_datapath:DP\"" {  } { { "../MCU/aftab_project/datapath/aftab_aau/aftab_su_divider/aftab_divider.v" "DP" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/aftab_project/datapath/aftab_aau/aftab_su_divider/aftab_divider.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686425363827 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aftab_shift_left_register MCU:inst13\|aftab_core:CORE\|aftab_datapath:datapath\|aftab_AAU:AAU\|aftab_signed_divider:SGN_DIV\|aftab_divider:unsignedDiv\|aftab_divider_datapath:DP\|aftab_shift_left_register:RegR " "Elaborating entity \"aftab_shift_left_register\" for hierarchy \"MCU:inst13\|aftab_core:CORE\|aftab_datapath:datapath\|aftab_AAU:AAU\|aftab_signed_divider:SGN_DIV\|aftab_divider:unsignedDiv\|aftab_divider_datapath:DP\|aftab_shift_left_register:RegR\"" {  } { { "../MCU/aftab_project/datapath/aftab_aau/aftab_su_divider/aftab_divider_datapath.v" "RegR" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/aftab_project/datapath/aftab_aau/aftab_su_divider/aftab_divider_datapath.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686425363833 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aftab_shift_left_register MCU:inst13\|aftab_core:CORE\|aftab_datapath:datapath\|aftab_AAU:AAU\|aftab_signed_divider:SGN_DIV\|aftab_divider:unsignedDiv\|aftab_divider_datapath:DP\|aftab_shift_left_register:RegQ " "Elaborating entity \"aftab_shift_left_register\" for hierarchy \"MCU:inst13\|aftab_core:CORE\|aftab_datapath:datapath\|aftab_AAU:AAU\|aftab_signed_divider:SGN_DIV\|aftab_divider:unsignedDiv\|aftab_divider_datapath:DP\|aftab_shift_left_register:RegQ\"" {  } { { "../MCU/aftab_project/datapath/aftab_aau/aftab_su_divider/aftab_divider_datapath.v" "RegQ" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/aftab_project/datapath/aftab_aau/aftab_su_divider/aftab_divider_datapath.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686425363838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aftab_mux2to1_2sel MCU:inst13\|aftab_core:CORE\|aftab_datapath:datapath\|aftab_AAU:AAU\|aftab_signed_divider:SGN_DIV\|aftab_divider:unsignedDiv\|aftab_divider_datapath:DP\|aftab_mux2to1_2sel:MuxAR " "Elaborating entity \"aftab_mux2to1_2sel\" for hierarchy \"MCU:inst13\|aftab_core:CORE\|aftab_datapath:datapath\|aftab_AAU:AAU\|aftab_signed_divider:SGN_DIV\|aftab_divider:unsignedDiv\|aftab_divider_datapath:DP\|aftab_mux2to1_2sel:MuxAR\"" {  } { { "../MCU/aftab_project/datapath/aftab_aau/aftab_su_divider/aftab_divider_datapath.v" "MuxAR" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/aftab_project/datapath/aftab_aau/aftab_su_divider/aftab_divider_datapath.v" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686425363861 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aftab_divider_controller MCU:inst13\|aftab_core:CORE\|aftab_datapath:datapath\|aftab_AAU:AAU\|aftab_signed_divider:SGN_DIV\|aftab_divider:unsignedDiv\|aftab_divider_controller:CU " "Elaborating entity \"aftab_divider_controller\" for hierarchy \"MCU:inst13\|aftab_core:CORE\|aftab_datapath:datapath\|aftab_AAU:AAU\|aftab_signed_divider:SGN_DIV\|aftab_divider:unsignedDiv\|aftab_divider_controller:CU\"" {  } { { "../MCU/aftab_project/datapath/aftab_aau/aftab_su_divider/aftab_divider.v" "CU" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/aftab_project/datapath/aftab_aau/aftab_su_divider/aftab_divider.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686425363867 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aftab_MEM_DAWU MCU:inst13\|aftab_core:CORE\|aftab_datapath:datapath\|aftab_MEM_DAWU:DAWU " "Elaborating entity \"aftab_MEM_DAWU\" for hierarchy \"MCU:inst13\|aftab_core:CORE\|aftab_datapath:datapath\|aftab_MEM_DAWU:DAWU\"" {  } { { "../MCU/aftab_project/aftab_datapath.v" "DAWU" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/aftab_project/aftab_datapath.v" 479 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686425363887 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aftab_DAWU_datapath MCU:inst13\|aftab_core:CORE\|aftab_datapath:datapath\|aftab_MEM_DAWU:DAWU\|aftab_DAWU_datapath:DP " "Elaborating entity \"aftab_DAWU_datapath\" for hierarchy \"MCU:inst13\|aftab_core:CORE\|aftab_datapath:datapath\|aftab_MEM_DAWU:DAWU\|aftab_DAWU_datapath:DP\"" {  } { { "../MCU/aftab_project/datapath/aftab_dawu/aftab_MEM_DAWU.v" "DP" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/aftab_project/datapath/aftab_dawu/aftab_MEM_DAWU.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686425363892 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "orOut aftab_DAWU_datapath.v(46) " "Verilog HDL or VHDL warning at aftab_DAWU_datapath.v(46): object \"orOut\" assigned a value but never read" {  } { { "../MCU/aftab_project/datapath/aftab_dawu/aftab_DAWU_datapath.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/aftab_project/datapath/aftab_dawu/aftab_DAWU_datapath.v" 46 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1686425363894 "|MCU|aftab_core:CORE|aftab_datapath:datapath|aftab_MEM_DAWU:DAWU|aftab_DAWU_datapath:DP"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "par_co aftab_DAWU_datapath.v(130) " "Verilog HDL or VHDL warning at aftab_DAWU_datapath.v(130): object \"par_co\" assigned a value but never read" {  } { { "../MCU/aftab_project/datapath/aftab_dawu/aftab_DAWU_datapath.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/aftab_project/datapath/aftab_dawu/aftab_DAWU_datapath.v" 130 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1686425363894 "|MCU|aftab_core:CORE|aftab_datapath:datapath|aftab_MEM_DAWU:DAWU|aftab_DAWU_datapath:DP"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aftab_register MCU:inst13\|aftab_core:CORE\|aftab_datapath:datapath\|aftab_MEM_DAWU:DAWU\|aftab_DAWU_datapath:DP\|aftab_register:DAWUdataReg0 " "Elaborating entity \"aftab_register\" for hierarchy \"MCU:inst13\|aftab_core:CORE\|aftab_datapath:datapath\|aftab_MEM_DAWU:DAWU\|aftab_DAWU_datapath:DP\|aftab_register:DAWUdataReg0\"" {  } { { "../MCU/aftab_project/datapath/aftab_dawu/aftab_DAWU_datapath.v" "DAWUdataReg0" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/aftab_project/datapath/aftab_dawu/aftab_DAWU_datapath.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686425363900 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aftab_register MCU:inst13\|aftab_core:CORE\|aftab_datapath:datapath\|aftab_MEM_DAWU:DAWU\|aftab_DAWU_datapath:DP\|aftab_register:DAWUnumBytesReg " "Elaborating entity \"aftab_register\" for hierarchy \"MCU:inst13\|aftab_core:CORE\|aftab_datapath:datapath\|aftab_MEM_DAWU:DAWU\|aftab_DAWU_datapath:DP\|aftab_register:DAWUnumBytesReg\"" {  } { { "../MCU/aftab_project/datapath/aftab_dawu/aftab_DAWU_datapath.v" "DAWUnumBytesReg" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/aftab_project/datapath/aftab_dawu/aftab_DAWU_datapath.v" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686425363912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aftab_counter MCU:inst13\|aftab_core:CORE\|aftab_datapath:datapath\|aftab_MEM_DAWU:DAWU\|aftab_DAWU_datapath:DP\|aftab_counter:DAWUcntrNumBytes " "Elaborating entity \"aftab_counter\" for hierarchy \"MCU:inst13\|aftab_core:CORE\|aftab_datapath:datapath\|aftab_MEM_DAWU:DAWU\|aftab_DAWU_datapath:DP\|aftab_counter:DAWUcntrNumBytes\"" {  } { { "../MCU/aftab_project/datapath/aftab_dawu/aftab_DAWU_datapath.v" "DAWUcntrNumBytes" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/aftab_project/datapath/aftab_dawu/aftab_DAWU_datapath.v" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686425363915 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 aftab_counter.v(37) " "Verilog HDL assignment warning at aftab_counter.v(37): truncated value with size 32 to match size of target (2)" {  } { { "../MCU/aftab_project/baseModules/aftab_counter.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/aftab_project/baseModules/aftab_counter.v" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1686425363916 "|MCU|aftab_core:CORE|aftab_datapath:datapath|aftab_MEM_DAWU:DAWU|aftab_DAWU_datapath:DP|aftab_counter:DAWUcntrNumBytes"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aftab_mux4to1 MCU:inst13\|aftab_core:CORE\|aftab_datapath:datapath\|aftab_MEM_DAWU:DAWU\|aftab_DAWU_datapath:DP\|aftab_mux4to1:DAWUmux " "Elaborating entity \"aftab_mux4to1\" for hierarchy \"MCU:inst13\|aftab_core:CORE\|aftab_datapath:datapath\|aftab_MEM_DAWU:DAWU\|aftab_DAWU_datapath:DP\|aftab_mux4to1:DAWUmux\"" {  } { { "../MCU/aftab_project/datapath/aftab_dawu/aftab_DAWU_datapath.v" "DAWUmux" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/aftab_project/datapath/aftab_dawu/aftab_DAWU_datapath.v" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686425363919 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aftab_DAWU_errorDetector MCU:inst13\|aftab_core:CORE\|aftab_datapath:datapath\|aftab_MEM_DAWU:DAWU\|aftab_DAWU_datapath:DP\|aftab_DAWU_errorDetector:DAWU_ERROR_UNIT " "Elaborating entity \"aftab_DAWU_errorDetector\" for hierarchy \"MCU:inst13\|aftab_core:CORE\|aftab_datapath:datapath\|aftab_MEM_DAWU:DAWU\|aftab_DAWU_datapath:DP\|aftab_DAWU_errorDetector:DAWU_ERROR_UNIT\"" {  } { { "../MCU/aftab_project/datapath/aftab_dawu/aftab_DAWU_datapath.v" "DAWU_ERROR_UNIT" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/aftab_project/datapath/aftab_dawu/aftab_DAWU_datapath.v" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686425363923 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aftab_DAWU_controller MCU:inst13\|aftab_core:CORE\|aftab_datapath:datapath\|aftab_MEM_DAWU:DAWU\|aftab_DAWU_controller:CU " "Elaborating entity \"aftab_DAWU_controller\" for hierarchy \"MCU:inst13\|aftab_core:CORE\|aftab_datapath:datapath\|aftab_MEM_DAWU:DAWU\|aftab_DAWU_controller:CU\"" {  } { { "../MCU/aftab_project/datapath/aftab_dawu/aftab_MEM_DAWU.v" "CU" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/aftab_project/datapath/aftab_dawu/aftab_MEM_DAWU.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686425363928 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aftab_MEM_DARU MCU:inst13\|aftab_core:CORE\|aftab_datapath:datapath\|aftab_MEM_DARU:DARU " "Elaborating entity \"aftab_MEM_DARU\" for hierarchy \"MCU:inst13\|aftab_core:CORE\|aftab_datapath:datapath\|aftab_MEM_DARU:DARU\"" {  } { { "../MCU/aftab_project/aftab_datapath.v" "DARU" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/aftab_project/aftab_datapath.v" 497 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686425363933 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aftab_DARU_datapath MCU:inst13\|aftab_core:CORE\|aftab_datapath:datapath\|aftab_MEM_DARU:DARU\|aftab_DARU_datapath:DP " "Elaborating entity \"aftab_DARU_datapath\" for hierarchy \"MCU:inst13\|aftab_core:CORE\|aftab_datapath:datapath\|aftab_MEM_DARU:DARU\|aftab_DARU_datapath:DP\"" {  } { { "../MCU/aftab_project/datapath/aftab_daru/aftab_MEM_DARU.v" "DP" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/aftab_project/datapath/aftab_daru/aftab_MEM_DARU.v" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686425363937 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aftab_decoder2to4 MCU:inst13\|aftab_core:CORE\|aftab_datapath:datapath\|aftab_MEM_DARU:DARU\|aftab_DARU_datapath:DP\|aftab_decoder2to4:dcdr " "Elaborating entity \"aftab_decoder2to4\" for hierarchy \"MCU:inst13\|aftab_core:CORE\|aftab_datapath:datapath\|aftab_MEM_DARU:DARU\|aftab_DARU_datapath:DP\|aftab_decoder2to4:dcdr\"" {  } { { "../MCU/aftab_project/datapath/aftab_daru/aftab_DARU_datapath.v" "dcdr" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/aftab_project/datapath/aftab_daru/aftab_DARU_datapath.v" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686425363948 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aftab_opt_adder MCU:inst13\|aftab_core:CORE\|aftab_datapath:datapath\|aftab_MEM_DARU:DARU\|aftab_DARU_datapath:DP\|aftab_opt_adder:Adder " "Elaborating entity \"aftab_opt_adder\" for hierarchy \"MCU:inst13\|aftab_core:CORE\|aftab_datapath:datapath\|aftab_MEM_DARU:DARU\|aftab_DARU_datapath:DP\|aftab_opt_adder:Adder\"" {  } { { "../MCU/aftab_project/datapath/aftab_daru/aftab_DARU_datapath.v" "Adder" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/aftab_project/datapath/aftab_daru/aftab_DARU_datapath.v" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686425363970 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aftab_adder MCU:inst13\|aftab_core:CORE\|aftab_datapath:datapath\|aftab_MEM_DARU:DARU\|aftab_DARU_datapath:DP\|aftab_opt_adder:Adder\|aftab_adder:full_adder1 " "Elaborating entity \"aftab_adder\" for hierarchy \"MCU:inst13\|aftab_core:CORE\|aftab_datapath:datapath\|aftab_MEM_DARU:DARU\|aftab_DARU_datapath:DP\|aftab_opt_adder:Adder\|aftab_adder:full_adder1\"" {  } { { "../MCU/aftab_project/baseModules/aftab_opt_adder.v" "full_adder1" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/aftab_project/baseModules/aftab_opt_adder.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686425363976 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aftab_DARU_errorDetector MCU:inst13\|aftab_core:CORE\|aftab_datapath:datapath\|aftab_MEM_DARU:DARU\|aftab_DARU_datapath:DP\|aftab_DARU_errorDetector:ERROR_UNIT " "Elaborating entity \"aftab_DARU_errorDetector\" for hierarchy \"MCU:inst13\|aftab_core:CORE\|aftab_datapath:datapath\|aftab_MEM_DARU:DARU\|aftab_DARU_datapath:DP\|aftab_DARU_errorDetector:ERROR_UNIT\"" {  } { { "../MCU/aftab_project/datapath/aftab_daru/aftab_DARU_datapath.v" "ERROR_UNIT" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/aftab_project/datapath/aftab_daru/aftab_DARU_datapath.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686425364073 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aftab_DARU_controller MCU:inst13\|aftab_core:CORE\|aftab_datapath:datapath\|aftab_MEM_DARU:DARU\|aftab_DARU_controller:CU " "Elaborating entity \"aftab_DARU_controller\" for hierarchy \"MCU:inst13\|aftab_core:CORE\|aftab_datapath:datapath\|aftab_MEM_DARU:DARU\|aftab_DARU_controller:CU\"" {  } { { "../MCU/aftab_project/datapath/aftab_daru/aftab_MEM_DARU.v" "CU" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/aftab_project/datapath/aftab_daru/aftab_MEM_DARU.v" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686425364080 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aftab_sulu MCU:inst13\|aftab_core:CORE\|aftab_datapath:datapath\|aftab_sulu:sulu " "Elaborating entity \"aftab_sulu\" for hierarchy \"MCU:inst13\|aftab_core:CORE\|aftab_datapath:datapath\|aftab_sulu:sulu\"" {  } { { "../MCU/aftab_project/aftab_datapath.v" "sulu" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/aftab_project/aftab_datapath.v" 505 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686425364085 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aftab_CSRISL MCU:inst13\|aftab_core:CORE\|aftab_datapath:datapath\|aftab_CSRISL:CSRISL " "Elaborating entity \"aftab_CSRISL\" for hierarchy \"MCU:inst13\|aftab_core:CORE\|aftab_datapath:datapath\|aftab_CSRISL:CSRISL\"" {  } { { "../MCU/aftab_project/aftab_datapath.v" "CSRISL" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/aftab_project/aftab_datapath.v" 552 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686425364093 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aftab_register_bank MCU:inst13\|aftab_core:CORE\|aftab_datapath:datapath\|aftab_register_bank:register_bank " "Elaborating entity \"aftab_register_bank\" for hierarchy \"MCU:inst13\|aftab_core:CORE\|aftab_datapath:datapath\|aftab_register_bank:register_bank\"" {  } { { "../MCU/aftab_project/aftab_datapath.v" "register_bank" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/aftab_project/aftab_datapath.v" 575 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686425364098 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aftab_CSR_registers MCU:inst13\|aftab_core:CORE\|aftab_datapath:datapath\|aftab_register_bank:register_bank\|aftab_CSR_registers:CSR_registers " "Elaborating entity \"aftab_CSR_registers\" for hierarchy \"MCU:inst13\|aftab_core:CORE\|aftab_datapath:datapath\|aftab_register_bank:register_bank\|aftab_CSR_registers:CSR_registers\"" {  } { { "../MCU/aftab_project/datapath/aftab_interrupt/aftab_register_bank.v" "CSR_registers" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/aftab_project/datapath/aftab_interrupt/aftab_register_bank.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686425364103 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i aftab_CSR_registers.v(33) " "Verilog HDL Always Construct warning at aftab_CSR_registers.v(33): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "../MCU/aftab_project/datapath/aftab_interrupt/aftab_CSR_registers.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/aftab_project/datapath/aftab_interrupt/aftab_CSR_registers.v" 33 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1686425364112 "|MCU|aftab_core:CORE|aftab_datapath:datapath|aftab_register_bank:register_bank|aftab_CSR_registers:CSR_registers"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aftab_CSR_address_logic MCU:inst13\|aftab_core:CORE\|aftab_datapath:datapath\|aftab_register_bank:register_bank\|aftab_CSR_address_logic:CSR_address_logic " "Elaborating entity \"aftab_CSR_address_logic\" for hierarchy \"MCU:inst13\|aftab_core:CORE\|aftab_datapath:datapath\|aftab_register_bank:register_bank\|aftab_CSR_address_logic:CSR_address_logic\"" {  } { { "../MCU/aftab_project/datapath/aftab_interrupt/aftab_register_bank.v" "CSR_address_logic" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/aftab_project/datapath/aftab_interrupt/aftab_register_bank.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686425364116 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aftab_oneBitReg MCU:inst13\|aftab_core:CORE\|aftab_datapath:datapath\|aftab_register_bank:register_bank\|aftab_oneBitReg:mieFieldCCregister " "Elaborating entity \"aftab_oneBitReg\" for hierarchy \"MCU:inst13\|aftab_core:CORE\|aftab_datapath:datapath\|aftab_register_bank:register_bank\|aftab_oneBitReg:mieFieldCCregister\"" {  } { { "../MCU/aftab_project/datapath/aftab_interrupt/aftab_register_bank.v" "mieFieldCCregister" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/aftab_project/datapath/aftab_interrupt/aftab_register_bank.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686425364124 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aftab_CSR_counter MCU:inst13\|aftab_core:CORE\|aftab_datapath:datapath\|aftab_CSR_counter:CSRCounter " "Elaborating entity \"aftab_CSR_counter\" for hierarchy \"MCU:inst13\|aftab_core:CORE\|aftab_datapath:datapath\|aftab_CSR_counter:CSRCounter\"" {  } { { "../MCU/aftab_project/aftab_datapath.v" "CSRCounter" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/aftab_project/aftab_datapath.v" 587 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686425364131 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 aftab_CSR_counter.v(46) " "Verilog HDL assignment warning at aftab_CSR_counter.v(46): truncated value with size 32 to match size of target (3)" {  } { { "../MCU/aftab_project/datapath/aftab_interrupt/aftab_CSR_counter.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/aftab_project/datapath/aftab_interrupt/aftab_CSR_counter.v" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1686425364132 "|MCU|aftab_core:CORE|aftab_datapath:datapath|aftab_CSR_counter:CSRCounter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 aftab_CSR_counter.v(48) " "Verilog HDL assignment warning at aftab_CSR_counter.v(48): truncated value with size 32 to match size of target (3)" {  } { { "../MCU/aftab_project/datapath/aftab_interrupt/aftab_CSR_counter.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/aftab_project/datapath/aftab_interrupt/aftab_CSR_counter.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1686425364132 "|MCU|aftab_core:CORE|aftab_datapath:datapath|aftab_CSR_counter:CSRCounter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aftab_CSR_addressing_decoder MCU:inst13\|aftab_core:CORE\|aftab_datapath:datapath\|aftab_CSR_addressing_decoder:CSRAddressingDecoder " "Elaborating entity \"aftab_CSR_addressing_decoder\" for hierarchy \"MCU:inst13\|aftab_core:CORE\|aftab_datapath:datapath\|aftab_CSR_addressing_decoder:CSRAddressingDecoder\"" {  } { { "../MCU/aftab_project/aftab_datapath.v" "CSRAddressingDecoder" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/aftab_project/aftab_datapath.v" 593 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686425364135 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aftab_mux2to1_2sel MCU:inst13\|aftab_core:CORE\|aftab_datapath:datapath\|aftab_mux2to1_2sel:mux8 " "Elaborating entity \"aftab_mux2to1_2sel\" for hierarchy \"MCU:inst13\|aftab_core:CORE\|aftab_datapath:datapath\|aftab_mux2to1_2sel:mux8\"" {  } { { "../MCU/aftab_project/aftab_datapath.v" "mux8" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/aftab_project/aftab_datapath.v" 612 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686425364139 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aftab_ICCD MCU:inst13\|aftab_core:CORE\|aftab_datapath:datapath\|aftab_ICCD:interrCheckCauseDetection " "Elaborating entity \"aftab_ICCD\" for hierarchy \"MCU:inst13\|aftab_core:CORE\|aftab_datapath:datapath\|aftab_ICCD:interrCheckCauseDetection\"" {  } { { "../MCU/aftab_project/aftab_datapath.v" "interrCheckCauseDetection" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/aftab_project/aftab_datapath.v" 638 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686425364143 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aftab_register MCU:inst13\|aftab_core:CORE\|aftab_datapath:datapath\|aftab_register:regExceptionFlags " "Elaborating entity \"aftab_register\" for hierarchy \"MCU:inst13\|aftab_core:CORE\|aftab_datapath:datapath\|aftab_register:regExceptionFlags\"" {  } { { "../MCU/aftab_project/aftab_datapath.v" "regExceptionFlags" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/aftab_project/aftab_datapath.v" 648 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686425364148 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aftab_isagu MCU:inst13\|aftab_core:CORE\|aftab_datapath:datapath\|aftab_isagu:interruptStartAddressGenerator " "Elaborating entity \"aftab_isagu\" for hierarchy \"MCU:inst13\|aftab_core:CORE\|aftab_datapath:datapath\|aftab_isagu:interruptStartAddressGenerator\"" {  } { { "../MCU/aftab_project/aftab_datapath.v" "interruptStartAddressGenerator" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/aftab_project/aftab_datapath.v" 670 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686425364152 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aftab_controller MCU:inst13\|aftab_core:CORE\|aftab_controller:CU " "Elaborating entity \"aftab_controller\" for hierarchy \"MCU:inst13\|aftab_core:CORE\|aftab_controller:CU\"" {  } { { "../MCU/aftab_project/aftab_core.v" "CU" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/aftab_project/aftab_core.v" 438 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686425364157 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "func5 aftab_controller.v(235) " "Verilog HDL or VHDL warning at aftab_controller.v(235): object \"func5\" assigned a value but never read" {  } { { "../MCU/aftab_project/aftab_controller.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/aftab_project/aftab_controller.v" 235 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1686425364160 "|MCU|aftab_core:CORE|aftab_controller:CU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_interface MCU:inst13\|UART_interface:URT " "Elaborating entity \"UART_interface\" for hierarchy \"MCU:inst13\|UART_interface:URT\"" {  } { { "../MCU/MCU.v" "URT" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/MCU.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686425364163 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "interleavedRegister MCU:inst13\|UART_interface:URT\|interleavedRegister:BRreg " "Elaborating entity \"interleavedRegister\" for hierarchy \"MCU:inst13\|UART_interface:URT\|interleavedRegister:BRreg\"" {  } { { "../MCU/UART/UART_interface.v" "BRreg" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/UART/UART_interface.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686425364167 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_reg MCU:inst13\|UART_interface:URT\|UART_reg:TXreg " "Elaborating entity \"UART_reg\" for hierarchy \"MCU:inst13\|UART_interface:URT\|UART_reg:TXreg\"" {  } { { "../MCU/UART/UART_interface.v" "TXreg" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/UART/UART_interface.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686425364171 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart MCU:inst13\|UART_interface:URT\|uart:UART " "Elaborating entity \"uart\" for hierarchy \"MCU:inst13\|UART_interface:URT\|uart:UART\"" {  } { { "../MCU/UART/UART_interface.v" "UART" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/UART/UART_interface.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686425364177 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_tx MCU:inst13\|UART_interface:URT\|uart:UART\|uart_tx:UART_TX_INST " "Elaborating entity \"uart_tx\" for hierarchy \"MCU:inst13\|UART_interface:URT\|uart:UART\|uart_tx:UART_TX_INST\"" {  } { { "../MCU/UART/uart.v" "UART_TX_INST" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/UART/uart.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686425364182 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 uart_tx.v(103) " "Verilog HDL assignment warning at uart_tx.v(103): truncated value with size 32 to match size of target (3)" {  } { { "../MCU/UART/uart_tx.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/UART/uart_tx.v" 103 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1686425364185 "|MCU|UART_interface:URT|uart:UART|uart_tx:UART_TX_INST"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_rx MCU:inst13\|UART_interface:URT\|uart:UART\|uart_rx:UART_RX_INST " "Elaborating entity \"uart_rx\" for hierarchy \"MCU:inst13\|UART_interface:URT\|uart:UART\|uart_rx:UART_RX_INST\"" {  } { { "../MCU/UART/uart.v" "UART_RX_INST" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/UART/uart.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686425364189 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 uart_rx.v(117) " "Verilog HDL assignment warning at uart_rx.v(117): truncated value with size 32 to match size of target (3)" {  } { { "../MCU/UART/uart_rx.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/UART/uart_rx.v" 117 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1686425364193 "|MCU|UART_interface:URT|uart:UART|uart_rx:UART_RX_INST"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_Conf MCU:inst13\|UART_interface:URT\|UART_Conf:CNFreg " "Elaborating entity \"UART_Conf\" for hierarchy \"MCU:inst13\|UART_interface:URT\|UART_Conf:CNFreg\"" {  } { { "../MCU/UART/UART_interface.v" "CNFreg" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/UART/UART_interface.v" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686425364198 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "timerIO MCU:inst13\|timerIO:TMR " "Elaborating entity \"timerIO\" for hierarchy \"MCU:inst13\|timerIO:TMR\"" {  } { { "../MCU/MCU.v" "TMR" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/MCU.v" 248 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686425364202 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counterIO MCU:inst13\|timerIO:TMR\|counterIO:countr " "Elaborating entity \"counterIO\" for hierarchy \"MCU:inst13\|timerIO:TMR\|counterIO:countr\"" {  } { { "../MCU/Timer/timer.v" "countr" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/Timer/timer.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686425364211 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CNFregister MCU:inst13\|timerIO:TMR\|CNFregister:ConfReg " "Elaborating entity \"CNFregister\" for hierarchy \"MCU:inst13\|timerIO:TMR\|CNFregister:ConfReg\"" {  } { { "../MCU/Timer/timer.v" "ConfReg" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/Timer/timer.v" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686425364215 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "internalBus MCU:inst13\|internalBus:INTERNAL_BUS " "Elaborating entity \"internalBus\" for hierarchy \"MCU:inst13\|internalBus:INTERNAL_BUS\"" {  } { { "../MCU/MCU.v" "INTERNAL_BUS" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/MCU.v" 368 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686425364219 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arbiter MCU:inst13\|internalBus:INTERNAL_BUS\|arbiter:ARBITER " "Elaborating entity \"arbiter\" for hierarchy \"MCU:inst13\|internalBus:INTERNAL_BUS\|arbiter:ARBITER\"" {  } { { "../MCU/Communicaion/internalBus.v" "ARBITER" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/Communicaion/internalBus.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686425364223 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "externalBus MCU:inst13\|externalBus:EXTERNAL_BUS " "Elaborating entity \"externalBus\" for hierarchy \"MCU:inst13\|externalBus:EXTERNAL_BUS\"" {  } { { "../MCU/MCU.v" "EXTERNAL_BUS" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/MCU.v" 399 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686425364239 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ready ready:inst " "Elaborating entity \"ready\" for hierarchy \"ready:inst\"" {  } { { "MCU_schematic.bdf" "inst" { Schematic "D:/MCI/ICDC-2023/Microcontroller/quartus/MCU_schematic.bdf" { { 752 1032 1208 864 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686425364245 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "interface interface.v(2) " "Verilog HDL Declaration warning at interface.v(2): \"interface\" is SystemVerilog-2005 keyword" {  } { { "interface.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/quartus/interface.v" 2 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Quartus II" 0 -1 1686425364259 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DT dt interface.v(15) " "Verilog HDL Declaration information at interface.v(15): object \"DT\" differs only in case from object \"dt\" in the same scope" {  } { { "interface.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/quartus/interface.v" 15 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1686425364260 ""}
{ "Warning" "WSGN_SEARCH_FILE" "interface.v 1 1 " "Using design file interface.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 interface " "Found entity 1: interface" {  } { { "interface.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/quartus/interface.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686425364262 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1686425364262 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "interface interface:inst7 " "Elaborating entity \"interface\" for hierarchy \"interface:inst7\"" {  } { { "MCU_schematic.bdf" "inst7" { Schematic "D:/MCI/ICDC-2023/Microcontroller/quartus/MCU_schematic.bdf" { { 592 600 832 768 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686425364264 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 interface.v(25) " "Verilog HDL assignment warning at interface.v(25): truncated value with size 2 to match size of target (1)" {  } { { "interface.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/quartus/interface.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1686425364266 "|MCU_schematic|interface:inst7"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "add interface.v(55) " "Verilog HDL Always Construct warning at interface.v(55): variable \"add\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "interface.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/quartus/interface.v" 55 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1686425364266 "|MCU_schematic|interface:inst7"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "LED4 interface.v(54) " "Verilog HDL Always Construct warning at interface.v(54): inferring latch(es) for variable \"LED4\", which holds its previous value in one or more paths through the always construct" {  } { { "interface.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/quartus/interface.v" 54 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1686425364266 "|MCU_schematic|interface:inst7"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "add interface.v(61) " "Verilog HDL Always Construct warning at interface.v(61): variable \"add\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "interface.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/quartus/interface.v" 61 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1686425364266 "|MCU_schematic|interface:inst7"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "LED1 interface.v(60) " "Verilog HDL Always Construct warning at interface.v(60): inferring latch(es) for variable \"LED1\", which holds its previous value in one or more paths through the always construct" {  } { { "interface.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/quartus/interface.v" 60 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1686425364266 "|MCU_schematic|interface:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LED1\[0\] interface.v(60) " "Inferred latch for \"LED1\[0\]\" at interface.v(60)" {  } { { "interface.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/quartus/interface.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686425364266 "|MCU_schematic|interface:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LED1\[1\] interface.v(60) " "Inferred latch for \"LED1\[1\]\" at interface.v(60)" {  } { { "interface.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/quartus/interface.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686425364266 "|MCU_schematic|interface:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LED1\[2\] interface.v(60) " "Inferred latch for \"LED1\[2\]\" at interface.v(60)" {  } { { "interface.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/quartus/interface.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686425364266 "|MCU_schematic|interface:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LED1\[3\] interface.v(60) " "Inferred latch for \"LED1\[3\]\" at interface.v(60)" {  } { { "interface.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/quartus/interface.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686425364266 "|MCU_schematic|interface:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LED1\[4\] interface.v(60) " "Inferred latch for \"LED1\[4\]\" at interface.v(60)" {  } { { "interface.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/quartus/interface.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686425364266 "|MCU_schematic|interface:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LED1\[5\] interface.v(60) " "Inferred latch for \"LED1\[5\]\" at interface.v(60)" {  } { { "interface.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/quartus/interface.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686425364267 "|MCU_schematic|interface:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LED1\[6\] interface.v(60) " "Inferred latch for \"LED1\[6\]\" at interface.v(60)" {  } { { "interface.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/quartus/interface.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686425364267 "|MCU_schematic|interface:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LED1\[7\] interface.v(60) " "Inferred latch for \"LED1\[7\]\" at interface.v(60)" {  } { { "interface.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/quartus/interface.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686425364267 "|MCU_schematic|interface:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LED4\[0\] interface.v(54) " "Inferred latch for \"LED4\[0\]\" at interface.v(54)" {  } { { "interface.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/quartus/interface.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686425364267 "|MCU_schematic|interface:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LED4\[1\] interface.v(54) " "Inferred latch for \"LED4\[1\]\" at interface.v(54)" {  } { { "interface.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/quartus/interface.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686425364267 "|MCU_schematic|interface:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LED4\[2\] interface.v(54) " "Inferred latch for \"LED4\[2\]\" at interface.v(54)" {  } { { "interface.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/quartus/interface.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686425364267 "|MCU_schematic|interface:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LED4\[3\] interface.v(54) " "Inferred latch for \"LED4\[3\]\" at interface.v(54)" {  } { { "interface.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/quartus/interface.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686425364267 "|MCU_schematic|interface:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LED4\[4\] interface.v(54) " "Inferred latch for \"LED4\[4\]\" at interface.v(54)" {  } { { "interface.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/quartus/interface.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686425364267 "|MCU_schematic|interface:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LED4\[5\] interface.v(54) " "Inferred latch for \"LED4\[5\]\" at interface.v(54)" {  } { { "interface.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/quartus/interface.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686425364267 "|MCU_schematic|interface:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LED4\[6\] interface.v(54) " "Inferred latch for \"LED4\[6\]\" at interface.v(54)" {  } { { "interface.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/quartus/interface.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686425364267 "|MCU_schematic|interface:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LED4\[7\] interface.v(54) " "Inferred latch for \"LED4\[7\]\" at interface.v(54)" {  } { { "interface.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/quartus/interface.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686425364267 "|MCU_schematic|interface:inst7"}
{ "Warning" "WSGN_SEARCH_FILE" "offchip.v 1 1 " "Using design file offchip.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 offChip " "Found entity 1: offChip" {  } { { "offchip.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/quartus/offchip.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686425364282 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1686425364282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "offChip offChip:inst6 " "Elaborating entity \"offChip\" for hierarchy \"offChip:inst6\"" {  } { { "MCU_schematic.bdf" "inst6" { Schematic "D:/MCI/ICDC-2023/Microcontroller/quartus/MCU_schematic.bdf" { { 616 952 1168 744 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686425364286 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram offChip:inst6\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"offChip:inst6\|altsyncram:altsyncram_component\"" {  } { { "offChip.v" "altsyncram_component" { Text "D:/MCI/ICDC-2023/Microcontroller/quartus/offChip.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686425364343 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "offChip:inst6\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"offChip:inst6\|altsyncram:altsyncram_component\"" {  } { { "offChip.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/quartus/offChip.v" 88 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1686425364345 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "offChip:inst6\|altsyncram:altsyncram_component " "Instantiated megafunction \"offChip:inst6\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686425364345 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686425364345 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV GX " "Parameter \"intended_device_family\" = \"Cyclone IV GX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686425364345 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686425364345 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686425364345 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16384 " "Parameter \"numwords_a\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686425364345 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686425364345 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686425364345 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686425364345 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686425364345 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686425364345 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 14 " "Parameter \"widthad_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686425364345 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686425364345 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686425364345 ""}  } { { "offChip.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/quartus/offChip.v" 88 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1686425364345 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1vf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1vf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1vf1 " "Found entity 1: altsyncram_1vf1" {  } { { "db/altsyncram_1vf1.tdf" "" { Text "D:/MCI/ICDC-2023/Microcontroller/quartus/db/altsyncram_1vf1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686425364427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686425364427 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_1vf1 offChip:inst6\|altsyncram:altsyncram_component\|altsyncram_1vf1:auto_generated " "Elaborating entity \"altsyncram_1vf1\" for hierarchy \"offChip:inst6\|altsyncram:altsyncram_component\|altsyncram_1vf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/programs/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686425364430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_d0b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_d0b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_d0b " "Found entity 1: decode_d0b" {  } { { "db/decode_d0b.tdf" "" { Text "D:/MCI/ICDC-2023/Microcontroller/quartus/db/decode_d0b.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686425364498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686425364498 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_d0b offChip:inst6\|altsyncram:altsyncram_component\|altsyncram_1vf1:auto_generated\|decode_d0b:decode3 " "Elaborating entity \"decode_d0b\" for hierarchy \"offChip:inst6\|altsyncram:altsyncram_component\|altsyncram_1vf1:auto_generated\|decode_d0b:decode3\"" {  } { { "db/altsyncram_1vf1.tdf" "decode3" { Text "D:/MCI/ICDC-2023/Microcontroller/quartus/db/altsyncram_1vf1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686425364501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_tqb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_tqb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_tqb " "Found entity 1: mux_tqb" {  } { { "db/mux_tqb.tdf" "" { Text "D:/MCI/ICDC-2023/Microcontroller/quartus/db/mux_tqb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686425364571 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686425364571 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_tqb offChip:inst6\|altsyncram:altsyncram_component\|altsyncram_1vf1:auto_generated\|mux_tqb:mux2 " "Elaborating entity \"mux_tqb\" for hierarchy \"offChip:inst6\|altsyncram:altsyncram_component\|altsyncram_1vf1:auto_generated\|mux_tqb:mux2\"" {  } { { "db/altsyncram_1vf1.tdf" "mux2" { Text "D:/MCI/ICDC-2023/Microcontroller/quartus/db/altsyncram_1vf1.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686425364574 ""}
{ "Warning" "WSGN_SEARCH_FILE" "sram.v 1 1 " "Using design file sram.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 SRAM " "Found entity 1: SRAM" {  } { { "sram.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/quartus/sram.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686425364591 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1686425364591 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SRAM SRAM:inst2 " "Elaborating entity \"SRAM\" for hierarchy \"SRAM:inst2\"" {  } { { "MCU_schematic.bdf" "inst2" { Schematic "D:/MCI/ICDC-2023/Microcontroller/quartus/MCU_schematic.bdf" { { 328 1184 1400 456 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686425364594 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SRAM:inst2\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"SRAM:inst2\|altsyncram:altsyncram_component\"" {  } { { "SRAM.v" "altsyncram_component" { Text "D:/MCI/ICDC-2023/Microcontroller/quartus/SRAM.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686425364602 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SRAM:inst2\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"SRAM:inst2\|altsyncram:altsyncram_component\"" {  } { { "SRAM.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/quartus/SRAM.v" 88 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1686425364604 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SRAM:inst2\|altsyncram:altsyncram_component " "Instantiated megafunction \"SRAM:inst2\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686425364604 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686425364604 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../SRAM.mif " "Parameter \"init_file\" = \"../SRAM.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686425364604 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV GX " "Parameter \"intended_device_family\" = \"Cyclone IV GX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686425364604 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686425364604 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686425364604 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686425364604 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686425364604 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686425364604 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686425364604 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686425364604 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686425364604 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686425364604 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686425364604 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686425364604 ""}  } { { "SRAM.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/quartus/SRAM.v" 88 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1686425364604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8th1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_8th1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8th1 " "Found entity 1: altsyncram_8th1" {  } { { "db/altsyncram_8th1.tdf" "" { Text "D:/MCI/ICDC-2023/Microcontroller/quartus/db/altsyncram_8th1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686425364683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686425364683 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_8th1 SRAM:inst2\|altsyncram:altsyncram_component\|altsyncram_8th1:auto_generated " "Elaborating entity \"altsyncram_8th1\" for hierarchy \"SRAM:inst2\|altsyncram:altsyncram_component\|altsyncram_8th1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/programs/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686425364686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_mb24.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_mb24.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_mb24 " "Found entity 1: altsyncram_mb24" {  } { { "db/altsyncram_mb24.tdf" "" { Text "D:/MCI/ICDC-2023/Microcontroller/quartus/db/altsyncram_mb24.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686425370860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686425370860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_n0d.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_n0d.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_n0d " "Found entity 1: mux_n0d" {  } { { "db/mux_n0d.tdf" "" { Text "D:/MCI/ICDC-2023/Microcontroller/quartus/db/mux_n0d.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686425371075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686425371075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_73g.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_73g.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_73g " "Found entity 1: decode_73g" {  } { { "db/decode_73g.tdf" "" { Text "D:/MCI/ICDC-2023/Microcontroller/quartus/db/decode_73g.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686425371174 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686425371174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_5pi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_5pi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_5pi " "Found entity 1: cntr_5pi" {  } { { "db/cntr_5pi.tdf" "" { Text "D:/MCI/ICDC-2023/Microcontroller/quartus/db/cntr_5pi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686425371318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686425371318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_2mc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_2mc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_2mc " "Found entity 1: cmpr_2mc" {  } { { "db/cmpr_2mc.tdf" "" { Text "D:/MCI/ICDC-2023/Microcontroller/quartus/db/cmpr_2mc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686425371391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686425371391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_gdj.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_gdj.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_gdj " "Found entity 1: cntr_gdj" {  } { { "db/cntr_gdj.tdf" "" { Text "D:/MCI/ICDC-2023/Microcontroller/quartus/db/cntr_gdj.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686425371498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686425371498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_aki.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_aki.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_aki " "Found entity 1: cntr_aki" {  } { { "db/cntr_aki.tdf" "" { Text "D:/MCI/ICDC-2023/Microcontroller/quartus/db/cntr_aki.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686425371628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686425371628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_lkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_lkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_lkc " "Found entity 1: cmpr_lkc" {  } { { "db/cmpr_lkc.tdf" "" { Text "D:/MCI/ICDC-2023/Microcontroller/quartus/db/cmpr_lkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686425371699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686425371699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_s6j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_s6j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_s6j " "Found entity 1: cntr_s6j" {  } { { "db/cntr_s6j.tdf" "" { Text "D:/MCI/ICDC-2023/Microcontroller/quartus/db/cntr_s6j.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686425371802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686425371802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_hkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_hkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_hkc " "Found entity 1: cmpr_hkc" {  } { { "db/cmpr_hkc.tdf" "" { Text "D:/MCI/ICDC-2023/Microcontroller/quartus/db/cmpr_hkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686425371877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686425371877 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "Quartus II" 0 -1 1686425373046 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "offChip:inst6\|altsyncram:altsyncram_component\|altsyncram_1vf1:auto_generated\|ram_block1a0 " "Synthesized away node \"offChip:inst6\|altsyncram:altsyncram_component\|altsyncram_1vf1:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_1vf1.tdf" "" { Text "D:/MCI/ICDC-2023/Microcontroller/quartus/db/altsyncram_1vf1.tdf" 47 2 0 } } { "altsyncram.tdf" "" { Text "d:/programs/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "offChip.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/quartus/offChip.v" 88 0 0 } } { "MCU_schematic.bdf" "" { Schematic "D:/MCI/ICDC-2023/Microcontroller/quartus/MCU_schematic.bdf" { { 616 952 1168 744 "inst6" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1686425374715 "|MCU_schematic|offChip:inst6|altsyncram:altsyncram_component|altsyncram_1vf1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "offChip:inst6\|altsyncram:altsyncram_component\|altsyncram_1vf1:auto_generated\|ram_block1a1 " "Synthesized away node \"offChip:inst6\|altsyncram:altsyncram_component\|altsyncram_1vf1:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_1vf1.tdf" "" { Text "D:/MCI/ICDC-2023/Microcontroller/quartus/db/altsyncram_1vf1.tdf" 68 2 0 } } { "altsyncram.tdf" "" { Text "d:/programs/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "offChip.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/quartus/offChip.v" 88 0 0 } } { "MCU_schematic.bdf" "" { Schematic "D:/MCI/ICDC-2023/Microcontroller/quartus/MCU_schematic.bdf" { { 616 952 1168 744 "inst6" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1686425374715 "|MCU_schematic|offChip:inst6|altsyncram:altsyncram_component|altsyncram_1vf1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "offChip:inst6\|altsyncram:altsyncram_component\|altsyncram_1vf1:auto_generated\|ram_block1a2 " "Synthesized away node \"offChip:inst6\|altsyncram:altsyncram_component\|altsyncram_1vf1:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_1vf1.tdf" "" { Text "D:/MCI/ICDC-2023/Microcontroller/quartus/db/altsyncram_1vf1.tdf" 89 2 0 } } { "altsyncram.tdf" "" { Text "d:/programs/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "offChip.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/quartus/offChip.v" 88 0 0 } } { "MCU_schematic.bdf" "" { Schematic "D:/MCI/ICDC-2023/Microcontroller/quartus/MCU_schematic.bdf" { { 616 952 1168 744 "inst6" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1686425374715 "|MCU_schematic|offChip:inst6|altsyncram:altsyncram_component|altsyncram_1vf1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "offChip:inst6\|altsyncram:altsyncram_component\|altsyncram_1vf1:auto_generated\|ram_block1a3 " "Synthesized away node \"offChip:inst6\|altsyncram:altsyncram_component\|altsyncram_1vf1:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_1vf1.tdf" "" { Text "D:/MCI/ICDC-2023/Microcontroller/quartus/db/altsyncram_1vf1.tdf" 110 2 0 } } { "altsyncram.tdf" "" { Text "d:/programs/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "offChip.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/quartus/offChip.v" 88 0 0 } } { "MCU_schematic.bdf" "" { Schematic "D:/MCI/ICDC-2023/Microcontroller/quartus/MCU_schematic.bdf" { { 616 952 1168 744 "inst6" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1686425374715 "|MCU_schematic|offChip:inst6|altsyncram:altsyncram_component|altsyncram_1vf1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "offChip:inst6\|altsyncram:altsyncram_component\|altsyncram_1vf1:auto_generated\|ram_block1a4 " "Synthesized away node \"offChip:inst6\|altsyncram:altsyncram_component\|altsyncram_1vf1:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_1vf1.tdf" "" { Text "D:/MCI/ICDC-2023/Microcontroller/quartus/db/altsyncram_1vf1.tdf" 131 2 0 } } { "altsyncram.tdf" "" { Text "d:/programs/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "offChip.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/quartus/offChip.v" 88 0 0 } } { "MCU_schematic.bdf" "" { Schematic "D:/MCI/ICDC-2023/Microcontroller/quartus/MCU_schematic.bdf" { { 616 952 1168 744 "inst6" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1686425374715 "|MCU_schematic|offChip:inst6|altsyncram:altsyncram_component|altsyncram_1vf1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "offChip:inst6\|altsyncram:altsyncram_component\|altsyncram_1vf1:auto_generated\|ram_block1a5 " "Synthesized away node \"offChip:inst6\|altsyncram:altsyncram_component\|altsyncram_1vf1:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_1vf1.tdf" "" { Text "D:/MCI/ICDC-2023/Microcontroller/quartus/db/altsyncram_1vf1.tdf" 152 2 0 } } { "altsyncram.tdf" "" { Text "d:/programs/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "offChip.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/quartus/offChip.v" 88 0 0 } } { "MCU_schematic.bdf" "" { Schematic "D:/MCI/ICDC-2023/Microcontroller/quartus/MCU_schematic.bdf" { { 616 952 1168 744 "inst6" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1686425374715 "|MCU_schematic|offChip:inst6|altsyncram:altsyncram_component|altsyncram_1vf1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "offChip:inst6\|altsyncram:altsyncram_component\|altsyncram_1vf1:auto_generated\|ram_block1a6 " "Synthesized away node \"offChip:inst6\|altsyncram:altsyncram_component\|altsyncram_1vf1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_1vf1.tdf" "" { Text "D:/MCI/ICDC-2023/Microcontroller/quartus/db/altsyncram_1vf1.tdf" 173 2 0 } } { "altsyncram.tdf" "" { Text "d:/programs/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "offChip.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/quartus/offChip.v" 88 0 0 } } { "MCU_schematic.bdf" "" { Schematic "D:/MCI/ICDC-2023/Microcontroller/quartus/MCU_schematic.bdf" { { 616 952 1168 744 "inst6" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1686425374715 "|MCU_schematic|offChip:inst6|altsyncram:altsyncram_component|altsyncram_1vf1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "offChip:inst6\|altsyncram:altsyncram_component\|altsyncram_1vf1:auto_generated\|ram_block1a7 " "Synthesized away node \"offChip:inst6\|altsyncram:altsyncram_component\|altsyncram_1vf1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_1vf1.tdf" "" { Text "D:/MCI/ICDC-2023/Microcontroller/quartus/db/altsyncram_1vf1.tdf" 194 2 0 } } { "altsyncram.tdf" "" { Text "d:/programs/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "offChip.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/quartus/offChip.v" 88 0 0 } } { "MCU_schematic.bdf" "" { Schematic "D:/MCI/ICDC-2023/Microcontroller/quartus/MCU_schematic.bdf" { { 616 952 1168 744 "inst6" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1686425374715 "|MCU_schematic|offChip:inst6|altsyncram:altsyncram_component|altsyncram_1vf1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "offChip:inst6\|altsyncram:altsyncram_component\|altsyncram_1vf1:auto_generated\|ram_block1a8 " "Synthesized away node \"offChip:inst6\|altsyncram:altsyncram_component\|altsyncram_1vf1:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_1vf1.tdf" "" { Text "D:/MCI/ICDC-2023/Microcontroller/quartus/db/altsyncram_1vf1.tdf" 215 2 0 } } { "altsyncram.tdf" "" { Text "d:/programs/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "offChip.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/quartus/offChip.v" 88 0 0 } } { "MCU_schematic.bdf" "" { Schematic "D:/MCI/ICDC-2023/Microcontroller/quartus/MCU_schematic.bdf" { { 616 952 1168 744 "inst6" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1686425374715 "|MCU_schematic|offChip:inst6|altsyncram:altsyncram_component|altsyncram_1vf1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "offChip:inst6\|altsyncram:altsyncram_component\|altsyncram_1vf1:auto_generated\|ram_block1a9 " "Synthesized away node \"offChip:inst6\|altsyncram:altsyncram_component\|altsyncram_1vf1:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_1vf1.tdf" "" { Text "D:/MCI/ICDC-2023/Microcontroller/quartus/db/altsyncram_1vf1.tdf" 236 2 0 } } { "altsyncram.tdf" "" { Text "d:/programs/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "offChip.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/quartus/offChip.v" 88 0 0 } } { "MCU_schematic.bdf" "" { Schematic "D:/MCI/ICDC-2023/Microcontroller/quartus/MCU_schematic.bdf" { { 616 952 1168 744 "inst6" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1686425374715 "|MCU_schematic|offChip:inst6|altsyncram:altsyncram_component|altsyncram_1vf1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "offChip:inst6\|altsyncram:altsyncram_component\|altsyncram_1vf1:auto_generated\|ram_block1a10 " "Synthesized away node \"offChip:inst6\|altsyncram:altsyncram_component\|altsyncram_1vf1:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_1vf1.tdf" "" { Text "D:/MCI/ICDC-2023/Microcontroller/quartus/db/altsyncram_1vf1.tdf" 257 2 0 } } { "altsyncram.tdf" "" { Text "d:/programs/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "offChip.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/quartus/offChip.v" 88 0 0 } } { "MCU_schematic.bdf" "" { Schematic "D:/MCI/ICDC-2023/Microcontroller/quartus/MCU_schematic.bdf" { { 616 952 1168 744 "inst6" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1686425374715 "|MCU_schematic|offChip:inst6|altsyncram:altsyncram_component|altsyncram_1vf1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "offChip:inst6\|altsyncram:altsyncram_component\|altsyncram_1vf1:auto_generated\|ram_block1a11 " "Synthesized away node \"offChip:inst6\|altsyncram:altsyncram_component\|altsyncram_1vf1:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_1vf1.tdf" "" { Text "D:/MCI/ICDC-2023/Microcontroller/quartus/db/altsyncram_1vf1.tdf" 278 2 0 } } { "altsyncram.tdf" "" { Text "d:/programs/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "offChip.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/quartus/offChip.v" 88 0 0 } } { "MCU_schematic.bdf" "" { Schematic "D:/MCI/ICDC-2023/Microcontroller/quartus/MCU_schematic.bdf" { { 616 952 1168 744 "inst6" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1686425374715 "|MCU_schematic|offChip:inst6|altsyncram:altsyncram_component|altsyncram_1vf1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "offChip:inst6\|altsyncram:altsyncram_component\|altsyncram_1vf1:auto_generated\|ram_block1a12 " "Synthesized away node \"offChip:inst6\|altsyncram:altsyncram_component\|altsyncram_1vf1:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_1vf1.tdf" "" { Text "D:/MCI/ICDC-2023/Microcontroller/quartus/db/altsyncram_1vf1.tdf" 299 2 0 } } { "altsyncram.tdf" "" { Text "d:/programs/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "offChip.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/quartus/offChip.v" 88 0 0 } } { "MCU_schematic.bdf" "" { Schematic "D:/MCI/ICDC-2023/Microcontroller/quartus/MCU_schematic.bdf" { { 616 952 1168 744 "inst6" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1686425374715 "|MCU_schematic|offChip:inst6|altsyncram:altsyncram_component|altsyncram_1vf1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "offChip:inst6\|altsyncram:altsyncram_component\|altsyncram_1vf1:auto_generated\|ram_block1a13 " "Synthesized away node \"offChip:inst6\|altsyncram:altsyncram_component\|altsyncram_1vf1:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_1vf1.tdf" "" { Text "D:/MCI/ICDC-2023/Microcontroller/quartus/db/altsyncram_1vf1.tdf" 320 2 0 } } { "altsyncram.tdf" "" { Text "d:/programs/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "offChip.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/quartus/offChip.v" 88 0 0 } } { "MCU_schematic.bdf" "" { Schematic "D:/MCI/ICDC-2023/Microcontroller/quartus/MCU_schematic.bdf" { { 616 952 1168 744 "inst6" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1686425374715 "|MCU_schematic|offChip:inst6|altsyncram:altsyncram_component|altsyncram_1vf1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "offChip:inst6\|altsyncram:altsyncram_component\|altsyncram_1vf1:auto_generated\|ram_block1a14 " "Synthesized away node \"offChip:inst6\|altsyncram:altsyncram_component\|altsyncram_1vf1:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_1vf1.tdf" "" { Text "D:/MCI/ICDC-2023/Microcontroller/quartus/db/altsyncram_1vf1.tdf" 341 2 0 } } { "altsyncram.tdf" "" { Text "d:/programs/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "offChip.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/quartus/offChip.v" 88 0 0 } } { "MCU_schematic.bdf" "" { Schematic "D:/MCI/ICDC-2023/Microcontroller/quartus/MCU_schematic.bdf" { { 616 952 1168 744 "inst6" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1686425374715 "|MCU_schematic|offChip:inst6|altsyncram:altsyncram_component|altsyncram_1vf1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "offChip:inst6\|altsyncram:altsyncram_component\|altsyncram_1vf1:auto_generated\|ram_block1a15 " "Synthesized away node \"offChip:inst6\|altsyncram:altsyncram_component\|altsyncram_1vf1:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_1vf1.tdf" "" { Text "D:/MCI/ICDC-2023/Microcontroller/quartus/db/altsyncram_1vf1.tdf" 362 2 0 } } { "altsyncram.tdf" "" { Text "d:/programs/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "offChip.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/quartus/offChip.v" 88 0 0 } } { "MCU_schematic.bdf" "" { Schematic "D:/MCI/ICDC-2023/Microcontroller/quartus/MCU_schematic.bdf" { { 616 952 1168 744 "inst6" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1686425374715 "|MCU_schematic|offChip:inst6|altsyncram:altsyncram_component|altsyncram_1vf1:auto_generated|ram_block1a15"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1686425374715 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1686425374715 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"MCU:inst13\|aftab_core:CORE\|memAddr\[31\]\" " "Converted tri-state node \"MCU:inst13\|aftab_core:CORE\|memAddr\[31\]\" into a selector" {  } { { "../MCU/Communicaion/internalBus.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/Communicaion/internalBus.v" 40 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1686425376682 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"MCU:inst13\|aftab_core:CORE\|memAddr\[30\]\" " "Converted tri-state node \"MCU:inst13\|aftab_core:CORE\|memAddr\[30\]\" into a selector" {  } { { "../MCU/Communicaion/internalBus.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/Communicaion/internalBus.v" 40 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1686425376682 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"MCU:inst13\|aftab_core:CORE\|memAddr\[29\]\" " "Converted tri-state node \"MCU:inst13\|aftab_core:CORE\|memAddr\[29\]\" into a selector" {  } { { "../MCU/Communicaion/internalBus.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/Communicaion/internalBus.v" 40 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1686425376682 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"MCU:inst13\|aftab_core:CORE\|memAddr\[28\]\" " "Converted tri-state node \"MCU:inst13\|aftab_core:CORE\|memAddr\[28\]\" into a selector" {  } { { "../MCU/Communicaion/internalBus.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/Communicaion/internalBus.v" 40 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1686425376682 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"MCU:inst13\|aftab_core:CORE\|memAddr\[27\]\" " "Converted tri-state node \"MCU:inst13\|aftab_core:CORE\|memAddr\[27\]\" into a selector" {  } { { "../MCU/Communicaion/internalBus.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/Communicaion/internalBus.v" 40 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1686425376682 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"MCU:inst13\|aftab_core:CORE\|memAddr\[26\]\" " "Converted tri-state node \"MCU:inst13\|aftab_core:CORE\|memAddr\[26\]\" into a selector" {  } { { "../MCU/Communicaion/internalBus.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/Communicaion/internalBus.v" 40 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1686425376682 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"MCU:inst13\|aftab_core:CORE\|memAddr\[25\]\" " "Converted tri-state node \"MCU:inst13\|aftab_core:CORE\|memAddr\[25\]\" into a selector" {  } { { "../MCU/Communicaion/internalBus.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/Communicaion/internalBus.v" 40 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1686425376682 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"MCU:inst13\|aftab_core:CORE\|memAddr\[24\]\" " "Converted tri-state node \"MCU:inst13\|aftab_core:CORE\|memAddr\[24\]\" into a selector" {  } { { "../MCU/Communicaion/internalBus.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/Communicaion/internalBus.v" 40 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1686425376682 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"MCU:inst13\|aftab_core:CORE\|memAddr\[23\]\" " "Converted tri-state node \"MCU:inst13\|aftab_core:CORE\|memAddr\[23\]\" into a selector" {  } { { "../MCU/Communicaion/internalBus.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/Communicaion/internalBus.v" 40 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1686425376682 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"MCU:inst13\|aftab_core:CORE\|memAddr\[22\]\" " "Converted tri-state node \"MCU:inst13\|aftab_core:CORE\|memAddr\[22\]\" into a selector" {  } { { "../MCU/Communicaion/internalBus.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/Communicaion/internalBus.v" 40 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1686425376682 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"MCU:inst13\|aftab_core:CORE\|memAddr\[21\]\" " "Converted tri-state node \"MCU:inst13\|aftab_core:CORE\|memAddr\[21\]\" into a selector" {  } { { "../MCU/Communicaion/internalBus.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/Communicaion/internalBus.v" 40 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1686425376682 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"MCU:inst13\|aftab_core:CORE\|memAddr\[20\]\" " "Converted tri-state node \"MCU:inst13\|aftab_core:CORE\|memAddr\[20\]\" into a selector" {  } { { "../MCU/Communicaion/internalBus.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/Communicaion/internalBus.v" 40 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1686425376682 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"MCU:inst13\|aftab_core:CORE\|memAddr\[19\]\" " "Converted tri-state node \"MCU:inst13\|aftab_core:CORE\|memAddr\[19\]\" into a selector" {  } { { "../MCU/Communicaion/internalBus.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/Communicaion/internalBus.v" 40 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1686425376682 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"MCU:inst13\|aftab_core:CORE\|memAddr\[18\]\" " "Converted tri-state node \"MCU:inst13\|aftab_core:CORE\|memAddr\[18\]\" into a selector" {  } { { "../MCU/Communicaion/internalBus.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/Communicaion/internalBus.v" 40 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1686425376682 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"MCU:inst13\|aftab_core:CORE\|memAddr\[17\]\" " "Converted tri-state node \"MCU:inst13\|aftab_core:CORE\|memAddr\[17\]\" into a selector" {  } { { "../MCU/Communicaion/internalBus.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/Communicaion/internalBus.v" 40 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1686425376682 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"MCU:inst13\|aftab_core:CORE\|memAddr\[16\]\" " "Converted tri-state node \"MCU:inst13\|aftab_core:CORE\|memAddr\[16\]\" into a selector" {  } { { "../MCU/Communicaion/internalBus.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/Communicaion/internalBus.v" 40 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1686425376682 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"MCU:inst13\|aftab_core:CORE\|memAddr\[15\]\" " "Converted tri-state node \"MCU:inst13\|aftab_core:CORE\|memAddr\[15\]\" into a selector" {  } { { "../MCU/Communicaion/internalBus.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/Communicaion/internalBus.v" 40 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1686425376682 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"MCU:inst13\|aftab_core:CORE\|memAddr\[14\]\" " "Converted tri-state node \"MCU:inst13\|aftab_core:CORE\|memAddr\[14\]\" into a selector" {  } { { "../MCU/Communicaion/internalBus.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/Communicaion/internalBus.v" 40 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1686425376682 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"MCU:inst13\|aftab_core:CORE\|memAddr\[13\]\" " "Converted tri-state node \"MCU:inst13\|aftab_core:CORE\|memAddr\[13\]\" into a selector" {  } { { "../MCU/Communicaion/internalBus.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/Communicaion/internalBus.v" 40 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1686425376682 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"MCU:inst13\|aftab_core:CORE\|memAddr\[12\]\" " "Converted tri-state node \"MCU:inst13\|aftab_core:CORE\|memAddr\[12\]\" into a selector" {  } { { "../MCU/Communicaion/internalBus.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/Communicaion/internalBus.v" 40 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1686425376682 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"MCU:inst13\|aftab_core:CORE\|memAddr\[11\]\" " "Converted tri-state node \"MCU:inst13\|aftab_core:CORE\|memAddr\[11\]\" into a selector" {  } { { "../MCU/Communicaion/internalBus.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/Communicaion/internalBus.v" 40 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1686425376682 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"MCU:inst13\|aftab_core:CORE\|memAddr\[10\]\" " "Converted tri-state node \"MCU:inst13\|aftab_core:CORE\|memAddr\[10\]\" into a selector" {  } { { "../MCU/Communicaion/internalBus.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/Communicaion/internalBus.v" 40 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1686425376682 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"MCU:inst13\|aftab_core:CORE\|memAddr\[9\]\" " "Converted tri-state node \"MCU:inst13\|aftab_core:CORE\|memAddr\[9\]\" into a selector" {  } { { "../MCU/Communicaion/internalBus.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/Communicaion/internalBus.v" 40 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1686425376682 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"MCU:inst13\|aftab_core:CORE\|memAddr\[8\]\" " "Converted tri-state node \"MCU:inst13\|aftab_core:CORE\|memAddr\[8\]\" into a selector" {  } { { "../MCU/Communicaion/internalBus.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/Communicaion/internalBus.v" 40 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1686425376682 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"MCU:inst13\|aftab_core:CORE\|memAddr\[7\]\" " "Converted tri-state node \"MCU:inst13\|aftab_core:CORE\|memAddr\[7\]\" into a selector" {  } { { "../MCU/Communicaion/internalBus.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/Communicaion/internalBus.v" 40 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1686425376682 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"MCU:inst13\|aftab_core:CORE\|memAddr\[6\]\" " "Converted tri-state node \"MCU:inst13\|aftab_core:CORE\|memAddr\[6\]\" into a selector" {  } { { "../MCU/Communicaion/internalBus.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/Communicaion/internalBus.v" 40 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1686425376682 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"MCU:inst13\|aftab_core:CORE\|memAddr\[5\]\" " "Converted tri-state node \"MCU:inst13\|aftab_core:CORE\|memAddr\[5\]\" into a selector" {  } { { "../MCU/Communicaion/internalBus.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/Communicaion/internalBus.v" 40 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1686425376682 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"MCU:inst13\|aftab_core:CORE\|memAddr\[4\]\" " "Converted tri-state node \"MCU:inst13\|aftab_core:CORE\|memAddr\[4\]\" into a selector" {  } { { "../MCU/Communicaion/internalBus.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/Communicaion/internalBus.v" 40 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1686425376682 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"MCU:inst13\|aftab_core:CORE\|memAddr\[3\]\" " "Converted tri-state node \"MCU:inst13\|aftab_core:CORE\|memAddr\[3\]\" into a selector" {  } { { "../MCU/Communicaion/internalBus.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/Communicaion/internalBus.v" 40 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1686425376682 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"MCU:inst13\|aftab_core:CORE\|memAddr\[2\]\" " "Converted tri-state node \"MCU:inst13\|aftab_core:CORE\|memAddr\[2\]\" into a selector" {  } { { "../MCU/Communicaion/internalBus.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/Communicaion/internalBus.v" 40 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1686425376682 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"MCU:inst13\|aftab_core:CORE\|memAddr\[1\]\" " "Converted tri-state node \"MCU:inst13\|aftab_core:CORE\|memAddr\[1\]\" into a selector" {  } { { "../MCU/Communicaion/internalBus.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/Communicaion/internalBus.v" 40 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1686425376682 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"MCU:inst13\|aftab_core:CORE\|memAddr\[0\]\" " "Converted tri-state node \"MCU:inst13\|aftab_core:CORE\|memAddr\[0\]\" into a selector" {  } { { "../MCU/Communicaion/internalBus.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/Communicaion/internalBus.v" 40 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1686425376682 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MCU:inst13\|FLASH_Controller:FLASH\|buf_to_flash_data\[7\] " "Converted tri-state buffer \"MCU:inst13\|FLASH_Controller:FLASH\|buf_to_flash_data\[7\]\" feeding internal logic into a wire" {  } { { "../MCU/SPI/FLASH_Controller.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/SPI/FLASH_Controller.v" 72 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1686425376682 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MCU:inst13\|FLASH_Controller:FLASH\|buf_to_flash_data\[6\] " "Converted tri-state buffer \"MCU:inst13\|FLASH_Controller:FLASH\|buf_to_flash_data\[6\]\" feeding internal logic into a wire" {  } { { "../MCU/SPI/FLASH_Controller.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/SPI/FLASH_Controller.v" 72 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1686425376682 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MCU:inst13\|FLASH_Controller:FLASH\|buf_to_flash_data\[5\] " "Converted tri-state buffer \"MCU:inst13\|FLASH_Controller:FLASH\|buf_to_flash_data\[5\]\" feeding internal logic into a wire" {  } { { "../MCU/SPI/FLASH_Controller.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/SPI/FLASH_Controller.v" 72 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1686425376682 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MCU:inst13\|FLASH_Controller:FLASH\|buf_to_flash_data\[4\] " "Converted tri-state buffer \"MCU:inst13\|FLASH_Controller:FLASH\|buf_to_flash_data\[4\]\" feeding internal logic into a wire" {  } { { "../MCU/SPI/FLASH_Controller.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/SPI/FLASH_Controller.v" 72 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1686425376682 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MCU:inst13\|FLASH_Controller:FLASH\|buf_to_flash_data\[3\] " "Converted tri-state buffer \"MCU:inst13\|FLASH_Controller:FLASH\|buf_to_flash_data\[3\]\" feeding internal logic into a wire" {  } { { "../MCU/SPI/FLASH_Controller.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/SPI/FLASH_Controller.v" 72 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1686425376682 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MCU:inst13\|FLASH_Controller:FLASH\|buf_to_flash_data\[2\] " "Converted tri-state buffer \"MCU:inst13\|FLASH_Controller:FLASH\|buf_to_flash_data\[2\]\" feeding internal logic into a wire" {  } { { "../MCU/SPI/FLASH_Controller.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/SPI/FLASH_Controller.v" 72 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1686425376682 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MCU:inst13\|FLASH_Controller:FLASH\|buf_to_flash_data\[1\] " "Converted tri-state buffer \"MCU:inst13\|FLASH_Controller:FLASH\|buf_to_flash_data\[1\]\" feeding internal logic into a wire" {  } { { "../MCU/SPI/FLASH_Controller.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/SPI/FLASH_Controller.v" 72 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1686425376682 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MCU:inst13\|FLASH_Controller:FLASH\|buf_to_flash_data\[0\] " "Converted tri-state buffer \"MCU:inst13\|FLASH_Controller:FLASH\|buf_to_flash_data\[0\]\" feeding internal logic into a wire" {  } { { "../MCU/SPI/FLASH_Controller.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/SPI/FLASH_Controller.v" 72 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1686425376682 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1686425376682 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "MCU:inst13\|internalBus:INTERNAL_BUS\|SLAVE_ADD\[17\] MCU:inst13\|Equal22 " "Converted the fan-out from the tri-state buffer \"MCU:inst13\|internalBus:INTERNAL_BUS\|SLAVE_ADD\[17\]\" to the node \"MCU:inst13\|Equal22\" into an OR gate" {  } { { "../MCU/Communicaion/internalBus.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/Communicaion/internalBus.v" 16 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1686425410794 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "MCU:inst13\|internalBus:INTERNAL_BUS\|SLAVE_ADD\[18\] MCU:inst13\|Equal22 " "Converted the fan-out from the tri-state buffer \"MCU:inst13\|internalBus:INTERNAL_BUS\|SLAVE_ADD\[18\]\" to the node \"MCU:inst13\|Equal22\" into an OR gate" {  } { { "../MCU/Communicaion/internalBus.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/Communicaion/internalBus.v" 16 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1686425410794 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "MCU:inst13\|internalBus:INTERNAL_BUS\|SLAVE_ADD\[19\] MCU:inst13\|Equal22 " "Converted the fan-out from the tri-state buffer \"MCU:inst13\|internalBus:INTERNAL_BUS\|SLAVE_ADD\[19\]\" to the node \"MCU:inst13\|Equal22\" into an OR gate" {  } { { "../MCU/Communicaion/internalBus.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/Communicaion/internalBus.v" 16 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1686425410794 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "MCU:inst13\|internalBus:INTERNAL_BUS\|SLAVE_ADD\[20\] MCU:inst13\|Equal22 " "Converted the fan-out from the tri-state buffer \"MCU:inst13\|internalBus:INTERNAL_BUS\|SLAVE_ADD\[20\]\" to the node \"MCU:inst13\|Equal22\" into an OR gate" {  } { { "../MCU/Communicaion/internalBus.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/Communicaion/internalBus.v" 16 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1686425410794 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "MCU:inst13\|internalBus:INTERNAL_BUS\|SLAVE_ADD\[21\] MCU:inst13\|Equal22 " "Converted the fan-out from the tri-state buffer \"MCU:inst13\|internalBus:INTERNAL_BUS\|SLAVE_ADD\[21\]\" to the node \"MCU:inst13\|Equal22\" into an OR gate" {  } { { "../MCU/Communicaion/internalBus.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/Communicaion/internalBus.v" 16 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1686425410794 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "MCU:inst13\|internalBus:INTERNAL_BUS\|SLAVE_ADD\[22\] MCU:inst13\|Equal22 " "Converted the fan-out from the tri-state buffer \"MCU:inst13\|internalBus:INTERNAL_BUS\|SLAVE_ADD\[22\]\" to the node \"MCU:inst13\|Equal22\" into an OR gate" {  } { { "../MCU/Communicaion/internalBus.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/Communicaion/internalBus.v" 16 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1686425410794 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "MCU:inst13\|internalBus:INTERNAL_BUS\|SLAVE_ADD\[23\] MCU:inst13\|Equal22 " "Converted the fan-out from the tri-state buffer \"MCU:inst13\|internalBus:INTERNAL_BUS\|SLAVE_ADD\[23\]\" to the node \"MCU:inst13\|Equal22\" into an OR gate" {  } { { "../MCU/Communicaion/internalBus.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/Communicaion/internalBus.v" 16 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1686425410794 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "MCU:inst13\|internalBus:INTERNAL_BUS\|SLAVE_ADD\[24\] MCU:inst13\|Equal22 " "Converted the fan-out from the tri-state buffer \"MCU:inst13\|internalBus:INTERNAL_BUS\|SLAVE_ADD\[24\]\" to the node \"MCU:inst13\|Equal22\" into an OR gate" {  } { { "../MCU/Communicaion/internalBus.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/Communicaion/internalBus.v" 16 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1686425410794 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "MCU:inst13\|internalBus:INTERNAL_BUS\|SLAVE_ADD\[25\] MCU:inst13\|Equal22 " "Converted the fan-out from the tri-state buffer \"MCU:inst13\|internalBus:INTERNAL_BUS\|SLAVE_ADD\[25\]\" to the node \"MCU:inst13\|Equal22\" into an OR gate" {  } { { "../MCU/Communicaion/internalBus.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/Communicaion/internalBus.v" 16 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1686425410794 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "MCU:inst13\|internalBus:INTERNAL_BUS\|SLAVE_ADD\[26\] MCU:inst13\|Equal22 " "Converted the fan-out from the tri-state buffer \"MCU:inst13\|internalBus:INTERNAL_BUS\|SLAVE_ADD\[26\]\" to the node \"MCU:inst13\|Equal22\" into an OR gate" {  } { { "../MCU/Communicaion/internalBus.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/Communicaion/internalBus.v" 16 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1686425410794 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "MCU:inst13\|internalBus:INTERNAL_BUS\|SLAVE_ADD\[27\] MCU:inst13\|Equal22 " "Converted the fan-out from the tri-state buffer \"MCU:inst13\|internalBus:INTERNAL_BUS\|SLAVE_ADD\[27\]\" to the node \"MCU:inst13\|Equal22\" into an OR gate" {  } { { "../MCU/Communicaion/internalBus.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/Communicaion/internalBus.v" 16 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1686425410794 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "MCU:inst13\|internalBus:INTERNAL_BUS\|SLAVE_ADD\[28\] MCU:inst13\|Equal22 " "Converted the fan-out from the tri-state buffer \"MCU:inst13\|internalBus:INTERNAL_BUS\|SLAVE_ADD\[28\]\" to the node \"MCU:inst13\|Equal22\" into an OR gate" {  } { { "../MCU/Communicaion/internalBus.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/Communicaion/internalBus.v" 16 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1686425410794 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "MCU:inst13\|internalBus:INTERNAL_BUS\|SLAVE_ADD\[29\] MCU:inst13\|Equal22 " "Converted the fan-out from the tri-state buffer \"MCU:inst13\|internalBus:INTERNAL_BUS\|SLAVE_ADD\[29\]\" to the node \"MCU:inst13\|Equal22\" into an OR gate" {  } { { "../MCU/Communicaion/internalBus.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/Communicaion/internalBus.v" 16 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1686425410794 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "MCU:inst13\|internalBus:INTERNAL_BUS\|SLAVE_ADD\[30\] MCU:inst13\|Equal22 " "Converted the fan-out from the tri-state buffer \"MCU:inst13\|internalBus:INTERNAL_BUS\|SLAVE_ADD\[30\]\" to the node \"MCU:inst13\|Equal22\" into an OR gate" {  } { { "../MCU/Communicaion/internalBus.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/Communicaion/internalBus.v" 16 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1686425410794 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "MCU:inst13\|internalBus:INTERNAL_BUS\|SLAVE_ADD\[31\] MCU:inst13\|Equal22 " "Converted the fan-out from the tri-state buffer \"MCU:inst13\|internalBus:INTERNAL_BUS\|SLAVE_ADD\[31\]\" to the node \"MCU:inst13\|Equal22\" into an OR gate" {  } { { "../MCU/Communicaion/internalBus.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/Communicaion/internalBus.v" 16 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1686425410794 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "MCU:inst13\|internalBus:INTERNAL_BUS\|SLAVE_ADD\[12\] MCU:inst13\|Equal22 " "Converted the fan-out from the tri-state buffer \"MCU:inst13\|internalBus:INTERNAL_BUS\|SLAVE_ADD\[12\]\" to the node \"MCU:inst13\|Equal22\" into an OR gate" {  } { { "../MCU/Communicaion/internalBus.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/Communicaion/internalBus.v" 16 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1686425410794 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "MCU:inst13\|internalBus:INTERNAL_BUS\|SLAVE_ADD\[13\] MCU:inst13\|Equal22 " "Converted the fan-out from the tri-state buffer \"MCU:inst13\|internalBus:INTERNAL_BUS\|SLAVE_ADD\[13\]\" to the node \"MCU:inst13\|Equal22\" into an OR gate" {  } { { "../MCU/Communicaion/internalBus.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/Communicaion/internalBus.v" 16 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1686425410794 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "MCU:inst13\|internalBus:INTERNAL_BUS\|SLAVE_ADD\[14\] MCU:inst13\|Equal22 " "Converted the fan-out from the tri-state buffer \"MCU:inst13\|internalBus:INTERNAL_BUS\|SLAVE_ADD\[14\]\" to the node \"MCU:inst13\|Equal22\" into an OR gate" {  } { { "../MCU/Communicaion/internalBus.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/Communicaion/internalBus.v" 16 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1686425410794 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "MCU:inst13\|internalBus:INTERNAL_BUS\|SLAVE_ADD\[15\] MCU:inst13\|Equal22 " "Converted the fan-out from the tri-state buffer \"MCU:inst13\|internalBus:INTERNAL_BUS\|SLAVE_ADD\[15\]\" to the node \"MCU:inst13\|Equal22\" into an OR gate" {  } { { "../MCU/Communicaion/internalBus.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/Communicaion/internalBus.v" 16 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1686425410794 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "MCU:inst13\|internalBus:INTERNAL_BUS\|SLAVE_ADD\[16\] MCU:inst13\|Equal22 " "Converted the fan-out from the tri-state buffer \"MCU:inst13\|internalBus:INTERNAL_BUS\|SLAVE_ADD\[16\]\" to the node \"MCU:inst13\|Equal22\" into an OR gate" {  } { { "../MCU/Communicaion/internalBus.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/Communicaion/internalBus.v" 16 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1686425410794 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "MCU:inst13\|CORE_memData1\[7\] MCU:inst13\|externalBus:EXTERNAL_BUS\|EXT_AD\[7\] " "Converted the fan-out from the tri-state buffer \"MCU:inst13\|CORE_memData1\[7\]\" to the node \"MCU:inst13\|externalBus:EXTERNAL_BUS\|EXT_AD\[7\]\" into an OR gate" {  } { { "../MCU/MCU.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/MCU.v" 32 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1686425410794 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "MCU:inst13\|CORE_memData1\[6\] MCU:inst13\|externalBus:EXTERNAL_BUS\|EXT_AD\[6\] " "Converted the fan-out from the tri-state buffer \"MCU:inst13\|CORE_memData1\[6\]\" to the node \"MCU:inst13\|externalBus:EXTERNAL_BUS\|EXT_AD\[6\]\" into an OR gate" {  } { { "../MCU/MCU.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/MCU.v" 32 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1686425410794 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "MCU:inst13\|CORE_memData1\[5\] MCU:inst13\|externalBus:EXTERNAL_BUS\|EXT_AD\[5\] " "Converted the fan-out from the tri-state buffer \"MCU:inst13\|CORE_memData1\[5\]\" to the node \"MCU:inst13\|externalBus:EXTERNAL_BUS\|EXT_AD\[5\]\" into an OR gate" {  } { { "../MCU/MCU.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/MCU.v" 32 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1686425410794 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "MCU:inst13\|CORE_memData1\[4\] MCU:inst13\|externalBus:EXTERNAL_BUS\|EXT_AD\[4\] " "Converted the fan-out from the tri-state buffer \"MCU:inst13\|CORE_memData1\[4\]\" to the node \"MCU:inst13\|externalBus:EXTERNAL_BUS\|EXT_AD\[4\]\" into an OR gate" {  } { { "../MCU/MCU.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/MCU.v" 32 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1686425410794 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "MCU:inst13\|CORE_memData1\[3\] MCU:inst13\|externalBus:EXTERNAL_BUS\|EXT_AD\[3\] " "Converted the fan-out from the tri-state buffer \"MCU:inst13\|CORE_memData1\[3\]\" to the node \"MCU:inst13\|externalBus:EXTERNAL_BUS\|EXT_AD\[3\]\" into an OR gate" {  } { { "../MCU/MCU.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/MCU.v" 32 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1686425410794 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "MCU:inst13\|CORE_memData1\[2\] MCU:inst13\|externalBus:EXTERNAL_BUS\|EXT_AD\[2\] " "Converted the fan-out from the tri-state buffer \"MCU:inst13\|CORE_memData1\[2\]\" to the node \"MCU:inst13\|externalBus:EXTERNAL_BUS\|EXT_AD\[2\]\" into an OR gate" {  } { { "../MCU/MCU.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/MCU.v" 32 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1686425410794 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "MCU:inst13\|CORE_memData1\[1\] MCU:inst13\|externalBus:EXTERNAL_BUS\|EXT_AD\[1\] " "Converted the fan-out from the tri-state buffer \"MCU:inst13\|CORE_memData1\[1\]\" to the node \"MCU:inst13\|externalBus:EXTERNAL_BUS\|EXT_AD\[1\]\" into an OR gate" {  } { { "../MCU/MCU.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/MCU.v" 32 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1686425410794 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "MCU:inst13\|CORE_memData1\[0\] MCU:inst13\|externalBus:EXTERNAL_BUS\|EXT_AD\[0\] " "Converted the fan-out from the tri-state buffer \"MCU:inst13\|CORE_memData1\[0\]\" to the node \"MCU:inst13\|externalBus:EXTERNAL_BUS\|EXT_AD\[0\]\" into an OR gate" {  } { { "../MCU/MCU.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/MCU.v" 32 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1686425410794 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "MCU:inst13\|aftab_core:CORE\|aftab_datapath:datapath\|aftab_MEM_DARU:DARU\|aftab_DARU_datapath:DP\|dataIn\[0\] MCU:inst13\|aftab_core:CORE\|aftab_datapath:datapath\|aftab_MEM_DARU:DARU\|aftab_DARU_datapath:DP\|aftab_register:Registers\[0\].memDataReg\|Rreg " "Converted the fan-out from the tri-state buffer \"MCU:inst13\|aftab_core:CORE\|aftab_datapath:datapath\|aftab_MEM_DARU:DARU\|aftab_DARU_datapath:DP\|dataIn\[0\]\" to the node \"MCU:inst13\|aftab_core:CORE\|aftab_datapath:datapath\|aftab_MEM_DARU:DARU\|aftab_DARU_datapath:DP\|aftab_register:Registers\[0\].memDataReg\|Rreg\" into an OR gate" {  } { { "../MCU/aftab_project/datapath/aftab_daru/aftab_DARU_datapath.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/aftab_project/datapath/aftab_daru/aftab_DARU_datapath.v" 51 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1686425410794 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "MCU:inst13\|aftab_core:CORE\|aftab_datapath:datapath\|aftab_MEM_DARU:DARU\|aftab_DARU_datapath:DP\|dataIn\[2\] MCU:inst13\|aftab_core:CORE\|aftab_datapath:datapath\|aftab_MEM_DARU:DARU\|aftab_DARU_datapath:DP\|aftab_register:Registers\[1\].memDataReg\|Rreg " "Converted the fan-out from the tri-state buffer \"MCU:inst13\|aftab_core:CORE\|aftab_datapath:datapath\|aftab_MEM_DARU:DARU\|aftab_DARU_datapath:DP\|dataIn\[2\]\" to the node \"MCU:inst13\|aftab_core:CORE\|aftab_datapath:datapath\|aftab_MEM_DARU:DARU\|aftab_DARU_datapath:DP\|aftab_register:Registers\[1\].memDataReg\|Rreg\" into an OR gate" {  } { { "../MCU/aftab_project/datapath/aftab_daru/aftab_DARU_datapath.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/aftab_project/datapath/aftab_daru/aftab_DARU_datapath.v" 51 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1686425410794 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "MCU:inst13\|aftab_core:CORE\|aftab_datapath:datapath\|aftab_MEM_DARU:DARU\|aftab_DARU_datapath:DP\|dataIn\[3\] MCU:inst13\|aftab_core:CORE\|aftab_datapath:datapath\|aftab_MEM_DARU:DARU\|aftab_DARU_datapath:DP\|aftab_register:Registers\[1\].memDataReg\|Rreg " "Converted the fan-out from the tri-state buffer \"MCU:inst13\|aftab_core:CORE\|aftab_datapath:datapath\|aftab_MEM_DARU:DARU\|aftab_DARU_datapath:DP\|dataIn\[3\]\" to the node \"MCU:inst13\|aftab_core:CORE\|aftab_datapath:datapath\|aftab_MEM_DARU:DARU\|aftab_DARU_datapath:DP\|aftab_register:Registers\[1\].memDataReg\|Rreg\" into an OR gate" {  } { { "../MCU/aftab_project/datapath/aftab_daru/aftab_DARU_datapath.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/aftab_project/datapath/aftab_daru/aftab_DARU_datapath.v" 51 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1686425410794 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "MCU:inst13\|aftab_core:CORE\|aftab_datapath:datapath\|aftab_MEM_DARU:DARU\|aftab_DARU_datapath:DP\|dataIn\[4\] MCU:inst13\|aftab_core:CORE\|aftab_datapath:datapath\|aftab_MEM_DARU:DARU\|aftab_DARU_datapath:DP\|aftab_register:Registers\[1\].memDataReg\|Rreg " "Converted the fan-out from the tri-state buffer \"MCU:inst13\|aftab_core:CORE\|aftab_datapath:datapath\|aftab_MEM_DARU:DARU\|aftab_DARU_datapath:DP\|dataIn\[4\]\" to the node \"MCU:inst13\|aftab_core:CORE\|aftab_datapath:datapath\|aftab_MEM_DARU:DARU\|aftab_DARU_datapath:DP\|aftab_register:Registers\[1\].memDataReg\|Rreg\" into an OR gate" {  } { { "../MCU/aftab_project/datapath/aftab_daru/aftab_DARU_datapath.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/aftab_project/datapath/aftab_daru/aftab_DARU_datapath.v" 51 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1686425410794 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "MCU:inst13\|aftab_core:CORE\|aftab_datapath:datapath\|aftab_MEM_DARU:DARU\|aftab_DARU_datapath:DP\|dataIn\[5\] MCU:inst13\|aftab_core:CORE\|aftab_datapath:datapath\|aftab_MEM_DARU:DARU\|aftab_DARU_datapath:DP\|aftab_register:Registers\[1\].memDataReg\|Rreg " "Converted the fan-out from the tri-state buffer \"MCU:inst13\|aftab_core:CORE\|aftab_datapath:datapath\|aftab_MEM_DARU:DARU\|aftab_DARU_datapath:DP\|dataIn\[5\]\" to the node \"MCU:inst13\|aftab_core:CORE\|aftab_datapath:datapath\|aftab_MEM_DARU:DARU\|aftab_DARU_datapath:DP\|aftab_register:Registers\[1\].memDataReg\|Rreg\" into an OR gate" {  } { { "../MCU/aftab_project/datapath/aftab_daru/aftab_DARU_datapath.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/aftab_project/datapath/aftab_daru/aftab_DARU_datapath.v" 51 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1686425410794 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "MCU:inst13\|aftab_core:CORE\|aftab_datapath:datapath\|aftab_MEM_DARU:DARU\|aftab_DARU_datapath:DP\|dataIn\[6\] MCU:inst13\|aftab_core:CORE\|aftab_datapath:datapath\|aftab_MEM_DARU:DARU\|aftab_DARU_datapath:DP\|aftab_register:Registers\[1\].memDataReg\|Rreg " "Converted the fan-out from the tri-state buffer \"MCU:inst13\|aftab_core:CORE\|aftab_datapath:datapath\|aftab_MEM_DARU:DARU\|aftab_DARU_datapath:DP\|dataIn\[6\]\" to the node \"MCU:inst13\|aftab_core:CORE\|aftab_datapath:datapath\|aftab_MEM_DARU:DARU\|aftab_DARU_datapath:DP\|aftab_register:Registers\[1\].memDataReg\|Rreg\" into an OR gate" {  } { { "../MCU/aftab_project/datapath/aftab_daru/aftab_DARU_datapath.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/aftab_project/datapath/aftab_daru/aftab_DARU_datapath.v" 51 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1686425410794 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "MCU:inst13\|aftab_core:CORE\|aftab_datapath:datapath\|aftab_MEM_DARU:DARU\|aftab_DARU_datapath:DP\|dataIn\[7\] MCU:inst13\|aftab_core:CORE\|aftab_datapath:datapath\|aftab_MEM_DARU:DARU\|aftab_DARU_datapath:DP\|aftab_register:Registers\[1\].memDataReg\|Rreg " "Converted the fan-out from the tri-state buffer \"MCU:inst13\|aftab_core:CORE\|aftab_datapath:datapath\|aftab_MEM_DARU:DARU\|aftab_DARU_datapath:DP\|dataIn\[7\]\" to the node \"MCU:inst13\|aftab_core:CORE\|aftab_datapath:datapath\|aftab_MEM_DARU:DARU\|aftab_DARU_datapath:DP\|aftab_register:Registers\[1\].memDataReg\|Rreg\" into an OR gate" {  } { { "../MCU/aftab_project/datapath/aftab_daru/aftab_DARU_datapath.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/aftab_project/datapath/aftab_daru/aftab_DARU_datapath.v" 51 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1686425410794 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "MCU:inst13\|aftab_core:CORE\|aftab_datapath:datapath\|aftab_MEM_DARU:DARU\|aftab_DARU_datapath:DP\|dataIn\[1\] MCU:inst13\|aftab_core:CORE\|aftab_datapath:datapath\|aftab_MEM_DARU:DARU\|aftab_DARU_datapath:DP\|aftab_register:Registers\[2\].memDataReg\|Rreg " "Converted the fan-out from the tri-state buffer \"MCU:inst13\|aftab_core:CORE\|aftab_datapath:datapath\|aftab_MEM_DARU:DARU\|aftab_DARU_datapath:DP\|dataIn\[1\]\" to the node \"MCU:inst13\|aftab_core:CORE\|aftab_datapath:datapath\|aftab_MEM_DARU:DARU\|aftab_DARU_datapath:DP\|aftab_register:Registers\[2\].memDataReg\|Rreg\" into an OR gate" {  } { { "../MCU/aftab_project/datapath/aftab_daru/aftab_DARU_datapath.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/aftab_project/datapath/aftab_daru/aftab_DARU_datapath.v" 51 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1686425410794 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "MCU:inst13\|SRAM_In\[0\] SRAM:inst2\|altsyncram:altsyncram_component\|altsyncram_8th1:auto_generated\|q_a\[0\] " "Converted the fan-out from the tri-state buffer \"MCU:inst13\|SRAM_In\[0\]\" to the node \"SRAM:inst2\|altsyncram:altsyncram_component\|altsyncram_8th1:auto_generated\|q_a\[0\]\" into an OR gate" {  } { { "../MCU/MCU.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/MCU.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1686425410794 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "MCU:inst13\|SRAM_address\[0\] SRAM:inst2\|altsyncram:altsyncram_component\|altsyncram_8th1:auto_generated\|q_a\[0\] " "Converted the fan-out from the tri-state buffer \"MCU:inst13\|SRAM_address\[0\]\" to the node \"SRAM:inst2\|altsyncram:altsyncram_component\|altsyncram_8th1:auto_generated\|q_a\[0\]\" into an OR gate" {  } { { "../MCU/MCU.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/MCU.v" 16 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1686425410794 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "MCU:inst13\|SRAM_address\[1\] SRAM:inst2\|altsyncram:altsyncram_component\|altsyncram_8th1:auto_generated\|q_a\[0\] " "Converted the fan-out from the tri-state buffer \"MCU:inst13\|SRAM_address\[1\]\" to the node \"SRAM:inst2\|altsyncram:altsyncram_component\|altsyncram_8th1:auto_generated\|q_a\[0\]\" into an OR gate" {  } { { "../MCU/MCU.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/MCU.v" 16 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1686425410794 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "MCU:inst13\|SRAM_address\[2\] SRAM:inst2\|altsyncram:altsyncram_component\|altsyncram_8th1:auto_generated\|q_a\[0\] " "Converted the fan-out from the tri-state buffer \"MCU:inst13\|SRAM_address\[2\]\" to the node \"SRAM:inst2\|altsyncram:altsyncram_component\|altsyncram_8th1:auto_generated\|q_a\[0\]\" into an OR gate" {  } { { "../MCU/MCU.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/MCU.v" 16 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1686425410794 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "MCU:inst13\|SRAM_address\[3\] SRAM:inst2\|altsyncram:altsyncram_component\|altsyncram_8th1:auto_generated\|q_a\[0\] " "Converted the fan-out from the tri-state buffer \"MCU:inst13\|SRAM_address\[3\]\" to the node \"SRAM:inst2\|altsyncram:altsyncram_component\|altsyncram_8th1:auto_generated\|q_a\[0\]\" into an OR gate" {  } { { "../MCU/MCU.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/MCU.v" 16 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1686425410794 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "MCU:inst13\|SRAM_address\[4\] SRAM:inst2\|altsyncram:altsyncram_component\|altsyncram_8th1:auto_generated\|q_a\[0\] " "Converted the fan-out from the tri-state buffer \"MCU:inst13\|SRAM_address\[4\]\" to the node \"SRAM:inst2\|altsyncram:altsyncram_component\|altsyncram_8th1:auto_generated\|q_a\[0\]\" into an OR gate" {  } { { "../MCU/MCU.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/MCU.v" 16 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1686425410794 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "MCU:inst13\|SRAM_address\[5\] SRAM:inst2\|altsyncram:altsyncram_component\|altsyncram_8th1:auto_generated\|q_a\[0\] " "Converted the fan-out from the tri-state buffer \"MCU:inst13\|SRAM_address\[5\]\" to the node \"SRAM:inst2\|altsyncram:altsyncram_component\|altsyncram_8th1:auto_generated\|q_a\[0\]\" into an OR gate" {  } { { "../MCU/MCU.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/MCU.v" 16 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1686425410794 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "MCU:inst13\|SRAM_address\[6\] SRAM:inst2\|altsyncram:altsyncram_component\|altsyncram_8th1:auto_generated\|q_a\[0\] " "Converted the fan-out from the tri-state buffer \"MCU:inst13\|SRAM_address\[6\]\" to the node \"SRAM:inst2\|altsyncram:altsyncram_component\|altsyncram_8th1:auto_generated\|q_a\[0\]\" into an OR gate" {  } { { "../MCU/MCU.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/MCU.v" 16 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1686425410794 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "MCU:inst13\|SRAM_address\[7\] SRAM:inst2\|altsyncram:altsyncram_component\|altsyncram_8th1:auto_generated\|q_a\[0\] " "Converted the fan-out from the tri-state buffer \"MCU:inst13\|SRAM_address\[7\]\" to the node \"SRAM:inst2\|altsyncram:altsyncram_component\|altsyncram_8th1:auto_generated\|q_a\[0\]\" into an OR gate" {  } { { "../MCU/MCU.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/MCU.v" 16 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1686425410794 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "MCU:inst13\|SRAM_address\[8\] SRAM:inst2\|altsyncram:altsyncram_component\|altsyncram_8th1:auto_generated\|q_a\[0\] " "Converted the fan-out from the tri-state buffer \"MCU:inst13\|SRAM_address\[8\]\" to the node \"SRAM:inst2\|altsyncram:altsyncram_component\|altsyncram_8th1:auto_generated\|q_a\[0\]\" into an OR gate" {  } { { "../MCU/MCU.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/MCU.v" 16 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1686425410794 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "MCU:inst13\|SRAM_address\[9\] SRAM:inst2\|altsyncram:altsyncram_component\|altsyncram_8th1:auto_generated\|q_a\[0\] " "Converted the fan-out from the tri-state buffer \"MCU:inst13\|SRAM_address\[9\]\" to the node \"SRAM:inst2\|altsyncram:altsyncram_component\|altsyncram_8th1:auto_generated\|q_a\[0\]\" into an OR gate" {  } { { "../MCU/MCU.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/MCU.v" 16 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1686425410794 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "MCU:inst13\|SRAM_address\[10\] SRAM:inst2\|altsyncram:altsyncram_component\|altsyncram_8th1:auto_generated\|q_a\[0\] " "Converted the fan-out from the tri-state buffer \"MCU:inst13\|SRAM_address\[10\]\" to the node \"SRAM:inst2\|altsyncram:altsyncram_component\|altsyncram_8th1:auto_generated\|q_a\[0\]\" into an OR gate" {  } { { "../MCU/MCU.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/MCU.v" 16 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1686425410794 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "MCU:inst13\|SRAM_address\[11\] SRAM:inst2\|altsyncram:altsyncram_component\|altsyncram_8th1:auto_generated\|q_a\[0\] " "Converted the fan-out from the tri-state buffer \"MCU:inst13\|SRAM_address\[11\]\" to the node \"SRAM:inst2\|altsyncram:altsyncram_component\|altsyncram_8th1:auto_generated\|q_a\[0\]\" into an OR gate" {  } { { "../MCU/MCU.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/MCU.v" 16 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1686425410794 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "MCU:inst13\|SRAM_In\[2\] SRAM:inst2\|altsyncram:altsyncram_component\|altsyncram_8th1:auto_generated\|q_a\[2\] " "Converted the fan-out from the tri-state buffer \"MCU:inst13\|SRAM_In\[2\]\" to the node \"SRAM:inst2\|altsyncram:altsyncram_component\|altsyncram_8th1:auto_generated\|q_a\[2\]\" into an OR gate" {  } { { "../MCU/MCU.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/MCU.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1686425410794 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "MCU:inst13\|SRAM_In\[3\] SRAM:inst2\|altsyncram:altsyncram_component\|altsyncram_8th1:auto_generated\|q_a\[3\] " "Converted the fan-out from the tri-state buffer \"MCU:inst13\|SRAM_In\[3\]\" to the node \"SRAM:inst2\|altsyncram:altsyncram_component\|altsyncram_8th1:auto_generated\|q_a\[3\]\" into an OR gate" {  } { { "../MCU/MCU.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/MCU.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1686425410794 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "MCU:inst13\|SRAM_In\[4\] SRAM:inst2\|altsyncram:altsyncram_component\|altsyncram_8th1:auto_generated\|q_a\[4\] " "Converted the fan-out from the tri-state buffer \"MCU:inst13\|SRAM_In\[4\]\" to the node \"SRAM:inst2\|altsyncram:altsyncram_component\|altsyncram_8th1:auto_generated\|q_a\[4\]\" into an OR gate" {  } { { "../MCU/MCU.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/MCU.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1686425410794 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "MCU:inst13\|SRAM_In\[5\] SRAM:inst2\|altsyncram:altsyncram_component\|altsyncram_8th1:auto_generated\|q_a\[5\] " "Converted the fan-out from the tri-state buffer \"MCU:inst13\|SRAM_In\[5\]\" to the node \"SRAM:inst2\|altsyncram:altsyncram_component\|altsyncram_8th1:auto_generated\|q_a\[5\]\" into an OR gate" {  } { { "../MCU/MCU.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/MCU.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1686425410794 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "MCU:inst13\|SRAM_In\[6\] SRAM:inst2\|altsyncram:altsyncram_component\|altsyncram_8th1:auto_generated\|q_a\[6\] " "Converted the fan-out from the tri-state buffer \"MCU:inst13\|SRAM_In\[6\]\" to the node \"SRAM:inst2\|altsyncram:altsyncram_component\|altsyncram_8th1:auto_generated\|q_a\[6\]\" into an OR gate" {  } { { "../MCU/MCU.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/MCU.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1686425410794 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "MCU:inst13\|SRAM_In\[7\] SRAM:inst2\|altsyncram:altsyncram_component\|altsyncram_8th1:auto_generated\|q_a\[7\] " "Converted the fan-out from the tri-state buffer \"MCU:inst13\|SRAM_In\[7\]\" to the node \"SRAM:inst2\|altsyncram:altsyncram_component\|altsyncram_8th1:auto_generated\|q_a\[7\]\" into an OR gate" {  } { { "../MCU/MCU.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/MCU.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1686425410794 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "MCU:inst13\|SRAM_In\[1\] SRAM:inst2\|altsyncram:altsyncram_component\|altsyncram_8th1:auto_generated\|q_a\[1\] " "Converted the fan-out from the tri-state buffer \"MCU:inst13\|SRAM_In\[1\]\" to the node \"SRAM:inst2\|altsyncram:altsyncram_component\|altsyncram_8th1:auto_generated\|q_a\[1\]\" into an OR gate" {  } { { "../MCU/MCU.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/MCU.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1686425410794 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "gdfx_temp0\[15\] interface:inst7\|add\[31\] " "Converted the fan-out from the tri-state buffer \"gdfx_temp0\[15\]\" to the node \"interface:inst7\|add\[31\]\" into an OR gate" {  } {  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1686425410794 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "gdfx_temp0\[14\] interface:inst7\|add\[30\] " "Converted the fan-out from the tri-state buffer \"gdfx_temp0\[14\]\" to the node \"interface:inst7\|add\[30\]\" into an OR gate" {  } {  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1686425410794 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "gdfx_temp0\[13\] interface:inst7\|add\[29\] " "Converted the fan-out from the tri-state buffer \"gdfx_temp0\[13\]\" to the node \"interface:inst7\|add\[29\]\" into an OR gate" {  } {  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1686425410794 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "gdfx_temp0\[12\] interface:inst7\|add\[28\] " "Converted the fan-out from the tri-state buffer \"gdfx_temp0\[12\]\" to the node \"interface:inst7\|add\[28\]\" into an OR gate" {  } {  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1686425410794 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "gdfx_temp0\[11\] interface:inst7\|add\[27\] " "Converted the fan-out from the tri-state buffer \"gdfx_temp0\[11\]\" to the node \"interface:inst7\|add\[27\]\" into an OR gate" {  } {  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1686425410794 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "gdfx_temp0\[10\] interface:inst7\|add\[26\] " "Converted the fan-out from the tri-state buffer \"gdfx_temp0\[10\]\" to the node \"interface:inst7\|add\[26\]\" into an OR gate" {  } {  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1686425410794 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "gdfx_temp0\[9\] interface:inst7\|add\[25\] " "Converted the fan-out from the tri-state buffer \"gdfx_temp0\[9\]\" to the node \"interface:inst7\|add\[25\]\" into an OR gate" {  } {  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1686425410794 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "gdfx_temp0\[8\] interface:inst7\|add\[24\] " "Converted the fan-out from the tri-state buffer \"gdfx_temp0\[8\]\" to the node \"interface:inst7\|add\[24\]\" into an OR gate" {  } {  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1686425410794 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "MCU:inst13\|internalBus:INTERNAL_BUS\|SLAVE_DATA_IN\[1\] MCU:inst13\|UART_interface:URT\|UART_Conf:CNFreg\|pout " "Converted the fan-out from the tri-state buffer \"MCU:inst13\|internalBus:INTERNAL_BUS\|SLAVE_DATA_IN\[1\]\" to the node \"MCU:inst13\|UART_interface:URT\|UART_Conf:CNFreg\|pout\" into an OR gate" {  } { { "../MCU/Communicaion/internalBus.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/Communicaion/internalBus.v" 20 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1686425410794 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "MCU:inst13\|internalBus:INTERNAL_BUS\|SLAVE_ADD\[0\] MCU:inst13\|chooseTMR_TMR2CORE " "Converted the fan-out from the tri-state buffer \"MCU:inst13\|internalBus:INTERNAL_BUS\|SLAVE_ADD\[0\]\" to the node \"MCU:inst13\|chooseTMR_TMR2CORE\" into an OR gate" {  } { { "../MCU/Communicaion/internalBus.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/Communicaion/internalBus.v" 16 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1686425410794 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "MCU:inst13\|internalBus:INTERNAL_BUS\|SLAVE_ADD\[1\] MCU:inst13\|chooseTMR_TMR2CORE " "Converted the fan-out from the tri-state buffer \"MCU:inst13\|internalBus:INTERNAL_BUS\|SLAVE_ADD\[1\]\" to the node \"MCU:inst13\|chooseTMR_TMR2CORE\" into an OR gate" {  } { { "../MCU/Communicaion/internalBus.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/Communicaion/internalBus.v" 16 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1686425410794 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "MCU:inst13\|internalBus:INTERNAL_BUS\|SLAVE_ADD\[2\] MCU:inst13\|chooseTMR_TMR2CORE " "Converted the fan-out from the tri-state buffer \"MCU:inst13\|internalBus:INTERNAL_BUS\|SLAVE_ADD\[2\]\" to the node \"MCU:inst13\|chooseTMR_TMR2CORE\" into an OR gate" {  } { { "../MCU/Communicaion/internalBus.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/Communicaion/internalBus.v" 16 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1686425410794 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "MCU:inst13\|internalBus:INTERNAL_BUS\|SLAVE_ADD\[3\] MCU:inst13\|chooseTMR_TMR2CORE " "Converted the fan-out from the tri-state buffer \"MCU:inst13\|internalBus:INTERNAL_BUS\|SLAVE_ADD\[3\]\" to the node \"MCU:inst13\|chooseTMR_TMR2CORE\" into an OR gate" {  } { { "../MCU/Communicaion/internalBus.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/Communicaion/internalBus.v" 16 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1686425410794 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "MCU:inst13\|internalBus:INTERNAL_BUS\|SLAVE_ADD\[4\] MCU:inst13\|chooseTMR_TMR2CORE " "Converted the fan-out from the tri-state buffer \"MCU:inst13\|internalBus:INTERNAL_BUS\|SLAVE_ADD\[4\]\" to the node \"MCU:inst13\|chooseTMR_TMR2CORE\" into an OR gate" {  } { { "../MCU/Communicaion/internalBus.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/Communicaion/internalBus.v" 16 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1686425410794 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "MCU:inst13\|internalBus:INTERNAL_BUS\|SLAVE_ADD\[5\] MCU:inst13\|chooseTMR_TMR2CORE " "Converted the fan-out from the tri-state buffer \"MCU:inst13\|internalBus:INTERNAL_BUS\|SLAVE_ADD\[5\]\" to the node \"MCU:inst13\|chooseTMR_TMR2CORE\" into an OR gate" {  } { { "../MCU/Communicaion/internalBus.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/Communicaion/internalBus.v" 16 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1686425410794 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "MCU:inst13\|internalBus:INTERNAL_BUS\|SLAVE_ADD\[6\] MCU:inst13\|InternalIO " "Converted the fan-out from the tri-state buffer \"MCU:inst13\|internalBus:INTERNAL_BUS\|SLAVE_ADD\[6\]\" to the node \"MCU:inst13\|InternalIO\" into an OR gate" {  } { { "../MCU/Communicaion/internalBus.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/Communicaion/internalBus.v" 16 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1686425410794 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "MCU:inst13\|internalBus:INTERNAL_BUS\|SLAVE_ADD\[7\] MCU:inst13\|InternalIO " "Converted the fan-out from the tri-state buffer \"MCU:inst13\|internalBus:INTERNAL_BUS\|SLAVE_ADD\[7\]\" to the node \"MCU:inst13\|InternalIO\" into an OR gate" {  } { { "../MCU/Communicaion/internalBus.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/Communicaion/internalBus.v" 16 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1686425410794 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "MCU:inst13\|internalBus:INTERNAL_BUS\|SLAVE_ADD\[8\] MCU:inst13\|InternalIO " "Converted the fan-out from the tri-state buffer \"MCU:inst13\|internalBus:INTERNAL_BUS\|SLAVE_ADD\[8\]\" to the node \"MCU:inst13\|InternalIO\" into an OR gate" {  } { { "../MCU/Communicaion/internalBus.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/Communicaion/internalBus.v" 16 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1686425410794 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "MCU:inst13\|internalBus:INTERNAL_BUS\|SLAVE_ADD\[9\] MCU:inst13\|InternalIO " "Converted the fan-out from the tri-state buffer \"MCU:inst13\|internalBus:INTERNAL_BUS\|SLAVE_ADD\[9\]\" to the node \"MCU:inst13\|InternalIO\" into an OR gate" {  } { { "../MCU/Communicaion/internalBus.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/Communicaion/internalBus.v" 16 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1686425410794 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "MCU:inst13\|internalBus:INTERNAL_BUS\|SLAVE_ADD\[10\] MCU:inst13\|InternalIO " "Converted the fan-out from the tri-state buffer \"MCU:inst13\|internalBus:INTERNAL_BUS\|SLAVE_ADD\[10\]\" to the node \"MCU:inst13\|InternalIO\" into an OR gate" {  } { { "../MCU/Communicaion/internalBus.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/Communicaion/internalBus.v" 16 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1686425410794 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "MCU:inst13\|internalBus:INTERNAL_BUS\|SLAVE_ADD\[11\] MCU:inst13\|InternalIO " "Converted the fan-out from the tri-state buffer \"MCU:inst13\|internalBus:INTERNAL_BUS\|SLAVE_ADD\[11\]\" to the node \"MCU:inst13\|InternalIO\" into an OR gate" {  } { { "../MCU/Communicaion/internalBus.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/Communicaion/internalBus.v" 16 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1686425410794 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "MCU:inst13\|internalBus:INTERNAL_BUS\|SLAVE_DATA_IN\[6\] MCU:inst13\|timerIO:TMR\|CNFregister:ConfReg\|pout " "Converted the fan-out from the tri-state buffer \"MCU:inst13\|internalBus:INTERNAL_BUS\|SLAVE_DATA_IN\[6\]\" to the node \"MCU:inst13\|timerIO:TMR\|CNFregister:ConfReg\|pout\" into an OR gate" {  } { { "../MCU/Communicaion/internalBus.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/Communicaion/internalBus.v" 20 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1686425410794 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "MCU:inst13\|internalBus:INTERNAL_BUS\|SLAVE_DATA_IN\[2\] MCU:inst13\|UART_interface:URT\|UART_Conf:CNFreg\|pout " "Converted the fan-out from the tri-state buffer \"MCU:inst13\|internalBus:INTERNAL_BUS\|SLAVE_DATA_IN\[2\]\" to the node \"MCU:inst13\|UART_interface:URT\|UART_Conf:CNFreg\|pout\" into an OR gate" {  } { { "../MCU/Communicaion/internalBus.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/Communicaion/internalBus.v" 20 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1686425410794 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "MCU:inst13\|internalBus:INTERNAL_BUS\|SLAVE_DATA_IN\[7\] MCU:inst13\|timerIO:TMR\|CNFregister:ConfReg\|pout " "Converted the fan-out from the tri-state buffer \"MCU:inst13\|internalBus:INTERNAL_BUS\|SLAVE_DATA_IN\[7\]\" to the node \"MCU:inst13\|timerIO:TMR\|CNFregister:ConfReg\|pout\" into an OR gate" {  } { { "../MCU/Communicaion/internalBus.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/Communicaion/internalBus.v" 20 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1686425410794 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "MCU:inst13\|internalBus:INTERNAL_BUS\|SLAVE_DATA_IN\[0\] MCU:inst13\|timerIO:TMR\|CNFregister:ConfReg\|pout " "Converted the fan-out from the tri-state buffer \"MCU:inst13\|internalBus:INTERNAL_BUS\|SLAVE_DATA_IN\[0\]\" to the node \"MCU:inst13\|timerIO:TMR\|CNFregister:ConfReg\|pout\" into an OR gate" {  } { { "../MCU/Communicaion/internalBus.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/Communicaion/internalBus.v" 20 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1686425410794 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "MCU:inst13\|internalBus:INTERNAL_BUS\|SLAVE_DATA_IN\[3\] MCU:inst13\|UART_interface:URT\|UART_Conf:CNFreg\|pout " "Converted the fan-out from the tri-state buffer \"MCU:inst13\|internalBus:INTERNAL_BUS\|SLAVE_DATA_IN\[3\]\" to the node \"MCU:inst13\|UART_interface:URT\|UART_Conf:CNFreg\|pout\" into an OR gate" {  } { { "../MCU/Communicaion/internalBus.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/Communicaion/internalBus.v" 20 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1686425410794 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "MCU:inst13\|internalBus:INTERNAL_BUS\|SLAVE_DATA_IN\[4\] MCU:inst13\|timerIO:TMR\|CNFregister:ConfReg\|pout " "Converted the fan-out from the tri-state buffer \"MCU:inst13\|internalBus:INTERNAL_BUS\|SLAVE_DATA_IN\[4\]\" to the node \"MCU:inst13\|timerIO:TMR\|CNFregister:ConfReg\|pout\" into an OR gate" {  } { { "../MCU/Communicaion/internalBus.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/Communicaion/internalBus.v" 20 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1686425410794 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "MCU:inst13\|internalBus:INTERNAL_BUS\|SLAVE_DATA_IN\[5\] MCU:inst13\|timerIO:TMR\|CNFregister:ConfReg\|pout " "Converted the fan-out from the tri-state buffer \"MCU:inst13\|internalBus:INTERNAL_BUS\|SLAVE_DATA_IN\[5\]\" to the node \"MCU:inst13\|timerIO:TMR\|CNFregister:ConfReg\|pout\" into an OR gate" {  } { { "../MCU/Communicaion/internalBus.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/Communicaion/internalBus.v" 20 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1686425410794 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "MCU:inst13\|internalBus:INTERNAL_BUS\|ADD_BUS\[17\] MCU:inst13\|internalBus:INTERNAL_BUS\|SLAVE_ADD\[17\] " "Converted the fan-out from the tri-state buffer \"MCU:inst13\|internalBus:INTERNAL_BUS\|ADD_BUS\[17\]\" to the node \"MCU:inst13\|internalBus:INTERNAL_BUS\|SLAVE_ADD\[17\]\" into an OR gate" {  } { { "../MCU/Communicaion/internalBus.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/Communicaion/internalBus.v" 40 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1686425410794 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "MCU:inst13\|internalBus:INTERNAL_BUS\|ADD_BUS\[18\] MCU:inst13\|internalBus:INTERNAL_BUS\|SLAVE_ADD\[18\] " "Converted the fan-out from the tri-state buffer \"MCU:inst13\|internalBus:INTERNAL_BUS\|ADD_BUS\[18\]\" to the node \"MCU:inst13\|internalBus:INTERNAL_BUS\|SLAVE_ADD\[18\]\" into an OR gate" {  } { { "../MCU/Communicaion/internalBus.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/Communicaion/internalBus.v" 40 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1686425410794 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "MCU:inst13\|internalBus:INTERNAL_BUS\|ADD_BUS\[19\] MCU:inst13\|internalBus:INTERNAL_BUS\|SLAVE_ADD\[19\] " "Converted the fan-out from the tri-state buffer \"MCU:inst13\|internalBus:INTERNAL_BUS\|ADD_BUS\[19\]\" to the node \"MCU:inst13\|internalBus:INTERNAL_BUS\|SLAVE_ADD\[19\]\" into an OR gate" {  } { { "../MCU/Communicaion/internalBus.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/Communicaion/internalBus.v" 40 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1686425410794 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "MCU:inst13\|internalBus:INTERNAL_BUS\|ADD_BUS\[20\] MCU:inst13\|internalBus:INTERNAL_BUS\|SLAVE_ADD\[20\] " "Converted the fan-out from the tri-state buffer \"MCU:inst13\|internalBus:INTERNAL_BUS\|ADD_BUS\[20\]\" to the node \"MCU:inst13\|internalBus:INTERNAL_BUS\|SLAVE_ADD\[20\]\" into an OR gate" {  } { { "../MCU/Communicaion/internalBus.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/Communicaion/internalBus.v" 40 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1686425410794 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "MCU:inst13\|internalBus:INTERNAL_BUS\|ADD_BUS\[21\] MCU:inst13\|internalBus:INTERNAL_BUS\|SLAVE_ADD\[21\] " "Converted the fan-out from the tri-state buffer \"MCU:inst13\|internalBus:INTERNAL_BUS\|ADD_BUS\[21\]\" to the node \"MCU:inst13\|internalBus:INTERNAL_BUS\|SLAVE_ADD\[21\]\" into an OR gate" {  } { { "../MCU/Communicaion/internalBus.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/Communicaion/internalBus.v" 40 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1686425410794 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "MCU:inst13\|internalBus:INTERNAL_BUS\|ADD_BUS\[22\] MCU:inst13\|internalBus:INTERNAL_BUS\|SLAVE_ADD\[22\] " "Converted the fan-out from the tri-state buffer \"MCU:inst13\|internalBus:INTERNAL_BUS\|ADD_BUS\[22\]\" to the node \"MCU:inst13\|internalBus:INTERNAL_BUS\|SLAVE_ADD\[22\]\" into an OR gate" {  } { { "../MCU/Communicaion/internalBus.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/Communicaion/internalBus.v" 40 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1686425410794 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "MCU:inst13\|internalBus:INTERNAL_BUS\|ADD_BUS\[23\] MCU:inst13\|internalBus:INTERNAL_BUS\|SLAVE_ADD\[23\] " "Converted the fan-out from the tri-state buffer \"MCU:inst13\|internalBus:INTERNAL_BUS\|ADD_BUS\[23\]\" to the node \"MCU:inst13\|internalBus:INTERNAL_BUS\|SLAVE_ADD\[23\]\" into an OR gate" {  } { { "../MCU/Communicaion/internalBus.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/Communicaion/internalBus.v" 40 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1686425410794 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "MCU:inst13\|internalBus:INTERNAL_BUS\|ADD_BUS\[24\] MCU:inst13\|internalBus:INTERNAL_BUS\|SLAVE_ADD\[24\] " "Converted the fan-out from the tri-state buffer \"MCU:inst13\|internalBus:INTERNAL_BUS\|ADD_BUS\[24\]\" to the node \"MCU:inst13\|internalBus:INTERNAL_BUS\|SLAVE_ADD\[24\]\" into an OR gate" {  } { { "../MCU/Communicaion/internalBus.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/Communicaion/internalBus.v" 40 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1686425410794 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "MCU:inst13\|internalBus:INTERNAL_BUS\|ADD_BUS\[25\] MCU:inst13\|internalBus:INTERNAL_BUS\|SLAVE_ADD\[25\] " "Converted the fan-out from the tri-state buffer \"MCU:inst13\|internalBus:INTERNAL_BUS\|ADD_BUS\[25\]\" to the node \"MCU:inst13\|internalBus:INTERNAL_BUS\|SLAVE_ADD\[25\]\" into an OR gate" {  } { { "../MCU/Communicaion/internalBus.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/Communicaion/internalBus.v" 40 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1686425410794 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "MCU:inst13\|internalBus:INTERNAL_BUS\|ADD_BUS\[26\] MCU:inst13\|internalBus:INTERNAL_BUS\|SLAVE_ADD\[26\] " "Converted the fan-out from the tri-state buffer \"MCU:inst13\|internalBus:INTERNAL_BUS\|ADD_BUS\[26\]\" to the node \"MCU:inst13\|internalBus:INTERNAL_BUS\|SLAVE_ADD\[26\]\" into an OR gate" {  } { { "../MCU/Communicaion/internalBus.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/Communicaion/internalBus.v" 40 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1686425410794 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "MCU:inst13\|internalBus:INTERNAL_BUS\|ADD_BUS\[27\] MCU:inst13\|internalBus:INTERNAL_BUS\|SLAVE_ADD\[27\] " "Converted the fan-out from the tri-state buffer \"MCU:inst13\|internalBus:INTERNAL_BUS\|ADD_BUS\[27\]\" to the node \"MCU:inst13\|internalBus:INTERNAL_BUS\|SLAVE_ADD\[27\]\" into an OR gate" {  } { { "../MCU/Communicaion/internalBus.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/Communicaion/internalBus.v" 40 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1686425410794 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "MCU:inst13\|internalBus:INTERNAL_BUS\|ADD_BUS\[28\] MCU:inst13\|internalBus:INTERNAL_BUS\|SLAVE_ADD\[28\] " "Converted the fan-out from the tri-state buffer \"MCU:inst13\|internalBus:INTERNAL_BUS\|ADD_BUS\[28\]\" to the node \"MCU:inst13\|internalBus:INTERNAL_BUS\|SLAVE_ADD\[28\]\" into an OR gate" {  } { { "../MCU/Communicaion/internalBus.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/Communicaion/internalBus.v" 40 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1686425410794 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "MCU:inst13\|internalBus:INTERNAL_BUS\|ADD_BUS\[29\] MCU:inst13\|internalBus:INTERNAL_BUS\|SLAVE_ADD\[29\] " "Converted the fan-out from the tri-state buffer \"MCU:inst13\|internalBus:INTERNAL_BUS\|ADD_BUS\[29\]\" to the node \"MCU:inst13\|internalBus:INTERNAL_BUS\|SLAVE_ADD\[29\]\" into an OR gate" {  } { { "../MCU/Communicaion/internalBus.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/Communicaion/internalBus.v" 40 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1686425410794 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "MCU:inst13\|internalBus:INTERNAL_BUS\|ADD_BUS\[30\] MCU:inst13\|internalBus:INTERNAL_BUS\|SLAVE_ADD\[30\] " "Converted the fan-out from the tri-state buffer \"MCU:inst13\|internalBus:INTERNAL_BUS\|ADD_BUS\[30\]\" to the node \"MCU:inst13\|internalBus:INTERNAL_BUS\|SLAVE_ADD\[30\]\" into an OR gate" {  } { { "../MCU/Communicaion/internalBus.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/Communicaion/internalBus.v" 40 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1686425410794 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "MCU:inst13\|internalBus:INTERNAL_BUS\|ADD_BUS\[31\] MCU:inst13\|internalBus:INTERNAL_BUS\|SLAVE_ADD\[31\] " "Converted the fan-out from the tri-state buffer \"MCU:inst13\|internalBus:INTERNAL_BUS\|ADD_BUS\[31\]\" to the node \"MCU:inst13\|internalBus:INTERNAL_BUS\|SLAVE_ADD\[31\]\" into an OR gate" {  } { { "../MCU/Communicaion/internalBus.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/Communicaion/internalBus.v" 40 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1686425410794 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "MCU:inst13\|internalBus:INTERNAL_BUS\|ADD_BUS\[12\] MCU:inst13\|internalBus:INTERNAL_BUS\|SLAVE_ADD\[12\] " "Converted the fan-out from the tri-state buffer \"MCU:inst13\|internalBus:INTERNAL_BUS\|ADD_BUS\[12\]\" to the node \"MCU:inst13\|internalBus:INTERNAL_BUS\|SLAVE_ADD\[12\]\" into an OR gate" {  } { { "../MCU/Communicaion/internalBus.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/Communicaion/internalBus.v" 40 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1686425410794 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "MCU:inst13\|internalBus:INTERNAL_BUS\|ADD_BUS\[13\] MCU:inst13\|internalBus:INTERNAL_BUS\|SLAVE_ADD\[13\] " "Converted the fan-out from the tri-state buffer \"MCU:inst13\|internalBus:INTERNAL_BUS\|ADD_BUS\[13\]\" to the node \"MCU:inst13\|internalBus:INTERNAL_BUS\|SLAVE_ADD\[13\]\" into an OR gate" {  } { { "../MCU/Communicaion/internalBus.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/Communicaion/internalBus.v" 40 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1686425410794 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "MCU:inst13\|internalBus:INTERNAL_BUS\|ADD_BUS\[14\] MCU:inst13\|internalBus:INTERNAL_BUS\|SLAVE_ADD\[14\] " "Converted the fan-out from the tri-state buffer \"MCU:inst13\|internalBus:INTERNAL_BUS\|ADD_BUS\[14\]\" to the node \"MCU:inst13\|internalBus:INTERNAL_BUS\|SLAVE_ADD\[14\]\" into an OR gate" {  } { { "../MCU/Communicaion/internalBus.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/Communicaion/internalBus.v" 40 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1686425410794 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "MCU:inst13\|internalBus:INTERNAL_BUS\|ADD_BUS\[15\] MCU:inst13\|internalBus:INTERNAL_BUS\|SLAVE_ADD\[15\] " "Converted the fan-out from the tri-state buffer \"MCU:inst13\|internalBus:INTERNAL_BUS\|ADD_BUS\[15\]\" to the node \"MCU:inst13\|internalBus:INTERNAL_BUS\|SLAVE_ADD\[15\]\" into an OR gate" {  } { { "../MCU/Communicaion/internalBus.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/Communicaion/internalBus.v" 40 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1686425410794 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "MCU:inst13\|internalBus:INTERNAL_BUS\|ADD_BUS\[16\] MCU:inst13\|internalBus:INTERNAL_BUS\|SLAVE_ADD\[16\] " "Converted the fan-out from the tri-state buffer \"MCU:inst13\|internalBus:INTERNAL_BUS\|ADD_BUS\[16\]\" to the node \"MCU:inst13\|internalBus:INTERNAL_BUS\|SLAVE_ADD\[16\]\" into an OR gate" {  } { { "../MCU/Communicaion/internalBus.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/Communicaion/internalBus.v" 40 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1686425410794 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "MCU:inst13\|aftab_core:CORE\|aftab_datapath:datapath\|aftab_MEM_DAWU:DAWU\|aftab_DAWU_datapath:DP\|dataOut\[7\] MCU:inst13\|CORE_memData1\[7\] " "Converted the fan-out from the tri-state buffer \"MCU:inst13\|aftab_core:CORE\|aftab_datapath:datapath\|aftab_MEM_DAWU:DAWU\|aftab_DAWU_datapath:DP\|dataOut\[7\]\" to the node \"MCU:inst13\|CORE_memData1\[7\]\" into an OR gate" {  } { { "../MCU/aftab_project/datapath/aftab_dawu/aftab_DAWU_datapath.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/aftab_project/datapath/aftab_dawu/aftab_DAWU_datapath.v" 38 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1686425410794 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "MCU:inst13\|aftab_core:CORE\|aftab_datapath:datapath\|aftab_MEM_DAWU:DAWU\|aftab_DAWU_datapath:DP\|dataOut\[6\] MCU:inst13\|CORE_memData1\[6\] " "Converted the fan-out from the tri-state buffer \"MCU:inst13\|aftab_core:CORE\|aftab_datapath:datapath\|aftab_MEM_DAWU:DAWU\|aftab_DAWU_datapath:DP\|dataOut\[6\]\" to the node \"MCU:inst13\|CORE_memData1\[6\]\" into an OR gate" {  } { { "../MCU/aftab_project/datapath/aftab_dawu/aftab_DAWU_datapath.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/aftab_project/datapath/aftab_dawu/aftab_DAWU_datapath.v" 38 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1686425410794 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "MCU:inst13\|aftab_core:CORE\|aftab_datapath:datapath\|aftab_MEM_DAWU:DAWU\|aftab_DAWU_datapath:DP\|dataOut\[5\] MCU:inst13\|CORE_memData1\[5\] " "Converted the fan-out from the tri-state buffer \"MCU:inst13\|aftab_core:CORE\|aftab_datapath:datapath\|aftab_MEM_DAWU:DAWU\|aftab_DAWU_datapath:DP\|dataOut\[5\]\" to the node \"MCU:inst13\|CORE_memData1\[5\]\" into an OR gate" {  } { { "../MCU/aftab_project/datapath/aftab_dawu/aftab_DAWU_datapath.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/aftab_project/datapath/aftab_dawu/aftab_DAWU_datapath.v" 38 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1686425410794 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "MCU:inst13\|aftab_core:CORE\|aftab_datapath:datapath\|aftab_MEM_DAWU:DAWU\|aftab_DAWU_datapath:DP\|dataOut\[4\] MCU:inst13\|CORE_memData1\[4\] " "Converted the fan-out from the tri-state buffer \"MCU:inst13\|aftab_core:CORE\|aftab_datapath:datapath\|aftab_MEM_DAWU:DAWU\|aftab_DAWU_datapath:DP\|dataOut\[4\]\" to the node \"MCU:inst13\|CORE_memData1\[4\]\" into an OR gate" {  } { { "../MCU/aftab_project/datapath/aftab_dawu/aftab_DAWU_datapath.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/aftab_project/datapath/aftab_dawu/aftab_DAWU_datapath.v" 38 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1686425410794 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "MCU:inst13\|aftab_core:CORE\|aftab_datapath:datapath\|aftab_MEM_DAWU:DAWU\|aftab_DAWU_datapath:DP\|dataOut\[3\] MCU:inst13\|CORE_memData1\[3\] " "Converted the fan-out from the tri-state buffer \"MCU:inst13\|aftab_core:CORE\|aftab_datapath:datapath\|aftab_MEM_DAWU:DAWU\|aftab_DAWU_datapath:DP\|dataOut\[3\]\" to the node \"MCU:inst13\|CORE_memData1\[3\]\" into an OR gate" {  } { { "../MCU/aftab_project/datapath/aftab_dawu/aftab_DAWU_datapath.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/aftab_project/datapath/aftab_dawu/aftab_DAWU_datapath.v" 38 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1686425410794 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "MCU:inst13\|aftab_core:CORE\|aftab_datapath:datapath\|aftab_MEM_DAWU:DAWU\|aftab_DAWU_datapath:DP\|dataOut\[2\] MCU:inst13\|CORE_memData1\[2\] " "Converted the fan-out from the tri-state buffer \"MCU:inst13\|aftab_core:CORE\|aftab_datapath:datapath\|aftab_MEM_DAWU:DAWU\|aftab_DAWU_datapath:DP\|dataOut\[2\]\" to the node \"MCU:inst13\|CORE_memData1\[2\]\" into an OR gate" {  } { { "../MCU/aftab_project/datapath/aftab_dawu/aftab_DAWU_datapath.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/aftab_project/datapath/aftab_dawu/aftab_DAWU_datapath.v" 38 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1686425410794 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "MCU:inst13\|aftab_core:CORE\|aftab_datapath:datapath\|aftab_MEM_DAWU:DAWU\|aftab_DAWU_datapath:DP\|dataOut\[1\] MCU:inst13\|CORE_memData1\[1\] " "Converted the fan-out from the tri-state buffer \"MCU:inst13\|aftab_core:CORE\|aftab_datapath:datapath\|aftab_MEM_DAWU:DAWU\|aftab_DAWU_datapath:DP\|dataOut\[1\]\" to the node \"MCU:inst13\|CORE_memData1\[1\]\" into an OR gate" {  } { { "../MCU/aftab_project/datapath/aftab_dawu/aftab_DAWU_datapath.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/aftab_project/datapath/aftab_dawu/aftab_DAWU_datapath.v" 38 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1686425410794 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "MCU:inst13\|aftab_core:CORE\|aftab_datapath:datapath\|aftab_MEM_DAWU:DAWU\|aftab_DAWU_datapath:DP\|dataOut\[0\] MCU:inst13\|CORE_memData1\[0\] " "Converted the fan-out from the tri-state buffer \"MCU:inst13\|aftab_core:CORE\|aftab_datapath:datapath\|aftab_MEM_DAWU:DAWU\|aftab_DAWU_datapath:DP\|dataOut\[0\]\" to the node \"MCU:inst13\|CORE_memData1\[0\]\" into an OR gate" {  } { { "../MCU/aftab_project/datapath/aftab_dawu/aftab_DAWU_datapath.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/aftab_project/datapath/aftab_dawu/aftab_DAWU_datapath.v" 38 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1686425410794 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "MCU:inst13\|internalBus:INTERNAL_BUS\|MASTER2_DATA_IN\[0\] MCU:inst13\|aftab_core:CORE\|aftab_datapath:datapath\|aftab_MEM_DARU:DARU\|aftab_DARU_datapath:DP\|dataIn\[0\] " "Converted the fan-out from the tri-state buffer \"MCU:inst13\|internalBus:INTERNAL_BUS\|MASTER2_DATA_IN\[0\]\" to the node \"MCU:inst13\|aftab_core:CORE\|aftab_datapath:datapath\|aftab_MEM_DARU:DARU\|aftab_DARU_datapath:DP\|dataIn\[0\]\" into an OR gate" {  } { { "../MCU/Communicaion/internalBus.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/Communicaion/internalBus.v" 19 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1686425410794 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "MCU:inst13\|internalBus:INTERNAL_BUS\|MASTER2_DATA_IN\[2\] MCU:inst13\|aftab_core:CORE\|aftab_datapath:datapath\|aftab_MEM_DARU:DARU\|aftab_DARU_datapath:DP\|dataIn\[2\] " "Converted the fan-out from the tri-state buffer \"MCU:inst13\|internalBus:INTERNAL_BUS\|MASTER2_DATA_IN\[2\]\" to the node \"MCU:inst13\|aftab_core:CORE\|aftab_datapath:datapath\|aftab_MEM_DARU:DARU\|aftab_DARU_datapath:DP\|dataIn\[2\]\" into an OR gate" {  } { { "../MCU/Communicaion/internalBus.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/Communicaion/internalBus.v" 19 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1686425410794 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "MCU:inst13\|internalBus:INTERNAL_BUS\|MASTER2_DATA_IN\[3\] MCU:inst13\|aftab_core:CORE\|aftab_datapath:datapath\|aftab_MEM_DARU:DARU\|aftab_DARU_datapath:DP\|dataIn\[3\] " "Converted the fan-out from the tri-state buffer \"MCU:inst13\|internalBus:INTERNAL_BUS\|MASTER2_DATA_IN\[3\]\" to the node \"MCU:inst13\|aftab_core:CORE\|aftab_datapath:datapath\|aftab_MEM_DARU:DARU\|aftab_DARU_datapath:DP\|dataIn\[3\]\" into an OR gate" {  } { { "../MCU/Communicaion/internalBus.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/Communicaion/internalBus.v" 19 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1686425410794 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "MCU:inst13\|internalBus:INTERNAL_BUS\|MASTER2_DATA_IN\[4\] MCU:inst13\|aftab_core:CORE\|aftab_datapath:datapath\|aftab_MEM_DARU:DARU\|aftab_DARU_datapath:DP\|dataIn\[4\] " "Converted the fan-out from the tri-state buffer \"MCU:inst13\|internalBus:INTERNAL_BUS\|MASTER2_DATA_IN\[4\]\" to the node \"MCU:inst13\|aftab_core:CORE\|aftab_datapath:datapath\|aftab_MEM_DARU:DARU\|aftab_DARU_datapath:DP\|dataIn\[4\]\" into an OR gate" {  } { { "../MCU/Communicaion/internalBus.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/Communicaion/internalBus.v" 19 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1686425410794 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "MCU:inst13\|internalBus:INTERNAL_BUS\|MASTER2_DATA_IN\[5\] MCU:inst13\|aftab_core:CORE\|aftab_datapath:datapath\|aftab_MEM_DARU:DARU\|aftab_DARU_datapath:DP\|dataIn\[5\] " "Converted the fan-out from the tri-state buffer \"MCU:inst13\|internalBus:INTERNAL_BUS\|MASTER2_DATA_IN\[5\]\" to the node \"MCU:inst13\|aftab_core:CORE\|aftab_datapath:datapath\|aftab_MEM_DARU:DARU\|aftab_DARU_datapath:DP\|dataIn\[5\]\" into an OR gate" {  } { { "../MCU/Communicaion/internalBus.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/Communicaion/internalBus.v" 19 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1686425410794 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "MCU:inst13\|internalBus:INTERNAL_BUS\|MASTER2_DATA_IN\[6\] MCU:inst13\|aftab_core:CORE\|aftab_datapath:datapath\|aftab_MEM_DARU:DARU\|aftab_DARU_datapath:DP\|dataIn\[6\] " "Converted the fan-out from the tri-state buffer \"MCU:inst13\|internalBus:INTERNAL_BUS\|MASTER2_DATA_IN\[6\]\" to the node \"MCU:inst13\|aftab_core:CORE\|aftab_datapath:datapath\|aftab_MEM_DARU:DARU\|aftab_DARU_datapath:DP\|dataIn\[6\]\" into an OR gate" {  } { { "../MCU/Communicaion/internalBus.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/Communicaion/internalBus.v" 19 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1686425410794 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "MCU:inst13\|internalBus:INTERNAL_BUS\|MASTER2_DATA_IN\[7\] MCU:inst13\|aftab_core:CORE\|aftab_datapath:datapath\|aftab_MEM_DARU:DARU\|aftab_DARU_datapath:DP\|dataIn\[7\] " "Converted the fan-out from the tri-state buffer \"MCU:inst13\|internalBus:INTERNAL_BUS\|MASTER2_DATA_IN\[7\]\" to the node \"MCU:inst13\|aftab_core:CORE\|aftab_datapath:datapath\|aftab_MEM_DARU:DARU\|aftab_DARU_datapath:DP\|dataIn\[7\]\" into an OR gate" {  } { { "../MCU/Communicaion/internalBus.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/Communicaion/internalBus.v" 19 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1686425410794 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "MCU:inst13\|internalBus:INTERNAL_BUS\|MASTER2_DATA_IN\[1\] MCU:inst13\|aftab_core:CORE\|aftab_datapath:datapath\|aftab_MEM_DARU:DARU\|aftab_DARU_datapath:DP\|dataIn\[1\] " "Converted the fan-out from the tri-state buffer \"MCU:inst13\|internalBus:INTERNAL_BUS\|MASTER2_DATA_IN\[1\]\" to the node \"MCU:inst13\|aftab_core:CORE\|aftab_datapath:datapath\|aftab_MEM_DARU:DARU\|aftab_DARU_datapath:DP\|dataIn\[1\]\" into an OR gate" {  } { { "../MCU/Communicaion/internalBus.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/Communicaion/internalBus.v" 19 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1686425410794 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "MCU:inst13\|internalBus:INTERNAL_BUS\|SLAVE_DATA_IN\[1\] MCU:inst13\|SRAM_In\[1\] " "Converted the fan-out from the tri-state buffer \"MCU:inst13\|internalBus:INTERNAL_BUS\|SLAVE_DATA_IN\[1\]\" to the node \"MCU:inst13\|SRAM_In\[1\]\" into an OR gate" {  } { { "../MCU/Communicaion/internalBus.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/Communicaion/internalBus.v" 20 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1686425410794 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "MCU:inst13\|internalBus:INTERNAL_BUS\|SLAVE_ADD\[0\] MCU:inst13\|SRAM_address\[0\] " "Converted the fan-out from the tri-state buffer \"MCU:inst13\|internalBus:INTERNAL_BUS\|SLAVE_ADD\[0\]\" to the node \"MCU:inst13\|SRAM_address\[0\]\" into an OR gate" {  } { { "../MCU/Communicaion/internalBus.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/Communicaion/internalBus.v" 16 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1686425410794 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "MCU:inst13\|internalBus:INTERNAL_BUS\|SLAVE_ADD\[1\] MCU:inst13\|SRAM_address\[1\] " "Converted the fan-out from the tri-state buffer \"MCU:inst13\|internalBus:INTERNAL_BUS\|SLAVE_ADD\[1\]\" to the node \"MCU:inst13\|SRAM_address\[1\]\" into an OR gate" {  } { { "../MCU/Communicaion/internalBus.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/Communicaion/internalBus.v" 16 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1686425410794 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "MCU:inst13\|internalBus:INTERNAL_BUS\|SLAVE_ADD\[2\] MCU:inst13\|SRAM_address\[2\] " "Converted the fan-out from the tri-state buffer \"MCU:inst13\|internalBus:INTERNAL_BUS\|SLAVE_ADD\[2\]\" to the node \"MCU:inst13\|SRAM_address\[2\]\" into an OR gate" {  } { { "../MCU/Communicaion/internalBus.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/Communicaion/internalBus.v" 16 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1686425410794 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "MCU:inst13\|internalBus:INTERNAL_BUS\|SLAVE_ADD\[3\] MCU:inst13\|SRAM_address\[3\] " "Converted the fan-out from the tri-state buffer \"MCU:inst13\|internalBus:INTERNAL_BUS\|SLAVE_ADD\[3\]\" to the node \"MCU:inst13\|SRAM_address\[3\]\" into an OR gate" {  } { { "../MCU/Communicaion/internalBus.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/Communicaion/internalBus.v" 16 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1686425410794 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "MCU:inst13\|internalBus:INTERNAL_BUS\|SLAVE_ADD\[4\] MCU:inst13\|SRAM_address\[4\] " "Converted the fan-out from the tri-state buffer \"MCU:inst13\|internalBus:INTERNAL_BUS\|SLAVE_ADD\[4\]\" to the node \"MCU:inst13\|SRAM_address\[4\]\" into an OR gate" {  } { { "../MCU/Communicaion/internalBus.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/Communicaion/internalBus.v" 16 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1686425410794 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "MCU:inst13\|internalBus:INTERNAL_BUS\|SLAVE_ADD\[5\] MCU:inst13\|SRAM_address\[5\] " "Converted the fan-out from the tri-state buffer \"MCU:inst13\|internalBus:INTERNAL_BUS\|SLAVE_ADD\[5\]\" to the node \"MCU:inst13\|SRAM_address\[5\]\" into an OR gate" {  } { { "../MCU/Communicaion/internalBus.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/Communicaion/internalBus.v" 16 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1686425410794 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "MCU:inst13\|internalBus:INTERNAL_BUS\|SLAVE_ADD\[6\] MCU:inst13\|SRAM_address\[6\] " "Converted the fan-out from the tri-state buffer \"MCU:inst13\|internalBus:INTERNAL_BUS\|SLAVE_ADD\[6\]\" to the node \"MCU:inst13\|SRAM_address\[6\]\" into an OR gate" {  } { { "../MCU/Communicaion/internalBus.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/Communicaion/internalBus.v" 16 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1686425410794 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "MCU:inst13\|internalBus:INTERNAL_BUS\|SLAVE_ADD\[7\] MCU:inst13\|SRAM_address\[7\] " "Converted the fan-out from the tri-state buffer \"MCU:inst13\|internalBus:INTERNAL_BUS\|SLAVE_ADD\[7\]\" to the node \"MCU:inst13\|SRAM_address\[7\]\" into an OR gate" {  } { { "../MCU/Communicaion/internalBus.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/Communicaion/internalBus.v" 16 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1686425410794 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "MCU:inst13\|internalBus:INTERNAL_BUS\|SLAVE_ADD\[8\] MCU:inst13\|SRAM_address\[8\] " "Converted the fan-out from the tri-state buffer \"MCU:inst13\|internalBus:INTERNAL_BUS\|SLAVE_ADD\[8\]\" to the node \"MCU:inst13\|SRAM_address\[8\]\" into an OR gate" {  } { { "../MCU/Communicaion/internalBus.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/Communicaion/internalBus.v" 16 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1686425410794 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "MCU:inst13\|internalBus:INTERNAL_BUS\|SLAVE_ADD\[9\] MCU:inst13\|SRAM_address\[9\] " "Converted the fan-out from the tri-state buffer \"MCU:inst13\|internalBus:INTERNAL_BUS\|SLAVE_ADD\[9\]\" to the node \"MCU:inst13\|SRAM_address\[9\]\" into an OR gate" {  } { { "../MCU/Communicaion/internalBus.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/Communicaion/internalBus.v" 16 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1686425410794 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "MCU:inst13\|internalBus:INTERNAL_BUS\|SLAVE_ADD\[10\] MCU:inst13\|SRAM_address\[10\] " "Converted the fan-out from the tri-state buffer \"MCU:inst13\|internalBus:INTERNAL_BUS\|SLAVE_ADD\[10\]\" to the node \"MCU:inst13\|SRAM_address\[10\]\" into an OR gate" {  } { { "../MCU/Communicaion/internalBus.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/Communicaion/internalBus.v" 16 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1686425410794 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "MCU:inst13\|internalBus:INTERNAL_BUS\|SLAVE_ADD\[11\] MCU:inst13\|SRAM_address\[11\] " "Converted the fan-out from the tri-state buffer \"MCU:inst13\|internalBus:INTERNAL_BUS\|SLAVE_ADD\[11\]\" to the node \"MCU:inst13\|SRAM_address\[11\]\" into an OR gate" {  } { { "../MCU/Communicaion/internalBus.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/Communicaion/internalBus.v" 16 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1686425410794 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "MCU:inst13\|internalBus:INTERNAL_BUS\|SLAVE_DATA_IN\[6\] MCU:inst13\|SRAM_In\[6\] " "Converted the fan-out from the tri-state buffer \"MCU:inst13\|internalBus:INTERNAL_BUS\|SLAVE_DATA_IN\[6\]\" to the node \"MCU:inst13\|SRAM_In\[6\]\" into an OR gate" {  } { { "../MCU/Communicaion/internalBus.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/Communicaion/internalBus.v" 20 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1686425410794 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "MCU:inst13\|internalBus:INTERNAL_BUS\|SLAVE_DATA_IN\[2\] MCU:inst13\|SRAM_In\[2\] " "Converted the fan-out from the tri-state buffer \"MCU:inst13\|internalBus:INTERNAL_BUS\|SLAVE_DATA_IN\[2\]\" to the node \"MCU:inst13\|SRAM_In\[2\]\" into an OR gate" {  } { { "../MCU/Communicaion/internalBus.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/Communicaion/internalBus.v" 20 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1686425410794 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "MCU:inst13\|internalBus:INTERNAL_BUS\|SLAVE_DATA_IN\[7\] MCU:inst13\|SRAM_In\[7\] " "Converted the fan-out from the tri-state buffer \"MCU:inst13\|internalBus:INTERNAL_BUS\|SLAVE_DATA_IN\[7\]\" to the node \"MCU:inst13\|SRAM_In\[7\]\" into an OR gate" {  } { { "../MCU/Communicaion/internalBus.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/Communicaion/internalBus.v" 20 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1686425410794 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "MCU:inst13\|internalBus:INTERNAL_BUS\|SLAVE_DATA_IN\[0\] MCU:inst13\|SRAM_In\[0\] " "Converted the fan-out from the tri-state buffer \"MCU:inst13\|internalBus:INTERNAL_BUS\|SLAVE_DATA_IN\[0\]\" to the node \"MCU:inst13\|SRAM_In\[0\]\" into an OR gate" {  } { { "../MCU/Communicaion/internalBus.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/Communicaion/internalBus.v" 20 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1686425410794 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "MCU:inst13\|internalBus:INTERNAL_BUS\|SLAVE_DATA_IN\[3\] MCU:inst13\|SRAM_In\[3\] " "Converted the fan-out from the tri-state buffer \"MCU:inst13\|internalBus:INTERNAL_BUS\|SLAVE_DATA_IN\[3\]\" to the node \"MCU:inst13\|SRAM_In\[3\]\" into an OR gate" {  } { { "../MCU/Communicaion/internalBus.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/Communicaion/internalBus.v" 20 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1686425410794 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "MCU:inst13\|internalBus:INTERNAL_BUS\|SLAVE_DATA_IN\[4\] MCU:inst13\|SRAM_In\[4\] " "Converted the fan-out from the tri-state buffer \"MCU:inst13\|internalBus:INTERNAL_BUS\|SLAVE_DATA_IN\[4\]\" to the node \"MCU:inst13\|SRAM_In\[4\]\" into an OR gate" {  } { { "../MCU/Communicaion/internalBus.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/Communicaion/internalBus.v" 20 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1686425410794 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "MCU:inst13\|internalBus:INTERNAL_BUS\|SLAVE_DATA_IN\[5\] MCU:inst13\|SRAM_In\[5\] " "Converted the fan-out from the tri-state buffer \"MCU:inst13\|internalBus:INTERNAL_BUS\|SLAVE_DATA_IN\[5\]\" to the node \"MCU:inst13\|SRAM_In\[5\]\" into an OR gate" {  } { { "../MCU/Communicaion/internalBus.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/Communicaion/internalBus.v" 20 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1686425410794 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "MCU:inst13\|aftab_core:CORE\|aftab_datapath:datapath\|aftab_MEM_DAWU:DAWU\|aftab_DAWU_datapath:DP\|dataOut\[7\] MCU:inst13\|internalBus:INTERNAL_BUS\|SLAVE_DATA_IN\[7\] " "Converted the fan-out from the tri-state buffer \"MCU:inst13\|aftab_core:CORE\|aftab_datapath:datapath\|aftab_MEM_DAWU:DAWU\|aftab_DAWU_datapath:DP\|dataOut\[7\]\" to the node \"MCU:inst13\|internalBus:INTERNAL_BUS\|SLAVE_DATA_IN\[7\]\" into an OR gate" {  } { { "../MCU/aftab_project/datapath/aftab_dawu/aftab_DAWU_datapath.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/aftab_project/datapath/aftab_dawu/aftab_DAWU_datapath.v" 38 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1686425410794 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "MCU:inst13\|aftab_core:CORE\|aftab_datapath:datapath\|aftab_MEM_DAWU:DAWU\|aftab_DAWU_datapath:DP\|dataOut\[6\] MCU:inst13\|internalBus:INTERNAL_BUS\|SLAVE_DATA_IN\[6\] " "Converted the fan-out from the tri-state buffer \"MCU:inst13\|aftab_core:CORE\|aftab_datapath:datapath\|aftab_MEM_DAWU:DAWU\|aftab_DAWU_datapath:DP\|dataOut\[6\]\" to the node \"MCU:inst13\|internalBus:INTERNAL_BUS\|SLAVE_DATA_IN\[6\]\" into an OR gate" {  } { { "../MCU/aftab_project/datapath/aftab_dawu/aftab_DAWU_datapath.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/aftab_project/datapath/aftab_dawu/aftab_DAWU_datapath.v" 38 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1686425410794 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "MCU:inst13\|aftab_core:CORE\|aftab_datapath:datapath\|aftab_MEM_DAWU:DAWU\|aftab_DAWU_datapath:DP\|dataOut\[5\] MCU:inst13\|internalBus:INTERNAL_BUS\|SLAVE_DATA_IN\[5\] " "Converted the fan-out from the tri-state buffer \"MCU:inst13\|aftab_core:CORE\|aftab_datapath:datapath\|aftab_MEM_DAWU:DAWU\|aftab_DAWU_datapath:DP\|dataOut\[5\]\" to the node \"MCU:inst13\|internalBus:INTERNAL_BUS\|SLAVE_DATA_IN\[5\]\" into an OR gate" {  } { { "../MCU/aftab_project/datapath/aftab_dawu/aftab_DAWU_datapath.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/aftab_project/datapath/aftab_dawu/aftab_DAWU_datapath.v" 38 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1686425410794 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "MCU:inst13\|aftab_core:CORE\|aftab_datapath:datapath\|aftab_MEM_DAWU:DAWU\|aftab_DAWU_datapath:DP\|dataOut\[4\] MCU:inst13\|internalBus:INTERNAL_BUS\|SLAVE_DATA_IN\[4\] " "Converted the fan-out from the tri-state buffer \"MCU:inst13\|aftab_core:CORE\|aftab_datapath:datapath\|aftab_MEM_DAWU:DAWU\|aftab_DAWU_datapath:DP\|dataOut\[4\]\" to the node \"MCU:inst13\|internalBus:INTERNAL_BUS\|SLAVE_DATA_IN\[4\]\" into an OR gate" {  } { { "../MCU/aftab_project/datapath/aftab_dawu/aftab_DAWU_datapath.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/aftab_project/datapath/aftab_dawu/aftab_DAWU_datapath.v" 38 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1686425410794 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "MCU:inst13\|aftab_core:CORE\|aftab_datapath:datapath\|aftab_MEM_DAWU:DAWU\|aftab_DAWU_datapath:DP\|dataOut\[3\] MCU:inst13\|internalBus:INTERNAL_BUS\|SLAVE_DATA_IN\[3\] " "Converted the fan-out from the tri-state buffer \"MCU:inst13\|aftab_core:CORE\|aftab_datapath:datapath\|aftab_MEM_DAWU:DAWU\|aftab_DAWU_datapath:DP\|dataOut\[3\]\" to the node \"MCU:inst13\|internalBus:INTERNAL_BUS\|SLAVE_DATA_IN\[3\]\" into an OR gate" {  } { { "../MCU/aftab_project/datapath/aftab_dawu/aftab_DAWU_datapath.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/aftab_project/datapath/aftab_dawu/aftab_DAWU_datapath.v" 38 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1686425410794 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "MCU:inst13\|aftab_core:CORE\|aftab_datapath:datapath\|aftab_MEM_DAWU:DAWU\|aftab_DAWU_datapath:DP\|dataOut\[2\] MCU:inst13\|internalBus:INTERNAL_BUS\|SLAVE_DATA_IN\[2\] " "Converted the fan-out from the tri-state buffer \"MCU:inst13\|aftab_core:CORE\|aftab_datapath:datapath\|aftab_MEM_DAWU:DAWU\|aftab_DAWU_datapath:DP\|dataOut\[2\]\" to the node \"MCU:inst13\|internalBus:INTERNAL_BUS\|SLAVE_DATA_IN\[2\]\" into an OR gate" {  } { { "../MCU/aftab_project/datapath/aftab_dawu/aftab_DAWU_datapath.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/aftab_project/datapath/aftab_dawu/aftab_DAWU_datapath.v" 38 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1686425410794 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "MCU:inst13\|aftab_core:CORE\|aftab_datapath:datapath\|aftab_MEM_DAWU:DAWU\|aftab_DAWU_datapath:DP\|dataOut\[1\] MCU:inst13\|internalBus:INTERNAL_BUS\|SLAVE_DATA_IN\[1\] " "Converted the fan-out from the tri-state buffer \"MCU:inst13\|aftab_core:CORE\|aftab_datapath:datapath\|aftab_MEM_DAWU:DAWU\|aftab_DAWU_datapath:DP\|dataOut\[1\]\" to the node \"MCU:inst13\|internalBus:INTERNAL_BUS\|SLAVE_DATA_IN\[1\]\" into an OR gate" {  } { { "../MCU/aftab_project/datapath/aftab_dawu/aftab_DAWU_datapath.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/aftab_project/datapath/aftab_dawu/aftab_DAWU_datapath.v" 38 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1686425410794 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "MCU:inst13\|aftab_core:CORE\|aftab_datapath:datapath\|aftab_MEM_DAWU:DAWU\|aftab_DAWU_datapath:DP\|dataOut\[0\] MCU:inst13\|internalBus:INTERNAL_BUS\|SLAVE_DATA_IN\[0\] " "Converted the fan-out from the tri-state buffer \"MCU:inst13\|aftab_core:CORE\|aftab_datapath:datapath\|aftab_MEM_DAWU:DAWU\|aftab_DAWU_datapath:DP\|dataOut\[0\]\" to the node \"MCU:inst13\|internalBus:INTERNAL_BUS\|SLAVE_DATA_IN\[0\]\" into an OR gate" {  } { { "../MCU/aftab_project/datapath/aftab_dawu/aftab_DAWU_datapath.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/aftab_project/datapath/aftab_dawu/aftab_DAWU_datapath.v" 38 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1686425410794 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1686425410794 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "MCU:inst13\|MEM_memDataOUT\[0\] MCU:inst13\|internalBus:INTERNAL_BUS\|MASTER2_DATA_IN\[0\] " "Converted the fan-out from the tri-state buffer \"MCU:inst13\|MEM_memDataOUT\[0\]\" to the node \"MCU:inst13\|internalBus:INTERNAL_BUS\|MASTER2_DATA_IN\[0\]\" into an OR gate" {  } { { "../MCU/MCU.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/MCU.v" 54 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1686425410998 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "MCU:inst13\|MEM_memDataOUT\[2\] MCU:inst13\|internalBus:INTERNAL_BUS\|MASTER2_DATA_IN\[2\] " "Converted the fan-out from the tri-state buffer \"MCU:inst13\|MEM_memDataOUT\[2\]\" to the node \"MCU:inst13\|internalBus:INTERNAL_BUS\|MASTER2_DATA_IN\[2\]\" into an OR gate" {  } { { "../MCU/MCU.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/MCU.v" 54 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1686425410998 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "MCU:inst13\|MEM_memDataOUT\[3\] MCU:inst13\|internalBus:INTERNAL_BUS\|MASTER2_DATA_IN\[3\] " "Converted the fan-out from the tri-state buffer \"MCU:inst13\|MEM_memDataOUT\[3\]\" to the node \"MCU:inst13\|internalBus:INTERNAL_BUS\|MASTER2_DATA_IN\[3\]\" into an OR gate" {  } { { "../MCU/MCU.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/MCU.v" 54 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1686425410998 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "MCU:inst13\|MEM_memDataOUT\[4\] MCU:inst13\|internalBus:INTERNAL_BUS\|MASTER2_DATA_IN\[4\] " "Converted the fan-out from the tri-state buffer \"MCU:inst13\|MEM_memDataOUT\[4\]\" to the node \"MCU:inst13\|internalBus:INTERNAL_BUS\|MASTER2_DATA_IN\[4\]\" into an OR gate" {  } { { "../MCU/MCU.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/MCU.v" 54 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1686425410998 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "MCU:inst13\|MEM_memDataOUT\[5\] MCU:inst13\|internalBus:INTERNAL_BUS\|MASTER2_DATA_IN\[5\] " "Converted the fan-out from the tri-state buffer \"MCU:inst13\|MEM_memDataOUT\[5\]\" to the node \"MCU:inst13\|internalBus:INTERNAL_BUS\|MASTER2_DATA_IN\[5\]\" into an OR gate" {  } { { "../MCU/MCU.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/MCU.v" 54 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1686425410998 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "MCU:inst13\|MEM_memDataOUT\[6\] MCU:inst13\|internalBus:INTERNAL_BUS\|MASTER2_DATA_IN\[6\] " "Converted the fan-out from the tri-state buffer \"MCU:inst13\|MEM_memDataOUT\[6\]\" to the node \"MCU:inst13\|internalBus:INTERNAL_BUS\|MASTER2_DATA_IN\[6\]\" into an OR gate" {  } { { "../MCU/MCU.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/MCU.v" 54 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1686425410998 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "MCU:inst13\|MEM_memDataOUT\[7\] MCU:inst13\|internalBus:INTERNAL_BUS\|MASTER2_DATA_IN\[7\] " "Converted the fan-out from the tri-state buffer \"MCU:inst13\|MEM_memDataOUT\[7\]\" to the node \"MCU:inst13\|internalBus:INTERNAL_BUS\|MASTER2_DATA_IN\[7\]\" into an OR gate" {  } { { "../MCU/MCU.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/MCU.v" 54 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1686425410998 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "MCU:inst13\|MEM_memDataOUT\[1\] MCU:inst13\|internalBus:INTERNAL_BUS\|MASTER2_DATA_IN\[1\] " "Converted the fan-out from the tri-state buffer \"MCU:inst13\|MEM_memDataOUT\[1\]\" to the node \"MCU:inst13\|internalBus:INTERNAL_BUS\|MASTER2_DATA_IN\[1\]\" into an OR gate" {  } { { "../MCU/MCU.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/MCU.v" 54 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1686425410998 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "interface:inst7\|EXT_AD\[7\] interface:inst7\|add\[23\] " "Converted the fan-out from the tri-state buffer \"interface:inst7\|EXT_AD\[7\]\" to the node \"interface:inst7\|add\[23\]\" into an OR gate" {  } { { "interface.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/quartus/interface.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1686425410998 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "interface:inst7\|EXT_AD\[6\] interface:inst7\|add\[22\] " "Converted the fan-out from the tri-state buffer \"interface:inst7\|EXT_AD\[6\]\" to the node \"interface:inst7\|add\[22\]\" into an OR gate" {  } { { "interface.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/quartus/interface.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1686425410998 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "interface:inst7\|EXT_AD\[5\] interface:inst7\|add\[21\] " "Converted the fan-out from the tri-state buffer \"interface:inst7\|EXT_AD\[5\]\" to the node \"interface:inst7\|add\[21\]\" into an OR gate" {  } { { "interface.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/quartus/interface.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1686425410998 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "interface:inst7\|EXT_AD\[4\] interface:inst7\|add\[20\] " "Converted the fan-out from the tri-state buffer \"interface:inst7\|EXT_AD\[4\]\" to the node \"interface:inst7\|add\[20\]\" into an OR gate" {  } { { "interface.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/quartus/interface.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1686425410998 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "interface:inst7\|EXT_AD\[3\] interface:inst7\|add\[19\] " "Converted the fan-out from the tri-state buffer \"interface:inst7\|EXT_AD\[3\]\" to the node \"interface:inst7\|add\[19\]\" into an OR gate" {  } { { "interface.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/quartus/interface.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1686425410998 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "interface:inst7\|EXT_AD\[2\] interface:inst7\|add\[18\] " "Converted the fan-out from the tri-state buffer \"interface:inst7\|EXT_AD\[2\]\" to the node \"interface:inst7\|add\[18\]\" into an OR gate" {  } { { "interface.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/quartus/interface.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1686425410998 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "interface:inst7\|EXT_AD\[1\] interface:inst7\|add\[17\] " "Converted the fan-out from the tri-state buffer \"interface:inst7\|EXT_AD\[1\]\" to the node \"interface:inst7\|add\[17\]\" into an OR gate" {  } { { "interface.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/quartus/interface.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1686425410998 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "interface:inst7\|EXT_AD\[0\] interface:inst7\|add\[16\] " "Converted the fan-out from the tri-state buffer \"interface:inst7\|EXT_AD\[0\]\" to the node \"interface:inst7\|add\[16\]\" into an OR gate" {  } { { "interface.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/quartus/interface.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1686425410998 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1686425410998 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../MCU/UART/uart_tx.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/UART/uart_tx.v" 11 -1 0 } } { "../MCU/aftab_project/datapath/aftab_interrupt/aftab_ICCD.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/aftab_project/datapath/aftab_interrupt/aftab_ICCD.v" 70 -1 0 } } { "../MCU/MCU.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/MCU.v" 305 -1 0 } } { "../MCU/MCU.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/MCU.v" 265 -1 0 } } { "../MCU/MCU.v" "" { Text "D:/MCI/ICDC-2023/Microcontroller/MCU/MCU.v" 282 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1686425411190 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1686425411191 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "SPI_RESET VCC " "Pin \"SPI_RESET\" is stuck at VCC" {  } { { "MCU_schematic.bdf" "" { Schematic "D:/MCI/ICDC-2023/Microcontroller/quartus/MCU_schematic.bdf" { { 560 1176 1352 576 "SPI_RESET" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1686425417101 "|MCU_schematic|SPI_RESET"} { "Warning" "WMLS_MLS_STUCK_PIN" "SPI_WP VCC " "Pin \"SPI_WP\" is stuck at VCC" {  } { { "MCU_schematic.bdf" "" { Schematic "D:/MCI/ICDC-2023/Microcontroller/quartus/MCU_schematic.bdf" { { 592 1176 1352 608 "SPI_WP" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1686425417101 "|MCU_schematic|SPI_WP"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1686425417101 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1686425418175 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "57 " "57 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1686425428798 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "d:/programs/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 384 -1 0 } } { "sld_jtag_hub.vhd" "" { Text "d:/programs/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 521 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1686425429076 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1686425429076 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sld_hub:auto_hub\|receive\[0\]\[0\] GND " "Pin \"sld_hub:auto_hub\|receive\[0\]\[0\]\" is stuck at GND" {  } { { "sld_hub.vhd" "" { Text "d:/programs/altera/13.0sp1/quartus/libraries/megafunctions/sld_hub.vhd" 181 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1686425429166 "|MCU_schematic|sld_hub:auto_hub|receive[0][0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1686425429166 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1686425429701 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/MCI/ICDC-2023/Microcontroller/quartus/output_files/MCU.map.smsg " "Generated suppressed messages file D:/MCI/ICDC-2023/Microcontroller/quartus/output_files/MCU.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1686425431333 ""}
{ "Critical Warning" "WAMERGE_SLD_INSTANCE_WITH_INVALID_CONNECTIONS" "auto_signaltap_0 2599 2737 0 0 138 " "Partially connected in-system debug instance \"auto_signaltap_0\" to 2599 of its 2737 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 138 missing sources or connections." {  } {  } 1 35025 "Partially connected in-system debug instance \"%1!s!\" to %2!d! of its %3!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were %4!d! illegal, %5!d! inaccessible, and %6!d! missing sources or connections." 0 0 "Quartus II" 0 -1 1686425437260 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1686425438114 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1686425438114 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "28377 " "Implemented 28377 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1686425441678 ""} { "Info" "ICUT_CUT_TM_OPINS" "42 " "Implemented 42 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1686425441678 ""} { "Info" "ICUT_CUT_TM_LCELLS" "26950 " "Implemented 26950 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1686425441678 ""} { "Info" "ICUT_CUT_TM_RAMS" "1376 " "Implemented 1376 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1686425441678 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1686425441678 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 288 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 288 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5024 " "Peak virtual memory: 5024 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1686425441965 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jun 10 23:00:41 2023 " "Processing ended: Sat Jun 10 23:00:41 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1686425441965 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:20 " "Elapsed time: 00:01:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1686425441965 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:18 " "Total CPU time (on all processors): 00:01:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1686425441965 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1686425441965 ""}
