Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Mon Dec  2 20:18:05 2024
| Host         : Chris-PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file AddSub_timing_summary_routed.rpt -pb AddSub_timing_summary_routed.pb -rpx AddSub_timing_summary_routed.rpx -warn_on_violation
| Design       : AddSub
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    8          inf        0.000                      0                    8           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Select
                            (input port)
  Destination:            a
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.888ns  (logic 5.037ns (36.270%)  route 8.851ns (63.730%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  Select (IN)
                         net (fo=0)                   0.000     0.000    Select
    T8                   IBUF (Prop_ibuf_I_O)         0.982     0.982 r  Select_IBUF_inst/O
                         net (fo=5, routed)           5.049     6.032    Select_IBUF
    SLICE_X0Y85          LUT5 (Prop_lut5_I0_O)        0.152     6.184 r  Cout_OBUF_inst_i_2/O
                         net (fo=8, routed)           0.887     7.071    C1
    SLICE_X0Y84          LUT6 (Prop_lut6_I2_O)        0.326     7.397 r  a_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.914    10.311    a_OBUF
    T10                  OBUF (Prop_obuf_I_O)         3.577    13.888 r  a_OBUF_inst/O
                         net (fo=0)                   0.000    13.888    a
    T10                                                               r  a (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Select
                            (input port)
  Destination:            b
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.718ns  (logic 5.016ns (36.563%)  route 8.702ns (63.437%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  Select (IN)
                         net (fo=0)                   0.000     0.000    Select
    T8                   IBUF (Prop_ibuf_I_O)         0.982     0.982 r  Select_IBUF_inst/O
                         net (fo=5, routed)           5.049     6.032    Select_IBUF
    SLICE_X0Y85          LUT5 (Prop_lut5_I0_O)        0.152     6.184 r  Cout_OBUF_inst_i_2/O
                         net (fo=8, routed)           0.882     7.065    C1
    SLICE_X0Y84          LUT6 (Prop_lut6_I3_O)        0.326     7.391 r  b_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.771    10.162    b_OBUF
    R10                  OBUF (Prop_obuf_I_O)         3.555    13.718 r  b_OBUF_inst/O
                         net (fo=0)                   0.000    13.718    b
    R10                                                               r  b (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Select
                            (input port)
  Destination:            d
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.690ns  (logic 5.010ns (36.598%)  route 8.680ns (63.402%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  Select (IN)
                         net (fo=0)                   0.000     0.000    Select
    T8                   IBUF (Prop_ibuf_I_O)         0.982     0.982 r  Select_IBUF_inst/O
                         net (fo=5, routed)           5.049     6.032    Select_IBUF
    SLICE_X0Y85          LUT5 (Prop_lut5_I0_O)        0.152     6.184 r  Cout_OBUF_inst_i_2/O
                         net (fo=8, routed)           1.199     7.383    C1
    SLICE_X1Y85          LUT6 (Prop_lut6_I2_O)        0.326     7.709 r  d_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.431    10.140    d_OBUF
    K13                  OBUF (Prop_obuf_I_O)         3.550    13.690 r  d_OBUF_inst/O
                         net (fo=0)                   0.000    13.690    d
    K13                                                               r  d (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Select
                            (input port)
  Destination:            f
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.401ns  (logic 5.019ns (37.450%)  route 8.382ns (62.550%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  Select (IN)
                         net (fo=0)                   0.000     0.000    Select
    T8                   IBUF (Prop_ibuf_I_O)         0.982     0.982 r  Select_IBUF_inst/O
                         net (fo=5, routed)           5.024     6.006    Select_IBUF
    SLICE_X0Y84          LUT2 (Prop_lut2_I0_O)        0.150     6.156 r  a_OBUF_inst_i_2/O
                         net (fo=7, routed)           0.856     7.013    y_comp_2
    SLICE_X0Y85          LUT6 (Prop_lut6_I5_O)        0.326     7.339 r  f_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.502     9.841    f_OBUF
    T11                  OBUF (Prop_obuf_I_O)         3.561    13.401 r  f_OBUF_inst/O
                         net (fo=0)                   0.000    13.401    f
    T11                                                               r  f (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Select
                            (input port)
  Destination:            g
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.120ns  (logic 4.997ns (38.089%)  route 8.123ns (61.911%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  Select (IN)
                         net (fo=0)                   0.000     0.000    Select
    T8                   IBUF (Prop_ibuf_I_O)         0.982     0.982 r  Select_IBUF_inst/O
                         net (fo=5, routed)           5.049     6.032    Select_IBUF
    SLICE_X0Y85          LUT5 (Prop_lut5_I0_O)        0.152     6.184 r  Cout_OBUF_inst_i_2/O
                         net (fo=8, routed)           1.198     7.382    C1
    SLICE_X1Y85          LUT6 (Prop_lut6_I1_O)        0.326     7.708 r  g_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.875     9.583    g_OBUF
    L18                  OBUF (Prop_obuf_I_O)         3.537    13.120 r  g_OBUF_inst/O
                         net (fo=0)                   0.000    13.120    g
    L18                                                               r  g (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Select
                            (input port)
  Destination:            e
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.005ns  (logic 4.992ns (38.382%)  route 8.013ns (61.618%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  Select (IN)
                         net (fo=0)                   0.000     0.000    Select
    T8                   IBUF (Prop_ibuf_I_O)         0.982     0.982 r  Select_IBUF_inst/O
                         net (fo=5, routed)           5.024     6.006    Select_IBUF
    SLICE_X0Y84          LUT2 (Prop_lut2_I0_O)        0.150     6.156 r  a_OBUF_inst_i_2/O
                         net (fo=7, routed)           0.862     7.018    y_comp_2
    SLICE_X0Y85          LUT6 (Prop_lut6_I3_O)        0.326     7.344 r  e_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.127     9.471    e_OBUF
    P15                  OBUF (Prop_obuf_I_O)         3.534    13.005 r  e_OBUF_inst/O
                         net (fo=0)                   0.000    13.005    e
    P15                                                               r  e (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Select
                            (input port)
  Destination:            c
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.954ns  (logic 4.951ns (38.220%)  route 8.003ns (61.780%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  Select (IN)
                         net (fo=0)                   0.000     0.000    Select
    T8                   IBUF (Prop_ibuf_I_O)         0.982     0.982 r  Select_IBUF_inst/O
                         net (fo=5, routed)           5.024     6.006    Select_IBUF
    SLICE_X0Y84          LUT2 (Prop_lut2_I0_O)        0.150     6.156 r  a_OBUF_inst_i_2/O
                         net (fo=7, routed)           0.865     7.021    y_comp_2
    SLICE_X0Y85          LUT6 (Prop_lut6_I4_O)        0.326     7.347 r  c_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.114     9.461    c_OBUF
    K16                  OBUF (Prop_obuf_I_O)         3.493    12.954 r  c_OBUF_inst/O
                         net (fo=0)                   0.000    12.954    c
    K16                                                               r  c (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Select
                            (input port)
  Destination:            Cout
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.115ns  (logic 5.012ns (41.369%)  route 7.103ns (58.631%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  Select (IN)
                         net (fo=0)                   0.000     0.000    Select
    T8                   IBUF (Prop_ibuf_I_O)         0.982     0.982 r  Select_IBUF_inst/O
                         net (fo=5, routed)           5.049     6.032    Select_IBUF
    SLICE_X0Y85          LUT5 (Prop_lut5_I0_O)        0.152     6.184 r  Cout_OBUF_inst_i_2/O
                         net (fo=8, routed)           0.382     6.566    C1
    SLICE_X0Y84          LUT6 (Prop_lut6_I0_O)        0.326     6.892 r  Cout_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.671     8.563    Cout_OBUF
    R18                  OBUF (Prop_obuf_I_O)         3.552    12.115 r  Cout_OBUF_inst/O
                         net (fo=0)                   0.000    12.115    Cout
    R18                                                               r  Cout (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 y[3]
                            (input port)
  Destination:            Cout
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.336ns  (logic 1.573ns (67.330%)  route 0.763ns (32.670%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 r  y[3] (IN)
                         net (fo=0)                   0.000     0.000    y[3]
    R13                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  y_IBUF[3]_inst/O
                         net (fo=2, routed)           0.421     0.696    y_IBUF[3]
    SLICE_X0Y84          LUT6 (Prop_lut6_I4_O)        0.045     0.741 r  Cout_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.342     1.084    Cout_OBUF
    R18                  OBUF (Prop_obuf_I_O)         1.252     2.336 r  Cout_OBUF_inst/O
                         net (fo=0)                   0.000     2.336    Cout
    R18                                                               r  Cout (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x[2]
                            (input port)
  Destination:            g
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.519ns  (logic 1.536ns (60.983%)  route 0.983ns (39.017%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  x[2] (IN)
                         net (fo=0)                   0.000     0.000    x[2]
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  x_IBUF[2]_inst/O
                         net (fo=8, routed)           0.563     0.816    x_IBUF[2]
    SLICE_X1Y85          LUT6 (Prop_lut6_I3_O)        0.045     0.861 r  g_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.420     1.281    g_OBUF
    L18                  OBUF (Prop_obuf_I_O)         1.238     2.519 r  g_OBUF_inst/O
                         net (fo=0)                   0.000     2.519    g
    L18                                                               r  g (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x[2]
                            (input port)
  Destination:            e
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.533ns  (logic 1.532ns (60.490%)  route 1.001ns (39.510%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  x[2] (IN)
                         net (fo=0)                   0.000     0.000    x[2]
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  x_IBUF[2]_inst/O
                         net (fo=8, routed)           0.441     0.694    x_IBUF[2]
    SLICE_X0Y85          LUT6 (Prop_lut6_I4_O)        0.045     0.739 r  e_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.559     1.299    e_OBUF
    P15                  OBUF (Prop_obuf_I_O)         1.234     2.533 r  e_OBUF_inst/O
                         net (fo=0)                   0.000     2.533    e
    P15                                                               r  e (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 y[1]
                            (input port)
  Destination:            c
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.548ns  (logic 1.549ns (60.795%)  route 0.999ns (39.205%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  y[1] (IN)
                         net (fo=0)                   0.000     0.000    y[1]
    T18                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  y_IBUF[1]_inst/O
                         net (fo=2, routed)           0.335     0.600    y_IBUF[1]
    SLICE_X0Y85          LUT5 (Prop_lut5_I4_O)        0.045     0.645 r  a_OBUF_inst_i_4/O
                         net (fo=7, routed)           0.150     0.794    Result_1
    SLICE_X0Y85          LUT6 (Prop_lut6_I0_O)        0.045     0.839 r  c_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.515     1.354    c_OBUF
    K16                  OBUF (Prop_obuf_I_O)         1.194     2.548 r  c_OBUF_inst/O
                         net (fo=0)                   0.000     2.548    c
    K16                                                               r  c (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x[2]
                            (input port)
  Destination:            f
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.701ns  (logic 1.559ns (57.730%)  route 1.142ns (42.270%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  x[2] (IN)
                         net (fo=0)                   0.000     0.000    x[2]
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  x_IBUF[2]_inst/O
                         net (fo=8, routed)           0.438     0.691    x_IBUF[2]
    SLICE_X0Y85          LUT6 (Prop_lut6_I4_O)        0.045     0.736 r  f_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.704     1.440    f_OBUF
    T11                  OBUF (Prop_obuf_I_O)         1.261     2.701 r  f_OBUF_inst/O
                         net (fo=0)                   0.000     2.701    f
    T11                                                               r  f (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x[2]
                            (input port)
  Destination:            d
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.747ns  (logic 1.549ns (56.391%)  route 1.198ns (43.609%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  x[2] (IN)
                         net (fo=0)                   0.000     0.000    x[2]
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  x_IBUF[2]_inst/O
                         net (fo=8, routed)           0.564     0.817    x_IBUF[2]
    SLICE_X1Y85          LUT6 (Prop_lut6_I4_O)        0.045     0.862 r  d_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.634     1.496    d_OBUF
    K13                  OBUF (Prop_obuf_I_O)         1.251     2.747 r  d_OBUF_inst/O
                         net (fo=0)                   0.000     2.747    d
    K13                                                               r  d (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x[2]
                            (input port)
  Destination:            b
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.887ns  (logic 1.554ns (53.832%)  route 1.333ns (46.168%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  x[2] (IN)
                         net (fo=0)                   0.000     0.000    x[2]
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  x_IBUF[2]_inst/O
                         net (fo=8, routed)           0.509     0.762    x_IBUF[2]
    SLICE_X0Y84          LUT6 (Prop_lut6_I2_O)        0.045     0.807 r  b_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.824     1.631    b_OBUF
    R10                  OBUF (Prop_obuf_I_O)         1.256     2.887 r  b_OBUF_inst/O
                         net (fo=0)                   0.000     2.887    b
    R10                                                               r  b (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x[2]
                            (input port)
  Destination:            a
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.951ns  (logic 1.575ns (53.383%)  route 1.376ns (46.617%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  x[2] (IN)
                         net (fo=0)                   0.000     0.000    x[2]
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  x_IBUF[2]_inst/O
                         net (fo=8, routed)           0.513     0.765    x_IBUF[2]
    SLICE_X0Y84          LUT6 (Prop_lut6_I0_O)        0.045     0.810 r  a_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.863     1.674    a_OBUF
    T10                  OBUF (Prop_obuf_I_O)         1.277     2.951 r  a_OBUF_inst/O
                         net (fo=0)                   0.000     2.951    a
    T10                                                               r  a (OUT)
  -------------------------------------------------------------------    -------------------





