// Copyright (C) 2023  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition"

// DATE "12/05/2025 11:23:41"

// 
// Device: Altera 5CSEMA5F31C6 Package FBGA896
// 

// 
// This Verilog file should be used for ModelSim (SystemVerilog) only
// 

`timescale 1 ps/ 1 ps

module DE1_SOC (
	altera_reserved_tms,
	altera_reserved_tck,
	altera_reserved_tdi,
	altera_reserved_tdo,
	CLOCK_50,
	CLOCK2_50,
	CLOCK3_50,
	CLOCK4_50,
	HEX0,
	HEX1,
	HEX2,
	HEX3,
	HEX4,
	HEX5,
	KEY,
	LEDR,
	SW);
input 	altera_reserved_tms;
input 	altera_reserved_tck;
input 	altera_reserved_tdi;
output 	altera_reserved_tdo;
input 	reg CLOCK_50 ;
input 	reg CLOCK2_50 ;
input 	reg CLOCK3_50 ;
input 	reg CLOCK4_50 ;
output 	logic [6:0] HEX0 ;
output 	logic [6:0] HEX1 ;
output 	logic [6:0] HEX2 ;
output 	logic [6:0] HEX3 ;
output 	logic [6:0] HEX4 ;
output 	logic [6:0] HEX5 ;
input 	logic [3:0] KEY ;
output 	logic [9:0] LEDR ;
input 	logic [9:0] SW ;

// Design Ports Information
// CLOCK2_50	=>  Location: PIN_AA16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CLOCK3_50	=>  Location: PIN_Y26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CLOCK4_50	=>  Location: PIN_K14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[0]	=>  Location: PIN_AE26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[1]	=>  Location: PIN_AE27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[2]	=>  Location: PIN_AE28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[3]	=>  Location: PIN_AG27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[4]	=>  Location: PIN_AF28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[5]	=>  Location: PIN_AG28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[6]	=>  Location: PIN_AH28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[0]	=>  Location: PIN_AJ29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[1]	=>  Location: PIN_AH29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[2]	=>  Location: PIN_AH30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[3]	=>  Location: PIN_AG30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[4]	=>  Location: PIN_AF29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[5]	=>  Location: PIN_AF30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[6]	=>  Location: PIN_AD27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[0]	=>  Location: PIN_AB23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[1]	=>  Location: PIN_AE29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[2]	=>  Location: PIN_AD29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[3]	=>  Location: PIN_AC28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[4]	=>  Location: PIN_AD30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[5]	=>  Location: PIN_AC29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[6]	=>  Location: PIN_AC30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[0]	=>  Location: PIN_AD26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[1]	=>  Location: PIN_AC27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[2]	=>  Location: PIN_AD25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[3]	=>  Location: PIN_AC25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[4]	=>  Location: PIN_AB28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[5]	=>  Location: PIN_AB25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[6]	=>  Location: PIN_AB22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[0]	=>  Location: PIN_AA24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[1]	=>  Location: PIN_Y23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[2]	=>  Location: PIN_Y24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[3]	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[4]	=>  Location: PIN_W24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[5]	=>  Location: PIN_V23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[6]	=>  Location: PIN_W25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[0]	=>  Location: PIN_V25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[1]	=>  Location: PIN_AA28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[2]	=>  Location: PIN_Y27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[3]	=>  Location: PIN_AB27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[4]	=>  Location: PIN_AB26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[5]	=>  Location: PIN_AA26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[6]	=>  Location: PIN_AA25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[0]	=>  Location: PIN_V16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[1]	=>  Location: PIN_W16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[2]	=>  Location: PIN_V17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[3]	=>  Location: PIN_V18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[4]	=>  Location: PIN_W17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[5]	=>  Location: PIN_W19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[6]	=>  Location: PIN_Y19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[7]	=>  Location: PIN_W20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[8]	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[9]	=>  Location: PIN_Y21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[1]	=>  Location: PIN_AC12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[2]	=>  Location: PIN_AF9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[4]	=>  Location: PIN_AD11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[5]	=>  Location: PIN_AD12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[6]	=>  Location: PIN_AE11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[7]	=>  Location: PIN_AC9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[8]	=>  Location: PIN_AD10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[9]	=>  Location: PIN_AE12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[0]	=>  Location: PIN_AB12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[3]	=>  Location: PIN_AF10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CLOCK_50	=>  Location: PIN_AF14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[2]	=>  Location: PIN_W15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[0]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[1]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[3]	=>  Location: PIN_Y16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// altera_reserved_tms	=>  Location: PIN_V9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// altera_reserved_tck	=>  Location: PIN_AC5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// altera_reserved_tdi	=>  Location: PIN_U8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// altera_reserved_tdo	=>  Location: PIN_AB9,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \u_dsa_system|u_controller|Mult1~mac_resulta ;
wire \u_dsa_system|u_controller|Mult1~322 ;
wire \u_dsa_system|u_controller|Mult1~339 ;
wire \u_dsa_system|u_controller|Mult1~8 ;
wire \u_dsa_system|u_controller|Mult1~9 ;
wire \u_dsa_system|u_controller|Mult1~10 ;
wire \u_dsa_system|u_controller|Mult1~11 ;
wire \u_dsa_system|u_controller|Mult1~12 ;
wire \u_dsa_system|u_controller|Mult1~13 ;
wire \u_dsa_system|u_controller|Mult1~14 ;
wire \u_dsa_system|u_controller|Mult1~15 ;
wire \u_dsa_system|u_controller|Mult1~16 ;
wire \u_dsa_system|u_controller|Mult1~17 ;
wire \u_dsa_system|u_controller|Mult1~18 ;
wire \u_dsa_system|u_controller|Mult1~19 ;
wire \u_dsa_system|u_controller|Mult1~20 ;
wire \u_dsa_system|u_controller|Mult1~21 ;
wire \u_dsa_system|u_controller|Mult1~22 ;
wire \u_dsa_system|u_controller|Mult1~23 ;
wire \u_dsa_system|u_controller|Mult1~24 ;
wire \u_dsa_system|u_controller|Mult1~25 ;
wire \u_dsa_system|u_controller|Mult1~26 ;
wire \u_dsa_system|u_controller|Mult1~27 ;
wire \u_dsa_system|u_controller|Mult1~28 ;
wire \u_dsa_system|u_controller|Mult1~29 ;
wire \u_dsa_system|u_controller|Mult1~30 ;
wire \u_dsa_system|u_controller|Mult1~31 ;
wire \u_dsa_system|u_controller|Mult1~32 ;
wire \u_dsa_system|u_controller|Mult1~33 ;
wire \u_dsa_system|u_controller|Mult1~34 ;
wire \u_dsa_system|u_controller|Mult1~35 ;
wire \u_dsa_system|u_controller|Mult1~36 ;
wire \u_dsa_system|u_controller|Mult1~37 ;
wire \u_dsa_system|u_controller|Mult1~38 ;
wire \u_dsa_system|u_controller|Mult1~39 ;
wire \u_dsa_system|u_controller|Mult1~40 ;
wire \u_dsa_system|u_controller|Mult1~41 ;
wire \u_dsa_system|u_controller|Mult1~42 ;
wire \u_dsa_system|u_controller|Mult1~43 ;
wire \u_dsa_system|u_controller|Mult1~44 ;
wire \u_dsa_system|u_controller|Mult1~45 ;
wire \u_dsa_system|u_controller|Mult1~46 ;
wire \u_dsa_system|u_controller|Mult1~47 ;
wire \u_dsa_system|u_controller|Mult1~48 ;
wire \u_dsa_system|u_controller|Mult1~49 ;
wire \u_dsa_system|u_controller|Mult1~50 ;
wire \u_dsa_system|u_controller|Mult1~51 ;
wire \u_dsa_system|u_controller|Mult1~52 ;
wire \u_dsa_system|u_controller|Mult0~26 ;
wire \u_dsa_system|u_controller|Mult0~27 ;
wire \u_dsa_system|u_controller|Mult0~28 ;
wire \u_dsa_system|u_controller|Mult0~29 ;
wire \u_dsa_system|u_controller|Mult0~30 ;
wire \u_dsa_system|u_controller|Mult0~31 ;
wire \u_dsa_system|u_controller|Mult0~32 ;
wire \u_dsa_system|u_controller|Mult0~33 ;
wire \u_dsa_system|u_controller|Mult0~34 ;
wire \u_dsa_system|u_controller|Mult0~35 ;
wire \u_dsa_system|u_controller|Mult0~36 ;
wire \u_dsa_system|u_controller|Mult0~37 ;
wire \u_dsa_system|u_controller|Mult0~38 ;
wire \u_dsa_system|u_controller|Mult0~39 ;
wire \u_dsa_system|u_controller|Mult0~40 ;
wire \u_dsa_system|u_controller|Mult0~41 ;
wire \u_dsa_system|u_controller|Mult0~42 ;
wire \u_dsa_system|u_controller|Mult0~43 ;
wire \u_dsa_system|u_controller|Mult0~44 ;
wire \u_dsa_system|u_controller|Mult0~45 ;
wire \u_dsa_system|u_controller|Mult0~46 ;
wire \u_dsa_system|u_controller|Mult0~47 ;
wire \u_dsa_system|u_controller|Mult0~48 ;
wire \u_dsa_system|u_controller|Mult0~49 ;
wire \u_dsa_system|u_controller|Mult0~50 ;
wire \u_dsa_system|u_controller|Mult0~51 ;
wire \u_dsa_system|u_controller|Mult0~52 ;
wire \u_dsa_system|u_controller|Mult0~53 ;
wire \u_dsa_system|u_controller|Mult0~54 ;
wire \u_dsa_system|u_controller|Mult0~55 ;
wire \u_dsa_system|u_controller|Mult0~56 ;
wire \u_dsa_system|u_controller|Mult0~57 ;
wire \u_dsa_system|u_controller|Mult0~58 ;
wire \u_dsa_system|u_controller|Mult0~59 ;
wire \u_dsa_system|u_controller|Mult0~60 ;
wire \u_dsa_system|u_controller|Mult0~61 ;
wire \u_dsa_system|u_controller|Mult0~62 ;
wire \u_dsa_system|u_controller|Mult0~63 ;
wire \u_dsa_system|u_controller|Mult0~64 ;
wire \u_dsa_system|u_controller|Mult0~65 ;
wire \u_dsa_system|u_controller|Mult0~66 ;
wire \u_dsa_system|u_controller|Mult0~67 ;
wire \u_dsa_system|u_controller|Mult0~68 ;
wire \u_dsa_system|u_controller|Mult0~69 ;
wire \u_dsa_system|u_controller|Mult0~70 ;
wire \u_dsa_system|u_controller|Mult0~71 ;
wire \u_dsa_system|u_controller|Mult2~24 ;
wire \u_dsa_system|u_controller|Mult2~25 ;
wire \u_dsa_system|u_controller|Mult2~26 ;
wire \u_dsa_system|u_controller|Mult2~27 ;
wire \u_dsa_system|u_controller|Mult2~28 ;
wire \u_dsa_system|u_controller|Mult2~29 ;
wire \u_dsa_system|u_controller|Mult2~30 ;
wire \u_dsa_system|u_controller|Mult2~31 ;
wire \u_dsa_system|u_controller|Mult2~32 ;
wire \u_dsa_system|u_controller|Mult2~33 ;
wire \u_dsa_system|u_controller|Mult2~34 ;
wire \u_dsa_system|u_controller|Mult2~35 ;
wire \u_dsa_system|u_controller|Mult2~36 ;
wire \u_dsa_system|u_controller|Mult2~37 ;
wire \u_dsa_system|u_controller|Mult2~38 ;
wire \u_dsa_system|u_controller|Mult2~39 ;
wire \u_dsa_system|u_controller|Mult2~40 ;
wire \u_dsa_system|u_controller|Mult2~41 ;
wire \u_dsa_system|u_controller|Mult2~42 ;
wire \u_dsa_system|u_controller|Mult2~43 ;
wire \u_dsa_system|u_controller|Mult2~44 ;
wire \u_dsa_system|u_controller|Mult2~45 ;
wire \u_dsa_system|u_controller|Mult2~46 ;
wire \u_dsa_system|u_controller|Mult2~47 ;
wire \u_dsa_system|u_controller|Mult2~48 ;
wire \u_dsa_system|u_controller|Mult2~49 ;
wire \u_dsa_system|u_controller|Mult2~50 ;
wire \u_dsa_system|u_controller|Mult2~51 ;
wire \u_dsa_system|u_controller|Mult2~52 ;
wire \u_dsa_system|u_controller|Mult2~53 ;
wire \u_dsa_system|u_controller|Mult2~54 ;
wire \u_dsa_system|u_controller|Mult2~55 ;
wire \u_dsa_system|u_controller|Mult2~56 ;
wire \u_dsa_system|u_controller|Mult2~57 ;
wire \u_dsa_system|u_controller|Mult2~58 ;
wire \u_dsa_system|u_controller|Mult2~59 ;
wire \u_dsa_system|u_controller|Mult2~60 ;
wire \u_dsa_system|u_controller|Mult2~61 ;
wire \u_dsa_system|u_controller|Mult2~62 ;
wire \u_dsa_system|u_controller|Mult2~63 ;
wire \u_dsa_system|u_controller|Mult2~64 ;
wire \u_dsa_system|u_controller|Mult2~65 ;
wire \u_dsa_system|u_controller|Mult2~66 ;
wire \u_dsa_system|u_controller|Mult2~67 ;
wire \u_dsa_system|u_controller|Mult2~68 ;
wire \u_dsa_system|u_controller|Mult2~69 ;
wire \u_dsa_system|u_controller|Mult2~70 ;
wire \u_dsa_system|u_controller|Mult2~71 ;
wire \u_instruction_handler|Mult0~26 ;
wire \u_instruction_handler|Mult0~27 ;
wire \u_instruction_handler|Mult0~28 ;
wire \u_instruction_handler|Mult0~29 ;
wire \u_instruction_handler|Mult0~30 ;
wire \u_instruction_handler|Mult0~31 ;
wire \u_instruction_handler|Mult0~32 ;
wire \u_instruction_handler|Mult0~33 ;
wire \u_instruction_handler|Mult0~34 ;
wire \u_instruction_handler|Mult0~35 ;
wire \u_instruction_handler|Mult0~36 ;
wire \u_instruction_handler|Mult0~37 ;
wire \u_instruction_handler|Mult0~38 ;
wire \u_instruction_handler|Mult0~39 ;
wire \u_instruction_handler|Mult0~40 ;
wire \u_instruction_handler|Mult0~41 ;
wire \u_instruction_handler|Mult0~42 ;
wire \u_instruction_handler|Mult0~43 ;
wire \u_instruction_handler|Mult0~44 ;
wire \u_instruction_handler|Mult0~45 ;
wire \u_instruction_handler|Mult0~46 ;
wire \u_instruction_handler|Mult0~47 ;
wire \u_instruction_handler|Mult0~48 ;
wire \u_instruction_handler|Mult0~49 ;
wire \u_instruction_handler|Mult0~50 ;
wire \u_instruction_handler|Mult0~51 ;
wire \u_instruction_handler|Mult0~52 ;
wire \u_instruction_handler|Mult0~53 ;
wire \u_instruction_handler|Mult0~54 ;
wire \u_instruction_handler|Mult0~55 ;
wire \u_instruction_handler|Mult0~56 ;
wire \u_instruction_handler|Mult0~57 ;
wire \u_instruction_handler|Mult0~58 ;
wire \u_instruction_handler|Mult0~59 ;
wire \u_instruction_handler|Mult0~60 ;
wire \u_instruction_handler|Mult0~61 ;
wire \u_instruction_handler|Mult0~62 ;
wire \u_instruction_handler|Mult0~63 ;
wire \u_instruction_handler|Mult0~64 ;
wire \u_instruction_handler|Mult0~65 ;
wire \u_instruction_handler|Mult0~66 ;
wire \u_instruction_handler|Mult0~67 ;
wire \u_instruction_handler|Mult0~68 ;
wire \u_instruction_handler|Mult0~69 ;
wire \u_instruction_handler|Mult0~70 ;
wire \u_instruction_handler|Mult0~71 ;
wire \u_dsa_system|u_seq_core|u_stage2|Mult1~8_resulta ;
wire \u_dsa_system|u_seq_core|u_stage2|Mult1~9 ;
wire \u_dsa_system|u_seq_core|u_stage2|Mult1~10 ;
wire \u_dsa_system|u_seq_core|u_stage2|Mult1~11 ;
wire \u_dsa_system|u_seq_core|u_stage2|Mult1~12 ;
wire \u_dsa_system|u_seq_core|u_stage2|Mult1~13 ;
wire \u_dsa_system|u_seq_core|u_stage2|Mult1~14 ;
wire \u_dsa_system|u_seq_core|u_stage2|Mult1~15 ;
wire \u_dsa_system|u_seq_core|u_stage2|Mult1~16 ;
wire \u_dsa_system|u_seq_core|u_stage2|Mult1~17 ;
wire \u_dsa_system|u_seq_core|u_stage2|Mult1~18 ;
wire \u_dsa_system|u_seq_core|u_stage2|Mult1~19 ;
wire \u_dsa_system|u_seq_core|u_stage2|Mult1~20 ;
wire \u_dsa_system|u_seq_core|u_stage2|Mult1~21 ;
wire \u_dsa_system|u_seq_core|u_stage2|Mult1~22 ;
wire \u_dsa_system|u_seq_core|u_stage2|Mult1~23 ;
wire \u_dsa_system|u_seq_core|u_stage2|Mult1~24 ;
wire \u_dsa_system|u_seq_core|u_stage2|Mult1~25 ;
wire \u_dsa_system|u_seq_core|u_stage2|Mult1~26 ;
wire \u_dsa_system|u_seq_core|u_stage2|Mult1~27 ;
wire \u_dsa_system|u_seq_core|u_stage2|Mult1~28 ;
wire \u_dsa_system|u_seq_core|u_stage2|Mult1~29 ;
wire \u_dsa_system|u_seq_core|u_stage2|Mult1~30 ;
wire \u_dsa_system|u_seq_core|u_stage2|Mult1~31 ;
wire \u_dsa_system|u_seq_core|u_stage2|Mult1~32 ;
wire \u_dsa_system|u_seq_core|u_stage2|Mult1~33 ;
wire \u_dsa_system|u_seq_core|u_stage2|Mult1~34 ;
wire \u_dsa_system|u_seq_core|u_stage2|Mult1~35 ;
wire \u_dsa_system|u_seq_core|u_stage2|Mult1~36 ;
wire \u_dsa_system|u_seq_core|u_stage2|Mult1~37 ;
wire \u_dsa_system|u_seq_core|u_stage2|Mult1~38 ;
wire \u_dsa_system|u_seq_core|u_stage2|Mult1~39 ;
wire \u_dsa_system|u_seq_core|u_stage2|Mult1~40 ;
wire \u_dsa_system|u_seq_core|u_stage2|Mult1~41 ;
wire \u_dsa_system|u_seq_core|u_stage2|Mult1~42 ;
wire \u_dsa_system|u_seq_core|u_stage2|Mult1~43 ;
wire \u_dsa_system|u_seq_core|u_stage2|Mult1~44 ;
wire \u_dsa_system|u_seq_core|u_stage2|Mult1~45 ;
wire \u_dsa_system|u_seq_core|u_stage2|Mult1~46 ;
wire \u_dsa_system|u_seq_core|u_stage2|Mult1~47 ;
wire \u_dsa_system|u_seq_core|u_stage2|Mult0~8_resulta ;
wire \u_dsa_system|u_seq_core|u_stage2|Mult0~9 ;
wire \u_dsa_system|u_seq_core|u_stage2|Mult0~10 ;
wire \u_dsa_system|u_seq_core|u_stage2|Mult0~11 ;
wire \u_dsa_system|u_seq_core|u_stage2|Mult0~12 ;
wire \u_dsa_system|u_seq_core|u_stage2|Mult0~13 ;
wire \u_dsa_system|u_seq_core|u_stage2|Mult0~14 ;
wire \u_dsa_system|u_seq_core|u_stage2|Mult0~15 ;
wire \u_dsa_system|u_seq_core|u_stage2|Mult0~16 ;
wire \u_dsa_system|u_seq_core|u_stage2|Mult0~17 ;
wire \u_dsa_system|u_seq_core|u_stage2|Mult0~18 ;
wire \u_dsa_system|u_seq_core|u_stage2|Mult0~19 ;
wire \u_dsa_system|u_seq_core|u_stage2|Mult0~20 ;
wire \u_dsa_system|u_seq_core|u_stage2|Mult0~21 ;
wire \u_dsa_system|u_seq_core|u_stage2|Mult0~22 ;
wire \u_dsa_system|u_seq_core|u_stage2|Mult0~23 ;
wire \u_dsa_system|u_seq_core|u_stage2|Mult0~24 ;
wire \u_dsa_system|u_seq_core|u_stage2|Mult0~25 ;
wire \u_dsa_system|u_seq_core|u_stage2|Mult0~26 ;
wire \u_dsa_system|u_seq_core|u_stage2|Mult0~27 ;
wire \u_dsa_system|u_seq_core|u_stage2|Mult0~28 ;
wire \u_dsa_system|u_seq_core|u_stage2|Mult0~29 ;
wire \u_dsa_system|u_seq_core|u_stage2|Mult0~30 ;
wire \u_dsa_system|u_seq_core|u_stage2|Mult0~31 ;
wire \u_dsa_system|u_seq_core|u_stage2|Mult0~32 ;
wire \u_dsa_system|u_seq_core|u_stage2|Mult0~33 ;
wire \u_dsa_system|u_seq_core|u_stage2|Mult0~34 ;
wire \u_dsa_system|u_seq_core|u_stage2|Mult0~35 ;
wire \u_dsa_system|u_seq_core|u_stage2|Mult0~36 ;
wire \u_dsa_system|u_seq_core|u_stage2|Mult0~37 ;
wire \u_dsa_system|u_seq_core|u_stage2|Mult0~38 ;
wire \u_dsa_system|u_seq_core|u_stage2|Mult0~39 ;
wire \u_dsa_system|u_seq_core|u_stage2|Mult0~40 ;
wire \u_dsa_system|u_seq_core|u_stage2|Mult0~41 ;
wire \u_dsa_system|u_seq_core|u_stage2|Mult0~42 ;
wire \u_dsa_system|u_seq_core|u_stage2|Mult0~43 ;
wire \u_dsa_system|u_seq_core|u_stage2|Mult0~44 ;
wire \u_dsa_system|u_seq_core|u_stage2|Mult0~45 ;
wire \u_dsa_system|u_seq_core|u_stage2|Mult0~46 ;
wire \u_dsa_system|u_seq_core|u_stage2|Mult0~47 ;
wire \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Mult1~8_resulta ;
wire \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Mult1~9 ;
wire \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Mult1~10 ;
wire \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Mult1~11 ;
wire \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Mult1~12 ;
wire \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Mult1~13 ;
wire \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Mult1~14 ;
wire \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Mult1~15 ;
wire \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Mult1~16 ;
wire \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Mult1~17 ;
wire \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Mult1~18 ;
wire \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Mult1~19 ;
wire \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Mult1~20 ;
wire \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Mult1~21 ;
wire \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Mult1~22 ;
wire \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Mult1~23 ;
wire \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Mult1~24 ;
wire \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Mult1~25 ;
wire \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Mult1~26 ;
wire \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Mult1~27 ;
wire \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Mult1~28 ;
wire \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Mult1~29 ;
wire \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Mult1~30 ;
wire \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Mult1~31 ;
wire \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Mult1~32 ;
wire \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Mult1~33 ;
wire \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Mult1~34 ;
wire \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Mult1~35 ;
wire \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Mult1~36 ;
wire \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Mult1~37 ;
wire \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Mult1~38 ;
wire \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Mult1~39 ;
wire \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Mult1~40 ;
wire \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Mult1~41 ;
wire \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Mult1~42 ;
wire \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Mult1~43 ;
wire \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Mult1~44 ;
wire \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Mult1~45 ;
wire \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Mult1~46 ;
wire \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Mult1~47 ;
wire \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Mult0~8_resulta ;
wire \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Mult0~9 ;
wire \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Mult0~10 ;
wire \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Mult0~11 ;
wire \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Mult0~12 ;
wire \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Mult0~13 ;
wire \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Mult0~14 ;
wire \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Mult0~15 ;
wire \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Mult0~16 ;
wire \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Mult0~17 ;
wire \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Mult0~18 ;
wire \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Mult0~19 ;
wire \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Mult0~20 ;
wire \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Mult0~21 ;
wire \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Mult0~22 ;
wire \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Mult0~23 ;
wire \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Mult0~24 ;
wire \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Mult0~25 ;
wire \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Mult0~26 ;
wire \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Mult0~27 ;
wire \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Mult0~28 ;
wire \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Mult0~29 ;
wire \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Mult0~30 ;
wire \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Mult0~31 ;
wire \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Mult0~32 ;
wire \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Mult0~33 ;
wire \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Mult0~34 ;
wire \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Mult0~35 ;
wire \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Mult0~36 ;
wire \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Mult0~37 ;
wire \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Mult0~38 ;
wire \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Mult0~39 ;
wire \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Mult0~40 ;
wire \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Mult0~41 ;
wire \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Mult0~42 ;
wire \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Mult0~43 ;
wire \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Mult0~44 ;
wire \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Mult0~45 ;
wire \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Mult0~46 ;
wire \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Mult0~47 ;
wire \u_dsa_system|u_seq_core|u_stage1|Mult3~8_resulta ;
wire \u_dsa_system|u_seq_core|u_stage1|Mult3~9 ;
wire \u_dsa_system|u_seq_core|u_stage1|Mult3~10 ;
wire \u_dsa_system|u_seq_core|u_stage1|Mult3~11 ;
wire \u_dsa_system|u_seq_core|u_stage1|Mult3~12 ;
wire \u_dsa_system|u_seq_core|u_stage1|Mult3~13 ;
wire \u_dsa_system|u_seq_core|u_stage1|Mult3~14 ;
wire \u_dsa_system|u_seq_core|u_stage1|Mult3~15 ;
wire \u_dsa_system|u_seq_core|u_stage1|Mult3~16 ;
wire \u_dsa_system|u_seq_core|u_stage1|Mult3~17 ;
wire \u_dsa_system|u_seq_core|u_stage1|Mult3~18 ;
wire \u_dsa_system|u_seq_core|u_stage1|Mult3~19 ;
wire \u_dsa_system|u_seq_core|u_stage1|Mult3~20 ;
wire \u_dsa_system|u_seq_core|u_stage1|Mult3~21 ;
wire \u_dsa_system|u_seq_core|u_stage1|Mult3~22 ;
wire \u_dsa_system|u_seq_core|u_stage1|Mult3~23 ;
wire \u_dsa_system|u_seq_core|u_stage1|Mult3~24 ;
wire \u_dsa_system|u_seq_core|u_stage1|Mult3~25 ;
wire \u_dsa_system|u_seq_core|u_stage1|Mult3~26 ;
wire \u_dsa_system|u_seq_core|u_stage1|Mult3~27 ;
wire \u_dsa_system|u_seq_core|u_stage1|Mult3~28 ;
wire \u_dsa_system|u_seq_core|u_stage1|Mult3~29 ;
wire \u_dsa_system|u_seq_core|u_stage1|Mult3~30 ;
wire \u_dsa_system|u_seq_core|u_stage1|Mult3~31 ;
wire \u_dsa_system|u_seq_core|u_stage1|Mult3~32 ;
wire \u_dsa_system|u_seq_core|u_stage1|Mult3~33 ;
wire \u_dsa_system|u_seq_core|u_stage1|Mult3~34 ;
wire \u_dsa_system|u_seq_core|u_stage1|Mult3~35 ;
wire \u_dsa_system|u_seq_core|u_stage1|Mult3~36 ;
wire \u_dsa_system|u_seq_core|u_stage1|Mult3~37 ;
wire \u_dsa_system|u_seq_core|u_stage1|Mult3~38 ;
wire \u_dsa_system|u_seq_core|u_stage1|Mult3~39 ;
wire \u_dsa_system|u_seq_core|u_stage1|Mult3~40 ;
wire \u_dsa_system|u_seq_core|u_stage1|Mult3~41 ;
wire \u_dsa_system|u_seq_core|u_stage1|Mult3~42 ;
wire \u_dsa_system|u_seq_core|u_stage1|Mult3~43 ;
wire \u_dsa_system|u_seq_core|u_stage1|Mult3~44 ;
wire \u_dsa_system|u_seq_core|u_stage1|Mult3~45 ;
wire \u_dsa_system|u_seq_core|u_stage1|Mult3~46 ;
wire \u_dsa_system|u_seq_core|u_stage1|Mult3~47 ;
wire \u_dsa_system|u_seq_core|u_stage1|Mult2~8_resulta ;
wire \u_dsa_system|u_seq_core|u_stage1|Mult2~9 ;
wire \u_dsa_system|u_seq_core|u_stage1|Mult2~10 ;
wire \u_dsa_system|u_seq_core|u_stage1|Mult2~11 ;
wire \u_dsa_system|u_seq_core|u_stage1|Mult2~12 ;
wire \u_dsa_system|u_seq_core|u_stage1|Mult2~13 ;
wire \u_dsa_system|u_seq_core|u_stage1|Mult2~14 ;
wire \u_dsa_system|u_seq_core|u_stage1|Mult2~15 ;
wire \u_dsa_system|u_seq_core|u_stage1|Mult2~16 ;
wire \u_dsa_system|u_seq_core|u_stage1|Mult2~17 ;
wire \u_dsa_system|u_seq_core|u_stage1|Mult2~18 ;
wire \u_dsa_system|u_seq_core|u_stage1|Mult2~19 ;
wire \u_dsa_system|u_seq_core|u_stage1|Mult2~20 ;
wire \u_dsa_system|u_seq_core|u_stage1|Mult2~21 ;
wire \u_dsa_system|u_seq_core|u_stage1|Mult2~22 ;
wire \u_dsa_system|u_seq_core|u_stage1|Mult2~23 ;
wire \u_dsa_system|u_seq_core|u_stage1|Mult2~24 ;
wire \u_dsa_system|u_seq_core|u_stage1|Mult2~25 ;
wire \u_dsa_system|u_seq_core|u_stage1|Mult2~26 ;
wire \u_dsa_system|u_seq_core|u_stage1|Mult2~27 ;
wire \u_dsa_system|u_seq_core|u_stage1|Mult2~28 ;
wire \u_dsa_system|u_seq_core|u_stage1|Mult2~29 ;
wire \u_dsa_system|u_seq_core|u_stage1|Mult2~30 ;
wire \u_dsa_system|u_seq_core|u_stage1|Mult2~31 ;
wire \u_dsa_system|u_seq_core|u_stage1|Mult2~32 ;
wire \u_dsa_system|u_seq_core|u_stage1|Mult2~33 ;
wire \u_dsa_system|u_seq_core|u_stage1|Mult2~34 ;
wire \u_dsa_system|u_seq_core|u_stage1|Mult2~35 ;
wire \u_dsa_system|u_seq_core|u_stage1|Mult2~36 ;
wire \u_dsa_system|u_seq_core|u_stage1|Mult2~37 ;
wire \u_dsa_system|u_seq_core|u_stage1|Mult2~38 ;
wire \u_dsa_system|u_seq_core|u_stage1|Mult2~39 ;
wire \u_dsa_system|u_seq_core|u_stage1|Mult2~40 ;
wire \u_dsa_system|u_seq_core|u_stage1|Mult2~41 ;
wire \u_dsa_system|u_seq_core|u_stage1|Mult2~42 ;
wire \u_dsa_system|u_seq_core|u_stage1|Mult2~43 ;
wire \u_dsa_system|u_seq_core|u_stage1|Mult2~44 ;
wire \u_dsa_system|u_seq_core|u_stage1|Mult2~45 ;
wire \u_dsa_system|u_seq_core|u_stage1|Mult2~46 ;
wire \u_dsa_system|u_seq_core|u_stage1|Mult2~47 ;
wire \u_dsa_system|u_seq_core|u_stage1|Mult1~8_resulta ;
wire \u_dsa_system|u_seq_core|u_stage1|Mult1~9 ;
wire \u_dsa_system|u_seq_core|u_stage1|Mult1~10 ;
wire \u_dsa_system|u_seq_core|u_stage1|Mult1~11 ;
wire \u_dsa_system|u_seq_core|u_stage1|Mult1~12 ;
wire \u_dsa_system|u_seq_core|u_stage1|Mult1~13 ;
wire \u_dsa_system|u_seq_core|u_stage1|Mult1~14 ;
wire \u_dsa_system|u_seq_core|u_stage1|Mult1~15 ;
wire \u_dsa_system|u_seq_core|u_stage1|Mult1~16 ;
wire \u_dsa_system|u_seq_core|u_stage1|Mult1~17 ;
wire \u_dsa_system|u_seq_core|u_stage1|Mult1~18 ;
wire \u_dsa_system|u_seq_core|u_stage1|Mult1~19 ;
wire \u_dsa_system|u_seq_core|u_stage1|Mult1~20 ;
wire \u_dsa_system|u_seq_core|u_stage1|Mult1~21 ;
wire \u_dsa_system|u_seq_core|u_stage1|Mult1~22 ;
wire \u_dsa_system|u_seq_core|u_stage1|Mult1~23 ;
wire \u_dsa_system|u_seq_core|u_stage1|Mult1~24 ;
wire \u_dsa_system|u_seq_core|u_stage1|Mult1~25 ;
wire \u_dsa_system|u_seq_core|u_stage1|Mult1~26 ;
wire \u_dsa_system|u_seq_core|u_stage1|Mult1~27 ;
wire \u_dsa_system|u_seq_core|u_stage1|Mult1~28 ;
wire \u_dsa_system|u_seq_core|u_stage1|Mult1~29 ;
wire \u_dsa_system|u_seq_core|u_stage1|Mult1~30 ;
wire \u_dsa_system|u_seq_core|u_stage1|Mult1~31 ;
wire \u_dsa_system|u_seq_core|u_stage1|Mult1~32 ;
wire \u_dsa_system|u_seq_core|u_stage1|Mult1~33 ;
wire \u_dsa_system|u_seq_core|u_stage1|Mult1~34 ;
wire \u_dsa_system|u_seq_core|u_stage1|Mult1~35 ;
wire \u_dsa_system|u_seq_core|u_stage1|Mult1~36 ;
wire \u_dsa_system|u_seq_core|u_stage1|Mult1~37 ;
wire \u_dsa_system|u_seq_core|u_stage1|Mult1~38 ;
wire \u_dsa_system|u_seq_core|u_stage1|Mult1~39 ;
wire \u_dsa_system|u_seq_core|u_stage1|Mult1~40 ;
wire \u_dsa_system|u_seq_core|u_stage1|Mult1~41 ;
wire \u_dsa_system|u_seq_core|u_stage1|Mult1~42 ;
wire \u_dsa_system|u_seq_core|u_stage1|Mult1~43 ;
wire \u_dsa_system|u_seq_core|u_stage1|Mult1~44 ;
wire \u_dsa_system|u_seq_core|u_stage1|Mult1~45 ;
wire \u_dsa_system|u_seq_core|u_stage1|Mult1~46 ;
wire \u_dsa_system|u_seq_core|u_stage1|Mult1~47 ;
wire \u_dsa_system|u_seq_core|u_stage1|Mult0~8_resulta ;
wire \u_dsa_system|u_seq_core|u_stage1|Mult0~9 ;
wire \u_dsa_system|u_seq_core|u_stage1|Mult0~10 ;
wire \u_dsa_system|u_seq_core|u_stage1|Mult0~11 ;
wire \u_dsa_system|u_seq_core|u_stage1|Mult0~12 ;
wire \u_dsa_system|u_seq_core|u_stage1|Mult0~13 ;
wire \u_dsa_system|u_seq_core|u_stage1|Mult0~14 ;
wire \u_dsa_system|u_seq_core|u_stage1|Mult0~15 ;
wire \u_dsa_system|u_seq_core|u_stage1|Mult0~16 ;
wire \u_dsa_system|u_seq_core|u_stage1|Mult0~17 ;
wire \u_dsa_system|u_seq_core|u_stage1|Mult0~18 ;
wire \u_dsa_system|u_seq_core|u_stage1|Mult0~19 ;
wire \u_dsa_system|u_seq_core|u_stage1|Mult0~20 ;
wire \u_dsa_system|u_seq_core|u_stage1|Mult0~21 ;
wire \u_dsa_system|u_seq_core|u_stage1|Mult0~22 ;
wire \u_dsa_system|u_seq_core|u_stage1|Mult0~23 ;
wire \u_dsa_system|u_seq_core|u_stage1|Mult0~24 ;
wire \u_dsa_system|u_seq_core|u_stage1|Mult0~25 ;
wire \u_dsa_system|u_seq_core|u_stage1|Mult0~26 ;
wire \u_dsa_system|u_seq_core|u_stage1|Mult0~27 ;
wire \u_dsa_system|u_seq_core|u_stage1|Mult0~28 ;
wire \u_dsa_system|u_seq_core|u_stage1|Mult0~29 ;
wire \u_dsa_system|u_seq_core|u_stage1|Mult0~30 ;
wire \u_dsa_system|u_seq_core|u_stage1|Mult0~31 ;
wire \u_dsa_system|u_seq_core|u_stage1|Mult0~32 ;
wire \u_dsa_system|u_seq_core|u_stage1|Mult0~33 ;
wire \u_dsa_system|u_seq_core|u_stage1|Mult0~34 ;
wire \u_dsa_system|u_seq_core|u_stage1|Mult0~35 ;
wire \u_dsa_system|u_seq_core|u_stage1|Mult0~36 ;
wire \u_dsa_system|u_seq_core|u_stage1|Mult0~37 ;
wire \u_dsa_system|u_seq_core|u_stage1|Mult0~38 ;
wire \u_dsa_system|u_seq_core|u_stage1|Mult0~39 ;
wire \u_dsa_system|u_seq_core|u_stage1|Mult0~40 ;
wire \u_dsa_system|u_seq_core|u_stage1|Mult0~41 ;
wire \u_dsa_system|u_seq_core|u_stage1|Mult0~42 ;
wire \u_dsa_system|u_seq_core|u_stage1|Mult0~43 ;
wire \u_dsa_system|u_seq_core|u_stage1|Mult0~44 ;
wire \u_dsa_system|u_seq_core|u_stage1|Mult0~45 ;
wire \u_dsa_system|u_seq_core|u_stage1|Mult0~46 ;
wire \u_dsa_system|u_seq_core|u_stage1|Mult0~47 ;
wire \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult3~8_resulta ;
wire \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult3~9 ;
wire \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult3~10 ;
wire \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult3~11 ;
wire \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult3~12 ;
wire \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult3~13 ;
wire \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult3~14 ;
wire \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult3~15 ;
wire \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult3~16 ;
wire \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult3~17 ;
wire \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult3~18 ;
wire \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult3~19 ;
wire \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult3~20 ;
wire \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult3~21 ;
wire \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult3~22 ;
wire \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult3~23 ;
wire \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult3~24 ;
wire \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult3~25 ;
wire \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult3~26 ;
wire \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult3~27 ;
wire \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult3~28 ;
wire \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult3~29 ;
wire \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult3~30 ;
wire \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult3~31 ;
wire \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult3~32 ;
wire \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult3~33 ;
wire \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult3~34 ;
wire \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult3~35 ;
wire \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult3~36 ;
wire \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult3~37 ;
wire \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult3~38 ;
wire \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult3~39 ;
wire \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult3~40 ;
wire \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult3~41 ;
wire \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult3~42 ;
wire \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult3~43 ;
wire \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult3~44 ;
wire \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult3~45 ;
wire \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult3~46 ;
wire \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult3~47 ;
wire \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult2~8_resulta ;
wire \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult2~9 ;
wire \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult2~10 ;
wire \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult2~11 ;
wire \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult2~12 ;
wire \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult2~13 ;
wire \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult2~14 ;
wire \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult2~15 ;
wire \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult2~16 ;
wire \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult2~17 ;
wire \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult2~18 ;
wire \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult2~19 ;
wire \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult2~20 ;
wire \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult2~21 ;
wire \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult2~22 ;
wire \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult2~23 ;
wire \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult2~24 ;
wire \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult2~25 ;
wire \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult2~26 ;
wire \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult2~27 ;
wire \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult2~28 ;
wire \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult2~29 ;
wire \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult2~30 ;
wire \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult2~31 ;
wire \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult2~32 ;
wire \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult2~33 ;
wire \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult2~34 ;
wire \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult2~35 ;
wire \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult2~36 ;
wire \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult2~37 ;
wire \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult2~38 ;
wire \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult2~39 ;
wire \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult2~40 ;
wire \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult2~41 ;
wire \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult2~42 ;
wire \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult2~43 ;
wire \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult2~44 ;
wire \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult2~45 ;
wire \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult2~46 ;
wire \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult2~47 ;
wire \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult1~8_resulta ;
wire \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult1~9 ;
wire \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult1~10 ;
wire \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult1~11 ;
wire \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult1~12 ;
wire \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult1~13 ;
wire \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult1~14 ;
wire \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult1~15 ;
wire \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult1~16 ;
wire \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult1~17 ;
wire \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult1~18 ;
wire \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult1~19 ;
wire \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult1~20 ;
wire \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult1~21 ;
wire \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult1~22 ;
wire \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult1~23 ;
wire \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult1~24 ;
wire \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult1~25 ;
wire \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult1~26 ;
wire \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult1~27 ;
wire \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult1~28 ;
wire \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult1~29 ;
wire \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult1~30 ;
wire \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult1~31 ;
wire \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult1~32 ;
wire \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult1~33 ;
wire \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult1~34 ;
wire \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult1~35 ;
wire \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult1~36 ;
wire \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult1~37 ;
wire \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult1~38 ;
wire \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult1~39 ;
wire \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult1~40 ;
wire \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult1~41 ;
wire \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult1~42 ;
wire \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult1~43 ;
wire \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult1~44 ;
wire \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult1~45 ;
wire \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult1~46 ;
wire \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult1~47 ;
wire \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult0~8_resulta ;
wire \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult0~9 ;
wire \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult0~10 ;
wire \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult0~11 ;
wire \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult0~12 ;
wire \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult0~13 ;
wire \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult0~14 ;
wire \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult0~15 ;
wire \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult0~16 ;
wire \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult0~17 ;
wire \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult0~18 ;
wire \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult0~19 ;
wire \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult0~20 ;
wire \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult0~21 ;
wire \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult0~22 ;
wire \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult0~23 ;
wire \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult0~24 ;
wire \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult0~25 ;
wire \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult0~26 ;
wire \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult0~27 ;
wire \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult0~28 ;
wire \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult0~29 ;
wire \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult0~30 ;
wire \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult0~31 ;
wire \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult0~32 ;
wire \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult0~33 ;
wire \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult0~34 ;
wire \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult0~35 ;
wire \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult0~36 ;
wire \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult0~37 ;
wire \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult0~38 ;
wire \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult0~39 ;
wire \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult0~40 ;
wire \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult0~41 ;
wire \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult0~42 ;
wire \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult0~43 ;
wire \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult0~44 ;
wire \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult0~45 ;
wire \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult0~46 ;
wire \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult0~47 ;
wire \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Mult1~8_resulta ;
wire \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Mult1~9 ;
wire \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Mult1~10 ;
wire \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Mult1~11 ;
wire \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Mult1~12 ;
wire \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Mult1~13 ;
wire \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Mult1~14 ;
wire \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Mult1~15 ;
wire \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Mult1~16 ;
wire \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Mult1~17 ;
wire \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Mult1~18 ;
wire \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Mult1~19 ;
wire \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Mult1~20 ;
wire \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Mult1~21 ;
wire \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Mult1~22 ;
wire \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Mult1~23 ;
wire \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Mult1~24 ;
wire \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Mult1~25 ;
wire \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Mult1~26 ;
wire \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Mult1~27 ;
wire \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Mult1~28 ;
wire \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Mult1~29 ;
wire \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Mult1~30 ;
wire \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Mult1~31 ;
wire \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Mult1~32 ;
wire \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Mult1~33 ;
wire \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Mult1~34 ;
wire \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Mult1~35 ;
wire \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Mult1~36 ;
wire \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Mult1~37 ;
wire \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Mult1~38 ;
wire \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Mult1~39 ;
wire \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Mult1~40 ;
wire \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Mult1~41 ;
wire \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Mult1~42 ;
wire \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Mult1~43 ;
wire \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Mult1~44 ;
wire \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Mult1~45 ;
wire \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Mult1~46 ;
wire \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Mult1~47 ;
wire \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Mult0~8_resulta ;
wire \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Mult0~9 ;
wire \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Mult0~10 ;
wire \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Mult0~11 ;
wire \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Mult0~12 ;
wire \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Mult0~13 ;
wire \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Mult0~14 ;
wire \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Mult0~15 ;
wire \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Mult0~16 ;
wire \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Mult0~17 ;
wire \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Mult0~18 ;
wire \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Mult0~19 ;
wire \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Mult0~20 ;
wire \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Mult0~21 ;
wire \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Mult0~22 ;
wire \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Mult0~23 ;
wire \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Mult0~24 ;
wire \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Mult0~25 ;
wire \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Mult0~26 ;
wire \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Mult0~27 ;
wire \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Mult0~28 ;
wire \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Mult0~29 ;
wire \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Mult0~30 ;
wire \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Mult0~31 ;
wire \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Mult0~32 ;
wire \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Mult0~33 ;
wire \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Mult0~34 ;
wire \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Mult0~35 ;
wire \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Mult0~36 ;
wire \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Mult0~37 ;
wire \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Mult0~38 ;
wire \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Mult0~39 ;
wire \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Mult0~40 ;
wire \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Mult0~41 ;
wire \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Mult0~42 ;
wire \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Mult0~43 ;
wire \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Mult0~44 ;
wire \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Mult0~45 ;
wire \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Mult0~46 ;
wire \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Mult0~47 ;
wire \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult3~8_resulta ;
wire \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult3~9 ;
wire \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult3~10 ;
wire \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult3~11 ;
wire \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult3~12 ;
wire \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult3~13 ;
wire \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult3~14 ;
wire \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult3~15 ;
wire \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult3~16 ;
wire \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult3~17 ;
wire \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult3~18 ;
wire \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult3~19 ;
wire \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult3~20 ;
wire \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult3~21 ;
wire \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult3~22 ;
wire \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult3~23 ;
wire \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult3~24 ;
wire \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult3~25 ;
wire \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult3~26 ;
wire \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult3~27 ;
wire \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult3~28 ;
wire \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult3~29 ;
wire \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult3~30 ;
wire \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult3~31 ;
wire \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult3~32 ;
wire \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult3~33 ;
wire \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult3~34 ;
wire \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult3~35 ;
wire \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult3~36 ;
wire \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult3~37 ;
wire \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult3~38 ;
wire \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult3~39 ;
wire \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult3~40 ;
wire \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult3~41 ;
wire \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult3~42 ;
wire \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult3~43 ;
wire \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult3~44 ;
wire \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult3~45 ;
wire \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult3~46 ;
wire \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult3~47 ;
wire \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult2~8_resulta ;
wire \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult2~9 ;
wire \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult2~10 ;
wire \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult2~11 ;
wire \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult2~12 ;
wire \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult2~13 ;
wire \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult2~14 ;
wire \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult2~15 ;
wire \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult2~16 ;
wire \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult2~17 ;
wire \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult2~18 ;
wire \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult2~19 ;
wire \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult2~20 ;
wire \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult2~21 ;
wire \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult2~22 ;
wire \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult2~23 ;
wire \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult2~24 ;
wire \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult2~25 ;
wire \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult2~26 ;
wire \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult2~27 ;
wire \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult2~28 ;
wire \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult2~29 ;
wire \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult2~30 ;
wire \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult2~31 ;
wire \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult2~32 ;
wire \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult2~33 ;
wire \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult2~34 ;
wire \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult2~35 ;
wire \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult2~36 ;
wire \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult2~37 ;
wire \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult2~38 ;
wire \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult2~39 ;
wire \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult2~40 ;
wire \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult2~41 ;
wire \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult2~42 ;
wire \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult2~43 ;
wire \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult2~44 ;
wire \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult2~45 ;
wire \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult2~46 ;
wire \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult2~47 ;
wire \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult1~8_resulta ;
wire \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult1~9 ;
wire \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult1~10 ;
wire \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult1~11 ;
wire \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult1~12 ;
wire \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult1~13 ;
wire \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult1~14 ;
wire \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult1~15 ;
wire \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult1~16 ;
wire \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult1~17 ;
wire \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult1~18 ;
wire \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult1~19 ;
wire \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult1~20 ;
wire \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult1~21 ;
wire \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult1~22 ;
wire \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult1~23 ;
wire \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult1~24 ;
wire \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult1~25 ;
wire \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult1~26 ;
wire \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult1~27 ;
wire \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult1~28 ;
wire \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult1~29 ;
wire \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult1~30 ;
wire \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult1~31 ;
wire \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult1~32 ;
wire \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult1~33 ;
wire \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult1~34 ;
wire \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult1~35 ;
wire \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult1~36 ;
wire \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult1~37 ;
wire \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult1~38 ;
wire \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult1~39 ;
wire \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult1~40 ;
wire \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult1~41 ;
wire \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult1~42 ;
wire \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult1~43 ;
wire \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult1~44 ;
wire \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult1~45 ;
wire \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult1~46 ;
wire \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult1~47 ;
wire \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult0~8_resulta ;
wire \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult0~9 ;
wire \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult0~10 ;
wire \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult0~11 ;
wire \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult0~12 ;
wire \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult0~13 ;
wire \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult0~14 ;
wire \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult0~15 ;
wire \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult0~16 ;
wire \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult0~17 ;
wire \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult0~18 ;
wire \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult0~19 ;
wire \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult0~20 ;
wire \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult0~21 ;
wire \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult0~22 ;
wire \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult0~23 ;
wire \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult0~24 ;
wire \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult0~25 ;
wire \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult0~26 ;
wire \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult0~27 ;
wire \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult0~28 ;
wire \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult0~29 ;
wire \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult0~30 ;
wire \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult0~31 ;
wire \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult0~32 ;
wire \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult0~33 ;
wire \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult0~34 ;
wire \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult0~35 ;
wire \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult0~36 ;
wire \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult0~37 ;
wire \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult0~38 ;
wire \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult0~39 ;
wire \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult0~40 ;
wire \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult0~41 ;
wire \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult0~42 ;
wire \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult0~43 ;
wire \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult0~44 ;
wire \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult0~45 ;
wire \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult0~46 ;
wire \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult0~47 ;
wire \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Mult1~8_resulta ;
wire \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Mult1~9 ;
wire \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Mult1~10 ;
wire \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Mult1~11 ;
wire \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Mult1~12 ;
wire \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Mult1~13 ;
wire \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Mult1~14 ;
wire \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Mult1~15 ;
wire \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Mult1~16 ;
wire \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Mult1~17 ;
wire \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Mult1~18 ;
wire \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Mult1~19 ;
wire \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Mult1~20 ;
wire \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Mult1~21 ;
wire \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Mult1~22 ;
wire \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Mult1~23 ;
wire \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Mult1~24 ;
wire \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Mult1~25 ;
wire \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Mult1~26 ;
wire \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Mult1~27 ;
wire \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Mult1~28 ;
wire \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Mult1~29 ;
wire \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Mult1~30 ;
wire \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Mult1~31 ;
wire \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Mult1~32 ;
wire \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Mult1~33 ;
wire \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Mult1~34 ;
wire \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Mult1~35 ;
wire \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Mult1~36 ;
wire \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Mult1~37 ;
wire \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Mult1~38 ;
wire \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Mult1~39 ;
wire \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Mult1~40 ;
wire \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Mult1~41 ;
wire \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Mult1~42 ;
wire \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Mult1~43 ;
wire \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Mult1~44 ;
wire \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Mult1~45 ;
wire \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Mult1~46 ;
wire \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Mult1~47 ;
wire \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Mult0~8_resulta ;
wire \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Mult0~9 ;
wire \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Mult0~10 ;
wire \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Mult0~11 ;
wire \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Mult0~12 ;
wire \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Mult0~13 ;
wire \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Mult0~14 ;
wire \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Mult0~15 ;
wire \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Mult0~16 ;
wire \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Mult0~17 ;
wire \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Mult0~18 ;
wire \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Mult0~19 ;
wire \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Mult0~20 ;
wire \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Mult0~21 ;
wire \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Mult0~22 ;
wire \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Mult0~23 ;
wire \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Mult0~24 ;
wire \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Mult0~25 ;
wire \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Mult0~26 ;
wire \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Mult0~27 ;
wire \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Mult0~28 ;
wire \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Mult0~29 ;
wire \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Mult0~30 ;
wire \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Mult0~31 ;
wire \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Mult0~32 ;
wire \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Mult0~33 ;
wire \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Mult0~34 ;
wire \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Mult0~35 ;
wire \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Mult0~36 ;
wire \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Mult0~37 ;
wire \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Mult0~38 ;
wire \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Mult0~39 ;
wire \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Mult0~40 ;
wire \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Mult0~41 ;
wire \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Mult0~42 ;
wire \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Mult0~43 ;
wire \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Mult0~44 ;
wire \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Mult0~45 ;
wire \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Mult0~46 ;
wire \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Mult0~47 ;
wire \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult3~8_resulta ;
wire \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult3~9 ;
wire \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult3~10 ;
wire \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult3~11 ;
wire \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult3~12 ;
wire \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult3~13 ;
wire \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult3~14 ;
wire \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult3~15 ;
wire \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult3~16 ;
wire \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult3~17 ;
wire \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult3~18 ;
wire \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult3~19 ;
wire \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult3~20 ;
wire \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult3~21 ;
wire \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult3~22 ;
wire \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult3~23 ;
wire \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult3~24 ;
wire \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult3~25 ;
wire \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult3~26 ;
wire \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult3~27 ;
wire \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult3~28 ;
wire \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult3~29 ;
wire \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult3~30 ;
wire \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult3~31 ;
wire \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult3~32 ;
wire \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult3~33 ;
wire \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult3~34 ;
wire \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult3~35 ;
wire \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult3~36 ;
wire \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult3~37 ;
wire \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult3~38 ;
wire \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult3~39 ;
wire \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult3~40 ;
wire \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult3~41 ;
wire \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult3~42 ;
wire \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult3~43 ;
wire \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult3~44 ;
wire \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult3~45 ;
wire \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult3~46 ;
wire \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult3~47 ;
wire \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult2~8_resulta ;
wire \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult2~9 ;
wire \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult2~10 ;
wire \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult2~11 ;
wire \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult2~12 ;
wire \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult2~13 ;
wire \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult2~14 ;
wire \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult2~15 ;
wire \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult2~16 ;
wire \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult2~17 ;
wire \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult2~18 ;
wire \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult2~19 ;
wire \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult2~20 ;
wire \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult2~21 ;
wire \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult2~22 ;
wire \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult2~23 ;
wire \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult2~24 ;
wire \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult2~25 ;
wire \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult2~26 ;
wire \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult2~27 ;
wire \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult2~28 ;
wire \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult2~29 ;
wire \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult2~30 ;
wire \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult2~31 ;
wire \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult2~32 ;
wire \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult2~33 ;
wire \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult2~34 ;
wire \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult2~35 ;
wire \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult2~36 ;
wire \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult2~37 ;
wire \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult2~38 ;
wire \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult2~39 ;
wire \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult2~40 ;
wire \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult2~41 ;
wire \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult2~42 ;
wire \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult2~43 ;
wire \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult2~44 ;
wire \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult2~45 ;
wire \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult2~46 ;
wire \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult2~47 ;
wire \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult1~8_resulta ;
wire \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult1~9 ;
wire \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult1~10 ;
wire \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult1~11 ;
wire \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult1~12 ;
wire \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult1~13 ;
wire \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult1~14 ;
wire \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult1~15 ;
wire \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult1~16 ;
wire \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult1~17 ;
wire \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult1~18 ;
wire \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult1~19 ;
wire \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult1~20 ;
wire \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult1~21 ;
wire \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult1~22 ;
wire \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult1~23 ;
wire \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult1~24 ;
wire \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult1~25 ;
wire \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult1~26 ;
wire \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult1~27 ;
wire \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult1~28 ;
wire \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult1~29 ;
wire \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult1~30 ;
wire \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult1~31 ;
wire \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult1~32 ;
wire \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult1~33 ;
wire \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult1~34 ;
wire \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult1~35 ;
wire \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult1~36 ;
wire \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult1~37 ;
wire \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult1~38 ;
wire \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult1~39 ;
wire \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult1~40 ;
wire \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult1~41 ;
wire \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult1~42 ;
wire \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult1~43 ;
wire \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult1~44 ;
wire \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult1~45 ;
wire \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult1~46 ;
wire \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult1~47 ;
wire \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult0~8_resulta ;
wire \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult0~9 ;
wire \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult0~10 ;
wire \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult0~11 ;
wire \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult0~12 ;
wire \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult0~13 ;
wire \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult0~14 ;
wire \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult0~15 ;
wire \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult0~16 ;
wire \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult0~17 ;
wire \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult0~18 ;
wire \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult0~19 ;
wire \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult0~20 ;
wire \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult0~21 ;
wire \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult0~22 ;
wire \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult0~23 ;
wire \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult0~24 ;
wire \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult0~25 ;
wire \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult0~26 ;
wire \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult0~27 ;
wire \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult0~28 ;
wire \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult0~29 ;
wire \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult0~30 ;
wire \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult0~31 ;
wire \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult0~32 ;
wire \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult0~33 ;
wire \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult0~34 ;
wire \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult0~35 ;
wire \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult0~36 ;
wire \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult0~37 ;
wire \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult0~38 ;
wire \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult0~39 ;
wire \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult0~40 ;
wire \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult0~41 ;
wire \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult0~42 ;
wire \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult0~43 ;
wire \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult0~44 ;
wire \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult0~45 ;
wire \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult0~46 ;
wire \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult0~47 ;
wire \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Mult1~8_resulta ;
wire \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Mult1~9 ;
wire \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Mult1~10 ;
wire \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Mult1~11 ;
wire \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Mult1~12 ;
wire \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Mult1~13 ;
wire \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Mult1~14 ;
wire \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Mult1~15 ;
wire \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Mult1~16 ;
wire \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Mult1~17 ;
wire \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Mult1~18 ;
wire \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Mult1~19 ;
wire \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Mult1~20 ;
wire \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Mult1~21 ;
wire \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Mult1~22 ;
wire \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Mult1~23 ;
wire \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Mult1~24 ;
wire \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Mult1~25 ;
wire \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Mult1~26 ;
wire \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Mult1~27 ;
wire \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Mult1~28 ;
wire \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Mult1~29 ;
wire \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Mult1~30 ;
wire \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Mult1~31 ;
wire \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Mult1~32 ;
wire \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Mult1~33 ;
wire \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Mult1~34 ;
wire \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Mult1~35 ;
wire \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Mult1~36 ;
wire \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Mult1~37 ;
wire \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Mult1~38 ;
wire \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Mult1~39 ;
wire \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Mult1~40 ;
wire \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Mult1~41 ;
wire \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Mult1~42 ;
wire \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Mult1~43 ;
wire \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Mult1~44 ;
wire \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Mult1~45 ;
wire \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Mult1~46 ;
wire \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Mult1~47 ;
wire \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Mult0~8_resulta ;
wire \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Mult0~9 ;
wire \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Mult0~10 ;
wire \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Mult0~11 ;
wire \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Mult0~12 ;
wire \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Mult0~13 ;
wire \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Mult0~14 ;
wire \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Mult0~15 ;
wire \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Mult0~16 ;
wire \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Mult0~17 ;
wire \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Mult0~18 ;
wire \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Mult0~19 ;
wire \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Mult0~20 ;
wire \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Mult0~21 ;
wire \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Mult0~22 ;
wire \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Mult0~23 ;
wire \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Mult0~24 ;
wire \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Mult0~25 ;
wire \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Mult0~26 ;
wire \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Mult0~27 ;
wire \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Mult0~28 ;
wire \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Mult0~29 ;
wire \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Mult0~30 ;
wire \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Mult0~31 ;
wire \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Mult0~32 ;
wire \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Mult0~33 ;
wire \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Mult0~34 ;
wire \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Mult0~35 ;
wire \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Mult0~36 ;
wire \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Mult0~37 ;
wire \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Mult0~38 ;
wire \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Mult0~39 ;
wire \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Mult0~40 ;
wire \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Mult0~41 ;
wire \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Mult0~42 ;
wire \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Mult0~43 ;
wire \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Mult0~44 ;
wire \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Mult0~45 ;
wire \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Mult0~46 ;
wire \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Mult0~47 ;
wire \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult3~8_resulta ;
wire \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult3~9 ;
wire \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult3~10 ;
wire \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult3~11 ;
wire \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult3~12 ;
wire \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult3~13 ;
wire \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult3~14 ;
wire \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult3~15 ;
wire \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult3~16 ;
wire \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult3~17 ;
wire \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult3~18 ;
wire \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult3~19 ;
wire \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult3~20 ;
wire \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult3~21 ;
wire \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult3~22 ;
wire \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult3~23 ;
wire \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult3~24 ;
wire \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult3~25 ;
wire \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult3~26 ;
wire \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult3~27 ;
wire \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult3~28 ;
wire \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult3~29 ;
wire \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult3~30 ;
wire \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult3~31 ;
wire \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult3~32 ;
wire \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult3~33 ;
wire \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult3~34 ;
wire \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult3~35 ;
wire \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult3~36 ;
wire \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult3~37 ;
wire \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult3~38 ;
wire \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult3~39 ;
wire \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult3~40 ;
wire \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult3~41 ;
wire \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult3~42 ;
wire \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult3~43 ;
wire \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult3~44 ;
wire \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult3~45 ;
wire \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult3~46 ;
wire \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult3~47 ;
wire \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult2~8_resulta ;
wire \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult2~9 ;
wire \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult2~10 ;
wire \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult2~11 ;
wire \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult2~12 ;
wire \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult2~13 ;
wire \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult2~14 ;
wire \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult2~15 ;
wire \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult2~16 ;
wire \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult2~17 ;
wire \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult2~18 ;
wire \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult2~19 ;
wire \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult2~20 ;
wire \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult2~21 ;
wire \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult2~22 ;
wire \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult2~23 ;
wire \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult2~24 ;
wire \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult2~25 ;
wire \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult2~26 ;
wire \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult2~27 ;
wire \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult2~28 ;
wire \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult2~29 ;
wire \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult2~30 ;
wire \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult2~31 ;
wire \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult2~32 ;
wire \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult2~33 ;
wire \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult2~34 ;
wire \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult2~35 ;
wire \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult2~36 ;
wire \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult2~37 ;
wire \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult2~38 ;
wire \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult2~39 ;
wire \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult2~40 ;
wire \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult2~41 ;
wire \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult2~42 ;
wire \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult2~43 ;
wire \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult2~44 ;
wire \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult2~45 ;
wire \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult2~46 ;
wire \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult2~47 ;
wire \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult1~8_resulta ;
wire \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult1~9 ;
wire \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult1~10 ;
wire \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult1~11 ;
wire \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult1~12 ;
wire \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult1~13 ;
wire \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult1~14 ;
wire \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult1~15 ;
wire \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult1~16 ;
wire \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult1~17 ;
wire \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult1~18 ;
wire \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult1~19 ;
wire \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult1~20 ;
wire \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult1~21 ;
wire \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult1~22 ;
wire \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult1~23 ;
wire \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult1~24 ;
wire \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult1~25 ;
wire \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult1~26 ;
wire \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult1~27 ;
wire \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult1~28 ;
wire \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult1~29 ;
wire \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult1~30 ;
wire \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult1~31 ;
wire \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult1~32 ;
wire \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult1~33 ;
wire \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult1~34 ;
wire \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult1~35 ;
wire \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult1~36 ;
wire \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult1~37 ;
wire \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult1~38 ;
wire \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult1~39 ;
wire \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult1~40 ;
wire \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult1~41 ;
wire \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult1~42 ;
wire \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult1~43 ;
wire \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult1~44 ;
wire \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult1~45 ;
wire \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult1~46 ;
wire \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult1~47 ;
wire \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult0~8_resulta ;
wire \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult0~9 ;
wire \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult0~10 ;
wire \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult0~11 ;
wire \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult0~12 ;
wire \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult0~13 ;
wire \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult0~14 ;
wire \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult0~15 ;
wire \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult0~16 ;
wire \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult0~17 ;
wire \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult0~18 ;
wire \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult0~19 ;
wire \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult0~20 ;
wire \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult0~21 ;
wire \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult0~22 ;
wire \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult0~23 ;
wire \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult0~24 ;
wire \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult0~25 ;
wire \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult0~26 ;
wire \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult0~27 ;
wire \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult0~28 ;
wire \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult0~29 ;
wire \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult0~30 ;
wire \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult0~31 ;
wire \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult0~32 ;
wire \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult0~33 ;
wire \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult0~34 ;
wire \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult0~35 ;
wire \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult0~36 ;
wire \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult0~37 ;
wire \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult0~38 ;
wire \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult0~39 ;
wire \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult0~40 ;
wire \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult0~41 ;
wire \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult0~42 ;
wire \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult0~43 ;
wire \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult0~44 ;
wire \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult0~45 ;
wire \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult0~46 ;
wire \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult0~47 ;
wire \auto_hub|~GND~combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell_combout ;
wire \CLOCK2_50~input_o ;
wire \CLOCK3_50~input_o ;
wire \CLOCK4_50~input_o ;
wire \SW[1]~input_o ;
wire \SW[2]~input_o ;
wire \SW[4]~input_o ;
wire \SW[5]~input_o ;
wire \SW[6]~input_o ;
wire \SW[7]~input_o ;
wire \SW[8]~input_o ;
wire \SW[9]~input_o ;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \CLOCK_50~input_o ;
wire \CLOCK_50~inputCLKENA0_outclk ;
wire \u_instruction_handler|img_reciver|o_mem_addr[2]~0_combout ;
wire \KEY[2]~input_o ;
wire \KEY[2]~inputCLKENA0_outclk ;
wire \altera_reserved_tms~input_o ;
wire \altera_reserved_tck~input_o ;
wire \altera_reserved_tdi~input_o ;
wire \altera_internal_jtag~TDIUTAP ;
wire \altera_internal_jtag~TMSUTAP ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[10]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[12]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[1]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0_combout ;
wire \~QIC_CREATED_GND~I_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~DUPLICATE_q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]~DUPLICATE_q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg~q ;
wire \~GND~combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~DUPLICATE_q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~14_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2_combout ;
wire \u_vjtag|virtual_jtag_0|sld_virtual_jtag_basic_inst|virtual_state_cdr~combout ;
wire \u_vjtag_interface|always1~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ;
wire \u_vjtag_interface|DR0_bypass_reg~0_combout ;
wire \u_vjtag_interface|DR0_bypass_reg~q ;
wire \u_vjtag_interface|DR1[31]~feeder_combout ;
wire \u_vjtag_interface|always1~0_combout ;
wire \u_vjtag_interface|DR1[30]~feeder_combout ;
wire \u_vjtag_interface|DR1[26]~feeder_combout ;
wire \u_vjtag_interface|DR1[25]~feeder_combout ;
wire \u_vjtag_interface|DR1[24]~feeder_combout ;
wire \u_vjtag_interface|DR1[22]~feeder_combout ;
wire \u_vjtag_interface|DR1[18]~feeder_combout ;
wire \u_vjtag_interface|DR1[14]~feeder_combout ;
wire \u_vjtag_interface|DR1[11]~feeder_combout ;
wire \u_vjtag_interface|DR1[8]~feeder_combout ;
wire \u_vjtag_interface|DR1[7]~feeder_combout ;
wire \u_vjtag_interface|DR1[4]~feeder_combout ;
wire \u_vjtag_interface|data_out[30]~feeder_combout ;
wire \u_vjtag_interface|always3~0_combout ;
wire \u_instruction_handler|ir_in_prev~q ;
wire \u_vjtag_interface|data_out[18]~_Duplicate_1_q ;
wire \u_vjtag_interface|data_out[19]~_Duplicate_1feeder_combout ;
wire \u_vjtag_interface|data_out[19]~_Duplicate_1_q ;
wire \u_vjtag_interface|data_out[20]~_Duplicate_1_q ;
wire \u_vjtag_interface|data_out[22]~_Duplicate_1_q ;
wire \u_vjtag_interface|data_out[21]~_Duplicate_1_q ;
wire \u_vjtag_interface|data_out[23]~_Duplicate_1feeder_combout ;
wire \u_vjtag_interface|data_out[23]~_Duplicate_1_q ;
wire \u_instruction_handler|WideOr7~1_combout ;
wire \u_vjtag_interface|data_out[24]~_Duplicate_1_q ;
wire \u_vjtag_interface|data_out[27]~_Duplicate_1feeder_combout ;
wire \u_vjtag_interface|data_out[27]~_Duplicate_1_q ;
wire \u_vjtag_interface|data_out[28]~_Duplicate_1_q ;
wire \u_vjtag_interface|data_out[29]~feeder_combout ;
wire \u_vjtag_interface|data_out[25]~_Duplicate_1feeder_combout ;
wire \u_vjtag_interface|data_out[25]~_Duplicate_1_q ;
wire \u_vjtag_interface|data_out[26]~_Duplicate_1_q ;
wire \u_instruction_handler|WideOr7~0_combout ;
wire \u_vjtag_interface|data_out[12]~_Duplicate_1feeder_combout ;
wire \u_vjtag_interface|data_out[12]~_Duplicate_1_q ;
wire \u_vjtag_interface|data_out[14]~_Duplicate_1feeder_combout ;
wire \u_vjtag_interface|data_out[14]~_Duplicate_1_q ;
wire \u_vjtag_interface|data_out[16]~_Duplicate_1_q ;
wire \u_vjtag_interface|data_out[13]~_Duplicate_1_q ;
wire \u_vjtag_interface|data_out[17]~_Duplicate_1_q ;
wire \u_vjtag_interface|data_out[15]~_Duplicate_1_q ;
wire \u_instruction_handler|WideOr7~2_combout ;
wire \u_vjtag_interface|data_out[4]~feeder_combout ;
wire \u_vjtag_interface|data_out[0]~feeder_combout ;
wire \u_vjtag_interface|data_out[2]~feeder_combout ;
wire \u_instruction_handler|WideOr7~3_combout ;
wire \u_vjtag_interface|data_out[11]~_Duplicate_1_q ;
wire \u_vjtag_interface|data_out[9]~feeder_combout ;
wire \u_vjtag_interface|data_out[6]~feeder_combout ;
wire \u_vjtag_interface|data_out[7]~feeder_combout ;
wire \u_instruction_handler|WideOr7~4_combout ;
wire \u_instruction_handler|WideOr7~combout ;
wire \u_vjtag_interface|data_out[31]~feeder_combout ;
wire \u_vjtag_interface|data_out[31]~DUPLICATE_q ;
wire \u_instruction_handler|Add2~61_sumout ;
wire \u_instruction_handler|img_data_counter~18_combout ;
wire \u_instruction_handler|always0~0_combout ;
wire \u_instruction_handler|waiting_command~0_combout ;
wire \u_instruction_handler|Add0~21_sumout ;
wire \u_instruction_handler|Add0~22 ;
wire \u_instruction_handler|Add0~17_sumout ;
wire \u_instruction_handler|clk_counter[1]~DUPLICATE_q ;
wire \u_instruction_handler|Add0~18 ;
wire \u_instruction_handler|Add0~13_sumout ;
wire \u_instruction_handler|clk_counter[2]~DUPLICATE_q ;
wire \u_instruction_handler|Add0~14 ;
wire \u_instruction_handler|Add0~37_sumout ;
wire \u_instruction_handler|Add0~38 ;
wire \u_instruction_handler|Add0~25_sumout ;
wire \u_instruction_handler|Add0~26 ;
wire \u_instruction_handler|Add0~57_sumout ;
wire \u_instruction_handler|Add0~58 ;
wire \u_instruction_handler|Add0~53_sumout ;
wire \u_instruction_handler|Add0~54 ;
wire \u_instruction_handler|Add0~49_sumout ;
wire \u_instruction_handler|Add0~50 ;
wire \u_instruction_handler|Add0~45_sumout ;
wire \u_instruction_handler|Add0~46 ;
wire \u_instruction_handler|Add0~41_sumout ;
wire \u_instruction_handler|Add0~42 ;
wire \u_instruction_handler|Add0~33_sumout ;
wire \u_instruction_handler|Add0~34 ;
wire \u_instruction_handler|Add0~77_sumout ;
wire \u_instruction_handler|clk_counter[11]~DUPLICATE_q ;
wire \u_instruction_handler|Add0~78 ;
wire \u_instruction_handler|Add0~81_sumout ;
wire \u_instruction_handler|Add0~82 ;
wire \u_instruction_handler|Add0~101_sumout ;
wire \u_instruction_handler|Add0~102 ;
wire \u_instruction_handler|Add0~105_sumout ;
wire \u_instruction_handler|Add0~106 ;
wire \u_instruction_handler|Add0~109_sumout ;
wire \u_instruction_handler|Add0~110 ;
wire \u_instruction_handler|Add0~117_sumout ;
wire \u_instruction_handler|Add0~118 ;
wire \u_instruction_handler|Add0~113_sumout ;
wire \u_instruction_handler|Add0~114 ;
wire \u_instruction_handler|Add0~73_sumout ;
wire \u_instruction_handler|Add0~74 ;
wire \u_instruction_handler|Add0~69_sumout ;
wire \u_instruction_handler|Add0~70 ;
wire \u_instruction_handler|Add0~65_sumout ;
wire \u_instruction_handler|Add0~66 ;
wire \u_instruction_handler|Add0~61_sumout ;
wire \u_instruction_handler|Add0~62 ;
wire \u_instruction_handler|Add0~89_sumout ;
wire \u_instruction_handler|Add0~90 ;
wire \u_instruction_handler|Add0~85_sumout ;
wire \u_instruction_handler|Add0~86 ;
wire \u_instruction_handler|Add0~125_sumout ;
wire \u_instruction_handler|Add0~126 ;
wire \u_instruction_handler|Add0~121_sumout ;
wire \u_instruction_handler|Add0~122 ;
wire \u_instruction_handler|Add0~97_sumout ;
wire \u_instruction_handler|Add0~98 ;
wire \u_instruction_handler|Add0~93_sumout ;
wire \u_instruction_handler|Add0~94 ;
wire \u_instruction_handler|Add0~5_sumout ;
wire \u_instruction_handler|Add0~6 ;
wire \u_instruction_handler|Add0~29_sumout ;
wire \u_instruction_handler|Add0~30 ;
wire \u_instruction_handler|Add0~1_sumout ;
wire \u_instruction_handler|Add0~2 ;
wire \u_instruction_handler|Add0~9_sumout ;
wire \u_instruction_handler|clk_counter[21]~DUPLICATE_q ;
wire \u_instruction_handler|Equal0~2_combout ;
wire \u_instruction_handler|Equal0~4_combout ;
wire \u_instruction_handler|clk_counter[14]~DUPLICATE_q ;
wire \u_instruction_handler|Equal0~3_combout ;
wire \u_instruction_handler|clk_counter[12]~DUPLICATE_q ;
wire \u_instruction_handler|Equal0~5_combout ;
wire \u_instruction_handler|clk_counter[6]~DUPLICATE_q ;
wire \u_instruction_handler|Equal0~1_combout ;
wire \u_instruction_handler|Equal0~6_combout ;
wire \u_instruction_handler|clk_counter[4]~DUPLICATE_q ;
wire \u_instruction_handler|clk_counter[29]~DUPLICATE_q ;
wire \u_instruction_handler|Equal0~0_combout ;
wire \u_instruction_handler|Equal0~7_combout ;
wire \u_instruction_handler|img_data_counter[2]~0_combout ;
wire \u_instruction_handler|is_ready_to_start~0_combout ;
wire \u_instruction_handler|is_ready_to_start~q ;
wire \u_instruction_handler|waiting_command~1_combout ;
wire \u_instruction_handler|waiting_command~q ;
wire \u_instruction_handler|img_width[5]~0_combout ;
wire \u_instruction_handler|config_received~1_combout ;
wire \u_instruction_handler|config_received~q ;
wire \u_instruction_handler|i_write_enable~0_combout ;
wire \u_instruction_handler|img_reciver|LessThan1~13_combout ;
wire \u_instruction_handler|img_reciver|LessThan1~15_combout ;
wire \u_instruction_handler|img_reciver|LessThan1~17_combout ;
wire \u_instruction_handler|img_data_counter~19_combout ;
wire \u_instruction_handler|counter_incremented~0_combout ;
wire \u_instruction_handler|counter_incremented~q ;
wire \u_instruction_handler|write_delay_counter[0]~2_combout ;
wire \u_instruction_handler|write_delay_counter[1]~1_combout ;
wire \u_instruction_handler|write_delay_counter[0]~3_combout ;
wire \u_instruction_handler|write_delay_counter[1]~4_combout ;
wire \u_instruction_handler|always0~1_combout ;
wire \u_instruction_handler|img_data_counter[2]~2_combout ;
wire \u_instruction_handler|Add3~70 ;
wire \u_instruction_handler|Add3~74 ;
wire \u_instruction_handler|Add3~77_sumout ;
wire \u_instruction_handler|Add3~73_sumout ;
wire \u_instruction_handler|Add3~94 ;
wire \u_instruction_handler|Add3~98 ;
wire \u_instruction_handler|Add3~101_sumout ;
wire \u_instruction_handler|Add3~97_sumout ;
wire \u_instruction_handler|Add3~86 ;
wire \u_instruction_handler|Add3~89_sumout ;
wire \u_instruction_handler|img_reciver|Equal0~10_combout ;
wire \u_instruction_handler|img_reciver|Equal0~11_combout ;
wire \u_instruction_handler|img_data_counter~21_combout ;
wire \u_instruction_handler|Add3~130_cout ;
wire \u_instruction_handler|Add3~126 ;
wire \u_instruction_handler|Add3~122 ;
wire \u_instruction_handler|Add3~58 ;
wire \u_instruction_handler|Add3~62 ;
wire \u_instruction_handler|Add3~38 ;
wire \u_instruction_handler|Add3~42 ;
wire \u_instruction_handler|Add3~46 ;
wire \u_instruction_handler|Add3~49_sumout ;
wire \u_instruction_handler|Add3~21_sumout ;
wire \u_instruction_handler|Add3~61_sumout ;
wire \u_instruction_handler|Add3~45_sumout ;
wire \u_instruction_handler|Add3~37_sumout ;
wire \u_instruction_handler|Add3~57_sumout ;
wire \u_instruction_handler|Add3~41_sumout ;
wire \u_instruction_handler|img_reciver|Equal0~7_combout ;
wire \u_instruction_handler|img_reciver|Equal0~8_combout ;
wire \u_instruction_handler|img_reciver|Equal0~9_combout ;
wire \u_instruction_handler|img_reciver|Equal0~12_combout ;
wire \u_instruction_handler|img_data_counter[0]~20_combout ;
wire \u_instruction_handler|img_reciver|LessThan1~19_combout ;
wire \u_instruction_handler|img_reciver|LessThan1~20_combout ;
wire \u_instruction_handler|img_reciver|LessThan1~18_combout ;
wire \u_instruction_handler|img_reciver|LessThan1~21_combout ;
wire \u_instruction_handler|img_reciver|LessThan1~22_combout ;
wire \u_instruction_handler|img_reciver|LessThan1~16_combout ;
wire \u_instruction_handler|img_reciver|LessThan1~23_combout ;
wire \u_instruction_handler|img_reciver|LessThan1~24_combout ;
wire \u_instruction_handler|img_reciver|LessThan1~14_combout ;
wire \u_instruction_handler|img_reciver|LessThan1~25_combout ;
wire \u_instruction_handler|reciving_img_data~q ;
wire \u_instruction_handler|reciving_img_data~0_combout ;
wire \u_instruction_handler|reciving_img_data~DUPLICATE_q ;
wire \u_instruction_handler|img_reciver|always2~1_combout ;
wire \u_instruction_handler|img_reciver|always2~0_combout ;
wire \u_instruction_handler|img_reciver|always2~2_combout ;
wire \u_instruction_handler|debug_signal~0_combout ;
wire \u_instruction_handler|i_write_enable~1_combout ;
wire \u_instruction_handler|i_write_enable~2_combout ;
wire \u_instruction_handler|i_write_enable~q ;
wire \u_instruction_handler|write_delay_counter[1]~0_combout ;
wire \u_instruction_handler|img_data_counter[2]~3_combout ;
wire \u_instruction_handler|Add2~62 ;
wire \u_instruction_handler|Add2~57_sumout ;
wire \u_instruction_handler|img_data_counter~17_combout ;
wire \u_instruction_handler|Add2~58 ;
wire \u_instruction_handler|Add2~53_sumout ;
wire \u_instruction_handler|img_data_counter~16_combout ;
wire \u_instruction_handler|Add2~54 ;
wire \u_instruction_handler|Add2~49_sumout ;
wire \u_instruction_handler|img_data_counter~15_combout ;
wire \u_instruction_handler|Add2~50 ;
wire \u_instruction_handler|Add2~45_sumout ;
wire \u_instruction_handler|img_data_counter~14_combout ;
wire \u_instruction_handler|Add2~46 ;
wire \u_instruction_handler|Add2~41_sumout ;
wire \u_instruction_handler|img_data_counter~13_combout ;
wire \u_instruction_handler|Add3~50 ;
wire \u_instruction_handler|Add3~85_sumout ;
wire \u_instruction_handler|Add3~121_sumout ;
wire \u_instruction_handler|Add3~125_sumout ;
wire \u_instruction_handler|Add4~126_cout ;
wire \u_instruction_handler|Add4~122_cout ;
wire \u_instruction_handler|Add4~118_cout ;
wire \u_instruction_handler|Add4~114_cout ;
wire \u_instruction_handler|Add4~110_cout ;
wire \u_instruction_handler|Add4~106_cout ;
wire \u_instruction_handler|Add4~102_cout ;
wire \u_instruction_handler|Add4~98_cout ;
wire \u_instruction_handler|Add4~37_sumout ;
wire \u_instruction_handler|Add2~42 ;
wire \u_instruction_handler|Add2~37_sumout ;
wire \u_instruction_handler|img_data_counter~12_combout ;
wire \u_instruction_handler|Add2~38 ;
wire \u_instruction_handler|Add2~33_sumout ;
wire \u_instruction_handler|Add4~38 ;
wire \u_instruction_handler|Add4~33_sumout ;
wire \u_instruction_handler|img_data_counter~11_combout ;
wire \u_instruction_handler|Add3~90 ;
wire \u_instruction_handler|Add3~93_sumout ;
wire \u_instruction_handler|Add4~34 ;
wire \u_instruction_handler|Add4~29_sumout ;
wire \u_instruction_handler|Add2~34 ;
wire \u_instruction_handler|Add2~29_sumout ;
wire \u_instruction_handler|img_data_counter~10_combout ;
wire \u_instruction_handler|Add2~30 ;
wire \u_instruction_handler|Add2~25_sumout ;
wire \u_instruction_handler|Add4~30 ;
wire \u_instruction_handler|Add4~25_sumout ;
wire \u_instruction_handler|img_data_counter~9_combout ;
wire \u_instruction_handler|Add2~26 ;
wire \u_instruction_handler|Add2~21_sumout ;
wire \u_instruction_handler|Add4~26 ;
wire \u_instruction_handler|Add4~21_sumout ;
wire \u_instruction_handler|img_data_counter~8_combout ;
wire \u_instruction_handler|Add3~102 ;
wire \u_instruction_handler|Add3~53_sumout ;
wire \u_instruction_handler|Add4~22 ;
wire \u_instruction_handler|Add4~17_sumout ;
wire \u_instruction_handler|Add2~22 ;
wire \u_instruction_handler|Add2~17_sumout ;
wire \u_instruction_handler|img_data_counter~7_combout ;
wire \u_instruction_handler|Add3~54 ;
wire \u_instruction_handler|Add3~17_sumout ;
wire \u_instruction_handler|Add4~18 ;
wire \u_instruction_handler|Add4~13_sumout ;
wire \u_instruction_handler|Add2~18 ;
wire \u_instruction_handler|Add2~13_sumout ;
wire \u_instruction_handler|img_data_counter~6_combout ;
wire \u_instruction_handler|Add3~18 ;
wire \u_instruction_handler|Add3~22 ;
wire \u_instruction_handler|Add3~25_sumout ;
wire \u_instruction_handler|Add4~14 ;
wire \u_instruction_handler|Add4~10 ;
wire \u_instruction_handler|Add4~5_sumout ;
wire \u_instruction_handler|Add2~14 ;
wire \u_instruction_handler|Add2~10 ;
wire \u_instruction_handler|Add2~5_sumout ;
wire \u_instruction_handler|img_data_counter~4_combout ;
wire \u_instruction_handler|Add3~26 ;
wire \u_instruction_handler|Add3~65_sumout ;
wire \u_instruction_handler|Add4~6 ;
wire \u_instruction_handler|Add4~1_sumout ;
wire \u_instruction_handler|Add2~6 ;
wire \u_instruction_handler|Add2~1_sumout ;
wire \u_instruction_handler|img_data_counter~1_combout ;
wire \u_instruction_handler|Add3~66 ;
wire \u_instruction_handler|Add3~29_sumout ;
wire \u_instruction_handler|Add4~2 ;
wire \u_instruction_handler|Add4~53_sumout ;
wire \u_instruction_handler|Add2~2 ;
wire \u_instruction_handler|Add2~77_sumout ;
wire \u_instruction_handler|img_data_counter~25_combout ;
wire \u_instruction_handler|Add3~30 ;
wire \u_instruction_handler|Add3~69_sumout ;
wire \u_instruction_handler|Add4~54 ;
wire \u_instruction_handler|Add4~49_sumout ;
wire \u_instruction_handler|Add2~78 ;
wire \u_instruction_handler|Add2~73_sumout ;
wire \u_instruction_handler|img_data_counter~24_combout ;
wire \u_instruction_handler|Add2~74 ;
wire \u_instruction_handler|Add2~69_sumout ;
wire \u_instruction_handler|Add4~50 ;
wire \u_instruction_handler|Add4~45_sumout ;
wire \u_instruction_handler|img_data_counter~23_combout ;
wire \u_instruction_handler|Add2~70 ;
wire \u_instruction_handler|Add2~117_sumout ;
wire \u_instruction_handler|Add4~46 ;
wire \u_instruction_handler|Add4~93_sumout ;
wire \u_instruction_handler|img_data_counter~35_combout ;
wire \u_instruction_handler|Add3~78 ;
wire \u_instruction_handler|Add3~81_sumout ;
wire \u_instruction_handler|Add4~94 ;
wire \u_instruction_handler|Add4~89_sumout ;
wire \u_instruction_handler|Add2~118 ;
wire \u_instruction_handler|Add2~113_sumout ;
wire \u_instruction_handler|img_data_counter~34_combout ;
wire \u_instruction_handler|Add3~82 ;
wire \u_instruction_handler|Add3~33_sumout ;
wire \u_instruction_handler|Add4~90 ;
wire \u_instruction_handler|Add4~85_sumout ;
wire \u_instruction_handler|Add2~114 ;
wire \u_instruction_handler|Add2~109_sumout ;
wire \u_instruction_handler|img_data_counter~33_combout ;
wire \u_instruction_handler|Add3~34 ;
wire \u_instruction_handler|Add3~1_sumout ;
wire \u_instruction_handler|Add4~86 ;
wire \u_instruction_handler|Add4~81_sumout ;
wire \u_instruction_handler|Add2~110 ;
wire \u_instruction_handler|Add2~105_sumout ;
wire \u_instruction_handler|img_data_counter~32_combout ;
wire \u_instruction_handler|Add3~2 ;
wire \u_instruction_handler|Add3~5_sumout ;
wire \u_instruction_handler|Add4~82 ;
wire \u_instruction_handler|Add4~77_sumout ;
wire \u_instruction_handler|Add2~106 ;
wire \u_instruction_handler|Add2~101_sumout ;
wire \u_instruction_handler|img_data_counter~31_combout ;
wire \u_instruction_handler|Add3~6 ;
wire \u_instruction_handler|Add3~10 ;
wire \u_instruction_handler|Add3~13_sumout ;
wire \u_instruction_handler|Add4~78 ;
wire \u_instruction_handler|Add4~42 ;
wire \u_instruction_handler|Add4~73_sumout ;
wire \u_instruction_handler|Add2~102 ;
wire \u_instruction_handler|Add2~66 ;
wire \u_instruction_handler|Add2~97_sumout ;
wire \u_instruction_handler|img_data_counter~30_combout ;
wire \u_instruction_handler|Add3~14 ;
wire \u_instruction_handler|Add3~105_sumout ;
wire \u_instruction_handler|Add4~74 ;
wire \u_instruction_handler|Add4~69_sumout ;
wire \u_instruction_handler|Add2~98 ;
wire \u_instruction_handler|Add2~93_sumout ;
wire \u_instruction_handler|img_data_counter~29_combout ;
wire \u_instruction_handler|Add3~106 ;
wire \u_instruction_handler|Add3~109_sumout ;
wire \u_instruction_handler|Add4~70 ;
wire \u_instruction_handler|Add4~65_sumout ;
wire \u_instruction_handler|Add2~94 ;
wire \u_instruction_handler|Add2~89_sumout ;
wire \u_instruction_handler|img_data_counter~28_combout ;
wire \u_instruction_handler|Add3~110 ;
wire \u_instruction_handler|Add3~113_sumout ;
wire \u_instruction_handler|Add4~66 ;
wire \u_instruction_handler|Add4~61_sumout ;
wire \u_instruction_handler|Add2~90 ;
wire \u_instruction_handler|Add2~85_sumout ;
wire \u_instruction_handler|img_data_counter~27_combout ;
wire \u_instruction_handler|Add4~62 ;
wire \u_instruction_handler|Add4~57_sumout ;
wire \u_instruction_handler|Add2~86 ;
wire \u_instruction_handler|Add2~81_sumout ;
wire \u_instruction_handler|img_data_counter~26_combout ;
wire \u_instruction_handler|Add3~114 ;
wire \u_instruction_handler|Add3~117_sumout ;
wire \u_instruction_handler|img_reciver|Equal0~6_combout ;
wire \u_instruction_handler|Add4~41_sumout ;
wire \u_instruction_handler|Add2~65_sumout ;
wire \u_instruction_handler|img_data_counter~22_combout ;
wire \u_instruction_handler|Add3~9_sumout ;
wire \u_instruction_handler|img_reciver|Equal0~0_combout ;
wire \u_instruction_handler|img_reciver|Equal0~1_combout ;
wire \u_instruction_handler|img_reciver|Equal0~2_combout ;
wire \u_instruction_handler|img_reciver|Equal0~3_combout ;
wire \u_instruction_handler|img_reciver|Equal0~4_combout ;
wire \u_instruction_handler|img_reciver|Equal0~5_combout ;
wire \u_instruction_handler|Add4~9_sumout ;
wire \u_instruction_handler|Add2~9_sumout ;
wire \u_instruction_handler|img_data_counter~5_combout ;
wire \u_instruction_handler|img_reciver|LessThan1~0_combout ;
wire \u_instruction_handler|img_reciver|LessThan1~5_combout ;
wire \u_instruction_handler|img_reciver|LessThan1~6_combout ;
wire \u_instruction_handler|img_reciver|LessThan1~7_combout ;
wire \u_instruction_handler|img_reciver|LessThan1~4_combout ;
wire \u_instruction_handler|img_reciver|LessThan1~8_combout ;
wire \u_instruction_handler|img_reciver|LessThan1~3_combout ;
wire \u_instruction_handler|img_reciver|LessThan1~9_combout ;
wire \u_instruction_handler|img_reciver|LessThan1~2_combout ;
wire \u_instruction_handler|img_reciver|LessThan1~10_combout ;
wire \u_instruction_handler|img_reciver|LessThan1~1_combout ;
wire \u_instruction_handler|img_reciver|LessThan1~11_combout ;
wire \u_instruction_handler|img_reciver|LessThan1~12_combout ;
wire \u_instruction_handler|write_done~1_combout ;
wire \u_instruction_handler|write_done~2_combout ;
wire \u_instruction_handler|write_done~q ;
wire \u_instruction_handler|config_received~0_combout ;
wire \u_instruction_handler|i_mode_select~q ;
wire \u_instruction_handler|debug_mode~q ;
wire \u_instruction_handler|start~0_combout ;
wire \u_instruction_handler|start~q ;
wire \u_dsa_system|u_controller|Selector35~0_combout ;
wire \u_dsa_system|u_controller|state.IDLE~q ;
wire \u_dsa_system|u_controller|o_simd_start~0_combout ;
wire \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|o_valid~feeder_combout ;
wire \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|o_valid~q ;
wire \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|o_valid~feeder_combout ;
wire \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|o_valid~q ;
wire \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage3|o_valid~feeder_combout ;
wire \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage3|o_valid~q ;
wire \u_dsa_system|u_controller|state.WAIT_CALC~q ;
wire \u_dsa_system|u_controller|Selector42~0_combout ;
wire \u_dsa_system|u_controller|state.WAIT_CALC~DUPLICATE_q ;
wire \KEY[0]~input_o ;
wire \u_dsa_system|u_controller|trig_d~0_combout ;
wire \u_dsa_system|u_controller|trig_d~q ;
wire \u_dsa_system|u_controller|Selector44~0_combout ;
wire \u_dsa_system|u_controller|Selector36~0_combout ;
wire \u_dsa_system|u_controller|Selector36~1_combout ;
wire \u_dsa_system|u_controller|Selector36~2_combout ;
wire \u_instruction_handler|img_width[8]~_Duplicate_1_q ;
wire \u_dsa_system|u_controller|x_acc~2_combout ;
wire \u_dsa_system|u_controller|Selector1~0_combout ;
wire \u_instruction_handler|scale_factor[7]~DUPLICATE_q ;
wire \Equal0~0_combout ;
wire \Equal0~1_combout ;
wire \Equal0~2_combout ;
wire \Div0|auto_generated|divider|divider|op_2~10 ;
wire \Div0|auto_generated|divider|divider|op_2~6 ;
wire \Div0|auto_generated|divider|divider|op_2~1_sumout ;
wire \Div0|auto_generated|divider|divider|op_2~5_sumout ;
wire \Div0|auto_generated|divider|divider|op_2~9_sumout ;
wire \Div0|auto_generated|divider|divider|op_3~14 ;
wire \Div0|auto_generated|divider|divider|op_3~10 ;
wire \Div0|auto_generated|divider|divider|op_3~6 ;
wire \Div0|auto_generated|divider|divider|op_3~1_sumout ;
wire \Div0|auto_generated|divider|divider|op_3~5_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[10]~0_combout ;
wire \Div0|auto_generated|divider|divider|op_3~9_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[9]~1_combout ;
wire \Div0|auto_generated|divider|divider|op_3~13_sumout ;
wire \Equal0~3_combout ;
wire \Div0|auto_generated|divider|divider|op_4~18 ;
wire \Div0|auto_generated|divider|divider|op_4~14 ;
wire \Div0|auto_generated|divider|divider|op_4~10 ;
wire \Div0|auto_generated|divider|divider|op_4~6 ;
wire \Div0|auto_generated|divider|divider|op_4~1_sumout ;
wire \Equal0~4_combout ;
wire \Div0|auto_generated|divider|divider|op_4~5_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[20]~2_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[20]~3_combout ;
wire \Div0|auto_generated|divider|divider|op_4~9_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[19]~4_combout ;
wire \Div0|auto_generated|divider|divider|op_4~13_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[18]~6_combout ;
wire \Div0|auto_generated|divider|divider|op_4~17_sumout ;
wire \Div0|auto_generated|divider|divider|op_5~22 ;
wire \Div0|auto_generated|divider|divider|op_5~18 ;
wire \Div0|auto_generated|divider|divider|op_5~14 ;
wire \Div0|auto_generated|divider|divider|op_5~10 ;
wire \Div0|auto_generated|divider|divider|op_5~6 ;
wire \Div0|auto_generated|divider|divider|op_5~1_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[30]~5_combout ;
wire \Div0|auto_generated|divider|divider|op_5~5_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[29]~7_combout ;
wire \Div0|auto_generated|divider|divider|op_5~9_sumout ;
wire \Div0|auto_generated|divider|divider|op_5~13_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[28]~10_combout ;
wire \Div0|auto_generated|divider|divider|op_5~17_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[27]~13_combout ;
wire \Div0|auto_generated|divider|divider|op_5~21_sumout ;
wire \u_instruction_handler|scale_factor[6]~DUPLICATE_q ;
wire \Equal0~5_combout ;
wire \Div0|auto_generated|divider|divider|op_6~26 ;
wire \Div0|auto_generated|divider|divider|op_6~22 ;
wire \Div0|auto_generated|divider|divider|op_6~18 ;
wire \Div0|auto_generated|divider|divider|op_6~14 ;
wire \Div0|auto_generated|divider|divider|op_6~10 ;
wire \Div0|auto_generated|divider|divider|op_6~6 ;
wire \Div0|auto_generated|divider|divider|op_6~1_sumout ;
wire \Div0|auto_generated|divider|divider|op_6~5_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[40]~8_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[40]~9_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[39]~11_combout ;
wire \Div0|auto_generated|divider|divider|op_6~9_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[38]~14_combout ;
wire \Div0|auto_generated|divider|divider|op_6~13_sumout ;
wire \Div0|auto_generated|divider|divider|op_6~17_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[37]~18_combout ;
wire \Div0|auto_generated|divider|divider|op_6~21_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[36]~22_combout ;
wire \Div0|auto_generated|divider|divider|op_6~25_sumout ;
wire \Div0|auto_generated|divider|divider|op_7~30 ;
wire \Div0|auto_generated|divider|divider|op_7~26 ;
wire \Div0|auto_generated|divider|divider|op_7~22 ;
wire \Div0|auto_generated|divider|divider|op_7~18 ;
wire \Div0|auto_generated|divider|divider|op_7~14 ;
wire \Div0|auto_generated|divider|divider|op_7~10 ;
wire \Div0|auto_generated|divider|divider|op_7~6 ;
wire \Div0|auto_generated|divider|divider|op_7~1_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[50]~12_combout ;
wire \Div0|auto_generated|divider|divider|op_7~5_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[49]~15_combout ;
wire \Div0|auto_generated|divider|divider|op_7~9_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[48]~19_combout ;
wire \Div0|auto_generated|divider|divider|op_7~13_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[47]~23_combout ;
wire \Div0|auto_generated|divider|divider|op_7~17_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[46]~25_combout ;
wire \Div0|auto_generated|divider|divider|op_7~21_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[45]~28_combout ;
wire \Div0|auto_generated|divider|divider|op_7~25_sumout ;
wire \Div0|auto_generated|divider|divider|op_7~29_sumout ;
wire \Div0|auto_generated|divider|divider|op_8~34 ;
wire \Div0|auto_generated|divider|divider|op_8~30 ;
wire \Div0|auto_generated|divider|divider|op_8~26 ;
wire \Div0|auto_generated|divider|divider|op_8~22 ;
wire \Div0|auto_generated|divider|divider|op_8~18 ;
wire \Div0|auto_generated|divider|divider|op_8~14 ;
wire \Div0|auto_generated|divider|divider|op_8~10 ;
wire \Div0|auto_generated|divider|divider|op_8~6 ;
wire \Div0|auto_generated|divider|divider|op_8~1_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[60]~16_combout ;
wire \Div0|auto_generated|divider|divider|op_8~5_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[60]~17_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[59]~20_combout ;
wire \Div0|auto_generated|divider|divider|op_8~9_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[59]~21_combout ;
wire \Div0|auto_generated|divider|divider|op_8~13_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[68]~24_combout ;
wire \Div0|auto_generated|divider|divider|op_8~17_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[57]~26_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[57]~27_combout ;
wire \Div0|auto_generated|divider|divider|op_8~21_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[66]~29_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[55]~30_combout ;
wire \Div0|auto_generated|divider|divider|op_8~25_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[55]~31_combout ;
wire \Div0|auto_generated|divider|divider|op_8~29_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[64]~32_combout ;
wire \Div0|auto_generated|divider|divider|op_8~33_sumout ;
wire \Div0|auto_generated|divider|divider|op_9~38_cout ;
wire \Div0|auto_generated|divider|divider|op_9~34_cout ;
wire \Div0|auto_generated|divider|divider|op_9~30_cout ;
wire \Div0|auto_generated|divider|divider|op_9~26_cout ;
wire \Div0|auto_generated|divider|divider|op_9~22_cout ;
wire \Div0|auto_generated|divider|divider|op_9~18_cout ;
wire \Div0|auto_generated|divider|divider|op_9~14_cout ;
wire \Div0|auto_generated|divider|divider|op_9~10_cout ;
wire \Div0|auto_generated|divider|divider|op_9~6_cout ;
wire \Div0|auto_generated|divider|divider|op_9~1_sumout ;
wire \u_dsa_system|u_controller|Add0~57_sumout ;
wire \u_dsa_system|u_controller|Add0~14 ;
wire \u_dsa_system|u_controller|Add0~9_sumout ;
wire \u_vjtag_interface|data_out[23]~_Duplicate_1DUPLICATE_q ;
wire \u_instruction_handler|img_width[3]~_Duplicate_1_q ;
wire \u_dsa_system|u_controller|LessThan0~3_combout ;
wire \u_dsa_system|u_controller|Add1~22 ;
wire \u_dsa_system|u_controller|Add1~18 ;
wire \u_dsa_system|u_controller|Add1~13_sumout ;
wire \u_instruction_handler|img_width[2]~_Duplicate_1_q ;
wire \u_dsa_system|u_controller|LessThan0~4_combout ;
wire \u_dsa_system|u_controller|Add0~54 ;
wire \u_dsa_system|u_controller|Add0~50 ;
wire \u_dsa_system|u_controller|Add0~46 ;
wire \u_dsa_system|u_controller|Add0~42 ;
wire \u_dsa_system|u_controller|Add0~38 ;
wire \u_dsa_system|u_controller|Add0~21_sumout ;
wire \u_vjtag_interface|data_out[20]~_Duplicate_1DUPLICATE_q ;
wire \u_instruction_handler|img_width[0]~_Duplicate_1_q ;
wire \u_dsa_system|u_controller|LessThan0~5_combout ;
wire \u_instruction_handler|img_width[1]~_Duplicate_1_q ;
wire \u_dsa_system|u_controller|Add0~10 ;
wire \u_dsa_system|u_controller|Add0~5_sumout ;
wire \u_instruction_handler|img_width[4]~_Duplicate_1_q ;
wire \u_dsa_system|u_controller|LessThan0~2_combout ;
wire \u_dsa_system|u_controller|LessThan0~6_combout ;
wire \u_instruction_handler|img_width[7]~_Duplicate_1_q ;
wire \u_dsa_system|u_controller|x_acc~6_combout ;
wire \u_dsa_system|u_controller|Add1~6 ;
wire \u_dsa_system|u_controller|Add1~34 ;
wire \u_dsa_system|u_controller|Add1~30 ;
wire \u_dsa_system|u_controller|Add1~25_sumout ;
wire \u_dsa_system|u_controller|Add0~30 ;
wire \u_dsa_system|u_controller|Add0~25_sumout ;
wire \u_dsa_system|u_controller|next_x~5_combout ;
wire \u_dsa_system|u_controller|LessThan0~7_combout ;
wire \u_dsa_system|u_controller|LessThan0~8_combout ;
wire \u_dsa_system|u_controller|Add1~33_sumout ;
wire \u_instruction_handler|img_width[5]~_Duplicate_1_q ;
wire \u_dsa_system|u_controller|Add0~6 ;
wire \u_dsa_system|u_controller|Add0~33_sumout ;
wire \u_dsa_system|u_controller|LessThan0~10_combout ;
wire \u_dsa_system|u_controller|LessThan0~20_combout ;
wire \u_dsa_system|u_controller|Add1~65_sumout ;
wire \u_dsa_system|u_controller|Selector17~0_combout ;
wire \u_dsa_system|u_controller|Selector16~1_combout ;
wire \u_dsa_system|u_controller|Add1~66 ;
wire \u_dsa_system|u_controller|Add1~61_sumout ;
wire \u_dsa_system|u_controller|Selector16~0_combout ;
wire \u_dsa_system|u_controller|Add1~62 ;
wire \u_dsa_system|u_controller|Add1~57_sumout ;
wire \u_dsa_system|u_controller|x_acc~19_combout ;
wire \u_dsa_system|u_controller|x_acc~20_combout ;
wire \u_dsa_system|u_controller|Add0~58 ;
wire \u_dsa_system|u_controller|Add0~53_sumout ;
wire \u_dsa_system|u_controller|Add1~58 ;
wire \u_dsa_system|u_controller|Add1~53_sumout ;
wire \u_dsa_system|u_controller|x_acc~17_combout ;
wire \u_dsa_system|u_controller|x_acc~18_combout ;
wire \u_dsa_system|u_controller|Add1~54 ;
wire \u_dsa_system|u_controller|Add1~49_sumout ;
wire \u_dsa_system|u_controller|Add0~49_sumout ;
wire \u_dsa_system|u_controller|x_acc~15_combout ;
wire \u_dsa_system|u_controller|x_acc~16_combout ;
wire \u_dsa_system|u_controller|Add1~50 ;
wire \u_dsa_system|u_controller|Add1~45_sumout ;
wire \u_dsa_system|u_controller|Add0~45_sumout ;
wire \u_dsa_system|u_controller|x_acc~13_combout ;
wire \u_dsa_system|u_controller|x_acc~14_combout ;
wire \u_dsa_system|u_controller|Add1~46 ;
wire \u_dsa_system|u_controller|Add1~41_sumout ;
wire \u_dsa_system|u_controller|Add0~41_sumout ;
wire \u_dsa_system|u_controller|x_acc~11_combout ;
wire \u_dsa_system|u_controller|x_acc~12_combout ;
wire \u_dsa_system|u_controller|Add1~42 ;
wire \u_dsa_system|u_controller|Add1~37_sumout ;
wire \u_dsa_system|u_controller|Add0~37_sumout ;
wire \u_dsa_system|u_controller|x_acc~9_combout ;
wire \u_dsa_system|u_controller|x_acc~10_combout ;
wire \u_dsa_system|u_controller|x_acc[7]~DUPLICATE_q ;
wire \u_dsa_system|u_controller|Add1~38 ;
wire \u_dsa_system|u_controller|Add1~21_sumout ;
wire \u_dsa_system|u_controller|next_x~7_combout ;
wire \u_dsa_system|u_controller|x_acc~5_combout ;
wire \u_dsa_system|u_controller|Add0~22 ;
wire \u_dsa_system|u_controller|Add0~17_sumout ;
wire \u_dsa_system|u_controller|Add1~17_sumout ;
wire \u_dsa_system|u_controller|next_x~0_combout ;
wire \u_dsa_system|u_controller|x_acc~4_combout ;
wire \u_dsa_system|u_controller|Add0~18 ;
wire \u_dsa_system|u_controller|Add0~13_sumout ;
wire \u_dsa_system|u_controller|next_x~6_combout ;
wire \u_dsa_system|u_controller|x_acc~0_combout ;
wire \u_dsa_system|u_controller|Add1~14 ;
wire \u_dsa_system|u_controller|Add1~9_sumout ;
wire \u_dsa_system|u_controller|next_x~2_combout ;
wire \u_dsa_system|u_controller|x_acc~3_combout ;
wire \u_dsa_system|u_controller|Add1~10 ;
wire \u_dsa_system|u_controller|Add1~5_sumout ;
wire \u_dsa_system|u_controller|next_x~1_combout ;
wire \u_dsa_system|u_controller|LessThan0~18_combout ;
wire \u_dsa_system|u_controller|LessThan0~19_combout ;
wire \u_dsa_system|u_controller|next_x~8_combout ;
wire \u_dsa_system|u_controller|x_acc~8_combout ;
wire \u_dsa_system|u_controller|Add0~34 ;
wire \u_dsa_system|u_controller|Add0~29_sumout ;
wire \u_instruction_handler|img_width[6]~_Duplicate_1_q ;
wire \u_dsa_system|u_controller|LessThan0~9_combout ;
wire \u_dsa_system|u_controller|LessThan0~11_combout ;
wire \u_dsa_system|u_controller|x_acc~7_combout ;
wire \u_dsa_system|u_controller|Add1~29_sumout ;
wire \u_dsa_system|u_controller|next_x~3_combout ;
wire \u_dsa_system|u_controller|LessThan0~12_combout ;
wire \u_dsa_system|u_controller|LessThan0~16_combout ;
wire \u_dsa_system|u_controller|x_acc~1_combout ;
wire \u_dsa_system|u_controller|Add1~26 ;
wire \u_dsa_system|u_controller|Add1~1_sumout ;
wire \u_dsa_system|u_controller|Add0~26 ;
wire \u_dsa_system|u_controller|Add0~1_sumout ;
wire \u_dsa_system|u_controller|next_x~4_combout ;
wire \u_dsa_system|u_controller|LessThan0~17_combout ;
wire \u_dsa_system|u_controller|Selector36~3_combout ;
wire \u_dsa_system|u_controller|state.CALC_ADDR~q ;
wire \u_dsa_system|u_controller|Selector44~1_combout ;
wire \u_dsa_system|u_controller|Selector44~2_combout ;
wire \u_dsa_system|u_controller|state.PAUSED~q ;
wire \u_dsa_system|u_controller|WideOr4~0_combout ;
wire \u_dsa_system|u_controller|Selector37~0_combout ;
wire \u_dsa_system|u_controller|state.READ_R0~q ;
wire \u_dsa_system|u_controller|state.WAIT_R0~q ;
wire \u_dsa_system|u_controller|state.READ_R1~q ;
wire \u_dsa_system|u_controller|state.WAIT_R1~q ;
wire \u_dsa_system|u_controller|state.TRIGGER_CALC~q ;
wire \u_dsa_system|u_controller|o_seq_start~0_combout ;
wire \u_dsa_system|u_seq_core|u_stage1|o_valid~q ;
wire \u_dsa_system|u_seq_core|u_stage2|o_valid~feeder_combout ;
wire \u_dsa_system|u_seq_core|u_stage2|o_valid~q ;
wire \u_dsa_system|u_seq_core|u_stage3|o_valid~q ;
wire \u_dsa_system|u_controller|Selector35~1_combout ;
wire \u_dsa_system|u_controller|state.WRITE_RES~q ;
wire \u_dsa_system|u_controller|state.UPDATE_ACC~q ;
wire \u_dsa_system|u_controller|LessThan0~0_combout ;
wire \u_dsa_system|u_controller|LessThan0~1_combout ;
wire \u_dsa_system|u_controller|LessThan0~13_combout ;
wire \u_dsa_system|u_controller|LessThan0~14_combout ;
wire \u_dsa_system|u_controller|LessThan0~15_combout ;
wire \u_dsa_system|u_controller|Selector18~0_combout ;
wire \u_dsa_system|u_controller|Add2~65_sumout ;
wire \u_dsa_system|u_controller|Add2~66 ;
wire \u_dsa_system|u_controller|Add2~61_sumout ;
wire \u_dsa_system|u_controller|Add2~62 ;
wire \u_dsa_system|u_controller|Add2~57_sumout ;
wire \u_dsa_system|u_controller|Add2~58 ;
wire \u_dsa_system|u_controller|Add2~53_sumout ;
wire \u_dsa_system|u_controller|Add2~54 ;
wire \u_dsa_system|u_controller|Add2~49_sumout ;
wire \u_dsa_system|u_controller|Add2~50 ;
wire \u_dsa_system|u_controller|Add2~45_sumout ;
wire \u_dsa_system|u_controller|Add2~46 ;
wire \u_dsa_system|u_controller|Add2~41_sumout ;
wire \u_dsa_system|u_controller|Add2~42 ;
wire \u_dsa_system|u_controller|Add2~37_sumout ;
wire \u_dsa_system|u_controller|Add2~38 ;
wire \u_dsa_system|u_controller|Add2~21_sumout ;
wire \u_dsa_system|u_controller|Add2~22 ;
wire \u_dsa_system|u_controller|Add2~17_sumout ;
wire \u_dsa_system|u_controller|Add2~18 ;
wire \u_dsa_system|u_controller|Add2~13_sumout ;
wire \u_dsa_system|u_controller|Add2~14 ;
wire \u_dsa_system|u_controller|Add2~9_sumout ;
wire \u_dsa_system|u_controller|Add2~10 ;
wire \u_dsa_system|u_controller|Add2~5_sumout ;
wire \u_dsa_system|u_controller|Add2~6 ;
wire \u_dsa_system|u_controller|Add2~33_sumout ;
wire \u_dsa_system|u_controller|Add2~34 ;
wire \u_dsa_system|u_controller|Add2~29_sumout ;
wire \u_dsa_system|u_controller|Add2~30 ;
wire \u_dsa_system|u_controller|Add2~25_sumout ;
wire \u_dsa_system|u_controller|Add2~26 ;
wire \u_dsa_system|u_controller|Add2~1_sumout ;
wire \u_dsa_system|u_controller|LessThan1~2_combout ;
wire \u_instruction_handler|img_height[1]~feeder_combout ;
wire \u_dsa_system|u_controller|LessThan1~4_combout ;
wire \u_dsa_system|u_controller|LessThan1~0_combout ;
wire \u_dsa_system|u_controller|LessThan1~1_combout ;
wire \u_dsa_system|u_controller|LessThan1~3_combout ;
wire \u_dsa_system|u_controller|Selector46~0_combout ;
wire \u_dsa_system|u_controller|state.DONE~q ;
wire \u_dsa_system|u_controller|o_busy~0_combout ;
wire \u_dsa_system|u_controller|x_int[8]~0_combout ;
wire \u_dsa_system|u_controller|y_int[0]~_Duplicate_1_q ;
wire \u_dsa_system|u_controller|y_int[1]~_Duplicate_2_q ;
wire \u_dsa_system|u_controller|Add4~1_sumout ;
wire \u_dsa_system|u_controller|y_int[2]~_Duplicate_2_q ;
wire \u_dsa_system|u_controller|Add4~2 ;
wire \u_dsa_system|u_controller|Add4~5_sumout ;
wire \u_dsa_system|u_controller|y_int[3]~_Duplicate_2_q ;
wire \u_dsa_system|u_controller|Add4~6 ;
wire \u_dsa_system|u_controller|Add4~9_sumout ;
wire \u_dsa_system|u_controller|y_int[4]~_Duplicate_2_q ;
wire \u_dsa_system|u_controller|Add4~10 ;
wire \u_dsa_system|u_controller|Add4~13_sumout ;
wire \u_dsa_system|u_controller|y_acc[13]~DUPLICATE_q ;
wire \u_dsa_system|u_controller|y_int[5]~_Duplicate_2_q ;
wire \u_dsa_system|u_controller|Add4~14 ;
wire \u_dsa_system|u_controller|Add4~17_sumout ;
wire \u_dsa_system|u_controller|y_int[6]~_Duplicate_2_q ;
wire \u_dsa_system|u_controller|Add4~18 ;
wire \u_dsa_system|u_controller|Add4~21_sumout ;
wire \u_dsa_system|u_controller|y_int[7]~_Duplicate_2_q ;
wire \u_dsa_system|u_controller|Add4~22 ;
wire \u_dsa_system|u_controller|Add4~25_sumout ;
wire \u_dsa_system|u_controller|y_int[8]~_Duplicate_2_q ;
wire \u_dsa_system|u_controller|Add4~26 ;
wire \u_dsa_system|u_controller|Add4~29_sumout ;
wire \u_dsa_system|u_controller|Add4~30 ;
wire \u_dsa_system|u_controller|Add4~33_sumout ;
wire \u_dsa_system|u_controller|x_int[0]~feeder_combout ;
wire \u_dsa_system|u_controller|x_int[3]~feeder_combout ;
wire \u_dsa_system|u_controller|x_int[4]~feeder_combout ;
wire \u_dsa_system|u_controller|x_int[6]~feeder_combout ;
wire \u_dsa_system|u_controller|Mult1~338 ;
wire \u_instruction_handler|img_width[0]~_Duplicate_1DUPLICATE_q ;
wire \u_instruction_handler|img_width[2]~_Duplicate_1DUPLICATE_q ;
wire \u_dsa_system|u_controller|Mult0~25 ;
wire \u_dsa_system|u_controller|Mult0~24 ;
wire \u_dsa_system|u_controller|Mult0~23 ;
wire \u_dsa_system|u_controller|Mult0~22 ;
wire \u_dsa_system|u_controller|Mult0~21 ;
wire \u_dsa_system|u_controller|Mult0~20 ;
wire \u_dsa_system|u_controller|Mult0~19 ;
wire \u_dsa_system|u_controller|Mult0~18 ;
wire \u_dsa_system|u_controller|Mult0~17 ;
wire \u_dsa_system|u_controller|Mult0~16 ;
wire \u_dsa_system|u_controller|Mult0~15 ;
wire \u_dsa_system|u_controller|Mult0~14 ;
wire \u_dsa_system|u_controller|Mult0~13 ;
wire \u_dsa_system|u_controller|Mult0~12 ;
wire \u_dsa_system|u_controller|Mult0~11 ;
wire \u_dsa_system|u_controller|Mult0~10 ;
wire \u_dsa_system|u_controller|Mult0~9 ;
wire \u_dsa_system|u_controller|Mult0~8_resulta ;
wire \u_dsa_system|u_controller|Add3~70_cout ;
wire \u_dsa_system|u_controller|Add3~66_cout ;
wire \u_dsa_system|u_controller|Add3~2 ;
wire \u_dsa_system|u_controller|Add3~6 ;
wire \u_dsa_system|u_controller|Add3~10 ;
wire \u_dsa_system|u_controller|Add3~14 ;
wire \u_dsa_system|u_controller|Add3~18 ;
wire \u_dsa_system|u_controller|Add3~22 ;
wire \u_dsa_system|u_controller|Add3~26 ;
wire \u_dsa_system|u_controller|Add3~30 ;
wire \u_dsa_system|u_controller|Add3~34 ;
wire \u_dsa_system|u_controller|Add3~38 ;
wire \u_dsa_system|u_controller|Add3~42 ;
wire \u_dsa_system|u_controller|Add3~46 ;
wire \u_dsa_system|u_controller|Add3~50 ;
wire \u_dsa_system|u_controller|Add3~54 ;
wire \u_dsa_system|u_controller|Add3~58 ;
wire \u_dsa_system|u_controller|Add3~61_sumout ;
wire \o_mem_addr[15]~33_combout ;
wire \u_dsa_system|u_controller|state.WRITE_RES~DUPLICATE_q ;
wire \SW[0]~input_o ;
wire \u_instruction_handler|read_addr_counter[15]~0_combout ;
wire \u_instruction_handler|img_reciver|Add1~1_sumout ;
wire \u_instruction_handler|img_reciver|Add1~2 ;
wire \u_instruction_handler|img_reciver|Add1~5_sumout ;
wire \u_instruction_handler|img_reciver|o_mem_addr[4]~DUPLICATE_q ;
wire \u_instruction_handler|img_reciver|Add1~6 ;
wire \u_instruction_handler|img_reciver|Add1~9_sumout ;
wire \u_instruction_handler|img_reciver|Add1~10 ;
wire \u_instruction_handler|img_reciver|Add1~13_sumout ;
wire \u_instruction_handler|img_reciver|Add1~14 ;
wire \u_instruction_handler|img_reciver|Add1~17_sumout ;
wire \u_instruction_handler|img_reciver|Add1~18 ;
wire \u_instruction_handler|img_reciver|Add1~21_sumout ;
wire \u_instruction_handler|img_reciver|Add1~22 ;
wire \u_instruction_handler|img_reciver|Add1~25_sumout ;
wire \u_instruction_handler|img_reciver|Add1~26 ;
wire \u_instruction_handler|img_reciver|Add1~29_sumout ;
wire \u_instruction_handler|img_reciver|Add1~30 ;
wire \u_instruction_handler|img_reciver|Add1~33_sumout ;
wire \u_instruction_handler|img_reciver|o_mem_addr[11]~DUPLICATE_q ;
wire \u_instruction_handler|img_reciver|Add1~34 ;
wire \u_instruction_handler|img_reciver|Add1~37_sumout ;
wire \u_instruction_handler|img_reciver|Add1~38 ;
wire \u_instruction_handler|img_reciver|Add1~41_sumout ;
wire \u_instruction_handler|img_reciver|Add1~42 ;
wire \u_instruction_handler|img_reciver|Add1~45_sumout ;
wire \u_instruction_handler|img_reciver|Add1~46 ;
wire \u_instruction_handler|img_reciver|Add1~49_sumout ;
wire \u_address_controller|Add0~77_sumout ;
wire \KEY[1]~input_o ;
wire \u_address_controller|key_inc_sync1~0_combout ;
wire \u_address_controller|key_inc_sync1~q ;
wire \u_address_controller|key_inc_sync2~q ;
wire \u_address_controller|debounce_cnt_inc[2]~1_combout ;
wire \u_address_controller|Add0~78 ;
wire \u_address_controller|Add0~73_sumout ;
wire \u_address_controller|Add0~74 ;
wire \u_address_controller|Add0~69_sumout ;
wire \u_address_controller|Add0~70 ;
wire \u_address_controller|Add0~65_sumout ;
wire \u_address_controller|Add0~66 ;
wire \u_address_controller|Add0~61_sumout ;
wire \u_address_controller|Add0~62 ;
wire \u_address_controller|Add0~33_sumout ;
wire \u_address_controller|Add0~34 ;
wire \u_address_controller|Add0~37_sumout ;
wire \u_address_controller|Add0~38 ;
wire \u_address_controller|Add0~41_sumout ;
wire \u_address_controller|Add0~42 ;
wire \u_address_controller|Add0~29_sumout ;
wire \u_address_controller|Add0~30 ;
wire \u_address_controller|Add0~13_sumout ;
wire \u_address_controller|Add0~14 ;
wire \u_address_controller|Add0~17_sumout ;
wire \u_address_controller|Add0~18 ;
wire \u_address_controller|Add0~21_sumout ;
wire \u_address_controller|debounce_cnt_inc[11]~DUPLICATE_q ;
wire \u_address_controller|debounce_cnt_inc[7]~DUPLICATE_q ;
wire \u_address_controller|LessThan0~0_combout ;
wire \u_address_controller|Add0~22 ;
wire \u_address_controller|Add0~25_sumout ;
wire \u_address_controller|LessThan0~1_combout ;
wire \u_address_controller|Add0~26 ;
wire \u_address_controller|Add0~9_sumout ;
wire \u_address_controller|Add0~10 ;
wire \u_address_controller|Add0~5_sumout ;
wire \u_address_controller|Add0~6 ;
wire \u_address_controller|Add0~45_sumout ;
wire \u_address_controller|debounce_cnt_inc[15]~DUPLICATE_q ;
wire \u_address_controller|Add0~46 ;
wire \u_address_controller|Add0~49_sumout ;
wire \u_address_controller|Add0~50 ;
wire \u_address_controller|Add0~53_sumout ;
wire \u_address_controller|Add0~54 ;
wire \u_address_controller|Add0~57_sumout ;
wire \u_address_controller|Add0~58 ;
wire \u_address_controller|Add0~1_sumout ;
wire \u_address_controller|debounce_cnt_inc[13]~DUPLICATE_q ;
wire \u_address_controller|debounce_cnt_inc[16]~DUPLICATE_q ;
wire \u_address_controller|LessThan0~2_combout ;
wire \u_address_controller|debounce_cnt_inc[2]~0_combout ;
wire \u_address_controller|key_inc_stable~0_combout ;
wire \u_address_controller|key_inc_stable~q ;
wire \u_address_controller|key_inc_prev~feeder_combout ;
wire \u_address_controller|key_inc_prev~DUPLICATE_q ;
wire \u_address_controller|key_inc_prev~q ;
wire \u_address_controller|Add2~1_sumout ;
wire \u_address_controller|Add1~77_sumout ;
wire \KEY[3]~input_o ;
wire \u_address_controller|key_dec_sync1~0_combout ;
wire \u_address_controller|key_dec_sync1~q ;
wire \u_address_controller|key_dec_sync2~q ;
wire \u_address_controller|key_dec_stable~q ;
wire \u_address_controller|debounce_cnt_dec[2]~1_combout ;
wire \u_address_controller|Add1~78 ;
wire \u_address_controller|Add1~73_sumout ;
wire \u_address_controller|Add1~74 ;
wire \u_address_controller|Add1~69_sumout ;
wire \u_address_controller|Add1~70 ;
wire \u_address_controller|Add1~65_sumout ;
wire \u_address_controller|Add1~66 ;
wire \u_address_controller|Add1~61_sumout ;
wire \u_address_controller|Add1~62 ;
wire \u_address_controller|Add1~33_sumout ;
wire \u_address_controller|Add1~34 ;
wire \u_address_controller|Add1~37_sumout ;
wire \u_address_controller|Add1~38 ;
wire \u_address_controller|Add1~41_sumout ;
wire \u_address_controller|Add1~42 ;
wire \u_address_controller|Add1~29_sumout ;
wire \u_address_controller|Add1~30 ;
wire \u_address_controller|Add1~13_sumout ;
wire \u_address_controller|Add1~14 ;
wire \u_address_controller|Add1~17_sumout ;
wire \u_address_controller|Add1~18 ;
wire \u_address_controller|Add1~21_sumout ;
wire \u_address_controller|Add1~22 ;
wire \u_address_controller|Add1~25_sumout ;
wire \u_address_controller|Add1~26 ;
wire \u_address_controller|Add1~9_sumout ;
wire \u_address_controller|Add1~10 ;
wire \u_address_controller|Add1~5_sumout ;
wire \u_address_controller|Add1~6 ;
wire \u_address_controller|Add1~45_sumout ;
wire \u_address_controller|Add1~46 ;
wire \u_address_controller|Add1~49_sumout ;
wire \u_address_controller|Add1~50 ;
wire \u_address_controller|Add1~53_sumout ;
wire \u_address_controller|Add1~54 ;
wire \u_address_controller|Add1~57_sumout ;
wire \u_address_controller|LessThan1~2_combout ;
wire \u_address_controller|LessThan1~0_combout ;
wire \u_address_controller|LessThan1~1_combout ;
wire \u_address_controller|Add1~58 ;
wire \u_address_controller|Add1~1_sumout ;
wire \u_address_controller|debounce_cnt_dec[2]~0_combout ;
wire \u_address_controller|key_dec_stable~0_combout ;
wire \u_address_controller|key_dec_stable~DUPLICATE_q ;
wire \u_address_controller|key_dec_prev~q ;
wire \u_address_controller|address~0_combout ;
wire \u_address_controller|Add2~2 ;
wire \u_address_controller|Add2~5_sumout ;
wire \u_address_controller|Add2~6 ;
wire \u_address_controller|Add2~9_sumout ;
wire \u_address_controller|Add2~10 ;
wire \u_address_controller|Add2~13_sumout ;
wire \u_address_controller|Add2~14 ;
wire \u_address_controller|Add2~17_sumout ;
wire \u_address_controller|Add2~18 ;
wire \u_address_controller|Add2~21_sumout ;
wire \u_address_controller|Add2~22 ;
wire \u_address_controller|Add2~25_sumout ;
wire \u_address_controller|Add2~26 ;
wire \u_address_controller|Add2~29_sumout ;
wire \u_address_controller|Add2~30 ;
wire \u_address_controller|Add2~33_sumout ;
wire \u_address_controller|Add2~34 ;
wire \u_address_controller|Add2~37_sumout ;
wire \u_address_controller|Add2~38 ;
wire \u_address_controller|Add2~41_sumout ;
wire \u_address_controller|Add2~42 ;
wire \u_address_controller|Add2~45_sumout ;
wire \u_address_controller|Add2~46 ;
wire \u_address_controller|Add2~49_sumout ;
wire \u_address_controller|Add2~50 ;
wire \u_address_controller|Add2~53_sumout ;
wire \o_mem_addr[15]~32_combout ;
wire \u_dsa_system|u_controller|Mult2~23 ;
wire \u_dsa_system|u_controller|Mult2~22 ;
wire \u_dsa_system|u_controller|Mult2~21 ;
wire \u_dsa_system|u_controller|Mult2~20 ;
wire \u_dsa_system|u_controller|Mult2~19 ;
wire \u_dsa_system|u_controller|Mult2~18 ;
wire \u_dsa_system|u_controller|Mult2~17 ;
wire \u_dsa_system|u_controller|Mult2~16 ;
wire \u_dsa_system|u_controller|Mult2~15 ;
wire \u_dsa_system|u_controller|Mult2~14 ;
wire \u_dsa_system|u_controller|Mult2~13 ;
wire \u_dsa_system|u_controller|Mult2~12 ;
wire \u_dsa_system|u_controller|Mult2~11 ;
wire \u_dsa_system|u_controller|Mult2~10 ;
wire \u_dsa_system|u_controller|Mult2~9 ;
wire \u_dsa_system|u_controller|Mult2~8_resulta ;
wire \u_dsa_system|u_controller|Add6~70_cout ;
wire \u_dsa_system|u_controller|Add6~58_cout ;
wire \u_dsa_system|u_controller|Add6~2 ;
wire \u_dsa_system|u_controller|Add6~6 ;
wire \u_dsa_system|u_controller|Add6~10 ;
wire \u_dsa_system|u_controller|Add6~14 ;
wire \u_dsa_system|u_controller|Add6~18 ;
wire \u_dsa_system|u_controller|Add6~22 ;
wire \u_dsa_system|u_controller|Add6~26 ;
wire \u_dsa_system|u_controller|Add6~30 ;
wire \u_dsa_system|u_controller|Add6~34 ;
wire \u_dsa_system|u_controller|Add6~38 ;
wire \u_dsa_system|u_controller|Add6~42 ;
wire \u_dsa_system|u_controller|Add6~46 ;
wire \u_dsa_system|u_controller|Add6~50 ;
wire \u_dsa_system|u_controller|Add6~54 ;
wire \u_dsa_system|u_controller|Add6~62 ;
wire \u_dsa_system|u_controller|Add6~65_sumout ;
wire \u_dsa_system|u_controller|Add6~61_sumout ;
wire \u_dsa_system|u_controller|Add7~2 ;
wire \u_dsa_system|u_controller|Add7~5_sumout ;
wire \o_mem_addr[15]~34_combout ;
wire \o_mem_we~0_combout ;
wire \u_dsa_system|u_controller|y_acc[3]~DUPLICATE_q ;
wire \u_dsa_system|u_controller|y_acc[5]~DUPLICATE_q ;
wire \u_dsa_system|u_controller|y_acc[7]~DUPLICATE_q ;
wire \u_dsa_system|u_controller|row1_data[8]~0_combout ;
wire \u_dsa_system|u_controller|x_acc[0]~DUPLICATE_q ;
wire \u_vjtag_interface|data_out[8]~DUPLICATE_q ;
wire \u_dsa_system|u_seq_core|u_stage1|o_wy_q[0]~_Duplicate_5_q ;
wire \u_dsa_system|u_seq_core|u_stage1|o_wy_q[1]~_Duplicate_5_q ;
wire \u_dsa_system|u_seq_core|u_stage2|Add0~1_sumout ;
wire \u_dsa_system|u_seq_core|u_stage1|o_wy_q[2]~_Duplicate_5_q ;
wire \u_dsa_system|u_seq_core|u_stage2|Add0~2 ;
wire \u_dsa_system|u_seq_core|u_stage2|Add0~5_sumout ;
wire \u_dsa_system|u_seq_core|u_stage1|o_wy_q[3]~_Duplicate_5_q ;
wire \u_dsa_system|u_seq_core|u_stage2|Add0~6 ;
wire \u_dsa_system|u_seq_core|u_stage2|Add0~9_sumout ;
wire \u_dsa_system|u_seq_core|u_stage1|o_wy_q[4]~_Duplicate_5_q ;
wire \u_dsa_system|u_seq_core|u_stage2|Add0~10 ;
wire \u_dsa_system|u_seq_core|u_stage2|Add0~13_sumout ;
wire \u_dsa_system|u_seq_core|u_stage1|o_wy_q[5]~_Duplicate_5_q ;
wire \u_dsa_system|u_seq_core|u_stage2|Add0~14 ;
wire \u_dsa_system|u_seq_core|u_stage2|Add0~17_sumout ;
wire \u_dsa_system|u_seq_core|u_stage1|o_wy_q[6]~_Duplicate_5_q ;
wire \u_dsa_system|u_seq_core|u_stage2|Add0~18 ;
wire \u_dsa_system|u_seq_core|u_stage2|Add0~21_sumout ;
wire \u_dsa_system|u_seq_core|u_stage1|o_wy_q[7]~_Duplicate_5_q ;
wire \u_dsa_system|u_seq_core|u_stage2|Add0~22 ;
wire \u_dsa_system|u_seq_core|u_stage2|Add0~25_sumout ;
wire \u_dsa_system|u_seq_core|u_stage2|Add0~26 ;
wire \u_dsa_system|u_seq_core|u_stage2|Add0~29_sumout ;
wire \u_dsa_system|u_seq_core|u_stage2|Add0~30 ;
wire \u_dsa_system|u_seq_core|u_stage2|Add0~33_sumout ;
wire \u_dsa_system|u_seq_core|u_stage2|Add0~34 ;
wire \u_dsa_system|u_seq_core|u_stage2|Add0~37_sumout ;
wire \u_dsa_system|u_seq_core|u_stage1|Add0~1_sumout ;
wire \u_dsa_system|u_seq_core|u_stage1|Add0~2 ;
wire \u_dsa_system|u_seq_core|u_stage1|Add0~5_sumout ;
wire \u_dsa_system|u_seq_core|u_stage1|Add0~6 ;
wire \u_dsa_system|u_seq_core|u_stage1|Add0~9_sumout ;
wire \u_dsa_system|u_seq_core|u_stage1|Add0~10 ;
wire \u_dsa_system|u_seq_core|u_stage1|Add0~13_sumout ;
wire \u_dsa_system|u_seq_core|u_stage1|Add0~14 ;
wire \u_dsa_system|u_seq_core|u_stage1|Add0~17_sumout ;
wire \u_dsa_system|u_seq_core|u_stage1|Add0~18 ;
wire \u_dsa_system|u_seq_core|u_stage1|Add0~21_sumout ;
wire \u_dsa_system|u_seq_core|u_stage1|Add0~22 ;
wire \u_dsa_system|u_seq_core|u_stage1|Add0~25_sumout ;
wire \u_dsa_system|u_seq_core|u_stage1|Add0~26 ;
wire \u_dsa_system|u_seq_core|u_stage1|Add0~29_sumout ;
wire \u_dsa_system|u_seq_core|u_stage1|Add0~30 ;
wire \u_dsa_system|u_seq_core|u_stage1|Add0~33_sumout ;
wire \u_dsa_system|u_seq_core|u_stage1|Add0~34 ;
wire \u_dsa_system|u_seq_core|u_stage1|Add0~37_sumout ;
wire \u_dsa_system|u_seq_core|u_stage1|Add0~38 ;
wire \u_dsa_system|u_seq_core|u_stage1|Add0~41_sumout ;
wire \u_dsa_system|u_controller|row1_data[16]~feeder_combout ;
wire \u_dsa_system|u_controller|row0_data[8]~0_combout ;
wire \u_dsa_system|u_controller|row1_data[8]~_Duplicate_1feeder_combout ;
wire \u_dsa_system|u_controller|row1_data[8]~_Duplicate_1_q ;
wire \u_dsa_system|u_controller|row1_data[9]~_Duplicate_1feeder_combout ;
wire \u_dsa_system|u_controller|row1_data[9]~_Duplicate_1_q ;
wire \u_dsa_system|u_controller|row1_data[11]~_Duplicate_1feeder_combout ;
wire \u_dsa_system|u_controller|row1_data[11]~_Duplicate_1_q ;
wire \u_dsa_system|u_controller|row0_data[0]~_Duplicate_1feeder_combout ;
wire \u_dsa_system|u_controller|row0_data[0]~_Duplicate_1_q ;
wire \u_dsa_system|u_controller|row0_data[1]~_Duplicate_1feeder_combout ;
wire \u_dsa_system|u_controller|row0_data[1]~_Duplicate_1_q ;
wire \u_dsa_system|u_controller|row0_data[8]~_Duplicate_1_q ;
wire \u_dsa_system|u_controller|row0_data[9]~_Duplicate_1feeder_combout ;
wire \u_dsa_system|u_controller|row0_data[9]~_Duplicate_1_q ;
wire \u_dsa_system|u_controller|row0_data[10]~_Duplicate_1feeder_combout ;
wire \u_dsa_system|u_controller|row0_data[10]~_Duplicate_1_q ;
wire \u_dsa_system|u_controller|row0_data[11]~_Duplicate_1_q ;
wire \u_dsa_system|u_controller|row0_data[12]~_Duplicate_1_q ;
wire \u_dsa_system|u_controller|row0_data[3]~_Duplicate_1_q ;
wire \u_dsa_system|u_controller|row0_data[4]~_Duplicate_1_q ;
wire \u_dsa_system|u_controller|row1_data[13]~_Duplicate_1feeder_combout ;
wire \u_dsa_system|u_controller|row1_data[13]~_Duplicate_1_q ;
wire \u_dsa_system|u_controller|row1_data[14]~_Duplicate_1feeder_combout ;
wire \u_dsa_system|u_controller|row1_data[14]~_Duplicate_1_q ;
wire \u_dsa_system|u_controller|row1_data[15]~_Duplicate_1feeder_combout ;
wire \u_dsa_system|u_controller|row1_data[15]~_Duplicate_1_q ;
wire \u_dsa_system|u_controller|row1_data[0]~_Duplicate_1feeder_combout ;
wire \u_dsa_system|u_controller|row1_data[0]~_Duplicate_1_q ;
wire \u_dsa_system|u_controller|row1_data[1]~_Duplicate_1_q ;
wire \u_dsa_system|u_controller|row1_data[2]~_Duplicate_1feeder_combout ;
wire \u_dsa_system|u_controller|row1_data[2]~_Duplicate_1_q ;
wire \u_dsa_system|u_controller|row1_data[3]~_Duplicate_1feeder_combout ;
wire \u_dsa_system|u_controller|row1_data[3]~_Duplicate_1_q ;
wire \u_dsa_system|u_controller|row1_data[4]~_Duplicate_1feeder_combout ;
wire \u_dsa_system|u_controller|row1_data[4]~_Duplicate_1_q ;
wire \u_dsa_system|u_controller|row1_data[5]~_Duplicate_1_q ;
wire \u_dsa_system|u_controller|row0_data[14]~_Duplicate_1_q ;
wire \u_dsa_system|u_controller|row0_data[15]~_Duplicate_1_q ;
wire \u_dsa_system|u_controller|row0_data[6]~_Duplicate_1_q ;
wire \u_dsa_system|u_controller|row1_data[7]~_Duplicate_1feeder_combout ;
wire \u_dsa_system|u_controller|row1_data[7]~_Duplicate_1_q ;
wire \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add2~2 ;
wire \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add2~5_sumout ;
wire \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add2~6 ;
wire \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add2~9_sumout ;
wire \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add2~10 ;
wire \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add2~13_sumout ;
wire \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add2~14 ;
wire \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add2~17_sumout ;
wire \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add2~18 ;
wire \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add2~21_sumout ;
wire \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add2~22 ;
wire \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add2~25_sumout ;
wire \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add2~26 ;
wire \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add2~29_sumout ;
wire \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add2~30 ;
wire \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add2~33_sumout ;
wire \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add2~34 ;
wire \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add2~37_sumout ;
wire \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add2~38 ;
wire \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add2~41_sumout ;
wire \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add2~42 ;
wire \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add2~45_sumout ;
wire \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add2~46 ;
wire \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add2~49_sumout ;
wire \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add2~50 ;
wire \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add2~53_sumout ;
wire \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add2~54 ;
wire \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add2~57_sumout ;
wire \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add2~58 ;
wire \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add2~61_sumout ;
wire \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add1~2 ;
wire \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add1~6 ;
wire \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add1~10 ;
wire \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add1~14 ;
wire \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add1~17_sumout ;
wire \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add1~18 ;
wire \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add1~21_sumout ;
wire \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add1~22 ;
wire \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add1~25_sumout ;
wire \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add1~26 ;
wire \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add1~29_sumout ;
wire \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add1~30 ;
wire \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add1~33_sumout ;
wire \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add1~34 ;
wire \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add1~37_sumout ;
wire \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add1~38 ;
wire \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add1~41_sumout ;
wire \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add1~42 ;
wire \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add1~45_sumout ;
wire \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add1~46 ;
wire \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add1~49_sumout ;
wire \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add1~50 ;
wire \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add1~53_sumout ;
wire \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add1~54 ;
wire \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add1~57_sumout ;
wire \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add1~58 ;
wire \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add1~61_sumout ;
wire \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Add1~62_cout ;
wire \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Add1~54_cout ;
wire \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Add1~46_cout ;
wire \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Add1~38_cout ;
wire \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Add1~30_cout ;
wire \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Add1~22_cout ;
wire \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Add1~14_cout ;
wire \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Add1~6_cout ;
wire \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Add1~2 ;
wire \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Add1~10 ;
wire \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Add1~18 ;
wire \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Add1~26 ;
wire \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Add1~34 ;
wire \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Add1~42 ;
wire \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Add1~50 ;
wire \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Add1~57_sumout ;
wire \o_mem_wdata[7]~7_combout ;
wire \u_dsa_system|u_controller|WideNor0~combout ;
wire \o_mem_addr[1]~0_combout ;
wire \u_dsa_system|u_controller|Add6~13_sumout ;
wire \u_dsa_system|u_controller|Add3~13_sumout ;
wire \u_dsa_system|u_controller|Mult1~326 ;
wire \o_mem_addr[3]~8_combout ;
wire \o_mem_addr[14]~5_combout ;
wire \o_mem_addr[3]~9_combout ;
wire \u_dsa_system|u_controller|Mult1~327 ;
wire \u_dsa_system|u_controller|Add3~17_sumout ;
wire \u_dsa_system|u_controller|Add6~17_sumout ;
wire \o_mem_addr[4]~10_combout ;
wire \o_mem_addr[4]~11_combout ;
wire \u_dsa_system|u_controller|Add3~21_sumout ;
wire \u_dsa_system|u_controller|Add6~21_sumout ;
wire \u_dsa_system|u_controller|Mult1~328 ;
wire \o_mem_addr[5]~12_combout ;
wire \o_mem_addr[5]~13_combout ;
wire \u_dsa_system|u_controller|Mult1~329 ;
wire \u_dsa_system|u_controller|Add6~25_sumout ;
wire \u_dsa_system|u_controller|Add3~25_sumout ;
wire \o_mem_addr[6]~14_combout ;
wire \o_mem_addr[6]~15_combout ;
wire \u_dsa_system|u_controller|Add6~29_sumout ;
wire \u_dsa_system|u_controller|Mult1~330 ;
wire \u_dsa_system|u_controller|Add3~29_sumout ;
wire \o_mem_addr[7]~16_combout ;
wire \o_mem_addr[7]~17_combout ;
wire \u_dsa_system|u_controller|Add6~33_sumout ;
wire \u_dsa_system|u_controller|Add3~33_sumout ;
wire \u_dsa_system|u_controller|Mult1~331 ;
wire \o_mem_addr[8]~18_combout ;
wire \u_instruction_handler|img_reciver|o_mem_addr[8]~DUPLICATE_q ;
wire \o_mem_addr[8]~19_combout ;
wire \u_dsa_system|u_controller|Mult1~332 ;
wire \u_dsa_system|u_controller|Add3~37_sumout ;
wire \u_dsa_system|u_controller|Add6~37_sumout ;
wire \o_mem_addr[9]~20_combout ;
wire \o_mem_addr[9]~21_combout ;
wire \u_instruction_handler|img_reciver|o_mem_addr[10]~DUPLICATE_q ;
wire \u_dsa_system|u_controller|Add3~41_sumout ;
wire \u_dsa_system|u_controller|Mult1~333 ;
wire \u_dsa_system|u_controller|Add6~41_sumout ;
wire \o_mem_addr[10]~22_combout ;
wire \o_mem_addr[10]~23_combout ;
wire \u_dsa_system|u_controller|Mult1~334 ;
wire \u_dsa_system|u_controller|Add3~45_sumout ;
wire \u_dsa_system|u_controller|Add6~45_sumout ;
wire \o_mem_addr[11]~24_combout ;
wire \o_mem_addr[11]~25_combout ;
wire \u_dsa_system|u_controller|Add6~49_sumout ;
wire \u_dsa_system|u_controller|Add3~49_sumout ;
wire \u_dsa_system|u_controller|Mult1~335 ;
wire \o_mem_addr[12]~26_combout ;
wire \o_mem_addr[12]~27_combout ;
wire \u_dsa_system|u_controller|Mult1~336 ;
wire \u_dsa_system|u_controller|Add6~53_sumout ;
wire \u_dsa_system|u_controller|Add3~53_sumout ;
wire \o_mem_addr[13]~28_combout ;
wire \o_mem_addr[13]~29_combout ;
wire \u_dsa_system|u_controller|Add3~57_sumout ;
wire \u_dsa_system|u_controller|Add7~1_sumout ;
wire \u_dsa_system|u_controller|Mult1~337 ;
wire \o_mem_addr[14]~30_combout ;
wire \u_instruction_handler|img_reciver|o_mem_addr[14]~DUPLICATE_q ;
wire \o_mem_addr[14]~31_combout ;
wire \o_mem_byte_en[3]~0_combout ;
wire \o_mem_byte_en[0]~1_combout ;
wire \o_mem_byte_en[0]~2_combout ;
wire \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a7~portadataout ;
wire \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a39~portadataout ;
wire \u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout ;
wire \u_dsa_system|u_controller|row0_data[7]~_Duplicate_1feeder_combout ;
wire \u_dsa_system|u_controller|row0_data[7]~_Duplicate_1_q ;
wire \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add1~13_sumout ;
wire \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Add1~49_sumout ;
wire \o_mem_wdata[6]~6_combout ;
wire \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a38~portadataout ;
wire \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a6~portadataout ;
wire \u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout ;
wire \u_dsa_system|u_controller|row1_data[6]~_Duplicate_1feeder_combout ;
wire \u_dsa_system|u_controller|row1_data[6]~_Duplicate_1_q ;
wire \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add2~1_sumout ;
wire \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Add1~41_sumout ;
wire \o_mem_wdata[5]~5_combout ;
wire \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a5~portadataout ;
wire \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a37~portadataout ;
wire \u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout ;
wire \u_dsa_system|u_controller|row0_data[5]~_Duplicate_1_q ;
wire \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add1~9_sumout ;
wire \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Add1~33_sumout ;
wire \o_mem_wdata[4]~4_combout ;
wire \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a4~portadataout ;
wire \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a36~portadataout ;
wire \u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout ;
wire \u_dsa_system|u_seq_core|u_stage1|Add2~2 ;
wire \u_dsa_system|u_seq_core|u_stage1|Add2~6 ;
wire \u_dsa_system|u_seq_core|u_stage1|Add2~10 ;
wire \u_dsa_system|u_seq_core|u_stage1|Add2~14 ;
wire \u_dsa_system|u_seq_core|u_stage1|Add2~18 ;
wire \u_dsa_system|u_seq_core|u_stage1|Add2~22 ;
wire \u_dsa_system|u_seq_core|u_stage1|Add2~25_sumout ;
wire \u_dsa_system|u_seq_core|u_stage1|Add2~26 ;
wire \u_dsa_system|u_seq_core|u_stage1|Add2~29_sumout ;
wire \u_dsa_system|u_seq_core|u_stage1|Add2~30 ;
wire \u_dsa_system|u_seq_core|u_stage1|Add2~33_sumout ;
wire \u_dsa_system|u_seq_core|u_stage1|Add2~34 ;
wire \u_dsa_system|u_seq_core|u_stage1|Add2~37_sumout ;
wire \u_dsa_system|u_seq_core|u_stage1|Add2~38 ;
wire \u_dsa_system|u_seq_core|u_stage1|Add2~41_sumout ;
wire \u_dsa_system|u_seq_core|u_stage1|Add2~42 ;
wire \u_dsa_system|u_seq_core|u_stage1|Add2~45_sumout ;
wire \u_dsa_system|u_seq_core|u_stage1|Add2~46 ;
wire \u_dsa_system|u_seq_core|u_stage1|Add2~49_sumout ;
wire \u_dsa_system|u_seq_core|u_stage1|Add2~50 ;
wire \u_dsa_system|u_seq_core|u_stage1|Add2~53_sumout ;
wire \u_dsa_system|u_seq_core|u_stage1|Add2~54 ;
wire \u_dsa_system|u_seq_core|u_stage1|Add2~57_sumout ;
wire \u_dsa_system|u_seq_core|u_stage1|Add2~58 ;
wire \u_dsa_system|u_seq_core|u_stage1|Add2~61_sumout ;
wire \u_dsa_system|u_seq_core|u_stage1|Add1~2 ;
wire \u_dsa_system|u_seq_core|u_stage1|Add1~5_sumout ;
wire \u_dsa_system|u_seq_core|u_stage1|Add1~6 ;
wire \u_dsa_system|u_seq_core|u_stage1|Add1~9_sumout ;
wire \u_dsa_system|u_seq_core|u_stage1|Add1~10 ;
wire \u_dsa_system|u_seq_core|u_stage1|Add1~13_sumout ;
wire \u_dsa_system|u_seq_core|u_stage1|Add1~14 ;
wire \u_dsa_system|u_seq_core|u_stage1|Add1~17_sumout ;
wire \u_dsa_system|u_seq_core|u_stage1|Add1~18 ;
wire \u_dsa_system|u_seq_core|u_stage1|Add1~21_sumout ;
wire \u_dsa_system|u_seq_core|u_stage1|Add1~22 ;
wire \u_dsa_system|u_seq_core|u_stage1|Add1~25_sumout ;
wire \u_dsa_system|u_seq_core|u_stage1|Add1~26 ;
wire \u_dsa_system|u_seq_core|u_stage1|Add1~29_sumout ;
wire \u_dsa_system|u_seq_core|u_stage1|Add1~30 ;
wire \u_dsa_system|u_seq_core|u_stage1|Add1~33_sumout ;
wire \u_dsa_system|u_seq_core|u_stage1|Add1~34 ;
wire \u_dsa_system|u_seq_core|u_stage1|Add1~37_sumout ;
wire \u_dsa_system|u_seq_core|u_stage1|Add1~38 ;
wire \u_dsa_system|u_seq_core|u_stage1|Add1~41_sumout ;
wire \u_dsa_system|u_seq_core|u_stage1|Add1~42 ;
wire \u_dsa_system|u_seq_core|u_stage1|Add1~45_sumout ;
wire \u_dsa_system|u_seq_core|u_stage1|Add1~46 ;
wire \u_dsa_system|u_seq_core|u_stage1|Add1~49_sumout ;
wire \u_dsa_system|u_seq_core|u_stage1|Add1~50 ;
wire \u_dsa_system|u_seq_core|u_stage1|Add1~53_sumout ;
wire \u_dsa_system|u_seq_core|u_stage1|Add1~54 ;
wire \u_dsa_system|u_seq_core|u_stage1|Add1~57_sumout ;
wire \u_dsa_system|u_seq_core|u_stage1|Add1~58 ;
wire \u_dsa_system|u_seq_core|u_stage1|Add1~61_sumout ;
wire \u_dsa_system|u_seq_core|u_stage2|Add1~62_cout ;
wire \u_dsa_system|u_seq_core|u_stage2|Add1~54_cout ;
wire \u_dsa_system|u_seq_core|u_stage2|Add1~46_cout ;
wire \u_dsa_system|u_seq_core|u_stage2|Add1~38_cout ;
wire \u_dsa_system|u_seq_core|u_stage2|Add1~30_cout ;
wire \u_dsa_system|u_seq_core|u_stage2|Add1~22_cout ;
wire \u_dsa_system|u_seq_core|u_stage2|Add1~14_cout ;
wire \u_dsa_system|u_seq_core|u_stage2|Add1~6_cout ;
wire \u_dsa_system|u_seq_core|u_stage2|Add1~2 ;
wire \u_dsa_system|u_seq_core|u_stage2|Add1~10 ;
wire \u_dsa_system|u_seq_core|u_stage2|Add1~18 ;
wire \u_dsa_system|u_seq_core|u_stage2|Add1~26 ;
wire \u_dsa_system|u_seq_core|u_stage2|Add1~34 ;
wire \u_dsa_system|u_seq_core|u_stage2|Add1~42 ;
wire \u_dsa_system|u_seq_core|u_stage2|Add1~50 ;
wire \u_dsa_system|u_seq_core|u_stage2|Add1~57_sumout ;
wire \u_dsa_system|u_controller|row0_data[27]~feeder_combout ;
wire \u_dsa_system|u_controller|row0_data[28]~feeder_combout ;
wire \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add1~2 ;
wire \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add1~6 ;
wire \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add1~10 ;
wire \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add1~14 ;
wire \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add1~17_sumout ;
wire \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add1~18 ;
wire \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add1~21_sumout ;
wire \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add1~22 ;
wire \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add1~25_sumout ;
wire \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add1~26 ;
wire \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add1~29_sumout ;
wire \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add1~30 ;
wire \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add1~33_sumout ;
wire \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add1~34 ;
wire \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add1~37_sumout ;
wire \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add1~38 ;
wire \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add1~41_sumout ;
wire \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add1~42 ;
wire \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add1~45_sumout ;
wire \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add1~46 ;
wire \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add1~49_sumout ;
wire \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add1~50 ;
wire \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add1~53_sumout ;
wire \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add1~54 ;
wire \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add1~57_sumout ;
wire \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add1~58 ;
wire \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add1~61_sumout ;
wire \u_dsa_system|u_controller|row1_data[29]~feeder_combout ;
wire \u_dsa_system|u_controller|row1_data[30]~feeder_combout ;
wire \u_dsa_system|u_controller|row1_data[31]~feeder_combout ;
wire \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add2~2 ;
wire \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add2~6 ;
wire \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add2~10 ;
wire \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add2~13_sumout ;
wire \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add2~14 ;
wire \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add2~17_sumout ;
wire \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add2~18 ;
wire \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add2~21_sumout ;
wire \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add2~22 ;
wire \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add2~25_sumout ;
wire \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add2~26 ;
wire \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add2~29_sumout ;
wire \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add2~30 ;
wire \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add2~33_sumout ;
wire \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add2~34 ;
wire \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add2~37_sumout ;
wire \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add2~38 ;
wire \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add2~41_sumout ;
wire \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add2~42 ;
wire \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add2~45_sumout ;
wire \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add2~46 ;
wire \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add2~49_sumout ;
wire \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add2~50 ;
wire \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add2~53_sumout ;
wire \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add2~54 ;
wire \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add2~57_sumout ;
wire \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add2~58 ;
wire \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add2~61_sumout ;
wire \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Add1~62_cout ;
wire \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Add1~58_cout ;
wire \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Add1~54_cout ;
wire \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Add1~50_cout ;
wire \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Add1~46_cout ;
wire \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Add1~42_cout ;
wire \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Add1~38_cout ;
wire \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Add1~6_cout ;
wire \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Add1~2 ;
wire \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Add1~10 ;
wire \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Add1~14 ;
wire \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Add1~18 ;
wire \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Add1~22 ;
wire \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Add1~26 ;
wire \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Add1~30 ;
wire \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Add1~33_sumout ;
wire \o_mem_wdata[31]~31_combout ;
wire \o_mem_byte_en[3]~7_combout ;
wire \u_instruction_handler|img_reciver|Equal0~13_combout ;
wire \o_mem_byte_en[3]~8_combout ;
wire \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a63~portadataout ;
wire \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a31~portadataout ;
wire \u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w31_n0_mux_dataout~0_combout ;
wire \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add1~13_sumout ;
wire \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Add1~29_sumout ;
wire \o_mem_wdata[30]~30_combout ;
wire \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a62~portadataout ;
wire \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a30~portadataout ;
wire \u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w30_n0_mux_dataout~0_combout ;
wire \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add1~9_sumout ;
wire \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Add1~25_sumout ;
wire \o_mem_wdata[29]~29_combout ;
wire \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a29~portadataout ;
wire \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a61~portadataout ;
wire \u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w29_n0_mux_dataout~0_combout ;
wire \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add1~5_sumout ;
wire \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Add1~21_sumout ;
wire \o_mem_wdata[28]~28_combout ;
wire \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a60~portadataout ;
wire \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a28~portadataout ;
wire \u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w28_n0_mux_dataout~0_combout ;
wire \u_dsa_system|u_controller|row1_data[28]~feeder_combout ;
wire \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add2~9_sumout ;
wire \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Add1~17_sumout ;
wire \o_mem_wdata[27]~27_combout ;
wire \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a27~portadataout ;
wire \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a59~portadataout ;
wire \u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w27_n0_mux_dataout~0_combout ;
wire \u_dsa_system|u_controller|row1_data[27]~feeder_combout ;
wire \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add2~5_sumout ;
wire \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Add1~13_sumout ;
wire \o_mem_wdata[26]~26_combout ;
wire \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a58~portadataout ;
wire \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a26~portadataout ;
wire \u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w26_n0_mux_dataout~0_combout ;
wire \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add1~1_sumout ;
wire \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Add1~9_sumout ;
wire \o_mem_wdata[25]~25_combout ;
wire \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a57~portadataout ;
wire \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a25~portadataout ;
wire \u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w25_n0_mux_dataout~0_combout ;
wire \u_dsa_system|u_controller|row1_data[25]~feeder_combout ;
wire \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add2~1_sumout ;
wire \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Add1~1_sumout ;
wire \o_mem_wdata[24]~24_combout ;
wire \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a24~portadataout ;
wire \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a56~portadataout ;
wire \u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w24_n0_mux_dataout~0_combout ;
wire \u_dsa_system|u_controller|row0_data[17]~feeder_combout ;
wire \u_dsa_system|u_controller|row0_data[18]~feeder_combout ;
wire \u_dsa_system|u_controller|row1_data[20]~feeder_combout ;
wire \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add1~2 ;
wire \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add1~6 ;
wire \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add1~10 ;
wire \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add1~14 ;
wire \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add1~17_sumout ;
wire \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add1~18 ;
wire \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add1~21_sumout ;
wire \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add1~22 ;
wire \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add1~25_sumout ;
wire \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add1~26 ;
wire \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add1~29_sumout ;
wire \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add1~30 ;
wire \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add1~33_sumout ;
wire \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add1~34 ;
wire \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add1~37_sumout ;
wire \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add1~38 ;
wire \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add1~41_sumout ;
wire \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add1~42 ;
wire \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add1~45_sumout ;
wire \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add1~46 ;
wire \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add1~49_sumout ;
wire \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add1~50 ;
wire \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add1~53_sumout ;
wire \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add1~54 ;
wire \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add1~57_sumout ;
wire \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add1~58 ;
wire \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add1~61_sumout ;
wire \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add2~2 ;
wire \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add2~6 ;
wire \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add2~9_sumout ;
wire \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add2~10 ;
wire \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add2~13_sumout ;
wire \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add2~14 ;
wire \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add2~17_sumout ;
wire \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add2~18 ;
wire \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add2~21_sumout ;
wire \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add2~22 ;
wire \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add2~25_sumout ;
wire \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add2~26 ;
wire \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add2~29_sumout ;
wire \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add2~30 ;
wire \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add2~33_sumout ;
wire \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add2~34 ;
wire \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add2~37_sumout ;
wire \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add2~38 ;
wire \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add2~41_sumout ;
wire \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add2~42 ;
wire \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add2~45_sumout ;
wire \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add2~46 ;
wire \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add2~49_sumout ;
wire \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add2~50 ;
wire \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add2~53_sumout ;
wire \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add2~54 ;
wire \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add2~57_sumout ;
wire \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add2~58 ;
wire \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add2~61_sumout ;
wire \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Add1~62_cout ;
wire \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Add1~58_cout ;
wire \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Add1~54_cout ;
wire \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Add1~50_cout ;
wire \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Add1~46_cout ;
wire \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Add1~42_cout ;
wire \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Add1~38_cout ;
wire \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Add1~6_cout ;
wire \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Add1~2 ;
wire \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Add1~10 ;
wire \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Add1~14 ;
wire \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Add1~18 ;
wire \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Add1~22 ;
wire \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Add1~26 ;
wire \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Add1~30 ;
wire \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Add1~33_sumout ;
wire \o_mem_wdata[23]~23_combout ;
wire \o_mem_byte_en[2]~5_combout ;
wire \o_mem_byte_en[2]~6_combout ;
wire \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a23~portadataout ;
wire \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a55~portadataout ;
wire \u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w23_n0_mux_dataout~0_combout ;
wire \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add2~5_sumout ;
wire \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Add1~29_sumout ;
wire \o_mem_wdata[22]~22_combout ;
wire \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a54~portadataout ;
wire \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a22~portadataout ;
wire \u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w22_n0_mux_dataout~0_combout ;
wire \u_dsa_system|u_controller|row0_data[22]~feeder_combout ;
wire \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add1~13_sumout ;
wire \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Add1~25_sumout ;
wire \o_mem_wdata[21]~21_combout ;
wire \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a53~portadataout ;
wire \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a21~portadataout ;
wire \u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w21_n0_mux_dataout~0_combout ;
wire \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add1~9_sumout ;
wire \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Add1~21_sumout ;
wire \o_mem_wdata[20]~20_combout ;
wire \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a20~portadataout ;
wire \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a52~portadataout ;
wire \u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w20_n0_mux_dataout~0_combout ;
wire \u_dsa_system|u_controller|row0_data[20]~feeder_combout ;
wire \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add1~5_sumout ;
wire \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Add1~17_sumout ;
wire \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage3|o_pixel_out[3]~feeder_combout ;
wire \o_mem_wdata[19]~19_combout ;
wire \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a51~portadataout ;
wire \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a19~portadataout ;
wire \u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w19_n0_mux_dataout~0_combout ;
wire \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add1~1_sumout ;
wire \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Add1~13_sumout ;
wire \o_mem_wdata[18]~18_combout ;
wire \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a18~portadataout ;
wire \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a50~portadataout ;
wire \u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w18_n0_mux_dataout~0_combout ;
wire \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add2~2 ;
wire \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add2~6 ;
wire \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add2~9_sumout ;
wire \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add2~10 ;
wire \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add2~13_sumout ;
wire \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add2~14 ;
wire \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add2~17_sumout ;
wire \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add2~18 ;
wire \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add2~21_sumout ;
wire \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add2~22 ;
wire \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add2~25_sumout ;
wire \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add2~26 ;
wire \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add2~29_sumout ;
wire \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add2~30 ;
wire \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add2~33_sumout ;
wire \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add2~34 ;
wire \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add2~37_sumout ;
wire \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add2~38 ;
wire \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add2~41_sumout ;
wire \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add2~42 ;
wire \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add2~45_sumout ;
wire \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add2~46 ;
wire \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add2~49_sumout ;
wire \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add2~50 ;
wire \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add2~53_sumout ;
wire \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add2~54 ;
wire \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add2~57_sumout ;
wire \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add2~58 ;
wire \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add2~61_sumout ;
wire \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add1~2 ;
wire \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add1~5_sumout ;
wire \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add1~6 ;
wire \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add1~9_sumout ;
wire \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add1~10 ;
wire \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add1~13_sumout ;
wire \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add1~14 ;
wire \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add1~17_sumout ;
wire \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add1~18 ;
wire \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add1~21_sumout ;
wire \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add1~22 ;
wire \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add1~25_sumout ;
wire \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add1~26 ;
wire \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add1~29_sumout ;
wire \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add1~30 ;
wire \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add1~33_sumout ;
wire \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add1~34 ;
wire \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add1~37_sumout ;
wire \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add1~38 ;
wire \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add1~41_sumout ;
wire \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add1~42 ;
wire \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add1~45_sumout ;
wire \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add1~46 ;
wire \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add1~49_sumout ;
wire \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add1~50 ;
wire \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add1~53_sumout ;
wire \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add1~54 ;
wire \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add1~57_sumout ;
wire \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add1~58 ;
wire \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add1~61_sumout ;
wire \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Add1~62_cout ;
wire \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Add1~58_cout ;
wire \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Add1~54_cout ;
wire \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Add1~50_cout ;
wire \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Add1~46_cout ;
wire \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Add1~42_cout ;
wire \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Add1~38_cout ;
wire \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Add1~34_cout ;
wire \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Add1~2 ;
wire \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Add1~6 ;
wire \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Add1~10 ;
wire \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Add1~14 ;
wire \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Add1~18 ;
wire \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Add1~22 ;
wire \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Add1~26 ;
wire \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Add1~29_sumout ;
wire \o_mem_wdata[15]~15_combout ;
wire \o_mem_byte_en[1]~3_combout ;
wire \o_mem_byte_en[1]~4_combout ;
wire \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a15~portadataout ;
wire \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a47~portadataout ;
wire \u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w15_n0_mux_dataout~0_combout ;
wire \u_dsa_system|u_seq_core|u_stage1|Add2~21_sumout ;
wire \u_dsa_system|u_seq_core|u_stage2|Add1~25_sumout ;
wire \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Add1~25_sumout ;
wire \o_mem_wdata[3]~3_combout ;
wire \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a35~portadataout ;
wire \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a3~portadataout ;
wire \u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout ;
wire \u_dsa_system|u_seq_core|u_stage1|Add2~17_sumout ;
wire \u_dsa_system|u_seq_core|u_stage2|Add1~49_sumout ;
wire \u_dsa_system|u_seq_core|u_stage3|o_pixel_out[6]~feeder_combout ;
wire \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Add1~25_sumout ;
wire \o_mem_wdata[14]~14_combout ;
wire \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a46~portadataout ;
wire \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a14~portadataout ;
wire \u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w14_n0_mux_dataout~0_combout ;
wire \u_dsa_system|u_seq_core|u_stage1|Add2~13_sumout ;
wire \u_dsa_system|u_seq_core|u_stage2|Add1~41_sumout ;
wire \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Add1~21_sumout ;
wire \o_mem_wdata[13]~13_combout ;
wire \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a45~portadataout ;
wire \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a13~portadataout ;
wire \u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w13_n0_mux_dataout~0_combout ;
wire \u_dsa_system|u_controller|row0_data[13]~_Duplicate_1_q ;
wire \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add1~5_sumout ;
wire \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Add1~17_sumout ;
wire \o_mem_wdata[2]~2_combout ;
wire \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a2~portadataout ;
wire \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a34~portadataout ;
wire \u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout ;
wire \u_dsa_system|u_controller|row0_data[2]~_Duplicate_1feeder_combout ;
wire \u_dsa_system|u_controller|row0_data[2]~_Duplicate_1_q ;
wire \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add1~1_sumout ;
wire \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Add1~9_sumout ;
wire \o_mem_wdata[1]~1_combout ;
wire \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a33~portadataout ;
wire \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a1~portadataout ;
wire \u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout ;
wire \u_dsa_system|u_seq_core|u_stage1|Add2~9_sumout ;
wire \u_dsa_system|u_seq_core|u_stage2|Add1~33_sumout ;
wire \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Add1~17_sumout ;
wire \o_mem_wdata[12]~12_combout ;
wire \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a44~portadataout ;
wire \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a12~portadataout ;
wire \u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w12_n0_mux_dataout~0_combout ;
wire \u_dsa_system|u_controller|row1_data[12]~_Duplicate_1feeder_combout ;
wire \u_dsa_system|u_controller|row1_data[12]~_Duplicate_1_q ;
wire \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add2~5_sumout ;
wire \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Add1~13_sumout ;
wire \o_mem_wdata[11]~11_combout ;
wire \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a11~portadataout ;
wire \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a43~portadataout ;
wire \u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w11_n0_mux_dataout~0_combout ;
wire \u_dsa_system|u_seq_core|u_stage1|Add2~5_sumout ;
wire \u_dsa_system|u_seq_core|u_stage2|Add1~17_sumout ;
wire \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Add1~9_sumout ;
wire \o_mem_wdata[10]~10_combout ;
wire \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a42~portadataout ;
wire \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a10~portadataout ;
wire \u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w10_n0_mux_dataout~0_combout ;
wire \u_dsa_system|u_controller|row1_data[10]~_Duplicate_1_q ;
wire \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add2~1_sumout ;
wire \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Add1~5_sumout ;
wire \u_vjtag_interface|data_out[9]~DUPLICATE_q ;
wire \o_mem_wdata[9]~9_combout ;
wire \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a9~portadataout ;
wire \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a41~portadataout ;
wire \u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w9_n0_mux_dataout~0_combout ;
wire \u_dsa_system|u_seq_core|u_stage1|Add1~1_sumout ;
wire \u_dsa_system|u_seq_core|u_stage2|Add1~9_sumout ;
wire \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Add1~9_sumout ;
wire \o_mem_wdata[17]~17_combout ;
wire \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a17~portadataout ;
wire \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a49~portadataout ;
wire \u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w17_n0_mux_dataout~0_combout ;
wire \u_dsa_system|u_controller|row1_data[17]~feeder_combout ;
wire \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add2~1_sumout ;
wire \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Add1~1_sumout ;
wire \o_mem_wdata[16]~16_combout ;
wire \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a48~portadataout ;
wire \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a16~portadataout ;
wire \u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w16_n0_mux_dataout~0_combout ;
wire \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add1~1_sumout ;
wire \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Add1~1_sumout ;
wire \o_mem_wdata[8]~8_combout ;
wire \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a40~portadataout ;
wire \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a8~portadataout ;
wire \u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w8_n0_mux_dataout~0_combout ;
wire \u_dsa_system|u_seq_core|u_stage1|Add2~1_sumout ;
wire \u_dsa_system|u_seq_core|u_stage2|Add1~1_sumout ;
wire \u_dsa_system|u_seq_core|u_stage3|o_pixel_out[0]~feeder_combout ;
wire \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Add1~1_sumout ;
wire \o_mem_wdata[0]~0_combout ;
wire \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a0~portadataout ;
wire \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a32~portadataout ;
wire \u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout ;
wire \u_vjtag_interface|DR2[0]~feeder_combout ;
wire \u_vjtag_interface|DR2[1]~feeder_combout ;
wire \u_vjtag_interface|DR2[2]~feeder_combout ;
wire \u_vjtag_interface|DR2[3]~feeder_combout ;
wire \u_vjtag_interface|DR2[4]~feeder_combout ;
wire \u_vjtag_interface|DR2[5]~feeder_combout ;
wire \u_vjtag_interface|DR2[6]~feeder_combout ;
wire \u_vjtag_interface|DR2[7]~feeder_combout ;
wire \u_vjtag_interface|DR2[8]~feeder_combout ;
wire \u_vjtag_interface|DR2[9]~feeder_combout ;
wire \u_vjtag_interface|DR2[10]~feeder_combout ;
wire \u_vjtag_interface|DR2[11]~feeder_combout ;
wire \u_vjtag_interface|DR2[12]~feeder_combout ;
wire \u_vjtag_interface|DR2[13]~feeder_combout ;
wire \u_vjtag_interface|DR2[14]~feeder_combout ;
wire \u_vjtag_interface|DR2[15]~feeder_combout ;
wire \u_vjtag_interface|DR2[16]~feeder_combout ;
wire \u_vjtag_interface|DR2[17]~feeder_combout ;
wire \u_vjtag_interface|DR2[18]~feeder_combout ;
wire \u_vjtag_interface|DR2[19]~feeder_combout ;
wire \u_vjtag_interface|DR2[20]~feeder_combout ;
wire \u_vjtag_interface|DR2[21]~feeder_combout ;
wire \u_vjtag_interface|DR2[22]~feeder_combout ;
wire \u_vjtag_interface|DR2[23]~feeder_combout ;
wire \u_vjtag_interface|DR2[24]~feeder_combout ;
wire \u_vjtag_interface|DR2[25]~feeder_combout ;
wire \u_vjtag_interface|DR2[26]~feeder_combout ;
wire \u_vjtag_interface|DR2[27]~feeder_combout ;
wire \u_vjtag_interface|DR2[28]~feeder_combout ;
wire \u_vjtag_interface|DR2[29]~feeder_combout ;
wire \u_vjtag_interface|DR2[30]~feeder_combout ;
wire \u_vjtag_interface|DR2[31]~feeder_combout ;
wire \u_vjtag_interface|DR2[0]~0_combout ;
wire \u_vjtag_interface|Selector0~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|Equal0~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1]~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~DUPLICATE_q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal7~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~DUPLICATE_q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~DUPLICATE_q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~q ;
wire \altera_internal_jtag~TCKUTAP ;
wire \u_instruction_handler|img_reciver|always2~3_combout ;
wire \u_dsa_system|u_controller|Add3~9_sumout ;
wire \u_dsa_system|u_controller|Mult1~325 ;
wire \u_dsa_system|u_controller|Add6~9_sumout ;
wire \o_mem_addr[2]~6_combout ;
wire \o_mem_addr[2]~7_combout ;
wire \o_mem_addr[1]~1_combout ;
wire \o_mem_addr[1]~2_combout ;
wire \u_dsa_system|u_controller|Mult1~323 ;
wire \u_dsa_system|u_controller|Add6~1_sumout ;
wire \u_dsa_system|u_controller|Add3~1_sumout ;
wire \o_mem_addr[0]~3_combout ;
wire \u_dsa_system|u_controller|Mult1~324 ;
wire \u_dsa_system|u_controller|Add6~5_sumout ;
wire \u_dsa_system|u_controller|Add3~5_sumout ;
wire \o_mem_addr[1]~4_combout ;
wire \u_bin2seven_seg0|WideOr6~0_combout ;
wire \u_bin2seven_seg0|WideOr5~0_combout ;
wire \u_bin2seven_seg0|WideOr4~0_combout ;
wire \u_bin2seven_seg0|WideOr3~0_combout ;
wire \u_bin2seven_seg0|WideOr2~0_combout ;
wire \u_bin2seven_seg0|WideOr1~0_combout ;
wire \u_bin2seven_seg0|WideOr0~0_combout ;
wire \u_bin2seven_seg1|WideOr6~0_combout ;
wire \u_bin2seven_seg1|WideOr5~0_combout ;
wire \u_bin2seven_seg1|WideOr4~0_combout ;
wire \u_bin2seven_seg1|WideOr3~0_combout ;
wire \u_bin2seven_seg1|WideOr2~0_combout ;
wire \u_bin2seven_seg1|WideOr1~0_combout ;
wire \u_bin2seven_seg1|WideOr0~0_combout ;
wire \u_bin2seven_seg2|WideOr6~0_combout ;
wire \u_bin2seven_seg2|WideOr5~0_combout ;
wire \u_bin2seven_seg2|WideOr4~0_combout ;
wire \u_bin2seven_seg2|WideOr3~0_combout ;
wire \u_bin2seven_seg2|WideOr2~0_combout ;
wire \u_bin2seven_seg2|WideOr1~0_combout ;
wire \u_bin2seven_seg2|WideOr0~0_combout ;
wire \u_bin2seven_seg3|WideOr6~0_combout ;
wire \u_bin2seven_seg3|WideOr5~0_combout ;
wire \u_bin2seven_seg3|WideOr4~0_combout ;
wire \u_bin2seven_seg3|WideOr3~0_combout ;
wire \u_bin2seven_seg3|WideOr2~0_combout ;
wire \u_bin2seven_seg3|WideOr1~0_combout ;
wire \u_bin2seven_seg3|WideOr0~0_combout ;
wire \u_bin2seven_seg4|WideOr6~0_combout ;
wire \u_bin2seven_seg4|WideOr5~0_combout ;
wire \u_bin2seven_seg4|WideOr4~0_combout ;
wire \u_bin2seven_seg4|WideOr3~0_combout ;
wire \u_bin2seven_seg4|WideOr2~0_combout ;
wire \u_bin2seven_seg4|WideOr1~0_combout ;
wire \u_bin2seven_seg4|WideOr0~0_combout ;
wire \u_bin2seven_seg5|WideOr6~0_combout ;
wire \u_bin2seven_seg5|WideOr5~0_combout ;
wire \u_bin2seven_seg5|WideOr4~0_combout ;
wire \u_bin2seven_seg5|WideOr3~0_combout ;
wire \u_bin2seven_seg5|WideOr2~0_combout ;
wire \u_bin2seven_seg5|WideOr1~0_combout ;
wire \u_bin2seven_seg5|WideOr0~0_combout ;
wire \u_dsa_system|u_controller|Selector0~0_combout ;
wire \u_dsa_system|u_controller|o_done~q ;
wire \u_instruction_handler|write_done~0_combout ;
wire \u_instruction_handler|debug_signal~1_combout ;
wire \u_instruction_handler|debug_signal~q ;
wire \SW[3]~input_o ;
wire \altera_internal_jtag~TDO ;
wire [31:0] \u_instruction_handler|img_data_counter ;
wire [31:0] \u_dsa_system|u_seq_core|u_stage1|mul2_x ;
wire [31:0] \u_dsa_system|u_seq_core|u_stage2|mul2_y ;
wire [15:0] \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|o_p_final_q ;
wire [19:0] \u_address_controller|debounce_cnt_dec ;
wire [31:0] \u_vjtag_interface|DR2 ;
wire [16:0] \u_dsa_system|u_controller|y_acc ;
wire [31:0] \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|mul1_y ;
wire [31:0] \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|mul2_y ;
wire [31:0] \u_instruction_handler|clk_counter ;
wire [16:0] \u_dsa_system|u_controller|x_acc ;
wire [31:0] \u_instruction_handler|img_data_lenght ;
wire [19:0] \u_address_controller|debounce_cnt_inc ;
wire [31:0] \u_dsa_system|u_seq_core|u_stage1|mul1_x ;
wire [31:0] \u_dsa_system|u_seq_core|u_stage2|mul1_y ;
wire [31:0] \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|mul3_x ;
wire [31:0] \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|mul2_y ;
wire [31:0] \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|mul2_x ;
wire [31:0] \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|mul1_y ;
wire [31:0] \u_dsa_system|u_seq_core|u_stage1|mul4_x ;
wire [31:0] \u_dsa_system|u_seq_core|u_stage1|mul3_x ;
wire [15:0] \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|o_p_final_q ;
wire [31:0] \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|mul3_x ;
wire [15:0] \u_address_controller|address ;
wire [31:0] \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|mul4_x ;
wire [31:0] \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|mul4_x ;
wire [31:0] \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|mul1_x ;
wire [31:0] \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|mul1_y ;
wire [15:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state ;
wire [31:0] \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|mul3_x ;
wire [31:0] \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|mul1_x ;
wire [31:0] \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|mul2_x ;
wire [4:0] \u_memory_interface|ram_inst|altsyncram_component|auto_generated|address_reg_a ;
wire [31:0] \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|mul1_x ;
wire [15:0] \u_instruction_handler|img_reciver|o_mem_addr ;
wire [31:0] \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|mul2_y ;
wire [31:0] \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|mul1_y ;
wire [31:0] \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|mul4_x ;
wire [3:0] \u_memory_interface|ram_inst|altsyncram_component|auto_generated|decode3|w_anode8379w ;
wire [7:0] \u_instruction_handler|scale_factor ;
wire [31:0] \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|mul3_x ;
wire [31:0] \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|mul2_x ;
wire [31:0] \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|mul1_x ;
wire [2:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt ;
wire [15:0] \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|o_p_final_q ;
wire [31:0] \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|mul2_y ;
wire [31:0] \u_vjtag_interface|data_out ;
wire [31:0] \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|mul4_x ;
wire [31:0] \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|mul2_x ;
wire [15:0] \u_instruction_handler|read_addr_counter ;
wire [8:0] \u_instruction_handler|img_height ;
wire [8:0] \u_dsa_system|u_controller|x_int ;
wire [31:0] \u_vjtag_interface|DR1 ;
wire [15:0] \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|o_p_final_q ;
wire [1:0] \u_instruction_handler|write_delay_counter ;
wire [89:0] \Div0|auto_generated|divider|divider|selnose ;
wire [3:0] \u_memory_interface|ram_inst|altsyncram_component|auto_generated|decode3|w_anode8396w ;
wire [15:0] \u_dsa_system|u_seq_core|u_stage2|o_p_final_q ;
wire [7:0] \u_dsa_system|u_seq_core|u_stage3|o_pixel_out ;
wire [7:0] \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage3|o_pixel_out ;
wire [7:0] \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage3|o_pixel_out ;
wire [31:0] \u_dsa_system|u_controller|row1_data ;
wire [7:0] \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage3|o_pixel_out ;
wire [31:0] \u_dsa_system|u_controller|row0_data ;
wire [7:0] \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage3|o_pixel_out ;
wire [24:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 ;
wire [4:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg ;
wire [3:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg ;
wire [3:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR ;
wire [3:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg ;
wire [2:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg ;
wire [9:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg ;
wire [4:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal ;
wire [3:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata ;
wire [4:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter ;
wire [3:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg ;

wire [63:0] \u_dsa_system|u_controller|Mult1~mac_RESULTA_bus ;
wire [63:0] \u_dsa_system|u_controller|Mult0~8_RESULTA_bus ;
wire [63:0] \u_dsa_system|u_controller|Mult2~8_RESULTA_bus ;
wire [63:0] \u_instruction_handler|Mult0~8_RESULTA_bus ;
wire [0:0] \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus ;
wire [0:0] \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus ;
wire [0:0] \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus ;
wire [0:0] \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus ;
wire [0:0] \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [63:0] \u_dsa_system|u_seq_core|u_stage2|Mult1~8_RESULTA_bus ;
wire [63:0] \u_dsa_system|u_seq_core|u_stage2|Mult0~8_RESULTA_bus ;
wire [63:0] \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Mult1~8_RESULTA_bus ;
wire [63:0] \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Mult0~8_RESULTA_bus ;
wire [0:0] \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus ;
wire [0:0] \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus ;
wire [0:0] \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus ;
wire [0:0] \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [63:0] \u_dsa_system|u_seq_core|u_stage1|Mult3~8_RESULTA_bus ;
wire [63:0] \u_dsa_system|u_seq_core|u_stage1|Mult2~8_RESULTA_bus ;
wire [63:0] \u_dsa_system|u_seq_core|u_stage1|Mult1~8_RESULTA_bus ;
wire [63:0] \u_dsa_system|u_seq_core|u_stage1|Mult0~8_RESULTA_bus ;
wire [63:0] \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult3~8_RESULTA_bus ;
wire [63:0] \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult2~8_RESULTA_bus ;
wire [63:0] \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult1~8_RESULTA_bus ;
wire [63:0] \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult0~8_RESULTA_bus ;
wire [0:0] \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus ;
wire [0:0] \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [0:0] \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus ;
wire [0:0] \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [0:0] \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus ;
wire [0:0] \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [0:0] \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus ;
wire [0:0] \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [0:0] \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus ;
wire [0:0] \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ;
wire [0:0] \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus ;
wire [0:0] \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [0:0] \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus ;
wire [0:0] \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ;
wire [0:0] \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus ;
wire [0:0] \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [0:0] \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a47_PORTADATAOUT_bus ;
wire [0:0] \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ;
wire [63:0] \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Mult1~8_RESULTA_bus ;
wire [63:0] \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Mult0~8_RESULTA_bus ;
wire [63:0] \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult3~8_RESULTA_bus ;
wire [63:0] \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult2~8_RESULTA_bus ;
wire [63:0] \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult1~8_RESULTA_bus ;
wire [63:0] \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult0~8_RESULTA_bus ;
wire [0:0] \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus ;
wire [0:0] \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ;
wire [0:0] \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus ;
wire [0:0] \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ;
wire [0:0] \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus ;
wire [0:0] \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ;
wire [0:0] \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus ;
wire [0:0] \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus ;
wire [0:0] \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus ;
wire [0:0] \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ;
wire [0:0] \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a53_PORTADATAOUT_bus ;
wire [0:0] \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus ;
wire [0:0] \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus ;
wire [0:0] \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ;
wire [0:0] \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a55_PORTADATAOUT_bus ;
wire [0:0] \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus ;
wire [63:0] \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Mult1~8_RESULTA_bus ;
wire [63:0] \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Mult0~8_RESULTA_bus ;
wire [63:0] \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult3~8_RESULTA_bus ;
wire [63:0] \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult2~8_RESULTA_bus ;
wire [63:0] \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult1~8_RESULTA_bus ;
wire [63:0] \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult0~8_RESULTA_bus ;
wire [0:0] \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus ;
wire [0:0] \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ;
wire [0:0] \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a57_PORTADATAOUT_bus ;
wire [0:0] \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus ;
wire [0:0] \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus ;
wire [0:0] \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus ;
wire [0:0] \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a59_PORTADATAOUT_bus ;
wire [0:0] \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus ;
wire [0:0] \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a60_PORTADATAOUT_bus ;
wire [0:0] \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus ;
wire [0:0] \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a61_PORTADATAOUT_bus ;
wire [0:0] \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus ;
wire [0:0] \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a62_PORTADATAOUT_bus ;
wire [0:0] \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus ;
wire [0:0] \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a63_PORTADATAOUT_bus ;
wire [0:0] \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus ;
wire [63:0] \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Mult1~8_RESULTA_bus ;
wire [63:0] \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Mult0~8_RESULTA_bus ;
wire [63:0] \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult3~8_RESULTA_bus ;
wire [63:0] \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult2~8_RESULTA_bus ;
wire [63:0] \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult1~8_RESULTA_bus ;
wire [63:0] \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult0~8_RESULTA_bus ;

assign \u_dsa_system|u_controller|Mult1~mac_resulta  = \u_dsa_system|u_controller|Mult1~mac_RESULTA_bus [0];
assign \u_dsa_system|u_controller|Mult1~322  = \u_dsa_system|u_controller|Mult1~mac_RESULTA_bus [1];
assign \u_dsa_system|u_controller|Mult1~323  = \u_dsa_system|u_controller|Mult1~mac_RESULTA_bus [2];
assign \u_dsa_system|u_controller|Mult1~324  = \u_dsa_system|u_controller|Mult1~mac_RESULTA_bus [3];
assign \u_dsa_system|u_controller|Mult1~325  = \u_dsa_system|u_controller|Mult1~mac_RESULTA_bus [4];
assign \u_dsa_system|u_controller|Mult1~326  = \u_dsa_system|u_controller|Mult1~mac_RESULTA_bus [5];
assign \u_dsa_system|u_controller|Mult1~327  = \u_dsa_system|u_controller|Mult1~mac_RESULTA_bus [6];
assign \u_dsa_system|u_controller|Mult1~328  = \u_dsa_system|u_controller|Mult1~mac_RESULTA_bus [7];
assign \u_dsa_system|u_controller|Mult1~329  = \u_dsa_system|u_controller|Mult1~mac_RESULTA_bus [8];
assign \u_dsa_system|u_controller|Mult1~330  = \u_dsa_system|u_controller|Mult1~mac_RESULTA_bus [9];
assign \u_dsa_system|u_controller|Mult1~331  = \u_dsa_system|u_controller|Mult1~mac_RESULTA_bus [10];
assign \u_dsa_system|u_controller|Mult1~332  = \u_dsa_system|u_controller|Mult1~mac_RESULTA_bus [11];
assign \u_dsa_system|u_controller|Mult1~333  = \u_dsa_system|u_controller|Mult1~mac_RESULTA_bus [12];
assign \u_dsa_system|u_controller|Mult1~334  = \u_dsa_system|u_controller|Mult1~mac_RESULTA_bus [13];
assign \u_dsa_system|u_controller|Mult1~335  = \u_dsa_system|u_controller|Mult1~mac_RESULTA_bus [14];
assign \u_dsa_system|u_controller|Mult1~336  = \u_dsa_system|u_controller|Mult1~mac_RESULTA_bus [15];
assign \u_dsa_system|u_controller|Mult1~337  = \u_dsa_system|u_controller|Mult1~mac_RESULTA_bus [16];
assign \u_dsa_system|u_controller|Mult1~338  = \u_dsa_system|u_controller|Mult1~mac_RESULTA_bus [17];
assign \u_dsa_system|u_controller|Mult1~339  = \u_dsa_system|u_controller|Mult1~mac_RESULTA_bus [18];
assign \u_dsa_system|u_controller|Mult1~8  = \u_dsa_system|u_controller|Mult1~mac_RESULTA_bus [19];
assign \u_dsa_system|u_controller|Mult1~9  = \u_dsa_system|u_controller|Mult1~mac_RESULTA_bus [20];
assign \u_dsa_system|u_controller|Mult1~10  = \u_dsa_system|u_controller|Mult1~mac_RESULTA_bus [21];
assign \u_dsa_system|u_controller|Mult1~11  = \u_dsa_system|u_controller|Mult1~mac_RESULTA_bus [22];
assign \u_dsa_system|u_controller|Mult1~12  = \u_dsa_system|u_controller|Mult1~mac_RESULTA_bus [23];
assign \u_dsa_system|u_controller|Mult1~13  = \u_dsa_system|u_controller|Mult1~mac_RESULTA_bus [24];
assign \u_dsa_system|u_controller|Mult1~14  = \u_dsa_system|u_controller|Mult1~mac_RESULTA_bus [25];
assign \u_dsa_system|u_controller|Mult1~15  = \u_dsa_system|u_controller|Mult1~mac_RESULTA_bus [26];
assign \u_dsa_system|u_controller|Mult1~16  = \u_dsa_system|u_controller|Mult1~mac_RESULTA_bus [27];
assign \u_dsa_system|u_controller|Mult1~17  = \u_dsa_system|u_controller|Mult1~mac_RESULTA_bus [28];
assign \u_dsa_system|u_controller|Mult1~18  = \u_dsa_system|u_controller|Mult1~mac_RESULTA_bus [29];
assign \u_dsa_system|u_controller|Mult1~19  = \u_dsa_system|u_controller|Mult1~mac_RESULTA_bus [30];
assign \u_dsa_system|u_controller|Mult1~20  = \u_dsa_system|u_controller|Mult1~mac_RESULTA_bus [31];
assign \u_dsa_system|u_controller|Mult1~21  = \u_dsa_system|u_controller|Mult1~mac_RESULTA_bus [32];
assign \u_dsa_system|u_controller|Mult1~22  = \u_dsa_system|u_controller|Mult1~mac_RESULTA_bus [33];
assign \u_dsa_system|u_controller|Mult1~23  = \u_dsa_system|u_controller|Mult1~mac_RESULTA_bus [34];
assign \u_dsa_system|u_controller|Mult1~24  = \u_dsa_system|u_controller|Mult1~mac_RESULTA_bus [35];
assign \u_dsa_system|u_controller|Mult1~25  = \u_dsa_system|u_controller|Mult1~mac_RESULTA_bus [36];
assign \u_dsa_system|u_controller|Mult1~26  = \u_dsa_system|u_controller|Mult1~mac_RESULTA_bus [37];
assign \u_dsa_system|u_controller|Mult1~27  = \u_dsa_system|u_controller|Mult1~mac_RESULTA_bus [38];
assign \u_dsa_system|u_controller|Mult1~28  = \u_dsa_system|u_controller|Mult1~mac_RESULTA_bus [39];
assign \u_dsa_system|u_controller|Mult1~29  = \u_dsa_system|u_controller|Mult1~mac_RESULTA_bus [40];
assign \u_dsa_system|u_controller|Mult1~30  = \u_dsa_system|u_controller|Mult1~mac_RESULTA_bus [41];
assign \u_dsa_system|u_controller|Mult1~31  = \u_dsa_system|u_controller|Mult1~mac_RESULTA_bus [42];
assign \u_dsa_system|u_controller|Mult1~32  = \u_dsa_system|u_controller|Mult1~mac_RESULTA_bus [43];
assign \u_dsa_system|u_controller|Mult1~33  = \u_dsa_system|u_controller|Mult1~mac_RESULTA_bus [44];
assign \u_dsa_system|u_controller|Mult1~34  = \u_dsa_system|u_controller|Mult1~mac_RESULTA_bus [45];
assign \u_dsa_system|u_controller|Mult1~35  = \u_dsa_system|u_controller|Mult1~mac_RESULTA_bus [46];
assign \u_dsa_system|u_controller|Mult1~36  = \u_dsa_system|u_controller|Mult1~mac_RESULTA_bus [47];
assign \u_dsa_system|u_controller|Mult1~37  = \u_dsa_system|u_controller|Mult1~mac_RESULTA_bus [48];
assign \u_dsa_system|u_controller|Mult1~38  = \u_dsa_system|u_controller|Mult1~mac_RESULTA_bus [49];
assign \u_dsa_system|u_controller|Mult1~39  = \u_dsa_system|u_controller|Mult1~mac_RESULTA_bus [50];
assign \u_dsa_system|u_controller|Mult1~40  = \u_dsa_system|u_controller|Mult1~mac_RESULTA_bus [51];
assign \u_dsa_system|u_controller|Mult1~41  = \u_dsa_system|u_controller|Mult1~mac_RESULTA_bus [52];
assign \u_dsa_system|u_controller|Mult1~42  = \u_dsa_system|u_controller|Mult1~mac_RESULTA_bus [53];
assign \u_dsa_system|u_controller|Mult1~43  = \u_dsa_system|u_controller|Mult1~mac_RESULTA_bus [54];
assign \u_dsa_system|u_controller|Mult1~44  = \u_dsa_system|u_controller|Mult1~mac_RESULTA_bus [55];
assign \u_dsa_system|u_controller|Mult1~45  = \u_dsa_system|u_controller|Mult1~mac_RESULTA_bus [56];
assign \u_dsa_system|u_controller|Mult1~46  = \u_dsa_system|u_controller|Mult1~mac_RESULTA_bus [57];
assign \u_dsa_system|u_controller|Mult1~47  = \u_dsa_system|u_controller|Mult1~mac_RESULTA_bus [58];
assign \u_dsa_system|u_controller|Mult1~48  = \u_dsa_system|u_controller|Mult1~mac_RESULTA_bus [59];
assign \u_dsa_system|u_controller|Mult1~49  = \u_dsa_system|u_controller|Mult1~mac_RESULTA_bus [60];
assign \u_dsa_system|u_controller|Mult1~50  = \u_dsa_system|u_controller|Mult1~mac_RESULTA_bus [61];
assign \u_dsa_system|u_controller|Mult1~51  = \u_dsa_system|u_controller|Mult1~mac_RESULTA_bus [62];
assign \u_dsa_system|u_controller|Mult1~52  = \u_dsa_system|u_controller|Mult1~mac_RESULTA_bus [63];

assign \u_dsa_system|u_controller|Mult0~8_resulta  = \u_dsa_system|u_controller|Mult0~8_RESULTA_bus [0];
assign \u_dsa_system|u_controller|Mult0~9  = \u_dsa_system|u_controller|Mult0~8_RESULTA_bus [1];
assign \u_dsa_system|u_controller|Mult0~10  = \u_dsa_system|u_controller|Mult0~8_RESULTA_bus [2];
assign \u_dsa_system|u_controller|Mult0~11  = \u_dsa_system|u_controller|Mult0~8_RESULTA_bus [3];
assign \u_dsa_system|u_controller|Mult0~12  = \u_dsa_system|u_controller|Mult0~8_RESULTA_bus [4];
assign \u_dsa_system|u_controller|Mult0~13  = \u_dsa_system|u_controller|Mult0~8_RESULTA_bus [5];
assign \u_dsa_system|u_controller|Mult0~14  = \u_dsa_system|u_controller|Mult0~8_RESULTA_bus [6];
assign \u_dsa_system|u_controller|Mult0~15  = \u_dsa_system|u_controller|Mult0~8_RESULTA_bus [7];
assign \u_dsa_system|u_controller|Mult0~16  = \u_dsa_system|u_controller|Mult0~8_RESULTA_bus [8];
assign \u_dsa_system|u_controller|Mult0~17  = \u_dsa_system|u_controller|Mult0~8_RESULTA_bus [9];
assign \u_dsa_system|u_controller|Mult0~18  = \u_dsa_system|u_controller|Mult0~8_RESULTA_bus [10];
assign \u_dsa_system|u_controller|Mult0~19  = \u_dsa_system|u_controller|Mult0~8_RESULTA_bus [11];
assign \u_dsa_system|u_controller|Mult0~20  = \u_dsa_system|u_controller|Mult0~8_RESULTA_bus [12];
assign \u_dsa_system|u_controller|Mult0~21  = \u_dsa_system|u_controller|Mult0~8_RESULTA_bus [13];
assign \u_dsa_system|u_controller|Mult0~22  = \u_dsa_system|u_controller|Mult0~8_RESULTA_bus [14];
assign \u_dsa_system|u_controller|Mult0~23  = \u_dsa_system|u_controller|Mult0~8_RESULTA_bus [15];
assign \u_dsa_system|u_controller|Mult0~24  = \u_dsa_system|u_controller|Mult0~8_RESULTA_bus [16];
assign \u_dsa_system|u_controller|Mult0~25  = \u_dsa_system|u_controller|Mult0~8_RESULTA_bus [17];
assign \u_dsa_system|u_controller|Mult0~26  = \u_dsa_system|u_controller|Mult0~8_RESULTA_bus [18];
assign \u_dsa_system|u_controller|Mult0~27  = \u_dsa_system|u_controller|Mult0~8_RESULTA_bus [19];
assign \u_dsa_system|u_controller|Mult0~28  = \u_dsa_system|u_controller|Mult0~8_RESULTA_bus [20];
assign \u_dsa_system|u_controller|Mult0~29  = \u_dsa_system|u_controller|Mult0~8_RESULTA_bus [21];
assign \u_dsa_system|u_controller|Mult0~30  = \u_dsa_system|u_controller|Mult0~8_RESULTA_bus [22];
assign \u_dsa_system|u_controller|Mult0~31  = \u_dsa_system|u_controller|Mult0~8_RESULTA_bus [23];
assign \u_dsa_system|u_controller|Mult0~32  = \u_dsa_system|u_controller|Mult0~8_RESULTA_bus [24];
assign \u_dsa_system|u_controller|Mult0~33  = \u_dsa_system|u_controller|Mult0~8_RESULTA_bus [25];
assign \u_dsa_system|u_controller|Mult0~34  = \u_dsa_system|u_controller|Mult0~8_RESULTA_bus [26];
assign \u_dsa_system|u_controller|Mult0~35  = \u_dsa_system|u_controller|Mult0~8_RESULTA_bus [27];
assign \u_dsa_system|u_controller|Mult0~36  = \u_dsa_system|u_controller|Mult0~8_RESULTA_bus [28];
assign \u_dsa_system|u_controller|Mult0~37  = \u_dsa_system|u_controller|Mult0~8_RESULTA_bus [29];
assign \u_dsa_system|u_controller|Mult0~38  = \u_dsa_system|u_controller|Mult0~8_RESULTA_bus [30];
assign \u_dsa_system|u_controller|Mult0~39  = \u_dsa_system|u_controller|Mult0~8_RESULTA_bus [31];
assign \u_dsa_system|u_controller|Mult0~40  = \u_dsa_system|u_controller|Mult0~8_RESULTA_bus [32];
assign \u_dsa_system|u_controller|Mult0~41  = \u_dsa_system|u_controller|Mult0~8_RESULTA_bus [33];
assign \u_dsa_system|u_controller|Mult0~42  = \u_dsa_system|u_controller|Mult0~8_RESULTA_bus [34];
assign \u_dsa_system|u_controller|Mult0~43  = \u_dsa_system|u_controller|Mult0~8_RESULTA_bus [35];
assign \u_dsa_system|u_controller|Mult0~44  = \u_dsa_system|u_controller|Mult0~8_RESULTA_bus [36];
assign \u_dsa_system|u_controller|Mult0~45  = \u_dsa_system|u_controller|Mult0~8_RESULTA_bus [37];
assign \u_dsa_system|u_controller|Mult0~46  = \u_dsa_system|u_controller|Mult0~8_RESULTA_bus [38];
assign \u_dsa_system|u_controller|Mult0~47  = \u_dsa_system|u_controller|Mult0~8_RESULTA_bus [39];
assign \u_dsa_system|u_controller|Mult0~48  = \u_dsa_system|u_controller|Mult0~8_RESULTA_bus [40];
assign \u_dsa_system|u_controller|Mult0~49  = \u_dsa_system|u_controller|Mult0~8_RESULTA_bus [41];
assign \u_dsa_system|u_controller|Mult0~50  = \u_dsa_system|u_controller|Mult0~8_RESULTA_bus [42];
assign \u_dsa_system|u_controller|Mult0~51  = \u_dsa_system|u_controller|Mult0~8_RESULTA_bus [43];
assign \u_dsa_system|u_controller|Mult0~52  = \u_dsa_system|u_controller|Mult0~8_RESULTA_bus [44];
assign \u_dsa_system|u_controller|Mult0~53  = \u_dsa_system|u_controller|Mult0~8_RESULTA_bus [45];
assign \u_dsa_system|u_controller|Mult0~54  = \u_dsa_system|u_controller|Mult0~8_RESULTA_bus [46];
assign \u_dsa_system|u_controller|Mult0~55  = \u_dsa_system|u_controller|Mult0~8_RESULTA_bus [47];
assign \u_dsa_system|u_controller|Mult0~56  = \u_dsa_system|u_controller|Mult0~8_RESULTA_bus [48];
assign \u_dsa_system|u_controller|Mult0~57  = \u_dsa_system|u_controller|Mult0~8_RESULTA_bus [49];
assign \u_dsa_system|u_controller|Mult0~58  = \u_dsa_system|u_controller|Mult0~8_RESULTA_bus [50];
assign \u_dsa_system|u_controller|Mult0~59  = \u_dsa_system|u_controller|Mult0~8_RESULTA_bus [51];
assign \u_dsa_system|u_controller|Mult0~60  = \u_dsa_system|u_controller|Mult0~8_RESULTA_bus [52];
assign \u_dsa_system|u_controller|Mult0~61  = \u_dsa_system|u_controller|Mult0~8_RESULTA_bus [53];
assign \u_dsa_system|u_controller|Mult0~62  = \u_dsa_system|u_controller|Mult0~8_RESULTA_bus [54];
assign \u_dsa_system|u_controller|Mult0~63  = \u_dsa_system|u_controller|Mult0~8_RESULTA_bus [55];
assign \u_dsa_system|u_controller|Mult0~64  = \u_dsa_system|u_controller|Mult0~8_RESULTA_bus [56];
assign \u_dsa_system|u_controller|Mult0~65  = \u_dsa_system|u_controller|Mult0~8_RESULTA_bus [57];
assign \u_dsa_system|u_controller|Mult0~66  = \u_dsa_system|u_controller|Mult0~8_RESULTA_bus [58];
assign \u_dsa_system|u_controller|Mult0~67  = \u_dsa_system|u_controller|Mult0~8_RESULTA_bus [59];
assign \u_dsa_system|u_controller|Mult0~68  = \u_dsa_system|u_controller|Mult0~8_RESULTA_bus [60];
assign \u_dsa_system|u_controller|Mult0~69  = \u_dsa_system|u_controller|Mult0~8_RESULTA_bus [61];
assign \u_dsa_system|u_controller|Mult0~70  = \u_dsa_system|u_controller|Mult0~8_RESULTA_bus [62];
assign \u_dsa_system|u_controller|Mult0~71  = \u_dsa_system|u_controller|Mult0~8_RESULTA_bus [63];

assign \u_dsa_system|u_controller|Mult2~8_resulta  = \u_dsa_system|u_controller|Mult2~8_RESULTA_bus [0];
assign \u_dsa_system|u_controller|Mult2~9  = \u_dsa_system|u_controller|Mult2~8_RESULTA_bus [1];
assign \u_dsa_system|u_controller|Mult2~10  = \u_dsa_system|u_controller|Mult2~8_RESULTA_bus [2];
assign \u_dsa_system|u_controller|Mult2~11  = \u_dsa_system|u_controller|Mult2~8_RESULTA_bus [3];
assign \u_dsa_system|u_controller|Mult2~12  = \u_dsa_system|u_controller|Mult2~8_RESULTA_bus [4];
assign \u_dsa_system|u_controller|Mult2~13  = \u_dsa_system|u_controller|Mult2~8_RESULTA_bus [5];
assign \u_dsa_system|u_controller|Mult2~14  = \u_dsa_system|u_controller|Mult2~8_RESULTA_bus [6];
assign \u_dsa_system|u_controller|Mult2~15  = \u_dsa_system|u_controller|Mult2~8_RESULTA_bus [7];
assign \u_dsa_system|u_controller|Mult2~16  = \u_dsa_system|u_controller|Mult2~8_RESULTA_bus [8];
assign \u_dsa_system|u_controller|Mult2~17  = \u_dsa_system|u_controller|Mult2~8_RESULTA_bus [9];
assign \u_dsa_system|u_controller|Mult2~18  = \u_dsa_system|u_controller|Mult2~8_RESULTA_bus [10];
assign \u_dsa_system|u_controller|Mult2~19  = \u_dsa_system|u_controller|Mult2~8_RESULTA_bus [11];
assign \u_dsa_system|u_controller|Mult2~20  = \u_dsa_system|u_controller|Mult2~8_RESULTA_bus [12];
assign \u_dsa_system|u_controller|Mult2~21  = \u_dsa_system|u_controller|Mult2~8_RESULTA_bus [13];
assign \u_dsa_system|u_controller|Mult2~22  = \u_dsa_system|u_controller|Mult2~8_RESULTA_bus [14];
assign \u_dsa_system|u_controller|Mult2~23  = \u_dsa_system|u_controller|Mult2~8_RESULTA_bus [15];
assign \u_dsa_system|u_controller|Mult2~24  = \u_dsa_system|u_controller|Mult2~8_RESULTA_bus [16];
assign \u_dsa_system|u_controller|Mult2~25  = \u_dsa_system|u_controller|Mult2~8_RESULTA_bus [17];
assign \u_dsa_system|u_controller|Mult2~26  = \u_dsa_system|u_controller|Mult2~8_RESULTA_bus [18];
assign \u_dsa_system|u_controller|Mult2~27  = \u_dsa_system|u_controller|Mult2~8_RESULTA_bus [19];
assign \u_dsa_system|u_controller|Mult2~28  = \u_dsa_system|u_controller|Mult2~8_RESULTA_bus [20];
assign \u_dsa_system|u_controller|Mult2~29  = \u_dsa_system|u_controller|Mult2~8_RESULTA_bus [21];
assign \u_dsa_system|u_controller|Mult2~30  = \u_dsa_system|u_controller|Mult2~8_RESULTA_bus [22];
assign \u_dsa_system|u_controller|Mult2~31  = \u_dsa_system|u_controller|Mult2~8_RESULTA_bus [23];
assign \u_dsa_system|u_controller|Mult2~32  = \u_dsa_system|u_controller|Mult2~8_RESULTA_bus [24];
assign \u_dsa_system|u_controller|Mult2~33  = \u_dsa_system|u_controller|Mult2~8_RESULTA_bus [25];
assign \u_dsa_system|u_controller|Mult2~34  = \u_dsa_system|u_controller|Mult2~8_RESULTA_bus [26];
assign \u_dsa_system|u_controller|Mult2~35  = \u_dsa_system|u_controller|Mult2~8_RESULTA_bus [27];
assign \u_dsa_system|u_controller|Mult2~36  = \u_dsa_system|u_controller|Mult2~8_RESULTA_bus [28];
assign \u_dsa_system|u_controller|Mult2~37  = \u_dsa_system|u_controller|Mult2~8_RESULTA_bus [29];
assign \u_dsa_system|u_controller|Mult2~38  = \u_dsa_system|u_controller|Mult2~8_RESULTA_bus [30];
assign \u_dsa_system|u_controller|Mult2~39  = \u_dsa_system|u_controller|Mult2~8_RESULTA_bus [31];
assign \u_dsa_system|u_controller|Mult2~40  = \u_dsa_system|u_controller|Mult2~8_RESULTA_bus [32];
assign \u_dsa_system|u_controller|Mult2~41  = \u_dsa_system|u_controller|Mult2~8_RESULTA_bus [33];
assign \u_dsa_system|u_controller|Mult2~42  = \u_dsa_system|u_controller|Mult2~8_RESULTA_bus [34];
assign \u_dsa_system|u_controller|Mult2~43  = \u_dsa_system|u_controller|Mult2~8_RESULTA_bus [35];
assign \u_dsa_system|u_controller|Mult2~44  = \u_dsa_system|u_controller|Mult2~8_RESULTA_bus [36];
assign \u_dsa_system|u_controller|Mult2~45  = \u_dsa_system|u_controller|Mult2~8_RESULTA_bus [37];
assign \u_dsa_system|u_controller|Mult2~46  = \u_dsa_system|u_controller|Mult2~8_RESULTA_bus [38];
assign \u_dsa_system|u_controller|Mult2~47  = \u_dsa_system|u_controller|Mult2~8_RESULTA_bus [39];
assign \u_dsa_system|u_controller|Mult2~48  = \u_dsa_system|u_controller|Mult2~8_RESULTA_bus [40];
assign \u_dsa_system|u_controller|Mult2~49  = \u_dsa_system|u_controller|Mult2~8_RESULTA_bus [41];
assign \u_dsa_system|u_controller|Mult2~50  = \u_dsa_system|u_controller|Mult2~8_RESULTA_bus [42];
assign \u_dsa_system|u_controller|Mult2~51  = \u_dsa_system|u_controller|Mult2~8_RESULTA_bus [43];
assign \u_dsa_system|u_controller|Mult2~52  = \u_dsa_system|u_controller|Mult2~8_RESULTA_bus [44];
assign \u_dsa_system|u_controller|Mult2~53  = \u_dsa_system|u_controller|Mult2~8_RESULTA_bus [45];
assign \u_dsa_system|u_controller|Mult2~54  = \u_dsa_system|u_controller|Mult2~8_RESULTA_bus [46];
assign \u_dsa_system|u_controller|Mult2~55  = \u_dsa_system|u_controller|Mult2~8_RESULTA_bus [47];
assign \u_dsa_system|u_controller|Mult2~56  = \u_dsa_system|u_controller|Mult2~8_RESULTA_bus [48];
assign \u_dsa_system|u_controller|Mult2~57  = \u_dsa_system|u_controller|Mult2~8_RESULTA_bus [49];
assign \u_dsa_system|u_controller|Mult2~58  = \u_dsa_system|u_controller|Mult2~8_RESULTA_bus [50];
assign \u_dsa_system|u_controller|Mult2~59  = \u_dsa_system|u_controller|Mult2~8_RESULTA_bus [51];
assign \u_dsa_system|u_controller|Mult2~60  = \u_dsa_system|u_controller|Mult2~8_RESULTA_bus [52];
assign \u_dsa_system|u_controller|Mult2~61  = \u_dsa_system|u_controller|Mult2~8_RESULTA_bus [53];
assign \u_dsa_system|u_controller|Mult2~62  = \u_dsa_system|u_controller|Mult2~8_RESULTA_bus [54];
assign \u_dsa_system|u_controller|Mult2~63  = \u_dsa_system|u_controller|Mult2~8_RESULTA_bus [55];
assign \u_dsa_system|u_controller|Mult2~64  = \u_dsa_system|u_controller|Mult2~8_RESULTA_bus [56];
assign \u_dsa_system|u_controller|Mult2~65  = \u_dsa_system|u_controller|Mult2~8_RESULTA_bus [57];
assign \u_dsa_system|u_controller|Mult2~66  = \u_dsa_system|u_controller|Mult2~8_RESULTA_bus [58];
assign \u_dsa_system|u_controller|Mult2~67  = \u_dsa_system|u_controller|Mult2~8_RESULTA_bus [59];
assign \u_dsa_system|u_controller|Mult2~68  = \u_dsa_system|u_controller|Mult2~8_RESULTA_bus [60];
assign \u_dsa_system|u_controller|Mult2~69  = \u_dsa_system|u_controller|Mult2~8_RESULTA_bus [61];
assign \u_dsa_system|u_controller|Mult2~70  = \u_dsa_system|u_controller|Mult2~8_RESULTA_bus [62];
assign \u_dsa_system|u_controller|Mult2~71  = \u_dsa_system|u_controller|Mult2~8_RESULTA_bus [63];

assign \u_instruction_handler|img_data_lenght [0] = \u_instruction_handler|Mult0~8_RESULTA_bus [0];
assign \u_instruction_handler|img_data_lenght [1] = \u_instruction_handler|Mult0~8_RESULTA_bus [1];
assign \u_instruction_handler|img_data_lenght [2] = \u_instruction_handler|Mult0~8_RESULTA_bus [2];
assign \u_instruction_handler|img_data_lenght [3] = \u_instruction_handler|Mult0~8_RESULTA_bus [3];
assign \u_instruction_handler|img_data_lenght [4] = \u_instruction_handler|Mult0~8_RESULTA_bus [4];
assign \u_instruction_handler|img_data_lenght [5] = \u_instruction_handler|Mult0~8_RESULTA_bus [5];
assign \u_instruction_handler|img_data_lenght [6] = \u_instruction_handler|Mult0~8_RESULTA_bus [6];
assign \u_instruction_handler|img_data_lenght [7] = \u_instruction_handler|Mult0~8_RESULTA_bus [7];
assign \u_instruction_handler|img_data_lenght [8] = \u_instruction_handler|Mult0~8_RESULTA_bus [8];
assign \u_instruction_handler|img_data_lenght [9] = \u_instruction_handler|Mult0~8_RESULTA_bus [9];
assign \u_instruction_handler|img_data_lenght [10] = \u_instruction_handler|Mult0~8_RESULTA_bus [10];
assign \u_instruction_handler|img_data_lenght [11] = \u_instruction_handler|Mult0~8_RESULTA_bus [11];
assign \u_instruction_handler|img_data_lenght [12] = \u_instruction_handler|Mult0~8_RESULTA_bus [12];
assign \u_instruction_handler|img_data_lenght [13] = \u_instruction_handler|Mult0~8_RESULTA_bus [13];
assign \u_instruction_handler|img_data_lenght [14] = \u_instruction_handler|Mult0~8_RESULTA_bus [14];
assign \u_instruction_handler|img_data_lenght [15] = \u_instruction_handler|Mult0~8_RESULTA_bus [15];
assign \u_instruction_handler|img_data_lenght [16] = \u_instruction_handler|Mult0~8_RESULTA_bus [16];
assign \u_instruction_handler|img_data_lenght [17] = \u_instruction_handler|Mult0~8_RESULTA_bus [17];
assign \u_instruction_handler|Mult0~26  = \u_instruction_handler|Mult0~8_RESULTA_bus [18];
assign \u_instruction_handler|Mult0~27  = \u_instruction_handler|Mult0~8_RESULTA_bus [19];
assign \u_instruction_handler|Mult0~28  = \u_instruction_handler|Mult0~8_RESULTA_bus [20];
assign \u_instruction_handler|Mult0~29  = \u_instruction_handler|Mult0~8_RESULTA_bus [21];
assign \u_instruction_handler|Mult0~30  = \u_instruction_handler|Mult0~8_RESULTA_bus [22];
assign \u_instruction_handler|Mult0~31  = \u_instruction_handler|Mult0~8_RESULTA_bus [23];
assign \u_instruction_handler|Mult0~32  = \u_instruction_handler|Mult0~8_RESULTA_bus [24];
assign \u_instruction_handler|Mult0~33  = \u_instruction_handler|Mult0~8_RESULTA_bus [25];
assign \u_instruction_handler|Mult0~34  = \u_instruction_handler|Mult0~8_RESULTA_bus [26];
assign \u_instruction_handler|Mult0~35  = \u_instruction_handler|Mult0~8_RESULTA_bus [27];
assign \u_instruction_handler|Mult0~36  = \u_instruction_handler|Mult0~8_RESULTA_bus [28];
assign \u_instruction_handler|Mult0~37  = \u_instruction_handler|Mult0~8_RESULTA_bus [29];
assign \u_instruction_handler|Mult0~38  = \u_instruction_handler|Mult0~8_RESULTA_bus [30];
assign \u_instruction_handler|Mult0~39  = \u_instruction_handler|Mult0~8_RESULTA_bus [31];
assign \u_instruction_handler|Mult0~40  = \u_instruction_handler|Mult0~8_RESULTA_bus [32];
assign \u_instruction_handler|Mult0~41  = \u_instruction_handler|Mult0~8_RESULTA_bus [33];
assign \u_instruction_handler|Mult0~42  = \u_instruction_handler|Mult0~8_RESULTA_bus [34];
assign \u_instruction_handler|Mult0~43  = \u_instruction_handler|Mult0~8_RESULTA_bus [35];
assign \u_instruction_handler|Mult0~44  = \u_instruction_handler|Mult0~8_RESULTA_bus [36];
assign \u_instruction_handler|Mult0~45  = \u_instruction_handler|Mult0~8_RESULTA_bus [37];
assign \u_instruction_handler|Mult0~46  = \u_instruction_handler|Mult0~8_RESULTA_bus [38];
assign \u_instruction_handler|Mult0~47  = \u_instruction_handler|Mult0~8_RESULTA_bus [39];
assign \u_instruction_handler|Mult0~48  = \u_instruction_handler|Mult0~8_RESULTA_bus [40];
assign \u_instruction_handler|Mult0~49  = \u_instruction_handler|Mult0~8_RESULTA_bus [41];
assign \u_instruction_handler|Mult0~50  = \u_instruction_handler|Mult0~8_RESULTA_bus [42];
assign \u_instruction_handler|Mult0~51  = \u_instruction_handler|Mult0~8_RESULTA_bus [43];
assign \u_instruction_handler|Mult0~52  = \u_instruction_handler|Mult0~8_RESULTA_bus [44];
assign \u_instruction_handler|Mult0~53  = \u_instruction_handler|Mult0~8_RESULTA_bus [45];
assign \u_instruction_handler|Mult0~54  = \u_instruction_handler|Mult0~8_RESULTA_bus [46];
assign \u_instruction_handler|Mult0~55  = \u_instruction_handler|Mult0~8_RESULTA_bus [47];
assign \u_instruction_handler|Mult0~56  = \u_instruction_handler|Mult0~8_RESULTA_bus [48];
assign \u_instruction_handler|Mult0~57  = \u_instruction_handler|Mult0~8_RESULTA_bus [49];
assign \u_instruction_handler|Mult0~58  = \u_instruction_handler|Mult0~8_RESULTA_bus [50];
assign \u_instruction_handler|Mult0~59  = \u_instruction_handler|Mult0~8_RESULTA_bus [51];
assign \u_instruction_handler|Mult0~60  = \u_instruction_handler|Mult0~8_RESULTA_bus [52];
assign \u_instruction_handler|Mult0~61  = \u_instruction_handler|Mult0~8_RESULTA_bus [53];
assign \u_instruction_handler|Mult0~62  = \u_instruction_handler|Mult0~8_RESULTA_bus [54];
assign \u_instruction_handler|Mult0~63  = \u_instruction_handler|Mult0~8_RESULTA_bus [55];
assign \u_instruction_handler|Mult0~64  = \u_instruction_handler|Mult0~8_RESULTA_bus [56];
assign \u_instruction_handler|Mult0~65  = \u_instruction_handler|Mult0~8_RESULTA_bus [57];
assign \u_instruction_handler|Mult0~66  = \u_instruction_handler|Mult0~8_RESULTA_bus [58];
assign \u_instruction_handler|Mult0~67  = \u_instruction_handler|Mult0~8_RESULTA_bus [59];
assign \u_instruction_handler|Mult0~68  = \u_instruction_handler|Mult0~8_RESULTA_bus [60];
assign \u_instruction_handler|Mult0~69  = \u_instruction_handler|Mult0~8_RESULTA_bus [61];
assign \u_instruction_handler|Mult0~70  = \u_instruction_handler|Mult0~8_RESULTA_bus [62];
assign \u_instruction_handler|Mult0~71  = \u_instruction_handler|Mult0~8_RESULTA_bus [63];

assign \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a32~portadataout  = \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus [0];

assign \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a0~portadataout  = \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a33~portadataout  = \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus [0];

assign \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a1~portadataout  = \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a34~portadataout  = \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus [0];

assign \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a2~portadataout  = \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a35~portadataout  = \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus [0];

assign \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a3~portadataout  = \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \u_dsa_system|u_seq_core|u_stage2|Mult1~8_resulta  = \u_dsa_system|u_seq_core|u_stage2|Mult1~8_RESULTA_bus [0];
assign \u_dsa_system|u_seq_core|u_stage2|Mult1~9  = \u_dsa_system|u_seq_core|u_stage2|Mult1~8_RESULTA_bus [1];
assign \u_dsa_system|u_seq_core|u_stage2|Mult1~10  = \u_dsa_system|u_seq_core|u_stage2|Mult1~8_RESULTA_bus [2];
assign \u_dsa_system|u_seq_core|u_stage2|Mult1~11  = \u_dsa_system|u_seq_core|u_stage2|Mult1~8_RESULTA_bus [3];
assign \u_dsa_system|u_seq_core|u_stage2|Mult1~12  = \u_dsa_system|u_seq_core|u_stage2|Mult1~8_RESULTA_bus [4];
assign \u_dsa_system|u_seq_core|u_stage2|Mult1~13  = \u_dsa_system|u_seq_core|u_stage2|Mult1~8_RESULTA_bus [5];
assign \u_dsa_system|u_seq_core|u_stage2|Mult1~14  = \u_dsa_system|u_seq_core|u_stage2|Mult1~8_RESULTA_bus [6];
assign \u_dsa_system|u_seq_core|u_stage2|Mult1~15  = \u_dsa_system|u_seq_core|u_stage2|Mult1~8_RESULTA_bus [7];
assign \u_dsa_system|u_seq_core|u_stage2|mul2_y [8] = \u_dsa_system|u_seq_core|u_stage2|Mult1~8_RESULTA_bus [8];
assign \u_dsa_system|u_seq_core|u_stage2|mul2_y [9] = \u_dsa_system|u_seq_core|u_stage2|Mult1~8_RESULTA_bus [9];
assign \u_dsa_system|u_seq_core|u_stage2|mul2_y [10] = \u_dsa_system|u_seq_core|u_stage2|Mult1~8_RESULTA_bus [10];
assign \u_dsa_system|u_seq_core|u_stage2|mul2_y [11] = \u_dsa_system|u_seq_core|u_stage2|Mult1~8_RESULTA_bus [11];
assign \u_dsa_system|u_seq_core|u_stage2|mul2_y [12] = \u_dsa_system|u_seq_core|u_stage2|Mult1~8_RESULTA_bus [12];
assign \u_dsa_system|u_seq_core|u_stage2|mul2_y [13] = \u_dsa_system|u_seq_core|u_stage2|Mult1~8_RESULTA_bus [13];
assign \u_dsa_system|u_seq_core|u_stage2|mul2_y [14] = \u_dsa_system|u_seq_core|u_stage2|Mult1~8_RESULTA_bus [14];
assign \u_dsa_system|u_seq_core|u_stage2|mul2_y [15] = \u_dsa_system|u_seq_core|u_stage2|Mult1~8_RESULTA_bus [15];
assign \u_dsa_system|u_seq_core|u_stage2|mul2_y [16] = \u_dsa_system|u_seq_core|u_stage2|Mult1~8_RESULTA_bus [16];
assign \u_dsa_system|u_seq_core|u_stage2|mul2_y [17] = \u_dsa_system|u_seq_core|u_stage2|Mult1~8_RESULTA_bus [17];
assign \u_dsa_system|u_seq_core|u_stage2|mul2_y [18] = \u_dsa_system|u_seq_core|u_stage2|Mult1~8_RESULTA_bus [18];
assign \u_dsa_system|u_seq_core|u_stage2|mul2_y [19] = \u_dsa_system|u_seq_core|u_stage2|Mult1~8_RESULTA_bus [19];
assign \u_dsa_system|u_seq_core|u_stage2|mul2_y [20] = \u_dsa_system|u_seq_core|u_stage2|Mult1~8_RESULTA_bus [20];
assign \u_dsa_system|u_seq_core|u_stage2|mul2_y [21] = \u_dsa_system|u_seq_core|u_stage2|Mult1~8_RESULTA_bus [21];
assign \u_dsa_system|u_seq_core|u_stage2|mul2_y [22] = \u_dsa_system|u_seq_core|u_stage2|Mult1~8_RESULTA_bus [22];
assign \u_dsa_system|u_seq_core|u_stage2|mul2_y [23] = \u_dsa_system|u_seq_core|u_stage2|Mult1~8_RESULTA_bus [23];
assign \u_dsa_system|u_seq_core|u_stage2|mul2_y [24] = \u_dsa_system|u_seq_core|u_stage2|Mult1~8_RESULTA_bus [24];
assign \u_dsa_system|u_seq_core|u_stage2|mul2_y [25] = \u_dsa_system|u_seq_core|u_stage2|Mult1~8_RESULTA_bus [25];
assign \u_dsa_system|u_seq_core|u_stage2|mul2_y [26] = \u_dsa_system|u_seq_core|u_stage2|Mult1~8_RESULTA_bus [26];
assign \u_dsa_system|u_seq_core|u_stage2|mul2_y [27] = \u_dsa_system|u_seq_core|u_stage2|Mult1~8_RESULTA_bus [27];
assign \u_dsa_system|u_seq_core|u_stage2|mul2_y [28] = \u_dsa_system|u_seq_core|u_stage2|Mult1~8_RESULTA_bus [28];
assign \u_dsa_system|u_seq_core|u_stage2|mul2_y [29] = \u_dsa_system|u_seq_core|u_stage2|Mult1~8_RESULTA_bus [29];
assign \u_dsa_system|u_seq_core|u_stage2|mul2_y [30] = \u_dsa_system|u_seq_core|u_stage2|Mult1~8_RESULTA_bus [30];
assign \u_dsa_system|u_seq_core|u_stage2|mul2_y [31] = \u_dsa_system|u_seq_core|u_stage2|Mult1~8_RESULTA_bus [31];
assign \u_dsa_system|u_seq_core|u_stage2|Mult1~16  = \u_dsa_system|u_seq_core|u_stage2|Mult1~8_RESULTA_bus [32];
assign \u_dsa_system|u_seq_core|u_stage2|Mult1~17  = \u_dsa_system|u_seq_core|u_stage2|Mult1~8_RESULTA_bus [33];
assign \u_dsa_system|u_seq_core|u_stage2|Mult1~18  = \u_dsa_system|u_seq_core|u_stage2|Mult1~8_RESULTA_bus [34];
assign \u_dsa_system|u_seq_core|u_stage2|Mult1~19  = \u_dsa_system|u_seq_core|u_stage2|Mult1~8_RESULTA_bus [35];
assign \u_dsa_system|u_seq_core|u_stage2|Mult1~20  = \u_dsa_system|u_seq_core|u_stage2|Mult1~8_RESULTA_bus [36];
assign \u_dsa_system|u_seq_core|u_stage2|Mult1~21  = \u_dsa_system|u_seq_core|u_stage2|Mult1~8_RESULTA_bus [37];
assign \u_dsa_system|u_seq_core|u_stage2|Mult1~22  = \u_dsa_system|u_seq_core|u_stage2|Mult1~8_RESULTA_bus [38];
assign \u_dsa_system|u_seq_core|u_stage2|Mult1~23  = \u_dsa_system|u_seq_core|u_stage2|Mult1~8_RESULTA_bus [39];
assign \u_dsa_system|u_seq_core|u_stage2|Mult1~24  = \u_dsa_system|u_seq_core|u_stage2|Mult1~8_RESULTA_bus [40];
assign \u_dsa_system|u_seq_core|u_stage2|Mult1~25  = \u_dsa_system|u_seq_core|u_stage2|Mult1~8_RESULTA_bus [41];
assign \u_dsa_system|u_seq_core|u_stage2|Mult1~26  = \u_dsa_system|u_seq_core|u_stage2|Mult1~8_RESULTA_bus [42];
assign \u_dsa_system|u_seq_core|u_stage2|Mult1~27  = \u_dsa_system|u_seq_core|u_stage2|Mult1~8_RESULTA_bus [43];
assign \u_dsa_system|u_seq_core|u_stage2|Mult1~28  = \u_dsa_system|u_seq_core|u_stage2|Mult1~8_RESULTA_bus [44];
assign \u_dsa_system|u_seq_core|u_stage2|Mult1~29  = \u_dsa_system|u_seq_core|u_stage2|Mult1~8_RESULTA_bus [45];
assign \u_dsa_system|u_seq_core|u_stage2|Mult1~30  = \u_dsa_system|u_seq_core|u_stage2|Mult1~8_RESULTA_bus [46];
assign \u_dsa_system|u_seq_core|u_stage2|Mult1~31  = \u_dsa_system|u_seq_core|u_stage2|Mult1~8_RESULTA_bus [47];
assign \u_dsa_system|u_seq_core|u_stage2|Mult1~32  = \u_dsa_system|u_seq_core|u_stage2|Mult1~8_RESULTA_bus [48];
assign \u_dsa_system|u_seq_core|u_stage2|Mult1~33  = \u_dsa_system|u_seq_core|u_stage2|Mult1~8_RESULTA_bus [49];
assign \u_dsa_system|u_seq_core|u_stage2|Mult1~34  = \u_dsa_system|u_seq_core|u_stage2|Mult1~8_RESULTA_bus [50];
assign \u_dsa_system|u_seq_core|u_stage2|Mult1~35  = \u_dsa_system|u_seq_core|u_stage2|Mult1~8_RESULTA_bus [51];
assign \u_dsa_system|u_seq_core|u_stage2|Mult1~36  = \u_dsa_system|u_seq_core|u_stage2|Mult1~8_RESULTA_bus [52];
assign \u_dsa_system|u_seq_core|u_stage2|Mult1~37  = \u_dsa_system|u_seq_core|u_stage2|Mult1~8_RESULTA_bus [53];
assign \u_dsa_system|u_seq_core|u_stage2|Mult1~38  = \u_dsa_system|u_seq_core|u_stage2|Mult1~8_RESULTA_bus [54];
assign \u_dsa_system|u_seq_core|u_stage2|Mult1~39  = \u_dsa_system|u_seq_core|u_stage2|Mult1~8_RESULTA_bus [55];
assign \u_dsa_system|u_seq_core|u_stage2|Mult1~40  = \u_dsa_system|u_seq_core|u_stage2|Mult1~8_RESULTA_bus [56];
assign \u_dsa_system|u_seq_core|u_stage2|Mult1~41  = \u_dsa_system|u_seq_core|u_stage2|Mult1~8_RESULTA_bus [57];
assign \u_dsa_system|u_seq_core|u_stage2|Mult1~42  = \u_dsa_system|u_seq_core|u_stage2|Mult1~8_RESULTA_bus [58];
assign \u_dsa_system|u_seq_core|u_stage2|Mult1~43  = \u_dsa_system|u_seq_core|u_stage2|Mult1~8_RESULTA_bus [59];
assign \u_dsa_system|u_seq_core|u_stage2|Mult1~44  = \u_dsa_system|u_seq_core|u_stage2|Mult1~8_RESULTA_bus [60];
assign \u_dsa_system|u_seq_core|u_stage2|Mult1~45  = \u_dsa_system|u_seq_core|u_stage2|Mult1~8_RESULTA_bus [61];
assign \u_dsa_system|u_seq_core|u_stage2|Mult1~46  = \u_dsa_system|u_seq_core|u_stage2|Mult1~8_RESULTA_bus [62];
assign \u_dsa_system|u_seq_core|u_stage2|Mult1~47  = \u_dsa_system|u_seq_core|u_stage2|Mult1~8_RESULTA_bus [63];

assign \u_dsa_system|u_seq_core|u_stage2|Mult0~8_resulta  = \u_dsa_system|u_seq_core|u_stage2|Mult0~8_RESULTA_bus [0];
assign \u_dsa_system|u_seq_core|u_stage2|Mult0~9  = \u_dsa_system|u_seq_core|u_stage2|Mult0~8_RESULTA_bus [1];
assign \u_dsa_system|u_seq_core|u_stage2|Mult0~10  = \u_dsa_system|u_seq_core|u_stage2|Mult0~8_RESULTA_bus [2];
assign \u_dsa_system|u_seq_core|u_stage2|Mult0~11  = \u_dsa_system|u_seq_core|u_stage2|Mult0~8_RESULTA_bus [3];
assign \u_dsa_system|u_seq_core|u_stage2|Mult0~12  = \u_dsa_system|u_seq_core|u_stage2|Mult0~8_RESULTA_bus [4];
assign \u_dsa_system|u_seq_core|u_stage2|Mult0~13  = \u_dsa_system|u_seq_core|u_stage2|Mult0~8_RESULTA_bus [5];
assign \u_dsa_system|u_seq_core|u_stage2|Mult0~14  = \u_dsa_system|u_seq_core|u_stage2|Mult0~8_RESULTA_bus [6];
assign \u_dsa_system|u_seq_core|u_stage2|Mult0~15  = \u_dsa_system|u_seq_core|u_stage2|Mult0~8_RESULTA_bus [7];
assign \u_dsa_system|u_seq_core|u_stage2|mul1_y [8] = \u_dsa_system|u_seq_core|u_stage2|Mult0~8_RESULTA_bus [8];
assign \u_dsa_system|u_seq_core|u_stage2|mul1_y [9] = \u_dsa_system|u_seq_core|u_stage2|Mult0~8_RESULTA_bus [9];
assign \u_dsa_system|u_seq_core|u_stage2|mul1_y [10] = \u_dsa_system|u_seq_core|u_stage2|Mult0~8_RESULTA_bus [10];
assign \u_dsa_system|u_seq_core|u_stage2|mul1_y [11] = \u_dsa_system|u_seq_core|u_stage2|Mult0~8_RESULTA_bus [11];
assign \u_dsa_system|u_seq_core|u_stage2|mul1_y [12] = \u_dsa_system|u_seq_core|u_stage2|Mult0~8_RESULTA_bus [12];
assign \u_dsa_system|u_seq_core|u_stage2|mul1_y [13] = \u_dsa_system|u_seq_core|u_stage2|Mult0~8_RESULTA_bus [13];
assign \u_dsa_system|u_seq_core|u_stage2|mul1_y [14] = \u_dsa_system|u_seq_core|u_stage2|Mult0~8_RESULTA_bus [14];
assign \u_dsa_system|u_seq_core|u_stage2|mul1_y [15] = \u_dsa_system|u_seq_core|u_stage2|Mult0~8_RESULTA_bus [15];
assign \u_dsa_system|u_seq_core|u_stage2|mul1_y [16] = \u_dsa_system|u_seq_core|u_stage2|Mult0~8_RESULTA_bus [16];
assign \u_dsa_system|u_seq_core|u_stage2|mul1_y [17] = \u_dsa_system|u_seq_core|u_stage2|Mult0~8_RESULTA_bus [17];
assign \u_dsa_system|u_seq_core|u_stage2|mul1_y [18] = \u_dsa_system|u_seq_core|u_stage2|Mult0~8_RESULTA_bus [18];
assign \u_dsa_system|u_seq_core|u_stage2|mul1_y [19] = \u_dsa_system|u_seq_core|u_stage2|Mult0~8_RESULTA_bus [19];
assign \u_dsa_system|u_seq_core|u_stage2|mul1_y [20] = \u_dsa_system|u_seq_core|u_stage2|Mult0~8_RESULTA_bus [20];
assign \u_dsa_system|u_seq_core|u_stage2|mul1_y [21] = \u_dsa_system|u_seq_core|u_stage2|Mult0~8_RESULTA_bus [21];
assign \u_dsa_system|u_seq_core|u_stage2|mul1_y [22] = \u_dsa_system|u_seq_core|u_stage2|Mult0~8_RESULTA_bus [22];
assign \u_dsa_system|u_seq_core|u_stage2|mul1_y [23] = \u_dsa_system|u_seq_core|u_stage2|Mult0~8_RESULTA_bus [23];
assign \u_dsa_system|u_seq_core|u_stage2|mul1_y [24] = \u_dsa_system|u_seq_core|u_stage2|Mult0~8_RESULTA_bus [24];
assign \u_dsa_system|u_seq_core|u_stage2|mul1_y [25] = \u_dsa_system|u_seq_core|u_stage2|Mult0~8_RESULTA_bus [25];
assign \u_dsa_system|u_seq_core|u_stage2|mul1_y [26] = \u_dsa_system|u_seq_core|u_stage2|Mult0~8_RESULTA_bus [26];
assign \u_dsa_system|u_seq_core|u_stage2|mul1_y [27] = \u_dsa_system|u_seq_core|u_stage2|Mult0~8_RESULTA_bus [27];
assign \u_dsa_system|u_seq_core|u_stage2|mul1_y [28] = \u_dsa_system|u_seq_core|u_stage2|Mult0~8_RESULTA_bus [28];
assign \u_dsa_system|u_seq_core|u_stage2|mul1_y [29] = \u_dsa_system|u_seq_core|u_stage2|Mult0~8_RESULTA_bus [29];
assign \u_dsa_system|u_seq_core|u_stage2|mul1_y [30] = \u_dsa_system|u_seq_core|u_stage2|Mult0~8_RESULTA_bus [30];
assign \u_dsa_system|u_seq_core|u_stage2|mul1_y [31] = \u_dsa_system|u_seq_core|u_stage2|Mult0~8_RESULTA_bus [31];
assign \u_dsa_system|u_seq_core|u_stage2|Mult0~16  = \u_dsa_system|u_seq_core|u_stage2|Mult0~8_RESULTA_bus [32];
assign \u_dsa_system|u_seq_core|u_stage2|Mult0~17  = \u_dsa_system|u_seq_core|u_stage2|Mult0~8_RESULTA_bus [33];
assign \u_dsa_system|u_seq_core|u_stage2|Mult0~18  = \u_dsa_system|u_seq_core|u_stage2|Mult0~8_RESULTA_bus [34];
assign \u_dsa_system|u_seq_core|u_stage2|Mult0~19  = \u_dsa_system|u_seq_core|u_stage2|Mult0~8_RESULTA_bus [35];
assign \u_dsa_system|u_seq_core|u_stage2|Mult0~20  = \u_dsa_system|u_seq_core|u_stage2|Mult0~8_RESULTA_bus [36];
assign \u_dsa_system|u_seq_core|u_stage2|Mult0~21  = \u_dsa_system|u_seq_core|u_stage2|Mult0~8_RESULTA_bus [37];
assign \u_dsa_system|u_seq_core|u_stage2|Mult0~22  = \u_dsa_system|u_seq_core|u_stage2|Mult0~8_RESULTA_bus [38];
assign \u_dsa_system|u_seq_core|u_stage2|Mult0~23  = \u_dsa_system|u_seq_core|u_stage2|Mult0~8_RESULTA_bus [39];
assign \u_dsa_system|u_seq_core|u_stage2|Mult0~24  = \u_dsa_system|u_seq_core|u_stage2|Mult0~8_RESULTA_bus [40];
assign \u_dsa_system|u_seq_core|u_stage2|Mult0~25  = \u_dsa_system|u_seq_core|u_stage2|Mult0~8_RESULTA_bus [41];
assign \u_dsa_system|u_seq_core|u_stage2|Mult0~26  = \u_dsa_system|u_seq_core|u_stage2|Mult0~8_RESULTA_bus [42];
assign \u_dsa_system|u_seq_core|u_stage2|Mult0~27  = \u_dsa_system|u_seq_core|u_stage2|Mult0~8_RESULTA_bus [43];
assign \u_dsa_system|u_seq_core|u_stage2|Mult0~28  = \u_dsa_system|u_seq_core|u_stage2|Mult0~8_RESULTA_bus [44];
assign \u_dsa_system|u_seq_core|u_stage2|Mult0~29  = \u_dsa_system|u_seq_core|u_stage2|Mult0~8_RESULTA_bus [45];
assign \u_dsa_system|u_seq_core|u_stage2|Mult0~30  = \u_dsa_system|u_seq_core|u_stage2|Mult0~8_RESULTA_bus [46];
assign \u_dsa_system|u_seq_core|u_stage2|Mult0~31  = \u_dsa_system|u_seq_core|u_stage2|Mult0~8_RESULTA_bus [47];
assign \u_dsa_system|u_seq_core|u_stage2|Mult0~32  = \u_dsa_system|u_seq_core|u_stage2|Mult0~8_RESULTA_bus [48];
assign \u_dsa_system|u_seq_core|u_stage2|Mult0~33  = \u_dsa_system|u_seq_core|u_stage2|Mult0~8_RESULTA_bus [49];
assign \u_dsa_system|u_seq_core|u_stage2|Mult0~34  = \u_dsa_system|u_seq_core|u_stage2|Mult0~8_RESULTA_bus [50];
assign \u_dsa_system|u_seq_core|u_stage2|Mult0~35  = \u_dsa_system|u_seq_core|u_stage2|Mult0~8_RESULTA_bus [51];
assign \u_dsa_system|u_seq_core|u_stage2|Mult0~36  = \u_dsa_system|u_seq_core|u_stage2|Mult0~8_RESULTA_bus [52];
assign \u_dsa_system|u_seq_core|u_stage2|Mult0~37  = \u_dsa_system|u_seq_core|u_stage2|Mult0~8_RESULTA_bus [53];
assign \u_dsa_system|u_seq_core|u_stage2|Mult0~38  = \u_dsa_system|u_seq_core|u_stage2|Mult0~8_RESULTA_bus [54];
assign \u_dsa_system|u_seq_core|u_stage2|Mult0~39  = \u_dsa_system|u_seq_core|u_stage2|Mult0~8_RESULTA_bus [55];
assign \u_dsa_system|u_seq_core|u_stage2|Mult0~40  = \u_dsa_system|u_seq_core|u_stage2|Mult0~8_RESULTA_bus [56];
assign \u_dsa_system|u_seq_core|u_stage2|Mult0~41  = \u_dsa_system|u_seq_core|u_stage2|Mult0~8_RESULTA_bus [57];
assign \u_dsa_system|u_seq_core|u_stage2|Mult0~42  = \u_dsa_system|u_seq_core|u_stage2|Mult0~8_RESULTA_bus [58];
assign \u_dsa_system|u_seq_core|u_stage2|Mult0~43  = \u_dsa_system|u_seq_core|u_stage2|Mult0~8_RESULTA_bus [59];
assign \u_dsa_system|u_seq_core|u_stage2|Mult0~44  = \u_dsa_system|u_seq_core|u_stage2|Mult0~8_RESULTA_bus [60];
assign \u_dsa_system|u_seq_core|u_stage2|Mult0~45  = \u_dsa_system|u_seq_core|u_stage2|Mult0~8_RESULTA_bus [61];
assign \u_dsa_system|u_seq_core|u_stage2|Mult0~46  = \u_dsa_system|u_seq_core|u_stage2|Mult0~8_RESULTA_bus [62];
assign \u_dsa_system|u_seq_core|u_stage2|Mult0~47  = \u_dsa_system|u_seq_core|u_stage2|Mult0~8_RESULTA_bus [63];

assign \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Mult1~8_resulta  = \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Mult1~8_RESULTA_bus [0];
assign \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Mult1~9  = \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Mult1~8_RESULTA_bus [1];
assign \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Mult1~10  = \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Mult1~8_RESULTA_bus [2];
assign \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Mult1~11  = \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Mult1~8_RESULTA_bus [3];
assign \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Mult1~12  = \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Mult1~8_RESULTA_bus [4];
assign \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Mult1~13  = \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Mult1~8_RESULTA_bus [5];
assign \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Mult1~14  = \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Mult1~8_RESULTA_bus [6];
assign \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Mult1~15  = \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Mult1~8_RESULTA_bus [7];
assign \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|mul2_y [8] = \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Mult1~8_RESULTA_bus [8];
assign \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|mul2_y [9] = \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Mult1~8_RESULTA_bus [9];
assign \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|mul2_y [10] = \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Mult1~8_RESULTA_bus [10];
assign \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|mul2_y [11] = \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Mult1~8_RESULTA_bus [11];
assign \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|mul2_y [12] = \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Mult1~8_RESULTA_bus [12];
assign \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|mul2_y [13] = \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Mult1~8_RESULTA_bus [13];
assign \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|mul2_y [14] = \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Mult1~8_RESULTA_bus [14];
assign \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|mul2_y [15] = \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Mult1~8_RESULTA_bus [15];
assign \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|mul2_y [16] = \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Mult1~8_RESULTA_bus [16];
assign \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|mul2_y [17] = \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Mult1~8_RESULTA_bus [17];
assign \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|mul2_y [18] = \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Mult1~8_RESULTA_bus [18];
assign \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|mul2_y [19] = \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Mult1~8_RESULTA_bus [19];
assign \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|mul2_y [20] = \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Mult1~8_RESULTA_bus [20];
assign \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|mul2_y [21] = \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Mult1~8_RESULTA_bus [21];
assign \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|mul2_y [22] = \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Mult1~8_RESULTA_bus [22];
assign \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|mul2_y [23] = \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Mult1~8_RESULTA_bus [23];
assign \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|mul2_y [24] = \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Mult1~8_RESULTA_bus [24];
assign \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|mul2_y [25] = \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Mult1~8_RESULTA_bus [25];
assign \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|mul2_y [26] = \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Mult1~8_RESULTA_bus [26];
assign \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|mul2_y [27] = \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Mult1~8_RESULTA_bus [27];
assign \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|mul2_y [28] = \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Mult1~8_RESULTA_bus [28];
assign \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|mul2_y [29] = \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Mult1~8_RESULTA_bus [29];
assign \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|mul2_y [30] = \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Mult1~8_RESULTA_bus [30];
assign \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|mul2_y [31] = \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Mult1~8_RESULTA_bus [31];
assign \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Mult1~16  = \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Mult1~8_RESULTA_bus [32];
assign \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Mult1~17  = \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Mult1~8_RESULTA_bus [33];
assign \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Mult1~18  = \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Mult1~8_RESULTA_bus [34];
assign \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Mult1~19  = \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Mult1~8_RESULTA_bus [35];
assign \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Mult1~20  = \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Mult1~8_RESULTA_bus [36];
assign \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Mult1~21  = \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Mult1~8_RESULTA_bus [37];
assign \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Mult1~22  = \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Mult1~8_RESULTA_bus [38];
assign \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Mult1~23  = \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Mult1~8_RESULTA_bus [39];
assign \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Mult1~24  = \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Mult1~8_RESULTA_bus [40];
assign \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Mult1~25  = \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Mult1~8_RESULTA_bus [41];
assign \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Mult1~26  = \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Mult1~8_RESULTA_bus [42];
assign \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Mult1~27  = \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Mult1~8_RESULTA_bus [43];
assign \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Mult1~28  = \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Mult1~8_RESULTA_bus [44];
assign \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Mult1~29  = \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Mult1~8_RESULTA_bus [45];
assign \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Mult1~30  = \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Mult1~8_RESULTA_bus [46];
assign \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Mult1~31  = \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Mult1~8_RESULTA_bus [47];
assign \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Mult1~32  = \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Mult1~8_RESULTA_bus [48];
assign \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Mult1~33  = \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Mult1~8_RESULTA_bus [49];
assign \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Mult1~34  = \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Mult1~8_RESULTA_bus [50];
assign \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Mult1~35  = \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Mult1~8_RESULTA_bus [51];
assign \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Mult1~36  = \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Mult1~8_RESULTA_bus [52];
assign \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Mult1~37  = \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Mult1~8_RESULTA_bus [53];
assign \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Mult1~38  = \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Mult1~8_RESULTA_bus [54];
assign \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Mult1~39  = \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Mult1~8_RESULTA_bus [55];
assign \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Mult1~40  = \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Mult1~8_RESULTA_bus [56];
assign \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Mult1~41  = \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Mult1~8_RESULTA_bus [57];
assign \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Mult1~42  = \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Mult1~8_RESULTA_bus [58];
assign \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Mult1~43  = \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Mult1~8_RESULTA_bus [59];
assign \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Mult1~44  = \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Mult1~8_RESULTA_bus [60];
assign \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Mult1~45  = \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Mult1~8_RESULTA_bus [61];
assign \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Mult1~46  = \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Mult1~8_RESULTA_bus [62];
assign \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Mult1~47  = \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Mult1~8_RESULTA_bus [63];

assign \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Mult0~8_resulta  = \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Mult0~8_RESULTA_bus [0];
assign \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Mult0~9  = \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Mult0~8_RESULTA_bus [1];
assign \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Mult0~10  = \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Mult0~8_RESULTA_bus [2];
assign \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Mult0~11  = \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Mult0~8_RESULTA_bus [3];
assign \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Mult0~12  = \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Mult0~8_RESULTA_bus [4];
assign \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Mult0~13  = \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Mult0~8_RESULTA_bus [5];
assign \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Mult0~14  = \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Mult0~8_RESULTA_bus [6];
assign \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Mult0~15  = \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Mult0~8_RESULTA_bus [7];
assign \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|mul1_y [8] = \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Mult0~8_RESULTA_bus [8];
assign \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|mul1_y [9] = \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Mult0~8_RESULTA_bus [9];
assign \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|mul1_y [10] = \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Mult0~8_RESULTA_bus [10];
assign \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|mul1_y [11] = \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Mult0~8_RESULTA_bus [11];
assign \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|mul1_y [12] = \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Mult0~8_RESULTA_bus [12];
assign \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|mul1_y [13] = \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Mult0~8_RESULTA_bus [13];
assign \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|mul1_y [14] = \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Mult0~8_RESULTA_bus [14];
assign \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|mul1_y [15] = \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Mult0~8_RESULTA_bus [15];
assign \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|mul1_y [16] = \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Mult0~8_RESULTA_bus [16];
assign \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|mul1_y [17] = \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Mult0~8_RESULTA_bus [17];
assign \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|mul1_y [18] = \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Mult0~8_RESULTA_bus [18];
assign \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|mul1_y [19] = \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Mult0~8_RESULTA_bus [19];
assign \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|mul1_y [20] = \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Mult0~8_RESULTA_bus [20];
assign \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|mul1_y [21] = \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Mult0~8_RESULTA_bus [21];
assign \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|mul1_y [22] = \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Mult0~8_RESULTA_bus [22];
assign \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|mul1_y [23] = \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Mult0~8_RESULTA_bus [23];
assign \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|mul1_y [24] = \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Mult0~8_RESULTA_bus [24];
assign \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|mul1_y [25] = \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Mult0~8_RESULTA_bus [25];
assign \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|mul1_y [26] = \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Mult0~8_RESULTA_bus [26];
assign \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|mul1_y [27] = \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Mult0~8_RESULTA_bus [27];
assign \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|mul1_y [28] = \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Mult0~8_RESULTA_bus [28];
assign \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|mul1_y [29] = \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Mult0~8_RESULTA_bus [29];
assign \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|mul1_y [30] = \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Mult0~8_RESULTA_bus [30];
assign \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|mul1_y [31] = \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Mult0~8_RESULTA_bus [31];
assign \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Mult0~16  = \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Mult0~8_RESULTA_bus [32];
assign \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Mult0~17  = \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Mult0~8_RESULTA_bus [33];
assign \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Mult0~18  = \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Mult0~8_RESULTA_bus [34];
assign \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Mult0~19  = \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Mult0~8_RESULTA_bus [35];
assign \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Mult0~20  = \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Mult0~8_RESULTA_bus [36];
assign \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Mult0~21  = \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Mult0~8_RESULTA_bus [37];
assign \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Mult0~22  = \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Mult0~8_RESULTA_bus [38];
assign \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Mult0~23  = \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Mult0~8_RESULTA_bus [39];
assign \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Mult0~24  = \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Mult0~8_RESULTA_bus [40];
assign \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Mult0~25  = \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Mult0~8_RESULTA_bus [41];
assign \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Mult0~26  = \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Mult0~8_RESULTA_bus [42];
assign \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Mult0~27  = \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Mult0~8_RESULTA_bus [43];
assign \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Mult0~28  = \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Mult0~8_RESULTA_bus [44];
assign \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Mult0~29  = \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Mult0~8_RESULTA_bus [45];
assign \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Mult0~30  = \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Mult0~8_RESULTA_bus [46];
assign \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Mult0~31  = \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Mult0~8_RESULTA_bus [47];
assign \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Mult0~32  = \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Mult0~8_RESULTA_bus [48];
assign \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Mult0~33  = \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Mult0~8_RESULTA_bus [49];
assign \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Mult0~34  = \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Mult0~8_RESULTA_bus [50];
assign \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Mult0~35  = \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Mult0~8_RESULTA_bus [51];
assign \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Mult0~36  = \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Mult0~8_RESULTA_bus [52];
assign \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Mult0~37  = \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Mult0~8_RESULTA_bus [53];
assign \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Mult0~38  = \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Mult0~8_RESULTA_bus [54];
assign \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Mult0~39  = \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Mult0~8_RESULTA_bus [55];
assign \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Mult0~40  = \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Mult0~8_RESULTA_bus [56];
assign \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Mult0~41  = \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Mult0~8_RESULTA_bus [57];
assign \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Mult0~42  = \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Mult0~8_RESULTA_bus [58];
assign \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Mult0~43  = \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Mult0~8_RESULTA_bus [59];
assign \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Mult0~44  = \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Mult0~8_RESULTA_bus [60];
assign \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Mult0~45  = \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Mult0~8_RESULTA_bus [61];
assign \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Mult0~46  = \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Mult0~8_RESULTA_bus [62];
assign \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Mult0~47  = \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Mult0~8_RESULTA_bus [63];

assign \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a36~portadataout  = \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus [0];

assign \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a4~portadataout  = \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a37~portadataout  = \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus [0];

assign \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a5~portadataout  = \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a38~portadataout  = \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus [0];

assign \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a6~portadataout  = \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \u_dsa_system|u_seq_core|u_stage1|Mult3~8_resulta  = \u_dsa_system|u_seq_core|u_stage1|Mult3~8_RESULTA_bus [0];
assign \u_dsa_system|u_seq_core|u_stage1|Mult3~9  = \u_dsa_system|u_seq_core|u_stage1|Mult3~8_RESULTA_bus [1];
assign \u_dsa_system|u_seq_core|u_stage1|Mult3~10  = \u_dsa_system|u_seq_core|u_stage1|Mult3~8_RESULTA_bus [2];
assign \u_dsa_system|u_seq_core|u_stage1|Mult3~11  = \u_dsa_system|u_seq_core|u_stage1|Mult3~8_RESULTA_bus [3];
assign \u_dsa_system|u_seq_core|u_stage1|Mult3~12  = \u_dsa_system|u_seq_core|u_stage1|Mult3~8_RESULTA_bus [4];
assign \u_dsa_system|u_seq_core|u_stage1|Mult3~13  = \u_dsa_system|u_seq_core|u_stage1|Mult3~8_RESULTA_bus [5];
assign \u_dsa_system|u_seq_core|u_stage1|Mult3~14  = \u_dsa_system|u_seq_core|u_stage1|Mult3~8_RESULTA_bus [6];
assign \u_dsa_system|u_seq_core|u_stage1|Mult3~15  = \u_dsa_system|u_seq_core|u_stage1|Mult3~8_RESULTA_bus [7];
assign \u_dsa_system|u_seq_core|u_stage1|mul4_x [8] = \u_dsa_system|u_seq_core|u_stage1|Mult3~8_RESULTA_bus [8];
assign \u_dsa_system|u_seq_core|u_stage1|mul4_x [9] = \u_dsa_system|u_seq_core|u_stage1|Mult3~8_RESULTA_bus [9];
assign \u_dsa_system|u_seq_core|u_stage1|mul4_x [10] = \u_dsa_system|u_seq_core|u_stage1|Mult3~8_RESULTA_bus [10];
assign \u_dsa_system|u_seq_core|u_stage1|mul4_x [11] = \u_dsa_system|u_seq_core|u_stage1|Mult3~8_RESULTA_bus [11];
assign \u_dsa_system|u_seq_core|u_stage1|mul4_x [12] = \u_dsa_system|u_seq_core|u_stage1|Mult3~8_RESULTA_bus [12];
assign \u_dsa_system|u_seq_core|u_stage1|mul4_x [13] = \u_dsa_system|u_seq_core|u_stage1|Mult3~8_RESULTA_bus [13];
assign \u_dsa_system|u_seq_core|u_stage1|mul4_x [14] = \u_dsa_system|u_seq_core|u_stage1|Mult3~8_RESULTA_bus [14];
assign \u_dsa_system|u_seq_core|u_stage1|mul4_x [15] = \u_dsa_system|u_seq_core|u_stage1|Mult3~8_RESULTA_bus [15];
assign \u_dsa_system|u_seq_core|u_stage1|mul4_x [16] = \u_dsa_system|u_seq_core|u_stage1|Mult3~8_RESULTA_bus [16];
assign \u_dsa_system|u_seq_core|u_stage1|mul4_x [17] = \u_dsa_system|u_seq_core|u_stage1|Mult3~8_RESULTA_bus [17];
assign \u_dsa_system|u_seq_core|u_stage1|mul4_x [18] = \u_dsa_system|u_seq_core|u_stage1|Mult3~8_RESULTA_bus [18];
assign \u_dsa_system|u_seq_core|u_stage1|mul4_x [19] = \u_dsa_system|u_seq_core|u_stage1|Mult3~8_RESULTA_bus [19];
assign \u_dsa_system|u_seq_core|u_stage1|mul4_x [20] = \u_dsa_system|u_seq_core|u_stage1|Mult3~8_RESULTA_bus [20];
assign \u_dsa_system|u_seq_core|u_stage1|mul4_x [21] = \u_dsa_system|u_seq_core|u_stage1|Mult3~8_RESULTA_bus [21];
assign \u_dsa_system|u_seq_core|u_stage1|mul4_x [22] = \u_dsa_system|u_seq_core|u_stage1|Mult3~8_RESULTA_bus [22];
assign \u_dsa_system|u_seq_core|u_stage1|mul4_x [23] = \u_dsa_system|u_seq_core|u_stage1|Mult3~8_RESULTA_bus [23];
assign \u_dsa_system|u_seq_core|u_stage1|mul4_x [24] = \u_dsa_system|u_seq_core|u_stage1|Mult3~8_RESULTA_bus [24];
assign \u_dsa_system|u_seq_core|u_stage1|mul4_x [25] = \u_dsa_system|u_seq_core|u_stage1|Mult3~8_RESULTA_bus [25];
assign \u_dsa_system|u_seq_core|u_stage1|mul4_x [26] = \u_dsa_system|u_seq_core|u_stage1|Mult3~8_RESULTA_bus [26];
assign \u_dsa_system|u_seq_core|u_stage1|mul4_x [27] = \u_dsa_system|u_seq_core|u_stage1|Mult3~8_RESULTA_bus [27];
assign \u_dsa_system|u_seq_core|u_stage1|mul4_x [28] = \u_dsa_system|u_seq_core|u_stage1|Mult3~8_RESULTA_bus [28];
assign \u_dsa_system|u_seq_core|u_stage1|mul4_x [29] = \u_dsa_system|u_seq_core|u_stage1|Mult3~8_RESULTA_bus [29];
assign \u_dsa_system|u_seq_core|u_stage1|mul4_x [30] = \u_dsa_system|u_seq_core|u_stage1|Mult3~8_RESULTA_bus [30];
assign \u_dsa_system|u_seq_core|u_stage1|mul4_x [31] = \u_dsa_system|u_seq_core|u_stage1|Mult3~8_RESULTA_bus [31];
assign \u_dsa_system|u_seq_core|u_stage1|Mult3~16  = \u_dsa_system|u_seq_core|u_stage1|Mult3~8_RESULTA_bus [32];
assign \u_dsa_system|u_seq_core|u_stage1|Mult3~17  = \u_dsa_system|u_seq_core|u_stage1|Mult3~8_RESULTA_bus [33];
assign \u_dsa_system|u_seq_core|u_stage1|Mult3~18  = \u_dsa_system|u_seq_core|u_stage1|Mult3~8_RESULTA_bus [34];
assign \u_dsa_system|u_seq_core|u_stage1|Mult3~19  = \u_dsa_system|u_seq_core|u_stage1|Mult3~8_RESULTA_bus [35];
assign \u_dsa_system|u_seq_core|u_stage1|Mult3~20  = \u_dsa_system|u_seq_core|u_stage1|Mult3~8_RESULTA_bus [36];
assign \u_dsa_system|u_seq_core|u_stage1|Mult3~21  = \u_dsa_system|u_seq_core|u_stage1|Mult3~8_RESULTA_bus [37];
assign \u_dsa_system|u_seq_core|u_stage1|Mult3~22  = \u_dsa_system|u_seq_core|u_stage1|Mult3~8_RESULTA_bus [38];
assign \u_dsa_system|u_seq_core|u_stage1|Mult3~23  = \u_dsa_system|u_seq_core|u_stage1|Mult3~8_RESULTA_bus [39];
assign \u_dsa_system|u_seq_core|u_stage1|Mult3~24  = \u_dsa_system|u_seq_core|u_stage1|Mult3~8_RESULTA_bus [40];
assign \u_dsa_system|u_seq_core|u_stage1|Mult3~25  = \u_dsa_system|u_seq_core|u_stage1|Mult3~8_RESULTA_bus [41];
assign \u_dsa_system|u_seq_core|u_stage1|Mult3~26  = \u_dsa_system|u_seq_core|u_stage1|Mult3~8_RESULTA_bus [42];
assign \u_dsa_system|u_seq_core|u_stage1|Mult3~27  = \u_dsa_system|u_seq_core|u_stage1|Mult3~8_RESULTA_bus [43];
assign \u_dsa_system|u_seq_core|u_stage1|Mult3~28  = \u_dsa_system|u_seq_core|u_stage1|Mult3~8_RESULTA_bus [44];
assign \u_dsa_system|u_seq_core|u_stage1|Mult3~29  = \u_dsa_system|u_seq_core|u_stage1|Mult3~8_RESULTA_bus [45];
assign \u_dsa_system|u_seq_core|u_stage1|Mult3~30  = \u_dsa_system|u_seq_core|u_stage1|Mult3~8_RESULTA_bus [46];
assign \u_dsa_system|u_seq_core|u_stage1|Mult3~31  = \u_dsa_system|u_seq_core|u_stage1|Mult3~8_RESULTA_bus [47];
assign \u_dsa_system|u_seq_core|u_stage1|Mult3~32  = \u_dsa_system|u_seq_core|u_stage1|Mult3~8_RESULTA_bus [48];
assign \u_dsa_system|u_seq_core|u_stage1|Mult3~33  = \u_dsa_system|u_seq_core|u_stage1|Mult3~8_RESULTA_bus [49];
assign \u_dsa_system|u_seq_core|u_stage1|Mult3~34  = \u_dsa_system|u_seq_core|u_stage1|Mult3~8_RESULTA_bus [50];
assign \u_dsa_system|u_seq_core|u_stage1|Mult3~35  = \u_dsa_system|u_seq_core|u_stage1|Mult3~8_RESULTA_bus [51];
assign \u_dsa_system|u_seq_core|u_stage1|Mult3~36  = \u_dsa_system|u_seq_core|u_stage1|Mult3~8_RESULTA_bus [52];
assign \u_dsa_system|u_seq_core|u_stage1|Mult3~37  = \u_dsa_system|u_seq_core|u_stage1|Mult3~8_RESULTA_bus [53];
assign \u_dsa_system|u_seq_core|u_stage1|Mult3~38  = \u_dsa_system|u_seq_core|u_stage1|Mult3~8_RESULTA_bus [54];
assign \u_dsa_system|u_seq_core|u_stage1|Mult3~39  = \u_dsa_system|u_seq_core|u_stage1|Mult3~8_RESULTA_bus [55];
assign \u_dsa_system|u_seq_core|u_stage1|Mult3~40  = \u_dsa_system|u_seq_core|u_stage1|Mult3~8_RESULTA_bus [56];
assign \u_dsa_system|u_seq_core|u_stage1|Mult3~41  = \u_dsa_system|u_seq_core|u_stage1|Mult3~8_RESULTA_bus [57];
assign \u_dsa_system|u_seq_core|u_stage1|Mult3~42  = \u_dsa_system|u_seq_core|u_stage1|Mult3~8_RESULTA_bus [58];
assign \u_dsa_system|u_seq_core|u_stage1|Mult3~43  = \u_dsa_system|u_seq_core|u_stage1|Mult3~8_RESULTA_bus [59];
assign \u_dsa_system|u_seq_core|u_stage1|Mult3~44  = \u_dsa_system|u_seq_core|u_stage1|Mult3~8_RESULTA_bus [60];
assign \u_dsa_system|u_seq_core|u_stage1|Mult3~45  = \u_dsa_system|u_seq_core|u_stage1|Mult3~8_RESULTA_bus [61];
assign \u_dsa_system|u_seq_core|u_stage1|Mult3~46  = \u_dsa_system|u_seq_core|u_stage1|Mult3~8_RESULTA_bus [62];
assign \u_dsa_system|u_seq_core|u_stage1|Mult3~47  = \u_dsa_system|u_seq_core|u_stage1|Mult3~8_RESULTA_bus [63];

assign \u_dsa_system|u_seq_core|u_stage1|Mult2~8_resulta  = \u_dsa_system|u_seq_core|u_stage1|Mult2~8_RESULTA_bus [0];
assign \u_dsa_system|u_seq_core|u_stage1|Mult2~9  = \u_dsa_system|u_seq_core|u_stage1|Mult2~8_RESULTA_bus [1];
assign \u_dsa_system|u_seq_core|u_stage1|Mult2~10  = \u_dsa_system|u_seq_core|u_stage1|Mult2~8_RESULTA_bus [2];
assign \u_dsa_system|u_seq_core|u_stage1|Mult2~11  = \u_dsa_system|u_seq_core|u_stage1|Mult2~8_RESULTA_bus [3];
assign \u_dsa_system|u_seq_core|u_stage1|Mult2~12  = \u_dsa_system|u_seq_core|u_stage1|Mult2~8_RESULTA_bus [4];
assign \u_dsa_system|u_seq_core|u_stage1|Mult2~13  = \u_dsa_system|u_seq_core|u_stage1|Mult2~8_RESULTA_bus [5];
assign \u_dsa_system|u_seq_core|u_stage1|Mult2~14  = \u_dsa_system|u_seq_core|u_stage1|Mult2~8_RESULTA_bus [6];
assign \u_dsa_system|u_seq_core|u_stage1|Mult2~15  = \u_dsa_system|u_seq_core|u_stage1|Mult2~8_RESULTA_bus [7];
assign \u_dsa_system|u_seq_core|u_stage1|mul3_x [8] = \u_dsa_system|u_seq_core|u_stage1|Mult2~8_RESULTA_bus [8];
assign \u_dsa_system|u_seq_core|u_stage1|mul3_x [9] = \u_dsa_system|u_seq_core|u_stage1|Mult2~8_RESULTA_bus [9];
assign \u_dsa_system|u_seq_core|u_stage1|mul3_x [10] = \u_dsa_system|u_seq_core|u_stage1|Mult2~8_RESULTA_bus [10];
assign \u_dsa_system|u_seq_core|u_stage1|mul3_x [11] = \u_dsa_system|u_seq_core|u_stage1|Mult2~8_RESULTA_bus [11];
assign \u_dsa_system|u_seq_core|u_stage1|mul3_x [12] = \u_dsa_system|u_seq_core|u_stage1|Mult2~8_RESULTA_bus [12];
assign \u_dsa_system|u_seq_core|u_stage1|mul3_x [13] = \u_dsa_system|u_seq_core|u_stage1|Mult2~8_RESULTA_bus [13];
assign \u_dsa_system|u_seq_core|u_stage1|mul3_x [14] = \u_dsa_system|u_seq_core|u_stage1|Mult2~8_RESULTA_bus [14];
assign \u_dsa_system|u_seq_core|u_stage1|mul3_x [15] = \u_dsa_system|u_seq_core|u_stage1|Mult2~8_RESULTA_bus [15];
assign \u_dsa_system|u_seq_core|u_stage1|mul3_x [16] = \u_dsa_system|u_seq_core|u_stage1|Mult2~8_RESULTA_bus [16];
assign \u_dsa_system|u_seq_core|u_stage1|mul3_x [17] = \u_dsa_system|u_seq_core|u_stage1|Mult2~8_RESULTA_bus [17];
assign \u_dsa_system|u_seq_core|u_stage1|mul3_x [18] = \u_dsa_system|u_seq_core|u_stage1|Mult2~8_RESULTA_bus [18];
assign \u_dsa_system|u_seq_core|u_stage1|mul3_x [19] = \u_dsa_system|u_seq_core|u_stage1|Mult2~8_RESULTA_bus [19];
assign \u_dsa_system|u_seq_core|u_stage1|mul3_x [20] = \u_dsa_system|u_seq_core|u_stage1|Mult2~8_RESULTA_bus [20];
assign \u_dsa_system|u_seq_core|u_stage1|mul3_x [21] = \u_dsa_system|u_seq_core|u_stage1|Mult2~8_RESULTA_bus [21];
assign \u_dsa_system|u_seq_core|u_stage1|mul3_x [22] = \u_dsa_system|u_seq_core|u_stage1|Mult2~8_RESULTA_bus [22];
assign \u_dsa_system|u_seq_core|u_stage1|mul3_x [23] = \u_dsa_system|u_seq_core|u_stage1|Mult2~8_RESULTA_bus [23];
assign \u_dsa_system|u_seq_core|u_stage1|mul3_x [24] = \u_dsa_system|u_seq_core|u_stage1|Mult2~8_RESULTA_bus [24];
assign \u_dsa_system|u_seq_core|u_stage1|mul3_x [25] = \u_dsa_system|u_seq_core|u_stage1|Mult2~8_RESULTA_bus [25];
assign \u_dsa_system|u_seq_core|u_stage1|mul3_x [26] = \u_dsa_system|u_seq_core|u_stage1|Mult2~8_RESULTA_bus [26];
assign \u_dsa_system|u_seq_core|u_stage1|mul3_x [27] = \u_dsa_system|u_seq_core|u_stage1|Mult2~8_RESULTA_bus [27];
assign \u_dsa_system|u_seq_core|u_stage1|mul3_x [28] = \u_dsa_system|u_seq_core|u_stage1|Mult2~8_RESULTA_bus [28];
assign \u_dsa_system|u_seq_core|u_stage1|mul3_x [29] = \u_dsa_system|u_seq_core|u_stage1|Mult2~8_RESULTA_bus [29];
assign \u_dsa_system|u_seq_core|u_stage1|mul3_x [30] = \u_dsa_system|u_seq_core|u_stage1|Mult2~8_RESULTA_bus [30];
assign \u_dsa_system|u_seq_core|u_stage1|mul3_x [31] = \u_dsa_system|u_seq_core|u_stage1|Mult2~8_RESULTA_bus [31];
assign \u_dsa_system|u_seq_core|u_stage1|Mult2~16  = \u_dsa_system|u_seq_core|u_stage1|Mult2~8_RESULTA_bus [32];
assign \u_dsa_system|u_seq_core|u_stage1|Mult2~17  = \u_dsa_system|u_seq_core|u_stage1|Mult2~8_RESULTA_bus [33];
assign \u_dsa_system|u_seq_core|u_stage1|Mult2~18  = \u_dsa_system|u_seq_core|u_stage1|Mult2~8_RESULTA_bus [34];
assign \u_dsa_system|u_seq_core|u_stage1|Mult2~19  = \u_dsa_system|u_seq_core|u_stage1|Mult2~8_RESULTA_bus [35];
assign \u_dsa_system|u_seq_core|u_stage1|Mult2~20  = \u_dsa_system|u_seq_core|u_stage1|Mult2~8_RESULTA_bus [36];
assign \u_dsa_system|u_seq_core|u_stage1|Mult2~21  = \u_dsa_system|u_seq_core|u_stage1|Mult2~8_RESULTA_bus [37];
assign \u_dsa_system|u_seq_core|u_stage1|Mult2~22  = \u_dsa_system|u_seq_core|u_stage1|Mult2~8_RESULTA_bus [38];
assign \u_dsa_system|u_seq_core|u_stage1|Mult2~23  = \u_dsa_system|u_seq_core|u_stage1|Mult2~8_RESULTA_bus [39];
assign \u_dsa_system|u_seq_core|u_stage1|Mult2~24  = \u_dsa_system|u_seq_core|u_stage1|Mult2~8_RESULTA_bus [40];
assign \u_dsa_system|u_seq_core|u_stage1|Mult2~25  = \u_dsa_system|u_seq_core|u_stage1|Mult2~8_RESULTA_bus [41];
assign \u_dsa_system|u_seq_core|u_stage1|Mult2~26  = \u_dsa_system|u_seq_core|u_stage1|Mult2~8_RESULTA_bus [42];
assign \u_dsa_system|u_seq_core|u_stage1|Mult2~27  = \u_dsa_system|u_seq_core|u_stage1|Mult2~8_RESULTA_bus [43];
assign \u_dsa_system|u_seq_core|u_stage1|Mult2~28  = \u_dsa_system|u_seq_core|u_stage1|Mult2~8_RESULTA_bus [44];
assign \u_dsa_system|u_seq_core|u_stage1|Mult2~29  = \u_dsa_system|u_seq_core|u_stage1|Mult2~8_RESULTA_bus [45];
assign \u_dsa_system|u_seq_core|u_stage1|Mult2~30  = \u_dsa_system|u_seq_core|u_stage1|Mult2~8_RESULTA_bus [46];
assign \u_dsa_system|u_seq_core|u_stage1|Mult2~31  = \u_dsa_system|u_seq_core|u_stage1|Mult2~8_RESULTA_bus [47];
assign \u_dsa_system|u_seq_core|u_stage1|Mult2~32  = \u_dsa_system|u_seq_core|u_stage1|Mult2~8_RESULTA_bus [48];
assign \u_dsa_system|u_seq_core|u_stage1|Mult2~33  = \u_dsa_system|u_seq_core|u_stage1|Mult2~8_RESULTA_bus [49];
assign \u_dsa_system|u_seq_core|u_stage1|Mult2~34  = \u_dsa_system|u_seq_core|u_stage1|Mult2~8_RESULTA_bus [50];
assign \u_dsa_system|u_seq_core|u_stage1|Mult2~35  = \u_dsa_system|u_seq_core|u_stage1|Mult2~8_RESULTA_bus [51];
assign \u_dsa_system|u_seq_core|u_stage1|Mult2~36  = \u_dsa_system|u_seq_core|u_stage1|Mult2~8_RESULTA_bus [52];
assign \u_dsa_system|u_seq_core|u_stage1|Mult2~37  = \u_dsa_system|u_seq_core|u_stage1|Mult2~8_RESULTA_bus [53];
assign \u_dsa_system|u_seq_core|u_stage1|Mult2~38  = \u_dsa_system|u_seq_core|u_stage1|Mult2~8_RESULTA_bus [54];
assign \u_dsa_system|u_seq_core|u_stage1|Mult2~39  = \u_dsa_system|u_seq_core|u_stage1|Mult2~8_RESULTA_bus [55];
assign \u_dsa_system|u_seq_core|u_stage1|Mult2~40  = \u_dsa_system|u_seq_core|u_stage1|Mult2~8_RESULTA_bus [56];
assign \u_dsa_system|u_seq_core|u_stage1|Mult2~41  = \u_dsa_system|u_seq_core|u_stage1|Mult2~8_RESULTA_bus [57];
assign \u_dsa_system|u_seq_core|u_stage1|Mult2~42  = \u_dsa_system|u_seq_core|u_stage1|Mult2~8_RESULTA_bus [58];
assign \u_dsa_system|u_seq_core|u_stage1|Mult2~43  = \u_dsa_system|u_seq_core|u_stage1|Mult2~8_RESULTA_bus [59];
assign \u_dsa_system|u_seq_core|u_stage1|Mult2~44  = \u_dsa_system|u_seq_core|u_stage1|Mult2~8_RESULTA_bus [60];
assign \u_dsa_system|u_seq_core|u_stage1|Mult2~45  = \u_dsa_system|u_seq_core|u_stage1|Mult2~8_RESULTA_bus [61];
assign \u_dsa_system|u_seq_core|u_stage1|Mult2~46  = \u_dsa_system|u_seq_core|u_stage1|Mult2~8_RESULTA_bus [62];
assign \u_dsa_system|u_seq_core|u_stage1|Mult2~47  = \u_dsa_system|u_seq_core|u_stage1|Mult2~8_RESULTA_bus [63];

assign \u_dsa_system|u_seq_core|u_stage1|Mult1~8_resulta  = \u_dsa_system|u_seq_core|u_stage1|Mult1~8_RESULTA_bus [0];
assign \u_dsa_system|u_seq_core|u_stage1|Mult1~9  = \u_dsa_system|u_seq_core|u_stage1|Mult1~8_RESULTA_bus [1];
assign \u_dsa_system|u_seq_core|u_stage1|Mult1~10  = \u_dsa_system|u_seq_core|u_stage1|Mult1~8_RESULTA_bus [2];
assign \u_dsa_system|u_seq_core|u_stage1|Mult1~11  = \u_dsa_system|u_seq_core|u_stage1|Mult1~8_RESULTA_bus [3];
assign \u_dsa_system|u_seq_core|u_stage1|Mult1~12  = \u_dsa_system|u_seq_core|u_stage1|Mult1~8_RESULTA_bus [4];
assign \u_dsa_system|u_seq_core|u_stage1|Mult1~13  = \u_dsa_system|u_seq_core|u_stage1|Mult1~8_RESULTA_bus [5];
assign \u_dsa_system|u_seq_core|u_stage1|Mult1~14  = \u_dsa_system|u_seq_core|u_stage1|Mult1~8_RESULTA_bus [6];
assign \u_dsa_system|u_seq_core|u_stage1|Mult1~15  = \u_dsa_system|u_seq_core|u_stage1|Mult1~8_RESULTA_bus [7];
assign \u_dsa_system|u_seq_core|u_stage1|mul2_x [8] = \u_dsa_system|u_seq_core|u_stage1|Mult1~8_RESULTA_bus [8];
assign \u_dsa_system|u_seq_core|u_stage1|mul2_x [9] = \u_dsa_system|u_seq_core|u_stage1|Mult1~8_RESULTA_bus [9];
assign \u_dsa_system|u_seq_core|u_stage1|mul2_x [10] = \u_dsa_system|u_seq_core|u_stage1|Mult1~8_RESULTA_bus [10];
assign \u_dsa_system|u_seq_core|u_stage1|mul2_x [11] = \u_dsa_system|u_seq_core|u_stage1|Mult1~8_RESULTA_bus [11];
assign \u_dsa_system|u_seq_core|u_stage1|mul2_x [12] = \u_dsa_system|u_seq_core|u_stage1|Mult1~8_RESULTA_bus [12];
assign \u_dsa_system|u_seq_core|u_stage1|mul2_x [13] = \u_dsa_system|u_seq_core|u_stage1|Mult1~8_RESULTA_bus [13];
assign \u_dsa_system|u_seq_core|u_stage1|mul2_x [14] = \u_dsa_system|u_seq_core|u_stage1|Mult1~8_RESULTA_bus [14];
assign \u_dsa_system|u_seq_core|u_stage1|mul2_x [15] = \u_dsa_system|u_seq_core|u_stage1|Mult1~8_RESULTA_bus [15];
assign \u_dsa_system|u_seq_core|u_stage1|mul2_x [16] = \u_dsa_system|u_seq_core|u_stage1|Mult1~8_RESULTA_bus [16];
assign \u_dsa_system|u_seq_core|u_stage1|mul2_x [17] = \u_dsa_system|u_seq_core|u_stage1|Mult1~8_RESULTA_bus [17];
assign \u_dsa_system|u_seq_core|u_stage1|mul2_x [18] = \u_dsa_system|u_seq_core|u_stage1|Mult1~8_RESULTA_bus [18];
assign \u_dsa_system|u_seq_core|u_stage1|mul2_x [19] = \u_dsa_system|u_seq_core|u_stage1|Mult1~8_RESULTA_bus [19];
assign \u_dsa_system|u_seq_core|u_stage1|mul2_x [20] = \u_dsa_system|u_seq_core|u_stage1|Mult1~8_RESULTA_bus [20];
assign \u_dsa_system|u_seq_core|u_stage1|mul2_x [21] = \u_dsa_system|u_seq_core|u_stage1|Mult1~8_RESULTA_bus [21];
assign \u_dsa_system|u_seq_core|u_stage1|mul2_x [22] = \u_dsa_system|u_seq_core|u_stage1|Mult1~8_RESULTA_bus [22];
assign \u_dsa_system|u_seq_core|u_stage1|mul2_x [23] = \u_dsa_system|u_seq_core|u_stage1|Mult1~8_RESULTA_bus [23];
assign \u_dsa_system|u_seq_core|u_stage1|mul2_x [24] = \u_dsa_system|u_seq_core|u_stage1|Mult1~8_RESULTA_bus [24];
assign \u_dsa_system|u_seq_core|u_stage1|mul2_x [25] = \u_dsa_system|u_seq_core|u_stage1|Mult1~8_RESULTA_bus [25];
assign \u_dsa_system|u_seq_core|u_stage1|mul2_x [26] = \u_dsa_system|u_seq_core|u_stage1|Mult1~8_RESULTA_bus [26];
assign \u_dsa_system|u_seq_core|u_stage1|mul2_x [27] = \u_dsa_system|u_seq_core|u_stage1|Mult1~8_RESULTA_bus [27];
assign \u_dsa_system|u_seq_core|u_stage1|mul2_x [28] = \u_dsa_system|u_seq_core|u_stage1|Mult1~8_RESULTA_bus [28];
assign \u_dsa_system|u_seq_core|u_stage1|mul2_x [29] = \u_dsa_system|u_seq_core|u_stage1|Mult1~8_RESULTA_bus [29];
assign \u_dsa_system|u_seq_core|u_stage1|mul2_x [30] = \u_dsa_system|u_seq_core|u_stage1|Mult1~8_RESULTA_bus [30];
assign \u_dsa_system|u_seq_core|u_stage1|mul2_x [31] = \u_dsa_system|u_seq_core|u_stage1|Mult1~8_RESULTA_bus [31];
assign \u_dsa_system|u_seq_core|u_stage1|Mult1~16  = \u_dsa_system|u_seq_core|u_stage1|Mult1~8_RESULTA_bus [32];
assign \u_dsa_system|u_seq_core|u_stage1|Mult1~17  = \u_dsa_system|u_seq_core|u_stage1|Mult1~8_RESULTA_bus [33];
assign \u_dsa_system|u_seq_core|u_stage1|Mult1~18  = \u_dsa_system|u_seq_core|u_stage1|Mult1~8_RESULTA_bus [34];
assign \u_dsa_system|u_seq_core|u_stage1|Mult1~19  = \u_dsa_system|u_seq_core|u_stage1|Mult1~8_RESULTA_bus [35];
assign \u_dsa_system|u_seq_core|u_stage1|Mult1~20  = \u_dsa_system|u_seq_core|u_stage1|Mult1~8_RESULTA_bus [36];
assign \u_dsa_system|u_seq_core|u_stage1|Mult1~21  = \u_dsa_system|u_seq_core|u_stage1|Mult1~8_RESULTA_bus [37];
assign \u_dsa_system|u_seq_core|u_stage1|Mult1~22  = \u_dsa_system|u_seq_core|u_stage1|Mult1~8_RESULTA_bus [38];
assign \u_dsa_system|u_seq_core|u_stage1|Mult1~23  = \u_dsa_system|u_seq_core|u_stage1|Mult1~8_RESULTA_bus [39];
assign \u_dsa_system|u_seq_core|u_stage1|Mult1~24  = \u_dsa_system|u_seq_core|u_stage1|Mult1~8_RESULTA_bus [40];
assign \u_dsa_system|u_seq_core|u_stage1|Mult1~25  = \u_dsa_system|u_seq_core|u_stage1|Mult1~8_RESULTA_bus [41];
assign \u_dsa_system|u_seq_core|u_stage1|Mult1~26  = \u_dsa_system|u_seq_core|u_stage1|Mult1~8_RESULTA_bus [42];
assign \u_dsa_system|u_seq_core|u_stage1|Mult1~27  = \u_dsa_system|u_seq_core|u_stage1|Mult1~8_RESULTA_bus [43];
assign \u_dsa_system|u_seq_core|u_stage1|Mult1~28  = \u_dsa_system|u_seq_core|u_stage1|Mult1~8_RESULTA_bus [44];
assign \u_dsa_system|u_seq_core|u_stage1|Mult1~29  = \u_dsa_system|u_seq_core|u_stage1|Mult1~8_RESULTA_bus [45];
assign \u_dsa_system|u_seq_core|u_stage1|Mult1~30  = \u_dsa_system|u_seq_core|u_stage1|Mult1~8_RESULTA_bus [46];
assign \u_dsa_system|u_seq_core|u_stage1|Mult1~31  = \u_dsa_system|u_seq_core|u_stage1|Mult1~8_RESULTA_bus [47];
assign \u_dsa_system|u_seq_core|u_stage1|Mult1~32  = \u_dsa_system|u_seq_core|u_stage1|Mult1~8_RESULTA_bus [48];
assign \u_dsa_system|u_seq_core|u_stage1|Mult1~33  = \u_dsa_system|u_seq_core|u_stage1|Mult1~8_RESULTA_bus [49];
assign \u_dsa_system|u_seq_core|u_stage1|Mult1~34  = \u_dsa_system|u_seq_core|u_stage1|Mult1~8_RESULTA_bus [50];
assign \u_dsa_system|u_seq_core|u_stage1|Mult1~35  = \u_dsa_system|u_seq_core|u_stage1|Mult1~8_RESULTA_bus [51];
assign \u_dsa_system|u_seq_core|u_stage1|Mult1~36  = \u_dsa_system|u_seq_core|u_stage1|Mult1~8_RESULTA_bus [52];
assign \u_dsa_system|u_seq_core|u_stage1|Mult1~37  = \u_dsa_system|u_seq_core|u_stage1|Mult1~8_RESULTA_bus [53];
assign \u_dsa_system|u_seq_core|u_stage1|Mult1~38  = \u_dsa_system|u_seq_core|u_stage1|Mult1~8_RESULTA_bus [54];
assign \u_dsa_system|u_seq_core|u_stage1|Mult1~39  = \u_dsa_system|u_seq_core|u_stage1|Mult1~8_RESULTA_bus [55];
assign \u_dsa_system|u_seq_core|u_stage1|Mult1~40  = \u_dsa_system|u_seq_core|u_stage1|Mult1~8_RESULTA_bus [56];
assign \u_dsa_system|u_seq_core|u_stage1|Mult1~41  = \u_dsa_system|u_seq_core|u_stage1|Mult1~8_RESULTA_bus [57];
assign \u_dsa_system|u_seq_core|u_stage1|Mult1~42  = \u_dsa_system|u_seq_core|u_stage1|Mult1~8_RESULTA_bus [58];
assign \u_dsa_system|u_seq_core|u_stage1|Mult1~43  = \u_dsa_system|u_seq_core|u_stage1|Mult1~8_RESULTA_bus [59];
assign \u_dsa_system|u_seq_core|u_stage1|Mult1~44  = \u_dsa_system|u_seq_core|u_stage1|Mult1~8_RESULTA_bus [60];
assign \u_dsa_system|u_seq_core|u_stage1|Mult1~45  = \u_dsa_system|u_seq_core|u_stage1|Mult1~8_RESULTA_bus [61];
assign \u_dsa_system|u_seq_core|u_stage1|Mult1~46  = \u_dsa_system|u_seq_core|u_stage1|Mult1~8_RESULTA_bus [62];
assign \u_dsa_system|u_seq_core|u_stage1|Mult1~47  = \u_dsa_system|u_seq_core|u_stage1|Mult1~8_RESULTA_bus [63];

assign \u_dsa_system|u_seq_core|u_stage1|Mult0~8_resulta  = \u_dsa_system|u_seq_core|u_stage1|Mult0~8_RESULTA_bus [0];
assign \u_dsa_system|u_seq_core|u_stage1|Mult0~9  = \u_dsa_system|u_seq_core|u_stage1|Mult0~8_RESULTA_bus [1];
assign \u_dsa_system|u_seq_core|u_stage1|Mult0~10  = \u_dsa_system|u_seq_core|u_stage1|Mult0~8_RESULTA_bus [2];
assign \u_dsa_system|u_seq_core|u_stage1|Mult0~11  = \u_dsa_system|u_seq_core|u_stage1|Mult0~8_RESULTA_bus [3];
assign \u_dsa_system|u_seq_core|u_stage1|Mult0~12  = \u_dsa_system|u_seq_core|u_stage1|Mult0~8_RESULTA_bus [4];
assign \u_dsa_system|u_seq_core|u_stage1|Mult0~13  = \u_dsa_system|u_seq_core|u_stage1|Mult0~8_RESULTA_bus [5];
assign \u_dsa_system|u_seq_core|u_stage1|Mult0~14  = \u_dsa_system|u_seq_core|u_stage1|Mult0~8_RESULTA_bus [6];
assign \u_dsa_system|u_seq_core|u_stage1|Mult0~15  = \u_dsa_system|u_seq_core|u_stage1|Mult0~8_RESULTA_bus [7];
assign \u_dsa_system|u_seq_core|u_stage1|mul1_x [8] = \u_dsa_system|u_seq_core|u_stage1|Mult0~8_RESULTA_bus [8];
assign \u_dsa_system|u_seq_core|u_stage1|mul1_x [9] = \u_dsa_system|u_seq_core|u_stage1|Mult0~8_RESULTA_bus [9];
assign \u_dsa_system|u_seq_core|u_stage1|mul1_x [10] = \u_dsa_system|u_seq_core|u_stage1|Mult0~8_RESULTA_bus [10];
assign \u_dsa_system|u_seq_core|u_stage1|mul1_x [11] = \u_dsa_system|u_seq_core|u_stage1|Mult0~8_RESULTA_bus [11];
assign \u_dsa_system|u_seq_core|u_stage1|mul1_x [12] = \u_dsa_system|u_seq_core|u_stage1|Mult0~8_RESULTA_bus [12];
assign \u_dsa_system|u_seq_core|u_stage1|mul1_x [13] = \u_dsa_system|u_seq_core|u_stage1|Mult0~8_RESULTA_bus [13];
assign \u_dsa_system|u_seq_core|u_stage1|mul1_x [14] = \u_dsa_system|u_seq_core|u_stage1|Mult0~8_RESULTA_bus [14];
assign \u_dsa_system|u_seq_core|u_stage1|mul1_x [15] = \u_dsa_system|u_seq_core|u_stage1|Mult0~8_RESULTA_bus [15];
assign \u_dsa_system|u_seq_core|u_stage1|mul1_x [16] = \u_dsa_system|u_seq_core|u_stage1|Mult0~8_RESULTA_bus [16];
assign \u_dsa_system|u_seq_core|u_stage1|mul1_x [17] = \u_dsa_system|u_seq_core|u_stage1|Mult0~8_RESULTA_bus [17];
assign \u_dsa_system|u_seq_core|u_stage1|mul1_x [18] = \u_dsa_system|u_seq_core|u_stage1|Mult0~8_RESULTA_bus [18];
assign \u_dsa_system|u_seq_core|u_stage1|mul1_x [19] = \u_dsa_system|u_seq_core|u_stage1|Mult0~8_RESULTA_bus [19];
assign \u_dsa_system|u_seq_core|u_stage1|mul1_x [20] = \u_dsa_system|u_seq_core|u_stage1|Mult0~8_RESULTA_bus [20];
assign \u_dsa_system|u_seq_core|u_stage1|mul1_x [21] = \u_dsa_system|u_seq_core|u_stage1|Mult0~8_RESULTA_bus [21];
assign \u_dsa_system|u_seq_core|u_stage1|mul1_x [22] = \u_dsa_system|u_seq_core|u_stage1|Mult0~8_RESULTA_bus [22];
assign \u_dsa_system|u_seq_core|u_stage1|mul1_x [23] = \u_dsa_system|u_seq_core|u_stage1|Mult0~8_RESULTA_bus [23];
assign \u_dsa_system|u_seq_core|u_stage1|mul1_x [24] = \u_dsa_system|u_seq_core|u_stage1|Mult0~8_RESULTA_bus [24];
assign \u_dsa_system|u_seq_core|u_stage1|mul1_x [25] = \u_dsa_system|u_seq_core|u_stage1|Mult0~8_RESULTA_bus [25];
assign \u_dsa_system|u_seq_core|u_stage1|mul1_x [26] = \u_dsa_system|u_seq_core|u_stage1|Mult0~8_RESULTA_bus [26];
assign \u_dsa_system|u_seq_core|u_stage1|mul1_x [27] = \u_dsa_system|u_seq_core|u_stage1|Mult0~8_RESULTA_bus [27];
assign \u_dsa_system|u_seq_core|u_stage1|mul1_x [28] = \u_dsa_system|u_seq_core|u_stage1|Mult0~8_RESULTA_bus [28];
assign \u_dsa_system|u_seq_core|u_stage1|mul1_x [29] = \u_dsa_system|u_seq_core|u_stage1|Mult0~8_RESULTA_bus [29];
assign \u_dsa_system|u_seq_core|u_stage1|mul1_x [30] = \u_dsa_system|u_seq_core|u_stage1|Mult0~8_RESULTA_bus [30];
assign \u_dsa_system|u_seq_core|u_stage1|mul1_x [31] = \u_dsa_system|u_seq_core|u_stage1|Mult0~8_RESULTA_bus [31];
assign \u_dsa_system|u_seq_core|u_stage1|Mult0~16  = \u_dsa_system|u_seq_core|u_stage1|Mult0~8_RESULTA_bus [32];
assign \u_dsa_system|u_seq_core|u_stage1|Mult0~17  = \u_dsa_system|u_seq_core|u_stage1|Mult0~8_RESULTA_bus [33];
assign \u_dsa_system|u_seq_core|u_stage1|Mult0~18  = \u_dsa_system|u_seq_core|u_stage1|Mult0~8_RESULTA_bus [34];
assign \u_dsa_system|u_seq_core|u_stage1|Mult0~19  = \u_dsa_system|u_seq_core|u_stage1|Mult0~8_RESULTA_bus [35];
assign \u_dsa_system|u_seq_core|u_stage1|Mult0~20  = \u_dsa_system|u_seq_core|u_stage1|Mult0~8_RESULTA_bus [36];
assign \u_dsa_system|u_seq_core|u_stage1|Mult0~21  = \u_dsa_system|u_seq_core|u_stage1|Mult0~8_RESULTA_bus [37];
assign \u_dsa_system|u_seq_core|u_stage1|Mult0~22  = \u_dsa_system|u_seq_core|u_stage1|Mult0~8_RESULTA_bus [38];
assign \u_dsa_system|u_seq_core|u_stage1|Mult0~23  = \u_dsa_system|u_seq_core|u_stage1|Mult0~8_RESULTA_bus [39];
assign \u_dsa_system|u_seq_core|u_stage1|Mult0~24  = \u_dsa_system|u_seq_core|u_stage1|Mult0~8_RESULTA_bus [40];
assign \u_dsa_system|u_seq_core|u_stage1|Mult0~25  = \u_dsa_system|u_seq_core|u_stage1|Mult0~8_RESULTA_bus [41];
assign \u_dsa_system|u_seq_core|u_stage1|Mult0~26  = \u_dsa_system|u_seq_core|u_stage1|Mult0~8_RESULTA_bus [42];
assign \u_dsa_system|u_seq_core|u_stage1|Mult0~27  = \u_dsa_system|u_seq_core|u_stage1|Mult0~8_RESULTA_bus [43];
assign \u_dsa_system|u_seq_core|u_stage1|Mult0~28  = \u_dsa_system|u_seq_core|u_stage1|Mult0~8_RESULTA_bus [44];
assign \u_dsa_system|u_seq_core|u_stage1|Mult0~29  = \u_dsa_system|u_seq_core|u_stage1|Mult0~8_RESULTA_bus [45];
assign \u_dsa_system|u_seq_core|u_stage1|Mult0~30  = \u_dsa_system|u_seq_core|u_stage1|Mult0~8_RESULTA_bus [46];
assign \u_dsa_system|u_seq_core|u_stage1|Mult0~31  = \u_dsa_system|u_seq_core|u_stage1|Mult0~8_RESULTA_bus [47];
assign \u_dsa_system|u_seq_core|u_stage1|Mult0~32  = \u_dsa_system|u_seq_core|u_stage1|Mult0~8_RESULTA_bus [48];
assign \u_dsa_system|u_seq_core|u_stage1|Mult0~33  = \u_dsa_system|u_seq_core|u_stage1|Mult0~8_RESULTA_bus [49];
assign \u_dsa_system|u_seq_core|u_stage1|Mult0~34  = \u_dsa_system|u_seq_core|u_stage1|Mult0~8_RESULTA_bus [50];
assign \u_dsa_system|u_seq_core|u_stage1|Mult0~35  = \u_dsa_system|u_seq_core|u_stage1|Mult0~8_RESULTA_bus [51];
assign \u_dsa_system|u_seq_core|u_stage1|Mult0~36  = \u_dsa_system|u_seq_core|u_stage1|Mult0~8_RESULTA_bus [52];
assign \u_dsa_system|u_seq_core|u_stage1|Mult0~37  = \u_dsa_system|u_seq_core|u_stage1|Mult0~8_RESULTA_bus [53];
assign \u_dsa_system|u_seq_core|u_stage1|Mult0~38  = \u_dsa_system|u_seq_core|u_stage1|Mult0~8_RESULTA_bus [54];
assign \u_dsa_system|u_seq_core|u_stage1|Mult0~39  = \u_dsa_system|u_seq_core|u_stage1|Mult0~8_RESULTA_bus [55];
assign \u_dsa_system|u_seq_core|u_stage1|Mult0~40  = \u_dsa_system|u_seq_core|u_stage1|Mult0~8_RESULTA_bus [56];
assign \u_dsa_system|u_seq_core|u_stage1|Mult0~41  = \u_dsa_system|u_seq_core|u_stage1|Mult0~8_RESULTA_bus [57];
assign \u_dsa_system|u_seq_core|u_stage1|Mult0~42  = \u_dsa_system|u_seq_core|u_stage1|Mult0~8_RESULTA_bus [58];
assign \u_dsa_system|u_seq_core|u_stage1|Mult0~43  = \u_dsa_system|u_seq_core|u_stage1|Mult0~8_RESULTA_bus [59];
assign \u_dsa_system|u_seq_core|u_stage1|Mult0~44  = \u_dsa_system|u_seq_core|u_stage1|Mult0~8_RESULTA_bus [60];
assign \u_dsa_system|u_seq_core|u_stage1|Mult0~45  = \u_dsa_system|u_seq_core|u_stage1|Mult0~8_RESULTA_bus [61];
assign \u_dsa_system|u_seq_core|u_stage1|Mult0~46  = \u_dsa_system|u_seq_core|u_stage1|Mult0~8_RESULTA_bus [62];
assign \u_dsa_system|u_seq_core|u_stage1|Mult0~47  = \u_dsa_system|u_seq_core|u_stage1|Mult0~8_RESULTA_bus [63];

assign \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult3~8_resulta  = \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult3~8_RESULTA_bus [0];
assign \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult3~9  = \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult3~8_RESULTA_bus [1];
assign \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult3~10  = \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult3~8_RESULTA_bus [2];
assign \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult3~11  = \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult3~8_RESULTA_bus [3];
assign \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult3~12  = \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult3~8_RESULTA_bus [4];
assign \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult3~13  = \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult3~8_RESULTA_bus [5];
assign \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult3~14  = \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult3~8_RESULTA_bus [6];
assign \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult3~15  = \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult3~8_RESULTA_bus [7];
assign \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|mul4_x [8] = \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult3~8_RESULTA_bus [8];
assign \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|mul4_x [9] = \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult3~8_RESULTA_bus [9];
assign \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|mul4_x [10] = \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult3~8_RESULTA_bus [10];
assign \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|mul4_x [11] = \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult3~8_RESULTA_bus [11];
assign \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|mul4_x [12] = \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult3~8_RESULTA_bus [12];
assign \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|mul4_x [13] = \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult3~8_RESULTA_bus [13];
assign \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|mul4_x [14] = \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult3~8_RESULTA_bus [14];
assign \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|mul4_x [15] = \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult3~8_RESULTA_bus [15];
assign \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|mul4_x [16] = \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult3~8_RESULTA_bus [16];
assign \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|mul4_x [17] = \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult3~8_RESULTA_bus [17];
assign \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|mul4_x [18] = \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult3~8_RESULTA_bus [18];
assign \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|mul4_x [19] = \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult3~8_RESULTA_bus [19];
assign \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|mul4_x [20] = \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult3~8_RESULTA_bus [20];
assign \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|mul4_x [21] = \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult3~8_RESULTA_bus [21];
assign \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|mul4_x [22] = \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult3~8_RESULTA_bus [22];
assign \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|mul4_x [23] = \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult3~8_RESULTA_bus [23];
assign \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|mul4_x [24] = \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult3~8_RESULTA_bus [24];
assign \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|mul4_x [25] = \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult3~8_RESULTA_bus [25];
assign \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|mul4_x [26] = \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult3~8_RESULTA_bus [26];
assign \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|mul4_x [27] = \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult3~8_RESULTA_bus [27];
assign \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|mul4_x [28] = \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult3~8_RESULTA_bus [28];
assign \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|mul4_x [29] = \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult3~8_RESULTA_bus [29];
assign \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|mul4_x [30] = \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult3~8_RESULTA_bus [30];
assign \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|mul4_x [31] = \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult3~8_RESULTA_bus [31];
assign \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult3~16  = \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult3~8_RESULTA_bus [32];
assign \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult3~17  = \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult3~8_RESULTA_bus [33];
assign \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult3~18  = \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult3~8_RESULTA_bus [34];
assign \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult3~19  = \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult3~8_RESULTA_bus [35];
assign \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult3~20  = \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult3~8_RESULTA_bus [36];
assign \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult3~21  = \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult3~8_RESULTA_bus [37];
assign \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult3~22  = \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult3~8_RESULTA_bus [38];
assign \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult3~23  = \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult3~8_RESULTA_bus [39];
assign \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult3~24  = \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult3~8_RESULTA_bus [40];
assign \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult3~25  = \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult3~8_RESULTA_bus [41];
assign \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult3~26  = \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult3~8_RESULTA_bus [42];
assign \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult3~27  = \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult3~8_RESULTA_bus [43];
assign \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult3~28  = \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult3~8_RESULTA_bus [44];
assign \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult3~29  = \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult3~8_RESULTA_bus [45];
assign \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult3~30  = \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult3~8_RESULTA_bus [46];
assign \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult3~31  = \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult3~8_RESULTA_bus [47];
assign \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult3~32  = \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult3~8_RESULTA_bus [48];
assign \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult3~33  = \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult3~8_RESULTA_bus [49];
assign \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult3~34  = \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult3~8_RESULTA_bus [50];
assign \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult3~35  = \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult3~8_RESULTA_bus [51];
assign \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult3~36  = \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult3~8_RESULTA_bus [52];
assign \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult3~37  = \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult3~8_RESULTA_bus [53];
assign \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult3~38  = \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult3~8_RESULTA_bus [54];
assign \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult3~39  = \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult3~8_RESULTA_bus [55];
assign \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult3~40  = \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult3~8_RESULTA_bus [56];
assign \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult3~41  = \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult3~8_RESULTA_bus [57];
assign \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult3~42  = \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult3~8_RESULTA_bus [58];
assign \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult3~43  = \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult3~8_RESULTA_bus [59];
assign \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult3~44  = \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult3~8_RESULTA_bus [60];
assign \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult3~45  = \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult3~8_RESULTA_bus [61];
assign \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult3~46  = \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult3~8_RESULTA_bus [62];
assign \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult3~47  = \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult3~8_RESULTA_bus [63];

assign \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult2~8_resulta  = \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult2~8_RESULTA_bus [0];
assign \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult2~9  = \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult2~8_RESULTA_bus [1];
assign \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult2~10  = \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult2~8_RESULTA_bus [2];
assign \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult2~11  = \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult2~8_RESULTA_bus [3];
assign \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult2~12  = \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult2~8_RESULTA_bus [4];
assign \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult2~13  = \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult2~8_RESULTA_bus [5];
assign \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult2~14  = \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult2~8_RESULTA_bus [6];
assign \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult2~15  = \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult2~8_RESULTA_bus [7];
assign \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|mul3_x [8] = \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult2~8_RESULTA_bus [8];
assign \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|mul3_x [9] = \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult2~8_RESULTA_bus [9];
assign \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|mul3_x [10] = \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult2~8_RESULTA_bus [10];
assign \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|mul3_x [11] = \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult2~8_RESULTA_bus [11];
assign \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|mul3_x [12] = \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult2~8_RESULTA_bus [12];
assign \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|mul3_x [13] = \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult2~8_RESULTA_bus [13];
assign \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|mul3_x [14] = \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult2~8_RESULTA_bus [14];
assign \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|mul3_x [15] = \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult2~8_RESULTA_bus [15];
assign \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|mul3_x [16] = \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult2~8_RESULTA_bus [16];
assign \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|mul3_x [17] = \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult2~8_RESULTA_bus [17];
assign \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|mul3_x [18] = \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult2~8_RESULTA_bus [18];
assign \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|mul3_x [19] = \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult2~8_RESULTA_bus [19];
assign \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|mul3_x [20] = \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult2~8_RESULTA_bus [20];
assign \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|mul3_x [21] = \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult2~8_RESULTA_bus [21];
assign \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|mul3_x [22] = \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult2~8_RESULTA_bus [22];
assign \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|mul3_x [23] = \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult2~8_RESULTA_bus [23];
assign \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|mul3_x [24] = \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult2~8_RESULTA_bus [24];
assign \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|mul3_x [25] = \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult2~8_RESULTA_bus [25];
assign \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|mul3_x [26] = \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult2~8_RESULTA_bus [26];
assign \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|mul3_x [27] = \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult2~8_RESULTA_bus [27];
assign \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|mul3_x [28] = \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult2~8_RESULTA_bus [28];
assign \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|mul3_x [29] = \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult2~8_RESULTA_bus [29];
assign \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|mul3_x [30] = \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult2~8_RESULTA_bus [30];
assign \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|mul3_x [31] = \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult2~8_RESULTA_bus [31];
assign \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult2~16  = \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult2~8_RESULTA_bus [32];
assign \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult2~17  = \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult2~8_RESULTA_bus [33];
assign \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult2~18  = \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult2~8_RESULTA_bus [34];
assign \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult2~19  = \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult2~8_RESULTA_bus [35];
assign \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult2~20  = \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult2~8_RESULTA_bus [36];
assign \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult2~21  = \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult2~8_RESULTA_bus [37];
assign \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult2~22  = \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult2~8_RESULTA_bus [38];
assign \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult2~23  = \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult2~8_RESULTA_bus [39];
assign \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult2~24  = \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult2~8_RESULTA_bus [40];
assign \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult2~25  = \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult2~8_RESULTA_bus [41];
assign \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult2~26  = \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult2~8_RESULTA_bus [42];
assign \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult2~27  = \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult2~8_RESULTA_bus [43];
assign \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult2~28  = \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult2~8_RESULTA_bus [44];
assign \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult2~29  = \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult2~8_RESULTA_bus [45];
assign \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult2~30  = \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult2~8_RESULTA_bus [46];
assign \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult2~31  = \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult2~8_RESULTA_bus [47];
assign \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult2~32  = \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult2~8_RESULTA_bus [48];
assign \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult2~33  = \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult2~8_RESULTA_bus [49];
assign \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult2~34  = \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult2~8_RESULTA_bus [50];
assign \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult2~35  = \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult2~8_RESULTA_bus [51];
assign \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult2~36  = \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult2~8_RESULTA_bus [52];
assign \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult2~37  = \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult2~8_RESULTA_bus [53];
assign \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult2~38  = \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult2~8_RESULTA_bus [54];
assign \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult2~39  = \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult2~8_RESULTA_bus [55];
assign \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult2~40  = \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult2~8_RESULTA_bus [56];
assign \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult2~41  = \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult2~8_RESULTA_bus [57];
assign \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult2~42  = \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult2~8_RESULTA_bus [58];
assign \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult2~43  = \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult2~8_RESULTA_bus [59];
assign \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult2~44  = \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult2~8_RESULTA_bus [60];
assign \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult2~45  = \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult2~8_RESULTA_bus [61];
assign \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult2~46  = \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult2~8_RESULTA_bus [62];
assign \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult2~47  = \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult2~8_RESULTA_bus [63];

assign \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult1~8_resulta  = \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult1~8_RESULTA_bus [0];
assign \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult1~9  = \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult1~8_RESULTA_bus [1];
assign \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult1~10  = \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult1~8_RESULTA_bus [2];
assign \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult1~11  = \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult1~8_RESULTA_bus [3];
assign \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult1~12  = \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult1~8_RESULTA_bus [4];
assign \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult1~13  = \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult1~8_RESULTA_bus [5];
assign \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult1~14  = \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult1~8_RESULTA_bus [6];
assign \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult1~15  = \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult1~8_RESULTA_bus [7];
assign \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|mul2_x [8] = \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult1~8_RESULTA_bus [8];
assign \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|mul2_x [9] = \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult1~8_RESULTA_bus [9];
assign \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|mul2_x [10] = \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult1~8_RESULTA_bus [10];
assign \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|mul2_x [11] = \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult1~8_RESULTA_bus [11];
assign \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|mul2_x [12] = \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult1~8_RESULTA_bus [12];
assign \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|mul2_x [13] = \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult1~8_RESULTA_bus [13];
assign \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|mul2_x [14] = \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult1~8_RESULTA_bus [14];
assign \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|mul2_x [15] = \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult1~8_RESULTA_bus [15];
assign \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|mul2_x [16] = \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult1~8_RESULTA_bus [16];
assign \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|mul2_x [17] = \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult1~8_RESULTA_bus [17];
assign \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|mul2_x [18] = \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult1~8_RESULTA_bus [18];
assign \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|mul2_x [19] = \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult1~8_RESULTA_bus [19];
assign \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|mul2_x [20] = \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult1~8_RESULTA_bus [20];
assign \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|mul2_x [21] = \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult1~8_RESULTA_bus [21];
assign \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|mul2_x [22] = \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult1~8_RESULTA_bus [22];
assign \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|mul2_x [23] = \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult1~8_RESULTA_bus [23];
assign \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|mul2_x [24] = \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult1~8_RESULTA_bus [24];
assign \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|mul2_x [25] = \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult1~8_RESULTA_bus [25];
assign \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|mul2_x [26] = \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult1~8_RESULTA_bus [26];
assign \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|mul2_x [27] = \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult1~8_RESULTA_bus [27];
assign \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|mul2_x [28] = \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult1~8_RESULTA_bus [28];
assign \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|mul2_x [29] = \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult1~8_RESULTA_bus [29];
assign \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|mul2_x [30] = \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult1~8_RESULTA_bus [30];
assign \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|mul2_x [31] = \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult1~8_RESULTA_bus [31];
assign \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult1~16  = \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult1~8_RESULTA_bus [32];
assign \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult1~17  = \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult1~8_RESULTA_bus [33];
assign \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult1~18  = \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult1~8_RESULTA_bus [34];
assign \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult1~19  = \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult1~8_RESULTA_bus [35];
assign \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult1~20  = \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult1~8_RESULTA_bus [36];
assign \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult1~21  = \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult1~8_RESULTA_bus [37];
assign \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult1~22  = \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult1~8_RESULTA_bus [38];
assign \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult1~23  = \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult1~8_RESULTA_bus [39];
assign \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult1~24  = \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult1~8_RESULTA_bus [40];
assign \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult1~25  = \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult1~8_RESULTA_bus [41];
assign \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult1~26  = \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult1~8_RESULTA_bus [42];
assign \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult1~27  = \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult1~8_RESULTA_bus [43];
assign \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult1~28  = \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult1~8_RESULTA_bus [44];
assign \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult1~29  = \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult1~8_RESULTA_bus [45];
assign \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult1~30  = \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult1~8_RESULTA_bus [46];
assign \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult1~31  = \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult1~8_RESULTA_bus [47];
assign \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult1~32  = \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult1~8_RESULTA_bus [48];
assign \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult1~33  = \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult1~8_RESULTA_bus [49];
assign \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult1~34  = \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult1~8_RESULTA_bus [50];
assign \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult1~35  = \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult1~8_RESULTA_bus [51];
assign \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult1~36  = \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult1~8_RESULTA_bus [52];
assign \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult1~37  = \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult1~8_RESULTA_bus [53];
assign \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult1~38  = \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult1~8_RESULTA_bus [54];
assign \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult1~39  = \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult1~8_RESULTA_bus [55];
assign \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult1~40  = \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult1~8_RESULTA_bus [56];
assign \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult1~41  = \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult1~8_RESULTA_bus [57];
assign \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult1~42  = \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult1~8_RESULTA_bus [58];
assign \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult1~43  = \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult1~8_RESULTA_bus [59];
assign \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult1~44  = \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult1~8_RESULTA_bus [60];
assign \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult1~45  = \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult1~8_RESULTA_bus [61];
assign \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult1~46  = \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult1~8_RESULTA_bus [62];
assign \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult1~47  = \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult1~8_RESULTA_bus [63];

assign \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult0~8_resulta  = \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult0~8_RESULTA_bus [0];
assign \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult0~9  = \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult0~8_RESULTA_bus [1];
assign \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult0~10  = \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult0~8_RESULTA_bus [2];
assign \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult0~11  = \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult0~8_RESULTA_bus [3];
assign \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult0~12  = \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult0~8_RESULTA_bus [4];
assign \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult0~13  = \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult0~8_RESULTA_bus [5];
assign \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult0~14  = \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult0~8_RESULTA_bus [6];
assign \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult0~15  = \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult0~8_RESULTA_bus [7];
assign \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|mul1_x [8] = \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult0~8_RESULTA_bus [8];
assign \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|mul1_x [9] = \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult0~8_RESULTA_bus [9];
assign \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|mul1_x [10] = \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult0~8_RESULTA_bus [10];
assign \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|mul1_x [11] = \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult0~8_RESULTA_bus [11];
assign \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|mul1_x [12] = \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult0~8_RESULTA_bus [12];
assign \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|mul1_x [13] = \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult0~8_RESULTA_bus [13];
assign \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|mul1_x [14] = \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult0~8_RESULTA_bus [14];
assign \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|mul1_x [15] = \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult0~8_RESULTA_bus [15];
assign \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|mul1_x [16] = \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult0~8_RESULTA_bus [16];
assign \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|mul1_x [17] = \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult0~8_RESULTA_bus [17];
assign \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|mul1_x [18] = \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult0~8_RESULTA_bus [18];
assign \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|mul1_x [19] = \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult0~8_RESULTA_bus [19];
assign \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|mul1_x [20] = \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult0~8_RESULTA_bus [20];
assign \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|mul1_x [21] = \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult0~8_RESULTA_bus [21];
assign \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|mul1_x [22] = \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult0~8_RESULTA_bus [22];
assign \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|mul1_x [23] = \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult0~8_RESULTA_bus [23];
assign \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|mul1_x [24] = \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult0~8_RESULTA_bus [24];
assign \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|mul1_x [25] = \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult0~8_RESULTA_bus [25];
assign \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|mul1_x [26] = \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult0~8_RESULTA_bus [26];
assign \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|mul1_x [27] = \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult0~8_RESULTA_bus [27];
assign \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|mul1_x [28] = \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult0~8_RESULTA_bus [28];
assign \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|mul1_x [29] = \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult0~8_RESULTA_bus [29];
assign \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|mul1_x [30] = \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult0~8_RESULTA_bus [30];
assign \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|mul1_x [31] = \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult0~8_RESULTA_bus [31];
assign \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult0~16  = \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult0~8_RESULTA_bus [32];
assign \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult0~17  = \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult0~8_RESULTA_bus [33];
assign \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult0~18  = \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult0~8_RESULTA_bus [34];
assign \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult0~19  = \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult0~8_RESULTA_bus [35];
assign \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult0~20  = \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult0~8_RESULTA_bus [36];
assign \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult0~21  = \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult0~8_RESULTA_bus [37];
assign \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult0~22  = \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult0~8_RESULTA_bus [38];
assign \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult0~23  = \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult0~8_RESULTA_bus [39];
assign \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult0~24  = \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult0~8_RESULTA_bus [40];
assign \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult0~25  = \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult0~8_RESULTA_bus [41];
assign \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult0~26  = \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult0~8_RESULTA_bus [42];
assign \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult0~27  = \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult0~8_RESULTA_bus [43];
assign \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult0~28  = \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult0~8_RESULTA_bus [44];
assign \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult0~29  = \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult0~8_RESULTA_bus [45];
assign \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult0~30  = \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult0~8_RESULTA_bus [46];
assign \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult0~31  = \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult0~8_RESULTA_bus [47];
assign \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult0~32  = \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult0~8_RESULTA_bus [48];
assign \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult0~33  = \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult0~8_RESULTA_bus [49];
assign \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult0~34  = \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult0~8_RESULTA_bus [50];
assign \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult0~35  = \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult0~8_RESULTA_bus [51];
assign \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult0~36  = \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult0~8_RESULTA_bus [52];
assign \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult0~37  = \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult0~8_RESULTA_bus [53];
assign \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult0~38  = \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult0~8_RESULTA_bus [54];
assign \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult0~39  = \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult0~8_RESULTA_bus [55];
assign \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult0~40  = \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult0~8_RESULTA_bus [56];
assign \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult0~41  = \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult0~8_RESULTA_bus [57];
assign \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult0~42  = \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult0~8_RESULTA_bus [58];
assign \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult0~43  = \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult0~8_RESULTA_bus [59];
assign \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult0~44  = \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult0~8_RESULTA_bus [60];
assign \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult0~45  = \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult0~8_RESULTA_bus [61];
assign \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult0~46  = \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult0~8_RESULTA_bus [62];
assign \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult0~47  = \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult0~8_RESULTA_bus [63];

assign \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a39~portadataout  = \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus [0];

assign \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a7~portadataout  = \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a40~portadataout  = \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus [0];

assign \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a8~portadataout  = \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];

assign \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a41~portadataout  = \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus [0];

assign \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a9~portadataout  = \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];

assign \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a42~portadataout  = \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus [0];

assign \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a10~portadataout  = \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];

assign \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a43~portadataout  = \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus [0];

assign \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a11~portadataout  = \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [0];

assign \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a44~portadataout  = \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus [0];

assign \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a12~portadataout  = \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];

assign \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a45~portadataout  = \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus [0];

assign \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a13~portadataout  = \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus [0];

assign \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a46~portadataout  = \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus [0];

assign \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a14~portadataout  = \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];

assign \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a47~portadataout  = \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a47_PORTADATAOUT_bus [0];

assign \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a15~portadataout  = \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus [0];

assign \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Mult1~8_resulta  = \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Mult1~8_RESULTA_bus [0];
assign \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Mult1~9  = \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Mult1~8_RESULTA_bus [1];
assign \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Mult1~10  = \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Mult1~8_RESULTA_bus [2];
assign \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Mult1~11  = \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Mult1~8_RESULTA_bus [3];
assign \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Mult1~12  = \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Mult1~8_RESULTA_bus [4];
assign \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Mult1~13  = \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Mult1~8_RESULTA_bus [5];
assign \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Mult1~14  = \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Mult1~8_RESULTA_bus [6];
assign \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Mult1~15  = \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Mult1~8_RESULTA_bus [7];
assign \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|mul2_y [8] = \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Mult1~8_RESULTA_bus [8];
assign \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|mul2_y [9] = \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Mult1~8_RESULTA_bus [9];
assign \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|mul2_y [10] = \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Mult1~8_RESULTA_bus [10];
assign \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|mul2_y [11] = \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Mult1~8_RESULTA_bus [11];
assign \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|mul2_y [12] = \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Mult1~8_RESULTA_bus [12];
assign \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|mul2_y [13] = \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Mult1~8_RESULTA_bus [13];
assign \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|mul2_y [14] = \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Mult1~8_RESULTA_bus [14];
assign \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|mul2_y [15] = \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Mult1~8_RESULTA_bus [15];
assign \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|mul2_y [16] = \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Mult1~8_RESULTA_bus [16];
assign \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|mul2_y [17] = \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Mult1~8_RESULTA_bus [17];
assign \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|mul2_y [18] = \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Mult1~8_RESULTA_bus [18];
assign \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|mul2_y [19] = \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Mult1~8_RESULTA_bus [19];
assign \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|mul2_y [20] = \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Mult1~8_RESULTA_bus [20];
assign \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|mul2_y [21] = \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Mult1~8_RESULTA_bus [21];
assign \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|mul2_y [22] = \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Mult1~8_RESULTA_bus [22];
assign \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|mul2_y [23] = \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Mult1~8_RESULTA_bus [23];
assign \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|mul2_y [24] = \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Mult1~8_RESULTA_bus [24];
assign \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|mul2_y [25] = \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Mult1~8_RESULTA_bus [25];
assign \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|mul2_y [26] = \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Mult1~8_RESULTA_bus [26];
assign \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|mul2_y [27] = \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Mult1~8_RESULTA_bus [27];
assign \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|mul2_y [28] = \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Mult1~8_RESULTA_bus [28];
assign \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|mul2_y [29] = \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Mult1~8_RESULTA_bus [29];
assign \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|mul2_y [30] = \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Mult1~8_RESULTA_bus [30];
assign \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|mul2_y [31] = \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Mult1~8_RESULTA_bus [31];
assign \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Mult1~16  = \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Mult1~8_RESULTA_bus [32];
assign \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Mult1~17  = \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Mult1~8_RESULTA_bus [33];
assign \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Mult1~18  = \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Mult1~8_RESULTA_bus [34];
assign \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Mult1~19  = \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Mult1~8_RESULTA_bus [35];
assign \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Mult1~20  = \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Mult1~8_RESULTA_bus [36];
assign \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Mult1~21  = \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Mult1~8_RESULTA_bus [37];
assign \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Mult1~22  = \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Mult1~8_RESULTA_bus [38];
assign \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Mult1~23  = \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Mult1~8_RESULTA_bus [39];
assign \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Mult1~24  = \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Mult1~8_RESULTA_bus [40];
assign \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Mult1~25  = \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Mult1~8_RESULTA_bus [41];
assign \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Mult1~26  = \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Mult1~8_RESULTA_bus [42];
assign \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Mult1~27  = \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Mult1~8_RESULTA_bus [43];
assign \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Mult1~28  = \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Mult1~8_RESULTA_bus [44];
assign \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Mult1~29  = \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Mult1~8_RESULTA_bus [45];
assign \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Mult1~30  = \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Mult1~8_RESULTA_bus [46];
assign \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Mult1~31  = \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Mult1~8_RESULTA_bus [47];
assign \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Mult1~32  = \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Mult1~8_RESULTA_bus [48];
assign \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Mult1~33  = \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Mult1~8_RESULTA_bus [49];
assign \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Mult1~34  = \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Mult1~8_RESULTA_bus [50];
assign \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Mult1~35  = \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Mult1~8_RESULTA_bus [51];
assign \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Mult1~36  = \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Mult1~8_RESULTA_bus [52];
assign \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Mult1~37  = \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Mult1~8_RESULTA_bus [53];
assign \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Mult1~38  = \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Mult1~8_RESULTA_bus [54];
assign \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Mult1~39  = \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Mult1~8_RESULTA_bus [55];
assign \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Mult1~40  = \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Mult1~8_RESULTA_bus [56];
assign \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Mult1~41  = \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Mult1~8_RESULTA_bus [57];
assign \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Mult1~42  = \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Mult1~8_RESULTA_bus [58];
assign \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Mult1~43  = \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Mult1~8_RESULTA_bus [59];
assign \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Mult1~44  = \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Mult1~8_RESULTA_bus [60];
assign \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Mult1~45  = \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Mult1~8_RESULTA_bus [61];
assign \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Mult1~46  = \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Mult1~8_RESULTA_bus [62];
assign \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Mult1~47  = \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Mult1~8_RESULTA_bus [63];

assign \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Mult0~8_resulta  = \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Mult0~8_RESULTA_bus [0];
assign \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Mult0~9  = \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Mult0~8_RESULTA_bus [1];
assign \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Mult0~10  = \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Mult0~8_RESULTA_bus [2];
assign \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Mult0~11  = \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Mult0~8_RESULTA_bus [3];
assign \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Mult0~12  = \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Mult0~8_RESULTA_bus [4];
assign \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Mult0~13  = \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Mult0~8_RESULTA_bus [5];
assign \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Mult0~14  = \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Mult0~8_RESULTA_bus [6];
assign \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Mult0~15  = \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Mult0~8_RESULTA_bus [7];
assign \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|mul1_y [8] = \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Mult0~8_RESULTA_bus [8];
assign \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|mul1_y [9] = \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Mult0~8_RESULTA_bus [9];
assign \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|mul1_y [10] = \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Mult0~8_RESULTA_bus [10];
assign \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|mul1_y [11] = \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Mult0~8_RESULTA_bus [11];
assign \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|mul1_y [12] = \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Mult0~8_RESULTA_bus [12];
assign \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|mul1_y [13] = \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Mult0~8_RESULTA_bus [13];
assign \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|mul1_y [14] = \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Mult0~8_RESULTA_bus [14];
assign \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|mul1_y [15] = \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Mult0~8_RESULTA_bus [15];
assign \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|mul1_y [16] = \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Mult0~8_RESULTA_bus [16];
assign \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|mul1_y [17] = \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Mult0~8_RESULTA_bus [17];
assign \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|mul1_y [18] = \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Mult0~8_RESULTA_bus [18];
assign \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|mul1_y [19] = \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Mult0~8_RESULTA_bus [19];
assign \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|mul1_y [20] = \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Mult0~8_RESULTA_bus [20];
assign \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|mul1_y [21] = \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Mult0~8_RESULTA_bus [21];
assign \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|mul1_y [22] = \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Mult0~8_RESULTA_bus [22];
assign \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|mul1_y [23] = \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Mult0~8_RESULTA_bus [23];
assign \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|mul1_y [24] = \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Mult0~8_RESULTA_bus [24];
assign \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|mul1_y [25] = \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Mult0~8_RESULTA_bus [25];
assign \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|mul1_y [26] = \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Mult0~8_RESULTA_bus [26];
assign \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|mul1_y [27] = \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Mult0~8_RESULTA_bus [27];
assign \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|mul1_y [28] = \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Mult0~8_RESULTA_bus [28];
assign \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|mul1_y [29] = \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Mult0~8_RESULTA_bus [29];
assign \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|mul1_y [30] = \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Mult0~8_RESULTA_bus [30];
assign \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|mul1_y [31] = \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Mult0~8_RESULTA_bus [31];
assign \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Mult0~16  = \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Mult0~8_RESULTA_bus [32];
assign \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Mult0~17  = \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Mult0~8_RESULTA_bus [33];
assign \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Mult0~18  = \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Mult0~8_RESULTA_bus [34];
assign \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Mult0~19  = \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Mult0~8_RESULTA_bus [35];
assign \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Mult0~20  = \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Mult0~8_RESULTA_bus [36];
assign \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Mult0~21  = \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Mult0~8_RESULTA_bus [37];
assign \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Mult0~22  = \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Mult0~8_RESULTA_bus [38];
assign \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Mult0~23  = \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Mult0~8_RESULTA_bus [39];
assign \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Mult0~24  = \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Mult0~8_RESULTA_bus [40];
assign \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Mult0~25  = \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Mult0~8_RESULTA_bus [41];
assign \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Mult0~26  = \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Mult0~8_RESULTA_bus [42];
assign \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Mult0~27  = \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Mult0~8_RESULTA_bus [43];
assign \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Mult0~28  = \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Mult0~8_RESULTA_bus [44];
assign \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Mult0~29  = \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Mult0~8_RESULTA_bus [45];
assign \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Mult0~30  = \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Mult0~8_RESULTA_bus [46];
assign \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Mult0~31  = \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Mult0~8_RESULTA_bus [47];
assign \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Mult0~32  = \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Mult0~8_RESULTA_bus [48];
assign \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Mult0~33  = \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Mult0~8_RESULTA_bus [49];
assign \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Mult0~34  = \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Mult0~8_RESULTA_bus [50];
assign \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Mult0~35  = \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Mult0~8_RESULTA_bus [51];
assign \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Mult0~36  = \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Mult0~8_RESULTA_bus [52];
assign \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Mult0~37  = \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Mult0~8_RESULTA_bus [53];
assign \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Mult0~38  = \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Mult0~8_RESULTA_bus [54];
assign \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Mult0~39  = \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Mult0~8_RESULTA_bus [55];
assign \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Mult0~40  = \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Mult0~8_RESULTA_bus [56];
assign \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Mult0~41  = \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Mult0~8_RESULTA_bus [57];
assign \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Mult0~42  = \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Mult0~8_RESULTA_bus [58];
assign \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Mult0~43  = \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Mult0~8_RESULTA_bus [59];
assign \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Mult0~44  = \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Mult0~8_RESULTA_bus [60];
assign \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Mult0~45  = \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Mult0~8_RESULTA_bus [61];
assign \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Mult0~46  = \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Mult0~8_RESULTA_bus [62];
assign \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Mult0~47  = \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Mult0~8_RESULTA_bus [63];

assign \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult3~8_resulta  = \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult3~8_RESULTA_bus [0];
assign \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult3~9  = \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult3~8_RESULTA_bus [1];
assign \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult3~10  = \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult3~8_RESULTA_bus [2];
assign \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult3~11  = \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult3~8_RESULTA_bus [3];
assign \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult3~12  = \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult3~8_RESULTA_bus [4];
assign \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult3~13  = \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult3~8_RESULTA_bus [5];
assign \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult3~14  = \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult3~8_RESULTA_bus [6];
assign \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult3~15  = \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult3~8_RESULTA_bus [7];
assign \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|mul4_x [8] = \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult3~8_RESULTA_bus [8];
assign \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|mul4_x [9] = \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult3~8_RESULTA_bus [9];
assign \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|mul4_x [10] = \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult3~8_RESULTA_bus [10];
assign \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|mul4_x [11] = \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult3~8_RESULTA_bus [11];
assign \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|mul4_x [12] = \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult3~8_RESULTA_bus [12];
assign \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|mul4_x [13] = \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult3~8_RESULTA_bus [13];
assign \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|mul4_x [14] = \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult3~8_RESULTA_bus [14];
assign \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|mul4_x [15] = \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult3~8_RESULTA_bus [15];
assign \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|mul4_x [16] = \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult3~8_RESULTA_bus [16];
assign \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|mul4_x [17] = \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult3~8_RESULTA_bus [17];
assign \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|mul4_x [18] = \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult3~8_RESULTA_bus [18];
assign \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|mul4_x [19] = \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult3~8_RESULTA_bus [19];
assign \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|mul4_x [20] = \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult3~8_RESULTA_bus [20];
assign \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|mul4_x [21] = \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult3~8_RESULTA_bus [21];
assign \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|mul4_x [22] = \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult3~8_RESULTA_bus [22];
assign \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|mul4_x [23] = \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult3~8_RESULTA_bus [23];
assign \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|mul4_x [24] = \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult3~8_RESULTA_bus [24];
assign \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|mul4_x [25] = \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult3~8_RESULTA_bus [25];
assign \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|mul4_x [26] = \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult3~8_RESULTA_bus [26];
assign \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|mul4_x [27] = \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult3~8_RESULTA_bus [27];
assign \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|mul4_x [28] = \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult3~8_RESULTA_bus [28];
assign \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|mul4_x [29] = \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult3~8_RESULTA_bus [29];
assign \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|mul4_x [30] = \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult3~8_RESULTA_bus [30];
assign \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|mul4_x [31] = \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult3~8_RESULTA_bus [31];
assign \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult3~16  = \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult3~8_RESULTA_bus [32];
assign \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult3~17  = \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult3~8_RESULTA_bus [33];
assign \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult3~18  = \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult3~8_RESULTA_bus [34];
assign \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult3~19  = \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult3~8_RESULTA_bus [35];
assign \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult3~20  = \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult3~8_RESULTA_bus [36];
assign \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult3~21  = \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult3~8_RESULTA_bus [37];
assign \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult3~22  = \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult3~8_RESULTA_bus [38];
assign \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult3~23  = \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult3~8_RESULTA_bus [39];
assign \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult3~24  = \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult3~8_RESULTA_bus [40];
assign \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult3~25  = \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult3~8_RESULTA_bus [41];
assign \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult3~26  = \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult3~8_RESULTA_bus [42];
assign \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult3~27  = \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult3~8_RESULTA_bus [43];
assign \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult3~28  = \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult3~8_RESULTA_bus [44];
assign \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult3~29  = \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult3~8_RESULTA_bus [45];
assign \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult3~30  = \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult3~8_RESULTA_bus [46];
assign \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult3~31  = \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult3~8_RESULTA_bus [47];
assign \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult3~32  = \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult3~8_RESULTA_bus [48];
assign \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult3~33  = \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult3~8_RESULTA_bus [49];
assign \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult3~34  = \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult3~8_RESULTA_bus [50];
assign \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult3~35  = \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult3~8_RESULTA_bus [51];
assign \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult3~36  = \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult3~8_RESULTA_bus [52];
assign \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult3~37  = \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult3~8_RESULTA_bus [53];
assign \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult3~38  = \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult3~8_RESULTA_bus [54];
assign \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult3~39  = \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult3~8_RESULTA_bus [55];
assign \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult3~40  = \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult3~8_RESULTA_bus [56];
assign \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult3~41  = \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult3~8_RESULTA_bus [57];
assign \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult3~42  = \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult3~8_RESULTA_bus [58];
assign \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult3~43  = \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult3~8_RESULTA_bus [59];
assign \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult3~44  = \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult3~8_RESULTA_bus [60];
assign \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult3~45  = \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult3~8_RESULTA_bus [61];
assign \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult3~46  = \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult3~8_RESULTA_bus [62];
assign \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult3~47  = \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult3~8_RESULTA_bus [63];

assign \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult2~8_resulta  = \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult2~8_RESULTA_bus [0];
assign \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult2~9  = \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult2~8_RESULTA_bus [1];
assign \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult2~10  = \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult2~8_RESULTA_bus [2];
assign \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult2~11  = \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult2~8_RESULTA_bus [3];
assign \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult2~12  = \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult2~8_RESULTA_bus [4];
assign \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult2~13  = \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult2~8_RESULTA_bus [5];
assign \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult2~14  = \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult2~8_RESULTA_bus [6];
assign \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult2~15  = \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult2~8_RESULTA_bus [7];
assign \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|mul3_x [8] = \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult2~8_RESULTA_bus [8];
assign \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|mul3_x [9] = \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult2~8_RESULTA_bus [9];
assign \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|mul3_x [10] = \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult2~8_RESULTA_bus [10];
assign \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|mul3_x [11] = \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult2~8_RESULTA_bus [11];
assign \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|mul3_x [12] = \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult2~8_RESULTA_bus [12];
assign \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|mul3_x [13] = \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult2~8_RESULTA_bus [13];
assign \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|mul3_x [14] = \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult2~8_RESULTA_bus [14];
assign \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|mul3_x [15] = \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult2~8_RESULTA_bus [15];
assign \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|mul3_x [16] = \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult2~8_RESULTA_bus [16];
assign \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|mul3_x [17] = \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult2~8_RESULTA_bus [17];
assign \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|mul3_x [18] = \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult2~8_RESULTA_bus [18];
assign \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|mul3_x [19] = \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult2~8_RESULTA_bus [19];
assign \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|mul3_x [20] = \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult2~8_RESULTA_bus [20];
assign \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|mul3_x [21] = \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult2~8_RESULTA_bus [21];
assign \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|mul3_x [22] = \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult2~8_RESULTA_bus [22];
assign \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|mul3_x [23] = \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult2~8_RESULTA_bus [23];
assign \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|mul3_x [24] = \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult2~8_RESULTA_bus [24];
assign \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|mul3_x [25] = \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult2~8_RESULTA_bus [25];
assign \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|mul3_x [26] = \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult2~8_RESULTA_bus [26];
assign \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|mul3_x [27] = \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult2~8_RESULTA_bus [27];
assign \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|mul3_x [28] = \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult2~8_RESULTA_bus [28];
assign \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|mul3_x [29] = \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult2~8_RESULTA_bus [29];
assign \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|mul3_x [30] = \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult2~8_RESULTA_bus [30];
assign \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|mul3_x [31] = \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult2~8_RESULTA_bus [31];
assign \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult2~16  = \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult2~8_RESULTA_bus [32];
assign \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult2~17  = \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult2~8_RESULTA_bus [33];
assign \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult2~18  = \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult2~8_RESULTA_bus [34];
assign \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult2~19  = \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult2~8_RESULTA_bus [35];
assign \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult2~20  = \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult2~8_RESULTA_bus [36];
assign \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult2~21  = \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult2~8_RESULTA_bus [37];
assign \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult2~22  = \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult2~8_RESULTA_bus [38];
assign \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult2~23  = \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult2~8_RESULTA_bus [39];
assign \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult2~24  = \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult2~8_RESULTA_bus [40];
assign \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult2~25  = \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult2~8_RESULTA_bus [41];
assign \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult2~26  = \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult2~8_RESULTA_bus [42];
assign \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult2~27  = \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult2~8_RESULTA_bus [43];
assign \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult2~28  = \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult2~8_RESULTA_bus [44];
assign \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult2~29  = \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult2~8_RESULTA_bus [45];
assign \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult2~30  = \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult2~8_RESULTA_bus [46];
assign \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult2~31  = \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult2~8_RESULTA_bus [47];
assign \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult2~32  = \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult2~8_RESULTA_bus [48];
assign \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult2~33  = \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult2~8_RESULTA_bus [49];
assign \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult2~34  = \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult2~8_RESULTA_bus [50];
assign \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult2~35  = \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult2~8_RESULTA_bus [51];
assign \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult2~36  = \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult2~8_RESULTA_bus [52];
assign \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult2~37  = \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult2~8_RESULTA_bus [53];
assign \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult2~38  = \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult2~8_RESULTA_bus [54];
assign \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult2~39  = \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult2~8_RESULTA_bus [55];
assign \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult2~40  = \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult2~8_RESULTA_bus [56];
assign \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult2~41  = \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult2~8_RESULTA_bus [57];
assign \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult2~42  = \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult2~8_RESULTA_bus [58];
assign \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult2~43  = \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult2~8_RESULTA_bus [59];
assign \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult2~44  = \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult2~8_RESULTA_bus [60];
assign \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult2~45  = \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult2~8_RESULTA_bus [61];
assign \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult2~46  = \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult2~8_RESULTA_bus [62];
assign \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult2~47  = \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult2~8_RESULTA_bus [63];

assign \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult1~8_resulta  = \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult1~8_RESULTA_bus [0];
assign \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult1~9  = \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult1~8_RESULTA_bus [1];
assign \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult1~10  = \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult1~8_RESULTA_bus [2];
assign \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult1~11  = \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult1~8_RESULTA_bus [3];
assign \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult1~12  = \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult1~8_RESULTA_bus [4];
assign \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult1~13  = \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult1~8_RESULTA_bus [5];
assign \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult1~14  = \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult1~8_RESULTA_bus [6];
assign \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult1~15  = \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult1~8_RESULTA_bus [7];
assign \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|mul2_x [8] = \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult1~8_RESULTA_bus [8];
assign \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|mul2_x [9] = \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult1~8_RESULTA_bus [9];
assign \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|mul2_x [10] = \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult1~8_RESULTA_bus [10];
assign \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|mul2_x [11] = \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult1~8_RESULTA_bus [11];
assign \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|mul2_x [12] = \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult1~8_RESULTA_bus [12];
assign \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|mul2_x [13] = \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult1~8_RESULTA_bus [13];
assign \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|mul2_x [14] = \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult1~8_RESULTA_bus [14];
assign \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|mul2_x [15] = \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult1~8_RESULTA_bus [15];
assign \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|mul2_x [16] = \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult1~8_RESULTA_bus [16];
assign \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|mul2_x [17] = \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult1~8_RESULTA_bus [17];
assign \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|mul2_x [18] = \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult1~8_RESULTA_bus [18];
assign \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|mul2_x [19] = \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult1~8_RESULTA_bus [19];
assign \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|mul2_x [20] = \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult1~8_RESULTA_bus [20];
assign \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|mul2_x [21] = \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult1~8_RESULTA_bus [21];
assign \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|mul2_x [22] = \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult1~8_RESULTA_bus [22];
assign \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|mul2_x [23] = \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult1~8_RESULTA_bus [23];
assign \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|mul2_x [24] = \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult1~8_RESULTA_bus [24];
assign \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|mul2_x [25] = \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult1~8_RESULTA_bus [25];
assign \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|mul2_x [26] = \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult1~8_RESULTA_bus [26];
assign \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|mul2_x [27] = \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult1~8_RESULTA_bus [27];
assign \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|mul2_x [28] = \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult1~8_RESULTA_bus [28];
assign \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|mul2_x [29] = \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult1~8_RESULTA_bus [29];
assign \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|mul2_x [30] = \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult1~8_RESULTA_bus [30];
assign \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|mul2_x [31] = \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult1~8_RESULTA_bus [31];
assign \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult1~16  = \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult1~8_RESULTA_bus [32];
assign \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult1~17  = \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult1~8_RESULTA_bus [33];
assign \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult1~18  = \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult1~8_RESULTA_bus [34];
assign \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult1~19  = \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult1~8_RESULTA_bus [35];
assign \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult1~20  = \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult1~8_RESULTA_bus [36];
assign \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult1~21  = \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult1~8_RESULTA_bus [37];
assign \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult1~22  = \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult1~8_RESULTA_bus [38];
assign \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult1~23  = \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult1~8_RESULTA_bus [39];
assign \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult1~24  = \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult1~8_RESULTA_bus [40];
assign \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult1~25  = \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult1~8_RESULTA_bus [41];
assign \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult1~26  = \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult1~8_RESULTA_bus [42];
assign \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult1~27  = \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult1~8_RESULTA_bus [43];
assign \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult1~28  = \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult1~8_RESULTA_bus [44];
assign \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult1~29  = \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult1~8_RESULTA_bus [45];
assign \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult1~30  = \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult1~8_RESULTA_bus [46];
assign \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult1~31  = \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult1~8_RESULTA_bus [47];
assign \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult1~32  = \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult1~8_RESULTA_bus [48];
assign \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult1~33  = \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult1~8_RESULTA_bus [49];
assign \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult1~34  = \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult1~8_RESULTA_bus [50];
assign \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult1~35  = \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult1~8_RESULTA_bus [51];
assign \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult1~36  = \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult1~8_RESULTA_bus [52];
assign \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult1~37  = \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult1~8_RESULTA_bus [53];
assign \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult1~38  = \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult1~8_RESULTA_bus [54];
assign \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult1~39  = \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult1~8_RESULTA_bus [55];
assign \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult1~40  = \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult1~8_RESULTA_bus [56];
assign \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult1~41  = \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult1~8_RESULTA_bus [57];
assign \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult1~42  = \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult1~8_RESULTA_bus [58];
assign \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult1~43  = \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult1~8_RESULTA_bus [59];
assign \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult1~44  = \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult1~8_RESULTA_bus [60];
assign \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult1~45  = \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult1~8_RESULTA_bus [61];
assign \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult1~46  = \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult1~8_RESULTA_bus [62];
assign \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult1~47  = \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult1~8_RESULTA_bus [63];

assign \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult0~8_resulta  = \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult0~8_RESULTA_bus [0];
assign \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult0~9  = \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult0~8_RESULTA_bus [1];
assign \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult0~10  = \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult0~8_RESULTA_bus [2];
assign \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult0~11  = \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult0~8_RESULTA_bus [3];
assign \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult0~12  = \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult0~8_RESULTA_bus [4];
assign \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult0~13  = \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult0~8_RESULTA_bus [5];
assign \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult0~14  = \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult0~8_RESULTA_bus [6];
assign \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult0~15  = \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult0~8_RESULTA_bus [7];
assign \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|mul1_x [8] = \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult0~8_RESULTA_bus [8];
assign \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|mul1_x [9] = \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult0~8_RESULTA_bus [9];
assign \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|mul1_x [10] = \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult0~8_RESULTA_bus [10];
assign \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|mul1_x [11] = \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult0~8_RESULTA_bus [11];
assign \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|mul1_x [12] = \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult0~8_RESULTA_bus [12];
assign \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|mul1_x [13] = \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult0~8_RESULTA_bus [13];
assign \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|mul1_x [14] = \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult0~8_RESULTA_bus [14];
assign \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|mul1_x [15] = \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult0~8_RESULTA_bus [15];
assign \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|mul1_x [16] = \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult0~8_RESULTA_bus [16];
assign \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|mul1_x [17] = \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult0~8_RESULTA_bus [17];
assign \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|mul1_x [18] = \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult0~8_RESULTA_bus [18];
assign \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|mul1_x [19] = \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult0~8_RESULTA_bus [19];
assign \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|mul1_x [20] = \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult0~8_RESULTA_bus [20];
assign \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|mul1_x [21] = \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult0~8_RESULTA_bus [21];
assign \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|mul1_x [22] = \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult0~8_RESULTA_bus [22];
assign \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|mul1_x [23] = \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult0~8_RESULTA_bus [23];
assign \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|mul1_x [24] = \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult0~8_RESULTA_bus [24];
assign \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|mul1_x [25] = \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult0~8_RESULTA_bus [25];
assign \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|mul1_x [26] = \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult0~8_RESULTA_bus [26];
assign \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|mul1_x [27] = \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult0~8_RESULTA_bus [27];
assign \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|mul1_x [28] = \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult0~8_RESULTA_bus [28];
assign \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|mul1_x [29] = \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult0~8_RESULTA_bus [29];
assign \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|mul1_x [30] = \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult0~8_RESULTA_bus [30];
assign \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|mul1_x [31] = \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult0~8_RESULTA_bus [31];
assign \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult0~16  = \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult0~8_RESULTA_bus [32];
assign \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult0~17  = \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult0~8_RESULTA_bus [33];
assign \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult0~18  = \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult0~8_RESULTA_bus [34];
assign \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult0~19  = \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult0~8_RESULTA_bus [35];
assign \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult0~20  = \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult0~8_RESULTA_bus [36];
assign \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult0~21  = \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult0~8_RESULTA_bus [37];
assign \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult0~22  = \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult0~8_RESULTA_bus [38];
assign \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult0~23  = \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult0~8_RESULTA_bus [39];
assign \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult0~24  = \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult0~8_RESULTA_bus [40];
assign \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult0~25  = \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult0~8_RESULTA_bus [41];
assign \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult0~26  = \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult0~8_RESULTA_bus [42];
assign \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult0~27  = \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult0~8_RESULTA_bus [43];
assign \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult0~28  = \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult0~8_RESULTA_bus [44];
assign \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult0~29  = \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult0~8_RESULTA_bus [45];
assign \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult0~30  = \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult0~8_RESULTA_bus [46];
assign \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult0~31  = \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult0~8_RESULTA_bus [47];
assign \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult0~32  = \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult0~8_RESULTA_bus [48];
assign \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult0~33  = \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult0~8_RESULTA_bus [49];
assign \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult0~34  = \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult0~8_RESULTA_bus [50];
assign \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult0~35  = \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult0~8_RESULTA_bus [51];
assign \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult0~36  = \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult0~8_RESULTA_bus [52];
assign \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult0~37  = \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult0~8_RESULTA_bus [53];
assign \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult0~38  = \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult0~8_RESULTA_bus [54];
assign \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult0~39  = \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult0~8_RESULTA_bus [55];
assign \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult0~40  = \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult0~8_RESULTA_bus [56];
assign \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult0~41  = \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult0~8_RESULTA_bus [57];
assign \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult0~42  = \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult0~8_RESULTA_bus [58];
assign \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult0~43  = \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult0~8_RESULTA_bus [59];
assign \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult0~44  = \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult0~8_RESULTA_bus [60];
assign \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult0~45  = \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult0~8_RESULTA_bus [61];
assign \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult0~46  = \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult0~8_RESULTA_bus [62];
assign \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult0~47  = \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult0~8_RESULTA_bus [63];

assign \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a48~portadataout  = \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus [0];

assign \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a16~portadataout  = \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [0];

assign \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a49~portadataout  = \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus [0];

assign \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a17~portadataout  = \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus [0];

assign \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a50~portadataout  = \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus [0];

assign \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a18~portadataout  = \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [0];

assign \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a51~portadataout  = \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus [0];

assign \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a19~portadataout  = \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus [0];

assign \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a52~portadataout  = \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus [0];

assign \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a20~portadataout  = \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus [0];

assign \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a53~portadataout  = \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a53_PORTADATAOUT_bus [0];

assign \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a21~portadataout  = \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus [0];

assign \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a54~portadataout  = \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus [0];

assign \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a22~portadataout  = \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus [0];

assign \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a55~portadataout  = \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a55_PORTADATAOUT_bus [0];

assign \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a23~portadataout  = \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus [0];

assign \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Mult1~8_resulta  = \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Mult1~8_RESULTA_bus [0];
assign \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Mult1~9  = \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Mult1~8_RESULTA_bus [1];
assign \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Mult1~10  = \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Mult1~8_RESULTA_bus [2];
assign \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Mult1~11  = \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Mult1~8_RESULTA_bus [3];
assign \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Mult1~12  = \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Mult1~8_RESULTA_bus [4];
assign \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Mult1~13  = \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Mult1~8_RESULTA_bus [5];
assign \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Mult1~14  = \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Mult1~8_RESULTA_bus [6];
assign \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Mult1~15  = \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Mult1~8_RESULTA_bus [7];
assign \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|mul2_y [8] = \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Mult1~8_RESULTA_bus [8];
assign \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|mul2_y [9] = \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Mult1~8_RESULTA_bus [9];
assign \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|mul2_y [10] = \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Mult1~8_RESULTA_bus [10];
assign \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|mul2_y [11] = \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Mult1~8_RESULTA_bus [11];
assign \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|mul2_y [12] = \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Mult1~8_RESULTA_bus [12];
assign \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|mul2_y [13] = \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Mult1~8_RESULTA_bus [13];
assign \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|mul2_y [14] = \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Mult1~8_RESULTA_bus [14];
assign \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|mul2_y [15] = \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Mult1~8_RESULTA_bus [15];
assign \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|mul2_y [16] = \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Mult1~8_RESULTA_bus [16];
assign \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|mul2_y [17] = \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Mult1~8_RESULTA_bus [17];
assign \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|mul2_y [18] = \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Mult1~8_RESULTA_bus [18];
assign \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|mul2_y [19] = \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Mult1~8_RESULTA_bus [19];
assign \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|mul2_y [20] = \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Mult1~8_RESULTA_bus [20];
assign \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|mul2_y [21] = \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Mult1~8_RESULTA_bus [21];
assign \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|mul2_y [22] = \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Mult1~8_RESULTA_bus [22];
assign \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|mul2_y [23] = \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Mult1~8_RESULTA_bus [23];
assign \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|mul2_y [24] = \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Mult1~8_RESULTA_bus [24];
assign \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|mul2_y [25] = \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Mult1~8_RESULTA_bus [25];
assign \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|mul2_y [26] = \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Mult1~8_RESULTA_bus [26];
assign \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|mul2_y [27] = \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Mult1~8_RESULTA_bus [27];
assign \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|mul2_y [28] = \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Mult1~8_RESULTA_bus [28];
assign \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|mul2_y [29] = \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Mult1~8_RESULTA_bus [29];
assign \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|mul2_y [30] = \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Mult1~8_RESULTA_bus [30];
assign \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|mul2_y [31] = \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Mult1~8_RESULTA_bus [31];
assign \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Mult1~16  = \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Mult1~8_RESULTA_bus [32];
assign \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Mult1~17  = \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Mult1~8_RESULTA_bus [33];
assign \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Mult1~18  = \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Mult1~8_RESULTA_bus [34];
assign \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Mult1~19  = \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Mult1~8_RESULTA_bus [35];
assign \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Mult1~20  = \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Mult1~8_RESULTA_bus [36];
assign \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Mult1~21  = \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Mult1~8_RESULTA_bus [37];
assign \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Mult1~22  = \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Mult1~8_RESULTA_bus [38];
assign \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Mult1~23  = \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Mult1~8_RESULTA_bus [39];
assign \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Mult1~24  = \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Mult1~8_RESULTA_bus [40];
assign \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Mult1~25  = \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Mult1~8_RESULTA_bus [41];
assign \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Mult1~26  = \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Mult1~8_RESULTA_bus [42];
assign \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Mult1~27  = \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Mult1~8_RESULTA_bus [43];
assign \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Mult1~28  = \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Mult1~8_RESULTA_bus [44];
assign \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Mult1~29  = \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Mult1~8_RESULTA_bus [45];
assign \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Mult1~30  = \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Mult1~8_RESULTA_bus [46];
assign \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Mult1~31  = \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Mult1~8_RESULTA_bus [47];
assign \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Mult1~32  = \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Mult1~8_RESULTA_bus [48];
assign \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Mult1~33  = \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Mult1~8_RESULTA_bus [49];
assign \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Mult1~34  = \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Mult1~8_RESULTA_bus [50];
assign \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Mult1~35  = \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Mult1~8_RESULTA_bus [51];
assign \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Mult1~36  = \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Mult1~8_RESULTA_bus [52];
assign \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Mult1~37  = \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Mult1~8_RESULTA_bus [53];
assign \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Mult1~38  = \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Mult1~8_RESULTA_bus [54];
assign \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Mult1~39  = \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Mult1~8_RESULTA_bus [55];
assign \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Mult1~40  = \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Mult1~8_RESULTA_bus [56];
assign \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Mult1~41  = \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Mult1~8_RESULTA_bus [57];
assign \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Mult1~42  = \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Mult1~8_RESULTA_bus [58];
assign \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Mult1~43  = \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Mult1~8_RESULTA_bus [59];
assign \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Mult1~44  = \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Mult1~8_RESULTA_bus [60];
assign \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Mult1~45  = \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Mult1~8_RESULTA_bus [61];
assign \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Mult1~46  = \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Mult1~8_RESULTA_bus [62];
assign \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Mult1~47  = \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Mult1~8_RESULTA_bus [63];

assign \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Mult0~8_resulta  = \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Mult0~8_RESULTA_bus [0];
assign \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Mult0~9  = \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Mult0~8_RESULTA_bus [1];
assign \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Mult0~10  = \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Mult0~8_RESULTA_bus [2];
assign \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Mult0~11  = \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Mult0~8_RESULTA_bus [3];
assign \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Mult0~12  = \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Mult0~8_RESULTA_bus [4];
assign \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Mult0~13  = \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Mult0~8_RESULTA_bus [5];
assign \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Mult0~14  = \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Mult0~8_RESULTA_bus [6];
assign \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Mult0~15  = \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Mult0~8_RESULTA_bus [7];
assign \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|mul1_y [8] = \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Mult0~8_RESULTA_bus [8];
assign \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|mul1_y [9] = \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Mult0~8_RESULTA_bus [9];
assign \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|mul1_y [10] = \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Mult0~8_RESULTA_bus [10];
assign \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|mul1_y [11] = \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Mult0~8_RESULTA_bus [11];
assign \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|mul1_y [12] = \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Mult0~8_RESULTA_bus [12];
assign \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|mul1_y [13] = \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Mult0~8_RESULTA_bus [13];
assign \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|mul1_y [14] = \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Mult0~8_RESULTA_bus [14];
assign \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|mul1_y [15] = \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Mult0~8_RESULTA_bus [15];
assign \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|mul1_y [16] = \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Mult0~8_RESULTA_bus [16];
assign \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|mul1_y [17] = \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Mult0~8_RESULTA_bus [17];
assign \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|mul1_y [18] = \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Mult0~8_RESULTA_bus [18];
assign \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|mul1_y [19] = \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Mult0~8_RESULTA_bus [19];
assign \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|mul1_y [20] = \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Mult0~8_RESULTA_bus [20];
assign \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|mul1_y [21] = \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Mult0~8_RESULTA_bus [21];
assign \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|mul1_y [22] = \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Mult0~8_RESULTA_bus [22];
assign \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|mul1_y [23] = \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Mult0~8_RESULTA_bus [23];
assign \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|mul1_y [24] = \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Mult0~8_RESULTA_bus [24];
assign \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|mul1_y [25] = \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Mult0~8_RESULTA_bus [25];
assign \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|mul1_y [26] = \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Mult0~8_RESULTA_bus [26];
assign \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|mul1_y [27] = \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Mult0~8_RESULTA_bus [27];
assign \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|mul1_y [28] = \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Mult0~8_RESULTA_bus [28];
assign \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|mul1_y [29] = \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Mult0~8_RESULTA_bus [29];
assign \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|mul1_y [30] = \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Mult0~8_RESULTA_bus [30];
assign \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|mul1_y [31] = \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Mult0~8_RESULTA_bus [31];
assign \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Mult0~16  = \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Mult0~8_RESULTA_bus [32];
assign \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Mult0~17  = \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Mult0~8_RESULTA_bus [33];
assign \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Mult0~18  = \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Mult0~8_RESULTA_bus [34];
assign \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Mult0~19  = \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Mult0~8_RESULTA_bus [35];
assign \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Mult0~20  = \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Mult0~8_RESULTA_bus [36];
assign \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Mult0~21  = \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Mult0~8_RESULTA_bus [37];
assign \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Mult0~22  = \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Mult0~8_RESULTA_bus [38];
assign \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Mult0~23  = \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Mult0~8_RESULTA_bus [39];
assign \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Mult0~24  = \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Mult0~8_RESULTA_bus [40];
assign \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Mult0~25  = \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Mult0~8_RESULTA_bus [41];
assign \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Mult0~26  = \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Mult0~8_RESULTA_bus [42];
assign \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Mult0~27  = \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Mult0~8_RESULTA_bus [43];
assign \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Mult0~28  = \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Mult0~8_RESULTA_bus [44];
assign \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Mult0~29  = \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Mult0~8_RESULTA_bus [45];
assign \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Mult0~30  = \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Mult0~8_RESULTA_bus [46];
assign \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Mult0~31  = \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Mult0~8_RESULTA_bus [47];
assign \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Mult0~32  = \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Mult0~8_RESULTA_bus [48];
assign \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Mult0~33  = \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Mult0~8_RESULTA_bus [49];
assign \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Mult0~34  = \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Mult0~8_RESULTA_bus [50];
assign \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Mult0~35  = \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Mult0~8_RESULTA_bus [51];
assign \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Mult0~36  = \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Mult0~8_RESULTA_bus [52];
assign \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Mult0~37  = \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Mult0~8_RESULTA_bus [53];
assign \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Mult0~38  = \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Mult0~8_RESULTA_bus [54];
assign \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Mult0~39  = \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Mult0~8_RESULTA_bus [55];
assign \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Mult0~40  = \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Mult0~8_RESULTA_bus [56];
assign \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Mult0~41  = \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Mult0~8_RESULTA_bus [57];
assign \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Mult0~42  = \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Mult0~8_RESULTA_bus [58];
assign \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Mult0~43  = \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Mult0~8_RESULTA_bus [59];
assign \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Mult0~44  = \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Mult0~8_RESULTA_bus [60];
assign \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Mult0~45  = \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Mult0~8_RESULTA_bus [61];
assign \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Mult0~46  = \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Mult0~8_RESULTA_bus [62];
assign \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Mult0~47  = \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Mult0~8_RESULTA_bus [63];

assign \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult3~8_resulta  = \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult3~8_RESULTA_bus [0];
assign \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult3~9  = \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult3~8_RESULTA_bus [1];
assign \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult3~10  = \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult3~8_RESULTA_bus [2];
assign \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult3~11  = \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult3~8_RESULTA_bus [3];
assign \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult3~12  = \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult3~8_RESULTA_bus [4];
assign \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult3~13  = \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult3~8_RESULTA_bus [5];
assign \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult3~14  = \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult3~8_RESULTA_bus [6];
assign \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult3~15  = \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult3~8_RESULTA_bus [7];
assign \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|mul4_x [8] = \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult3~8_RESULTA_bus [8];
assign \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|mul4_x [9] = \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult3~8_RESULTA_bus [9];
assign \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|mul4_x [10] = \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult3~8_RESULTA_bus [10];
assign \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|mul4_x [11] = \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult3~8_RESULTA_bus [11];
assign \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|mul4_x [12] = \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult3~8_RESULTA_bus [12];
assign \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|mul4_x [13] = \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult3~8_RESULTA_bus [13];
assign \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|mul4_x [14] = \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult3~8_RESULTA_bus [14];
assign \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|mul4_x [15] = \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult3~8_RESULTA_bus [15];
assign \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|mul4_x [16] = \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult3~8_RESULTA_bus [16];
assign \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|mul4_x [17] = \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult3~8_RESULTA_bus [17];
assign \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|mul4_x [18] = \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult3~8_RESULTA_bus [18];
assign \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|mul4_x [19] = \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult3~8_RESULTA_bus [19];
assign \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|mul4_x [20] = \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult3~8_RESULTA_bus [20];
assign \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|mul4_x [21] = \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult3~8_RESULTA_bus [21];
assign \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|mul4_x [22] = \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult3~8_RESULTA_bus [22];
assign \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|mul4_x [23] = \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult3~8_RESULTA_bus [23];
assign \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|mul4_x [24] = \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult3~8_RESULTA_bus [24];
assign \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|mul4_x [25] = \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult3~8_RESULTA_bus [25];
assign \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|mul4_x [26] = \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult3~8_RESULTA_bus [26];
assign \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|mul4_x [27] = \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult3~8_RESULTA_bus [27];
assign \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|mul4_x [28] = \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult3~8_RESULTA_bus [28];
assign \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|mul4_x [29] = \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult3~8_RESULTA_bus [29];
assign \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|mul4_x [30] = \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult3~8_RESULTA_bus [30];
assign \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|mul4_x [31] = \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult3~8_RESULTA_bus [31];
assign \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult3~16  = \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult3~8_RESULTA_bus [32];
assign \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult3~17  = \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult3~8_RESULTA_bus [33];
assign \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult3~18  = \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult3~8_RESULTA_bus [34];
assign \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult3~19  = \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult3~8_RESULTA_bus [35];
assign \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult3~20  = \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult3~8_RESULTA_bus [36];
assign \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult3~21  = \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult3~8_RESULTA_bus [37];
assign \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult3~22  = \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult3~8_RESULTA_bus [38];
assign \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult3~23  = \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult3~8_RESULTA_bus [39];
assign \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult3~24  = \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult3~8_RESULTA_bus [40];
assign \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult3~25  = \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult3~8_RESULTA_bus [41];
assign \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult3~26  = \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult3~8_RESULTA_bus [42];
assign \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult3~27  = \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult3~8_RESULTA_bus [43];
assign \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult3~28  = \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult3~8_RESULTA_bus [44];
assign \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult3~29  = \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult3~8_RESULTA_bus [45];
assign \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult3~30  = \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult3~8_RESULTA_bus [46];
assign \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult3~31  = \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult3~8_RESULTA_bus [47];
assign \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult3~32  = \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult3~8_RESULTA_bus [48];
assign \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult3~33  = \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult3~8_RESULTA_bus [49];
assign \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult3~34  = \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult3~8_RESULTA_bus [50];
assign \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult3~35  = \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult3~8_RESULTA_bus [51];
assign \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult3~36  = \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult3~8_RESULTA_bus [52];
assign \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult3~37  = \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult3~8_RESULTA_bus [53];
assign \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult3~38  = \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult3~8_RESULTA_bus [54];
assign \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult3~39  = \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult3~8_RESULTA_bus [55];
assign \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult3~40  = \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult3~8_RESULTA_bus [56];
assign \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult3~41  = \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult3~8_RESULTA_bus [57];
assign \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult3~42  = \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult3~8_RESULTA_bus [58];
assign \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult3~43  = \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult3~8_RESULTA_bus [59];
assign \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult3~44  = \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult3~8_RESULTA_bus [60];
assign \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult3~45  = \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult3~8_RESULTA_bus [61];
assign \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult3~46  = \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult3~8_RESULTA_bus [62];
assign \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult3~47  = \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult3~8_RESULTA_bus [63];

assign \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult2~8_resulta  = \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult2~8_RESULTA_bus [0];
assign \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult2~9  = \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult2~8_RESULTA_bus [1];
assign \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult2~10  = \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult2~8_RESULTA_bus [2];
assign \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult2~11  = \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult2~8_RESULTA_bus [3];
assign \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult2~12  = \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult2~8_RESULTA_bus [4];
assign \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult2~13  = \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult2~8_RESULTA_bus [5];
assign \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult2~14  = \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult2~8_RESULTA_bus [6];
assign \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult2~15  = \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult2~8_RESULTA_bus [7];
assign \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|mul3_x [8] = \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult2~8_RESULTA_bus [8];
assign \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|mul3_x [9] = \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult2~8_RESULTA_bus [9];
assign \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|mul3_x [10] = \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult2~8_RESULTA_bus [10];
assign \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|mul3_x [11] = \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult2~8_RESULTA_bus [11];
assign \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|mul3_x [12] = \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult2~8_RESULTA_bus [12];
assign \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|mul3_x [13] = \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult2~8_RESULTA_bus [13];
assign \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|mul3_x [14] = \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult2~8_RESULTA_bus [14];
assign \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|mul3_x [15] = \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult2~8_RESULTA_bus [15];
assign \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|mul3_x [16] = \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult2~8_RESULTA_bus [16];
assign \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|mul3_x [17] = \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult2~8_RESULTA_bus [17];
assign \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|mul3_x [18] = \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult2~8_RESULTA_bus [18];
assign \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|mul3_x [19] = \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult2~8_RESULTA_bus [19];
assign \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|mul3_x [20] = \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult2~8_RESULTA_bus [20];
assign \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|mul3_x [21] = \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult2~8_RESULTA_bus [21];
assign \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|mul3_x [22] = \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult2~8_RESULTA_bus [22];
assign \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|mul3_x [23] = \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult2~8_RESULTA_bus [23];
assign \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|mul3_x [24] = \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult2~8_RESULTA_bus [24];
assign \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|mul3_x [25] = \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult2~8_RESULTA_bus [25];
assign \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|mul3_x [26] = \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult2~8_RESULTA_bus [26];
assign \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|mul3_x [27] = \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult2~8_RESULTA_bus [27];
assign \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|mul3_x [28] = \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult2~8_RESULTA_bus [28];
assign \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|mul3_x [29] = \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult2~8_RESULTA_bus [29];
assign \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|mul3_x [30] = \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult2~8_RESULTA_bus [30];
assign \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|mul3_x [31] = \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult2~8_RESULTA_bus [31];
assign \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult2~16  = \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult2~8_RESULTA_bus [32];
assign \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult2~17  = \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult2~8_RESULTA_bus [33];
assign \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult2~18  = \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult2~8_RESULTA_bus [34];
assign \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult2~19  = \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult2~8_RESULTA_bus [35];
assign \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult2~20  = \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult2~8_RESULTA_bus [36];
assign \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult2~21  = \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult2~8_RESULTA_bus [37];
assign \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult2~22  = \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult2~8_RESULTA_bus [38];
assign \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult2~23  = \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult2~8_RESULTA_bus [39];
assign \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult2~24  = \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult2~8_RESULTA_bus [40];
assign \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult2~25  = \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult2~8_RESULTA_bus [41];
assign \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult2~26  = \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult2~8_RESULTA_bus [42];
assign \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult2~27  = \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult2~8_RESULTA_bus [43];
assign \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult2~28  = \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult2~8_RESULTA_bus [44];
assign \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult2~29  = \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult2~8_RESULTA_bus [45];
assign \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult2~30  = \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult2~8_RESULTA_bus [46];
assign \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult2~31  = \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult2~8_RESULTA_bus [47];
assign \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult2~32  = \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult2~8_RESULTA_bus [48];
assign \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult2~33  = \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult2~8_RESULTA_bus [49];
assign \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult2~34  = \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult2~8_RESULTA_bus [50];
assign \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult2~35  = \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult2~8_RESULTA_bus [51];
assign \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult2~36  = \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult2~8_RESULTA_bus [52];
assign \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult2~37  = \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult2~8_RESULTA_bus [53];
assign \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult2~38  = \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult2~8_RESULTA_bus [54];
assign \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult2~39  = \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult2~8_RESULTA_bus [55];
assign \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult2~40  = \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult2~8_RESULTA_bus [56];
assign \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult2~41  = \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult2~8_RESULTA_bus [57];
assign \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult2~42  = \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult2~8_RESULTA_bus [58];
assign \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult2~43  = \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult2~8_RESULTA_bus [59];
assign \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult2~44  = \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult2~8_RESULTA_bus [60];
assign \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult2~45  = \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult2~8_RESULTA_bus [61];
assign \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult2~46  = \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult2~8_RESULTA_bus [62];
assign \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult2~47  = \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult2~8_RESULTA_bus [63];

assign \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult1~8_resulta  = \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult1~8_RESULTA_bus [0];
assign \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult1~9  = \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult1~8_RESULTA_bus [1];
assign \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult1~10  = \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult1~8_RESULTA_bus [2];
assign \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult1~11  = \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult1~8_RESULTA_bus [3];
assign \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult1~12  = \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult1~8_RESULTA_bus [4];
assign \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult1~13  = \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult1~8_RESULTA_bus [5];
assign \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult1~14  = \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult1~8_RESULTA_bus [6];
assign \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult1~15  = \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult1~8_RESULTA_bus [7];
assign \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|mul2_x [8] = \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult1~8_RESULTA_bus [8];
assign \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|mul2_x [9] = \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult1~8_RESULTA_bus [9];
assign \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|mul2_x [10] = \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult1~8_RESULTA_bus [10];
assign \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|mul2_x [11] = \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult1~8_RESULTA_bus [11];
assign \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|mul2_x [12] = \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult1~8_RESULTA_bus [12];
assign \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|mul2_x [13] = \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult1~8_RESULTA_bus [13];
assign \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|mul2_x [14] = \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult1~8_RESULTA_bus [14];
assign \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|mul2_x [15] = \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult1~8_RESULTA_bus [15];
assign \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|mul2_x [16] = \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult1~8_RESULTA_bus [16];
assign \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|mul2_x [17] = \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult1~8_RESULTA_bus [17];
assign \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|mul2_x [18] = \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult1~8_RESULTA_bus [18];
assign \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|mul2_x [19] = \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult1~8_RESULTA_bus [19];
assign \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|mul2_x [20] = \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult1~8_RESULTA_bus [20];
assign \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|mul2_x [21] = \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult1~8_RESULTA_bus [21];
assign \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|mul2_x [22] = \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult1~8_RESULTA_bus [22];
assign \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|mul2_x [23] = \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult1~8_RESULTA_bus [23];
assign \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|mul2_x [24] = \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult1~8_RESULTA_bus [24];
assign \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|mul2_x [25] = \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult1~8_RESULTA_bus [25];
assign \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|mul2_x [26] = \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult1~8_RESULTA_bus [26];
assign \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|mul2_x [27] = \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult1~8_RESULTA_bus [27];
assign \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|mul2_x [28] = \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult1~8_RESULTA_bus [28];
assign \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|mul2_x [29] = \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult1~8_RESULTA_bus [29];
assign \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|mul2_x [30] = \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult1~8_RESULTA_bus [30];
assign \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|mul2_x [31] = \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult1~8_RESULTA_bus [31];
assign \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult1~16  = \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult1~8_RESULTA_bus [32];
assign \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult1~17  = \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult1~8_RESULTA_bus [33];
assign \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult1~18  = \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult1~8_RESULTA_bus [34];
assign \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult1~19  = \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult1~8_RESULTA_bus [35];
assign \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult1~20  = \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult1~8_RESULTA_bus [36];
assign \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult1~21  = \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult1~8_RESULTA_bus [37];
assign \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult1~22  = \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult1~8_RESULTA_bus [38];
assign \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult1~23  = \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult1~8_RESULTA_bus [39];
assign \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult1~24  = \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult1~8_RESULTA_bus [40];
assign \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult1~25  = \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult1~8_RESULTA_bus [41];
assign \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult1~26  = \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult1~8_RESULTA_bus [42];
assign \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult1~27  = \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult1~8_RESULTA_bus [43];
assign \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult1~28  = \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult1~8_RESULTA_bus [44];
assign \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult1~29  = \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult1~8_RESULTA_bus [45];
assign \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult1~30  = \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult1~8_RESULTA_bus [46];
assign \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult1~31  = \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult1~8_RESULTA_bus [47];
assign \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult1~32  = \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult1~8_RESULTA_bus [48];
assign \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult1~33  = \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult1~8_RESULTA_bus [49];
assign \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult1~34  = \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult1~8_RESULTA_bus [50];
assign \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult1~35  = \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult1~8_RESULTA_bus [51];
assign \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult1~36  = \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult1~8_RESULTA_bus [52];
assign \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult1~37  = \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult1~8_RESULTA_bus [53];
assign \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult1~38  = \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult1~8_RESULTA_bus [54];
assign \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult1~39  = \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult1~8_RESULTA_bus [55];
assign \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult1~40  = \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult1~8_RESULTA_bus [56];
assign \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult1~41  = \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult1~8_RESULTA_bus [57];
assign \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult1~42  = \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult1~8_RESULTA_bus [58];
assign \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult1~43  = \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult1~8_RESULTA_bus [59];
assign \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult1~44  = \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult1~8_RESULTA_bus [60];
assign \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult1~45  = \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult1~8_RESULTA_bus [61];
assign \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult1~46  = \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult1~8_RESULTA_bus [62];
assign \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult1~47  = \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult1~8_RESULTA_bus [63];

assign \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult0~8_resulta  = \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult0~8_RESULTA_bus [0];
assign \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult0~9  = \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult0~8_RESULTA_bus [1];
assign \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult0~10  = \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult0~8_RESULTA_bus [2];
assign \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult0~11  = \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult0~8_RESULTA_bus [3];
assign \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult0~12  = \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult0~8_RESULTA_bus [4];
assign \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult0~13  = \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult0~8_RESULTA_bus [5];
assign \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult0~14  = \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult0~8_RESULTA_bus [6];
assign \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult0~15  = \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult0~8_RESULTA_bus [7];
assign \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|mul1_x [8] = \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult0~8_RESULTA_bus [8];
assign \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|mul1_x [9] = \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult0~8_RESULTA_bus [9];
assign \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|mul1_x [10] = \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult0~8_RESULTA_bus [10];
assign \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|mul1_x [11] = \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult0~8_RESULTA_bus [11];
assign \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|mul1_x [12] = \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult0~8_RESULTA_bus [12];
assign \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|mul1_x [13] = \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult0~8_RESULTA_bus [13];
assign \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|mul1_x [14] = \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult0~8_RESULTA_bus [14];
assign \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|mul1_x [15] = \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult0~8_RESULTA_bus [15];
assign \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|mul1_x [16] = \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult0~8_RESULTA_bus [16];
assign \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|mul1_x [17] = \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult0~8_RESULTA_bus [17];
assign \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|mul1_x [18] = \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult0~8_RESULTA_bus [18];
assign \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|mul1_x [19] = \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult0~8_RESULTA_bus [19];
assign \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|mul1_x [20] = \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult0~8_RESULTA_bus [20];
assign \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|mul1_x [21] = \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult0~8_RESULTA_bus [21];
assign \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|mul1_x [22] = \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult0~8_RESULTA_bus [22];
assign \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|mul1_x [23] = \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult0~8_RESULTA_bus [23];
assign \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|mul1_x [24] = \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult0~8_RESULTA_bus [24];
assign \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|mul1_x [25] = \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult0~8_RESULTA_bus [25];
assign \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|mul1_x [26] = \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult0~8_RESULTA_bus [26];
assign \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|mul1_x [27] = \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult0~8_RESULTA_bus [27];
assign \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|mul1_x [28] = \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult0~8_RESULTA_bus [28];
assign \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|mul1_x [29] = \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult0~8_RESULTA_bus [29];
assign \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|mul1_x [30] = \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult0~8_RESULTA_bus [30];
assign \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|mul1_x [31] = \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult0~8_RESULTA_bus [31];
assign \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult0~16  = \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult0~8_RESULTA_bus [32];
assign \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult0~17  = \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult0~8_RESULTA_bus [33];
assign \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult0~18  = \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult0~8_RESULTA_bus [34];
assign \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult0~19  = \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult0~8_RESULTA_bus [35];
assign \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult0~20  = \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult0~8_RESULTA_bus [36];
assign \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult0~21  = \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult0~8_RESULTA_bus [37];
assign \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult0~22  = \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult0~8_RESULTA_bus [38];
assign \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult0~23  = \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult0~8_RESULTA_bus [39];
assign \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult0~24  = \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult0~8_RESULTA_bus [40];
assign \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult0~25  = \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult0~8_RESULTA_bus [41];
assign \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult0~26  = \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult0~8_RESULTA_bus [42];
assign \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult0~27  = \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult0~8_RESULTA_bus [43];
assign \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult0~28  = \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult0~8_RESULTA_bus [44];
assign \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult0~29  = \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult0~8_RESULTA_bus [45];
assign \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult0~30  = \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult0~8_RESULTA_bus [46];
assign \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult0~31  = \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult0~8_RESULTA_bus [47];
assign \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult0~32  = \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult0~8_RESULTA_bus [48];
assign \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult0~33  = \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult0~8_RESULTA_bus [49];
assign \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult0~34  = \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult0~8_RESULTA_bus [50];
assign \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult0~35  = \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult0~8_RESULTA_bus [51];
assign \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult0~36  = \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult0~8_RESULTA_bus [52];
assign \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult0~37  = \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult0~8_RESULTA_bus [53];
assign \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult0~38  = \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult0~8_RESULTA_bus [54];
assign \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult0~39  = \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult0~8_RESULTA_bus [55];
assign \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult0~40  = \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult0~8_RESULTA_bus [56];
assign \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult0~41  = \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult0~8_RESULTA_bus [57];
assign \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult0~42  = \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult0~8_RESULTA_bus [58];
assign \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult0~43  = \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult0~8_RESULTA_bus [59];
assign \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult0~44  = \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult0~8_RESULTA_bus [60];
assign \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult0~45  = \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult0~8_RESULTA_bus [61];
assign \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult0~46  = \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult0~8_RESULTA_bus [62];
assign \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult0~47  = \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult0~8_RESULTA_bus [63];

assign \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a56~portadataout  = \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus [0];

assign \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a24~portadataout  = \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus [0];

assign \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a57~portadataout  = \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a57_PORTADATAOUT_bus [0];

assign \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a25~portadataout  = \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus [0];

assign \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a58~portadataout  = \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus [0];

assign \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a26~portadataout  = \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus [0];

assign \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a59~portadataout  = \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a59_PORTADATAOUT_bus [0];

assign \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a27~portadataout  = \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus [0];

assign \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a60~portadataout  = \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a60_PORTADATAOUT_bus [0];

assign \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a28~portadataout  = \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus [0];

assign \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a61~portadataout  = \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a61_PORTADATAOUT_bus [0];

assign \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a29~portadataout  = \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus [0];

assign \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a62~portadataout  = \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a62_PORTADATAOUT_bus [0];

assign \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a30~portadataout  = \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus [0];

assign \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a63~portadataout  = \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a63_PORTADATAOUT_bus [0];

assign \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a31~portadataout  = \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus [0];

assign \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Mult1~8_resulta  = \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Mult1~8_RESULTA_bus [0];
assign \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Mult1~9  = \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Mult1~8_RESULTA_bus [1];
assign \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Mult1~10  = \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Mult1~8_RESULTA_bus [2];
assign \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Mult1~11  = \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Mult1~8_RESULTA_bus [3];
assign \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Mult1~12  = \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Mult1~8_RESULTA_bus [4];
assign \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Mult1~13  = \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Mult1~8_RESULTA_bus [5];
assign \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Mult1~14  = \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Mult1~8_RESULTA_bus [6];
assign \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Mult1~15  = \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Mult1~8_RESULTA_bus [7];
assign \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|mul2_y [8] = \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Mult1~8_RESULTA_bus [8];
assign \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|mul2_y [9] = \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Mult1~8_RESULTA_bus [9];
assign \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|mul2_y [10] = \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Mult1~8_RESULTA_bus [10];
assign \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|mul2_y [11] = \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Mult1~8_RESULTA_bus [11];
assign \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|mul2_y [12] = \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Mult1~8_RESULTA_bus [12];
assign \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|mul2_y [13] = \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Mult1~8_RESULTA_bus [13];
assign \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|mul2_y [14] = \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Mult1~8_RESULTA_bus [14];
assign \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|mul2_y [15] = \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Mult1~8_RESULTA_bus [15];
assign \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|mul2_y [16] = \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Mult1~8_RESULTA_bus [16];
assign \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|mul2_y [17] = \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Mult1~8_RESULTA_bus [17];
assign \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|mul2_y [18] = \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Mult1~8_RESULTA_bus [18];
assign \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|mul2_y [19] = \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Mult1~8_RESULTA_bus [19];
assign \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|mul2_y [20] = \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Mult1~8_RESULTA_bus [20];
assign \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|mul2_y [21] = \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Mult1~8_RESULTA_bus [21];
assign \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|mul2_y [22] = \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Mult1~8_RESULTA_bus [22];
assign \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|mul2_y [23] = \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Mult1~8_RESULTA_bus [23];
assign \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|mul2_y [24] = \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Mult1~8_RESULTA_bus [24];
assign \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|mul2_y [25] = \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Mult1~8_RESULTA_bus [25];
assign \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|mul2_y [26] = \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Mult1~8_RESULTA_bus [26];
assign \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|mul2_y [27] = \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Mult1~8_RESULTA_bus [27];
assign \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|mul2_y [28] = \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Mult1~8_RESULTA_bus [28];
assign \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|mul2_y [29] = \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Mult1~8_RESULTA_bus [29];
assign \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|mul2_y [30] = \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Mult1~8_RESULTA_bus [30];
assign \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|mul2_y [31] = \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Mult1~8_RESULTA_bus [31];
assign \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Mult1~16  = \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Mult1~8_RESULTA_bus [32];
assign \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Mult1~17  = \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Mult1~8_RESULTA_bus [33];
assign \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Mult1~18  = \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Mult1~8_RESULTA_bus [34];
assign \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Mult1~19  = \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Mult1~8_RESULTA_bus [35];
assign \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Mult1~20  = \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Mult1~8_RESULTA_bus [36];
assign \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Mult1~21  = \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Mult1~8_RESULTA_bus [37];
assign \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Mult1~22  = \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Mult1~8_RESULTA_bus [38];
assign \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Mult1~23  = \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Mult1~8_RESULTA_bus [39];
assign \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Mult1~24  = \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Mult1~8_RESULTA_bus [40];
assign \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Mult1~25  = \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Mult1~8_RESULTA_bus [41];
assign \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Mult1~26  = \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Mult1~8_RESULTA_bus [42];
assign \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Mult1~27  = \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Mult1~8_RESULTA_bus [43];
assign \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Mult1~28  = \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Mult1~8_RESULTA_bus [44];
assign \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Mult1~29  = \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Mult1~8_RESULTA_bus [45];
assign \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Mult1~30  = \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Mult1~8_RESULTA_bus [46];
assign \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Mult1~31  = \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Mult1~8_RESULTA_bus [47];
assign \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Mult1~32  = \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Mult1~8_RESULTA_bus [48];
assign \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Mult1~33  = \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Mult1~8_RESULTA_bus [49];
assign \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Mult1~34  = \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Mult1~8_RESULTA_bus [50];
assign \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Mult1~35  = \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Mult1~8_RESULTA_bus [51];
assign \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Mult1~36  = \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Mult1~8_RESULTA_bus [52];
assign \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Mult1~37  = \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Mult1~8_RESULTA_bus [53];
assign \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Mult1~38  = \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Mult1~8_RESULTA_bus [54];
assign \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Mult1~39  = \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Mult1~8_RESULTA_bus [55];
assign \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Mult1~40  = \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Mult1~8_RESULTA_bus [56];
assign \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Mult1~41  = \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Mult1~8_RESULTA_bus [57];
assign \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Mult1~42  = \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Mult1~8_RESULTA_bus [58];
assign \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Mult1~43  = \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Mult1~8_RESULTA_bus [59];
assign \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Mult1~44  = \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Mult1~8_RESULTA_bus [60];
assign \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Mult1~45  = \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Mult1~8_RESULTA_bus [61];
assign \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Mult1~46  = \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Mult1~8_RESULTA_bus [62];
assign \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Mult1~47  = \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Mult1~8_RESULTA_bus [63];

assign \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Mult0~8_resulta  = \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Mult0~8_RESULTA_bus [0];
assign \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Mult0~9  = \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Mult0~8_RESULTA_bus [1];
assign \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Mult0~10  = \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Mult0~8_RESULTA_bus [2];
assign \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Mult0~11  = \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Mult0~8_RESULTA_bus [3];
assign \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Mult0~12  = \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Mult0~8_RESULTA_bus [4];
assign \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Mult0~13  = \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Mult0~8_RESULTA_bus [5];
assign \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Mult0~14  = \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Mult0~8_RESULTA_bus [6];
assign \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Mult0~15  = \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Mult0~8_RESULTA_bus [7];
assign \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|mul1_y [8] = \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Mult0~8_RESULTA_bus [8];
assign \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|mul1_y [9] = \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Mult0~8_RESULTA_bus [9];
assign \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|mul1_y [10] = \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Mult0~8_RESULTA_bus [10];
assign \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|mul1_y [11] = \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Mult0~8_RESULTA_bus [11];
assign \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|mul1_y [12] = \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Mult0~8_RESULTA_bus [12];
assign \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|mul1_y [13] = \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Mult0~8_RESULTA_bus [13];
assign \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|mul1_y [14] = \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Mult0~8_RESULTA_bus [14];
assign \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|mul1_y [15] = \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Mult0~8_RESULTA_bus [15];
assign \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|mul1_y [16] = \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Mult0~8_RESULTA_bus [16];
assign \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|mul1_y [17] = \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Mult0~8_RESULTA_bus [17];
assign \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|mul1_y [18] = \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Mult0~8_RESULTA_bus [18];
assign \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|mul1_y [19] = \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Mult0~8_RESULTA_bus [19];
assign \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|mul1_y [20] = \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Mult0~8_RESULTA_bus [20];
assign \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|mul1_y [21] = \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Mult0~8_RESULTA_bus [21];
assign \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|mul1_y [22] = \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Mult0~8_RESULTA_bus [22];
assign \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|mul1_y [23] = \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Mult0~8_RESULTA_bus [23];
assign \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|mul1_y [24] = \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Mult0~8_RESULTA_bus [24];
assign \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|mul1_y [25] = \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Mult0~8_RESULTA_bus [25];
assign \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|mul1_y [26] = \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Mult0~8_RESULTA_bus [26];
assign \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|mul1_y [27] = \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Mult0~8_RESULTA_bus [27];
assign \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|mul1_y [28] = \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Mult0~8_RESULTA_bus [28];
assign \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|mul1_y [29] = \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Mult0~8_RESULTA_bus [29];
assign \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|mul1_y [30] = \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Mult0~8_RESULTA_bus [30];
assign \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|mul1_y [31] = \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Mult0~8_RESULTA_bus [31];
assign \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Mult0~16  = \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Mult0~8_RESULTA_bus [32];
assign \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Mult0~17  = \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Mult0~8_RESULTA_bus [33];
assign \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Mult0~18  = \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Mult0~8_RESULTA_bus [34];
assign \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Mult0~19  = \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Mult0~8_RESULTA_bus [35];
assign \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Mult0~20  = \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Mult0~8_RESULTA_bus [36];
assign \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Mult0~21  = \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Mult0~8_RESULTA_bus [37];
assign \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Mult0~22  = \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Mult0~8_RESULTA_bus [38];
assign \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Mult0~23  = \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Mult0~8_RESULTA_bus [39];
assign \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Mult0~24  = \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Mult0~8_RESULTA_bus [40];
assign \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Mult0~25  = \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Mult0~8_RESULTA_bus [41];
assign \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Mult0~26  = \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Mult0~8_RESULTA_bus [42];
assign \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Mult0~27  = \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Mult0~8_RESULTA_bus [43];
assign \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Mult0~28  = \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Mult0~8_RESULTA_bus [44];
assign \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Mult0~29  = \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Mult0~8_RESULTA_bus [45];
assign \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Mult0~30  = \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Mult0~8_RESULTA_bus [46];
assign \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Mult0~31  = \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Mult0~8_RESULTA_bus [47];
assign \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Mult0~32  = \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Mult0~8_RESULTA_bus [48];
assign \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Mult0~33  = \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Mult0~8_RESULTA_bus [49];
assign \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Mult0~34  = \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Mult0~8_RESULTA_bus [50];
assign \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Mult0~35  = \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Mult0~8_RESULTA_bus [51];
assign \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Mult0~36  = \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Mult0~8_RESULTA_bus [52];
assign \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Mult0~37  = \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Mult0~8_RESULTA_bus [53];
assign \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Mult0~38  = \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Mult0~8_RESULTA_bus [54];
assign \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Mult0~39  = \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Mult0~8_RESULTA_bus [55];
assign \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Mult0~40  = \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Mult0~8_RESULTA_bus [56];
assign \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Mult0~41  = \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Mult0~8_RESULTA_bus [57];
assign \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Mult0~42  = \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Mult0~8_RESULTA_bus [58];
assign \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Mult0~43  = \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Mult0~8_RESULTA_bus [59];
assign \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Mult0~44  = \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Mult0~8_RESULTA_bus [60];
assign \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Mult0~45  = \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Mult0~8_RESULTA_bus [61];
assign \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Mult0~46  = \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Mult0~8_RESULTA_bus [62];
assign \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Mult0~47  = \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Mult0~8_RESULTA_bus [63];

assign \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult3~8_resulta  = \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult3~8_RESULTA_bus [0];
assign \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult3~9  = \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult3~8_RESULTA_bus [1];
assign \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult3~10  = \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult3~8_RESULTA_bus [2];
assign \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult3~11  = \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult3~8_RESULTA_bus [3];
assign \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult3~12  = \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult3~8_RESULTA_bus [4];
assign \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult3~13  = \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult3~8_RESULTA_bus [5];
assign \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult3~14  = \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult3~8_RESULTA_bus [6];
assign \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult3~15  = \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult3~8_RESULTA_bus [7];
assign \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|mul4_x [8] = \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult3~8_RESULTA_bus [8];
assign \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|mul4_x [9] = \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult3~8_RESULTA_bus [9];
assign \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|mul4_x [10] = \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult3~8_RESULTA_bus [10];
assign \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|mul4_x [11] = \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult3~8_RESULTA_bus [11];
assign \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|mul4_x [12] = \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult3~8_RESULTA_bus [12];
assign \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|mul4_x [13] = \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult3~8_RESULTA_bus [13];
assign \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|mul4_x [14] = \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult3~8_RESULTA_bus [14];
assign \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|mul4_x [15] = \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult3~8_RESULTA_bus [15];
assign \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|mul4_x [16] = \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult3~8_RESULTA_bus [16];
assign \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|mul4_x [17] = \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult3~8_RESULTA_bus [17];
assign \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|mul4_x [18] = \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult3~8_RESULTA_bus [18];
assign \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|mul4_x [19] = \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult3~8_RESULTA_bus [19];
assign \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|mul4_x [20] = \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult3~8_RESULTA_bus [20];
assign \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|mul4_x [21] = \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult3~8_RESULTA_bus [21];
assign \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|mul4_x [22] = \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult3~8_RESULTA_bus [22];
assign \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|mul4_x [23] = \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult3~8_RESULTA_bus [23];
assign \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|mul4_x [24] = \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult3~8_RESULTA_bus [24];
assign \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|mul4_x [25] = \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult3~8_RESULTA_bus [25];
assign \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|mul4_x [26] = \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult3~8_RESULTA_bus [26];
assign \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|mul4_x [27] = \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult3~8_RESULTA_bus [27];
assign \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|mul4_x [28] = \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult3~8_RESULTA_bus [28];
assign \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|mul4_x [29] = \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult3~8_RESULTA_bus [29];
assign \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|mul4_x [30] = \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult3~8_RESULTA_bus [30];
assign \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|mul4_x [31] = \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult3~8_RESULTA_bus [31];
assign \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult3~16  = \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult3~8_RESULTA_bus [32];
assign \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult3~17  = \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult3~8_RESULTA_bus [33];
assign \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult3~18  = \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult3~8_RESULTA_bus [34];
assign \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult3~19  = \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult3~8_RESULTA_bus [35];
assign \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult3~20  = \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult3~8_RESULTA_bus [36];
assign \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult3~21  = \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult3~8_RESULTA_bus [37];
assign \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult3~22  = \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult3~8_RESULTA_bus [38];
assign \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult3~23  = \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult3~8_RESULTA_bus [39];
assign \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult3~24  = \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult3~8_RESULTA_bus [40];
assign \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult3~25  = \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult3~8_RESULTA_bus [41];
assign \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult3~26  = \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult3~8_RESULTA_bus [42];
assign \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult3~27  = \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult3~8_RESULTA_bus [43];
assign \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult3~28  = \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult3~8_RESULTA_bus [44];
assign \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult3~29  = \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult3~8_RESULTA_bus [45];
assign \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult3~30  = \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult3~8_RESULTA_bus [46];
assign \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult3~31  = \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult3~8_RESULTA_bus [47];
assign \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult3~32  = \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult3~8_RESULTA_bus [48];
assign \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult3~33  = \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult3~8_RESULTA_bus [49];
assign \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult3~34  = \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult3~8_RESULTA_bus [50];
assign \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult3~35  = \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult3~8_RESULTA_bus [51];
assign \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult3~36  = \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult3~8_RESULTA_bus [52];
assign \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult3~37  = \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult3~8_RESULTA_bus [53];
assign \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult3~38  = \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult3~8_RESULTA_bus [54];
assign \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult3~39  = \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult3~8_RESULTA_bus [55];
assign \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult3~40  = \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult3~8_RESULTA_bus [56];
assign \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult3~41  = \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult3~8_RESULTA_bus [57];
assign \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult3~42  = \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult3~8_RESULTA_bus [58];
assign \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult3~43  = \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult3~8_RESULTA_bus [59];
assign \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult3~44  = \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult3~8_RESULTA_bus [60];
assign \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult3~45  = \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult3~8_RESULTA_bus [61];
assign \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult3~46  = \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult3~8_RESULTA_bus [62];
assign \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult3~47  = \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult3~8_RESULTA_bus [63];

assign \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult2~8_resulta  = \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult2~8_RESULTA_bus [0];
assign \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult2~9  = \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult2~8_RESULTA_bus [1];
assign \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult2~10  = \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult2~8_RESULTA_bus [2];
assign \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult2~11  = \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult2~8_RESULTA_bus [3];
assign \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult2~12  = \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult2~8_RESULTA_bus [4];
assign \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult2~13  = \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult2~8_RESULTA_bus [5];
assign \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult2~14  = \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult2~8_RESULTA_bus [6];
assign \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult2~15  = \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult2~8_RESULTA_bus [7];
assign \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|mul3_x [8] = \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult2~8_RESULTA_bus [8];
assign \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|mul3_x [9] = \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult2~8_RESULTA_bus [9];
assign \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|mul3_x [10] = \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult2~8_RESULTA_bus [10];
assign \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|mul3_x [11] = \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult2~8_RESULTA_bus [11];
assign \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|mul3_x [12] = \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult2~8_RESULTA_bus [12];
assign \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|mul3_x [13] = \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult2~8_RESULTA_bus [13];
assign \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|mul3_x [14] = \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult2~8_RESULTA_bus [14];
assign \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|mul3_x [15] = \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult2~8_RESULTA_bus [15];
assign \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|mul3_x [16] = \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult2~8_RESULTA_bus [16];
assign \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|mul3_x [17] = \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult2~8_RESULTA_bus [17];
assign \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|mul3_x [18] = \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult2~8_RESULTA_bus [18];
assign \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|mul3_x [19] = \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult2~8_RESULTA_bus [19];
assign \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|mul3_x [20] = \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult2~8_RESULTA_bus [20];
assign \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|mul3_x [21] = \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult2~8_RESULTA_bus [21];
assign \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|mul3_x [22] = \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult2~8_RESULTA_bus [22];
assign \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|mul3_x [23] = \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult2~8_RESULTA_bus [23];
assign \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|mul3_x [24] = \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult2~8_RESULTA_bus [24];
assign \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|mul3_x [25] = \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult2~8_RESULTA_bus [25];
assign \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|mul3_x [26] = \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult2~8_RESULTA_bus [26];
assign \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|mul3_x [27] = \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult2~8_RESULTA_bus [27];
assign \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|mul3_x [28] = \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult2~8_RESULTA_bus [28];
assign \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|mul3_x [29] = \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult2~8_RESULTA_bus [29];
assign \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|mul3_x [30] = \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult2~8_RESULTA_bus [30];
assign \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|mul3_x [31] = \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult2~8_RESULTA_bus [31];
assign \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult2~16  = \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult2~8_RESULTA_bus [32];
assign \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult2~17  = \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult2~8_RESULTA_bus [33];
assign \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult2~18  = \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult2~8_RESULTA_bus [34];
assign \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult2~19  = \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult2~8_RESULTA_bus [35];
assign \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult2~20  = \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult2~8_RESULTA_bus [36];
assign \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult2~21  = \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult2~8_RESULTA_bus [37];
assign \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult2~22  = \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult2~8_RESULTA_bus [38];
assign \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult2~23  = \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult2~8_RESULTA_bus [39];
assign \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult2~24  = \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult2~8_RESULTA_bus [40];
assign \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult2~25  = \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult2~8_RESULTA_bus [41];
assign \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult2~26  = \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult2~8_RESULTA_bus [42];
assign \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult2~27  = \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult2~8_RESULTA_bus [43];
assign \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult2~28  = \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult2~8_RESULTA_bus [44];
assign \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult2~29  = \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult2~8_RESULTA_bus [45];
assign \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult2~30  = \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult2~8_RESULTA_bus [46];
assign \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult2~31  = \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult2~8_RESULTA_bus [47];
assign \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult2~32  = \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult2~8_RESULTA_bus [48];
assign \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult2~33  = \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult2~8_RESULTA_bus [49];
assign \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult2~34  = \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult2~8_RESULTA_bus [50];
assign \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult2~35  = \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult2~8_RESULTA_bus [51];
assign \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult2~36  = \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult2~8_RESULTA_bus [52];
assign \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult2~37  = \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult2~8_RESULTA_bus [53];
assign \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult2~38  = \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult2~8_RESULTA_bus [54];
assign \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult2~39  = \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult2~8_RESULTA_bus [55];
assign \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult2~40  = \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult2~8_RESULTA_bus [56];
assign \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult2~41  = \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult2~8_RESULTA_bus [57];
assign \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult2~42  = \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult2~8_RESULTA_bus [58];
assign \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult2~43  = \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult2~8_RESULTA_bus [59];
assign \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult2~44  = \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult2~8_RESULTA_bus [60];
assign \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult2~45  = \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult2~8_RESULTA_bus [61];
assign \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult2~46  = \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult2~8_RESULTA_bus [62];
assign \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult2~47  = \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult2~8_RESULTA_bus [63];

assign \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult1~8_resulta  = \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult1~8_RESULTA_bus [0];
assign \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult1~9  = \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult1~8_RESULTA_bus [1];
assign \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult1~10  = \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult1~8_RESULTA_bus [2];
assign \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult1~11  = \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult1~8_RESULTA_bus [3];
assign \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult1~12  = \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult1~8_RESULTA_bus [4];
assign \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult1~13  = \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult1~8_RESULTA_bus [5];
assign \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult1~14  = \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult1~8_RESULTA_bus [6];
assign \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult1~15  = \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult1~8_RESULTA_bus [7];
assign \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|mul2_x [8] = \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult1~8_RESULTA_bus [8];
assign \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|mul2_x [9] = \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult1~8_RESULTA_bus [9];
assign \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|mul2_x [10] = \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult1~8_RESULTA_bus [10];
assign \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|mul2_x [11] = \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult1~8_RESULTA_bus [11];
assign \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|mul2_x [12] = \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult1~8_RESULTA_bus [12];
assign \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|mul2_x [13] = \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult1~8_RESULTA_bus [13];
assign \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|mul2_x [14] = \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult1~8_RESULTA_bus [14];
assign \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|mul2_x [15] = \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult1~8_RESULTA_bus [15];
assign \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|mul2_x [16] = \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult1~8_RESULTA_bus [16];
assign \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|mul2_x [17] = \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult1~8_RESULTA_bus [17];
assign \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|mul2_x [18] = \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult1~8_RESULTA_bus [18];
assign \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|mul2_x [19] = \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult1~8_RESULTA_bus [19];
assign \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|mul2_x [20] = \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult1~8_RESULTA_bus [20];
assign \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|mul2_x [21] = \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult1~8_RESULTA_bus [21];
assign \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|mul2_x [22] = \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult1~8_RESULTA_bus [22];
assign \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|mul2_x [23] = \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult1~8_RESULTA_bus [23];
assign \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|mul2_x [24] = \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult1~8_RESULTA_bus [24];
assign \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|mul2_x [25] = \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult1~8_RESULTA_bus [25];
assign \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|mul2_x [26] = \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult1~8_RESULTA_bus [26];
assign \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|mul2_x [27] = \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult1~8_RESULTA_bus [27];
assign \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|mul2_x [28] = \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult1~8_RESULTA_bus [28];
assign \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|mul2_x [29] = \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult1~8_RESULTA_bus [29];
assign \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|mul2_x [30] = \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult1~8_RESULTA_bus [30];
assign \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|mul2_x [31] = \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult1~8_RESULTA_bus [31];
assign \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult1~16  = \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult1~8_RESULTA_bus [32];
assign \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult1~17  = \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult1~8_RESULTA_bus [33];
assign \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult1~18  = \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult1~8_RESULTA_bus [34];
assign \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult1~19  = \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult1~8_RESULTA_bus [35];
assign \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult1~20  = \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult1~8_RESULTA_bus [36];
assign \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult1~21  = \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult1~8_RESULTA_bus [37];
assign \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult1~22  = \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult1~8_RESULTA_bus [38];
assign \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult1~23  = \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult1~8_RESULTA_bus [39];
assign \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult1~24  = \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult1~8_RESULTA_bus [40];
assign \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult1~25  = \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult1~8_RESULTA_bus [41];
assign \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult1~26  = \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult1~8_RESULTA_bus [42];
assign \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult1~27  = \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult1~8_RESULTA_bus [43];
assign \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult1~28  = \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult1~8_RESULTA_bus [44];
assign \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult1~29  = \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult1~8_RESULTA_bus [45];
assign \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult1~30  = \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult1~8_RESULTA_bus [46];
assign \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult1~31  = \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult1~8_RESULTA_bus [47];
assign \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult1~32  = \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult1~8_RESULTA_bus [48];
assign \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult1~33  = \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult1~8_RESULTA_bus [49];
assign \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult1~34  = \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult1~8_RESULTA_bus [50];
assign \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult1~35  = \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult1~8_RESULTA_bus [51];
assign \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult1~36  = \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult1~8_RESULTA_bus [52];
assign \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult1~37  = \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult1~8_RESULTA_bus [53];
assign \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult1~38  = \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult1~8_RESULTA_bus [54];
assign \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult1~39  = \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult1~8_RESULTA_bus [55];
assign \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult1~40  = \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult1~8_RESULTA_bus [56];
assign \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult1~41  = \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult1~8_RESULTA_bus [57];
assign \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult1~42  = \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult1~8_RESULTA_bus [58];
assign \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult1~43  = \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult1~8_RESULTA_bus [59];
assign \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult1~44  = \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult1~8_RESULTA_bus [60];
assign \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult1~45  = \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult1~8_RESULTA_bus [61];
assign \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult1~46  = \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult1~8_RESULTA_bus [62];
assign \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult1~47  = \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult1~8_RESULTA_bus [63];

assign \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult0~8_resulta  = \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult0~8_RESULTA_bus [0];
assign \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult0~9  = \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult0~8_RESULTA_bus [1];
assign \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult0~10  = \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult0~8_RESULTA_bus [2];
assign \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult0~11  = \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult0~8_RESULTA_bus [3];
assign \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult0~12  = \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult0~8_RESULTA_bus [4];
assign \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult0~13  = \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult0~8_RESULTA_bus [5];
assign \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult0~14  = \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult0~8_RESULTA_bus [6];
assign \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult0~15  = \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult0~8_RESULTA_bus [7];
assign \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|mul1_x [8] = \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult0~8_RESULTA_bus [8];
assign \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|mul1_x [9] = \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult0~8_RESULTA_bus [9];
assign \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|mul1_x [10] = \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult0~8_RESULTA_bus [10];
assign \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|mul1_x [11] = \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult0~8_RESULTA_bus [11];
assign \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|mul1_x [12] = \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult0~8_RESULTA_bus [12];
assign \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|mul1_x [13] = \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult0~8_RESULTA_bus [13];
assign \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|mul1_x [14] = \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult0~8_RESULTA_bus [14];
assign \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|mul1_x [15] = \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult0~8_RESULTA_bus [15];
assign \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|mul1_x [16] = \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult0~8_RESULTA_bus [16];
assign \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|mul1_x [17] = \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult0~8_RESULTA_bus [17];
assign \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|mul1_x [18] = \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult0~8_RESULTA_bus [18];
assign \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|mul1_x [19] = \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult0~8_RESULTA_bus [19];
assign \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|mul1_x [20] = \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult0~8_RESULTA_bus [20];
assign \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|mul1_x [21] = \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult0~8_RESULTA_bus [21];
assign \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|mul1_x [22] = \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult0~8_RESULTA_bus [22];
assign \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|mul1_x [23] = \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult0~8_RESULTA_bus [23];
assign \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|mul1_x [24] = \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult0~8_RESULTA_bus [24];
assign \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|mul1_x [25] = \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult0~8_RESULTA_bus [25];
assign \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|mul1_x [26] = \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult0~8_RESULTA_bus [26];
assign \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|mul1_x [27] = \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult0~8_RESULTA_bus [27];
assign \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|mul1_x [28] = \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult0~8_RESULTA_bus [28];
assign \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|mul1_x [29] = \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult0~8_RESULTA_bus [29];
assign \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|mul1_x [30] = \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult0~8_RESULTA_bus [30];
assign \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|mul1_x [31] = \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult0~8_RESULTA_bus [31];
assign \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult0~16  = \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult0~8_RESULTA_bus [32];
assign \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult0~17  = \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult0~8_RESULTA_bus [33];
assign \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult0~18  = \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult0~8_RESULTA_bus [34];
assign \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult0~19  = \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult0~8_RESULTA_bus [35];
assign \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult0~20  = \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult0~8_RESULTA_bus [36];
assign \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult0~21  = \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult0~8_RESULTA_bus [37];
assign \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult0~22  = \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult0~8_RESULTA_bus [38];
assign \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult0~23  = \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult0~8_RESULTA_bus [39];
assign \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult0~24  = \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult0~8_RESULTA_bus [40];
assign \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult0~25  = \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult0~8_RESULTA_bus [41];
assign \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult0~26  = \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult0~8_RESULTA_bus [42];
assign \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult0~27  = \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult0~8_RESULTA_bus [43];
assign \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult0~28  = \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult0~8_RESULTA_bus [44];
assign \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult0~29  = \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult0~8_RESULTA_bus [45];
assign \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult0~30  = \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult0~8_RESULTA_bus [46];
assign \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult0~31  = \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult0~8_RESULTA_bus [47];
assign \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult0~32  = \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult0~8_RESULTA_bus [48];
assign \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult0~33  = \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult0~8_RESULTA_bus [49];
assign \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult0~34  = \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult0~8_RESULTA_bus [50];
assign \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult0~35  = \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult0~8_RESULTA_bus [51];
assign \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult0~36  = \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult0~8_RESULTA_bus [52];
assign \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult0~37  = \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult0~8_RESULTA_bus [53];
assign \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult0~38  = \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult0~8_RESULTA_bus [54];
assign \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult0~39  = \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult0~8_RESULTA_bus [55];
assign \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult0~40  = \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult0~8_RESULTA_bus [56];
assign \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult0~41  = \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult0~8_RESULTA_bus [57];
assign \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult0~42  = \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult0~8_RESULTA_bus [58];
assign \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult0~43  = \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult0~8_RESULTA_bus [59];
assign \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult0~44  = \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult0~8_RESULTA_bus [60];
assign \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult0~45  = \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult0~8_RESULTA_bus [61];
assign \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult0~46  = \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult0~8_RESULTA_bus [62];
assign \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult0~47  = \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult0~8_RESULTA_bus [63];

// Location: IOOBUF_X89_Y8_N39
cyclonev_io_obuf \HEX0[0]~output (
	.i(\u_bin2seven_seg0|WideOr6~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[0]),
	.obar());
// synopsys translate_off
defparam \HEX0[0]~output .bus_hold = "false";
defparam \HEX0[0]~output .open_drain_output = "false";
defparam \HEX0[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N79
cyclonev_io_obuf \HEX0[1]~output (
	.i(\u_bin2seven_seg0|WideOr5~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[1]),
	.obar());
// synopsys translate_off
defparam \HEX0[1]~output .bus_hold = "false";
defparam \HEX0[1]~output .open_drain_output = "false";
defparam \HEX0[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N96
cyclonev_io_obuf \HEX0[2]~output (
	.i(\u_bin2seven_seg0|WideOr4~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[2]),
	.obar());
// synopsys translate_off
defparam \HEX0[2]~output .bus_hold = "false";
defparam \HEX0[2]~output .open_drain_output = "false";
defparam \HEX0[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N79
cyclonev_io_obuf \HEX0[3]~output (
	.i(\u_bin2seven_seg0|WideOr3~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[3]),
	.obar());
// synopsys translate_off
defparam \HEX0[3]~output .bus_hold = "false";
defparam \HEX0[3]~output .open_drain_output = "false";
defparam \HEX0[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N56
cyclonev_io_obuf \HEX0[4]~output (
	.i(\u_bin2seven_seg0|WideOr2~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[4]),
	.obar());
// synopsys translate_off
defparam \HEX0[4]~output .bus_hold = "false";
defparam \HEX0[4]~output .open_drain_output = "false";
defparam \HEX0[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N39
cyclonev_io_obuf \HEX0[5]~output (
	.i(\u_bin2seven_seg0|WideOr1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[5]),
	.obar());
// synopsys translate_off
defparam \HEX0[5]~output .bus_hold = "false";
defparam \HEX0[5]~output .open_drain_output = "false";
defparam \HEX0[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N96
cyclonev_io_obuf \HEX0[6]~output (
	.i(!\u_bin2seven_seg0|WideOr0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[6]),
	.obar());
// synopsys translate_off
defparam \HEX0[6]~output .bus_hold = "false";
defparam \HEX0[6]~output .open_drain_output = "false";
defparam \HEX0[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N39
cyclonev_io_obuf \HEX1[0]~output (
	.i(\u_bin2seven_seg1|WideOr6~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[0]),
	.obar());
// synopsys translate_off
defparam \HEX1[0]~output .bus_hold = "false";
defparam \HEX1[0]~output .open_drain_output = "false";
defparam \HEX1[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N56
cyclonev_io_obuf \HEX1[1]~output (
	.i(\u_bin2seven_seg1|WideOr5~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[1]),
	.obar());
// synopsys translate_off
defparam \HEX1[1]~output .bus_hold = "false";
defparam \HEX1[1]~output .open_drain_output = "false";
defparam \HEX1[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N39
cyclonev_io_obuf \HEX1[2]~output (
	.i(\u_bin2seven_seg1|WideOr4~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[2]),
	.obar());
// synopsys translate_off
defparam \HEX1[2]~output .bus_hold = "false";
defparam \HEX1[2]~output .open_drain_output = "false";
defparam \HEX1[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N56
cyclonev_io_obuf \HEX1[3]~output (
	.i(\u_bin2seven_seg1|WideOr3~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[3]),
	.obar());
// synopsys translate_off
defparam \HEX1[3]~output .bus_hold = "false";
defparam \HEX1[3]~output .open_drain_output = "false";
defparam \HEX1[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N39
cyclonev_io_obuf \HEX1[4]~output (
	.i(\u_bin2seven_seg1|WideOr2~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[4]),
	.obar());
// synopsys translate_off
defparam \HEX1[4]~output .bus_hold = "false";
defparam \HEX1[4]~output .open_drain_output = "false";
defparam \HEX1[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N56
cyclonev_io_obuf \HEX1[5]~output (
	.i(\u_bin2seven_seg1|WideOr1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[5]),
	.obar());
// synopsys translate_off
defparam \HEX1[5]~output .bus_hold = "false";
defparam \HEX1[5]~output .open_drain_output = "false";
defparam \HEX1[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N56
cyclonev_io_obuf \HEX1[6]~output (
	.i(!\u_bin2seven_seg1|WideOr0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[6]),
	.obar());
// synopsys translate_off
defparam \HEX1[6]~output .bus_hold = "false";
defparam \HEX1[6]~output .open_drain_output = "false";
defparam \HEX1[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N22
cyclonev_io_obuf \HEX2[0]~output (
	.i(\u_bin2seven_seg2|WideOr6~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[0]),
	.obar());
// synopsys translate_off
defparam \HEX2[0]~output .bus_hold = "false";
defparam \HEX2[0]~output .open_drain_output = "false";
defparam \HEX2[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N39
cyclonev_io_obuf \HEX2[1]~output (
	.i(\u_bin2seven_seg2|WideOr5~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[1]),
	.obar());
// synopsys translate_off
defparam \HEX2[1]~output .bus_hold = "false";
defparam \HEX2[1]~output .open_drain_output = "false";
defparam \HEX2[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N56
cyclonev_io_obuf \HEX2[2]~output (
	.i(\u_bin2seven_seg2|WideOr4~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[2]),
	.obar());
// synopsys translate_off
defparam \HEX2[2]~output .bus_hold = "false";
defparam \HEX2[2]~output .open_drain_output = "false";
defparam \HEX2[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N79
cyclonev_io_obuf \HEX2[3]~output (
	.i(\u_bin2seven_seg2|WideOr3~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[3]),
	.obar());
// synopsys translate_off
defparam \HEX2[3]~output .bus_hold = "false";
defparam \HEX2[3]~output .open_drain_output = "false";
defparam \HEX2[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y25_N39
cyclonev_io_obuf \HEX2[4]~output (
	.i(\u_bin2seven_seg2|WideOr2~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[4]),
	.obar());
// synopsys translate_off
defparam \HEX2[4]~output .bus_hold = "false";
defparam \HEX2[4]~output .open_drain_output = "false";
defparam \HEX2[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N96
cyclonev_io_obuf \HEX2[5]~output (
	.i(\u_bin2seven_seg2|WideOr1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[5]),
	.obar());
// synopsys translate_off
defparam \HEX2[5]~output .bus_hold = "false";
defparam \HEX2[5]~output .open_drain_output = "false";
defparam \HEX2[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y25_N56
cyclonev_io_obuf \HEX2[6]~output (
	.i(!\u_bin2seven_seg2|WideOr0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[6]),
	.obar());
// synopsys translate_off
defparam \HEX2[6]~output .bus_hold = "false";
defparam \HEX2[6]~output .open_drain_output = "false";
defparam \HEX2[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N5
cyclonev_io_obuf \HEX3[0]~output (
	.i(\u_bin2seven_seg3|WideOr6~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[0]),
	.obar());
// synopsys translate_off
defparam \HEX3[0]~output .bus_hold = "false";
defparam \HEX3[0]~output .open_drain_output = "false";
defparam \HEX3[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N22
cyclonev_io_obuf \HEX3[1]~output (
	.i(\u_bin2seven_seg3|WideOr5~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[1]),
	.obar());
// synopsys translate_off
defparam \HEX3[1]~output .bus_hold = "false";
defparam \HEX3[1]~output .open_drain_output = "false";
defparam \HEX3[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N45
cyclonev_io_obuf \HEX3[2]~output (
	.i(\u_bin2seven_seg3|WideOr4~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[2]),
	.obar());
// synopsys translate_off
defparam \HEX3[2]~output .bus_hold = "false";
defparam \HEX3[2]~output .open_drain_output = "false";
defparam \HEX3[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N62
cyclonev_io_obuf \HEX3[3]~output (
	.i(\u_bin2seven_seg3|WideOr3~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[3]),
	.obar());
// synopsys translate_off
defparam \HEX3[3]~output .bus_hold = "false";
defparam \HEX3[3]~output .open_drain_output = "false";
defparam \HEX3[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y21_N39
cyclonev_io_obuf \HEX3[4]~output (
	.i(\u_bin2seven_seg3|WideOr2~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[4]),
	.obar());
// synopsys translate_off
defparam \HEX3[4]~output .bus_hold = "false";
defparam \HEX3[4]~output .open_drain_output = "false";
defparam \HEX3[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N62
cyclonev_io_obuf \HEX3[5]~output (
	.i(\u_bin2seven_seg3|WideOr1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[5]),
	.obar());
// synopsys translate_off
defparam \HEX3[5]~output .bus_hold = "false";
defparam \HEX3[5]~output .open_drain_output = "false";
defparam \HEX3[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N5
cyclonev_io_obuf \HEX3[6]~output (
	.i(!\u_bin2seven_seg3|WideOr0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[6]),
	.obar());
// synopsys translate_off
defparam \HEX3[6]~output .bus_hold = "false";
defparam \HEX3[6]~output .open_drain_output = "false";
defparam \HEX3[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N45
cyclonev_io_obuf \HEX4[0]~output (
	.i(\u_bin2seven_seg4|WideOr6~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[0]),
	.obar());
// synopsys translate_off
defparam \HEX4[0]~output .bus_hold = "false";
defparam \HEX4[0]~output .open_drain_output = "false";
defparam \HEX4[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N5
cyclonev_io_obuf \HEX4[1]~output (
	.i(\u_bin2seven_seg4|WideOr5~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[1]),
	.obar());
// synopsys translate_off
defparam \HEX4[1]~output .bus_hold = "false";
defparam \HEX4[1]~output .open_drain_output = "false";
defparam \HEX4[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N22
cyclonev_io_obuf \HEX4[2]~output (
	.i(\u_bin2seven_seg4|WideOr4~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[2]),
	.obar());
// synopsys translate_off
defparam \HEX4[2]~output .bus_hold = "false";
defparam \HEX4[2]~output .open_drain_output = "false";
defparam \HEX4[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N22
cyclonev_io_obuf \HEX4[3]~output (
	.i(\u_bin2seven_seg4|WideOr3~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[3]),
	.obar());
// synopsys translate_off
defparam \HEX4[3]~output .bus_hold = "false";
defparam \HEX4[3]~output .open_drain_output = "false";
defparam \HEX4[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N22
cyclonev_io_obuf \HEX4[4]~output (
	.i(\u_bin2seven_seg4|WideOr2~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[4]),
	.obar());
// synopsys translate_off
defparam \HEX4[4]~output .bus_hold = "false";
defparam \HEX4[4]~output .open_drain_output = "false";
defparam \HEX4[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N5
cyclonev_io_obuf \HEX4[5]~output (
	.i(\u_bin2seven_seg4|WideOr1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[5]),
	.obar());
// synopsys translate_off
defparam \HEX4[5]~output .bus_hold = "false";
defparam \HEX4[5]~output .open_drain_output = "false";
defparam \HEX4[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N45
cyclonev_io_obuf \HEX4[6]~output (
	.i(!\u_bin2seven_seg4|WideOr0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[6]),
	.obar());
// synopsys translate_off
defparam \HEX4[6]~output .bus_hold = "false";
defparam \HEX4[6]~output .open_drain_output = "false";
defparam \HEX4[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N62
cyclonev_io_obuf \HEX5[0]~output (
	.i(\u_bin2seven_seg5|WideOr6~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[0]),
	.obar());
// synopsys translate_off
defparam \HEX5[0]~output .bus_hold = "false";
defparam \HEX5[0]~output .open_drain_output = "false";
defparam \HEX5[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y21_N56
cyclonev_io_obuf \HEX5[1]~output (
	.i(\u_bin2seven_seg5|WideOr5~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[1]),
	.obar());
// synopsys translate_off
defparam \HEX5[1]~output .bus_hold = "false";
defparam \HEX5[1]~output .open_drain_output = "false";
defparam \HEX5[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y25_N22
cyclonev_io_obuf \HEX5[2]~output (
	.i(\u_bin2seven_seg5|WideOr4~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[2]),
	.obar());
// synopsys translate_off
defparam \HEX5[2]~output .bus_hold = "false";
defparam \HEX5[2]~output .open_drain_output = "false";
defparam \HEX5[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N22
cyclonev_io_obuf \HEX5[3]~output (
	.i(\u_bin2seven_seg5|WideOr3~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[3]),
	.obar());
// synopsys translate_off
defparam \HEX5[3]~output .bus_hold = "false";
defparam \HEX5[3]~output .open_drain_output = "false";
defparam \HEX5[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N56
cyclonev_io_obuf \HEX5[4]~output (
	.i(\u_bin2seven_seg5|WideOr2~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[4]),
	.obar());
// synopsys translate_off
defparam \HEX5[4]~output .bus_hold = "false";
defparam \HEX5[4]~output .open_drain_output = "false";
defparam \HEX5[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N5
cyclonev_io_obuf \HEX5[5]~output (
	.i(\u_bin2seven_seg5|WideOr1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[5]),
	.obar());
// synopsys translate_off
defparam \HEX5[5]~output .bus_hold = "false";
defparam \HEX5[5]~output .open_drain_output = "false";
defparam \HEX5[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N39
cyclonev_io_obuf \HEX5[6]~output (
	.i(!\u_bin2seven_seg5|WideOr0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[6]),
	.obar());
// synopsys translate_off
defparam \HEX5[6]~output .bus_hold = "false";
defparam \HEX5[6]~output .open_drain_output = "false";
defparam \HEX5[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N2
cyclonev_io_obuf \LEDR[0]~output (
	.i(\u_instruction_handler|start~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[0]),
	.obar());
// synopsys translate_off
defparam \LEDR[0]~output .bus_hold = "false";
defparam \LEDR[0]~output .open_drain_output = "false";
defparam \LEDR[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N19
cyclonev_io_obuf \LEDR[1]~output (
	.i(!\u_dsa_system|u_controller|o_busy~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[1]),
	.obar());
// synopsys translate_off
defparam \LEDR[1]~output .bus_hold = "false";
defparam \LEDR[1]~output .open_drain_output = "false";
defparam \LEDR[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N2
cyclonev_io_obuf \LEDR[2]~output (
	.i(\u_dsa_system|u_controller|o_done~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[2]),
	.obar());
// synopsys translate_off
defparam \LEDR[2]~output .bus_hold = "false";
defparam \LEDR[2]~output .open_drain_output = "false";
defparam \LEDR[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N2
cyclonev_io_obuf \LEDR[3]~output (
	.i(!\u_instruction_handler|waiting_command~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[3]),
	.obar());
// synopsys translate_off
defparam \LEDR[3]~output .bus_hold = "false";
defparam \LEDR[3]~output .open_drain_output = "false";
defparam \LEDR[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N19
cyclonev_io_obuf \LEDR[4]~output (
	.i(\u_instruction_handler|debug_signal~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[4]),
	.obar());
// synopsys translate_off
defparam \LEDR[4]~output .bus_hold = "false";
defparam \LEDR[4]~output .open_drain_output = "false";
defparam \LEDR[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N19
cyclonev_io_obuf \LEDR[5]~output (
	.i(\o_mem_we~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[5]),
	.obar());
// synopsys translate_off
defparam \LEDR[5]~output .bus_hold = "false";
defparam \LEDR[5]~output .open_drain_output = "false";
defparam \LEDR[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X84_Y0_N2
cyclonev_io_obuf \LEDR[6]~output (
	.i(!\u_dsa_system|u_controller|o_busy~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[6]),
	.obar());
// synopsys translate_off
defparam \LEDR[6]~output .bus_hold = "false";
defparam \LEDR[6]~output .open_drain_output = "false";
defparam \LEDR[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N5
cyclonev_io_obuf \LEDR[7]~output (
	.i(\SW[0]~input_o ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[7]),
	.obar());
// synopsys translate_off
defparam \LEDR[7]~output .bus_hold = "false";
defparam \LEDR[7]~output .open_drain_output = "false";
defparam \LEDR[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N5
cyclonev_io_obuf \LEDR[8]~output (
	.i(\u_instruction_handler|i_mode_select~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[8]),
	.obar());
// synopsys translate_off
defparam \LEDR[8]~output .bus_hold = "false";
defparam \LEDR[8]~output .open_drain_output = "false";
defparam \LEDR[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N22
cyclonev_io_obuf \LEDR[9]~output (
	.i(\SW[3]~input_o ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[9]),
	.obar());
// synopsys translate_off
defparam \LEDR[9]~output .bus_hold = "false";
defparam \LEDR[9]~output .open_drain_output = "false";
defparam \LEDR[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N2
cyclonev_io_obuf \altera_reserved_tdo~output (
	.i(\altera_internal_jtag~TDO ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(altera_reserved_tdo),
	.obar());
// synopsys translate_off
defparam \altera_reserved_tdo~output .bus_hold = "false";
defparam \altera_reserved_tdo~output .open_drain_output = "false";
defparam \altera_reserved_tdo~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N1
cyclonev_io_ibuf \CLOCK_50~input (
	.i(CLOCK_50),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\CLOCK_50~input_o ));
// synopsys translate_off
defparam \CLOCK_50~input .bus_hold = "false";
defparam \CLOCK_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G6
cyclonev_clkena \CLOCK_50~inputCLKENA0 (
	.inclk(\CLOCK_50~input_o ),
	.ena(vcc),
	.outclk(\CLOCK_50~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \CLOCK_50~inputCLKENA0 .clock_type = "global clock";
defparam \CLOCK_50~inputCLKENA0 .disable_mode = "low";
defparam \CLOCK_50~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \CLOCK_50~inputCLKENA0 .ena_register_power_up = "high";
defparam \CLOCK_50~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: LABCELL_X27_Y3_N54
cyclonev_lcell_comb \u_instruction_handler|img_reciver|o_mem_addr[2]~0 (
// Equation(s):
// \u_instruction_handler|img_reciver|o_mem_addr[2]~0_combout  = !\u_instruction_handler|img_reciver|o_mem_addr [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u_instruction_handler|img_reciver|o_mem_addr [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_instruction_handler|img_reciver|o_mem_addr[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_instruction_handler|img_reciver|o_mem_addr[2]~0 .extended_lut = "off";
defparam \u_instruction_handler|img_reciver|o_mem_addr[2]~0 .lut_mask = 64'hFF00FF00FF00FF00;
defparam \u_instruction_handler|img_reciver|o_mem_addr[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N1
cyclonev_io_ibuf \KEY[2]~input (
	.i(KEY[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[2]~input_o ));
// synopsys translate_off
defparam \KEY[2]~input .bus_hold = "false";
defparam \KEY[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G7
cyclonev_clkena \KEY[2]~inputCLKENA0 (
	.inclk(\KEY[2]~input_o ),
	.ena(vcc),
	.outclk(\KEY[2]~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \KEY[2]~inputCLKENA0 .clock_type = "global clock";
defparam \KEY[2]~inputCLKENA0 .disable_mode = "low";
defparam \KEY[2]~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \KEY[2]~inputCLKENA0 .ena_register_power_up = "high";
defparam \KEY[2]~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: IOIBUF_X11_Y0_N7
cyclonev_io_ibuf \altera_reserved_tms~input (
	.i(altera_reserved_tms),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\altera_reserved_tms~input_o ));
// synopsys translate_off
defparam \altera_reserved_tms~input .bus_hold = "false";
defparam \altera_reserved_tms~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X13_Y0_N1
cyclonev_io_ibuf \altera_reserved_tck~input (
	.i(altera_reserved_tck),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\altera_reserved_tck~input_o ));
// synopsys translate_off
defparam \altera_reserved_tck~input .bus_hold = "false";
defparam \altera_reserved_tck~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X13_Y0_N7
cyclonev_io_ibuf \altera_reserved_tdi~input (
	.i(altera_reserved_tdi),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\altera_reserved_tdi~input_o ));
// synopsys translate_off
defparam \altera_reserved_tdi~input .bus_hold = "false";
defparam \altera_reserved_tdi~input .simulate_z_as = "z";
// synopsys translate_on

// Location: JTAG_X0_Y2_N3
cyclonev_jtag altera_internal_jtag(
	.tms(\altera_reserved_tms~input_o ),
	.tck(\altera_reserved_tck~input_o ),
	.tdi(\altera_reserved_tdi~input_o ),
	.tdoutap(gnd),
	.tdouser(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~q ),
	.tdo(\altera_internal_jtag~TDO ),
	.tmsutap(\altera_internal_jtag~TMSUTAP ),
	.tckutap(\altera_internal_jtag~TCKUTAP ),
	.tdiutap(\altera_internal_jtag~TDIUTAP ),
	.shiftuser(),
	.clkdruser(),
	.updateuser(),
	.runidleuser(),
	.usr1user());

// Location: LABCELL_X1_Y3_N57
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [2]),
	.datae(gnd),
	.dataf(!\altera_internal_jtag~TMSUTAP ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0 .lut_mask = 64'h0000000000FF00FF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y2_N20
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[9] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [9]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[9] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y2_N45
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9 (
	.dataa(!\altera_internal_jtag~TMSUTAP ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9 .lut_mask = 64'h00000000AAAAAAAA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y2_N21
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[10]~feeder (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[10]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[10]~feeder .lut_mask = 64'h5555555555555555;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y2_N23
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[10] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [10]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[10] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y3_N0
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [12]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12 .lut_mask = 64'h33333333FFFFFFFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y3_N11
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[13] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [13]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[13] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y2_N12
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13 (
	.dataa(!\altera_internal_jtag~TMSUTAP ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [13]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13 .lut_mask = 64'h1111111111111111;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y2_N14
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[14] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [14]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[14] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N0
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [14]),
	.datad(gnd),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10 .lut_mask = 64'h0F0FFFFFFFFFFFFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y2_N47
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[11] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[11] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N3
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\altera_internal_jtag~TMSUTAP ),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11 .lut_mask = 64'h000055550000FFFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y2_N54
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[12]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[12]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y2_N56
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[12] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [12]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[12] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N30
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [12]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [14]),
	.datae(gnd),
	.dataf(!\altera_internal_jtag~TMSUTAP ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0 .lut_mask = 64'h000000000FFF0FFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y2_N57
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y2_N59
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [15]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y2_N24
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [7]),
	.datab(gnd),
	.datac(!\altera_internal_jtag~TMSUTAP ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8 .lut_mask = 64'h050F050F050F050F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y2_N26
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N51
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [0]),
	.datad(gnd),
	.datae(!\altera_internal_jtag~TMSUTAP ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1 .lut_mask = 64'h0000F0F00000F0F0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y2_N17
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N33
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2 .lut_mask = 64'h0F0F0F0FF0F0F0F0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y3_N17
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\altera_internal_jtag~TMSUTAP ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N15
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [0]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [1]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0 .lut_mask = 64'h000F000FFFF0FFF0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y3_N14
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\altera_internal_jtag~TMSUTAP ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N12
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [9]),
	.datab(!\altera_internal_jtag~TMSUTAP ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0 .lut_mask = 64'hCECCCECCCECCCECC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y3_N21
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~feeder (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~feeder .lut_mask = 64'h3333333333333333;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y3_N23
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y3_N30
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [1]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1 .lut_mask = 64'hFF3FFF3FFFFFFFFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y3_N18
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[1]~feeder (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[1]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[1]~feeder .lut_mask = 64'h5555555555555555;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y3_N20
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y3_N36
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [15]),
	.datab(!\altera_internal_jtag~TMSUTAP ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datad(gnd),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [1]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2 .lut_mask = 64'h1313333313133333;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y3_N38
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y3_N45
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\altera_internal_jtag~TMSUTAP ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3 .lut_mask = 64'h00000000F0F0F0F0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y3_N47
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y2_N48
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(gnd),
	.datac(!\altera_internal_jtag~TMSUTAP ),
	.datad(gnd),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5 .lut_mask = 64'h05050F0F05050F0F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y2_N50
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[5] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[5] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y1_N3
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6 .lut_mask = 64'h5555FFFF5555FFFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y2_N52
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[6] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[6] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N30
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [6]),
	.datad(!\altera_internal_jtag~TMSUTAP ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7 .lut_mask = 64'h000F000F000F000F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y2_N32
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[7] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[7] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y3_N51
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [7]),
	.datad(gnd),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4 .lut_mask = 64'h5F5FFFFF5F5FFFFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y3_N50
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y3_N33
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\altera_internal_jtag~TDIUTAP ),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0 .lut_mask = 64'h5555555500FF00FF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y2_N53
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y2_N9
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(gnd),
	.datac(!\altera_internal_jtag~TDIUTAP ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3 .lut_mask = 64'h0A0A0A0A0A0A0A0A;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y3_N3
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0 .lut_mask = 64'h5F5F5F5F5F5F5F5F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y2_N10
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y2_N3
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2 .lut_mask = 64'h55555555FFFFFFFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y2_N4
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y2_N0
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1 .lut_mask = 64'h2222222222222222;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y2_N1
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y2_N42
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0 .lut_mask = 64'h3F3F3F3F3F3F3F3F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y2_N43
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y3_N3
cyclonev_lcell_comb \~QIC_CREATED_GND~I (
// Equation(s):
// \~QIC_CREATED_GND~I_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QIC_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QIC_CREATED_GND~I .extended_lut = "off";
defparam \~QIC_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QIC_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y3_N54
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.datab(!\altera_internal_jtag~TDIUTAP ),
	.datac(!\~QIC_CREATED_GND~I_combout ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4 .lut_mask = 64'h550F550F330F330F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N12
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]~feeder (
	.dataa(gnd),
	.datab(!\altera_internal_jtag~TDIUTAP ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]~feeder .lut_mask = 64'h3333333333333333;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y2_N14
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N15
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y2_N16
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~DUPLICATE (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~DUPLICATE .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y2_N7
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]~DUPLICATE (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~DUPLICATE_q ),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]~DUPLICATE .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y2_N10
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]~DUPLICATE_q ),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y2_N26
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [6]),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y2_N17
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y2_N8
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~DUPLICATE_q ),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N24
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [5]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [9]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [6]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [8]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0 .lut_mask = 64'h8000800000000000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y2_N28
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [5]),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y2_N46
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [4]),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N21
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y2_N23
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y2_N19
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [2]),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N42
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [1]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1 .lut_mask = 64'hCCCCCCCCCCCCCCCC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y2_N43
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N48
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0_combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [4]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [1]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [0]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [2]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0 .lut_mask = 64'h0000000040000000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y2_N50
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y2_N6
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.datac(!\altera_internal_jtag~TMSUTAP ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0 .lut_mask = 64'h00030003000F000F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y2_N28
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N45
cyclonev_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~GND~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~GND .extended_lut = "off";
defparam \~GND .lut_mask = 64'h0000000000000000;
defparam \~GND .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y1_N21
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~3 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\~GND~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~3 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~3 .lut_mask = 64'h0C0C0C0C3F3F3F3F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y1_N39
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [0]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~1 .lut_mask = 64'h0010445401114555;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y1_N22
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~3_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y1_N12
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~0 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(gnd),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datae(gnd),
	.dataf(!\~GND~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~0 .lut_mask = 64'h00CC00CC33FF33FF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y1_N13
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~DUPLICATE (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~0_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~DUPLICATE .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N0
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~DUPLICATE_q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~0 .lut_mask = 64'h1000FFBF0000AFBF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y2_N39
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~feeder (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~feeder .lut_mask = 64'h5555555555555555;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y2_N41
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N39
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~1 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~1 .lut_mask = 64'h000000000F000F00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N36
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~2 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [2]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~2 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~2 .lut_mask = 64'h0A0A0A0A0A4E0A4E;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y2_N53
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~2_combout ),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N18
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [1]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0 .lut_mask = 64'h0000000033333333;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y2_N5
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y1_N38
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4_combout ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N54
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~1 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~DUPLICATE_q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~1 .lut_mask = 64'h0000000030303030;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N33
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~14 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~14 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~14 .lut_mask = 64'hF0F0F0F000000000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N42
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]~3 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~1_combout ),
	.datad(!\altera_internal_jtag~TMSUTAP ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [0]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]~3 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]~3 .lut_mask = 64'h0002FFCE0000FFFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y2_N29
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]~3_combout ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y1_N54
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~5 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [3]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [0]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(gnd),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~5 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~5 .lut_mask = 64'h50505F5F44440000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y1_N43
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~5_combout ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y1_N18
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~2 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~2 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~2 .lut_mask = 64'h0C0C0C0C0C0C0C0C;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y1_N19
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~2_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N18
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0 .lut_mask = 64'h0F0F0F0F00000000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y3_N6
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [0]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0_combout ),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1 .lut_mask = 64'h5555003F55550000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N15
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~feeder (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~feeder .lut_mask = 64'h3333333333333333;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N21
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [7]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(!\altera_internal_jtag~TMSUTAP ),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0 .lut_mask = 64'h0001000100050005;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y2_N17
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y3_N27
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(!\altera_internal_jtag~TMSUTAP ),
	.datac(!\altera_internal_jtag~TDIUTAP ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1 .lut_mask = 64'h01010101EFEFEFEF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N36
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0_combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [4]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [1]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [0]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [2]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1 .lut_mask = 64'h0000000004000000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y2_N38
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y3_N24
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(!\altera_internal_jtag~TMSUTAP ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [15]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0 .lut_mask = 64'h000E000E1F1F1F1F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y3_N42
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1_combout ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout ),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2 .lut_mask = 64'h330033000A000A00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y2_N38
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2_combout ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N30
cyclonev_lcell_comb \u_vjtag|virtual_jtag_0|sld_virtual_jtag_basic_inst|virtual_state_cdr (
// Equation(s):
// \u_vjtag|virtual_jtag_0|sld_virtual_jtag_basic_inst|virtual_state_cdr~combout  = ( 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q  & ( 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3] ) ) # ( 
// !\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q  & ( 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3] & ( 
// !\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3] ) ) ) # ( 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q  & ( 
// !\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3] ) ) # ( 
// !\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q  & ( 
// !\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datad(gnd),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_vjtag|virtual_jtag_0|sld_virtual_jtag_basic_inst|virtual_state_cdr~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_vjtag|virtual_jtag_0|sld_virtual_jtag_basic_inst|virtual_state_cdr .extended_lut = "off";
defparam \u_vjtag|virtual_jtag_0|sld_virtual_jtag_basic_inst|virtual_state_cdr .lut_mask = 64'hFFFFFFFFF0F0FFFF;
defparam \u_vjtag|virtual_jtag_0|sld_virtual_jtag_basic_inst|virtual_state_cdr .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y4_N0
cyclonev_lcell_comb \u_vjtag_interface|always1~1 (
// Equation(s):
// \u_vjtag_interface|always1~1_combout  = ( \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4] & ( 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q  & 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]) ) )

	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_vjtag_interface|always1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_vjtag_interface|always1~1 .extended_lut = "off";
defparam \u_vjtag_interface|always1~1 .lut_mask = 64'h0000000022222222;
defparam \u_vjtag_interface|always1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y2_N14
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~DUPLICATE_q ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y4_N30
cyclonev_lcell_comb \u_vjtag_interface|DR0_bypass_reg~0 (
// Equation(s):
// \u_vjtag_interface|DR0_bypass_reg~0_combout  = ( \u_vjtag_interface|DR0_bypass_reg~q  & ( \altera_internal_jtag~TDIUTAP  & ( 
// ((\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ) # 
// (\u_vjtag|virtual_jtag_0|sld_virtual_jtag_basic_inst|virtual_state_cdr~combout )) # 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ) ) ) ) # ( !\u_vjtag_interface|DR0_bypass_reg~q  & ( 
// \altera_internal_jtag~TDIUTAP  & ( (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & 
// (\u_vjtag|virtual_jtag_0|sld_virtual_jtag_basic_inst|virtual_state_cdr~combout  & (\u_vjtag_interface|always1~1_combout  & 
// !\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ))) ) ) ) # ( \u_vjtag_interface|DR0_bypass_reg~q  & 
// ( !\altera_internal_jtag~TDIUTAP  & ( (((\u_vjtag|virtual_jtag_0|sld_virtual_jtag_basic_inst|virtual_state_cdr~combout  & !\u_vjtag_interface|always1~1_combout )) # 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q )) # 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ) ) ) )

	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datab(!\u_vjtag|virtual_jtag_0|sld_virtual_jtag_basic_inst|virtual_state_cdr~combout ),
	.datac(!\u_vjtag_interface|always1~1_combout ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.datae(!\u_vjtag_interface|DR0_bypass_reg~q ),
	.dataf(!\altera_internal_jtag~TDIUTAP ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_vjtag_interface|DR0_bypass_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_vjtag_interface|DR0_bypass_reg~0 .extended_lut = "off";
defparam \u_vjtag_interface|DR0_bypass_reg~0 .lut_mask = 64'h000075FF020077FF;
defparam \u_vjtag_interface|DR0_bypass_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y2_N5
dffeas \u_vjtag_interface|DR0_bypass_reg (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\u_vjtag_interface|DR0_bypass_reg~0_combout ),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vjtag_interface|DR0_bypass_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_vjtag_interface|DR0_bypass_reg .is_wysiwyg = "true";
defparam \u_vjtag_interface|DR0_bypass_reg .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y4_N3
cyclonev_lcell_comb \u_vjtag_interface|DR1[31]~feeder (
// Equation(s):
// \u_vjtag_interface|DR1[31]~feeder_combout  = \altera_internal_jtag~TDIUTAP 

	.dataa(gnd),
	.datab(!\altera_internal_jtag~TDIUTAP ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_vjtag_interface|DR1[31]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_vjtag_interface|DR1[31]~feeder .extended_lut = "off";
defparam \u_vjtag_interface|DR1[31]~feeder .lut_mask = 64'h3333333333333333;
defparam \u_vjtag_interface|DR1[31]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N39
cyclonev_lcell_comb \u_vjtag_interface|always1~0 (
// Equation(s):
// \u_vjtag_interface|always1~0_combout  = ( !\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & ( 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q  & ( 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3] & 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q  & 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4])) ) ) )

	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(gnd),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_vjtag_interface|always1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_vjtag_interface|always1~0 .extended_lut = "off";
defparam \u_vjtag_interface|always1~0 .lut_mask = 64'h0000000004040000;
defparam \u_vjtag_interface|always1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y4_N5
dffeas \u_vjtag_interface|DR1[31] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\u_vjtag_interface|DR1[31]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_vjtag_interface|always1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vjtag_interface|DR1 [31]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vjtag_interface|DR1[31] .is_wysiwyg = "true";
defparam \u_vjtag_interface|DR1[31] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y3_N57
cyclonev_lcell_comb \u_vjtag_interface|DR1[30]~feeder (
// Equation(s):
// \u_vjtag_interface|DR1[30]~feeder_combout  = \u_vjtag_interface|DR1 [31]

	.dataa(gnd),
	.datab(!\u_vjtag_interface|DR1 [31]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_vjtag_interface|DR1[30]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_vjtag_interface|DR1[30]~feeder .extended_lut = "off";
defparam \u_vjtag_interface|DR1[30]~feeder .lut_mask = 64'h3333333333333333;
defparam \u_vjtag_interface|DR1[30]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y3_N58
dffeas \u_vjtag_interface|DR1[30] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\u_vjtag_interface|DR1[30]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_vjtag_interface|always1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vjtag_interface|DR1 [30]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vjtag_interface|DR1[30] .is_wysiwyg = "true";
defparam \u_vjtag_interface|DR1[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y3_N55
dffeas \u_vjtag_interface|DR1[29] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\u_vjtag_interface|DR1 [30]),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_vjtag_interface|always1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vjtag_interface|DR1 [29]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vjtag_interface|DR1[29] .is_wysiwyg = "true";
defparam \u_vjtag_interface|DR1[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y2_N19
dffeas \u_vjtag_interface|DR1[28] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\u_vjtag_interface|DR1 [29]),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_vjtag_interface|always1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vjtag_interface|DR1 [28]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vjtag_interface|DR1[28] .is_wysiwyg = "true";
defparam \u_vjtag_interface|DR1[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y2_N28
dffeas \u_vjtag_interface|DR1[27] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\u_vjtag_interface|DR1 [28]),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_vjtag_interface|always1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vjtag_interface|DR1 [27]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vjtag_interface|DR1[27] .is_wysiwyg = "true";
defparam \u_vjtag_interface|DR1[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y2_N6
cyclonev_lcell_comb \u_vjtag_interface|DR1[26]~feeder (
// Equation(s):
// \u_vjtag_interface|DR1[26]~feeder_combout  = ( \u_vjtag_interface|DR1 [27] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_vjtag_interface|DR1 [27]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_vjtag_interface|DR1[26]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_vjtag_interface|DR1[26]~feeder .extended_lut = "off";
defparam \u_vjtag_interface|DR1[26]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u_vjtag_interface|DR1[26]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y2_N7
dffeas \u_vjtag_interface|DR1[26] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\u_vjtag_interface|DR1[26]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_vjtag_interface|always1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vjtag_interface|DR1 [26]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vjtag_interface|DR1[26] .is_wysiwyg = "true";
defparam \u_vjtag_interface|DR1[26] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y2_N33
cyclonev_lcell_comb \u_vjtag_interface|DR1[25]~feeder (
// Equation(s):
// \u_vjtag_interface|DR1[25]~feeder_combout  = \u_vjtag_interface|DR1 [26]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_vjtag_interface|DR1 [26]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_vjtag_interface|DR1[25]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_vjtag_interface|DR1[25]~feeder .extended_lut = "off";
defparam \u_vjtag_interface|DR1[25]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \u_vjtag_interface|DR1[25]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y2_N34
dffeas \u_vjtag_interface|DR1[25] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\u_vjtag_interface|DR1[25]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_vjtag_interface|always1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vjtag_interface|DR1 [25]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vjtag_interface|DR1[25] .is_wysiwyg = "true";
defparam \u_vjtag_interface|DR1[25] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y2_N30
cyclonev_lcell_comb \u_vjtag_interface|DR1[24]~feeder (
// Equation(s):
// \u_vjtag_interface|DR1[24]~feeder_combout  = ( \u_vjtag_interface|DR1 [25] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_vjtag_interface|DR1 [25]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_vjtag_interface|DR1[24]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_vjtag_interface|DR1[24]~feeder .extended_lut = "off";
defparam \u_vjtag_interface|DR1[24]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u_vjtag_interface|DR1[24]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y2_N31
dffeas \u_vjtag_interface|DR1[24] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\u_vjtag_interface|DR1[24]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_vjtag_interface|always1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vjtag_interface|DR1 [24]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vjtag_interface|DR1[24] .is_wysiwyg = "true";
defparam \u_vjtag_interface|DR1[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y2_N25
dffeas \u_vjtag_interface|DR1[23] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\u_vjtag_interface|DR1 [24]),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_vjtag_interface|always1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vjtag_interface|DR1 [23]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vjtag_interface|DR1[23] .is_wysiwyg = "true";
defparam \u_vjtag_interface|DR1[23] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y2_N18
cyclonev_lcell_comb \u_vjtag_interface|DR1[22]~feeder (
// Equation(s):
// \u_vjtag_interface|DR1[22]~feeder_combout  = \u_vjtag_interface|DR1 [23]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_vjtag_interface|DR1 [23]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_vjtag_interface|DR1[22]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_vjtag_interface|DR1[22]~feeder .extended_lut = "off";
defparam \u_vjtag_interface|DR1[22]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \u_vjtag_interface|DR1[22]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y2_N20
dffeas \u_vjtag_interface|DR1[22] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\u_vjtag_interface|DR1[22]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_vjtag_interface|always1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vjtag_interface|DR1 [22]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vjtag_interface|DR1[22] .is_wysiwyg = "true";
defparam \u_vjtag_interface|DR1[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y3_N37
dffeas \u_vjtag_interface|DR1[21] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\u_vjtag_interface|DR1 [22]),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_vjtag_interface|always1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vjtag_interface|DR1 [21]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vjtag_interface|DR1[21] .is_wysiwyg = "true";
defparam \u_vjtag_interface|DR1[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y4_N28
dffeas \u_vjtag_interface|DR1[20] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\u_vjtag_interface|DR1 [21]),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_vjtag_interface|always1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vjtag_interface|DR1 [20]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vjtag_interface|DR1[20] .is_wysiwyg = "true";
defparam \u_vjtag_interface|DR1[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y2_N34
dffeas \u_vjtag_interface|DR1[19] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\u_vjtag_interface|DR1 [20]),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_vjtag_interface|always1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vjtag_interface|DR1 [19]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vjtag_interface|DR1[19] .is_wysiwyg = "true";
defparam \u_vjtag_interface|DR1[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y2_N36
cyclonev_lcell_comb \u_vjtag_interface|DR1[18]~feeder (
// Equation(s):
// \u_vjtag_interface|DR1[18]~feeder_combout  = ( \u_vjtag_interface|DR1 [19] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_vjtag_interface|DR1 [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_vjtag_interface|DR1[18]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_vjtag_interface|DR1[18]~feeder .extended_lut = "off";
defparam \u_vjtag_interface|DR1[18]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u_vjtag_interface|DR1[18]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y2_N37
dffeas \u_vjtag_interface|DR1[18] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\u_vjtag_interface|DR1[18]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_vjtag_interface|always1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vjtag_interface|DR1 [18]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vjtag_interface|DR1[18] .is_wysiwyg = "true";
defparam \u_vjtag_interface|DR1[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y2_N55
dffeas \u_vjtag_interface|DR1[17] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\u_vjtag_interface|DR1 [18]),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_vjtag_interface|always1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vjtag_interface|DR1 [17]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vjtag_interface|DR1[17] .is_wysiwyg = "true";
defparam \u_vjtag_interface|DR1[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y2_N49
dffeas \u_vjtag_interface|DR1[16] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\u_vjtag_interface|DR1 [17]),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_vjtag_interface|always1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vjtag_interface|DR1 [16]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vjtag_interface|DR1[16] .is_wysiwyg = "true";
defparam \u_vjtag_interface|DR1[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y2_N22
dffeas \u_vjtag_interface|DR1[15] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\u_vjtag_interface|DR1 [16]),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_vjtag_interface|always1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vjtag_interface|DR1 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vjtag_interface|DR1[15] .is_wysiwyg = "true";
defparam \u_vjtag_interface|DR1[15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y2_N57
cyclonev_lcell_comb \u_vjtag_interface|DR1[14]~feeder (
// Equation(s):
// \u_vjtag_interface|DR1[14]~feeder_combout  = \u_vjtag_interface|DR1 [15]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_vjtag_interface|DR1 [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_vjtag_interface|DR1[14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_vjtag_interface|DR1[14]~feeder .extended_lut = "off";
defparam \u_vjtag_interface|DR1[14]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \u_vjtag_interface|DR1[14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y2_N58
dffeas \u_vjtag_interface|DR1[14] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\u_vjtag_interface|DR1[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_vjtag_interface|always1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vjtag_interface|DR1 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vjtag_interface|DR1[14] .is_wysiwyg = "true";
defparam \u_vjtag_interface|DR1[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y2_N52
dffeas \u_vjtag_interface|DR1[13] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\u_vjtag_interface|DR1 [14]),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_vjtag_interface|always1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vjtag_interface|DR1 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vjtag_interface|DR1[13] .is_wysiwyg = "true";
defparam \u_vjtag_interface|DR1[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y4_N32
dffeas \u_vjtag_interface|DR1[12] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\u_vjtag_interface|DR1 [13]),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_vjtag_interface|always1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vjtag_interface|DR1 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vjtag_interface|DR1[12] .is_wysiwyg = "true";
defparam \u_vjtag_interface|DR1[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y4_N21
cyclonev_lcell_comb \u_vjtag_interface|DR1[11]~feeder (
// Equation(s):
// \u_vjtag_interface|DR1[11]~feeder_combout  = \u_vjtag_interface|DR1 [12]

	.dataa(!\u_vjtag_interface|DR1 [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_vjtag_interface|DR1[11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_vjtag_interface|DR1[11]~feeder .extended_lut = "off";
defparam \u_vjtag_interface|DR1[11]~feeder .lut_mask = 64'h5555555555555555;
defparam \u_vjtag_interface|DR1[11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y4_N22
dffeas \u_vjtag_interface|DR1[11] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\u_vjtag_interface|DR1[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_vjtag_interface|always1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vjtag_interface|DR1 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vjtag_interface|DR1[11] .is_wysiwyg = "true";
defparam \u_vjtag_interface|DR1[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y4_N22
dffeas \u_vjtag_interface|DR1[10] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\u_vjtag_interface|DR1 [11]),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_vjtag_interface|always1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vjtag_interface|DR1 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vjtag_interface|DR1[10] .is_wysiwyg = "true";
defparam \u_vjtag_interface|DR1[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y4_N40
dffeas \u_vjtag_interface|DR1[9] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\u_vjtag_interface|DR1 [10]),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_vjtag_interface|always1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vjtag_interface|DR1 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vjtag_interface|DR1[9] .is_wysiwyg = "true";
defparam \u_vjtag_interface|DR1[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y4_N36
cyclonev_lcell_comb \u_vjtag_interface|DR1[8]~feeder (
// Equation(s):
// \u_vjtag_interface|DR1[8]~feeder_combout  = \u_vjtag_interface|DR1 [9]

	.dataa(gnd),
	.datab(!\u_vjtag_interface|DR1 [9]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_vjtag_interface|DR1[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_vjtag_interface|DR1[8]~feeder .extended_lut = "off";
defparam \u_vjtag_interface|DR1[8]~feeder .lut_mask = 64'h3333333333333333;
defparam \u_vjtag_interface|DR1[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y4_N37
dffeas \u_vjtag_interface|DR1[8] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\u_vjtag_interface|DR1[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_vjtag_interface|always1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vjtag_interface|DR1 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vjtag_interface|DR1[8] .is_wysiwyg = "true";
defparam \u_vjtag_interface|DR1[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y4_N18
cyclonev_lcell_comb \u_vjtag_interface|DR1[7]~feeder (
// Equation(s):
// \u_vjtag_interface|DR1[7]~feeder_combout  = \u_vjtag_interface|DR1 [8]

	.dataa(gnd),
	.datab(!\u_vjtag_interface|DR1 [8]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_vjtag_interface|DR1[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_vjtag_interface|DR1[7]~feeder .extended_lut = "off";
defparam \u_vjtag_interface|DR1[7]~feeder .lut_mask = 64'h3333333333333333;
defparam \u_vjtag_interface|DR1[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y4_N19
dffeas \u_vjtag_interface|DR1[7] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\u_vjtag_interface|DR1[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_vjtag_interface|always1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vjtag_interface|DR1 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vjtag_interface|DR1[7] .is_wysiwyg = "true";
defparam \u_vjtag_interface|DR1[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y4_N37
dffeas \u_vjtag_interface|DR1[6] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\u_vjtag_interface|DR1 [7]),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_vjtag_interface|always1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vjtag_interface|DR1 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vjtag_interface|DR1[6] .is_wysiwyg = "true";
defparam \u_vjtag_interface|DR1[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y4_N41
dffeas \u_vjtag_interface|DR1[5] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\u_vjtag_interface|DR1 [6]),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_vjtag_interface|always1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vjtag_interface|DR1 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vjtag_interface|DR1[5] .is_wysiwyg = "true";
defparam \u_vjtag_interface|DR1[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y4_N45
cyclonev_lcell_comb \u_vjtag_interface|DR1[4]~feeder (
// Equation(s):
// \u_vjtag_interface|DR1[4]~feeder_combout  = \u_vjtag_interface|DR1 [5]

	.dataa(!\u_vjtag_interface|DR1 [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_vjtag_interface|DR1[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_vjtag_interface|DR1[4]~feeder .extended_lut = "off";
defparam \u_vjtag_interface|DR1[4]~feeder .lut_mask = 64'h5555555555555555;
defparam \u_vjtag_interface|DR1[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y4_N46
dffeas \u_vjtag_interface|DR1[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\u_vjtag_interface|DR1[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_vjtag_interface|always1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vjtag_interface|DR1 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vjtag_interface|DR1[4] .is_wysiwyg = "true";
defparam \u_vjtag_interface|DR1[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y4_N1
dffeas \u_vjtag_interface|DR1[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\u_vjtag_interface|DR1 [4]),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_vjtag_interface|always1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vjtag_interface|DR1 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vjtag_interface|DR1[3] .is_wysiwyg = "true";
defparam \u_vjtag_interface|DR1[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y4_N34
dffeas \u_vjtag_interface|DR1[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\u_vjtag_interface|DR1 [3]),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_vjtag_interface|always1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vjtag_interface|DR1 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vjtag_interface|DR1[2] .is_wysiwyg = "true";
defparam \u_vjtag_interface|DR1[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y4_N2
dffeas \u_vjtag_interface|DR1[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\u_vjtag_interface|DR1 [2]),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_vjtag_interface|always1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vjtag_interface|DR1 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vjtag_interface|DR1[1] .is_wysiwyg = "true";
defparam \u_vjtag_interface|DR1[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y4_N26
dffeas \u_vjtag_interface|DR1[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\u_vjtag_interface|DR1 [1]),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_vjtag_interface|always1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vjtag_interface|DR1 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vjtag_interface|DR1[0] .is_wysiwyg = "true";
defparam \u_vjtag_interface|DR1[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y3_N15
cyclonev_lcell_comb \u_vjtag_interface|data_out[30]~feeder (
// Equation(s):
// \u_vjtag_interface|data_out[30]~feeder_combout  = \u_vjtag_interface|DR1 [30]

	.dataa(!\u_vjtag_interface|DR1 [30]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_vjtag_interface|data_out[30]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_vjtag_interface|data_out[30]~feeder .extended_lut = "off";
defparam \u_vjtag_interface|data_out[30]~feeder .lut_mask = 64'h5555555555555555;
defparam \u_vjtag_interface|data_out[30]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y4_N3
cyclonev_lcell_comb \u_vjtag_interface|always3~0 (
// Equation(s):
// \u_vjtag_interface|always3~0_combout  = ( \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8] & ( 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q  & 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3] & 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q  & 
// !\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ))) ) )

	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_vjtag_interface|always3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_vjtag_interface|always3~0 .extended_lut = "off";
defparam \u_vjtag_interface|always3~0 .lut_mask = 64'h0000000002000200;
defparam \u_vjtag_interface|always3~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y3_N17
dffeas \u_vjtag_interface|data_out[30] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\u_vjtag_interface|data_out[30]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_vjtag_interface|always3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vjtag_interface|data_out [30]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vjtag_interface|data_out[30] .is_wysiwyg = "true";
defparam \u_vjtag_interface|data_out[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y5_N59
dffeas \u_instruction_handler|ir_in_prev (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_instruction_handler|ir_in_prev~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_instruction_handler|ir_in_prev .is_wysiwyg = "true";
defparam \u_instruction_handler|ir_in_prev .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y2_N40
dffeas \u_vjtag_interface|data_out[18]~_Duplicate_1 (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\u_vjtag_interface|DR1 [18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_vjtag_interface|always3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vjtag_interface|data_out[18]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_vjtag_interface|data_out[18]~_Duplicate_1 .is_wysiwyg = "true";
defparam \u_vjtag_interface|data_out[18]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y2_N27
cyclonev_lcell_comb \u_vjtag_interface|data_out[19]~_Duplicate_1feeder (
// Equation(s):
// \u_vjtag_interface|data_out[19]~_Duplicate_1feeder_combout  = ( \u_vjtag_interface|DR1 [19] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_vjtag_interface|DR1 [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_vjtag_interface|data_out[19]~_Duplicate_1feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_vjtag_interface|data_out[19]~_Duplicate_1feeder .extended_lut = "off";
defparam \u_vjtag_interface|data_out[19]~_Duplicate_1feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u_vjtag_interface|data_out[19]~_Duplicate_1feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y2_N28
dffeas \u_vjtag_interface|data_out[19]~_Duplicate_1 (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\u_vjtag_interface|data_out[19]~_Duplicate_1feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_vjtag_interface|always3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vjtag_interface|data_out[19]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_vjtag_interface|data_out[19]~_Duplicate_1 .is_wysiwyg = "true";
defparam \u_vjtag_interface|data_out[19]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y4_N56
dffeas \u_vjtag_interface|data_out[20]~_Duplicate_1 (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\u_vjtag_interface|DR1 [20]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_vjtag_interface|always3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vjtag_interface|data_out[20]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_vjtag_interface|data_out[20]~_Duplicate_1 .is_wysiwyg = "true";
defparam \u_vjtag_interface|data_out[20]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y3_N16
dffeas \u_vjtag_interface|data_out[22]~_Duplicate_1 (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\u_vjtag_interface|DR1 [22]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_vjtag_interface|always3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vjtag_interface|data_out[22]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_vjtag_interface|data_out[22]~_Duplicate_1 .is_wysiwyg = "true";
defparam \u_vjtag_interface|data_out[22]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y3_N16
dffeas \u_vjtag_interface|data_out[21]~_Duplicate_1 (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\u_vjtag_interface|DR1 [21]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_vjtag_interface|always3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vjtag_interface|data_out[21]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_vjtag_interface|data_out[21]~_Duplicate_1 .is_wysiwyg = "true";
defparam \u_vjtag_interface|data_out[21]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y4_N15
cyclonev_lcell_comb \u_vjtag_interface|data_out[23]~_Duplicate_1feeder (
// Equation(s):
// \u_vjtag_interface|data_out[23]~_Duplicate_1feeder_combout  = \u_vjtag_interface|DR1 [23]

	.dataa(!\u_vjtag_interface|DR1 [23]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_vjtag_interface|data_out[23]~_Duplicate_1feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_vjtag_interface|data_out[23]~_Duplicate_1feeder .extended_lut = "off";
defparam \u_vjtag_interface|data_out[23]~_Duplicate_1feeder .lut_mask = 64'h5555555555555555;
defparam \u_vjtag_interface|data_out[23]~_Duplicate_1feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y4_N17
dffeas \u_vjtag_interface|data_out[23]~_Duplicate_1 (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\u_vjtag_interface|data_out[23]~_Duplicate_1feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_vjtag_interface|always3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vjtag_interface|data_out[23]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_vjtag_interface|data_out[23]~_Duplicate_1 .is_wysiwyg = "true";
defparam \u_vjtag_interface|data_out[23]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y4_N42
cyclonev_lcell_comb \u_instruction_handler|WideOr7~1 (
// Equation(s):
// \u_instruction_handler|WideOr7~1_combout  = ( !\u_vjtag_interface|data_out[21]~_Duplicate_1_q  & ( !\u_vjtag_interface|data_out[23]~_Duplicate_1_q  & ( (!\u_vjtag_interface|data_out[18]~_Duplicate_1_q  & (!\u_vjtag_interface|data_out[19]~_Duplicate_1_q  & 
// (!\u_vjtag_interface|data_out[20]~_Duplicate_1_q  & !\u_vjtag_interface|data_out[22]~_Duplicate_1_q ))) ) ) )

	.dataa(!\u_vjtag_interface|data_out[18]~_Duplicate_1_q ),
	.datab(!\u_vjtag_interface|data_out[19]~_Duplicate_1_q ),
	.datac(!\u_vjtag_interface|data_out[20]~_Duplicate_1_q ),
	.datad(!\u_vjtag_interface|data_out[22]~_Duplicate_1_q ),
	.datae(!\u_vjtag_interface|data_out[21]~_Duplicate_1_q ),
	.dataf(!\u_vjtag_interface|data_out[23]~_Duplicate_1_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_instruction_handler|WideOr7~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_instruction_handler|WideOr7~1 .extended_lut = "off";
defparam \u_instruction_handler|WideOr7~1 .lut_mask = 64'h8000000000000000;
defparam \u_instruction_handler|WideOr7~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y2_N7
dffeas \u_vjtag_interface|data_out[24]~_Duplicate_1 (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\u_vjtag_interface|DR1 [24]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_vjtag_interface|always3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vjtag_interface|data_out[24]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_vjtag_interface|data_out[24]~_Duplicate_1 .is_wysiwyg = "true";
defparam \u_vjtag_interface|data_out[24]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y2_N12
cyclonev_lcell_comb \u_vjtag_interface|data_out[27]~_Duplicate_1feeder (
// Equation(s):
// \u_vjtag_interface|data_out[27]~_Duplicate_1feeder_combout  = ( \u_vjtag_interface|DR1 [27] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_vjtag_interface|DR1 [27]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_vjtag_interface|data_out[27]~_Duplicate_1feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_vjtag_interface|data_out[27]~_Duplicate_1feeder .extended_lut = "off";
defparam \u_vjtag_interface|data_out[27]~_Duplicate_1feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u_vjtag_interface|data_out[27]~_Duplicate_1feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y2_N13
dffeas \u_vjtag_interface|data_out[27]~_Duplicate_1 (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\u_vjtag_interface|data_out[27]~_Duplicate_1feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_vjtag_interface|always3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vjtag_interface|data_out[27]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_vjtag_interface|data_out[27]~_Duplicate_1 .is_wysiwyg = "true";
defparam \u_vjtag_interface|data_out[27]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y2_N44
dffeas \u_vjtag_interface|data_out[28]~_Duplicate_1 (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\u_vjtag_interface|DR1 [28]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_vjtag_interface|always3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vjtag_interface|data_out[28]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_vjtag_interface|data_out[28]~_Duplicate_1 .is_wysiwyg = "true";
defparam \u_vjtag_interface|data_out[28]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y2_N51
cyclonev_lcell_comb \u_vjtag_interface|data_out[29]~feeder (
// Equation(s):
// \u_vjtag_interface|data_out[29]~feeder_combout  = \u_vjtag_interface|DR1 [29]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_vjtag_interface|DR1 [29]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_vjtag_interface|data_out[29]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_vjtag_interface|data_out[29]~feeder .extended_lut = "off";
defparam \u_vjtag_interface|data_out[29]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \u_vjtag_interface|data_out[29]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y2_N52
dffeas \u_vjtag_interface|data_out[29] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\u_vjtag_interface|data_out[29]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_vjtag_interface|always3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vjtag_interface|data_out [29]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vjtag_interface|data_out[29] .is_wysiwyg = "true";
defparam \u_vjtag_interface|data_out[29] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y2_N12
cyclonev_lcell_comb \u_vjtag_interface|data_out[25]~_Duplicate_1feeder (
// Equation(s):
// \u_vjtag_interface|data_out[25]~_Duplicate_1feeder_combout  = ( \u_vjtag_interface|DR1 [25] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_vjtag_interface|DR1 [25]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_vjtag_interface|data_out[25]~_Duplicate_1feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_vjtag_interface|data_out[25]~_Duplicate_1feeder .extended_lut = "off";
defparam \u_vjtag_interface|data_out[25]~_Duplicate_1feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u_vjtag_interface|data_out[25]~_Duplicate_1feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y2_N13
dffeas \u_vjtag_interface|data_out[25]~_Duplicate_1 (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\u_vjtag_interface|data_out[25]~_Duplicate_1feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_vjtag_interface|always3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vjtag_interface|data_out[25]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_vjtag_interface|data_out[25]~_Duplicate_1 .is_wysiwyg = "true";
defparam \u_vjtag_interface|data_out[25]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y2_N19
dffeas \u_vjtag_interface|data_out[26]~_Duplicate_1 (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\u_vjtag_interface|DR1 [26]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_vjtag_interface|always3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vjtag_interface|data_out[26]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_vjtag_interface|data_out[26]~_Duplicate_1 .is_wysiwyg = "true";
defparam \u_vjtag_interface|data_out[26]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y2_N54
cyclonev_lcell_comb \u_instruction_handler|WideOr7~0 (
// Equation(s):
// \u_instruction_handler|WideOr7~0_combout  = ( !\u_vjtag_interface|data_out[25]~_Duplicate_1_q  & ( !\u_vjtag_interface|data_out[26]~_Duplicate_1_q  & ( (!\u_vjtag_interface|data_out[24]~_Duplicate_1_q  & (!\u_vjtag_interface|data_out[27]~_Duplicate_1_q  & 
// (!\u_vjtag_interface|data_out[28]~_Duplicate_1_q  & !\u_vjtag_interface|data_out [29]))) ) ) )

	.dataa(!\u_vjtag_interface|data_out[24]~_Duplicate_1_q ),
	.datab(!\u_vjtag_interface|data_out[27]~_Duplicate_1_q ),
	.datac(!\u_vjtag_interface|data_out[28]~_Duplicate_1_q ),
	.datad(!\u_vjtag_interface|data_out [29]),
	.datae(!\u_vjtag_interface|data_out[25]~_Duplicate_1_q ),
	.dataf(!\u_vjtag_interface|data_out[26]~_Duplicate_1_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_instruction_handler|WideOr7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_instruction_handler|WideOr7~0 .extended_lut = "off";
defparam \u_instruction_handler|WideOr7~0 .lut_mask = 64'h8000000000000000;
defparam \u_instruction_handler|WideOr7~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y2_N15
cyclonev_lcell_comb \u_vjtag_interface|data_out[12]~_Duplicate_1feeder (
// Equation(s):
// \u_vjtag_interface|data_out[12]~_Duplicate_1feeder_combout  = \u_vjtag_interface|DR1 [12]

	.dataa(!\u_vjtag_interface|DR1 [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_vjtag_interface|data_out[12]~_Duplicate_1feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_vjtag_interface|data_out[12]~_Duplicate_1feeder .extended_lut = "off";
defparam \u_vjtag_interface|data_out[12]~_Duplicate_1feeder .lut_mask = 64'h5555555555555555;
defparam \u_vjtag_interface|data_out[12]~_Duplicate_1feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y2_N16
dffeas \u_vjtag_interface|data_out[12]~_Duplicate_1 (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\u_vjtag_interface|data_out[12]~_Duplicate_1feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_vjtag_interface|always3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vjtag_interface|data_out[12]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_vjtag_interface|data_out[12]~_Duplicate_1 .is_wysiwyg = "true";
defparam \u_vjtag_interface|data_out[12]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y2_N45
cyclonev_lcell_comb \u_vjtag_interface|data_out[14]~_Duplicate_1feeder (
// Equation(s):
// \u_vjtag_interface|data_out[14]~_Duplicate_1feeder_combout  = \u_vjtag_interface|DR1 [14]

	.dataa(!\u_vjtag_interface|DR1 [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_vjtag_interface|data_out[14]~_Duplicate_1feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_vjtag_interface|data_out[14]~_Duplicate_1feeder .extended_lut = "off";
defparam \u_vjtag_interface|data_out[14]~_Duplicate_1feeder .lut_mask = 64'h5555555555555555;
defparam \u_vjtag_interface|data_out[14]~_Duplicate_1feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y2_N46
dffeas \u_vjtag_interface|data_out[14]~_Duplicate_1 (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\u_vjtag_interface|data_out[14]~_Duplicate_1feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_vjtag_interface|always3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vjtag_interface|data_out[14]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_vjtag_interface|data_out[14]~_Duplicate_1 .is_wysiwyg = "true";
defparam \u_vjtag_interface|data_out[14]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y2_N37
dffeas \u_vjtag_interface|data_out[16]~_Duplicate_1 (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\u_vjtag_interface|DR1 [16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_vjtag_interface|always3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vjtag_interface|data_out[16]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_vjtag_interface|data_out[16]~_Duplicate_1 .is_wysiwyg = "true";
defparam \u_vjtag_interface|data_out[16]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y4_N58
dffeas \u_vjtag_interface|data_out[13]~_Duplicate_1 (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\u_vjtag_interface|DR1 [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_vjtag_interface|always3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vjtag_interface|data_out[13]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_vjtag_interface|data_out[13]~_Duplicate_1 .is_wysiwyg = "true";
defparam \u_vjtag_interface|data_out[13]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y3_N13
dffeas \u_vjtag_interface|data_out[17]~_Duplicate_1 (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\u_vjtag_interface|DR1 [17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_vjtag_interface|always3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vjtag_interface|data_out[17]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_vjtag_interface|data_out[17]~_Duplicate_1 .is_wysiwyg = "true";
defparam \u_vjtag_interface|data_out[17]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y2_N10
dffeas \u_vjtag_interface|data_out[15]~_Duplicate_1 (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\u_vjtag_interface|DR1 [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_vjtag_interface|always3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vjtag_interface|data_out[15]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_vjtag_interface|data_out[15]~_Duplicate_1 .is_wysiwyg = "true";
defparam \u_vjtag_interface|data_out[15]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y4_N48
cyclonev_lcell_comb \u_instruction_handler|WideOr7~2 (
// Equation(s):
// \u_instruction_handler|WideOr7~2_combout  = ( !\u_vjtag_interface|data_out[17]~_Duplicate_1_q  & ( !\u_vjtag_interface|data_out[15]~_Duplicate_1_q  & ( (!\u_vjtag_interface|data_out[12]~_Duplicate_1_q  & (!\u_vjtag_interface|data_out[14]~_Duplicate_1_q  & 
// (!\u_vjtag_interface|data_out[16]~_Duplicate_1_q  & !\u_vjtag_interface|data_out[13]~_Duplicate_1_q ))) ) ) )

	.dataa(!\u_vjtag_interface|data_out[12]~_Duplicate_1_q ),
	.datab(!\u_vjtag_interface|data_out[14]~_Duplicate_1_q ),
	.datac(!\u_vjtag_interface|data_out[16]~_Duplicate_1_q ),
	.datad(!\u_vjtag_interface|data_out[13]~_Duplicate_1_q ),
	.datae(!\u_vjtag_interface|data_out[17]~_Duplicate_1_q ),
	.dataf(!\u_vjtag_interface|data_out[15]~_Duplicate_1_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_instruction_handler|WideOr7~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_instruction_handler|WideOr7~2 .extended_lut = "off";
defparam \u_instruction_handler|WideOr7~2 .lut_mask = 64'h8000000000000000;
defparam \u_instruction_handler|WideOr7~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y4_N52
dffeas \u_vjtag_interface|data_out[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\u_vjtag_interface|DR1 [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_vjtag_interface|always3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vjtag_interface|data_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vjtag_interface|data_out[1] .is_wysiwyg = "true";
defparam \u_vjtag_interface|data_out[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y4_N6
cyclonev_lcell_comb \u_vjtag_interface|data_out[4]~feeder (
// Equation(s):
// \u_vjtag_interface|data_out[4]~feeder_combout  = \u_vjtag_interface|DR1 [4]

	.dataa(gnd),
	.datab(!\u_vjtag_interface|DR1 [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_vjtag_interface|data_out[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_vjtag_interface|data_out[4]~feeder .extended_lut = "off";
defparam \u_vjtag_interface|data_out[4]~feeder .lut_mask = 64'h3333333333333333;
defparam \u_vjtag_interface|data_out[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y4_N8
dffeas \u_vjtag_interface|data_out[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\u_vjtag_interface|data_out[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_vjtag_interface|always3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vjtag_interface|data_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vjtag_interface|data_out[4] .is_wysiwyg = "true";
defparam \u_vjtag_interface|data_out[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y4_N51
cyclonev_lcell_comb \u_vjtag_interface|data_out[0]~feeder (
// Equation(s):
// \u_vjtag_interface|data_out[0]~feeder_combout  = \u_vjtag_interface|DR1 [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_vjtag_interface|DR1 [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_vjtag_interface|data_out[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_vjtag_interface|data_out[0]~feeder .extended_lut = "off";
defparam \u_vjtag_interface|data_out[0]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \u_vjtag_interface|data_out[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y4_N52
dffeas \u_vjtag_interface|data_out[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\u_vjtag_interface|data_out[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_vjtag_interface|always3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vjtag_interface|data_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vjtag_interface|data_out[0] .is_wysiwyg = "true";
defparam \u_vjtag_interface|data_out[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y4_N9
cyclonev_lcell_comb \u_vjtag_interface|data_out[2]~feeder (
// Equation(s):
// \u_vjtag_interface|data_out[2]~feeder_combout  = \u_vjtag_interface|DR1 [2]

	.dataa(!\u_vjtag_interface|DR1 [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_vjtag_interface|data_out[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_vjtag_interface|data_out[2]~feeder .extended_lut = "off";
defparam \u_vjtag_interface|data_out[2]~feeder .lut_mask = 64'h5555555555555555;
defparam \u_vjtag_interface|data_out[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y4_N10
dffeas \u_vjtag_interface|data_out[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\u_vjtag_interface|data_out[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_vjtag_interface|always3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vjtag_interface|data_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vjtag_interface|data_out[2] .is_wysiwyg = "true";
defparam \u_vjtag_interface|data_out[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y4_N7
dffeas \u_vjtag_interface|data_out[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\u_vjtag_interface|DR1 [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_vjtag_interface|always3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vjtag_interface|data_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vjtag_interface|data_out[3] .is_wysiwyg = "true";
defparam \u_vjtag_interface|data_out[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y4_N49
dffeas \u_vjtag_interface|data_out[5] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\u_vjtag_interface|DR1 [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_vjtag_interface|always3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vjtag_interface|data_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vjtag_interface|data_out[5] .is_wysiwyg = "true";
defparam \u_vjtag_interface|data_out[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y4_N18
cyclonev_lcell_comb \u_instruction_handler|WideOr7~3 (
// Equation(s):
// \u_instruction_handler|WideOr7~3_combout  = ( !\u_vjtag_interface|data_out [3] & ( !\u_vjtag_interface|data_out [5] & ( (!\u_vjtag_interface|data_out [1] & (!\u_vjtag_interface|data_out [4] & (!\u_vjtag_interface|data_out [0] & 
// !\u_vjtag_interface|data_out [2]))) ) ) )

	.dataa(!\u_vjtag_interface|data_out [1]),
	.datab(!\u_vjtag_interface|data_out [4]),
	.datac(!\u_vjtag_interface|data_out [0]),
	.datad(!\u_vjtag_interface|data_out [2]),
	.datae(!\u_vjtag_interface|data_out [3]),
	.dataf(!\u_vjtag_interface|data_out [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_instruction_handler|WideOr7~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_instruction_handler|WideOr7~3 .extended_lut = "off";
defparam \u_instruction_handler|WideOr7~3 .lut_mask = 64'h8000000000000000;
defparam \u_instruction_handler|WideOr7~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y4_N46
dffeas \u_vjtag_interface|data_out[11]~_Duplicate_1 (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\u_vjtag_interface|DR1 [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_vjtag_interface|always3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vjtag_interface|data_out[11]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_vjtag_interface|data_out[11]~_Duplicate_1 .is_wysiwyg = "true";
defparam \u_vjtag_interface|data_out[11]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y4_N57
cyclonev_lcell_comb \u_vjtag_interface|data_out[9]~feeder (
// Equation(s):
// \u_vjtag_interface|data_out[9]~feeder_combout  = \u_vjtag_interface|DR1 [9]

	.dataa(gnd),
	.datab(!\u_vjtag_interface|DR1 [9]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_vjtag_interface|data_out[9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_vjtag_interface|data_out[9]~feeder .extended_lut = "off";
defparam \u_vjtag_interface|data_out[9]~feeder .lut_mask = 64'h3333333333333333;
defparam \u_vjtag_interface|data_out[9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y4_N59
dffeas \u_vjtag_interface|data_out[9] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\u_vjtag_interface|data_out[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_vjtag_interface|always3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vjtag_interface|data_out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vjtag_interface|data_out[9] .is_wysiwyg = "true";
defparam \u_vjtag_interface|data_out[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y4_N57
cyclonev_lcell_comb \u_vjtag_interface|data_out[6]~feeder (
// Equation(s):
// \u_vjtag_interface|data_out[6]~feeder_combout  = \u_vjtag_interface|DR1 [6]

	.dataa(!\u_vjtag_interface|DR1 [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_vjtag_interface|data_out[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_vjtag_interface|data_out[6]~feeder .extended_lut = "off";
defparam \u_vjtag_interface|data_out[6]~feeder .lut_mask = 64'h5555555555555555;
defparam \u_vjtag_interface|data_out[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y4_N59
dffeas \u_vjtag_interface|data_out[6] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\u_vjtag_interface|data_out[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_vjtag_interface|always3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vjtag_interface|data_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vjtag_interface|data_out[6] .is_wysiwyg = "true";
defparam \u_vjtag_interface|data_out[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y4_N12
cyclonev_lcell_comb \u_vjtag_interface|data_out[7]~feeder (
// Equation(s):
// \u_vjtag_interface|data_out[7]~feeder_combout  = \u_vjtag_interface|DR1 [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_vjtag_interface|DR1 [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_vjtag_interface|data_out[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_vjtag_interface|data_out[7]~feeder .extended_lut = "off";
defparam \u_vjtag_interface|data_out[7]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \u_vjtag_interface|data_out[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y4_N13
dffeas \u_vjtag_interface|data_out[7] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\u_vjtag_interface|data_out[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_vjtag_interface|always3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vjtag_interface|data_out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vjtag_interface|data_out[7] .is_wysiwyg = "true";
defparam \u_vjtag_interface|data_out[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y4_N25
dffeas \u_vjtag_interface|data_out[10] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\u_vjtag_interface|DR1 [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_vjtag_interface|always3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vjtag_interface|data_out [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vjtag_interface|data_out[10] .is_wysiwyg = "true";
defparam \u_vjtag_interface|data_out[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y4_N17
dffeas \u_vjtag_interface|data_out[8] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\u_vjtag_interface|DR1 [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_vjtag_interface|always3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vjtag_interface|data_out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vjtag_interface|data_out[8] .is_wysiwyg = "true";
defparam \u_vjtag_interface|data_out[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y4_N24
cyclonev_lcell_comb \u_instruction_handler|WideOr7~4 (
// Equation(s):
// \u_instruction_handler|WideOr7~4_combout  = ( !\u_vjtag_interface|data_out [10] & ( !\u_vjtag_interface|data_out [8] & ( (!\u_vjtag_interface|data_out[11]~_Duplicate_1_q  & (!\u_vjtag_interface|data_out [9] & (!\u_vjtag_interface|data_out [6] & 
// !\u_vjtag_interface|data_out [7]))) ) ) )

	.dataa(!\u_vjtag_interface|data_out[11]~_Duplicate_1_q ),
	.datab(!\u_vjtag_interface|data_out [9]),
	.datac(!\u_vjtag_interface|data_out [6]),
	.datad(!\u_vjtag_interface|data_out [7]),
	.datae(!\u_vjtag_interface|data_out [10]),
	.dataf(!\u_vjtag_interface|data_out [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_instruction_handler|WideOr7~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_instruction_handler|WideOr7~4 .extended_lut = "off";
defparam \u_instruction_handler|WideOr7~4 .lut_mask = 64'h8000000000000000;
defparam \u_instruction_handler|WideOr7~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y4_N30
cyclonev_lcell_comb \u_instruction_handler|WideOr7 (
// Equation(s):
// \u_instruction_handler|WideOr7~combout  = ( \u_instruction_handler|WideOr7~3_combout  & ( \u_instruction_handler|WideOr7~4_combout  & ( (\u_instruction_handler|WideOr7~1_combout  & (\u_instruction_handler|WideOr7~0_combout  & 
// (\u_instruction_handler|WideOr7~2_combout  & !\u_vjtag_interface|data_out [30]))) ) ) )

	.dataa(!\u_instruction_handler|WideOr7~1_combout ),
	.datab(!\u_instruction_handler|WideOr7~0_combout ),
	.datac(!\u_instruction_handler|WideOr7~2_combout ),
	.datad(!\u_vjtag_interface|data_out [30]),
	.datae(!\u_instruction_handler|WideOr7~3_combout ),
	.dataf(!\u_instruction_handler|WideOr7~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_instruction_handler|WideOr7~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_instruction_handler|WideOr7 .extended_lut = "off";
defparam \u_instruction_handler|WideOr7 .lut_mask = 64'h0000000000000100;
defparam \u_instruction_handler|WideOr7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y3_N30
cyclonev_lcell_comb \u_vjtag_interface|data_out[31]~feeder (
// Equation(s):
// \u_vjtag_interface|data_out[31]~feeder_combout  = \u_vjtag_interface|DR1 [31]

	.dataa(gnd),
	.datab(!\u_vjtag_interface|DR1 [31]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_vjtag_interface|data_out[31]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_vjtag_interface|data_out[31]~feeder .extended_lut = "off";
defparam \u_vjtag_interface|data_out[31]~feeder .lut_mask = 64'h3333333333333333;
defparam \u_vjtag_interface|data_out[31]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y3_N31
dffeas \u_vjtag_interface|data_out[31]~DUPLICATE (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\u_vjtag_interface|data_out[31]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_vjtag_interface|always3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vjtag_interface|data_out[31]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_vjtag_interface|data_out[31]~DUPLICATE .is_wysiwyg = "true";
defparam \u_vjtag_interface|data_out[31]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: DSP_X20_Y2_N0
cyclonev_mac \u_instruction_handler|Mult0~8 (
	.sub(gnd),
	.negate(gnd),
	.accumulate(gnd),
	.loadconst(gnd),
	.ax({\u_vjtag_interface|DR1 [28],\u_vjtag_interface|DR1 [27],\u_vjtag_interface|DR1 [26],\u_vjtag_interface|DR1 [25],\u_vjtag_interface|DR1 [24],\u_vjtag_interface|DR1 [23],\u_vjtag_interface|DR1 [22],\u_vjtag_interface|DR1 [21],\u_vjtag_interface|DR1 [20]}),
	.ay({\u_vjtag_interface|DR1 [19],\u_vjtag_interface|DR1 [18],\u_vjtag_interface|DR1 [17],\u_vjtag_interface|DR1 [16],\u_vjtag_interface|DR1 [15],\u_vjtag_interface|DR1 [14],\u_vjtag_interface|DR1 [13],\u_vjtag_interface|DR1 [12],\u_vjtag_interface|DR1 [11]}),
	.az(26'b00000000000000000000000000),
	.bx(18'b000000000000000000),
	.by(19'b0000000000000000000),
	.bz(18'b000000000000000000),
	.coefsela(3'b000),
	.coefselb(3'b000),
	.clk({gnd,\altera_internal_jtag~TCKUTAP ,\CLOCK_50~inputCLKENA0_outclk }),
	.aclr({!\KEY[2]~inputCLKENA0_outclk ,gnd}),
	.ena({vcc,\u_vjtag_interface|always3~0_combout ,\u_instruction_handler|config_received~0_combout }),
	.scanin(27'b000000000000000000000000000),
	.chainin(1'b0),
	.dftout(),
	.resulta(\u_instruction_handler|Mult0~8_RESULTA_bus ),
	.resultb(),
	.scanout(),
	.chainout());
// synopsys translate_off
defparam \u_instruction_handler|Mult0~8 .accumulate_clock = "none";
defparam \u_instruction_handler|Mult0~8 .ax_clock = "1";
defparam \u_instruction_handler|Mult0~8 .ax_width = 9;
defparam \u_instruction_handler|Mult0~8 .ay_scan_in_clock = "1";
defparam \u_instruction_handler|Mult0~8 .ay_scan_in_width = 9;
defparam \u_instruction_handler|Mult0~8 .ay_use_scan_in = "false";
defparam \u_instruction_handler|Mult0~8 .az_clock = "none";
defparam \u_instruction_handler|Mult0~8 .bx_clock = "none";
defparam \u_instruction_handler|Mult0~8 .by_clock = "none";
defparam \u_instruction_handler|Mult0~8 .by_use_scan_in = "false";
defparam \u_instruction_handler|Mult0~8 .bz_clock = "none";
defparam \u_instruction_handler|Mult0~8 .coef_a_0 = 0;
defparam \u_instruction_handler|Mult0~8 .coef_a_1 = 0;
defparam \u_instruction_handler|Mult0~8 .coef_a_2 = 0;
defparam \u_instruction_handler|Mult0~8 .coef_a_3 = 0;
defparam \u_instruction_handler|Mult0~8 .coef_a_4 = 0;
defparam \u_instruction_handler|Mult0~8 .coef_a_5 = 0;
defparam \u_instruction_handler|Mult0~8 .coef_a_6 = 0;
defparam \u_instruction_handler|Mult0~8 .coef_a_7 = 0;
defparam \u_instruction_handler|Mult0~8 .coef_b_0 = 0;
defparam \u_instruction_handler|Mult0~8 .coef_b_1 = 0;
defparam \u_instruction_handler|Mult0~8 .coef_b_2 = 0;
defparam \u_instruction_handler|Mult0~8 .coef_b_3 = 0;
defparam \u_instruction_handler|Mult0~8 .coef_b_4 = 0;
defparam \u_instruction_handler|Mult0~8 .coef_b_5 = 0;
defparam \u_instruction_handler|Mult0~8 .coef_b_6 = 0;
defparam \u_instruction_handler|Mult0~8 .coef_b_7 = 0;
defparam \u_instruction_handler|Mult0~8 .coef_sel_a_clock = "none";
defparam \u_instruction_handler|Mult0~8 .coef_sel_b_clock = "none";
defparam \u_instruction_handler|Mult0~8 .delay_scan_out_ay = "false";
defparam \u_instruction_handler|Mult0~8 .delay_scan_out_by = "false";
defparam \u_instruction_handler|Mult0~8 .enable_double_accum = "false";
defparam \u_instruction_handler|Mult0~8 .load_const_clock = "none";
defparam \u_instruction_handler|Mult0~8 .load_const_value = 0;
defparam \u_instruction_handler|Mult0~8 .mode_sub_location = 0;
defparam \u_instruction_handler|Mult0~8 .negate_clock = "none";
defparam \u_instruction_handler|Mult0~8 .operand_source_max = "input";
defparam \u_instruction_handler|Mult0~8 .operand_source_may = "input";
defparam \u_instruction_handler|Mult0~8 .operand_source_mbx = "input";
defparam \u_instruction_handler|Mult0~8 .operand_source_mby = "input";
defparam \u_instruction_handler|Mult0~8 .operation_mode = "m9x9";
defparam \u_instruction_handler|Mult0~8 .output_clock = "0";
defparam \u_instruction_handler|Mult0~8 .preadder_subtract_a = "false";
defparam \u_instruction_handler|Mult0~8 .preadder_subtract_b = "false";
defparam \u_instruction_handler|Mult0~8 .result_a_width = 64;
defparam \u_instruction_handler|Mult0~8 .signed_max = "false";
defparam \u_instruction_handler|Mult0~8 .signed_may = "false";
defparam \u_instruction_handler|Mult0~8 .signed_mbx = "false";
defparam \u_instruction_handler|Mult0~8 .signed_mby = "false";
defparam \u_instruction_handler|Mult0~8 .sub_clock = "none";
defparam \u_instruction_handler|Mult0~8 .use_chainadder = "false";
// synopsys translate_on

// Location: LABCELL_X9_Y5_N0
cyclonev_lcell_comb \u_instruction_handler|Add2~61 (
// Equation(s):
// \u_instruction_handler|Add2~61_sumout  = SUM(( \u_instruction_handler|img_data_counter [2] ) + ( VCC ) + ( !VCC ))
// \u_instruction_handler|Add2~62  = CARRY(( \u_instruction_handler|img_data_counter [2] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_instruction_handler|img_data_counter [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\u_instruction_handler|Add2~61_sumout ),
	.cout(\u_instruction_handler|Add2~62 ),
	.shareout());
// synopsys translate_off
defparam \u_instruction_handler|Add2~61 .extended_lut = "off";
defparam \u_instruction_handler|Add2~61 .lut_mask = 64'h0000000000000F0F;
defparam \u_instruction_handler|Add2~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y5_N45
cyclonev_lcell_comb \u_instruction_handler|img_data_counter~18 (
// Equation(s):
// \u_instruction_handler|img_data_counter~18_combout  = ( \u_instruction_handler|Add2~61_sumout  & ( (!\u_instruction_handler|img_reciver|Equal0~6_combout ) # ((!\u_instruction_handler|img_reciver|Equal0~5_combout ) # (\u_instruction_handler|img_data_lenght 
// [2])) ) ) # ( !\u_instruction_handler|Add2~61_sumout  & ( (\u_instruction_handler|img_reciver|Equal0~6_combout  & (\u_instruction_handler|img_reciver|Equal0~5_combout  & \u_instruction_handler|img_data_lenght [2])) ) )

	.dataa(!\u_instruction_handler|img_reciver|Equal0~6_combout ),
	.datab(!\u_instruction_handler|img_reciver|Equal0~5_combout ),
	.datac(gnd),
	.datad(!\u_instruction_handler|img_data_lenght [2]),
	.datae(gnd),
	.dataf(!\u_instruction_handler|Add2~61_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_instruction_handler|img_data_counter~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_instruction_handler|img_data_counter~18 .extended_lut = "off";
defparam \u_instruction_handler|img_data_counter~18 .lut_mask = 64'h00110011EEFFEEFF;
defparam \u_instruction_handler|img_data_counter~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y4_N45
cyclonev_lcell_comb \u_instruction_handler|always0~0 (
// Equation(s):
// \u_instruction_handler|always0~0_combout  = ( !\u_instruction_handler|ir_in_prev~q  & ( 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_instruction_handler|ir_in_prev~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_instruction_handler|always0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_instruction_handler|always0~0 .extended_lut = "off";
defparam \u_instruction_handler|always0~0 .lut_mask = 64'h0F0F0F0F00000000;
defparam \u_instruction_handler|always0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y3_N57
cyclonev_lcell_comb \u_instruction_handler|waiting_command~0 (
// Equation(s):
// \u_instruction_handler|waiting_command~0_combout  = ( \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q  
// & ( (!\u_instruction_handler|write_done~q  & (!\u_instruction_handler|ir_in_prev~q  & \u_vjtag_interface|data_out[31]~DUPLICATE_q )) ) )

	.dataa(!\u_instruction_handler|write_done~q ),
	.datab(gnd),
	.datac(!\u_instruction_handler|ir_in_prev~q ),
	.datad(!\u_vjtag_interface|data_out[31]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_instruction_handler|waiting_command~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_instruction_handler|waiting_command~0 .extended_lut = "off";
defparam \u_instruction_handler|waiting_command~0 .lut_mask = 64'h0000000000A000A0;
defparam \u_instruction_handler|waiting_command~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y4_N0
cyclonev_lcell_comb \u_instruction_handler|Add0~21 (
// Equation(s):
// \u_instruction_handler|Add0~21_sumout  = SUM(( \u_instruction_handler|clk_counter [0] ) + ( VCC ) + ( !VCC ))
// \u_instruction_handler|Add0~22  = CARRY(( \u_instruction_handler|clk_counter [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_instruction_handler|clk_counter [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\u_instruction_handler|Add0~21_sumout ),
	.cout(\u_instruction_handler|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \u_instruction_handler|Add0~21 .extended_lut = "off";
defparam \u_instruction_handler|Add0~21 .lut_mask = 64'h0000000000000F0F;
defparam \u_instruction_handler|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y4_N1
dffeas \u_instruction_handler|clk_counter[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u_instruction_handler|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u_instruction_handler|Equal0~7_combout ),
	.sload(gnd),
	.ena(\u_instruction_handler|write_done~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_instruction_handler|clk_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_instruction_handler|clk_counter[0] .is_wysiwyg = "true";
defparam \u_instruction_handler|clk_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y4_N3
cyclonev_lcell_comb \u_instruction_handler|Add0~17 (
// Equation(s):
// \u_instruction_handler|Add0~17_sumout  = SUM(( \u_instruction_handler|clk_counter[1]~DUPLICATE_q  ) + ( GND ) + ( \u_instruction_handler|Add0~22  ))
// \u_instruction_handler|Add0~18  = CARRY(( \u_instruction_handler|clk_counter[1]~DUPLICATE_q  ) + ( GND ) + ( \u_instruction_handler|Add0~22  ))

	.dataa(!\u_instruction_handler|clk_counter[1]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_instruction_handler|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_instruction_handler|Add0~17_sumout ),
	.cout(\u_instruction_handler|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \u_instruction_handler|Add0~17 .extended_lut = "off";
defparam \u_instruction_handler|Add0~17 .lut_mask = 64'h0000FFFF00005555;
defparam \u_instruction_handler|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y4_N5
dffeas \u_instruction_handler|clk_counter[1]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u_instruction_handler|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u_instruction_handler|Equal0~7_combout ),
	.sload(gnd),
	.ena(\u_instruction_handler|write_done~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_instruction_handler|clk_counter[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_instruction_handler|clk_counter[1]~DUPLICATE .is_wysiwyg = "true";
defparam \u_instruction_handler|clk_counter[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y4_N6
cyclonev_lcell_comb \u_instruction_handler|Add0~13 (
// Equation(s):
// \u_instruction_handler|Add0~13_sumout  = SUM(( \u_instruction_handler|clk_counter[2]~DUPLICATE_q  ) + ( GND ) + ( \u_instruction_handler|Add0~18  ))
// \u_instruction_handler|Add0~14  = CARRY(( \u_instruction_handler|clk_counter[2]~DUPLICATE_q  ) + ( GND ) + ( \u_instruction_handler|Add0~18  ))

	.dataa(gnd),
	.datab(!\u_instruction_handler|clk_counter[2]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_instruction_handler|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_instruction_handler|Add0~13_sumout ),
	.cout(\u_instruction_handler|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \u_instruction_handler|Add0~13 .extended_lut = "off";
defparam \u_instruction_handler|Add0~13 .lut_mask = 64'h0000FFFF00003333;
defparam \u_instruction_handler|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y4_N8
dffeas \u_instruction_handler|clk_counter[2]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u_instruction_handler|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u_instruction_handler|Equal0~7_combout ),
	.sload(gnd),
	.ena(\u_instruction_handler|write_done~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_instruction_handler|clk_counter[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_instruction_handler|clk_counter[2]~DUPLICATE .is_wysiwyg = "true";
defparam \u_instruction_handler|clk_counter[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y4_N9
cyclonev_lcell_comb \u_instruction_handler|Add0~37 (
// Equation(s):
// \u_instruction_handler|Add0~37_sumout  = SUM(( \u_instruction_handler|clk_counter [3] ) + ( GND ) + ( \u_instruction_handler|Add0~14  ))
// \u_instruction_handler|Add0~38  = CARRY(( \u_instruction_handler|clk_counter [3] ) + ( GND ) + ( \u_instruction_handler|Add0~14  ))

	.dataa(!\u_instruction_handler|clk_counter [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_instruction_handler|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_instruction_handler|Add0~37_sumout ),
	.cout(\u_instruction_handler|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \u_instruction_handler|Add0~37 .extended_lut = "off";
defparam \u_instruction_handler|Add0~37 .lut_mask = 64'h0000FFFF00005555;
defparam \u_instruction_handler|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y4_N10
dffeas \u_instruction_handler|clk_counter[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u_instruction_handler|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u_instruction_handler|Equal0~7_combout ),
	.sload(gnd),
	.ena(\u_instruction_handler|write_done~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_instruction_handler|clk_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u_instruction_handler|clk_counter[3] .is_wysiwyg = "true";
defparam \u_instruction_handler|clk_counter[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y4_N12
cyclonev_lcell_comb \u_instruction_handler|Add0~25 (
// Equation(s):
// \u_instruction_handler|Add0~25_sumout  = SUM(( \u_instruction_handler|clk_counter [4] ) + ( GND ) + ( \u_instruction_handler|Add0~38  ))
// \u_instruction_handler|Add0~26  = CARRY(( \u_instruction_handler|clk_counter [4] ) + ( GND ) + ( \u_instruction_handler|Add0~38  ))

	.dataa(gnd),
	.datab(!\u_instruction_handler|clk_counter [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_instruction_handler|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_instruction_handler|Add0~25_sumout ),
	.cout(\u_instruction_handler|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \u_instruction_handler|Add0~25 .extended_lut = "off";
defparam \u_instruction_handler|Add0~25 .lut_mask = 64'h0000FFFF00003333;
defparam \u_instruction_handler|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y4_N14
dffeas \u_instruction_handler|clk_counter[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u_instruction_handler|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u_instruction_handler|Equal0~7_combout ),
	.sload(gnd),
	.ena(\u_instruction_handler|write_done~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_instruction_handler|clk_counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u_instruction_handler|clk_counter[4] .is_wysiwyg = "true";
defparam \u_instruction_handler|clk_counter[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y4_N15
cyclonev_lcell_comb \u_instruction_handler|Add0~57 (
// Equation(s):
// \u_instruction_handler|Add0~57_sumout  = SUM(( \u_instruction_handler|clk_counter [5] ) + ( GND ) + ( \u_instruction_handler|Add0~26  ))
// \u_instruction_handler|Add0~58  = CARRY(( \u_instruction_handler|clk_counter [5] ) + ( GND ) + ( \u_instruction_handler|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_instruction_handler|clk_counter [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_instruction_handler|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_instruction_handler|Add0~57_sumout ),
	.cout(\u_instruction_handler|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \u_instruction_handler|Add0~57 .extended_lut = "off";
defparam \u_instruction_handler|Add0~57 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u_instruction_handler|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y4_N16
dffeas \u_instruction_handler|clk_counter[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u_instruction_handler|Add0~57_sumout ),
	.asdata(vcc),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u_instruction_handler|Equal0~7_combout ),
	.sload(gnd),
	.ena(\u_instruction_handler|write_done~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_instruction_handler|clk_counter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u_instruction_handler|clk_counter[5] .is_wysiwyg = "true";
defparam \u_instruction_handler|clk_counter[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y4_N18
cyclonev_lcell_comb \u_instruction_handler|Add0~53 (
// Equation(s):
// \u_instruction_handler|Add0~53_sumout  = SUM(( \u_instruction_handler|clk_counter [6] ) + ( GND ) + ( \u_instruction_handler|Add0~58  ))
// \u_instruction_handler|Add0~54  = CARRY(( \u_instruction_handler|clk_counter [6] ) + ( GND ) + ( \u_instruction_handler|Add0~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_instruction_handler|clk_counter [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_instruction_handler|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_instruction_handler|Add0~53_sumout ),
	.cout(\u_instruction_handler|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \u_instruction_handler|Add0~53 .extended_lut = "off";
defparam \u_instruction_handler|Add0~53 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u_instruction_handler|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y4_N20
dffeas \u_instruction_handler|clk_counter[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u_instruction_handler|Add0~53_sumout ),
	.asdata(vcc),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u_instruction_handler|Equal0~7_combout ),
	.sload(gnd),
	.ena(\u_instruction_handler|write_done~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_instruction_handler|clk_counter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u_instruction_handler|clk_counter[6] .is_wysiwyg = "true";
defparam \u_instruction_handler|clk_counter[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y4_N21
cyclonev_lcell_comb \u_instruction_handler|Add0~49 (
// Equation(s):
// \u_instruction_handler|Add0~49_sumout  = SUM(( \u_instruction_handler|clk_counter [7] ) + ( GND ) + ( \u_instruction_handler|Add0~54  ))
// \u_instruction_handler|Add0~50  = CARRY(( \u_instruction_handler|clk_counter [7] ) + ( GND ) + ( \u_instruction_handler|Add0~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_instruction_handler|clk_counter [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_instruction_handler|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_instruction_handler|Add0~49_sumout ),
	.cout(\u_instruction_handler|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \u_instruction_handler|Add0~49 .extended_lut = "off";
defparam \u_instruction_handler|Add0~49 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u_instruction_handler|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y4_N22
dffeas \u_instruction_handler|clk_counter[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u_instruction_handler|Add0~49_sumout ),
	.asdata(vcc),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u_instruction_handler|Equal0~7_combout ),
	.sload(gnd),
	.ena(\u_instruction_handler|write_done~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_instruction_handler|clk_counter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u_instruction_handler|clk_counter[7] .is_wysiwyg = "true";
defparam \u_instruction_handler|clk_counter[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y4_N24
cyclonev_lcell_comb \u_instruction_handler|Add0~45 (
// Equation(s):
// \u_instruction_handler|Add0~45_sumout  = SUM(( \u_instruction_handler|clk_counter [8] ) + ( GND ) + ( \u_instruction_handler|Add0~50  ))
// \u_instruction_handler|Add0~46  = CARRY(( \u_instruction_handler|clk_counter [8] ) + ( GND ) + ( \u_instruction_handler|Add0~50  ))

	.dataa(gnd),
	.datab(!\u_instruction_handler|clk_counter [8]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_instruction_handler|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_instruction_handler|Add0~45_sumout ),
	.cout(\u_instruction_handler|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \u_instruction_handler|Add0~45 .extended_lut = "off";
defparam \u_instruction_handler|Add0~45 .lut_mask = 64'h0000FFFF00003333;
defparam \u_instruction_handler|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y4_N25
dffeas \u_instruction_handler|clk_counter[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u_instruction_handler|Add0~45_sumout ),
	.asdata(vcc),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u_instruction_handler|Equal0~7_combout ),
	.sload(gnd),
	.ena(\u_instruction_handler|write_done~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_instruction_handler|clk_counter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u_instruction_handler|clk_counter[8] .is_wysiwyg = "true";
defparam \u_instruction_handler|clk_counter[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y4_N27
cyclonev_lcell_comb \u_instruction_handler|Add0~41 (
// Equation(s):
// \u_instruction_handler|Add0~41_sumout  = SUM(( \u_instruction_handler|clk_counter [9] ) + ( GND ) + ( \u_instruction_handler|Add0~46  ))
// \u_instruction_handler|Add0~42  = CARRY(( \u_instruction_handler|clk_counter [9] ) + ( GND ) + ( \u_instruction_handler|Add0~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_instruction_handler|clk_counter [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_instruction_handler|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_instruction_handler|Add0~41_sumout ),
	.cout(\u_instruction_handler|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \u_instruction_handler|Add0~41 .extended_lut = "off";
defparam \u_instruction_handler|Add0~41 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u_instruction_handler|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y4_N28
dffeas \u_instruction_handler|clk_counter[9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u_instruction_handler|Add0~41_sumout ),
	.asdata(vcc),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u_instruction_handler|Equal0~7_combout ),
	.sload(gnd),
	.ena(\u_instruction_handler|write_done~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_instruction_handler|clk_counter [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u_instruction_handler|clk_counter[9] .is_wysiwyg = "true";
defparam \u_instruction_handler|clk_counter[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y4_N30
cyclonev_lcell_comb \u_instruction_handler|Add0~33 (
// Equation(s):
// \u_instruction_handler|Add0~33_sumout  = SUM(( \u_instruction_handler|clk_counter [10] ) + ( GND ) + ( \u_instruction_handler|Add0~42  ))
// \u_instruction_handler|Add0~34  = CARRY(( \u_instruction_handler|clk_counter [10] ) + ( GND ) + ( \u_instruction_handler|Add0~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_instruction_handler|clk_counter [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_instruction_handler|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_instruction_handler|Add0~33_sumout ),
	.cout(\u_instruction_handler|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \u_instruction_handler|Add0~33 .extended_lut = "off";
defparam \u_instruction_handler|Add0~33 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u_instruction_handler|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y4_N31
dffeas \u_instruction_handler|clk_counter[10] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u_instruction_handler|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u_instruction_handler|Equal0~7_combout ),
	.sload(gnd),
	.ena(\u_instruction_handler|write_done~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_instruction_handler|clk_counter [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u_instruction_handler|clk_counter[10] .is_wysiwyg = "true";
defparam \u_instruction_handler|clk_counter[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y4_N33
cyclonev_lcell_comb \u_instruction_handler|Add0~77 (
// Equation(s):
// \u_instruction_handler|Add0~77_sumout  = SUM(( \u_instruction_handler|clk_counter[11]~DUPLICATE_q  ) + ( GND ) + ( \u_instruction_handler|Add0~34  ))
// \u_instruction_handler|Add0~78  = CARRY(( \u_instruction_handler|clk_counter[11]~DUPLICATE_q  ) + ( GND ) + ( \u_instruction_handler|Add0~34  ))

	.dataa(!\u_instruction_handler|clk_counter[11]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_instruction_handler|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_instruction_handler|Add0~77_sumout ),
	.cout(\u_instruction_handler|Add0~78 ),
	.shareout());
// synopsys translate_off
defparam \u_instruction_handler|Add0~77 .extended_lut = "off";
defparam \u_instruction_handler|Add0~77 .lut_mask = 64'h0000FFFF00005555;
defparam \u_instruction_handler|Add0~77 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y4_N35
dffeas \u_instruction_handler|clk_counter[11]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u_instruction_handler|Add0~77_sumout ),
	.asdata(vcc),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u_instruction_handler|Equal0~7_combout ),
	.sload(gnd),
	.ena(\u_instruction_handler|write_done~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_instruction_handler|clk_counter[11]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_instruction_handler|clk_counter[11]~DUPLICATE .is_wysiwyg = "true";
defparam \u_instruction_handler|clk_counter[11]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y4_N36
cyclonev_lcell_comb \u_instruction_handler|Add0~81 (
// Equation(s):
// \u_instruction_handler|Add0~81_sumout  = SUM(( \u_instruction_handler|clk_counter [12] ) + ( GND ) + ( \u_instruction_handler|Add0~78  ))
// \u_instruction_handler|Add0~82  = CARRY(( \u_instruction_handler|clk_counter [12] ) + ( GND ) + ( \u_instruction_handler|Add0~78  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_instruction_handler|clk_counter [12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_instruction_handler|Add0~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_instruction_handler|Add0~81_sumout ),
	.cout(\u_instruction_handler|Add0~82 ),
	.shareout());
// synopsys translate_off
defparam \u_instruction_handler|Add0~81 .extended_lut = "off";
defparam \u_instruction_handler|Add0~81 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u_instruction_handler|Add0~81 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y4_N38
dffeas \u_instruction_handler|clk_counter[12] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u_instruction_handler|Add0~81_sumout ),
	.asdata(vcc),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u_instruction_handler|Equal0~7_combout ),
	.sload(gnd),
	.ena(\u_instruction_handler|write_done~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_instruction_handler|clk_counter [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u_instruction_handler|clk_counter[12] .is_wysiwyg = "true";
defparam \u_instruction_handler|clk_counter[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y4_N39
cyclonev_lcell_comb \u_instruction_handler|Add0~101 (
// Equation(s):
// \u_instruction_handler|Add0~101_sumout  = SUM(( \u_instruction_handler|clk_counter [13] ) + ( GND ) + ( \u_instruction_handler|Add0~82  ))
// \u_instruction_handler|Add0~102  = CARRY(( \u_instruction_handler|clk_counter [13] ) + ( GND ) + ( \u_instruction_handler|Add0~82  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_instruction_handler|clk_counter [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_instruction_handler|Add0~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_instruction_handler|Add0~101_sumout ),
	.cout(\u_instruction_handler|Add0~102 ),
	.shareout());
// synopsys translate_off
defparam \u_instruction_handler|Add0~101 .extended_lut = "off";
defparam \u_instruction_handler|Add0~101 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u_instruction_handler|Add0~101 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y4_N40
dffeas \u_instruction_handler|clk_counter[13] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u_instruction_handler|Add0~101_sumout ),
	.asdata(vcc),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u_instruction_handler|Equal0~7_combout ),
	.sload(gnd),
	.ena(\u_instruction_handler|write_done~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_instruction_handler|clk_counter [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u_instruction_handler|clk_counter[13] .is_wysiwyg = "true";
defparam \u_instruction_handler|clk_counter[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y4_N42
cyclonev_lcell_comb \u_instruction_handler|Add0~105 (
// Equation(s):
// \u_instruction_handler|Add0~105_sumout  = SUM(( \u_instruction_handler|clk_counter [14] ) + ( GND ) + ( \u_instruction_handler|Add0~102  ))
// \u_instruction_handler|Add0~106  = CARRY(( \u_instruction_handler|clk_counter [14] ) + ( GND ) + ( \u_instruction_handler|Add0~102  ))

	.dataa(gnd),
	.datab(!\u_instruction_handler|clk_counter [14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_instruction_handler|Add0~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_instruction_handler|Add0~105_sumout ),
	.cout(\u_instruction_handler|Add0~106 ),
	.shareout());
// synopsys translate_off
defparam \u_instruction_handler|Add0~105 .extended_lut = "off";
defparam \u_instruction_handler|Add0~105 .lut_mask = 64'h0000FFFF00003333;
defparam \u_instruction_handler|Add0~105 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y4_N44
dffeas \u_instruction_handler|clk_counter[14] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u_instruction_handler|Add0~105_sumout ),
	.asdata(vcc),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u_instruction_handler|Equal0~7_combout ),
	.sload(gnd),
	.ena(\u_instruction_handler|write_done~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_instruction_handler|clk_counter [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u_instruction_handler|clk_counter[14] .is_wysiwyg = "true";
defparam \u_instruction_handler|clk_counter[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y4_N45
cyclonev_lcell_comb \u_instruction_handler|Add0~109 (
// Equation(s):
// \u_instruction_handler|Add0~109_sumout  = SUM(( \u_instruction_handler|clk_counter [15] ) + ( GND ) + ( \u_instruction_handler|Add0~106  ))
// \u_instruction_handler|Add0~110  = CARRY(( \u_instruction_handler|clk_counter [15] ) + ( GND ) + ( \u_instruction_handler|Add0~106  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_instruction_handler|clk_counter [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_instruction_handler|Add0~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_instruction_handler|Add0~109_sumout ),
	.cout(\u_instruction_handler|Add0~110 ),
	.shareout());
// synopsys translate_off
defparam \u_instruction_handler|Add0~109 .extended_lut = "off";
defparam \u_instruction_handler|Add0~109 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u_instruction_handler|Add0~109 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y4_N46
dffeas \u_instruction_handler|clk_counter[15] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u_instruction_handler|Add0~109_sumout ),
	.asdata(vcc),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u_instruction_handler|Equal0~7_combout ),
	.sload(gnd),
	.ena(\u_instruction_handler|write_done~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_instruction_handler|clk_counter [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u_instruction_handler|clk_counter[15] .is_wysiwyg = "true";
defparam \u_instruction_handler|clk_counter[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y4_N48
cyclonev_lcell_comb \u_instruction_handler|Add0~117 (
// Equation(s):
// \u_instruction_handler|Add0~117_sumout  = SUM(( \u_instruction_handler|clk_counter [16] ) + ( GND ) + ( \u_instruction_handler|Add0~110  ))
// \u_instruction_handler|Add0~118  = CARRY(( \u_instruction_handler|clk_counter [16] ) + ( GND ) + ( \u_instruction_handler|Add0~110  ))

	.dataa(gnd),
	.datab(!\u_instruction_handler|clk_counter [16]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_instruction_handler|Add0~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_instruction_handler|Add0~117_sumout ),
	.cout(\u_instruction_handler|Add0~118 ),
	.shareout());
// synopsys translate_off
defparam \u_instruction_handler|Add0~117 .extended_lut = "off";
defparam \u_instruction_handler|Add0~117 .lut_mask = 64'h0000FFFF00003333;
defparam \u_instruction_handler|Add0~117 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y4_N49
dffeas \u_instruction_handler|clk_counter[16] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u_instruction_handler|Add0~117_sumout ),
	.asdata(vcc),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u_instruction_handler|Equal0~7_combout ),
	.sload(gnd),
	.ena(\u_instruction_handler|write_done~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_instruction_handler|clk_counter [16]),
	.prn(vcc));
// synopsys translate_off
defparam \u_instruction_handler|clk_counter[16] .is_wysiwyg = "true";
defparam \u_instruction_handler|clk_counter[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y4_N51
cyclonev_lcell_comb \u_instruction_handler|Add0~113 (
// Equation(s):
// \u_instruction_handler|Add0~113_sumout  = SUM(( \u_instruction_handler|clk_counter [17] ) + ( GND ) + ( \u_instruction_handler|Add0~118  ))
// \u_instruction_handler|Add0~114  = CARRY(( \u_instruction_handler|clk_counter [17] ) + ( GND ) + ( \u_instruction_handler|Add0~118  ))

	.dataa(!\u_instruction_handler|clk_counter [17]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_instruction_handler|Add0~118 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_instruction_handler|Add0~113_sumout ),
	.cout(\u_instruction_handler|Add0~114 ),
	.shareout());
// synopsys translate_off
defparam \u_instruction_handler|Add0~113 .extended_lut = "off";
defparam \u_instruction_handler|Add0~113 .lut_mask = 64'h0000FFFF00005555;
defparam \u_instruction_handler|Add0~113 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y4_N53
dffeas \u_instruction_handler|clk_counter[17] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u_instruction_handler|Add0~113_sumout ),
	.asdata(vcc),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u_instruction_handler|Equal0~7_combout ),
	.sload(gnd),
	.ena(\u_instruction_handler|write_done~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_instruction_handler|clk_counter [17]),
	.prn(vcc));
// synopsys translate_off
defparam \u_instruction_handler|clk_counter[17] .is_wysiwyg = "true";
defparam \u_instruction_handler|clk_counter[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y4_N54
cyclonev_lcell_comb \u_instruction_handler|Add0~73 (
// Equation(s):
// \u_instruction_handler|Add0~73_sumout  = SUM(( \u_instruction_handler|clk_counter [18] ) + ( GND ) + ( \u_instruction_handler|Add0~114  ))
// \u_instruction_handler|Add0~74  = CARRY(( \u_instruction_handler|clk_counter [18] ) + ( GND ) + ( \u_instruction_handler|Add0~114  ))

	.dataa(gnd),
	.datab(!\u_instruction_handler|clk_counter [18]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_instruction_handler|Add0~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_instruction_handler|Add0~73_sumout ),
	.cout(\u_instruction_handler|Add0~74 ),
	.shareout());
// synopsys translate_off
defparam \u_instruction_handler|Add0~73 .extended_lut = "off";
defparam \u_instruction_handler|Add0~73 .lut_mask = 64'h0000FFFF00003333;
defparam \u_instruction_handler|Add0~73 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y4_N55
dffeas \u_instruction_handler|clk_counter[18] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u_instruction_handler|Add0~73_sumout ),
	.asdata(vcc),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u_instruction_handler|Equal0~7_combout ),
	.sload(gnd),
	.ena(\u_instruction_handler|write_done~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_instruction_handler|clk_counter [18]),
	.prn(vcc));
// synopsys translate_off
defparam \u_instruction_handler|clk_counter[18] .is_wysiwyg = "true";
defparam \u_instruction_handler|clk_counter[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y4_N57
cyclonev_lcell_comb \u_instruction_handler|Add0~69 (
// Equation(s):
// \u_instruction_handler|Add0~69_sumout  = SUM(( \u_instruction_handler|clk_counter [19] ) + ( GND ) + ( \u_instruction_handler|Add0~74  ))
// \u_instruction_handler|Add0~70  = CARRY(( \u_instruction_handler|clk_counter [19] ) + ( GND ) + ( \u_instruction_handler|Add0~74  ))

	.dataa(!\u_instruction_handler|clk_counter [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_instruction_handler|Add0~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_instruction_handler|Add0~69_sumout ),
	.cout(\u_instruction_handler|Add0~70 ),
	.shareout());
// synopsys translate_off
defparam \u_instruction_handler|Add0~69 .extended_lut = "off";
defparam \u_instruction_handler|Add0~69 .lut_mask = 64'h0000FFFF00005555;
defparam \u_instruction_handler|Add0~69 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y4_N58
dffeas \u_instruction_handler|clk_counter[19] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u_instruction_handler|Add0~69_sumout ),
	.asdata(vcc),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u_instruction_handler|Equal0~7_combout ),
	.sload(gnd),
	.ena(\u_instruction_handler|write_done~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_instruction_handler|clk_counter [19]),
	.prn(vcc));
// synopsys translate_off
defparam \u_instruction_handler|clk_counter[19] .is_wysiwyg = "true";
defparam \u_instruction_handler|clk_counter[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y3_N0
cyclonev_lcell_comb \u_instruction_handler|Add0~65 (
// Equation(s):
// \u_instruction_handler|Add0~65_sumout  = SUM(( \u_instruction_handler|clk_counter [20] ) + ( GND ) + ( \u_instruction_handler|Add0~70  ))
// \u_instruction_handler|Add0~66  = CARRY(( \u_instruction_handler|clk_counter [20] ) + ( GND ) + ( \u_instruction_handler|Add0~70  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_instruction_handler|clk_counter [20]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_instruction_handler|Add0~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_instruction_handler|Add0~65_sumout ),
	.cout(\u_instruction_handler|Add0~66 ),
	.shareout());
// synopsys translate_off
defparam \u_instruction_handler|Add0~65 .extended_lut = "off";
defparam \u_instruction_handler|Add0~65 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u_instruction_handler|Add0~65 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y3_N2
dffeas \u_instruction_handler|clk_counter[20] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u_instruction_handler|Add0~65_sumout ),
	.asdata(vcc),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u_instruction_handler|Equal0~7_combout ),
	.sload(gnd),
	.ena(\u_instruction_handler|write_done~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_instruction_handler|clk_counter [20]),
	.prn(vcc));
// synopsys translate_off
defparam \u_instruction_handler|clk_counter[20] .is_wysiwyg = "true";
defparam \u_instruction_handler|clk_counter[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y3_N3
cyclonev_lcell_comb \u_instruction_handler|Add0~61 (
// Equation(s):
// \u_instruction_handler|Add0~61_sumout  = SUM(( \u_instruction_handler|clk_counter [21] ) + ( GND ) + ( \u_instruction_handler|Add0~66  ))
// \u_instruction_handler|Add0~62  = CARRY(( \u_instruction_handler|clk_counter [21] ) + ( GND ) + ( \u_instruction_handler|Add0~66  ))

	.dataa(!\u_instruction_handler|clk_counter [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_instruction_handler|Add0~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_instruction_handler|Add0~61_sumout ),
	.cout(\u_instruction_handler|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \u_instruction_handler|Add0~61 .extended_lut = "off";
defparam \u_instruction_handler|Add0~61 .lut_mask = 64'h0000FFFF00005555;
defparam \u_instruction_handler|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y3_N5
dffeas \u_instruction_handler|clk_counter[21] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u_instruction_handler|Add0~61_sumout ),
	.asdata(vcc),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u_instruction_handler|Equal0~7_combout ),
	.sload(gnd),
	.ena(\u_instruction_handler|write_done~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_instruction_handler|clk_counter [21]),
	.prn(vcc));
// synopsys translate_off
defparam \u_instruction_handler|clk_counter[21] .is_wysiwyg = "true";
defparam \u_instruction_handler|clk_counter[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y3_N6
cyclonev_lcell_comb \u_instruction_handler|Add0~89 (
// Equation(s):
// \u_instruction_handler|Add0~89_sumout  = SUM(( \u_instruction_handler|clk_counter [22] ) + ( GND ) + ( \u_instruction_handler|Add0~62  ))
// \u_instruction_handler|Add0~90  = CARRY(( \u_instruction_handler|clk_counter [22] ) + ( GND ) + ( \u_instruction_handler|Add0~62  ))

	.dataa(gnd),
	.datab(!\u_instruction_handler|clk_counter [22]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_instruction_handler|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_instruction_handler|Add0~89_sumout ),
	.cout(\u_instruction_handler|Add0~90 ),
	.shareout());
// synopsys translate_off
defparam \u_instruction_handler|Add0~89 .extended_lut = "off";
defparam \u_instruction_handler|Add0~89 .lut_mask = 64'h0000FFFF00003333;
defparam \u_instruction_handler|Add0~89 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y3_N8
dffeas \u_instruction_handler|clk_counter[22] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u_instruction_handler|Add0~89_sumout ),
	.asdata(vcc),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u_instruction_handler|Equal0~7_combout ),
	.sload(gnd),
	.ena(\u_instruction_handler|write_done~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_instruction_handler|clk_counter [22]),
	.prn(vcc));
// synopsys translate_off
defparam \u_instruction_handler|clk_counter[22] .is_wysiwyg = "true";
defparam \u_instruction_handler|clk_counter[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y3_N9
cyclonev_lcell_comb \u_instruction_handler|Add0~85 (
// Equation(s):
// \u_instruction_handler|Add0~85_sumout  = SUM(( \u_instruction_handler|clk_counter [23] ) + ( GND ) + ( \u_instruction_handler|Add0~90  ))
// \u_instruction_handler|Add0~86  = CARRY(( \u_instruction_handler|clk_counter [23] ) + ( GND ) + ( \u_instruction_handler|Add0~90  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_instruction_handler|clk_counter [23]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_instruction_handler|Add0~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_instruction_handler|Add0~85_sumout ),
	.cout(\u_instruction_handler|Add0~86 ),
	.shareout());
// synopsys translate_off
defparam \u_instruction_handler|Add0~85 .extended_lut = "off";
defparam \u_instruction_handler|Add0~85 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u_instruction_handler|Add0~85 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y3_N11
dffeas \u_instruction_handler|clk_counter[23] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u_instruction_handler|Add0~85_sumout ),
	.asdata(vcc),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u_instruction_handler|Equal0~7_combout ),
	.sload(gnd),
	.ena(\u_instruction_handler|write_done~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_instruction_handler|clk_counter [23]),
	.prn(vcc));
// synopsys translate_off
defparam \u_instruction_handler|clk_counter[23] .is_wysiwyg = "true";
defparam \u_instruction_handler|clk_counter[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y3_N12
cyclonev_lcell_comb \u_instruction_handler|Add0~125 (
// Equation(s):
// \u_instruction_handler|Add0~125_sumout  = SUM(( \u_instruction_handler|clk_counter [24] ) + ( GND ) + ( \u_instruction_handler|Add0~86  ))
// \u_instruction_handler|Add0~126  = CARRY(( \u_instruction_handler|clk_counter [24] ) + ( GND ) + ( \u_instruction_handler|Add0~86  ))

	.dataa(gnd),
	.datab(!\u_instruction_handler|clk_counter [24]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_instruction_handler|Add0~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_instruction_handler|Add0~125_sumout ),
	.cout(\u_instruction_handler|Add0~126 ),
	.shareout());
// synopsys translate_off
defparam \u_instruction_handler|Add0~125 .extended_lut = "off";
defparam \u_instruction_handler|Add0~125 .lut_mask = 64'h0000FFFF00003333;
defparam \u_instruction_handler|Add0~125 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y3_N14
dffeas \u_instruction_handler|clk_counter[24] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u_instruction_handler|Add0~125_sumout ),
	.asdata(vcc),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u_instruction_handler|Equal0~7_combout ),
	.sload(gnd),
	.ena(\u_instruction_handler|write_done~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_instruction_handler|clk_counter [24]),
	.prn(vcc));
// synopsys translate_off
defparam \u_instruction_handler|clk_counter[24] .is_wysiwyg = "true";
defparam \u_instruction_handler|clk_counter[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y3_N15
cyclonev_lcell_comb \u_instruction_handler|Add0~121 (
// Equation(s):
// \u_instruction_handler|Add0~121_sumout  = SUM(( \u_instruction_handler|clk_counter [25] ) + ( GND ) + ( \u_instruction_handler|Add0~126  ))
// \u_instruction_handler|Add0~122  = CARRY(( \u_instruction_handler|clk_counter [25] ) + ( GND ) + ( \u_instruction_handler|Add0~126  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_instruction_handler|clk_counter [25]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_instruction_handler|Add0~126 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_instruction_handler|Add0~121_sumout ),
	.cout(\u_instruction_handler|Add0~122 ),
	.shareout());
// synopsys translate_off
defparam \u_instruction_handler|Add0~121 .extended_lut = "off";
defparam \u_instruction_handler|Add0~121 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u_instruction_handler|Add0~121 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y3_N17
dffeas \u_instruction_handler|clk_counter[25] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u_instruction_handler|Add0~121_sumout ),
	.asdata(vcc),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u_instruction_handler|Equal0~7_combout ),
	.sload(gnd),
	.ena(\u_instruction_handler|write_done~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_instruction_handler|clk_counter [25]),
	.prn(vcc));
// synopsys translate_off
defparam \u_instruction_handler|clk_counter[25] .is_wysiwyg = "true";
defparam \u_instruction_handler|clk_counter[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y3_N18
cyclonev_lcell_comb \u_instruction_handler|Add0~97 (
// Equation(s):
// \u_instruction_handler|Add0~97_sumout  = SUM(( \u_instruction_handler|clk_counter [26] ) + ( GND ) + ( \u_instruction_handler|Add0~122  ))
// \u_instruction_handler|Add0~98  = CARRY(( \u_instruction_handler|clk_counter [26] ) + ( GND ) + ( \u_instruction_handler|Add0~122  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_instruction_handler|clk_counter [26]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_instruction_handler|Add0~122 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_instruction_handler|Add0~97_sumout ),
	.cout(\u_instruction_handler|Add0~98 ),
	.shareout());
// synopsys translate_off
defparam \u_instruction_handler|Add0~97 .extended_lut = "off";
defparam \u_instruction_handler|Add0~97 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u_instruction_handler|Add0~97 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y3_N20
dffeas \u_instruction_handler|clk_counter[26] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u_instruction_handler|Add0~97_sumout ),
	.asdata(vcc),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u_instruction_handler|Equal0~7_combout ),
	.sload(gnd),
	.ena(\u_instruction_handler|write_done~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_instruction_handler|clk_counter [26]),
	.prn(vcc));
// synopsys translate_off
defparam \u_instruction_handler|clk_counter[26] .is_wysiwyg = "true";
defparam \u_instruction_handler|clk_counter[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y3_N21
cyclonev_lcell_comb \u_instruction_handler|Add0~93 (
// Equation(s):
// \u_instruction_handler|Add0~93_sumout  = SUM(( \u_instruction_handler|clk_counter [27] ) + ( GND ) + ( \u_instruction_handler|Add0~98  ))
// \u_instruction_handler|Add0~94  = CARRY(( \u_instruction_handler|clk_counter [27] ) + ( GND ) + ( \u_instruction_handler|Add0~98  ))

	.dataa(!\u_instruction_handler|clk_counter [27]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_instruction_handler|Add0~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_instruction_handler|Add0~93_sumout ),
	.cout(\u_instruction_handler|Add0~94 ),
	.shareout());
// synopsys translate_off
defparam \u_instruction_handler|Add0~93 .extended_lut = "off";
defparam \u_instruction_handler|Add0~93 .lut_mask = 64'h0000FFFF00005555;
defparam \u_instruction_handler|Add0~93 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y3_N23
dffeas \u_instruction_handler|clk_counter[27] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u_instruction_handler|Add0~93_sumout ),
	.asdata(vcc),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u_instruction_handler|Equal0~7_combout ),
	.sload(gnd),
	.ena(\u_instruction_handler|write_done~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_instruction_handler|clk_counter [27]),
	.prn(vcc));
// synopsys translate_off
defparam \u_instruction_handler|clk_counter[27] .is_wysiwyg = "true";
defparam \u_instruction_handler|clk_counter[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y3_N24
cyclonev_lcell_comb \u_instruction_handler|Add0~5 (
// Equation(s):
// \u_instruction_handler|Add0~5_sumout  = SUM(( \u_instruction_handler|clk_counter [28] ) + ( GND ) + ( \u_instruction_handler|Add0~94  ))
// \u_instruction_handler|Add0~6  = CARRY(( \u_instruction_handler|clk_counter [28] ) + ( GND ) + ( \u_instruction_handler|Add0~94  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_instruction_handler|clk_counter [28]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_instruction_handler|Add0~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_instruction_handler|Add0~5_sumout ),
	.cout(\u_instruction_handler|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \u_instruction_handler|Add0~5 .extended_lut = "off";
defparam \u_instruction_handler|Add0~5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u_instruction_handler|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y3_N26
dffeas \u_instruction_handler|clk_counter[28] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u_instruction_handler|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u_instruction_handler|Equal0~7_combout ),
	.sload(gnd),
	.ena(\u_instruction_handler|write_done~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_instruction_handler|clk_counter [28]),
	.prn(vcc));
// synopsys translate_off
defparam \u_instruction_handler|clk_counter[28] .is_wysiwyg = "true";
defparam \u_instruction_handler|clk_counter[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y3_N27
cyclonev_lcell_comb \u_instruction_handler|Add0~29 (
// Equation(s):
// \u_instruction_handler|Add0~29_sumout  = SUM(( \u_instruction_handler|clk_counter [29] ) + ( GND ) + ( \u_instruction_handler|Add0~6  ))
// \u_instruction_handler|Add0~30  = CARRY(( \u_instruction_handler|clk_counter [29] ) + ( GND ) + ( \u_instruction_handler|Add0~6  ))

	.dataa(!\u_instruction_handler|clk_counter [29]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_instruction_handler|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_instruction_handler|Add0~29_sumout ),
	.cout(\u_instruction_handler|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \u_instruction_handler|Add0~29 .extended_lut = "off";
defparam \u_instruction_handler|Add0~29 .lut_mask = 64'h0000FFFF00005555;
defparam \u_instruction_handler|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y3_N29
dffeas \u_instruction_handler|clk_counter[29] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u_instruction_handler|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u_instruction_handler|Equal0~7_combout ),
	.sload(gnd),
	.ena(\u_instruction_handler|write_done~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_instruction_handler|clk_counter [29]),
	.prn(vcc));
// synopsys translate_off
defparam \u_instruction_handler|clk_counter[29] .is_wysiwyg = "true";
defparam \u_instruction_handler|clk_counter[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y3_N30
cyclonev_lcell_comb \u_instruction_handler|Add0~1 (
// Equation(s):
// \u_instruction_handler|Add0~1_sumout  = SUM(( \u_instruction_handler|clk_counter [30] ) + ( GND ) + ( \u_instruction_handler|Add0~30  ))
// \u_instruction_handler|Add0~2  = CARRY(( \u_instruction_handler|clk_counter [30] ) + ( GND ) + ( \u_instruction_handler|Add0~30  ))

	.dataa(gnd),
	.datab(!\u_instruction_handler|clk_counter [30]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_instruction_handler|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_instruction_handler|Add0~1_sumout ),
	.cout(\u_instruction_handler|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \u_instruction_handler|Add0~1 .extended_lut = "off";
defparam \u_instruction_handler|Add0~1 .lut_mask = 64'h0000FFFF00003333;
defparam \u_instruction_handler|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y3_N32
dffeas \u_instruction_handler|clk_counter[30] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u_instruction_handler|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u_instruction_handler|Equal0~7_combout ),
	.sload(gnd),
	.ena(\u_instruction_handler|write_done~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_instruction_handler|clk_counter [30]),
	.prn(vcc));
// synopsys translate_off
defparam \u_instruction_handler|clk_counter[30] .is_wysiwyg = "true";
defparam \u_instruction_handler|clk_counter[30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y3_N33
cyclonev_lcell_comb \u_instruction_handler|Add0~9 (
// Equation(s):
// \u_instruction_handler|Add0~9_sumout  = SUM(( \u_instruction_handler|clk_counter [31] ) + ( GND ) + ( \u_instruction_handler|Add0~2  ))

	.dataa(!\u_instruction_handler|clk_counter [31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_instruction_handler|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_instruction_handler|Add0~9_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_instruction_handler|Add0~9 .extended_lut = "off";
defparam \u_instruction_handler|Add0~9 .lut_mask = 64'h0000FFFF00005555;
defparam \u_instruction_handler|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y3_N35
dffeas \u_instruction_handler|clk_counter[31] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u_instruction_handler|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u_instruction_handler|Equal0~7_combout ),
	.sload(gnd),
	.ena(\u_instruction_handler|write_done~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_instruction_handler|clk_counter [31]),
	.prn(vcc));
// synopsys translate_off
defparam \u_instruction_handler|clk_counter[31] .is_wysiwyg = "true";
defparam \u_instruction_handler|clk_counter[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y4_N34
dffeas \u_instruction_handler|clk_counter[11] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u_instruction_handler|Add0~77_sumout ),
	.asdata(vcc),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u_instruction_handler|Equal0~7_combout ),
	.sload(gnd),
	.ena(\u_instruction_handler|write_done~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_instruction_handler|clk_counter [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u_instruction_handler|clk_counter[11] .is_wysiwyg = "true";
defparam \u_instruction_handler|clk_counter[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y3_N4
dffeas \u_instruction_handler|clk_counter[21]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u_instruction_handler|Add0~61_sumout ),
	.asdata(vcc),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u_instruction_handler|Equal0~7_combout ),
	.sload(gnd),
	.ena(\u_instruction_handler|write_done~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_instruction_handler|clk_counter[21]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_instruction_handler|clk_counter[21]~DUPLICATE .is_wysiwyg = "true";
defparam \u_instruction_handler|clk_counter[21]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y4_N12
cyclonev_lcell_comb \u_instruction_handler|Equal0~2 (
// Equation(s):
// \u_instruction_handler|Equal0~2_combout  = ( !\u_instruction_handler|clk_counter [19] & ( !\u_instruction_handler|clk_counter [18] & ( (!\u_instruction_handler|clk_counter [11] & (!\u_instruction_handler|clk_counter [20] & 
// !\u_instruction_handler|clk_counter[21]~DUPLICATE_q )) ) ) )

	.dataa(gnd),
	.datab(!\u_instruction_handler|clk_counter [11]),
	.datac(!\u_instruction_handler|clk_counter [20]),
	.datad(!\u_instruction_handler|clk_counter[21]~DUPLICATE_q ),
	.datae(!\u_instruction_handler|clk_counter [19]),
	.dataf(!\u_instruction_handler|clk_counter [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_instruction_handler|Equal0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_instruction_handler|Equal0~2 .extended_lut = "off";
defparam \u_instruction_handler|Equal0~2 .lut_mask = 64'hC000000000000000;
defparam \u_instruction_handler|Equal0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y3_N54
cyclonev_lcell_comb \u_instruction_handler|Equal0~4 (
// Equation(s):
// \u_instruction_handler|Equal0~4_combout  = ( !\u_instruction_handler|clk_counter [25] & ( (!\u_instruction_handler|clk_counter [24] & (!\u_instruction_handler|clk_counter [17] & !\u_instruction_handler|clk_counter [16])) ) )

	.dataa(gnd),
	.datab(!\u_instruction_handler|clk_counter [24]),
	.datac(!\u_instruction_handler|clk_counter [17]),
	.datad(!\u_instruction_handler|clk_counter [16]),
	.datae(gnd),
	.dataf(!\u_instruction_handler|clk_counter [25]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_instruction_handler|Equal0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_instruction_handler|Equal0~4 .extended_lut = "off";
defparam \u_instruction_handler|Equal0~4 .lut_mask = 64'hC000C00000000000;
defparam \u_instruction_handler|Equal0~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y4_N43
dffeas \u_instruction_handler|clk_counter[14]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u_instruction_handler|Add0~105_sumout ),
	.asdata(vcc),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u_instruction_handler|Equal0~7_combout ),
	.sload(gnd),
	.ena(\u_instruction_handler|write_done~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_instruction_handler|clk_counter[14]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_instruction_handler|clk_counter[14]~DUPLICATE .is_wysiwyg = "true";
defparam \u_instruction_handler|clk_counter[14]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y3_N48
cyclonev_lcell_comb \u_instruction_handler|Equal0~3 (
// Equation(s):
// \u_instruction_handler|Equal0~3_combout  = ( !\u_instruction_handler|clk_counter [26] & ( (!\u_instruction_handler|clk_counter [13] & (!\u_instruction_handler|clk_counter[14]~DUPLICATE_q  & (!\u_instruction_handler|clk_counter [27] & 
// !\u_instruction_handler|clk_counter [15]))) ) )

	.dataa(!\u_instruction_handler|clk_counter [13]),
	.datab(!\u_instruction_handler|clk_counter[14]~DUPLICATE_q ),
	.datac(!\u_instruction_handler|clk_counter [27]),
	.datad(!\u_instruction_handler|clk_counter [15]),
	.datae(gnd),
	.dataf(!\u_instruction_handler|clk_counter [26]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_instruction_handler|Equal0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_instruction_handler|Equal0~3 .extended_lut = "off";
defparam \u_instruction_handler|Equal0~3 .lut_mask = 64'h8000800000000000;
defparam \u_instruction_handler|Equal0~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y4_N37
dffeas \u_instruction_handler|clk_counter[12]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u_instruction_handler|Add0~81_sumout ),
	.asdata(vcc),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u_instruction_handler|Equal0~7_combout ),
	.sload(gnd),
	.ena(\u_instruction_handler|write_done~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_instruction_handler|clk_counter[12]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_instruction_handler|clk_counter[12]~DUPLICATE .is_wysiwyg = "true";
defparam \u_instruction_handler|clk_counter[12]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y3_N36
cyclonev_lcell_comb \u_instruction_handler|Equal0~5 (
// Equation(s):
// \u_instruction_handler|Equal0~5_combout  = ( !\u_instruction_handler|clk_counter[12]~DUPLICATE_q  & ( !\u_instruction_handler|clk_counter [22] & ( (\u_instruction_handler|Equal0~4_combout  & (!\u_instruction_handler|clk_counter [23] & 
// \u_instruction_handler|Equal0~3_combout )) ) ) )

	.dataa(!\u_instruction_handler|Equal0~4_combout ),
	.datab(!\u_instruction_handler|clk_counter [23]),
	.datac(!\u_instruction_handler|Equal0~3_combout ),
	.datad(gnd),
	.datae(!\u_instruction_handler|clk_counter[12]~DUPLICATE_q ),
	.dataf(!\u_instruction_handler|clk_counter [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_instruction_handler|Equal0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_instruction_handler|Equal0~5 .extended_lut = "off";
defparam \u_instruction_handler|Equal0~5 .lut_mask = 64'h0404000000000000;
defparam \u_instruction_handler|Equal0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y4_N19
dffeas \u_instruction_handler|clk_counter[6]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u_instruction_handler|Add0~53_sumout ),
	.asdata(vcc),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u_instruction_handler|Equal0~7_combout ),
	.sload(gnd),
	.ena(\u_instruction_handler|write_done~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_instruction_handler|clk_counter[6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_instruction_handler|clk_counter[6]~DUPLICATE .is_wysiwyg = "true";
defparam \u_instruction_handler|clk_counter[6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y4_N30
cyclonev_lcell_comb \u_instruction_handler|Equal0~1 (
// Equation(s):
// \u_instruction_handler|Equal0~1_combout  = ( !\u_instruction_handler|clk_counter [7] & ( !\u_instruction_handler|clk_counter [5] & ( (!\u_instruction_handler|clk_counter[6]~DUPLICATE_q  & (!\u_instruction_handler|clk_counter [9] & 
// !\u_instruction_handler|clk_counter [8])) ) ) )

	.dataa(gnd),
	.datab(!\u_instruction_handler|clk_counter[6]~DUPLICATE_q ),
	.datac(!\u_instruction_handler|clk_counter [9]),
	.datad(!\u_instruction_handler|clk_counter [8]),
	.datae(!\u_instruction_handler|clk_counter [7]),
	.dataf(!\u_instruction_handler|clk_counter [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_instruction_handler|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_instruction_handler|Equal0~1 .extended_lut = "off";
defparam \u_instruction_handler|Equal0~1 .lut_mask = 64'hC000000000000000;
defparam \u_instruction_handler|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y4_N18
cyclonev_lcell_comb \u_instruction_handler|Equal0~6 (
// Equation(s):
// \u_instruction_handler|Equal0~6_combout  = ( \u_instruction_handler|Equal0~1_combout  & ( (!\u_instruction_handler|clk_counter [10] & (\u_instruction_handler|Equal0~2_combout  & (\u_instruction_handler|Equal0~5_combout  & 
// !\u_instruction_handler|clk_counter [3]))) ) )

	.dataa(!\u_instruction_handler|clk_counter [10]),
	.datab(!\u_instruction_handler|Equal0~2_combout ),
	.datac(!\u_instruction_handler|Equal0~5_combout ),
	.datad(!\u_instruction_handler|clk_counter [3]),
	.datae(gnd),
	.dataf(!\u_instruction_handler|Equal0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_instruction_handler|Equal0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_instruction_handler|Equal0~6 .extended_lut = "off";
defparam \u_instruction_handler|Equal0~6 .lut_mask = 64'h0000000002000200;
defparam \u_instruction_handler|Equal0~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y4_N7
dffeas \u_instruction_handler|clk_counter[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u_instruction_handler|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u_instruction_handler|Equal0~7_combout ),
	.sload(gnd),
	.ena(\u_instruction_handler|write_done~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_instruction_handler|clk_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_instruction_handler|clk_counter[2] .is_wysiwyg = "true";
defparam \u_instruction_handler|clk_counter[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y4_N4
dffeas \u_instruction_handler|clk_counter[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u_instruction_handler|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u_instruction_handler|Equal0~7_combout ),
	.sload(gnd),
	.ena(\u_instruction_handler|write_done~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_instruction_handler|clk_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_instruction_handler|clk_counter[1] .is_wysiwyg = "true";
defparam \u_instruction_handler|clk_counter[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y4_N13
dffeas \u_instruction_handler|clk_counter[4]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u_instruction_handler|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u_instruction_handler|Equal0~7_combout ),
	.sload(gnd),
	.ena(\u_instruction_handler|write_done~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_instruction_handler|clk_counter[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_instruction_handler|clk_counter[4]~DUPLICATE .is_wysiwyg = "true";
defparam \u_instruction_handler|clk_counter[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y3_N28
dffeas \u_instruction_handler|clk_counter[29]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u_instruction_handler|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u_instruction_handler|Equal0~7_combout ),
	.sload(gnd),
	.ena(\u_instruction_handler|write_done~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_instruction_handler|clk_counter[29]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_instruction_handler|clk_counter[29]~DUPLICATE .is_wysiwyg = "true";
defparam \u_instruction_handler|clk_counter[29]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y4_N24
cyclonev_lcell_comb \u_instruction_handler|Equal0~0 (
// Equation(s):
// \u_instruction_handler|Equal0~0_combout  = ( !\u_instruction_handler|clk_counter[29]~DUPLICATE_q  & ( !\u_instruction_handler|clk_counter [0] & ( (!\u_instruction_handler|clk_counter [2] & (\u_instruction_handler|clk_counter [1] & 
// !\u_instruction_handler|clk_counter[4]~DUPLICATE_q )) ) ) )

	.dataa(!\u_instruction_handler|clk_counter [2]),
	.datab(!\u_instruction_handler|clk_counter [1]),
	.datac(!\u_instruction_handler|clk_counter[4]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\u_instruction_handler|clk_counter[29]~DUPLICATE_q ),
	.dataf(!\u_instruction_handler|clk_counter [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_instruction_handler|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_instruction_handler|Equal0~0 .extended_lut = "off";
defparam \u_instruction_handler|Equal0~0 .lut_mask = 64'h2020000000000000;
defparam \u_instruction_handler|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y3_N42
cyclonev_lcell_comb \u_instruction_handler|Equal0~7 (
// Equation(s):
// \u_instruction_handler|Equal0~7_combout  = ( \u_instruction_handler|Equal0~0_combout  & ( (!\u_instruction_handler|clk_counter [31] & (!\u_instruction_handler|clk_counter [30] & (!\u_instruction_handler|clk_counter [28] & 
// \u_instruction_handler|Equal0~6_combout ))) ) )

	.dataa(!\u_instruction_handler|clk_counter [31]),
	.datab(!\u_instruction_handler|clk_counter [30]),
	.datac(!\u_instruction_handler|clk_counter [28]),
	.datad(!\u_instruction_handler|Equal0~6_combout ),
	.datae(gnd),
	.dataf(!\u_instruction_handler|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_instruction_handler|Equal0~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_instruction_handler|Equal0~7 .extended_lut = "off";
defparam \u_instruction_handler|Equal0~7 .lut_mask = 64'h0000000000800080;
defparam \u_instruction_handler|Equal0~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y3_N9
cyclonev_lcell_comb \u_instruction_handler|img_data_counter[2]~0 (
// Equation(s):
// \u_instruction_handler|img_data_counter[2]~0_combout  = (!\u_instruction_handler|waiting_command~q  & 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q  & !\u_instruction_handler|ir_in_prev~q ))

	.dataa(!\u_instruction_handler|waiting_command~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.datac(gnd),
	.datad(!\u_instruction_handler|ir_in_prev~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_instruction_handler|img_data_counter[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_instruction_handler|img_data_counter[2]~0 .extended_lut = "off";
defparam \u_instruction_handler|img_data_counter[2]~0 .lut_mask = 64'h2200220022002200;
defparam \u_instruction_handler|img_data_counter[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y10_N42
cyclonev_lcell_comb \u_instruction_handler|is_ready_to_start~0 (
// Equation(s):
// \u_instruction_handler|is_ready_to_start~0_combout  = ( \u_instruction_handler|is_ready_to_start~q  & ( \u_instruction_handler|write_done~q  ) ) # ( !\u_instruction_handler|is_ready_to_start~q  & ( \u_instruction_handler|write_done~q  & ( 
// \u_instruction_handler|Equal0~7_combout  ) ) ) # ( \u_instruction_handler|is_ready_to_start~q  & ( !\u_instruction_handler|write_done~q  & ( (!\u_instruction_handler|WideOr7~combout ) # ((!\u_vjtag_interface|data_out[31]~DUPLICATE_q ) # 
// (!\u_instruction_handler|img_data_counter[2]~0_combout )) ) ) )

	.dataa(!\u_instruction_handler|WideOr7~combout ),
	.datab(!\u_vjtag_interface|data_out[31]~DUPLICATE_q ),
	.datac(!\u_instruction_handler|img_data_counter[2]~0_combout ),
	.datad(!\u_instruction_handler|Equal0~7_combout ),
	.datae(!\u_instruction_handler|is_ready_to_start~q ),
	.dataf(!\u_instruction_handler|write_done~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_instruction_handler|is_ready_to_start~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_instruction_handler|is_ready_to_start~0 .extended_lut = "off";
defparam \u_instruction_handler|is_ready_to_start~0 .lut_mask = 64'h0000FEFE00FFFFFF;
defparam \u_instruction_handler|is_ready_to_start~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y10_N44
dffeas \u_instruction_handler|is_ready_to_start (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u_instruction_handler|is_ready_to_start~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_instruction_handler|is_ready_to_start~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_instruction_handler|is_ready_to_start .is_wysiwyg = "true";
defparam \u_instruction_handler|is_ready_to_start .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y10_N48
cyclonev_lcell_comb \u_instruction_handler|waiting_command~1 (
// Equation(s):
// \u_instruction_handler|waiting_command~1_combout  = ( \u_instruction_handler|waiting_command~q  & ( \u_instruction_handler|is_ready_to_start~q  & ( ((!\u_instruction_handler|Equal0~7_combout ) # (!\u_instruction_handler|write_done~q )) # 
// (\u_instruction_handler|waiting_command~0_combout ) ) ) ) # ( !\u_instruction_handler|waiting_command~q  & ( \u_instruction_handler|is_ready_to_start~q  & ( \u_instruction_handler|waiting_command~0_combout  ) ) ) # ( 
// \u_instruction_handler|waiting_command~q  & ( !\u_instruction_handler|is_ready_to_start~q  & ( (!\u_instruction_handler|Equal0~7_combout ) # ((!\u_instruction_handler|write_done~q ) # ((\u_instruction_handler|waiting_command~0_combout  & 
// !\u_instruction_handler|WideOr7~combout ))) ) ) ) # ( !\u_instruction_handler|waiting_command~q  & ( !\u_instruction_handler|is_ready_to_start~q  & ( (\u_instruction_handler|waiting_command~0_combout  & !\u_instruction_handler|WideOr7~combout ) ) ) )

	.dataa(!\u_instruction_handler|waiting_command~0_combout ),
	.datab(!\u_instruction_handler|Equal0~7_combout ),
	.datac(!\u_instruction_handler|WideOr7~combout ),
	.datad(!\u_instruction_handler|write_done~q ),
	.datae(!\u_instruction_handler|waiting_command~q ),
	.dataf(!\u_instruction_handler|is_ready_to_start~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_instruction_handler|waiting_command~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_instruction_handler|waiting_command~1 .extended_lut = "off";
defparam \u_instruction_handler|waiting_command~1 .lut_mask = 64'h5050FFDC5555FFDD;
defparam \u_instruction_handler|waiting_command~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y10_N49
dffeas \u_instruction_handler|waiting_command (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u_instruction_handler|waiting_command~1_combout ),
	.asdata(vcc),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_instruction_handler|waiting_command~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_instruction_handler|waiting_command .is_wysiwyg = "true";
defparam \u_instruction_handler|waiting_command .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y3_N32
dffeas \u_vjtag_interface|data_out[31] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\u_vjtag_interface|data_out[31]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_vjtag_interface|always3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vjtag_interface|data_out [31]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vjtag_interface|data_out[31] .is_wysiwyg = "true";
defparam \u_vjtag_interface|data_out[31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y3_N51
cyclonev_lcell_comb \u_instruction_handler|img_width[5]~0 (
// Equation(s):
// \u_instruction_handler|img_width[5]~0_combout  = ( \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q  & 
// ( (!\u_instruction_handler|ir_in_prev~q  & !\u_instruction_handler|write_done~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_instruction_handler|ir_in_prev~q ),
	.datad(!\u_instruction_handler|write_done~q ),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_instruction_handler|img_width[5]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_instruction_handler|img_width[5]~0 .extended_lut = "off";
defparam \u_instruction_handler|img_width[5]~0 .lut_mask = 64'h00000000F000F000;
defparam \u_instruction_handler|img_width[5]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y3_N27
cyclonev_lcell_comb \u_instruction_handler|config_received~1 (
// Equation(s):
// \u_instruction_handler|config_received~1_combout  = ( \u_instruction_handler|img_width[5]~0_combout  & ( (!\u_instruction_handler|waiting_command~q  & (((!\u_instruction_handler|WideOr7~combout  & \u_vjtag_interface|data_out [31])) # 
// (\u_instruction_handler|config_received~q ))) ) ) # ( !\u_instruction_handler|img_width[5]~0_combout  & ( \u_instruction_handler|config_received~q  ) )

	.dataa(!\u_instruction_handler|waiting_command~q ),
	.datab(!\u_instruction_handler|WideOr7~combout ),
	.datac(!\u_vjtag_interface|data_out [31]),
	.datad(!\u_instruction_handler|config_received~q ),
	.datae(gnd),
	.dataf(!\u_instruction_handler|img_width[5]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_instruction_handler|config_received~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_instruction_handler|config_received~1 .extended_lut = "off";
defparam \u_instruction_handler|config_received~1 .lut_mask = 64'h00FF00FF08AA08AA;
defparam \u_instruction_handler|config_received~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y3_N28
dffeas \u_instruction_handler|config_received (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u_instruction_handler|config_received~1_combout ),
	.asdata(vcc),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_instruction_handler|config_received~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_instruction_handler|config_received .is_wysiwyg = "true";
defparam \u_instruction_handler|config_received .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y3_N45
cyclonev_lcell_comb \u_instruction_handler|i_write_enable~0 (
// Equation(s):
// \u_instruction_handler|i_write_enable~0_combout  = ( \u_instruction_handler|write_done~q  & ( (!\u_instruction_handler|Equal0~7_combout  & \u_instruction_handler|i_write_enable~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_instruction_handler|Equal0~7_combout ),
	.datad(!\u_instruction_handler|i_write_enable~q ),
	.datae(gnd),
	.dataf(!\u_instruction_handler|write_done~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_instruction_handler|i_write_enable~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_instruction_handler|i_write_enable~0 .extended_lut = "off";
defparam \u_instruction_handler|i_write_enable~0 .lut_mask = 64'h0000000000F000F0;
defparam \u_instruction_handler|i_write_enable~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y3_N54
cyclonev_lcell_comb \u_instruction_handler|img_reciver|LessThan1~13 (
// Equation(s):
// \u_instruction_handler|img_reciver|LessThan1~13_combout  = (\u_instruction_handler|img_data_lenght [16] & !\u_instruction_handler|img_data_counter [16])

	.dataa(!\u_instruction_handler|img_data_lenght [16]),
	.datab(!\u_instruction_handler|img_data_counter [16]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_instruction_handler|img_reciver|LessThan1~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_instruction_handler|img_reciver|LessThan1~13 .extended_lut = "off";
defparam \u_instruction_handler|img_reciver|LessThan1~13 .lut_mask = 64'h4444444444444444;
defparam \u_instruction_handler|img_reciver|LessThan1~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y3_N48
cyclonev_lcell_comb \u_instruction_handler|img_reciver|LessThan1~15 (
// Equation(s):
// \u_instruction_handler|img_reciver|LessThan1~15_combout  = ( \u_instruction_handler|img_data_lenght [11] & ( !\u_instruction_handler|img_data_counter [11] ) )

	.dataa(!\u_instruction_handler|img_data_counter [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_instruction_handler|img_data_lenght [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_instruction_handler|img_reciver|LessThan1~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_instruction_handler|img_reciver|LessThan1~15 .extended_lut = "off";
defparam \u_instruction_handler|img_reciver|LessThan1~15 .lut_mask = 64'h00000000AAAAAAAA;
defparam \u_instruction_handler|img_reciver|LessThan1~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y5_N15
cyclonev_lcell_comb \u_instruction_handler|img_reciver|LessThan1~17 (
// Equation(s):
// \u_instruction_handler|img_reciver|LessThan1~17_combout  = ( !\u_instruction_handler|img_data_counter [6] & ( \u_instruction_handler|img_data_lenght [6] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u_instruction_handler|img_data_lenght [6]),
	.datae(gnd),
	.dataf(!\u_instruction_handler|img_data_counter [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_instruction_handler|img_reciver|LessThan1~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_instruction_handler|img_reciver|LessThan1~17 .extended_lut = "off";
defparam \u_instruction_handler|img_reciver|LessThan1~17 .lut_mask = 64'h00FF00FF00000000;
defparam \u_instruction_handler|img_reciver|LessThan1~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y4_N0
cyclonev_lcell_comb \u_instruction_handler|img_data_counter~19 (
// Equation(s):
// \u_instruction_handler|img_data_counter~19_combout  = ( \u_instruction_handler|ir_in_prev~q  & ( \u_instruction_handler|img_data_lenght [1] ) ) # ( !\u_instruction_handler|ir_in_prev~q  & ( (\u_instruction_handler|img_data_lenght [1] & 
// !\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ) ) )

	.dataa(gnd),
	.datab(!\u_instruction_handler|img_data_lenght [1]),
	.datac(gnd),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.datae(!\u_instruction_handler|ir_in_prev~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_instruction_handler|img_data_counter~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_instruction_handler|img_data_counter~19 .extended_lut = "off";
defparam \u_instruction_handler|img_data_counter~19 .lut_mask = 64'h3300333333003333;
defparam \u_instruction_handler|img_data_counter~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y5_N0
cyclonev_lcell_comb \u_instruction_handler|counter_incremented~0 (
// Equation(s):
// \u_instruction_handler|counter_incremented~0_combout  = ( \u_instruction_handler|counter_incremented~q  & ( \u_instruction_handler|debug_signal~0_combout  & ( 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ) # (\u_instruction_handler|ir_in_prev~q ) ) ) ) # ( 
// !\u_instruction_handler|counter_incremented~q  & ( \u_instruction_handler|debug_signal~0_combout  & ( (\u_instruction_handler|always0~1_combout  & (!\u_instruction_handler|i_write_enable~q  & 
// ((!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ) # (\u_instruction_handler|ir_in_prev~q )))) ) ) ) 
// # ( \u_instruction_handler|counter_incremented~q  & ( !\u_instruction_handler|debug_signal~0_combout  & ( 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ) # (\u_instruction_handler|ir_in_prev~q ) ) ) )

	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.datab(!\u_instruction_handler|ir_in_prev~q ),
	.datac(!\u_instruction_handler|always0~1_combout ),
	.datad(!\u_instruction_handler|i_write_enable~q ),
	.datae(!\u_instruction_handler|counter_incremented~q ),
	.dataf(!\u_instruction_handler|debug_signal~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_instruction_handler|counter_incremented~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_instruction_handler|counter_incremented~0 .extended_lut = "off";
defparam \u_instruction_handler|counter_incremented~0 .lut_mask = 64'h0000BBBB0B00BBBB;
defparam \u_instruction_handler|counter_incremented~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y5_N2
dffeas \u_instruction_handler|counter_incremented (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u_instruction_handler|counter_incremented~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u_instruction_handler|write_done~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_instruction_handler|counter_incremented~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_instruction_handler|counter_incremented .is_wysiwyg = "true";
defparam \u_instruction_handler|counter_incremented .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y5_N12
cyclonev_lcell_comb \u_instruction_handler|write_delay_counter[0]~2 (
// Equation(s):
// \u_instruction_handler|write_delay_counter[0]~2_combout  = ( \u_instruction_handler|write_delay_counter [0] & ( (\u_instruction_handler|i_write_enable~q  & 
// ((!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ) # (\u_instruction_handler|ir_in_prev~q ))) ) ) # 
// ( !\u_instruction_handler|write_delay_counter [0] & ( (!\auto_hub|instrumentatio
// n_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q  & (((\u_instruction_handler|write_delay_counter [1])) # 
// (\u_instruction_handler|i_write_enable~q ))) # (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q  & 
// (\u_instruction_handler|ir_in_prev~q  & ((\u_instruction_handler|write_delay_counter [1]) # (\u_instruction_handler|i_write_enable~q )))) ) )

	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.datab(!\u_instruction_handler|i_write_enable~q ),
	.datac(!\u_instruction_handler|write_delay_counter [1]),
	.datad(!\u_instruction_handler|ir_in_prev~q ),
	.datae(gnd),
	.dataf(!\u_instruction_handler|write_delay_counter [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_instruction_handler|write_delay_counter[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_instruction_handler|write_delay_counter[0]~2 .extended_lut = "off";
defparam \u_instruction_handler|write_delay_counter[0]~2 .lut_mask = 64'h2A3F2A3F22332233;
defparam \u_instruction_handler|write_delay_counter[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y5_N39
cyclonev_lcell_comb \u_instruction_handler|write_delay_counter[1]~1 (
// Equation(s):
// \u_instruction_handler|write_delay_counter[1]~1_combout  = ( \auto_hub|instrumen
// tation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q  & ( (!\u_instruction_handler|i_write_enable~q  & 
// (\u_instruction_handler|ir_in_prev~q  & (!\u_instruction_handler|write_delay_counter [1] $ (\u_instruction_handler|write_delay_counter [0])))) ) ) # ( 
// !\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q  & ( (!\u_instruction_handler|i_write_enable~q  & 
// (!\u_instruction_handler|write_delay_counter [1] $ (\u_instruction_handler|write_delay_counter [0]))) ) )

	.dataa(!\u_instruction_handler|write_delay_counter [1]),
	.datab(!\u_instruction_handler|write_delay_counter [0]),
	.datac(!\u_instruction_handler|i_write_enable~q ),
	.datad(!\u_instruction_handler|ir_in_prev~q ),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_instruction_handler|write_delay_counter[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_instruction_handler|write_delay_counter[1]~1 .extended_lut = "off";
defparam \u_instruction_handler|write_delay_counter[1]~1 .lut_mask = 64'h9090909000900090;
defparam \u_instruction_handler|write_delay_counter[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y5_N30
cyclonev_lcell_comb \u_instruction_handler|write_delay_counter[0]~3 (
// Equation(s):
// \u_instruction_handler|write_delay_counter[0]~3_combout  = ( \u_instruction_handler|write_delay_counter [0] & ( \u_instruction_handler|write_delay_counter[1]~1_combout  & ( ((!\u_instruction_handler|debug_signal~0_combout ) # 
// ((!\u_instruction_handler|always0~1_combout ) # (\u_instruction_handler|write_delay_counter[0]~2_combout ))) # (\u_instruction_handler|write_done~q ) ) ) ) # ( !\u_instruction_handler|write_delay_counter [0] & ( 
// \u_instruction_handler|write_delay_counter[1]~1_combout  & ( (!\u_instruction_handler|write_done~q  & (\u_instruction_handler|debug_signal~0_combout  & (\u_instruction_handler|always0~1_combout  & \u_instruction_handler|write_delay_counter[0]~2_combout 
// ))) ) ) ) # ( \u_instruction_handler|write_delay_counter [0] & ( !\u_instruction_handler|write_delay_counter[1]~1_combout  & ( (\u_instruction_handler|write_delay_counter[0]~2_combout ) # (\u_instruction_handler|write_done~q ) ) ) ) # ( 
// !\u_instruction_handler|write_delay_counter [0] & ( !\u_instruction_handler|write_delay_counter[1]~1_combout  & ( (!\u_instruction_handler|write_done~q  & \u_instruction_handler|write_delay_counter[0]~2_combout ) ) ) )

	.dataa(!\u_instruction_handler|write_done~q ),
	.datab(!\u_instruction_handler|debug_signal~0_combout ),
	.datac(!\u_instruction_handler|always0~1_combout ),
	.datad(!\u_instruction_handler|write_delay_counter[0]~2_combout ),
	.datae(!\u_instruction_handler|write_delay_counter [0]),
	.dataf(!\u_instruction_handler|write_delay_counter[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_instruction_handler|write_delay_counter[0]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_instruction_handler|write_delay_counter[0]~3 .extended_lut = "off";
defparam \u_instruction_handler|write_delay_counter[0]~3 .lut_mask = 64'h00AA55FF0002FDFF;
defparam \u_instruction_handler|write_delay_counter[0]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y5_N32
dffeas \u_instruction_handler|write_delay_counter[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u_instruction_handler|write_delay_counter[0]~3_combout ),
	.asdata(vcc),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_instruction_handler|write_delay_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_instruction_handler|write_delay_counter[0] .is_wysiwyg = "true";
defparam \u_instruction_handler|write_delay_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y5_N18
cyclonev_lcell_comb \u_instruction_handler|write_delay_counter[1]~4 (
// Equation(s):
// \u_instruction_handler|write_delay_counter[1]~4_combout  = ( \u_instruction_handler|write_delay_counter [1] & ( \u_instruction_handler|write_delay_counter [0] & ( ((\u_instruction_handler|write_delay_counter[1]~0_combout  & 
// ((!\u_instruction_handler|debug_signal~0_combout ) # (\u_instruction_handler|counter_incremented~q )))) # (\u_instruction_handler|write_done~q ) ) ) ) # ( !\u_instruction_handler|write_delay_counter [1] & ( \u_instruction_handler|write_delay_counter [0] & 
// ( (\u_instruction_handler|write_delay_counter[1]~0_combout  & !\u_instruction_handler|write_done~q ) ) ) ) # ( \u_instruction_handler|write_delay_counter [1] & ( !\u_instruction_handler|write_delay_counter [0] & ( (\u_instruction_handler|write_done~q ) # 
// (\u_instruction_handler|write_delay_counter[1]~0_combout ) ) ) )

	.dataa(!\u_instruction_handler|write_delay_counter[1]~0_combout ),
	.datab(!\u_instruction_handler|debug_signal~0_combout ),
	.datac(!\u_instruction_handler|counter_incremented~q ),
	.datad(!\u_instruction_handler|write_done~q ),
	.datae(!\u_instruction_handler|write_delay_counter [1]),
	.dataf(!\u_instruction_handler|write_delay_counter [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_instruction_handler|write_delay_counter[1]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_instruction_handler|write_delay_counter[1]~4 .extended_lut = "off";
defparam \u_instruction_handler|write_delay_counter[1]~4 .lut_mask = 64'h000055FF550045FF;
defparam \u_instruction_handler|write_delay_counter[1]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y5_N20
dffeas \u_instruction_handler|write_delay_counter[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u_instruction_handler|write_delay_counter[1]~4_combout ),
	.asdata(vcc),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_instruction_handler|write_delay_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_instruction_handler|write_delay_counter[1] .is_wysiwyg = "true";
defparam \u_instruction_handler|write_delay_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y5_N36
cyclonev_lcell_comb \u_instruction_handler|always0~1 (
// Equation(s):
// \u_instruction_handler|always0~1_combout  = (\u_instruction_handler|write_delay_counter [1] & (\u_instruction_handler|write_delay_counter [0] & !\u_instruction_handler|counter_incremented~q ))

	.dataa(!\u_instruction_handler|write_delay_counter [1]),
	.datab(!\u_instruction_handler|write_delay_counter [0]),
	.datac(!\u_instruction_handler|counter_incremented~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_instruction_handler|always0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_instruction_handler|always0~1 .extended_lut = "off";
defparam \u_instruction_handler|always0~1 .lut_mask = 64'h1010101010101010;
defparam \u_instruction_handler|always0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y3_N24
cyclonev_lcell_comb \u_instruction_handler|img_data_counter[2]~2 (
// Equation(s):
// \u_instruction_handler|img_data_counter[2]~2_combout  = ( \auto_hub|instrumentat
// ion_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q  & ( (!\u_instruction_handler|waiting_command~q  & 
// (!\u_instruction_handler|WideOr7~combout  & (\u_vjtag_interface|data_out[31]~DUPLICATE_q  & !\u_instruction_handler|ir_in_prev~q ))) ) )

	.dataa(!\u_instruction_handler|waiting_command~q ),
	.datab(!\u_instruction_handler|WideOr7~combout ),
	.datac(!\u_vjtag_interface|data_out[31]~DUPLICATE_q ),
	.datad(!\u_instruction_handler|ir_in_prev~q ),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_instruction_handler|img_data_counter[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_instruction_handler|img_data_counter[2]~2 .extended_lut = "off";
defparam \u_instruction_handler|img_data_counter[2]~2 .lut_mask = 64'h0000000008000800;
defparam \u_instruction_handler|img_data_counter[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y4_N12
cyclonev_lcell_comb \u_instruction_handler|Add3~69 (
// Equation(s):
// \u_instruction_handler|Add3~69_sumout  = SUM(( !\u_instruction_handler|img_data_counter [19] ) + ( GND ) + ( \u_instruction_handler|Add3~30  ))
// \u_instruction_handler|Add3~70  = CARRY(( !\u_instruction_handler|img_data_counter [19] ) + ( GND ) + ( \u_instruction_handler|Add3~30  ))

	.dataa(gnd),
	.datab(!\u_instruction_handler|img_data_counter [19]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_instruction_handler|Add3~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_instruction_handler|Add3~69_sumout ),
	.cout(\u_instruction_handler|Add3~70 ),
	.shareout());
// synopsys translate_off
defparam \u_instruction_handler|Add3~69 .extended_lut = "off";
defparam \u_instruction_handler|Add3~69 .lut_mask = 64'h0000FFFF0000CCCC;
defparam \u_instruction_handler|Add3~69 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y4_N15
cyclonev_lcell_comb \u_instruction_handler|Add3~73 (
// Equation(s):
// \u_instruction_handler|Add3~73_sumout  = SUM(( !\u_instruction_handler|img_data_counter [20] ) + ( GND ) + ( \u_instruction_handler|Add3~70  ))
// \u_instruction_handler|Add3~74  = CARRY(( !\u_instruction_handler|img_data_counter [20] ) + ( GND ) + ( \u_instruction_handler|Add3~70  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_instruction_handler|img_data_counter [20]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_instruction_handler|Add3~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_instruction_handler|Add3~73_sumout ),
	.cout(\u_instruction_handler|Add3~74 ),
	.shareout());
// synopsys translate_off
defparam \u_instruction_handler|Add3~73 .extended_lut = "off";
defparam \u_instruction_handler|Add3~73 .lut_mask = 64'h0000FFFF0000F0F0;
defparam \u_instruction_handler|Add3~73 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y4_N18
cyclonev_lcell_comb \u_instruction_handler|Add3~77 (
// Equation(s):
// \u_instruction_handler|Add3~77_sumout  = SUM(( !\u_instruction_handler|img_data_counter [21] ) + ( GND ) + ( \u_instruction_handler|Add3~74  ))
// \u_instruction_handler|Add3~78  = CARRY(( !\u_instruction_handler|img_data_counter [21] ) + ( GND ) + ( \u_instruction_handler|Add3~74  ))

	.dataa(gnd),
	.datab(!\u_instruction_handler|img_data_counter [21]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_instruction_handler|Add3~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_instruction_handler|Add3~77_sumout ),
	.cout(\u_instruction_handler|Add3~78 ),
	.shareout());
// synopsys translate_off
defparam \u_instruction_handler|Add3~77 .extended_lut = "off";
defparam \u_instruction_handler|Add3~77 .lut_mask = 64'h0000FFFF0000CCCC;
defparam \u_instruction_handler|Add3~77 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y5_N45
cyclonev_lcell_comb \u_instruction_handler|Add3~93 (
// Equation(s):
// \u_instruction_handler|Add3~93_sumout  = SUM(( !\u_instruction_handler|img_data_counter [10] ) + ( \u_instruction_handler|img_data_lenght [10] ) + ( \u_instruction_handler|Add3~90  ))
// \u_instruction_handler|Add3~94  = CARRY(( !\u_instruction_handler|img_data_counter [10] ) + ( \u_instruction_handler|img_data_lenght [10] ) + ( \u_instruction_handler|Add3~90  ))

	.dataa(!\u_instruction_handler|img_data_lenght [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u_instruction_handler|img_data_counter [10]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_instruction_handler|Add3~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_instruction_handler|Add3~93_sumout ),
	.cout(\u_instruction_handler|Add3~94 ),
	.shareout());
// synopsys translate_off
defparam \u_instruction_handler|Add3~93 .extended_lut = "off";
defparam \u_instruction_handler|Add3~93 .lut_mask = 64'h0000AAAA0000FF00;
defparam \u_instruction_handler|Add3~93 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y5_N48
cyclonev_lcell_comb \u_instruction_handler|Add3~97 (
// Equation(s):
// \u_instruction_handler|Add3~97_sumout  = SUM(( !\u_instruction_handler|img_data_counter [11] ) + ( \u_instruction_handler|img_data_lenght [11] ) + ( \u_instruction_handler|Add3~94  ))
// \u_instruction_handler|Add3~98  = CARRY(( !\u_instruction_handler|img_data_counter [11] ) + ( \u_instruction_handler|img_data_lenght [11] ) + ( \u_instruction_handler|Add3~94  ))

	.dataa(gnd),
	.datab(!\u_instruction_handler|img_data_counter [11]),
	.datac(!\u_instruction_handler|img_data_lenght [11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_instruction_handler|Add3~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_instruction_handler|Add3~97_sumout ),
	.cout(\u_instruction_handler|Add3~98 ),
	.shareout());
// synopsys translate_off
defparam \u_instruction_handler|Add3~97 .extended_lut = "off";
defparam \u_instruction_handler|Add3~97 .lut_mask = 64'h0000F0F00000CCCC;
defparam \u_instruction_handler|Add3~97 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y5_N51
cyclonev_lcell_comb \u_instruction_handler|Add3~101 (
// Equation(s):
// \u_instruction_handler|Add3~101_sumout  = SUM(( !\u_instruction_handler|img_data_counter [12] ) + ( \u_instruction_handler|img_data_lenght [12] ) + ( \u_instruction_handler|Add3~98  ))
// \u_instruction_handler|Add3~102  = CARRY(( !\u_instruction_handler|img_data_counter [12] ) + ( \u_instruction_handler|img_data_lenght [12] ) + ( \u_instruction_handler|Add3~98  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_instruction_handler|img_data_counter [12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_instruction_handler|img_data_lenght [12]),
	.datag(gnd),
	.cin(\u_instruction_handler|Add3~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_instruction_handler|Add3~101_sumout ),
	.cout(\u_instruction_handler|Add3~102 ),
	.shareout());
// synopsys translate_off
defparam \u_instruction_handler|Add3~101 .extended_lut = "off";
defparam \u_instruction_handler|Add3~101 .lut_mask = 64'h0000FF000000F0F0;
defparam \u_instruction_handler|Add3~101 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y5_N39
cyclonev_lcell_comb \u_instruction_handler|Add3~85 (
// Equation(s):
// \u_instruction_handler|Add3~85_sumout  = SUM(( \u_instruction_handler|img_data_lenght [8] ) + ( !\u_instruction_handler|img_data_counter [8] ) + ( \u_instruction_handler|Add3~50  ))
// \u_instruction_handler|Add3~86  = CARRY(( \u_instruction_handler|img_data_lenght [8] ) + ( !\u_instruction_handler|img_data_counter [8] ) + ( \u_instruction_handler|Add3~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_instruction_handler|img_data_lenght [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_instruction_handler|img_data_counter [8]),
	.datag(gnd),
	.cin(\u_instruction_handler|Add3~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_instruction_handler|Add3~85_sumout ),
	.cout(\u_instruction_handler|Add3~86 ),
	.shareout());
// synopsys translate_off
defparam \u_instruction_handler|Add3~85 .extended_lut = "off";
defparam \u_instruction_handler|Add3~85 .lut_mask = 64'h000000FF00000F0F;
defparam \u_instruction_handler|Add3~85 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y5_N42
cyclonev_lcell_comb \u_instruction_handler|Add3~89 (
// Equation(s):
// \u_instruction_handler|Add3~89_sumout  = SUM(( \u_instruction_handler|img_data_lenght [9] ) + ( !\u_instruction_handler|img_data_counter [9] ) + ( \u_instruction_handler|Add3~86  ))
// \u_instruction_handler|Add3~90  = CARRY(( \u_instruction_handler|img_data_lenght [9] ) + ( !\u_instruction_handler|img_data_counter [9] ) + ( \u_instruction_handler|Add3~86  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_instruction_handler|img_data_lenght [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_instruction_handler|img_data_counter [9]),
	.datag(gnd),
	.cin(\u_instruction_handler|Add3~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_instruction_handler|Add3~89_sumout ),
	.cout(\u_instruction_handler|Add3~90 ),
	.shareout());
// synopsys translate_off
defparam \u_instruction_handler|Add3~89 .extended_lut = "off";
defparam \u_instruction_handler|Add3~89 .lut_mask = 64'h000000FF00000F0F;
defparam \u_instruction_handler|Add3~89 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y5_N18
cyclonev_lcell_comb \u_instruction_handler|img_reciver|Equal0~10 (
// Equation(s):
// \u_instruction_handler|img_reciver|Equal0~10_combout  = ( !\u_instruction_handler|Add3~93_sumout  & ( !\u_instruction_handler|Add3~85_sumout  & ( (!\u_instruction_handler|Add3~101_sumout  & (!\u_instruction_handler|Add3~97_sumout  & 
// (!\u_instruction_handler|Add3~89_sumout  & !\u_instruction_handler|Add3~65_sumout ))) ) ) )

	.dataa(!\u_instruction_handler|Add3~101_sumout ),
	.datab(!\u_instruction_handler|Add3~97_sumout ),
	.datac(!\u_instruction_handler|Add3~89_sumout ),
	.datad(!\u_instruction_handler|Add3~65_sumout ),
	.datae(!\u_instruction_handler|Add3~93_sumout ),
	.dataf(!\u_instruction_handler|Add3~85_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_instruction_handler|img_reciver|Equal0~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_instruction_handler|img_reciver|Equal0~10 .extended_lut = "off";
defparam \u_instruction_handler|img_reciver|Equal0~10 .lut_mask = 64'h8000000000000000;
defparam \u_instruction_handler|img_reciver|Equal0~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y4_N57
cyclonev_lcell_comb \u_instruction_handler|img_reciver|Equal0~11 (
// Equation(s):
// \u_instruction_handler|img_reciver|Equal0~11_combout  = ( !\u_instruction_handler|Add3~13_sumout  & ( \u_instruction_handler|img_reciver|Equal0~10_combout  & ( (!\u_instruction_handler|Add3~77_sumout  & (!\u_instruction_handler|Add3~69_sumout  & 
// (!\u_instruction_handler|Add3~73_sumout  & !\u_instruction_handler|Add3~81_sumout ))) ) ) )

	.dataa(!\u_instruction_handler|Add3~77_sumout ),
	.datab(!\u_instruction_handler|Add3~69_sumout ),
	.datac(!\u_instruction_handler|Add3~73_sumout ),
	.datad(!\u_instruction_handler|Add3~81_sumout ),
	.datae(!\u_instruction_handler|Add3~13_sumout ),
	.dataf(!\u_instruction_handler|img_reciver|Equal0~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_instruction_handler|img_reciver|Equal0~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_instruction_handler|img_reciver|Equal0~11 .extended_lut = "off";
defparam \u_instruction_handler|img_reciver|Equal0~11 .lut_mask = 64'h0000000080000000;
defparam \u_instruction_handler|img_reciver|Equal0~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y5_N51
cyclonev_lcell_comb \u_instruction_handler|img_data_counter~21 (
// Equation(s):
// \u_instruction_handler|img_data_counter~21_combout  = ( \auto_hub|instrumentatio
// n_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q  & ( (\u_instruction_handler|ir_in_prev~q  & 
// \u_instruction_handler|img_data_lenght [0]) ) ) # ( !\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q  
// & ( \u_instruction_handler|img_data_lenght [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_instruction_handler|ir_in_prev~q ),
	.datad(!\u_instruction_handler|img_data_lenght [0]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_instruction_handler|img_data_counter~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_instruction_handler|img_data_counter~21 .extended_lut = "off";
defparam \u_instruction_handler|img_data_counter~21 .lut_mask = 64'h00FF00FF000F000F;
defparam \u_instruction_handler|img_data_counter~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y5_N52
dffeas \u_instruction_handler|img_data_counter[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u_instruction_handler|img_data_counter~21_combout ),
	.asdata(vcc),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_instruction_handler|img_data_counter[0]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_instruction_handler|img_data_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_instruction_handler|img_data_counter[0] .is_wysiwyg = "true";
defparam \u_instruction_handler|img_data_counter[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y5_N12
cyclonev_lcell_comb \u_instruction_handler|Add3~130 (
// Equation(s):
// \u_instruction_handler|Add3~130_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\u_instruction_handler|Add3~130_cout ),
	.shareout());
// synopsys translate_off
defparam \u_instruction_handler|Add3~130 .extended_lut = "off";
defparam \u_instruction_handler|Add3~130 .lut_mask = 64'h000000000000FFFF;
defparam \u_instruction_handler|Add3~130 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y5_N15
cyclonev_lcell_comb \u_instruction_handler|Add3~125 (
// Equation(s):
// \u_instruction_handler|Add3~125_sumout  = SUM(( \u_instruction_handler|img_data_lenght [0] ) + ( !\u_instruction_handler|img_data_counter [0] ) + ( \u_instruction_handler|Add3~130_cout  ))
// \u_instruction_handler|Add3~126  = CARRY(( \u_instruction_handler|img_data_lenght [0] ) + ( !\u_instruction_handler|img_data_counter [0] ) + ( \u_instruction_handler|Add3~130_cout  ))

	.dataa(!\u_instruction_handler|img_data_counter [0]),
	.datab(gnd),
	.datac(!\u_instruction_handler|img_data_lenght [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_instruction_handler|Add3~130_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_instruction_handler|Add3~125_sumout ),
	.cout(\u_instruction_handler|Add3~126 ),
	.shareout());
// synopsys translate_off
defparam \u_instruction_handler|Add3~125 .extended_lut = "off";
defparam \u_instruction_handler|Add3~125 .lut_mask = 64'h0000555500000F0F;
defparam \u_instruction_handler|Add3~125 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y5_N18
cyclonev_lcell_comb \u_instruction_handler|Add3~121 (
// Equation(s):
// \u_instruction_handler|Add3~121_sumout  = SUM(( \u_instruction_handler|img_data_lenght [1] ) + ( !\u_instruction_handler|img_data_counter [1] ) + ( \u_instruction_handler|Add3~126  ))
// \u_instruction_handler|Add3~122  = CARRY(( \u_instruction_handler|img_data_lenght [1] ) + ( !\u_instruction_handler|img_data_counter [1] ) + ( \u_instruction_handler|Add3~126  ))

	.dataa(!\u_instruction_handler|img_data_lenght [1]),
	.datab(gnd),
	.datac(!\u_instruction_handler|img_data_counter [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_instruction_handler|Add3~126 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_instruction_handler|Add3~121_sumout ),
	.cout(\u_instruction_handler|Add3~122 ),
	.shareout());
// synopsys translate_off
defparam \u_instruction_handler|Add3~121 .extended_lut = "off";
defparam \u_instruction_handler|Add3~121 .lut_mask = 64'h00000F0F00005555;
defparam \u_instruction_handler|Add3~121 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y5_N21
cyclonev_lcell_comb \u_instruction_handler|Add3~57 (
// Equation(s):
// \u_instruction_handler|Add3~57_sumout  = SUM(( !\u_instruction_handler|img_data_counter [2] ) + ( \u_instruction_handler|img_data_lenght [2] ) + ( \u_instruction_handler|Add3~122  ))
// \u_instruction_handler|Add3~58  = CARRY(( !\u_instruction_handler|img_data_counter [2] ) + ( \u_instruction_handler|img_data_lenght [2] ) + ( \u_instruction_handler|Add3~122  ))

	.dataa(gnd),
	.datab(!\u_instruction_handler|img_data_counter [2]),
	.datac(!\u_instruction_handler|img_data_lenght [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_instruction_handler|Add3~122 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_instruction_handler|Add3~57_sumout ),
	.cout(\u_instruction_handler|Add3~58 ),
	.shareout());
// synopsys translate_off
defparam \u_instruction_handler|Add3~57 .extended_lut = "off";
defparam \u_instruction_handler|Add3~57 .lut_mask = 64'h0000F0F00000CCCC;
defparam \u_instruction_handler|Add3~57 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y5_N24
cyclonev_lcell_comb \u_instruction_handler|Add3~61 (
// Equation(s):
// \u_instruction_handler|Add3~61_sumout  = SUM(( !\u_instruction_handler|img_data_counter [3] ) + ( \u_instruction_handler|img_data_lenght [3] ) + ( \u_instruction_handler|Add3~58  ))
// \u_instruction_handler|Add3~62  = CARRY(( !\u_instruction_handler|img_data_counter [3] ) + ( \u_instruction_handler|img_data_lenght [3] ) + ( \u_instruction_handler|Add3~58  ))

	.dataa(gnd),
	.datab(!\u_instruction_handler|img_data_lenght [3]),
	.datac(!\u_instruction_handler|img_data_counter [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_instruction_handler|Add3~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_instruction_handler|Add3~61_sumout ),
	.cout(\u_instruction_handler|Add3~62 ),
	.shareout());
// synopsys translate_off
defparam \u_instruction_handler|Add3~61 .extended_lut = "off";
defparam \u_instruction_handler|Add3~61 .lut_mask = 64'h0000CCCC0000F0F0;
defparam \u_instruction_handler|Add3~61 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y5_N27
cyclonev_lcell_comb \u_instruction_handler|Add3~37 (
// Equation(s):
// \u_instruction_handler|Add3~37_sumout  = SUM(( !\u_instruction_handler|img_data_counter [4] ) + ( \u_instruction_handler|img_data_lenght [4] ) + ( \u_instruction_handler|Add3~62  ))
// \u_instruction_handler|Add3~38  = CARRY(( !\u_instruction_handler|img_data_counter [4] ) + ( \u_instruction_handler|img_data_lenght [4] ) + ( \u_instruction_handler|Add3~62  ))

	.dataa(!\u_instruction_handler|img_data_counter [4]),
	.datab(gnd),
	.datac(!\u_instruction_handler|img_data_lenght [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_instruction_handler|Add3~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_instruction_handler|Add3~37_sumout ),
	.cout(\u_instruction_handler|Add3~38 ),
	.shareout());
// synopsys translate_off
defparam \u_instruction_handler|Add3~37 .extended_lut = "off";
defparam \u_instruction_handler|Add3~37 .lut_mask = 64'h0000F0F00000AAAA;
defparam \u_instruction_handler|Add3~37 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y5_N30
cyclonev_lcell_comb \u_instruction_handler|Add3~41 (
// Equation(s):
// \u_instruction_handler|Add3~41_sumout  = SUM(( !\u_instruction_handler|img_data_counter [5] ) + ( \u_instruction_handler|img_data_lenght [5] ) + ( \u_instruction_handler|Add3~38  ))
// \u_instruction_handler|Add3~42  = CARRY(( !\u_instruction_handler|img_data_counter [5] ) + ( \u_instruction_handler|img_data_lenght [5] ) + ( \u_instruction_handler|Add3~38  ))

	.dataa(gnd),
	.datab(!\u_instruction_handler|img_data_lenght [5]),
	.datac(!\u_instruction_handler|img_data_counter [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_instruction_handler|Add3~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_instruction_handler|Add3~41_sumout ),
	.cout(\u_instruction_handler|Add3~42 ),
	.shareout());
// synopsys translate_off
defparam \u_instruction_handler|Add3~41 .extended_lut = "off";
defparam \u_instruction_handler|Add3~41 .lut_mask = 64'h0000CCCC0000F0F0;
defparam \u_instruction_handler|Add3~41 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y5_N33
cyclonev_lcell_comb \u_instruction_handler|Add3~45 (
// Equation(s):
// \u_instruction_handler|Add3~45_sumout  = SUM(( !\u_instruction_handler|img_data_counter [6] ) + ( \u_instruction_handler|img_data_lenght [6] ) + ( \u_instruction_handler|Add3~42  ))
// \u_instruction_handler|Add3~46  = CARRY(( !\u_instruction_handler|img_data_counter [6] ) + ( \u_instruction_handler|img_data_lenght [6] ) + ( \u_instruction_handler|Add3~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_instruction_handler|img_data_counter [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_instruction_handler|img_data_lenght [6]),
	.datag(gnd),
	.cin(\u_instruction_handler|Add3~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_instruction_handler|Add3~45_sumout ),
	.cout(\u_instruction_handler|Add3~46 ),
	.shareout());
// synopsys translate_off
defparam \u_instruction_handler|Add3~45 .extended_lut = "off";
defparam \u_instruction_handler|Add3~45 .lut_mask = 64'h0000FF000000F0F0;
defparam \u_instruction_handler|Add3~45 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y5_N36
cyclonev_lcell_comb \u_instruction_handler|Add3~49 (
// Equation(s):
// \u_instruction_handler|Add3~49_sumout  = SUM(( !\u_instruction_handler|img_data_counter [7] ) + ( \u_instruction_handler|img_data_lenght [7] ) + ( \u_instruction_handler|Add3~46  ))
// \u_instruction_handler|Add3~50  = CARRY(( !\u_instruction_handler|img_data_counter [7] ) + ( \u_instruction_handler|img_data_lenght [7] ) + ( \u_instruction_handler|Add3~46  ))

	.dataa(!\u_instruction_handler|img_data_counter [7]),
	.datab(gnd),
	.datac(!\u_instruction_handler|img_data_lenght [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_instruction_handler|Add3~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_instruction_handler|Add3~49_sumout ),
	.cout(\u_instruction_handler|Add3~50 ),
	.shareout());
// synopsys translate_off
defparam \u_instruction_handler|Add3~49 .extended_lut = "off";
defparam \u_instruction_handler|Add3~49 .lut_mask = 64'h0000F0F00000AAAA;
defparam \u_instruction_handler|Add3~49 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y4_N0
cyclonev_lcell_comb \u_instruction_handler|Add3~21 (
// Equation(s):
// \u_instruction_handler|Add3~21_sumout  = SUM(( !\u_instruction_handler|img_data_counter [15] ) + ( \u_instruction_handler|img_data_lenght [15] ) + ( \u_instruction_handler|Add3~18  ))
// \u_instruction_handler|Add3~22  = CARRY(( !\u_instruction_handler|img_data_counter [15] ) + ( \u_instruction_handler|img_data_lenght [15] ) + ( \u_instruction_handler|Add3~18  ))

	.dataa(!\u_instruction_handler|img_data_lenght [15]),
	.datab(gnd),
	.datac(!\u_instruction_handler|img_data_counter [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_instruction_handler|Add3~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_instruction_handler|Add3~21_sumout ),
	.cout(\u_instruction_handler|Add3~22 ),
	.shareout());
// synopsys translate_off
defparam \u_instruction_handler|Add3~21 .extended_lut = "off";
defparam \u_instruction_handler|Add3~21 .lut_mask = 64'h0000AAAA0000F0F0;
defparam \u_instruction_handler|Add3~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y5_N24
cyclonev_lcell_comb \u_instruction_handler|img_reciver|Equal0~7 (
// Equation(s):
// \u_instruction_handler|img_reciver|Equal0~7_combout  = ( !\u_instruction_handler|Add3~57_sumout  & ( !\u_instruction_handler|Add3~41_sumout  & ( (!\u_instruction_handler|Add3~61_sumout  & (!\u_instruction_handler|Add3~45_sumout  & 
// !\u_instruction_handler|Add3~37_sumout )) ) ) )

	.dataa(!\u_instruction_handler|Add3~61_sumout ),
	.datab(!\u_instruction_handler|Add3~45_sumout ),
	.datac(!\u_instruction_handler|Add3~37_sumout ),
	.datad(gnd),
	.datae(!\u_instruction_handler|Add3~57_sumout ),
	.dataf(!\u_instruction_handler|Add3~41_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_instruction_handler|img_reciver|Equal0~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_instruction_handler|img_reciver|Equal0~7 .extended_lut = "off";
defparam \u_instruction_handler|img_reciver|Equal0~7 .lut_mask = 64'h8080000000000000;
defparam \u_instruction_handler|img_reciver|Equal0~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y5_N54
cyclonev_lcell_comb \u_instruction_handler|img_reciver|Equal0~8 (
// Equation(s):
// \u_instruction_handler|img_reciver|Equal0~8_combout  = ( !\u_instruction_handler|Add3~21_sumout  & ( \u_instruction_handler|img_reciver|Equal0~7_combout  & ( (!\u_instruction_handler|Add3~49_sumout  & (!\u_instruction_handler|Add3~53_sumout  & 
// (!\u_instruction_handler|Add3~17_sumout  & !\u_instruction_handler|Add3~25_sumout ))) ) ) )

	.dataa(!\u_instruction_handler|Add3~49_sumout ),
	.datab(!\u_instruction_handler|Add3~53_sumout ),
	.datac(!\u_instruction_handler|Add3~17_sumout ),
	.datad(!\u_instruction_handler|Add3~25_sumout ),
	.datae(!\u_instruction_handler|Add3~21_sumout ),
	.dataf(!\u_instruction_handler|img_reciver|Equal0~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_instruction_handler|img_reciver|Equal0~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_instruction_handler|img_reciver|Equal0~8 .extended_lut = "off";
defparam \u_instruction_handler|img_reciver|Equal0~8 .lut_mask = 64'h0000000080000000;
defparam \u_instruction_handler|img_reciver|Equal0~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y5_N48
cyclonev_lcell_comb \u_instruction_handler|img_reciver|Equal0~9 (
// Equation(s):
// \u_instruction_handler|img_reciver|Equal0~9_combout  = ( !\u_instruction_handler|Add3~29_sumout  & ( !\u_instruction_handler|Add3~1_sumout  & ( (\u_instruction_handler|img_reciver|Equal0~8_combout  & (!\u_instruction_handler|Add3~5_sumout  & 
// (!\u_instruction_handler|Add3~33_sumout  & !\u_instruction_handler|Add3~9_sumout ))) ) ) )

	.dataa(!\u_instruction_handler|img_reciver|Equal0~8_combout ),
	.datab(!\u_instruction_handler|Add3~5_sumout ),
	.datac(!\u_instruction_handler|Add3~33_sumout ),
	.datad(!\u_instruction_handler|Add3~9_sumout ),
	.datae(!\u_instruction_handler|Add3~29_sumout ),
	.dataf(!\u_instruction_handler|Add3~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_instruction_handler|img_reciver|Equal0~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_instruction_handler|img_reciver|Equal0~9 .extended_lut = "off";
defparam \u_instruction_handler|img_reciver|Equal0~9 .lut_mask = 64'h4000000000000000;
defparam \u_instruction_handler|img_reciver|Equal0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y6_N6
cyclonev_lcell_comb \u_instruction_handler|img_reciver|Equal0~12 (
// Equation(s):
// \u_instruction_handler|img_reciver|Equal0~12_combout  = ( \u_instruction_handler|img_reciver|Equal0~11_combout  & ( \u_instruction_handler|img_reciver|Equal0~9_combout  & ( (!\u_instruction_handler|Add3~113_sumout  & 
// (!\u_instruction_handler|Add3~109_sumout  & (!\u_instruction_handler|Add3~117_sumout  & !\u_instruction_handler|Add3~105_sumout ))) ) ) )

	.dataa(!\u_instruction_handler|Add3~113_sumout ),
	.datab(!\u_instruction_handler|Add3~109_sumout ),
	.datac(!\u_instruction_handler|Add3~117_sumout ),
	.datad(!\u_instruction_handler|Add3~105_sumout ),
	.datae(!\u_instruction_handler|img_reciver|Equal0~11_combout ),
	.dataf(!\u_instruction_handler|img_reciver|Equal0~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_instruction_handler|img_reciver|Equal0~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_instruction_handler|img_reciver|Equal0~12 .extended_lut = "off";
defparam \u_instruction_handler|img_reciver|Equal0~12 .lut_mask = 64'h0000000000008000;
defparam \u_instruction_handler|img_reciver|Equal0~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y5_N42
cyclonev_lcell_comb \u_instruction_handler|img_data_counter[0]~20 (
// Equation(s):
// \u_instruction_handler|img_data_counter[0]~20_combout  = ( \u_instruction_handler|img_data_counter[2]~2_combout  & ( \u_instruction_handler|img_reciver|Equal0~12_combout  & ( !\u_instruction_handler|write_done~q  ) ) ) # ( 
// !\u_instruction_handler|img_data_counter[2]~2_combout  & ( \u_instruction_handler|img_reciver|Equal0~12_combout  & ( (\u_instruction_handler|write_delay_counter[1]~0_combout  & (\u_instruction_handler|debug_signal~0_combout  & 
// (\u_instruction_handler|always0~1_combout  & !\u_instruction_handler|write_done~q ))) ) ) ) # ( \u_instruction_handler|img_data_counter[2]~2_combout  & ( !\u_instruction_handler|img_reciver|Equal0~12_combout  & ( !\u_instruction_handler|write_done~q  ) ) 
// )

	.dataa(!\u_instruction_handler|write_delay_counter[1]~0_combout ),
	.datab(!\u_instruction_handler|debug_signal~0_combout ),
	.datac(!\u_instruction_handler|always0~1_combout ),
	.datad(!\u_instruction_handler|write_done~q ),
	.datae(!\u_instruction_handler|img_data_counter[2]~2_combout ),
	.dataf(!\u_instruction_handler|img_reciver|Equal0~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_instruction_handler|img_data_counter[0]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_instruction_handler|img_data_counter[0]~20 .extended_lut = "off";
defparam \u_instruction_handler|img_data_counter[0]~20 .lut_mask = 64'h0000FF000100FF00;
defparam \u_instruction_handler|img_data_counter[0]~20 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y4_N1
dffeas \u_instruction_handler|img_data_counter[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u_instruction_handler|img_data_counter~19_combout ),
	.asdata(vcc),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_instruction_handler|img_data_counter[0]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_instruction_handler|img_data_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_instruction_handler|img_data_counter[1] .is_wysiwyg = "true";
defparam \u_instruction_handler|img_data_counter[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y5_N9
cyclonev_lcell_comb \u_instruction_handler|img_reciver|LessThan1~19 (
// Equation(s):
// \u_instruction_handler|img_reciver|LessThan1~19_combout  = ( \u_instruction_handler|img_data_counter [0] & ( \u_instruction_handler|img_data_lenght [1] & ( !\u_instruction_handler|img_data_counter [1] ) ) ) # ( !\u_instruction_handler|img_data_counter [0] 
// & ( \u_instruction_handler|img_data_lenght [1] & ( (!\u_instruction_handler|img_data_counter [1]) # (\u_instruction_handler|img_data_lenght [0]) ) ) ) # ( !\u_instruction_handler|img_data_counter [0] & ( !\u_instruction_handler|img_data_lenght [1] & ( 
// (!\u_instruction_handler|img_data_counter [1] & \u_instruction_handler|img_data_lenght [0]) ) ) )

	.dataa(!\u_instruction_handler|img_data_counter [1]),
	.datab(gnd),
	.datac(!\u_instruction_handler|img_data_lenght [0]),
	.datad(gnd),
	.datae(!\u_instruction_handler|img_data_counter [0]),
	.dataf(!\u_instruction_handler|img_data_lenght [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_instruction_handler|img_reciver|LessThan1~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_instruction_handler|img_reciver|LessThan1~19 .extended_lut = "off";
defparam \u_instruction_handler|img_reciver|LessThan1~19 .lut_mask = 64'h0A0A0000AFAFAAAA;
defparam \u_instruction_handler|img_reciver|LessThan1~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y5_N54
cyclonev_lcell_comb \u_instruction_handler|img_reciver|LessThan1~20 (
// Equation(s):
// \u_instruction_handler|img_reciver|LessThan1~20_combout  = ( \u_instruction_handler|img_data_counter [3] & ( (\u_instruction_handler|img_data_lenght [3] & ((!\u_instruction_handler|img_reciver|LessThan1~19_combout  & 
// (!\u_instruction_handler|img_data_counter [2] & \u_instruction_handler|img_data_lenght [2])) # (\u_instruction_handler|img_reciver|LessThan1~19_combout  & ((!\u_instruction_handler|img_data_counter [2]) # (\u_instruction_handler|img_data_lenght [2]))))) ) 
// ) # ( !\u_instruction_handler|img_data_counter [3] & ( ((!\u_instruction_handler|img_reciver|LessThan1~19_combout  & (!\u_instruction_handler|img_data_counter [2] & \u_instruction_handler|img_data_lenght [2])) # 
// (\u_instruction_handler|img_reciver|LessThan1~19_combout  & ((!\u_instruction_handler|img_data_counter [2]) # (\u_instruction_handler|img_data_lenght [2])))) # (\u_instruction_handler|img_data_lenght [3]) ) )

	.dataa(!\u_instruction_handler|img_reciver|LessThan1~19_combout ),
	.datab(!\u_instruction_handler|img_data_counter [2]),
	.datac(!\u_instruction_handler|img_data_lenght [3]),
	.datad(!\u_instruction_handler|img_data_lenght [2]),
	.datae(gnd),
	.dataf(!\u_instruction_handler|img_data_counter [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_instruction_handler|img_reciver|LessThan1~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_instruction_handler|img_reciver|LessThan1~20 .extended_lut = "off";
defparam \u_instruction_handler|img_reciver|LessThan1~20 .lut_mask = 64'h4FDF4FDF040D040D;
defparam \u_instruction_handler|img_reciver|LessThan1~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y5_N57
cyclonev_lcell_comb \u_instruction_handler|img_reciver|LessThan1~18 (
// Equation(s):
// \u_instruction_handler|img_reciver|LessThan1~18_combout  = ( \u_instruction_handler|img_data_counter [6] & ( !\u_instruction_handler|img_data_lenght [6] ) ) # ( !\u_instruction_handler|img_data_counter [6] & ( \u_instruction_handler|img_data_lenght [6] ) 
// )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u_instruction_handler|img_data_lenght [6]),
	.datae(gnd),
	.dataf(!\u_instruction_handler|img_data_counter [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_instruction_handler|img_reciver|LessThan1~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_instruction_handler|img_reciver|LessThan1~18 .extended_lut = "off";
defparam \u_instruction_handler|img_reciver|LessThan1~18 .lut_mask = 64'h00FF00FFFF00FF00;
defparam \u_instruction_handler|img_reciver|LessThan1~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y5_N0
cyclonev_lcell_comb \u_instruction_handler|img_reciver|LessThan1~21 (
// Equation(s):
// \u_instruction_handler|img_reciver|LessThan1~21_combout  = ( !\u_instruction_handler|img_reciver|LessThan1~18_combout  & ( \u_instruction_handler|img_data_lenght [4] & ( (!\u_instruction_handler|img_data_lenght [5] & 
// (!\u_instruction_handler|img_data_counter [5] & ((!\u_instruction_handler|img_data_counter [4]) # (\u_instruction_handler|img_reciver|LessThan1~20_combout )))) # (\u_instruction_handler|img_data_lenght [5] & ((!\u_instruction_handler|img_data_counter [5]) 
// # ((!\u_instruction_handler|img_data_counter [4]) # (\u_instruction_handler|img_reciver|LessThan1~20_combout )))) ) ) ) # ( !\u_instruction_handler|img_reciver|LessThan1~18_combout  & ( !\u_instruction_handler|img_data_lenght [4] & ( 
// (!\u_instruction_handler|img_data_lenght [5] & (!\u_instruction_handler|img_data_counter [5] & (\u_instruction_handler|img_reciver|LessThan1~20_combout  & !\u_instruction_handler|img_data_counter [4]))) # (\u_instruction_handler|img_data_lenght [5] & 
// ((!\u_instruction_handler|img_data_counter [5]) # ((\u_instruction_handler|img_reciver|LessThan1~20_combout  & !\u_instruction_handler|img_data_counter [4])))) ) ) )

	.dataa(!\u_instruction_handler|img_data_lenght [5]),
	.datab(!\u_instruction_handler|img_data_counter [5]),
	.datac(!\u_instruction_handler|img_reciver|LessThan1~20_combout ),
	.datad(!\u_instruction_handler|img_data_counter [4]),
	.datae(!\u_instruction_handler|img_reciver|LessThan1~18_combout ),
	.dataf(!\u_instruction_handler|img_data_lenght [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_instruction_handler|img_reciver|LessThan1~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_instruction_handler|img_reciver|LessThan1~21 .extended_lut = "off";
defparam \u_instruction_handler|img_reciver|LessThan1~21 .lut_mask = 64'h4D440000DD4D0000;
defparam \u_instruction_handler|img_reciver|LessThan1~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y5_N30
cyclonev_lcell_comb \u_instruction_handler|img_reciver|LessThan1~22 (
// Equation(s):
// \u_instruction_handler|img_reciver|LessThan1~22_combout  = ( \u_instruction_handler|img_reciver|LessThan1~21_combout  & ( \u_instruction_handler|img_data_lenght [8] & ( (!\u_instruction_handler|img_data_lenght [7] & 
// (\u_instruction_handler|img_data_counter [7] & \u_instruction_handler|img_data_counter [8])) ) ) ) # ( !\u_instruction_handler|img_reciver|LessThan1~21_combout  & ( \u_instruction_handler|img_data_lenght [8] & ( (\u_instruction_handler|img_data_counter 
// [8] & ((!\u_instruction_handler|img_data_lenght [7] & ((!\u_instruction_handler|img_reciver|LessThan1~17_combout ) # (\u_instruction_handler|img_data_counter [7]))) # (\u_instruction_handler|img_data_lenght [7] & (\u_instruction_handler|img_data_counter 
// [7] & !\u_instruction_handler|img_reciver|LessThan1~17_combout )))) ) ) ) # ( \u_instruction_handler|img_reciver|LessThan1~21_combout  & ( !\u_instruction_handler|img_data_lenght [8] & ( ((!\u_instruction_handler|img_data_lenght [7] & 
// \u_instruction_handler|img_data_counter [7])) # (\u_instruction_handler|img_data_counter [8]) ) ) ) # ( !\u_instruction_handler|img_reciver|LessThan1~21_combout  & ( !\u_instruction_handler|img_data_lenght [8] & ( ((!\u_instruction_handler|img_data_lenght 
// [7] & ((!\u_instruction_handler|img_reciver|LessThan1~17_combout ) # (\u_instruction_handler|img_data_counter [7]))) # (\u_instruction_handler|img_data_lenght [7] & (\u_instruction_handler|img_data_counter [7] & 
// !\u_instruction_handler|img_reciver|LessThan1~17_combout ))) # (\u_instruction_handler|img_data_counter [8]) ) ) )

	.dataa(!\u_instruction_handler|img_data_lenght [7]),
	.datab(!\u_instruction_handler|img_data_counter [7]),
	.datac(!\u_instruction_handler|img_data_counter [8]),
	.datad(!\u_instruction_handler|img_reciver|LessThan1~17_combout ),
	.datae(!\u_instruction_handler|img_reciver|LessThan1~21_combout ),
	.dataf(!\u_instruction_handler|img_data_lenght [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_instruction_handler|img_reciver|LessThan1~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_instruction_handler|img_reciver|LessThan1~22 .extended_lut = "off";
defparam \u_instruction_handler|img_reciver|LessThan1~22 .lut_mask = 64'hBF2F2F2F0B020202;
defparam \u_instruction_handler|img_reciver|LessThan1~22 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y3_N51
cyclonev_lcell_comb \u_instruction_handler|img_reciver|LessThan1~16 (
// Equation(s):
// \u_instruction_handler|img_reciver|LessThan1~16_combout  = ( \u_instruction_handler|img_data_lenght [11] & ( !\u_instruction_handler|img_data_counter [11] ) ) # ( !\u_instruction_handler|img_data_lenght [11] & ( \u_instruction_handler|img_data_counter 
// [11] ) )

	.dataa(!\u_instruction_handler|img_data_counter [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_instruction_handler|img_data_lenght [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_instruction_handler|img_reciver|LessThan1~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_instruction_handler|img_reciver|LessThan1~16 .extended_lut = "off";
defparam \u_instruction_handler|img_reciver|LessThan1~16 .lut_mask = 64'h55555555AAAAAAAA;
defparam \u_instruction_handler|img_reciver|LessThan1~16 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y3_N30
cyclonev_lcell_comb \u_instruction_handler|img_reciver|LessThan1~23 (
// Equation(s):
// \u_instruction_handler|img_reciver|LessThan1~23_combout  = ( \u_instruction_handler|img_data_lenght [10] & ( !\u_instruction_handler|img_reciver|LessThan1~16_combout  & ( (!\u_instruction_handler|img_data_counter [10]) # 
// ((!\u_instruction_handler|img_data_lenght [9] & (!\u_instruction_handler|img_data_counter [9] & !\u_instruction_handler|img_reciver|LessThan1~22_combout )) # (\u_instruction_handler|img_data_lenght [9] & ((!\u_instruction_handler|img_data_counter [9]) # 
// (!\u_instruction_handler|img_reciver|LessThan1~22_combout )))) ) ) ) # ( !\u_instruction_handler|img_data_lenght [10] & ( !\u_instruction_handler|img_reciver|LessThan1~16_combout  & ( (!\u_instruction_handler|img_data_counter [10] & 
// ((!\u_instruction_handler|img_data_lenght [9] & (!\u_instruction_handler|img_data_counter [9] & !\u_instruction_handler|img_reciver|LessThan1~22_combout )) # (\u_instruction_handler|img_data_lenght [9] & ((!\u_instruction_handler|img_data_counter [9]) # 
// (!\u_instruction_handler|img_reciver|LessThan1~22_combout ))))) ) ) )

	.dataa(!\u_instruction_handler|img_data_lenght [9]),
	.datab(!\u_instruction_handler|img_data_counter [10]),
	.datac(!\u_instruction_handler|img_data_counter [9]),
	.datad(!\u_instruction_handler|img_reciver|LessThan1~22_combout ),
	.datae(!\u_instruction_handler|img_data_lenght [10]),
	.dataf(!\u_instruction_handler|img_reciver|LessThan1~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_instruction_handler|img_reciver|LessThan1~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_instruction_handler|img_reciver|LessThan1~23 .extended_lut = "off";
defparam \u_instruction_handler|img_reciver|LessThan1~23 .lut_mask = 64'hC440FDDC00000000;
defparam \u_instruction_handler|img_reciver|LessThan1~23 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y3_N24
cyclonev_lcell_comb \u_instruction_handler|img_reciver|LessThan1~24 (
// Equation(s):
// \u_instruction_handler|img_reciver|LessThan1~24_combout  = ( \u_instruction_handler|img_data_lenght [12] & ( \u_instruction_handler|img_reciver|LessThan1~23_combout  & ( (\u_instruction_handler|img_data_counter [13] & 
// !\u_instruction_handler|img_data_lenght [13]) ) ) ) # ( !\u_instruction_handler|img_data_lenght [12] & ( \u_instruction_handler|img_reciver|LessThan1~23_combout  & ( (!\u_instruction_handler|img_data_counter [12] & (\u_instruction_handler|img_data_counter 
// [13] & !\u_instruction_handler|img_data_lenght [13])) # (\u_instruction_handler|img_data_counter [12] & ((!\u_instruction_handler|img_data_lenght [13]) # (\u_instruction_handler|img_data_counter [13]))) ) ) ) # ( \u_instruction_handler|img_data_lenght 
// [12] & ( !\u_instruction_handler|img_reciver|LessThan1~23_combout  & ( (!\u_instruction_handler|img_data_counter [13] & (\u_instruction_handler|img_data_counter [12] & (!\u_instruction_handler|img_reciver|LessThan1~15_combout  & 
// !\u_instruction_handler|img_data_lenght [13]))) # (\u_instruction_handler|img_data_counter [13] & ((!\u_instruction_handler|img_data_lenght [13]) # ((\u_instruction_handler|img_data_counter [12] & !\u_instruction_handler|img_reciver|LessThan1~15_combout 
// )))) ) ) ) # ( !\u_instruction_handler|img_data_lenght [12] & ( !\u_instruction_handler|img_reciver|LessThan1~23_combout  & ( (!\u_instruction_handler|img_data_counter [13] & (!\u_instruction_handler|img_data_lenght [13] & 
// ((!\u_instruction_handler|img_reciver|LessThan1~15_combout ) # (\u_instruction_handler|img_data_counter [12])))) # (\u_instruction_handler|img_data_counter [13] & (((!\u_instruction_handler|img_reciver|LessThan1~15_combout ) # 
// (!\u_instruction_handler|img_data_lenght [13])) # (\u_instruction_handler|img_data_counter [12]))) ) ) )

	.dataa(!\u_instruction_handler|img_data_counter [12]),
	.datab(!\u_instruction_handler|img_data_counter [13]),
	.datac(!\u_instruction_handler|img_reciver|LessThan1~15_combout ),
	.datad(!\u_instruction_handler|img_data_lenght [13]),
	.datae(!\u_instruction_handler|img_data_lenght [12]),
	.dataf(!\u_instruction_handler|img_reciver|LessThan1~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_instruction_handler|img_reciver|LessThan1~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_instruction_handler|img_reciver|LessThan1~24 .extended_lut = "off";
defparam \u_instruction_handler|img_reciver|LessThan1~24 .lut_mask = 64'hF731731077113300;
defparam \u_instruction_handler|img_reciver|LessThan1~24 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y3_N57
cyclonev_lcell_comb \u_instruction_handler|img_reciver|LessThan1~14 (
// Equation(s):
// \u_instruction_handler|img_reciver|LessThan1~14_combout  = !\u_instruction_handler|img_data_lenght [16] $ (!\u_instruction_handler|img_data_counter [16])

	.dataa(!\u_instruction_handler|img_data_lenght [16]),
	.datab(!\u_instruction_handler|img_data_counter [16]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_instruction_handler|img_reciver|LessThan1~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_instruction_handler|img_reciver|LessThan1~14 .extended_lut = "off";
defparam \u_instruction_handler|img_reciver|LessThan1~14 .lut_mask = 64'h6666666666666666;
defparam \u_instruction_handler|img_reciver|LessThan1~14 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y3_N6
cyclonev_lcell_comb \u_instruction_handler|img_reciver|LessThan1~25 (
// Equation(s):
// \u_instruction_handler|img_reciver|LessThan1~25_combout  = ( \u_instruction_handler|img_data_lenght [15] & ( !\u_instruction_handler|img_reciver|LessThan1~14_combout  & ( (!\u_instruction_handler|img_data_counter [15]) # 
// ((!\u_instruction_handler|img_data_counter [14] & ((!\u_instruction_handler|img_reciver|LessThan1~24_combout ) # (\u_instruction_handler|img_data_lenght [14]))) # (\u_instruction_handler|img_data_counter [14] & 
// (!\u_instruction_handler|img_reciver|LessThan1~24_combout  & \u_instruction_handler|img_data_lenght [14]))) ) ) ) # ( !\u_instruction_handler|img_data_lenght [15] & ( !\u_instruction_handler|img_reciver|LessThan1~14_combout  & ( 
// (!\u_instruction_handler|img_data_counter [15] & ((!\u_instruction_handler|img_data_counter [14] & ((!\u_instruction_handler|img_reciver|LessThan1~24_combout ) # (\u_instruction_handler|img_data_lenght [14]))) # (\u_instruction_handler|img_data_counter 
// [14] & (!\u_instruction_handler|img_reciver|LessThan1~24_combout  & \u_instruction_handler|img_data_lenght [14])))) ) ) )

	.dataa(!\u_instruction_handler|img_data_counter [14]),
	.datab(!\u_instruction_handler|img_data_counter [15]),
	.datac(!\u_instruction_handler|img_reciver|LessThan1~24_combout ),
	.datad(!\u_instruction_handler|img_data_lenght [14]),
	.datae(!\u_instruction_handler|img_data_lenght [15]),
	.dataf(!\u_instruction_handler|img_reciver|LessThan1~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_instruction_handler|img_reciver|LessThan1~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_instruction_handler|img_reciver|LessThan1~25 .extended_lut = "off";
defparam \u_instruction_handler|img_reciver|LessThan1~25 .lut_mask = 64'h80C8ECFE00000000;
defparam \u_instruction_handler|img_reciver|LessThan1~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y3_N2
dffeas \u_instruction_handler|reciving_img_data (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u_instruction_handler|reciving_img_data~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_instruction_handler|reciving_img_data~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_instruction_handler|reciving_img_data .is_wysiwyg = "true";
defparam \u_instruction_handler|reciving_img_data .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y3_N0
cyclonev_lcell_comb \u_instruction_handler|reciving_img_data~0 (
// Equation(s):
// \u_instruction_handler|reciving_img_data~0_combout  = ( !\u_instruction_handler|reciving_img_data~q  & ( (\u_instruction_handler|waiting_command~q  & (!\u_instruction_handler|write_done~q  & (!\u_instruction_handler|ir_in_prev~q  & 
// (\u_instruction_handler|config_received~q  & \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q )))) ) ) 
// # ( \u_instruction_handler|reciving_img_data~q  & ( ((!\u_instruction_handler|write_done~q ) # ((!\u_instruction_handler|Equal0~7_combout ))) ) )

	.dataa(!\u_instruction_handler|waiting_command~q ),
	.datab(!\u_instruction_handler|write_done~q ),
	.datac(!\u_instruction_handler|Equal0~7_combout ),
	.datad(!\u_instruction_handler|config_received~q ),
	.datae(!\u_instruction_handler|reciving_img_data~q ),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.datag(!\u_instruction_handler|ir_in_prev~q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_instruction_handler|reciving_img_data~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_instruction_handler|reciving_img_data~0 .extended_lut = "on";
defparam \u_instruction_handler|reciving_img_data~0 .lut_mask = 64'h0000FCFC0040FCFC;
defparam \u_instruction_handler|reciving_img_data~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y3_N1
dffeas \u_instruction_handler|reciving_img_data~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u_instruction_handler|reciving_img_data~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_instruction_handler|reciving_img_data~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_instruction_handler|reciving_img_data~DUPLICATE .is_wysiwyg = "true";
defparam \u_instruction_handler|reciving_img_data~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y4_N42
cyclonev_lcell_comb \u_instruction_handler|img_reciver|always2~1 (
// Equation(s):
// \u_instruction_handler|img_reciver|always2~1_combout  = ( !\u_instruction_handler|img_data_counter [25] & ( (!\u_instruction_handler|img_data_counter [23] & (!\u_instruction_handler|img_data_counter [21] & (!\u_instruction_handler|img_data_counter [24] & 
// !\u_instruction_handler|img_data_counter [22]))) ) )

	.dataa(!\u_instruction_handler|img_data_counter [23]),
	.datab(!\u_instruction_handler|img_data_counter [21]),
	.datac(!\u_instruction_handler|img_data_counter [24]),
	.datad(!\u_instruction_handler|img_data_counter [22]),
	.datae(gnd),
	.dataf(!\u_instruction_handler|img_data_counter [25]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_instruction_handler|img_reciver|always2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_instruction_handler|img_reciver|always2~1 .extended_lut = "off";
defparam \u_instruction_handler|img_reciver|always2~1 .lut_mask = 64'h8000800000000000;
defparam \u_instruction_handler|img_reciver|always2~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y4_N48
cyclonev_lcell_comb \u_instruction_handler|img_reciver|always2~0 (
// Equation(s):
// \u_instruction_handler|img_reciver|always2~0_combout  = ( !\u_instruction_handler|img_data_counter [30] & ( (!\u_instruction_handler|img_data_counter [28] & (!\u_instruction_handler|img_data_counter [29] & (!\u_instruction_handler|img_data_counter [27] & 
// !\u_instruction_handler|img_data_counter [31]))) ) )

	.dataa(!\u_instruction_handler|img_data_counter [28]),
	.datab(!\u_instruction_handler|img_data_counter [29]),
	.datac(!\u_instruction_handler|img_data_counter [27]),
	.datad(!\u_instruction_handler|img_data_counter [31]),
	.datae(gnd),
	.dataf(!\u_instruction_handler|img_data_counter [30]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_instruction_handler|img_reciver|always2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_instruction_handler|img_reciver|always2~0 .extended_lut = "off";
defparam \u_instruction_handler|img_reciver|always2~0 .lut_mask = 64'h8000800000000000;
defparam \u_instruction_handler|img_reciver|always2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y4_N36
cyclonev_lcell_comb \u_instruction_handler|img_reciver|always2~2 (
// Equation(s):
// \u_instruction_handler|img_reciver|always2~2_combout  = ( !\u_instruction_handler|img_data_counter [18] & ( \u_instruction_handler|img_reciver|always2~0_combout  & ( (!\u_instruction_handler|img_data_counter [20] & 
// (\u_instruction_handler|img_reciver|always2~1_combout  & (!\u_instruction_handler|img_data_counter [19] & !\u_instruction_handler|img_data_counter [26]))) ) ) )

	.dataa(!\u_instruction_handler|img_data_counter [20]),
	.datab(!\u_instruction_handler|img_reciver|always2~1_combout ),
	.datac(!\u_instruction_handler|img_data_counter [19]),
	.datad(!\u_instruction_handler|img_data_counter [26]),
	.datae(!\u_instruction_handler|img_data_counter [18]),
	.dataf(!\u_instruction_handler|img_reciver|always2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_instruction_handler|img_reciver|always2~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_instruction_handler|img_reciver|always2~2 .extended_lut = "off";
defparam \u_instruction_handler|img_reciver|always2~2 .lut_mask = 64'h0000000020000000;
defparam \u_instruction_handler|img_reciver|always2~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y5_N6
cyclonev_lcell_comb \u_instruction_handler|debug_signal~0 (
// Equation(s):
// \u_instruction_handler|debug_signal~0_combout  = ( \u_instruction_handler|reciving_img_data~DUPLICATE_q  & ( \u_instruction_handler|img_reciver|always2~2_combout  & ( (!\u_instruction_handler|img_data_lenght [17] & 
// (!\u_instruction_handler|img_data_counter [17] & ((\u_instruction_handler|img_reciver|LessThan1~25_combout ) # (\u_instruction_handler|img_reciver|LessThan1~13_combout )))) # (\u_instruction_handler|img_data_lenght [17] & 
// (((!\u_instruction_handler|img_data_counter [17]) # (\u_instruction_handler|img_reciver|LessThan1~25_combout )) # (\u_instruction_handler|img_reciver|LessThan1~13_combout ))) ) ) )

	.dataa(!\u_instruction_handler|img_data_lenght [17]),
	.datab(!\u_instruction_handler|img_reciver|LessThan1~13_combout ),
	.datac(!\u_instruction_handler|img_reciver|LessThan1~25_combout ),
	.datad(!\u_instruction_handler|img_data_counter [17]),
	.datae(!\u_instruction_handler|reciving_img_data~DUPLICATE_q ),
	.dataf(!\u_instruction_handler|img_reciver|always2~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_instruction_handler|debug_signal~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_instruction_handler|debug_signal~0 .extended_lut = "off";
defparam \u_instruction_handler|debug_signal~0 .lut_mask = 64'h0000000000007F15;
defparam \u_instruction_handler|debug_signal~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y3_N6
cyclonev_lcell_comb \u_instruction_handler|i_write_enable~1 (
// Equation(s):
// \u_instruction_handler|i_write_enable~1_combout  = ( \u_instruction_handler|waiting_command~q  & ( (\u_instruction_handler|i_write_enable~q  & !\u_instruction_handler|reciving_img_data~DUPLICATE_q ) ) ) # ( !\u_instruction_handler|waiting_command~q  & ( 
// \u_instruction_handler|i_write_enable~q  ) )

	.dataa(gnd),
	.datab(!\u_instruction_handler|i_write_enable~q ),
	.datac(gnd),
	.datad(!\u_instruction_handler|reciving_img_data~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\u_instruction_handler|waiting_command~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_instruction_handler|i_write_enable~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_instruction_handler|i_write_enable~1 .extended_lut = "off";
defparam \u_instruction_handler|i_write_enable~1 .lut_mask = 64'h3333333333003300;
defparam \u_instruction_handler|i_write_enable~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y3_N15
cyclonev_lcell_comb \u_instruction_handler|i_write_enable~2 (
// Equation(s):
// \u_instruction_handler|i_write_enable~2_combout  = ( \u_instruction_handler|img_width[5]~0_combout  & ( \u_instruction_handler|i_write_enable~1_combout  ) ) # ( !\u_instruction_handler|img_width[5]~0_combout  & ( 
// \u_instruction_handler|i_write_enable~1_combout  & ( \u_instruction_handler|i_write_enable~0_combout  ) ) ) # ( \u_instruction_handler|img_width[5]~0_combout  & ( !\u_instruction_handler|i_write_enable~1_combout  & ( 
// ((\u_instruction_handler|waiting_command~q  & ((\u_instruction_handler|debug_signal~0_combout ) # (\u_instruction_handler|config_received~q )))) # (\u_instruction_handler|i_write_enable~0_combout ) ) ) ) # ( !\u_instruction_handler|img_width[5]~0_combout  
// & ( !\u_instruction_handler|i_write_enable~1_combout  & ( \u_instruction_handler|i_write_enable~0_combout  ) ) )

	.dataa(!\u_instruction_handler|config_received~q ),
	.datab(!\u_instruction_handler|waiting_command~q ),
	.datac(!\u_instruction_handler|i_write_enable~0_combout ),
	.datad(!\u_instruction_handler|debug_signal~0_combout ),
	.datae(!\u_instruction_handler|img_width[5]~0_combout ),
	.dataf(!\u_instruction_handler|i_write_enable~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_instruction_handler|i_write_enable~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_instruction_handler|i_write_enable~2 .extended_lut = "off";
defparam \u_instruction_handler|i_write_enable~2 .lut_mask = 64'h0F0F1F3F0F0FFFFF;
defparam \u_instruction_handler|i_write_enable~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y3_N16
dffeas \u_instruction_handler|i_write_enable (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u_instruction_handler|i_write_enable~2_combout ),
	.asdata(vcc),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_instruction_handler|i_write_enable~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_instruction_handler|i_write_enable .is_wysiwyg = "true";
defparam \u_instruction_handler|i_write_enable .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y5_N27
cyclonev_lcell_comb \u_instruction_handler|write_delay_counter[1]~0 (
// Equation(s):
// \u_instruction_handler|write_delay_counter[1]~0_combout  = ( \auto_hub|instrumen
// tation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q  & ( (!\u_instruction_handler|i_write_enable~q  & 
// \u_instruction_handler|ir_in_prev~q ) ) ) # ( !\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q  & ( 
// !\u_instruction_handler|i_write_enable~q  ) )

	.dataa(gnd),
	.datab(!\u_instruction_handler|i_write_enable~q ),
	.datac(!\u_instruction_handler|ir_in_prev~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_instruction_handler|write_delay_counter[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_instruction_handler|write_delay_counter[1]~0 .extended_lut = "off";
defparam \u_instruction_handler|write_delay_counter[1]~0 .lut_mask = 64'hCCCCCCCC0C0C0C0C;
defparam \u_instruction_handler|write_delay_counter[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y5_N48
cyclonev_lcell_comb \u_instruction_handler|img_data_counter[2]~3 (
// Equation(s):
// \u_instruction_handler|img_data_counter[2]~3_combout  = ( \u_instruction_handler|img_data_counter[2]~2_combout  & ( !\u_instruction_handler|write_done~q  ) ) # ( !\u_instruction_handler|img_data_counter[2]~2_combout  & ( 
// (\u_instruction_handler|write_delay_counter[1]~0_combout  & (\u_instruction_handler|debug_signal~0_combout  & (\u_instruction_handler|always0~1_combout  & !\u_instruction_handler|write_done~q ))) ) )

	.dataa(!\u_instruction_handler|write_delay_counter[1]~0_combout ),
	.datab(!\u_instruction_handler|debug_signal~0_combout ),
	.datac(!\u_instruction_handler|always0~1_combout ),
	.datad(!\u_instruction_handler|write_done~q ),
	.datae(gnd),
	.dataf(!\u_instruction_handler|img_data_counter[2]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_instruction_handler|img_data_counter[2]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_instruction_handler|img_data_counter[2]~3 .extended_lut = "off";
defparam \u_instruction_handler|img_data_counter[2]~3 .lut_mask = 64'h01000100FF00FF00;
defparam \u_instruction_handler|img_data_counter[2]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y5_N46
dffeas \u_instruction_handler|img_data_counter[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u_instruction_handler|img_data_counter~18_combout ),
	.asdata(vcc),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u_instruction_handler|always0~0_combout ),
	.sload(gnd),
	.ena(\u_instruction_handler|img_data_counter[2]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_instruction_handler|img_data_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_instruction_handler|img_data_counter[2] .is_wysiwyg = "true";
defparam \u_instruction_handler|img_data_counter[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y5_N3
cyclonev_lcell_comb \u_instruction_handler|Add2~57 (
// Equation(s):
// \u_instruction_handler|Add2~57_sumout  = SUM(( \u_instruction_handler|img_data_counter [3] ) + ( GND ) + ( \u_instruction_handler|Add2~62  ))
// \u_instruction_handler|Add2~58  = CARRY(( \u_instruction_handler|img_data_counter [3] ) + ( GND ) + ( \u_instruction_handler|Add2~62  ))

	.dataa(!\u_instruction_handler|img_data_counter [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_instruction_handler|Add2~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_instruction_handler|Add2~57_sumout ),
	.cout(\u_instruction_handler|Add2~58 ),
	.shareout());
// synopsys translate_off
defparam \u_instruction_handler|Add2~57 .extended_lut = "off";
defparam \u_instruction_handler|Add2~57 .lut_mask = 64'h0000FFFF00005555;
defparam \u_instruction_handler|Add2~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y5_N42
cyclonev_lcell_comb \u_instruction_handler|img_data_counter~17 (
// Equation(s):
// \u_instruction_handler|img_data_counter~17_combout  = (!\u_instruction_handler|img_reciver|Equal0~6_combout  & (((\u_instruction_handler|Add2~57_sumout )))) # (\u_instruction_handler|img_reciver|Equal0~6_combout  & 
// ((!\u_instruction_handler|img_reciver|Equal0~5_combout  & ((\u_instruction_handler|Add2~57_sumout ))) # (\u_instruction_handler|img_reciver|Equal0~5_combout  & (\u_instruction_handler|img_data_lenght [3]))))

	.dataa(!\u_instruction_handler|img_reciver|Equal0~6_combout ),
	.datab(!\u_instruction_handler|img_reciver|Equal0~5_combout ),
	.datac(!\u_instruction_handler|img_data_lenght [3]),
	.datad(!\u_instruction_handler|Add2~57_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_instruction_handler|img_data_counter~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_instruction_handler|img_data_counter~17 .extended_lut = "off";
defparam \u_instruction_handler|img_data_counter~17 .lut_mask = 64'h01EF01EF01EF01EF;
defparam \u_instruction_handler|img_data_counter~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y5_N43
dffeas \u_instruction_handler|img_data_counter[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u_instruction_handler|img_data_counter~17_combout ),
	.asdata(vcc),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u_instruction_handler|always0~0_combout ),
	.sload(gnd),
	.ena(\u_instruction_handler|img_data_counter[2]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_instruction_handler|img_data_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u_instruction_handler|img_data_counter[3] .is_wysiwyg = "true";
defparam \u_instruction_handler|img_data_counter[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y5_N6
cyclonev_lcell_comb \u_instruction_handler|Add2~53 (
// Equation(s):
// \u_instruction_handler|Add2~53_sumout  = SUM(( \u_instruction_handler|img_data_counter [4] ) + ( GND ) + ( \u_instruction_handler|Add2~58  ))
// \u_instruction_handler|Add2~54  = CARRY(( \u_instruction_handler|img_data_counter [4] ) + ( GND ) + ( \u_instruction_handler|Add2~58  ))

	.dataa(gnd),
	.datab(!\u_instruction_handler|img_data_counter [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_instruction_handler|Add2~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_instruction_handler|Add2~53_sumout ),
	.cout(\u_instruction_handler|Add2~54 ),
	.shareout());
// synopsys translate_off
defparam \u_instruction_handler|Add2~53 .extended_lut = "off";
defparam \u_instruction_handler|Add2~53 .lut_mask = 64'h0000FFFF00003333;
defparam \u_instruction_handler|Add2~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y5_N36
cyclonev_lcell_comb \u_instruction_handler|img_data_counter~16 (
// Equation(s):
// \u_instruction_handler|img_data_counter~16_combout  = ( \u_instruction_handler|img_data_lenght [4] & ( ((\u_instruction_handler|img_reciver|Equal0~5_combout  & \u_instruction_handler|img_reciver|Equal0~6_combout )) # (\u_instruction_handler|Add2~53_sumout 
// ) ) ) # ( !\u_instruction_handler|img_data_lenght [4] & ( (\u_instruction_handler|Add2~53_sumout  & ((!\u_instruction_handler|img_reciver|Equal0~5_combout ) # (!\u_instruction_handler|img_reciver|Equal0~6_combout ))) ) )

	.dataa(gnd),
	.datab(!\u_instruction_handler|img_reciver|Equal0~5_combout ),
	.datac(!\u_instruction_handler|img_reciver|Equal0~6_combout ),
	.datad(!\u_instruction_handler|Add2~53_sumout ),
	.datae(gnd),
	.dataf(!\u_instruction_handler|img_data_lenght [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_instruction_handler|img_data_counter~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_instruction_handler|img_data_counter~16 .extended_lut = "off";
defparam \u_instruction_handler|img_data_counter~16 .lut_mask = 64'h00FC00FC03FF03FF;
defparam \u_instruction_handler|img_data_counter~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y5_N37
dffeas \u_instruction_handler|img_data_counter[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u_instruction_handler|img_data_counter~16_combout ),
	.asdata(vcc),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u_instruction_handler|always0~0_combout ),
	.sload(gnd),
	.ena(\u_instruction_handler|img_data_counter[2]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_instruction_handler|img_data_counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u_instruction_handler|img_data_counter[4] .is_wysiwyg = "true";
defparam \u_instruction_handler|img_data_counter[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y5_N9
cyclonev_lcell_comb \u_instruction_handler|Add2~49 (
// Equation(s):
// \u_instruction_handler|Add2~49_sumout  = SUM(( \u_instruction_handler|img_data_counter [5] ) + ( GND ) + ( \u_instruction_handler|Add2~54  ))
// \u_instruction_handler|Add2~50  = CARRY(( \u_instruction_handler|img_data_counter [5] ) + ( GND ) + ( \u_instruction_handler|Add2~54  ))

	.dataa(!\u_instruction_handler|img_data_counter [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_instruction_handler|Add2~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_instruction_handler|Add2~49_sumout ),
	.cout(\u_instruction_handler|Add2~50 ),
	.shareout());
// synopsys translate_off
defparam \u_instruction_handler|Add2~49 .extended_lut = "off";
defparam \u_instruction_handler|Add2~49 .lut_mask = 64'h0000FFFF00005555;
defparam \u_instruction_handler|Add2~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y5_N9
cyclonev_lcell_comb \u_instruction_handler|img_data_counter~15 (
// Equation(s):
// \u_instruction_handler|img_data_counter~15_combout  = ( \u_instruction_handler|Add2~49_sumout  & ( (!\u_instruction_handler|img_reciver|Equal0~6_combout ) # ((!\u_instruction_handler|img_reciver|Equal0~5_combout ) # (\u_instruction_handler|img_data_lenght 
// [5])) ) ) # ( !\u_instruction_handler|Add2~49_sumout  & ( (\u_instruction_handler|img_reciver|Equal0~6_combout  & (\u_instruction_handler|img_reciver|Equal0~5_combout  & \u_instruction_handler|img_data_lenght [5])) ) )

	.dataa(!\u_instruction_handler|img_reciver|Equal0~6_combout ),
	.datab(!\u_instruction_handler|img_reciver|Equal0~5_combout ),
	.datac(gnd),
	.datad(!\u_instruction_handler|img_data_lenght [5]),
	.datae(gnd),
	.dataf(!\u_instruction_handler|Add2~49_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_instruction_handler|img_data_counter~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_instruction_handler|img_data_counter~15 .extended_lut = "off";
defparam \u_instruction_handler|img_data_counter~15 .lut_mask = 64'h00110011EEFFEEFF;
defparam \u_instruction_handler|img_data_counter~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y5_N11
dffeas \u_instruction_handler|img_data_counter[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u_instruction_handler|img_data_counter~15_combout ),
	.asdata(vcc),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u_instruction_handler|always0~0_combout ),
	.sload(gnd),
	.ena(\u_instruction_handler|img_data_counter[2]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_instruction_handler|img_data_counter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u_instruction_handler|img_data_counter[5] .is_wysiwyg = "true";
defparam \u_instruction_handler|img_data_counter[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y5_N12
cyclonev_lcell_comb \u_instruction_handler|Add2~45 (
// Equation(s):
// \u_instruction_handler|Add2~45_sumout  = SUM(( \u_instruction_handler|img_data_counter [6] ) + ( GND ) + ( \u_instruction_handler|Add2~50  ))
// \u_instruction_handler|Add2~46  = CARRY(( \u_instruction_handler|img_data_counter [6] ) + ( GND ) + ( \u_instruction_handler|Add2~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_instruction_handler|img_data_counter [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_instruction_handler|Add2~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_instruction_handler|Add2~45_sumout ),
	.cout(\u_instruction_handler|Add2~46 ),
	.shareout());
// synopsys translate_off
defparam \u_instruction_handler|Add2~45 .extended_lut = "off";
defparam \u_instruction_handler|Add2~45 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u_instruction_handler|Add2~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y5_N6
cyclonev_lcell_comb \u_instruction_handler|img_data_counter~14 (
// Equation(s):
// \u_instruction_handler|img_data_counter~14_combout  = (!\u_instruction_handler|img_reciver|Equal0~6_combout  & (((\u_instruction_handler|Add2~45_sumout )))) # (\u_instruction_handler|img_reciver|Equal0~6_combout  & 
// ((!\u_instruction_handler|img_reciver|Equal0~5_combout  & (\u_instruction_handler|Add2~45_sumout )) # (\u_instruction_handler|img_reciver|Equal0~5_combout  & ((\u_instruction_handler|img_data_lenght [6])))))

	.dataa(!\u_instruction_handler|img_reciver|Equal0~6_combout ),
	.datab(!\u_instruction_handler|img_reciver|Equal0~5_combout ),
	.datac(!\u_instruction_handler|Add2~45_sumout ),
	.datad(!\u_instruction_handler|img_data_lenght [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_instruction_handler|img_data_counter~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_instruction_handler|img_data_counter~14 .extended_lut = "off";
defparam \u_instruction_handler|img_data_counter~14 .lut_mask = 64'h0E1F0E1F0E1F0E1F;
defparam \u_instruction_handler|img_data_counter~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y5_N7
dffeas \u_instruction_handler|img_data_counter[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u_instruction_handler|img_data_counter~14_combout ),
	.asdata(vcc),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u_instruction_handler|always0~0_combout ),
	.sload(gnd),
	.ena(\u_instruction_handler|img_data_counter[2]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_instruction_handler|img_data_counter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u_instruction_handler|img_data_counter[6] .is_wysiwyg = "true";
defparam \u_instruction_handler|img_data_counter[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y5_N15
cyclonev_lcell_comb \u_instruction_handler|Add2~41 (
// Equation(s):
// \u_instruction_handler|Add2~41_sumout  = SUM(( \u_instruction_handler|img_data_counter [7] ) + ( GND ) + ( \u_instruction_handler|Add2~46  ))
// \u_instruction_handler|Add2~42  = CARRY(( \u_instruction_handler|img_data_counter [7] ) + ( GND ) + ( \u_instruction_handler|Add2~46  ))

	.dataa(!\u_instruction_handler|img_data_counter [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_instruction_handler|Add2~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_instruction_handler|Add2~41_sumout ),
	.cout(\u_instruction_handler|Add2~42 ),
	.shareout());
// synopsys translate_off
defparam \u_instruction_handler|Add2~41 .extended_lut = "off";
defparam \u_instruction_handler|Add2~41 .lut_mask = 64'h0000FFFF00005555;
defparam \u_instruction_handler|Add2~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y5_N12
cyclonev_lcell_comb \u_instruction_handler|img_data_counter~13 (
// Equation(s):
// \u_instruction_handler|img_data_counter~13_combout  = ( \u_instruction_handler|img_data_lenght [7] & ( ((\u_instruction_handler|img_reciver|Equal0~5_combout  & \u_instruction_handler|img_reciver|Equal0~6_combout )) # (\u_instruction_handler|Add2~41_sumout 
// ) ) ) # ( !\u_instruction_handler|img_data_lenght [7] & ( (\u_instruction_handler|Add2~41_sumout  & ((!\u_instruction_handler|img_reciver|Equal0~5_combout ) # (!\u_instruction_handler|img_reciver|Equal0~6_combout ))) ) )

	.dataa(gnd),
	.datab(!\u_instruction_handler|img_reciver|Equal0~5_combout ),
	.datac(!\u_instruction_handler|img_reciver|Equal0~6_combout ),
	.datad(!\u_instruction_handler|Add2~41_sumout ),
	.datae(gnd),
	.dataf(!\u_instruction_handler|img_data_lenght [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_instruction_handler|img_data_counter~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_instruction_handler|img_data_counter~13 .extended_lut = "off";
defparam \u_instruction_handler|img_data_counter~13 .lut_mask = 64'h00FC00FC03FF03FF;
defparam \u_instruction_handler|img_data_counter~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y5_N13
dffeas \u_instruction_handler|img_data_counter[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u_instruction_handler|img_data_counter~13_combout ),
	.asdata(vcc),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u_instruction_handler|always0~0_combout ),
	.sload(gnd),
	.ena(\u_instruction_handler|img_data_counter[2]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_instruction_handler|img_data_counter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u_instruction_handler|img_data_counter[7] .is_wysiwyg = "true";
defparam \u_instruction_handler|img_data_counter[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y5_N0
cyclonev_lcell_comb \u_instruction_handler|Add4~126 (
// Equation(s):
// \u_instruction_handler|Add4~126_cout  = CARRY(( \u_instruction_handler|Add3~125_sumout  ) + ( \u_instruction_handler|img_data_counter [0] ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\u_instruction_handler|Add3~125_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_instruction_handler|img_data_counter [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\u_instruction_handler|Add4~126_cout ),
	.shareout());
// synopsys translate_off
defparam \u_instruction_handler|Add4~126 .extended_lut = "off";
defparam \u_instruction_handler|Add4~126 .lut_mask = 64'h0000FF0000003333;
defparam \u_instruction_handler|Add4~126 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y5_N3
cyclonev_lcell_comb \u_instruction_handler|Add4~122 (
// Equation(s):
// \u_instruction_handler|Add4~122_cout  = CARRY(( \u_instruction_handler|Add3~121_sumout  ) + ( \u_instruction_handler|img_data_counter [1] ) + ( \u_instruction_handler|Add4~126_cout  ))

	.dataa(!\u_instruction_handler|img_data_counter [1]),
	.datab(gnd),
	.datac(!\u_instruction_handler|Add3~121_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_instruction_handler|Add4~126_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\u_instruction_handler|Add4~122_cout ),
	.shareout());
// synopsys translate_off
defparam \u_instruction_handler|Add4~122 .extended_lut = "off";
defparam \u_instruction_handler|Add4~122 .lut_mask = 64'h0000AAAA00000F0F;
defparam \u_instruction_handler|Add4~122 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y5_N6
cyclonev_lcell_comb \u_instruction_handler|Add4~118 (
// Equation(s):
// \u_instruction_handler|Add4~118_cout  = CARRY(( \u_instruction_handler|img_data_counter [2] ) + ( \u_instruction_handler|Add3~57_sumout  ) + ( \u_instruction_handler|Add4~122_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_instruction_handler|Add3~57_sumout ),
	.datad(!\u_instruction_handler|img_data_counter [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_instruction_handler|Add4~122_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\u_instruction_handler|Add4~118_cout ),
	.shareout());
// synopsys translate_off
defparam \u_instruction_handler|Add4~118 .extended_lut = "off";
defparam \u_instruction_handler|Add4~118 .lut_mask = 64'h0000F0F0000000FF;
defparam \u_instruction_handler|Add4~118 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y5_N9
cyclonev_lcell_comb \u_instruction_handler|Add4~114 (
// Equation(s):
// \u_instruction_handler|Add4~114_cout  = CARRY(( \u_instruction_handler|Add3~61_sumout  ) + ( \u_instruction_handler|img_data_counter [3] ) + ( \u_instruction_handler|Add4~118_cout  ))

	.dataa(!\u_instruction_handler|img_data_counter [3]),
	.datab(gnd),
	.datac(!\u_instruction_handler|Add3~61_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_instruction_handler|Add4~118_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\u_instruction_handler|Add4~114_cout ),
	.shareout());
// synopsys translate_off
defparam \u_instruction_handler|Add4~114 .extended_lut = "off";
defparam \u_instruction_handler|Add4~114 .lut_mask = 64'h0000AAAA00000F0F;
defparam \u_instruction_handler|Add4~114 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y5_N12
cyclonev_lcell_comb \u_instruction_handler|Add4~110 (
// Equation(s):
// \u_instruction_handler|Add4~110_cout  = CARRY(( \u_instruction_handler|Add3~37_sumout  ) + ( \u_instruction_handler|img_data_counter [4] ) + ( \u_instruction_handler|Add4~114_cout  ))

	.dataa(gnd),
	.datab(!\u_instruction_handler|img_data_counter [4]),
	.datac(!\u_instruction_handler|Add3~37_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_instruction_handler|Add4~114_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\u_instruction_handler|Add4~110_cout ),
	.shareout());
// synopsys translate_off
defparam \u_instruction_handler|Add4~110 .extended_lut = "off";
defparam \u_instruction_handler|Add4~110 .lut_mask = 64'h0000CCCC00000F0F;
defparam \u_instruction_handler|Add4~110 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y5_N15
cyclonev_lcell_comb \u_instruction_handler|Add4~106 (
// Equation(s):
// \u_instruction_handler|Add4~106_cout  = CARRY(( \u_instruction_handler|img_data_counter [5] ) + ( \u_instruction_handler|Add3~41_sumout  ) + ( \u_instruction_handler|Add4~110_cout  ))

	.dataa(!\u_instruction_handler|Add3~41_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u_instruction_handler|img_data_counter [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_instruction_handler|Add4~110_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\u_instruction_handler|Add4~106_cout ),
	.shareout());
// synopsys translate_off
defparam \u_instruction_handler|Add4~106 .extended_lut = "off";
defparam \u_instruction_handler|Add4~106 .lut_mask = 64'h0000AAAA000000FF;
defparam \u_instruction_handler|Add4~106 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y5_N18
cyclonev_lcell_comb \u_instruction_handler|Add4~102 (
// Equation(s):
// \u_instruction_handler|Add4~102_cout  = CARRY(( \u_instruction_handler|img_data_counter [6] ) + ( \u_instruction_handler|Add3~45_sumout  ) + ( \u_instruction_handler|Add4~106_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_instruction_handler|img_data_counter [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_instruction_handler|Add3~45_sumout ),
	.datag(gnd),
	.cin(\u_instruction_handler|Add4~106_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\u_instruction_handler|Add4~102_cout ),
	.shareout());
// synopsys translate_off
defparam \u_instruction_handler|Add4~102 .extended_lut = "off";
defparam \u_instruction_handler|Add4~102 .lut_mask = 64'h0000FF0000000F0F;
defparam \u_instruction_handler|Add4~102 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y5_N21
cyclonev_lcell_comb \u_instruction_handler|Add4~98 (
// Equation(s):
// \u_instruction_handler|Add4~98_cout  = CARRY(( \u_instruction_handler|Add3~49_sumout  ) + ( \u_instruction_handler|img_data_counter [7] ) + ( \u_instruction_handler|Add4~102_cout  ))

	.dataa(!\u_instruction_handler|Add3~49_sumout ),
	.datab(gnd),
	.datac(!\u_instruction_handler|img_data_counter [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_instruction_handler|Add4~102_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\u_instruction_handler|Add4~98_cout ),
	.shareout());
// synopsys translate_off
defparam \u_instruction_handler|Add4~98 .extended_lut = "off";
defparam \u_instruction_handler|Add4~98 .lut_mask = 64'h0000F0F000005555;
defparam \u_instruction_handler|Add4~98 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y5_N24
cyclonev_lcell_comb \u_instruction_handler|Add4~37 (
// Equation(s):
// \u_instruction_handler|Add4~37_sumout  = SUM(( \u_instruction_handler|Add3~85_sumout  ) + ( \u_instruction_handler|img_data_counter [8] ) + ( \u_instruction_handler|Add4~98_cout  ))
// \u_instruction_handler|Add4~38  = CARRY(( \u_instruction_handler|Add3~85_sumout  ) + ( \u_instruction_handler|img_data_counter [8] ) + ( \u_instruction_handler|Add4~98_cout  ))

	.dataa(!\u_instruction_handler|img_data_counter [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u_instruction_handler|Add3~85_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_instruction_handler|Add4~98_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_instruction_handler|Add4~37_sumout ),
	.cout(\u_instruction_handler|Add4~38 ),
	.shareout());
// synopsys translate_off
defparam \u_instruction_handler|Add4~37 .extended_lut = "off";
defparam \u_instruction_handler|Add4~37 .lut_mask = 64'h0000AAAA000000FF;
defparam \u_instruction_handler|Add4~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y5_N18
cyclonev_lcell_comb \u_instruction_handler|Add2~37 (
// Equation(s):
// \u_instruction_handler|Add2~37_sumout  = SUM(( \u_instruction_handler|img_data_counter [8] ) + ( GND ) + ( \u_instruction_handler|Add2~42  ))
// \u_instruction_handler|Add2~38  = CARRY(( \u_instruction_handler|img_data_counter [8] ) + ( GND ) + ( \u_instruction_handler|Add2~42  ))

	.dataa(gnd),
	.datab(!\u_instruction_handler|img_data_counter [8]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_instruction_handler|Add2~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_instruction_handler|Add2~37_sumout ),
	.cout(\u_instruction_handler|Add2~38 ),
	.shareout());
// synopsys translate_off
defparam \u_instruction_handler|Add2~37 .extended_lut = "off";
defparam \u_instruction_handler|Add2~37 .lut_mask = 64'h0000FFFF00003333;
defparam \u_instruction_handler|Add2~37 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y5_N30
cyclonev_lcell_comb \u_instruction_handler|img_data_counter~12 (
// Equation(s):
// \u_instruction_handler|img_data_counter~12_combout  = ( \u_instruction_handler|Add2~37_sumout  & ( (!\u_instruction_handler|img_reciver|Equal0~5_combout ) # ((!\u_instruction_handler|img_reciver|Equal0~6_combout ) # (\u_instruction_handler|Add4~37_sumout 
// )) ) ) # ( !\u_instruction_handler|Add2~37_sumout  & ( (\u_instruction_handler|img_reciver|Equal0~5_combout  & (\u_instruction_handler|img_reciver|Equal0~6_combout  & \u_instruction_handler|Add4~37_sumout )) ) )

	.dataa(!\u_instruction_handler|img_reciver|Equal0~5_combout ),
	.datab(!\u_instruction_handler|img_reciver|Equal0~6_combout ),
	.datac(!\u_instruction_handler|Add4~37_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_instruction_handler|Add2~37_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_instruction_handler|img_data_counter~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_instruction_handler|img_data_counter~12 .extended_lut = "off";
defparam \u_instruction_handler|img_data_counter~12 .lut_mask = 64'h01010101EFEFEFEF;
defparam \u_instruction_handler|img_data_counter~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y5_N32
dffeas \u_instruction_handler|img_data_counter[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u_instruction_handler|img_data_counter~12_combout ),
	.asdata(vcc),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u_instruction_handler|always0~0_combout ),
	.sload(gnd),
	.ena(\u_instruction_handler|img_data_counter[2]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_instruction_handler|img_data_counter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u_instruction_handler|img_data_counter[8] .is_wysiwyg = "true";
defparam \u_instruction_handler|img_data_counter[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y5_N21
cyclonev_lcell_comb \u_instruction_handler|Add2~33 (
// Equation(s):
// \u_instruction_handler|Add2~33_sumout  = SUM(( \u_instruction_handler|img_data_counter [9] ) + ( GND ) + ( \u_instruction_handler|Add2~38  ))
// \u_instruction_handler|Add2~34  = CARRY(( \u_instruction_handler|img_data_counter [9] ) + ( GND ) + ( \u_instruction_handler|Add2~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_instruction_handler|img_data_counter [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_instruction_handler|Add2~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_instruction_handler|Add2~33_sumout ),
	.cout(\u_instruction_handler|Add2~34 ),
	.shareout());
// synopsys translate_off
defparam \u_instruction_handler|Add2~33 .extended_lut = "off";
defparam \u_instruction_handler|Add2~33 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u_instruction_handler|Add2~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y5_N27
cyclonev_lcell_comb \u_instruction_handler|Add4~33 (
// Equation(s):
// \u_instruction_handler|Add4~33_sumout  = SUM(( \u_instruction_handler|Add3~89_sumout  ) + ( \u_instruction_handler|img_data_counter [9] ) + ( \u_instruction_handler|Add4~38  ))
// \u_instruction_handler|Add4~34  = CARRY(( \u_instruction_handler|Add3~89_sumout  ) + ( \u_instruction_handler|img_data_counter [9] ) + ( \u_instruction_handler|Add4~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_instruction_handler|Add3~89_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_instruction_handler|img_data_counter [9]),
	.datag(gnd),
	.cin(\u_instruction_handler|Add4~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_instruction_handler|Add4~33_sumout ),
	.cout(\u_instruction_handler|Add4~34 ),
	.shareout());
// synopsys translate_off
defparam \u_instruction_handler|Add4~33 .extended_lut = "off";
defparam \u_instruction_handler|Add4~33 .lut_mask = 64'h0000FF0000000F0F;
defparam \u_instruction_handler|Add4~33 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y5_N15
cyclonev_lcell_comb \u_instruction_handler|img_data_counter~11 (
// Equation(s):
// \u_instruction_handler|img_data_counter~11_combout  = ( \u_instruction_handler|Add4~33_sumout  & ( ((\u_instruction_handler|img_reciver|Equal0~5_combout  & \u_instruction_handler|img_reciver|Equal0~6_combout )) # (\u_instruction_handler|Add2~33_sumout ) ) 
// ) # ( !\u_instruction_handler|Add4~33_sumout  & ( (\u_instruction_handler|Add2~33_sumout  & ((!\u_instruction_handler|img_reciver|Equal0~5_combout ) # (!\u_instruction_handler|img_reciver|Equal0~6_combout ))) ) )

	.dataa(!\u_instruction_handler|img_reciver|Equal0~5_combout ),
	.datab(!\u_instruction_handler|img_reciver|Equal0~6_combout ),
	.datac(gnd),
	.datad(!\u_instruction_handler|Add2~33_sumout ),
	.datae(gnd),
	.dataf(!\u_instruction_handler|Add4~33_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_instruction_handler|img_data_counter~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_instruction_handler|img_data_counter~11 .extended_lut = "off";
defparam \u_instruction_handler|img_data_counter~11 .lut_mask = 64'h00EE00EE11FF11FF;
defparam \u_instruction_handler|img_data_counter~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y5_N16
dffeas \u_instruction_handler|img_data_counter[9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u_instruction_handler|img_data_counter~11_combout ),
	.asdata(vcc),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u_instruction_handler|always0~0_combout ),
	.sload(gnd),
	.ena(\u_instruction_handler|img_data_counter[2]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_instruction_handler|img_data_counter [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u_instruction_handler|img_data_counter[9] .is_wysiwyg = "true";
defparam \u_instruction_handler|img_data_counter[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y5_N30
cyclonev_lcell_comb \u_instruction_handler|Add4~29 (
// Equation(s):
// \u_instruction_handler|Add4~29_sumout  = SUM(( \u_instruction_handler|Add3~93_sumout  ) + ( \u_instruction_handler|img_data_counter [10] ) + ( \u_instruction_handler|Add4~34  ))
// \u_instruction_handler|Add4~30  = CARRY(( \u_instruction_handler|Add3~93_sumout  ) + ( \u_instruction_handler|img_data_counter [10] ) + ( \u_instruction_handler|Add4~34  ))

	.dataa(gnd),
	.datab(!\u_instruction_handler|img_data_counter [10]),
	.datac(!\u_instruction_handler|Add3~93_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_instruction_handler|Add4~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_instruction_handler|Add4~29_sumout ),
	.cout(\u_instruction_handler|Add4~30 ),
	.shareout());
// synopsys translate_off
defparam \u_instruction_handler|Add4~29 .extended_lut = "off";
defparam \u_instruction_handler|Add4~29 .lut_mask = 64'h0000CCCC00000F0F;
defparam \u_instruction_handler|Add4~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y5_N24
cyclonev_lcell_comb \u_instruction_handler|Add2~29 (
// Equation(s):
// \u_instruction_handler|Add2~29_sumout  = SUM(( \u_instruction_handler|img_data_counter [10] ) + ( GND ) + ( \u_instruction_handler|Add2~34  ))
// \u_instruction_handler|Add2~30  = CARRY(( \u_instruction_handler|img_data_counter [10] ) + ( GND ) + ( \u_instruction_handler|Add2~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_instruction_handler|img_data_counter [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_instruction_handler|Add2~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_instruction_handler|Add2~29_sumout ),
	.cout(\u_instruction_handler|Add2~30 ),
	.shareout());
// synopsys translate_off
defparam \u_instruction_handler|Add2~29 .extended_lut = "off";
defparam \u_instruction_handler|Add2~29 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u_instruction_handler|Add2~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y5_N12
cyclonev_lcell_comb \u_instruction_handler|img_data_counter~10 (
// Equation(s):
// \u_instruction_handler|img_data_counter~10_combout  = ( \u_instruction_handler|Add2~29_sumout  & ( (!\u_instruction_handler|img_reciver|Equal0~5_combout ) # ((!\u_instruction_handler|img_reciver|Equal0~6_combout ) # (\u_instruction_handler|Add4~29_sumout 
// )) ) ) # ( !\u_instruction_handler|Add2~29_sumout  & ( (\u_instruction_handler|img_reciver|Equal0~5_combout  & (\u_instruction_handler|img_reciver|Equal0~6_combout  & \u_instruction_handler|Add4~29_sumout )) ) )

	.dataa(!\u_instruction_handler|img_reciver|Equal0~5_combout ),
	.datab(!\u_instruction_handler|img_reciver|Equal0~6_combout ),
	.datac(!\u_instruction_handler|Add4~29_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_instruction_handler|Add2~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_instruction_handler|img_data_counter~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_instruction_handler|img_data_counter~10 .extended_lut = "off";
defparam \u_instruction_handler|img_data_counter~10 .lut_mask = 64'h01010101EFEFEFEF;
defparam \u_instruction_handler|img_data_counter~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y5_N13
dffeas \u_instruction_handler|img_data_counter[10] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u_instruction_handler|img_data_counter~10_combout ),
	.asdata(vcc),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u_instruction_handler|always0~0_combout ),
	.sload(gnd),
	.ena(\u_instruction_handler|img_data_counter[2]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_instruction_handler|img_data_counter [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u_instruction_handler|img_data_counter[10] .is_wysiwyg = "true";
defparam \u_instruction_handler|img_data_counter[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y5_N27
cyclonev_lcell_comb \u_instruction_handler|Add2~25 (
// Equation(s):
// \u_instruction_handler|Add2~25_sumout  = SUM(( \u_instruction_handler|img_data_counter [11] ) + ( GND ) + ( \u_instruction_handler|Add2~30  ))
// \u_instruction_handler|Add2~26  = CARRY(( \u_instruction_handler|img_data_counter [11] ) + ( GND ) + ( \u_instruction_handler|Add2~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_instruction_handler|img_data_counter [11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_instruction_handler|Add2~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_instruction_handler|Add2~25_sumout ),
	.cout(\u_instruction_handler|Add2~26 ),
	.shareout());
// synopsys translate_off
defparam \u_instruction_handler|Add2~25 .extended_lut = "off";
defparam \u_instruction_handler|Add2~25 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u_instruction_handler|Add2~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y5_N33
cyclonev_lcell_comb \u_instruction_handler|Add4~25 (
// Equation(s):
// \u_instruction_handler|Add4~25_sumout  = SUM(( \u_instruction_handler|img_data_counter [11] ) + ( \u_instruction_handler|Add3~97_sumout  ) + ( \u_instruction_handler|Add4~30  ))
// \u_instruction_handler|Add4~26  = CARRY(( \u_instruction_handler|img_data_counter [11] ) + ( \u_instruction_handler|Add3~97_sumout  ) + ( \u_instruction_handler|Add4~30  ))

	.dataa(!\u_instruction_handler|img_data_counter [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_instruction_handler|Add3~97_sumout ),
	.datag(gnd),
	.cin(\u_instruction_handler|Add4~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_instruction_handler|Add4~25_sumout ),
	.cout(\u_instruction_handler|Add4~26 ),
	.shareout());
// synopsys translate_off
defparam \u_instruction_handler|Add4~25 .extended_lut = "off";
defparam \u_instruction_handler|Add4~25 .lut_mask = 64'h0000FF0000005555;
defparam \u_instruction_handler|Add4~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y5_N0
cyclonev_lcell_comb \u_instruction_handler|img_data_counter~9 (
// Equation(s):
// \u_instruction_handler|img_data_counter~9_combout  = ( \u_instruction_handler|Add4~25_sumout  & ( ((\u_instruction_handler|img_reciver|Equal0~5_combout  & \u_instruction_handler|img_reciver|Equal0~6_combout )) # (\u_instruction_handler|Add2~25_sumout ) ) 
// ) # ( !\u_instruction_handler|Add4~25_sumout  & ( (\u_instruction_handler|Add2~25_sumout  & ((!\u_instruction_handler|img_reciver|Equal0~5_combout ) # (!\u_instruction_handler|img_reciver|Equal0~6_combout ))) ) )

	.dataa(!\u_instruction_handler|img_reciver|Equal0~5_combout ),
	.datab(!\u_instruction_handler|img_reciver|Equal0~6_combout ),
	.datac(!\u_instruction_handler|Add2~25_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_instruction_handler|Add4~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_instruction_handler|img_data_counter~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_instruction_handler|img_data_counter~9 .extended_lut = "off";
defparam \u_instruction_handler|img_data_counter~9 .lut_mask = 64'h0E0E0E0E1F1F1F1F;
defparam \u_instruction_handler|img_data_counter~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y5_N1
dffeas \u_instruction_handler|img_data_counter[11] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u_instruction_handler|img_data_counter~9_combout ),
	.asdata(vcc),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u_instruction_handler|always0~0_combout ),
	.sload(gnd),
	.ena(\u_instruction_handler|img_data_counter[2]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_instruction_handler|img_data_counter [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u_instruction_handler|img_data_counter[11] .is_wysiwyg = "true";
defparam \u_instruction_handler|img_data_counter[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y5_N30
cyclonev_lcell_comb \u_instruction_handler|Add2~21 (
// Equation(s):
// \u_instruction_handler|Add2~21_sumout  = SUM(( \u_instruction_handler|img_data_counter [12] ) + ( GND ) + ( \u_instruction_handler|Add2~26  ))
// \u_instruction_handler|Add2~22  = CARRY(( \u_instruction_handler|img_data_counter [12] ) + ( GND ) + ( \u_instruction_handler|Add2~26  ))

	.dataa(gnd),
	.datab(!\u_instruction_handler|img_data_counter [12]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_instruction_handler|Add2~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_instruction_handler|Add2~21_sumout ),
	.cout(\u_instruction_handler|Add2~22 ),
	.shareout());
// synopsys translate_off
defparam \u_instruction_handler|Add2~21 .extended_lut = "off";
defparam \u_instruction_handler|Add2~21 .lut_mask = 64'h0000FFFF00003333;
defparam \u_instruction_handler|Add2~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y5_N36
cyclonev_lcell_comb \u_instruction_handler|Add4~21 (
// Equation(s):
// \u_instruction_handler|Add4~21_sumout  = SUM(( \u_instruction_handler|Add3~101_sumout  ) + ( \u_instruction_handler|img_data_counter [12] ) + ( \u_instruction_handler|Add4~26  ))
// \u_instruction_handler|Add4~22  = CARRY(( \u_instruction_handler|Add3~101_sumout  ) + ( \u_instruction_handler|img_data_counter [12] ) + ( \u_instruction_handler|Add4~26  ))

	.dataa(gnd),
	.datab(!\u_instruction_handler|img_data_counter [12]),
	.datac(!\u_instruction_handler|Add3~101_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_instruction_handler|Add4~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_instruction_handler|Add4~21_sumout ),
	.cout(\u_instruction_handler|Add4~22 ),
	.shareout());
// synopsys translate_off
defparam \u_instruction_handler|Add4~21 .extended_lut = "off";
defparam \u_instruction_handler|Add4~21 .lut_mask = 64'h0000CCCC00000F0F;
defparam \u_instruction_handler|Add4~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y5_N33
cyclonev_lcell_comb \u_instruction_handler|img_data_counter~8 (
// Equation(s):
// \u_instruction_handler|img_data_counter~8_combout  = ( \u_instruction_handler|Add4~21_sumout  & ( ((\u_instruction_handler|img_reciver|Equal0~5_combout  & \u_instruction_handler|img_reciver|Equal0~6_combout )) # (\u_instruction_handler|Add2~21_sumout ) ) 
// ) # ( !\u_instruction_handler|Add4~21_sumout  & ( (\u_instruction_handler|Add2~21_sumout  & ((!\u_instruction_handler|img_reciver|Equal0~5_combout ) # (!\u_instruction_handler|img_reciver|Equal0~6_combout ))) ) )

	.dataa(!\u_instruction_handler|img_reciver|Equal0~5_combout ),
	.datab(!\u_instruction_handler|img_reciver|Equal0~6_combout ),
	.datac(gnd),
	.datad(!\u_instruction_handler|Add2~21_sumout ),
	.datae(gnd),
	.dataf(!\u_instruction_handler|Add4~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_instruction_handler|img_data_counter~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_instruction_handler|img_data_counter~8 .extended_lut = "off";
defparam \u_instruction_handler|img_data_counter~8 .lut_mask = 64'h00EE00EE11FF11FF;
defparam \u_instruction_handler|img_data_counter~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y5_N34
dffeas \u_instruction_handler|img_data_counter[12] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u_instruction_handler|img_data_counter~8_combout ),
	.asdata(vcc),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u_instruction_handler|always0~0_combout ),
	.sload(gnd),
	.ena(\u_instruction_handler|img_data_counter[2]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_instruction_handler|img_data_counter [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u_instruction_handler|img_data_counter[12] .is_wysiwyg = "true";
defparam \u_instruction_handler|img_data_counter[12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y5_N54
cyclonev_lcell_comb \u_instruction_handler|Add3~53 (
// Equation(s):
// \u_instruction_handler|Add3~53_sumout  = SUM(( !\u_instruction_handler|img_data_counter [13] ) + ( \u_instruction_handler|img_data_lenght [13] ) + ( \u_instruction_handler|Add3~102  ))
// \u_instruction_handler|Add3~54  = CARRY(( !\u_instruction_handler|img_data_counter [13] ) + ( \u_instruction_handler|img_data_lenght [13] ) + ( \u_instruction_handler|Add3~102  ))

	.dataa(!\u_instruction_handler|img_data_counter [13]),
	.datab(gnd),
	.datac(!\u_instruction_handler|img_data_lenght [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_instruction_handler|Add3~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_instruction_handler|Add3~53_sumout ),
	.cout(\u_instruction_handler|Add3~54 ),
	.shareout());
// synopsys translate_off
defparam \u_instruction_handler|Add3~53 .extended_lut = "off";
defparam \u_instruction_handler|Add3~53 .lut_mask = 64'h0000F0F00000AAAA;
defparam \u_instruction_handler|Add3~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y5_N39
cyclonev_lcell_comb \u_instruction_handler|Add4~17 (
// Equation(s):
// \u_instruction_handler|Add4~17_sumout  = SUM(( \u_instruction_handler|Add3~53_sumout  ) + ( \u_instruction_handler|img_data_counter [13] ) + ( \u_instruction_handler|Add4~22  ))
// \u_instruction_handler|Add4~18  = CARRY(( \u_instruction_handler|Add3~53_sumout  ) + ( \u_instruction_handler|img_data_counter [13] ) + ( \u_instruction_handler|Add4~22  ))

	.dataa(!\u_instruction_handler|Add3~53_sumout ),
	.datab(gnd),
	.datac(!\u_instruction_handler|img_data_counter [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_instruction_handler|Add4~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_instruction_handler|Add4~17_sumout ),
	.cout(\u_instruction_handler|Add4~18 ),
	.shareout());
// synopsys translate_off
defparam \u_instruction_handler|Add4~17 .extended_lut = "off";
defparam \u_instruction_handler|Add4~17 .lut_mask = 64'h0000F0F000005555;
defparam \u_instruction_handler|Add4~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y5_N33
cyclonev_lcell_comb \u_instruction_handler|Add2~17 (
// Equation(s):
// \u_instruction_handler|Add2~17_sumout  = SUM(( \u_instruction_handler|img_data_counter [13] ) + ( GND ) + ( \u_instruction_handler|Add2~22  ))
// \u_instruction_handler|Add2~18  = CARRY(( \u_instruction_handler|img_data_counter [13] ) + ( GND ) + ( \u_instruction_handler|Add2~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_instruction_handler|img_data_counter [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_instruction_handler|Add2~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_instruction_handler|Add2~17_sumout ),
	.cout(\u_instruction_handler|Add2~18 ),
	.shareout());
// synopsys translate_off
defparam \u_instruction_handler|Add2~17 .extended_lut = "off";
defparam \u_instruction_handler|Add2~17 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u_instruction_handler|Add2~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y5_N3
cyclonev_lcell_comb \u_instruction_handler|img_data_counter~7 (
// Equation(s):
// \u_instruction_handler|img_data_counter~7_combout  = ( \u_instruction_handler|Add2~17_sumout  & ( (!\u_instruction_handler|img_reciver|Equal0~5_combout ) # ((!\u_instruction_handler|img_reciver|Equal0~6_combout ) # (\u_instruction_handler|Add4~17_sumout 
// )) ) ) # ( !\u_instruction_handler|Add2~17_sumout  & ( (\u_instruction_handler|img_reciver|Equal0~5_combout  & (\u_instruction_handler|img_reciver|Equal0~6_combout  & \u_instruction_handler|Add4~17_sumout )) ) )

	.dataa(!\u_instruction_handler|img_reciver|Equal0~5_combout ),
	.datab(!\u_instruction_handler|img_reciver|Equal0~6_combout ),
	.datac(!\u_instruction_handler|Add4~17_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_instruction_handler|Add2~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_instruction_handler|img_data_counter~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_instruction_handler|img_data_counter~7 .extended_lut = "off";
defparam \u_instruction_handler|img_data_counter~7 .lut_mask = 64'h01010101EFEFEFEF;
defparam \u_instruction_handler|img_data_counter~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y5_N4
dffeas \u_instruction_handler|img_data_counter[13] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u_instruction_handler|img_data_counter~7_combout ),
	.asdata(vcc),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u_instruction_handler|always0~0_combout ),
	.sload(gnd),
	.ena(\u_instruction_handler|img_data_counter[2]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_instruction_handler|img_data_counter [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u_instruction_handler|img_data_counter[13] .is_wysiwyg = "true";
defparam \u_instruction_handler|img_data_counter[13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y5_N57
cyclonev_lcell_comb \u_instruction_handler|Add3~17 (
// Equation(s):
// \u_instruction_handler|Add3~17_sumout  = SUM(( !\u_instruction_handler|img_data_counter [14] ) + ( \u_instruction_handler|img_data_lenght [14] ) + ( \u_instruction_handler|Add3~54  ))
// \u_instruction_handler|Add3~18  = CARRY(( !\u_instruction_handler|img_data_counter [14] ) + ( \u_instruction_handler|img_data_lenght [14] ) + ( \u_instruction_handler|Add3~54  ))

	.dataa(gnd),
	.datab(!\u_instruction_handler|img_data_counter [14]),
	.datac(!\u_instruction_handler|img_data_lenght [14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_instruction_handler|Add3~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_instruction_handler|Add3~17_sumout ),
	.cout(\u_instruction_handler|Add3~18 ),
	.shareout());
// synopsys translate_off
defparam \u_instruction_handler|Add3~17 .extended_lut = "off";
defparam \u_instruction_handler|Add3~17 .lut_mask = 64'h0000F0F00000CCCC;
defparam \u_instruction_handler|Add3~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y5_N42
cyclonev_lcell_comb \u_instruction_handler|Add4~13 (
// Equation(s):
// \u_instruction_handler|Add4~13_sumout  = SUM(( \u_instruction_handler|Add3~17_sumout  ) + ( \u_instruction_handler|img_data_counter [14] ) + ( \u_instruction_handler|Add4~18  ))
// \u_instruction_handler|Add4~14  = CARRY(( \u_instruction_handler|Add3~17_sumout  ) + ( \u_instruction_handler|img_data_counter [14] ) + ( \u_instruction_handler|Add4~18  ))

	.dataa(gnd),
	.datab(!\u_instruction_handler|Add3~17_sumout ),
	.datac(!\u_instruction_handler|img_data_counter [14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_instruction_handler|Add4~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_instruction_handler|Add4~13_sumout ),
	.cout(\u_instruction_handler|Add4~14 ),
	.shareout());
// synopsys translate_off
defparam \u_instruction_handler|Add4~13 .extended_lut = "off";
defparam \u_instruction_handler|Add4~13 .lut_mask = 64'h0000F0F000003333;
defparam \u_instruction_handler|Add4~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y5_N36
cyclonev_lcell_comb \u_instruction_handler|Add2~13 (
// Equation(s):
// \u_instruction_handler|Add2~13_sumout  = SUM(( \u_instruction_handler|img_data_counter [14] ) + ( GND ) + ( \u_instruction_handler|Add2~18  ))
// \u_instruction_handler|Add2~14  = CARRY(( \u_instruction_handler|img_data_counter [14] ) + ( GND ) + ( \u_instruction_handler|Add2~18  ))

	.dataa(gnd),
	.datab(!\u_instruction_handler|img_data_counter [14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_instruction_handler|Add2~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_instruction_handler|Add2~13_sumout ),
	.cout(\u_instruction_handler|Add2~14 ),
	.shareout());
// synopsys translate_off
defparam \u_instruction_handler|Add2~13 .extended_lut = "off";
defparam \u_instruction_handler|Add2~13 .lut_mask = 64'h0000FFFF00003333;
defparam \u_instruction_handler|Add2~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y5_N57
cyclonev_lcell_comb \u_instruction_handler|img_data_counter~6 (
// Equation(s):
// \u_instruction_handler|img_data_counter~6_combout  = ( \u_instruction_handler|Add2~13_sumout  & ( \u_instruction_handler|img_reciver|Equal0~6_combout  & ( (!\u_instruction_handler|img_reciver|Equal0~5_combout ) # (\u_instruction_handler|Add4~13_sumout ) ) 
// ) ) # ( !\u_instruction_handler|Add2~13_sumout  & ( \u_instruction_handler|img_reciver|Equal0~6_combout  & ( (\u_instruction_handler|img_reciver|Equal0~5_combout  & \u_instruction_handler|Add4~13_sumout ) ) ) ) # ( \u_instruction_handler|Add2~13_sumout  & 
// ( !\u_instruction_handler|img_reciver|Equal0~6_combout  ) )

	.dataa(!\u_instruction_handler|img_reciver|Equal0~5_combout ),
	.datab(!\u_instruction_handler|Add4~13_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\u_instruction_handler|Add2~13_sumout ),
	.dataf(!\u_instruction_handler|img_reciver|Equal0~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_instruction_handler|img_data_counter~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_instruction_handler|img_data_counter~6 .extended_lut = "off";
defparam \u_instruction_handler|img_data_counter~6 .lut_mask = 64'h0000FFFF1111BBBB;
defparam \u_instruction_handler|img_data_counter~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y5_N58
dffeas \u_instruction_handler|img_data_counter[14] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u_instruction_handler|img_data_counter~6_combout ),
	.asdata(vcc),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u_instruction_handler|always0~0_combout ),
	.sload(gnd),
	.ena(\u_instruction_handler|img_data_counter[2]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_instruction_handler|img_data_counter [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u_instruction_handler|img_data_counter[14] .is_wysiwyg = "true";
defparam \u_instruction_handler|img_data_counter[14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y4_N3
cyclonev_lcell_comb \u_instruction_handler|Add3~25 (
// Equation(s):
// \u_instruction_handler|Add3~25_sumout  = SUM(( \u_instruction_handler|img_data_lenght [16] ) + ( !\u_instruction_handler|img_data_counter [16] ) + ( \u_instruction_handler|Add3~22  ))
// \u_instruction_handler|Add3~26  = CARRY(( \u_instruction_handler|img_data_lenght [16] ) + ( !\u_instruction_handler|img_data_counter [16] ) + ( \u_instruction_handler|Add3~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_instruction_handler|img_data_lenght [16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_instruction_handler|img_data_counter [16]),
	.datag(gnd),
	.cin(\u_instruction_handler|Add3~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_instruction_handler|Add3~25_sumout ),
	.cout(\u_instruction_handler|Add3~26 ),
	.shareout());
// synopsys translate_off
defparam \u_instruction_handler|Add3~25 .extended_lut = "off";
defparam \u_instruction_handler|Add3~25 .lut_mask = 64'h000000FF00000F0F;
defparam \u_instruction_handler|Add3~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y5_N45
cyclonev_lcell_comb \u_instruction_handler|Add4~9 (
// Equation(s):
// \u_instruction_handler|Add4~9_sumout  = SUM(( \u_instruction_handler|Add3~21_sumout  ) + ( \u_instruction_handler|img_data_counter [15] ) + ( \u_instruction_handler|Add4~14  ))
// \u_instruction_handler|Add4~10  = CARRY(( \u_instruction_handler|Add3~21_sumout  ) + ( \u_instruction_handler|img_data_counter [15] ) + ( \u_instruction_handler|Add4~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_instruction_handler|Add3~21_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_instruction_handler|img_data_counter [15]),
	.datag(gnd),
	.cin(\u_instruction_handler|Add4~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_instruction_handler|Add4~9_sumout ),
	.cout(\u_instruction_handler|Add4~10 ),
	.shareout());
// synopsys translate_off
defparam \u_instruction_handler|Add4~9 .extended_lut = "off";
defparam \u_instruction_handler|Add4~9 .lut_mask = 64'h0000FF0000000F0F;
defparam \u_instruction_handler|Add4~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y5_N48
cyclonev_lcell_comb \u_instruction_handler|Add4~5 (
// Equation(s):
// \u_instruction_handler|Add4~5_sumout  = SUM(( \u_instruction_handler|Add3~25_sumout  ) + ( \u_instruction_handler|img_data_counter [16] ) + ( \u_instruction_handler|Add4~10  ))
// \u_instruction_handler|Add4~6  = CARRY(( \u_instruction_handler|Add3~25_sumout  ) + ( \u_instruction_handler|img_data_counter [16] ) + ( \u_instruction_handler|Add4~10  ))

	.dataa(gnd),
	.datab(!\u_instruction_handler|Add3~25_sumout ),
	.datac(!\u_instruction_handler|img_data_counter [16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_instruction_handler|Add4~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_instruction_handler|Add4~5_sumout ),
	.cout(\u_instruction_handler|Add4~6 ),
	.shareout());
// synopsys translate_off
defparam \u_instruction_handler|Add4~5 .extended_lut = "off";
defparam \u_instruction_handler|Add4~5 .lut_mask = 64'h0000F0F000003333;
defparam \u_instruction_handler|Add4~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y5_N39
cyclonev_lcell_comb \u_instruction_handler|Add2~9 (
// Equation(s):
// \u_instruction_handler|Add2~9_sumout  = SUM(( \u_instruction_handler|img_data_counter [15] ) + ( GND ) + ( \u_instruction_handler|Add2~14  ))
// \u_instruction_handler|Add2~10  = CARRY(( \u_instruction_handler|img_data_counter [15] ) + ( GND ) + ( \u_instruction_handler|Add2~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_instruction_handler|img_data_counter [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_instruction_handler|Add2~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_instruction_handler|Add2~9_sumout ),
	.cout(\u_instruction_handler|Add2~10 ),
	.shareout());
// synopsys translate_off
defparam \u_instruction_handler|Add2~9 .extended_lut = "off";
defparam \u_instruction_handler|Add2~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u_instruction_handler|Add2~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y5_N42
cyclonev_lcell_comb \u_instruction_handler|Add2~5 (
// Equation(s):
// \u_instruction_handler|Add2~5_sumout  = SUM(( \u_instruction_handler|img_data_counter [16] ) + ( GND ) + ( \u_instruction_handler|Add2~10  ))
// \u_instruction_handler|Add2~6  = CARRY(( \u_instruction_handler|img_data_counter [16] ) + ( GND ) + ( \u_instruction_handler|Add2~10  ))

	.dataa(gnd),
	.datab(!\u_instruction_handler|img_data_counter [16]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_instruction_handler|Add2~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_instruction_handler|Add2~5_sumout ),
	.cout(\u_instruction_handler|Add2~6 ),
	.shareout());
// synopsys translate_off
defparam \u_instruction_handler|Add2~5 .extended_lut = "off";
defparam \u_instruction_handler|Add2~5 .lut_mask = 64'h0000FFFF00003333;
defparam \u_instruction_handler|Add2~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y5_N18
cyclonev_lcell_comb \u_instruction_handler|img_data_counter~4 (
// Equation(s):
// \u_instruction_handler|img_data_counter~4_combout  = ( \u_instruction_handler|Add2~5_sumout  & ( \u_instruction_handler|img_reciver|Equal0~6_combout  & ( (!\u_instruction_handler|img_reciver|Equal0~5_combout ) # (\u_instruction_handler|Add4~5_sumout ) ) ) 
// ) # ( !\u_instruction_handler|Add2~5_sumout  & ( \u_instruction_handler|img_reciver|Equal0~6_combout  & ( (\u_instruction_handler|Add4~5_sumout  & \u_instruction_handler|img_reciver|Equal0~5_combout ) ) ) ) # ( \u_instruction_handler|Add2~5_sumout  & ( 
// !\u_instruction_handler|img_reciver|Equal0~6_combout  ) )

	.dataa(!\u_instruction_handler|Add4~5_sumout ),
	.datab(gnd),
	.datac(!\u_instruction_handler|img_reciver|Equal0~5_combout ),
	.datad(gnd),
	.datae(!\u_instruction_handler|Add2~5_sumout ),
	.dataf(!\u_instruction_handler|img_reciver|Equal0~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_instruction_handler|img_data_counter~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_instruction_handler|img_data_counter~4 .extended_lut = "off";
defparam \u_instruction_handler|img_data_counter~4 .lut_mask = 64'h0000FFFF0505F5F5;
defparam \u_instruction_handler|img_data_counter~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y5_N19
dffeas \u_instruction_handler|img_data_counter[16] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u_instruction_handler|img_data_counter~4_combout ),
	.asdata(vcc),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u_instruction_handler|always0~0_combout ),
	.sload(gnd),
	.ena(\u_instruction_handler|img_data_counter[2]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_instruction_handler|img_data_counter [16]),
	.prn(vcc));
// synopsys translate_off
defparam \u_instruction_handler|img_data_counter[16] .is_wysiwyg = "true";
defparam \u_instruction_handler|img_data_counter[16] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y4_N6
cyclonev_lcell_comb \u_instruction_handler|Add3~65 (
// Equation(s):
// \u_instruction_handler|Add3~65_sumout  = SUM(( !\u_instruction_handler|img_data_counter [17] ) + ( \u_instruction_handler|img_data_lenght [17] ) + ( \u_instruction_handler|Add3~26  ))
// \u_instruction_handler|Add3~66  = CARRY(( !\u_instruction_handler|img_data_counter [17] ) + ( \u_instruction_handler|img_data_lenght [17] ) + ( \u_instruction_handler|Add3~26  ))

	.dataa(gnd),
	.datab(!\u_instruction_handler|img_data_counter [17]),
	.datac(!\u_instruction_handler|img_data_lenght [17]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_instruction_handler|Add3~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_instruction_handler|Add3~65_sumout ),
	.cout(\u_instruction_handler|Add3~66 ),
	.shareout());
// synopsys translate_off
defparam \u_instruction_handler|Add3~65 .extended_lut = "off";
defparam \u_instruction_handler|Add3~65 .lut_mask = 64'h0000F0F00000CCCC;
defparam \u_instruction_handler|Add3~65 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y5_N51
cyclonev_lcell_comb \u_instruction_handler|Add4~1 (
// Equation(s):
// \u_instruction_handler|Add4~1_sumout  = SUM(( \u_instruction_handler|Add3~65_sumout  ) + ( \u_instruction_handler|img_data_counter [17] ) + ( \u_instruction_handler|Add4~6  ))
// \u_instruction_handler|Add4~2  = CARRY(( \u_instruction_handler|Add3~65_sumout  ) + ( \u_instruction_handler|img_data_counter [17] ) + ( \u_instruction_handler|Add4~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_instruction_handler|img_data_counter [17]),
	.datad(!\u_instruction_handler|Add3~65_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_instruction_handler|Add4~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_instruction_handler|Add4~1_sumout ),
	.cout(\u_instruction_handler|Add4~2 ),
	.shareout());
// synopsys translate_off
defparam \u_instruction_handler|Add4~1 .extended_lut = "off";
defparam \u_instruction_handler|Add4~1 .lut_mask = 64'h0000F0F0000000FF;
defparam \u_instruction_handler|Add4~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y5_N45
cyclonev_lcell_comb \u_instruction_handler|Add2~1 (
// Equation(s):
// \u_instruction_handler|Add2~1_sumout  = SUM(( \u_instruction_handler|img_data_counter [17] ) + ( GND ) + ( \u_instruction_handler|Add2~6  ))
// \u_instruction_handler|Add2~2  = CARRY(( \u_instruction_handler|img_data_counter [17] ) + ( GND ) + ( \u_instruction_handler|Add2~6  ))

	.dataa(!\u_instruction_handler|img_data_counter [17]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_instruction_handler|Add2~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_instruction_handler|Add2~1_sumout ),
	.cout(\u_instruction_handler|Add2~2 ),
	.shareout());
// synopsys translate_off
defparam \u_instruction_handler|Add2~1 .extended_lut = "off";
defparam \u_instruction_handler|Add2~1 .lut_mask = 64'h0000FFFF00005555;
defparam \u_instruction_handler|Add2~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y5_N39
cyclonev_lcell_comb \u_instruction_handler|img_data_counter~1 (
// Equation(s):
// \u_instruction_handler|img_data_counter~1_combout  = ( \u_instruction_handler|Add2~1_sumout  & ( ((!\u_instruction_handler|img_reciver|Equal0~6_combout ) # (!\u_instruction_handler|img_reciver|Equal0~5_combout )) # (\u_instruction_handler|Add4~1_sumout ) 
// ) ) # ( !\u_instruction_handler|Add2~1_sumout  & ( (\u_instruction_handler|Add4~1_sumout  & (\u_instruction_handler|img_reciver|Equal0~6_combout  & \u_instruction_handler|img_reciver|Equal0~5_combout )) ) )

	.dataa(!\u_instruction_handler|Add4~1_sumout ),
	.datab(gnd),
	.datac(!\u_instruction_handler|img_reciver|Equal0~6_combout ),
	.datad(!\u_instruction_handler|img_reciver|Equal0~5_combout ),
	.datae(gnd),
	.dataf(!\u_instruction_handler|Add2~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_instruction_handler|img_data_counter~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_instruction_handler|img_data_counter~1 .extended_lut = "off";
defparam \u_instruction_handler|img_data_counter~1 .lut_mask = 64'h00050005FFF5FFF5;
defparam \u_instruction_handler|img_data_counter~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y5_N40
dffeas \u_instruction_handler|img_data_counter[17] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u_instruction_handler|img_data_counter~1_combout ),
	.asdata(vcc),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u_instruction_handler|always0~0_combout ),
	.sload(gnd),
	.ena(\u_instruction_handler|img_data_counter[2]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_instruction_handler|img_data_counter [17]),
	.prn(vcc));
// synopsys translate_off
defparam \u_instruction_handler|img_data_counter[17] .is_wysiwyg = "true";
defparam \u_instruction_handler|img_data_counter[17] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y4_N9
cyclonev_lcell_comb \u_instruction_handler|Add3~29 (
// Equation(s):
// \u_instruction_handler|Add3~29_sumout  = SUM(( !\u_instruction_handler|img_data_counter [18] ) + ( GND ) + ( \u_instruction_handler|Add3~66  ))
// \u_instruction_handler|Add3~30  = CARRY(( !\u_instruction_handler|img_data_counter [18] ) + ( GND ) + ( \u_instruction_handler|Add3~66  ))

	.dataa(!\u_instruction_handler|img_data_counter [18]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_instruction_handler|Add3~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_instruction_handler|Add3~29_sumout ),
	.cout(\u_instruction_handler|Add3~30 ),
	.shareout());
// synopsys translate_off
defparam \u_instruction_handler|Add3~29 .extended_lut = "off";
defparam \u_instruction_handler|Add3~29 .lut_mask = 64'h0000FFFF0000AAAA;
defparam \u_instruction_handler|Add3~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y5_N54
cyclonev_lcell_comb \u_instruction_handler|Add4~53 (
// Equation(s):
// \u_instruction_handler|Add4~53_sumout  = SUM(( \u_instruction_handler|Add3~29_sumout  ) + ( \u_instruction_handler|img_data_counter [18] ) + ( \u_instruction_handler|Add4~2  ))
// \u_instruction_handler|Add4~54  = CARRY(( \u_instruction_handler|Add3~29_sumout  ) + ( \u_instruction_handler|img_data_counter [18] ) + ( \u_instruction_handler|Add4~2  ))

	.dataa(!\u_instruction_handler|img_data_counter [18]),
	.datab(gnd),
	.datac(!\u_instruction_handler|Add3~29_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_instruction_handler|Add4~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_instruction_handler|Add4~53_sumout ),
	.cout(\u_instruction_handler|Add4~54 ),
	.shareout());
// synopsys translate_off
defparam \u_instruction_handler|Add4~53 .extended_lut = "off";
defparam \u_instruction_handler|Add4~53 .lut_mask = 64'h0000AAAA00000F0F;
defparam \u_instruction_handler|Add4~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y5_N48
cyclonev_lcell_comb \u_instruction_handler|Add2~77 (
// Equation(s):
// \u_instruction_handler|Add2~77_sumout  = SUM(( \u_instruction_handler|img_data_counter [18] ) + ( GND ) + ( \u_instruction_handler|Add2~2  ))
// \u_instruction_handler|Add2~78  = CARRY(( \u_instruction_handler|img_data_counter [18] ) + ( GND ) + ( \u_instruction_handler|Add2~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_instruction_handler|img_data_counter [18]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_instruction_handler|Add2~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_instruction_handler|Add2~77_sumout ),
	.cout(\u_instruction_handler|Add2~78 ),
	.shareout());
// synopsys translate_off
defparam \u_instruction_handler|Add2~77 .extended_lut = "off";
defparam \u_instruction_handler|Add2~77 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u_instruction_handler|Add2~77 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y5_N24
cyclonev_lcell_comb \u_instruction_handler|img_data_counter~25 (
// Equation(s):
// \u_instruction_handler|img_data_counter~25_combout  = ( \u_instruction_handler|Add2~77_sumout  & ( \u_instruction_handler|img_reciver|Equal0~6_combout  & ( (!\u_instruction_handler|img_reciver|Equal0~5_combout ) # (\u_instruction_handler|Add4~53_sumout ) 
// ) ) ) # ( !\u_instruction_handler|Add2~77_sumout  & ( \u_instruction_handler|img_reciver|Equal0~6_combout  & ( (\u_instruction_handler|Add4~53_sumout  & \u_instruction_handler|img_reciver|Equal0~5_combout ) ) ) ) # ( \u_instruction_handler|Add2~77_sumout  
// & ( !\u_instruction_handler|img_reciver|Equal0~6_combout  ) )

	.dataa(gnd),
	.datab(!\u_instruction_handler|Add4~53_sumout ),
	.datac(!\u_instruction_handler|img_reciver|Equal0~5_combout ),
	.datad(gnd),
	.datae(!\u_instruction_handler|Add2~77_sumout ),
	.dataf(!\u_instruction_handler|img_reciver|Equal0~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_instruction_handler|img_data_counter~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_instruction_handler|img_data_counter~25 .extended_lut = "off";
defparam \u_instruction_handler|img_data_counter~25 .lut_mask = 64'h0000FFFF0303F3F3;
defparam \u_instruction_handler|img_data_counter~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y5_N25
dffeas \u_instruction_handler|img_data_counter[18] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u_instruction_handler|img_data_counter~25_combout ),
	.asdata(vcc),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u_instruction_handler|always0~0_combout ),
	.sload(gnd),
	.ena(\u_instruction_handler|img_data_counter[2]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_instruction_handler|img_data_counter [18]),
	.prn(vcc));
// synopsys translate_off
defparam \u_instruction_handler|img_data_counter[18] .is_wysiwyg = "true";
defparam \u_instruction_handler|img_data_counter[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y5_N57
cyclonev_lcell_comb \u_instruction_handler|Add4~49 (
// Equation(s):
// \u_instruction_handler|Add4~49_sumout  = SUM(( \u_instruction_handler|Add3~69_sumout  ) + ( \u_instruction_handler|img_data_counter [19] ) + ( \u_instruction_handler|Add4~54  ))
// \u_instruction_handler|Add4~50  = CARRY(( \u_instruction_handler|Add3~69_sumout  ) + ( \u_instruction_handler|img_data_counter [19] ) + ( \u_instruction_handler|Add4~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_instruction_handler|Add3~69_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_instruction_handler|img_data_counter [19]),
	.datag(gnd),
	.cin(\u_instruction_handler|Add4~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_instruction_handler|Add4~49_sumout ),
	.cout(\u_instruction_handler|Add4~50 ),
	.shareout());
// synopsys translate_off
defparam \u_instruction_handler|Add4~49 .extended_lut = "off";
defparam \u_instruction_handler|Add4~49 .lut_mask = 64'h0000FF0000000F0F;
defparam \u_instruction_handler|Add4~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y5_N51
cyclonev_lcell_comb \u_instruction_handler|Add2~73 (
// Equation(s):
// \u_instruction_handler|Add2~73_sumout  = SUM(( \u_instruction_handler|img_data_counter [19] ) + ( GND ) + ( \u_instruction_handler|Add2~78  ))
// \u_instruction_handler|Add2~74  = CARRY(( \u_instruction_handler|img_data_counter [19] ) + ( GND ) + ( \u_instruction_handler|Add2~78  ))

	.dataa(!\u_instruction_handler|img_data_counter [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_instruction_handler|Add2~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_instruction_handler|Add2~73_sumout ),
	.cout(\u_instruction_handler|Add2~74 ),
	.shareout());
// synopsys translate_off
defparam \u_instruction_handler|Add2~73 .extended_lut = "off";
defparam \u_instruction_handler|Add2~73 .lut_mask = 64'h0000FFFF00005555;
defparam \u_instruction_handler|Add2~73 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y5_N9
cyclonev_lcell_comb \u_instruction_handler|img_data_counter~24 (
// Equation(s):
// \u_instruction_handler|img_data_counter~24_combout  = (!\u_instruction_handler|img_reciver|Equal0~5_combout  & (((\u_instruction_handler|Add2~73_sumout )))) # (\u_instruction_handler|img_reciver|Equal0~5_combout  & 
// ((!\u_instruction_handler|img_reciver|Equal0~6_combout  & ((\u_instruction_handler|Add2~73_sumout ))) # (\u_instruction_handler|img_reciver|Equal0~6_combout  & (\u_instruction_handler|Add4~49_sumout ))))

	.dataa(!\u_instruction_handler|img_reciver|Equal0~5_combout ),
	.datab(!\u_instruction_handler|img_reciver|Equal0~6_combout ),
	.datac(!\u_instruction_handler|Add4~49_sumout ),
	.datad(!\u_instruction_handler|Add2~73_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_instruction_handler|img_data_counter~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_instruction_handler|img_data_counter~24 .extended_lut = "off";
defparam \u_instruction_handler|img_data_counter~24 .lut_mask = 64'h01EF01EF01EF01EF;
defparam \u_instruction_handler|img_data_counter~24 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y5_N10
dffeas \u_instruction_handler|img_data_counter[19] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u_instruction_handler|img_data_counter~24_combout ),
	.asdata(vcc),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u_instruction_handler|always0~0_combout ),
	.sload(gnd),
	.ena(\u_instruction_handler|img_data_counter[2]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_instruction_handler|img_data_counter [19]),
	.prn(vcc));
// synopsys translate_off
defparam \u_instruction_handler|img_data_counter[19] .is_wysiwyg = "true";
defparam \u_instruction_handler|img_data_counter[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y5_N54
cyclonev_lcell_comb \u_instruction_handler|Add2~69 (
// Equation(s):
// \u_instruction_handler|Add2~69_sumout  = SUM(( \u_instruction_handler|img_data_counter [20] ) + ( GND ) + ( \u_instruction_handler|Add2~74  ))
// \u_instruction_handler|Add2~70  = CARRY(( \u_instruction_handler|img_data_counter [20] ) + ( GND ) + ( \u_instruction_handler|Add2~74  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_instruction_handler|img_data_counter [20]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_instruction_handler|Add2~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_instruction_handler|Add2~69_sumout ),
	.cout(\u_instruction_handler|Add2~70 ),
	.shareout());
// synopsys translate_off
defparam \u_instruction_handler|Add2~69 .extended_lut = "off";
defparam \u_instruction_handler|Add2~69 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u_instruction_handler|Add2~69 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y4_N0
cyclonev_lcell_comb \u_instruction_handler|Add4~45 (
// Equation(s):
// \u_instruction_handler|Add4~45_sumout  = SUM(( \u_instruction_handler|Add3~73_sumout  ) + ( \u_instruction_handler|img_data_counter [20] ) + ( \u_instruction_handler|Add4~50  ))
// \u_instruction_handler|Add4~46  = CARRY(( \u_instruction_handler|Add3~73_sumout  ) + ( \u_instruction_handler|img_data_counter [20] ) + ( \u_instruction_handler|Add4~50  ))

	.dataa(gnd),
	.datab(!\u_instruction_handler|Add3~73_sumout ),
	.datac(!\u_instruction_handler|img_data_counter [20]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_instruction_handler|Add4~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_instruction_handler|Add4~45_sumout ),
	.cout(\u_instruction_handler|Add4~46 ),
	.shareout());
// synopsys translate_off
defparam \u_instruction_handler|Add4~45 .extended_lut = "off";
defparam \u_instruction_handler|Add4~45 .lut_mask = 64'h0000F0F000003333;
defparam \u_instruction_handler|Add4~45 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y5_N6
cyclonev_lcell_comb \u_instruction_handler|img_data_counter~23 (
// Equation(s):
// \u_instruction_handler|img_data_counter~23_combout  = ( \u_instruction_handler|Add4~45_sumout  & ( ((\u_instruction_handler|img_reciver|Equal0~5_combout  & \u_instruction_handler|img_reciver|Equal0~6_combout )) # (\u_instruction_handler|Add2~69_sumout ) ) 
// ) # ( !\u_instruction_handler|Add4~45_sumout  & ( (\u_instruction_handler|Add2~69_sumout  & ((!\u_instruction_handler|img_reciver|Equal0~5_combout ) # (!\u_instruction_handler|img_reciver|Equal0~6_combout ))) ) )

	.dataa(!\u_instruction_handler|img_reciver|Equal0~5_combout ),
	.datab(!\u_instruction_handler|img_reciver|Equal0~6_combout ),
	.datac(!\u_instruction_handler|Add2~69_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_instruction_handler|Add4~45_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_instruction_handler|img_data_counter~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_instruction_handler|img_data_counter~23 .extended_lut = "off";
defparam \u_instruction_handler|img_data_counter~23 .lut_mask = 64'h0E0E0E0E1F1F1F1F;
defparam \u_instruction_handler|img_data_counter~23 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y5_N7
dffeas \u_instruction_handler|img_data_counter[20] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u_instruction_handler|img_data_counter~23_combout ),
	.asdata(vcc),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u_instruction_handler|always0~0_combout ),
	.sload(gnd),
	.ena(\u_instruction_handler|img_data_counter[2]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_instruction_handler|img_data_counter [20]),
	.prn(vcc));
// synopsys translate_off
defparam \u_instruction_handler|img_data_counter[20] .is_wysiwyg = "true";
defparam \u_instruction_handler|img_data_counter[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y5_N57
cyclonev_lcell_comb \u_instruction_handler|Add2~117 (
// Equation(s):
// \u_instruction_handler|Add2~117_sumout  = SUM(( \u_instruction_handler|img_data_counter [21] ) + ( GND ) + ( \u_instruction_handler|Add2~70  ))
// \u_instruction_handler|Add2~118  = CARRY(( \u_instruction_handler|img_data_counter [21] ) + ( GND ) + ( \u_instruction_handler|Add2~70  ))

	.dataa(!\u_instruction_handler|img_data_counter [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_instruction_handler|Add2~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_instruction_handler|Add2~117_sumout ),
	.cout(\u_instruction_handler|Add2~118 ),
	.shareout());
// synopsys translate_off
defparam \u_instruction_handler|Add2~117 .extended_lut = "off";
defparam \u_instruction_handler|Add2~117 .lut_mask = 64'h0000FFFF00005555;
defparam \u_instruction_handler|Add2~117 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y4_N3
cyclonev_lcell_comb \u_instruction_handler|Add4~93 (
// Equation(s):
// \u_instruction_handler|Add4~93_sumout  = SUM(( \u_instruction_handler|img_data_counter [21] ) + ( \u_instruction_handler|Add3~77_sumout  ) + ( \u_instruction_handler|Add4~46  ))
// \u_instruction_handler|Add4~94  = CARRY(( \u_instruction_handler|img_data_counter [21] ) + ( \u_instruction_handler|Add3~77_sumout  ) + ( \u_instruction_handler|Add4~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_instruction_handler|Add3~77_sumout ),
	.datad(!\u_instruction_handler|img_data_counter [21]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_instruction_handler|Add4~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_instruction_handler|Add4~93_sumout ),
	.cout(\u_instruction_handler|Add4~94 ),
	.shareout());
// synopsys translate_off
defparam \u_instruction_handler|Add4~93 .extended_lut = "off";
defparam \u_instruction_handler|Add4~93 .lut_mask = 64'h0000F0F0000000FF;
defparam \u_instruction_handler|Add4~93 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y5_N24
cyclonev_lcell_comb \u_instruction_handler|img_data_counter~35 (
// Equation(s):
// \u_instruction_handler|img_data_counter~35_combout  = ( \u_instruction_handler|Add2~117_sumout  & ( \u_instruction_handler|Add4~93_sumout  ) ) # ( !\u_instruction_handler|Add2~117_sumout  & ( \u_instruction_handler|Add4~93_sumout  & ( 
// (\u_instruction_handler|img_reciver|Equal0~5_combout  & \u_instruction_handler|img_reciver|Equal0~6_combout ) ) ) ) # ( \u_instruction_handler|Add2~117_sumout  & ( !\u_instruction_handler|Add4~93_sumout  & ( 
// (!\u_instruction_handler|img_reciver|Equal0~5_combout ) # (!\u_instruction_handler|img_reciver|Equal0~6_combout ) ) ) )

	.dataa(gnd),
	.datab(!\u_instruction_handler|img_reciver|Equal0~5_combout ),
	.datac(!\u_instruction_handler|img_reciver|Equal0~6_combout ),
	.datad(gnd),
	.datae(!\u_instruction_handler|Add2~117_sumout ),
	.dataf(!\u_instruction_handler|Add4~93_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_instruction_handler|img_data_counter~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_instruction_handler|img_data_counter~35 .extended_lut = "off";
defparam \u_instruction_handler|img_data_counter~35 .lut_mask = 64'h0000FCFC0303FFFF;
defparam \u_instruction_handler|img_data_counter~35 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y5_N25
dffeas \u_instruction_handler|img_data_counter[21] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u_instruction_handler|img_data_counter~35_combout ),
	.asdata(vcc),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u_instruction_handler|always0~0_combout ),
	.sload(gnd),
	.ena(\u_instruction_handler|img_data_counter[2]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_instruction_handler|img_data_counter [21]),
	.prn(vcc));
// synopsys translate_off
defparam \u_instruction_handler|img_data_counter[21] .is_wysiwyg = "true";
defparam \u_instruction_handler|img_data_counter[21] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y4_N21
cyclonev_lcell_comb \u_instruction_handler|Add3~81 (
// Equation(s):
// \u_instruction_handler|Add3~81_sumout  = SUM(( !\u_instruction_handler|img_data_counter [22] ) + ( GND ) + ( \u_instruction_handler|Add3~78  ))
// \u_instruction_handler|Add3~82  = CARRY(( !\u_instruction_handler|img_data_counter [22] ) + ( GND ) + ( \u_instruction_handler|Add3~78  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_instruction_handler|img_data_counter [22]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_instruction_handler|Add3~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_instruction_handler|Add3~81_sumout ),
	.cout(\u_instruction_handler|Add3~82 ),
	.shareout());
// synopsys translate_off
defparam \u_instruction_handler|Add3~81 .extended_lut = "off";
defparam \u_instruction_handler|Add3~81 .lut_mask = 64'h0000FFFF0000F0F0;
defparam \u_instruction_handler|Add3~81 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y4_N6
cyclonev_lcell_comb \u_instruction_handler|Add4~89 (
// Equation(s):
// \u_instruction_handler|Add4~89_sumout  = SUM(( \u_instruction_handler|Add3~81_sumout  ) + ( \u_instruction_handler|img_data_counter [22] ) + ( \u_instruction_handler|Add4~94  ))
// \u_instruction_handler|Add4~90  = CARRY(( \u_instruction_handler|Add3~81_sumout  ) + ( \u_instruction_handler|img_data_counter [22] ) + ( \u_instruction_handler|Add4~94  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_instruction_handler|img_data_counter [22]),
	.datad(!\u_instruction_handler|Add3~81_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_instruction_handler|Add4~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_instruction_handler|Add4~89_sumout ),
	.cout(\u_instruction_handler|Add4~90 ),
	.shareout());
// synopsys translate_off
defparam \u_instruction_handler|Add4~89 .extended_lut = "off";
defparam \u_instruction_handler|Add4~89 .lut_mask = 64'h0000F0F0000000FF;
defparam \u_instruction_handler|Add4~89 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y4_N30
cyclonev_lcell_comb \u_instruction_handler|Add2~113 (
// Equation(s):
// \u_instruction_handler|Add2~113_sumout  = SUM(( \u_instruction_handler|img_data_counter [22] ) + ( GND ) + ( \u_instruction_handler|Add2~118  ))
// \u_instruction_handler|Add2~114  = CARRY(( \u_instruction_handler|img_data_counter [22] ) + ( GND ) + ( \u_instruction_handler|Add2~118  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_instruction_handler|img_data_counter [22]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_instruction_handler|Add2~118 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_instruction_handler|Add2~113_sumout ),
	.cout(\u_instruction_handler|Add2~114 ),
	.shareout());
// synopsys translate_off
defparam \u_instruction_handler|Add2~113 .extended_lut = "off";
defparam \u_instruction_handler|Add2~113 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u_instruction_handler|Add2~113 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y4_N21
cyclonev_lcell_comb \u_instruction_handler|img_data_counter~34 (
// Equation(s):
// \u_instruction_handler|img_data_counter~34_combout  = ( \u_instruction_handler|Add2~113_sumout  & ( (!\u_instruction_handler|img_reciver|Equal0~6_combout ) # ((!\u_instruction_handler|img_reciver|Equal0~5_combout ) # (\u_instruction_handler|Add4~89_sumout 
// )) ) ) # ( !\u_instruction_handler|Add2~113_sumout  & ( (\u_instruction_handler|img_reciver|Equal0~6_combout  & (\u_instruction_handler|img_reciver|Equal0~5_combout  & \u_instruction_handler|Add4~89_sumout )) ) )

	.dataa(!\u_instruction_handler|img_reciver|Equal0~6_combout ),
	.datab(!\u_instruction_handler|img_reciver|Equal0~5_combout ),
	.datac(!\u_instruction_handler|Add4~89_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_instruction_handler|Add2~113_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_instruction_handler|img_data_counter~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_instruction_handler|img_data_counter~34 .extended_lut = "off";
defparam \u_instruction_handler|img_data_counter~34 .lut_mask = 64'h01010101EFEFEFEF;
defparam \u_instruction_handler|img_data_counter~34 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y4_N22
dffeas \u_instruction_handler|img_data_counter[22] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u_instruction_handler|img_data_counter~34_combout ),
	.asdata(vcc),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u_instruction_handler|always0~0_combout ),
	.sload(gnd),
	.ena(\u_instruction_handler|img_data_counter[2]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_instruction_handler|img_data_counter [22]),
	.prn(vcc));
// synopsys translate_off
defparam \u_instruction_handler|img_data_counter[22] .is_wysiwyg = "true";
defparam \u_instruction_handler|img_data_counter[22] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y4_N24
cyclonev_lcell_comb \u_instruction_handler|Add3~33 (
// Equation(s):
// \u_instruction_handler|Add3~33_sumout  = SUM(( !\u_instruction_handler|img_data_counter [23] ) + ( GND ) + ( \u_instruction_handler|Add3~82  ))
// \u_instruction_handler|Add3~34  = CARRY(( !\u_instruction_handler|img_data_counter [23] ) + ( GND ) + ( \u_instruction_handler|Add3~82  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_instruction_handler|img_data_counter [23]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_instruction_handler|Add3~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_instruction_handler|Add3~33_sumout ),
	.cout(\u_instruction_handler|Add3~34 ),
	.shareout());
// synopsys translate_off
defparam \u_instruction_handler|Add3~33 .extended_lut = "off";
defparam \u_instruction_handler|Add3~33 .lut_mask = 64'h0000FFFF0000F0F0;
defparam \u_instruction_handler|Add3~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y4_N9
cyclonev_lcell_comb \u_instruction_handler|Add4~85 (
// Equation(s):
// \u_instruction_handler|Add4~85_sumout  = SUM(( \u_instruction_handler|img_data_counter [23] ) + ( \u_instruction_handler|Add3~33_sumout  ) + ( \u_instruction_handler|Add4~90  ))
// \u_instruction_handler|Add4~86  = CARRY(( \u_instruction_handler|img_data_counter [23] ) + ( \u_instruction_handler|Add3~33_sumout  ) + ( \u_instruction_handler|Add4~90  ))

	.dataa(!\u_instruction_handler|img_data_counter [23]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_instruction_handler|Add3~33_sumout ),
	.datag(gnd),
	.cin(\u_instruction_handler|Add4~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_instruction_handler|Add4~85_sumout ),
	.cout(\u_instruction_handler|Add4~86 ),
	.shareout());
// synopsys translate_off
defparam \u_instruction_handler|Add4~85 .extended_lut = "off";
defparam \u_instruction_handler|Add4~85 .lut_mask = 64'h0000FF0000005555;
defparam \u_instruction_handler|Add4~85 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y4_N33
cyclonev_lcell_comb \u_instruction_handler|Add2~109 (
// Equation(s):
// \u_instruction_handler|Add2~109_sumout  = SUM(( \u_instruction_handler|img_data_counter [23] ) + ( GND ) + ( \u_instruction_handler|Add2~114  ))
// \u_instruction_handler|Add2~110  = CARRY(( \u_instruction_handler|img_data_counter [23] ) + ( GND ) + ( \u_instruction_handler|Add2~114  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_instruction_handler|img_data_counter [23]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_instruction_handler|Add2~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_instruction_handler|Add2~109_sumout ),
	.cout(\u_instruction_handler|Add2~110 ),
	.shareout());
// synopsys translate_off
defparam \u_instruction_handler|Add2~109 .extended_lut = "off";
defparam \u_instruction_handler|Add2~109 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u_instruction_handler|Add2~109 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y4_N15
cyclonev_lcell_comb \u_instruction_handler|img_data_counter~33 (
// Equation(s):
// \u_instruction_handler|img_data_counter~33_combout  = ( \u_instruction_handler|Add4~85_sumout  & ( \u_instruction_handler|Add2~109_sumout  ) ) # ( !\u_instruction_handler|Add4~85_sumout  & ( \u_instruction_handler|Add2~109_sumout  & ( 
// (!\u_instruction_handler|img_reciver|Equal0~6_combout ) # (!\u_instruction_handler|img_reciver|Equal0~5_combout ) ) ) ) # ( \u_instruction_handler|Add4~85_sumout  & ( !\u_instruction_handler|Add2~109_sumout  & ( 
// (\u_instruction_handler|img_reciver|Equal0~6_combout  & \u_instruction_handler|img_reciver|Equal0~5_combout ) ) ) )

	.dataa(!\u_instruction_handler|img_reciver|Equal0~6_combout ),
	.datab(gnd),
	.datac(!\u_instruction_handler|img_reciver|Equal0~5_combout ),
	.datad(gnd),
	.datae(!\u_instruction_handler|Add4~85_sumout ),
	.dataf(!\u_instruction_handler|Add2~109_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_instruction_handler|img_data_counter~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_instruction_handler|img_data_counter~33 .extended_lut = "off";
defparam \u_instruction_handler|img_data_counter~33 .lut_mask = 64'h00000505FAFAFFFF;
defparam \u_instruction_handler|img_data_counter~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y4_N16
dffeas \u_instruction_handler|img_data_counter[23] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u_instruction_handler|img_data_counter~33_combout ),
	.asdata(vcc),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u_instruction_handler|always0~0_combout ),
	.sload(gnd),
	.ena(\u_instruction_handler|img_data_counter[2]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_instruction_handler|img_data_counter [23]),
	.prn(vcc));
// synopsys translate_off
defparam \u_instruction_handler|img_data_counter[23] .is_wysiwyg = "true";
defparam \u_instruction_handler|img_data_counter[23] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y4_N27
cyclonev_lcell_comb \u_instruction_handler|Add3~1 (
// Equation(s):
// \u_instruction_handler|Add3~1_sumout  = SUM(( !\u_instruction_handler|img_data_counter [24] ) + ( GND ) + ( \u_instruction_handler|Add3~34  ))
// \u_instruction_handler|Add3~2  = CARRY(( !\u_instruction_handler|img_data_counter [24] ) + ( GND ) + ( \u_instruction_handler|Add3~34  ))

	.dataa(!\u_instruction_handler|img_data_counter [24]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_instruction_handler|Add3~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_instruction_handler|Add3~1_sumout ),
	.cout(\u_instruction_handler|Add3~2 ),
	.shareout());
// synopsys translate_off
defparam \u_instruction_handler|Add3~1 .extended_lut = "off";
defparam \u_instruction_handler|Add3~1 .lut_mask = 64'h0000FFFF0000AAAA;
defparam \u_instruction_handler|Add3~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y4_N12
cyclonev_lcell_comb \u_instruction_handler|Add4~81 (
// Equation(s):
// \u_instruction_handler|Add4~81_sumout  = SUM(( \u_instruction_handler|Add3~1_sumout  ) + ( \u_instruction_handler|img_data_counter [24] ) + ( \u_instruction_handler|Add4~86  ))
// \u_instruction_handler|Add4~82  = CARRY(( \u_instruction_handler|Add3~1_sumout  ) + ( \u_instruction_handler|img_data_counter [24] ) + ( \u_instruction_handler|Add4~86  ))

	.dataa(!\u_instruction_handler|img_data_counter [24]),
	.datab(gnd),
	.datac(!\u_instruction_handler|Add3~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_instruction_handler|Add4~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_instruction_handler|Add4~81_sumout ),
	.cout(\u_instruction_handler|Add4~82 ),
	.shareout());
// synopsys translate_off
defparam \u_instruction_handler|Add4~81 .extended_lut = "off";
defparam \u_instruction_handler|Add4~81 .lut_mask = 64'h0000AAAA00000F0F;
defparam \u_instruction_handler|Add4~81 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y4_N36
cyclonev_lcell_comb \u_instruction_handler|Add2~105 (
// Equation(s):
// \u_instruction_handler|Add2~105_sumout  = SUM(( \u_instruction_handler|img_data_counter [24] ) + ( GND ) + ( \u_instruction_handler|Add2~110  ))
// \u_instruction_handler|Add2~106  = CARRY(( \u_instruction_handler|img_data_counter [24] ) + ( GND ) + ( \u_instruction_handler|Add2~110  ))

	.dataa(gnd),
	.datab(!\u_instruction_handler|img_data_counter [24]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_instruction_handler|Add2~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_instruction_handler|Add2~105_sumout ),
	.cout(\u_instruction_handler|Add2~106 ),
	.shareout());
// synopsys translate_off
defparam \u_instruction_handler|Add2~105 .extended_lut = "off";
defparam \u_instruction_handler|Add2~105 .lut_mask = 64'h0000FFFF00003333;
defparam \u_instruction_handler|Add2~105 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y4_N30
cyclonev_lcell_comb \u_instruction_handler|img_data_counter~32 (
// Equation(s):
// \u_instruction_handler|img_data_counter~32_combout  = ( \u_instruction_handler|img_reciver|Equal0~6_combout  & ( (!\u_instruction_handler|img_reciver|Equal0~5_combout  & ((\u_instruction_handler|Add2~105_sumout ))) # 
// (\u_instruction_handler|img_reciver|Equal0~5_combout  & (\u_instruction_handler|Add4~81_sumout )) ) ) # ( !\u_instruction_handler|img_reciver|Equal0~6_combout  & ( \u_instruction_handler|Add2~105_sumout  ) )

	.dataa(!\u_instruction_handler|Add4~81_sumout ),
	.datab(!\u_instruction_handler|Add2~105_sumout ),
	.datac(!\u_instruction_handler|img_reciver|Equal0~5_combout ),
	.datad(gnd),
	.datae(!\u_instruction_handler|img_reciver|Equal0~6_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_instruction_handler|img_data_counter~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_instruction_handler|img_data_counter~32 .extended_lut = "off";
defparam \u_instruction_handler|img_data_counter~32 .lut_mask = 64'h3333353533333535;
defparam \u_instruction_handler|img_data_counter~32 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y4_N31
dffeas \u_instruction_handler|img_data_counter[24] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u_instruction_handler|img_data_counter~32_combout ),
	.asdata(vcc),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u_instruction_handler|always0~0_combout ),
	.sload(gnd),
	.ena(\u_instruction_handler|img_data_counter[2]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_instruction_handler|img_data_counter [24]),
	.prn(vcc));
// synopsys translate_off
defparam \u_instruction_handler|img_data_counter[24] .is_wysiwyg = "true";
defparam \u_instruction_handler|img_data_counter[24] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y4_N30
cyclonev_lcell_comb \u_instruction_handler|Add3~5 (
// Equation(s):
// \u_instruction_handler|Add3~5_sumout  = SUM(( !\u_instruction_handler|img_data_counter [25] ) + ( GND ) + ( \u_instruction_handler|Add3~2  ))
// \u_instruction_handler|Add3~6  = CARRY(( !\u_instruction_handler|img_data_counter [25] ) + ( GND ) + ( \u_instruction_handler|Add3~2  ))

	.dataa(gnd),
	.datab(!\u_instruction_handler|img_data_counter [25]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_instruction_handler|Add3~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_instruction_handler|Add3~5_sumout ),
	.cout(\u_instruction_handler|Add3~6 ),
	.shareout());
// synopsys translate_off
defparam \u_instruction_handler|Add3~5 .extended_lut = "off";
defparam \u_instruction_handler|Add3~5 .lut_mask = 64'h0000FFFF0000CCCC;
defparam \u_instruction_handler|Add3~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y4_N15
cyclonev_lcell_comb \u_instruction_handler|Add4~77 (
// Equation(s):
// \u_instruction_handler|Add4~77_sumout  = SUM(( \u_instruction_handler|img_data_counter [25] ) + ( \u_instruction_handler|Add3~5_sumout  ) + ( \u_instruction_handler|Add4~82  ))
// \u_instruction_handler|Add4~78  = CARRY(( \u_instruction_handler|img_data_counter [25] ) + ( \u_instruction_handler|Add3~5_sumout  ) + ( \u_instruction_handler|Add4~82  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_instruction_handler|img_data_counter [25]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_instruction_handler|Add3~5_sumout ),
	.datag(gnd),
	.cin(\u_instruction_handler|Add4~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_instruction_handler|Add4~77_sumout ),
	.cout(\u_instruction_handler|Add4~78 ),
	.shareout());
// synopsys translate_off
defparam \u_instruction_handler|Add4~77 .extended_lut = "off";
defparam \u_instruction_handler|Add4~77 .lut_mask = 64'h0000FF0000000F0F;
defparam \u_instruction_handler|Add4~77 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y4_N39
cyclonev_lcell_comb \u_instruction_handler|Add2~101 (
// Equation(s):
// \u_instruction_handler|Add2~101_sumout  = SUM(( \u_instruction_handler|img_data_counter [25] ) + ( GND ) + ( \u_instruction_handler|Add2~106  ))
// \u_instruction_handler|Add2~102  = CARRY(( \u_instruction_handler|img_data_counter [25] ) + ( GND ) + ( \u_instruction_handler|Add2~106  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_instruction_handler|img_data_counter [25]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_instruction_handler|Add2~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_instruction_handler|Add2~101_sumout ),
	.cout(\u_instruction_handler|Add2~102 ),
	.shareout());
// synopsys translate_off
defparam \u_instruction_handler|Add2~101 .extended_lut = "off";
defparam \u_instruction_handler|Add2~101 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u_instruction_handler|Add2~101 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y4_N0
cyclonev_lcell_comb \u_instruction_handler|img_data_counter~31 (
// Equation(s):
// \u_instruction_handler|img_data_counter~31_combout  = ( \u_instruction_handler|Add2~101_sumout  & ( (!\u_instruction_handler|img_reciver|Equal0~6_combout ) # ((!\u_instruction_handler|img_reciver|Equal0~5_combout ) # (\u_instruction_handler|Add4~77_sumout 
// )) ) ) # ( !\u_instruction_handler|Add2~101_sumout  & ( (\u_instruction_handler|img_reciver|Equal0~6_combout  & (\u_instruction_handler|img_reciver|Equal0~5_combout  & \u_instruction_handler|Add4~77_sumout )) ) )

	.dataa(!\u_instruction_handler|img_reciver|Equal0~6_combout ),
	.datab(!\u_instruction_handler|img_reciver|Equal0~5_combout ),
	.datac(!\u_instruction_handler|Add4~77_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_instruction_handler|Add2~101_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_instruction_handler|img_data_counter~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_instruction_handler|img_data_counter~31 .extended_lut = "off";
defparam \u_instruction_handler|img_data_counter~31 .lut_mask = 64'h01010101EFEFEFEF;
defparam \u_instruction_handler|img_data_counter~31 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y4_N1
dffeas \u_instruction_handler|img_data_counter[25] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u_instruction_handler|img_data_counter~31_combout ),
	.asdata(vcc),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u_instruction_handler|always0~0_combout ),
	.sload(gnd),
	.ena(\u_instruction_handler|img_data_counter[2]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_instruction_handler|img_data_counter [25]),
	.prn(vcc));
// synopsys translate_off
defparam \u_instruction_handler|img_data_counter[25] .is_wysiwyg = "true";
defparam \u_instruction_handler|img_data_counter[25] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y4_N33
cyclonev_lcell_comb \u_instruction_handler|Add3~9 (
// Equation(s):
// \u_instruction_handler|Add3~9_sumout  = SUM(( !\u_instruction_handler|img_data_counter [26] ) + ( GND ) + ( \u_instruction_handler|Add3~6  ))
// \u_instruction_handler|Add3~10  = CARRY(( !\u_instruction_handler|img_data_counter [26] ) + ( GND ) + ( \u_instruction_handler|Add3~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_instruction_handler|img_data_counter [26]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_instruction_handler|Add3~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_instruction_handler|Add3~9_sumout ),
	.cout(\u_instruction_handler|Add3~10 ),
	.shareout());
// synopsys translate_off
defparam \u_instruction_handler|Add3~9 .extended_lut = "off";
defparam \u_instruction_handler|Add3~9 .lut_mask = 64'h0000FFFF0000F0F0;
defparam \u_instruction_handler|Add3~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y4_N36
cyclonev_lcell_comb \u_instruction_handler|Add3~13 (
// Equation(s):
// \u_instruction_handler|Add3~13_sumout  = SUM(( !\u_instruction_handler|img_data_counter [27] ) + ( GND ) + ( \u_instruction_handler|Add3~10  ))
// \u_instruction_handler|Add3~14  = CARRY(( !\u_instruction_handler|img_data_counter [27] ) + ( GND ) + ( \u_instruction_handler|Add3~10  ))

	.dataa(gnd),
	.datab(!\u_instruction_handler|img_data_counter [27]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_instruction_handler|Add3~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_instruction_handler|Add3~13_sumout ),
	.cout(\u_instruction_handler|Add3~14 ),
	.shareout());
// synopsys translate_off
defparam \u_instruction_handler|Add3~13 .extended_lut = "off";
defparam \u_instruction_handler|Add3~13 .lut_mask = 64'h0000FFFF0000CCCC;
defparam \u_instruction_handler|Add3~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y4_N18
cyclonev_lcell_comb \u_instruction_handler|Add4~41 (
// Equation(s):
// \u_instruction_handler|Add4~41_sumout  = SUM(( \u_instruction_handler|Add3~9_sumout  ) + ( \u_instruction_handler|img_data_counter [26] ) + ( \u_instruction_handler|Add4~78  ))
// \u_instruction_handler|Add4~42  = CARRY(( \u_instruction_handler|Add3~9_sumout  ) + ( \u_instruction_handler|img_data_counter [26] ) + ( \u_instruction_handler|Add4~78  ))

	.dataa(gnd),
	.datab(!\u_instruction_handler|img_data_counter [26]),
	.datac(!\u_instruction_handler|Add3~9_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_instruction_handler|Add4~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_instruction_handler|Add4~41_sumout ),
	.cout(\u_instruction_handler|Add4~42 ),
	.shareout());
// synopsys translate_off
defparam \u_instruction_handler|Add4~41 .extended_lut = "off";
defparam \u_instruction_handler|Add4~41 .lut_mask = 64'h0000CCCC00000F0F;
defparam \u_instruction_handler|Add4~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y4_N21
cyclonev_lcell_comb \u_instruction_handler|Add4~73 (
// Equation(s):
// \u_instruction_handler|Add4~73_sumout  = SUM(( \u_instruction_handler|img_data_counter [27] ) + ( \u_instruction_handler|Add3~13_sumout  ) + ( \u_instruction_handler|Add4~42  ))
// \u_instruction_handler|Add4~74  = CARRY(( \u_instruction_handler|img_data_counter [27] ) + ( \u_instruction_handler|Add3~13_sumout  ) + ( \u_instruction_handler|Add4~42  ))

	.dataa(!\u_instruction_handler|img_data_counter [27]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_instruction_handler|Add3~13_sumout ),
	.datag(gnd),
	.cin(\u_instruction_handler|Add4~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_instruction_handler|Add4~73_sumout ),
	.cout(\u_instruction_handler|Add4~74 ),
	.shareout());
// synopsys translate_off
defparam \u_instruction_handler|Add4~73 .extended_lut = "off";
defparam \u_instruction_handler|Add4~73 .lut_mask = 64'h0000FF0000005555;
defparam \u_instruction_handler|Add4~73 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y4_N42
cyclonev_lcell_comb \u_instruction_handler|Add2~65 (
// Equation(s):
// \u_instruction_handler|Add2~65_sumout  = SUM(( \u_instruction_handler|img_data_counter [26] ) + ( GND ) + ( \u_instruction_handler|Add2~102  ))
// \u_instruction_handler|Add2~66  = CARRY(( \u_instruction_handler|img_data_counter [26] ) + ( GND ) + ( \u_instruction_handler|Add2~102  ))

	.dataa(gnd),
	.datab(!\u_instruction_handler|img_data_counter [26]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_instruction_handler|Add2~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_instruction_handler|Add2~65_sumout ),
	.cout(\u_instruction_handler|Add2~66 ),
	.shareout());
// synopsys translate_off
defparam \u_instruction_handler|Add2~65 .extended_lut = "off";
defparam \u_instruction_handler|Add2~65 .lut_mask = 64'h0000FFFF00003333;
defparam \u_instruction_handler|Add2~65 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y4_N45
cyclonev_lcell_comb \u_instruction_handler|Add2~97 (
// Equation(s):
// \u_instruction_handler|Add2~97_sumout  = SUM(( \u_instruction_handler|img_data_counter [27] ) + ( GND ) + ( \u_instruction_handler|Add2~66  ))
// \u_instruction_handler|Add2~98  = CARRY(( \u_instruction_handler|img_data_counter [27] ) + ( GND ) + ( \u_instruction_handler|Add2~66  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_instruction_handler|img_data_counter [27]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_instruction_handler|Add2~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_instruction_handler|Add2~97_sumout ),
	.cout(\u_instruction_handler|Add2~98 ),
	.shareout());
// synopsys translate_off
defparam \u_instruction_handler|Add2~97 .extended_lut = "off";
defparam \u_instruction_handler|Add2~97 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u_instruction_handler|Add2~97 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y4_N24
cyclonev_lcell_comb \u_instruction_handler|img_data_counter~30 (
// Equation(s):
// \u_instruction_handler|img_data_counter~30_combout  = (!\u_instruction_handler|img_reciver|Equal0~6_combout  & (((\u_instruction_handler|Add2~97_sumout )))) # (\u_instruction_handler|img_reciver|Equal0~6_combout  & 
// ((!\u_instruction_handler|img_reciver|Equal0~5_combout  & ((\u_instruction_handler|Add2~97_sumout ))) # (\u_instruction_handler|img_reciver|Equal0~5_combout  & (\u_instruction_handler|Add4~73_sumout ))))

	.dataa(!\u_instruction_handler|img_reciver|Equal0~6_combout ),
	.datab(!\u_instruction_handler|img_reciver|Equal0~5_combout ),
	.datac(!\u_instruction_handler|Add4~73_sumout ),
	.datad(!\u_instruction_handler|Add2~97_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_instruction_handler|img_data_counter~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_instruction_handler|img_data_counter~30 .extended_lut = "off";
defparam \u_instruction_handler|img_data_counter~30 .lut_mask = 64'h01EF01EF01EF01EF;
defparam \u_instruction_handler|img_data_counter~30 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y4_N25
dffeas \u_instruction_handler|img_data_counter[27] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u_instruction_handler|img_data_counter~30_combout ),
	.asdata(vcc),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u_instruction_handler|always0~0_combout ),
	.sload(gnd),
	.ena(\u_instruction_handler|img_data_counter[2]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_instruction_handler|img_data_counter [27]),
	.prn(vcc));
// synopsys translate_off
defparam \u_instruction_handler|img_data_counter[27] .is_wysiwyg = "true";
defparam \u_instruction_handler|img_data_counter[27] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y4_N39
cyclonev_lcell_comb \u_instruction_handler|Add3~105 (
// Equation(s):
// \u_instruction_handler|Add3~105_sumout  = SUM(( !\u_instruction_handler|img_data_counter [28] ) + ( GND ) + ( \u_instruction_handler|Add3~14  ))
// \u_instruction_handler|Add3~106  = CARRY(( !\u_instruction_handler|img_data_counter [28] ) + ( GND ) + ( \u_instruction_handler|Add3~14  ))

	.dataa(!\u_instruction_handler|img_data_counter [28]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_instruction_handler|Add3~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_instruction_handler|Add3~105_sumout ),
	.cout(\u_instruction_handler|Add3~106 ),
	.shareout());
// synopsys translate_off
defparam \u_instruction_handler|Add3~105 .extended_lut = "off";
defparam \u_instruction_handler|Add3~105 .lut_mask = 64'h0000FFFF0000AAAA;
defparam \u_instruction_handler|Add3~105 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y4_N24
cyclonev_lcell_comb \u_instruction_handler|Add4~69 (
// Equation(s):
// \u_instruction_handler|Add4~69_sumout  = SUM(( \u_instruction_handler|Add3~105_sumout  ) + ( \u_instruction_handler|img_data_counter [28] ) + ( \u_instruction_handler|Add4~74  ))
// \u_instruction_handler|Add4~70  = CARRY(( \u_instruction_handler|Add3~105_sumout  ) + ( \u_instruction_handler|img_data_counter [28] ) + ( \u_instruction_handler|Add4~74  ))

	.dataa(gnd),
	.datab(!\u_instruction_handler|Add3~105_sumout ),
	.datac(!\u_instruction_handler|img_data_counter [28]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_instruction_handler|Add4~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_instruction_handler|Add4~69_sumout ),
	.cout(\u_instruction_handler|Add4~70 ),
	.shareout());
// synopsys translate_off
defparam \u_instruction_handler|Add4~69 .extended_lut = "off";
defparam \u_instruction_handler|Add4~69 .lut_mask = 64'h0000F0F000003333;
defparam \u_instruction_handler|Add4~69 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y4_N48
cyclonev_lcell_comb \u_instruction_handler|Add2~93 (
// Equation(s):
// \u_instruction_handler|Add2~93_sumout  = SUM(( \u_instruction_handler|img_data_counter [28] ) + ( GND ) + ( \u_instruction_handler|Add2~98  ))
// \u_instruction_handler|Add2~94  = CARRY(( \u_instruction_handler|img_data_counter [28] ) + ( GND ) + ( \u_instruction_handler|Add2~98  ))

	.dataa(gnd),
	.datab(!\u_instruction_handler|img_data_counter [28]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_instruction_handler|Add2~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_instruction_handler|Add2~93_sumout ),
	.cout(\u_instruction_handler|Add2~94 ),
	.shareout());
// synopsys translate_off
defparam \u_instruction_handler|Add2~93 .extended_lut = "off";
defparam \u_instruction_handler|Add2~93 .lut_mask = 64'h0000FFFF00003333;
defparam \u_instruction_handler|Add2~93 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y4_N15
cyclonev_lcell_comb \u_instruction_handler|img_data_counter~29 (
// Equation(s):
// \u_instruction_handler|img_data_counter~29_combout  = ( \u_instruction_handler|Add2~93_sumout  & ( (!\u_instruction_handler|img_reciver|Equal0~5_combout ) # ((!\u_instruction_handler|img_reciver|Equal0~6_combout ) # (\u_instruction_handler|Add4~69_sumout 
// )) ) ) # ( !\u_instruction_handler|Add2~93_sumout  & ( (\u_instruction_handler|img_reciver|Equal0~5_combout  & (\u_instruction_handler|img_reciver|Equal0~6_combout  & \u_instruction_handler|Add4~69_sumout )) ) )

	.dataa(!\u_instruction_handler|img_reciver|Equal0~5_combout ),
	.datab(!\u_instruction_handler|img_reciver|Equal0~6_combout ),
	.datac(!\u_instruction_handler|Add4~69_sumout ),
	.datad(gnd),
	.datae(!\u_instruction_handler|Add2~93_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_instruction_handler|img_data_counter~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_instruction_handler|img_data_counter~29 .extended_lut = "off";
defparam \u_instruction_handler|img_data_counter~29 .lut_mask = 64'h0101EFEF0101EFEF;
defparam \u_instruction_handler|img_data_counter~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y4_N16
dffeas \u_instruction_handler|img_data_counter[28] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u_instruction_handler|img_data_counter~29_combout ),
	.asdata(vcc),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u_instruction_handler|always0~0_combout ),
	.sload(gnd),
	.ena(\u_instruction_handler|img_data_counter[2]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_instruction_handler|img_data_counter [28]),
	.prn(vcc));
// synopsys translate_off
defparam \u_instruction_handler|img_data_counter[28] .is_wysiwyg = "true";
defparam \u_instruction_handler|img_data_counter[28] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y4_N42
cyclonev_lcell_comb \u_instruction_handler|Add3~109 (
// Equation(s):
// \u_instruction_handler|Add3~109_sumout  = SUM(( !\u_instruction_handler|img_data_counter [29] ) + ( GND ) + ( \u_instruction_handler|Add3~106  ))
// \u_instruction_handler|Add3~110  = CARRY(( !\u_instruction_handler|img_data_counter [29] ) + ( GND ) + ( \u_instruction_handler|Add3~106  ))

	.dataa(gnd),
	.datab(!\u_instruction_handler|img_data_counter [29]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_instruction_handler|Add3~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_instruction_handler|Add3~109_sumout ),
	.cout(\u_instruction_handler|Add3~110 ),
	.shareout());
// synopsys translate_off
defparam \u_instruction_handler|Add3~109 .extended_lut = "off";
defparam \u_instruction_handler|Add3~109 .lut_mask = 64'h0000FFFF0000CCCC;
defparam \u_instruction_handler|Add3~109 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y4_N27
cyclonev_lcell_comb \u_instruction_handler|Add4~65 (
// Equation(s):
// \u_instruction_handler|Add4~65_sumout  = SUM(( \u_instruction_handler|Add3~109_sumout  ) + ( \u_instruction_handler|img_data_counter [29] ) + ( \u_instruction_handler|Add4~70  ))
// \u_instruction_handler|Add4~66  = CARRY(( \u_instruction_handler|Add3~109_sumout  ) + ( \u_instruction_handler|img_data_counter [29] ) + ( \u_instruction_handler|Add4~70  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_instruction_handler|Add3~109_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_instruction_handler|img_data_counter [29]),
	.datag(gnd),
	.cin(\u_instruction_handler|Add4~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_instruction_handler|Add4~65_sumout ),
	.cout(\u_instruction_handler|Add4~66 ),
	.shareout());
// synopsys translate_off
defparam \u_instruction_handler|Add4~65 .extended_lut = "off";
defparam \u_instruction_handler|Add4~65 .lut_mask = 64'h0000FF0000000F0F;
defparam \u_instruction_handler|Add4~65 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y4_N51
cyclonev_lcell_comb \u_instruction_handler|Add2~89 (
// Equation(s):
// \u_instruction_handler|Add2~89_sumout  = SUM(( \u_instruction_handler|img_data_counter [29] ) + ( GND ) + ( \u_instruction_handler|Add2~94  ))
// \u_instruction_handler|Add2~90  = CARRY(( \u_instruction_handler|img_data_counter [29] ) + ( GND ) + ( \u_instruction_handler|Add2~94  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_instruction_handler|img_data_counter [29]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_instruction_handler|Add2~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_instruction_handler|Add2~89_sumout ),
	.cout(\u_instruction_handler|Add2~90 ),
	.shareout());
// synopsys translate_off
defparam \u_instruction_handler|Add2~89 .extended_lut = "off";
defparam \u_instruction_handler|Add2~89 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u_instruction_handler|Add2~89 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y4_N18
cyclonev_lcell_comb \u_instruction_handler|img_data_counter~28 (
// Equation(s):
// \u_instruction_handler|img_data_counter~28_combout  = ( \u_instruction_handler|Add2~89_sumout  & ( (!\u_instruction_handler|img_reciver|Equal0~6_combout ) # ((!\u_instruction_handler|img_reciver|Equal0~5_combout ) # (\u_instruction_handler|Add4~65_sumout 
// )) ) ) # ( !\u_instruction_handler|Add2~89_sumout  & ( (\u_instruction_handler|img_reciver|Equal0~6_combout  & (\u_instruction_handler|img_reciver|Equal0~5_combout  & \u_instruction_handler|Add4~65_sumout )) ) )

	.dataa(!\u_instruction_handler|img_reciver|Equal0~6_combout ),
	.datab(!\u_instruction_handler|img_reciver|Equal0~5_combout ),
	.datac(!\u_instruction_handler|Add4~65_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_instruction_handler|Add2~89_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_instruction_handler|img_data_counter~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_instruction_handler|img_data_counter~28 .extended_lut = "off";
defparam \u_instruction_handler|img_data_counter~28 .lut_mask = 64'h01010101EFEFEFEF;
defparam \u_instruction_handler|img_data_counter~28 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y4_N19
dffeas \u_instruction_handler|img_data_counter[29] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u_instruction_handler|img_data_counter~28_combout ),
	.asdata(vcc),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u_instruction_handler|always0~0_combout ),
	.sload(gnd),
	.ena(\u_instruction_handler|img_data_counter[2]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_instruction_handler|img_data_counter [29]),
	.prn(vcc));
// synopsys translate_off
defparam \u_instruction_handler|img_data_counter[29] .is_wysiwyg = "true";
defparam \u_instruction_handler|img_data_counter[29] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y4_N45
cyclonev_lcell_comb \u_instruction_handler|Add3~113 (
// Equation(s):
// \u_instruction_handler|Add3~113_sumout  = SUM(( !\u_instruction_handler|img_data_counter [30] ) + ( GND ) + ( \u_instruction_handler|Add3~110  ))
// \u_instruction_handler|Add3~114  = CARRY(( !\u_instruction_handler|img_data_counter [30] ) + ( GND ) + ( \u_instruction_handler|Add3~110  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_instruction_handler|img_data_counter [30]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_instruction_handler|Add3~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_instruction_handler|Add3~113_sumout ),
	.cout(\u_instruction_handler|Add3~114 ),
	.shareout());
// synopsys translate_off
defparam \u_instruction_handler|Add3~113 .extended_lut = "off";
defparam \u_instruction_handler|Add3~113 .lut_mask = 64'h0000FFFF0000F0F0;
defparam \u_instruction_handler|Add3~113 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y4_N30
cyclonev_lcell_comb \u_instruction_handler|Add4~61 (
// Equation(s):
// \u_instruction_handler|Add4~61_sumout  = SUM(( \u_instruction_handler|Add3~113_sumout  ) + ( \u_instruction_handler|img_data_counter [30] ) + ( \u_instruction_handler|Add4~66  ))
// \u_instruction_handler|Add4~62  = CARRY(( \u_instruction_handler|Add3~113_sumout  ) + ( \u_instruction_handler|img_data_counter [30] ) + ( \u_instruction_handler|Add4~66  ))

	.dataa(gnd),
	.datab(!\u_instruction_handler|img_data_counter [30]),
	.datac(!\u_instruction_handler|Add3~113_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_instruction_handler|Add4~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_instruction_handler|Add4~61_sumout ),
	.cout(\u_instruction_handler|Add4~62 ),
	.shareout());
// synopsys translate_off
defparam \u_instruction_handler|Add4~61 .extended_lut = "off";
defparam \u_instruction_handler|Add4~61 .lut_mask = 64'h0000CCCC00000F0F;
defparam \u_instruction_handler|Add4~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y4_N54
cyclonev_lcell_comb \u_instruction_handler|Add2~85 (
// Equation(s):
// \u_instruction_handler|Add2~85_sumout  = SUM(( \u_instruction_handler|img_data_counter [30] ) + ( GND ) + ( \u_instruction_handler|Add2~90  ))
// \u_instruction_handler|Add2~86  = CARRY(( \u_instruction_handler|img_data_counter [30] ) + ( GND ) + ( \u_instruction_handler|Add2~90  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_instruction_handler|img_data_counter [30]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_instruction_handler|Add2~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_instruction_handler|Add2~85_sumout ),
	.cout(\u_instruction_handler|Add2~86 ),
	.shareout());
// synopsys translate_off
defparam \u_instruction_handler|Add2~85 .extended_lut = "off";
defparam \u_instruction_handler|Add2~85 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u_instruction_handler|Add2~85 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y4_N27
cyclonev_lcell_comb \u_instruction_handler|img_data_counter~27 (
// Equation(s):
// \u_instruction_handler|img_data_counter~27_combout  = (!\u_instruction_handler|img_reciver|Equal0~6_combout  & (((\u_instruction_handler|Add2~85_sumout )))) # (\u_instruction_handler|img_reciver|Equal0~6_combout  & 
// ((!\u_instruction_handler|img_reciver|Equal0~5_combout  & ((\u_instruction_handler|Add2~85_sumout ))) # (\u_instruction_handler|img_reciver|Equal0~5_combout  & (\u_instruction_handler|Add4~61_sumout ))))

	.dataa(!\u_instruction_handler|img_reciver|Equal0~6_combout ),
	.datab(!\u_instruction_handler|img_reciver|Equal0~5_combout ),
	.datac(!\u_instruction_handler|Add4~61_sumout ),
	.datad(!\u_instruction_handler|Add2~85_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_instruction_handler|img_data_counter~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_instruction_handler|img_data_counter~27 .extended_lut = "off";
defparam \u_instruction_handler|img_data_counter~27 .lut_mask = 64'h01EF01EF01EF01EF;
defparam \u_instruction_handler|img_data_counter~27 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y4_N29
dffeas \u_instruction_handler|img_data_counter[30] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u_instruction_handler|img_data_counter~27_combout ),
	.asdata(vcc),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u_instruction_handler|always0~0_combout ),
	.sload(gnd),
	.ena(\u_instruction_handler|img_data_counter[2]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_instruction_handler|img_data_counter [30]),
	.prn(vcc));
// synopsys translate_off
defparam \u_instruction_handler|img_data_counter[30] .is_wysiwyg = "true";
defparam \u_instruction_handler|img_data_counter[30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y4_N33
cyclonev_lcell_comb \u_instruction_handler|Add4~57 (
// Equation(s):
// \u_instruction_handler|Add4~57_sumout  = SUM(( \u_instruction_handler|Add3~117_sumout  ) + ( \u_instruction_handler|img_data_counter [31] ) + ( \u_instruction_handler|Add4~62  ))

	.dataa(!\u_instruction_handler|img_data_counter [31]),
	.datab(gnd),
	.datac(!\u_instruction_handler|Add3~117_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_instruction_handler|Add4~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_instruction_handler|Add4~57_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_instruction_handler|Add4~57 .extended_lut = "off";
defparam \u_instruction_handler|Add4~57 .lut_mask = 64'h0000AAAA00000F0F;
defparam \u_instruction_handler|Add4~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y4_N57
cyclonev_lcell_comb \u_instruction_handler|Add2~81 (
// Equation(s):
// \u_instruction_handler|Add2~81_sumout  = SUM(( \u_instruction_handler|img_data_counter [31] ) + ( GND ) + ( \u_instruction_handler|Add2~86  ))

	.dataa(!\u_instruction_handler|img_data_counter [31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_instruction_handler|Add2~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_instruction_handler|Add2~81_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_instruction_handler|Add2~81 .extended_lut = "off";
defparam \u_instruction_handler|Add2~81 .lut_mask = 64'h0000FFFF00005555;
defparam \u_instruction_handler|Add2~81 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y4_N9
cyclonev_lcell_comb \u_instruction_handler|img_data_counter~26 (
// Equation(s):
// \u_instruction_handler|img_data_counter~26_combout  = ( \u_instruction_handler|Add2~81_sumout  & ( \u_instruction_handler|img_reciver|Equal0~6_combout  & ( (!\u_instruction_handler|img_reciver|Equal0~5_combout ) # (\u_instruction_handler|Add4~57_sumout ) 
// ) ) ) # ( !\u_instruction_handler|Add2~81_sumout  & ( \u_instruction_handler|img_reciver|Equal0~6_combout  & ( (\u_instruction_handler|Add4~57_sumout  & \u_instruction_handler|img_reciver|Equal0~5_combout ) ) ) ) # ( \u_instruction_handler|Add2~81_sumout  
// & ( !\u_instruction_handler|img_reciver|Equal0~6_combout  ) )

	.dataa(!\u_instruction_handler|Add4~57_sumout ),
	.datab(gnd),
	.datac(!\u_instruction_handler|img_reciver|Equal0~5_combout ),
	.datad(gnd),
	.datae(!\u_instruction_handler|Add2~81_sumout ),
	.dataf(!\u_instruction_handler|img_reciver|Equal0~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_instruction_handler|img_data_counter~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_instruction_handler|img_data_counter~26 .extended_lut = "off";
defparam \u_instruction_handler|img_data_counter~26 .lut_mask = 64'h0000FFFF0505F5F5;
defparam \u_instruction_handler|img_data_counter~26 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y4_N10
dffeas \u_instruction_handler|img_data_counter[31] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u_instruction_handler|img_data_counter~26_combout ),
	.asdata(vcc),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u_instruction_handler|always0~0_combout ),
	.sload(gnd),
	.ena(\u_instruction_handler|img_data_counter[2]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_instruction_handler|img_data_counter [31]),
	.prn(vcc));
// synopsys translate_off
defparam \u_instruction_handler|img_data_counter[31] .is_wysiwyg = "true";
defparam \u_instruction_handler|img_data_counter[31] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y4_N48
cyclonev_lcell_comb \u_instruction_handler|Add3~117 (
// Equation(s):
// \u_instruction_handler|Add3~117_sumout  = SUM(( !\u_instruction_handler|img_data_counter [31] ) + ( GND ) + ( \u_instruction_handler|Add3~114  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_instruction_handler|img_data_counter [31]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_instruction_handler|Add3~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_instruction_handler|Add3~117_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_instruction_handler|Add3~117 .extended_lut = "off";
defparam \u_instruction_handler|Add3~117 .lut_mask = 64'h0000FFFF0000F0F0;
defparam \u_instruction_handler|Add3~117 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y6_N48
cyclonev_lcell_comb \u_instruction_handler|img_reciver|Equal0~6 (
// Equation(s):
// \u_instruction_handler|img_reciver|Equal0~6_combout  = ( !\u_instruction_handler|Add3~109_sumout  & ( !\u_instruction_handler|Add3~105_sumout  & ( (!\u_instruction_handler|Add3~117_sumout  & !\u_instruction_handler|Add3~113_sumout ) ) ) )

	.dataa(!\u_instruction_handler|Add3~117_sumout ),
	.datab(gnd),
	.datac(!\u_instruction_handler|Add3~113_sumout ),
	.datad(gnd),
	.datae(!\u_instruction_handler|Add3~109_sumout ),
	.dataf(!\u_instruction_handler|Add3~105_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_instruction_handler|img_reciver|Equal0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_instruction_handler|img_reciver|Equal0~6 .extended_lut = "off";
defparam \u_instruction_handler|img_reciver|Equal0~6 .lut_mask = 64'hA0A0000000000000;
defparam \u_instruction_handler|img_reciver|Equal0~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y4_N3
cyclonev_lcell_comb \u_instruction_handler|img_data_counter~22 (
// Equation(s):
// \u_instruction_handler|img_data_counter~22_combout  = ( \u_instruction_handler|Add2~65_sumout  & ( (!\u_instruction_handler|img_reciver|Equal0~6_combout ) # ((!\u_instruction_handler|img_reciver|Equal0~5_combout ) # (\u_instruction_handler|Add4~41_sumout 
// )) ) ) # ( !\u_instruction_handler|Add2~65_sumout  & ( (\u_instruction_handler|img_reciver|Equal0~6_combout  & (\u_instruction_handler|img_reciver|Equal0~5_combout  & \u_instruction_handler|Add4~41_sumout )) ) )

	.dataa(!\u_instruction_handler|img_reciver|Equal0~6_combout ),
	.datab(!\u_instruction_handler|img_reciver|Equal0~5_combout ),
	.datac(!\u_instruction_handler|Add4~41_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_instruction_handler|Add2~65_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_instruction_handler|img_data_counter~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_instruction_handler|img_data_counter~22 .extended_lut = "off";
defparam \u_instruction_handler|img_data_counter~22 .lut_mask = 64'h01010101EFEFEFEF;
defparam \u_instruction_handler|img_data_counter~22 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y4_N4
dffeas \u_instruction_handler|img_data_counter[26] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u_instruction_handler|img_data_counter~22_combout ),
	.asdata(vcc),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u_instruction_handler|always0~0_combout ),
	.sload(gnd),
	.ena(\u_instruction_handler|img_data_counter[2]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_instruction_handler|img_data_counter [26]),
	.prn(vcc));
// synopsys translate_off
defparam \u_instruction_handler|img_data_counter[26] .is_wysiwyg = "true";
defparam \u_instruction_handler|img_data_counter[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y5_N39
cyclonev_lcell_comb \u_instruction_handler|img_reciver|Equal0~0 (
// Equation(s):
// \u_instruction_handler|img_reciver|Equal0~0_combout  = ( !\u_instruction_handler|Add3~61_sumout  & ( !\u_instruction_handler|Add3~57_sumout  ) )

	.dataa(!\u_instruction_handler|Add3~57_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\u_instruction_handler|Add3~61_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_instruction_handler|img_reciver|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_instruction_handler|img_reciver|Equal0~0 .extended_lut = "off";
defparam \u_instruction_handler|img_reciver|Equal0~0 .lut_mask = 64'hAAAA0000AAAA0000;
defparam \u_instruction_handler|img_reciver|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y5_N6
cyclonev_lcell_comb \u_instruction_handler|img_reciver|Equal0~1 (
// Equation(s):
// \u_instruction_handler|img_reciver|Equal0~1_combout  = ( !\u_instruction_handler|Add3~45_sumout  & ( !\u_instruction_handler|Add3~41_sumout  & ( (!\u_instruction_handler|Add3~49_sumout  & (!\u_instruction_handler|Add3~53_sumout  & 
// (!\u_instruction_handler|Add3~37_sumout  & \u_instruction_handler|img_reciver|Equal0~0_combout ))) ) ) )

	.dataa(!\u_instruction_handler|Add3~49_sumout ),
	.datab(!\u_instruction_handler|Add3~53_sumout ),
	.datac(!\u_instruction_handler|Add3~37_sumout ),
	.datad(!\u_instruction_handler|img_reciver|Equal0~0_combout ),
	.datae(!\u_instruction_handler|Add3~45_sumout ),
	.dataf(!\u_instruction_handler|Add3~41_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_instruction_handler|img_reciver|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_instruction_handler|img_reciver|Equal0~1 .extended_lut = "off";
defparam \u_instruction_handler|img_reciver|Equal0~1 .lut_mask = 64'h0080000000000000;
defparam \u_instruction_handler|img_reciver|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y5_N0
cyclonev_lcell_comb \u_instruction_handler|img_reciver|Equal0~2 (
// Equation(s):
// \u_instruction_handler|img_reciver|Equal0~2_combout  = ( !\u_instruction_handler|Add3~21_sumout  & ( !\u_instruction_handler|Add3~17_sumout  & ( (!\u_instruction_handler|Add3~29_sumout  & (!\u_instruction_handler|Add3~25_sumout  & 
// (!\u_instruction_handler|Add3~33_sumout  & \u_instruction_handler|img_reciver|Equal0~1_combout ))) ) ) )

	.dataa(!\u_instruction_handler|Add3~29_sumout ),
	.datab(!\u_instruction_handler|Add3~25_sumout ),
	.datac(!\u_instruction_handler|Add3~33_sumout ),
	.datad(!\u_instruction_handler|img_reciver|Equal0~1_combout ),
	.datae(!\u_instruction_handler|Add3~21_sumout ),
	.dataf(!\u_instruction_handler|Add3~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_instruction_handler|img_reciver|Equal0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_instruction_handler|img_reciver|Equal0~2 .extended_lut = "off";
defparam \u_instruction_handler|img_reciver|Equal0~2 .lut_mask = 64'h0080000000000000;
defparam \u_instruction_handler|img_reciver|Equal0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y5_N42
cyclonev_lcell_comb \u_instruction_handler|img_reciver|Equal0~3 (
// Equation(s):
// \u_instruction_handler|img_reciver|Equal0~3_combout  = ( !\u_instruction_handler|Add3~97_sumout  & ( !\u_instruction_handler|Add3~85_sumout  & ( (!\u_instruction_handler|Add3~101_sumout  & (!\u_instruction_handler|Add3~93_sumout  & 
// !\u_instruction_handler|Add3~89_sumout )) ) ) )

	.dataa(!\u_instruction_handler|Add3~101_sumout ),
	.datab(!\u_instruction_handler|Add3~93_sumout ),
	.datac(!\u_instruction_handler|Add3~89_sumout ),
	.datad(gnd),
	.datae(!\u_instruction_handler|Add3~97_sumout ),
	.dataf(!\u_instruction_handler|Add3~85_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_instruction_handler|img_reciver|Equal0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_instruction_handler|img_reciver|Equal0~3 .extended_lut = "off";
defparam \u_instruction_handler|img_reciver|Equal0~3 .lut_mask = 64'h8080000000000000;
defparam \u_instruction_handler|img_reciver|Equal0~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y4_N54
cyclonev_lcell_comb \u_instruction_handler|img_reciver|Equal0~4 (
// Equation(s):
// \u_instruction_handler|img_reciver|Equal0~4_combout  = ( !\u_instruction_handler|Add3~65_sumout  & ( \u_instruction_handler|img_reciver|Equal0~3_combout  & ( (!\u_instruction_handler|Add3~77_sumout  & (!\u_instruction_handler|Add3~69_sumout  & 
// (!\u_instruction_handler|Add3~81_sumout  & !\u_instruction_handler|Add3~73_sumout ))) ) ) )

	.dataa(!\u_instruction_handler|Add3~77_sumout ),
	.datab(!\u_instruction_handler|Add3~69_sumout ),
	.datac(!\u_instruction_handler|Add3~81_sumout ),
	.datad(!\u_instruction_handler|Add3~73_sumout ),
	.datae(!\u_instruction_handler|Add3~65_sumout ),
	.dataf(!\u_instruction_handler|img_reciver|Equal0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_instruction_handler|img_reciver|Equal0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_instruction_handler|img_reciver|Equal0~4 .extended_lut = "off";
defparam \u_instruction_handler|img_reciver|Equal0~4 .lut_mask = 64'h0000000080000000;
defparam \u_instruction_handler|img_reciver|Equal0~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y4_N54
cyclonev_lcell_comb \u_instruction_handler|img_reciver|Equal0~5 (
// Equation(s):
// \u_instruction_handler|img_reciver|Equal0~5_combout  = ( !\u_instruction_handler|Add3~1_sumout  & ( !\u_instruction_handler|Add3~13_sumout  & ( (!\u_instruction_handler|Add3~9_sumout  & (\u_instruction_handler|img_reciver|Equal0~2_combout  & 
// (!\u_instruction_handler|Add3~5_sumout  & \u_instruction_handler|img_reciver|Equal0~4_combout ))) ) ) )

	.dataa(!\u_instruction_handler|Add3~9_sumout ),
	.datab(!\u_instruction_handler|img_reciver|Equal0~2_combout ),
	.datac(!\u_instruction_handler|Add3~5_sumout ),
	.datad(!\u_instruction_handler|img_reciver|Equal0~4_combout ),
	.datae(!\u_instruction_handler|Add3~1_sumout ),
	.dataf(!\u_instruction_handler|Add3~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_instruction_handler|img_reciver|Equal0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_instruction_handler|img_reciver|Equal0~5 .extended_lut = "off";
defparam \u_instruction_handler|img_reciver|Equal0~5 .lut_mask = 64'h0020000000000000;
defparam \u_instruction_handler|img_reciver|Equal0~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y5_N48
cyclonev_lcell_comb \u_instruction_handler|img_data_counter~5 (
// Equation(s):
// \u_instruction_handler|img_data_counter~5_combout  = ( \u_instruction_handler|Add2~9_sumout  & ( (!\u_instruction_handler|img_reciver|Equal0~5_combout ) # ((!\u_instruction_handler|img_reciver|Equal0~6_combout ) # (\u_instruction_handler|Add4~9_sumout )) 
// ) ) # ( !\u_instruction_handler|Add2~9_sumout  & ( (\u_instruction_handler|img_reciver|Equal0~5_combout  & (\u_instruction_handler|img_reciver|Equal0~6_combout  & \u_instruction_handler|Add4~9_sumout )) ) )

	.dataa(!\u_instruction_handler|img_reciver|Equal0~5_combout ),
	.datab(!\u_instruction_handler|img_reciver|Equal0~6_combout ),
	.datac(!\u_instruction_handler|Add4~9_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_instruction_handler|Add2~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_instruction_handler|img_data_counter~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_instruction_handler|img_data_counter~5 .extended_lut = "off";
defparam \u_instruction_handler|img_data_counter~5 .lut_mask = 64'h01010101EFEFEFEF;
defparam \u_instruction_handler|img_data_counter~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y5_N49
dffeas \u_instruction_handler|img_data_counter[15] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u_instruction_handler|img_data_counter~5_combout ),
	.asdata(vcc),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u_instruction_handler|always0~0_combout ),
	.sload(gnd),
	.ena(\u_instruction_handler|img_data_counter[2]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_instruction_handler|img_data_counter [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u_instruction_handler|img_data_counter[15] .is_wysiwyg = "true";
defparam \u_instruction_handler|img_data_counter[15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y3_N3
cyclonev_lcell_comb \u_instruction_handler|img_reciver|LessThan1~0 (
// Equation(s):
// \u_instruction_handler|img_reciver|LessThan1~0_combout  = ( \u_instruction_handler|img_data_lenght [15] & ( !\u_instruction_handler|img_data_counter [15] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\u_instruction_handler|img_data_lenght [15]),
	.dataf(!\u_instruction_handler|img_data_counter [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_instruction_handler|img_reciver|LessThan1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_instruction_handler|img_reciver|LessThan1~0 .extended_lut = "off";
defparam \u_instruction_handler|img_reciver|LessThan1~0 .lut_mask = 64'h0000FFFF00000000;
defparam \u_instruction_handler|img_reciver|LessThan1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y5_N39
cyclonev_lcell_comb \u_instruction_handler|img_reciver|LessThan1~5 (
// Equation(s):
// \u_instruction_handler|img_reciver|LessThan1~5_combout  = ( \u_instruction_handler|img_data_counter [5] & ( !\u_instruction_handler|img_data_lenght [5] ) ) # ( !\u_instruction_handler|img_data_counter [5] & ( \u_instruction_handler|img_data_lenght [5] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u_instruction_handler|img_data_lenght [5]),
	.datae(gnd),
	.dataf(!\u_instruction_handler|img_data_counter [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_instruction_handler|img_reciver|LessThan1~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_instruction_handler|img_reciver|LessThan1~5 .extended_lut = "off";
defparam \u_instruction_handler|img_reciver|LessThan1~5 .lut_mask = 64'h00FF00FFFF00FF00;
defparam \u_instruction_handler|img_reciver|LessThan1~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y5_N0
cyclonev_lcell_comb \u_instruction_handler|img_reciver|LessThan1~6 (
// Equation(s):
// \u_instruction_handler|img_reciver|LessThan1~6_combout  = ( \u_instruction_handler|img_data_counter [0] & ( \u_instruction_handler|img_data_lenght [0] & ( (!\u_instruction_handler|img_data_counter [2] & (((\u_instruction_handler|img_data_lenght [1] & 
// !\u_instruction_handler|img_data_counter [1])) # (\u_instruction_handler|img_data_lenght [2]))) # (\u_instruction_handler|img_data_counter [2] & (\u_instruction_handler|img_data_lenght [1] & (!\u_instruction_handler|img_data_counter [1] & 
// \u_instruction_handler|img_data_lenght [2]))) ) ) ) # ( !\u_instruction_handler|img_data_counter [0] & ( \u_instruction_handler|img_data_lenght [0] & ( (!\u_instruction_handler|img_data_counter [2] & (((!\u_instruction_handler|img_data_counter [1]) # 
// (\u_instruction_handler|img_data_lenght [2])) # (\u_instruction_handler|img_data_lenght [1]))) # (\u_instruction_handler|img_data_counter [2] & (\u_instruction_handler|img_data_lenght [2] & ((!\u_instruction_handler|img_data_counter [1]) # 
// (\u_instruction_handler|img_data_lenght [1])))) ) ) ) # ( \u_instruction_handler|img_data_counter [0] & ( !\u_instruction_handler|img_data_lenght [0] & ( (!\u_instruction_handler|img_data_counter [2] & (((\u_instruction_handler|img_data_lenght [1] & 
// !\u_instruction_handler|img_data_counter [1])) # (\u_instruction_handler|img_data_lenght [2]))) # (\u_instruction_handler|img_data_counter [2] & (\u_instruction_handler|img_data_lenght [1] & (!\u_instruction_handler|img_data_counter [1] & 
// \u_instruction_handler|img_data_lenght [2]))) ) ) ) # ( !\u_instruction_handler|img_data_counter [0] & ( !\u_instruction_handler|img_data_lenght [0] & ( (!\u_instruction_handler|img_data_counter [2] & (((\u_instruction_handler|img_data_lenght [1] & 
// !\u_instruction_handler|img_data_counter [1])) # (\u_instruction_handler|img_data_lenght [2]))) # (\u_instruction_handler|img_data_counter [2] & (\u_instruction_handler|img_data_lenght [1] & (!\u_instruction_handler|img_data_counter [1] & 
// \u_instruction_handler|img_data_lenght [2]))) ) ) )

	.dataa(!\u_instruction_handler|img_data_lenght [1]),
	.datab(!\u_instruction_handler|img_data_counter [2]),
	.datac(!\u_instruction_handler|img_data_counter [1]),
	.datad(!\u_instruction_handler|img_data_lenght [2]),
	.datae(!\u_instruction_handler|img_data_counter [0]),
	.dataf(!\u_instruction_handler|img_data_lenght [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_instruction_handler|img_reciver|LessThan1~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_instruction_handler|img_reciver|LessThan1~6 .extended_lut = "off";
defparam \u_instruction_handler|img_reciver|LessThan1~6 .lut_mask = 64'h40DC40DCC4FD40DC;
defparam \u_instruction_handler|img_reciver|LessThan1~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y5_N18
cyclonev_lcell_comb \u_instruction_handler|img_reciver|LessThan1~7 (
// Equation(s):
// \u_instruction_handler|img_reciver|LessThan1~7_combout  = ( \u_instruction_handler|img_data_counter [4] & ( \u_instruction_handler|img_data_counter [3] & ( (\u_instruction_handler|img_data_lenght [3] & 
// (!\u_instruction_handler|img_reciver|LessThan1~5_combout  & (\u_instruction_handler|img_reciver|LessThan1~6_combout  & \u_instruction_handler|img_data_lenght [4]))) ) ) ) # ( !\u_instruction_handler|img_data_counter [4] & ( 
// \u_instruction_handler|img_data_counter [3] & ( (!\u_instruction_handler|img_reciver|LessThan1~5_combout  & (((\u_instruction_handler|img_data_lenght [3] & \u_instruction_handler|img_reciver|LessThan1~6_combout )) # (\u_instruction_handler|img_data_lenght 
// [4]))) ) ) ) # ( \u_instruction_handler|img_data_counter [4] & ( !\u_instruction_handler|img_data_counter [3] & ( (!\u_instruction_handler|img_reciver|LessThan1~5_combout  & (\u_instruction_handler|img_data_lenght [4] & 
// ((\u_instruction_handler|img_reciver|LessThan1~6_combout ) # (\u_instruction_handler|img_data_lenght [3])))) ) ) ) # ( !\u_instruction_handler|img_data_counter [4] & ( !\u_instruction_handler|img_data_counter [3] & ( 
// (!\u_instruction_handler|img_reciver|LessThan1~5_combout  & (((\u_instruction_handler|img_data_lenght [4]) # (\u_instruction_handler|img_reciver|LessThan1~6_combout )) # (\u_instruction_handler|img_data_lenght [3]))) ) ) )

	.dataa(!\u_instruction_handler|img_data_lenght [3]),
	.datab(!\u_instruction_handler|img_reciver|LessThan1~5_combout ),
	.datac(!\u_instruction_handler|img_reciver|LessThan1~6_combout ),
	.datad(!\u_instruction_handler|img_data_lenght [4]),
	.datae(!\u_instruction_handler|img_data_counter [4]),
	.dataf(!\u_instruction_handler|img_data_counter [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_instruction_handler|img_reciver|LessThan1~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_instruction_handler|img_reciver|LessThan1~7 .extended_lut = "off";
defparam \u_instruction_handler|img_reciver|LessThan1~7 .lut_mask = 64'h4CCC004C04CC0004;
defparam \u_instruction_handler|img_reciver|LessThan1~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y5_N15
cyclonev_lcell_comb \u_instruction_handler|img_reciver|LessThan1~4 (
// Equation(s):
// \u_instruction_handler|img_reciver|LessThan1~4_combout  = ( !\u_instruction_handler|img_data_counter [5] & ( \u_instruction_handler|img_data_lenght [5] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u_instruction_handler|img_data_lenght [5]),
	.datae(gnd),
	.dataf(!\u_instruction_handler|img_data_counter [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_instruction_handler|img_reciver|LessThan1~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_instruction_handler|img_reciver|LessThan1~4 .extended_lut = "off";
defparam \u_instruction_handler|img_reciver|LessThan1~4 .lut_mask = 64'h00FF00FF00000000;
defparam \u_instruction_handler|img_reciver|LessThan1~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y5_N48
cyclonev_lcell_comb \u_instruction_handler|img_reciver|LessThan1~8 (
// Equation(s):
// \u_instruction_handler|img_reciver|LessThan1~8_combout  = ( \u_instruction_handler|img_data_lenght [6] & ( \u_instruction_handler|img_reciver|LessThan1~4_combout  & ( (\u_instruction_handler|img_data_counter [7] & !\u_instruction_handler|img_data_lenght 
// [7]) ) ) ) # ( !\u_instruction_handler|img_data_lenght [6] & ( \u_instruction_handler|img_reciver|LessThan1~4_combout  & ( (!\u_instruction_handler|img_data_counter [7] & (!\u_instruction_handler|img_data_lenght [7] & 
// \u_instruction_handler|img_data_counter [6])) # (\u_instruction_handler|img_data_counter [7] & ((!\u_instruction_handler|img_data_lenght [7]) # (\u_instruction_handler|img_data_counter [6]))) ) ) ) # ( \u_instruction_handler|img_data_lenght [6] & ( 
// !\u_instruction_handler|img_reciver|LessThan1~4_combout  & ( (!\u_instruction_handler|img_data_counter [7] & (!\u_instruction_handler|img_reciver|LessThan1~7_combout  & (!\u_instruction_handler|img_data_lenght [7] & \u_instruction_handler|img_data_counter 
// [6]))) # (\u_instruction_handler|img_data_counter [7] & ((!\u_instruction_handler|img_data_lenght [7]) # ((!\u_instruction_handler|img_reciver|LessThan1~7_combout  & \u_instruction_handler|img_data_counter [6])))) ) ) ) # ( 
// !\u_instruction_handler|img_data_lenght [6] & ( !\u_instruction_handler|img_reciver|LessThan1~4_combout  & ( (!\u_instruction_handler|img_data_counter [7] & (!\u_instruction_handler|img_data_lenght [7] & 
// ((!\u_instruction_handler|img_reciver|LessThan1~7_combout ) # (\u_instruction_handler|img_data_counter [6])))) # (\u_instruction_handler|img_data_counter [7] & ((!\u_instruction_handler|img_reciver|LessThan1~7_combout ) # 
// ((!\u_instruction_handler|img_data_lenght [7]) # (\u_instruction_handler|img_data_counter [6])))) ) ) )

	.dataa(!\u_instruction_handler|img_reciver|LessThan1~7_combout ),
	.datab(!\u_instruction_handler|img_data_counter [7]),
	.datac(!\u_instruction_handler|img_data_lenght [7]),
	.datad(!\u_instruction_handler|img_data_counter [6]),
	.datae(!\u_instruction_handler|img_data_lenght [6]),
	.dataf(!\u_instruction_handler|img_reciver|LessThan1~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_instruction_handler|img_reciver|LessThan1~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_instruction_handler|img_reciver|LessThan1~8 .extended_lut = "off";
defparam \u_instruction_handler|img_reciver|LessThan1~8 .lut_mask = 64'hB2F330B230F33030;
defparam \u_instruction_handler|img_reciver|LessThan1~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y3_N15
cyclonev_lcell_comb \u_instruction_handler|img_reciver|LessThan1~3 (
// Equation(s):
// \u_instruction_handler|img_reciver|LessThan1~3_combout  = !\u_instruction_handler|img_data_lenght [10] $ (!\u_instruction_handler|img_data_counter [10])

	.dataa(!\u_instruction_handler|img_data_lenght [10]),
	.datab(!\u_instruction_handler|img_data_counter [10]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_instruction_handler|img_reciver|LessThan1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_instruction_handler|img_reciver|LessThan1~3 .extended_lut = "off";
defparam \u_instruction_handler|img_reciver|LessThan1~3 .lut_mask = 64'h6666666666666666;
defparam \u_instruction_handler|img_reciver|LessThan1~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y3_N18
cyclonev_lcell_comb \u_instruction_handler|img_reciver|LessThan1~9 (
// Equation(s):
// \u_instruction_handler|img_reciver|LessThan1~9_combout  = ( \u_instruction_handler|img_data_lenght [9] & ( \u_instruction_handler|img_data_counter [8] & ( (!\u_instruction_handler|img_reciver|LessThan1~3_combout  & 
// ((!\u_instruction_handler|img_data_counter [9]) # ((!\u_instruction_handler|img_reciver|LessThan1~8_combout  & \u_instruction_handler|img_data_lenght [8])))) ) ) ) # ( !\u_instruction_handler|img_data_lenght [9] & ( \u_instruction_handler|img_data_counter 
// [8] & ( (!\u_instruction_handler|img_reciver|LessThan1~8_combout  & (!\u_instruction_handler|img_data_counter [9] & (\u_instruction_handler|img_data_lenght [8] & !\u_instruction_handler|img_reciver|LessThan1~3_combout ))) ) ) ) # ( 
// \u_instruction_handler|img_data_lenght [9] & ( !\u_instruction_handler|img_data_counter [8] & ( (!\u_instruction_handler|img_reciver|LessThan1~3_combout  & ((!\u_instruction_handler|img_reciver|LessThan1~8_combout ) # 
// ((!\u_instruction_handler|img_data_counter [9]) # (\u_instruction_handler|img_data_lenght [8])))) ) ) ) # ( !\u_instruction_handler|img_data_lenght [9] & ( !\u_instruction_handler|img_data_counter [8] & ( (!\u_instruction_handler|img_data_counter [9] & 
// (!\u_instruction_handler|img_reciver|LessThan1~3_combout  & ((!\u_instruction_handler|img_reciver|LessThan1~8_combout ) # (\u_instruction_handler|img_data_lenght [8])))) ) ) )

	.dataa(!\u_instruction_handler|img_reciver|LessThan1~8_combout ),
	.datab(!\u_instruction_handler|img_data_counter [9]),
	.datac(!\u_instruction_handler|img_data_lenght [8]),
	.datad(!\u_instruction_handler|img_reciver|LessThan1~3_combout ),
	.datae(!\u_instruction_handler|img_data_lenght [9]),
	.dataf(!\u_instruction_handler|img_data_counter [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_instruction_handler|img_reciver|LessThan1~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_instruction_handler|img_reciver|LessThan1~9 .extended_lut = "off";
defparam \u_instruction_handler|img_reciver|LessThan1~9 .lut_mask = 64'h8C00EF000800CE00;
defparam \u_instruction_handler|img_reciver|LessThan1~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y3_N12
cyclonev_lcell_comb \u_instruction_handler|img_reciver|LessThan1~2 (
// Equation(s):
// \u_instruction_handler|img_reciver|LessThan1~2_combout  = (\u_instruction_handler|img_data_lenght [10] & !\u_instruction_handler|img_data_counter [10])

	.dataa(!\u_instruction_handler|img_data_lenght [10]),
	.datab(!\u_instruction_handler|img_data_counter [10]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_instruction_handler|img_reciver|LessThan1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_instruction_handler|img_reciver|LessThan1~2 .extended_lut = "off";
defparam \u_instruction_handler|img_reciver|LessThan1~2 .lut_mask = 64'h4444444444444444;
defparam \u_instruction_handler|img_reciver|LessThan1~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y3_N0
cyclonev_lcell_comb \u_instruction_handler|img_reciver|LessThan1~10 (
// Equation(s):
// \u_instruction_handler|img_reciver|LessThan1~10_combout  = ( \u_instruction_handler|img_data_counter [11] & ( \u_instruction_handler|img_data_lenght [11] & ( (!\u_instruction_handler|img_data_counter [12] & 
// (!\u_instruction_handler|img_reciver|LessThan1~9_combout  & (!\u_instruction_handler|img_reciver|LessThan1~2_combout  & !\u_instruction_handler|img_data_lenght [12]))) # (\u_instruction_handler|img_data_counter [12] & 
// ((!\u_instruction_handler|img_data_lenght [12]) # ((!\u_instruction_handler|img_reciver|LessThan1~9_combout  & !\u_instruction_handler|img_reciver|LessThan1~2_combout )))) ) ) ) # ( !\u_instruction_handler|img_data_counter [11] & ( 
// \u_instruction_handler|img_data_lenght [11] & ( (\u_instruction_handler|img_data_counter [12] & !\u_instruction_handler|img_data_lenght [12]) ) ) ) # ( \u_instruction_handler|img_data_counter [11] & ( !\u_instruction_handler|img_data_lenght [11] & ( 
// (!\u_instruction_handler|img_data_lenght [12]) # (\u_instruction_handler|img_data_counter [12]) ) ) ) # ( !\u_instruction_handler|img_data_counter [11] & ( !\u_instruction_handler|img_data_lenght [11] & ( (!\u_instruction_handler|img_data_counter [12] & 
// (!\u_instruction_handler|img_reciver|LessThan1~9_combout  & (!\u_instruction_handler|img_reciver|LessThan1~2_combout  & !\u_instruction_handler|img_data_lenght [12]))) # (\u_instruction_handler|img_data_counter [12] & 
// ((!\u_instruction_handler|img_data_lenght [12]) # ((!\u_instruction_handler|img_reciver|LessThan1~9_combout  & !\u_instruction_handler|img_reciver|LessThan1~2_combout )))) ) ) )

	.dataa(!\u_instruction_handler|img_reciver|LessThan1~9_combout ),
	.datab(!\u_instruction_handler|img_reciver|LessThan1~2_combout ),
	.datac(!\u_instruction_handler|img_data_counter [12]),
	.datad(!\u_instruction_handler|img_data_lenght [12]),
	.datae(!\u_instruction_handler|img_data_counter [11]),
	.dataf(!\u_instruction_handler|img_data_lenght [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_instruction_handler|img_reciver|LessThan1~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_instruction_handler|img_reciver|LessThan1~10 .extended_lut = "off";
defparam \u_instruction_handler|img_reciver|LessThan1~10 .lut_mask = 64'h8F08FF0F0F008F08;
defparam \u_instruction_handler|img_reciver|LessThan1~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y3_N18
cyclonev_lcell_comb \u_instruction_handler|img_reciver|LessThan1~1 (
// Equation(s):
// \u_instruction_handler|img_reciver|LessThan1~1_combout  = ( !\u_instruction_handler|img_data_lenght [15] & ( \u_instruction_handler|img_data_counter [15] ) ) # ( \u_instruction_handler|img_data_lenght [15] & ( !\u_instruction_handler|img_data_counter [15] 
// ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\u_instruction_handler|img_data_lenght [15]),
	.dataf(!\u_instruction_handler|img_data_counter [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_instruction_handler|img_reciver|LessThan1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_instruction_handler|img_reciver|LessThan1~1 .extended_lut = "off";
defparam \u_instruction_handler|img_reciver|LessThan1~1 .lut_mask = 64'h0000FFFFFFFF0000;
defparam \u_instruction_handler|img_reciver|LessThan1~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y3_N42
cyclonev_lcell_comb \u_instruction_handler|img_reciver|LessThan1~11 (
// Equation(s):
// \u_instruction_handler|img_reciver|LessThan1~11_combout  = ( \u_instruction_handler|img_data_counter [14] & ( \u_instruction_handler|img_data_lenght [13] & ( (\u_instruction_handler|img_data_lenght [14] & 
// (!\u_instruction_handler|img_reciver|LessThan1~1_combout  & ((!\u_instruction_handler|img_data_counter [13]) # (!\u_instruction_handler|img_reciver|LessThan1~10_combout )))) ) ) ) # ( !\u_instruction_handler|img_data_counter [14] & ( 
// \u_instruction_handler|img_data_lenght [13] & ( (!\u_instruction_handler|img_reciver|LessThan1~1_combout  & (((!\u_instruction_handler|img_data_counter [13]) # (!\u_instruction_handler|img_reciver|LessThan1~10_combout )) # 
// (\u_instruction_handler|img_data_lenght [14]))) ) ) ) # ( \u_instruction_handler|img_data_counter [14] & ( !\u_instruction_handler|img_data_lenght [13] & ( (\u_instruction_handler|img_data_lenght [14] & (!\u_instruction_handler|img_data_counter [13] & 
// (!\u_instruction_handler|img_reciver|LessThan1~10_combout  & !\u_instruction_handler|img_reciver|LessThan1~1_combout ))) ) ) ) # ( !\u_instruction_handler|img_data_counter [14] & ( !\u_instruction_handler|img_data_lenght [13] & ( 
// (!\u_instruction_handler|img_reciver|LessThan1~1_combout  & (((!\u_instruction_handler|img_data_counter [13] & !\u_instruction_handler|img_reciver|LessThan1~10_combout )) # (\u_instruction_handler|img_data_lenght [14]))) ) ) )

	.dataa(!\u_instruction_handler|img_data_lenght [14]),
	.datab(!\u_instruction_handler|img_data_counter [13]),
	.datac(!\u_instruction_handler|img_reciver|LessThan1~10_combout ),
	.datad(!\u_instruction_handler|img_reciver|LessThan1~1_combout ),
	.datae(!\u_instruction_handler|img_data_counter [14]),
	.dataf(!\u_instruction_handler|img_data_lenght [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_instruction_handler|img_reciver|LessThan1~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_instruction_handler|img_reciver|LessThan1~11 .extended_lut = "off";
defparam \u_instruction_handler|img_reciver|LessThan1~11 .lut_mask = 64'hD5004000FD005400;
defparam \u_instruction_handler|img_reciver|LessThan1~11 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y3_N36
cyclonev_lcell_comb \u_instruction_handler|img_reciver|LessThan1~12 (
// Equation(s):
// \u_instruction_handler|img_reciver|LessThan1~12_combout  = ( \u_instruction_handler|img_data_counter [16] & ( \u_instruction_handler|img_reciver|LessThan1~11_combout  & ( (!\u_instruction_handler|img_data_counter [17] & 
// (!\u_instruction_handler|img_data_lenght [16] & !\u_instruction_handler|img_data_lenght [17])) # (\u_instruction_handler|img_data_counter [17] & ((!\u_instruction_handler|img_data_lenght [16]) # (!\u_instruction_handler|img_data_lenght [17]))) ) ) ) # ( 
// !\u_instruction_handler|img_data_counter [16] & ( \u_instruction_handler|img_reciver|LessThan1~11_combout  & ( (\u_instruction_handler|img_data_counter [17] & !\u_instruction_handler|img_data_lenght [17]) ) ) ) # ( \u_instruction_handler|img_data_counter 
// [16] & ( !\u_instruction_handler|img_reciver|LessThan1~11_combout  & ( (!\u_instruction_handler|img_data_counter [17] & (!\u_instruction_handler|img_data_lenght [17] & ((!\u_instruction_handler|img_reciver|LessThan1~0_combout ) # 
// (!\u_instruction_handler|img_data_lenght [16])))) # (\u_instruction_handler|img_data_counter [17] & ((!\u_instruction_handler|img_reciver|LessThan1~0_combout ) # ((!\u_instruction_handler|img_data_lenght [16]) # (!\u_instruction_handler|img_data_lenght 
// [17])))) ) ) ) # ( !\u_instruction_handler|img_data_counter [16] & ( !\u_instruction_handler|img_reciver|LessThan1~11_combout  & ( (!\u_instruction_handler|img_data_counter [17] & (!\u_instruction_handler|img_reciver|LessThan1~0_combout  & 
// (!\u_instruction_handler|img_data_lenght [16] & !\u_instruction_handler|img_data_lenght [17]))) # (\u_instruction_handler|img_data_counter [17] & ((!\u_instruction_handler|img_data_lenght [17]) # ((!\u_instruction_handler|img_reciver|LessThan1~0_combout  
// & !\u_instruction_handler|img_data_lenght [16])))) ) ) )

	.dataa(!\u_instruction_handler|img_reciver|LessThan1~0_combout ),
	.datab(!\u_instruction_handler|img_data_counter [17]),
	.datac(!\u_instruction_handler|img_data_lenght [16]),
	.datad(!\u_instruction_handler|img_data_lenght [17]),
	.datae(!\u_instruction_handler|img_data_counter [16]),
	.dataf(!\u_instruction_handler|img_reciver|LessThan1~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_instruction_handler|img_reciver|LessThan1~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_instruction_handler|img_reciver|LessThan1~12 .extended_lut = "off";
defparam \u_instruction_handler|img_reciver|LessThan1~12 .lut_mask = 64'hB320FB323300F330;
defparam \u_instruction_handler|img_reciver|LessThan1~12 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y3_N6
cyclonev_lcell_comb \u_instruction_handler|write_done~1 (
// Equation(s):
// \u_instruction_handler|write_done~1_combout  = ( !\u_instruction_handler|write_done~q  & ( (\u_instruction_handler|waiting_command~q  & 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q  & (\u_instruction_handler|reciving_img_data~q  & 
// !\u_instruction_handler|ir_in_prev~q ))) ) )

	.dataa(!\u_instruction_handler|waiting_command~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.datac(!\u_instruction_handler|reciving_img_data~q ),
	.datad(!\u_instruction_handler|ir_in_prev~q ),
	.datae(gnd),
	.dataf(!\u_instruction_handler|write_done~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_instruction_handler|write_done~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_instruction_handler|write_done~1 .extended_lut = "off";
defparam \u_instruction_handler|write_done~1 .lut_mask = 64'h0100010000000000;
defparam \u_instruction_handler|write_done~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y3_N42
cyclonev_lcell_comb \u_instruction_handler|write_done~2 (
// Equation(s):
// \u_instruction_handler|write_done~2_combout  = ( \u_instruction_handler|write_done~q  & ( \u_instruction_handler|write_done~1_combout  & ( (!\u_instruction_handler|Equal0~7_combout ) # ((!\u_instruction_handler|config_received~q  & 
// ((!\u_instruction_handler|img_reciver|always2~2_combout ) # (\u_instruction_handler|img_reciver|LessThan1~12_combout )))) ) ) ) # ( !\u_instruction_handler|write_done~q  & ( \u_instruction_handler|write_done~1_combout  & ( 
// (!\u_instruction_handler|config_received~q  & ((!\u_instruction_handler|img_reciver|always2~2_combout ) # (\u_instruction_handler|img_reciver|LessThan1~12_combout ))) ) ) ) # ( \u_instruction_handler|write_done~q  & ( 
// !\u_instruction_handler|write_done~1_combout  & ( !\u_instruction_handler|Equal0~7_combout  ) ) )

	.dataa(!\u_instruction_handler|img_reciver|LessThan1~12_combout ),
	.datab(!\u_instruction_handler|img_reciver|always2~2_combout ),
	.datac(!\u_instruction_handler|Equal0~7_combout ),
	.datad(!\u_instruction_handler|config_received~q ),
	.datae(!\u_instruction_handler|write_done~q ),
	.dataf(!\u_instruction_handler|write_done~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_instruction_handler|write_done~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_instruction_handler|write_done~2 .extended_lut = "off";
defparam \u_instruction_handler|write_done~2 .lut_mask = 64'h0000F0F0DD00FDF0;
defparam \u_instruction_handler|write_done~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y3_N44
dffeas \u_instruction_handler|write_done (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u_instruction_handler|write_done~2_combout ),
	.asdata(vcc),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_instruction_handler|write_done~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_instruction_handler|write_done .is_wysiwyg = "true";
defparam \u_instruction_handler|write_done .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y3_N12
cyclonev_lcell_comb \u_instruction_handler|config_received~0 (
// Equation(s):
// \u_instruction_handler|config_received~0_combout  = ( !\u_instruction_handler|waiting_command~q  & ( 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q  & ( (!\u_instruction_handler|ir_in_prev~q  & 
// (!\u_instruction_handler|WideOr7~combout  & (\u_vjtag_interface|data_out[31]~DUPLICATE_q  & !\u_instruction_handler|write_done~q ))) ) ) )

	.dataa(!\u_instruction_handler|ir_in_prev~q ),
	.datab(!\u_instruction_handler|WideOr7~combout ),
	.datac(!\u_vjtag_interface|data_out[31]~DUPLICATE_q ),
	.datad(!\u_instruction_handler|write_done~q ),
	.datae(!\u_instruction_handler|waiting_command~q ),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_instruction_handler|config_received~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_instruction_handler|config_received~0 .extended_lut = "off";
defparam \u_instruction_handler|config_received~0 .lut_mask = 64'h0000000008000000;
defparam \u_instruction_handler|config_received~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y4_N17
dffeas \u_instruction_handler|i_mode_select (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_vjtag_interface|data_out [30]),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_instruction_handler|config_received~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_instruction_handler|i_mode_select~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_instruction_handler|i_mode_select .is_wysiwyg = "true";
defparam \u_instruction_handler|i_mode_select .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y6_N35
dffeas \u_instruction_handler|debug_mode (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_vjtag_interface|data_out [29]),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_instruction_handler|config_received~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_instruction_handler|debug_mode~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_instruction_handler|debug_mode .is_wysiwyg = "true";
defparam \u_instruction_handler|debug_mode .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y10_N54
cyclonev_lcell_comb \u_instruction_handler|start~0 (
// Equation(s):
// \u_instruction_handler|start~0_combout  = ( \u_instruction_handler|start~q  & ( \u_instruction_handler|write_done~q  ) ) # ( \u_instruction_handler|start~q  & ( !\u_instruction_handler|write_done~q  ) ) # ( !\u_instruction_handler|start~q  & ( 
// !\u_instruction_handler|write_done~q  & ( (\u_instruction_handler|WideOr7~combout  & (\u_instruction_handler|is_ready_to_start~q  & (\u_instruction_handler|img_data_counter[2]~0_combout  & \u_vjtag_interface|data_out[31]~DUPLICATE_q ))) ) ) )

	.dataa(!\u_instruction_handler|WideOr7~combout ),
	.datab(!\u_instruction_handler|is_ready_to_start~q ),
	.datac(!\u_instruction_handler|img_data_counter[2]~0_combout ),
	.datad(!\u_vjtag_interface|data_out[31]~DUPLICATE_q ),
	.datae(!\u_instruction_handler|start~q ),
	.dataf(!\u_instruction_handler|write_done~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_instruction_handler|start~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_instruction_handler|start~0 .extended_lut = "off";
defparam \u_instruction_handler|start~0 .lut_mask = 64'h0001FFFF0000FFFF;
defparam \u_instruction_handler|start~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y10_N55
dffeas \u_instruction_handler|start (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u_instruction_handler|start~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_instruction_handler|start~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_instruction_handler|start .is_wysiwyg = "true";
defparam \u_instruction_handler|start .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y6_N12
cyclonev_lcell_comb \u_dsa_system|u_controller|Selector35~0 (
// Equation(s):
// \u_dsa_system|u_controller|Selector35~0_combout  = ( \u_dsa_system|u_controller|o_busy~0_combout  & ( \u_instruction_handler|start~q  ) ) # ( !\u_dsa_system|u_controller|o_busy~0_combout  )

	.dataa(!\u_instruction_handler|start~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_dsa_system|u_controller|o_busy~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_dsa_system|u_controller|Selector35~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_controller|Selector35~0 .extended_lut = "off";
defparam \u_dsa_system|u_controller|Selector35~0 .lut_mask = 64'hFFFFFFFF55555555;
defparam \u_dsa_system|u_controller|Selector35~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y6_N13
dffeas \u_dsa_system|u_controller|state.IDLE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u_dsa_system|u_controller|Selector35~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_dsa_system|u_controller|state.IDLE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_dsa_system|u_controller|state.IDLE .is_wysiwyg = "true";
defparam \u_dsa_system|u_controller|state.IDLE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y8_N42
cyclonev_lcell_comb \u_dsa_system|u_controller|o_simd_start~0 (
// Equation(s):
// \u_dsa_system|u_controller|o_simd_start~0_combout  = ( \u_instruction_handler|i_mode_select~q  & ( \u_dsa_system|u_controller|state.TRIGGER_CALC~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\u_instruction_handler|i_mode_select~q ),
	.dataf(!\u_dsa_system|u_controller|state.TRIGGER_CALC~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_dsa_system|u_controller|o_simd_start~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_controller|o_simd_start~0 .extended_lut = "off";
defparam \u_dsa_system|u_controller|o_simd_start~0 .lut_mask = 64'h000000000000FFFF;
defparam \u_dsa_system|u_controller|o_simd_start~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y8_N54
cyclonev_lcell_comb \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|o_valid~feeder (
// Equation(s):
// \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|o_valid~feeder_combout  = ( \u_dsa_system|u_controller|o_simd_start~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_dsa_system|u_controller|o_simd_start~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|o_valid~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|o_valid~feeder .extended_lut = "off";
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|o_valid~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|o_valid~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y8_N55
dffeas \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|o_valid (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|o_valid~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|o_valid~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|o_valid .is_wysiwyg = "true";
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|o_valid .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y4_N6
cyclonev_lcell_comb \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|o_valid~feeder (
// Equation(s):
// \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|o_valid~feeder_combout  = ( \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|o_valid~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|o_valid~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|o_valid~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|o_valid~feeder .extended_lut = "off";
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|o_valid~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|o_valid~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y4_N8
dffeas \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|o_valid (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|o_valid~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|o_valid~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|o_valid .is_wysiwyg = "true";
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|o_valid .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y4_N24
cyclonev_lcell_comb \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage3|o_valid~feeder (
// Equation(s):
// \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage3|o_valid~feeder_combout  = ( \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|o_valid~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|o_valid~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage3|o_valid~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage3|o_valid~feeder .extended_lut = "off";
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage3|o_valid~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage3|o_valid~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y4_N25
dffeas \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage3|o_valid (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage3|o_valid~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage3|o_valid~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage3|o_valid .is_wysiwyg = "true";
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage3|o_valid .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y6_N4
dffeas \u_dsa_system|u_controller|state.WAIT_CALC (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u_dsa_system|u_controller|Selector42~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_dsa_system|u_controller|state.WAIT_CALC~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_dsa_system|u_controller|state.WAIT_CALC .is_wysiwyg = "true";
defparam \u_dsa_system|u_controller|state.WAIT_CALC .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y6_N3
cyclonev_lcell_comb \u_dsa_system|u_controller|Selector42~0 (
// Equation(s):
// \u_dsa_system|u_controller|Selector42~0_combout  = ( \u_dsa_system|u_controller|state.TRIGGER_CALC~q  ) # ( !\u_dsa_system|u_controller|state.TRIGGER_CALC~q  & ( (\u_dsa_system|u_controller|state.WAIT_CALC~q  & ((!\u_instruction_handler|i_mode_select~q  & 
// (!\u_dsa_system|u_seq_core|u_stage3|o_valid~q )) # (\u_instruction_handler|i_mode_select~q  & ((!\u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage3|o_valid~q ))))) ) )

	.dataa(!\u_instruction_handler|i_mode_select~q ),
	.datab(!\u_dsa_system|u_seq_core|u_stage3|o_valid~q ),
	.datac(!\u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage3|o_valid~q ),
	.datad(!\u_dsa_system|u_controller|state.WAIT_CALC~q ),
	.datae(gnd),
	.dataf(!\u_dsa_system|u_controller|state.TRIGGER_CALC~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_dsa_system|u_controller|Selector42~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_controller|Selector42~0 .extended_lut = "off";
defparam \u_dsa_system|u_controller|Selector42~0 .lut_mask = 64'h00D800D8FFFFFFFF;
defparam \u_dsa_system|u_controller|Selector42~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y6_N5
dffeas \u_dsa_system|u_controller|state.WAIT_CALC~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u_dsa_system|u_controller|Selector42~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_dsa_system|u_controller|state.WAIT_CALC~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_dsa_system|u_controller|state.WAIT_CALC~DUPLICATE .is_wysiwyg = "true";
defparam \u_dsa_system|u_controller|state.WAIT_CALC~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N1
cyclonev_io_ibuf \KEY[0]~input (
	.i(KEY[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[0]~input_o ));
// synopsys translate_off
defparam \KEY[0]~input .bus_hold = "false";
defparam \KEY[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X28_Y6_N6
cyclonev_lcell_comb \u_dsa_system|u_controller|trig_d~0 (
// Equation(s):
// \u_dsa_system|u_controller|trig_d~0_combout  = !\KEY[0]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\KEY[0]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_dsa_system|u_controller|trig_d~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_controller|trig_d~0 .extended_lut = "off";
defparam \u_dsa_system|u_controller|trig_d~0 .lut_mask = 64'hF0F0F0F0F0F0F0F0;
defparam \u_dsa_system|u_controller|trig_d~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y6_N8
dffeas \u_dsa_system|u_controller|trig_d (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u_dsa_system|u_controller|trig_d~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_dsa_system|u_controller|trig_d~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_dsa_system|u_controller|trig_d .is_wysiwyg = "true";
defparam \u_dsa_system|u_controller|trig_d .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y6_N57
cyclonev_lcell_comb \u_dsa_system|u_controller|Selector44~0 (
// Equation(s):
// \u_dsa_system|u_controller|Selector44~0_combout  = ( \u_instruction_handler|start~q  & ( (!\u_dsa_system|u_controller|state.DONE~q  & (\u_dsa_system|u_controller|state.IDLE~q  & \u_dsa_system|u_controller|Selector35~1_combout )) ) ) # ( 
// !\u_instruction_handler|start~q  & ( (\u_dsa_system|u_controller|state.IDLE~q  & ((\u_dsa_system|u_controller|Selector35~1_combout ) # (\u_dsa_system|u_controller|state.DONE~q ))) ) )

	.dataa(!\u_dsa_system|u_controller|state.DONE~q ),
	.datab(!\u_dsa_system|u_controller|state.IDLE~q ),
	.datac(gnd),
	.datad(!\u_dsa_system|u_controller|Selector35~1_combout ),
	.datae(gnd),
	.dataf(!\u_instruction_handler|start~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_dsa_system|u_controller|Selector44~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_controller|Selector44~0 .extended_lut = "off";
defparam \u_dsa_system|u_controller|Selector44~0 .lut_mask = 64'h1133113300220022;
defparam \u_dsa_system|u_controller|Selector44~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y6_N15
cyclonev_lcell_comb \u_dsa_system|u_controller|Selector36~0 (
// Equation(s):
// \u_dsa_system|u_controller|Selector36~0_combout  = ( \u_dsa_system|u_controller|state.DONE~q  & ( \u_instruction_handler|start~q  ) ) # ( !\u_dsa_system|u_controller|state.DONE~q  & ( (!\u_dsa_system|u_controller|Selector35~1_combout  & 
// ((!\u_dsa_system|u_controller|state.IDLE~q ) # (\u_dsa_system|u_controller|state.WAIT_CALC~q ))) ) )

	.dataa(!\u_instruction_handler|start~q ),
	.datab(!\u_dsa_system|u_controller|state.WAIT_CALC~q ),
	.datac(!\u_dsa_system|u_controller|state.IDLE~q ),
	.datad(!\u_dsa_system|u_controller|Selector35~1_combout ),
	.datae(gnd),
	.dataf(!\u_dsa_system|u_controller|state.DONE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_dsa_system|u_controller|Selector36~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_controller|Selector36~0 .extended_lut = "off";
defparam \u_dsa_system|u_controller|Selector36~0 .lut_mask = 64'hF300F30055555555;
defparam \u_dsa_system|u_controller|Selector36~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y6_N48
cyclonev_lcell_comb \u_dsa_system|u_controller|Selector36~1 (
// Equation(s):
// \u_dsa_system|u_controller|Selector36~1_combout  = ( !\u_dsa_system|u_controller|state.IDLE~q  & ( \u_instruction_handler|start~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_instruction_handler|start~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_dsa_system|u_controller|state.IDLE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_dsa_system|u_controller|Selector36~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_controller|Selector36~1 .extended_lut = "off";
defparam \u_dsa_system|u_controller|Selector36~1 .lut_mask = 64'h0F0F0F0F00000000;
defparam \u_dsa_system|u_controller|Selector36~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y6_N51
cyclonev_lcell_comb \u_dsa_system|u_controller|Selector36~2 (
// Equation(s):
// \u_dsa_system|u_controller|Selector36~2_combout  = ( !\u_dsa_system|u_controller|Selector36~1_combout  & ( (!\u_dsa_system|u_controller|state.PAUSED~q  & (\u_dsa_system|u_controller|Selector36~0_combout )) # (\u_dsa_system|u_controller|state.PAUSED~q  & 
// (((\KEY[0]~input_o ) # (\u_dsa_system|u_controller|trig_d~q )))) ) )

	.dataa(!\u_dsa_system|u_controller|state.PAUSED~q ),
	.datab(!\u_dsa_system|u_controller|Selector36~0_combout ),
	.datac(!\u_dsa_system|u_controller|trig_d~q ),
	.datad(!\KEY[0]~input_o ),
	.datae(gnd),
	.dataf(!\u_dsa_system|u_controller|Selector36~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_dsa_system|u_controller|Selector36~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_controller|Selector36~2 .extended_lut = "off";
defparam \u_dsa_system|u_controller|Selector36~2 .lut_mask = 64'h2777277700000000;
defparam \u_dsa_system|u_controller|Selector36~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y6_N55
dffeas \u_instruction_handler|img_width[8]~_Duplicate_1 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_vjtag_interface|data_out[28]~_Duplicate_1_q ),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_instruction_handler|config_received~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_instruction_handler|img_width[8]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_instruction_handler|img_width[8]~_Duplicate_1 .is_wysiwyg = "true";
defparam \u_instruction_handler|img_width[8]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y6_N6
cyclonev_lcell_comb \u_dsa_system|u_controller|x_acc~2 (
// Equation(s):
// \u_dsa_system|u_controller|x_acc~2_combout  = ( \u_dsa_system|u_controller|LessThan0~16_combout  & ( \u_dsa_system|u_controller|next_x~1_combout  & ( (!\u_dsa_system|u_controller|next_x~4_combout ) # (\u_instruction_handler|img_width[8]~_Duplicate_1_q ) ) 
// ) ) # ( !\u_dsa_system|u_controller|LessThan0~16_combout  & ( \u_dsa_system|u_controller|next_x~1_combout  & ( (!\u_dsa_system|u_controller|next_x~4_combout  & (((\u_dsa_system|u_controller|LessThan0~11_combout  & 
// !\u_dsa_system|u_controller|LessThan0~19_combout )) # (\u_instruction_handler|img_width[8]~_Duplicate_1_q ))) # (\u_dsa_system|u_controller|next_x~4_combout  & (\u_dsa_system|u_controller|LessThan0~11_combout  & 
// (\u_instruction_handler|img_width[8]~_Duplicate_1_q  & !\u_dsa_system|u_controller|LessThan0~19_combout ))) ) ) )

	.dataa(!\u_dsa_system|u_controller|next_x~4_combout ),
	.datab(!\u_dsa_system|u_controller|LessThan0~11_combout ),
	.datac(!\u_instruction_handler|img_width[8]~_Duplicate_1_q ),
	.datad(!\u_dsa_system|u_controller|LessThan0~19_combout ),
	.datae(!\u_dsa_system|u_controller|LessThan0~16_combout ),
	.dataf(!\u_dsa_system|u_controller|next_x~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_dsa_system|u_controller|x_acc~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_controller|x_acc~2 .extended_lut = "off";
defparam \u_dsa_system|u_controller|x_acc~2 .lut_mask = 64'h000000002B0AAFAF;
defparam \u_dsa_system|u_controller|x_acc~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y4_N15
cyclonev_lcell_comb \u_dsa_system|u_controller|Selector1~0 (
// Equation(s):
// \u_dsa_system|u_controller|Selector1~0_combout  = ( \u_dsa_system|u_controller|state.UPDATE_ACC~q  ) # ( !\u_dsa_system|u_controller|state.UPDATE_ACC~q  & ( !\u_dsa_system|u_controller|state.IDLE~q  ) )

	.dataa(!\u_dsa_system|u_controller|state.IDLE~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\u_dsa_system|u_controller|state.UPDATE_ACC~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_dsa_system|u_controller|Selector1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_controller|Selector1~0 .extended_lut = "off";
defparam \u_dsa_system|u_controller|Selector1~0 .lut_mask = 64'hAAAAFFFFAAAAFFFF;
defparam \u_dsa_system|u_controller|Selector1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y6_N7
dffeas \u_dsa_system|u_controller|x_acc[12] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u_dsa_system|u_controller|x_acc~2_combout ),
	.asdata(vcc),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\u_dsa_system|u_controller|state.UPDATE_ACC~q ),
	.sload(gnd),
	.ena(\u_dsa_system|u_controller|Selector1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_dsa_system|u_controller|x_acc [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u_dsa_system|u_controller|x_acc[12] .is_wysiwyg = "true";
defparam \u_dsa_system|u_controller|x_acc[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y2_N16
dffeas \u_instruction_handler|scale_factor[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_vjtag_interface|data_out [2]),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_instruction_handler|config_received~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_instruction_handler|scale_factor [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_instruction_handler|scale_factor[2] .is_wysiwyg = "true";
defparam \u_instruction_handler|scale_factor[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y4_N38
dffeas \u_instruction_handler|scale_factor[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_vjtag_interface|data_out [3]),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_instruction_handler|config_received~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_instruction_handler|scale_factor [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u_instruction_handler|scale_factor[3] .is_wysiwyg = "true";
defparam \u_instruction_handler|scale_factor[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y4_N41
dffeas \u_instruction_handler|scale_factor[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_vjtag_interface|data_out [6]),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_instruction_handler|config_received~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_instruction_handler|scale_factor [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u_instruction_handler|scale_factor[6] .is_wysiwyg = "true";
defparam \u_instruction_handler|scale_factor[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y3_N28
dffeas \u_instruction_handler|scale_factor[7]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_vjtag_interface|data_out [7]),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_instruction_handler|config_received~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_instruction_handler|scale_factor[7]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_instruction_handler|scale_factor[7]~DUPLICATE .is_wysiwyg = "true";
defparam \u_instruction_handler|scale_factor[7]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y4_N11
dffeas \u_instruction_handler|scale_factor[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_vjtag_interface|data_out [4]),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_instruction_handler|config_received~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_instruction_handler|scale_factor [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u_instruction_handler|scale_factor[4] .is_wysiwyg = "true";
defparam \u_instruction_handler|scale_factor[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y4_N8
dffeas \u_instruction_handler|scale_factor[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_vjtag_interface|data_out [5]),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_instruction_handler|config_received~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_instruction_handler|scale_factor [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u_instruction_handler|scale_factor[5] .is_wysiwyg = "true";
defparam \u_instruction_handler|scale_factor[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y4_N12
cyclonev_lcell_comb \Equal0~0 (
// Equation(s):
// \Equal0~0_combout  = ( !\u_instruction_handler|scale_factor [5] & ( (!\u_instruction_handler|scale_factor [3] & (!\u_instruction_handler|scale_factor [6] & (!\u_instruction_handler|scale_factor[7]~DUPLICATE_q  & !\u_instruction_handler|scale_factor [4]))) 
// ) )

	.dataa(!\u_instruction_handler|scale_factor [3]),
	.datab(!\u_instruction_handler|scale_factor [6]),
	.datac(!\u_instruction_handler|scale_factor[7]~DUPLICATE_q ),
	.datad(!\u_instruction_handler|scale_factor [4]),
	.datae(gnd),
	.dataf(!\u_instruction_handler|scale_factor [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal0~0 .extended_lut = "off";
defparam \Equal0~0 .lut_mask = 64'h8000800000000000;
defparam \Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y2_N55
dffeas \u_instruction_handler|scale_factor[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_vjtag_interface|data_out [1]),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_instruction_handler|config_received~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_instruction_handler|scale_factor [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_instruction_handler|scale_factor[1] .is_wysiwyg = "true";
defparam \u_instruction_handler|scale_factor[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y2_N48
cyclonev_lcell_comb \Equal0~1 (
// Equation(s):
// \Equal0~1_combout  = ( !\u_instruction_handler|scale_factor [1] & ( (!\u_instruction_handler|scale_factor [2] & \Equal0~0_combout ) ) )

	.dataa(gnd),
	.datab(!\u_instruction_handler|scale_factor [2]),
	.datac(!\Equal0~0_combout ),
	.datad(gnd),
	.datae(!\u_instruction_handler|scale_factor [1]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal0~1 .extended_lut = "off";
defparam \Equal0~1 .lut_mask = 64'h0C0C00000C0C0000;
defparam \Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y6_N58
dffeas \u_instruction_handler|scale_factor[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_vjtag_interface|data_out [0]),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_instruction_handler|config_received~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_instruction_handler|scale_factor [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_instruction_handler|scale_factor[0] .is_wysiwyg = "true";
defparam \u_instruction_handler|scale_factor[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y6_N54
cyclonev_lcell_comb \Equal0~2 (
// Equation(s):
// \Equal0~2_combout  = ( !\u_instruction_handler|scale_factor [0] & ( \Equal0~1_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Equal0~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_instruction_handler|scale_factor [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal0~2 .extended_lut = "off";
defparam \Equal0~2 .lut_mask = 64'h0F0F0F0F00000000;
defparam \Equal0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y2_N0
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_2~9 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_2~9_sumout  = SUM(( !\u_instruction_handler|scale_factor [0] ) + ( VCC ) + ( !VCC ))
// \Div0|auto_generated|divider|divider|op_2~10  = CARRY(( !\u_instruction_handler|scale_factor [0] ) + ( VCC ) + ( !VCC ))

	.dataa(!\u_instruction_handler|scale_factor [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_2~9_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_2~10 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_2~9 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_2~9 .lut_mask = 64'h000000000000AAAA;
defparam \Div0|auto_generated|divider|divider|op_2~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y2_N3
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_2~5 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_2~5_sumout  = SUM(( !\u_instruction_handler|scale_factor [1] ) + ( (!\u_instruction_handler|scale_factor [0]) # (((!\Equal0~0_combout ) # (\u_instruction_handler|scale_factor [2])) # 
// (\u_instruction_handler|scale_factor [1])) ) + ( \Div0|auto_generated|divider|divider|op_2~10  ))
// \Div0|auto_generated|divider|divider|op_2~6  = CARRY(( !\u_instruction_handler|scale_factor [1] ) + ( (!\u_instruction_handler|scale_factor [0]) # (((!\Equal0~0_combout ) # (\u_instruction_handler|scale_factor [2])) # (\u_instruction_handler|scale_factor 
// [1])) ) + ( \Div0|auto_generated|divider|divider|op_2~10  ))

	.dataa(!\u_instruction_handler|scale_factor [0]),
	.datab(!\u_instruction_handler|scale_factor [1]),
	.datac(!\u_instruction_handler|scale_factor [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Equal0~0_combout ),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_2~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_2~5_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_2~6 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_2~5 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_2~5 .lut_mask = 64'h000000400000CCCC;
defparam \Div0|auto_generated|divider|divider|op_2~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y2_N6
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_2~1 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_2~1_sumout  = SUM(( VCC ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_2~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_2~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_2~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_2~1 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_2~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \Div0|auto_generated|divider|divider|op_2~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y2_N21
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|selnose[10] (
// Equation(s):
// \Div0|auto_generated|divider|divider|selnose [10] = (!\Equal0~0_combout ) # ((\Div0|auto_generated|divider|divider|op_2~1_sumout ) # (\u_instruction_handler|scale_factor [2]))

	.dataa(!\Equal0~0_combout ),
	.datab(gnd),
	.datac(!\u_instruction_handler|scale_factor [2]),
	.datad(!\Div0|auto_generated|divider|divider|op_2~1_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|selnose [10]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|selnose[10] .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|selnose[10] .lut_mask = 64'hAFFFAFFFAFFFAFFF;
defparam \Div0|auto_generated|divider|divider|selnose[10] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y2_N30
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_3~13 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_3~13_sumout  = SUM(( !\u_instruction_handler|scale_factor [0] ) + ( VCC ) + ( !VCC ))
// \Div0|auto_generated|divider|divider|op_3~14  = CARRY(( !\u_instruction_handler|scale_factor [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_instruction_handler|scale_factor [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_3~13_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_3~14 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_3~13 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_3~13 .lut_mask = 64'h000000000000F0F0;
defparam \Div0|auto_generated|divider|divider|op_3~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y2_N33
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_3~9 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_3~9_sumout  = SUM(( !\u_instruction_handler|scale_factor [1] ) + ( (\Div0|auto_generated|divider|divider|op_2~9_sumout  & (!\u_instruction_handler|scale_factor [2] & 
// (!\Div0|auto_generated|divider|divider|op_2~1_sumout  & \Equal0~0_combout ))) ) + ( \Div0|auto_generated|divider|divider|op_3~14  ))
// \Div0|auto_generated|divider|divider|op_3~10  = CARRY(( !\u_instruction_handler|scale_factor [1] ) + ( (\Div0|auto_generated|divider|divider|op_2~9_sumout  & (!\u_instruction_handler|scale_factor [2] & (!\Div0|auto_generated|divider|divider|op_2~1_sumout  
// & \Equal0~0_combout ))) ) + ( \Div0|auto_generated|divider|divider|op_3~14  ))

	.dataa(!\Div0|auto_generated|divider|divider|op_2~9_sumout ),
	.datab(!\u_instruction_handler|scale_factor [2]),
	.datac(!\Div0|auto_generated|divider|divider|op_2~1_sumout ),
	.datad(!\u_instruction_handler|scale_factor [1]),
	.datae(gnd),
	.dataf(!\Equal0~0_combout ),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_3~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_3~9_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_3~10 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_3~9 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_3~9 .lut_mask = 64'h0000FFBF0000FF00;
defparam \Div0|auto_generated|divider|divider|op_3~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y2_N36
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_3~5 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_3~5_sumout  = SUM(( (!\Div0|auto_generated|divider|divider|selnose [10] & (((\Div0|auto_generated|divider|divider|op_2~5_sumout )))) # (\Div0|auto_generated|divider|divider|selnose [10] & ((!\Equal0~1_combout ) # 
// ((!\u_instruction_handler|scale_factor [0])))) ) + ( !\u_instruction_handler|scale_factor [2] ) + ( \Div0|auto_generated|divider|divider|op_3~10  ))
// \Div0|auto_generated|divider|divider|op_3~6  = CARRY(( (!\Div0|auto_generated|divider|divider|selnose [10] & (((\Div0|auto_generated|divider|divider|op_2~5_sumout )))) # (\Div0|auto_generated|divider|divider|selnose [10] & ((!\Equal0~1_combout ) # 
// ((!\u_instruction_handler|scale_factor [0])))) ) + ( !\u_instruction_handler|scale_factor [2] ) + ( \Div0|auto_generated|divider|divider|op_3~10  ))

	.dataa(!\Div0|auto_generated|divider|divider|selnose [10]),
	.datab(!\Equal0~1_combout ),
	.datac(!\u_instruction_handler|scale_factor [0]),
	.datad(!\Div0|auto_generated|divider|divider|op_2~5_sumout ),
	.datae(gnd),
	.dataf(!\u_instruction_handler|scale_factor [2]),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_3~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_3~5_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_3~6 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_3~5 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_3~5 .lut_mask = 64'h000000FF000054FE;
defparam \Div0|auto_generated|divider|divider|op_3~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y2_N39
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_3~1 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_3~1_sumout  = SUM(( VCC ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_3~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_3~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_3~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_3~1 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_3~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \Div0|auto_generated|divider|divider|op_3~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y2_N39
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|selnose[20] (
// Equation(s):
// \Div0|auto_generated|divider|divider|selnose [20] = ( \Equal0~0_combout  & ( \Div0|auto_generated|divider|divider|op_3~1_sumout  ) ) # ( !\Equal0~0_combout  )

	.dataa(!\Div0|auto_generated|divider|divider|op_3~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Equal0~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|selnose [20]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|selnose[20] .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|selnose[20] .lut_mask = 64'hFFFF5555FFFF5555;
defparam \Div0|auto_generated|divider|divider|selnose[20] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y2_N57
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[10]~0 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[10]~0_combout  = ( \Div0|auto_generated|divider|divider|op_2~5_sumout  & ( \Equal0~0_combout  & ( (!\Div0|auto_generated|divider|divider|op_2~1_sumout ) # (((!\u_instruction_handler|scale_factor [0]) # 
// (\u_instruction_handler|scale_factor [1])) # (\u_instruction_handler|scale_factor [2])) ) ) ) # ( !\Div0|auto_generated|divider|divider|op_2~5_sumout  & ( \Equal0~0_combout  & ( ((\Div0|auto_generated|divider|divider|op_2~1_sumout  & 
// ((!\u_instruction_handler|scale_factor [0]) # (\u_instruction_handler|scale_factor [1])))) # (\u_instruction_handler|scale_factor [2]) ) ) ) # ( \Div0|auto_generated|divider|divider|op_2~5_sumout  & ( !\Equal0~0_combout  ) ) # ( 
// !\Div0|auto_generated|divider|divider|op_2~5_sumout  & ( !\Equal0~0_combout  ) )

	.dataa(!\Div0|auto_generated|divider|divider|op_2~1_sumout ),
	.datab(!\u_instruction_handler|scale_factor [2]),
	.datac(!\u_instruction_handler|scale_factor [1]),
	.datad(!\u_instruction_handler|scale_factor [0]),
	.datae(!\Div0|auto_generated|divider|divider|op_2~5_sumout ),
	.dataf(!\Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[10]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[10]~0 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[10]~0 .lut_mask = 64'hFFFFFFFF7737FFBF;
defparam \Div0|auto_generated|divider|divider|StageOut[10]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y2_N24
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[9]~1 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[9]~1_combout  = ( !\u_instruction_handler|scale_factor [2] & ( (\Equal0~0_combout  & (\Div0|auto_generated|divider|divider|op_2~9_sumout  & !\Div0|auto_generated|divider|divider|op_2~1_sumout )) ) )

	.dataa(gnd),
	.datab(!\Equal0~0_combout ),
	.datac(!\Div0|auto_generated|divider|divider|op_2~9_sumout ),
	.datad(!\Div0|auto_generated|divider|divider|op_2~1_sumout ),
	.datae(gnd),
	.dataf(!\u_instruction_handler|scale_factor [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[9]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[9]~1 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[9]~1 .lut_mask = 64'h0300030000000000;
defparam \Div0|auto_generated|divider|divider|StageOut[9]~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y4_N9
cyclonev_lcell_comb \Equal0~3 (
// Equation(s):
// \Equal0~3_combout  = (!\u_instruction_handler|scale_factor[7]~DUPLICATE_q  & (!\u_instruction_handler|scale_factor [6] & (!\u_instruction_handler|scale_factor [5] & !\u_instruction_handler|scale_factor [4])))

	.dataa(!\u_instruction_handler|scale_factor[7]~DUPLICATE_q ),
	.datab(!\u_instruction_handler|scale_factor [6]),
	.datac(!\u_instruction_handler|scale_factor [5]),
	.datad(!\u_instruction_handler|scale_factor [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal0~3 .extended_lut = "off";
defparam \Equal0~3 .lut_mask = 64'h8000800080008000;
defparam \Equal0~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y2_N0
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_4~17 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_4~17_sumout  = SUM(( !\u_instruction_handler|scale_factor [0] ) + ( VCC ) + ( !VCC ))
// \Div0|auto_generated|divider|divider|op_4~18  = CARRY(( !\u_instruction_handler|scale_factor [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_instruction_handler|scale_factor [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_4~17_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_4~18 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_4~17 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_4~17 .lut_mask = 64'h000000000000F0F0;
defparam \Div0|auto_generated|divider|divider|op_4~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y2_N3
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_4~13 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_4~13_sumout  = SUM(( !\u_instruction_handler|scale_factor [1] ) + ( (!\u_instruction_handler|scale_factor [3] & (!\Div0|auto_generated|divider|divider|op_3~1_sumout  & 
// (\Div0|auto_generated|divider|divider|op_3~13_sumout  & \Equal0~3_combout ))) ) + ( \Div0|auto_generated|divider|divider|op_4~18  ))
// \Div0|auto_generated|divider|divider|op_4~14  = CARRY(( !\u_instruction_handler|scale_factor [1] ) + ( (!\u_instruction_handler|scale_factor [3] & (!\Div0|auto_generated|divider|divider|op_3~1_sumout  & (\Div0|auto_generated|divider|divider|op_3~13_sumout 
//  & \Equal0~3_combout ))) ) + ( \Div0|auto_generated|divider|divider|op_4~18  ))

	.dataa(!\u_instruction_handler|scale_factor [3]),
	.datab(!\Div0|auto_generated|divider|divider|op_3~1_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|op_3~13_sumout ),
	.datad(!\u_instruction_handler|scale_factor [1]),
	.datae(gnd),
	.dataf(!\Equal0~3_combout ),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_4~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_4~13_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_4~14 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_4~13 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_4~13 .lut_mask = 64'h0000FFF70000FF00;
defparam \Div0|auto_generated|divider|divider|op_4~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y2_N6
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_4~9 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_4~9_sumout  = SUM(( !\u_instruction_handler|scale_factor [2] ) + ( (!\Equal0~0_combout  & (((\Div0|auto_generated|divider|divider|StageOut[9]~1_combout )))) # (\Equal0~0_combout  & 
// ((!\Div0|auto_generated|divider|divider|op_3~1_sumout  & (\Div0|auto_generated|divider|divider|op_3~9_sumout )) # (\Div0|auto_generated|divider|divider|op_3~1_sumout  & ((\Div0|auto_generated|divider|divider|StageOut[9]~1_combout ))))) ) + ( 
// \Div0|auto_generated|divider|divider|op_4~14  ))
// \Div0|auto_generated|divider|divider|op_4~10  = CARRY(( !\u_instruction_handler|scale_factor [2] ) + ( (!\Equal0~0_combout  & (((\Div0|auto_generated|divider|divider|StageOut[9]~1_combout )))) # (\Equal0~0_combout  & 
// ((!\Div0|auto_generated|divider|divider|op_3~1_sumout  & (\Div0|auto_generated|divider|divider|op_3~9_sumout )) # (\Div0|auto_generated|divider|divider|op_3~1_sumout  & ((\Div0|auto_generated|divider|divider|StageOut[9]~1_combout ))))) ) + ( 
// \Div0|auto_generated|divider|divider|op_4~14  ))

	.dataa(!\Equal0~0_combout ),
	.datab(!\Div0|auto_generated|divider|divider|op_3~1_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|op_3~9_sumout ),
	.datad(!\u_instruction_handler|scale_factor [2]),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|StageOut[9]~1_combout ),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_4~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_4~9_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_4~10 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_4~9 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_4~9 .lut_mask = 64'h0000FB400000FF00;
defparam \Div0|auto_generated|divider|divider|op_4~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y2_N9
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_4~5 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_4~5_sumout  = SUM(( (!\Equal0~0_combout  & (((\Div0|auto_generated|divider|divider|StageOut[10]~0_combout )))) # (\Equal0~0_combout  & ((!\Div0|auto_generated|divider|divider|op_3~1_sumout  & 
// (\Div0|auto_generated|divider|divider|op_3~5_sumout )) # (\Div0|auto_generated|divider|divider|op_3~1_sumout  & ((\Div0|auto_generated|divider|divider|StageOut[10]~0_combout ))))) ) + ( !\u_instruction_handler|scale_factor [3] ) + ( 
// \Div0|auto_generated|divider|divider|op_4~10  ))
// \Div0|auto_generated|divider|divider|op_4~6  = CARRY(( (!\Equal0~0_combout  & (((\Div0|auto_generated|divider|divider|StageOut[10]~0_combout )))) # (\Equal0~0_combout  & ((!\Div0|auto_generated|divider|divider|op_3~1_sumout  & 
// (\Div0|auto_generated|divider|divider|op_3~5_sumout )) # (\Div0|auto_generated|divider|divider|op_3~1_sumout  & ((\Div0|auto_generated|divider|divider|StageOut[10]~0_combout ))))) ) + ( !\u_instruction_handler|scale_factor [3] ) + ( 
// \Div0|auto_generated|divider|divider|op_4~10  ))

	.dataa(!\Equal0~0_combout ),
	.datab(!\Div0|auto_generated|divider|divider|op_3~1_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|op_3~5_sumout ),
	.datad(!\Div0|auto_generated|divider|divider|StageOut[10]~0_combout ),
	.datae(gnd),
	.dataf(!\u_instruction_handler|scale_factor [3]),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_4~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_4~5_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_4~6 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_4~5 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_4~5 .lut_mask = 64'h000000FF000004BF;
defparam \Div0|auto_generated|divider|divider|op_4~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y2_N12
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_4~1 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_4~1_sumout  = SUM(( VCC ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_4~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_4~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_4~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_4~1 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_4~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \Div0|auto_generated|divider|divider|op_4~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y2_N6
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|selnose[30] (
// Equation(s):
// \Div0|auto_generated|divider|divider|selnose [30] = ( \Div0|auto_generated|divider|divider|op_4~1_sumout  & ( \Equal0~3_combout  ) ) # ( \Div0|auto_generated|divider|divider|op_4~1_sumout  & ( !\Equal0~3_combout  ) ) # ( 
// !\Div0|auto_generated|divider|divider|op_4~1_sumout  & ( !\Equal0~3_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Div0|auto_generated|divider|divider|op_4~1_sumout ),
	.dataf(!\Equal0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|selnose [30]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|selnose[30] .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|selnose[30] .lut_mask = 64'hFFFFFFFF0000FFFF;
defparam \Div0|auto_generated|divider|divider|selnose[30] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y4_N6
cyclonev_lcell_comb \Equal0~4 (
// Equation(s):
// \Equal0~4_combout  = (!\u_instruction_handler|scale_factor[7]~DUPLICATE_q  & (!\u_instruction_handler|scale_factor [6] & !\u_instruction_handler|scale_factor [5]))

	.dataa(!\u_instruction_handler|scale_factor[7]~DUPLICATE_q ),
	.datab(!\u_instruction_handler|scale_factor [6]),
	.datac(gnd),
	.datad(!\u_instruction_handler|scale_factor [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal0~4 .extended_lut = "off";
defparam \Equal0~4 .lut_mask = 64'h8800880088008800;
defparam \Equal0~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y2_N42
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[20]~2 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[20]~2_combout  = ( !\Div0|auto_generated|divider|divider|op_3~1_sumout  & ( (\Equal0~0_combout  & \Div0|auto_generated|divider|divider|op_3~5_sumout ) ) )

	.dataa(gnd),
	.datab(!\Equal0~0_combout ),
	.datac(!\Div0|auto_generated|divider|divider|op_3~5_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|op_3~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[20]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[20]~2 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[20]~2 .lut_mask = 64'h0303030300000000;
defparam \Div0|auto_generated|divider|divider|StageOut[20]~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y2_N27
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[20]~3 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[20]~3_combout  = ( \Div0|auto_generated|divider|divider|op_3~1_sumout  & ( \Div0|auto_generated|divider|divider|StageOut[10]~0_combout  ) ) # ( !\Div0|auto_generated|divider|divider|op_3~1_sumout  & ( 
// (!\Equal0~0_combout  & \Div0|auto_generated|divider|divider|StageOut[10]~0_combout ) ) )

	.dataa(gnd),
	.datab(!\Equal0~0_combout ),
	.datac(!\Div0|auto_generated|divider|divider|StageOut[10]~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|op_3~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[20]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[20]~3 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[20]~3 .lut_mask = 64'h0C0C0C0C0F0F0F0F;
defparam \Div0|auto_generated|divider|divider|StageOut[20]~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y2_N18
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[19]~4 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[19]~4_combout  = ( \Div0|auto_generated|divider|divider|op_3~9_sumout  & ( ((\Equal0~0_combout  & !\Div0|auto_generated|divider|divider|op_3~1_sumout )) # 
// (\Div0|auto_generated|divider|divider|StageOut[9]~1_combout ) ) ) # ( !\Div0|auto_generated|divider|divider|op_3~9_sumout  & ( (\Div0|auto_generated|divider|divider|StageOut[9]~1_combout  & ((!\Equal0~0_combout ) # 
// (\Div0|auto_generated|divider|divider|op_3~1_sumout ))) ) )

	.dataa(!\Equal0~0_combout ),
	.datab(!\Div0|auto_generated|divider|divider|op_3~1_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|StageOut[9]~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|op_3~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[19]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[19]~4 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[19]~4 .lut_mask = 64'h0B0B0B0B4F4F4F4F;
defparam \Div0|auto_generated|divider|divider|StageOut[19]~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y2_N45
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[18]~6 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[18]~6_combout  = ( !\Div0|auto_generated|divider|divider|op_3~1_sumout  & ( (\Equal0~0_combout  & \Div0|auto_generated|divider|divider|op_3~13_sumout ) ) )

	.dataa(gnd),
	.datab(!\Equal0~0_combout ),
	.datac(!\Div0|auto_generated|divider|divider|op_3~13_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|op_3~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[18]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[18]~6 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[18]~6 .lut_mask = 64'h0303030300000000;
defparam \Div0|auto_generated|divider|divider|StageOut[18]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y2_N0
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_5~21 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_5~21_sumout  = SUM(( !\u_instruction_handler|scale_factor [0] ) + ( VCC ) + ( !VCC ))
// \Div0|auto_generated|divider|divider|op_5~22  = CARRY(( !\u_instruction_handler|scale_factor [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_instruction_handler|scale_factor [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_5~21_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_5~22 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_5~21 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_5~21 .lut_mask = 64'h000000000000F0F0;
defparam \Div0|auto_generated|divider|divider|op_5~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y2_N3
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_5~17 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_5~17_sumout  = SUM(( (!\Div0|auto_generated|divider|divider|op_4~1_sumout  & (\Div0|auto_generated|divider|divider|op_4~17_sumout  & (!\u_instruction_handler|scale_factor [4] & \Equal0~4_combout ))) ) + ( 
// !\u_instruction_handler|scale_factor [1] ) + ( \Div0|auto_generated|divider|divider|op_5~22  ))
// \Div0|auto_generated|divider|divider|op_5~18  = CARRY(( (!\Div0|auto_generated|divider|divider|op_4~1_sumout  & (\Div0|auto_generated|divider|divider|op_4~17_sumout  & (!\u_instruction_handler|scale_factor [4] & \Equal0~4_combout ))) ) + ( 
// !\u_instruction_handler|scale_factor [1] ) + ( \Div0|auto_generated|divider|divider|op_5~22  ))

	.dataa(!\Div0|auto_generated|divider|divider|op_4~1_sumout ),
	.datab(!\Div0|auto_generated|divider|divider|op_4~17_sumout ),
	.datac(!\u_instruction_handler|scale_factor [4]),
	.datad(!\Equal0~4_combout ),
	.datae(gnd),
	.dataf(!\u_instruction_handler|scale_factor [1]),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_5~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_5~17_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_5~18 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_5~17 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_5~17 .lut_mask = 64'h000000FF00000020;
defparam \Div0|auto_generated|divider|divider|op_5~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y2_N6
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_5~13 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_5~13_sumout  = SUM(( !\u_instruction_handler|scale_factor [2] ) + ( (!\Div0|auto_generated|divider|divider|op_4~1_sumout  & ((!\Equal0~3_combout  & ((\Div0|auto_generated|divider|divider|StageOut[18]~6_combout ))) # 
// (\Equal0~3_combout  & (\Div0|auto_generated|divider|divider|op_4~13_sumout )))) # (\Div0|auto_generated|divider|divider|op_4~1_sumout  & (((\Div0|auto_generated|divider|divider|StageOut[18]~6_combout )))) ) + ( \Div0|auto_generated|divider|divider|op_5~18 
//  ))
// \Div0|auto_generated|divider|divider|op_5~14  = CARRY(( !\u_instruction_handler|scale_factor [2] ) + ( (!\Div0|auto_generated|divider|divider|op_4~1_sumout  & ((!\Equal0~3_combout  & ((\Div0|auto_generated|divider|divider|StageOut[18]~6_combout ))) # 
// (\Equal0~3_combout  & (\Div0|auto_generated|divider|divider|op_4~13_sumout )))) # (\Div0|auto_generated|divider|divider|op_4~1_sumout  & (((\Div0|auto_generated|divider|divider|StageOut[18]~6_combout )))) ) + ( \Div0|auto_generated|divider|divider|op_5~18 
//  ))

	.dataa(!\Div0|auto_generated|divider|divider|op_4~1_sumout ),
	.datab(!\Equal0~3_combout ),
	.datac(!\Div0|auto_generated|divider|divider|op_4~13_sumout ),
	.datad(!\u_instruction_handler|scale_factor [2]),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|StageOut[18]~6_combout ),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_5~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_5~13_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_5~14 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_5~13 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_5~13 .lut_mask = 64'h0000FD200000FF00;
defparam \Div0|auto_generated|divider|divider|op_5~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y2_N9
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_5~9 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_5~9_sumout  = SUM(( (!\Div0|auto_generated|divider|divider|op_4~1_sumout  & ((!\Equal0~3_combout  & ((\Div0|auto_generated|divider|divider|StageOut[19]~4_combout ))) # (\Equal0~3_combout  & 
// (\Div0|auto_generated|divider|divider|op_4~9_sumout )))) # (\Div0|auto_generated|divider|divider|op_4~1_sumout  & (((\Div0|auto_generated|divider|divider|StageOut[19]~4_combout )))) ) + ( !\u_instruction_handler|scale_factor [3] ) + ( 
// \Div0|auto_generated|divider|divider|op_5~14  ))
// \Div0|auto_generated|divider|divider|op_5~10  = CARRY(( (!\Div0|auto_generated|divider|divider|op_4~1_sumout  & ((!\Equal0~3_combout  & ((\Div0|auto_generated|divider|divider|StageOut[19]~4_combout ))) # (\Equal0~3_combout  & 
// (\Div0|auto_generated|divider|divider|op_4~9_sumout )))) # (\Div0|auto_generated|divider|divider|op_4~1_sumout  & (((\Div0|auto_generated|divider|divider|StageOut[19]~4_combout )))) ) + ( !\u_instruction_handler|scale_factor [3] ) + ( 
// \Div0|auto_generated|divider|divider|op_5~14  ))

	.dataa(!\Div0|auto_generated|divider|divider|op_4~1_sumout ),
	.datab(!\Equal0~3_combout ),
	.datac(!\Div0|auto_generated|divider|divider|op_4~9_sumout ),
	.datad(!\Div0|auto_generated|divider|divider|StageOut[19]~4_combout ),
	.datae(gnd),
	.dataf(!\u_instruction_handler|scale_factor [3]),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_5~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_5~9_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_5~10 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_5~9 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_5~9 .lut_mask = 64'h000000FF000002DF;
defparam \Div0|auto_generated|divider|divider|op_5~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y2_N12
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_5~5 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_5~5_sumout  = SUM(( (!\Div0|auto_generated|divider|divider|selnose [30] & (\Div0|auto_generated|divider|divider|op_4~5_sumout )) # (\Div0|auto_generated|divider|divider|selnose [30] & 
// (((\Div0|auto_generated|divider|divider|StageOut[20]~3_combout ) # (\Div0|auto_generated|divider|divider|StageOut[20]~2_combout )))) ) + ( !\u_instruction_handler|scale_factor [4] ) + ( \Div0|auto_generated|divider|divider|op_5~10  ))
// \Div0|auto_generated|divider|divider|op_5~6  = CARRY(( (!\Div0|auto_generated|divider|divider|selnose [30] & (\Div0|auto_generated|divider|divider|op_4~5_sumout )) # (\Div0|auto_generated|divider|divider|selnose [30] & 
// (((\Div0|auto_generated|divider|divider|StageOut[20]~3_combout ) # (\Div0|auto_generated|divider|divider|StageOut[20]~2_combout )))) ) + ( !\u_instruction_handler|scale_factor [4] ) + ( \Div0|auto_generated|divider|divider|op_5~10  ))

	.dataa(!\Div0|auto_generated|divider|divider|selnose [30]),
	.datab(!\Div0|auto_generated|divider|divider|op_4~5_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|StageOut[20]~2_combout ),
	.datad(!\Div0|auto_generated|divider|divider|StageOut[20]~3_combout ),
	.datae(gnd),
	.dataf(!\u_instruction_handler|scale_factor [4]),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_5~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_5~5_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_5~6 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_5~5 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_5~5 .lut_mask = 64'h000000FF00002777;
defparam \Div0|auto_generated|divider|divider|op_5~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y2_N15
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_5~1 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_5~1_sumout  = SUM(( VCC ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_5~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_5~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_5~1 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_5~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \Div0|auto_generated|divider|divider|op_5~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y2_N48
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|selnose[40] (
// Equation(s):
// \Div0|auto_generated|divider|divider|selnose [40] = ( \Div0|auto_generated|divider|divider|op_5~1_sumout  ) # ( !\Div0|auto_generated|divider|divider|op_5~1_sumout  & ( !\Equal0~4_combout  ) )

	.dataa(gnd),
	.datab(!\Equal0~4_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|selnose [40]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|selnose[40] .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|selnose[40] .lut_mask = 64'hCCCCCCCCFFFFFFFF;
defparam \Div0|auto_generated|divider|divider|selnose[40] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y2_N18
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[30]~5 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[30]~5_combout  = ( \Div0|auto_generated|divider|divider|op_4~5_sumout  & ( (((!\Div0|auto_generated|divider|divider|op_4~1_sumout  & \Equal0~3_combout )) # 
// (\Div0|auto_generated|divider|divider|StageOut[20]~3_combout )) # (\Div0|auto_generated|divider|divider|StageOut[20]~2_combout ) ) ) # ( !\Div0|auto_generated|divider|divider|op_4~5_sumout  & ( (!\Div0|auto_generated|divider|divider|op_4~1_sumout  & 
// (!\Equal0~3_combout  & ((\Div0|auto_generated|divider|divider|StageOut[20]~3_combout ) # (\Div0|auto_generated|divider|divider|StageOut[20]~2_combout )))) # (\Div0|auto_generated|divider|divider|op_4~1_sumout  & 
// (((\Div0|auto_generated|divider|divider|StageOut[20]~3_combout ) # (\Div0|auto_generated|divider|divider|StageOut[20]~2_combout )))) ) )

	.dataa(!\Div0|auto_generated|divider|divider|op_4~1_sumout ),
	.datab(!\Equal0~3_combout ),
	.datac(!\Div0|auto_generated|divider|divider|StageOut[20]~2_combout ),
	.datad(!\Div0|auto_generated|divider|divider|StageOut[20]~3_combout ),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|op_4~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[30]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[30]~5 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[30]~5 .lut_mask = 64'h0DDD0DDD2FFF2FFF;
defparam \Div0|auto_generated|divider|divider|StageOut[30]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y2_N27
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[29]~7 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[29]~7_combout  = ( \Div0|auto_generated|divider|divider|StageOut[19]~4_combout  & ( ((!\Equal0~3_combout ) # (\Div0|auto_generated|divider|divider|op_4~9_sumout )) # 
// (\Div0|auto_generated|divider|divider|op_4~1_sumout ) ) ) # ( !\Div0|auto_generated|divider|divider|StageOut[19]~4_combout  & ( (!\Div0|auto_generated|divider|divider|op_4~1_sumout  & (\Equal0~3_combout  & 
// \Div0|auto_generated|divider|divider|op_4~9_sumout )) ) )

	.dataa(!\Div0|auto_generated|divider|divider|op_4~1_sumout ),
	.datab(!\Equal0~3_combout ),
	.datac(gnd),
	.datad(!\Div0|auto_generated|divider|divider|op_4~9_sumout ),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|StageOut[19]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[29]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[29]~7 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[29]~7 .lut_mask = 64'h00220022DDFFDDFF;
defparam \Div0|auto_generated|divider|divider|StageOut[29]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y2_N21
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[28]~10 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[28]~10_combout  = ( \Div0|auto_generated|divider|divider|StageOut[18]~6_combout  & ( ((!\Equal0~3_combout ) # (\Div0|auto_generated|divider|divider|op_4~13_sumout )) # 
// (\Div0|auto_generated|divider|divider|op_4~1_sumout ) ) ) # ( !\Div0|auto_generated|divider|divider|StageOut[18]~6_combout  & ( (!\Div0|auto_generated|divider|divider|op_4~1_sumout  & (\Equal0~3_combout  & 
// \Div0|auto_generated|divider|divider|op_4~13_sumout )) ) )

	.dataa(!\Div0|auto_generated|divider|divider|op_4~1_sumout ),
	.datab(!\Equal0~3_combout ),
	.datac(gnd),
	.datad(!\Div0|auto_generated|divider|divider|op_4~13_sumout ),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|StageOut[18]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[28]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[28]~10 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[28]~10 .lut_mask = 64'h00220022DDFFDDFF;
defparam \Div0|auto_generated|divider|divider|StageOut[28]~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y2_N24
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[27]~13 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[27]~13_combout  = ( \Div0|auto_generated|divider|divider|op_4~17_sumout  & ( (\Equal0~3_combout  & !\Div0|auto_generated|divider|divider|op_4~1_sumout ) ) )

	.dataa(gnd),
	.datab(!\Equal0~3_combout ),
	.datac(!\Div0|auto_generated|divider|divider|op_4~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|op_4~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[27]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[27]~13 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[27]~13 .lut_mask = 64'h0000000030303030;
defparam \Div0|auto_generated|divider|divider|StageOut[27]~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y4_N40
dffeas \u_instruction_handler|scale_factor[6]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_vjtag_interface|data_out [6]),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_instruction_handler|config_received~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_instruction_handler|scale_factor[6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_instruction_handler|scale_factor[6]~DUPLICATE .is_wysiwyg = "true";
defparam \u_instruction_handler|scale_factor[6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y3_N42
cyclonev_lcell_comb \Equal0~5 (
// Equation(s):
// \Equal0~5_combout  = ( !\u_instruction_handler|scale_factor[7]~DUPLICATE_q  & ( !\u_instruction_handler|scale_factor[6]~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_instruction_handler|scale_factor[6]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\u_instruction_handler|scale_factor[7]~DUPLICATE_q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal0~5 .extended_lut = "off";
defparam \Equal0~5 .lut_mask = 64'hF0F00000F0F00000;
defparam \Equal0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y2_N30
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_6~25 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_6~25_sumout  = SUM(( !\u_instruction_handler|scale_factor [0] ) + ( VCC ) + ( !VCC ))
// \Div0|auto_generated|divider|divider|op_6~26  = CARRY(( !\u_instruction_handler|scale_factor [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_instruction_handler|scale_factor [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_6~25_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_6~26 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_6~25 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_6~25 .lut_mask = 64'h000000000000F0F0;
defparam \Div0|auto_generated|divider|divider|op_6~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y2_N33
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_6~21 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_6~21_sumout  = SUM(( (\Div0|auto_generated|divider|divider|op_5~21_sumout  & (!\Div0|auto_generated|divider|divider|op_5~1_sumout  & (!\u_instruction_handler|scale_factor [5] & \Equal0~5_combout ))) ) + ( 
// !\u_instruction_handler|scale_factor [1] ) + ( \Div0|auto_generated|divider|divider|op_6~26  ))
// \Div0|auto_generated|divider|divider|op_6~22  = CARRY(( (\Div0|auto_generated|divider|divider|op_5~21_sumout  & (!\Div0|auto_generated|divider|divider|op_5~1_sumout  & (!\u_instruction_handler|scale_factor [5] & \Equal0~5_combout ))) ) + ( 
// !\u_instruction_handler|scale_factor [1] ) + ( \Div0|auto_generated|divider|divider|op_6~26  ))

	.dataa(!\Div0|auto_generated|divider|divider|op_5~21_sumout ),
	.datab(!\Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datac(!\u_instruction_handler|scale_factor [5]),
	.datad(!\Equal0~5_combout ),
	.datae(gnd),
	.dataf(!\u_instruction_handler|scale_factor [1]),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_6~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_6~21_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_6~22 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_6~21 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_6~21 .lut_mask = 64'h000000FF00000040;
defparam \Div0|auto_generated|divider|divider|op_6~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y2_N36
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_6~17 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_6~17_sumout  = SUM(( !\u_instruction_handler|scale_factor [2] ) + ( (!\Equal0~4_combout  & (((\Div0|auto_generated|divider|divider|StageOut[27]~13_combout )))) # (\Equal0~4_combout  & 
// ((!\Div0|auto_generated|divider|divider|op_5~1_sumout  & (\Div0|auto_generated|divider|divider|op_5~17_sumout )) # (\Div0|auto_generated|divider|divider|op_5~1_sumout  & ((\Div0|auto_generated|divider|divider|StageOut[27]~13_combout ))))) ) + ( 
// \Div0|auto_generated|divider|divider|op_6~22  ))
// \Div0|auto_generated|divider|divider|op_6~18  = CARRY(( !\u_instruction_handler|scale_factor [2] ) + ( (!\Equal0~4_combout  & (((\Div0|auto_generated|divider|divider|StageOut[27]~13_combout )))) # (\Equal0~4_combout  & 
// ((!\Div0|auto_generated|divider|divider|op_5~1_sumout  & (\Div0|auto_generated|divider|divider|op_5~17_sumout )) # (\Div0|auto_generated|divider|divider|op_5~1_sumout  & ((\Div0|auto_generated|divider|divider|StageOut[27]~13_combout ))))) ) + ( 
// \Div0|auto_generated|divider|divider|op_6~22  ))

	.dataa(!\Equal0~4_combout ),
	.datab(!\Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|op_5~17_sumout ),
	.datad(!\u_instruction_handler|scale_factor [2]),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|StageOut[27]~13_combout ),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_6~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_6~17_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_6~18 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_6~17 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_6~17 .lut_mask = 64'h0000FB400000FF00;
defparam \Div0|auto_generated|divider|divider|op_6~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y2_N39
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_6~13 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_6~13_sumout  = SUM(( (!\Equal0~4_combout  & (((\Div0|auto_generated|divider|divider|StageOut[28]~10_combout )))) # (\Equal0~4_combout  & ((!\Div0|auto_generated|divider|divider|op_5~1_sumout  & 
// (\Div0|auto_generated|divider|divider|op_5~13_sumout )) # (\Div0|auto_generated|divider|divider|op_5~1_sumout  & ((\Div0|auto_generated|divider|divider|StageOut[28]~10_combout ))))) ) + ( !\u_instruction_handler|scale_factor [3] ) + ( 
// \Div0|auto_generated|divider|divider|op_6~18  ))
// \Div0|auto_generated|divider|divider|op_6~14  = CARRY(( (!\Equal0~4_combout  & (((\Div0|auto_generated|divider|divider|StageOut[28]~10_combout )))) # (\Equal0~4_combout  & ((!\Div0|auto_generated|divider|divider|op_5~1_sumout  & 
// (\Div0|auto_generated|divider|divider|op_5~13_sumout )) # (\Div0|auto_generated|divider|divider|op_5~1_sumout  & ((\Div0|auto_generated|divider|divider|StageOut[28]~10_combout ))))) ) + ( !\u_instruction_handler|scale_factor [3] ) + ( 
// \Div0|auto_generated|divider|divider|op_6~18  ))

	.dataa(!\Equal0~4_combout ),
	.datab(!\Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|op_5~13_sumout ),
	.datad(!\Div0|auto_generated|divider|divider|StageOut[28]~10_combout ),
	.datae(gnd),
	.dataf(!\u_instruction_handler|scale_factor [3]),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_6~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_6~13_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_6~14 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_6~13 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_6~13 .lut_mask = 64'h000000FF000004BF;
defparam \Div0|auto_generated|divider|divider|op_6~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y2_N42
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_6~9 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_6~9_sumout  = SUM(( !\u_instruction_handler|scale_factor [4] ) + ( (!\Equal0~4_combout  & (((\Div0|auto_generated|divider|divider|StageOut[29]~7_combout )))) # (\Equal0~4_combout  & 
// ((!\Div0|auto_generated|divider|divider|op_5~1_sumout  & ((\Div0|auto_generated|divider|divider|op_5~9_sumout ))) # (\Div0|auto_generated|divider|divider|op_5~1_sumout  & (\Div0|auto_generated|divider|divider|StageOut[29]~7_combout )))) ) + ( 
// \Div0|auto_generated|divider|divider|op_6~14  ))
// \Div0|auto_generated|divider|divider|op_6~10  = CARRY(( !\u_instruction_handler|scale_factor [4] ) + ( (!\Equal0~4_combout  & (((\Div0|auto_generated|divider|divider|StageOut[29]~7_combout )))) # (\Equal0~4_combout  & 
// ((!\Div0|auto_generated|divider|divider|op_5~1_sumout  & ((\Div0|auto_generated|divider|divider|op_5~9_sumout ))) # (\Div0|auto_generated|divider|divider|op_5~1_sumout  & (\Div0|auto_generated|divider|divider|StageOut[29]~7_combout )))) ) + ( 
// \Div0|auto_generated|divider|divider|op_6~14  ))

	.dataa(!\Equal0~4_combout ),
	.datab(!\Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|StageOut[29]~7_combout ),
	.datad(!\u_instruction_handler|scale_factor [4]),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|op_5~9_sumout ),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_6~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_6~9_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_6~10 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_6~9 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_6~9 .lut_mask = 64'h0000F4B00000FF00;
defparam \Div0|auto_generated|divider|divider|op_6~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y2_N45
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_6~5 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_6~5_sumout  = SUM(( (!\Equal0~4_combout  & (((\Div0|auto_generated|divider|divider|StageOut[30]~5_combout )))) # (\Equal0~4_combout  & ((!\Div0|auto_generated|divider|divider|op_5~1_sumout  & 
// ((\Div0|auto_generated|divider|divider|op_5~5_sumout ))) # (\Div0|auto_generated|divider|divider|op_5~1_sumout  & (\Div0|auto_generated|divider|divider|StageOut[30]~5_combout )))) ) + ( !\u_instruction_handler|scale_factor [5] ) + ( 
// \Div0|auto_generated|divider|divider|op_6~10  ))
// \Div0|auto_generated|divider|divider|op_6~6  = CARRY(( (!\Equal0~4_combout  & (((\Div0|auto_generated|divider|divider|StageOut[30]~5_combout )))) # (\Equal0~4_combout  & ((!\Div0|auto_generated|divider|divider|op_5~1_sumout  & 
// ((\Div0|auto_generated|divider|divider|op_5~5_sumout ))) # (\Div0|auto_generated|divider|divider|op_5~1_sumout  & (\Div0|auto_generated|divider|divider|StageOut[30]~5_combout )))) ) + ( !\u_instruction_handler|scale_factor [5] ) + ( 
// \Div0|auto_generated|divider|divider|op_6~10  ))

	.dataa(!\Equal0~4_combout ),
	.datab(!\Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|StageOut[30]~5_combout ),
	.datad(!\Div0|auto_generated|divider|divider|op_5~5_sumout ),
	.datae(gnd),
	.dataf(!\u_instruction_handler|scale_factor [5]),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_6~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_6~5_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_6~6 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_6~5 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_6~5 .lut_mask = 64'h000000FF00000B4F;
defparam \Div0|auto_generated|divider|divider|op_6~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y2_N48
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_6~1 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_6~1_sumout  = SUM(( VCC ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_6~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_6~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_6~1 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_6~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \Div0|auto_generated|divider|divider|op_6~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y2_N12
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|selnose[50] (
// Equation(s):
// \Div0|auto_generated|divider|divider|selnose [50] = ( \Equal0~5_combout  & ( \Div0|auto_generated|divider|divider|op_6~1_sumout  ) ) # ( !\Equal0~5_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Equal0~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|selnose [50]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|selnose[50] .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|selnose[50] .lut_mask = 64'hFFFFFFFF0F0F0F0F;
defparam \Div0|auto_generated|divider|divider|selnose[50] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y3_N29
dffeas \u_instruction_handler|scale_factor[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_vjtag_interface|data_out [7]),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_instruction_handler|config_received~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_instruction_handler|scale_factor [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u_instruction_handler|scale_factor[7] .is_wysiwyg = "true";
defparam \u_instruction_handler|scale_factor[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y2_N30
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[40]~8 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[40]~8_combout  = ( \Equal0~4_combout  & ( (\Div0|auto_generated|divider|divider|op_5~5_sumout  & !\Div0|auto_generated|divider|divider|op_5~1_sumout ) ) )

	.dataa(gnd),
	.datab(!\Div0|auto_generated|divider|divider|op_5~5_sumout ),
	.datac(gnd),
	.datad(!\Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datae(gnd),
	.dataf(!\Equal0~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[40]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[40]~8 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[40]~8 .lut_mask = 64'h0000000033003300;
defparam \Div0|auto_generated|divider|divider|StageOut[40]~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y2_N15
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[40]~9 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[40]~9_combout  = ( \Div0|auto_generated|divider|divider|op_5~1_sumout  & ( \Div0|auto_generated|divider|divider|StageOut[30]~5_combout  ) ) # ( !\Div0|auto_generated|divider|divider|op_5~1_sumout  & ( 
// (!\Equal0~4_combout  & \Div0|auto_generated|divider|divider|StageOut[30]~5_combout ) ) )

	.dataa(gnd),
	.datab(!\Equal0~4_combout ),
	.datac(!\Div0|auto_generated|divider|divider|StageOut[30]~5_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[40]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[40]~9 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[40]~9 .lut_mask = 64'h0C0C0C0C0F0F0F0F;
defparam \Div0|auto_generated|divider|divider|StageOut[40]~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y2_N54
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[39]~11 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[39]~11_combout  = ( \Div0|auto_generated|divider|divider|op_5~9_sumout  & ( ((\Equal0~4_combout  & !\Div0|auto_generated|divider|divider|op_5~1_sumout )) # 
// (\Div0|auto_generated|divider|divider|StageOut[29]~7_combout ) ) ) # ( !\Div0|auto_generated|divider|divider|op_5~9_sumout  & ( (\Div0|auto_generated|divider|divider|StageOut[29]~7_combout  & ((!\Equal0~4_combout ) # 
// (\Div0|auto_generated|divider|divider|op_5~1_sumout ))) ) )

	.dataa(!\Equal0~4_combout ),
	.datab(!\Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|StageOut[29]~7_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|op_5~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[39]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[39]~11 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[39]~11 .lut_mask = 64'h0B0B0B0B4F4F4F4F;
defparam \Div0|auto_generated|divider|divider|StageOut[39]~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y2_N27
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[38]~14 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[38]~14_combout  = ( \Div0|auto_generated|divider|divider|op_5~13_sumout  & ( \Equal0~4_combout  & ( (!\Div0|auto_generated|divider|divider|op_5~1_sumout ) # 
// (\Div0|auto_generated|divider|divider|StageOut[28]~10_combout ) ) ) ) # ( !\Div0|auto_generated|divider|divider|op_5~13_sumout  & ( \Equal0~4_combout  & ( (\Div0|auto_generated|divider|divider|StageOut[28]~10_combout  & 
// \Div0|auto_generated|divider|divider|op_5~1_sumout ) ) ) ) # ( \Div0|auto_generated|divider|divider|op_5~13_sumout  & ( !\Equal0~4_combout  & ( \Div0|auto_generated|divider|divider|StageOut[28]~10_combout  ) ) ) # ( 
// !\Div0|auto_generated|divider|divider|op_5~13_sumout  & ( !\Equal0~4_combout  & ( \Div0|auto_generated|divider|divider|StageOut[28]~10_combout  ) ) )

	.dataa(!\Div0|auto_generated|divider|divider|StageOut[28]~10_combout ),
	.datab(!\Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Div0|auto_generated|divider|divider|op_5~13_sumout ),
	.dataf(!\Equal0~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[38]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[38]~14 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[38]~14 .lut_mask = 64'h555555551111DDDD;
defparam \Div0|auto_generated|divider|divider|StageOut[38]~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y2_N57
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[37]~18 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[37]~18_combout  = ( \Div0|auto_generated|divider|divider|StageOut[27]~13_combout  & ( (!\Equal0~4_combout ) # ((\Div0|auto_generated|divider|divider|op_5~17_sumout ) # 
// (\Div0|auto_generated|divider|divider|op_5~1_sumout )) ) ) # ( !\Div0|auto_generated|divider|divider|StageOut[27]~13_combout  & ( (\Equal0~4_combout  & (!\Div0|auto_generated|divider|divider|op_5~1_sumout  & 
// \Div0|auto_generated|divider|divider|op_5~17_sumout )) ) )

	.dataa(!\Equal0~4_combout ),
	.datab(!\Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datac(gnd),
	.datad(!\Div0|auto_generated|divider|divider|op_5~17_sumout ),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|StageOut[27]~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[37]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[37]~18 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[37]~18 .lut_mask = 64'h00440044BBFFBBFF;
defparam \Div0|auto_generated|divider|divider|StageOut[37]~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y2_N51
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[36]~22 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[36]~22_combout  = ( !\Div0|auto_generated|divider|divider|op_5~1_sumout  & ( (\Equal0~4_combout  & \Div0|auto_generated|divider|divider|op_5~21_sumout ) ) )

	.dataa(gnd),
	.datab(!\Equal0~4_combout ),
	.datac(!\Div0|auto_generated|divider|divider|op_5~21_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[36]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[36]~22 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[36]~22 .lut_mask = 64'h0303030300000000;
defparam \Div0|auto_generated|divider|divider|StageOut[36]~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y2_N30
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_7~29 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_7~29_sumout  = SUM(( !\u_instruction_handler|scale_factor [0] ) + ( VCC ) + ( !VCC ))
// \Div0|auto_generated|divider|divider|op_7~30  = CARRY(( !\u_instruction_handler|scale_factor [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_instruction_handler|scale_factor [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_7~29_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_7~30 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_7~29 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_7~29 .lut_mask = 64'h000000000000F0F0;
defparam \Div0|auto_generated|divider|divider|op_7~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y2_N33
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_7~25 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_7~25_sumout  = SUM(( (!\u_instruction_handler|scale_factor[7]~DUPLICATE_q  & (\Div0|auto_generated|divider|divider|op_6~25_sumout  & (!\u_instruction_handler|scale_factor[6]~DUPLICATE_q  & 
// !\Div0|auto_generated|divider|divider|op_6~1_sumout ))) ) + ( !\u_instruction_handler|scale_factor [1] ) + ( \Div0|auto_generated|divider|divider|op_7~30  ))
// \Div0|auto_generated|divider|divider|op_7~26  = CARRY(( (!\u_instruction_handler|scale_factor[7]~DUPLICATE_q  & (\Div0|auto_generated|divider|divider|op_6~25_sumout  & (!\u_instruction_handler|scale_factor[6]~DUPLICATE_q  & 
// !\Div0|auto_generated|divider|divider|op_6~1_sumout ))) ) + ( !\u_instruction_handler|scale_factor [1] ) + ( \Div0|auto_generated|divider|divider|op_7~30  ))

	.dataa(!\u_instruction_handler|scale_factor[7]~DUPLICATE_q ),
	.datab(!\Div0|auto_generated|divider|divider|op_6~25_sumout ),
	.datac(!\u_instruction_handler|scale_factor[6]~DUPLICATE_q ),
	.datad(!\Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.datae(gnd),
	.dataf(!\u_instruction_handler|scale_factor [1]),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_7~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_7~25_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_7~26 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_7~25 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_7~25 .lut_mask = 64'h000000FF00002000;
defparam \Div0|auto_generated|divider|divider|op_7~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y2_N36
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_7~21 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_7~21_sumout  = SUM(( !\u_instruction_handler|scale_factor [2] ) + ( (!\Equal0~5_combout  & (((\Div0|auto_generated|divider|divider|StageOut[36]~22_combout )))) # (\Equal0~5_combout  & 
// ((!\Div0|auto_generated|divider|divider|op_6~1_sumout  & (\Div0|auto_generated|divider|divider|op_6~21_sumout )) # (\Div0|auto_generated|divider|divider|op_6~1_sumout  & ((\Div0|auto_generated|divider|divider|StageOut[36]~22_combout ))))) ) + ( 
// \Div0|auto_generated|divider|divider|op_7~26  ))
// \Div0|auto_generated|divider|divider|op_7~22  = CARRY(( !\u_instruction_handler|scale_factor [2] ) + ( (!\Equal0~5_combout  & (((\Div0|auto_generated|divider|divider|StageOut[36]~22_combout )))) # (\Equal0~5_combout  & 
// ((!\Div0|auto_generated|divider|divider|op_6~1_sumout  & (\Div0|auto_generated|divider|divider|op_6~21_sumout )) # (\Div0|auto_generated|divider|divider|op_6~1_sumout  & ((\Div0|auto_generated|divider|divider|StageOut[36]~22_combout ))))) ) + ( 
// \Div0|auto_generated|divider|divider|op_7~26  ))

	.dataa(!\Equal0~5_combout ),
	.datab(!\Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|op_6~21_sumout ),
	.datad(!\u_instruction_handler|scale_factor [2]),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|StageOut[36]~22_combout ),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_7~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_7~21_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_7~22 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_7~21 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_7~21 .lut_mask = 64'h0000FB400000FF00;
defparam \Div0|auto_generated|divider|divider|op_7~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y2_N39
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_7~17 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_7~17_sumout  = SUM(( !\u_instruction_handler|scale_factor [3] ) + ( (!\Equal0~5_combout  & (((\Div0|auto_generated|divider|divider|StageOut[37]~18_combout )))) # (\Equal0~5_combout  & 
// ((!\Div0|auto_generated|divider|divider|op_6~1_sumout  & (\Div0|auto_generated|divider|divider|op_6~17_sumout )) # (\Div0|auto_generated|divider|divider|op_6~1_sumout  & ((\Div0|auto_generated|divider|divider|StageOut[37]~18_combout ))))) ) + ( 
// \Div0|auto_generated|divider|divider|op_7~22  ))
// \Div0|auto_generated|divider|divider|op_7~18  = CARRY(( !\u_instruction_handler|scale_factor [3] ) + ( (!\Equal0~5_combout  & (((\Div0|auto_generated|divider|divider|StageOut[37]~18_combout )))) # (\Equal0~5_combout  & 
// ((!\Div0|auto_generated|divider|divider|op_6~1_sumout  & (\Div0|auto_generated|divider|divider|op_6~17_sumout )) # (\Div0|auto_generated|divider|divider|op_6~1_sumout  & ((\Div0|auto_generated|divider|divider|StageOut[37]~18_combout ))))) ) + ( 
// \Div0|auto_generated|divider|divider|op_7~22  ))

	.dataa(!\Equal0~5_combout ),
	.datab(!\Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|op_6~17_sumout ),
	.datad(!\u_instruction_handler|scale_factor [3]),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|StageOut[37]~18_combout ),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_7~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_7~17_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_7~18 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_7~17 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_7~17 .lut_mask = 64'h0000FB400000FF00;
defparam \Div0|auto_generated|divider|divider|op_7~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y2_N42
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_7~13 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_7~13_sumout  = SUM(( !\u_instruction_handler|scale_factor [4] ) + ( (!\Equal0~5_combout  & (((\Div0|auto_generated|divider|divider|StageOut[38]~14_combout )))) # (\Equal0~5_combout  & 
// ((!\Div0|auto_generated|divider|divider|op_6~1_sumout  & ((\Div0|auto_generated|divider|divider|op_6~13_sumout ))) # (\Div0|auto_generated|divider|divider|op_6~1_sumout  & (\Div0|auto_generated|divider|divider|StageOut[38]~14_combout )))) ) + ( 
// \Div0|auto_generated|divider|divider|op_7~18  ))
// \Div0|auto_generated|divider|divider|op_7~14  = CARRY(( !\u_instruction_handler|scale_factor [4] ) + ( (!\Equal0~5_combout  & (((\Div0|auto_generated|divider|divider|StageOut[38]~14_combout )))) # (\Equal0~5_combout  & 
// ((!\Div0|auto_generated|divider|divider|op_6~1_sumout  & ((\Div0|auto_generated|divider|divider|op_6~13_sumout ))) # (\Div0|auto_generated|divider|divider|op_6~1_sumout  & (\Div0|auto_generated|divider|divider|StageOut[38]~14_combout )))) ) + ( 
// \Div0|auto_generated|divider|divider|op_7~18  ))

	.dataa(!\Equal0~5_combout ),
	.datab(!\Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|StageOut[38]~14_combout ),
	.datad(!\u_instruction_handler|scale_factor [4]),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|op_6~13_sumout ),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_7~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_7~13_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_7~14 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_7~13 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_7~13 .lut_mask = 64'h0000F4B00000FF00;
defparam \Div0|auto_generated|divider|divider|op_7~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y2_N45
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_7~9 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_7~9_sumout  = SUM(( !\u_instruction_handler|scale_factor [5] ) + ( (!\Equal0~5_combout  & (((\Div0|auto_generated|divider|divider|StageOut[39]~11_combout )))) # (\Equal0~5_combout  & 
// ((!\Div0|auto_generated|divider|divider|op_6~1_sumout  & ((\Div0|auto_generated|divider|divider|op_6~9_sumout ))) # (\Div0|auto_generated|divider|divider|op_6~1_sumout  & (\Div0|auto_generated|divider|divider|StageOut[39]~11_combout )))) ) + ( 
// \Div0|auto_generated|divider|divider|op_7~14  ))
// \Div0|auto_generated|divider|divider|op_7~10  = CARRY(( !\u_instruction_handler|scale_factor [5] ) + ( (!\Equal0~5_combout  & (((\Div0|auto_generated|divider|divider|StageOut[39]~11_combout )))) # (\Equal0~5_combout  & 
// ((!\Div0|auto_generated|divider|divider|op_6~1_sumout  & ((\Div0|auto_generated|divider|divider|op_6~9_sumout ))) # (\Div0|auto_generated|divider|divider|op_6~1_sumout  & (\Div0|auto_generated|divider|divider|StageOut[39]~11_combout )))) ) + ( 
// \Div0|auto_generated|divider|divider|op_7~14  ))

	.dataa(!\Equal0~5_combout ),
	.datab(!\Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|StageOut[39]~11_combout ),
	.datad(!\u_instruction_handler|scale_factor [5]),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|op_6~9_sumout ),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_7~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_7~9_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_7~10 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_7~9 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_7~9 .lut_mask = 64'h0000F4B00000FF00;
defparam \Div0|auto_generated|divider|divider|op_7~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y2_N48
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_7~5 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_7~5_sumout  = SUM(( !\u_instruction_handler|scale_factor[6]~DUPLICATE_q  ) + ( (!\Div0|auto_generated|divider|divider|selnose [50] & (\Div0|auto_generated|divider|divider|op_6~5_sumout )) # 
// (\Div0|auto_generated|divider|divider|selnose [50] & (((\Div0|auto_generated|divider|divider|StageOut[40]~9_combout ) # (\Div0|auto_generated|divider|divider|StageOut[40]~8_combout )))) ) + ( \Div0|auto_generated|divider|divider|op_7~10  ))
// \Div0|auto_generated|divider|divider|op_7~6  = CARRY(( !\u_instruction_handler|scale_factor[6]~DUPLICATE_q  ) + ( (!\Div0|auto_generated|divider|divider|selnose [50] & (\Div0|auto_generated|divider|divider|op_6~5_sumout )) # 
// (\Div0|auto_generated|divider|divider|selnose [50] & (((\Div0|auto_generated|divider|divider|StageOut[40]~9_combout ) # (\Div0|auto_generated|divider|divider|StageOut[40]~8_combout )))) ) + ( \Div0|auto_generated|divider|divider|op_7~10  ))

	.dataa(!\Div0|auto_generated|divider|divider|op_6~5_sumout ),
	.datab(!\Div0|auto_generated|divider|divider|selnose [50]),
	.datac(!\Div0|auto_generated|divider|divider|StageOut[40]~8_combout ),
	.datad(!\u_instruction_handler|scale_factor[6]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|StageOut[40]~9_combout ),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_7~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_7~5_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_7~6 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_7~5 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_7~5 .lut_mask = 64'h0000B8880000FF00;
defparam \Div0|auto_generated|divider|divider|op_7~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y2_N51
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_7~1 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_7~1_sumout  = SUM(( VCC ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_7~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_7~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_7~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_7~1 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_7~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \Div0|auto_generated|divider|divider|op_7~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y2_N54
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[50]~12 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[50]~12_combout  = ( \Div0|auto_generated|divider|divider|StageOut[40]~8_combout  & ( (!\Equal0~5_combout ) # ((\Div0|auto_generated|divider|divider|op_6~5_sumout ) # 
// (\Div0|auto_generated|divider|divider|op_6~1_sumout )) ) ) # ( !\Div0|auto_generated|divider|divider|StageOut[40]~8_combout  & ( (!\Equal0~5_combout  & (((\Div0|auto_generated|divider|divider|StageOut[40]~9_combout )))) # (\Equal0~5_combout  & 
// ((!\Div0|auto_generated|divider|divider|op_6~1_sumout  & (\Div0|auto_generated|divider|divider|op_6~5_sumout )) # (\Div0|auto_generated|divider|divider|op_6~1_sumout  & ((\Div0|auto_generated|divider|divider|StageOut[40]~9_combout ))))) ) )

	.dataa(!\Equal0~5_combout ),
	.datab(!\Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|op_6~5_sumout ),
	.datad(!\Div0|auto_generated|divider|divider|StageOut[40]~9_combout ),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|StageOut[40]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[50]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[50]~12 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[50]~12 .lut_mask = 64'h04BF04BFBFBFBFBF;
defparam \Div0|auto_generated|divider|divider|StageOut[50]~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y2_N57
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[49]~15 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[49]~15_combout  = ( \Div0|auto_generated|divider|divider|StageOut[39]~11_combout  & ( (!\Equal0~5_combout ) # ((\Div0|auto_generated|divider|divider|op_6~9_sumout ) # 
// (\Div0|auto_generated|divider|divider|op_6~1_sumout )) ) ) # ( !\Div0|auto_generated|divider|divider|StageOut[39]~11_combout  & ( (\Equal0~5_combout  & (!\Div0|auto_generated|divider|divider|op_6~1_sumout  & 
// \Div0|auto_generated|divider|divider|op_6~9_sumout )) ) )

	.dataa(!\Equal0~5_combout ),
	.datab(!\Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|op_6~9_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|StageOut[39]~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[49]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[49]~15 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[49]~15 .lut_mask = 64'h04040404BFBFBFBF;
defparam \Div0|auto_generated|divider|divider|StageOut[49]~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y2_N24
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[48]~19 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[48]~19_combout  = ( \Div0|auto_generated|divider|divider|op_6~13_sumout  & ( ((\Equal0~5_combout  & !\Div0|auto_generated|divider|divider|op_6~1_sumout )) # 
// (\Div0|auto_generated|divider|divider|StageOut[38]~14_combout ) ) ) # ( !\Div0|auto_generated|divider|divider|op_6~13_sumout  & ( (\Div0|auto_generated|divider|divider|StageOut[38]~14_combout  & ((!\Equal0~5_combout ) # 
// (\Div0|auto_generated|divider|divider|op_6~1_sumout ))) ) )

	.dataa(!\Equal0~5_combout ),
	.datab(!\Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|StageOut[38]~14_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|op_6~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[48]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[48]~19 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[48]~19 .lut_mask = 64'h0B0B0B0B4F4F4F4F;
defparam \Div0|auto_generated|divider|divider|StageOut[48]~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y2_N27
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[47]~23 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[47]~23_combout  = ( \Div0|auto_generated|divider|divider|StageOut[37]~18_combout  & ( (!\Equal0~5_combout ) # ((\Div0|auto_generated|divider|divider|op_6~17_sumout ) # 
// (\Div0|auto_generated|divider|divider|op_6~1_sumout )) ) ) # ( !\Div0|auto_generated|divider|divider|StageOut[37]~18_combout  & ( (\Equal0~5_combout  & (!\Div0|auto_generated|divider|divider|op_6~1_sumout  & 
// \Div0|auto_generated|divider|divider|op_6~17_sumout )) ) )

	.dataa(!\Equal0~5_combout ),
	.datab(!\Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|op_6~17_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|StageOut[37]~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[47]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[47]~23 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[47]~23 .lut_mask = 64'h04040404BFBFBFBF;
defparam \Div0|auto_generated|divider|divider|StageOut[47]~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y2_N18
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[46]~25 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[46]~25_combout  = ( \Div0|auto_generated|divider|divider|StageOut[36]~22_combout  & ( (!\Equal0~5_combout ) # ((\Div0|auto_generated|divider|divider|op_6~21_sumout ) # 
// (\Div0|auto_generated|divider|divider|op_6~1_sumout )) ) ) # ( !\Div0|auto_generated|divider|divider|StageOut[36]~22_combout  & ( (\Equal0~5_combout  & (!\Div0|auto_generated|divider|divider|op_6~1_sumout  & 
// \Div0|auto_generated|divider|divider|op_6~21_sumout )) ) )

	.dataa(!\Equal0~5_combout ),
	.datab(!\Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.datac(gnd),
	.datad(!\Div0|auto_generated|divider|divider|op_6~21_sumout ),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|StageOut[36]~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[46]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[46]~25 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[46]~25 .lut_mask = 64'h00440044BBFFBBFF;
defparam \Div0|auto_generated|divider|divider|StageOut[46]~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y2_N21
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[45]~28 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[45]~28_combout  = (\Equal0~5_combout  & (!\Div0|auto_generated|divider|divider|op_6~1_sumout  & \Div0|auto_generated|divider|divider|op_6~25_sumout ))

	.dataa(!\Equal0~5_combout ),
	.datab(!\Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|op_6~25_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[45]~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[45]~28 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[45]~28 .lut_mask = 64'h0404040404040404;
defparam \Div0|auto_generated|divider|divider|StageOut[45]~28 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y3_N0
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_8~33 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_8~33_sumout  = SUM(( VCC ) + ( !\u_instruction_handler|scale_factor [0] ) + ( !VCC ))
// \Div0|auto_generated|divider|divider|op_8~34  = CARRY(( VCC ) + ( !\u_instruction_handler|scale_factor [0] ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_instruction_handler|scale_factor [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_8~33_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_8~34 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_8~33 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_8~33 .lut_mask = 64'h000000FF0000FFFF;
defparam \Div0|auto_generated|divider|divider|op_8~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y3_N3
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_8~29 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_8~29_sumout  = SUM(( !\u_instruction_handler|scale_factor [1] ) + ( (!\u_instruction_handler|scale_factor [7] & (\Div0|auto_generated|divider|divider|op_7~29_sumout  & 
// !\Div0|auto_generated|divider|divider|op_7~1_sumout )) ) + ( \Div0|auto_generated|divider|divider|op_8~34  ))
// \Div0|auto_generated|divider|divider|op_8~30  = CARRY(( !\u_instruction_handler|scale_factor [1] ) + ( (!\u_instruction_handler|scale_factor [7] & (\Div0|auto_generated|divider|divider|op_7~29_sumout  & !\Div0|auto_generated|divider|divider|op_7~1_sumout 
// )) ) + ( \Div0|auto_generated|divider|divider|op_8~34  ))

	.dataa(!\u_instruction_handler|scale_factor [7]),
	.datab(!\Div0|auto_generated|divider|divider|op_7~29_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|op_7~1_sumout ),
	.datad(!\u_instruction_handler|scale_factor [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_8~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_8~29_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_8~30 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_8~29 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_8~29 .lut_mask = 64'h0000DFDF0000FF00;
defparam \Div0|auto_generated|divider|divider|op_8~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y3_N6
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_8~25 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_8~25_sumout  = SUM(( (!\u_instruction_handler|scale_factor [7] & ((!\Div0|auto_generated|divider|divider|op_7~1_sumout  & ((\Div0|auto_generated|divider|divider|op_7~25_sumout ))) # 
// (\Div0|auto_generated|divider|divider|op_7~1_sumout  & (\Div0|auto_generated|divider|divider|StageOut[45]~28_combout )))) # (\u_instruction_handler|scale_factor [7] & (((\Div0|auto_generated|divider|divider|StageOut[45]~28_combout )))) ) + ( 
// !\u_instruction_handler|scale_factor [2] ) + ( \Div0|auto_generated|divider|divider|op_8~30  ))
// \Div0|auto_generated|divider|divider|op_8~26  = CARRY(( (!\u_instruction_handler|scale_factor [7] & ((!\Div0|auto_generated|divider|divider|op_7~1_sumout  & ((\Div0|auto_generated|divider|divider|op_7~25_sumout ))) # 
// (\Div0|auto_generated|divider|divider|op_7~1_sumout  & (\Div0|auto_generated|divider|divider|StageOut[45]~28_combout )))) # (\u_instruction_handler|scale_factor [7] & (((\Div0|auto_generated|divider|divider|StageOut[45]~28_combout )))) ) + ( 
// !\u_instruction_handler|scale_factor [2] ) + ( \Div0|auto_generated|divider|divider|op_8~30  ))

	.dataa(!\u_instruction_handler|scale_factor [7]),
	.datab(!\Div0|auto_generated|divider|divider|op_7~1_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|StageOut[45]~28_combout ),
	.datad(!\Div0|auto_generated|divider|divider|op_7~25_sumout ),
	.datae(gnd),
	.dataf(!\u_instruction_handler|scale_factor [2]),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_8~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_8~25_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_8~26 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_8~25 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_8~25 .lut_mask = 64'h000000FF0000078F;
defparam \Div0|auto_generated|divider|divider|op_8~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y3_N9
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_8~21 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_8~21_sumout  = SUM(( (!\u_instruction_handler|scale_factor [7] & ((!\Div0|auto_generated|divider|divider|op_7~1_sumout  & ((\Div0|auto_generated|divider|divider|op_7~21_sumout ))) # 
// (\Div0|auto_generated|divider|divider|op_7~1_sumout  & (\Div0|auto_generated|divider|divider|StageOut[46]~25_combout )))) # (\u_instruction_handler|scale_factor [7] & (((\Div0|auto_generated|divider|divider|StageOut[46]~25_combout )))) ) + ( 
// !\u_instruction_handler|scale_factor [3] ) + ( \Div0|auto_generated|divider|divider|op_8~26  ))
// \Div0|auto_generated|divider|divider|op_8~22  = CARRY(( (!\u_instruction_handler|scale_factor [7] & ((!\Div0|auto_generated|divider|divider|op_7~1_sumout  & ((\Div0|auto_generated|divider|divider|op_7~21_sumout ))) # 
// (\Div0|auto_generated|divider|divider|op_7~1_sumout  & (\Div0|auto_generated|divider|divider|StageOut[46]~25_combout )))) # (\u_instruction_handler|scale_factor [7] & (((\Div0|auto_generated|divider|divider|StageOut[46]~25_combout )))) ) + ( 
// !\u_instruction_handler|scale_factor [3] ) + ( \Div0|auto_generated|divider|divider|op_8~26  ))

	.dataa(!\u_instruction_handler|scale_factor [7]),
	.datab(!\Div0|auto_generated|divider|divider|op_7~1_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|StageOut[46]~25_combout ),
	.datad(!\Div0|auto_generated|divider|divider|op_7~21_sumout ),
	.datae(gnd),
	.dataf(!\u_instruction_handler|scale_factor [3]),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_8~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_8~21_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_8~22 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_8~21 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_8~21 .lut_mask = 64'h000000FF0000078F;
defparam \Div0|auto_generated|divider|divider|op_8~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y3_N12
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_8~17 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_8~17_sumout  = SUM(( !\u_instruction_handler|scale_factor [4] ) + ( (!\u_instruction_handler|scale_factor [7] & ((!\Div0|auto_generated|divider|divider|op_7~1_sumout  & 
// ((\Div0|auto_generated|divider|divider|op_7~17_sumout ))) # (\Div0|auto_generated|divider|divider|op_7~1_sumout  & (\Div0|auto_generated|divider|divider|StageOut[47]~23_combout )))) # (\u_instruction_handler|scale_factor [7] & 
// (((\Div0|auto_generated|divider|divider|StageOut[47]~23_combout )))) ) + ( \Div0|auto_generated|divider|divider|op_8~22  ))
// \Div0|auto_generated|divider|divider|op_8~18  = CARRY(( !\u_instruction_handler|scale_factor [4] ) + ( (!\u_instruction_handler|scale_factor [7] & ((!\Div0|auto_generated|divider|divider|op_7~1_sumout  & 
// ((\Div0|auto_generated|divider|divider|op_7~17_sumout ))) # (\Div0|auto_generated|divider|divider|op_7~1_sumout  & (\Div0|auto_generated|divider|divider|StageOut[47]~23_combout )))) # (\u_instruction_handler|scale_factor [7] & 
// (((\Div0|auto_generated|divider|divider|StageOut[47]~23_combout )))) ) + ( \Div0|auto_generated|divider|divider|op_8~22  ))

	.dataa(!\u_instruction_handler|scale_factor [7]),
	.datab(!\Div0|auto_generated|divider|divider|op_7~1_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|StageOut[47]~23_combout ),
	.datad(!\u_instruction_handler|scale_factor [4]),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|op_7~17_sumout ),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_8~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_8~17_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_8~18 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_8~17 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_8~17 .lut_mask = 64'h0000F8700000FF00;
defparam \Div0|auto_generated|divider|divider|op_8~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y3_N15
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_8~13 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_8~13_sumout  = SUM(( !\u_instruction_handler|scale_factor [5] ) + ( (!\u_instruction_handler|scale_factor [7] & ((!\Div0|auto_generated|divider|divider|op_7~1_sumout  & 
// ((\Div0|auto_generated|divider|divider|op_7~13_sumout ))) # (\Div0|auto_generated|divider|divider|op_7~1_sumout  & (\Div0|auto_generated|divider|divider|StageOut[48]~19_combout )))) # (\u_instruction_handler|scale_factor [7] & 
// (((\Div0|auto_generated|divider|divider|StageOut[48]~19_combout )))) ) + ( \Div0|auto_generated|divider|divider|op_8~18  ))
// \Div0|auto_generated|divider|divider|op_8~14  = CARRY(( !\u_instruction_handler|scale_factor [5] ) + ( (!\u_instruction_handler|scale_factor [7] & ((!\Div0|auto_generated|divider|divider|op_7~1_sumout  & 
// ((\Div0|auto_generated|divider|divider|op_7~13_sumout ))) # (\Div0|auto_generated|divider|divider|op_7~1_sumout  & (\Div0|auto_generated|divider|divider|StageOut[48]~19_combout )))) # (\u_instruction_handler|scale_factor [7] & 
// (((\Div0|auto_generated|divider|divider|StageOut[48]~19_combout )))) ) + ( \Div0|auto_generated|divider|divider|op_8~18  ))

	.dataa(!\u_instruction_handler|scale_factor [7]),
	.datab(!\Div0|auto_generated|divider|divider|op_7~1_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|StageOut[48]~19_combout ),
	.datad(!\u_instruction_handler|scale_factor [5]),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|op_7~13_sumout ),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_8~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_8~13_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_8~14 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_8~13 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_8~13 .lut_mask = 64'h0000F8700000FF00;
defparam \Div0|auto_generated|divider|divider|op_8~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y3_N18
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_8~9 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_8~9_sumout  = SUM(( !\u_instruction_handler|scale_factor[6]~DUPLICATE_q  ) + ( (!\u_instruction_handler|scale_factor [7] & ((!\Div0|auto_generated|divider|divider|op_7~1_sumout  & 
// ((\Div0|auto_generated|divider|divider|op_7~9_sumout ))) # (\Div0|auto_generated|divider|divider|op_7~1_sumout  & (\Div0|auto_generated|divider|divider|StageOut[49]~15_combout )))) # (\u_instruction_handler|scale_factor [7] & 
// (((\Div0|auto_generated|divider|divider|StageOut[49]~15_combout )))) ) + ( \Div0|auto_generated|divider|divider|op_8~14  ))
// \Div0|auto_generated|divider|divider|op_8~10  = CARRY(( !\u_instruction_handler|scale_factor[6]~DUPLICATE_q  ) + ( (!\u_instruction_handler|scale_factor [7] & ((!\Div0|auto_generated|divider|divider|op_7~1_sumout  & 
// ((\Div0|auto_generated|divider|divider|op_7~9_sumout ))) # (\Div0|auto_generated|divider|divider|op_7~1_sumout  & (\Div0|auto_generated|divider|divider|StageOut[49]~15_combout )))) # (\u_instruction_handler|scale_factor [7] & 
// (((\Div0|auto_generated|divider|divider|StageOut[49]~15_combout )))) ) + ( \Div0|auto_generated|divider|divider|op_8~14  ))

	.dataa(!\u_instruction_handler|scale_factor [7]),
	.datab(!\Div0|auto_generated|divider|divider|op_7~1_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|StageOut[49]~15_combout ),
	.datad(!\u_instruction_handler|scale_factor[6]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|op_7~9_sumout ),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_8~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_8~9_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_8~10 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_8~9 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_8~9 .lut_mask = 64'h0000F8700000FF00;
defparam \Div0|auto_generated|divider|divider|op_8~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y3_N21
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_8~5 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_8~5_sumout  = SUM(( (!\u_instruction_handler|scale_factor [7] & ((!\Div0|auto_generated|divider|divider|op_7~1_sumout  & ((\Div0|auto_generated|divider|divider|op_7~5_sumout ))) # 
// (\Div0|auto_generated|divider|divider|op_7~1_sumout  & (\Div0|auto_generated|divider|divider|StageOut[50]~12_combout )))) # (\u_instruction_handler|scale_factor [7] & (((\Div0|auto_generated|divider|divider|StageOut[50]~12_combout )))) ) + ( 
// !\u_instruction_handler|scale_factor [7] ) + ( \Div0|auto_generated|divider|divider|op_8~10  ))
// \Div0|auto_generated|divider|divider|op_8~6  = CARRY(( (!\u_instruction_handler|scale_factor [7] & ((!\Div0|auto_generated|divider|divider|op_7~1_sumout  & ((\Div0|auto_generated|divider|divider|op_7~5_sumout ))) # 
// (\Div0|auto_generated|divider|divider|op_7~1_sumout  & (\Div0|auto_generated|divider|divider|StageOut[50]~12_combout )))) # (\u_instruction_handler|scale_factor [7] & (((\Div0|auto_generated|divider|divider|StageOut[50]~12_combout )))) ) + ( 
// !\u_instruction_handler|scale_factor [7] ) + ( \Div0|auto_generated|divider|divider|op_8~10  ))

	.dataa(!\u_instruction_handler|scale_factor [7]),
	.datab(!\Div0|auto_generated|divider|divider|op_7~1_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|StageOut[50]~12_combout ),
	.datad(!\Div0|auto_generated|divider|divider|op_7~5_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_8~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_8~5_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_8~6 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_8~5 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_8~5 .lut_mask = 64'h000055550000078F;
defparam \Div0|auto_generated|divider|divider|op_8~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y3_N24
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_8~1 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_8~1_sumout  = SUM(( VCC ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_8~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_8~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_8~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_8~1 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_8~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \Div0|auto_generated|divider|divider|op_8~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y3_N36
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[60]~16 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[60]~16_combout  = (!\u_instruction_handler|scale_factor [7] & (!\Div0|auto_generated|divider|divider|op_7~1_sumout  & \Div0|auto_generated|divider|divider|op_7~5_sumout ))

	.dataa(!\u_instruction_handler|scale_factor [7]),
	.datab(!\Div0|auto_generated|divider|divider|op_7~1_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|op_7~5_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[60]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[60]~16 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[60]~16 .lut_mask = 64'h0808080808080808;
defparam \Div0|auto_generated|divider|divider|StageOut[60]~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y3_N42
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[60]~17 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[60]~17_combout  = ( \Div0|auto_generated|divider|divider|op_7~1_sumout  & ( \Div0|auto_generated|divider|divider|StageOut[50]~12_combout  ) ) # ( !\Div0|auto_generated|divider|divider|op_7~1_sumout  & ( 
// (\u_instruction_handler|scale_factor [7] & \Div0|auto_generated|divider|divider|StageOut[50]~12_combout ) ) )

	.dataa(!\u_instruction_handler|scale_factor [7]),
	.datab(gnd),
	.datac(!\Div0|auto_generated|divider|divider|StageOut[50]~12_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|op_7~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[60]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[60]~17 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[60]~17 .lut_mask = 64'h050505050F0F0F0F;
defparam \Div0|auto_generated|divider|divider|StageOut[60]~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y4_N0
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[59]~20 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[59]~20_combout  = ( !\u_instruction_handler|scale_factor[7]~DUPLICATE_q  & ( \Div0|auto_generated|divider|divider|op_7~9_sumout  & ( !\Div0|auto_generated|divider|divider|op_7~1_sumout  ) ) )

	.dataa(gnd),
	.datab(!\Div0|auto_generated|divider|divider|op_7~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\u_instruction_handler|scale_factor[7]~DUPLICATE_q ),
	.dataf(!\Div0|auto_generated|divider|divider|op_7~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[59]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[59]~20 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[59]~20 .lut_mask = 64'h00000000CCCC0000;
defparam \Div0|auto_generated|divider|divider|StageOut[59]~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y3_N51
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[59]~21 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[59]~21_combout  = ( \Div0|auto_generated|divider|divider|op_7~1_sumout  & ( \Div0|auto_generated|divider|divider|StageOut[49]~15_combout  ) ) # ( !\Div0|auto_generated|divider|divider|op_7~1_sumout  & ( 
// (\u_instruction_handler|scale_factor [7] & \Div0|auto_generated|divider|divider|StageOut[49]~15_combout ) ) )

	.dataa(!\u_instruction_handler|scale_factor [7]),
	.datab(gnd),
	.datac(!\Div0|auto_generated|divider|divider|StageOut[49]~15_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|op_7~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[59]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[59]~21 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[59]~21 .lut_mask = 64'h050505050F0F0F0F;
defparam \Div0|auto_generated|divider|divider|StageOut[59]~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y3_N33
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|selnose[60] (
// Equation(s):
// \Div0|auto_generated|divider|divider|selnose [60] = (\u_instruction_handler|scale_factor [7]) # (\Div0|auto_generated|divider|divider|op_7~1_sumout )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Div0|auto_generated|divider|divider|op_7~1_sumout ),
	.datad(!\u_instruction_handler|scale_factor [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|selnose [60]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|selnose[60] .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|selnose[60] .lut_mask = 64'h0FFF0FFF0FFF0FFF;
defparam \Div0|auto_generated|divider|divider|selnose[60] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y3_N57
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[68]~24 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[68]~24_combout  = ( \Div0|auto_generated|divider|divider|op_8~13_sumout  & ( (!\Div0|auto_generated|divider|divider|op_8~1_sumout ) # ((!\Div0|auto_generated|divider|divider|selnose [60] & 
// (\Div0|auto_generated|divider|divider|op_7~13_sumout )) # (\Div0|auto_generated|divider|divider|selnose [60] & ((\Div0|auto_generated|divider|divider|StageOut[48]~19_combout )))) ) ) # ( !\Div0|auto_generated|divider|divider|op_8~13_sumout  & ( 
// (\Div0|auto_generated|divider|divider|op_8~1_sumout  & ((!\Div0|auto_generated|divider|divider|selnose [60] & (\Div0|auto_generated|divider|divider|op_7~13_sumout )) # (\Div0|auto_generated|divider|divider|selnose [60] & 
// ((\Div0|auto_generated|divider|divider|StageOut[48]~19_combout ))))) ) )

	.dataa(!\Div0|auto_generated|divider|divider|selnose [60]),
	.datab(!\Div0|auto_generated|divider|divider|op_8~1_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|op_7~13_sumout ),
	.datad(!\Div0|auto_generated|divider|divider|StageOut[48]~19_combout ),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|op_8~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[68]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[68]~24 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[68]~24 .lut_mask = 64'h02130213CEDFCEDF;
defparam \Div0|auto_generated|divider|divider|StageOut[68]~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y2_N15
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[57]~26 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[57]~26_combout  = ( !\u_instruction_handler|scale_factor[7]~DUPLICATE_q  & ( (!\Div0|auto_generated|divider|divider|op_7~1_sumout  & \Div0|auto_generated|divider|divider|op_7~17_sumout ) ) )

	.dataa(!\Div0|auto_generated|divider|divider|op_7~1_sumout ),
	.datab(gnd),
	.datac(!\Div0|auto_generated|divider|divider|op_7~17_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_instruction_handler|scale_factor[7]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[57]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[57]~26 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[57]~26 .lut_mask = 64'h0A0A0A0A00000000;
defparam \Div0|auto_generated|divider|divider|StageOut[57]~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y3_N45
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[57]~27 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[57]~27_combout  = ( \Div0|auto_generated|divider|divider|op_7~1_sumout  & ( \Div0|auto_generated|divider|divider|StageOut[47]~23_combout  ) ) # ( !\Div0|auto_generated|divider|divider|op_7~1_sumout  & ( 
// (\u_instruction_handler|scale_factor [7] & \Div0|auto_generated|divider|divider|StageOut[47]~23_combout ) ) )

	.dataa(!\u_instruction_handler|scale_factor [7]),
	.datab(gnd),
	.datac(!\Div0|auto_generated|divider|divider|StageOut[47]~23_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|op_7~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[57]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[57]~27 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[57]~27 .lut_mask = 64'h050505050F0F0F0F;
defparam \Div0|auto_generated|divider|divider|StageOut[57]~27 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y3_N30
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[66]~29 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[66]~29_combout  = ( \Div0|auto_generated|divider|divider|op_8~21_sumout  & ( (!\Div0|auto_generated|divider|divider|op_8~1_sumout ) # ((!\Div0|auto_generated|divider|divider|selnose [60] & 
// (\Div0|auto_generated|divider|divider|op_7~21_sumout )) # (\Div0|auto_generated|divider|divider|selnose [60] & ((\Div0|auto_generated|divider|divider|StageOut[46]~25_combout )))) ) ) # ( !\Div0|auto_generated|divider|divider|op_8~21_sumout  & ( 
// (\Div0|auto_generated|divider|divider|op_8~1_sumout  & ((!\Div0|auto_generated|divider|divider|selnose [60] & (\Div0|auto_generated|divider|divider|op_7~21_sumout )) # (\Div0|auto_generated|divider|divider|selnose [60] & 
// ((\Div0|auto_generated|divider|divider|StageOut[46]~25_combout ))))) ) )

	.dataa(!\Div0|auto_generated|divider|divider|op_8~1_sumout ),
	.datab(!\Div0|auto_generated|divider|divider|op_7~21_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|selnose [60]),
	.datad(!\Div0|auto_generated|divider|divider|StageOut[46]~25_combout ),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|op_8~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[66]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[66]~29 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[66]~29 .lut_mask = 64'h10151015BABFBABF;
defparam \Div0|auto_generated|divider|divider|StageOut[66]~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y3_N39
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[55]~30 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[55]~30_combout  = ( !\Div0|auto_generated|divider|divider|op_7~1_sumout  & ( (!\u_instruction_handler|scale_factor [7] & \Div0|auto_generated|divider|divider|op_7~25_sumout ) ) )

	.dataa(!\u_instruction_handler|scale_factor [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Div0|auto_generated|divider|divider|op_7~25_sumout ),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|op_7~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[55]~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[55]~30 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[55]~30 .lut_mask = 64'h00AA00AA00000000;
defparam \Div0|auto_generated|divider|divider|StageOut[55]~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y3_N48
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[55]~31 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[55]~31_combout  = ( \Div0|auto_generated|divider|divider|op_7~1_sumout  & ( \Div0|auto_generated|divider|divider|StageOut[45]~28_combout  ) ) # ( !\Div0|auto_generated|divider|divider|op_7~1_sumout  & ( 
// (\u_instruction_handler|scale_factor [7] & \Div0|auto_generated|divider|divider|StageOut[45]~28_combout ) ) )

	.dataa(!\u_instruction_handler|scale_factor [7]),
	.datab(gnd),
	.datac(!\Div0|auto_generated|divider|divider|StageOut[45]~28_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|op_7~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[55]~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[55]~31 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[55]~31 .lut_mask = 64'h050505050F0F0F0F;
defparam \Div0|auto_generated|divider|divider|StageOut[55]~31 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y3_N54
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[64]~32 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[64]~32_combout  = (!\Div0|auto_generated|divider|divider|op_8~1_sumout  & (((\Div0|auto_generated|divider|divider|op_8~29_sumout )))) # (\Div0|auto_generated|divider|divider|op_8~1_sumout  & 
// (!\Div0|auto_generated|divider|divider|selnose [60] & ((\Div0|auto_generated|divider|divider|op_7~29_sumout ))))

	.dataa(!\Div0|auto_generated|divider|divider|selnose [60]),
	.datab(!\Div0|auto_generated|divider|divider|op_8~1_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|op_8~29_sumout ),
	.datad(!\Div0|auto_generated|divider|divider|op_7~29_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[64]~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[64]~32 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[64]~32 .lut_mask = 64'h0C2E0C2E0C2E0C2E;
defparam \Div0|auto_generated|divider|divider|StageOut[64]~32 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y3_N0
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_9~38 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_9~38_cout  = CARRY(( !\u_instruction_handler|scale_factor [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_instruction_handler|scale_factor [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div0|auto_generated|divider|divider|op_9~38_cout ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_9~38 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_9~38 .lut_mask = 64'h000000000000F0F0;
defparam \Div0|auto_generated|divider|divider|op_9~38 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y3_N3
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_9~34 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_9~34_cout  = CARRY(( (!\Div0|auto_generated|divider|divider|op_8~1_sumout  & \Div0|auto_generated|divider|divider|op_8~33_sumout ) ) + ( !\u_instruction_handler|scale_factor [1] ) + ( 
// \Div0|auto_generated|divider|divider|op_9~38_cout  ))

	.dataa(!\u_instruction_handler|scale_factor [1]),
	.datab(!\Div0|auto_generated|divider|divider|op_8~1_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|op_8~33_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_9~38_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div0|auto_generated|divider|divider|op_9~34_cout ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_9~34 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_9~34 .lut_mask = 64'h0000555500000C0C;
defparam \Div0|auto_generated|divider|divider|op_9~34 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y3_N6
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_9~30 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_9~30_cout  = CARRY(( !\u_instruction_handler|scale_factor [2] ) + ( \Div0|auto_generated|divider|divider|StageOut[64]~32_combout  ) + ( \Div0|auto_generated|divider|divider|op_9~34_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u_instruction_handler|scale_factor [2]),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|StageOut[64]~32_combout ),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_9~34_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div0|auto_generated|divider|divider|op_9~30_cout ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_9~30 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_9~30 .lut_mask = 64'h0000FF000000FF00;
defparam \Div0|auto_generated|divider|divider|op_9~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y3_N9
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_9~26 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_9~26_cout  = CARRY(( (!\Div0|auto_generated|divider|divider|op_8~1_sumout  & (((\Div0|auto_generated|divider|divider|op_8~25_sumout )))) # (\Div0|auto_generated|divider|divider|op_8~1_sumout  & 
// (((\Div0|auto_generated|divider|divider|StageOut[55]~31_combout )) # (\Div0|auto_generated|divider|divider|StageOut[55]~30_combout ))) ) + ( !\u_instruction_handler|scale_factor [3] ) + ( \Div0|auto_generated|divider|divider|op_9~30_cout  ))

	.dataa(!\Div0|auto_generated|divider|divider|StageOut[55]~30_combout ),
	.datab(!\Div0|auto_generated|divider|divider|op_8~1_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|op_8~25_sumout ),
	.datad(!\Div0|auto_generated|divider|divider|StageOut[55]~31_combout ),
	.datae(gnd),
	.dataf(!\u_instruction_handler|scale_factor [3]),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_9~30_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div0|auto_generated|divider|divider|op_9~26_cout ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_9~26 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_9~26 .lut_mask = 64'h000000FF00001D3F;
defparam \Div0|auto_generated|divider|divider|op_9~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y3_N12
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_9~22 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_9~22_cout  = CARRY(( !\u_instruction_handler|scale_factor [4] ) + ( \Div0|auto_generated|divider|divider|StageOut[66]~29_combout  ) + ( \Div0|auto_generated|divider|divider|op_9~26_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Div0|auto_generated|divider|divider|StageOut[66]~29_combout ),
	.datad(!\u_instruction_handler|scale_factor [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_9~26_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div0|auto_generated|divider|divider|op_9~22_cout ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_9~22 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_9~22 .lut_mask = 64'h0000F0F00000FF00;
defparam \Div0|auto_generated|divider|divider|op_9~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y3_N15
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_9~18 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_9~18_cout  = CARRY(( !\u_instruction_handler|scale_factor [5] ) + ( (!\Div0|auto_generated|divider|divider|op_8~1_sumout  & (\Div0|auto_generated|divider|divider|op_8~17_sumout )) # 
// (\Div0|auto_generated|divider|divider|op_8~1_sumout  & (((\Div0|auto_generated|divider|divider|StageOut[57]~27_combout ) # (\Div0|auto_generated|divider|divider|StageOut[57]~26_combout )))) ) + ( \Div0|auto_generated|divider|divider|op_9~22_cout  ))

	.dataa(!\Div0|auto_generated|divider|divider|op_8~17_sumout ),
	.datab(!\Div0|auto_generated|divider|divider|op_8~1_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|StageOut[57]~26_combout ),
	.datad(!\u_instruction_handler|scale_factor [5]),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|StageOut[57]~27_combout ),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_9~22_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div0|auto_generated|divider|divider|op_9~18_cout ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_9~18 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_9~18 .lut_mask = 64'h0000B8880000FF00;
defparam \Div0|auto_generated|divider|divider|op_9~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y3_N18
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_9~14 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_9~14_cout  = CARRY(( \Div0|auto_generated|divider|divider|StageOut[68]~24_combout  ) + ( !\u_instruction_handler|scale_factor[6]~DUPLICATE_q  ) + ( \Div0|auto_generated|divider|divider|op_9~18_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_instruction_handler|scale_factor[6]~DUPLICATE_q ),
	.datad(!\Div0|auto_generated|divider|divider|StageOut[68]~24_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_9~18_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div0|auto_generated|divider|divider|op_9~14_cout ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_9~14 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_9~14 .lut_mask = 64'h00000F0F000000FF;
defparam \Div0|auto_generated|divider|divider|op_9~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y3_N21
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_9~10 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_9~10_cout  = CARRY(( !\u_instruction_handler|scale_factor[7]~DUPLICATE_q  ) + ( (!\Div0|auto_generated|divider|divider|op_8~1_sumout  & (((\Div0|auto_generated|divider|divider|op_8~9_sumout )))) # 
// (\Div0|auto_generated|divider|divider|op_8~1_sumout  & (((\Div0|auto_generated|divider|divider|StageOut[59]~21_combout )) # (\Div0|auto_generated|divider|divider|StageOut[59]~20_combout ))) ) + ( \Div0|auto_generated|divider|divider|op_9~14_cout  ))

	.dataa(!\Div0|auto_generated|divider|divider|StageOut[59]~20_combout ),
	.datab(!\Div0|auto_generated|divider|divider|op_8~1_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|op_8~9_sumout ),
	.datad(!\u_instruction_handler|scale_factor[7]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|StageOut[59]~21_combout ),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_9~14_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div0|auto_generated|divider|divider|op_9~10_cout ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_9~10 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_9~10 .lut_mask = 64'h0000E2C00000FF00;
defparam \Div0|auto_generated|divider|divider|op_9~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y3_N24
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_9~6 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_9~6_cout  = CARRY(( (!\Div0|auto_generated|divider|divider|op_8~1_sumout  & (((\Div0|auto_generated|divider|divider|op_8~5_sumout )))) # (\Div0|auto_generated|divider|divider|op_8~1_sumout  & 
// (((\Div0|auto_generated|divider|divider|StageOut[60]~17_combout )) # (\Div0|auto_generated|divider|divider|StageOut[60]~16_combout ))) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_9~10_cout  ))

	.dataa(!\Div0|auto_generated|divider|divider|StageOut[60]~16_combout ),
	.datab(!\Div0|auto_generated|divider|divider|op_8~1_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|op_8~5_sumout ),
	.datad(!\Div0|auto_generated|divider|divider|StageOut[60]~17_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_9~10_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div0|auto_generated|divider|divider|op_9~6_cout ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_9~6 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_9~6 .lut_mask = 64'h0000000000001D3F;
defparam \Div0|auto_generated|divider|divider|op_9~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y3_N27
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_9~1 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_9~1_sumout  = SUM(( VCC ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_9~6_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_9~6_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_9~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_9~1 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_9~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \Div0|auto_generated|divider|divider|op_9~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y6_N0
cyclonev_lcell_comb \u_dsa_system|u_controller|Add0~57 (
// Equation(s):
// \u_dsa_system|u_controller|Add0~57_sumout  = SUM(( (!\Equal0~2_combout  & !\Div0|auto_generated|divider|divider|op_9~1_sumout ) ) + ( \u_dsa_system|u_controller|x_acc [2] ) + ( !VCC ))
// \u_dsa_system|u_controller|Add0~58  = CARRY(( (!\Equal0~2_combout  & !\Div0|auto_generated|divider|divider|op_9~1_sumout ) ) + ( \u_dsa_system|u_controller|x_acc [2] ) + ( !VCC ))

	.dataa(!\Equal0~2_combout ),
	.datab(gnd),
	.datac(!\Div0|auto_generated|divider|divider|op_9~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_dsa_system|u_controller|x_acc [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\u_dsa_system|u_controller|Add0~57_sumout ),
	.cout(\u_dsa_system|u_controller|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_controller|Add0~57 .extended_lut = "off";
defparam \u_dsa_system|u_controller|Add0~57 .lut_mask = 64'h0000FF000000A0A0;
defparam \u_dsa_system|u_controller|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y6_N24
cyclonev_lcell_comb \u_dsa_system|u_controller|Add0~13 (
// Equation(s):
// \u_dsa_system|u_controller|Add0~13_sumout  = SUM(( (\Equal0~2_combout ) # (\Equal0~1_combout ) ) + ( \u_dsa_system|u_controller|x_acc [10] ) + ( \u_dsa_system|u_controller|Add0~18  ))
// \u_dsa_system|u_controller|Add0~14  = CARRY(( (\Equal0~2_combout ) # (\Equal0~1_combout ) ) + ( \u_dsa_system|u_controller|x_acc [10] ) + ( \u_dsa_system|u_controller|Add0~18  ))

	.dataa(!\Equal0~1_combout ),
	.datab(gnd),
	.datac(!\Equal0~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_dsa_system|u_controller|x_acc [10]),
	.datag(gnd),
	.cin(\u_dsa_system|u_controller|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_dsa_system|u_controller|Add0~13_sumout ),
	.cout(\u_dsa_system|u_controller|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_controller|Add0~13 .extended_lut = "off";
defparam \u_dsa_system|u_controller|Add0~13 .lut_mask = 64'h0000FF0000005F5F;
defparam \u_dsa_system|u_controller|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y6_N27
cyclonev_lcell_comb \u_dsa_system|u_controller|Add0~9 (
// Equation(s):
// \u_dsa_system|u_controller|Add0~9_sumout  = SUM(( \u_dsa_system|u_controller|x_acc [11] ) + ( GND ) + ( \u_dsa_system|u_controller|Add0~14  ))
// \u_dsa_system|u_controller|Add0~10  = CARRY(( \u_dsa_system|u_controller|x_acc [11] ) + ( GND ) + ( \u_dsa_system|u_controller|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u_dsa_system|u_controller|x_acc [11]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_dsa_system|u_controller|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_dsa_system|u_controller|Add0~9_sumout ),
	.cout(\u_dsa_system|u_controller|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_controller|Add0~9 .extended_lut = "off";
defparam \u_dsa_system|u_controller|Add0~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \u_dsa_system|u_controller|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y4_N16
dffeas \u_vjtag_interface|data_out[23]~_Duplicate_1DUPLICATE (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\u_vjtag_interface|data_out[23]~_Duplicate_1feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_vjtag_interface|always3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vjtag_interface|data_out[23]~_Duplicate_1DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_vjtag_interface|data_out[23]~_Duplicate_1DUPLICATE .is_wysiwyg = "true";
defparam \u_vjtag_interface|data_out[23]~_Duplicate_1DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y6_N28
dffeas \u_instruction_handler|img_width[3]~_Duplicate_1 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_vjtag_interface|data_out[23]~_Duplicate_1DUPLICATE_q ),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_instruction_handler|config_received~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_instruction_handler|img_width[3]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_instruction_handler|img_width[3]~_Duplicate_1 .is_wysiwyg = "true";
defparam \u_instruction_handler|img_width[3]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y6_N48
cyclonev_lcell_comb \u_dsa_system|u_controller|LessThan0~3 (
// Equation(s):
// \u_dsa_system|u_controller|LessThan0~3_combout  = ( \u_instruction_handler|img_width[3]~_Duplicate_1_q  & ( (!\u_instruction_handler|i_mode_select~q  & ((!\u_dsa_system|u_controller|Add1~9_sumout ))) # (\u_instruction_handler|i_mode_select~q  & 
// (!\u_dsa_system|u_controller|Add0~9_sumout )) ) ) # ( !\u_instruction_handler|img_width[3]~_Duplicate_1_q  & ( (!\u_instruction_handler|i_mode_select~q  & ((\u_dsa_system|u_controller|Add1~9_sumout ))) # (\u_instruction_handler|i_mode_select~q  & 
// (\u_dsa_system|u_controller|Add0~9_sumout )) ) )

	.dataa(!\u_instruction_handler|i_mode_select~q ),
	.datab(gnd),
	.datac(!\u_dsa_system|u_controller|Add0~9_sumout ),
	.datad(!\u_dsa_system|u_controller|Add1~9_sumout ),
	.datae(gnd),
	.dataf(!\u_instruction_handler|img_width[3]~_Duplicate_1_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_dsa_system|u_controller|LessThan0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_controller|LessThan0~3 .extended_lut = "off";
defparam \u_dsa_system|u_controller|LessThan0~3 .lut_mask = 64'h05AF05AFFA50FA50;
defparam \u_dsa_system|u_controller|LessThan0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y6_N24
cyclonev_lcell_comb \u_dsa_system|u_controller|Add1~21 (
// Equation(s):
// \u_dsa_system|u_controller|Add1~21_sumout  = SUM(( (\Equal0~2_combout ) # (\Equal0~1_combout ) ) + ( \u_dsa_system|u_controller|x_acc [8] ) + ( \u_dsa_system|u_controller|Add1~38  ))
// \u_dsa_system|u_controller|Add1~22  = CARRY(( (\Equal0~2_combout ) # (\Equal0~1_combout ) ) + ( \u_dsa_system|u_controller|x_acc [8] ) + ( \u_dsa_system|u_controller|Add1~38  ))

	.dataa(!\Equal0~1_combout ),
	.datab(!\u_dsa_system|u_controller|x_acc [8]),
	.datac(!\Equal0~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_dsa_system|u_controller|Add1~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_dsa_system|u_controller|Add1~21_sumout ),
	.cout(\u_dsa_system|u_controller|Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_controller|Add1~21 .extended_lut = "off";
defparam \u_dsa_system|u_controller|Add1~21 .lut_mask = 64'h0000CCCC00005F5F;
defparam \u_dsa_system|u_controller|Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y6_N27
cyclonev_lcell_comb \u_dsa_system|u_controller|Add1~17 (
// Equation(s):
// \u_dsa_system|u_controller|Add1~17_sumout  = SUM(( \u_dsa_system|u_controller|x_acc [9] ) + ( GND ) + ( \u_dsa_system|u_controller|Add1~22  ))
// \u_dsa_system|u_controller|Add1~18  = CARRY(( \u_dsa_system|u_controller|x_acc [9] ) + ( GND ) + ( \u_dsa_system|u_controller|Add1~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_dsa_system|u_controller|x_acc [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_dsa_system|u_controller|Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_dsa_system|u_controller|Add1~17_sumout ),
	.cout(\u_dsa_system|u_controller|Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_controller|Add1~17 .extended_lut = "off";
defparam \u_dsa_system|u_controller|Add1~17 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u_dsa_system|u_controller|Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y6_N30
cyclonev_lcell_comb \u_dsa_system|u_controller|Add1~13 (
// Equation(s):
// \u_dsa_system|u_controller|Add1~13_sumout  = SUM(( \u_dsa_system|u_controller|x_acc [10] ) + ( GND ) + ( \u_dsa_system|u_controller|Add1~18  ))
// \u_dsa_system|u_controller|Add1~14  = CARRY(( \u_dsa_system|u_controller|x_acc [10] ) + ( GND ) + ( \u_dsa_system|u_controller|Add1~18  ))

	.dataa(gnd),
	.datab(!\u_dsa_system|u_controller|x_acc [10]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_dsa_system|u_controller|Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_dsa_system|u_controller|Add1~13_sumout ),
	.cout(\u_dsa_system|u_controller|Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_controller|Add1~13 .extended_lut = "off";
defparam \u_dsa_system|u_controller|Add1~13 .lut_mask = 64'h0000FFFF00003333;
defparam \u_dsa_system|u_controller|Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y6_N59
dffeas \u_instruction_handler|img_width[2]~_Duplicate_1 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_vjtag_interface|data_out[22]~_Duplicate_1_q ),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_instruction_handler|config_received~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_instruction_handler|img_width[2]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_instruction_handler|img_width[2]~_Duplicate_1 .is_wysiwyg = "true";
defparam \u_instruction_handler|img_width[2]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y6_N15
cyclonev_lcell_comb \u_dsa_system|u_controller|LessThan0~4 (
// Equation(s):
// \u_dsa_system|u_controller|LessThan0~4_combout  = ( \u_dsa_system|u_controller|Add0~13_sumout  & ( !\u_instruction_handler|img_width[2]~_Duplicate_1_q  $ (((!\u_dsa_system|u_controller|Add1~13_sumout  & !\u_instruction_handler|i_mode_select~q ))) ) ) # ( 
// !\u_dsa_system|u_controller|Add0~13_sumout  & ( !\u_instruction_handler|img_width[2]~_Duplicate_1_q  $ (((!\u_dsa_system|u_controller|Add1~13_sumout ) # (\u_instruction_handler|i_mode_select~q ))) ) )

	.dataa(!\u_dsa_system|u_controller|Add1~13_sumout ),
	.datab(!\u_instruction_handler|i_mode_select~q ),
	.datac(gnd),
	.datad(!\u_instruction_handler|img_width[2]~_Duplicate_1_q ),
	.datae(gnd),
	.dataf(!\u_dsa_system|u_controller|Add0~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_dsa_system|u_controller|LessThan0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_controller|LessThan0~4 .extended_lut = "off";
defparam \u_dsa_system|u_controller|LessThan0~4 .lut_mask = 64'h44BB44BB77887788;
defparam \u_dsa_system|u_controller|LessThan0~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y6_N47
dffeas \u_dsa_system|u_controller|x_acc[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u_dsa_system|u_controller|x_acc~10_combout ),
	.asdata(vcc),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\u_dsa_system|u_controller|state.UPDATE_ACC~q ),
	.sload(gnd),
	.ena(\u_dsa_system|u_controller|Selector1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_dsa_system|u_controller|x_acc [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u_dsa_system|u_controller|x_acc[7] .is_wysiwyg = "true";
defparam \u_dsa_system|u_controller|x_acc[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y6_N3
cyclonev_lcell_comb \u_dsa_system|u_controller|Add0~53 (
// Equation(s):
// \u_dsa_system|u_controller|Add0~53_sumout  = SUM(( \u_dsa_system|u_controller|x_acc [3] ) + ( (!\Equal0~2_combout  & !\Div0|auto_generated|divider|divider|op_8~1_sumout ) ) + ( \u_dsa_system|u_controller|Add0~58  ))
// \u_dsa_system|u_controller|Add0~54  = CARRY(( \u_dsa_system|u_controller|x_acc [3] ) + ( (!\Equal0~2_combout  & !\Div0|auto_generated|divider|divider|op_8~1_sumout ) ) + ( \u_dsa_system|u_controller|Add0~58  ))

	.dataa(!\Equal0~2_combout ),
	.datab(gnd),
	.datac(!\Div0|auto_generated|divider|divider|op_8~1_sumout ),
	.datad(!\u_dsa_system|u_controller|x_acc [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_dsa_system|u_controller|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_dsa_system|u_controller|Add0~53_sumout ),
	.cout(\u_dsa_system|u_controller|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_controller|Add0~53 .extended_lut = "off";
defparam \u_dsa_system|u_controller|Add0~53 .lut_mask = 64'h00005F5F000000FF;
defparam \u_dsa_system|u_controller|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y6_N6
cyclonev_lcell_comb \u_dsa_system|u_controller|Add0~49 (
// Equation(s):
// \u_dsa_system|u_controller|Add0~49_sumout  = SUM(( \u_dsa_system|u_controller|x_acc [4] ) + ( (!\Equal0~2_combout  & !\Div0|auto_generated|divider|divider|selnose [60]) ) + ( \u_dsa_system|u_controller|Add0~54  ))
// \u_dsa_system|u_controller|Add0~50  = CARRY(( \u_dsa_system|u_controller|x_acc [4] ) + ( (!\Equal0~2_combout  & !\Div0|auto_generated|divider|divider|selnose [60]) ) + ( \u_dsa_system|u_controller|Add0~54  ))

	.dataa(!\Equal0~2_combout ),
	.datab(gnd),
	.datac(!\Div0|auto_generated|divider|divider|selnose [60]),
	.datad(!\u_dsa_system|u_controller|x_acc [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_dsa_system|u_controller|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_dsa_system|u_controller|Add0~49_sumout ),
	.cout(\u_dsa_system|u_controller|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_controller|Add0~49 .extended_lut = "off";
defparam \u_dsa_system|u_controller|Add0~49 .lut_mask = 64'h00005F5F000000FF;
defparam \u_dsa_system|u_controller|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y6_N9
cyclonev_lcell_comb \u_dsa_system|u_controller|Add0~45 (
// Equation(s):
// \u_dsa_system|u_controller|Add0~45_sumout  = SUM(( (!\Equal0~2_combout  & !\Div0|auto_generated|divider|divider|selnose [50]) ) + ( \u_dsa_system|u_controller|x_acc [5] ) + ( \u_dsa_system|u_controller|Add0~50  ))
// \u_dsa_system|u_controller|Add0~46  = CARRY(( (!\Equal0~2_combout  & !\Div0|auto_generated|divider|divider|selnose [50]) ) + ( \u_dsa_system|u_controller|x_acc [5] ) + ( \u_dsa_system|u_controller|Add0~50  ))

	.dataa(!\Equal0~2_combout ),
	.datab(gnd),
	.datac(!\u_dsa_system|u_controller|x_acc [5]),
	.datad(!\Div0|auto_generated|divider|divider|selnose [50]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_dsa_system|u_controller|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_dsa_system|u_controller|Add0~45_sumout ),
	.cout(\u_dsa_system|u_controller|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_controller|Add0~45 .extended_lut = "off";
defparam \u_dsa_system|u_controller|Add0~45 .lut_mask = 64'h0000F0F00000AA00;
defparam \u_dsa_system|u_controller|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y6_N12
cyclonev_lcell_comb \u_dsa_system|u_controller|Add0~41 (
// Equation(s):
// \u_dsa_system|u_controller|Add0~41_sumout  = SUM(( \u_dsa_system|u_controller|x_acc [6] ) + ( (!\Equal0~2_combout  & !\Div0|auto_generated|divider|divider|selnose [40]) ) + ( \u_dsa_system|u_controller|Add0~46  ))
// \u_dsa_system|u_controller|Add0~42  = CARRY(( \u_dsa_system|u_controller|x_acc [6] ) + ( (!\Equal0~2_combout  & !\Div0|auto_generated|divider|divider|selnose [40]) ) + ( \u_dsa_system|u_controller|Add0~46  ))

	.dataa(!\Equal0~2_combout ),
	.datab(gnd),
	.datac(!\u_dsa_system|u_controller|x_acc [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|selnose [40]),
	.datag(gnd),
	.cin(\u_dsa_system|u_controller|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_dsa_system|u_controller|Add0~41_sumout ),
	.cout(\u_dsa_system|u_controller|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_controller|Add0~41 .extended_lut = "off";
defparam \u_dsa_system|u_controller|Add0~41 .lut_mask = 64'h000055FF00000F0F;
defparam \u_dsa_system|u_controller|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y6_N15
cyclonev_lcell_comb \u_dsa_system|u_controller|Add0~37 (
// Equation(s):
// \u_dsa_system|u_controller|Add0~37_sumout  = SUM(( (!\Equal0~2_combout  & !\Div0|auto_generated|divider|divider|selnose [30]) ) + ( \u_dsa_system|u_controller|x_acc [7] ) + ( \u_dsa_system|u_controller|Add0~42  ))
// \u_dsa_system|u_controller|Add0~38  = CARRY(( (!\Equal0~2_combout  & !\Div0|auto_generated|divider|divider|selnose [30]) ) + ( \u_dsa_system|u_controller|x_acc [7] ) + ( \u_dsa_system|u_controller|Add0~42  ))

	.dataa(!\Equal0~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Div0|auto_generated|divider|divider|selnose [30]),
	.datae(gnd),
	.dataf(!\u_dsa_system|u_controller|x_acc [7]),
	.datag(gnd),
	.cin(\u_dsa_system|u_controller|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_dsa_system|u_controller|Add0~37_sumout ),
	.cout(\u_dsa_system|u_controller|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_controller|Add0~37 .extended_lut = "off";
defparam \u_dsa_system|u_controller|Add0~37 .lut_mask = 64'h0000FF000000AA00;
defparam \u_dsa_system|u_controller|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y6_N18
cyclonev_lcell_comb \u_dsa_system|u_controller|Add0~21 (
// Equation(s):
// \u_dsa_system|u_controller|Add0~21_sumout  = SUM(( \u_dsa_system|u_controller|x_acc [8] ) + ( (!\Equal0~2_combout  & !\Div0|auto_generated|divider|divider|selnose [20]) ) + ( \u_dsa_system|u_controller|Add0~38  ))
// \u_dsa_system|u_controller|Add0~22  = CARRY(( \u_dsa_system|u_controller|x_acc [8] ) + ( (!\Equal0~2_combout  & !\Div0|auto_generated|divider|divider|selnose [20]) ) + ( \u_dsa_system|u_controller|Add0~38  ))

	.dataa(!\Equal0~2_combout ),
	.datab(gnd),
	.datac(!\u_dsa_system|u_controller|x_acc [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|selnose [20]),
	.datag(gnd),
	.cin(\u_dsa_system|u_controller|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_dsa_system|u_controller|Add0~21_sumout ),
	.cout(\u_dsa_system|u_controller|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_controller|Add0~21 .extended_lut = "off";
defparam \u_dsa_system|u_controller|Add0~21 .lut_mask = 64'h000055FF00000F0F;
defparam \u_dsa_system|u_controller|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y4_N55
dffeas \u_vjtag_interface|data_out[20]~_Duplicate_1DUPLICATE (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\u_vjtag_interface|DR1 [20]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_vjtag_interface|always3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vjtag_interface|data_out[20]~_Duplicate_1DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_vjtag_interface|data_out[20]~_Duplicate_1DUPLICATE .is_wysiwyg = "true";
defparam \u_vjtag_interface|data_out[20]~_Duplicate_1DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y6_N8
dffeas \u_instruction_handler|img_width[0]~_Duplicate_1 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_vjtag_interface|data_out[20]~_Duplicate_1DUPLICATE_q ),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_instruction_handler|config_received~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_instruction_handler|img_width[0]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_instruction_handler|img_width[0]~_Duplicate_1 .is_wysiwyg = "true";
defparam \u_instruction_handler|img_width[0]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y6_N12
cyclonev_lcell_comb \u_dsa_system|u_controller|LessThan0~5 (
// Equation(s):
// \u_dsa_system|u_controller|LessThan0~5_combout  = ( \u_instruction_handler|img_width[0]~_Duplicate_1_q  & ( (!\u_instruction_handler|i_mode_select~q  & (!\u_dsa_system|u_controller|Add1~21_sumout )) # (\u_instruction_handler|i_mode_select~q  & 
// ((!\u_dsa_system|u_controller|Add0~21_sumout ))) ) )

	.dataa(gnd),
	.datab(!\u_instruction_handler|i_mode_select~q ),
	.datac(!\u_dsa_system|u_controller|Add1~21_sumout ),
	.datad(!\u_dsa_system|u_controller|Add0~21_sumout ),
	.datae(gnd),
	.dataf(!\u_instruction_handler|img_width[0]~_Duplicate_1_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_dsa_system|u_controller|LessThan0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_controller|LessThan0~5 .extended_lut = "off";
defparam \u_dsa_system|u_controller|LessThan0~5 .lut_mask = 64'h00000000F3C0F3C0;
defparam \u_dsa_system|u_controller|LessThan0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y6_N5
dffeas \u_instruction_handler|img_width[1]~_Duplicate_1 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_vjtag_interface|data_out[21]~_Duplicate_1_q ),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_instruction_handler|config_received~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_instruction_handler|img_width[1]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_instruction_handler|img_width[1]~_Duplicate_1 .is_wysiwyg = "true";
defparam \u_instruction_handler|img_width[1]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y6_N30
cyclonev_lcell_comb \u_dsa_system|u_controller|Add0~5 (
// Equation(s):
// \u_dsa_system|u_controller|Add0~5_sumout  = SUM(( \u_dsa_system|u_controller|x_acc [12] ) + ( GND ) + ( \u_dsa_system|u_controller|Add0~10  ))
// \u_dsa_system|u_controller|Add0~6  = CARRY(( \u_dsa_system|u_controller|x_acc [12] ) + ( GND ) + ( \u_dsa_system|u_controller|Add0~10  ))

	.dataa(gnd),
	.datab(!\u_dsa_system|u_controller|x_acc [12]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_dsa_system|u_controller|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_dsa_system|u_controller|Add0~5_sumout ),
	.cout(\u_dsa_system|u_controller|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_controller|Add0~5 .extended_lut = "off";
defparam \u_dsa_system|u_controller|Add0~5 .lut_mask = 64'h0000FFFF00003333;
defparam \u_dsa_system|u_controller|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y6_N26
dffeas \u_instruction_handler|img_width[4]~_Duplicate_1 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_vjtag_interface|data_out[24]~_Duplicate_1_q ),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_instruction_handler|config_received~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_instruction_handler|img_width[4]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_instruction_handler|img_width[4]~_Duplicate_1 .is_wysiwyg = "true";
defparam \u_instruction_handler|img_width[4]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y6_N54
cyclonev_lcell_comb \u_dsa_system|u_controller|LessThan0~2 (
// Equation(s):
// \u_dsa_system|u_controller|LessThan0~2_combout  = ( \u_instruction_handler|img_width[4]~_Duplicate_1_q  & ( (!\u_instruction_handler|i_mode_select~q  & ((!\u_dsa_system|u_controller|Add1~5_sumout ))) # (\u_instruction_handler|i_mode_select~q  & 
// (!\u_dsa_system|u_controller|Add0~5_sumout )) ) ) # ( !\u_instruction_handler|img_width[4]~_Duplicate_1_q  & ( (!\u_instruction_handler|i_mode_select~q  & ((\u_dsa_system|u_controller|Add1~5_sumout ))) # (\u_instruction_handler|i_mode_select~q  & 
// (\u_dsa_system|u_controller|Add0~5_sumout )) ) )

	.dataa(gnd),
	.datab(!\u_instruction_handler|i_mode_select~q ),
	.datac(!\u_dsa_system|u_controller|Add0~5_sumout ),
	.datad(!\u_dsa_system|u_controller|Add1~5_sumout ),
	.datae(gnd),
	.dataf(!\u_instruction_handler|img_width[4]~_Duplicate_1_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_dsa_system|u_controller|LessThan0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_controller|LessThan0~2 .extended_lut = "off";
defparam \u_dsa_system|u_controller|LessThan0~2 .lut_mask = 64'h03CF03CFFC30FC30;
defparam \u_dsa_system|u_controller|LessThan0~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y6_N54
cyclonev_lcell_comb \u_dsa_system|u_controller|LessThan0~6 (
// Equation(s):
// \u_dsa_system|u_controller|LessThan0~6_combout  = ( \u_instruction_handler|img_width[1]~_Duplicate_1_q  & ( !\u_dsa_system|u_controller|LessThan0~2_combout  & ( (!\u_dsa_system|u_controller|LessThan0~3_combout  & 
// (!\u_dsa_system|u_controller|LessThan0~4_combout  & ((!\u_dsa_system|u_controller|next_x~0_combout ) # (\u_dsa_system|u_controller|LessThan0~5_combout )))) ) ) ) # ( !\u_instruction_handler|img_width[1]~_Duplicate_1_q  & ( 
// !\u_dsa_system|u_controller|LessThan0~2_combout  & ( (!\u_dsa_system|u_controller|LessThan0~3_combout  & (!\u_dsa_system|u_controller|LessThan0~4_combout  & (!\u_dsa_system|u_controller|next_x~0_combout  & \u_dsa_system|u_controller|LessThan0~5_combout 
// ))) ) ) )

	.dataa(!\u_dsa_system|u_controller|LessThan0~3_combout ),
	.datab(!\u_dsa_system|u_controller|LessThan0~4_combout ),
	.datac(!\u_dsa_system|u_controller|next_x~0_combout ),
	.datad(!\u_dsa_system|u_controller|LessThan0~5_combout ),
	.datae(!\u_instruction_handler|img_width[1]~_Duplicate_1_q ),
	.dataf(!\u_dsa_system|u_controller|LessThan0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_dsa_system|u_controller|LessThan0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_controller|LessThan0~6 .extended_lut = "off";
defparam \u_dsa_system|u_controller|LessThan0~6 .lut_mask = 64'h0080808800000000;
defparam \u_dsa_system|u_controller|LessThan0~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y6_N52
dffeas \u_instruction_handler|img_width[7]~_Duplicate_1 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_vjtag_interface|data_out[27]~_Duplicate_1_q ),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_instruction_handler|config_received~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_instruction_handler|img_width[7]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_instruction_handler|img_width[7]~_Duplicate_1 .is_wysiwyg = "true";
defparam \u_instruction_handler|img_width[7]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y6_N18
cyclonev_lcell_comb \u_dsa_system|u_controller|x_acc~6 (
// Equation(s):
// \u_dsa_system|u_controller|x_acc~6_combout  = ( \u_dsa_system|u_controller|LessThan0~16_combout  & ( \u_dsa_system|u_controller|next_x~5_combout  & ( (!\u_dsa_system|u_controller|next_x~4_combout ) # (\u_instruction_handler|img_width[8]~_Duplicate_1_q ) ) 
// ) ) # ( !\u_dsa_system|u_controller|LessThan0~16_combout  & ( \u_dsa_system|u_controller|next_x~5_combout  & ( (!\u_dsa_system|u_controller|next_x~4_combout  & (((\u_dsa_system|u_controller|LessThan0~11_combout  & 
// !\u_dsa_system|u_controller|LessThan0~19_combout )) # (\u_instruction_handler|img_width[8]~_Duplicate_1_q ))) # (\u_dsa_system|u_controller|next_x~4_combout  & (\u_dsa_system|u_controller|LessThan0~11_combout  & 
// (!\u_dsa_system|u_controller|LessThan0~19_combout  & \u_instruction_handler|img_width[8]~_Duplicate_1_q ))) ) ) )

	.dataa(!\u_dsa_system|u_controller|next_x~4_combout ),
	.datab(!\u_dsa_system|u_controller|LessThan0~11_combout ),
	.datac(!\u_dsa_system|u_controller|LessThan0~19_combout ),
	.datad(!\u_instruction_handler|img_width[8]~_Duplicate_1_q ),
	.datae(!\u_dsa_system|u_controller|LessThan0~16_combout ),
	.dataf(!\u_dsa_system|u_controller|next_x~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_dsa_system|u_controller|x_acc~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_controller|x_acc~6 .extended_lut = "off";
defparam \u_dsa_system|u_controller|x_acc~6 .lut_mask = 64'h0000000020BAAAFF;
defparam \u_dsa_system|u_controller|x_acc~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y6_N19
dffeas \u_dsa_system|u_controller|x_acc[15] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u_dsa_system|u_controller|x_acc~6_combout ),
	.asdata(vcc),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\u_dsa_system|u_controller|state.UPDATE_ACC~q ),
	.sload(gnd),
	.ena(\u_dsa_system|u_controller|Selector1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_dsa_system|u_controller|x_acc [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u_dsa_system|u_controller|x_acc[15] .is_wysiwyg = "true";
defparam \u_dsa_system|u_controller|x_acc[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y6_N36
cyclonev_lcell_comb \u_dsa_system|u_controller|Add1~5 (
// Equation(s):
// \u_dsa_system|u_controller|Add1~5_sumout  = SUM(( \u_dsa_system|u_controller|x_acc [12] ) + ( GND ) + ( \u_dsa_system|u_controller|Add1~10  ))
// \u_dsa_system|u_controller|Add1~6  = CARRY(( \u_dsa_system|u_controller|x_acc [12] ) + ( GND ) + ( \u_dsa_system|u_controller|Add1~10  ))

	.dataa(gnd),
	.datab(!\u_dsa_system|u_controller|x_acc [12]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_dsa_system|u_controller|Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_dsa_system|u_controller|Add1~5_sumout ),
	.cout(\u_dsa_system|u_controller|Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_controller|Add1~5 .extended_lut = "off";
defparam \u_dsa_system|u_controller|Add1~5 .lut_mask = 64'h0000FFFF00003333;
defparam \u_dsa_system|u_controller|Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y6_N39
cyclonev_lcell_comb \u_dsa_system|u_controller|Add1~33 (
// Equation(s):
// \u_dsa_system|u_controller|Add1~33_sumout  = SUM(( \u_dsa_system|u_controller|x_acc [13] ) + ( GND ) + ( \u_dsa_system|u_controller|Add1~6  ))
// \u_dsa_system|u_controller|Add1~34  = CARRY(( \u_dsa_system|u_controller|x_acc [13] ) + ( GND ) + ( \u_dsa_system|u_controller|Add1~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_dsa_system|u_controller|x_acc [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_dsa_system|u_controller|Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_dsa_system|u_controller|Add1~33_sumout ),
	.cout(\u_dsa_system|u_controller|Add1~34 ),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_controller|Add1~33 .extended_lut = "off";
defparam \u_dsa_system|u_controller|Add1~33 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u_dsa_system|u_controller|Add1~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y6_N42
cyclonev_lcell_comb \u_dsa_system|u_controller|Add1~29 (
// Equation(s):
// \u_dsa_system|u_controller|Add1~29_sumout  = SUM(( \u_dsa_system|u_controller|x_acc [14] ) + ( GND ) + ( \u_dsa_system|u_controller|Add1~34  ))
// \u_dsa_system|u_controller|Add1~30  = CARRY(( \u_dsa_system|u_controller|x_acc [14] ) + ( GND ) + ( \u_dsa_system|u_controller|Add1~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_dsa_system|u_controller|x_acc [14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_dsa_system|u_controller|Add1~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_dsa_system|u_controller|Add1~29_sumout ),
	.cout(\u_dsa_system|u_controller|Add1~30 ),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_controller|Add1~29 .extended_lut = "off";
defparam \u_dsa_system|u_controller|Add1~29 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u_dsa_system|u_controller|Add1~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y6_N45
cyclonev_lcell_comb \u_dsa_system|u_controller|Add1~25 (
// Equation(s):
// \u_dsa_system|u_controller|Add1~25_sumout  = SUM(( \u_dsa_system|u_controller|x_acc [15] ) + ( GND ) + ( \u_dsa_system|u_controller|Add1~30  ))
// \u_dsa_system|u_controller|Add1~26  = CARRY(( \u_dsa_system|u_controller|x_acc [15] ) + ( GND ) + ( \u_dsa_system|u_controller|Add1~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_dsa_system|u_controller|x_acc [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_dsa_system|u_controller|Add1~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_dsa_system|u_controller|Add1~25_sumout ),
	.cout(\u_dsa_system|u_controller|Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_controller|Add1~25 .extended_lut = "off";
defparam \u_dsa_system|u_controller|Add1~25 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u_dsa_system|u_controller|Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y6_N36
cyclonev_lcell_comb \u_dsa_system|u_controller|Add0~29 (
// Equation(s):
// \u_dsa_system|u_controller|Add0~29_sumout  = SUM(( \u_dsa_system|u_controller|x_acc [14] ) + ( GND ) + ( \u_dsa_system|u_controller|Add0~34  ))
// \u_dsa_system|u_controller|Add0~30  = CARRY(( \u_dsa_system|u_controller|x_acc [14] ) + ( GND ) + ( \u_dsa_system|u_controller|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_dsa_system|u_controller|x_acc [14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_dsa_system|u_controller|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_dsa_system|u_controller|Add0~29_sumout ),
	.cout(\u_dsa_system|u_controller|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_controller|Add0~29 .extended_lut = "off";
defparam \u_dsa_system|u_controller|Add0~29 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u_dsa_system|u_controller|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y6_N39
cyclonev_lcell_comb \u_dsa_system|u_controller|Add0~25 (
// Equation(s):
// \u_dsa_system|u_controller|Add0~25_sumout  = SUM(( \u_dsa_system|u_controller|x_acc [15] ) + ( GND ) + ( \u_dsa_system|u_controller|Add0~30  ))
// \u_dsa_system|u_controller|Add0~26  = CARRY(( \u_dsa_system|u_controller|x_acc [15] ) + ( GND ) + ( \u_dsa_system|u_controller|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_dsa_system|u_controller|x_acc [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_dsa_system|u_controller|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_dsa_system|u_controller|Add0~25_sumout ),
	.cout(\u_dsa_system|u_controller|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_controller|Add0~25 .extended_lut = "off";
defparam \u_dsa_system|u_controller|Add0~25 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u_dsa_system|u_controller|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y6_N9
cyclonev_lcell_comb \u_dsa_system|u_controller|next_x~5 (
// Equation(s):
// \u_dsa_system|u_controller|next_x~5_combout  = ( \u_dsa_system|u_controller|Add0~25_sumout  & ( (\u_dsa_system|u_controller|Add1~25_sumout ) # (\u_instruction_handler|i_mode_select~q ) ) ) # ( !\u_dsa_system|u_controller|Add0~25_sumout  & ( 
// (!\u_instruction_handler|i_mode_select~q  & \u_dsa_system|u_controller|Add1~25_sumout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_instruction_handler|i_mode_select~q ),
	.datad(!\u_dsa_system|u_controller|Add1~25_sumout ),
	.datae(gnd),
	.dataf(!\u_dsa_system|u_controller|Add0~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_dsa_system|u_controller|next_x~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_controller|next_x~5 .extended_lut = "off";
defparam \u_dsa_system|u_controller|next_x~5 .lut_mask = 64'h00F000F00FFF0FFF;
defparam \u_dsa_system|u_controller|next_x~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y6_N0
cyclonev_lcell_comb \u_dsa_system|u_controller|LessThan0~7 (
// Equation(s):
// \u_dsa_system|u_controller|LessThan0~7_combout  = ( \u_dsa_system|u_controller|Add0~13_sumout  & ( (!\u_instruction_handler|i_mode_select~q  & (!\u_dsa_system|u_controller|Add1~13_sumout  & \u_instruction_handler|img_width[2]~_Duplicate_1_q )) ) ) # ( 
// !\u_dsa_system|u_controller|Add0~13_sumout  & ( (\u_instruction_handler|img_width[2]~_Duplicate_1_q  & ((!\u_dsa_system|u_controller|Add1~13_sumout ) # (\u_instruction_handler|i_mode_select~q ))) ) )

	.dataa(gnd),
	.datab(!\u_instruction_handler|i_mode_select~q ),
	.datac(!\u_dsa_system|u_controller|Add1~13_sumout ),
	.datad(!\u_instruction_handler|img_width[2]~_Duplicate_1_q ),
	.datae(gnd),
	.dataf(!\u_dsa_system|u_controller|Add0~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_dsa_system|u_controller|LessThan0~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_controller|LessThan0~7 .extended_lut = "off";
defparam \u_dsa_system|u_controller|LessThan0~7 .lut_mask = 64'h00F300F300C000C0;
defparam \u_dsa_system|u_controller|LessThan0~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y6_N0
cyclonev_lcell_comb \u_dsa_system|u_controller|LessThan0~8 (
// Equation(s):
// \u_dsa_system|u_controller|LessThan0~8_combout  = ( \u_instruction_handler|img_width[3]~_Duplicate_1_q  & ( (!\u_instruction_handler|img_width[4]~_Duplicate_1_q  & (!\u_dsa_system|u_controller|next_x~1_combout  & 
// ((!\u_dsa_system|u_controller|next_x~2_combout ) # (\u_dsa_system|u_controller|LessThan0~7_combout )))) # (\u_instruction_handler|img_width[4]~_Duplicate_1_q  & ((!\u_dsa_system|u_controller|next_x~2_combout ) # 
// ((!\u_dsa_system|u_controller|next_x~1_combout ) # (\u_dsa_system|u_controller|LessThan0~7_combout )))) ) ) # ( !\u_instruction_handler|img_width[3]~_Duplicate_1_q  & ( (!\u_instruction_handler|img_width[4]~_Duplicate_1_q  & 
// (!\u_dsa_system|u_controller|next_x~2_combout  & (\u_dsa_system|u_controller|LessThan0~7_combout  & !\u_dsa_system|u_controller|next_x~1_combout ))) # (\u_instruction_handler|img_width[4]~_Duplicate_1_q  & ((!\u_dsa_system|u_controller|next_x~1_combout ) 
// # ((!\u_dsa_system|u_controller|next_x~2_combout  & \u_dsa_system|u_controller|LessThan0~7_combout )))) ) )

	.dataa(!\u_instruction_handler|img_width[4]~_Duplicate_1_q ),
	.datab(!\u_dsa_system|u_controller|next_x~2_combout ),
	.datac(!\u_dsa_system|u_controller|LessThan0~7_combout ),
	.datad(!\u_dsa_system|u_controller|next_x~1_combout ),
	.datae(gnd),
	.dataf(!\u_instruction_handler|img_width[3]~_Duplicate_1_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_dsa_system|u_controller|LessThan0~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_controller|LessThan0~8 .extended_lut = "off";
defparam \u_dsa_system|u_controller|LessThan0~8 .lut_mask = 64'h5D045D04DF45DF45;
defparam \u_dsa_system|u_controller|LessThan0~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y6_N49
dffeas \u_instruction_handler|img_width[5]~_Duplicate_1 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_vjtag_interface|data_out[25]~_Duplicate_1_q ),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_instruction_handler|config_received~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_instruction_handler|img_width[5]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_instruction_handler|img_width[5]~_Duplicate_1 .is_wysiwyg = "true";
defparam \u_instruction_handler|img_width[5]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y6_N33
cyclonev_lcell_comb \u_dsa_system|u_controller|Add0~33 (
// Equation(s):
// \u_dsa_system|u_controller|Add0~33_sumout  = SUM(( \u_dsa_system|u_controller|x_acc [13] ) + ( GND ) + ( \u_dsa_system|u_controller|Add0~6  ))
// \u_dsa_system|u_controller|Add0~34  = CARRY(( \u_dsa_system|u_controller|x_acc [13] ) + ( GND ) + ( \u_dsa_system|u_controller|Add0~6  ))

	.dataa(!\u_dsa_system|u_controller|x_acc [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_dsa_system|u_controller|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_dsa_system|u_controller|Add0~33_sumout ),
	.cout(\u_dsa_system|u_controller|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_controller|Add0~33 .extended_lut = "off";
defparam \u_dsa_system|u_controller|Add0~33 .lut_mask = 64'h0000FFFF00005555;
defparam \u_dsa_system|u_controller|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y6_N42
cyclonev_lcell_comb \u_dsa_system|u_controller|LessThan0~10 (
// Equation(s):
// \u_dsa_system|u_controller|LessThan0~10_combout  = ( \u_dsa_system|u_controller|Add0~33_sumout  & ( !\u_instruction_handler|img_width[5]~_Duplicate_1_q  $ (((!\u_instruction_handler|i_mode_select~q  & !\u_dsa_system|u_controller|Add1~33_sumout ))) ) ) # ( 
// !\u_dsa_system|u_controller|Add0~33_sumout  & ( !\u_instruction_handler|img_width[5]~_Duplicate_1_q  $ (((!\u_dsa_system|u_controller|Add1~33_sumout ) # (\u_instruction_handler|i_mode_select~q ))) ) )

	.dataa(gnd),
	.datab(!\u_instruction_handler|i_mode_select~q ),
	.datac(!\u_dsa_system|u_controller|Add1~33_sumout ),
	.datad(!\u_instruction_handler|img_width[5]~_Duplicate_1_q ),
	.datae(gnd),
	.dataf(!\u_dsa_system|u_controller|Add0~33_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_dsa_system|u_controller|LessThan0~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_controller|LessThan0~10 .extended_lut = "off";
defparam \u_dsa_system|u_controller|LessThan0~10 .lut_mask = 64'h0CF30CF33FC03FC0;
defparam \u_dsa_system|u_controller|LessThan0~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y6_N57
cyclonev_lcell_comb \u_dsa_system|u_controller|LessThan0~20 (
// Equation(s):
// \u_dsa_system|u_controller|LessThan0~20_combout  = ( !\u_dsa_system|u_controller|LessThan0~9_combout  & ( !\u_dsa_system|u_controller|LessThan0~10_combout  & ( (!\u_dsa_system|u_controller|LessThan0~6_combout  & 
// (\u_dsa_system|u_controller|LessThan0~8_combout  & (!\u_instruction_handler|img_width[7]~_Duplicate_1_q  $ (\u_dsa_system|u_controller|next_x~5_combout )))) # (\u_dsa_system|u_controller|LessThan0~6_combout  & 
// (!\u_instruction_handler|img_width[7]~_Duplicate_1_q  $ ((\u_dsa_system|u_controller|next_x~5_combout )))) ) ) )

	.dataa(!\u_dsa_system|u_controller|LessThan0~6_combout ),
	.datab(!\u_instruction_handler|img_width[7]~_Duplicate_1_q ),
	.datac(!\u_dsa_system|u_controller|next_x~5_combout ),
	.datad(!\u_dsa_system|u_controller|LessThan0~8_combout ),
	.datae(!\u_dsa_system|u_controller|LessThan0~9_combout ),
	.dataf(!\u_dsa_system|u_controller|LessThan0~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_dsa_system|u_controller|LessThan0~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_controller|LessThan0~20 .extended_lut = "off";
defparam \u_dsa_system|u_controller|LessThan0~20 .lut_mask = 64'h41C3000000000000;
defparam \u_dsa_system|u_controller|LessThan0~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y6_N0
cyclonev_lcell_comb \u_dsa_system|u_controller|Add1~65 (
// Equation(s):
// \u_dsa_system|u_controller|Add1~65_sumout  = SUM(( (!\Equal0~2_combout  & !\Div0|auto_generated|divider|divider|op_9~1_sumout ) ) + ( \u_dsa_system|u_controller|x_acc [0] ) + ( !VCC ))
// \u_dsa_system|u_controller|Add1~66  = CARRY(( (!\Equal0~2_combout  & !\Div0|auto_generated|divider|divider|op_9~1_sumout ) ) + ( \u_dsa_system|u_controller|x_acc [0] ) + ( !VCC ))

	.dataa(!\Equal0~2_combout ),
	.datab(gnd),
	.datac(!\u_dsa_system|u_controller|x_acc [0]),
	.datad(!\Div0|auto_generated|divider|divider|op_9~1_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\u_dsa_system|u_controller|Add1~65_sumout ),
	.cout(\u_dsa_system|u_controller|Add1~66 ),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_controller|Add1~65 .extended_lut = "off";
defparam \u_dsa_system|u_controller|Add1~65 .lut_mask = 64'h0000F0F00000AA00;
defparam \u_dsa_system|u_controller|Add1~65 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y6_N54
cyclonev_lcell_comb \u_dsa_system|u_controller|Selector17~0 (
// Equation(s):
// \u_dsa_system|u_controller|Selector17~0_combout  = ( \u_dsa_system|u_controller|Add1~65_sumout  & ( \u_dsa_system|u_controller|state.UPDATE_ACC~q  & ( (!\u_instruction_handler|img_width[8]~_Duplicate_1_q  & (!\u_dsa_system|u_controller|next_x~4_combout  & 
// ((\u_dsa_system|u_controller|LessThan0~20_combout ) # (\u_dsa_system|u_controller|LessThan0~16_combout )))) # (\u_instruction_handler|img_width[8]~_Duplicate_1_q  & ((!\u_dsa_system|u_controller|next_x~4_combout ) # 
// ((\u_dsa_system|u_controller|LessThan0~20_combout ) # (\u_dsa_system|u_controller|LessThan0~16_combout )))) ) ) )

	.dataa(!\u_instruction_handler|img_width[8]~_Duplicate_1_q ),
	.datab(!\u_dsa_system|u_controller|next_x~4_combout ),
	.datac(!\u_dsa_system|u_controller|LessThan0~16_combout ),
	.datad(!\u_dsa_system|u_controller|LessThan0~20_combout ),
	.datae(!\u_dsa_system|u_controller|Add1~65_sumout ),
	.dataf(!\u_dsa_system|u_controller|state.UPDATE_ACC~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_dsa_system|u_controller|Selector17~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_controller|Selector17~0 .extended_lut = "off";
defparam \u_dsa_system|u_controller|Selector17~0 .lut_mask = 64'h0000000000004DDD;
defparam \u_dsa_system|u_controller|Selector17~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y6_N12
cyclonev_lcell_comb \u_dsa_system|u_controller|Selector16~1 (
// Equation(s):
// \u_dsa_system|u_controller|Selector16~1_combout  = ( !\u_dsa_system|u_controller|state.UPDATE_ACC~q  & ( (((!\u_dsa_system|u_controller|state.IDLE~q ))) ) ) # ( \u_dsa_system|u_controller|state.UPDATE_ACC~q  & ( (!\u_instruction_handler|i_mode_select~q ) 
// # ((!\u_instruction_handler|img_width[8]~_Duplicate_1_q  & (((!\u_dsa_system|u_controller|LessThan0~16_combout  & !\u_dsa_system|u_controller|LessThan0~20_combout )) # (\u_dsa_system|u_controller|next_x~4_combout ))) # 
// (\u_instruction_handler|img_width[8]~_Duplicate_1_q  & (!\u_dsa_system|u_controller|LessThan0~16_combout  & (!\u_dsa_system|u_controller|LessThan0~20_combout  & \u_dsa_system|u_controller|next_x~4_combout )))) ) )

	.dataa(!\u_dsa_system|u_controller|LessThan0~16_combout ),
	.datab(!\u_instruction_handler|img_width[8]~_Duplicate_1_q ),
	.datac(!\u_instruction_handler|i_mode_select~q ),
	.datad(!\u_dsa_system|u_controller|LessThan0~20_combout ),
	.datae(!\u_dsa_system|u_controller|state.UPDATE_ACC~q ),
	.dataf(!\u_dsa_system|u_controller|next_x~4_combout ),
	.datag(!\u_dsa_system|u_controller|state.IDLE~q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_dsa_system|u_controller|Selector16~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_controller|Selector16~1 .extended_lut = "on";
defparam \u_dsa_system|u_controller|Selector16~1 .lut_mask = 64'hF0F0F8F0F0F0FEFC;
defparam \u_dsa_system|u_controller|Selector16~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y6_N56
dffeas \u_dsa_system|u_controller|x_acc[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u_dsa_system|u_controller|Selector17~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u_instruction_handler|i_mode_select~q ),
	.sload(gnd),
	.ena(\u_dsa_system|u_controller|Selector16~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_dsa_system|u_controller|x_acc [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_dsa_system|u_controller|x_acc[0] .is_wysiwyg = "true";
defparam \u_dsa_system|u_controller|x_acc[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y6_N3
cyclonev_lcell_comb \u_dsa_system|u_controller|Add1~61 (
// Equation(s):
// \u_dsa_system|u_controller|Add1~61_sumout  = SUM(( (!\Equal0~2_combout  & !\Div0|auto_generated|divider|divider|op_8~1_sumout ) ) + ( \u_dsa_system|u_controller|x_acc [1] ) + ( \u_dsa_system|u_controller|Add1~66  ))
// \u_dsa_system|u_controller|Add1~62  = CARRY(( (!\Equal0~2_combout  & !\Div0|auto_generated|divider|divider|op_8~1_sumout ) ) + ( \u_dsa_system|u_controller|x_acc [1] ) + ( \u_dsa_system|u_controller|Add1~66  ))

	.dataa(!\Equal0~2_combout ),
	.datab(gnd),
	.datac(!\Div0|auto_generated|divider|divider|op_8~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_dsa_system|u_controller|x_acc [1]),
	.datag(gnd),
	.cin(\u_dsa_system|u_controller|Add1~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_dsa_system|u_controller|Add1~61_sumout ),
	.cout(\u_dsa_system|u_controller|Add1~62 ),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_controller|Add1~61 .extended_lut = "off";
defparam \u_dsa_system|u_controller|Add1~61 .lut_mask = 64'h0000FF000000A0A0;
defparam \u_dsa_system|u_controller|Add1~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y6_N57
cyclonev_lcell_comb \u_dsa_system|u_controller|Selector16~0 (
// Equation(s):
// \u_dsa_system|u_controller|Selector16~0_combout  = ( \u_dsa_system|u_controller|Add1~61_sumout  & ( \u_dsa_system|u_controller|state.UPDATE_ACC~q  & ( (!\u_instruction_handler|img_width[8]~_Duplicate_1_q  & (!\u_dsa_system|u_controller|next_x~4_combout  & 
// ((\u_dsa_system|u_controller|LessThan0~16_combout ) # (\u_dsa_system|u_controller|LessThan0~20_combout )))) # (\u_instruction_handler|img_width[8]~_Duplicate_1_q  & ((!\u_dsa_system|u_controller|next_x~4_combout ) # 
// ((\u_dsa_system|u_controller|LessThan0~16_combout ) # (\u_dsa_system|u_controller|LessThan0~20_combout )))) ) ) )

	.dataa(!\u_instruction_handler|img_width[8]~_Duplicate_1_q ),
	.datab(!\u_dsa_system|u_controller|next_x~4_combout ),
	.datac(!\u_dsa_system|u_controller|LessThan0~20_combout ),
	.datad(!\u_dsa_system|u_controller|LessThan0~16_combout ),
	.datae(!\u_dsa_system|u_controller|Add1~61_sumout ),
	.dataf(!\u_dsa_system|u_controller|state.UPDATE_ACC~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_dsa_system|u_controller|Selector16~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_controller|Selector16~0 .extended_lut = "off";
defparam \u_dsa_system|u_controller|Selector16~0 .lut_mask = 64'h0000000000004DDD;
defparam \u_dsa_system|u_controller|Selector16~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y6_N58
dffeas \u_dsa_system|u_controller|x_acc[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u_dsa_system|u_controller|Selector16~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u_instruction_handler|i_mode_select~q ),
	.sload(gnd),
	.ena(\u_dsa_system|u_controller|Selector16~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_dsa_system|u_controller|x_acc [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_dsa_system|u_controller|x_acc[1] .is_wysiwyg = "true";
defparam \u_dsa_system|u_controller|x_acc[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y6_N6
cyclonev_lcell_comb \u_dsa_system|u_controller|Add1~57 (
// Equation(s):
// \u_dsa_system|u_controller|Add1~57_sumout  = SUM(( \u_dsa_system|u_controller|x_acc [2] ) + ( (!\Equal0~2_combout  & !\Div0|auto_generated|divider|divider|selnose [60]) ) + ( \u_dsa_system|u_controller|Add1~62  ))
// \u_dsa_system|u_controller|Add1~58  = CARRY(( \u_dsa_system|u_controller|x_acc [2] ) + ( (!\Equal0~2_combout  & !\Div0|auto_generated|divider|divider|selnose [60]) ) + ( \u_dsa_system|u_controller|Add1~62  ))

	.dataa(!\Equal0~2_combout ),
	.datab(gnd),
	.datac(!\u_dsa_system|u_controller|x_acc [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|selnose [60]),
	.datag(gnd),
	.cin(\u_dsa_system|u_controller|Add1~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_dsa_system|u_controller|Add1~57_sumout ),
	.cout(\u_dsa_system|u_controller|Add1~58 ),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_controller|Add1~57 .extended_lut = "off";
defparam \u_dsa_system|u_controller|Add1~57 .lut_mask = 64'h000055FF00000F0F;
defparam \u_dsa_system|u_controller|Add1~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y6_N51
cyclonev_lcell_comb \u_dsa_system|u_controller|x_acc~19 (
// Equation(s):
// \u_dsa_system|u_controller|x_acc~19_combout  = ( \u_dsa_system|u_controller|Add1~57_sumout  & ( (!\u_instruction_handler|i_mode_select~q ) # (\u_dsa_system|u_controller|Add0~57_sumout ) ) ) # ( !\u_dsa_system|u_controller|Add1~57_sumout  & ( 
// (\u_instruction_handler|i_mode_select~q  & \u_dsa_system|u_controller|Add0~57_sumout ) ) )

	.dataa(!\u_instruction_handler|i_mode_select~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u_dsa_system|u_controller|Add0~57_sumout ),
	.datae(gnd),
	.dataf(!\u_dsa_system|u_controller|Add1~57_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_dsa_system|u_controller|x_acc~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_controller|x_acc~19 .extended_lut = "off";
defparam \u_dsa_system|u_controller|x_acc~19 .lut_mask = 64'h00550055AAFFAAFF;
defparam \u_dsa_system|u_controller|x_acc~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y6_N21
cyclonev_lcell_comb \u_dsa_system|u_controller|x_acc~20 (
// Equation(s):
// \u_dsa_system|u_controller|x_acc~20_combout  = ( \u_dsa_system|u_controller|LessThan0~16_combout  & ( \u_dsa_system|u_controller|x_acc~19_combout  & ( (!\u_dsa_system|u_controller|next_x~4_combout ) # (\u_instruction_handler|img_width[8]~_Duplicate_1_q ) 
// ) ) ) # ( !\u_dsa_system|u_controller|LessThan0~16_combout  & ( \u_dsa_system|u_controller|x_acc~19_combout  & ( (!\u_instruction_handler|img_width[8]~_Duplicate_1_q  & (\u_dsa_system|u_controller|LessThan0~11_combout  & 
// (!\u_dsa_system|u_controller|LessThan0~19_combout  & !\u_dsa_system|u_controller|next_x~4_combout ))) # (\u_instruction_handler|img_width[8]~_Duplicate_1_q  & ((!\u_dsa_system|u_controller|next_x~4_combout ) # 
// ((\u_dsa_system|u_controller|LessThan0~11_combout  & !\u_dsa_system|u_controller|LessThan0~19_combout )))) ) ) )

	.dataa(!\u_instruction_handler|img_width[8]~_Duplicate_1_q ),
	.datab(!\u_dsa_system|u_controller|LessThan0~11_combout ),
	.datac(!\u_dsa_system|u_controller|LessThan0~19_combout ),
	.datad(!\u_dsa_system|u_controller|next_x~4_combout ),
	.datae(!\u_dsa_system|u_controller|LessThan0~16_combout ),
	.dataf(!\u_dsa_system|u_controller|x_acc~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_dsa_system|u_controller|x_acc~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_controller|x_acc~20 .extended_lut = "off";
defparam \u_dsa_system|u_controller|x_acc~20 .lut_mask = 64'h000000007510FF55;
defparam \u_dsa_system|u_controller|x_acc~20 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y6_N22
dffeas \u_dsa_system|u_controller|x_acc[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u_dsa_system|u_controller|x_acc~20_combout ),
	.asdata(vcc),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\u_dsa_system|u_controller|state.UPDATE_ACC~q ),
	.sload(gnd),
	.ena(\u_dsa_system|u_controller|Selector1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_dsa_system|u_controller|x_acc [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_dsa_system|u_controller|x_acc[2] .is_wysiwyg = "true";
defparam \u_dsa_system|u_controller|x_acc[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y6_N9
cyclonev_lcell_comb \u_dsa_system|u_controller|Add1~53 (
// Equation(s):
// \u_dsa_system|u_controller|Add1~53_sumout  = SUM(( (!\Equal0~2_combout  & !\Div0|auto_generated|divider|divider|selnose [50]) ) + ( \u_dsa_system|u_controller|x_acc [3] ) + ( \u_dsa_system|u_controller|Add1~58  ))
// \u_dsa_system|u_controller|Add1~54  = CARRY(( (!\Equal0~2_combout  & !\Div0|auto_generated|divider|divider|selnose [50]) ) + ( \u_dsa_system|u_controller|x_acc [3] ) + ( \u_dsa_system|u_controller|Add1~58  ))

	.dataa(!\Equal0~2_combout ),
	.datab(gnd),
	.datac(!\Div0|auto_generated|divider|divider|selnose [50]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_dsa_system|u_controller|x_acc [3]),
	.datag(gnd),
	.cin(\u_dsa_system|u_controller|Add1~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_dsa_system|u_controller|Add1~53_sumout ),
	.cout(\u_dsa_system|u_controller|Add1~54 ),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_controller|Add1~53 .extended_lut = "off";
defparam \u_dsa_system|u_controller|Add1~53 .lut_mask = 64'h0000FF000000A0A0;
defparam \u_dsa_system|u_controller|Add1~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y6_N54
cyclonev_lcell_comb \u_dsa_system|u_controller|x_acc~17 (
// Equation(s):
// \u_dsa_system|u_controller|x_acc~17_combout  = ( \u_dsa_system|u_controller|Add1~53_sumout  & ( (!\u_instruction_handler|i_mode_select~q ) # (\u_dsa_system|u_controller|Add0~53_sumout ) ) ) # ( !\u_dsa_system|u_controller|Add1~53_sumout  & ( 
// (\u_instruction_handler|i_mode_select~q  & \u_dsa_system|u_controller|Add0~53_sumout ) ) )

	.dataa(!\u_instruction_handler|i_mode_select~q ),
	.datab(gnd),
	.datac(!\u_dsa_system|u_controller|Add0~53_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_dsa_system|u_controller|Add1~53_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_dsa_system|u_controller|x_acc~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_controller|x_acc~17 .extended_lut = "off";
defparam \u_dsa_system|u_controller|x_acc~17 .lut_mask = 64'h05050505AFAFAFAF;
defparam \u_dsa_system|u_controller|x_acc~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y6_N18
cyclonev_lcell_comb \u_dsa_system|u_controller|x_acc~18 (
// Equation(s):
// \u_dsa_system|u_controller|x_acc~18_combout  = ( \u_dsa_system|u_controller|LessThan0~16_combout  & ( \u_dsa_system|u_controller|x_acc~17_combout  & ( (!\u_dsa_system|u_controller|next_x~4_combout ) # (\u_instruction_handler|img_width[8]~_Duplicate_1_q ) 
// ) ) ) # ( !\u_dsa_system|u_controller|LessThan0~16_combout  & ( \u_dsa_system|u_controller|x_acc~17_combout  & ( (!\u_instruction_handler|img_width[8]~_Duplicate_1_q  & (\u_dsa_system|u_controller|LessThan0~11_combout  & 
// (!\u_dsa_system|u_controller|next_x~4_combout  & !\u_dsa_system|u_controller|LessThan0~19_combout ))) # (\u_instruction_handler|img_width[8]~_Duplicate_1_q  & ((!\u_dsa_system|u_controller|next_x~4_combout ) # 
// ((\u_dsa_system|u_controller|LessThan0~11_combout  & !\u_dsa_system|u_controller|LessThan0~19_combout )))) ) ) )

	.dataa(!\u_instruction_handler|img_width[8]~_Duplicate_1_q ),
	.datab(!\u_dsa_system|u_controller|LessThan0~11_combout ),
	.datac(!\u_dsa_system|u_controller|next_x~4_combout ),
	.datad(!\u_dsa_system|u_controller|LessThan0~19_combout ),
	.datae(!\u_dsa_system|u_controller|LessThan0~16_combout ),
	.dataf(!\u_dsa_system|u_controller|x_acc~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_dsa_system|u_controller|x_acc~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_controller|x_acc~18 .extended_lut = "off";
defparam \u_dsa_system|u_controller|x_acc~18 .lut_mask = 64'h000000007150F5F5;
defparam \u_dsa_system|u_controller|x_acc~18 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y6_N19
dffeas \u_dsa_system|u_controller|x_acc[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u_dsa_system|u_controller|x_acc~18_combout ),
	.asdata(vcc),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\u_dsa_system|u_controller|state.UPDATE_ACC~q ),
	.sload(gnd),
	.ena(\u_dsa_system|u_controller|Selector1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_dsa_system|u_controller|x_acc [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u_dsa_system|u_controller|x_acc[3] .is_wysiwyg = "true";
defparam \u_dsa_system|u_controller|x_acc[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y6_N12
cyclonev_lcell_comb \u_dsa_system|u_controller|Add1~49 (
// Equation(s):
// \u_dsa_system|u_controller|Add1~49_sumout  = SUM(( \u_dsa_system|u_controller|x_acc [4] ) + ( (!\Equal0~2_combout  & !\Div0|auto_generated|divider|divider|selnose [40]) ) + ( \u_dsa_system|u_controller|Add1~54  ))
// \u_dsa_system|u_controller|Add1~50  = CARRY(( \u_dsa_system|u_controller|x_acc [4] ) + ( (!\Equal0~2_combout  & !\Div0|auto_generated|divider|divider|selnose [40]) ) + ( \u_dsa_system|u_controller|Add1~54  ))

	.dataa(!\Equal0~2_combout ),
	.datab(gnd),
	.datac(!\Div0|auto_generated|divider|divider|selnose [40]),
	.datad(!\u_dsa_system|u_controller|x_acc [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_dsa_system|u_controller|Add1~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_dsa_system|u_controller|Add1~49_sumout ),
	.cout(\u_dsa_system|u_controller|Add1~50 ),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_controller|Add1~49 .extended_lut = "off";
defparam \u_dsa_system|u_controller|Add1~49 .lut_mask = 64'h00005F5F000000FF;
defparam \u_dsa_system|u_controller|Add1~49 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y6_N36
cyclonev_lcell_comb \u_dsa_system|u_controller|x_acc~15 (
// Equation(s):
// \u_dsa_system|u_controller|x_acc~15_combout  = ( \u_instruction_handler|i_mode_select~q  & ( \u_dsa_system|u_controller|Add0~49_sumout  ) ) # ( !\u_instruction_handler|i_mode_select~q  & ( \u_dsa_system|u_controller|Add1~49_sumout  ) )

	.dataa(gnd),
	.datab(!\u_dsa_system|u_controller|Add1~49_sumout ),
	.datac(!\u_dsa_system|u_controller|Add0~49_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_instruction_handler|i_mode_select~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_dsa_system|u_controller|x_acc~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_controller|x_acc~15 .extended_lut = "off";
defparam \u_dsa_system|u_controller|x_acc~15 .lut_mask = 64'h333333330F0F0F0F;
defparam \u_dsa_system|u_controller|x_acc~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y6_N39
cyclonev_lcell_comb \u_dsa_system|u_controller|x_acc~16 (
// Equation(s):
// \u_dsa_system|u_controller|x_acc~16_combout  = ( \u_dsa_system|u_controller|LessThan0~16_combout  & ( \u_dsa_system|u_controller|x_acc~15_combout  & ( (!\u_dsa_system|u_controller|next_x~4_combout ) # (\u_instruction_handler|img_width[8]~_Duplicate_1_q ) 
// ) ) ) # ( !\u_dsa_system|u_controller|LessThan0~16_combout  & ( \u_dsa_system|u_controller|x_acc~15_combout  & ( (!\u_dsa_system|u_controller|next_x~4_combout  & (((\u_dsa_system|u_controller|LessThan0~11_combout  & 
// !\u_dsa_system|u_controller|LessThan0~19_combout )) # (\u_instruction_handler|img_width[8]~_Duplicate_1_q ))) # (\u_dsa_system|u_controller|next_x~4_combout  & (\u_dsa_system|u_controller|LessThan0~11_combout  & 
// (!\u_dsa_system|u_controller|LessThan0~19_combout  & \u_instruction_handler|img_width[8]~_Duplicate_1_q ))) ) ) )

	.dataa(!\u_dsa_system|u_controller|next_x~4_combout ),
	.datab(!\u_dsa_system|u_controller|LessThan0~11_combout ),
	.datac(!\u_dsa_system|u_controller|LessThan0~19_combout ),
	.datad(!\u_instruction_handler|img_width[8]~_Duplicate_1_q ),
	.datae(!\u_dsa_system|u_controller|LessThan0~16_combout ),
	.dataf(!\u_dsa_system|u_controller|x_acc~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_dsa_system|u_controller|x_acc~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_controller|x_acc~16 .extended_lut = "off";
defparam \u_dsa_system|u_controller|x_acc~16 .lut_mask = 64'h0000000020BAAAFF;
defparam \u_dsa_system|u_controller|x_acc~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y6_N40
dffeas \u_dsa_system|u_controller|x_acc[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u_dsa_system|u_controller|x_acc~16_combout ),
	.asdata(vcc),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\u_dsa_system|u_controller|state.UPDATE_ACC~q ),
	.sload(gnd),
	.ena(\u_dsa_system|u_controller|Selector1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_dsa_system|u_controller|x_acc [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u_dsa_system|u_controller|x_acc[4] .is_wysiwyg = "true";
defparam \u_dsa_system|u_controller|x_acc[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y6_N15
cyclonev_lcell_comb \u_dsa_system|u_controller|Add1~45 (
// Equation(s):
// \u_dsa_system|u_controller|Add1~45_sumout  = SUM(( (!\Equal0~2_combout  & !\Div0|auto_generated|divider|divider|selnose [30]) ) + ( \u_dsa_system|u_controller|x_acc [5] ) + ( \u_dsa_system|u_controller|Add1~50  ))
// \u_dsa_system|u_controller|Add1~46  = CARRY(( (!\Equal0~2_combout  & !\Div0|auto_generated|divider|divider|selnose [30]) ) + ( \u_dsa_system|u_controller|x_acc [5] ) + ( \u_dsa_system|u_controller|Add1~50  ))

	.dataa(!\Equal0~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Div0|auto_generated|divider|divider|selnose [30]),
	.datae(gnd),
	.dataf(!\u_dsa_system|u_controller|x_acc [5]),
	.datag(gnd),
	.cin(\u_dsa_system|u_controller|Add1~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_dsa_system|u_controller|Add1~45_sumout ),
	.cout(\u_dsa_system|u_controller|Add1~46 ),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_controller|Add1~45 .extended_lut = "off";
defparam \u_dsa_system|u_controller|Add1~45 .lut_mask = 64'h0000FF000000AA00;
defparam \u_dsa_system|u_controller|Add1~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y6_N30
cyclonev_lcell_comb \u_dsa_system|u_controller|x_acc~13 (
// Equation(s):
// \u_dsa_system|u_controller|x_acc~13_combout  = ( \u_dsa_system|u_controller|Add0~45_sumout  & ( (\u_dsa_system|u_controller|Add1~45_sumout ) # (\u_instruction_handler|i_mode_select~q ) ) ) # ( !\u_dsa_system|u_controller|Add0~45_sumout  & ( 
// (!\u_instruction_handler|i_mode_select~q  & \u_dsa_system|u_controller|Add1~45_sumout ) ) )

	.dataa(gnd),
	.datab(!\u_instruction_handler|i_mode_select~q ),
	.datac(!\u_dsa_system|u_controller|Add1~45_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_dsa_system|u_controller|Add0~45_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_dsa_system|u_controller|x_acc~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_controller|x_acc~13 .extended_lut = "off";
defparam \u_dsa_system|u_controller|x_acc~13 .lut_mask = 64'h0C0C0C0C3F3F3F3F;
defparam \u_dsa_system|u_controller|x_acc~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y6_N12
cyclonev_lcell_comb \u_dsa_system|u_controller|x_acc~14 (
// Equation(s):
// \u_dsa_system|u_controller|x_acc~14_combout  = ( \u_dsa_system|u_controller|LessThan0~16_combout  & ( \u_dsa_system|u_controller|x_acc~13_combout  & ( (!\u_dsa_system|u_controller|next_x~4_combout ) # (\u_instruction_handler|img_width[8]~_Duplicate_1_q ) 
// ) ) ) # ( !\u_dsa_system|u_controller|LessThan0~16_combout  & ( \u_dsa_system|u_controller|x_acc~13_combout  & ( (!\u_instruction_handler|img_width[8]~_Duplicate_1_q  & (\u_dsa_system|u_controller|LessThan0~11_combout  & 
// (!\u_dsa_system|u_controller|next_x~4_combout  & !\u_dsa_system|u_controller|LessThan0~19_combout ))) # (\u_instruction_handler|img_width[8]~_Duplicate_1_q  & ((!\u_dsa_system|u_controller|next_x~4_combout ) # 
// ((\u_dsa_system|u_controller|LessThan0~11_combout  & !\u_dsa_system|u_controller|LessThan0~19_combout )))) ) ) )

	.dataa(!\u_instruction_handler|img_width[8]~_Duplicate_1_q ),
	.datab(!\u_dsa_system|u_controller|LessThan0~11_combout ),
	.datac(!\u_dsa_system|u_controller|next_x~4_combout ),
	.datad(!\u_dsa_system|u_controller|LessThan0~19_combout ),
	.datae(!\u_dsa_system|u_controller|LessThan0~16_combout ),
	.dataf(!\u_dsa_system|u_controller|x_acc~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_dsa_system|u_controller|x_acc~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_controller|x_acc~14 .extended_lut = "off";
defparam \u_dsa_system|u_controller|x_acc~14 .lut_mask = 64'h000000007150F5F5;
defparam \u_dsa_system|u_controller|x_acc~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y6_N13
dffeas \u_dsa_system|u_controller|x_acc[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u_dsa_system|u_controller|x_acc~14_combout ),
	.asdata(vcc),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\u_dsa_system|u_controller|state.UPDATE_ACC~q ),
	.sload(gnd),
	.ena(\u_dsa_system|u_controller|Selector1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_dsa_system|u_controller|x_acc [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u_dsa_system|u_controller|x_acc[5] .is_wysiwyg = "true";
defparam \u_dsa_system|u_controller|x_acc[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y6_N18
cyclonev_lcell_comb \u_dsa_system|u_controller|Add1~41 (
// Equation(s):
// \u_dsa_system|u_controller|Add1~41_sumout  = SUM(( \u_dsa_system|u_controller|x_acc [6] ) + ( (!\Equal0~2_combout  & !\Div0|auto_generated|divider|divider|selnose [20]) ) + ( \u_dsa_system|u_controller|Add1~46  ))
// \u_dsa_system|u_controller|Add1~42  = CARRY(( \u_dsa_system|u_controller|x_acc [6] ) + ( (!\Equal0~2_combout  & !\Div0|auto_generated|divider|divider|selnose [20]) ) + ( \u_dsa_system|u_controller|Add1~46  ))

	.dataa(!\Equal0~2_combout ),
	.datab(gnd),
	.datac(!\u_dsa_system|u_controller|x_acc [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|selnose [20]),
	.datag(gnd),
	.cin(\u_dsa_system|u_controller|Add1~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_dsa_system|u_controller|Add1~41_sumout ),
	.cout(\u_dsa_system|u_controller|Add1~42 ),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_controller|Add1~41 .extended_lut = "off";
defparam \u_dsa_system|u_controller|Add1~41 .lut_mask = 64'h000055FF00000F0F;
defparam \u_dsa_system|u_controller|Add1~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y6_N33
cyclonev_lcell_comb \u_dsa_system|u_controller|x_acc~11 (
// Equation(s):
// \u_dsa_system|u_controller|x_acc~11_combout  = ( \u_dsa_system|u_controller|Add0~41_sumout  & ( (\u_dsa_system|u_controller|Add1~41_sumout ) # (\u_instruction_handler|i_mode_select~q ) ) ) # ( !\u_dsa_system|u_controller|Add0~41_sumout  & ( 
// (!\u_instruction_handler|i_mode_select~q  & \u_dsa_system|u_controller|Add1~41_sumout ) ) )

	.dataa(gnd),
	.datab(!\u_instruction_handler|i_mode_select~q ),
	.datac(!\u_dsa_system|u_controller|Add1~41_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_dsa_system|u_controller|Add0~41_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_dsa_system|u_controller|x_acc~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_controller|x_acc~11 .extended_lut = "off";
defparam \u_dsa_system|u_controller|x_acc~11 .lut_mask = 64'h0C0C0C0C3F3F3F3F;
defparam \u_dsa_system|u_controller|x_acc~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y6_N36
cyclonev_lcell_comb \u_dsa_system|u_controller|x_acc~12 (
// Equation(s):
// \u_dsa_system|u_controller|x_acc~12_combout  = ( \u_dsa_system|u_controller|LessThan0~16_combout  & ( \u_dsa_system|u_controller|x_acc~11_combout  & ( (!\u_dsa_system|u_controller|next_x~4_combout ) # (\u_instruction_handler|img_width[8]~_Duplicate_1_q ) 
// ) ) ) # ( !\u_dsa_system|u_controller|LessThan0~16_combout  & ( \u_dsa_system|u_controller|x_acc~11_combout  & ( (!\u_dsa_system|u_controller|next_x~4_combout  & (((\u_dsa_system|u_controller|LessThan0~11_combout  & 
// !\u_dsa_system|u_controller|LessThan0~19_combout )) # (\u_instruction_handler|img_width[8]~_Duplicate_1_q ))) # (\u_dsa_system|u_controller|next_x~4_combout  & (\u_dsa_system|u_controller|LessThan0~11_combout  & 
// (\u_instruction_handler|img_width[8]~_Duplicate_1_q  & !\u_dsa_system|u_controller|LessThan0~19_combout ))) ) ) )

	.dataa(!\u_dsa_system|u_controller|next_x~4_combout ),
	.datab(!\u_dsa_system|u_controller|LessThan0~11_combout ),
	.datac(!\u_instruction_handler|img_width[8]~_Duplicate_1_q ),
	.datad(!\u_dsa_system|u_controller|LessThan0~19_combout ),
	.datae(!\u_dsa_system|u_controller|LessThan0~16_combout ),
	.dataf(!\u_dsa_system|u_controller|x_acc~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_dsa_system|u_controller|x_acc~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_controller|x_acc~12 .extended_lut = "off";
defparam \u_dsa_system|u_controller|x_acc~12 .lut_mask = 64'h000000002B0AAFAF;
defparam \u_dsa_system|u_controller|x_acc~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y6_N37
dffeas \u_dsa_system|u_controller|x_acc[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u_dsa_system|u_controller|x_acc~12_combout ),
	.asdata(vcc),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\u_dsa_system|u_controller|state.UPDATE_ACC~q ),
	.sload(gnd),
	.ena(\u_dsa_system|u_controller|Selector1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_dsa_system|u_controller|x_acc [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u_dsa_system|u_controller|x_acc[6] .is_wysiwyg = "true";
defparam \u_dsa_system|u_controller|x_acc[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y6_N21
cyclonev_lcell_comb \u_dsa_system|u_controller|Add1~37 (
// Equation(s):
// \u_dsa_system|u_controller|Add1~37_sumout  = SUM(( \u_dsa_system|u_controller|x_acc[7]~DUPLICATE_q  ) + ( (!\Equal0~2_combout  & !\Div0|auto_generated|divider|divider|selnose [10]) ) + ( \u_dsa_system|u_controller|Add1~42  ))
// \u_dsa_system|u_controller|Add1~38  = CARRY(( \u_dsa_system|u_controller|x_acc[7]~DUPLICATE_q  ) + ( (!\Equal0~2_combout  & !\Div0|auto_generated|divider|divider|selnose [10]) ) + ( \u_dsa_system|u_controller|Add1~42  ))

	.dataa(!\Equal0~2_combout ),
	.datab(gnd),
	.datac(!\u_dsa_system|u_controller|x_acc[7]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|selnose [10]),
	.datag(gnd),
	.cin(\u_dsa_system|u_controller|Add1~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_dsa_system|u_controller|Add1~37_sumout ),
	.cout(\u_dsa_system|u_controller|Add1~38 ),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_controller|Add1~37 .extended_lut = "off";
defparam \u_dsa_system|u_controller|Add1~37 .lut_mask = 64'h000055FF00000F0F;
defparam \u_dsa_system|u_controller|Add1~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y6_N57
cyclonev_lcell_comb \u_dsa_system|u_controller|x_acc~9 (
// Equation(s):
// \u_dsa_system|u_controller|x_acc~9_combout  = ( \u_dsa_system|u_controller|Add0~37_sumout  & ( (\u_dsa_system|u_controller|Add1~37_sumout ) # (\u_instruction_handler|i_mode_select~q ) ) ) # ( !\u_dsa_system|u_controller|Add0~37_sumout  & ( 
// (!\u_instruction_handler|i_mode_select~q  & \u_dsa_system|u_controller|Add1~37_sumout ) ) )

	.dataa(!\u_instruction_handler|i_mode_select~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u_dsa_system|u_controller|Add1~37_sumout ),
	.datae(gnd),
	.dataf(!\u_dsa_system|u_controller|Add0~37_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_dsa_system|u_controller|x_acc~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_controller|x_acc~9 .extended_lut = "off";
defparam \u_dsa_system|u_controller|x_acc~9 .lut_mask = 64'h00AA00AA55FF55FF;
defparam \u_dsa_system|u_controller|x_acc~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y6_N45
cyclonev_lcell_comb \u_dsa_system|u_controller|x_acc~10 (
// Equation(s):
// \u_dsa_system|u_controller|x_acc~10_combout  = ( \u_dsa_system|u_controller|LessThan0~16_combout  & ( \u_dsa_system|u_controller|x_acc~9_combout  & ( (!\u_dsa_system|u_controller|next_x~4_combout ) # (\u_instruction_handler|img_width[8]~_Duplicate_1_q ) ) 
// ) ) # ( !\u_dsa_system|u_controller|LessThan0~16_combout  & ( \u_dsa_system|u_controller|x_acc~9_combout  & ( (!\u_dsa_system|u_controller|next_x~4_combout  & (((\u_dsa_system|u_controller|LessThan0~11_combout  & 
// !\u_dsa_system|u_controller|LessThan0~19_combout )) # (\u_instruction_handler|img_width[8]~_Duplicate_1_q ))) # (\u_dsa_system|u_controller|next_x~4_combout  & (\u_dsa_system|u_controller|LessThan0~11_combout  & 
// (!\u_dsa_system|u_controller|LessThan0~19_combout  & \u_instruction_handler|img_width[8]~_Duplicate_1_q ))) ) ) )

	.dataa(!\u_dsa_system|u_controller|next_x~4_combout ),
	.datab(!\u_dsa_system|u_controller|LessThan0~11_combout ),
	.datac(!\u_dsa_system|u_controller|LessThan0~19_combout ),
	.datad(!\u_instruction_handler|img_width[8]~_Duplicate_1_q ),
	.datae(!\u_dsa_system|u_controller|LessThan0~16_combout ),
	.dataf(!\u_dsa_system|u_controller|x_acc~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_dsa_system|u_controller|x_acc~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_controller|x_acc~10 .extended_lut = "off";
defparam \u_dsa_system|u_controller|x_acc~10 .lut_mask = 64'h0000000020BAAAFF;
defparam \u_dsa_system|u_controller|x_acc~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y6_N46
dffeas \u_dsa_system|u_controller|x_acc[7]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u_dsa_system|u_controller|x_acc~10_combout ),
	.asdata(vcc),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\u_dsa_system|u_controller|state.UPDATE_ACC~q ),
	.sload(gnd),
	.ena(\u_dsa_system|u_controller|Selector1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_dsa_system|u_controller|x_acc[7]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_dsa_system|u_controller|x_acc[7]~DUPLICATE .is_wysiwyg = "true";
defparam \u_dsa_system|u_controller|x_acc[7]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y6_N9
cyclonev_lcell_comb \u_dsa_system|u_controller|next_x~7 (
// Equation(s):
// \u_dsa_system|u_controller|next_x~7_combout  = ( \u_dsa_system|u_controller|Add0~21_sumout  & ( (\u_dsa_system|u_controller|Add1~21_sumout ) # (\u_instruction_handler|i_mode_select~q ) ) ) # ( !\u_dsa_system|u_controller|Add0~21_sumout  & ( 
// (!\u_instruction_handler|i_mode_select~q  & \u_dsa_system|u_controller|Add1~21_sumout ) ) )

	.dataa(!\u_instruction_handler|i_mode_select~q ),
	.datab(gnd),
	.datac(!\u_dsa_system|u_controller|Add1~21_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_dsa_system|u_controller|Add0~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_dsa_system|u_controller|next_x~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_controller|next_x~7 .extended_lut = "off";
defparam \u_dsa_system|u_controller|next_x~7 .lut_mask = 64'h0A0A0A0A5F5F5F5F;
defparam \u_dsa_system|u_controller|next_x~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y6_N48
cyclonev_lcell_comb \u_dsa_system|u_controller|x_acc~5 (
// Equation(s):
// \u_dsa_system|u_controller|x_acc~5_combout  = ( \u_dsa_system|u_controller|LessThan0~16_combout  & ( \u_dsa_system|u_controller|next_x~7_combout  & ( (!\u_dsa_system|u_controller|next_x~4_combout ) # (\u_instruction_handler|img_width[8]~_Duplicate_1_q ) ) 
// ) ) # ( !\u_dsa_system|u_controller|LessThan0~16_combout  & ( \u_dsa_system|u_controller|next_x~7_combout  & ( (!\u_instruction_handler|img_width[8]~_Duplicate_1_q  & (\u_dsa_system|u_controller|LessThan0~11_combout  & 
// (!\u_dsa_system|u_controller|next_x~4_combout  & !\u_dsa_system|u_controller|LessThan0~19_combout ))) # (\u_instruction_handler|img_width[8]~_Duplicate_1_q  & ((!\u_dsa_system|u_controller|next_x~4_combout ) # 
// ((\u_dsa_system|u_controller|LessThan0~11_combout  & !\u_dsa_system|u_controller|LessThan0~19_combout )))) ) ) )

	.dataa(!\u_instruction_handler|img_width[8]~_Duplicate_1_q ),
	.datab(!\u_dsa_system|u_controller|LessThan0~11_combout ),
	.datac(!\u_dsa_system|u_controller|next_x~4_combout ),
	.datad(!\u_dsa_system|u_controller|LessThan0~19_combout ),
	.datae(!\u_dsa_system|u_controller|LessThan0~16_combout ),
	.dataf(!\u_dsa_system|u_controller|next_x~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_dsa_system|u_controller|x_acc~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_controller|x_acc~5 .extended_lut = "off";
defparam \u_dsa_system|u_controller|x_acc~5 .lut_mask = 64'h000000007150F5F5;
defparam \u_dsa_system|u_controller|x_acc~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y6_N49
dffeas \u_dsa_system|u_controller|x_acc[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u_dsa_system|u_controller|x_acc~5_combout ),
	.asdata(vcc),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\u_dsa_system|u_controller|state.UPDATE_ACC~q ),
	.sload(gnd),
	.ena(\u_dsa_system|u_controller|Selector1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_dsa_system|u_controller|x_acc [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u_dsa_system|u_controller|x_acc[8] .is_wysiwyg = "true";
defparam \u_dsa_system|u_controller|x_acc[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y6_N21
cyclonev_lcell_comb \u_dsa_system|u_controller|Add0~17 (
// Equation(s):
// \u_dsa_system|u_controller|Add0~17_sumout  = SUM(( \u_dsa_system|u_controller|x_acc [9] ) + ( (!\Equal0~2_combout  & !\Div0|auto_generated|divider|divider|selnose [10]) ) + ( \u_dsa_system|u_controller|Add0~22  ))
// \u_dsa_system|u_controller|Add0~18  = CARRY(( \u_dsa_system|u_controller|x_acc [9] ) + ( (!\Equal0~2_combout  & !\Div0|auto_generated|divider|divider|selnose [10]) ) + ( \u_dsa_system|u_controller|Add0~22  ))

	.dataa(!\Equal0~2_combout ),
	.datab(gnd),
	.datac(!\u_dsa_system|u_controller|x_acc [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|selnose [10]),
	.datag(gnd),
	.cin(\u_dsa_system|u_controller|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_dsa_system|u_controller|Add0~17_sumout ),
	.cout(\u_dsa_system|u_controller|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_controller|Add0~17 .extended_lut = "off";
defparam \u_dsa_system|u_controller|Add0~17 .lut_mask = 64'h000055FF00000F0F;
defparam \u_dsa_system|u_controller|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y6_N39
cyclonev_lcell_comb \u_dsa_system|u_controller|next_x~0 (
// Equation(s):
// \u_dsa_system|u_controller|next_x~0_combout  = ( \u_dsa_system|u_controller|Add1~17_sumout  & ( (!\u_instruction_handler|i_mode_select~q ) # (\u_dsa_system|u_controller|Add0~17_sumout ) ) ) # ( !\u_dsa_system|u_controller|Add1~17_sumout  & ( 
// (\u_instruction_handler|i_mode_select~q  & \u_dsa_system|u_controller|Add0~17_sumout ) ) )

	.dataa(!\u_instruction_handler|i_mode_select~q ),
	.datab(gnd),
	.datac(!\u_dsa_system|u_controller|Add0~17_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_dsa_system|u_controller|Add1~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_dsa_system|u_controller|next_x~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_controller|next_x~0 .extended_lut = "off";
defparam \u_dsa_system|u_controller|next_x~0 .lut_mask = 64'h05050505AFAFAFAF;
defparam \u_dsa_system|u_controller|next_x~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y6_N51
cyclonev_lcell_comb \u_dsa_system|u_controller|x_acc~4 (
// Equation(s):
// \u_dsa_system|u_controller|x_acc~4_combout  = ( \u_dsa_system|u_controller|LessThan0~16_combout  & ( \u_dsa_system|u_controller|next_x~0_combout  & ( (!\u_dsa_system|u_controller|next_x~4_combout ) # (\u_instruction_handler|img_width[8]~_Duplicate_1_q ) ) 
// ) ) # ( !\u_dsa_system|u_controller|LessThan0~16_combout  & ( \u_dsa_system|u_controller|next_x~0_combout  & ( (!\u_instruction_handler|img_width[8]~_Duplicate_1_q  & (\u_dsa_system|u_controller|LessThan0~11_combout  & 
// (!\u_dsa_system|u_controller|LessThan0~19_combout  & !\u_dsa_system|u_controller|next_x~4_combout ))) # (\u_instruction_handler|img_width[8]~_Duplicate_1_q  & ((!\u_dsa_system|u_controller|next_x~4_combout ) # 
// ((\u_dsa_system|u_controller|LessThan0~11_combout  & !\u_dsa_system|u_controller|LessThan0~19_combout )))) ) ) )

	.dataa(!\u_instruction_handler|img_width[8]~_Duplicate_1_q ),
	.datab(!\u_dsa_system|u_controller|LessThan0~11_combout ),
	.datac(!\u_dsa_system|u_controller|LessThan0~19_combout ),
	.datad(!\u_dsa_system|u_controller|next_x~4_combout ),
	.datae(!\u_dsa_system|u_controller|LessThan0~16_combout ),
	.dataf(!\u_dsa_system|u_controller|next_x~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_dsa_system|u_controller|x_acc~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_controller|x_acc~4 .extended_lut = "off";
defparam \u_dsa_system|u_controller|x_acc~4 .lut_mask = 64'h000000007510FF55;
defparam \u_dsa_system|u_controller|x_acc~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y6_N52
dffeas \u_dsa_system|u_controller|x_acc[9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u_dsa_system|u_controller|x_acc~4_combout ),
	.asdata(vcc),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\u_dsa_system|u_controller|state.UPDATE_ACC~q ),
	.sload(gnd),
	.ena(\u_dsa_system|u_controller|Selector1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_dsa_system|u_controller|x_acc [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u_dsa_system|u_controller|x_acc[9] .is_wysiwyg = "true";
defparam \u_dsa_system|u_controller|x_acc[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y6_N45
cyclonev_lcell_comb \u_dsa_system|u_controller|next_x~6 (
// Equation(s):
// \u_dsa_system|u_controller|next_x~6_combout  = ( \u_dsa_system|u_controller|Add1~13_sumout  & ( (!\u_instruction_handler|i_mode_select~q ) # (\u_dsa_system|u_controller|Add0~13_sumout ) ) ) # ( !\u_dsa_system|u_controller|Add1~13_sumout  & ( 
// (\u_instruction_handler|i_mode_select~q  & \u_dsa_system|u_controller|Add0~13_sumout ) ) )

	.dataa(gnd),
	.datab(!\u_instruction_handler|i_mode_select~q ),
	.datac(!\u_dsa_system|u_controller|Add0~13_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_dsa_system|u_controller|Add1~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_dsa_system|u_controller|next_x~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_controller|next_x~6 .extended_lut = "off";
defparam \u_dsa_system|u_controller|next_x~6 .lut_mask = 64'h03030303CFCFCFCF;
defparam \u_dsa_system|u_controller|next_x~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y6_N15
cyclonev_lcell_comb \u_dsa_system|u_controller|x_acc~0 (
// Equation(s):
// \u_dsa_system|u_controller|x_acc~0_combout  = ( \u_dsa_system|u_controller|LessThan0~16_combout  & ( \u_dsa_system|u_controller|next_x~6_combout  & ( (!\u_dsa_system|u_controller|next_x~4_combout ) # (\u_instruction_handler|img_width[8]~_Duplicate_1_q ) ) 
// ) ) # ( !\u_dsa_system|u_controller|LessThan0~16_combout  & ( \u_dsa_system|u_controller|next_x~6_combout  & ( (!\u_instruction_handler|img_width[8]~_Duplicate_1_q  & (\u_dsa_system|u_controller|LessThan0~11_combout  & 
// (!\u_dsa_system|u_controller|LessThan0~19_combout  & !\u_dsa_system|u_controller|next_x~4_combout ))) # (\u_instruction_handler|img_width[8]~_Duplicate_1_q  & ((!\u_dsa_system|u_controller|next_x~4_combout ) # 
// ((\u_dsa_system|u_controller|LessThan0~11_combout  & !\u_dsa_system|u_controller|LessThan0~19_combout )))) ) ) )

	.dataa(!\u_instruction_handler|img_width[8]~_Duplicate_1_q ),
	.datab(!\u_dsa_system|u_controller|LessThan0~11_combout ),
	.datac(!\u_dsa_system|u_controller|LessThan0~19_combout ),
	.datad(!\u_dsa_system|u_controller|next_x~4_combout ),
	.datae(!\u_dsa_system|u_controller|LessThan0~16_combout ),
	.dataf(!\u_dsa_system|u_controller|next_x~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_dsa_system|u_controller|x_acc~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_controller|x_acc~0 .extended_lut = "off";
defparam \u_dsa_system|u_controller|x_acc~0 .lut_mask = 64'h000000007510FF55;
defparam \u_dsa_system|u_controller|x_acc~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y6_N16
dffeas \u_dsa_system|u_controller|x_acc[10] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u_dsa_system|u_controller|x_acc~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\u_dsa_system|u_controller|state.UPDATE_ACC~q ),
	.sload(gnd),
	.ena(\u_dsa_system|u_controller|Selector1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_dsa_system|u_controller|x_acc [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u_dsa_system|u_controller|x_acc[10] .is_wysiwyg = "true";
defparam \u_dsa_system|u_controller|x_acc[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y6_N33
cyclonev_lcell_comb \u_dsa_system|u_controller|Add1~9 (
// Equation(s):
// \u_dsa_system|u_controller|Add1~9_sumout  = SUM(( \u_dsa_system|u_controller|x_acc [11] ) + ( GND ) + ( \u_dsa_system|u_controller|Add1~14  ))
// \u_dsa_system|u_controller|Add1~10  = CARRY(( \u_dsa_system|u_controller|x_acc [11] ) + ( GND ) + ( \u_dsa_system|u_controller|Add1~14  ))

	.dataa(!\u_dsa_system|u_controller|x_acc [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_dsa_system|u_controller|Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_dsa_system|u_controller|Add1~9_sumout ),
	.cout(\u_dsa_system|u_controller|Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_controller|Add1~9 .extended_lut = "off";
defparam \u_dsa_system|u_controller|Add1~9 .lut_mask = 64'h0000FFFF00005555;
defparam \u_dsa_system|u_controller|Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y6_N57
cyclonev_lcell_comb \u_dsa_system|u_controller|next_x~2 (
// Equation(s):
// \u_dsa_system|u_controller|next_x~2_combout  = (!\u_instruction_handler|i_mode_select~q  & (\u_dsa_system|u_controller|Add1~9_sumout )) # (\u_instruction_handler|i_mode_select~q  & ((\u_dsa_system|u_controller|Add0~9_sumout )))

	.dataa(gnd),
	.datab(!\u_instruction_handler|i_mode_select~q ),
	.datac(!\u_dsa_system|u_controller|Add1~9_sumout ),
	.datad(!\u_dsa_system|u_controller|Add0~9_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_dsa_system|u_controller|next_x~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_controller|next_x~2 .extended_lut = "off";
defparam \u_dsa_system|u_controller|next_x~2 .lut_mask = 64'h0C3F0C3F0C3F0C3F;
defparam \u_dsa_system|u_controller|next_x~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y6_N9
cyclonev_lcell_comb \u_dsa_system|u_controller|x_acc~3 (
// Equation(s):
// \u_dsa_system|u_controller|x_acc~3_combout  = ( \u_dsa_system|u_controller|LessThan0~16_combout  & ( \u_dsa_system|u_controller|next_x~2_combout  & ( (!\u_dsa_system|u_controller|next_x~4_combout ) # (\u_instruction_handler|img_width[8]~_Duplicate_1_q ) ) 
// ) ) # ( !\u_dsa_system|u_controller|LessThan0~16_combout  & ( \u_dsa_system|u_controller|next_x~2_combout  & ( (!\u_dsa_system|u_controller|next_x~4_combout  & (((\u_dsa_system|u_controller|LessThan0~11_combout  & 
// !\u_dsa_system|u_controller|LessThan0~19_combout )) # (\u_instruction_handler|img_width[8]~_Duplicate_1_q ))) # (\u_dsa_system|u_controller|next_x~4_combout  & (\u_dsa_system|u_controller|LessThan0~11_combout  & 
// (!\u_dsa_system|u_controller|LessThan0~19_combout  & \u_instruction_handler|img_width[8]~_Duplicate_1_q ))) ) ) )

	.dataa(!\u_dsa_system|u_controller|next_x~4_combout ),
	.datab(!\u_dsa_system|u_controller|LessThan0~11_combout ),
	.datac(!\u_dsa_system|u_controller|LessThan0~19_combout ),
	.datad(!\u_instruction_handler|img_width[8]~_Duplicate_1_q ),
	.datae(!\u_dsa_system|u_controller|LessThan0~16_combout ),
	.dataf(!\u_dsa_system|u_controller|next_x~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_dsa_system|u_controller|x_acc~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_controller|x_acc~3 .extended_lut = "off";
defparam \u_dsa_system|u_controller|x_acc~3 .lut_mask = 64'h0000000020BAAAFF;
defparam \u_dsa_system|u_controller|x_acc~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y6_N10
dffeas \u_dsa_system|u_controller|x_acc[11] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u_dsa_system|u_controller|x_acc~3_combout ),
	.asdata(vcc),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\u_dsa_system|u_controller|state.UPDATE_ACC~q ),
	.sload(gnd),
	.ena(\u_dsa_system|u_controller|Selector1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_dsa_system|u_controller|x_acc [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u_dsa_system|u_controller|x_acc[11] .is_wysiwyg = "true";
defparam \u_dsa_system|u_controller|x_acc[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y6_N3
cyclonev_lcell_comb \u_dsa_system|u_controller|next_x~1 (
// Equation(s):
// \u_dsa_system|u_controller|next_x~1_combout  = ( \u_dsa_system|u_controller|Add0~5_sumout  & ( (\u_dsa_system|u_controller|Add1~5_sumout ) # (\u_instruction_handler|i_mode_select~q ) ) ) # ( !\u_dsa_system|u_controller|Add0~5_sumout  & ( 
// (!\u_instruction_handler|i_mode_select~q  & \u_dsa_system|u_controller|Add1~5_sumout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_instruction_handler|i_mode_select~q ),
	.datad(!\u_dsa_system|u_controller|Add1~5_sumout ),
	.datae(gnd),
	.dataf(!\u_dsa_system|u_controller|Add0~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_dsa_system|u_controller|next_x~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_controller|next_x~1 .extended_lut = "off";
defparam \u_dsa_system|u_controller|next_x~1 .lut_mask = 64'h00F000F00FFF0FFF;
defparam \u_dsa_system|u_controller|next_x~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y6_N3
cyclonev_lcell_comb \u_dsa_system|u_controller|LessThan0~18 (
// Equation(s):
// \u_dsa_system|u_controller|LessThan0~18_combout  = ( \u_dsa_system|u_controller|LessThan0~5_combout  & ( (!\u_dsa_system|u_controller|LessThan0~4_combout  & ((!\u_dsa_system|u_controller|next_x~0_combout ) # 
// (\u_instruction_handler|img_width[1]~_Duplicate_1_q ))) ) ) # ( !\u_dsa_system|u_controller|LessThan0~5_combout  & ( (!\u_dsa_system|u_controller|next_x~0_combout  & (!\u_dsa_system|u_controller|LessThan0~4_combout  & 
// \u_instruction_handler|img_width[1]~_Duplicate_1_q )) ) )

	.dataa(!\u_dsa_system|u_controller|next_x~0_combout ),
	.datab(gnd),
	.datac(!\u_dsa_system|u_controller|LessThan0~4_combout ),
	.datad(!\u_instruction_handler|img_width[1]~_Duplicate_1_q ),
	.datae(gnd),
	.dataf(!\u_dsa_system|u_controller|LessThan0~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_dsa_system|u_controller|LessThan0~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_controller|LessThan0~18 .extended_lut = "off";
defparam \u_dsa_system|u_controller|LessThan0~18 .lut_mask = 64'h00A000A0A0F0A0F0;
defparam \u_dsa_system|u_controller|LessThan0~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y6_N24
cyclonev_lcell_comb \u_dsa_system|u_controller|LessThan0~19 (
// Equation(s):
// \u_dsa_system|u_controller|LessThan0~19_combout  = ( \u_instruction_handler|img_width[4]~_Duplicate_1_q  & ( \u_dsa_system|u_controller|next_x~2_combout  & ( (\u_dsa_system|u_controller|next_x~1_combout  & 
// ((!\u_instruction_handler|img_width[3]~_Duplicate_1_q ) # ((!\u_dsa_system|u_controller|LessThan0~7_combout  & !\u_dsa_system|u_controller|LessThan0~18_combout )))) ) ) ) # ( !\u_instruction_handler|img_width[4]~_Duplicate_1_q  & ( 
// \u_dsa_system|u_controller|next_x~2_combout  & ( ((!\u_instruction_handler|img_width[3]~_Duplicate_1_q ) # ((!\u_dsa_system|u_controller|LessThan0~7_combout  & !\u_dsa_system|u_controller|LessThan0~18_combout ))) # 
// (\u_dsa_system|u_controller|next_x~1_combout ) ) ) ) # ( \u_instruction_handler|img_width[4]~_Duplicate_1_q  & ( !\u_dsa_system|u_controller|next_x~2_combout  & ( (\u_dsa_system|u_controller|next_x~1_combout  & 
// (!\u_instruction_handler|img_width[3]~_Duplicate_1_q  & (!\u_dsa_system|u_controller|LessThan0~7_combout  & !\u_dsa_system|u_controller|LessThan0~18_combout ))) ) ) ) # ( !\u_instruction_handler|img_width[4]~_Duplicate_1_q  & ( 
// !\u_dsa_system|u_controller|next_x~2_combout  & ( ((!\u_instruction_handler|img_width[3]~_Duplicate_1_q  & (!\u_dsa_system|u_controller|LessThan0~7_combout  & !\u_dsa_system|u_controller|LessThan0~18_combout ))) # 
// (\u_dsa_system|u_controller|next_x~1_combout ) ) ) )

	.dataa(!\u_dsa_system|u_controller|next_x~1_combout ),
	.datab(!\u_instruction_handler|img_width[3]~_Duplicate_1_q ),
	.datac(!\u_dsa_system|u_controller|LessThan0~7_combout ),
	.datad(!\u_dsa_system|u_controller|LessThan0~18_combout ),
	.datae(!\u_instruction_handler|img_width[4]~_Duplicate_1_q ),
	.dataf(!\u_dsa_system|u_controller|next_x~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_dsa_system|u_controller|LessThan0~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_controller|LessThan0~19 .extended_lut = "off";
defparam \u_dsa_system|u_controller|LessThan0~19 .lut_mask = 64'hD5554000FDDD5444;
defparam \u_dsa_system|u_controller|LessThan0~19 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y6_N9
cyclonev_lcell_comb \u_dsa_system|u_controller|next_x~8 (
// Equation(s):
// \u_dsa_system|u_controller|next_x~8_combout  = ( \u_dsa_system|u_controller|Add0~33_sumout  & ( (\u_instruction_handler|i_mode_select~q ) # (\u_dsa_system|u_controller|Add1~33_sumout ) ) ) # ( !\u_dsa_system|u_controller|Add0~33_sumout  & ( 
// (\u_dsa_system|u_controller|Add1~33_sumout  & !\u_instruction_handler|i_mode_select~q ) ) )

	.dataa(!\u_dsa_system|u_controller|Add1~33_sumout ),
	.datab(gnd),
	.datac(!\u_instruction_handler|i_mode_select~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_dsa_system|u_controller|Add0~33_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_dsa_system|u_controller|next_x~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_controller|next_x~8 .extended_lut = "off";
defparam \u_dsa_system|u_controller|next_x~8 .lut_mask = 64'h505050505F5F5F5F;
defparam \u_dsa_system|u_controller|next_x~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y6_N42
cyclonev_lcell_comb \u_dsa_system|u_controller|x_acc~8 (
// Equation(s):
// \u_dsa_system|u_controller|x_acc~8_combout  = ( \u_dsa_system|u_controller|LessThan0~16_combout  & ( \u_dsa_system|u_controller|next_x~8_combout  & ( (!\u_dsa_system|u_controller|next_x~4_combout ) # (\u_instruction_handler|img_width[8]~_Duplicate_1_q ) ) 
// ) ) # ( !\u_dsa_system|u_controller|LessThan0~16_combout  & ( \u_dsa_system|u_controller|next_x~8_combout  & ( (!\u_dsa_system|u_controller|next_x~4_combout  & (((\u_dsa_system|u_controller|LessThan0~11_combout  & 
// !\u_dsa_system|u_controller|LessThan0~19_combout )) # (\u_instruction_handler|img_width[8]~_Duplicate_1_q ))) # (\u_dsa_system|u_controller|next_x~4_combout  & (\u_dsa_system|u_controller|LessThan0~11_combout  & 
// (\u_instruction_handler|img_width[8]~_Duplicate_1_q  & !\u_dsa_system|u_controller|LessThan0~19_combout ))) ) ) )

	.dataa(!\u_dsa_system|u_controller|next_x~4_combout ),
	.datab(!\u_dsa_system|u_controller|LessThan0~11_combout ),
	.datac(!\u_instruction_handler|img_width[8]~_Duplicate_1_q ),
	.datad(!\u_dsa_system|u_controller|LessThan0~19_combout ),
	.datae(!\u_dsa_system|u_controller|LessThan0~16_combout ),
	.dataf(!\u_dsa_system|u_controller|next_x~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_dsa_system|u_controller|x_acc~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_controller|x_acc~8 .extended_lut = "off";
defparam \u_dsa_system|u_controller|x_acc~8 .lut_mask = 64'h000000002B0AAFAF;
defparam \u_dsa_system|u_controller|x_acc~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y6_N43
dffeas \u_dsa_system|u_controller|x_acc[13] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u_dsa_system|u_controller|x_acc~8_combout ),
	.asdata(vcc),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\u_dsa_system|u_controller|state.UPDATE_ACC~q ),
	.sload(gnd),
	.ena(\u_dsa_system|u_controller|Selector1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_dsa_system|u_controller|x_acc [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u_dsa_system|u_controller|x_acc[13] .is_wysiwyg = "true";
defparam \u_dsa_system|u_controller|x_acc[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y6_N46
dffeas \u_instruction_handler|img_width[6]~_Duplicate_1 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_vjtag_interface|data_out[26]~_Duplicate_1_q ),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_instruction_handler|config_received~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_instruction_handler|img_width[6]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_instruction_handler|img_width[6]~_Duplicate_1 .is_wysiwyg = "true";
defparam \u_instruction_handler|img_width[6]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y6_N12
cyclonev_lcell_comb \u_dsa_system|u_controller|LessThan0~9 (
// Equation(s):
// \u_dsa_system|u_controller|LessThan0~9_combout  = ( \u_dsa_system|u_controller|Add1~29_sumout  & ( \u_instruction_handler|img_width[6]~_Duplicate_1_q  & ( (!\u_dsa_system|u_controller|Add0~29_sumout  & \u_instruction_handler|i_mode_select~q ) ) ) ) # ( 
// !\u_dsa_system|u_controller|Add1~29_sumout  & ( \u_instruction_handler|img_width[6]~_Duplicate_1_q  & ( (!\u_dsa_system|u_controller|Add0~29_sumout ) # (!\u_instruction_handler|i_mode_select~q ) ) ) ) # ( \u_dsa_system|u_controller|Add1~29_sumout  & ( 
// !\u_instruction_handler|img_width[6]~_Duplicate_1_q  & ( (!\u_instruction_handler|i_mode_select~q ) # (\u_dsa_system|u_controller|Add0~29_sumout ) ) ) ) # ( !\u_dsa_system|u_controller|Add1~29_sumout  & ( 
// !\u_instruction_handler|img_width[6]~_Duplicate_1_q  & ( (\u_dsa_system|u_controller|Add0~29_sumout  & \u_instruction_handler|i_mode_select~q ) ) ) )

	.dataa(!\u_dsa_system|u_controller|Add0~29_sumout ),
	.datab(gnd),
	.datac(!\u_instruction_handler|i_mode_select~q ),
	.datad(gnd),
	.datae(!\u_dsa_system|u_controller|Add1~29_sumout ),
	.dataf(!\u_instruction_handler|img_width[6]~_Duplicate_1_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_dsa_system|u_controller|LessThan0~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_controller|LessThan0~9 .extended_lut = "off";
defparam \u_dsa_system|u_controller|LessThan0~9 .lut_mask = 64'h0505F5F5FAFA0A0A;
defparam \u_dsa_system|u_controller|LessThan0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y6_N42
cyclonev_lcell_comb \u_dsa_system|u_controller|LessThan0~11 (
// Equation(s):
// \u_dsa_system|u_controller|LessThan0~11_combout  = ( \u_instruction_handler|img_width[7]~_Duplicate_1_q  & ( !\u_dsa_system|u_controller|LessThan0~10_combout  & ( (!\u_dsa_system|u_controller|LessThan0~9_combout  & 
// ((!\u_instruction_handler|i_mode_select~q  & ((\u_dsa_system|u_controller|Add1~25_sumout ))) # (\u_instruction_handler|i_mode_select~q  & (\u_dsa_system|u_controller|Add0~25_sumout )))) ) ) ) # ( !\u_instruction_handler|img_width[7]~_Duplicate_1_q  & ( 
// !\u_dsa_system|u_controller|LessThan0~10_combout  & ( (!\u_dsa_system|u_controller|LessThan0~9_combout  & ((!\u_instruction_handler|i_mode_select~q  & ((!\u_dsa_system|u_controller|Add1~25_sumout ))) # (\u_instruction_handler|i_mode_select~q  & 
// (!\u_dsa_system|u_controller|Add0~25_sumout )))) ) ) )

	.dataa(!\u_dsa_system|u_controller|LessThan0~9_combout ),
	.datab(!\u_instruction_handler|i_mode_select~q ),
	.datac(!\u_dsa_system|u_controller|Add0~25_sumout ),
	.datad(!\u_dsa_system|u_controller|Add1~25_sumout ),
	.datae(!\u_instruction_handler|img_width[7]~_Duplicate_1_q ),
	.dataf(!\u_dsa_system|u_controller|LessThan0~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_dsa_system|u_controller|LessThan0~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_controller|LessThan0~11 .extended_lut = "off";
defparam \u_dsa_system|u_controller|LessThan0~11 .lut_mask = 64'hA820028A00000000;
defparam \u_dsa_system|u_controller|LessThan0~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y6_N21
cyclonev_lcell_comb \u_dsa_system|u_controller|x_acc~7 (
// Equation(s):
// \u_dsa_system|u_controller|x_acc~7_combout  = ( \u_dsa_system|u_controller|LessThan0~16_combout  & ( \u_dsa_system|u_controller|next_x~3_combout  & ( (!\u_dsa_system|u_controller|next_x~4_combout ) # (\u_instruction_handler|img_width[8]~_Duplicate_1_q ) ) 
// ) ) # ( !\u_dsa_system|u_controller|LessThan0~16_combout  & ( \u_dsa_system|u_controller|next_x~3_combout  & ( (!\u_dsa_system|u_controller|next_x~4_combout  & (((\u_dsa_system|u_controller|LessThan0~11_combout  & 
// !\u_dsa_system|u_controller|LessThan0~19_combout )) # (\u_instruction_handler|img_width[8]~_Duplicate_1_q ))) # (\u_dsa_system|u_controller|next_x~4_combout  & (\u_dsa_system|u_controller|LessThan0~11_combout  & 
// (\u_instruction_handler|img_width[8]~_Duplicate_1_q  & !\u_dsa_system|u_controller|LessThan0~19_combout ))) ) ) )

	.dataa(!\u_dsa_system|u_controller|next_x~4_combout ),
	.datab(!\u_dsa_system|u_controller|LessThan0~11_combout ),
	.datac(!\u_instruction_handler|img_width[8]~_Duplicate_1_q ),
	.datad(!\u_dsa_system|u_controller|LessThan0~19_combout ),
	.datae(!\u_dsa_system|u_controller|LessThan0~16_combout ),
	.dataf(!\u_dsa_system|u_controller|next_x~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_dsa_system|u_controller|x_acc~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_controller|x_acc~7 .extended_lut = "off";
defparam \u_dsa_system|u_controller|x_acc~7 .lut_mask = 64'h000000002B0AAFAF;
defparam \u_dsa_system|u_controller|x_acc~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y6_N22
dffeas \u_dsa_system|u_controller|x_acc[14] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u_dsa_system|u_controller|x_acc~7_combout ),
	.asdata(vcc),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\u_dsa_system|u_controller|state.UPDATE_ACC~q ),
	.sload(gnd),
	.ena(\u_dsa_system|u_controller|Selector1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_dsa_system|u_controller|x_acc [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u_dsa_system|u_controller|x_acc[14] .is_wysiwyg = "true";
defparam \u_dsa_system|u_controller|x_acc[14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y6_N45
cyclonev_lcell_comb \u_dsa_system|u_controller|next_x~3 (
// Equation(s):
// \u_dsa_system|u_controller|next_x~3_combout  = ( \u_dsa_system|u_controller|Add1~29_sumout  & ( \u_dsa_system|u_controller|Add0~29_sumout  ) ) # ( !\u_dsa_system|u_controller|Add1~29_sumout  & ( \u_dsa_system|u_controller|Add0~29_sumout  & ( 
// \u_instruction_handler|i_mode_select~q  ) ) ) # ( \u_dsa_system|u_controller|Add1~29_sumout  & ( !\u_dsa_system|u_controller|Add0~29_sumout  & ( !\u_instruction_handler|i_mode_select~q  ) ) )

	.dataa(!\u_instruction_handler|i_mode_select~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\u_dsa_system|u_controller|Add1~29_sumout ),
	.dataf(!\u_dsa_system|u_controller|Add0~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_dsa_system|u_controller|next_x~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_controller|next_x~3 .extended_lut = "off";
defparam \u_dsa_system|u_controller|next_x~3 .lut_mask = 64'h0000AAAA5555FFFF;
defparam \u_dsa_system|u_controller|next_x~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y6_N33
cyclonev_lcell_comb \u_dsa_system|u_controller|LessThan0~12 (
// Equation(s):
// \u_dsa_system|u_controller|LessThan0~12_combout  = ( \u_dsa_system|u_controller|Add0~33_sumout  & ( (!\u_dsa_system|u_controller|Add1~33_sumout  & (!\u_instruction_handler|i_mode_select~q  & \u_instruction_handler|img_width[5]~_Duplicate_1_q )) ) ) # ( 
// !\u_dsa_system|u_controller|Add0~33_sumout  & ( (\u_instruction_handler|img_width[5]~_Duplicate_1_q  & ((!\u_dsa_system|u_controller|Add1~33_sumout ) # (\u_instruction_handler|i_mode_select~q ))) ) )

	.dataa(!\u_dsa_system|u_controller|Add1~33_sumout ),
	.datab(gnd),
	.datac(!\u_instruction_handler|i_mode_select~q ),
	.datad(!\u_instruction_handler|img_width[5]~_Duplicate_1_q ),
	.datae(gnd),
	.dataf(!\u_dsa_system|u_controller|Add0~33_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_dsa_system|u_controller|LessThan0~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_controller|LessThan0~12 .extended_lut = "off";
defparam \u_dsa_system|u_controller|LessThan0~12 .lut_mask = 64'h00AF00AF00A000A0;
defparam \u_dsa_system|u_controller|LessThan0~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y6_N6
cyclonev_lcell_comb \u_dsa_system|u_controller|LessThan0~16 (
// Equation(s):
// \u_dsa_system|u_controller|LessThan0~16_combout  = ( \u_dsa_system|u_controller|next_x~5_combout  & ( (\u_instruction_handler|img_width[7]~_Duplicate_1_q  & ((!\u_dsa_system|u_controller|next_x~3_combout  & 
// ((\u_dsa_system|u_controller|LessThan0~12_combout ) # (\u_instruction_handler|img_width[6]~_Duplicate_1_q ))) # (\u_dsa_system|u_controller|next_x~3_combout  & (\u_instruction_handler|img_width[6]~_Duplicate_1_q  & 
// \u_dsa_system|u_controller|LessThan0~12_combout )))) ) ) # ( !\u_dsa_system|u_controller|next_x~5_combout  & ( ((!\u_dsa_system|u_controller|next_x~3_combout  & ((\u_dsa_system|u_controller|LessThan0~12_combout ) # 
// (\u_instruction_handler|img_width[6]~_Duplicate_1_q ))) # (\u_dsa_system|u_controller|next_x~3_combout  & (\u_instruction_handler|img_width[6]~_Duplicate_1_q  & \u_dsa_system|u_controller|LessThan0~12_combout ))) # 
// (\u_instruction_handler|img_width[7]~_Duplicate_1_q ) ) )

	.dataa(!\u_dsa_system|u_controller|next_x~3_combout ),
	.datab(!\u_instruction_handler|img_width[7]~_Duplicate_1_q ),
	.datac(!\u_instruction_handler|img_width[6]~_Duplicate_1_q ),
	.datad(!\u_dsa_system|u_controller|LessThan0~12_combout ),
	.datae(gnd),
	.dataf(!\u_dsa_system|u_controller|next_x~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_dsa_system|u_controller|LessThan0~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_controller|LessThan0~16 .extended_lut = "off";
defparam \u_dsa_system|u_controller|LessThan0~16 .lut_mask = 64'h3BBF3BBF02230223;
defparam \u_dsa_system|u_controller|LessThan0~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y6_N0
cyclonev_lcell_comb \u_dsa_system|u_controller|x_acc~1 (
// Equation(s):
// \u_dsa_system|u_controller|x_acc~1_combout  = ( \u_dsa_system|u_controller|LessThan0~8_combout  & ( \u_dsa_system|u_controller|next_x~4_combout  & ( (\u_instruction_handler|img_width[8]~_Duplicate_1_q  & ((\u_dsa_system|u_controller|LessThan0~11_combout ) 
// # (\u_dsa_system|u_controller|LessThan0~16_combout ))) ) ) ) # ( !\u_dsa_system|u_controller|LessThan0~8_combout  & ( \u_dsa_system|u_controller|next_x~4_combout  & ( (\u_instruction_handler|img_width[8]~_Duplicate_1_q  & 
// (((\u_dsa_system|u_controller|LessThan0~11_combout  & \u_dsa_system|u_controller|LessThan0~6_combout )) # (\u_dsa_system|u_controller|LessThan0~16_combout ))) ) ) )

	.dataa(!\u_dsa_system|u_controller|LessThan0~16_combout ),
	.datab(!\u_dsa_system|u_controller|LessThan0~11_combout ),
	.datac(!\u_dsa_system|u_controller|LessThan0~6_combout ),
	.datad(!\u_instruction_handler|img_width[8]~_Duplicate_1_q ),
	.datae(!\u_dsa_system|u_controller|LessThan0~8_combout ),
	.dataf(!\u_dsa_system|u_controller|next_x~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_dsa_system|u_controller|x_acc~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_controller|x_acc~1 .extended_lut = "off";
defparam \u_dsa_system|u_controller|x_acc~1 .lut_mask = 64'h0000000000570077;
defparam \u_dsa_system|u_controller|x_acc~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y6_N1
dffeas \u_dsa_system|u_controller|x_acc[16] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u_dsa_system|u_controller|x_acc~1_combout ),
	.asdata(vcc),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\u_dsa_system|u_controller|state.UPDATE_ACC~q ),
	.sload(gnd),
	.ena(\u_dsa_system|u_controller|Selector1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_dsa_system|u_controller|x_acc [16]),
	.prn(vcc));
// synopsys translate_off
defparam \u_dsa_system|u_controller|x_acc[16] .is_wysiwyg = "true";
defparam \u_dsa_system|u_controller|x_acc[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y6_N48
cyclonev_lcell_comb \u_dsa_system|u_controller|Add1~1 (
// Equation(s):
// \u_dsa_system|u_controller|Add1~1_sumout  = SUM(( \u_dsa_system|u_controller|x_acc [16] ) + ( GND ) + ( \u_dsa_system|u_controller|Add1~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_dsa_system|u_controller|x_acc [16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_dsa_system|u_controller|Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_dsa_system|u_controller|Add1~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_controller|Add1~1 .extended_lut = "off";
defparam \u_dsa_system|u_controller|Add1~1 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u_dsa_system|u_controller|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y6_N42
cyclonev_lcell_comb \u_dsa_system|u_controller|Add0~1 (
// Equation(s):
// \u_dsa_system|u_controller|Add0~1_sumout  = SUM(( \u_dsa_system|u_controller|x_acc [16] ) + ( GND ) + ( \u_dsa_system|u_controller|Add0~26  ))

	.dataa(gnd),
	.datab(!\u_dsa_system|u_controller|x_acc [16]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_dsa_system|u_controller|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_dsa_system|u_controller|Add0~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_controller|Add0~1 .extended_lut = "off";
defparam \u_dsa_system|u_controller|Add0~1 .lut_mask = 64'h0000FFFF00003333;
defparam \u_dsa_system|u_controller|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y6_N33
cyclonev_lcell_comb \u_dsa_system|u_controller|next_x~4 (
// Equation(s):
// \u_dsa_system|u_controller|next_x~4_combout  = (!\u_instruction_handler|i_mode_select~q  & (\u_dsa_system|u_controller|Add1~1_sumout )) # (\u_instruction_handler|i_mode_select~q  & ((\u_dsa_system|u_controller|Add0~1_sumout )))

	.dataa(!\u_dsa_system|u_controller|Add1~1_sumout ),
	.datab(!\u_dsa_system|u_controller|Add0~1_sumout ),
	.datac(gnd),
	.datad(!\u_instruction_handler|i_mode_select~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_dsa_system|u_controller|next_x~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_controller|next_x~4 .extended_lut = "off";
defparam \u_dsa_system|u_controller|next_x~4 .lut_mask = 64'h5533553355335533;
defparam \u_dsa_system|u_controller|next_x~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y6_N48
cyclonev_lcell_comb \u_dsa_system|u_controller|LessThan0~17 (
// Equation(s):
// \u_dsa_system|u_controller|LessThan0~17_combout  = ( \u_dsa_system|u_controller|LessThan0~8_combout  & ( \u_dsa_system|u_controller|LessThan0~16_combout  & ( (\u_dsa_system|u_controller|next_x~4_combout  & 
// !\u_instruction_handler|img_width[8]~_Duplicate_1_q ) ) ) ) # ( !\u_dsa_system|u_controller|LessThan0~8_combout  & ( \u_dsa_system|u_controller|LessThan0~16_combout  & ( (\u_dsa_system|u_controller|next_x~4_combout  & 
// !\u_instruction_handler|img_width[8]~_Duplicate_1_q ) ) ) ) # ( \u_dsa_system|u_controller|LessThan0~8_combout  & ( !\u_dsa_system|u_controller|LessThan0~16_combout  & ( (!\u_dsa_system|u_controller|next_x~4_combout  & 
// (!\u_dsa_system|u_controller|LessThan0~11_combout  & !\u_instruction_handler|img_width[8]~_Duplicate_1_q )) # (\u_dsa_system|u_controller|next_x~4_combout  & ((!\u_dsa_system|u_controller|LessThan0~11_combout ) # 
// (!\u_instruction_handler|img_width[8]~_Duplicate_1_q ))) ) ) ) # ( !\u_dsa_system|u_controller|LessThan0~8_combout  & ( !\u_dsa_system|u_controller|LessThan0~16_combout  & ( (!\u_dsa_system|u_controller|next_x~4_combout  & 
// (!\u_instruction_handler|img_width[8]~_Duplicate_1_q  & ((!\u_dsa_system|u_controller|LessThan0~11_combout ) # (!\u_dsa_system|u_controller|LessThan0~6_combout )))) # (\u_dsa_system|u_controller|next_x~4_combout  & 
// ((!\u_dsa_system|u_controller|LessThan0~11_combout ) # ((!\u_dsa_system|u_controller|LessThan0~6_combout ) # (!\u_instruction_handler|img_width[8]~_Duplicate_1_q )))) ) ) )

	.dataa(!\u_dsa_system|u_controller|next_x~4_combout ),
	.datab(!\u_dsa_system|u_controller|LessThan0~11_combout ),
	.datac(!\u_dsa_system|u_controller|LessThan0~6_combout ),
	.datad(!\u_instruction_handler|img_width[8]~_Duplicate_1_q ),
	.datae(!\u_dsa_system|u_controller|LessThan0~8_combout ),
	.dataf(!\u_dsa_system|u_controller|LessThan0~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_dsa_system|u_controller|LessThan0~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_controller|LessThan0~17 .extended_lut = "off";
defparam \u_dsa_system|u_controller|LessThan0~17 .lut_mask = 64'hFD54DD4455005500;
defparam \u_dsa_system|u_controller|LessThan0~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y6_N24
cyclonev_lcell_comb \u_dsa_system|u_controller|Selector36~3 (
// Equation(s):
// \u_dsa_system|u_controller|Selector36~3_combout  = ( \u_dsa_system|u_controller|state.CALC_ADDR~q  & ( \u_dsa_system|u_controller|Selector36~1_combout  & ( (!\u_dsa_system|u_controller|state.UPDATE_ACC~q ) # 
// ((!\u_dsa_system|u_controller|LessThan1~3_combout ) # (!\u_dsa_system|u_controller|LessThan0~17_combout )) ) ) ) # ( !\u_dsa_system|u_controller|state.CALC_ADDR~q  & ( \u_dsa_system|u_controller|Selector36~1_combout  & ( 
// (!\u_dsa_system|u_controller|state.UPDATE_ACC~q  & (!\u_dsa_system|u_controller|Selector36~2_combout )) # (\u_dsa_system|u_controller|state.UPDATE_ACC~q  & (((!\u_dsa_system|u_controller|LessThan1~3_combout ) # 
// (!\u_dsa_system|u_controller|LessThan0~17_combout )))) ) ) ) # ( \u_dsa_system|u_controller|state.CALC_ADDR~q  & ( !\u_dsa_system|u_controller|Selector36~1_combout  & ( (!\u_dsa_system|u_controller|state.UPDATE_ACC~q  & 
// (\u_dsa_system|u_controller|Selector36~2_combout )) # (\u_dsa_system|u_controller|state.UPDATE_ACC~q  & (((!\u_dsa_system|u_controller|LessThan1~3_combout ) # (!\u_dsa_system|u_controller|LessThan0~17_combout )))) ) ) ) # ( 
// !\u_dsa_system|u_controller|state.CALC_ADDR~q  & ( !\u_dsa_system|u_controller|Selector36~1_combout  & ( (\u_dsa_system|u_controller|state.UPDATE_ACC~q  & ((!\u_dsa_system|u_controller|LessThan1~3_combout ) # 
// (!\u_dsa_system|u_controller|LessThan0~17_combout ))) ) ) )

	.dataa(!\u_dsa_system|u_controller|Selector36~2_combout ),
	.datab(!\u_dsa_system|u_controller|state.UPDATE_ACC~q ),
	.datac(!\u_dsa_system|u_controller|LessThan1~3_combout ),
	.datad(!\u_dsa_system|u_controller|LessThan0~17_combout ),
	.datae(!\u_dsa_system|u_controller|state.CALC_ADDR~q ),
	.dataf(!\u_dsa_system|u_controller|Selector36~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_dsa_system|u_controller|Selector36~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_controller|Selector36~3 .extended_lut = "off";
defparam \u_dsa_system|u_controller|Selector36~3 .lut_mask = 64'h33307774BBB8FFFC;
defparam \u_dsa_system|u_controller|Selector36~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y6_N26
dffeas \u_dsa_system|u_controller|state.CALC_ADDR (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u_dsa_system|u_controller|Selector36~3_combout ),
	.asdata(vcc),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_dsa_system|u_controller|state.CALC_ADDR~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_dsa_system|u_controller|state.CALC_ADDR .is_wysiwyg = "true";
defparam \u_dsa_system|u_controller|state.CALC_ADDR .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y6_N33
cyclonev_lcell_comb \u_dsa_system|u_controller|Selector44~1 (
// Equation(s):
// \u_dsa_system|u_controller|Selector44~1_combout  = ( \u_dsa_system|u_controller|state.PAUSED~q  & ( (!\u_dsa_system|u_controller|WideOr4~0_combout  & ((!\u_dsa_system|u_controller|state.CALC_ADDR~q ) # (\u_instruction_handler|debug_mode~q ))) ) ) # ( 
// !\u_dsa_system|u_controller|state.PAUSED~q  & ( (\u_dsa_system|u_controller|state.CALC_ADDR~q  & (!\u_dsa_system|u_controller|WideOr4~0_combout  & \u_instruction_handler|debug_mode~q )) ) )

	.dataa(!\u_dsa_system|u_controller|state.CALC_ADDR~q ),
	.datab(gnd),
	.datac(!\u_dsa_system|u_controller|WideOr4~0_combout ),
	.datad(!\u_instruction_handler|debug_mode~q ),
	.datae(gnd),
	.dataf(!\u_dsa_system|u_controller|state.PAUSED~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_dsa_system|u_controller|Selector44~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_controller|Selector44~1 .extended_lut = "off";
defparam \u_dsa_system|u_controller|Selector44~1 .lut_mask = 64'h00500050A0F0A0F0;
defparam \u_dsa_system|u_controller|Selector44~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y6_N36
cyclonev_lcell_comb \u_dsa_system|u_controller|Selector44~2 (
// Equation(s):
// \u_dsa_system|u_controller|Selector44~2_combout  = ( \u_dsa_system|u_controller|state.PAUSED~q  & ( !\u_dsa_system|u_controller|Selector36~1_combout  & ( (!\u_dsa_system|u_controller|Selector44~0_combout  & (\u_dsa_system|u_controller|Selector44~1_combout 
//  & ((\u_dsa_system|u_controller|trig_d~q ) # (\KEY[0]~input_o )))) ) ) ) # ( !\u_dsa_system|u_controller|state.PAUSED~q  & ( !\u_dsa_system|u_controller|Selector36~1_combout  & ( (!\u_dsa_system|u_controller|Selector44~0_combout  & 
// \u_dsa_system|u_controller|Selector44~1_combout ) ) ) )

	.dataa(!\KEY[0]~input_o ),
	.datab(!\u_dsa_system|u_controller|trig_d~q ),
	.datac(!\u_dsa_system|u_controller|Selector44~0_combout ),
	.datad(!\u_dsa_system|u_controller|Selector44~1_combout ),
	.datae(!\u_dsa_system|u_controller|state.PAUSED~q ),
	.dataf(!\u_dsa_system|u_controller|Selector36~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_dsa_system|u_controller|Selector44~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_controller|Selector44~2 .extended_lut = "off";
defparam \u_dsa_system|u_controller|Selector44~2 .lut_mask = 64'h00F0007000000000;
defparam \u_dsa_system|u_controller|Selector44~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y6_N38
dffeas \u_dsa_system|u_controller|state.PAUSED (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u_dsa_system|u_controller|Selector44~2_combout ),
	.asdata(vcc),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_dsa_system|u_controller|state.PAUSED~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_dsa_system|u_controller|state.PAUSED .is_wysiwyg = "true";
defparam \u_dsa_system|u_controller|state.PAUSED .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y6_N54
cyclonev_lcell_comb \u_dsa_system|u_controller|WideOr4~0 (
// Equation(s):
// \u_dsa_system|u_controller|WideOr4~0_combout  = ( !\u_dsa_system|u_controller|state.CALC_ADDR~q  & ( (!\u_dsa_system|u_controller|state.DONE~q  & (\u_dsa_system|u_controller|state.IDLE~q  & (!\u_dsa_system|u_controller|state.WAIT_CALC~DUPLICATE_q  & 
// !\u_dsa_system|u_controller|state.PAUSED~q ))) ) )

	.dataa(!\u_dsa_system|u_controller|state.DONE~q ),
	.datab(!\u_dsa_system|u_controller|state.IDLE~q ),
	.datac(!\u_dsa_system|u_controller|state.WAIT_CALC~DUPLICATE_q ),
	.datad(!\u_dsa_system|u_controller|state.PAUSED~q ),
	.datae(gnd),
	.dataf(!\u_dsa_system|u_controller|state.CALC_ADDR~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_dsa_system|u_controller|WideOr4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_controller|WideOr4~0 .extended_lut = "off";
defparam \u_dsa_system|u_controller|WideOr4~0 .lut_mask = 64'h2000200000000000;
defparam \u_dsa_system|u_controller|WideOr4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y6_N18
cyclonev_lcell_comb \u_dsa_system|u_controller|Selector37~0 (
// Equation(s):
// \u_dsa_system|u_controller|Selector37~0_combout  = ( \u_dsa_system|u_controller|trig_d~q  & ( \u_dsa_system|u_controller|state.PAUSED~q  & ( (!\u_instruction_handler|debug_mode~q  & (!\u_dsa_system|u_controller|WideOr4~0_combout  & 
// \u_dsa_system|u_controller|state.CALC_ADDR~q )) ) ) ) # ( !\u_dsa_system|u_controller|trig_d~q  & ( \u_dsa_system|u_controller|state.PAUSED~q  & ( (!\u_dsa_system|u_controller|WideOr4~0_combout  & ((!\KEY[0]~input_o ) # 
// ((!\u_instruction_handler|debug_mode~q  & \u_dsa_system|u_controller|state.CALC_ADDR~q )))) ) ) ) # ( \u_dsa_system|u_controller|trig_d~q  & ( !\u_dsa_system|u_controller|state.PAUSED~q  & ( (!\u_instruction_handler|debug_mode~q  & 
// (!\u_dsa_system|u_controller|WideOr4~0_combout  & \u_dsa_system|u_controller|state.CALC_ADDR~q )) ) ) ) # ( !\u_dsa_system|u_controller|trig_d~q  & ( !\u_dsa_system|u_controller|state.PAUSED~q  & ( (!\u_instruction_handler|debug_mode~q  & 
// (!\u_dsa_system|u_controller|WideOr4~0_combout  & \u_dsa_system|u_controller|state.CALC_ADDR~q )) ) ) )

	.dataa(!\u_instruction_handler|debug_mode~q ),
	.datab(!\u_dsa_system|u_controller|WideOr4~0_combout ),
	.datac(!\u_dsa_system|u_controller|state.CALC_ADDR~q ),
	.datad(!\KEY[0]~input_o ),
	.datae(!\u_dsa_system|u_controller|trig_d~q ),
	.dataf(!\u_dsa_system|u_controller|state.PAUSED~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_dsa_system|u_controller|Selector37~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_controller|Selector37~0 .extended_lut = "off";
defparam \u_dsa_system|u_controller|Selector37~0 .lut_mask = 64'h08080808CC080808;
defparam \u_dsa_system|u_controller|Selector37~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y6_N20
dffeas \u_dsa_system|u_controller|state.READ_R0 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u_dsa_system|u_controller|Selector37~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_dsa_system|u_controller|state.READ_R0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_dsa_system|u_controller|state.READ_R0 .is_wysiwyg = "true";
defparam \u_dsa_system|u_controller|state.READ_R0 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y6_N59
dffeas \u_dsa_system|u_controller|state.WAIT_R0 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_dsa_system|u_controller|state.READ_R0~q ),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_dsa_system|u_controller|state.WAIT_R0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_dsa_system|u_controller|state.WAIT_R0 .is_wysiwyg = "true";
defparam \u_dsa_system|u_controller|state.WAIT_R0 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y6_N1
dffeas \u_dsa_system|u_controller|state.READ_R1 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_dsa_system|u_controller|state.WAIT_R0~q ),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_dsa_system|u_controller|state.READ_R1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_dsa_system|u_controller|state.READ_R1 .is_wysiwyg = "true";
defparam \u_dsa_system|u_controller|state.READ_R1 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y6_N13
dffeas \u_dsa_system|u_controller|state.WAIT_R1 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_dsa_system|u_controller|state.READ_R1~q ),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_dsa_system|u_controller|state.WAIT_R1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_dsa_system|u_controller|state.WAIT_R1 .is_wysiwyg = "true";
defparam \u_dsa_system|u_controller|state.WAIT_R1 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y6_N22
dffeas \u_dsa_system|u_controller|state.TRIGGER_CALC (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_dsa_system|u_controller|state.WAIT_R1~q ),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_dsa_system|u_controller|state.TRIGGER_CALC~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_dsa_system|u_controller|state.TRIGGER_CALC .is_wysiwyg = "true";
defparam \u_dsa_system|u_controller|state.TRIGGER_CALC .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y8_N51
cyclonev_lcell_comb \u_dsa_system|u_controller|o_seq_start~0 (
// Equation(s):
// \u_dsa_system|u_controller|o_seq_start~0_combout  = ( !\u_instruction_handler|i_mode_select~q  & ( \u_dsa_system|u_controller|state.TRIGGER_CALC~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\u_instruction_handler|i_mode_select~q ),
	.dataf(!\u_dsa_system|u_controller|state.TRIGGER_CALC~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_dsa_system|u_controller|o_seq_start~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_controller|o_seq_start~0 .extended_lut = "off";
defparam \u_dsa_system|u_controller|o_seq_start~0 .lut_mask = 64'h00000000FFFF0000;
defparam \u_dsa_system|u_controller|o_seq_start~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y8_N52
dffeas \u_dsa_system|u_seq_core|u_stage1|o_valid (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u_dsa_system|u_controller|o_seq_start~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_dsa_system|u_seq_core|u_stage1|o_valid~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_dsa_system|u_seq_core|u_stage1|o_valid .is_wysiwyg = "true";
defparam \u_dsa_system|u_seq_core|u_stage1|o_valid .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y6_N27
cyclonev_lcell_comb \u_dsa_system|u_seq_core|u_stage2|o_valid~feeder (
// Equation(s):
// \u_dsa_system|u_seq_core|u_stage2|o_valid~feeder_combout  = ( \u_dsa_system|u_seq_core|u_stage1|o_valid~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_dsa_system|u_seq_core|u_stage1|o_valid~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_dsa_system|u_seq_core|u_stage2|o_valid~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_seq_core|u_stage2|o_valid~feeder .extended_lut = "off";
defparam \u_dsa_system|u_seq_core|u_stage2|o_valid~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u_dsa_system|u_seq_core|u_stage2|o_valid~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y6_N28
dffeas \u_dsa_system|u_seq_core|u_stage2|o_valid (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u_dsa_system|u_seq_core|u_stage2|o_valid~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_dsa_system|u_seq_core|u_stage2|o_valid~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_dsa_system|u_seq_core|u_stage2|o_valid .is_wysiwyg = "true";
defparam \u_dsa_system|u_seq_core|u_stage2|o_valid .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y6_N52
dffeas \u_dsa_system|u_seq_core|u_stage3|o_valid (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_dsa_system|u_seq_core|u_stage2|o_valid~q ),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_dsa_system|u_seq_core|u_stage3|o_valid~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_dsa_system|u_seq_core|u_stage3|o_valid .is_wysiwyg = "true";
defparam \u_dsa_system|u_seq_core|u_stage3|o_valid .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y6_N0
cyclonev_lcell_comb \u_dsa_system|u_controller|Selector35~1 (
// Equation(s):
// \u_dsa_system|u_controller|Selector35~1_combout  = ( \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage3|o_valid~q  & ( (\u_dsa_system|u_controller|state.WAIT_CALC~DUPLICATE_q  & ((\u_dsa_system|u_seq_core|u_stage3|o_valid~q ) # 
// (\u_instruction_handler|i_mode_select~q ))) ) ) # ( !\u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage3|o_valid~q  & ( (!\u_instruction_handler|i_mode_select~q  & (\u_dsa_system|u_seq_core|u_stage3|o_valid~q  & 
// \u_dsa_system|u_controller|state.WAIT_CALC~DUPLICATE_q )) ) )

	.dataa(!\u_instruction_handler|i_mode_select~q ),
	.datab(!\u_dsa_system|u_seq_core|u_stage3|o_valid~q ),
	.datac(!\u_dsa_system|u_controller|state.WAIT_CALC~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage3|o_valid~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_dsa_system|u_controller|Selector35~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_controller|Selector35~1 .extended_lut = "off";
defparam \u_dsa_system|u_controller|Selector35~1 .lut_mask = 64'h0202020207070707;
defparam \u_dsa_system|u_controller|Selector35~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y6_N47
dffeas \u_dsa_system|u_controller|state.WRITE_RES (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_dsa_system|u_controller|Selector35~1_combout ),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_dsa_system|u_controller|state.WRITE_RES~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_dsa_system|u_controller|state.WRITE_RES .is_wysiwyg = "true";
defparam \u_dsa_system|u_controller|state.WRITE_RES .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y6_N41
dffeas \u_dsa_system|u_controller|state.UPDATE_ACC (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_dsa_system|u_controller|state.WRITE_RES~q ),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_dsa_system|u_controller|state.UPDATE_ACC~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_dsa_system|u_controller|state.UPDATE_ACC .is_wysiwyg = "true";
defparam \u_dsa_system|u_controller|state.UPDATE_ACC .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y6_N9
cyclonev_lcell_comb \u_dsa_system|u_controller|LessThan0~0 (
// Equation(s):
// \u_dsa_system|u_controller|LessThan0~0_combout  = ( \u_instruction_handler|img_width[8]~_Duplicate_1_q  & ( (!\u_instruction_handler|i_mode_select~q  & ((!\u_dsa_system|u_controller|Add1~1_sumout ))) # (\u_instruction_handler|i_mode_select~q  & 
// (!\u_dsa_system|u_controller|Add0~1_sumout )) ) )

	.dataa(!\u_instruction_handler|i_mode_select~q ),
	.datab(gnd),
	.datac(!\u_dsa_system|u_controller|Add0~1_sumout ),
	.datad(!\u_dsa_system|u_controller|Add1~1_sumout ),
	.datae(gnd),
	.dataf(!\u_instruction_handler|img_width[8]~_Duplicate_1_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_dsa_system|u_controller|LessThan0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_controller|LessThan0~0 .extended_lut = "off";
defparam \u_dsa_system|u_controller|LessThan0~0 .lut_mask = 64'h00000000FA50FA50;
defparam \u_dsa_system|u_controller|LessThan0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y6_N30
cyclonev_lcell_comb \u_dsa_system|u_controller|LessThan0~1 (
// Equation(s):
// \u_dsa_system|u_controller|LessThan0~1_combout  = ( \u_instruction_handler|img_width[8]~_Duplicate_1_q  & ( (!\u_instruction_handler|i_mode_select~q  & (!\u_dsa_system|u_controller|Add1~1_sumout )) # (\u_instruction_handler|i_mode_select~q  & 
// ((!\u_dsa_system|u_controller|Add0~1_sumout ))) ) ) # ( !\u_instruction_handler|img_width[8]~_Duplicate_1_q  & ( (!\u_instruction_handler|i_mode_select~q  & (\u_dsa_system|u_controller|Add1~1_sumout )) # (\u_instruction_handler|i_mode_select~q  & 
// ((\u_dsa_system|u_controller|Add0~1_sumout ))) ) )

	.dataa(!\u_dsa_system|u_controller|Add1~1_sumout ),
	.datab(!\u_dsa_system|u_controller|Add0~1_sumout ),
	.datac(!\u_instruction_handler|i_mode_select~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_instruction_handler|img_width[8]~_Duplicate_1_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_dsa_system|u_controller|LessThan0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_controller|LessThan0~1 .extended_lut = "off";
defparam \u_dsa_system|u_controller|LessThan0~1 .lut_mask = 64'h53535353ACACACAC;
defparam \u_dsa_system|u_controller|LessThan0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y6_N36
cyclonev_lcell_comb \u_dsa_system|u_controller|LessThan0~13 (
// Equation(s):
// \u_dsa_system|u_controller|LessThan0~13_combout  = ( \u_instruction_handler|img_width[7]~_Duplicate_1_q  & ( \u_instruction_handler|i_mode_select~q  & ( (!\u_dsa_system|u_controller|LessThan0~9_combout  & (\u_dsa_system|u_controller|LessThan0~12_combout  
// & \u_dsa_system|u_controller|Add0~25_sumout )) ) ) ) # ( !\u_instruction_handler|img_width[7]~_Duplicate_1_q  & ( \u_instruction_handler|i_mode_select~q  & ( (!\u_dsa_system|u_controller|LessThan0~9_combout  & 
// (\u_dsa_system|u_controller|LessThan0~12_combout  & !\u_dsa_system|u_controller|Add0~25_sumout )) ) ) ) # ( \u_instruction_handler|img_width[7]~_Duplicate_1_q  & ( !\u_instruction_handler|i_mode_select~q  & ( 
// (!\u_dsa_system|u_controller|LessThan0~9_combout  & (\u_dsa_system|u_controller|LessThan0~12_combout  & \u_dsa_system|u_controller|Add1~25_sumout )) ) ) ) # ( !\u_instruction_handler|img_width[7]~_Duplicate_1_q  & ( !\u_instruction_handler|i_mode_select~q 
//  & ( (!\u_dsa_system|u_controller|LessThan0~9_combout  & (\u_dsa_system|u_controller|LessThan0~12_combout  & !\u_dsa_system|u_controller|Add1~25_sumout )) ) ) )

	.dataa(!\u_dsa_system|u_controller|LessThan0~9_combout ),
	.datab(!\u_dsa_system|u_controller|LessThan0~12_combout ),
	.datac(!\u_dsa_system|u_controller|Add0~25_sumout ),
	.datad(!\u_dsa_system|u_controller|Add1~25_sumout ),
	.datae(!\u_instruction_handler|img_width[7]~_Duplicate_1_q ),
	.dataf(!\u_instruction_handler|i_mode_select~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_dsa_system|u_controller|LessThan0~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_controller|LessThan0~13 .extended_lut = "off";
defparam \u_dsa_system|u_controller|LessThan0~13 .lut_mask = 64'h2200002220200202;
defparam \u_dsa_system|u_controller|LessThan0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y6_N30
cyclonev_lcell_comb \u_dsa_system|u_controller|LessThan0~14 (
// Equation(s):
// \u_dsa_system|u_controller|LessThan0~14_combout  = ( \u_instruction_handler|img_width[7]~_Duplicate_1_q  & ( \u_instruction_handler|img_width[6]~_Duplicate_1_q  & ( (!\u_dsa_system|u_controller|next_x~3_combout ) # 
// ((!\u_instruction_handler|i_mode_select~q  & ((!\u_dsa_system|u_controller|Add1~25_sumout ))) # (\u_instruction_handler|i_mode_select~q  & (!\u_dsa_system|u_controller|Add0~25_sumout ))) ) ) ) # ( !\u_instruction_handler|img_width[7]~_Duplicate_1_q  & ( 
// \u_instruction_handler|img_width[6]~_Duplicate_1_q  & ( (!\u_dsa_system|u_controller|next_x~3_combout  & ((!\u_instruction_handler|i_mode_select~q  & ((!\u_dsa_system|u_controller|Add1~25_sumout ))) # (\u_instruction_handler|i_mode_select~q  & 
// (!\u_dsa_system|u_controller|Add0~25_sumout )))) ) ) ) # ( \u_instruction_handler|img_width[7]~_Duplicate_1_q  & ( !\u_instruction_handler|img_width[6]~_Duplicate_1_q  & ( (!\u_instruction_handler|i_mode_select~q  & 
// ((!\u_dsa_system|u_controller|Add1~25_sumout ))) # (\u_instruction_handler|i_mode_select~q  & (!\u_dsa_system|u_controller|Add0~25_sumout )) ) ) )

	.dataa(!\u_dsa_system|u_controller|Add0~25_sumout ),
	.datab(!\u_dsa_system|u_controller|Add1~25_sumout ),
	.datac(!\u_dsa_system|u_controller|next_x~3_combout ),
	.datad(!\u_instruction_handler|i_mode_select~q ),
	.datae(!\u_instruction_handler|img_width[7]~_Duplicate_1_q ),
	.dataf(!\u_instruction_handler|img_width[6]~_Duplicate_1_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_dsa_system|u_controller|LessThan0~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_controller|LessThan0~14 .extended_lut = "off";
defparam \u_dsa_system|u_controller|LessThan0~14 .lut_mask = 64'h0000CCAAC0A0FCFA;
defparam \u_dsa_system|u_controller|LessThan0~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y6_N24
cyclonev_lcell_comb \u_dsa_system|u_controller|LessThan0~15 (
// Equation(s):
// \u_dsa_system|u_controller|LessThan0~15_combout  = ( \u_dsa_system|u_controller|LessThan0~13_combout  & ( \u_dsa_system|u_controller|LessThan0~14_combout  & ( !\u_dsa_system|u_controller|LessThan0~1_combout  ) ) ) # ( 
// !\u_dsa_system|u_controller|LessThan0~13_combout  & ( \u_dsa_system|u_controller|LessThan0~14_combout  & ( !\u_dsa_system|u_controller|LessThan0~1_combout  ) ) ) # ( \u_dsa_system|u_controller|LessThan0~13_combout  & ( 
// !\u_dsa_system|u_controller|LessThan0~14_combout  & ( !\u_dsa_system|u_controller|LessThan0~1_combout  ) ) ) # ( !\u_dsa_system|u_controller|LessThan0~13_combout  & ( !\u_dsa_system|u_controller|LessThan0~14_combout  & ( 
// (\u_dsa_system|u_controller|LessThan0~11_combout  & (!\u_dsa_system|u_controller|LessThan0~1_combout  & ((\u_dsa_system|u_controller|LessThan0~8_combout ) # (\u_dsa_system|u_controller|LessThan0~6_combout )))) ) ) )

	.dataa(!\u_dsa_system|u_controller|LessThan0~6_combout ),
	.datab(!\u_dsa_system|u_controller|LessThan0~11_combout ),
	.datac(!\u_dsa_system|u_controller|LessThan0~1_combout ),
	.datad(!\u_dsa_system|u_controller|LessThan0~8_combout ),
	.datae(!\u_dsa_system|u_controller|LessThan0~13_combout ),
	.dataf(!\u_dsa_system|u_controller|LessThan0~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_dsa_system|u_controller|LessThan0~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_controller|LessThan0~15 .extended_lut = "off";
defparam \u_dsa_system|u_controller|LessThan0~15 .lut_mask = 64'h1030F0F0F0F0F0F0;
defparam \u_dsa_system|u_controller|LessThan0~15 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y6_N18
cyclonev_lcell_comb \u_dsa_system|u_controller|Selector18~0 (
// Equation(s):
// \u_dsa_system|u_controller|Selector18~0_combout  = ( \u_dsa_system|u_controller|state.UPDATE_ACC~q  & ( (!\u_dsa_system|u_controller|LessThan1~3_combout  & (!\u_dsa_system|u_controller|LessThan0~0_combout  & 
// !\u_dsa_system|u_controller|LessThan0~15_combout )) ) ) # ( !\u_dsa_system|u_controller|state.UPDATE_ACC~q  & ( !\u_dsa_system|u_controller|state.IDLE~q  ) )

	.dataa(!\u_dsa_system|u_controller|LessThan1~3_combout ),
	.datab(!\u_dsa_system|u_controller|state.IDLE~q ),
	.datac(!\u_dsa_system|u_controller|LessThan0~0_combout ),
	.datad(!\u_dsa_system|u_controller|LessThan0~15_combout ),
	.datae(gnd),
	.dataf(!\u_dsa_system|u_controller|state.UPDATE_ACC~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_dsa_system|u_controller|Selector18~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_controller|Selector18~0 .extended_lut = "off";
defparam \u_dsa_system|u_controller|Selector18~0 .lut_mask = 64'hCCCCCCCCA000A000;
defparam \u_dsa_system|u_controller|Selector18~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y6_N50
dffeas \u_dsa_system|u_controller|y_acc[16] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u_dsa_system|u_controller|Add2~1_sumout ),
	.asdata(vcc),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\u_dsa_system|u_controller|state.UPDATE_ACC~q ),
	.sload(gnd),
	.ena(\u_dsa_system|u_controller|Selector18~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_dsa_system|u_controller|y_acc [16]),
	.prn(vcc));
// synopsys translate_off
defparam \u_dsa_system|u_controller|y_acc[16] .is_wysiwyg = "true";
defparam \u_dsa_system|u_controller|y_acc[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y6_N0
cyclonev_lcell_comb \u_dsa_system|u_controller|Add2~65 (
// Equation(s):
// \u_dsa_system|u_controller|Add2~65_sumout  = SUM(( \u_dsa_system|u_controller|y_acc [0] ) + ( (!\Equal0~2_combout  & !\Div0|auto_generated|divider|divider|op_9~1_sumout ) ) + ( !VCC ))
// \u_dsa_system|u_controller|Add2~66  = CARRY(( \u_dsa_system|u_controller|y_acc [0] ) + ( (!\Equal0~2_combout  & !\Div0|auto_generated|divider|divider|op_9~1_sumout ) ) + ( !VCC ))

	.dataa(!\Equal0~2_combout ),
	.datab(gnd),
	.datac(!\u_dsa_system|u_controller|y_acc [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|op_9~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\u_dsa_system|u_controller|Add2~65_sumout ),
	.cout(\u_dsa_system|u_controller|Add2~66 ),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_controller|Add2~65 .extended_lut = "off";
defparam \u_dsa_system|u_controller|Add2~65 .lut_mask = 64'h000055FF00000F0F;
defparam \u_dsa_system|u_controller|Add2~65 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y6_N1
dffeas \u_dsa_system|u_controller|y_acc[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u_dsa_system|u_controller|Add2~65_sumout ),
	.asdata(vcc),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\u_dsa_system|u_controller|state.UPDATE_ACC~q ),
	.sload(gnd),
	.ena(\u_dsa_system|u_controller|Selector18~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_dsa_system|u_controller|y_acc [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_dsa_system|u_controller|y_acc[0] .is_wysiwyg = "true";
defparam \u_dsa_system|u_controller|y_acc[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y6_N3
cyclonev_lcell_comb \u_dsa_system|u_controller|Add2~61 (
// Equation(s):
// \u_dsa_system|u_controller|Add2~61_sumout  = SUM(( \u_dsa_system|u_controller|y_acc [1] ) + ( (!\Equal0~2_combout  & !\Div0|auto_generated|divider|divider|op_8~1_sumout ) ) + ( \u_dsa_system|u_controller|Add2~66  ))
// \u_dsa_system|u_controller|Add2~62  = CARRY(( \u_dsa_system|u_controller|y_acc [1] ) + ( (!\Equal0~2_combout  & !\Div0|auto_generated|divider|divider|op_8~1_sumout ) ) + ( \u_dsa_system|u_controller|Add2~66  ))

	.dataa(!\Equal0~2_combout ),
	.datab(gnd),
	.datac(!\Div0|auto_generated|divider|divider|op_8~1_sumout ),
	.datad(!\u_dsa_system|u_controller|y_acc [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_dsa_system|u_controller|Add2~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_dsa_system|u_controller|Add2~61_sumout ),
	.cout(\u_dsa_system|u_controller|Add2~62 ),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_controller|Add2~61 .extended_lut = "off";
defparam \u_dsa_system|u_controller|Add2~61 .lut_mask = 64'h00005F5F000000FF;
defparam \u_dsa_system|u_controller|Add2~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y6_N5
dffeas \u_dsa_system|u_controller|y_acc[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u_dsa_system|u_controller|Add2~61_sumout ),
	.asdata(vcc),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\u_dsa_system|u_controller|state.UPDATE_ACC~q ),
	.sload(gnd),
	.ena(\u_dsa_system|u_controller|Selector18~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_dsa_system|u_controller|y_acc [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_dsa_system|u_controller|y_acc[1] .is_wysiwyg = "true";
defparam \u_dsa_system|u_controller|y_acc[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y6_N6
cyclonev_lcell_comb \u_dsa_system|u_controller|Add2~57 (
// Equation(s):
// \u_dsa_system|u_controller|Add2~57_sumout  = SUM(( \u_dsa_system|u_controller|y_acc [2] ) + ( (!\Equal0~2_combout  & !\Div0|auto_generated|divider|divider|selnose [60]) ) + ( \u_dsa_system|u_controller|Add2~62  ))
// \u_dsa_system|u_controller|Add2~58  = CARRY(( \u_dsa_system|u_controller|y_acc [2] ) + ( (!\Equal0~2_combout  & !\Div0|auto_generated|divider|divider|selnose [60]) ) + ( \u_dsa_system|u_controller|Add2~62  ))

	.dataa(!\Equal0~2_combout ),
	.datab(gnd),
	.datac(!\Div0|auto_generated|divider|divider|selnose [60]),
	.datad(!\u_dsa_system|u_controller|y_acc [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_dsa_system|u_controller|Add2~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_dsa_system|u_controller|Add2~57_sumout ),
	.cout(\u_dsa_system|u_controller|Add2~58 ),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_controller|Add2~57 .extended_lut = "off";
defparam \u_dsa_system|u_controller|Add2~57 .lut_mask = 64'h00005F5F000000FF;
defparam \u_dsa_system|u_controller|Add2~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y6_N7
dffeas \u_dsa_system|u_controller|y_acc[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u_dsa_system|u_controller|Add2~57_sumout ),
	.asdata(vcc),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\u_dsa_system|u_controller|state.UPDATE_ACC~q ),
	.sload(gnd),
	.ena(\u_dsa_system|u_controller|Selector18~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_dsa_system|u_controller|y_acc [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_dsa_system|u_controller|y_acc[2] .is_wysiwyg = "true";
defparam \u_dsa_system|u_controller|y_acc[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y6_N9
cyclonev_lcell_comb \u_dsa_system|u_controller|Add2~53 (
// Equation(s):
// \u_dsa_system|u_controller|Add2~53_sumout  = SUM(( (!\Equal0~2_combout  & !\Div0|auto_generated|divider|divider|selnose [50]) ) + ( \u_dsa_system|u_controller|y_acc [3] ) + ( \u_dsa_system|u_controller|Add2~58  ))
// \u_dsa_system|u_controller|Add2~54  = CARRY(( (!\Equal0~2_combout  & !\Div0|auto_generated|divider|divider|selnose [50]) ) + ( \u_dsa_system|u_controller|y_acc [3] ) + ( \u_dsa_system|u_controller|Add2~58  ))

	.dataa(!\Equal0~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Div0|auto_generated|divider|divider|selnose [50]),
	.datae(gnd),
	.dataf(!\u_dsa_system|u_controller|y_acc [3]),
	.datag(gnd),
	.cin(\u_dsa_system|u_controller|Add2~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_dsa_system|u_controller|Add2~53_sumout ),
	.cout(\u_dsa_system|u_controller|Add2~54 ),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_controller|Add2~53 .extended_lut = "off";
defparam \u_dsa_system|u_controller|Add2~53 .lut_mask = 64'h0000FF000000AA00;
defparam \u_dsa_system|u_controller|Add2~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y6_N11
dffeas \u_dsa_system|u_controller|y_acc[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u_dsa_system|u_controller|Add2~53_sumout ),
	.asdata(vcc),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\u_dsa_system|u_controller|state.UPDATE_ACC~q ),
	.sload(gnd),
	.ena(\u_dsa_system|u_controller|Selector18~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_dsa_system|u_controller|y_acc [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u_dsa_system|u_controller|y_acc[3] .is_wysiwyg = "true";
defparam \u_dsa_system|u_controller|y_acc[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y6_N12
cyclonev_lcell_comb \u_dsa_system|u_controller|Add2~49 (
// Equation(s):
// \u_dsa_system|u_controller|Add2~49_sumout  = SUM(( (!\Equal0~2_combout  & !\Div0|auto_generated|divider|divider|selnose [40]) ) + ( \u_dsa_system|u_controller|y_acc [4] ) + ( \u_dsa_system|u_controller|Add2~54  ))
// \u_dsa_system|u_controller|Add2~50  = CARRY(( (!\Equal0~2_combout  & !\Div0|auto_generated|divider|divider|selnose [40]) ) + ( \u_dsa_system|u_controller|y_acc [4] ) + ( \u_dsa_system|u_controller|Add2~54  ))

	.dataa(!\Equal0~2_combout ),
	.datab(gnd),
	.datac(!\Div0|auto_generated|divider|divider|selnose [40]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_dsa_system|u_controller|y_acc [4]),
	.datag(gnd),
	.cin(\u_dsa_system|u_controller|Add2~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_dsa_system|u_controller|Add2~49_sumout ),
	.cout(\u_dsa_system|u_controller|Add2~50 ),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_controller|Add2~49 .extended_lut = "off";
defparam \u_dsa_system|u_controller|Add2~49 .lut_mask = 64'h0000FF000000A0A0;
defparam \u_dsa_system|u_controller|Add2~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y6_N13
dffeas \u_dsa_system|u_controller|y_acc[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u_dsa_system|u_controller|Add2~49_sumout ),
	.asdata(vcc),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\u_dsa_system|u_controller|state.UPDATE_ACC~q ),
	.sload(gnd),
	.ena(\u_dsa_system|u_controller|Selector18~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_dsa_system|u_controller|y_acc [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u_dsa_system|u_controller|y_acc[4] .is_wysiwyg = "true";
defparam \u_dsa_system|u_controller|y_acc[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y6_N15
cyclonev_lcell_comb \u_dsa_system|u_controller|Add2~45 (
// Equation(s):
// \u_dsa_system|u_controller|Add2~45_sumout  = SUM(( (!\Equal0~2_combout  & !\Div0|auto_generated|divider|divider|selnose [30]) ) + ( \u_dsa_system|u_controller|y_acc [5] ) + ( \u_dsa_system|u_controller|Add2~50  ))
// \u_dsa_system|u_controller|Add2~46  = CARRY(( (!\Equal0~2_combout  & !\Div0|auto_generated|divider|divider|selnose [30]) ) + ( \u_dsa_system|u_controller|y_acc [5] ) + ( \u_dsa_system|u_controller|Add2~50  ))

	.dataa(!\Equal0~2_combout ),
	.datab(gnd),
	.datac(!\u_dsa_system|u_controller|y_acc [5]),
	.datad(!\Div0|auto_generated|divider|divider|selnose [30]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_dsa_system|u_controller|Add2~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_dsa_system|u_controller|Add2~45_sumout ),
	.cout(\u_dsa_system|u_controller|Add2~46 ),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_controller|Add2~45 .extended_lut = "off";
defparam \u_dsa_system|u_controller|Add2~45 .lut_mask = 64'h0000F0F00000AA00;
defparam \u_dsa_system|u_controller|Add2~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y6_N17
dffeas \u_dsa_system|u_controller|y_acc[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u_dsa_system|u_controller|Add2~45_sumout ),
	.asdata(vcc),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\u_dsa_system|u_controller|state.UPDATE_ACC~q ),
	.sload(gnd),
	.ena(\u_dsa_system|u_controller|Selector18~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_dsa_system|u_controller|y_acc [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u_dsa_system|u_controller|y_acc[5] .is_wysiwyg = "true";
defparam \u_dsa_system|u_controller|y_acc[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y6_N18
cyclonev_lcell_comb \u_dsa_system|u_controller|Add2~41 (
// Equation(s):
// \u_dsa_system|u_controller|Add2~41_sumout  = SUM(( (!\Equal0~2_combout  & !\Div0|auto_generated|divider|divider|selnose [20]) ) + ( \u_dsa_system|u_controller|y_acc [6] ) + ( \u_dsa_system|u_controller|Add2~46  ))
// \u_dsa_system|u_controller|Add2~42  = CARRY(( (!\Equal0~2_combout  & !\Div0|auto_generated|divider|divider|selnose [20]) ) + ( \u_dsa_system|u_controller|y_acc [6] ) + ( \u_dsa_system|u_controller|Add2~46  ))

	.dataa(!\Equal0~2_combout ),
	.datab(gnd),
	.datac(!\Div0|auto_generated|divider|divider|selnose [20]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_dsa_system|u_controller|y_acc [6]),
	.datag(gnd),
	.cin(\u_dsa_system|u_controller|Add2~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_dsa_system|u_controller|Add2~41_sumout ),
	.cout(\u_dsa_system|u_controller|Add2~42 ),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_controller|Add2~41 .extended_lut = "off";
defparam \u_dsa_system|u_controller|Add2~41 .lut_mask = 64'h0000FF000000A0A0;
defparam \u_dsa_system|u_controller|Add2~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y6_N19
dffeas \u_dsa_system|u_controller|y_acc[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u_dsa_system|u_controller|Add2~41_sumout ),
	.asdata(vcc),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\u_dsa_system|u_controller|state.UPDATE_ACC~q ),
	.sload(gnd),
	.ena(\u_dsa_system|u_controller|Selector18~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_dsa_system|u_controller|y_acc [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u_dsa_system|u_controller|y_acc[6] .is_wysiwyg = "true";
defparam \u_dsa_system|u_controller|y_acc[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y6_N21
cyclonev_lcell_comb \u_dsa_system|u_controller|Add2~37 (
// Equation(s):
// \u_dsa_system|u_controller|Add2~37_sumout  = SUM(( \u_dsa_system|u_controller|y_acc [7] ) + ( (!\Equal0~2_combout  & !\Div0|auto_generated|divider|divider|selnose [10]) ) + ( \u_dsa_system|u_controller|Add2~42  ))
// \u_dsa_system|u_controller|Add2~38  = CARRY(( \u_dsa_system|u_controller|y_acc [7] ) + ( (!\Equal0~2_combout  & !\Div0|auto_generated|divider|divider|selnose [10]) ) + ( \u_dsa_system|u_controller|Add2~42  ))

	.dataa(!\Equal0~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u_dsa_system|u_controller|y_acc [7]),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|selnose [10]),
	.datag(gnd),
	.cin(\u_dsa_system|u_controller|Add2~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_dsa_system|u_controller|Add2~37_sumout ),
	.cout(\u_dsa_system|u_controller|Add2~38 ),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_controller|Add2~37 .extended_lut = "off";
defparam \u_dsa_system|u_controller|Add2~37 .lut_mask = 64'h000055FF000000FF;
defparam \u_dsa_system|u_controller|Add2~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y6_N23
dffeas \u_dsa_system|u_controller|y_acc[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u_dsa_system|u_controller|Add2~37_sumout ),
	.asdata(vcc),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\u_dsa_system|u_controller|state.UPDATE_ACC~q ),
	.sload(gnd),
	.ena(\u_dsa_system|u_controller|Selector18~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_dsa_system|u_controller|y_acc [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u_dsa_system|u_controller|y_acc[7] .is_wysiwyg = "true";
defparam \u_dsa_system|u_controller|y_acc[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y6_N24
cyclonev_lcell_comb \u_dsa_system|u_controller|Add2~21 (
// Equation(s):
// \u_dsa_system|u_controller|Add2~21_sumout  = SUM(( (\Equal0~2_combout ) # (\Equal0~1_combout ) ) + ( \u_dsa_system|u_controller|y_acc [8] ) + ( \u_dsa_system|u_controller|Add2~38  ))
// \u_dsa_system|u_controller|Add2~22  = CARRY(( (\Equal0~2_combout ) # (\Equal0~1_combout ) ) + ( \u_dsa_system|u_controller|y_acc [8] ) + ( \u_dsa_system|u_controller|Add2~38  ))

	.dataa(!\Equal0~1_combout ),
	.datab(gnd),
	.datac(!\Equal0~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_dsa_system|u_controller|y_acc [8]),
	.datag(gnd),
	.cin(\u_dsa_system|u_controller|Add2~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_dsa_system|u_controller|Add2~21_sumout ),
	.cout(\u_dsa_system|u_controller|Add2~22 ),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_controller|Add2~21 .extended_lut = "off";
defparam \u_dsa_system|u_controller|Add2~21 .lut_mask = 64'h0000FF0000005F5F;
defparam \u_dsa_system|u_controller|Add2~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y6_N26
dffeas \u_dsa_system|u_controller|y_acc[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u_dsa_system|u_controller|Add2~21_sumout ),
	.asdata(vcc),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\u_dsa_system|u_controller|state.UPDATE_ACC~q ),
	.sload(gnd),
	.ena(\u_dsa_system|u_controller|Selector18~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_dsa_system|u_controller|y_acc [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u_dsa_system|u_controller|y_acc[8] .is_wysiwyg = "true";
defparam \u_dsa_system|u_controller|y_acc[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y6_N27
cyclonev_lcell_comb \u_dsa_system|u_controller|Add2~17 (
// Equation(s):
// \u_dsa_system|u_controller|Add2~17_sumout  = SUM(( \u_dsa_system|u_controller|y_acc [9] ) + ( GND ) + ( \u_dsa_system|u_controller|Add2~22  ))
// \u_dsa_system|u_controller|Add2~18  = CARRY(( \u_dsa_system|u_controller|y_acc [9] ) + ( GND ) + ( \u_dsa_system|u_controller|Add2~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u_dsa_system|u_controller|y_acc [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_dsa_system|u_controller|Add2~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_dsa_system|u_controller|Add2~17_sumout ),
	.cout(\u_dsa_system|u_controller|Add2~18 ),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_controller|Add2~17 .extended_lut = "off";
defparam \u_dsa_system|u_controller|Add2~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \u_dsa_system|u_controller|Add2~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y6_N29
dffeas \u_dsa_system|u_controller|y_acc[9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u_dsa_system|u_controller|Add2~17_sumout ),
	.asdata(vcc),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\u_dsa_system|u_controller|state.UPDATE_ACC~q ),
	.sload(gnd),
	.ena(\u_dsa_system|u_controller|Selector18~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_dsa_system|u_controller|y_acc [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u_dsa_system|u_controller|y_acc[9] .is_wysiwyg = "true";
defparam \u_dsa_system|u_controller|y_acc[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y6_N30
cyclonev_lcell_comb \u_dsa_system|u_controller|Add2~13 (
// Equation(s):
// \u_dsa_system|u_controller|Add2~13_sumout  = SUM(( \u_dsa_system|u_controller|y_acc [10] ) + ( GND ) + ( \u_dsa_system|u_controller|Add2~18  ))
// \u_dsa_system|u_controller|Add2~14  = CARRY(( \u_dsa_system|u_controller|y_acc [10] ) + ( GND ) + ( \u_dsa_system|u_controller|Add2~18  ))

	.dataa(gnd),
	.datab(!\u_dsa_system|u_controller|y_acc [10]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_dsa_system|u_controller|Add2~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_dsa_system|u_controller|Add2~13_sumout ),
	.cout(\u_dsa_system|u_controller|Add2~14 ),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_controller|Add2~13 .extended_lut = "off";
defparam \u_dsa_system|u_controller|Add2~13 .lut_mask = 64'h0000FFFF00003333;
defparam \u_dsa_system|u_controller|Add2~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y6_N32
dffeas \u_dsa_system|u_controller|y_acc[10] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u_dsa_system|u_controller|Add2~13_sumout ),
	.asdata(vcc),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\u_dsa_system|u_controller|state.UPDATE_ACC~q ),
	.sload(gnd),
	.ena(\u_dsa_system|u_controller|Selector18~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_dsa_system|u_controller|y_acc [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u_dsa_system|u_controller|y_acc[10] .is_wysiwyg = "true";
defparam \u_dsa_system|u_controller|y_acc[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y6_N33
cyclonev_lcell_comb \u_dsa_system|u_controller|Add2~9 (
// Equation(s):
// \u_dsa_system|u_controller|Add2~9_sumout  = SUM(( \u_dsa_system|u_controller|y_acc [11] ) + ( GND ) + ( \u_dsa_system|u_controller|Add2~14  ))
// \u_dsa_system|u_controller|Add2~10  = CARRY(( \u_dsa_system|u_controller|y_acc [11] ) + ( GND ) + ( \u_dsa_system|u_controller|Add2~14  ))

	.dataa(!\u_dsa_system|u_controller|y_acc [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_dsa_system|u_controller|Add2~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_dsa_system|u_controller|Add2~9_sumout ),
	.cout(\u_dsa_system|u_controller|Add2~10 ),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_controller|Add2~9 .extended_lut = "off";
defparam \u_dsa_system|u_controller|Add2~9 .lut_mask = 64'h0000FFFF00005555;
defparam \u_dsa_system|u_controller|Add2~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y6_N35
dffeas \u_dsa_system|u_controller|y_acc[11] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u_dsa_system|u_controller|Add2~9_sumout ),
	.asdata(vcc),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\u_dsa_system|u_controller|state.UPDATE_ACC~q ),
	.sload(gnd),
	.ena(\u_dsa_system|u_controller|Selector18~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_dsa_system|u_controller|y_acc [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u_dsa_system|u_controller|y_acc[11] .is_wysiwyg = "true";
defparam \u_dsa_system|u_controller|y_acc[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y6_N36
cyclonev_lcell_comb \u_dsa_system|u_controller|Add2~5 (
// Equation(s):
// \u_dsa_system|u_controller|Add2~5_sumout  = SUM(( \u_dsa_system|u_controller|y_acc [12] ) + ( GND ) + ( \u_dsa_system|u_controller|Add2~10  ))
// \u_dsa_system|u_controller|Add2~6  = CARRY(( \u_dsa_system|u_controller|y_acc [12] ) + ( GND ) + ( \u_dsa_system|u_controller|Add2~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_dsa_system|u_controller|y_acc [12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_dsa_system|u_controller|Add2~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_dsa_system|u_controller|Add2~5_sumout ),
	.cout(\u_dsa_system|u_controller|Add2~6 ),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_controller|Add2~5 .extended_lut = "off";
defparam \u_dsa_system|u_controller|Add2~5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u_dsa_system|u_controller|Add2~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y6_N38
dffeas \u_dsa_system|u_controller|y_acc[12] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u_dsa_system|u_controller|Add2~5_sumout ),
	.asdata(vcc),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\u_dsa_system|u_controller|state.UPDATE_ACC~q ),
	.sload(gnd),
	.ena(\u_dsa_system|u_controller|Selector18~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_dsa_system|u_controller|y_acc [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u_dsa_system|u_controller|y_acc[12] .is_wysiwyg = "true";
defparam \u_dsa_system|u_controller|y_acc[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y6_N39
cyclonev_lcell_comb \u_dsa_system|u_controller|Add2~33 (
// Equation(s):
// \u_dsa_system|u_controller|Add2~33_sumout  = SUM(( \u_dsa_system|u_controller|y_acc [13] ) + ( GND ) + ( \u_dsa_system|u_controller|Add2~6  ))
// \u_dsa_system|u_controller|Add2~34  = CARRY(( \u_dsa_system|u_controller|y_acc [13] ) + ( GND ) + ( \u_dsa_system|u_controller|Add2~6  ))

	.dataa(!\u_dsa_system|u_controller|y_acc [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_dsa_system|u_controller|Add2~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_dsa_system|u_controller|Add2~33_sumout ),
	.cout(\u_dsa_system|u_controller|Add2~34 ),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_controller|Add2~33 .extended_lut = "off";
defparam \u_dsa_system|u_controller|Add2~33 .lut_mask = 64'h0000FFFF00005555;
defparam \u_dsa_system|u_controller|Add2~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y6_N53
dffeas \u_dsa_system|u_controller|y_acc[13] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_dsa_system|u_controller|Add2~33_sumout ),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\u_dsa_system|u_controller|state.UPDATE_ACC~q ),
	.sload(vcc),
	.ena(\u_dsa_system|u_controller|Selector18~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_dsa_system|u_controller|y_acc [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u_dsa_system|u_controller|y_acc[13] .is_wysiwyg = "true";
defparam \u_dsa_system|u_controller|y_acc[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y6_N42
cyclonev_lcell_comb \u_dsa_system|u_controller|Add2~29 (
// Equation(s):
// \u_dsa_system|u_controller|Add2~29_sumout  = SUM(( \u_dsa_system|u_controller|y_acc [14] ) + ( GND ) + ( \u_dsa_system|u_controller|Add2~34  ))
// \u_dsa_system|u_controller|Add2~30  = CARRY(( \u_dsa_system|u_controller|y_acc [14] ) + ( GND ) + ( \u_dsa_system|u_controller|Add2~34  ))

	.dataa(gnd),
	.datab(!\u_dsa_system|u_controller|y_acc [14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_dsa_system|u_controller|Add2~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_dsa_system|u_controller|Add2~29_sumout ),
	.cout(\u_dsa_system|u_controller|Add2~30 ),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_controller|Add2~29 .extended_lut = "off";
defparam \u_dsa_system|u_controller|Add2~29 .lut_mask = 64'h0000FFFF00003333;
defparam \u_dsa_system|u_controller|Add2~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y6_N44
dffeas \u_dsa_system|u_controller|y_acc[14] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u_dsa_system|u_controller|Add2~29_sumout ),
	.asdata(vcc),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\u_dsa_system|u_controller|state.UPDATE_ACC~q ),
	.sload(gnd),
	.ena(\u_dsa_system|u_controller|Selector18~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_dsa_system|u_controller|y_acc [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u_dsa_system|u_controller|y_acc[14] .is_wysiwyg = "true";
defparam \u_dsa_system|u_controller|y_acc[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y6_N45
cyclonev_lcell_comb \u_dsa_system|u_controller|Add2~25 (
// Equation(s):
// \u_dsa_system|u_controller|Add2~25_sumout  = SUM(( \u_dsa_system|u_controller|y_acc [15] ) + ( GND ) + ( \u_dsa_system|u_controller|Add2~30  ))
// \u_dsa_system|u_controller|Add2~26  = CARRY(( \u_dsa_system|u_controller|y_acc [15] ) + ( GND ) + ( \u_dsa_system|u_controller|Add2~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_dsa_system|u_controller|y_acc [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_dsa_system|u_controller|Add2~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_dsa_system|u_controller|Add2~25_sumout ),
	.cout(\u_dsa_system|u_controller|Add2~26 ),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_controller|Add2~25 .extended_lut = "off";
defparam \u_dsa_system|u_controller|Add2~25 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u_dsa_system|u_controller|Add2~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y6_N47
dffeas \u_dsa_system|u_controller|y_acc[15] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u_dsa_system|u_controller|Add2~25_sumout ),
	.asdata(vcc),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\u_dsa_system|u_controller|state.UPDATE_ACC~q ),
	.sload(gnd),
	.ena(\u_dsa_system|u_controller|Selector18~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_dsa_system|u_controller|y_acc [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u_dsa_system|u_controller|y_acc[15] .is_wysiwyg = "true";
defparam \u_dsa_system|u_controller|y_acc[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y6_N48
cyclonev_lcell_comb \u_dsa_system|u_controller|Add2~1 (
// Equation(s):
// \u_dsa_system|u_controller|Add2~1_sumout  = SUM(( \u_dsa_system|u_controller|y_acc [16] ) + ( GND ) + ( \u_dsa_system|u_controller|Add2~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_dsa_system|u_controller|y_acc [16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_dsa_system|u_controller|Add2~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_dsa_system|u_controller|Add2~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_controller|Add2~1 .extended_lut = "off";
defparam \u_dsa_system|u_controller|Add2~1 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u_dsa_system|u_controller|Add2~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y6_N22
dffeas \u_instruction_handler|img_height[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_vjtag_interface|data_out[18]~_Duplicate_1_q ),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_instruction_handler|config_received~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_instruction_handler|img_height [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u_instruction_handler|img_height[7] .is_wysiwyg = "true";
defparam \u_instruction_handler|img_height[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y6_N25
dffeas \u_instruction_handler|img_height[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_vjtag_interface|data_out[17]~_Duplicate_1_q ),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_instruction_handler|config_received~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_instruction_handler|img_height [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u_instruction_handler|img_height[6] .is_wysiwyg = "true";
defparam \u_instruction_handler|img_height[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y6_N43
dffeas \u_instruction_handler|img_height[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_vjtag_interface|data_out[16]~_Duplicate_1_q ),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_instruction_handler|config_received~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_instruction_handler|img_height [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u_instruction_handler|img_height[5] .is_wysiwyg = "true";
defparam \u_instruction_handler|img_height[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y6_N42
cyclonev_lcell_comb \u_dsa_system|u_controller|LessThan1~2 (
// Equation(s):
// \u_dsa_system|u_controller|LessThan1~2_combout  = ( \u_instruction_handler|img_height [5] & ( \u_dsa_system|u_controller|Add2~29_sumout  & ( (!\u_dsa_system|u_controller|Add2~25_sumout  & (((!\u_dsa_system|u_controller|Add2~33_sumout  & 
// \u_instruction_handler|img_height [6])) # (\u_instruction_handler|img_height [7]))) # (\u_dsa_system|u_controller|Add2~25_sumout  & (\u_instruction_handler|img_height [7] & (!\u_dsa_system|u_controller|Add2~33_sumout  & \u_instruction_handler|img_height 
// [6]))) ) ) ) # ( !\u_instruction_handler|img_height [5] & ( \u_dsa_system|u_controller|Add2~29_sumout  & ( (!\u_dsa_system|u_controller|Add2~25_sumout  & \u_instruction_handler|img_height [7]) ) ) ) # ( \u_instruction_handler|img_height [5] & ( 
// !\u_dsa_system|u_controller|Add2~29_sumout  & ( (!\u_dsa_system|u_controller|Add2~25_sumout  & (((!\u_dsa_system|u_controller|Add2~33_sumout ) # (\u_instruction_handler|img_height [6])) # (\u_instruction_handler|img_height [7]))) # 
// (\u_dsa_system|u_controller|Add2~25_sumout  & (\u_instruction_handler|img_height [7] & ((!\u_dsa_system|u_controller|Add2~33_sumout ) # (\u_instruction_handler|img_height [6])))) ) ) ) # ( !\u_instruction_handler|img_height [5] & ( 
// !\u_dsa_system|u_controller|Add2~29_sumout  & ( (!\u_dsa_system|u_controller|Add2~25_sumout  & ((\u_instruction_handler|img_height [6]) # (\u_instruction_handler|img_height [7]))) # (\u_dsa_system|u_controller|Add2~25_sumout  & 
// (\u_instruction_handler|img_height [7] & \u_instruction_handler|img_height [6])) ) ) )

	.dataa(!\u_dsa_system|u_controller|Add2~25_sumout ),
	.datab(!\u_instruction_handler|img_height [7]),
	.datac(!\u_dsa_system|u_controller|Add2~33_sumout ),
	.datad(!\u_instruction_handler|img_height [6]),
	.datae(!\u_instruction_handler|img_height [5]),
	.dataf(!\u_dsa_system|u_controller|Add2~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_dsa_system|u_controller|LessThan1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_controller|LessThan1~2 .extended_lut = "off";
defparam \u_dsa_system|u_controller|LessThan1~2 .lut_mask = 64'h22BBB2BB222222B2;
defparam \u_dsa_system|u_controller|LessThan1~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y6_N50
dffeas \u_instruction_handler|img_height[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_vjtag_interface|data_out[14]~_Duplicate_1_q ),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_instruction_handler|config_received~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_instruction_handler|img_height [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u_instruction_handler|img_height[3] .is_wysiwyg = "true";
defparam \u_instruction_handler|img_height[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y6_N13
dffeas \u_instruction_handler|img_height[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_vjtag_interface|data_out[11]~_Duplicate_1_q ),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_instruction_handler|config_received~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_instruction_handler|img_height [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_instruction_handler|img_height[0] .is_wysiwyg = "true";
defparam \u_instruction_handler|img_height[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y6_N54
cyclonev_lcell_comb \u_instruction_handler|img_height[1]~feeder (
// Equation(s):
// \u_instruction_handler|img_height[1]~feeder_combout  = ( \u_vjtag_interface|data_out[12]~_Duplicate_1_q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_vjtag_interface|data_out[12]~_Duplicate_1_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_instruction_handler|img_height[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_instruction_handler|img_height[1]~feeder .extended_lut = "off";
defparam \u_instruction_handler|img_height[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u_instruction_handler|img_height[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y6_N56
dffeas \u_instruction_handler|img_height[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u_instruction_handler|img_height[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_instruction_handler|config_received~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_instruction_handler|img_height [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_instruction_handler|img_height[1] .is_wysiwyg = "true";
defparam \u_instruction_handler|img_height[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y6_N58
dffeas \u_instruction_handler|img_height[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_vjtag_interface|data_out[13]~_Duplicate_1_q ),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_instruction_handler|config_received~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_instruction_handler|img_height [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_instruction_handler|img_height[2] .is_wysiwyg = "true";
defparam \u_instruction_handler|img_height[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y6_N51
cyclonev_lcell_comb \u_dsa_system|u_controller|LessThan1~4 (
// Equation(s):
// \u_dsa_system|u_controller|LessThan1~4_combout  = ( \u_instruction_handler|img_height [1] & ( \u_instruction_handler|img_height [2] & ( (!\u_dsa_system|u_controller|Add2~13_sumout ) # ((!\u_dsa_system|u_controller|Add2~17_sumout ) # 
// ((\u_instruction_handler|img_height [0] & !\u_dsa_system|u_controller|Add2~21_sumout ))) ) ) ) # ( !\u_instruction_handler|img_height [1] & ( \u_instruction_handler|img_height [2] & ( (!\u_dsa_system|u_controller|Add2~13_sumout ) # 
// ((\u_instruction_handler|img_height [0] & (!\u_dsa_system|u_controller|Add2~21_sumout  & !\u_dsa_system|u_controller|Add2~17_sumout ))) ) ) ) # ( \u_instruction_handler|img_height [1] & ( !\u_instruction_handler|img_height [2] & ( 
// (!\u_dsa_system|u_controller|Add2~13_sumout  & ((!\u_dsa_system|u_controller|Add2~17_sumout ) # ((\u_instruction_handler|img_height [0] & !\u_dsa_system|u_controller|Add2~21_sumout )))) ) ) ) # ( !\u_instruction_handler|img_height [1] & ( 
// !\u_instruction_handler|img_height [2] & ( (!\u_dsa_system|u_controller|Add2~13_sumout  & (\u_instruction_handler|img_height [0] & (!\u_dsa_system|u_controller|Add2~21_sumout  & !\u_dsa_system|u_controller|Add2~17_sumout ))) ) ) )

	.dataa(!\u_dsa_system|u_controller|Add2~13_sumout ),
	.datab(!\u_instruction_handler|img_height [0]),
	.datac(!\u_dsa_system|u_controller|Add2~21_sumout ),
	.datad(!\u_dsa_system|u_controller|Add2~17_sumout ),
	.datae(!\u_instruction_handler|img_height [1]),
	.dataf(!\u_instruction_handler|img_height [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_dsa_system|u_controller|LessThan1~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_controller|LessThan1~4 .extended_lut = "off";
defparam \u_dsa_system|u_controller|LessThan1~4 .lut_mask = 64'h2000AA20BAAAFFBA;
defparam \u_dsa_system|u_controller|LessThan1~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y6_N20
dffeas \u_instruction_handler|img_height[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_vjtag_interface|data_out[15]~_Duplicate_1_q ),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_instruction_handler|config_received~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_instruction_handler|img_height [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u_instruction_handler|img_height[4] .is_wysiwyg = "true";
defparam \u_instruction_handler|img_height[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y6_N18
cyclonev_lcell_comb \u_dsa_system|u_controller|LessThan1~0 (
// Equation(s):
// \u_dsa_system|u_controller|LessThan1~0_combout  = ( \u_instruction_handler|img_height [4] & ( \u_dsa_system|u_controller|Add2~5_sumout  & ( (!\u_instruction_handler|img_height [3] & (!\u_dsa_system|u_controller|Add2~9_sumout  & 
// \u_dsa_system|u_controller|LessThan1~4_combout )) # (\u_instruction_handler|img_height [3] & ((!\u_dsa_system|u_controller|Add2~9_sumout ) # (\u_dsa_system|u_controller|LessThan1~4_combout ))) ) ) ) # ( \u_instruction_handler|img_height [4] & ( 
// !\u_dsa_system|u_controller|Add2~5_sumout  ) ) # ( !\u_instruction_handler|img_height [4] & ( !\u_dsa_system|u_controller|Add2~5_sumout  & ( (!\u_instruction_handler|img_height [3] & (!\u_dsa_system|u_controller|Add2~9_sumout  & 
// \u_dsa_system|u_controller|LessThan1~4_combout )) # (\u_instruction_handler|img_height [3] & ((!\u_dsa_system|u_controller|Add2~9_sumout ) # (\u_dsa_system|u_controller|LessThan1~4_combout ))) ) ) )

	.dataa(!\u_instruction_handler|img_height [3]),
	.datab(!\u_dsa_system|u_controller|Add2~9_sumout ),
	.datac(!\u_dsa_system|u_controller|LessThan1~4_combout ),
	.datad(gnd),
	.datae(!\u_instruction_handler|img_height [4]),
	.dataf(!\u_dsa_system|u_controller|Add2~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_dsa_system|u_controller|LessThan1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_controller|LessThan1~0 .extended_lut = "off";
defparam \u_dsa_system|u_controller|LessThan1~0 .lut_mask = 64'h4D4DFFFF00004D4D;
defparam \u_dsa_system|u_controller|LessThan1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y6_N2
dffeas \u_instruction_handler|img_height[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_vjtag_interface|data_out[19]~_Duplicate_1_q ),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_instruction_handler|config_received~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_instruction_handler|img_height [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u_instruction_handler|img_height[8] .is_wysiwyg = "true";
defparam \u_instruction_handler|img_height[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y6_N24
cyclonev_lcell_comb \u_dsa_system|u_controller|LessThan1~1 (
// Equation(s):
// \u_dsa_system|u_controller|LessThan1~1_combout  = ( \u_instruction_handler|img_height [6] & ( \u_dsa_system|u_controller|Add2~29_sumout  & ( (!\u_dsa_system|u_controller|Add2~25_sumout  & (!\u_instruction_handler|img_height [7] & 
// (!\u_dsa_system|u_controller|Add2~33_sumout  $ (\u_instruction_handler|img_height [5])))) # (\u_dsa_system|u_controller|Add2~25_sumout  & (\u_instruction_handler|img_height [7] & (!\u_dsa_system|u_controller|Add2~33_sumout  $ 
// (\u_instruction_handler|img_height [5])))) ) ) ) # ( !\u_instruction_handler|img_height [6] & ( !\u_dsa_system|u_controller|Add2~29_sumout  & ( (!\u_dsa_system|u_controller|Add2~25_sumout  & (!\u_instruction_handler|img_height [7] & 
// (!\u_dsa_system|u_controller|Add2~33_sumout  $ (\u_instruction_handler|img_height [5])))) # (\u_dsa_system|u_controller|Add2~25_sumout  & (\u_instruction_handler|img_height [7] & (!\u_dsa_system|u_controller|Add2~33_sumout  $ 
// (\u_instruction_handler|img_height [5])))) ) ) )

	.dataa(!\u_dsa_system|u_controller|Add2~25_sumout ),
	.datab(!\u_instruction_handler|img_height [7]),
	.datac(!\u_dsa_system|u_controller|Add2~33_sumout ),
	.datad(!\u_instruction_handler|img_height [5]),
	.datae(!\u_instruction_handler|img_height [6]),
	.dataf(!\u_dsa_system|u_controller|Add2~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_dsa_system|u_controller|LessThan1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_controller|LessThan1~1 .extended_lut = "off";
defparam \u_dsa_system|u_controller|LessThan1~1 .lut_mask = 64'h9009000000009009;
defparam \u_dsa_system|u_controller|LessThan1~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y6_N0
cyclonev_lcell_comb \u_dsa_system|u_controller|LessThan1~3 (
// Equation(s):
// \u_dsa_system|u_controller|LessThan1~3_combout  = ( \u_instruction_handler|img_height [8] & ( \u_dsa_system|u_controller|LessThan1~1_combout  & ( (\u_dsa_system|u_controller|Add2~1_sumout  & (!\u_dsa_system|u_controller|LessThan1~2_combout  & 
// !\u_dsa_system|u_controller|LessThan1~0_combout )) ) ) ) # ( !\u_instruction_handler|img_height [8] & ( \u_dsa_system|u_controller|LessThan1~1_combout  & ( ((!\u_dsa_system|u_controller|LessThan1~2_combout  & 
// !\u_dsa_system|u_controller|LessThan1~0_combout )) # (\u_dsa_system|u_controller|Add2~1_sumout ) ) ) ) # ( \u_instruction_handler|img_height [8] & ( !\u_dsa_system|u_controller|LessThan1~1_combout  & ( (\u_dsa_system|u_controller|Add2~1_sumout  & 
// !\u_dsa_system|u_controller|LessThan1~2_combout ) ) ) ) # ( !\u_instruction_handler|img_height [8] & ( !\u_dsa_system|u_controller|LessThan1~1_combout  & ( (!\u_dsa_system|u_controller|LessThan1~2_combout ) # (\u_dsa_system|u_controller|Add2~1_sumout ) ) 
// ) )

	.dataa(!\u_dsa_system|u_controller|Add2~1_sumout ),
	.datab(!\u_dsa_system|u_controller|LessThan1~2_combout ),
	.datac(!\u_dsa_system|u_controller|LessThan1~0_combout ),
	.datad(gnd),
	.datae(!\u_instruction_handler|img_height [8]),
	.dataf(!\u_dsa_system|u_controller|LessThan1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_dsa_system|u_controller|LessThan1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_controller|LessThan1~3 .extended_lut = "off";
defparam \u_dsa_system|u_controller|LessThan1~3 .lut_mask = 64'hDDDD4444D5D54040;
defparam \u_dsa_system|u_controller|LessThan1~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y6_N42
cyclonev_lcell_comb \u_dsa_system|u_controller|Selector46~0 (
// Equation(s):
// \u_dsa_system|u_controller|Selector46~0_combout  = ( \u_dsa_system|u_controller|state.DONE~q  & ( \u_dsa_system|u_controller|LessThan0~0_combout  & ( (!\u_dsa_system|u_controller|state.UPDATE_ACC~q  & \u_dsa_system|u_controller|Selector36~2_combout ) ) ) 
// ) # ( \u_dsa_system|u_controller|state.DONE~q  & ( !\u_dsa_system|u_controller|LessThan0~0_combout  & ( (!\u_dsa_system|u_controller|state.UPDATE_ACC~q  & (((\u_dsa_system|u_controller|Selector36~2_combout )))) # 
// (\u_dsa_system|u_controller|state.UPDATE_ACC~q  & (\u_dsa_system|u_controller|LessThan1~3_combout  & ((!\u_dsa_system|u_controller|LessThan0~15_combout )))) ) ) ) # ( !\u_dsa_system|u_controller|state.DONE~q  & ( 
// !\u_dsa_system|u_controller|LessThan0~0_combout  & ( (\u_dsa_system|u_controller|LessThan1~3_combout  & (\u_dsa_system|u_controller|state.UPDATE_ACC~q  & !\u_dsa_system|u_controller|LessThan0~15_combout )) ) ) )

	.dataa(!\u_dsa_system|u_controller|LessThan1~3_combout ),
	.datab(!\u_dsa_system|u_controller|state.UPDATE_ACC~q ),
	.datac(!\u_dsa_system|u_controller|Selector36~2_combout ),
	.datad(!\u_dsa_system|u_controller|LessThan0~15_combout ),
	.datae(!\u_dsa_system|u_controller|state.DONE~q ),
	.dataf(!\u_dsa_system|u_controller|LessThan0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_dsa_system|u_controller|Selector46~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_controller|Selector46~0 .extended_lut = "off";
defparam \u_dsa_system|u_controller|Selector46~0 .lut_mask = 64'h11001D0C00000C0C;
defparam \u_dsa_system|u_controller|Selector46~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y6_N44
dffeas \u_dsa_system|u_controller|state.DONE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u_dsa_system|u_controller|Selector46~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_dsa_system|u_controller|state.DONE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_dsa_system|u_controller|state.DONE .is_wysiwyg = "true";
defparam \u_dsa_system|u_controller|state.DONE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y6_N24
cyclonev_lcell_comb \u_dsa_system|u_controller|o_busy~0 (
// Equation(s):
// \u_dsa_system|u_controller|o_busy~0_combout  = ( \u_dsa_system|u_controller|state.IDLE~q  & ( \u_dsa_system|u_controller|state.DONE~q  ) ) # ( !\u_dsa_system|u_controller|state.IDLE~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_dsa_system|u_controller|state.DONE~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_dsa_system|u_controller|state.IDLE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_dsa_system|u_controller|o_busy~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_controller|o_busy~0 .extended_lut = "off";
defparam \u_dsa_system|u_controller|o_busy~0 .lut_mask = 64'hFFFFFFFF0F0F0F0F;
defparam \u_dsa_system|u_controller|o_busy~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y6_N54
cyclonev_lcell_comb \u_dsa_system|u_controller|x_int[8]~0 (
// Equation(s):
// \u_dsa_system|u_controller|x_int[8]~0_combout  = (\KEY[2]~input_o  & \u_dsa_system|u_controller|state.CALC_ADDR~q )

	.dataa(!\KEY[2]~input_o ),
	.datab(gnd),
	.datac(!\u_dsa_system|u_controller|state.CALC_ADDR~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_dsa_system|u_controller|x_int[8]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_controller|x_int[8]~0 .extended_lut = "off";
defparam \u_dsa_system|u_controller|x_int[8]~0 .lut_mask = 64'h0505050505050505;
defparam \u_dsa_system|u_controller|x_int[8]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y4_N59
dffeas \u_dsa_system|u_controller|y_int[0]~_Duplicate_1 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_dsa_system|u_controller|y_acc [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_dsa_system|u_controller|x_int[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_dsa_system|u_controller|y_int[0]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_dsa_system|u_controller|y_int[0]~_Duplicate_1 .is_wysiwyg = "true";
defparam \u_dsa_system|u_controller|y_int[0]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y4_N32
dffeas \u_dsa_system|u_controller|y_int[1]~_Duplicate_2 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_dsa_system|u_controller|y_acc [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_dsa_system|u_controller|x_int[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_dsa_system|u_controller|y_int[1]~_Duplicate_2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_dsa_system|u_controller|y_int[1]~_Duplicate_2 .is_wysiwyg = "true";
defparam \u_dsa_system|u_controller|y_int[1]~_Duplicate_2 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y4_N30
cyclonev_lcell_comb \u_dsa_system|u_controller|Add4~1 (
// Equation(s):
// \u_dsa_system|u_controller|Add4~1_sumout  = SUM(( \u_dsa_system|u_controller|y_int[1]~_Duplicate_2_q  ) + ( \u_dsa_system|u_controller|y_int[0]~_Duplicate_1_q  ) + ( !VCC ))
// \u_dsa_system|u_controller|Add4~2  = CARRY(( \u_dsa_system|u_controller|y_int[1]~_Duplicate_2_q  ) + ( \u_dsa_system|u_controller|y_int[0]~_Duplicate_1_q  ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\u_dsa_system|u_controller|y_int[0]~_Duplicate_1_q ),
	.datac(gnd),
	.datad(!\u_dsa_system|u_controller|y_int[1]~_Duplicate_2_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\u_dsa_system|u_controller|Add4~1_sumout ),
	.cout(\u_dsa_system|u_controller|Add4~2 ),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_controller|Add4~1 .extended_lut = "off";
defparam \u_dsa_system|u_controller|Add4~1 .lut_mask = 64'h0000CCCC000000FF;
defparam \u_dsa_system|u_controller|Add4~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y4_N35
dffeas \u_dsa_system|u_controller|y_int[2]~_Duplicate_2 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_dsa_system|u_controller|y_acc [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_dsa_system|u_controller|x_int[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_dsa_system|u_controller|y_int[2]~_Duplicate_2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_dsa_system|u_controller|y_int[2]~_Duplicate_2 .is_wysiwyg = "true";
defparam \u_dsa_system|u_controller|y_int[2]~_Duplicate_2 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y4_N33
cyclonev_lcell_comb \u_dsa_system|u_controller|Add4~5 (
// Equation(s):
// \u_dsa_system|u_controller|Add4~5_sumout  = SUM(( \u_dsa_system|u_controller|y_int[2]~_Duplicate_2_q  ) + ( GND ) + ( \u_dsa_system|u_controller|Add4~2  ))
// \u_dsa_system|u_controller|Add4~6  = CARRY(( \u_dsa_system|u_controller|y_int[2]~_Duplicate_2_q  ) + ( GND ) + ( \u_dsa_system|u_controller|Add4~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u_dsa_system|u_controller|y_int[2]~_Duplicate_2_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_dsa_system|u_controller|Add4~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_dsa_system|u_controller|Add4~5_sumout ),
	.cout(\u_dsa_system|u_controller|Add4~6 ),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_controller|Add4~5 .extended_lut = "off";
defparam \u_dsa_system|u_controller|Add4~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \u_dsa_system|u_controller|Add4~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y4_N38
dffeas \u_dsa_system|u_controller|y_int[3]~_Duplicate_2 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_dsa_system|u_controller|y_acc [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_dsa_system|u_controller|x_int[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_dsa_system|u_controller|y_int[3]~_Duplicate_2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_dsa_system|u_controller|y_int[3]~_Duplicate_2 .is_wysiwyg = "true";
defparam \u_dsa_system|u_controller|y_int[3]~_Duplicate_2 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y4_N36
cyclonev_lcell_comb \u_dsa_system|u_controller|Add4~9 (
// Equation(s):
// \u_dsa_system|u_controller|Add4~9_sumout  = SUM(( \u_dsa_system|u_controller|y_int[3]~_Duplicate_2_q  ) + ( GND ) + ( \u_dsa_system|u_controller|Add4~6  ))
// \u_dsa_system|u_controller|Add4~10  = CARRY(( \u_dsa_system|u_controller|y_int[3]~_Duplicate_2_q  ) + ( GND ) + ( \u_dsa_system|u_controller|Add4~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u_dsa_system|u_controller|y_int[3]~_Duplicate_2_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_dsa_system|u_controller|Add4~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_dsa_system|u_controller|Add4~9_sumout ),
	.cout(\u_dsa_system|u_controller|Add4~10 ),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_controller|Add4~9 .extended_lut = "off";
defparam \u_dsa_system|u_controller|Add4~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \u_dsa_system|u_controller|Add4~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y4_N41
dffeas \u_dsa_system|u_controller|y_int[4]~_Duplicate_2 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_dsa_system|u_controller|y_acc [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_dsa_system|u_controller|x_int[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_dsa_system|u_controller|y_int[4]~_Duplicate_2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_dsa_system|u_controller|y_int[4]~_Duplicate_2 .is_wysiwyg = "true";
defparam \u_dsa_system|u_controller|y_int[4]~_Duplicate_2 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y4_N39
cyclonev_lcell_comb \u_dsa_system|u_controller|Add4~13 (
// Equation(s):
// \u_dsa_system|u_controller|Add4~13_sumout  = SUM(( \u_dsa_system|u_controller|y_int[4]~_Duplicate_2_q  ) + ( GND ) + ( \u_dsa_system|u_controller|Add4~10  ))
// \u_dsa_system|u_controller|Add4~14  = CARRY(( \u_dsa_system|u_controller|y_int[4]~_Duplicate_2_q  ) + ( GND ) + ( \u_dsa_system|u_controller|Add4~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u_dsa_system|u_controller|y_int[4]~_Duplicate_2_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_dsa_system|u_controller|Add4~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_dsa_system|u_controller|Add4~13_sumout ),
	.cout(\u_dsa_system|u_controller|Add4~14 ),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_controller|Add4~13 .extended_lut = "off";
defparam \u_dsa_system|u_controller|Add4~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \u_dsa_system|u_controller|Add4~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y6_N52
dffeas \u_dsa_system|u_controller|y_acc[13]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_dsa_system|u_controller|Add2~33_sumout ),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\u_dsa_system|u_controller|state.UPDATE_ACC~q ),
	.sload(vcc),
	.ena(\u_dsa_system|u_controller|Selector18~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_dsa_system|u_controller|y_acc[13]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_dsa_system|u_controller|y_acc[13]~DUPLICATE .is_wysiwyg = "true";
defparam \u_dsa_system|u_controller|y_acc[13]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y4_N44
dffeas \u_dsa_system|u_controller|y_int[5]~_Duplicate_2 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_dsa_system|u_controller|y_acc[13]~DUPLICATE_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_dsa_system|u_controller|x_int[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_dsa_system|u_controller|y_int[5]~_Duplicate_2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_dsa_system|u_controller|y_int[5]~_Duplicate_2 .is_wysiwyg = "true";
defparam \u_dsa_system|u_controller|y_int[5]~_Duplicate_2 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y4_N42
cyclonev_lcell_comb \u_dsa_system|u_controller|Add4~17 (
// Equation(s):
// \u_dsa_system|u_controller|Add4~17_sumout  = SUM(( \u_dsa_system|u_controller|y_int[5]~_Duplicate_2_q  ) + ( GND ) + ( \u_dsa_system|u_controller|Add4~14  ))
// \u_dsa_system|u_controller|Add4~18  = CARRY(( \u_dsa_system|u_controller|y_int[5]~_Duplicate_2_q  ) + ( GND ) + ( \u_dsa_system|u_controller|Add4~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u_dsa_system|u_controller|y_int[5]~_Duplicate_2_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_dsa_system|u_controller|Add4~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_dsa_system|u_controller|Add4~17_sumout ),
	.cout(\u_dsa_system|u_controller|Add4~18 ),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_controller|Add4~17 .extended_lut = "off";
defparam \u_dsa_system|u_controller|Add4~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \u_dsa_system|u_controller|Add4~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y4_N47
dffeas \u_dsa_system|u_controller|y_int[6]~_Duplicate_2 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_dsa_system|u_controller|y_acc [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_dsa_system|u_controller|x_int[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_dsa_system|u_controller|y_int[6]~_Duplicate_2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_dsa_system|u_controller|y_int[6]~_Duplicate_2 .is_wysiwyg = "true";
defparam \u_dsa_system|u_controller|y_int[6]~_Duplicate_2 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y4_N45
cyclonev_lcell_comb \u_dsa_system|u_controller|Add4~21 (
// Equation(s):
// \u_dsa_system|u_controller|Add4~21_sumout  = SUM(( \u_dsa_system|u_controller|y_int[6]~_Duplicate_2_q  ) + ( GND ) + ( \u_dsa_system|u_controller|Add4~18  ))
// \u_dsa_system|u_controller|Add4~22  = CARRY(( \u_dsa_system|u_controller|y_int[6]~_Duplicate_2_q  ) + ( GND ) + ( \u_dsa_system|u_controller|Add4~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u_dsa_system|u_controller|y_int[6]~_Duplicate_2_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_dsa_system|u_controller|Add4~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_dsa_system|u_controller|Add4~21_sumout ),
	.cout(\u_dsa_system|u_controller|Add4~22 ),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_controller|Add4~21 .extended_lut = "off";
defparam \u_dsa_system|u_controller|Add4~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \u_dsa_system|u_controller|Add4~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y4_N50
dffeas \u_dsa_system|u_controller|y_int[7]~_Duplicate_2 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_dsa_system|u_controller|y_acc [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_dsa_system|u_controller|x_int[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_dsa_system|u_controller|y_int[7]~_Duplicate_2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_dsa_system|u_controller|y_int[7]~_Duplicate_2 .is_wysiwyg = "true";
defparam \u_dsa_system|u_controller|y_int[7]~_Duplicate_2 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y4_N48
cyclonev_lcell_comb \u_dsa_system|u_controller|Add4~25 (
// Equation(s):
// \u_dsa_system|u_controller|Add4~25_sumout  = SUM(( \u_dsa_system|u_controller|y_int[7]~_Duplicate_2_q  ) + ( GND ) + ( \u_dsa_system|u_controller|Add4~22  ))
// \u_dsa_system|u_controller|Add4~26  = CARRY(( \u_dsa_system|u_controller|y_int[7]~_Duplicate_2_q  ) + ( GND ) + ( \u_dsa_system|u_controller|Add4~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u_dsa_system|u_controller|y_int[7]~_Duplicate_2_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_dsa_system|u_controller|Add4~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_dsa_system|u_controller|Add4~25_sumout ),
	.cout(\u_dsa_system|u_controller|Add4~26 ),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_controller|Add4~25 .extended_lut = "off";
defparam \u_dsa_system|u_controller|Add4~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \u_dsa_system|u_controller|Add4~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y4_N53
dffeas \u_dsa_system|u_controller|y_int[8]~_Duplicate_2 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_dsa_system|u_controller|y_acc [16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_dsa_system|u_controller|x_int[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_dsa_system|u_controller|y_int[8]~_Duplicate_2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_dsa_system|u_controller|y_int[8]~_Duplicate_2 .is_wysiwyg = "true";
defparam \u_dsa_system|u_controller|y_int[8]~_Duplicate_2 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y4_N51
cyclonev_lcell_comb \u_dsa_system|u_controller|Add4~29 (
// Equation(s):
// \u_dsa_system|u_controller|Add4~29_sumout  = SUM(( \u_dsa_system|u_controller|y_int[8]~_Duplicate_2_q  ) + ( GND ) + ( \u_dsa_system|u_controller|Add4~26  ))
// \u_dsa_system|u_controller|Add4~30  = CARRY(( \u_dsa_system|u_controller|y_int[8]~_Duplicate_2_q  ) + ( GND ) + ( \u_dsa_system|u_controller|Add4~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u_dsa_system|u_controller|y_int[8]~_Duplicate_2_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_dsa_system|u_controller|Add4~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_dsa_system|u_controller|Add4~29_sumout ),
	.cout(\u_dsa_system|u_controller|Add4~30 ),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_controller|Add4~29 .extended_lut = "off";
defparam \u_dsa_system|u_controller|Add4~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \u_dsa_system|u_controller|Add4~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y4_N54
cyclonev_lcell_comb \u_dsa_system|u_controller|Add4~33 (
// Equation(s):
// \u_dsa_system|u_controller|Add4~33_sumout  = SUM(( GND ) + ( GND ) + ( \u_dsa_system|u_controller|Add4~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_dsa_system|u_controller|Add4~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_dsa_system|u_controller|Add4~33_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_controller|Add4~33 .extended_lut = "off";
defparam \u_dsa_system|u_controller|Add4~33 .lut_mask = 64'h0000FFFF00000000;
defparam \u_dsa_system|u_controller|Add4~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y4_N42
cyclonev_lcell_comb \u_dsa_system|u_controller|x_int[0]~feeder (
// Equation(s):
// \u_dsa_system|u_controller|x_int[0]~feeder_combout  = ( \u_dsa_system|u_controller|x_acc [8] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_dsa_system|u_controller|x_acc [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_dsa_system|u_controller|x_int[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_controller|x_int[0]~feeder .extended_lut = "off";
defparam \u_dsa_system|u_controller|x_int[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u_dsa_system|u_controller|x_int[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y4_N44
dffeas \u_dsa_system|u_controller|x_int[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u_dsa_system|u_controller|x_int[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_dsa_system|u_controller|x_int[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_dsa_system|u_controller|x_int [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_dsa_system|u_controller|x_int[0] .is_wysiwyg = "true";
defparam \u_dsa_system|u_controller|x_int[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y4_N53
dffeas \u_dsa_system|u_controller|x_int[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_dsa_system|u_controller|x_acc [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_dsa_system|u_controller|x_int[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_dsa_system|u_controller|x_int [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_dsa_system|u_controller|x_int[1] .is_wysiwyg = "true";
defparam \u_dsa_system|u_controller|x_int[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y4_N56
dffeas \u_dsa_system|u_controller|x_int[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_dsa_system|u_controller|x_acc [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_dsa_system|u_controller|x_int[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_dsa_system|u_controller|x_int [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_dsa_system|u_controller|x_int[2] .is_wysiwyg = "true";
defparam \u_dsa_system|u_controller|x_int[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y4_N54
cyclonev_lcell_comb \u_dsa_system|u_controller|x_int[3]~feeder (
// Equation(s):
// \u_dsa_system|u_controller|x_int[3]~feeder_combout  = ( \u_dsa_system|u_controller|x_acc [11] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_dsa_system|u_controller|x_acc [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_dsa_system|u_controller|x_int[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_controller|x_int[3]~feeder .extended_lut = "off";
defparam \u_dsa_system|u_controller|x_int[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u_dsa_system|u_controller|x_int[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y4_N56
dffeas \u_dsa_system|u_controller|x_int[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u_dsa_system|u_controller|x_int[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_dsa_system|u_controller|x_int[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_dsa_system|u_controller|x_int [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u_dsa_system|u_controller|x_int[3] .is_wysiwyg = "true";
defparam \u_dsa_system|u_controller|x_int[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y4_N57
cyclonev_lcell_comb \u_dsa_system|u_controller|x_int[4]~feeder (
// Equation(s):
// \u_dsa_system|u_controller|x_int[4]~feeder_combout  = ( \u_dsa_system|u_controller|x_acc [12] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_dsa_system|u_controller|x_acc [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_dsa_system|u_controller|x_int[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_controller|x_int[4]~feeder .extended_lut = "off";
defparam \u_dsa_system|u_controller|x_int[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u_dsa_system|u_controller|x_int[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y4_N59
dffeas \u_dsa_system|u_controller|x_int[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u_dsa_system|u_controller|x_int[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_dsa_system|u_controller|x_int[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_dsa_system|u_controller|x_int [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u_dsa_system|u_controller|x_int[4] .is_wysiwyg = "true";
defparam \u_dsa_system|u_controller|x_int[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y4_N17
dffeas \u_dsa_system|u_controller|x_int[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_dsa_system|u_controller|x_acc [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_dsa_system|u_controller|x_int[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_dsa_system|u_controller|x_int [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u_dsa_system|u_controller|x_int[5] .is_wysiwyg = "true";
defparam \u_dsa_system|u_controller|x_int[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y4_N36
cyclonev_lcell_comb \u_dsa_system|u_controller|x_int[6]~feeder (
// Equation(s):
// \u_dsa_system|u_controller|x_int[6]~feeder_combout  = ( \u_dsa_system|u_controller|x_acc [14] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_dsa_system|u_controller|x_acc [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_dsa_system|u_controller|x_int[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_controller|x_int[6]~feeder .extended_lut = "off";
defparam \u_dsa_system|u_controller|x_int[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u_dsa_system|u_controller|x_int[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y4_N38
dffeas \u_dsa_system|u_controller|x_int[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u_dsa_system|u_controller|x_int[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_dsa_system|u_controller|x_int[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_dsa_system|u_controller|x_int [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u_dsa_system|u_controller|x_int[6] .is_wysiwyg = "true";
defparam \u_dsa_system|u_controller|x_int[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y4_N41
dffeas \u_dsa_system|u_controller|x_int[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_dsa_system|u_controller|x_acc [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_dsa_system|u_controller|x_int[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_dsa_system|u_controller|x_int [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u_dsa_system|u_controller|x_int[7] .is_wysiwyg = "true";
defparam \u_dsa_system|u_controller|x_int[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y4_N8
dffeas \u_dsa_system|u_controller|x_int[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_dsa_system|u_controller|x_acc [16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_dsa_system|u_controller|x_int[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_dsa_system|u_controller|x_int [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u_dsa_system|u_controller|x_int[8] .is_wysiwyg = "true";
defparam \u_dsa_system|u_controller|x_int[8] .power_up = "low";
// synopsys translate_on

// Location: DSP_X20_Y4_N0
cyclonev_mac \u_dsa_system|u_controller|Mult1~mac (
	.sub(gnd),
	.negate(gnd),
	.accumulate(gnd),
	.loadconst(gnd),
	.ax({\u_vjtag_interface|data_out[28]~_Duplicate_1_q ,\u_vjtag_interface|data_out[27]~_Duplicate_1_q ,\u_vjtag_interface|data_out[26]~_Duplicate_1_q ,\u_vjtag_interface|data_out[25]~_Duplicate_1_q ,\u_vjtag_interface|data_out[24]~_Duplicate_1_q ,
\u_vjtag_interface|data_out[23]~_Duplicate_1DUPLICATE_q ,\u_vjtag_interface|data_out[22]~_Duplicate_1_q ,\u_vjtag_interface|data_out[21]~_Duplicate_1_q ,\u_vjtag_interface|data_out[20]~_Duplicate_1DUPLICATE_q }),
	.ay({\u_dsa_system|u_controller|Add4~33_sumout ,\u_dsa_system|u_controller|Add4~29_sumout ,\u_dsa_system|u_controller|Add4~25_sumout ,\u_dsa_system|u_controller|Add4~21_sumout ,\u_dsa_system|u_controller|Add4~17_sumout ,\u_dsa_system|u_controller|Add4~13_sumout ,
\u_dsa_system|u_controller|Add4~9_sumout ,\u_dsa_system|u_controller|Add4~5_sumout ,\u_dsa_system|u_controller|Add4~1_sumout ,!\u_dsa_system|u_controller|y_int[0]~_Duplicate_1_q }),
	.az(26'b00000000000000000000000000),
	.bx({gnd}),
	.by({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\u_dsa_system|u_controller|x_int [8],\u_dsa_system|u_controller|x_int [7],\u_dsa_system|u_controller|x_int [6],\u_dsa_system|u_controller|x_int [5],\u_dsa_system|u_controller|x_int [4],\u_dsa_system|u_controller|x_int [3],
\u_dsa_system|u_controller|x_int [2],\u_dsa_system|u_controller|x_int [1],\u_dsa_system|u_controller|x_int [0]}),
	.bz(18'b000000000000000000),
	.coefsela(3'b000),
	.coefselb(3'b000),
	.clk({gnd,gnd,\CLOCK_50~inputCLKENA0_outclk }),
	.aclr({gnd,!\KEY[2]~inputCLKENA0_outclk }),
	.ena({vcc,vcc,\u_instruction_handler|config_received~0_combout }),
	.scanin(27'b000000000000000000000000000),
	.chainin(1'b0),
	.dftout(),
	.resulta(\u_dsa_system|u_controller|Mult1~mac_RESULTA_bus ),
	.resultb(),
	.scanout(),
	.chainout());
// synopsys translate_off
defparam \u_dsa_system|u_controller|Mult1~mac .accumulate_clock = "none";
defparam \u_dsa_system|u_controller|Mult1~mac .ax_clock = "0";
defparam \u_dsa_system|u_controller|Mult1~mac .ax_width = 9;
defparam \u_dsa_system|u_controller|Mult1~mac .ay_scan_in_clock = "none";
defparam \u_dsa_system|u_controller|Mult1~mac .ay_scan_in_width = 10;
defparam \u_dsa_system|u_controller|Mult1~mac .ay_use_scan_in = "false";
defparam \u_dsa_system|u_controller|Mult1~mac .az_clock = "none";
defparam \u_dsa_system|u_controller|Mult1~mac .bx_clock = "none";
defparam \u_dsa_system|u_controller|Mult1~mac .bx_width = 1;
defparam \u_dsa_system|u_controller|Mult1~mac .by_clock = "none";
defparam \u_dsa_system|u_controller|Mult1~mac .by_use_scan_in = "false";
defparam \u_dsa_system|u_controller|Mult1~mac .by_width = 18;
defparam \u_dsa_system|u_controller|Mult1~mac .bz_clock = "none";
defparam \u_dsa_system|u_controller|Mult1~mac .coef_a_0 = 0;
defparam \u_dsa_system|u_controller|Mult1~mac .coef_a_1 = 0;
defparam \u_dsa_system|u_controller|Mult1~mac .coef_a_2 = 0;
defparam \u_dsa_system|u_controller|Mult1~mac .coef_a_3 = 0;
defparam \u_dsa_system|u_controller|Mult1~mac .coef_a_4 = 0;
defparam \u_dsa_system|u_controller|Mult1~mac .coef_a_5 = 0;
defparam \u_dsa_system|u_controller|Mult1~mac .coef_a_6 = 0;
defparam \u_dsa_system|u_controller|Mult1~mac .coef_a_7 = 0;
defparam \u_dsa_system|u_controller|Mult1~mac .coef_b_0 = 0;
defparam \u_dsa_system|u_controller|Mult1~mac .coef_b_1 = 0;
defparam \u_dsa_system|u_controller|Mult1~mac .coef_b_2 = 0;
defparam \u_dsa_system|u_controller|Mult1~mac .coef_b_3 = 0;
defparam \u_dsa_system|u_controller|Mult1~mac .coef_b_4 = 0;
defparam \u_dsa_system|u_controller|Mult1~mac .coef_b_5 = 0;
defparam \u_dsa_system|u_controller|Mult1~mac .coef_b_6 = 0;
defparam \u_dsa_system|u_controller|Mult1~mac .coef_b_7 = 0;
defparam \u_dsa_system|u_controller|Mult1~mac .coef_sel_a_clock = "none";
defparam \u_dsa_system|u_controller|Mult1~mac .coef_sel_b_clock = "none";
defparam \u_dsa_system|u_controller|Mult1~mac .delay_scan_out_ay = "false";
defparam \u_dsa_system|u_controller|Mult1~mac .delay_scan_out_by = "false";
defparam \u_dsa_system|u_controller|Mult1~mac .enable_double_accum = "false";
defparam \u_dsa_system|u_controller|Mult1~mac .load_const_clock = "none";
defparam \u_dsa_system|u_controller|Mult1~mac .load_const_value = 0;
defparam \u_dsa_system|u_controller|Mult1~mac .mode_sub_location = 0;
defparam \u_dsa_system|u_controller|Mult1~mac .negate_clock = "none";
defparam \u_dsa_system|u_controller|Mult1~mac .operand_source_max = "input";
defparam \u_dsa_system|u_controller|Mult1~mac .operand_source_may = "input";
defparam \u_dsa_system|u_controller|Mult1~mac .operand_source_mbx = "input";
defparam \u_dsa_system|u_controller|Mult1~mac .operand_source_mby = "input";
defparam \u_dsa_system|u_controller|Mult1~mac .operation_mode = "m18x18_plus36";
defparam \u_dsa_system|u_controller|Mult1~mac .output_clock = "none";
defparam \u_dsa_system|u_controller|Mult1~mac .preadder_subtract_a = "false";
defparam \u_dsa_system|u_controller|Mult1~mac .preadder_subtract_b = "false";
defparam \u_dsa_system|u_controller|Mult1~mac .result_a_width = 64;
defparam \u_dsa_system|u_controller|Mult1~mac .signed_max = "false";
defparam \u_dsa_system|u_controller|Mult1~mac .signed_may = "false";
defparam \u_dsa_system|u_controller|Mult1~mac .signed_mbx = "false";
defparam \u_dsa_system|u_controller|Mult1~mac .signed_mby = "false";
defparam \u_dsa_system|u_controller|Mult1~mac .sub_clock = "none";
defparam \u_dsa_system|u_controller|Mult1~mac .use_chainadder = "false";
// synopsys translate_on

// Location: FF_X25_Y6_N7
dffeas \u_instruction_handler|img_width[0]~_Duplicate_1DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_vjtag_interface|data_out[20]~_Duplicate_1DUPLICATE_q ),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_instruction_handler|config_received~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_instruction_handler|img_width[0]~_Duplicate_1DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_instruction_handler|img_width[0]~_Duplicate_1DUPLICATE .is_wysiwyg = "true";
defparam \u_instruction_handler|img_width[0]~_Duplicate_1DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y6_N58
dffeas \u_instruction_handler|img_width[2]~_Duplicate_1DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_vjtag_interface|data_out[22]~_Duplicate_1_q ),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_instruction_handler|config_received~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_instruction_handler|img_width[2]~_Duplicate_1DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_instruction_handler|img_width[2]~_Duplicate_1DUPLICATE .is_wysiwyg = "true";
defparam \u_instruction_handler|img_width[2]~_Duplicate_1DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: DSP_X32_Y4_N0
cyclonev_mac \u_dsa_system|u_controller|Mult0~8 (
	.sub(gnd),
	.negate(gnd),
	.accumulate(gnd),
	.loadconst(gnd),
	.ax({\u_dsa_system|u_controller|y_acc [16],\u_dsa_system|u_controller|y_acc [15],\u_dsa_system|u_controller|y_acc [14],\u_dsa_system|u_controller|y_acc[13]~DUPLICATE_q ,\u_dsa_system|u_controller|y_acc [12],\u_dsa_system|u_controller|y_acc [11],\u_dsa_system|u_controller|y_acc [10],
\u_dsa_system|u_controller|y_acc [9],\u_dsa_system|u_controller|y_acc [8]}),
	.ay({\u_instruction_handler|img_width[8]~_Duplicate_1_q ,\u_instruction_handler|img_width[7]~_Duplicate_1_q ,\u_instruction_handler|img_width[6]~_Duplicate_1_q ,\u_instruction_handler|img_width[5]~_Duplicate_1_q ,\u_instruction_handler|img_width[4]~_Duplicate_1_q ,
\u_instruction_handler|img_width[3]~_Duplicate_1_q ,\u_instruction_handler|img_width[2]~_Duplicate_1DUPLICATE_q ,\u_instruction_handler|img_width[1]~_Duplicate_1_q ,\u_instruction_handler|img_width[0]~_Duplicate_1DUPLICATE_q }),
	.az(26'b00000000000000000000000000),
	.bx(18'b000000000000000000),
	.by(19'b0000000000000000000),
	.bz(18'b000000000000000000),
	.coefsela(3'b000),
	.coefselb(3'b000),
	.clk({gnd,gnd,\CLOCK_50~inputCLKENA0_outclk }),
	.aclr({gnd,gnd}),
	.ena({vcc,vcc,\u_dsa_system|u_controller|x_int[8]~0_combout }),
	.scanin(27'b000000000000000000000000000),
	.chainin(1'b0),
	.dftout(),
	.resulta(\u_dsa_system|u_controller|Mult0~8_RESULTA_bus ),
	.resultb(),
	.scanout(),
	.chainout());
// synopsys translate_off
defparam \u_dsa_system|u_controller|Mult0~8 .accumulate_clock = "none";
defparam \u_dsa_system|u_controller|Mult0~8 .ax_clock = "0";
defparam \u_dsa_system|u_controller|Mult0~8 .ax_width = 9;
defparam \u_dsa_system|u_controller|Mult0~8 .ay_scan_in_clock = "none";
defparam \u_dsa_system|u_controller|Mult0~8 .ay_scan_in_width = 9;
defparam \u_dsa_system|u_controller|Mult0~8 .ay_use_scan_in = "false";
defparam \u_dsa_system|u_controller|Mult0~8 .az_clock = "none";
defparam \u_dsa_system|u_controller|Mult0~8 .bx_clock = "none";
defparam \u_dsa_system|u_controller|Mult0~8 .by_clock = "none";
defparam \u_dsa_system|u_controller|Mult0~8 .by_use_scan_in = "false";
defparam \u_dsa_system|u_controller|Mult0~8 .bz_clock = "none";
defparam \u_dsa_system|u_controller|Mult0~8 .coef_a_0 = 0;
defparam \u_dsa_system|u_controller|Mult0~8 .coef_a_1 = 0;
defparam \u_dsa_system|u_controller|Mult0~8 .coef_a_2 = 0;
defparam \u_dsa_system|u_controller|Mult0~8 .coef_a_3 = 0;
defparam \u_dsa_system|u_controller|Mult0~8 .coef_a_4 = 0;
defparam \u_dsa_system|u_controller|Mult0~8 .coef_a_5 = 0;
defparam \u_dsa_system|u_controller|Mult0~8 .coef_a_6 = 0;
defparam \u_dsa_system|u_controller|Mult0~8 .coef_a_7 = 0;
defparam \u_dsa_system|u_controller|Mult0~8 .coef_b_0 = 0;
defparam \u_dsa_system|u_controller|Mult0~8 .coef_b_1 = 0;
defparam \u_dsa_system|u_controller|Mult0~8 .coef_b_2 = 0;
defparam \u_dsa_system|u_controller|Mult0~8 .coef_b_3 = 0;
defparam \u_dsa_system|u_controller|Mult0~8 .coef_b_4 = 0;
defparam \u_dsa_system|u_controller|Mult0~8 .coef_b_5 = 0;
defparam \u_dsa_system|u_controller|Mult0~8 .coef_b_6 = 0;
defparam \u_dsa_system|u_controller|Mult0~8 .coef_b_7 = 0;
defparam \u_dsa_system|u_controller|Mult0~8 .coef_sel_a_clock = "none";
defparam \u_dsa_system|u_controller|Mult0~8 .coef_sel_b_clock = "none";
defparam \u_dsa_system|u_controller|Mult0~8 .delay_scan_out_ay = "false";
defparam \u_dsa_system|u_controller|Mult0~8 .delay_scan_out_by = "false";
defparam \u_dsa_system|u_controller|Mult0~8 .enable_double_accum = "false";
defparam \u_dsa_system|u_controller|Mult0~8 .load_const_clock = "none";
defparam \u_dsa_system|u_controller|Mult0~8 .load_const_value = 0;
defparam \u_dsa_system|u_controller|Mult0~8 .mode_sub_location = 0;
defparam \u_dsa_system|u_controller|Mult0~8 .negate_clock = "none";
defparam \u_dsa_system|u_controller|Mult0~8 .operand_source_max = "input";
defparam \u_dsa_system|u_controller|Mult0~8 .operand_source_may = "input";
defparam \u_dsa_system|u_controller|Mult0~8 .operand_source_mbx = "input";
defparam \u_dsa_system|u_controller|Mult0~8 .operand_source_mby = "input";
defparam \u_dsa_system|u_controller|Mult0~8 .operation_mode = "m9x9";
defparam \u_dsa_system|u_controller|Mult0~8 .output_clock = "none";
defparam \u_dsa_system|u_controller|Mult0~8 .preadder_subtract_a = "false";
defparam \u_dsa_system|u_controller|Mult0~8 .preadder_subtract_b = "false";
defparam \u_dsa_system|u_controller|Mult0~8 .result_a_width = 64;
defparam \u_dsa_system|u_controller|Mult0~8 .signed_max = "false";
defparam \u_dsa_system|u_controller|Mult0~8 .signed_may = "false";
defparam \u_dsa_system|u_controller|Mult0~8 .signed_mbx = "false";
defparam \u_dsa_system|u_controller|Mult0~8 .signed_mby = "false";
defparam \u_dsa_system|u_controller|Mult0~8 .sub_clock = "none";
defparam \u_dsa_system|u_controller|Mult0~8 .use_chainadder = "false";
// synopsys translate_on

// Location: LABCELL_X31_Y4_N0
cyclonev_lcell_comb \u_dsa_system|u_controller|Add3~70 (
// Equation(s):
// \u_dsa_system|u_controller|Add3~70_cout  = CARRY(( \u_dsa_system|u_controller|Mult0~8_resulta  ) + ( \u_dsa_system|u_controller|x_int [0] ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\u_dsa_system|u_controller|Mult0~8_resulta ),
	.datac(!\u_dsa_system|u_controller|x_int [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\u_dsa_system|u_controller|Add3~70_cout ),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_controller|Add3~70 .extended_lut = "off";
defparam \u_dsa_system|u_controller|Add3~70 .lut_mask = 64'h0000F0F000003333;
defparam \u_dsa_system|u_controller|Add3~70 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y4_N3
cyclonev_lcell_comb \u_dsa_system|u_controller|Add3~66 (
// Equation(s):
// \u_dsa_system|u_controller|Add3~66_cout  = CARRY(( \u_dsa_system|u_controller|Mult0~9  ) + ( \u_dsa_system|u_controller|x_int [1] ) + ( \u_dsa_system|u_controller|Add3~70_cout  ))

	.dataa(!\u_dsa_system|u_controller|Mult0~9 ),
	.datab(gnd),
	.datac(!\u_dsa_system|u_controller|x_int [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_dsa_system|u_controller|Add3~70_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\u_dsa_system|u_controller|Add3~66_cout ),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_controller|Add3~66 .extended_lut = "off";
defparam \u_dsa_system|u_controller|Add3~66 .lut_mask = 64'h0000F0F000005555;
defparam \u_dsa_system|u_controller|Add3~66 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y4_N6
cyclonev_lcell_comb \u_dsa_system|u_controller|Add3~1 (
// Equation(s):
// \u_dsa_system|u_controller|Add3~1_sumout  = SUM(( \u_dsa_system|u_controller|x_int [2] ) + ( \u_dsa_system|u_controller|Mult0~10  ) + ( \u_dsa_system|u_controller|Add3~66_cout  ))
// \u_dsa_system|u_controller|Add3~2  = CARRY(( \u_dsa_system|u_controller|x_int [2] ) + ( \u_dsa_system|u_controller|Mult0~10  ) + ( \u_dsa_system|u_controller|Add3~66_cout  ))

	.dataa(gnd),
	.datab(!\u_dsa_system|u_controller|x_int [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_dsa_system|u_controller|Mult0~10 ),
	.datag(gnd),
	.cin(\u_dsa_system|u_controller|Add3~66_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_dsa_system|u_controller|Add3~1_sumout ),
	.cout(\u_dsa_system|u_controller|Add3~2 ),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_controller|Add3~1 .extended_lut = "off";
defparam \u_dsa_system|u_controller|Add3~1 .lut_mask = 64'h0000FF0000003333;
defparam \u_dsa_system|u_controller|Add3~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y4_N9
cyclonev_lcell_comb \u_dsa_system|u_controller|Add3~5 (
// Equation(s):
// \u_dsa_system|u_controller|Add3~5_sumout  = SUM(( \u_dsa_system|u_controller|Mult0~11  ) + ( \u_dsa_system|u_controller|x_int [3] ) + ( \u_dsa_system|u_controller|Add3~2  ))
// \u_dsa_system|u_controller|Add3~6  = CARRY(( \u_dsa_system|u_controller|Mult0~11  ) + ( \u_dsa_system|u_controller|x_int [3] ) + ( \u_dsa_system|u_controller|Add3~2  ))

	.dataa(!\u_dsa_system|u_controller|x_int [3]),
	.datab(gnd),
	.datac(!\u_dsa_system|u_controller|Mult0~11 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_dsa_system|u_controller|Add3~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_dsa_system|u_controller|Add3~5_sumout ),
	.cout(\u_dsa_system|u_controller|Add3~6 ),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_controller|Add3~5 .extended_lut = "off";
defparam \u_dsa_system|u_controller|Add3~5 .lut_mask = 64'h0000AAAA00000F0F;
defparam \u_dsa_system|u_controller|Add3~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y4_N12
cyclonev_lcell_comb \u_dsa_system|u_controller|Add3~9 (
// Equation(s):
// \u_dsa_system|u_controller|Add3~9_sumout  = SUM(( \u_dsa_system|u_controller|x_int [4] ) + ( \u_dsa_system|u_controller|Mult0~12  ) + ( \u_dsa_system|u_controller|Add3~6  ))
// \u_dsa_system|u_controller|Add3~10  = CARRY(( \u_dsa_system|u_controller|x_int [4] ) + ( \u_dsa_system|u_controller|Mult0~12  ) + ( \u_dsa_system|u_controller|Add3~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_dsa_system|u_controller|x_int [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_dsa_system|u_controller|Mult0~12 ),
	.datag(gnd),
	.cin(\u_dsa_system|u_controller|Add3~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_dsa_system|u_controller|Add3~9_sumout ),
	.cout(\u_dsa_system|u_controller|Add3~10 ),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_controller|Add3~9 .extended_lut = "off";
defparam \u_dsa_system|u_controller|Add3~9 .lut_mask = 64'h0000FF0000000F0F;
defparam \u_dsa_system|u_controller|Add3~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y4_N15
cyclonev_lcell_comb \u_dsa_system|u_controller|Add3~13 (
// Equation(s):
// \u_dsa_system|u_controller|Add3~13_sumout  = SUM(( \u_dsa_system|u_controller|Mult0~13  ) + ( \u_dsa_system|u_controller|x_int [5] ) + ( \u_dsa_system|u_controller|Add3~10  ))
// \u_dsa_system|u_controller|Add3~14  = CARRY(( \u_dsa_system|u_controller|Mult0~13  ) + ( \u_dsa_system|u_controller|x_int [5] ) + ( \u_dsa_system|u_controller|Add3~10  ))

	.dataa(!\u_dsa_system|u_controller|x_int [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u_dsa_system|u_controller|Mult0~13 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_dsa_system|u_controller|Add3~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_dsa_system|u_controller|Add3~13_sumout ),
	.cout(\u_dsa_system|u_controller|Add3~14 ),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_controller|Add3~13 .extended_lut = "off";
defparam \u_dsa_system|u_controller|Add3~13 .lut_mask = 64'h0000AAAA000000FF;
defparam \u_dsa_system|u_controller|Add3~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y4_N18
cyclonev_lcell_comb \u_dsa_system|u_controller|Add3~17 (
// Equation(s):
// \u_dsa_system|u_controller|Add3~17_sumout  = SUM(( \u_dsa_system|u_controller|Mult0~14  ) + ( \u_dsa_system|u_controller|x_int [6] ) + ( \u_dsa_system|u_controller|Add3~14  ))
// \u_dsa_system|u_controller|Add3~18  = CARRY(( \u_dsa_system|u_controller|Mult0~14  ) + ( \u_dsa_system|u_controller|x_int [6] ) + ( \u_dsa_system|u_controller|Add3~14  ))

	.dataa(gnd),
	.datab(!\u_dsa_system|u_controller|x_int [6]),
	.datac(gnd),
	.datad(!\u_dsa_system|u_controller|Mult0~14 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_dsa_system|u_controller|Add3~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_dsa_system|u_controller|Add3~17_sumout ),
	.cout(\u_dsa_system|u_controller|Add3~18 ),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_controller|Add3~17 .extended_lut = "off";
defparam \u_dsa_system|u_controller|Add3~17 .lut_mask = 64'h0000CCCC000000FF;
defparam \u_dsa_system|u_controller|Add3~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y4_N21
cyclonev_lcell_comb \u_dsa_system|u_controller|Add3~21 (
// Equation(s):
// \u_dsa_system|u_controller|Add3~21_sumout  = SUM(( \u_dsa_system|u_controller|Mult0~15  ) + ( \u_dsa_system|u_controller|x_int [7] ) + ( \u_dsa_system|u_controller|Add3~18  ))
// \u_dsa_system|u_controller|Add3~22  = CARRY(( \u_dsa_system|u_controller|Mult0~15  ) + ( \u_dsa_system|u_controller|x_int [7] ) + ( \u_dsa_system|u_controller|Add3~18  ))

	.dataa(!\u_dsa_system|u_controller|x_int [7]),
	.datab(gnd),
	.datac(!\u_dsa_system|u_controller|Mult0~15 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_dsa_system|u_controller|Add3~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_dsa_system|u_controller|Add3~21_sumout ),
	.cout(\u_dsa_system|u_controller|Add3~22 ),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_controller|Add3~21 .extended_lut = "off";
defparam \u_dsa_system|u_controller|Add3~21 .lut_mask = 64'h0000AAAA00000F0F;
defparam \u_dsa_system|u_controller|Add3~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y4_N24
cyclonev_lcell_comb \u_dsa_system|u_controller|Add3~25 (
// Equation(s):
// \u_dsa_system|u_controller|Add3~25_sumout  = SUM(( \u_dsa_system|u_controller|Mult0~16  ) + ( \u_dsa_system|u_controller|x_int [8] ) + ( \u_dsa_system|u_controller|Add3~22  ))
// \u_dsa_system|u_controller|Add3~26  = CARRY(( \u_dsa_system|u_controller|Mult0~16  ) + ( \u_dsa_system|u_controller|x_int [8] ) + ( \u_dsa_system|u_controller|Add3~22  ))

	.dataa(gnd),
	.datab(!\u_dsa_system|u_controller|x_int [8]),
	.datac(!\u_dsa_system|u_controller|Mult0~16 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_dsa_system|u_controller|Add3~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_dsa_system|u_controller|Add3~25_sumout ),
	.cout(\u_dsa_system|u_controller|Add3~26 ),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_controller|Add3~25 .extended_lut = "off";
defparam \u_dsa_system|u_controller|Add3~25 .lut_mask = 64'h0000CCCC00000F0F;
defparam \u_dsa_system|u_controller|Add3~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y4_N27
cyclonev_lcell_comb \u_dsa_system|u_controller|Add3~29 (
// Equation(s):
// \u_dsa_system|u_controller|Add3~29_sumout  = SUM(( \u_dsa_system|u_controller|Mult0~17  ) + ( GND ) + ( \u_dsa_system|u_controller|Add3~26  ))
// \u_dsa_system|u_controller|Add3~30  = CARRY(( \u_dsa_system|u_controller|Mult0~17  ) + ( GND ) + ( \u_dsa_system|u_controller|Add3~26  ))

	.dataa(!\u_dsa_system|u_controller|Mult0~17 ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_dsa_system|u_controller|Add3~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_dsa_system|u_controller|Add3~29_sumout ),
	.cout(\u_dsa_system|u_controller|Add3~30 ),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_controller|Add3~29 .extended_lut = "off";
defparam \u_dsa_system|u_controller|Add3~29 .lut_mask = 64'h0000FFFF00005555;
defparam \u_dsa_system|u_controller|Add3~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y4_N30
cyclonev_lcell_comb \u_dsa_system|u_controller|Add3~33 (
// Equation(s):
// \u_dsa_system|u_controller|Add3~33_sumout  = SUM(( \u_dsa_system|u_controller|Mult0~18  ) + ( GND ) + ( \u_dsa_system|u_controller|Add3~30  ))
// \u_dsa_system|u_controller|Add3~34  = CARRY(( \u_dsa_system|u_controller|Mult0~18  ) + ( GND ) + ( \u_dsa_system|u_controller|Add3~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_dsa_system|u_controller|Mult0~18 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_dsa_system|u_controller|Add3~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_dsa_system|u_controller|Add3~33_sumout ),
	.cout(\u_dsa_system|u_controller|Add3~34 ),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_controller|Add3~33 .extended_lut = "off";
defparam \u_dsa_system|u_controller|Add3~33 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u_dsa_system|u_controller|Add3~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y4_N33
cyclonev_lcell_comb \u_dsa_system|u_controller|Add3~37 (
// Equation(s):
// \u_dsa_system|u_controller|Add3~37_sumout  = SUM(( \u_dsa_system|u_controller|Mult0~19  ) + ( GND ) + ( \u_dsa_system|u_controller|Add3~34  ))
// \u_dsa_system|u_controller|Add3~38  = CARRY(( \u_dsa_system|u_controller|Mult0~19  ) + ( GND ) + ( \u_dsa_system|u_controller|Add3~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_dsa_system|u_controller|Mult0~19 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_dsa_system|u_controller|Add3~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_dsa_system|u_controller|Add3~37_sumout ),
	.cout(\u_dsa_system|u_controller|Add3~38 ),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_controller|Add3~37 .extended_lut = "off";
defparam \u_dsa_system|u_controller|Add3~37 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u_dsa_system|u_controller|Add3~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y4_N36
cyclonev_lcell_comb \u_dsa_system|u_controller|Add3~41 (
// Equation(s):
// \u_dsa_system|u_controller|Add3~41_sumout  = SUM(( \u_dsa_system|u_controller|Mult0~20  ) + ( GND ) + ( \u_dsa_system|u_controller|Add3~38  ))
// \u_dsa_system|u_controller|Add3~42  = CARRY(( \u_dsa_system|u_controller|Mult0~20  ) + ( GND ) + ( \u_dsa_system|u_controller|Add3~38  ))

	.dataa(gnd),
	.datab(!\u_dsa_system|u_controller|Mult0~20 ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_dsa_system|u_controller|Add3~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_dsa_system|u_controller|Add3~41_sumout ),
	.cout(\u_dsa_system|u_controller|Add3~42 ),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_controller|Add3~41 .extended_lut = "off";
defparam \u_dsa_system|u_controller|Add3~41 .lut_mask = 64'h0000FFFF00003333;
defparam \u_dsa_system|u_controller|Add3~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y4_N39
cyclonev_lcell_comb \u_dsa_system|u_controller|Add3~45 (
// Equation(s):
// \u_dsa_system|u_controller|Add3~45_sumout  = SUM(( \u_dsa_system|u_controller|Mult0~21  ) + ( GND ) + ( \u_dsa_system|u_controller|Add3~42  ))
// \u_dsa_system|u_controller|Add3~46  = CARRY(( \u_dsa_system|u_controller|Mult0~21  ) + ( GND ) + ( \u_dsa_system|u_controller|Add3~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_dsa_system|u_controller|Mult0~21 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_dsa_system|u_controller|Add3~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_dsa_system|u_controller|Add3~45_sumout ),
	.cout(\u_dsa_system|u_controller|Add3~46 ),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_controller|Add3~45 .extended_lut = "off";
defparam \u_dsa_system|u_controller|Add3~45 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u_dsa_system|u_controller|Add3~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y4_N42
cyclonev_lcell_comb \u_dsa_system|u_controller|Add3~49 (
// Equation(s):
// \u_dsa_system|u_controller|Add3~49_sumout  = SUM(( \u_dsa_system|u_controller|Mult0~22  ) + ( GND ) + ( \u_dsa_system|u_controller|Add3~46  ))
// \u_dsa_system|u_controller|Add3~50  = CARRY(( \u_dsa_system|u_controller|Mult0~22  ) + ( GND ) + ( \u_dsa_system|u_controller|Add3~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_dsa_system|u_controller|Mult0~22 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_dsa_system|u_controller|Add3~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_dsa_system|u_controller|Add3~49_sumout ),
	.cout(\u_dsa_system|u_controller|Add3~50 ),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_controller|Add3~49 .extended_lut = "off";
defparam \u_dsa_system|u_controller|Add3~49 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u_dsa_system|u_controller|Add3~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y4_N45
cyclonev_lcell_comb \u_dsa_system|u_controller|Add3~53 (
// Equation(s):
// \u_dsa_system|u_controller|Add3~53_sumout  = SUM(( \u_dsa_system|u_controller|Mult0~23  ) + ( GND ) + ( \u_dsa_system|u_controller|Add3~50  ))
// \u_dsa_system|u_controller|Add3~54  = CARRY(( \u_dsa_system|u_controller|Mult0~23  ) + ( GND ) + ( \u_dsa_system|u_controller|Add3~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_dsa_system|u_controller|Mult0~23 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_dsa_system|u_controller|Add3~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_dsa_system|u_controller|Add3~53_sumout ),
	.cout(\u_dsa_system|u_controller|Add3~54 ),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_controller|Add3~53 .extended_lut = "off";
defparam \u_dsa_system|u_controller|Add3~53 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u_dsa_system|u_controller|Add3~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y4_N48
cyclonev_lcell_comb \u_dsa_system|u_controller|Add3~57 (
// Equation(s):
// \u_dsa_system|u_controller|Add3~57_sumout  = SUM(( \u_dsa_system|u_controller|Mult0~24  ) + ( GND ) + ( \u_dsa_system|u_controller|Add3~54  ))
// \u_dsa_system|u_controller|Add3~58  = CARRY(( \u_dsa_system|u_controller|Mult0~24  ) + ( GND ) + ( \u_dsa_system|u_controller|Add3~54  ))

	.dataa(gnd),
	.datab(!\u_dsa_system|u_controller|Mult0~24 ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_dsa_system|u_controller|Add3~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_dsa_system|u_controller|Add3~57_sumout ),
	.cout(\u_dsa_system|u_controller|Add3~58 ),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_controller|Add3~57 .extended_lut = "off";
defparam \u_dsa_system|u_controller|Add3~57 .lut_mask = 64'h0000FFFF00003333;
defparam \u_dsa_system|u_controller|Add3~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y4_N51
cyclonev_lcell_comb \u_dsa_system|u_controller|Add3~61 (
// Equation(s):
// \u_dsa_system|u_controller|Add3~61_sumout  = SUM(( \u_dsa_system|u_controller|Mult0~25  ) + ( GND ) + ( \u_dsa_system|u_controller|Add3~58  ))

	.dataa(!\u_dsa_system|u_controller|Mult0~25 ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_dsa_system|u_controller|Add3~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_dsa_system|u_controller|Add3~61_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_controller|Add3~61 .extended_lut = "off";
defparam \u_dsa_system|u_controller|Add3~61 .lut_mask = 64'h0000FFFF00005555;
defparam \u_dsa_system|u_controller|Add3~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y6_N15
cyclonev_lcell_comb \o_mem_addr[15]~33 (
// Equation(s):
// \o_mem_addr[15]~33_combout  = ( \u_dsa_system|u_controller|state.READ_R0~q  & ( ((\u_dsa_system|u_controller|state.READ_R1~q  & \u_dsa_system|u_controller|Mult1~338 )) # (\u_dsa_system|u_controller|Add3~61_sumout ) ) ) # ( 
// !\u_dsa_system|u_controller|state.READ_R0~q  & ( (\u_dsa_system|u_controller|state.READ_R1~q  & \u_dsa_system|u_controller|Mult1~338 ) ) )

	.dataa(!\u_dsa_system|u_controller|state.READ_R1~q ),
	.datab(gnd),
	.datac(!\u_dsa_system|u_controller|Mult1~338 ),
	.datad(!\u_dsa_system|u_controller|Add3~61_sumout ),
	.datae(gnd),
	.dataf(!\u_dsa_system|u_controller|state.READ_R0~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\o_mem_addr[15]~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \o_mem_addr[15]~33 .extended_lut = "off";
defparam \o_mem_addr[15]~33 .lut_mask = 64'h0505050505FF05FF;
defparam \o_mem_addr[15]~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y6_N46
dffeas \u_dsa_system|u_controller|state.WRITE_RES~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_dsa_system|u_controller|Selector35~1_combout ),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_dsa_system|u_controller|state.WRITE_RES~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_dsa_system|u_controller|state.WRITE_RES~DUPLICATE .is_wysiwyg = "true";
defparam \u_dsa_system|u_controller|state.WRITE_RES~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X12_Y0_N18
cyclonev_io_ibuf \SW[0]~input (
	.i(SW[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[0]~input_o ));
// synopsys translate_off
defparam \SW[0]~input .bus_hold = "false";
defparam \SW[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X3_Y3_N18
cyclonev_lcell_comb \u_instruction_handler|read_addr_counter[15]~0 (
// Equation(s):
// \u_instruction_handler|read_addr_counter[15]~0_combout  = ( \u_instruction_handler|read_addr_counter [15] & ( \u_instruction_handler|img_width[5]~0_combout  & ( (((\u_vjtag_interface|data_out [30]) # (\u_instruction_handler|waiting_command~q )) # 
// (\u_vjtag_interface|data_out [31])) # (\u_vjtag_interface|data_out [29]) ) ) ) # ( !\u_instruction_handler|read_addr_counter [15] & ( \u_instruction_handler|img_width[5]~0_combout  & ( (\u_vjtag_interface|data_out [29] & (!\u_vjtag_interface|data_out [31] 
// & (!\u_instruction_handler|waiting_command~q  & !\u_vjtag_interface|data_out [30]))) ) ) ) # ( \u_instruction_handler|read_addr_counter [15] & ( !\u_instruction_handler|img_width[5]~0_combout  ) )

	.dataa(!\u_vjtag_interface|data_out [29]),
	.datab(!\u_vjtag_interface|data_out [31]),
	.datac(!\u_instruction_handler|waiting_command~q ),
	.datad(!\u_vjtag_interface|data_out [30]),
	.datae(!\u_instruction_handler|read_addr_counter [15]),
	.dataf(!\u_instruction_handler|img_width[5]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_instruction_handler|read_addr_counter[15]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_instruction_handler|read_addr_counter[15]~0 .extended_lut = "off";
defparam \u_instruction_handler|read_addr_counter[15]~0 .lut_mask = 64'h0000FFFF40007FFF;
defparam \u_instruction_handler|read_addr_counter[15]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y3_N19
dffeas \u_instruction_handler|read_addr_counter[15] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u_instruction_handler|read_addr_counter[15]~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_instruction_handler|read_addr_counter [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u_instruction_handler|read_addr_counter[15] .is_wysiwyg = "true";
defparam \u_instruction_handler|read_addr_counter[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y3_N0
cyclonev_lcell_comb \u_instruction_handler|img_reciver|Add1~1 (
// Equation(s):
// \u_instruction_handler|img_reciver|Add1~1_sumout  = SUM(( \u_instruction_handler|img_reciver|o_mem_addr [2] ) + ( \u_instruction_handler|img_reciver|o_mem_addr [3] ) + ( !VCC ))
// \u_instruction_handler|img_reciver|Add1~2  = CARRY(( \u_instruction_handler|img_reciver|o_mem_addr [2] ) + ( \u_instruction_handler|img_reciver|o_mem_addr [3] ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_instruction_handler|img_reciver|o_mem_addr [3]),
	.datad(!\u_instruction_handler|img_reciver|o_mem_addr [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\u_instruction_handler|img_reciver|Add1~1_sumout ),
	.cout(\u_instruction_handler|img_reciver|Add1~2 ),
	.shareout());
// synopsys translate_off
defparam \u_instruction_handler|img_reciver|Add1~1 .extended_lut = "off";
defparam \u_instruction_handler|img_reciver|Add1~1 .lut_mask = 64'h0000F0F0000000FF;
defparam \u_instruction_handler|img_reciver|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y3_N1
dffeas \u_instruction_handler|img_reciver|o_mem_addr[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u_instruction_handler|img_reciver|Add1~1_sumout ),
	.asdata(vcc),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_instruction_handler|img_reciver|always2~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_instruction_handler|img_reciver|o_mem_addr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u_instruction_handler|img_reciver|o_mem_addr[3] .is_wysiwyg = "true";
defparam \u_instruction_handler|img_reciver|o_mem_addr[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y3_N3
cyclonev_lcell_comb \u_instruction_handler|img_reciver|Add1~5 (
// Equation(s):
// \u_instruction_handler|img_reciver|Add1~5_sumout  = SUM(( \u_instruction_handler|img_reciver|o_mem_addr[4]~DUPLICATE_q  ) + ( GND ) + ( \u_instruction_handler|img_reciver|Add1~2  ))
// \u_instruction_handler|img_reciver|Add1~6  = CARRY(( \u_instruction_handler|img_reciver|o_mem_addr[4]~DUPLICATE_q  ) + ( GND ) + ( \u_instruction_handler|img_reciver|Add1~2  ))

	.dataa(!\u_instruction_handler|img_reciver|o_mem_addr[4]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_instruction_handler|img_reciver|Add1~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_instruction_handler|img_reciver|Add1~5_sumout ),
	.cout(\u_instruction_handler|img_reciver|Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \u_instruction_handler|img_reciver|Add1~5 .extended_lut = "off";
defparam \u_instruction_handler|img_reciver|Add1~5 .lut_mask = 64'h0000FFFF00005555;
defparam \u_instruction_handler|img_reciver|Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y3_N5
dffeas \u_instruction_handler|img_reciver|o_mem_addr[4]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u_instruction_handler|img_reciver|Add1~5_sumout ),
	.asdata(vcc),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_instruction_handler|img_reciver|always2~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_instruction_handler|img_reciver|o_mem_addr[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_instruction_handler|img_reciver|o_mem_addr[4]~DUPLICATE .is_wysiwyg = "true";
defparam \u_instruction_handler|img_reciver|o_mem_addr[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y3_N6
cyclonev_lcell_comb \u_instruction_handler|img_reciver|Add1~9 (
// Equation(s):
// \u_instruction_handler|img_reciver|Add1~9_sumout  = SUM(( \u_instruction_handler|img_reciver|o_mem_addr [5] ) + ( GND ) + ( \u_instruction_handler|img_reciver|Add1~6  ))
// \u_instruction_handler|img_reciver|Add1~10  = CARRY(( \u_instruction_handler|img_reciver|o_mem_addr [5] ) + ( GND ) + ( \u_instruction_handler|img_reciver|Add1~6  ))

	.dataa(gnd),
	.datab(!\u_instruction_handler|img_reciver|o_mem_addr [5]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_instruction_handler|img_reciver|Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_instruction_handler|img_reciver|Add1~9_sumout ),
	.cout(\u_instruction_handler|img_reciver|Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \u_instruction_handler|img_reciver|Add1~9 .extended_lut = "off";
defparam \u_instruction_handler|img_reciver|Add1~9 .lut_mask = 64'h0000FFFF00003333;
defparam \u_instruction_handler|img_reciver|Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y3_N8
dffeas \u_instruction_handler|img_reciver|o_mem_addr[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u_instruction_handler|img_reciver|Add1~9_sumout ),
	.asdata(vcc),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_instruction_handler|img_reciver|always2~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_instruction_handler|img_reciver|o_mem_addr [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u_instruction_handler|img_reciver|o_mem_addr[5] .is_wysiwyg = "true";
defparam \u_instruction_handler|img_reciver|o_mem_addr[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y3_N9
cyclonev_lcell_comb \u_instruction_handler|img_reciver|Add1~13 (
// Equation(s):
// \u_instruction_handler|img_reciver|Add1~13_sumout  = SUM(( \u_instruction_handler|img_reciver|o_mem_addr [6] ) + ( GND ) + ( \u_instruction_handler|img_reciver|Add1~10  ))
// \u_instruction_handler|img_reciver|Add1~14  = CARRY(( \u_instruction_handler|img_reciver|o_mem_addr [6] ) + ( GND ) + ( \u_instruction_handler|img_reciver|Add1~10  ))

	.dataa(!\u_instruction_handler|img_reciver|o_mem_addr [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_instruction_handler|img_reciver|Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_instruction_handler|img_reciver|Add1~13_sumout ),
	.cout(\u_instruction_handler|img_reciver|Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \u_instruction_handler|img_reciver|Add1~13 .extended_lut = "off";
defparam \u_instruction_handler|img_reciver|Add1~13 .lut_mask = 64'h0000FFFF00005555;
defparam \u_instruction_handler|img_reciver|Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y3_N10
dffeas \u_instruction_handler|img_reciver|o_mem_addr[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u_instruction_handler|img_reciver|Add1~13_sumout ),
	.asdata(vcc),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_instruction_handler|img_reciver|always2~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_instruction_handler|img_reciver|o_mem_addr [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u_instruction_handler|img_reciver|o_mem_addr[6] .is_wysiwyg = "true";
defparam \u_instruction_handler|img_reciver|o_mem_addr[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y3_N12
cyclonev_lcell_comb \u_instruction_handler|img_reciver|Add1~17 (
// Equation(s):
// \u_instruction_handler|img_reciver|Add1~17_sumout  = SUM(( \u_instruction_handler|img_reciver|o_mem_addr [7] ) + ( GND ) + ( \u_instruction_handler|img_reciver|Add1~14  ))
// \u_instruction_handler|img_reciver|Add1~18  = CARRY(( \u_instruction_handler|img_reciver|o_mem_addr [7] ) + ( GND ) + ( \u_instruction_handler|img_reciver|Add1~14  ))

	.dataa(gnd),
	.datab(!\u_instruction_handler|img_reciver|o_mem_addr [7]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_instruction_handler|img_reciver|Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_instruction_handler|img_reciver|Add1~17_sumout ),
	.cout(\u_instruction_handler|img_reciver|Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \u_instruction_handler|img_reciver|Add1~17 .extended_lut = "off";
defparam \u_instruction_handler|img_reciver|Add1~17 .lut_mask = 64'h0000FFFF00003333;
defparam \u_instruction_handler|img_reciver|Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y3_N13
dffeas \u_instruction_handler|img_reciver|o_mem_addr[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u_instruction_handler|img_reciver|Add1~17_sumout ),
	.asdata(vcc),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_instruction_handler|img_reciver|always2~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_instruction_handler|img_reciver|o_mem_addr [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u_instruction_handler|img_reciver|o_mem_addr[7] .is_wysiwyg = "true";
defparam \u_instruction_handler|img_reciver|o_mem_addr[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y3_N15
cyclonev_lcell_comb \u_instruction_handler|img_reciver|Add1~21 (
// Equation(s):
// \u_instruction_handler|img_reciver|Add1~21_sumout  = SUM(( \u_instruction_handler|img_reciver|o_mem_addr [8] ) + ( GND ) + ( \u_instruction_handler|img_reciver|Add1~18  ))
// \u_instruction_handler|img_reciver|Add1~22  = CARRY(( \u_instruction_handler|img_reciver|o_mem_addr [8] ) + ( GND ) + ( \u_instruction_handler|img_reciver|Add1~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_instruction_handler|img_reciver|o_mem_addr [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_instruction_handler|img_reciver|Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_instruction_handler|img_reciver|Add1~21_sumout ),
	.cout(\u_instruction_handler|img_reciver|Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \u_instruction_handler|img_reciver|Add1~21 .extended_lut = "off";
defparam \u_instruction_handler|img_reciver|Add1~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u_instruction_handler|img_reciver|Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y3_N17
dffeas \u_instruction_handler|img_reciver|o_mem_addr[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u_instruction_handler|img_reciver|Add1~21_sumout ),
	.asdata(vcc),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_instruction_handler|img_reciver|always2~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_instruction_handler|img_reciver|o_mem_addr [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u_instruction_handler|img_reciver|o_mem_addr[8] .is_wysiwyg = "true";
defparam \u_instruction_handler|img_reciver|o_mem_addr[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y3_N18
cyclonev_lcell_comb \u_instruction_handler|img_reciver|Add1~25 (
// Equation(s):
// \u_instruction_handler|img_reciver|Add1~25_sumout  = SUM(( \u_instruction_handler|img_reciver|o_mem_addr [9] ) + ( GND ) + ( \u_instruction_handler|img_reciver|Add1~22  ))
// \u_instruction_handler|img_reciver|Add1~26  = CARRY(( \u_instruction_handler|img_reciver|o_mem_addr [9] ) + ( GND ) + ( \u_instruction_handler|img_reciver|Add1~22  ))

	.dataa(gnd),
	.datab(!\u_instruction_handler|img_reciver|o_mem_addr [9]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_instruction_handler|img_reciver|Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_instruction_handler|img_reciver|Add1~25_sumout ),
	.cout(\u_instruction_handler|img_reciver|Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \u_instruction_handler|img_reciver|Add1~25 .extended_lut = "off";
defparam \u_instruction_handler|img_reciver|Add1~25 .lut_mask = 64'h0000FFFF00003333;
defparam \u_instruction_handler|img_reciver|Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y3_N19
dffeas \u_instruction_handler|img_reciver|o_mem_addr[9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u_instruction_handler|img_reciver|Add1~25_sumout ),
	.asdata(vcc),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_instruction_handler|img_reciver|always2~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_instruction_handler|img_reciver|o_mem_addr [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u_instruction_handler|img_reciver|o_mem_addr[9] .is_wysiwyg = "true";
defparam \u_instruction_handler|img_reciver|o_mem_addr[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y3_N21
cyclonev_lcell_comb \u_instruction_handler|img_reciver|Add1~29 (
// Equation(s):
// \u_instruction_handler|img_reciver|Add1~29_sumout  = SUM(( \u_instruction_handler|img_reciver|o_mem_addr [10] ) + ( GND ) + ( \u_instruction_handler|img_reciver|Add1~26  ))
// \u_instruction_handler|img_reciver|Add1~30  = CARRY(( \u_instruction_handler|img_reciver|o_mem_addr [10] ) + ( GND ) + ( \u_instruction_handler|img_reciver|Add1~26  ))

	.dataa(!\u_instruction_handler|img_reciver|o_mem_addr [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_instruction_handler|img_reciver|Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_instruction_handler|img_reciver|Add1~29_sumout ),
	.cout(\u_instruction_handler|img_reciver|Add1~30 ),
	.shareout());
// synopsys translate_off
defparam \u_instruction_handler|img_reciver|Add1~29 .extended_lut = "off";
defparam \u_instruction_handler|img_reciver|Add1~29 .lut_mask = 64'h0000FFFF00005555;
defparam \u_instruction_handler|img_reciver|Add1~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y3_N23
dffeas \u_instruction_handler|img_reciver|o_mem_addr[10] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u_instruction_handler|img_reciver|Add1~29_sumout ),
	.asdata(vcc),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_instruction_handler|img_reciver|always2~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_instruction_handler|img_reciver|o_mem_addr [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u_instruction_handler|img_reciver|o_mem_addr[10] .is_wysiwyg = "true";
defparam \u_instruction_handler|img_reciver|o_mem_addr[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y3_N24
cyclonev_lcell_comb \u_instruction_handler|img_reciver|Add1~33 (
// Equation(s):
// \u_instruction_handler|img_reciver|Add1~33_sumout  = SUM(( \u_instruction_handler|img_reciver|o_mem_addr[11]~DUPLICATE_q  ) + ( GND ) + ( \u_instruction_handler|img_reciver|Add1~30  ))
// \u_instruction_handler|img_reciver|Add1~34  = CARRY(( \u_instruction_handler|img_reciver|o_mem_addr[11]~DUPLICATE_q  ) + ( GND ) + ( \u_instruction_handler|img_reciver|Add1~30  ))

	.dataa(gnd),
	.datab(!\u_instruction_handler|img_reciver|o_mem_addr[11]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_instruction_handler|img_reciver|Add1~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_instruction_handler|img_reciver|Add1~33_sumout ),
	.cout(\u_instruction_handler|img_reciver|Add1~34 ),
	.shareout());
// synopsys translate_off
defparam \u_instruction_handler|img_reciver|Add1~33 .extended_lut = "off";
defparam \u_instruction_handler|img_reciver|Add1~33 .lut_mask = 64'h0000FFFF00003333;
defparam \u_instruction_handler|img_reciver|Add1~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y3_N25
dffeas \u_instruction_handler|img_reciver|o_mem_addr[11]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u_instruction_handler|img_reciver|Add1~33_sumout ),
	.asdata(vcc),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_instruction_handler|img_reciver|always2~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_instruction_handler|img_reciver|o_mem_addr[11]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_instruction_handler|img_reciver|o_mem_addr[11]~DUPLICATE .is_wysiwyg = "true";
defparam \u_instruction_handler|img_reciver|o_mem_addr[11]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y3_N27
cyclonev_lcell_comb \u_instruction_handler|img_reciver|Add1~37 (
// Equation(s):
// \u_instruction_handler|img_reciver|Add1~37_sumout  = SUM(( \u_instruction_handler|img_reciver|o_mem_addr [12] ) + ( GND ) + ( \u_instruction_handler|img_reciver|Add1~34  ))
// \u_instruction_handler|img_reciver|Add1~38  = CARRY(( \u_instruction_handler|img_reciver|o_mem_addr [12] ) + ( GND ) + ( \u_instruction_handler|img_reciver|Add1~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_instruction_handler|img_reciver|o_mem_addr [12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_instruction_handler|img_reciver|Add1~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_instruction_handler|img_reciver|Add1~37_sumout ),
	.cout(\u_instruction_handler|img_reciver|Add1~38 ),
	.shareout());
// synopsys translate_off
defparam \u_instruction_handler|img_reciver|Add1~37 .extended_lut = "off";
defparam \u_instruction_handler|img_reciver|Add1~37 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u_instruction_handler|img_reciver|Add1~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y3_N28
dffeas \u_instruction_handler|img_reciver|o_mem_addr[12] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u_instruction_handler|img_reciver|Add1~37_sumout ),
	.asdata(vcc),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_instruction_handler|img_reciver|always2~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_instruction_handler|img_reciver|o_mem_addr [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u_instruction_handler|img_reciver|o_mem_addr[12] .is_wysiwyg = "true";
defparam \u_instruction_handler|img_reciver|o_mem_addr[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y3_N30
cyclonev_lcell_comb \u_instruction_handler|img_reciver|Add1~41 (
// Equation(s):
// \u_instruction_handler|img_reciver|Add1~41_sumout  = SUM(( \u_instruction_handler|img_reciver|o_mem_addr [13] ) + ( GND ) + ( \u_instruction_handler|img_reciver|Add1~38  ))
// \u_instruction_handler|img_reciver|Add1~42  = CARRY(( \u_instruction_handler|img_reciver|o_mem_addr [13] ) + ( GND ) + ( \u_instruction_handler|img_reciver|Add1~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_instruction_handler|img_reciver|o_mem_addr [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_instruction_handler|img_reciver|Add1~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_instruction_handler|img_reciver|Add1~41_sumout ),
	.cout(\u_instruction_handler|img_reciver|Add1~42 ),
	.shareout());
// synopsys translate_off
defparam \u_instruction_handler|img_reciver|Add1~41 .extended_lut = "off";
defparam \u_instruction_handler|img_reciver|Add1~41 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u_instruction_handler|img_reciver|Add1~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y3_N31
dffeas \u_instruction_handler|img_reciver|o_mem_addr[13] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u_instruction_handler|img_reciver|Add1~41_sumout ),
	.asdata(vcc),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_instruction_handler|img_reciver|always2~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_instruction_handler|img_reciver|o_mem_addr [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u_instruction_handler|img_reciver|o_mem_addr[13] .is_wysiwyg = "true";
defparam \u_instruction_handler|img_reciver|o_mem_addr[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y3_N33
cyclonev_lcell_comb \u_instruction_handler|img_reciver|Add1~45 (
// Equation(s):
// \u_instruction_handler|img_reciver|Add1~45_sumout  = SUM(( \u_instruction_handler|img_reciver|o_mem_addr [14] ) + ( GND ) + ( \u_instruction_handler|img_reciver|Add1~42  ))
// \u_instruction_handler|img_reciver|Add1~46  = CARRY(( \u_instruction_handler|img_reciver|o_mem_addr [14] ) + ( GND ) + ( \u_instruction_handler|img_reciver|Add1~42  ))

	.dataa(!\u_instruction_handler|img_reciver|o_mem_addr [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_instruction_handler|img_reciver|Add1~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_instruction_handler|img_reciver|Add1~45_sumout ),
	.cout(\u_instruction_handler|img_reciver|Add1~46 ),
	.shareout());
// synopsys translate_off
defparam \u_instruction_handler|img_reciver|Add1~45 .extended_lut = "off";
defparam \u_instruction_handler|img_reciver|Add1~45 .lut_mask = 64'h0000FFFF00005555;
defparam \u_instruction_handler|img_reciver|Add1~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y3_N35
dffeas \u_instruction_handler|img_reciver|o_mem_addr[14] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u_instruction_handler|img_reciver|Add1~45_sumout ),
	.asdata(vcc),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_instruction_handler|img_reciver|always2~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_instruction_handler|img_reciver|o_mem_addr [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u_instruction_handler|img_reciver|o_mem_addr[14] .is_wysiwyg = "true";
defparam \u_instruction_handler|img_reciver|o_mem_addr[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y3_N36
cyclonev_lcell_comb \u_instruction_handler|img_reciver|Add1~49 (
// Equation(s):
// \u_instruction_handler|img_reciver|Add1~49_sumout  = SUM(( \u_instruction_handler|img_reciver|o_mem_addr [15] ) + ( GND ) + ( \u_instruction_handler|img_reciver|Add1~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_instruction_handler|img_reciver|o_mem_addr [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_instruction_handler|img_reciver|Add1~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_instruction_handler|img_reciver|Add1~49_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_instruction_handler|img_reciver|Add1~49 .extended_lut = "off";
defparam \u_instruction_handler|img_reciver|Add1~49 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u_instruction_handler|img_reciver|Add1~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y3_N38
dffeas \u_instruction_handler|img_reciver|o_mem_addr[15] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u_instruction_handler|img_reciver|Add1~49_sumout ),
	.asdata(vcc),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_instruction_handler|img_reciver|always2~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_instruction_handler|img_reciver|o_mem_addr [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u_instruction_handler|img_reciver|o_mem_addr[15] .is_wysiwyg = "true";
defparam \u_instruction_handler|img_reciver|o_mem_addr[15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y1_N0
cyclonev_lcell_comb \u_address_controller|Add0~77 (
// Equation(s):
// \u_address_controller|Add0~77_sumout  = SUM(( \u_address_controller|debounce_cnt_inc [0] ) + ( VCC ) + ( !VCC ))
// \u_address_controller|Add0~78  = CARRY(( \u_address_controller|debounce_cnt_inc [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_address_controller|debounce_cnt_inc [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\u_address_controller|Add0~77_sumout ),
	.cout(\u_address_controller|Add0~78 ),
	.shareout());
// synopsys translate_off
defparam \u_address_controller|Add0~77 .extended_lut = "off";
defparam \u_address_controller|Add0~77 .lut_mask = 64'h0000000000000F0F;
defparam \u_address_controller|Add0~77 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N18
cyclonev_io_ibuf \KEY[1]~input (
	.i(KEY[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[1]~input_o ));
// synopsys translate_off
defparam \KEY[1]~input .bus_hold = "false";
defparam \KEY[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X35_Y1_N51
cyclonev_lcell_comb \u_address_controller|key_inc_sync1~0 (
// Equation(s):
// \u_address_controller|key_inc_sync1~0_combout  = ( !\KEY[1]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\KEY[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_address_controller|key_inc_sync1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_address_controller|key_inc_sync1~0 .extended_lut = "off";
defparam \u_address_controller|key_inc_sync1~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \u_address_controller|key_inc_sync1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y1_N53
dffeas \u_address_controller|key_inc_sync1 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u_address_controller|key_inc_sync1~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_address_controller|key_inc_sync1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_address_controller|key_inc_sync1 .is_wysiwyg = "true";
defparam \u_address_controller|key_inc_sync1 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y1_N17
dffeas \u_address_controller|key_inc_sync2 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_address_controller|key_inc_sync1~q ),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_address_controller|key_inc_sync2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_address_controller|key_inc_sync2 .is_wysiwyg = "true";
defparam \u_address_controller|key_inc_sync2 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y1_N15
cyclonev_lcell_comb \u_address_controller|debounce_cnt_inc[2]~1 (
// Equation(s):
// \u_address_controller|debounce_cnt_inc[2]~1_combout  = ( \u_address_controller|key_inc_stable~q  & ( (!\u_address_controller|debounce_cnt_inc[2]~0_combout ) # (\u_address_controller|key_inc_sync2~q ) ) ) # ( !\u_address_controller|key_inc_stable~q  & ( 
// (!\u_address_controller|debounce_cnt_inc[2]~0_combout ) # (!\u_address_controller|key_inc_sync2~q ) ) )

	.dataa(!\u_address_controller|debounce_cnt_inc[2]~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u_address_controller|key_inc_sync2~q ),
	.datae(gnd),
	.dataf(!\u_address_controller|key_inc_stable~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_address_controller|debounce_cnt_inc[2]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_address_controller|debounce_cnt_inc[2]~1 .extended_lut = "off";
defparam \u_address_controller|debounce_cnt_inc[2]~1 .lut_mask = 64'hFFAAFFAAAAFFAAFF;
defparam \u_address_controller|debounce_cnt_inc[2]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y1_N2
dffeas \u_address_controller|debounce_cnt_inc[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u_address_controller|Add0~77_sumout ),
	.asdata(vcc),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u_address_controller|debounce_cnt_inc[2]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_address_controller|debounce_cnt_inc [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_address_controller|debounce_cnt_inc[0] .is_wysiwyg = "true";
defparam \u_address_controller|debounce_cnt_inc[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y1_N3
cyclonev_lcell_comb \u_address_controller|Add0~73 (
// Equation(s):
// \u_address_controller|Add0~73_sumout  = SUM(( \u_address_controller|debounce_cnt_inc [1] ) + ( GND ) + ( \u_address_controller|Add0~78  ))
// \u_address_controller|Add0~74  = CARRY(( \u_address_controller|debounce_cnt_inc [1] ) + ( GND ) + ( \u_address_controller|Add0~78  ))

	.dataa(!\u_address_controller|debounce_cnt_inc [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_address_controller|Add0~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_address_controller|Add0~73_sumout ),
	.cout(\u_address_controller|Add0~74 ),
	.shareout());
// synopsys translate_off
defparam \u_address_controller|Add0~73 .extended_lut = "off";
defparam \u_address_controller|Add0~73 .lut_mask = 64'h0000FFFF00005555;
defparam \u_address_controller|Add0~73 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y1_N5
dffeas \u_address_controller|debounce_cnt_inc[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u_address_controller|Add0~73_sumout ),
	.asdata(vcc),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u_address_controller|debounce_cnt_inc[2]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_address_controller|debounce_cnt_inc [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_address_controller|debounce_cnt_inc[1] .is_wysiwyg = "true";
defparam \u_address_controller|debounce_cnt_inc[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y1_N6
cyclonev_lcell_comb \u_address_controller|Add0~69 (
// Equation(s):
// \u_address_controller|Add0~69_sumout  = SUM(( \u_address_controller|debounce_cnt_inc [2] ) + ( GND ) + ( \u_address_controller|Add0~74  ))
// \u_address_controller|Add0~70  = CARRY(( \u_address_controller|debounce_cnt_inc [2] ) + ( GND ) + ( \u_address_controller|Add0~74  ))

	.dataa(gnd),
	.datab(!\u_address_controller|debounce_cnt_inc [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_address_controller|Add0~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_address_controller|Add0~69_sumout ),
	.cout(\u_address_controller|Add0~70 ),
	.shareout());
// synopsys translate_off
defparam \u_address_controller|Add0~69 .extended_lut = "off";
defparam \u_address_controller|Add0~69 .lut_mask = 64'h0000FFFF00003333;
defparam \u_address_controller|Add0~69 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y1_N8
dffeas \u_address_controller|debounce_cnt_inc[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u_address_controller|Add0~69_sumout ),
	.asdata(vcc),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u_address_controller|debounce_cnt_inc[2]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_address_controller|debounce_cnt_inc [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_address_controller|debounce_cnt_inc[2] .is_wysiwyg = "true";
defparam \u_address_controller|debounce_cnt_inc[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y1_N9
cyclonev_lcell_comb \u_address_controller|Add0~65 (
// Equation(s):
// \u_address_controller|Add0~65_sumout  = SUM(( \u_address_controller|debounce_cnt_inc [3] ) + ( GND ) + ( \u_address_controller|Add0~70  ))
// \u_address_controller|Add0~66  = CARRY(( \u_address_controller|debounce_cnt_inc [3] ) + ( GND ) + ( \u_address_controller|Add0~70  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_address_controller|debounce_cnt_inc [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_address_controller|Add0~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_address_controller|Add0~65_sumout ),
	.cout(\u_address_controller|Add0~66 ),
	.shareout());
// synopsys translate_off
defparam \u_address_controller|Add0~65 .extended_lut = "off";
defparam \u_address_controller|Add0~65 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u_address_controller|Add0~65 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y1_N11
dffeas \u_address_controller|debounce_cnt_inc[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u_address_controller|Add0~65_sumout ),
	.asdata(vcc),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u_address_controller|debounce_cnt_inc[2]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_address_controller|debounce_cnt_inc [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u_address_controller|debounce_cnt_inc[3] .is_wysiwyg = "true";
defparam \u_address_controller|debounce_cnt_inc[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y1_N12
cyclonev_lcell_comb \u_address_controller|Add0~61 (
// Equation(s):
// \u_address_controller|Add0~61_sumout  = SUM(( \u_address_controller|debounce_cnt_inc [4] ) + ( GND ) + ( \u_address_controller|Add0~66  ))
// \u_address_controller|Add0~62  = CARRY(( \u_address_controller|debounce_cnt_inc [4] ) + ( GND ) + ( \u_address_controller|Add0~66  ))

	.dataa(gnd),
	.datab(!\u_address_controller|debounce_cnt_inc [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_address_controller|Add0~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_address_controller|Add0~61_sumout ),
	.cout(\u_address_controller|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \u_address_controller|Add0~61 .extended_lut = "off";
defparam \u_address_controller|Add0~61 .lut_mask = 64'h0000FFFF00003333;
defparam \u_address_controller|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y1_N14
dffeas \u_address_controller|debounce_cnt_inc[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u_address_controller|Add0~61_sumout ),
	.asdata(vcc),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u_address_controller|debounce_cnt_inc[2]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_address_controller|debounce_cnt_inc [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u_address_controller|debounce_cnt_inc[4] .is_wysiwyg = "true";
defparam \u_address_controller|debounce_cnt_inc[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y1_N15
cyclonev_lcell_comb \u_address_controller|Add0~33 (
// Equation(s):
// \u_address_controller|Add0~33_sumout  = SUM(( \u_address_controller|debounce_cnt_inc [5] ) + ( GND ) + ( \u_address_controller|Add0~62  ))
// \u_address_controller|Add0~34  = CARRY(( \u_address_controller|debounce_cnt_inc [5] ) + ( GND ) + ( \u_address_controller|Add0~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_address_controller|debounce_cnt_inc [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_address_controller|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_address_controller|Add0~33_sumout ),
	.cout(\u_address_controller|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \u_address_controller|Add0~33 .extended_lut = "off";
defparam \u_address_controller|Add0~33 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u_address_controller|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y1_N16
dffeas \u_address_controller|debounce_cnt_inc[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u_address_controller|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u_address_controller|debounce_cnt_inc[2]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_address_controller|debounce_cnt_inc [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u_address_controller|debounce_cnt_inc[5] .is_wysiwyg = "true";
defparam \u_address_controller|debounce_cnt_inc[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y1_N18
cyclonev_lcell_comb \u_address_controller|Add0~37 (
// Equation(s):
// \u_address_controller|Add0~37_sumout  = SUM(( \u_address_controller|debounce_cnt_inc [6] ) + ( GND ) + ( \u_address_controller|Add0~34  ))
// \u_address_controller|Add0~38  = CARRY(( \u_address_controller|debounce_cnt_inc [6] ) + ( GND ) + ( \u_address_controller|Add0~34  ))

	.dataa(gnd),
	.datab(!\u_address_controller|debounce_cnt_inc [6]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_address_controller|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_address_controller|Add0~37_sumout ),
	.cout(\u_address_controller|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \u_address_controller|Add0~37 .extended_lut = "off";
defparam \u_address_controller|Add0~37 .lut_mask = 64'h0000FFFF00003333;
defparam \u_address_controller|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y1_N19
dffeas \u_address_controller|debounce_cnt_inc[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u_address_controller|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u_address_controller|debounce_cnt_inc[2]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_address_controller|debounce_cnt_inc [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u_address_controller|debounce_cnt_inc[6] .is_wysiwyg = "true";
defparam \u_address_controller|debounce_cnt_inc[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y1_N21
cyclonev_lcell_comb \u_address_controller|Add0~41 (
// Equation(s):
// \u_address_controller|Add0~41_sumout  = SUM(( \u_address_controller|debounce_cnt_inc [7] ) + ( GND ) + ( \u_address_controller|Add0~38  ))
// \u_address_controller|Add0~42  = CARRY(( \u_address_controller|debounce_cnt_inc [7] ) + ( GND ) + ( \u_address_controller|Add0~38  ))

	.dataa(!\u_address_controller|debounce_cnt_inc [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_address_controller|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_address_controller|Add0~41_sumout ),
	.cout(\u_address_controller|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \u_address_controller|Add0~41 .extended_lut = "off";
defparam \u_address_controller|Add0~41 .lut_mask = 64'h0000FFFF00005555;
defparam \u_address_controller|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y1_N23
dffeas \u_address_controller|debounce_cnt_inc[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u_address_controller|Add0~41_sumout ),
	.asdata(vcc),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u_address_controller|debounce_cnt_inc[2]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_address_controller|debounce_cnt_inc [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u_address_controller|debounce_cnt_inc[7] .is_wysiwyg = "true";
defparam \u_address_controller|debounce_cnt_inc[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y1_N24
cyclonev_lcell_comb \u_address_controller|Add0~29 (
// Equation(s):
// \u_address_controller|Add0~29_sumout  = SUM(( \u_address_controller|debounce_cnt_inc [8] ) + ( GND ) + ( \u_address_controller|Add0~42  ))
// \u_address_controller|Add0~30  = CARRY(( \u_address_controller|debounce_cnt_inc [8] ) + ( GND ) + ( \u_address_controller|Add0~42  ))

	.dataa(gnd),
	.datab(!\u_address_controller|debounce_cnt_inc [8]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_address_controller|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_address_controller|Add0~29_sumout ),
	.cout(\u_address_controller|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \u_address_controller|Add0~29 .extended_lut = "off";
defparam \u_address_controller|Add0~29 .lut_mask = 64'h0000FFFF00003333;
defparam \u_address_controller|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y1_N25
dffeas \u_address_controller|debounce_cnt_inc[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u_address_controller|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u_address_controller|debounce_cnt_inc[2]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_address_controller|debounce_cnt_inc [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u_address_controller|debounce_cnt_inc[8] .is_wysiwyg = "true";
defparam \u_address_controller|debounce_cnt_inc[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y1_N27
cyclonev_lcell_comb \u_address_controller|Add0~13 (
// Equation(s):
// \u_address_controller|Add0~13_sumout  = SUM(( \u_address_controller|debounce_cnt_inc [9] ) + ( GND ) + ( \u_address_controller|Add0~30  ))
// \u_address_controller|Add0~14  = CARRY(( \u_address_controller|debounce_cnt_inc [9] ) + ( GND ) + ( \u_address_controller|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_address_controller|debounce_cnt_inc [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_address_controller|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_address_controller|Add0~13_sumout ),
	.cout(\u_address_controller|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \u_address_controller|Add0~13 .extended_lut = "off";
defparam \u_address_controller|Add0~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u_address_controller|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y1_N28
dffeas \u_address_controller|debounce_cnt_inc[9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u_address_controller|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u_address_controller|debounce_cnt_inc[2]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_address_controller|debounce_cnt_inc [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u_address_controller|debounce_cnt_inc[9] .is_wysiwyg = "true";
defparam \u_address_controller|debounce_cnt_inc[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y1_N30
cyclonev_lcell_comb \u_address_controller|Add0~17 (
// Equation(s):
// \u_address_controller|Add0~17_sumout  = SUM(( \u_address_controller|debounce_cnt_inc [10] ) + ( GND ) + ( \u_address_controller|Add0~14  ))
// \u_address_controller|Add0~18  = CARRY(( \u_address_controller|debounce_cnt_inc [10] ) + ( GND ) + ( \u_address_controller|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_address_controller|debounce_cnt_inc [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_address_controller|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_address_controller|Add0~17_sumout ),
	.cout(\u_address_controller|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \u_address_controller|Add0~17 .extended_lut = "off";
defparam \u_address_controller|Add0~17 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u_address_controller|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y1_N31
dffeas \u_address_controller|debounce_cnt_inc[10] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u_address_controller|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u_address_controller|debounce_cnt_inc[2]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_address_controller|debounce_cnt_inc [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u_address_controller|debounce_cnt_inc[10] .is_wysiwyg = "true";
defparam \u_address_controller|debounce_cnt_inc[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y1_N35
dffeas \u_address_controller|debounce_cnt_inc[11] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u_address_controller|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u_address_controller|debounce_cnt_inc[2]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_address_controller|debounce_cnt_inc [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u_address_controller|debounce_cnt_inc[11] .is_wysiwyg = "true";
defparam \u_address_controller|debounce_cnt_inc[11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y1_N33
cyclonev_lcell_comb \u_address_controller|Add0~21 (
// Equation(s):
// \u_address_controller|Add0~21_sumout  = SUM(( \u_address_controller|debounce_cnt_inc [11] ) + ( GND ) + ( \u_address_controller|Add0~18  ))
// \u_address_controller|Add0~22  = CARRY(( \u_address_controller|debounce_cnt_inc [11] ) + ( GND ) + ( \u_address_controller|Add0~18  ))

	.dataa(!\u_address_controller|debounce_cnt_inc [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_address_controller|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_address_controller|Add0~21_sumout ),
	.cout(\u_address_controller|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \u_address_controller|Add0~21 .extended_lut = "off";
defparam \u_address_controller|Add0~21 .lut_mask = 64'h0000FFFF00005555;
defparam \u_address_controller|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y1_N34
dffeas \u_address_controller|debounce_cnt_inc[11]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u_address_controller|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u_address_controller|debounce_cnt_inc[2]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_address_controller|debounce_cnt_inc[11]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_address_controller|debounce_cnt_inc[11]~DUPLICATE .is_wysiwyg = "true";
defparam \u_address_controller|debounce_cnt_inc[11]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y1_N22
dffeas \u_address_controller|debounce_cnt_inc[7]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u_address_controller|Add0~41_sumout ),
	.asdata(vcc),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u_address_controller|debounce_cnt_inc[2]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_address_controller|debounce_cnt_inc[7]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_address_controller|debounce_cnt_inc[7]~DUPLICATE .is_wysiwyg = "true";
defparam \u_address_controller|debounce_cnt_inc[7]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y1_N36
cyclonev_lcell_comb \u_address_controller|LessThan0~0 (
// Equation(s):
// \u_address_controller|LessThan0~0_combout  = ( \u_address_controller|debounce_cnt_inc [6] & ( \u_address_controller|debounce_cnt_inc [8] ) ) # ( !\u_address_controller|debounce_cnt_inc [6] & ( (\u_address_controller|debounce_cnt_inc [8] & 
// ((\u_address_controller|debounce_cnt_inc[7]~DUPLICATE_q ) # (\u_address_controller|debounce_cnt_inc [5]))) ) )

	.dataa(gnd),
	.datab(!\u_address_controller|debounce_cnt_inc [5]),
	.datac(!\u_address_controller|debounce_cnt_inc[7]~DUPLICATE_q ),
	.datad(!\u_address_controller|debounce_cnt_inc [8]),
	.datae(gnd),
	.dataf(!\u_address_controller|debounce_cnt_inc [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_address_controller|LessThan0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_address_controller|LessThan0~0 .extended_lut = "off";
defparam \u_address_controller|LessThan0~0 .lut_mask = 64'h003F003F00FF00FF;
defparam \u_address_controller|LessThan0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y1_N36
cyclonev_lcell_comb \u_address_controller|Add0~25 (
// Equation(s):
// \u_address_controller|Add0~25_sumout  = SUM(( \u_address_controller|debounce_cnt_inc [12] ) + ( GND ) + ( \u_address_controller|Add0~22  ))
// \u_address_controller|Add0~26  = CARRY(( \u_address_controller|debounce_cnt_inc [12] ) + ( GND ) + ( \u_address_controller|Add0~22  ))

	.dataa(gnd),
	.datab(!\u_address_controller|debounce_cnt_inc [12]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_address_controller|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_address_controller|Add0~25_sumout ),
	.cout(\u_address_controller|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \u_address_controller|Add0~25 .extended_lut = "off";
defparam \u_address_controller|Add0~25 .lut_mask = 64'h0000FFFF00003333;
defparam \u_address_controller|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y1_N37
dffeas \u_address_controller|debounce_cnt_inc[12] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u_address_controller|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u_address_controller|debounce_cnt_inc[2]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_address_controller|debounce_cnt_inc [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u_address_controller|debounce_cnt_inc[12] .is_wysiwyg = "true";
defparam \u_address_controller|debounce_cnt_inc[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y1_N54
cyclonev_lcell_comb \u_address_controller|LessThan0~1 (
// Equation(s):
// \u_address_controller|LessThan0~1_combout  = ( !\u_address_controller|LessThan0~0_combout  & ( !\u_address_controller|debounce_cnt_inc [12] & ( (!\u_address_controller|debounce_cnt_inc [10] & (!\u_address_controller|debounce_cnt_inc[11]~DUPLICATE_q  & 
// !\u_address_controller|debounce_cnt_inc [9])) ) ) )

	.dataa(!\u_address_controller|debounce_cnt_inc [10]),
	.datab(!\u_address_controller|debounce_cnt_inc[11]~DUPLICATE_q ),
	.datac(!\u_address_controller|debounce_cnt_inc [9]),
	.datad(gnd),
	.datae(!\u_address_controller|LessThan0~0_combout ),
	.dataf(!\u_address_controller|debounce_cnt_inc [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_address_controller|LessThan0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_address_controller|LessThan0~1 .extended_lut = "off";
defparam \u_address_controller|LessThan0~1 .lut_mask = 64'h8080000000000000;
defparam \u_address_controller|LessThan0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y1_N39
cyclonev_lcell_comb \u_address_controller|Add0~9 (
// Equation(s):
// \u_address_controller|Add0~9_sumout  = SUM(( \u_address_controller|debounce_cnt_inc [13] ) + ( GND ) + ( \u_address_controller|Add0~26  ))
// \u_address_controller|Add0~10  = CARRY(( \u_address_controller|debounce_cnt_inc [13] ) + ( GND ) + ( \u_address_controller|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_address_controller|debounce_cnt_inc [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_address_controller|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_address_controller|Add0~9_sumout ),
	.cout(\u_address_controller|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \u_address_controller|Add0~9 .extended_lut = "off";
defparam \u_address_controller|Add0~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u_address_controller|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y1_N41
dffeas \u_address_controller|debounce_cnt_inc[13] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u_address_controller|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u_address_controller|debounce_cnt_inc[2]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_address_controller|debounce_cnt_inc [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u_address_controller|debounce_cnt_inc[13] .is_wysiwyg = "true";
defparam \u_address_controller|debounce_cnt_inc[13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y1_N42
cyclonev_lcell_comb \u_address_controller|Add0~5 (
// Equation(s):
// \u_address_controller|Add0~5_sumout  = SUM(( \u_address_controller|debounce_cnt_inc [14] ) + ( GND ) + ( \u_address_controller|Add0~10  ))
// \u_address_controller|Add0~6  = CARRY(( \u_address_controller|debounce_cnt_inc [14] ) + ( GND ) + ( \u_address_controller|Add0~10  ))

	.dataa(gnd),
	.datab(!\u_address_controller|debounce_cnt_inc [14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_address_controller|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_address_controller|Add0~5_sumout ),
	.cout(\u_address_controller|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \u_address_controller|Add0~5 .extended_lut = "off";
defparam \u_address_controller|Add0~5 .lut_mask = 64'h0000FFFF00003333;
defparam \u_address_controller|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y1_N43
dffeas \u_address_controller|debounce_cnt_inc[14] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u_address_controller|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u_address_controller|debounce_cnt_inc[2]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_address_controller|debounce_cnt_inc [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u_address_controller|debounce_cnt_inc[14] .is_wysiwyg = "true";
defparam \u_address_controller|debounce_cnt_inc[14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y1_N45
cyclonev_lcell_comb \u_address_controller|Add0~45 (
// Equation(s):
// \u_address_controller|Add0~45_sumout  = SUM(( \u_address_controller|debounce_cnt_inc[15]~DUPLICATE_q  ) + ( GND ) + ( \u_address_controller|Add0~6  ))
// \u_address_controller|Add0~46  = CARRY(( \u_address_controller|debounce_cnt_inc[15]~DUPLICATE_q  ) + ( GND ) + ( \u_address_controller|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_address_controller|debounce_cnt_inc[15]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_address_controller|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_address_controller|Add0~45_sumout ),
	.cout(\u_address_controller|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \u_address_controller|Add0~45 .extended_lut = "off";
defparam \u_address_controller|Add0~45 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u_address_controller|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y1_N47
dffeas \u_address_controller|debounce_cnt_inc[15]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u_address_controller|Add0~45_sumout ),
	.asdata(vcc),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u_address_controller|debounce_cnt_inc[2]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_address_controller|debounce_cnt_inc[15]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_address_controller|debounce_cnt_inc[15]~DUPLICATE .is_wysiwyg = "true";
defparam \u_address_controller|debounce_cnt_inc[15]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y1_N48
cyclonev_lcell_comb \u_address_controller|Add0~49 (
// Equation(s):
// \u_address_controller|Add0~49_sumout  = SUM(( \u_address_controller|debounce_cnt_inc [16] ) + ( GND ) + ( \u_address_controller|Add0~46  ))
// \u_address_controller|Add0~50  = CARRY(( \u_address_controller|debounce_cnt_inc [16] ) + ( GND ) + ( \u_address_controller|Add0~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_address_controller|debounce_cnt_inc [16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_address_controller|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_address_controller|Add0~49_sumout ),
	.cout(\u_address_controller|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \u_address_controller|Add0~49 .extended_lut = "off";
defparam \u_address_controller|Add0~49 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u_address_controller|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y1_N50
dffeas \u_address_controller|debounce_cnt_inc[16] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u_address_controller|Add0~49_sumout ),
	.asdata(vcc),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u_address_controller|debounce_cnt_inc[2]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_address_controller|debounce_cnt_inc [16]),
	.prn(vcc));
// synopsys translate_off
defparam \u_address_controller|debounce_cnt_inc[16] .is_wysiwyg = "true";
defparam \u_address_controller|debounce_cnt_inc[16] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y1_N51
cyclonev_lcell_comb \u_address_controller|Add0~53 (
// Equation(s):
// \u_address_controller|Add0~53_sumout  = SUM(( \u_address_controller|debounce_cnt_inc [17] ) + ( GND ) + ( \u_address_controller|Add0~50  ))
// \u_address_controller|Add0~54  = CARRY(( \u_address_controller|debounce_cnt_inc [17] ) + ( GND ) + ( \u_address_controller|Add0~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_address_controller|debounce_cnt_inc [17]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_address_controller|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_address_controller|Add0~53_sumout ),
	.cout(\u_address_controller|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \u_address_controller|Add0~53 .extended_lut = "off";
defparam \u_address_controller|Add0~53 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u_address_controller|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y1_N52
dffeas \u_address_controller|debounce_cnt_inc[17] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u_address_controller|Add0~53_sumout ),
	.asdata(vcc),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u_address_controller|debounce_cnt_inc[2]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_address_controller|debounce_cnt_inc [17]),
	.prn(vcc));
// synopsys translate_off
defparam \u_address_controller|debounce_cnt_inc[17] .is_wysiwyg = "true";
defparam \u_address_controller|debounce_cnt_inc[17] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y1_N54
cyclonev_lcell_comb \u_address_controller|Add0~57 (
// Equation(s):
// \u_address_controller|Add0~57_sumout  = SUM(( \u_address_controller|debounce_cnt_inc [18] ) + ( GND ) + ( \u_address_controller|Add0~54  ))
// \u_address_controller|Add0~58  = CARRY(( \u_address_controller|debounce_cnt_inc [18] ) + ( GND ) + ( \u_address_controller|Add0~54  ))

	.dataa(gnd),
	.datab(!\u_address_controller|debounce_cnt_inc [18]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_address_controller|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_address_controller|Add0~57_sumout ),
	.cout(\u_address_controller|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \u_address_controller|Add0~57 .extended_lut = "off";
defparam \u_address_controller|Add0~57 .lut_mask = 64'h0000FFFF00003333;
defparam \u_address_controller|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y1_N55
dffeas \u_address_controller|debounce_cnt_inc[18] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u_address_controller|Add0~57_sumout ),
	.asdata(vcc),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u_address_controller|debounce_cnt_inc[2]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_address_controller|debounce_cnt_inc [18]),
	.prn(vcc));
// synopsys translate_off
defparam \u_address_controller|debounce_cnt_inc[18] .is_wysiwyg = "true";
defparam \u_address_controller|debounce_cnt_inc[18] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y1_N57
cyclonev_lcell_comb \u_address_controller|Add0~1 (
// Equation(s):
// \u_address_controller|Add0~1_sumout  = SUM(( \u_address_controller|debounce_cnt_inc [19] ) + ( GND ) + ( \u_address_controller|Add0~58  ))

	.dataa(!\u_address_controller|debounce_cnt_inc [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_address_controller|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_address_controller|Add0~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_address_controller|Add0~1 .extended_lut = "off";
defparam \u_address_controller|Add0~1 .lut_mask = 64'h0000FFFF00005555;
defparam \u_address_controller|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y1_N58
dffeas \u_address_controller|debounce_cnt_inc[19] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u_address_controller|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u_address_controller|debounce_cnt_inc[2]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_address_controller|debounce_cnt_inc [19]),
	.prn(vcc));
// synopsys translate_off
defparam \u_address_controller|debounce_cnt_inc[19] .is_wysiwyg = "true";
defparam \u_address_controller|debounce_cnt_inc[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y1_N40
dffeas \u_address_controller|debounce_cnt_inc[13]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u_address_controller|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u_address_controller|debounce_cnt_inc[2]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_address_controller|debounce_cnt_inc[13]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_address_controller|debounce_cnt_inc[13]~DUPLICATE .is_wysiwyg = "true";
defparam \u_address_controller|debounce_cnt_inc[13]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y1_N49
dffeas \u_address_controller|debounce_cnt_inc[16]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u_address_controller|Add0~49_sumout ),
	.asdata(vcc),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u_address_controller|debounce_cnt_inc[2]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_address_controller|debounce_cnt_inc[16]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_address_controller|debounce_cnt_inc[16]~DUPLICATE .is_wysiwyg = "true";
defparam \u_address_controller|debounce_cnt_inc[16]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y1_N46
dffeas \u_address_controller|debounce_cnt_inc[15] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u_address_controller|Add0~45_sumout ),
	.asdata(vcc),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u_address_controller|debounce_cnt_inc[2]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_address_controller|debounce_cnt_inc [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u_address_controller|debounce_cnt_inc[15] .is_wysiwyg = "true";
defparam \u_address_controller|debounce_cnt_inc[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y1_N39
cyclonev_lcell_comb \u_address_controller|LessThan0~2 (
// Equation(s):
// \u_address_controller|LessThan0~2_combout  = ( \u_address_controller|debounce_cnt_inc [15] & ( (\u_address_controller|debounce_cnt_inc [17] & (\u_address_controller|debounce_cnt_inc[16]~DUPLICATE_q  & \u_address_controller|debounce_cnt_inc [18])) ) )

	.dataa(!\u_address_controller|debounce_cnt_inc [17]),
	.datab(gnd),
	.datac(!\u_address_controller|debounce_cnt_inc[16]~DUPLICATE_q ),
	.datad(!\u_address_controller|debounce_cnt_inc [18]),
	.datae(gnd),
	.dataf(!\u_address_controller|debounce_cnt_inc [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_address_controller|LessThan0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_address_controller|LessThan0~2 .extended_lut = "off";
defparam \u_address_controller|LessThan0~2 .lut_mask = 64'h0000000000050005;
defparam \u_address_controller|LessThan0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y1_N48
cyclonev_lcell_comb \u_address_controller|debounce_cnt_inc[2]~0 (
// Equation(s):
// \u_address_controller|debounce_cnt_inc[2]~0_combout  = ( \u_address_controller|LessThan0~2_combout  & ( (!\u_address_controller|debounce_cnt_inc [19] & (!\u_address_controller|debounce_cnt_inc [14] & 
// ((!\u_address_controller|debounce_cnt_inc[13]~DUPLICATE_q ) # (\u_address_controller|LessThan0~1_combout )))) ) ) # ( !\u_address_controller|LessThan0~2_combout  & ( !\u_address_controller|debounce_cnt_inc [19] ) )

	.dataa(!\u_address_controller|LessThan0~1_combout ),
	.datab(!\u_address_controller|debounce_cnt_inc [19]),
	.datac(!\u_address_controller|debounce_cnt_inc[13]~DUPLICATE_q ),
	.datad(!\u_address_controller|debounce_cnt_inc [14]),
	.datae(gnd),
	.dataf(!\u_address_controller|LessThan0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_address_controller|debounce_cnt_inc[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_address_controller|debounce_cnt_inc[2]~0 .extended_lut = "off";
defparam \u_address_controller|debounce_cnt_inc[2]~0 .lut_mask = 64'hCCCCCCCCC400C400;
defparam \u_address_controller|debounce_cnt_inc[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y1_N12
cyclonev_lcell_comb \u_address_controller|key_inc_stable~0 (
// Equation(s):
// \u_address_controller|key_inc_stable~0_combout  = (!\u_address_controller|debounce_cnt_inc[2]~0_combout  & (\u_address_controller|key_inc_sync2~q )) # (\u_address_controller|debounce_cnt_inc[2]~0_combout  & ((\u_address_controller|key_inc_stable~q )))

	.dataa(!\u_address_controller|debounce_cnt_inc[2]~0_combout ),
	.datab(!\u_address_controller|key_inc_sync2~q ),
	.datac(gnd),
	.datad(!\u_address_controller|key_inc_stable~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_address_controller|key_inc_stable~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_address_controller|key_inc_stable~0 .extended_lut = "off";
defparam \u_address_controller|key_inc_stable~0 .lut_mask = 64'h2277227722772277;
defparam \u_address_controller|key_inc_stable~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y1_N13
dffeas \u_address_controller|key_inc_stable (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u_address_controller|key_inc_stable~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_address_controller|key_inc_stable~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_address_controller|key_inc_stable .is_wysiwyg = "true";
defparam \u_address_controller|key_inc_stable .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y3_N57
cyclonev_lcell_comb \u_address_controller|key_inc_prev~feeder (
// Equation(s):
// \u_address_controller|key_inc_prev~feeder_combout  = ( \u_address_controller|key_inc_stable~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_address_controller|key_inc_stable~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_address_controller|key_inc_prev~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_address_controller|key_inc_prev~feeder .extended_lut = "off";
defparam \u_address_controller|key_inc_prev~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u_address_controller|key_inc_prev~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y3_N58
dffeas \u_address_controller|key_inc_prev~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u_address_controller|key_inc_prev~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_address_controller|key_inc_prev~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_address_controller|key_inc_prev~DUPLICATE .is_wysiwyg = "true";
defparam \u_address_controller|key_inc_prev~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y3_N59
dffeas \u_address_controller|key_inc_prev (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u_address_controller|key_inc_prev~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_address_controller|key_inc_prev~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_address_controller|key_inc_prev .is_wysiwyg = "true";
defparam \u_address_controller|key_inc_prev .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y3_N0
cyclonev_lcell_comb \u_address_controller|Add2~1 (
// Equation(s):
// \u_address_controller|Add2~1_sumout  = SUM(( \u_address_controller|address [2] ) + ( VCC ) + ( !VCC ))
// \u_address_controller|Add2~2  = CARRY(( \u_address_controller|address [2] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_address_controller|address [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\u_address_controller|Add2~1_sumout ),
	.cout(\u_address_controller|Add2~2 ),
	.shareout());
// synopsys translate_off
defparam \u_address_controller|Add2~1 .extended_lut = "off";
defparam \u_address_controller|Add2~1 .lut_mask = 64'h0000000000000F0F;
defparam \u_address_controller|Add2~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y1_N0
cyclonev_lcell_comb \u_address_controller|Add1~77 (
// Equation(s):
// \u_address_controller|Add1~77_sumout  = SUM(( \u_address_controller|debounce_cnt_dec [0] ) + ( VCC ) + ( !VCC ))
// \u_address_controller|Add1~78  = CARRY(( \u_address_controller|debounce_cnt_dec [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_address_controller|debounce_cnt_dec [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\u_address_controller|Add1~77_sumout ),
	.cout(\u_address_controller|Add1~78 ),
	.shareout());
// synopsys translate_off
defparam \u_address_controller|Add1~77 .extended_lut = "off";
defparam \u_address_controller|Add1~77 .lut_mask = 64'h0000000000000F0F;
defparam \u_address_controller|Add1~77 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N18
cyclonev_io_ibuf \KEY[3]~input (
	.i(KEY[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[3]~input_o ));
// synopsys translate_off
defparam \KEY[3]~input .bus_hold = "false";
defparam \KEY[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X35_Y1_N30
cyclonev_lcell_comb \u_address_controller|key_dec_sync1~0 (
// Equation(s):
// \u_address_controller|key_dec_sync1~0_combout  = !\KEY[3]~input_o 

	.dataa(gnd),
	.datab(!\KEY[3]~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_address_controller|key_dec_sync1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_address_controller|key_dec_sync1~0 .extended_lut = "off";
defparam \u_address_controller|key_dec_sync1~0 .lut_mask = 64'hCCCCCCCCCCCCCCCC;
defparam \u_address_controller|key_dec_sync1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y1_N32
dffeas \u_address_controller|key_dec_sync1 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u_address_controller|key_dec_sync1~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_address_controller|key_dec_sync1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_address_controller|key_dec_sync1 .is_wysiwyg = "true";
defparam \u_address_controller|key_dec_sync1 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y1_N35
dffeas \u_address_controller|key_dec_sync2 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_address_controller|key_dec_sync1~q ),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_address_controller|key_dec_sync2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_address_controller|key_dec_sync2 .is_wysiwyg = "true";
defparam \u_address_controller|key_dec_sync2 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y1_N20
dffeas \u_address_controller|key_dec_stable (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u_address_controller|key_dec_stable~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_address_controller|key_dec_stable~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_address_controller|key_dec_stable .is_wysiwyg = "true";
defparam \u_address_controller|key_dec_stable .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y1_N33
cyclonev_lcell_comb \u_address_controller|debounce_cnt_dec[2]~1 (
// Equation(s):
// \u_address_controller|debounce_cnt_dec[2]~1_combout  = ( \u_address_controller|key_dec_stable~q  & ( (!\u_address_controller|debounce_cnt_dec[2]~0_combout ) # (\u_address_controller|key_dec_sync2~q ) ) ) # ( !\u_address_controller|key_dec_stable~q  & ( 
// (!\u_address_controller|debounce_cnt_dec[2]~0_combout ) # (!\u_address_controller|key_dec_sync2~q ) ) )

	.dataa(!\u_address_controller|debounce_cnt_dec[2]~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u_address_controller|key_dec_sync2~q ),
	.datae(gnd),
	.dataf(!\u_address_controller|key_dec_stable~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_address_controller|debounce_cnt_dec[2]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_address_controller|debounce_cnt_dec[2]~1 .extended_lut = "off";
defparam \u_address_controller|debounce_cnt_dec[2]~1 .lut_mask = 64'hFFAAFFAAAAFFAAFF;
defparam \u_address_controller|debounce_cnt_dec[2]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y1_N2
dffeas \u_address_controller|debounce_cnt_dec[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u_address_controller|Add1~77_sumout ),
	.asdata(vcc),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u_address_controller|debounce_cnt_dec[2]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_address_controller|debounce_cnt_dec [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_address_controller|debounce_cnt_dec[0] .is_wysiwyg = "true";
defparam \u_address_controller|debounce_cnt_dec[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y1_N3
cyclonev_lcell_comb \u_address_controller|Add1~73 (
// Equation(s):
// \u_address_controller|Add1~73_sumout  = SUM(( \u_address_controller|debounce_cnt_dec [1] ) + ( GND ) + ( \u_address_controller|Add1~78  ))
// \u_address_controller|Add1~74  = CARRY(( \u_address_controller|debounce_cnt_dec [1] ) + ( GND ) + ( \u_address_controller|Add1~78  ))

	.dataa(!\u_address_controller|debounce_cnt_dec [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_address_controller|Add1~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_address_controller|Add1~73_sumout ),
	.cout(\u_address_controller|Add1~74 ),
	.shareout());
// synopsys translate_off
defparam \u_address_controller|Add1~73 .extended_lut = "off";
defparam \u_address_controller|Add1~73 .lut_mask = 64'h0000FFFF00005555;
defparam \u_address_controller|Add1~73 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y1_N5
dffeas \u_address_controller|debounce_cnt_dec[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u_address_controller|Add1~73_sumout ),
	.asdata(vcc),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u_address_controller|debounce_cnt_dec[2]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_address_controller|debounce_cnt_dec [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_address_controller|debounce_cnt_dec[1] .is_wysiwyg = "true";
defparam \u_address_controller|debounce_cnt_dec[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y1_N6
cyclonev_lcell_comb \u_address_controller|Add1~69 (
// Equation(s):
// \u_address_controller|Add1~69_sumout  = SUM(( \u_address_controller|debounce_cnt_dec [2] ) + ( GND ) + ( \u_address_controller|Add1~74  ))
// \u_address_controller|Add1~70  = CARRY(( \u_address_controller|debounce_cnt_dec [2] ) + ( GND ) + ( \u_address_controller|Add1~74  ))

	.dataa(gnd),
	.datab(!\u_address_controller|debounce_cnt_dec [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_address_controller|Add1~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_address_controller|Add1~69_sumout ),
	.cout(\u_address_controller|Add1~70 ),
	.shareout());
// synopsys translate_off
defparam \u_address_controller|Add1~69 .extended_lut = "off";
defparam \u_address_controller|Add1~69 .lut_mask = 64'h0000FFFF00003333;
defparam \u_address_controller|Add1~69 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y1_N8
dffeas \u_address_controller|debounce_cnt_dec[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u_address_controller|Add1~69_sumout ),
	.asdata(vcc),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u_address_controller|debounce_cnt_dec[2]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_address_controller|debounce_cnt_dec [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_address_controller|debounce_cnt_dec[2] .is_wysiwyg = "true";
defparam \u_address_controller|debounce_cnt_dec[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y1_N9
cyclonev_lcell_comb \u_address_controller|Add1~65 (
// Equation(s):
// \u_address_controller|Add1~65_sumout  = SUM(( \u_address_controller|debounce_cnt_dec [3] ) + ( GND ) + ( \u_address_controller|Add1~70  ))
// \u_address_controller|Add1~66  = CARRY(( \u_address_controller|debounce_cnt_dec [3] ) + ( GND ) + ( \u_address_controller|Add1~70  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_address_controller|debounce_cnt_dec [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_address_controller|Add1~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_address_controller|Add1~65_sumout ),
	.cout(\u_address_controller|Add1~66 ),
	.shareout());
// synopsys translate_off
defparam \u_address_controller|Add1~65 .extended_lut = "off";
defparam \u_address_controller|Add1~65 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u_address_controller|Add1~65 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y1_N11
dffeas \u_address_controller|debounce_cnt_dec[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u_address_controller|Add1~65_sumout ),
	.asdata(vcc),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u_address_controller|debounce_cnt_dec[2]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_address_controller|debounce_cnt_dec [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u_address_controller|debounce_cnt_dec[3] .is_wysiwyg = "true";
defparam \u_address_controller|debounce_cnt_dec[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y1_N12
cyclonev_lcell_comb \u_address_controller|Add1~61 (
// Equation(s):
// \u_address_controller|Add1~61_sumout  = SUM(( \u_address_controller|debounce_cnt_dec [4] ) + ( GND ) + ( \u_address_controller|Add1~66  ))
// \u_address_controller|Add1~62  = CARRY(( \u_address_controller|debounce_cnt_dec [4] ) + ( GND ) + ( \u_address_controller|Add1~66  ))

	.dataa(gnd),
	.datab(!\u_address_controller|debounce_cnt_dec [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_address_controller|Add1~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_address_controller|Add1~61_sumout ),
	.cout(\u_address_controller|Add1~62 ),
	.shareout());
// synopsys translate_off
defparam \u_address_controller|Add1~61 .extended_lut = "off";
defparam \u_address_controller|Add1~61 .lut_mask = 64'h0000FFFF00003333;
defparam \u_address_controller|Add1~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y1_N14
dffeas \u_address_controller|debounce_cnt_dec[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u_address_controller|Add1~61_sumout ),
	.asdata(vcc),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u_address_controller|debounce_cnt_dec[2]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_address_controller|debounce_cnt_dec [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u_address_controller|debounce_cnt_dec[4] .is_wysiwyg = "true";
defparam \u_address_controller|debounce_cnt_dec[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y1_N15
cyclonev_lcell_comb \u_address_controller|Add1~33 (
// Equation(s):
// \u_address_controller|Add1~33_sumout  = SUM(( \u_address_controller|debounce_cnt_dec [5] ) + ( GND ) + ( \u_address_controller|Add1~62  ))
// \u_address_controller|Add1~34  = CARRY(( \u_address_controller|debounce_cnt_dec [5] ) + ( GND ) + ( \u_address_controller|Add1~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_address_controller|debounce_cnt_dec [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_address_controller|Add1~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_address_controller|Add1~33_sumout ),
	.cout(\u_address_controller|Add1~34 ),
	.shareout());
// synopsys translate_off
defparam \u_address_controller|Add1~33 .extended_lut = "off";
defparam \u_address_controller|Add1~33 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u_address_controller|Add1~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y1_N17
dffeas \u_address_controller|debounce_cnt_dec[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u_address_controller|Add1~33_sumout ),
	.asdata(vcc),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u_address_controller|debounce_cnt_dec[2]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_address_controller|debounce_cnt_dec [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u_address_controller|debounce_cnt_dec[5] .is_wysiwyg = "true";
defparam \u_address_controller|debounce_cnt_dec[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y1_N18
cyclonev_lcell_comb \u_address_controller|Add1~37 (
// Equation(s):
// \u_address_controller|Add1~37_sumout  = SUM(( \u_address_controller|debounce_cnt_dec [6] ) + ( GND ) + ( \u_address_controller|Add1~34  ))
// \u_address_controller|Add1~38  = CARRY(( \u_address_controller|debounce_cnt_dec [6] ) + ( GND ) + ( \u_address_controller|Add1~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_address_controller|debounce_cnt_dec [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_address_controller|Add1~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_address_controller|Add1~37_sumout ),
	.cout(\u_address_controller|Add1~38 ),
	.shareout());
// synopsys translate_off
defparam \u_address_controller|Add1~37 .extended_lut = "off";
defparam \u_address_controller|Add1~37 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u_address_controller|Add1~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y1_N20
dffeas \u_address_controller|debounce_cnt_dec[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u_address_controller|Add1~37_sumout ),
	.asdata(vcc),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u_address_controller|debounce_cnt_dec[2]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_address_controller|debounce_cnt_dec [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u_address_controller|debounce_cnt_dec[6] .is_wysiwyg = "true";
defparam \u_address_controller|debounce_cnt_dec[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y1_N21
cyclonev_lcell_comb \u_address_controller|Add1~41 (
// Equation(s):
// \u_address_controller|Add1~41_sumout  = SUM(( \u_address_controller|debounce_cnt_dec [7] ) + ( GND ) + ( \u_address_controller|Add1~38  ))
// \u_address_controller|Add1~42  = CARRY(( \u_address_controller|debounce_cnt_dec [7] ) + ( GND ) + ( \u_address_controller|Add1~38  ))

	.dataa(!\u_address_controller|debounce_cnt_dec [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_address_controller|Add1~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_address_controller|Add1~41_sumout ),
	.cout(\u_address_controller|Add1~42 ),
	.shareout());
// synopsys translate_off
defparam \u_address_controller|Add1~41 .extended_lut = "off";
defparam \u_address_controller|Add1~41 .lut_mask = 64'h0000FFFF00005555;
defparam \u_address_controller|Add1~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y1_N23
dffeas \u_address_controller|debounce_cnt_dec[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u_address_controller|Add1~41_sumout ),
	.asdata(vcc),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u_address_controller|debounce_cnt_dec[2]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_address_controller|debounce_cnt_dec [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u_address_controller|debounce_cnt_dec[7] .is_wysiwyg = "true";
defparam \u_address_controller|debounce_cnt_dec[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y1_N24
cyclonev_lcell_comb \u_address_controller|Add1~29 (
// Equation(s):
// \u_address_controller|Add1~29_sumout  = SUM(( \u_address_controller|debounce_cnt_dec [8] ) + ( GND ) + ( \u_address_controller|Add1~42  ))
// \u_address_controller|Add1~30  = CARRY(( \u_address_controller|debounce_cnt_dec [8] ) + ( GND ) + ( \u_address_controller|Add1~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_address_controller|debounce_cnt_dec [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_address_controller|Add1~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_address_controller|Add1~29_sumout ),
	.cout(\u_address_controller|Add1~30 ),
	.shareout());
// synopsys translate_off
defparam \u_address_controller|Add1~29 .extended_lut = "off";
defparam \u_address_controller|Add1~29 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u_address_controller|Add1~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y1_N26
dffeas \u_address_controller|debounce_cnt_dec[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u_address_controller|Add1~29_sumout ),
	.asdata(vcc),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u_address_controller|debounce_cnt_dec[2]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_address_controller|debounce_cnt_dec [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u_address_controller|debounce_cnt_dec[8] .is_wysiwyg = "true";
defparam \u_address_controller|debounce_cnt_dec[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y1_N27
cyclonev_lcell_comb \u_address_controller|Add1~13 (
// Equation(s):
// \u_address_controller|Add1~13_sumout  = SUM(( \u_address_controller|debounce_cnt_dec [9] ) + ( GND ) + ( \u_address_controller|Add1~30  ))
// \u_address_controller|Add1~14  = CARRY(( \u_address_controller|debounce_cnt_dec [9] ) + ( GND ) + ( \u_address_controller|Add1~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_address_controller|debounce_cnt_dec [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_address_controller|Add1~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_address_controller|Add1~13_sumout ),
	.cout(\u_address_controller|Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \u_address_controller|Add1~13 .extended_lut = "off";
defparam \u_address_controller|Add1~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u_address_controller|Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y1_N28
dffeas \u_address_controller|debounce_cnt_dec[9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u_address_controller|Add1~13_sumout ),
	.asdata(vcc),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u_address_controller|debounce_cnt_dec[2]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_address_controller|debounce_cnt_dec [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u_address_controller|debounce_cnt_dec[9] .is_wysiwyg = "true";
defparam \u_address_controller|debounce_cnt_dec[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y1_N30
cyclonev_lcell_comb \u_address_controller|Add1~17 (
// Equation(s):
// \u_address_controller|Add1~17_sumout  = SUM(( \u_address_controller|debounce_cnt_dec [10] ) + ( GND ) + ( \u_address_controller|Add1~14  ))
// \u_address_controller|Add1~18  = CARRY(( \u_address_controller|debounce_cnt_dec [10] ) + ( GND ) + ( \u_address_controller|Add1~14  ))

	.dataa(gnd),
	.datab(!\u_address_controller|debounce_cnt_dec [10]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_address_controller|Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_address_controller|Add1~17_sumout ),
	.cout(\u_address_controller|Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \u_address_controller|Add1~17 .extended_lut = "off";
defparam \u_address_controller|Add1~17 .lut_mask = 64'h0000FFFF00003333;
defparam \u_address_controller|Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y1_N32
dffeas \u_address_controller|debounce_cnt_dec[10] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u_address_controller|Add1~17_sumout ),
	.asdata(vcc),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u_address_controller|debounce_cnt_dec[2]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_address_controller|debounce_cnt_dec [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u_address_controller|debounce_cnt_dec[10] .is_wysiwyg = "true";
defparam \u_address_controller|debounce_cnt_dec[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y1_N33
cyclonev_lcell_comb \u_address_controller|Add1~21 (
// Equation(s):
// \u_address_controller|Add1~21_sumout  = SUM(( \u_address_controller|debounce_cnt_dec [11] ) + ( GND ) + ( \u_address_controller|Add1~18  ))
// \u_address_controller|Add1~22  = CARRY(( \u_address_controller|debounce_cnt_dec [11] ) + ( GND ) + ( \u_address_controller|Add1~18  ))

	.dataa(!\u_address_controller|debounce_cnt_dec [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_address_controller|Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_address_controller|Add1~21_sumout ),
	.cout(\u_address_controller|Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \u_address_controller|Add1~21 .extended_lut = "off";
defparam \u_address_controller|Add1~21 .lut_mask = 64'h0000FFFF00005555;
defparam \u_address_controller|Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y1_N35
dffeas \u_address_controller|debounce_cnt_dec[11] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u_address_controller|Add1~21_sumout ),
	.asdata(vcc),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u_address_controller|debounce_cnt_dec[2]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_address_controller|debounce_cnt_dec [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u_address_controller|debounce_cnt_dec[11] .is_wysiwyg = "true";
defparam \u_address_controller|debounce_cnt_dec[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y1_N36
cyclonev_lcell_comb \u_address_controller|Add1~25 (
// Equation(s):
// \u_address_controller|Add1~25_sumout  = SUM(( \u_address_controller|debounce_cnt_dec [12] ) + ( GND ) + ( \u_address_controller|Add1~22  ))
// \u_address_controller|Add1~26  = CARRY(( \u_address_controller|debounce_cnt_dec [12] ) + ( GND ) + ( \u_address_controller|Add1~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_address_controller|debounce_cnt_dec [12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_address_controller|Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_address_controller|Add1~25_sumout ),
	.cout(\u_address_controller|Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \u_address_controller|Add1~25 .extended_lut = "off";
defparam \u_address_controller|Add1~25 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u_address_controller|Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y1_N38
dffeas \u_address_controller|debounce_cnt_dec[12] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u_address_controller|Add1~25_sumout ),
	.asdata(vcc),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u_address_controller|debounce_cnt_dec[2]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_address_controller|debounce_cnt_dec [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u_address_controller|debounce_cnt_dec[12] .is_wysiwyg = "true";
defparam \u_address_controller|debounce_cnt_dec[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y1_N39
cyclonev_lcell_comb \u_address_controller|Add1~9 (
// Equation(s):
// \u_address_controller|Add1~9_sumout  = SUM(( \u_address_controller|debounce_cnt_dec [13] ) + ( GND ) + ( \u_address_controller|Add1~26  ))
// \u_address_controller|Add1~10  = CARRY(( \u_address_controller|debounce_cnt_dec [13] ) + ( GND ) + ( \u_address_controller|Add1~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_address_controller|debounce_cnt_dec [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_address_controller|Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_address_controller|Add1~9_sumout ),
	.cout(\u_address_controller|Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \u_address_controller|Add1~9 .extended_lut = "off";
defparam \u_address_controller|Add1~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u_address_controller|Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y1_N41
dffeas \u_address_controller|debounce_cnt_dec[13] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u_address_controller|Add1~9_sumout ),
	.asdata(vcc),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u_address_controller|debounce_cnt_dec[2]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_address_controller|debounce_cnt_dec [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u_address_controller|debounce_cnt_dec[13] .is_wysiwyg = "true";
defparam \u_address_controller|debounce_cnt_dec[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y1_N42
cyclonev_lcell_comb \u_address_controller|Add1~5 (
// Equation(s):
// \u_address_controller|Add1~5_sumout  = SUM(( \u_address_controller|debounce_cnt_dec [14] ) + ( GND ) + ( \u_address_controller|Add1~10  ))
// \u_address_controller|Add1~6  = CARRY(( \u_address_controller|debounce_cnt_dec [14] ) + ( GND ) + ( \u_address_controller|Add1~10  ))

	.dataa(gnd),
	.datab(!\u_address_controller|debounce_cnt_dec [14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_address_controller|Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_address_controller|Add1~5_sumout ),
	.cout(\u_address_controller|Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \u_address_controller|Add1~5 .extended_lut = "off";
defparam \u_address_controller|Add1~5 .lut_mask = 64'h0000FFFF00003333;
defparam \u_address_controller|Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y1_N44
dffeas \u_address_controller|debounce_cnt_dec[14] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u_address_controller|Add1~5_sumout ),
	.asdata(vcc),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u_address_controller|debounce_cnt_dec[2]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_address_controller|debounce_cnt_dec [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u_address_controller|debounce_cnt_dec[14] .is_wysiwyg = "true";
defparam \u_address_controller|debounce_cnt_dec[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y1_N45
cyclonev_lcell_comb \u_address_controller|Add1~45 (
// Equation(s):
// \u_address_controller|Add1~45_sumout  = SUM(( \u_address_controller|debounce_cnt_dec [15] ) + ( GND ) + ( \u_address_controller|Add1~6  ))
// \u_address_controller|Add1~46  = CARRY(( \u_address_controller|debounce_cnt_dec [15] ) + ( GND ) + ( \u_address_controller|Add1~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_address_controller|debounce_cnt_dec [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_address_controller|Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_address_controller|Add1~45_sumout ),
	.cout(\u_address_controller|Add1~46 ),
	.shareout());
// synopsys translate_off
defparam \u_address_controller|Add1~45 .extended_lut = "off";
defparam \u_address_controller|Add1~45 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u_address_controller|Add1~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y1_N47
dffeas \u_address_controller|debounce_cnt_dec[15] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u_address_controller|Add1~45_sumout ),
	.asdata(vcc),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u_address_controller|debounce_cnt_dec[2]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_address_controller|debounce_cnt_dec [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u_address_controller|debounce_cnt_dec[15] .is_wysiwyg = "true";
defparam \u_address_controller|debounce_cnt_dec[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y1_N48
cyclonev_lcell_comb \u_address_controller|Add1~49 (
// Equation(s):
// \u_address_controller|Add1~49_sumout  = SUM(( \u_address_controller|debounce_cnt_dec [16] ) + ( GND ) + ( \u_address_controller|Add1~46  ))
// \u_address_controller|Add1~50  = CARRY(( \u_address_controller|debounce_cnt_dec [16] ) + ( GND ) + ( \u_address_controller|Add1~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_address_controller|debounce_cnt_dec [16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_address_controller|Add1~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_address_controller|Add1~49_sumout ),
	.cout(\u_address_controller|Add1~50 ),
	.shareout());
// synopsys translate_off
defparam \u_address_controller|Add1~49 .extended_lut = "off";
defparam \u_address_controller|Add1~49 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u_address_controller|Add1~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y1_N50
dffeas \u_address_controller|debounce_cnt_dec[16] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u_address_controller|Add1~49_sumout ),
	.asdata(vcc),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u_address_controller|debounce_cnt_dec[2]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_address_controller|debounce_cnt_dec [16]),
	.prn(vcc));
// synopsys translate_off
defparam \u_address_controller|debounce_cnt_dec[16] .is_wysiwyg = "true";
defparam \u_address_controller|debounce_cnt_dec[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y1_N51
cyclonev_lcell_comb \u_address_controller|Add1~53 (
// Equation(s):
// \u_address_controller|Add1~53_sumout  = SUM(( \u_address_controller|debounce_cnt_dec [17] ) + ( GND ) + ( \u_address_controller|Add1~50  ))
// \u_address_controller|Add1~54  = CARRY(( \u_address_controller|debounce_cnt_dec [17] ) + ( GND ) + ( \u_address_controller|Add1~50  ))

	.dataa(!\u_address_controller|debounce_cnt_dec [17]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_address_controller|Add1~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_address_controller|Add1~53_sumout ),
	.cout(\u_address_controller|Add1~54 ),
	.shareout());
// synopsys translate_off
defparam \u_address_controller|Add1~53 .extended_lut = "off";
defparam \u_address_controller|Add1~53 .lut_mask = 64'h0000FFFF00005555;
defparam \u_address_controller|Add1~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y1_N53
dffeas \u_address_controller|debounce_cnt_dec[17] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u_address_controller|Add1~53_sumout ),
	.asdata(vcc),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u_address_controller|debounce_cnt_dec[2]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_address_controller|debounce_cnt_dec [17]),
	.prn(vcc));
// synopsys translate_off
defparam \u_address_controller|debounce_cnt_dec[17] .is_wysiwyg = "true";
defparam \u_address_controller|debounce_cnt_dec[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y1_N54
cyclonev_lcell_comb \u_address_controller|Add1~57 (
// Equation(s):
// \u_address_controller|Add1~57_sumout  = SUM(( \u_address_controller|debounce_cnt_dec [18] ) + ( GND ) + ( \u_address_controller|Add1~54  ))
// \u_address_controller|Add1~58  = CARRY(( \u_address_controller|debounce_cnt_dec [18] ) + ( GND ) + ( \u_address_controller|Add1~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_address_controller|debounce_cnt_dec [18]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_address_controller|Add1~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_address_controller|Add1~57_sumout ),
	.cout(\u_address_controller|Add1~58 ),
	.shareout());
// synopsys translate_off
defparam \u_address_controller|Add1~57 .extended_lut = "off";
defparam \u_address_controller|Add1~57 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u_address_controller|Add1~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y1_N56
dffeas \u_address_controller|debounce_cnt_dec[18] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u_address_controller|Add1~57_sumout ),
	.asdata(vcc),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u_address_controller|debounce_cnt_dec[2]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_address_controller|debounce_cnt_dec [18]),
	.prn(vcc));
// synopsys translate_off
defparam \u_address_controller|debounce_cnt_dec[18] .is_wysiwyg = "true";
defparam \u_address_controller|debounce_cnt_dec[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y1_N24
cyclonev_lcell_comb \u_address_controller|LessThan1~2 (
// Equation(s):
// \u_address_controller|LessThan1~2_combout  = ( \u_address_controller|debounce_cnt_dec [15] & ( (\u_address_controller|debounce_cnt_dec [18] & (\u_address_controller|debounce_cnt_dec [17] & \u_address_controller|debounce_cnt_dec [16])) ) )

	.dataa(gnd),
	.datab(!\u_address_controller|debounce_cnt_dec [18]),
	.datac(!\u_address_controller|debounce_cnt_dec [17]),
	.datad(!\u_address_controller|debounce_cnt_dec [16]),
	.datae(gnd),
	.dataf(!\u_address_controller|debounce_cnt_dec [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_address_controller|LessThan1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_address_controller|LessThan1~2 .extended_lut = "off";
defparam \u_address_controller|LessThan1~2 .lut_mask = 64'h0000000000030003;
defparam \u_address_controller|LessThan1~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y1_N27
cyclonev_lcell_comb \u_address_controller|LessThan1~0 (
// Equation(s):
// \u_address_controller|LessThan1~0_combout  = ( \u_address_controller|debounce_cnt_dec [6] & ( \u_address_controller|debounce_cnt_dec [8] ) ) # ( !\u_address_controller|debounce_cnt_dec [6] & ( (\u_address_controller|debounce_cnt_dec [8] & 
// ((\u_address_controller|debounce_cnt_dec [5]) # (\u_address_controller|debounce_cnt_dec [7]))) ) )

	.dataa(!\u_address_controller|debounce_cnt_dec [7]),
	.datab(gnd),
	.datac(!\u_address_controller|debounce_cnt_dec [8]),
	.datad(!\u_address_controller|debounce_cnt_dec [5]),
	.datae(gnd),
	.dataf(!\u_address_controller|debounce_cnt_dec [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_address_controller|LessThan1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_address_controller|LessThan1~0 .extended_lut = "off";
defparam \u_address_controller|LessThan1~0 .lut_mask = 64'h050F050F0F0F0F0F;
defparam \u_address_controller|LessThan1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y1_N42
cyclonev_lcell_comb \u_address_controller|LessThan1~1 (
// Equation(s):
// \u_address_controller|LessThan1~1_combout  = ( !\u_address_controller|debounce_cnt_dec [12] & ( !\u_address_controller|debounce_cnt_dec [10] & ( (!\u_address_controller|debounce_cnt_dec [11] & (!\u_address_controller|debounce_cnt_dec [9] & 
// !\u_address_controller|LessThan1~0_combout )) ) ) )

	.dataa(!\u_address_controller|debounce_cnt_dec [11]),
	.datab(!\u_address_controller|debounce_cnt_dec [9]),
	.datac(!\u_address_controller|LessThan1~0_combout ),
	.datad(gnd),
	.datae(!\u_address_controller|debounce_cnt_dec [12]),
	.dataf(!\u_address_controller|debounce_cnt_dec [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_address_controller|LessThan1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_address_controller|LessThan1~1 .extended_lut = "off";
defparam \u_address_controller|LessThan1~1 .lut_mask = 64'h8080000000000000;
defparam \u_address_controller|LessThan1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y1_N57
cyclonev_lcell_comb \u_address_controller|Add1~1 (
// Equation(s):
// \u_address_controller|Add1~1_sumout  = SUM(( \u_address_controller|debounce_cnt_dec [19] ) + ( GND ) + ( \u_address_controller|Add1~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_address_controller|debounce_cnt_dec [19]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_address_controller|Add1~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_address_controller|Add1~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_address_controller|Add1~1 .extended_lut = "off";
defparam \u_address_controller|Add1~1 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u_address_controller|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y1_N59
dffeas \u_address_controller|debounce_cnt_dec[19] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u_address_controller|Add1~1_sumout ),
	.asdata(vcc),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u_address_controller|debounce_cnt_dec[2]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_address_controller|debounce_cnt_dec [19]),
	.prn(vcc));
// synopsys translate_off
defparam \u_address_controller|debounce_cnt_dec[19] .is_wysiwyg = "true";
defparam \u_address_controller|debounce_cnt_dec[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y1_N21
cyclonev_lcell_comb \u_address_controller|debounce_cnt_dec[2]~0 (
// Equation(s):
// \u_address_controller|debounce_cnt_dec[2]~0_combout  = ( \u_address_controller|debounce_cnt_dec [13] & ( (!\u_address_controller|debounce_cnt_dec [19] & ((!\u_address_controller|LessThan1~2_combout ) # ((!\u_address_controller|debounce_cnt_dec [14] & 
// \u_address_controller|LessThan1~1_combout )))) ) ) # ( !\u_address_controller|debounce_cnt_dec [13] & ( (!\u_address_controller|debounce_cnt_dec [19] & ((!\u_address_controller|LessThan1~2_combout ) # (!\u_address_controller|debounce_cnt_dec [14]))) ) )

	.dataa(!\u_address_controller|LessThan1~2_combout ),
	.datab(!\u_address_controller|debounce_cnt_dec [14]),
	.datac(!\u_address_controller|LessThan1~1_combout ),
	.datad(!\u_address_controller|debounce_cnt_dec [19]),
	.datae(gnd),
	.dataf(!\u_address_controller|debounce_cnt_dec [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_address_controller|debounce_cnt_dec[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_address_controller|debounce_cnt_dec[2]~0 .extended_lut = "off";
defparam \u_address_controller|debounce_cnt_dec[2]~0 .lut_mask = 64'hEE00EE00AE00AE00;
defparam \u_address_controller|debounce_cnt_dec[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y1_N18
cyclonev_lcell_comb \u_address_controller|key_dec_stable~0 (
// Equation(s):
// \u_address_controller|key_dec_stable~0_combout  = ( \u_address_controller|key_dec_sync2~q  & ( (!\u_address_controller|debounce_cnt_dec[2]~0_combout ) # (\u_address_controller|key_dec_stable~q ) ) ) # ( !\u_address_controller|key_dec_sync2~q  & ( 
// (\u_address_controller|debounce_cnt_dec[2]~0_combout  & \u_address_controller|key_dec_stable~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_address_controller|debounce_cnt_dec[2]~0_combout ),
	.datad(!\u_address_controller|key_dec_stable~q ),
	.datae(gnd),
	.dataf(!\u_address_controller|key_dec_sync2~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_address_controller|key_dec_stable~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_address_controller|key_dec_stable~0 .extended_lut = "off";
defparam \u_address_controller|key_dec_stable~0 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \u_address_controller|key_dec_stable~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y1_N19
dffeas \u_address_controller|key_dec_stable~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u_address_controller|key_dec_stable~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_address_controller|key_dec_stable~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_address_controller|key_dec_stable~DUPLICATE .is_wysiwyg = "true";
defparam \u_address_controller|key_dec_stable~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y3_N49
dffeas \u_address_controller|key_dec_prev (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_address_controller|key_dec_stable~DUPLICATE_q ),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_address_controller|key_dec_prev~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_address_controller|key_dec_prev .is_wysiwyg = "true";
defparam \u_address_controller|key_dec_prev .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y3_N48
cyclonev_lcell_comb \u_address_controller|address~0 (
// Equation(s):
// \u_address_controller|address~0_combout  = ( \u_address_controller|key_dec_stable~DUPLICATE_q  & ( \u_address_controller|key_inc_stable~q  & ( (!\u_address_controller|key_dec_prev~q ) # (!\u_address_controller|key_inc_prev~DUPLICATE_q ) ) ) ) # ( 
// !\u_address_controller|key_dec_stable~DUPLICATE_q  & ( \u_address_controller|key_inc_stable~q  & ( !\u_address_controller|key_inc_prev~DUPLICATE_q  ) ) ) # ( \u_address_controller|key_dec_stable~DUPLICATE_q  & ( !\u_address_controller|key_inc_stable~q  & 
// ( !\u_address_controller|key_dec_prev~q  ) ) )

	.dataa(gnd),
	.datab(!\u_address_controller|key_dec_prev~q ),
	.datac(!\u_address_controller|key_inc_prev~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\u_address_controller|key_dec_stable~DUPLICATE_q ),
	.dataf(!\u_address_controller|key_inc_stable~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_address_controller|address~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_address_controller|address~0 .extended_lut = "off";
defparam \u_address_controller|address~0 .lut_mask = 64'h0000CCCCF0F0FCFC;
defparam \u_address_controller|address~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y3_N1
dffeas \u_address_controller|address[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u_address_controller|Add2~1_sumout ),
	.asdata(vcc),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_address_controller|address~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_address_controller|address [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_address_controller|address[2] .is_wysiwyg = "true";
defparam \u_address_controller|address[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y3_N3
cyclonev_lcell_comb \u_address_controller|Add2~5 (
// Equation(s):
// \u_address_controller|Add2~5_sumout  = SUM(( \u_address_controller|address [3] ) + ( (!\u_address_controller|key_inc_stable~q ) # (\u_address_controller|key_inc_prev~DUPLICATE_q ) ) + ( \u_address_controller|Add2~2  ))
// \u_address_controller|Add2~6  = CARRY(( \u_address_controller|address [3] ) + ( (!\u_address_controller|key_inc_stable~q ) # (\u_address_controller|key_inc_prev~DUPLICATE_q ) ) + ( \u_address_controller|Add2~2  ))

	.dataa(!\u_address_controller|key_inc_stable~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u_address_controller|address [3]),
	.datae(gnd),
	.dataf(!\u_address_controller|key_inc_prev~DUPLICATE_q ),
	.datag(gnd),
	.cin(\u_address_controller|Add2~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_address_controller|Add2~5_sumout ),
	.cout(\u_address_controller|Add2~6 ),
	.shareout());
// synopsys translate_off
defparam \u_address_controller|Add2~5 .extended_lut = "off";
defparam \u_address_controller|Add2~5 .lut_mask = 64'h00005500000000FF;
defparam \u_address_controller|Add2~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y3_N5
dffeas \u_address_controller|address[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u_address_controller|Add2~5_sumout ),
	.asdata(vcc),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_address_controller|address~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_address_controller|address [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u_address_controller|address[3] .is_wysiwyg = "true";
defparam \u_address_controller|address[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y3_N6
cyclonev_lcell_comb \u_address_controller|Add2~9 (
// Equation(s):
// \u_address_controller|Add2~9_sumout  = SUM(( (!\u_address_controller|key_inc_stable~q ) # (\u_address_controller|key_inc_prev~DUPLICATE_q ) ) + ( \u_address_controller|address [4] ) + ( \u_address_controller|Add2~6  ))
// \u_address_controller|Add2~10  = CARRY(( (!\u_address_controller|key_inc_stable~q ) # (\u_address_controller|key_inc_prev~DUPLICATE_q ) ) + ( \u_address_controller|address [4] ) + ( \u_address_controller|Add2~6  ))

	.dataa(!\u_address_controller|key_inc_stable~q ),
	.datab(gnd),
	.datac(!\u_address_controller|key_inc_prev~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_address_controller|address [4]),
	.datag(gnd),
	.cin(\u_address_controller|Add2~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_address_controller|Add2~9_sumout ),
	.cout(\u_address_controller|Add2~10 ),
	.shareout());
// synopsys translate_off
defparam \u_address_controller|Add2~9 .extended_lut = "off";
defparam \u_address_controller|Add2~9 .lut_mask = 64'h0000FF000000AFAF;
defparam \u_address_controller|Add2~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y3_N8
dffeas \u_address_controller|address[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u_address_controller|Add2~9_sumout ),
	.asdata(vcc),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_address_controller|address~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_address_controller|address [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u_address_controller|address[4] .is_wysiwyg = "true";
defparam \u_address_controller|address[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y3_N9
cyclonev_lcell_comb \u_address_controller|Add2~13 (
// Equation(s):
// \u_address_controller|Add2~13_sumout  = SUM(( \u_address_controller|address [5] ) + ( (!\u_address_controller|key_inc_stable~q ) # (\u_address_controller|key_inc_prev~DUPLICATE_q ) ) + ( \u_address_controller|Add2~10  ))
// \u_address_controller|Add2~14  = CARRY(( \u_address_controller|address [5] ) + ( (!\u_address_controller|key_inc_stable~q ) # (\u_address_controller|key_inc_prev~DUPLICATE_q ) ) + ( \u_address_controller|Add2~10  ))

	.dataa(!\u_address_controller|key_inc_stable~q ),
	.datab(gnd),
	.datac(!\u_address_controller|address [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_address_controller|key_inc_prev~DUPLICATE_q ),
	.datag(gnd),
	.cin(\u_address_controller|Add2~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_address_controller|Add2~13_sumout ),
	.cout(\u_address_controller|Add2~14 ),
	.shareout());
// synopsys translate_off
defparam \u_address_controller|Add2~13 .extended_lut = "off";
defparam \u_address_controller|Add2~13 .lut_mask = 64'h0000550000000F0F;
defparam \u_address_controller|Add2~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y3_N10
dffeas \u_address_controller|address[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u_address_controller|Add2~13_sumout ),
	.asdata(vcc),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_address_controller|address~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_address_controller|address [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u_address_controller|address[5] .is_wysiwyg = "true";
defparam \u_address_controller|address[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y3_N12
cyclonev_lcell_comb \u_address_controller|Add2~17 (
// Equation(s):
// \u_address_controller|Add2~17_sumout  = SUM(( (!\u_address_controller|key_inc_stable~q ) # (\u_address_controller|key_inc_prev~DUPLICATE_q ) ) + ( \u_address_controller|address [6] ) + ( \u_address_controller|Add2~14  ))
// \u_address_controller|Add2~18  = CARRY(( (!\u_address_controller|key_inc_stable~q ) # (\u_address_controller|key_inc_prev~DUPLICATE_q ) ) + ( \u_address_controller|address [6] ) + ( \u_address_controller|Add2~14  ))

	.dataa(!\u_address_controller|key_inc_stable~q ),
	.datab(gnd),
	.datac(!\u_address_controller|key_inc_prev~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_address_controller|address [6]),
	.datag(gnd),
	.cin(\u_address_controller|Add2~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_address_controller|Add2~17_sumout ),
	.cout(\u_address_controller|Add2~18 ),
	.shareout());
// synopsys translate_off
defparam \u_address_controller|Add2~17 .extended_lut = "off";
defparam \u_address_controller|Add2~17 .lut_mask = 64'h0000FF000000AFAF;
defparam \u_address_controller|Add2~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y3_N14
dffeas \u_address_controller|address[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u_address_controller|Add2~17_sumout ),
	.asdata(vcc),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_address_controller|address~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_address_controller|address [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u_address_controller|address[6] .is_wysiwyg = "true";
defparam \u_address_controller|address[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y3_N15
cyclonev_lcell_comb \u_address_controller|Add2~21 (
// Equation(s):
// \u_address_controller|Add2~21_sumout  = SUM(( \u_address_controller|address [7] ) + ( (!\u_address_controller|key_inc_stable~q ) # (\u_address_controller|key_inc_prev~DUPLICATE_q ) ) + ( \u_address_controller|Add2~18  ))
// \u_address_controller|Add2~22  = CARRY(( \u_address_controller|address [7] ) + ( (!\u_address_controller|key_inc_stable~q ) # (\u_address_controller|key_inc_prev~DUPLICATE_q ) ) + ( \u_address_controller|Add2~18  ))

	.dataa(!\u_address_controller|key_inc_stable~q ),
	.datab(gnd),
	.datac(!\u_address_controller|address [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_address_controller|key_inc_prev~DUPLICATE_q ),
	.datag(gnd),
	.cin(\u_address_controller|Add2~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_address_controller|Add2~21_sumout ),
	.cout(\u_address_controller|Add2~22 ),
	.shareout());
// synopsys translate_off
defparam \u_address_controller|Add2~21 .extended_lut = "off";
defparam \u_address_controller|Add2~21 .lut_mask = 64'h0000550000000F0F;
defparam \u_address_controller|Add2~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y3_N17
dffeas \u_address_controller|address[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u_address_controller|Add2~21_sumout ),
	.asdata(vcc),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_address_controller|address~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_address_controller|address [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u_address_controller|address[7] .is_wysiwyg = "true";
defparam \u_address_controller|address[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y3_N18
cyclonev_lcell_comb \u_address_controller|Add2~25 (
// Equation(s):
// \u_address_controller|Add2~25_sumout  = SUM(( \u_address_controller|address [8] ) + ( (!\u_address_controller|key_inc_stable~q ) # (\u_address_controller|key_inc_prev~DUPLICATE_q ) ) + ( \u_address_controller|Add2~22  ))
// \u_address_controller|Add2~26  = CARRY(( \u_address_controller|address [8] ) + ( (!\u_address_controller|key_inc_stable~q ) # (\u_address_controller|key_inc_prev~DUPLICATE_q ) ) + ( \u_address_controller|Add2~22  ))

	.dataa(!\u_address_controller|key_inc_stable~q ),
	.datab(gnd),
	.datac(!\u_address_controller|address [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_address_controller|key_inc_prev~DUPLICATE_q ),
	.datag(gnd),
	.cin(\u_address_controller|Add2~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_address_controller|Add2~25_sumout ),
	.cout(\u_address_controller|Add2~26 ),
	.shareout());
// synopsys translate_off
defparam \u_address_controller|Add2~25 .extended_lut = "off";
defparam \u_address_controller|Add2~25 .lut_mask = 64'h0000550000000F0F;
defparam \u_address_controller|Add2~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y3_N20
dffeas \u_address_controller|address[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u_address_controller|Add2~25_sumout ),
	.asdata(vcc),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_address_controller|address~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_address_controller|address [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u_address_controller|address[8] .is_wysiwyg = "true";
defparam \u_address_controller|address[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y3_N21
cyclonev_lcell_comb \u_address_controller|Add2~29 (
// Equation(s):
// \u_address_controller|Add2~29_sumout  = SUM(( \u_address_controller|address [9] ) + ( (!\u_address_controller|key_inc_stable~q ) # (\u_address_controller|key_inc_prev~DUPLICATE_q ) ) + ( \u_address_controller|Add2~26  ))
// \u_address_controller|Add2~30  = CARRY(( \u_address_controller|address [9] ) + ( (!\u_address_controller|key_inc_stable~q ) # (\u_address_controller|key_inc_prev~DUPLICATE_q ) ) + ( \u_address_controller|Add2~26  ))

	.dataa(!\u_address_controller|key_inc_stable~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u_address_controller|address [9]),
	.datae(gnd),
	.dataf(!\u_address_controller|key_inc_prev~DUPLICATE_q ),
	.datag(gnd),
	.cin(\u_address_controller|Add2~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_address_controller|Add2~29_sumout ),
	.cout(\u_address_controller|Add2~30 ),
	.shareout());
// synopsys translate_off
defparam \u_address_controller|Add2~29 .extended_lut = "off";
defparam \u_address_controller|Add2~29 .lut_mask = 64'h00005500000000FF;
defparam \u_address_controller|Add2~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y3_N23
dffeas \u_address_controller|address[9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u_address_controller|Add2~29_sumout ),
	.asdata(vcc),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_address_controller|address~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_address_controller|address [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u_address_controller|address[9] .is_wysiwyg = "true";
defparam \u_address_controller|address[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y3_N24
cyclonev_lcell_comb \u_address_controller|Add2~33 (
// Equation(s):
// \u_address_controller|Add2~33_sumout  = SUM(( \u_address_controller|address [10] ) + ( (!\u_address_controller|key_inc_stable~q ) # (\u_address_controller|key_inc_prev~DUPLICATE_q ) ) + ( \u_address_controller|Add2~30  ))
// \u_address_controller|Add2~34  = CARRY(( \u_address_controller|address [10] ) + ( (!\u_address_controller|key_inc_stable~q ) # (\u_address_controller|key_inc_prev~DUPLICATE_q ) ) + ( \u_address_controller|Add2~30  ))

	.dataa(!\u_address_controller|key_inc_stable~q ),
	.datab(gnd),
	.datac(!\u_address_controller|address [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_address_controller|key_inc_prev~DUPLICATE_q ),
	.datag(gnd),
	.cin(\u_address_controller|Add2~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_address_controller|Add2~33_sumout ),
	.cout(\u_address_controller|Add2~34 ),
	.shareout());
// synopsys translate_off
defparam \u_address_controller|Add2~33 .extended_lut = "off";
defparam \u_address_controller|Add2~33 .lut_mask = 64'h0000550000000F0F;
defparam \u_address_controller|Add2~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y3_N26
dffeas \u_address_controller|address[10] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u_address_controller|Add2~33_sumout ),
	.asdata(vcc),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_address_controller|address~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_address_controller|address [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u_address_controller|address[10] .is_wysiwyg = "true";
defparam \u_address_controller|address[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y3_N27
cyclonev_lcell_comb \u_address_controller|Add2~37 (
// Equation(s):
// \u_address_controller|Add2~37_sumout  = SUM(( \u_address_controller|address [11] ) + ( (!\u_address_controller|key_inc_stable~q ) # (\u_address_controller|key_inc_prev~DUPLICATE_q ) ) + ( \u_address_controller|Add2~34  ))
// \u_address_controller|Add2~38  = CARRY(( \u_address_controller|address [11] ) + ( (!\u_address_controller|key_inc_stable~q ) # (\u_address_controller|key_inc_prev~DUPLICATE_q ) ) + ( \u_address_controller|Add2~34  ))

	.dataa(!\u_address_controller|key_inc_stable~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u_address_controller|address [11]),
	.datae(gnd),
	.dataf(!\u_address_controller|key_inc_prev~DUPLICATE_q ),
	.datag(gnd),
	.cin(\u_address_controller|Add2~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_address_controller|Add2~37_sumout ),
	.cout(\u_address_controller|Add2~38 ),
	.shareout());
// synopsys translate_off
defparam \u_address_controller|Add2~37 .extended_lut = "off";
defparam \u_address_controller|Add2~37 .lut_mask = 64'h00005500000000FF;
defparam \u_address_controller|Add2~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y3_N29
dffeas \u_address_controller|address[11] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u_address_controller|Add2~37_sumout ),
	.asdata(vcc),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_address_controller|address~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_address_controller|address [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u_address_controller|address[11] .is_wysiwyg = "true";
defparam \u_address_controller|address[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y3_N30
cyclonev_lcell_comb \u_address_controller|Add2~41 (
// Equation(s):
// \u_address_controller|Add2~41_sumout  = SUM(( \u_address_controller|address [12] ) + ( (!\u_address_controller|key_inc_stable~q ) # (\u_address_controller|key_inc_prev~DUPLICATE_q ) ) + ( \u_address_controller|Add2~38  ))
// \u_address_controller|Add2~42  = CARRY(( \u_address_controller|address [12] ) + ( (!\u_address_controller|key_inc_stable~q ) # (\u_address_controller|key_inc_prev~DUPLICATE_q ) ) + ( \u_address_controller|Add2~38  ))

	.dataa(!\u_address_controller|key_inc_stable~q ),
	.datab(gnd),
	.datac(!\u_address_controller|address [12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_address_controller|key_inc_prev~DUPLICATE_q ),
	.datag(gnd),
	.cin(\u_address_controller|Add2~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_address_controller|Add2~41_sumout ),
	.cout(\u_address_controller|Add2~42 ),
	.shareout());
// synopsys translate_off
defparam \u_address_controller|Add2~41 .extended_lut = "off";
defparam \u_address_controller|Add2~41 .lut_mask = 64'h0000550000000F0F;
defparam \u_address_controller|Add2~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y3_N31
dffeas \u_address_controller|address[12] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u_address_controller|Add2~41_sumout ),
	.asdata(vcc),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_address_controller|address~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_address_controller|address [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u_address_controller|address[12] .is_wysiwyg = "true";
defparam \u_address_controller|address[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y3_N33
cyclonev_lcell_comb \u_address_controller|Add2~45 (
// Equation(s):
// \u_address_controller|Add2~45_sumout  = SUM(( (!\u_address_controller|key_inc_stable~q ) # (\u_address_controller|key_inc_prev~q ) ) + ( \u_address_controller|address [13] ) + ( \u_address_controller|Add2~42  ))
// \u_address_controller|Add2~46  = CARRY(( (!\u_address_controller|key_inc_stable~q ) # (\u_address_controller|key_inc_prev~q ) ) + ( \u_address_controller|address [13] ) + ( \u_address_controller|Add2~42  ))

	.dataa(!\u_address_controller|key_inc_stable~q ),
	.datab(gnd),
	.datac(!\u_address_controller|key_inc_prev~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_address_controller|address [13]),
	.datag(gnd),
	.cin(\u_address_controller|Add2~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_address_controller|Add2~45_sumout ),
	.cout(\u_address_controller|Add2~46 ),
	.shareout());
// synopsys translate_off
defparam \u_address_controller|Add2~45 .extended_lut = "off";
defparam \u_address_controller|Add2~45 .lut_mask = 64'h0000FF000000AFAF;
defparam \u_address_controller|Add2~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y3_N35
dffeas \u_address_controller|address[13] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u_address_controller|Add2~45_sumout ),
	.asdata(vcc),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_address_controller|address~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_address_controller|address [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u_address_controller|address[13] .is_wysiwyg = "true";
defparam \u_address_controller|address[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y3_N36
cyclonev_lcell_comb \u_address_controller|Add2~49 (
// Equation(s):
// \u_address_controller|Add2~49_sumout  = SUM(( \u_address_controller|address [14] ) + ( (!\u_address_controller|key_inc_stable~q ) # (\u_address_controller|key_inc_prev~DUPLICATE_q ) ) + ( \u_address_controller|Add2~46  ))
// \u_address_controller|Add2~50  = CARRY(( \u_address_controller|address [14] ) + ( (!\u_address_controller|key_inc_stable~q ) # (\u_address_controller|key_inc_prev~DUPLICATE_q ) ) + ( \u_address_controller|Add2~46  ))

	.dataa(!\u_address_controller|key_inc_stable~q ),
	.datab(gnd),
	.datac(!\u_address_controller|key_inc_prev~DUPLICATE_q ),
	.datad(!\u_address_controller|address [14]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_address_controller|Add2~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_address_controller|Add2~49_sumout ),
	.cout(\u_address_controller|Add2~50 ),
	.shareout());
// synopsys translate_off
defparam \u_address_controller|Add2~49 .extended_lut = "off";
defparam \u_address_controller|Add2~49 .lut_mask = 64'h00005050000000FF;
defparam \u_address_controller|Add2~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y3_N37
dffeas \u_address_controller|address[14] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u_address_controller|Add2~49_sumout ),
	.asdata(vcc),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_address_controller|address~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_address_controller|address [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u_address_controller|address[14] .is_wysiwyg = "true";
defparam \u_address_controller|address[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y3_N39
cyclonev_lcell_comb \u_address_controller|Add2~53 (
// Equation(s):
// \u_address_controller|Add2~53_sumout  = SUM(( \u_address_controller|address [15] ) + ( (!\u_address_controller|key_inc_stable~q ) # (\u_address_controller|key_inc_prev~DUPLICATE_q ) ) + ( \u_address_controller|Add2~50  ))

	.dataa(!\u_address_controller|key_inc_stable~q ),
	.datab(gnd),
	.datac(!\u_address_controller|address [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_address_controller|key_inc_prev~DUPLICATE_q ),
	.datag(gnd),
	.cin(\u_address_controller|Add2~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_address_controller|Add2~53_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_address_controller|Add2~53 .extended_lut = "off";
defparam \u_address_controller|Add2~53 .lut_mask = 64'h0000550000000F0F;
defparam \u_address_controller|Add2~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y3_N40
dffeas \u_address_controller|address[15] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u_address_controller|Add2~53_sumout ),
	.asdata(vcc),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_address_controller|address~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_address_controller|address [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u_address_controller|address[15] .is_wysiwyg = "true";
defparam \u_address_controller|address[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y3_N57
cyclonev_lcell_comb \o_mem_addr[15]~32 (
// Equation(s):
// \o_mem_addr[15]~32_combout  = ( \u_address_controller|address [15] & ( ((!\u_instruction_handler|i_write_enable~q  & (\u_instruction_handler|read_addr_counter [15])) # (\u_instruction_handler|i_write_enable~q  & 
// ((\u_instruction_handler|img_reciver|o_mem_addr [15])))) # (\SW[0]~input_o ) ) ) # ( !\u_address_controller|address [15] & ( (!\SW[0]~input_o  & ((!\u_instruction_handler|i_write_enable~q  & (\u_instruction_handler|read_addr_counter [15])) # 
// (\u_instruction_handler|i_write_enable~q  & ((\u_instruction_handler|img_reciver|o_mem_addr [15]))))) ) )

	.dataa(!\u_instruction_handler|i_write_enable~q ),
	.datab(!\SW[0]~input_o ),
	.datac(!\u_instruction_handler|read_addr_counter [15]),
	.datad(!\u_instruction_handler|img_reciver|o_mem_addr [15]),
	.datae(gnd),
	.dataf(!\u_address_controller|address [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\o_mem_addr[15]~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \o_mem_addr[15]~32 .extended_lut = "off";
defparam \o_mem_addr[15]~32 .lut_mask = 64'h084C084C3B7F3B7F;
defparam \o_mem_addr[15]~32 .shared_arith = "off";
// synopsys translate_on

// Location: DSP_X32_Y2_N0
cyclonev_mac \u_dsa_system|u_controller|Mult2~8 (
	.sub(gnd),
	.negate(gnd),
	.accumulate(gnd),
	.loadconst(gnd),
	.ax({\u_dsa_system|u_controller|y_acc [16],\u_dsa_system|u_controller|y_acc [15],\u_dsa_system|u_controller|y_acc [14],\u_dsa_system|u_controller|y_acc[13]~DUPLICATE_q ,\u_dsa_system|u_controller|y_acc [12],\u_dsa_system|u_controller|y_acc [11],\u_dsa_system|u_controller|y_acc [10],
\u_dsa_system|u_controller|y_acc [9]}),
	.ay({\u_instruction_handler|img_width[8]~_Duplicate_1_q ,\u_instruction_handler|img_width[7]~_Duplicate_1_q ,\u_instruction_handler|img_width[6]~_Duplicate_1_q ,\u_instruction_handler|img_width[5]~_Duplicate_1_q ,\u_instruction_handler|img_width[4]~_Duplicate_1_q ,
\u_instruction_handler|img_width[3]~_Duplicate_1_q ,\u_instruction_handler|img_width[2]~_Duplicate_1DUPLICATE_q ,\u_instruction_handler|img_width[1]~_Duplicate_1_q }),
	.az(26'b00000000000000000000000000),
	.bx(18'b000000000000000000),
	.by(19'b0000000000000000000),
	.bz(18'b000000000000000000),
	.coefsela(3'b000),
	.coefselb(3'b000),
	.clk({gnd,gnd,\CLOCK_50~inputCLKENA0_outclk }),
	.aclr({gnd,gnd}),
	.ena({vcc,vcc,\u_dsa_system|u_controller|x_int[8]~0_combout }),
	.scanin(27'b000000000000000000000000000),
	.chainin(1'b0),
	.dftout(),
	.resulta(\u_dsa_system|u_controller|Mult2~8_RESULTA_bus ),
	.resultb(),
	.scanout(),
	.chainout());
// synopsys translate_off
defparam \u_dsa_system|u_controller|Mult2~8 .accumulate_clock = "none";
defparam \u_dsa_system|u_controller|Mult2~8 .ax_clock = "0";
defparam \u_dsa_system|u_controller|Mult2~8 .ax_width = 8;
defparam \u_dsa_system|u_controller|Mult2~8 .ay_scan_in_clock = "none";
defparam \u_dsa_system|u_controller|Mult2~8 .ay_scan_in_width = 8;
defparam \u_dsa_system|u_controller|Mult2~8 .ay_use_scan_in = "false";
defparam \u_dsa_system|u_controller|Mult2~8 .az_clock = "none";
defparam \u_dsa_system|u_controller|Mult2~8 .bx_clock = "none";
defparam \u_dsa_system|u_controller|Mult2~8 .by_clock = "none";
defparam \u_dsa_system|u_controller|Mult2~8 .by_use_scan_in = "false";
defparam \u_dsa_system|u_controller|Mult2~8 .bz_clock = "none";
defparam \u_dsa_system|u_controller|Mult2~8 .coef_a_0 = 0;
defparam \u_dsa_system|u_controller|Mult2~8 .coef_a_1 = 0;
defparam \u_dsa_system|u_controller|Mult2~8 .coef_a_2 = 0;
defparam \u_dsa_system|u_controller|Mult2~8 .coef_a_3 = 0;
defparam \u_dsa_system|u_controller|Mult2~8 .coef_a_4 = 0;
defparam \u_dsa_system|u_controller|Mult2~8 .coef_a_5 = 0;
defparam \u_dsa_system|u_controller|Mult2~8 .coef_a_6 = 0;
defparam \u_dsa_system|u_controller|Mult2~8 .coef_a_7 = 0;
defparam \u_dsa_system|u_controller|Mult2~8 .coef_b_0 = 0;
defparam \u_dsa_system|u_controller|Mult2~8 .coef_b_1 = 0;
defparam \u_dsa_system|u_controller|Mult2~8 .coef_b_2 = 0;
defparam \u_dsa_system|u_controller|Mult2~8 .coef_b_3 = 0;
defparam \u_dsa_system|u_controller|Mult2~8 .coef_b_4 = 0;
defparam \u_dsa_system|u_controller|Mult2~8 .coef_b_5 = 0;
defparam \u_dsa_system|u_controller|Mult2~8 .coef_b_6 = 0;
defparam \u_dsa_system|u_controller|Mult2~8 .coef_b_7 = 0;
defparam \u_dsa_system|u_controller|Mult2~8 .coef_sel_a_clock = "none";
defparam \u_dsa_system|u_controller|Mult2~8 .coef_sel_b_clock = "none";
defparam \u_dsa_system|u_controller|Mult2~8 .delay_scan_out_ay = "false";
defparam \u_dsa_system|u_controller|Mult2~8 .delay_scan_out_by = "false";
defparam \u_dsa_system|u_controller|Mult2~8 .enable_double_accum = "false";
defparam \u_dsa_system|u_controller|Mult2~8 .load_const_clock = "none";
defparam \u_dsa_system|u_controller|Mult2~8 .load_const_value = 0;
defparam \u_dsa_system|u_controller|Mult2~8 .mode_sub_location = 0;
defparam \u_dsa_system|u_controller|Mult2~8 .negate_clock = "none";
defparam \u_dsa_system|u_controller|Mult2~8 .operand_source_max = "input";
defparam \u_dsa_system|u_controller|Mult2~8 .operand_source_may = "input";
defparam \u_dsa_system|u_controller|Mult2~8 .operand_source_mbx = "input";
defparam \u_dsa_system|u_controller|Mult2~8 .operand_source_mby = "input";
defparam \u_dsa_system|u_controller|Mult2~8 .operation_mode = "m9x9";
defparam \u_dsa_system|u_controller|Mult2~8 .output_clock = "none";
defparam \u_dsa_system|u_controller|Mult2~8 .preadder_subtract_a = "false";
defparam \u_dsa_system|u_controller|Mult2~8 .preadder_subtract_b = "false";
defparam \u_dsa_system|u_controller|Mult2~8 .result_a_width = 64;
defparam \u_dsa_system|u_controller|Mult2~8 .signed_max = "false";
defparam \u_dsa_system|u_controller|Mult2~8 .signed_may = "false";
defparam \u_dsa_system|u_controller|Mult2~8 .signed_mbx = "false";
defparam \u_dsa_system|u_controller|Mult2~8 .signed_mby = "false";
defparam \u_dsa_system|u_controller|Mult2~8 .sub_clock = "none";
defparam \u_dsa_system|u_controller|Mult2~8 .use_chainadder = "false";
// synopsys translate_on

// Location: LABCELL_X29_Y4_N0
cyclonev_lcell_comb \u_dsa_system|u_controller|Add6~70 (
// Equation(s):
// \u_dsa_system|u_controller|Add6~70_cout  = CARRY(( \u_dsa_system|u_controller|Mult2~8_resulta  ) + ( \u_dsa_system|u_controller|x_int [1] ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_dsa_system|u_controller|x_int [1]),
	.datad(!\u_dsa_system|u_controller|Mult2~8_resulta ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\u_dsa_system|u_controller|Add6~70_cout ),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_controller|Add6~70 .extended_lut = "off";
defparam \u_dsa_system|u_controller|Add6~70 .lut_mask = 64'h0000F0F0000000FF;
defparam \u_dsa_system|u_controller|Add6~70 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y4_N3
cyclonev_lcell_comb \u_dsa_system|u_controller|Add6~58 (
// Equation(s):
// \u_dsa_system|u_controller|Add6~58_cout  = CARRY(( \u_dsa_system|u_controller|Mult2~9  ) + ( \u_dsa_system|u_controller|x_int [2] ) + ( \u_dsa_system|u_controller|Add6~70_cout  ))

	.dataa(!\u_dsa_system|u_controller|x_int [2]),
	.datab(gnd),
	.datac(!\u_dsa_system|u_controller|Mult2~9 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_dsa_system|u_controller|Add6~70_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\u_dsa_system|u_controller|Add6~58_cout ),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_controller|Add6~58 .extended_lut = "off";
defparam \u_dsa_system|u_controller|Add6~58 .lut_mask = 64'h0000AAAA00000F0F;
defparam \u_dsa_system|u_controller|Add6~58 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y4_N6
cyclonev_lcell_comb \u_dsa_system|u_controller|Add6~1 (
// Equation(s):
// \u_dsa_system|u_controller|Add6~1_sumout  = SUM(( \u_dsa_system|u_controller|Mult2~10  ) + ( \u_dsa_system|u_controller|x_int [3] ) + ( \u_dsa_system|u_controller|Add6~58_cout  ))
// \u_dsa_system|u_controller|Add6~2  = CARRY(( \u_dsa_system|u_controller|Mult2~10  ) + ( \u_dsa_system|u_controller|x_int [3] ) + ( \u_dsa_system|u_controller|Add6~58_cout  ))

	.dataa(gnd),
	.datab(!\u_dsa_system|u_controller|Mult2~10 ),
	.datac(!\u_dsa_system|u_controller|x_int [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_dsa_system|u_controller|Add6~58_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_dsa_system|u_controller|Add6~1_sumout ),
	.cout(\u_dsa_system|u_controller|Add6~2 ),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_controller|Add6~1 .extended_lut = "off";
defparam \u_dsa_system|u_controller|Add6~1 .lut_mask = 64'h0000F0F000003333;
defparam \u_dsa_system|u_controller|Add6~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y4_N9
cyclonev_lcell_comb \u_dsa_system|u_controller|Add6~5 (
// Equation(s):
// \u_dsa_system|u_controller|Add6~5_sumout  = SUM(( \u_dsa_system|u_controller|Mult2~11  ) + ( \u_dsa_system|u_controller|x_int [4] ) + ( \u_dsa_system|u_controller|Add6~2  ))
// \u_dsa_system|u_controller|Add6~6  = CARRY(( \u_dsa_system|u_controller|Mult2~11  ) + ( \u_dsa_system|u_controller|x_int [4] ) + ( \u_dsa_system|u_controller|Add6~2  ))

	.dataa(!\u_dsa_system|u_controller|Mult2~11 ),
	.datab(gnd),
	.datac(!\u_dsa_system|u_controller|x_int [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_dsa_system|u_controller|Add6~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_dsa_system|u_controller|Add6~5_sumout ),
	.cout(\u_dsa_system|u_controller|Add6~6 ),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_controller|Add6~5 .extended_lut = "off";
defparam \u_dsa_system|u_controller|Add6~5 .lut_mask = 64'h0000F0F000005555;
defparam \u_dsa_system|u_controller|Add6~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y4_N12
cyclonev_lcell_comb \u_dsa_system|u_controller|Add6~9 (
// Equation(s):
// \u_dsa_system|u_controller|Add6~9_sumout  = SUM(( \u_dsa_system|u_controller|Mult2~12  ) + ( \u_dsa_system|u_controller|x_int [5] ) + ( \u_dsa_system|u_controller|Add6~6  ))
// \u_dsa_system|u_controller|Add6~10  = CARRY(( \u_dsa_system|u_controller|Mult2~12  ) + ( \u_dsa_system|u_controller|x_int [5] ) + ( \u_dsa_system|u_controller|Add6~6  ))

	.dataa(gnd),
	.datab(!\u_dsa_system|u_controller|Mult2~12 ),
	.datac(!\u_dsa_system|u_controller|x_int [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_dsa_system|u_controller|Add6~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_dsa_system|u_controller|Add6~9_sumout ),
	.cout(\u_dsa_system|u_controller|Add6~10 ),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_controller|Add6~9 .extended_lut = "off";
defparam \u_dsa_system|u_controller|Add6~9 .lut_mask = 64'h0000F0F000003333;
defparam \u_dsa_system|u_controller|Add6~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y4_N15
cyclonev_lcell_comb \u_dsa_system|u_controller|Add6~13 (
// Equation(s):
// \u_dsa_system|u_controller|Add6~13_sumout  = SUM(( \u_dsa_system|u_controller|Mult2~13  ) + ( \u_dsa_system|u_controller|x_int [6] ) + ( \u_dsa_system|u_controller|Add6~10  ))
// \u_dsa_system|u_controller|Add6~14  = CARRY(( \u_dsa_system|u_controller|Mult2~13  ) + ( \u_dsa_system|u_controller|x_int [6] ) + ( \u_dsa_system|u_controller|Add6~10  ))

	.dataa(!\u_dsa_system|u_controller|Mult2~13 ),
	.datab(gnd),
	.datac(!\u_dsa_system|u_controller|x_int [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_dsa_system|u_controller|Add6~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_dsa_system|u_controller|Add6~13_sumout ),
	.cout(\u_dsa_system|u_controller|Add6~14 ),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_controller|Add6~13 .extended_lut = "off";
defparam \u_dsa_system|u_controller|Add6~13 .lut_mask = 64'h0000F0F000005555;
defparam \u_dsa_system|u_controller|Add6~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y4_N18
cyclonev_lcell_comb \u_dsa_system|u_controller|Add6~17 (
// Equation(s):
// \u_dsa_system|u_controller|Add6~17_sumout  = SUM(( \u_dsa_system|u_controller|Mult2~14  ) + ( \u_dsa_system|u_controller|x_int [7] ) + ( \u_dsa_system|u_controller|Add6~14  ))
// \u_dsa_system|u_controller|Add6~18  = CARRY(( \u_dsa_system|u_controller|Mult2~14  ) + ( \u_dsa_system|u_controller|x_int [7] ) + ( \u_dsa_system|u_controller|Add6~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_dsa_system|u_controller|Mult2~14 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_dsa_system|u_controller|x_int [7]),
	.datag(gnd),
	.cin(\u_dsa_system|u_controller|Add6~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_dsa_system|u_controller|Add6~17_sumout ),
	.cout(\u_dsa_system|u_controller|Add6~18 ),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_controller|Add6~17 .extended_lut = "off";
defparam \u_dsa_system|u_controller|Add6~17 .lut_mask = 64'h0000FF0000000F0F;
defparam \u_dsa_system|u_controller|Add6~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y4_N21
cyclonev_lcell_comb \u_dsa_system|u_controller|Add6~21 (
// Equation(s):
// \u_dsa_system|u_controller|Add6~21_sumout  = SUM(( \u_dsa_system|u_controller|Mult2~15  ) + ( \u_dsa_system|u_controller|x_int [8] ) + ( \u_dsa_system|u_controller|Add6~18  ))
// \u_dsa_system|u_controller|Add6~22  = CARRY(( \u_dsa_system|u_controller|Mult2~15  ) + ( \u_dsa_system|u_controller|x_int [8] ) + ( \u_dsa_system|u_controller|Add6~18  ))

	.dataa(gnd),
	.datab(!\u_dsa_system|u_controller|Mult2~15 ),
	.datac(!\u_dsa_system|u_controller|x_int [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_dsa_system|u_controller|Add6~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_dsa_system|u_controller|Add6~21_sumout ),
	.cout(\u_dsa_system|u_controller|Add6~22 ),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_controller|Add6~21 .extended_lut = "off";
defparam \u_dsa_system|u_controller|Add6~21 .lut_mask = 64'h0000F0F000003333;
defparam \u_dsa_system|u_controller|Add6~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y4_N24
cyclonev_lcell_comb \u_dsa_system|u_controller|Add6~25 (
// Equation(s):
// \u_dsa_system|u_controller|Add6~25_sumout  = SUM(( \u_dsa_system|u_controller|Mult2~16  ) + ( GND ) + ( \u_dsa_system|u_controller|Add6~22  ))
// \u_dsa_system|u_controller|Add6~26  = CARRY(( \u_dsa_system|u_controller|Mult2~16  ) + ( GND ) + ( \u_dsa_system|u_controller|Add6~22  ))

	.dataa(gnd),
	.datab(!\u_dsa_system|u_controller|Mult2~16 ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_dsa_system|u_controller|Add6~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_dsa_system|u_controller|Add6~25_sumout ),
	.cout(\u_dsa_system|u_controller|Add6~26 ),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_controller|Add6~25 .extended_lut = "off";
defparam \u_dsa_system|u_controller|Add6~25 .lut_mask = 64'h0000FFFF00003333;
defparam \u_dsa_system|u_controller|Add6~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y4_N27
cyclonev_lcell_comb \u_dsa_system|u_controller|Add6~29 (
// Equation(s):
// \u_dsa_system|u_controller|Add6~29_sumout  = SUM(( \u_dsa_system|u_controller|Mult2~17  ) + ( GND ) + ( \u_dsa_system|u_controller|Add6~26  ))
// \u_dsa_system|u_controller|Add6~30  = CARRY(( \u_dsa_system|u_controller|Mult2~17  ) + ( GND ) + ( \u_dsa_system|u_controller|Add6~26  ))

	.dataa(!\u_dsa_system|u_controller|Mult2~17 ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_dsa_system|u_controller|Add6~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_dsa_system|u_controller|Add6~29_sumout ),
	.cout(\u_dsa_system|u_controller|Add6~30 ),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_controller|Add6~29 .extended_lut = "off";
defparam \u_dsa_system|u_controller|Add6~29 .lut_mask = 64'h0000FFFF00005555;
defparam \u_dsa_system|u_controller|Add6~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y4_N30
cyclonev_lcell_comb \u_dsa_system|u_controller|Add6~33 (
// Equation(s):
// \u_dsa_system|u_controller|Add6~33_sumout  = SUM(( \u_dsa_system|u_controller|Mult2~18  ) + ( GND ) + ( \u_dsa_system|u_controller|Add6~30  ))
// \u_dsa_system|u_controller|Add6~34  = CARRY(( \u_dsa_system|u_controller|Mult2~18  ) + ( GND ) + ( \u_dsa_system|u_controller|Add6~30  ))

	.dataa(gnd),
	.datab(!\u_dsa_system|u_controller|Mult2~18 ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_dsa_system|u_controller|Add6~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_dsa_system|u_controller|Add6~33_sumout ),
	.cout(\u_dsa_system|u_controller|Add6~34 ),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_controller|Add6~33 .extended_lut = "off";
defparam \u_dsa_system|u_controller|Add6~33 .lut_mask = 64'h0000FFFF00003333;
defparam \u_dsa_system|u_controller|Add6~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y4_N33
cyclonev_lcell_comb \u_dsa_system|u_controller|Add6~37 (
// Equation(s):
// \u_dsa_system|u_controller|Add6~37_sumout  = SUM(( \u_dsa_system|u_controller|Mult2~19  ) + ( GND ) + ( \u_dsa_system|u_controller|Add6~34  ))
// \u_dsa_system|u_controller|Add6~38  = CARRY(( \u_dsa_system|u_controller|Mult2~19  ) + ( GND ) + ( \u_dsa_system|u_controller|Add6~34  ))

	.dataa(!\u_dsa_system|u_controller|Mult2~19 ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_dsa_system|u_controller|Add6~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_dsa_system|u_controller|Add6~37_sumout ),
	.cout(\u_dsa_system|u_controller|Add6~38 ),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_controller|Add6~37 .extended_lut = "off";
defparam \u_dsa_system|u_controller|Add6~37 .lut_mask = 64'h0000FFFF00005555;
defparam \u_dsa_system|u_controller|Add6~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y4_N36
cyclonev_lcell_comb \u_dsa_system|u_controller|Add6~41 (
// Equation(s):
// \u_dsa_system|u_controller|Add6~41_sumout  = SUM(( \u_dsa_system|u_controller|Mult2~20  ) + ( GND ) + ( \u_dsa_system|u_controller|Add6~38  ))
// \u_dsa_system|u_controller|Add6~42  = CARRY(( \u_dsa_system|u_controller|Mult2~20  ) + ( GND ) + ( \u_dsa_system|u_controller|Add6~38  ))

	.dataa(gnd),
	.datab(!\u_dsa_system|u_controller|Mult2~20 ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_dsa_system|u_controller|Add6~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_dsa_system|u_controller|Add6~41_sumout ),
	.cout(\u_dsa_system|u_controller|Add6~42 ),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_controller|Add6~41 .extended_lut = "off";
defparam \u_dsa_system|u_controller|Add6~41 .lut_mask = 64'h0000FFFF00003333;
defparam \u_dsa_system|u_controller|Add6~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y4_N39
cyclonev_lcell_comb \u_dsa_system|u_controller|Add6~45 (
// Equation(s):
// \u_dsa_system|u_controller|Add6~45_sumout  = SUM(( \u_dsa_system|u_controller|Mult2~21  ) + ( GND ) + ( \u_dsa_system|u_controller|Add6~42  ))
// \u_dsa_system|u_controller|Add6~46  = CARRY(( \u_dsa_system|u_controller|Mult2~21  ) + ( GND ) + ( \u_dsa_system|u_controller|Add6~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_dsa_system|u_controller|Mult2~21 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_dsa_system|u_controller|Add6~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_dsa_system|u_controller|Add6~45_sumout ),
	.cout(\u_dsa_system|u_controller|Add6~46 ),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_controller|Add6~45 .extended_lut = "off";
defparam \u_dsa_system|u_controller|Add6~45 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u_dsa_system|u_controller|Add6~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y4_N42
cyclonev_lcell_comb \u_dsa_system|u_controller|Add6~49 (
// Equation(s):
// \u_dsa_system|u_controller|Add6~49_sumout  = SUM(( \u_dsa_system|u_controller|Mult2~22  ) + ( GND ) + ( \u_dsa_system|u_controller|Add6~46  ))
// \u_dsa_system|u_controller|Add6~50  = CARRY(( \u_dsa_system|u_controller|Mult2~22  ) + ( GND ) + ( \u_dsa_system|u_controller|Add6~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_dsa_system|u_controller|Mult2~22 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_dsa_system|u_controller|Add6~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_dsa_system|u_controller|Add6~49_sumout ),
	.cout(\u_dsa_system|u_controller|Add6~50 ),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_controller|Add6~49 .extended_lut = "off";
defparam \u_dsa_system|u_controller|Add6~49 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u_dsa_system|u_controller|Add6~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y4_N45
cyclonev_lcell_comb \u_dsa_system|u_controller|Add6~53 (
// Equation(s):
// \u_dsa_system|u_controller|Add6~53_sumout  = SUM(( \u_dsa_system|u_controller|Mult2~23  ) + ( GND ) + ( \u_dsa_system|u_controller|Add6~50  ))
// \u_dsa_system|u_controller|Add6~54  = CARRY(( \u_dsa_system|u_controller|Mult2~23  ) + ( GND ) + ( \u_dsa_system|u_controller|Add6~50  ))

	.dataa(!\u_dsa_system|u_controller|Mult2~23 ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_dsa_system|u_controller|Add6~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_dsa_system|u_controller|Add6~53_sumout ),
	.cout(\u_dsa_system|u_controller|Add6~54 ),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_controller|Add6~53 .extended_lut = "off";
defparam \u_dsa_system|u_controller|Add6~53 .lut_mask = 64'h0000FFFF00005555;
defparam \u_dsa_system|u_controller|Add6~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y4_N48
cyclonev_lcell_comb \u_dsa_system|u_controller|Add6~61 (
// Equation(s):
// \u_dsa_system|u_controller|Add6~61_sumout  = SUM(( GND ) + ( GND ) + ( \u_dsa_system|u_controller|Add6~54  ))
// \u_dsa_system|u_controller|Add6~62  = CARRY(( GND ) + ( GND ) + ( \u_dsa_system|u_controller|Add6~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_dsa_system|u_controller|Add6~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_dsa_system|u_controller|Add6~61_sumout ),
	.cout(\u_dsa_system|u_controller|Add6~62 ),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_controller|Add6~61 .extended_lut = "off";
defparam \u_dsa_system|u_controller|Add6~61 .lut_mask = 64'h0000FFFF00000000;
defparam \u_dsa_system|u_controller|Add6~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y4_N51
cyclonev_lcell_comb \u_dsa_system|u_controller|Add6~65 (
// Equation(s):
// \u_dsa_system|u_controller|Add6~65_sumout  = SUM(( GND ) + ( GND ) + ( \u_dsa_system|u_controller|Add6~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_dsa_system|u_controller|Add6~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_dsa_system|u_controller|Add6~65_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_controller|Add6~65 .extended_lut = "off";
defparam \u_dsa_system|u_controller|Add6~65 .lut_mask = 64'h0000FFFF00000000;
defparam \u_dsa_system|u_controller|Add6~65 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y4_N30
cyclonev_lcell_comb \u_dsa_system|u_controller|Add7~1 (
// Equation(s):
// \u_dsa_system|u_controller|Add7~1_sumout  = SUM(( \u_dsa_system|u_controller|Add6~61_sumout  ) + ( VCC ) + ( !VCC ))
// \u_dsa_system|u_controller|Add7~2  = CARRY(( \u_dsa_system|u_controller|Add6~61_sumout  ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\u_dsa_system|u_controller|Add6~61_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\u_dsa_system|u_controller|Add7~1_sumout ),
	.cout(\u_dsa_system|u_controller|Add7~2 ),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_controller|Add7~1 .extended_lut = "off";
defparam \u_dsa_system|u_controller|Add7~1 .lut_mask = 64'h0000000000003333;
defparam \u_dsa_system|u_controller|Add7~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y4_N33
cyclonev_lcell_comb \u_dsa_system|u_controller|Add7~5 (
// Equation(s):
// \u_dsa_system|u_controller|Add7~5_sumout  = SUM(( \u_dsa_system|u_controller|Add6~65_sumout  ) + ( GND ) + ( \u_dsa_system|u_controller|Add7~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_dsa_system|u_controller|Add6~65_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_dsa_system|u_controller|Add7~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_dsa_system|u_controller|Add7~5_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_controller|Add7~5 .extended_lut = "off";
defparam \u_dsa_system|u_controller|Add7~5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u_dsa_system|u_controller|Add7~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y6_N51
cyclonev_lcell_comb \o_mem_addr[15]~34 (
// Equation(s):
// \o_mem_addr[15]~34_combout  = ( \o_mem_addr[15]~32_combout  & ( \u_dsa_system|u_controller|Add7~5_sumout  & ( ((\u_dsa_system|u_controller|state.WRITE_RES~DUPLICATE_q ) # (\o_mem_addr[15]~33_combout )) # (\u_dsa_system|u_controller|o_busy~0_combout ) ) ) 
// ) # ( !\o_mem_addr[15]~32_combout  & ( \u_dsa_system|u_controller|Add7~5_sumout  & ( (!\u_dsa_system|u_controller|o_busy~0_combout  & ((\u_dsa_system|u_controller|state.WRITE_RES~DUPLICATE_q ) # (\o_mem_addr[15]~33_combout ))) ) ) ) # ( 
// \o_mem_addr[15]~32_combout  & ( !\u_dsa_system|u_controller|Add7~5_sumout  & ( (\o_mem_addr[15]~33_combout ) # (\u_dsa_system|u_controller|o_busy~0_combout ) ) ) ) # ( !\o_mem_addr[15]~32_combout  & ( !\u_dsa_system|u_controller|Add7~5_sumout  & ( 
// (!\u_dsa_system|u_controller|o_busy~0_combout  & \o_mem_addr[15]~33_combout ) ) ) )

	.dataa(!\u_dsa_system|u_controller|o_busy~0_combout ),
	.datab(gnd),
	.datac(!\o_mem_addr[15]~33_combout ),
	.datad(!\u_dsa_system|u_controller|state.WRITE_RES~DUPLICATE_q ),
	.datae(!\o_mem_addr[15]~32_combout ),
	.dataf(!\u_dsa_system|u_controller|Add7~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\o_mem_addr[15]~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \o_mem_addr[15]~34 .extended_lut = "off";
defparam \o_mem_addr[15]~34 .lut_mask = 64'h0A0A5F5F0AAA5FFF;
defparam \o_mem_addr[15]~34 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y6_N47
dffeas \u_memory_interface|ram_inst|altsyncram_component|auto_generated|address_reg_a[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\o_mem_addr[15]~34_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_memory_interface|ram_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|address_reg_a[0] .is_wysiwyg = "true";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|address_reg_a[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y5_N54
cyclonev_lcell_comb \o_mem_we~0 (
// Equation(s):
// \o_mem_we~0_combout  = ( !\u_dsa_system|u_controller|o_busy~0_combout  & ( \u_instruction_handler|img_reciver|LessThan1~12_combout  & ( \u_dsa_system|u_controller|state.WRITE_RES~DUPLICATE_q  ) ) ) # ( \u_dsa_system|u_controller|o_busy~0_combout  & ( 
// !\u_instruction_handler|img_reciver|LessThan1~12_combout  & ( (\u_instruction_handler|img_reciver|always2~2_combout  & (!\SW[0]~input_o  & \u_instruction_handler|i_write_enable~q )) ) ) ) # ( !\u_dsa_system|u_controller|o_busy~0_combout  & ( 
// !\u_instruction_handler|img_reciver|LessThan1~12_combout  & ( \u_dsa_system|u_controller|state.WRITE_RES~DUPLICATE_q  ) ) )

	.dataa(!\u_instruction_handler|img_reciver|always2~2_combout ),
	.datab(!\u_dsa_system|u_controller|state.WRITE_RES~DUPLICATE_q ),
	.datac(!\SW[0]~input_o ),
	.datad(!\u_instruction_handler|i_write_enable~q ),
	.datae(!\u_dsa_system|u_controller|o_busy~0_combout ),
	.dataf(!\u_instruction_handler|img_reciver|LessThan1~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\o_mem_we~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \o_mem_we~0 .extended_lut = "off";
defparam \o_mem_we~0 .lut_mask = 64'h3333005033330000;
defparam \o_mem_we~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y6_N12
cyclonev_lcell_comb \u_memory_interface|ram_inst|altsyncram_component|auto_generated|decode3|w_anode8379w[1] (
// Equation(s):
// \u_memory_interface|ram_inst|altsyncram_component|auto_generated|decode3|w_anode8379w [1] = ( \o_mem_addr[15]~32_combout  & ( \u_dsa_system|u_controller|Add7~5_sumout  & ( (!\u_dsa_system|u_controller|o_busy~0_combout  & (!\o_mem_addr[15]~33_combout  & 
// (!\u_dsa_system|u_controller|state.WRITE_RES~DUPLICATE_q  & \o_mem_we~0_combout ))) ) ) ) # ( !\o_mem_addr[15]~32_combout  & ( \u_dsa_system|u_controller|Add7~5_sumout  & ( (\o_mem_we~0_combout  & (((!\o_mem_addr[15]~33_combout  & 
// !\u_dsa_system|u_controller|state.WRITE_RES~DUPLICATE_q )) # (\u_dsa_system|u_controller|o_busy~0_combout ))) ) ) ) # ( \o_mem_addr[15]~32_combout  & ( !\u_dsa_system|u_controller|Add7~5_sumout  & ( (!\u_dsa_system|u_controller|o_busy~0_combout  & 
// (!\o_mem_addr[15]~33_combout  & \o_mem_we~0_combout )) ) ) ) # ( !\o_mem_addr[15]~32_combout  & ( !\u_dsa_system|u_controller|Add7~5_sumout  & ( (\o_mem_we~0_combout  & ((!\o_mem_addr[15]~33_combout ) # (\u_dsa_system|u_controller|o_busy~0_combout ))) ) ) 
// )

	.dataa(!\u_dsa_system|u_controller|o_busy~0_combout ),
	.datab(!\o_mem_addr[15]~33_combout ),
	.datac(!\u_dsa_system|u_controller|state.WRITE_RES~DUPLICATE_q ),
	.datad(!\o_mem_we~0_combout ),
	.datae(!\o_mem_addr[15]~32_combout ),
	.dataf(!\u_dsa_system|u_controller|Add7~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_memory_interface|ram_inst|altsyncram_component|auto_generated|decode3|w_anode8379w [1]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|decode3|w_anode8379w[1] .extended_lut = "off";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|decode3|w_anode8379w[1] .lut_mask = 64'h00DD008800D50080;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|decode3|w_anode8379w[1] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y6_N10
dffeas \u_dsa_system|u_controller|y_acc[3]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u_dsa_system|u_controller|Add2~53_sumout ),
	.asdata(vcc),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\u_dsa_system|u_controller|state.UPDATE_ACC~q ),
	.sload(gnd),
	.ena(\u_dsa_system|u_controller|Selector18~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_dsa_system|u_controller|y_acc[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_dsa_system|u_controller|y_acc[3]~DUPLICATE .is_wysiwyg = "true";
defparam \u_dsa_system|u_controller|y_acc[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y6_N16
dffeas \u_dsa_system|u_controller|y_acc[5]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u_dsa_system|u_controller|Add2~45_sumout ),
	.asdata(vcc),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\u_dsa_system|u_controller|state.UPDATE_ACC~q ),
	.sload(gnd),
	.ena(\u_dsa_system|u_controller|Selector18~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_dsa_system|u_controller|y_acc[5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_dsa_system|u_controller|y_acc[5]~DUPLICATE .is_wysiwyg = "true";
defparam \u_dsa_system|u_controller|y_acc[5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y6_N22
dffeas \u_dsa_system|u_controller|y_acc[7]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u_dsa_system|u_controller|Add2~37_sumout ),
	.asdata(vcc),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\u_dsa_system|u_controller|state.UPDATE_ACC~q ),
	.sload(gnd),
	.ena(\u_dsa_system|u_controller|Selector18~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_dsa_system|u_controller|y_acc[7]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_dsa_system|u_controller|y_acc[7]~DUPLICATE .is_wysiwyg = "true";
defparam \u_dsa_system|u_controller|y_acc[7]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y6_N12
cyclonev_lcell_comb \u_dsa_system|u_controller|row1_data[8]~0 (
// Equation(s):
// \u_dsa_system|u_controller|row1_data[8]~0_combout  = ( \u_dsa_system|u_controller|state.WAIT_R1~q  & ( \KEY[2]~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\u_dsa_system|u_controller|state.WAIT_R1~q ),
	.dataf(!\KEY[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_dsa_system|u_controller|row1_data[8]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_controller|row1_data[8]~0 .extended_lut = "off";
defparam \u_dsa_system|u_controller|row1_data[8]~0 .lut_mask = 64'h000000000000FFFF;
defparam \u_dsa_system|u_controller|row1_data[8]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y6_N55
dffeas \u_dsa_system|u_controller|x_acc[0]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u_dsa_system|u_controller|Selector17~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u_instruction_handler|i_mode_select~q ),
	.sload(gnd),
	.ena(\u_dsa_system|u_controller|Selector16~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_dsa_system|u_controller|x_acc[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_dsa_system|u_controller|x_acc[0]~DUPLICATE .is_wysiwyg = "true";
defparam \u_dsa_system|u_controller|x_acc[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y6_N42
cyclonev_lcell_comb \u_memory_interface|ram_inst|altsyncram_component|auto_generated|decode3|w_anode8396w[1] (
// Equation(s):
// \u_memory_interface|ram_inst|altsyncram_component|auto_generated|decode3|w_anode8396w [1] = ( \o_mem_addr[15]~32_combout  & ( \u_dsa_system|u_controller|Add7~5_sumout  & ( (\o_mem_we~0_combout  & (((\u_dsa_system|u_controller|state.WRITE_RES~DUPLICATE_q ) 
// # (\o_mem_addr[15]~33_combout )) # (\u_dsa_system|u_controller|o_busy~0_combout ))) ) ) ) # ( !\o_mem_addr[15]~32_combout  & ( \u_dsa_system|u_controller|Add7~5_sumout  & ( (!\u_dsa_system|u_controller|o_busy~0_combout  & (\o_mem_we~0_combout  & 
// ((\u_dsa_system|u_controller|state.WRITE_RES~DUPLICATE_q ) # (\o_mem_addr[15]~33_combout )))) ) ) ) # ( \o_mem_addr[15]~32_combout  & ( !\u_dsa_system|u_controller|Add7~5_sumout  & ( (\o_mem_we~0_combout  & ((\o_mem_addr[15]~33_combout ) # 
// (\u_dsa_system|u_controller|o_busy~0_combout ))) ) ) ) # ( !\o_mem_addr[15]~32_combout  & ( !\u_dsa_system|u_controller|Add7~5_sumout  & ( (!\u_dsa_system|u_controller|o_busy~0_combout  & (\o_mem_addr[15]~33_combout  & \o_mem_we~0_combout )) ) ) )

	.dataa(!\u_dsa_system|u_controller|o_busy~0_combout ),
	.datab(!\o_mem_addr[15]~33_combout ),
	.datac(!\u_dsa_system|u_controller|state.WRITE_RES~DUPLICATE_q ),
	.datad(!\o_mem_we~0_combout ),
	.datae(!\o_mem_addr[15]~32_combout ),
	.dataf(!\u_dsa_system|u_controller|Add7~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_memory_interface|ram_inst|altsyncram_component|auto_generated|decode3|w_anode8396w [1]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|decode3|w_anode8396w[1] .extended_lut = "off";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|decode3|w_anode8396w[1] .lut_mask = 64'h00220077002A007F;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|decode3|w_anode8396w[1] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y4_N16
dffeas \u_vjtag_interface|data_out[8]~DUPLICATE (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\u_vjtag_interface|DR1 [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_vjtag_interface|always3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vjtag_interface|data_out[8]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_vjtag_interface|data_out[8]~DUPLICATE .is_wysiwyg = "true";
defparam \u_vjtag_interface|data_out[8]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y18_N28
dffeas \u_dsa_system|u_seq_core|u_stage1|o_wy_q[0]~_Duplicate_5 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_dsa_system|u_controller|y_acc [0]),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_dsa_system|u_seq_core|u_stage1|o_wy_q[0]~_Duplicate_5_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_dsa_system|u_seq_core|u_stage1|o_wy_q[0]~_Duplicate_5 .is_wysiwyg = "true";
defparam \u_dsa_system|u_seq_core|u_stage1|o_wy_q[0]~_Duplicate_5 .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y17_N32
dffeas \u_dsa_system|u_seq_core|u_stage1|o_wy_q[1]~_Duplicate_5 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_dsa_system|u_controller|y_acc [1]),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_dsa_system|u_seq_core|u_stage1|o_wy_q[1]~_Duplicate_5_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_dsa_system|u_seq_core|u_stage1|o_wy_q[1]~_Duplicate_5 .is_wysiwyg = "true";
defparam \u_dsa_system|u_seq_core|u_stage1|o_wy_q[1]~_Duplicate_5 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y17_N30
cyclonev_lcell_comb \u_dsa_system|u_seq_core|u_stage2|Add0~1 (
// Equation(s):
// \u_dsa_system|u_seq_core|u_stage2|Add0~1_sumout  = SUM(( !\u_dsa_system|u_seq_core|u_stage1|o_wy_q[1]~_Duplicate_5_q  ) + ( !\u_dsa_system|u_seq_core|u_stage1|o_wy_q[0]~_Duplicate_5_q  ) + ( !VCC ))
// \u_dsa_system|u_seq_core|u_stage2|Add0~2  = CARRY(( !\u_dsa_system|u_seq_core|u_stage1|o_wy_q[1]~_Duplicate_5_q  ) + ( !\u_dsa_system|u_seq_core|u_stage1|o_wy_q[0]~_Duplicate_5_q  ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_dsa_system|u_seq_core|u_stage1|o_wy_q[0]~_Duplicate_5_q ),
	.datad(!\u_dsa_system|u_seq_core|u_stage1|o_wy_q[1]~_Duplicate_5_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\u_dsa_system|u_seq_core|u_stage2|Add0~1_sumout ),
	.cout(\u_dsa_system|u_seq_core|u_stage2|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_seq_core|u_stage2|Add0~1 .extended_lut = "off";
defparam \u_dsa_system|u_seq_core|u_stage2|Add0~1 .lut_mask = 64'h00000F0F0000FF00;
defparam \u_dsa_system|u_seq_core|u_stage2|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y17_N35
dffeas \u_dsa_system|u_seq_core|u_stage1|o_wy_q[2]~_Duplicate_5 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_dsa_system|u_controller|y_acc [2]),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_dsa_system|u_seq_core|u_stage1|o_wy_q[2]~_Duplicate_5_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_dsa_system|u_seq_core|u_stage1|o_wy_q[2]~_Duplicate_5 .is_wysiwyg = "true";
defparam \u_dsa_system|u_seq_core|u_stage1|o_wy_q[2]~_Duplicate_5 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y17_N33
cyclonev_lcell_comb \u_dsa_system|u_seq_core|u_stage2|Add0~5 (
// Equation(s):
// \u_dsa_system|u_seq_core|u_stage2|Add0~5_sumout  = SUM(( !\u_dsa_system|u_seq_core|u_stage1|o_wy_q[2]~_Duplicate_5_q  ) + ( GND ) + ( \u_dsa_system|u_seq_core|u_stage2|Add0~2  ))
// \u_dsa_system|u_seq_core|u_stage2|Add0~6  = CARRY(( !\u_dsa_system|u_seq_core|u_stage1|o_wy_q[2]~_Duplicate_5_q  ) + ( GND ) + ( \u_dsa_system|u_seq_core|u_stage2|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u_dsa_system|u_seq_core|u_stage1|o_wy_q[2]~_Duplicate_5_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_dsa_system|u_seq_core|u_stage2|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_dsa_system|u_seq_core|u_stage2|Add0~5_sumout ),
	.cout(\u_dsa_system|u_seq_core|u_stage2|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_seq_core|u_stage2|Add0~5 .extended_lut = "off";
defparam \u_dsa_system|u_seq_core|u_stage2|Add0~5 .lut_mask = 64'h0000FFFF0000FF00;
defparam \u_dsa_system|u_seq_core|u_stage2|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y17_N38
dffeas \u_dsa_system|u_seq_core|u_stage1|o_wy_q[3]~_Duplicate_5 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_dsa_system|u_controller|y_acc[3]~DUPLICATE_q ),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_dsa_system|u_seq_core|u_stage1|o_wy_q[3]~_Duplicate_5_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_dsa_system|u_seq_core|u_stage1|o_wy_q[3]~_Duplicate_5 .is_wysiwyg = "true";
defparam \u_dsa_system|u_seq_core|u_stage1|o_wy_q[3]~_Duplicate_5 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y17_N36
cyclonev_lcell_comb \u_dsa_system|u_seq_core|u_stage2|Add0~9 (
// Equation(s):
// \u_dsa_system|u_seq_core|u_stage2|Add0~9_sumout  = SUM(( !\u_dsa_system|u_seq_core|u_stage1|o_wy_q[3]~_Duplicate_5_q  ) + ( GND ) + ( \u_dsa_system|u_seq_core|u_stage2|Add0~6  ))
// \u_dsa_system|u_seq_core|u_stage2|Add0~10  = CARRY(( !\u_dsa_system|u_seq_core|u_stage1|o_wy_q[3]~_Duplicate_5_q  ) + ( GND ) + ( \u_dsa_system|u_seq_core|u_stage2|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u_dsa_system|u_seq_core|u_stage1|o_wy_q[3]~_Duplicate_5_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_dsa_system|u_seq_core|u_stage2|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_dsa_system|u_seq_core|u_stage2|Add0~9_sumout ),
	.cout(\u_dsa_system|u_seq_core|u_stage2|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_seq_core|u_stage2|Add0~9 .extended_lut = "off";
defparam \u_dsa_system|u_seq_core|u_stage2|Add0~9 .lut_mask = 64'h0000FFFF0000FF00;
defparam \u_dsa_system|u_seq_core|u_stage2|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y17_N41
dffeas \u_dsa_system|u_seq_core|u_stage1|o_wy_q[4]~_Duplicate_5 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_dsa_system|u_controller|y_acc [4]),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_dsa_system|u_seq_core|u_stage1|o_wy_q[4]~_Duplicate_5_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_dsa_system|u_seq_core|u_stage1|o_wy_q[4]~_Duplicate_5 .is_wysiwyg = "true";
defparam \u_dsa_system|u_seq_core|u_stage1|o_wy_q[4]~_Duplicate_5 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y17_N39
cyclonev_lcell_comb \u_dsa_system|u_seq_core|u_stage2|Add0~13 (
// Equation(s):
// \u_dsa_system|u_seq_core|u_stage2|Add0~13_sumout  = SUM(( !\u_dsa_system|u_seq_core|u_stage1|o_wy_q[4]~_Duplicate_5_q  ) + ( GND ) + ( \u_dsa_system|u_seq_core|u_stage2|Add0~10  ))
// \u_dsa_system|u_seq_core|u_stage2|Add0~14  = CARRY(( !\u_dsa_system|u_seq_core|u_stage1|o_wy_q[4]~_Duplicate_5_q  ) + ( GND ) + ( \u_dsa_system|u_seq_core|u_stage2|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u_dsa_system|u_seq_core|u_stage1|o_wy_q[4]~_Duplicate_5_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_dsa_system|u_seq_core|u_stage2|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_dsa_system|u_seq_core|u_stage2|Add0~13_sumout ),
	.cout(\u_dsa_system|u_seq_core|u_stage2|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_seq_core|u_stage2|Add0~13 .extended_lut = "off";
defparam \u_dsa_system|u_seq_core|u_stage2|Add0~13 .lut_mask = 64'h0000FFFF0000FF00;
defparam \u_dsa_system|u_seq_core|u_stage2|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y17_N44
dffeas \u_dsa_system|u_seq_core|u_stage1|o_wy_q[5]~_Duplicate_5 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_dsa_system|u_controller|y_acc[5]~DUPLICATE_q ),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_dsa_system|u_seq_core|u_stage1|o_wy_q[5]~_Duplicate_5_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_dsa_system|u_seq_core|u_stage1|o_wy_q[5]~_Duplicate_5 .is_wysiwyg = "true";
defparam \u_dsa_system|u_seq_core|u_stage1|o_wy_q[5]~_Duplicate_5 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y17_N42
cyclonev_lcell_comb \u_dsa_system|u_seq_core|u_stage2|Add0~17 (
// Equation(s):
// \u_dsa_system|u_seq_core|u_stage2|Add0~17_sumout  = SUM(( !\u_dsa_system|u_seq_core|u_stage1|o_wy_q[5]~_Duplicate_5_q  ) + ( GND ) + ( \u_dsa_system|u_seq_core|u_stage2|Add0~14  ))
// \u_dsa_system|u_seq_core|u_stage2|Add0~18  = CARRY(( !\u_dsa_system|u_seq_core|u_stage1|o_wy_q[5]~_Duplicate_5_q  ) + ( GND ) + ( \u_dsa_system|u_seq_core|u_stage2|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u_dsa_system|u_seq_core|u_stage1|o_wy_q[5]~_Duplicate_5_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_dsa_system|u_seq_core|u_stage2|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_dsa_system|u_seq_core|u_stage2|Add0~17_sumout ),
	.cout(\u_dsa_system|u_seq_core|u_stage2|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_seq_core|u_stage2|Add0~17 .extended_lut = "off";
defparam \u_dsa_system|u_seq_core|u_stage2|Add0~17 .lut_mask = 64'h0000FFFF0000FF00;
defparam \u_dsa_system|u_seq_core|u_stage2|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y17_N47
dffeas \u_dsa_system|u_seq_core|u_stage1|o_wy_q[6]~_Duplicate_5 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_dsa_system|u_controller|y_acc [6]),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_dsa_system|u_seq_core|u_stage1|o_wy_q[6]~_Duplicate_5_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_dsa_system|u_seq_core|u_stage1|o_wy_q[6]~_Duplicate_5 .is_wysiwyg = "true";
defparam \u_dsa_system|u_seq_core|u_stage1|o_wy_q[6]~_Duplicate_5 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y17_N45
cyclonev_lcell_comb \u_dsa_system|u_seq_core|u_stage2|Add0~21 (
// Equation(s):
// \u_dsa_system|u_seq_core|u_stage2|Add0~21_sumout  = SUM(( !\u_dsa_system|u_seq_core|u_stage1|o_wy_q[6]~_Duplicate_5_q  ) + ( GND ) + ( \u_dsa_system|u_seq_core|u_stage2|Add0~18  ))
// \u_dsa_system|u_seq_core|u_stage2|Add0~22  = CARRY(( !\u_dsa_system|u_seq_core|u_stage1|o_wy_q[6]~_Duplicate_5_q  ) + ( GND ) + ( \u_dsa_system|u_seq_core|u_stage2|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u_dsa_system|u_seq_core|u_stage1|o_wy_q[6]~_Duplicate_5_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_dsa_system|u_seq_core|u_stage2|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_dsa_system|u_seq_core|u_stage2|Add0~21_sumout ),
	.cout(\u_dsa_system|u_seq_core|u_stage2|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_seq_core|u_stage2|Add0~21 .extended_lut = "off";
defparam \u_dsa_system|u_seq_core|u_stage2|Add0~21 .lut_mask = 64'h0000FFFF0000FF00;
defparam \u_dsa_system|u_seq_core|u_stage2|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y17_N50
dffeas \u_dsa_system|u_seq_core|u_stage1|o_wy_q[7]~_Duplicate_5 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_dsa_system|u_controller|y_acc[7]~DUPLICATE_q ),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_dsa_system|u_seq_core|u_stage1|o_wy_q[7]~_Duplicate_5_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_dsa_system|u_seq_core|u_stage1|o_wy_q[7]~_Duplicate_5 .is_wysiwyg = "true";
defparam \u_dsa_system|u_seq_core|u_stage1|o_wy_q[7]~_Duplicate_5 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y17_N48
cyclonev_lcell_comb \u_dsa_system|u_seq_core|u_stage2|Add0~25 (
// Equation(s):
// \u_dsa_system|u_seq_core|u_stage2|Add0~25_sumout  = SUM(( !\u_dsa_system|u_seq_core|u_stage1|o_wy_q[7]~_Duplicate_5_q  ) + ( GND ) + ( \u_dsa_system|u_seq_core|u_stage2|Add0~22  ))
// \u_dsa_system|u_seq_core|u_stage2|Add0~26  = CARRY(( !\u_dsa_system|u_seq_core|u_stage1|o_wy_q[7]~_Duplicate_5_q  ) + ( GND ) + ( \u_dsa_system|u_seq_core|u_stage2|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u_dsa_system|u_seq_core|u_stage1|o_wy_q[7]~_Duplicate_5_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_dsa_system|u_seq_core|u_stage2|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_dsa_system|u_seq_core|u_stage2|Add0~25_sumout ),
	.cout(\u_dsa_system|u_seq_core|u_stage2|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_seq_core|u_stage2|Add0~25 .extended_lut = "off";
defparam \u_dsa_system|u_seq_core|u_stage2|Add0~25 .lut_mask = 64'h0000FFFF0000FF00;
defparam \u_dsa_system|u_seq_core|u_stage2|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y17_N51
cyclonev_lcell_comb \u_dsa_system|u_seq_core|u_stage2|Add0~29 (
// Equation(s):
// \u_dsa_system|u_seq_core|u_stage2|Add0~29_sumout  = SUM(( VCC ) + ( VCC ) + ( \u_dsa_system|u_seq_core|u_stage2|Add0~26  ))
// \u_dsa_system|u_seq_core|u_stage2|Add0~30  = CARRY(( VCC ) + ( VCC ) + ( \u_dsa_system|u_seq_core|u_stage2|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_dsa_system|u_seq_core|u_stage2|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_dsa_system|u_seq_core|u_stage2|Add0~29_sumout ),
	.cout(\u_dsa_system|u_seq_core|u_stage2|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_seq_core|u_stage2|Add0~29 .extended_lut = "off";
defparam \u_dsa_system|u_seq_core|u_stage2|Add0~29 .lut_mask = 64'h000000000000FFFF;
defparam \u_dsa_system|u_seq_core|u_stage2|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y17_N54
cyclonev_lcell_comb \u_dsa_system|u_seq_core|u_stage2|Add0~33 (
// Equation(s):
// \u_dsa_system|u_seq_core|u_stage2|Add0~33_sumout  = SUM(( VCC ) + ( GND ) + ( \u_dsa_system|u_seq_core|u_stage2|Add0~30  ))
// \u_dsa_system|u_seq_core|u_stage2|Add0~34  = CARRY(( VCC ) + ( GND ) + ( \u_dsa_system|u_seq_core|u_stage2|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_dsa_system|u_seq_core|u_stage2|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_dsa_system|u_seq_core|u_stage2|Add0~33_sumout ),
	.cout(\u_dsa_system|u_seq_core|u_stage2|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_seq_core|u_stage2|Add0~33 .extended_lut = "off";
defparam \u_dsa_system|u_seq_core|u_stage2|Add0~33 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \u_dsa_system|u_seq_core|u_stage2|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y17_N57
cyclonev_lcell_comb \u_dsa_system|u_seq_core|u_stage2|Add0~37 (
// Equation(s):
// \u_dsa_system|u_seq_core|u_stage2|Add0~37_sumout  = SUM(( VCC ) + ( GND ) + ( \u_dsa_system|u_seq_core|u_stage2|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_dsa_system|u_seq_core|u_stage2|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_dsa_system|u_seq_core|u_stage2|Add0~37_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_seq_core|u_stage2|Add0~37 .extended_lut = "off";
defparam \u_dsa_system|u_seq_core|u_stage2|Add0~37 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \u_dsa_system|u_seq_core|u_stage2|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y23_N0
cyclonev_lcell_comb \u_dsa_system|u_seq_core|u_stage1|Add0~1 (
// Equation(s):
// \u_dsa_system|u_seq_core|u_stage1|Add0~1_sumout  = SUM(( !\u_dsa_system|u_controller|x_acc[0]~DUPLICATE_q  ) + ( VCC ) + ( !VCC ))
// \u_dsa_system|u_seq_core|u_stage1|Add0~2  = CARRY(( !\u_dsa_system|u_controller|x_acc[0]~DUPLICATE_q  ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_dsa_system|u_controller|x_acc[0]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\u_dsa_system|u_seq_core|u_stage1|Add0~1_sumout ),
	.cout(\u_dsa_system|u_seq_core|u_stage1|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_seq_core|u_stage1|Add0~1 .extended_lut = "off";
defparam \u_dsa_system|u_seq_core|u_stage1|Add0~1 .lut_mask = 64'h000000000000F0F0;
defparam \u_dsa_system|u_seq_core|u_stage1|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y23_N3
cyclonev_lcell_comb \u_dsa_system|u_seq_core|u_stage1|Add0~5 (
// Equation(s):
// \u_dsa_system|u_seq_core|u_stage1|Add0~5_sumout  = SUM(( !\u_dsa_system|u_controller|x_acc [1] ) + ( GND ) + ( \u_dsa_system|u_seq_core|u_stage1|Add0~2  ))
// \u_dsa_system|u_seq_core|u_stage1|Add0~6  = CARRY(( !\u_dsa_system|u_controller|x_acc [1] ) + ( GND ) + ( \u_dsa_system|u_seq_core|u_stage1|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_dsa_system|u_controller|x_acc [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_dsa_system|u_seq_core|u_stage1|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_dsa_system|u_seq_core|u_stage1|Add0~5_sumout ),
	.cout(\u_dsa_system|u_seq_core|u_stage1|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_seq_core|u_stage1|Add0~5 .extended_lut = "off";
defparam \u_dsa_system|u_seq_core|u_stage1|Add0~5 .lut_mask = 64'h0000FFFF0000F0F0;
defparam \u_dsa_system|u_seq_core|u_stage1|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y23_N6
cyclonev_lcell_comb \u_dsa_system|u_seq_core|u_stage1|Add0~9 (
// Equation(s):
// \u_dsa_system|u_seq_core|u_stage1|Add0~9_sumout  = SUM(( !\u_dsa_system|u_controller|x_acc [2] ) + ( GND ) + ( \u_dsa_system|u_seq_core|u_stage1|Add0~6  ))
// \u_dsa_system|u_seq_core|u_stage1|Add0~10  = CARRY(( !\u_dsa_system|u_controller|x_acc [2] ) + ( GND ) + ( \u_dsa_system|u_seq_core|u_stage1|Add0~6  ))

	.dataa(gnd),
	.datab(!\u_dsa_system|u_controller|x_acc [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_dsa_system|u_seq_core|u_stage1|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_dsa_system|u_seq_core|u_stage1|Add0~9_sumout ),
	.cout(\u_dsa_system|u_seq_core|u_stage1|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_seq_core|u_stage1|Add0~9 .extended_lut = "off";
defparam \u_dsa_system|u_seq_core|u_stage1|Add0~9 .lut_mask = 64'h0000FFFF0000CCCC;
defparam \u_dsa_system|u_seq_core|u_stage1|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y23_N9
cyclonev_lcell_comb \u_dsa_system|u_seq_core|u_stage1|Add0~13 (
// Equation(s):
// \u_dsa_system|u_seq_core|u_stage1|Add0~13_sumout  = SUM(( !\u_dsa_system|u_controller|x_acc [3] ) + ( GND ) + ( \u_dsa_system|u_seq_core|u_stage1|Add0~10  ))
// \u_dsa_system|u_seq_core|u_stage1|Add0~14  = CARRY(( !\u_dsa_system|u_controller|x_acc [3] ) + ( GND ) + ( \u_dsa_system|u_seq_core|u_stage1|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_dsa_system|u_controller|x_acc [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_dsa_system|u_seq_core|u_stage1|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_dsa_system|u_seq_core|u_stage1|Add0~13_sumout ),
	.cout(\u_dsa_system|u_seq_core|u_stage1|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_seq_core|u_stage1|Add0~13 .extended_lut = "off";
defparam \u_dsa_system|u_seq_core|u_stage1|Add0~13 .lut_mask = 64'h0000FFFF0000F0F0;
defparam \u_dsa_system|u_seq_core|u_stage1|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y23_N12
cyclonev_lcell_comb \u_dsa_system|u_seq_core|u_stage1|Add0~17 (
// Equation(s):
// \u_dsa_system|u_seq_core|u_stage1|Add0~17_sumout  = SUM(( !\u_dsa_system|u_controller|x_acc [4] ) + ( GND ) + ( \u_dsa_system|u_seq_core|u_stage1|Add0~14  ))
// \u_dsa_system|u_seq_core|u_stage1|Add0~18  = CARRY(( !\u_dsa_system|u_controller|x_acc [4] ) + ( GND ) + ( \u_dsa_system|u_seq_core|u_stage1|Add0~14  ))

	.dataa(gnd),
	.datab(!\u_dsa_system|u_controller|x_acc [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_dsa_system|u_seq_core|u_stage1|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_dsa_system|u_seq_core|u_stage1|Add0~17_sumout ),
	.cout(\u_dsa_system|u_seq_core|u_stage1|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_seq_core|u_stage1|Add0~17 .extended_lut = "off";
defparam \u_dsa_system|u_seq_core|u_stage1|Add0~17 .lut_mask = 64'h0000FFFF0000CCCC;
defparam \u_dsa_system|u_seq_core|u_stage1|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y23_N15
cyclonev_lcell_comb \u_dsa_system|u_seq_core|u_stage1|Add0~21 (
// Equation(s):
// \u_dsa_system|u_seq_core|u_stage1|Add0~21_sumout  = SUM(( !\u_dsa_system|u_controller|x_acc [5] ) + ( GND ) + ( \u_dsa_system|u_seq_core|u_stage1|Add0~18  ))
// \u_dsa_system|u_seq_core|u_stage1|Add0~22  = CARRY(( !\u_dsa_system|u_controller|x_acc [5] ) + ( GND ) + ( \u_dsa_system|u_seq_core|u_stage1|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_dsa_system|u_controller|x_acc [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_dsa_system|u_seq_core|u_stage1|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_dsa_system|u_seq_core|u_stage1|Add0~21_sumout ),
	.cout(\u_dsa_system|u_seq_core|u_stage1|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_seq_core|u_stage1|Add0~21 .extended_lut = "off";
defparam \u_dsa_system|u_seq_core|u_stage1|Add0~21 .lut_mask = 64'h0000FFFF0000F0F0;
defparam \u_dsa_system|u_seq_core|u_stage1|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y23_N18
cyclonev_lcell_comb \u_dsa_system|u_seq_core|u_stage1|Add0~25 (
// Equation(s):
// \u_dsa_system|u_seq_core|u_stage1|Add0~25_sumout  = SUM(( !\u_dsa_system|u_controller|x_acc [6] ) + ( GND ) + ( \u_dsa_system|u_seq_core|u_stage1|Add0~22  ))
// \u_dsa_system|u_seq_core|u_stage1|Add0~26  = CARRY(( !\u_dsa_system|u_controller|x_acc [6] ) + ( GND ) + ( \u_dsa_system|u_seq_core|u_stage1|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_dsa_system|u_controller|x_acc [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_dsa_system|u_seq_core|u_stage1|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_dsa_system|u_seq_core|u_stage1|Add0~25_sumout ),
	.cout(\u_dsa_system|u_seq_core|u_stage1|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_seq_core|u_stage1|Add0~25 .extended_lut = "off";
defparam \u_dsa_system|u_seq_core|u_stage1|Add0~25 .lut_mask = 64'h0000FFFF0000F0F0;
defparam \u_dsa_system|u_seq_core|u_stage1|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y23_N21
cyclonev_lcell_comb \u_dsa_system|u_seq_core|u_stage1|Add0~29 (
// Equation(s):
// \u_dsa_system|u_seq_core|u_stage1|Add0~29_sumout  = SUM(( !\u_dsa_system|u_controller|x_acc[7]~DUPLICATE_q  ) + ( GND ) + ( \u_dsa_system|u_seq_core|u_stage1|Add0~26  ))
// \u_dsa_system|u_seq_core|u_stage1|Add0~30  = CARRY(( !\u_dsa_system|u_controller|x_acc[7]~DUPLICATE_q  ) + ( GND ) + ( \u_dsa_system|u_seq_core|u_stage1|Add0~26  ))

	.dataa(!\u_dsa_system|u_controller|x_acc[7]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_dsa_system|u_seq_core|u_stage1|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_dsa_system|u_seq_core|u_stage1|Add0~29_sumout ),
	.cout(\u_dsa_system|u_seq_core|u_stage1|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_seq_core|u_stage1|Add0~29 .extended_lut = "off";
defparam \u_dsa_system|u_seq_core|u_stage1|Add0~29 .lut_mask = 64'h0000FFFF0000AAAA;
defparam \u_dsa_system|u_seq_core|u_stage1|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y23_N24
cyclonev_lcell_comb \u_dsa_system|u_seq_core|u_stage1|Add0~33 (
// Equation(s):
// \u_dsa_system|u_seq_core|u_stage1|Add0~33_sumout  = SUM(( VCC ) + ( VCC ) + ( \u_dsa_system|u_seq_core|u_stage1|Add0~30  ))
// \u_dsa_system|u_seq_core|u_stage1|Add0~34  = CARRY(( VCC ) + ( VCC ) + ( \u_dsa_system|u_seq_core|u_stage1|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_dsa_system|u_seq_core|u_stage1|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_dsa_system|u_seq_core|u_stage1|Add0~33_sumout ),
	.cout(\u_dsa_system|u_seq_core|u_stage1|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_seq_core|u_stage1|Add0~33 .extended_lut = "off";
defparam \u_dsa_system|u_seq_core|u_stage1|Add0~33 .lut_mask = 64'h000000000000FFFF;
defparam \u_dsa_system|u_seq_core|u_stage1|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y23_N27
cyclonev_lcell_comb \u_dsa_system|u_seq_core|u_stage1|Add0~37 (
// Equation(s):
// \u_dsa_system|u_seq_core|u_stage1|Add0~37_sumout  = SUM(( VCC ) + ( GND ) + ( \u_dsa_system|u_seq_core|u_stage1|Add0~34  ))
// \u_dsa_system|u_seq_core|u_stage1|Add0~38  = CARRY(( VCC ) + ( GND ) + ( \u_dsa_system|u_seq_core|u_stage1|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_dsa_system|u_seq_core|u_stage1|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_dsa_system|u_seq_core|u_stage1|Add0~37_sumout ),
	.cout(\u_dsa_system|u_seq_core|u_stage1|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_seq_core|u_stage1|Add0~37 .extended_lut = "off";
defparam \u_dsa_system|u_seq_core|u_stage1|Add0~37 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \u_dsa_system|u_seq_core|u_stage1|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y23_N30
cyclonev_lcell_comb \u_dsa_system|u_seq_core|u_stage1|Add0~41 (
// Equation(s):
// \u_dsa_system|u_seq_core|u_stage1|Add0~41_sumout  = SUM(( VCC ) + ( GND ) + ( \u_dsa_system|u_seq_core|u_stage1|Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_dsa_system|u_seq_core|u_stage1|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_dsa_system|u_seq_core|u_stage1|Add0~41_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_seq_core|u_stage1|Add0~41 .extended_lut = "off";
defparam \u_dsa_system|u_seq_core|u_stage1|Add0~41 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \u_dsa_system|u_seq_core|u_stage1|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y6_N48
cyclonev_lcell_comb \u_dsa_system|u_controller|row1_data[16]~feeder (
// Equation(s):
// \u_dsa_system|u_controller|row1_data[16]~feeder_combout  = ( \u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w16_n0_mux_dataout~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w16_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_dsa_system|u_controller|row1_data[16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_controller|row1_data[16]~feeder .extended_lut = "off";
defparam \u_dsa_system|u_controller|row1_data[16]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u_dsa_system|u_controller|row1_data[16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y6_N50
dffeas \u_dsa_system|u_controller|row1_data[16] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u_dsa_system|u_controller|row1_data[16]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_dsa_system|u_controller|row1_data[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_dsa_system|u_controller|row1_data [16]),
	.prn(vcc));
// synopsys translate_off
defparam \u_dsa_system|u_controller|row1_data[16] .is_wysiwyg = "true";
defparam \u_dsa_system|u_controller|row1_data[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y6_N57
cyclonev_lcell_comb \u_dsa_system|u_controller|row0_data[8]~0 (
// Equation(s):
// \u_dsa_system|u_controller|row0_data[8]~0_combout  = (\KEY[2]~input_o  & \u_dsa_system|u_controller|state.WAIT_R0~q )

	.dataa(!\KEY[2]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u_dsa_system|u_controller|state.WAIT_R0~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_dsa_system|u_controller|row0_data[8]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_controller|row0_data[8]~0 .extended_lut = "off";
defparam \u_dsa_system|u_controller|row0_data[8]~0 .lut_mask = 64'h0055005500550055;
defparam \u_dsa_system|u_controller|row0_data[8]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y8_N27
cyclonev_lcell_comb \u_dsa_system|u_controller|row1_data[8]~_Duplicate_1feeder (
// Equation(s):
// \u_dsa_system|u_controller|row1_data[8]~_Duplicate_1feeder_combout  = ( \u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w8_n0_mux_dataout~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w8_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_dsa_system|u_controller|row1_data[8]~_Duplicate_1feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_controller|row1_data[8]~_Duplicate_1feeder .extended_lut = "off";
defparam \u_dsa_system|u_controller|row1_data[8]~_Duplicate_1feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u_dsa_system|u_controller|row1_data[8]~_Duplicate_1feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y8_N29
dffeas \u_dsa_system|u_controller|row1_data[8]~_Duplicate_1 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u_dsa_system|u_controller|row1_data[8]~_Duplicate_1feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_dsa_system|u_controller|row1_data[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_dsa_system|u_controller|row1_data[8]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_dsa_system|u_controller|row1_data[8]~_Duplicate_1 .is_wysiwyg = "true";
defparam \u_dsa_system|u_controller|row1_data[8]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y8_N18
cyclonev_lcell_comb \u_dsa_system|u_controller|row1_data[9]~_Duplicate_1feeder (
// Equation(s):
// \u_dsa_system|u_controller|row1_data[9]~_Duplicate_1feeder_combout  = ( \u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w9_n0_mux_dataout~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w9_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_dsa_system|u_controller|row1_data[9]~_Duplicate_1feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_controller|row1_data[9]~_Duplicate_1feeder .extended_lut = "off";
defparam \u_dsa_system|u_controller|row1_data[9]~_Duplicate_1feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u_dsa_system|u_controller|row1_data[9]~_Duplicate_1feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y8_N20
dffeas \u_dsa_system|u_controller|row1_data[9]~_Duplicate_1 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u_dsa_system|u_controller|row1_data[9]~_Duplicate_1feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_dsa_system|u_controller|row1_data[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_dsa_system|u_controller|row1_data[9]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_dsa_system|u_controller|row1_data[9]~_Duplicate_1 .is_wysiwyg = "true";
defparam \u_dsa_system|u_controller|row1_data[9]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y8_N9
cyclonev_lcell_comb \u_dsa_system|u_controller|row1_data[11]~_Duplicate_1feeder (
// Equation(s):
// \u_dsa_system|u_controller|row1_data[11]~_Duplicate_1feeder_combout  = ( \u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w11_n0_mux_dataout~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w11_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_dsa_system|u_controller|row1_data[11]~_Duplicate_1feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_controller|row1_data[11]~_Duplicate_1feeder .extended_lut = "off";
defparam \u_dsa_system|u_controller|row1_data[11]~_Duplicate_1feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u_dsa_system|u_controller|row1_data[11]~_Duplicate_1feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y8_N11
dffeas \u_dsa_system|u_controller|row1_data[11]~_Duplicate_1 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u_dsa_system|u_controller|row1_data[11]~_Duplicate_1feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_dsa_system|u_controller|row1_data[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_dsa_system|u_controller|row1_data[11]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_dsa_system|u_controller|row1_data[11]~_Duplicate_1 .is_wysiwyg = "true";
defparam \u_dsa_system|u_controller|row1_data[11]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y14_N57
cyclonev_lcell_comb \u_dsa_system|u_controller|row0_data[0]~_Duplicate_1feeder (
// Equation(s):
// \u_dsa_system|u_controller|row0_data[0]~_Duplicate_1feeder_combout  = ( \u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_dsa_system|u_controller|row0_data[0]~_Duplicate_1feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_controller|row0_data[0]~_Duplicate_1feeder .extended_lut = "off";
defparam \u_dsa_system|u_controller|row0_data[0]~_Duplicate_1feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u_dsa_system|u_controller|row0_data[0]~_Duplicate_1feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y14_N58
dffeas \u_dsa_system|u_controller|row0_data[0]~_Duplicate_1 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u_dsa_system|u_controller|row0_data[0]~_Duplicate_1feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_dsa_system|u_controller|row0_data[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_dsa_system|u_controller|row0_data[0]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_dsa_system|u_controller|row0_data[0]~_Duplicate_1 .is_wysiwyg = "true";
defparam \u_dsa_system|u_controller|row0_data[0]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y14_N36
cyclonev_lcell_comb \u_dsa_system|u_controller|row0_data[1]~_Duplicate_1feeder (
// Equation(s):
// \u_dsa_system|u_controller|row0_data[1]~_Duplicate_1feeder_combout  = ( \u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_dsa_system|u_controller|row0_data[1]~_Duplicate_1feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_controller|row0_data[1]~_Duplicate_1feeder .extended_lut = "off";
defparam \u_dsa_system|u_controller|row0_data[1]~_Duplicate_1feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u_dsa_system|u_controller|row0_data[1]~_Duplicate_1feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y14_N37
dffeas \u_dsa_system|u_controller|row0_data[1]~_Duplicate_1 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u_dsa_system|u_controller|row0_data[1]~_Duplicate_1feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_dsa_system|u_controller|row0_data[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_dsa_system|u_controller|row0_data[1]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_dsa_system|u_controller|row0_data[1]~_Duplicate_1 .is_wysiwyg = "true";
defparam \u_dsa_system|u_controller|row0_data[1]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y10_N20
dffeas \u_dsa_system|u_controller|row0_data[8]~_Duplicate_1 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w8_n0_mux_dataout~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_dsa_system|u_controller|row0_data[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_dsa_system|u_controller|row0_data[8]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_dsa_system|u_controller|row0_data[8]~_Duplicate_1 .is_wysiwyg = "true";
defparam \u_dsa_system|u_controller|row0_data[8]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y14_N51
cyclonev_lcell_comb \u_dsa_system|u_controller|row0_data[9]~_Duplicate_1feeder (
// Equation(s):
// \u_dsa_system|u_controller|row0_data[9]~_Duplicate_1feeder_combout  = ( \u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w9_n0_mux_dataout~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w9_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_dsa_system|u_controller|row0_data[9]~_Duplicate_1feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_controller|row0_data[9]~_Duplicate_1feeder .extended_lut = "off";
defparam \u_dsa_system|u_controller|row0_data[9]~_Duplicate_1feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u_dsa_system|u_controller|row0_data[9]~_Duplicate_1feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y14_N53
dffeas \u_dsa_system|u_controller|row0_data[9]~_Duplicate_1 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u_dsa_system|u_controller|row0_data[9]~_Duplicate_1feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_dsa_system|u_controller|row0_data[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_dsa_system|u_controller|row0_data[9]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_dsa_system|u_controller|row0_data[9]~_Duplicate_1 .is_wysiwyg = "true";
defparam \u_dsa_system|u_controller|row0_data[9]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y10_N51
cyclonev_lcell_comb \u_dsa_system|u_controller|row0_data[10]~_Duplicate_1feeder (
// Equation(s):
// \u_dsa_system|u_controller|row0_data[10]~_Duplicate_1feeder_combout  = ( \u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w10_n0_mux_dataout~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w10_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_dsa_system|u_controller|row0_data[10]~_Duplicate_1feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_controller|row0_data[10]~_Duplicate_1feeder .extended_lut = "off";
defparam \u_dsa_system|u_controller|row0_data[10]~_Duplicate_1feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u_dsa_system|u_controller|row0_data[10]~_Duplicate_1feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y10_N53
dffeas \u_dsa_system|u_controller|row0_data[10]~_Duplicate_1 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u_dsa_system|u_controller|row0_data[10]~_Duplicate_1feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_dsa_system|u_controller|row0_data[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_dsa_system|u_controller|row0_data[10]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_dsa_system|u_controller|row0_data[10]~_Duplicate_1 .is_wysiwyg = "true";
defparam \u_dsa_system|u_controller|row0_data[10]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y6_N29
dffeas \u_dsa_system|u_controller|row0_data[11]~_Duplicate_1 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w11_n0_mux_dataout~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_dsa_system|u_controller|row0_data[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_dsa_system|u_controller|row0_data[11]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_dsa_system|u_controller|row0_data[11]~_Duplicate_1 .is_wysiwyg = "true";
defparam \u_dsa_system|u_controller|row0_data[11]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y6_N20
dffeas \u_dsa_system|u_controller|row0_data[12]~_Duplicate_1 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w12_n0_mux_dataout~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_dsa_system|u_controller|row0_data[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_dsa_system|u_controller|row0_data[12]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_dsa_system|u_controller|row0_data[12]~_Duplicate_1 .is_wysiwyg = "true";
defparam \u_dsa_system|u_controller|row0_data[12]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y6_N49
dffeas \u_dsa_system|u_controller|row0_data[3]~_Duplicate_1 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_dsa_system|u_controller|row0_data[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_dsa_system|u_controller|row0_data[3]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_dsa_system|u_controller|row0_data[3]~_Duplicate_1 .is_wysiwyg = "true";
defparam \u_dsa_system|u_controller|row0_data[3]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y6_N16
dffeas \u_dsa_system|u_controller|row0_data[4]~_Duplicate_1 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_dsa_system|u_controller|row0_data[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_dsa_system|u_controller|row0_data[4]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_dsa_system|u_controller|row0_data[4]~_Duplicate_1 .is_wysiwyg = "true";
defparam \u_dsa_system|u_controller|row0_data[4]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y8_N30
cyclonev_lcell_comb \u_dsa_system|u_controller|row1_data[13]~_Duplicate_1feeder (
// Equation(s):
// \u_dsa_system|u_controller|row1_data[13]~_Duplicate_1feeder_combout  = ( \u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w13_n0_mux_dataout~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w13_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_dsa_system|u_controller|row1_data[13]~_Duplicate_1feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_controller|row1_data[13]~_Duplicate_1feeder .extended_lut = "off";
defparam \u_dsa_system|u_controller|row1_data[13]~_Duplicate_1feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u_dsa_system|u_controller|row1_data[13]~_Duplicate_1feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y8_N32
dffeas \u_dsa_system|u_controller|row1_data[13]~_Duplicate_1 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u_dsa_system|u_controller|row1_data[13]~_Duplicate_1feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_dsa_system|u_controller|row1_data[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_dsa_system|u_controller|row1_data[13]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_dsa_system|u_controller|row1_data[13]~_Duplicate_1 .is_wysiwyg = "true";
defparam \u_dsa_system|u_controller|row1_data[13]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y8_N12
cyclonev_lcell_comb \u_dsa_system|u_controller|row1_data[14]~_Duplicate_1feeder (
// Equation(s):
// \u_dsa_system|u_controller|row1_data[14]~_Duplicate_1feeder_combout  = ( \u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w14_n0_mux_dataout~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w14_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_dsa_system|u_controller|row1_data[14]~_Duplicate_1feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_controller|row1_data[14]~_Duplicate_1feeder .extended_lut = "off";
defparam \u_dsa_system|u_controller|row1_data[14]~_Duplicate_1feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u_dsa_system|u_controller|row1_data[14]~_Duplicate_1feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y8_N14
dffeas \u_dsa_system|u_controller|row1_data[14]~_Duplicate_1 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u_dsa_system|u_controller|row1_data[14]~_Duplicate_1feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_dsa_system|u_controller|row1_data[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_dsa_system|u_controller|row1_data[14]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_dsa_system|u_controller|row1_data[14]~_Duplicate_1 .is_wysiwyg = "true";
defparam \u_dsa_system|u_controller|row1_data[14]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y8_N33
cyclonev_lcell_comb \u_dsa_system|u_controller|row1_data[15]~_Duplicate_1feeder (
// Equation(s):
// \u_dsa_system|u_controller|row1_data[15]~_Duplicate_1feeder_combout  = ( \u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w15_n0_mux_dataout~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w15_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_dsa_system|u_controller|row1_data[15]~_Duplicate_1feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_controller|row1_data[15]~_Duplicate_1feeder .extended_lut = "off";
defparam \u_dsa_system|u_controller|row1_data[15]~_Duplicate_1feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u_dsa_system|u_controller|row1_data[15]~_Duplicate_1feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y8_N35
dffeas \u_dsa_system|u_controller|row1_data[15]~_Duplicate_1 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u_dsa_system|u_controller|row1_data[15]~_Duplicate_1feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_dsa_system|u_controller|row1_data[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_dsa_system|u_controller|row1_data[15]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_dsa_system|u_controller|row1_data[15]~_Duplicate_1 .is_wysiwyg = "true";
defparam \u_dsa_system|u_controller|row1_data[15]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: DSP_X32_Y8_N0
cyclonev_mac \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult3~8 (
	.sub(gnd),
	.negate(gnd),
	.accumulate(gnd),
	.loadconst(gnd),
	.ax({gnd,gnd,gnd,gnd,gnd,gnd,gnd,\u_dsa_system|u_controller|x_acc[7]~DUPLICATE_q ,\u_dsa_system|u_controller|x_acc [6],\u_dsa_system|u_controller|x_acc [5],\u_dsa_system|u_controller|x_acc [4],\u_dsa_system|u_controller|x_acc [3],\u_dsa_system|u_controller|x_acc [2],
\u_dsa_system|u_controller|x_acc [1],\u_dsa_system|u_controller|x_acc[0]~DUPLICATE_q }),
	.ay({\u_dsa_system|u_controller|row1_data[15]~_Duplicate_1_q ,\u_dsa_system|u_controller|row1_data[14]~_Duplicate_1_q ,\u_dsa_system|u_controller|row1_data[13]~_Duplicate_1_q ,\u_dsa_system|u_controller|row1_data[12]~_Duplicate_1_q ,
\u_dsa_system|u_controller|row1_data[11]~_Duplicate_1_q ,\u_dsa_system|u_controller|row1_data[10]~_Duplicate_1_q ,\u_dsa_system|u_controller|row1_data[9]~_Duplicate_1_q ,\u_dsa_system|u_controller|row1_data[8]~_Duplicate_1_q ,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.az(26'b00000000000000000000000000),
	.bx(18'b000000000000000000),
	.by(19'b0000000000000000000),
	.bz(18'b000000000000000000),
	.coefsela(3'b000),
	.coefselb(3'b000),
	.clk({gnd,gnd,\CLOCK_50~inputCLKENA0_outclk }),
	.aclr({gnd,!\KEY[2]~inputCLKENA0_outclk }),
	.ena({vcc,vcc,\u_dsa_system|u_controller|o_simd_start~0_combout }),
	.scanin(27'b000000000000000000000000000),
	.chainin(1'b0),
	.dftout(),
	.resulta(\u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult3~8_RESULTA_bus ),
	.resultb(),
	.scanout(),
	.chainout());
// synopsys translate_off
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult3~8 .accumulate_clock = "none";
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult3~8 .ax_clock = "none";
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult3~8 .ax_width = 15;
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult3~8 .ay_scan_in_clock = "0";
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult3~8 .ay_scan_in_width = 16;
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult3~8 .ay_use_scan_in = "false";
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult3~8 .az_clock = "none";
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult3~8 .bx_clock = "none";
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult3~8 .by_clock = "none";
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult3~8 .by_use_scan_in = "false";
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult3~8 .bz_clock = "none";
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult3~8 .coef_a_0 = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult3~8 .coef_a_1 = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult3~8 .coef_a_2 = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult3~8 .coef_a_3 = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult3~8 .coef_a_4 = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult3~8 .coef_a_5 = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult3~8 .coef_a_6 = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult3~8 .coef_a_7 = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult3~8 .coef_b_0 = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult3~8 .coef_b_1 = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult3~8 .coef_b_2 = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult3~8 .coef_b_3 = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult3~8 .coef_b_4 = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult3~8 .coef_b_5 = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult3~8 .coef_b_6 = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult3~8 .coef_b_7 = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult3~8 .coef_sel_a_clock = "none";
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult3~8 .coef_sel_b_clock = "none";
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult3~8 .delay_scan_out_ay = "false";
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult3~8 .delay_scan_out_by = "false";
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult3~8 .enable_double_accum = "false";
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult3~8 .load_const_clock = "none";
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult3~8 .load_const_value = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult3~8 .mode_sub_location = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult3~8 .negate_clock = "none";
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult3~8 .operand_source_max = "input";
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult3~8 .operand_source_may = "input";
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult3~8 .operand_source_mbx = "input";
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult3~8 .operand_source_mby = "input";
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult3~8 .operation_mode = "m18x18_full";
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult3~8 .output_clock = "none";
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult3~8 .preadder_subtract_a = "false";
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult3~8 .preadder_subtract_b = "false";
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult3~8 .result_a_width = 64;
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult3~8 .signed_max = "false";
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult3~8 .signed_may = "false";
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult3~8 .signed_mbx = "false";
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult3~8 .signed_mby = "false";
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult3~8 .sub_clock = "none";
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult3~8 .use_chainadder = "false";
// synopsys translate_on

// Location: LABCELL_X31_Y10_N51
cyclonev_lcell_comb \u_dsa_system|u_controller|row1_data[0]~_Duplicate_1feeder (
// Equation(s):
// \u_dsa_system|u_controller|row1_data[0]~_Duplicate_1feeder_combout  = ( \u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_dsa_system|u_controller|row1_data[0]~_Duplicate_1feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_controller|row1_data[0]~_Duplicate_1feeder .extended_lut = "off";
defparam \u_dsa_system|u_controller|row1_data[0]~_Duplicate_1feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u_dsa_system|u_controller|row1_data[0]~_Duplicate_1feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y10_N52
dffeas \u_dsa_system|u_controller|row1_data[0]~_Duplicate_1 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u_dsa_system|u_controller|row1_data[0]~_Duplicate_1feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_dsa_system|u_controller|row1_data[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_dsa_system|u_controller|row1_data[0]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_dsa_system|u_controller|row1_data[0]~_Duplicate_1 .is_wysiwyg = "true";
defparam \u_dsa_system|u_controller|row1_data[0]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y8_N43
dffeas \u_dsa_system|u_controller|row1_data[1]~_Duplicate_1 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_dsa_system|u_controller|row1_data[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_dsa_system|u_controller|row1_data[1]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_dsa_system|u_controller|row1_data[1]~_Duplicate_1 .is_wysiwyg = "true";
defparam \u_dsa_system|u_controller|row1_data[1]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y10_N48
cyclonev_lcell_comb \u_dsa_system|u_controller|row1_data[2]~_Duplicate_1feeder (
// Equation(s):
// \u_dsa_system|u_controller|row1_data[2]~_Duplicate_1feeder_combout  = ( \u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_dsa_system|u_controller|row1_data[2]~_Duplicate_1feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_controller|row1_data[2]~_Duplicate_1feeder .extended_lut = "off";
defparam \u_dsa_system|u_controller|row1_data[2]~_Duplicate_1feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u_dsa_system|u_controller|row1_data[2]~_Duplicate_1feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y10_N49
dffeas \u_dsa_system|u_controller|row1_data[2]~_Duplicate_1 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u_dsa_system|u_controller|row1_data[2]~_Duplicate_1feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_dsa_system|u_controller|row1_data[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_dsa_system|u_controller|row1_data[2]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_dsa_system|u_controller|row1_data[2]~_Duplicate_1 .is_wysiwyg = "true";
defparam \u_dsa_system|u_controller|row1_data[2]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y8_N36
cyclonev_lcell_comb \u_dsa_system|u_controller|row1_data[3]~_Duplicate_1feeder (
// Equation(s):
// \u_dsa_system|u_controller|row1_data[3]~_Duplicate_1feeder_combout  = ( \u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_dsa_system|u_controller|row1_data[3]~_Duplicate_1feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_controller|row1_data[3]~_Duplicate_1feeder .extended_lut = "off";
defparam \u_dsa_system|u_controller|row1_data[3]~_Duplicate_1feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u_dsa_system|u_controller|row1_data[3]~_Duplicate_1feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y8_N37
dffeas \u_dsa_system|u_controller|row1_data[3]~_Duplicate_1 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u_dsa_system|u_controller|row1_data[3]~_Duplicate_1feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_dsa_system|u_controller|row1_data[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_dsa_system|u_controller|row1_data[3]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_dsa_system|u_controller|row1_data[3]~_Duplicate_1 .is_wysiwyg = "true";
defparam \u_dsa_system|u_controller|row1_data[3]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y10_N18
cyclonev_lcell_comb \u_dsa_system|u_controller|row1_data[4]~_Duplicate_1feeder (
// Equation(s):
// \u_dsa_system|u_controller|row1_data[4]~_Duplicate_1feeder_combout  = ( \u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_dsa_system|u_controller|row1_data[4]~_Duplicate_1feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_controller|row1_data[4]~_Duplicate_1feeder .extended_lut = "off";
defparam \u_dsa_system|u_controller|row1_data[4]~_Duplicate_1feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u_dsa_system|u_controller|row1_data[4]~_Duplicate_1feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y10_N19
dffeas \u_dsa_system|u_controller|row1_data[4]~_Duplicate_1 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u_dsa_system|u_controller|row1_data[4]~_Duplicate_1feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_dsa_system|u_controller|row1_data[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_dsa_system|u_controller|row1_data[4]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_dsa_system|u_controller|row1_data[4]~_Duplicate_1 .is_wysiwyg = "true";
defparam \u_dsa_system|u_controller|row1_data[4]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y8_N55
dffeas \u_dsa_system|u_controller|row1_data[5]~_Duplicate_1 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_dsa_system|u_controller|row1_data[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_dsa_system|u_controller|row1_data[5]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_dsa_system|u_controller|row1_data[5]~_Duplicate_1 .is_wysiwyg = "true";
defparam \u_dsa_system|u_controller|row1_data[5]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y6_N26
dffeas \u_dsa_system|u_controller|row0_data[14]~_Duplicate_1 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w14_n0_mux_dataout~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_dsa_system|u_controller|row0_data[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_dsa_system|u_controller|row0_data[14]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_dsa_system|u_controller|row0_data[14]~_Duplicate_1 .is_wysiwyg = "true";
defparam \u_dsa_system|u_controller|row0_data[14]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y8_N14
dffeas \u_dsa_system|u_controller|row0_data[15]~_Duplicate_1 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w15_n0_mux_dataout~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_dsa_system|u_controller|row0_data[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_dsa_system|u_controller|row0_data[15]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_dsa_system|u_controller|row0_data[15]~_Duplicate_1 .is_wysiwyg = "true";
defparam \u_dsa_system|u_controller|row0_data[15]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: DSP_X54_Y16_N0
cyclonev_mac \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult1~8 (
	.sub(gnd),
	.negate(gnd),
	.accumulate(gnd),
	.loadconst(gnd),
	.ax({gnd,gnd,gnd,gnd,gnd,gnd,gnd,\u_dsa_system|u_controller|x_acc[7]~DUPLICATE_q ,\u_dsa_system|u_controller|x_acc [6],\u_dsa_system|u_controller|x_acc [5],\u_dsa_system|u_controller|x_acc [4],\u_dsa_system|u_controller|x_acc [3],\u_dsa_system|u_controller|x_acc [2],
\u_dsa_system|u_controller|x_acc [1],\u_dsa_system|u_controller|x_acc[0]~DUPLICATE_q }),
	.ay({\u_dsa_system|u_controller|row0_data[15]~_Duplicate_1_q ,\u_dsa_system|u_controller|row0_data[14]~_Duplicate_1_q ,\u_dsa_system|u_controller|row0_data[13]~_Duplicate_1_q ,\u_dsa_system|u_controller|row0_data[12]~_Duplicate_1_q ,
\u_dsa_system|u_controller|row0_data[11]~_Duplicate_1_q ,\u_dsa_system|u_controller|row0_data[10]~_Duplicate_1_q ,\u_dsa_system|u_controller|row0_data[9]~_Duplicate_1_q ,\u_dsa_system|u_controller|row0_data[8]~_Duplicate_1_q ,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.az(26'b00000000000000000000000000),
	.bx(18'b000000000000000000),
	.by(19'b0000000000000000000),
	.bz(18'b000000000000000000),
	.coefsela(3'b000),
	.coefselb(3'b000),
	.clk({gnd,gnd,\CLOCK_50~inputCLKENA0_outclk }),
	.aclr({gnd,!\KEY[2]~inputCLKENA0_outclk }),
	.ena({vcc,vcc,\u_dsa_system|u_controller|o_simd_start~0_combout }),
	.scanin(27'b000000000000000000000000000),
	.chainin(1'b0),
	.dftout(),
	.resulta(\u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult1~8_RESULTA_bus ),
	.resultb(),
	.scanout(),
	.chainout());
// synopsys translate_off
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult1~8 .accumulate_clock = "none";
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult1~8 .ax_clock = "none";
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult1~8 .ax_width = 15;
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult1~8 .ay_scan_in_clock = "0";
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult1~8 .ay_scan_in_width = 16;
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult1~8 .ay_use_scan_in = "false";
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult1~8 .az_clock = "none";
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult1~8 .bx_clock = "none";
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult1~8 .by_clock = "none";
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult1~8 .by_use_scan_in = "false";
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult1~8 .bz_clock = "none";
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult1~8 .coef_a_0 = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult1~8 .coef_a_1 = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult1~8 .coef_a_2 = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult1~8 .coef_a_3 = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult1~8 .coef_a_4 = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult1~8 .coef_a_5 = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult1~8 .coef_a_6 = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult1~8 .coef_a_7 = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult1~8 .coef_b_0 = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult1~8 .coef_b_1 = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult1~8 .coef_b_2 = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult1~8 .coef_b_3 = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult1~8 .coef_b_4 = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult1~8 .coef_b_5 = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult1~8 .coef_b_6 = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult1~8 .coef_b_7 = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult1~8 .coef_sel_a_clock = "none";
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult1~8 .coef_sel_b_clock = "none";
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult1~8 .delay_scan_out_ay = "false";
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult1~8 .delay_scan_out_by = "false";
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult1~8 .enable_double_accum = "false";
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult1~8 .load_const_clock = "none";
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult1~8 .load_const_value = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult1~8 .mode_sub_location = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult1~8 .negate_clock = "none";
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult1~8 .operand_source_max = "input";
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult1~8 .operand_source_may = "input";
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult1~8 .operand_source_mbx = "input";
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult1~8 .operand_source_mby = "input";
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult1~8 .operation_mode = "m18x18_full";
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult1~8 .output_clock = "none";
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult1~8 .preadder_subtract_a = "false";
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult1~8 .preadder_subtract_b = "false";
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult1~8 .result_a_width = 64;
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult1~8 .signed_max = "false";
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult1~8 .signed_may = "false";
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult1~8 .signed_mbx = "false";
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult1~8 .signed_mby = "false";
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult1~8 .sub_clock = "none";
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult1~8 .use_chainadder = "false";
// synopsys translate_on

// Location: FF_X30_Y6_N31
dffeas \u_dsa_system|u_controller|row0_data[6]~_Duplicate_1 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_dsa_system|u_controller|row0_data[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_dsa_system|u_controller|row0_data[6]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_dsa_system|u_controller|row0_data[6]~_Duplicate_1 .is_wysiwyg = "true";
defparam \u_dsa_system|u_controller|row0_data[6]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y8_N57
cyclonev_lcell_comb \u_dsa_system|u_controller|row1_data[7]~_Duplicate_1feeder (
// Equation(s):
// \u_dsa_system|u_controller|row1_data[7]~_Duplicate_1feeder_combout  = ( \u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_dsa_system|u_controller|row1_data[7]~_Duplicate_1feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_controller|row1_data[7]~_Duplicate_1feeder .extended_lut = "off";
defparam \u_dsa_system|u_controller|row1_data[7]~_Duplicate_1feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u_dsa_system|u_controller|row1_data[7]~_Duplicate_1feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y8_N58
dffeas \u_dsa_system|u_controller|row1_data[7]~_Duplicate_1 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u_dsa_system|u_controller|row1_data[7]~_Duplicate_1feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_dsa_system|u_controller|row1_data[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_dsa_system|u_controller|row1_data[7]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_dsa_system|u_controller|row1_data[7]~_Duplicate_1 .is_wysiwyg = "true";
defparam \u_dsa_system|u_controller|row1_data[7]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: DSP_X32_Y10_N0
cyclonev_mac \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult2~8 (
	.sub(gnd),
	.negate(gnd),
	.accumulate(gnd),
	.loadconst(gnd),
	.ax({\u_dsa_system|u_seq_core|u_stage1|Add0~41_sumout ,\u_dsa_system|u_seq_core|u_stage1|Add0~41_sumout ,\u_dsa_system|u_seq_core|u_stage1|Add0~41_sumout ,\u_dsa_system|u_seq_core|u_stage1|Add0~41_sumout ,\u_dsa_system|u_seq_core|u_stage1|Add0~41_sumout ,
\u_dsa_system|u_seq_core|u_stage1|Add0~41_sumout ,\u_dsa_system|u_seq_core|u_stage1|Add0~37_sumout ,\u_dsa_system|u_seq_core|u_stage1|Add0~33_sumout ,\u_dsa_system|u_seq_core|u_stage1|Add0~29_sumout ,\u_dsa_system|u_seq_core|u_stage1|Add0~25_sumout ,
\u_dsa_system|u_seq_core|u_stage1|Add0~21_sumout ,\u_dsa_system|u_seq_core|u_stage1|Add0~17_sumout ,\u_dsa_system|u_seq_core|u_stage1|Add0~13_sumout ,\u_dsa_system|u_seq_core|u_stage1|Add0~9_sumout ,\u_dsa_system|u_seq_core|u_stage1|Add0~5_sumout ,
\u_dsa_system|u_seq_core|u_stage1|Add0~1_sumout }),
	.ay({\u_dsa_system|u_controller|row1_data[7]~_Duplicate_1_q ,\u_dsa_system|u_controller|row1_data[6]~_Duplicate_1_q ,\u_dsa_system|u_controller|row1_data[5]~_Duplicate_1_q ,\u_dsa_system|u_controller|row1_data[4]~_Duplicate_1_q ,
\u_dsa_system|u_controller|row1_data[3]~_Duplicate_1_q ,\u_dsa_system|u_controller|row1_data[2]~_Duplicate_1_q ,\u_dsa_system|u_controller|row1_data[1]~_Duplicate_1_q ,\u_dsa_system|u_controller|row1_data[0]~_Duplicate_1_q ,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.az(26'b00000000000000000000000000),
	.bx(18'b000000000000000000),
	.by(19'b0000000000000000000),
	.bz(18'b000000000000000000),
	.coefsela(3'b000),
	.coefselb(3'b000),
	.clk({gnd,gnd,\CLOCK_50~inputCLKENA0_outclk }),
	.aclr({gnd,!\KEY[2]~inputCLKENA0_outclk }),
	.ena({vcc,vcc,\u_dsa_system|u_controller|o_simd_start~0_combout }),
	.scanin(27'b000000000000000000000000000),
	.chainin(1'b0),
	.dftout(),
	.resulta(\u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult2~8_RESULTA_bus ),
	.resultb(),
	.scanout(),
	.chainout());
// synopsys translate_off
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult2~8 .accumulate_clock = "none";
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult2~8 .ax_clock = "none";
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult2~8 .ax_width = 16;
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult2~8 .ay_scan_in_clock = "0";
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult2~8 .ay_scan_in_width = 16;
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult2~8 .ay_use_scan_in = "false";
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult2~8 .az_clock = "none";
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult2~8 .bx_clock = "none";
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult2~8 .by_clock = "none";
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult2~8 .by_use_scan_in = "false";
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult2~8 .bz_clock = "none";
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult2~8 .coef_a_0 = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult2~8 .coef_a_1 = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult2~8 .coef_a_2 = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult2~8 .coef_a_3 = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult2~8 .coef_a_4 = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult2~8 .coef_a_5 = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult2~8 .coef_a_6 = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult2~8 .coef_a_7 = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult2~8 .coef_b_0 = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult2~8 .coef_b_1 = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult2~8 .coef_b_2 = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult2~8 .coef_b_3 = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult2~8 .coef_b_4 = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult2~8 .coef_b_5 = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult2~8 .coef_b_6 = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult2~8 .coef_b_7 = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult2~8 .coef_sel_a_clock = "none";
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult2~8 .coef_sel_b_clock = "none";
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult2~8 .delay_scan_out_ay = "false";
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult2~8 .delay_scan_out_by = "false";
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult2~8 .enable_double_accum = "false";
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult2~8 .load_const_clock = "none";
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult2~8 .load_const_value = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult2~8 .mode_sub_location = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult2~8 .negate_clock = "none";
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult2~8 .operand_source_max = "input";
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult2~8 .operand_source_may = "input";
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult2~8 .operand_source_mbx = "input";
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult2~8 .operand_source_mby = "input";
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult2~8 .operation_mode = "m18x18_full";
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult2~8 .output_clock = "none";
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult2~8 .preadder_subtract_a = "false";
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult2~8 .preadder_subtract_b = "false";
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult2~8 .result_a_width = 64;
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult2~8 .signed_max = "false";
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult2~8 .signed_may = "false";
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult2~8 .signed_mbx = "false";
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult2~8 .signed_mby = "false";
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult2~8 .sub_clock = "none";
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult2~8 .use_chainadder = "false";
// synopsys translate_on

// Location: LABCELL_X33_Y10_N0
cyclonev_lcell_comb \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add2~1 (
// Equation(s):
// \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add2~1_sumout  = SUM(( \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|mul4_x [8] ) + ( \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|mul3_x [8] ) + ( !VCC ))
// \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add2~2  = CARRY(( \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|mul4_x [8] ) + ( \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|mul3_x [8] ) + ( !VCC ))

	.dataa(!\u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|mul4_x [8]),
	.datab(gnd),
	.datac(!\u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|mul3_x [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add2~1_sumout ),
	.cout(\u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add2~2 ),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add2~1 .extended_lut = "off";
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add2~1 .lut_mask = 64'h0000F0F000005555;
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add2~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y10_N3
cyclonev_lcell_comb \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add2~5 (
// Equation(s):
// \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add2~5_sumout  = SUM(( \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|mul4_x [9] ) + ( \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|mul3_x [9] ) + ( 
// \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add2~2  ))
// \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add2~6  = CARRY(( \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|mul4_x [9] ) + ( \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|mul3_x [9] ) + ( 
// \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add2~2  ))

	.dataa(gnd),
	.datab(!\u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|mul3_x [9]),
	.datac(!\u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|mul4_x [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add2~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add2~5_sumout ),
	.cout(\u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add2~6 ),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add2~5 .extended_lut = "off";
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add2~5 .lut_mask = 64'h0000CCCC00000F0F;
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add2~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y10_N6
cyclonev_lcell_comb \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add2~9 (
// Equation(s):
// \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add2~9_sumout  = SUM(( \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|mul4_x [10] ) + ( \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|mul3_x [10] ) + ( 
// \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add2~6  ))
// \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add2~10  = CARRY(( \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|mul4_x [10] ) + ( \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|mul3_x [10] ) + ( 
// \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add2~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|mul4_x [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|mul3_x [10]),
	.datag(gnd),
	.cin(\u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add2~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add2~9_sumout ),
	.cout(\u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add2~10 ),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add2~9 .extended_lut = "off";
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add2~9 .lut_mask = 64'h0000FF0000000F0F;
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add2~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y10_N9
cyclonev_lcell_comb \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add2~13 (
// Equation(s):
// \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add2~13_sumout  = SUM(( \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|mul4_x [11] ) + ( \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|mul3_x [11] ) + ( 
// \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add2~10  ))
// \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add2~14  = CARRY(( \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|mul4_x [11] ) + ( \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|mul3_x [11] ) + ( 
// \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add2~10  ))

	.dataa(!\u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|mul4_x [11]),
	.datab(gnd),
	.datac(!\u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|mul3_x [11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add2~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add2~13_sumout ),
	.cout(\u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add2~14 ),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add2~13 .extended_lut = "off";
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add2~13 .lut_mask = 64'h0000F0F000005555;
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add2~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y10_N12
cyclonev_lcell_comb \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add2~17 (
// Equation(s):
// \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add2~17_sumout  = SUM(( \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|mul3_x [12] ) + ( \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|mul4_x [12] ) + ( 
// \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add2~14  ))
// \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add2~18  = CARRY(( \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|mul3_x [12] ) + ( \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|mul4_x [12] ) + ( 
// \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add2~14  ))

	.dataa(gnd),
	.datab(!\u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|mul3_x [12]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|mul4_x [12]),
	.datag(gnd),
	.cin(\u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add2~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add2~17_sumout ),
	.cout(\u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add2~18 ),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add2~17 .extended_lut = "off";
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add2~17 .lut_mask = 64'h0000FF0000003333;
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add2~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y10_N15
cyclonev_lcell_comb \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add2~21 (
// Equation(s):
// \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add2~21_sumout  = SUM(( \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|mul4_x [13] ) + ( \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|mul3_x [13] ) + ( 
// \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add2~18  ))
// \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add2~22  = CARRY(( \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|mul4_x [13] ) + ( \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|mul3_x [13] ) + ( 
// \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add2~18  ))

	.dataa(!\u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|mul3_x [13]),
	.datab(gnd),
	.datac(!\u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|mul4_x [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add2~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add2~21_sumout ),
	.cout(\u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add2~22 ),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add2~21 .extended_lut = "off";
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add2~21 .lut_mask = 64'h0000AAAA00000F0F;
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add2~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y10_N18
cyclonev_lcell_comb \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add2~25 (
// Equation(s):
// \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add2~25_sumout  = SUM(( \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|mul4_x [14] ) + ( \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|mul3_x [14] ) + ( 
// \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add2~22  ))
// \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add2~26  = CARRY(( \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|mul4_x [14] ) + ( \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|mul3_x [14] ) + ( 
// \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add2~22  ))

	.dataa(!\u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|mul3_x [14]),
	.datab(gnd),
	.datac(!\u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|mul4_x [14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add2~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add2~25_sumout ),
	.cout(\u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add2~26 ),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add2~25 .extended_lut = "off";
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add2~25 .lut_mask = 64'h0000AAAA00000F0F;
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add2~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y10_N21
cyclonev_lcell_comb \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add2~29 (
// Equation(s):
// \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add2~29_sumout  = SUM(( \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|mul4_x [15] ) + ( \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|mul3_x [15] ) + ( 
// \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add2~26  ))
// \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add2~30  = CARRY(( \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|mul4_x [15] ) + ( \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|mul3_x [15] ) + ( 
// \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add2~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|mul4_x [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|mul3_x [15]),
	.datag(gnd),
	.cin(\u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add2~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add2~29_sumout ),
	.cout(\u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add2~30 ),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add2~29 .extended_lut = "off";
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add2~29 .lut_mask = 64'h0000FF0000000F0F;
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add2~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y10_N24
cyclonev_lcell_comb \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add2~33 (
// Equation(s):
// \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add2~33_sumout  = SUM(( \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|mul4_x [16] ) + ( \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|mul3_x [16] ) + ( 
// \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add2~30  ))
// \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add2~34  = CARRY(( \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|mul4_x [16] ) + ( \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|mul3_x [16] ) + ( 
// \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add2~30  ))

	.dataa(gnd),
	.datab(!\u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|mul4_x [16]),
	.datac(!\u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|mul3_x [16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add2~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add2~33_sumout ),
	.cout(\u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add2~34 ),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add2~33 .extended_lut = "off";
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add2~33 .lut_mask = 64'h0000F0F000003333;
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add2~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y10_N27
cyclonev_lcell_comb \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add2~37 (
// Equation(s):
// \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add2~37_sumout  = SUM(( \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|mul4_x [17] ) + ( \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|mul3_x [17] ) + ( 
// \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add2~34  ))
// \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add2~38  = CARRY(( \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|mul4_x [17] ) + ( \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|mul3_x [17] ) + ( 
// \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add2~34  ))

	.dataa(!\u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|mul4_x [17]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|mul3_x [17]),
	.datag(gnd),
	.cin(\u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add2~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add2~37_sumout ),
	.cout(\u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add2~38 ),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add2~37 .extended_lut = "off";
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add2~37 .lut_mask = 64'h0000FF0000005555;
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add2~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y10_N30
cyclonev_lcell_comb \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add2~41 (
// Equation(s):
// \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add2~41_sumout  = SUM(( \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|mul4_x [18] ) + ( \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|mul3_x [18] ) + ( 
// \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add2~38  ))
// \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add2~42  = CARRY(( \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|mul4_x [18] ) + ( \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|mul3_x [18] ) + ( 
// \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add2~38  ))

	.dataa(gnd),
	.datab(!\u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|mul4_x [18]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|mul3_x [18]),
	.datag(gnd),
	.cin(\u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add2~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add2~41_sumout ),
	.cout(\u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add2~42 ),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add2~41 .extended_lut = "off";
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add2~41 .lut_mask = 64'h0000FF0000003333;
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add2~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y10_N33
cyclonev_lcell_comb \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add2~45 (
// Equation(s):
// \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add2~45_sumout  = SUM(( \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|mul4_x [19] ) + ( \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|mul3_x [19] ) + ( 
// \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add2~42  ))
// \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add2~46  = CARRY(( \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|mul4_x [19] ) + ( \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|mul3_x [19] ) + ( 
// \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add2~42  ))

	.dataa(!\u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|mul3_x [19]),
	.datab(gnd),
	.datac(!\u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|mul4_x [19]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add2~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add2~45_sumout ),
	.cout(\u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add2~46 ),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add2~45 .extended_lut = "off";
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add2~45 .lut_mask = 64'h0000AAAA00000F0F;
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add2~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y10_N36
cyclonev_lcell_comb \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add2~49 (
// Equation(s):
// \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add2~49_sumout  = SUM(( \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|mul4_x [20] ) + ( \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|mul3_x [20] ) + ( 
// \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add2~46  ))
// \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add2~50  = CARRY(( \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|mul4_x [20] ) + ( \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|mul3_x [20] ) + ( 
// \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add2~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|mul3_x [20]),
	.datad(!\u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|mul4_x [20]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add2~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add2~49_sumout ),
	.cout(\u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add2~50 ),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add2~49 .extended_lut = "off";
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add2~49 .lut_mask = 64'h0000F0F0000000FF;
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add2~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y10_N39
cyclonev_lcell_comb \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add2~53 (
// Equation(s):
// \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add2~53_sumout  = SUM(( \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|mul4_x [21] ) + ( \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|mul3_x [21] ) + ( 
// \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add2~50  ))
// \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add2~54  = CARRY(( \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|mul4_x [21] ) + ( \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|mul3_x [21] ) + ( 
// \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add2~50  ))

	.dataa(!\u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|mul3_x [21]),
	.datab(gnd),
	.datac(!\u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|mul4_x [21]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add2~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add2~53_sumout ),
	.cout(\u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add2~54 ),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add2~53 .extended_lut = "off";
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add2~53 .lut_mask = 64'h0000AAAA00000F0F;
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add2~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y10_N42
cyclonev_lcell_comb \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add2~57 (
// Equation(s):
// \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add2~57_sumout  = SUM(( \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|mul4_x [22] ) + ( \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|mul3_x [22] ) + ( 
// \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add2~54  ))
// \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add2~58  = CARRY(( \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|mul4_x [22] ) + ( \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|mul3_x [22] ) + ( 
// \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add2~54  ))

	.dataa(gnd),
	.datab(!\u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|mul3_x [22]),
	.datac(!\u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|mul4_x [22]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add2~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add2~57_sumout ),
	.cout(\u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add2~58 ),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add2~57 .extended_lut = "off";
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add2~57 .lut_mask = 64'h0000CCCC00000F0F;
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add2~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y10_N45
cyclonev_lcell_comb \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add2~61 (
// Equation(s):
// \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add2~61_sumout  = SUM(( \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|mul4_x [23] ) + ( \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|mul3_x [23] ) + ( 
// \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add2~58  ))

	.dataa(!\u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|mul3_x [23]),
	.datab(gnd),
	.datac(!\u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|mul4_x [23]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add2~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add2~61_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add2~61 .extended_lut = "off";
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add2~61 .lut_mask = 64'h0000AAAA00000F0F;
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add2~61 .shared_arith = "off";
// synopsys translate_on

// Location: DSP_X32_Y12_N0
cyclonev_mac \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Mult1~8 (
	.sub(gnd),
	.negate(gnd),
	.accumulate(gnd),
	.loadconst(gnd),
	.ax({gnd,gnd,gnd,gnd,gnd,gnd,gnd,\u_dsa_system|u_controller|y_acc[7]~DUPLICATE_q ,\u_dsa_system|u_controller|y_acc [6],\u_dsa_system|u_controller|y_acc[5]~DUPLICATE_q ,\u_dsa_system|u_controller|y_acc [4],\u_dsa_system|u_controller|y_acc[3]~DUPLICATE_q ,
\u_dsa_system|u_controller|y_acc [2],\u_dsa_system|u_controller|y_acc [1],\u_dsa_system|u_controller|y_acc [0]}),
	.ay({\u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add2~61_sumout ,\u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add2~57_sumout ,\u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add2~53_sumout ,
\u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add2~49_sumout ,\u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add2~45_sumout ,\u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add2~41_sumout ,
\u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add2~37_sumout ,\u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add2~33_sumout ,\u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add2~29_sumout ,
\u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add2~25_sumout ,\u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add2~21_sumout ,\u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add2~17_sumout ,
\u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add2~13_sumout ,\u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add2~9_sumout ,\u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add2~5_sumout ,
\u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add2~1_sumout }),
	.az(26'b00000000000000000000000000),
	.bx(18'b000000000000000000),
	.by(19'b0000000000000000000),
	.bz(18'b000000000000000000),
	.coefsela(3'b000),
	.coefselb(3'b000),
	.clk({gnd,gnd,\CLOCK_50~inputCLKENA0_outclk }),
	.aclr({gnd,!\KEY[2]~inputCLKENA0_outclk }),
	.ena({vcc,vcc,vcc}),
	.scanin(27'b000000000000000000000000000),
	.chainin(1'b0),
	.dftout(),
	.resulta(\u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Mult1~8_RESULTA_bus ),
	.resultb(),
	.scanout(),
	.chainout());
// synopsys translate_off
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Mult1~8 .accumulate_clock = "none";
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Mult1~8 .ax_clock = "0";
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Mult1~8 .ax_width = 15;
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Mult1~8 .ay_scan_in_clock = "0";
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Mult1~8 .ay_scan_in_width = 16;
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Mult1~8 .ay_use_scan_in = "false";
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Mult1~8 .az_clock = "none";
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Mult1~8 .bx_clock = "none";
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Mult1~8 .by_clock = "none";
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Mult1~8 .by_use_scan_in = "false";
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Mult1~8 .bz_clock = "none";
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Mult1~8 .coef_a_0 = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Mult1~8 .coef_a_1 = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Mult1~8 .coef_a_2 = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Mult1~8 .coef_a_3 = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Mult1~8 .coef_a_4 = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Mult1~8 .coef_a_5 = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Mult1~8 .coef_a_6 = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Mult1~8 .coef_a_7 = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Mult1~8 .coef_b_0 = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Mult1~8 .coef_b_1 = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Mult1~8 .coef_b_2 = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Mult1~8 .coef_b_3 = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Mult1~8 .coef_b_4 = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Mult1~8 .coef_b_5 = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Mult1~8 .coef_b_6 = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Mult1~8 .coef_b_7 = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Mult1~8 .coef_sel_a_clock = "none";
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Mult1~8 .coef_sel_b_clock = "none";
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Mult1~8 .delay_scan_out_ay = "false";
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Mult1~8 .delay_scan_out_by = "false";
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Mult1~8 .enable_double_accum = "false";
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Mult1~8 .load_const_clock = "none";
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Mult1~8 .load_const_value = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Mult1~8 .mode_sub_location = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Mult1~8 .negate_clock = "none";
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Mult1~8 .operand_source_max = "input";
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Mult1~8 .operand_source_may = "input";
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Mult1~8 .operand_source_mbx = "input";
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Mult1~8 .operand_source_mby = "input";
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Mult1~8 .operation_mode = "m18x18_full";
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Mult1~8 .output_clock = "none";
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Mult1~8 .preadder_subtract_a = "false";
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Mult1~8 .preadder_subtract_b = "false";
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Mult1~8 .result_a_width = 64;
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Mult1~8 .signed_max = "false";
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Mult1~8 .signed_may = "false";
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Mult1~8 .signed_mbx = "false";
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Mult1~8 .signed_mby = "false";
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Mult1~8 .sub_clock = "none";
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Mult1~8 .use_chainadder = "false";
// synopsys translate_on

// Location: DSP_X32_Y14_N0
cyclonev_mac \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult0~8 (
	.sub(gnd),
	.negate(gnd),
	.accumulate(gnd),
	.loadconst(gnd),
	.ax({\u_dsa_system|u_seq_core|u_stage1|Add0~41_sumout ,\u_dsa_system|u_seq_core|u_stage1|Add0~41_sumout ,\u_dsa_system|u_seq_core|u_stage1|Add0~41_sumout ,\u_dsa_system|u_seq_core|u_stage1|Add0~41_sumout ,\u_dsa_system|u_seq_core|u_stage1|Add0~41_sumout ,
\u_dsa_system|u_seq_core|u_stage1|Add0~41_sumout ,\u_dsa_system|u_seq_core|u_stage1|Add0~37_sumout ,\u_dsa_system|u_seq_core|u_stage1|Add0~33_sumout ,\u_dsa_system|u_seq_core|u_stage1|Add0~29_sumout ,\u_dsa_system|u_seq_core|u_stage1|Add0~25_sumout ,
\u_dsa_system|u_seq_core|u_stage1|Add0~21_sumout ,\u_dsa_system|u_seq_core|u_stage1|Add0~17_sumout ,\u_dsa_system|u_seq_core|u_stage1|Add0~13_sumout ,\u_dsa_system|u_seq_core|u_stage1|Add0~9_sumout ,\u_dsa_system|u_seq_core|u_stage1|Add0~5_sumout ,
\u_dsa_system|u_seq_core|u_stage1|Add0~1_sumout }),
	.ay({\u_dsa_system|u_controller|row0_data[7]~_Duplicate_1_q ,\u_dsa_system|u_controller|row0_data[6]~_Duplicate_1_q ,\u_dsa_system|u_controller|row0_data[5]~_Duplicate_1_q ,\u_dsa_system|u_controller|row0_data[4]~_Duplicate_1_q ,
\u_dsa_system|u_controller|row0_data[3]~_Duplicate_1_q ,\u_dsa_system|u_controller|row0_data[2]~_Duplicate_1_q ,\u_dsa_system|u_controller|row0_data[1]~_Duplicate_1_q ,\u_dsa_system|u_controller|row0_data[0]~_Duplicate_1_q ,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.az(26'b00000000000000000000000000),
	.bx(18'b000000000000000000),
	.by(19'b0000000000000000000),
	.bz(18'b000000000000000000),
	.coefsela(3'b000),
	.coefselb(3'b000),
	.clk({gnd,gnd,\CLOCK_50~inputCLKENA0_outclk }),
	.aclr({gnd,!\KEY[2]~inputCLKENA0_outclk }),
	.ena({vcc,vcc,\u_dsa_system|u_controller|o_simd_start~0_combout }),
	.scanin(27'b000000000000000000000000000),
	.chainin(1'b0),
	.dftout(),
	.resulta(\u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult0~8_RESULTA_bus ),
	.resultb(),
	.scanout(),
	.chainout());
// synopsys translate_off
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult0~8 .accumulate_clock = "none";
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult0~8 .ax_clock = "none";
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult0~8 .ax_width = 16;
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult0~8 .ay_scan_in_clock = "0";
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult0~8 .ay_scan_in_width = 16;
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult0~8 .ay_use_scan_in = "false";
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult0~8 .az_clock = "none";
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult0~8 .bx_clock = "none";
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult0~8 .by_clock = "none";
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult0~8 .by_use_scan_in = "false";
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult0~8 .bz_clock = "none";
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult0~8 .coef_a_0 = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult0~8 .coef_a_1 = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult0~8 .coef_a_2 = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult0~8 .coef_a_3 = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult0~8 .coef_a_4 = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult0~8 .coef_a_5 = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult0~8 .coef_a_6 = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult0~8 .coef_a_7 = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult0~8 .coef_b_0 = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult0~8 .coef_b_1 = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult0~8 .coef_b_2 = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult0~8 .coef_b_3 = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult0~8 .coef_b_4 = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult0~8 .coef_b_5 = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult0~8 .coef_b_6 = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult0~8 .coef_b_7 = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult0~8 .coef_sel_a_clock = "none";
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult0~8 .coef_sel_b_clock = "none";
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult0~8 .delay_scan_out_ay = "false";
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult0~8 .delay_scan_out_by = "false";
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult0~8 .enable_double_accum = "false";
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult0~8 .load_const_clock = "none";
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult0~8 .load_const_value = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult0~8 .mode_sub_location = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult0~8 .negate_clock = "none";
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult0~8 .operand_source_max = "input";
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult0~8 .operand_source_may = "input";
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult0~8 .operand_source_mbx = "input";
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult0~8 .operand_source_mby = "input";
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult0~8 .operation_mode = "m18x18_full";
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult0~8 .output_clock = "none";
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult0~8 .preadder_subtract_a = "false";
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult0~8 .preadder_subtract_b = "false";
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult0~8 .result_a_width = 64;
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult0~8 .signed_max = "false";
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult0~8 .signed_may = "false";
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult0~8 .signed_mbx = "false";
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult0~8 .signed_mby = "false";
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult0~8 .sub_clock = "none";
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Mult0~8 .use_chainadder = "false";
// synopsys translate_on

// Location: LABCELL_X33_Y16_N0
cyclonev_lcell_comb \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add1~1 (
// Equation(s):
// \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add1~1_sumout  = SUM(( \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|mul2_x [8] ) + ( \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|mul1_x [8] ) + ( !VCC ))
// \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add1~2  = CARRY(( \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|mul2_x [8] ) + ( \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|mul1_x [8] ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|mul1_x [8]),
	.datac(!\u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|mul2_x [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add1~1_sumout ),
	.cout(\u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add1~2 ),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add1~1 .extended_lut = "off";
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add1~1 .lut_mask = 64'h0000CCCC00000F0F;
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y16_N3
cyclonev_lcell_comb \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add1~5 (
// Equation(s):
// \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add1~5_sumout  = SUM(( \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|mul2_x [9] ) + ( \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|mul1_x [9] ) + ( 
// \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add1~2  ))
// \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add1~6  = CARRY(( \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|mul2_x [9] ) + ( \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|mul1_x [9] ) + ( 
// \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add1~2  ))

	.dataa(!\u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|mul2_x [9]),
	.datab(gnd),
	.datac(!\u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|mul1_x [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add1~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add1~5_sumout ),
	.cout(\u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add1~5 .extended_lut = "off";
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add1~5 .lut_mask = 64'h0000F0F000005555;
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y16_N6
cyclonev_lcell_comb \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add1~9 (
// Equation(s):
// \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add1~9_sumout  = SUM(( \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|mul2_x [10] ) + ( \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|mul1_x [10] ) + ( 
// \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add1~6  ))
// \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add1~10  = CARRY(( \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|mul2_x [10] ) + ( \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|mul1_x [10] ) + ( 
// \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add1~6  ))

	.dataa(gnd),
	.datab(!\u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|mul1_x [10]),
	.datac(!\u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|mul2_x [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add1~9_sumout ),
	.cout(\u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add1~9 .extended_lut = "off";
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add1~9 .lut_mask = 64'h0000CCCC00000F0F;
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y16_N9
cyclonev_lcell_comb \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add1~13 (
// Equation(s):
// \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add1~13_sumout  = SUM(( \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|mul2_x [11] ) + ( \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|mul1_x [11] ) + ( 
// \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add1~10  ))
// \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add1~14  = CARRY(( \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|mul2_x [11] ) + ( \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|mul1_x [11] ) + ( 
// \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add1~10  ))

	.dataa(!\u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|mul2_x [11]),
	.datab(gnd),
	.datac(!\u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|mul1_x [11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add1~13_sumout ),
	.cout(\u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add1~13 .extended_lut = "off";
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add1~13 .lut_mask = 64'h0000F0F000005555;
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y16_N12
cyclonev_lcell_comb \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add1~17 (
// Equation(s):
// \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add1~17_sumout  = SUM(( \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|mul2_x [12] ) + ( \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|mul1_x [12] ) + ( 
// \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add1~14  ))
// \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add1~18  = CARRY(( \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|mul2_x [12] ) + ( \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|mul1_x [12] ) + ( 
// \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add1~14  ))

	.dataa(!\u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|mul2_x [12]),
	.datab(gnd),
	.datac(!\u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|mul1_x [12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add1~17_sumout ),
	.cout(\u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add1~17 .extended_lut = "off";
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add1~17 .lut_mask = 64'h0000F0F000005555;
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y16_N15
cyclonev_lcell_comb \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add1~21 (
// Equation(s):
// \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add1~21_sumout  = SUM(( \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|mul1_x [13] ) + ( \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|mul2_x [13] ) + ( 
// \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add1~18  ))
// \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add1~22  = CARRY(( \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|mul1_x [13] ) + ( \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|mul2_x [13] ) + ( 
// \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add1~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|mul1_x [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|mul2_x [13]),
	.datag(gnd),
	.cin(\u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add1~21_sumout ),
	.cout(\u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add1~21 .extended_lut = "off";
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add1~21 .lut_mask = 64'h0000FF0000000F0F;
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y16_N18
cyclonev_lcell_comb \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add1~25 (
// Equation(s):
// \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add1~25_sumout  = SUM(( \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|mul2_x [14] ) + ( \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|mul1_x [14] ) + ( 
// \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add1~22  ))
// \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add1~26  = CARRY(( \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|mul2_x [14] ) + ( \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|mul1_x [14] ) + ( 
// \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add1~22  ))

	.dataa(gnd),
	.datab(!\u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|mul1_x [14]),
	.datac(!\u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|mul2_x [14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add1~25_sumout ),
	.cout(\u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add1~25 .extended_lut = "off";
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add1~25 .lut_mask = 64'h0000CCCC00000F0F;
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y16_N21
cyclonev_lcell_comb \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add1~29 (
// Equation(s):
// \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add1~29_sumout  = SUM(( \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|mul2_x [15] ) + ( \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|mul1_x [15] ) + ( 
// \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add1~26  ))
// \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add1~30  = CARRY(( \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|mul2_x [15] ) + ( \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|mul1_x [15] ) + ( 
// \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add1~26  ))

	.dataa(!\u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|mul1_x [15]),
	.datab(gnd),
	.datac(!\u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|mul2_x [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add1~29_sumout ),
	.cout(\u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add1~30 ),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add1~29 .extended_lut = "off";
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add1~29 .lut_mask = 64'h0000AAAA00000F0F;
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add1~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y16_N24
cyclonev_lcell_comb \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add1~33 (
// Equation(s):
// \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add1~33_sumout  = SUM(( \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|mul2_x [16] ) + ( \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|mul1_x [16] ) + ( 
// \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add1~30  ))
// \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add1~34  = CARRY(( \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|mul2_x [16] ) + ( \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|mul1_x [16] ) + ( 
// \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add1~30  ))

	.dataa(!\u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|mul2_x [16]),
	.datab(gnd),
	.datac(!\u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|mul1_x [16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add1~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add1~33_sumout ),
	.cout(\u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add1~34 ),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add1~33 .extended_lut = "off";
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add1~33 .lut_mask = 64'h0000F0F000005555;
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add1~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y16_N27
cyclonev_lcell_comb \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add1~37 (
// Equation(s):
// \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add1~37_sumout  = SUM(( \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|mul2_x [17] ) + ( \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|mul1_x [17] ) + ( 
// \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add1~34  ))
// \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add1~38  = CARRY(( \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|mul2_x [17] ) + ( \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|mul1_x [17] ) + ( 
// \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add1~34  ))

	.dataa(gnd),
	.datab(!\u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|mul2_x [17]),
	.datac(!\u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|mul1_x [17]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add1~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add1~37_sumout ),
	.cout(\u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add1~38 ),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add1~37 .extended_lut = "off";
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add1~37 .lut_mask = 64'h0000F0F000003333;
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add1~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y16_N30
cyclonev_lcell_comb \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add1~41 (
// Equation(s):
// \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add1~41_sumout  = SUM(( \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|mul2_x [18] ) + ( \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|mul1_x [18] ) + ( 
// \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add1~38  ))
// \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add1~42  = CARRY(( \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|mul2_x [18] ) + ( \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|mul1_x [18] ) + ( 
// \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add1~38  ))

	.dataa(gnd),
	.datab(!\u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|mul2_x [18]),
	.datac(!\u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|mul1_x [18]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add1~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add1~41_sumout ),
	.cout(\u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add1~42 ),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add1~41 .extended_lut = "off";
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add1~41 .lut_mask = 64'h0000F0F000003333;
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add1~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y16_N33
cyclonev_lcell_comb \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add1~45 (
// Equation(s):
// \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add1~45_sumout  = SUM(( \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|mul2_x [19] ) + ( \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|mul1_x [19] ) + ( 
// \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add1~42  ))
// \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add1~46  = CARRY(( \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|mul2_x [19] ) + ( \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|mul1_x [19] ) + ( 
// \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add1~42  ))

	.dataa(!\u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|mul2_x [19]),
	.datab(gnd),
	.datac(!\u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|mul1_x [19]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add1~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add1~45_sumout ),
	.cout(\u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add1~46 ),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add1~45 .extended_lut = "off";
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add1~45 .lut_mask = 64'h0000F0F000005555;
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add1~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y16_N36
cyclonev_lcell_comb \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add1~49 (
// Equation(s):
// \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add1~49_sumout  = SUM(( \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|mul2_x [20] ) + ( \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|mul1_x [20] ) + ( 
// \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add1~46  ))
// \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add1~50  = CARRY(( \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|mul2_x [20] ) + ( \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|mul1_x [20] ) + ( 
// \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add1~46  ))

	.dataa(gnd),
	.datab(!\u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|mul2_x [20]),
	.datac(!\u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|mul1_x [20]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add1~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add1~49_sumout ),
	.cout(\u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add1~50 ),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add1~49 .extended_lut = "off";
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add1~49 .lut_mask = 64'h0000F0F000003333;
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add1~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y16_N39
cyclonev_lcell_comb \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add1~53 (
// Equation(s):
// \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add1~53_sumout  = SUM(( \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|mul2_x [21] ) + ( \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|mul1_x [21] ) + ( 
// \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add1~50  ))
// \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add1~54  = CARRY(( \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|mul2_x [21] ) + ( \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|mul1_x [21] ) + ( 
// \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add1~50  ))

	.dataa(!\u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|mul2_x [21]),
	.datab(gnd),
	.datac(!\u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|mul1_x [21]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add1~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add1~53_sumout ),
	.cout(\u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add1~54 ),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add1~53 .extended_lut = "off";
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add1~53 .lut_mask = 64'h0000F0F000005555;
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add1~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y16_N42
cyclonev_lcell_comb \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add1~57 (
// Equation(s):
// \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add1~57_sumout  = SUM(( \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|mul2_x [22] ) + ( \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|mul1_x [22] ) + ( 
// \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add1~54  ))
// \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add1~58  = CARRY(( \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|mul2_x [22] ) + ( \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|mul1_x [22] ) + ( 
// \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add1~54  ))

	.dataa(gnd),
	.datab(!\u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|mul2_x [22]),
	.datac(!\u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|mul1_x [22]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add1~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add1~57_sumout ),
	.cout(\u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add1~58 ),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add1~57 .extended_lut = "off";
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add1~57 .lut_mask = 64'h0000F0F000003333;
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add1~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y16_N45
cyclonev_lcell_comb \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add1~61 (
// Equation(s):
// \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add1~61_sumout  = SUM(( \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|mul2_x [23] ) + ( \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|mul1_x [23] ) + ( 
// \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add1~58  ))

	.dataa(!\u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|mul2_x [23]),
	.datab(gnd),
	.datac(!\u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|mul1_x [23]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add1~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add1~61_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add1~61 .extended_lut = "off";
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add1~61 .lut_mask = 64'h0000F0F000005555;
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add1~61 .shared_arith = "off";
// synopsys translate_on

// Location: DSP_X32_Y16_N0
cyclonev_mac \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Mult0~8 (
	.sub(gnd),
	.negate(gnd),
	.accumulate(gnd),
	.loadconst(gnd),
	.ax({\u_dsa_system|u_seq_core|u_stage2|Add0~37_sumout ,\u_dsa_system|u_seq_core|u_stage2|Add0~37_sumout ,\u_dsa_system|u_seq_core|u_stage2|Add0~37_sumout ,\u_dsa_system|u_seq_core|u_stage2|Add0~37_sumout ,\u_dsa_system|u_seq_core|u_stage2|Add0~37_sumout ,
\u_dsa_system|u_seq_core|u_stage2|Add0~37_sumout ,\u_dsa_system|u_seq_core|u_stage2|Add0~33_sumout ,\u_dsa_system|u_seq_core|u_stage2|Add0~29_sumout ,\u_dsa_system|u_seq_core|u_stage2|Add0~25_sumout ,\u_dsa_system|u_seq_core|u_stage2|Add0~21_sumout ,
\u_dsa_system|u_seq_core|u_stage2|Add0~17_sumout ,\u_dsa_system|u_seq_core|u_stage2|Add0~13_sumout ,\u_dsa_system|u_seq_core|u_stage2|Add0~9_sumout ,\u_dsa_system|u_seq_core|u_stage2|Add0~5_sumout ,\u_dsa_system|u_seq_core|u_stage2|Add0~1_sumout ,
\u_dsa_system|u_seq_core|u_stage1|o_wy_q[0]~_Duplicate_5_q }),
	.ay({\u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add1~61_sumout ,\u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add1~57_sumout ,\u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add1~53_sumout ,
\u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add1~49_sumout ,\u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add1~45_sumout ,\u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add1~41_sumout ,
\u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add1~37_sumout ,\u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add1~33_sumout ,\u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add1~29_sumout ,
\u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add1~25_sumout ,\u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add1~21_sumout ,\u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add1~17_sumout ,
\u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add1~13_sumout ,\u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add1~9_sumout ,\u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add1~5_sumout ,
\u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage1|Add1~1_sumout }),
	.az(26'b00000000000000000000000000),
	.bx(18'b000000000000000000),
	.by(19'b0000000000000000000),
	.bz(18'b000000000000000000),
	.coefsela(3'b000),
	.coefselb(3'b000),
	.clk({gnd,gnd,\CLOCK_50~inputCLKENA0_outclk }),
	.aclr({gnd,!\KEY[2]~inputCLKENA0_outclk }),
	.ena({vcc,vcc,vcc}),
	.scanin(27'b000000000000000000000000000),
	.chainin(1'b0),
	.dftout(),
	.resulta(\u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Mult0~8_RESULTA_bus ),
	.resultb(),
	.scanout(),
	.chainout());
// synopsys translate_off
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Mult0~8 .accumulate_clock = "none";
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Mult0~8 .ax_clock = "none";
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Mult0~8 .ax_width = 16;
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Mult0~8 .ay_scan_in_clock = "0";
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Mult0~8 .ay_scan_in_width = 16;
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Mult0~8 .ay_use_scan_in = "false";
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Mult0~8 .az_clock = "none";
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Mult0~8 .bx_clock = "none";
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Mult0~8 .by_clock = "none";
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Mult0~8 .by_use_scan_in = "false";
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Mult0~8 .bz_clock = "none";
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Mult0~8 .coef_a_0 = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Mult0~8 .coef_a_1 = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Mult0~8 .coef_a_2 = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Mult0~8 .coef_a_3 = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Mult0~8 .coef_a_4 = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Mult0~8 .coef_a_5 = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Mult0~8 .coef_a_6 = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Mult0~8 .coef_a_7 = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Mult0~8 .coef_b_0 = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Mult0~8 .coef_b_1 = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Mult0~8 .coef_b_2 = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Mult0~8 .coef_b_3 = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Mult0~8 .coef_b_4 = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Mult0~8 .coef_b_5 = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Mult0~8 .coef_b_6 = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Mult0~8 .coef_b_7 = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Mult0~8 .coef_sel_a_clock = "none";
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Mult0~8 .coef_sel_b_clock = "none";
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Mult0~8 .delay_scan_out_ay = "false";
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Mult0~8 .delay_scan_out_by = "false";
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Mult0~8 .enable_double_accum = "false";
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Mult0~8 .load_const_clock = "none";
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Mult0~8 .load_const_value = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Mult0~8 .mode_sub_location = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Mult0~8 .negate_clock = "none";
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Mult0~8 .operand_source_max = "input";
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Mult0~8 .operand_source_may = "input";
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Mult0~8 .operand_source_mbx = "input";
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Mult0~8 .operand_source_mby = "input";
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Mult0~8 .operation_mode = "m18x18_full";
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Mult0~8 .output_clock = "none";
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Mult0~8 .preadder_subtract_a = "false";
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Mult0~8 .preadder_subtract_b = "false";
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Mult0~8 .result_a_width = 64;
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Mult0~8 .signed_max = "false";
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Mult0~8 .signed_may = "false";
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Mult0~8 .signed_mbx = "false";
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Mult0~8 .signed_mby = "false";
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Mult0~8 .sub_clock = "none";
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Mult0~8 .use_chainadder = "false";
// synopsys translate_on

// Location: LABCELL_X31_Y12_N0
cyclonev_lcell_comb \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Add1~62 (
// Equation(s):
// \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Add1~62_cout  = CARRY(( \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|mul2_y [8] ) + ( \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|mul1_y [8] ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|mul1_y [8]),
	.datac(gnd),
	.datad(!\u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|mul2_y [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Add1~62_cout ),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Add1~62 .extended_lut = "off";
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Add1~62 .lut_mask = 64'h0000CCCC000000FF;
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Add1~62 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y12_N3
cyclonev_lcell_comb \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Add1~54 (
// Equation(s):
// \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Add1~54_cout  = CARRY(( \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|mul2_y [9] ) + ( \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|mul1_y [9] ) + ( 
// \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Add1~62_cout  ))

	.dataa(!\u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|mul1_y [9]),
	.datab(gnd),
	.datac(!\u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|mul2_y [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Add1~62_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Add1~54_cout ),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Add1~54 .extended_lut = "off";
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Add1~54 .lut_mask = 64'h0000AAAA00000F0F;
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Add1~54 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y12_N6
cyclonev_lcell_comb \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Add1~46 (
// Equation(s):
// \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Add1~46_cout  = CARRY(( \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|mul2_y [10] ) + ( \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|mul1_y [10] ) + ( 
// \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Add1~54_cout  ))

	.dataa(!\u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|mul2_y [10]),
	.datab(gnd),
	.datac(!\u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|mul1_y [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Add1~54_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Add1~46_cout ),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Add1~46 .extended_lut = "off";
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Add1~46 .lut_mask = 64'h0000F0F000005555;
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Add1~46 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y12_N9
cyclonev_lcell_comb \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Add1~38 (
// Equation(s):
// \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Add1~38_cout  = CARRY(( \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|mul2_y [11] ) + ( \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|mul1_y [11] ) + ( 
// \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Add1~46_cout  ))

	.dataa(gnd),
	.datab(!\u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|mul1_y [11]),
	.datac(!\u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|mul2_y [11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Add1~46_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Add1~38_cout ),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Add1~38 .extended_lut = "off";
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Add1~38 .lut_mask = 64'h0000CCCC00000F0F;
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Add1~38 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y12_N12
cyclonev_lcell_comb \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Add1~30 (
// Equation(s):
// \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Add1~30_cout  = CARRY(( \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|mul1_y [12] ) + ( \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|mul2_y [12] ) + ( 
// \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Add1~38_cout  ))

	.dataa(gnd),
	.datab(!\u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|mul2_y [12]),
	.datac(gnd),
	.datad(!\u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|mul1_y [12]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Add1~38_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Add1~30_cout ),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Add1~30 .extended_lut = "off";
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Add1~30 .lut_mask = 64'h0000CCCC000000FF;
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Add1~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y12_N15
cyclonev_lcell_comb \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Add1~22 (
// Equation(s):
// \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Add1~22_cout  = CARRY(( \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|mul2_y [13] ) + ( \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|mul1_y [13] ) + ( 
// \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Add1~30_cout  ))

	.dataa(!\u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|mul1_y [13]),
	.datab(gnd),
	.datac(!\u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|mul2_y [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Add1~30_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Add1~22_cout ),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Add1~22 .extended_lut = "off";
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Add1~22 .lut_mask = 64'h0000AAAA00000F0F;
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Add1~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y12_N18
cyclonev_lcell_comb \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Add1~14 (
// Equation(s):
// \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Add1~14_cout  = CARRY(( \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|mul2_y [14] ) + ( \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|mul1_y [14] ) + ( 
// \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Add1~22_cout  ))

	.dataa(!\u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|mul2_y [14]),
	.datab(gnd),
	.datac(!\u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|mul1_y [14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Add1~22_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Add1~14_cout ),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Add1~14 .extended_lut = "off";
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Add1~14 .lut_mask = 64'h0000F0F000005555;
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Add1~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y12_N21
cyclonev_lcell_comb \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Add1~6 (
// Equation(s):
// \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Add1~6_cout  = CARRY(( \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|mul2_y [15] ) + ( \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|mul1_y [15] ) + ( 
// \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Add1~14_cout  ))

	.dataa(gnd),
	.datab(!\u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|mul1_y [15]),
	.datac(!\u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|mul2_y [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Add1~14_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Add1~6_cout ),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Add1~6 .extended_lut = "off";
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Add1~6 .lut_mask = 64'h0000CCCC00000F0F;
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Add1~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y12_N24
cyclonev_lcell_comb \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Add1~1 (
// Equation(s):
// \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Add1~1_sumout  = SUM(( \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|mul2_y [16] ) + ( \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|mul1_y [16] ) + ( 
// \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Add1~6_cout  ))
// \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Add1~2  = CARRY(( \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|mul2_y [16] ) + ( \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|mul1_y [16] ) + ( 
// \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Add1~6_cout  ))

	.dataa(gnd),
	.datab(!\u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|mul2_y [16]),
	.datac(!\u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|mul1_y [16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Add1~6_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Add1~1_sumout ),
	.cout(\u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Add1~2 ),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Add1~1 .extended_lut = "off";
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Add1~1 .lut_mask = 64'h0000F0F000003333;
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y12_N27
cyclonev_lcell_comb \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Add1~9 (
// Equation(s):
// \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Add1~9_sumout  = SUM(( \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|mul2_y [17] ) + ( \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|mul1_y [17] ) + ( 
// \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Add1~2  ))
// \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Add1~10  = CARRY(( \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|mul2_y [17] ) + ( \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|mul1_y [17] ) + ( 
// \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Add1~2  ))

	.dataa(!\u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|mul1_y [17]),
	.datab(gnd),
	.datac(!\u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|mul2_y [17]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Add1~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Add1~9_sumout ),
	.cout(\u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Add1~9 .extended_lut = "off";
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Add1~9 .lut_mask = 64'h0000AAAA00000F0F;
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y12_N30
cyclonev_lcell_comb \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Add1~17 (
// Equation(s):
// \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Add1~17_sumout  = SUM(( \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|mul2_y [18] ) + ( \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|mul1_y [18] ) + ( 
// \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Add1~10  ))
// \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Add1~18  = CARRY(( \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|mul2_y [18] ) + ( \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|mul1_y [18] ) + ( 
// \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Add1~10  ))

	.dataa(gnd),
	.datab(!\u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|mul1_y [18]),
	.datac(!\u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|mul2_y [18]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Add1~17_sumout ),
	.cout(\u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Add1~17 .extended_lut = "off";
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Add1~17 .lut_mask = 64'h0000CCCC00000F0F;
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y12_N33
cyclonev_lcell_comb \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Add1~25 (
// Equation(s):
// \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Add1~25_sumout  = SUM(( \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|mul1_y [19] ) + ( \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|mul2_y [19] ) + ( 
// \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Add1~18  ))
// \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Add1~26  = CARRY(( \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|mul1_y [19] ) + ( \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|mul2_y [19] ) + ( 
// \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Add1~18  ))

	.dataa(!\u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|mul2_y [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|mul1_y [19]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Add1~25_sumout ),
	.cout(\u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Add1~25 .extended_lut = "off";
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Add1~25 .lut_mask = 64'h0000AAAA000000FF;
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y12_N36
cyclonev_lcell_comb \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Add1~33 (
// Equation(s):
// \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Add1~33_sumout  = SUM(( \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|mul2_y [20] ) + ( \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|mul1_y [20] ) + ( 
// \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Add1~26  ))
// \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Add1~34  = CARRY(( \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|mul2_y [20] ) + ( \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|mul1_y [20] ) + ( 
// \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Add1~26  ))

	.dataa(gnd),
	.datab(!\u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|mul1_y [20]),
	.datac(!\u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|mul2_y [20]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Add1~33_sumout ),
	.cout(\u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Add1~34 ),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Add1~33 .extended_lut = "off";
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Add1~33 .lut_mask = 64'h0000CCCC00000F0F;
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Add1~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y12_N39
cyclonev_lcell_comb \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Add1~41 (
// Equation(s):
// \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Add1~41_sumout  = SUM(( \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|mul2_y [21] ) + ( \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|mul1_y [21] ) + ( 
// \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Add1~34  ))
// \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Add1~42  = CARRY(( \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|mul2_y [21] ) + ( \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|mul1_y [21] ) + ( 
// \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Add1~34  ))

	.dataa(!\u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|mul2_y [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|mul1_y [21]),
	.datag(gnd),
	.cin(\u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Add1~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Add1~41_sumout ),
	.cout(\u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Add1~42 ),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Add1~41 .extended_lut = "off";
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Add1~41 .lut_mask = 64'h0000FF0000005555;
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Add1~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y12_N42
cyclonev_lcell_comb \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Add1~49 (
// Equation(s):
// \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Add1~49_sumout  = SUM(( \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|mul2_y [22] ) + ( \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|mul1_y [22] ) + ( 
// \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Add1~42  ))
// \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Add1~50  = CARRY(( \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|mul2_y [22] ) + ( \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|mul1_y [22] ) + ( 
// \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Add1~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|mul1_y [22]),
	.datad(!\u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|mul2_y [22]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Add1~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Add1~49_sumout ),
	.cout(\u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Add1~50 ),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Add1~49 .extended_lut = "off";
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Add1~49 .lut_mask = 64'h0000F0F0000000FF;
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Add1~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y12_N45
cyclonev_lcell_comb \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Add1~57 (
// Equation(s):
// \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Add1~57_sumout  = SUM(( \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|mul2_y [23] ) + ( \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|mul1_y [23] ) + ( 
// \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Add1~50  ))

	.dataa(!\u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|mul2_y [23]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|mul1_y [23]),
	.datag(gnd),
	.cin(\u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Add1~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Add1~57_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Add1~57 .extended_lut = "off";
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Add1~57 .lut_mask = 64'h0000FF0000005555;
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Add1~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y12_N46
dffeas \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|o_p_final_q[15] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Add1~57_sumout ),
	.asdata(vcc),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|o_p_final_q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|o_p_final_q[15] .is_wysiwyg = "true";
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|o_p_final_q[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y8_N23
dffeas \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage3|o_pixel_out[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|o_p_final_q [15]),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage3|o_pixel_out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage3|o_pixel_out[7] .is_wysiwyg = "true";
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage3|o_pixel_out[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y8_N21
cyclonev_lcell_comb \o_mem_wdata[7]~7 (
// Equation(s):
// \o_mem_wdata[7]~7_combout  = ( \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage3|o_pixel_out [7] & ( \u_vjtag_interface|data_out [7] & ( (\o_mem_we~0_combout  & (((\u_instruction_handler|i_mode_select~q ) # 
// (\u_dsa_system|u_controller|o_busy~0_combout )) # (\u_dsa_system|u_seq_core|u_stage3|o_pixel_out [7]))) ) ) ) # ( !\u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage3|o_pixel_out [7] & ( \u_vjtag_interface|data_out [7] & ( (\o_mem_we~0_combout  & 
// (((\u_dsa_system|u_seq_core|u_stage3|o_pixel_out [7] & !\u_instruction_handler|i_mode_select~q )) # (\u_dsa_system|u_controller|o_busy~0_combout ))) ) ) ) # ( \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage3|o_pixel_out [7] & ( 
// !\u_vjtag_interface|data_out [7] & ( (!\u_dsa_system|u_controller|o_busy~0_combout  & (\o_mem_we~0_combout  & ((\u_instruction_handler|i_mode_select~q ) # (\u_dsa_system|u_seq_core|u_stage3|o_pixel_out [7])))) ) ) ) # ( 
// !\u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage3|o_pixel_out [7] & ( !\u_vjtag_interface|data_out [7] & ( (\u_dsa_system|u_seq_core|u_stage3|o_pixel_out [7] & (!\u_dsa_system|u_controller|o_busy~0_combout  & (\o_mem_we~0_combout  & 
// !\u_instruction_handler|i_mode_select~q ))) ) ) )

	.dataa(!\u_dsa_system|u_seq_core|u_stage3|o_pixel_out [7]),
	.datab(!\u_dsa_system|u_controller|o_busy~0_combout ),
	.datac(!\o_mem_we~0_combout ),
	.datad(!\u_instruction_handler|i_mode_select~q ),
	.datae(!\u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage3|o_pixel_out [7]),
	.dataf(!\u_vjtag_interface|data_out [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\o_mem_wdata[7]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \o_mem_wdata[7]~7 .extended_lut = "off";
defparam \o_mem_wdata[7]~7 .lut_mask = 64'h0400040C0703070F;
defparam \o_mem_wdata[7]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y6_N3
cyclonev_lcell_comb \u_dsa_system|u_controller|WideNor0 (
// Equation(s):
// \u_dsa_system|u_controller|WideNor0~combout  = ( !\u_dsa_system|u_controller|state.WRITE_RES~DUPLICATE_q  & ( !\u_dsa_system|u_controller|state.READ_R0~q  ) )

	.dataa(!\u_dsa_system|u_controller|state.READ_R0~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_dsa_system|u_controller|state.WRITE_RES~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_dsa_system|u_controller|WideNor0~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_controller|WideNor0 .extended_lut = "off";
defparam \u_dsa_system|u_controller|WideNor0 .lut_mask = 64'hAAAAAAAA00000000;
defparam \u_dsa_system|u_controller|WideNor0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y6_N30
cyclonev_lcell_comb \o_mem_addr[1]~0 (
// Equation(s):
// \o_mem_addr[1]~0_combout  = ( !\u_dsa_system|u_controller|state.WRITE_RES~DUPLICATE_q  & ( !\u_dsa_system|u_controller|state.READ_R1~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_dsa_system|u_controller|state.READ_R1~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_dsa_system|u_controller|state.WRITE_RES~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\o_mem_addr[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \o_mem_addr[1]~0 .extended_lut = "off";
defparam \o_mem_addr[1]~0 .lut_mask = 64'hF0F0F0F000000000;
defparam \o_mem_addr[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y4_N6
cyclonev_lcell_comb \o_mem_addr[3]~8 (
// Equation(s):
// \o_mem_addr[3]~8_combout  = ( \u_dsa_system|u_controller|Mult1~326  & ( (!\u_dsa_system|u_controller|WideNor0~combout  & ((!\o_mem_addr[1]~0_combout  & (\u_dsa_system|u_controller|Add6~13_sumout )) # (\o_mem_addr[1]~0_combout  & 
// ((\u_dsa_system|u_controller|Add3~13_sumout ))))) # (\u_dsa_system|u_controller|WideNor0~combout  & (!\o_mem_addr[1]~0_combout )) ) ) # ( !\u_dsa_system|u_controller|Mult1~326  & ( (!\u_dsa_system|u_controller|WideNor0~combout  & 
// ((!\o_mem_addr[1]~0_combout  & (\u_dsa_system|u_controller|Add6~13_sumout )) # (\o_mem_addr[1]~0_combout  & ((\u_dsa_system|u_controller|Add3~13_sumout ))))) ) )

	.dataa(!\u_dsa_system|u_controller|WideNor0~combout ),
	.datab(!\o_mem_addr[1]~0_combout ),
	.datac(!\u_dsa_system|u_controller|Add6~13_sumout ),
	.datad(!\u_dsa_system|u_controller|Add3~13_sumout ),
	.datae(gnd),
	.dataf(!\u_dsa_system|u_controller|Mult1~326 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\o_mem_addr[3]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \o_mem_addr[3]~8 .extended_lut = "off";
defparam \o_mem_addr[3]~8 .lut_mask = 64'h082A082A4C6E4C6E;
defparam \o_mem_addr[3]~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y2_N3
cyclonev_lcell_comb \o_mem_addr[14]~5 (
// Equation(s):
// \o_mem_addr[14]~5_combout  = ( \u_dsa_system|u_controller|o_busy~0_combout  & ( !\u_dsa_system|u_controller|state.PAUSED~q  ) )

	.dataa(!\u_dsa_system|u_controller|state.PAUSED~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_dsa_system|u_controller|o_busy~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\o_mem_addr[14]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \o_mem_addr[14]~5 .extended_lut = "off";
defparam \o_mem_addr[14]~5 .lut_mask = 64'h00000000AAAAAAAA;
defparam \o_mem_addr[14]~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y3_N36
cyclonev_lcell_comb \o_mem_addr[3]~9 (
// Equation(s):
// \o_mem_addr[3]~9_combout  = ( \u_address_controller|address [3] & ( \u_instruction_handler|img_reciver|o_mem_addr [3] & ( (!\o_mem_addr[14]~5_combout  & (\o_mem_addr[3]~8_combout )) # (\o_mem_addr[14]~5_combout  & (((\SW[0]~input_o ) # 
// (\u_instruction_handler|i_write_enable~q )))) ) ) ) # ( !\u_address_controller|address [3] & ( \u_instruction_handler|img_reciver|o_mem_addr [3] & ( (!\o_mem_addr[14]~5_combout  & (\o_mem_addr[3]~8_combout )) # (\o_mem_addr[14]~5_combout  & 
// (((\u_instruction_handler|i_write_enable~q  & !\SW[0]~input_o )))) ) ) ) # ( \u_address_controller|address [3] & ( !\u_instruction_handler|img_reciver|o_mem_addr [3] & ( (!\o_mem_addr[14]~5_combout  & (\o_mem_addr[3]~8_combout )) # 
// (\o_mem_addr[14]~5_combout  & ((\SW[0]~input_o ))) ) ) ) # ( !\u_address_controller|address [3] & ( !\u_instruction_handler|img_reciver|o_mem_addr [3] & ( (\o_mem_addr[3]~8_combout  & !\o_mem_addr[14]~5_combout ) ) ) )

	.dataa(!\o_mem_addr[3]~8_combout ),
	.datab(!\o_mem_addr[14]~5_combout ),
	.datac(!\u_instruction_handler|i_write_enable~q ),
	.datad(!\SW[0]~input_o ),
	.datae(!\u_address_controller|address [3]),
	.dataf(!\u_instruction_handler|img_reciver|o_mem_addr [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\o_mem_addr[3]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \o_mem_addr[3]~9 .extended_lut = "off";
defparam \o_mem_addr[3]~9 .lut_mask = 64'h4444447747444777;
defparam \o_mem_addr[3]~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y4_N9
cyclonev_lcell_comb \o_mem_addr[4]~10 (
// Equation(s):
// \o_mem_addr[4]~10_combout  = ( \u_dsa_system|u_controller|Add6~17_sumout  & ( (!\u_dsa_system|u_controller|WideNor0~combout  & ((!\o_mem_addr[1]~0_combout ) # ((\u_dsa_system|u_controller|Add3~17_sumout )))) # (\u_dsa_system|u_controller|WideNor0~combout  
// & (!\o_mem_addr[1]~0_combout  & (\u_dsa_system|u_controller|Mult1~327 ))) ) ) # ( !\u_dsa_system|u_controller|Add6~17_sumout  & ( (!\u_dsa_system|u_controller|WideNor0~combout  & (\o_mem_addr[1]~0_combout  & ((\u_dsa_system|u_controller|Add3~17_sumout 
// )))) # (\u_dsa_system|u_controller|WideNor0~combout  & (!\o_mem_addr[1]~0_combout  & (\u_dsa_system|u_controller|Mult1~327 ))) ) )

	.dataa(!\u_dsa_system|u_controller|WideNor0~combout ),
	.datab(!\o_mem_addr[1]~0_combout ),
	.datac(!\u_dsa_system|u_controller|Mult1~327 ),
	.datad(!\u_dsa_system|u_controller|Add3~17_sumout ),
	.datae(gnd),
	.dataf(!\u_dsa_system|u_controller|Add6~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\o_mem_addr[4]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \o_mem_addr[4]~10 .extended_lut = "off";
defparam \o_mem_addr[4]~10 .lut_mask = 64'h042604268CAE8CAE;
defparam \o_mem_addr[4]~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y3_N4
dffeas \u_instruction_handler|img_reciver|o_mem_addr[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u_instruction_handler|img_reciver|Add1~5_sumout ),
	.asdata(vcc),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_instruction_handler|img_reciver|always2~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_instruction_handler|img_reciver|o_mem_addr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u_instruction_handler|img_reciver|o_mem_addr[4] .is_wysiwyg = "true";
defparam \u_instruction_handler|img_reciver|o_mem_addr[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y3_N30
cyclonev_lcell_comb \o_mem_addr[4]~11 (
// Equation(s):
// \o_mem_addr[4]~11_combout  = ( \u_address_controller|address [4] & ( \u_instruction_handler|img_reciver|o_mem_addr [4] & ( (!\o_mem_addr[14]~5_combout  & (\o_mem_addr[4]~10_combout )) # (\o_mem_addr[14]~5_combout  & (((\SW[0]~input_o ) # 
// (\u_instruction_handler|i_write_enable~q )))) ) ) ) # ( !\u_address_controller|address [4] & ( \u_instruction_handler|img_reciver|o_mem_addr [4] & ( (!\o_mem_addr[14]~5_combout  & (\o_mem_addr[4]~10_combout )) # (\o_mem_addr[14]~5_combout  & 
// (((\u_instruction_handler|i_write_enable~q  & !\SW[0]~input_o )))) ) ) ) # ( \u_address_controller|address [4] & ( !\u_instruction_handler|img_reciver|o_mem_addr [4] & ( (!\o_mem_addr[14]~5_combout  & (\o_mem_addr[4]~10_combout )) # 
// (\o_mem_addr[14]~5_combout  & ((\SW[0]~input_o ))) ) ) ) # ( !\u_address_controller|address [4] & ( !\u_instruction_handler|img_reciver|o_mem_addr [4] & ( (\o_mem_addr[4]~10_combout  & !\o_mem_addr[14]~5_combout ) ) ) )

	.dataa(!\o_mem_addr[4]~10_combout ),
	.datab(!\o_mem_addr[14]~5_combout ),
	.datac(!\u_instruction_handler|i_write_enable~q ),
	.datad(!\SW[0]~input_o ),
	.datae(!\u_address_controller|address [4]),
	.dataf(!\u_instruction_handler|img_reciver|o_mem_addr [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\o_mem_addr[4]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \o_mem_addr[4]~11 .extended_lut = "off";
defparam \o_mem_addr[4]~11 .lut_mask = 64'h4444447747444777;
defparam \o_mem_addr[4]~11 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y4_N15
cyclonev_lcell_comb \o_mem_addr[5]~12 (
// Equation(s):
// \o_mem_addr[5]~12_combout  = ( \u_dsa_system|u_controller|Mult1~328  & ( \u_dsa_system|u_controller|WideNor0~combout  & ( !\o_mem_addr[1]~0_combout  ) ) ) # ( \u_dsa_system|u_controller|Mult1~328  & ( !\u_dsa_system|u_controller|WideNor0~combout  & ( 
// (!\o_mem_addr[1]~0_combout  & ((\u_dsa_system|u_controller|Add6~21_sumout ))) # (\o_mem_addr[1]~0_combout  & (\u_dsa_system|u_controller|Add3~21_sumout )) ) ) ) # ( !\u_dsa_system|u_controller|Mult1~328  & ( !\u_dsa_system|u_controller|WideNor0~combout  & 
// ( (!\o_mem_addr[1]~0_combout  & ((\u_dsa_system|u_controller|Add6~21_sumout ))) # (\o_mem_addr[1]~0_combout  & (\u_dsa_system|u_controller|Add3~21_sumout )) ) ) )

	.dataa(!\u_dsa_system|u_controller|Add3~21_sumout ),
	.datab(!\u_dsa_system|u_controller|Add6~21_sumout ),
	.datac(!\o_mem_addr[1]~0_combout ),
	.datad(gnd),
	.datae(!\u_dsa_system|u_controller|Mult1~328 ),
	.dataf(!\u_dsa_system|u_controller|WideNor0~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\o_mem_addr[5]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \o_mem_addr[5]~12 .extended_lut = "off";
defparam \o_mem_addr[5]~12 .lut_mask = 64'h353535350000F0F0;
defparam \o_mem_addr[5]~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y3_N42
cyclonev_lcell_comb \o_mem_addr[5]~13 (
// Equation(s):
// \o_mem_addr[5]~13_combout  = ( \o_mem_addr[5]~12_combout  & ( \u_address_controller|address [5] & ( (!\o_mem_addr[14]~5_combout ) # (((\u_instruction_handler|i_write_enable~q  & \u_instruction_handler|img_reciver|o_mem_addr [5])) # (\SW[0]~input_o )) ) ) 
// ) # ( !\o_mem_addr[5]~12_combout  & ( \u_address_controller|address [5] & ( (\o_mem_addr[14]~5_combout  & (((\u_instruction_handler|i_write_enable~q  & \u_instruction_handler|img_reciver|o_mem_addr [5])) # (\SW[0]~input_o ))) ) ) ) # ( 
// \o_mem_addr[5]~12_combout  & ( !\u_address_controller|address [5] & ( (!\o_mem_addr[14]~5_combout ) # ((\u_instruction_handler|i_write_enable~q  & (\u_instruction_handler|img_reciver|o_mem_addr [5] & !\SW[0]~input_o ))) ) ) ) # ( 
// !\o_mem_addr[5]~12_combout  & ( !\u_address_controller|address [5] & ( (\u_instruction_handler|i_write_enable~q  & (\u_instruction_handler|img_reciver|o_mem_addr [5] & (\o_mem_addr[14]~5_combout  & !\SW[0]~input_o ))) ) ) )

	.dataa(!\u_instruction_handler|i_write_enable~q ),
	.datab(!\u_instruction_handler|img_reciver|o_mem_addr [5]),
	.datac(!\o_mem_addr[14]~5_combout ),
	.datad(!\SW[0]~input_o ),
	.datae(!\o_mem_addr[5]~12_combout ),
	.dataf(!\u_address_controller|address [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\o_mem_addr[5]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \o_mem_addr[5]~13 .extended_lut = "off";
defparam \o_mem_addr[5]~13 .lut_mask = 64'h0100F1F0010FF1FF;
defparam \o_mem_addr[5]~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y4_N21
cyclonev_lcell_comb \o_mem_addr[6]~14 (
// Equation(s):
// \o_mem_addr[6]~14_combout  = ( \o_mem_addr[1]~0_combout  & ( \u_dsa_system|u_controller|Add3~25_sumout  & ( !\u_dsa_system|u_controller|WideNor0~combout  ) ) ) # ( !\o_mem_addr[1]~0_combout  & ( \u_dsa_system|u_controller|Add3~25_sumout  & ( 
// (!\u_dsa_system|u_controller|WideNor0~combout  & ((\u_dsa_system|u_controller|Add6~25_sumout ))) # (\u_dsa_system|u_controller|WideNor0~combout  & (\u_dsa_system|u_controller|Mult1~329 )) ) ) ) # ( !\o_mem_addr[1]~0_combout  & ( 
// !\u_dsa_system|u_controller|Add3~25_sumout  & ( (!\u_dsa_system|u_controller|WideNor0~combout  & ((\u_dsa_system|u_controller|Add6~25_sumout ))) # (\u_dsa_system|u_controller|WideNor0~combout  & (\u_dsa_system|u_controller|Mult1~329 )) ) ) )

	.dataa(!\u_dsa_system|u_controller|Mult1~329 ),
	.datab(!\u_dsa_system|u_controller|Add6~25_sumout ),
	.datac(!\u_dsa_system|u_controller|WideNor0~combout ),
	.datad(gnd),
	.datae(!\o_mem_addr[1]~0_combout ),
	.dataf(!\u_dsa_system|u_controller|Add3~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\o_mem_addr[6]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \o_mem_addr[6]~14 .extended_lut = "off";
defparam \o_mem_addr[6]~14 .lut_mask = 64'h353500003535F0F0;
defparam \o_mem_addr[6]~14 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y3_N0
cyclonev_lcell_comb \o_mem_addr[6]~15 (
// Equation(s):
// \o_mem_addr[6]~15_combout  = ( \o_mem_addr[6]~14_combout  & ( \u_address_controller|address [6] & ( (!\o_mem_addr[14]~5_combout ) # (((\u_instruction_handler|i_write_enable~q  & \u_instruction_handler|img_reciver|o_mem_addr [6])) # (\SW[0]~input_o )) ) ) 
// ) # ( !\o_mem_addr[6]~14_combout  & ( \u_address_controller|address [6] & ( (\o_mem_addr[14]~5_combout  & (((\u_instruction_handler|i_write_enable~q  & \u_instruction_handler|img_reciver|o_mem_addr [6])) # (\SW[0]~input_o ))) ) ) ) # ( 
// \o_mem_addr[6]~14_combout  & ( !\u_address_controller|address [6] & ( (!\o_mem_addr[14]~5_combout ) # ((\u_instruction_handler|i_write_enable~q  & (!\SW[0]~input_o  & \u_instruction_handler|img_reciver|o_mem_addr [6]))) ) ) ) # ( 
// !\o_mem_addr[6]~14_combout  & ( !\u_address_controller|address [6] & ( (\u_instruction_handler|i_write_enable~q  & (\o_mem_addr[14]~5_combout  & (!\SW[0]~input_o  & \u_instruction_handler|img_reciver|o_mem_addr [6]))) ) ) )

	.dataa(!\u_instruction_handler|i_write_enable~q ),
	.datab(!\o_mem_addr[14]~5_combout ),
	.datac(!\SW[0]~input_o ),
	.datad(!\u_instruction_handler|img_reciver|o_mem_addr [6]),
	.datae(!\o_mem_addr[6]~14_combout ),
	.dataf(!\u_address_controller|address [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\o_mem_addr[6]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \o_mem_addr[6]~15 .extended_lut = "off";
defparam \o_mem_addr[6]~15 .lut_mask = 64'h0010CCDC0313CFDF;
defparam \o_mem_addr[6]~15 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y4_N48
cyclonev_lcell_comb \o_mem_addr[7]~16 (
// Equation(s):
// \o_mem_addr[7]~16_combout  = ( \u_dsa_system|u_controller|Add3~29_sumout  & ( \u_dsa_system|u_controller|WideNor0~combout  & ( (\u_dsa_system|u_controller|Mult1~330  & !\o_mem_addr[1]~0_combout ) ) ) ) # ( !\u_dsa_system|u_controller|Add3~29_sumout  & ( 
// \u_dsa_system|u_controller|WideNor0~combout  & ( (\u_dsa_system|u_controller|Mult1~330  & !\o_mem_addr[1]~0_combout ) ) ) ) # ( \u_dsa_system|u_controller|Add3~29_sumout  & ( !\u_dsa_system|u_controller|WideNor0~combout  & ( (\o_mem_addr[1]~0_combout ) # 
// (\u_dsa_system|u_controller|Add6~29_sumout ) ) ) ) # ( !\u_dsa_system|u_controller|Add3~29_sumout  & ( !\u_dsa_system|u_controller|WideNor0~combout  & ( (\u_dsa_system|u_controller|Add6~29_sumout  & !\o_mem_addr[1]~0_combout ) ) ) )

	.dataa(gnd),
	.datab(!\u_dsa_system|u_controller|Add6~29_sumout ),
	.datac(!\u_dsa_system|u_controller|Mult1~330 ),
	.datad(!\o_mem_addr[1]~0_combout ),
	.datae(!\u_dsa_system|u_controller|Add3~29_sumout ),
	.dataf(!\u_dsa_system|u_controller|WideNor0~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\o_mem_addr[7]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \o_mem_addr[7]~16 .extended_lut = "off";
defparam \o_mem_addr[7]~16 .lut_mask = 64'h330033FF0F000F00;
defparam \o_mem_addr[7]~16 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y3_N42
cyclonev_lcell_comb \o_mem_addr[7]~17 (
// Equation(s):
// \o_mem_addr[7]~17_combout  = ( \u_address_controller|address [7] & ( \o_mem_addr[7]~16_combout  & ( (!\o_mem_addr[14]~5_combout ) # (((\u_instruction_handler|img_reciver|o_mem_addr [7] & \u_instruction_handler|i_write_enable~q )) # (\SW[0]~input_o )) ) ) 
// ) # ( !\u_address_controller|address [7] & ( \o_mem_addr[7]~16_combout  & ( (!\o_mem_addr[14]~5_combout ) # ((\u_instruction_handler|img_reciver|o_mem_addr [7] & (\u_instruction_handler|i_write_enable~q  & !\SW[0]~input_o ))) ) ) ) # ( 
// \u_address_controller|address [7] & ( !\o_mem_addr[7]~16_combout  & ( (\o_mem_addr[14]~5_combout  & (((\u_instruction_handler|img_reciver|o_mem_addr [7] & \u_instruction_handler|i_write_enable~q )) # (\SW[0]~input_o ))) ) ) ) # ( 
// !\u_address_controller|address [7] & ( !\o_mem_addr[7]~16_combout  & ( (\u_instruction_handler|img_reciver|o_mem_addr [7] & (\o_mem_addr[14]~5_combout  & (\u_instruction_handler|i_write_enable~q  & !\SW[0]~input_o ))) ) ) )

	.dataa(!\u_instruction_handler|img_reciver|o_mem_addr [7]),
	.datab(!\o_mem_addr[14]~5_combout ),
	.datac(!\u_instruction_handler|i_write_enable~q ),
	.datad(!\SW[0]~input_o ),
	.datae(!\u_address_controller|address [7]),
	.dataf(!\o_mem_addr[7]~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\o_mem_addr[7]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \o_mem_addr[7]~17 .extended_lut = "off";
defparam \o_mem_addr[7]~17 .lut_mask = 64'h01000133CDCCCDFF;
defparam \o_mem_addr[7]~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y4_N27
cyclonev_lcell_comb \o_mem_addr[8]~18 (
// Equation(s):
// \o_mem_addr[8]~18_combout  = ( \o_mem_addr[1]~0_combout  & ( \u_dsa_system|u_controller|Mult1~331  & ( (\u_dsa_system|u_controller|Add3~33_sumout  & !\u_dsa_system|u_controller|WideNor0~combout ) ) ) ) # ( !\o_mem_addr[1]~0_combout  & ( 
// \u_dsa_system|u_controller|Mult1~331  & ( (\u_dsa_system|u_controller|WideNor0~combout ) # (\u_dsa_system|u_controller|Add6~33_sumout ) ) ) ) # ( \o_mem_addr[1]~0_combout  & ( !\u_dsa_system|u_controller|Mult1~331  & ( 
// (\u_dsa_system|u_controller|Add3~33_sumout  & !\u_dsa_system|u_controller|WideNor0~combout ) ) ) ) # ( !\o_mem_addr[1]~0_combout  & ( !\u_dsa_system|u_controller|Mult1~331  & ( (\u_dsa_system|u_controller|Add6~33_sumout  & 
// !\u_dsa_system|u_controller|WideNor0~combout ) ) ) )

	.dataa(!\u_dsa_system|u_controller|Add6~33_sumout ),
	.datab(!\u_dsa_system|u_controller|Add3~33_sumout ),
	.datac(!\u_dsa_system|u_controller|WideNor0~combout ),
	.datad(gnd),
	.datae(!\o_mem_addr[1]~0_combout ),
	.dataf(!\u_dsa_system|u_controller|Mult1~331 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\o_mem_addr[8]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \o_mem_addr[8]~18 .extended_lut = "off";
defparam \o_mem_addr[8]~18 .lut_mask = 64'h505030305F5F3030;
defparam \o_mem_addr[8]~18 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y3_N16
dffeas \u_instruction_handler|img_reciver|o_mem_addr[8]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u_instruction_handler|img_reciver|Add1~21_sumout ),
	.asdata(vcc),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_instruction_handler|img_reciver|always2~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_instruction_handler|img_reciver|o_mem_addr[8]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_instruction_handler|img_reciver|o_mem_addr[8]~DUPLICATE .is_wysiwyg = "true";
defparam \u_instruction_handler|img_reciver|o_mem_addr[8]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y3_N24
cyclonev_lcell_comb \o_mem_addr[8]~19 (
// Equation(s):
// \o_mem_addr[8]~19_combout  = ( \u_instruction_handler|i_write_enable~q  & ( \u_address_controller|address [8] & ( (!\o_mem_addr[14]~5_combout  & (\o_mem_addr[8]~18_combout )) # (\o_mem_addr[14]~5_combout  & 
// (((\u_instruction_handler|img_reciver|o_mem_addr[8]~DUPLICATE_q ) # (\SW[0]~input_o )))) ) ) ) # ( !\u_instruction_handler|i_write_enable~q  & ( \u_address_controller|address [8] & ( (!\o_mem_addr[14]~5_combout  & (\o_mem_addr[8]~18_combout )) # 
// (\o_mem_addr[14]~5_combout  & ((\SW[0]~input_o ))) ) ) ) # ( \u_instruction_handler|i_write_enable~q  & ( !\u_address_controller|address [8] & ( (!\o_mem_addr[14]~5_combout  & (\o_mem_addr[8]~18_combout )) # (\o_mem_addr[14]~5_combout  & 
// (((!\SW[0]~input_o  & \u_instruction_handler|img_reciver|o_mem_addr[8]~DUPLICATE_q )))) ) ) ) # ( !\u_instruction_handler|i_write_enable~q  & ( !\u_address_controller|address [8] & ( (\o_mem_addr[8]~18_combout  & !\o_mem_addr[14]~5_combout ) ) ) )

	.dataa(!\o_mem_addr[8]~18_combout ),
	.datab(!\o_mem_addr[14]~5_combout ),
	.datac(!\SW[0]~input_o ),
	.datad(!\u_instruction_handler|img_reciver|o_mem_addr[8]~DUPLICATE_q ),
	.datae(!\u_instruction_handler|i_write_enable~q ),
	.dataf(!\u_address_controller|address [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\o_mem_addr[8]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \o_mem_addr[8]~19 .extended_lut = "off";
defparam \o_mem_addr[8]~19 .lut_mask = 64'h4444447447474777;
defparam \o_mem_addr[8]~19 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y4_N42
cyclonev_lcell_comb \o_mem_addr[9]~20 (
// Equation(s):
// \o_mem_addr[9]~20_combout  = ( \u_dsa_system|u_controller|Add6~37_sumout  & ( (!\u_dsa_system|u_controller|WideNor0~combout  & ((!\o_mem_addr[1]~0_combout ) # ((\u_dsa_system|u_controller|Add3~37_sumout )))) # (\u_dsa_system|u_controller|WideNor0~combout  
// & (!\o_mem_addr[1]~0_combout  & (\u_dsa_system|u_controller|Mult1~332 ))) ) ) # ( !\u_dsa_system|u_controller|Add6~37_sumout  & ( (!\u_dsa_system|u_controller|WideNor0~combout  & (\o_mem_addr[1]~0_combout  & ((\u_dsa_system|u_controller|Add3~37_sumout 
// )))) # (\u_dsa_system|u_controller|WideNor0~combout  & (!\o_mem_addr[1]~0_combout  & (\u_dsa_system|u_controller|Mult1~332 ))) ) )

	.dataa(!\u_dsa_system|u_controller|WideNor0~combout ),
	.datab(!\o_mem_addr[1]~0_combout ),
	.datac(!\u_dsa_system|u_controller|Mult1~332 ),
	.datad(!\u_dsa_system|u_controller|Add3~37_sumout ),
	.datae(gnd),
	.dataf(!\u_dsa_system|u_controller|Add6~37_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\o_mem_addr[9]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \o_mem_addr[9]~20 .extended_lut = "off";
defparam \o_mem_addr[9]~20 .lut_mask = 64'h042604268CAE8CAE;
defparam \o_mem_addr[9]~20 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y3_N6
cyclonev_lcell_comb \o_mem_addr[9]~21 (
// Equation(s):
// \o_mem_addr[9]~21_combout  = ( \o_mem_addr[9]~20_combout  & ( \u_instruction_handler|img_reciver|o_mem_addr [9] & ( (!\o_mem_addr[14]~5_combout ) # ((!\SW[0]~input_o  & ((\u_instruction_handler|i_write_enable~q ))) # (\SW[0]~input_o  & 
// (\u_address_controller|address [9]))) ) ) ) # ( !\o_mem_addr[9]~20_combout  & ( \u_instruction_handler|img_reciver|o_mem_addr [9] & ( (\o_mem_addr[14]~5_combout  & ((!\SW[0]~input_o  & ((\u_instruction_handler|i_write_enable~q ))) # (\SW[0]~input_o  & 
// (\u_address_controller|address [9])))) ) ) ) # ( \o_mem_addr[9]~20_combout  & ( !\u_instruction_handler|img_reciver|o_mem_addr [9] & ( (!\o_mem_addr[14]~5_combout ) # ((\u_address_controller|address [9] & \SW[0]~input_o )) ) ) ) # ( 
// !\o_mem_addr[9]~20_combout  & ( !\u_instruction_handler|img_reciver|o_mem_addr [9] & ( (\u_address_controller|address [9] & (\o_mem_addr[14]~5_combout  & \SW[0]~input_o )) ) ) )

	.dataa(!\u_address_controller|address [9]),
	.datab(!\o_mem_addr[14]~5_combout ),
	.datac(!\u_instruction_handler|i_write_enable~q ),
	.datad(!\SW[0]~input_o ),
	.datae(!\o_mem_addr[9]~20_combout ),
	.dataf(!\u_instruction_handler|img_reciver|o_mem_addr [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\o_mem_addr[9]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \o_mem_addr[9]~21 .extended_lut = "off";
defparam \o_mem_addr[9]~21 .lut_mask = 64'h0011CCDD0311CFDD;
defparam \o_mem_addr[9]~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y3_N22
dffeas \u_instruction_handler|img_reciver|o_mem_addr[10]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u_instruction_handler|img_reciver|Add1~29_sumout ),
	.asdata(vcc),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_instruction_handler|img_reciver|always2~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_instruction_handler|img_reciver|o_mem_addr[10]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_instruction_handler|img_reciver|o_mem_addr[10]~DUPLICATE .is_wysiwyg = "true";
defparam \u_instruction_handler|img_reciver|o_mem_addr[10]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y4_N45
cyclonev_lcell_comb \o_mem_addr[10]~22 (
// Equation(s):
// \o_mem_addr[10]~22_combout  = ( \u_dsa_system|u_controller|Add6~41_sumout  & ( (!\u_dsa_system|u_controller|WideNor0~combout  & ((!\o_mem_addr[1]~0_combout ) # ((\u_dsa_system|u_controller|Add3~41_sumout )))) # (\u_dsa_system|u_controller|WideNor0~combout 
//  & (!\o_mem_addr[1]~0_combout  & ((\u_dsa_system|u_controller|Mult1~333 )))) ) ) # ( !\u_dsa_system|u_controller|Add6~41_sumout  & ( (!\u_dsa_system|u_controller|WideNor0~combout  & (\o_mem_addr[1]~0_combout  & (\u_dsa_system|u_controller|Add3~41_sumout 
// ))) # (\u_dsa_system|u_controller|WideNor0~combout  & (!\o_mem_addr[1]~0_combout  & ((\u_dsa_system|u_controller|Mult1~333 )))) ) )

	.dataa(!\u_dsa_system|u_controller|WideNor0~combout ),
	.datab(!\o_mem_addr[1]~0_combout ),
	.datac(!\u_dsa_system|u_controller|Add3~41_sumout ),
	.datad(!\u_dsa_system|u_controller|Mult1~333 ),
	.datae(gnd),
	.dataf(!\u_dsa_system|u_controller|Add6~41_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\o_mem_addr[10]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \o_mem_addr[10]~22 .extended_lut = "off";
defparam \o_mem_addr[10]~22 .lut_mask = 64'h024602468ACE8ACE;
defparam \o_mem_addr[10]~22 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y3_N12
cyclonev_lcell_comb \o_mem_addr[10]~23 (
// Equation(s):
// \o_mem_addr[10]~23_combout  = ( \o_mem_addr[10]~22_combout  & ( \u_address_controller|address [10] & ( (!\o_mem_addr[14]~5_combout ) # (((\u_instruction_handler|img_reciver|o_mem_addr[10]~DUPLICATE_q  & \u_instruction_handler|i_write_enable~q )) # 
// (\SW[0]~input_o )) ) ) ) # ( !\o_mem_addr[10]~22_combout  & ( \u_address_controller|address [10] & ( (\o_mem_addr[14]~5_combout  & (((\u_instruction_handler|img_reciver|o_mem_addr[10]~DUPLICATE_q  & \u_instruction_handler|i_write_enable~q )) # 
// (\SW[0]~input_o ))) ) ) ) # ( \o_mem_addr[10]~22_combout  & ( !\u_address_controller|address [10] & ( (!\o_mem_addr[14]~5_combout ) # ((\u_instruction_handler|img_reciver|o_mem_addr[10]~DUPLICATE_q  & (\u_instruction_handler|i_write_enable~q  & 
// !\SW[0]~input_o ))) ) ) ) # ( !\o_mem_addr[10]~22_combout  & ( !\u_address_controller|address [10] & ( (\u_instruction_handler|img_reciver|o_mem_addr[10]~DUPLICATE_q  & (\o_mem_addr[14]~5_combout  & (\u_instruction_handler|i_write_enable~q  & 
// !\SW[0]~input_o ))) ) ) )

	.dataa(!\u_instruction_handler|img_reciver|o_mem_addr[10]~DUPLICATE_q ),
	.datab(!\o_mem_addr[14]~5_combout ),
	.datac(!\u_instruction_handler|i_write_enable~q ),
	.datad(!\SW[0]~input_o ),
	.datae(!\o_mem_addr[10]~22_combout ),
	.dataf(!\u_address_controller|address [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\o_mem_addr[10]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \o_mem_addr[10]~23 .extended_lut = "off";
defparam \o_mem_addr[10]~23 .lut_mask = 64'h0100CDCC0133CDFF;
defparam \o_mem_addr[10]~23 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y3_N26
dffeas \u_instruction_handler|img_reciver|o_mem_addr[11] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u_instruction_handler|img_reciver|Add1~33_sumout ),
	.asdata(vcc),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_instruction_handler|img_reciver|always2~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_instruction_handler|img_reciver|o_mem_addr [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u_instruction_handler|img_reciver|o_mem_addr[11] .is_wysiwyg = "true";
defparam \u_instruction_handler|img_reciver|o_mem_addr[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y4_N12
cyclonev_lcell_comb \o_mem_addr[11]~24 (
// Equation(s):
// \o_mem_addr[11]~24_combout  = ( \u_dsa_system|u_controller|Add3~45_sumout  & ( \u_dsa_system|u_controller|Add6~45_sumout  & ( (!\u_dsa_system|u_controller|WideNor0~combout ) # ((!\o_mem_addr[1]~0_combout  & \u_dsa_system|u_controller|Mult1~334 )) ) ) ) # 
// ( !\u_dsa_system|u_controller|Add3~45_sumout  & ( \u_dsa_system|u_controller|Add6~45_sumout  & ( (!\o_mem_addr[1]~0_combout  & ((!\u_dsa_system|u_controller|WideNor0~combout ) # (\u_dsa_system|u_controller|Mult1~334 ))) ) ) ) # ( 
// \u_dsa_system|u_controller|Add3~45_sumout  & ( !\u_dsa_system|u_controller|Add6~45_sumout  & ( (!\o_mem_addr[1]~0_combout  & (\u_dsa_system|u_controller|Mult1~334  & \u_dsa_system|u_controller|WideNor0~combout )) # (\o_mem_addr[1]~0_combout  & 
// ((!\u_dsa_system|u_controller|WideNor0~combout ))) ) ) ) # ( !\u_dsa_system|u_controller|Add3~45_sumout  & ( !\u_dsa_system|u_controller|Add6~45_sumout  & ( (!\o_mem_addr[1]~0_combout  & (\u_dsa_system|u_controller|Mult1~334  & 
// \u_dsa_system|u_controller|WideNor0~combout )) ) ) )

	.dataa(!\o_mem_addr[1]~0_combout ),
	.datab(!\u_dsa_system|u_controller|Mult1~334 ),
	.datac(!\u_dsa_system|u_controller|WideNor0~combout ),
	.datad(gnd),
	.datae(!\u_dsa_system|u_controller|Add3~45_sumout ),
	.dataf(!\u_dsa_system|u_controller|Add6~45_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\o_mem_addr[11]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \o_mem_addr[11]~24 .extended_lut = "off";
defparam \o_mem_addr[11]~24 .lut_mask = 64'h02025252A2A2F2F2;
defparam \o_mem_addr[11]~24 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y2_N42
cyclonev_lcell_comb \o_mem_addr[11]~25 (
// Equation(s):
// \o_mem_addr[11]~25_combout  = ( \u_address_controller|address [11] & ( \o_mem_addr[11]~24_combout  & ( ((!\o_mem_addr[14]~5_combout ) # ((\u_instruction_handler|img_reciver|o_mem_addr [11] & \u_instruction_handler|i_write_enable~q ))) # (\SW[0]~input_o ) 
// ) ) ) # ( !\u_address_controller|address [11] & ( \o_mem_addr[11]~24_combout  & ( (!\o_mem_addr[14]~5_combout ) # ((\u_instruction_handler|img_reciver|o_mem_addr [11] & (!\SW[0]~input_o  & \u_instruction_handler|i_write_enable~q ))) ) ) ) # ( 
// \u_address_controller|address [11] & ( !\o_mem_addr[11]~24_combout  & ( (\o_mem_addr[14]~5_combout  & (((\u_instruction_handler|img_reciver|o_mem_addr [11] & \u_instruction_handler|i_write_enable~q )) # (\SW[0]~input_o ))) ) ) ) # ( 
// !\u_address_controller|address [11] & ( !\o_mem_addr[11]~24_combout  & ( (\u_instruction_handler|img_reciver|o_mem_addr [11] & (!\SW[0]~input_o  & (\o_mem_addr[14]~5_combout  & \u_instruction_handler|i_write_enable~q ))) ) ) )

	.dataa(!\u_instruction_handler|img_reciver|o_mem_addr [11]),
	.datab(!\SW[0]~input_o ),
	.datac(!\o_mem_addr[14]~5_combout ),
	.datad(!\u_instruction_handler|i_write_enable~q ),
	.datae(!\u_address_controller|address [11]),
	.dataf(!\o_mem_addr[11]~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\o_mem_addr[11]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \o_mem_addr[11]~25 .extended_lut = "off";
defparam \o_mem_addr[11]~25 .lut_mask = 64'h00040307F0F4F3F7;
defparam \o_mem_addr[11]~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y4_N3
cyclonev_lcell_comb \o_mem_addr[12]~26 (
// Equation(s):
// \o_mem_addr[12]~26_combout  = ( \u_dsa_system|u_controller|Mult1~335  & ( (!\u_dsa_system|u_controller|WideNor0~combout  & ((!\o_mem_addr[1]~0_combout  & (\u_dsa_system|u_controller|Add6~49_sumout )) # (\o_mem_addr[1]~0_combout  & 
// ((\u_dsa_system|u_controller|Add3~49_sumout ))))) # (\u_dsa_system|u_controller|WideNor0~combout  & (!\o_mem_addr[1]~0_combout )) ) ) # ( !\u_dsa_system|u_controller|Mult1~335  & ( (!\u_dsa_system|u_controller|WideNor0~combout  & 
// ((!\o_mem_addr[1]~0_combout  & (\u_dsa_system|u_controller|Add6~49_sumout )) # (\o_mem_addr[1]~0_combout  & ((\u_dsa_system|u_controller|Add3~49_sumout ))))) ) )

	.dataa(!\u_dsa_system|u_controller|WideNor0~combout ),
	.datab(!\o_mem_addr[1]~0_combout ),
	.datac(!\u_dsa_system|u_controller|Add6~49_sumout ),
	.datad(!\u_dsa_system|u_controller|Add3~49_sumout ),
	.datae(gnd),
	.dataf(!\u_dsa_system|u_controller|Mult1~335 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\o_mem_addr[12]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \o_mem_addr[12]~26 .extended_lut = "off";
defparam \o_mem_addr[12]~26 .lut_mask = 64'h082A082A4C6E4C6E;
defparam \o_mem_addr[12]~26 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y3_N18
cyclonev_lcell_comb \o_mem_addr[12]~27 (
// Equation(s):
// \o_mem_addr[12]~27_combout  = ( \u_instruction_handler|img_reciver|o_mem_addr [12] & ( \u_address_controller|address [12] & ( (!\o_mem_addr[14]~5_combout  & (\o_mem_addr[12]~26_combout )) # (\o_mem_addr[14]~5_combout  & (((\SW[0]~input_o ) # 
// (\u_instruction_handler|i_write_enable~q )))) ) ) ) # ( !\u_instruction_handler|img_reciver|o_mem_addr [12] & ( \u_address_controller|address [12] & ( (!\o_mem_addr[14]~5_combout  & (\o_mem_addr[12]~26_combout )) # (\o_mem_addr[14]~5_combout  & 
// ((\SW[0]~input_o ))) ) ) ) # ( \u_instruction_handler|img_reciver|o_mem_addr [12] & ( !\u_address_controller|address [12] & ( (!\o_mem_addr[14]~5_combout  & (\o_mem_addr[12]~26_combout )) # (\o_mem_addr[14]~5_combout  & 
// (((\u_instruction_handler|i_write_enable~q  & !\SW[0]~input_o )))) ) ) ) # ( !\u_instruction_handler|img_reciver|o_mem_addr [12] & ( !\u_address_controller|address [12] & ( (\o_mem_addr[12]~26_combout  & !\o_mem_addr[14]~5_combout ) ) ) )

	.dataa(!\o_mem_addr[12]~26_combout ),
	.datab(!\o_mem_addr[14]~5_combout ),
	.datac(!\u_instruction_handler|i_write_enable~q ),
	.datad(!\SW[0]~input_o ),
	.datae(!\u_instruction_handler|img_reciver|o_mem_addr [12]),
	.dataf(!\u_address_controller|address [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\o_mem_addr[12]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \o_mem_addr[12]~27 .extended_lut = "off";
defparam \o_mem_addr[12]~27 .lut_mask = 64'h4444474444774777;
defparam \o_mem_addr[12]~27 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y4_N39
cyclonev_lcell_comb \o_mem_addr[13]~28 (
// Equation(s):
// \o_mem_addr[13]~28_combout  = ( \o_mem_addr[1]~0_combout  & ( \u_dsa_system|u_controller|Add3~53_sumout  & ( !\u_dsa_system|u_controller|WideNor0~combout  ) ) ) # ( !\o_mem_addr[1]~0_combout  & ( \u_dsa_system|u_controller|Add3~53_sumout  & ( 
// (!\u_dsa_system|u_controller|WideNor0~combout  & ((\u_dsa_system|u_controller|Add6~53_sumout ))) # (\u_dsa_system|u_controller|WideNor0~combout  & (\u_dsa_system|u_controller|Mult1~336 )) ) ) ) # ( !\o_mem_addr[1]~0_combout  & ( 
// !\u_dsa_system|u_controller|Add3~53_sumout  & ( (!\u_dsa_system|u_controller|WideNor0~combout  & ((\u_dsa_system|u_controller|Add6~53_sumout ))) # (\u_dsa_system|u_controller|WideNor0~combout  & (\u_dsa_system|u_controller|Mult1~336 )) ) ) )

	.dataa(gnd),
	.datab(!\u_dsa_system|u_controller|WideNor0~combout ),
	.datac(!\u_dsa_system|u_controller|Mult1~336 ),
	.datad(!\u_dsa_system|u_controller|Add6~53_sumout ),
	.datae(!\o_mem_addr[1]~0_combout ),
	.dataf(!\u_dsa_system|u_controller|Add3~53_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\o_mem_addr[13]~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \o_mem_addr[13]~28 .extended_lut = "off";
defparam \o_mem_addr[13]~28 .lut_mask = 64'h03CF000003CFCCCC;
defparam \o_mem_addr[13]~28 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y3_N48
cyclonev_lcell_comb \o_mem_addr[13]~29 (
// Equation(s):
// \o_mem_addr[13]~29_combout  = ( \u_instruction_handler|i_write_enable~q  & ( \u_address_controller|address [13] & ( (!\o_mem_addr[14]~5_combout  & (((\o_mem_addr[13]~28_combout )))) # (\o_mem_addr[14]~5_combout  & (((\SW[0]~input_o )) # 
// (\u_instruction_handler|img_reciver|o_mem_addr [13]))) ) ) ) # ( !\u_instruction_handler|i_write_enable~q  & ( \u_address_controller|address [13] & ( (!\o_mem_addr[14]~5_combout  & (\o_mem_addr[13]~28_combout )) # (\o_mem_addr[14]~5_combout  & 
// ((\SW[0]~input_o ))) ) ) ) # ( \u_instruction_handler|i_write_enable~q  & ( !\u_address_controller|address [13] & ( (!\o_mem_addr[14]~5_combout  & (((\o_mem_addr[13]~28_combout )))) # (\o_mem_addr[14]~5_combout  & 
// (\u_instruction_handler|img_reciver|o_mem_addr [13] & ((!\SW[0]~input_o )))) ) ) ) # ( !\u_instruction_handler|i_write_enable~q  & ( !\u_address_controller|address [13] & ( (!\o_mem_addr[14]~5_combout  & \o_mem_addr[13]~28_combout ) ) ) )

	.dataa(!\u_instruction_handler|img_reciver|o_mem_addr [13]),
	.datab(!\o_mem_addr[14]~5_combout ),
	.datac(!\o_mem_addr[13]~28_combout ),
	.datad(!\SW[0]~input_o ),
	.datae(!\u_instruction_handler|i_write_enable~q ),
	.dataf(!\u_address_controller|address [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\o_mem_addr[13]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \o_mem_addr[13]~29 .extended_lut = "off";
defparam \o_mem_addr[13]~29 .lut_mask = 64'h0C0C1D0C0C3F1D3F;
defparam \o_mem_addr[13]~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y4_N54
cyclonev_lcell_comb \o_mem_addr[14]~30 (
// Equation(s):
// \o_mem_addr[14]~30_combout  = ( \u_dsa_system|u_controller|WideNor0~combout  & ( (\u_dsa_system|u_controller|Mult1~337  & !\o_mem_addr[1]~0_combout ) ) ) # ( !\u_dsa_system|u_controller|WideNor0~combout  & ( (!\o_mem_addr[1]~0_combout  & 
// ((\u_dsa_system|u_controller|Add7~1_sumout ))) # (\o_mem_addr[1]~0_combout  & (\u_dsa_system|u_controller|Add3~57_sumout )) ) )

	.dataa(!\u_dsa_system|u_controller|Add3~57_sumout ),
	.datab(!\u_dsa_system|u_controller|Add7~1_sumout ),
	.datac(!\u_dsa_system|u_controller|Mult1~337 ),
	.datad(!\o_mem_addr[1]~0_combout ),
	.datae(gnd),
	.dataf(!\u_dsa_system|u_controller|WideNor0~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\o_mem_addr[14]~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \o_mem_addr[14]~30 .extended_lut = "off";
defparam \o_mem_addr[14]~30 .lut_mask = 64'h335533550F000F00;
defparam \o_mem_addr[14]~30 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y3_N34
dffeas \u_instruction_handler|img_reciver|o_mem_addr[14]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u_instruction_handler|img_reciver|Add1~45_sumout ),
	.asdata(vcc),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_instruction_handler|img_reciver|always2~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_instruction_handler|img_reciver|o_mem_addr[14]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_instruction_handler|img_reciver|o_mem_addr[14]~DUPLICATE .is_wysiwyg = "true";
defparam \u_instruction_handler|img_reciver|o_mem_addr[14]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y3_N54
cyclonev_lcell_comb \o_mem_addr[14]~31 (
// Equation(s):
// \o_mem_addr[14]~31_combout  = ( \u_instruction_handler|img_reciver|o_mem_addr[14]~DUPLICATE_q  & ( \u_address_controller|address [14] & ( (!\o_mem_addr[14]~5_combout  & (\o_mem_addr[14]~30_combout )) # (\o_mem_addr[14]~5_combout  & (((\SW[0]~input_o ) # 
// (\u_instruction_handler|i_write_enable~q )))) ) ) ) # ( !\u_instruction_handler|img_reciver|o_mem_addr[14]~DUPLICATE_q  & ( \u_address_controller|address [14] & ( (!\o_mem_addr[14]~5_combout  & (\o_mem_addr[14]~30_combout )) # (\o_mem_addr[14]~5_combout  
// & ((\SW[0]~input_o ))) ) ) ) # ( \u_instruction_handler|img_reciver|o_mem_addr[14]~DUPLICATE_q  & ( !\u_address_controller|address [14] & ( (!\o_mem_addr[14]~5_combout  & (\o_mem_addr[14]~30_combout )) # (\o_mem_addr[14]~5_combout  & 
// (((\u_instruction_handler|i_write_enable~q  & !\SW[0]~input_o )))) ) ) ) # ( !\u_instruction_handler|img_reciver|o_mem_addr[14]~DUPLICATE_q  & ( !\u_address_controller|address [14] & ( (\o_mem_addr[14]~30_combout  & !\o_mem_addr[14]~5_combout ) ) ) )

	.dataa(!\o_mem_addr[14]~30_combout ),
	.datab(!\o_mem_addr[14]~5_combout ),
	.datac(!\u_instruction_handler|i_write_enable~q ),
	.datad(!\SW[0]~input_o ),
	.datae(!\u_instruction_handler|img_reciver|o_mem_addr[14]~DUPLICATE_q ),
	.dataf(!\u_address_controller|address [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\o_mem_addr[14]~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \o_mem_addr[14]~31 .extended_lut = "off";
defparam \o_mem_addr[14]~31 .lut_mask = 64'h4444474444774777;
defparam \o_mem_addr[14]~31 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y5_N24
cyclonev_lcell_comb \o_mem_byte_en[3]~0 (
// Equation(s):
// \o_mem_byte_en[3]~0_combout  = ( !\u_instruction_handler|img_reciver|LessThan1~12_combout  & ( (!\SW[0]~input_o  & (\u_instruction_handler|i_write_enable~q  & (\u_dsa_system|u_controller|o_busy~0_combout  & 
// \u_instruction_handler|img_reciver|always2~2_combout ))) ) )

	.dataa(!\SW[0]~input_o ),
	.datab(!\u_instruction_handler|i_write_enable~q ),
	.datac(!\u_dsa_system|u_controller|o_busy~0_combout ),
	.datad(!\u_instruction_handler|img_reciver|always2~2_combout ),
	.datae(gnd),
	.dataf(!\u_instruction_handler|img_reciver|LessThan1~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\o_mem_byte_en[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \o_mem_byte_en[3]~0 .extended_lut = "off";
defparam \o_mem_byte_en[3]~0 .lut_mask = 64'h0002000200000000;
defparam \o_mem_byte_en[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y4_N57
cyclonev_lcell_comb \o_mem_byte_en[0]~1 (
// Equation(s):
// \o_mem_byte_en[0]~1_combout  = ( !\u_dsa_system|u_controller|o_busy~0_combout  & ( (\u_dsa_system|u_controller|state.WRITE_RES~DUPLICATE_q  & (((!\u_dsa_system|u_controller|x_int [1] & !\u_dsa_system|u_controller|x_int [2])) # 
// (\u_instruction_handler|i_mode_select~q ))) ) )

	.dataa(!\u_dsa_system|u_controller|x_int [1]),
	.datab(!\u_instruction_handler|i_mode_select~q ),
	.datac(!\u_dsa_system|u_controller|state.WRITE_RES~DUPLICATE_q ),
	.datad(!\u_dsa_system|u_controller|x_int [2]),
	.datae(gnd),
	.dataf(!\u_dsa_system|u_controller|o_busy~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\o_mem_byte_en[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \o_mem_byte_en[0]~1 .extended_lut = "off";
defparam \o_mem_byte_en[0]~1 .lut_mask = 64'h0B030B0300000000;
defparam \o_mem_byte_en[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y5_N42
cyclonev_lcell_comb \o_mem_byte_en[0]~2 (
// Equation(s):
// \o_mem_byte_en[0]~2_combout  = ( \u_instruction_handler|img_reciver|Equal0~6_combout  & ( \u_instruction_handler|img_reciver|Equal0~5_combout  & ( ((\o_mem_byte_en[3]~0_combout  & ((\u_instruction_handler|Add3~121_sumout ) # 
// (\u_instruction_handler|Add3~125_sumout )))) # (\o_mem_byte_en[0]~1_combout ) ) ) ) # ( !\u_instruction_handler|img_reciver|Equal0~6_combout  & ( \u_instruction_handler|img_reciver|Equal0~5_combout  & ( (\o_mem_byte_en[0]~1_combout ) # 
// (\o_mem_byte_en[3]~0_combout ) ) ) ) # ( \u_instruction_handler|img_reciver|Equal0~6_combout  & ( !\u_instruction_handler|img_reciver|Equal0~5_combout  & ( (\o_mem_byte_en[0]~1_combout ) # (\o_mem_byte_en[3]~0_combout ) ) ) ) # ( 
// !\u_instruction_handler|img_reciver|Equal0~6_combout  & ( !\u_instruction_handler|img_reciver|Equal0~5_combout  & ( (\o_mem_byte_en[0]~1_combout ) # (\o_mem_byte_en[3]~0_combout ) ) ) )

	.dataa(!\o_mem_byte_en[3]~0_combout ),
	.datab(!\u_instruction_handler|Add3~125_sumout ),
	.datac(!\o_mem_byte_en[0]~1_combout ),
	.datad(!\u_instruction_handler|Add3~121_sumout ),
	.datae(!\u_instruction_handler|img_reciver|Equal0~6_combout ),
	.dataf(!\u_instruction_handler|img_reciver|Equal0~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\o_mem_byte_en[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \o_mem_byte_en[0]~2 .extended_lut = "off";
defparam \o_mem_byte_en[0]~2 .lut_mask = 64'h5F5F5F5F5F5F1F5F;
defparam \o_mem_byte_en[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y1_N0
cyclonev_ram_block \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(\u_memory_interface|ram_inst|altsyncram_component|auto_generated|decode3|w_anode8379w [1]),
	.portare(!\o_mem_we~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\o_mem_addr[15]~34_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\o_mem_wdata[7]~7_combout }),
	.portaaddr({\o_mem_addr[14]~31_combout ,\o_mem_addr[13]~29_combout ,\o_mem_addr[12]~27_combout ,\o_mem_addr[11]~25_combout ,\o_mem_addr[10]~23_combout ,\o_mem_addr[9]~21_combout ,\o_mem_addr[8]~19_combout ,\o_mem_addr[7]~17_combout ,\o_mem_addr[6]~15_combout ,
\o_mem_addr[5]~13_combout ,\o_mem_addr[4]~11_combout ,\o_mem_addr[3]~9_combout ,\o_mem_addr[2]~7_combout }),
	.portabyteenamasks({\o_mem_byte_en[0]~2_combout }),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "memory_interface:u_memory_interface|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_qhn1:auto_generated|ALTSYNCRAM";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "single_port";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_mask_width = 1;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_size = 1;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 262144;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 32;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "dont_care";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y1_N0
cyclonev_ram_block \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a39 (
	.portawe(\u_memory_interface|ram_inst|altsyncram_component|auto_generated|decode3|w_anode8396w [1]),
	.portare(!\o_mem_we~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\o_mem_addr[15]~34_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\o_mem_wdata[7]~7_combout }),
	.portaaddr({\o_mem_addr[14]~31_combout ,\o_mem_addr[13]~29_combout ,\o_mem_addr[12]~27_combout ,\o_mem_addr[11]~25_combout ,\o_mem_addr[10]~23_combout ,\o_mem_addr[9]~21_combout ,\o_mem_addr[8]~19_combout ,\o_mem_addr[7]~17_combout ,\o_mem_addr[6]~15_combout ,
\o_mem_addr[5]~13_combout ,\o_mem_addr[4]~11_combout ,\o_mem_addr[3]~9_combout ,\o_mem_addr[2]~7_combout }),
	.portabyteenamasks({\o_mem_byte_en[0]~2_combout }),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a39 .clk0_core_clock_enable = "ena0";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a39 .data_interleave_offset_in_bits = 1;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a39 .data_interleave_width_in_bits = 1;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a39 .logical_ram_name = "memory_interface:u_memory_interface|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_qhn1:auto_generated|ALTSYNCRAM";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a39 .operation_mode = "single_port";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_address_clear = "none";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_address_width = 13;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_byte_enable_mask_width = 1;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_byte_size = 1;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_out_clear = "none";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_out_clock = "none";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_width = 1;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_first_address = 0;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_first_bit_number = 7;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_last_address = 8191;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_logical_ram_depth = 262144;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_logical_ram_width = 32;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_read_during_write_mode = "dont_care";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a39 .port_b_address_width = 13;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a39 .port_b_data_width = 1;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a39 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X42_Y1_N15
cyclonev_lcell_comb \u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w7_n0_mux_dataout~0 (
// Equation(s):
// \u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  = ( \u_memory_interface|ram_inst|altsyncram_component|auto_generated|address_reg_a [0] & ( 
// \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a39~portadataout  ) ) # ( !\u_memory_interface|ram_inst|altsyncram_component|auto_generated|address_reg_a [0] & ( 
// \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a39~portadataout  & ( \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a7~portadataout  ) ) ) # ( 
// !\u_memory_interface|ram_inst|altsyncram_component|auto_generated|address_reg_a [0] & ( !\u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a39~portadataout  & ( 
// \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a7~portadataout  ) ) )

	.dataa(!\u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a7~portadataout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\u_memory_interface|ram_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.dataf(!\u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a39~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w7_n0_mux_dataout~0 .extended_lut = "off";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w7_n0_mux_dataout~0 .lut_mask = 64'h555500005555FFFF;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w7_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y14_N12
cyclonev_lcell_comb \u_dsa_system|u_controller|row0_data[7]~_Duplicate_1feeder (
// Equation(s):
// \u_dsa_system|u_controller|row0_data[7]~_Duplicate_1feeder_combout  = ( \u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_dsa_system|u_controller|row0_data[7]~_Duplicate_1feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_controller|row0_data[7]~_Duplicate_1feeder .extended_lut = "off";
defparam \u_dsa_system|u_controller|row0_data[7]~_Duplicate_1feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u_dsa_system|u_controller|row0_data[7]~_Duplicate_1feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y14_N13
dffeas \u_dsa_system|u_controller|row0_data[7]~_Duplicate_1 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u_dsa_system|u_controller|row0_data[7]~_Duplicate_1feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_dsa_system|u_controller|row0_data[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_dsa_system|u_controller|row0_data[7]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_dsa_system|u_controller|row0_data[7]~_Duplicate_1 .is_wysiwyg = "true";
defparam \u_dsa_system|u_controller|row0_data[7]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y12_N43
dffeas \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|o_p_final_q[14] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Add1~49_sumout ),
	.asdata(vcc),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|o_p_final_q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|o_p_final_q[14] .is_wysiwyg = "true";
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|o_p_final_q[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y4_N44
dffeas \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage3|o_pixel_out[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|o_p_final_q [14]),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage3|o_pixel_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage3|o_pixel_out[6] .is_wysiwyg = "true";
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage3|o_pixel_out[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y4_N42
cyclonev_lcell_comb \o_mem_wdata[6]~6 (
// Equation(s):
// \o_mem_wdata[6]~6_combout  = ( \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage3|o_pixel_out [6] & ( \u_vjtag_interface|data_out [6] & ( (\o_mem_we~0_combout  & (((\u_dsa_system|u_seq_core|u_stage3|o_pixel_out [6]) # 
// (\u_instruction_handler|i_mode_select~q )) # (\u_dsa_system|u_controller|o_busy~0_combout ))) ) ) ) # ( !\u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage3|o_pixel_out [6] & ( \u_vjtag_interface|data_out [6] & ( (\o_mem_we~0_combout  & 
// (((!\u_instruction_handler|i_mode_select~q  & \u_dsa_system|u_seq_core|u_stage3|o_pixel_out [6])) # (\u_dsa_system|u_controller|o_busy~0_combout ))) ) ) ) # ( \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage3|o_pixel_out [6] & ( 
// !\u_vjtag_interface|data_out [6] & ( (!\u_dsa_system|u_controller|o_busy~0_combout  & (\o_mem_we~0_combout  & ((\u_dsa_system|u_seq_core|u_stage3|o_pixel_out [6]) # (\u_instruction_handler|i_mode_select~q )))) ) ) ) # ( 
// !\u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage3|o_pixel_out [6] & ( !\u_vjtag_interface|data_out [6] & ( (!\u_dsa_system|u_controller|o_busy~0_combout  & (!\u_instruction_handler|i_mode_select~q  & (\u_dsa_system|u_seq_core|u_stage3|o_pixel_out 
// [6] & \o_mem_we~0_combout ))) ) ) )

	.dataa(!\u_dsa_system|u_controller|o_busy~0_combout ),
	.datab(!\u_instruction_handler|i_mode_select~q ),
	.datac(!\u_dsa_system|u_seq_core|u_stage3|o_pixel_out [6]),
	.datad(!\o_mem_we~0_combout ),
	.datae(!\u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage3|o_pixel_out [6]),
	.dataf(!\u_vjtag_interface|data_out [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\o_mem_wdata[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \o_mem_wdata[6]~6 .extended_lut = "off";
defparam \o_mem_wdata[6]~6 .lut_mask = 64'h0008002A005D007F;
defparam \o_mem_wdata[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y4_N0
cyclonev_ram_block \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a38 (
	.portawe(\u_memory_interface|ram_inst|altsyncram_component|auto_generated|decode3|w_anode8396w [1]),
	.portare(!\o_mem_we~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\o_mem_addr[15]~34_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\o_mem_wdata[6]~6_combout }),
	.portaaddr({\o_mem_addr[14]~31_combout ,\o_mem_addr[13]~29_combout ,\o_mem_addr[12]~27_combout ,\o_mem_addr[11]~25_combout ,\o_mem_addr[10]~23_combout ,\o_mem_addr[9]~21_combout ,\o_mem_addr[8]~19_combout ,\o_mem_addr[7]~17_combout ,\o_mem_addr[6]~15_combout ,
\o_mem_addr[5]~13_combout ,\o_mem_addr[4]~11_combout ,\o_mem_addr[3]~9_combout ,\o_mem_addr[2]~7_combout }),
	.portabyteenamasks({\o_mem_byte_en[0]~2_combout }),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a38 .clk0_core_clock_enable = "ena0";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a38 .data_interleave_offset_in_bits = 1;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a38 .data_interleave_width_in_bits = 1;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a38 .logical_ram_name = "memory_interface:u_memory_interface|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_qhn1:auto_generated|ALTSYNCRAM";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a38 .operation_mode = "single_port";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_address_clear = "none";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_address_width = 13;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_byte_enable_mask_width = 1;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_byte_size = 1;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_out_clear = "none";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_out_clock = "none";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_width = 1;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_first_address = 0;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_first_bit_number = 6;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_last_address = 8191;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_logical_ram_depth = 262144;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_logical_ram_width = 32;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_read_during_write_mode = "dont_care";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a38 .port_b_address_width = 13;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a38 .port_b_data_width = 1;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a38 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X14_Y3_N0
cyclonev_ram_block \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(\u_memory_interface|ram_inst|altsyncram_component|auto_generated|decode3|w_anode8379w [1]),
	.portare(!\o_mem_we~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\o_mem_addr[15]~34_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\o_mem_wdata[6]~6_combout }),
	.portaaddr({\o_mem_addr[14]~31_combout ,\o_mem_addr[13]~29_combout ,\o_mem_addr[12]~27_combout ,\o_mem_addr[11]~25_combout ,\o_mem_addr[10]~23_combout ,\o_mem_addr[9]~21_combout ,\o_mem_addr[8]~19_combout ,\o_mem_addr[7]~17_combout ,\o_mem_addr[6]~15_combout ,
\o_mem_addr[5]~13_combout ,\o_mem_addr[4]~11_combout ,\o_mem_addr[3]~9_combout ,\o_mem_addr[2]~7_combout }),
	.portabyteenamasks({\o_mem_byte_en[0]~2_combout }),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "memory_interface:u_memory_interface|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_qhn1:auto_generated|ALTSYNCRAM";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "single_port";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_mask_width = 1;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_size = 1;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 262144;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 32;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "dont_care";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X15_Y4_N36
cyclonev_lcell_comb \u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w6_n0_mux_dataout~0 (
// Equation(s):
// \u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  = (!\u_memory_interface|ram_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a6~portadataout ))) # (\u_memory_interface|ram_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a38~portadataout ))

	.dataa(!\u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a38~portadataout ),
	.datab(!\u_memory_interface|ram_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(!\u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a6~portadataout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w6_n0_mux_dataout~0 .extended_lut = "off";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w6_n0_mux_dataout~0 .lut_mask = 64'h1D1D1D1D1D1D1D1D;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w6_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y10_N21
cyclonev_lcell_comb \u_dsa_system|u_controller|row1_data[6]~_Duplicate_1feeder (
// Equation(s):
// \u_dsa_system|u_controller|row1_data[6]~_Duplicate_1feeder_combout  = ( \u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_dsa_system|u_controller|row1_data[6]~_Duplicate_1feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_controller|row1_data[6]~_Duplicate_1feeder .extended_lut = "off";
defparam \u_dsa_system|u_controller|row1_data[6]~_Duplicate_1feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u_dsa_system|u_controller|row1_data[6]~_Duplicate_1feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y10_N22
dffeas \u_dsa_system|u_controller|row1_data[6]~_Duplicate_1 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u_dsa_system|u_controller|row1_data[6]~_Duplicate_1feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_dsa_system|u_controller|row1_data[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_dsa_system|u_controller|row1_data[6]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_dsa_system|u_controller|row1_data[6]~_Duplicate_1 .is_wysiwyg = "true";
defparam \u_dsa_system|u_controller|row1_data[6]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y12_N40
dffeas \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|o_p_final_q[13] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Add1~41_sumout ),
	.asdata(vcc),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|o_p_final_q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|o_p_final_q[13] .is_wysiwyg = "true";
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|o_p_final_q[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y8_N8
dffeas \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage3|o_pixel_out[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|o_p_final_q [13]),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage3|o_pixel_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage3|o_pixel_out[5] .is_wysiwyg = "true";
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage3|o_pixel_out[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y8_N6
cyclonev_lcell_comb \o_mem_wdata[5]~5 (
// Equation(s):
// \o_mem_wdata[5]~5_combout  = ( \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage3|o_pixel_out [5] & ( \u_dsa_system|u_seq_core|u_stage3|o_pixel_out [5] & ( (\o_mem_we~0_combout  & ((!\u_dsa_system|u_controller|o_busy~0_combout ) # 
// (\u_vjtag_interface|data_out [5]))) ) ) ) # ( !\u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage3|o_pixel_out [5] & ( \u_dsa_system|u_seq_core|u_stage3|o_pixel_out [5] & ( (\o_mem_we~0_combout  & ((!\u_dsa_system|u_controller|o_busy~0_combout  & 
// ((!\u_instruction_handler|i_mode_select~q ))) # (\u_dsa_system|u_controller|o_busy~0_combout  & (\u_vjtag_interface|data_out [5])))) ) ) ) # ( \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage3|o_pixel_out [5] & ( 
// !\u_dsa_system|u_seq_core|u_stage3|o_pixel_out [5] & ( (\o_mem_we~0_combout  & ((!\u_dsa_system|u_controller|o_busy~0_combout  & ((\u_instruction_handler|i_mode_select~q ))) # (\u_dsa_system|u_controller|o_busy~0_combout  & (\u_vjtag_interface|data_out 
// [5])))) ) ) ) # ( !\u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage3|o_pixel_out [5] & ( !\u_dsa_system|u_seq_core|u_stage3|o_pixel_out [5] & ( (\u_vjtag_interface|data_out [5] & (\u_dsa_system|u_controller|o_busy~0_combout  & \o_mem_we~0_combout )) 
// ) ) )

	.dataa(!\u_vjtag_interface|data_out [5]),
	.datab(!\u_dsa_system|u_controller|o_busy~0_combout ),
	.datac(!\u_instruction_handler|i_mode_select~q ),
	.datad(!\o_mem_we~0_combout ),
	.datae(!\u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage3|o_pixel_out [5]),
	.dataf(!\u_dsa_system|u_seq_core|u_stage3|o_pixel_out [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\o_mem_wdata[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \o_mem_wdata[5]~5 .extended_lut = "off";
defparam \o_mem_wdata[5]~5 .lut_mask = 64'h0011001D00D100DD;
defparam \o_mem_wdata[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y10_N0
cyclonev_ram_block \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(\u_memory_interface|ram_inst|altsyncram_component|auto_generated|decode3|w_anode8379w [1]),
	.portare(!\o_mem_we~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\o_mem_addr[15]~34_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\o_mem_wdata[5]~5_combout }),
	.portaaddr({\o_mem_addr[14]~31_combout ,\o_mem_addr[13]~29_combout ,\o_mem_addr[12]~27_combout ,\o_mem_addr[11]~25_combout ,\o_mem_addr[10]~23_combout ,\o_mem_addr[9]~21_combout ,\o_mem_addr[8]~19_combout ,\o_mem_addr[7]~17_combout ,\o_mem_addr[6]~15_combout ,
\o_mem_addr[5]~13_combout ,\o_mem_addr[4]~11_combout ,\o_mem_addr[3]~9_combout ,\o_mem_addr[2]~7_combout }),
	.portabyteenamasks({\o_mem_byte_en[0]~2_combout }),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "memory_interface:u_memory_interface|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_qhn1:auto_generated|ALTSYNCRAM";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "single_port";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_mask_width = 1;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_size = 1;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 262144;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 32;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "dont_care";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y8_N0
cyclonev_ram_block \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a37 (
	.portawe(\u_memory_interface|ram_inst|altsyncram_component|auto_generated|decode3|w_anode8396w [1]),
	.portare(!\o_mem_we~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\o_mem_addr[15]~34_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\o_mem_wdata[5]~5_combout }),
	.portaaddr({\o_mem_addr[14]~31_combout ,\o_mem_addr[13]~29_combout ,\o_mem_addr[12]~27_combout ,\o_mem_addr[11]~25_combout ,\o_mem_addr[10]~23_combout ,\o_mem_addr[9]~21_combout ,\o_mem_addr[8]~19_combout ,\o_mem_addr[7]~17_combout ,\o_mem_addr[6]~15_combout ,
\o_mem_addr[5]~13_combout ,\o_mem_addr[4]~11_combout ,\o_mem_addr[3]~9_combout ,\o_mem_addr[2]~7_combout }),
	.portabyteenamasks({\o_mem_byte_en[0]~2_combout }),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a37 .clk0_core_clock_enable = "ena0";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a37 .data_interleave_offset_in_bits = 1;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a37 .data_interleave_width_in_bits = 1;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a37 .logical_ram_name = "memory_interface:u_memory_interface|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_qhn1:auto_generated|ALTSYNCRAM";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a37 .operation_mode = "single_port";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_address_clear = "none";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_address_width = 13;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_byte_enable_mask_width = 1;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_byte_size = 1;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_out_clear = "none";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_out_clock = "none";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_width = 1;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_first_address = 0;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_first_bit_number = 5;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_last_address = 8191;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_logical_ram_depth = 262144;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_logical_ram_width = 32;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_read_during_write_mode = "dont_care";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a37 .port_b_address_width = 13;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a37 .port_b_data_width = 1;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a37 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X30_Y6_N33
cyclonev_lcell_comb \u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w5_n0_mux_dataout~0 (
// Equation(s):
// \u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  = ( \u_memory_interface|ram_inst|altsyncram_component|auto_generated|address_reg_a [0] & ( 
// \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a37~portadataout  ) ) # ( !\u_memory_interface|ram_inst|altsyncram_component|auto_generated|address_reg_a [0] & ( 
// \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a5~portadataout  ) )

	.dataa(gnd),
	.datab(!\u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a5~portadataout ),
	.datac(!\u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a37~portadataout ),
	.datad(gnd),
	.datae(!\u_memory_interface|ram_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w5_n0_mux_dataout~0 .extended_lut = "off";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w5_n0_mux_dataout~0 .lut_mask = 64'h33330F0F33330F0F;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w5_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y6_N34
dffeas \u_dsa_system|u_controller|row0_data[5]~_Duplicate_1 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_dsa_system|u_controller|row0_data[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_dsa_system|u_controller|row0_data[5]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_dsa_system|u_controller|row0_data[5]~_Duplicate_1 .is_wysiwyg = "true";
defparam \u_dsa_system|u_controller|row0_data[5]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y12_N37
dffeas \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|o_p_final_q[12] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Add1~33_sumout ),
	.asdata(vcc),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|o_p_final_q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|o_p_final_q[12] .is_wysiwyg = "true";
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|o_p_final_q[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y4_N2
dffeas \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage3|o_pixel_out[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|o_p_final_q [12]),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage3|o_pixel_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage3|o_pixel_out[4] .is_wysiwyg = "true";
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage3|o_pixel_out[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y4_N0
cyclonev_lcell_comb \o_mem_wdata[4]~4 (
// Equation(s):
// \o_mem_wdata[4]~4_combout  = ( \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage3|o_pixel_out [4] & ( \u_vjtag_interface|data_out [4] & ( (\o_mem_we~0_combout  & (((\u_instruction_handler|i_mode_select~q ) # 
// (\u_dsa_system|u_controller|o_busy~0_combout )) # (\u_dsa_system|u_seq_core|u_stage3|o_pixel_out [4]))) ) ) ) # ( !\u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage3|o_pixel_out [4] & ( \u_vjtag_interface|data_out [4] & ( (\o_mem_we~0_combout  & 
// (((\u_dsa_system|u_seq_core|u_stage3|o_pixel_out [4] & !\u_instruction_handler|i_mode_select~q )) # (\u_dsa_system|u_controller|o_busy~0_combout ))) ) ) ) # ( \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage3|o_pixel_out [4] & ( 
// !\u_vjtag_interface|data_out [4] & ( (\o_mem_we~0_combout  & (!\u_dsa_system|u_controller|o_busy~0_combout  & ((\u_instruction_handler|i_mode_select~q ) # (\u_dsa_system|u_seq_core|u_stage3|o_pixel_out [4])))) ) ) ) # ( 
// !\u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage3|o_pixel_out [4] & ( !\u_vjtag_interface|data_out [4] & ( (\u_dsa_system|u_seq_core|u_stage3|o_pixel_out [4] & (\o_mem_we~0_combout  & (!\u_dsa_system|u_controller|o_busy~0_combout  & 
// !\u_instruction_handler|i_mode_select~q ))) ) ) )

	.dataa(!\u_dsa_system|u_seq_core|u_stage3|o_pixel_out [4]),
	.datab(!\o_mem_we~0_combout ),
	.datac(!\u_dsa_system|u_controller|o_busy~0_combout ),
	.datad(!\u_instruction_handler|i_mode_select~q ),
	.datae(!\u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage3|o_pixel_out [4]),
	.dataf(!\u_vjtag_interface|data_out [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\o_mem_wdata[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \o_mem_wdata[4]~4 .extended_lut = "off";
defparam \o_mem_wdata[4]~4 .lut_mask = 64'h1000103013031333;
defparam \o_mem_wdata[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y1_N0
cyclonev_ram_block \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(\u_memory_interface|ram_inst|altsyncram_component|auto_generated|decode3|w_anode8379w [1]),
	.portare(!\o_mem_we~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\o_mem_addr[15]~34_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\o_mem_wdata[4]~4_combout }),
	.portaaddr({\o_mem_addr[14]~31_combout ,\o_mem_addr[13]~29_combout ,\o_mem_addr[12]~27_combout ,\o_mem_addr[11]~25_combout ,\o_mem_addr[10]~23_combout ,\o_mem_addr[9]~21_combout ,\o_mem_addr[8]~19_combout ,\o_mem_addr[7]~17_combout ,\o_mem_addr[6]~15_combout ,
\o_mem_addr[5]~13_combout ,\o_mem_addr[4]~11_combout ,\o_mem_addr[3]~9_combout ,\o_mem_addr[2]~7_combout }),
	.portabyteenamasks({\o_mem_byte_en[0]~2_combout }),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "memory_interface:u_memory_interface|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_qhn1:auto_generated|ALTSYNCRAM";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "single_port";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_mask_width = 1;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_size = 1;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 262144;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 32;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "dont_care";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y5_N0
cyclonev_ram_block \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a36 (
	.portawe(\u_memory_interface|ram_inst|altsyncram_component|auto_generated|decode3|w_anode8396w [1]),
	.portare(!\o_mem_we~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\o_mem_addr[15]~34_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\o_mem_wdata[4]~4_combout }),
	.portaaddr({\o_mem_addr[14]~31_combout ,\o_mem_addr[13]~29_combout ,\o_mem_addr[12]~27_combout ,\o_mem_addr[11]~25_combout ,\o_mem_addr[10]~23_combout ,\o_mem_addr[9]~21_combout ,\o_mem_addr[8]~19_combout ,\o_mem_addr[7]~17_combout ,\o_mem_addr[6]~15_combout ,
\o_mem_addr[5]~13_combout ,\o_mem_addr[4]~11_combout ,\o_mem_addr[3]~9_combout ,\o_mem_addr[2]~7_combout }),
	.portabyteenamasks({\o_mem_byte_en[0]~2_combout }),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a36 .clk0_core_clock_enable = "ena0";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a36 .data_interleave_offset_in_bits = 1;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a36 .data_interleave_width_in_bits = 1;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a36 .logical_ram_name = "memory_interface:u_memory_interface|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_qhn1:auto_generated|ALTSYNCRAM";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a36 .operation_mode = "single_port";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_address_clear = "none";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_address_width = 13;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_byte_enable_mask_width = 1;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_byte_size = 1;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_out_clear = "none";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_out_clock = "none";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_width = 1;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_first_address = 0;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_first_bit_number = 4;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_last_address = 8191;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_logical_ram_depth = 262144;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_logical_ram_width = 32;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_read_during_write_mode = "dont_care";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a36 .port_b_address_width = 13;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a36 .port_b_data_width = 1;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a36 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X25_Y5_N24
cyclonev_lcell_comb \u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w4_n0_mux_dataout~0 (
// Equation(s):
// \u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  = ( \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a36~portadataout  & ( 
// \u_memory_interface|ram_inst|altsyncram_component|auto_generated|address_reg_a [0] ) ) # ( \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a36~portadataout  & ( 
// !\u_memory_interface|ram_inst|altsyncram_component|auto_generated|address_reg_a [0] & ( \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a4~portadataout  ) ) ) # ( 
// !\u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a36~portadataout  & ( !\u_memory_interface|ram_inst|altsyncram_component|auto_generated|address_reg_a [0] & ( 
// \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a4~portadataout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a4~portadataout ),
	.datad(gnd),
	.datae(!\u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a36~portadataout ),
	.dataf(!\u_memory_interface|ram_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w4_n0_mux_dataout~0 .extended_lut = "off";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w4_n0_mux_dataout~0 .lut_mask = 64'h0F0F0F0F0000FFFF;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w4_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: DSP_X20_Y6_N0
cyclonev_mac \u_dsa_system|u_seq_core|u_stage1|Mult2~8 (
	.sub(gnd),
	.negate(gnd),
	.accumulate(gnd),
	.loadconst(gnd),
	.ax({\u_dsa_system|u_seq_core|u_stage1|Add0~41_sumout ,\u_dsa_system|u_seq_core|u_stage1|Add0~41_sumout ,\u_dsa_system|u_seq_core|u_stage1|Add0~41_sumout ,\u_dsa_system|u_seq_core|u_stage1|Add0~41_sumout ,\u_dsa_system|u_seq_core|u_stage1|Add0~41_sumout ,
\u_dsa_system|u_seq_core|u_stage1|Add0~41_sumout ,\u_dsa_system|u_seq_core|u_stage1|Add0~37_sumout ,\u_dsa_system|u_seq_core|u_stage1|Add0~33_sumout ,\u_dsa_system|u_seq_core|u_stage1|Add0~29_sumout ,\u_dsa_system|u_seq_core|u_stage1|Add0~25_sumout ,
\u_dsa_system|u_seq_core|u_stage1|Add0~21_sumout ,\u_dsa_system|u_seq_core|u_stage1|Add0~17_sumout ,\u_dsa_system|u_seq_core|u_stage1|Add0~13_sumout ,\u_dsa_system|u_seq_core|u_stage1|Add0~9_sumout ,\u_dsa_system|u_seq_core|u_stage1|Add0~5_sumout ,
\u_dsa_system|u_seq_core|u_stage1|Add0~1_sumout }),
	.ay({\u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout ,\u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout ,
\u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout ,\u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout ,
\u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout ,\u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout ,
\u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout ,\u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout ,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.az(26'b00000000000000000000000000),
	.bx(18'b000000000000000000),
	.by(19'b0000000000000000000),
	.bz(18'b000000000000000000),
	.coefsela(3'b000),
	.coefselb(3'b000),
	.clk({gnd,gnd,\CLOCK_50~inputCLKENA0_outclk }),
	.aclr({gnd,gnd}),
	.ena({vcc,vcc,\u_dsa_system|u_controller|row1_data[8]~0_combout }),
	.scanin(27'b000000000000000000000000000),
	.chainin(1'b0),
	.dftout(),
	.resulta(\u_dsa_system|u_seq_core|u_stage1|Mult2~8_RESULTA_bus ),
	.resultb(),
	.scanout(),
	.chainout());
// synopsys translate_off
defparam \u_dsa_system|u_seq_core|u_stage1|Mult2~8 .accumulate_clock = "none";
defparam \u_dsa_system|u_seq_core|u_stage1|Mult2~8 .ax_clock = "none";
defparam \u_dsa_system|u_seq_core|u_stage1|Mult2~8 .ax_width = 16;
defparam \u_dsa_system|u_seq_core|u_stage1|Mult2~8 .ay_scan_in_clock = "0";
defparam \u_dsa_system|u_seq_core|u_stage1|Mult2~8 .ay_scan_in_width = 16;
defparam \u_dsa_system|u_seq_core|u_stage1|Mult2~8 .ay_use_scan_in = "false";
defparam \u_dsa_system|u_seq_core|u_stage1|Mult2~8 .az_clock = "none";
defparam \u_dsa_system|u_seq_core|u_stage1|Mult2~8 .bx_clock = "none";
defparam \u_dsa_system|u_seq_core|u_stage1|Mult2~8 .by_clock = "none";
defparam \u_dsa_system|u_seq_core|u_stage1|Mult2~8 .by_use_scan_in = "false";
defparam \u_dsa_system|u_seq_core|u_stage1|Mult2~8 .bz_clock = "none";
defparam \u_dsa_system|u_seq_core|u_stage1|Mult2~8 .coef_a_0 = 0;
defparam \u_dsa_system|u_seq_core|u_stage1|Mult2~8 .coef_a_1 = 0;
defparam \u_dsa_system|u_seq_core|u_stage1|Mult2~8 .coef_a_2 = 0;
defparam \u_dsa_system|u_seq_core|u_stage1|Mult2~8 .coef_a_3 = 0;
defparam \u_dsa_system|u_seq_core|u_stage1|Mult2~8 .coef_a_4 = 0;
defparam \u_dsa_system|u_seq_core|u_stage1|Mult2~8 .coef_a_5 = 0;
defparam \u_dsa_system|u_seq_core|u_stage1|Mult2~8 .coef_a_6 = 0;
defparam \u_dsa_system|u_seq_core|u_stage1|Mult2~8 .coef_a_7 = 0;
defparam \u_dsa_system|u_seq_core|u_stage1|Mult2~8 .coef_b_0 = 0;
defparam \u_dsa_system|u_seq_core|u_stage1|Mult2~8 .coef_b_1 = 0;
defparam \u_dsa_system|u_seq_core|u_stage1|Mult2~8 .coef_b_2 = 0;
defparam \u_dsa_system|u_seq_core|u_stage1|Mult2~8 .coef_b_3 = 0;
defparam \u_dsa_system|u_seq_core|u_stage1|Mult2~8 .coef_b_4 = 0;
defparam \u_dsa_system|u_seq_core|u_stage1|Mult2~8 .coef_b_5 = 0;
defparam \u_dsa_system|u_seq_core|u_stage1|Mult2~8 .coef_b_6 = 0;
defparam \u_dsa_system|u_seq_core|u_stage1|Mult2~8 .coef_b_7 = 0;
defparam \u_dsa_system|u_seq_core|u_stage1|Mult2~8 .coef_sel_a_clock = "none";
defparam \u_dsa_system|u_seq_core|u_stage1|Mult2~8 .coef_sel_b_clock = "none";
defparam \u_dsa_system|u_seq_core|u_stage1|Mult2~8 .delay_scan_out_ay = "false";
defparam \u_dsa_system|u_seq_core|u_stage1|Mult2~8 .delay_scan_out_by = "false";
defparam \u_dsa_system|u_seq_core|u_stage1|Mult2~8 .enable_double_accum = "false";
defparam \u_dsa_system|u_seq_core|u_stage1|Mult2~8 .load_const_clock = "none";
defparam \u_dsa_system|u_seq_core|u_stage1|Mult2~8 .load_const_value = 0;
defparam \u_dsa_system|u_seq_core|u_stage1|Mult2~8 .mode_sub_location = 0;
defparam \u_dsa_system|u_seq_core|u_stage1|Mult2~8 .negate_clock = "none";
defparam \u_dsa_system|u_seq_core|u_stage1|Mult2~8 .operand_source_max = "input";
defparam \u_dsa_system|u_seq_core|u_stage1|Mult2~8 .operand_source_may = "input";
defparam \u_dsa_system|u_seq_core|u_stage1|Mult2~8 .operand_source_mbx = "input";
defparam \u_dsa_system|u_seq_core|u_stage1|Mult2~8 .operand_source_mby = "input";
defparam \u_dsa_system|u_seq_core|u_stage1|Mult2~8 .operation_mode = "m18x18_full";
defparam \u_dsa_system|u_seq_core|u_stage1|Mult2~8 .output_clock = "none";
defparam \u_dsa_system|u_seq_core|u_stage1|Mult2~8 .preadder_subtract_a = "false";
defparam \u_dsa_system|u_seq_core|u_stage1|Mult2~8 .preadder_subtract_b = "false";
defparam \u_dsa_system|u_seq_core|u_stage1|Mult2~8 .result_a_width = 64;
defparam \u_dsa_system|u_seq_core|u_stage1|Mult2~8 .signed_max = "false";
defparam \u_dsa_system|u_seq_core|u_stage1|Mult2~8 .signed_may = "false";
defparam \u_dsa_system|u_seq_core|u_stage1|Mult2~8 .signed_mbx = "false";
defparam \u_dsa_system|u_seq_core|u_stage1|Mult2~8 .signed_mby = "false";
defparam \u_dsa_system|u_seq_core|u_stage1|Mult2~8 .sub_clock = "none";
defparam \u_dsa_system|u_seq_core|u_stage1|Mult2~8 .use_chainadder = "false";
// synopsys translate_on

// Location: DSP_X20_Y10_N0
cyclonev_mac \u_dsa_system|u_seq_core|u_stage1|Mult3~8 (
	.sub(gnd),
	.negate(gnd),
	.accumulate(gnd),
	.loadconst(gnd),
	.ax({gnd,gnd,gnd,gnd,gnd,gnd,gnd,\u_dsa_system|u_controller|x_acc[7]~DUPLICATE_q ,\u_dsa_system|u_controller|x_acc [6],\u_dsa_system|u_controller|x_acc [5],\u_dsa_system|u_controller|x_acc [4],\u_dsa_system|u_controller|x_acc [3],\u_dsa_system|u_controller|x_acc [2],
\u_dsa_system|u_controller|x_acc [1],\u_dsa_system|u_controller|x_acc[0]~DUPLICATE_q }),
	.ay({\u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w15_n0_mux_dataout~0_combout ,\u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w14_n0_mux_dataout~0_combout ,
\u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w13_n0_mux_dataout~0_combout ,\u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w12_n0_mux_dataout~0_combout ,
\u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w11_n0_mux_dataout~0_combout ,\u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w10_n0_mux_dataout~0_combout ,
\u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w9_n0_mux_dataout~0_combout ,\u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w8_n0_mux_dataout~0_combout ,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.az(26'b00000000000000000000000000),
	.bx(18'b000000000000000000),
	.by(19'b0000000000000000000),
	.bz(18'b000000000000000000),
	.coefsela(3'b000),
	.coefselb(3'b000),
	.clk({gnd,gnd,\CLOCK_50~inputCLKENA0_outclk }),
	.aclr({gnd,gnd}),
	.ena({vcc,vcc,\u_dsa_system|u_controller|row1_data[8]~0_combout }),
	.scanin(27'b000000000000000000000000000),
	.chainin(1'b0),
	.dftout(),
	.resulta(\u_dsa_system|u_seq_core|u_stage1|Mult3~8_RESULTA_bus ),
	.resultb(),
	.scanout(),
	.chainout());
// synopsys translate_off
defparam \u_dsa_system|u_seq_core|u_stage1|Mult3~8 .accumulate_clock = "none";
defparam \u_dsa_system|u_seq_core|u_stage1|Mult3~8 .ax_clock = "none";
defparam \u_dsa_system|u_seq_core|u_stage1|Mult3~8 .ax_width = 15;
defparam \u_dsa_system|u_seq_core|u_stage1|Mult3~8 .ay_scan_in_clock = "0";
defparam \u_dsa_system|u_seq_core|u_stage1|Mult3~8 .ay_scan_in_width = 16;
defparam \u_dsa_system|u_seq_core|u_stage1|Mult3~8 .ay_use_scan_in = "false";
defparam \u_dsa_system|u_seq_core|u_stage1|Mult3~8 .az_clock = "none";
defparam \u_dsa_system|u_seq_core|u_stage1|Mult3~8 .bx_clock = "none";
defparam \u_dsa_system|u_seq_core|u_stage1|Mult3~8 .by_clock = "none";
defparam \u_dsa_system|u_seq_core|u_stage1|Mult3~8 .by_use_scan_in = "false";
defparam \u_dsa_system|u_seq_core|u_stage1|Mult3~8 .bz_clock = "none";
defparam \u_dsa_system|u_seq_core|u_stage1|Mult3~8 .coef_a_0 = 0;
defparam \u_dsa_system|u_seq_core|u_stage1|Mult3~8 .coef_a_1 = 0;
defparam \u_dsa_system|u_seq_core|u_stage1|Mult3~8 .coef_a_2 = 0;
defparam \u_dsa_system|u_seq_core|u_stage1|Mult3~8 .coef_a_3 = 0;
defparam \u_dsa_system|u_seq_core|u_stage1|Mult3~8 .coef_a_4 = 0;
defparam \u_dsa_system|u_seq_core|u_stage1|Mult3~8 .coef_a_5 = 0;
defparam \u_dsa_system|u_seq_core|u_stage1|Mult3~8 .coef_a_6 = 0;
defparam \u_dsa_system|u_seq_core|u_stage1|Mult3~8 .coef_a_7 = 0;
defparam \u_dsa_system|u_seq_core|u_stage1|Mult3~8 .coef_b_0 = 0;
defparam \u_dsa_system|u_seq_core|u_stage1|Mult3~8 .coef_b_1 = 0;
defparam \u_dsa_system|u_seq_core|u_stage1|Mult3~8 .coef_b_2 = 0;
defparam \u_dsa_system|u_seq_core|u_stage1|Mult3~8 .coef_b_3 = 0;
defparam \u_dsa_system|u_seq_core|u_stage1|Mult3~8 .coef_b_4 = 0;
defparam \u_dsa_system|u_seq_core|u_stage1|Mult3~8 .coef_b_5 = 0;
defparam \u_dsa_system|u_seq_core|u_stage1|Mult3~8 .coef_b_6 = 0;
defparam \u_dsa_system|u_seq_core|u_stage1|Mult3~8 .coef_b_7 = 0;
defparam \u_dsa_system|u_seq_core|u_stage1|Mult3~8 .coef_sel_a_clock = "none";
defparam \u_dsa_system|u_seq_core|u_stage1|Mult3~8 .coef_sel_b_clock = "none";
defparam \u_dsa_system|u_seq_core|u_stage1|Mult3~8 .delay_scan_out_ay = "false";
defparam \u_dsa_system|u_seq_core|u_stage1|Mult3~8 .delay_scan_out_by = "false";
defparam \u_dsa_system|u_seq_core|u_stage1|Mult3~8 .enable_double_accum = "false";
defparam \u_dsa_system|u_seq_core|u_stage1|Mult3~8 .load_const_clock = "none";
defparam \u_dsa_system|u_seq_core|u_stage1|Mult3~8 .load_const_value = 0;
defparam \u_dsa_system|u_seq_core|u_stage1|Mult3~8 .mode_sub_location = 0;
defparam \u_dsa_system|u_seq_core|u_stage1|Mult3~8 .negate_clock = "none";
defparam \u_dsa_system|u_seq_core|u_stage1|Mult3~8 .operand_source_max = "input";
defparam \u_dsa_system|u_seq_core|u_stage1|Mult3~8 .operand_source_may = "input";
defparam \u_dsa_system|u_seq_core|u_stage1|Mult3~8 .operand_source_mbx = "input";
defparam \u_dsa_system|u_seq_core|u_stage1|Mult3~8 .operand_source_mby = "input";
defparam \u_dsa_system|u_seq_core|u_stage1|Mult3~8 .operation_mode = "m18x18_full";
defparam \u_dsa_system|u_seq_core|u_stage1|Mult3~8 .output_clock = "none";
defparam \u_dsa_system|u_seq_core|u_stage1|Mult3~8 .preadder_subtract_a = "false";
defparam \u_dsa_system|u_seq_core|u_stage1|Mult3~8 .preadder_subtract_b = "false";
defparam \u_dsa_system|u_seq_core|u_stage1|Mult3~8 .result_a_width = 64;
defparam \u_dsa_system|u_seq_core|u_stage1|Mult3~8 .signed_max = "false";
defparam \u_dsa_system|u_seq_core|u_stage1|Mult3~8 .signed_may = "false";
defparam \u_dsa_system|u_seq_core|u_stage1|Mult3~8 .signed_mbx = "false";
defparam \u_dsa_system|u_seq_core|u_stage1|Mult3~8 .signed_mby = "false";
defparam \u_dsa_system|u_seq_core|u_stage1|Mult3~8 .sub_clock = "none";
defparam \u_dsa_system|u_seq_core|u_stage1|Mult3~8 .use_chainadder = "false";
// synopsys translate_on

// Location: LABCELL_X19_Y10_N0
cyclonev_lcell_comb \u_dsa_system|u_seq_core|u_stage1|Add2~1 (
// Equation(s):
// \u_dsa_system|u_seq_core|u_stage1|Add2~1_sumout  = SUM(( \u_dsa_system|u_seq_core|u_stage1|mul4_x [8] ) + ( \u_dsa_system|u_seq_core|u_stage1|mul3_x [8] ) + ( !VCC ))
// \u_dsa_system|u_seq_core|u_stage1|Add2~2  = CARRY(( \u_dsa_system|u_seq_core|u_stage1|mul4_x [8] ) + ( \u_dsa_system|u_seq_core|u_stage1|mul3_x [8] ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\u_dsa_system|u_seq_core|u_stage1|mul4_x [8]),
	.datac(!\u_dsa_system|u_seq_core|u_stage1|mul3_x [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\u_dsa_system|u_seq_core|u_stage1|Add2~1_sumout ),
	.cout(\u_dsa_system|u_seq_core|u_stage1|Add2~2 ),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_seq_core|u_stage1|Add2~1 .extended_lut = "off";
defparam \u_dsa_system|u_seq_core|u_stage1|Add2~1 .lut_mask = 64'h0000F0F000003333;
defparam \u_dsa_system|u_seq_core|u_stage1|Add2~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y10_N3
cyclonev_lcell_comb \u_dsa_system|u_seq_core|u_stage1|Add2~5 (
// Equation(s):
// \u_dsa_system|u_seq_core|u_stage1|Add2~5_sumout  = SUM(( \u_dsa_system|u_seq_core|u_stage1|mul4_x [9] ) + ( \u_dsa_system|u_seq_core|u_stage1|mul3_x [9] ) + ( \u_dsa_system|u_seq_core|u_stage1|Add2~2  ))
// \u_dsa_system|u_seq_core|u_stage1|Add2~6  = CARRY(( \u_dsa_system|u_seq_core|u_stage1|mul4_x [9] ) + ( \u_dsa_system|u_seq_core|u_stage1|mul3_x [9] ) + ( \u_dsa_system|u_seq_core|u_stage1|Add2~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_dsa_system|u_seq_core|u_stage1|mul4_x [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_dsa_system|u_seq_core|u_stage1|mul3_x [9]),
	.datag(gnd),
	.cin(\u_dsa_system|u_seq_core|u_stage1|Add2~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_dsa_system|u_seq_core|u_stage1|Add2~5_sumout ),
	.cout(\u_dsa_system|u_seq_core|u_stage1|Add2~6 ),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_seq_core|u_stage1|Add2~5 .extended_lut = "off";
defparam \u_dsa_system|u_seq_core|u_stage1|Add2~5 .lut_mask = 64'h0000FF0000000F0F;
defparam \u_dsa_system|u_seq_core|u_stage1|Add2~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y10_N6
cyclonev_lcell_comb \u_dsa_system|u_seq_core|u_stage1|Add2~9 (
// Equation(s):
// \u_dsa_system|u_seq_core|u_stage1|Add2~9_sumout  = SUM(( \u_dsa_system|u_seq_core|u_stage1|mul3_x [10] ) + ( \u_dsa_system|u_seq_core|u_stage1|mul4_x [10] ) + ( \u_dsa_system|u_seq_core|u_stage1|Add2~6  ))
// \u_dsa_system|u_seq_core|u_stage1|Add2~10  = CARRY(( \u_dsa_system|u_seq_core|u_stage1|mul3_x [10] ) + ( \u_dsa_system|u_seq_core|u_stage1|mul4_x [10] ) + ( \u_dsa_system|u_seq_core|u_stage1|Add2~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_dsa_system|u_seq_core|u_stage1|mul3_x [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_dsa_system|u_seq_core|u_stage1|mul4_x [10]),
	.datag(gnd),
	.cin(\u_dsa_system|u_seq_core|u_stage1|Add2~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_dsa_system|u_seq_core|u_stage1|Add2~9_sumout ),
	.cout(\u_dsa_system|u_seq_core|u_stage1|Add2~10 ),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_seq_core|u_stage1|Add2~9 .extended_lut = "off";
defparam \u_dsa_system|u_seq_core|u_stage1|Add2~9 .lut_mask = 64'h0000FF0000000F0F;
defparam \u_dsa_system|u_seq_core|u_stage1|Add2~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y10_N9
cyclonev_lcell_comb \u_dsa_system|u_seq_core|u_stage1|Add2~13 (
// Equation(s):
// \u_dsa_system|u_seq_core|u_stage1|Add2~13_sumout  = SUM(( \u_dsa_system|u_seq_core|u_stage1|mul3_x [11] ) + ( \u_dsa_system|u_seq_core|u_stage1|mul4_x [11] ) + ( \u_dsa_system|u_seq_core|u_stage1|Add2~10  ))
// \u_dsa_system|u_seq_core|u_stage1|Add2~14  = CARRY(( \u_dsa_system|u_seq_core|u_stage1|mul3_x [11] ) + ( \u_dsa_system|u_seq_core|u_stage1|mul4_x [11] ) + ( \u_dsa_system|u_seq_core|u_stage1|Add2~10  ))

	.dataa(!\u_dsa_system|u_seq_core|u_stage1|mul4_x [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u_dsa_system|u_seq_core|u_stage1|mul3_x [11]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_dsa_system|u_seq_core|u_stage1|Add2~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_dsa_system|u_seq_core|u_stage1|Add2~13_sumout ),
	.cout(\u_dsa_system|u_seq_core|u_stage1|Add2~14 ),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_seq_core|u_stage1|Add2~13 .extended_lut = "off";
defparam \u_dsa_system|u_seq_core|u_stage1|Add2~13 .lut_mask = 64'h0000AAAA000000FF;
defparam \u_dsa_system|u_seq_core|u_stage1|Add2~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y10_N12
cyclonev_lcell_comb \u_dsa_system|u_seq_core|u_stage1|Add2~17 (
// Equation(s):
// \u_dsa_system|u_seq_core|u_stage1|Add2~17_sumout  = SUM(( \u_dsa_system|u_seq_core|u_stage1|mul3_x [12] ) + ( \u_dsa_system|u_seq_core|u_stage1|mul4_x [12] ) + ( \u_dsa_system|u_seq_core|u_stage1|Add2~14  ))
// \u_dsa_system|u_seq_core|u_stage1|Add2~18  = CARRY(( \u_dsa_system|u_seq_core|u_stage1|mul3_x [12] ) + ( \u_dsa_system|u_seq_core|u_stage1|mul4_x [12] ) + ( \u_dsa_system|u_seq_core|u_stage1|Add2~14  ))

	.dataa(gnd),
	.datab(!\u_dsa_system|u_seq_core|u_stage1|mul3_x [12]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_dsa_system|u_seq_core|u_stage1|mul4_x [12]),
	.datag(gnd),
	.cin(\u_dsa_system|u_seq_core|u_stage1|Add2~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_dsa_system|u_seq_core|u_stage1|Add2~17_sumout ),
	.cout(\u_dsa_system|u_seq_core|u_stage1|Add2~18 ),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_seq_core|u_stage1|Add2~17 .extended_lut = "off";
defparam \u_dsa_system|u_seq_core|u_stage1|Add2~17 .lut_mask = 64'h0000FF0000003333;
defparam \u_dsa_system|u_seq_core|u_stage1|Add2~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y10_N15
cyclonev_lcell_comb \u_dsa_system|u_seq_core|u_stage1|Add2~21 (
// Equation(s):
// \u_dsa_system|u_seq_core|u_stage1|Add2~21_sumout  = SUM(( \u_dsa_system|u_seq_core|u_stage1|mul4_x [13] ) + ( \u_dsa_system|u_seq_core|u_stage1|mul3_x [13] ) + ( \u_dsa_system|u_seq_core|u_stage1|Add2~18  ))
// \u_dsa_system|u_seq_core|u_stage1|Add2~22  = CARRY(( \u_dsa_system|u_seq_core|u_stage1|mul4_x [13] ) + ( \u_dsa_system|u_seq_core|u_stage1|mul3_x [13] ) + ( \u_dsa_system|u_seq_core|u_stage1|Add2~18  ))

	.dataa(!\u_dsa_system|u_seq_core|u_stage1|mul4_x [13]),
	.datab(gnd),
	.datac(!\u_dsa_system|u_seq_core|u_stage1|mul3_x [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_dsa_system|u_seq_core|u_stage1|Add2~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_dsa_system|u_seq_core|u_stage1|Add2~21_sumout ),
	.cout(\u_dsa_system|u_seq_core|u_stage1|Add2~22 ),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_seq_core|u_stage1|Add2~21 .extended_lut = "off";
defparam \u_dsa_system|u_seq_core|u_stage1|Add2~21 .lut_mask = 64'h0000F0F000005555;
defparam \u_dsa_system|u_seq_core|u_stage1|Add2~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y10_N18
cyclonev_lcell_comb \u_dsa_system|u_seq_core|u_stage1|Add2~25 (
// Equation(s):
// \u_dsa_system|u_seq_core|u_stage1|Add2~25_sumout  = SUM(( \u_dsa_system|u_seq_core|u_stage1|mul3_x [14] ) + ( \u_dsa_system|u_seq_core|u_stage1|mul4_x [14] ) + ( \u_dsa_system|u_seq_core|u_stage1|Add2~22  ))
// \u_dsa_system|u_seq_core|u_stage1|Add2~26  = CARRY(( \u_dsa_system|u_seq_core|u_stage1|mul3_x [14] ) + ( \u_dsa_system|u_seq_core|u_stage1|mul4_x [14] ) + ( \u_dsa_system|u_seq_core|u_stage1|Add2~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_dsa_system|u_seq_core|u_stage1|mul3_x [14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_dsa_system|u_seq_core|u_stage1|mul4_x [14]),
	.datag(gnd),
	.cin(\u_dsa_system|u_seq_core|u_stage1|Add2~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_dsa_system|u_seq_core|u_stage1|Add2~25_sumout ),
	.cout(\u_dsa_system|u_seq_core|u_stage1|Add2~26 ),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_seq_core|u_stage1|Add2~25 .extended_lut = "off";
defparam \u_dsa_system|u_seq_core|u_stage1|Add2~25 .lut_mask = 64'h0000FF0000000F0F;
defparam \u_dsa_system|u_seq_core|u_stage1|Add2~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y10_N21
cyclonev_lcell_comb \u_dsa_system|u_seq_core|u_stage1|Add2~29 (
// Equation(s):
// \u_dsa_system|u_seq_core|u_stage1|Add2~29_sumout  = SUM(( \u_dsa_system|u_seq_core|u_stage1|mul4_x [15] ) + ( \u_dsa_system|u_seq_core|u_stage1|mul3_x [15] ) + ( \u_dsa_system|u_seq_core|u_stage1|Add2~26  ))
// \u_dsa_system|u_seq_core|u_stage1|Add2~30  = CARRY(( \u_dsa_system|u_seq_core|u_stage1|mul4_x [15] ) + ( \u_dsa_system|u_seq_core|u_stage1|mul3_x [15] ) + ( \u_dsa_system|u_seq_core|u_stage1|Add2~26  ))

	.dataa(gnd),
	.datab(!\u_dsa_system|u_seq_core|u_stage1|mul3_x [15]),
	.datac(!\u_dsa_system|u_seq_core|u_stage1|mul4_x [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_dsa_system|u_seq_core|u_stage1|Add2~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_dsa_system|u_seq_core|u_stage1|Add2~29_sumout ),
	.cout(\u_dsa_system|u_seq_core|u_stage1|Add2~30 ),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_seq_core|u_stage1|Add2~29 .extended_lut = "off";
defparam \u_dsa_system|u_seq_core|u_stage1|Add2~29 .lut_mask = 64'h0000CCCC00000F0F;
defparam \u_dsa_system|u_seq_core|u_stage1|Add2~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y10_N24
cyclonev_lcell_comb \u_dsa_system|u_seq_core|u_stage1|Add2~33 (
// Equation(s):
// \u_dsa_system|u_seq_core|u_stage1|Add2~33_sumout  = SUM(( \u_dsa_system|u_seq_core|u_stage1|mul4_x [16] ) + ( \u_dsa_system|u_seq_core|u_stage1|mul3_x [16] ) + ( \u_dsa_system|u_seq_core|u_stage1|Add2~30  ))
// \u_dsa_system|u_seq_core|u_stage1|Add2~34  = CARRY(( \u_dsa_system|u_seq_core|u_stage1|mul4_x [16] ) + ( \u_dsa_system|u_seq_core|u_stage1|mul3_x [16] ) + ( \u_dsa_system|u_seq_core|u_stage1|Add2~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_dsa_system|u_seq_core|u_stage1|mul4_x [16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_dsa_system|u_seq_core|u_stage1|mul3_x [16]),
	.datag(gnd),
	.cin(\u_dsa_system|u_seq_core|u_stage1|Add2~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_dsa_system|u_seq_core|u_stage1|Add2~33_sumout ),
	.cout(\u_dsa_system|u_seq_core|u_stage1|Add2~34 ),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_seq_core|u_stage1|Add2~33 .extended_lut = "off";
defparam \u_dsa_system|u_seq_core|u_stage1|Add2~33 .lut_mask = 64'h0000FF0000000F0F;
defparam \u_dsa_system|u_seq_core|u_stage1|Add2~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y10_N27
cyclonev_lcell_comb \u_dsa_system|u_seq_core|u_stage1|Add2~37 (
// Equation(s):
// \u_dsa_system|u_seq_core|u_stage1|Add2~37_sumout  = SUM(( \u_dsa_system|u_seq_core|u_stage1|mul4_x [17] ) + ( \u_dsa_system|u_seq_core|u_stage1|mul3_x [17] ) + ( \u_dsa_system|u_seq_core|u_stage1|Add2~34  ))
// \u_dsa_system|u_seq_core|u_stage1|Add2~38  = CARRY(( \u_dsa_system|u_seq_core|u_stage1|mul4_x [17] ) + ( \u_dsa_system|u_seq_core|u_stage1|mul3_x [17] ) + ( \u_dsa_system|u_seq_core|u_stage1|Add2~34  ))

	.dataa(!\u_dsa_system|u_seq_core|u_stage1|mul3_x [17]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u_dsa_system|u_seq_core|u_stage1|mul4_x [17]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_dsa_system|u_seq_core|u_stage1|Add2~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_dsa_system|u_seq_core|u_stage1|Add2~37_sumout ),
	.cout(\u_dsa_system|u_seq_core|u_stage1|Add2~38 ),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_seq_core|u_stage1|Add2~37 .extended_lut = "off";
defparam \u_dsa_system|u_seq_core|u_stage1|Add2~37 .lut_mask = 64'h0000AAAA000000FF;
defparam \u_dsa_system|u_seq_core|u_stage1|Add2~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y10_N30
cyclonev_lcell_comb \u_dsa_system|u_seq_core|u_stage1|Add2~41 (
// Equation(s):
// \u_dsa_system|u_seq_core|u_stage1|Add2~41_sumout  = SUM(( \u_dsa_system|u_seq_core|u_stage1|mul4_x [18] ) + ( \u_dsa_system|u_seq_core|u_stage1|mul3_x [18] ) + ( \u_dsa_system|u_seq_core|u_stage1|Add2~38  ))
// \u_dsa_system|u_seq_core|u_stage1|Add2~42  = CARRY(( \u_dsa_system|u_seq_core|u_stage1|mul4_x [18] ) + ( \u_dsa_system|u_seq_core|u_stage1|mul3_x [18] ) + ( \u_dsa_system|u_seq_core|u_stage1|Add2~38  ))

	.dataa(gnd),
	.datab(!\u_dsa_system|u_seq_core|u_stage1|mul3_x [18]),
	.datac(!\u_dsa_system|u_seq_core|u_stage1|mul4_x [18]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_dsa_system|u_seq_core|u_stage1|Add2~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_dsa_system|u_seq_core|u_stage1|Add2~41_sumout ),
	.cout(\u_dsa_system|u_seq_core|u_stage1|Add2~42 ),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_seq_core|u_stage1|Add2~41 .extended_lut = "off";
defparam \u_dsa_system|u_seq_core|u_stage1|Add2~41 .lut_mask = 64'h0000CCCC00000F0F;
defparam \u_dsa_system|u_seq_core|u_stage1|Add2~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y10_N33
cyclonev_lcell_comb \u_dsa_system|u_seq_core|u_stage1|Add2~45 (
// Equation(s):
// \u_dsa_system|u_seq_core|u_stage1|Add2~45_sumout  = SUM(( \u_dsa_system|u_seq_core|u_stage1|mul4_x [19] ) + ( \u_dsa_system|u_seq_core|u_stage1|mul3_x [19] ) + ( \u_dsa_system|u_seq_core|u_stage1|Add2~42  ))
// \u_dsa_system|u_seq_core|u_stage1|Add2~46  = CARRY(( \u_dsa_system|u_seq_core|u_stage1|mul4_x [19] ) + ( \u_dsa_system|u_seq_core|u_stage1|mul3_x [19] ) + ( \u_dsa_system|u_seq_core|u_stage1|Add2~42  ))

	.dataa(!\u_dsa_system|u_seq_core|u_stage1|mul4_x [19]),
	.datab(gnd),
	.datac(!\u_dsa_system|u_seq_core|u_stage1|mul3_x [19]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_dsa_system|u_seq_core|u_stage1|Add2~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_dsa_system|u_seq_core|u_stage1|Add2~45_sumout ),
	.cout(\u_dsa_system|u_seq_core|u_stage1|Add2~46 ),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_seq_core|u_stage1|Add2~45 .extended_lut = "off";
defparam \u_dsa_system|u_seq_core|u_stage1|Add2~45 .lut_mask = 64'h0000F0F000005555;
defparam \u_dsa_system|u_seq_core|u_stage1|Add2~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y10_N36
cyclonev_lcell_comb \u_dsa_system|u_seq_core|u_stage1|Add2~49 (
// Equation(s):
// \u_dsa_system|u_seq_core|u_stage1|Add2~49_sumout  = SUM(( \u_dsa_system|u_seq_core|u_stage1|mul3_x [20] ) + ( \u_dsa_system|u_seq_core|u_stage1|mul4_x [20] ) + ( \u_dsa_system|u_seq_core|u_stage1|Add2~46  ))
// \u_dsa_system|u_seq_core|u_stage1|Add2~50  = CARRY(( \u_dsa_system|u_seq_core|u_stage1|mul3_x [20] ) + ( \u_dsa_system|u_seq_core|u_stage1|mul4_x [20] ) + ( \u_dsa_system|u_seq_core|u_stage1|Add2~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_dsa_system|u_seq_core|u_stage1|mul4_x [20]),
	.datad(!\u_dsa_system|u_seq_core|u_stage1|mul3_x [20]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_dsa_system|u_seq_core|u_stage1|Add2~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_dsa_system|u_seq_core|u_stage1|Add2~49_sumout ),
	.cout(\u_dsa_system|u_seq_core|u_stage1|Add2~50 ),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_seq_core|u_stage1|Add2~49 .extended_lut = "off";
defparam \u_dsa_system|u_seq_core|u_stage1|Add2~49 .lut_mask = 64'h0000F0F0000000FF;
defparam \u_dsa_system|u_seq_core|u_stage1|Add2~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y10_N39
cyclonev_lcell_comb \u_dsa_system|u_seq_core|u_stage1|Add2~53 (
// Equation(s):
// \u_dsa_system|u_seq_core|u_stage1|Add2~53_sumout  = SUM(( \u_dsa_system|u_seq_core|u_stage1|mul4_x [21] ) + ( \u_dsa_system|u_seq_core|u_stage1|mul3_x [21] ) + ( \u_dsa_system|u_seq_core|u_stage1|Add2~50  ))
// \u_dsa_system|u_seq_core|u_stage1|Add2~54  = CARRY(( \u_dsa_system|u_seq_core|u_stage1|mul4_x [21] ) + ( \u_dsa_system|u_seq_core|u_stage1|mul3_x [21] ) + ( \u_dsa_system|u_seq_core|u_stage1|Add2~50  ))

	.dataa(!\u_dsa_system|u_seq_core|u_stage1|mul4_x [21]),
	.datab(gnd),
	.datac(!\u_dsa_system|u_seq_core|u_stage1|mul3_x [21]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_dsa_system|u_seq_core|u_stage1|Add2~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_dsa_system|u_seq_core|u_stage1|Add2~53_sumout ),
	.cout(\u_dsa_system|u_seq_core|u_stage1|Add2~54 ),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_seq_core|u_stage1|Add2~53 .extended_lut = "off";
defparam \u_dsa_system|u_seq_core|u_stage1|Add2~53 .lut_mask = 64'h0000F0F000005555;
defparam \u_dsa_system|u_seq_core|u_stage1|Add2~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y10_N42
cyclonev_lcell_comb \u_dsa_system|u_seq_core|u_stage1|Add2~57 (
// Equation(s):
// \u_dsa_system|u_seq_core|u_stage1|Add2~57_sumout  = SUM(( \u_dsa_system|u_seq_core|u_stage1|mul4_x [22] ) + ( \u_dsa_system|u_seq_core|u_stage1|mul3_x [22] ) + ( \u_dsa_system|u_seq_core|u_stage1|Add2~54  ))
// \u_dsa_system|u_seq_core|u_stage1|Add2~58  = CARRY(( \u_dsa_system|u_seq_core|u_stage1|mul4_x [22] ) + ( \u_dsa_system|u_seq_core|u_stage1|mul3_x [22] ) + ( \u_dsa_system|u_seq_core|u_stage1|Add2~54  ))

	.dataa(gnd),
	.datab(!\u_dsa_system|u_seq_core|u_stage1|mul4_x [22]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_dsa_system|u_seq_core|u_stage1|mul3_x [22]),
	.datag(gnd),
	.cin(\u_dsa_system|u_seq_core|u_stage1|Add2~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_dsa_system|u_seq_core|u_stage1|Add2~57_sumout ),
	.cout(\u_dsa_system|u_seq_core|u_stage1|Add2~58 ),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_seq_core|u_stage1|Add2~57 .extended_lut = "off";
defparam \u_dsa_system|u_seq_core|u_stage1|Add2~57 .lut_mask = 64'h0000FF0000003333;
defparam \u_dsa_system|u_seq_core|u_stage1|Add2~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y10_N45
cyclonev_lcell_comb \u_dsa_system|u_seq_core|u_stage1|Add2~61 (
// Equation(s):
// \u_dsa_system|u_seq_core|u_stage1|Add2~61_sumout  = SUM(( \u_dsa_system|u_seq_core|u_stage1|mul4_x [23] ) + ( \u_dsa_system|u_seq_core|u_stage1|mul3_x [23] ) + ( \u_dsa_system|u_seq_core|u_stage1|Add2~58  ))

	.dataa(!\u_dsa_system|u_seq_core|u_stage1|mul3_x [23]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u_dsa_system|u_seq_core|u_stage1|mul4_x [23]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_dsa_system|u_seq_core|u_stage1|Add2~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_dsa_system|u_seq_core|u_stage1|Add2~61_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_seq_core|u_stage1|Add2~61 .extended_lut = "off";
defparam \u_dsa_system|u_seq_core|u_stage1|Add2~61 .lut_mask = 64'h0000AAAA000000FF;
defparam \u_dsa_system|u_seq_core|u_stage1|Add2~61 .shared_arith = "off";
// synopsys translate_on

// Location: DSP_X20_Y14_N0
cyclonev_mac \u_dsa_system|u_seq_core|u_stage2|Mult1~8 (
	.sub(gnd),
	.negate(gnd),
	.accumulate(gnd),
	.loadconst(gnd),
	.ax({gnd,gnd,gnd,gnd,gnd,gnd,gnd,\u_dsa_system|u_controller|y_acc[7]~DUPLICATE_q ,\u_dsa_system|u_controller|y_acc [6],\u_dsa_system|u_controller|y_acc[5]~DUPLICATE_q ,\u_dsa_system|u_controller|y_acc [4],\u_dsa_system|u_controller|y_acc[3]~DUPLICATE_q ,
\u_dsa_system|u_controller|y_acc [2],\u_dsa_system|u_controller|y_acc [1],\u_dsa_system|u_controller|y_acc [0]}),
	.ay({\u_dsa_system|u_seq_core|u_stage1|Add2~61_sumout ,\u_dsa_system|u_seq_core|u_stage1|Add2~57_sumout ,\u_dsa_system|u_seq_core|u_stage1|Add2~53_sumout ,\u_dsa_system|u_seq_core|u_stage1|Add2~49_sumout ,\u_dsa_system|u_seq_core|u_stage1|Add2~45_sumout ,
\u_dsa_system|u_seq_core|u_stage1|Add2~41_sumout ,\u_dsa_system|u_seq_core|u_stage1|Add2~37_sumout ,\u_dsa_system|u_seq_core|u_stage1|Add2~33_sumout ,\u_dsa_system|u_seq_core|u_stage1|Add2~29_sumout ,\u_dsa_system|u_seq_core|u_stage1|Add2~25_sumout ,
\u_dsa_system|u_seq_core|u_stage1|Add2~21_sumout ,\u_dsa_system|u_seq_core|u_stage1|Add2~17_sumout ,\u_dsa_system|u_seq_core|u_stage1|Add2~13_sumout ,\u_dsa_system|u_seq_core|u_stage1|Add2~9_sumout ,\u_dsa_system|u_seq_core|u_stage1|Add2~5_sumout ,
\u_dsa_system|u_seq_core|u_stage1|Add2~1_sumout }),
	.az(26'b00000000000000000000000000),
	.bx(18'b000000000000000000),
	.by(19'b0000000000000000000),
	.bz(18'b000000000000000000),
	.coefsela(3'b000),
	.coefselb(3'b000),
	.clk({gnd,gnd,\CLOCK_50~inputCLKENA0_outclk }),
	.aclr({gnd,!\KEY[2]~inputCLKENA0_outclk }),
	.ena({vcc,vcc,vcc}),
	.scanin(27'b000000000000000000000000000),
	.chainin(1'b0),
	.dftout(),
	.resulta(\u_dsa_system|u_seq_core|u_stage2|Mult1~8_RESULTA_bus ),
	.resultb(),
	.scanout(),
	.chainout());
// synopsys translate_off
defparam \u_dsa_system|u_seq_core|u_stage2|Mult1~8 .accumulate_clock = "none";
defparam \u_dsa_system|u_seq_core|u_stage2|Mult1~8 .ax_clock = "0";
defparam \u_dsa_system|u_seq_core|u_stage2|Mult1~8 .ax_width = 15;
defparam \u_dsa_system|u_seq_core|u_stage2|Mult1~8 .ay_scan_in_clock = "0";
defparam \u_dsa_system|u_seq_core|u_stage2|Mult1~8 .ay_scan_in_width = 16;
defparam \u_dsa_system|u_seq_core|u_stage2|Mult1~8 .ay_use_scan_in = "false";
defparam \u_dsa_system|u_seq_core|u_stage2|Mult1~8 .az_clock = "none";
defparam \u_dsa_system|u_seq_core|u_stage2|Mult1~8 .bx_clock = "none";
defparam \u_dsa_system|u_seq_core|u_stage2|Mult1~8 .by_clock = "none";
defparam \u_dsa_system|u_seq_core|u_stage2|Mult1~8 .by_use_scan_in = "false";
defparam \u_dsa_system|u_seq_core|u_stage2|Mult1~8 .bz_clock = "none";
defparam \u_dsa_system|u_seq_core|u_stage2|Mult1~8 .coef_a_0 = 0;
defparam \u_dsa_system|u_seq_core|u_stage2|Mult1~8 .coef_a_1 = 0;
defparam \u_dsa_system|u_seq_core|u_stage2|Mult1~8 .coef_a_2 = 0;
defparam \u_dsa_system|u_seq_core|u_stage2|Mult1~8 .coef_a_3 = 0;
defparam \u_dsa_system|u_seq_core|u_stage2|Mult1~8 .coef_a_4 = 0;
defparam \u_dsa_system|u_seq_core|u_stage2|Mult1~8 .coef_a_5 = 0;
defparam \u_dsa_system|u_seq_core|u_stage2|Mult1~8 .coef_a_6 = 0;
defparam \u_dsa_system|u_seq_core|u_stage2|Mult1~8 .coef_a_7 = 0;
defparam \u_dsa_system|u_seq_core|u_stage2|Mult1~8 .coef_b_0 = 0;
defparam \u_dsa_system|u_seq_core|u_stage2|Mult1~8 .coef_b_1 = 0;
defparam \u_dsa_system|u_seq_core|u_stage2|Mult1~8 .coef_b_2 = 0;
defparam \u_dsa_system|u_seq_core|u_stage2|Mult1~8 .coef_b_3 = 0;
defparam \u_dsa_system|u_seq_core|u_stage2|Mult1~8 .coef_b_4 = 0;
defparam \u_dsa_system|u_seq_core|u_stage2|Mult1~8 .coef_b_5 = 0;
defparam \u_dsa_system|u_seq_core|u_stage2|Mult1~8 .coef_b_6 = 0;
defparam \u_dsa_system|u_seq_core|u_stage2|Mult1~8 .coef_b_7 = 0;
defparam \u_dsa_system|u_seq_core|u_stage2|Mult1~8 .coef_sel_a_clock = "none";
defparam \u_dsa_system|u_seq_core|u_stage2|Mult1~8 .coef_sel_b_clock = "none";
defparam \u_dsa_system|u_seq_core|u_stage2|Mult1~8 .delay_scan_out_ay = "false";
defparam \u_dsa_system|u_seq_core|u_stage2|Mult1~8 .delay_scan_out_by = "false";
defparam \u_dsa_system|u_seq_core|u_stage2|Mult1~8 .enable_double_accum = "false";
defparam \u_dsa_system|u_seq_core|u_stage2|Mult1~8 .load_const_clock = "none";
defparam \u_dsa_system|u_seq_core|u_stage2|Mult1~8 .load_const_value = 0;
defparam \u_dsa_system|u_seq_core|u_stage2|Mult1~8 .mode_sub_location = 0;
defparam \u_dsa_system|u_seq_core|u_stage2|Mult1~8 .negate_clock = "none";
defparam \u_dsa_system|u_seq_core|u_stage2|Mult1~8 .operand_source_max = "input";
defparam \u_dsa_system|u_seq_core|u_stage2|Mult1~8 .operand_source_may = "input";
defparam \u_dsa_system|u_seq_core|u_stage2|Mult1~8 .operand_source_mbx = "input";
defparam \u_dsa_system|u_seq_core|u_stage2|Mult1~8 .operand_source_mby = "input";
defparam \u_dsa_system|u_seq_core|u_stage2|Mult1~8 .operation_mode = "m18x18_full";
defparam \u_dsa_system|u_seq_core|u_stage2|Mult1~8 .output_clock = "none";
defparam \u_dsa_system|u_seq_core|u_stage2|Mult1~8 .preadder_subtract_a = "false";
defparam \u_dsa_system|u_seq_core|u_stage2|Mult1~8 .preadder_subtract_b = "false";
defparam \u_dsa_system|u_seq_core|u_stage2|Mult1~8 .result_a_width = 64;
defparam \u_dsa_system|u_seq_core|u_stage2|Mult1~8 .signed_max = "false";
defparam \u_dsa_system|u_seq_core|u_stage2|Mult1~8 .signed_may = "false";
defparam \u_dsa_system|u_seq_core|u_stage2|Mult1~8 .signed_mbx = "false";
defparam \u_dsa_system|u_seq_core|u_stage2|Mult1~8 .signed_mby = "false";
defparam \u_dsa_system|u_seq_core|u_stage2|Mult1~8 .sub_clock = "none";
defparam \u_dsa_system|u_seq_core|u_stage2|Mult1~8 .use_chainadder = "false";
// synopsys translate_on

// Location: DSP_X20_Y12_N0
cyclonev_mac \u_dsa_system|u_seq_core|u_stage1|Mult1~8 (
	.sub(gnd),
	.negate(gnd),
	.accumulate(gnd),
	.loadconst(gnd),
	.ax({gnd,gnd,gnd,gnd,gnd,gnd,gnd,\u_dsa_system|u_controller|x_acc[7]~DUPLICATE_q ,\u_dsa_system|u_controller|x_acc [6],\u_dsa_system|u_controller|x_acc [5],\u_dsa_system|u_controller|x_acc [4],\u_dsa_system|u_controller|x_acc [3],\u_dsa_system|u_controller|x_acc [2],
\u_dsa_system|u_controller|x_acc [1],\u_dsa_system|u_controller|x_acc[0]~DUPLICATE_q }),
	.ay({\u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w15_n0_mux_dataout~0_combout ,\u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w14_n0_mux_dataout~0_combout ,
\u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w13_n0_mux_dataout~0_combout ,\u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w12_n0_mux_dataout~0_combout ,
\u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w11_n0_mux_dataout~0_combout ,\u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w10_n0_mux_dataout~0_combout ,
\u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w9_n0_mux_dataout~0_combout ,\u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w8_n0_mux_dataout~0_combout ,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.az(26'b00000000000000000000000000),
	.bx(18'b000000000000000000),
	.by(19'b0000000000000000000),
	.bz(18'b000000000000000000),
	.coefsela(3'b000),
	.coefselb(3'b000),
	.clk({gnd,gnd,\CLOCK_50~inputCLKENA0_outclk }),
	.aclr({gnd,gnd}),
	.ena({vcc,vcc,\u_dsa_system|u_controller|row0_data[8]~0_combout }),
	.scanin(27'b000000000000000000000000000),
	.chainin(1'b0),
	.dftout(),
	.resulta(\u_dsa_system|u_seq_core|u_stage1|Mult1~8_RESULTA_bus ),
	.resultb(),
	.scanout(),
	.chainout());
// synopsys translate_off
defparam \u_dsa_system|u_seq_core|u_stage1|Mult1~8 .accumulate_clock = "none";
defparam \u_dsa_system|u_seq_core|u_stage1|Mult1~8 .ax_clock = "none";
defparam \u_dsa_system|u_seq_core|u_stage1|Mult1~8 .ax_width = 15;
defparam \u_dsa_system|u_seq_core|u_stage1|Mult1~8 .ay_scan_in_clock = "0";
defparam \u_dsa_system|u_seq_core|u_stage1|Mult1~8 .ay_scan_in_width = 16;
defparam \u_dsa_system|u_seq_core|u_stage1|Mult1~8 .ay_use_scan_in = "false";
defparam \u_dsa_system|u_seq_core|u_stage1|Mult1~8 .az_clock = "none";
defparam \u_dsa_system|u_seq_core|u_stage1|Mult1~8 .bx_clock = "none";
defparam \u_dsa_system|u_seq_core|u_stage1|Mult1~8 .by_clock = "none";
defparam \u_dsa_system|u_seq_core|u_stage1|Mult1~8 .by_use_scan_in = "false";
defparam \u_dsa_system|u_seq_core|u_stage1|Mult1~8 .bz_clock = "none";
defparam \u_dsa_system|u_seq_core|u_stage1|Mult1~8 .coef_a_0 = 0;
defparam \u_dsa_system|u_seq_core|u_stage1|Mult1~8 .coef_a_1 = 0;
defparam \u_dsa_system|u_seq_core|u_stage1|Mult1~8 .coef_a_2 = 0;
defparam \u_dsa_system|u_seq_core|u_stage1|Mult1~8 .coef_a_3 = 0;
defparam \u_dsa_system|u_seq_core|u_stage1|Mult1~8 .coef_a_4 = 0;
defparam \u_dsa_system|u_seq_core|u_stage1|Mult1~8 .coef_a_5 = 0;
defparam \u_dsa_system|u_seq_core|u_stage1|Mult1~8 .coef_a_6 = 0;
defparam \u_dsa_system|u_seq_core|u_stage1|Mult1~8 .coef_a_7 = 0;
defparam \u_dsa_system|u_seq_core|u_stage1|Mult1~8 .coef_b_0 = 0;
defparam \u_dsa_system|u_seq_core|u_stage1|Mult1~8 .coef_b_1 = 0;
defparam \u_dsa_system|u_seq_core|u_stage1|Mult1~8 .coef_b_2 = 0;
defparam \u_dsa_system|u_seq_core|u_stage1|Mult1~8 .coef_b_3 = 0;
defparam \u_dsa_system|u_seq_core|u_stage1|Mult1~8 .coef_b_4 = 0;
defparam \u_dsa_system|u_seq_core|u_stage1|Mult1~8 .coef_b_5 = 0;
defparam \u_dsa_system|u_seq_core|u_stage1|Mult1~8 .coef_b_6 = 0;
defparam \u_dsa_system|u_seq_core|u_stage1|Mult1~8 .coef_b_7 = 0;
defparam \u_dsa_system|u_seq_core|u_stage1|Mult1~8 .coef_sel_a_clock = "none";
defparam \u_dsa_system|u_seq_core|u_stage1|Mult1~8 .coef_sel_b_clock = "none";
defparam \u_dsa_system|u_seq_core|u_stage1|Mult1~8 .delay_scan_out_ay = "false";
defparam \u_dsa_system|u_seq_core|u_stage1|Mult1~8 .delay_scan_out_by = "false";
defparam \u_dsa_system|u_seq_core|u_stage1|Mult1~8 .enable_double_accum = "false";
defparam \u_dsa_system|u_seq_core|u_stage1|Mult1~8 .load_const_clock = "none";
defparam \u_dsa_system|u_seq_core|u_stage1|Mult1~8 .load_const_value = 0;
defparam \u_dsa_system|u_seq_core|u_stage1|Mult1~8 .mode_sub_location = 0;
defparam \u_dsa_system|u_seq_core|u_stage1|Mult1~8 .negate_clock = "none";
defparam \u_dsa_system|u_seq_core|u_stage1|Mult1~8 .operand_source_max = "input";
defparam \u_dsa_system|u_seq_core|u_stage1|Mult1~8 .operand_source_may = "input";
defparam \u_dsa_system|u_seq_core|u_stage1|Mult1~8 .operand_source_mbx = "input";
defparam \u_dsa_system|u_seq_core|u_stage1|Mult1~8 .operand_source_mby = "input";
defparam \u_dsa_system|u_seq_core|u_stage1|Mult1~8 .operation_mode = "m18x18_full";
defparam \u_dsa_system|u_seq_core|u_stage1|Mult1~8 .output_clock = "none";
defparam \u_dsa_system|u_seq_core|u_stage1|Mult1~8 .preadder_subtract_a = "false";
defparam \u_dsa_system|u_seq_core|u_stage1|Mult1~8 .preadder_subtract_b = "false";
defparam \u_dsa_system|u_seq_core|u_stage1|Mult1~8 .result_a_width = 64;
defparam \u_dsa_system|u_seq_core|u_stage1|Mult1~8 .signed_max = "false";
defparam \u_dsa_system|u_seq_core|u_stage1|Mult1~8 .signed_may = "false";
defparam \u_dsa_system|u_seq_core|u_stage1|Mult1~8 .signed_mbx = "false";
defparam \u_dsa_system|u_seq_core|u_stage1|Mult1~8 .signed_mby = "false";
defparam \u_dsa_system|u_seq_core|u_stage1|Mult1~8 .sub_clock = "none";
defparam \u_dsa_system|u_seq_core|u_stage1|Mult1~8 .use_chainadder = "false";
// synopsys translate_on

// Location: DSP_X20_Y8_N0
cyclonev_mac \u_dsa_system|u_seq_core|u_stage1|Mult0~8 (
	.sub(gnd),
	.negate(gnd),
	.accumulate(gnd),
	.loadconst(gnd),
	.ax({\u_dsa_system|u_seq_core|u_stage1|Add0~41_sumout ,\u_dsa_system|u_seq_core|u_stage1|Add0~41_sumout ,\u_dsa_system|u_seq_core|u_stage1|Add0~41_sumout ,\u_dsa_system|u_seq_core|u_stage1|Add0~41_sumout ,\u_dsa_system|u_seq_core|u_stage1|Add0~41_sumout ,
\u_dsa_system|u_seq_core|u_stage1|Add0~41_sumout ,\u_dsa_system|u_seq_core|u_stage1|Add0~37_sumout ,\u_dsa_system|u_seq_core|u_stage1|Add0~33_sumout ,\u_dsa_system|u_seq_core|u_stage1|Add0~29_sumout ,\u_dsa_system|u_seq_core|u_stage1|Add0~25_sumout ,
\u_dsa_system|u_seq_core|u_stage1|Add0~21_sumout ,\u_dsa_system|u_seq_core|u_stage1|Add0~17_sumout ,\u_dsa_system|u_seq_core|u_stage1|Add0~13_sumout ,\u_dsa_system|u_seq_core|u_stage1|Add0~9_sumout ,\u_dsa_system|u_seq_core|u_stage1|Add0~5_sumout ,
\u_dsa_system|u_seq_core|u_stage1|Add0~1_sumout }),
	.ay({\u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout ,\u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout ,
\u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout ,\u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout ,
\u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout ,\u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout ,
\u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout ,\u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout ,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.az(26'b00000000000000000000000000),
	.bx(18'b000000000000000000),
	.by(19'b0000000000000000000),
	.bz(18'b000000000000000000),
	.coefsela(3'b000),
	.coefselb(3'b000),
	.clk({gnd,gnd,\CLOCK_50~inputCLKENA0_outclk }),
	.aclr({gnd,gnd}),
	.ena({vcc,vcc,\u_dsa_system|u_controller|row0_data[8]~0_combout }),
	.scanin(27'b000000000000000000000000000),
	.chainin(1'b0),
	.dftout(),
	.resulta(\u_dsa_system|u_seq_core|u_stage1|Mult0~8_RESULTA_bus ),
	.resultb(),
	.scanout(),
	.chainout());
// synopsys translate_off
defparam \u_dsa_system|u_seq_core|u_stage1|Mult0~8 .accumulate_clock = "none";
defparam \u_dsa_system|u_seq_core|u_stage1|Mult0~8 .ax_clock = "none";
defparam \u_dsa_system|u_seq_core|u_stage1|Mult0~8 .ax_width = 16;
defparam \u_dsa_system|u_seq_core|u_stage1|Mult0~8 .ay_scan_in_clock = "0";
defparam \u_dsa_system|u_seq_core|u_stage1|Mult0~8 .ay_scan_in_width = 16;
defparam \u_dsa_system|u_seq_core|u_stage1|Mult0~8 .ay_use_scan_in = "false";
defparam \u_dsa_system|u_seq_core|u_stage1|Mult0~8 .az_clock = "none";
defparam \u_dsa_system|u_seq_core|u_stage1|Mult0~8 .bx_clock = "none";
defparam \u_dsa_system|u_seq_core|u_stage1|Mult0~8 .by_clock = "none";
defparam \u_dsa_system|u_seq_core|u_stage1|Mult0~8 .by_use_scan_in = "false";
defparam \u_dsa_system|u_seq_core|u_stage1|Mult0~8 .bz_clock = "none";
defparam \u_dsa_system|u_seq_core|u_stage1|Mult0~8 .coef_a_0 = 0;
defparam \u_dsa_system|u_seq_core|u_stage1|Mult0~8 .coef_a_1 = 0;
defparam \u_dsa_system|u_seq_core|u_stage1|Mult0~8 .coef_a_2 = 0;
defparam \u_dsa_system|u_seq_core|u_stage1|Mult0~8 .coef_a_3 = 0;
defparam \u_dsa_system|u_seq_core|u_stage1|Mult0~8 .coef_a_4 = 0;
defparam \u_dsa_system|u_seq_core|u_stage1|Mult0~8 .coef_a_5 = 0;
defparam \u_dsa_system|u_seq_core|u_stage1|Mult0~8 .coef_a_6 = 0;
defparam \u_dsa_system|u_seq_core|u_stage1|Mult0~8 .coef_a_7 = 0;
defparam \u_dsa_system|u_seq_core|u_stage1|Mult0~8 .coef_b_0 = 0;
defparam \u_dsa_system|u_seq_core|u_stage1|Mult0~8 .coef_b_1 = 0;
defparam \u_dsa_system|u_seq_core|u_stage1|Mult0~8 .coef_b_2 = 0;
defparam \u_dsa_system|u_seq_core|u_stage1|Mult0~8 .coef_b_3 = 0;
defparam \u_dsa_system|u_seq_core|u_stage1|Mult0~8 .coef_b_4 = 0;
defparam \u_dsa_system|u_seq_core|u_stage1|Mult0~8 .coef_b_5 = 0;
defparam \u_dsa_system|u_seq_core|u_stage1|Mult0~8 .coef_b_6 = 0;
defparam \u_dsa_system|u_seq_core|u_stage1|Mult0~8 .coef_b_7 = 0;
defparam \u_dsa_system|u_seq_core|u_stage1|Mult0~8 .coef_sel_a_clock = "none";
defparam \u_dsa_system|u_seq_core|u_stage1|Mult0~8 .coef_sel_b_clock = "none";
defparam \u_dsa_system|u_seq_core|u_stage1|Mult0~8 .delay_scan_out_ay = "false";
defparam \u_dsa_system|u_seq_core|u_stage1|Mult0~8 .delay_scan_out_by = "false";
defparam \u_dsa_system|u_seq_core|u_stage1|Mult0~8 .enable_double_accum = "false";
defparam \u_dsa_system|u_seq_core|u_stage1|Mult0~8 .load_const_clock = "none";
defparam \u_dsa_system|u_seq_core|u_stage1|Mult0~8 .load_const_value = 0;
defparam \u_dsa_system|u_seq_core|u_stage1|Mult0~8 .mode_sub_location = 0;
defparam \u_dsa_system|u_seq_core|u_stage1|Mult0~8 .negate_clock = "none";
defparam \u_dsa_system|u_seq_core|u_stage1|Mult0~8 .operand_source_max = "input";
defparam \u_dsa_system|u_seq_core|u_stage1|Mult0~8 .operand_source_may = "input";
defparam \u_dsa_system|u_seq_core|u_stage1|Mult0~8 .operand_source_mbx = "input";
defparam \u_dsa_system|u_seq_core|u_stage1|Mult0~8 .operand_source_mby = "input";
defparam \u_dsa_system|u_seq_core|u_stage1|Mult0~8 .operation_mode = "m18x18_full";
defparam \u_dsa_system|u_seq_core|u_stage1|Mult0~8 .output_clock = "none";
defparam \u_dsa_system|u_seq_core|u_stage1|Mult0~8 .preadder_subtract_a = "false";
defparam \u_dsa_system|u_seq_core|u_stage1|Mult0~8 .preadder_subtract_b = "false";
defparam \u_dsa_system|u_seq_core|u_stage1|Mult0~8 .result_a_width = 64;
defparam \u_dsa_system|u_seq_core|u_stage1|Mult0~8 .signed_max = "false";
defparam \u_dsa_system|u_seq_core|u_stage1|Mult0~8 .signed_may = "false";
defparam \u_dsa_system|u_seq_core|u_stage1|Mult0~8 .signed_mbx = "false";
defparam \u_dsa_system|u_seq_core|u_stage1|Mult0~8 .signed_mby = "false";
defparam \u_dsa_system|u_seq_core|u_stage1|Mult0~8 .sub_clock = "none";
defparam \u_dsa_system|u_seq_core|u_stage1|Mult0~8 .use_chainadder = "false";
// synopsys translate_on

// Location: LABCELL_X19_Y12_N0
cyclonev_lcell_comb \u_dsa_system|u_seq_core|u_stage1|Add1~1 (
// Equation(s):
// \u_dsa_system|u_seq_core|u_stage1|Add1~1_sumout  = SUM(( \u_dsa_system|u_seq_core|u_stage1|mul2_x [8] ) + ( \u_dsa_system|u_seq_core|u_stage1|mul1_x [8] ) + ( !VCC ))
// \u_dsa_system|u_seq_core|u_stage1|Add1~2  = CARRY(( \u_dsa_system|u_seq_core|u_stage1|mul2_x [8] ) + ( \u_dsa_system|u_seq_core|u_stage1|mul1_x [8] ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_dsa_system|u_seq_core|u_stage1|mul2_x [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_dsa_system|u_seq_core|u_stage1|mul1_x [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\u_dsa_system|u_seq_core|u_stage1|Add1~1_sumout ),
	.cout(\u_dsa_system|u_seq_core|u_stage1|Add1~2 ),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_seq_core|u_stage1|Add1~1 .extended_lut = "off";
defparam \u_dsa_system|u_seq_core|u_stage1|Add1~1 .lut_mask = 64'h0000FF0000000F0F;
defparam \u_dsa_system|u_seq_core|u_stage1|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y12_N3
cyclonev_lcell_comb \u_dsa_system|u_seq_core|u_stage1|Add1~5 (
// Equation(s):
// \u_dsa_system|u_seq_core|u_stage1|Add1~5_sumout  = SUM(( \u_dsa_system|u_seq_core|u_stage1|mul2_x [9] ) + ( \u_dsa_system|u_seq_core|u_stage1|mul1_x [9] ) + ( \u_dsa_system|u_seq_core|u_stage1|Add1~2  ))
// \u_dsa_system|u_seq_core|u_stage1|Add1~6  = CARRY(( \u_dsa_system|u_seq_core|u_stage1|mul2_x [9] ) + ( \u_dsa_system|u_seq_core|u_stage1|mul1_x [9] ) + ( \u_dsa_system|u_seq_core|u_stage1|Add1~2  ))

	.dataa(!\u_dsa_system|u_seq_core|u_stage1|mul2_x [9]),
	.datab(gnd),
	.datac(!\u_dsa_system|u_seq_core|u_stage1|mul1_x [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_dsa_system|u_seq_core|u_stage1|Add1~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_dsa_system|u_seq_core|u_stage1|Add1~5_sumout ),
	.cout(\u_dsa_system|u_seq_core|u_stage1|Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_seq_core|u_stage1|Add1~5 .extended_lut = "off";
defparam \u_dsa_system|u_seq_core|u_stage1|Add1~5 .lut_mask = 64'h0000F0F000005555;
defparam \u_dsa_system|u_seq_core|u_stage1|Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y12_N6
cyclonev_lcell_comb \u_dsa_system|u_seq_core|u_stage1|Add1~9 (
// Equation(s):
// \u_dsa_system|u_seq_core|u_stage1|Add1~9_sumout  = SUM(( \u_dsa_system|u_seq_core|u_stage1|mul2_x [10] ) + ( \u_dsa_system|u_seq_core|u_stage1|mul1_x [10] ) + ( \u_dsa_system|u_seq_core|u_stage1|Add1~6  ))
// \u_dsa_system|u_seq_core|u_stage1|Add1~10  = CARRY(( \u_dsa_system|u_seq_core|u_stage1|mul2_x [10] ) + ( \u_dsa_system|u_seq_core|u_stage1|mul1_x [10] ) + ( \u_dsa_system|u_seq_core|u_stage1|Add1~6  ))

	.dataa(gnd),
	.datab(!\u_dsa_system|u_seq_core|u_stage1|mul1_x [10]),
	.datac(!\u_dsa_system|u_seq_core|u_stage1|mul2_x [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_dsa_system|u_seq_core|u_stage1|Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_dsa_system|u_seq_core|u_stage1|Add1~9_sumout ),
	.cout(\u_dsa_system|u_seq_core|u_stage1|Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_seq_core|u_stage1|Add1~9 .extended_lut = "off";
defparam \u_dsa_system|u_seq_core|u_stage1|Add1~9 .lut_mask = 64'h0000CCCC00000F0F;
defparam \u_dsa_system|u_seq_core|u_stage1|Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y12_N9
cyclonev_lcell_comb \u_dsa_system|u_seq_core|u_stage1|Add1~13 (
// Equation(s):
// \u_dsa_system|u_seq_core|u_stage1|Add1~13_sumout  = SUM(( \u_dsa_system|u_seq_core|u_stage1|mul2_x [11] ) + ( \u_dsa_system|u_seq_core|u_stage1|mul1_x [11] ) + ( \u_dsa_system|u_seq_core|u_stage1|Add1~10  ))
// \u_dsa_system|u_seq_core|u_stage1|Add1~14  = CARRY(( \u_dsa_system|u_seq_core|u_stage1|mul2_x [11] ) + ( \u_dsa_system|u_seq_core|u_stage1|mul1_x [11] ) + ( \u_dsa_system|u_seq_core|u_stage1|Add1~10  ))

	.dataa(!\u_dsa_system|u_seq_core|u_stage1|mul1_x [11]),
	.datab(gnd),
	.datac(!\u_dsa_system|u_seq_core|u_stage1|mul2_x [11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_dsa_system|u_seq_core|u_stage1|Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_dsa_system|u_seq_core|u_stage1|Add1~13_sumout ),
	.cout(\u_dsa_system|u_seq_core|u_stage1|Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_seq_core|u_stage1|Add1~13 .extended_lut = "off";
defparam \u_dsa_system|u_seq_core|u_stage1|Add1~13 .lut_mask = 64'h0000AAAA00000F0F;
defparam \u_dsa_system|u_seq_core|u_stage1|Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y12_N12
cyclonev_lcell_comb \u_dsa_system|u_seq_core|u_stage1|Add1~17 (
// Equation(s):
// \u_dsa_system|u_seq_core|u_stage1|Add1~17_sumout  = SUM(( \u_dsa_system|u_seq_core|u_stage1|mul2_x [12] ) + ( \u_dsa_system|u_seq_core|u_stage1|mul1_x [12] ) + ( \u_dsa_system|u_seq_core|u_stage1|Add1~14  ))
// \u_dsa_system|u_seq_core|u_stage1|Add1~18  = CARRY(( \u_dsa_system|u_seq_core|u_stage1|mul2_x [12] ) + ( \u_dsa_system|u_seq_core|u_stage1|mul1_x [12] ) + ( \u_dsa_system|u_seq_core|u_stage1|Add1~14  ))

	.dataa(gnd),
	.datab(!\u_dsa_system|u_seq_core|u_stage1|mul1_x [12]),
	.datac(gnd),
	.datad(!\u_dsa_system|u_seq_core|u_stage1|mul2_x [12]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_dsa_system|u_seq_core|u_stage1|Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_dsa_system|u_seq_core|u_stage1|Add1~17_sumout ),
	.cout(\u_dsa_system|u_seq_core|u_stage1|Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_seq_core|u_stage1|Add1~17 .extended_lut = "off";
defparam \u_dsa_system|u_seq_core|u_stage1|Add1~17 .lut_mask = 64'h0000CCCC000000FF;
defparam \u_dsa_system|u_seq_core|u_stage1|Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y12_N15
cyclonev_lcell_comb \u_dsa_system|u_seq_core|u_stage1|Add1~21 (
// Equation(s):
// \u_dsa_system|u_seq_core|u_stage1|Add1~21_sumout  = SUM(( \u_dsa_system|u_seq_core|u_stage1|mul2_x [13] ) + ( \u_dsa_system|u_seq_core|u_stage1|mul1_x [13] ) + ( \u_dsa_system|u_seq_core|u_stage1|Add1~18  ))
// \u_dsa_system|u_seq_core|u_stage1|Add1~22  = CARRY(( \u_dsa_system|u_seq_core|u_stage1|mul2_x [13] ) + ( \u_dsa_system|u_seq_core|u_stage1|mul1_x [13] ) + ( \u_dsa_system|u_seq_core|u_stage1|Add1~18  ))

	.dataa(!\u_dsa_system|u_seq_core|u_stage1|mul1_x [13]),
	.datab(gnd),
	.datac(!\u_dsa_system|u_seq_core|u_stage1|mul2_x [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_dsa_system|u_seq_core|u_stage1|Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_dsa_system|u_seq_core|u_stage1|Add1~21_sumout ),
	.cout(\u_dsa_system|u_seq_core|u_stage1|Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_seq_core|u_stage1|Add1~21 .extended_lut = "off";
defparam \u_dsa_system|u_seq_core|u_stage1|Add1~21 .lut_mask = 64'h0000AAAA00000F0F;
defparam \u_dsa_system|u_seq_core|u_stage1|Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y12_N18
cyclonev_lcell_comb \u_dsa_system|u_seq_core|u_stage1|Add1~25 (
// Equation(s):
// \u_dsa_system|u_seq_core|u_stage1|Add1~25_sumout  = SUM(( \u_dsa_system|u_seq_core|u_stage1|mul2_x [14] ) + ( \u_dsa_system|u_seq_core|u_stage1|mul1_x [14] ) + ( \u_dsa_system|u_seq_core|u_stage1|Add1~22  ))
// \u_dsa_system|u_seq_core|u_stage1|Add1~26  = CARRY(( \u_dsa_system|u_seq_core|u_stage1|mul2_x [14] ) + ( \u_dsa_system|u_seq_core|u_stage1|mul1_x [14] ) + ( \u_dsa_system|u_seq_core|u_stage1|Add1~22  ))

	.dataa(gnd),
	.datab(!\u_dsa_system|u_seq_core|u_stage1|mul1_x [14]),
	.datac(!\u_dsa_system|u_seq_core|u_stage1|mul2_x [14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_dsa_system|u_seq_core|u_stage1|Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_dsa_system|u_seq_core|u_stage1|Add1~25_sumout ),
	.cout(\u_dsa_system|u_seq_core|u_stage1|Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_seq_core|u_stage1|Add1~25 .extended_lut = "off";
defparam \u_dsa_system|u_seq_core|u_stage1|Add1~25 .lut_mask = 64'h0000CCCC00000F0F;
defparam \u_dsa_system|u_seq_core|u_stage1|Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y12_N21
cyclonev_lcell_comb \u_dsa_system|u_seq_core|u_stage1|Add1~29 (
// Equation(s):
// \u_dsa_system|u_seq_core|u_stage1|Add1~29_sumout  = SUM(( \u_dsa_system|u_seq_core|u_stage1|mul1_x [15] ) + ( \u_dsa_system|u_seq_core|u_stage1|mul2_x [15] ) + ( \u_dsa_system|u_seq_core|u_stage1|Add1~26  ))
// \u_dsa_system|u_seq_core|u_stage1|Add1~30  = CARRY(( \u_dsa_system|u_seq_core|u_stage1|mul1_x [15] ) + ( \u_dsa_system|u_seq_core|u_stage1|mul2_x [15] ) + ( \u_dsa_system|u_seq_core|u_stage1|Add1~26  ))

	.dataa(!\u_dsa_system|u_seq_core|u_stage1|mul1_x [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_dsa_system|u_seq_core|u_stage1|mul2_x [15]),
	.datag(gnd),
	.cin(\u_dsa_system|u_seq_core|u_stage1|Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_dsa_system|u_seq_core|u_stage1|Add1~29_sumout ),
	.cout(\u_dsa_system|u_seq_core|u_stage1|Add1~30 ),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_seq_core|u_stage1|Add1~29 .extended_lut = "off";
defparam \u_dsa_system|u_seq_core|u_stage1|Add1~29 .lut_mask = 64'h0000FF0000005555;
defparam \u_dsa_system|u_seq_core|u_stage1|Add1~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y12_N24
cyclonev_lcell_comb \u_dsa_system|u_seq_core|u_stage1|Add1~33 (
// Equation(s):
// \u_dsa_system|u_seq_core|u_stage1|Add1~33_sumout  = SUM(( \u_dsa_system|u_seq_core|u_stage1|mul1_x [16] ) + ( \u_dsa_system|u_seq_core|u_stage1|mul2_x [16] ) + ( \u_dsa_system|u_seq_core|u_stage1|Add1~30  ))
// \u_dsa_system|u_seq_core|u_stage1|Add1~34  = CARRY(( \u_dsa_system|u_seq_core|u_stage1|mul1_x [16] ) + ( \u_dsa_system|u_seq_core|u_stage1|mul2_x [16] ) + ( \u_dsa_system|u_seq_core|u_stage1|Add1~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_dsa_system|u_seq_core|u_stage1|mul1_x [16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_dsa_system|u_seq_core|u_stage1|mul2_x [16]),
	.datag(gnd),
	.cin(\u_dsa_system|u_seq_core|u_stage1|Add1~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_dsa_system|u_seq_core|u_stage1|Add1~33_sumout ),
	.cout(\u_dsa_system|u_seq_core|u_stage1|Add1~34 ),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_seq_core|u_stage1|Add1~33 .extended_lut = "off";
defparam \u_dsa_system|u_seq_core|u_stage1|Add1~33 .lut_mask = 64'h0000FF0000000F0F;
defparam \u_dsa_system|u_seq_core|u_stage1|Add1~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y12_N27
cyclonev_lcell_comb \u_dsa_system|u_seq_core|u_stage1|Add1~37 (
// Equation(s):
// \u_dsa_system|u_seq_core|u_stage1|Add1~37_sumout  = SUM(( \u_dsa_system|u_seq_core|u_stage1|mul2_x [17] ) + ( \u_dsa_system|u_seq_core|u_stage1|mul1_x [17] ) + ( \u_dsa_system|u_seq_core|u_stage1|Add1~34  ))
// \u_dsa_system|u_seq_core|u_stage1|Add1~38  = CARRY(( \u_dsa_system|u_seq_core|u_stage1|mul2_x [17] ) + ( \u_dsa_system|u_seq_core|u_stage1|mul1_x [17] ) + ( \u_dsa_system|u_seq_core|u_stage1|Add1~34  ))

	.dataa(gnd),
	.datab(!\u_dsa_system|u_seq_core|u_stage1|mul1_x [17]),
	.datac(!\u_dsa_system|u_seq_core|u_stage1|mul2_x [17]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_dsa_system|u_seq_core|u_stage1|Add1~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_dsa_system|u_seq_core|u_stage1|Add1~37_sumout ),
	.cout(\u_dsa_system|u_seq_core|u_stage1|Add1~38 ),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_seq_core|u_stage1|Add1~37 .extended_lut = "off";
defparam \u_dsa_system|u_seq_core|u_stage1|Add1~37 .lut_mask = 64'h0000CCCC00000F0F;
defparam \u_dsa_system|u_seq_core|u_stage1|Add1~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y12_N30
cyclonev_lcell_comb \u_dsa_system|u_seq_core|u_stage1|Add1~41 (
// Equation(s):
// \u_dsa_system|u_seq_core|u_stage1|Add1~41_sumout  = SUM(( \u_dsa_system|u_seq_core|u_stage1|mul1_x [18] ) + ( \u_dsa_system|u_seq_core|u_stage1|mul2_x [18] ) + ( \u_dsa_system|u_seq_core|u_stage1|Add1~38  ))
// \u_dsa_system|u_seq_core|u_stage1|Add1~42  = CARRY(( \u_dsa_system|u_seq_core|u_stage1|mul1_x [18] ) + ( \u_dsa_system|u_seq_core|u_stage1|mul2_x [18] ) + ( \u_dsa_system|u_seq_core|u_stage1|Add1~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_dsa_system|u_seq_core|u_stage1|mul2_x [18]),
	.datad(!\u_dsa_system|u_seq_core|u_stage1|mul1_x [18]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_dsa_system|u_seq_core|u_stage1|Add1~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_dsa_system|u_seq_core|u_stage1|Add1~41_sumout ),
	.cout(\u_dsa_system|u_seq_core|u_stage1|Add1~42 ),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_seq_core|u_stage1|Add1~41 .extended_lut = "off";
defparam \u_dsa_system|u_seq_core|u_stage1|Add1~41 .lut_mask = 64'h0000F0F0000000FF;
defparam \u_dsa_system|u_seq_core|u_stage1|Add1~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y12_N33
cyclonev_lcell_comb \u_dsa_system|u_seq_core|u_stage1|Add1~45 (
// Equation(s):
// \u_dsa_system|u_seq_core|u_stage1|Add1~45_sumout  = SUM(( \u_dsa_system|u_seq_core|u_stage1|mul2_x [19] ) + ( \u_dsa_system|u_seq_core|u_stage1|mul1_x [19] ) + ( \u_dsa_system|u_seq_core|u_stage1|Add1~42  ))
// \u_dsa_system|u_seq_core|u_stage1|Add1~46  = CARRY(( \u_dsa_system|u_seq_core|u_stage1|mul2_x [19] ) + ( \u_dsa_system|u_seq_core|u_stage1|mul1_x [19] ) + ( \u_dsa_system|u_seq_core|u_stage1|Add1~42  ))

	.dataa(!\u_dsa_system|u_seq_core|u_stage1|mul2_x [19]),
	.datab(gnd),
	.datac(!\u_dsa_system|u_seq_core|u_stage1|mul1_x [19]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_dsa_system|u_seq_core|u_stage1|Add1~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_dsa_system|u_seq_core|u_stage1|Add1~45_sumout ),
	.cout(\u_dsa_system|u_seq_core|u_stage1|Add1~46 ),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_seq_core|u_stage1|Add1~45 .extended_lut = "off";
defparam \u_dsa_system|u_seq_core|u_stage1|Add1~45 .lut_mask = 64'h0000F0F000005555;
defparam \u_dsa_system|u_seq_core|u_stage1|Add1~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y12_N36
cyclonev_lcell_comb \u_dsa_system|u_seq_core|u_stage1|Add1~49 (
// Equation(s):
// \u_dsa_system|u_seq_core|u_stage1|Add1~49_sumout  = SUM(( \u_dsa_system|u_seq_core|u_stage1|mul2_x [20] ) + ( \u_dsa_system|u_seq_core|u_stage1|mul1_x [20] ) + ( \u_dsa_system|u_seq_core|u_stage1|Add1~46  ))
// \u_dsa_system|u_seq_core|u_stage1|Add1~50  = CARRY(( \u_dsa_system|u_seq_core|u_stage1|mul2_x [20] ) + ( \u_dsa_system|u_seq_core|u_stage1|mul1_x [20] ) + ( \u_dsa_system|u_seq_core|u_stage1|Add1~46  ))

	.dataa(!\u_dsa_system|u_seq_core|u_stage1|mul1_x [20]),
	.datab(gnd),
	.datac(!\u_dsa_system|u_seq_core|u_stage1|mul2_x [20]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_dsa_system|u_seq_core|u_stage1|Add1~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_dsa_system|u_seq_core|u_stage1|Add1~49_sumout ),
	.cout(\u_dsa_system|u_seq_core|u_stage1|Add1~50 ),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_seq_core|u_stage1|Add1~49 .extended_lut = "off";
defparam \u_dsa_system|u_seq_core|u_stage1|Add1~49 .lut_mask = 64'h0000AAAA00000F0F;
defparam \u_dsa_system|u_seq_core|u_stage1|Add1~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y12_N39
cyclonev_lcell_comb \u_dsa_system|u_seq_core|u_stage1|Add1~53 (
// Equation(s):
// \u_dsa_system|u_seq_core|u_stage1|Add1~53_sumout  = SUM(( \u_dsa_system|u_seq_core|u_stage1|mul2_x [21] ) + ( \u_dsa_system|u_seq_core|u_stage1|mul1_x [21] ) + ( \u_dsa_system|u_seq_core|u_stage1|Add1~50  ))
// \u_dsa_system|u_seq_core|u_stage1|Add1~54  = CARRY(( \u_dsa_system|u_seq_core|u_stage1|mul2_x [21] ) + ( \u_dsa_system|u_seq_core|u_stage1|mul1_x [21] ) + ( \u_dsa_system|u_seq_core|u_stage1|Add1~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_dsa_system|u_seq_core|u_stage1|mul1_x [21]),
	.datad(!\u_dsa_system|u_seq_core|u_stage1|mul2_x [21]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_dsa_system|u_seq_core|u_stage1|Add1~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_dsa_system|u_seq_core|u_stage1|Add1~53_sumout ),
	.cout(\u_dsa_system|u_seq_core|u_stage1|Add1~54 ),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_seq_core|u_stage1|Add1~53 .extended_lut = "off";
defparam \u_dsa_system|u_seq_core|u_stage1|Add1~53 .lut_mask = 64'h0000F0F0000000FF;
defparam \u_dsa_system|u_seq_core|u_stage1|Add1~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y12_N42
cyclonev_lcell_comb \u_dsa_system|u_seq_core|u_stage1|Add1~57 (
// Equation(s):
// \u_dsa_system|u_seq_core|u_stage1|Add1~57_sumout  = SUM(( \u_dsa_system|u_seq_core|u_stage1|mul2_x [22] ) + ( \u_dsa_system|u_seq_core|u_stage1|mul1_x [22] ) + ( \u_dsa_system|u_seq_core|u_stage1|Add1~54  ))
// \u_dsa_system|u_seq_core|u_stage1|Add1~58  = CARRY(( \u_dsa_system|u_seq_core|u_stage1|mul2_x [22] ) + ( \u_dsa_system|u_seq_core|u_stage1|mul1_x [22] ) + ( \u_dsa_system|u_seq_core|u_stage1|Add1~54  ))

	.dataa(gnd),
	.datab(!\u_dsa_system|u_seq_core|u_stage1|mul2_x [22]),
	.datac(!\u_dsa_system|u_seq_core|u_stage1|mul1_x [22]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_dsa_system|u_seq_core|u_stage1|Add1~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_dsa_system|u_seq_core|u_stage1|Add1~57_sumout ),
	.cout(\u_dsa_system|u_seq_core|u_stage1|Add1~58 ),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_seq_core|u_stage1|Add1~57 .extended_lut = "off";
defparam \u_dsa_system|u_seq_core|u_stage1|Add1~57 .lut_mask = 64'h0000F0F000003333;
defparam \u_dsa_system|u_seq_core|u_stage1|Add1~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y12_N45
cyclonev_lcell_comb \u_dsa_system|u_seq_core|u_stage1|Add1~61 (
// Equation(s):
// \u_dsa_system|u_seq_core|u_stage1|Add1~61_sumout  = SUM(( \u_dsa_system|u_seq_core|u_stage1|mul2_x [23] ) + ( \u_dsa_system|u_seq_core|u_stage1|mul1_x [23] ) + ( \u_dsa_system|u_seq_core|u_stage1|Add1~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_dsa_system|u_seq_core|u_stage1|mul1_x [23]),
	.datad(!\u_dsa_system|u_seq_core|u_stage1|mul2_x [23]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_dsa_system|u_seq_core|u_stage1|Add1~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_dsa_system|u_seq_core|u_stage1|Add1~61_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_seq_core|u_stage1|Add1~61 .extended_lut = "off";
defparam \u_dsa_system|u_seq_core|u_stage1|Add1~61 .lut_mask = 64'h0000F0F0000000FF;
defparam \u_dsa_system|u_seq_core|u_stage1|Add1~61 .shared_arith = "off";
// synopsys translate_on

// Location: DSP_X20_Y16_N0
cyclonev_mac \u_dsa_system|u_seq_core|u_stage2|Mult0~8 (
	.sub(gnd),
	.negate(gnd),
	.accumulate(gnd),
	.loadconst(gnd),
	.ax({\u_dsa_system|u_seq_core|u_stage2|Add0~37_sumout ,\u_dsa_system|u_seq_core|u_stage2|Add0~37_sumout ,\u_dsa_system|u_seq_core|u_stage2|Add0~37_sumout ,\u_dsa_system|u_seq_core|u_stage2|Add0~37_sumout ,\u_dsa_system|u_seq_core|u_stage2|Add0~37_sumout ,
\u_dsa_system|u_seq_core|u_stage2|Add0~37_sumout ,\u_dsa_system|u_seq_core|u_stage2|Add0~33_sumout ,\u_dsa_system|u_seq_core|u_stage2|Add0~29_sumout ,\u_dsa_system|u_seq_core|u_stage2|Add0~25_sumout ,\u_dsa_system|u_seq_core|u_stage2|Add0~21_sumout ,
\u_dsa_system|u_seq_core|u_stage2|Add0~17_sumout ,\u_dsa_system|u_seq_core|u_stage2|Add0~13_sumout ,\u_dsa_system|u_seq_core|u_stage2|Add0~9_sumout ,\u_dsa_system|u_seq_core|u_stage2|Add0~5_sumout ,\u_dsa_system|u_seq_core|u_stage2|Add0~1_sumout ,
\u_dsa_system|u_seq_core|u_stage1|o_wy_q[0]~_Duplicate_5_q }),
	.ay({\u_dsa_system|u_seq_core|u_stage1|Add1~61_sumout ,\u_dsa_system|u_seq_core|u_stage1|Add1~57_sumout ,\u_dsa_system|u_seq_core|u_stage1|Add1~53_sumout ,\u_dsa_system|u_seq_core|u_stage1|Add1~49_sumout ,\u_dsa_system|u_seq_core|u_stage1|Add1~45_sumout ,
\u_dsa_system|u_seq_core|u_stage1|Add1~41_sumout ,\u_dsa_system|u_seq_core|u_stage1|Add1~37_sumout ,\u_dsa_system|u_seq_core|u_stage1|Add1~33_sumout ,\u_dsa_system|u_seq_core|u_stage1|Add1~29_sumout ,\u_dsa_system|u_seq_core|u_stage1|Add1~25_sumout ,
\u_dsa_system|u_seq_core|u_stage1|Add1~21_sumout ,\u_dsa_system|u_seq_core|u_stage1|Add1~17_sumout ,\u_dsa_system|u_seq_core|u_stage1|Add1~13_sumout ,\u_dsa_system|u_seq_core|u_stage1|Add1~9_sumout ,\u_dsa_system|u_seq_core|u_stage1|Add1~5_sumout ,
\u_dsa_system|u_seq_core|u_stage1|Add1~1_sumout }),
	.az(26'b00000000000000000000000000),
	.bx(18'b000000000000000000),
	.by(19'b0000000000000000000),
	.bz(18'b000000000000000000),
	.coefsela(3'b000),
	.coefselb(3'b000),
	.clk({gnd,gnd,\CLOCK_50~inputCLKENA0_outclk }),
	.aclr({gnd,!\KEY[2]~inputCLKENA0_outclk }),
	.ena({vcc,vcc,vcc}),
	.scanin(27'b000000000000000000000000000),
	.chainin(1'b0),
	.dftout(),
	.resulta(\u_dsa_system|u_seq_core|u_stage2|Mult0~8_RESULTA_bus ),
	.resultb(),
	.scanout(),
	.chainout());
// synopsys translate_off
defparam \u_dsa_system|u_seq_core|u_stage2|Mult0~8 .accumulate_clock = "none";
defparam \u_dsa_system|u_seq_core|u_stage2|Mult0~8 .ax_clock = "none";
defparam \u_dsa_system|u_seq_core|u_stage2|Mult0~8 .ax_width = 16;
defparam \u_dsa_system|u_seq_core|u_stage2|Mult0~8 .ay_scan_in_clock = "0";
defparam \u_dsa_system|u_seq_core|u_stage2|Mult0~8 .ay_scan_in_width = 16;
defparam \u_dsa_system|u_seq_core|u_stage2|Mult0~8 .ay_use_scan_in = "false";
defparam \u_dsa_system|u_seq_core|u_stage2|Mult0~8 .az_clock = "none";
defparam \u_dsa_system|u_seq_core|u_stage2|Mult0~8 .bx_clock = "none";
defparam \u_dsa_system|u_seq_core|u_stage2|Mult0~8 .by_clock = "none";
defparam \u_dsa_system|u_seq_core|u_stage2|Mult0~8 .by_use_scan_in = "false";
defparam \u_dsa_system|u_seq_core|u_stage2|Mult0~8 .bz_clock = "none";
defparam \u_dsa_system|u_seq_core|u_stage2|Mult0~8 .coef_a_0 = 0;
defparam \u_dsa_system|u_seq_core|u_stage2|Mult0~8 .coef_a_1 = 0;
defparam \u_dsa_system|u_seq_core|u_stage2|Mult0~8 .coef_a_2 = 0;
defparam \u_dsa_system|u_seq_core|u_stage2|Mult0~8 .coef_a_3 = 0;
defparam \u_dsa_system|u_seq_core|u_stage2|Mult0~8 .coef_a_4 = 0;
defparam \u_dsa_system|u_seq_core|u_stage2|Mult0~8 .coef_a_5 = 0;
defparam \u_dsa_system|u_seq_core|u_stage2|Mult0~8 .coef_a_6 = 0;
defparam \u_dsa_system|u_seq_core|u_stage2|Mult0~8 .coef_a_7 = 0;
defparam \u_dsa_system|u_seq_core|u_stage2|Mult0~8 .coef_b_0 = 0;
defparam \u_dsa_system|u_seq_core|u_stage2|Mult0~8 .coef_b_1 = 0;
defparam \u_dsa_system|u_seq_core|u_stage2|Mult0~8 .coef_b_2 = 0;
defparam \u_dsa_system|u_seq_core|u_stage2|Mult0~8 .coef_b_3 = 0;
defparam \u_dsa_system|u_seq_core|u_stage2|Mult0~8 .coef_b_4 = 0;
defparam \u_dsa_system|u_seq_core|u_stage2|Mult0~8 .coef_b_5 = 0;
defparam \u_dsa_system|u_seq_core|u_stage2|Mult0~8 .coef_b_6 = 0;
defparam \u_dsa_system|u_seq_core|u_stage2|Mult0~8 .coef_b_7 = 0;
defparam \u_dsa_system|u_seq_core|u_stage2|Mult0~8 .coef_sel_a_clock = "none";
defparam \u_dsa_system|u_seq_core|u_stage2|Mult0~8 .coef_sel_b_clock = "none";
defparam \u_dsa_system|u_seq_core|u_stage2|Mult0~8 .delay_scan_out_ay = "false";
defparam \u_dsa_system|u_seq_core|u_stage2|Mult0~8 .delay_scan_out_by = "false";
defparam \u_dsa_system|u_seq_core|u_stage2|Mult0~8 .enable_double_accum = "false";
defparam \u_dsa_system|u_seq_core|u_stage2|Mult0~8 .load_const_clock = "none";
defparam \u_dsa_system|u_seq_core|u_stage2|Mult0~8 .load_const_value = 0;
defparam \u_dsa_system|u_seq_core|u_stage2|Mult0~8 .mode_sub_location = 0;
defparam \u_dsa_system|u_seq_core|u_stage2|Mult0~8 .negate_clock = "none";
defparam \u_dsa_system|u_seq_core|u_stage2|Mult0~8 .operand_source_max = "input";
defparam \u_dsa_system|u_seq_core|u_stage2|Mult0~8 .operand_source_may = "input";
defparam \u_dsa_system|u_seq_core|u_stage2|Mult0~8 .operand_source_mbx = "input";
defparam \u_dsa_system|u_seq_core|u_stage2|Mult0~8 .operand_source_mby = "input";
defparam \u_dsa_system|u_seq_core|u_stage2|Mult0~8 .operation_mode = "m18x18_full";
defparam \u_dsa_system|u_seq_core|u_stage2|Mult0~8 .output_clock = "none";
defparam \u_dsa_system|u_seq_core|u_stage2|Mult0~8 .preadder_subtract_a = "false";
defparam \u_dsa_system|u_seq_core|u_stage2|Mult0~8 .preadder_subtract_b = "false";
defparam \u_dsa_system|u_seq_core|u_stage2|Mult0~8 .result_a_width = 64;
defparam \u_dsa_system|u_seq_core|u_stage2|Mult0~8 .signed_max = "false";
defparam \u_dsa_system|u_seq_core|u_stage2|Mult0~8 .signed_may = "false";
defparam \u_dsa_system|u_seq_core|u_stage2|Mult0~8 .signed_mbx = "false";
defparam \u_dsa_system|u_seq_core|u_stage2|Mult0~8 .signed_mby = "false";
defparam \u_dsa_system|u_seq_core|u_stage2|Mult0~8 .sub_clock = "none";
defparam \u_dsa_system|u_seq_core|u_stage2|Mult0~8 .use_chainadder = "false";
// synopsys translate_on

// Location: LABCELL_X19_Y14_N0
cyclonev_lcell_comb \u_dsa_system|u_seq_core|u_stage2|Add1~62 (
// Equation(s):
// \u_dsa_system|u_seq_core|u_stage2|Add1~62_cout  = CARRY(( \u_dsa_system|u_seq_core|u_stage2|mul2_y [8] ) + ( \u_dsa_system|u_seq_core|u_stage2|mul1_y [8] ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\u_dsa_system|u_seq_core|u_stage2|mul2_y [8]),
	.datac(!\u_dsa_system|u_seq_core|u_stage2|mul1_y [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\u_dsa_system|u_seq_core|u_stage2|Add1~62_cout ),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_seq_core|u_stage2|Add1~62 .extended_lut = "off";
defparam \u_dsa_system|u_seq_core|u_stage2|Add1~62 .lut_mask = 64'h0000F0F000003333;
defparam \u_dsa_system|u_seq_core|u_stage2|Add1~62 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y14_N3
cyclonev_lcell_comb \u_dsa_system|u_seq_core|u_stage2|Add1~54 (
// Equation(s):
// \u_dsa_system|u_seq_core|u_stage2|Add1~54_cout  = CARRY(( \u_dsa_system|u_seq_core|u_stage2|mul2_y [9] ) + ( \u_dsa_system|u_seq_core|u_stage2|mul1_y [9] ) + ( \u_dsa_system|u_seq_core|u_stage2|Add1~62_cout  ))

	.dataa(!\u_dsa_system|u_seq_core|u_stage2|mul2_y [9]),
	.datab(gnd),
	.datac(!\u_dsa_system|u_seq_core|u_stage2|mul1_y [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_dsa_system|u_seq_core|u_stage2|Add1~62_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\u_dsa_system|u_seq_core|u_stage2|Add1~54_cout ),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_seq_core|u_stage2|Add1~54 .extended_lut = "off";
defparam \u_dsa_system|u_seq_core|u_stage2|Add1~54 .lut_mask = 64'h0000F0F000005555;
defparam \u_dsa_system|u_seq_core|u_stage2|Add1~54 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y14_N6
cyclonev_lcell_comb \u_dsa_system|u_seq_core|u_stage2|Add1~46 (
// Equation(s):
// \u_dsa_system|u_seq_core|u_stage2|Add1~46_cout  = CARRY(( \u_dsa_system|u_seq_core|u_stage2|mul2_y [10] ) + ( \u_dsa_system|u_seq_core|u_stage2|mul1_y [10] ) + ( \u_dsa_system|u_seq_core|u_stage2|Add1~54_cout  ))

	.dataa(gnd),
	.datab(!\u_dsa_system|u_seq_core|u_stage2|mul2_y [10]),
	.datac(!\u_dsa_system|u_seq_core|u_stage2|mul1_y [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_dsa_system|u_seq_core|u_stage2|Add1~54_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\u_dsa_system|u_seq_core|u_stage2|Add1~46_cout ),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_seq_core|u_stage2|Add1~46 .extended_lut = "off";
defparam \u_dsa_system|u_seq_core|u_stage2|Add1~46 .lut_mask = 64'h0000F0F000003333;
defparam \u_dsa_system|u_seq_core|u_stage2|Add1~46 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y14_N9
cyclonev_lcell_comb \u_dsa_system|u_seq_core|u_stage2|Add1~38 (
// Equation(s):
// \u_dsa_system|u_seq_core|u_stage2|Add1~38_cout  = CARRY(( \u_dsa_system|u_seq_core|u_stage2|mul2_y [11] ) + ( \u_dsa_system|u_seq_core|u_stage2|mul1_y [11] ) + ( \u_dsa_system|u_seq_core|u_stage2|Add1~46_cout  ))

	.dataa(!\u_dsa_system|u_seq_core|u_stage2|mul2_y [11]),
	.datab(gnd),
	.datac(!\u_dsa_system|u_seq_core|u_stage2|mul1_y [11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_dsa_system|u_seq_core|u_stage2|Add1~46_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\u_dsa_system|u_seq_core|u_stage2|Add1~38_cout ),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_seq_core|u_stage2|Add1~38 .extended_lut = "off";
defparam \u_dsa_system|u_seq_core|u_stage2|Add1~38 .lut_mask = 64'h0000F0F000005555;
defparam \u_dsa_system|u_seq_core|u_stage2|Add1~38 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y14_N12
cyclonev_lcell_comb \u_dsa_system|u_seq_core|u_stage2|Add1~30 (
// Equation(s):
// \u_dsa_system|u_seq_core|u_stage2|Add1~30_cout  = CARRY(( \u_dsa_system|u_seq_core|u_stage2|mul2_y [12] ) + ( \u_dsa_system|u_seq_core|u_stage2|mul1_y [12] ) + ( \u_dsa_system|u_seq_core|u_stage2|Add1~38_cout  ))

	.dataa(gnd),
	.datab(!\u_dsa_system|u_seq_core|u_stage2|mul2_y [12]),
	.datac(!\u_dsa_system|u_seq_core|u_stage2|mul1_y [12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_dsa_system|u_seq_core|u_stage2|Add1~38_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\u_dsa_system|u_seq_core|u_stage2|Add1~30_cout ),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_seq_core|u_stage2|Add1~30 .extended_lut = "off";
defparam \u_dsa_system|u_seq_core|u_stage2|Add1~30 .lut_mask = 64'h0000F0F000003333;
defparam \u_dsa_system|u_seq_core|u_stage2|Add1~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y14_N15
cyclonev_lcell_comb \u_dsa_system|u_seq_core|u_stage2|Add1~22 (
// Equation(s):
// \u_dsa_system|u_seq_core|u_stage2|Add1~22_cout  = CARRY(( \u_dsa_system|u_seq_core|u_stage2|mul2_y [13] ) + ( \u_dsa_system|u_seq_core|u_stage2|mul1_y [13] ) + ( \u_dsa_system|u_seq_core|u_stage2|Add1~30_cout  ))

	.dataa(!\u_dsa_system|u_seq_core|u_stage2|mul2_y [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_dsa_system|u_seq_core|u_stage2|mul1_y [13]),
	.datag(gnd),
	.cin(\u_dsa_system|u_seq_core|u_stage2|Add1~30_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\u_dsa_system|u_seq_core|u_stage2|Add1~22_cout ),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_seq_core|u_stage2|Add1~22 .extended_lut = "off";
defparam \u_dsa_system|u_seq_core|u_stage2|Add1~22 .lut_mask = 64'h0000FF0000005555;
defparam \u_dsa_system|u_seq_core|u_stage2|Add1~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y14_N18
cyclonev_lcell_comb \u_dsa_system|u_seq_core|u_stage2|Add1~14 (
// Equation(s):
// \u_dsa_system|u_seq_core|u_stage2|Add1~14_cout  = CARRY(( \u_dsa_system|u_seq_core|u_stage2|mul1_y [14] ) + ( \u_dsa_system|u_seq_core|u_stage2|mul2_y [14] ) + ( \u_dsa_system|u_seq_core|u_stage2|Add1~22_cout  ))

	.dataa(gnd),
	.datab(!\u_dsa_system|u_seq_core|u_stage2|mul1_y [14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_dsa_system|u_seq_core|u_stage2|mul2_y [14]),
	.datag(gnd),
	.cin(\u_dsa_system|u_seq_core|u_stage2|Add1~22_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\u_dsa_system|u_seq_core|u_stage2|Add1~14_cout ),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_seq_core|u_stage2|Add1~14 .extended_lut = "off";
defparam \u_dsa_system|u_seq_core|u_stage2|Add1~14 .lut_mask = 64'h0000FF0000003333;
defparam \u_dsa_system|u_seq_core|u_stage2|Add1~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y14_N21
cyclonev_lcell_comb \u_dsa_system|u_seq_core|u_stage2|Add1~6 (
// Equation(s):
// \u_dsa_system|u_seq_core|u_stage2|Add1~6_cout  = CARRY(( \u_dsa_system|u_seq_core|u_stage2|mul2_y [15] ) + ( \u_dsa_system|u_seq_core|u_stage2|mul1_y [15] ) + ( \u_dsa_system|u_seq_core|u_stage2|Add1~14_cout  ))

	.dataa(!\u_dsa_system|u_seq_core|u_stage2|mul2_y [15]),
	.datab(gnd),
	.datac(!\u_dsa_system|u_seq_core|u_stage2|mul1_y [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_dsa_system|u_seq_core|u_stage2|Add1~14_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\u_dsa_system|u_seq_core|u_stage2|Add1~6_cout ),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_seq_core|u_stage2|Add1~6 .extended_lut = "off";
defparam \u_dsa_system|u_seq_core|u_stage2|Add1~6 .lut_mask = 64'h0000F0F000005555;
defparam \u_dsa_system|u_seq_core|u_stage2|Add1~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y14_N24
cyclonev_lcell_comb \u_dsa_system|u_seq_core|u_stage2|Add1~1 (
// Equation(s):
// \u_dsa_system|u_seq_core|u_stage2|Add1~1_sumout  = SUM(( \u_dsa_system|u_seq_core|u_stage2|mul2_y [16] ) + ( \u_dsa_system|u_seq_core|u_stage2|mul1_y [16] ) + ( \u_dsa_system|u_seq_core|u_stage2|Add1~6_cout  ))
// \u_dsa_system|u_seq_core|u_stage2|Add1~2  = CARRY(( \u_dsa_system|u_seq_core|u_stage2|mul2_y [16] ) + ( \u_dsa_system|u_seq_core|u_stage2|mul1_y [16] ) + ( \u_dsa_system|u_seq_core|u_stage2|Add1~6_cout  ))

	.dataa(gnd),
	.datab(!\u_dsa_system|u_seq_core|u_stage2|mul2_y [16]),
	.datac(!\u_dsa_system|u_seq_core|u_stage2|mul1_y [16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_dsa_system|u_seq_core|u_stage2|Add1~6_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_dsa_system|u_seq_core|u_stage2|Add1~1_sumout ),
	.cout(\u_dsa_system|u_seq_core|u_stage2|Add1~2 ),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_seq_core|u_stage2|Add1~1 .extended_lut = "off";
defparam \u_dsa_system|u_seq_core|u_stage2|Add1~1 .lut_mask = 64'h0000F0F000003333;
defparam \u_dsa_system|u_seq_core|u_stage2|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y14_N27
cyclonev_lcell_comb \u_dsa_system|u_seq_core|u_stage2|Add1~9 (
// Equation(s):
// \u_dsa_system|u_seq_core|u_stage2|Add1~9_sumout  = SUM(( \u_dsa_system|u_seq_core|u_stage2|mul2_y [17] ) + ( \u_dsa_system|u_seq_core|u_stage2|mul1_y [17] ) + ( \u_dsa_system|u_seq_core|u_stage2|Add1~2  ))
// \u_dsa_system|u_seq_core|u_stage2|Add1~10  = CARRY(( \u_dsa_system|u_seq_core|u_stage2|mul2_y [17] ) + ( \u_dsa_system|u_seq_core|u_stage2|mul1_y [17] ) + ( \u_dsa_system|u_seq_core|u_stage2|Add1~2  ))

	.dataa(!\u_dsa_system|u_seq_core|u_stage2|mul1_y [17]),
	.datab(gnd),
	.datac(!\u_dsa_system|u_seq_core|u_stage2|mul2_y [17]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_dsa_system|u_seq_core|u_stage2|Add1~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_dsa_system|u_seq_core|u_stage2|Add1~9_sumout ),
	.cout(\u_dsa_system|u_seq_core|u_stage2|Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_seq_core|u_stage2|Add1~9 .extended_lut = "off";
defparam \u_dsa_system|u_seq_core|u_stage2|Add1~9 .lut_mask = 64'h0000AAAA00000F0F;
defparam \u_dsa_system|u_seq_core|u_stage2|Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y14_N30
cyclonev_lcell_comb \u_dsa_system|u_seq_core|u_stage2|Add1~17 (
// Equation(s):
// \u_dsa_system|u_seq_core|u_stage2|Add1~17_sumout  = SUM(( \u_dsa_system|u_seq_core|u_stage2|mul1_y [18] ) + ( \u_dsa_system|u_seq_core|u_stage2|mul2_y [18] ) + ( \u_dsa_system|u_seq_core|u_stage2|Add1~10  ))
// \u_dsa_system|u_seq_core|u_stage2|Add1~18  = CARRY(( \u_dsa_system|u_seq_core|u_stage2|mul1_y [18] ) + ( \u_dsa_system|u_seq_core|u_stage2|mul2_y [18] ) + ( \u_dsa_system|u_seq_core|u_stage2|Add1~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_dsa_system|u_seq_core|u_stage2|mul2_y [18]),
	.datad(!\u_dsa_system|u_seq_core|u_stage2|mul1_y [18]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_dsa_system|u_seq_core|u_stage2|Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_dsa_system|u_seq_core|u_stage2|Add1~17_sumout ),
	.cout(\u_dsa_system|u_seq_core|u_stage2|Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_seq_core|u_stage2|Add1~17 .extended_lut = "off";
defparam \u_dsa_system|u_seq_core|u_stage2|Add1~17 .lut_mask = 64'h0000F0F0000000FF;
defparam \u_dsa_system|u_seq_core|u_stage2|Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y14_N33
cyclonev_lcell_comb \u_dsa_system|u_seq_core|u_stage2|Add1~25 (
// Equation(s):
// \u_dsa_system|u_seq_core|u_stage2|Add1~25_sumout  = SUM(( \u_dsa_system|u_seq_core|u_stage2|mul1_y [19] ) + ( \u_dsa_system|u_seq_core|u_stage2|mul2_y [19] ) + ( \u_dsa_system|u_seq_core|u_stage2|Add1~18  ))
// \u_dsa_system|u_seq_core|u_stage2|Add1~26  = CARRY(( \u_dsa_system|u_seq_core|u_stage2|mul1_y [19] ) + ( \u_dsa_system|u_seq_core|u_stage2|mul2_y [19] ) + ( \u_dsa_system|u_seq_core|u_stage2|Add1~18  ))

	.dataa(!\u_dsa_system|u_seq_core|u_stage2|mul2_y [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u_dsa_system|u_seq_core|u_stage2|mul1_y [19]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_dsa_system|u_seq_core|u_stage2|Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_dsa_system|u_seq_core|u_stage2|Add1~25_sumout ),
	.cout(\u_dsa_system|u_seq_core|u_stage2|Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_seq_core|u_stage2|Add1~25 .extended_lut = "off";
defparam \u_dsa_system|u_seq_core|u_stage2|Add1~25 .lut_mask = 64'h0000AAAA000000FF;
defparam \u_dsa_system|u_seq_core|u_stage2|Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y14_N36
cyclonev_lcell_comb \u_dsa_system|u_seq_core|u_stage2|Add1~33 (
// Equation(s):
// \u_dsa_system|u_seq_core|u_stage2|Add1~33_sumout  = SUM(( \u_dsa_system|u_seq_core|u_stage2|mul2_y [20] ) + ( \u_dsa_system|u_seq_core|u_stage2|mul1_y [20] ) + ( \u_dsa_system|u_seq_core|u_stage2|Add1~26  ))
// \u_dsa_system|u_seq_core|u_stage2|Add1~34  = CARRY(( \u_dsa_system|u_seq_core|u_stage2|mul2_y [20] ) + ( \u_dsa_system|u_seq_core|u_stage2|mul1_y [20] ) + ( \u_dsa_system|u_seq_core|u_stage2|Add1~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_dsa_system|u_seq_core|u_stage2|mul2_y [20]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_dsa_system|u_seq_core|u_stage2|mul1_y [20]),
	.datag(gnd),
	.cin(\u_dsa_system|u_seq_core|u_stage2|Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_dsa_system|u_seq_core|u_stage2|Add1~33_sumout ),
	.cout(\u_dsa_system|u_seq_core|u_stage2|Add1~34 ),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_seq_core|u_stage2|Add1~33 .extended_lut = "off";
defparam \u_dsa_system|u_seq_core|u_stage2|Add1~33 .lut_mask = 64'h0000FF0000000F0F;
defparam \u_dsa_system|u_seq_core|u_stage2|Add1~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y14_N39
cyclonev_lcell_comb \u_dsa_system|u_seq_core|u_stage2|Add1~41 (
// Equation(s):
// \u_dsa_system|u_seq_core|u_stage2|Add1~41_sumout  = SUM(( \u_dsa_system|u_seq_core|u_stage2|mul2_y [21] ) + ( \u_dsa_system|u_seq_core|u_stage2|mul1_y [21] ) + ( \u_dsa_system|u_seq_core|u_stage2|Add1~34  ))
// \u_dsa_system|u_seq_core|u_stage2|Add1~42  = CARRY(( \u_dsa_system|u_seq_core|u_stage2|mul2_y [21] ) + ( \u_dsa_system|u_seq_core|u_stage2|mul1_y [21] ) + ( \u_dsa_system|u_seq_core|u_stage2|Add1~34  ))

	.dataa(!\u_dsa_system|u_seq_core|u_stage2|mul2_y [21]),
	.datab(gnd),
	.datac(!\u_dsa_system|u_seq_core|u_stage2|mul1_y [21]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_dsa_system|u_seq_core|u_stage2|Add1~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_dsa_system|u_seq_core|u_stage2|Add1~41_sumout ),
	.cout(\u_dsa_system|u_seq_core|u_stage2|Add1~42 ),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_seq_core|u_stage2|Add1~41 .extended_lut = "off";
defparam \u_dsa_system|u_seq_core|u_stage2|Add1~41 .lut_mask = 64'h0000F0F000005555;
defparam \u_dsa_system|u_seq_core|u_stage2|Add1~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y14_N42
cyclonev_lcell_comb \u_dsa_system|u_seq_core|u_stage2|Add1~49 (
// Equation(s):
// \u_dsa_system|u_seq_core|u_stage2|Add1~49_sumout  = SUM(( \u_dsa_system|u_seq_core|u_stage2|mul2_y [22] ) + ( \u_dsa_system|u_seq_core|u_stage2|mul1_y [22] ) + ( \u_dsa_system|u_seq_core|u_stage2|Add1~42  ))
// \u_dsa_system|u_seq_core|u_stage2|Add1~50  = CARRY(( \u_dsa_system|u_seq_core|u_stage2|mul2_y [22] ) + ( \u_dsa_system|u_seq_core|u_stage2|mul1_y [22] ) + ( \u_dsa_system|u_seq_core|u_stage2|Add1~42  ))

	.dataa(gnd),
	.datab(!\u_dsa_system|u_seq_core|u_stage2|mul2_y [22]),
	.datac(!\u_dsa_system|u_seq_core|u_stage2|mul1_y [22]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_dsa_system|u_seq_core|u_stage2|Add1~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_dsa_system|u_seq_core|u_stage2|Add1~49_sumout ),
	.cout(\u_dsa_system|u_seq_core|u_stage2|Add1~50 ),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_seq_core|u_stage2|Add1~49 .extended_lut = "off";
defparam \u_dsa_system|u_seq_core|u_stage2|Add1~49 .lut_mask = 64'h0000F0F000003333;
defparam \u_dsa_system|u_seq_core|u_stage2|Add1~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y14_N45
cyclonev_lcell_comb \u_dsa_system|u_seq_core|u_stage2|Add1~57 (
// Equation(s):
// \u_dsa_system|u_seq_core|u_stage2|Add1~57_sumout  = SUM(( \u_dsa_system|u_seq_core|u_stage2|mul2_y [23] ) + ( \u_dsa_system|u_seq_core|u_stage2|mul1_y [23] ) + ( \u_dsa_system|u_seq_core|u_stage2|Add1~50  ))

	.dataa(!\u_dsa_system|u_seq_core|u_stage2|mul2_y [23]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_dsa_system|u_seq_core|u_stage2|mul1_y [23]),
	.datag(gnd),
	.cin(\u_dsa_system|u_seq_core|u_stage2|Add1~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_dsa_system|u_seq_core|u_stage2|Add1~57_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_seq_core|u_stage2|Add1~57 .extended_lut = "off";
defparam \u_dsa_system|u_seq_core|u_stage2|Add1~57 .lut_mask = 64'h0000FF0000005555;
defparam \u_dsa_system|u_seq_core|u_stage2|Add1~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y14_N47
dffeas \u_dsa_system|u_seq_core|u_stage2|o_p_final_q[15] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u_dsa_system|u_seq_core|u_stage2|Add1~57_sumout ),
	.asdata(vcc),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_dsa_system|u_seq_core|u_stage2|o_p_final_q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u_dsa_system|u_seq_core|u_stage2|o_p_final_q[15] .is_wysiwyg = "true";
defparam \u_dsa_system|u_seq_core|u_stage2|o_p_final_q[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y14_N59
dffeas \u_dsa_system|u_seq_core|u_stage3|o_pixel_out[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_dsa_system|u_seq_core|u_stage2|o_p_final_q [15]),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_dsa_system|u_seq_core|u_stage3|o_pixel_out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u_dsa_system|u_seq_core|u_stage3|o_pixel_out[7] .is_wysiwyg = "true";
defparam \u_dsa_system|u_seq_core|u_stage3|o_pixel_out[7] .power_up = "low";
// synopsys translate_on

// Location: DSP_X54_Y14_N0
cyclonev_mac \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult3~8 (
	.sub(gnd),
	.negate(gnd),
	.accumulate(gnd),
	.loadconst(gnd),
	.ax({gnd,gnd,gnd,gnd,gnd,gnd,gnd,\u_dsa_system|u_controller|x_acc[7]~DUPLICATE_q ,\u_dsa_system|u_controller|x_acc [6],\u_dsa_system|u_controller|x_acc [5],\u_dsa_system|u_controller|x_acc [4],\u_dsa_system|u_controller|x_acc [3],\u_dsa_system|u_controller|x_acc [2],
\u_dsa_system|u_controller|x_acc [1],\u_dsa_system|u_controller|x_acc[0]~DUPLICATE_q }),
	.ay({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.az(26'b00000000000000000000000000),
	.bx(18'b000000000000000000),
	.by(19'b0000000000000000000),
	.bz(18'b000000000000000000),
	.coefsela(3'b000),
	.coefselb(3'b000),
	.clk(3'b000),
	.aclr(2'b00),
	.ena(3'b111),
	.scanin(27'b000000000000000000000000000),
	.chainin(1'b0),
	.dftout(),
	.resulta(\u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult3~8_RESULTA_bus ),
	.resultb(),
	.scanout(),
	.chainout());
// synopsys translate_off
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult3~8 .accumulate_clock = "none";
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult3~8 .ax_clock = "none";
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult3~8 .ax_width = 15;
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult3~8 .ay_scan_in_clock = "none";
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult3~8 .ay_scan_in_width = 15;
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult3~8 .ay_use_scan_in = "false";
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult3~8 .az_clock = "none";
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult3~8 .bx_clock = "none";
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult3~8 .by_clock = "none";
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult3~8 .by_use_scan_in = "false";
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult3~8 .bz_clock = "none";
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult3~8 .coef_a_0 = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult3~8 .coef_a_1 = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult3~8 .coef_a_2 = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult3~8 .coef_a_3 = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult3~8 .coef_a_4 = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult3~8 .coef_a_5 = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult3~8 .coef_a_6 = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult3~8 .coef_a_7 = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult3~8 .coef_b_0 = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult3~8 .coef_b_1 = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult3~8 .coef_b_2 = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult3~8 .coef_b_3 = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult3~8 .coef_b_4 = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult3~8 .coef_b_5 = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult3~8 .coef_b_6 = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult3~8 .coef_b_7 = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult3~8 .coef_sel_a_clock = "none";
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult3~8 .coef_sel_b_clock = "none";
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult3~8 .delay_scan_out_ay = "false";
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult3~8 .delay_scan_out_by = "false";
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult3~8 .enable_double_accum = "false";
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult3~8 .load_const_clock = "none";
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult3~8 .load_const_value = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult3~8 .mode_sub_location = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult3~8 .negate_clock = "none";
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult3~8 .operand_source_max = "input";
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult3~8 .operand_source_may = "input";
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult3~8 .operand_source_mbx = "input";
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult3~8 .operand_source_mby = "input";
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult3~8 .operation_mode = "m18x18_full";
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult3~8 .output_clock = "none";
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult3~8 .preadder_subtract_a = "false";
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult3~8 .preadder_subtract_b = "false";
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult3~8 .result_a_width = 64;
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult3~8 .signed_max = "false";
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult3~8 .signed_may = "false";
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult3~8 .signed_mbx = "false";
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult3~8 .signed_mby = "false";
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult3~8 .sub_clock = "none";
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult3~8 .use_chainadder = "false";
// synopsys translate_on

// Location: FF_X48_Y6_N38
dffeas \u_dsa_system|u_controller|row1_data[24] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w24_n0_mux_dataout~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_dsa_system|u_controller|row1_data[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_dsa_system|u_controller|row1_data [24]),
	.prn(vcc));
// synopsys translate_off
defparam \u_dsa_system|u_controller|row1_data[24] .is_wysiwyg = "true";
defparam \u_dsa_system|u_controller|row1_data[24] .power_up = "low";
// synopsys translate_on

// Location: DSP_X20_Y18_N0
cyclonev_mac \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult1~8 (
	.sub(gnd),
	.negate(gnd),
	.accumulate(gnd),
	.loadconst(gnd),
	.ax({gnd,gnd,gnd,gnd,gnd,gnd,gnd,\u_dsa_system|u_controller|x_acc[7]~DUPLICATE_q ,\u_dsa_system|u_controller|x_acc [6],\u_dsa_system|u_controller|x_acc [5],\u_dsa_system|u_controller|x_acc [4],\u_dsa_system|u_controller|x_acc [3],\u_dsa_system|u_controller|x_acc [2],
\u_dsa_system|u_controller|x_acc [1],\u_dsa_system|u_controller|x_acc[0]~DUPLICATE_q }),
	.ay({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.az(26'b00000000000000000000000000),
	.bx(18'b000000000000000000),
	.by(19'b0000000000000000000),
	.bz(18'b000000000000000000),
	.coefsela(3'b000),
	.coefselb(3'b000),
	.clk(3'b000),
	.aclr(2'b00),
	.ena(3'b111),
	.scanin(27'b000000000000000000000000000),
	.chainin(1'b0),
	.dftout(),
	.resulta(\u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult1~8_RESULTA_bus ),
	.resultb(),
	.scanout(),
	.chainout());
// synopsys translate_off
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult1~8 .accumulate_clock = "none";
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult1~8 .ax_clock = "none";
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult1~8 .ax_width = 15;
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult1~8 .ay_scan_in_clock = "none";
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult1~8 .ay_scan_in_width = 15;
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult1~8 .ay_use_scan_in = "false";
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult1~8 .az_clock = "none";
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult1~8 .bx_clock = "none";
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult1~8 .by_clock = "none";
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult1~8 .by_use_scan_in = "false";
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult1~8 .bz_clock = "none";
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult1~8 .coef_a_0 = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult1~8 .coef_a_1 = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult1~8 .coef_a_2 = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult1~8 .coef_a_3 = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult1~8 .coef_a_4 = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult1~8 .coef_a_5 = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult1~8 .coef_a_6 = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult1~8 .coef_a_7 = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult1~8 .coef_b_0 = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult1~8 .coef_b_1 = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult1~8 .coef_b_2 = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult1~8 .coef_b_3 = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult1~8 .coef_b_4 = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult1~8 .coef_b_5 = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult1~8 .coef_b_6 = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult1~8 .coef_b_7 = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult1~8 .coef_sel_a_clock = "none";
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult1~8 .coef_sel_b_clock = "none";
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult1~8 .delay_scan_out_ay = "false";
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult1~8 .delay_scan_out_by = "false";
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult1~8 .enable_double_accum = "false";
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult1~8 .load_const_clock = "none";
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult1~8 .load_const_value = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult1~8 .mode_sub_location = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult1~8 .negate_clock = "none";
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult1~8 .operand_source_max = "input";
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult1~8 .operand_source_may = "input";
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult1~8 .operand_source_mbx = "input";
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult1~8 .operand_source_mby = "input";
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult1~8 .operation_mode = "m18x18_full";
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult1~8 .output_clock = "none";
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult1~8 .preadder_subtract_a = "false";
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult1~8 .preadder_subtract_b = "false";
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult1~8 .result_a_width = 64;
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult1~8 .signed_max = "false";
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult1~8 .signed_may = "false";
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult1~8 .signed_mbx = "false";
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult1~8 .signed_mby = "false";
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult1~8 .sub_clock = "none";
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult1~8 .use_chainadder = "false";
// synopsys translate_on

// Location: FF_X2_Y4_N23
dffeas \u_dsa_system|u_controller|row0_data[25] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w25_n0_mux_dataout~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_dsa_system|u_controller|row0_data[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_dsa_system|u_controller|row0_data [25]),
	.prn(vcc));
// synopsys translate_off
defparam \u_dsa_system|u_controller|row0_data[25] .is_wysiwyg = "true";
defparam \u_dsa_system|u_controller|row0_data[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y6_N35
dffeas \u_dsa_system|u_controller|row1_data[26] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w26_n0_mux_dataout~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_dsa_system|u_controller|row1_data[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_dsa_system|u_controller|row1_data [26]),
	.prn(vcc));
// synopsys translate_off
defparam \u_dsa_system|u_controller|row1_data[26] .is_wysiwyg = "true";
defparam \u_dsa_system|u_controller|row1_data[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y10_N33
cyclonev_lcell_comb \u_dsa_system|u_controller|row0_data[27]~feeder (
// Equation(s):
// \u_dsa_system|u_controller|row0_data[27]~feeder_combout  = ( \u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w27_n0_mux_dataout~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w27_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_dsa_system|u_controller|row0_data[27]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_controller|row0_data[27]~feeder .extended_lut = "off";
defparam \u_dsa_system|u_controller|row0_data[27]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u_dsa_system|u_controller|row0_data[27]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y10_N35
dffeas \u_dsa_system|u_controller|row0_data[27] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u_dsa_system|u_controller|row0_data[27]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_dsa_system|u_controller|row0_data[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_dsa_system|u_controller|row0_data [27]),
	.prn(vcc));
// synopsys translate_off
defparam \u_dsa_system|u_controller|row0_data[27] .is_wysiwyg = "true";
defparam \u_dsa_system|u_controller|row0_data[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y13_N12
cyclonev_lcell_comb \u_dsa_system|u_controller|row0_data[28]~feeder (
// Equation(s):
// \u_dsa_system|u_controller|row0_data[28]~feeder_combout  = ( \u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w28_n0_mux_dataout~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w28_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_dsa_system|u_controller|row0_data[28]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_controller|row0_data[28]~feeder .extended_lut = "off";
defparam \u_dsa_system|u_controller|row0_data[28]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u_dsa_system|u_controller|row0_data[28]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y13_N14
dffeas \u_dsa_system|u_controller|row0_data[28] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u_dsa_system|u_controller|row0_data[28]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_dsa_system|u_controller|row0_data[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_dsa_system|u_controller|row0_data [28]),
	.prn(vcc));
// synopsys translate_off
defparam \u_dsa_system|u_controller|row0_data[28] .is_wysiwyg = "true";
defparam \u_dsa_system|u_controller|row0_data[28] .power_up = "low";
// synopsys translate_on

// Location: DSP_X20_Y20_N0
cyclonev_mac \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult0~8 (
	.sub(gnd),
	.negate(gnd),
	.accumulate(gnd),
	.loadconst(gnd),
	.ax({\u_dsa_system|u_seq_core|u_stage1|Add0~41_sumout ,\u_dsa_system|u_seq_core|u_stage1|Add0~41_sumout ,\u_dsa_system|u_seq_core|u_stage1|Add0~41_sumout ,\u_dsa_system|u_seq_core|u_stage1|Add0~41_sumout ,\u_dsa_system|u_seq_core|u_stage1|Add0~41_sumout ,
\u_dsa_system|u_seq_core|u_stage1|Add0~41_sumout ,\u_dsa_system|u_seq_core|u_stage1|Add0~37_sumout ,\u_dsa_system|u_seq_core|u_stage1|Add0~33_sumout ,\u_dsa_system|u_seq_core|u_stage1|Add0~29_sumout ,\u_dsa_system|u_seq_core|u_stage1|Add0~25_sumout ,
\u_dsa_system|u_seq_core|u_stage1|Add0~21_sumout ,\u_dsa_system|u_seq_core|u_stage1|Add0~17_sumout ,\u_dsa_system|u_seq_core|u_stage1|Add0~13_sumout ,\u_dsa_system|u_seq_core|u_stage1|Add0~9_sumout ,\u_dsa_system|u_seq_core|u_stage1|Add0~5_sumout ,
\u_dsa_system|u_seq_core|u_stage1|Add0~1_sumout }),
	.ay({\u_dsa_system|u_controller|row0_data [31],\u_dsa_system|u_controller|row0_data [30],\u_dsa_system|u_controller|row0_data [29],\u_dsa_system|u_controller|row0_data [28],\u_dsa_system|u_controller|row0_data [27],\u_dsa_system|u_controller|row0_data [26],
\u_dsa_system|u_controller|row0_data [25],\u_dsa_system|u_controller|row0_data [24],gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.az(26'b00000000000000000000000000),
	.bx(18'b000000000000000000),
	.by(19'b0000000000000000000),
	.bz(18'b000000000000000000),
	.coefsela(3'b000),
	.coefselb(3'b000),
	.clk({gnd,gnd,\CLOCK_50~inputCLKENA0_outclk }),
	.aclr({gnd,!\KEY[2]~inputCLKENA0_outclk }),
	.ena({vcc,vcc,\u_dsa_system|u_controller|o_simd_start~0_combout }),
	.scanin(27'b000000000000000000000000000),
	.chainin(1'b0),
	.dftout(),
	.resulta(\u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult0~8_RESULTA_bus ),
	.resultb(),
	.scanout(),
	.chainout());
// synopsys translate_off
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult0~8 .accumulate_clock = "none";
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult0~8 .ax_clock = "none";
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult0~8 .ax_width = 16;
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult0~8 .ay_scan_in_clock = "0";
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult0~8 .ay_scan_in_width = 16;
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult0~8 .ay_use_scan_in = "false";
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult0~8 .az_clock = "none";
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult0~8 .bx_clock = "none";
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult0~8 .by_clock = "none";
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult0~8 .by_use_scan_in = "false";
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult0~8 .bz_clock = "none";
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult0~8 .coef_a_0 = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult0~8 .coef_a_1 = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult0~8 .coef_a_2 = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult0~8 .coef_a_3 = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult0~8 .coef_a_4 = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult0~8 .coef_a_5 = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult0~8 .coef_a_6 = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult0~8 .coef_a_7 = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult0~8 .coef_b_0 = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult0~8 .coef_b_1 = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult0~8 .coef_b_2 = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult0~8 .coef_b_3 = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult0~8 .coef_b_4 = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult0~8 .coef_b_5 = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult0~8 .coef_b_6 = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult0~8 .coef_b_7 = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult0~8 .coef_sel_a_clock = "none";
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult0~8 .coef_sel_b_clock = "none";
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult0~8 .delay_scan_out_ay = "false";
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult0~8 .delay_scan_out_by = "false";
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult0~8 .enable_double_accum = "false";
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult0~8 .load_const_clock = "none";
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult0~8 .load_const_value = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult0~8 .mode_sub_location = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult0~8 .negate_clock = "none";
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult0~8 .operand_source_max = "input";
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult0~8 .operand_source_may = "input";
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult0~8 .operand_source_mbx = "input";
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult0~8 .operand_source_mby = "input";
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult0~8 .operation_mode = "m18x18_full";
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult0~8 .output_clock = "none";
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult0~8 .preadder_subtract_a = "false";
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult0~8 .preadder_subtract_b = "false";
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult0~8 .result_a_width = 64;
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult0~8 .signed_max = "false";
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult0~8 .signed_may = "false";
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult0~8 .signed_mbx = "false";
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult0~8 .signed_mby = "false";
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult0~8 .sub_clock = "none";
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult0~8 .use_chainadder = "false";
// synopsys translate_on

// Location: MLABCELL_X21_Y18_N0
cyclonev_lcell_comb \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add1~1 (
// Equation(s):
// \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add1~1_sumout  = SUM(( \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|mul2_x [8] ) + ( \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|mul1_x [8] ) + ( !VCC ))
// \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add1~2  = CARRY(( \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|mul2_x [8] ) + ( \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|mul1_x [8] ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|mul2_x [8]),
	.datac(!\u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|mul1_x [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add1~1_sumout ),
	.cout(\u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add1~2 ),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add1~1 .extended_lut = "off";
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add1~1 .lut_mask = 64'h0000F0F000003333;
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y18_N3
cyclonev_lcell_comb \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add1~5 (
// Equation(s):
// \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add1~5_sumout  = SUM(( \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|mul1_x [9] ) + ( \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|mul2_x [9] ) + ( 
// \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add1~2  ))
// \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add1~6  = CARRY(( \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|mul1_x [9] ) + ( \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|mul2_x [9] ) + ( 
// \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add1~2  ))

	.dataa(!\u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|mul2_x [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|mul1_x [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add1~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add1~5_sumout ),
	.cout(\u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add1~5 .extended_lut = "off";
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add1~5 .lut_mask = 64'h0000AAAA000000FF;
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y18_N6
cyclonev_lcell_comb \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add1~9 (
// Equation(s):
// \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add1~9_sumout  = SUM(( \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|mul2_x [10] ) + ( \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|mul1_x [10] ) + ( 
// \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add1~6  ))
// \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add1~10  = CARRY(( \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|mul2_x [10] ) + ( \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|mul1_x [10] ) + ( 
// \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add1~6  ))

	.dataa(gnd),
	.datab(!\u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|mul2_x [10]),
	.datac(!\u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|mul1_x [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add1~9_sumout ),
	.cout(\u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add1~9 .extended_lut = "off";
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add1~9 .lut_mask = 64'h0000F0F000003333;
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y18_N9
cyclonev_lcell_comb \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add1~13 (
// Equation(s):
// \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add1~13_sumout  = SUM(( \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|mul1_x [11] ) + ( \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|mul2_x [11] ) + ( 
// \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add1~10  ))
// \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add1~14  = CARRY(( \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|mul1_x [11] ) + ( \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|mul2_x [11] ) + ( 
// \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add1~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|mul2_x [11]),
	.datad(!\u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|mul1_x [11]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add1~13_sumout ),
	.cout(\u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add1~13 .extended_lut = "off";
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add1~13 .lut_mask = 64'h0000F0F0000000FF;
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y18_N12
cyclonev_lcell_comb \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add1~17 (
// Equation(s):
// \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add1~17_sumout  = SUM(( \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|mul1_x [12] ) + ( \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|mul2_x [12] ) + ( 
// \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add1~14  ))
// \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add1~18  = CARRY(( \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|mul1_x [12] ) + ( \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|mul2_x [12] ) + ( 
// \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add1~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|mul1_x [12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|mul2_x [12]),
	.datag(gnd),
	.cin(\u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add1~17_sumout ),
	.cout(\u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add1~17 .extended_lut = "off";
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add1~17 .lut_mask = 64'h0000FF0000000F0F;
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y18_N15
cyclonev_lcell_comb \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add1~21 (
// Equation(s):
// \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add1~21_sumout  = SUM(( \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|mul2_x [13] ) + ( \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|mul1_x [13] ) + ( 
// \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add1~18  ))
// \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add1~22  = CARRY(( \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|mul2_x [13] ) + ( \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|mul1_x [13] ) + ( 
// \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add1~18  ))

	.dataa(!\u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|mul1_x [13]),
	.datab(gnd),
	.datac(!\u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|mul2_x [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add1~21_sumout ),
	.cout(\u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add1~21 .extended_lut = "off";
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add1~21 .lut_mask = 64'h0000AAAA00000F0F;
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y18_N18
cyclonev_lcell_comb \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add1~25 (
// Equation(s):
// \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add1~25_sumout  = SUM(( \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|mul2_x [14] ) + ( \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|mul1_x [14] ) + ( 
// \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add1~22  ))
// \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add1~26  = CARRY(( \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|mul2_x [14] ) + ( \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|mul1_x [14] ) + ( 
// \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add1~22  ))

	.dataa(!\u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|mul2_x [14]),
	.datab(gnd),
	.datac(!\u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|mul1_x [14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add1~25_sumout ),
	.cout(\u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add1~25 .extended_lut = "off";
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add1~25 .lut_mask = 64'h0000F0F000005555;
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y18_N21
cyclonev_lcell_comb \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add1~29 (
// Equation(s):
// \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add1~29_sumout  = SUM(( \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|mul2_x [15] ) + ( \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|mul1_x [15] ) + ( 
// \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add1~26  ))
// \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add1~30  = CARRY(( \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|mul2_x [15] ) + ( \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|mul1_x [15] ) + ( 
// \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add1~26  ))

	.dataa(gnd),
	.datab(!\u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|mul2_x [15]),
	.datac(!\u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|mul1_x [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add1~29_sumout ),
	.cout(\u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add1~30 ),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add1~29 .extended_lut = "off";
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add1~29 .lut_mask = 64'h0000F0F000003333;
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add1~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y18_N24
cyclonev_lcell_comb \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add1~33 (
// Equation(s):
// \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add1~33_sumout  = SUM(( \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|mul1_x [16] ) + ( \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|mul2_x [16] ) + ( 
// \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add1~30  ))
// \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add1~34  = CARRY(( \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|mul1_x [16] ) + ( \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|mul2_x [16] ) + ( 
// \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add1~30  ))

	.dataa(gnd),
	.datab(!\u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|mul2_x [16]),
	.datac(gnd),
	.datad(!\u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|mul1_x [16]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add1~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add1~33_sumout ),
	.cout(\u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add1~34 ),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add1~33 .extended_lut = "off";
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add1~33 .lut_mask = 64'h0000CCCC000000FF;
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add1~33 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y18_N27
cyclonev_lcell_comb \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add1~37 (
// Equation(s):
// \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add1~37_sumout  = SUM(( \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|mul2_x [17] ) + ( \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|mul1_x [17] ) + ( 
// \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add1~34  ))
// \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add1~38  = CARRY(( \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|mul2_x [17] ) + ( \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|mul1_x [17] ) + ( 
// \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add1~34  ))

	.dataa(!\u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|mul1_x [17]),
	.datab(gnd),
	.datac(!\u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|mul2_x [17]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add1~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add1~37_sumout ),
	.cout(\u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add1~38 ),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add1~37 .extended_lut = "off";
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add1~37 .lut_mask = 64'h0000AAAA00000F0F;
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add1~37 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y18_N30
cyclonev_lcell_comb \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add1~41 (
// Equation(s):
// \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add1~41_sumout  = SUM(( \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|mul2_x [18] ) + ( \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|mul1_x [18] ) + ( 
// \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add1~38  ))
// \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add1~42  = CARRY(( \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|mul2_x [18] ) + ( \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|mul1_x [18] ) + ( 
// \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add1~38  ))

	.dataa(gnd),
	.datab(!\u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|mul2_x [18]),
	.datac(!\u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|mul1_x [18]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add1~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add1~41_sumout ),
	.cout(\u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add1~42 ),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add1~41 .extended_lut = "off";
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add1~41 .lut_mask = 64'h0000F0F000003333;
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add1~41 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y18_N33
cyclonev_lcell_comb \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add1~45 (
// Equation(s):
// \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add1~45_sumout  = SUM(( \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|mul1_x [19] ) + ( \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|mul2_x [19] ) + ( 
// \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add1~42  ))
// \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add1~46  = CARRY(( \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|mul1_x [19] ) + ( \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|mul2_x [19] ) + ( 
// \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add1~42  ))

	.dataa(!\u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|mul2_x [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|mul1_x [19]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add1~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add1~45_sumout ),
	.cout(\u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add1~46 ),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add1~45 .extended_lut = "off";
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add1~45 .lut_mask = 64'h0000AAAA000000FF;
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add1~45 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y18_N36
cyclonev_lcell_comb \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add1~49 (
// Equation(s):
// \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add1~49_sumout  = SUM(( \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|mul2_x [20] ) + ( \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|mul1_x [20] ) + ( 
// \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add1~46  ))
// \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add1~50  = CARRY(( \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|mul2_x [20] ) + ( \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|mul1_x [20] ) + ( 
// \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add1~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|mul2_x [20]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|mul1_x [20]),
	.datag(gnd),
	.cin(\u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add1~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add1~49_sumout ),
	.cout(\u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add1~50 ),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add1~49 .extended_lut = "off";
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add1~49 .lut_mask = 64'h0000FF0000000F0F;
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add1~49 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y18_N39
cyclonev_lcell_comb \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add1~53 (
// Equation(s):
// \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add1~53_sumout  = SUM(( \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|mul2_x [21] ) + ( \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|mul1_x [21] ) + ( 
// \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add1~50  ))
// \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add1~54  = CARRY(( \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|mul2_x [21] ) + ( \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|mul1_x [21] ) + ( 
// \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add1~50  ))

	.dataa(gnd),
	.datab(!\u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|mul1_x [21]),
	.datac(!\u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|mul2_x [21]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add1~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add1~53_sumout ),
	.cout(\u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add1~54 ),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add1~53 .extended_lut = "off";
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add1~53 .lut_mask = 64'h0000CCCC00000F0F;
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add1~53 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y18_N42
cyclonev_lcell_comb \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add1~57 (
// Equation(s):
// \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add1~57_sumout  = SUM(( \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|mul2_x [22] ) + ( \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|mul1_x [22] ) + ( 
// \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add1~54  ))
// \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add1~58  = CARRY(( \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|mul2_x [22] ) + ( \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|mul1_x [22] ) + ( 
// \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add1~54  ))

	.dataa(gnd),
	.datab(!\u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|mul2_x [22]),
	.datac(!\u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|mul1_x [22]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add1~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add1~57_sumout ),
	.cout(\u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add1~58 ),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add1~57 .extended_lut = "off";
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add1~57 .lut_mask = 64'h0000F0F000003333;
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add1~57 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y18_N45
cyclonev_lcell_comb \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add1~61 (
// Equation(s):
// \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add1~61_sumout  = SUM(( \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|mul2_x [23] ) + ( \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|mul1_x [23] ) + ( 
// \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add1~58  ))

	.dataa(!\u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|mul2_x [23]),
	.datab(gnd),
	.datac(!\u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|mul1_x [23]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add1~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add1~61_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add1~61 .extended_lut = "off";
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add1~61 .lut_mask = 64'h0000F0F000005555;
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add1~61 .shared_arith = "off";
// synopsys translate_on

// Location: DSP_X32_Y18_N0
cyclonev_mac \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Mult0~8 (
	.sub(gnd),
	.negate(gnd),
	.accumulate(gnd),
	.loadconst(gnd),
	.ax({\u_dsa_system|u_seq_core|u_stage2|Add0~37_sumout ,\u_dsa_system|u_seq_core|u_stage2|Add0~37_sumout ,\u_dsa_system|u_seq_core|u_stage2|Add0~37_sumout ,\u_dsa_system|u_seq_core|u_stage2|Add0~37_sumout ,\u_dsa_system|u_seq_core|u_stage2|Add0~37_sumout ,
\u_dsa_system|u_seq_core|u_stage2|Add0~37_sumout ,\u_dsa_system|u_seq_core|u_stage2|Add0~33_sumout ,\u_dsa_system|u_seq_core|u_stage2|Add0~29_sumout ,\u_dsa_system|u_seq_core|u_stage2|Add0~25_sumout ,\u_dsa_system|u_seq_core|u_stage2|Add0~21_sumout ,
\u_dsa_system|u_seq_core|u_stage2|Add0~17_sumout ,\u_dsa_system|u_seq_core|u_stage2|Add0~13_sumout ,\u_dsa_system|u_seq_core|u_stage2|Add0~9_sumout ,\u_dsa_system|u_seq_core|u_stage2|Add0~5_sumout ,\u_dsa_system|u_seq_core|u_stage2|Add0~1_sumout ,
\u_dsa_system|u_seq_core|u_stage1|o_wy_q[0]~_Duplicate_5_q }),
	.ay({\u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add1~61_sumout ,\u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add1~57_sumout ,\u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add1~53_sumout ,
\u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add1~49_sumout ,\u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add1~45_sumout ,\u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add1~41_sumout ,
\u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add1~37_sumout ,\u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add1~33_sumout ,\u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add1~29_sumout ,
\u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add1~25_sumout ,\u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add1~21_sumout ,\u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add1~17_sumout ,
\u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add1~13_sumout ,\u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add1~9_sumout ,\u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add1~5_sumout ,
\u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add1~1_sumout }),
	.az(26'b00000000000000000000000000),
	.bx(18'b000000000000000000),
	.by(19'b0000000000000000000),
	.bz(18'b000000000000000000),
	.coefsela(3'b000),
	.coefselb(3'b000),
	.clk({gnd,gnd,\CLOCK_50~inputCLKENA0_outclk }),
	.aclr({gnd,!\KEY[2]~inputCLKENA0_outclk }),
	.ena({vcc,vcc,vcc}),
	.scanin(27'b000000000000000000000000000),
	.chainin(1'b0),
	.dftout(),
	.resulta(\u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Mult0~8_RESULTA_bus ),
	.resultb(),
	.scanout(),
	.chainout());
// synopsys translate_off
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Mult0~8 .accumulate_clock = "none";
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Mult0~8 .ax_clock = "none";
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Mult0~8 .ax_width = 16;
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Mult0~8 .ay_scan_in_clock = "0";
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Mult0~8 .ay_scan_in_width = 16;
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Mult0~8 .ay_use_scan_in = "false";
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Mult0~8 .az_clock = "none";
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Mult0~8 .bx_clock = "none";
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Mult0~8 .by_clock = "none";
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Mult0~8 .by_use_scan_in = "false";
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Mult0~8 .bz_clock = "none";
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Mult0~8 .coef_a_0 = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Mult0~8 .coef_a_1 = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Mult0~8 .coef_a_2 = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Mult0~8 .coef_a_3 = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Mult0~8 .coef_a_4 = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Mult0~8 .coef_a_5 = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Mult0~8 .coef_a_6 = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Mult0~8 .coef_a_7 = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Mult0~8 .coef_b_0 = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Mult0~8 .coef_b_1 = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Mult0~8 .coef_b_2 = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Mult0~8 .coef_b_3 = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Mult0~8 .coef_b_4 = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Mult0~8 .coef_b_5 = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Mult0~8 .coef_b_6 = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Mult0~8 .coef_b_7 = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Mult0~8 .coef_sel_a_clock = "none";
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Mult0~8 .coef_sel_b_clock = "none";
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Mult0~8 .delay_scan_out_ay = "false";
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Mult0~8 .delay_scan_out_by = "false";
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Mult0~8 .enable_double_accum = "false";
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Mult0~8 .load_const_clock = "none";
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Mult0~8 .load_const_value = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Mult0~8 .mode_sub_location = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Mult0~8 .negate_clock = "none";
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Mult0~8 .operand_source_max = "input";
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Mult0~8 .operand_source_may = "input";
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Mult0~8 .operand_source_mbx = "input";
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Mult0~8 .operand_source_mby = "input";
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Mult0~8 .operation_mode = "m18x18_full";
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Mult0~8 .output_clock = "none";
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Mult0~8 .preadder_subtract_a = "false";
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Mult0~8 .preadder_subtract_b = "false";
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Mult0~8 .result_a_width = 64;
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Mult0~8 .signed_max = "false";
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Mult0~8 .signed_may = "false";
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Mult0~8 .signed_mbx = "false";
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Mult0~8 .signed_mby = "false";
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Mult0~8 .sub_clock = "none";
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Mult0~8 .use_chainadder = "false";
// synopsys translate_on

// Location: LABCELL_X48_Y6_N39
cyclonev_lcell_comb \u_dsa_system|u_controller|row1_data[29]~feeder (
// Equation(s):
// \u_dsa_system|u_controller|row1_data[29]~feeder_combout  = ( \u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w29_n0_mux_dataout~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w29_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_dsa_system|u_controller|row1_data[29]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_controller|row1_data[29]~feeder .extended_lut = "off";
defparam \u_dsa_system|u_controller|row1_data[29]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u_dsa_system|u_controller|row1_data[29]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y6_N41
dffeas \u_dsa_system|u_controller|row1_data[29] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u_dsa_system|u_controller|row1_data[29]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_dsa_system|u_controller|row1_data[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_dsa_system|u_controller|row1_data [29]),
	.prn(vcc));
// synopsys translate_off
defparam \u_dsa_system|u_controller|row1_data[29] .is_wysiwyg = "true";
defparam \u_dsa_system|u_controller|row1_data[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y6_N18
cyclonev_lcell_comb \u_dsa_system|u_controller|row1_data[30]~feeder (
// Equation(s):
// \u_dsa_system|u_controller|row1_data[30]~feeder_combout  = ( \u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w30_n0_mux_dataout~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w30_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_dsa_system|u_controller|row1_data[30]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_controller|row1_data[30]~feeder .extended_lut = "off";
defparam \u_dsa_system|u_controller|row1_data[30]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u_dsa_system|u_controller|row1_data[30]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y6_N20
dffeas \u_dsa_system|u_controller|row1_data[30] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u_dsa_system|u_controller|row1_data[30]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_dsa_system|u_controller|row1_data[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_dsa_system|u_controller|row1_data [30]),
	.prn(vcc));
// synopsys translate_off
defparam \u_dsa_system|u_controller|row1_data[30] .is_wysiwyg = "true";
defparam \u_dsa_system|u_controller|row1_data[30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y6_N27
cyclonev_lcell_comb \u_dsa_system|u_controller|row1_data[31]~feeder (
// Equation(s):
// \u_dsa_system|u_controller|row1_data[31]~feeder_combout  = ( \u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w31_n0_mux_dataout~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w31_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_dsa_system|u_controller|row1_data[31]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_controller|row1_data[31]~feeder .extended_lut = "off";
defparam \u_dsa_system|u_controller|row1_data[31]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u_dsa_system|u_controller|row1_data[31]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y6_N29
dffeas \u_dsa_system|u_controller|row1_data[31] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u_dsa_system|u_controller|row1_data[31]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_dsa_system|u_controller|row1_data[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_dsa_system|u_controller|row1_data [31]),
	.prn(vcc));
// synopsys translate_off
defparam \u_dsa_system|u_controller|row1_data[31] .is_wysiwyg = "true";
defparam \u_dsa_system|u_controller|row1_data[31] .power_up = "low";
// synopsys translate_on

// Location: DSP_X54_Y10_N0
cyclonev_mac \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult2~8 (
	.sub(gnd),
	.negate(gnd),
	.accumulate(gnd),
	.loadconst(gnd),
	.ax({\u_dsa_system|u_seq_core|u_stage1|Add0~41_sumout ,\u_dsa_system|u_seq_core|u_stage1|Add0~41_sumout ,\u_dsa_system|u_seq_core|u_stage1|Add0~41_sumout ,\u_dsa_system|u_seq_core|u_stage1|Add0~41_sumout ,\u_dsa_system|u_seq_core|u_stage1|Add0~41_sumout ,
\u_dsa_system|u_seq_core|u_stage1|Add0~41_sumout ,\u_dsa_system|u_seq_core|u_stage1|Add0~37_sumout ,\u_dsa_system|u_seq_core|u_stage1|Add0~33_sumout ,\u_dsa_system|u_seq_core|u_stage1|Add0~29_sumout ,\u_dsa_system|u_seq_core|u_stage1|Add0~25_sumout ,
\u_dsa_system|u_seq_core|u_stage1|Add0~21_sumout ,\u_dsa_system|u_seq_core|u_stage1|Add0~17_sumout ,\u_dsa_system|u_seq_core|u_stage1|Add0~13_sumout ,\u_dsa_system|u_seq_core|u_stage1|Add0~9_sumout ,\u_dsa_system|u_seq_core|u_stage1|Add0~5_sumout ,
\u_dsa_system|u_seq_core|u_stage1|Add0~1_sumout }),
	.ay({\u_dsa_system|u_controller|row1_data [31],\u_dsa_system|u_controller|row1_data [30],\u_dsa_system|u_controller|row1_data [29],\u_dsa_system|u_controller|row1_data [28],\u_dsa_system|u_controller|row1_data [27],\u_dsa_system|u_controller|row1_data [26],
\u_dsa_system|u_controller|row1_data [25],\u_dsa_system|u_controller|row1_data [24],gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.az(26'b00000000000000000000000000),
	.bx(18'b000000000000000000),
	.by(19'b0000000000000000000),
	.bz(18'b000000000000000000),
	.coefsela(3'b000),
	.coefselb(3'b000),
	.clk({gnd,gnd,\CLOCK_50~inputCLKENA0_outclk }),
	.aclr({gnd,!\KEY[2]~inputCLKENA0_outclk }),
	.ena({vcc,vcc,\u_dsa_system|u_controller|o_simd_start~0_combout }),
	.scanin(27'b000000000000000000000000000),
	.chainin(1'b0),
	.dftout(),
	.resulta(\u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult2~8_RESULTA_bus ),
	.resultb(),
	.scanout(),
	.chainout());
// synopsys translate_off
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult2~8 .accumulate_clock = "none";
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult2~8 .ax_clock = "none";
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult2~8 .ax_width = 16;
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult2~8 .ay_scan_in_clock = "0";
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult2~8 .ay_scan_in_width = 16;
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult2~8 .ay_use_scan_in = "false";
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult2~8 .az_clock = "none";
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult2~8 .bx_clock = "none";
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult2~8 .by_clock = "none";
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult2~8 .by_use_scan_in = "false";
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult2~8 .bz_clock = "none";
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult2~8 .coef_a_0 = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult2~8 .coef_a_1 = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult2~8 .coef_a_2 = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult2~8 .coef_a_3 = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult2~8 .coef_a_4 = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult2~8 .coef_a_5 = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult2~8 .coef_a_6 = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult2~8 .coef_a_7 = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult2~8 .coef_b_0 = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult2~8 .coef_b_1 = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult2~8 .coef_b_2 = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult2~8 .coef_b_3 = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult2~8 .coef_b_4 = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult2~8 .coef_b_5 = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult2~8 .coef_b_6 = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult2~8 .coef_b_7 = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult2~8 .coef_sel_a_clock = "none";
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult2~8 .coef_sel_b_clock = "none";
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult2~8 .delay_scan_out_ay = "false";
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult2~8 .delay_scan_out_by = "false";
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult2~8 .enable_double_accum = "false";
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult2~8 .load_const_clock = "none";
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult2~8 .load_const_value = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult2~8 .mode_sub_location = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult2~8 .negate_clock = "none";
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult2~8 .operand_source_max = "input";
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult2~8 .operand_source_may = "input";
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult2~8 .operand_source_mbx = "input";
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult2~8 .operand_source_mby = "input";
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult2~8 .operation_mode = "m18x18_full";
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult2~8 .output_clock = "none";
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult2~8 .preadder_subtract_a = "false";
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult2~8 .preadder_subtract_b = "false";
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult2~8 .result_a_width = 64;
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult2~8 .signed_max = "false";
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult2~8 .signed_may = "false";
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult2~8 .signed_mbx = "false";
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult2~8 .signed_mby = "false";
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult2~8 .sub_clock = "none";
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Mult2~8 .use_chainadder = "false";
// synopsys translate_on

// Location: LABCELL_X53_Y14_N0
cyclonev_lcell_comb \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add2~1 (
// Equation(s):
// \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add2~1_sumout  = SUM(( \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|mul4_x [8] ) + ( \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|mul3_x [8] ) + ( !VCC ))
// \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add2~2  = CARRY(( \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|mul4_x [8] ) + ( \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|mul3_x [8] ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|mul4_x [8]),
	.datac(!\u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|mul3_x [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add2~1_sumout ),
	.cout(\u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add2~2 ),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add2~1 .extended_lut = "off";
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add2~1 .lut_mask = 64'h0000F0F000003333;
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add2~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y14_N3
cyclonev_lcell_comb \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add2~5 (
// Equation(s):
// \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add2~5_sumout  = SUM(( \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|mul4_x [9] ) + ( \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|mul3_x [9] ) + ( 
// \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add2~2  ))
// \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add2~6  = CARRY(( \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|mul4_x [9] ) + ( \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|mul3_x [9] ) + ( 
// \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add2~2  ))

	.dataa(!\u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|mul3_x [9]),
	.datab(gnd),
	.datac(!\u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|mul4_x [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add2~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add2~5_sumout ),
	.cout(\u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add2~6 ),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add2~5 .extended_lut = "off";
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add2~5 .lut_mask = 64'h0000AAAA00000F0F;
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add2~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y14_N6
cyclonev_lcell_comb \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add2~9 (
// Equation(s):
// \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add2~9_sumout  = SUM(( \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|mul4_x [10] ) + ( \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|mul3_x [10] ) + ( 
// \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add2~6  ))
// \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add2~10  = CARRY(( \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|mul4_x [10] ) + ( \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|mul3_x [10] ) + ( 
// \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add2~6  ))

	.dataa(gnd),
	.datab(!\u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|mul4_x [10]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|mul3_x [10]),
	.datag(gnd),
	.cin(\u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add2~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add2~9_sumout ),
	.cout(\u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add2~10 ),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add2~9 .extended_lut = "off";
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add2~9 .lut_mask = 64'h0000FF0000003333;
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add2~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y14_N9
cyclonev_lcell_comb \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add2~13 (
// Equation(s):
// \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add2~13_sumout  = SUM(( \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|mul3_x [11] ) + ( \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|mul4_x [11] ) + ( 
// \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add2~10  ))
// \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add2~14  = CARRY(( \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|mul3_x [11] ) + ( \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|mul4_x [11] ) + ( 
// \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add2~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|mul4_x [11]),
	.datad(!\u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|mul3_x [11]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add2~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add2~13_sumout ),
	.cout(\u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add2~14 ),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add2~13 .extended_lut = "off";
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add2~13 .lut_mask = 64'h0000F0F0000000FF;
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add2~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y14_N12
cyclonev_lcell_comb \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add2~17 (
// Equation(s):
// \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add2~17_sumout  = SUM(( \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|mul4_x [12] ) + ( \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|mul3_x [12] ) + ( 
// \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add2~14  ))
// \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add2~18  = CARRY(( \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|mul4_x [12] ) + ( \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|mul3_x [12] ) + ( 
// \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add2~14  ))

	.dataa(gnd),
	.datab(!\u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|mul4_x [12]),
	.datac(!\u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|mul3_x [12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add2~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add2~17_sumout ),
	.cout(\u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add2~18 ),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add2~17 .extended_lut = "off";
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add2~17 .lut_mask = 64'h0000F0F000003333;
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add2~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y14_N15
cyclonev_lcell_comb \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add2~21 (
// Equation(s):
// \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add2~21_sumout  = SUM(( \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|mul3_x [13] ) + ( \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|mul4_x [13] ) + ( 
// \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add2~18  ))
// \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add2~22  = CARRY(( \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|mul3_x [13] ) + ( \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|mul4_x [13] ) + ( 
// \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add2~18  ))

	.dataa(!\u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|mul3_x [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|mul4_x [13]),
	.datag(gnd),
	.cin(\u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add2~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add2~21_sumout ),
	.cout(\u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add2~22 ),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add2~21 .extended_lut = "off";
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add2~21 .lut_mask = 64'h0000FF0000005555;
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add2~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y14_N18
cyclonev_lcell_comb \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add2~25 (
// Equation(s):
// \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add2~25_sumout  = SUM(( \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|mul4_x [14] ) + ( \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|mul3_x [14] ) + ( 
// \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add2~22  ))
// \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add2~26  = CARRY(( \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|mul4_x [14] ) + ( \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|mul3_x [14] ) + ( 
// \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add2~22  ))

	.dataa(gnd),
	.datab(!\u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|mul3_x [14]),
	.datac(!\u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|mul4_x [14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add2~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add2~25_sumout ),
	.cout(\u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add2~26 ),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add2~25 .extended_lut = "off";
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add2~25 .lut_mask = 64'h0000CCCC00000F0F;
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add2~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y14_N21
cyclonev_lcell_comb \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add2~29 (
// Equation(s):
// \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add2~29_sumout  = SUM(( \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|mul4_x [15] ) + ( \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|mul3_x [15] ) + ( 
// \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add2~26  ))
// \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add2~30  = CARRY(( \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|mul4_x [15] ) + ( \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|mul3_x [15] ) + ( 
// \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add2~26  ))

	.dataa(!\u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|mul3_x [15]),
	.datab(gnd),
	.datac(!\u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|mul4_x [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add2~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add2~29_sumout ),
	.cout(\u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add2~30 ),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add2~29 .extended_lut = "off";
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add2~29 .lut_mask = 64'h0000AAAA00000F0F;
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add2~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y14_N24
cyclonev_lcell_comb \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add2~33 (
// Equation(s):
// \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add2~33_sumout  = SUM(( \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|mul4_x [16] ) + ( \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|mul3_x [16] ) + ( 
// \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add2~30  ))
// \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add2~34  = CARRY(( \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|mul4_x [16] ) + ( \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|mul3_x [16] ) + ( 
// \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add2~30  ))

	.dataa(!\u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|mul4_x [16]),
	.datab(gnd),
	.datac(!\u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|mul3_x [16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add2~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add2~33_sumout ),
	.cout(\u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add2~34 ),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add2~33 .extended_lut = "off";
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add2~33 .lut_mask = 64'h0000F0F000005555;
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add2~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y14_N27
cyclonev_lcell_comb \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add2~37 (
// Equation(s):
// \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add2~37_sumout  = SUM(( \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|mul4_x [17] ) + ( \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|mul3_x [17] ) + ( 
// \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add2~34  ))
// \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add2~38  = CARRY(( \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|mul4_x [17] ) + ( \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|mul3_x [17] ) + ( 
// \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add2~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|mul3_x [17]),
	.datad(!\u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|mul4_x [17]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add2~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add2~37_sumout ),
	.cout(\u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add2~38 ),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add2~37 .extended_lut = "off";
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add2~37 .lut_mask = 64'h0000F0F0000000FF;
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add2~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y14_N30
cyclonev_lcell_comb \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add2~41 (
// Equation(s):
// \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add2~41_sumout  = SUM(( \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|mul4_x [18] ) + ( \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|mul3_x [18] ) + ( 
// \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add2~38  ))
// \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add2~42  = CARRY(( \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|mul4_x [18] ) + ( \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|mul3_x [18] ) + ( 
// \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add2~38  ))

	.dataa(gnd),
	.datab(!\u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|mul3_x [18]),
	.datac(!\u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|mul4_x [18]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add2~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add2~41_sumout ),
	.cout(\u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add2~42 ),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add2~41 .extended_lut = "off";
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add2~41 .lut_mask = 64'h0000CCCC00000F0F;
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add2~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y14_N33
cyclonev_lcell_comb \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add2~45 (
// Equation(s):
// \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add2~45_sumout  = SUM(( \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|mul4_x [19] ) + ( \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|mul3_x [19] ) + ( 
// \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add2~42  ))
// \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add2~46  = CARRY(( \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|mul4_x [19] ) + ( \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|mul3_x [19] ) + ( 
// \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add2~42  ))

	.dataa(!\u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|mul3_x [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|mul4_x [19]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add2~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add2~45_sumout ),
	.cout(\u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add2~46 ),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add2~45 .extended_lut = "off";
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add2~45 .lut_mask = 64'h0000AAAA000000FF;
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add2~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y14_N36
cyclonev_lcell_comb \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add2~49 (
// Equation(s):
// \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add2~49_sumout  = SUM(( \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|mul4_x [20] ) + ( \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|mul3_x [20] ) + ( 
// \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add2~46  ))
// \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add2~50  = CARRY(( \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|mul4_x [20] ) + ( \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|mul3_x [20] ) + ( 
// \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add2~46  ))

	.dataa(gnd),
	.datab(!\u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|mul3_x [20]),
	.datac(!\u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|mul4_x [20]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add2~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add2~49_sumout ),
	.cout(\u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add2~50 ),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add2~49 .extended_lut = "off";
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add2~49 .lut_mask = 64'h0000CCCC00000F0F;
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add2~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y14_N39
cyclonev_lcell_comb \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add2~53 (
// Equation(s):
// \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add2~53_sumout  = SUM(( \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|mul4_x [21] ) + ( \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|mul3_x [21] ) + ( 
// \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add2~50  ))
// \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add2~54  = CARRY(( \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|mul4_x [21] ) + ( \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|mul3_x [21] ) + ( 
// \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add2~50  ))

	.dataa(!\u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|mul4_x [21]),
	.datab(gnd),
	.datac(!\u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|mul3_x [21]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add2~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add2~53_sumout ),
	.cout(\u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add2~54 ),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add2~53 .extended_lut = "off";
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add2~53 .lut_mask = 64'h0000F0F000005555;
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add2~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y14_N42
cyclonev_lcell_comb \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add2~57 (
// Equation(s):
// \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add2~57_sumout  = SUM(( \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|mul4_x [22] ) + ( \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|mul3_x [22] ) + ( 
// \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add2~54  ))
// \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add2~58  = CARRY(( \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|mul4_x [22] ) + ( \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|mul3_x [22] ) + ( 
// \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add2~54  ))

	.dataa(gnd),
	.datab(!\u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|mul4_x [22]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|mul3_x [22]),
	.datag(gnd),
	.cin(\u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add2~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add2~57_sumout ),
	.cout(\u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add2~58 ),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add2~57 .extended_lut = "off";
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add2~57 .lut_mask = 64'h0000FF0000003333;
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add2~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y14_N45
cyclonev_lcell_comb \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add2~61 (
// Equation(s):
// \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add2~61_sumout  = SUM(( \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|mul4_x [23] ) + ( \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|mul3_x [23] ) + ( 
// \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add2~58  ))

	.dataa(!\u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|mul4_x [23]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|mul3_x [23]),
	.datag(gnd),
	.cin(\u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add2~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add2~61_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add2~61 .extended_lut = "off";
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add2~61 .lut_mask = 64'h0000FF0000005555;
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add2~61 .shared_arith = "off";
// synopsys translate_on

// Location: DSP_X54_Y18_N0
cyclonev_mac \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Mult1~8 (
	.sub(gnd),
	.negate(gnd),
	.accumulate(gnd),
	.loadconst(gnd),
	.ax({gnd,gnd,gnd,gnd,gnd,gnd,gnd,\u_dsa_system|u_controller|y_acc[7]~DUPLICATE_q ,\u_dsa_system|u_controller|y_acc [6],\u_dsa_system|u_controller|y_acc[5]~DUPLICATE_q ,\u_dsa_system|u_controller|y_acc [4],\u_dsa_system|u_controller|y_acc[3]~DUPLICATE_q ,
\u_dsa_system|u_controller|y_acc [2],\u_dsa_system|u_controller|y_acc [1],\u_dsa_system|u_controller|y_acc [0]}),
	.ay({\u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add2~61_sumout ,\u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add2~57_sumout ,\u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add2~53_sumout ,
\u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add2~49_sumout ,\u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add2~45_sumout ,\u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add2~41_sumout ,
\u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add2~37_sumout ,\u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add2~33_sumout ,\u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add2~29_sumout ,
\u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add2~25_sumout ,\u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add2~21_sumout ,\u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add2~17_sumout ,
\u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add2~13_sumout ,\u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add2~9_sumout ,\u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add2~5_sumout ,
\u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage1|Add2~1_sumout }),
	.az(26'b00000000000000000000000000),
	.bx(18'b000000000000000000),
	.by(19'b0000000000000000000),
	.bz(18'b000000000000000000),
	.coefsela(3'b000),
	.coefselb(3'b000),
	.clk({gnd,gnd,\CLOCK_50~inputCLKENA0_outclk }),
	.aclr({gnd,!\KEY[2]~inputCLKENA0_outclk }),
	.ena({vcc,vcc,vcc}),
	.scanin(27'b000000000000000000000000000),
	.chainin(1'b0),
	.dftout(),
	.resulta(\u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Mult1~8_RESULTA_bus ),
	.resultb(),
	.scanout(),
	.chainout());
// synopsys translate_off
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Mult1~8 .accumulate_clock = "none";
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Mult1~8 .ax_clock = "0";
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Mult1~8 .ax_width = 15;
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Mult1~8 .ay_scan_in_clock = "0";
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Mult1~8 .ay_scan_in_width = 16;
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Mult1~8 .ay_use_scan_in = "false";
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Mult1~8 .az_clock = "none";
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Mult1~8 .bx_clock = "none";
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Mult1~8 .by_clock = "none";
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Mult1~8 .by_use_scan_in = "false";
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Mult1~8 .bz_clock = "none";
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Mult1~8 .coef_a_0 = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Mult1~8 .coef_a_1 = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Mult1~8 .coef_a_2 = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Mult1~8 .coef_a_3 = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Mult1~8 .coef_a_4 = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Mult1~8 .coef_a_5 = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Mult1~8 .coef_a_6 = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Mult1~8 .coef_a_7 = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Mult1~8 .coef_b_0 = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Mult1~8 .coef_b_1 = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Mult1~8 .coef_b_2 = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Mult1~8 .coef_b_3 = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Mult1~8 .coef_b_4 = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Mult1~8 .coef_b_5 = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Mult1~8 .coef_b_6 = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Mult1~8 .coef_b_7 = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Mult1~8 .coef_sel_a_clock = "none";
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Mult1~8 .coef_sel_b_clock = "none";
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Mult1~8 .delay_scan_out_ay = "false";
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Mult1~8 .delay_scan_out_by = "false";
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Mult1~8 .enable_double_accum = "false";
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Mult1~8 .load_const_clock = "none";
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Mult1~8 .load_const_value = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Mult1~8 .mode_sub_location = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Mult1~8 .negate_clock = "none";
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Mult1~8 .operand_source_max = "input";
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Mult1~8 .operand_source_may = "input";
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Mult1~8 .operand_source_mbx = "input";
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Mult1~8 .operand_source_mby = "input";
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Mult1~8 .operation_mode = "m18x18_full";
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Mult1~8 .output_clock = "none";
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Mult1~8 .preadder_subtract_a = "false";
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Mult1~8 .preadder_subtract_b = "false";
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Mult1~8 .result_a_width = 64;
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Mult1~8 .signed_max = "false";
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Mult1~8 .signed_may = "false";
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Mult1~8 .signed_mbx = "false";
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Mult1~8 .signed_mby = "false";
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Mult1~8 .sub_clock = "none";
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Mult1~8 .use_chainadder = "false";
// synopsys translate_on

// Location: LABCELL_X33_Y18_N0
cyclonev_lcell_comb \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Add1~62 (
// Equation(s):
// \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Add1~62_cout  = CARRY(( \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|mul2_y [8] ) + ( \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|mul1_y [8] ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|mul1_y [8]),
	.datac(!\u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|mul2_y [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Add1~62_cout ),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Add1~62 .extended_lut = "off";
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Add1~62 .lut_mask = 64'h0000CCCC00000F0F;
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Add1~62 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y18_N3
cyclonev_lcell_comb \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Add1~58 (
// Equation(s):
// \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Add1~58_cout  = CARRY(( \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|mul1_y [9] ) + ( \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|mul2_y [9] ) + ( 
// \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Add1~62_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|mul1_y [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|mul2_y [9]),
	.datag(gnd),
	.cin(\u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Add1~62_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Add1~58_cout ),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Add1~58 .extended_lut = "off";
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Add1~58 .lut_mask = 64'h0000FF0000000F0F;
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Add1~58 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y18_N6
cyclonev_lcell_comb \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Add1~54 (
// Equation(s):
// \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Add1~54_cout  = CARRY(( \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|mul2_y [10] ) + ( \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|mul1_y [10] ) + ( 
// \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Add1~58_cout  ))

	.dataa(gnd),
	.datab(!\u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|mul1_y [10]),
	.datac(gnd),
	.datad(!\u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|mul2_y [10]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Add1~58_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Add1~54_cout ),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Add1~54 .extended_lut = "off";
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Add1~54 .lut_mask = 64'h0000CCCC000000FF;
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Add1~54 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y18_N9
cyclonev_lcell_comb \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Add1~50 (
// Equation(s):
// \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Add1~50_cout  = CARRY(( \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|mul2_y [11] ) + ( \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|mul1_y [11] ) + ( 
// \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Add1~54_cout  ))

	.dataa(!\u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|mul2_y [11]),
	.datab(gnd),
	.datac(!\u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|mul1_y [11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Add1~54_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Add1~50_cout ),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Add1~50 .extended_lut = "off";
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Add1~50 .lut_mask = 64'h0000F0F000005555;
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Add1~50 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y18_N12
cyclonev_lcell_comb \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Add1~46 (
// Equation(s):
// \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Add1~46_cout  = CARRY(( \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|mul2_y [12] ) + ( \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|mul1_y [12] ) + ( 
// \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Add1~50_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|mul2_y [12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|mul1_y [12]),
	.datag(gnd),
	.cin(\u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Add1~50_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Add1~46_cout ),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Add1~46 .extended_lut = "off";
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Add1~46 .lut_mask = 64'h0000FF0000000F0F;
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Add1~46 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y18_N15
cyclonev_lcell_comb \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Add1~42 (
// Equation(s):
// \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Add1~42_cout  = CARRY(( \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|mul2_y [13] ) + ( \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|mul1_y [13] ) + ( 
// \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Add1~46_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|mul2_y [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|mul1_y [13]),
	.datag(gnd),
	.cin(\u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Add1~46_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Add1~42_cout ),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Add1~42 .extended_lut = "off";
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Add1~42 .lut_mask = 64'h0000FF0000000F0F;
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Add1~42 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y18_N18
cyclonev_lcell_comb \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Add1~38 (
// Equation(s):
// \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Add1~38_cout  = CARRY(( \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|mul1_y [14] ) + ( \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|mul2_y [14] ) + ( 
// \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Add1~42_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|mul1_y [14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|mul2_y [14]),
	.datag(gnd),
	.cin(\u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Add1~42_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Add1~38_cout ),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Add1~38 .extended_lut = "off";
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Add1~38 .lut_mask = 64'h0000FF0000000F0F;
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Add1~38 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y18_N21
cyclonev_lcell_comb \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Add1~6 (
// Equation(s):
// \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Add1~6_cout  = CARRY(( \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|mul1_y [15] ) + ( \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|mul2_y [15] ) + ( 
// \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Add1~38_cout  ))

	.dataa(!\u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|mul1_y [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|mul2_y [15]),
	.datag(gnd),
	.cin(\u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Add1~38_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Add1~6_cout ),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Add1~6 .extended_lut = "off";
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Add1~6 .lut_mask = 64'h0000FF0000005555;
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Add1~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y18_N24
cyclonev_lcell_comb \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Add1~1 (
// Equation(s):
// \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Add1~1_sumout  = SUM(( \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|mul2_y [16] ) + ( \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|mul1_y [16] ) + ( 
// \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Add1~6_cout  ))
// \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Add1~2  = CARRY(( \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|mul2_y [16] ) + ( \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|mul1_y [16] ) + ( 
// \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Add1~6_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|mul2_y [16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|mul1_y [16]),
	.datag(gnd),
	.cin(\u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Add1~6_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Add1~1_sumout ),
	.cout(\u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Add1~2 ),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Add1~1 .extended_lut = "off";
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Add1~1 .lut_mask = 64'h0000FF0000000F0F;
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y18_N27
cyclonev_lcell_comb \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Add1~9 (
// Equation(s):
// \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Add1~9_sumout  = SUM(( \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|mul2_y [17] ) + ( \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|mul1_y [17] ) + ( 
// \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Add1~2  ))
// \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Add1~10  = CARRY(( \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|mul2_y [17] ) + ( \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|mul1_y [17] ) + ( 
// \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Add1~2  ))

	.dataa(!\u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|mul1_y [17]),
	.datab(gnd),
	.datac(!\u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|mul2_y [17]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Add1~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Add1~9_sumout ),
	.cout(\u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Add1~9 .extended_lut = "off";
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Add1~9 .lut_mask = 64'h0000AAAA00000F0F;
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y18_N30
cyclonev_lcell_comb \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Add1~13 (
// Equation(s):
// \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Add1~13_sumout  = SUM(( \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|mul2_y [18] ) + ( \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|mul1_y [18] ) + ( 
// \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Add1~10  ))
// \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Add1~14  = CARRY(( \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|mul2_y [18] ) + ( \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|mul1_y [18] ) + ( 
// \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Add1~10  ))

	.dataa(gnd),
	.datab(!\u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|mul2_y [18]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|mul1_y [18]),
	.datag(gnd),
	.cin(\u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Add1~13_sumout ),
	.cout(\u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Add1~13 .extended_lut = "off";
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Add1~13 .lut_mask = 64'h0000FF0000003333;
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y18_N33
cyclonev_lcell_comb \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Add1~17 (
// Equation(s):
// \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Add1~17_sumout  = SUM(( \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|mul1_y [19] ) + ( \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|mul2_y [19] ) + ( 
// \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Add1~14  ))
// \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Add1~18  = CARRY(( \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|mul1_y [19] ) + ( \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|mul2_y [19] ) + ( 
// \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Add1~14  ))

	.dataa(!\u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|mul2_y [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|mul1_y [19]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Add1~17_sumout ),
	.cout(\u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Add1~17 .extended_lut = "off";
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Add1~17 .lut_mask = 64'h0000AAAA000000FF;
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y18_N36
cyclonev_lcell_comb \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Add1~21 (
// Equation(s):
// \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Add1~21_sumout  = SUM(( \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|mul1_y [20] ) + ( \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|mul2_y [20] ) + ( 
// \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Add1~18  ))
// \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Add1~22  = CARRY(( \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|mul1_y [20] ) + ( \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|mul2_y [20] ) + ( 
// \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Add1~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|mul1_y [20]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|mul2_y [20]),
	.datag(gnd),
	.cin(\u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Add1~21_sumout ),
	.cout(\u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Add1~21 .extended_lut = "off";
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Add1~21 .lut_mask = 64'h0000FF0000000F0F;
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y18_N39
cyclonev_lcell_comb \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Add1~25 (
// Equation(s):
// \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Add1~25_sumout  = SUM(( \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|mul2_y [21] ) + ( \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|mul1_y [21] ) + ( 
// \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Add1~22  ))
// \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Add1~26  = CARRY(( \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|mul2_y [21] ) + ( \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|mul1_y [21] ) + ( 
// \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Add1~22  ))

	.dataa(!\u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|mul1_y [21]),
	.datab(gnd),
	.datac(!\u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|mul2_y [21]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Add1~25_sumout ),
	.cout(\u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Add1~25 .extended_lut = "off";
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Add1~25 .lut_mask = 64'h0000AAAA00000F0F;
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y18_N42
cyclonev_lcell_comb \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Add1~29 (
// Equation(s):
// \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Add1~29_sumout  = SUM(( \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|mul2_y [22] ) + ( \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|mul1_y [22] ) + ( 
// \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Add1~26  ))
// \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Add1~30  = CARRY(( \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|mul2_y [22] ) + ( \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|mul1_y [22] ) + ( 
// \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Add1~26  ))

	.dataa(!\u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|mul1_y [22]),
	.datab(gnd),
	.datac(!\u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|mul2_y [22]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Add1~29_sumout ),
	.cout(\u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Add1~30 ),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Add1~29 .extended_lut = "off";
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Add1~29 .lut_mask = 64'h0000AAAA00000F0F;
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Add1~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y18_N45
cyclonev_lcell_comb \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Add1~33 (
// Equation(s):
// \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Add1~33_sumout  = SUM(( \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|mul1_y [23] ) + ( \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|mul2_y [23] ) + ( 
// \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Add1~30  ))

	.dataa(gnd),
	.datab(!\u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|mul1_y [23]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|mul2_y [23]),
	.datag(gnd),
	.cin(\u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Add1~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Add1~33_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Add1~33 .extended_lut = "off";
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Add1~33 .lut_mask = 64'h0000FF0000003333;
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Add1~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y18_N46
dffeas \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|o_p_final_q[15] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Add1~33_sumout ),
	.asdata(vcc),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|o_p_final_q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|o_p_final_q[15] .is_wysiwyg = "true";
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|o_p_final_q[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y8_N20
dffeas \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage3|o_pixel_out[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|o_p_final_q [15]),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage3|o_pixel_out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage3|o_pixel_out[7] .is_wysiwyg = "true";
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage3|o_pixel_out[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y8_N18
cyclonev_lcell_comb \o_mem_wdata[31]~31 (
// Equation(s):
// \o_mem_wdata[31]~31_combout  = ( \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage3|o_pixel_out [7] & ( \u_vjtag_interface|data_out[31]~DUPLICATE_q  & ( (\o_mem_we~0_combout  & (((\u_instruction_handler|i_mode_select~q ) # 
// (\u_dsa_system|u_controller|o_busy~0_combout )) # (\u_dsa_system|u_seq_core|u_stage3|o_pixel_out [7]))) ) ) ) # ( !\u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage3|o_pixel_out [7] & ( \u_vjtag_interface|data_out[31]~DUPLICATE_q  & ( 
// (\o_mem_we~0_combout  & (((\u_dsa_system|u_seq_core|u_stage3|o_pixel_out [7] & !\u_instruction_handler|i_mode_select~q )) # (\u_dsa_system|u_controller|o_busy~0_combout ))) ) ) ) # ( \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage3|o_pixel_out [7] & 
// ( !\u_vjtag_interface|data_out[31]~DUPLICATE_q  & ( (!\u_dsa_system|u_controller|o_busy~0_combout  & (\o_mem_we~0_combout  & ((\u_instruction_handler|i_mode_select~q ) # (\u_dsa_system|u_seq_core|u_stage3|o_pixel_out [7])))) ) ) ) # ( 
// !\u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage3|o_pixel_out [7] & ( !\u_vjtag_interface|data_out[31]~DUPLICATE_q  & ( (\u_dsa_system|u_seq_core|u_stage3|o_pixel_out [7] & (!\u_dsa_system|u_controller|o_busy~0_combout  & 
// (!\u_instruction_handler|i_mode_select~q  & \o_mem_we~0_combout ))) ) ) )

	.dataa(!\u_dsa_system|u_seq_core|u_stage3|o_pixel_out [7]),
	.datab(!\u_dsa_system|u_controller|o_busy~0_combout ),
	.datac(!\u_instruction_handler|i_mode_select~q ),
	.datad(!\o_mem_we~0_combout ),
	.datae(!\u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage3|o_pixel_out [7]),
	.dataf(!\u_vjtag_interface|data_out[31]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\o_mem_wdata[31]~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \o_mem_wdata[31]~31 .extended_lut = "off";
defparam \o_mem_wdata[31]~31 .lut_mask = 64'h0040004C0073007F;
defparam \o_mem_wdata[31]~31 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y4_N51
cyclonev_lcell_comb \o_mem_byte_en[3]~7 (
// Equation(s):
// \o_mem_byte_en[3]~7_combout  = ( !\u_dsa_system|u_controller|o_busy~0_combout  & ( (\u_dsa_system|u_controller|state.WRITE_RES~DUPLICATE_q  & (((\u_dsa_system|u_controller|x_int [2] & \u_dsa_system|u_controller|x_int [1])) # 
// (\u_instruction_handler|i_mode_select~q ))) ) )

	.dataa(!\u_dsa_system|u_controller|x_int [2]),
	.datab(!\u_instruction_handler|i_mode_select~q ),
	.datac(!\u_dsa_system|u_controller|state.WRITE_RES~DUPLICATE_q ),
	.datad(!\u_dsa_system|u_controller|x_int [1]),
	.datae(gnd),
	.dataf(!\u_dsa_system|u_controller|o_busy~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\o_mem_byte_en[3]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \o_mem_byte_en[3]~7 .extended_lut = "off";
defparam \o_mem_byte_en[3]~7 .lut_mask = 64'h0307030700000000;
defparam \o_mem_byte_en[3]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y4_N51
cyclonev_lcell_comb \u_instruction_handler|img_reciver|Equal0~13 (
// Equation(s):
// \u_instruction_handler|img_reciver|Equal0~13_combout  = ( !\u_instruction_handler|Add3~113_sumout  & ( (!\u_instruction_handler|Add3~109_sumout  & !\u_instruction_handler|Add3~105_sumout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_instruction_handler|Add3~109_sumout ),
	.datad(!\u_instruction_handler|Add3~105_sumout ),
	.datae(gnd),
	.dataf(!\u_instruction_handler|Add3~113_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_instruction_handler|img_reciver|Equal0~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_instruction_handler|img_reciver|Equal0~13 .extended_lut = "off";
defparam \u_instruction_handler|img_reciver|Equal0~13 .lut_mask = 64'hF000F00000000000;
defparam \u_instruction_handler|img_reciver|Equal0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y6_N24
cyclonev_lcell_comb \o_mem_byte_en[3]~8 (
// Equation(s):
// \o_mem_byte_en[3]~8_combout  = ( \o_mem_byte_en[3]~0_combout  & ( \u_instruction_handler|img_reciver|Equal0~13_combout  & ( (((!\u_instruction_handler|img_reciver|Equal0~9_combout ) # (!\u_instruction_handler|img_reciver|Equal0~11_combout )) # 
// (\o_mem_byte_en[3]~7_combout )) # (\u_instruction_handler|Add3~117_sumout ) ) ) ) # ( !\o_mem_byte_en[3]~0_combout  & ( \u_instruction_handler|img_reciver|Equal0~13_combout  & ( \o_mem_byte_en[3]~7_combout  ) ) ) # ( \o_mem_byte_en[3]~0_combout  & ( 
// !\u_instruction_handler|img_reciver|Equal0~13_combout  ) ) # ( !\o_mem_byte_en[3]~0_combout  & ( !\u_instruction_handler|img_reciver|Equal0~13_combout  & ( \o_mem_byte_en[3]~7_combout  ) ) )

	.dataa(!\u_instruction_handler|Add3~117_sumout ),
	.datab(!\o_mem_byte_en[3]~7_combout ),
	.datac(!\u_instruction_handler|img_reciver|Equal0~9_combout ),
	.datad(!\u_instruction_handler|img_reciver|Equal0~11_combout ),
	.datae(!\o_mem_byte_en[3]~0_combout ),
	.dataf(!\u_instruction_handler|img_reciver|Equal0~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\o_mem_byte_en[3]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \o_mem_byte_en[3]~8 .extended_lut = "off";
defparam \o_mem_byte_en[3]~8 .lut_mask = 64'h3333FFFF3333FFF7;
defparam \o_mem_byte_en[3]~8 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y9_N0
cyclonev_ram_block \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a63 (
	.portawe(\u_memory_interface|ram_inst|altsyncram_component|auto_generated|decode3|w_anode8396w [1]),
	.portare(!\o_mem_we~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\o_mem_addr[15]~34_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\o_mem_wdata[31]~31_combout }),
	.portaaddr({\o_mem_addr[14]~31_combout ,\o_mem_addr[13]~29_combout ,\o_mem_addr[12]~27_combout ,\o_mem_addr[11]~25_combout ,\o_mem_addr[10]~23_combout ,\o_mem_addr[9]~21_combout ,\o_mem_addr[8]~19_combout ,\o_mem_addr[7]~17_combout ,\o_mem_addr[6]~15_combout ,
\o_mem_addr[5]~13_combout ,\o_mem_addr[4]~11_combout ,\o_mem_addr[3]~9_combout ,\o_mem_addr[2]~7_combout }),
	.portabyteenamasks({\o_mem_byte_en[3]~8_combout }),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a63_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a63 .clk0_core_clock_enable = "ena0";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a63 .data_interleave_offset_in_bits = 1;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a63 .data_interleave_width_in_bits = 1;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a63 .logical_ram_name = "memory_interface:u_memory_interface|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_qhn1:auto_generated|ALTSYNCRAM";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a63 .operation_mode = "single_port";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_address_clear = "none";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_address_width = 13;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_byte_enable_mask_width = 1;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_byte_size = 1;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_data_out_clear = "none";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_data_out_clock = "none";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_data_width = 1;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_first_address = 0;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_first_bit_number = 31;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_last_address = 8191;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_logical_ram_depth = 262144;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_logical_ram_width = 32;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_read_during_write_mode = "dont_care";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a63 .port_b_address_width = 13;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a63 .port_b_data_width = 1;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a63 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y8_N0
cyclonev_ram_block \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a31 (
	.portawe(\u_memory_interface|ram_inst|altsyncram_component|auto_generated|decode3|w_anode8379w [1]),
	.portare(!\o_mem_we~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\o_mem_addr[15]~34_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\o_mem_wdata[31]~31_combout }),
	.portaaddr({\o_mem_addr[14]~31_combout ,\o_mem_addr[13]~29_combout ,\o_mem_addr[12]~27_combout ,\o_mem_addr[11]~25_combout ,\o_mem_addr[10]~23_combout ,\o_mem_addr[9]~21_combout ,\o_mem_addr[8]~19_combout ,\o_mem_addr[7]~17_combout ,\o_mem_addr[6]~15_combout ,
\o_mem_addr[5]~13_combout ,\o_mem_addr[4]~11_combout ,\o_mem_addr[3]~9_combout ,\o_mem_addr[2]~7_combout }),
	.portabyteenamasks({\o_mem_byte_en[3]~8_combout }),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a31 .clk0_core_clock_enable = "ena0";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a31 .data_interleave_offset_in_bits = 1;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a31 .data_interleave_width_in_bits = 1;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a31 .logical_ram_name = "memory_interface:u_memory_interface|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_qhn1:auto_generated|ALTSYNCRAM";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a31 .operation_mode = "single_port";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_address_clear = "none";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_address_width = 13;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_byte_enable_mask_width = 1;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_byte_size = 1;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_out_clear = "none";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_out_clock = "none";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_width = 1;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_first_address = 0;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_first_bit_number = 31;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_last_address = 8191;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_logical_ram_depth = 262144;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_logical_ram_width = 32;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_read_during_write_mode = "dont_care";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a31 .port_b_address_width = 13;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a31 .port_b_data_width = 1;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a31 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X39_Y8_N24
cyclonev_lcell_comb \u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w31_n0_mux_dataout~0 (
// Equation(s):
// \u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w31_n0_mux_dataout~0_combout  = ( \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a63~portadataout  & ( 
// \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a31~portadataout  ) ) # ( !\u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a63~portadataout  & ( 
// \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a31~portadataout  & ( !\u_memory_interface|ram_inst|altsyncram_component|auto_generated|address_reg_a [0] ) ) ) # ( 
// \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a63~portadataout  & ( !\u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a31~portadataout  & ( 
// \u_memory_interface|ram_inst|altsyncram_component|auto_generated|address_reg_a [0] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_memory_interface|ram_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(gnd),
	.datae(!\u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a63~portadataout ),
	.dataf(!\u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a31~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w31_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w31_n0_mux_dataout~0 .extended_lut = "off";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w31_n0_mux_dataout~0 .lut_mask = 64'h00000F0FF0F0FFFF;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w31_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y10_N11
dffeas \u_dsa_system|u_controller|row0_data[31] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w31_n0_mux_dataout~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_dsa_system|u_controller|row0_data[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_dsa_system|u_controller|row0_data [31]),
	.prn(vcc));
// synopsys translate_off
defparam \u_dsa_system|u_controller|row0_data[31] .is_wysiwyg = "true";
defparam \u_dsa_system|u_controller|row0_data[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y18_N43
dffeas \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|o_p_final_q[14] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Add1~29_sumout ),
	.asdata(vcc),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|o_p_final_q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|o_p_final_q[14] .is_wysiwyg = "true";
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|o_p_final_q[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y4_N32
dffeas \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage3|o_pixel_out[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|o_p_final_q [14]),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage3|o_pixel_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage3|o_pixel_out[6] .is_wysiwyg = "true";
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage3|o_pixel_out[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y4_N30
cyclonev_lcell_comb \o_mem_wdata[30]~30 (
// Equation(s):
// \o_mem_wdata[30]~30_combout  = ( \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage3|o_pixel_out [6] & ( \u_vjtag_interface|data_out [30] & ( (\o_mem_we~0_combout  & (((\u_instruction_handler|i_mode_select~q ) # 
// (\u_dsa_system|u_seq_core|u_stage3|o_pixel_out [6])) # (\u_dsa_system|u_controller|o_busy~0_combout ))) ) ) ) # ( !\u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage3|o_pixel_out [6] & ( \u_vjtag_interface|data_out [30] & ( (\o_mem_we~0_combout  & 
// (((\u_dsa_system|u_seq_core|u_stage3|o_pixel_out [6] & !\u_instruction_handler|i_mode_select~q )) # (\u_dsa_system|u_controller|o_busy~0_combout ))) ) ) ) # ( \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage3|o_pixel_out [6] & ( 
// !\u_vjtag_interface|data_out [30] & ( (!\u_dsa_system|u_controller|o_busy~0_combout  & (\o_mem_we~0_combout  & ((\u_instruction_handler|i_mode_select~q ) # (\u_dsa_system|u_seq_core|u_stage3|o_pixel_out [6])))) ) ) ) # ( 
// !\u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage3|o_pixel_out [6] & ( !\u_vjtag_interface|data_out [30] & ( (!\u_dsa_system|u_controller|o_busy~0_combout  & (\o_mem_we~0_combout  & (\u_dsa_system|u_seq_core|u_stage3|o_pixel_out [6] & 
// !\u_instruction_handler|i_mode_select~q ))) ) ) )

	.dataa(!\u_dsa_system|u_controller|o_busy~0_combout ),
	.datab(!\o_mem_we~0_combout ),
	.datac(!\u_dsa_system|u_seq_core|u_stage3|o_pixel_out [6]),
	.datad(!\u_instruction_handler|i_mode_select~q ),
	.datae(!\u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage3|o_pixel_out [6]),
	.dataf(!\u_vjtag_interface|data_out [30]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\o_mem_wdata[30]~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \o_mem_wdata[30]~30 .extended_lut = "off";
defparam \o_mem_wdata[30]~30 .lut_mask = 64'h0200022213111333;
defparam \o_mem_wdata[30]~30 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X5_Y4_N0
cyclonev_ram_block \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a62 (
	.portawe(\u_memory_interface|ram_inst|altsyncram_component|auto_generated|decode3|w_anode8396w [1]),
	.portare(!\o_mem_we~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\o_mem_addr[15]~34_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\o_mem_wdata[30]~30_combout }),
	.portaaddr({\o_mem_addr[14]~31_combout ,\o_mem_addr[13]~29_combout ,\o_mem_addr[12]~27_combout ,\o_mem_addr[11]~25_combout ,\o_mem_addr[10]~23_combout ,\o_mem_addr[9]~21_combout ,\o_mem_addr[8]~19_combout ,\o_mem_addr[7]~17_combout ,\o_mem_addr[6]~15_combout ,
\o_mem_addr[5]~13_combout ,\o_mem_addr[4]~11_combout ,\o_mem_addr[3]~9_combout ,\o_mem_addr[2]~7_combout }),
	.portabyteenamasks({\o_mem_byte_en[3]~8_combout }),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a62_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a62 .clk0_core_clock_enable = "ena0";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a62 .data_interleave_offset_in_bits = 1;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a62 .data_interleave_width_in_bits = 1;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a62 .logical_ram_name = "memory_interface:u_memory_interface|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_qhn1:auto_generated|ALTSYNCRAM";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a62 .operation_mode = "single_port";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_address_clear = "none";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_address_width = 13;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_byte_enable_mask_width = 1;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_byte_size = 1;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_out_clear = "none";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_out_clock = "none";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_width = 1;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_first_address = 0;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_first_bit_number = 30;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_last_address = 8191;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_logical_ram_depth = 262144;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_logical_ram_width = 32;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_read_during_write_mode = "dont_care";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a62 .port_b_address_width = 13;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a62 .port_b_data_width = 1;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a62 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X5_Y3_N0
cyclonev_ram_block \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a30 (
	.portawe(\u_memory_interface|ram_inst|altsyncram_component|auto_generated|decode3|w_anode8379w [1]),
	.portare(!\o_mem_we~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\o_mem_addr[15]~34_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\o_mem_wdata[30]~30_combout }),
	.portaaddr({\o_mem_addr[14]~31_combout ,\o_mem_addr[13]~29_combout ,\o_mem_addr[12]~27_combout ,\o_mem_addr[11]~25_combout ,\o_mem_addr[10]~23_combout ,\o_mem_addr[9]~21_combout ,\o_mem_addr[8]~19_combout ,\o_mem_addr[7]~17_combout ,\o_mem_addr[6]~15_combout ,
\o_mem_addr[5]~13_combout ,\o_mem_addr[4]~11_combout ,\o_mem_addr[3]~9_combout ,\o_mem_addr[2]~7_combout }),
	.portabyteenamasks({\o_mem_byte_en[3]~8_combout }),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a30 .clk0_core_clock_enable = "ena0";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a30 .logical_ram_name = "memory_interface:u_memory_interface|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_qhn1:auto_generated|ALTSYNCRAM";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a30 .operation_mode = "single_port";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_width = 13;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_byte_enable_mask_width = 1;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_byte_size = 1;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clock = "none";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_width = 1;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_bit_number = 30;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_last_address = 8191;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 262144;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_width = 32;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_read_during_write_mode = "dont_care";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a30 .port_b_address_width = 13;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_width = 1;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a30 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X2_Y4_N18
cyclonev_lcell_comb \u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w30_n0_mux_dataout~0 (
// Equation(s):
// \u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w30_n0_mux_dataout~0_combout  = ( \u_memory_interface|ram_inst|altsyncram_component|auto_generated|address_reg_a [0] & ( 
// \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a62~portadataout  ) ) # ( !\u_memory_interface|ram_inst|altsyncram_component|auto_generated|address_reg_a [0] & ( 
// \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a30~portadataout  ) )

	.dataa(gnd),
	.datab(!\u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a62~portadataout ),
	.datac(gnd),
	.datad(!\u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a30~portadataout ),
	.datae(!\u_memory_interface|ram_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w30_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w30_n0_mux_dataout~0 .extended_lut = "off";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w30_n0_mux_dataout~0 .lut_mask = 64'h00FF333300FF3333;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w30_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y4_N44
dffeas \u_dsa_system|u_controller|row0_data[30] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w30_n0_mux_dataout~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_dsa_system|u_controller|row0_data[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_dsa_system|u_controller|row0_data [30]),
	.prn(vcc));
// synopsys translate_off
defparam \u_dsa_system|u_controller|row0_data[30] .is_wysiwyg = "true";
defparam \u_dsa_system|u_controller|row0_data[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y18_N40
dffeas \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|o_p_final_q[13] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Add1~25_sumout ),
	.asdata(vcc),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|o_p_final_q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|o_p_final_q[13] .is_wysiwyg = "true";
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|o_p_final_q[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y8_N5
dffeas \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage3|o_pixel_out[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|o_p_final_q [13]),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage3|o_pixel_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage3|o_pixel_out[5] .is_wysiwyg = "true";
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage3|o_pixel_out[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y8_N3
cyclonev_lcell_comb \o_mem_wdata[29]~29 (
// Equation(s):
// \o_mem_wdata[29]~29_combout  = ( \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage3|o_pixel_out [5] & ( \u_vjtag_interface|data_out [29] & ( (\o_mem_we~0_combout  & (((\u_dsa_system|u_controller|o_busy~0_combout ) # 
// (\u_dsa_system|u_seq_core|u_stage3|o_pixel_out [5])) # (\u_instruction_handler|i_mode_select~q ))) ) ) ) # ( !\u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage3|o_pixel_out [5] & ( \u_vjtag_interface|data_out [29] & ( (\o_mem_we~0_combout  & 
// (((!\u_instruction_handler|i_mode_select~q  & \u_dsa_system|u_seq_core|u_stage3|o_pixel_out [5])) # (\u_dsa_system|u_controller|o_busy~0_combout ))) ) ) ) # ( \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage3|o_pixel_out [5] & ( 
// !\u_vjtag_interface|data_out [29] & ( (\o_mem_we~0_combout  & (!\u_dsa_system|u_controller|o_busy~0_combout  & ((\u_dsa_system|u_seq_core|u_stage3|o_pixel_out [5]) # (\u_instruction_handler|i_mode_select~q )))) ) ) ) # ( 
// !\u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage3|o_pixel_out [5] & ( !\u_vjtag_interface|data_out [29] & ( (!\u_instruction_handler|i_mode_select~q  & (\o_mem_we~0_combout  & (\u_dsa_system|u_seq_core|u_stage3|o_pixel_out [5] & 
// !\u_dsa_system|u_controller|o_busy~0_combout ))) ) ) )

	.dataa(!\u_instruction_handler|i_mode_select~q ),
	.datab(!\o_mem_we~0_combout ),
	.datac(!\u_dsa_system|u_seq_core|u_stage3|o_pixel_out [5]),
	.datad(!\u_dsa_system|u_controller|o_busy~0_combout ),
	.datae(!\u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage3|o_pixel_out [5]),
	.dataf(!\u_vjtag_interface|data_out [29]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\o_mem_wdata[29]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \o_mem_wdata[29]~29 .extended_lut = "off";
defparam \o_mem_wdata[29]~29 .lut_mask = 64'h0200130002331333;
defparam \o_mem_wdata[29]~29 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y3_N0
cyclonev_ram_block \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a29 (
	.portawe(\u_memory_interface|ram_inst|altsyncram_component|auto_generated|decode3|w_anode8379w [1]),
	.portare(!\o_mem_we~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\o_mem_addr[15]~34_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\o_mem_wdata[29]~29_combout }),
	.portaaddr({\o_mem_addr[14]~31_combout ,\o_mem_addr[13]~29_combout ,\o_mem_addr[12]~27_combout ,\o_mem_addr[11]~25_combout ,\o_mem_addr[10]~23_combout ,\o_mem_addr[9]~21_combout ,\o_mem_addr[8]~19_combout ,\o_mem_addr[7]~17_combout ,\o_mem_addr[6]~15_combout ,
\o_mem_addr[5]~13_combout ,\o_mem_addr[4]~11_combout ,\o_mem_addr[3]~9_combout ,\o_mem_addr[2]~7_combout }),
	.portabyteenamasks({\o_mem_byte_en[3]~8_combout }),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a29 .clk0_core_clock_enable = "ena0";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a29 .logical_ram_name = "memory_interface:u_memory_interface|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_qhn1:auto_generated|ALTSYNCRAM";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a29 .operation_mode = "single_port";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_clear = "none";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_width = 13;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_byte_enable_mask_width = 1;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_byte_size = 1;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clear = "none";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clock = "none";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_width = 1;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_address = 0;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_bit_number = 29;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_last_address = 8191;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_depth = 262144;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_width = 32;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_read_during_write_mode = "dont_care";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a29 .port_b_address_width = 13;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a29 .port_b_data_width = 1;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a29 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y5_N0
cyclonev_ram_block \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a61 (
	.portawe(\u_memory_interface|ram_inst|altsyncram_component|auto_generated|decode3|w_anode8396w [1]),
	.portare(!\o_mem_we~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\o_mem_addr[15]~34_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\o_mem_wdata[29]~29_combout }),
	.portaaddr({\o_mem_addr[14]~31_combout ,\o_mem_addr[13]~29_combout ,\o_mem_addr[12]~27_combout ,\o_mem_addr[11]~25_combout ,\o_mem_addr[10]~23_combout ,\o_mem_addr[9]~21_combout ,\o_mem_addr[8]~19_combout ,\o_mem_addr[7]~17_combout ,\o_mem_addr[6]~15_combout ,
\o_mem_addr[5]~13_combout ,\o_mem_addr[4]~11_combout ,\o_mem_addr[3]~9_combout ,\o_mem_addr[2]~7_combout }),
	.portabyteenamasks({\o_mem_byte_en[3]~8_combout }),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a61_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a61 .clk0_core_clock_enable = "ena0";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a61 .data_interleave_offset_in_bits = 1;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a61 .data_interleave_width_in_bits = 1;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a61 .logical_ram_name = "memory_interface:u_memory_interface|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_qhn1:auto_generated|ALTSYNCRAM";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a61 .operation_mode = "single_port";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_address_clear = "none";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_address_width = 13;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_byte_enable_mask_width = 1;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_byte_size = 1;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_out_clear = "none";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_out_clock = "none";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_width = 1;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_first_address = 0;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_first_bit_number = 29;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_last_address = 8191;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_logical_ram_depth = 262144;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_logical_ram_width = 32;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_read_during_write_mode = "dont_care";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a61 .port_b_address_width = 13;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a61 .port_b_data_width = 1;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a61 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X2_Y4_N36
cyclonev_lcell_comb \u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w29_n0_mux_dataout~0 (
// Equation(s):
// \u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w29_n0_mux_dataout~0_combout  = ( \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a61~portadataout  & ( 
// (\u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a29~portadataout ) # (\u_memory_interface|ram_inst|altsyncram_component|auto_generated|address_reg_a [0]) ) ) # ( 
// !\u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a61~portadataout  & ( (!\u_memory_interface|ram_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a29~portadataout ) ) )

	.dataa(gnd),
	.datab(!\u_memory_interface|ram_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(!\u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a29~portadataout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a61~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w29_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w29_n0_mux_dataout~0 .extended_lut = "off";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w29_n0_mux_dataout~0 .lut_mask = 64'h0C0C0C0C3F3F3F3F;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w29_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y6_N41
dffeas \u_dsa_system|u_controller|row0_data[29] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w29_n0_mux_dataout~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_dsa_system|u_controller|row0_data[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_dsa_system|u_controller|row0_data [29]),
	.prn(vcc));
// synopsys translate_off
defparam \u_dsa_system|u_controller|row0_data[29] .is_wysiwyg = "true";
defparam \u_dsa_system|u_controller|row0_data[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y18_N37
dffeas \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|o_p_final_q[12] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Add1~21_sumout ),
	.asdata(vcc),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|o_p_final_q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|o_p_final_q[12] .is_wysiwyg = "true";
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|o_p_final_q[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y4_N29
dffeas \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage3|o_pixel_out[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|o_p_final_q [12]),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage3|o_pixel_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage3|o_pixel_out[4] .is_wysiwyg = "true";
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage3|o_pixel_out[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y4_N27
cyclonev_lcell_comb \o_mem_wdata[28]~28 (
// Equation(s):
// \o_mem_wdata[28]~28_combout  = ( \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage3|o_pixel_out [4] & ( \u_vjtag_interface|data_out[28]~_Duplicate_1_q  & ( (\o_mem_we~0_combout  & (((\u_dsa_system|u_seq_core|u_stage3|o_pixel_out [4]) # 
// (\u_instruction_handler|i_mode_select~q )) # (\u_dsa_system|u_controller|o_busy~0_combout ))) ) ) ) # ( !\u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage3|o_pixel_out [4] & ( \u_vjtag_interface|data_out[28]~_Duplicate_1_q  & ( (\o_mem_we~0_combout  & 
// (((!\u_instruction_handler|i_mode_select~q  & \u_dsa_system|u_seq_core|u_stage3|o_pixel_out [4])) # (\u_dsa_system|u_controller|o_busy~0_combout ))) ) ) ) # ( \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage3|o_pixel_out [4] & ( 
// !\u_vjtag_interface|data_out[28]~_Duplicate_1_q  & ( (!\u_dsa_system|u_controller|o_busy~0_combout  & (\o_mem_we~0_combout  & ((\u_dsa_system|u_seq_core|u_stage3|o_pixel_out [4]) # (\u_instruction_handler|i_mode_select~q )))) ) ) ) # ( 
// !\u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage3|o_pixel_out [4] & ( !\u_vjtag_interface|data_out[28]~_Duplicate_1_q  & ( (!\u_dsa_system|u_controller|o_busy~0_combout  & (\o_mem_we~0_combout  & (!\u_instruction_handler|i_mode_select~q  & 
// \u_dsa_system|u_seq_core|u_stage3|o_pixel_out [4]))) ) ) )

	.dataa(!\u_dsa_system|u_controller|o_busy~0_combout ),
	.datab(!\o_mem_we~0_combout ),
	.datac(!\u_instruction_handler|i_mode_select~q ),
	.datad(!\u_dsa_system|u_seq_core|u_stage3|o_pixel_out [4]),
	.datae(!\u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage3|o_pixel_out [4]),
	.dataf(!\u_vjtag_interface|data_out[28]~_Duplicate_1_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\o_mem_wdata[28]~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \o_mem_wdata[28]~28 .extended_lut = "off";
defparam \o_mem_wdata[28]~28 .lut_mask = 64'h0020022211311333;
defparam \o_mem_wdata[28]~28 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X5_Y2_N0
cyclonev_ram_block \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a60 (
	.portawe(\u_memory_interface|ram_inst|altsyncram_component|auto_generated|decode3|w_anode8396w [1]),
	.portare(!\o_mem_we~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\o_mem_addr[15]~34_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\o_mem_wdata[28]~28_combout }),
	.portaaddr({\o_mem_addr[14]~31_combout ,\o_mem_addr[13]~29_combout ,\o_mem_addr[12]~27_combout ,\o_mem_addr[11]~25_combout ,\o_mem_addr[10]~23_combout ,\o_mem_addr[9]~21_combout ,\o_mem_addr[8]~19_combout ,\o_mem_addr[7]~17_combout ,\o_mem_addr[6]~15_combout ,
\o_mem_addr[5]~13_combout ,\o_mem_addr[4]~11_combout ,\o_mem_addr[3]~9_combout ,\o_mem_addr[2]~7_combout }),
	.portabyteenamasks({\o_mem_byte_en[3]~8_combout }),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a60_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a60 .clk0_core_clock_enable = "ena0";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a60 .data_interleave_offset_in_bits = 1;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a60 .data_interleave_width_in_bits = 1;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a60 .logical_ram_name = "memory_interface:u_memory_interface|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_qhn1:auto_generated|ALTSYNCRAM";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a60 .operation_mode = "single_port";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_address_clear = "none";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_address_width = 13;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_byte_enable_mask_width = 1;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_byte_size = 1;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_out_clear = "none";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_out_clock = "none";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_width = 1;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_first_address = 0;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_first_bit_number = 28;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_last_address = 8191;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_logical_ram_depth = 262144;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_logical_ram_width = 32;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_read_during_write_mode = "dont_care";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a60 .port_b_address_width = 13;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a60 .port_b_data_width = 1;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a60 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X5_Y1_N0
cyclonev_ram_block \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a28 (
	.portawe(\u_memory_interface|ram_inst|altsyncram_component|auto_generated|decode3|w_anode8379w [1]),
	.portare(!\o_mem_we~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\o_mem_addr[15]~34_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\o_mem_wdata[28]~28_combout }),
	.portaaddr({\o_mem_addr[14]~31_combout ,\o_mem_addr[13]~29_combout ,\o_mem_addr[12]~27_combout ,\o_mem_addr[11]~25_combout ,\o_mem_addr[10]~23_combout ,\o_mem_addr[9]~21_combout ,\o_mem_addr[8]~19_combout ,\o_mem_addr[7]~17_combout ,\o_mem_addr[6]~15_combout ,
\o_mem_addr[5]~13_combout ,\o_mem_addr[4]~11_combout ,\o_mem_addr[3]~9_combout ,\o_mem_addr[2]~7_combout }),
	.portabyteenamasks({\o_mem_byte_en[3]~8_combout }),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a28 .clk0_core_clock_enable = "ena0";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a28 .logical_ram_name = "memory_interface:u_memory_interface|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_qhn1:auto_generated|ALTSYNCRAM";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a28 .operation_mode = "single_port";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_width = 13;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_byte_enable_mask_width = 1;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_byte_size = 1;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clock = "none";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_width = 1;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_bit_number = 28;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_last_address = 8191;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 262144;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_width = 32;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "dont_care";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a28 .port_b_address_width = 13;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_width = 1;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a28 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X2_Y4_N27
cyclonev_lcell_comb \u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w28_n0_mux_dataout~0 (
// Equation(s):
// \u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w28_n0_mux_dataout~0_combout  = ( \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a28~portadataout  & ( 
// (!\u_memory_interface|ram_inst|altsyncram_component|auto_generated|address_reg_a [0]) # (\u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a60~portadataout ) ) ) # ( 
// !\u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a28~portadataout  & ( (\u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a60~portadataout  & 
// \u_memory_interface|ram_inst|altsyncram_component|auto_generated|address_reg_a [0]) ) )

	.dataa(!\u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a60~portadataout ),
	.datab(gnd),
	.datac(!\u_memory_interface|ram_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(gnd),
	.datae(!\u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a28~portadataout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w28_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w28_n0_mux_dataout~0 .extended_lut = "off";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w28_n0_mux_dataout~0 .lut_mask = 64'h0505F5F50505F5F5;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w28_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y6_N24
cyclonev_lcell_comb \u_dsa_system|u_controller|row1_data[28]~feeder (
// Equation(s):
// \u_dsa_system|u_controller|row1_data[28]~feeder_combout  = ( \u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w28_n0_mux_dataout~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w28_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_dsa_system|u_controller|row1_data[28]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_controller|row1_data[28]~feeder .extended_lut = "off";
defparam \u_dsa_system|u_controller|row1_data[28]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u_dsa_system|u_controller|row1_data[28]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y6_N26
dffeas \u_dsa_system|u_controller|row1_data[28] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u_dsa_system|u_controller|row1_data[28]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_dsa_system|u_controller|row1_data[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_dsa_system|u_controller|row1_data [28]),
	.prn(vcc));
// synopsys translate_off
defparam \u_dsa_system|u_controller|row1_data[28] .is_wysiwyg = "true";
defparam \u_dsa_system|u_controller|row1_data[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y18_N34
dffeas \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|o_p_final_q[11] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Add1~17_sumout ),
	.asdata(vcc),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|o_p_final_q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|o_p_final_q[11] .is_wysiwyg = "true";
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|o_p_final_q[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y8_N53
dffeas \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage3|o_pixel_out[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|o_p_final_q [11]),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage3|o_pixel_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage3|o_pixel_out[3] .is_wysiwyg = "true";
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage3|o_pixel_out[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y8_N51
cyclonev_lcell_comb \o_mem_wdata[27]~27 (
// Equation(s):
// \o_mem_wdata[27]~27_combout  = ( \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage3|o_pixel_out [3] & ( \u_vjtag_interface|data_out[27]~_Duplicate_1_q  & ( (\o_mem_we~0_combout  & (((\u_instruction_handler|i_mode_select~q ) # 
// (\u_dsa_system|u_controller|o_busy~0_combout )) # (\u_dsa_system|u_seq_core|u_stage3|o_pixel_out [3]))) ) ) ) # ( !\u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage3|o_pixel_out [3] & ( \u_vjtag_interface|data_out[27]~_Duplicate_1_q  & ( 
// (\o_mem_we~0_combout  & (((\u_dsa_system|u_seq_core|u_stage3|o_pixel_out [3] & !\u_instruction_handler|i_mode_select~q )) # (\u_dsa_system|u_controller|o_busy~0_combout ))) ) ) ) # ( \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage3|o_pixel_out [3] & 
// ( !\u_vjtag_interface|data_out[27]~_Duplicate_1_q  & ( (\o_mem_we~0_combout  & (!\u_dsa_system|u_controller|o_busy~0_combout  & ((\u_instruction_handler|i_mode_select~q ) # (\u_dsa_system|u_seq_core|u_stage3|o_pixel_out [3])))) ) ) ) # ( 
// !\u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage3|o_pixel_out [3] & ( !\u_vjtag_interface|data_out[27]~_Duplicate_1_q  & ( (\u_dsa_system|u_seq_core|u_stage3|o_pixel_out [3] & (\o_mem_we~0_combout  & (!\u_dsa_system|u_controller|o_busy~0_combout  & 
// !\u_instruction_handler|i_mode_select~q ))) ) ) )

	.dataa(!\u_dsa_system|u_seq_core|u_stage3|o_pixel_out [3]),
	.datab(!\o_mem_we~0_combout ),
	.datac(!\u_dsa_system|u_controller|o_busy~0_combout ),
	.datad(!\u_instruction_handler|i_mode_select~q ),
	.datae(!\u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage3|o_pixel_out [3]),
	.dataf(!\u_vjtag_interface|data_out[27]~_Duplicate_1_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\o_mem_wdata[27]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \o_mem_wdata[27]~27 .extended_lut = "off";
defparam \o_mem_wdata[27]~27 .lut_mask = 64'h1000103013031333;
defparam \o_mem_wdata[27]~27 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y7_N0
cyclonev_ram_block \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a27 (
	.portawe(\u_memory_interface|ram_inst|altsyncram_component|auto_generated|decode3|w_anode8379w [1]),
	.portare(!\o_mem_we~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\o_mem_addr[15]~34_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\o_mem_wdata[27]~27_combout }),
	.portaaddr({\o_mem_addr[14]~31_combout ,\o_mem_addr[13]~29_combout ,\o_mem_addr[12]~27_combout ,\o_mem_addr[11]~25_combout ,\o_mem_addr[10]~23_combout ,\o_mem_addr[9]~21_combout ,\o_mem_addr[8]~19_combout ,\o_mem_addr[7]~17_combout ,\o_mem_addr[6]~15_combout ,
\o_mem_addr[5]~13_combout ,\o_mem_addr[4]~11_combout ,\o_mem_addr[3]~9_combout ,\o_mem_addr[2]~7_combout }),
	.portabyteenamasks({\o_mem_byte_en[3]~8_combout }),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a27 .clk0_core_clock_enable = "ena0";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a27 .logical_ram_name = "memory_interface:u_memory_interface|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_qhn1:auto_generated|ALTSYNCRAM";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a27 .operation_mode = "single_port";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_width = 13;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_byte_enable_mask_width = 1;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_byte_size = 1;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clock = "none";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_width = 1;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_bit_number = 27;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_last_address = 8191;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 262144;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_width = 32;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "dont_care";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a27 .port_b_address_width = 13;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a27 .port_b_data_width = 1;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a27 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y6_N0
cyclonev_ram_block \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a59 (
	.portawe(\u_memory_interface|ram_inst|altsyncram_component|auto_generated|decode3|w_anode8396w [1]),
	.portare(!\o_mem_we~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\o_mem_addr[15]~34_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\o_mem_wdata[27]~27_combout }),
	.portaaddr({\o_mem_addr[14]~31_combout ,\o_mem_addr[13]~29_combout ,\o_mem_addr[12]~27_combout ,\o_mem_addr[11]~25_combout ,\o_mem_addr[10]~23_combout ,\o_mem_addr[9]~21_combout ,\o_mem_addr[8]~19_combout ,\o_mem_addr[7]~17_combout ,\o_mem_addr[6]~15_combout ,
\o_mem_addr[5]~13_combout ,\o_mem_addr[4]~11_combout ,\o_mem_addr[3]~9_combout ,\o_mem_addr[2]~7_combout }),
	.portabyteenamasks({\o_mem_byte_en[3]~8_combout }),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a59_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a59 .clk0_core_clock_enable = "ena0";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a59 .data_interleave_offset_in_bits = 1;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a59 .data_interleave_width_in_bits = 1;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a59 .logical_ram_name = "memory_interface:u_memory_interface|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_qhn1:auto_generated|ALTSYNCRAM";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a59 .operation_mode = "single_port";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_address_clear = "none";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_address_width = 13;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_byte_enable_mask_width = 1;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_byte_size = 1;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_out_clear = "none";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_out_clock = "none";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_width = 1;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_first_address = 0;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_first_bit_number = 27;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_last_address = 8191;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_logical_ram_depth = 262144;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_logical_ram_width = 32;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_read_during_write_mode = "dont_care";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a59 .port_b_address_width = 13;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a59 .port_b_data_width = 1;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a59 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X37_Y7_N24
cyclonev_lcell_comb \u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w27_n0_mux_dataout~0 (
// Equation(s):
// \u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w27_n0_mux_dataout~0_combout  = ( \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a27~portadataout  & ( 
// \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a59~portadataout  ) ) # ( !\u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a27~portadataout  & ( 
// \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a59~portadataout  & ( \u_memory_interface|ram_inst|altsyncram_component|auto_generated|address_reg_a [0] ) ) ) # ( 
// \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a27~portadataout  & ( !\u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a59~portadataout  & ( 
// !\u_memory_interface|ram_inst|altsyncram_component|auto_generated|address_reg_a [0] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_memory_interface|ram_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(gnd),
	.datae(!\u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a27~portadataout ),
	.dataf(!\u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a59~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w27_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w27_n0_mux_dataout~0 .extended_lut = "off";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w27_n0_mux_dataout~0 .lut_mask = 64'h0000F0F00F0FFFFF;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w27_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y10_N42
cyclonev_lcell_comb \u_dsa_system|u_controller|row1_data[27]~feeder (
// Equation(s):
// \u_dsa_system|u_controller|row1_data[27]~feeder_combout  = ( \u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w27_n0_mux_dataout~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w27_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_dsa_system|u_controller|row1_data[27]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_controller|row1_data[27]~feeder .extended_lut = "off";
defparam \u_dsa_system|u_controller|row1_data[27]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u_dsa_system|u_controller|row1_data[27]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y10_N44
dffeas \u_dsa_system|u_controller|row1_data[27] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u_dsa_system|u_controller|row1_data[27]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_dsa_system|u_controller|row1_data[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_dsa_system|u_controller|row1_data [27]),
	.prn(vcc));
// synopsys translate_off
defparam \u_dsa_system|u_controller|row1_data[27] .is_wysiwyg = "true";
defparam \u_dsa_system|u_controller|row1_data[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y18_N31
dffeas \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|o_p_final_q[10] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Add1~13_sumout ),
	.asdata(vcc),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|o_p_final_q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|o_p_final_q[10] .is_wysiwyg = "true";
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|o_p_final_q[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y8_N32
dffeas \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage3|o_pixel_out[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|o_p_final_q [10]),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage3|o_pixel_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage3|o_pixel_out[2] .is_wysiwyg = "true";
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage3|o_pixel_out[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y8_N30
cyclonev_lcell_comb \o_mem_wdata[26]~26 (
// Equation(s):
// \o_mem_wdata[26]~26_combout  = ( \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage3|o_pixel_out [2] & ( \u_vjtag_interface|data_out[26]~_Duplicate_1_q  & ( (\o_mem_we~0_combout  & (((\u_dsa_system|u_seq_core|u_stage3|o_pixel_out [2]) # 
// (\u_instruction_handler|i_mode_select~q )) # (\u_dsa_system|u_controller|o_busy~0_combout ))) ) ) ) # ( !\u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage3|o_pixel_out [2] & ( \u_vjtag_interface|data_out[26]~_Duplicate_1_q  & ( (\o_mem_we~0_combout  & 
// (((!\u_instruction_handler|i_mode_select~q  & \u_dsa_system|u_seq_core|u_stage3|o_pixel_out [2])) # (\u_dsa_system|u_controller|o_busy~0_combout ))) ) ) ) # ( \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage3|o_pixel_out [2] & ( 
// !\u_vjtag_interface|data_out[26]~_Duplicate_1_q  & ( (!\u_dsa_system|u_controller|o_busy~0_combout  & (\o_mem_we~0_combout  & ((\u_dsa_system|u_seq_core|u_stage3|o_pixel_out [2]) # (\u_instruction_handler|i_mode_select~q )))) ) ) ) # ( 
// !\u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage3|o_pixel_out [2] & ( !\u_vjtag_interface|data_out[26]~_Duplicate_1_q  & ( (!\u_dsa_system|u_controller|o_busy~0_combout  & (!\u_instruction_handler|i_mode_select~q  & 
// (\u_dsa_system|u_seq_core|u_stage3|o_pixel_out [2] & \o_mem_we~0_combout ))) ) ) )

	.dataa(!\u_dsa_system|u_controller|o_busy~0_combout ),
	.datab(!\u_instruction_handler|i_mode_select~q ),
	.datac(!\u_dsa_system|u_seq_core|u_stage3|o_pixel_out [2]),
	.datad(!\o_mem_we~0_combout ),
	.datae(!\u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage3|o_pixel_out [2]),
	.dataf(!\u_vjtag_interface|data_out[26]~_Duplicate_1_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\o_mem_wdata[26]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \o_mem_wdata[26]~26 .extended_lut = "off";
defparam \o_mem_wdata[26]~26 .lut_mask = 64'h0008002A005D007F;
defparam \o_mem_wdata[26]~26 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X5_Y6_N0
cyclonev_ram_block \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a58 (
	.portawe(\u_memory_interface|ram_inst|altsyncram_component|auto_generated|decode3|w_anode8396w [1]),
	.portare(!\o_mem_we~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\o_mem_addr[15]~34_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\o_mem_wdata[26]~26_combout }),
	.portaaddr({\o_mem_addr[14]~31_combout ,\o_mem_addr[13]~29_combout ,\o_mem_addr[12]~27_combout ,\o_mem_addr[11]~25_combout ,\o_mem_addr[10]~23_combout ,\o_mem_addr[9]~21_combout ,\o_mem_addr[8]~19_combout ,\o_mem_addr[7]~17_combout ,\o_mem_addr[6]~15_combout ,
\o_mem_addr[5]~13_combout ,\o_mem_addr[4]~11_combout ,\o_mem_addr[3]~9_combout ,\o_mem_addr[2]~7_combout }),
	.portabyteenamasks({\o_mem_byte_en[3]~8_combout }),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a58 .clk0_core_clock_enable = "ena0";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a58 .data_interleave_offset_in_bits = 1;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a58 .data_interleave_width_in_bits = 1;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a58 .logical_ram_name = "memory_interface:u_memory_interface|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_qhn1:auto_generated|ALTSYNCRAM";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a58 .operation_mode = "single_port";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_address_clear = "none";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_address_width = 13;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_byte_enable_mask_width = 1;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_byte_size = 1;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_out_clear = "none";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_out_clock = "none";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_width = 1;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_first_address = 0;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_first_bit_number = 26;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_last_address = 8191;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_logical_ram_depth = 262144;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_logical_ram_width = 32;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_read_during_write_mode = "dont_care";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a58 .port_b_address_width = 13;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a58 .port_b_data_width = 1;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a58 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X5_Y5_N0
cyclonev_ram_block \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a26 (
	.portawe(\u_memory_interface|ram_inst|altsyncram_component|auto_generated|decode3|w_anode8379w [1]),
	.portare(!\o_mem_we~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\o_mem_addr[15]~34_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\o_mem_wdata[26]~26_combout }),
	.portaaddr({\o_mem_addr[14]~31_combout ,\o_mem_addr[13]~29_combout ,\o_mem_addr[12]~27_combout ,\o_mem_addr[11]~25_combout ,\o_mem_addr[10]~23_combout ,\o_mem_addr[9]~21_combout ,\o_mem_addr[8]~19_combout ,\o_mem_addr[7]~17_combout ,\o_mem_addr[6]~15_combout ,
\o_mem_addr[5]~13_combout ,\o_mem_addr[4]~11_combout ,\o_mem_addr[3]~9_combout ,\o_mem_addr[2]~7_combout }),
	.portabyteenamasks({\o_mem_byte_en[3]~8_combout }),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a26 .clk0_core_clock_enable = "ena0";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a26 .logical_ram_name = "memory_interface:u_memory_interface|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_qhn1:auto_generated|ALTSYNCRAM";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a26 .operation_mode = "single_port";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_width = 13;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_byte_enable_mask_width = 1;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_byte_size = 1;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clock = "none";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_bit_number = 26;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_last_address = 8191;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 262144;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_width = 32;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "dont_care";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a26 .port_b_address_width = 13;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a26 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X2_Y4_N45
cyclonev_lcell_comb \u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w26_n0_mux_dataout~0 (
// Equation(s):
// \u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w26_n0_mux_dataout~0_combout  = ( \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a26~portadataout  & ( 
// (!\u_memory_interface|ram_inst|altsyncram_component|auto_generated|address_reg_a [0]) # (\u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a58~portadataout ) ) ) # ( 
// !\u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a26~portadataout  & ( (\u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a58~portadataout  & 
// \u_memory_interface|ram_inst|altsyncram_component|auto_generated|address_reg_a [0]) ) )

	.dataa(!\u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a58~portadataout ),
	.datab(gnd),
	.datac(!\u_memory_interface|ram_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(gnd),
	.datae(!\u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a26~portadataout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w26_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w26_n0_mux_dataout~0 .extended_lut = "off";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w26_n0_mux_dataout~0 .lut_mask = 64'h0505F5F50505F5F5;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w26_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y4_N26
dffeas \u_dsa_system|u_controller|row0_data[26] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w26_n0_mux_dataout~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_dsa_system|u_controller|row0_data[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_dsa_system|u_controller|row0_data [26]),
	.prn(vcc));
// synopsys translate_off
defparam \u_dsa_system|u_controller|row0_data[26] .is_wysiwyg = "true";
defparam \u_dsa_system|u_controller|row0_data[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y18_N28
dffeas \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|o_p_final_q[9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Add1~9_sumout ),
	.asdata(vcc),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|o_p_final_q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|o_p_final_q[9] .is_wysiwyg = "true";
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|o_p_final_q[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y8_N14
dffeas \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage3|o_pixel_out[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|o_p_final_q [9]),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage3|o_pixel_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage3|o_pixel_out[1] .is_wysiwyg = "true";
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage3|o_pixel_out[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y8_N12
cyclonev_lcell_comb \o_mem_wdata[25]~25 (
// Equation(s):
// \o_mem_wdata[25]~25_combout  = ( \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage3|o_pixel_out [1] & ( \u_vjtag_interface|data_out[25]~_Duplicate_1_q  & ( (\o_mem_we~0_combout  & (((\u_instruction_handler|i_mode_select~q ) # 
// (\u_dsa_system|u_seq_core|u_stage3|o_pixel_out [1])) # (\u_dsa_system|u_controller|o_busy~0_combout ))) ) ) ) # ( !\u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage3|o_pixel_out [1] & ( \u_vjtag_interface|data_out[25]~_Duplicate_1_q  & ( 
// (\o_mem_we~0_combout  & (((\u_dsa_system|u_seq_core|u_stage3|o_pixel_out [1] & !\u_instruction_handler|i_mode_select~q )) # (\u_dsa_system|u_controller|o_busy~0_combout ))) ) ) ) # ( \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage3|o_pixel_out [1] & 
// ( !\u_vjtag_interface|data_out[25]~_Duplicate_1_q  & ( (!\u_dsa_system|u_controller|o_busy~0_combout  & (\o_mem_we~0_combout  & ((\u_instruction_handler|i_mode_select~q ) # (\u_dsa_system|u_seq_core|u_stage3|o_pixel_out [1])))) ) ) ) # ( 
// !\u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage3|o_pixel_out [1] & ( !\u_vjtag_interface|data_out[25]~_Duplicate_1_q  & ( (!\u_dsa_system|u_controller|o_busy~0_combout  & (\u_dsa_system|u_seq_core|u_stage3|o_pixel_out [1] & 
// (!\u_instruction_handler|i_mode_select~q  & \o_mem_we~0_combout ))) ) ) )

	.dataa(!\u_dsa_system|u_controller|o_busy~0_combout ),
	.datab(!\u_dsa_system|u_seq_core|u_stage3|o_pixel_out [1]),
	.datac(!\u_instruction_handler|i_mode_select~q ),
	.datad(!\o_mem_we~0_combout ),
	.datae(!\u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage3|o_pixel_out [1]),
	.dataf(!\u_vjtag_interface|data_out[25]~_Duplicate_1_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\o_mem_wdata[25]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \o_mem_wdata[25]~25 .extended_lut = "off";
defparam \o_mem_wdata[25]~25 .lut_mask = 64'h0020002A0075007F;
defparam \o_mem_wdata[25]~25 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y6_N0
cyclonev_ram_block \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a57 (
	.portawe(\u_memory_interface|ram_inst|altsyncram_component|auto_generated|decode3|w_anode8396w [1]),
	.portare(!\o_mem_we~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\o_mem_addr[15]~34_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\o_mem_wdata[25]~25_combout }),
	.portaaddr({\o_mem_addr[14]~31_combout ,\o_mem_addr[13]~29_combout ,\o_mem_addr[12]~27_combout ,\o_mem_addr[11]~25_combout ,\o_mem_addr[10]~23_combout ,\o_mem_addr[9]~21_combout ,\o_mem_addr[8]~19_combout ,\o_mem_addr[7]~17_combout ,\o_mem_addr[6]~15_combout ,
\o_mem_addr[5]~13_combout ,\o_mem_addr[4]~11_combout ,\o_mem_addr[3]~9_combout ,\o_mem_addr[2]~7_combout }),
	.portabyteenamasks({\o_mem_byte_en[3]~8_combout }),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a57_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a57 .clk0_core_clock_enable = "ena0";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a57 .data_interleave_offset_in_bits = 1;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a57 .data_interleave_width_in_bits = 1;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a57 .logical_ram_name = "memory_interface:u_memory_interface|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_qhn1:auto_generated|ALTSYNCRAM";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a57 .operation_mode = "single_port";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_address_clear = "none";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_address_width = 13;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_byte_enable_mask_width = 1;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_byte_size = 1;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_out_clear = "none";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_out_clock = "none";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_width = 1;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_first_address = 0;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_first_bit_number = 25;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_last_address = 8191;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_logical_ram_depth = 262144;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_logical_ram_width = 32;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_read_during_write_mode = "dont_care";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a57 .port_b_address_width = 13;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a57 .port_b_data_width = 1;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a57 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y7_N0
cyclonev_ram_block \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a25 (
	.portawe(\u_memory_interface|ram_inst|altsyncram_component|auto_generated|decode3|w_anode8379w [1]),
	.portare(!\o_mem_we~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\o_mem_addr[15]~34_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\o_mem_wdata[25]~25_combout }),
	.portaaddr({\o_mem_addr[14]~31_combout ,\o_mem_addr[13]~29_combout ,\o_mem_addr[12]~27_combout ,\o_mem_addr[11]~25_combout ,\o_mem_addr[10]~23_combout ,\o_mem_addr[9]~21_combout ,\o_mem_addr[8]~19_combout ,\o_mem_addr[7]~17_combout ,\o_mem_addr[6]~15_combout ,
\o_mem_addr[5]~13_combout ,\o_mem_addr[4]~11_combout ,\o_mem_addr[3]~9_combout ,\o_mem_addr[2]~7_combout }),
	.portabyteenamasks({\o_mem_byte_en[3]~8_combout }),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a25 .clk0_core_clock_enable = "ena0";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a25 .logical_ram_name = "memory_interface:u_memory_interface|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_qhn1:auto_generated|ALTSYNCRAM";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a25 .operation_mode = "single_port";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_width = 13;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_byte_enable_mask_width = 1;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_byte_size = 1;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clock = "none";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_bit_number = 25;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_last_address = 8191;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 262144;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_width = 32;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_read_during_write_mode = "dont_care";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a25 .port_b_address_width = 13;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a25 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X16_Y6_N24
cyclonev_lcell_comb \u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w25_n0_mux_dataout~0 (
// Equation(s):
// \u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w25_n0_mux_dataout~0_combout  = ( \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a25~portadataout  & ( 
// (!\u_memory_interface|ram_inst|altsyncram_component|auto_generated|address_reg_a [0]) # (\u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a57~portadataout ) ) ) # ( 
// !\u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a25~portadataout  & ( (\u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a57~portadataout  & 
// \u_memory_interface|ram_inst|altsyncram_component|auto_generated|address_reg_a [0]) ) )

	.dataa(gnd),
	.datab(!\u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a57~portadataout ),
	.datac(!\u_memory_interface|ram_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a25~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w25_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w25_n0_mux_dataout~0 .extended_lut = "off";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w25_n0_mux_dataout~0 .lut_mask = 64'h03030303F3F3F3F3;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w25_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y6_N45
cyclonev_lcell_comb \u_dsa_system|u_controller|row1_data[25]~feeder (
// Equation(s):
// \u_dsa_system|u_controller|row1_data[25]~feeder_combout  = ( \u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w25_n0_mux_dataout~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w25_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_dsa_system|u_controller|row1_data[25]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_controller|row1_data[25]~feeder .extended_lut = "off";
defparam \u_dsa_system|u_controller|row1_data[25]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u_dsa_system|u_controller|row1_data[25]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y6_N47
dffeas \u_dsa_system|u_controller|row1_data[25] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u_dsa_system|u_controller|row1_data[25]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_dsa_system|u_controller|row1_data[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_dsa_system|u_controller|row1_data [25]),
	.prn(vcc));
// synopsys translate_off
defparam \u_dsa_system|u_controller|row1_data[25] .is_wysiwyg = "true";
defparam \u_dsa_system|u_controller|row1_data[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y18_N25
dffeas \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|o_p_final_q[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|Add1~1_sumout ),
	.asdata(vcc),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|o_p_final_q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|o_p_final_q[8] .is_wysiwyg = "true";
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|o_p_final_q[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y8_N20
dffeas \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage3|o_pixel_out[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage2|o_p_final_q [8]),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage3|o_pixel_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage3|o_pixel_out[0] .is_wysiwyg = "true";
defparam \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage3|o_pixel_out[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y8_N18
cyclonev_lcell_comb \o_mem_wdata[24]~24 (
// Equation(s):
// \o_mem_wdata[24]~24_combout  = ( \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage3|o_pixel_out [0] & ( \u_vjtag_interface|data_out[24]~_Duplicate_1_q  & ( (\o_mem_we~0_combout  & (((\u_instruction_handler|i_mode_select~q ) # 
// (\u_dsa_system|u_seq_core|u_stage3|o_pixel_out [0])) # (\u_dsa_system|u_controller|o_busy~0_combout ))) ) ) ) # ( !\u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage3|o_pixel_out [0] & ( \u_vjtag_interface|data_out[24]~_Duplicate_1_q  & ( 
// (\o_mem_we~0_combout  & (((\u_dsa_system|u_seq_core|u_stage3|o_pixel_out [0] & !\u_instruction_handler|i_mode_select~q )) # (\u_dsa_system|u_controller|o_busy~0_combout ))) ) ) ) # ( \u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage3|o_pixel_out [0] & 
// ( !\u_vjtag_interface|data_out[24]~_Duplicate_1_q  & ( (!\u_dsa_system|u_controller|o_busy~0_combout  & (\o_mem_we~0_combout  & ((\u_instruction_handler|i_mode_select~q ) # (\u_dsa_system|u_seq_core|u_stage3|o_pixel_out [0])))) ) ) ) # ( 
// !\u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage3|o_pixel_out [0] & ( !\u_vjtag_interface|data_out[24]~_Duplicate_1_q  & ( (!\u_dsa_system|u_controller|o_busy~0_combout  & (\u_dsa_system|u_seq_core|u_stage3|o_pixel_out [0] & 
// (!\u_instruction_handler|i_mode_select~q  & \o_mem_we~0_combout ))) ) ) )

	.dataa(!\u_dsa_system|u_controller|o_busy~0_combout ),
	.datab(!\u_dsa_system|u_seq_core|u_stage3|o_pixel_out [0]),
	.datac(!\u_instruction_handler|i_mode_select~q ),
	.datad(!\o_mem_we~0_combout ),
	.datae(!\u_dsa_system|u_simd_core|sim_lanes[3].u_core|u_stage3|o_pixel_out [0]),
	.dataf(!\u_vjtag_interface|data_out[24]~_Duplicate_1_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\o_mem_wdata[24]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \o_mem_wdata[24]~24 .extended_lut = "off";
defparam \o_mem_wdata[24]~24 .lut_mask = 64'h0020002A0075007F;
defparam \o_mem_wdata[24]~24 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y9_N0
cyclonev_ram_block \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a24 (
	.portawe(\u_memory_interface|ram_inst|altsyncram_component|auto_generated|decode3|w_anode8379w [1]),
	.portare(!\o_mem_we~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\o_mem_addr[15]~34_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\o_mem_wdata[24]~24_combout }),
	.portaaddr({\o_mem_addr[14]~31_combout ,\o_mem_addr[13]~29_combout ,\o_mem_addr[12]~27_combout ,\o_mem_addr[11]~25_combout ,\o_mem_addr[10]~23_combout ,\o_mem_addr[9]~21_combout ,\o_mem_addr[8]~19_combout ,\o_mem_addr[7]~17_combout ,\o_mem_addr[6]~15_combout ,
\o_mem_addr[5]~13_combout ,\o_mem_addr[4]~11_combout ,\o_mem_addr[3]~9_combout ,\o_mem_addr[2]~7_combout }),
	.portabyteenamasks({\o_mem_byte_en[3]~8_combout }),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a24 .clk0_core_clock_enable = "ena0";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a24 .logical_ram_name = "memory_interface:u_memory_interface|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_qhn1:auto_generated|ALTSYNCRAM";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a24 .operation_mode = "single_port";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_width = 13;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_byte_enable_mask_width = 1;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_byte_size = 1;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clock = "none";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_bit_number = 24;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_last_address = 8191;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 262144;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_width = 32;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "dont_care";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a24 .port_b_address_width = 13;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a24 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y8_N0
cyclonev_ram_block \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a56 (
	.portawe(\u_memory_interface|ram_inst|altsyncram_component|auto_generated|decode3|w_anode8396w [1]),
	.portare(!\o_mem_we~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\o_mem_addr[15]~34_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\o_mem_wdata[24]~24_combout }),
	.portaaddr({\o_mem_addr[14]~31_combout ,\o_mem_addr[13]~29_combout ,\o_mem_addr[12]~27_combout ,\o_mem_addr[11]~25_combout ,\o_mem_addr[10]~23_combout ,\o_mem_addr[9]~21_combout ,\o_mem_addr[8]~19_combout ,\o_mem_addr[7]~17_combout ,\o_mem_addr[6]~15_combout ,
\o_mem_addr[5]~13_combout ,\o_mem_addr[4]~11_combout ,\o_mem_addr[3]~9_combout ,\o_mem_addr[2]~7_combout }),
	.portabyteenamasks({\o_mem_byte_en[3]~8_combout }),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a56 .clk0_core_clock_enable = "ena0";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a56 .data_interleave_offset_in_bits = 1;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a56 .data_interleave_width_in_bits = 1;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a56 .logical_ram_name = "memory_interface:u_memory_interface|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_qhn1:auto_generated|ALTSYNCRAM";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a56 .operation_mode = "single_port";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_address_clear = "none";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_address_width = 13;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_byte_enable_mask_width = 1;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_byte_size = 1;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_out_clear = "none";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_out_clock = "none";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_width = 1;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_first_address = 0;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_first_bit_number = 24;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_last_address = 8191;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_logical_ram_depth = 262144;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_logical_ram_width = 32;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_read_during_write_mode = "dont_care";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a56 .port_b_address_width = 13;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a56 .port_b_data_width = 1;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a56 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X27_Y10_N3
cyclonev_lcell_comb \u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w24_n0_mux_dataout~0 (
// Equation(s):
// \u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w24_n0_mux_dataout~0_combout  = ( \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a56~portadataout  & ( 
// (\u_memory_interface|ram_inst|altsyncram_component|auto_generated|address_reg_a [0]) # (\u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a24~portadataout ) ) ) # ( 
// !\u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a56~portadataout  & ( (\u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a24~portadataout  & 
// !\u_memory_interface|ram_inst|altsyncram_component|auto_generated|address_reg_a [0]) ) )

	.dataa(gnd),
	.datab(!\u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a24~portadataout ),
	.datac(!\u_memory_interface|ram_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(gnd),
	.datae(!\u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a56~portadataout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w24_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w24_n0_mux_dataout~0 .extended_lut = "off";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w24_n0_mux_dataout~0 .lut_mask = 64'h30303F3F30303F3F;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w24_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y10_N14
dffeas \u_dsa_system|u_controller|row0_data[24] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w24_n0_mux_dataout~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_dsa_system|u_controller|row0_data[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_dsa_system|u_controller|row0_data [24]),
	.prn(vcc));
// synopsys translate_off
defparam \u_dsa_system|u_controller|row0_data[24] .is_wysiwyg = "true";
defparam \u_dsa_system|u_controller|row0_data[24] .power_up = "low";
// synopsys translate_on

// Location: DSP_X20_Y22_N0
cyclonev_mac \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult1~8 (
	.sub(gnd),
	.negate(gnd),
	.accumulate(gnd),
	.loadconst(gnd),
	.ax({gnd,gnd,gnd,gnd,gnd,gnd,gnd,\u_dsa_system|u_controller|x_acc[7]~DUPLICATE_q ,\u_dsa_system|u_controller|x_acc [6],\u_dsa_system|u_controller|x_acc [5],\u_dsa_system|u_controller|x_acc [4],\u_dsa_system|u_controller|x_acc [3],\u_dsa_system|u_controller|x_acc [2],
\u_dsa_system|u_controller|x_acc [1],\u_dsa_system|u_controller|x_acc[0]~DUPLICATE_q }),
	.ay({\u_dsa_system|u_controller|row0_data [31],\u_dsa_system|u_controller|row0_data [30],\u_dsa_system|u_controller|row0_data [29],\u_dsa_system|u_controller|row0_data [28],\u_dsa_system|u_controller|row0_data [27],\u_dsa_system|u_controller|row0_data [26],
\u_dsa_system|u_controller|row0_data [25],\u_dsa_system|u_controller|row0_data [24],gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.az(26'b00000000000000000000000000),
	.bx(18'b000000000000000000),
	.by(19'b0000000000000000000),
	.bz(18'b000000000000000000),
	.coefsela(3'b000),
	.coefselb(3'b000),
	.clk({gnd,gnd,\CLOCK_50~inputCLKENA0_outclk }),
	.aclr({gnd,!\KEY[2]~inputCLKENA0_outclk }),
	.ena({vcc,vcc,\u_dsa_system|u_controller|o_simd_start~0_combout }),
	.scanin(27'b000000000000000000000000000),
	.chainin(1'b0),
	.dftout(),
	.resulta(\u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult1~8_RESULTA_bus ),
	.resultb(),
	.scanout(),
	.chainout());
// synopsys translate_off
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult1~8 .accumulate_clock = "none";
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult1~8 .ax_clock = "none";
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult1~8 .ax_width = 15;
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult1~8 .ay_scan_in_clock = "0";
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult1~8 .ay_scan_in_width = 16;
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult1~8 .ay_use_scan_in = "false";
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult1~8 .az_clock = "none";
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult1~8 .bx_clock = "none";
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult1~8 .by_clock = "none";
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult1~8 .by_use_scan_in = "false";
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult1~8 .bz_clock = "none";
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult1~8 .coef_a_0 = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult1~8 .coef_a_1 = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult1~8 .coef_a_2 = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult1~8 .coef_a_3 = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult1~8 .coef_a_4 = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult1~8 .coef_a_5 = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult1~8 .coef_a_6 = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult1~8 .coef_a_7 = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult1~8 .coef_b_0 = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult1~8 .coef_b_1 = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult1~8 .coef_b_2 = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult1~8 .coef_b_3 = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult1~8 .coef_b_4 = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult1~8 .coef_b_5 = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult1~8 .coef_b_6 = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult1~8 .coef_b_7 = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult1~8 .coef_sel_a_clock = "none";
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult1~8 .coef_sel_b_clock = "none";
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult1~8 .delay_scan_out_ay = "false";
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult1~8 .delay_scan_out_by = "false";
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult1~8 .enable_double_accum = "false";
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult1~8 .load_const_clock = "none";
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult1~8 .load_const_value = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult1~8 .mode_sub_location = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult1~8 .negate_clock = "none";
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult1~8 .operand_source_max = "input";
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult1~8 .operand_source_may = "input";
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult1~8 .operand_source_mbx = "input";
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult1~8 .operand_source_mby = "input";
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult1~8 .operation_mode = "m18x18_full";
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult1~8 .output_clock = "none";
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult1~8 .preadder_subtract_a = "false";
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult1~8 .preadder_subtract_b = "false";
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult1~8 .result_a_width = 64;
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult1~8 .signed_max = "false";
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult1~8 .signed_may = "false";
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult1~8 .signed_mbx = "false";
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult1~8 .signed_mby = "false";
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult1~8 .sub_clock = "none";
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult1~8 .use_chainadder = "false";
// synopsys translate_on

// Location: LABCELL_X18_Y2_N39
cyclonev_lcell_comb \u_dsa_system|u_controller|row0_data[17]~feeder (
// Equation(s):
// \u_dsa_system|u_controller|row0_data[17]~feeder_combout  = ( \u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w17_n0_mux_dataout~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w17_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_dsa_system|u_controller|row0_data[17]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_controller|row0_data[17]~feeder .extended_lut = "off";
defparam \u_dsa_system|u_controller|row0_data[17]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u_dsa_system|u_controller|row0_data[17]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y2_N41
dffeas \u_dsa_system|u_controller|row0_data[17] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u_dsa_system|u_controller|row0_data[17]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_dsa_system|u_controller|row0_data[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_dsa_system|u_controller|row0_data [17]),
	.prn(vcc));
// synopsys translate_off
defparam \u_dsa_system|u_controller|row0_data[17] .is_wysiwyg = "true";
defparam \u_dsa_system|u_controller|row0_data[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y2_N30
cyclonev_lcell_comb \u_dsa_system|u_controller|row0_data[18]~feeder (
// Equation(s):
// \u_dsa_system|u_controller|row0_data[18]~feeder_combout  = ( \u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w18_n0_mux_dataout~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w18_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_dsa_system|u_controller|row0_data[18]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_controller|row0_data[18]~feeder .extended_lut = "off";
defparam \u_dsa_system|u_controller|row0_data[18]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u_dsa_system|u_controller|row0_data[18]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y2_N32
dffeas \u_dsa_system|u_controller|row0_data[18] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u_dsa_system|u_controller|row0_data[18]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_dsa_system|u_controller|row0_data[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_dsa_system|u_controller|row0_data [18]),
	.prn(vcc));
// synopsys translate_off
defparam \u_dsa_system|u_controller|row0_data[18] .is_wysiwyg = "true";
defparam \u_dsa_system|u_controller|row0_data[18] .power_up = "low";
// synopsys translate_on

// Location: DSP_X54_Y2_N0
cyclonev_mac \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult3~8 (
	.sub(gnd),
	.negate(gnd),
	.accumulate(gnd),
	.loadconst(gnd),
	.ax({gnd,gnd,gnd,gnd,gnd,gnd,gnd,\u_dsa_system|u_controller|x_acc[7]~DUPLICATE_q ,\u_dsa_system|u_controller|x_acc [6],\u_dsa_system|u_controller|x_acc [5],\u_dsa_system|u_controller|x_acc [4],\u_dsa_system|u_controller|x_acc [3],\u_dsa_system|u_controller|x_acc [2],
\u_dsa_system|u_controller|x_acc [1],\u_dsa_system|u_controller|x_acc[0]~DUPLICATE_q }),
	.ay({\u_dsa_system|u_controller|row1_data [31],\u_dsa_system|u_controller|row1_data [30],\u_dsa_system|u_controller|row1_data [29],\u_dsa_system|u_controller|row1_data [28],\u_dsa_system|u_controller|row1_data [27],\u_dsa_system|u_controller|row1_data [26],
\u_dsa_system|u_controller|row1_data [25],\u_dsa_system|u_controller|row1_data [24],gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.az(26'b00000000000000000000000000),
	.bx(18'b000000000000000000),
	.by(19'b0000000000000000000),
	.bz(18'b000000000000000000),
	.coefsela(3'b000),
	.coefselb(3'b000),
	.clk({gnd,gnd,\CLOCK_50~inputCLKENA0_outclk }),
	.aclr({gnd,!\KEY[2]~inputCLKENA0_outclk }),
	.ena({vcc,vcc,\u_dsa_system|u_controller|o_simd_start~0_combout }),
	.scanin(27'b000000000000000000000000000),
	.chainin(1'b0),
	.dftout(),
	.resulta(\u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult3~8_RESULTA_bus ),
	.resultb(),
	.scanout(),
	.chainout());
// synopsys translate_off
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult3~8 .accumulate_clock = "none";
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult3~8 .ax_clock = "none";
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult3~8 .ax_width = 15;
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult3~8 .ay_scan_in_clock = "0";
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult3~8 .ay_scan_in_width = 16;
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult3~8 .ay_use_scan_in = "false";
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult3~8 .az_clock = "none";
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult3~8 .bx_clock = "none";
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult3~8 .by_clock = "none";
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult3~8 .by_use_scan_in = "false";
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult3~8 .bz_clock = "none";
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult3~8 .coef_a_0 = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult3~8 .coef_a_1 = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult3~8 .coef_a_2 = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult3~8 .coef_a_3 = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult3~8 .coef_a_4 = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult3~8 .coef_a_5 = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult3~8 .coef_a_6 = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult3~8 .coef_a_7 = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult3~8 .coef_b_0 = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult3~8 .coef_b_1 = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult3~8 .coef_b_2 = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult3~8 .coef_b_3 = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult3~8 .coef_b_4 = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult3~8 .coef_b_5 = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult3~8 .coef_b_6 = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult3~8 .coef_b_7 = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult3~8 .coef_sel_a_clock = "none";
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult3~8 .coef_sel_b_clock = "none";
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult3~8 .delay_scan_out_ay = "false";
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult3~8 .delay_scan_out_by = "false";
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult3~8 .enable_double_accum = "false";
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult3~8 .load_const_clock = "none";
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult3~8 .load_const_value = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult3~8 .mode_sub_location = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult3~8 .negate_clock = "none";
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult3~8 .operand_source_max = "input";
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult3~8 .operand_source_may = "input";
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult3~8 .operand_source_mbx = "input";
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult3~8 .operand_source_mby = "input";
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult3~8 .operation_mode = "m18x18_full";
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult3~8 .output_clock = "none";
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult3~8 .preadder_subtract_a = "false";
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult3~8 .preadder_subtract_b = "false";
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult3~8 .result_a_width = 64;
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult3~8 .signed_max = "false";
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult3~8 .signed_may = "false";
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult3~8 .signed_mbx = "false";
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult3~8 .signed_mby = "false";
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult3~8 .sub_clock = "none";
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult3~8 .use_chainadder = "false";
// synopsys translate_on

// Location: FF_X48_Y6_N56
dffeas \u_dsa_system|u_controller|row1_data[19] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w19_n0_mux_dataout~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_dsa_system|u_controller|row1_data[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_dsa_system|u_controller|row1_data [19]),
	.prn(vcc));
// synopsys translate_off
defparam \u_dsa_system|u_controller|row1_data[19] .is_wysiwyg = "true";
defparam \u_dsa_system|u_controller|row1_data[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y6_N15
cyclonev_lcell_comb \u_dsa_system|u_controller|row1_data[20]~feeder (
// Equation(s):
// \u_dsa_system|u_controller|row1_data[20]~feeder_combout  = ( \u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w20_n0_mux_dataout~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w20_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_dsa_system|u_controller|row1_data[20]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_controller|row1_data[20]~feeder .extended_lut = "off";
defparam \u_dsa_system|u_controller|row1_data[20]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u_dsa_system|u_controller|row1_data[20]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y6_N17
dffeas \u_dsa_system|u_controller|row1_data[20] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u_dsa_system|u_controller|row1_data[20]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_dsa_system|u_controller|row1_data[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_dsa_system|u_controller|row1_data [20]),
	.prn(vcc));
// synopsys translate_off
defparam \u_dsa_system|u_controller|row1_data[20] .is_wysiwyg = "true";
defparam \u_dsa_system|u_controller|row1_data[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y6_N11
dffeas \u_dsa_system|u_controller|row1_data[21] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w21_n0_mux_dataout~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_dsa_system|u_controller|row1_data[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_dsa_system|u_controller|row1_data [21]),
	.prn(vcc));
// synopsys translate_off
defparam \u_dsa_system|u_controller|row1_data[21] .is_wysiwyg = "true";
defparam \u_dsa_system|u_controller|row1_data[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y6_N59
dffeas \u_dsa_system|u_controller|row1_data[22] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w22_n0_mux_dataout~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_dsa_system|u_controller|row1_data[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_dsa_system|u_controller|row1_data [22]),
	.prn(vcc));
// synopsys translate_off
defparam \u_dsa_system|u_controller|row1_data[22] .is_wysiwyg = "true";
defparam \u_dsa_system|u_controller|row1_data[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y8_N14
dffeas \u_dsa_system|u_controller|row0_data[23] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w23_n0_mux_dataout~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_dsa_system|u_controller|row0_data[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_dsa_system|u_controller|row0_data [23]),
	.prn(vcc));
// synopsys translate_off
defparam \u_dsa_system|u_controller|row0_data[23] .is_wysiwyg = "true";
defparam \u_dsa_system|u_controller|row0_data[23] .power_up = "low";
// synopsys translate_on

// Location: DSP_X20_Y24_N0
cyclonev_mac \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult0~8 (
	.sub(gnd),
	.negate(gnd),
	.accumulate(gnd),
	.loadconst(gnd),
	.ax({\u_dsa_system|u_seq_core|u_stage1|Add0~41_sumout ,\u_dsa_system|u_seq_core|u_stage1|Add0~41_sumout ,\u_dsa_system|u_seq_core|u_stage1|Add0~41_sumout ,\u_dsa_system|u_seq_core|u_stage1|Add0~41_sumout ,\u_dsa_system|u_seq_core|u_stage1|Add0~41_sumout ,
\u_dsa_system|u_seq_core|u_stage1|Add0~41_sumout ,\u_dsa_system|u_seq_core|u_stage1|Add0~37_sumout ,\u_dsa_system|u_seq_core|u_stage1|Add0~33_sumout ,\u_dsa_system|u_seq_core|u_stage1|Add0~29_sumout ,\u_dsa_system|u_seq_core|u_stage1|Add0~25_sumout ,
\u_dsa_system|u_seq_core|u_stage1|Add0~21_sumout ,\u_dsa_system|u_seq_core|u_stage1|Add0~17_sumout ,\u_dsa_system|u_seq_core|u_stage1|Add0~13_sumout ,\u_dsa_system|u_seq_core|u_stage1|Add0~9_sumout ,\u_dsa_system|u_seq_core|u_stage1|Add0~5_sumout ,
\u_dsa_system|u_seq_core|u_stage1|Add0~1_sumout }),
	.ay({\u_dsa_system|u_controller|row0_data [23],\u_dsa_system|u_controller|row0_data [22],\u_dsa_system|u_controller|row0_data [21],\u_dsa_system|u_controller|row0_data [20],\u_dsa_system|u_controller|row0_data [19],\u_dsa_system|u_controller|row0_data [18],
\u_dsa_system|u_controller|row0_data [17],\u_dsa_system|u_controller|row0_data [16],gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.az(26'b00000000000000000000000000),
	.bx(18'b000000000000000000),
	.by(19'b0000000000000000000),
	.bz(18'b000000000000000000),
	.coefsela(3'b000),
	.coefselb(3'b000),
	.clk({gnd,gnd,\CLOCK_50~inputCLKENA0_outclk }),
	.aclr({gnd,!\KEY[2]~inputCLKENA0_outclk }),
	.ena({vcc,vcc,\u_dsa_system|u_controller|o_simd_start~0_combout }),
	.scanin(27'b000000000000000000000000000),
	.chainin(1'b0),
	.dftout(),
	.resulta(\u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult0~8_RESULTA_bus ),
	.resultb(),
	.scanout(),
	.chainout());
// synopsys translate_off
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult0~8 .accumulate_clock = "none";
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult0~8 .ax_clock = "none";
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult0~8 .ax_width = 16;
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult0~8 .ay_scan_in_clock = "0";
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult0~8 .ay_scan_in_width = 16;
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult0~8 .ay_use_scan_in = "false";
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult0~8 .az_clock = "none";
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult0~8 .bx_clock = "none";
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult0~8 .by_clock = "none";
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult0~8 .by_use_scan_in = "false";
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult0~8 .bz_clock = "none";
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult0~8 .coef_a_0 = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult0~8 .coef_a_1 = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult0~8 .coef_a_2 = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult0~8 .coef_a_3 = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult0~8 .coef_a_4 = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult0~8 .coef_a_5 = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult0~8 .coef_a_6 = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult0~8 .coef_a_7 = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult0~8 .coef_b_0 = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult0~8 .coef_b_1 = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult0~8 .coef_b_2 = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult0~8 .coef_b_3 = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult0~8 .coef_b_4 = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult0~8 .coef_b_5 = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult0~8 .coef_b_6 = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult0~8 .coef_b_7 = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult0~8 .coef_sel_a_clock = "none";
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult0~8 .coef_sel_b_clock = "none";
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult0~8 .delay_scan_out_ay = "false";
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult0~8 .delay_scan_out_by = "false";
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult0~8 .enable_double_accum = "false";
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult0~8 .load_const_clock = "none";
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult0~8 .load_const_value = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult0~8 .mode_sub_location = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult0~8 .negate_clock = "none";
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult0~8 .operand_source_max = "input";
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult0~8 .operand_source_may = "input";
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult0~8 .operand_source_mbx = "input";
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult0~8 .operand_source_mby = "input";
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult0~8 .operation_mode = "m18x18_full";
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult0~8 .output_clock = "none";
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult0~8 .preadder_subtract_a = "false";
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult0~8 .preadder_subtract_b = "false";
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult0~8 .result_a_width = 64;
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult0~8 .signed_max = "false";
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult0~8 .signed_may = "false";
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult0~8 .signed_mbx = "false";
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult0~8 .signed_mby = "false";
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult0~8 .sub_clock = "none";
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult0~8 .use_chainadder = "false";
// synopsys translate_on

// Location: MLABCELL_X21_Y22_N0
cyclonev_lcell_comb \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add1~1 (
// Equation(s):
// \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add1~1_sumout  = SUM(( \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|mul2_x [8] ) + ( \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|mul1_x [8] ) + ( !VCC ))
// \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add1~2  = CARRY(( \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|mul2_x [8] ) + ( \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|mul1_x [8] ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|mul2_x [8]),
	.datac(!\u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|mul1_x [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add1~1_sumout ),
	.cout(\u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add1~2 ),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add1~1 .extended_lut = "off";
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add1~1 .lut_mask = 64'h0000F0F000003333;
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y22_N3
cyclonev_lcell_comb \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add1~5 (
// Equation(s):
// \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add1~5_sumout  = SUM(( \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|mul1_x [9] ) + ( \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|mul2_x [9] ) + ( 
// \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add1~2  ))
// \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add1~6  = CARRY(( \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|mul1_x [9] ) + ( \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|mul2_x [9] ) + ( 
// \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add1~2  ))

	.dataa(!\u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|mul2_x [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|mul1_x [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add1~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add1~5_sumout ),
	.cout(\u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add1~5 .extended_lut = "off";
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add1~5 .lut_mask = 64'h0000AAAA000000FF;
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y22_N6
cyclonev_lcell_comb \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add1~9 (
// Equation(s):
// \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add1~9_sumout  = SUM(( \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|mul2_x [10] ) + ( \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|mul1_x [10] ) + ( 
// \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add1~6  ))
// \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add1~10  = CARRY(( \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|mul2_x [10] ) + ( \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|mul1_x [10] ) + ( 
// \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add1~6  ))

	.dataa(gnd),
	.datab(!\u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|mul2_x [10]),
	.datac(!\u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|mul1_x [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add1~9_sumout ),
	.cout(\u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add1~9 .extended_lut = "off";
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add1~9 .lut_mask = 64'h0000F0F000003333;
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y22_N9
cyclonev_lcell_comb \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add1~13 (
// Equation(s):
// \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add1~13_sumout  = SUM(( \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|mul2_x [11] ) + ( \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|mul1_x [11] ) + ( 
// \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add1~10  ))
// \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add1~14  = CARRY(( \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|mul2_x [11] ) + ( \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|mul1_x [11] ) + ( 
// \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add1~10  ))

	.dataa(!\u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|mul1_x [11]),
	.datab(gnd),
	.datac(!\u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|mul2_x [11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add1~13_sumout ),
	.cout(\u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add1~13 .extended_lut = "off";
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add1~13 .lut_mask = 64'h0000AAAA00000F0F;
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y22_N12
cyclonev_lcell_comb \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add1~17 (
// Equation(s):
// \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add1~17_sumout  = SUM(( \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|mul1_x [12] ) + ( \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|mul2_x [12] ) + ( 
// \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add1~14  ))
// \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add1~18  = CARRY(( \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|mul1_x [12] ) + ( \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|mul2_x [12] ) + ( 
// \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add1~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|mul1_x [12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|mul2_x [12]),
	.datag(gnd),
	.cin(\u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add1~17_sumout ),
	.cout(\u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add1~17 .extended_lut = "off";
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add1~17 .lut_mask = 64'h0000FF0000000F0F;
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y22_N15
cyclonev_lcell_comb \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add1~21 (
// Equation(s):
// \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add1~21_sumout  = SUM(( \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|mul2_x [13] ) + ( \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|mul1_x [13] ) + ( 
// \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add1~18  ))
// \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add1~22  = CARRY(( \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|mul2_x [13] ) + ( \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|mul1_x [13] ) + ( 
// \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add1~18  ))

	.dataa(!\u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|mul1_x [13]),
	.datab(gnd),
	.datac(!\u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|mul2_x [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add1~21_sumout ),
	.cout(\u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add1~21 .extended_lut = "off";
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add1~21 .lut_mask = 64'h0000AAAA00000F0F;
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y22_N18
cyclonev_lcell_comb \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add1~25 (
// Equation(s):
// \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add1~25_sumout  = SUM(( \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|mul2_x [14] ) + ( \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|mul1_x [14] ) + ( 
// \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add1~22  ))
// \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add1~26  = CARRY(( \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|mul2_x [14] ) + ( \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|mul1_x [14] ) + ( 
// \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add1~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|mul1_x [14]),
	.datad(!\u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|mul2_x [14]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add1~25_sumout ),
	.cout(\u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add1~25 .extended_lut = "off";
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add1~25 .lut_mask = 64'h0000F0F0000000FF;
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y22_N21
cyclonev_lcell_comb \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add1~29 (
// Equation(s):
// \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add1~29_sumout  = SUM(( \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|mul2_x [15] ) + ( \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|mul1_x [15] ) + ( 
// \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add1~26  ))
// \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add1~30  = CARRY(( \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|mul2_x [15] ) + ( \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|mul1_x [15] ) + ( 
// \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add1~26  ))

	.dataa(gnd),
	.datab(!\u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|mul2_x [15]),
	.datac(!\u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|mul1_x [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add1~29_sumout ),
	.cout(\u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add1~30 ),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add1~29 .extended_lut = "off";
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add1~29 .lut_mask = 64'h0000F0F000003333;
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add1~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y22_N24
cyclonev_lcell_comb \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add1~33 (
// Equation(s):
// \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add1~33_sumout  = SUM(( \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|mul1_x [16] ) + ( \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|mul2_x [16] ) + ( 
// \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add1~30  ))
// \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add1~34  = CARRY(( \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|mul1_x [16] ) + ( \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|mul2_x [16] ) + ( 
// \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add1~30  ))

	.dataa(gnd),
	.datab(!\u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|mul2_x [16]),
	.datac(gnd),
	.datad(!\u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|mul1_x [16]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add1~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add1~33_sumout ),
	.cout(\u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add1~34 ),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add1~33 .extended_lut = "off";
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add1~33 .lut_mask = 64'h0000CCCC000000FF;
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add1~33 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y22_N27
cyclonev_lcell_comb \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add1~37 (
// Equation(s):
// \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add1~37_sumout  = SUM(( \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|mul2_x [17] ) + ( \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|mul1_x [17] ) + ( 
// \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add1~34  ))
// \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add1~38  = CARRY(( \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|mul2_x [17] ) + ( \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|mul1_x [17] ) + ( 
// \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add1~34  ))

	.dataa(!\u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|mul1_x [17]),
	.datab(gnd),
	.datac(!\u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|mul2_x [17]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add1~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add1~37_sumout ),
	.cout(\u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add1~38 ),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add1~37 .extended_lut = "off";
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add1~37 .lut_mask = 64'h0000AAAA00000F0F;
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add1~37 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y22_N30
cyclonev_lcell_comb \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add1~41 (
// Equation(s):
// \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add1~41_sumout  = SUM(( \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|mul1_x [18] ) + ( \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|mul2_x [18] ) + ( 
// \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add1~38  ))
// \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add1~42  = CARRY(( \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|mul1_x [18] ) + ( \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|mul2_x [18] ) + ( 
// \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add1~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|mul1_x [18]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|mul2_x [18]),
	.datag(gnd),
	.cin(\u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add1~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add1~41_sumout ),
	.cout(\u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add1~42 ),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add1~41 .extended_lut = "off";
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add1~41 .lut_mask = 64'h0000FF0000000F0F;
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add1~41 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y22_N33
cyclonev_lcell_comb \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add1~45 (
// Equation(s):
// \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add1~45_sumout  = SUM(( \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|mul1_x [19] ) + ( \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|mul2_x [19] ) + ( 
// \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add1~42  ))
// \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add1~46  = CARRY(( \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|mul1_x [19] ) + ( \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|mul2_x [19] ) + ( 
// \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add1~42  ))

	.dataa(!\u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|mul2_x [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|mul1_x [19]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add1~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add1~45_sumout ),
	.cout(\u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add1~46 ),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add1~45 .extended_lut = "off";
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add1~45 .lut_mask = 64'h0000AAAA000000FF;
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add1~45 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y22_N36
cyclonev_lcell_comb \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add1~49 (
// Equation(s):
// \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add1~49_sumout  = SUM(( \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|mul2_x [20] ) + ( \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|mul1_x [20] ) + ( 
// \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add1~46  ))
// \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add1~50  = CARRY(( \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|mul2_x [20] ) + ( \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|mul1_x [20] ) + ( 
// \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add1~46  ))

	.dataa(!\u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|mul1_x [20]),
	.datab(gnd),
	.datac(!\u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|mul2_x [20]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add1~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add1~49_sumout ),
	.cout(\u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add1~50 ),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add1~49 .extended_lut = "off";
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add1~49 .lut_mask = 64'h0000AAAA00000F0F;
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add1~49 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y22_N39
cyclonev_lcell_comb \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add1~53 (
// Equation(s):
// \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add1~53_sumout  = SUM(( \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|mul2_x [21] ) + ( \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|mul1_x [21] ) + ( 
// \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add1~50  ))
// \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add1~54  = CARRY(( \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|mul2_x [21] ) + ( \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|mul1_x [21] ) + ( 
// \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add1~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|mul2_x [21]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|mul1_x [21]),
	.datag(gnd),
	.cin(\u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add1~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add1~53_sumout ),
	.cout(\u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add1~54 ),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add1~53 .extended_lut = "off";
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add1~53 .lut_mask = 64'h0000FF0000000F0F;
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add1~53 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y22_N42
cyclonev_lcell_comb \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add1~57 (
// Equation(s):
// \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add1~57_sumout  = SUM(( \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|mul2_x [22] ) + ( \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|mul1_x [22] ) + ( 
// \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add1~54  ))
// \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add1~58  = CARRY(( \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|mul2_x [22] ) + ( \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|mul1_x [22] ) + ( 
// \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add1~54  ))

	.dataa(gnd),
	.datab(!\u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|mul2_x [22]),
	.datac(!\u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|mul1_x [22]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add1~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add1~57_sumout ),
	.cout(\u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add1~58 ),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add1~57 .extended_lut = "off";
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add1~57 .lut_mask = 64'h0000F0F000003333;
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add1~57 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y22_N45
cyclonev_lcell_comb \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add1~61 (
// Equation(s):
// \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add1~61_sumout  = SUM(( \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|mul2_x [23] ) + ( \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|mul1_x [23] ) + ( 
// \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add1~58  ))

	.dataa(!\u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|mul2_x [23]),
	.datab(gnd),
	.datac(!\u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|mul1_x [23]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add1~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add1~61_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add1~61 .extended_lut = "off";
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add1~61 .lut_mask = 64'h0000F0F000005555;
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add1~61 .shared_arith = "off";
// synopsys translate_on

// Location: DSP_X32_Y22_N0
cyclonev_mac \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Mult0~8 (
	.sub(gnd),
	.negate(gnd),
	.accumulate(gnd),
	.loadconst(gnd),
	.ax({\u_dsa_system|u_seq_core|u_stage2|Add0~37_sumout ,\u_dsa_system|u_seq_core|u_stage2|Add0~37_sumout ,\u_dsa_system|u_seq_core|u_stage2|Add0~37_sumout ,\u_dsa_system|u_seq_core|u_stage2|Add0~37_sumout ,\u_dsa_system|u_seq_core|u_stage2|Add0~37_sumout ,
\u_dsa_system|u_seq_core|u_stage2|Add0~37_sumout ,\u_dsa_system|u_seq_core|u_stage2|Add0~33_sumout ,\u_dsa_system|u_seq_core|u_stage2|Add0~29_sumout ,\u_dsa_system|u_seq_core|u_stage2|Add0~25_sumout ,\u_dsa_system|u_seq_core|u_stage2|Add0~21_sumout ,
\u_dsa_system|u_seq_core|u_stage2|Add0~17_sumout ,\u_dsa_system|u_seq_core|u_stage2|Add0~13_sumout ,\u_dsa_system|u_seq_core|u_stage2|Add0~9_sumout ,\u_dsa_system|u_seq_core|u_stage2|Add0~5_sumout ,\u_dsa_system|u_seq_core|u_stage2|Add0~1_sumout ,
\u_dsa_system|u_seq_core|u_stage1|o_wy_q[0]~_Duplicate_5_q }),
	.ay({\u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add1~61_sumout ,\u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add1~57_sumout ,\u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add1~53_sumout ,
\u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add1~49_sumout ,\u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add1~45_sumout ,\u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add1~41_sumout ,
\u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add1~37_sumout ,\u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add1~33_sumout ,\u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add1~29_sumout ,
\u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add1~25_sumout ,\u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add1~21_sumout ,\u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add1~17_sumout ,
\u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add1~13_sumout ,\u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add1~9_sumout ,\u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add1~5_sumout ,
\u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add1~1_sumout }),
	.az(26'b00000000000000000000000000),
	.bx(18'b000000000000000000),
	.by(19'b0000000000000000000),
	.bz(18'b000000000000000000),
	.coefsela(3'b000),
	.coefselb(3'b000),
	.clk({gnd,gnd,\CLOCK_50~inputCLKENA0_outclk }),
	.aclr({gnd,!\KEY[2]~inputCLKENA0_outclk }),
	.ena({vcc,vcc,vcc}),
	.scanin(27'b000000000000000000000000000),
	.chainin(1'b0),
	.dftout(),
	.resulta(\u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Mult0~8_RESULTA_bus ),
	.resultb(),
	.scanout(),
	.chainout());
// synopsys translate_off
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Mult0~8 .accumulate_clock = "none";
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Mult0~8 .ax_clock = "none";
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Mult0~8 .ax_width = 16;
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Mult0~8 .ay_scan_in_clock = "0";
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Mult0~8 .ay_scan_in_width = 16;
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Mult0~8 .ay_use_scan_in = "false";
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Mult0~8 .az_clock = "none";
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Mult0~8 .bx_clock = "none";
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Mult0~8 .by_clock = "none";
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Mult0~8 .by_use_scan_in = "false";
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Mult0~8 .bz_clock = "none";
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Mult0~8 .coef_a_0 = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Mult0~8 .coef_a_1 = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Mult0~8 .coef_a_2 = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Mult0~8 .coef_a_3 = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Mult0~8 .coef_a_4 = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Mult0~8 .coef_a_5 = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Mult0~8 .coef_a_6 = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Mult0~8 .coef_a_7 = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Mult0~8 .coef_b_0 = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Mult0~8 .coef_b_1 = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Mult0~8 .coef_b_2 = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Mult0~8 .coef_b_3 = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Mult0~8 .coef_b_4 = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Mult0~8 .coef_b_5 = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Mult0~8 .coef_b_6 = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Mult0~8 .coef_b_7 = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Mult0~8 .coef_sel_a_clock = "none";
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Mult0~8 .coef_sel_b_clock = "none";
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Mult0~8 .delay_scan_out_ay = "false";
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Mult0~8 .delay_scan_out_by = "false";
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Mult0~8 .enable_double_accum = "false";
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Mult0~8 .load_const_clock = "none";
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Mult0~8 .load_const_value = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Mult0~8 .mode_sub_location = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Mult0~8 .negate_clock = "none";
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Mult0~8 .operand_source_max = "input";
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Mult0~8 .operand_source_may = "input";
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Mult0~8 .operand_source_mbx = "input";
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Mult0~8 .operand_source_mby = "input";
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Mult0~8 .operation_mode = "m18x18_full";
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Mult0~8 .output_clock = "none";
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Mult0~8 .preadder_subtract_a = "false";
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Mult0~8 .preadder_subtract_b = "false";
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Mult0~8 .result_a_width = 64;
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Mult0~8 .signed_max = "false";
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Mult0~8 .signed_may = "false";
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Mult0~8 .signed_mbx = "false";
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Mult0~8 .signed_mby = "false";
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Mult0~8 .sub_clock = "none";
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Mult0~8 .use_chainadder = "false";
// synopsys translate_on

// Location: DSP_X54_Y6_N0
cyclonev_mac \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult2~8 (
	.sub(gnd),
	.negate(gnd),
	.accumulate(gnd),
	.loadconst(gnd),
	.ax({\u_dsa_system|u_seq_core|u_stage1|Add0~41_sumout ,\u_dsa_system|u_seq_core|u_stage1|Add0~41_sumout ,\u_dsa_system|u_seq_core|u_stage1|Add0~41_sumout ,\u_dsa_system|u_seq_core|u_stage1|Add0~41_sumout ,\u_dsa_system|u_seq_core|u_stage1|Add0~41_sumout ,
\u_dsa_system|u_seq_core|u_stage1|Add0~41_sumout ,\u_dsa_system|u_seq_core|u_stage1|Add0~37_sumout ,\u_dsa_system|u_seq_core|u_stage1|Add0~33_sumout ,\u_dsa_system|u_seq_core|u_stage1|Add0~29_sumout ,\u_dsa_system|u_seq_core|u_stage1|Add0~25_sumout ,
\u_dsa_system|u_seq_core|u_stage1|Add0~21_sumout ,\u_dsa_system|u_seq_core|u_stage1|Add0~17_sumout ,\u_dsa_system|u_seq_core|u_stage1|Add0~13_sumout ,\u_dsa_system|u_seq_core|u_stage1|Add0~9_sumout ,\u_dsa_system|u_seq_core|u_stage1|Add0~5_sumout ,
\u_dsa_system|u_seq_core|u_stage1|Add0~1_sumout }),
	.ay({\u_dsa_system|u_controller|row1_data [23],\u_dsa_system|u_controller|row1_data [22],\u_dsa_system|u_controller|row1_data [21],\u_dsa_system|u_controller|row1_data [20],\u_dsa_system|u_controller|row1_data [19],\u_dsa_system|u_controller|row1_data [18],
\u_dsa_system|u_controller|row1_data [17],\u_dsa_system|u_controller|row1_data [16],gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.az(26'b00000000000000000000000000),
	.bx(18'b000000000000000000),
	.by(19'b0000000000000000000),
	.bz(18'b000000000000000000),
	.coefsela(3'b000),
	.coefselb(3'b000),
	.clk({gnd,gnd,\CLOCK_50~inputCLKENA0_outclk }),
	.aclr({gnd,!\KEY[2]~inputCLKENA0_outclk }),
	.ena({vcc,vcc,\u_dsa_system|u_controller|o_simd_start~0_combout }),
	.scanin(27'b000000000000000000000000000),
	.chainin(1'b0),
	.dftout(),
	.resulta(\u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult2~8_RESULTA_bus ),
	.resultb(),
	.scanout(),
	.chainout());
// synopsys translate_off
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult2~8 .accumulate_clock = "none";
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult2~8 .ax_clock = "none";
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult2~8 .ax_width = 16;
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult2~8 .ay_scan_in_clock = "0";
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult2~8 .ay_scan_in_width = 16;
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult2~8 .ay_use_scan_in = "false";
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult2~8 .az_clock = "none";
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult2~8 .bx_clock = "none";
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult2~8 .by_clock = "none";
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult2~8 .by_use_scan_in = "false";
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult2~8 .bz_clock = "none";
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult2~8 .coef_a_0 = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult2~8 .coef_a_1 = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult2~8 .coef_a_2 = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult2~8 .coef_a_3 = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult2~8 .coef_a_4 = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult2~8 .coef_a_5 = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult2~8 .coef_a_6 = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult2~8 .coef_a_7 = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult2~8 .coef_b_0 = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult2~8 .coef_b_1 = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult2~8 .coef_b_2 = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult2~8 .coef_b_3 = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult2~8 .coef_b_4 = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult2~8 .coef_b_5 = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult2~8 .coef_b_6 = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult2~8 .coef_b_7 = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult2~8 .coef_sel_a_clock = "none";
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult2~8 .coef_sel_b_clock = "none";
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult2~8 .delay_scan_out_ay = "false";
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult2~8 .delay_scan_out_by = "false";
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult2~8 .enable_double_accum = "false";
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult2~8 .load_const_clock = "none";
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult2~8 .load_const_value = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult2~8 .mode_sub_location = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult2~8 .negate_clock = "none";
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult2~8 .operand_source_max = "input";
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult2~8 .operand_source_may = "input";
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult2~8 .operand_source_mbx = "input";
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult2~8 .operand_source_mby = "input";
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult2~8 .operation_mode = "m18x18_full";
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult2~8 .output_clock = "none";
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult2~8 .preadder_subtract_a = "false";
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult2~8 .preadder_subtract_b = "false";
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult2~8 .result_a_width = 64;
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult2~8 .signed_max = "false";
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult2~8 .signed_may = "false";
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult2~8 .signed_mbx = "false";
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult2~8 .signed_mby = "false";
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult2~8 .sub_clock = "none";
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Mult2~8 .use_chainadder = "false";
// synopsys translate_on

// Location: LABCELL_X53_Y6_N0
cyclonev_lcell_comb \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add2~1 (
// Equation(s):
// \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add2~1_sumout  = SUM(( \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|mul4_x [8] ) + ( \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|mul3_x [8] ) + ( !VCC ))
// \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add2~2  = CARRY(( \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|mul4_x [8] ) + ( \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|mul3_x [8] ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|mul3_x [8]),
	.datac(!\u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|mul4_x [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add2~1_sumout ),
	.cout(\u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add2~2 ),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add2~1 .extended_lut = "off";
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add2~1 .lut_mask = 64'h0000CCCC00000F0F;
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add2~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y6_N3
cyclonev_lcell_comb \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add2~5 (
// Equation(s):
// \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add2~5_sumout  = SUM(( \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|mul4_x [9] ) + ( \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|mul3_x [9] ) + ( 
// \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add2~2  ))
// \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add2~6  = CARRY(( \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|mul4_x [9] ) + ( \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|mul3_x [9] ) + ( 
// \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add2~2  ))

	.dataa(!\u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|mul4_x [9]),
	.datab(gnd),
	.datac(!\u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|mul3_x [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add2~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add2~5_sumout ),
	.cout(\u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add2~6 ),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add2~5 .extended_lut = "off";
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add2~5 .lut_mask = 64'h0000F0F000005555;
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add2~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y6_N6
cyclonev_lcell_comb \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add2~9 (
// Equation(s):
// \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add2~9_sumout  = SUM(( \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|mul4_x [10] ) + ( \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|mul3_x [10] ) + ( 
// \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add2~6  ))
// \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add2~10  = CARRY(( \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|mul4_x [10] ) + ( \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|mul3_x [10] ) + ( 
// \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add2~6  ))

	.dataa(gnd),
	.datab(!\u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|mul3_x [10]),
	.datac(!\u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|mul4_x [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add2~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add2~9_sumout ),
	.cout(\u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add2~10 ),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add2~9 .extended_lut = "off";
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add2~9 .lut_mask = 64'h0000CCCC00000F0F;
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add2~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y6_N9
cyclonev_lcell_comb \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add2~13 (
// Equation(s):
// \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add2~13_sumout  = SUM(( \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|mul4_x [11] ) + ( \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|mul3_x [11] ) + ( 
// \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add2~10  ))
// \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add2~14  = CARRY(( \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|mul4_x [11] ) + ( \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|mul3_x [11] ) + ( 
// \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add2~10  ))

	.dataa(!\u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|mul4_x [11]),
	.datab(gnd),
	.datac(!\u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|mul3_x [11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add2~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add2~13_sumout ),
	.cout(\u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add2~14 ),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add2~13 .extended_lut = "off";
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add2~13 .lut_mask = 64'h0000F0F000005555;
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add2~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y6_N12
cyclonev_lcell_comb \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add2~17 (
// Equation(s):
// \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add2~17_sumout  = SUM(( \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|mul4_x [12] ) + ( \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|mul3_x [12] ) + ( 
// \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add2~14  ))
// \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add2~18  = CARRY(( \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|mul4_x [12] ) + ( \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|mul3_x [12] ) + ( 
// \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add2~14  ))

	.dataa(gnd),
	.datab(!\u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|mul3_x [12]),
	.datac(!\u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|mul4_x [12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add2~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add2~17_sumout ),
	.cout(\u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add2~18 ),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add2~17 .extended_lut = "off";
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add2~17 .lut_mask = 64'h0000CCCC00000F0F;
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add2~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y6_N15
cyclonev_lcell_comb \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add2~21 (
// Equation(s):
// \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add2~21_sumout  = SUM(( \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|mul4_x [13] ) + ( \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|mul3_x [13] ) + ( 
// \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add2~18  ))
// \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add2~22  = CARRY(( \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|mul4_x [13] ) + ( \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|mul3_x [13] ) + ( 
// \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add2~18  ))

	.dataa(!\u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|mul4_x [13]),
	.datab(gnd),
	.datac(!\u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|mul3_x [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add2~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add2~21_sumout ),
	.cout(\u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add2~22 ),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add2~21 .extended_lut = "off";
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add2~21 .lut_mask = 64'h0000F0F000005555;
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add2~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y6_N18
cyclonev_lcell_comb \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add2~25 (
// Equation(s):
// \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add2~25_sumout  = SUM(( \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|mul4_x [14] ) + ( \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|mul3_x [14] ) + ( 
// \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add2~22  ))
// \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add2~26  = CARRY(( \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|mul4_x [14] ) + ( \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|mul3_x [14] ) + ( 
// \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add2~22  ))

	.dataa(gnd),
	.datab(!\u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|mul4_x [14]),
	.datac(!\u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|mul3_x [14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add2~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add2~25_sumout ),
	.cout(\u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add2~26 ),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add2~25 .extended_lut = "off";
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add2~25 .lut_mask = 64'h0000F0F000003333;
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add2~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y6_N21
cyclonev_lcell_comb \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add2~29 (
// Equation(s):
// \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add2~29_sumout  = SUM(( \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|mul4_x [15] ) + ( \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|mul3_x [15] ) + ( 
// \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add2~26  ))
// \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add2~30  = CARRY(( \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|mul4_x [15] ) + ( \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|mul3_x [15] ) + ( 
// \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add2~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|mul3_x [15]),
	.datad(!\u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|mul4_x [15]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add2~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add2~29_sumout ),
	.cout(\u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add2~30 ),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add2~29 .extended_lut = "off";
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add2~29 .lut_mask = 64'h0000F0F0000000FF;
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add2~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y6_N24
cyclonev_lcell_comb \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add2~33 (
// Equation(s):
// \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add2~33_sumout  = SUM(( \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|mul4_x [16] ) + ( \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|mul3_x [16] ) + ( 
// \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add2~30  ))
// \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add2~34  = CARRY(( \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|mul4_x [16] ) + ( \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|mul3_x [16] ) + ( 
// \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add2~30  ))

	.dataa(!\u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|mul3_x [16]),
	.datab(gnd),
	.datac(!\u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|mul4_x [16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add2~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add2~33_sumout ),
	.cout(\u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add2~34 ),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add2~33 .extended_lut = "off";
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add2~33 .lut_mask = 64'h0000AAAA00000F0F;
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add2~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y6_N27
cyclonev_lcell_comb \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add2~37 (
// Equation(s):
// \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add2~37_sumout  = SUM(( \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|mul4_x [17] ) + ( \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|mul3_x [17] ) + ( 
// \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add2~34  ))
// \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add2~38  = CARRY(( \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|mul4_x [17] ) + ( \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|mul3_x [17] ) + ( 
// \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add2~34  ))

	.dataa(gnd),
	.datab(!\u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|mul3_x [17]),
	.datac(!\u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|mul4_x [17]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add2~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add2~37_sumout ),
	.cout(\u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add2~38 ),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add2~37 .extended_lut = "off";
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add2~37 .lut_mask = 64'h0000CCCC00000F0F;
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add2~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y6_N30
cyclonev_lcell_comb \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add2~41 (
// Equation(s):
// \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add2~41_sumout  = SUM(( \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|mul3_x [18] ) + ( \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|mul4_x [18] ) + ( 
// \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add2~38  ))
// \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add2~42  = CARRY(( \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|mul3_x [18] ) + ( \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|mul4_x [18] ) + ( 
// \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add2~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|mul3_x [18]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|mul4_x [18]),
	.datag(gnd),
	.cin(\u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add2~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add2~41_sumout ),
	.cout(\u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add2~42 ),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add2~41 .extended_lut = "off";
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add2~41 .lut_mask = 64'h0000FF0000000F0F;
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add2~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y6_N33
cyclonev_lcell_comb \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add2~45 (
// Equation(s):
// \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add2~45_sumout  = SUM(( \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|mul4_x [19] ) + ( \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|mul3_x [19] ) + ( 
// \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add2~42  ))
// \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add2~46  = CARRY(( \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|mul4_x [19] ) + ( \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|mul3_x [19] ) + ( 
// \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add2~42  ))

	.dataa(!\u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|mul4_x [19]),
	.datab(gnd),
	.datac(!\u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|mul3_x [19]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add2~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add2~45_sumout ),
	.cout(\u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add2~46 ),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add2~45 .extended_lut = "off";
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add2~45 .lut_mask = 64'h0000F0F000005555;
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add2~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y6_N36
cyclonev_lcell_comb \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add2~49 (
// Equation(s):
// \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add2~49_sumout  = SUM(( \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|mul4_x [20] ) + ( \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|mul3_x [20] ) + ( 
// \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add2~46  ))
// \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add2~50  = CARRY(( \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|mul4_x [20] ) + ( \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|mul3_x [20] ) + ( 
// \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add2~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|mul3_x [20]),
	.datad(!\u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|mul4_x [20]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add2~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add2~49_sumout ),
	.cout(\u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add2~50 ),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add2~49 .extended_lut = "off";
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add2~49 .lut_mask = 64'h0000F0F0000000FF;
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add2~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y6_N39
cyclonev_lcell_comb \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add2~53 (
// Equation(s):
// \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add2~53_sumout  = SUM(( \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|mul4_x [21] ) + ( \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|mul3_x [21] ) + ( 
// \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add2~50  ))
// \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add2~54  = CARRY(( \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|mul4_x [21] ) + ( \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|mul3_x [21] ) + ( 
// \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add2~50  ))

	.dataa(!\u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|mul3_x [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|mul4_x [21]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add2~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add2~53_sumout ),
	.cout(\u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add2~54 ),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add2~53 .extended_lut = "off";
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add2~53 .lut_mask = 64'h0000AAAA000000FF;
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add2~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y6_N42
cyclonev_lcell_comb \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add2~57 (
// Equation(s):
// \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add2~57_sumout  = SUM(( \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|mul3_x [22] ) + ( \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|mul4_x [22] ) + ( 
// \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add2~54  ))
// \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add2~58  = CARRY(( \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|mul3_x [22] ) + ( \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|mul4_x [22] ) + ( 
// \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add2~54  ))

	.dataa(gnd),
	.datab(!\u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|mul3_x [22]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|mul4_x [22]),
	.datag(gnd),
	.cin(\u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add2~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add2~57_sumout ),
	.cout(\u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add2~58 ),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add2~57 .extended_lut = "off";
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add2~57 .lut_mask = 64'h0000FF0000003333;
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add2~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y6_N45
cyclonev_lcell_comb \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add2~61 (
// Equation(s):
// \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add2~61_sumout  = SUM(( \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|mul4_x [23] ) + ( \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|mul3_x [23] ) + ( 
// \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add2~58  ))

	.dataa(!\u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|mul3_x [23]),
	.datab(gnd),
	.datac(!\u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|mul4_x [23]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add2~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add2~61_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add2~61 .extended_lut = "off";
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add2~61 .lut_mask = 64'h0000AAAA00000F0F;
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add2~61 .shared_arith = "off";
// synopsys translate_on

// Location: DSP_X32_Y6_N0
cyclonev_mac \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Mult1~8 (
	.sub(gnd),
	.negate(gnd),
	.accumulate(gnd),
	.loadconst(gnd),
	.ax({gnd,gnd,gnd,gnd,gnd,gnd,gnd,\u_dsa_system|u_controller|y_acc[7]~DUPLICATE_q ,\u_dsa_system|u_controller|y_acc [6],\u_dsa_system|u_controller|y_acc[5]~DUPLICATE_q ,\u_dsa_system|u_controller|y_acc [4],\u_dsa_system|u_controller|y_acc[3]~DUPLICATE_q ,
\u_dsa_system|u_controller|y_acc [2],\u_dsa_system|u_controller|y_acc [1],\u_dsa_system|u_controller|y_acc [0]}),
	.ay({\u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add2~61_sumout ,\u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add2~57_sumout ,\u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add2~53_sumout ,
\u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add2~49_sumout ,\u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add2~45_sumout ,\u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add2~41_sumout ,
\u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add2~37_sumout ,\u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add2~33_sumout ,\u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add2~29_sumout ,
\u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add2~25_sumout ,\u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add2~21_sumout ,\u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add2~17_sumout ,
\u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add2~13_sumout ,\u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add2~9_sumout ,\u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add2~5_sumout ,
\u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage1|Add2~1_sumout }),
	.az(26'b00000000000000000000000000),
	.bx(18'b000000000000000000),
	.by(19'b0000000000000000000),
	.bz(18'b000000000000000000),
	.coefsela(3'b000),
	.coefselb(3'b000),
	.clk({gnd,gnd,\CLOCK_50~inputCLKENA0_outclk }),
	.aclr({gnd,!\KEY[2]~inputCLKENA0_outclk }),
	.ena({vcc,vcc,vcc}),
	.scanin(27'b000000000000000000000000000),
	.chainin(1'b0),
	.dftout(),
	.resulta(\u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Mult1~8_RESULTA_bus ),
	.resultb(),
	.scanout(),
	.chainout());
// synopsys translate_off
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Mult1~8 .accumulate_clock = "none";
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Mult1~8 .ax_clock = "0";
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Mult1~8 .ax_width = 15;
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Mult1~8 .ay_scan_in_clock = "0";
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Mult1~8 .ay_scan_in_width = 16;
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Mult1~8 .ay_use_scan_in = "false";
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Mult1~8 .az_clock = "none";
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Mult1~8 .bx_clock = "none";
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Mult1~8 .by_clock = "none";
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Mult1~8 .by_use_scan_in = "false";
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Mult1~8 .bz_clock = "none";
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Mult1~8 .coef_a_0 = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Mult1~8 .coef_a_1 = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Mult1~8 .coef_a_2 = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Mult1~8 .coef_a_3 = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Mult1~8 .coef_a_4 = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Mult1~8 .coef_a_5 = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Mult1~8 .coef_a_6 = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Mult1~8 .coef_a_7 = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Mult1~8 .coef_b_0 = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Mult1~8 .coef_b_1 = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Mult1~8 .coef_b_2 = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Mult1~8 .coef_b_3 = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Mult1~8 .coef_b_4 = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Mult1~8 .coef_b_5 = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Mult1~8 .coef_b_6 = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Mult1~8 .coef_b_7 = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Mult1~8 .coef_sel_a_clock = "none";
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Mult1~8 .coef_sel_b_clock = "none";
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Mult1~8 .delay_scan_out_ay = "false";
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Mult1~8 .delay_scan_out_by = "false";
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Mult1~8 .enable_double_accum = "false";
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Mult1~8 .load_const_clock = "none";
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Mult1~8 .load_const_value = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Mult1~8 .mode_sub_location = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Mult1~8 .negate_clock = "none";
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Mult1~8 .operand_source_max = "input";
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Mult1~8 .operand_source_may = "input";
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Mult1~8 .operand_source_mbx = "input";
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Mult1~8 .operand_source_mby = "input";
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Mult1~8 .operation_mode = "m18x18_full";
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Mult1~8 .output_clock = "none";
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Mult1~8 .preadder_subtract_a = "false";
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Mult1~8 .preadder_subtract_b = "false";
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Mult1~8 .result_a_width = 64;
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Mult1~8 .signed_max = "false";
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Mult1~8 .signed_may = "false";
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Mult1~8 .signed_mbx = "false";
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Mult1~8 .signed_mby = "false";
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Mult1~8 .sub_clock = "none";
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Mult1~8 .use_chainadder = "false";
// synopsys translate_on

// Location: LABCELL_X33_Y6_N0
cyclonev_lcell_comb \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Add1~62 (
// Equation(s):
// \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Add1~62_cout  = CARRY(( \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|mul2_y [8] ) + ( \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|mul1_y [8] ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|mul2_y [8]),
	.datac(!\u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|mul1_y [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Add1~62_cout ),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Add1~62 .extended_lut = "off";
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Add1~62 .lut_mask = 64'h0000F0F000003333;
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Add1~62 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y6_N3
cyclonev_lcell_comb \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Add1~58 (
// Equation(s):
// \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Add1~58_cout  = CARRY(( \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|mul2_y [9] ) + ( \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|mul1_y [9] ) + ( 
// \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Add1~62_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|mul1_y [9]),
	.datad(!\u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|mul2_y [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Add1~62_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Add1~58_cout ),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Add1~58 .extended_lut = "off";
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Add1~58 .lut_mask = 64'h0000F0F0000000FF;
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Add1~58 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y6_N6
cyclonev_lcell_comb \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Add1~54 (
// Equation(s):
// \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Add1~54_cout  = CARRY(( \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|mul2_y [10] ) + ( \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|mul1_y [10] ) + ( 
// \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Add1~58_cout  ))

	.dataa(gnd),
	.datab(!\u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|mul2_y [10]),
	.datac(!\u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|mul1_y [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Add1~58_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Add1~54_cout ),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Add1~54 .extended_lut = "off";
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Add1~54 .lut_mask = 64'h0000F0F000003333;
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Add1~54 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y6_N9
cyclonev_lcell_comb \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Add1~50 (
// Equation(s):
// \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Add1~50_cout  = CARRY(( \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|mul2_y [11] ) + ( \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|mul1_y [11] ) + ( 
// \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Add1~54_cout  ))

	.dataa(!\u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|mul1_y [11]),
	.datab(gnd),
	.datac(!\u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|mul2_y [11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Add1~54_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Add1~50_cout ),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Add1~50 .extended_lut = "off";
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Add1~50 .lut_mask = 64'h0000AAAA00000F0F;
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Add1~50 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y6_N12
cyclonev_lcell_comb \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Add1~46 (
// Equation(s):
// \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Add1~46_cout  = CARRY(( \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|mul2_y [12] ) + ( \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|mul1_y [12] ) + ( 
// \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Add1~50_cout  ))

	.dataa(gnd),
	.datab(!\u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|mul1_y [12]),
	.datac(!\u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|mul2_y [12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Add1~50_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Add1~46_cout ),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Add1~46 .extended_lut = "off";
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Add1~46 .lut_mask = 64'h0000CCCC00000F0F;
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Add1~46 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y6_N15
cyclonev_lcell_comb \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Add1~42 (
// Equation(s):
// \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Add1~42_cout  = CARRY(( \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|mul2_y [13] ) + ( \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|mul1_y [13] ) + ( 
// \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Add1~46_cout  ))

	.dataa(!\u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|mul2_y [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|mul1_y [13]),
	.datag(gnd),
	.cin(\u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Add1~46_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Add1~42_cout ),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Add1~42 .extended_lut = "off";
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Add1~42 .lut_mask = 64'h0000FF0000005555;
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Add1~42 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y6_N18
cyclonev_lcell_comb \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Add1~38 (
// Equation(s):
// \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Add1~38_cout  = CARRY(( \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|mul2_y [14] ) + ( \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|mul1_y [14] ) + ( 
// \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Add1~42_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|mul2_y [14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|mul1_y [14]),
	.datag(gnd),
	.cin(\u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Add1~42_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Add1~38_cout ),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Add1~38 .extended_lut = "off";
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Add1~38 .lut_mask = 64'h0000FF0000000F0F;
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Add1~38 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y6_N21
cyclonev_lcell_comb \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Add1~6 (
// Equation(s):
// \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Add1~6_cout  = CARRY(( \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|mul1_y [15] ) + ( \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|mul2_y [15] ) + ( 
// \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Add1~38_cout  ))

	.dataa(!\u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|mul2_y [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|mul1_y [15]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Add1~38_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Add1~6_cout ),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Add1~6 .extended_lut = "off";
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Add1~6 .lut_mask = 64'h0000AAAA000000FF;
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Add1~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y6_N24
cyclonev_lcell_comb \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Add1~1 (
// Equation(s):
// \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Add1~1_sumout  = SUM(( \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|mul2_y [16] ) + ( \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|mul1_y [16] ) + ( 
// \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Add1~6_cout  ))
// \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Add1~2  = CARRY(( \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|mul2_y [16] ) + ( \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|mul1_y [16] ) + ( 
// \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Add1~6_cout  ))

	.dataa(gnd),
	.datab(!\u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|mul2_y [16]),
	.datac(!\u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|mul1_y [16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Add1~6_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Add1~1_sumout ),
	.cout(\u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Add1~2 ),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Add1~1 .extended_lut = "off";
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Add1~1 .lut_mask = 64'h0000F0F000003333;
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y6_N27
cyclonev_lcell_comb \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Add1~9 (
// Equation(s):
// \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Add1~9_sumout  = SUM(( \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|mul2_y [17] ) + ( \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|mul1_y [17] ) + ( 
// \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Add1~2  ))
// \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Add1~10  = CARRY(( \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|mul2_y [17] ) + ( \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|mul1_y [17] ) + ( 
// \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Add1~2  ))

	.dataa(!\u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|mul1_y [17]),
	.datab(gnd),
	.datac(!\u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|mul2_y [17]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Add1~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Add1~9_sumout ),
	.cout(\u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Add1~9 .extended_lut = "off";
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Add1~9 .lut_mask = 64'h0000AAAA00000F0F;
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y6_N30
cyclonev_lcell_comb \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Add1~13 (
// Equation(s):
// \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Add1~13_sumout  = SUM(( \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|mul1_y [18] ) + ( \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|mul2_y [18] ) + ( 
// \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Add1~10  ))
// \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Add1~14  = CARRY(( \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|mul1_y [18] ) + ( \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|mul2_y [18] ) + ( 
// \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Add1~10  ))

	.dataa(gnd),
	.datab(!\u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|mul1_y [18]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|mul2_y [18]),
	.datag(gnd),
	.cin(\u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Add1~13_sumout ),
	.cout(\u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Add1~13 .extended_lut = "off";
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Add1~13 .lut_mask = 64'h0000FF0000003333;
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y6_N33
cyclonev_lcell_comb \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Add1~17 (
// Equation(s):
// \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Add1~17_sumout  = SUM(( \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|mul2_y [19] ) + ( \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|mul1_y [19] ) + ( 
// \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Add1~14  ))
// \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Add1~18  = CARRY(( \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|mul2_y [19] ) + ( \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|mul1_y [19] ) + ( 
// \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Add1~14  ))

	.dataa(!\u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|mul1_y [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|mul2_y [19]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Add1~17_sumout ),
	.cout(\u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Add1~17 .extended_lut = "off";
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Add1~17 .lut_mask = 64'h0000AAAA000000FF;
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y6_N36
cyclonev_lcell_comb \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Add1~21 (
// Equation(s):
// \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Add1~21_sumout  = SUM(( \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|mul2_y [20] ) + ( \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|mul1_y [20] ) + ( 
// \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Add1~18  ))
// \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Add1~22  = CARRY(( \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|mul2_y [20] ) + ( \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|mul1_y [20] ) + ( 
// \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Add1~18  ))

	.dataa(gnd),
	.datab(!\u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|mul1_y [20]),
	.datac(!\u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|mul2_y [20]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Add1~21_sumout ),
	.cout(\u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Add1~21 .extended_lut = "off";
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Add1~21 .lut_mask = 64'h0000CCCC00000F0F;
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y6_N39
cyclonev_lcell_comb \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Add1~25 (
// Equation(s):
// \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Add1~25_sumout  = SUM(( \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|mul2_y [21] ) + ( \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|mul1_y [21] ) + ( 
// \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Add1~22  ))
// \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Add1~26  = CARRY(( \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|mul2_y [21] ) + ( \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|mul1_y [21] ) + ( 
// \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Add1~22  ))

	.dataa(!\u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|mul1_y [21]),
	.datab(gnd),
	.datac(!\u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|mul2_y [21]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Add1~25_sumout ),
	.cout(\u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Add1~25 .extended_lut = "off";
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Add1~25 .lut_mask = 64'h0000AAAA00000F0F;
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y6_N42
cyclonev_lcell_comb \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Add1~29 (
// Equation(s):
// \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Add1~29_sumout  = SUM(( \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|mul2_y [22] ) + ( \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|mul1_y [22] ) + ( 
// \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Add1~26  ))
// \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Add1~30  = CARRY(( \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|mul2_y [22] ) + ( \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|mul1_y [22] ) + ( 
// \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Add1~26  ))

	.dataa(gnd),
	.datab(!\u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|mul2_y [22]),
	.datac(!\u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|mul1_y [22]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Add1~29_sumout ),
	.cout(\u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Add1~30 ),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Add1~29 .extended_lut = "off";
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Add1~29 .lut_mask = 64'h0000F0F000003333;
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Add1~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y6_N45
cyclonev_lcell_comb \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Add1~33 (
// Equation(s):
// \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Add1~33_sumout  = SUM(( \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|mul2_y [23] ) + ( \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|mul1_y [23] ) + ( 
// \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Add1~30  ))

	.dataa(!\u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|mul1_y [23]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|mul2_y [23]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Add1~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Add1~33_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Add1~33 .extended_lut = "off";
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Add1~33 .lut_mask = 64'h0000AAAA000000FF;
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Add1~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y6_N46
dffeas \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|o_p_final_q[15] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Add1~33_sumout ),
	.asdata(vcc),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|o_p_final_q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|o_p_final_q[15] .is_wysiwyg = "true";
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|o_p_final_q[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y8_N35
dffeas \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage3|o_pixel_out[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|o_p_final_q [15]),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage3|o_pixel_out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage3|o_pixel_out[7] .is_wysiwyg = "true";
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage3|o_pixel_out[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y8_N33
cyclonev_lcell_comb \o_mem_wdata[23]~23 (
// Equation(s):
// \o_mem_wdata[23]~23_combout  = ( \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage3|o_pixel_out [7] & ( \u_vjtag_interface|data_out[23]~_Duplicate_1DUPLICATE_q  & ( (\o_mem_we~0_combout  & (((\u_dsa_system|u_seq_core|u_stage3|o_pixel_out [7]) # 
// (\u_instruction_handler|i_mode_select~q )) # (\u_dsa_system|u_controller|o_busy~0_combout ))) ) ) ) # ( !\u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage3|o_pixel_out [7] & ( \u_vjtag_interface|data_out[23]~_Duplicate_1DUPLICATE_q  & ( 
// (\o_mem_we~0_combout  & (((!\u_instruction_handler|i_mode_select~q  & \u_dsa_system|u_seq_core|u_stage3|o_pixel_out [7])) # (\u_dsa_system|u_controller|o_busy~0_combout ))) ) ) ) # ( \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage3|o_pixel_out [7] & 
// ( !\u_vjtag_interface|data_out[23]~_Duplicate_1DUPLICATE_q  & ( (!\u_dsa_system|u_controller|o_busy~0_combout  & (\o_mem_we~0_combout  & ((\u_dsa_system|u_seq_core|u_stage3|o_pixel_out [7]) # (\u_instruction_handler|i_mode_select~q )))) ) ) ) # ( 
// !\u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage3|o_pixel_out [7] & ( !\u_vjtag_interface|data_out[23]~_Duplicate_1DUPLICATE_q  & ( (!\u_dsa_system|u_controller|o_busy~0_combout  & (!\u_instruction_handler|i_mode_select~q  & (\o_mem_we~0_combout  & 
// \u_dsa_system|u_seq_core|u_stage3|o_pixel_out [7]))) ) ) )

	.dataa(!\u_dsa_system|u_controller|o_busy~0_combout ),
	.datab(!\u_instruction_handler|i_mode_select~q ),
	.datac(!\o_mem_we~0_combout ),
	.datad(!\u_dsa_system|u_seq_core|u_stage3|o_pixel_out [7]),
	.datae(!\u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage3|o_pixel_out [7]),
	.dataf(!\u_vjtag_interface|data_out[23]~_Duplicate_1DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\o_mem_wdata[23]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \o_mem_wdata[23]~23 .extended_lut = "off";
defparam \o_mem_wdata[23]~23 .lut_mask = 64'h0008020A050D070F;
defparam \o_mem_wdata[23]~23 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y4_N54
cyclonev_lcell_comb \o_mem_byte_en[2]~5 (
// Equation(s):
// \o_mem_byte_en[2]~5_combout  = ( \u_dsa_system|u_controller|state.WRITE_RES~DUPLICATE_q  & ( (!\u_dsa_system|u_controller|o_busy~0_combout  & (((!\u_dsa_system|u_controller|x_int [1] & \u_dsa_system|u_controller|x_int [2])) # 
// (\u_instruction_handler|i_mode_select~q ))) ) )

	.dataa(!\u_dsa_system|u_controller|x_int [1]),
	.datab(!\u_instruction_handler|i_mode_select~q ),
	.datac(!\u_dsa_system|u_controller|o_busy~0_combout ),
	.datad(!\u_dsa_system|u_controller|x_int [2]),
	.datae(gnd),
	.dataf(!\u_dsa_system|u_controller|state.WRITE_RES~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\o_mem_byte_en[2]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \o_mem_byte_en[2]~5 .extended_lut = "off";
defparam \o_mem_byte_en[2]~5 .lut_mask = 64'h0000000030B030B0;
defparam \o_mem_byte_en[2]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y5_N30
cyclonev_lcell_comb \o_mem_byte_en[2]~6 (
// Equation(s):
// \o_mem_byte_en[2]~6_combout  = ( \u_instruction_handler|img_reciver|Equal0~5_combout  & ( \u_instruction_handler|Add3~121_sumout  & ( ((\o_mem_byte_en[3]~0_combout  & ((!\u_instruction_handler|img_reciver|Equal0~6_combout ) # 
// (\u_instruction_handler|Add3~125_sumout )))) # (\o_mem_byte_en[2]~5_combout ) ) ) ) # ( !\u_instruction_handler|img_reciver|Equal0~5_combout  & ( \u_instruction_handler|Add3~121_sumout  & ( (\o_mem_byte_en[3]~0_combout ) # (\o_mem_byte_en[2]~5_combout ) ) 
// ) ) # ( \u_instruction_handler|img_reciver|Equal0~5_combout  & ( !\u_instruction_handler|Add3~121_sumout  & ( ((\o_mem_byte_en[3]~0_combout  & !\u_instruction_handler|img_reciver|Equal0~6_combout )) # (\o_mem_byte_en[2]~5_combout ) ) ) ) # ( 
// !\u_instruction_handler|img_reciver|Equal0~5_combout  & ( !\u_instruction_handler|Add3~121_sumout  & ( (\o_mem_byte_en[3]~0_combout ) # (\o_mem_byte_en[2]~5_combout ) ) ) )

	.dataa(!\o_mem_byte_en[2]~5_combout ),
	.datab(!\o_mem_byte_en[3]~0_combout ),
	.datac(!\u_instruction_handler|img_reciver|Equal0~6_combout ),
	.datad(!\u_instruction_handler|Add3~125_sumout ),
	.datae(!\u_instruction_handler|img_reciver|Equal0~5_combout ),
	.dataf(!\u_instruction_handler|Add3~121_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\o_mem_byte_en[2]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \o_mem_byte_en[2]~6 .extended_lut = "off";
defparam \o_mem_byte_en[2]~6 .lut_mask = 64'h7777757577777577;
defparam \o_mem_byte_en[2]~6 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y4_N0
cyclonev_ram_block \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a23 (
	.portawe(\u_memory_interface|ram_inst|altsyncram_component|auto_generated|decode3|w_anode8379w [1]),
	.portare(!\o_mem_we~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\o_mem_addr[15]~34_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\o_mem_wdata[23]~23_combout }),
	.portaaddr({\o_mem_addr[14]~31_combout ,\o_mem_addr[13]~29_combout ,\o_mem_addr[12]~27_combout ,\o_mem_addr[11]~25_combout ,\o_mem_addr[10]~23_combout ,\o_mem_addr[9]~21_combout ,\o_mem_addr[8]~19_combout ,\o_mem_addr[7]~17_combout ,\o_mem_addr[6]~15_combout ,
\o_mem_addr[5]~13_combout ,\o_mem_addr[4]~11_combout ,\o_mem_addr[3]~9_combout ,\o_mem_addr[2]~7_combout }),
	.portabyteenamasks({\o_mem_byte_en[2]~6_combout }),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a23 .clk0_core_clock_enable = "ena0";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a23 .logical_ram_name = "memory_interface:u_memory_interface|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_qhn1:auto_generated|ALTSYNCRAM";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a23 .operation_mode = "single_port";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_width = 13;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_byte_enable_mask_width = 1;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_byte_size = 1;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clock = "none";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_bit_number = 23;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_last_address = 8191;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 262144;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_width = 32;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "dont_care";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a23 .port_b_address_width = 13;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a23 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y3_N0
cyclonev_ram_block \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a55 (
	.portawe(\u_memory_interface|ram_inst|altsyncram_component|auto_generated|decode3|w_anode8396w [1]),
	.portare(!\o_mem_we~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\o_mem_addr[15]~34_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\o_mem_wdata[23]~23_combout }),
	.portaaddr({\o_mem_addr[14]~31_combout ,\o_mem_addr[13]~29_combout ,\o_mem_addr[12]~27_combout ,\o_mem_addr[11]~25_combout ,\o_mem_addr[10]~23_combout ,\o_mem_addr[9]~21_combout ,\o_mem_addr[8]~19_combout ,\o_mem_addr[7]~17_combout ,\o_mem_addr[6]~15_combout ,
\o_mem_addr[5]~13_combout ,\o_mem_addr[4]~11_combout ,\o_mem_addr[3]~9_combout ,\o_mem_addr[2]~7_combout }),
	.portabyteenamasks({\o_mem_byte_en[2]~6_combout }),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a55_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a55 .clk0_core_clock_enable = "ena0";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a55 .data_interleave_offset_in_bits = 1;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a55 .data_interleave_width_in_bits = 1;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a55 .logical_ram_name = "memory_interface:u_memory_interface|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_qhn1:auto_generated|ALTSYNCRAM";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a55 .operation_mode = "single_port";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_address_clear = "none";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_address_width = 13;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_byte_enable_mask_width = 1;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_byte_size = 1;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_out_clear = "none";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_out_clock = "none";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_width = 1;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_first_address = 0;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_first_bit_number = 23;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_last_address = 8191;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_logical_ram_depth = 262144;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_logical_ram_width = 32;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_read_during_write_mode = "dont_care";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a55 .port_b_address_width = 13;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a55 .port_b_data_width = 1;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a55 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X39_Y4_N12
cyclonev_lcell_comb \u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w23_n0_mux_dataout~0 (
// Equation(s):
// \u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w23_n0_mux_dataout~0_combout  = ( \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a23~portadataout  & ( 
// \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a55~portadataout  ) ) # ( !\u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a23~portadataout  & ( 
// \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a55~portadataout  & ( \u_memory_interface|ram_inst|altsyncram_component|auto_generated|address_reg_a [0] ) ) ) # ( 
// \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a23~portadataout  & ( !\u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a55~portadataout  & ( 
// !\u_memory_interface|ram_inst|altsyncram_component|auto_generated|address_reg_a [0] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_memory_interface|ram_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(gnd),
	.datae(!\u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a23~portadataout ),
	.dataf(!\u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a55~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w23_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w23_n0_mux_dataout~0 .extended_lut = "off";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w23_n0_mux_dataout~0 .lut_mask = 64'h0000F0F00F0FFFFF;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w23_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y6_N2
dffeas \u_dsa_system|u_controller|row1_data[23] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w23_n0_mux_dataout~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_dsa_system|u_controller|row1_data[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_dsa_system|u_controller|row1_data [23]),
	.prn(vcc));
// synopsys translate_off
defparam \u_dsa_system|u_controller|row1_data[23] .is_wysiwyg = "true";
defparam \u_dsa_system|u_controller|row1_data[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y6_N43
dffeas \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|o_p_final_q[14] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Add1~29_sumout ),
	.asdata(vcc),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|o_p_final_q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|o_p_final_q[14] .is_wysiwyg = "true";
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|o_p_final_q[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y4_N35
dffeas \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage3|o_pixel_out[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|o_p_final_q [14]),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage3|o_pixel_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage3|o_pixel_out[6] .is_wysiwyg = "true";
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage3|o_pixel_out[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y4_N33
cyclonev_lcell_comb \o_mem_wdata[22]~22 (
// Equation(s):
// \o_mem_wdata[22]~22_combout  = ( \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage3|o_pixel_out [6] & ( \u_vjtag_interface|data_out[22]~_Duplicate_1_q  & ( (\o_mem_we~0_combout  & (((\u_dsa_system|u_seq_core|u_stage3|o_pixel_out [6]) # 
// (\u_instruction_handler|i_mode_select~q )) # (\u_dsa_system|u_controller|o_busy~0_combout ))) ) ) ) # ( !\u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage3|o_pixel_out [6] & ( \u_vjtag_interface|data_out[22]~_Duplicate_1_q  & ( (\o_mem_we~0_combout  & 
// (((!\u_instruction_handler|i_mode_select~q  & \u_dsa_system|u_seq_core|u_stage3|o_pixel_out [6])) # (\u_dsa_system|u_controller|o_busy~0_combout ))) ) ) ) # ( \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage3|o_pixel_out [6] & ( 
// !\u_vjtag_interface|data_out[22]~_Duplicate_1_q  & ( (!\u_dsa_system|u_controller|o_busy~0_combout  & (\o_mem_we~0_combout  & ((\u_dsa_system|u_seq_core|u_stage3|o_pixel_out [6]) # (\u_instruction_handler|i_mode_select~q )))) ) ) ) # ( 
// !\u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage3|o_pixel_out [6] & ( !\u_vjtag_interface|data_out[22]~_Duplicate_1_q  & ( (!\u_dsa_system|u_controller|o_busy~0_combout  & (\o_mem_we~0_combout  & (!\u_instruction_handler|i_mode_select~q  & 
// \u_dsa_system|u_seq_core|u_stage3|o_pixel_out [6]))) ) ) )

	.dataa(!\u_dsa_system|u_controller|o_busy~0_combout ),
	.datab(!\o_mem_we~0_combout ),
	.datac(!\u_instruction_handler|i_mode_select~q ),
	.datad(!\u_dsa_system|u_seq_core|u_stage3|o_pixel_out [6]),
	.datae(!\u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage3|o_pixel_out [6]),
	.dataf(!\u_vjtag_interface|data_out[22]~_Duplicate_1_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\o_mem_wdata[22]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \o_mem_wdata[22]~22 .extended_lut = "off";
defparam \o_mem_wdata[22]~22 .lut_mask = 64'h0020022211311333;
defparam \o_mem_wdata[22]~22 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y2_N0
cyclonev_ram_block \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a54 (
	.portawe(\u_memory_interface|ram_inst|altsyncram_component|auto_generated|decode3|w_anode8396w [1]),
	.portare(!\o_mem_we~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\o_mem_addr[15]~34_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\o_mem_wdata[22]~22_combout }),
	.portaaddr({\o_mem_addr[14]~31_combout ,\o_mem_addr[13]~29_combout ,\o_mem_addr[12]~27_combout ,\o_mem_addr[11]~25_combout ,\o_mem_addr[10]~23_combout ,\o_mem_addr[9]~21_combout ,\o_mem_addr[8]~19_combout ,\o_mem_addr[7]~17_combout ,\o_mem_addr[6]~15_combout ,
\o_mem_addr[5]~13_combout ,\o_mem_addr[4]~11_combout ,\o_mem_addr[3]~9_combout ,\o_mem_addr[2]~7_combout }),
	.portabyteenamasks({\o_mem_byte_en[2]~6_combout }),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a54 .clk0_core_clock_enable = "ena0";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a54 .data_interleave_offset_in_bits = 1;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a54 .data_interleave_width_in_bits = 1;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a54 .logical_ram_name = "memory_interface:u_memory_interface|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_qhn1:auto_generated|ALTSYNCRAM";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a54 .operation_mode = "single_port";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_address_clear = "none";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_address_width = 13;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_byte_enable_mask_width = 1;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_byte_size = 1;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_out_clear = "none";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_out_clock = "none";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_width = 1;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_first_address = 0;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_first_bit_number = 22;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_last_address = 8191;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_logical_ram_depth = 262144;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_logical_ram_width = 32;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_read_during_write_mode = "dont_care";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a54 .port_b_address_width = 13;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a54 .port_b_data_width = 1;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a54 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y2_N0
cyclonev_ram_block \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a22 (
	.portawe(\u_memory_interface|ram_inst|altsyncram_component|auto_generated|decode3|w_anode8379w [1]),
	.portare(!\o_mem_we~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\o_mem_addr[15]~34_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\o_mem_wdata[22]~22_combout }),
	.portaaddr({\o_mem_addr[14]~31_combout ,\o_mem_addr[13]~29_combout ,\o_mem_addr[12]~27_combout ,\o_mem_addr[11]~25_combout ,\o_mem_addr[10]~23_combout ,\o_mem_addr[9]~21_combout ,\o_mem_addr[8]~19_combout ,\o_mem_addr[7]~17_combout ,\o_mem_addr[6]~15_combout ,
\o_mem_addr[5]~13_combout ,\o_mem_addr[4]~11_combout ,\o_mem_addr[3]~9_combout ,\o_mem_addr[2]~7_combout }),
	.portabyteenamasks({\o_mem_byte_en[2]~6_combout }),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a22 .clk0_core_clock_enable = "ena0";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a22 .logical_ram_name = "memory_interface:u_memory_interface|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_qhn1:auto_generated|ALTSYNCRAM";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a22 .operation_mode = "single_port";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_width = 13;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_byte_enable_mask_width = 1;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_byte_size = 1;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clock = "none";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_bit_number = 22;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_last_address = 8191;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 262144;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_width = 32;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "dont_care";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_width = 13;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a22 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X18_Y2_N15
cyclonev_lcell_comb \u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w22_n0_mux_dataout~0 (
// Equation(s):
// \u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w22_n0_mux_dataout~0_combout  = ( \u_memory_interface|ram_inst|altsyncram_component|auto_generated|address_reg_a [0] & ( 
// \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a22~portadataout  & ( \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a54~portadataout  ) ) ) # ( 
// !\u_memory_interface|ram_inst|altsyncram_component|auto_generated|address_reg_a [0] & ( \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a22~portadataout  ) ) # ( 
// \u_memory_interface|ram_inst|altsyncram_component|auto_generated|address_reg_a [0] & ( !\u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a22~portadataout  & ( 
// \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a54~portadataout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a54~portadataout ),
	.datad(gnd),
	.datae(!\u_memory_interface|ram_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.dataf(!\u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a22~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w22_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w22_n0_mux_dataout~0 .extended_lut = "off";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w22_n0_mux_dataout~0 .lut_mask = 64'h00000F0FFFFF0F0F;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w22_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y2_N27
cyclonev_lcell_comb \u_dsa_system|u_controller|row0_data[22]~feeder (
// Equation(s):
// \u_dsa_system|u_controller|row0_data[22]~feeder_combout  = ( \u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w22_n0_mux_dataout~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w22_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_dsa_system|u_controller|row0_data[22]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_controller|row0_data[22]~feeder .extended_lut = "off";
defparam \u_dsa_system|u_controller|row0_data[22]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u_dsa_system|u_controller|row0_data[22]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y2_N29
dffeas \u_dsa_system|u_controller|row0_data[22] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u_dsa_system|u_controller|row0_data[22]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_dsa_system|u_controller|row0_data[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_dsa_system|u_controller|row0_data [22]),
	.prn(vcc));
// synopsys translate_off
defparam \u_dsa_system|u_controller|row0_data[22] .is_wysiwyg = "true";
defparam \u_dsa_system|u_controller|row0_data[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y6_N40
dffeas \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|o_p_final_q[13] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Add1~25_sumout ),
	.asdata(vcc),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|o_p_final_q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|o_p_final_q[13] .is_wysiwyg = "true";
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|o_p_final_q[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y8_N44
dffeas \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage3|o_pixel_out[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|o_p_final_q [13]),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage3|o_pixel_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage3|o_pixel_out[5] .is_wysiwyg = "true";
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage3|o_pixel_out[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y8_N42
cyclonev_lcell_comb \o_mem_wdata[21]~21 (
// Equation(s):
// \o_mem_wdata[21]~21_combout  = ( \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage3|o_pixel_out [5] & ( \u_dsa_system|u_controller|o_busy~0_combout  & ( (\u_vjtag_interface|data_out[21]~_Duplicate_1_q  & \o_mem_we~0_combout ) ) ) ) # ( 
// !\u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage3|o_pixel_out [5] & ( \u_dsa_system|u_controller|o_busy~0_combout  & ( (\u_vjtag_interface|data_out[21]~_Duplicate_1_q  & \o_mem_we~0_combout ) ) ) ) # ( 
// \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage3|o_pixel_out [5] & ( !\u_dsa_system|u_controller|o_busy~0_combout  & ( (\o_mem_we~0_combout  & ((\u_dsa_system|u_seq_core|u_stage3|o_pixel_out [5]) # (\u_instruction_handler|i_mode_select~q ))) ) ) ) # 
// ( !\u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage3|o_pixel_out [5] & ( !\u_dsa_system|u_controller|o_busy~0_combout  & ( (\o_mem_we~0_combout  & (!\u_instruction_handler|i_mode_select~q  & \u_dsa_system|u_seq_core|u_stage3|o_pixel_out [5])) ) ) )

	.dataa(!\u_vjtag_interface|data_out[21]~_Duplicate_1_q ),
	.datab(!\o_mem_we~0_combout ),
	.datac(!\u_instruction_handler|i_mode_select~q ),
	.datad(!\u_dsa_system|u_seq_core|u_stage3|o_pixel_out [5]),
	.datae(!\u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage3|o_pixel_out [5]),
	.dataf(!\u_dsa_system|u_controller|o_busy~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\o_mem_wdata[21]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \o_mem_wdata[21]~21 .extended_lut = "off";
defparam \o_mem_wdata[21]~21 .lut_mask = 64'h0030033311111111;
defparam \o_mem_wdata[21]~21 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y10_N0
cyclonev_ram_block \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a53 (
	.portawe(\u_memory_interface|ram_inst|altsyncram_component|auto_generated|decode3|w_anode8396w [1]),
	.portare(!\o_mem_we~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\o_mem_addr[15]~34_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\o_mem_wdata[21]~21_combout }),
	.portaaddr({\o_mem_addr[14]~31_combout ,\o_mem_addr[13]~29_combout ,\o_mem_addr[12]~27_combout ,\o_mem_addr[11]~25_combout ,\o_mem_addr[10]~23_combout ,\o_mem_addr[9]~21_combout ,\o_mem_addr[8]~19_combout ,\o_mem_addr[7]~17_combout ,\o_mem_addr[6]~15_combout ,
\o_mem_addr[5]~13_combout ,\o_mem_addr[4]~11_combout ,\o_mem_addr[3]~9_combout ,\o_mem_addr[2]~7_combout }),
	.portabyteenamasks({\o_mem_byte_en[2]~6_combout }),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a53_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a53 .clk0_core_clock_enable = "ena0";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a53 .data_interleave_offset_in_bits = 1;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a53 .data_interleave_width_in_bits = 1;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a53 .logical_ram_name = "memory_interface:u_memory_interface|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_qhn1:auto_generated|ALTSYNCRAM";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a53 .operation_mode = "single_port";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_address_clear = "none";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_address_width = 13;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_byte_enable_mask_width = 1;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_byte_size = 1;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_out_clear = "none";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_out_clock = "none";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_width = 1;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_first_address = 0;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_first_bit_number = 21;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_last_address = 8191;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_logical_ram_depth = 262144;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_logical_ram_width = 32;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_read_during_write_mode = "dont_care";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a53 .port_b_address_width = 13;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a53 .port_b_data_width = 1;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a53 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y12_N0
cyclonev_ram_block \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a21 (
	.portawe(\u_memory_interface|ram_inst|altsyncram_component|auto_generated|decode3|w_anode8379w [1]),
	.portare(!\o_mem_we~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\o_mem_addr[15]~34_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\o_mem_wdata[21]~21_combout }),
	.portaaddr({\o_mem_addr[14]~31_combout ,\o_mem_addr[13]~29_combout ,\o_mem_addr[12]~27_combout ,\o_mem_addr[11]~25_combout ,\o_mem_addr[10]~23_combout ,\o_mem_addr[9]~21_combout ,\o_mem_addr[8]~19_combout ,\o_mem_addr[7]~17_combout ,\o_mem_addr[6]~15_combout ,
\o_mem_addr[5]~13_combout ,\o_mem_addr[4]~11_combout ,\o_mem_addr[3]~9_combout ,\o_mem_addr[2]~7_combout }),
	.portabyteenamasks({\o_mem_byte_en[2]~6_combout }),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a21 .clk0_core_clock_enable = "ena0";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a21 .logical_ram_name = "memory_interface:u_memory_interface|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_qhn1:auto_generated|ALTSYNCRAM";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a21 .operation_mode = "single_port";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_width = 13;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_byte_enable_mask_width = 1;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_byte_size = 1;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clock = "none";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_bit_number = 21;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_last_address = 8191;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 262144;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_width = 32;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "dont_care";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a21 .port_b_address_width = 13;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a21 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X27_Y10_N54
cyclonev_lcell_comb \u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w21_n0_mux_dataout~0 (
// Equation(s):
// \u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w21_n0_mux_dataout~0_combout  = ( \u_memory_interface|ram_inst|altsyncram_component|auto_generated|address_reg_a [0] & ( 
// \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a21~portadataout  & ( \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a53~portadataout  ) ) ) # ( 
// !\u_memory_interface|ram_inst|altsyncram_component|auto_generated|address_reg_a [0] & ( \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a21~portadataout  ) ) # ( 
// \u_memory_interface|ram_inst|altsyncram_component|auto_generated|address_reg_a [0] & ( !\u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a21~portadataout  & ( 
// \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a53~portadataout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a53~portadataout ),
	.datad(gnd),
	.datae(!\u_memory_interface|ram_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.dataf(!\u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a21~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w21_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w21_n0_mux_dataout~0 .extended_lut = "off";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w21_n0_mux_dataout~0 .lut_mask = 64'h00000F0FFFFF0F0F;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w21_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y10_N41
dffeas \u_dsa_system|u_controller|row0_data[21] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w21_n0_mux_dataout~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_dsa_system|u_controller|row0_data[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_dsa_system|u_controller|row0_data [21]),
	.prn(vcc));
// synopsys translate_off
defparam \u_dsa_system|u_controller|row0_data[21] .is_wysiwyg = "true";
defparam \u_dsa_system|u_controller|row0_data[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y6_N37
dffeas \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|o_p_final_q[12] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Add1~21_sumout ),
	.asdata(vcc),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|o_p_final_q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|o_p_final_q[12] .is_wysiwyg = "true";
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|o_p_final_q[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y4_N5
dffeas \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage3|o_pixel_out[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|o_p_final_q [12]),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage3|o_pixel_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage3|o_pixel_out[4] .is_wysiwyg = "true";
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage3|o_pixel_out[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y4_N3
cyclonev_lcell_comb \o_mem_wdata[20]~20 (
// Equation(s):
// \o_mem_wdata[20]~20_combout  = ( \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage3|o_pixel_out [4] & ( \u_vjtag_interface|data_out[20]~_Duplicate_1DUPLICATE_q  & ( (\o_mem_we~0_combout  & (((\u_dsa_system|u_controller|o_busy~0_combout ) # 
// (\u_instruction_handler|i_mode_select~q )) # (\u_dsa_system|u_seq_core|u_stage3|o_pixel_out [4]))) ) ) ) # ( !\u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage3|o_pixel_out [4] & ( \u_vjtag_interface|data_out[20]~_Duplicate_1DUPLICATE_q  & ( 
// (\o_mem_we~0_combout  & (((\u_dsa_system|u_seq_core|u_stage3|o_pixel_out [4] & !\u_instruction_handler|i_mode_select~q )) # (\u_dsa_system|u_controller|o_busy~0_combout ))) ) ) ) # ( \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage3|o_pixel_out [4] & 
// ( !\u_vjtag_interface|data_out[20]~_Duplicate_1DUPLICATE_q  & ( (\o_mem_we~0_combout  & (!\u_dsa_system|u_controller|o_busy~0_combout  & ((\u_instruction_handler|i_mode_select~q ) # (\u_dsa_system|u_seq_core|u_stage3|o_pixel_out [4])))) ) ) ) # ( 
// !\u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage3|o_pixel_out [4] & ( !\u_vjtag_interface|data_out[20]~_Duplicate_1DUPLICATE_q  & ( (\u_dsa_system|u_seq_core|u_stage3|o_pixel_out [4] & (\o_mem_we~0_combout  & (!\u_instruction_handler|i_mode_select~q 
//  & !\u_dsa_system|u_controller|o_busy~0_combout ))) ) ) )

	.dataa(!\u_dsa_system|u_seq_core|u_stage3|o_pixel_out [4]),
	.datab(!\o_mem_we~0_combout ),
	.datac(!\u_instruction_handler|i_mode_select~q ),
	.datad(!\u_dsa_system|u_controller|o_busy~0_combout ),
	.datae(!\u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage3|o_pixel_out [4]),
	.dataf(!\u_vjtag_interface|data_out[20]~_Duplicate_1DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\o_mem_wdata[20]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \o_mem_wdata[20]~20 .extended_lut = "off";
defparam \o_mem_wdata[20]~20 .lut_mask = 64'h1000130010331333;
defparam \o_mem_wdata[20]~20 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y4_N0
cyclonev_ram_block \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a20 (
	.portawe(\u_memory_interface|ram_inst|altsyncram_component|auto_generated|decode3|w_anode8379w [1]),
	.portare(!\o_mem_we~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\o_mem_addr[15]~34_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\o_mem_wdata[20]~20_combout }),
	.portaaddr({\o_mem_addr[14]~31_combout ,\o_mem_addr[13]~29_combout ,\o_mem_addr[12]~27_combout ,\o_mem_addr[11]~25_combout ,\o_mem_addr[10]~23_combout ,\o_mem_addr[9]~21_combout ,\o_mem_addr[8]~19_combout ,\o_mem_addr[7]~17_combout ,\o_mem_addr[6]~15_combout ,
\o_mem_addr[5]~13_combout ,\o_mem_addr[4]~11_combout ,\o_mem_addr[3]~9_combout ,\o_mem_addr[2]~7_combout }),
	.portabyteenamasks({\o_mem_byte_en[2]~6_combout }),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a20 .clk0_core_clock_enable = "ena0";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a20 .logical_ram_name = "memory_interface:u_memory_interface|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_qhn1:auto_generated|ALTSYNCRAM";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a20 .operation_mode = "single_port";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_width = 13;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_byte_enable_mask_width = 1;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_byte_size = 1;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clock = "none";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_bit_number = 20;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_last_address = 8191;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 262144;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_width = 32;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "dont_care";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_width = 13;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a20 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y3_N0
cyclonev_ram_block \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a52 (
	.portawe(\u_memory_interface|ram_inst|altsyncram_component|auto_generated|decode3|w_anode8396w [1]),
	.portare(!\o_mem_we~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\o_mem_addr[15]~34_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\o_mem_wdata[20]~20_combout }),
	.portaaddr({\o_mem_addr[14]~31_combout ,\o_mem_addr[13]~29_combout ,\o_mem_addr[12]~27_combout ,\o_mem_addr[11]~25_combout ,\o_mem_addr[10]~23_combout ,\o_mem_addr[9]~21_combout ,\o_mem_addr[8]~19_combout ,\o_mem_addr[7]~17_combout ,\o_mem_addr[6]~15_combout ,
\o_mem_addr[5]~13_combout ,\o_mem_addr[4]~11_combout ,\o_mem_addr[3]~9_combout ,\o_mem_addr[2]~7_combout }),
	.portabyteenamasks({\o_mem_byte_en[2]~6_combout }),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a52 .clk0_core_clock_enable = "ena0";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a52 .data_interleave_offset_in_bits = 1;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a52 .data_interleave_width_in_bits = 1;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a52 .logical_ram_name = "memory_interface:u_memory_interface|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_qhn1:auto_generated|ALTSYNCRAM";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a52 .operation_mode = "single_port";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_address_clear = "none";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_address_width = 13;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_byte_enable_mask_width = 1;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_byte_size = 1;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_out_clear = "none";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_out_clock = "none";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_width = 1;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_first_address = 0;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_first_bit_number = 20;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_last_address = 8191;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_logical_ram_depth = 262144;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_logical_ram_width = 32;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_read_during_write_mode = "dont_care";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a52 .port_b_address_width = 13;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a52 .port_b_data_width = 1;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a52 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X48_Y6_N30
cyclonev_lcell_comb \u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w20_n0_mux_dataout~0 (
// Equation(s):
// \u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w20_n0_mux_dataout~0_combout  = ( \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a52~portadataout  & ( 
// (\u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a20~portadataout ) # (\u_memory_interface|ram_inst|altsyncram_component|auto_generated|address_reg_a [0]) ) ) # ( 
// !\u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a52~portadataout  & ( (!\u_memory_interface|ram_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a20~portadataout ) ) )

	.dataa(gnd),
	.datab(!\u_memory_interface|ram_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(!\u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a20~portadataout ),
	.datad(gnd),
	.datae(!\u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a52~portadataout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w20_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w20_n0_mux_dataout~0 .extended_lut = "off";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w20_n0_mux_dataout~0 .lut_mask = 64'h0C0C3F3F0C0C3F3F;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w20_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y10_N36
cyclonev_lcell_comb \u_dsa_system|u_controller|row0_data[20]~feeder (
// Equation(s):
// \u_dsa_system|u_controller|row0_data[20]~feeder_combout  = ( \u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w20_n0_mux_dataout~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w20_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_dsa_system|u_controller|row0_data[20]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_controller|row0_data[20]~feeder .extended_lut = "off";
defparam \u_dsa_system|u_controller|row0_data[20]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u_dsa_system|u_controller|row0_data[20]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y10_N38
dffeas \u_dsa_system|u_controller|row0_data[20] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u_dsa_system|u_controller|row0_data[20]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_dsa_system|u_controller|row0_data[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_dsa_system|u_controller|row0_data [20]),
	.prn(vcc));
// synopsys translate_off
defparam \u_dsa_system|u_controller|row0_data[20] .is_wysiwyg = "true";
defparam \u_dsa_system|u_controller|row0_data[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y6_N34
dffeas \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|o_p_final_q[11] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Add1~17_sumout ),
	.asdata(vcc),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|o_p_final_q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|o_p_final_q[11] .is_wysiwyg = "true";
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|o_p_final_q[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y7_N39
cyclonev_lcell_comb \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage3|o_pixel_out[3]~feeder (
// Equation(s):
// \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage3|o_pixel_out[3]~feeder_combout  = ( \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|o_p_final_q [11] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|o_p_final_q [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage3|o_pixel_out[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage3|o_pixel_out[3]~feeder .extended_lut = "off";
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage3|o_pixel_out[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage3|o_pixel_out[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y7_N40
dffeas \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage3|o_pixel_out[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage3|o_pixel_out[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage3|o_pixel_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage3|o_pixel_out[3] .is_wysiwyg = "true";
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage3|o_pixel_out[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y8_N27
cyclonev_lcell_comb \o_mem_wdata[19]~19 (
// Equation(s):
// \o_mem_wdata[19]~19_combout  = ( \u_instruction_handler|i_mode_select~q  & ( \u_dsa_system|u_seq_core|u_stage3|o_pixel_out [3] & ( (\o_mem_we~0_combout  & ((!\u_dsa_system|u_controller|o_busy~0_combout  & 
// ((\u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage3|o_pixel_out [3]))) # (\u_dsa_system|u_controller|o_busy~0_combout  & (\u_vjtag_interface|data_out[19]~_Duplicate_1_q )))) ) ) ) # ( !\u_instruction_handler|i_mode_select~q  & ( 
// \u_dsa_system|u_seq_core|u_stage3|o_pixel_out [3] & ( (\o_mem_we~0_combout  & ((!\u_dsa_system|u_controller|o_busy~0_combout ) # (\u_vjtag_interface|data_out[19]~_Duplicate_1_q ))) ) ) ) # ( \u_instruction_handler|i_mode_select~q  & ( 
// !\u_dsa_system|u_seq_core|u_stage3|o_pixel_out [3] & ( (\o_mem_we~0_combout  & ((!\u_dsa_system|u_controller|o_busy~0_combout  & ((\u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage3|o_pixel_out [3]))) # (\u_dsa_system|u_controller|o_busy~0_combout  & 
// (\u_vjtag_interface|data_out[19]~_Duplicate_1_q )))) ) ) ) # ( !\u_instruction_handler|i_mode_select~q  & ( !\u_dsa_system|u_seq_core|u_stage3|o_pixel_out [3] & ( (\o_mem_we~0_combout  & (\u_dsa_system|u_controller|o_busy~0_combout  & 
// \u_vjtag_interface|data_out[19]~_Duplicate_1_q )) ) ) )

	.dataa(!\o_mem_we~0_combout ),
	.datab(!\u_dsa_system|u_controller|o_busy~0_combout ),
	.datac(!\u_vjtag_interface|data_out[19]~_Duplicate_1_q ),
	.datad(!\u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage3|o_pixel_out [3]),
	.datae(!\u_instruction_handler|i_mode_select~q ),
	.dataf(!\u_dsa_system|u_seq_core|u_stage3|o_pixel_out [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\o_mem_wdata[19]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \o_mem_wdata[19]~19 .extended_lut = "off";
defparam \o_mem_wdata[19]~19 .lut_mask = 64'h0101014545450145;
defparam \o_mem_wdata[19]~19 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y4_N0
cyclonev_ram_block \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a51 (
	.portawe(\u_memory_interface|ram_inst|altsyncram_component|auto_generated|decode3|w_anode8396w [1]),
	.portare(!\o_mem_we~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\o_mem_addr[15]~34_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\o_mem_wdata[19]~19_combout }),
	.portaaddr({\o_mem_addr[14]~31_combout ,\o_mem_addr[13]~29_combout ,\o_mem_addr[12]~27_combout ,\o_mem_addr[11]~25_combout ,\o_mem_addr[10]~23_combout ,\o_mem_addr[9]~21_combout ,\o_mem_addr[8]~19_combout ,\o_mem_addr[7]~17_combout ,\o_mem_addr[6]~15_combout ,
\o_mem_addr[5]~13_combout ,\o_mem_addr[4]~11_combout ,\o_mem_addr[3]~9_combout ,\o_mem_addr[2]~7_combout }),
	.portabyteenamasks({\o_mem_byte_en[2]~6_combout }),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a51 .clk0_core_clock_enable = "ena0";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a51 .data_interleave_offset_in_bits = 1;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a51 .data_interleave_width_in_bits = 1;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a51 .logical_ram_name = "memory_interface:u_memory_interface|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_qhn1:auto_generated|ALTSYNCRAM";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a51 .operation_mode = "single_port";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_address_clear = "none";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_address_width = 13;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_byte_enable_mask_width = 1;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_byte_size = 1;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_out_clear = "none";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_out_clock = "none";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_width = 1;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_first_address = 0;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_first_bit_number = 19;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_last_address = 8191;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_logical_ram_depth = 262144;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_logical_ram_width = 32;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_read_during_write_mode = "dont_care";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a51 .port_b_address_width = 13;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a51 .port_b_data_width = 1;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a51 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y5_N0
cyclonev_ram_block \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a19 (
	.portawe(\u_memory_interface|ram_inst|altsyncram_component|auto_generated|decode3|w_anode8379w [1]),
	.portare(!\o_mem_we~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\o_mem_addr[15]~34_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\o_mem_wdata[19]~19_combout }),
	.portaaddr({\o_mem_addr[14]~31_combout ,\o_mem_addr[13]~29_combout ,\o_mem_addr[12]~27_combout ,\o_mem_addr[11]~25_combout ,\o_mem_addr[10]~23_combout ,\o_mem_addr[9]~21_combout ,\o_mem_addr[8]~19_combout ,\o_mem_addr[7]~17_combout ,\o_mem_addr[6]~15_combout ,
\o_mem_addr[5]~13_combout ,\o_mem_addr[4]~11_combout ,\o_mem_addr[3]~9_combout ,\o_mem_addr[2]~7_combout }),
	.portabyteenamasks({\o_mem_byte_en[2]~6_combout }),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a19 .clk0_core_clock_enable = "ena0";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a19 .logical_ram_name = "memory_interface:u_memory_interface|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_qhn1:auto_generated|ALTSYNCRAM";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a19 .operation_mode = "single_port";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_width = 13;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_byte_enable_mask_width = 1;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_byte_size = 1;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clock = "none";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_bit_number = 19;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_last_address = 8191;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 262144;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_width = 32;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "dont_care";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a19 .port_b_address_width = 13;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a19 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X39_Y5_N36
cyclonev_lcell_comb \u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w19_n0_mux_dataout~0 (
// Equation(s):
// \u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w19_n0_mux_dataout~0_combout  = ( \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a19~portadataout  & ( 
// (!\u_memory_interface|ram_inst|altsyncram_component|auto_generated|address_reg_a [0]) # (\u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a51~portadataout ) ) ) # ( 
// !\u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a19~portadataout  & ( (\u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a51~portadataout  & 
// \u_memory_interface|ram_inst|altsyncram_component|auto_generated|address_reg_a [0]) ) )

	.dataa(gnd),
	.datab(!\u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a51~portadataout ),
	.datac(!\u_memory_interface|ram_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a19~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w19_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w19_n0_mux_dataout~0 .extended_lut = "off";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w19_n0_mux_dataout~0 .lut_mask = 64'h03030303F3F3F3F3;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w19_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y14_N41
dffeas \u_dsa_system|u_controller|row0_data[19] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w19_n0_mux_dataout~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_dsa_system|u_controller|row0_data[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_dsa_system|u_controller|row0_data [19]),
	.prn(vcc));
// synopsys translate_off
defparam \u_dsa_system|u_controller|row0_data[19] .is_wysiwyg = "true";
defparam \u_dsa_system|u_controller|row0_data[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y6_N31
dffeas \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|o_p_final_q[10] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Add1~13_sumout ),
	.asdata(vcc),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|o_p_final_q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|o_p_final_q[10] .is_wysiwyg = "true";
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|o_p_final_q[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y8_N35
dffeas \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage3|o_pixel_out[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|o_p_final_q [10]),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage3|o_pixel_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage3|o_pixel_out[2] .is_wysiwyg = "true";
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage3|o_pixel_out[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y8_N33
cyclonev_lcell_comb \o_mem_wdata[18]~18 (
// Equation(s):
// \o_mem_wdata[18]~18_combout  = ( \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage3|o_pixel_out [2] & ( \u_vjtag_interface|data_out[18]~_Duplicate_1_q  & ( (\o_mem_we~0_combout  & (((\u_dsa_system|u_seq_core|u_stage3|o_pixel_out [2]) # 
// (\u_instruction_handler|i_mode_select~q )) # (\u_dsa_system|u_controller|o_busy~0_combout ))) ) ) ) # ( !\u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage3|o_pixel_out [2] & ( \u_vjtag_interface|data_out[18]~_Duplicate_1_q  & ( (\o_mem_we~0_combout  & 
// (((!\u_instruction_handler|i_mode_select~q  & \u_dsa_system|u_seq_core|u_stage3|o_pixel_out [2])) # (\u_dsa_system|u_controller|o_busy~0_combout ))) ) ) ) # ( \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage3|o_pixel_out [2] & ( 
// !\u_vjtag_interface|data_out[18]~_Duplicate_1_q  & ( (!\u_dsa_system|u_controller|o_busy~0_combout  & (\o_mem_we~0_combout  & ((\u_dsa_system|u_seq_core|u_stage3|o_pixel_out [2]) # (\u_instruction_handler|i_mode_select~q )))) ) ) ) # ( 
// !\u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage3|o_pixel_out [2] & ( !\u_vjtag_interface|data_out[18]~_Duplicate_1_q  & ( (!\u_dsa_system|u_controller|o_busy~0_combout  & (!\u_instruction_handler|i_mode_select~q  & (\o_mem_we~0_combout  & 
// \u_dsa_system|u_seq_core|u_stage3|o_pixel_out [2]))) ) ) )

	.dataa(!\u_dsa_system|u_controller|o_busy~0_combout ),
	.datab(!\u_instruction_handler|i_mode_select~q ),
	.datac(!\o_mem_we~0_combout ),
	.datad(!\u_dsa_system|u_seq_core|u_stage3|o_pixel_out [2]),
	.datae(!\u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage3|o_pixel_out [2]),
	.dataf(!\u_vjtag_interface|data_out[18]~_Duplicate_1_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\o_mem_wdata[18]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \o_mem_wdata[18]~18 .extended_lut = "off";
defparam \o_mem_wdata[18]~18 .lut_mask = 64'h0008020A050D070F;
defparam \o_mem_wdata[18]~18 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y12_N0
cyclonev_ram_block \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a18 (
	.portawe(\u_memory_interface|ram_inst|altsyncram_component|auto_generated|decode3|w_anode8379w [1]),
	.portare(!\o_mem_we~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\o_mem_addr[15]~34_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\o_mem_wdata[18]~18_combout }),
	.portaaddr({\o_mem_addr[14]~31_combout ,\o_mem_addr[13]~29_combout ,\o_mem_addr[12]~27_combout ,\o_mem_addr[11]~25_combout ,\o_mem_addr[10]~23_combout ,\o_mem_addr[9]~21_combout ,\o_mem_addr[8]~19_combout ,\o_mem_addr[7]~17_combout ,\o_mem_addr[6]~15_combout ,
\o_mem_addr[5]~13_combout ,\o_mem_addr[4]~11_combout ,\o_mem_addr[3]~9_combout ,\o_mem_addr[2]~7_combout }),
	.portabyteenamasks({\o_mem_byte_en[2]~6_combout }),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a18 .clk0_core_clock_enable = "ena0";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a18 .logical_ram_name = "memory_interface:u_memory_interface|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_qhn1:auto_generated|ALTSYNCRAM";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a18 .operation_mode = "single_port";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_width = 13;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_byte_enable_mask_width = 1;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_byte_size = 1;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clock = "none";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_bit_number = 18;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_last_address = 8191;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 262144;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_width = 32;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "dont_care";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_width = 13;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a18 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X14_Y11_N0
cyclonev_ram_block \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a50 (
	.portawe(\u_memory_interface|ram_inst|altsyncram_component|auto_generated|decode3|w_anode8396w [1]),
	.portare(!\o_mem_we~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\o_mem_addr[15]~34_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\o_mem_wdata[18]~18_combout }),
	.portaaddr({\o_mem_addr[14]~31_combout ,\o_mem_addr[13]~29_combout ,\o_mem_addr[12]~27_combout ,\o_mem_addr[11]~25_combout ,\o_mem_addr[10]~23_combout ,\o_mem_addr[9]~21_combout ,\o_mem_addr[8]~19_combout ,\o_mem_addr[7]~17_combout ,\o_mem_addr[6]~15_combout ,
\o_mem_addr[5]~13_combout ,\o_mem_addr[4]~11_combout ,\o_mem_addr[3]~9_combout ,\o_mem_addr[2]~7_combout }),
	.portabyteenamasks({\o_mem_byte_en[2]~6_combout }),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a50 .clk0_core_clock_enable = "ena0";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a50 .data_interleave_offset_in_bits = 1;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a50 .data_interleave_width_in_bits = 1;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a50 .logical_ram_name = "memory_interface:u_memory_interface|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_qhn1:auto_generated|ALTSYNCRAM";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a50 .operation_mode = "single_port";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_address_clear = "none";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_address_width = 13;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_byte_enable_mask_width = 1;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_byte_size = 1;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_out_clear = "none";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_out_clock = "none";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_width = 1;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_first_address = 0;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_first_bit_number = 18;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_last_address = 8191;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_logical_ram_depth = 262144;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_logical_ram_width = 32;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_read_during_write_mode = "dont_care";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a50 .port_b_address_width = 13;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a50 .port_b_data_width = 1;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a50 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X13_Y12_N51
cyclonev_lcell_comb \u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w18_n0_mux_dataout~0 (
// Equation(s):
// \u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w18_n0_mux_dataout~0_combout  = ( \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a18~portadataout  & ( 
// \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a50~portadataout  ) ) # ( !\u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a18~portadataout  & ( 
// \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a50~portadataout  & ( \u_memory_interface|ram_inst|altsyncram_component|auto_generated|address_reg_a [0] ) ) ) # ( 
// \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a18~portadataout  & ( !\u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a50~portadataout  & ( 
// !\u_memory_interface|ram_inst|altsyncram_component|auto_generated|address_reg_a [0] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_memory_interface|ram_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(gnd),
	.datae(!\u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a18~portadataout ),
	.dataf(!\u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a50~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w18_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w18_n0_mux_dataout~0 .extended_lut = "off";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w18_n0_mux_dataout~0 .lut_mask = 64'h0000F0F00F0FFFFF;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w18_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y6_N14
dffeas \u_dsa_system|u_controller|row1_data[18] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w18_n0_mux_dataout~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_dsa_system|u_controller|row1_data[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_dsa_system|u_controller|row1_data [18]),
	.prn(vcc));
// synopsys translate_off
defparam \u_dsa_system|u_controller|row1_data[18] .is_wysiwyg = "true";
defparam \u_dsa_system|u_controller|row1_data[18] .power_up = "low";
// synopsys translate_on

// Location: DSP_X54_Y4_N0
cyclonev_mac \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult3~8 (
	.sub(gnd),
	.negate(gnd),
	.accumulate(gnd),
	.loadconst(gnd),
	.ax({gnd,gnd,gnd,gnd,gnd,gnd,gnd,\u_dsa_system|u_controller|x_acc[7]~DUPLICATE_q ,\u_dsa_system|u_controller|x_acc [6],\u_dsa_system|u_controller|x_acc [5],\u_dsa_system|u_controller|x_acc [4],\u_dsa_system|u_controller|x_acc [3],\u_dsa_system|u_controller|x_acc [2],
\u_dsa_system|u_controller|x_acc [1],\u_dsa_system|u_controller|x_acc[0]~DUPLICATE_q }),
	.ay({\u_dsa_system|u_controller|row1_data [23],\u_dsa_system|u_controller|row1_data [22],\u_dsa_system|u_controller|row1_data [21],\u_dsa_system|u_controller|row1_data [20],\u_dsa_system|u_controller|row1_data [19],\u_dsa_system|u_controller|row1_data [18],
\u_dsa_system|u_controller|row1_data [17],\u_dsa_system|u_controller|row1_data [16],gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.az(26'b00000000000000000000000000),
	.bx(18'b000000000000000000),
	.by(19'b0000000000000000000),
	.bz(18'b000000000000000000),
	.coefsela(3'b000),
	.coefselb(3'b000),
	.clk({gnd,gnd,\CLOCK_50~inputCLKENA0_outclk }),
	.aclr({gnd,!\KEY[2]~inputCLKENA0_outclk }),
	.ena({vcc,vcc,\u_dsa_system|u_controller|o_simd_start~0_combout }),
	.scanin(27'b000000000000000000000000000),
	.chainin(1'b0),
	.dftout(),
	.resulta(\u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult3~8_RESULTA_bus ),
	.resultb(),
	.scanout(),
	.chainout());
// synopsys translate_off
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult3~8 .accumulate_clock = "none";
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult3~8 .ax_clock = "none";
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult3~8 .ax_width = 15;
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult3~8 .ay_scan_in_clock = "0";
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult3~8 .ay_scan_in_width = 16;
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult3~8 .ay_use_scan_in = "false";
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult3~8 .az_clock = "none";
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult3~8 .bx_clock = "none";
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult3~8 .by_clock = "none";
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult3~8 .by_use_scan_in = "false";
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult3~8 .bz_clock = "none";
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult3~8 .coef_a_0 = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult3~8 .coef_a_1 = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult3~8 .coef_a_2 = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult3~8 .coef_a_3 = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult3~8 .coef_a_4 = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult3~8 .coef_a_5 = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult3~8 .coef_a_6 = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult3~8 .coef_a_7 = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult3~8 .coef_b_0 = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult3~8 .coef_b_1 = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult3~8 .coef_b_2 = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult3~8 .coef_b_3 = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult3~8 .coef_b_4 = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult3~8 .coef_b_5 = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult3~8 .coef_b_6 = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult3~8 .coef_b_7 = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult3~8 .coef_sel_a_clock = "none";
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult3~8 .coef_sel_b_clock = "none";
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult3~8 .delay_scan_out_ay = "false";
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult3~8 .delay_scan_out_by = "false";
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult3~8 .enable_double_accum = "false";
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult3~8 .load_const_clock = "none";
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult3~8 .load_const_value = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult3~8 .mode_sub_location = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult3~8 .negate_clock = "none";
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult3~8 .operand_source_max = "input";
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult3~8 .operand_source_may = "input";
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult3~8 .operand_source_mbx = "input";
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult3~8 .operand_source_mby = "input";
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult3~8 .operation_mode = "m18x18_full";
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult3~8 .output_clock = "none";
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult3~8 .preadder_subtract_a = "false";
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult3~8 .preadder_subtract_b = "false";
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult3~8 .result_a_width = 64;
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult3~8 .signed_max = "false";
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult3~8 .signed_may = "false";
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult3~8 .signed_mbx = "false";
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult3~8 .signed_mby = "false";
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult3~8 .sub_clock = "none";
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult3~8 .use_chainadder = "false";
// synopsys translate_on

// Location: DSP_X54_Y8_N0
cyclonev_mac \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult2~8 (
	.sub(gnd),
	.negate(gnd),
	.accumulate(gnd),
	.loadconst(gnd),
	.ax({\u_dsa_system|u_seq_core|u_stage1|Add0~41_sumout ,\u_dsa_system|u_seq_core|u_stage1|Add0~41_sumout ,\u_dsa_system|u_seq_core|u_stage1|Add0~41_sumout ,\u_dsa_system|u_seq_core|u_stage1|Add0~41_sumout ,\u_dsa_system|u_seq_core|u_stage1|Add0~41_sumout ,
\u_dsa_system|u_seq_core|u_stage1|Add0~41_sumout ,\u_dsa_system|u_seq_core|u_stage1|Add0~37_sumout ,\u_dsa_system|u_seq_core|u_stage1|Add0~33_sumout ,\u_dsa_system|u_seq_core|u_stage1|Add0~29_sumout ,\u_dsa_system|u_seq_core|u_stage1|Add0~25_sumout ,
\u_dsa_system|u_seq_core|u_stage1|Add0~21_sumout ,\u_dsa_system|u_seq_core|u_stage1|Add0~17_sumout ,\u_dsa_system|u_seq_core|u_stage1|Add0~13_sumout ,\u_dsa_system|u_seq_core|u_stage1|Add0~9_sumout ,\u_dsa_system|u_seq_core|u_stage1|Add0~5_sumout ,
\u_dsa_system|u_seq_core|u_stage1|Add0~1_sumout }),
	.ay({\u_dsa_system|u_controller|row1_data[15]~_Duplicate_1_q ,\u_dsa_system|u_controller|row1_data[14]~_Duplicate_1_q ,\u_dsa_system|u_controller|row1_data[13]~_Duplicate_1_q ,\u_dsa_system|u_controller|row1_data[12]~_Duplicate_1_q ,
\u_dsa_system|u_controller|row1_data[11]~_Duplicate_1_q ,\u_dsa_system|u_controller|row1_data[10]~_Duplicate_1_q ,\u_dsa_system|u_controller|row1_data[9]~_Duplicate_1_q ,\u_dsa_system|u_controller|row1_data[8]~_Duplicate_1_q ,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.az(26'b00000000000000000000000000),
	.bx(18'b000000000000000000),
	.by(19'b0000000000000000000),
	.bz(18'b000000000000000000),
	.coefsela(3'b000),
	.coefselb(3'b000),
	.clk({gnd,gnd,\CLOCK_50~inputCLKENA0_outclk }),
	.aclr({gnd,!\KEY[2]~inputCLKENA0_outclk }),
	.ena({vcc,vcc,\u_dsa_system|u_controller|o_simd_start~0_combout }),
	.scanin(27'b000000000000000000000000000),
	.chainin(1'b0),
	.dftout(),
	.resulta(\u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult2~8_RESULTA_bus ),
	.resultb(),
	.scanout(),
	.chainout());
// synopsys translate_off
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult2~8 .accumulate_clock = "none";
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult2~8 .ax_clock = "none";
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult2~8 .ax_width = 16;
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult2~8 .ay_scan_in_clock = "0";
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult2~8 .ay_scan_in_width = 16;
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult2~8 .ay_use_scan_in = "false";
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult2~8 .az_clock = "none";
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult2~8 .bx_clock = "none";
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult2~8 .by_clock = "none";
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult2~8 .by_use_scan_in = "false";
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult2~8 .bz_clock = "none";
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult2~8 .coef_a_0 = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult2~8 .coef_a_1 = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult2~8 .coef_a_2 = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult2~8 .coef_a_3 = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult2~8 .coef_a_4 = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult2~8 .coef_a_5 = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult2~8 .coef_a_6 = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult2~8 .coef_a_7 = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult2~8 .coef_b_0 = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult2~8 .coef_b_1 = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult2~8 .coef_b_2 = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult2~8 .coef_b_3 = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult2~8 .coef_b_4 = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult2~8 .coef_b_5 = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult2~8 .coef_b_6 = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult2~8 .coef_b_7 = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult2~8 .coef_sel_a_clock = "none";
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult2~8 .coef_sel_b_clock = "none";
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult2~8 .delay_scan_out_ay = "false";
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult2~8 .delay_scan_out_by = "false";
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult2~8 .enable_double_accum = "false";
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult2~8 .load_const_clock = "none";
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult2~8 .load_const_value = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult2~8 .mode_sub_location = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult2~8 .negate_clock = "none";
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult2~8 .operand_source_max = "input";
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult2~8 .operand_source_may = "input";
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult2~8 .operand_source_mbx = "input";
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult2~8 .operand_source_mby = "input";
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult2~8 .operation_mode = "m18x18_full";
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult2~8 .output_clock = "none";
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult2~8 .preadder_subtract_a = "false";
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult2~8 .preadder_subtract_b = "false";
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult2~8 .result_a_width = 64;
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult2~8 .signed_max = "false";
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult2~8 .signed_may = "false";
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult2~8 .signed_mbx = "false";
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult2~8 .signed_mby = "false";
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult2~8 .sub_clock = "none";
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult2~8 .use_chainadder = "false";
// synopsys translate_on

// Location: LABCELL_X55_Y8_N0
cyclonev_lcell_comb \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add2~1 (
// Equation(s):
// \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add2~1_sumout  = SUM(( \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|mul4_x [8] ) + ( \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|mul3_x [8] ) + ( !VCC ))
// \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add2~2  = CARRY(( \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|mul4_x [8] ) + ( \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|mul3_x [8] ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|mul3_x [8]),
	.datac(!\u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|mul4_x [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add2~1_sumout ),
	.cout(\u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add2~2 ),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add2~1 .extended_lut = "off";
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add2~1 .lut_mask = 64'h0000CCCC00000F0F;
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add2~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y8_N3
cyclonev_lcell_comb \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add2~5 (
// Equation(s):
// \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add2~5_sumout  = SUM(( \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|mul4_x [9] ) + ( \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|mul3_x [9] ) + ( 
// \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add2~2  ))
// \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add2~6  = CARRY(( \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|mul4_x [9] ) + ( \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|mul3_x [9] ) + ( 
// \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add2~2  ))

	.dataa(!\u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|mul3_x [9]),
	.datab(gnd),
	.datac(!\u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|mul4_x [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add2~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add2~5_sumout ),
	.cout(\u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add2~6 ),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add2~5 .extended_lut = "off";
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add2~5 .lut_mask = 64'h0000AAAA00000F0F;
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add2~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y8_N6
cyclonev_lcell_comb \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add2~9 (
// Equation(s):
// \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add2~9_sumout  = SUM(( \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|mul4_x [10] ) + ( \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|mul3_x [10] ) + ( 
// \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add2~6  ))
// \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add2~10  = CARRY(( \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|mul4_x [10] ) + ( \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|mul3_x [10] ) + ( 
// \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add2~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|mul4_x [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|mul3_x [10]),
	.datag(gnd),
	.cin(\u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add2~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add2~9_sumout ),
	.cout(\u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add2~10 ),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add2~9 .extended_lut = "off";
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add2~9 .lut_mask = 64'h0000FF0000000F0F;
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add2~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y8_N9
cyclonev_lcell_comb \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add2~13 (
// Equation(s):
// \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add2~13_sumout  = SUM(( \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|mul3_x [11] ) + ( \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|mul4_x [11] ) + ( 
// \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add2~10  ))
// \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add2~14  = CARRY(( \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|mul3_x [11] ) + ( \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|mul4_x [11] ) + ( 
// \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add2~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|mul4_x [11]),
	.datad(!\u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|mul3_x [11]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add2~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add2~13_sumout ),
	.cout(\u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add2~14 ),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add2~13 .extended_lut = "off";
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add2~13 .lut_mask = 64'h0000F0F0000000FF;
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add2~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y8_N12
cyclonev_lcell_comb \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add2~17 (
// Equation(s):
// \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add2~17_sumout  = SUM(( \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|mul4_x [12] ) + ( \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|mul3_x [12] ) + ( 
// \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add2~14  ))
// \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add2~18  = CARRY(( \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|mul4_x [12] ) + ( \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|mul3_x [12] ) + ( 
// \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add2~14  ))

	.dataa(gnd),
	.datab(!\u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|mul4_x [12]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|mul3_x [12]),
	.datag(gnd),
	.cin(\u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add2~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add2~17_sumout ),
	.cout(\u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add2~18 ),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add2~17 .extended_lut = "off";
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add2~17 .lut_mask = 64'h0000FF0000003333;
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add2~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y8_N15
cyclonev_lcell_comb \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add2~21 (
// Equation(s):
// \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add2~21_sumout  = SUM(( \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|mul4_x [13] ) + ( \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|mul3_x [13] ) + ( 
// \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add2~18  ))
// \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add2~22  = CARRY(( \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|mul4_x [13] ) + ( \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|mul3_x [13] ) + ( 
// \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add2~18  ))

	.dataa(!\u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|mul3_x [13]),
	.datab(gnd),
	.datac(!\u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|mul4_x [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add2~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add2~21_sumout ),
	.cout(\u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add2~22 ),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add2~21 .extended_lut = "off";
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add2~21 .lut_mask = 64'h0000AAAA00000F0F;
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add2~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y8_N18
cyclonev_lcell_comb \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add2~25 (
// Equation(s):
// \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add2~25_sumout  = SUM(( \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|mul4_x [14] ) + ( \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|mul3_x [14] ) + ( 
// \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add2~22  ))
// \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add2~26  = CARRY(( \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|mul4_x [14] ) + ( \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|mul3_x [14] ) + ( 
// \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add2~22  ))

	.dataa(gnd),
	.datab(!\u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|mul4_x [14]),
	.datac(!\u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|mul3_x [14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add2~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add2~25_sumout ),
	.cout(\u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add2~26 ),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add2~25 .extended_lut = "off";
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add2~25 .lut_mask = 64'h0000F0F000003333;
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add2~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y8_N21
cyclonev_lcell_comb \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add2~29 (
// Equation(s):
// \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add2~29_sumout  = SUM(( \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|mul4_x [15] ) + ( \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|mul3_x [15] ) + ( 
// \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add2~26  ))
// \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add2~30  = CARRY(( \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|mul4_x [15] ) + ( \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|mul3_x [15] ) + ( 
// \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add2~26  ))

	.dataa(!\u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|mul3_x [15]),
	.datab(gnd),
	.datac(!\u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|mul4_x [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add2~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add2~29_sumout ),
	.cout(\u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add2~30 ),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add2~29 .extended_lut = "off";
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add2~29 .lut_mask = 64'h0000AAAA00000F0F;
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add2~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y8_N24
cyclonev_lcell_comb \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add2~33 (
// Equation(s):
// \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add2~33_sumout  = SUM(( \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|mul4_x [16] ) + ( \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|mul3_x [16] ) + ( 
// \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add2~30  ))
// \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add2~34  = CARRY(( \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|mul4_x [16] ) + ( \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|mul3_x [16] ) + ( 
// \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add2~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|mul4_x [16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|mul3_x [16]),
	.datag(gnd),
	.cin(\u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add2~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add2~33_sumout ),
	.cout(\u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add2~34 ),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add2~33 .extended_lut = "off";
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add2~33 .lut_mask = 64'h0000FF0000000F0F;
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add2~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y8_N27
cyclonev_lcell_comb \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add2~37 (
// Equation(s):
// \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add2~37_sumout  = SUM(( \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|mul4_x [17] ) + ( \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|mul3_x [17] ) + ( 
// \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add2~34  ))
// \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add2~38  = CARRY(( \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|mul4_x [17] ) + ( \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|mul3_x [17] ) + ( 
// \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add2~34  ))

	.dataa(gnd),
	.datab(!\u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|mul4_x [17]),
	.datac(!\u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|mul3_x [17]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add2~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add2~37_sumout ),
	.cout(\u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add2~38 ),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add2~37 .extended_lut = "off";
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add2~37 .lut_mask = 64'h0000F0F000003333;
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add2~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y8_N30
cyclonev_lcell_comb \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add2~41 (
// Equation(s):
// \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add2~41_sumout  = SUM(( \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|mul4_x [18] ) + ( \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|mul3_x [18] ) + ( 
// \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add2~38  ))
// \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add2~42  = CARRY(( \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|mul4_x [18] ) + ( \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|mul3_x [18] ) + ( 
// \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add2~38  ))

	.dataa(gnd),
	.datab(!\u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|mul3_x [18]),
	.datac(!\u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|mul4_x [18]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add2~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add2~41_sumout ),
	.cout(\u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add2~42 ),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add2~41 .extended_lut = "off";
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add2~41 .lut_mask = 64'h0000CCCC00000F0F;
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add2~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y8_N33
cyclonev_lcell_comb \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add2~45 (
// Equation(s):
// \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add2~45_sumout  = SUM(( \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|mul4_x [19] ) + ( \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|mul3_x [19] ) + ( 
// \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add2~42  ))
// \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add2~46  = CARRY(( \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|mul4_x [19] ) + ( \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|mul3_x [19] ) + ( 
// \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add2~42  ))

	.dataa(!\u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|mul4_x [19]),
	.datab(gnd),
	.datac(!\u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|mul3_x [19]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add2~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add2~45_sumout ),
	.cout(\u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add2~46 ),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add2~45 .extended_lut = "off";
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add2~45 .lut_mask = 64'h0000F0F000005555;
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add2~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y8_N36
cyclonev_lcell_comb \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add2~49 (
// Equation(s):
// \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add2~49_sumout  = SUM(( \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|mul4_x [20] ) + ( \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|mul3_x [20] ) + ( 
// \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add2~46  ))
// \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add2~50  = CARRY(( \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|mul4_x [20] ) + ( \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|mul3_x [20] ) + ( 
// \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add2~46  ))

	.dataa(gnd),
	.datab(!\u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|mul4_x [20]),
	.datac(!\u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|mul3_x [20]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add2~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add2~49_sumout ),
	.cout(\u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add2~50 ),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add2~49 .extended_lut = "off";
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add2~49 .lut_mask = 64'h0000F0F000003333;
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add2~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y8_N39
cyclonev_lcell_comb \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add2~53 (
// Equation(s):
// \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add2~53_sumout  = SUM(( \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|mul4_x [21] ) + ( \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|mul3_x [21] ) + ( 
// \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add2~50  ))
// \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add2~54  = CARRY(( \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|mul4_x [21] ) + ( \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|mul3_x [21] ) + ( 
// \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add2~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|mul4_x [21]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|mul3_x [21]),
	.datag(gnd),
	.cin(\u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add2~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add2~53_sumout ),
	.cout(\u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add2~54 ),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add2~53 .extended_lut = "off";
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add2~53 .lut_mask = 64'h0000FF0000000F0F;
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add2~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y8_N42
cyclonev_lcell_comb \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add2~57 (
// Equation(s):
// \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add2~57_sumout  = SUM(( \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|mul3_x [22] ) + ( \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|mul4_x [22] ) + ( 
// \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add2~54  ))
// \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add2~58  = CARRY(( \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|mul3_x [22] ) + ( \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|mul4_x [22] ) + ( 
// \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add2~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|mul3_x [22]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|mul4_x [22]),
	.datag(gnd),
	.cin(\u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add2~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add2~57_sumout ),
	.cout(\u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add2~58 ),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add2~57 .extended_lut = "off";
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add2~57 .lut_mask = 64'h0000FF0000000F0F;
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add2~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y8_N45
cyclonev_lcell_comb \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add2~61 (
// Equation(s):
// \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add2~61_sumout  = SUM(( \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|mul4_x [23] ) + ( \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|mul3_x [23] ) + ( 
// \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add2~58  ))

	.dataa(!\u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|mul3_x [23]),
	.datab(gnd),
	.datac(!\u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|mul4_x [23]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add2~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add2~61_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add2~61 .extended_lut = "off";
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add2~61 .lut_mask = 64'h0000AAAA00000F0F;
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add2~61 .shared_arith = "off";
// synopsys translate_on

// Location: DSP_X54_Y12_N0
cyclonev_mac \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Mult1~8 (
	.sub(gnd),
	.negate(gnd),
	.accumulate(gnd),
	.loadconst(gnd),
	.ax({gnd,gnd,gnd,gnd,gnd,gnd,gnd,\u_dsa_system|u_controller|y_acc[7]~DUPLICATE_q ,\u_dsa_system|u_controller|y_acc [6],\u_dsa_system|u_controller|y_acc[5]~DUPLICATE_q ,\u_dsa_system|u_controller|y_acc [4],\u_dsa_system|u_controller|y_acc[3]~DUPLICATE_q ,
\u_dsa_system|u_controller|y_acc [2],\u_dsa_system|u_controller|y_acc [1],\u_dsa_system|u_controller|y_acc [0]}),
	.ay({\u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add2~61_sumout ,\u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add2~57_sumout ,\u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add2~53_sumout ,
\u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add2~49_sumout ,\u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add2~45_sumout ,\u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add2~41_sumout ,
\u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add2~37_sumout ,\u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add2~33_sumout ,\u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add2~29_sumout ,
\u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add2~25_sumout ,\u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add2~21_sumout ,\u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add2~17_sumout ,
\u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add2~13_sumout ,\u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add2~9_sumout ,\u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add2~5_sumout ,
\u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add2~1_sumout }),
	.az(26'b00000000000000000000000000),
	.bx(18'b000000000000000000),
	.by(19'b0000000000000000000),
	.bz(18'b000000000000000000),
	.coefsela(3'b000),
	.coefselb(3'b000),
	.clk({gnd,gnd,\CLOCK_50~inputCLKENA0_outclk }),
	.aclr({gnd,!\KEY[2]~inputCLKENA0_outclk }),
	.ena({vcc,vcc,vcc}),
	.scanin(27'b000000000000000000000000000),
	.chainin(1'b0),
	.dftout(),
	.resulta(\u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Mult1~8_RESULTA_bus ),
	.resultb(),
	.scanout(),
	.chainout());
// synopsys translate_off
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Mult1~8 .accumulate_clock = "none";
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Mult1~8 .ax_clock = "0";
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Mult1~8 .ax_width = 15;
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Mult1~8 .ay_scan_in_clock = "0";
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Mult1~8 .ay_scan_in_width = 16;
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Mult1~8 .ay_use_scan_in = "false";
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Mult1~8 .az_clock = "none";
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Mult1~8 .bx_clock = "none";
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Mult1~8 .by_clock = "none";
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Mult1~8 .by_use_scan_in = "false";
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Mult1~8 .bz_clock = "none";
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Mult1~8 .coef_a_0 = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Mult1~8 .coef_a_1 = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Mult1~8 .coef_a_2 = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Mult1~8 .coef_a_3 = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Mult1~8 .coef_a_4 = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Mult1~8 .coef_a_5 = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Mult1~8 .coef_a_6 = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Mult1~8 .coef_a_7 = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Mult1~8 .coef_b_0 = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Mult1~8 .coef_b_1 = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Mult1~8 .coef_b_2 = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Mult1~8 .coef_b_3 = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Mult1~8 .coef_b_4 = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Mult1~8 .coef_b_5 = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Mult1~8 .coef_b_6 = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Mult1~8 .coef_b_7 = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Mult1~8 .coef_sel_a_clock = "none";
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Mult1~8 .coef_sel_b_clock = "none";
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Mult1~8 .delay_scan_out_ay = "false";
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Mult1~8 .delay_scan_out_by = "false";
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Mult1~8 .enable_double_accum = "false";
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Mult1~8 .load_const_clock = "none";
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Mult1~8 .load_const_value = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Mult1~8 .mode_sub_location = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Mult1~8 .negate_clock = "none";
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Mult1~8 .operand_source_max = "input";
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Mult1~8 .operand_source_may = "input";
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Mult1~8 .operand_source_mbx = "input";
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Mult1~8 .operand_source_mby = "input";
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Mult1~8 .operation_mode = "m18x18_full";
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Mult1~8 .output_clock = "none";
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Mult1~8 .preadder_subtract_a = "false";
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Mult1~8 .preadder_subtract_b = "false";
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Mult1~8 .result_a_width = 64;
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Mult1~8 .signed_max = "false";
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Mult1~8 .signed_may = "false";
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Mult1~8 .signed_mbx = "false";
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Mult1~8 .signed_mby = "false";
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Mult1~8 .sub_clock = "none";
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Mult1~8 .use_chainadder = "false";
// synopsys translate_on

// Location: DSP_X32_Y26_N0
cyclonev_mac \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult1~8 (
	.sub(gnd),
	.negate(gnd),
	.accumulate(gnd),
	.loadconst(gnd),
	.ax({gnd,gnd,gnd,gnd,gnd,gnd,gnd,\u_dsa_system|u_controller|x_acc[7]~DUPLICATE_q ,\u_dsa_system|u_controller|x_acc [6],\u_dsa_system|u_controller|x_acc [5],\u_dsa_system|u_controller|x_acc [4],\u_dsa_system|u_controller|x_acc [3],\u_dsa_system|u_controller|x_acc [2],
\u_dsa_system|u_controller|x_acc [1],\u_dsa_system|u_controller|x_acc[0]~DUPLICATE_q }),
	.ay({\u_dsa_system|u_controller|row0_data [23],\u_dsa_system|u_controller|row0_data [22],\u_dsa_system|u_controller|row0_data [21],\u_dsa_system|u_controller|row0_data [20],\u_dsa_system|u_controller|row0_data [19],\u_dsa_system|u_controller|row0_data [18],
\u_dsa_system|u_controller|row0_data [17],\u_dsa_system|u_controller|row0_data [16],gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.az(26'b00000000000000000000000000),
	.bx(18'b000000000000000000),
	.by(19'b0000000000000000000),
	.bz(18'b000000000000000000),
	.coefsela(3'b000),
	.coefselb(3'b000),
	.clk({gnd,gnd,\CLOCK_50~inputCLKENA0_outclk }),
	.aclr({gnd,!\KEY[2]~inputCLKENA0_outclk }),
	.ena({vcc,vcc,\u_dsa_system|u_controller|o_simd_start~0_combout }),
	.scanin(27'b000000000000000000000000000),
	.chainin(1'b0),
	.dftout(),
	.resulta(\u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult1~8_RESULTA_bus ),
	.resultb(),
	.scanout(),
	.chainout());
// synopsys translate_off
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult1~8 .accumulate_clock = "none";
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult1~8 .ax_clock = "none";
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult1~8 .ax_width = 15;
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult1~8 .ay_scan_in_clock = "0";
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult1~8 .ay_scan_in_width = 16;
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult1~8 .ay_use_scan_in = "false";
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult1~8 .az_clock = "none";
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult1~8 .bx_clock = "none";
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult1~8 .by_clock = "none";
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult1~8 .by_use_scan_in = "false";
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult1~8 .bz_clock = "none";
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult1~8 .coef_a_0 = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult1~8 .coef_a_1 = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult1~8 .coef_a_2 = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult1~8 .coef_a_3 = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult1~8 .coef_a_4 = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult1~8 .coef_a_5 = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult1~8 .coef_a_6 = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult1~8 .coef_a_7 = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult1~8 .coef_b_0 = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult1~8 .coef_b_1 = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult1~8 .coef_b_2 = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult1~8 .coef_b_3 = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult1~8 .coef_b_4 = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult1~8 .coef_b_5 = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult1~8 .coef_b_6 = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult1~8 .coef_b_7 = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult1~8 .coef_sel_a_clock = "none";
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult1~8 .coef_sel_b_clock = "none";
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult1~8 .delay_scan_out_ay = "false";
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult1~8 .delay_scan_out_by = "false";
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult1~8 .enable_double_accum = "false";
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult1~8 .load_const_clock = "none";
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult1~8 .load_const_value = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult1~8 .mode_sub_location = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult1~8 .negate_clock = "none";
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult1~8 .operand_source_max = "input";
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult1~8 .operand_source_may = "input";
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult1~8 .operand_source_mbx = "input";
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult1~8 .operand_source_mby = "input";
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult1~8 .operation_mode = "m18x18_full";
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult1~8 .output_clock = "none";
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult1~8 .preadder_subtract_a = "false";
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult1~8 .preadder_subtract_b = "false";
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult1~8 .result_a_width = 64;
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult1~8 .signed_max = "false";
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult1~8 .signed_may = "false";
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult1~8 .signed_mbx = "false";
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult1~8 .signed_mby = "false";
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult1~8 .sub_clock = "none";
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult1~8 .use_chainadder = "false";
// synopsys translate_on

// Location: DSP_X32_Y24_N0
cyclonev_mac \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult0~8 (
	.sub(gnd),
	.negate(gnd),
	.accumulate(gnd),
	.loadconst(gnd),
	.ax({\u_dsa_system|u_seq_core|u_stage1|Add0~41_sumout ,\u_dsa_system|u_seq_core|u_stage1|Add0~41_sumout ,\u_dsa_system|u_seq_core|u_stage1|Add0~41_sumout ,\u_dsa_system|u_seq_core|u_stage1|Add0~41_sumout ,\u_dsa_system|u_seq_core|u_stage1|Add0~41_sumout ,
\u_dsa_system|u_seq_core|u_stage1|Add0~41_sumout ,\u_dsa_system|u_seq_core|u_stage1|Add0~37_sumout ,\u_dsa_system|u_seq_core|u_stage1|Add0~33_sumout ,\u_dsa_system|u_seq_core|u_stage1|Add0~29_sumout ,\u_dsa_system|u_seq_core|u_stage1|Add0~25_sumout ,
\u_dsa_system|u_seq_core|u_stage1|Add0~21_sumout ,\u_dsa_system|u_seq_core|u_stage1|Add0~17_sumout ,\u_dsa_system|u_seq_core|u_stage1|Add0~13_sumout ,\u_dsa_system|u_seq_core|u_stage1|Add0~9_sumout ,\u_dsa_system|u_seq_core|u_stage1|Add0~5_sumout ,
\u_dsa_system|u_seq_core|u_stage1|Add0~1_sumout }),
	.ay({\u_dsa_system|u_controller|row0_data[15]~_Duplicate_1_q ,\u_dsa_system|u_controller|row0_data[14]~_Duplicate_1_q ,\u_dsa_system|u_controller|row0_data[13]~_Duplicate_1_q ,\u_dsa_system|u_controller|row0_data[12]~_Duplicate_1_q ,
\u_dsa_system|u_controller|row0_data[11]~_Duplicate_1_q ,\u_dsa_system|u_controller|row0_data[10]~_Duplicate_1_q ,\u_dsa_system|u_controller|row0_data[9]~_Duplicate_1_q ,\u_dsa_system|u_controller|row0_data[8]~_Duplicate_1_q ,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.az(26'b00000000000000000000000000),
	.bx(18'b000000000000000000),
	.by(19'b0000000000000000000),
	.bz(18'b000000000000000000),
	.coefsela(3'b000),
	.coefselb(3'b000),
	.clk({gnd,gnd,\CLOCK_50~inputCLKENA0_outclk }),
	.aclr({gnd,!\KEY[2]~inputCLKENA0_outclk }),
	.ena({vcc,vcc,\u_dsa_system|u_controller|o_simd_start~0_combout }),
	.scanin(27'b000000000000000000000000000),
	.chainin(1'b0),
	.dftout(),
	.resulta(\u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult0~8_RESULTA_bus ),
	.resultb(),
	.scanout(),
	.chainout());
// synopsys translate_off
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult0~8 .accumulate_clock = "none";
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult0~8 .ax_clock = "none";
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult0~8 .ax_width = 16;
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult0~8 .ay_scan_in_clock = "0";
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult0~8 .ay_scan_in_width = 16;
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult0~8 .ay_use_scan_in = "false";
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult0~8 .az_clock = "none";
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult0~8 .bx_clock = "none";
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult0~8 .by_clock = "none";
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult0~8 .by_use_scan_in = "false";
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult0~8 .bz_clock = "none";
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult0~8 .coef_a_0 = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult0~8 .coef_a_1 = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult0~8 .coef_a_2 = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult0~8 .coef_a_3 = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult0~8 .coef_a_4 = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult0~8 .coef_a_5 = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult0~8 .coef_a_6 = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult0~8 .coef_a_7 = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult0~8 .coef_b_0 = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult0~8 .coef_b_1 = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult0~8 .coef_b_2 = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult0~8 .coef_b_3 = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult0~8 .coef_b_4 = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult0~8 .coef_b_5 = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult0~8 .coef_b_6 = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult0~8 .coef_b_7 = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult0~8 .coef_sel_a_clock = "none";
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult0~8 .coef_sel_b_clock = "none";
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult0~8 .delay_scan_out_ay = "false";
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult0~8 .delay_scan_out_by = "false";
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult0~8 .enable_double_accum = "false";
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult0~8 .load_const_clock = "none";
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult0~8 .load_const_value = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult0~8 .mode_sub_location = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult0~8 .negate_clock = "none";
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult0~8 .operand_source_max = "input";
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult0~8 .operand_source_may = "input";
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult0~8 .operand_source_mbx = "input";
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult0~8 .operand_source_mby = "input";
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult0~8 .operation_mode = "m18x18_full";
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult0~8 .output_clock = "none";
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult0~8 .preadder_subtract_a = "false";
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult0~8 .preadder_subtract_b = "false";
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult0~8 .result_a_width = 64;
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult0~8 .signed_max = "false";
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult0~8 .signed_may = "false";
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult0~8 .signed_mbx = "false";
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult0~8 .signed_mby = "false";
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult0~8 .sub_clock = "none";
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Mult0~8 .use_chainadder = "false";
// synopsys translate_on

// Location: LABCELL_X31_Y24_N0
cyclonev_lcell_comb \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add1~1 (
// Equation(s):
// \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add1~1_sumout  = SUM(( \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|mul2_x [8] ) + ( \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|mul1_x [8] ) + ( !VCC ))
// \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add1~2  = CARRY(( \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|mul2_x [8] ) + ( \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|mul1_x [8] ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|mul2_x [8]),
	.datac(!\u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|mul1_x [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add1~1_sumout ),
	.cout(\u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add1~2 ),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add1~1 .extended_lut = "off";
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add1~1 .lut_mask = 64'h0000F0F000003333;
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y24_N3
cyclonev_lcell_comb \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add1~5 (
// Equation(s):
// \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add1~5_sumout  = SUM(( \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|mul2_x [9] ) + ( \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|mul1_x [9] ) + ( 
// \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add1~2  ))
// \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add1~6  = CARRY(( \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|mul2_x [9] ) + ( \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|mul1_x [9] ) + ( 
// \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add1~2  ))

	.dataa(!\u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|mul2_x [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|mul1_x [9]),
	.datag(gnd),
	.cin(\u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add1~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add1~5_sumout ),
	.cout(\u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add1~5 .extended_lut = "off";
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add1~5 .lut_mask = 64'h0000FF0000005555;
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y24_N6
cyclonev_lcell_comb \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add1~9 (
// Equation(s):
// \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add1~9_sumout  = SUM(( \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|mul2_x [10] ) + ( \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|mul1_x [10] ) + ( 
// \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add1~6  ))
// \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add1~10  = CARRY(( \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|mul2_x [10] ) + ( \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|mul1_x [10] ) + ( 
// \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add1~6  ))

	.dataa(!\u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|mul1_x [10]),
	.datab(gnd),
	.datac(!\u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|mul2_x [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add1~9_sumout ),
	.cout(\u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add1~9 .extended_lut = "off";
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add1~9 .lut_mask = 64'h0000AAAA00000F0F;
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y24_N9
cyclonev_lcell_comb \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add1~13 (
// Equation(s):
// \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add1~13_sumout  = SUM(( \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|mul2_x [11] ) + ( \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|mul1_x [11] ) + ( 
// \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add1~10  ))
// \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add1~14  = CARRY(( \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|mul2_x [11] ) + ( \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|mul1_x [11] ) + ( 
// \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add1~10  ))

	.dataa(gnd),
	.datab(!\u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|mul2_x [11]),
	.datac(!\u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|mul1_x [11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add1~13_sumout ),
	.cout(\u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add1~13 .extended_lut = "off";
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add1~13 .lut_mask = 64'h0000F0F000003333;
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y24_N12
cyclonev_lcell_comb \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add1~17 (
// Equation(s):
// \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add1~17_sumout  = SUM(( \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|mul2_x [12] ) + ( \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|mul1_x [12] ) + ( 
// \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add1~14  ))
// \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add1~18  = CARRY(( \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|mul2_x [12] ) + ( \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|mul1_x [12] ) + ( 
// \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add1~14  ))

	.dataa(gnd),
	.datab(!\u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|mul1_x [12]),
	.datac(!\u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|mul2_x [12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add1~17_sumout ),
	.cout(\u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add1~17 .extended_lut = "off";
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add1~17 .lut_mask = 64'h0000CCCC00000F0F;
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y24_N15
cyclonev_lcell_comb \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add1~21 (
// Equation(s):
// \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add1~21_sumout  = SUM(( \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|mul2_x [13] ) + ( \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|mul1_x [13] ) + ( 
// \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add1~18  ))
// \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add1~22  = CARRY(( \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|mul2_x [13] ) + ( \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|mul1_x [13] ) + ( 
// \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add1~18  ))

	.dataa(!\u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|mul2_x [13]),
	.datab(gnd),
	.datac(!\u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|mul1_x [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add1~21_sumout ),
	.cout(\u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add1~21 .extended_lut = "off";
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add1~21 .lut_mask = 64'h0000F0F000005555;
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y24_N18
cyclonev_lcell_comb \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add1~25 (
// Equation(s):
// \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add1~25_sumout  = SUM(( \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|mul2_x [14] ) + ( \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|mul1_x [14] ) + ( 
// \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add1~22  ))
// \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add1~26  = CARRY(( \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|mul2_x [14] ) + ( \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|mul1_x [14] ) + ( 
// \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add1~22  ))

	.dataa(gnd),
	.datab(!\u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|mul1_x [14]),
	.datac(!\u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|mul2_x [14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add1~25_sumout ),
	.cout(\u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add1~25 .extended_lut = "off";
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add1~25 .lut_mask = 64'h0000CCCC00000F0F;
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y24_N21
cyclonev_lcell_comb \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add1~29 (
// Equation(s):
// \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add1~29_sumout  = SUM(( \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|mul2_x [15] ) + ( \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|mul1_x [15] ) + ( 
// \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add1~26  ))
// \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add1~30  = CARRY(( \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|mul2_x [15] ) + ( \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|mul1_x [15] ) + ( 
// \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add1~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|mul2_x [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|mul1_x [15]),
	.datag(gnd),
	.cin(\u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add1~29_sumout ),
	.cout(\u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add1~30 ),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add1~29 .extended_lut = "off";
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add1~29 .lut_mask = 64'h0000FF0000000F0F;
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add1~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y24_N24
cyclonev_lcell_comb \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add1~33 (
// Equation(s):
// \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add1~33_sumout  = SUM(( \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|mul2_x [16] ) + ( \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|mul1_x [16] ) + ( 
// \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add1~30  ))
// \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add1~34  = CARRY(( \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|mul2_x [16] ) + ( \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|mul1_x [16] ) + ( 
// \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add1~30  ))

	.dataa(gnd),
	.datab(!\u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|mul2_x [16]),
	.datac(!\u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|mul1_x [16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add1~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add1~33_sumout ),
	.cout(\u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add1~34 ),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add1~33 .extended_lut = "off";
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add1~33 .lut_mask = 64'h0000F0F000003333;
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add1~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y24_N27
cyclonev_lcell_comb \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add1~37 (
// Equation(s):
// \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add1~37_sumout  = SUM(( \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|mul2_x [17] ) + ( \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|mul1_x [17] ) + ( 
// \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add1~34  ))
// \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add1~38  = CARRY(( \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|mul2_x [17] ) + ( \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|mul1_x [17] ) + ( 
// \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add1~34  ))

	.dataa(!\u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|mul2_x [17]),
	.datab(gnd),
	.datac(!\u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|mul1_x [17]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add1~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add1~37_sumout ),
	.cout(\u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add1~38 ),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add1~37 .extended_lut = "off";
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add1~37 .lut_mask = 64'h0000F0F000005555;
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add1~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y24_N30
cyclonev_lcell_comb \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add1~41 (
// Equation(s):
// \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add1~41_sumout  = SUM(( \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|mul1_x [18] ) + ( \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|mul2_x [18] ) + ( 
// \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add1~38  ))
// \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add1~42  = CARRY(( \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|mul1_x [18] ) + ( \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|mul2_x [18] ) + ( 
// \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add1~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|mul2_x [18]),
	.datad(!\u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|mul1_x [18]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add1~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add1~41_sumout ),
	.cout(\u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add1~42 ),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add1~41 .extended_lut = "off";
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add1~41 .lut_mask = 64'h0000F0F0000000FF;
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add1~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y24_N33
cyclonev_lcell_comb \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add1~45 (
// Equation(s):
// \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add1~45_sumout  = SUM(( \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|mul2_x [19] ) + ( \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|mul1_x [19] ) + ( 
// \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add1~42  ))
// \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add1~46  = CARRY(( \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|mul2_x [19] ) + ( \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|mul1_x [19] ) + ( 
// \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add1~42  ))

	.dataa(!\u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|mul1_x [19]),
	.datab(gnd),
	.datac(!\u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|mul2_x [19]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add1~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add1~45_sumout ),
	.cout(\u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add1~46 ),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add1~45 .extended_lut = "off";
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add1~45 .lut_mask = 64'h0000AAAA00000F0F;
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add1~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y24_N36
cyclonev_lcell_comb \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add1~49 (
// Equation(s):
// \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add1~49_sumout  = SUM(( \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|mul2_x [20] ) + ( \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|mul1_x [20] ) + ( 
// \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add1~46  ))
// \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add1~50  = CARRY(( \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|mul2_x [20] ) + ( \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|mul1_x [20] ) + ( 
// \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add1~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|mul1_x [20]),
	.datad(!\u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|mul2_x [20]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add1~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add1~49_sumout ),
	.cout(\u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add1~50 ),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add1~49 .extended_lut = "off";
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add1~49 .lut_mask = 64'h0000F0F0000000FF;
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add1~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y24_N39
cyclonev_lcell_comb \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add1~53 (
// Equation(s):
// \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add1~53_sumout  = SUM(( \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|mul2_x [21] ) + ( \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|mul1_x [21] ) + ( 
// \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add1~50  ))
// \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add1~54  = CARRY(( \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|mul2_x [21] ) + ( \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|mul1_x [21] ) + ( 
// \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add1~50  ))

	.dataa(!\u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|mul1_x [21]),
	.datab(gnd),
	.datac(!\u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|mul2_x [21]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add1~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add1~53_sumout ),
	.cout(\u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add1~54 ),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add1~53 .extended_lut = "off";
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add1~53 .lut_mask = 64'h0000AAAA00000F0F;
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add1~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y24_N42
cyclonev_lcell_comb \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add1~57 (
// Equation(s):
// \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add1~57_sumout  = SUM(( \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|mul2_x [22] ) + ( \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|mul1_x [22] ) + ( 
// \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add1~54  ))
// \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add1~58  = CARRY(( \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|mul2_x [22] ) + ( \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|mul1_x [22] ) + ( 
// \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add1~54  ))

	.dataa(gnd),
	.datab(!\u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|mul1_x [22]),
	.datac(!\u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|mul2_x [22]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add1~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add1~57_sumout ),
	.cout(\u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add1~58 ),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add1~57 .extended_lut = "off";
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add1~57 .lut_mask = 64'h0000CCCC00000F0F;
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add1~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y24_N45
cyclonev_lcell_comb \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add1~61 (
// Equation(s):
// \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add1~61_sumout  = SUM(( \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|mul2_x [23] ) + ( \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|mul1_x [23] ) + ( 
// \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add1~58  ))

	.dataa(!\u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|mul1_x [23]),
	.datab(gnd),
	.datac(!\u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|mul2_x [23]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add1~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add1~61_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add1~61 .extended_lut = "off";
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add1~61 .lut_mask = 64'h0000AAAA00000F0F;
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add1~61 .shared_arith = "off";
// synopsys translate_on

// Location: DSP_X32_Y20_N0
cyclonev_mac \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Mult0~8 (
	.sub(gnd),
	.negate(gnd),
	.accumulate(gnd),
	.loadconst(gnd),
	.ax({\u_dsa_system|u_seq_core|u_stage2|Add0~37_sumout ,\u_dsa_system|u_seq_core|u_stage2|Add0~37_sumout ,\u_dsa_system|u_seq_core|u_stage2|Add0~37_sumout ,\u_dsa_system|u_seq_core|u_stage2|Add0~37_sumout ,\u_dsa_system|u_seq_core|u_stage2|Add0~37_sumout ,
\u_dsa_system|u_seq_core|u_stage2|Add0~37_sumout ,\u_dsa_system|u_seq_core|u_stage2|Add0~33_sumout ,\u_dsa_system|u_seq_core|u_stage2|Add0~29_sumout ,\u_dsa_system|u_seq_core|u_stage2|Add0~25_sumout ,\u_dsa_system|u_seq_core|u_stage2|Add0~21_sumout ,
\u_dsa_system|u_seq_core|u_stage2|Add0~17_sumout ,\u_dsa_system|u_seq_core|u_stage2|Add0~13_sumout ,\u_dsa_system|u_seq_core|u_stage2|Add0~9_sumout ,\u_dsa_system|u_seq_core|u_stage2|Add0~5_sumout ,\u_dsa_system|u_seq_core|u_stage2|Add0~1_sumout ,
\u_dsa_system|u_seq_core|u_stage1|o_wy_q[0]~_Duplicate_5_q }),
	.ay({\u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add1~61_sumout ,\u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add1~57_sumout ,\u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add1~53_sumout ,
\u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add1~49_sumout ,\u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add1~45_sumout ,\u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add1~41_sumout ,
\u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add1~37_sumout ,\u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add1~33_sumout ,\u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add1~29_sumout ,
\u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add1~25_sumout ,\u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add1~21_sumout ,\u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add1~17_sumout ,
\u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add1~13_sumout ,\u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add1~9_sumout ,\u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add1~5_sumout ,
\u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage1|Add1~1_sumout }),
	.az(26'b00000000000000000000000000),
	.bx(18'b000000000000000000),
	.by(19'b0000000000000000000),
	.bz(18'b000000000000000000),
	.coefsela(3'b000),
	.coefselb(3'b000),
	.clk({gnd,gnd,\CLOCK_50~inputCLKENA0_outclk }),
	.aclr({gnd,!\KEY[2]~inputCLKENA0_outclk }),
	.ena({vcc,vcc,vcc}),
	.scanin(27'b000000000000000000000000000),
	.chainin(1'b0),
	.dftout(),
	.resulta(\u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Mult0~8_RESULTA_bus ),
	.resultb(),
	.scanout(),
	.chainout());
// synopsys translate_off
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Mult0~8 .accumulate_clock = "none";
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Mult0~8 .ax_clock = "none";
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Mult0~8 .ax_width = 16;
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Mult0~8 .ay_scan_in_clock = "0";
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Mult0~8 .ay_scan_in_width = 16;
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Mult0~8 .ay_use_scan_in = "false";
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Mult0~8 .az_clock = "none";
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Mult0~8 .bx_clock = "none";
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Mult0~8 .by_clock = "none";
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Mult0~8 .by_use_scan_in = "false";
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Mult0~8 .bz_clock = "none";
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Mult0~8 .coef_a_0 = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Mult0~8 .coef_a_1 = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Mult0~8 .coef_a_2 = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Mult0~8 .coef_a_3 = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Mult0~8 .coef_a_4 = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Mult0~8 .coef_a_5 = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Mult0~8 .coef_a_6 = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Mult0~8 .coef_a_7 = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Mult0~8 .coef_b_0 = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Mult0~8 .coef_b_1 = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Mult0~8 .coef_b_2 = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Mult0~8 .coef_b_3 = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Mult0~8 .coef_b_4 = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Mult0~8 .coef_b_5 = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Mult0~8 .coef_b_6 = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Mult0~8 .coef_b_7 = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Mult0~8 .coef_sel_a_clock = "none";
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Mult0~8 .coef_sel_b_clock = "none";
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Mult0~8 .delay_scan_out_ay = "false";
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Mult0~8 .delay_scan_out_by = "false";
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Mult0~8 .enable_double_accum = "false";
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Mult0~8 .load_const_clock = "none";
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Mult0~8 .load_const_value = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Mult0~8 .mode_sub_location = 0;
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Mult0~8 .negate_clock = "none";
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Mult0~8 .operand_source_max = "input";
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Mult0~8 .operand_source_may = "input";
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Mult0~8 .operand_source_mbx = "input";
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Mult0~8 .operand_source_mby = "input";
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Mult0~8 .operation_mode = "m18x18_full";
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Mult0~8 .output_clock = "none";
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Mult0~8 .preadder_subtract_a = "false";
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Mult0~8 .preadder_subtract_b = "false";
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Mult0~8 .result_a_width = 64;
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Mult0~8 .signed_max = "false";
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Mult0~8 .signed_may = "false";
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Mult0~8 .signed_mbx = "false";
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Mult0~8 .signed_mby = "false";
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Mult0~8 .sub_clock = "none";
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Mult0~8 .use_chainadder = "false";
// synopsys translate_on

// Location: LABCELL_X37_Y16_N0
cyclonev_lcell_comb \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Add1~62 (
// Equation(s):
// \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Add1~62_cout  = CARRY(( \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|mul1_y [8] ) + ( \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|mul2_y [8] ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|mul1_y [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|mul2_y [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Add1~62_cout ),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Add1~62 .extended_lut = "off";
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Add1~62 .lut_mask = 64'h0000FF0000000F0F;
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Add1~62 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y16_N3
cyclonev_lcell_comb \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Add1~58 (
// Equation(s):
// \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Add1~58_cout  = CARRY(( \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|mul2_y [9] ) + ( \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|mul1_y [9] ) + ( 
// \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Add1~62_cout  ))

	.dataa(!\u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|mul1_y [9]),
	.datab(gnd),
	.datac(!\u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|mul2_y [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Add1~62_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Add1~58_cout ),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Add1~58 .extended_lut = "off";
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Add1~58 .lut_mask = 64'h0000AAAA00000F0F;
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Add1~58 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y16_N6
cyclonev_lcell_comb \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Add1~54 (
// Equation(s):
// \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Add1~54_cout  = CARRY(( \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|mul2_y [10] ) + ( \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|mul1_y [10] ) + ( 
// \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Add1~58_cout  ))

	.dataa(gnd),
	.datab(!\u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|mul1_y [10]),
	.datac(!\u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|mul2_y [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Add1~58_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Add1~54_cout ),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Add1~54 .extended_lut = "off";
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Add1~54 .lut_mask = 64'h0000CCCC00000F0F;
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Add1~54 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y16_N9
cyclonev_lcell_comb \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Add1~50 (
// Equation(s):
// \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Add1~50_cout  = CARRY(( \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|mul2_y [11] ) + ( \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|mul1_y [11] ) + ( 
// \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Add1~54_cout  ))

	.dataa(!\u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|mul2_y [11]),
	.datab(gnd),
	.datac(!\u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|mul1_y [11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Add1~54_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Add1~50_cout ),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Add1~50 .extended_lut = "off";
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Add1~50 .lut_mask = 64'h0000F0F000005555;
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Add1~50 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y16_N12
cyclonev_lcell_comb \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Add1~46 (
// Equation(s):
// \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Add1~46_cout  = CARRY(( \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|mul2_y [12] ) + ( \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|mul1_y [12] ) + ( 
// \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Add1~50_cout  ))

	.dataa(gnd),
	.datab(!\u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|mul1_y [12]),
	.datac(!\u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|mul2_y [12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Add1~50_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Add1~46_cout ),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Add1~46 .extended_lut = "off";
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Add1~46 .lut_mask = 64'h0000CCCC00000F0F;
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Add1~46 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y16_N15
cyclonev_lcell_comb \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Add1~42 (
// Equation(s):
// \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Add1~42_cout  = CARRY(( \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|mul2_y [13] ) + ( \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|mul1_y [13] ) + ( 
// \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Add1~46_cout  ))

	.dataa(!\u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|mul2_y [13]),
	.datab(gnd),
	.datac(!\u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|mul1_y [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Add1~46_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Add1~42_cout ),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Add1~42 .extended_lut = "off";
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Add1~42 .lut_mask = 64'h0000F0F000005555;
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Add1~42 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y16_N18
cyclonev_lcell_comb \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Add1~38 (
// Equation(s):
// \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Add1~38_cout  = CARRY(( \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|mul1_y [14] ) + ( \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|mul2_y [14] ) + ( 
// \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Add1~42_cout  ))

	.dataa(gnd),
	.datab(!\u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|mul1_y [14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|mul2_y [14]),
	.datag(gnd),
	.cin(\u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Add1~42_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Add1~38_cout ),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Add1~38 .extended_lut = "off";
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Add1~38 .lut_mask = 64'h0000FF0000003333;
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Add1~38 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y16_N21
cyclonev_lcell_comb \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Add1~34 (
// Equation(s):
// \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Add1~34_cout  = CARRY(( \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|mul2_y [15] ) + ( \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|mul1_y [15] ) + ( 
// \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Add1~38_cout  ))

	.dataa(!\u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|mul2_y [15]),
	.datab(gnd),
	.datac(!\u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|mul1_y [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Add1~38_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Add1~34_cout ),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Add1~34 .extended_lut = "off";
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Add1~34 .lut_mask = 64'h0000F0F000005555;
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Add1~34 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y16_N24
cyclonev_lcell_comb \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Add1~1 (
// Equation(s):
// \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Add1~1_sumout  = SUM(( \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|mul2_y [16] ) + ( \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|mul1_y [16] ) + ( 
// \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Add1~34_cout  ))
// \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Add1~2  = CARRY(( \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|mul2_y [16] ) + ( \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|mul1_y [16] ) + ( 
// \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Add1~34_cout  ))

	.dataa(gnd),
	.datab(!\u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|mul1_y [16]),
	.datac(!\u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|mul2_y [16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Add1~34_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Add1~1_sumout ),
	.cout(\u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Add1~2 ),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Add1~1 .extended_lut = "off";
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Add1~1 .lut_mask = 64'h0000CCCC00000F0F;
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y16_N27
cyclonev_lcell_comb \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Add1~5 (
// Equation(s):
// \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Add1~5_sumout  = SUM(( \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|mul2_y [17] ) + ( \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|mul1_y [17] ) + ( 
// \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Add1~2  ))
// \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Add1~6  = CARRY(( \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|mul2_y [17] ) + ( \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|mul1_y [17] ) + ( 
// \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Add1~2  ))

	.dataa(!\u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|mul2_y [17]),
	.datab(gnd),
	.datac(!\u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|mul1_y [17]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Add1~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Add1~5_sumout ),
	.cout(\u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Add1~5 .extended_lut = "off";
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Add1~5 .lut_mask = 64'h0000F0F000005555;
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y16_N30
cyclonev_lcell_comb \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Add1~9 (
// Equation(s):
// \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Add1~9_sumout  = SUM(( \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|mul2_y [18] ) + ( \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|mul1_y [18] ) + ( 
// \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Add1~6  ))
// \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Add1~10  = CARRY(( \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|mul2_y [18] ) + ( \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|mul1_y [18] ) + ( 
// \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Add1~6  ))

	.dataa(!\u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|mul2_y [18]),
	.datab(gnd),
	.datac(!\u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|mul1_y [18]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Add1~9_sumout ),
	.cout(\u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Add1~9 .extended_lut = "off";
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Add1~9 .lut_mask = 64'h0000F0F000005555;
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y16_N33
cyclonev_lcell_comb \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Add1~13 (
// Equation(s):
// \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Add1~13_sumout  = SUM(( \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|mul2_y [19] ) + ( \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|mul1_y [19] ) + ( 
// \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Add1~10  ))
// \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Add1~14  = CARRY(( \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|mul2_y [19] ) + ( \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|mul1_y [19] ) + ( 
// \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Add1~10  ))

	.dataa(gnd),
	.datab(!\u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|mul2_y [19]),
	.datac(!\u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|mul1_y [19]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Add1~13_sumout ),
	.cout(\u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Add1~13 .extended_lut = "off";
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Add1~13 .lut_mask = 64'h0000F0F000003333;
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y16_N36
cyclonev_lcell_comb \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Add1~17 (
// Equation(s):
// \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Add1~17_sumout  = SUM(( \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|mul1_y [20] ) + ( \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|mul2_y [20] ) + ( 
// \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Add1~14  ))
// \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Add1~18  = CARRY(( \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|mul1_y [20] ) + ( \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|mul2_y [20] ) + ( 
// \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Add1~14  ))

	.dataa(gnd),
	.datab(!\u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|mul1_y [20]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|mul2_y [20]),
	.datag(gnd),
	.cin(\u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Add1~17_sumout ),
	.cout(\u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Add1~17 .extended_lut = "off";
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Add1~17 .lut_mask = 64'h0000FF0000003333;
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y16_N39
cyclonev_lcell_comb \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Add1~21 (
// Equation(s):
// \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Add1~21_sumout  = SUM(( \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|mul2_y [21] ) + ( \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|mul1_y [21] ) + ( 
// \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Add1~18  ))
// \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Add1~22  = CARRY(( \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|mul2_y [21] ) + ( \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|mul1_y [21] ) + ( 
// \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Add1~18  ))

	.dataa(!\u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|mul2_y [21]),
	.datab(gnd),
	.datac(!\u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|mul1_y [21]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Add1~21_sumout ),
	.cout(\u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Add1~21 .extended_lut = "off";
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Add1~21 .lut_mask = 64'h0000F0F000005555;
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y16_N42
cyclonev_lcell_comb \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Add1~25 (
// Equation(s):
// \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Add1~25_sumout  = SUM(( \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|mul2_y [22] ) + ( \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|mul1_y [22] ) + ( 
// \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Add1~22  ))
// \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Add1~26  = CARRY(( \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|mul2_y [22] ) + ( \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|mul1_y [22] ) + ( 
// \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Add1~22  ))

	.dataa(!\u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|mul1_y [22]),
	.datab(gnd),
	.datac(!\u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|mul2_y [22]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Add1~25_sumout ),
	.cout(\u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Add1~25 .extended_lut = "off";
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Add1~25 .lut_mask = 64'h0000AAAA00000F0F;
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y16_N45
cyclonev_lcell_comb \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Add1~29 (
// Equation(s):
// \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Add1~29_sumout  = SUM(( \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|mul2_y [23] ) + ( \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|mul1_y [23] ) + ( 
// \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Add1~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|mul2_y [23]),
	.datae(gnd),
	.dataf(!\u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|mul1_y [23]),
	.datag(gnd),
	.cin(\u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Add1~29_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Add1~29 .extended_lut = "off";
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Add1~29 .lut_mask = 64'h0000FF00000000FF;
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Add1~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y16_N46
dffeas \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|o_p_final_q[15] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Add1~29_sumout ),
	.asdata(vcc),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|o_p_final_q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|o_p_final_q[15] .is_wysiwyg = "true";
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|o_p_final_q[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y8_N32
dffeas \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage3|o_pixel_out[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|o_p_final_q [15]),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage3|o_pixel_out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage3|o_pixel_out[7] .is_wysiwyg = "true";
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage3|o_pixel_out[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y8_N30
cyclonev_lcell_comb \o_mem_wdata[15]~15 (
// Equation(s):
// \o_mem_wdata[15]~15_combout  = ( \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage3|o_pixel_out [7] & ( \u_vjtag_interface|data_out[15]~_Duplicate_1_q  & ( (\o_mem_we~0_combout  & (((\u_dsa_system|u_seq_core|u_stage3|o_pixel_out [7]) # 
// (\u_instruction_handler|i_mode_select~q )) # (\u_dsa_system|u_controller|o_busy~0_combout ))) ) ) ) # ( !\u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage3|o_pixel_out [7] & ( \u_vjtag_interface|data_out[15]~_Duplicate_1_q  & ( (\o_mem_we~0_combout  & 
// (((!\u_instruction_handler|i_mode_select~q  & \u_dsa_system|u_seq_core|u_stage3|o_pixel_out [7])) # (\u_dsa_system|u_controller|o_busy~0_combout ))) ) ) ) # ( \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage3|o_pixel_out [7] & ( 
// !\u_vjtag_interface|data_out[15]~_Duplicate_1_q  & ( (!\u_dsa_system|u_controller|o_busy~0_combout  & (\o_mem_we~0_combout  & ((\u_dsa_system|u_seq_core|u_stage3|o_pixel_out [7]) # (\u_instruction_handler|i_mode_select~q )))) ) ) ) # ( 
// !\u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage3|o_pixel_out [7] & ( !\u_vjtag_interface|data_out[15]~_Duplicate_1_q  & ( (!\u_dsa_system|u_controller|o_busy~0_combout  & (!\u_instruction_handler|i_mode_select~q  & 
// (\u_dsa_system|u_seq_core|u_stage3|o_pixel_out [7] & \o_mem_we~0_combout ))) ) ) )

	.dataa(!\u_dsa_system|u_controller|o_busy~0_combout ),
	.datab(!\u_instruction_handler|i_mode_select~q ),
	.datac(!\u_dsa_system|u_seq_core|u_stage3|o_pixel_out [7]),
	.datad(!\o_mem_we~0_combout ),
	.datae(!\u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage3|o_pixel_out [7]),
	.dataf(!\u_vjtag_interface|data_out[15]~_Duplicate_1_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\o_mem_wdata[15]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \o_mem_wdata[15]~15 .extended_lut = "off";
defparam \o_mem_wdata[15]~15 .lut_mask = 64'h0008002A005D007F;
defparam \o_mem_wdata[15]~15 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y4_N48
cyclonev_lcell_comb \o_mem_byte_en[1]~3 (
// Equation(s):
// \o_mem_byte_en[1]~3_combout  = ( !\u_dsa_system|u_controller|o_busy~0_combout  & ( (\u_dsa_system|u_controller|state.WRITE_RES~DUPLICATE_q  & (((!\u_dsa_system|u_controller|x_int [2] & \u_dsa_system|u_controller|x_int [1])) # 
// (\u_instruction_handler|i_mode_select~q ))) ) )

	.dataa(!\u_dsa_system|u_controller|x_int [2]),
	.datab(!\u_instruction_handler|i_mode_select~q ),
	.datac(!\u_dsa_system|u_controller|x_int [1]),
	.datad(!\u_dsa_system|u_controller|state.WRITE_RES~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\u_dsa_system|u_controller|o_busy~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\o_mem_byte_en[1]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \o_mem_byte_en[1]~3 .extended_lut = "off";
defparam \o_mem_byte_en[1]~3 .lut_mask = 64'h003B003B00000000;
defparam \o_mem_byte_en[1]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y5_N12
cyclonev_lcell_comb \o_mem_byte_en[1]~4 (
// Equation(s):
// \o_mem_byte_en[1]~4_combout  = ( \o_mem_byte_en[3]~0_combout  & ( \o_mem_byte_en[1]~3_combout  ) ) # ( !\o_mem_byte_en[3]~0_combout  & ( \o_mem_byte_en[1]~3_combout  ) ) # ( \o_mem_byte_en[3]~0_combout  & ( !\o_mem_byte_en[1]~3_combout  & ( 
// ((!\u_instruction_handler|img_reciver|Equal0~6_combout ) # (!\u_instruction_handler|img_reciver|Equal0~5_combout )) # (\u_instruction_handler|Add3~121_sumout ) ) ) )

	.dataa(gnd),
	.datab(!\u_instruction_handler|Add3~121_sumout ),
	.datac(!\u_instruction_handler|img_reciver|Equal0~6_combout ),
	.datad(!\u_instruction_handler|img_reciver|Equal0~5_combout ),
	.datae(!\o_mem_byte_en[3]~0_combout ),
	.dataf(!\o_mem_byte_en[1]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\o_mem_byte_en[1]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \o_mem_byte_en[1]~4 .extended_lut = "off";
defparam \o_mem_byte_en[1]~4 .lut_mask = 64'h0000FFF3FFFFFFFF;
defparam \o_mem_byte_en[1]~4 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y11_N0
cyclonev_ram_block \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a15 (
	.portawe(\u_memory_interface|ram_inst|altsyncram_component|auto_generated|decode3|w_anode8379w [1]),
	.portare(!\o_mem_we~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\o_mem_addr[15]~34_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\o_mem_wdata[15]~15_combout }),
	.portaaddr({\o_mem_addr[14]~31_combout ,\o_mem_addr[13]~29_combout ,\o_mem_addr[12]~27_combout ,\o_mem_addr[11]~25_combout ,\o_mem_addr[10]~23_combout ,\o_mem_addr[9]~21_combout ,\o_mem_addr[8]~19_combout ,\o_mem_addr[7]~17_combout ,\o_mem_addr[6]~15_combout ,
\o_mem_addr[5]~13_combout ,\o_mem_addr[4]~11_combout ,\o_mem_addr[3]~9_combout ,\o_mem_addr[2]~7_combout }),
	.portabyteenamasks({\o_mem_byte_en[1]~4_combout }),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a15 .clk0_core_clock_enable = "ena0";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a15 .logical_ram_name = "memory_interface:u_memory_interface|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_qhn1:auto_generated|ALTSYNCRAM";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a15 .operation_mode = "single_port";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_byte_enable_mask_width = 1;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_byte_size = 1;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_bit_number = 15;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 262144;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_width = 32;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "dont_care";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a15 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y12_N0
cyclonev_ram_block \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a47 (
	.portawe(\u_memory_interface|ram_inst|altsyncram_component|auto_generated|decode3|w_anode8396w [1]),
	.portare(!\o_mem_we~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\o_mem_addr[15]~34_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\o_mem_wdata[15]~15_combout }),
	.portaaddr({\o_mem_addr[14]~31_combout ,\o_mem_addr[13]~29_combout ,\o_mem_addr[12]~27_combout ,\o_mem_addr[11]~25_combout ,\o_mem_addr[10]~23_combout ,\o_mem_addr[9]~21_combout ,\o_mem_addr[8]~19_combout ,\o_mem_addr[7]~17_combout ,\o_mem_addr[6]~15_combout ,
\o_mem_addr[5]~13_combout ,\o_mem_addr[4]~11_combout ,\o_mem_addr[3]~9_combout ,\o_mem_addr[2]~7_combout }),
	.portabyteenamasks({\o_mem_byte_en[1]~4_combout }),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a47_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a47 .clk0_core_clock_enable = "ena0";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a47 .data_interleave_offset_in_bits = 1;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a47 .data_interleave_width_in_bits = 1;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a47 .logical_ram_name = "memory_interface:u_memory_interface|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_qhn1:auto_generated|ALTSYNCRAM";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a47 .operation_mode = "single_port";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_address_clear = "none";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_address_width = 13;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_byte_enable_mask_width = 1;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_byte_size = 1;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_out_clear = "none";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_out_clock = "none";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_width = 1;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_first_address = 0;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_first_bit_number = 15;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_last_address = 8191;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_logical_ram_depth = 262144;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_logical_ram_width = 32;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_read_during_write_mode = "dont_care";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a47 .port_b_address_width = 13;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a47 .port_b_data_width = 1;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a47 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X37_Y8_N36
cyclonev_lcell_comb \u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w15_n0_mux_dataout~0 (
// Equation(s):
// \u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w15_n0_mux_dataout~0_combout  = ( \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a47~portadataout  & ( 
// \u_memory_interface|ram_inst|altsyncram_component|auto_generated|address_reg_a [0] ) ) # ( \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a47~portadataout  & ( 
// !\u_memory_interface|ram_inst|altsyncram_component|auto_generated|address_reg_a [0] & ( \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a15~portadataout  ) ) ) # ( 
// !\u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a47~portadataout  & ( !\u_memory_interface|ram_inst|altsyncram_component|auto_generated|address_reg_a [0] & ( 
// \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a15~portadataout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a15~portadataout ),
	.datad(gnd),
	.datae(!\u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a47~portadataout ),
	.dataf(!\u_memory_interface|ram_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w15_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w15_n0_mux_dataout~0 .extended_lut = "off";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w15_n0_mux_dataout~0 .lut_mask = 64'h0F0F0F0F0000FFFF;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w15_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y14_N34
dffeas \u_dsa_system|u_seq_core|u_stage2|o_p_final_q[11] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u_dsa_system|u_seq_core|u_stage2|Add1~25_sumout ),
	.asdata(vcc),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_dsa_system|u_seq_core|u_stage2|o_p_final_q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u_dsa_system|u_seq_core|u_stage2|o_p_final_q[11] .is_wysiwyg = "true";
defparam \u_dsa_system|u_seq_core|u_stage2|o_p_final_q[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y10_N1
dffeas \u_dsa_system|u_seq_core|u_stage3|o_pixel_out[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_dsa_system|u_seq_core|u_stage2|o_p_final_q [11]),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_dsa_system|u_seq_core|u_stage3|o_pixel_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u_dsa_system|u_seq_core|u_stage3|o_pixel_out[3] .is_wysiwyg = "true";
defparam \u_dsa_system|u_seq_core|u_stage3|o_pixel_out[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y12_N34
dffeas \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|o_p_final_q[11] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Add1~25_sumout ),
	.asdata(vcc),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|o_p_final_q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|o_p_final_q[11] .is_wysiwyg = "true";
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|o_p_final_q[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y8_N50
dffeas \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage3|o_pixel_out[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|o_p_final_q [11]),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage3|o_pixel_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage3|o_pixel_out[3] .is_wysiwyg = "true";
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage3|o_pixel_out[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y8_N48
cyclonev_lcell_comb \o_mem_wdata[3]~3 (
// Equation(s):
// \o_mem_wdata[3]~3_combout  = ( \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage3|o_pixel_out [3] & ( \u_vjtag_interface|data_out [3] & ( (\o_mem_we~0_combout  & (((\u_dsa_system|u_controller|o_busy~0_combout ) # 
// (\u_instruction_handler|i_mode_select~q )) # (\u_dsa_system|u_seq_core|u_stage3|o_pixel_out [3]))) ) ) ) # ( !\u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage3|o_pixel_out [3] & ( \u_vjtag_interface|data_out [3] & ( (\o_mem_we~0_combout  & 
// (((\u_dsa_system|u_seq_core|u_stage3|o_pixel_out [3] & !\u_instruction_handler|i_mode_select~q )) # (\u_dsa_system|u_controller|o_busy~0_combout ))) ) ) ) # ( \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage3|o_pixel_out [3] & ( 
// !\u_vjtag_interface|data_out [3] & ( (\o_mem_we~0_combout  & (!\u_dsa_system|u_controller|o_busy~0_combout  & ((\u_instruction_handler|i_mode_select~q ) # (\u_dsa_system|u_seq_core|u_stage3|o_pixel_out [3])))) ) ) ) # ( 
// !\u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage3|o_pixel_out [3] & ( !\u_vjtag_interface|data_out [3] & ( (\u_dsa_system|u_seq_core|u_stage3|o_pixel_out [3] & (\o_mem_we~0_combout  & (!\u_instruction_handler|i_mode_select~q  & 
// !\u_dsa_system|u_controller|o_busy~0_combout ))) ) ) )

	.dataa(!\u_dsa_system|u_seq_core|u_stage3|o_pixel_out [3]),
	.datab(!\o_mem_we~0_combout ),
	.datac(!\u_instruction_handler|i_mode_select~q ),
	.datad(!\u_dsa_system|u_controller|o_busy~0_combout ),
	.datae(!\u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage3|o_pixel_out [3]),
	.dataf(!\u_vjtag_interface|data_out [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\o_mem_wdata[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \o_mem_wdata[3]~3 .extended_lut = "off";
defparam \o_mem_wdata[3]~3 .lut_mask = 64'h1000130010331333;
defparam \o_mem_wdata[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y7_N0
cyclonev_ram_block \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a35 (
	.portawe(\u_memory_interface|ram_inst|altsyncram_component|auto_generated|decode3|w_anode8396w [1]),
	.portare(!\o_mem_we~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\o_mem_addr[15]~34_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\o_mem_wdata[3]~3_combout }),
	.portaaddr({\o_mem_addr[14]~31_combout ,\o_mem_addr[13]~29_combout ,\o_mem_addr[12]~27_combout ,\o_mem_addr[11]~25_combout ,\o_mem_addr[10]~23_combout ,\o_mem_addr[9]~21_combout ,\o_mem_addr[8]~19_combout ,\o_mem_addr[7]~17_combout ,\o_mem_addr[6]~15_combout ,
\o_mem_addr[5]~13_combout ,\o_mem_addr[4]~11_combout ,\o_mem_addr[3]~9_combout ,\o_mem_addr[2]~7_combout }),
	.portabyteenamasks({\o_mem_byte_en[0]~2_combout }),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a35 .clk0_core_clock_enable = "ena0";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a35 .data_interleave_offset_in_bits = 1;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a35 .data_interleave_width_in_bits = 1;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a35 .logical_ram_name = "memory_interface:u_memory_interface|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_qhn1:auto_generated|ALTSYNCRAM";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a35 .operation_mode = "single_port";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_address_clear = "none";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_address_width = 13;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_byte_enable_mask_width = 1;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_byte_size = 1;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_out_clear = "none";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_out_clock = "none";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_width = 1;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_first_address = 0;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_first_bit_number = 3;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_last_address = 8191;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_logical_ram_depth = 262144;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_logical_ram_width = 32;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_read_during_write_mode = "dont_care";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a35 .port_b_address_width = 13;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a35 .port_b_data_width = 1;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a35 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y9_N0
cyclonev_ram_block \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(\u_memory_interface|ram_inst|altsyncram_component|auto_generated|decode3|w_anode8379w [1]),
	.portare(!\o_mem_we~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\o_mem_addr[15]~34_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\o_mem_wdata[3]~3_combout }),
	.portaaddr({\o_mem_addr[14]~31_combout ,\o_mem_addr[13]~29_combout ,\o_mem_addr[12]~27_combout ,\o_mem_addr[11]~25_combout ,\o_mem_addr[10]~23_combout ,\o_mem_addr[9]~21_combout ,\o_mem_addr[8]~19_combout ,\o_mem_addr[7]~17_combout ,\o_mem_addr[6]~15_combout ,
\o_mem_addr[5]~13_combout ,\o_mem_addr[4]~11_combout ,\o_mem_addr[3]~9_combout ,\o_mem_addr[2]~7_combout }),
	.portabyteenamasks({\o_mem_byte_en[0]~2_combout }),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "memory_interface:u_memory_interface|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_qhn1:auto_generated|ALTSYNCRAM";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "single_port";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_mask_width = 1;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_size = 1;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 262144;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 32;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "dont_care";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X30_Y6_N36
cyclonev_lcell_comb \u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w3_n0_mux_dataout~0 (
// Equation(s):
// \u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout  = ( \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a3~portadataout  & ( 
// (!\u_memory_interface|ram_inst|altsyncram_component|auto_generated|address_reg_a [0]) # (\u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a35~portadataout ) ) ) # ( 
// !\u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a3~portadataout  & ( (\u_memory_interface|ram_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a35~portadataout ) ) )

	.dataa(gnd),
	.datab(!\u_memory_interface|ram_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(gnd),
	.datad(!\u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a35~portadataout ),
	.datae(gnd),
	.dataf(!\u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a3~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w3_n0_mux_dataout~0 .extended_lut = "off";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w3_n0_mux_dataout~0 .lut_mask = 64'h00330033CCFFCCFF;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w3_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y14_N43
dffeas \u_dsa_system|u_seq_core|u_stage2|o_p_final_q[14] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u_dsa_system|u_seq_core|u_stage2|Add1~49_sumout ),
	.asdata(vcc),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_dsa_system|u_seq_core|u_stage2|o_p_final_q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u_dsa_system|u_seq_core|u_stage2|o_p_final_q[14] .is_wysiwyg = "true";
defparam \u_dsa_system|u_seq_core|u_stage2|o_p_final_q[14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y4_N48
cyclonev_lcell_comb \u_dsa_system|u_seq_core|u_stage3|o_pixel_out[6]~feeder (
// Equation(s):
// \u_dsa_system|u_seq_core|u_stage3|o_pixel_out[6]~feeder_combout  = ( \u_dsa_system|u_seq_core|u_stage2|o_p_final_q [14] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_dsa_system|u_seq_core|u_stage2|o_p_final_q [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_dsa_system|u_seq_core|u_stage3|o_pixel_out[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_seq_core|u_stage3|o_pixel_out[6]~feeder .extended_lut = "off";
defparam \u_dsa_system|u_seq_core|u_stage3|o_pixel_out[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u_dsa_system|u_seq_core|u_stage3|o_pixel_out[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y4_N49
dffeas \u_dsa_system|u_seq_core|u_stage3|o_pixel_out[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u_dsa_system|u_seq_core|u_stage3|o_pixel_out[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_dsa_system|u_seq_core|u_stage3|o_pixel_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u_dsa_system|u_seq_core|u_stage3|o_pixel_out[6] .is_wysiwyg = "true";
defparam \u_dsa_system|u_seq_core|u_stage3|o_pixel_out[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y16_N44
dffeas \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|o_p_final_q[14] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Add1~25_sumout ),
	.asdata(vcc),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|o_p_final_q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|o_p_final_q[14] .is_wysiwyg = "true";
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|o_p_final_q[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y4_N47
dffeas \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage3|o_pixel_out[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|o_p_final_q [14]),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage3|o_pixel_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage3|o_pixel_out[6] .is_wysiwyg = "true";
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage3|o_pixel_out[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y4_N45
cyclonev_lcell_comb \o_mem_wdata[14]~14 (
// Equation(s):
// \o_mem_wdata[14]~14_combout  = ( \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage3|o_pixel_out [6] & ( \u_vjtag_interface|data_out[14]~_Duplicate_1_q  & ( (\o_mem_we~0_combout  & (((\u_dsa_system|u_seq_core|u_stage3|o_pixel_out [6]) # 
// (\u_instruction_handler|i_mode_select~q )) # (\u_dsa_system|u_controller|o_busy~0_combout ))) ) ) ) # ( !\u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage3|o_pixel_out [6] & ( \u_vjtag_interface|data_out[14]~_Duplicate_1_q  & ( (\o_mem_we~0_combout  & 
// (((!\u_instruction_handler|i_mode_select~q  & \u_dsa_system|u_seq_core|u_stage3|o_pixel_out [6])) # (\u_dsa_system|u_controller|o_busy~0_combout ))) ) ) ) # ( \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage3|o_pixel_out [6] & ( 
// !\u_vjtag_interface|data_out[14]~_Duplicate_1_q  & ( (!\u_dsa_system|u_controller|o_busy~0_combout  & (\o_mem_we~0_combout  & ((\u_dsa_system|u_seq_core|u_stage3|o_pixel_out [6]) # (\u_instruction_handler|i_mode_select~q )))) ) ) ) # ( 
// !\u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage3|o_pixel_out [6] & ( !\u_vjtag_interface|data_out[14]~_Duplicate_1_q  & ( (!\u_dsa_system|u_controller|o_busy~0_combout  & (!\u_instruction_handler|i_mode_select~q  & (\o_mem_we~0_combout  & 
// \u_dsa_system|u_seq_core|u_stage3|o_pixel_out [6]))) ) ) )

	.dataa(!\u_dsa_system|u_controller|o_busy~0_combout ),
	.datab(!\u_instruction_handler|i_mode_select~q ),
	.datac(!\o_mem_we~0_combout ),
	.datad(!\u_dsa_system|u_seq_core|u_stage3|o_pixel_out [6]),
	.datae(!\u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage3|o_pixel_out [6]),
	.dataf(!\u_vjtag_interface|data_out[14]~_Duplicate_1_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\o_mem_wdata[14]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \o_mem_wdata[14]~14 .extended_lut = "off";
defparam \o_mem_wdata[14]~14 .lut_mask = 64'h0008020A050D070F;
defparam \o_mem_wdata[14]~14 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y6_N0
cyclonev_ram_block \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a46 (
	.portawe(\u_memory_interface|ram_inst|altsyncram_component|auto_generated|decode3|w_anode8396w [1]),
	.portare(!\o_mem_we~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\o_mem_addr[15]~34_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\o_mem_wdata[14]~14_combout }),
	.portaaddr({\o_mem_addr[14]~31_combout ,\o_mem_addr[13]~29_combout ,\o_mem_addr[12]~27_combout ,\o_mem_addr[11]~25_combout ,\o_mem_addr[10]~23_combout ,\o_mem_addr[9]~21_combout ,\o_mem_addr[8]~19_combout ,\o_mem_addr[7]~17_combout ,\o_mem_addr[6]~15_combout ,
\o_mem_addr[5]~13_combout ,\o_mem_addr[4]~11_combout ,\o_mem_addr[3]~9_combout ,\o_mem_addr[2]~7_combout }),
	.portabyteenamasks({\o_mem_byte_en[1]~4_combout }),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a46 .clk0_core_clock_enable = "ena0";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a46 .data_interleave_offset_in_bits = 1;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a46 .data_interleave_width_in_bits = 1;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a46 .logical_ram_name = "memory_interface:u_memory_interface|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_qhn1:auto_generated|ALTSYNCRAM";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a46 .operation_mode = "single_port";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_address_clear = "none";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_address_width = 13;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_byte_enable_mask_width = 1;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_byte_size = 1;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_out_clear = "none";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_out_clock = "none";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_width = 1;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_first_address = 0;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_first_bit_number = 14;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_last_address = 8191;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_logical_ram_depth = 262144;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_logical_ram_width = 32;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_read_during_write_mode = "dont_care";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a46 .port_b_address_width = 13;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a46 .port_b_data_width = 1;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a46 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y7_N0
cyclonev_ram_block \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a14 (
	.portawe(\u_memory_interface|ram_inst|altsyncram_component|auto_generated|decode3|w_anode8379w [1]),
	.portare(!\o_mem_we~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\o_mem_addr[15]~34_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\o_mem_wdata[14]~14_combout }),
	.portaaddr({\o_mem_addr[14]~31_combout ,\o_mem_addr[13]~29_combout ,\o_mem_addr[12]~27_combout ,\o_mem_addr[11]~25_combout ,\o_mem_addr[10]~23_combout ,\o_mem_addr[9]~21_combout ,\o_mem_addr[8]~19_combout ,\o_mem_addr[7]~17_combout ,\o_mem_addr[6]~15_combout ,
\o_mem_addr[5]~13_combout ,\o_mem_addr[4]~11_combout ,\o_mem_addr[3]~9_combout ,\o_mem_addr[2]~7_combout }),
	.portabyteenamasks({\o_mem_byte_en[1]~4_combout }),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a14 .clk0_core_clock_enable = "ena0";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a14 .logical_ram_name = "memory_interface:u_memory_interface|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_qhn1:auto_generated|ALTSYNCRAM";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a14 .operation_mode = "single_port";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_mask_width = 1;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_size = 1;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_bit_number = 14;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 262144;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_width = 32;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "dont_care";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a14 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X30_Y6_N24
cyclonev_lcell_comb \u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w14_n0_mux_dataout~0 (
// Equation(s):
// \u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w14_n0_mux_dataout~0_combout  = ( \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a14~portadataout  & ( 
// (!\u_memory_interface|ram_inst|altsyncram_component|auto_generated|address_reg_a [0]) # (\u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a46~portadataout ) ) ) # ( 
// !\u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a14~portadataout  & ( (\u_memory_interface|ram_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a46~portadataout ) ) )

	.dataa(gnd),
	.datab(!\u_memory_interface|ram_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(!\u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a46~portadataout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a14~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w14_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w14_n0_mux_dataout~0 .extended_lut = "off";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w14_n0_mux_dataout~0 .lut_mask = 64'h03030303CFCFCFCF;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w14_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y14_N41
dffeas \u_dsa_system|u_seq_core|u_stage2|o_p_final_q[13] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u_dsa_system|u_seq_core|u_stage2|Add1~41_sumout ),
	.asdata(vcc),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_dsa_system|u_seq_core|u_stage2|o_p_final_q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u_dsa_system|u_seq_core|u_stage2|o_p_final_q[13] .is_wysiwyg = "true";
defparam \u_dsa_system|u_seq_core|u_stage2|o_p_final_q[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y14_N4
dffeas \u_dsa_system|u_seq_core|u_stage3|o_pixel_out[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_dsa_system|u_seq_core|u_stage2|o_p_final_q [13]),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_dsa_system|u_seq_core|u_stage3|o_pixel_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u_dsa_system|u_seq_core|u_stage3|o_pixel_out[5] .is_wysiwyg = "true";
defparam \u_dsa_system|u_seq_core|u_stage3|o_pixel_out[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y16_N41
dffeas \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|o_p_final_q[13] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Add1~21_sumout ),
	.asdata(vcc),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|o_p_final_q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|o_p_final_q[13] .is_wysiwyg = "true";
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|o_p_final_q[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y8_N2
dffeas \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage3|o_pixel_out[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|o_p_final_q [13]),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage3|o_pixel_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage3|o_pixel_out[5] .is_wysiwyg = "true";
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage3|o_pixel_out[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y8_N0
cyclonev_lcell_comb \o_mem_wdata[13]~13 (
// Equation(s):
// \o_mem_wdata[13]~13_combout  = ( \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage3|o_pixel_out [5] & ( \u_vjtag_interface|data_out[13]~_Duplicate_1_q  & ( (\o_mem_we~0_combout  & (((\u_dsa_system|u_seq_core|u_stage3|o_pixel_out [5]) # 
// (\u_dsa_system|u_controller|o_busy~0_combout )) # (\u_instruction_handler|i_mode_select~q ))) ) ) ) # ( !\u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage3|o_pixel_out [5] & ( \u_vjtag_interface|data_out[13]~_Duplicate_1_q  & ( (\o_mem_we~0_combout  & 
// (((!\u_instruction_handler|i_mode_select~q  & \u_dsa_system|u_seq_core|u_stage3|o_pixel_out [5])) # (\u_dsa_system|u_controller|o_busy~0_combout ))) ) ) ) # ( \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage3|o_pixel_out [5] & ( 
// !\u_vjtag_interface|data_out[13]~_Duplicate_1_q  & ( (\o_mem_we~0_combout  & (!\u_dsa_system|u_controller|o_busy~0_combout  & ((\u_dsa_system|u_seq_core|u_stage3|o_pixel_out [5]) # (\u_instruction_handler|i_mode_select~q )))) ) ) ) # ( 
// !\u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage3|o_pixel_out [5] & ( !\u_vjtag_interface|data_out[13]~_Duplicate_1_q  & ( (!\u_instruction_handler|i_mode_select~q  & (\o_mem_we~0_combout  & (!\u_dsa_system|u_controller|o_busy~0_combout  & 
// \u_dsa_system|u_seq_core|u_stage3|o_pixel_out [5]))) ) ) )

	.dataa(!\u_instruction_handler|i_mode_select~q ),
	.datab(!\o_mem_we~0_combout ),
	.datac(!\u_dsa_system|u_controller|o_busy~0_combout ),
	.datad(!\u_dsa_system|u_seq_core|u_stage3|o_pixel_out [5]),
	.datae(!\u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage3|o_pixel_out [5]),
	.dataf(!\u_vjtag_interface|data_out[13]~_Duplicate_1_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\o_mem_wdata[13]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \o_mem_wdata[13]~13 .extended_lut = "off";
defparam \o_mem_wdata[13]~13 .lut_mask = 64'h0020103003231333;
defparam \o_mem_wdata[13]~13 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y9_N0
cyclonev_ram_block \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a45 (
	.portawe(\u_memory_interface|ram_inst|altsyncram_component|auto_generated|decode3|w_anode8396w [1]),
	.portare(!\o_mem_we~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\o_mem_addr[15]~34_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\o_mem_wdata[13]~13_combout }),
	.portaaddr({\o_mem_addr[14]~31_combout ,\o_mem_addr[13]~29_combout ,\o_mem_addr[12]~27_combout ,\o_mem_addr[11]~25_combout ,\o_mem_addr[10]~23_combout ,\o_mem_addr[9]~21_combout ,\o_mem_addr[8]~19_combout ,\o_mem_addr[7]~17_combout ,\o_mem_addr[6]~15_combout ,
\o_mem_addr[5]~13_combout ,\o_mem_addr[4]~11_combout ,\o_mem_addr[3]~9_combout ,\o_mem_addr[2]~7_combout }),
	.portabyteenamasks({\o_mem_byte_en[1]~4_combout }),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a45 .clk0_core_clock_enable = "ena0";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a45 .data_interleave_offset_in_bits = 1;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a45 .data_interleave_width_in_bits = 1;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a45 .logical_ram_name = "memory_interface:u_memory_interface|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_qhn1:auto_generated|ALTSYNCRAM";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a45 .operation_mode = "single_port";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_address_clear = "none";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_address_width = 13;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_byte_enable_mask_width = 1;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_byte_size = 1;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_out_clear = "none";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_out_clock = "none";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_width = 1;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_first_address = 0;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_first_bit_number = 13;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_last_address = 8191;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_logical_ram_depth = 262144;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_logical_ram_width = 32;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_read_during_write_mode = "dont_care";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a45 .port_b_address_width = 13;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a45 .port_b_data_width = 1;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a45 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y8_N0
cyclonev_ram_block \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a13 (
	.portawe(\u_memory_interface|ram_inst|altsyncram_component|auto_generated|decode3|w_anode8379w [1]),
	.portare(!\o_mem_we~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\o_mem_addr[15]~34_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\o_mem_wdata[13]~13_combout }),
	.portaaddr({\o_mem_addr[14]~31_combout ,\o_mem_addr[13]~29_combout ,\o_mem_addr[12]~27_combout ,\o_mem_addr[11]~25_combout ,\o_mem_addr[10]~23_combout ,\o_mem_addr[9]~21_combout ,\o_mem_addr[8]~19_combout ,\o_mem_addr[7]~17_combout ,\o_mem_addr[6]~15_combout ,
\o_mem_addr[5]~13_combout ,\o_mem_addr[4]~11_combout ,\o_mem_addr[3]~9_combout ,\o_mem_addr[2]~7_combout }),
	.portabyteenamasks({\o_mem_byte_en[1]~4_combout }),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a13 .clk0_core_clock_enable = "ena0";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a13 .logical_ram_name = "memory_interface:u_memory_interface|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_qhn1:auto_generated|ALTSYNCRAM";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a13 .operation_mode = "single_port";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_byte_enable_mask_width = 1;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_byte_size = 1;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_bit_number = 13;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 262144;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_width = 32;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "dont_care";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a13 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X30_Y6_N21
cyclonev_lcell_comb \u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w13_n0_mux_dataout~0 (
// Equation(s):
// \u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w13_n0_mux_dataout~0_combout  = ( \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a13~portadataout  & ( 
// (!\u_memory_interface|ram_inst|altsyncram_component|auto_generated|address_reg_a [0]) # (\u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a45~portadataout ) ) ) # ( 
// !\u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a13~portadataout  & ( (\u_memory_interface|ram_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a45~portadataout ) ) )

	.dataa(gnd),
	.datab(!\u_memory_interface|ram_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(!\u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a45~portadataout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a13~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w13_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w13_n0_mux_dataout~0 .extended_lut = "off";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w13_n0_mux_dataout~0 .lut_mask = 64'h03030303CFCFCFCF;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w13_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y6_N23
dffeas \u_dsa_system|u_controller|row0_data[13]~_Duplicate_1 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w13_n0_mux_dataout~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_dsa_system|u_controller|row0_data[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_dsa_system|u_controller|row0_data[13]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_dsa_system|u_controller|row0_data[13]~_Duplicate_1 .is_wysiwyg = "true";
defparam \u_dsa_system|u_controller|row0_data[13]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y12_N31
dffeas \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|o_p_final_q[10] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Add1~17_sumout ),
	.asdata(vcc),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|o_p_final_q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|o_p_final_q[10] .is_wysiwyg = "true";
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|o_p_final_q[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y8_N8
dffeas \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage3|o_pixel_out[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|o_p_final_q [10]),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage3|o_pixel_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage3|o_pixel_out[2] .is_wysiwyg = "true";
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage3|o_pixel_out[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y8_N6
cyclonev_lcell_comb \o_mem_wdata[2]~2 (
// Equation(s):
// \o_mem_wdata[2]~2_combout  = ( \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage3|o_pixel_out [2] & ( \u_vjtag_interface|data_out [2] & ( (\o_mem_we~0_combout  & (((\u_dsa_system|u_controller|o_busy~0_combout ) # 
// (\u_instruction_handler|i_mode_select~q )) # (\u_dsa_system|u_seq_core|u_stage3|o_pixel_out [2]))) ) ) ) # ( !\u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage3|o_pixel_out [2] & ( \u_vjtag_interface|data_out [2] & ( (\o_mem_we~0_combout  & 
// (((\u_dsa_system|u_seq_core|u_stage3|o_pixel_out [2] & !\u_instruction_handler|i_mode_select~q )) # (\u_dsa_system|u_controller|o_busy~0_combout ))) ) ) ) # ( \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage3|o_pixel_out [2] & ( 
// !\u_vjtag_interface|data_out [2] & ( (!\u_dsa_system|u_controller|o_busy~0_combout  & (\o_mem_we~0_combout  & ((\u_instruction_handler|i_mode_select~q ) # (\u_dsa_system|u_seq_core|u_stage3|o_pixel_out [2])))) ) ) ) # ( 
// !\u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage3|o_pixel_out [2] & ( !\u_vjtag_interface|data_out [2] & ( (\u_dsa_system|u_seq_core|u_stage3|o_pixel_out [2] & (!\u_instruction_handler|i_mode_select~q  & (!\u_dsa_system|u_controller|o_busy~0_combout 
//  & \o_mem_we~0_combout ))) ) ) )

	.dataa(!\u_dsa_system|u_seq_core|u_stage3|o_pixel_out [2]),
	.datab(!\u_instruction_handler|i_mode_select~q ),
	.datac(!\u_dsa_system|u_controller|o_busy~0_combout ),
	.datad(!\o_mem_we~0_combout ),
	.datae(!\u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage3|o_pixel_out [2]),
	.dataf(!\u_vjtag_interface|data_out [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\o_mem_wdata[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \o_mem_wdata[2]~2 .extended_lut = "off";
defparam \o_mem_wdata[2]~2 .lut_mask = 64'h00400070004F007F;
defparam \o_mem_wdata[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y8_N0
cyclonev_ram_block \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(\u_memory_interface|ram_inst|altsyncram_component|auto_generated|decode3|w_anode8379w [1]),
	.portare(!\o_mem_we~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\o_mem_addr[15]~34_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\o_mem_wdata[2]~2_combout }),
	.portaaddr({\o_mem_addr[14]~31_combout ,\o_mem_addr[13]~29_combout ,\o_mem_addr[12]~27_combout ,\o_mem_addr[11]~25_combout ,\o_mem_addr[10]~23_combout ,\o_mem_addr[9]~21_combout ,\o_mem_addr[8]~19_combout ,\o_mem_addr[7]~17_combout ,\o_mem_addr[6]~15_combout ,
\o_mem_addr[5]~13_combout ,\o_mem_addr[4]~11_combout ,\o_mem_addr[3]~9_combout ,\o_mem_addr[2]~7_combout }),
	.portabyteenamasks({\o_mem_byte_en[0]~2_combout }),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "memory_interface:u_memory_interface|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_qhn1:auto_generated|ALTSYNCRAM";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "single_port";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_mask_width = 1;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_size = 1;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 262144;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 32;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "dont_care";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X14_Y7_N0
cyclonev_ram_block \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a34 (
	.portawe(\u_memory_interface|ram_inst|altsyncram_component|auto_generated|decode3|w_anode8396w [1]),
	.portare(!\o_mem_we~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\o_mem_addr[15]~34_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\o_mem_wdata[2]~2_combout }),
	.portaaddr({\o_mem_addr[14]~31_combout ,\o_mem_addr[13]~29_combout ,\o_mem_addr[12]~27_combout ,\o_mem_addr[11]~25_combout ,\o_mem_addr[10]~23_combout ,\o_mem_addr[9]~21_combout ,\o_mem_addr[8]~19_combout ,\o_mem_addr[7]~17_combout ,\o_mem_addr[6]~15_combout ,
\o_mem_addr[5]~13_combout ,\o_mem_addr[4]~11_combout ,\o_mem_addr[3]~9_combout ,\o_mem_addr[2]~7_combout }),
	.portabyteenamasks({\o_mem_byte_en[0]~2_combout }),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a34 .clk0_core_clock_enable = "ena0";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a34 .data_interleave_offset_in_bits = 1;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a34 .data_interleave_width_in_bits = 1;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a34 .logical_ram_name = "memory_interface:u_memory_interface|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_qhn1:auto_generated|ALTSYNCRAM";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a34 .operation_mode = "single_port";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_address_clear = "none";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_address_width = 13;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_byte_enable_mask_width = 1;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_byte_size = 1;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_out_clear = "none";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_out_clock = "none";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_width = 1;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_first_address = 0;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_first_bit_number = 2;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_last_address = 8191;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_logical_ram_depth = 262144;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_logical_ram_width = 32;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_read_during_write_mode = "dont_care";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a34 .port_b_address_width = 13;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a34 .port_b_data_width = 1;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a34 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X13_Y8_N12
cyclonev_lcell_comb \u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w2_n0_mux_dataout~0 (
// Equation(s):
// \u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  = ( \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a2~portadataout  & ( 
// \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a34~portadataout  ) ) # ( !\u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a2~portadataout  & ( 
// \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a34~portadataout  & ( \u_memory_interface|ram_inst|altsyncram_component|auto_generated|address_reg_a [0] ) ) ) # ( 
// \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a2~portadataout  & ( !\u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a34~portadataout  & ( 
// !\u_memory_interface|ram_inst|altsyncram_component|auto_generated|address_reg_a [0] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_memory_interface|ram_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(gnd),
	.datae(!\u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a2~portadataout ),
	.dataf(!\u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a34~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w2_n0_mux_dataout~0 .extended_lut = "off";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w2_n0_mux_dataout~0 .lut_mask = 64'h0000F0F00F0FFFFF;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w2_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y12_N39
cyclonev_lcell_comb \u_dsa_system|u_controller|row0_data[2]~_Duplicate_1feeder (
// Equation(s):
// \u_dsa_system|u_controller|row0_data[2]~_Duplicate_1feeder_combout  = ( \u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_dsa_system|u_controller|row0_data[2]~_Duplicate_1feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_controller|row0_data[2]~_Duplicate_1feeder .extended_lut = "off";
defparam \u_dsa_system|u_controller|row0_data[2]~_Duplicate_1feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u_dsa_system|u_controller|row0_data[2]~_Duplicate_1feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y12_N40
dffeas \u_dsa_system|u_controller|row0_data[2]~_Duplicate_1 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u_dsa_system|u_controller|row0_data[2]~_Duplicate_1feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_dsa_system|u_controller|row0_data[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_dsa_system|u_controller|row0_data[2]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_dsa_system|u_controller|row0_data[2]~_Duplicate_1 .is_wysiwyg = "true";
defparam \u_dsa_system|u_controller|row0_data[2]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y12_N28
dffeas \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|o_p_final_q[9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Add1~9_sumout ),
	.asdata(vcc),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|o_p_final_q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|o_p_final_q[9] .is_wysiwyg = "true";
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|o_p_final_q[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y8_N38
dffeas \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage3|o_pixel_out[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|o_p_final_q [9]),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage3|o_pixel_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage3|o_pixel_out[1] .is_wysiwyg = "true";
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage3|o_pixel_out[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y8_N36
cyclonev_lcell_comb \o_mem_wdata[1]~1 (
// Equation(s):
// \o_mem_wdata[1]~1_combout  = ( \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage3|o_pixel_out [1] & ( \u_vjtag_interface|data_out [1] & ( (\o_mem_we~0_combout  & (((\u_dsa_system|u_seq_core|u_stage3|o_pixel_out [1]) # 
// (\u_dsa_system|u_controller|o_busy~0_combout )) # (\u_instruction_handler|i_mode_select~q ))) ) ) ) # ( !\u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage3|o_pixel_out [1] & ( \u_vjtag_interface|data_out [1] & ( (\o_mem_we~0_combout  & 
// (((!\u_instruction_handler|i_mode_select~q  & \u_dsa_system|u_seq_core|u_stage3|o_pixel_out [1])) # (\u_dsa_system|u_controller|o_busy~0_combout ))) ) ) ) # ( \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage3|o_pixel_out [1] & ( 
// !\u_vjtag_interface|data_out [1] & ( (\o_mem_we~0_combout  & (!\u_dsa_system|u_controller|o_busy~0_combout  & ((\u_dsa_system|u_seq_core|u_stage3|o_pixel_out [1]) # (\u_instruction_handler|i_mode_select~q )))) ) ) ) # ( 
// !\u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage3|o_pixel_out [1] & ( !\u_vjtag_interface|data_out [1] & ( (!\u_instruction_handler|i_mode_select~q  & (\o_mem_we~0_combout  & (!\u_dsa_system|u_controller|o_busy~0_combout  & 
// \u_dsa_system|u_seq_core|u_stage3|o_pixel_out [1]))) ) ) )

	.dataa(!\u_instruction_handler|i_mode_select~q ),
	.datab(!\o_mem_we~0_combout ),
	.datac(!\u_dsa_system|u_controller|o_busy~0_combout ),
	.datad(!\u_dsa_system|u_seq_core|u_stage3|o_pixel_out [1]),
	.datae(!\u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage3|o_pixel_out [1]),
	.dataf(!\u_vjtag_interface|data_out [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\o_mem_wdata[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \o_mem_wdata[1]~1 .extended_lut = "off";
defparam \o_mem_wdata[1]~1 .lut_mask = 64'h0020103003231333;
defparam \o_mem_wdata[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y10_N0
cyclonev_ram_block \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a33 (
	.portawe(\u_memory_interface|ram_inst|altsyncram_component|auto_generated|decode3|w_anode8396w [1]),
	.portare(!\o_mem_we~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\o_mem_addr[15]~34_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\o_mem_wdata[1]~1_combout }),
	.portaaddr({\o_mem_addr[14]~31_combout ,\o_mem_addr[13]~29_combout ,\o_mem_addr[12]~27_combout ,\o_mem_addr[11]~25_combout ,\o_mem_addr[10]~23_combout ,\o_mem_addr[9]~21_combout ,\o_mem_addr[8]~19_combout ,\o_mem_addr[7]~17_combout ,\o_mem_addr[6]~15_combout ,
\o_mem_addr[5]~13_combout ,\o_mem_addr[4]~11_combout ,\o_mem_addr[3]~9_combout ,\o_mem_addr[2]~7_combout }),
	.portabyteenamasks({\o_mem_byte_en[0]~2_combout }),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a33 .clk0_core_clock_enable = "ena0";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a33 .data_interleave_offset_in_bits = 1;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a33 .data_interleave_width_in_bits = 1;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a33 .logical_ram_name = "memory_interface:u_memory_interface|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_qhn1:auto_generated|ALTSYNCRAM";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a33 .operation_mode = "single_port";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_address_clear = "none";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_address_width = 13;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_byte_enable_mask_width = 1;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_byte_size = 1;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_out_clear = "none";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_out_clock = "none";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_width = 1;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_first_address = 0;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_first_bit_number = 1;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_last_address = 8191;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_logical_ram_depth = 262144;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_logical_ram_width = 32;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_read_during_write_mode = "dont_care";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a33 .port_b_address_width = 13;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a33 .port_b_data_width = 1;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a33 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y11_N0
cyclonev_ram_block \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(\u_memory_interface|ram_inst|altsyncram_component|auto_generated|decode3|w_anode8379w [1]),
	.portare(!\o_mem_we~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\o_mem_addr[15]~34_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\o_mem_wdata[1]~1_combout }),
	.portaaddr({\o_mem_addr[14]~31_combout ,\o_mem_addr[13]~29_combout ,\o_mem_addr[12]~27_combout ,\o_mem_addr[11]~25_combout ,\o_mem_addr[10]~23_combout ,\o_mem_addr[9]~21_combout ,\o_mem_addr[8]~19_combout ,\o_mem_addr[7]~17_combout ,\o_mem_addr[6]~15_combout ,
\o_mem_addr[5]~13_combout ,\o_mem_addr[4]~11_combout ,\o_mem_addr[3]~9_combout ,\o_mem_addr[2]~7_combout }),
	.portabyteenamasks({\o_mem_byte_en[0]~2_combout }),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "memory_interface:u_memory_interface|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_qhn1:auto_generated|ALTSYNCRAM";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "single_port";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_mask_width = 1;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_size = 1;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 262144;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 32;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "dont_care";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X27_Y10_N27
cyclonev_lcell_comb \u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w1_n0_mux_dataout~0 (
// Equation(s):
// \u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  = ( \u_memory_interface|ram_inst|altsyncram_component|auto_generated|address_reg_a [0] & ( 
// \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a1~portadataout  & ( \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a33~portadataout  ) ) ) # ( 
// !\u_memory_interface|ram_inst|altsyncram_component|auto_generated|address_reg_a [0] & ( \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a1~portadataout  ) ) # ( 
// \u_memory_interface|ram_inst|altsyncram_component|auto_generated|address_reg_a [0] & ( !\u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a1~portadataout  & ( 
// \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a33~portadataout  ) ) )

	.dataa(gnd),
	.datab(!\u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a33~portadataout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\u_memory_interface|ram_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.dataf(!\u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a1~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w1_n0_mux_dataout~0 .extended_lut = "off";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w1_n0_mux_dataout~0 .lut_mask = 64'h00003333FFFF3333;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w1_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y14_N37
dffeas \u_dsa_system|u_seq_core|u_stage2|o_p_final_q[12] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u_dsa_system|u_seq_core|u_stage2|Add1~33_sumout ),
	.asdata(vcc),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_dsa_system|u_seq_core|u_stage2|o_p_final_q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u_dsa_system|u_seq_core|u_stage2|o_p_final_q[12] .is_wysiwyg = "true";
defparam \u_dsa_system|u_seq_core|u_stage2|o_p_final_q[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y4_N23
dffeas \u_dsa_system|u_seq_core|u_stage3|o_pixel_out[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_dsa_system|u_seq_core|u_stage2|o_p_final_q [12]),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_dsa_system|u_seq_core|u_stage3|o_pixel_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u_dsa_system|u_seq_core|u_stage3|o_pixel_out[4] .is_wysiwyg = "true";
defparam \u_dsa_system|u_seq_core|u_stage3|o_pixel_out[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y16_N37
dffeas \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|o_p_final_q[12] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Add1~17_sumout ),
	.asdata(vcc),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|o_p_final_q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|o_p_final_q[12] .is_wysiwyg = "true";
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|o_p_final_q[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y4_N26
dffeas \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage3|o_pixel_out[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|o_p_final_q [12]),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage3|o_pixel_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage3|o_pixel_out[4] .is_wysiwyg = "true";
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage3|o_pixel_out[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y4_N24
cyclonev_lcell_comb \o_mem_wdata[12]~12 (
// Equation(s):
// \o_mem_wdata[12]~12_combout  = ( \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage3|o_pixel_out [4] & ( \u_vjtag_interface|data_out[12]~_Duplicate_1_q  & ( (\o_mem_we~0_combout  & (((\u_instruction_handler|i_mode_select~q ) # 
// (\u_dsa_system|u_seq_core|u_stage3|o_pixel_out [4])) # (\u_dsa_system|u_controller|o_busy~0_combout ))) ) ) ) # ( !\u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage3|o_pixel_out [4] & ( \u_vjtag_interface|data_out[12]~_Duplicate_1_q  & ( 
// (\o_mem_we~0_combout  & (((\u_dsa_system|u_seq_core|u_stage3|o_pixel_out [4] & !\u_instruction_handler|i_mode_select~q )) # (\u_dsa_system|u_controller|o_busy~0_combout ))) ) ) ) # ( \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage3|o_pixel_out [4] & 
// ( !\u_vjtag_interface|data_out[12]~_Duplicate_1_q  & ( (!\u_dsa_system|u_controller|o_busy~0_combout  & (\o_mem_we~0_combout  & ((\u_instruction_handler|i_mode_select~q ) # (\u_dsa_system|u_seq_core|u_stage3|o_pixel_out [4])))) ) ) ) # ( 
// !\u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage3|o_pixel_out [4] & ( !\u_vjtag_interface|data_out[12]~_Duplicate_1_q  & ( (!\u_dsa_system|u_controller|o_busy~0_combout  & (\o_mem_we~0_combout  & (\u_dsa_system|u_seq_core|u_stage3|o_pixel_out [4] & 
// !\u_instruction_handler|i_mode_select~q ))) ) ) )

	.dataa(!\u_dsa_system|u_controller|o_busy~0_combout ),
	.datab(!\o_mem_we~0_combout ),
	.datac(!\u_dsa_system|u_seq_core|u_stage3|o_pixel_out [4]),
	.datad(!\u_instruction_handler|i_mode_select~q ),
	.datae(!\u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage3|o_pixel_out [4]),
	.dataf(!\u_vjtag_interface|data_out[12]~_Duplicate_1_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\o_mem_wdata[12]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \o_mem_wdata[12]~12 .extended_lut = "off";
defparam \o_mem_wdata[12]~12 .lut_mask = 64'h0200022213111333;
defparam \o_mem_wdata[12]~12 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y3_N0
cyclonev_ram_block \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a44 (
	.portawe(\u_memory_interface|ram_inst|altsyncram_component|auto_generated|decode3|w_anode8396w [1]),
	.portare(!\o_mem_we~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\o_mem_addr[15]~34_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\o_mem_wdata[12]~12_combout }),
	.portaaddr({\o_mem_addr[14]~31_combout ,\o_mem_addr[13]~29_combout ,\o_mem_addr[12]~27_combout ,\o_mem_addr[11]~25_combout ,\o_mem_addr[10]~23_combout ,\o_mem_addr[9]~21_combout ,\o_mem_addr[8]~19_combout ,\o_mem_addr[7]~17_combout ,\o_mem_addr[6]~15_combout ,
\o_mem_addr[5]~13_combout ,\o_mem_addr[4]~11_combout ,\o_mem_addr[3]~9_combout ,\o_mem_addr[2]~7_combout }),
	.portabyteenamasks({\o_mem_byte_en[1]~4_combout }),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a44 .clk0_core_clock_enable = "ena0";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a44 .data_interleave_offset_in_bits = 1;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a44 .data_interleave_width_in_bits = 1;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a44 .logical_ram_name = "memory_interface:u_memory_interface|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_qhn1:auto_generated|ALTSYNCRAM";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a44 .operation_mode = "single_port";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_address_clear = "none";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_address_width = 13;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_byte_enable_mask_width = 1;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_byte_size = 1;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_out_clear = "none";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_out_clock = "none";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_width = 1;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_first_address = 0;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_first_bit_number = 12;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_last_address = 8191;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_logical_ram_depth = 262144;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_logical_ram_width = 32;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_read_during_write_mode = "dont_care";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a44 .port_b_address_width = 13;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a44 .port_b_data_width = 1;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a44 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y4_N0
cyclonev_ram_block \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a12 (
	.portawe(\u_memory_interface|ram_inst|altsyncram_component|auto_generated|decode3|w_anode8379w [1]),
	.portare(!\o_mem_we~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\o_mem_addr[15]~34_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\o_mem_wdata[12]~12_combout }),
	.portaaddr({\o_mem_addr[14]~31_combout ,\o_mem_addr[13]~29_combout ,\o_mem_addr[12]~27_combout ,\o_mem_addr[11]~25_combout ,\o_mem_addr[10]~23_combout ,\o_mem_addr[9]~21_combout ,\o_mem_addr[8]~19_combout ,\o_mem_addr[7]~17_combout ,\o_mem_addr[6]~15_combout ,
\o_mem_addr[5]~13_combout ,\o_mem_addr[4]~11_combout ,\o_mem_addr[3]~9_combout ,\o_mem_addr[2]~7_combout }),
	.portabyteenamasks({\o_mem_byte_en[1]~4_combout }),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a12 .clk0_core_clock_enable = "ena0";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a12 .logical_ram_name = "memory_interface:u_memory_interface|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_qhn1:auto_generated|ALTSYNCRAM";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a12 .operation_mode = "single_port";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_mask_width = 1;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_size = 1;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_bit_number = 12;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 262144;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_width = 32;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "dont_care";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a12 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X30_Y6_N18
cyclonev_lcell_comb \u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w12_n0_mux_dataout~0 (
// Equation(s):
// \u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w12_n0_mux_dataout~0_combout  = ( \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a12~portadataout  & ( 
// (!\u_memory_interface|ram_inst|altsyncram_component|auto_generated|address_reg_a [0]) # (\u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a44~portadataout ) ) ) # ( 
// !\u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a12~portadataout  & ( (\u_memory_interface|ram_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a44~portadataout ) ) )

	.dataa(gnd),
	.datab(!\u_memory_interface|ram_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(!\u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a44~portadataout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a12~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w12_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w12_n0_mux_dataout~0 .extended_lut = "off";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w12_n0_mux_dataout~0 .lut_mask = 64'h03030303CFCFCFCF;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w12_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y8_N48
cyclonev_lcell_comb \u_dsa_system|u_controller|row1_data[12]~_Duplicate_1feeder (
// Equation(s):
// \u_dsa_system|u_controller|row1_data[12]~_Duplicate_1feeder_combout  = ( \u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w12_n0_mux_dataout~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w12_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_dsa_system|u_controller|row1_data[12]~_Duplicate_1feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_controller|row1_data[12]~_Duplicate_1feeder .extended_lut = "off";
defparam \u_dsa_system|u_controller|row1_data[12]~_Duplicate_1feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u_dsa_system|u_controller|row1_data[12]~_Duplicate_1feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y8_N50
dffeas \u_dsa_system|u_controller|row1_data[12]~_Duplicate_1 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u_dsa_system|u_controller|row1_data[12]~_Duplicate_1feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_dsa_system|u_controller|row1_data[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_dsa_system|u_controller|row1_data[12]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_dsa_system|u_controller|row1_data[12]~_Duplicate_1 .is_wysiwyg = "true";
defparam \u_dsa_system|u_controller|row1_data[12]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y16_N35
dffeas \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|o_p_final_q[11] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Add1~13_sumout ),
	.asdata(vcc),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|o_p_final_q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|o_p_final_q[11] .is_wysiwyg = "true";
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|o_p_final_q[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y8_N56
dffeas \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage3|o_pixel_out[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|o_p_final_q [11]),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage3|o_pixel_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage3|o_pixel_out[3] .is_wysiwyg = "true";
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage3|o_pixel_out[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y8_N54
cyclonev_lcell_comb \o_mem_wdata[11]~11 (
// Equation(s):
// \o_mem_wdata[11]~11_combout  = ( \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage3|o_pixel_out [3] & ( \u_dsa_system|u_seq_core|u_stage3|o_pixel_out [3] & ( (\o_mem_we~0_combout  & ((!\u_dsa_system|u_controller|o_busy~0_combout ) # 
// (\u_vjtag_interface|data_out[11]~_Duplicate_1_q ))) ) ) ) # ( !\u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage3|o_pixel_out [3] & ( \u_dsa_system|u_seq_core|u_stage3|o_pixel_out [3] & ( (\o_mem_we~0_combout  & 
// ((!\u_dsa_system|u_controller|o_busy~0_combout  & (!\u_instruction_handler|i_mode_select~q )) # (\u_dsa_system|u_controller|o_busy~0_combout  & ((\u_vjtag_interface|data_out[11]~_Duplicate_1_q ))))) ) ) ) # ( 
// \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage3|o_pixel_out [3] & ( !\u_dsa_system|u_seq_core|u_stage3|o_pixel_out [3] & ( (\o_mem_we~0_combout  & ((!\u_dsa_system|u_controller|o_busy~0_combout  & (\u_instruction_handler|i_mode_select~q )) # 
// (\u_dsa_system|u_controller|o_busy~0_combout  & ((\u_vjtag_interface|data_out[11]~_Duplicate_1_q ))))) ) ) ) # ( !\u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage3|o_pixel_out [3] & ( !\u_dsa_system|u_seq_core|u_stage3|o_pixel_out [3] & ( 
// (\u_dsa_system|u_controller|o_busy~0_combout  & (\u_vjtag_interface|data_out[11]~_Duplicate_1_q  & \o_mem_we~0_combout )) ) ) )

	.dataa(!\u_dsa_system|u_controller|o_busy~0_combout ),
	.datab(!\u_instruction_handler|i_mode_select~q ),
	.datac(!\u_vjtag_interface|data_out[11]~_Duplicate_1_q ),
	.datad(!\o_mem_we~0_combout ),
	.datae(!\u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage3|o_pixel_out [3]),
	.dataf(!\u_dsa_system|u_seq_core|u_stage3|o_pixel_out [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\o_mem_wdata[11]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \o_mem_wdata[11]~11 .extended_lut = "off";
defparam \o_mem_wdata[11]~11 .lut_mask = 64'h00050027008D00AF;
defparam \o_mem_wdata[11]~11 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y6_N0
cyclonev_ram_block \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a11 (
	.portawe(\u_memory_interface|ram_inst|altsyncram_component|auto_generated|decode3|w_anode8379w [1]),
	.portare(!\o_mem_we~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\o_mem_addr[15]~34_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\o_mem_wdata[11]~11_combout }),
	.portaaddr({\o_mem_addr[14]~31_combout ,\o_mem_addr[13]~29_combout ,\o_mem_addr[12]~27_combout ,\o_mem_addr[11]~25_combout ,\o_mem_addr[10]~23_combout ,\o_mem_addr[9]~21_combout ,\o_mem_addr[8]~19_combout ,\o_mem_addr[7]~17_combout ,\o_mem_addr[6]~15_combout ,
\o_mem_addr[5]~13_combout ,\o_mem_addr[4]~11_combout ,\o_mem_addr[3]~9_combout ,\o_mem_addr[2]~7_combout }),
	.portabyteenamasks({\o_mem_byte_en[1]~4_combout }),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a11 .clk0_core_clock_enable = "ena0";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a11 .logical_ram_name = "memory_interface:u_memory_interface|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_qhn1:auto_generated|ALTSYNCRAM";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a11 .operation_mode = "single_port";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_byte_enable_mask_width = 1;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_byte_size = 1;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_bit_number = 11;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 262144;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_width = 32;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "dont_care";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a11 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y5_N0
cyclonev_ram_block \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a43 (
	.portawe(\u_memory_interface|ram_inst|altsyncram_component|auto_generated|decode3|w_anode8396w [1]),
	.portare(!\o_mem_we~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\o_mem_addr[15]~34_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\o_mem_wdata[11]~11_combout }),
	.portaaddr({\o_mem_addr[14]~31_combout ,\o_mem_addr[13]~29_combout ,\o_mem_addr[12]~27_combout ,\o_mem_addr[11]~25_combout ,\o_mem_addr[10]~23_combout ,\o_mem_addr[9]~21_combout ,\o_mem_addr[8]~19_combout ,\o_mem_addr[7]~17_combout ,\o_mem_addr[6]~15_combout ,
\o_mem_addr[5]~13_combout ,\o_mem_addr[4]~11_combout ,\o_mem_addr[3]~9_combout ,\o_mem_addr[2]~7_combout }),
	.portabyteenamasks({\o_mem_byte_en[1]~4_combout }),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a43 .clk0_core_clock_enable = "ena0";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a43 .data_interleave_offset_in_bits = 1;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a43 .data_interleave_width_in_bits = 1;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a43 .logical_ram_name = "memory_interface:u_memory_interface|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_qhn1:auto_generated|ALTSYNCRAM";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a43 .operation_mode = "single_port";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_address_clear = "none";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_address_width = 13;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_byte_enable_mask_width = 1;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_byte_size = 1;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_out_clear = "none";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_out_clock = "none";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_width = 1;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_first_address = 0;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_first_bit_number = 11;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_last_address = 8191;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_logical_ram_depth = 262144;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_logical_ram_width = 32;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_read_during_write_mode = "dont_care";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a43 .port_b_address_width = 13;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a43 .port_b_data_width = 1;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a43 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X30_Y6_N27
cyclonev_lcell_comb \u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w11_n0_mux_dataout~0 (
// Equation(s):
// \u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w11_n0_mux_dataout~0_combout  = ( \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a43~portadataout  & ( 
// (\u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a11~portadataout ) # (\u_memory_interface|ram_inst|altsyncram_component|auto_generated|address_reg_a [0]) ) ) # ( 
// !\u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a43~portadataout  & ( (!\u_memory_interface|ram_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a11~portadataout ) ) )

	.dataa(gnd),
	.datab(!\u_memory_interface|ram_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(!\u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a11~portadataout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a43~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w11_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w11_n0_mux_dataout~0 .extended_lut = "off";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w11_n0_mux_dataout~0 .lut_mask = 64'h0C0C0C0C3F3F3F3F;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w11_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y14_N32
dffeas \u_dsa_system|u_seq_core|u_stage2|o_p_final_q[10] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u_dsa_system|u_seq_core|u_stage2|Add1~17_sumout ),
	.asdata(vcc),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_dsa_system|u_seq_core|u_stage2|o_p_final_q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u_dsa_system|u_seq_core|u_stage2|o_p_final_q[10] .is_wysiwyg = "true";
defparam \u_dsa_system|u_seq_core|u_stage2|o_p_final_q[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y14_N31
dffeas \u_dsa_system|u_seq_core|u_stage3|o_pixel_out[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_dsa_system|u_seq_core|u_stage2|o_p_final_q [10]),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_dsa_system|u_seq_core|u_stage3|o_pixel_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_dsa_system|u_seq_core|u_stage3|o_pixel_out[2] .is_wysiwyg = "true";
defparam \u_dsa_system|u_seq_core|u_stage3|o_pixel_out[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y16_N31
dffeas \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|o_p_final_q[10] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Add1~9_sumout ),
	.asdata(vcc),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|o_p_final_q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|o_p_final_q[10] .is_wysiwyg = "true";
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|o_p_final_q[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y8_N11
dffeas \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage3|o_pixel_out[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|o_p_final_q [10]),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage3|o_pixel_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage3|o_pixel_out[2] .is_wysiwyg = "true";
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage3|o_pixel_out[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y8_N9
cyclonev_lcell_comb \o_mem_wdata[10]~10 (
// Equation(s):
// \o_mem_wdata[10]~10_combout  = ( \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage3|o_pixel_out [2] & ( \u_vjtag_interface|data_out [10] & ( (\o_mem_we~0_combout  & (((\u_dsa_system|u_controller|o_busy~0_combout ) # 
// (\u_instruction_handler|i_mode_select~q )) # (\u_dsa_system|u_seq_core|u_stage3|o_pixel_out [2]))) ) ) ) # ( !\u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage3|o_pixel_out [2] & ( \u_vjtag_interface|data_out [10] & ( (\o_mem_we~0_combout  & 
// (((\u_dsa_system|u_seq_core|u_stage3|o_pixel_out [2] & !\u_instruction_handler|i_mode_select~q )) # (\u_dsa_system|u_controller|o_busy~0_combout ))) ) ) ) # ( \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage3|o_pixel_out [2] & ( 
// !\u_vjtag_interface|data_out [10] & ( (\o_mem_we~0_combout  & (!\u_dsa_system|u_controller|o_busy~0_combout  & ((\u_instruction_handler|i_mode_select~q ) # (\u_dsa_system|u_seq_core|u_stage3|o_pixel_out [2])))) ) ) ) # ( 
// !\u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage3|o_pixel_out [2] & ( !\u_vjtag_interface|data_out [10] & ( (\u_dsa_system|u_seq_core|u_stage3|o_pixel_out [2] & (!\u_instruction_handler|i_mode_select~q  & (\o_mem_we~0_combout  & 
// !\u_dsa_system|u_controller|o_busy~0_combout ))) ) ) )

	.dataa(!\u_dsa_system|u_seq_core|u_stage3|o_pixel_out [2]),
	.datab(!\u_instruction_handler|i_mode_select~q ),
	.datac(!\o_mem_we~0_combout ),
	.datad(!\u_dsa_system|u_controller|o_busy~0_combout ),
	.datae(!\u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage3|o_pixel_out [2]),
	.dataf(!\u_vjtag_interface|data_out [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\o_mem_wdata[10]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \o_mem_wdata[10]~10 .extended_lut = "off";
defparam \o_mem_wdata[10]~10 .lut_mask = 64'h04000700040F070F;
defparam \o_mem_wdata[10]~10 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y10_N0
cyclonev_ram_block \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a42 (
	.portawe(\u_memory_interface|ram_inst|altsyncram_component|auto_generated|decode3|w_anode8396w [1]),
	.portare(!\o_mem_we~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\o_mem_addr[15]~34_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\o_mem_wdata[10]~10_combout }),
	.portaaddr({\o_mem_addr[14]~31_combout ,\o_mem_addr[13]~29_combout ,\o_mem_addr[12]~27_combout ,\o_mem_addr[11]~25_combout ,\o_mem_addr[10]~23_combout ,\o_mem_addr[9]~21_combout ,\o_mem_addr[8]~19_combout ,\o_mem_addr[7]~17_combout ,\o_mem_addr[6]~15_combout ,
\o_mem_addr[5]~13_combout ,\o_mem_addr[4]~11_combout ,\o_mem_addr[3]~9_combout ,\o_mem_addr[2]~7_combout }),
	.portabyteenamasks({\o_mem_byte_en[1]~4_combout }),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a42 .clk0_core_clock_enable = "ena0";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a42 .data_interleave_offset_in_bits = 1;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a42 .data_interleave_width_in_bits = 1;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a42 .logical_ram_name = "memory_interface:u_memory_interface|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_qhn1:auto_generated|ALTSYNCRAM";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a42 .operation_mode = "single_port";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_address_clear = "none";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_address_width = 13;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_byte_enable_mask_width = 1;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_byte_size = 1;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_out_clear = "none";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_out_clock = "none";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_width = 1;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_first_address = 0;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_first_bit_number = 10;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_last_address = 8191;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_logical_ram_depth = 262144;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_logical_ram_width = 32;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_read_during_write_mode = "dont_care";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a42 .port_b_address_width = 13;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a42 .port_b_data_width = 1;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a42 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y11_N0
cyclonev_ram_block \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a10 (
	.portawe(\u_memory_interface|ram_inst|altsyncram_component|auto_generated|decode3|w_anode8379w [1]),
	.portare(!\o_mem_we~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\o_mem_addr[15]~34_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\o_mem_wdata[10]~10_combout }),
	.portaaddr({\o_mem_addr[14]~31_combout ,\o_mem_addr[13]~29_combout ,\o_mem_addr[12]~27_combout ,\o_mem_addr[11]~25_combout ,\o_mem_addr[10]~23_combout ,\o_mem_addr[9]~21_combout ,\o_mem_addr[8]~19_combout ,\o_mem_addr[7]~17_combout ,\o_mem_addr[6]~15_combout ,
\o_mem_addr[5]~13_combout ,\o_mem_addr[4]~11_combout ,\o_mem_addr[3]~9_combout ,\o_mem_addr[2]~7_combout }),
	.portabyteenamasks({\o_mem_byte_en[1]~4_combout }),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a10 .clk0_core_clock_enable = "ena0";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a10 .logical_ram_name = "memory_interface:u_memory_interface|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_qhn1:auto_generated|ALTSYNCRAM";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a10 .operation_mode = "single_port";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_mask_width = 1;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_size = 1;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_bit_number = 10;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 262144;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_width = 32;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "dont_care";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a10 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X27_Y10_N6
cyclonev_lcell_comb \u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w10_n0_mux_dataout~0 (
// Equation(s):
// \u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w10_n0_mux_dataout~0_combout  = ( \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a42~portadataout  & ( 
// \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a10~portadataout  ) ) # ( !\u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a42~portadataout  & ( 
// \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a10~portadataout  & ( !\u_memory_interface|ram_inst|altsyncram_component|auto_generated|address_reg_a [0] ) ) ) # ( 
// \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a42~portadataout  & ( !\u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a10~portadataout  & ( 
// \u_memory_interface|ram_inst|altsyncram_component|auto_generated|address_reg_a [0] ) ) )

	.dataa(gnd),
	.datab(!\u_memory_interface|ram_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a42~portadataout ),
	.dataf(!\u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a10~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w10_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w10_n0_mux_dataout~0 .extended_lut = "off";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w10_n0_mux_dataout~0 .lut_mask = 64'h00003333CCCCFFFF;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w10_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y8_N5
dffeas \u_dsa_system|u_controller|row1_data[10]~_Duplicate_1 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w10_n0_mux_dataout~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_dsa_system|u_controller|row1_data[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_dsa_system|u_controller|row1_data[10]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_dsa_system|u_controller|row1_data[10]~_Duplicate_1 .is_wysiwyg = "true";
defparam \u_dsa_system|u_controller|row1_data[10]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y16_N28
dffeas \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|o_p_final_q[9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Add1~5_sumout ),
	.asdata(vcc),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|o_p_final_q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|o_p_final_q[9] .is_wysiwyg = "true";
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|o_p_final_q[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y8_N41
dffeas \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage3|o_pixel_out[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|o_p_final_q [9]),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage3|o_pixel_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage3|o_pixel_out[1] .is_wysiwyg = "true";
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage3|o_pixel_out[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y4_N58
dffeas \u_vjtag_interface|data_out[9]~DUPLICATE (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\u_vjtag_interface|data_out[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_vjtag_interface|always3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vjtag_interface|data_out[9]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_vjtag_interface|data_out[9]~DUPLICATE .is_wysiwyg = "true";
defparam \u_vjtag_interface|data_out[9]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y8_N39
cyclonev_lcell_comb \o_mem_wdata[9]~9 (
// Equation(s):
// \o_mem_wdata[9]~9_combout  = ( \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage3|o_pixel_out [1] & ( \u_vjtag_interface|data_out[9]~DUPLICATE_q  & ( (\o_mem_we~0_combout  & (((\u_dsa_system|u_controller|o_busy~0_combout ) # 
// (\u_dsa_system|u_seq_core|u_stage3|o_pixel_out [1])) # (\u_instruction_handler|i_mode_select~q ))) ) ) ) # ( !\u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage3|o_pixel_out [1] & ( \u_vjtag_interface|data_out[9]~DUPLICATE_q  & ( (\o_mem_we~0_combout  
// & (((!\u_instruction_handler|i_mode_select~q  & \u_dsa_system|u_seq_core|u_stage3|o_pixel_out [1])) # (\u_dsa_system|u_controller|o_busy~0_combout ))) ) ) ) # ( \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage3|o_pixel_out [1] & ( 
// !\u_vjtag_interface|data_out[9]~DUPLICATE_q  & ( (\o_mem_we~0_combout  & (!\u_dsa_system|u_controller|o_busy~0_combout  & ((\u_dsa_system|u_seq_core|u_stage3|o_pixel_out [1]) # (\u_instruction_handler|i_mode_select~q )))) ) ) ) # ( 
// !\u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage3|o_pixel_out [1] & ( !\u_vjtag_interface|data_out[9]~DUPLICATE_q  & ( (!\u_instruction_handler|i_mode_select~q  & (\o_mem_we~0_combout  & (\u_dsa_system|u_seq_core|u_stage3|o_pixel_out [1] & 
// !\u_dsa_system|u_controller|o_busy~0_combout ))) ) ) )

	.dataa(!\u_instruction_handler|i_mode_select~q ),
	.datab(!\o_mem_we~0_combout ),
	.datac(!\u_dsa_system|u_seq_core|u_stage3|o_pixel_out [1]),
	.datad(!\u_dsa_system|u_controller|o_busy~0_combout ),
	.datae(!\u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage3|o_pixel_out [1]),
	.dataf(!\u_vjtag_interface|data_out[9]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\o_mem_wdata[9]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \o_mem_wdata[9]~9 .extended_lut = "off";
defparam \o_mem_wdata[9]~9 .lut_mask = 64'h0200130002331333;
defparam \o_mem_wdata[9]~9 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X5_Y11_N0
cyclonev_ram_block \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a9 (
	.portawe(\u_memory_interface|ram_inst|altsyncram_component|auto_generated|decode3|w_anode8379w [1]),
	.portare(!\o_mem_we~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\o_mem_addr[15]~34_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\o_mem_wdata[9]~9_combout }),
	.portaaddr({\o_mem_addr[14]~31_combout ,\o_mem_addr[13]~29_combout ,\o_mem_addr[12]~27_combout ,\o_mem_addr[11]~25_combout ,\o_mem_addr[10]~23_combout ,\o_mem_addr[9]~21_combout ,\o_mem_addr[8]~19_combout ,\o_mem_addr[7]~17_combout ,\o_mem_addr[6]~15_combout ,
\o_mem_addr[5]~13_combout ,\o_mem_addr[4]~11_combout ,\o_mem_addr[3]~9_combout ,\o_mem_addr[2]~7_combout }),
	.portabyteenamasks({\o_mem_byte_en[1]~4_combout }),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a9 .logical_ram_name = "memory_interface:u_memory_interface|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_qhn1:auto_generated|ALTSYNCRAM";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a9 .operation_mode = "single_port";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_enable_mask_width = 1;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_size = 1;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_bit_number = 9;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 262144;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_width = 32;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "dont_care";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a9 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X5_Y12_N0
cyclonev_ram_block \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a41 (
	.portawe(\u_memory_interface|ram_inst|altsyncram_component|auto_generated|decode3|w_anode8396w [1]),
	.portare(!\o_mem_we~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\o_mem_addr[15]~34_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\o_mem_wdata[9]~9_combout }),
	.portaaddr({\o_mem_addr[14]~31_combout ,\o_mem_addr[13]~29_combout ,\o_mem_addr[12]~27_combout ,\o_mem_addr[11]~25_combout ,\o_mem_addr[10]~23_combout ,\o_mem_addr[9]~21_combout ,\o_mem_addr[8]~19_combout ,\o_mem_addr[7]~17_combout ,\o_mem_addr[6]~15_combout ,
\o_mem_addr[5]~13_combout ,\o_mem_addr[4]~11_combout ,\o_mem_addr[3]~9_combout ,\o_mem_addr[2]~7_combout }),
	.portabyteenamasks({\o_mem_byte_en[1]~4_combout }),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a41 .clk0_core_clock_enable = "ena0";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a41 .data_interleave_offset_in_bits = 1;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a41 .data_interleave_width_in_bits = 1;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a41 .logical_ram_name = "memory_interface:u_memory_interface|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_qhn1:auto_generated|ALTSYNCRAM";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a41 .operation_mode = "single_port";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_address_clear = "none";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_address_width = 13;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_byte_enable_mask_width = 1;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_byte_size = 1;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_out_clear = "none";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_out_clock = "none";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_width = 1;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_first_address = 0;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_first_bit_number = 9;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_last_address = 8191;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_logical_ram_depth = 262144;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_logical_ram_width = 32;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_read_during_write_mode = "dont_care";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a41 .port_b_address_width = 13;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a41 .port_b_data_width = 1;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a41 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X3_Y12_N27
cyclonev_lcell_comb \u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w9_n0_mux_dataout~0 (
// Equation(s):
// \u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w9_n0_mux_dataout~0_combout  = ( \u_memory_interface|ram_inst|altsyncram_component|auto_generated|address_reg_a [0] & ( 
// \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a41~portadataout  ) ) # ( !\u_memory_interface|ram_inst|altsyncram_component|auto_generated|address_reg_a [0] & ( 
// \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a9~portadataout  ) )

	.dataa(!\u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a9~portadataout ),
	.datab(gnd),
	.datac(!\u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a41~portadataout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_memory_interface|ram_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w9_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w9_n0_mux_dataout~0 .extended_lut = "off";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w9_n0_mux_dataout~0 .lut_mask = 64'h555555550F0F0F0F;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w9_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y14_N29
dffeas \u_dsa_system|u_seq_core|u_stage2|o_p_final_q[9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u_dsa_system|u_seq_core|u_stage2|Add1~9_sumout ),
	.asdata(vcc),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_dsa_system|u_seq_core|u_stage2|o_p_final_q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u_dsa_system|u_seq_core|u_stage2|o_p_final_q[9] .is_wysiwyg = "true";
defparam \u_dsa_system|u_seq_core|u_stage2|o_p_final_q[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y8_N47
dffeas \u_dsa_system|u_seq_core|u_stage3|o_pixel_out[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_dsa_system|u_seq_core|u_stage2|o_p_final_q [9]),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_dsa_system|u_seq_core|u_stage3|o_pixel_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_dsa_system|u_seq_core|u_stage3|o_pixel_out[1] .is_wysiwyg = "true";
defparam \u_dsa_system|u_seq_core|u_stage3|o_pixel_out[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y6_N28
dffeas \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|o_p_final_q[9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Add1~9_sumout ),
	.asdata(vcc),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|o_p_final_q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|o_p_final_q[9] .is_wysiwyg = "true";
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|o_p_final_q[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y8_N17
dffeas \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage3|o_pixel_out[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|o_p_final_q [9]),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage3|o_pixel_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage3|o_pixel_out[1] .is_wysiwyg = "true";
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage3|o_pixel_out[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y8_N15
cyclonev_lcell_comb \o_mem_wdata[17]~17 (
// Equation(s):
// \o_mem_wdata[17]~17_combout  = ( \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage3|o_pixel_out [1] & ( \u_vjtag_interface|data_out[17]~_Duplicate_1_q  & ( (\o_mem_we~0_combout  & (((\u_instruction_handler|i_mode_select~q ) # 
// (\u_dsa_system|u_seq_core|u_stage3|o_pixel_out [1])) # (\u_dsa_system|u_controller|o_busy~0_combout ))) ) ) ) # ( !\u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage3|o_pixel_out [1] & ( \u_vjtag_interface|data_out[17]~_Duplicate_1_q  & ( 
// (\o_mem_we~0_combout  & (((\u_dsa_system|u_seq_core|u_stage3|o_pixel_out [1] & !\u_instruction_handler|i_mode_select~q )) # (\u_dsa_system|u_controller|o_busy~0_combout ))) ) ) ) # ( \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage3|o_pixel_out [1] & 
// ( !\u_vjtag_interface|data_out[17]~_Duplicate_1_q  & ( (!\u_dsa_system|u_controller|o_busy~0_combout  & (\o_mem_we~0_combout  & ((\u_instruction_handler|i_mode_select~q ) # (\u_dsa_system|u_seq_core|u_stage3|o_pixel_out [1])))) ) ) ) # ( 
// !\u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage3|o_pixel_out [1] & ( !\u_vjtag_interface|data_out[17]~_Duplicate_1_q  & ( (!\u_dsa_system|u_controller|o_busy~0_combout  & (\u_dsa_system|u_seq_core|u_stage3|o_pixel_out [1] & (\o_mem_we~0_combout  & 
// !\u_instruction_handler|i_mode_select~q ))) ) ) )

	.dataa(!\u_dsa_system|u_controller|o_busy~0_combout ),
	.datab(!\u_dsa_system|u_seq_core|u_stage3|o_pixel_out [1]),
	.datac(!\o_mem_we~0_combout ),
	.datad(!\u_instruction_handler|i_mode_select~q ),
	.datae(!\u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage3|o_pixel_out [1]),
	.dataf(!\u_vjtag_interface|data_out[17]~_Duplicate_1_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\o_mem_wdata[17]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \o_mem_wdata[17]~17 .extended_lut = "off";
defparam \o_mem_wdata[17]~17 .lut_mask = 64'h0200020A0705070F;
defparam \o_mem_wdata[17]~17 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y5_N0
cyclonev_ram_block \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a17 (
	.portawe(\u_memory_interface|ram_inst|altsyncram_component|auto_generated|decode3|w_anode8379w [1]),
	.portare(!\o_mem_we~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\o_mem_addr[15]~34_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\o_mem_wdata[17]~17_combout }),
	.portaaddr({\o_mem_addr[14]~31_combout ,\o_mem_addr[13]~29_combout ,\o_mem_addr[12]~27_combout ,\o_mem_addr[11]~25_combout ,\o_mem_addr[10]~23_combout ,\o_mem_addr[9]~21_combout ,\o_mem_addr[8]~19_combout ,\o_mem_addr[7]~17_combout ,\o_mem_addr[6]~15_combout ,
\o_mem_addr[5]~13_combout ,\o_mem_addr[4]~11_combout ,\o_mem_addr[3]~9_combout ,\o_mem_addr[2]~7_combout }),
	.portabyteenamasks({\o_mem_byte_en[2]~6_combout }),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a17 .clk0_core_clock_enable = "ena0";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a17 .logical_ram_name = "memory_interface:u_memory_interface|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_qhn1:auto_generated|ALTSYNCRAM";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a17 .operation_mode = "single_port";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_width = 13;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_byte_enable_mask_width = 1;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_byte_size = 1;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clock = "none";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_bit_number = 17;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_last_address = 8191;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 262144;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_width = 32;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "dont_care";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a17 .port_b_address_width = 13;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a17 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X14_Y6_N0
cyclonev_ram_block \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a49 (
	.portawe(\u_memory_interface|ram_inst|altsyncram_component|auto_generated|decode3|w_anode8396w [1]),
	.portare(!\o_mem_we~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\o_mem_addr[15]~34_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\o_mem_wdata[17]~17_combout }),
	.portaaddr({\o_mem_addr[14]~31_combout ,\o_mem_addr[13]~29_combout ,\o_mem_addr[12]~27_combout ,\o_mem_addr[11]~25_combout ,\o_mem_addr[10]~23_combout ,\o_mem_addr[9]~21_combout ,\o_mem_addr[8]~19_combout ,\o_mem_addr[7]~17_combout ,\o_mem_addr[6]~15_combout ,
\o_mem_addr[5]~13_combout ,\o_mem_addr[4]~11_combout ,\o_mem_addr[3]~9_combout ,\o_mem_addr[2]~7_combout }),
	.portabyteenamasks({\o_mem_byte_en[2]~6_combout }),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a49 .clk0_core_clock_enable = "ena0";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a49 .data_interleave_offset_in_bits = 1;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a49 .data_interleave_width_in_bits = 1;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a49 .logical_ram_name = "memory_interface:u_memory_interface|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_qhn1:auto_generated|ALTSYNCRAM";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a49 .operation_mode = "single_port";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_address_clear = "none";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_address_width = 13;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_byte_enable_mask_width = 1;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_byte_size = 1;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_out_clear = "none";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_out_clock = "none";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_width = 1;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_first_address = 0;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_first_bit_number = 17;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_last_address = 8191;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_logical_ram_depth = 262144;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_logical_ram_width = 32;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_read_during_write_mode = "dont_care";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a49 .port_b_address_width = 13;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a49 .port_b_data_width = 1;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a49 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X18_Y2_N9
cyclonev_lcell_comb \u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w17_n0_mux_dataout~0 (
// Equation(s):
// \u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w17_n0_mux_dataout~0_combout  = ( \u_memory_interface|ram_inst|altsyncram_component|auto_generated|address_reg_a [0] & ( 
// \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a49~portadataout  ) ) # ( !\u_memory_interface|ram_inst|altsyncram_component|auto_generated|address_reg_a [0] & ( 
// \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a17~portadataout  ) )

	.dataa(!\u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a17~portadataout ),
	.datab(gnd),
	.datac(!\u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a49~portadataout ),
	.datad(gnd),
	.datae(!\u_memory_interface|ram_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w17_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w17_n0_mux_dataout~0 .extended_lut = "off";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w17_n0_mux_dataout~0 .lut_mask = 64'h55550F0F55550F0F;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w17_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y6_N6
cyclonev_lcell_comb \u_dsa_system|u_controller|row1_data[17]~feeder (
// Equation(s):
// \u_dsa_system|u_controller|row1_data[17]~feeder_combout  = ( \u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w17_n0_mux_dataout~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w17_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_dsa_system|u_controller|row1_data[17]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_controller|row1_data[17]~feeder .extended_lut = "off";
defparam \u_dsa_system|u_controller|row1_data[17]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u_dsa_system|u_controller|row1_data[17]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y6_N7
dffeas \u_dsa_system|u_controller|row1_data[17] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u_dsa_system|u_controller|row1_data[17]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_dsa_system|u_controller|row1_data[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_dsa_system|u_controller|row1_data [17]),
	.prn(vcc));
// synopsys translate_off
defparam \u_dsa_system|u_controller|row1_data[17] .is_wysiwyg = "true";
defparam \u_dsa_system|u_controller|row1_data[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y6_N26
dffeas \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|o_p_final_q[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|Add1~1_sumout ),
	.asdata(vcc),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|o_p_final_q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|o_p_final_q[8] .is_wysiwyg = "true";
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|o_p_final_q[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y8_N23
dffeas \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage3|o_pixel_out[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage2|o_p_final_q [8]),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage3|o_pixel_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage3|o_pixel_out[0] .is_wysiwyg = "true";
defparam \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage3|o_pixel_out[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y8_N21
cyclonev_lcell_comb \o_mem_wdata[16]~16 (
// Equation(s):
// \o_mem_wdata[16]~16_combout  = ( \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage3|o_pixel_out [0] & ( \u_vjtag_interface|data_out[16]~_Duplicate_1_q  & ( (\o_mem_we~0_combout  & (((\u_instruction_handler|i_mode_select~q ) # 
// (\u_dsa_system|u_seq_core|u_stage3|o_pixel_out [0])) # (\u_dsa_system|u_controller|o_busy~0_combout ))) ) ) ) # ( !\u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage3|o_pixel_out [0] & ( \u_vjtag_interface|data_out[16]~_Duplicate_1_q  & ( 
// (\o_mem_we~0_combout  & (((\u_dsa_system|u_seq_core|u_stage3|o_pixel_out [0] & !\u_instruction_handler|i_mode_select~q )) # (\u_dsa_system|u_controller|o_busy~0_combout ))) ) ) ) # ( \u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage3|o_pixel_out [0] & 
// ( !\u_vjtag_interface|data_out[16]~_Duplicate_1_q  & ( (!\u_dsa_system|u_controller|o_busy~0_combout  & (\o_mem_we~0_combout  & ((\u_instruction_handler|i_mode_select~q ) # (\u_dsa_system|u_seq_core|u_stage3|o_pixel_out [0])))) ) ) ) # ( 
// !\u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage3|o_pixel_out [0] & ( !\u_vjtag_interface|data_out[16]~_Duplicate_1_q  & ( (!\u_dsa_system|u_controller|o_busy~0_combout  & (\u_dsa_system|u_seq_core|u_stage3|o_pixel_out [0] & (\o_mem_we~0_combout  & 
// !\u_instruction_handler|i_mode_select~q ))) ) ) )

	.dataa(!\u_dsa_system|u_controller|o_busy~0_combout ),
	.datab(!\u_dsa_system|u_seq_core|u_stage3|o_pixel_out [0]),
	.datac(!\o_mem_we~0_combout ),
	.datad(!\u_instruction_handler|i_mode_select~q ),
	.datae(!\u_dsa_system|u_simd_core|sim_lanes[2].u_core|u_stage3|o_pixel_out [0]),
	.dataf(!\u_vjtag_interface|data_out[16]~_Duplicate_1_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\o_mem_wdata[16]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \o_mem_wdata[16]~16 .extended_lut = "off";
defparam \o_mem_wdata[16]~16 .lut_mask = 64'h0200020A0705070F;
defparam \o_mem_wdata[16]~16 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X5_Y8_N0
cyclonev_ram_block \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a48 (
	.portawe(\u_memory_interface|ram_inst|altsyncram_component|auto_generated|decode3|w_anode8396w [1]),
	.portare(!\o_mem_we~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\o_mem_addr[15]~34_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\o_mem_wdata[16]~16_combout }),
	.portaaddr({\o_mem_addr[14]~31_combout ,\o_mem_addr[13]~29_combout ,\o_mem_addr[12]~27_combout ,\o_mem_addr[11]~25_combout ,\o_mem_addr[10]~23_combout ,\o_mem_addr[9]~21_combout ,\o_mem_addr[8]~19_combout ,\o_mem_addr[7]~17_combout ,\o_mem_addr[6]~15_combout ,
\o_mem_addr[5]~13_combout ,\o_mem_addr[4]~11_combout ,\o_mem_addr[3]~9_combout ,\o_mem_addr[2]~7_combout }),
	.portabyteenamasks({\o_mem_byte_en[2]~6_combout }),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a48 .clk0_core_clock_enable = "ena0";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a48 .data_interleave_offset_in_bits = 1;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a48 .data_interleave_width_in_bits = 1;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a48 .logical_ram_name = "memory_interface:u_memory_interface|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_qhn1:auto_generated|ALTSYNCRAM";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a48 .operation_mode = "single_port";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_address_clear = "none";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_address_width = 13;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_byte_enable_mask_width = 1;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_byte_size = 1;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_out_clear = "none";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_out_clock = "none";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_width = 1;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_first_address = 0;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_first_bit_number = 16;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_last_address = 8191;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_logical_ram_depth = 262144;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_logical_ram_width = 32;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_read_during_write_mode = "dont_care";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a48 .port_b_address_width = 13;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a48 .port_b_data_width = 1;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a48 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X5_Y7_N0
cyclonev_ram_block \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a16 (
	.portawe(\u_memory_interface|ram_inst|altsyncram_component|auto_generated|decode3|w_anode8379w [1]),
	.portare(!\o_mem_we~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\o_mem_addr[15]~34_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\o_mem_wdata[16]~16_combout }),
	.portaaddr({\o_mem_addr[14]~31_combout ,\o_mem_addr[13]~29_combout ,\o_mem_addr[12]~27_combout ,\o_mem_addr[11]~25_combout ,\o_mem_addr[10]~23_combout ,\o_mem_addr[9]~21_combout ,\o_mem_addr[8]~19_combout ,\o_mem_addr[7]~17_combout ,\o_mem_addr[6]~15_combout ,
\o_mem_addr[5]~13_combout ,\o_mem_addr[4]~11_combout ,\o_mem_addr[3]~9_combout ,\o_mem_addr[2]~7_combout }),
	.portabyteenamasks({\o_mem_byte_en[2]~6_combout }),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a16 .clk0_core_clock_enable = "ena0";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a16 .logical_ram_name = "memory_interface:u_memory_interface|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_qhn1:auto_generated|ALTSYNCRAM";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a16 .operation_mode = "single_port";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_width = 13;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_byte_enable_mask_width = 1;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_byte_size = 1;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clock = "none";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_bit_number = 16;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_last_address = 8191;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 262144;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_width = 32;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "dont_care";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_width = 13;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a16 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X2_Y4_N39
cyclonev_lcell_comb \u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w16_n0_mux_dataout~0 (
// Equation(s):
// \u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w16_n0_mux_dataout~0_combout  = (!\u_memory_interface|ram_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a16~portadataout ))) # (\u_memory_interface|ram_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a48~portadataout ))

	.dataa(gnd),
	.datab(!\u_memory_interface|ram_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(!\u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a48~portadataout ),
	.datad(!\u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a16~portadataout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w16_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w16_n0_mux_dataout~0 .extended_lut = "off";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w16_n0_mux_dataout~0 .lut_mask = 64'h03CF03CF03CF03CF;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w16_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y14_N11
dffeas \u_dsa_system|u_controller|row0_data[16] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w16_n0_mux_dataout~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_dsa_system|u_controller|row0_data[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_dsa_system|u_controller|row0_data [16]),
	.prn(vcc));
// synopsys translate_off
defparam \u_dsa_system|u_controller|row0_data[16] .is_wysiwyg = "true";
defparam \u_dsa_system|u_controller|row0_data[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y16_N25
dffeas \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|o_p_final_q[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|Add1~1_sumout ),
	.asdata(vcc),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|o_p_final_q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|o_p_final_q[8] .is_wysiwyg = "true";
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|o_p_final_q[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y8_N5
dffeas \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage3|o_pixel_out[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage2|o_p_final_q [8]),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage3|o_pixel_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage3|o_pixel_out[0] .is_wysiwyg = "true";
defparam \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage3|o_pixel_out[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y8_N3
cyclonev_lcell_comb \o_mem_wdata[8]~8 (
// Equation(s):
// \o_mem_wdata[8]~8_combout  = ( \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage3|o_pixel_out [0] & ( \u_dsa_system|u_seq_core|u_stage3|o_pixel_out [0] & ( (\o_mem_we~0_combout  & ((!\u_dsa_system|u_controller|o_busy~0_combout ) # 
// (\u_vjtag_interface|data_out[8]~DUPLICATE_q ))) ) ) ) # ( !\u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage3|o_pixel_out [0] & ( \u_dsa_system|u_seq_core|u_stage3|o_pixel_out [0] & ( (\o_mem_we~0_combout  & 
// ((!\u_dsa_system|u_controller|o_busy~0_combout  & (!\u_instruction_handler|i_mode_select~q )) # (\u_dsa_system|u_controller|o_busy~0_combout  & ((\u_vjtag_interface|data_out[8]~DUPLICATE_q ))))) ) ) ) # ( 
// \u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage3|o_pixel_out [0] & ( !\u_dsa_system|u_seq_core|u_stage3|o_pixel_out [0] & ( (\o_mem_we~0_combout  & ((!\u_dsa_system|u_controller|o_busy~0_combout  & (\u_instruction_handler|i_mode_select~q )) # 
// (\u_dsa_system|u_controller|o_busy~0_combout  & ((\u_vjtag_interface|data_out[8]~DUPLICATE_q ))))) ) ) ) # ( !\u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage3|o_pixel_out [0] & ( !\u_dsa_system|u_seq_core|u_stage3|o_pixel_out [0] & ( 
// (\u_vjtag_interface|data_out[8]~DUPLICATE_q  & (\o_mem_we~0_combout  & \u_dsa_system|u_controller|o_busy~0_combout )) ) ) )

	.dataa(!\u_instruction_handler|i_mode_select~q ),
	.datab(!\u_vjtag_interface|data_out[8]~DUPLICATE_q ),
	.datac(!\o_mem_we~0_combout ),
	.datad(!\u_dsa_system|u_controller|o_busy~0_combout ),
	.datae(!\u_dsa_system|u_simd_core|sim_lanes[1].u_core|u_stage3|o_pixel_out [0]),
	.dataf(!\u_dsa_system|u_seq_core|u_stage3|o_pixel_out [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\o_mem_wdata[8]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \o_mem_wdata[8]~8 .extended_lut = "off";
defparam \o_mem_wdata[8]~8 .lut_mask = 64'h000305030A030F03;
defparam \o_mem_wdata[8]~8 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X5_Y10_N0
cyclonev_ram_block \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a40 (
	.portawe(\u_memory_interface|ram_inst|altsyncram_component|auto_generated|decode3|w_anode8396w [1]),
	.portare(!\o_mem_we~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\o_mem_addr[15]~34_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\o_mem_wdata[8]~8_combout }),
	.portaaddr({\o_mem_addr[14]~31_combout ,\o_mem_addr[13]~29_combout ,\o_mem_addr[12]~27_combout ,\o_mem_addr[11]~25_combout ,\o_mem_addr[10]~23_combout ,\o_mem_addr[9]~21_combout ,\o_mem_addr[8]~19_combout ,\o_mem_addr[7]~17_combout ,\o_mem_addr[6]~15_combout ,
\o_mem_addr[5]~13_combout ,\o_mem_addr[4]~11_combout ,\o_mem_addr[3]~9_combout ,\o_mem_addr[2]~7_combout }),
	.portabyteenamasks({\o_mem_byte_en[1]~4_combout }),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a40 .clk0_core_clock_enable = "ena0";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a40 .data_interleave_offset_in_bits = 1;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a40 .data_interleave_width_in_bits = 1;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a40 .logical_ram_name = "memory_interface:u_memory_interface|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_qhn1:auto_generated|ALTSYNCRAM";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a40 .operation_mode = "single_port";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_address_clear = "none";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_address_width = 13;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_byte_enable_mask_width = 1;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_byte_size = 1;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_out_clear = "none";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_out_clock = "none";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_width = 1;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_first_address = 0;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_first_bit_number = 8;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_last_address = 8191;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_logical_ram_depth = 262144;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_logical_ram_width = 32;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_read_during_write_mode = "dont_care";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a40 .port_b_address_width = 13;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a40 .port_b_data_width = 1;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a40 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X5_Y9_N0
cyclonev_ram_block \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(\u_memory_interface|ram_inst|altsyncram_component|auto_generated|decode3|w_anode8379w [1]),
	.portare(!\o_mem_we~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\o_mem_addr[15]~34_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\o_mem_wdata[8]~8_combout }),
	.portaaddr({\o_mem_addr[14]~31_combout ,\o_mem_addr[13]~29_combout ,\o_mem_addr[12]~27_combout ,\o_mem_addr[11]~25_combout ,\o_mem_addr[10]~23_combout ,\o_mem_addr[9]~21_combout ,\o_mem_addr[8]~19_combout ,\o_mem_addr[7]~17_combout ,\o_mem_addr[6]~15_combout ,
\o_mem_addr[5]~13_combout ,\o_mem_addr[4]~11_combout ,\o_mem_addr[3]~9_combout ,\o_mem_addr[2]~7_combout }),
	.portabyteenamasks({\o_mem_byte_en[1]~4_combout }),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "memory_interface:u_memory_interface|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_qhn1:auto_generated|ALTSYNCRAM";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "single_port";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_mask_width = 1;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_size = 1;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 262144;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 32;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "dont_care";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X6_Y10_N48
cyclonev_lcell_comb \u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w8_n0_mux_dataout~0 (
// Equation(s):
// \u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w8_n0_mux_dataout~0_combout  = ( \u_memory_interface|ram_inst|altsyncram_component|auto_generated|address_reg_a [0] & ( 
// \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a40~portadataout  ) ) # ( !\u_memory_interface|ram_inst|altsyncram_component|auto_generated|address_reg_a [0] & ( 
// \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a8~portadataout  ) )

	.dataa(!\u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a40~portadataout ),
	.datab(gnd),
	.datac(!\u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a8~portadataout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_memory_interface|ram_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w8_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w8_n0_mux_dataout~0 .extended_lut = "off";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w8_n0_mux_dataout~0 .lut_mask = 64'h0F0F0F0F55555555;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w8_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y14_N26
dffeas \u_dsa_system|u_seq_core|u_stage2|o_p_final_q[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u_dsa_system|u_seq_core|u_stage2|Add1~1_sumout ),
	.asdata(vcc),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_dsa_system|u_seq_core|u_stage2|o_p_final_q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u_dsa_system|u_seq_core|u_stage2|o_p_final_q[8] .is_wysiwyg = "true";
defparam \u_dsa_system|u_seq_core|u_stage2|o_p_final_q[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y14_N51
cyclonev_lcell_comb \u_dsa_system|u_seq_core|u_stage3|o_pixel_out[0]~feeder (
// Equation(s):
// \u_dsa_system|u_seq_core|u_stage3|o_pixel_out[0]~feeder_combout  = ( \u_dsa_system|u_seq_core|u_stage2|o_p_final_q [8] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_dsa_system|u_seq_core|u_stage2|o_p_final_q [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_dsa_system|u_seq_core|u_stage3|o_pixel_out[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_seq_core|u_stage3|o_pixel_out[0]~feeder .extended_lut = "off";
defparam \u_dsa_system|u_seq_core|u_stage3|o_pixel_out[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u_dsa_system|u_seq_core|u_stage3|o_pixel_out[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y14_N52
dffeas \u_dsa_system|u_seq_core|u_stage3|o_pixel_out[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u_dsa_system|u_seq_core|u_stage3|o_pixel_out[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_dsa_system|u_seq_core|u_stage3|o_pixel_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_dsa_system|u_seq_core|u_stage3|o_pixel_out[0] .is_wysiwyg = "true";
defparam \u_dsa_system|u_seq_core|u_stage3|o_pixel_out[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y12_N25
dffeas \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|o_p_final_q[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|Add1~1_sumout ),
	.asdata(vcc),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|o_p_final_q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|o_p_final_q[8] .is_wysiwyg = "true";
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|o_p_final_q[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y8_N26
dffeas \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage3|o_pixel_out[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage2|o_p_final_q [8]),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage3|o_pixel_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage3|o_pixel_out[0] .is_wysiwyg = "true";
defparam \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage3|o_pixel_out[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y8_N24
cyclonev_lcell_comb \o_mem_wdata[0]~0 (
// Equation(s):
// \o_mem_wdata[0]~0_combout  = ( \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage3|o_pixel_out [0] & ( \u_vjtag_interface|data_out [0] & ( (\o_mem_we~0_combout  & (((\u_dsa_system|u_seq_core|u_stage3|o_pixel_out [0]) # 
// (\u_instruction_handler|i_mode_select~q )) # (\u_dsa_system|u_controller|o_busy~0_combout ))) ) ) ) # ( !\u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage3|o_pixel_out [0] & ( \u_vjtag_interface|data_out [0] & ( (\o_mem_we~0_combout  & 
// (((!\u_instruction_handler|i_mode_select~q  & \u_dsa_system|u_seq_core|u_stage3|o_pixel_out [0])) # (\u_dsa_system|u_controller|o_busy~0_combout ))) ) ) ) # ( \u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage3|o_pixel_out [0] & ( 
// !\u_vjtag_interface|data_out [0] & ( (!\u_dsa_system|u_controller|o_busy~0_combout  & (\o_mem_we~0_combout  & ((\u_dsa_system|u_seq_core|u_stage3|o_pixel_out [0]) # (\u_instruction_handler|i_mode_select~q )))) ) ) ) # ( 
// !\u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage3|o_pixel_out [0] & ( !\u_vjtag_interface|data_out [0] & ( (!\u_dsa_system|u_controller|o_busy~0_combout  & (\o_mem_we~0_combout  & (!\u_instruction_handler|i_mode_select~q  & 
// \u_dsa_system|u_seq_core|u_stage3|o_pixel_out [0]))) ) ) )

	.dataa(!\u_dsa_system|u_controller|o_busy~0_combout ),
	.datab(!\o_mem_we~0_combout ),
	.datac(!\u_instruction_handler|i_mode_select~q ),
	.datad(!\u_dsa_system|u_seq_core|u_stage3|o_pixel_out [0]),
	.datae(!\u_dsa_system|u_simd_core|sim_lanes[0].u_core|u_stage3|o_pixel_out [0]),
	.dataf(!\u_vjtag_interface|data_out [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\o_mem_wdata[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \o_mem_wdata[0]~0 .extended_lut = "off";
defparam \o_mem_wdata[0]~0 .lut_mask = 64'h0020022211311333;
defparam \o_mem_wdata[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y10_N0
cyclonev_ram_block \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(\u_memory_interface|ram_inst|altsyncram_component|auto_generated|decode3|w_anode8379w [1]),
	.portare(!\o_mem_we~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\o_mem_addr[15]~34_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\o_mem_wdata[0]~0_combout }),
	.portaaddr({\o_mem_addr[14]~31_combout ,\o_mem_addr[13]~29_combout ,\o_mem_addr[12]~27_combout ,\o_mem_addr[11]~25_combout ,\o_mem_addr[10]~23_combout ,\o_mem_addr[9]~21_combout ,\o_mem_addr[8]~19_combout ,\o_mem_addr[7]~17_combout ,\o_mem_addr[6]~15_combout ,
\o_mem_addr[5]~13_combout ,\o_mem_addr[4]~11_combout ,\o_mem_addr[3]~9_combout ,\o_mem_addr[2]~7_combout }),
	.portabyteenamasks({\o_mem_byte_en[0]~2_combout }),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "memory_interface:u_memory_interface|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_qhn1:auto_generated|ALTSYNCRAM";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "single_port";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_mask_width = 1;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_size = 1;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 262144;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "dont_care";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X14_Y9_N0
cyclonev_ram_block \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a32 (
	.portawe(\u_memory_interface|ram_inst|altsyncram_component|auto_generated|decode3|w_anode8396w [1]),
	.portare(!\o_mem_we~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\o_mem_addr[15]~34_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\o_mem_wdata[0]~0_combout }),
	.portaaddr({\o_mem_addr[14]~31_combout ,\o_mem_addr[13]~29_combout ,\o_mem_addr[12]~27_combout ,\o_mem_addr[11]~25_combout ,\o_mem_addr[10]~23_combout ,\o_mem_addr[9]~21_combout ,\o_mem_addr[8]~19_combout ,\o_mem_addr[7]~17_combout ,\o_mem_addr[6]~15_combout ,
\o_mem_addr[5]~13_combout ,\o_mem_addr[4]~11_combout ,\o_mem_addr[3]~9_combout ,\o_mem_addr[2]~7_combout }),
	.portabyteenamasks({\o_mem_byte_en[0]~2_combout }),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a32 .clk0_core_clock_enable = "ena0";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a32 .data_interleave_offset_in_bits = 1;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a32 .data_interleave_width_in_bits = 1;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a32 .logical_ram_name = "memory_interface:u_memory_interface|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_qhn1:auto_generated|ALTSYNCRAM";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a32 .operation_mode = "single_port";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_address_clear = "none";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_address_width = 13;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_byte_enable_mask_width = 1;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_byte_size = 1;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_out_clear = "none";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_out_clock = "none";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_width = 1;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_first_address = 0;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_first_bit_number = 0;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_last_address = 8191;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_logical_ram_depth = 262144;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_logical_ram_width = 32;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_read_during_write_mode = "dont_care";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a32 .port_b_address_width = 13;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a32 .port_b_data_width = 1;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a32 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X15_Y10_N15
cyclonev_lcell_comb \u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w0_n0_mux_dataout~0 (
// Equation(s):
// \u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  = ( \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a32~portadataout  & ( 
// (\u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a0~portadataout ) # (\u_memory_interface|ram_inst|altsyncram_component|auto_generated|address_reg_a [0]) ) ) # ( 
// !\u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a32~portadataout  & ( (!\u_memory_interface|ram_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// \u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a0~portadataout ) ) )

	.dataa(gnd),
	.datab(!\u_memory_interface|ram_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(!\u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a0~portadataout ),
	.datad(gnd),
	.datae(!\u_memory_interface|ram_inst|altsyncram_component|auto_generated|ram_block1a32~portadataout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w0_n0_mux_dataout~0 .extended_lut = "off";
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w0_n0_mux_dataout~0 .lut_mask = 64'h0C0C3F3F0C0C3F3F;
defparam \u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w0_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y6_N36
cyclonev_lcell_comb \u_vjtag_interface|DR2[0]~feeder (
// Equation(s):
// \u_vjtag_interface|DR2[0]~feeder_combout  = \u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_vjtag_interface|DR2[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_vjtag_interface|DR2[0]~feeder .extended_lut = "off";
defparam \u_vjtag_interface|DR2[0]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \u_vjtag_interface|DR2[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y6_N45
cyclonev_lcell_comb \u_vjtag_interface|DR2[1]~feeder (
// Equation(s):
// \u_vjtag_interface|DR2[1]~feeder_combout  = \u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout 

	.dataa(!\u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_vjtag_interface|DR2[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_vjtag_interface|DR2[1]~feeder .extended_lut = "off";
defparam \u_vjtag_interface|DR2[1]~feeder .lut_mask = 64'h5555555555555555;
defparam \u_vjtag_interface|DR2[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y6_N42
cyclonev_lcell_comb \u_vjtag_interface|DR2[2]~feeder (
// Equation(s):
// \u_vjtag_interface|DR2[2]~feeder_combout  = \u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout 

	.dataa(gnd),
	.datab(!\u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_vjtag_interface|DR2[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_vjtag_interface|DR2[2]~feeder .extended_lut = "off";
defparam \u_vjtag_interface|DR2[2]~feeder .lut_mask = 64'h3333333333333333;
defparam \u_vjtag_interface|DR2[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y6_N3
cyclonev_lcell_comb \u_vjtag_interface|DR2[3]~feeder (
// Equation(s):
// \u_vjtag_interface|DR2[3]~feeder_combout  = ( \u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_vjtag_interface|DR2[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_vjtag_interface|DR2[3]~feeder .extended_lut = "off";
defparam \u_vjtag_interface|DR2[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u_vjtag_interface|DR2[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y6_N0
cyclonev_lcell_comb \u_vjtag_interface|DR2[4]~feeder (
// Equation(s):
// \u_vjtag_interface|DR2[4]~feeder_combout  = \u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout 

	.dataa(gnd),
	.datab(!\u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_vjtag_interface|DR2[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_vjtag_interface|DR2[4]~feeder .extended_lut = "off";
defparam \u_vjtag_interface|DR2[4]~feeder .lut_mask = 64'h3333333333333333;
defparam \u_vjtag_interface|DR2[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y6_N9
cyclonev_lcell_comb \u_vjtag_interface|DR2[5]~feeder (
// Equation(s):
// \u_vjtag_interface|DR2[5]~feeder_combout  = ( \u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_vjtag_interface|DR2[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_vjtag_interface|DR2[5]~feeder .extended_lut = "off";
defparam \u_vjtag_interface|DR2[5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u_vjtag_interface|DR2[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y6_N6
cyclonev_lcell_comb \u_vjtag_interface|DR2[6]~feeder (
// Equation(s):
// \u_vjtag_interface|DR2[6]~feeder_combout  = \u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout 

	.dataa(gnd),
	.datab(!\u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_vjtag_interface|DR2[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_vjtag_interface|DR2[6]~feeder .extended_lut = "off";
defparam \u_vjtag_interface|DR2[6]~feeder .lut_mask = 64'h3333333333333333;
defparam \u_vjtag_interface|DR2[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y6_N24
cyclonev_lcell_comb \u_vjtag_interface|DR2[7]~feeder (
// Equation(s):
// \u_vjtag_interface|DR2[7]~feeder_combout  = \u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_vjtag_interface|DR2[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_vjtag_interface|DR2[7]~feeder .extended_lut = "off";
defparam \u_vjtag_interface|DR2[7]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \u_vjtag_interface|DR2[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y6_N27
cyclonev_lcell_comb \u_vjtag_interface|DR2[8]~feeder (
// Equation(s):
// \u_vjtag_interface|DR2[8]~feeder_combout  = ( \u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w8_n0_mux_dataout~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w8_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_vjtag_interface|DR2[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_vjtag_interface|DR2[8]~feeder .extended_lut = "off";
defparam \u_vjtag_interface|DR2[8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u_vjtag_interface|DR2[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y6_N18
cyclonev_lcell_comb \u_vjtag_interface|DR2[9]~feeder (
// Equation(s):
// \u_vjtag_interface|DR2[9]~feeder_combout  = \u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w9_n0_mux_dataout~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w9_n0_mux_dataout~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_vjtag_interface|DR2[9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_vjtag_interface|DR2[9]~feeder .extended_lut = "off";
defparam \u_vjtag_interface|DR2[9]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \u_vjtag_interface|DR2[9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y6_N21
cyclonev_lcell_comb \u_vjtag_interface|DR2[10]~feeder (
// Equation(s):
// \u_vjtag_interface|DR2[10]~feeder_combout  = ( \u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w10_n0_mux_dataout~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w10_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_vjtag_interface|DR2[10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_vjtag_interface|DR2[10]~feeder .extended_lut = "off";
defparam \u_vjtag_interface|DR2[10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u_vjtag_interface|DR2[10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y6_N48
cyclonev_lcell_comb \u_vjtag_interface|DR2[11]~feeder (
// Equation(s):
// \u_vjtag_interface|DR2[11]~feeder_combout  = ( \u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w11_n0_mux_dataout~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w11_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_vjtag_interface|DR2[11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_vjtag_interface|DR2[11]~feeder .extended_lut = "off";
defparam \u_vjtag_interface|DR2[11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u_vjtag_interface|DR2[11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y6_N51
cyclonev_lcell_comb \u_vjtag_interface|DR2[12]~feeder (
// Equation(s):
// \u_vjtag_interface|DR2[12]~feeder_combout  = \u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w12_n0_mux_dataout~0_combout 

	.dataa(!\u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w12_n0_mux_dataout~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_vjtag_interface|DR2[12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_vjtag_interface|DR2[12]~feeder .extended_lut = "off";
defparam \u_vjtag_interface|DR2[12]~feeder .lut_mask = 64'h5555555555555555;
defparam \u_vjtag_interface|DR2[12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y6_N54
cyclonev_lcell_comb \u_vjtag_interface|DR2[13]~feeder (
// Equation(s):
// \u_vjtag_interface|DR2[13]~feeder_combout  = \u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w13_n0_mux_dataout~0_combout 

	.dataa(gnd),
	.datab(!\u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w13_n0_mux_dataout~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_vjtag_interface|DR2[13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_vjtag_interface|DR2[13]~feeder .extended_lut = "off";
defparam \u_vjtag_interface|DR2[13]~feeder .lut_mask = 64'h3333333333333333;
defparam \u_vjtag_interface|DR2[13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y6_N57
cyclonev_lcell_comb \u_vjtag_interface|DR2[14]~feeder (
// Equation(s):
// \u_vjtag_interface|DR2[14]~feeder_combout  = \u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w14_n0_mux_dataout~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w14_n0_mux_dataout~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_vjtag_interface|DR2[14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_vjtag_interface|DR2[14]~feeder .extended_lut = "off";
defparam \u_vjtag_interface|DR2[14]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \u_vjtag_interface|DR2[14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y6_N12
cyclonev_lcell_comb \u_vjtag_interface|DR2[15]~feeder (
// Equation(s):
// \u_vjtag_interface|DR2[15]~feeder_combout  = \u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w15_n0_mux_dataout~0_combout 

	.dataa(gnd),
	.datab(!\u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w15_n0_mux_dataout~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_vjtag_interface|DR2[15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_vjtag_interface|DR2[15]~feeder .extended_lut = "off";
defparam \u_vjtag_interface|DR2[15]~feeder .lut_mask = 64'h3333333333333333;
defparam \u_vjtag_interface|DR2[15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y6_N15
cyclonev_lcell_comb \u_vjtag_interface|DR2[16]~feeder (
// Equation(s):
// \u_vjtag_interface|DR2[16]~feeder_combout  = \u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w16_n0_mux_dataout~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w16_n0_mux_dataout~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_vjtag_interface|DR2[16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_vjtag_interface|DR2[16]~feeder .extended_lut = "off";
defparam \u_vjtag_interface|DR2[16]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \u_vjtag_interface|DR2[16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y6_N39
cyclonev_lcell_comb \u_vjtag_interface|DR2[17]~feeder (
// Equation(s):
// \u_vjtag_interface|DR2[17]~feeder_combout  = \u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w17_n0_mux_dataout~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w17_n0_mux_dataout~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_vjtag_interface|DR2[17]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_vjtag_interface|DR2[17]~feeder .extended_lut = "off";
defparam \u_vjtag_interface|DR2[17]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \u_vjtag_interface|DR2[17]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y6_N30
cyclonev_lcell_comb \u_vjtag_interface|DR2[18]~feeder (
// Equation(s):
// \u_vjtag_interface|DR2[18]~feeder_combout  = \u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w18_n0_mux_dataout~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w18_n0_mux_dataout~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_vjtag_interface|DR2[18]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_vjtag_interface|DR2[18]~feeder .extended_lut = "off";
defparam \u_vjtag_interface|DR2[18]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \u_vjtag_interface|DR2[18]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y6_N33
cyclonev_lcell_comb \u_vjtag_interface|DR2[19]~feeder (
// Equation(s):
// \u_vjtag_interface|DR2[19]~feeder_combout  = ( \u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w19_n0_mux_dataout~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w19_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_vjtag_interface|DR2[19]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_vjtag_interface|DR2[19]~feeder .extended_lut = "off";
defparam \u_vjtag_interface|DR2[19]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u_vjtag_interface|DR2[19]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y4_N0
cyclonev_lcell_comb \u_vjtag_interface|DR2[20]~feeder (
// Equation(s):
// \u_vjtag_interface|DR2[20]~feeder_combout  = ( \u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w20_n0_mux_dataout~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w20_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_vjtag_interface|DR2[20]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_vjtag_interface|DR2[20]~feeder .extended_lut = "off";
defparam \u_vjtag_interface|DR2[20]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u_vjtag_interface|DR2[20]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y4_N3
cyclonev_lcell_comb \u_vjtag_interface|DR2[21]~feeder (
// Equation(s):
// \u_vjtag_interface|DR2[21]~feeder_combout  = \u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w21_n0_mux_dataout~0_combout 

	.dataa(!\u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w21_n0_mux_dataout~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_vjtag_interface|DR2[21]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_vjtag_interface|DR2[21]~feeder .extended_lut = "off";
defparam \u_vjtag_interface|DR2[21]~feeder .lut_mask = 64'h5555555555555555;
defparam \u_vjtag_interface|DR2[21]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y4_N6
cyclonev_lcell_comb \u_vjtag_interface|DR2[22]~feeder (
// Equation(s):
// \u_vjtag_interface|DR2[22]~feeder_combout  = \u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w22_n0_mux_dataout~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w22_n0_mux_dataout~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_vjtag_interface|DR2[22]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_vjtag_interface|DR2[22]~feeder .extended_lut = "off";
defparam \u_vjtag_interface|DR2[22]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \u_vjtag_interface|DR2[22]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y4_N9
cyclonev_lcell_comb \u_vjtag_interface|DR2[23]~feeder (
// Equation(s):
// \u_vjtag_interface|DR2[23]~feeder_combout  = ( \u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w23_n0_mux_dataout~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w23_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_vjtag_interface|DR2[23]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_vjtag_interface|DR2[23]~feeder .extended_lut = "off";
defparam \u_vjtag_interface|DR2[23]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u_vjtag_interface|DR2[23]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y4_N12
cyclonev_lcell_comb \u_vjtag_interface|DR2[24]~feeder (
// Equation(s):
// \u_vjtag_interface|DR2[24]~feeder_combout  = ( \u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w24_n0_mux_dataout~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w24_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_vjtag_interface|DR2[24]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_vjtag_interface|DR2[24]~feeder .extended_lut = "off";
defparam \u_vjtag_interface|DR2[24]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u_vjtag_interface|DR2[24]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y4_N15
cyclonev_lcell_comb \u_vjtag_interface|DR2[25]~feeder (
// Equation(s):
// \u_vjtag_interface|DR2[25]~feeder_combout  = \u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w25_n0_mux_dataout~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w25_n0_mux_dataout~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_vjtag_interface|DR2[25]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_vjtag_interface|DR2[25]~feeder .extended_lut = "off";
defparam \u_vjtag_interface|DR2[25]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \u_vjtag_interface|DR2[25]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y4_N54
cyclonev_lcell_comb \u_vjtag_interface|DR2[26]~feeder (
// Equation(s):
// \u_vjtag_interface|DR2[26]~feeder_combout  = \u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w26_n0_mux_dataout~0_combout 

	.dataa(gnd),
	.datab(!\u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w26_n0_mux_dataout~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_vjtag_interface|DR2[26]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_vjtag_interface|DR2[26]~feeder .extended_lut = "off";
defparam \u_vjtag_interface|DR2[26]~feeder .lut_mask = 64'h3333333333333333;
defparam \u_vjtag_interface|DR2[26]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y4_N57
cyclonev_lcell_comb \u_vjtag_interface|DR2[27]~feeder (
// Equation(s):
// \u_vjtag_interface|DR2[27]~feeder_combout  = \u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w27_n0_mux_dataout~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w27_n0_mux_dataout~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_vjtag_interface|DR2[27]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_vjtag_interface|DR2[27]~feeder .extended_lut = "off";
defparam \u_vjtag_interface|DR2[27]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \u_vjtag_interface|DR2[27]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y4_N48
cyclonev_lcell_comb \u_vjtag_interface|DR2[28]~feeder (
// Equation(s):
// \u_vjtag_interface|DR2[28]~feeder_combout  = \u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w28_n0_mux_dataout~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w28_n0_mux_dataout~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_vjtag_interface|DR2[28]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_vjtag_interface|DR2[28]~feeder .extended_lut = "off";
defparam \u_vjtag_interface|DR2[28]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \u_vjtag_interface|DR2[28]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y4_N51
cyclonev_lcell_comb \u_vjtag_interface|DR2[29]~feeder (
// Equation(s):
// \u_vjtag_interface|DR2[29]~feeder_combout  = \u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w29_n0_mux_dataout~0_combout 

	.dataa(!\u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w29_n0_mux_dataout~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_vjtag_interface|DR2[29]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_vjtag_interface|DR2[29]~feeder .extended_lut = "off";
defparam \u_vjtag_interface|DR2[29]~feeder .lut_mask = 64'h5555555555555555;
defparam \u_vjtag_interface|DR2[29]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y4_N30
cyclonev_lcell_comb \u_vjtag_interface|DR2[30]~feeder (
// Equation(s):
// \u_vjtag_interface|DR2[30]~feeder_combout  = ( \u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w30_n0_mux_dataout~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w30_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_vjtag_interface|DR2[30]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_vjtag_interface|DR2[30]~feeder .extended_lut = "off";
defparam \u_vjtag_interface|DR2[30]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u_vjtag_interface|DR2[30]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y4_N33
cyclonev_lcell_comb \u_vjtag_interface|DR2[31]~feeder (
// Equation(s):
// \u_vjtag_interface|DR2[31]~feeder_combout  = \u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w31_n0_mux_dataout~0_combout 

	.dataa(!\u_memory_interface|ram_inst|altsyncram_component|auto_generated|mux2|l1_w31_n0_mux_dataout~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_vjtag_interface|DR2[31]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_vjtag_interface|DR2[31]~feeder .extended_lut = "off";
defparam \u_vjtag_interface|DR2[31]~feeder .lut_mask = 64'h5555555555555555;
defparam \u_vjtag_interface|DR2[31]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N0
cyclonev_lcell_comb \u_vjtag_interface|DR2[0]~0 (
// Equation(s):
// \u_vjtag_interface|DR2[0]~0_combout  = ( !\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q  & ( 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3] & ( 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3] & 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q  & 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q )) ) ) ) # ( 
// !\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q  & ( 
// !\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3] & ( 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3] & 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q  & 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]))) ) ) )

	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_vjtag_interface|DR2[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_vjtag_interface|DR2[0]~0 .extended_lut = "off";
defparam \u_vjtag_interface|DR2[0]~0 .lut_mask = 64'h0004000004040000;
defparam \u_vjtag_interface|DR2[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y4_N34
dffeas \u_vjtag_interface|DR2[31] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\u_vjtag_interface|DR2[31]~feeder_combout ),
	.asdata(\altera_internal_jtag~TDIUTAP ),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u_vjtag|virtual_jtag_0|sld_virtual_jtag_basic_inst|virtual_state_cdr~combout ),
	.ena(\u_vjtag_interface|DR2[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vjtag_interface|DR2 [31]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vjtag_interface|DR2[31] .is_wysiwyg = "true";
defparam \u_vjtag_interface|DR2[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y4_N31
dffeas \u_vjtag_interface|DR2[30] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\u_vjtag_interface|DR2[30]~feeder_combout ),
	.asdata(\u_vjtag_interface|DR2 [31]),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u_vjtag|virtual_jtag_0|sld_virtual_jtag_basic_inst|virtual_state_cdr~combout ),
	.ena(\u_vjtag_interface|DR2[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vjtag_interface|DR2 [30]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vjtag_interface|DR2[30] .is_wysiwyg = "true";
defparam \u_vjtag_interface|DR2[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y4_N52
dffeas \u_vjtag_interface|DR2[29] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\u_vjtag_interface|DR2[29]~feeder_combout ),
	.asdata(\u_vjtag_interface|DR2 [30]),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u_vjtag|virtual_jtag_0|sld_virtual_jtag_basic_inst|virtual_state_cdr~combout ),
	.ena(\u_vjtag_interface|DR2[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vjtag_interface|DR2 [29]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vjtag_interface|DR2[29] .is_wysiwyg = "true";
defparam \u_vjtag_interface|DR2[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y4_N49
dffeas \u_vjtag_interface|DR2[28] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\u_vjtag_interface|DR2[28]~feeder_combout ),
	.asdata(\u_vjtag_interface|DR2 [29]),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u_vjtag|virtual_jtag_0|sld_virtual_jtag_basic_inst|virtual_state_cdr~combout ),
	.ena(\u_vjtag_interface|DR2[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vjtag_interface|DR2 [28]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vjtag_interface|DR2[28] .is_wysiwyg = "true";
defparam \u_vjtag_interface|DR2[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y4_N59
dffeas \u_vjtag_interface|DR2[27] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\u_vjtag_interface|DR2[27]~feeder_combout ),
	.asdata(\u_vjtag_interface|DR2 [28]),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u_vjtag|virtual_jtag_0|sld_virtual_jtag_basic_inst|virtual_state_cdr~combout ),
	.ena(\u_vjtag_interface|DR2[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vjtag_interface|DR2 [27]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vjtag_interface|DR2[27] .is_wysiwyg = "true";
defparam \u_vjtag_interface|DR2[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y4_N55
dffeas \u_vjtag_interface|DR2[26] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\u_vjtag_interface|DR2[26]~feeder_combout ),
	.asdata(\u_vjtag_interface|DR2 [27]),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u_vjtag|virtual_jtag_0|sld_virtual_jtag_basic_inst|virtual_state_cdr~combout ),
	.ena(\u_vjtag_interface|DR2[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vjtag_interface|DR2 [26]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vjtag_interface|DR2[26] .is_wysiwyg = "true";
defparam \u_vjtag_interface|DR2[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y4_N16
dffeas \u_vjtag_interface|DR2[25] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\u_vjtag_interface|DR2[25]~feeder_combout ),
	.asdata(\u_vjtag_interface|DR2 [26]),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u_vjtag|virtual_jtag_0|sld_virtual_jtag_basic_inst|virtual_state_cdr~combout ),
	.ena(\u_vjtag_interface|DR2[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vjtag_interface|DR2 [25]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vjtag_interface|DR2[25] .is_wysiwyg = "true";
defparam \u_vjtag_interface|DR2[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y4_N13
dffeas \u_vjtag_interface|DR2[24] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\u_vjtag_interface|DR2[24]~feeder_combout ),
	.asdata(\u_vjtag_interface|DR2 [25]),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u_vjtag|virtual_jtag_0|sld_virtual_jtag_basic_inst|virtual_state_cdr~combout ),
	.ena(\u_vjtag_interface|DR2[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vjtag_interface|DR2 [24]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vjtag_interface|DR2[24] .is_wysiwyg = "true";
defparam \u_vjtag_interface|DR2[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y4_N10
dffeas \u_vjtag_interface|DR2[23] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\u_vjtag_interface|DR2[23]~feeder_combout ),
	.asdata(\u_vjtag_interface|DR2 [24]),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u_vjtag|virtual_jtag_0|sld_virtual_jtag_basic_inst|virtual_state_cdr~combout ),
	.ena(\u_vjtag_interface|DR2[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vjtag_interface|DR2 [23]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vjtag_interface|DR2[23] .is_wysiwyg = "true";
defparam \u_vjtag_interface|DR2[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y4_N7
dffeas \u_vjtag_interface|DR2[22] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\u_vjtag_interface|DR2[22]~feeder_combout ),
	.asdata(\u_vjtag_interface|DR2 [23]),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u_vjtag|virtual_jtag_0|sld_virtual_jtag_basic_inst|virtual_state_cdr~combout ),
	.ena(\u_vjtag_interface|DR2[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vjtag_interface|DR2 [22]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vjtag_interface|DR2[22] .is_wysiwyg = "true";
defparam \u_vjtag_interface|DR2[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y4_N4
dffeas \u_vjtag_interface|DR2[21] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\u_vjtag_interface|DR2[21]~feeder_combout ),
	.asdata(\u_vjtag_interface|DR2 [22]),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u_vjtag|virtual_jtag_0|sld_virtual_jtag_basic_inst|virtual_state_cdr~combout ),
	.ena(\u_vjtag_interface|DR2[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vjtag_interface|DR2 [21]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vjtag_interface|DR2[21] .is_wysiwyg = "true";
defparam \u_vjtag_interface|DR2[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y4_N1
dffeas \u_vjtag_interface|DR2[20] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\u_vjtag_interface|DR2[20]~feeder_combout ),
	.asdata(\u_vjtag_interface|DR2 [21]),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u_vjtag|virtual_jtag_0|sld_virtual_jtag_basic_inst|virtual_state_cdr~combout ),
	.ena(\u_vjtag_interface|DR2[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vjtag_interface|DR2 [20]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vjtag_interface|DR2[20] .is_wysiwyg = "true";
defparam \u_vjtag_interface|DR2[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y6_N34
dffeas \u_vjtag_interface|DR2[19] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\u_vjtag_interface|DR2[19]~feeder_combout ),
	.asdata(\u_vjtag_interface|DR2 [20]),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u_vjtag|virtual_jtag_0|sld_virtual_jtag_basic_inst|virtual_state_cdr~combout ),
	.ena(\u_vjtag_interface|DR2[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vjtag_interface|DR2 [19]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vjtag_interface|DR2[19] .is_wysiwyg = "true";
defparam \u_vjtag_interface|DR2[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y6_N31
dffeas \u_vjtag_interface|DR2[18] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\u_vjtag_interface|DR2[18]~feeder_combout ),
	.asdata(\u_vjtag_interface|DR2 [19]),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u_vjtag|virtual_jtag_0|sld_virtual_jtag_basic_inst|virtual_state_cdr~combout ),
	.ena(\u_vjtag_interface|DR2[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vjtag_interface|DR2 [18]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vjtag_interface|DR2[18] .is_wysiwyg = "true";
defparam \u_vjtag_interface|DR2[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y6_N40
dffeas \u_vjtag_interface|DR2[17] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\u_vjtag_interface|DR2[17]~feeder_combout ),
	.asdata(\u_vjtag_interface|DR2 [18]),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u_vjtag|virtual_jtag_0|sld_virtual_jtag_basic_inst|virtual_state_cdr~combout ),
	.ena(\u_vjtag_interface|DR2[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vjtag_interface|DR2 [17]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vjtag_interface|DR2[17] .is_wysiwyg = "true";
defparam \u_vjtag_interface|DR2[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y6_N16
dffeas \u_vjtag_interface|DR2[16] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\u_vjtag_interface|DR2[16]~feeder_combout ),
	.asdata(\u_vjtag_interface|DR2 [17]),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u_vjtag|virtual_jtag_0|sld_virtual_jtag_basic_inst|virtual_state_cdr~combout ),
	.ena(\u_vjtag_interface|DR2[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vjtag_interface|DR2 [16]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vjtag_interface|DR2[16] .is_wysiwyg = "true";
defparam \u_vjtag_interface|DR2[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y6_N13
dffeas \u_vjtag_interface|DR2[15] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\u_vjtag_interface|DR2[15]~feeder_combout ),
	.asdata(\u_vjtag_interface|DR2 [16]),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u_vjtag|virtual_jtag_0|sld_virtual_jtag_basic_inst|virtual_state_cdr~combout ),
	.ena(\u_vjtag_interface|DR2[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vjtag_interface|DR2 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vjtag_interface|DR2[15] .is_wysiwyg = "true";
defparam \u_vjtag_interface|DR2[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y6_N58
dffeas \u_vjtag_interface|DR2[14] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\u_vjtag_interface|DR2[14]~feeder_combout ),
	.asdata(\u_vjtag_interface|DR2 [15]),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u_vjtag|virtual_jtag_0|sld_virtual_jtag_basic_inst|virtual_state_cdr~combout ),
	.ena(\u_vjtag_interface|DR2[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vjtag_interface|DR2 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vjtag_interface|DR2[14] .is_wysiwyg = "true";
defparam \u_vjtag_interface|DR2[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y6_N55
dffeas \u_vjtag_interface|DR2[13] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\u_vjtag_interface|DR2[13]~feeder_combout ),
	.asdata(\u_vjtag_interface|DR2 [14]),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u_vjtag|virtual_jtag_0|sld_virtual_jtag_basic_inst|virtual_state_cdr~combout ),
	.ena(\u_vjtag_interface|DR2[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vjtag_interface|DR2 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vjtag_interface|DR2[13] .is_wysiwyg = "true";
defparam \u_vjtag_interface|DR2[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y6_N52
dffeas \u_vjtag_interface|DR2[12] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\u_vjtag_interface|DR2[12]~feeder_combout ),
	.asdata(\u_vjtag_interface|DR2 [13]),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u_vjtag|virtual_jtag_0|sld_virtual_jtag_basic_inst|virtual_state_cdr~combout ),
	.ena(\u_vjtag_interface|DR2[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vjtag_interface|DR2 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vjtag_interface|DR2[12] .is_wysiwyg = "true";
defparam \u_vjtag_interface|DR2[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y6_N49
dffeas \u_vjtag_interface|DR2[11] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\u_vjtag_interface|DR2[11]~feeder_combout ),
	.asdata(\u_vjtag_interface|DR2 [12]),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u_vjtag|virtual_jtag_0|sld_virtual_jtag_basic_inst|virtual_state_cdr~combout ),
	.ena(\u_vjtag_interface|DR2[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vjtag_interface|DR2 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vjtag_interface|DR2[11] .is_wysiwyg = "true";
defparam \u_vjtag_interface|DR2[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y6_N22
dffeas \u_vjtag_interface|DR2[10] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\u_vjtag_interface|DR2[10]~feeder_combout ),
	.asdata(\u_vjtag_interface|DR2 [11]),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u_vjtag|virtual_jtag_0|sld_virtual_jtag_basic_inst|virtual_state_cdr~combout ),
	.ena(\u_vjtag_interface|DR2[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vjtag_interface|DR2 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vjtag_interface|DR2[10] .is_wysiwyg = "true";
defparam \u_vjtag_interface|DR2[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y6_N19
dffeas \u_vjtag_interface|DR2[9] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\u_vjtag_interface|DR2[9]~feeder_combout ),
	.asdata(\u_vjtag_interface|DR2 [10]),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u_vjtag|virtual_jtag_0|sld_virtual_jtag_basic_inst|virtual_state_cdr~combout ),
	.ena(\u_vjtag_interface|DR2[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vjtag_interface|DR2 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vjtag_interface|DR2[9] .is_wysiwyg = "true";
defparam \u_vjtag_interface|DR2[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y6_N28
dffeas \u_vjtag_interface|DR2[8] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\u_vjtag_interface|DR2[8]~feeder_combout ),
	.asdata(\u_vjtag_interface|DR2 [9]),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u_vjtag|virtual_jtag_0|sld_virtual_jtag_basic_inst|virtual_state_cdr~combout ),
	.ena(\u_vjtag_interface|DR2[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vjtag_interface|DR2 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vjtag_interface|DR2[8] .is_wysiwyg = "true";
defparam \u_vjtag_interface|DR2[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y6_N25
dffeas \u_vjtag_interface|DR2[7] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\u_vjtag_interface|DR2[7]~feeder_combout ),
	.asdata(\u_vjtag_interface|DR2 [8]),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u_vjtag|virtual_jtag_0|sld_virtual_jtag_basic_inst|virtual_state_cdr~combout ),
	.ena(\u_vjtag_interface|DR2[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vjtag_interface|DR2 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vjtag_interface|DR2[7] .is_wysiwyg = "true";
defparam \u_vjtag_interface|DR2[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y6_N7
dffeas \u_vjtag_interface|DR2[6] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\u_vjtag_interface|DR2[6]~feeder_combout ),
	.asdata(\u_vjtag_interface|DR2 [7]),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u_vjtag|virtual_jtag_0|sld_virtual_jtag_basic_inst|virtual_state_cdr~combout ),
	.ena(\u_vjtag_interface|DR2[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vjtag_interface|DR2 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vjtag_interface|DR2[6] .is_wysiwyg = "true";
defparam \u_vjtag_interface|DR2[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y6_N10
dffeas \u_vjtag_interface|DR2[5] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\u_vjtag_interface|DR2[5]~feeder_combout ),
	.asdata(\u_vjtag_interface|DR2 [6]),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u_vjtag|virtual_jtag_0|sld_virtual_jtag_basic_inst|virtual_state_cdr~combout ),
	.ena(\u_vjtag_interface|DR2[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vjtag_interface|DR2 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vjtag_interface|DR2[5] .is_wysiwyg = "true";
defparam \u_vjtag_interface|DR2[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y6_N1
dffeas \u_vjtag_interface|DR2[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\u_vjtag_interface|DR2[4]~feeder_combout ),
	.asdata(\u_vjtag_interface|DR2 [5]),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u_vjtag|virtual_jtag_0|sld_virtual_jtag_basic_inst|virtual_state_cdr~combout ),
	.ena(\u_vjtag_interface|DR2[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vjtag_interface|DR2 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vjtag_interface|DR2[4] .is_wysiwyg = "true";
defparam \u_vjtag_interface|DR2[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y6_N4
dffeas \u_vjtag_interface|DR2[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\u_vjtag_interface|DR2[3]~feeder_combout ),
	.asdata(\u_vjtag_interface|DR2 [4]),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u_vjtag|virtual_jtag_0|sld_virtual_jtag_basic_inst|virtual_state_cdr~combout ),
	.ena(\u_vjtag_interface|DR2[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vjtag_interface|DR2 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vjtag_interface|DR2[3] .is_wysiwyg = "true";
defparam \u_vjtag_interface|DR2[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y6_N43
dffeas \u_vjtag_interface|DR2[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\u_vjtag_interface|DR2[2]~feeder_combout ),
	.asdata(\u_vjtag_interface|DR2 [3]),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u_vjtag|virtual_jtag_0|sld_virtual_jtag_basic_inst|virtual_state_cdr~combout ),
	.ena(\u_vjtag_interface|DR2[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vjtag_interface|DR2 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vjtag_interface|DR2[2] .is_wysiwyg = "true";
defparam \u_vjtag_interface|DR2[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y6_N46
dffeas \u_vjtag_interface|DR2[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\u_vjtag_interface|DR2[1]~feeder_combout ),
	.asdata(\u_vjtag_interface|DR2 [2]),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u_vjtag|virtual_jtag_0|sld_virtual_jtag_basic_inst|virtual_state_cdr~combout ),
	.ena(\u_vjtag_interface|DR2[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vjtag_interface|DR2 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vjtag_interface|DR2[1] .is_wysiwyg = "true";
defparam \u_vjtag_interface|DR2[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y6_N38
dffeas \u_vjtag_interface|DR2[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\u_vjtag_interface|DR2[0]~feeder_combout ),
	.asdata(\u_vjtag_interface|DR2 [1]),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u_vjtag|virtual_jtag_0|sld_virtual_jtag_basic_inst|virtual_state_cdr~combout ),
	.ena(\u_vjtag_interface|DR2[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vjtag_interface|DR2 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vjtag_interface|DR2[0] .is_wysiwyg = "true";
defparam \u_vjtag_interface|DR2[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y4_N24
cyclonev_lcell_comb \u_vjtag_interface|Selector0~0 (
// Equation(s):
// \u_vjtag_interface|Selector0~0_combout  = ( \u_vjtag_interface|DR1 [0] & ( \u_vjtag_interface|DR2 [0] & ( 
// ((\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ) # 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q )) # (\u_vjtag_interface|DR0_bypass_reg~q ) ) ) ) # ( 
// !\u_vjtag_interface|DR1 [0] & ( \u_vjtag_interface|DR2 [0] & ( ((\u_vjtag_interface|DR0_bypass_reg~q  & 
// !\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q )) # 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ) ) ) ) # ( \u_vjtag_interface|DR1 [0] & ( 
// !\u_vjtag_interface|DR2 [0] & ( (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & 
// ((\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ) # (\u_vjtag_interface|DR0_bypass_reg~q ))) ) ) ) # 
// ( !\u_vjtag_interface|DR1 [0] & ( !\u_vjtag_interface|DR2 [0] & ( (\u_vjtag_interface|DR0_bypass_reg~q  & 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q  & 
// !\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q )) ) ) )

	.dataa(!\u_vjtag_interface|DR0_bypass_reg~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datad(gnd),
	.datae(!\u_vjtag_interface|DR1 [0]),
	.dataf(!\u_vjtag_interface|DR2 [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_vjtag_interface|Selector0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_vjtag_interface|Selector0~0 .extended_lut = "off";
defparam \u_vjtag_interface|Selector0~0 .lut_mask = 64'h404070704F4F7F7F;
defparam \u_vjtag_interface|Selector0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y1_N48
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal .lut_mask = 64'h0505050505050505;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y5_N45
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~5 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.datad(gnd),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~5 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~5 .lut_mask = 64'h0F0F3C3C00000000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y5_N18
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~feeder (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~5_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~feeder .lut_mask = 64'h5555555555555555;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N27
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~1 .lut_mask = 64'h0505050505CD05CD;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y5_N19
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N39
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~4 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [3]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~4 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~4 .lut_mask = 64'h0C0C0C0C0C480C48;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y5_N13
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y5_N54
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~3 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [3]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [4]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~3 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~3 .lut_mask = 64'h020A0A0A0A0A0A28;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y5_N33
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~feeder (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~3_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~feeder .lut_mask = 64'h3333333333333333;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y5_N35
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y5_N6
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|Equal0~0 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [4]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|Equal0~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|Equal0~0 .lut_mask = 64'h0C00000000000000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N54
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~2 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|Equal0~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~2 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~2 .lut_mask = 64'hCCCC000000000000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y5_N36
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~feeder (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~2_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~feeder .lut_mask = 64'h3333333333333333;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y5_N37
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N9
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|Equal0~0_combout ),
	.datad(gnd),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~0 .lut_mask = 64'h50500000A0A00000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y5_N48
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y5_N49
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y5_N24
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~3 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [4]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [3]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~3 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~3 .lut_mask = 64'hF3333333000000CC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y5_N0
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.datac(gnd),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [3]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5 .lut_mask = 64'h0000CCCCCC00CC00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N36
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datac(!\altera_internal_jtag~TDIUTAP ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5_combout ),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6 .lut_mask = 64'h00CC00CC0C0C0C0C;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N24
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1]~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1]~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1]~1 .lut_mask = 64'h035703570F5F0F5F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y3_N37
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N21
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~3_combout ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4 .lut_mask = 64'h0C000C003F003F00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y3_N22
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N42
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~2 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [2]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~2 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~2 .lut_mask = 64'h0E0E000000EE00EE;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y3_N43
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N18
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~0 .lut_mask = 64'h0032003200320032;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y3_N19
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N30
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0 .lut_mask = 64'h000000000F0F0F0F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y1_N33
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~1 .lut_mask = 64'h0303030357575757;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y1_N19
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~DUPLICATE (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~DUPLICATE .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y1_N43
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y1_N45
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~2 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~DUPLICATE_q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~2 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~2 .lut_mask = 64'h9F3F3F3F9F3F3F3F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y1_N41
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y1_N12
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal7~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~DUPLICATE_q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~DUPLICATE_q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal7~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal7~0 .lut_mask = 64'h8000800000000000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal7~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y1_N52
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y1_N51
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~4 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datac(gnd),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal7~0_combout ),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~4 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~4 .lut_mask = 64'hFFFFFFFF33FF33FF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y1_N51
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~feeder (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~4_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~feeder .lut_mask = 64'h5555555555555555;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y1_N53
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~DUPLICATE (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~DUPLICATE .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y1_N15
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~DUPLICATE_q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~DUPLICATE_q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal7~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~0 .lut_mask = 64'h9F9F9F9FFFFFFFFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y1_N44
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~DUPLICATE (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~DUPLICATE .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y1_N54
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~5 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~DUPLICATE_q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~5 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~5 .lut_mask = 64'h95959595FFFFFFFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y1_N48
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~feeder (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~5_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~feeder .lut_mask = 64'h3333333333333333;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y1_N50
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y1_N36
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~3 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~3 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~3 .lut_mask = 64'hB777777777777777;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y1_N20
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y1_N21
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~DUPLICATE_q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~0 .lut_mask = 64'h0000000000010001;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y1_N27
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~DUPLICATE_q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4 .lut_mask = 64'h37CE37CE08000800;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N6
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\altera_internal_jtag~TDIUTAP ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N48
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~DUPLICATE_q ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0 .lut_mask = 64'h0000000000000200;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y2_N8
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y2_N10
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N12
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]~feeder (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]~feeder .lut_mask = 64'h3333333333333333;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y2_N13
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N57
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N57
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~DUPLICATE_q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0 .lut_mask = 64'h0000000004000400;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y2_N58
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y1_N24
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~DUPLICATE_q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8 .lut_mask = 64'h10B710B708800880;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y2_N55
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y1_N6
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~0_combout ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8_combout ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [3]),
	.datae(gnd),
	.dataf(!\altera_internal_jtag~TDIUTAP ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9 .lut_mask = 64'h04150415AEBFAEBF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y1_N27
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~3 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~3 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~3 .lut_mask = 64'h050505050F0F0F0F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y1_N7
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N24
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]~feeder (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]~feeder .lut_mask = 64'h3333333333333333;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y2_N25
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y1_N33
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~DUPLICATE_q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6 .lut_mask = 64'hF50AA5A0FA00AA00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y1_N9
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~0_combout ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [3]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [2]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7 .lut_mask = 64'h0A1B0A1B4E5F4E5F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y1_N10
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y1_N3
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~0_combout ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4_combout ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [1]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5 .lut_mask = 64'h04150415AEBFAEBF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y1_N4
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N15
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y2_N16
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y2_N28
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y1_N57
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~DUPLICATE_q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~1 .lut_mask = 64'h7524752400200020;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y1_N0
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~2 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~0_combout ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [1]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [0]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~2 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~2 .lut_mask = 64'h0A1B0A1B4E5F4E5F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y1_N1
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y1_N14
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~0_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y1_N6
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [0]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2 .lut_mask = 64'h00000000555555D5;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N24
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datad(gnd),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~DUPLICATE_q ),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~0 .lut_mask = 64'hF0F0000000000000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N6
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.datab(!\u_vjtag_interface|Selector0~0_combout ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [0]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2_combout ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3 .lut_mask = 64'hEE00FF00E400FF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N33
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~DUPLICATE_q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4 .lut_mask = 64'h70F070F000000000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y2_N30
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1_combout ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3_combout ),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5 .lut_mask = 64'h5FFF5F0F7FFF7F3F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y2_N32
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo (
	.clk(!\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y5_N9
cyclonev_lcell_comb \u_instruction_handler|img_reciver|always2~3 (
// Equation(s):
// \u_instruction_handler|img_reciver|always2~3_combout  = ( \u_instruction_handler|img_reciver|always2~2_combout  & ( \u_instruction_handler|i_write_enable~q  & ( (!\u_instruction_handler|img_data_lenght [17] & (!\u_instruction_handler|img_data_counter [17] 
// & ((\u_instruction_handler|img_reciver|LessThan1~25_combout ) # (\u_instruction_handler|img_reciver|LessThan1~13_combout )))) # (\u_instruction_handler|img_data_lenght [17] & (((!\u_instruction_handler|img_data_counter [17]) # 
// (\u_instruction_handler|img_reciver|LessThan1~25_combout )) # (\u_instruction_handler|img_reciver|LessThan1~13_combout ))) ) ) )

	.dataa(!\u_instruction_handler|img_data_lenght [17]),
	.datab(!\u_instruction_handler|img_reciver|LessThan1~13_combout ),
	.datac(!\u_instruction_handler|img_data_counter [17]),
	.datad(!\u_instruction_handler|img_reciver|LessThan1~25_combout ),
	.datae(!\u_instruction_handler|img_reciver|always2~2_combout ),
	.dataf(!\u_instruction_handler|i_write_enable~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_instruction_handler|img_reciver|always2~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_instruction_handler|img_reciver|always2~3 .extended_lut = "off";
defparam \u_instruction_handler|img_reciver|always2~3 .lut_mask = 64'h00000000000071F5;
defparam \u_instruction_handler|img_reciver|always2~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y3_N56
dffeas \u_instruction_handler|img_reciver|o_mem_addr[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u_instruction_handler|img_reciver|o_mem_addr[2]~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_instruction_handler|img_reciver|always2~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_instruction_handler|img_reciver|o_mem_addr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_instruction_handler|img_reciver|o_mem_addr[2] .is_wysiwyg = "true";
defparam \u_instruction_handler|img_reciver|o_mem_addr[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y4_N0
cyclonev_lcell_comb \o_mem_addr[2]~6 (
// Equation(s):
// \o_mem_addr[2]~6_combout  = ( \u_dsa_system|u_controller|Add6~9_sumout  & ( (!\u_dsa_system|u_controller|WideNor0~combout  & ((!\o_mem_addr[1]~0_combout ) # ((\u_dsa_system|u_controller|Add3~9_sumout )))) # (\u_dsa_system|u_controller|WideNor0~combout  & 
// (!\o_mem_addr[1]~0_combout  & ((\u_dsa_system|u_controller|Mult1~325 )))) ) ) # ( !\u_dsa_system|u_controller|Add6~9_sumout  & ( (!\u_dsa_system|u_controller|WideNor0~combout  & (\o_mem_addr[1]~0_combout  & (\u_dsa_system|u_controller|Add3~9_sumout ))) # 
// (\u_dsa_system|u_controller|WideNor0~combout  & (!\o_mem_addr[1]~0_combout  & ((\u_dsa_system|u_controller|Mult1~325 )))) ) )

	.dataa(!\u_dsa_system|u_controller|WideNor0~combout ),
	.datab(!\o_mem_addr[1]~0_combout ),
	.datac(!\u_dsa_system|u_controller|Add3~9_sumout ),
	.datad(!\u_dsa_system|u_controller|Mult1~325 ),
	.datae(gnd),
	.dataf(!\u_dsa_system|u_controller|Add6~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\o_mem_addr[2]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \o_mem_addr[2]~6 .extended_lut = "off";
defparam \o_mem_addr[2]~6 .lut_mask = 64'h024602468ACE8ACE;
defparam \o_mem_addr[2]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y3_N48
cyclonev_lcell_comb \o_mem_addr[2]~7 (
// Equation(s):
// \o_mem_addr[2]~7_combout  = ( \o_mem_addr[14]~5_combout  & ( \SW[0]~input_o  & ( \u_address_controller|address [2] ) ) ) # ( !\o_mem_addr[14]~5_combout  & ( \SW[0]~input_o  & ( \o_mem_addr[2]~6_combout  ) ) ) # ( \o_mem_addr[14]~5_combout  & ( 
// !\SW[0]~input_o  & ( (\u_instruction_handler|img_reciver|o_mem_addr [2] & \u_instruction_handler|i_write_enable~q ) ) ) ) # ( !\o_mem_addr[14]~5_combout  & ( !\SW[0]~input_o  & ( \o_mem_addr[2]~6_combout  ) ) )

	.dataa(!\u_instruction_handler|img_reciver|o_mem_addr [2]),
	.datab(!\o_mem_addr[2]~6_combout ),
	.datac(!\u_instruction_handler|i_write_enable~q ),
	.datad(!\u_address_controller|address [2]),
	.datae(!\o_mem_addr[14]~5_combout ),
	.dataf(!\SW[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\o_mem_addr[2]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \o_mem_addr[2]~7 .extended_lut = "off";
defparam \o_mem_addr[2]~7 .lut_mask = 64'h33330505333300FF;
defparam \o_mem_addr[2]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y6_N27
cyclonev_lcell_comb \o_mem_addr[1]~1 (
// Equation(s):
// \o_mem_addr[1]~1_combout  = ( !\o_mem_addr[1]~0_combout  & ( !\u_dsa_system|u_controller|o_busy~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_dsa_system|u_controller|o_busy~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\o_mem_addr[1]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\o_mem_addr[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \o_mem_addr[1]~1 .extended_lut = "off";
defparam \o_mem_addr[1]~1 .lut_mask = 64'hF0F0F0F000000000;
defparam \o_mem_addr[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y6_N12
cyclonev_lcell_comb \o_mem_addr[1]~2 (
// Equation(s):
// \o_mem_addr[1]~2_combout  = ( !\u_dsa_system|u_controller|state.TRIGGER_CALC~q  & ( (!\u_dsa_system|u_controller|state.READ_R1~q  & (!\u_dsa_system|u_controller|WideNor0~combout  & !\u_dsa_system|u_controller|o_busy~0_combout )) ) )

	.dataa(!\u_dsa_system|u_controller|state.READ_R1~q ),
	.datab(gnd),
	.datac(!\u_dsa_system|u_controller|WideNor0~combout ),
	.datad(!\u_dsa_system|u_controller|o_busy~0_combout ),
	.datae(gnd),
	.dataf(!\u_dsa_system|u_controller|state.TRIGGER_CALC~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\o_mem_addr[1]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \o_mem_addr[1]~2 .extended_lut = "off";
defparam \o_mem_addr[1]~2 .lut_mask = 64'hA000A00000000000;
defparam \o_mem_addr[1]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y6_N9
cyclonev_lcell_comb \o_mem_addr[0]~3 (
// Equation(s):
// \o_mem_addr[0]~3_combout  = ( \u_dsa_system|u_controller|Add3~1_sumout  & ( (!\o_mem_addr[1]~1_combout  & (\o_mem_addr[1]~2_combout )) # (\o_mem_addr[1]~1_combout  & ((!\o_mem_addr[1]~2_combout  & (\u_dsa_system|u_controller|Mult1~323 )) # 
// (\o_mem_addr[1]~2_combout  & ((\u_dsa_system|u_controller|Add6~1_sumout ))))) ) ) # ( !\u_dsa_system|u_controller|Add3~1_sumout  & ( (\o_mem_addr[1]~1_combout  & ((!\o_mem_addr[1]~2_combout  & (\u_dsa_system|u_controller|Mult1~323 )) # 
// (\o_mem_addr[1]~2_combout  & ((\u_dsa_system|u_controller|Add6~1_sumout ))))) ) )

	.dataa(!\o_mem_addr[1]~1_combout ),
	.datab(!\o_mem_addr[1]~2_combout ),
	.datac(!\u_dsa_system|u_controller|Mult1~323 ),
	.datad(!\u_dsa_system|u_controller|Add6~1_sumout ),
	.datae(gnd),
	.dataf(!\u_dsa_system|u_controller|Add3~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\o_mem_addr[0]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \o_mem_addr[0]~3 .extended_lut = "off";
defparam \o_mem_addr[0]~3 .lut_mask = 64'h0415041526372637;
defparam \o_mem_addr[0]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y6_N6
cyclonev_lcell_comb \o_mem_addr[1]~4 (
// Equation(s):
// \o_mem_addr[1]~4_combout  = ( \u_dsa_system|u_controller|Add3~5_sumout  & ( (!\o_mem_addr[1]~1_combout  & (\o_mem_addr[1]~2_combout )) # (\o_mem_addr[1]~1_combout  & ((!\o_mem_addr[1]~2_combout  & (\u_dsa_system|u_controller|Mult1~324 )) # 
// (\o_mem_addr[1]~2_combout  & ((\u_dsa_system|u_controller|Add6~5_sumout ))))) ) ) # ( !\u_dsa_system|u_controller|Add3~5_sumout  & ( (\o_mem_addr[1]~1_combout  & ((!\o_mem_addr[1]~2_combout  & (\u_dsa_system|u_controller|Mult1~324 )) # 
// (\o_mem_addr[1]~2_combout  & ((\u_dsa_system|u_controller|Add6~5_sumout ))))) ) )

	.dataa(!\o_mem_addr[1]~1_combout ),
	.datab(!\o_mem_addr[1]~2_combout ),
	.datac(!\u_dsa_system|u_controller|Mult1~324 ),
	.datad(!\u_dsa_system|u_controller|Add6~5_sumout ),
	.datae(gnd),
	.dataf(!\u_dsa_system|u_controller|Add3~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\o_mem_addr[1]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \o_mem_addr[1]~4 .extended_lut = "off";
defparam \o_mem_addr[1]~4 .lut_mask = 64'h0415041526372637;
defparam \o_mem_addr[1]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y6_N39
cyclonev_lcell_comb \u_bin2seven_seg0|WideOr6~0 (
// Equation(s):
// \u_bin2seven_seg0|WideOr6~0_combout  = ( \o_mem_addr[1]~4_combout  & ( (!\o_mem_addr[2]~7_combout  & (\o_mem_addr[0]~3_combout  & \o_mem_addr[3]~9_combout )) ) ) # ( !\o_mem_addr[1]~4_combout  & ( (!\o_mem_addr[2]~7_combout  & (\o_mem_addr[0]~3_combout  & 
// !\o_mem_addr[3]~9_combout )) # (\o_mem_addr[2]~7_combout  & (!\o_mem_addr[0]~3_combout  $ (\o_mem_addr[3]~9_combout ))) ) )

	.dataa(!\o_mem_addr[2]~7_combout ),
	.datab(gnd),
	.datac(!\o_mem_addr[0]~3_combout ),
	.datad(!\o_mem_addr[3]~9_combout ),
	.datae(gnd),
	.dataf(!\o_mem_addr[1]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_bin2seven_seg0|WideOr6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_bin2seven_seg0|WideOr6~0 .extended_lut = "off";
defparam \u_bin2seven_seg0|WideOr6~0 .lut_mask = 64'h5A055A05000A000A;
defparam \u_bin2seven_seg0|WideOr6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y6_N36
cyclonev_lcell_comb \u_bin2seven_seg0|WideOr5~0 (
// Equation(s):
// \u_bin2seven_seg0|WideOr5~0_combout  = ( \o_mem_addr[1]~4_combout  & ( (!\o_mem_addr[0]~3_combout  & (\o_mem_addr[2]~7_combout )) # (\o_mem_addr[0]~3_combout  & ((\o_mem_addr[3]~9_combout ))) ) ) # ( !\o_mem_addr[1]~4_combout  & ( 
// (\o_mem_addr[2]~7_combout  & (!\o_mem_addr[0]~3_combout  $ (!\o_mem_addr[3]~9_combout ))) ) )

	.dataa(!\o_mem_addr[2]~7_combout ),
	.datab(!\o_mem_addr[0]~3_combout ),
	.datac(gnd),
	.datad(!\o_mem_addr[3]~9_combout ),
	.datae(gnd),
	.dataf(!\o_mem_addr[1]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_bin2seven_seg0|WideOr5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_bin2seven_seg0|WideOr5~0 .extended_lut = "off";
defparam \u_bin2seven_seg0|WideOr5~0 .lut_mask = 64'h1144114444774477;
defparam \u_bin2seven_seg0|WideOr5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y6_N42
cyclonev_lcell_comb \u_bin2seven_seg0|WideOr4~0 (
// Equation(s):
// \u_bin2seven_seg0|WideOr4~0_combout  = ( \o_mem_addr[1]~4_combout  & ( (!\o_mem_addr[2]~7_combout  & (!\o_mem_addr[0]~3_combout  & !\o_mem_addr[3]~9_combout )) # (\o_mem_addr[2]~7_combout  & ((\o_mem_addr[3]~9_combout ))) ) ) # ( !\o_mem_addr[1]~4_combout 
//  & ( (\o_mem_addr[2]~7_combout  & (!\o_mem_addr[0]~3_combout  & \o_mem_addr[3]~9_combout )) ) )

	.dataa(!\o_mem_addr[2]~7_combout ),
	.datab(!\o_mem_addr[0]~3_combout ),
	.datac(gnd),
	.datad(!\o_mem_addr[3]~9_combout ),
	.datae(gnd),
	.dataf(!\o_mem_addr[1]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_bin2seven_seg0|WideOr4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_bin2seven_seg0|WideOr4~0 .extended_lut = "off";
defparam \u_bin2seven_seg0|WideOr4~0 .lut_mask = 64'h0044004488558855;
defparam \u_bin2seven_seg0|WideOr4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y6_N51
cyclonev_lcell_comb \u_bin2seven_seg0|WideOr3~0 (
// Equation(s):
// \u_bin2seven_seg0|WideOr3~0_combout  = ( \o_mem_addr[1]~4_combout  & ( (!\o_mem_addr[2]~7_combout  & (!\o_mem_addr[0]~3_combout  & \o_mem_addr[3]~9_combout )) # (\o_mem_addr[2]~7_combout  & (\o_mem_addr[0]~3_combout )) ) ) # ( !\o_mem_addr[1]~4_combout  & 
// ( (!\o_mem_addr[3]~9_combout  & (!\o_mem_addr[2]~7_combout  $ (!\o_mem_addr[0]~3_combout ))) ) )

	.dataa(!\o_mem_addr[2]~7_combout ),
	.datab(!\o_mem_addr[0]~3_combout ),
	.datac(!\o_mem_addr[3]~9_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\o_mem_addr[1]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_bin2seven_seg0|WideOr3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_bin2seven_seg0|WideOr3~0 .extended_lut = "off";
defparam \u_bin2seven_seg0|WideOr3~0 .lut_mask = 64'h6060606019191919;
defparam \u_bin2seven_seg0|WideOr3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y6_N45
cyclonev_lcell_comb \u_bin2seven_seg0|WideOr2~0 (
// Equation(s):
// \u_bin2seven_seg0|WideOr2~0_combout  = ( \o_mem_addr[1]~4_combout  & ( (\o_mem_addr[0]~3_combout  & !\o_mem_addr[3]~9_combout ) ) ) # ( !\o_mem_addr[1]~4_combout  & ( (!\o_mem_addr[2]~7_combout  & (\o_mem_addr[0]~3_combout )) # (\o_mem_addr[2]~7_combout  
// & ((!\o_mem_addr[3]~9_combout ))) ) )

	.dataa(!\o_mem_addr[2]~7_combout ),
	.datab(gnd),
	.datac(!\o_mem_addr[0]~3_combout ),
	.datad(!\o_mem_addr[3]~9_combout ),
	.datae(gnd),
	.dataf(!\o_mem_addr[1]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_bin2seven_seg0|WideOr2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_bin2seven_seg0|WideOr2~0 .extended_lut = "off";
defparam \u_bin2seven_seg0|WideOr2~0 .lut_mask = 64'h5F0A5F0A0F000F00;
defparam \u_bin2seven_seg0|WideOr2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y6_N48
cyclonev_lcell_comb \u_bin2seven_seg0|WideOr1~0 (
// Equation(s):
// \u_bin2seven_seg0|WideOr1~0_combout  = ( \o_mem_addr[1]~4_combout  & ( (!\o_mem_addr[3]~9_combout  & ((!\o_mem_addr[2]~7_combout ) # (\o_mem_addr[0]~3_combout ))) ) ) # ( !\o_mem_addr[1]~4_combout  & ( (\o_mem_addr[0]~3_combout  & 
// (!\o_mem_addr[2]~7_combout  $ (\o_mem_addr[3]~9_combout ))) ) )

	.dataa(!\o_mem_addr[2]~7_combout ),
	.datab(!\o_mem_addr[0]~3_combout ),
	.datac(gnd),
	.datad(!\o_mem_addr[3]~9_combout ),
	.datae(gnd),
	.dataf(!\o_mem_addr[1]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_bin2seven_seg0|WideOr1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_bin2seven_seg0|WideOr1~0 .extended_lut = "off";
defparam \u_bin2seven_seg0|WideOr1~0 .lut_mask = 64'h22112211BB00BB00;
defparam \u_bin2seven_seg0|WideOr1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y6_N24
cyclonev_lcell_comb \u_bin2seven_seg0|WideOr0~0 (
// Equation(s):
// \u_bin2seven_seg0|WideOr0~0_combout  = ( \o_mem_addr[0]~3_combout  & ( (!\o_mem_addr[1]~4_combout  $ (!\o_mem_addr[2]~7_combout )) # (\o_mem_addr[3]~9_combout ) ) ) # ( !\o_mem_addr[0]~3_combout  & ( (!\o_mem_addr[2]~7_combout  $ 
// (!\o_mem_addr[3]~9_combout )) # (\o_mem_addr[1]~4_combout ) ) )

	.dataa(gnd),
	.datab(!\o_mem_addr[1]~4_combout ),
	.datac(!\o_mem_addr[2]~7_combout ),
	.datad(!\o_mem_addr[3]~9_combout ),
	.datae(gnd),
	.dataf(!\o_mem_addr[0]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_bin2seven_seg0|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_bin2seven_seg0|WideOr0~0 .extended_lut = "off";
defparam \u_bin2seven_seg0|WideOr0~0 .lut_mask = 64'h3FF33FF33CFF3CFF;
defparam \u_bin2seven_seg0|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y10_N24
cyclonev_lcell_comb \u_bin2seven_seg1|WideOr6~0 (
// Equation(s):
// \u_bin2seven_seg1|WideOr6~0_combout  = ( \o_mem_addr[7]~17_combout  & ( (\o_mem_addr[4]~11_combout  & (!\o_mem_addr[5]~13_combout  $ (!\o_mem_addr[6]~15_combout ))) ) ) # ( !\o_mem_addr[7]~17_combout  & ( (!\o_mem_addr[5]~13_combout  & 
// (!\o_mem_addr[4]~11_combout  $ (!\o_mem_addr[6]~15_combout ))) ) )

	.dataa(gnd),
	.datab(!\o_mem_addr[5]~13_combout ),
	.datac(!\o_mem_addr[4]~11_combout ),
	.datad(!\o_mem_addr[6]~15_combout ),
	.datae(gnd),
	.dataf(!\o_mem_addr[7]~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_bin2seven_seg1|WideOr6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_bin2seven_seg1|WideOr6~0 .extended_lut = "off";
defparam \u_bin2seven_seg1|WideOr6~0 .lut_mask = 64'h0CC00CC0030C030C;
defparam \u_bin2seven_seg1|WideOr6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y10_N27
cyclonev_lcell_comb \u_bin2seven_seg1|WideOr5~0 (
// Equation(s):
// \u_bin2seven_seg1|WideOr5~0_combout  = ( \o_mem_addr[7]~17_combout  & ( (!\o_mem_addr[4]~11_combout  & ((\o_mem_addr[6]~15_combout ))) # (\o_mem_addr[4]~11_combout  & (\o_mem_addr[5]~13_combout )) ) ) # ( !\o_mem_addr[7]~17_combout  & ( 
// (\o_mem_addr[6]~15_combout  & (!\o_mem_addr[4]~11_combout  $ (!\o_mem_addr[5]~13_combout ))) ) )

	.dataa(!\o_mem_addr[4]~11_combout ),
	.datab(!\o_mem_addr[5]~13_combout ),
	.datac(gnd),
	.datad(!\o_mem_addr[6]~15_combout ),
	.datae(gnd),
	.dataf(!\o_mem_addr[7]~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_bin2seven_seg1|WideOr5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_bin2seven_seg1|WideOr5~0 .extended_lut = "off";
defparam \u_bin2seven_seg1|WideOr5~0 .lut_mask = 64'h0066006611BB11BB;
defparam \u_bin2seven_seg1|WideOr5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y10_N18
cyclonev_lcell_comb \u_bin2seven_seg1|WideOr4~0 (
// Equation(s):
// \u_bin2seven_seg1|WideOr4~0_combout  = ( \o_mem_addr[7]~17_combout  & ( (\o_mem_addr[6]~15_combout  & ((!\o_mem_addr[4]~11_combout ) # (\o_mem_addr[5]~13_combout ))) ) ) # ( !\o_mem_addr[7]~17_combout  & ( (!\o_mem_addr[4]~11_combout  & 
// (\o_mem_addr[5]~13_combout  & !\o_mem_addr[6]~15_combout )) ) )

	.dataa(!\o_mem_addr[4]~11_combout ),
	.datab(!\o_mem_addr[5]~13_combout ),
	.datac(!\o_mem_addr[6]~15_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\o_mem_addr[7]~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_bin2seven_seg1|WideOr4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_bin2seven_seg1|WideOr4~0 .extended_lut = "off";
defparam \u_bin2seven_seg1|WideOr4~0 .lut_mask = 64'h202020200B0B0B0B;
defparam \u_bin2seven_seg1|WideOr4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y10_N12
cyclonev_lcell_comb \u_bin2seven_seg1|WideOr3~0 (
// Equation(s):
// \u_bin2seven_seg1|WideOr3~0_combout  = ( \o_mem_addr[7]~17_combout  & ( (\o_mem_addr[5]~13_combout  & (!\o_mem_addr[6]~15_combout  $ (\o_mem_addr[4]~11_combout ))) ) ) # ( !\o_mem_addr[7]~17_combout  & ( (!\o_mem_addr[5]~13_combout  & 
// (!\o_mem_addr[6]~15_combout  $ (!\o_mem_addr[4]~11_combout ))) # (\o_mem_addr[5]~13_combout  & (\o_mem_addr[6]~15_combout  & \o_mem_addr[4]~11_combout )) ) )

	.dataa(gnd),
	.datab(!\o_mem_addr[5]~13_combout ),
	.datac(!\o_mem_addr[6]~15_combout ),
	.datad(!\o_mem_addr[4]~11_combout ),
	.datae(gnd),
	.dataf(!\o_mem_addr[7]~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_bin2seven_seg1|WideOr3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_bin2seven_seg1|WideOr3~0 .extended_lut = "off";
defparam \u_bin2seven_seg1|WideOr3~0 .lut_mask = 64'h0CC30CC330033003;
defparam \u_bin2seven_seg1|WideOr3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y10_N9
cyclonev_lcell_comb \u_bin2seven_seg1|WideOr2~0 (
// Equation(s):
// \u_bin2seven_seg1|WideOr2~0_combout  = ( \o_mem_addr[7]~17_combout  & ( (\o_mem_addr[4]~11_combout  & (!\o_mem_addr[5]~13_combout  & !\o_mem_addr[6]~15_combout )) ) ) # ( !\o_mem_addr[7]~17_combout  & ( ((!\o_mem_addr[5]~13_combout  & 
// \o_mem_addr[6]~15_combout )) # (\o_mem_addr[4]~11_combout ) ) )

	.dataa(!\o_mem_addr[4]~11_combout ),
	.datab(!\o_mem_addr[5]~13_combout ),
	.datac(gnd),
	.datad(!\o_mem_addr[6]~15_combout ),
	.datae(gnd),
	.dataf(!\o_mem_addr[7]~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_bin2seven_seg1|WideOr2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_bin2seven_seg1|WideOr2~0 .extended_lut = "off";
defparam \u_bin2seven_seg1|WideOr2~0 .lut_mask = 64'h55DD55DD44004400;
defparam \u_bin2seven_seg1|WideOr2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y10_N21
cyclonev_lcell_comb \u_bin2seven_seg1|WideOr1~0 (
// Equation(s):
// \u_bin2seven_seg1|WideOr1~0_combout  = ( \o_mem_addr[7]~17_combout  & ( (\o_mem_addr[4]~11_combout  & (!\o_mem_addr[5]~13_combout  & \o_mem_addr[6]~15_combout )) ) ) # ( !\o_mem_addr[7]~17_combout  & ( (!\o_mem_addr[4]~11_combout  & 
// (\o_mem_addr[5]~13_combout  & !\o_mem_addr[6]~15_combout )) # (\o_mem_addr[4]~11_combout  & ((!\o_mem_addr[6]~15_combout ) # (\o_mem_addr[5]~13_combout ))) ) )

	.dataa(!\o_mem_addr[4]~11_combout ),
	.datab(!\o_mem_addr[5]~13_combout ),
	.datac(gnd),
	.datad(!\o_mem_addr[6]~15_combout ),
	.datae(gnd),
	.dataf(!\o_mem_addr[7]~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_bin2seven_seg1|WideOr1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_bin2seven_seg1|WideOr1~0 .extended_lut = "off";
defparam \u_bin2seven_seg1|WideOr1~0 .lut_mask = 64'h7711771100440044;
defparam \u_bin2seven_seg1|WideOr1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y10_N6
cyclonev_lcell_comb \u_bin2seven_seg1|WideOr0~0 (
// Equation(s):
// \u_bin2seven_seg1|WideOr0~0_combout  = ( \o_mem_addr[7]~17_combout  & ( ((!\o_mem_addr[6]~15_combout ) # (\o_mem_addr[5]~13_combout )) # (\o_mem_addr[4]~11_combout ) ) ) # ( !\o_mem_addr[7]~17_combout  & ( (!\o_mem_addr[5]~13_combout  & 
// ((\o_mem_addr[6]~15_combout ))) # (\o_mem_addr[5]~13_combout  & ((!\o_mem_addr[4]~11_combout ) # (!\o_mem_addr[6]~15_combout ))) ) )

	.dataa(!\o_mem_addr[4]~11_combout ),
	.datab(!\o_mem_addr[5]~13_combout ),
	.datac(!\o_mem_addr[6]~15_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\o_mem_addr[7]~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_bin2seven_seg1|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_bin2seven_seg1|WideOr0~0 .extended_lut = "off";
defparam \u_bin2seven_seg1|WideOr0~0 .lut_mask = 64'h3E3E3E3EF7F7F7F7;
defparam \u_bin2seven_seg1|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y10_N15
cyclonev_lcell_comb \u_bin2seven_seg2|WideOr6~0 (
// Equation(s):
// \u_bin2seven_seg2|WideOr6~0_combout  = ( \o_mem_addr[10]~23_combout  & ( (!\o_mem_addr[9]~21_combout  & (!\o_mem_addr[8]~19_combout  $ (\o_mem_addr[11]~25_combout ))) ) ) # ( !\o_mem_addr[10]~23_combout  & ( (\o_mem_addr[8]~19_combout  & 
// (!\o_mem_addr[9]~21_combout  $ (\o_mem_addr[11]~25_combout ))) ) )

	.dataa(!\o_mem_addr[9]~21_combout ),
	.datab(gnd),
	.datac(!\o_mem_addr[8]~19_combout ),
	.datad(!\o_mem_addr[11]~25_combout ),
	.datae(gnd),
	.dataf(!\o_mem_addr[10]~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_bin2seven_seg2|WideOr6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_bin2seven_seg2|WideOr6~0 .extended_lut = "off";
defparam \u_bin2seven_seg2|WideOr6~0 .lut_mask = 64'h0A050A05A00AA00A;
defparam \u_bin2seven_seg2|WideOr6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y10_N0
cyclonev_lcell_comb \u_bin2seven_seg2|WideOr5~0 (
// Equation(s):
// \u_bin2seven_seg2|WideOr5~0_combout  = ( \o_mem_addr[9]~21_combout  & ( (!\o_mem_addr[8]~19_combout  & (\o_mem_addr[10]~23_combout )) # (\o_mem_addr[8]~19_combout  & ((\o_mem_addr[11]~25_combout ))) ) ) # ( !\o_mem_addr[9]~21_combout  & ( 
// (\o_mem_addr[10]~23_combout  & (!\o_mem_addr[11]~25_combout  $ (!\o_mem_addr[8]~19_combout ))) ) )

	.dataa(gnd),
	.datab(!\o_mem_addr[10]~23_combout ),
	.datac(!\o_mem_addr[11]~25_combout ),
	.datad(!\o_mem_addr[8]~19_combout ),
	.datae(gnd),
	.dataf(!\o_mem_addr[9]~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_bin2seven_seg2|WideOr5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_bin2seven_seg2|WideOr5~0 .extended_lut = "off";
defparam \u_bin2seven_seg2|WideOr5~0 .lut_mask = 64'h03300330330F330F;
defparam \u_bin2seven_seg2|WideOr5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y10_N3
cyclonev_lcell_comb \u_bin2seven_seg2|WideOr4~0 (
// Equation(s):
// \u_bin2seven_seg2|WideOr4~0_combout  = ( \o_mem_addr[9]~21_combout  & ( (!\o_mem_addr[11]~25_combout  & (!\o_mem_addr[10]~23_combout  & !\o_mem_addr[8]~19_combout )) # (\o_mem_addr[11]~25_combout  & (\o_mem_addr[10]~23_combout )) ) ) # ( 
// !\o_mem_addr[9]~21_combout  & ( (\o_mem_addr[11]~25_combout  & (\o_mem_addr[10]~23_combout  & !\o_mem_addr[8]~19_combout )) ) )

	.dataa(!\o_mem_addr[11]~25_combout ),
	.datab(!\o_mem_addr[10]~23_combout ),
	.datac(!\o_mem_addr[8]~19_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\o_mem_addr[9]~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_bin2seven_seg2|WideOr4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_bin2seven_seg2|WideOr4~0 .extended_lut = "off";
defparam \u_bin2seven_seg2|WideOr4~0 .lut_mask = 64'h1010101091919191;
defparam \u_bin2seven_seg2|WideOr4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y10_N33
cyclonev_lcell_comb \u_bin2seven_seg2|WideOr3~0 (
// Equation(s):
// \u_bin2seven_seg2|WideOr3~0_combout  = ( \o_mem_addr[9]~21_combout  & ( (!\o_mem_addr[10]~23_combout  & (\o_mem_addr[11]~25_combout  & !\o_mem_addr[8]~19_combout )) # (\o_mem_addr[10]~23_combout  & ((\o_mem_addr[8]~19_combout ))) ) ) # ( 
// !\o_mem_addr[9]~21_combout  & ( (!\o_mem_addr[11]~25_combout  & (!\o_mem_addr[10]~23_combout  $ (!\o_mem_addr[8]~19_combout ))) ) )

	.dataa(!\o_mem_addr[11]~25_combout ),
	.datab(!\o_mem_addr[10]~23_combout ),
	.datac(!\o_mem_addr[8]~19_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\o_mem_addr[9]~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_bin2seven_seg2|WideOr3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_bin2seven_seg2|WideOr3~0 .extended_lut = "off";
defparam \u_bin2seven_seg2|WideOr3~0 .lut_mask = 64'h2828282843434343;
defparam \u_bin2seven_seg2|WideOr3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y10_N30
cyclonev_lcell_comb \u_bin2seven_seg2|WideOr2~0 (
// Equation(s):
// \u_bin2seven_seg2|WideOr2~0_combout  = ( \o_mem_addr[9]~21_combout  & ( (!\o_mem_addr[11]~25_combout  & \o_mem_addr[8]~19_combout ) ) ) # ( !\o_mem_addr[9]~21_combout  & ( (!\o_mem_addr[10]~23_combout  & ((\o_mem_addr[8]~19_combout ))) # 
// (\o_mem_addr[10]~23_combout  & (!\o_mem_addr[11]~25_combout )) ) )

	.dataa(!\o_mem_addr[11]~25_combout ),
	.datab(!\o_mem_addr[10]~23_combout ),
	.datac(gnd),
	.datad(!\o_mem_addr[8]~19_combout ),
	.datae(gnd),
	.dataf(!\o_mem_addr[9]~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_bin2seven_seg2|WideOr2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_bin2seven_seg2|WideOr2~0 .extended_lut = "off";
defparam \u_bin2seven_seg2|WideOr2~0 .lut_mask = 64'h22EE22EE00AA00AA;
defparam \u_bin2seven_seg2|WideOr2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y10_N36
cyclonev_lcell_comb \u_bin2seven_seg2|WideOr1~0 (
// Equation(s):
// \u_bin2seven_seg2|WideOr1~0_combout  = ( \o_mem_addr[9]~21_combout  & ( (!\o_mem_addr[11]~25_combout  & ((!\o_mem_addr[10]~23_combout ) # (\o_mem_addr[8]~19_combout ))) ) ) # ( !\o_mem_addr[9]~21_combout  & ( (\o_mem_addr[8]~19_combout  & 
// (!\o_mem_addr[10]~23_combout  $ (\o_mem_addr[11]~25_combout ))) ) )

	.dataa(gnd),
	.datab(!\o_mem_addr[10]~23_combout ),
	.datac(!\o_mem_addr[11]~25_combout ),
	.datad(!\o_mem_addr[8]~19_combout ),
	.datae(gnd),
	.dataf(!\o_mem_addr[9]~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_bin2seven_seg2|WideOr1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_bin2seven_seg2|WideOr1~0 .extended_lut = "off";
defparam \u_bin2seven_seg2|WideOr1~0 .lut_mask = 64'h00C300C3C0F0C0F0;
defparam \u_bin2seven_seg2|WideOr1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y10_N39
cyclonev_lcell_comb \u_bin2seven_seg2|WideOr0~0 (
// Equation(s):
// \u_bin2seven_seg2|WideOr0~0_combout  = ( \o_mem_addr[9]~21_combout  & ( ((!\o_mem_addr[10]~23_combout ) # (!\o_mem_addr[8]~19_combout )) # (\o_mem_addr[11]~25_combout ) ) ) # ( !\o_mem_addr[9]~21_combout  & ( (!\o_mem_addr[11]~25_combout  & 
// (\o_mem_addr[10]~23_combout )) # (\o_mem_addr[11]~25_combout  & ((!\o_mem_addr[10]~23_combout ) # (\o_mem_addr[8]~19_combout ))) ) )

	.dataa(!\o_mem_addr[11]~25_combout ),
	.datab(!\o_mem_addr[10]~23_combout ),
	.datac(!\o_mem_addr[8]~19_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\o_mem_addr[9]~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_bin2seven_seg2|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_bin2seven_seg2|WideOr0~0 .extended_lut = "off";
defparam \u_bin2seven_seg2|WideOr0~0 .lut_mask = 64'h67676767FDFDFDFD;
defparam \u_bin2seven_seg2|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y6_N54
cyclonev_lcell_comb \u_bin2seven_seg3|WideOr6~0 (
// Equation(s):
// \u_bin2seven_seg3|WideOr6~0_combout  = ( \o_mem_addr[13]~29_combout  & ( (!\o_mem_addr[14]~31_combout  & (\o_mem_addr[15]~34_combout  & \o_mem_addr[12]~27_combout )) ) ) # ( !\o_mem_addr[13]~29_combout  & ( (!\o_mem_addr[14]~31_combout  & 
// (!\o_mem_addr[15]~34_combout  & \o_mem_addr[12]~27_combout )) # (\o_mem_addr[14]~31_combout  & (!\o_mem_addr[15]~34_combout  $ (\o_mem_addr[12]~27_combout ))) ) )

	.dataa(!\o_mem_addr[14]~31_combout ),
	.datab(!\o_mem_addr[15]~34_combout ),
	.datac(!\o_mem_addr[12]~27_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\o_mem_addr[13]~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_bin2seven_seg3|WideOr6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_bin2seven_seg3|WideOr6~0 .extended_lut = "off";
defparam \u_bin2seven_seg3|WideOr6~0 .lut_mask = 64'h4949494902020202;
defparam \u_bin2seven_seg3|WideOr6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y6_N57
cyclonev_lcell_comb \u_bin2seven_seg3|WideOr5~0 (
// Equation(s):
// \u_bin2seven_seg3|WideOr5~0_combout  = ( \o_mem_addr[13]~29_combout  & ( (!\o_mem_addr[12]~27_combout  & (\o_mem_addr[14]~31_combout )) # (\o_mem_addr[12]~27_combout  & ((\o_mem_addr[15]~34_combout ))) ) ) # ( !\o_mem_addr[13]~29_combout  & ( 
// (\o_mem_addr[14]~31_combout  & (!\o_mem_addr[15]~34_combout  $ (!\o_mem_addr[12]~27_combout ))) ) )

	.dataa(!\o_mem_addr[14]~31_combout ),
	.datab(!\o_mem_addr[15]~34_combout ),
	.datac(gnd),
	.datad(!\o_mem_addr[12]~27_combout ),
	.datae(gnd),
	.dataf(!\o_mem_addr[13]~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_bin2seven_seg3|WideOr5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_bin2seven_seg3|WideOr5~0 .extended_lut = "off";
defparam \u_bin2seven_seg3|WideOr5~0 .lut_mask = 64'h1144114455335533;
defparam \u_bin2seven_seg3|WideOr5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y6_N3
cyclonev_lcell_comb \u_bin2seven_seg3|WideOr4~0 (
// Equation(s):
// \u_bin2seven_seg3|WideOr4~0_combout  = ( \o_mem_addr[14]~31_combout  & ( \o_mem_addr[13]~29_combout  & ( \o_mem_addr[15]~34_combout  ) ) ) # ( !\o_mem_addr[14]~31_combout  & ( \o_mem_addr[13]~29_combout  & ( (!\o_mem_addr[15]~34_combout  & 
// !\o_mem_addr[12]~27_combout ) ) ) ) # ( \o_mem_addr[14]~31_combout  & ( !\o_mem_addr[13]~29_combout  & ( (\o_mem_addr[15]~34_combout  & !\o_mem_addr[12]~27_combout ) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\o_mem_addr[15]~34_combout ),
	.datad(!\o_mem_addr[12]~27_combout ),
	.datae(!\o_mem_addr[14]~31_combout ),
	.dataf(!\o_mem_addr[13]~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_bin2seven_seg3|WideOr4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_bin2seven_seg3|WideOr4~0 .extended_lut = "off";
defparam \u_bin2seven_seg3|WideOr4~0 .lut_mask = 64'h00000F00F0000F0F;
defparam \u_bin2seven_seg3|WideOr4~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y6_N51
cyclonev_lcell_comb \u_bin2seven_seg3|WideOr3~0 (
// Equation(s):
// \u_bin2seven_seg3|WideOr3~0_combout  = ( \o_mem_addr[12]~27_combout  & ( (!\o_mem_addr[13]~29_combout  & (!\o_mem_addr[15]~34_combout  & !\o_mem_addr[14]~31_combout )) # (\o_mem_addr[13]~29_combout  & ((\o_mem_addr[14]~31_combout ))) ) ) # ( 
// !\o_mem_addr[12]~27_combout  & ( (!\o_mem_addr[13]~29_combout  & (!\o_mem_addr[15]~34_combout  & \o_mem_addr[14]~31_combout )) # (\o_mem_addr[13]~29_combout  & (\o_mem_addr[15]~34_combout  & !\o_mem_addr[14]~31_combout )) ) )

	.dataa(!\o_mem_addr[13]~29_combout ),
	.datab(!\o_mem_addr[15]~34_combout ),
	.datac(!\o_mem_addr[14]~31_combout ),
	.datad(gnd),
	.datae(!\o_mem_addr[12]~27_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_bin2seven_seg3|WideOr3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_bin2seven_seg3|WideOr3~0 .extended_lut = "off";
defparam \u_bin2seven_seg3|WideOr3~0 .lut_mask = 64'h1818858518188585;
defparam \u_bin2seven_seg3|WideOr3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y9_N15
cyclonev_lcell_comb \u_bin2seven_seg3|WideOr2~0 (
// Equation(s):
// \u_bin2seven_seg3|WideOr2~0_combout  = ( \o_mem_addr[14]~31_combout  & ( \o_mem_addr[13]~29_combout  & ( (\o_mem_addr[12]~27_combout  & !\o_mem_addr[15]~34_combout ) ) ) ) # ( !\o_mem_addr[14]~31_combout  & ( \o_mem_addr[13]~29_combout  & ( 
// (\o_mem_addr[12]~27_combout  & !\o_mem_addr[15]~34_combout ) ) ) ) # ( \o_mem_addr[14]~31_combout  & ( !\o_mem_addr[13]~29_combout  & ( !\o_mem_addr[15]~34_combout  ) ) ) # ( !\o_mem_addr[14]~31_combout  & ( !\o_mem_addr[13]~29_combout  & ( 
// \o_mem_addr[12]~27_combout  ) ) )

	.dataa(!\o_mem_addr[12]~27_combout ),
	.datab(gnd),
	.datac(!\o_mem_addr[15]~34_combout ),
	.datad(gnd),
	.datae(!\o_mem_addr[14]~31_combout ),
	.dataf(!\o_mem_addr[13]~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_bin2seven_seg3|WideOr2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_bin2seven_seg3|WideOr2~0 .extended_lut = "off";
defparam \u_bin2seven_seg3|WideOr2~0 .lut_mask = 64'h5555F0F050505050;
defparam \u_bin2seven_seg3|WideOr2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y6_N9
cyclonev_lcell_comb \u_bin2seven_seg3|WideOr1~0 (
// Equation(s):
// \u_bin2seven_seg3|WideOr1~0_combout  = ( \o_mem_addr[13]~29_combout  & ( (!\o_mem_addr[15]~34_combout  & ((!\o_mem_addr[14]~31_combout ) # (\o_mem_addr[12]~27_combout ))) ) ) # ( !\o_mem_addr[13]~29_combout  & ( (\o_mem_addr[12]~27_combout  & 
// (!\o_mem_addr[14]~31_combout  $ (\o_mem_addr[15]~34_combout ))) ) )

	.dataa(!\o_mem_addr[14]~31_combout ),
	.datab(!\o_mem_addr[15]~34_combout ),
	.datac(gnd),
	.datad(!\o_mem_addr[12]~27_combout ),
	.datae(gnd),
	.dataf(!\o_mem_addr[13]~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_bin2seven_seg3|WideOr1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_bin2seven_seg3|WideOr1~0 .extended_lut = "off";
defparam \u_bin2seven_seg3|WideOr1~0 .lut_mask = 64'h0099009988CC88CC;
defparam \u_bin2seven_seg3|WideOr1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y6_N6
cyclonev_lcell_comb \u_bin2seven_seg3|WideOr0~0 (
// Equation(s):
// \u_bin2seven_seg3|WideOr0~0_combout  = ( \o_mem_addr[13]~29_combout  & ( (!\o_mem_addr[14]~31_combout ) # ((!\o_mem_addr[12]~27_combout ) # (\o_mem_addr[15]~34_combout )) ) ) # ( !\o_mem_addr[13]~29_combout  & ( (!\o_mem_addr[14]~31_combout  & 
// (\o_mem_addr[15]~34_combout )) # (\o_mem_addr[14]~31_combout  & ((!\o_mem_addr[15]~34_combout ) # (\o_mem_addr[12]~27_combout ))) ) )

	.dataa(!\o_mem_addr[14]~31_combout ),
	.datab(!\o_mem_addr[15]~34_combout ),
	.datac(!\o_mem_addr[12]~27_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\o_mem_addr[13]~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_bin2seven_seg3|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_bin2seven_seg3|WideOr0~0 .extended_lut = "off";
defparam \u_bin2seven_seg3|WideOr0~0 .lut_mask = 64'h67676767FBFBFBFB;
defparam \u_bin2seven_seg3|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y6_N36
cyclonev_lcell_comb \u_bin2seven_seg4|WideOr6~0 (
// Equation(s):
// \u_bin2seven_seg4|WideOr6~0_combout  = ( \u_instruction_handler|img_width[0]~_Duplicate_1_q  & ( (!\u_instruction_handler|img_width[1]~_Duplicate_1_q  & (!\u_instruction_handler|img_width[2]~_Duplicate_1_q  $ 
// (\u_instruction_handler|img_width[3]~_Duplicate_1_q ))) # (\u_instruction_handler|img_width[1]~_Duplicate_1_q  & (!\u_instruction_handler|img_width[2]~_Duplicate_1_q  & \u_instruction_handler|img_width[3]~_Duplicate_1_q )) ) ) # ( 
// !\u_instruction_handler|img_width[0]~_Duplicate_1_q  & ( (!\u_instruction_handler|img_width[1]~_Duplicate_1_q  & (\u_instruction_handler|img_width[2]~_Duplicate_1_q  & !\u_instruction_handler|img_width[3]~_Duplicate_1_q )) ) )

	.dataa(!\u_instruction_handler|img_width[1]~_Duplicate_1_q ),
	.datab(!\u_instruction_handler|img_width[2]~_Duplicate_1_q ),
	.datac(!\u_instruction_handler|img_width[3]~_Duplicate_1_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_instruction_handler|img_width[0]~_Duplicate_1_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_bin2seven_seg4|WideOr6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_bin2seven_seg4|WideOr6~0 .extended_lut = "off";
defparam \u_bin2seven_seg4|WideOr6~0 .lut_mask = 64'h2020202086868686;
defparam \u_bin2seven_seg4|WideOr6~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y6_N39
cyclonev_lcell_comb \u_bin2seven_seg4|WideOr5~0 (
// Equation(s):
// \u_bin2seven_seg4|WideOr5~0_combout  = ( \u_instruction_handler|img_width[0]~_Duplicate_1_q  & ( (!\u_instruction_handler|img_width[1]~_Duplicate_1_q  & (\u_instruction_handler|img_width[2]~_Duplicate_1_q  & 
// !\u_instruction_handler|img_width[3]~_Duplicate_1_q )) # (\u_instruction_handler|img_width[1]~_Duplicate_1_q  & ((\u_instruction_handler|img_width[3]~_Duplicate_1_q ))) ) ) # ( !\u_instruction_handler|img_width[0]~_Duplicate_1_q  & ( 
// (\u_instruction_handler|img_width[2]~_Duplicate_1_q  & ((\u_instruction_handler|img_width[3]~_Duplicate_1_q ) # (\u_instruction_handler|img_width[1]~_Duplicate_1_q ))) ) )

	.dataa(!\u_instruction_handler|img_width[1]~_Duplicate_1_q ),
	.datab(gnd),
	.datac(!\u_instruction_handler|img_width[2]~_Duplicate_1_q ),
	.datad(!\u_instruction_handler|img_width[3]~_Duplicate_1_q ),
	.datae(gnd),
	.dataf(!\u_instruction_handler|img_width[0]~_Duplicate_1_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_bin2seven_seg4|WideOr5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_bin2seven_seg4|WideOr5~0 .extended_lut = "off";
defparam \u_bin2seven_seg4|WideOr5~0 .lut_mask = 64'h050F050F0A550A55;
defparam \u_bin2seven_seg4|WideOr5~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y6_N18
cyclonev_lcell_comb \u_bin2seven_seg4|WideOr4~0 (
// Equation(s):
// \u_bin2seven_seg4|WideOr4~0_combout  = ( \u_instruction_handler|img_width[0]~_Duplicate_1_q  & ( (\u_instruction_handler|img_width[2]~_Duplicate_1_q  & (\u_instruction_handler|img_width[1]~_Duplicate_1_q  & 
// \u_instruction_handler|img_width[3]~_Duplicate_1_q )) ) ) # ( !\u_instruction_handler|img_width[0]~_Duplicate_1_q  & ( (!\u_instruction_handler|img_width[2]~_Duplicate_1_q  & (\u_instruction_handler|img_width[1]~_Duplicate_1_q  & 
// !\u_instruction_handler|img_width[3]~_Duplicate_1_q )) # (\u_instruction_handler|img_width[2]~_Duplicate_1_q  & ((\u_instruction_handler|img_width[3]~_Duplicate_1_q ))) ) )

	.dataa(gnd),
	.datab(!\u_instruction_handler|img_width[2]~_Duplicate_1_q ),
	.datac(!\u_instruction_handler|img_width[1]~_Duplicate_1_q ),
	.datad(!\u_instruction_handler|img_width[3]~_Duplicate_1_q ),
	.datae(gnd),
	.dataf(!\u_instruction_handler|img_width[0]~_Duplicate_1_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_bin2seven_seg4|WideOr4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_bin2seven_seg4|WideOr4~0 .extended_lut = "off";
defparam \u_bin2seven_seg4|WideOr4~0 .lut_mask = 64'h0C330C3300030003;
defparam \u_bin2seven_seg4|WideOr4~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y6_N21
cyclonev_lcell_comb \u_bin2seven_seg4|WideOr3~0 (
// Equation(s):
// \u_bin2seven_seg4|WideOr3~0_combout  = ( \u_instruction_handler|img_width[0]~_Duplicate_1_q  & ( (!\u_instruction_handler|img_width[1]~_Duplicate_1_q  & (!\u_instruction_handler|img_width[2]~_Duplicate_1_q  & 
// !\u_instruction_handler|img_width[3]~_Duplicate_1_q )) # (\u_instruction_handler|img_width[1]~_Duplicate_1_q  & (\u_instruction_handler|img_width[2]~_Duplicate_1_q )) ) ) # ( !\u_instruction_handler|img_width[0]~_Duplicate_1_q  & ( 
// (!\u_instruction_handler|img_width[1]~_Duplicate_1_q  & (\u_instruction_handler|img_width[2]~_Duplicate_1_q  & !\u_instruction_handler|img_width[3]~_Duplicate_1_q )) # (\u_instruction_handler|img_width[1]~_Duplicate_1_q  & 
// (!\u_instruction_handler|img_width[2]~_Duplicate_1_q  & \u_instruction_handler|img_width[3]~_Duplicate_1_q )) ) )

	.dataa(!\u_instruction_handler|img_width[1]~_Duplicate_1_q ),
	.datab(!\u_instruction_handler|img_width[2]~_Duplicate_1_q ),
	.datac(gnd),
	.datad(!\u_instruction_handler|img_width[3]~_Duplicate_1_q ),
	.datae(gnd),
	.dataf(!\u_instruction_handler|img_width[0]~_Duplicate_1_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_bin2seven_seg4|WideOr3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_bin2seven_seg4|WideOr3~0 .extended_lut = "off";
defparam \u_bin2seven_seg4|WideOr3~0 .lut_mask = 64'h2244224499119911;
defparam \u_bin2seven_seg4|WideOr3~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y6_N24
cyclonev_lcell_comb \u_bin2seven_seg4|WideOr2~0 (
// Equation(s):
// \u_bin2seven_seg4|WideOr2~0_combout  = ( \u_instruction_handler|img_width[0]~_Duplicate_1_q  & ( (!\u_instruction_handler|img_width[3]~_Duplicate_1_q ) # ((!\u_instruction_handler|img_width[1]~_Duplicate_1_q  & 
// !\u_instruction_handler|img_width[2]~_Duplicate_1_q )) ) ) # ( !\u_instruction_handler|img_width[0]~_Duplicate_1_q  & ( (!\u_instruction_handler|img_width[1]~_Duplicate_1_q  & (\u_instruction_handler|img_width[2]~_Duplicate_1_q  & 
// !\u_instruction_handler|img_width[3]~_Duplicate_1_q )) ) )

	.dataa(!\u_instruction_handler|img_width[1]~_Duplicate_1_q ),
	.datab(!\u_instruction_handler|img_width[2]~_Duplicate_1_q ),
	.datac(!\u_instruction_handler|img_width[3]~_Duplicate_1_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_instruction_handler|img_width[0]~_Duplicate_1_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_bin2seven_seg4|WideOr2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_bin2seven_seg4|WideOr2~0 .extended_lut = "off";
defparam \u_bin2seven_seg4|WideOr2~0 .lut_mask = 64'h20202020F8F8F8F8;
defparam \u_bin2seven_seg4|WideOr2~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y6_N27
cyclonev_lcell_comb \u_bin2seven_seg4|WideOr1~0 (
// Equation(s):
// \u_bin2seven_seg4|WideOr1~0_combout  = ( \u_instruction_handler|img_width[0]~_Duplicate_1_q  & ( !\u_instruction_handler|img_width[3]~_Duplicate_1_q  $ (((!\u_instruction_handler|img_width[1]~_Duplicate_1_q  & 
// \u_instruction_handler|img_width[2]~_Duplicate_1_q ))) ) ) # ( !\u_instruction_handler|img_width[0]~_Duplicate_1_q  & ( (\u_instruction_handler|img_width[1]~_Duplicate_1_q  & (!\u_instruction_handler|img_width[2]~_Duplicate_1_q  & 
// !\u_instruction_handler|img_width[3]~_Duplicate_1_q )) ) )

	.dataa(!\u_instruction_handler|img_width[1]~_Duplicate_1_q ),
	.datab(gnd),
	.datac(!\u_instruction_handler|img_width[2]~_Duplicate_1_q ),
	.datad(!\u_instruction_handler|img_width[3]~_Duplicate_1_q ),
	.datae(gnd),
	.dataf(!\u_instruction_handler|img_width[0]~_Duplicate_1_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_bin2seven_seg4|WideOr1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_bin2seven_seg4|WideOr1~0 .extended_lut = "off";
defparam \u_bin2seven_seg4|WideOr1~0 .lut_mask = 64'h50005000F50AF50A;
defparam \u_bin2seven_seg4|WideOr1~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y6_N30
cyclonev_lcell_comb \u_bin2seven_seg4|WideOr0~0 (
// Equation(s):
// \u_bin2seven_seg4|WideOr0~0_combout  = ( \u_instruction_handler|img_width[0]~_Duplicate_1_q  & ( (!\u_instruction_handler|img_width[2]~_Duplicate_1_q  $ (!\u_instruction_handler|img_width[1]~_Duplicate_1_q )) # 
// (\u_instruction_handler|img_width[3]~_Duplicate_1_q ) ) ) # ( !\u_instruction_handler|img_width[0]~_Duplicate_1_q  & ( (!\u_instruction_handler|img_width[2]~_Duplicate_1_q  $ (!\u_instruction_handler|img_width[3]~_Duplicate_1_q )) # 
// (\u_instruction_handler|img_width[1]~_Duplicate_1_q ) ) )

	.dataa(gnd),
	.datab(!\u_instruction_handler|img_width[2]~_Duplicate_1_q ),
	.datac(!\u_instruction_handler|img_width[1]~_Duplicate_1_q ),
	.datad(!\u_instruction_handler|img_width[3]~_Duplicate_1_q ),
	.datae(gnd),
	.dataf(!\u_instruction_handler|img_width[0]~_Duplicate_1_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_bin2seven_seg4|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_bin2seven_seg4|WideOr0~0 .extended_lut = "off";
defparam \u_bin2seven_seg4|WideOr0~0 .lut_mask = 64'h3FCF3FCF3CFF3CFF;
defparam \u_bin2seven_seg4|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y6_N30
cyclonev_lcell_comb \u_bin2seven_seg5|WideOr6~0 (
// Equation(s):
// \u_bin2seven_seg5|WideOr6~0_combout  = ( \u_instruction_handler|img_height [2] & ( (!\u_instruction_handler|img_height [1] & (!\u_instruction_handler|img_height [3] $ (\u_instruction_handler|img_height [0]))) ) ) # ( !\u_instruction_handler|img_height [2] 
// & ( (\u_instruction_handler|img_height [0] & (!\u_instruction_handler|img_height [3] $ (\u_instruction_handler|img_height [1]))) ) )

	.dataa(!\u_instruction_handler|img_height [3]),
	.datab(!\u_instruction_handler|img_height [0]),
	.datac(!\u_instruction_handler|img_height [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_instruction_handler|img_height [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_bin2seven_seg5|WideOr6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_bin2seven_seg5|WideOr6~0 .extended_lut = "off";
defparam \u_bin2seven_seg5|WideOr6~0 .lut_mask = 64'h2121212190909090;
defparam \u_bin2seven_seg5|WideOr6~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y6_N33
cyclonev_lcell_comb \u_bin2seven_seg5|WideOr5~0 (
// Equation(s):
// \u_bin2seven_seg5|WideOr5~0_combout  = ( \u_instruction_handler|img_height [2] & ( (!\u_instruction_handler|img_height [3] & (!\u_instruction_handler|img_height [0] $ (!\u_instruction_handler|img_height [1]))) # (\u_instruction_handler|img_height [3] & 
// ((!\u_instruction_handler|img_height [0]) # (\u_instruction_handler|img_height [1]))) ) ) # ( !\u_instruction_handler|img_height [2] & ( (\u_instruction_handler|img_height [3] & (\u_instruction_handler|img_height [0] & \u_instruction_handler|img_height 
// [1])) ) )

	.dataa(!\u_instruction_handler|img_height [3]),
	.datab(!\u_instruction_handler|img_height [0]),
	.datac(gnd),
	.datad(!\u_instruction_handler|img_height [1]),
	.datae(gnd),
	.dataf(!\u_instruction_handler|img_height [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_bin2seven_seg5|WideOr5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_bin2seven_seg5|WideOr5~0 .extended_lut = "off";
defparam \u_bin2seven_seg5|WideOr5~0 .lut_mask = 64'h0011001166DD66DD;
defparam \u_bin2seven_seg5|WideOr5~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y6_N36
cyclonev_lcell_comb \u_bin2seven_seg5|WideOr4~0 (
// Equation(s):
// \u_bin2seven_seg5|WideOr4~0_combout  = ( \u_instruction_handler|img_height [2] & ( (\u_instruction_handler|img_height [3] & ((!\u_instruction_handler|img_height [0]) # (\u_instruction_handler|img_height [1]))) ) ) # ( !\u_instruction_handler|img_height 
// [2] & ( (!\u_instruction_handler|img_height [3] & (!\u_instruction_handler|img_height [0] & \u_instruction_handler|img_height [1])) ) )

	.dataa(!\u_instruction_handler|img_height [3]),
	.datab(!\u_instruction_handler|img_height [0]),
	.datac(!\u_instruction_handler|img_height [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_instruction_handler|img_height [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_bin2seven_seg5|WideOr4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_bin2seven_seg5|WideOr4~0 .extended_lut = "off";
defparam \u_bin2seven_seg5|WideOr4~0 .lut_mask = 64'h0808080845454545;
defparam \u_bin2seven_seg5|WideOr4~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y6_N39
cyclonev_lcell_comb \u_bin2seven_seg5|WideOr3~0 (
// Equation(s):
// \u_bin2seven_seg5|WideOr3~0_combout  = ( \u_instruction_handler|img_height [2] & ( (!\u_instruction_handler|img_height [0] & (!\u_instruction_handler|img_height [3] & !\u_instruction_handler|img_height [1])) # (\u_instruction_handler|img_height [0] & 
// ((\u_instruction_handler|img_height [1]))) ) ) # ( !\u_instruction_handler|img_height [2] & ( (!\u_instruction_handler|img_height [3] & (\u_instruction_handler|img_height [0] & !\u_instruction_handler|img_height [1])) # (\u_instruction_handler|img_height 
// [3] & (!\u_instruction_handler|img_height [0] & \u_instruction_handler|img_height [1])) ) )

	.dataa(!\u_instruction_handler|img_height [3]),
	.datab(!\u_instruction_handler|img_height [0]),
	.datac(gnd),
	.datad(!\u_instruction_handler|img_height [1]),
	.datae(gnd),
	.dataf(!\u_instruction_handler|img_height [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_bin2seven_seg5|WideOr3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_bin2seven_seg5|WideOr3~0 .extended_lut = "off";
defparam \u_bin2seven_seg5|WideOr3~0 .lut_mask = 64'h2244224488338833;
defparam \u_bin2seven_seg5|WideOr3~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y6_N6
cyclonev_lcell_comb \u_bin2seven_seg5|WideOr2~0 (
// Equation(s):
// \u_bin2seven_seg5|WideOr2~0_combout  = ( \u_instruction_handler|img_height [2] & ( (!\u_instruction_handler|img_height [3] & ((!\u_instruction_handler|img_height [1]) # (\u_instruction_handler|img_height [0]))) ) ) # ( !\u_instruction_handler|img_height 
// [2] & ( (\u_instruction_handler|img_height [0] & ((!\u_instruction_handler|img_height [3]) # (!\u_instruction_handler|img_height [1]))) ) )

	.dataa(!\u_instruction_handler|img_height [3]),
	.datab(!\u_instruction_handler|img_height [0]),
	.datac(!\u_instruction_handler|img_height [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_instruction_handler|img_height [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_bin2seven_seg5|WideOr2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_bin2seven_seg5|WideOr2~0 .extended_lut = "off";
defparam \u_bin2seven_seg5|WideOr2~0 .lut_mask = 64'h32323232A2A2A2A2;
defparam \u_bin2seven_seg5|WideOr2~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y6_N9
cyclonev_lcell_comb \u_bin2seven_seg5|WideOr1~0 (
// Equation(s):
// \u_bin2seven_seg5|WideOr1~0_combout  = ( \u_instruction_handler|img_height [2] & ( (\u_instruction_handler|img_height [0] & (!\u_instruction_handler|img_height [3] $ (!\u_instruction_handler|img_height [1]))) ) ) # ( !\u_instruction_handler|img_height [2] 
// & ( (!\u_instruction_handler|img_height [3] & ((\u_instruction_handler|img_height [1]) # (\u_instruction_handler|img_height [0]))) ) )

	.dataa(!\u_instruction_handler|img_height [3]),
	.datab(!\u_instruction_handler|img_height [0]),
	.datac(gnd),
	.datad(!\u_instruction_handler|img_height [1]),
	.datae(gnd),
	.dataf(!\u_instruction_handler|img_height [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_bin2seven_seg5|WideOr1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_bin2seven_seg5|WideOr1~0 .extended_lut = "off";
defparam \u_bin2seven_seg5|WideOr1~0 .lut_mask = 64'h22AA22AA11221122;
defparam \u_bin2seven_seg5|WideOr1~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y6_N15
cyclonev_lcell_comb \u_bin2seven_seg5|WideOr0~0 (
// Equation(s):
// \u_bin2seven_seg5|WideOr0~0_combout  = ( \u_instruction_handler|img_height [1] & ( \u_instruction_handler|img_height [3] ) ) # ( !\u_instruction_handler|img_height [1] & ( \u_instruction_handler|img_height [3] & ( (!\u_instruction_handler|img_height [2]) 
// # (\u_instruction_handler|img_height [0]) ) ) ) # ( \u_instruction_handler|img_height [1] & ( !\u_instruction_handler|img_height [3] & ( (!\u_instruction_handler|img_height [2]) # (!\u_instruction_handler|img_height [0]) ) ) ) # ( 
// !\u_instruction_handler|img_height [1] & ( !\u_instruction_handler|img_height [3] & ( \u_instruction_handler|img_height [2] ) ) )

	.dataa(!\u_instruction_handler|img_height [2]),
	.datab(gnd),
	.datac(!\u_instruction_handler|img_height [0]),
	.datad(gnd),
	.datae(!\u_instruction_handler|img_height [1]),
	.dataf(!\u_instruction_handler|img_height [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_bin2seven_seg5|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_bin2seven_seg5|WideOr0~0 .extended_lut = "off";
defparam \u_bin2seven_seg5|WideOr0~0 .lut_mask = 64'h5555FAFAAFAFFFFF;
defparam \u_bin2seven_seg5|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y6_N21
cyclonev_lcell_comb \u_dsa_system|u_controller|Selector0~0 (
// Equation(s):
// \u_dsa_system|u_controller|Selector0~0_combout  = ( \u_dsa_system|u_controller|state.DONE~q  ) # ( !\u_dsa_system|u_controller|state.DONE~q  & ( (\u_dsa_system|u_controller|state.IDLE~q  & \u_dsa_system|u_controller|o_done~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_dsa_system|u_controller|state.IDLE~q ),
	.datad(!\u_dsa_system|u_controller|o_done~q ),
	.datae(gnd),
	.dataf(!\u_dsa_system|u_controller|state.DONE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_dsa_system|u_controller|Selector0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_dsa_system|u_controller|Selector0~0 .extended_lut = "off";
defparam \u_dsa_system|u_controller|Selector0~0 .lut_mask = 64'h000F000FFFFFFFFF;
defparam \u_dsa_system|u_controller|Selector0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y6_N22
dffeas \u_dsa_system|u_controller|o_done (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u_dsa_system|u_controller|Selector0~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_dsa_system|u_controller|o_done~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_dsa_system|u_controller|o_done .is_wysiwyg = "true";
defparam \u_dsa_system|u_controller|o_done .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y3_N39
cyclonev_lcell_comb \u_instruction_handler|write_done~0 (
// Equation(s):
// \u_instruction_handler|write_done~0_combout  = ( !\u_instruction_handler|ir_in_prev~q  & ( 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q  & ( (\u_instruction_handler|waiting_command~q  & 
// !\u_instruction_handler|write_done~q ) ) ) )

	.dataa(!\u_instruction_handler|waiting_command~q ),
	.datab(!\u_instruction_handler|write_done~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\u_instruction_handler|ir_in_prev~q ),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_instruction_handler|write_done~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_instruction_handler|write_done~0 .extended_lut = "off";
defparam \u_instruction_handler|write_done~0 .lut_mask = 64'h0000000044440000;
defparam \u_instruction_handler|write_done~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y3_N48
cyclonev_lcell_comb \u_instruction_handler|debug_signal~1 (
// Equation(s):
// \u_instruction_handler|debug_signal~1_combout  = ( \u_instruction_handler|debug_signal~q  & ( \u_instruction_handler|config_received~q  ) ) # ( !\u_instruction_handler|debug_signal~q  & ( \u_instruction_handler|config_received~q  & ( 
// \u_instruction_handler|write_done~0_combout  ) ) ) # ( \u_instruction_handler|debug_signal~q  & ( !\u_instruction_handler|config_received~q  & ( (!\u_instruction_handler|reciving_img_data~q ) # ((!\u_instruction_handler|write_done~0_combout ) # 
// ((\u_instruction_handler|img_reciver|always2~2_combout  & !\u_instruction_handler|img_reciver|LessThan1~12_combout ))) ) ) ) # ( !\u_instruction_handler|debug_signal~q  & ( !\u_instruction_handler|config_received~q  & ( 
// (\u_instruction_handler|reciving_img_data~q  & (\u_instruction_handler|img_reciver|always2~2_combout  & (!\u_instruction_handler|img_reciver|LessThan1~12_combout  & \u_instruction_handler|write_done~0_combout ))) ) ) )

	.dataa(!\u_instruction_handler|reciving_img_data~q ),
	.datab(!\u_instruction_handler|img_reciver|always2~2_combout ),
	.datac(!\u_instruction_handler|img_reciver|LessThan1~12_combout ),
	.datad(!\u_instruction_handler|write_done~0_combout ),
	.datae(!\u_instruction_handler|debug_signal~q ),
	.dataf(!\u_instruction_handler|config_received~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_instruction_handler|debug_signal~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_instruction_handler|debug_signal~1 .extended_lut = "off";
defparam \u_instruction_handler|debug_signal~1 .lut_mask = 64'h0010FFBA00FFFFFF;
defparam \u_instruction_handler|debug_signal~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y3_N49
dffeas \u_instruction_handler|debug_signal (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u_instruction_handler|debug_signal~1_combout ),
	.asdata(vcc),
	.clrn(\KEY[2]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_instruction_handler|debug_signal~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_instruction_handler|debug_signal .is_wysiwyg = "true";
defparam \u_instruction_handler|debug_signal .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N52
cyclonev_io_ibuf \SW[3]~input (
	.i(SW[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[3]~input_o ));
// synopsys translate_off
defparam \SW[3]~input .bus_hold = "false";
defparam \SW[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X48_Y16_N0
cyclonev_lcell_comb \auto_hub|~GND (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|~GND~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|~GND .extended_lut = "off";
defparam \auto_hub|~GND .lut_mask = 64'h0000000000000000;
defparam \auto_hub|~GND .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N48
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell .lut_mask = 64'hFFFFFFFF00000000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N57
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell .lut_mask = 64'hFFFFFFFF00000000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X56_Y0_N1
cyclonev_io_ibuf \CLOCK2_50~input (
	.i(CLOCK2_50),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\CLOCK2_50~input_o ));
// synopsys translate_off
defparam \CLOCK2_50~input .bus_hold = "false";
defparam \CLOCK2_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y25_N4
cyclonev_io_ibuf \CLOCK3_50~input (
	.i(CLOCK3_50),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\CLOCK3_50~input_o ));
// synopsys translate_off
defparam \CLOCK3_50~input .bus_hold = "false";
defparam \CLOCK3_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X32_Y81_N1
cyclonev_io_ibuf \CLOCK4_50~input (
	.i(CLOCK4_50),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\CLOCK4_50~input_o ));
// synopsys translate_off
defparam \CLOCK4_50~input .bus_hold = "false";
defparam \CLOCK4_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N1
cyclonev_io_ibuf \SW[1]~input (
	.i(SW[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[1]~input_o ));
// synopsys translate_off
defparam \SW[1]~input .bus_hold = "false";
defparam \SW[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X8_Y0_N35
cyclonev_io_ibuf \SW[2]~input (
	.i(SW[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[2]~input_o ));
// synopsys translate_off
defparam \SW[2]~input .bus_hold = "false";
defparam \SW[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X2_Y0_N41
cyclonev_io_ibuf \SW[4]~input (
	.i(SW[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[4]~input_o ));
// synopsys translate_off
defparam \SW[4]~input .bus_hold = "false";
defparam \SW[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N18
cyclonev_io_ibuf \SW[5]~input (
	.i(SW[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[5]~input_o ));
// synopsys translate_off
defparam \SW[5]~input .bus_hold = "false";
defparam \SW[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N35
cyclonev_io_ibuf \SW[6]~input (
	.i(SW[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[6]~input_o ));
// synopsys translate_off
defparam \SW[6]~input .bus_hold = "false";
defparam \SW[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N1
cyclonev_io_ibuf \SW[7]~input (
	.i(SW[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[7]~input_o ));
// synopsys translate_off
defparam \SW[7]~input .bus_hold = "false";
defparam \SW[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N18
cyclonev_io_ibuf \SW[8]~input (
	.i(SW[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[8]~input_o ));
// synopsys translate_off
defparam \SW[8]~input .bus_hold = "false";
defparam \SW[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X2_Y0_N58
cyclonev_io_ibuf \SW[9]~input (
	.i(SW[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[9]~input_o ));
// synopsys translate_off
defparam \SW[9]~input .bus_hold = "false";
defparam \SW[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X13_Y74_N0
cyclonev_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on

endmodule
