#! /opt/homebrew/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
S_0x13de04080 .scope module, "load_ctrl_tb" "load_ctrl_tb" 2 3;
 .timescale 0 0;
P_0x600001d44000 .param/l "ADDR_WIDTH" 0 2 6, +C4<00000000000000000000000001000000>;
P_0x600001d44040 .param/l "BASE_ADDR" 0 2 5, C4<0000000000000000000000000000000000000000000000000000000000000000>;
P_0x600001d44080 .param/l "DATA_WIDTH" 0 2 7, +C4<00000000000000000000000000000100>;
P_0x600001d440c0 .param/l "FIFO_SIZE" 0 2 8, +C4<00000000000000000000000000000101>;
v0x600001340750_0 .var "addr", 63 0;
v0x6000013407e0_0 .var "clk", 0 0;
v0x600001340870_0 .var "data_in", 3 0;
v0x600001340900_0 .var "data_in_rdy", 0 0;
v0x600001340990_0 .net "data_in_vld", 0 0, L_0x600000a4c1c0;  1 drivers
v0x600001340a20_0 .net "data_out", 3 0, L_0x600000a4c0e0;  1 drivers
v0x600001340ab0_0 .net "data_out_vld", 0 0, L_0x600000a4c150;  1 drivers
o0x1300081c0 .functor BUFZ 1, C4<z>; HiZ drive
v0x600001340b40_0 .net "event_current_data_to_be_read_is_not_in_order_with_given_addr", 0 0, o0x1300081c0;  0 drivers
o0x1300081f0 .functor BUFZ 1, C4<z>; HiZ drive
v0x600001340bd0_0 .net "event_read_req_when_no_data_is_available", 0 0, o0x1300081f0;  0 drivers
v0x600001340c60_0 .var "request_vld", 0 0;
v0x600001340cf0_0 .var "rstn", 0 0;
S_0x13de041f0 .scope module, "load_ctrl_0" "load_ctrl" 2 28, 3 2 0, S_0x13de04080;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rstn";
    .port_info 2 /INPUT 1 "request_vld";
    .port_info 3 /INPUT 64 "addr";
    .port_info 4 /OUTPUT 1 "event_current_data_to_be_read_is_not_in_order_with_given_addr";
    .port_info 5 /INPUT 4 "data_in";
    .port_info 6 /INPUT 1 "data_in_rdy";
    .port_info 7 /OUTPUT 1 "data_in_vld";
    .port_info 8 /OUTPUT 1 "event_read_req_when_no_data_is_available";
    .port_info 9 /OUTPUT 4 "data_out";
    .port_info 10 /OUTPUT 1 "data_out_vld";
P_0x13de04360 .param/l "ADDR_WIDTH" 0 3 7, +C4<00000000000000000000000001000000>;
P_0x13de043a0 .param/l "BASE_ADDR" 0 3 6, C4<0000000000000000000000000000000000000000000000000000000000000000>;
P_0x13de043e0 .param/l "DATA_WIDTH" 0 3 8, +C4<00000000000000000000000000000100>;
P_0x13de04420 .param/l "FIFO_SIZE" 0 3 9, +C4<00000000000000000000000000000101>;
P_0x13de04460 .param/l "FIFO_SIZE_WIDTH" 1 3 10, +C4<00000000000000000000000000000011>;
L_0x600000a4c0e0 .functor BUFZ 4, v0x600001340870_0, C4<0000>, C4<0000>, C4<0000>;
L_0x600000a4c150 .functor BUFZ 1, v0x600001340480_0, C4<0>, C4<0>, C4<0>;
L_0x600000a4c1c0 .functor BUFZ 1, v0x600001340c60_0, C4<0>, C4<0>, C4<0>;
v0x600001340000_0 .net "addr", 63 0, v0x600001340750_0;  1 drivers
v0x600001340090_0 .net "clk", 0 0, v0x6000013407e0_0;  1 drivers
v0x600001340120_0 .var "data_count_read", 2 0;
v0x6000013401b0_0 .net "data_in", 3 0, v0x600001340870_0;  1 drivers
v0x600001340240_0 .net "data_in_rdy", 0 0, v0x600001340900_0;  1 drivers
v0x6000013402d0_0 .net "data_in_vld", 0 0, L_0x600000a4c1c0;  alias, 1 drivers
v0x600001340360_0 .net "data_out", 3 0, L_0x600000a4c0e0;  alias, 1 drivers
v0x6000013403f0_0 .net "data_out_vld", 0 0, L_0x600000a4c150;  alias, 1 drivers
v0x600001340480_0 .var "data_out_vld_p", 0 0;
v0x600001340510_0 .net "event_current_data_to_be_read_is_not_in_order_with_given_addr", 0 0, o0x1300081c0;  alias, 0 drivers
v0x6000013405a0_0 .net "event_read_req_when_no_data_is_available", 0 0, o0x1300081f0;  alias, 0 drivers
v0x600001340630_0 .net "request_vld", 0 0, v0x600001340c60_0;  1 drivers
v0x6000013406c0_0 .net "rstn", 0 0, v0x600001340cf0_0;  1 drivers
E_0x600002f40000 .event posedge, v0x600001340090_0;
    .scope S_0x13de041f0;
T_0 ;
    %wait E_0x600002f40000;
    %load/vec4 v0x6000013406c0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600001340120_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001340480_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x600001340630_0;
    %load/vec4 v0x600001340240_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_0.2, 8;
    %load/vec4 v0x600001340120_0;
    %addi 1, 0, 3;
    %jmp/1 T_0.3, 8;
T_0.2 ; End of true expr.
    %load/vec4 v0x600001340120_0;
    %jmp/0 T_0.3, 8;
 ; End of false expr.
    %blend;
T_0.3;
    %assign/vec4 v0x600001340120_0, 0;
    %load/vec4 v0x600001340630_0;
    %load/vec4 v0x600001340240_0;
    %and;
    %assign/vec4 v0x600001340480_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x13de04080;
T_1 ;
    %vpi_call 2 45 "$display", "[%0t] stat simulation", $time {0 0 0};
    %vpi_call 2 46 "$display", "[%0t] init vcd file", $time {0 0 0};
    %vpi_call 2 47 "$dumpfile", "output.vcd" {0 0 0};
    %vpi_call 2 48 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x13de04080 {0 0 0};
    %vpi_call 2 52 "$display", "[%0t] finish open vcd file", $time {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000013407e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600001340cf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001340c60_0, 0, 1;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x600001340870_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001340900_0, 0, 1;
    %vpi_call 2 58 "$display", "[%0t] start reset dut", $time {0 0 0};
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001340cf0_0, 0, 1;
    %delay 20, 0;
    %vpi_call 2 62 "$display", "[%0t] finish reset dut", $time {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600001340cf0_0, 0, 1;
    %vpi_call 2 64 "$display", "[%0t]start relax", $time {0 0 0};
    %delay 50, 0;
    %vpi_call 2 66 "$display", "[%0t] finish relax", $time {0 0 0};
    %vpi_call 2 67 "$display", "[%0t] start inject data", $time {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600001340900_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600001340c60_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x600001340870_0, 0, 4;
    %delay 10, 0;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x600001340870_0, 0, 4;
    %delay 10, 0;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x600001340870_0, 0, 4;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001340c60_0, 0, 1;
    %delay 50, 0;
    %vpi_call 2 81 "$display", "[%0t] end simulation", $time {0 0 0};
    %vpi_call 2 82 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x13de04080;
T_2 ;
    %delay 5, 0;
    %load/vec4 v0x6000013407e0_0;
    %inv;
    %store/vec4 v0x6000013407e0_0, 0, 1;
    %jmp T_2;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "load_ctrl_tb.v";
    "../src/load_ctrl.v";
