- status: 0 - openlane design prep
  runtime_s: 3.12
  runtime_ts: 0h0m3s117ms
- status: 1 - synthesis - yosys
  runtime_s: 184.28
  runtime_ts: 0h3m4s276ms
- status: 2 - sta - openroad
  runtime_s: 2.58
  runtime_ts: 0h0m2s585ms
- status: 3 - floorplan initialization - openroad
  runtime_s: 0.92
  runtime_ts: 0h0m0s924ms
- status: 4 - io_place - openlane
  runtime_s: 0.54
  runtime_ts: 0h0m0s536ms
- status: 5 - tap/decap insertion - openroad
  runtime_s: 0.67
  runtime_ts: 0h0m0s671ms
- status: 6 - pdn generation - openroad
  runtime_s: 1.55
  runtime_ts: 0h0m1s548ms
- status: 7 - global placement - openroad
  runtime_s: 45.27
  runtime_ts: 0h0m45s267ms
- status: 8 - sta - openroad
  runtime_s: 7.61
  runtime_ts: 0h0m7s607ms
- status: 9 - resizer design optimizations - openroad
  runtime_s: 15.54
  runtime_ts: 0h0m15s542ms
- status: 10 - detailed placement - openroad
  runtime_s: 1.33
  runtime_ts: 0h0m1s334ms
- status: 11 - sta - openroad
  runtime_s: 4.7
  runtime_ts: 0h0m4s700ms
- status: 12 - cts - openroad
  runtime_s: 39.12
  runtime_ts: 0h0m39s119ms
- status: 13 - sta - openroad
  runtime_s: 9.25
  runtime_ts: 0h0m9s246ms
- status: 14 - resizer timing optimizations - openroad
  runtime_s: 153.61
  runtime_ts: 0h2m33s609ms
- status: 15 - resizer design optimizations - openroad
  runtime_s: 46.92
  runtime_ts: 0h0m46s918ms
- status: 16 - sta - openroad
  runtime_s: 10.61
  runtime_ts: 0h0m10s612ms
- status: 17 - resizer timing optimizations - openroad
  runtime_s: 368.51
  runtime_ts: 0h6m8s514ms
- status: 18 - sta - openroad
  runtime_s: 10.88
  runtime_ts: 0h0m10s877ms
- status: 20 - detailed placement - openroad
  runtime_s: 1.96
  runtime_ts: 0h0m1s962ms
- status: 20 - heuristic diode insertion - openlane
  runtime_s: 2.07
  runtime_ts: 0h0m2s72ms
- status: 22 - write verilog - openroad
  runtime_s: 1.07
  runtime_ts: 0h0m1s66ms
- status: 23 - sta - openroad
  runtime_s: 8.93
  runtime_ts: 0h0m8s931ms
- status: 23 - global routing - openroad
  runtime_s: 8.93
  runtime_ts: 0h0m8s931ms
- status: 24 - fill insertion - openroad
  runtime_s: 2.18
  runtime_ts: 0h0m2s180ms
- status: 25 - detailed_routing - openroad
  runtime_s: 622.8
  runtime_ts: 0h10m22s798ms
- status: 26 - wire lengths - openlane
  runtime_s: 1.9
  runtime_ts: 0h0m1s898ms
- status: 27 - parasitics extraction - openroad
  runtime_s: 13.93
  runtime_ts: 0h0m13s926ms
- status: 28 - sta - openroad
  runtime_s: 54.47
  runtime_ts: 0h0m54s473ms
- status: 29 - parasitics extraction - openroad
  runtime_s: 14.01
  runtime_ts: 0h0m14s10ms
- status: 30 - sta - openroad
  runtime_s: 57.08
  runtime_ts: 0h0m57s78ms
- status: 31 - parasitics extraction - openroad
  runtime_s: 14.51
  runtime_ts: 0h0m14s512ms
- status: 32 - sta - openroad
  runtime_s: 55.33
  runtime_ts: 0h0m55s331ms
- status: 33 - sta - openroad
  runtime_s: 14.02
  runtime_ts: 0h0m14s18ms
- status: 34 - ir drop report - openroad
  runtime_s: 5.08
  runtime_ts: 0h0m5s80ms
- status: 35 - gdsii - magic
  runtime_s: 104.75
  runtime_ts: 0h1m44s751ms
- status: 36 - gdsii - klayout
  runtime_s: 4.03
  runtime_ts: 0h0m4s32ms
- status: 37 - xor - klayout
  runtime_s: 51.36
  runtime_ts: 0h0m51s362ms
- status: 38 - spice extraction - magic
  runtime_s: 83.28
  runtime_ts: 0h1m23s275ms
- status: 40 - write verilog - openroad
  runtime_s: 5.47
  runtime_ts: 0h0m5s469ms
- status: 40 - write powered verilog - openlane
  runtime_s: 5.59
  runtime_ts: 0h0m5s594ms
- status: 41 - lvs - netgen
  runtime_s: 12.91
  runtime_ts: 0h0m12s912ms
- status: 42 - drc - magic
  runtime_s: 369.31
  runtime_ts: 0h6m9s310ms
- status: 43 - antenna check - openroad
  runtime_s: 7.74
  runtime_ts: 0h0m7s740ms
- status: 44 - erc - circuit validity checker
  runtime_s: 1.01
  runtime_ts: 0h0m1s12ms
---
- status: routed
  runtime_s: 1755.0
  runtime_ts: 0h29m15s0ms
- status: flow completed
  runtime_s: 2633.0
  runtime_ts: 0h43m53s0ms
