	component Example1B is
		port (
			clk_clk                  : in std_logic := 'X'; -- clk
			reset_reset_n            : in std_logic := 'X'; -- reset_n
			simplefifo_2_enq_en_wire : in std_logic := 'X'  -- wire
		);
	end component Example1B;

