# Reading pref.tcl
# //  Questa Sim-64
# //  Version 2024.1 win64 Feb  1 2024
# //
# // Unpublished work. Copyright 2024 Siemens
# //
# // This material contains trade secrets or otherwise confidential information
# // owned by Siemens Industry Software Inc. or its affiliates (collectively,
# // "SISW"), or its licensors. Access to and use of this information is strictly
# // limited as set forth in the Customer's applicable agreements with SISW.
# //
# // This material may not be copied, distributed, or otherwise disclosed outside
# // of the Customer's facilities without the express written permission of SISW,
# // and may not be used in any way not expressly authorized by SISW.
# //
# vsim -gui tb -do "wave_tmp.do" 
# Start time: 12:24:41 on Oct 24,2025
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading sv_std.std
# Loading work.tb(fast)
# Loading work.fsm(fast)
# Loading work.fsm_property(fast)
# do wave_tmp.do
# Inicio de simulaciÃ³n
# Time=5000 | rst=1 din=0 dout=0
# ** Error: FSM no entra en 'idle' tras reset
#    Time: 5 ns Started: 5 ns  Scope: tb.dut.fsm_bind_inst File: ../tb/fsm_property.sv Line: 16
# Time=15000 | rst=0 din=0 dout=0
# Time=25000 | rst=0 din=0 dout=0
# Time=35000 | rst=0 din=1 dout=0
# Time=45000 | rst=0 din=1 dout=1
# Time=55000 | rst=0 din=0 dout=0
# Time=65000 | rst=0 din=1 dout=0
# Time=75000 | rst=0 din=0 dout=0
# Time=85000 | rst=0 din=1 dout=1
# Time=95000 | rst=0 din=1 dout=0
# ** Note: $finish    : ../tb/tb.sv(69)
#    Time: 105 ns  Iteration: 0  Instance: /tb
# 1
# Break in Module tb at ../tb/tb.sv line 69
# coverage read -dataset fsm fsm.ucdb
#  Trace back: Coverage::data ../tb/tb.sv
# ** UI-Msg (Error): (vsim-3305) Code coverage is not enabled.
# 
#    <14:proc:18: ::Coverage::data ../tb/tb.sv
#    >13:eval:1: ::.main_pane.source.interior.cs.body.srcobj CoverageUpdateData sim
#    <12:eval:1: ::namespace inscope ::vsimwidgets::Srcobj {::.main_pane.source.interior.cs.body.srcobj CoverageUpdateData} sim
#    <11:D:/mtitcl/vsimlib/scripts/msgqueue.tc_:108: ::QueueEval ContextQ Trigger write
#    <10:D:/mtitcl/vsimlib/scripts/msgqueue.tc_:269: ::ForceTriggerQueue ContextQ sim {}
#    <9:D:/mtitcl/vsimlib/scripts/msgqueue.tc_:236: ::TriggerQueue ContextQ sim
#    <8:D:/mtitcl/vsimlib/scripts/msgqueue.tc_:58: ::TriggerProcess sim:/tb/#INITIAL#54 0
#    <7:D:/mtitcl/vsim/vsiminit_usercmd.tc_:380: ::environment sim:/tb/#INITIAL#54
#    <6:eval:1: ::env sim:/tb/#INITIAL#54
#    <5:D:/mtitcl/vsim/sa_commands.tc_:1517: ::dataset::current sim 0
#    <4:D:/mtitcl/vsim/commands.tx_:4155: ::QStructure::ActivateWindow .main_pane.structure
#    >3:D:/mtitcl/vsim/qstructure.tc_:582: ::.main_pane.structure Activate {}
#    >2:eval:1: ::.vcop ActualActivate
#    <1:proc:16: ::namespace inscope ::vsimwidgets::Vcop {::.vcop ActualActivate}
# fsm.ucdb opened as coverage dataset "fsm"
# Coverage Report by instance with details
# 
# =================================================================================
# === Instance: /tb/dut/fsm_bind_inst
# === Design Unit: work.fsm_property
# =================================================================================
# 
# Assertion Coverage:
#     Assertions                       5         4         1    80.00%
# --------------------------------------------------------------------
# Name                 File(Line)                   Failure      Pass 
#                                                   Count        Count
# --------------------------------------------------------------------
# /tb/dut/fsm_bind_inst/assert__p_s0_to_s1
#                      ../tb/fsm_property.sv(43)          0          1
# /tb/dut/fsm_bind_inst/assert__p_dout_zero_else
#                      ../tb/fsm_property.sv(36)          0          1
# /tb/dut/fsm_bind_inst/assert__p_s1_din1_dout1
#                      ../tb/fsm_property.sv(29)          0          1
# /tb/dut/fsm_bind_inst/assert__p_idle_to_s0
#                      ../tb/fsm_property.sv(22)          0          1
# /tb/dut/fsm_bind_inst/assert__p_reset_idle
#                      ../tb/fsm_property.sv(15)          1          0
# 
# =================================================================================
# === Instance: /tb
# === Design Unit: work.tb
# =================================================================================
# 
# Covergroup Coverage:
#     Covergroups                      1        na        na    89.50%
#         Coverpoints/Crosses          9        na        na        na
#             Covergroup Bins         37        30         7    81.08%
# ----------------------------------------------------------------------------------------------------------
# Covergroup                                             Metric       Goal       Bins    Status               
#                                                                                                          
# ----------------------------------------------------------------------------------------------------------
#  TYPE /tb/cg_fsm                                       89.50%        100          -    Uncovered            
#     covered/total bins:                                    30         37          -                      
#     missing/total bins:                                     7         37          -                      
#     % Hit:                                             81.08%        100          -                      
#     Coverpoint #coverpoint__0#                        100.00%        100          -    Covered              
#         covered/total bins:                                 3          3          -                      
#         missing/total bins:                                 0          3          -                      
#         % Hit:                                        100.00%        100          -                      
#     Coverpoint din                                    100.00%        100          -    Covered              
#         covered/total bins:                                 2          2          -                      
#         missing/total bins:                                 0          2          -                      
#         % Hit:                                        100.00%        100          -                      
#     Coverpoint #coverpoint__1#                        100.00%        100          -    Covered              
#         covered/total bins:                                 3          3          -                      
#         missing/total bins:                                 0          3          -                      
#         % Hit:                                        100.00%        100          -                      
#     Coverpoint dout                                   100.00%        100          -    Covered              
#         covered/total bins:                                 2          2          -                      
#         missing/total bins:                                 0          2          -                      
#         % Hit:                                        100.00%        100          -                      
#     Coverpoint #dut.state__2#                         100.00%        100          -    Covered              
#         covered/total bins:                                 3          3          -                      
#         missing/total bins:                                 0          3          -                      
#         % Hit:                                        100.00%        100          -                      
#     Coverpoint #dut.next_state__3#                    100.00%        100          -    Covered              
#         covered/total bins:                                 3          3          -                      
#         missing/total bins:                                 0          3          -                      
#         % Hit:                                        100.00%        100          -                      
#     Cross #cross__0#                                   83.33%        100          -    Uncovered            
#         covered/total bins:                                 5          6          -                      
#         missing/total bins:                                 1          6          -                      
#         % Hit:                                         83.33%        100          -                      
#     Cross #cross__1#                                   55.55%        100          -    Uncovered            
#         covered/total bins:                                 5          9          -                      
#         missing/total bins:                                 4          9          -                      
#         % Hit:                                         55.55%        100          -                      
#     Cross #cross__2#                                   66.66%        100          -    Uncovered            
#         covered/total bins:                                 4          6          -                      
#         missing/total bins:                                 2          6          -                      
#         % Hit:                                         66.66%        100          -                      
#  Covergroup instance \/tb/fsm_cov                      89.50%        100          -    Uncovered            
#     covered/total bins:                                    30         37          -                      
#     missing/total bins:                                     7         37          -                      
#     % Hit:                                             81.08%        100          -                      
#     Coverpoint #coverpoint__0#                        100.00%        100          -    Covered              
#         covered/total bins:                                 3          3          -                      
#         missing/total bins:                                 0          3          -                      
#         % Hit:                                        100.00%        100          -                      
#         bin idle                                            1          1          -    Covered              
#         bin s0                                              5          1          -    Covered              
#         bin s1                                              3          1          -    Covered              
#     Coverpoint din                                    100.00%        100          -    Covered              
#         covered/total bins:                                 2          2          -                      
#         missing/total bins:                                 0          2          -                      
#         % Hit:                                        100.00%        100          -                      
#         bin zero                                            5          1          -    Covered              
#         bin one                                             5          1          -    Covered              
#     Coverpoint #coverpoint__1#                        100.00%        100          -    Covered              
#         covered/total bins:                                 3          3          -                      
#         missing/total bins:                                 0          3          -                      
#         % Hit:                                        100.00%        100          -                      
#         bin to_idle                                         1          1          -    Covered              
#         bin to_s0                                           5          1          -    Covered              
#         bin to_s1                                           4          1          -    Covered              
#     Coverpoint dout                                   100.00%        100          -    Covered              
#         covered/total bins:                                 2          2          -                      
#         missing/total bins:                                 0          2          -                      
#         % Hit:                                        100.00%        100          -                      
#         bin dout_0                                          8          1          -    Covered              
#         bin dout_1                                          2          1          -    Covered              
#     Coverpoint #dut.state__2#                         100.00%        100          -    Covered              
#         covered/total bins:                                 3          3          -                      
#         missing/total bins:                                 0          3          -                      
#         % Hit:                                        100.00%        100          -                      
#         bin auto[idle]                                      1          1          -    Covered              
#         bin auto[s0]                                        5          1          -    Covered              
#         bin auto[s1]                                        3          1          -    Covered              
#     Coverpoint #dut.next_state__3#                    100.00%        100          -    Covered              
#         covered/total bins:                                 3          3          -                      
#         missing/total bins:                                 0          3          -                      
#         % Hit:                                        100.00%        100          -                      
#         bin auto[idle]                                      1          1          -    Covered              
#         bin auto[s0]                                        5          1          -    Covered              
#         bin auto[s1]                                        4          1          -    Covered              
#     Cross #cross__0#                                   83.33%        100          -    Uncovered            
#         covered/total bins:                                 5          6          -                      
#         missing/total bins:                                 1          6          -                      
#         % Hit:                                         83.33%        100          -                      
#         Auto, Default and User Defined Bins:
#             bin <auto[s1],one>                              2          1          -    Covered              
#             bin <auto[s0],one>                              3          1          -    Covered              
#             bin <auto[s1],zero>                             1          1          -    Covered              
#             bin <auto[s0],zero>                             2          1          -    Covered              
#             bin <auto[idle],zero>                           1          1          -    Covered              
#             bin <auto[idle],one>                            0          1          1    ZERO                 
#     Cross #cross__1#                                   55.55%        100          -    Uncovered            
#         covered/total bins:                                 5          9          -                      
#         missing/total bins:                                 4          9          -                      
#         % Hit:                                         55.55%        100          -                      
#         Auto, Default and User Defined Bins:
#             bin <auto[s1],auto[s1]>                         1          1          -    Covered              
#             bin <auto[s0],auto[s1]>                         3          1          -    Covered              
#             bin <auto[s1],auto[s0]>                         2          1          -    Covered              
#             bin <auto[s0],auto[s0]>                         2          1          -    Covered              
#             bin <auto[idle],auto[s0]>                       1          1          -    Covered              
#             bin <*,auto[idle]>                              0          1          3    ZERO                 
#             bin <auto[idle],auto[s1]>                       0          1          1    ZERO                 
#     Cross #cross__2#                                   66.66%        100          -    Uncovered            
#         covered/total bins:                                 4          6          -                      
#         missing/total bins:                                 2          6          -                      
#         % Hit:                                         66.66%        100          -                      
#         Auto, Default and User Defined Bins:
#             bin <auto[s1],dout_1>                           2          1          -    Covered              
#             bin <auto[s1],dout_0>                           1          1          -    Covered              
#             bin <auto[s0],dout_0>                           5          1          -    Covered              
#             bin <auto[idle],dout_0>                         1          1          -    Covered              
#             bin <auto[s0],dout_1>                           0          1          1    ZERO                 
#             bin <auto[idle],dout_1>                         0          1          1    ZERO                 
# 
# COVERGROUP COVERAGE:
# ----------------------------------------------------------------------------------------------------------
# Covergroup                                             Metric       Goal       Bins    Status               
#                                                                                                          
# ----------------------------------------------------------------------------------------------------------
#  TYPE /tb/cg_fsm                                       89.50%        100          -    Uncovered            
#     covered/total bins:                                    30         37          -                      
#     missing/total bins:                                     7         37          -                      
#     % Hit:                                             81.08%        100          -                      
#     Coverpoint #coverpoint__0#                        100.00%        100          -    Covered              
#         covered/total bins:                                 3          3          -                      
#         missing/total bins:                                 0          3          -                      
#         % Hit:                                        100.00%        100          -                      
#     Coverpoint din                                    100.00%        100          -    Covered              
#         covered/total bins:                                 2          2          -                      
#         missing/total bins:                                 0          2          -                      
#         % Hit:                                        100.00%        100          -                      
#     Coverpoint #coverpoint__1#                        100.00%        100          -    Covered              
#         covered/total bins:                                 3          3          -                      
#         missing/total bins:                                 0          3          -                      
#         % Hit:                                        100.00%        100          -                      
#     Coverpoint dout                                   100.00%        100          -    Covered              
#         covered/total bins:                                 2          2          -                      
#         missing/total bins:                                 0          2          -                      
#         % Hit:                                        100.00%        100          -                      
#     Coverpoint #dut.state__2#                         100.00%        100          -    Covered              
#         covered/total bins:                                 3          3          -                      
#         missing/total bins:                                 0          3          -                      
#         % Hit:                                        100.00%        100          -                      
#     Coverpoint #dut.next_state__3#                    100.00%        100          -    Covered              
#         covered/total bins:                                 3          3          -                      
#         missing/total bins:                                 0          3          -                      
#         % Hit:                                        100.00%        100          -                      
#     Cross #cross__0#                                   83.33%        100          -    Uncovered            
#         covered/total bins:                                 5          6          -                      
#         missing/total bins:                                 1          6          -                      
#         % Hit:                                         83.33%        100          -                      
#     Cross #cross__1#                                   55.55%        100          -    Uncovered            
#         covered/total bins:                                 5          9          -                      
#         missing/total bins:                                 4          9          -                      
#         % Hit:                                         55.55%        100          -                      
#     Cross #cross__2#                                   66.66%        100          -    Uncovered            
#         covered/total bins:                                 4          6          -                      
#         missing/total bins:                                 2          6          -                      
#         % Hit:                                         66.66%        100          -                      
#  Covergroup instance \/tb/fsm_cov                      89.50%        100          -    Uncovered            
#     covered/total bins:                                    30         37          -                      
#     missing/total bins:                                     7         37          -                      
#     % Hit:                                             81.08%        100          -                      
#     Coverpoint #coverpoint__0#                        100.00%        100          -    Covered              
#         covered/total bins:                                 3          3          -                      
#         missing/total bins:                                 0          3          -                      
#         % Hit:                                        100.00%        100          -                      
#         bin idle                                            1          1          -    Covered              
#         bin s0                                              5          1          -    Covered              
#         bin s1                                              3          1          -    Covered              
#     Coverpoint din                                    100.00%        100          -    Covered              
#         covered/total bins:                                 2          2          -                      
#         missing/total bins:                                 0          2          -                      
#         % Hit:                                        100.00%        100          -                      
#         bin zero                                            5          1          -    Covered              
#         bin one                                             5          1          -    Covered              
#     Coverpoint #coverpoint__1#                        100.00%        100          -    Covered              
#         covered/total bins:                                 3          3          -                      
#         missing/total bins:                                 0          3          -                      
#         % Hit:                                        100.00%        100          -                      
#         bin to_idle                                         1          1          -    Covered              
#         bin to_s0                                           5          1          -    Covered              
#         bin to_s1                                           4          1          -    Covered              
#     Coverpoint dout                                   100.00%        100          -    Covered              
#         covered/total bins:                                 2          2          -                      
#         missing/total bins:                                 0          2          -                      
#         % Hit:                                        100.00%        100          -                      
#         bin dout_0                                          8          1          -    Covered              
#         bin dout_1                                          2          1          -    Covered              
#     Coverpoint #dut.state__2#                         100.00%        100          -    Covered              
#         covered/total bins:                                 3          3          -                      
#         missing/total bins:                                 0          3          -                      
#         % Hit:                                        100.00%        100          -                      
#         bin auto[idle]                                      1          1          -    Covered              
#         bin auto[s0]                                        5          1          -    Covered              
#         bin auto[s1]                                        3          1          -    Covered              
#     Coverpoint #dut.next_state__3#                    100.00%        100          -    Covered              
#         covered/total bins:                                 3          3          -                      
#         missing/total bins:                                 0          3          -                      
#         % Hit:                                        100.00%        100          -                      
#         bin auto[idle]                                      1          1          -    Covered              
#         bin auto[s0]                                        5          1          -    Covered              
#         bin auto[s1]                                        4          1          -    Covered              
#     Cross #cross__0#                                   83.33%        100          -    Uncovered            
#         covered/total bins:                                 5          6          -                      
#         missing/total bins:                                 1          6          -                      
#         % Hit:                                         83.33%        100          -                      
#         Auto, Default and User Defined Bins:
#             bin <auto[s1],one>                              2          1          -    Covered              
#             bin <auto[s0],one>                              3          1          -    Covered              
#             bin <auto[s1],zero>                             1          1          -    Covered              
#             bin <auto[s0],zero>                             2          1          -    Covered              
#             bin <auto[idle],zero>                           1          1          -    Covered              
#             bin <auto[idle],one>                            0          1          1    ZERO                 
#     Cross #cross__1#                                   55.55%        100          -    Uncovered            
#         covered/total bins:                                 5          9          -                      
#         missing/total bins:                                 4          9          -                      
#         % Hit:                                         55.55%        100          -                      
#         Auto, Default and User Defined Bins:
#             bin <auto[s1],auto[s1]>                         1          1          -    Covered              
#             bin <auto[s0],auto[s1]>                         3          1          -    Covered              
#             bin <auto[s1],auto[s0]>                         2          1          -    Covered              
#             bin <auto[s0],auto[s0]>                         2          1          -    Covered              
#             bin <auto[idle],auto[s0]>                       1          1          -    Covered              
#             bin <*,auto[idle]>                              0          1          3    ZERO                 
#             bin <auto[idle],auto[s1]>                       0          1          1    ZERO                 
#     Cross #cross__2#                                   66.66%        100          -    Uncovered            
#         covered/total bins:                                 4          6          -                      
#         missing/total bins:                                 2          6          -                      
#         % Hit:                                         66.66%        100          -                      
#         Auto, Default and User Defined Bins:
#             bin <auto[s1],dout_1>                           2          1          -    Covered              
#             bin <auto[s1],dout_0>                           1          1          -    Covered              
#             bin <auto[s0],dout_0>                           5          1          -    Covered              
#             bin <auto[idle],dout_0>                         1          1          -    Covered              
#             bin <auto[s0],dout_1>                           0          1          1    ZERO                 
#             bin <auto[idle],dout_1>                         0          1          1    ZERO                 
# 
# TOTAL COVERGROUP COVERAGE: 89.50%  COVERGROUP TYPES: 1
# 
# ASSERTION RESULTS:
# --------------------------------------------------------------------
# Name                 File(Line)                   Failure      Pass 
#                                                   Count        Count
# --------------------------------------------------------------------
# /tb/dut/fsm_bind_inst/assert__p_s0_to_s1
#                      ../tb/fsm_property.sv(43)          0          1
# /tb/dut/fsm_bind_inst/assert__p_dout_zero_else
#                      ../tb/fsm_property.sv(36)          0          1
# /tb/dut/fsm_bind_inst/assert__p_s1_din1_dout1
#                      ../tb/fsm_property.sv(29)          0          1
# /tb/dut/fsm_bind_inst/assert__p_idle_to_s0
#                      ../tb/fsm_property.sv(22)          0          1
# /tb/dut/fsm_bind_inst/assert__p_reset_idle
#                      ../tb/fsm_property.sv(15)          1          0
# 
# Total Coverage By Instance (filtered view): 84.75%
# 
# 
# QuestaSim-64 vcover 2024.1 Coverage Utility 2024.02 Feb  1 2024
# Start time: 12:24:54 on Oct 24,2025
# vcover report -html fsm.ucdb 
# Support of the MGLS_LICENSE_FILE and LM_LICENSE_FILE licensing environment variables will be discontinued starting with the 2025.1 release. Please update to using the SALT_LICENSE_SERVER variable.
# Please contact Siemens EDA Customer Support (https://support.sw.siemens.com/) for assistance.
# 
# End time: 12:24:54 on Oct 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# =========================================================
# Simulación completada con cobertura habilitada
quit-sim
# invalid command name "quit-sim"
quit-sim
# invalid command name "quit-sim"
quit -sim
# End time: 08:45:50 on Oct 27,2025, Elapsed time: 68:21:09
# Errors: 1, Warnings: 0
ls
# Makefile  covhtmlreport  run_tmp.do  vsim.wlf  wave_tmp.do    
# WorkW     fsm.ucdb       transcript  wave.do   work           
quit -sim
