INFO: [XSIM 43-3496] Using init file passed via -initfile option "C:/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini".
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_diff_sq_acc_top glbl -prj diff_sq_acc.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm --initfile C:/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini --lib ieee_proposed=./ieee_proposed -s diff_sq_acc -debug wave 
Multi-threading is on. Using 10 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/admin/msoc/HLx_Examples-master/Math/squared_difference_accumulate/diff_sq_acc/improve/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/admin/msoc/HLx_Examples-master/Math/squared_difference_accumulate/diff_sq_acc/improve/sim/verilog/AESL_automem_a_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_a_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/admin/msoc/HLx_Examples-master/Math/squared_difference_accumulate/diff_sq_acc/improve/sim/verilog/AESL_automem_b_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_b_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/admin/msoc/HLx_Examples-master/Math/squared_difference_accumulate/diff_sq_acc/improve/sim/verilog/diff_sq_acc.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_diff_sq_acc_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/admin/msoc/HLx_Examples-master/Math/squared_difference_accumulate/diff_sq_acc/improve/sim/verilog/diff_sq_acc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module diff_sq_acc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/admin/msoc/HLx_Examples-master/Math/squared_difference_accumulate/diff_sq_acc/improve/sim/verilog/diff_sq_acc_mac_mbkb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module diff_sq_acc_mac_mbkb_DSP48_0
INFO: [VRFC 10-311] analyzing module diff_sq_acc_mac_mbkb
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.diff_sq_acc_mac_mbkb_DSP48_0
Compiling module xil_defaultlib.diff_sq_acc_mac_mbkb(ID=1,NUM_ST...
Compiling module xil_defaultlib.diff_sq_acc
Compiling module xil_defaultlib.AESL_automem_a_V
Compiling module xil_defaultlib.AESL_automem_b_V
Compiling module xil_defaultlib.apatb_diff_sq_acc_top
Compiling module work.glbl
Built simulation snapshot diff_sq_acc
