<def f='llvm/llvm/include/llvm/CodeGen/SlotIndexes.h' l='241' ll='243' type='llvm::SlotIndex llvm::SlotIndex::getBaseIndex() const'/>
<use f='llvm/llvm/include/llvm/CodeGen/LiveInterval.h' l='506' u='c' c='_ZNK4llvm9LiveRange7isLocalENS_9SlotIndexES1_'/>
<use f='llvm/llvm/include/llvm/CodeGen/LiveInterval.h' l='530' u='c' c='_ZNK4llvm9LiveRange5QueryENS_9SlotIndexE'/>
<use f='llvm/llvm/include/llvm/CodeGen/LiveInterval.h' l='542' u='c' c='_ZNK4llvm9LiveRange5QueryENS_9SlotIndexE'/>
<use f='llvm/llvm/include/llvm/CodeGen/LiveInterval.h' l='555' u='c' c='_ZNK4llvm9LiveRange5QueryENS_9SlotIndexE'/>
<use f='llvm/llvm/include/llvm/CodeGen/LiveInterval.h' l='575' u='c' c='_ZNK4llvm9LiveRange12isZeroLengthEPNS_11SlotIndexesE'/>
<use f='llvm/llvm/include/llvm/CodeGen/LiveInterval.h' l='576' u='c' c='_ZNK4llvm9LiveRange12isZeroLengthEPNS_11SlotIndexesE'/>
<doc f='llvm/llvm/include/llvm/CodeGen/SlotIndexes.h' l='238'>/// Returns the base index for associated with this index. The base index
    /// is the one associated with the Slot_Block slot for the instruction
    /// pointed to by this index.</doc>
<use f='llvm/llvm/lib/CodeGen/InlineSpiller.cpp' l='564' u='c' c='_ZN12_GLOBAL__N_113InlineSpiller16reMaterializeForERN4llvm12LiveIntervalERNS1_12MachineInstrE'/>
<use f='llvm/llvm/lib/CodeGen/LiveDebugVariables.cpp' l='1235' u='c' c='_ZL18findInsertLocationPN4llvm17MachineBasicBlockENS_9SlotIndexERNS_13LiveIntervalsE'/>
<use f='llvm/llvm/lib/CodeGen/LiveIntervals.cpp' l='1049' u='c' c='_ZN4llvm13LiveIntervals8HMEditor14handleMoveDownERNS_9LiveRangeE'/>
<use f='llvm/llvm/lib/CodeGen/LiveIntervals.cpp' l='1076' u='c' c='_ZN4llvm13LiveIntervals8HMEditor14handleMoveDownERNS_9LiveRangeE'/>
<use f='llvm/llvm/lib/CodeGen/LiveIntervals.cpp' l='1222' u='c' c='_ZN4llvm13LiveIntervals8HMEditor12handleMoveUpERNS_9LiveRangeEjNS_11LaneBitmaskE'/>
<use f='llvm/llvm/lib/CodeGen/LiveIntervals.cpp' l='1288' u='c' c='_ZN4llvm13LiveIntervals8HMEditor12handleMoveUpERNS_9LiveRangeEjNS_11LaneBitmaskE'/>
<use f='llvm/llvm/lib/CodeGen/LiveIntervals.cpp' l='1624' u='c' c='_ZN4llvm13LiveIntervals15removeVRegDefAtERNS_12LiveIntervalENS_9SlotIndexE'/>
<use f='llvm/llvm/lib/CodeGen/LiveIntervals.cpp' l='1624' u='c' c='_ZN4llvm13LiveIntervals15removeVRegDefAtERNS_12LiveIntervalENS_9SlotIndexE'/>
<use f='llvm/llvm/lib/CodeGen/LiveIntervals.cpp' l='1631' u='c' c='_ZN4llvm13LiveIntervals15removeVRegDefAtERNS_12LiveIntervalENS_9SlotIndexE'/>
<use f='llvm/llvm/lib/CodeGen/LiveIntervals.cpp' l='1631' u='c' c='_ZN4llvm13LiveIntervals15removeVRegDefAtERNS_12LiveIntervalENS_9SlotIndexE'/>
<use f='llvm/llvm/lib/CodeGen/RegAllocGreedy.cpp' l='2160' u='c' c='_ZN12_GLOBAL__N_18RAGreedy14calcGapWeightsEjRN4llvm15SmallVectorImplIfEE'/>
<use f='llvm/llvm/lib/CodeGen/RegAllocGreedy.cpp' l='2193' u='c' c='_ZN12_GLOBAL__N_18RAGreedy14calcGapWeightsEjRN4llvm15SmallVectorImplIfEE'/>
<use f='llvm/llvm/lib/CodeGen/RegAllocGreedy.cpp' l='2217' u='c' c='_ZN12_GLOBAL__N_18RAGreedy14calcGapWeightsEjRN4llvm15SmallVectorImplIfEE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterCoalescer.cpp' l='954' u='c' c='_ZN12_GLOBAL__N_117RegisterCoalescer24removeCopyByCommutingDefERKN4llvm13CoalescerPairEPNS1_12MachineInstrE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterCoalescer.cpp' l='954' u='c' c='_ZN12_GLOBAL__N_117RegisterCoalescer24removeCopyByCommutingDefERKN4llvm13CoalescerPairEPNS1_12MachineInstrE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterPressure.cpp' l='607' u='c' c='_ZN4llvm16RegisterOperands18adjustLaneLivenessERKNS_13LiveIntervalsERKNS_19MachineRegisterInfoENS_9SlotIndexEPNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterPressure.cpp' l='1241' u='c' c='_ZNK4llvm18RegPressureTracker16getLastUsedLanesEjNS_9SlotIndexE'/>
<use f='llvm/llvm/lib/CodeGen/RenameIndependentSubregs.cpp' l='190' u='c' c='_ZNK12_GLOBAL__N_124RenameIndependentSubregs14findComponentsERN4llvm12IntEqClassesERNS1_15SmallVectorImplINS0_12SubRangeInfoEEERNS1_12LiveIntervalE'/>
<use f='llvm/llvm/lib/CodeGen/RenameIndependentSubregs.cpp' l='224' u='c' c='_ZNK12_GLOBAL__N_124RenameIndependentSubregs15rewriteOperandsERKN4llvm12IntEqClassesERKNS1_15SmallVectorImplINS0_12SubRangeInfoEEERKNS5_IPNS1_12LiveIntervalEEE'/>
<use f='llvm/llvm/lib/CodeGen/SplitKit.cpp' l='695' u='c' c='_ZN4llvm11SplitEditor15enterIntvBeforeENS_9SlotIndexE'/>
<use f='llvm/llvm/lib/CodeGen/SplitKit.cpp' l='794' u='c' c='_ZN4llvm11SplitEditor15leaveIntvBeforeENS_9SlotIndexE'/>
<use f='llvm/llvm/lib/CodeGen/SplitKit.cpp' l='1662' u='c' c='_ZN4llvm11SplitEditor21splitLiveThroughBlockEjjNS_9SlotIndexEjS1_'/>
<use f='llvm/llvm/lib/CodeGen/SplitKit.cpp' l='1825' u='c' c='_ZN4llvm11SplitEditor16splitRegOutBlockERKNS_13SplitAnalysis9BlockInfoEjNS_9SlotIndexE'/>
<use f='llvm/llvm/lib/CodeGen/VirtRegMap.cpp' l='474' u='c' c='_ZNK12_GLOBAL__N_115VirtRegRewriter17subRegLiveThroughERKN4llvm12MachineInstrEj'/>
<use f='llvm/llvm/lib/Target/AMDGPU/GCNRegPressure.h' l='201' u='c' c='_ZN4llvm17getLiveRegsBeforeERKNS_12MachineInstrERKNS_13LiveIntervalsE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/GCNRegPressure.cpp' l='221' u='c' c='_ZL14getUsedRegMaskRKN4llvm14MachineOperandERKNS_19MachineRegisterInfoERKNS_13LiveIntervalsE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/GCNRegPressure.cpp' l='371' u='c' c='_ZN4llvm20GCNDownwardRPTracker17advanceBeforeNextEv'/>
<use f='llvm/llvm/lib/Target/AMDGPU/GCNRegPressure.cpp' l='471' u='c' c='_ZNK4llvm18GCNUpwardRPTracker7isValidEv'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIWholeQuadMode.cpp' l='590' u='c' c='_ZN12_GLOBAL__N_115SIWholeQuadMode16prepareInsertionERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEES6_bb'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIWholeQuadMode.cpp' l='595' u='c' c='_ZN12_GLOBAL__N_115SIWholeQuadMode16prepareInsertionERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEES6_bb'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonRegisterInfo.cpp' l='256' u='c' c='_ZNK4llvm19HexagonRegisterInfo14shouldCoalesceEPNS_12MachineInstrEPKNS_19TargetRegisterClassEjS5_jS5_RNS_13LiveIntervalsE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonRegisterInfo.cpp' l='256' u='c' c='_ZNK4llvm19HexagonRegisterInfo14shouldCoalesceEPNS_12MachineInstrEPKNS_19TargetRegisterClassEjS5_jS5_RNS_13LiveIntervalsE'/>
