

================================================================
== Vivado HLS Report for 'convolve'
================================================================
* Date:           Wed Dec 19 07:15:06 2018

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        convolution.prj
* Solution:       solution2
* Product family: zynq
* Target device:  xc7z010clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   8.00|      6.99|        1.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  368882|  368882|  368883|  368883|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        +---------------------------------+----------------------+-----+-----+-----+-----+---------+
        |                                 |                      |  Latency  |  Interval | Pipeline|
        |             Instance            |        Module        | min | max | min | max |   Type  |
        +---------------------------------+----------------------+-----+-----+-----+-----+---------+
        |grp_p_hls_fptosi_float_i_fu_254  |p_hls_fptosi_float_i  |    2|    2|    2|    2|   none  |
        +---------------------------------+----------------------+-----+-----+-----+-----+---------+

        * Loop: 
        +-----------+--------+--------+----------+-----------+-----------+------+----------+
        |           |     Latency     | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name |   min  |   max  |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------+--------+--------+----------+-----------+-----------+------+----------+
        |- Loop 1   |  368881|  368881|      7685|          -|          -|    48|    no    |
        | + imgRow  |    7680|    7680|       160|          -|          -|    48|    no    |
        +-----------+--------+--------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  |
+-----------------+---------+-------+-------+-------+
|DSP              |        -|      -|      -|      -|
|Expression       |        -|      -|    461|    203|
|FIFO             |        -|      -|      -|      -|
|Instance         |       10|      5|   1612|   2100|
|Memory           |        -|      -|      -|      -|
|Multiplexer      |        -|      -|      -|   1069|
|Register         |        -|      -|    482|      -|
+-----------------+---------+-------+-------+-------+
|Total            |       10|      5|   2555|   3372|
+-----------------+---------+-------+-------+-------+
|Available        |      120|     80|  35200|  17600|
+-----------------+---------+-------+-------+-------+
|Utilization (%)  |        8|      6|      7|     19|
+-----------------+---------+-------+-------+-------+

+ Detail: 
    * Instance: 
    +---------------------------------+----------------------+---------+-------+-----+-----+
    |             Instance            |        Module        | BRAM_18K| DSP48E|  FF | LUT |
    +---------------------------------+----------------------+---------+-------+-----+-----+
    |convolve_conv_s_axi_U            |convolve_conv_s_axi   |       10|      0|  276|  250|
    |convolve_fadd_32nbkb_U1          |convolve_fadd_32nbkb  |        0|      2|  306|  418|
    |convolve_fmul_32ncud_U2          |convolve_fmul_32ncud  |        0|      3|  143|  321|
    |convolve_mul_6ns_eOg_U4          |convolve_mul_6ns_eOg  |        0|      0|   45|   65|
    |convolve_mul_6ns_eOg_U5          |convolve_mul_6ns_eOg  |        0|      0|   45|   65|
    |convolve_mul_6ns_eOg_U6          |convolve_mul_6ns_eOg  |        0|      0|   45|   65|
    |convolve_sitofp_3dEe_U3          |convolve_sitofp_3dEe  |        0|      0|  340|  554|
    |grp_p_hls_fptosi_float_i_fu_254  |p_hls_fptosi_float_i  |        0|      0|  412|  362|
    +---------------------------------+----------------------+---------+-------+-----+-----+
    |Total                            |                      |       10|      5| 1612| 2100|
    +---------------------------------+----------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+----+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF | LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+----+----+------------+------------+
    |c_1_fu_426_p2        |     +    |      0|  23|  11|           6|           1|
    |r_fu_324_p2          |     +    |      0|  23|  11|           6|           1|
    |tmp_10_fu_398_p2     |     +    |      0|  41|  17|          12|          12|
    |tmp_11_fu_413_p2     |     +    |      0|  41|  17|          12|          12|
    |tmp_12_fu_422_p2     |     +    |      0|  41|  17|          12|          12|
    |tmp_13_fu_436_p2     |     +    |      0|  41|  17|          12|          12|
    |tmp_14_fu_441_p2     |     +    |      0|  41|  17|          12|          12|
    |tmp_15_fu_446_p2     |     +    |      0|  41|  17|          12|          12|
    |tmp_1_fu_318_p2      |     +    |      0|  23|  11|           6|           2|
    |tmp_7_fu_352_p2      |     +    |      0|  41|  17|          12|          12|
    |tmp_8_fu_362_p2      |     +    |      0|  41|  17|          12|          12|
    |tmp_9_fu_373_p2      |     +    |      0|  41|  17|          12|          12|
    |tmp_s_fu_389_p2      |     +    |      0|  23|  11|           6|           2|
    |exitcond1_fu_312_p2  |   icmp   |      0|   0|   3|           6|           5|
    |exitcond_fu_383_p2   |   icmp   |      0|   0|   3|           6|           5|
    +---------------------+----------+-------+----+----+------------+------------+
    |Total                |          |      0| 461| 203|         144|         124|
    +---------------------+----------+-------+----+----+------------+------------+

    * Multiplexer: 
    +---------------+-----+-----------+-----+-----------+
    |      Name     | LUT | Input Size| Bits| Total Bits|
    +---------------+-----+-----------+-----+-----------+
    |ap_NS_fsm      |  822|        148|    1|        148|
    |c_reg_242      |    9|          2|    6|         12|
    |grp_fu_260_p0  |   15|          3|   32|         96|
    |grp_fu_260_p1  |   15|          3|   32|         96|
    |grp_fu_269_p0  |   89|         18|   32|        576|
    |in_r_address0  |   55|         10|   12|        120|
    |krnl_address0  |   55|         10|    4|         40|
    |r1_reg_230     |    9|          2|    6|         12|
    +---------------+-----+-----------+-----+-----------+
    |Total          | 1069|        196|  125|       1100|
    +---------------+-----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------+-----+----+-----+-----------+
    |                       Name                      |  FF | LUT| Bits| Const Bits|
    +-------------------------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                                        |  147|   0|  147|          0|
    |ap_reg_grp_p_hls_fptosi_float_i_fu_254_ap_start  |    1|   0|    1|          0|
    |c_1_reg_696                                      |    6|   0|    6|          0|
    |c_reg_242                                        |    6|   0|    6|          0|
    |in_addr_3_reg_642                                |   12|   0|   12|          0|
    |in_addr_4_reg_647                                |   12|   0|   12|          0|
    |in_addr_5_reg_652                                |   12|   0|   12|          0|
    |out_addr_reg_657                                 |   12|   0|   12|          0|
    |r1_reg_230                                       |    6|   0|    6|          0|
    |r_reg_612                                        |    6|   0|    6|          0|
    |reg_272                                          |   16|   0|   16|          0|
    |reg_276                                          |   32|   0|   32|          0|
    |reg_282                                          |   32|   0|   32|          0|
    |reg_287                                          |   32|   0|   32|          0|
    |reg_293                                          |   32|   0|   32|          0|
    |reg_298                                          |   16|   0|   16|          0|
    |tmp_12_reg_691                                   |   12|   0|   12|          0|
    |tmp_13_reg_701                                   |   12|   0|   12|          0|
    |tmp_14_reg_706                                   |   12|   0|   12|          0|
    |tmp_15_reg_711                                   |   12|   0|   12|          0|
    |tmp_1_reg_607                                    |    6|   0|    6|          0|
    |tmp_5_reg_628                                    |   12|   0|   12|          0|
    |tmp_6_reg_635                                    |   12|   0|   12|          0|
    |tmp_cast_cast_reg_670                            |    6|   0|   12|          6|
    |tmp_reg_597                                      |   12|   0|   12|          0|
    |tmp_s_reg_665                                    |    6|   0|    6|          0|
    +-------------------------------------------------+-----+----+-----+-----------+
    |Total                                            |  482|   0|  488|          6|
    +-------------------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------------+-----+-----+------------+--------------+--------------+
|s_axi_conv_AWVALID  |  in |    1|    s_axi   |     conv     |     array    |
|s_axi_conv_AWREADY  | out |    1|    s_axi   |     conv     |     array    |
|s_axi_conv_AWADDR   |  in |   15|    s_axi   |     conv     |     array    |
|s_axi_conv_WVALID   |  in |    1|    s_axi   |     conv     |     array    |
|s_axi_conv_WREADY   | out |    1|    s_axi   |     conv     |     array    |
|s_axi_conv_WDATA    |  in |   32|    s_axi   |     conv     |     array    |
|s_axi_conv_WSTRB    |  in |    4|    s_axi   |     conv     |     array    |
|s_axi_conv_ARVALID  |  in |    1|    s_axi   |     conv     |     array    |
|s_axi_conv_ARREADY  | out |    1|    s_axi   |     conv     |     array    |
|s_axi_conv_ARADDR   |  in |   15|    s_axi   |     conv     |     array    |
|s_axi_conv_RVALID   | out |    1|    s_axi   |     conv     |     array    |
|s_axi_conv_RREADY   |  in |    1|    s_axi   |     conv     |     array    |
|s_axi_conv_RDATA    | out |   32|    s_axi   |     conv     |     array    |
|s_axi_conv_RRESP    | out |    2|    s_axi   |     conv     |     array    |
|s_axi_conv_BVALID   | out |    1|    s_axi   |     conv     |     array    |
|s_axi_conv_BREADY   |  in |    1|    s_axi   |     conv     |     array    |
|s_axi_conv_BRESP    | out |    2|    s_axi   |     conv     |     array    |
|ap_clk              |  in |    1| ap_ctrl_hs |   convolve   | return value |
|ap_rst_n            |  in |    1| ap_ctrl_hs |   convolve   | return value |
|interrupt           | out |    1| ap_ctrl_hs |   convolve   | return value |
+--------------------+-----+-----+------------+--------------+--------------+

