{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1714913630566 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1714913630567 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May  5 15:53:50 2024 " "Processing started: Sun May  5 15:53:50 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1714913630567 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714913630567 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off AES_project -c main_AES " "Command: quartus_map --read_settings_files=on --write_settings_files=off AES_project -c main_AES" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714913630567 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1714913630732 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1714913630732 ""}
{ "Warning" "WSGN_SEARCH_FILE" "main_aes.v 1 1 " "Using design file main_aes.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 main_AES " "Found entity 1: main_AES" {  } { { "main_aes.v" "" { Text "D:/uni programming project/Verilog Project/main_aes.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714913635814 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1714913635814 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "main_AES " "Elaborating entity \"main_AES\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1714913635814 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "expected_out main_aes.v(30) " "Verilog HDL or VHDL warning at main_aes.v(30): object \"expected_out\" assigned a value but never read" {  } { { "main_aes.v" "" { Text "D:/uni programming project/Verilog Project/main_aes.v" 30 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714913635994 "|main_AES"}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "state main_aes.v(54) " "Verilog HDL warning at main_aes.v(54): initial value for variable state should be constant" {  } { { "main_aes.v" "" { Text "D:/uni programming project/Verilog Project/main_aes.v" 54 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Analysis & Synthesis" 0 -1 1714913635994 "|main_AES"}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "out_Byte main_aes.v(54) " "Verilog HDL warning at main_aes.v(54): initial value for variable out_Byte should be constant" {  } { { "main_aes.v" "" { Text "D:/uni programming project/Verilog Project/main_aes.v" 54 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Analysis & Synthesis" 0 -1 1714913635994 "|main_AES"}
{ "Warning" "WSGN_SEARCH_FILE" "addroundkey.v 1 1 " "Using design file addroundkey.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 AddRoundKey " "Found entity 1: AddRoundKey" {  } { { "addroundkey.v" "" { Text "D:/uni programming project/Verilog Project/addroundkey.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714913635997 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1714913635997 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AddRoundKey AddRoundKey:AK " "Elaborating entity \"AddRoundKey\" for hierarchy \"AddRoundKey:AK\"" {  } { { "main_aes.v" "AK" { Text "D:/uni programming project/Verilog Project/main_aes.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714913635998 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "new keyexpansion.v(13) " "Verilog HDL Declaration warning at keyexpansion.v(13): \"new\" is SystemVerilog-2005 keyword" {  } { { "keyexpansion.v" "" { Text "D:/uni programming project/Verilog Project/keyexpansion.v" 13 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1714913636001 ""}
{ "Warning" "WSGN_SEARCH_FILE" "keyexpansion.v 1 1 " "Using design file keyexpansion.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 KeyExpansion " "Found entity 1: KeyExpansion" {  } { { "keyexpansion.v" "" { Text "D:/uni programming project/Verilog Project/keyexpansion.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714913636002 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1714913636002 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "KeyExpansion KeyExpansion:KEX " "Elaborating entity \"KeyExpansion\" for hierarchy \"KeyExpansion:KEX\"" {  } { { "main_aes.v" "KEX" { Text "D:/uni programming project/Verilog Project/main_aes.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714913636003 ""}
{ "Warning" "WSGN_SEARCH_FILE" "encryptround.v 1 1 " "Using design file encryptround.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 encryptRound " "Found entity 1: encryptRound" {  } { { "encryptround.v" "" { Text "D:/uni programming project/Verilog Project/encryptround.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714913636009 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1714913636009 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "encryptRound encryptRound:ER " "Elaborating entity \"encryptRound\" for hierarchy \"encryptRound:ER\"" {  } { { "main_aes.v" "ER" { Text "D:/uni programming project/Verilog Project/main_aes.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714913636009 ""}
{ "Warning" "WSGN_SEARCH_FILE" "subbyte.v 1 1 " "Using design file subbyte.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 subByte " "Found entity 1: subByte" {  } { { "subbyte.v" "" { Text "D:/uni programming project/Verilog Project/subbyte.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714913636013 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1714913636013 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "subByte encryptRound:ER\|subByte:SB " "Elaborating entity \"subByte\" for hierarchy \"encryptRound:ER\|subByte:SB\"" {  } { { "encryptround.v" "SB" { Text "D:/uni programming project/Verilog Project/encryptround.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714913636014 ""}
{ "Warning" "WSGN_SEARCH_FILE" "shiftrow127.v 1 1 " "Using design file shiftrow127.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 shiftrow127 " "Found entity 1: shiftrow127" {  } { { "shiftrow127.v" "" { Text "D:/uni programming project/Verilog Project/shiftrow127.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714913636018 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1714913636018 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shiftrow127 encryptRound:ER\|shiftrow127:SR " "Elaborating entity \"shiftrow127\" for hierarchy \"encryptRound:ER\|shiftrow127:SR\"" {  } { { "encryptround.v" "SR" { Text "D:/uni programming project/Verilog Project/encryptround.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714913636018 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mixcolumns.v 1 1 " "Using design file mixcolumns.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 MixColumns " "Found entity 1: MixColumns" {  } { { "mixcolumns.v" "" { Text "D:/uni programming project/Verilog Project/mixcolumns.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714913636021 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1714913636021 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MixColumns encryptRound:ER\|MixColumns:MC " "Elaborating entity \"MixColumns\" for hierarchy \"encryptRound:ER\|MixColumns:MC\"" {  } { { "encryptround.v" "MC" { Text "D:/uni programming project/Verilog Project/encryptround.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714913636022 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 mixcolumns.v(11) " "Verilog HDL assignment warning at mixcolumns.v(11): truncated value with size 32 to match size of target (8)" {  } { { "mixcolumns.v" "" { Text "D:/uni programming project/Verilog Project/mixcolumns.v" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714913636022 "|main_AES|encryptRound:ER|MixColumns:MC"}
{ "Warning" "WSGN_SEARCH_FILE" "decryptround.v 1 1 " "Using design file decryptround.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 decryptRound " "Found entity 1: decryptRound" {  } { { "decryptround.v" "" { Text "D:/uni programming project/Verilog Project/decryptround.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714913636026 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1714913636026 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decryptRound decryptRound:IDR " "Elaborating entity \"decryptRound\" for hierarchy \"decryptRound:IDR\"" {  } { { "main_aes.v" "IDR" { Text "D:/uni programming project/Verilog Project/main_aes.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714913636027 ""}
{ "Warning" "WSGN_SEARCH_FILE" "inv_shiftrow127.v 1 1 " "Using design file inv_shiftrow127.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 inv_shiftrow127 " "Found entity 1: inv_shiftrow127" {  } { { "inv_shiftrow127.v" "" { Text "D:/uni programming project/Verilog Project/inv_shiftrow127.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714913636052 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1714913636052 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inv_shiftrow127 inv_shiftrow127:ISR " "Elaborating entity \"inv_shiftrow127\" for hierarchy \"inv_shiftrow127:ISR\"" {  } { { "main_aes.v" "ISR" { Text "D:/uni programming project/Verilog Project/main_aes.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714913636052 ""}
{ "Warning" "WSGN_SEARCH_FILE" "inverse_subbyte.v 1 1 " "Using design file inverse_subbyte.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 inverse_subByte " "Found entity 1: inverse_subByte" {  } { { "inverse_subbyte.v" "" { Text "D:/uni programming project/Verilog Project/inverse_subbyte.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714913636056 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1714913636056 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inverse_subByte inverse_subByte:ISB " "Elaborating entity \"inverse_subByte\" for hierarchy \"inverse_subByte:ISB\"" {  } { { "main_aes.v" "ISB" { Text "D:/uni programming project/Verilog Project/main_aes.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714913636057 ""}
{ "Warning" "WSGN_SEARCH_FILE" "add4bit.v 1 1 " "Using design file add4bit.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ADD4BIT " "Found entity 1: ADD4BIT" {  } { { "add4bit.v" "" { Text "D:/uni programming project/Verilog Project/add4bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714913636061 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1714913636061 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADD4BIT ADD4BIT:a " "Elaborating entity \"ADD4BIT\" for hierarchy \"ADD4BIT:a\"" {  } { { "main_aes.v" "a" { Text "D:/uni programming project/Verilog Project/main_aes.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714913636061 ""}
{ "Warning" "WSGN_SEARCH_FILE" "add3.v 1 1 " "Using design file add3.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 add3 " "Found entity 1: add3" {  } { { "add3.v" "" { Text "D:/uni programming project/Verilog Project/add3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714913636064 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1714913636064 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add3 ADD4BIT:a\|add3:t1 " "Elaborating entity \"add3\" for hierarchy \"ADD4BIT:a\|add3:t1\"" {  } { { "add4bit.v" "t1" { Text "D:/uni programming project/Verilog Project/add4bit.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714913636064 ""}
{ "Warning" "WSGN_SEARCH_FILE" "bcd_7seg.v 1 1 " "Using design file bcd_7seg.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 BCD_7seg " "Found entity 1: BCD_7seg" {  } { { "bcd_7seg.v" "" { Text "D:/uni programming project/Verilog Project/bcd_7seg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714913636068 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1714913636068 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCD_7seg BCD_7seg:b " "Elaborating entity \"BCD_7seg\" for hierarchy \"BCD_7seg:b\"" {  } { { "main_aes.v" "b" { Text "D:/uni programming project/Verilog Project/main_aes.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714913636068 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "r inverseShiftRows " "Node instance \"r\" instantiates undefined entity \"inverseShiftRows\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "decryptround.v" "r" { Text "D:/uni programming project/Verilog Project/decryptround.v" 10 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1714913636069 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "s inverseSubBytes " "Node instance \"s\" instantiates undefined entity \"inverseSubBytes\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "decryptround.v" "s" { Text "D:/uni programming project/Verilog Project/decryptround.v" 11 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1714913636069 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "b addRoundKey " "Node instance \"b\" instantiates undefined entity \"addRoundKey\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "decryptround.v" "b" { Text "D:/uni programming project/Verilog Project/decryptround.v" 12 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1714913636069 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "m inverseMixColumns " "Node instance \"m\" instantiates undefined entity \"inverseMixColumns\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "decryptround.v" "m" { Text "D:/uni programming project/Verilog Project/decryptround.v" 13 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1714913636069 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 4 s 19 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 4 errors, 19 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4907 " "Peak virtual memory: 4907 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1714913636112 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun May  5 15:53:56 2024 " "Processing ended: Sun May  5 15:53:56 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1714913636112 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1714913636112 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1714913636112 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1714913636112 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 6 s 19 s " "Quartus Prime Full Compilation was unsuccessful. 6 errors, 19 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1714913636708 ""}
