Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2015.4/bin/unwrapped/lnx64.o/xelab -wto 9f8d276a196d4d5e8558204853293c23 --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot test1_behav xil_defaultlib.test1 -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package std.textio
Compiling package ieee.std_logic_textio
Compiling package ieee.numeric_std
Compiling package ieee.math_real
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package xil_defaultlib.font
Compiling architecture behavioral of entity xil_defaultlib.Vga [\Vga(1280,48,112,248,'1',1024,1,...]
Compiling architecture behavioral of entity xil_defaultlib.test1
Built simulation snapshot test1_behav
