#! /usr/bin/vvp
:ivl_version "10.3 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x55752785b040 .scope module, "testbench" "testbench" 2 1;
 .timescale 0 0;
v0x557527880a90_0 .net "Q", 3 0, L_0x5575278811f0;  1 drivers
v0x557527880b80_0 .var "clear", 0 0;
v0x557527880c20_0 .var "clk", 0 0;
S_0x55752785b1c0 .scope module, "ct" "ripple_counter" 2 5, 3 24 0, S_0x55752785b040;
 .timescale 0 0;
    .port_info 0 /OUTPUT 4 "out"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "clear"
v0x5575278807e0_0 .net "clear", 0 0, v0x557527880b80_0;  1 drivers
v0x557527880880_0 .net "clk", 0 0, v0x557527880c20_0;  1 drivers
v0x557527880940_0 .net "out", 3 0, L_0x5575278811f0;  alias, 1 drivers
L_0x5575278811f0 .concat8 [ 1 1 1 1], v0x55752784d280_0, v0x55752787eb70_0, v0x55752787f730_0, v0x557527880200_0;
S_0x55752785c2d0 .scope module, "tff0" "T_FF" 3 28, 3 14 0, S_0x55752785b1c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "clear"
    .port_info 2 /OUTPUT 1 "q"
L_0x557527880cf0 .functor NOT 1, v0x55752784d280_0, C4<0>, C4<0>, C4<0>;
v0x55752784e4b0_0 .net "clear", 0 0, v0x557527880b80_0;  alias, 1 drivers
v0x55752784d910_0 .net "clk", 0 0, v0x557527880c20_0;  alias, 1 drivers
v0x55752784cd40_0 .net "d", 0 0, L_0x557527880cf0;  1 drivers
v0x55752787e530_0 .net "q", 0 0, v0x55752784d280_0;  1 drivers
S_0x55752785c4f0 .scope module, "dff0" "D_FF" 3 19, 3 1 0, S_0x55752785c2d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset_n"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /OUTPUT 1 "Q"
v0x55752784def0_0 .net "D", 0 0, L_0x557527880cf0;  alias, 1 drivers
v0x55752784d280_0 .var "Q", 0 0;
v0x55752784d350_0 .net "clk", 0 0, v0x557527880c20_0;  alias, 1 drivers
v0x55752784f050_0 .net "reset_n", 0 0, v0x557527880b80_0;  alias, 1 drivers
E_0x55752785ba10 .event posedge, v0x55752784f050_0, v0x55752784d350_0;
S_0x55752787e600 .scope module, "tff1" "T_FF" 3 29, 3 14 0, S_0x55752785b1c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "clear"
    .port_info 2 /OUTPUT 1 "q"
L_0x557527880e00 .functor NOT 1, v0x55752787eb70_0, C4<0>, C4<0>, C4<0>;
v0x55752787eea0_0 .net "clear", 0 0, v0x557527880b80_0;  alias, 1 drivers
v0x55752787ef60_0 .net "clk", 0 0, v0x557527880c20_0;  alias, 1 drivers
v0x55752787f020_0 .net "d", 0 0, L_0x557527880e00;  1 drivers
v0x55752787f0c0_0 .net "q", 0 0, v0x55752787eb70_0;  1 drivers
S_0x55752787e820 .scope module, "dff0" "D_FF" 3 19, 3 1 0, S_0x55752787e600;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset_n"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /OUTPUT 1 "Q"
v0x55752787ea90_0 .net "D", 0 0, L_0x557527880e00;  alias, 1 drivers
v0x55752787eb70_0 .var "Q", 0 0;
v0x55752787ec30_0 .net "clk", 0 0, v0x557527880c20_0;  alias, 1 drivers
v0x55752787ed50_0 .net "reset_n", 0 0, v0x557527880b80_0;  alias, 1 drivers
S_0x55752787f190 .scope module, "tff2" "T_FF" 3 30, 3 14 0, S_0x55752785b1c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "clear"
    .port_info 2 /OUTPUT 1 "q"
L_0x557527880f50 .functor NOT 1, v0x55752787f730_0, C4<0>, C4<0>, C4<0>;
v0x55752787f9f0_0 .net "clear", 0 0, v0x557527880b80_0;  alias, 1 drivers
v0x55752787fab0_0 .net "clk", 0 0, v0x557527880c20_0;  alias, 1 drivers
v0x55752787fb70_0 .net "d", 0 0, L_0x557527880f50;  1 drivers
v0x55752787fc40_0 .net "q", 0 0, v0x55752787f730_0;  1 drivers
S_0x55752787f3e0 .scope module, "dff0" "D_FF" 3 19, 3 1 0, S_0x55752787f190;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset_n"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /OUTPUT 1 "Q"
v0x55752787f650_0 .net "D", 0 0, L_0x557527880f50;  alias, 1 drivers
v0x55752787f730_0 .var "Q", 0 0;
v0x55752787f7f0_0 .net "clk", 0 0, v0x557527880c20_0;  alias, 1 drivers
v0x55752787f8c0_0 .net "reset_n", 0 0, v0x557527880b80_0;  alias, 1 drivers
S_0x55752787fd10 .scope module, "tff3" "T_FF" 3 31, 3 14 0, S_0x55752785b1c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "clear"
    .port_info 2 /OUTPUT 1 "q"
L_0x5575278810a0 .functor NOT 1, v0x557527880200_0, C4<0>, C4<0>, C4<0>;
v0x5575278804c0_0 .net "clear", 0 0, v0x557527880b80_0;  alias, 1 drivers
v0x557527880580_0 .net "clk", 0 0, v0x557527880c20_0;  alias, 1 drivers
v0x557527880640_0 .net "d", 0 0, L_0x5575278810a0;  1 drivers
v0x557527880710_0 .net "q", 0 0, v0x557527880200_0;  1 drivers
S_0x55752787fe90 .scope module, "dff0" "D_FF" 3 19, 3 1 0, S_0x55752787fd10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset_n"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /OUTPUT 1 "Q"
v0x557527880120_0 .net "D", 0 0, L_0x5575278810a0;  alias, 1 drivers
v0x557527880200_0 .var "Q", 0 0;
v0x5575278802c0_0 .net "clk", 0 0, v0x557527880c20_0;  alias, 1 drivers
v0x557527880390_0 .net "reset_n", 0 0, v0x557527880b80_0;  alias, 1 drivers
    .scope S_0x55752785c4f0;
T_0 ;
    %wait E_0x55752785ba10;
    %load/vec4 v0x55752784f050_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55752784d280_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x55752784def0_0;
    %assign/vec4 v0x55752784d280_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x55752787e820;
T_1 ;
    %wait E_0x55752785ba10;
    %load/vec4 v0x55752787ed50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55752787eb70_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x55752787ea90_0;
    %assign/vec4 v0x55752787eb70_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x55752787f3e0;
T_2 ;
    %wait E_0x55752785ba10;
    %load/vec4 v0x55752787f8c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55752787f730_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x55752787f650_0;
    %assign/vec4 v0x55752787f730_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x55752787fe90;
T_3 ;
    %wait E_0x55752785ba10;
    %load/vec4 v0x557527880390_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557527880200_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x557527880120_0;
    %assign/vec4 v0x557527880200_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x55752785b040;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557527880c20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557527880b80_0, 0, 1;
    %delay 5, 0;
    %load/vec4 v0x557527880c20_0;
    %inv;
    %store/vec4 v0x557527880c20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557527880b80_0, 0, 1;
    %delay 5, 0;
    %load/vec4 v0x557527880c20_0;
    %inv;
    %store/vec4 v0x557527880c20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557527880b80_0, 0, 1;
    %delay 5, 0;
    %load/vec4 v0x557527880c20_0;
    %inv;
    %store/vec4 v0x557527880c20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557527880b80_0, 0, 1;
    %delay 5, 0;
    %load/vec4 v0x557527880c20_0;
    %inv;
    %store/vec4 v0x557527880c20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557527880b80_0, 0, 1;
    %delay 5, 0;
    %load/vec4 v0x557527880c20_0;
    %inv;
    %store/vec4 v0x557527880c20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557527880b80_0, 0, 1;
    %delay 5, 0;
    %load/vec4 v0x557527880c20_0;
    %inv;
    %store/vec4 v0x557527880c20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557527880b80_0, 0, 1;
    %delay 5, 0;
    %load/vec4 v0x557527880c20_0;
    %inv;
    %store/vec4 v0x557527880c20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557527880b80_0, 0, 1;
    %delay 5, 0;
    %load/vec4 v0x557527880c20_0;
    %inv;
    %store/vec4 v0x557527880c20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557527880b80_0, 0, 1;
    %delay 5, 0;
    %load/vec4 v0x557527880c20_0;
    %inv;
    %store/vec4 v0x557527880c20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557527880b80_0, 0, 1;
    %delay 5, 0;
    %load/vec4 v0x557527880c20_0;
    %inv;
    %store/vec4 v0x557527880c20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557527880b80_0, 0, 1;
    %delay 5, 0;
    %load/vec4 v0x557527880c20_0;
    %inv;
    %store/vec4 v0x557527880c20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557527880b80_0, 0, 1;
    %delay 5, 0;
    %load/vec4 v0x557527880c20_0;
    %inv;
    %store/vec4 v0x557527880c20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557527880b80_0, 0, 1;
    %delay 5, 0;
    %load/vec4 v0x557527880c20_0;
    %inv;
    %store/vec4 v0x557527880c20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557527880b80_0, 0, 1;
    %delay 5, 0;
    %load/vec4 v0x557527880c20_0;
    %inv;
    %store/vec4 v0x557527880c20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557527880b80_0, 0, 1;
    %delay 5, 0;
    %load/vec4 v0x557527880c20_0;
    %inv;
    %store/vec4 v0x557527880c20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557527880b80_0, 0, 1;
    %delay 5, 0;
    %load/vec4 v0x557527880c20_0;
    %inv;
    %store/vec4 v0x557527880c20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557527880b80_0, 0, 1;
    %delay 5, 0;
    %load/vec4 v0x557527880c20_0;
    %inv;
    %store/vec4 v0x557527880c20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557527880b80_0, 0, 1;
    %delay 5, 0;
    %load/vec4 v0x557527880c20_0;
    %inv;
    %store/vec4 v0x557527880c20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557527880b80_0, 0, 1;
    %delay 5, 0;
    %load/vec4 v0x557527880c20_0;
    %inv;
    %store/vec4 v0x557527880c20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557527880b80_0, 0, 1;
    %delay 5, 0;
    %load/vec4 v0x557527880c20_0;
    %inv;
    %store/vec4 v0x557527880c20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557527880b80_0, 0, 1;
    %delay 5, 0;
    %load/vec4 v0x557527880c20_0;
    %inv;
    %store/vec4 v0x557527880c20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557527880b80_0, 0, 1;
    %end;
    .thread T_4;
    .scope S_0x55752785b040;
T_5 ;
    %vpi_call 2 55 "$monitor", $time, " counter = %b ", v0x557527880a90_0 {0 0 0};
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "testbench.v";
    "counter.v";
