#! /usr/local/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
S_0x7f8201403370 .scope module, "tb" "tb" 2 8;
 .timescale -9 -9;
v0x7f820141e800_0 .var "clk", 0 0;
v0x7f820141e890_0 .net "dataadr", 31 0, v0x7f8201416de0_0;  1 drivers
v0x7f820141e920_0 .net "memwrite", 0 0, L_0x7f820141ee50;  1 drivers
v0x7f820141e9b0_0 .var "reset", 0 0;
v0x7f820141eac0_0 .net "writedata", 31 0, L_0x7f82014209e0;  1 drivers
E_0x7f8201402ae0 .event negedge, v0x7f8201413c40_0;
S_0x7f82014034e0 .scope module, "dut" "top" 2 15, 2 52 0, S_0x7f8201403370;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 32 "writedata";
    .port_info 3 /OUTPUT 32 "dataadr";
    .port_info 4 /OUTPUT 1 "memwrite";
v0x7f820141e200_0 .net "clk", 0 0, v0x7f820141e800_0;  1 drivers
v0x7f820141e290_0 .net "dataadr", 31 0, v0x7f8201416de0_0;  alias, 1 drivers
v0x7f820141e320_0 .net "instr", 31 0, L_0x7f8201421240;  1 drivers
v0x7f820141e3b0_0 .net "memwrite", 0 0, L_0x7f820141ee50;  alias, 1 drivers
v0x7f820141e4c0_0 .net "pc", 31 0, v0x7f8201419140_0;  1 drivers
v0x7f820141e5d0_0 .net "readdata", 31 0, L_0x7f8201421ce0;  1 drivers
v0x7f820141e6e0_0 .net "reset", 0 0, v0x7f820141e9b0_0;  1 drivers
v0x7f820141e770_0 .net "writedata", 31 0, L_0x7f82014209e0;  alias, 1 drivers
L_0x7f8201421980 .part v0x7f8201419140_0, 2, 6;
S_0x7f8201403700 .scope module, "dmem" "dmem" 2 60, 2 114 0, S_0x7f82014034e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /INPUT 32 "a";
    .port_info 3 /INPUT 32 "wd";
    .port_info 4 /OUTPUT 32 "rd";
L_0x7f8201421ce0 .functor BUFZ 32, L_0x7f8201421a60, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7f82014039a0 .array "RAM", 0 63, 31 0;
v0x7f8201403a40_0 .net *"_ivl_0", 31 0, L_0x7f8201421a60;  1 drivers
v0x7f8201413ad0_0 .net *"_ivl_3", 29 0, L_0x7f8201421b00;  1 drivers
v0x7f8201413b90_0 .net "a", 31 0, v0x7f8201416de0_0;  alias, 1 drivers
v0x7f8201413c40_0 .net "clk", 0 0, v0x7f820141e800_0;  alias, 1 drivers
v0x7f8201413d20_0 .net "rd", 31 0, L_0x7f8201421ce0;  alias, 1 drivers
v0x7f8201413dd0_0 .net "wd", 31 0, L_0x7f82014209e0;  alias, 1 drivers
v0x7f8201413e80_0 .net "we", 0 0, L_0x7f820141ee50;  alias, 1 drivers
E_0x7f8201403970 .event posedge, v0x7f8201413c40_0;
L_0x7f8201421a60 .array/port v0x7f82014039a0, L_0x7f8201421b00;
L_0x7f8201421b00 .part v0x7f8201416de0_0, 2, 30;
S_0x7f8201413fa0 .scope module, "imem" "imem" 2 59, 2 84 0, S_0x7f82014034e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 6 "a";
    .port_info 1 /OUTPUT 32 "rd";
L_0x7f8201421240 .functor BUFZ 32, L_0x7f8201421800, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7f8201414160 .array "RAM", 0 63, 31 0;
v0x7f8201414200_0 .net *"_ivl_0", 31 0, L_0x7f8201421800;  1 drivers
v0x7f82014142b0_0 .net *"_ivl_2", 7 0, L_0x7f82014218a0;  1 drivers
L_0x103cf4368 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7f8201414370_0 .net *"_ivl_5", 1 0, L_0x103cf4368;  1 drivers
v0x7f8201414420_0 .net "a", 5 0, L_0x7f8201421980;  1 drivers
v0x7f8201414510_0 .net "rd", 31 0, L_0x7f8201421240;  alias, 1 drivers
L_0x7f8201421800 .array/port v0x7f8201414160, L_0x7f82014218a0;
L_0x7f82014218a0 .concat [ 6 2 0 0], L_0x7f8201421980, L_0x103cf4368;
S_0x7f82014145f0 .scope module, "mips" "mips" 2 56, 2 66 0, S_0x7f82014034e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 32 "pc";
    .port_info 3 /INPUT 32 "instr";
    .port_info 4 /OUTPUT 1 "memwrite";
    .port_info 5 /OUTPUT 32 "aluout";
    .port_info 6 /OUTPUT 32 "writedata";
    .port_info 7 /INPUT 32 "readdata";
v0x7f820141d470_0 .net "alucontrol", 2 0, v0x7f8201414e60_0;  1 drivers
v0x7f820141d500_0 .net "aluout", 31 0, v0x7f8201416de0_0;  alias, 1 drivers
v0x7f820141d620_0 .net "alusrc", 0 0, L_0x7f820141ec90;  1 drivers
v0x7f820141d730_0 .net "clk", 0 0, v0x7f820141e800_0;  alias, 1 drivers
v0x7f820141d840_0 .net "instr", 31 0, L_0x7f8201421240;  alias, 1 drivers
v0x7f820141d8d0_0 .net "jump", 0 0, L_0x7f820141ef90;  1 drivers
v0x7f820141d9e0_0 .net "memtoreg", 0 0, L_0x7f820141eef0;  1 drivers
v0x7f820141daf0_0 .net "memwrite", 0 0, L_0x7f820141ee50;  alias, 1 drivers
v0x7f820141db80_0 .net "pc", 31 0, v0x7f8201419140_0;  alias, 1 drivers
v0x7f820141dc90_0 .net "pcsrc", 0 0, L_0x7f820141edd0;  1 drivers
v0x7f820141dd20_0 .net "readdata", 31 0, L_0x7f8201421ce0;  alias, 1 drivers
v0x7f820141ddb0_0 .net "regdst", 0 0, L_0x7f820141ebf0;  1 drivers
v0x7f820141dec0_0 .net "regwrite", 0 0, L_0x7f820141eb50;  1 drivers
v0x7f820141dfd0_0 .net "reset", 0 0, v0x7f820141e9b0_0;  alias, 1 drivers
v0x7f820141e060_0 .net "writedata", 31 0, L_0x7f82014209e0;  alias, 1 drivers
v0x7f820141e170_0 .net "zero", 0 0, v0x7f8201416f80_0;  1 drivers
L_0x7f820141f340 .part L_0x7f8201421240, 26, 6;
L_0x7f820141f460 .part L_0x7f8201421240, 0, 6;
S_0x7f82014148b0 .scope module, "c" "controller" 2 74, 2 127 0, S_0x7f82014145f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 6 "op";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "zero";
    .port_info 3 /OUTPUT 1 "memtoreg";
    .port_info 4 /OUTPUT 1 "memwrite";
    .port_info 5 /OUTPUT 1 "pcsrc";
    .port_info 6 /OUTPUT 1 "alusrc";
    .port_info 7 /OUTPUT 1 "regdst";
    .port_info 8 /OUTPUT 1 "regwrite";
    .port_info 9 /OUTPUT 1 "jump";
    .port_info 10 /OUTPUT 3 "alucontrol";
L_0x7f820141edd0 .functor AND 1, L_0x7f820141ed30, v0x7f8201416f80_0, C4<1>, C4<1>;
v0x7f8201415cc0_0 .net "alucontrol", 2 0, v0x7f8201414e60_0;  alias, 1 drivers
v0x7f8201415d50_0 .net "aluop", 1 0, L_0x7f820141f030;  1 drivers
v0x7f8201415de0_0 .net "alusrc", 0 0, L_0x7f820141ec90;  alias, 1 drivers
v0x7f8201415e90_0 .net "branch", 0 0, L_0x7f820141ed30;  1 drivers
v0x7f8201415f40_0 .net "funct", 5 0, L_0x7f820141f460;  1 drivers
v0x7f8201416010_0 .net "jump", 0 0, L_0x7f820141ef90;  alias, 1 drivers
v0x7f82014160c0_0 .net "memtoreg", 0 0, L_0x7f820141eef0;  alias, 1 drivers
v0x7f8201416170_0 .net "memwrite", 0 0, L_0x7f820141ee50;  alias, 1 drivers
v0x7f8201416240_0 .net "op", 5 0, L_0x7f820141f340;  1 drivers
v0x7f8201416350_0 .net "pcsrc", 0 0, L_0x7f820141edd0;  alias, 1 drivers
v0x7f82014163e0_0 .net "regdst", 0 0, L_0x7f820141ebf0;  alias, 1 drivers
v0x7f8201416470_0 .net "regwrite", 0 0, L_0x7f820141eb50;  alias, 1 drivers
v0x7f8201416500_0 .net "zero", 0 0, v0x7f8201416f80_0;  alias, 1 drivers
S_0x7f8201414be0 .scope module, "ad" "aludec" 2 139, 2 211 0, S_0x7f82014148b0;
 .timescale -9 -9;
    .port_info 0 /INPUT 6 "funct";
    .port_info 1 /INPUT 2 "aluop";
    .port_info 2 /OUTPUT 3 "alucontrol";
v0x7f8201414e60_0 .var "alucontrol", 2 0;
v0x7f8201414f20_0 .net "aluop", 1 0, L_0x7f820141f030;  alias, 1 drivers
v0x7f8201414fd0_0 .net "funct", 5 0, L_0x7f820141f460;  alias, 1 drivers
E_0x7f8201414e10 .event edge, v0x7f8201414f20_0, v0x7f8201414fd0_0;
S_0x7f82014150e0 .scope module, "md" "maindec" 2 136, 2 190 0, S_0x7f82014148b0;
 .timescale -9 -9;
    .port_info 0 /INPUT 6 "op";
    .port_info 1 /OUTPUT 1 "memtoreg";
    .port_info 2 /OUTPUT 1 "memwrite";
    .port_info 3 /OUTPUT 1 "branch";
    .port_info 4 /OUTPUT 1 "alusrc";
    .port_info 5 /OUTPUT 1 "regdst";
    .port_info 6 /OUTPUT 1 "regwrite";
    .port_info 7 /OUTPUT 1 "jump";
    .port_info 8 /OUTPUT 2 "aluop";
v0x7f8201415410_0 .net *"_ivl_10", 8 0, v0x7f82014156c0_0;  1 drivers
v0x7f82014154c0_0 .net "aluop", 1 0, L_0x7f820141f030;  alias, 1 drivers
v0x7f8201415580_0 .net "alusrc", 0 0, L_0x7f820141ec90;  alias, 1 drivers
v0x7f8201415630_0 .net "branch", 0 0, L_0x7f820141ed30;  alias, 1 drivers
v0x7f82014156c0_0 .var "controls", 8 0;
v0x7f82014157b0_0 .net "jump", 0 0, L_0x7f820141ef90;  alias, 1 drivers
v0x7f8201415850_0 .net "memtoreg", 0 0, L_0x7f820141eef0;  alias, 1 drivers
v0x7f82014158f0_0 .net "memwrite", 0 0, L_0x7f820141ee50;  alias, 1 drivers
v0x7f8201415980_0 .net "op", 5 0, L_0x7f820141f340;  alias, 1 drivers
v0x7f8201415aa0_0 .net "regdst", 0 0, L_0x7f820141ebf0;  alias, 1 drivers
v0x7f8201415b40_0 .net "regwrite", 0 0, L_0x7f820141eb50;  alias, 1 drivers
E_0x7f82014153e0 .event edge, v0x7f8201415980_0;
L_0x7f820141eb50 .part v0x7f82014156c0_0, 8, 1;
L_0x7f820141ebf0 .part v0x7f82014156c0_0, 7, 1;
L_0x7f820141ec90 .part v0x7f82014156c0_0, 6, 1;
L_0x7f820141ed30 .part v0x7f82014156c0_0, 5, 1;
L_0x7f820141ee50 .part v0x7f82014156c0_0, 4, 1;
L_0x7f820141eef0 .part v0x7f82014156c0_0, 3, 1;
L_0x7f820141ef90 .part v0x7f82014156c0_0, 2, 1;
L_0x7f820141f030 .part v0x7f82014156c0_0, 0, 2;
S_0x7f8201416640 .scope module, "dp" "datapath" 2 75, 2 146 0, S_0x7f82014145f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "memtoreg";
    .port_info 3 /INPUT 1 "pcsrc";
    .port_info 4 /INPUT 1 "alusrc";
    .port_info 5 /INPUT 1 "regdst";
    .port_info 6 /INPUT 1 "regwrite";
    .port_info 7 /INPUT 1 "jump";
    .port_info 8 /INPUT 3 "alucontrol";
    .port_info 9 /OUTPUT 1 "zero";
    .port_info 10 /OUTPUT 32 "pc";
    .port_info 11 /INPUT 32 "instr";
    .port_info 12 /OUTPUT 32 "aluout";
    .port_info 13 /OUTPUT 32 "writedata";
    .port_info 14 /INPUT 32 "readdata";
v0x7f820141bf40_0 .net *"_ivl_3", 3 0, L_0x7f820141fd20;  1 drivers
v0x7f820141c000_0 .net *"_ivl_5", 25 0, L_0x7f820141fdc0;  1 drivers
L_0x103cf40e0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7f820141c0a0_0 .net/2u *"_ivl_6", 1 0, L_0x103cf40e0;  1 drivers
v0x7f820141c150_0 .net "alucontrol", 2 0, v0x7f8201414e60_0;  alias, 1 drivers
v0x7f820141c1f0_0 .net "aluout", 31 0, v0x7f8201416de0_0;  alias, 1 drivers
v0x7f820141c2d0_0 .net "alusrc", 0 0, L_0x7f820141ec90;  alias, 1 drivers
v0x7f820141c360_0 .net "clk", 0 0, v0x7f820141e800_0;  alias, 1 drivers
v0x7f820141c3f0_0 .net "instr", 31 0, L_0x7f8201421240;  alias, 1 drivers
v0x7f820141c490_0 .net "jump", 0 0, L_0x7f820141ef90;  alias, 1 drivers
v0x7f820141c5a0_0 .net "memtoreg", 0 0, L_0x7f820141eef0;  alias, 1 drivers
v0x7f820141c630_0 .net "pc", 31 0, v0x7f8201419140_0;  alias, 1 drivers
v0x7f820141c6c0_0 .net "pcbranch", 31 0, L_0x7f820141f960;  1 drivers
v0x7f820141c7a0_0 .net "pcnext", 31 0, L_0x7f820141fc00;  1 drivers
v0x7f820141c870_0 .net "pcnextbr", 31 0, L_0x7f820141fae0;  1 drivers
v0x7f820141c940_0 .net "pcplus4", 31 0, L_0x7f820141f500;  1 drivers
v0x7f820141c9d0_0 .net "pcsrc", 0 0, L_0x7f820141edd0;  alias, 1 drivers
v0x7f820141caa0_0 .net "readdata", 31 0, L_0x7f8201421ce0;  alias, 1 drivers
v0x7f820141cc70_0 .net "regdst", 0 0, L_0x7f820141ebf0;  alias, 1 drivers
v0x7f820141cd00_0 .net "regwrite", 0 0, L_0x7f820141eb50;  alias, 1 drivers
v0x7f820141cd90_0 .net "reset", 0 0, v0x7f820141e9b0_0;  alias, 1 drivers
v0x7f820141ce20_0 .net "result", 31 0, L_0x7f8201420f90;  1 drivers
v0x7f820141ceb0_0 .net "signimm", 31 0, L_0x7f82014212c0;  1 drivers
v0x7f820141cf40_0 .net "signimmsh", 31 0, L_0x7f820141f840;  1 drivers
v0x7f820141cfd0_0 .net "srca", 31 0, L_0x7f82014203c0;  1 drivers
v0x7f820141d0a0_0 .net "srcb", 31 0, L_0x7f8201421660;  1 drivers
v0x7f820141d170_0 .net "writedata", 31 0, L_0x7f82014209e0;  alias, 1 drivers
v0x7f820141d200_0 .net "writereg", 4 0, L_0x7f8201420db0;  1 drivers
v0x7f820141d2d0_0 .net "zero", 0 0, v0x7f8201416f80_0;  alias, 1 drivers
L_0x7f820141fd20 .part L_0x7f820141f500, 28, 4;
L_0x7f820141fdc0 .part L_0x7f8201421240, 0, 26;
L_0x7f820141fe60 .concat [ 2 26 4 0], L_0x103cf40e0, L_0x7f820141fdc0, L_0x7f820141fd20;
L_0x7f8201420b40 .part L_0x7f8201421240, 21, 5;
L_0x7f8201420be0 .part L_0x7f8201421240, 16, 5;
L_0x7f8201420e50 .part L_0x7f8201421240, 16, 5;
L_0x7f8201420ef0 .part L_0x7f8201421240, 11, 5;
L_0x7f82014215c0 .part L_0x7f8201421240, 0, 16;
S_0x7f8201416a00 .scope module, "alu" "alu" 2 184, 2 298 0, S_0x7f8201416640;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 3 "sel";
    .port_info 3 /OUTPUT 32 "out";
    .port_info 4 /OUTPUT 1 "zero";
v0x7f8201416c70_0 .net "a", 31 0, L_0x7f82014203c0;  alias, 1 drivers
v0x7f8201416d30_0 .net "b", 31 0, L_0x7f8201421660;  alias, 1 drivers
v0x7f8201416de0_0 .var "out", 31 0;
v0x7f8201416eb0_0 .net "sel", 2 0, v0x7f8201414e60_0;  alias, 1 drivers
v0x7f8201416f80_0 .var "zero", 0 0;
E_0x7f8201416c20 .event edge, v0x7f8201414e60_0, v0x7f8201416c70_0, v0x7f8201416d30_0, v0x7f8201413b90_0;
S_0x7f82014170a0 .scope module, "immsh" "sl2" 2 167, 2 251 0, S_0x7f8201416640;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /OUTPUT 32 "y";
v0x7f8201417270_0 .net *"_ivl_1", 25 0, L_0x7f820141f680;  1 drivers
L_0x103cf4050 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7f8201417330_0 .net/2u *"_ivl_2", 1 0, L_0x103cf4050;  1 drivers
v0x7f82014173e0_0 .net *"_ivl_4", 27 0, L_0x7f820141f7a0;  1 drivers
L_0x103cf4098 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x7f82014174a0_0 .net *"_ivl_9", 3 0, L_0x103cf4098;  1 drivers
v0x7f8201417550_0 .net "a", 31 0, L_0x7f82014212c0;  alias, 1 drivers
v0x7f8201417640_0 .net "y", 31 0, L_0x7f820141f840;  alias, 1 drivers
L_0x7f820141f680 .part L_0x7f82014212c0, 0, 26;
L_0x7f820141f7a0 .concat [ 2 26 0 0], L_0x103cf4050, L_0x7f820141f680;
L_0x7f820141f840 .concat [ 28 4 0 0], L_0x7f820141f7a0, L_0x103cf4098;
S_0x7f8201417720 .scope module, "pcadd1" "adder" 2 166, 2 244 0, S_0x7f8201416640;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "y";
v0x7f8201417950_0 .net "a", 31 0, v0x7f8201419140_0;  alias, 1 drivers
L_0x103cf4008 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x7f82014179f0_0 .net "b", 31 0, L_0x103cf4008;  1 drivers
v0x7f8201417aa0_0 .net "y", 31 0, L_0x7f820141f500;  alias, 1 drivers
L_0x7f820141f500 .arith/sum 32, v0x7f8201419140_0, L_0x103cf4008;
S_0x7f8201417bb0 .scope module, "pcadd2" "adder" 2 169, 2 244 0, S_0x7f8201416640;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "y";
v0x7f8201417dc0_0 .net "a", 31 0, L_0x7f820141f500;  alias, 1 drivers
v0x7f8201417e90_0 .net "b", 31 0, L_0x7f820141f840;  alias, 1 drivers
v0x7f8201417f40_0 .net "y", 31 0, L_0x7f820141f960;  alias, 1 drivers
L_0x7f820141f960 .arith/sum 32, L_0x7f820141f500, L_0x7f820141f840;
S_0x7f8201418040 .scope module, "pcbrmux" "mux2" 2 170, 2 263 0, S_0x7f8201416640;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "y";
P_0x7f8201418240 .param/l "WIDTH" 0 2 263, +C4<00000000000000000000000000100000>;
v0x7f82014183a0_0 .net "d0", 31 0, L_0x7f820141f500;  alias, 1 drivers
v0x7f8201418490_0 .net "d1", 31 0, L_0x7f820141f960;  alias, 1 drivers
v0x7f8201418520_0 .net "s", 0 0, L_0x7f820141edd0;  alias, 1 drivers
v0x7f82014185b0_0 .net "y", 31 0, L_0x7f820141fae0;  alias, 1 drivers
L_0x7f820141fae0 .functor MUXZ 32, L_0x7f820141f500, L_0x7f820141f960, L_0x7f820141edd0, C4<>;
S_0x7f8201418660 .scope module, "pcmux" "mux2" 2 171, 2 263 0, S_0x7f8201416640;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "y";
P_0x7f8201418820 .param/l "WIDTH" 0 2 263, +C4<00000000000000000000000000100000>;
v0x7f82014189a0_0 .net "d0", 31 0, L_0x7f820141fae0;  alias, 1 drivers
v0x7f8201418a70_0 .net "d1", 31 0, L_0x7f820141fe60;  1 drivers
v0x7f8201418b00_0 .net "s", 0 0, L_0x7f820141ef90;  alias, 1 drivers
v0x7f8201418b90_0 .net "y", 31 0, L_0x7f820141fc00;  alias, 1 drivers
L_0x7f820141fc00 .functor MUXZ 32, L_0x7f820141fae0, L_0x7f820141fe60, L_0x7f820141ef90, C4<>;
S_0x7f8201418c60 .scope module, "pcreg" "flopr" 2 165, 2 233 0, S_0x7f8201416640;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "d";
    .port_info 3 /OUTPUT 32 "q";
P_0x7f8201418e20 .param/l "WIDTH" 0 2 233, +C4<00000000000000000000000000100000>;
v0x7f8201418ff0_0 .net "clk", 0 0, v0x7f820141e800_0;  alias, 1 drivers
v0x7f82014190b0_0 .net "d", 31 0, L_0x7f820141fc00;  alias, 1 drivers
v0x7f8201419140_0 .var "q", 31 0;
v0x7f82014191d0_0 .net "reset", 0 0, v0x7f820141e9b0_0;  alias, 1 drivers
E_0x7f8201418fa0 .event posedge, v0x7f82014191d0_0, v0x7f8201413c40_0;
S_0x7f8201419290 .scope module, "resmux" "mux2" 2 179, 2 263 0, S_0x7f8201416640;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "y";
P_0x7f8201419450 .param/l "WIDTH" 0 2 263, +C4<00000000000000000000000000100000>;
v0x7f82014195d0_0 .net "d0", 31 0, v0x7f8201416de0_0;  alias, 1 drivers
v0x7f82014196c0_0 .net "d1", 31 0, L_0x7f8201421ce0;  alias, 1 drivers
v0x7f8201419750_0 .net "s", 0 0, L_0x7f820141eef0;  alias, 1 drivers
v0x7f82014197e0_0 .net "y", 31 0, L_0x7f8201420f90;  alias, 1 drivers
L_0x7f8201420f90 .functor MUXZ 32, v0x7f8201416de0_0, L_0x7f8201421ce0, L_0x7f820141eef0, C4<>;
S_0x7f82014198a0 .scope module, "rf" "regfile" 2 174, 2 271 0, S_0x7f8201416640;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we3";
    .port_info 2 /INPUT 5 "ra1";
    .port_info 3 /INPUT 5 "ra2";
    .port_info 4 /INPUT 5 "wa3";
    .port_info 5 /INPUT 32 "wd3";
    .port_info 6 /OUTPUT 32 "rd1";
    .port_info 7 /OUTPUT 32 "rd2";
v0x7f8201419ba0_0 .net *"_ivl_0", 31 0, L_0x7f820141ff80;  1 drivers
v0x7f8201419c40_0 .net *"_ivl_10", 6 0, L_0x7f8201420240;  1 drivers
L_0x103cf41b8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7f8201419cf0_0 .net *"_ivl_13", 1 0, L_0x103cf41b8;  1 drivers
L_0x103cf4200 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f8201419db0_0 .net/2u *"_ivl_14", 31 0, L_0x103cf4200;  1 drivers
v0x7f8201419e60_0 .net *"_ivl_18", 31 0, L_0x7f8201420550;  1 drivers
L_0x103cf4248 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f8201419f50_0 .net *"_ivl_21", 26 0, L_0x103cf4248;  1 drivers
L_0x103cf4290 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f820141a000_0 .net/2u *"_ivl_22", 31 0, L_0x103cf4290;  1 drivers
v0x7f820141a0b0_0 .net *"_ivl_24", 0 0, L_0x7f82014206b0;  1 drivers
v0x7f820141a150_0 .net *"_ivl_26", 31 0, L_0x7f82014207d0;  1 drivers
v0x7f820141a260_0 .net *"_ivl_28", 6 0, L_0x7f8201420870;  1 drivers
L_0x103cf4128 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f820141a310_0 .net *"_ivl_3", 26 0, L_0x103cf4128;  1 drivers
L_0x103cf42d8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7f820141a3c0_0 .net *"_ivl_31", 1 0, L_0x103cf42d8;  1 drivers
L_0x103cf4320 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f820141a470_0 .net/2u *"_ivl_32", 31 0, L_0x103cf4320;  1 drivers
L_0x103cf4170 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f820141a520_0 .net/2u *"_ivl_4", 31 0, L_0x103cf4170;  1 drivers
v0x7f820141a5d0_0 .net *"_ivl_6", 0 0, L_0x7f8201420060;  1 drivers
v0x7f820141a670_0 .net *"_ivl_8", 31 0, L_0x7f8201420180;  1 drivers
v0x7f820141a720_0 .net "clk", 0 0, v0x7f820141e800_0;  alias, 1 drivers
v0x7f820141a8b0_0 .net "ra1", 4 0, L_0x7f8201420b40;  1 drivers
v0x7f820141a940_0 .net "ra2", 4 0, L_0x7f8201420be0;  1 drivers
v0x7f820141a9d0_0 .net "rd1", 31 0, L_0x7f82014203c0;  alias, 1 drivers
v0x7f820141aa60_0 .net "rd2", 31 0, L_0x7f82014209e0;  alias, 1 drivers
v0x7f820141aaf0 .array "rf", 0 31, 31 0;
v0x7f820141ab80_0 .net "wa3", 4 0, L_0x7f8201420db0;  alias, 1 drivers
v0x7f820141ac20_0 .net "wd3", 31 0, L_0x7f8201420f90;  alias, 1 drivers
v0x7f820141ace0_0 .net "we3", 0 0, L_0x7f820141eb50;  alias, 1 drivers
L_0x7f820141ff80 .concat [ 5 27 0 0], L_0x7f8201420b40, L_0x103cf4128;
L_0x7f8201420060 .cmp/ne 32, L_0x7f820141ff80, L_0x103cf4170;
L_0x7f8201420180 .array/port v0x7f820141aaf0, L_0x7f8201420240;
L_0x7f8201420240 .concat [ 5 2 0 0], L_0x7f8201420b40, L_0x103cf41b8;
L_0x7f82014203c0 .functor MUXZ 32, L_0x103cf4200, L_0x7f8201420180, L_0x7f8201420060, C4<>;
L_0x7f8201420550 .concat [ 5 27 0 0], L_0x7f8201420be0, L_0x103cf4248;
L_0x7f82014206b0 .cmp/ne 32, L_0x7f8201420550, L_0x103cf4290;
L_0x7f82014207d0 .array/port v0x7f820141aaf0, L_0x7f8201420870;
L_0x7f8201420870 .concat [ 5 2 0 0], L_0x7f8201420be0, L_0x103cf42d8;
L_0x7f82014209e0 .functor MUXZ 32, L_0x103cf4320, L_0x7f82014207d0, L_0x7f82014206b0, C4<>;
S_0x7f820141ae60 .scope module, "se" "signext" 2 180, 2 291 0, S_0x7f8201416640;
 .timescale -9 -9;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /OUTPUT 32 "y";
v0x7f820141b050_0 .net *"_ivl_1", 0 0, L_0x7f8201421030;  1 drivers
v0x7f820141b100_0 .net *"_ivl_2", 15 0, L_0x7f82014210d0;  1 drivers
v0x7f820141b1a0_0 .net "a", 15 0, L_0x7f82014215c0;  1 drivers
v0x7f820141b230_0 .net "y", 31 0, L_0x7f82014212c0;  alias, 1 drivers
L_0x7f8201421030 .part L_0x7f82014215c0, 15, 1;
LS_0x7f82014210d0_0_0 .concat [ 1 1 1 1], L_0x7f8201421030, L_0x7f8201421030, L_0x7f8201421030, L_0x7f8201421030;
LS_0x7f82014210d0_0_4 .concat [ 1 1 1 1], L_0x7f8201421030, L_0x7f8201421030, L_0x7f8201421030, L_0x7f8201421030;
LS_0x7f82014210d0_0_8 .concat [ 1 1 1 1], L_0x7f8201421030, L_0x7f8201421030, L_0x7f8201421030, L_0x7f8201421030;
LS_0x7f82014210d0_0_12 .concat [ 1 1 1 1], L_0x7f8201421030, L_0x7f8201421030, L_0x7f8201421030, L_0x7f8201421030;
L_0x7f82014210d0 .concat [ 4 4 4 4], LS_0x7f82014210d0_0_0, LS_0x7f82014210d0_0_4, LS_0x7f82014210d0_0_8, LS_0x7f82014210d0_0_12;
L_0x7f82014212c0 .concat [ 16 16 0 0], L_0x7f82014215c0, L_0x7f82014210d0;
S_0x7f820141b310 .scope module, "srcbmux" "mux2" 2 183, 2 263 0, S_0x7f8201416640;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "y";
P_0x7f820141b4d0 .param/l "WIDTH" 0 2 263, +C4<00000000000000000000000000100000>;
v0x7f820141b670_0 .net "d0", 31 0, L_0x7f82014209e0;  alias, 1 drivers
v0x7f820141b750_0 .net "d1", 31 0, L_0x7f82014212c0;  alias, 1 drivers
v0x7f820141b7e0_0 .net "s", 0 0, L_0x7f820141ec90;  alias, 1 drivers
v0x7f820141b8b0_0 .net "y", 31 0, L_0x7f8201421660;  alias, 1 drivers
L_0x7f8201421660 .functor MUXZ 32, L_0x7f82014209e0, L_0x7f82014212c0, L_0x7f820141ec90, C4<>;
S_0x7f820141b940 .scope module, "wrmux" "mux2" 2 178, 2 263 0, S_0x7f8201416640;
 .timescale -9 -9;
    .port_info 0 /INPUT 5 "d0";
    .port_info 1 /INPUT 5 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "y";
P_0x7f820141bb00 .param/l "WIDTH" 0 2 263, +C4<00000000000000000000000000000101>;
v0x7f820141bc80_0 .net "d0", 4 0, L_0x7f8201420e50;  1 drivers
v0x7f820141bd40_0 .net "d1", 4 0, L_0x7f8201420ef0;  1 drivers
v0x7f820141bde0_0 .net "s", 0 0, L_0x7f820141ebf0;  alias, 1 drivers
v0x7f820141be70_0 .net "y", 4 0, L_0x7f8201420db0;  alias, 1 drivers
L_0x7f8201420db0 .functor MUXZ 5, L_0x7f8201420e50, L_0x7f8201420ef0, L_0x7f820141ebf0, C4<>;
    .scope S_0x7f82014150e0;
T_0 ;
    %wait E_0x7f82014153e0;
    %load/vec4 v0x7f8201415980_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %pushi/vec4 511, 511, 9;
    %assign/vec4 v0x7f82014156c0_0, 0;
    %jmp T_0.7;
T_0.0 ;
    %pushi/vec4 386, 0, 9;
    %assign/vec4 v0x7f82014156c0_0, 0;
    %jmp T_0.7;
T_0.1 ;
    %pushi/vec4 328, 0, 9;
    %assign/vec4 v0x7f82014156c0_0, 0;
    %jmp T_0.7;
T_0.2 ;
    %pushi/vec4 80, 0, 9;
    %assign/vec4 v0x7f82014156c0_0, 0;
    %jmp T_0.7;
T_0.3 ;
    %pushi/vec4 33, 0, 9;
    %assign/vec4 v0x7f82014156c0_0, 0;
    %jmp T_0.7;
T_0.4 ;
    %pushi/vec4 320, 0, 9;
    %assign/vec4 v0x7f82014156c0_0, 0;
    %jmp T_0.7;
T_0.5 ;
    %pushi/vec4 4, 0, 9;
    %assign/vec4 v0x7f82014156c0_0, 0;
    %jmp T_0.7;
T_0.7 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x7f8201414be0;
T_1 ;
    %wait E_0x7f8201414e10;
    %load/vec4 v0x7f8201414f20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %load/vec4 v0x7f8201414fd0_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_1.8, 6;
    %pushi/vec4 7, 7, 3;
    %assign/vec4 v0x7f8201414e60_0, 0;
    %jmp T_1.10;
T_1.4 ;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x7f8201414e60_0, 0;
    %jmp T_1.10;
T_1.5 ;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x7f8201414e60_0, 0;
    %jmp T_1.10;
T_1.6 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7f8201414e60_0, 0;
    %jmp T_1.10;
T_1.7 ;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x7f8201414e60_0, 0;
    %jmp T_1.10;
T_1.8 ;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0x7f8201414e60_0, 0;
    %jmp T_1.10;
T_1.10 ;
    %pop/vec4 1;
    %jmp T_1.3;
T_1.0 ;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x7f8201414e60_0, 0;
    %jmp T_1.3;
T_1.1 ;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x7f8201414e60_0, 0;
    %jmp T_1.3;
T_1.3 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x7f8201418c60;
T_2 ;
    %wait E_0x7f8201418fa0;
    %load/vec4 v0x7f82014191d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7f8201419140_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x7f82014190b0_0;
    %assign/vec4 v0x7f8201419140_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x7f82014198a0;
T_3 ;
    %wait E_0x7f8201403970;
    %load/vec4 v0x7f820141ace0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0x7f820141ac20_0;
    %load/vec4 v0x7f820141ab80_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f820141aaf0, 0, 4;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x7f8201416a00;
T_4 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f8201416de0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f8201416f80_0, 0, 1;
    %end;
    .thread T_4;
    .scope S_0x7f8201416a00;
T_5 ;
    %wait E_0x7f8201416c20;
    %load/vec4 v0x7f8201416eb0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %jmp T_5.5;
T_5.0 ;
    %load/vec4 v0x7f8201416c70_0;
    %load/vec4 v0x7f8201416d30_0;
    %and;
    %store/vec4 v0x7f8201416de0_0, 0, 32;
    %load/vec4 v0x7f8201416de0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_5.6, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f8201416f80_0, 0, 1;
    %jmp T_5.7;
T_5.6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f8201416f80_0, 0, 1;
T_5.7 ;
    %jmp T_5.5;
T_5.1 ;
    %load/vec4 v0x7f8201416c70_0;
    %load/vec4 v0x7f8201416d30_0;
    %or;
    %store/vec4 v0x7f8201416de0_0, 0, 32;
    %load/vec4 v0x7f8201416de0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_5.8, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f8201416f80_0, 0, 1;
    %jmp T_5.9;
T_5.8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f8201416f80_0, 0, 1;
T_5.9 ;
    %jmp T_5.5;
T_5.2 ;
    %load/vec4 v0x7f8201416c70_0;
    %load/vec4 v0x7f8201416d30_0;
    %sub;
    %store/vec4 v0x7f8201416de0_0, 0, 32;
    %load/vec4 v0x7f8201416de0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_5.10, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f8201416f80_0, 0, 1;
    %jmp T_5.11;
T_5.10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f8201416f80_0, 0, 1;
T_5.11 ;
    %jmp T_5.5;
T_5.3 ;
    %load/vec4 v0x7f8201416c70_0;
    %load/vec4 v0x7f8201416d30_0;
    %add;
    %store/vec4 v0x7f8201416de0_0, 0, 32;
    %load/vec4 v0x7f8201416de0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_5.12, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f8201416f80_0, 0, 1;
    %jmp T_5.13;
T_5.12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f8201416f80_0, 0, 1;
T_5.13 ;
    %jmp T_5.5;
T_5.4 ;
    %load/vec4 v0x7f8201416c70_0;
    %load/vec4 v0x7f8201416d30_0;
    %cmp/u;
    %jmp/0xz  T_5.14, 5;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x7f8201416de0_0, 0, 32;
    %jmp T_5.15;
T_5.14 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f8201416de0_0, 0, 32;
T_5.15 ;
    %jmp T_5.5;
T_5.5 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x7f8201413fa0;
T_6 ;
    %pushi/vec4 537001989, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f8201414160, 4, 0;
    %pushi/vec4 537067532, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f8201414160, 4, 0;
    %pushi/vec4 543686647, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f8201414160, 4, 0;
    %pushi/vec4 14819365, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f8201414160, 4, 0;
    %pushi/vec4 6563876, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f8201414160, 4, 0;
    %pushi/vec4 10758176, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f8201414160, 4, 0;
    %pushi/vec4 279379978, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f8201414160, 4, 0;
    %pushi/vec4 6561834, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f8201414160, 4, 0;
    %pushi/vec4 276824065, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f8201414160, 4, 0;
    %pushi/vec4 537198592, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f8201414160, 4, 0;
    %pushi/vec4 14819370, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f8201414160, 4, 0;
    %pushi/vec4 8730656, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f8201414160, 4, 0;
    %pushi/vec4 14825506, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f8201414160, 4, 0;
    %pushi/vec4 2892431428, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f8201414160, 4, 0;
    %pushi/vec4 2348941392, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f8201414160, 4, 0;
    %pushi/vec4 134217745, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f8201414160, 4, 0;
    %pushi/vec4 537001985, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f8201414160, 4, 0;
    %pushi/vec4 2885812308, 0, 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f8201414160, 4, 0;
    %end;
    .thread T_6;
    .scope S_0x7f8201403700;
T_7 ;
    %wait E_0x7f8201403970;
    %load/vec4 v0x7f8201413e80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x7f8201413dd0_0;
    %load/vec4 v0x7f8201413b90_0;
    %parti/s 30, 2, 3;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f82014039a0, 0, 4;
T_7.0 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x7f8201403370;
T_8 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f820141e9b0_0, 0;
    %delay 22, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f820141e9b0_0, 0;
    %end;
    .thread T_8;
    .scope S_0x7f8201403370;
T_9 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f820141e800_0, 0;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f820141e800_0, 0;
    %delay 5, 0;
    %jmp T_9;
    .thread T_9;
    .scope S_0x7f8201403370;
T_10 ;
    %wait E_0x7f8201402ae0;
    %load/vec4 v0x7f820141e920_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x7f820141e890_0;
    %pushi/vec4 84, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %load/vec4 v0x7f820141eac0_0;
    %pushi/vec4 7, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %vpi_call 2 39 "$display", "Simulation succeeded" {0 0 0};
    %vpi_call 2 40 "$stop" {0 0 0};
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v0x7f820141e890_0;
    %cmpi/ne 80, 0, 32;
    %jmp/0xz  T_10.4, 6;
    %vpi_call 2 43 "$display", "Simulation failed" {0 0 0};
    %vpi_call 2 44 "$stop" {0 0 0};
T_10.4 ;
T_10.3 ;
T_10.0 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "mips_single.v";
