module down_counter (
    input clk,
    input reset,
    output reg [2:0] count
);

always @(posedge clk or posedge reset) begin
    if (reset) begin
        count <= 7;
    end else begin
        if (count > 0) begin
            count <= count - 1;
        end
    end
end

endmodule