Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.14 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.14 secs
 
--> Reading design: hdbshj.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "hdbshj.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "hdbshj"
Output Format                      : NGC
Target Device                      : xc6slx16-2-ftg256

---- Source Options
Top Module Name                    : hdbshj
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "E:\OneDrive - stu.xjtu.edu.cn\Projects\VHDLlearn\shouhuoji\hdbshj.vhd" into library work
Parsing entity <hdbshj>.
Parsing architecture <Behavioral> of entity <hdbshj>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <hdbshj> (architecture <Behavioral>) from library <work>.
WARNING:HDLCompiler:92 - "E:\OneDrive - stu.xjtu.edu.cn\Projects\VHDLlearn\shouhuoji\hdbshj.vhd" Line 496: disp0 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "E:\OneDrive - stu.xjtu.edu.cn\Projects\VHDLlearn\shouhuoji\hdbshj.vhd" Line 497: disp1 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "E:\OneDrive - stu.xjtu.edu.cn\Projects\VHDLlearn\shouhuoji\hdbshj.vhd" Line 498: disp2 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "E:\OneDrive - stu.xjtu.edu.cn\Projects\VHDLlearn\shouhuoji\hdbshj.vhd" Line 499: disp4 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "E:\OneDrive - stu.xjtu.edu.cn\Projects\VHDLlearn\shouhuoji\hdbshj.vhd" Line 500: disp5 should be on the sensitivity list of the process

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <hdbshj>.
    Related source file is "E:\OneDrive - stu.xjtu.edu.cn\Projects\VHDLlearn\shouhuoji\hdbshj.vhd".
    Found 4-bit register for signal <Q>.
    Found 9-bit register for signal <temp1>.
    Found 15-bit register for signal <temp>.
    Found 1-bit register for signal <clk_1k>.
    Found 5-bit register for signal <count_BTN0>.
    Found 1-bit register for signal <btn0>.
    Found 5-bit register for signal <count_BTN1>.
    Found 1-bit register for signal <btn1>.
    Found 5-bit register for signal <count_BTN2>.
    Found 1-bit register for signal <btn2>.
    Found 5-bit register for signal <count_BTN3>.
    Found 1-bit register for signal <btn3>.
    Found 5-bit register for signal <count_BTN4>.
    Found 1-bit register for signal <btn4>.
    Found 5-bit register for signal <count_BTN5>.
    Found 1-bit register for signal <btn5>.
    Found 5-bit register for signal <count_BTN7>.
    Found 1-bit register for signal <btn7>.
    Found 4-bit register for signal <money0>.
    Found 4-bit register for signal <money1>.
    Found 1-bit register for signal <led1>.
    Found 1-bit register for signal <led2>.
    Found 1-bit register for signal <led3>.
    Found 8-bit register for signal <disp2>.
    Found 8-bit register for signal <disp0>.
    Found 1-bit register for signal <led4>.
    Found 8-bit register for signal <disp1>.
    Found 8-bit register for signal <disp5>.
    Found 8-bit register for signal <disp4>.
    Found 1-bit register for signal <clk_1>.
    Found 15-bit adder for signal <temp[14]_GND_5_o_add_1_OUT> created at line 70.
    Found 5-bit adder for signal <count_BTN0[4]_GND_5_o_add_5_OUT> created at line 81.
    Found 5-bit adder for signal <count_BTN1[4]_GND_5_o_add_11_OUT> created at line 101.
    Found 5-bit adder for signal <count_BTN2[4]_GND_5_o_add_17_OUT> created at line 121.
    Found 5-bit adder for signal <count_BTN3[4]_GND_5_o_add_23_OUT> created at line 141.
    Found 5-bit adder for signal <count_BTN4[4]_GND_5_o_add_29_OUT> created at line 161.
    Found 5-bit adder for signal <count_BTN5[4]_GND_5_o_add_35_OUT> created at line 181.
    Found 5-bit adder for signal <count_BTN7[4]_GND_5_o_add_41_OUT> created at line 201.
    Found 4-bit adder for signal <money0[3]_GND_5_o_add_48_OUT> created at line 221.
    Found 4-bit adder for signal <money0[3]_GND_5_o_add_57_OUT> created at line 231.
    Found 4-bit adder for signal <money1[3]_GND_5_o_add_64_OUT> created at line 241.
    Found 4-bit adder for signal <money0[3]_GND_5_o_add_72_OUT> created at line 250.
    Found 4-bit adder for signal <money0[3]_GND_5_o_add_92_OUT> created at line 302.
    Found 4-bit adder for signal <money0[3]_PWR_5_o_add_114_OUT> created at line 355.
    Found 9-bit adder for signal <temp1[8]_GND_5_o_add_176_OUT> created at line 477.
    Found 4-bit adder for signal <Q[3]_GND_5_o_add_180_OUT> created at line 489.
    Found 4-bit subtractor for signal <GND_5_o_GND_5_o_sub_56_OUT<3:0>> created at line 230.
    Found 4-bit subtractor for signal <GND_5_o_GND_5_o_sub_71_OUT<3:0>> created at line 248.
    Found 4-bit subtractor for signal <GND_5_o_GND_5_o_sub_91_OUT<3:0>> created at line 300.
    Found 4-bit subtractor for signal <GND_5_o_GND_5_o_sub_112_OUT<3:0>> created at line 352.
    Found 4-bit subtractor for signal <GND_5_o_GND_5_o_sub_113_OUT<3:0>> created at line 353.
    Found 4-bit subtractor for signal <GND_5_o_GND_5_o_sub_114_OUT<3:0>> created at line 354.
    Found 16x8-bit Read Only RAM for signal <money1[3]_PWR_5_o_wide_mux_129_OUT>
    Found 16x3-bit Read Only RAM for signal <CatL>
    Found 16x16-bit Read Only RAM for signal <_n0833>
    Found 4-bit comparator greater for signal <GND_5_o_money0[3]_LessThan_55_o> created at line 229
    Found 4-bit comparator greater for signal <PWR_5_o_money1[3]_LessThan_61_o> created at line 233
    Found 4-bit comparator greater for signal <PWR_5_o_money1[3]_LessThan_64_o> created at line 239
    Found 4-bit comparator greater for signal <GND_5_o_money0[3]_LessThan_69_o> created at line 244
    Found 4-bit comparator greater for signal <GND_5_o_money1[3]_LessThan_88_o> created at line 296
    Found 4-bit comparator greater for signal <PWR_5_o_money0[3]_LessThan_89_o> created at line 296
    Found 4-bit comparator lessequal for signal <n0101> created at line 299
    Found 4-bit comparator greater for signal <GND_5_o_money1[3]_LessThan_108_o> created at line 348
    Found 4-bit comparator greater for signal <GND_5_o_money0[3]_LessThan_110_o> created at line 348
    Found 4-bit comparator greater for signal <money0[3]_GND_5_o_LessThan_119_o> created at line 357
    Summary:
	inferred   3 RAM(s).
	inferred  14 Adder/Subtractor(s).
	inferred 124 D-type flip-flop(s).
	inferred  10 Comparator(s).
	inferred  44 Multiplexer(s).
Unit <hdbshj> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 3
 16x16-bit single-port Read Only RAM                   : 1
 16x3-bit single-port Read Only RAM                    : 1
 16x8-bit single-port Read Only RAM                    : 1
# Adders/Subtractors                                   : 14
 15-bit adder                                          : 1
 4-bit adder                                           : 2
 4-bit addsub                                          : 1
 4-bit subtractor                                      : 2
 5-bit adder                                           : 7
 9-bit adder                                           : 1
# Registers                                            : 30
 1-bit register                                        : 13
 15-bit register                                       : 1
 4-bit register                                        : 3
 5-bit register                                        : 7
 8-bit register                                        : 5
 9-bit register                                        : 1
# Comparators                                          : 10
 4-bit comparator greater                              : 9
 4-bit comparator lessequal                            : 1
# Multiplexers                                         : 44
 1-bit 2-to-1 multiplexer                              : 6
 15-bit 2-to-1 multiplexer                             : 1
 4-bit 2-to-1 multiplexer                              : 22
 8-bit 2-to-1 multiplexer                              : 14
 9-bit 2-to-1 multiplexer                              : 1

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <hdbshj>.
The following registers are absorbed into counter <Q>: 1 register on signal <Q>.
The following registers are absorbed into counter <count_BTN0>: 1 register on signal <count_BTN0>.
The following registers are absorbed into counter <count_BTN2>: 1 register on signal <count_BTN2>.
The following registers are absorbed into counter <count_BTN1>: 1 register on signal <count_BTN1>.
The following registers are absorbed into counter <count_BTN3>: 1 register on signal <count_BTN3>.
The following registers are absorbed into counter <count_BTN5>: 1 register on signal <count_BTN5>.
The following registers are absorbed into counter <count_BTN4>: 1 register on signal <count_BTN4>.
The following registers are absorbed into counter <count_BTN7>: 1 register on signal <count_BTN7>.
The following registers are absorbed into counter <temp>: 1 register on signal <temp>.
The following registers are absorbed into counter <temp1>: 1 register on signal <temp1>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_CatL> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 3-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <Q>             |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <CatL>          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram__n0833> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 16-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <money0>        |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_money1[3]_PWR_5_o_wide_mux_129_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 8-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <money1>        |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <hdbshj> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 3
 16x16-bit single-port distributed Read Only RAM       : 1
 16x3-bit single-port distributed Read Only RAM        : 1
 16x8-bit single-port distributed Read Only RAM        : 1
# Adders/Subtractors                                   : 4
 4-bit adder                                           : 1
 4-bit addsub                                          : 1
 4-bit subtractor                                      : 2
# Counters                                             : 10
 15-bit up counter                                     : 1
 4-bit up counter                                      : 1
 5-bit up counter                                      : 7
 9-bit up counter                                      : 1
# Registers                                            : 61
 Flip-Flops                                            : 61
# Comparators                                          : 10
 4-bit comparator greater                              : 9
 4-bit comparator lessequal                            : 1
# Multiplexers                                         : 41
 1-bit 2-to-1 multiplexer                              : 6
 4-bit 2-to-1 multiplexer                              : 21
 8-bit 2-to-1 multiplexer                              : 14

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <disp4_7> (without init value) has a constant value of 1 in block <hdbshj>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <disp1_7> (without init value) has a constant value of 1 in block <hdbshj>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <disp5_7> (without init value) has a constant value of 1 in block <hdbshj>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <disp2_1> (without init value) has a constant value of 0 in block <hdbshj>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <disp2_7> (without init value) has a constant value of 1 in block <hdbshj>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <disp0_7> (without init value) has a constant value of 1 in block <hdbshj>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <disp2_0> in Unit <hdbshj> is equivalent to the following FF/Latch, which will be removed : <disp2_3> 

Optimizing unit <hdbshj> ...
INFO:Xst:2261 - The FF/Latch <temp1_0> in Unit <hdbshj> is equivalent to the following FF/Latch, which will be removed : <temp_0> 
INFO:Xst:2261 - The FF/Latch <temp1_1> in Unit <hdbshj> is equivalent to the following FF/Latch, which will be removed : <temp_1> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block hdbshj, actual ratio is 3.
FlipFlop btn3 has been replicated 1 time(s)
FlipFlop btn4 has been replicated 1 time(s)
FlipFlop money0_0 has been replicated 1 time(s)
FlipFlop money0_1 has been replicated 3 time(s)
FlipFlop money0_2 has been replicated 2 time(s)
FlipFlop money0_3 has been replicated 1 time(s)
FlipFlop money1_0 has been replicated 2 time(s)
FlipFlop money1_1 has been replicated 3 time(s)
FlipFlop money1_2 has been replicated 1 time(s)
FlipFlop money1_3 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 131
 Flip-Flops                                            : 131

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : hdbshj.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 299
#      GND                         : 1
#      INV                         : 18
#      LUT1                        : 14
#      LUT2                        : 20
#      LUT3                        : 40
#      LUT4                        : 34
#      LUT5                        : 42
#      LUT6                        : 83
#      MUXCY                       : 22
#      MUXF7                       : 2
#      VCC                         : 1
#      XORCY                       : 22
# FlipFlops/Latches                : 131
#      FD                          : 42
#      FDC                         : 22
#      FDE                         : 18
#      FDP                         : 4
#      FDR                         : 35
#      FDRE                        : 9
#      FDSE                        : 1
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 23
#      IBUF                        : 8
#      OBUF                        : 15

Device utilization summary:
---------------------------

Selected Device : 6slx16ftg256-2 


Slice Logic Utilization: 
 Number of Slice Registers:             131  out of  18224     0%  
 Number of Slice LUTs:                  251  out of   9112     2%  
    Number used as Logic:               251  out of   9112     2%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    266
   Number with an unused Flip Flop:     135  out of    266    50%  
   Number with an unused LUT:            15  out of    266     5%  
   Number of fully used LUT-FF pairs:   116  out of    266    43%  
   Number of unique control sets:        24

IO Utilization: 
 Number of IOs:                          24
 Number of bonded IOBs:                  24  out of    186    12%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                2  out of     16    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk_1k                             | BUFG                   | 103   |
clk_1                              | NONE(Q_0)              | 4     |
clk_50M                            | BUFGP                  | 24    |
-----------------------------------+------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 6.616ns (Maximum Frequency: 151.149MHz)
   Minimum input arrival time before clock: 4.226ns
   Maximum output required time after clock: 7.049ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_1k'
  Clock period: 6.616ns (frequency: 151.149MHz)
  Total number of paths / destination ports: 3743 / 157
-------------------------------------------------------------------------
Delay:               6.616ns (Levels of Logic = 5)
  Source:            btn1 (FF)
  Destination:       money0_3 (FF)
  Source Clock:      clk_1k rising
  Destination Clock: clk_1k rising

  Data Path: btn1 to money0_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              20   0.525   1.394  btn1 (btn1)
     LUT6:I4->O            4   0.250   0.804  Mmux_money0[3]_money0[3]_mux_137_OUT_AS13_SW0 (N32)
     LUT3:I2->O            6   0.254   0.876  Mmux_money0[3]_money0[3]_mux_137_OUT_AS13 (Mmux_money0[3]_money0[3]_mux_137_OUT_rs_AS1)
     LUT5:I4->O            1   0.254   0.910  Mmux_money0[3]_money0[3]_mux_137_OUT_rs_lut<1>1 (Mmux_money0[3]_money0[3]_mux_137_OUT_rs_lut<1>)
     LUT6:I3->O            1   0.235   0.790  Mmux_money0[3]_money0[3]_mux_137_OUT_rs_xor<3>11 (money0[3]_money0[3]_mux_137_OUT<3>)
     LUT4:I2->O            2   0.250   0.000  money0_3_rstpot (money0_3_rstpot)
     FD:D                      0.074          money0_3
    ----------------------------------------
    Total                      6.616ns (1.842ns logic, 4.774ns route)
                                       (27.8% logic, 72.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_1'
  Clock period: 2.415ns (frequency: 414.079MHz)
  Total number of paths / destination ports: 14 / 4
-------------------------------------------------------------------------
Delay:               2.415ns (Levels of Logic = 1)
  Source:            Q_0 (FF)
  Destination:       Q_0 (FF)
  Source Clock:      clk_1 rising
  Destination Clock: clk_1 rising

  Data Path: Q_0 to Q_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP:C->Q             20   0.525   1.562  Q_0 (Q_0)
     LUT4:I0->O            1   0.254   0.000  Mcount_Q_xor<0>11 (Mcount_Q)
     FDP:D                     0.074          Q_0
    ----------------------------------------
    Total                      2.415ns (0.853ns logic, 1.562ns route)
                                       (35.3% logic, 64.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_50M'
  Clock period: 5.320ns (frequency: 187.970MHz)
  Total number of paths / destination ports: 871 / 24
-------------------------------------------------------------------------
Delay:               5.320ns (Levels of Logic = 4)
  Source:            temp1_1 (FF)
  Destination:       clk_1 (FF)
  Source Clock:      clk_50M rising
  Destination Clock: clk_50M rising

  Data Path: temp1_1 to clk_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              4   0.525   1.080  temp1_1 (temp1_1)
     LUT4:I0->O            2   0.254   0.726  PWR_5_o_temp1[8]_equal_176_o<8>_SW0 (N18)
     LUT6:I5->O           10   0.254   1.008  PWR_5_o_temp1[8]_equal_176_o<8> (PWR_5_o_temp1[8]_equal_176_o)
     LUT2:I1->O            1   0.254   0.910  _n0714_inv1 (_n0714_inv)
     LUT3:I0->O            1   0.235   0.000  clk_1_rstpot (clk_1_rstpot)
     FD:D                      0.074          clk_1
    ----------------------------------------
    Total                      5.320ns (1.596ns logic, 3.724ns route)
                                       (30.0% logic, 70.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk_1k'
  Total number of paths / destination ports: 44 / 44
-------------------------------------------------------------------------
Offset:              4.065ns (Levels of Logic = 2)
  Source:            bn3 (PAD)
  Destination:       count_BTN3_0 (FF)
  Destination Clock: clk_1k rising

  Data Path: bn3 to count_BTN3_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             4   1.328   1.259  bn3_IBUF (bn3_IBUF)
     LUT6:I0->O            3   0.254   0.765  Mcount_count_BTN3_val1 (Mcount_count_BTN3_val)
     FDR:R                     0.459          count_BTN3_0
    ----------------------------------------
    Total                      4.065ns (2.041ns logic, 2.024ns route)
                                       (50.2% logic, 49.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk_1'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              4.226ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       Q_0 (FF)
  Destination Clock: clk_1 rising

  Data Path: reset to Q_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   1.328   0.765  reset_IBUF (reset_IBUF)
     INV:I->O             26   0.255   1.419  reset_inv1_INV_0 (reset_inv)
     FDP:PRE                   0.459          Q_0
    ----------------------------------------
    Total                      4.226ns (2.042ns logic, 2.184ns route)
                                       (48.3% logic, 51.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk_50M'
  Total number of paths / destination ports: 24 / 24
-------------------------------------------------------------------------
Offset:              4.226ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       temp1_0 (FF)
  Destination Clock: clk_50M rising

  Data Path: reset to temp1_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   1.328   0.765  reset_IBUF (reset_IBUF)
     INV:I->O             26   0.255   1.419  reset_inv1_INV_0 (reset_inv)
     FDC:CLR                   0.459          temp1_0
    ----------------------------------------
    Total                      4.226ns (2.042ns logic, 2.184ns route)
                                       (48.3% logic, 51.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk_1'
  Total number of paths / destination ports: 54 / 10
-------------------------------------------------------------------------
Offset:              7.049ns (Levels of Logic = 3)
  Source:            Q_1 (FF)
  Destination:       DOUT7<5> (PAD)
  Source Clock:      clk_1 rising

  Data Path: Q_1 to DOUT7<5>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP:C->Q             20   0.525   1.741  Q_1 (Q_1)
     LUT6:I0->O            1   0.254   0.682  Mmux_DOUT7101 (Mmux_DOUT710)
     LUT6:I5->O            1   0.254   0.681  Mmux_DOUT7102 (DOUT7_4_OBUF)
     OBUF:I->O                 2.912          DOUT7_4_OBUF (DOUT7<4>)
    ----------------------------------------
    Total                      7.049ns (3.945ns logic, 3.104ns route)
                                       (56.0% logic, 44.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk_1k'
  Total number of paths / destination ports: 38 / 11
-------------------------------------------------------------------------
Offset:              6.310ns (Levels of Logic = 3)
  Source:            disp2_0 (FF)
  Destination:       DOUT7<3> (PAD)
  Source Clock:      clk_1k rising

  Data Path: disp2_0 to DOUT7<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             2   0.525   1.002  disp2_0 (disp2_0)
     LUT6:I2->O            1   0.254   0.682  Mmux_DOUT721 (Mmux_DOUT72)
     LUT6:I5->O            1   0.254   0.681  Mmux_DOUT722 (DOUT7_0_OBUF)
     OBUF:I->O                 2.912          DOUT7_0_OBUF (DOUT7<0>)
    ----------------------------------------
    Total                      6.310ns (3.945ns logic, 2.365ns route)
                                       (62.5% logic, 37.5% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk_1
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_1          |    2.415|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk_1k
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_1k         |    6.616|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk_50M
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_50M        |    5.320|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 7.00 secs
Total CPU time to Xst completion: 7.03 secs
 
--> 

Total memory usage is 4544756 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   11 (   0 filtered)
Number of infos    :    8 (   0 filtered)

