[Event-to-counter mappings]
pmc1=l2_cache_accesses
pmc2=l2_cache_refills
pmc3=l2_cache_writebacks
pmc4=llc_accesses
[Event counts]
nsample    pid      event          pmc1          pmc2          pmc3          pmc4
      1   8718       tick       2823899       1300124       1251712       2823899 
      2   8718       tick       4316072       2105460       2084746       4316072 
      3   8718       tick       4315733       2105619       2086133       4315733 
      4   8718       tick       4315638       2105649       2087047       4315638 
      5   8718       tick       4314748       2104077       2087879       4314748 
      6   8718       tick       4311235       2102838       2087511       4311235 
      7   8718       tick       4316544       2105821       2086788       4316544 
      8   8718       tick       4313514       2103763       2088048       4313514 
      9   8718       tick       4317090       2105666       2087615       4317090 
     10   8718       tick       4322365       2107609       2082477       4322365 
     11   8718       tick       4313392       2104943       2084382       4313392 
     12   8718       tick       4315803       2105564       2086944       4315803 
     13   8718       tick       4316947       2106419       2086537       4316947 
     14   8718       tick       4309985       2103552       2084338       4309985 
     15   8718       tick       4310753       2103577       2088282       4310753 
     16   8718       tick       4306253       2101012       2078407       4306253 
     17   8718       tick       4312871       2104512       2085125       4312871 
     18   8718       tick       4314284       2104000       2088225       4314284 
     19   8718       tick       4314032       2104466       2086157       4314032 
     20   8718       tick       4312039       2103152       2087457       4312039 
     21   8718       tick       4314364       2104530       2088753       4314364 
     22   8718       exit       1107005        539965        534344       1107005 
