#-----------------------------------------------------------
# Vivado v2017.4.1 (64-bit)
# SW Build 2117270 on Tue Jan 30 15:32:00 MST 2018
# IP Build 2095745 on Tue Jan 30 17:13:15 MST 2018
# Start of session at: Sun May  8 11:00:07 2022
# Process ID: 16008
# Current directory: C:/Users/mertc/Desktop/BLG222E-Project1/BLG-Project1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent16200 C:\Users\mertc\Desktop\BLG222E-Project1\BLG-Project1\BLG-Project1.xpr
# Log file: C:/Users/mertc/Desktop/BLG222E-Project1/BLG-Project1/vivado.log
# Journal file: C:/Users/mertc/Desktop/BLG222E-Project1/BLG-Project1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/mertc/Desktop/BLG222E-Project1/BLG-Project1/BLG-Project1.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/2017.4/data/ip'.
open_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 689.770 ; gain = 64.098
update_compile_order -fileset sources_1
set_property top PART3_test [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mertc/Desktop/BLG222E-Project1/BLG-Project1/BLG-Project1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'PART3_test' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/mertc/Desktop/BLG222E-Project1/BLG-Project1/BLG-Project1.sim/sim_1/behav/xsim/RAM.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/mertc/Desktop/BLG222E-Project1/BLG-Project1/BLG-Project1.sim/sim_1/behav/xsim/TestBench.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/mertc/Desktop/BLG222E-Project1/BLG-Project1/BLG-Project1.sim/sim_1/behav/xsim/TestBench.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/mertc/Desktop/BLG222E-Project1/BLG-Project1/BLG-Project1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj PART3_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mertc/Desktop/BLG222E-Project1/BLG-Project1/BLG-Project1.srcs/sources_1/new/designs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_Latch
INFO: [VRFC 10-311] analyzing module D_Flip_Flop
INFO: [VRFC 10-311] analyzing module MUX2_1_8bit
INFO: [VRFC 10-311] analyzing module MUX4_1_8bit
INFO: [VRFC 10-311] analyzing module MUX16_4_8bit
INFO: [VRFC 10-311] analyzing module MUX2_1_16bit
INFO: [VRFC 10-311] analyzing module MUX2_1_1bit
INFO: [VRFC 10-311] analyzing module Full_Adder_1bit
INFO: [VRFC 10-311] analyzing module Adder_Substractor_8bit
INFO: [VRFC 10-311] analyzing module Adder_Substractor_16bit
INFO: [VRFC 10-311] analyzing module PART1_8bit
INFO: [VRFC 10-311] analyzing module PART1_16bit
INFO: [VRFC 10-311] analyzing module PART2_a
INFO: [VRFC 10-311] analyzing module PART2_b
INFO: [VRFC 10-311] analyzing module PART2_c
INFO: [VRFC 10-311] analyzing module PART3
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-311] analyzing module ALUSystem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mertc/Desktop/BLG222E-Project1/BLG-Project1/BLG-Project1.srcs/sim_1/new/simulations.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module part1_8bit_test
INFO: [VRFC 10-311] analyzing module part1_16bit_test
INFO: [VRFC 10-311] analyzing module PART2_a_test
INFO: [VRFC 10-311] analyzing module PART2_b_test
INFO: [VRFC 10-311] analyzing module PART2_c_test
INFO: [VRFC 10-311] analyzing module PART3_test
INFO: [VRFC 10-311] analyzing module Project1Test
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/mertc/Desktop/BLG222E-Project1/BLG-Project1/BLG-Project1.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto f97be7fe3a3244819be057ad0ade57cb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot PART3_test_behav xil_defaultlib.PART3_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-2538] module instantiation should have an instance name [C:/Users/mertc/Desktop/BLG222E-Project1/BLG-Project1/BLG-Project1.srcs/sources_1/new/designs.v:420]
ERROR: [VRFC 10-2063] Module <Full_Adder_1bit> not found while processing module instance <adder0> [C:/Users/mertc/Desktop/BLG222E-Project1/BLG-Project1/BLG-Project1.srcs/sources_1/new/designs.v:197]
ERROR: [VRFC 10-2063] Module <MUX16_4_8bit> not found while processing module instance <alu> [C:/Users/mertc/Desktop/BLG222E-Project1/BLG-Project1/BLG-Project1.srcs/sources_1/new/designs.v:468]
ERROR: [VRFC 10-2063] Module <PART1_8bit> not found while processing module instance <ZCNO_reg> [C:/Users/mertc/Desktop/BLG222E-Project1/BLG-Project1/BLG-Project1.srcs/sources_1/new/designs.v:473]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/mertc/Desktop/BLG222E-Project1/BLG-Project1/BLG-Project1.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/mertc/Desktop/BLG222E-Project1/BLG-Project1/BLG-Project1.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mertc/Desktop/BLG222E-Project1/BLG-Project1/BLG-Project1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'PART3_test' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/mertc/Desktop/BLG222E-Project1/BLG-Project1/BLG-Project1.sim/sim_1/behav/xsim/RAM.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/mertc/Desktop/BLG222E-Project1/BLG-Project1/BLG-Project1.sim/sim_1/behav/xsim/TestBench.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/mertc/Desktop/BLG222E-Project1/BLG-Project1/BLG-Project1.sim/sim_1/behav/xsim/TestBench.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/mertc/Desktop/BLG222E-Project1/BLG-Project1/BLG-Project1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj PART3_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mertc/Desktop/BLG222E-Project1/BLG-Project1/BLG-Project1.srcs/sources_1/new/designs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_Latch
INFO: [VRFC 10-311] analyzing module D_Flip_Flop
INFO: [VRFC 10-311] analyzing module MUX2_1_8bit
INFO: [VRFC 10-311] analyzing module MUX4_1_8bit
INFO: [VRFC 10-311] analyzing module MUX16_4_8bit
INFO: [VRFC 10-311] analyzing module MUX2_1_16bit
INFO: [VRFC 10-311] analyzing module MUX2_1_1bit
INFO: [VRFC 10-311] analyzing module Full_Adder_1bit
INFO: [VRFC 10-311] analyzing module Adder_Substractor_8bit
INFO: [VRFC 10-311] analyzing module Adder_Substractor_16bit
INFO: [VRFC 10-311] analyzing module PART1_8bit
INFO: [VRFC 10-311] analyzing module PART1_16bit
INFO: [VRFC 10-311] analyzing module PART2_a
INFO: [VRFC 10-311] analyzing module PART2_b
INFO: [VRFC 10-311] analyzing module PART2_c
INFO: [VRFC 10-311] analyzing module PART3
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-311] analyzing module ALUSystem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mertc/Desktop/BLG222E-Project1/BLG-Project1/BLG-Project1.srcs/sim_1/new/simulations.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module part1_8bit_test
INFO: [VRFC 10-311] analyzing module part1_16bit_test
INFO: [VRFC 10-311] analyzing module PART2_a_test
INFO: [VRFC 10-311] analyzing module PART2_b_test
INFO: [VRFC 10-311] analyzing module PART2_c_test
INFO: [VRFC 10-311] analyzing module PART3_test
INFO: [VRFC 10-311] analyzing module Project1Test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/mertc/Desktop/BLG222E-Project1/BLG-Project1/BLG-Project1.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto f97be7fe3a3244819be057ad0ade57cb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot PART3_test_behav xil_defaultlib.PART3_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MUX2_1_8bit
Compiling module xil_defaultlib.MUX2_1_1bit
Compiling module xil_defaultlib.Full_Adder_1bit
Compiling module xil_defaultlib.Adder_Substractor_8bit
Compiling module xil_defaultlib.MUX4_1_8bit
Compiling module xil_defaultlib.MUX16_4_8bit
Compiling module xil_defaultlib.D_Latch
Compiling module xil_defaultlib.D_Flip_Flop
Compiling module xil_defaultlib.PART1_8bit
Compiling module xil_defaultlib.PART3
Compiling module xil_defaultlib.PART3_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot PART3_test_behav

****** Webtalk v2017.4.1 (64-bit)
  **** SW Build 2117270 on Tue Jan 30 15:32:00 MST 2018
  **** IP Build 2095745 on Tue Jan 30 17:13:15 MST 2018
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/mertc/Desktop/BLG222E-Project1/BLG-Project1/BLG-Project1.sim/sim_1/behav/xsim/xsim.dir/PART3_test_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sun May  8 11:15:29 2022...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 728.793 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/mertc/Desktop/BLG222E-Project1/BLG-Project1/BLG-Project1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "PART3_test_behav -key {Behavioral:sim_1:Functional:PART3_test} -tclbatch {PART3_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source PART3_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'PART3_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 740.488 ; gain = 11.695
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property top Project1Test [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mertc/Desktop/BLG222E-Project1/BLG-Project1/BLG-Project1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Project1Test' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/mertc/Desktop/BLG222E-Project1/BLG-Project1/BLG-Project1.sim/sim_1/behav/xsim/RAM.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/mertc/Desktop/BLG222E-Project1/BLG-Project1/BLG-Project1.sim/sim_1/behav/xsim/TestBench.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/mertc/Desktop/BLG222E-Project1/BLG-Project1/BLG-Project1.sim/sim_1/behav/xsim/TestBench.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/mertc/Desktop/BLG222E-Project1/BLG-Project1/BLG-Project1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Project1Test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mertc/Desktop/BLG222E-Project1/BLG-Project1/BLG-Project1.srcs/sources_1/new/designs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_Latch
INFO: [VRFC 10-311] analyzing module D_Flip_Flop
INFO: [VRFC 10-311] analyzing module MUX2_1_8bit
INFO: [VRFC 10-311] analyzing module MUX4_1_8bit
INFO: [VRFC 10-311] analyzing module MUX16_4_8bit
INFO: [VRFC 10-311] analyzing module MUX2_1_16bit
INFO: [VRFC 10-311] analyzing module MUX2_1_1bit
INFO: [VRFC 10-311] analyzing module Full_Adder_1bit
INFO: [VRFC 10-311] analyzing module Adder_Substractor_8bit
INFO: [VRFC 10-311] analyzing module Adder_Substractor_16bit
INFO: [VRFC 10-311] analyzing module PART1_8bit
INFO: [VRFC 10-311] analyzing module PART1_16bit
INFO: [VRFC 10-311] analyzing module PART2_a
INFO: [VRFC 10-311] analyzing module PART2_b
INFO: [VRFC 10-311] analyzing module PART2_c
INFO: [VRFC 10-311] analyzing module PART3
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-311] analyzing module ALUSystem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mertc/Desktop/BLG222E-Project1/BLG-Project1/BLG-Project1.srcs/sim_1/new/simulations.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module part1_8bit_test
INFO: [VRFC 10-311] analyzing module part1_16bit_test
INFO: [VRFC 10-311] analyzing module PART2_a_test
INFO: [VRFC 10-311] analyzing module PART2_b_test
INFO: [VRFC 10-311] analyzing module PART2_c_test
INFO: [VRFC 10-311] analyzing module PART3_test
INFO: [VRFC 10-311] analyzing module Project1Test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/mertc/Desktop/BLG222E-Project1/BLG-Project1/BLG-Project1.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto f97be7fe3a3244819be057ad0ade57cb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Project1Test_behav xil_defaultlib.Project1Test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-93] AOut is not declared under prefix _ALUSystem [C:/Users/mertc/Desktop/BLG222E-Project1/BLG-Project1/BLG-Project1.srcs/sim_1/new/simulations.v:283]
ERROR: [VRFC 10-93] ALUOut is not declared under prefix _ALUSystem [C:/Users/mertc/Desktop/BLG222E-Project1/BLG-Project1/BLG-Project1.srcs/sim_1/new/simulations.v:284]
ERROR: [VRFC 10-93] ARF_COut is not declared under prefix _ALUSystem [C:/Users/mertc/Desktop/BLG222E-Project1/BLG-Project1/BLG-Project1.srcs/sim_1/new/simulations.v:285]
ERROR: [VRFC 10-93] MemoryOut is not declared under prefix _ALUSystem [C:/Users/mertc/Desktop/BLG222E-Project1/BLG-Project1/BLG-Project1.srcs/sim_1/new/simulations.v:286]
ERROR: [VRFC 10-93] IROut is not declared under prefix _ALUSystem [C:/Users/mertc/Desktop/BLG222E-Project1/BLG-Project1/BLG-Project1.srcs/sim_1/new/simulations.v:287]
ERROR: [VRFC 10-93] MuxAOut is not declared under prefix _ALUSystem [C:/Users/mertc/Desktop/BLG222E-Project1/BLG-Project1/BLG-Project1.srcs/sim_1/new/simulations.v:288]
WARNING: [VRFC 10-278] actual bit length 2 differs from formal bit length 1 for port MuxCSel [C:/Users/mertc/Desktop/BLG222E-Project1/BLG-Project1/BLG-Project1.srcs/sim_1/new/simulations.v:237]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 8 for port S0 [C:/Users/mertc/Desktop/BLG222E-Project1/BLG-Project1/BLG-Project1.srcs/sources_1/new/designs.v:549]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/mertc/Desktop/BLG222E-Project1/BLG-Project1/BLG-Project1.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/mertc/Desktop/BLG222E-Project1/BLG-Project1/BLG-Project1.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
exit
INFO: [Common 17-206] Exiting Vivado at Sun May  8 11:24:38 2022...
