
****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
  **** SW Build 3854077 on May  4 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source /tools/Xilinx/Vitis_HLS/2023.1/scripts/vitis_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2023.1/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'coder' on host 'coder-hftsoi-hls' (Linux_x86_64 version 5.15.134+release+2.10.0r8-amd64) on Mon Jul 07 10:45:37 UTC 2025
INFO: [HLS 200-10] On os Ubuntu 20.04.6 LTS
INFO: [HLS 200-10] In directory '/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f1/conv-p10-c3-f1'
Sourcing Tcl script 'build_prj.tcl'
INFO: [HLS 200-1510] Running: open_project -reset hls_dummy_prj 
INFO: [HLS 200-10] Creating and opening project '/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f1/conv-p10-c3-f1/hls_dummy_prj'.
INFO: [HLS 200-1510] Running: set_top hls_dummy 
INFO: [HLS 200-1510] Running: add_files firmware/hls_dummy.cpp -cflags -std=c++0x 
INFO: [HLS 200-10] Adding design file 'firmware/hls_dummy.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb hls_dummy_test.cpp -cflags -std=c++0x 
INFO: [HLS 200-10] Adding test bench file 'hls_dummy_test.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb firmware/weights 
INFO: [HLS 200-10] Adding test bench file 'firmware/weights' to the project
INFO: [HLS 200-1510] Running: add_files -tb tb_data 
INFO: [HLS 200-10] Adding test bench file 'tb_data' to the project
INFO: [HLS 200-1510] Running: open_solution -reset solution1 
INFO: [HLS 200-10] Creating and opening solution '/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f1/conv-p10-c3-f1/hls_dummy_prj/solution1'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-1510] Running: config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
ERROR: [HLS 200-642] The 'config_array_partition -maximum_size' command is not supported.
INFO: [HLS 200-1510] Running: config_compile -name_max_length 80 
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
INFO: [HLS 200-1510] Running: set_part xcu250-figd2104-2L-e 
INFO: [HLS 200-1611] Setting target device to 'xcu250-figd2104-2L-e'
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
INFO: [HLS 200-1510] Running: config_schedule -enable_dsp_full_reg=false 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1510] Running: set_clock_uncertainty 27% default 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.35ns.
***** C/RTL SYNTHESIS *****
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.449 GB.
INFO: [HLS 200-10] Analyzing design file 'firmware/hls_dummy.cpp' ... 
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (firmware/nnet_utils/nnet_dense_resource.h:33:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (firmware/nnet_utils/nnet_dense_resource.h:107:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (firmware/nnet_utils/nnet_dense_resource.h:189:9)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/hls_dummy.cpp:376:159)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/hls_dummy.cpp:376:163)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/hls_dummy.cpp:380:159)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/hls_dummy.cpp:380:163)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (firmware/hls_dummy.cpp:349:9)
Resolution: For help on HLS 214-114 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=214-114.html
WARNING: [HLS 200-471] Dataflow form checks found 5 issue(s) in file firmware/hls_dummy.cpp
Resolution: For help on HLS 200-471 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-471.html
WARNING: [HLS 207-5292] unused parameter 'keep' (firmware/nnet_utils/nnet_helpers.h:285:99)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_function_stubs.h:14:36)
WARNING: [HLS 207-5292] unused parameter 'buffer' (firmware/nnet_utils/nnet_function_stubs.h:15:36)
WARNING: [HLS 207-5292] unused parameter 'partition' (firmware/nnet_utils/nnet_function_stubs.h:16:44)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_function_stubs.h:24:24)
WARNING: [HLS 207-5292] unused parameter 'buffer' (firmware/nnet_utils/nnet_function_stubs.h:25:24)
WARNING: [HLS 207-5292] unused parameter 'partition' (firmware/nnet_utils/nnet_function_stubs.h:26:32)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_function_stubs.h:33:30)
WARNING: [HLS 207-5292] unused parameter 'res' (firmware/nnet_utils/nnet_function_stubs.h:33:58)
WARNING: [HLS 207-5292] unused parameter 'weights' (firmware/nnet_utils/nnet_function_stubs.h:34:51)
WARNING: [HLS 207-5292] unused parameter 'biases' (firmware/nnet_utils/nnet_function_stubs.h:35:49)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_function_stubs.h:42:30)
WARNING: [HLS 207-5292] unused parameter 'res' (firmware/nnet_utils/nnet_function_stubs.h:42:58)
WARNING: [HLS 207-5292] unused parameter 'weights' (firmware/nnet_utils/nnet_function_stubs.h:43:51)
WARNING: [HLS 207-5292] unused parameter 'biases' (firmware/nnet_utils/nnet_function_stubs.h:44:49)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_function_stubs.h:51:29)
WARNING: [HLS 207-5292] unused parameter 'res' (firmware/nnet_utils/nnet_function_stubs.h:51:80)
WARNING: [HLS 207-5292] unused parameter 'weights' (firmware/nnet_utils/nnet_function_stubs.h:52:50)
WARNING: [HLS 207-5292] unused parameter 'biases' (firmware/nnet_utils/nnet_function_stubs.h:53:48)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_code_gen.h:16:39)
WARNING: [HLS 207-5292] unused parameter 'res' (firmware/nnet_utils/nnet_code_gen.h:17:38)
WARNING: [HLS 207-5292] unused parameter 'weights' (firmware/nnet_utils/nnet_code_gen.h:18:60)
WARNING: [HLS 207-5292] unused parameter 'biases' (firmware/nnet_utils/nnet_code_gen.h:19:58)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 6.74 seconds. CPU system time: 0.98 seconds. Elapsed time: 12.27 seconds; current allocated memory: 1.455 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 21,182 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f1/conv-p10-c3-f1/hls_dummy_prj/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 87,485 instructions in the design after the 'Unroll/Inline' phase of compilation. See the Design Size Report for more details: /home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f1/conv-p10-c3-f1/hls_dummy_prj/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 26,779 instructions in the design after the 'Performance/Pipeline' phase of compilation. See the Design Size Report for more details: /home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f1/conv-p10-c3-f1/hls_dummy_prj/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 26,029 instructions in the design after the 'Optimizations' phase of compilation. See the Design Size Report for more details: /home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f1/conv-p10-c3-f1/hls_dummy_prj/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 2, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 4, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_dummy.cpp:49:15)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 2, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 4, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_dummy.cpp:49:63)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 4, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 8, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_dummy.cpp:49:15)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 4, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 8, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_dummy.cpp:49:63)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 8, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 16, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_dummy.cpp:49:15)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 8, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 16, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_dummy.cpp:49:63)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 16, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 32, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_dummy.cpp:49:15)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 16, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 32, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_dummy.cpp:49:63)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 32, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 64, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_dummy.cpp:49:15)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 32, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 64, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_dummy.cpp:49:63)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 32, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 36, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_dummy.cpp:49:15)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 4, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 36, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_dummy.cpp:49:63)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 64, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 100, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_dummy.cpp:49:15)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 36, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 100, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_dummy.cpp:49:63)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 100, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'void sparse_input_reduce<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, 10, 10, 1, 10>(ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_uint<10>*)' (firmware/hls_dummy.cpp:97:32)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> mult_for_sparse_conv_kernel3<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 1, 3, 10>(int, int, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>*, int, int)' into 'void sparse_conv<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, 1, 3>(ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_uint<10>*, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (firmware/hls_dummy.cpp:199:24)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> mult_for_sparse_conv_kernel3<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 3, 1, 10>(int, int, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>*, int, int)' into 'void sparse_conv<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, 3, 1>(ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_uint<10>*, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (firmware/hls_dummy.cpp:199:24)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_382_1' (firmware/hls_dummy.cpp:382:23) in function 'hls_dummy' completely with a factor of 10 (firmware/hls_dummy.cpp:343:0)
INFO: [HLS 214-186] Unrolling loop 'OutputPixelLoop' (firmware/hls_dummy.cpp:174:5) in function 'sparse_conv<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, 3, 1>' completely with a factor of 10 (firmware/hls_dummy.cpp:162:0)
INFO: [HLS 214-186] Unrolling loop 'OutputFilterLoop' (firmware/hls_dummy.cpp:179:9) in function 'sparse_conv<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, 3, 1>' completely with a factor of 1 (firmware/hls_dummy.cpp:162:0)
INFO: [HLS 214-186] Unrolling loop 'InputPixelLoop' (firmware/hls_dummy.cpp:192:13) in function 'sparse_conv<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, 3, 1>' completely with a factor of 10 (firmware/hls_dummy.cpp:162:0)
INFO: [HLS 214-186] Unrolling loop 'MultLoopPerFilter' (firmware/hls_dummy.cpp:131:5) in function 'sparse_conv<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, 3, 1>' completely with a factor of 3 (firmware/hls_dummy.cpp:162:0)
INFO: [HLS 214-186] Unrolling loop 'InputChannelLoopForCentralField' (firmware/hls_dummy.cpp:185:13) in function 'sparse_conv<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, 3, 1>' completely with a factor of 3 (firmware/hls_dummy.cpp:162:0)
INFO: [HLS 214-186] Unrolling loop 'OutputPixelLoop' (firmware/hls_dummy.cpp:174:5) in function 'sparse_conv<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, 1, 3>' completely with a factor of 10 (firmware/hls_dummy.cpp:162:0)
INFO: [HLS 214-186] Unrolling loop 'OutputFilterLoop' (firmware/hls_dummy.cpp:179:9) in function 'sparse_conv<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, 1, 3>' completely with a factor of 3 (firmware/hls_dummy.cpp:162:0)
INFO: [HLS 214-186] Unrolling loop 'InputPixelLoop' (firmware/hls_dummy.cpp:192:13) in function 'sparse_conv<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, 1, 3>' completely with a factor of 10 (firmware/hls_dummy.cpp:162:0)
INFO: [HLS 214-186] Unrolling loop 'MultLoopPerFilter' (firmware/hls_dummy.cpp:131:5) in function 'sparse_conv<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, 1, 3>' completely with a factor of 1 (firmware/hls_dummy.cpp:162:0)
INFO: [HLS 214-186] Unrolling loop 'InputChannelLoopForCentralField' (firmware/hls_dummy.cpp:185:13) in function 'sparse_conv<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, 1, 3>' completely with a factor of 1 (firmware/hls_dummy.cpp:162:0)
INFO: [HLS 214-186] Unrolling loop 'DataPrepareLoop' (firmware/hls_dummy.cpp:74:5) in function 'sparse_input_reduce<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, 10, 10, 1, 10>' completely with a factor of 100 (firmware/hls_dummy.cpp:57:0)
INFO: [HLS 214-248] Applying array_partition to 'pair_arr.value': Complete partitioning on dimension 1. (firmware/hls_dummy.cpp:65:28)
INFO: [HLS 214-248] Applying array_partition to 'pair_arr.index': Complete partitioning on dimension 1. (firmware/hls_dummy.cpp:65:28)
INFO: [HLS 214-248] Applying array_partition to 'j_h_arr': Complete partitioning on dimension 1. (firmware/hls_dummy.cpp:66:9)
INFO: [HLS 214-248] Applying array_partition to 'j_w_arr': Complete partitioning on dimension 1. (firmware/hls_dummy.cpp:67:9)
INFO: [HLS 214-248] Applying array_partition to 'sparse_arr_feat_reduce_out': Complete partitioning on dimension 1. (firmware/hls_dummy.cpp:368:13)
INFO: [HLS 214-248] Applying array_partition to 'sparse_arr_hash_reduce_out': Complete partitioning on dimension 1. (firmware/hls_dummy.cpp:369:17)
INFO: [HLS 214-248] Applying array_partition to 'sparse_arr_feat_conv1_out': Complete partitioning on dimension 1. (firmware/hls_dummy.cpp:374:14)
INFO: [HLS 214-248] Applying array_partition to 'sparse_arr_feat_conv2_out': Complete partitioning on dimension 1. (firmware/hls_dummy.cpp:378:14)
INFO: [HLS 214-248] Applying array_partition to 'layer2_out': Complete partitioning on dimension 1. (firmware/hls_dummy.cpp:343:0)
INFO: [HLS 214-248] Applying array_reshape to 'x_in': Complete reshaping on dimension 1. (firmware/hls_dummy.cpp:343:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 30.63 seconds. CPU system time: 0.9 seconds. Elapsed time: 39.84 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.82 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.03 seconds; current allocated memory: 1.506 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.98 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.08 seconds; current allocated memory: 1.520 GB.
INFO: [XFORM 203-712] Applying dataflow to function 'hls_dummy' (firmware/hls_dummy.cpp:368:1), detected/extracted 4 process function(s): 
	 'sparse_input_reduce<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, 10, 10, 1, 10>4'
	 'sparse_conv<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, 1, 3>'
	 'sparse_conv<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, 3, 1>'
	 'Block_entry28_proc'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (firmware/hls_dummy.cpp:207:1) in function 'sparse_conv<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, 3, 1>'... converting 1351 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (firmware/hls_dummy.cpp:207:1) in function 'sparse_conv<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, 1, 3>'... converting 1891 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/hls_dummy.cpp:14:21) to (firmware/hls_dummy.cpp:22:7) in function 'Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'sparse_conv<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, 3, 1>' (firmware/hls_dummy.cpp:141:35)...170 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'sparse_conv<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, 1, 3>' (firmware/hls_dummy.cpp:141:34)...510 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 7.92 seconds. CPU system time: 0.05 seconds. Elapsed time: 8.08 seconds; current allocated memory: 1.574 GB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1.8 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.87 seconds; current allocated memory: 1.646 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'hls_dummy' ...
WARNING: [SYN 201-103] Legalizing function name 'operator()' to 'operator_s'.
WARNING: [SYN 201-103] Legalizing function name 'sparse_input_reduce<ap_fixed<10, 2, 5, 3, 0>, ap_uint<10>, 10, 10, 1, 10>4' to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_10_4'.
WARNING: [SYN 201-103] Legalizing function name 'sparse_conv<ap_fixed,ap_fixed,ap_uint,ap_fixed,ap_fixed,10,1,3>' to 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_s'.
WARNING: [SYN 201-103] Legalizing function name 'sparse_conv<ap_fixed,ap_fixed,ap_uint,ap_fixed,ap_fixed,10,3,1>' to 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'operator()'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, function 'operator()'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0.09 seconds. Elapsed time: 1.23 seconds; current allocated memory: 1.650 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.48 seconds; current allocated memory: 1.650 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_10_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'MaxPixelsLoop'.
WARNING: [HLS 200-880] The II Violation in module 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_10_4' (loop 'MaxPixelsLoop'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('pair_arr_value_write_ln115', firmware/hls_dummy.cpp:115) of constant 0 on local variable 'pair_arr.value' and 'load' operation ('pair_arr_value_load', firmware/hls_dummy.cpp:47->firmware/hls_dummy.cpp:49->firmware/hls_dummy.cpp:49->firmware/hls_dummy.cpp:49->firmware/hls_dummy.cpp:49->firmware/hls_dummy.cpp:49->firmware/hls_dummy.cpp:49->firmware/hls_dummy.cpp:97) on local variable 'pair_arr.value'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 3, loop 'MaxPixelsLoop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.42 seconds; current allocated memory: 1.665 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.29 seconds. CPU system time: 0 seconds. Elapsed time: 0.5 seconds; current allocated memory: 1.665 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 26.5 seconds. CPU system time: 0.06 seconds. Elapsed time: 26.8 seconds; current allocated memory: 1.750 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.69 seconds. CPU system time: 0.03 seconds. Elapsed time: 2.06 seconds; current allocated memory: 1.750 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 24.8 seconds. CPU system time: 0.08 seconds. Elapsed time: 25.36 seconds; current allocated memory: 1.808 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.94 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.16 seconds; current allocated memory: 1.824 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry28_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.36 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.14 seconds; current allocated memory: 1.824 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.59 seconds; current allocated memory: 1.824 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hls_dummy' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.48 seconds; current allocated memory: 1.824 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.54 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.74 seconds; current allocated memory: 1.824 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.59 seconds; current allocated memory: 1.824 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_10_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_100_7_4_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_10_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.67 seconds; current allocated memory: 1.824 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_10s_10ns_18_1_1': 20 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_10s_10s_18_1_1': 270 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_10s_9ns_18_1_1': 10 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.14 seconds. CPU system time: 0.11 seconds. Elapsed time: 2.77 seconds; current allocated memory: 1.895 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s' is 6264 from HDL expression: (1'b1 == ap_CS_fsm_state3)
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_10s_10s_18ns_18_1_1': 180 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_10s_9ns_18ns_18_1_1': 10 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_10s_10s_18_1_1': 100 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 18.55 seconds. CPU system time: 0.45 seconds. Elapsed time: 20.06 seconds; current allocated memory: 2.089 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry28_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry28_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 16.22 seconds. CPU system time: 0.46 seconds. Elapsed time: 17.18 seconds; current allocated memory: 2.221 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hls_dummy' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/x_in' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_0' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_2' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_3' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_4' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_5' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_6' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_7' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_8' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_9' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'hls_dummy' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'hls_dummy'.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_1_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_2_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_3_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_4_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_5_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_6_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_7_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_8_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_9_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_c12_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_1_c13_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_2_c14_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_3_c15_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_4_c16_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_5_c17_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_6_c18_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_7_c19_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_8_c20_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_9_c21_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_10_c22_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_11_c23_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_12_c24_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_13_c25_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_14_c26_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_15_c27_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_16_c28_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_17_c29_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_18_c30_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_19_c31_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_1_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_2_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_3_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_4_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_5_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_6_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_7_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_8_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_9_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_10_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_11_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_12_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_13_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_14_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_15_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_16_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_17_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_18_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_19_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_1_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_2_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_3_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_4_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_5_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_6_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_7_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_8_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_9_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_10_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_11_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_12_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_13_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_14_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_15_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_16_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_17_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_18_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_19_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_20_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_21_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_22_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_23_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_24_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_25_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_26_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_27_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_28_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_29_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_1_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_2_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_3_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_4_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_5_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_6_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_7_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_8_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_9_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.57 seconds. CPU system time: 0.08 seconds. Elapsed time: 13.48 seconds; current allocated memory: 2.265 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 22.13 seconds. CPU system time: 0.09 seconds. Elapsed time: 22.92 seconds; current allocated memory: 2.265 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 2.77 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.81 seconds; current allocated memory: 2.275 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for hls_dummy.
INFO: [VLOG 209-307] Generating Verilog RTL for hls_dummy.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 274.65 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 171.62 seconds. CPU system time: 3.64 seconds. Elapsed time: 211.77 seconds; current allocated memory: 846.359 MB.
***** C/RTL SYNTHESIS COMPLETED IN 0h3m31s *****
***** VIVADO SYNTHESIS *****

****** Vivado v2023.1 (64-bit)
  **** SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source vivado_synth.tcl
# set tcldir [file dirname [info script]]
# source [file join $tcldir project.tcl]
## variable project_name
## set project_name "hls_dummy"
## variable backend
## set backend "vitis"
## variable part
## set part "xcu250-figd2104-2L-e"
## variable clock_period
## set clock_period 5
## variable clock_uncertainty
## set clock_uncertainty 27%
## variable version
## set version "1.0.0"
## variable maximum_size
## set maximum_size 4096
# add_files ${project_name}_prj/solution1/syn/verilog
add_files: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2408.996 ; gain = 114.992 ; free physical = 224148 ; free virtual = 418493
# synth_design -top ${project_name} -part $part
Command: synth_design -top hls_dummy -part xcu250-figd2104-2L-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcu250'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcu250'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 29964
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2824.484 ; gain = 391.613 ; free physical = 223361 ; free virtual = 417794
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'hls_dummy' [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f1/conv-p10-c3-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_10_4' [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f1/conv-p10-c3-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_10_4.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_operator_s' [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f1/conv-p10-c3-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_operator_s.v:9]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_operator_s' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f1/conv-p10-c3-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_operator_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mux_100_7_4_1_1' [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f1/conv-p10-c3-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mux_100_7_4_1_1.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 4 - type: integer 
	Parameter din1_WIDTH bound to: 4 - type: integer 
	Parameter din2_WIDTH bound to: 4 - type: integer 
	Parameter din3_WIDTH bound to: 4 - type: integer 
	Parameter din4_WIDTH bound to: 4 - type: integer 
	Parameter din5_WIDTH bound to: 4 - type: integer 
	Parameter din6_WIDTH bound to: 4 - type: integer 
	Parameter din7_WIDTH bound to: 4 - type: integer 
	Parameter din8_WIDTH bound to: 4 - type: integer 
	Parameter din9_WIDTH bound to: 4 - type: integer 
	Parameter din10_WIDTH bound to: 4 - type: integer 
	Parameter din11_WIDTH bound to: 4 - type: integer 
	Parameter din12_WIDTH bound to: 4 - type: integer 
	Parameter din13_WIDTH bound to: 4 - type: integer 
	Parameter din14_WIDTH bound to: 4 - type: integer 
	Parameter din15_WIDTH bound to: 4 - type: integer 
	Parameter din16_WIDTH bound to: 4 - type: integer 
	Parameter din17_WIDTH bound to: 4 - type: integer 
	Parameter din18_WIDTH bound to: 4 - type: integer 
	Parameter din19_WIDTH bound to: 4 - type: integer 
	Parameter din20_WIDTH bound to: 4 - type: integer 
	Parameter din21_WIDTH bound to: 4 - type: integer 
	Parameter din22_WIDTH bound to: 4 - type: integer 
	Parameter din23_WIDTH bound to: 4 - type: integer 
	Parameter din24_WIDTH bound to: 4 - type: integer 
	Parameter din25_WIDTH bound to: 4 - type: integer 
	Parameter din26_WIDTH bound to: 4 - type: integer 
	Parameter din27_WIDTH bound to: 4 - type: integer 
	Parameter din28_WIDTH bound to: 4 - type: integer 
	Parameter din29_WIDTH bound to: 4 - type: integer 
	Parameter din30_WIDTH bound to: 4 - type: integer 
	Parameter din31_WIDTH bound to: 4 - type: integer 
	Parameter din32_WIDTH bound to: 4 - type: integer 
	Parameter din33_WIDTH bound to: 4 - type: integer 
	Parameter din34_WIDTH bound to: 4 - type: integer 
	Parameter din35_WIDTH bound to: 4 - type: integer 
	Parameter din36_WIDTH bound to: 4 - type: integer 
	Parameter din37_WIDTH bound to: 4 - type: integer 
	Parameter din38_WIDTH bound to: 4 - type: integer 
	Parameter din39_WIDTH bound to: 4 - type: integer 
	Parameter din40_WIDTH bound to: 4 - type: integer 
	Parameter din41_WIDTH bound to: 4 - type: integer 
	Parameter din42_WIDTH bound to: 4 - type: integer 
	Parameter din43_WIDTH bound to: 4 - type: integer 
	Parameter din44_WIDTH bound to: 4 - type: integer 
	Parameter din45_WIDTH bound to: 4 - type: integer 
	Parameter din46_WIDTH bound to: 4 - type: integer 
	Parameter din47_WIDTH bound to: 4 - type: integer 
	Parameter din48_WIDTH bound to: 4 - type: integer 
	Parameter din49_WIDTH bound to: 4 - type: integer 
	Parameter din50_WIDTH bound to: 4 - type: integer 
	Parameter din51_WIDTH bound to: 4 - type: integer 
	Parameter din52_WIDTH bound to: 4 - type: integer 
	Parameter din53_WIDTH bound to: 4 - type: integer 
	Parameter din54_WIDTH bound to: 4 - type: integer 
	Parameter din55_WIDTH bound to: 4 - type: integer 
	Parameter din56_WIDTH bound to: 4 - type: integer 
	Parameter din57_WIDTH bound to: 4 - type: integer 
	Parameter din58_WIDTH bound to: 4 - type: integer 
	Parameter din59_WIDTH bound to: 4 - type: integer 
	Parameter din60_WIDTH bound to: 4 - type: integer 
	Parameter din61_WIDTH bound to: 4 - type: integer 
	Parameter din62_WIDTH bound to: 4 - type: integer 
	Parameter din63_WIDTH bound to: 4 - type: integer 
	Parameter din64_WIDTH bound to: 4 - type: integer 
	Parameter din65_WIDTH bound to: 4 - type: integer 
	Parameter din66_WIDTH bound to: 4 - type: integer 
	Parameter din67_WIDTH bound to: 4 - type: integer 
	Parameter din68_WIDTH bound to: 4 - type: integer 
	Parameter din69_WIDTH bound to: 4 - type: integer 
	Parameter din70_WIDTH bound to: 4 - type: integer 
	Parameter din71_WIDTH bound to: 4 - type: integer 
	Parameter din72_WIDTH bound to: 4 - type: integer 
	Parameter din73_WIDTH bound to: 4 - type: integer 
	Parameter din74_WIDTH bound to: 4 - type: integer 
	Parameter din75_WIDTH bound to: 4 - type: integer 
	Parameter din76_WIDTH bound to: 4 - type: integer 
	Parameter din77_WIDTH bound to: 4 - type: integer 
	Parameter din78_WIDTH bound to: 4 - type: integer 
	Parameter din79_WIDTH bound to: 4 - type: integer 
	Parameter din80_WIDTH bound to: 4 - type: integer 
	Parameter din81_WIDTH bound to: 4 - type: integer 
	Parameter din82_WIDTH bound to: 4 - type: integer 
	Parameter din83_WIDTH bound to: 4 - type: integer 
	Parameter din84_WIDTH bound to: 4 - type: integer 
	Parameter din85_WIDTH bound to: 4 - type: integer 
	Parameter din86_WIDTH bound to: 4 - type: integer 
	Parameter din87_WIDTH bound to: 4 - type: integer 
	Parameter din88_WIDTH bound to: 4 - type: integer 
	Parameter din89_WIDTH bound to: 4 - type: integer 
	Parameter din90_WIDTH bound to: 4 - type: integer 
	Parameter din91_WIDTH bound to: 4 - type: integer 
	Parameter din92_WIDTH bound to: 4 - type: integer 
	Parameter din93_WIDTH bound to: 4 - type: integer 
	Parameter din94_WIDTH bound to: 4 - type: integer 
	Parameter din95_WIDTH bound to: 4 - type: integer 
	Parameter din96_WIDTH bound to: 4 - type: integer 
	Parameter din97_WIDTH bound to: 4 - type: integer 
	Parameter din98_WIDTH bound to: 4 - type: integer 
	Parameter din99_WIDTH bound to: 4 - type: integer 
	Parameter din100_WIDTH bound to: 7 - type: integer 
	Parameter dout_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mux_100_7_4_1_1' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f1/conv-p10-c3-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mux_100_7_4_1_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_10_4' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f1/conv-p10-c3-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_10_4.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_s' [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f1/conv-p10-c3-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mul_10s_10ns_18_1_1' [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f1/conv-p10-c3-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mul_10s_10ns_18_1_1.v:5]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 10 - type: integer 
	Parameter din1_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mul_10s_10ns_18_1_1' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f1/conv-p10-c3-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mul_10s_10ns_18_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mul_10s_10s_18_1_1' [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f1/conv-p10-c3-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mul_10s_10s_18_1_1.v:5]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 10 - type: integer 
	Parameter din1_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mul_10s_10s_18_1_1' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f1/conv-p10-c3-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mul_10s_10s_18_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mul_10s_9ns_18_1_1' [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f1/conv-p10-c3-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mul_10s_9ns_18_1_1.v:5]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 10 - type: integer 
	Parameter din1_WIDTH bound to: 9 - type: integer 
	Parameter dout_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mul_10s_9ns_18_1_1' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f1/conv-p10-c3-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mul_10s_9ns_18_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_s' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f1/conv-p10-c3-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s' [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f1/conv-p10-c3-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mac_muladd_10s_10s_18ns_18_1_1' [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f1/conv-p10-c3-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1.v:33]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 10 - type: integer 
	Parameter din1_WIDTH bound to: 10 - type: integer 
	Parameter din2_WIDTH bound to: 18 - type: integer 
	Parameter dout_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0' [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f1/conv-p10-c3-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f1/conv-p10-c3-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mac_muladd_10s_10s_18ns_18_1_1' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f1/conv-p10-c3-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1.v:33]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1' [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f1/conv-p10-c3-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1.v:33]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 10 - type: integer 
	Parameter din1_WIDTH bound to: 9 - type: integer 
	Parameter din2_WIDTH bound to: 18 - type: integer 
	Parameter dout_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_1' [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f1/conv-p10-c3-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_1' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f1/conv-p10-c3-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f1/conv-p10-c3-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1.v:33]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f1/conv-p10-c3-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_Block_entry28_proc' [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f1/conv-p10-c3-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_Block_entry28_proc.v:9]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_Block_entry28_proc' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f1/conv-p10-c3-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_Block_entry28_proc.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_fifo_w10_d2_S' [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f1/conv-p10-c3-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w10_d2_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_fifo_w10_d2_S_ShiftReg' [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f1/conv-p10-c3-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w10_d2_S.v:120]
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_fifo_w10_d2_S_ShiftReg' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f1/conv-p10-c3-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w10_d2_S.v:120]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_fifo_w10_d2_S' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f1/conv-p10-c3-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w10_d2_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_fifo_w4_d2_S' [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f1/conv-p10-c3-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w4_d2_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_fifo_w4_d2_S_ShiftReg' [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f1/conv-p10-c3-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w4_d2_S.v:120]
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_fifo_w4_d2_S_ShiftReg' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f1/conv-p10-c3-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w4_d2_S.v:120]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_fifo_w4_d2_S' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f1/conv-p10-c3-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w4_d2_S.v:11]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f1/conv-p10-c3-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy.v:9]
WARNING: [Synth 8-7129] Port reset in module hls_dummy_fifo_w10_d2_S_ShiftReg is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module hls_dummy_fifo_w4_d2_S_ShiftReg is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_0_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_0_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_0_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_0_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_1_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_1_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_1_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_1_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_2_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_2_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_2_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_2_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_3_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_3_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_3_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_3_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_4_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_4_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_4_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_4_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_5_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_5_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_5_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_5_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_6_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_6_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_6_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_6_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_7_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_7_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_7_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_7_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_8_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_8_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_8_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_8_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_9_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_9_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_9_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_9_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_10_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_10_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_10_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_10_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_11_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_11_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_11_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_11_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_12_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_12_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_12_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_12_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_13_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_13_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_13_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_13_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_14_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_14_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_14_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_14_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_15_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_15_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_15_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_15_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_16_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_16_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_16_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_16_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_17_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_17_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_17_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_17_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_18_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_18_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_18_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_18_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_19_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_19_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_19_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_19_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_c_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_c_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_c_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_c_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_1_c_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_1_c_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_1_c_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_1_c_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_2_c_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_2_c_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_2_c_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_2_c_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_3_c_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_3_c_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_3_c_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_3_c_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_4_c_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_4_c_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_s is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 3194.547 ; gain = 761.676 ; free physical = 222870 ; free virtual = 417437
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 3194.547 ; gain = 761.676 ; free physical = 222834 ; free virtual = 417429
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:36 ; elapsed = 00:00:29 . Memory (MB): peak = 4062.852 ; gain = 1629.980 ; free physical = 215398 ; free virtual = 410164
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   18 Bit       Adders := 10    
	   2 Input   10 Bit       Adders := 80    
	   3 Input   10 Bit       Adders := 80    
	   5 Input   10 Bit       Adders := 40    
	   3 Input    5 Bit       Adders := 360   
	   2 Input    4 Bit       Adders := 1     
	   2 Input    2 Bit       Adders := 180   
+---XORs : 
	   2 Input      1 Bit         XORs := 1221  
+---Registers : 
	               12 Bit    Registers := 26    
	               10 Bit    Registers := 646   
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 123   
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 90    
	                1 Bit    Registers := 2346  
+---Muxes : 
	   2 Input   12 Bit        Muxes := 187   
	   2 Input   10 Bit        Muxes := 793   
	   3 Input   10 Bit        Muxes := 360   
	   7 Input   10 Bit        Muxes := 88    
	   6 Input   10 Bit        Muxes := 2     
	   4 Input   10 Bit        Muxes := 360   
	   2 Input    9 Bit        Muxes := 420   
	   3 Input    9 Bit        Muxes := 270   
	   5 Input    9 Bit        Muxes := 90    
	   4 Input    9 Bit        Muxes := 90    
	   5 Input    8 Bit        Muxes := 90    
	   2 Input    8 Bit        Muxes := 90    
	   2 Input    7 Bit        Muxes := 94    
	   6 Input    5 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 238   
	   6 Input    4 Bit        Muxes := 1     
	   4 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 93    
	   2 Input    1 Bit        Muxes := 740   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 12288 (col length:96)
BRAMs: 5376 (col length: RAMB18 384 RAMB36 192)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Report: Generating DSP mul_10s_10ns_18_1_1_U10/tmp_product, operation Mode is: A*(B:0x137).
DSP Report: operator mul_10s_10ns_18_1_1_U10/tmp_product is absorbed into DSP mul_10s_10ns_18_1_1_U10/tmp_product.
DSP Report: Generating DSP mul_10s_10ns_18_1_1_U30/tmp_product, operation Mode is: A*(B:0x176).
DSP Report: operator mul_10s_10ns_18_1_1_U30/tmp_product is absorbed into DSP mul_10s_10ns_18_1_1_U30/tmp_product.
DSP Report: Generating DSP mul_10s_10ns_18_1_1_U40/tmp_product, operation Mode is: A*(B:0x137).
DSP Report: operator mul_10s_10ns_18_1_1_U40/tmp_product is absorbed into DSP mul_10s_10ns_18_1_1_U40/tmp_product.
DSP Report: Generating DSP mul_10s_10ns_18_1_1_U60/tmp_product, operation Mode is: A*(B:0x176).
DSP Report: operator mul_10s_10ns_18_1_1_U60/tmp_product is absorbed into DSP mul_10s_10ns_18_1_1_U60/tmp_product.
DSP Report: Generating DSP mul_10s_10ns_18_1_1_U70/tmp_product, operation Mode is: A*(B:0x137).
DSP Report: operator mul_10s_10ns_18_1_1_U70/tmp_product is absorbed into DSP mul_10s_10ns_18_1_1_U70/tmp_product.
DSP Report: Generating DSP mul_10s_10ns_18_1_1_U90/tmp_product, operation Mode is: A*(B:0x176).
DSP Report: operator mul_10s_10ns_18_1_1_U90/tmp_product is absorbed into DSP mul_10s_10ns_18_1_1_U90/tmp_product.
DSP Report: Generating DSP mul_10s_10ns_18_1_1_U100/tmp_product, operation Mode is: A*(B:0x137).
DSP Report: operator mul_10s_10ns_18_1_1_U100/tmp_product is absorbed into DSP mul_10s_10ns_18_1_1_U100/tmp_product.
DSP Report: Generating DSP mul_10s_10ns_18_1_1_U120/tmp_product, operation Mode is: A*(B:0x176).
DSP Report: operator mul_10s_10ns_18_1_1_U120/tmp_product is absorbed into DSP mul_10s_10ns_18_1_1_U120/tmp_product.
DSP Report: Generating DSP mul_10s_10ns_18_1_1_U130/tmp_product, operation Mode is: A*(B:0x137).
DSP Report: operator mul_10s_10ns_18_1_1_U130/tmp_product is absorbed into DSP mul_10s_10ns_18_1_1_U130/tmp_product.
DSP Report: Generating DSP mul_10s_10ns_18_1_1_U150/tmp_product, operation Mode is: A*(B:0x176).
DSP Report: operator mul_10s_10ns_18_1_1_U150/tmp_product is absorbed into DSP mul_10s_10ns_18_1_1_U150/tmp_product.
DSP Report: Generating DSP mul_10s_10ns_18_1_1_U160/tmp_product, operation Mode is: A*(B:0x137).
DSP Report: operator mul_10s_10ns_18_1_1_U160/tmp_product is absorbed into DSP mul_10s_10ns_18_1_1_U160/tmp_product.
DSP Report: Generating DSP mul_10s_10ns_18_1_1_U180/tmp_product, operation Mode is: A*(B:0x176).
DSP Report: operator mul_10s_10ns_18_1_1_U180/tmp_product is absorbed into DSP mul_10s_10ns_18_1_1_U180/tmp_product.
DSP Report: Generating DSP mul_10s_10ns_18_1_1_U190/tmp_product, operation Mode is: A*(B:0x137).
DSP Report: operator mul_10s_10ns_18_1_1_U190/tmp_product is absorbed into DSP mul_10s_10ns_18_1_1_U190/tmp_product.
DSP Report: Generating DSP mul_10s_10ns_18_1_1_U210/tmp_product, operation Mode is: A*(B:0x176).
DSP Report: operator mul_10s_10ns_18_1_1_U210/tmp_product is absorbed into DSP mul_10s_10ns_18_1_1_U210/tmp_product.
DSP Report: Generating DSP mul_10s_10ns_18_1_1_U220/tmp_product, operation Mode is: A*(B:0x137).
DSP Report: operator mul_10s_10ns_18_1_1_U220/tmp_product is absorbed into DSP mul_10s_10ns_18_1_1_U220/tmp_product.
DSP Report: Generating DSP mul_10s_10ns_18_1_1_U240/tmp_product, operation Mode is: A*(B:0x176).
DSP Report: operator mul_10s_10ns_18_1_1_U240/tmp_product is absorbed into DSP mul_10s_10ns_18_1_1_U240/tmp_product.
DSP Report: Generating DSP mul_10s_10ns_18_1_1_U250/tmp_product, operation Mode is: A*(B:0x137).
DSP Report: operator mul_10s_10ns_18_1_1_U250/tmp_product is absorbed into DSP mul_10s_10ns_18_1_1_U250/tmp_product.
DSP Report: Generating DSP mul_10s_10ns_18_1_1_U270/tmp_product, operation Mode is: A*(B:0x176).
DSP Report: operator mul_10s_10ns_18_1_1_U270/tmp_product is absorbed into DSP mul_10s_10ns_18_1_1_U270/tmp_product.
DSP Report: Generating DSP mul_10s_10ns_18_1_1_U280/tmp_product, operation Mode is: A*(B:0x137).
DSP Report: operator mul_10s_10ns_18_1_1_U280/tmp_product is absorbed into DSP mul_10s_10ns_18_1_1_U280/tmp_product.
DSP Report: Generating DSP mul_10s_10ns_18_1_1_U300/tmp_product, operation Mode is: A*(B:0x176).
DSP Report: operator mul_10s_10ns_18_1_1_U300/tmp_product is absorbed into DSP mul_10s_10ns_18_1_1_U300/tmp_product.
WARNING: [Synth 8-6014] Unused sequential element tmp_15_reg_50155_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f1/conv-p10-c3-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s.v:14504]
WARNING: [Synth 8-6014] Unused sequential element tmp_13_reg_50086_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f1/conv-p10-c3-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s.v:14493]
WARNING: [Synth 8-6014] Unused sequential element tmp_2_reg_49677_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f1/conv-p10-c3-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s.v:14531]
WARNING: [Synth 8-6014] Unused sequential element tmp_8_reg_49881_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f1/conv-p10-c3-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s.v:14564]
WARNING: [Synth 8-6014] Unused sequential element tmp_11_reg_50018_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f1/conv-p10-c3-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s.v:14482]
WARNING: [Synth 8-6014] Unused sequential element tmp_s_reg_49950_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f1/conv-p10-c3-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s.v:14571]
WARNING: [Synth 8-6014] Unused sequential element tmp_17_reg_50223_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f1/conv-p10-c3-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s.v:14515]
WARNING: [Synth 8-6014] Unused sequential element tmp_6_reg_49813_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f1/conv-p10-c3-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s.v:14553]
WARNING: [Synth 8-6014] Unused sequential element tmp_4_reg_49744_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f1/conv-p10-c3-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s.v:14542]
WARNING: [Synth 8-6014] Unused sequential element tmp_35_reg_50774_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f1/conv-p10-c3-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s.v:14534]
WARNING: [Synth 8-6014] Unused sequential element tmp_33_reg_50705_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f1/conv-p10-c3-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s.v:14533]
WARNING: [Synth 8-6014] Unused sequential element tmp_21_reg_50297_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f1/conv-p10-c3-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s.v:14526]
WARNING: [Synth 8-6014] Unused sequential element tmp_27_reg_50502_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f1/conv-p10-c3-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s.v:14529]
WARNING: [Synth 8-6014] Unused sequential element tmp_31_reg_50637_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f1/conv-p10-c3-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s.v:14532]
WARNING: [Synth 8-6014] Unused sequential element tmp_29_reg_50569_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f1/conv-p10-c3-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s.v:14530]
WARNING: [Synth 8-6014] Unused sequential element tmp_37_reg_50843_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f1/conv-p10-c3-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s.v:14535]
WARNING: [Synth 8-6014] Unused sequential element tmp_25_reg_50435_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f1/conv-p10-c3-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s.v:14528]
WARNING: [Synth 8-6014] Unused sequential element tmp_23_reg_50366_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f1/conv-p10-c3-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s.v:14527]
WARNING: [Synth 8-6014] Unused sequential element tmp_55_reg_51395_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f1/conv-p10-c3-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s.v:14545]
WARNING: [Synth 8-6014] Unused sequential element tmp_53_reg_51326_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f1/conv-p10-c3-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s.v:14544]
WARNING: [Synth 8-6014] Unused sequential element tmp_41_reg_50915_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f1/conv-p10-c3-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s.v:14537]
WARNING: [Synth 8-6014] Unused sequential element tmp_47_reg_51121_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f1/conv-p10-c3-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s.v:14540]
WARNING: [Synth 8-6014] Unused sequential element tmp_51_reg_51258_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f1/conv-p10-c3-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s.v:14543]
WARNING: [Synth 8-6014] Unused sequential element tmp_49_reg_51190_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f1/conv-p10-c3-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s.v:14541]
WARNING: [Synth 8-6014] Unused sequential element tmp_57_reg_51464_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f1/conv-p10-c3-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s.v:14546]
WARNING: [Synth 8-6014] Unused sequential element tmp_45_reg_51052_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f1/conv-p10-c3-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s.v:14539]
WARNING: [Synth 8-6014] Unused sequential element tmp_43_reg_50984_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f1/conv-p10-c3-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s.v:14538]
WARNING: [Synth 8-6014] Unused sequential element tmp_75_reg_52013_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f1/conv-p10-c3-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s.v:14556]
WARNING: [Synth 8-6014] Unused sequential element tmp_73_reg_51946_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f1/conv-p10-c3-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s.v:14555]
WARNING: [Synth 8-6014] Unused sequential element tmp_61_reg_51537_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f1/conv-p10-c3-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s.v:14548]
WARNING: [Synth 8-6014] Unused sequential element tmp_67_reg_51742_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f1/conv-p10-c3-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s.v:14551]
WARNING: [Synth 8-6014] Unused sequential element tmp_71_reg_51878_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f1/conv-p10-c3-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s.v:14554]
WARNING: [Synth 8-6014] Unused sequential element tmp_69_reg_51810_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f1/conv-p10-c3-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s.v:14552]
WARNING: [Synth 8-6014] Unused sequential element tmp_77_reg_52081_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f1/conv-p10-c3-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s.v:14557]
WARNING: [Synth 8-6014] Unused sequential element tmp_65_reg_51674_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f1/conv-p10-c3-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s.v:14550]
WARNING: [Synth 8-6014] Unused sequential element tmp_63_reg_51606_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f1/conv-p10-c3-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s.v:14549]
WARNING: [Synth 8-6014] Unused sequential element tmp_95_reg_52632_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f1/conv-p10-c3-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s.v:14567]
WARNING: [Synth 8-6014] Unused sequential element tmp_93_reg_52563_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f1/conv-p10-c3-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s.v:14566]
WARNING: [Synth 8-6014] Unused sequential element tmp_81_reg_52154_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f1/conv-p10-c3-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s.v:14559]
WARNING: [Synth 8-6014] Unused sequential element tmp_87_reg_52357_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f1/conv-p10-c3-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s.v:14562]
WARNING: [Synth 8-6014] Unused sequential element tmp_91_reg_52494_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f1/conv-p10-c3-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s.v:14565]
WARNING: [Synth 8-6014] Unused sequential element tmp_89_reg_52425_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f1/conv-p10-c3-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s.v:14563]
WARNING: [Synth 8-6014] Unused sequential element tmp_97_reg_52699_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f1/conv-p10-c3-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s.v:14568]
WARNING: [Synth 8-6014] Unused sequential element tmp_85_reg_52290_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f1/conv-p10-c3-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s.v:14561]
WARNING: [Synth 8-6014] Unused sequential element tmp_83_reg_52222_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f1/conv-p10-c3-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s.v:14560]
WARNING: [Synth 8-6014] Unused sequential element tmp_115_reg_53251_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f1/conv-p10-c3-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s.v:14479]
WARNING: [Synth 8-6014] Unused sequential element tmp_113_reg_53184_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f1/conv-p10-c3-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s.v:14478]
WARNING: [Synth 8-6014] Unused sequential element tmp_101_reg_52773_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f1/conv-p10-c3-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s.v:14472]
WARNING: [Synth 8-6014] Unused sequential element tmp_107_reg_52978_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f1/conv-p10-c3-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s.v:14475]
WARNING: [Synth 8-6014] Unused sequential element tmp_111_reg_53116_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f1/conv-p10-c3-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s.v:14477]
WARNING: [Synth 8-6014] Unused sequential element tmp_109_reg_53047_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f1/conv-p10-c3-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s.v:14476]
WARNING: [Synth 8-6014] Unused sequential element tmp_117_reg_53320_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f1/conv-p10-c3-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s.v:14480]
WARNING: [Synth 8-6014] Unused sequential element tmp_105_reg_52910_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f1/conv-p10-c3-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s.v:14474]
WARNING: [Synth 8-6014] Unused sequential element tmp_103_reg_52841_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f1/conv-p10-c3-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s.v:14473]
WARNING: [Synth 8-6014] Unused sequential element tmp_135_reg_53867_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f1/conv-p10-c3-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s.v:14490]
WARNING: [Synth 8-6014] Unused sequential element tmp_133_reg_53798_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f1/conv-p10-c3-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s.v:14489]
WARNING: [Synth 8-6014] Unused sequential element tmp_121_reg_53392_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f1/conv-p10-c3-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s.v:14483]
WARNING: [Synth 8-6014] Unused sequential element tmp_127_reg_53595_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f1/conv-p10-c3-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s.v:14486]
WARNING: [Synth 8-6014] Unused sequential element tmp_131_reg_53731_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f1/conv-p10-c3-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s.v:14488]
WARNING: [Synth 8-6014] Unused sequential element tmp_129_reg_53663_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f1/conv-p10-c3-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s.v:14487]
WARNING: [Synth 8-6014] Unused sequential element tmp_137_reg_53936_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f1/conv-p10-c3-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s.v:14491]
WARNING: [Synth 8-6014] Unused sequential element tmp_125_reg_53528_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f1/conv-p10-c3-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s.v:14485]
WARNING: [Synth 8-6014] Unused sequential element tmp_123_reg_53461_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f1/conv-p10-c3-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s.v:14484]
WARNING: [Synth 8-6014] Unused sequential element tmp_155_reg_54489_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f1/conv-p10-c3-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s.v:14501]
WARNING: [Synth 8-6014] Unused sequential element tmp_153_reg_54421_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f1/conv-p10-c3-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s.v:14500]
WARNING: [Synth 8-6014] Unused sequential element tmp_141_reg_54009_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f1/conv-p10-c3-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s.v:14494]
WARNING: [Synth 8-6014] Unused sequential element tmp_147_reg_54216_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f1/conv-p10-c3-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s.v:14497]
WARNING: [Synth 8-6014] Unused sequential element tmp_151_reg_54352_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f1/conv-p10-c3-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s.v:14499]
WARNING: [Synth 8-6014] Unused sequential element tmp_149_reg_54284_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f1/conv-p10-c3-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s.v:14498]
WARNING: [Synth 8-6014] Unused sequential element tmp_157_reg_54558_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f1/conv-p10-c3-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s.v:14502]
WARNING: [Synth 8-6014] Unused sequential element tmp_145_reg_54147_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f1/conv-p10-c3-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s.v:14496]
WARNING: [Synth 8-6014] Unused sequential element tmp_143_reg_54078_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f1/conv-p10-c3-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s.v:14495]
WARNING: [Synth 8-6014] Unused sequential element tmp_175_reg_55111_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f1/conv-p10-c3-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s.v:14512]
WARNING: [Synth 8-6014] Unused sequential element tmp_173_reg_55042_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f1/conv-p10-c3-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s.v:14511]
WARNING: [Synth 8-6014] Unused sequential element tmp_161_reg_54631_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f1/conv-p10-c3-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s.v:14505]
WARNING: [Synth 8-6014] Unused sequential element tmp_167_reg_54837_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f1/conv-p10-c3-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s.v:14508]
WARNING: [Synth 8-6014] Unused sequential element tmp_171_reg_54975_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f1/conv-p10-c3-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s.v:14510]
WARNING: [Synth 8-6014] Unused sequential element tmp_169_reg_54906_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f1/conv-p10-c3-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s.v:14509]
WARNING: [Synth 8-6014] Unused sequential element tmp_177_reg_55179_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f1/conv-p10-c3-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s.v:14513]
WARNING: [Synth 8-6014] Unused sequential element tmp_165_reg_54768_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f1/conv-p10-c3-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s.v:14507]
WARNING: [Synth 8-6014] Unused sequential element tmp_163_reg_54700_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f1/conv-p10-c3-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s.v:14506]
WARNING: [Synth 8-6014] Unused sequential element tmp_195_reg_55732_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f1/conv-p10-c3-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s.v:14523]
WARNING: [Synth 8-6014] Unused sequential element tmp_193_reg_55663_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f1/conv-p10-c3-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s.v:14522]
WARNING: [Synth 8-6014] Unused sequential element tmp_181_reg_55252_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f1/conv-p10-c3-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s.v:14516]
WARNING: [Synth 8-6014] Unused sequential element tmp_187_reg_55458_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f1/conv-p10-c3-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s.v:14519]
WARNING: [Synth 8-6014] Unused sequential element tmp_191_reg_55594_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f1/conv-p10-c3-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s.v:14521]
WARNING: [Synth 8-6014] Unused sequential element tmp_189_reg_55527_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f1/conv-p10-c3-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s.v:14520]
WARNING: [Synth 8-6014] Unused sequential element tmp_197_reg_55799_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f1/conv-p10-c3-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s.v:14524]
WARNING: [Synth 8-6014] Unused sequential element tmp_185_reg_55389_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f1/conv-p10-c3-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s.v:14518]
WARNING: [Synth 8-6014] Unused sequential element tmp_183_reg_55321_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f1/conv-p10-c3-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s.v:14517]
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U470/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U470/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U470/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U470/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U470/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U470/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U470/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U561/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U561/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U561/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U561/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U561/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U561/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U561/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U469/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U469/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U469/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U469/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U469/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U469/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U469/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U560/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U560/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U560/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U560/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U560/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U560/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U560/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U463/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U463/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U463/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U463/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U463/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U463/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U463/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U554/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U554/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U554/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U554/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U554/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U554/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U554/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_9ns_18ns_18_1_1_U553/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*(B:0x1d1).
DSP Report: register mac_muladd_10s_9ns_18ns_18_1_1_U553/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_9ns_18ns_18_1_1_U553/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_9ns_18ns_18_1_1_U553/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_9ns_18ns_18_1_1_U553/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_9ns_18ns_18_1_1_U553/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_9ns_18ns_18_1_1_U553/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U466/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U466/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U466/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U466/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U466/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U466/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U466/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U557/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U557/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U557/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U557/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U557/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U557/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U557/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U468/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U468/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U468/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U468/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U468/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U468/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U468/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U559/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U559/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U559/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U559/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U559/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U559/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U559/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U467/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U467/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U467/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U467/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U467/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U467/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U467/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U558/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U558/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U558/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U558/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U558/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U558/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U558/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U471/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U471/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U471/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U471/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U471/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U471/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U471/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U562/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U562/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U562/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U562/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U562/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U562/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U562/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U465/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U465/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U465/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U465/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U465/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U465/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U465/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U556/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U556/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U556/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U556/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U556/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U556/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U556/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U464/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U464/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U464/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U464/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U464/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U464/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U464/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U555/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U555/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U555/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U555/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U555/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U555/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U555/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U479/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U479/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U479/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U479/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U479/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U479/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U479/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U571/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U571/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U571/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U571/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U571/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U571/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U571/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U478/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U478/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U478/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U478/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U478/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U478/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U478/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U570/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U570/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U570/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U570/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U570/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U570/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U570/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U472/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U472/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U472/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U472/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U472/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U472/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U472/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U564/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U564/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U564/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U564/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U564/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U564/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U564/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_9ns_18ns_18_1_1_U563/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*(B:0x1d1).
DSP Report: register mac_muladd_10s_9ns_18ns_18_1_1_U563/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_9ns_18ns_18_1_1_U563/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_9ns_18ns_18_1_1_U563/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_9ns_18ns_18_1_1_U563/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_9ns_18ns_18_1_1_U563/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_9ns_18ns_18_1_1_U563/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U475/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U475/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U475/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U475/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U475/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U475/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U475/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U567/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U567/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U567/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U567/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U567/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U567/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U567/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U477/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U477/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U477/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U477/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U477/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U477/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U477/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U569/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U569/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U569/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U569/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U569/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U569/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U569/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U476/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U476/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U476/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U476/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U476/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U476/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U476/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U568/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U568/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U568/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U568/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U568/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U568/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U568/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U480/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U480/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U480/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U480/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U480/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U480/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U480/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U572/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U572/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U572/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U572/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U572/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U572/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U572/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U474/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U474/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U474/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U474/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U474/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U474/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U474/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U566/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U566/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U566/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U566/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U566/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U566/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U566/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U473/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U473/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U473/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U473/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U473/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U473/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U473/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U565/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U565/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U565/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U565/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U565/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U565/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U565/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U488/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U488/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U488/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U488/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U488/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U488/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U488/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U581/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U581/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U581/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U581/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U581/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U581/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U581/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U487/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U487/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U487/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U487/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U487/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U487/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U487/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U580/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U580/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U580/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U580/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U580/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U580/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U580/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U481/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U481/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U481/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U481/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U481/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U481/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U481/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U574/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U574/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U574/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U574/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U574/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U574/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U574/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_9ns_18ns_18_1_1_U573/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*(B:0x1d1).
DSP Report: register mac_muladd_10s_9ns_18ns_18_1_1_U573/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_9ns_18ns_18_1_1_U573/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_9ns_18ns_18_1_1_U573/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_9ns_18ns_18_1_1_U573/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_9ns_18ns_18_1_1_U573/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_9ns_18ns_18_1_1_U573/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U484/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U484/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U484/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U484/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U484/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U484/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U484/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U577/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U577/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U577/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U577/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U577/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U577/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U577/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U486/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U486/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U486/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U486/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U486/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U486/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U486/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U579/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U579/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U579/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U579/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U579/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U579/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U579/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U485/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U485/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U485/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U485/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U485/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U485/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U485/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U578/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U578/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U578/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U578/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U578/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U578/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U578/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U489/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U489/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U489/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U489/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U489/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U489/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U489/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U582/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U582/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U582/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U582/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U582/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U582/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U582/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U483/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U483/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U483/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U483/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U483/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U483/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U483/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U576/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U576/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U576/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U576/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U576/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U576/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U576/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U482/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U482/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U482/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U482/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U482/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U482/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U482/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U575/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U575/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U575/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U575/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U575/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U575/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U575/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U497/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U497/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U497/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U497/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U497/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U497/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U497/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U591/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U591/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U591/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U591/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U591/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U591/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U591/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U496/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U496/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U496/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U496/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U496/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U496/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U496/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U590/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U590/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U590/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U590/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U590/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U590/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U590/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U490/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U490/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U490/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U490/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U490/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U490/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U490/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U584/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U584/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U584/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U584/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U584/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U584/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U584/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_9ns_18ns_18_1_1_U583/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*(B:0x1d1).
DSP Report: register mac_muladd_10s_9ns_18ns_18_1_1_U583/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_9ns_18ns_18_1_1_U583/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_9ns_18ns_18_1_1_U583/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_9ns_18ns_18_1_1_U583/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_9ns_18ns_18_1_1_U583/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_9ns_18ns_18_1_1_U583/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U493/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U493/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U493/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U493/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U493/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U493/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U493/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U587/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U587/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U587/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U587/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U587/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U587/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U587/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U495/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U495/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U495/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U495/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U495/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U495/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U495/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U589/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U589/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U589/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U589/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U589/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U589/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U589/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U494/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U494/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U494/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U494/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U494/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U494/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U494/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U588/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U588/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U588/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U588/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U588/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U588/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U588/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U498/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U498/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U498/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U498/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U498/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U498/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U498/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U592/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U592/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U592/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U592/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U592/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U592/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U592/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U492/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U492/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U492/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U492/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U492/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U492/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U492/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U586/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U586/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U586/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U586/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U586/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U586/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U586/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U491/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U491/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U491/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U491/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U491/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U491/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U491/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U585/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U585/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U585/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U585/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U585/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U585/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U585/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U506/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U506/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U506/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U506/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U506/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U506/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U506/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U601/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U601/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U601/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U601/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U601/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U601/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U601/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U505/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U505/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U505/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U505/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U505/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U505/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U505/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U600/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U600/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U600/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U600/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U600/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U600/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U600/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U499/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U499/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U499/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U499/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U499/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U499/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U499/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U594/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U594/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U594/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U594/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U594/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U594/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U594/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_9ns_18ns_18_1_1_U593/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*(B:0x1d1).
DSP Report: register mac_muladd_10s_9ns_18ns_18_1_1_U593/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_9ns_18ns_18_1_1_U593/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_9ns_18ns_18_1_1_U593/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_9ns_18ns_18_1_1_U593/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_9ns_18ns_18_1_1_U593/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_9ns_18ns_18_1_1_U593/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U502/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U502/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U502/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U502/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U502/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U502/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U502/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U597/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U597/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U597/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U597/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U597/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U597/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U597/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U504/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U504/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U504/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U504/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U504/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U504/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U504/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U599/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U599/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U599/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U599/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U599/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U599/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U599/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U503/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U503/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U503/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U503/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U503/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U503/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U503/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U598/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U598/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U598/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U598/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U598/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U598/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U598/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U507/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U507/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U507/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U507/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U507/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U507/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U507/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U602/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U602/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U602/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U602/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U602/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U602/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U602/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U501/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U501/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U501/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U501/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U501/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U501/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U501/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U596/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U596/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U596/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U596/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U596/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U596/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U596/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U500/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U500/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U500/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U500/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U500/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U500/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U500/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U595/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U595/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U595/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U595/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U595/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U595/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U595/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U515/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U515/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U515/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U515/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U515/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U515/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U515/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U611/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U611/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U611/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U611/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U611/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U611/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U611/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U514/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U514/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U514/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U514/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U514/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U514/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U514/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U610/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U610/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U610/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U610/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U610/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U610/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U610/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U508/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U508/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U508/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U508/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U508/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U508/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U508/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U604/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U604/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U604/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U604/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U604/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U604/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U604/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_9ns_18ns_18_1_1_U603/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*(B:0x1d1).
DSP Report: register mac_muladd_10s_9ns_18ns_18_1_1_U603/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_9ns_18ns_18_1_1_U603/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_9ns_18ns_18_1_1_U603/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_9ns_18ns_18_1_1_U603/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_9ns_18ns_18_1_1_U603/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_9ns_18ns_18_1_1_U603/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U511/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U511/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U511/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U511/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U511/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U511/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U511/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U607/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U607/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U607/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U607/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U607/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U607/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U607/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U513/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U513/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U513/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U513/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U513/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U513/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U513/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U609/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U609/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U609/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U609/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U609/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U609/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U609/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U512/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U512/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U512/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U512/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U512/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U512/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U512/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U608/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U608/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U608/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U608/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U608/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U608/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U608/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U516/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U516/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U516/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U516/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U516/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U516/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U516/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U612/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U612/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U612/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U612/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U612/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U612/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U612/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U510/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U510/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U510/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U510/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U510/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U510/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U510/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U606/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U606/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U606/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U606/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U606/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U606/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U606/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U509/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U509/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U509/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U509/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U509/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U509/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U509/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U605/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U605/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U605/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U605/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U605/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U605/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U605/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U524/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U524/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U524/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U524/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U524/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U524/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U524/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U621/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U621/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U621/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U621/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U621/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U621/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U621/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U523/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U523/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U523/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U523/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U523/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U523/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U523/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U620/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U620/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U620/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U620/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U620/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U620/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U620/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U517/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U517/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U517/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U517/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U517/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U517/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U517/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U614/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U614/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U614/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U614/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U614/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U614/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U614/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_9ns_18ns_18_1_1_U613/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*(B:0x1d1).
DSP Report: register mac_muladd_10s_9ns_18ns_18_1_1_U613/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_9ns_18ns_18_1_1_U613/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_9ns_18ns_18_1_1_U613/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_9ns_18ns_18_1_1_U613/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_9ns_18ns_18_1_1_U613/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_9ns_18ns_18_1_1_U613/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U520/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U520/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U520/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U520/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U520/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U520/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U520/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U617/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U617/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U617/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U617/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U617/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U617/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U617/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U522/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U522/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U522/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U522/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U522/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U522/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U522/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U619/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U619/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U619/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U619/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U619/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U619/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U619/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U521/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U521/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U521/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U521/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U521/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U521/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U521/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U618/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U618/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U618/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U618/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U618/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U618/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U618/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U525/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U525/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U525/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U525/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U525/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U525/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U525/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U622/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U622/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U622/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U622/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U622/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U622/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U622/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U519/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U519/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U519/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U519/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U519/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U519/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U519/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U616/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U616/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U616/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U616/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U616/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U616/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U616/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U518/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U518/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U518/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U518/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U518/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U518/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U518/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U615/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U615/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U615/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U615/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U615/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U615/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U615/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U533/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U533/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U533/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U533/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U533/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U533/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U533/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U631/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U631/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U631/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U631/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U631/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U631/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U631/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U532/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U532/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U532/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U532/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U532/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U532/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U532/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U630/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U630/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U630/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U630/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U630/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U630/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U630/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U526/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U526/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U526/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U526/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U526/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U526/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U526/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U624/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U624/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U624/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U624/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U624/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U624/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U624/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_9ns_18ns_18_1_1_U623/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*(B:0x1d1).
DSP Report: register mac_muladd_10s_9ns_18ns_18_1_1_U623/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_9ns_18ns_18_1_1_U623/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_9ns_18ns_18_1_1_U623/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_9ns_18ns_18_1_1_U623/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_9ns_18ns_18_1_1_U623/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_9ns_18ns_18_1_1_U623/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U529/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U529/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U529/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U529/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U529/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U529/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U529/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U627/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U627/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U627/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U627/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U627/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U627/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U627/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U531/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U531/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U531/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U531/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U531/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U531/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U531/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U629/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U629/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U629/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U629/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U629/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U629/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U629/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U530/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U530/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U530/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U530/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U530/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U530/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U530/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U628/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U628/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U628/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U628/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U628/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U628/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U628/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U534/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U534/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U534/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U534/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U534/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U534/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U534/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U632/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U632/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U632/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U632/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U632/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U632/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U632/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U528/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U528/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U528/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U528/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U528/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U528/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U528/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U626/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U626/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U626/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U626/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U626/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U626/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U626/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U527/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U527/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U527/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U527/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U527/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U527/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U527/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U625/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U625/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U625/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U625/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U625/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U625/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U625/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U542/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U542/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U542/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U542/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U542/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U542/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U542/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U641/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U641/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U641/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U641/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U641/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U641/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U641/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U541/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U541/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U541/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U541/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U541/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U541/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U541/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U640/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U640/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U640/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U640/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U640/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U640/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U640/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U535/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U535/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U535/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U535/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U535/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U535/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U535/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U634/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U634/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U634/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U634/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U634/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U634/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U634/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_9ns_18ns_18_1_1_U633/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*(B:0x1d1).
DSP Report: register mac_muladd_10s_9ns_18ns_18_1_1_U633/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_9ns_18ns_18_1_1_U633/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_9ns_18ns_18_1_1_U633/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_9ns_18ns_18_1_1_U633/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_9ns_18ns_18_1_1_U633/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_9ns_18ns_18_1_1_U633/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U538/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U538/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U538/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U538/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U538/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U538/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U538/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U637/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U637/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U637/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U637/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U637/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U637/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U637/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U540/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U540/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U540/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U540/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U540/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U540/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U540/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U639/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U639/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U639/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U639/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U639/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U639/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U639/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U539/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U539/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U539/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U539/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U539/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U539/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U539/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U638/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U638/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U638/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U638/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U638/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U638/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U638/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U543/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U543/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U543/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U543/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U543/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U543/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U543/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U642/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U642/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U642/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U642/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U642/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U642/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U642/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U537/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U537/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U537/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U537/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U537/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U537/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U537/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U636/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U636/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U636/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U636/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U636/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U636/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U636/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U536/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U536/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U536/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U536/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U536/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U536/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U536/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U635/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U635/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U635/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U635/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U635/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U635/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U635/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U551/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U551/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U551/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U551/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U551/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U551/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U551/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U651/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U651/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U651/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U651/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U651/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U651/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U651/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U550/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U550/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U550/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U550/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U550/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U550/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U550/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U650/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U650/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U650/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U650/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U650/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U650/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U650/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U544/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U544/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U544/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U544/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U544/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U544/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U544/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U644/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U644/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U644/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U644/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U644/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U644/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U644/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_9ns_18ns_18_1_1_U643/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*(B:0x1d1).
DSP Report: register mac_muladd_10s_9ns_18ns_18_1_1_U643/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_9ns_18ns_18_1_1_U643/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_9ns_18ns_18_1_1_U643/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_9ns_18ns_18_1_1_U643/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_9ns_18ns_18_1_1_U643/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_9ns_18ns_18_1_1_U643/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U547/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U547/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U547/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U547/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U547/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U547/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U547/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U647/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U647/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U647/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U647/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U647/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U647/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U647/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U549/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U549/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U549/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U549/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U549/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U549/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U549/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U649/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U649/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U649/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U649/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U649/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U649/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U649/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U548/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U548/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U548/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U548/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U548/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U548/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U548/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U648/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U648/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U648/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U648/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U648/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U648/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U648/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U552/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U552/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U552/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U552/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U552/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U552/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U552/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U652/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U652/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U652/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U652/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U652/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U652/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U652/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U546/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U546/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U546/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U546/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U546/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U546/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U546/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U646/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U646/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U646/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U646/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U646/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U646/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U646/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U545/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U545/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U545/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U545/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U545/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U545/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U545/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U645/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U645/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U645/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U645/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U645/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U645/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U645/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
WARNING: [Synth 8-3332] Sequential element (tmp_reg_49608_reg__9) is unused and will be removed from module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s.
WARNING: [Synth 8-3332] Sequential element (tmp_reg_49608_reg__10) is unused and will be removed from module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s.
WARNING: [Synth 8-3332] Sequential element (tmp_reg_49608_reg__11) is unused and will be removed from module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s.
WARNING: [Synth 8-3332] Sequential element (tmp_reg_49608_reg__12) is unused and will be removed from module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s.
WARNING: [Synth 8-3332] Sequential element (tmp_reg_49608_reg__13) is unused and will be removed from module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s.
WARNING: [Synth 8-3332] Sequential element (tmp_reg_49608_reg__14) is unused and will be removed from module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s.
WARNING: [Synth 8-3332] Sequential element (tmp_reg_49608_reg__15) is unused and will be removed from module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s.
WARNING: [Synth 8-3332] Sequential element (tmp_reg_49608_reg__16) is unused and will be removed from module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s.
WARNING: [Synth 8-3332] Sequential element (tmp_19_reg_50228_reg__9) is unused and will be removed from module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s.
WARNING: [Synth 8-3332] Sequential element (tmp_19_reg_50228_reg__10) is unused and will be removed from module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s.
WARNING: [Synth 8-3332] Sequential element (tmp_19_reg_50228_reg__11) is unused and will be removed from module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s.
WARNING: [Synth 8-3332] Sequential element (tmp_19_reg_50228_reg__12) is unused and will be removed from module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s.
WARNING: [Synth 8-3332] Sequential element (tmp_19_reg_50228_reg__13) is unused and will be removed from module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s.
WARNING: [Synth 8-3332] Sequential element (tmp_19_reg_50228_reg__14) is unused and will be removed from module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s.
WARNING: [Synth 8-3332] Sequential element (tmp_19_reg_50228_reg__15) is unused and will be removed from module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s.
WARNING: [Synth 8-3332] Sequential element (tmp_19_reg_50228_reg__16) is unused and will be removed from module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s.
WARNING: [Synth 8-3332] Sequential element (tmp_39_reg_50848_reg__9) is unused and will be removed from module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s.
WARNING: [Synth 8-3332] Sequential element (tmp_39_reg_50848_reg__10) is unused and will be removed from module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s.
WARNING: [Synth 8-3332] Sequential element (tmp_39_reg_50848_reg__11) is unused and will be removed from module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s.
WARNING: [Synth 8-3332] Sequential element (tmp_39_reg_50848_reg__12) is unused and will be removed from module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s.
WARNING: [Synth 8-3332] Sequential element (tmp_39_reg_50848_reg__13) is unused and will be removed from module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s.
WARNING: [Synth 8-3332] Sequential element (tmp_39_reg_50848_reg__14) is unused and will be removed from module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s.
WARNING: [Synth 8-3332] Sequential element (tmp_39_reg_50848_reg__15) is unused and will be removed from module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s.
WARNING: [Synth 8-3332] Sequential element (tmp_39_reg_50848_reg__16) is unused and will be removed from module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s.
WARNING: [Synth 8-3332] Sequential element (tmp_59_reg_51469_reg__9) is unused and will be removed from module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s.
WARNING: [Synth 8-3332] Sequential element (tmp_59_reg_51469_reg__10) is unused and will be removed from module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s.
WARNING: [Synth 8-3332] Sequential element (tmp_59_reg_51469_reg__11) is unused and will be removed from module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s.
WARNING: [Synth 8-3332] Sequential element (tmp_59_reg_51469_reg__12) is unused and will be removed from module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s.
WARNING: [Synth 8-3332] Sequential element (tmp_59_reg_51469_reg__13) is unused and will be removed from module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s.
WARNING: [Synth 8-3332] Sequential element (tmp_59_reg_51469_reg__14) is unused and will be removed from module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s.
WARNING: [Synth 8-3332] Sequential element (tmp_59_reg_51469_reg__15) is unused and will be removed from module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s.
WARNING: [Synth 8-3332] Sequential element (tmp_59_reg_51469_reg__16) is unused and will be removed from module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s.
WARNING: [Synth 8-3332] Sequential element (tmp_79_reg_52086_reg__9) is unused and will be removed from module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s.
WARNING: [Synth 8-3332] Sequential element (tmp_79_reg_52086_reg__10) is unused and will be removed from module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s.
WARNING: [Synth 8-3332] Sequential element (tmp_79_reg_52086_reg__11) is unused and will be removed from module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s.
WARNING: [Synth 8-3332] Sequential element (tmp_79_reg_52086_reg__12) is unused and will be removed from module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s.
WARNING: [Synth 8-3332] Sequential element (tmp_79_reg_52086_reg__13) is unused and will be removed from module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s.
WARNING: [Synth 8-3332] Sequential element (tmp_79_reg_52086_reg__14) is unused and will be removed from module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s.
WARNING: [Synth 8-3332] Sequential element (tmp_79_reg_52086_reg__15) is unused and will be removed from module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s.
WARNING: [Synth 8-3332] Sequential element (tmp_79_reg_52086_reg__16) is unused and will be removed from module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s.
WARNING: [Synth 8-3332] Sequential element (tmp_99_reg_52704_reg__9) is unused and will be removed from module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s.
WARNING: [Synth 8-3332] Sequential element (tmp_99_reg_52704_reg__10) is unused and will be removed from module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s.
WARNING: [Synth 8-3332] Sequential element (tmp_99_reg_52704_reg__11) is unused and will be removed from module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s.
WARNING: [Synth 8-3332] Sequential element (tmp_99_reg_52704_reg__12) is unused and will be removed from module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s.
WARNING: [Synth 8-3332] Sequential element (tmp_99_reg_52704_reg__13) is unused and will be removed from module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s.
WARNING: [Synth 8-3332] Sequential element (tmp_99_reg_52704_reg__14) is unused and will be removed from module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s.
WARNING: [Synth 8-3332] Sequential element (tmp_99_reg_52704_reg__15) is unused and will be removed from module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s.
WARNING: [Synth 8-3332] Sequential element (tmp_99_reg_52704_reg__16) is unused and will be removed from module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s.
WARNING: [Synth 8-3332] Sequential element (tmp_119_reg_53325_reg__9) is unused and will be removed from module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s.
WARNING: [Synth 8-3332] Sequential element (tmp_119_reg_53325_reg__10) is unused and will be removed from module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s.
WARNING: [Synth 8-3332] Sequential element (tmp_119_reg_53325_reg__11) is unused and will be removed from module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s.
WARNING: [Synth 8-3332] Sequential element (tmp_119_reg_53325_reg__12) is unused and will be removed from module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s.
WARNING: [Synth 8-3332] Sequential element (tmp_119_reg_53325_reg__13) is unused and will be removed from module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s.
WARNING: [Synth 8-3332] Sequential element (tmp_119_reg_53325_reg__14) is unused and will be removed from module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s.
WARNING: [Synth 8-3332] Sequential element (tmp_119_reg_53325_reg__15) is unused and will be removed from module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s.
WARNING: [Synth 8-3332] Sequential element (tmp_119_reg_53325_reg__16) is unused and will be removed from module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s.
WARNING: [Synth 8-3332] Sequential element (tmp_139_reg_53941_reg__9) is unused and will be removed from module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s.
WARNING: [Synth 8-3332] Sequential element (tmp_139_reg_53941_reg__10) is unused and will be removed from module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s.
WARNING: [Synth 8-3332] Sequential element (tmp_139_reg_53941_reg__11) is unused and will be removed from module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s.
WARNING: [Synth 8-3332] Sequential element (tmp_139_reg_53941_reg__12) is unused and will be removed from module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s.
WARNING: [Synth 8-3332] Sequential element (tmp_139_reg_53941_reg__13) is unused and will be removed from module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s.
WARNING: [Synth 8-3332] Sequential element (tmp_139_reg_53941_reg__14) is unused and will be removed from module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s.
WARNING: [Synth 8-3332] Sequential element (tmp_139_reg_53941_reg__15) is unused and will be removed from module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s.
WARNING: [Synth 8-3332] Sequential element (tmp_139_reg_53941_reg__16) is unused and will be removed from module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s.
WARNING: [Synth 8-3332] Sequential element (tmp_159_reg_54563_reg__9) is unused and will be removed from module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s.
WARNING: [Synth 8-3332] Sequential element (tmp_159_reg_54563_reg__10) is unused and will be removed from module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s.
WARNING: [Synth 8-3332] Sequential element (tmp_159_reg_54563_reg__11) is unused and will be removed from module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s.
WARNING: [Synth 8-3332] Sequential element (tmp_159_reg_54563_reg__12) is unused and will be removed from module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s.
WARNING: [Synth 8-3332] Sequential element (tmp_159_reg_54563_reg__13) is unused and will be removed from module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s.
WARNING: [Synth 8-3332] Sequential element (tmp_159_reg_54563_reg__14) is unused and will be removed from module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s.
WARNING: [Synth 8-3332] Sequential element (tmp_159_reg_54563_reg__15) is unused and will be removed from module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s.
WARNING: [Synth 8-3332] Sequential element (tmp_159_reg_54563_reg__16) is unused and will be removed from module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s.
WARNING: [Synth 8-3332] Sequential element (tmp_179_reg_55184_reg__9) is unused and will be removed from module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s.
WARNING: [Synth 8-3332] Sequential element (tmp_179_reg_55184_reg__10) is unused and will be removed from module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s.
WARNING: [Synth 8-3332] Sequential element (tmp_179_reg_55184_reg__11) is unused and will be removed from module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s.
WARNING: [Synth 8-3332] Sequential element (tmp_179_reg_55184_reg__12) is unused and will be removed from module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s.
WARNING: [Synth 8-3332] Sequential element (tmp_179_reg_55184_reg__13) is unused and will be removed from module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s.
WARNING: [Synth 8-3332] Sequential element (tmp_179_reg_55184_reg__14) is unused and will be removed from module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s.
WARNING: [Synth 8-3332] Sequential element (tmp_179_reg_55184_reg__15) is unused and will be removed from module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s.
WARNING: [Synth 8-3332] Sequential element (tmp_179_reg_55184_reg__16) is unused and will be removed from module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:03:18 ; elapsed = 00:03:35 . Memory (MB): peak = 4833.254 ; gain = 2400.383 ; free physical = 205722 ; free virtual = 402852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+---------------------------------------------------------------------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                                                                | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+---------------------------------------------------------------------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|hls_dummy_mul_10s_10ns_18_1_1                                              | A*(B:0x137)    | 10     | 10     | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_10s_10ns_18_1_1                                              | A*(B:0x176)    | 10     | 10     | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_10s_10ns_18_1_1                                              | A*(B:0x137)    | 10     | 10     | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_10s_10ns_18_1_1                                              | A*(B:0x176)    | 10     | 10     | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_10s_10ns_18_1_1                                              | A*(B:0x137)    | 10     | 10     | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_10s_10ns_18_1_1                                              | A*(B:0x176)    | 10     | 10     | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_10s_10ns_18_1_1                                              | A*(B:0x137)    | 10     | 10     | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_10s_10ns_18_1_1                                              | A*(B:0x176)    | 10     | 10     | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_10s_10ns_18_1_1                                              | A*(B:0x137)    | 10     | 10     | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_10s_10ns_18_1_1                                              | A*(B:0x176)    | 10     | 10     | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_10s_10ns_18_1_1                                              | A*(B:0x137)    | 10     | 10     | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_10s_10ns_18_1_1                                              | A*(B:0x176)    | 10     | 10     | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_10s_10ns_18_1_1                                              | A*(B:0x137)    | 10     | 10     | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_10s_10ns_18_1_1                                              | A*(B:0x176)    | 10     | 10     | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_10s_10ns_18_1_1                                              | A*(B:0x137)    | 10     | 10     | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_10s_10ns_18_1_1                                              | A*(B:0x176)    | 10     | 10     | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_10s_10ns_18_1_1                                              | A*(B:0x137)    | 10     | 10     | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_10s_10ns_18_1_1                                              | A*(B:0x176)    | 10     | 10     | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_10s_10ns_18_1_1                                              | A*(B:0x137)    | 10     | 10     | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_10s_10ns_18_1_1                                              | A*(B:0x176)    | 10     | 10     | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s | C'+A*(B:0x1d1) | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s | C'+A*(B:0x1d1) | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s | C'+A*(B:0x1d1) | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s | C'+A*(B:0x1d1) | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s | C'+A*(B:0x1d1) | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s | C'+A*(B:0x1d1) | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s | C'+A*(B:0x1d1) | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s | C'+A*(B:0x1d1) | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s | C'+A*(B:0x1d1) | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s | C'+A*(B:0x1d1) | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
+---------------------------------------------------------------------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:04:44 ; elapsed = 00:05:01 . Memory (MB): peak = 4833.254 ; gain = 2400.383 ; free physical = 204679 ; free virtual = 402863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:05:10 ; elapsed = 00:05:28 . Memory (MB): peak = 5506.254 ; gain = 3073.383 ; free physical = 203596 ; free virtual = 402118
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:05:19 ; elapsed = 00:05:36 . Memory (MB): peak = 5506.254 ; gain = 3073.383 ; free physical = 203480 ; free virtual = 402106
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:05:19 ; elapsed = 00:05:37 . Memory (MB): peak = 5506.254 ; gain = 3073.383 ; free physical = 203472 ; free virtual = 402106
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:05:25 ; elapsed = 00:05:43 . Memory (MB): peak = 5506.254 ; gain = 3073.383 ; free physical = 203358 ; free virtual = 402057
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:05:28 ; elapsed = 00:05:45 . Memory (MB): peak = 5506.254 ; gain = 3073.383 ; free physical = 203328 ; free virtual = 402055
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:05:30 ; elapsed = 00:05:48 . Memory (MB): peak = 5506.254 ; gain = 3073.383 ; free physical = 203285 ; free virtual = 402048
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:05:31 ; elapsed = 00:05:49 . Memory (MB): peak = 5506.254 ; gain = 3073.383 ; free physical = 203268 ; free virtual = 402039
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+---------------------------------------------------------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                                                                | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+---------------------------------------------------------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|hls_dummy_mul_10s_10ns_18_1_1                                              | (A*B)'      | 9      | 9      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_10s_10ns_18_1_1                                              | (A*B)'      | 9      | 9      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_10s_10ns_18_1_1                                              | (A*B)'      | 9      | 9      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_10s_10ns_18_1_1                                              | (A*B)'      | 9      | 9      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_10s_10ns_18_1_1                                              | (A*B)'      | 9      | 9      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_10s_10ns_18_1_1                                              | (A*B)'      | 9      | 9      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_10s_10ns_18_1_1                                              | (A*B)'      | 9      | 9      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_10s_10ns_18_1_1                                              | (A*B)'      | 9      | 9      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_10s_10ns_18_1_1                                              | (A*B)'      | 9      | 9      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_10s_10ns_18_1_1                                              | (A*B)'      | 9      | 9      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_10s_10ns_18_1_1                                              | (A*B)'      | 9      | 9      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_10s_10ns_18_1_1                                              | (A*B)'      | 9      | 9      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_10s_10ns_18_1_1                                              | (A*B)'      | 9      | 9      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_10s_10ns_18_1_1                                              | (A*B)'      | 9      | 9      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_10s_10ns_18_1_1                                              | (A*B)'      | 9      | 9      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_10s_10ns_18_1_1                                              | (A*B)'      | 9      | 9      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_10s_10ns_18_1_1                                              | (A*B)'      | 9      | 9      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_10s_10ns_18_1_1                                              | (A*B)'      | 9      | 9      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_10s_10ns_18_1_1                                              | (A*B)'      | 9      | 9      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_10s_10ns_18_1_1                                              | (A*B)'      | 9      | 9      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s | C'+A*B'     | 30     | 18     | 48     | -      | 18     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s | C'+A*B'     | 30     | 18     | 48     | -      | 18     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s | C'+A*B'     | 30     | 18     | 48     | -      | 18     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s | C'+A*B'     | 30     | 18     | 48     | -      | 18     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s | C'+A*B'     | 30     | 18     | 48     | -      | 18     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s | C'+A*B'     | 30     | 18     | 48     | -      | 18     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s | C'+A*B'     | 30     | 18     | 48     | -      | 18     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s | C'+A*B'     | 30     | 18     | 48     | -      | 18     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s | (C'+A*B)'   | 30     | 9      | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s | (C'+A*B)'   | 30     | 9      | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s | (C'+A*B)'   | 30     | 9      | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s | (C'+A*B)'   | 30     | 9      | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s | (C'+A*B)'   | 30     | 9      | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s | (C'+A*B)'   | 30     | 9      | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s | (C'+A*B)'   | 30     | 9      | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s | (C'+A*B)'   | 30     | 9      | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s | (C'+A*B)'   | 30     | 9      | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s | (C'+A*B)'   | 30     | 9      | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
+---------------------------------------------------------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |BUFG    |     1|
|2     |CARRY8  |  3949|
|3     |DSP48E2 |   210|
|4     |LUT1    |   892|
|5     |LUT2    | 13149|
|6     |LUT3    |  8095|
|7     |LUT4    | 14651|
|8     |LUT5    |  3336|
|9     |LUT6    | 26008|
|10    |MUXF7   |    15|
|11    |FDRE    |  6929|
|12    |FDSE    |   273|
|13    |IBUF    |  1004|
|14    |OBUF    |   113|
+------+--------+------+

Report Instance Areas: 
+------+---------------------------------------------------------------------+---------------------------------------------------------------------------+------+
|      |Instance                                                             |Module                                                                     |Cells |
+------+---------------------------------------------------------------------+---------------------------------------------------------------------------+------+
|1     |top                                                                  |                                                                           | 78625|
|2     |  Block_entry28_proc_U0                                              |hls_dummy_Block_entry28_proc                                               |   100|
|3     |  sparse_arr_feat_conv1_out_10_U                                     |hls_dummy_fifo_w10_d2_S                                                    |    60|
|4     |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_948                                       |    50|
|5     |  sparse_arr_feat_conv1_out_11_U                                     |hls_dummy_fifo_w10_d2_S_0                                                  |    50|
|6     |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_947                                       |    41|
|7     |  sparse_arr_feat_conv1_out_12_U                                     |hls_dummy_fifo_w10_d2_S_1                                                  |   692|
|8     |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_946                                       |   681|
|9     |  sparse_arr_feat_conv1_out_13_U                                     |hls_dummy_fifo_w10_d2_S_2                                                  |    59|
|10    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_945                                       |    50|
|11    |  sparse_arr_feat_conv1_out_14_U                                     |hls_dummy_fifo_w10_d2_S_3                                                  |    50|
|12    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_944                                       |    41|
|13    |  sparse_arr_feat_conv1_out_15_U                                     |hls_dummy_fifo_w10_d2_S_4                                                  |   690|
|14    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_943                                       |   681|
|15    |  sparse_arr_feat_conv1_out_16_U                                     |hls_dummy_fifo_w10_d2_S_5                                                  |    62|
|16    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_942                                       |    50|
|17    |  sparse_arr_feat_conv1_out_17_U                                     |hls_dummy_fifo_w10_d2_S_6                                                  |    52|
|18    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_941                                       |    41|
|19    |  sparse_arr_feat_conv1_out_18_U                                     |hls_dummy_fifo_w10_d2_S_7                                                  |   690|
|20    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_940                                       |   681|
|21    |  sparse_arr_feat_conv1_out_19_U                                     |hls_dummy_fifo_w10_d2_S_8                                                  |    60|
|22    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_939                                       |    50|
|23    |  sparse_arr_feat_conv1_out_1_U                                      |hls_dummy_fifo_w10_d2_S_9                                                  |    59|
|24    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_938                                       |    50|
|25    |  sparse_arr_feat_conv1_out_20_U                                     |hls_dummy_fifo_w10_d2_S_10                                                 |    52|
|26    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_937                                       |    41|
|27    |  sparse_arr_feat_conv1_out_21_U                                     |hls_dummy_fifo_w10_d2_S_11                                                 |   691|
|28    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_936                                       |   681|
|29    |  sparse_arr_feat_conv1_out_22_U                                     |hls_dummy_fifo_w10_d2_S_12                                                 |    60|
|30    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_935                                       |    50|
|31    |  sparse_arr_feat_conv1_out_23_U                                     |hls_dummy_fifo_w10_d2_S_13                                                 |    51|
|32    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_934                                       |    41|
|33    |  sparse_arr_feat_conv1_out_24_U                                     |hls_dummy_fifo_w10_d2_S_14                                                 |   691|
|34    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_933                                       |   681|
|35    |  sparse_arr_feat_conv1_out_25_U                                     |hls_dummy_fifo_w10_d2_S_15                                                 |    60|
|36    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_932                                       |    50|
|37    |  sparse_arr_feat_conv1_out_26_U                                     |hls_dummy_fifo_w10_d2_S_16                                                 |    50|
|38    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_931                                       |    41|
|39    |  sparse_arr_feat_conv1_out_27_U                                     |hls_dummy_fifo_w10_d2_S_17                                                 |   692|
|40    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_930                                       |   681|
|41    |  sparse_arr_feat_conv1_out_28_U                                     |hls_dummy_fifo_w10_d2_S_18                                                 |    60|
|42    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_929                                       |    50|
|43    |  sparse_arr_feat_conv1_out_29_U                                     |hls_dummy_fifo_w10_d2_S_19                                                 |    51|
|44    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_928                                       |    41|
|45    |  sparse_arr_feat_conv1_out_2_U                                      |hls_dummy_fifo_w10_d2_S_20                                                 |    52|
|46    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_927                                       |    40|
|47    |  sparse_arr_feat_conv1_out_3_U                                      |hls_dummy_fifo_w10_d2_S_21                                                 |   690|
|48    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_926                                       |   681|
|49    |  sparse_arr_feat_conv1_out_4_U                                      |hls_dummy_fifo_w10_d2_S_22                                                 |    59|
|50    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_925                                       |    50|
|51    |  sparse_arr_feat_conv1_out_5_U                                      |hls_dummy_fifo_w10_d2_S_23                                                 |    54|
|52    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_924                                       |    41|
|53    |  sparse_arr_feat_conv1_out_6_U                                      |hls_dummy_fifo_w10_d2_S_24                                                 |   691|
|54    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_923                                       |   681|
|55    |  sparse_arr_feat_conv1_out_7_U                                      |hls_dummy_fifo_w10_d2_S_25                                                 |    60|
|56    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_922                                       |    50|
|57    |  sparse_arr_feat_conv1_out_8_U                                      |hls_dummy_fifo_w10_d2_S_26                                                 |    51|
|58    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_921                                       |    41|
|59    |  sparse_arr_feat_conv1_out_9_U                                      |hls_dummy_fifo_w10_d2_S_27                                                 |   690|
|60    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_920                                       |   681|
|61    |  sparse_arr_feat_conv1_out_U                                        |hls_dummy_fifo_w10_d2_S_28                                                 |   692|
|62    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_919                                       |   681|
|63    |  sparse_arr_feat_conv2_out_1_U                                      |hls_dummy_fifo_w10_d2_S_29                                                 |    49|
|64    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_918                                       |    40|
|65    |  sparse_arr_feat_conv2_out_2_U                                      |hls_dummy_fifo_w10_d2_S_30                                                 |    50|
|66    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_917                                       |    40|
|67    |  sparse_arr_feat_conv2_out_3_U                                      |hls_dummy_fifo_w10_d2_S_31                                                 |    50|
|68    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_916                                       |    40|
|69    |  sparse_arr_feat_conv2_out_4_U                                      |hls_dummy_fifo_w10_d2_S_32                                                 |    50|
|70    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_915                                       |    40|
|71    |  sparse_arr_feat_conv2_out_5_U                                      |hls_dummy_fifo_w10_d2_S_33                                                 |    54|
|72    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_914                                       |    40|
|73    |  sparse_arr_feat_conv2_out_6_U                                      |hls_dummy_fifo_w10_d2_S_34                                                 |    50|
|74    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_913                                       |    40|
|75    |  sparse_arr_feat_conv2_out_7_U                                      |hls_dummy_fifo_w10_d2_S_35                                                 |    52|
|76    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_912                                       |    40|
|77    |  sparse_arr_feat_conv2_out_8_U                                      |hls_dummy_fifo_w10_d2_S_36                                                 |    49|
|78    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_911                                       |    40|
|79    |  sparse_arr_feat_conv2_out_9_U                                      |hls_dummy_fifo_w10_d2_S_37                                                 |    49|
|80    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_910                                       |    40|
|81    |  sparse_arr_feat_conv2_out_U                                        |hls_dummy_fifo_w10_d2_S_38                                                 |    52|
|82    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_909                                       |    40|
|83    |  sparse_arr_feat_reduce_out_1_U                                     |hls_dummy_fifo_w10_d2_S_39                                                 |  1532|
|84    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_908                                       |  1523|
|85    |  sparse_arr_feat_reduce_out_2_U                                     |hls_dummy_fifo_w10_d2_S_40                                                 |  1509|
|86    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_907                                       |  1499|
|87    |  sparse_arr_feat_reduce_out_3_U                                     |hls_dummy_fifo_w10_d2_S_41                                                 |  1625|
|88    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_906                                       |  1616|
|89    |  sparse_arr_feat_reduce_out_4_U                                     |hls_dummy_fifo_w10_d2_S_42                                                 |  1586|
|90    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_905                                       |  1576|
|91    |  sparse_arr_feat_reduce_out_5_U                                     |hls_dummy_fifo_w10_d2_S_43                                                 |  1514|
|92    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_904                                       |  1505|
|93    |  sparse_arr_feat_reduce_out_6_U                                     |hls_dummy_fifo_w10_d2_S_44                                                 |  1500|
|94    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_903                                       |  1491|
|95    |  sparse_arr_feat_reduce_out_7_U                                     |hls_dummy_fifo_w10_d2_S_45                                                 |  1472|
|96    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_902                                       |  1461|
|97    |  sparse_arr_feat_reduce_out_8_U                                     |hls_dummy_fifo_w10_d2_S_46                                                 |  1404|
|98    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_901                                       |  1395|
|99    |  sparse_arr_feat_reduce_out_9_U                                     |hls_dummy_fifo_w10_d2_S_47                                                 |  1677|
|100   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_900                                       |  1666|
|101   |  sparse_arr_feat_reduce_out_U                                       |hls_dummy_fifo_w10_d2_S_48                                                 |  1600|
|102   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg                                           |  1590|
|103   |  sparse_arr_hash_reduce_out_10_c22_channel_U                        |hls_dummy_fifo_w4_d2_S                                                     |    56|
|104   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_899                                        |    47|
|105   |  sparse_arr_hash_reduce_out_10_c_U                                  |hls_dummy_fifo_w4_d2_S_49                                                  |    67|
|106   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_898                                        |    57|
|107   |  sparse_arr_hash_reduce_out_11_c23_channel_U                        |hls_dummy_fifo_w4_d2_S_50                                                  |    68|
|108   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_897                                        |    58|
|109   |  sparse_arr_hash_reduce_out_11_c_U                                  |hls_dummy_fifo_w4_d2_S_51                                                  |    66|
|110   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_896                                        |    57|
|111   |  sparse_arr_hash_reduce_out_12_c24_channel_U                        |hls_dummy_fifo_w4_d2_S_52                                                  |    60|
|112   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_895                                        |    49|
|113   |  sparse_arr_hash_reduce_out_12_c_U                                  |hls_dummy_fifo_w4_d2_S_53                                                  |    67|
|114   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_894                                        |    57|
|115   |  sparse_arr_hash_reduce_out_13_c25_channel_U                        |hls_dummy_fifo_w4_d2_S_54                                                  |    81|
|116   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_893                                        |    70|
|117   |  sparse_arr_hash_reduce_out_13_c_U                                  |hls_dummy_fifo_w4_d2_S_55                                                  |    67|
|118   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_892                                        |    57|
|119   |  sparse_arr_hash_reduce_out_14_c26_channel_U                        |hls_dummy_fifo_w4_d2_S_56                                                  |    98|
|120   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_891                                        |    87|
|121   |  sparse_arr_hash_reduce_out_14_c_U                                  |hls_dummy_fifo_w4_d2_S_57                                                  |    66|
|122   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_890                                        |    57|
|123   |  sparse_arr_hash_reduce_out_15_c27_channel_U                        |hls_dummy_fifo_w4_d2_S_58                                                  |   112|
|124   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_889                                        |   102|
|125   |  sparse_arr_hash_reduce_out_15_c_U                                  |hls_dummy_fifo_w4_d2_S_59                                                  |    66|
|126   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_888                                        |    57|
|127   |  sparse_arr_hash_reduce_out_16_c28_channel_U                        |hls_dummy_fifo_w4_d2_S_60                                                  |    88|
|128   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_887                                        |    78|
|129   |  sparse_arr_hash_reduce_out_16_c_U                                  |hls_dummy_fifo_w4_d2_S_61                                                  |    66|
|130   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_886                                        |    57|
|131   |  sparse_arr_hash_reduce_out_17_c29_channel_U                        |hls_dummy_fifo_w4_d2_S_62                                                  |   130|
|132   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_885                                        |   119|
|133   |  sparse_arr_hash_reduce_out_17_c_U                                  |hls_dummy_fifo_w4_d2_S_63                                                  |    67|
|134   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_884                                        |    57|
|135   |  sparse_arr_hash_reduce_out_18_c30_channel_U                        |hls_dummy_fifo_w4_d2_S_64                                                  |    49|
|136   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_883                                        |    38|
|137   |  sparse_arr_hash_reduce_out_18_c_U                                  |hls_dummy_fifo_w4_d2_S_65                                                  |    67|
|138   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_882                                        |    57|
|139   |  sparse_arr_hash_reduce_out_19_c31_channel_U                        |hls_dummy_fifo_w4_d2_S_66                                                  |    54|
|140   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_881                                        |    45|
|141   |  sparse_arr_hash_reduce_out_19_c_U                                  |hls_dummy_fifo_w4_d2_S_67                                                  |    89|
|142   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_880                                        |    77|
|143   |  sparse_arr_hash_reduce_out_1_c13_channel_U                         |hls_dummy_fifo_w4_d2_S_68                                                  |   110|
|144   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_879                                        |   100|
|145   |  sparse_arr_hash_reduce_out_1_c_U                                   |hls_dummy_fifo_w4_d2_S_69                                                  |    67|
|146   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_878                                        |    57|
|147   |  sparse_arr_hash_reduce_out_2_c14_channel_U                         |hls_dummy_fifo_w4_d2_S_70                                                  |    84|
|148   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_877                                        |    74|
|149   |  sparse_arr_hash_reduce_out_2_c_U                                   |hls_dummy_fifo_w4_d2_S_71                                                  |    67|
|150   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_876                                        |    57|
|151   |  sparse_arr_hash_reduce_out_3_c15_channel_U                         |hls_dummy_fifo_w4_d2_S_72                                                  |   110|
|152   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_875                                        |   100|
|153   |  sparse_arr_hash_reduce_out_3_c_U                                   |hls_dummy_fifo_w4_d2_S_73                                                  |    66|
|154   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_874                                        |    57|
|155   |  sparse_arr_hash_reduce_out_4_c16_channel_U                         |hls_dummy_fifo_w4_d2_S_74                                                  |    52|
|156   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_873                                        |    42|
|157   |  sparse_arr_hash_reduce_out_4_c_U                                   |hls_dummy_fifo_w4_d2_S_75                                                  |    66|
|158   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_872                                        |    57|
|159   |  sparse_arr_hash_reduce_out_5_c17_channel_U                         |hls_dummy_fifo_w4_d2_S_76                                                  |    32|
|160   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_871                                        |    23|
|161   |  sparse_arr_hash_reduce_out_5_c_U                                   |hls_dummy_fifo_w4_d2_S_77                                                  |    67|
|162   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_870                                        |    57|
|163   |  sparse_arr_hash_reduce_out_6_c18_channel_U                         |hls_dummy_fifo_w4_d2_S_78                                                  |    41|
|164   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_869                                        |    30|
|165   |  sparse_arr_hash_reduce_out_6_c_U                                   |hls_dummy_fifo_w4_d2_S_79                                                  |    66|
|166   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_868                                        |    57|
|167   |  sparse_arr_hash_reduce_out_7_c19_channel_U                         |hls_dummy_fifo_w4_d2_S_80                                                  |    43|
|168   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_867                                        |    34|
|169   |  sparse_arr_hash_reduce_out_7_c_U                                   |hls_dummy_fifo_w4_d2_S_81                                                  |    67|
|170   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_866                                        |    57|
|171   |  sparse_arr_hash_reduce_out_8_c20_channel_U                         |hls_dummy_fifo_w4_d2_S_82                                                  |    73|
|172   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_865                                        |    62|
|173   |  sparse_arr_hash_reduce_out_8_c_U                                   |hls_dummy_fifo_w4_d2_S_83                                                  |    66|
|174   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_864                                        |    57|
|175   |  sparse_arr_hash_reduce_out_9_c21_channel_U                         |hls_dummy_fifo_w4_d2_S_84                                                  |    92|
|176   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_863                                        |    82|
|177   |  sparse_arr_hash_reduce_out_9_c_U                                   |hls_dummy_fifo_w4_d2_S_85                                                  |    68|
|178   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_862                                        |    57|
|179   |  sparse_arr_hash_reduce_out_c12_channel_U                           |hls_dummy_fifo_w4_d2_S_86                                                  |   119|
|180   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_861                                        |   108|
|181   |  sparse_arr_hash_reduce_out_c_U                                     |hls_dummy_fifo_w4_d2_S_87                                                  |    67|
|182   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg                                            |    57|
|183   |  sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_U0  |hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_s | 31836|
|184   |    mul_10s_10ns_18_1_1_U10                                          |hls_dummy_mul_10s_10ns_18_1_1                                              |    46|
|185   |    mul_10s_10ns_18_1_1_U100                                         |hls_dummy_mul_10s_10ns_18_1_1_563                                          |    46|
|186   |    mul_10s_10ns_18_1_1_U120                                         |hls_dummy_mul_10s_10ns_18_1_1_564                                          |    52|
|187   |    mul_10s_10ns_18_1_1_U130                                         |hls_dummy_mul_10s_10ns_18_1_1_565                                          |    46|
|188   |    mul_10s_10ns_18_1_1_U150                                         |hls_dummy_mul_10s_10ns_18_1_1_566                                          |    52|
|189   |    mul_10s_10ns_18_1_1_U160                                         |hls_dummy_mul_10s_10ns_18_1_1_567                                          |    46|
|190   |    mul_10s_10ns_18_1_1_U180                                         |hls_dummy_mul_10s_10ns_18_1_1_568                                          |    52|
|191   |    mul_10s_10ns_18_1_1_U190                                         |hls_dummy_mul_10s_10ns_18_1_1_569                                          |    46|
|192   |    mul_10s_10ns_18_1_1_U210                                         |hls_dummy_mul_10s_10ns_18_1_1_570                                          |    52|
|193   |    mul_10s_10ns_18_1_1_U220                                         |hls_dummy_mul_10s_10ns_18_1_1_571                                          |    46|
|194   |    mul_10s_10ns_18_1_1_U240                                         |hls_dummy_mul_10s_10ns_18_1_1_572                                          |    52|
|195   |    mul_10s_10ns_18_1_1_U250                                         |hls_dummy_mul_10s_10ns_18_1_1_573                                          |    46|
|196   |    mul_10s_10ns_18_1_1_U270                                         |hls_dummy_mul_10s_10ns_18_1_1_574                                          |    52|
|197   |    mul_10s_10ns_18_1_1_U280                                         |hls_dummy_mul_10s_10ns_18_1_1_575                                          |    46|
|198   |    mul_10s_10ns_18_1_1_U30                                          |hls_dummy_mul_10s_10ns_18_1_1_576                                          |    52|
|199   |    mul_10s_10ns_18_1_1_U300                                         |hls_dummy_mul_10s_10ns_18_1_1_577                                          |    54|
|200   |    mul_10s_10ns_18_1_1_U40                                          |hls_dummy_mul_10s_10ns_18_1_1_578                                          |    46|
|201   |    mul_10s_10ns_18_1_1_U60                                          |hls_dummy_mul_10s_10ns_18_1_1_579                                          |    52|
|202   |    mul_10s_10ns_18_1_1_U70                                          |hls_dummy_mul_10s_10ns_18_1_1_580                                          |    46|
|203   |    mul_10s_10ns_18_1_1_U90                                          |hls_dummy_mul_10s_10ns_18_1_1_581                                          |    52|
|204   |    mul_10s_10s_18_1_1_U101                                          |hls_dummy_mul_10s_10s_18_1_1_582                                           |    72|
|205   |    mul_10s_10s_18_1_1_U102                                          |hls_dummy_mul_10s_10s_18_1_1_583                                           |    71|
|206   |    mul_10s_10s_18_1_1_U103                                          |hls_dummy_mul_10s_10s_18_1_1_584                                           |    71|
|207   |    mul_10s_10s_18_1_1_U104                                          |hls_dummy_mul_10s_10s_18_1_1_585                                           |    80|
|208   |    mul_10s_10s_18_1_1_U105                                          |hls_dummy_mul_10s_10s_18_1_1_586                                           |    71|
|209   |    mul_10s_10s_18_1_1_U106                                          |hls_dummy_mul_10s_10s_18_1_1_587                                           |    71|
|210   |    mul_10s_10s_18_1_1_U107                                          |hls_dummy_mul_10s_10s_18_1_1_588                                           |   109|
|211   |    mul_10s_10s_18_1_1_U108                                          |hls_dummy_mul_10s_10s_18_1_1_589                                           |   105|
|212   |    mul_10s_10s_18_1_1_U109                                          |hls_dummy_mul_10s_10s_18_1_1_590                                           |    80|
|213   |    mul_10s_10s_18_1_1_U11                                           |hls_dummy_mul_10s_10s_18_1_1_591                                           |   104|
|214   |    mul_10s_10s_18_1_1_U111                                          |hls_dummy_mul_10s_10s_18_1_1_592                                           |   100|
|215   |    mul_10s_10s_18_1_1_U112                                          |hls_dummy_mul_10s_10s_18_1_1_593                                           |   122|
|216   |    mul_10s_10s_18_1_1_U113                                          |hls_dummy_mul_10s_10s_18_1_1_594                                           |   121|
|217   |    mul_10s_10s_18_1_1_U114                                          |hls_dummy_mul_10s_10s_18_1_1_595                                           |   140|
|218   |    mul_10s_10s_18_1_1_U115                                          |hls_dummy_mul_10s_10s_18_1_1_596                                           |   122|
|219   |    mul_10s_10s_18_1_1_U116                                          |hls_dummy_mul_10s_10s_18_1_1_597                                           |   121|
|220   |    mul_10s_10s_18_1_1_U117                                          |hls_dummy_mul_10s_10s_18_1_1_598                                           |   132|
|221   |    mul_10s_10s_18_1_1_U118                                          |hls_dummy_mul_10s_10s_18_1_1_599                                           |   120|
|222   |    mul_10s_10s_18_1_1_U119                                          |hls_dummy_mul_10s_10s_18_1_1_600                                           |   140|
|223   |    mul_10s_10s_18_1_1_U12                                           |hls_dummy_mul_10s_10s_18_1_1_601                                           |   132|
|224   |    mul_10s_10s_18_1_1_U121                                          |hls_dummy_mul_10s_10s_18_1_1_602                                           |    76|
|225   |    mul_10s_10s_18_1_1_U122                                          |hls_dummy_mul_10s_10s_18_1_1_603                                           |    73|
|226   |    mul_10s_10s_18_1_1_U123                                          |hls_dummy_mul_10s_10s_18_1_1_604                                           |    73|
|227   |    mul_10s_10s_18_1_1_U124                                          |hls_dummy_mul_10s_10s_18_1_1_605                                           |    82|
|228   |    mul_10s_10s_18_1_1_U125                                          |hls_dummy_mul_10s_10s_18_1_1_606                                           |    73|
|229   |    mul_10s_10s_18_1_1_U126                                          |hls_dummy_mul_10s_10s_18_1_1_607                                           |    73|
|230   |    mul_10s_10s_18_1_1_U127                                          |hls_dummy_mul_10s_10s_18_1_1_608                                           |   127|
|231   |    mul_10s_10s_18_1_1_U128                                          |hls_dummy_mul_10s_10s_18_1_1_609                                           |   123|
|232   |    mul_10s_10s_18_1_1_U129                                          |hls_dummy_mul_10s_10s_18_1_1_610                                           |    82|
|233   |    mul_10s_10s_18_1_1_U13                                           |hls_dummy_mul_10s_10s_18_1_1_611                                           |   131|
|234   |    mul_10s_10s_18_1_1_U131                                          |hls_dummy_mul_10s_10s_18_1_1_612                                           |    72|
|235   |    mul_10s_10s_18_1_1_U132                                          |hls_dummy_mul_10s_10s_18_1_1_613                                           |    71|
|236   |    mul_10s_10s_18_1_1_U133                                          |hls_dummy_mul_10s_10s_18_1_1_614                                           |    71|
|237   |    mul_10s_10s_18_1_1_U134                                          |hls_dummy_mul_10s_10s_18_1_1_615                                           |    80|
|238   |    mul_10s_10s_18_1_1_U135                                          |hls_dummy_mul_10s_10s_18_1_1_616                                           |    71|
|239   |    mul_10s_10s_18_1_1_U136                                          |hls_dummy_mul_10s_10s_18_1_1_617                                           |    71|
|240   |    mul_10s_10s_18_1_1_U137                                          |hls_dummy_mul_10s_10s_18_1_1_618                                           |   109|
|241   |    mul_10s_10s_18_1_1_U138                                          |hls_dummy_mul_10s_10s_18_1_1_619                                           |   105|
|242   |    mul_10s_10s_18_1_1_U139                                          |hls_dummy_mul_10s_10s_18_1_1_620                                           |    80|
|243   |    mul_10s_10s_18_1_1_U14                                           |hls_dummy_mul_10s_10s_18_1_1_621                                           |   150|
|244   |    mul_10s_10s_18_1_1_U141                                          |hls_dummy_mul_10s_10s_18_1_1_622                                           |   100|
|245   |    mul_10s_10s_18_1_1_U142                                          |hls_dummy_mul_10s_10s_18_1_1_623                                           |   122|
|246   |    mul_10s_10s_18_1_1_U143                                          |hls_dummy_mul_10s_10s_18_1_1_624                                           |   121|
|247   |    mul_10s_10s_18_1_1_U144                                          |hls_dummy_mul_10s_10s_18_1_1_625                                           |   140|
|248   |    mul_10s_10s_18_1_1_U145                                          |hls_dummy_mul_10s_10s_18_1_1_626                                           |   122|
|249   |    mul_10s_10s_18_1_1_U146                                          |hls_dummy_mul_10s_10s_18_1_1_627                                           |   121|
|250   |    mul_10s_10s_18_1_1_U147                                          |hls_dummy_mul_10s_10s_18_1_1_628                                           |   132|
|251   |    mul_10s_10s_18_1_1_U148                                          |hls_dummy_mul_10s_10s_18_1_1_629                                           |   120|
|252   |    mul_10s_10s_18_1_1_U149                                          |hls_dummy_mul_10s_10s_18_1_1_630                                           |   140|
|253   |    mul_10s_10s_18_1_1_U15                                           |hls_dummy_mul_10s_10s_18_1_1_631                                           |   132|
|254   |    mul_10s_10s_18_1_1_U151                                          |hls_dummy_mul_10s_10s_18_1_1_632                                           |    76|
|255   |    mul_10s_10s_18_1_1_U152                                          |hls_dummy_mul_10s_10s_18_1_1_633                                           |    73|
|256   |    mul_10s_10s_18_1_1_U153                                          |hls_dummy_mul_10s_10s_18_1_1_634                                           |    73|
|257   |    mul_10s_10s_18_1_1_U154                                          |hls_dummy_mul_10s_10s_18_1_1_635                                           |    82|
|258   |    mul_10s_10s_18_1_1_U155                                          |hls_dummy_mul_10s_10s_18_1_1_636                                           |    73|
|259   |    mul_10s_10s_18_1_1_U156                                          |hls_dummy_mul_10s_10s_18_1_1_637                                           |    73|
|260   |    mul_10s_10s_18_1_1_U157                                          |hls_dummy_mul_10s_10s_18_1_1_638                                           |   127|
|261   |    mul_10s_10s_18_1_1_U158                                          |hls_dummy_mul_10s_10s_18_1_1_639                                           |   123|
|262   |    mul_10s_10s_18_1_1_U159                                          |hls_dummy_mul_10s_10s_18_1_1_640                                           |    82|
|263   |    mul_10s_10s_18_1_1_U16                                           |hls_dummy_mul_10s_10s_18_1_1_641                                           |   131|
|264   |    mul_10s_10s_18_1_1_U161                                          |hls_dummy_mul_10s_10s_18_1_1_642                                           |    72|
|265   |    mul_10s_10s_18_1_1_U162                                          |hls_dummy_mul_10s_10s_18_1_1_643                                           |    71|
|266   |    mul_10s_10s_18_1_1_U163                                          |hls_dummy_mul_10s_10s_18_1_1_644                                           |    71|
|267   |    mul_10s_10s_18_1_1_U164                                          |hls_dummy_mul_10s_10s_18_1_1_645                                           |    80|
|268   |    mul_10s_10s_18_1_1_U165                                          |hls_dummy_mul_10s_10s_18_1_1_646                                           |    71|
|269   |    mul_10s_10s_18_1_1_U166                                          |hls_dummy_mul_10s_10s_18_1_1_647                                           |    71|
|270   |    mul_10s_10s_18_1_1_U167                                          |hls_dummy_mul_10s_10s_18_1_1_648                                           |   109|
|271   |    mul_10s_10s_18_1_1_U168                                          |hls_dummy_mul_10s_10s_18_1_1_649                                           |   105|
|272   |    mul_10s_10s_18_1_1_U169                                          |hls_dummy_mul_10s_10s_18_1_1_650                                           |    80|
|273   |    mul_10s_10s_18_1_1_U17                                           |hls_dummy_mul_10s_10s_18_1_1_651                                           |   154|
|274   |    mul_10s_10s_18_1_1_U171                                          |hls_dummy_mul_10s_10s_18_1_1_652                                           |   100|
|275   |    mul_10s_10s_18_1_1_U172                                          |hls_dummy_mul_10s_10s_18_1_1_653                                           |   122|
|276   |    mul_10s_10s_18_1_1_U173                                          |hls_dummy_mul_10s_10s_18_1_1_654                                           |   121|
|277   |    mul_10s_10s_18_1_1_U174                                          |hls_dummy_mul_10s_10s_18_1_1_655                                           |   140|
|278   |    mul_10s_10s_18_1_1_U175                                          |hls_dummy_mul_10s_10s_18_1_1_656                                           |   122|
|279   |    mul_10s_10s_18_1_1_U176                                          |hls_dummy_mul_10s_10s_18_1_1_657                                           |   121|
|280   |    mul_10s_10s_18_1_1_U177                                          |hls_dummy_mul_10s_10s_18_1_1_658                                           |   132|
|281   |    mul_10s_10s_18_1_1_U178                                          |hls_dummy_mul_10s_10s_18_1_1_659                                           |   120|
|282   |    mul_10s_10s_18_1_1_U179                                          |hls_dummy_mul_10s_10s_18_1_1_660                                           |   140|
|283   |    mul_10s_10s_18_1_1_U18                                           |hls_dummy_mul_10s_10s_18_1_1_661                                           |   142|
|284   |    mul_10s_10s_18_1_1_U181                                          |hls_dummy_mul_10s_10s_18_1_1_662                                           |    76|
|285   |    mul_10s_10s_18_1_1_U182                                          |hls_dummy_mul_10s_10s_18_1_1_663                                           |    73|
|286   |    mul_10s_10s_18_1_1_U183                                          |hls_dummy_mul_10s_10s_18_1_1_664                                           |    73|
|287   |    mul_10s_10s_18_1_1_U184                                          |hls_dummy_mul_10s_10s_18_1_1_665                                           |    82|
|288   |    mul_10s_10s_18_1_1_U185                                          |hls_dummy_mul_10s_10s_18_1_1_666                                           |    73|
|289   |    mul_10s_10s_18_1_1_U186                                          |hls_dummy_mul_10s_10s_18_1_1_667                                           |    73|
|290   |    mul_10s_10s_18_1_1_U187                                          |hls_dummy_mul_10s_10s_18_1_1_668                                           |   127|
|291   |    mul_10s_10s_18_1_1_U188                                          |hls_dummy_mul_10s_10s_18_1_1_669                                           |   123|
|292   |    mul_10s_10s_18_1_1_U189                                          |hls_dummy_mul_10s_10s_18_1_1_670                                           |    82|
|293   |    mul_10s_10s_18_1_1_U19                                           |hls_dummy_mul_10s_10s_18_1_1_671                                           |   150|
|294   |    mul_10s_10s_18_1_1_U191                                          |hls_dummy_mul_10s_10s_18_1_1_672                                           |    72|
|295   |    mul_10s_10s_18_1_1_U192                                          |hls_dummy_mul_10s_10s_18_1_1_673                                           |    71|
|296   |    mul_10s_10s_18_1_1_U193                                          |hls_dummy_mul_10s_10s_18_1_1_674                                           |    71|
|297   |    mul_10s_10s_18_1_1_U194                                          |hls_dummy_mul_10s_10s_18_1_1_675                                           |    80|
|298   |    mul_10s_10s_18_1_1_U195                                          |hls_dummy_mul_10s_10s_18_1_1_676                                           |    71|
|299   |    mul_10s_10s_18_1_1_U196                                          |hls_dummy_mul_10s_10s_18_1_1_677                                           |    71|
|300   |    mul_10s_10s_18_1_1_U197                                          |hls_dummy_mul_10s_10s_18_1_1_678                                           |   109|
|301   |    mul_10s_10s_18_1_1_U198                                          |hls_dummy_mul_10s_10s_18_1_1_679                                           |   105|
|302   |    mul_10s_10s_18_1_1_U199                                          |hls_dummy_mul_10s_10s_18_1_1_680                                           |    80|
|303   |    mul_10s_10s_18_1_1_U201                                          |hls_dummy_mul_10s_10s_18_1_1_681                                           |   100|
|304   |    mul_10s_10s_18_1_1_U202                                          |hls_dummy_mul_10s_10s_18_1_1_682                                           |   122|
|305   |    mul_10s_10s_18_1_1_U203                                          |hls_dummy_mul_10s_10s_18_1_1_683                                           |   121|
|306   |    mul_10s_10s_18_1_1_U204                                          |hls_dummy_mul_10s_10s_18_1_1_684                                           |   140|
|307   |    mul_10s_10s_18_1_1_U205                                          |hls_dummy_mul_10s_10s_18_1_1_685                                           |   122|
|308   |    mul_10s_10s_18_1_1_U206                                          |hls_dummy_mul_10s_10s_18_1_1_686                                           |   121|
|309   |    mul_10s_10s_18_1_1_U207                                          |hls_dummy_mul_10s_10s_18_1_1_687                                           |   132|
|310   |    mul_10s_10s_18_1_1_U208                                          |hls_dummy_mul_10s_10s_18_1_1_688                                           |   120|
|311   |    mul_10s_10s_18_1_1_U209                                          |hls_dummy_mul_10s_10s_18_1_1_689                                           |   140|
|312   |    mul_10s_10s_18_1_1_U21                                           |hls_dummy_mul_10s_10s_18_1_1_690                                           |    98|
|313   |    mul_10s_10s_18_1_1_U211                                          |hls_dummy_mul_10s_10s_18_1_1_691                                           |    76|
|314   |    mul_10s_10s_18_1_1_U212                                          |hls_dummy_mul_10s_10s_18_1_1_692                                           |    73|
|315   |    mul_10s_10s_18_1_1_U213                                          |hls_dummy_mul_10s_10s_18_1_1_693                                           |    73|
|316   |    mul_10s_10s_18_1_1_U214                                          |hls_dummy_mul_10s_10s_18_1_1_694                                           |    82|
|317   |    mul_10s_10s_18_1_1_U215                                          |hls_dummy_mul_10s_10s_18_1_1_695                                           |    73|
|318   |    mul_10s_10s_18_1_1_U216                                          |hls_dummy_mul_10s_10s_18_1_1_696                                           |    73|
|319   |    mul_10s_10s_18_1_1_U217                                          |hls_dummy_mul_10s_10s_18_1_1_697                                           |   127|
|320   |    mul_10s_10s_18_1_1_U218                                          |hls_dummy_mul_10s_10s_18_1_1_698                                           |   123|
|321   |    mul_10s_10s_18_1_1_U219                                          |hls_dummy_mul_10s_10s_18_1_1_699                                           |    82|
|322   |    mul_10s_10s_18_1_1_U22                                           |hls_dummy_mul_10s_10s_18_1_1_700                                           |   120|
|323   |    mul_10s_10s_18_1_1_U221                                          |hls_dummy_mul_10s_10s_18_1_1_701                                           |    72|
|324   |    mul_10s_10s_18_1_1_U222                                          |hls_dummy_mul_10s_10s_18_1_1_702                                           |    71|
|325   |    mul_10s_10s_18_1_1_U223                                          |hls_dummy_mul_10s_10s_18_1_1_703                                           |    71|
|326   |    mul_10s_10s_18_1_1_U224                                          |hls_dummy_mul_10s_10s_18_1_1_704                                           |    80|
|327   |    mul_10s_10s_18_1_1_U225                                          |hls_dummy_mul_10s_10s_18_1_1_705                                           |    71|
|328   |    mul_10s_10s_18_1_1_U226                                          |hls_dummy_mul_10s_10s_18_1_1_706                                           |    71|
|329   |    mul_10s_10s_18_1_1_U227                                          |hls_dummy_mul_10s_10s_18_1_1_707                                           |   109|
|330   |    mul_10s_10s_18_1_1_U228                                          |hls_dummy_mul_10s_10s_18_1_1_708                                           |   105|
|331   |    mul_10s_10s_18_1_1_U229                                          |hls_dummy_mul_10s_10s_18_1_1_709                                           |    80|
|332   |    mul_10s_10s_18_1_1_U23                                           |hls_dummy_mul_10s_10s_18_1_1_710                                           |   119|
|333   |    mul_10s_10s_18_1_1_U231                                          |hls_dummy_mul_10s_10s_18_1_1_711                                           |   100|
|334   |    mul_10s_10s_18_1_1_U232                                          |hls_dummy_mul_10s_10s_18_1_1_712                                           |   122|
|335   |    mul_10s_10s_18_1_1_U233                                          |hls_dummy_mul_10s_10s_18_1_1_713                                           |   121|
|336   |    mul_10s_10s_18_1_1_U234                                          |hls_dummy_mul_10s_10s_18_1_1_714                                           |   140|
|337   |    mul_10s_10s_18_1_1_U235                                          |hls_dummy_mul_10s_10s_18_1_1_715                                           |   122|
|338   |    mul_10s_10s_18_1_1_U236                                          |hls_dummy_mul_10s_10s_18_1_1_716                                           |   121|
|339   |    mul_10s_10s_18_1_1_U237                                          |hls_dummy_mul_10s_10s_18_1_1_717                                           |   132|
|340   |    mul_10s_10s_18_1_1_U238                                          |hls_dummy_mul_10s_10s_18_1_1_718                                           |   120|
|341   |    mul_10s_10s_18_1_1_U239                                          |hls_dummy_mul_10s_10s_18_1_1_719                                           |   140|
|342   |    mul_10s_10s_18_1_1_U24                                           |hls_dummy_mul_10s_10s_18_1_1_720                                           |   138|
|343   |    mul_10s_10s_18_1_1_U241                                          |hls_dummy_mul_10s_10s_18_1_1_721                                           |    76|
|344   |    mul_10s_10s_18_1_1_U242                                          |hls_dummy_mul_10s_10s_18_1_1_722                                           |    73|
|345   |    mul_10s_10s_18_1_1_U243                                          |hls_dummy_mul_10s_10s_18_1_1_723                                           |    73|
|346   |    mul_10s_10s_18_1_1_U244                                          |hls_dummy_mul_10s_10s_18_1_1_724                                           |    82|
|347   |    mul_10s_10s_18_1_1_U245                                          |hls_dummy_mul_10s_10s_18_1_1_725                                           |    73|
|348   |    mul_10s_10s_18_1_1_U246                                          |hls_dummy_mul_10s_10s_18_1_1_726                                           |    73|
|349   |    mul_10s_10s_18_1_1_U247                                          |hls_dummy_mul_10s_10s_18_1_1_727                                           |   127|
|350   |    mul_10s_10s_18_1_1_U248                                          |hls_dummy_mul_10s_10s_18_1_1_728                                           |   123|
|351   |    mul_10s_10s_18_1_1_U249                                          |hls_dummy_mul_10s_10s_18_1_1_729                                           |    82|
|352   |    mul_10s_10s_18_1_1_U25                                           |hls_dummy_mul_10s_10s_18_1_1_730                                           |   120|
|353   |    mul_10s_10s_18_1_1_U251                                          |hls_dummy_mul_10s_10s_18_1_1_731                                           |    72|
|354   |    mul_10s_10s_18_1_1_U252                                          |hls_dummy_mul_10s_10s_18_1_1_732                                           |    71|
|355   |    mul_10s_10s_18_1_1_U253                                          |hls_dummy_mul_10s_10s_18_1_1_733                                           |    71|
|356   |    mul_10s_10s_18_1_1_U254                                          |hls_dummy_mul_10s_10s_18_1_1_734                                           |    80|
|357   |    mul_10s_10s_18_1_1_U255                                          |hls_dummy_mul_10s_10s_18_1_1_735                                           |    71|
|358   |    mul_10s_10s_18_1_1_U256                                          |hls_dummy_mul_10s_10s_18_1_1_736                                           |    71|
|359   |    mul_10s_10s_18_1_1_U257                                          |hls_dummy_mul_10s_10s_18_1_1_737                                           |   109|
|360   |    mul_10s_10s_18_1_1_U258                                          |hls_dummy_mul_10s_10s_18_1_1_738                                           |   105|
|361   |    mul_10s_10s_18_1_1_U259                                          |hls_dummy_mul_10s_10s_18_1_1_739                                           |    80|
|362   |    mul_10s_10s_18_1_1_U26                                           |hls_dummy_mul_10s_10s_18_1_1_740                                           |   119|
|363   |    mul_10s_10s_18_1_1_U261                                          |hls_dummy_mul_10s_10s_18_1_1_741                                           |   100|
|364   |    mul_10s_10s_18_1_1_U262                                          |hls_dummy_mul_10s_10s_18_1_1_742                                           |   122|
|365   |    mul_10s_10s_18_1_1_U263                                          |hls_dummy_mul_10s_10s_18_1_1_743                                           |   121|
|366   |    mul_10s_10s_18_1_1_U264                                          |hls_dummy_mul_10s_10s_18_1_1_744                                           |   140|
|367   |    mul_10s_10s_18_1_1_U265                                          |hls_dummy_mul_10s_10s_18_1_1_745                                           |   122|
|368   |    mul_10s_10s_18_1_1_U266                                          |hls_dummy_mul_10s_10s_18_1_1_746                                           |   121|
|369   |    mul_10s_10s_18_1_1_U267                                          |hls_dummy_mul_10s_10s_18_1_1_747                                           |   132|
|370   |    mul_10s_10s_18_1_1_U268                                          |hls_dummy_mul_10s_10s_18_1_1_748                                           |   120|
|371   |    mul_10s_10s_18_1_1_U269                                          |hls_dummy_mul_10s_10s_18_1_1_749                                           |   140|
|372   |    mul_10s_10s_18_1_1_U27                                           |hls_dummy_mul_10s_10s_18_1_1_750                                           |   131|
|373   |    mul_10s_10s_18_1_1_U271                                          |hls_dummy_mul_10s_10s_18_1_1_751                                           |    76|
|374   |    mul_10s_10s_18_1_1_U272                                          |hls_dummy_mul_10s_10s_18_1_1_752                                           |    73|
|375   |    mul_10s_10s_18_1_1_U273                                          |hls_dummy_mul_10s_10s_18_1_1_753                                           |    73|
|376   |    mul_10s_10s_18_1_1_U274                                          |hls_dummy_mul_10s_10s_18_1_1_754                                           |    82|
|377   |    mul_10s_10s_18_1_1_U275                                          |hls_dummy_mul_10s_10s_18_1_1_755                                           |    73|
|378   |    mul_10s_10s_18_1_1_U276                                          |hls_dummy_mul_10s_10s_18_1_1_756                                           |    73|
|379   |    mul_10s_10s_18_1_1_U277                                          |hls_dummy_mul_10s_10s_18_1_1_757                                           |   127|
|380   |    mul_10s_10s_18_1_1_U278                                          |hls_dummy_mul_10s_10s_18_1_1_758                                           |   123|
|381   |    mul_10s_10s_18_1_1_U279                                          |hls_dummy_mul_10s_10s_18_1_1_759                                           |    82|
|382   |    mul_10s_10s_18_1_1_U28                                           |hls_dummy_mul_10s_10s_18_1_1_760                                           |   119|
|383   |    mul_10s_10s_18_1_1_U281                                          |hls_dummy_mul_10s_10s_18_1_1_761                                           |    72|
|384   |    mul_10s_10s_18_1_1_U282                                          |hls_dummy_mul_10s_10s_18_1_1_762                                           |    71|
|385   |    mul_10s_10s_18_1_1_U283                                          |hls_dummy_mul_10s_10s_18_1_1_763                                           |    71|
|386   |    mul_10s_10s_18_1_1_U284                                          |hls_dummy_mul_10s_10s_18_1_1_764                                           |    80|
|387   |    mul_10s_10s_18_1_1_U285                                          |hls_dummy_mul_10s_10s_18_1_1_765                                           |    71|
|388   |    mul_10s_10s_18_1_1_U286                                          |hls_dummy_mul_10s_10s_18_1_1_766                                           |    71|
|389   |    mul_10s_10s_18_1_1_U287                                          |hls_dummy_mul_10s_10s_18_1_1_767                                           |   109|
|390   |    mul_10s_10s_18_1_1_U288                                          |hls_dummy_mul_10s_10s_18_1_1_768                                           |   105|
|391   |    mul_10s_10s_18_1_1_U289                                          |hls_dummy_mul_10s_10s_18_1_1_769                                           |    80|
|392   |    mul_10s_10s_18_1_1_U29                                           |hls_dummy_mul_10s_10s_18_1_1_770                                           |   138|
|393   |    mul_10s_10s_18_1_1_U291                                          |hls_dummy_mul_10s_10s_18_1_1_771                                           |   100|
|394   |    mul_10s_10s_18_1_1_U292                                          |hls_dummy_mul_10s_10s_18_1_1_772                                           |   122|
|395   |    mul_10s_10s_18_1_1_U293                                          |hls_dummy_mul_10s_10s_18_1_1_773                                           |   121|
|396   |    mul_10s_10s_18_1_1_U294                                          |hls_dummy_mul_10s_10s_18_1_1_774                                           |   140|
|397   |    mul_10s_10s_18_1_1_U295                                          |hls_dummy_mul_10s_10s_18_1_1_775                                           |   122|
|398   |    mul_10s_10s_18_1_1_U296                                          |hls_dummy_mul_10s_10s_18_1_1_776                                           |   121|
|399   |    mul_10s_10s_18_1_1_U297                                          |hls_dummy_mul_10s_10s_18_1_1_777                                           |   132|
|400   |    mul_10s_10s_18_1_1_U298                                          |hls_dummy_mul_10s_10s_18_1_1_778                                           |   120|
|401   |    mul_10s_10s_18_1_1_U299                                          |hls_dummy_mul_10s_10s_18_1_1_779                                           |   140|
|402   |    mul_10s_10s_18_1_1_U301                                          |hls_dummy_mul_10s_10s_18_1_1_780                                           |    77|
|403   |    mul_10s_10s_18_1_1_U302                                          |hls_dummy_mul_10s_10s_18_1_1_781                                           |    73|
|404   |    mul_10s_10s_18_1_1_U303                                          |hls_dummy_mul_10s_10s_18_1_1_782                                           |    73|
|405   |    mul_10s_10s_18_1_1_U304                                          |hls_dummy_mul_10s_10s_18_1_1_783                                           |    82|
|406   |    mul_10s_10s_18_1_1_U305                                          |hls_dummy_mul_10s_10s_18_1_1_784                                           |    73|
|407   |    mul_10s_10s_18_1_1_U306                                          |hls_dummy_mul_10s_10s_18_1_1_785                                           |    73|
|408   |    mul_10s_10s_18_1_1_U307                                          |hls_dummy_mul_10s_10s_18_1_1_786                                           |   127|
|409   |    mul_10s_10s_18_1_1_U308                                          |hls_dummy_mul_10s_10s_18_1_1_787                                           |   123|
|410   |    mul_10s_10s_18_1_1_U309                                          |hls_dummy_mul_10s_10s_18_1_1_788                                           |    82|
|411   |    mul_10s_10s_18_1_1_U31                                           |hls_dummy_mul_10s_10s_18_1_1_789                                           |    72|
|412   |    mul_10s_10s_18_1_1_U32                                           |hls_dummy_mul_10s_10s_18_1_1_790                                           |    72|
|413   |    mul_10s_10s_18_1_1_U33                                           |hls_dummy_mul_10s_10s_18_1_1_791                                           |    72|
|414   |    mul_10s_10s_18_1_1_U34                                           |hls_dummy_mul_10s_10s_18_1_1_792                                           |    81|
|415   |    mul_10s_10s_18_1_1_U35                                           |hls_dummy_mul_10s_10s_18_1_1_793                                           |    72|
|416   |    mul_10s_10s_18_1_1_U36                                           |hls_dummy_mul_10s_10s_18_1_1_794                                           |    72|
|417   |    mul_10s_10s_18_1_1_U37                                           |hls_dummy_mul_10s_10s_18_1_1_795                                           |   127|
|418   |    mul_10s_10s_18_1_1_U38                                           |hls_dummy_mul_10s_10s_18_1_1_796                                           |   123|
|419   |    mul_10s_10s_18_1_1_U39                                           |hls_dummy_mul_10s_10s_18_1_1_797                                           |    81|
|420   |    mul_10s_10s_18_1_1_U41                                           |hls_dummy_mul_10s_10s_18_1_1_798                                           |    64|
|421   |    mul_10s_10s_18_1_1_U42                                           |hls_dummy_mul_10s_10s_18_1_1_799                                           |    71|
|422   |    mul_10s_10s_18_1_1_U43                                           |hls_dummy_mul_10s_10s_18_1_1_800                                           |    71|
|423   |    mul_10s_10s_18_1_1_U44                                           |hls_dummy_mul_10s_10s_18_1_1_801                                           |    80|
|424   |    mul_10s_10s_18_1_1_U45                                           |hls_dummy_mul_10s_10s_18_1_1_802                                           |    71|
|425   |    mul_10s_10s_18_1_1_U46                                           |hls_dummy_mul_10s_10s_18_1_1_803                                           |    71|
|426   |    mul_10s_10s_18_1_1_U47                                           |hls_dummy_mul_10s_10s_18_1_1_804                                           |   109|
|427   |    mul_10s_10s_18_1_1_U48                                           |hls_dummy_mul_10s_10s_18_1_1_805                                           |   105|
|428   |    mul_10s_10s_18_1_1_U49                                           |hls_dummy_mul_10s_10s_18_1_1_806                                           |    80|
|429   |    mul_10s_10s_18_1_1_U51                                           |hls_dummy_mul_10s_10s_18_1_1_807                                           |    98|
|430   |    mul_10s_10s_18_1_1_U52                                           |hls_dummy_mul_10s_10s_18_1_1_808                                           |   122|
|431   |    mul_10s_10s_18_1_1_U53                                           |hls_dummy_mul_10s_10s_18_1_1_809                                           |   121|
|432   |    mul_10s_10s_18_1_1_U54                                           |hls_dummy_mul_10s_10s_18_1_1_810                                           |   140|
|433   |    mul_10s_10s_18_1_1_U55                                           |hls_dummy_mul_10s_10s_18_1_1_811                                           |   122|
|434   |    mul_10s_10s_18_1_1_U56                                           |hls_dummy_mul_10s_10s_18_1_1_812                                           |   121|
|435   |    mul_10s_10s_18_1_1_U57                                           |hls_dummy_mul_10s_10s_18_1_1_813                                           |   132|
|436   |    mul_10s_10s_18_1_1_U58                                           |hls_dummy_mul_10s_10s_18_1_1_814                                           |   120|
|437   |    mul_10s_10s_18_1_1_U59                                           |hls_dummy_mul_10s_10s_18_1_1_815                                           |   140|
|438   |    mul_10s_10s_18_1_1_U61                                           |hls_dummy_mul_10s_10s_18_1_1_816                                           |    71|
|439   |    mul_10s_10s_18_1_1_U62                                           |hls_dummy_mul_10s_10s_18_1_1_817                                           |    73|
|440   |    mul_10s_10s_18_1_1_U63                                           |hls_dummy_mul_10s_10s_18_1_1_818                                           |    73|
|441   |    mul_10s_10s_18_1_1_U64                                           |hls_dummy_mul_10s_10s_18_1_1_819                                           |    82|
|442   |    mul_10s_10s_18_1_1_U65                                           |hls_dummy_mul_10s_10s_18_1_1_820                                           |    73|
|443   |    mul_10s_10s_18_1_1_U66                                           |hls_dummy_mul_10s_10s_18_1_1_821                                           |    73|
|444   |    mul_10s_10s_18_1_1_U67                                           |hls_dummy_mul_10s_10s_18_1_1_822                                           |   127|
|445   |    mul_10s_10s_18_1_1_U68                                           |hls_dummy_mul_10s_10s_18_1_1_823                                           |   123|
|446   |    mul_10s_10s_18_1_1_U69                                           |hls_dummy_mul_10s_10s_18_1_1_824                                           |    82|
|447   |    mul_10s_10s_18_1_1_U71                                           |hls_dummy_mul_10s_10s_18_1_1_825                                           |    72|
|448   |    mul_10s_10s_18_1_1_U72                                           |hls_dummy_mul_10s_10s_18_1_1_826                                           |    71|
|449   |    mul_10s_10s_18_1_1_U73                                           |hls_dummy_mul_10s_10s_18_1_1_827                                           |    71|
|450   |    mul_10s_10s_18_1_1_U74                                           |hls_dummy_mul_10s_10s_18_1_1_828                                           |    80|
|451   |    mul_10s_10s_18_1_1_U75                                           |hls_dummy_mul_10s_10s_18_1_1_829                                           |    71|
|452   |    mul_10s_10s_18_1_1_U76                                           |hls_dummy_mul_10s_10s_18_1_1_830                                           |    71|
|453   |    mul_10s_10s_18_1_1_U77                                           |hls_dummy_mul_10s_10s_18_1_1_831                                           |   109|
|454   |    mul_10s_10s_18_1_1_U78                                           |hls_dummy_mul_10s_10s_18_1_1_832                                           |   105|
|455   |    mul_10s_10s_18_1_1_U79                                           |hls_dummy_mul_10s_10s_18_1_1_833                                           |    80|
|456   |    mul_10s_10s_18_1_1_U81                                           |hls_dummy_mul_10s_10s_18_1_1_834                                           |   100|
|457   |    mul_10s_10s_18_1_1_U82                                           |hls_dummy_mul_10s_10s_18_1_1_835                                           |   122|
|458   |    mul_10s_10s_18_1_1_U83                                           |hls_dummy_mul_10s_10s_18_1_1_836                                           |   121|
|459   |    mul_10s_10s_18_1_1_U84                                           |hls_dummy_mul_10s_10s_18_1_1_837                                           |   140|
|460   |    mul_10s_10s_18_1_1_U85                                           |hls_dummy_mul_10s_10s_18_1_1_838                                           |   122|
|461   |    mul_10s_10s_18_1_1_U86                                           |hls_dummy_mul_10s_10s_18_1_1_839                                           |   121|
|462   |    mul_10s_10s_18_1_1_U87                                           |hls_dummy_mul_10s_10s_18_1_1_840                                           |   132|
|463   |    mul_10s_10s_18_1_1_U88                                           |hls_dummy_mul_10s_10s_18_1_1_841                                           |   120|
|464   |    mul_10s_10s_18_1_1_U89                                           |hls_dummy_mul_10s_10s_18_1_1_842                                           |   140|
|465   |    mul_10s_10s_18_1_1_U91                                           |hls_dummy_mul_10s_10s_18_1_1_843                                           |    76|
|466   |    mul_10s_10s_18_1_1_U92                                           |hls_dummy_mul_10s_10s_18_1_1_844                                           |    73|
|467   |    mul_10s_10s_18_1_1_U93                                           |hls_dummy_mul_10s_10s_18_1_1_845                                           |    73|
|468   |    mul_10s_10s_18_1_1_U94                                           |hls_dummy_mul_10s_10s_18_1_1_846                                           |    82|
|469   |    mul_10s_10s_18_1_1_U95                                           |hls_dummy_mul_10s_10s_18_1_1_847                                           |    73|
|470   |    mul_10s_10s_18_1_1_U96                                           |hls_dummy_mul_10s_10s_18_1_1_848                                           |    73|
|471   |    mul_10s_10s_18_1_1_U97                                           |hls_dummy_mul_10s_10s_18_1_1_849                                           |   127|
|472   |    mul_10s_10s_18_1_1_U98                                           |hls_dummy_mul_10s_10s_18_1_1_850                                           |   123|
|473   |    mul_10s_10s_18_1_1_U99                                           |hls_dummy_mul_10s_10s_18_1_1_851                                           |    82|
|474   |    mul_10s_9ns_18_1_1_U110                                          |hls_dummy_mul_10s_9ns_18_1_1                                               |    12|
|475   |    mul_10s_9ns_18_1_1_U140                                          |hls_dummy_mul_10s_9ns_18_1_1_852                                           |    12|
|476   |    mul_10s_9ns_18_1_1_U170                                          |hls_dummy_mul_10s_9ns_18_1_1_853                                           |    12|
|477   |    mul_10s_9ns_18_1_1_U20                                           |hls_dummy_mul_10s_9ns_18_1_1_854                                           |    12|
|478   |    mul_10s_9ns_18_1_1_U200                                          |hls_dummy_mul_10s_9ns_18_1_1_855                                           |    12|
|479   |    mul_10s_9ns_18_1_1_U230                                          |hls_dummy_mul_10s_9ns_18_1_1_856                                           |    12|
|480   |    mul_10s_9ns_18_1_1_U260                                          |hls_dummy_mul_10s_9ns_18_1_1_857                                           |    12|
|481   |    mul_10s_9ns_18_1_1_U290                                          |hls_dummy_mul_10s_9ns_18_1_1_858                                           |    12|
|482   |    mul_10s_9ns_18_1_1_U50                                           |hls_dummy_mul_10s_9ns_18_1_1_859                                           |    12|
|483   |    mul_10s_9ns_18_1_1_U80                                           |hls_dummy_mul_10s_9ns_18_1_1_860                                           |    12|
|484   |  sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_U0  |hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_1_s | 14233|
|485   |    mac_muladd_10s_10s_18ns_18_1_1_U463                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1                                   |    26|
|486   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_562                       |    26|
|487   |    mac_muladd_10s_10s_18ns_18_1_1_U464                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_88                                |    27|
|488   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_561                       |    27|
|489   |    mac_muladd_10s_10s_18ns_18_1_1_U465                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_89                                |    26|
|490   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_560                       |    26|
|491   |    mac_muladd_10s_10s_18ns_18_1_1_U466                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_90                                |    27|
|492   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_559                       |    27|
|493   |    mac_muladd_10s_10s_18ns_18_1_1_U467                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_91                                |    26|
|494   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_558                       |    26|
|495   |    mac_muladd_10s_10s_18ns_18_1_1_U468                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_92                                |    27|
|496   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_557                       |    27|
|497   |    mac_muladd_10s_10s_18ns_18_1_1_U469                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_93                                |    27|
|498   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_556                       |    27|
|499   |    mac_muladd_10s_10s_18ns_18_1_1_U470                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_94                                |    26|
|500   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_555                       |    26|
|501   |    mac_muladd_10s_10s_18ns_18_1_1_U471                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_95                                |    27|
|502   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_554                       |    27|
|503   |    mac_muladd_10s_10s_18ns_18_1_1_U472                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_96                                |    26|
|504   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_553                       |    26|
|505   |    mac_muladd_10s_10s_18ns_18_1_1_U473                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_97                                |    26|
|506   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_552                       |    26|
|507   |    mac_muladd_10s_10s_18ns_18_1_1_U474                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_98                                |    26|
|508   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_551                       |    26|
|509   |    mac_muladd_10s_10s_18ns_18_1_1_U475                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_99                                |    27|
|510   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_550                       |    27|
|511   |    mac_muladd_10s_10s_18ns_18_1_1_U476                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_100                               |    27|
|512   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_549                       |    27|
|513   |    mac_muladd_10s_10s_18ns_18_1_1_U477                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_101                               |    27|
|514   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_548                       |    27|
|515   |    mac_muladd_10s_10s_18ns_18_1_1_U478                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_102                               |    27|
|516   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_547                       |    27|
|517   |    mac_muladd_10s_10s_18ns_18_1_1_U479                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_103                               |    26|
|518   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_546                       |    26|
|519   |    mac_muladd_10s_10s_18ns_18_1_1_U480                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_104                               |    26|
|520   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_545                       |    26|
|521   |    mac_muladd_10s_10s_18ns_18_1_1_U481                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_105                               |    26|
|522   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_544                       |    26|
|523   |    mac_muladd_10s_10s_18ns_18_1_1_U482                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_106                               |    26|
|524   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_543                       |    26|
|525   |    mac_muladd_10s_10s_18ns_18_1_1_U483                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_107                               |    27|
|526   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_542                       |    27|
|527   |    mac_muladd_10s_10s_18ns_18_1_1_U484                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_108                               |    26|
|528   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_541                       |    26|
|529   |    mac_muladd_10s_10s_18ns_18_1_1_U485                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_109                               |    26|
|530   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_540                       |    26|
|531   |    mac_muladd_10s_10s_18ns_18_1_1_U486                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_110                               |    27|
|532   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_539                       |    27|
|533   |    mac_muladd_10s_10s_18ns_18_1_1_U487                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_111                               |    27|
|534   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_538                       |    27|
|535   |    mac_muladd_10s_10s_18ns_18_1_1_U488                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_112                               |    26|
|536   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_537                       |    26|
|537   |    mac_muladd_10s_10s_18ns_18_1_1_U489                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_113                               |    26|
|538   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_536                       |    26|
|539   |    mac_muladd_10s_10s_18ns_18_1_1_U490                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_114                               |    26|
|540   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_535                       |    26|
|541   |    mac_muladd_10s_10s_18ns_18_1_1_U491                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_115                               |    26|
|542   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_534                       |    26|
|543   |    mac_muladd_10s_10s_18ns_18_1_1_U492                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_116                               |    27|
|544   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_533                       |    27|
|545   |    mac_muladd_10s_10s_18ns_18_1_1_U493                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_117                               |    27|
|546   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_532                       |    27|
|547   |    mac_muladd_10s_10s_18ns_18_1_1_U494                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_118                               |    27|
|548   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_531                       |    27|
|549   |    mac_muladd_10s_10s_18ns_18_1_1_U495                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_119                               |    27|
|550   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_530                       |    27|
|551   |    mac_muladd_10s_10s_18ns_18_1_1_U496                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_120                               |    27|
|552   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_529                       |    27|
|553   |    mac_muladd_10s_10s_18ns_18_1_1_U497                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_121                               |    27|
|554   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_528                       |    27|
|555   |    mac_muladd_10s_10s_18ns_18_1_1_U498                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_122                               |    27|
|556   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_527                       |    27|
|557   |    mac_muladd_10s_10s_18ns_18_1_1_U499                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_123                               |    26|
|558   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_526                       |    26|
|559   |    mac_muladd_10s_10s_18ns_18_1_1_U500                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_124                               |    27|
|560   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_525                       |    27|
|561   |    mac_muladd_10s_10s_18ns_18_1_1_U501                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_125                               |    27|
|562   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_524                       |    27|
|563   |    mac_muladd_10s_10s_18ns_18_1_1_U502                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_126                               |    27|
|564   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_523                       |    27|
|565   |    mac_muladd_10s_10s_18ns_18_1_1_U503                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_127                               |    27|
|566   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_522                       |    27|
|567   |    mac_muladd_10s_10s_18ns_18_1_1_U504                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_128                               |    26|
|568   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_521                       |    26|
|569   |    mac_muladd_10s_10s_18ns_18_1_1_U505                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_129                               |    26|
|570   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_520                       |    26|
|571   |    mac_muladd_10s_10s_18ns_18_1_1_U506                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_130                               |    26|
|572   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_519                       |    26|
|573   |    mac_muladd_10s_10s_18ns_18_1_1_U507                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_131                               |    27|
|574   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_518                       |    27|
|575   |    mac_muladd_10s_10s_18ns_18_1_1_U508                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_132                               |    26|
|576   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_517                       |    26|
|577   |    mac_muladd_10s_10s_18ns_18_1_1_U509                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_133                               |    27|
|578   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_516                       |    27|
|579   |    mac_muladd_10s_10s_18ns_18_1_1_U510                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_134                               |    26|
|580   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_515                       |    26|
|581   |    mac_muladd_10s_10s_18ns_18_1_1_U511                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_135                               |    27|
|582   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_514                       |    27|
|583   |    mac_muladd_10s_10s_18ns_18_1_1_U512                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_136                               |    26|
|584   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_513                       |    26|
|585   |    mac_muladd_10s_10s_18ns_18_1_1_U513                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_137                               |    26|
|586   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_512                       |    26|
|587   |    mac_muladd_10s_10s_18ns_18_1_1_U514                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_138                               |    27|
|588   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_511                       |    27|
|589   |    mac_muladd_10s_10s_18ns_18_1_1_U515                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_139                               |    27|
|590   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_510                       |    27|
|591   |    mac_muladd_10s_10s_18ns_18_1_1_U516                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_140                               |    26|
|592   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_509                       |    26|
|593   |    mac_muladd_10s_10s_18ns_18_1_1_U517                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_141                               |    26|
|594   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_508                       |    26|
|595   |    mac_muladd_10s_10s_18ns_18_1_1_U518                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_142                               |    26|
|596   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_507                       |    26|
|597   |    mac_muladd_10s_10s_18ns_18_1_1_U519                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_143                               |    27|
|598   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_506                       |    27|
|599   |    mac_muladd_10s_10s_18ns_18_1_1_U520                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_144                               |    27|
|600   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_505                       |    27|
|601   |    mac_muladd_10s_10s_18ns_18_1_1_U521                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_145                               |    27|
|602   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_504                       |    27|
|603   |    mac_muladd_10s_10s_18ns_18_1_1_U522                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_146                               |    27|
|604   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_503                       |    27|
|605   |    mac_muladd_10s_10s_18ns_18_1_1_U523                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_147                               |    27|
|606   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_502                       |    27|
|607   |    mac_muladd_10s_10s_18ns_18_1_1_U524                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_148                               |    26|
|608   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_501                       |    26|
|609   |    mac_muladd_10s_10s_18ns_18_1_1_U525                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_149                               |    26|
|610   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_500                       |    26|
|611   |    mac_muladd_10s_10s_18ns_18_1_1_U526                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_150                               |    26|
|612   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_499                       |    26|
|613   |    mac_muladd_10s_10s_18ns_18_1_1_U527                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_151                               |    26|
|614   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_498                       |    26|
|615   |    mac_muladd_10s_10s_18ns_18_1_1_U528                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_152                               |    26|
|616   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_497                       |    26|
|617   |    mac_muladd_10s_10s_18ns_18_1_1_U529                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_153                               |    26|
|618   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_496                       |    26|
|619   |    mac_muladd_10s_10s_18ns_18_1_1_U530                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_154                               |    27|
|620   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_495                       |    27|
|621   |    mac_muladd_10s_10s_18ns_18_1_1_U531                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_155                               |    27|
|622   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_494                       |    27|
|623   |    mac_muladd_10s_10s_18ns_18_1_1_U532                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_156                               |    26|
|624   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_493                       |    26|
|625   |    mac_muladd_10s_10s_18ns_18_1_1_U533                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_157                               |    27|
|626   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_492                       |    27|
|627   |    mac_muladd_10s_10s_18ns_18_1_1_U534                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_158                               |    26|
|628   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_491                       |    26|
|629   |    mac_muladd_10s_10s_18ns_18_1_1_U535                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_159                               |    26|
|630   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_490                       |    26|
|631   |    mac_muladd_10s_10s_18ns_18_1_1_U536                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_160                               |    26|
|632   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_489                       |    26|
|633   |    mac_muladd_10s_10s_18ns_18_1_1_U537                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_161                               |    27|
|634   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_488                       |    27|
|635   |    mac_muladd_10s_10s_18ns_18_1_1_U538                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_162                               |    26|
|636   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_487                       |    26|
|637   |    mac_muladd_10s_10s_18ns_18_1_1_U539                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_163                               |    26|
|638   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_486                       |    26|
|639   |    mac_muladd_10s_10s_18ns_18_1_1_U540                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_164                               |    26|
|640   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_485                       |    26|
|641   |    mac_muladd_10s_10s_18ns_18_1_1_U541                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_165                               |    27|
|642   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_484                       |    27|
|643   |    mac_muladd_10s_10s_18ns_18_1_1_U542                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_166                               |    26|
|644   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_483                       |    26|
|645   |    mac_muladd_10s_10s_18ns_18_1_1_U543                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_167                               |    27|
|646   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_482                       |    27|
|647   |    mac_muladd_10s_10s_18ns_18_1_1_U544                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_168                               |    26|
|648   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_481                       |    26|
|649   |    mac_muladd_10s_10s_18ns_18_1_1_U545                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_169                               |    26|
|650   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_480                       |    26|
|651   |    mac_muladd_10s_10s_18ns_18_1_1_U546                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_170                               |    27|
|652   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_479                       |    27|
|653   |    mac_muladd_10s_10s_18ns_18_1_1_U547                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_171                               |    26|
|654   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_478                       |    26|
|655   |    mac_muladd_10s_10s_18ns_18_1_1_U548                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_172                               |    26|
|656   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_477                       |    26|
|657   |    mac_muladd_10s_10s_18ns_18_1_1_U549                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_173                               |    27|
|658   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_476                       |    27|
|659   |    mac_muladd_10s_10s_18ns_18_1_1_U550                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_174                               |    26|
|660   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_475                       |    26|
|661   |    mac_muladd_10s_10s_18ns_18_1_1_U551                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_175                               |    26|
|662   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_474                       |    26|
|663   |    mac_muladd_10s_10s_18ns_18_1_1_U552                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_176                               |    27|
|664   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_473                       |    27|
|665   |    mac_muladd_10s_10s_18ns_18_1_1_U554                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_177                               |    39|
|666   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_472                       |    39|
|667   |    mac_muladd_10s_10s_18ns_18_1_1_U555                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_178                               |    15|
|668   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_471                       |    15|
|669   |    mac_muladd_10s_10s_18ns_18_1_1_U556                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_179                               |    13|
|670   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_470                       |    13|
|671   |    mac_muladd_10s_10s_18ns_18_1_1_U557                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_180                               |    35|
|672   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_469                       |    35|
|673   |    mac_muladd_10s_10s_18ns_18_1_1_U558                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_181                               |    14|
|674   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_468                       |    14|
|675   |    mac_muladd_10s_10s_18ns_18_1_1_U559                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_182                               |    16|
|676   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_467                       |    16|
|677   |    mac_muladd_10s_10s_18ns_18_1_1_U560                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_183                               |    28|
|678   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_466                       |    28|
|679   |    mac_muladd_10s_10s_18ns_18_1_1_U561                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_184                               |    13|
|680   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_465                       |    13|
|681   |    mac_muladd_10s_10s_18ns_18_1_1_U562                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_185                               |    35|
|682   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_464                       |    35|
|683   |    mac_muladd_10s_10s_18ns_18_1_1_U564                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_186                               |    39|
|684   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_463                       |    39|
|685   |    mac_muladd_10s_10s_18ns_18_1_1_U565                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_187                               |    14|
|686   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_462                       |    14|
|687   |    mac_muladd_10s_10s_18ns_18_1_1_U566                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_188                               |    13|
|688   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_461                       |    13|
|689   |    mac_muladd_10s_10s_18ns_18_1_1_U567                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_189                               |    33|
|690   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_460                       |    33|
|691   |    mac_muladd_10s_10s_18ns_18_1_1_U568                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_190                               |    15|
|692   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_459                       |    15|
|693   |    mac_muladd_10s_10s_18ns_18_1_1_U569                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_191                               |    16|
|694   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_458                       |    16|
|695   |    mac_muladd_10s_10s_18ns_18_1_1_U570                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_192                               |    28|
|696   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_457                       |    28|
|697   |    mac_muladd_10s_10s_18ns_18_1_1_U571                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_193                               |    13|
|698   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_456                       |    13|
|699   |    mac_muladd_10s_10s_18ns_18_1_1_U572                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_194                               |    32|
|700   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_455                       |    32|
|701   |    mac_muladd_10s_10s_18ns_18_1_1_U574                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_195                               |    39|
|702   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_454                       |    39|
|703   |    mac_muladd_10s_10s_18ns_18_1_1_U575                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_196                               |    14|
|704   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_453                       |    14|
|705   |    mac_muladd_10s_10s_18ns_18_1_1_U576                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_197                               |    16|
|706   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_452                       |    16|
|707   |    mac_muladd_10s_10s_18ns_18_1_1_U577                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_198                               |    32|
|708   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_451                       |    32|
|709   |    mac_muladd_10s_10s_18ns_18_1_1_U578                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_199                               |    14|
|710   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_450                       |    14|
|711   |    mac_muladd_10s_10s_18ns_18_1_1_U579                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_200                               |    16|
|712   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_449                       |    16|
|713   |    mac_muladd_10s_10s_18ns_18_1_1_U580                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_201                               |    28|
|714   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_448                       |    28|
|715   |    mac_muladd_10s_10s_18ns_18_1_1_U581                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_202                               |    13|
|716   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_447                       |    13|
|717   |    mac_muladd_10s_10s_18ns_18_1_1_U582                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_203                               |    32|
|718   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_446                       |    32|
|719   |    mac_muladd_10s_10s_18ns_18_1_1_U584                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_204                               |    39|
|720   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_445                       |    39|
|721   |    mac_muladd_10s_10s_18ns_18_1_1_U585                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_205                               |    14|
|722   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_444                       |    14|
|723   |    mac_muladd_10s_10s_18ns_18_1_1_U586                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_206                               |    16|
|724   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_443                       |    16|
|725   |    mac_muladd_10s_10s_18ns_18_1_1_U587                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_207                               |    35|
|726   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_442                       |    35|
|727   |    mac_muladd_10s_10s_18ns_18_1_1_U588                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_208                               |    17|
|728   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_441                       |    17|
|729   |    mac_muladd_10s_10s_18ns_18_1_1_U589                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_209                               |    16|
|730   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_440                       |    16|
|731   |    mac_muladd_10s_10s_18ns_18_1_1_U590                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_210                               |    28|
|732   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_439                       |    28|
|733   |    mac_muladd_10s_10s_18ns_18_1_1_U591                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_211                               |    14|
|734   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_438                       |    14|
|735   |    mac_muladd_10s_10s_18ns_18_1_1_U592                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_212                               |    35|
|736   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_437                       |    35|
|737   |    mac_muladd_10s_10s_18ns_18_1_1_U594                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_213                               |    39|
|738   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_436                       |    39|
|739   |    mac_muladd_10s_10s_18ns_18_1_1_U595                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_214                               |    17|
|740   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_435                       |    17|
|741   |    mac_muladd_10s_10s_18ns_18_1_1_U596                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_215                               |    16|
|742   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_434                       |    16|
|743   |    mac_muladd_10s_10s_18ns_18_1_1_U597                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_216                               |    33|
|744   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_433                       |    33|
|745   |    mac_muladd_10s_10s_18ns_18_1_1_U598                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_217                               |    17|
|746   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_432                       |    17|
|747   |    mac_muladd_10s_10s_18ns_18_1_1_U599                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_218                               |    13|
|748   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_431                       |    13|
|749   |    mac_muladd_10s_10s_18ns_18_1_1_U600                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_219                               |    25|
|750   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_430                       |    25|
|751   |    mac_muladd_10s_10s_18ns_18_1_1_U601                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_220                               |    13|
|752   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_429                       |    13|
|753   |    mac_muladd_10s_10s_18ns_18_1_1_U602                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_221                               |    33|
|754   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_428                       |    33|
|755   |    mac_muladd_10s_10s_18ns_18_1_1_U604                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_222                               |    39|
|756   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_427                       |    39|
|757   |    mac_muladd_10s_10s_18ns_18_1_1_U605                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_223                               |    17|
|758   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_426                       |    17|
|759   |    mac_muladd_10s_10s_18ns_18_1_1_U606                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_224                               |    13|
|760   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_425                       |    13|
|761   |    mac_muladd_10s_10s_18ns_18_1_1_U607                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_225                               |    35|
|762   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_424                       |    35|
|763   |    mac_muladd_10s_10s_18ns_18_1_1_U608                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_226                               |    14|
|764   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_423                       |    14|
|765   |    mac_muladd_10s_10s_18ns_18_1_1_U609                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_227                               |    13|
|766   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_422                       |    13|
|767   |    mac_muladd_10s_10s_18ns_18_1_1_U610                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_228                               |    28|
|768   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_421                       |    28|
|769   |    mac_muladd_10s_10s_18ns_18_1_1_U611                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_229                               |    14|
|770   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_420                       |    14|
|771   |    mac_muladd_10s_10s_18ns_18_1_1_U612                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_230                               |    32|
|772   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_419                       |    32|
|773   |    mac_muladd_10s_10s_18ns_18_1_1_U614                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_231                               |    39|
|774   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_418                       |    39|
|775   |    mac_muladd_10s_10s_18ns_18_1_1_U615                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_232                               |    14|
|776   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_417                       |    14|
|777   |    mac_muladd_10s_10s_18ns_18_1_1_U616                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_233                               |    14|
|778   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_416                       |    14|
|779   |    mac_muladd_10s_10s_18ns_18_1_1_U617                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_234                               |    33|
|780   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_415                       |    33|
|781   |    mac_muladd_10s_10s_18ns_18_1_1_U618                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_235                               |    17|
|782   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_414                       |    17|
|783   |    mac_muladd_10s_10s_18ns_18_1_1_U619                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_236                               |    16|
|784   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_413                       |    16|
|785   |    mac_muladd_10s_10s_18ns_18_1_1_U620                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_237                               |    26|
|786   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_412                       |    26|
|787   |    mac_muladd_10s_10s_18ns_18_1_1_U621                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_238                               |    13|
|788   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_411                       |    13|
|789   |    mac_muladd_10s_10s_18ns_18_1_1_U622                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_239                               |    32|
|790   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_410                       |    32|
|791   |    mac_muladd_10s_10s_18ns_18_1_1_U624                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_240                               |    39|
|792   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_409                       |    39|
|793   |    mac_muladd_10s_10s_18ns_18_1_1_U625                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_241                               |    14|
|794   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_408                       |    14|
|795   |    mac_muladd_10s_10s_18ns_18_1_1_U626                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_242                               |    13|
|796   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_407                       |    13|
|797   |    mac_muladd_10s_10s_18ns_18_1_1_U627                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_243                               |    32|
|798   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_406                       |    32|
|799   |    mac_muladd_10s_10s_18ns_18_1_1_U628                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_244                               |    17|
|800   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_405                       |    17|
|801   |    mac_muladd_10s_10s_18ns_18_1_1_U629                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_245                               |    16|
|802   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_404                       |    16|
|803   |    mac_muladd_10s_10s_18ns_18_1_1_U630                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_246                               |    25|
|804   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_403                       |    25|
|805   |    mac_muladd_10s_10s_18ns_18_1_1_U631                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_247                               |    16|
|806   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_402                       |    16|
|807   |    mac_muladd_10s_10s_18ns_18_1_1_U632                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_248                               |    32|
|808   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_401                       |    32|
|809   |    mac_muladd_10s_10s_18ns_18_1_1_U634                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_249                               |    39|
|810   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_400                       |    39|
|811   |    mac_muladd_10s_10s_18ns_18_1_1_U635                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_250                               |    14|
|812   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_399                       |    14|
|813   |    mac_muladd_10s_10s_18ns_18_1_1_U636                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_251                               |    16|
|814   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_398                       |    16|
|815   |    mac_muladd_10s_10s_18ns_18_1_1_U637                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_252                               |    32|
|816   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_397                       |    32|
|817   |    mac_muladd_10s_10s_18ns_18_1_1_U638                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_253                               |    14|
|818   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_396                       |    14|
|819   |    mac_muladd_10s_10s_18ns_18_1_1_U639                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_254                               |    13|
|820   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_395                       |    13|
|821   |    mac_muladd_10s_10s_18ns_18_1_1_U640                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_255                               |    26|
|822   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_394                       |    26|
|823   |    mac_muladd_10s_10s_18ns_18_1_1_U641                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_256                               |    13|
|824   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_393                       |    13|
|825   |    mac_muladd_10s_10s_18ns_18_1_1_U642                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_257                               |    35|
|826   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_392                       |    35|
|827   |    mac_muladd_10s_10s_18ns_18_1_1_U644                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_258                               |    39|
|828   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_391                       |    39|
|829   |    mac_muladd_10s_10s_18ns_18_1_1_U645                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_259                               |    14|
|830   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_390                       |    14|
|831   |    mac_muladd_10s_10s_18ns_18_1_1_U646                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_260                               |    16|
|832   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_389                       |    16|
|833   |    mac_muladd_10s_10s_18ns_18_1_1_U647                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_261                               |    32|
|834   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_388                       |    32|
|835   |    mac_muladd_10s_10s_18ns_18_1_1_U648                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_262                               |    14|
|836   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_387                       |    14|
|837   |    mac_muladd_10s_10s_18ns_18_1_1_U649                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_263                               |    14|
|838   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_386                       |    14|
|839   |    mac_muladd_10s_10s_18ns_18_1_1_U650                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_264                               |    25|
|840   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_385                       |    25|
|841   |    mac_muladd_10s_10s_18ns_18_1_1_U651                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_265                               |    13|
|842   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_384                       |    13|
|843   |    mac_muladd_10s_10s_18ns_18_1_1_U652                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_266                               |    33|
|844   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0                           |    33|
|845   |    mac_muladd_10s_9ns_18ns_18_1_1_U553                              |hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1                                   |    32|
|846   |      hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_1_383                       |    32|
|847   |    mac_muladd_10s_9ns_18ns_18_1_1_U563                              |hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_267                               |    32|
|848   |      hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_1_382                       |    32|
|849   |    mac_muladd_10s_9ns_18ns_18_1_1_U573                              |hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_268                               |    32|
|850   |      hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_1_381                       |    32|
|851   |    mac_muladd_10s_9ns_18ns_18_1_1_U583                              |hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_269                               |    32|
|852   |      hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_1_380                       |    32|
|853   |    mac_muladd_10s_9ns_18ns_18_1_1_U593                              |hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_270                               |    32|
|854   |      hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_1_379                       |    32|
|855   |    mac_muladd_10s_9ns_18ns_18_1_1_U603                              |hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_271                               |    32|
|856   |      hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_1_378                       |    32|
|857   |    mac_muladd_10s_9ns_18ns_18_1_1_U613                              |hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_272                               |    32|
|858   |      hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_1_377                       |    32|
|859   |    mac_muladd_10s_9ns_18ns_18_1_1_U623                              |hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_273                               |    32|
|860   |      hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_1_376                       |    32|
|861   |    mac_muladd_10s_9ns_18ns_18_1_1_U633                              |hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_274                               |    32|
|862   |      hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_1_375                       |    32|
|863   |    mac_muladd_10s_9ns_18ns_18_1_1_U643                              |hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_275                               |    32|
|864   |      hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_1                           |    32|
|865   |    mul_10s_10s_18_1_1_U363                                          |hls_dummy_mul_10s_10s_18_1_1                                               |     9|
|866   |    mul_10s_10s_18_1_1_U364                                          |hls_dummy_mul_10s_10s_18_1_1_276                                           |    69|
|867   |    mul_10s_10s_18_1_1_U365                                          |hls_dummy_mul_10s_10s_18_1_1_277                                           |    73|
|868   |    mul_10s_10s_18_1_1_U366                                          |hls_dummy_mul_10s_10s_18_1_1_278                                           |    73|
|869   |    mul_10s_10s_18_1_1_U367                                          |hls_dummy_mul_10s_10s_18_1_1_279                                           |    73|
|870   |    mul_10s_10s_18_1_1_U368                                          |hls_dummy_mul_10s_10s_18_1_1_280                                           |    73|
|871   |    mul_10s_10s_18_1_1_U369                                          |hls_dummy_mul_10s_10s_18_1_1_281                                           |    73|
|872   |    mul_10s_10s_18_1_1_U370                                          |hls_dummy_mul_10s_10s_18_1_1_282                                           |    73|
|873   |    mul_10s_10s_18_1_1_U371                                          |hls_dummy_mul_10s_10s_18_1_1_283                                           |    73|
|874   |    mul_10s_10s_18_1_1_U372                                          |hls_dummy_mul_10s_10s_18_1_1_284                                           |    73|
|875   |    mul_10s_10s_18_1_1_U373                                          |hls_dummy_mul_10s_10s_18_1_1_285                                           |     9|
|876   |    mul_10s_10s_18_1_1_U374                                          |hls_dummy_mul_10s_10s_18_1_1_286                                           |    73|
|877   |    mul_10s_10s_18_1_1_U375                                          |hls_dummy_mul_10s_10s_18_1_1_287                                           |    69|
|878   |    mul_10s_10s_18_1_1_U376                                          |hls_dummy_mul_10s_10s_18_1_1_288                                           |    69|
|879   |    mul_10s_10s_18_1_1_U377                                          |hls_dummy_mul_10s_10s_18_1_1_289                                           |    69|
|880   |    mul_10s_10s_18_1_1_U378                                          |hls_dummy_mul_10s_10s_18_1_1_290                                           |    69|
|881   |    mul_10s_10s_18_1_1_U379                                          |hls_dummy_mul_10s_10s_18_1_1_291                                           |    69|
|882   |    mul_10s_10s_18_1_1_U380                                          |hls_dummy_mul_10s_10s_18_1_1_292                                           |    69|
|883   |    mul_10s_10s_18_1_1_U381                                          |hls_dummy_mul_10s_10s_18_1_1_293                                           |    69|
|884   |    mul_10s_10s_18_1_1_U382                                          |hls_dummy_mul_10s_10s_18_1_1_294                                           |    69|
|885   |    mul_10s_10s_18_1_1_U383                                          |hls_dummy_mul_10s_10s_18_1_1_295                                           |     9|
|886   |    mul_10s_10s_18_1_1_U384                                          |hls_dummy_mul_10s_10s_18_1_1_296                                           |    69|
|887   |    mul_10s_10s_18_1_1_U385                                          |hls_dummy_mul_10s_10s_18_1_1_297                                           |    73|
|888   |    mul_10s_10s_18_1_1_U386                                          |hls_dummy_mul_10s_10s_18_1_1_298                                           |    69|
|889   |    mul_10s_10s_18_1_1_U387                                          |hls_dummy_mul_10s_10s_18_1_1_299                                           |    69|
|890   |    mul_10s_10s_18_1_1_U388                                          |hls_dummy_mul_10s_10s_18_1_1_300                                           |    69|
|891   |    mul_10s_10s_18_1_1_U389                                          |hls_dummy_mul_10s_10s_18_1_1_301                                           |    69|
|892   |    mul_10s_10s_18_1_1_U390                                          |hls_dummy_mul_10s_10s_18_1_1_302                                           |    69|
|893   |    mul_10s_10s_18_1_1_U391                                          |hls_dummy_mul_10s_10s_18_1_1_303                                           |    69|
|894   |    mul_10s_10s_18_1_1_U392                                          |hls_dummy_mul_10s_10s_18_1_1_304                                           |    69|
|895   |    mul_10s_10s_18_1_1_U393                                          |hls_dummy_mul_10s_10s_18_1_1_305                                           |     9|
|896   |    mul_10s_10s_18_1_1_U394                                          |hls_dummy_mul_10s_10s_18_1_1_306                                           |    69|
|897   |    mul_10s_10s_18_1_1_U395                                          |hls_dummy_mul_10s_10s_18_1_1_307                                           |    73|
|898   |    mul_10s_10s_18_1_1_U396                                          |hls_dummy_mul_10s_10s_18_1_1_308                                           |    73|
|899   |    mul_10s_10s_18_1_1_U397                                          |hls_dummy_mul_10s_10s_18_1_1_309                                           |    69|
|900   |    mul_10s_10s_18_1_1_U398                                          |hls_dummy_mul_10s_10s_18_1_1_310                                           |    69|
|901   |    mul_10s_10s_18_1_1_U399                                          |hls_dummy_mul_10s_10s_18_1_1_311                                           |    69|
|902   |    mul_10s_10s_18_1_1_U400                                          |hls_dummy_mul_10s_10s_18_1_1_312                                           |    69|
|903   |    mul_10s_10s_18_1_1_U401                                          |hls_dummy_mul_10s_10s_18_1_1_313                                           |    69|
|904   |    mul_10s_10s_18_1_1_U402                                          |hls_dummy_mul_10s_10s_18_1_1_314                                           |    69|
|905   |    mul_10s_10s_18_1_1_U403                                          |hls_dummy_mul_10s_10s_18_1_1_315                                           |     9|
|906   |    mul_10s_10s_18_1_1_U404                                          |hls_dummy_mul_10s_10s_18_1_1_316                                           |    69|
|907   |    mul_10s_10s_18_1_1_U405                                          |hls_dummy_mul_10s_10s_18_1_1_317                                           |    73|
|908   |    mul_10s_10s_18_1_1_U406                                          |hls_dummy_mul_10s_10s_18_1_1_318                                           |    73|
|909   |    mul_10s_10s_18_1_1_U407                                          |hls_dummy_mul_10s_10s_18_1_1_319                                           |    73|
|910   |    mul_10s_10s_18_1_1_U408                                          |hls_dummy_mul_10s_10s_18_1_1_320                                           |    69|
|911   |    mul_10s_10s_18_1_1_U409                                          |hls_dummy_mul_10s_10s_18_1_1_321                                           |    69|
|912   |    mul_10s_10s_18_1_1_U410                                          |hls_dummy_mul_10s_10s_18_1_1_322                                           |    69|
|913   |    mul_10s_10s_18_1_1_U411                                          |hls_dummy_mul_10s_10s_18_1_1_323                                           |    69|
|914   |    mul_10s_10s_18_1_1_U412                                          |hls_dummy_mul_10s_10s_18_1_1_324                                           |    69|
|915   |    mul_10s_10s_18_1_1_U413                                          |hls_dummy_mul_10s_10s_18_1_1_325                                           |     9|
|916   |    mul_10s_10s_18_1_1_U414                                          |hls_dummy_mul_10s_10s_18_1_1_326                                           |    69|
|917   |    mul_10s_10s_18_1_1_U415                                          |hls_dummy_mul_10s_10s_18_1_1_327                                           |    73|
|918   |    mul_10s_10s_18_1_1_U416                                          |hls_dummy_mul_10s_10s_18_1_1_328                                           |    73|
|919   |    mul_10s_10s_18_1_1_U417                                          |hls_dummy_mul_10s_10s_18_1_1_329                                           |    73|
|920   |    mul_10s_10s_18_1_1_U418                                          |hls_dummy_mul_10s_10s_18_1_1_330                                           |    73|
|921   |    mul_10s_10s_18_1_1_U419                                          |hls_dummy_mul_10s_10s_18_1_1_331                                           |    69|
|922   |    mul_10s_10s_18_1_1_U420                                          |hls_dummy_mul_10s_10s_18_1_1_332                                           |    69|
|923   |    mul_10s_10s_18_1_1_U421                                          |hls_dummy_mul_10s_10s_18_1_1_333                                           |    69|
|924   |    mul_10s_10s_18_1_1_U422                                          |hls_dummy_mul_10s_10s_18_1_1_334                                           |    69|
|925   |    mul_10s_10s_18_1_1_U423                                          |hls_dummy_mul_10s_10s_18_1_1_335                                           |     9|
|926   |    mul_10s_10s_18_1_1_U424                                          |hls_dummy_mul_10s_10s_18_1_1_336                                           |    69|
|927   |    mul_10s_10s_18_1_1_U425                                          |hls_dummy_mul_10s_10s_18_1_1_337                                           |    73|
|928   |    mul_10s_10s_18_1_1_U426                                          |hls_dummy_mul_10s_10s_18_1_1_338                                           |    73|
|929   |    mul_10s_10s_18_1_1_U427                                          |hls_dummy_mul_10s_10s_18_1_1_339                                           |    73|
|930   |    mul_10s_10s_18_1_1_U428                                          |hls_dummy_mul_10s_10s_18_1_1_340                                           |    73|
|931   |    mul_10s_10s_18_1_1_U429                                          |hls_dummy_mul_10s_10s_18_1_1_341                                           |    73|
|932   |    mul_10s_10s_18_1_1_U430                                          |hls_dummy_mul_10s_10s_18_1_1_342                                           |    69|
|933   |    mul_10s_10s_18_1_1_U431                                          |hls_dummy_mul_10s_10s_18_1_1_343                                           |    69|
|934   |    mul_10s_10s_18_1_1_U432                                          |hls_dummy_mul_10s_10s_18_1_1_344                                           |    73|
|935   |    mul_10s_10s_18_1_1_U433                                          |hls_dummy_mul_10s_10s_18_1_1_345                                           |     9|
|936   |    mul_10s_10s_18_1_1_U434                                          |hls_dummy_mul_10s_10s_18_1_1_346                                           |    69|
|937   |    mul_10s_10s_18_1_1_U435                                          |hls_dummy_mul_10s_10s_18_1_1_347                                           |    73|
|938   |    mul_10s_10s_18_1_1_U436                                          |hls_dummy_mul_10s_10s_18_1_1_348                                           |    73|
|939   |    mul_10s_10s_18_1_1_U437                                          |hls_dummy_mul_10s_10s_18_1_1_349                                           |    73|
|940   |    mul_10s_10s_18_1_1_U438                                          |hls_dummy_mul_10s_10s_18_1_1_350                                           |    73|
|941   |    mul_10s_10s_18_1_1_U439                                          |hls_dummy_mul_10s_10s_18_1_1_351                                           |    73|
|942   |    mul_10s_10s_18_1_1_U440                                          |hls_dummy_mul_10s_10s_18_1_1_352                                           |    73|
|943   |    mul_10s_10s_18_1_1_U441                                          |hls_dummy_mul_10s_10s_18_1_1_353                                           |    69|
|944   |    mul_10s_10s_18_1_1_U442                                          |hls_dummy_mul_10s_10s_18_1_1_354                                           |    73|
|945   |    mul_10s_10s_18_1_1_U443                                          |hls_dummy_mul_10s_10s_18_1_1_355                                           |     9|
|946   |    mul_10s_10s_18_1_1_U444                                          |hls_dummy_mul_10s_10s_18_1_1_356                                           |    69|
|947   |    mul_10s_10s_18_1_1_U445                                          |hls_dummy_mul_10s_10s_18_1_1_357                                           |    73|
|948   |    mul_10s_10s_18_1_1_U446                                          |hls_dummy_mul_10s_10s_18_1_1_358                                           |    73|
|949   |    mul_10s_10s_18_1_1_U447                                          |hls_dummy_mul_10s_10s_18_1_1_359                                           |    73|
|950   |    mul_10s_10s_18_1_1_U448                                          |hls_dummy_mul_10s_10s_18_1_1_360                                           |    73|
|951   |    mul_10s_10s_18_1_1_U449                                          |hls_dummy_mul_10s_10s_18_1_1_361                                           |    73|
|952   |    mul_10s_10s_18_1_1_U450                                          |hls_dummy_mul_10s_10s_18_1_1_362                                           |    73|
|953   |    mul_10s_10s_18_1_1_U451                                          |hls_dummy_mul_10s_10s_18_1_1_363                                           |    73|
|954   |    mul_10s_10s_18_1_1_U452                                          |hls_dummy_mul_10s_10s_18_1_1_364                                           |    69|
|955   |    mul_10s_10s_18_1_1_U453                                          |hls_dummy_mul_10s_10s_18_1_1_365                                           |     9|
|956   |    mul_10s_10s_18_1_1_U454                                          |hls_dummy_mul_10s_10s_18_1_1_366                                           |    69|
|957   |    mul_10s_10s_18_1_1_U455                                          |hls_dummy_mul_10s_10s_18_1_1_367                                           |    73|
|958   |    mul_10s_10s_18_1_1_U456                                          |hls_dummy_mul_10s_10s_18_1_1_368                                           |    73|
|959   |    mul_10s_10s_18_1_1_U457                                          |hls_dummy_mul_10s_10s_18_1_1_369                                           |    73|
|960   |    mul_10s_10s_18_1_1_U458                                          |hls_dummy_mul_10s_10s_18_1_1_370                                           |    73|
|961   |    mul_10s_10s_18_1_1_U459                                          |hls_dummy_mul_10s_10s_18_1_1_371                                           |    73|
|962   |    mul_10s_10s_18_1_1_U460                                          |hls_dummy_mul_10s_10s_18_1_1_372                                           |    69|
|963   |    mul_10s_10s_18_1_1_U461                                          |hls_dummy_mul_10s_10s_18_1_1_373                                           |    69|
|964   |    mul_10s_10s_18_1_1_U462                                          |hls_dummy_mul_10s_10s_18_1_1_374                                           |    73|
|965   |  sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_10_4_U0 |hls_dummy_sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_10_4  |  4416|
+------+---------------------------------------------------------------------+---------------------------------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:05:31 ; elapsed = 00:05:49 . Memory (MB): peak = 5506.254 ; gain = 3073.383 ; free physical = 203268 ; free virtual = 402039
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 333 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:05:34 ; elapsed = 00:05:54 . Memory (MB): peak = 5510.164 ; gain = 3077.293 ; free physical = 215788 ; free virtual = 414631
Synthesis Optimization Complete : Time (s): cpu = 00:05:34 ; elapsed = 00:05:54 . Memory (MB): peak = 5510.164 ; gain = 3077.293 ; free physical = 215788 ; free virtual = 414631
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 5510.164 ; gain = 0.000 ; free physical = 215642 ; free virtual = 414605
INFO: [Netlist 29-17] Analyzing 5179 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 2 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 5554.277 ; gain = 0.000 ; free physical = 215478 ; free virtual = 414630
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1215 instances were transformed.
  BUFG => BUFGCE: 1 instance 
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 210 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 1004 instances

Synth Design complete | Checksum: f0eebf7a
INFO: [Common 17-83] Releasing license: Synthesis
54 Infos, 271 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:06:02 ; elapsed = 00:06:22 . Memory (MB): peak = 5554.277 ; gain = 3145.281 ; free physical = 215473 ; free virtual = 414632
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 17446.245; main = 4872.824; forked = 12800.457
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 22511.035; main = 5554.281; forked = 17004.777
# opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Command: opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Attempting to get a license for feature 'Implementation' and/or device 'xcu250'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcu250'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 5618.309 ; gain = 64.031 ; free physical = 215455 ; free virtual = 414634

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1b3842db8

Time (s): cpu = 00:00:36 ; elapsed = 00:00:09 . Memory (MB): peak = 5657.887 ; gain = 39.578 ; free physical = 215278 ; free virtual = 414574

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-1566] Pulled 22 inverters resulting in an inversion of 1505 pins
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: fea99469

Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 5657.887 ; gain = 0.000 ; free physical = 215070 ; free virtual = 414466
INFO: [Opt 31-389] Phase Retarget created 2 cells and removed 24 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 80d2e299

Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 5657.887 ; gain = 0.000 ; free physical = 215036 ; free virtual = 414448
INFO: [Opt 31-389] Phase Constant propagation created 9 cells and removed 24 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 364b1c52

Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 5657.887 ; gain = 0.000 ; free physical = 214985 ; free virtual = 414420
INFO: [Opt 31-389] Phase Sweep created 1 cells and removed 0 cells

Phase 4 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 4 Shift Register Optimization | Checksum: 6175bca1

Time (s): cpu = 00:00:19 ; elapsed = 00:00:13 . Memory (MB): peak = 5657.887 ; gain = 0.000 ; free physical = 214833 ; free virtual = 414316
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 5 Post Processing Netlist
Phase 5 Post Processing Netlist | Checksum: b9279cca

Time (s): cpu = 00:00:20 ; elapsed = 00:00:14 . Memory (MB): peak = 5657.887 ; gain = 0.000 ; free physical = 214852 ; free virtual = 414343
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               2  |              24  |                                              0  |
|  Constant propagation         |               9  |              24  |                                              0  |
|  Sweep                        |               1  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: bc98a824

Time (s): cpu = 00:00:20 ; elapsed = 00:00:14 . Memory (MB): peak = 5657.887 ; gain = 0.000 ; free physical = 214847 ; free virtual = 414338

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: bc98a824

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.07 . Memory (MB): peak = 5657.887 ; gain = 0.000 ; free physical = 214827 ; free virtual = 414326

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: bc98a824

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 5657.887 ; gain = 0.000 ; free physical = 214827 ; free virtual = 414326

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 5657.887 ; gain = 0.000 ; free physical = 214826 ; free virtual = 414325
Ending Netlist Obfuscation Task | Checksum: bc98a824

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 5657.887 ; gain = 0.000 ; free physical = 214825 ; free virtual = 414325
INFO: [Common 17-83] Releasing license: Implementation
17 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:01:03 ; elapsed = 00:00:28 . Memory (MB): peak = 5657.887 ; gain = 103.609 ; free physical = 214825 ; free virtual = 414325
# report_utilization -file vivado_synth.rpt -hierarchical -hierarchical_depth 1
INFO: [Common 17-206] Exiting Vivado at Mon Jul  7 10:56:20 2025...
***** VIVADO SYNTHESIS COMPLETED IN 0h7m17s *****
INFO: [HLS 200-112] Total CPU user time: 617.77 seconds. Total CPU system time: 36.63 seconds. Total elapsed time: 656.09 seconds; peak allocated memory: 2.275 GB.
INFO: [Common 17-206] Exiting vitis_hls at Mon Jul  7 10:56:32 2025...
