{
  "design": {
    "design_info": {
      "boundary_crc": "0xC09A4963ACB43C79",
      "device": "xc7z020clg400-1",
      "gen_directory": "../../../../ibex_hello_world.gen/sources_1/bd/secure_soc",
      "name": "secure_soc",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "None",
      "tool_version": "2025.1",
      "validated": "true"
    },
    "design_tree": {
      "aes_axi_periph_0": "",
      "smartconnect_0": "",
      "bus_axi_periph_0": "",
      "clk_wiz_0": "",
      "ila_0": "",
      "ila_1": "",
      "ila_2": "",
      "ila_3": "",
      "util_vector_logic_0": "",
      "proc_sys_reset_1": ""
    },
    "ports": {
      "sys_clock": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "ASSOCIATED_RESET": {
            "value": "rst_n_0"
          },
          "CLK_DOMAIN": {
            "value": "secure_soc_sys_clock",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "125000000"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0"
          }
        }
      },
      "sb_ready_0": {
        "direction": "O"
      },
      "sb_rvalid_0": {
        "direction": "O"
      },
      "sb_req_0": {
        "direction": "I"
      },
      "sb_we_0": {
        "direction": "I"
      },
      "sb_rdata_0": {
        "direction": "O",
        "left": "31",
        "right": "0",
        "parameters": {
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "user_prop"
          }
        }
      },
      "sb_addr_0": {
        "direction": "I",
        "left": "31",
        "right": "0"
      },
      "sb_wdata_0": {
        "direction": "I",
        "left": "31",
        "right": "0"
      },
      "sb_be_0": {
        "direction": "I",
        "left": "3",
        "right": "0"
      },
      "rst_n_0": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW"
          }
        }
      },
      "clk_out1_0": {
        "type": "clk",
        "direction": "O",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "/clk_wiz_0_clk_out1",
            "value_src": "ip_prop"
          },
          "FREQ_HZ": {
            "value": "50000000",
            "value_src": "ip_prop"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "ip_prop"
          }
        }
      }
    },
    "components": {
      "aes_axi_periph_0": {
        "vlnv": "user.org:user:aes_axi_periph:1.0",
        "ip_revision": "16",
        "xci_name": "secure_soc_aes_axi_periph_0_2",
        "xci_path": "ip/secure_soc_aes_axi_periph_0_2/secure_soc_aes_axi_periph_0_2.xci",
        "inst_hier_path": "aes_axi_periph_0",
        "has_run_ip_tcl": "true"
      },
      "smartconnect_0": {
        "vlnv": "xilinx.com:ip:smartconnect:1.0",
        "ip_revision": "27",
        "xci_name": "secure_soc_smartconnect_0_3",
        "xci_path": "ip/secure_soc_smartconnect_0_3/secure_soc_smartconnect_0_3.xci",
        "inst_hier_path": "smartconnect_0",
        "has_run_ip_tcl": "true",
        "parameters": {
          "NUM_SI": {
            "value": "1"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "NUM_READ_OUTSTANDING": {
                "value": "1"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "1"
              }
            },
            "bridges": [
              "M00_AXI"
            ],
            "bd_attributes": {
              "BRIDGES": {
                "value": "M00_AXI",
                "value_src": "auto"
              },
              "TYPE": {
                "value": "interior",
                "value_src": "default"
              }
            }
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "MAX_BURST_LENGTH": {
                "value": "1"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "1"
              },
              "NUM_READ_THREADS": {
                "value": "1"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "1"
              },
              "NUM_WRITE_THREADS": {
                "value": "1"
              },
              "RUSER_BITS_PER_BYTE": {
                "value": "0"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "0"
              },
              "WUSER_BITS_PER_BYTE": {
                "value": "0"
              }
            },
            "bd_attributes": {
              "TYPE": {
                "value": "interior",
                "value_src": "default"
              }
            }
          }
        }
      },
      "bus_axi_periph_0": {
        "vlnv": "user.org:user:bus_axi_periph:1.0",
        "ip_revision": "30",
        "xci_name": "secure_soc_bus_axi_periph_0_5",
        "xci_path": "ip/secure_soc_bus_axi_periph_0_5/secure_soc_bus_axi_periph_0_5.xci",
        "inst_hier_path": "bus_axi_periph_0",
        "has_run_ip_tcl": "true",
        "interface_ports": {
          "M_AXI": {
            "bd_attributes": {
              "TYPE": {
                "value": "END_POINT",
                "value_src": "auto"
              }
            },
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "m_axi",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0xFFFFFFFF",
              "width": "32"
            }
          }
        },
        "addressing": {
          "address_spaces": {
            "m_axi": {
              "range": "4G",
              "width": "32"
            }
          }
        }
      },
      "clk_wiz_0": {
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "ip_revision": "16",
        "xci_name": "secure_soc_clk_wiz_0_0",
        "xci_path": "ip/secure_soc_clk_wiz_0_0/secure_soc_clk_wiz_0_0.xci",
        "inst_hier_path": "clk_wiz_0",
        "has_run_ip_tcl": "true",
        "parameters": {
          "CLKIN1_JITTER_PS": {
            "value": "80.0"
          },
          "CLKOUT1_DRIVES": {
            "value": "BUFG"
          },
          "CLKOUT1_JITTER": {
            "value": "288.707"
          },
          "CLKOUT1_PHASE_ERROR": {
            "value": "258.220"
          },
          "CLKOUT1_REQUESTED_OUT_FREQ": {
            "value": "50.000"
          },
          "CLKOUT2_DRIVES": {
            "value": "BUFG"
          },
          "CLKOUT3_DRIVES": {
            "value": "BUFG"
          },
          "CLKOUT4_DRIVES": {
            "value": "BUFG"
          },
          "CLKOUT5_DRIVES": {
            "value": "BUFG"
          },
          "CLKOUT6_DRIVES": {
            "value": "BUFG"
          },
          "CLKOUT7_DRIVES": {
            "value": "BUFG"
          },
          "FEEDBACK_SOURCE": {
            "value": "FDBK_AUTO"
          },
          "MMCM_BANDWIDTH": {
            "value": "OPTIMIZED"
          },
          "MMCM_CLKFBOUT_MULT_F": {
            "value": "34"
          },
          "MMCM_CLKIN1_PERIOD": {
            "value": "8.000"
          },
          "MMCM_CLKIN2_PERIOD": {
            "value": "10.0"
          },
          "MMCM_CLKOUT0_DIVIDE_F": {
            "value": "17"
          },
          "MMCM_COMPENSATION": {
            "value": "ZHOLD"
          },
          "MMCM_DIVCLK_DIVIDE": {
            "value": "5"
          },
          "PLL_CLKIN_PERIOD": {
            "value": "8.000"
          },
          "PRIMITIVE": {
            "value": "PLL"
          },
          "PRIM_IN_FREQ": {
            "value": "125.000"
          },
          "RESET_PORT": {
            "value": "resetn"
          },
          "RESET_TYPE": {
            "value": "ACTIVE_LOW"
          },
          "USE_LOCKED": {
            "value": "false"
          }
        }
      },
      "ila_0": {
        "vlnv": "xilinx.com:ip:ila:6.2",
        "ip_revision": "18",
        "xci_name": "secure_soc_ila_0_0",
        "xci_path": "ip/secure_soc_ila_0_0/secure_soc_ila_0_0.xci",
        "inst_hier_path": "ila_0",
        "has_run_ip_tcl": "true",
        "parameters": {
          "C_MONITOR_TYPE": {
            "value": "Native"
          },
          "C_NUM_OF_PROBES": {
            "value": "9"
          }
        }
      },
      "ila_1": {
        "vlnv": "xilinx.com:ip:ila:6.2",
        "ip_revision": "18",
        "xci_name": "secure_soc_ila_1_0",
        "xci_path": "ip/secure_soc_ila_1_0/secure_soc_ila_1_0.xci",
        "inst_hier_path": "ila_1",
        "has_run_ip_tcl": "true",
        "parameters": {
          "C_ADV_TRIGGER": {
            "value": "false"
          }
        }
      },
      "ila_2": {
        "vlnv": "xilinx.com:ip:ila:6.2",
        "ip_revision": "18",
        "xci_name": "secure_soc_ila_2_0",
        "xci_path": "ip/secure_soc_ila_2_0/secure_soc_ila_2_0.xci",
        "inst_hier_path": "ila_2",
        "has_run_ip_tcl": "true"
      },
      "ila_3": {
        "vlnv": "xilinx.com:ip:ila:6.2",
        "ip_revision": "18",
        "xci_name": "secure_soc_ila_3_0",
        "xci_path": "ip/secure_soc_ila_3_0/secure_soc_ila_3_0.xci",
        "inst_hier_path": "ila_3",
        "has_run_ip_tcl": "true",
        "parameters": {
          "C_MONITOR_TYPE": {
            "value": "Native"
          },
          "C_NUM_OF_PROBES": {
            "value": "2"
          }
        }
      },
      "util_vector_logic_0": {
        "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
        "ip_revision": "5",
        "xci_name": "secure_soc_util_vector_logic_0_2",
        "xci_path": "ip/secure_soc_util_vector_logic_0_2/secure_soc_util_vector_logic_0_2.xci",
        "inst_hier_path": "util_vector_logic_0",
        "has_run_ip_tcl": "true",
        "parameters": {
          "C_OPERATION": {
            "value": "not"
          }
        }
      },
      "proc_sys_reset_1": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "ip_revision": "17",
        "xci_name": "secure_soc_proc_sys_reset_1_0",
        "xci_path": "ip/secure_soc_proc_sys_reset_1_0/secure_soc_proc_sys_reset_1_0.xci",
        "inst_hier_path": "proc_sys_reset_1",
        "has_run_ip_tcl": "true"
      }
    },
    "interface_nets": {
      "bus_axi_periph_0_M_AXI": {
        "interface_ports": [
          "bus_axi_periph_0/M_AXI",
          "smartconnect_0/S00_AXI",
          "ila_1/SLOT_0_AXI"
        ],
        "hdl_attributes": {
          "DEBUG": {
            "value": "true"
          },
          "MARK_DEBUG": {
            "value": "true"
          }
        }
      },
      "smartconnect_0_M00_AXI": {
        "interface_ports": [
          "aes_axi_periph_0/S00_AXI",
          "smartconnect_0/M00_AXI",
          "ila_2/SLOT_0_AXI"
        ],
        "hdl_attributes": {
          "DEBUG": {
            "value": "true"
          },
          "MARK_DEBUG": {
            "value": "true"
          }
        }
      }
    },
    "nets": {
      "Net": {
        "ports": [
          "proc_sys_reset_1/peripheral_aresetn",
          "aes_axi_periph_0/s00_axi_aresetn",
          "bus_axi_periph_0/rst_n"
        ]
      },
      "bus_axi_periph_0_dbg_in_write": {
        "ports": [
          "bus_axi_periph_0/dbg_in_write",
          "ila_3/probe1"
        ],
        "hdl_attributes": {
          "DEBUG": {
            "value": "true"
          },
          "MARK_DEBUG": {
            "value": "true"
          }
        }
      },
      "bus_axi_periph_0_dbg_sb_req": {
        "ports": [
          "bus_axi_periph_0/dbg_sb_req",
          "ila_3/probe0"
        ],
        "hdl_attributes": {
          "DEBUG": {
            "value": "true"
          },
          "MARK_DEBUG": {
            "value": "true"
          }
        }
      },
      "bus_axi_periph_0_m_axi_awprot": {
        "ports": [
          "bus_axi_periph_0/m_axi_awprot",
          "ila_0/probe8"
        ],
        "hdl_attributes": {
          "DEBUG": {
            "value": "true"
          },
          "MARK_DEBUG": {
            "value": "true"
          }
        }
      },
      "bus_axi_periph_0_sb_rdata": {
        "ports": [
          "bus_axi_periph_0/sb_rdata",
          "sb_rdata_0",
          "ila_0/probe0"
        ],
        "hdl_attributes": {
          "DEBUG": {
            "value": "true"
          },
          "MARK_DEBUG": {
            "value": "true"
          }
        }
      },
      "bus_axi_periph_0_sb_ready": {
        "ports": [
          "bus_axi_periph_0/sb_ready",
          "sb_ready_0",
          "ila_0/probe2"
        ],
        "hdl_attributes": {
          "DEBUG": {
            "value": "true"
          },
          "MARK_DEBUG": {
            "value": "true"
          }
        }
      },
      "bus_axi_periph_0_sb_rvalid": {
        "ports": [
          "bus_axi_periph_0/sb_rvalid",
          "sb_rvalid_0",
          "ila_0/probe1"
        ],
        "hdl_attributes": {
          "DEBUG": {
            "value": "true",
            "value_src": "undefined"
          },
          "MARK_DEBUG": {
            "value": "true",
            "value_src": "undefined"
          }
        }
      },
      "clk_wiz_0_clk_out1": {
        "ports": [
          "clk_wiz_0/clk_out1",
          "clk_out1_0",
          "smartconnect_0/aclk",
          "ila_0/clk",
          "aes_axi_periph_0/s00_axi_aclk",
          "ila_1/clk",
          "ila_2/clk",
          "ila_3/clk",
          "bus_axi_periph_0/clk",
          "proc_sys_reset_1/slowest_sync_clk"
        ]
      },
      "proc_sys_reset_1_interconnect_aresetn": {
        "ports": [
          "proc_sys_reset_1/interconnect_aresetn",
          "smartconnect_0/aresetn"
        ]
      },
      "rst_n_0_1": {
        "ports": [
          "rst_n_0",
          "clk_wiz_0/resetn",
          "util_vector_logic_0/Op1"
        ]
      },
      "sb_addr_0_1": {
        "ports": [
          "sb_addr_0",
          "ila_0/probe5",
          "bus_axi_periph_0/sb_addr"
        ],
        "hdl_attributes": {
          "DEBUG": {
            "value": "true"
          },
          "MARK_DEBUG": {
            "value": "true"
          }
        }
      },
      "sb_be_0_1": {
        "ports": [
          "sb_be_0",
          "ila_0/probe7",
          "bus_axi_periph_0/sb_be"
        ],
        "hdl_attributes": {
          "DEBUG": {
            "value": "true"
          },
          "MARK_DEBUG": {
            "value": "true"
          }
        }
      },
      "sb_req_0_1": {
        "ports": [
          "sb_req_0",
          "ila_0/probe3",
          "bus_axi_periph_0/sb_req"
        ],
        "hdl_attributes": {
          "DEBUG": {
            "value": "true"
          },
          "MARK_DEBUG": {
            "value": "true"
          }
        }
      },
      "sb_wdata_0_1": {
        "ports": [
          "sb_wdata_0",
          "ila_0/probe6",
          "bus_axi_periph_0/sb_wdata"
        ],
        "hdl_attributes": {
          "DEBUG": {
            "value": "true"
          },
          "MARK_DEBUG": {
            "value": "true"
          }
        }
      },
      "sb_we_0_1": {
        "ports": [
          "sb_we_0",
          "ila_0/probe4",
          "bus_axi_periph_0/sb_we"
        ],
        "hdl_attributes": {
          "DEBUG": {
            "value": "true"
          },
          "MARK_DEBUG": {
            "value": "true"
          }
        }
      },
      "sys_clock_1": {
        "ports": [
          "sys_clock",
          "clk_wiz_0/clk_in1"
        ]
      },
      "util_vector_logic_0_Res": {
        "ports": [
          "util_vector_logic_0/Res",
          "proc_sys_reset_1/ext_reset_in"
        ]
      }
    },
    "addressing": {
      "/bus_axi_periph_0": {
        "address_spaces": {
          "m_axi": {
            "segments": {
              "SEG_aes_axi_periph_0_S00_AXI_reg": {
                "address_block": "/aes_axi_periph_0/S00_AXI/S00_AXI_reg",
                "offset": "0x00090000",
                "range": "64K",
                "offset_base_param": "C_S00_AXI_BASEADDR",
                "offset_high_param": "C_S00_AXI_HIGHADDR"
              }
            }
          }
        }
      }
    }
  }
}