// Seed: 899281909
module module_0;
  logic id_1;
  ;
endmodule
module module_1 (
    input tri1 id_0,
    input supply1 id_1,
    output wand id_2,
    input uwire id_3,
    input supply1 id_4,
    output wand id_5,
    input tri id_6,
    output wor id_7,
    output tri1 id_8,
    input uwire id_9,
    input tri0 id_10,
    output tri1 id_11,
    output wor id_12,
    input tri id_13,
    input tri1 id_14,
    output tri0 id_15,
    output wor id_16,
    input wor id_17,
    output wand id_18
);
  assign id_12 = id_6;
  and primCall (id_11, id_13, id_14, id_17, id_3, id_4, id_6, id_9);
  module_0 modCall_1 ();
endmodule
