{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1349728199956 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 178 05/31/2012 SJ Web Edition " "Version 12.0 Build 178 05/31/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1349728199956 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 08 16:29:59 2012 " "Processing started: Mon Oct 08 16:29:59 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1349728199956 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1349728199956 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off addr_decode -c addr_decode " "Command: quartus_map --read_settings_files=on --write_settings_files=off addr_decode -c addr_decode" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1349728199956 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1349728200627 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "addr_decode.v(11) " "Verilog HDL information at addr_decode.v(11): always construct contains both blocking and non-blocking assignments" {  } { { "addr_decode.v" "" { Text "C:/altera/12.0/quartus/qdesigns/Lecture_Examples/Lecture_11/Address_Decoder/addr_decode.v" 11 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1 1349728200721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addr_decode.v 1 1 " "Found 1 design units, including 1 entities, in source file addr_decode.v" { { "Info" "ISGN_ENTITY_NAME" "1 addr_decode " "Found entity 1: addr_decode" {  } { { "addr_decode.v" "" { Text "C:/altera/12.0/quartus/qdesigns/Lecture_Examples/Lecture_11/Address_Decoder/addr_decode.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1349728200721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1349728200721 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "addr_decode " "Elaborating entity \"addr_decode\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1349728200783 ""}
{ "Error" "EVRFX_VERI_MIX_BLOCK_NON_BLOCK" "I_O_A addr_decode.v(7) " "Verilog HDL error at addr_decode.v(7): variable \"I_O_A\" has mixed blocking and nonblocking Procedural Assignments -- must be all blocking or all nonblocking assignments" {  } { { "addr_decode.v" "" { Text "C:/altera/12.0/quartus/qdesigns/Lecture_Examples/Lecture_11/Address_Decoder/addr_decode.v" 7 0 0 } }  } 0 10110 "Verilog HDL error at %2!s!: variable \"%1!s!\" has mixed blocking and nonblocking Procedural Assignments -- must be all blocking or all nonblocking assignments" 0 0 "" 0 -1 1349728200814 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "" 0 -1 1349728200814 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 1  Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "309 " "Peak virtual memory: 309 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1349728201017 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Oct 08 16:30:01 2012 " "Processing ended: Mon Oct 08 16:30:01 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1349728201017 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1349728201017 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1349728201017 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1349728201017 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 1  " "Quartus II Full Compilation was unsuccessful. 4 errors, 1 warning" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1349728201703 ""}
