INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/E.D/lab_project_8/lab_project_8.srcs/sim_1/new/lab_8_simulation.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_design_lab_8_wrapper'
