-makelib xcelium_lib/xpm -sv \
  "E:/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv" \
-endlib
-makelib xcelium_lib/xpm \
  "E:/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_VCOMP.vhd" \
-endlib
-makelib xcelium_lib/xil_defaultlib \
  "../../../bd/AGENT/ip/AGENT_PG_0_0/sim/AGENT_PG_0_0.v" \
-endlib
-makelib xcelium_lib/xlconstant_v1_1_7 \
  "../../../../intelight.gen/sources_1/bd/AGENT/ipshared/fcfc/hdl/xlconstant_v1_1_vl_rfs.v" \
-endlib
-makelib xcelium_lib/xil_defaultlib \
  "../../../bd/AGENT/ip/AGENT_cnst_1_1bit_1/sim/AGENT_cnst_1_1bit_1.v" \
-endlib
-makelib xcelium_lib/blk_mem_gen_v8_4_4 \
  "../../../../intelight.gen/sources_1/bd/AGENT/ipshared/2985/simulation/blk_mem_gen_v8_4.v" \
-endlib
-makelib xcelium_lib/xil_defaultlib \
  "../../../bd/AGENT/ip/AGENT_Action_RAM_0_0/sim/AGENT_Action_RAM_0_0.v" \
  "../../../bd/AGENT/ip/AGENT_cnst_0_4bit_0/sim/AGENT_cnst_0_4bit_0.v" \
  "../../../bd/AGENT/ip/AGENT_Action_RAM_2_0/sim/AGENT_Action_RAM_2_0.v" \
  "../../../bd/AGENT/ip/AGENT_Action_RAM_3_0/sim/AGENT_Action_RAM_3_0.v" \
  "../../../bd/AGENT/ip/AGENT_cnst_1_1bit_2/sim/AGENT_cnst_1_1bit_2.v" \
  "../../../bd/AGENT/ip/AGENT_Action_RAM_1_0/sim/AGENT_Action_RAM_1_0.v" \
  "../../../bd/AGENT/ip/AGENT_decoder_0_0/sim/AGENT_decoder_0_0.v" \
  "../../../bd/AGENT/ip/AGENT_reg_2bit_0_0/sim/AGENT_reg_2bit_0_0.v" \
  "../../../bd/AGENT/ip/AGENT_reg_32bit_0_0/sim/AGENT_reg_32bit_0_0.v" \
  "../../../bd/AGENT/ip/AGENT_QA_0_0/sim/AGENT_QA_0_0.v" \
  "../../../bd/AGENT/sim/AGENT.v" \
-endlib
-makelib xcelium_lib/xil_defaultlib \
  glbl.v
-endlib

