
Test_Project.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005fa4  08000298  08000298  00010298  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000030  0800623c  0800623c  0001623c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800626c  0800626c  00020010  2**0
                  CONTENTS
  4 .ARM          00000008  0800626c  0800626c  0001626c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08006274  08006274  00020010  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006274  08006274  00016274  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08006278  08006278  00016278  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000010  24000000  0800627c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000ac  24000010  0800628c  00020010  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  240000bc  0800628c  000200bc  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  00020010  2**0
                  CONTENTS, READONLY
 12 .debug_info   00012e45  00000000  00000000  0002003e  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00002254  00000000  00000000  00032e83  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000a10  00000000  00000000  000350d8  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000928  00000000  00000000  00035ae8  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00034dc5  00000000  00000000  00036410  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0000a555  00000000  00000000  0006b1d5  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    001513a2  00000000  00000000  0007572a  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  001c6acc  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002810  00000000  00000000  001c6b48  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000298 <__do_global_dtors_aux>:
 8000298:	b510      	push	{r4, lr}
 800029a:	4c05      	ldr	r4, [pc, #20]	; (80002b0 <__do_global_dtors_aux+0x18>)
 800029c:	7823      	ldrb	r3, [r4, #0]
 800029e:	b933      	cbnz	r3, 80002ae <__do_global_dtors_aux+0x16>
 80002a0:	4b04      	ldr	r3, [pc, #16]	; (80002b4 <__do_global_dtors_aux+0x1c>)
 80002a2:	b113      	cbz	r3, 80002aa <__do_global_dtors_aux+0x12>
 80002a4:	4804      	ldr	r0, [pc, #16]	; (80002b8 <__do_global_dtors_aux+0x20>)
 80002a6:	f3af 8000 	nop.w
 80002aa:	2301      	movs	r3, #1
 80002ac:	7023      	strb	r3, [r4, #0]
 80002ae:	bd10      	pop	{r4, pc}
 80002b0:	24000010 	.word	0x24000010
 80002b4:	00000000 	.word	0x00000000
 80002b8:	08006224 	.word	0x08006224

080002bc <frame_dummy>:
 80002bc:	b508      	push	{r3, lr}
 80002be:	4b03      	ldr	r3, [pc, #12]	; (80002cc <frame_dummy+0x10>)
 80002c0:	b11b      	cbz	r3, 80002ca <frame_dummy+0xe>
 80002c2:	4903      	ldr	r1, [pc, #12]	; (80002d0 <frame_dummy+0x14>)
 80002c4:	4803      	ldr	r0, [pc, #12]	; (80002d4 <frame_dummy+0x18>)
 80002c6:	f3af 8000 	nop.w
 80002ca:	bd08      	pop	{r3, pc}
 80002cc:	00000000 	.word	0x00000000
 80002d0:	24000014 	.word	0x24000014
 80002d4:	08006224 	.word	0x08006224

080002d8 <strlen>:
 80002d8:	4603      	mov	r3, r0
 80002da:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002de:	2a00      	cmp	r2, #0
 80002e0:	d1fb      	bne.n	80002da <strlen+0x2>
 80002e2:	1a18      	subs	r0, r3, r0
 80002e4:	3801      	subs	r0, #1
 80002e6:	4770      	bx	lr

080002e8 <__aeabi_uldivmod>:
 80002e8:	b953      	cbnz	r3, 8000300 <__aeabi_uldivmod+0x18>
 80002ea:	b94a      	cbnz	r2, 8000300 <__aeabi_uldivmod+0x18>
 80002ec:	2900      	cmp	r1, #0
 80002ee:	bf08      	it	eq
 80002f0:	2800      	cmpeq	r0, #0
 80002f2:	bf1c      	itt	ne
 80002f4:	f04f 31ff 	movne.w	r1, #4294967295
 80002f8:	f04f 30ff 	movne.w	r0, #4294967295
 80002fc:	f000 b972 	b.w	80005e4 <__aeabi_idiv0>
 8000300:	f1ad 0c08 	sub.w	ip, sp, #8
 8000304:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000308:	f000 f806 	bl	8000318 <__udivmoddi4>
 800030c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000310:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000314:	b004      	add	sp, #16
 8000316:	4770      	bx	lr

08000318 <__udivmoddi4>:
 8000318:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800031c:	9e08      	ldr	r6, [sp, #32]
 800031e:	4604      	mov	r4, r0
 8000320:	4688      	mov	r8, r1
 8000322:	2b00      	cmp	r3, #0
 8000324:	d14b      	bne.n	80003be <__udivmoddi4+0xa6>
 8000326:	428a      	cmp	r2, r1
 8000328:	4615      	mov	r5, r2
 800032a:	d967      	bls.n	80003fc <__udivmoddi4+0xe4>
 800032c:	fab2 f282 	clz	r2, r2
 8000330:	b14a      	cbz	r2, 8000346 <__udivmoddi4+0x2e>
 8000332:	f1c2 0720 	rsb	r7, r2, #32
 8000336:	fa01 f302 	lsl.w	r3, r1, r2
 800033a:	fa20 f707 	lsr.w	r7, r0, r7
 800033e:	4095      	lsls	r5, r2
 8000340:	ea47 0803 	orr.w	r8, r7, r3
 8000344:	4094      	lsls	r4, r2
 8000346:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 800034a:	0c23      	lsrs	r3, r4, #16
 800034c:	fbb8 f7fe 	udiv	r7, r8, lr
 8000350:	fa1f fc85 	uxth.w	ip, r5
 8000354:	fb0e 8817 	mls	r8, lr, r7, r8
 8000358:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800035c:	fb07 f10c 	mul.w	r1, r7, ip
 8000360:	4299      	cmp	r1, r3
 8000362:	d909      	bls.n	8000378 <__udivmoddi4+0x60>
 8000364:	18eb      	adds	r3, r5, r3
 8000366:	f107 30ff 	add.w	r0, r7, #4294967295
 800036a:	f080 811b 	bcs.w	80005a4 <__udivmoddi4+0x28c>
 800036e:	4299      	cmp	r1, r3
 8000370:	f240 8118 	bls.w	80005a4 <__udivmoddi4+0x28c>
 8000374:	3f02      	subs	r7, #2
 8000376:	442b      	add	r3, r5
 8000378:	1a5b      	subs	r3, r3, r1
 800037a:	b2a4      	uxth	r4, r4
 800037c:	fbb3 f0fe 	udiv	r0, r3, lr
 8000380:	fb0e 3310 	mls	r3, lr, r0, r3
 8000384:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000388:	fb00 fc0c 	mul.w	ip, r0, ip
 800038c:	45a4      	cmp	ip, r4
 800038e:	d909      	bls.n	80003a4 <__udivmoddi4+0x8c>
 8000390:	192c      	adds	r4, r5, r4
 8000392:	f100 33ff 	add.w	r3, r0, #4294967295
 8000396:	f080 8107 	bcs.w	80005a8 <__udivmoddi4+0x290>
 800039a:	45a4      	cmp	ip, r4
 800039c:	f240 8104 	bls.w	80005a8 <__udivmoddi4+0x290>
 80003a0:	3802      	subs	r0, #2
 80003a2:	442c      	add	r4, r5
 80003a4:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 80003a8:	eba4 040c 	sub.w	r4, r4, ip
 80003ac:	2700      	movs	r7, #0
 80003ae:	b11e      	cbz	r6, 80003b8 <__udivmoddi4+0xa0>
 80003b0:	40d4      	lsrs	r4, r2
 80003b2:	2300      	movs	r3, #0
 80003b4:	e9c6 4300 	strd	r4, r3, [r6]
 80003b8:	4639      	mov	r1, r7
 80003ba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003be:	428b      	cmp	r3, r1
 80003c0:	d909      	bls.n	80003d6 <__udivmoddi4+0xbe>
 80003c2:	2e00      	cmp	r6, #0
 80003c4:	f000 80eb 	beq.w	800059e <__udivmoddi4+0x286>
 80003c8:	2700      	movs	r7, #0
 80003ca:	e9c6 0100 	strd	r0, r1, [r6]
 80003ce:	4638      	mov	r0, r7
 80003d0:	4639      	mov	r1, r7
 80003d2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003d6:	fab3 f783 	clz	r7, r3
 80003da:	2f00      	cmp	r7, #0
 80003dc:	d147      	bne.n	800046e <__udivmoddi4+0x156>
 80003de:	428b      	cmp	r3, r1
 80003e0:	d302      	bcc.n	80003e8 <__udivmoddi4+0xd0>
 80003e2:	4282      	cmp	r2, r0
 80003e4:	f200 80fa 	bhi.w	80005dc <__udivmoddi4+0x2c4>
 80003e8:	1a84      	subs	r4, r0, r2
 80003ea:	eb61 0303 	sbc.w	r3, r1, r3
 80003ee:	2001      	movs	r0, #1
 80003f0:	4698      	mov	r8, r3
 80003f2:	2e00      	cmp	r6, #0
 80003f4:	d0e0      	beq.n	80003b8 <__udivmoddi4+0xa0>
 80003f6:	e9c6 4800 	strd	r4, r8, [r6]
 80003fa:	e7dd      	b.n	80003b8 <__udivmoddi4+0xa0>
 80003fc:	b902      	cbnz	r2, 8000400 <__udivmoddi4+0xe8>
 80003fe:	deff      	udf	#255	; 0xff
 8000400:	fab2 f282 	clz	r2, r2
 8000404:	2a00      	cmp	r2, #0
 8000406:	f040 808f 	bne.w	8000528 <__udivmoddi4+0x210>
 800040a:	1b49      	subs	r1, r1, r5
 800040c:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000410:	fa1f f885 	uxth.w	r8, r5
 8000414:	2701      	movs	r7, #1
 8000416:	fbb1 fcfe 	udiv	ip, r1, lr
 800041a:	0c23      	lsrs	r3, r4, #16
 800041c:	fb0e 111c 	mls	r1, lr, ip, r1
 8000420:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000424:	fb08 f10c 	mul.w	r1, r8, ip
 8000428:	4299      	cmp	r1, r3
 800042a:	d907      	bls.n	800043c <__udivmoddi4+0x124>
 800042c:	18eb      	adds	r3, r5, r3
 800042e:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000432:	d202      	bcs.n	800043a <__udivmoddi4+0x122>
 8000434:	4299      	cmp	r1, r3
 8000436:	f200 80cd 	bhi.w	80005d4 <__udivmoddi4+0x2bc>
 800043a:	4684      	mov	ip, r0
 800043c:	1a59      	subs	r1, r3, r1
 800043e:	b2a3      	uxth	r3, r4
 8000440:	fbb1 f0fe 	udiv	r0, r1, lr
 8000444:	fb0e 1410 	mls	r4, lr, r0, r1
 8000448:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 800044c:	fb08 f800 	mul.w	r8, r8, r0
 8000450:	45a0      	cmp	r8, r4
 8000452:	d907      	bls.n	8000464 <__udivmoddi4+0x14c>
 8000454:	192c      	adds	r4, r5, r4
 8000456:	f100 33ff 	add.w	r3, r0, #4294967295
 800045a:	d202      	bcs.n	8000462 <__udivmoddi4+0x14a>
 800045c:	45a0      	cmp	r8, r4
 800045e:	f200 80b6 	bhi.w	80005ce <__udivmoddi4+0x2b6>
 8000462:	4618      	mov	r0, r3
 8000464:	eba4 0408 	sub.w	r4, r4, r8
 8000468:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 800046c:	e79f      	b.n	80003ae <__udivmoddi4+0x96>
 800046e:	f1c7 0c20 	rsb	ip, r7, #32
 8000472:	40bb      	lsls	r3, r7
 8000474:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000478:	ea4e 0e03 	orr.w	lr, lr, r3
 800047c:	fa01 f407 	lsl.w	r4, r1, r7
 8000480:	fa20 f50c 	lsr.w	r5, r0, ip
 8000484:	fa21 f30c 	lsr.w	r3, r1, ip
 8000488:	ea4f 481e 	mov.w	r8, lr, lsr #16
 800048c:	4325      	orrs	r5, r4
 800048e:	fbb3 f9f8 	udiv	r9, r3, r8
 8000492:	0c2c      	lsrs	r4, r5, #16
 8000494:	fb08 3319 	mls	r3, r8, r9, r3
 8000498:	fa1f fa8e 	uxth.w	sl, lr
 800049c:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 80004a0:	fb09 f40a 	mul.w	r4, r9, sl
 80004a4:	429c      	cmp	r4, r3
 80004a6:	fa02 f207 	lsl.w	r2, r2, r7
 80004aa:	fa00 f107 	lsl.w	r1, r0, r7
 80004ae:	d90b      	bls.n	80004c8 <__udivmoddi4+0x1b0>
 80004b0:	eb1e 0303 	adds.w	r3, lr, r3
 80004b4:	f109 30ff 	add.w	r0, r9, #4294967295
 80004b8:	f080 8087 	bcs.w	80005ca <__udivmoddi4+0x2b2>
 80004bc:	429c      	cmp	r4, r3
 80004be:	f240 8084 	bls.w	80005ca <__udivmoddi4+0x2b2>
 80004c2:	f1a9 0902 	sub.w	r9, r9, #2
 80004c6:	4473      	add	r3, lr
 80004c8:	1b1b      	subs	r3, r3, r4
 80004ca:	b2ad      	uxth	r5, r5
 80004cc:	fbb3 f0f8 	udiv	r0, r3, r8
 80004d0:	fb08 3310 	mls	r3, r8, r0, r3
 80004d4:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 80004d8:	fb00 fa0a 	mul.w	sl, r0, sl
 80004dc:	45a2      	cmp	sl, r4
 80004de:	d908      	bls.n	80004f2 <__udivmoddi4+0x1da>
 80004e0:	eb1e 0404 	adds.w	r4, lr, r4
 80004e4:	f100 33ff 	add.w	r3, r0, #4294967295
 80004e8:	d26b      	bcs.n	80005c2 <__udivmoddi4+0x2aa>
 80004ea:	45a2      	cmp	sl, r4
 80004ec:	d969      	bls.n	80005c2 <__udivmoddi4+0x2aa>
 80004ee:	3802      	subs	r0, #2
 80004f0:	4474      	add	r4, lr
 80004f2:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 80004f6:	fba0 8902 	umull	r8, r9, r0, r2
 80004fa:	eba4 040a 	sub.w	r4, r4, sl
 80004fe:	454c      	cmp	r4, r9
 8000500:	46c2      	mov	sl, r8
 8000502:	464b      	mov	r3, r9
 8000504:	d354      	bcc.n	80005b0 <__udivmoddi4+0x298>
 8000506:	d051      	beq.n	80005ac <__udivmoddi4+0x294>
 8000508:	2e00      	cmp	r6, #0
 800050a:	d069      	beq.n	80005e0 <__udivmoddi4+0x2c8>
 800050c:	ebb1 050a 	subs.w	r5, r1, sl
 8000510:	eb64 0403 	sbc.w	r4, r4, r3
 8000514:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000518:	40fd      	lsrs	r5, r7
 800051a:	40fc      	lsrs	r4, r7
 800051c:	ea4c 0505 	orr.w	r5, ip, r5
 8000520:	e9c6 5400 	strd	r5, r4, [r6]
 8000524:	2700      	movs	r7, #0
 8000526:	e747      	b.n	80003b8 <__udivmoddi4+0xa0>
 8000528:	f1c2 0320 	rsb	r3, r2, #32
 800052c:	fa20 f703 	lsr.w	r7, r0, r3
 8000530:	4095      	lsls	r5, r2
 8000532:	fa01 f002 	lsl.w	r0, r1, r2
 8000536:	fa21 f303 	lsr.w	r3, r1, r3
 800053a:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 800053e:	4338      	orrs	r0, r7
 8000540:	0c01      	lsrs	r1, r0, #16
 8000542:	fbb3 f7fe 	udiv	r7, r3, lr
 8000546:	fa1f f885 	uxth.w	r8, r5
 800054a:	fb0e 3317 	mls	r3, lr, r7, r3
 800054e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000552:	fb07 f308 	mul.w	r3, r7, r8
 8000556:	428b      	cmp	r3, r1
 8000558:	fa04 f402 	lsl.w	r4, r4, r2
 800055c:	d907      	bls.n	800056e <__udivmoddi4+0x256>
 800055e:	1869      	adds	r1, r5, r1
 8000560:	f107 3cff 	add.w	ip, r7, #4294967295
 8000564:	d22f      	bcs.n	80005c6 <__udivmoddi4+0x2ae>
 8000566:	428b      	cmp	r3, r1
 8000568:	d92d      	bls.n	80005c6 <__udivmoddi4+0x2ae>
 800056a:	3f02      	subs	r7, #2
 800056c:	4429      	add	r1, r5
 800056e:	1acb      	subs	r3, r1, r3
 8000570:	b281      	uxth	r1, r0
 8000572:	fbb3 f0fe 	udiv	r0, r3, lr
 8000576:	fb0e 3310 	mls	r3, lr, r0, r3
 800057a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800057e:	fb00 f308 	mul.w	r3, r0, r8
 8000582:	428b      	cmp	r3, r1
 8000584:	d907      	bls.n	8000596 <__udivmoddi4+0x27e>
 8000586:	1869      	adds	r1, r5, r1
 8000588:	f100 3cff 	add.w	ip, r0, #4294967295
 800058c:	d217      	bcs.n	80005be <__udivmoddi4+0x2a6>
 800058e:	428b      	cmp	r3, r1
 8000590:	d915      	bls.n	80005be <__udivmoddi4+0x2a6>
 8000592:	3802      	subs	r0, #2
 8000594:	4429      	add	r1, r5
 8000596:	1ac9      	subs	r1, r1, r3
 8000598:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 800059c:	e73b      	b.n	8000416 <__udivmoddi4+0xfe>
 800059e:	4637      	mov	r7, r6
 80005a0:	4630      	mov	r0, r6
 80005a2:	e709      	b.n	80003b8 <__udivmoddi4+0xa0>
 80005a4:	4607      	mov	r7, r0
 80005a6:	e6e7      	b.n	8000378 <__udivmoddi4+0x60>
 80005a8:	4618      	mov	r0, r3
 80005aa:	e6fb      	b.n	80003a4 <__udivmoddi4+0x8c>
 80005ac:	4541      	cmp	r1, r8
 80005ae:	d2ab      	bcs.n	8000508 <__udivmoddi4+0x1f0>
 80005b0:	ebb8 0a02 	subs.w	sl, r8, r2
 80005b4:	eb69 020e 	sbc.w	r2, r9, lr
 80005b8:	3801      	subs	r0, #1
 80005ba:	4613      	mov	r3, r2
 80005bc:	e7a4      	b.n	8000508 <__udivmoddi4+0x1f0>
 80005be:	4660      	mov	r0, ip
 80005c0:	e7e9      	b.n	8000596 <__udivmoddi4+0x27e>
 80005c2:	4618      	mov	r0, r3
 80005c4:	e795      	b.n	80004f2 <__udivmoddi4+0x1da>
 80005c6:	4667      	mov	r7, ip
 80005c8:	e7d1      	b.n	800056e <__udivmoddi4+0x256>
 80005ca:	4681      	mov	r9, r0
 80005cc:	e77c      	b.n	80004c8 <__udivmoddi4+0x1b0>
 80005ce:	3802      	subs	r0, #2
 80005d0:	442c      	add	r4, r5
 80005d2:	e747      	b.n	8000464 <__udivmoddi4+0x14c>
 80005d4:	f1ac 0c02 	sub.w	ip, ip, #2
 80005d8:	442b      	add	r3, r5
 80005da:	e72f      	b.n	800043c <__udivmoddi4+0x124>
 80005dc:	4638      	mov	r0, r7
 80005de:	e708      	b.n	80003f2 <__udivmoddi4+0xda>
 80005e0:	4637      	mov	r7, r6
 80005e2:	e6e9      	b.n	80003b8 <__udivmoddi4+0xa0>

080005e4 <__aeabi_idiv0>:
 80005e4:	4770      	bx	lr
 80005e6:	bf00      	nop

080005e8 <new_gc>:
#include "Gamecube.h"


void new_gc(Gamecube *gc){
 80005e8:	b480      	push	{r7}
 80005ea:	b083      	sub	sp, #12
 80005ec:	af00      	add	r7, sp, #0
 80005ee:	6078      	str	r0, [r7, #4]
	gc->A = false;
 80005f0:	687b      	ldr	r3, [r7, #4]
 80005f2:	2200      	movs	r2, #0
 80005f4:	701a      	strb	r2, [r3, #0]
	gc->B = false;
 80005f6:	687b      	ldr	r3, [r7, #4]
 80005f8:	2200      	movs	r2, #0
 80005fa:	705a      	strb	r2, [r3, #1]
	gc->X = false;
 80005fc:	687b      	ldr	r3, [r7, #4]
 80005fe:	2200      	movs	r2, #0
 8000600:	709a      	strb	r2, [r3, #2]
	gc->Y = false;
 8000602:	687b      	ldr	r3, [r7, #4]
 8000604:	2200      	movs	r2, #0
 8000606:	70da      	strb	r2, [r3, #3]
	gc->START = false;
 8000608:	687b      	ldr	r3, [r7, #4]
 800060a:	2200      	movs	r2, #0
 800060c:	711a      	strb	r2, [r3, #4]
	gc->L = false;
 800060e:	687b      	ldr	r3, [r7, #4]
 8000610:	2200      	movs	r2, #0
 8000612:	715a      	strb	r2, [r3, #5]
	gc->R = false;
 8000614:	687b      	ldr	r3, [r7, #4]
 8000616:	2200      	movs	r2, #0
 8000618:	719a      	strb	r2, [r3, #6]
	gc->Z = false;
 800061a:	687b      	ldr	r3, [r7, #4]
 800061c:	2200      	movs	r2, #0
 800061e:	71da      	strb	r2, [r3, #7]
	gc->D_UP = false;
 8000620:	687b      	ldr	r3, [r7, #4]
 8000622:	2200      	movs	r2, #0
 8000624:	721a      	strb	r2, [r3, #8]
	gc->D_LEFT = false;
 8000626:	687b      	ldr	r3, [r7, #4]
 8000628:	2200      	movs	r2, #0
 800062a:	729a      	strb	r2, [r3, #10]
	gc->D_RIGHT = false;
 800062c:	687b      	ldr	r3, [r7, #4]
 800062e:	2200      	movs	r2, #0
 8000630:	72da      	strb	r2, [r3, #11]
	gc->D_UP = false;
 8000632:	687b      	ldr	r3, [r7, #4]
 8000634:	2200      	movs	r2, #0
 8000636:	721a      	strb	r2, [r3, #8]

	gc->JOYSTICK_X = 0;
 8000638:	687b      	ldr	r3, [r7, #4]
 800063a:	2200      	movs	r2, #0
 800063c:	60da      	str	r2, [r3, #12]
	gc->JOYSTICK_Y = 0;
 800063e:	687b      	ldr	r3, [r7, #4]
 8000640:	2200      	movs	r2, #0
 8000642:	611a      	str	r2, [r3, #16]
	gc->C_STICK_X = 0;
 8000644:	687b      	ldr	r3, [r7, #4]
 8000646:	2200      	movs	r2, #0
 8000648:	615a      	str	r2, [r3, #20]
	gc->C_STICK_Y = 0;
 800064a:	687b      	ldr	r3, [r7, #4]
 800064c:	2200      	movs	r2, #0
 800064e:	619a      	str	r2, [r3, #24]
	gc->LEFT_TRIGGER = 0;
 8000650:	687b      	ldr	r3, [r7, #4]
 8000652:	2200      	movs	r2, #0
 8000654:	61da      	str	r2, [r3, #28]
	gc->RIGHT_TRIGGER = 0;
 8000656:	687b      	ldr	r3, [r7, #4]
 8000658:	2200      	movs	r2, #0
 800065a:	621a      	str	r2, [r3, #32]

	gc->_rumble = false;
 800065c:	687b      	ldr	r3, [r7, #4]
 800065e:	2200      	movs	r2, #0
 8000660:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
}
 8000664:	bf00      	nop
 8000666:	370c      	adds	r7, #12
 8000668:	46bd      	mov	sp, r7
 800066a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800066e:	4770      	bx	lr

08000670 <main_fn>:
#include "main.h"
#include "app.h"



void main_fn(void){
 8000670:	b580      	push	{r7, lr}
 8000672:	b08a      	sub	sp, #40	; 0x28
 8000674:	af00      	add	r7, sp, #0
	Gamecube gc;
	new_gc(&gc);
 8000676:	463b      	mov	r3, r7
 8000678:	4618      	mov	r0, r3
 800067a:	f7ff ffb5 	bl	80005e8 <new_gc>

	while (1){

		  // HAL_UART_Transmit(&huart4, (uint8_t*)msg, strlen(msg), 0xFFFF);
		  TX4_print("Nyanpasu!");
 800067e:	4805      	ldr	r0, [pc, #20]	; (8000694 <main_fn+0x24>)
 8000680:	f000 f982 	bl	8000988 <TX4_print>
		  HAL_GPIO_TogglePin(LED_G_GPIO_Port, LED_G_Pin);
 8000684:	2101      	movs	r1, #1
 8000686:	4804      	ldr	r0, [pc, #16]	; (8000698 <main_fn+0x28>)
 8000688:	f000 fe2b 	bl	80012e2 <HAL_GPIO_TogglePin>
		  // HAL_GPIO_TogglePin(LED_R_GPIO_Port, LED_R_Pin);
		  // HAL_GPIO_TogglePin(LED_Y_GPIO_Port, LED_Y_Pin);
		  HAL_Delay(100);
 800068c:	2064      	movs	r0, #100	; 0x64
 800068e:	f000 fb4d 	bl	8000d2c <HAL_Delay>
		  TX4_print("Nyanpasu!");
 8000692:	e7f4      	b.n	800067e <main_fn+0xe>
 8000694:	0800623c 	.word	0x0800623c
 8000698:	58020400 	.word	0x58020400

0800069c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800069c:	b580      	push	{r7, lr}
 800069e:	af00      	add	r7, sp, #0
  

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80006a0:	f000 fab6 	bl	8000c10 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80006a4:	f000 f80a 	bl	80006bc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80006a8:	f000 f8ec 	bl	8000884 <MX_GPIO_Init>
  MX_UART4_Init();
 80006ac:	f000 f89e 	bl	80007ec <MX_UART4_Init>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

  main_fn();
 80006b0:	f7ff ffde 	bl	8000670 <main_fn>
 80006b4:	2300      	movs	r3, #0
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
}
 80006b6:	4618      	mov	r0, r3
 80006b8:	bd80      	pop	{r7, pc}
	...

080006bc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80006bc:	b580      	push	{r7, lr}
 80006be:	b0cc      	sub	sp, #304	; 0x130
 80006c0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80006c2:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 80006c6:	224c      	movs	r2, #76	; 0x4c
 80006c8:	2100      	movs	r1, #0
 80006ca:	4618      	mov	r0, r3
 80006cc:	f005 fda2 	bl	8006214 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80006d0:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 80006d4:	2220      	movs	r2, #32
 80006d6:	2100      	movs	r1, #0
 80006d8:	4618      	mov	r0, r3
 80006da:	f005 fd9b 	bl	8006214 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80006de:	f107 0308 	add.w	r3, r7, #8
 80006e2:	4618      	mov	r0, r3
 80006e4:	23bc      	movs	r3, #188	; 0xbc
 80006e6:	461a      	mov	r2, r3
 80006e8:	2100      	movs	r1, #0
 80006ea:	f005 fd93 	bl	8006214 <memset>

  /** Supply configuration update enable 
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 80006ee:	2002      	movs	r0, #2
 80006f0:	f000 fe12 	bl	8001318 <HAL_PWREx_ConfigSupply>
  /** Configure the main internal regulator output voltage 
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 80006f4:	1d3b      	adds	r3, r7, #4
 80006f6:	2200      	movs	r2, #0
 80006f8:	601a      	str	r2, [r3, #0]
 80006fa:	4b3a      	ldr	r3, [pc, #232]	; (80007e4 <SystemClock_Config+0x128>)
 80006fc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80006fe:	4a39      	ldr	r2, [pc, #228]	; (80007e4 <SystemClock_Config+0x128>)
 8000700:	f023 0301 	bic.w	r3, r3, #1
 8000704:	62d3      	str	r3, [r2, #44]	; 0x2c
 8000706:	4b37      	ldr	r3, [pc, #220]	; (80007e4 <SystemClock_Config+0x128>)
 8000708:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800070a:	f003 0201 	and.w	r2, r3, #1
 800070e:	1d3b      	adds	r3, r7, #4
 8000710:	601a      	str	r2, [r3, #0]
 8000712:	4b35      	ldr	r3, [pc, #212]	; (80007e8 <SystemClock_Config+0x12c>)
 8000714:	699b      	ldr	r3, [r3, #24]
 8000716:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 800071a:	4a33      	ldr	r2, [pc, #204]	; (80007e8 <SystemClock_Config+0x12c>)
 800071c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000720:	6193      	str	r3, [r2, #24]
 8000722:	4b31      	ldr	r3, [pc, #196]	; (80007e8 <SystemClock_Config+0x12c>)
 8000724:	699b      	ldr	r3, [r3, #24]
 8000726:	f403 4240 	and.w	r2, r3, #49152	; 0xc000
 800072a:	1d3b      	adds	r3, r7, #4
 800072c:	601a      	str	r2, [r3, #0]
 800072e:	1d3b      	adds	r3, r7, #4
 8000730:	681b      	ldr	r3, [r3, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8000732:	bf00      	nop
 8000734:	4b2c      	ldr	r3, [pc, #176]	; (80007e8 <SystemClock_Config+0x12c>)
 8000736:	699b      	ldr	r3, [r3, #24]
 8000738:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800073c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8000740:	d1f8      	bne.n	8000734 <SystemClock_Config+0x78>
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000742:	2302      	movs	r3, #2
 8000744:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 8000748:	2301      	movs	r3, #1
 800074a:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800074e:	2320      	movs	r3, #32
 8000750:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000754:	2300      	movs	r3, #0
 8000756:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800075a:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 800075e:	4618      	mov	r0, r3
 8000760:	f000 fe12 	bl	8001388 <HAL_RCC_OscConfig>
 8000764:	4603      	mov	r3, r0
 8000766:	2b00      	cmp	r3, #0
 8000768:	d001      	beq.n	800076e <SystemClock_Config+0xb2>
  {
    Error_Handler();
 800076a:	f000 f92b 	bl	80009c4 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800076e:	233f      	movs	r3, #63	; 0x3f
 8000770:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000774:	2300      	movs	r3, #0
 8000776:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 800077a:	2300      	movs	r3, #0
 800077c:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 8000780:	2300      	movs	r3, #0
 8000782:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV1;
 8000786:	2300      	movs	r3, #0
 8000788:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV1;
 800078c:	2300      	movs	r3, #0
 800078e:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV1;
 8000792:	2300      	movs	r3, #0
 8000794:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV1;
 8000798:	2300      	movs	r3, #0
 800079a:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 800079e:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 80007a2:	2100      	movs	r1, #0
 80007a4:	4618      	mov	r0, r3
 80007a6:	f001 f9a7 	bl	8001af8 <HAL_RCC_ClockConfig>
 80007aa:	4603      	mov	r3, r0
 80007ac:	2b00      	cmp	r3, #0
 80007ae:	d001      	beq.n	80007b4 <SystemClock_Config+0xf8>
  {
    Error_Handler();
 80007b0:	f000 f908 	bl	80009c4 <Error_Handler>
  }
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_UART4;
 80007b4:	f107 0308 	add.w	r3, r7, #8
 80007b8:	2202      	movs	r2, #2
 80007ba:	601a      	str	r2, [r3, #0]
  PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 80007bc:	f107 0308 	add.w	r3, r7, #8
 80007c0:	2200      	movs	r2, #0
 80007c2:	675a      	str	r2, [r3, #116]	; 0x74
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80007c4:	f107 0308 	add.w	r3, r7, #8
 80007c8:	4618      	mov	r0, r3
 80007ca:	f001 fcf3 	bl	80021b4 <HAL_RCCEx_PeriphCLKConfig>
 80007ce:	4603      	mov	r3, r0
 80007d0:	2b00      	cmp	r3, #0
 80007d2:	d001      	beq.n	80007d8 <SystemClock_Config+0x11c>
  {
    Error_Handler();
 80007d4:	f000 f8f6 	bl	80009c4 <Error_Handler>
  }
}
 80007d8:	bf00      	nop
 80007da:	f507 7798 	add.w	r7, r7, #304	; 0x130
 80007de:	46bd      	mov	sp, r7
 80007e0:	bd80      	pop	{r7, pc}
 80007e2:	bf00      	nop
 80007e4:	58000400 	.word	0x58000400
 80007e8:	58024800 	.word	0x58024800

080007ec <MX_UART4_Init>:
  * @brief UART4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART4_Init(void)
{
 80007ec:	b580      	push	{r7, lr}
 80007ee:	af00      	add	r7, sp, #0
  /* USER CODE END UART4_Init 0 */

  /* USER CODE BEGIN UART4_Init 1 */

  /* USER CODE END UART4_Init 1 */
  huart4.Instance = UART4;
 80007f0:	4b22      	ldr	r3, [pc, #136]	; (800087c <MX_UART4_Init+0x90>)
 80007f2:	4a23      	ldr	r2, [pc, #140]	; (8000880 <MX_UART4_Init+0x94>)
 80007f4:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 115200;
 80007f6:	4b21      	ldr	r3, [pc, #132]	; (800087c <MX_UART4_Init+0x90>)
 80007f8:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80007fc:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 80007fe:	4b1f      	ldr	r3, [pc, #124]	; (800087c <MX_UART4_Init+0x90>)
 8000800:	2200      	movs	r2, #0
 8000802:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 8000804:	4b1d      	ldr	r3, [pc, #116]	; (800087c <MX_UART4_Init+0x90>)
 8000806:	2200      	movs	r2, #0
 8000808:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 800080a:	4b1c      	ldr	r3, [pc, #112]	; (800087c <MX_UART4_Init+0x90>)
 800080c:	2200      	movs	r2, #0
 800080e:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 8000810:	4b1a      	ldr	r3, [pc, #104]	; (800087c <MX_UART4_Init+0x90>)
 8000812:	220c      	movs	r2, #12
 8000814:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000816:	4b19      	ldr	r3, [pc, #100]	; (800087c <MX_UART4_Init+0x90>)
 8000818:	2200      	movs	r2, #0
 800081a:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 800081c:	4b17      	ldr	r3, [pc, #92]	; (800087c <MX_UART4_Init+0x90>)
 800081e:	2200      	movs	r2, #0
 8000820:	61da      	str	r2, [r3, #28]
  huart4.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000822:	4b16      	ldr	r3, [pc, #88]	; (800087c <MX_UART4_Init+0x90>)
 8000824:	2200      	movs	r2, #0
 8000826:	621a      	str	r2, [r3, #32]
  huart4.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000828:	4b14      	ldr	r3, [pc, #80]	; (800087c <MX_UART4_Init+0x90>)
 800082a:	2200      	movs	r2, #0
 800082c:	625a      	str	r2, [r3, #36]	; 0x24
  huart4.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800082e:	4b13      	ldr	r3, [pc, #76]	; (800087c <MX_UART4_Init+0x90>)
 8000830:	2200      	movs	r2, #0
 8000832:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart4) != HAL_OK)
 8000834:	4811      	ldr	r0, [pc, #68]	; (800087c <MX_UART4_Init+0x90>)
 8000836:	f002 ffdb 	bl	80037f0 <HAL_UART_Init>
 800083a:	4603      	mov	r3, r0
 800083c:	2b00      	cmp	r3, #0
 800083e:	d001      	beq.n	8000844 <MX_UART4_Init+0x58>
  {
    Error_Handler();
 8000840:	f000 f8c0 	bl	80009c4 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart4, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000844:	2100      	movs	r1, #0
 8000846:	480d      	ldr	r0, [pc, #52]	; (800087c <MX_UART4_Init+0x90>)
 8000848:	f005 fbdb 	bl	8006002 <HAL_UARTEx_SetTxFifoThreshold>
 800084c:	4603      	mov	r3, r0
 800084e:	2b00      	cmp	r3, #0
 8000850:	d001      	beq.n	8000856 <MX_UART4_Init+0x6a>
  {
    Error_Handler();
 8000852:	f000 f8b7 	bl	80009c4 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart4, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000856:	2100      	movs	r1, #0
 8000858:	4808      	ldr	r0, [pc, #32]	; (800087c <MX_UART4_Init+0x90>)
 800085a:	f005 fc10 	bl	800607e <HAL_UARTEx_SetRxFifoThreshold>
 800085e:	4603      	mov	r3, r0
 8000860:	2b00      	cmp	r3, #0
 8000862:	d001      	beq.n	8000868 <MX_UART4_Init+0x7c>
  {
    Error_Handler();
 8000864:	f000 f8ae 	bl	80009c4 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart4) != HAL_OK)
 8000868:	4804      	ldr	r0, [pc, #16]	; (800087c <MX_UART4_Init+0x90>)
 800086a:	f005 fb91 	bl	8005f90 <HAL_UARTEx_DisableFifoMode>
 800086e:	4603      	mov	r3, r0
 8000870:	2b00      	cmp	r3, #0
 8000872:	d001      	beq.n	8000878 <MX_UART4_Init+0x8c>
  {
    Error_Handler();
 8000874:	f000 f8a6 	bl	80009c4 <Error_Handler>
  }
  /* USER CODE BEGIN UART4_Init 2 */

  /* USER CODE END UART4_Init 2 */

}
 8000878:	bf00      	nop
 800087a:	bd80      	pop	{r7, pc}
 800087c:	2400002c 	.word	0x2400002c
 8000880:	40004c00 	.word	0x40004c00

08000884 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000884:	b580      	push	{r7, lr}
 8000886:	b088      	sub	sp, #32
 8000888:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800088a:	f107 030c 	add.w	r3, r7, #12
 800088e:	2200      	movs	r2, #0
 8000890:	601a      	str	r2, [r3, #0]
 8000892:	605a      	str	r2, [r3, #4]
 8000894:	609a      	str	r2, [r3, #8]
 8000896:	60da      	str	r2, [r3, #12]
 8000898:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800089a:	4b37      	ldr	r3, [pc, #220]	; (8000978 <MX_GPIO_Init+0xf4>)
 800089c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80008a0:	4a35      	ldr	r2, [pc, #212]	; (8000978 <MX_GPIO_Init+0xf4>)
 80008a2:	f043 0302 	orr.w	r3, r3, #2
 80008a6:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80008aa:	4b33      	ldr	r3, [pc, #204]	; (8000978 <MX_GPIO_Init+0xf4>)
 80008ac:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80008b0:	f003 0302 	and.w	r3, r3, #2
 80008b4:	60bb      	str	r3, [r7, #8]
 80008b6:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80008b8:	4b2f      	ldr	r3, [pc, #188]	; (8000978 <MX_GPIO_Init+0xf4>)
 80008ba:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80008be:	4a2e      	ldr	r2, [pc, #184]	; (8000978 <MX_GPIO_Init+0xf4>)
 80008c0:	f043 0304 	orr.w	r3, r3, #4
 80008c4:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80008c8:	4b2b      	ldr	r3, [pc, #172]	; (8000978 <MX_GPIO_Init+0xf4>)
 80008ca:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80008ce:	f003 0304 	and.w	r3, r3, #4
 80008d2:	607b      	str	r3, [r7, #4]
 80008d4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80008d6:	4b28      	ldr	r3, [pc, #160]	; (8000978 <MX_GPIO_Init+0xf4>)
 80008d8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80008dc:	4a26      	ldr	r2, [pc, #152]	; (8000978 <MX_GPIO_Init+0xf4>)
 80008de:	f043 0310 	orr.w	r3, r3, #16
 80008e2:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80008e6:	4b24      	ldr	r3, [pc, #144]	; (8000978 <MX_GPIO_Init+0xf4>)
 80008e8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80008ec:	f003 0310 	and.w	r3, r3, #16
 80008f0:	603b      	str	r3, [r7, #0]
 80008f2:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LED_G_Pin|LED_R_Pin, GPIO_PIN_RESET);
 80008f4:	2200      	movs	r2, #0
 80008f6:	f244 0101 	movw	r1, #16385	; 0x4001
 80008fa:	4820      	ldr	r0, [pc, #128]	; (800097c <MX_GPIO_Init+0xf8>)
 80008fc:	f000 fcd8 	bl	80012b0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(DIG_GC_GPIO_Port, DIG_GC_Pin, GPIO_PIN_RESET);
 8000900:	2200      	movs	r2, #0
 8000902:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000906:	481e      	ldr	r0, [pc, #120]	; (8000980 <MX_GPIO_Init+0xfc>)
 8000908:	f000 fcd2 	bl	80012b0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_Y_GPIO_Port, LED_Y_Pin, GPIO_PIN_RESET);
 800090c:	2200      	movs	r2, #0
 800090e:	2102      	movs	r1, #2
 8000910:	481c      	ldr	r0, [pc, #112]	; (8000984 <MX_GPIO_Init+0x100>)
 8000912:	f000 fccd 	bl	80012b0 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : LED_G_Pin LED_R_Pin */
  GPIO_InitStruct.Pin = LED_G_Pin|LED_R_Pin;
 8000916:	f244 0301 	movw	r3, #16385	; 0x4001
 800091a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800091c:	2301      	movs	r3, #1
 800091e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000920:	2300      	movs	r3, #0
 8000922:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000924:	2300      	movs	r3, #0
 8000926:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000928:	f107 030c 	add.w	r3, r7, #12
 800092c:	4619      	mov	r1, r3
 800092e:	4813      	ldr	r0, [pc, #76]	; (800097c <MX_GPIO_Init+0xf8>)
 8000930:	f000 fb0e 	bl	8000f50 <HAL_GPIO_Init>

  /*Configure GPIO pin : DIG_GC_Pin */
  GPIO_InitStruct.Pin = DIG_GC_Pin;
 8000934:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000938:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800093a:	2301      	movs	r3, #1
 800093c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800093e:	2300      	movs	r3, #0
 8000940:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000942:	2300      	movs	r3, #0
 8000944:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(DIG_GC_GPIO_Port, &GPIO_InitStruct);
 8000946:	f107 030c 	add.w	r3, r7, #12
 800094a:	4619      	mov	r1, r3
 800094c:	480c      	ldr	r0, [pc, #48]	; (8000980 <MX_GPIO_Init+0xfc>)
 800094e:	f000 faff 	bl	8000f50 <HAL_GPIO_Init>

  /*Configure GPIO pin : LED_Y_Pin */
  GPIO_InitStruct.Pin = LED_Y_Pin;
 8000952:	2302      	movs	r3, #2
 8000954:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000956:	2301      	movs	r3, #1
 8000958:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800095a:	2300      	movs	r3, #0
 800095c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800095e:	2300      	movs	r3, #0
 8000960:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(LED_Y_GPIO_Port, &GPIO_InitStruct);
 8000962:	f107 030c 	add.w	r3, r7, #12
 8000966:	4619      	mov	r1, r3
 8000968:	4806      	ldr	r0, [pc, #24]	; (8000984 <MX_GPIO_Init+0x100>)
 800096a:	f000 faf1 	bl	8000f50 <HAL_GPIO_Init>

}
 800096e:	bf00      	nop
 8000970:	3720      	adds	r7, #32
 8000972:	46bd      	mov	sp, r7
 8000974:	bd80      	pop	{r7, pc}
 8000976:	bf00      	nop
 8000978:	58024400 	.word	0x58024400
 800097c:	58020400 	.word	0x58020400
 8000980:	58020800 	.word	0x58020800
 8000984:	58021000 	.word	0x58021000

08000988 <TX4_print>:

/* USER CODE BEGIN 4 */
void TX4_print(const char* msg){
 8000988:	b580      	push	{r7, lr}
 800098a:	b082      	sub	sp, #8
 800098c:	af00      	add	r7, sp, #0
 800098e:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart4, (uint8_t*)msg, strlen(msg), 0xFFFF);
 8000990:	6878      	ldr	r0, [r7, #4]
 8000992:	f7ff fca1 	bl	80002d8 <strlen>
 8000996:	4603      	mov	r3, r0
 8000998:	b29a      	uxth	r2, r3
 800099a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800099e:	6879      	ldr	r1, [r7, #4]
 80009a0:	4806      	ldr	r0, [pc, #24]	; (80009bc <TX4_print+0x34>)
 80009a2:	f002 ff75 	bl	8003890 <HAL_UART_Transmit>
	HAL_UART_Transmit(&huart4, (uint8_t*)"\r\n", strlen("\r\n"), 0xFFFF);
 80009a6:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80009aa:	2202      	movs	r2, #2
 80009ac:	4904      	ldr	r1, [pc, #16]	; (80009c0 <TX4_print+0x38>)
 80009ae:	4803      	ldr	r0, [pc, #12]	; (80009bc <TX4_print+0x34>)
 80009b0:	f002 ff6e 	bl	8003890 <HAL_UART_Transmit>
}
 80009b4:	bf00      	nop
 80009b6:	3708      	adds	r7, #8
 80009b8:	46bd      	mov	sp, r7
 80009ba:	bd80      	pop	{r7, pc}
 80009bc:	2400002c 	.word	0x2400002c
 80009c0:	08006248 	.word	0x08006248

080009c4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80009c4:	b480      	push	{r7}
 80009c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 80009c8:	bf00      	nop
 80009ca:	46bd      	mov	sp, r7
 80009cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009d0:	4770      	bx	lr
	...

080009d4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80009d4:	b480      	push	{r7}
 80009d6:	b083      	sub	sp, #12
 80009d8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80009da:	4b0a      	ldr	r3, [pc, #40]	; (8000a04 <HAL_MspInit+0x30>)
 80009dc:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 80009e0:	4a08      	ldr	r2, [pc, #32]	; (8000a04 <HAL_MspInit+0x30>)
 80009e2:	f043 0302 	orr.w	r3, r3, #2
 80009e6:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 80009ea:	4b06      	ldr	r3, [pc, #24]	; (8000a04 <HAL_MspInit+0x30>)
 80009ec:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 80009f0:	f003 0302 	and.w	r3, r3, #2
 80009f4:	607b      	str	r3, [r7, #4]
 80009f6:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80009f8:	bf00      	nop
 80009fa:	370c      	adds	r7, #12
 80009fc:	46bd      	mov	sp, r7
 80009fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a02:	4770      	bx	lr
 8000a04:	58024400 	.word	0x58024400

08000a08 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000a08:	b580      	push	{r7, lr}
 8000a0a:	b08a      	sub	sp, #40	; 0x28
 8000a0c:	af00      	add	r7, sp, #0
 8000a0e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a10:	f107 0314 	add.w	r3, r7, #20
 8000a14:	2200      	movs	r2, #0
 8000a16:	601a      	str	r2, [r3, #0]
 8000a18:	605a      	str	r2, [r3, #4]
 8000a1a:	609a      	str	r2, [r3, #8]
 8000a1c:	60da      	str	r2, [r3, #12]
 8000a1e:	611a      	str	r2, [r3, #16]
  if(huart->Instance==UART4)
 8000a20:	687b      	ldr	r3, [r7, #4]
 8000a22:	681b      	ldr	r3, [r3, #0]
 8000a24:	4a1a      	ldr	r2, [pc, #104]	; (8000a90 <HAL_UART_MspInit+0x88>)
 8000a26:	4293      	cmp	r3, r2
 8000a28:	d12e      	bne.n	8000a88 <HAL_UART_MspInit+0x80>
  {
  /* USER CODE BEGIN UART4_MspInit 0 */

  /* USER CODE END UART4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 8000a2a:	4b1a      	ldr	r3, [pc, #104]	; (8000a94 <HAL_UART_MspInit+0x8c>)
 8000a2c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8000a30:	4a18      	ldr	r2, [pc, #96]	; (8000a94 <HAL_UART_MspInit+0x8c>)
 8000a32:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8000a36:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 8000a3a:	4b16      	ldr	r3, [pc, #88]	; (8000a94 <HAL_UART_MspInit+0x8c>)
 8000a3c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8000a40:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8000a44:	613b      	str	r3, [r7, #16]
 8000a46:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000a48:	4b12      	ldr	r3, [pc, #72]	; (8000a94 <HAL_UART_MspInit+0x8c>)
 8000a4a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000a4e:	4a11      	ldr	r2, [pc, #68]	; (8000a94 <HAL_UART_MspInit+0x8c>)
 8000a50:	f043 0304 	orr.w	r3, r3, #4
 8000a54:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000a58:	4b0e      	ldr	r3, [pc, #56]	; (8000a94 <HAL_UART_MspInit+0x8c>)
 8000a5a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000a5e:	f003 0304 	and.w	r3, r3, #4
 8000a62:	60fb      	str	r3, [r7, #12]
 8000a64:	68fb      	ldr	r3, [r7, #12]
    /**UART4 GPIO Configuration    
    PC10     ------> UART4_TX
    PC11     ------> UART4_RX 
    */
    GPIO_InitStruct.Pin = TX_4_Pin|RX_4_Pin;
 8000a66:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8000a6a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a6c:	2302      	movs	r3, #2
 8000a6e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a70:	2300      	movs	r3, #0
 8000a72:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a74:	2300      	movs	r3, #0
 8000a76:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 8000a78:	2308      	movs	r3, #8
 8000a7a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000a7c:	f107 0314 	add.w	r3, r7, #20
 8000a80:	4619      	mov	r1, r3
 8000a82:	4805      	ldr	r0, [pc, #20]	; (8000a98 <HAL_UART_MspInit+0x90>)
 8000a84:	f000 fa64 	bl	8000f50 <HAL_GPIO_Init>
  /* USER CODE BEGIN UART4_MspInit 1 */

  /* USER CODE END UART4_MspInit 1 */
  }

}
 8000a88:	bf00      	nop
 8000a8a:	3728      	adds	r7, #40	; 0x28
 8000a8c:	46bd      	mov	sp, r7
 8000a8e:	bd80      	pop	{r7, pc}
 8000a90:	40004c00 	.word	0x40004c00
 8000a94:	58024400 	.word	0x58024400
 8000a98:	58020800 	.word	0x58020800

08000a9c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000a9c:	b480      	push	{r7}
 8000a9e:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8000aa0:	bf00      	nop
 8000aa2:	46bd      	mov	sp, r7
 8000aa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000aa8:	4770      	bx	lr

08000aaa <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000aaa:	b480      	push	{r7}
 8000aac:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000aae:	e7fe      	b.n	8000aae <HardFault_Handler+0x4>

08000ab0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000ab0:	b480      	push	{r7}
 8000ab2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000ab4:	e7fe      	b.n	8000ab4 <MemManage_Handler+0x4>

08000ab6 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000ab6:	b480      	push	{r7}
 8000ab8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000aba:	e7fe      	b.n	8000aba <BusFault_Handler+0x4>

08000abc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000abc:	b480      	push	{r7}
 8000abe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000ac0:	e7fe      	b.n	8000ac0 <UsageFault_Handler+0x4>

08000ac2 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000ac2:	b480      	push	{r7}
 8000ac4:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000ac6:	bf00      	nop
 8000ac8:	46bd      	mov	sp, r7
 8000aca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ace:	4770      	bx	lr

08000ad0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000ad0:	b480      	push	{r7}
 8000ad2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000ad4:	bf00      	nop
 8000ad6:	46bd      	mov	sp, r7
 8000ad8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000adc:	4770      	bx	lr

08000ade <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000ade:	b480      	push	{r7}
 8000ae0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000ae2:	bf00      	nop
 8000ae4:	46bd      	mov	sp, r7
 8000ae6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000aea:	4770      	bx	lr

08000aec <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000aec:	b580      	push	{r7, lr}
 8000aee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000af0:	f000 f8fc 	bl	8000cec <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000af4:	bf00      	nop
 8000af6:	bd80      	pop	{r7, pc}

08000af8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000af8:	b480      	push	{r7}
 8000afa:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8000afc:	4b29      	ldr	r3, [pc, #164]	; (8000ba4 <SystemInit+0xac>)
 8000afe:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000b02:	4a28      	ldr	r2, [pc, #160]	; (8000ba4 <SystemInit+0xac>)
 8000b04:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000b08:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8000b0c:	4b26      	ldr	r3, [pc, #152]	; (8000ba8 <SystemInit+0xb0>)
 8000b0e:	681b      	ldr	r3, [r3, #0]
 8000b10:	4a25      	ldr	r2, [pc, #148]	; (8000ba8 <SystemInit+0xb0>)
 8000b12:	f043 0301 	orr.w	r3, r3, #1
 8000b16:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8000b18:	4b23      	ldr	r3, [pc, #140]	; (8000ba8 <SystemInit+0xb0>)
 8000b1a:	2200      	movs	r2, #0
 8000b1c:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, CSSON , CSION,RC48ON, CSIKERON PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 8000b1e:	4b22      	ldr	r3, [pc, #136]	; (8000ba8 <SystemInit+0xb0>)
 8000b20:	681a      	ldr	r2, [r3, #0]
 8000b22:	4921      	ldr	r1, [pc, #132]	; (8000ba8 <SystemInit+0xb0>)
 8000b24:	4b21      	ldr	r3, [pc, #132]	; (8000bac <SystemInit+0xb4>)
 8000b26:	4013      	ands	r3, r2
 8000b28:	600b      	str	r3, [r1, #0]

  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 8000b2a:	4b1f      	ldr	r3, [pc, #124]	; (8000ba8 <SystemInit+0xb0>)
 8000b2c:	2200      	movs	r2, #0
 8000b2e:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 8000b30:	4b1d      	ldr	r3, [pc, #116]	; (8000ba8 <SystemInit+0xb0>)
 8000b32:	2200      	movs	r2, #0
 8000b34:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 8000b36:	4b1c      	ldr	r3, [pc, #112]	; (8000ba8 <SystemInit+0xb0>)
 8000b38:	2200      	movs	r2, #0
 8000b3a:	621a      	str	r2, [r3, #32]

  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x00000000;
 8000b3c:	4b1a      	ldr	r3, [pc, #104]	; (8000ba8 <SystemInit+0xb0>)
 8000b3e:	2200      	movs	r2, #0
 8000b40:	629a      	str	r2, [r3, #40]	; 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00000000;
 8000b42:	4b19      	ldr	r3, [pc, #100]	; (8000ba8 <SystemInit+0xb0>)
 8000b44:	2200      	movs	r2, #0
 8000b46:	62da      	str	r2, [r3, #44]	; 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x00000000;
 8000b48:	4b17      	ldr	r3, [pc, #92]	; (8000ba8 <SystemInit+0xb0>)
 8000b4a:	2200      	movs	r2, #0
 8000b4c:	631a      	str	r2, [r3, #48]	; 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 8000b4e:	4b16      	ldr	r3, [pc, #88]	; (8000ba8 <SystemInit+0xb0>)
 8000b50:	2200      	movs	r2, #0
 8000b52:	635a      	str	r2, [r3, #52]	; 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x00000000;
 8000b54:	4b14      	ldr	r3, [pc, #80]	; (8000ba8 <SystemInit+0xb0>)
 8000b56:	2200      	movs	r2, #0
 8000b58:	639a      	str	r2, [r3, #56]	; 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 8000b5a:	4b13      	ldr	r3, [pc, #76]	; (8000ba8 <SystemInit+0xb0>)
 8000b5c:	2200      	movs	r2, #0
 8000b5e:	63da      	str	r2, [r3, #60]	; 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x00000000;
 8000b60:	4b11      	ldr	r3, [pc, #68]	; (8000ba8 <SystemInit+0xb0>)
 8000b62:	2200      	movs	r2, #0
 8000b64:	641a      	str	r2, [r3, #64]	; 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 8000b66:	4b10      	ldr	r3, [pc, #64]	; (8000ba8 <SystemInit+0xb0>)
 8000b68:	2200      	movs	r2, #0
 8000b6a:	645a      	str	r2, [r3, #68]	; 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8000b6c:	4b0e      	ldr	r3, [pc, #56]	; (8000ba8 <SystemInit+0xb0>)
 8000b6e:	681b      	ldr	r3, [r3, #0]
 8000b70:	4a0d      	ldr	r2, [pc, #52]	; (8000ba8 <SystemInit+0xb0>)
 8000b72:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000b76:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8000b78:	4b0b      	ldr	r3, [pc, #44]	; (8000ba8 <SystemInit+0xb0>)
 8000b7a:	2200      	movs	r2, #0
 8000b7c:	661a      	str	r2, [r3, #96]	; 0x60
  SCB->VTOR = FLASH_BANK2_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
#endif /* VECT_TAB_SRAM */

#else
  /* dual core CM7 or single core line */
  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 8000b7e:	4b0c      	ldr	r3, [pc, #48]	; (8000bb0 <SystemInit+0xb8>)
 8000b80:	681a      	ldr	r2, [r3, #0]
 8000b82:	4b0c      	ldr	r3, [pc, #48]	; (8000bb4 <SystemInit+0xbc>)
 8000b84:	4013      	ands	r3, r2
 8000b86:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8000b8a:	d202      	bcs.n	8000b92 <SystemInit+0x9a>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 8000b8c:	4b0a      	ldr	r3, [pc, #40]	; (8000bb8 <SystemInit+0xc0>)
 8000b8e:	2201      	movs	r2, #1
 8000b90:	601a      	str	r2, [r3, #0]

  /* Configure the Vector Table location add offset address for cortex-M7 ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = D1_AXISRAM_BASE  | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM */
#else
  SCB->VTOR = FLASH_BANK1_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8000b92:	4b04      	ldr	r3, [pc, #16]	; (8000ba4 <SystemInit+0xac>)
 8000b94:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8000b98:	609a      	str	r2, [r3, #8]
#endif

#endif /*DUAL_CORE && CORE_CM4*/

}
 8000b9a:	bf00      	nop
 8000b9c:	46bd      	mov	sp, r7
 8000b9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ba2:	4770      	bx	lr
 8000ba4:	e000ed00 	.word	0xe000ed00
 8000ba8:	58024400 	.word	0x58024400
 8000bac:	eaf6ed7f 	.word	0xeaf6ed7f
 8000bb0:	5c001000 	.word	0x5c001000
 8000bb4:	ffff0000 	.word	0xffff0000
 8000bb8:	51008108 	.word	0x51008108

08000bbc <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8000bbc:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000bf4 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8000bc0:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8000bc2:	e003      	b.n	8000bcc <LoopCopyDataInit>

08000bc4 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8000bc4:	4b0c      	ldr	r3, [pc, #48]	; (8000bf8 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8000bc6:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8000bc8:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8000bca:	3104      	adds	r1, #4

08000bcc <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8000bcc:	480b      	ldr	r0, [pc, #44]	; (8000bfc <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8000bce:	4b0c      	ldr	r3, [pc, #48]	; (8000c00 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8000bd0:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8000bd2:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8000bd4:	d3f6      	bcc.n	8000bc4 <CopyDataInit>
  ldr  r2, =_sbss
 8000bd6:	4a0b      	ldr	r2, [pc, #44]	; (8000c04 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8000bd8:	e002      	b.n	8000be0 <LoopFillZerobss>

08000bda <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8000bda:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8000bdc:	f842 3b04 	str.w	r3, [r2], #4

08000be0 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8000be0:	4b09      	ldr	r3, [pc, #36]	; (8000c08 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8000be2:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8000be4:	d3f9      	bcc.n	8000bda <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8000be6:	f7ff ff87 	bl	8000af8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000bea:	f005 faef 	bl	80061cc <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000bee:	f7ff fd55 	bl	800069c <main>
  bx  lr    
 8000bf2:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8000bf4:	24080000 	.word	0x24080000
  ldr  r3, =_sidata
 8000bf8:	0800627c 	.word	0x0800627c
  ldr  r0, =_sdata
 8000bfc:	24000000 	.word	0x24000000
  ldr  r3, =_edata
 8000c00:	24000010 	.word	0x24000010
  ldr  r2, =_sbss
 8000c04:	24000010 	.word	0x24000010
  ldr  r3, = _ebss
 8000c08:	240000bc 	.word	0x240000bc

08000c0c <ADC3_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000c0c:	e7fe      	b.n	8000c0c <ADC3_IRQHandler>
	...

08000c10 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000c10:	b580      	push	{r7, lr}
 8000c12:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000c14:	2003      	movs	r0, #3
 8000c16:	f000 f969 	bl	8000eec <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8000c1a:	f001 f911 	bl	8001e40 <HAL_RCC_GetSysClockFreq>
 8000c1e:	4601      	mov	r1, r0
 8000c20:	4b13      	ldr	r3, [pc, #76]	; (8000c70 <HAL_Init+0x60>)
 8000c22:	699b      	ldr	r3, [r3, #24]
 8000c24:	0a1b      	lsrs	r3, r3, #8
 8000c26:	f003 030f 	and.w	r3, r3, #15
 8000c2a:	4a12      	ldr	r2, [pc, #72]	; (8000c74 <HAL_Init+0x64>)
 8000c2c:	5cd3      	ldrb	r3, [r2, r3]
 8000c2e:	f003 031f 	and.w	r3, r3, #31
 8000c32:	fa21 f303 	lsr.w	r3, r1, r3
 8000c36:	4a10      	ldr	r2, [pc, #64]	; (8000c78 <HAL_Init+0x68>)
 8000c38:	6013      	str	r3, [r2, #0]

  /* Update the SystemD2Clock global variable */
  SystemD2Clock = (SystemCoreClock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8000c3a:	4b0f      	ldr	r3, [pc, #60]	; (8000c78 <HAL_Init+0x68>)
 8000c3c:	681a      	ldr	r2, [r3, #0]
 8000c3e:	4b0c      	ldr	r3, [pc, #48]	; (8000c70 <HAL_Init+0x60>)
 8000c40:	699b      	ldr	r3, [r3, #24]
 8000c42:	f003 030f 	and.w	r3, r3, #15
 8000c46:	490b      	ldr	r1, [pc, #44]	; (8000c74 <HAL_Init+0x64>)
 8000c48:	5ccb      	ldrb	r3, [r1, r3]
 8000c4a:	f003 031f 	and.w	r3, r3, #31
 8000c4e:	fa22 f303 	lsr.w	r3, r2, r3
 8000c52:	4a0a      	ldr	r2, [pc, #40]	; (8000c7c <HAL_Init+0x6c>)
 8000c54:	6013      	str	r3, [r2, #0]

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000c56:	2000      	movs	r0, #0
 8000c58:	f000 f812 	bl	8000c80 <HAL_InitTick>
 8000c5c:	4603      	mov	r3, r0
 8000c5e:	2b00      	cmp	r3, #0
 8000c60:	d001      	beq.n	8000c66 <HAL_Init+0x56>
  {
    return HAL_ERROR;
 8000c62:	2301      	movs	r3, #1
 8000c64:	e002      	b.n	8000c6c <HAL_Init+0x5c>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8000c66:	f7ff feb5 	bl	80009d4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000c6a:	2300      	movs	r3, #0
}
 8000c6c:	4618      	mov	r0, r3
 8000c6e:	bd80      	pop	{r7, pc}
 8000c70:	58024400 	.word	0x58024400
 8000c74:	0800625c 	.word	0x0800625c
 8000c78:	24000000 	.word	0x24000000
 8000c7c:	24000004 	.word	0x24000004

08000c80 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000c80:	b580      	push	{r7, lr}
 8000c82:	b082      	sub	sp, #8
 8000c84:	af00      	add	r7, sp, #0
 8000c86:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 8000c88:	4b15      	ldr	r3, [pc, #84]	; (8000ce0 <HAL_InitTick+0x60>)
 8000c8a:	781b      	ldrb	r3, [r3, #0]
 8000c8c:	2b00      	cmp	r3, #0
 8000c8e:	d101      	bne.n	8000c94 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 8000c90:	2301      	movs	r3, #1
 8000c92:	e021      	b.n	8000cd8 <HAL_InitTick+0x58>
      return HAL_ERROR;
    }
  }
#else
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 8000c94:	4b13      	ldr	r3, [pc, #76]	; (8000ce4 <HAL_InitTick+0x64>)
 8000c96:	681a      	ldr	r2, [r3, #0]
 8000c98:	4b11      	ldr	r3, [pc, #68]	; (8000ce0 <HAL_InitTick+0x60>)
 8000c9a:	781b      	ldrb	r3, [r3, #0]
 8000c9c:	4619      	mov	r1, r3
 8000c9e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000ca2:	fbb3 f3f1 	udiv	r3, r3, r1
 8000ca6:	fbb2 f3f3 	udiv	r3, r2, r3
 8000caa:	4618      	mov	r0, r3
 8000cac:	f000 f943 	bl	8000f36 <HAL_SYSTICK_Config>
 8000cb0:	4603      	mov	r3, r0
 8000cb2:	2b00      	cmp	r3, #0
 8000cb4:	d001      	beq.n	8000cba <HAL_InitTick+0x3a>
  {
    return HAL_ERROR;
 8000cb6:	2301      	movs	r3, #1
 8000cb8:	e00e      	b.n	8000cd8 <HAL_InitTick+0x58>
  }
#endif

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000cba:	687b      	ldr	r3, [r7, #4]
 8000cbc:	2b0f      	cmp	r3, #15
 8000cbe:	d80a      	bhi.n	8000cd6 <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000cc0:	2200      	movs	r2, #0
 8000cc2:	6879      	ldr	r1, [r7, #4]
 8000cc4:	f04f 30ff 	mov.w	r0, #4294967295
 8000cc8:	f000 f91b 	bl	8000f02 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000ccc:	4a06      	ldr	r2, [pc, #24]	; (8000ce8 <HAL_InitTick+0x68>)
 8000cce:	687b      	ldr	r3, [r7, #4]
 8000cd0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000cd2:	2300      	movs	r3, #0
 8000cd4:	e000      	b.n	8000cd8 <HAL_InitTick+0x58>
    return HAL_ERROR;
 8000cd6:	2301      	movs	r3, #1
}
 8000cd8:	4618      	mov	r0, r3
 8000cda:	3708      	adds	r7, #8
 8000cdc:	46bd      	mov	sp, r7
 8000cde:	bd80      	pop	{r7, pc}
 8000ce0:	2400000c 	.word	0x2400000c
 8000ce4:	24000000 	.word	0x24000000
 8000ce8:	24000008 	.word	0x24000008

08000cec <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000cec:	b480      	push	{r7}
 8000cee:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000cf0:	4b06      	ldr	r3, [pc, #24]	; (8000d0c <HAL_IncTick+0x20>)
 8000cf2:	781b      	ldrb	r3, [r3, #0]
 8000cf4:	461a      	mov	r2, r3
 8000cf6:	4b06      	ldr	r3, [pc, #24]	; (8000d10 <HAL_IncTick+0x24>)
 8000cf8:	681b      	ldr	r3, [r3, #0]
 8000cfa:	4413      	add	r3, r2
 8000cfc:	4a04      	ldr	r2, [pc, #16]	; (8000d10 <HAL_IncTick+0x24>)
 8000cfe:	6013      	str	r3, [r2, #0]
}
 8000d00:	bf00      	nop
 8000d02:	46bd      	mov	sp, r7
 8000d04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d08:	4770      	bx	lr
 8000d0a:	bf00      	nop
 8000d0c:	2400000c 	.word	0x2400000c
 8000d10:	240000b8 	.word	0x240000b8

08000d14 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000d14:	b480      	push	{r7}
 8000d16:	af00      	add	r7, sp, #0
  return uwTick;
 8000d18:	4b03      	ldr	r3, [pc, #12]	; (8000d28 <HAL_GetTick+0x14>)
 8000d1a:	681b      	ldr	r3, [r3, #0]
}
 8000d1c:	4618      	mov	r0, r3
 8000d1e:	46bd      	mov	sp, r7
 8000d20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d24:	4770      	bx	lr
 8000d26:	bf00      	nop
 8000d28:	240000b8 	.word	0x240000b8

08000d2c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000d2c:	b580      	push	{r7, lr}
 8000d2e:	b084      	sub	sp, #16
 8000d30:	af00      	add	r7, sp, #0
 8000d32:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000d34:	f7ff ffee 	bl	8000d14 <HAL_GetTick>
 8000d38:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000d3a:	687b      	ldr	r3, [r7, #4]
 8000d3c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000d3e:	68fb      	ldr	r3, [r7, #12]
 8000d40:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000d44:	d005      	beq.n	8000d52 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000d46:	4b09      	ldr	r3, [pc, #36]	; (8000d6c <HAL_Delay+0x40>)
 8000d48:	781b      	ldrb	r3, [r3, #0]
 8000d4a:	461a      	mov	r2, r3
 8000d4c:	68fb      	ldr	r3, [r7, #12]
 8000d4e:	4413      	add	r3, r2
 8000d50:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000d52:	bf00      	nop
 8000d54:	f7ff ffde 	bl	8000d14 <HAL_GetTick>
 8000d58:	4602      	mov	r2, r0
 8000d5a:	68bb      	ldr	r3, [r7, #8]
 8000d5c:	1ad3      	subs	r3, r2, r3
 8000d5e:	68fa      	ldr	r2, [r7, #12]
 8000d60:	429a      	cmp	r2, r3
 8000d62:	d8f7      	bhi.n	8000d54 <HAL_Delay+0x28>
  {
  }
}
 8000d64:	bf00      	nop
 8000d66:	3710      	adds	r7, #16
 8000d68:	46bd      	mov	sp, r7
 8000d6a:	bd80      	pop	{r7, pc}
 8000d6c:	2400000c 	.word	0x2400000c

08000d70 <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 8000d70:	b480      	push	{r7}
 8000d72:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 8000d74:	4b03      	ldr	r3, [pc, #12]	; (8000d84 <HAL_GetREVID+0x14>)
 8000d76:	681b      	ldr	r3, [r3, #0]
 8000d78:	0c1b      	lsrs	r3, r3, #16
}
 8000d7a:	4618      	mov	r0, r3
 8000d7c:	46bd      	mov	sp, r7
 8000d7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d82:	4770      	bx	lr
 8000d84:	5c001000 	.word	0x5c001000

08000d88 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000d88:	b480      	push	{r7}
 8000d8a:	b085      	sub	sp, #20
 8000d8c:	af00      	add	r7, sp, #0
 8000d8e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000d90:	687b      	ldr	r3, [r7, #4]
 8000d92:	f003 0307 	and.w	r3, r3, #7
 8000d96:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000d98:	4b0b      	ldr	r3, [pc, #44]	; (8000dc8 <__NVIC_SetPriorityGrouping+0x40>)
 8000d9a:	68db      	ldr	r3, [r3, #12]
 8000d9c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000d9e:	68ba      	ldr	r2, [r7, #8]
 8000da0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000da4:	4013      	ands	r3, r2
 8000da6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000da8:	68fb      	ldr	r3, [r7, #12]
 8000daa:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000dac:	68bb      	ldr	r3, [r7, #8]
 8000dae:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8000db0:	4b06      	ldr	r3, [pc, #24]	; (8000dcc <__NVIC_SetPriorityGrouping+0x44>)
 8000db2:	4313      	orrs	r3, r2
 8000db4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000db6:	4a04      	ldr	r2, [pc, #16]	; (8000dc8 <__NVIC_SetPriorityGrouping+0x40>)
 8000db8:	68bb      	ldr	r3, [r7, #8]
 8000dba:	60d3      	str	r3, [r2, #12]
}
 8000dbc:	bf00      	nop
 8000dbe:	3714      	adds	r7, #20
 8000dc0:	46bd      	mov	sp, r7
 8000dc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dc6:	4770      	bx	lr
 8000dc8:	e000ed00 	.word	0xe000ed00
 8000dcc:	05fa0000 	.word	0x05fa0000

08000dd0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000dd0:	b480      	push	{r7}
 8000dd2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000dd4:	4b04      	ldr	r3, [pc, #16]	; (8000de8 <__NVIC_GetPriorityGrouping+0x18>)
 8000dd6:	68db      	ldr	r3, [r3, #12]
 8000dd8:	0a1b      	lsrs	r3, r3, #8
 8000dda:	f003 0307 	and.w	r3, r3, #7
}
 8000dde:	4618      	mov	r0, r3
 8000de0:	46bd      	mov	sp, r7
 8000de2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000de6:	4770      	bx	lr
 8000de8:	e000ed00 	.word	0xe000ed00

08000dec <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000dec:	b480      	push	{r7}
 8000dee:	b083      	sub	sp, #12
 8000df0:	af00      	add	r7, sp, #0
 8000df2:	4603      	mov	r3, r0
 8000df4:	6039      	str	r1, [r7, #0]
 8000df6:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8000df8:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000dfc:	2b00      	cmp	r3, #0
 8000dfe:	db0a      	blt.n	8000e16 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000e00:	683b      	ldr	r3, [r7, #0]
 8000e02:	b2da      	uxtb	r2, r3
 8000e04:	490c      	ldr	r1, [pc, #48]	; (8000e38 <__NVIC_SetPriority+0x4c>)
 8000e06:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000e0a:	0112      	lsls	r2, r2, #4
 8000e0c:	b2d2      	uxtb	r2, r2
 8000e0e:	440b      	add	r3, r1
 8000e10:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000e14:	e00a      	b.n	8000e2c <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000e16:	683b      	ldr	r3, [r7, #0]
 8000e18:	b2da      	uxtb	r2, r3
 8000e1a:	4908      	ldr	r1, [pc, #32]	; (8000e3c <__NVIC_SetPriority+0x50>)
 8000e1c:	88fb      	ldrh	r3, [r7, #6]
 8000e1e:	f003 030f 	and.w	r3, r3, #15
 8000e22:	3b04      	subs	r3, #4
 8000e24:	0112      	lsls	r2, r2, #4
 8000e26:	b2d2      	uxtb	r2, r2
 8000e28:	440b      	add	r3, r1
 8000e2a:	761a      	strb	r2, [r3, #24]
}
 8000e2c:	bf00      	nop
 8000e2e:	370c      	adds	r7, #12
 8000e30:	46bd      	mov	sp, r7
 8000e32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e36:	4770      	bx	lr
 8000e38:	e000e100 	.word	0xe000e100
 8000e3c:	e000ed00 	.word	0xe000ed00

08000e40 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000e40:	b480      	push	{r7}
 8000e42:	b089      	sub	sp, #36	; 0x24
 8000e44:	af00      	add	r7, sp, #0
 8000e46:	60f8      	str	r0, [r7, #12]
 8000e48:	60b9      	str	r1, [r7, #8]
 8000e4a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000e4c:	68fb      	ldr	r3, [r7, #12]
 8000e4e:	f003 0307 	and.w	r3, r3, #7
 8000e52:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000e54:	69fb      	ldr	r3, [r7, #28]
 8000e56:	f1c3 0307 	rsb	r3, r3, #7
 8000e5a:	2b04      	cmp	r3, #4
 8000e5c:	bf28      	it	cs
 8000e5e:	2304      	movcs	r3, #4
 8000e60:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000e62:	69fb      	ldr	r3, [r7, #28]
 8000e64:	3304      	adds	r3, #4
 8000e66:	2b06      	cmp	r3, #6
 8000e68:	d902      	bls.n	8000e70 <NVIC_EncodePriority+0x30>
 8000e6a:	69fb      	ldr	r3, [r7, #28]
 8000e6c:	3b03      	subs	r3, #3
 8000e6e:	e000      	b.n	8000e72 <NVIC_EncodePriority+0x32>
 8000e70:	2300      	movs	r3, #0
 8000e72:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000e74:	f04f 32ff 	mov.w	r2, #4294967295
 8000e78:	69bb      	ldr	r3, [r7, #24]
 8000e7a:	fa02 f303 	lsl.w	r3, r2, r3
 8000e7e:	43da      	mvns	r2, r3
 8000e80:	68bb      	ldr	r3, [r7, #8]
 8000e82:	401a      	ands	r2, r3
 8000e84:	697b      	ldr	r3, [r7, #20]
 8000e86:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000e88:	f04f 31ff 	mov.w	r1, #4294967295
 8000e8c:	697b      	ldr	r3, [r7, #20]
 8000e8e:	fa01 f303 	lsl.w	r3, r1, r3
 8000e92:	43d9      	mvns	r1, r3
 8000e94:	687b      	ldr	r3, [r7, #4]
 8000e96:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000e98:	4313      	orrs	r3, r2
         );
}
 8000e9a:	4618      	mov	r0, r3
 8000e9c:	3724      	adds	r7, #36	; 0x24
 8000e9e:	46bd      	mov	sp, r7
 8000ea0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ea4:	4770      	bx	lr
	...

08000ea8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000ea8:	b580      	push	{r7, lr}
 8000eaa:	b082      	sub	sp, #8
 8000eac:	af00      	add	r7, sp, #0
 8000eae:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000eb0:	687b      	ldr	r3, [r7, #4]
 8000eb2:	3b01      	subs	r3, #1
 8000eb4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000eb8:	d301      	bcc.n	8000ebe <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000eba:	2301      	movs	r3, #1
 8000ebc:	e00f      	b.n	8000ede <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000ebe:	4a0a      	ldr	r2, [pc, #40]	; (8000ee8 <SysTick_Config+0x40>)
 8000ec0:	687b      	ldr	r3, [r7, #4]
 8000ec2:	3b01      	subs	r3, #1
 8000ec4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000ec6:	210f      	movs	r1, #15
 8000ec8:	f04f 30ff 	mov.w	r0, #4294967295
 8000ecc:	f7ff ff8e 	bl	8000dec <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000ed0:	4b05      	ldr	r3, [pc, #20]	; (8000ee8 <SysTick_Config+0x40>)
 8000ed2:	2200      	movs	r2, #0
 8000ed4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000ed6:	4b04      	ldr	r3, [pc, #16]	; (8000ee8 <SysTick_Config+0x40>)
 8000ed8:	2207      	movs	r2, #7
 8000eda:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000edc:	2300      	movs	r3, #0
}
 8000ede:	4618      	mov	r0, r3
 8000ee0:	3708      	adds	r7, #8
 8000ee2:	46bd      	mov	sp, r7
 8000ee4:	bd80      	pop	{r7, pc}
 8000ee6:	bf00      	nop
 8000ee8:	e000e010 	.word	0xe000e010

08000eec <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000eec:	b580      	push	{r7, lr}
 8000eee:	b082      	sub	sp, #8
 8000ef0:	af00      	add	r7, sp, #0
 8000ef2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000ef4:	6878      	ldr	r0, [r7, #4]
 8000ef6:	f7ff ff47 	bl	8000d88 <__NVIC_SetPriorityGrouping>
}
 8000efa:	bf00      	nop
 8000efc:	3708      	adds	r7, #8
 8000efe:	46bd      	mov	sp, r7
 8000f00:	bd80      	pop	{r7, pc}

08000f02 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000f02:	b580      	push	{r7, lr}
 8000f04:	b086      	sub	sp, #24
 8000f06:	af00      	add	r7, sp, #0
 8000f08:	4603      	mov	r3, r0
 8000f0a:	60b9      	str	r1, [r7, #8]
 8000f0c:	607a      	str	r2, [r7, #4]
 8000f0e:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8000f10:	f7ff ff5e 	bl	8000dd0 <__NVIC_GetPriorityGrouping>
 8000f14:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000f16:	687a      	ldr	r2, [r7, #4]
 8000f18:	68b9      	ldr	r1, [r7, #8]
 8000f1a:	6978      	ldr	r0, [r7, #20]
 8000f1c:	f7ff ff90 	bl	8000e40 <NVIC_EncodePriority>
 8000f20:	4602      	mov	r2, r0
 8000f22:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8000f26:	4611      	mov	r1, r2
 8000f28:	4618      	mov	r0, r3
 8000f2a:	f7ff ff5f 	bl	8000dec <__NVIC_SetPriority>
}
 8000f2e:	bf00      	nop
 8000f30:	3718      	adds	r7, #24
 8000f32:	46bd      	mov	sp, r7
 8000f34:	bd80      	pop	{r7, pc}

08000f36 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000f36:	b580      	push	{r7, lr}
 8000f38:	b082      	sub	sp, #8
 8000f3a:	af00      	add	r7, sp, #0
 8000f3c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000f3e:	6878      	ldr	r0, [r7, #4]
 8000f40:	f7ff ffb2 	bl	8000ea8 <SysTick_Config>
 8000f44:	4603      	mov	r3, r0
}
 8000f46:	4618      	mov	r0, r3
 8000f48:	3708      	adds	r7, #8
 8000f4a:	46bd      	mov	sp, r7
 8000f4c:	bd80      	pop	{r7, pc}
	...

08000f50 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000f50:	b480      	push	{r7}
 8000f52:	b089      	sub	sp, #36	; 0x24
 8000f54:	af00      	add	r7, sp, #0
 8000f56:	6078      	str	r0, [r7, #4]
 8000f58:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8000f5a:	2300      	movs	r3, #0
 8000f5c:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 8000f5e:	4b89      	ldr	r3, [pc, #548]	; (8001184 <HAL_GPIO_Init+0x234>)
 8000f60:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8000f62:	e194      	b.n	800128e <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8000f64:	683b      	ldr	r3, [r7, #0]
 8000f66:	681a      	ldr	r2, [r3, #0]
 8000f68:	2101      	movs	r1, #1
 8000f6a:	69fb      	ldr	r3, [r7, #28]
 8000f6c:	fa01 f303 	lsl.w	r3, r1, r3
 8000f70:	4013      	ands	r3, r2
 8000f72:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8000f74:	693b      	ldr	r3, [r7, #16]
 8000f76:	2b00      	cmp	r3, #0
 8000f78:	f000 8186 	beq.w	8001288 <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000f7c:	683b      	ldr	r3, [r7, #0]
 8000f7e:	685b      	ldr	r3, [r3, #4]
 8000f80:	2b02      	cmp	r3, #2
 8000f82:	d003      	beq.n	8000f8c <HAL_GPIO_Init+0x3c>
 8000f84:	683b      	ldr	r3, [r7, #0]
 8000f86:	685b      	ldr	r3, [r3, #4]
 8000f88:	2b12      	cmp	r3, #18
 8000f8a:	d123      	bne.n	8000fd4 <HAL_GPIO_Init+0x84>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8000f8c:	69fb      	ldr	r3, [r7, #28]
 8000f8e:	08da      	lsrs	r2, r3, #3
 8000f90:	687b      	ldr	r3, [r7, #4]
 8000f92:	3208      	adds	r2, #8
 8000f94:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000f98:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8000f9a:	69fb      	ldr	r3, [r7, #28]
 8000f9c:	f003 0307 	and.w	r3, r3, #7
 8000fa0:	009b      	lsls	r3, r3, #2
 8000fa2:	220f      	movs	r2, #15
 8000fa4:	fa02 f303 	lsl.w	r3, r2, r3
 8000fa8:	43db      	mvns	r3, r3
 8000faa:	69ba      	ldr	r2, [r7, #24]
 8000fac:	4013      	ands	r3, r2
 8000fae:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8000fb0:	683b      	ldr	r3, [r7, #0]
 8000fb2:	691a      	ldr	r2, [r3, #16]
 8000fb4:	69fb      	ldr	r3, [r7, #28]
 8000fb6:	f003 0307 	and.w	r3, r3, #7
 8000fba:	009b      	lsls	r3, r3, #2
 8000fbc:	fa02 f303 	lsl.w	r3, r2, r3
 8000fc0:	69ba      	ldr	r2, [r7, #24]
 8000fc2:	4313      	orrs	r3, r2
 8000fc4:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8000fc6:	69fb      	ldr	r3, [r7, #28]
 8000fc8:	08da      	lsrs	r2, r3, #3
 8000fca:	687b      	ldr	r3, [r7, #4]
 8000fcc:	3208      	adds	r2, #8
 8000fce:	69b9      	ldr	r1, [r7, #24]
 8000fd0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000fd4:	687b      	ldr	r3, [r7, #4]
 8000fd6:	681b      	ldr	r3, [r3, #0]
 8000fd8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8000fda:	69fb      	ldr	r3, [r7, #28]
 8000fdc:	005b      	lsls	r3, r3, #1
 8000fde:	2203      	movs	r2, #3
 8000fe0:	fa02 f303 	lsl.w	r3, r2, r3
 8000fe4:	43db      	mvns	r3, r3
 8000fe6:	69ba      	ldr	r2, [r7, #24]
 8000fe8:	4013      	ands	r3, r2
 8000fea:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000fec:	683b      	ldr	r3, [r7, #0]
 8000fee:	685b      	ldr	r3, [r3, #4]
 8000ff0:	f003 0203 	and.w	r2, r3, #3
 8000ff4:	69fb      	ldr	r3, [r7, #28]
 8000ff6:	005b      	lsls	r3, r3, #1
 8000ff8:	fa02 f303 	lsl.w	r3, r2, r3
 8000ffc:	69ba      	ldr	r2, [r7, #24]
 8000ffe:	4313      	orrs	r3, r2
 8001000:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001002:	687b      	ldr	r3, [r7, #4]
 8001004:	69ba      	ldr	r2, [r7, #24]
 8001006:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001008:	683b      	ldr	r3, [r7, #0]
 800100a:	685b      	ldr	r3, [r3, #4]
 800100c:	2b01      	cmp	r3, #1
 800100e:	d00b      	beq.n	8001028 <HAL_GPIO_Init+0xd8>
 8001010:	683b      	ldr	r3, [r7, #0]
 8001012:	685b      	ldr	r3, [r3, #4]
 8001014:	2b02      	cmp	r3, #2
 8001016:	d007      	beq.n	8001028 <HAL_GPIO_Init+0xd8>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001018:	683b      	ldr	r3, [r7, #0]
 800101a:	685b      	ldr	r3, [r3, #4]
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800101c:	2b11      	cmp	r3, #17
 800101e:	d003      	beq.n	8001028 <HAL_GPIO_Init+0xd8>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001020:	683b      	ldr	r3, [r7, #0]
 8001022:	685b      	ldr	r3, [r3, #4]
 8001024:	2b12      	cmp	r3, #18
 8001026:	d130      	bne.n	800108a <HAL_GPIO_Init+0x13a>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001028:	687b      	ldr	r3, [r7, #4]
 800102a:	689b      	ldr	r3, [r3, #8]
 800102c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800102e:	69fb      	ldr	r3, [r7, #28]
 8001030:	005b      	lsls	r3, r3, #1
 8001032:	2203      	movs	r2, #3
 8001034:	fa02 f303 	lsl.w	r3, r2, r3
 8001038:	43db      	mvns	r3, r3
 800103a:	69ba      	ldr	r2, [r7, #24]
 800103c:	4013      	ands	r3, r2
 800103e:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001040:	683b      	ldr	r3, [r7, #0]
 8001042:	68da      	ldr	r2, [r3, #12]
 8001044:	69fb      	ldr	r3, [r7, #28]
 8001046:	005b      	lsls	r3, r3, #1
 8001048:	fa02 f303 	lsl.w	r3, r2, r3
 800104c:	69ba      	ldr	r2, [r7, #24]
 800104e:	4313      	orrs	r3, r2
 8001050:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001052:	687b      	ldr	r3, [r7, #4]
 8001054:	69ba      	ldr	r2, [r7, #24]
 8001056:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001058:	687b      	ldr	r3, [r7, #4]
 800105a:	685b      	ldr	r3, [r3, #4]
 800105c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800105e:	2201      	movs	r2, #1
 8001060:	69fb      	ldr	r3, [r7, #28]
 8001062:	fa02 f303 	lsl.w	r3, r2, r3
 8001066:	43db      	mvns	r3, r3
 8001068:	69ba      	ldr	r2, [r7, #24]
 800106a:	4013      	ands	r3, r2
 800106c:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 800106e:	683b      	ldr	r3, [r7, #0]
 8001070:	685b      	ldr	r3, [r3, #4]
 8001072:	091b      	lsrs	r3, r3, #4
 8001074:	f003 0201 	and.w	r2, r3, #1
 8001078:	69fb      	ldr	r3, [r7, #28]
 800107a:	fa02 f303 	lsl.w	r3, r2, r3
 800107e:	69ba      	ldr	r2, [r7, #24]
 8001080:	4313      	orrs	r3, r2
 8001082:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001084:	687b      	ldr	r3, [r7, #4]
 8001086:	69ba      	ldr	r2, [r7, #24]
 8001088:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 800108a:	687b      	ldr	r3, [r7, #4]
 800108c:	68db      	ldr	r3, [r3, #12]
 800108e:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001090:	69fb      	ldr	r3, [r7, #28]
 8001092:	005b      	lsls	r3, r3, #1
 8001094:	2203      	movs	r2, #3
 8001096:	fa02 f303 	lsl.w	r3, r2, r3
 800109a:	43db      	mvns	r3, r3
 800109c:	69ba      	ldr	r2, [r7, #24]
 800109e:	4013      	ands	r3, r2
 80010a0:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 80010a2:	683b      	ldr	r3, [r7, #0]
 80010a4:	689a      	ldr	r2, [r3, #8]
 80010a6:	69fb      	ldr	r3, [r7, #28]
 80010a8:	005b      	lsls	r3, r3, #1
 80010aa:	fa02 f303 	lsl.w	r3, r2, r3
 80010ae:	69ba      	ldr	r2, [r7, #24]
 80010b0:	4313      	orrs	r3, r2
 80010b2:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 80010b4:	687b      	ldr	r3, [r7, #4]
 80010b6:	69ba      	ldr	r2, [r7, #24]
 80010b8:	60da      	str	r2, [r3, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80010ba:	683b      	ldr	r3, [r7, #0]
 80010bc:	685b      	ldr	r3, [r3, #4]
 80010be:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80010c2:	2b00      	cmp	r3, #0
 80010c4:	f000 80e0 	beq.w	8001288 <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80010c8:	4b2f      	ldr	r3, [pc, #188]	; (8001188 <HAL_GPIO_Init+0x238>)
 80010ca:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 80010ce:	4a2e      	ldr	r2, [pc, #184]	; (8001188 <HAL_GPIO_Init+0x238>)
 80010d0:	f043 0302 	orr.w	r3, r3, #2
 80010d4:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 80010d8:	4b2b      	ldr	r3, [pc, #172]	; (8001188 <HAL_GPIO_Init+0x238>)
 80010da:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 80010de:	f003 0302 	and.w	r3, r3, #2
 80010e2:	60fb      	str	r3, [r7, #12]
 80010e4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80010e6:	4a29      	ldr	r2, [pc, #164]	; (800118c <HAL_GPIO_Init+0x23c>)
 80010e8:	69fb      	ldr	r3, [r7, #28]
 80010ea:	089b      	lsrs	r3, r3, #2
 80010ec:	3302      	adds	r3, #2
 80010ee:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80010f2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 80010f4:	69fb      	ldr	r3, [r7, #28]
 80010f6:	f003 0303 	and.w	r3, r3, #3
 80010fa:	009b      	lsls	r3, r3, #2
 80010fc:	220f      	movs	r2, #15
 80010fe:	fa02 f303 	lsl.w	r3, r2, r3
 8001102:	43db      	mvns	r3, r3
 8001104:	69ba      	ldr	r2, [r7, #24]
 8001106:	4013      	ands	r3, r2
 8001108:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 800110a:	687b      	ldr	r3, [r7, #4]
 800110c:	4a20      	ldr	r2, [pc, #128]	; (8001190 <HAL_GPIO_Init+0x240>)
 800110e:	4293      	cmp	r3, r2
 8001110:	d052      	beq.n	80011b8 <HAL_GPIO_Init+0x268>
 8001112:	687b      	ldr	r3, [r7, #4]
 8001114:	4a1f      	ldr	r2, [pc, #124]	; (8001194 <HAL_GPIO_Init+0x244>)
 8001116:	4293      	cmp	r3, r2
 8001118:	d031      	beq.n	800117e <HAL_GPIO_Init+0x22e>
 800111a:	687b      	ldr	r3, [r7, #4]
 800111c:	4a1e      	ldr	r2, [pc, #120]	; (8001198 <HAL_GPIO_Init+0x248>)
 800111e:	4293      	cmp	r3, r2
 8001120:	d02b      	beq.n	800117a <HAL_GPIO_Init+0x22a>
 8001122:	687b      	ldr	r3, [r7, #4]
 8001124:	4a1d      	ldr	r2, [pc, #116]	; (800119c <HAL_GPIO_Init+0x24c>)
 8001126:	4293      	cmp	r3, r2
 8001128:	d025      	beq.n	8001176 <HAL_GPIO_Init+0x226>
 800112a:	687b      	ldr	r3, [r7, #4]
 800112c:	4a1c      	ldr	r2, [pc, #112]	; (80011a0 <HAL_GPIO_Init+0x250>)
 800112e:	4293      	cmp	r3, r2
 8001130:	d01f      	beq.n	8001172 <HAL_GPIO_Init+0x222>
 8001132:	687b      	ldr	r3, [r7, #4]
 8001134:	4a1b      	ldr	r2, [pc, #108]	; (80011a4 <HAL_GPIO_Init+0x254>)
 8001136:	4293      	cmp	r3, r2
 8001138:	d019      	beq.n	800116e <HAL_GPIO_Init+0x21e>
 800113a:	687b      	ldr	r3, [r7, #4]
 800113c:	4a1a      	ldr	r2, [pc, #104]	; (80011a8 <HAL_GPIO_Init+0x258>)
 800113e:	4293      	cmp	r3, r2
 8001140:	d013      	beq.n	800116a <HAL_GPIO_Init+0x21a>
 8001142:	687b      	ldr	r3, [r7, #4]
 8001144:	4a19      	ldr	r2, [pc, #100]	; (80011ac <HAL_GPIO_Init+0x25c>)
 8001146:	4293      	cmp	r3, r2
 8001148:	d00d      	beq.n	8001166 <HAL_GPIO_Init+0x216>
 800114a:	687b      	ldr	r3, [r7, #4]
 800114c:	4a18      	ldr	r2, [pc, #96]	; (80011b0 <HAL_GPIO_Init+0x260>)
 800114e:	4293      	cmp	r3, r2
 8001150:	d007      	beq.n	8001162 <HAL_GPIO_Init+0x212>
 8001152:	687b      	ldr	r3, [r7, #4]
 8001154:	4a17      	ldr	r2, [pc, #92]	; (80011b4 <HAL_GPIO_Init+0x264>)
 8001156:	4293      	cmp	r3, r2
 8001158:	d101      	bne.n	800115e <HAL_GPIO_Init+0x20e>
 800115a:	2309      	movs	r3, #9
 800115c:	e02d      	b.n	80011ba <HAL_GPIO_Init+0x26a>
 800115e:	230a      	movs	r3, #10
 8001160:	e02b      	b.n	80011ba <HAL_GPIO_Init+0x26a>
 8001162:	2308      	movs	r3, #8
 8001164:	e029      	b.n	80011ba <HAL_GPIO_Init+0x26a>
 8001166:	2307      	movs	r3, #7
 8001168:	e027      	b.n	80011ba <HAL_GPIO_Init+0x26a>
 800116a:	2306      	movs	r3, #6
 800116c:	e025      	b.n	80011ba <HAL_GPIO_Init+0x26a>
 800116e:	2305      	movs	r3, #5
 8001170:	e023      	b.n	80011ba <HAL_GPIO_Init+0x26a>
 8001172:	2304      	movs	r3, #4
 8001174:	e021      	b.n	80011ba <HAL_GPIO_Init+0x26a>
 8001176:	2303      	movs	r3, #3
 8001178:	e01f      	b.n	80011ba <HAL_GPIO_Init+0x26a>
 800117a:	2302      	movs	r3, #2
 800117c:	e01d      	b.n	80011ba <HAL_GPIO_Init+0x26a>
 800117e:	2301      	movs	r3, #1
 8001180:	e01b      	b.n	80011ba <HAL_GPIO_Init+0x26a>
 8001182:	bf00      	nop
 8001184:	58000080 	.word	0x58000080
 8001188:	58024400 	.word	0x58024400
 800118c:	58000400 	.word	0x58000400
 8001190:	58020000 	.word	0x58020000
 8001194:	58020400 	.word	0x58020400
 8001198:	58020800 	.word	0x58020800
 800119c:	58020c00 	.word	0x58020c00
 80011a0:	58021000 	.word	0x58021000
 80011a4:	58021400 	.word	0x58021400
 80011a8:	58021800 	.word	0x58021800
 80011ac:	58021c00 	.word	0x58021c00
 80011b0:	58022000 	.word	0x58022000
 80011b4:	58022400 	.word	0x58022400
 80011b8:	2300      	movs	r3, #0
 80011ba:	69fa      	ldr	r2, [r7, #28]
 80011bc:	f002 0203 	and.w	r2, r2, #3
 80011c0:	0092      	lsls	r2, r2, #2
 80011c2:	4093      	lsls	r3, r2
 80011c4:	69ba      	ldr	r2, [r7, #24]
 80011c6:	4313      	orrs	r3, r2
 80011c8:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80011ca:	4938      	ldr	r1, [pc, #224]	; (80012ac <HAL_GPIO_Init+0x35c>)
 80011cc:	69fb      	ldr	r3, [r7, #28]
 80011ce:	089b      	lsrs	r3, r3, #2
 80011d0:	3302      	adds	r3, #2
 80011d2:	69ba      	ldr	r2, [r7, #24]
 80011d4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 80011d8:	697b      	ldr	r3, [r7, #20]
 80011da:	681b      	ldr	r3, [r3, #0]
 80011dc:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80011de:	693b      	ldr	r3, [r7, #16]
 80011e0:	43db      	mvns	r3, r3
 80011e2:	69ba      	ldr	r2, [r7, #24]
 80011e4:	4013      	ands	r3, r2
 80011e6:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80011e8:	683b      	ldr	r3, [r7, #0]
 80011ea:	685b      	ldr	r3, [r3, #4]
 80011ec:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80011f0:	2b00      	cmp	r3, #0
 80011f2:	d003      	beq.n	80011fc <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 80011f4:	69ba      	ldr	r2, [r7, #24]
 80011f6:	693b      	ldr	r3, [r7, #16]
 80011f8:	4313      	orrs	r3, r2
 80011fa:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 80011fc:	697b      	ldr	r3, [r7, #20]
 80011fe:	69ba      	ldr	r2, [r7, #24]
 8001200:	601a      	str	r2, [r3, #0]

        temp = EXTI_CurrentCPU->EMR1;
 8001202:	697b      	ldr	r3, [r7, #20]
 8001204:	685b      	ldr	r3, [r3, #4]
 8001206:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8001208:	693b      	ldr	r3, [r7, #16]
 800120a:	43db      	mvns	r3, r3
 800120c:	69ba      	ldr	r2, [r7, #24]
 800120e:	4013      	ands	r3, r2
 8001210:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001212:	683b      	ldr	r3, [r7, #0]
 8001214:	685b      	ldr	r3, [r3, #4]
 8001216:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800121a:	2b00      	cmp	r3, #0
 800121c:	d003      	beq.n	8001226 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 800121e:	69ba      	ldr	r2, [r7, #24]
 8001220:	693b      	ldr	r3, [r7, #16]
 8001222:	4313      	orrs	r3, r2
 8001224:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8001226:	697b      	ldr	r3, [r7, #20]
 8001228:	69ba      	ldr	r2, [r7, #24]
 800122a:	605a      	str	r2, [r3, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800122c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001230:	681b      	ldr	r3, [r3, #0]
 8001232:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8001234:	693b      	ldr	r3, [r7, #16]
 8001236:	43db      	mvns	r3, r3
 8001238:	69ba      	ldr	r2, [r7, #24]
 800123a:	4013      	ands	r3, r2
 800123c:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800123e:	683b      	ldr	r3, [r7, #0]
 8001240:	685b      	ldr	r3, [r3, #4]
 8001242:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001246:	2b00      	cmp	r3, #0
 8001248:	d003      	beq.n	8001252 <HAL_GPIO_Init+0x302>
        {
          temp |= iocurrent;
 800124a:	69ba      	ldr	r2, [r7, #24]
 800124c:	693b      	ldr	r3, [r7, #16]
 800124e:	4313      	orrs	r3, r2
 8001250:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 8001252:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8001256:	69bb      	ldr	r3, [r7, #24]
 8001258:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 800125a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800125e:	685b      	ldr	r3, [r3, #4]
 8001260:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8001262:	693b      	ldr	r3, [r7, #16]
 8001264:	43db      	mvns	r3, r3
 8001266:	69ba      	ldr	r2, [r7, #24]
 8001268:	4013      	ands	r3, r2
 800126a:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800126c:	683b      	ldr	r3, [r7, #0]
 800126e:	685b      	ldr	r3, [r3, #4]
 8001270:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001274:	2b00      	cmp	r3, #0
 8001276:	d003      	beq.n	8001280 <HAL_GPIO_Init+0x330>
        {
          temp |= iocurrent;
 8001278:	69ba      	ldr	r2, [r7, #24]
 800127a:	693b      	ldr	r3, [r7, #16]
 800127c:	4313      	orrs	r3, r2
 800127e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8001280:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8001284:	69bb      	ldr	r3, [r7, #24]
 8001286:	6053      	str	r3, [r2, #4]
      }
    }

    position++;
 8001288:	69fb      	ldr	r3, [r7, #28]
 800128a:	3301      	adds	r3, #1
 800128c:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 800128e:	683b      	ldr	r3, [r7, #0]
 8001290:	681a      	ldr	r2, [r3, #0]
 8001292:	69fb      	ldr	r3, [r7, #28]
 8001294:	fa22 f303 	lsr.w	r3, r2, r3
 8001298:	2b00      	cmp	r3, #0
 800129a:	f47f ae63 	bne.w	8000f64 <HAL_GPIO_Init+0x14>
  }
}
 800129e:	bf00      	nop
 80012a0:	3724      	adds	r7, #36	; 0x24
 80012a2:	46bd      	mov	sp, r7
 80012a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012a8:	4770      	bx	lr
 80012aa:	bf00      	nop
 80012ac:	58000400 	.word	0x58000400

080012b0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80012b0:	b480      	push	{r7}
 80012b2:	b083      	sub	sp, #12
 80012b4:	af00      	add	r7, sp, #0
 80012b6:	6078      	str	r0, [r7, #4]
 80012b8:	460b      	mov	r3, r1
 80012ba:	807b      	strh	r3, [r7, #2]
 80012bc:	4613      	mov	r3, r2
 80012be:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80012c0:	787b      	ldrb	r3, [r7, #1]
 80012c2:	2b00      	cmp	r3, #0
 80012c4:	d003      	beq.n	80012ce <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80012c6:	887a      	ldrh	r2, [r7, #2]
 80012c8:	687b      	ldr	r3, [r7, #4]
 80012ca:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 80012cc:	e003      	b.n	80012d6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 80012ce:	887b      	ldrh	r3, [r7, #2]
 80012d0:	041a      	lsls	r2, r3, #16
 80012d2:	687b      	ldr	r3, [r7, #4]
 80012d4:	619a      	str	r2, [r3, #24]
}
 80012d6:	bf00      	nop
 80012d8:	370c      	adds	r7, #12
 80012da:	46bd      	mov	sp, r7
 80012dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012e0:	4770      	bx	lr

080012e2 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: Where x can be (A..K) to select the GPIO peripheral.
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80012e2:	b480      	push	{r7}
 80012e4:	b083      	sub	sp, #12
 80012e6:	af00      	add	r7, sp, #0
 80012e8:	6078      	str	r0, [r7, #4]
 80012ea:	460b      	mov	r3, r1
 80012ec:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->ODR & GPIO_Pin) == GPIO_Pin)
 80012ee:	687b      	ldr	r3, [r7, #4]
 80012f0:	695a      	ldr	r2, [r3, #20]
 80012f2:	887b      	ldrh	r3, [r7, #2]
 80012f4:	401a      	ands	r2, r3
 80012f6:	887b      	ldrh	r3, [r7, #2]
 80012f8:	429a      	cmp	r2, r3
 80012fa:	d104      	bne.n	8001306 <HAL_GPIO_TogglePin+0x24>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 80012fc:	887b      	ldrh	r3, [r7, #2]
 80012fe:	041a      	lsls	r2, r3, #16
 8001300:	687b      	ldr	r3, [r7, #4]
 8001302:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = GPIO_Pin;
  }
}
 8001304:	e002      	b.n	800130c <HAL_GPIO_TogglePin+0x2a>
    GPIOx->BSRR = GPIO_Pin;
 8001306:	887a      	ldrh	r2, [r7, #2]
 8001308:	687b      	ldr	r3, [r7, #4]
 800130a:	619a      	str	r2, [r3, #24]
}
 800130c:	bf00      	nop
 800130e:	370c      	adds	r7, #12
 8001310:	46bd      	mov	sp, r7
 8001312:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001316:	4770      	bx	lr

08001318 <HAL_PWREx_ConfigSupply>:
  *            @arg PWR_EXTERNAL_SOURCE_SUPPLY          The LDO regulator is Bypassed.
  *                                                     The Vcore Power Domains are supplied from external source.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply(uint32_t SupplySource)
{
 8001318:	b580      	push	{r7, lr}
 800131a:	b084      	sub	sp, #16
 800131c:	af00      	add	r7, sp, #0
 800131e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_PWR_SUPPLY(SupplySource));

  if(!__HAL_PWR_GET_FLAG(PWR_FLAG_SCUEN))
 8001320:	4b18      	ldr	r3, [pc, #96]	; (8001384 <HAL_PWREx_ConfigSupply+0x6c>)
 8001322:	68db      	ldr	r3, [r3, #12]
 8001324:	f003 0304 	and.w	r3, r3, #4
 8001328:	2b04      	cmp	r3, #4
 800132a:	d008      	beq.n	800133e <HAL_PWREx_ConfigSupply+0x26>
  {
    if((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 800132c:	4b15      	ldr	r3, [pc, #84]	; (8001384 <HAL_PWREx_ConfigSupply+0x6c>)
 800132e:	68db      	ldr	r3, [r3, #12]
 8001330:	f003 0307 	and.w	r3, r3, #7
 8001334:	687a      	ldr	r2, [r7, #4]
 8001336:	429a      	cmp	r2, r3
 8001338:	d001      	beq.n	800133e <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new regulator config */
      return HAL_ERROR;
 800133a:	2301      	movs	r3, #1
 800133c:	e01d      	b.n	800137a <HAL_PWREx_ConfigSupply+0x62>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG(PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 800133e:	4b11      	ldr	r3, [pc, #68]	; (8001384 <HAL_PWREx_ConfigSupply+0x6c>)
 8001340:	68db      	ldr	r3, [r3, #12]
 8001342:	f023 0207 	bic.w	r2, r3, #7
 8001346:	490f      	ldr	r1, [pc, #60]	; (8001384 <HAL_PWREx_ConfigSupply+0x6c>)
 8001348:	687b      	ldr	r3, [r7, #4]
 800134a:	4313      	orrs	r3, r2
 800134c:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick();
 800134e:	f7ff fce1 	bl	8000d14 <HAL_GetTick>
 8001352:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ACTVOSRDY))
 8001354:	e009      	b.n	800136a <HAL_PWREx_ConfigSupply+0x52>
  {
    if((HAL_GetTick() - tickstart ) > PWR_FLAG_SETTING_DELAY_US)
 8001356:	f7ff fcdd 	bl	8000d14 <HAL_GetTick>
 800135a:	4602      	mov	r2, r0
 800135c:	68fb      	ldr	r3, [r7, #12]
 800135e:	1ad3      	subs	r3, r2, r3
 8001360:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8001364:	d901      	bls.n	800136a <HAL_PWREx_ConfigSupply+0x52>
    {
      return HAL_TIMEOUT;
 8001366:	2303      	movs	r3, #3
 8001368:	e007      	b.n	800137a <HAL_PWREx_ConfigSupply+0x62>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ACTVOSRDY))
 800136a:	4b06      	ldr	r3, [pc, #24]	; (8001384 <HAL_PWREx_ConfigSupply+0x6c>)
 800136c:	685b      	ldr	r3, [r3, #4]
 800136e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8001372:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8001376:	d1ee      	bne.n	8001356 <HAL_PWREx_ConfigSupply+0x3e>
    }
  }

  return HAL_OK;
 8001378:	2300      	movs	r3, #0
}
 800137a:	4618      	mov	r0, r3
 800137c:	3710      	adds	r7, #16
 800137e:	46bd      	mov	sp, r7
 8001380:	bd80      	pop	{r7, pc}
 8001382:	bf00      	nop
 8001384:	58024800 	.word	0x58024800

08001388 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001388:	b580      	push	{r7, lr}
 800138a:	b08a      	sub	sp, #40	; 0x28
 800138c:	af00      	add	r7, sp, #0
 800138e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

    /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001390:	687b      	ldr	r3, [r7, #4]
 8001392:	2b00      	cmp	r3, #0
 8001394:	d101      	bne.n	800139a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001396:	2301      	movs	r3, #1
 8001398:	e3a4      	b.n	8001ae4 <HAL_RCC_OscConfig+0x75c>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800139a:	687b      	ldr	r3, [r7, #4]
 800139c:	681b      	ldr	r3, [r3, #0]
 800139e:	f003 0301 	and.w	r3, r3, #1
 80013a2:	2b00      	cmp	r3, #0
 80013a4:	f000 8087 	beq.w	80014b6 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80013a8:	4b9a      	ldr	r3, [pc, #616]	; (8001614 <HAL_RCC_OscConfig+0x28c>)
 80013aa:	691b      	ldr	r3, [r3, #16]
 80013ac:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80013b0:	627b      	str	r3, [r7, #36]	; 0x24
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80013b2:	4b98      	ldr	r3, [pc, #608]	; (8001614 <HAL_RCC_OscConfig+0x28c>)
 80013b4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80013b6:	623b      	str	r3, [r7, #32]
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 80013b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80013ba:	2b10      	cmp	r3, #16
 80013bc:	d007      	beq.n	80013ce <HAL_RCC_OscConfig+0x46>
 80013be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80013c0:	2b18      	cmp	r3, #24
 80013c2:	d110      	bne.n	80013e6 <HAL_RCC_OscConfig+0x5e>
 80013c4:	6a3b      	ldr	r3, [r7, #32]
 80013c6:	f003 0303 	and.w	r3, r3, #3
 80013ca:	2b02      	cmp	r3, #2
 80013cc:	d10b      	bne.n	80013e6 <HAL_RCC_OscConfig+0x5e>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80013ce:	4b91      	ldr	r3, [pc, #580]	; (8001614 <HAL_RCC_OscConfig+0x28c>)
 80013d0:	681b      	ldr	r3, [r3, #0]
 80013d2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80013d6:	2b00      	cmp	r3, #0
 80013d8:	d06c      	beq.n	80014b4 <HAL_RCC_OscConfig+0x12c>
 80013da:	687b      	ldr	r3, [r7, #4]
 80013dc:	685b      	ldr	r3, [r3, #4]
 80013de:	2b00      	cmp	r3, #0
 80013e0:	d168      	bne.n	80014b4 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80013e2:	2301      	movs	r3, #1
 80013e4:	e37e      	b.n	8001ae4 <HAL_RCC_OscConfig+0x75c>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80013e6:	687b      	ldr	r3, [r7, #4]
 80013e8:	685b      	ldr	r3, [r3, #4]
 80013ea:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80013ee:	d106      	bne.n	80013fe <HAL_RCC_OscConfig+0x76>
 80013f0:	4b88      	ldr	r3, [pc, #544]	; (8001614 <HAL_RCC_OscConfig+0x28c>)
 80013f2:	681b      	ldr	r3, [r3, #0]
 80013f4:	4a87      	ldr	r2, [pc, #540]	; (8001614 <HAL_RCC_OscConfig+0x28c>)
 80013f6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80013fa:	6013      	str	r3, [r2, #0]
 80013fc:	e02e      	b.n	800145c <HAL_RCC_OscConfig+0xd4>
 80013fe:	687b      	ldr	r3, [r7, #4]
 8001400:	685b      	ldr	r3, [r3, #4]
 8001402:	2b00      	cmp	r3, #0
 8001404:	d10c      	bne.n	8001420 <HAL_RCC_OscConfig+0x98>
 8001406:	4b83      	ldr	r3, [pc, #524]	; (8001614 <HAL_RCC_OscConfig+0x28c>)
 8001408:	681b      	ldr	r3, [r3, #0]
 800140a:	4a82      	ldr	r2, [pc, #520]	; (8001614 <HAL_RCC_OscConfig+0x28c>)
 800140c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001410:	6013      	str	r3, [r2, #0]
 8001412:	4b80      	ldr	r3, [pc, #512]	; (8001614 <HAL_RCC_OscConfig+0x28c>)
 8001414:	681b      	ldr	r3, [r3, #0]
 8001416:	4a7f      	ldr	r2, [pc, #508]	; (8001614 <HAL_RCC_OscConfig+0x28c>)
 8001418:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800141c:	6013      	str	r3, [r2, #0]
 800141e:	e01d      	b.n	800145c <HAL_RCC_OscConfig+0xd4>
 8001420:	687b      	ldr	r3, [r7, #4]
 8001422:	685b      	ldr	r3, [r3, #4]
 8001424:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001428:	d10c      	bne.n	8001444 <HAL_RCC_OscConfig+0xbc>
 800142a:	4b7a      	ldr	r3, [pc, #488]	; (8001614 <HAL_RCC_OscConfig+0x28c>)
 800142c:	681b      	ldr	r3, [r3, #0]
 800142e:	4a79      	ldr	r2, [pc, #484]	; (8001614 <HAL_RCC_OscConfig+0x28c>)
 8001430:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001434:	6013      	str	r3, [r2, #0]
 8001436:	4b77      	ldr	r3, [pc, #476]	; (8001614 <HAL_RCC_OscConfig+0x28c>)
 8001438:	681b      	ldr	r3, [r3, #0]
 800143a:	4a76      	ldr	r2, [pc, #472]	; (8001614 <HAL_RCC_OscConfig+0x28c>)
 800143c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001440:	6013      	str	r3, [r2, #0]
 8001442:	e00b      	b.n	800145c <HAL_RCC_OscConfig+0xd4>
 8001444:	4b73      	ldr	r3, [pc, #460]	; (8001614 <HAL_RCC_OscConfig+0x28c>)
 8001446:	681b      	ldr	r3, [r3, #0]
 8001448:	4a72      	ldr	r2, [pc, #456]	; (8001614 <HAL_RCC_OscConfig+0x28c>)
 800144a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800144e:	6013      	str	r3, [r2, #0]
 8001450:	4b70      	ldr	r3, [pc, #448]	; (8001614 <HAL_RCC_OscConfig+0x28c>)
 8001452:	681b      	ldr	r3, [r3, #0]
 8001454:	4a6f      	ldr	r2, [pc, #444]	; (8001614 <HAL_RCC_OscConfig+0x28c>)
 8001456:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800145a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800145c:	687b      	ldr	r3, [r7, #4]
 800145e:	685b      	ldr	r3, [r3, #4]
 8001460:	2b00      	cmp	r3, #0
 8001462:	d013      	beq.n	800148c <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001464:	f7ff fc56 	bl	8000d14 <HAL_GetTick>
 8001468:	61f8      	str	r0, [r7, #28]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800146a:	e008      	b.n	800147e <HAL_RCC_OscConfig+0xf6>
        {
          if((uint32_t) (HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800146c:	f7ff fc52 	bl	8000d14 <HAL_GetTick>
 8001470:	4602      	mov	r2, r0
 8001472:	69fb      	ldr	r3, [r7, #28]
 8001474:	1ad3      	subs	r3, r2, r3
 8001476:	2b64      	cmp	r3, #100	; 0x64
 8001478:	d901      	bls.n	800147e <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 800147a:	2303      	movs	r3, #3
 800147c:	e332      	b.n	8001ae4 <HAL_RCC_OscConfig+0x75c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800147e:	4b65      	ldr	r3, [pc, #404]	; (8001614 <HAL_RCC_OscConfig+0x28c>)
 8001480:	681b      	ldr	r3, [r3, #0]
 8001482:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001486:	2b00      	cmp	r3, #0
 8001488:	d0f0      	beq.n	800146c <HAL_RCC_OscConfig+0xe4>
 800148a:	e014      	b.n	80014b6 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800148c:	f7ff fc42 	bl	8000d14 <HAL_GetTick>
 8001490:	61f8      	str	r0, [r7, #28]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8001492:	e008      	b.n	80014a6 <HAL_RCC_OscConfig+0x11e>
        {
          if((uint32_t) (HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001494:	f7ff fc3e 	bl	8000d14 <HAL_GetTick>
 8001498:	4602      	mov	r2, r0
 800149a:	69fb      	ldr	r3, [r7, #28]
 800149c:	1ad3      	subs	r3, r2, r3
 800149e:	2b64      	cmp	r3, #100	; 0x64
 80014a0:	d901      	bls.n	80014a6 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80014a2:	2303      	movs	r3, #3
 80014a4:	e31e      	b.n	8001ae4 <HAL_RCC_OscConfig+0x75c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80014a6:	4b5b      	ldr	r3, [pc, #364]	; (8001614 <HAL_RCC_OscConfig+0x28c>)
 80014a8:	681b      	ldr	r3, [r3, #0]
 80014aa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80014ae:	2b00      	cmp	r3, #0
 80014b0:	d1f0      	bne.n	8001494 <HAL_RCC_OscConfig+0x10c>
 80014b2:	e000      	b.n	80014b6 <HAL_RCC_OscConfig+0x12e>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80014b4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80014b6:	687b      	ldr	r3, [r7, #4]
 80014b8:	681b      	ldr	r3, [r3, #0]
 80014ba:	f003 0302 	and.w	r3, r3, #2
 80014be:	2b00      	cmp	r3, #0
 80014c0:	f000 80b0 	beq.w	8001624 <HAL_RCC_OscConfig+0x29c>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80014c4:	4b53      	ldr	r3, [pc, #332]	; (8001614 <HAL_RCC_OscConfig+0x28c>)
 80014c6:	691b      	ldr	r3, [r3, #16]
 80014c8:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80014cc:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80014ce:	4b51      	ldr	r3, [pc, #324]	; (8001614 <HAL_RCC_OscConfig+0x28c>)
 80014d0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80014d2:	617b      	str	r3, [r7, #20]
    if((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 80014d4:	69bb      	ldr	r3, [r7, #24]
 80014d6:	2b00      	cmp	r3, #0
 80014d8:	d007      	beq.n	80014ea <HAL_RCC_OscConfig+0x162>
 80014da:	69bb      	ldr	r3, [r7, #24]
 80014dc:	2b18      	cmp	r3, #24
 80014de:	d149      	bne.n	8001574 <HAL_RCC_OscConfig+0x1ec>
 80014e0:	697b      	ldr	r3, [r7, #20]
 80014e2:	f003 0303 	and.w	r3, r3, #3
 80014e6:	2b00      	cmp	r3, #0
 80014e8:	d144      	bne.n	8001574 <HAL_RCC_OscConfig+0x1ec>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80014ea:	4b4a      	ldr	r3, [pc, #296]	; (8001614 <HAL_RCC_OscConfig+0x28c>)
 80014ec:	681b      	ldr	r3, [r3, #0]
 80014ee:	f003 0304 	and.w	r3, r3, #4
 80014f2:	2b00      	cmp	r3, #0
 80014f4:	d005      	beq.n	8001502 <HAL_RCC_OscConfig+0x17a>
 80014f6:	687b      	ldr	r3, [r7, #4]
 80014f8:	68db      	ldr	r3, [r3, #12]
 80014fa:	2b00      	cmp	r3, #0
 80014fc:	d101      	bne.n	8001502 <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 80014fe:	2301      	movs	r3, #1
 8001500:	e2f0      	b.n	8001ae4 <HAL_RCC_OscConfig+0x75c>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
      /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8001502:	4b44      	ldr	r3, [pc, #272]	; (8001614 <HAL_RCC_OscConfig+0x28c>)
 8001504:	681b      	ldr	r3, [r3, #0]
 8001506:	f023 0219 	bic.w	r2, r3, #25
 800150a:	687b      	ldr	r3, [r7, #4]
 800150c:	68db      	ldr	r3, [r3, #12]
 800150e:	4941      	ldr	r1, [pc, #260]	; (8001614 <HAL_RCC_OscConfig+0x28c>)
 8001510:	4313      	orrs	r3, r2
 8001512:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001514:	f7ff fbfe 	bl	8000d14 <HAL_GetTick>
 8001518:	61f8      	str	r0, [r7, #28]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800151a:	e008      	b.n	800152e <HAL_RCC_OscConfig+0x1a6>
        {
          if((uint32_t) (HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800151c:	f7ff fbfa 	bl	8000d14 <HAL_GetTick>
 8001520:	4602      	mov	r2, r0
 8001522:	69fb      	ldr	r3, [r7, #28]
 8001524:	1ad3      	subs	r3, r2, r3
 8001526:	2b02      	cmp	r3, #2
 8001528:	d901      	bls.n	800152e <HAL_RCC_OscConfig+0x1a6>
          {
            return HAL_TIMEOUT;
 800152a:	2303      	movs	r3, #3
 800152c:	e2da      	b.n	8001ae4 <HAL_RCC_OscConfig+0x75c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800152e:	4b39      	ldr	r3, [pc, #228]	; (8001614 <HAL_RCC_OscConfig+0x28c>)
 8001530:	681b      	ldr	r3, [r3, #0]
 8001532:	f003 0304 	and.w	r3, r3, #4
 8001536:	2b00      	cmp	r3, #0
 8001538:	d0f0      	beq.n	800151c <HAL_RCC_OscConfig+0x194>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800153a:	f7ff fc19 	bl	8000d70 <HAL_GetREVID>
 800153e:	4602      	mov	r2, r0
 8001540:	f241 0303 	movw	r3, #4099	; 0x1003
 8001544:	429a      	cmp	r2, r3
 8001546:	d80a      	bhi.n	800155e <HAL_RCC_OscConfig+0x1d6>
 8001548:	4b32      	ldr	r3, [pc, #200]	; (8001614 <HAL_RCC_OscConfig+0x28c>)
 800154a:	685b      	ldr	r3, [r3, #4]
 800154c:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 8001550:	687b      	ldr	r3, [r7, #4]
 8001552:	691b      	ldr	r3, [r3, #16]
 8001554:	031b      	lsls	r3, r3, #12
 8001556:	492f      	ldr	r1, [pc, #188]	; (8001614 <HAL_RCC_OscConfig+0x28c>)
 8001558:	4313      	orrs	r3, r2
 800155a:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800155c:	e062      	b.n	8001624 <HAL_RCC_OscConfig+0x29c>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800155e:	4b2d      	ldr	r3, [pc, #180]	; (8001614 <HAL_RCC_OscConfig+0x28c>)
 8001560:	685b      	ldr	r3, [r3, #4]
 8001562:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8001566:	687b      	ldr	r3, [r7, #4]
 8001568:	691b      	ldr	r3, [r3, #16]
 800156a:	061b      	lsls	r3, r3, #24
 800156c:	4929      	ldr	r1, [pc, #164]	; (8001614 <HAL_RCC_OscConfig+0x28c>)
 800156e:	4313      	orrs	r3, r2
 8001570:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001572:	e057      	b.n	8001624 <HAL_RCC_OscConfig+0x29c>
    }

    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8001574:	687b      	ldr	r3, [r7, #4]
 8001576:	68db      	ldr	r3, [r3, #12]
 8001578:	2b00      	cmp	r3, #0
 800157a:	d038      	beq.n	80015ee <HAL_RCC_OscConfig+0x266>
      {
     /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 800157c:	4b25      	ldr	r3, [pc, #148]	; (8001614 <HAL_RCC_OscConfig+0x28c>)
 800157e:	681b      	ldr	r3, [r3, #0]
 8001580:	f023 0219 	bic.w	r2, r3, #25
 8001584:	687b      	ldr	r3, [r7, #4]
 8001586:	68db      	ldr	r3, [r3, #12]
 8001588:	4922      	ldr	r1, [pc, #136]	; (8001614 <HAL_RCC_OscConfig+0x28c>)
 800158a:	4313      	orrs	r3, r2
 800158c:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800158e:	f7ff fbc1 	bl	8000d14 <HAL_GetTick>
 8001592:	61f8      	str	r0, [r7, #28]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001594:	e008      	b.n	80015a8 <HAL_RCC_OscConfig+0x220>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001596:	f7ff fbbd 	bl	8000d14 <HAL_GetTick>
 800159a:	4602      	mov	r2, r0
 800159c:	69fb      	ldr	r3, [r7, #28]
 800159e:	1ad3      	subs	r3, r2, r3
 80015a0:	2b02      	cmp	r3, #2
 80015a2:	d901      	bls.n	80015a8 <HAL_RCC_OscConfig+0x220>
          {
            return HAL_TIMEOUT;
 80015a4:	2303      	movs	r3, #3
 80015a6:	e29d      	b.n	8001ae4 <HAL_RCC_OscConfig+0x75c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80015a8:	4b1a      	ldr	r3, [pc, #104]	; (8001614 <HAL_RCC_OscConfig+0x28c>)
 80015aa:	681b      	ldr	r3, [r3, #0]
 80015ac:	f003 0304 	and.w	r3, r3, #4
 80015b0:	2b00      	cmp	r3, #0
 80015b2:	d0f0      	beq.n	8001596 <HAL_RCC_OscConfig+0x20e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80015b4:	f7ff fbdc 	bl	8000d70 <HAL_GetREVID>
 80015b8:	4602      	mov	r2, r0
 80015ba:	f241 0303 	movw	r3, #4099	; 0x1003
 80015be:	429a      	cmp	r2, r3
 80015c0:	d80a      	bhi.n	80015d8 <HAL_RCC_OscConfig+0x250>
 80015c2:	4b14      	ldr	r3, [pc, #80]	; (8001614 <HAL_RCC_OscConfig+0x28c>)
 80015c4:	685b      	ldr	r3, [r3, #4]
 80015c6:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 80015ca:	687b      	ldr	r3, [r7, #4]
 80015cc:	691b      	ldr	r3, [r3, #16]
 80015ce:	031b      	lsls	r3, r3, #12
 80015d0:	4910      	ldr	r1, [pc, #64]	; (8001614 <HAL_RCC_OscConfig+0x28c>)
 80015d2:	4313      	orrs	r3, r2
 80015d4:	604b      	str	r3, [r1, #4]
 80015d6:	e025      	b.n	8001624 <HAL_RCC_OscConfig+0x29c>
 80015d8:	4b0e      	ldr	r3, [pc, #56]	; (8001614 <HAL_RCC_OscConfig+0x28c>)
 80015da:	685b      	ldr	r3, [r3, #4]
 80015dc:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 80015e0:	687b      	ldr	r3, [r7, #4]
 80015e2:	691b      	ldr	r3, [r3, #16]
 80015e4:	061b      	lsls	r3, r3, #24
 80015e6:	490b      	ldr	r1, [pc, #44]	; (8001614 <HAL_RCC_OscConfig+0x28c>)
 80015e8:	4313      	orrs	r3, r2
 80015ea:	604b      	str	r3, [r1, #4]
 80015ec:	e01a      	b.n	8001624 <HAL_RCC_OscConfig+0x29c>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80015ee:	4b09      	ldr	r3, [pc, #36]	; (8001614 <HAL_RCC_OscConfig+0x28c>)
 80015f0:	681b      	ldr	r3, [r3, #0]
 80015f2:	4a08      	ldr	r2, [pc, #32]	; (8001614 <HAL_RCC_OscConfig+0x28c>)
 80015f4:	f023 0301 	bic.w	r3, r3, #1
 80015f8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80015fa:	f7ff fb8b 	bl	8000d14 <HAL_GetTick>
 80015fe:	61f8      	str	r0, [r7, #28]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8001600:	e00a      	b.n	8001618 <HAL_RCC_OscConfig+0x290>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001602:	f7ff fb87 	bl	8000d14 <HAL_GetTick>
 8001606:	4602      	mov	r2, r0
 8001608:	69fb      	ldr	r3, [r7, #28]
 800160a:	1ad3      	subs	r3, r2, r3
 800160c:	2b02      	cmp	r3, #2
 800160e:	d903      	bls.n	8001618 <HAL_RCC_OscConfig+0x290>
          {
            return HAL_TIMEOUT;
 8001610:	2303      	movs	r3, #3
 8001612:	e267      	b.n	8001ae4 <HAL_RCC_OscConfig+0x75c>
 8001614:	58024400 	.word	0x58024400
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8001618:	4ba0      	ldr	r3, [pc, #640]	; (800189c <HAL_RCC_OscConfig+0x514>)
 800161a:	681b      	ldr	r3, [r3, #0]
 800161c:	f003 0304 	and.w	r3, r3, #4
 8001620:	2b00      	cmp	r3, #0
 8001622:	d1ee      	bne.n	8001602 <HAL_RCC_OscConfig+0x27a>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8001624:	687b      	ldr	r3, [r7, #4]
 8001626:	681b      	ldr	r3, [r3, #0]
 8001628:	f003 0310 	and.w	r3, r3, #16
 800162c:	2b00      	cmp	r3, #0
 800162e:	f000 808f 	beq.w	8001750 <HAL_RCC_OscConfig+0x3c8>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001632:	4b9a      	ldr	r3, [pc, #616]	; (800189c <HAL_RCC_OscConfig+0x514>)
 8001634:	691b      	ldr	r3, [r3, #16]
 8001636:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800163a:	613b      	str	r3, [r7, #16]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800163c:	4b97      	ldr	r3, [pc, #604]	; (800189c <HAL_RCC_OscConfig+0x514>)
 800163e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001640:	60fb      	str	r3, [r7, #12]
    if((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8001642:	693b      	ldr	r3, [r7, #16]
 8001644:	2b08      	cmp	r3, #8
 8001646:	d007      	beq.n	8001658 <HAL_RCC_OscConfig+0x2d0>
 8001648:	693b      	ldr	r3, [r7, #16]
 800164a:	2b18      	cmp	r3, #24
 800164c:	d12d      	bne.n	80016aa <HAL_RCC_OscConfig+0x322>
 800164e:	68fb      	ldr	r3, [r7, #12]
 8001650:	f003 0303 	and.w	r3, r3, #3
 8001654:	2b01      	cmp	r3, #1
 8001656:	d128      	bne.n	80016aa <HAL_RCC_OscConfig+0x322>
    {
      /* When CSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8001658:	4b90      	ldr	r3, [pc, #576]	; (800189c <HAL_RCC_OscConfig+0x514>)
 800165a:	681b      	ldr	r3, [r3, #0]
 800165c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001660:	2b00      	cmp	r3, #0
 8001662:	d005      	beq.n	8001670 <HAL_RCC_OscConfig+0x2e8>
 8001664:	687b      	ldr	r3, [r7, #4]
 8001666:	69db      	ldr	r3, [r3, #28]
 8001668:	2b80      	cmp	r3, #128	; 0x80
 800166a:	d001      	beq.n	8001670 <HAL_RCC_OscConfig+0x2e8>
      {
        return HAL_ERROR;
 800166c:	2301      	movs	r3, #1
 800166e:	e239      	b.n	8001ae4 <HAL_RCC_OscConfig+0x75c>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8001670:	f7ff fb7e 	bl	8000d70 <HAL_GetREVID>
 8001674:	4602      	mov	r2, r0
 8001676:	f241 0303 	movw	r3, #4099	; 0x1003
 800167a:	429a      	cmp	r2, r3
 800167c:	d80a      	bhi.n	8001694 <HAL_RCC_OscConfig+0x30c>
 800167e:	4b87      	ldr	r3, [pc, #540]	; (800189c <HAL_RCC_OscConfig+0x514>)
 8001680:	685b      	ldr	r3, [r3, #4]
 8001682:	f023 42f8 	bic.w	r2, r3, #2080374784	; 0x7c000000
 8001686:	687b      	ldr	r3, [r7, #4]
 8001688:	6a1b      	ldr	r3, [r3, #32]
 800168a:	069b      	lsls	r3, r3, #26
 800168c:	4983      	ldr	r1, [pc, #524]	; (800189c <HAL_RCC_OscConfig+0x514>)
 800168e:	4313      	orrs	r3, r2
 8001690:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8001692:	e05d      	b.n	8001750 <HAL_RCC_OscConfig+0x3c8>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8001694:	4b81      	ldr	r3, [pc, #516]	; (800189c <HAL_RCC_OscConfig+0x514>)
 8001696:	68db      	ldr	r3, [r3, #12]
 8001698:	f023 527c 	bic.w	r2, r3, #1056964608	; 0x3f000000
 800169c:	687b      	ldr	r3, [r7, #4]
 800169e:	6a1b      	ldr	r3, [r3, #32]
 80016a0:	061b      	lsls	r3, r3, #24
 80016a2:	497e      	ldr	r1, [pc, #504]	; (800189c <HAL_RCC_OscConfig+0x514>)
 80016a4:	4313      	orrs	r3, r2
 80016a6:	60cb      	str	r3, [r1, #12]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80016a8:	e052      	b.n	8001750 <HAL_RCC_OscConfig+0x3c8>
      }
    }
    else
    {
      /* Check the CSI State */
      if((RCC_OscInitStruct->CSIState)!= RCC_CSI_OFF)
 80016aa:	687b      	ldr	r3, [r7, #4]
 80016ac:	69db      	ldr	r3, [r3, #28]
 80016ae:	2b00      	cmp	r3, #0
 80016b0:	d035      	beq.n	800171e <HAL_RCC_OscConfig+0x396>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 80016b2:	4b7a      	ldr	r3, [pc, #488]	; (800189c <HAL_RCC_OscConfig+0x514>)
 80016b4:	681b      	ldr	r3, [r3, #0]
 80016b6:	4a79      	ldr	r2, [pc, #484]	; (800189c <HAL_RCC_OscConfig+0x514>)
 80016b8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80016bc:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80016be:	f7ff fb29 	bl	8000d14 <HAL_GetTick>
 80016c2:	61f8      	str	r0, [r7, #28]

        /* Wait till CSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 80016c4:	e008      	b.n	80016d8 <HAL_RCC_OscConfig+0x350>
        {
          if((HAL_GetTick() - tickstart ) > CSI_TIMEOUT_VALUE)
 80016c6:	f7ff fb25 	bl	8000d14 <HAL_GetTick>
 80016ca:	4602      	mov	r2, r0
 80016cc:	69fb      	ldr	r3, [r7, #28]
 80016ce:	1ad3      	subs	r3, r2, r3
 80016d0:	2b02      	cmp	r3, #2
 80016d2:	d901      	bls.n	80016d8 <HAL_RCC_OscConfig+0x350>
          {
            return HAL_TIMEOUT;
 80016d4:	2303      	movs	r3, #3
 80016d6:	e205      	b.n	8001ae4 <HAL_RCC_OscConfig+0x75c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 80016d8:	4b70      	ldr	r3, [pc, #448]	; (800189c <HAL_RCC_OscConfig+0x514>)
 80016da:	681b      	ldr	r3, [r3, #0]
 80016dc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80016e0:	2b00      	cmp	r3, #0
 80016e2:	d0f0      	beq.n	80016c6 <HAL_RCC_OscConfig+0x33e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80016e4:	f7ff fb44 	bl	8000d70 <HAL_GetREVID>
 80016e8:	4602      	mov	r2, r0
 80016ea:	f241 0303 	movw	r3, #4099	; 0x1003
 80016ee:	429a      	cmp	r2, r3
 80016f0:	d80a      	bhi.n	8001708 <HAL_RCC_OscConfig+0x380>
 80016f2:	4b6a      	ldr	r3, [pc, #424]	; (800189c <HAL_RCC_OscConfig+0x514>)
 80016f4:	685b      	ldr	r3, [r3, #4]
 80016f6:	f023 42f8 	bic.w	r2, r3, #2080374784	; 0x7c000000
 80016fa:	687b      	ldr	r3, [r7, #4]
 80016fc:	6a1b      	ldr	r3, [r3, #32]
 80016fe:	069b      	lsls	r3, r3, #26
 8001700:	4966      	ldr	r1, [pc, #408]	; (800189c <HAL_RCC_OscConfig+0x514>)
 8001702:	4313      	orrs	r3, r2
 8001704:	604b      	str	r3, [r1, #4]
 8001706:	e023      	b.n	8001750 <HAL_RCC_OscConfig+0x3c8>
 8001708:	4b64      	ldr	r3, [pc, #400]	; (800189c <HAL_RCC_OscConfig+0x514>)
 800170a:	68db      	ldr	r3, [r3, #12]
 800170c:	f023 527c 	bic.w	r2, r3, #1056964608	; 0x3f000000
 8001710:	687b      	ldr	r3, [r7, #4]
 8001712:	6a1b      	ldr	r3, [r3, #32]
 8001714:	061b      	lsls	r3, r3, #24
 8001716:	4961      	ldr	r1, [pc, #388]	; (800189c <HAL_RCC_OscConfig+0x514>)
 8001718:	4313      	orrs	r3, r2
 800171a:	60cb      	str	r3, [r1, #12]
 800171c:	e018      	b.n	8001750 <HAL_RCC_OscConfig+0x3c8>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 800171e:	4b5f      	ldr	r3, [pc, #380]	; (800189c <HAL_RCC_OscConfig+0x514>)
 8001720:	681b      	ldr	r3, [r3, #0]
 8001722:	4a5e      	ldr	r2, [pc, #376]	; (800189c <HAL_RCC_OscConfig+0x514>)
 8001724:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8001728:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800172a:	f7ff faf3 	bl	8000d14 <HAL_GetTick>
 800172e:	61f8      	str	r0, [r7, #28]

        /* Wait till CSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8001730:	e008      	b.n	8001744 <HAL_RCC_OscConfig+0x3bc>
        {
          if((HAL_GetTick() - tickstart ) > CSI_TIMEOUT_VALUE)
 8001732:	f7ff faef 	bl	8000d14 <HAL_GetTick>
 8001736:	4602      	mov	r2, r0
 8001738:	69fb      	ldr	r3, [r7, #28]
 800173a:	1ad3      	subs	r3, r2, r3
 800173c:	2b02      	cmp	r3, #2
 800173e:	d901      	bls.n	8001744 <HAL_RCC_OscConfig+0x3bc>
          {
            return HAL_TIMEOUT;
 8001740:	2303      	movs	r3, #3
 8001742:	e1cf      	b.n	8001ae4 <HAL_RCC_OscConfig+0x75c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8001744:	4b55      	ldr	r3, [pc, #340]	; (800189c <HAL_RCC_OscConfig+0x514>)
 8001746:	681b      	ldr	r3, [r3, #0]
 8001748:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800174c:	2b00      	cmp	r3, #0
 800174e:	d1f0      	bne.n	8001732 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001750:	687b      	ldr	r3, [r7, #4]
 8001752:	681b      	ldr	r3, [r3, #0]
 8001754:	f003 0308 	and.w	r3, r3, #8
 8001758:	2b00      	cmp	r3, #0
 800175a:	d036      	beq.n	80017ca <HAL_RCC_OscConfig+0x442>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800175c:	687b      	ldr	r3, [r7, #4]
 800175e:	695b      	ldr	r3, [r3, #20]
 8001760:	2b00      	cmp	r3, #0
 8001762:	d019      	beq.n	8001798 <HAL_RCC_OscConfig+0x410>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001764:	4b4d      	ldr	r3, [pc, #308]	; (800189c <HAL_RCC_OscConfig+0x514>)
 8001766:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001768:	4a4c      	ldr	r2, [pc, #304]	; (800189c <HAL_RCC_OscConfig+0x514>)
 800176a:	f043 0301 	orr.w	r3, r3, #1
 800176e:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001770:	f7ff fad0 	bl	8000d14 <HAL_GetTick>
 8001774:	61f8      	str	r0, [r7, #28]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8001776:	e008      	b.n	800178a <HAL_RCC_OscConfig+0x402>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001778:	f7ff facc 	bl	8000d14 <HAL_GetTick>
 800177c:	4602      	mov	r2, r0
 800177e:	69fb      	ldr	r3, [r7, #28]
 8001780:	1ad3      	subs	r3, r2, r3
 8001782:	2b02      	cmp	r3, #2
 8001784:	d901      	bls.n	800178a <HAL_RCC_OscConfig+0x402>
        {
          return HAL_TIMEOUT;
 8001786:	2303      	movs	r3, #3
 8001788:	e1ac      	b.n	8001ae4 <HAL_RCC_OscConfig+0x75c>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800178a:	4b44      	ldr	r3, [pc, #272]	; (800189c <HAL_RCC_OscConfig+0x514>)
 800178c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800178e:	f003 0302 	and.w	r3, r3, #2
 8001792:	2b00      	cmp	r3, #0
 8001794:	d0f0      	beq.n	8001778 <HAL_RCC_OscConfig+0x3f0>
 8001796:	e018      	b.n	80017ca <HAL_RCC_OscConfig+0x442>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001798:	4b40      	ldr	r3, [pc, #256]	; (800189c <HAL_RCC_OscConfig+0x514>)
 800179a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800179c:	4a3f      	ldr	r2, [pc, #252]	; (800189c <HAL_RCC_OscConfig+0x514>)
 800179e:	f023 0301 	bic.w	r3, r3, #1
 80017a2:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80017a4:	f7ff fab6 	bl	8000d14 <HAL_GetTick>
 80017a8:	61f8      	str	r0, [r7, #28]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80017aa:	e008      	b.n	80017be <HAL_RCC_OscConfig+0x436>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80017ac:	f7ff fab2 	bl	8000d14 <HAL_GetTick>
 80017b0:	4602      	mov	r2, r0
 80017b2:	69fb      	ldr	r3, [r7, #28]
 80017b4:	1ad3      	subs	r3, r2, r3
 80017b6:	2b02      	cmp	r3, #2
 80017b8:	d901      	bls.n	80017be <HAL_RCC_OscConfig+0x436>
        {
          return HAL_TIMEOUT;
 80017ba:	2303      	movs	r3, #3
 80017bc:	e192      	b.n	8001ae4 <HAL_RCC_OscConfig+0x75c>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80017be:	4b37      	ldr	r3, [pc, #220]	; (800189c <HAL_RCC_OscConfig+0x514>)
 80017c0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80017c2:	f003 0302 	and.w	r3, r3, #2
 80017c6:	2b00      	cmp	r3, #0
 80017c8:	d1f0      	bne.n	80017ac <HAL_RCC_OscConfig+0x424>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80017ca:	687b      	ldr	r3, [r7, #4]
 80017cc:	681b      	ldr	r3, [r3, #0]
 80017ce:	f003 0320 	and.w	r3, r3, #32
 80017d2:	2b00      	cmp	r3, #0
 80017d4:	d036      	beq.n	8001844 <HAL_RCC_OscConfig+0x4bc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if((RCC_OscInitStruct->HSI48State)!= RCC_HSI48_OFF)
 80017d6:	687b      	ldr	r3, [r7, #4]
 80017d8:	699b      	ldr	r3, [r3, #24]
 80017da:	2b00      	cmp	r3, #0
 80017dc:	d019      	beq.n	8001812 <HAL_RCC_OscConfig+0x48a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80017de:	4b2f      	ldr	r3, [pc, #188]	; (800189c <HAL_RCC_OscConfig+0x514>)
 80017e0:	681b      	ldr	r3, [r3, #0]
 80017e2:	4a2e      	ldr	r2, [pc, #184]	; (800189c <HAL_RCC_OscConfig+0x514>)
 80017e4:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80017e8:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 80017ea:	f7ff fa93 	bl	8000d14 <HAL_GetTick>
 80017ee:	61f8      	str	r0, [r7, #28]

      /* Wait till HSI48 is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 80017f0:	e008      	b.n	8001804 <HAL_RCC_OscConfig+0x47c>
      {
        if((HAL_GetTick() - tickstart ) > HSI48_TIMEOUT_VALUE)
 80017f2:	f7ff fa8f 	bl	8000d14 <HAL_GetTick>
 80017f6:	4602      	mov	r2, r0
 80017f8:	69fb      	ldr	r3, [r7, #28]
 80017fa:	1ad3      	subs	r3, r2, r3
 80017fc:	2b02      	cmp	r3, #2
 80017fe:	d901      	bls.n	8001804 <HAL_RCC_OscConfig+0x47c>
        {
          return HAL_TIMEOUT;
 8001800:	2303      	movs	r3, #3
 8001802:	e16f      	b.n	8001ae4 <HAL_RCC_OscConfig+0x75c>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8001804:	4b25      	ldr	r3, [pc, #148]	; (800189c <HAL_RCC_OscConfig+0x514>)
 8001806:	681b      	ldr	r3, [r3, #0]
 8001808:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800180c:	2b00      	cmp	r3, #0
 800180e:	d0f0      	beq.n	80017f2 <HAL_RCC_OscConfig+0x46a>
 8001810:	e018      	b.n	8001844 <HAL_RCC_OscConfig+0x4bc>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8001812:	4b22      	ldr	r3, [pc, #136]	; (800189c <HAL_RCC_OscConfig+0x514>)
 8001814:	681b      	ldr	r3, [r3, #0]
 8001816:	4a21      	ldr	r2, [pc, #132]	; (800189c <HAL_RCC_OscConfig+0x514>)
 8001818:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800181c:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 800181e:	f7ff fa79 	bl	8000d14 <HAL_GetTick>
 8001822:	61f8      	str	r0, [r7, #28]

      /* Wait till HSI48 is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8001824:	e008      	b.n	8001838 <HAL_RCC_OscConfig+0x4b0>
      {
        if((HAL_GetTick() - tickstart ) > HSI48_TIMEOUT_VALUE)
 8001826:	f7ff fa75 	bl	8000d14 <HAL_GetTick>
 800182a:	4602      	mov	r2, r0
 800182c:	69fb      	ldr	r3, [r7, #28]
 800182e:	1ad3      	subs	r3, r2, r3
 8001830:	2b02      	cmp	r3, #2
 8001832:	d901      	bls.n	8001838 <HAL_RCC_OscConfig+0x4b0>
        {
          return HAL_TIMEOUT;
 8001834:	2303      	movs	r3, #3
 8001836:	e155      	b.n	8001ae4 <HAL_RCC_OscConfig+0x75c>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8001838:	4b18      	ldr	r3, [pc, #96]	; (800189c <HAL_RCC_OscConfig+0x514>)
 800183a:	681b      	ldr	r3, [r3, #0]
 800183c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8001840:	2b00      	cmp	r3, #0
 8001842:	d1f0      	bne.n	8001826 <HAL_RCC_OscConfig+0x49e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001844:	687b      	ldr	r3, [r7, #4]
 8001846:	681b      	ldr	r3, [r3, #0]
 8001848:	f003 0304 	and.w	r3, r3, #4
 800184c:	2b00      	cmp	r3, #0
 800184e:	f000 8086 	beq.w	800195e <HAL_RCC_OscConfig+0x5d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8001852:	4b13      	ldr	r3, [pc, #76]	; (80018a0 <HAL_RCC_OscConfig+0x518>)
 8001854:	681b      	ldr	r3, [r3, #0]
 8001856:	4a12      	ldr	r2, [pc, #72]	; (80018a0 <HAL_RCC_OscConfig+0x518>)
 8001858:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800185c:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800185e:	f7ff fa59 	bl	8000d14 <HAL_GetTick>
 8001862:	61f8      	str	r0, [r7, #28]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8001864:	e008      	b.n	8001878 <HAL_RCC_OscConfig+0x4f0>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8001866:	f7ff fa55 	bl	8000d14 <HAL_GetTick>
 800186a:	4602      	mov	r2, r0
 800186c:	69fb      	ldr	r3, [r7, #28]
 800186e:	1ad3      	subs	r3, r2, r3
 8001870:	2b64      	cmp	r3, #100	; 0x64
 8001872:	d901      	bls.n	8001878 <HAL_RCC_OscConfig+0x4f0>
      {
        return HAL_TIMEOUT;
 8001874:	2303      	movs	r3, #3
 8001876:	e135      	b.n	8001ae4 <HAL_RCC_OscConfig+0x75c>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8001878:	4b09      	ldr	r3, [pc, #36]	; (80018a0 <HAL_RCC_OscConfig+0x518>)
 800187a:	681b      	ldr	r3, [r3, #0]
 800187c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001880:	2b00      	cmp	r3, #0
 8001882:	d0f0      	beq.n	8001866 <HAL_RCC_OscConfig+0x4de>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001884:	687b      	ldr	r3, [r7, #4]
 8001886:	689b      	ldr	r3, [r3, #8]
 8001888:	2b01      	cmp	r3, #1
 800188a:	d10b      	bne.n	80018a4 <HAL_RCC_OscConfig+0x51c>
 800188c:	4b03      	ldr	r3, [pc, #12]	; (800189c <HAL_RCC_OscConfig+0x514>)
 800188e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001890:	4a02      	ldr	r2, [pc, #8]	; (800189c <HAL_RCC_OscConfig+0x514>)
 8001892:	f043 0301 	orr.w	r3, r3, #1
 8001896:	6713      	str	r3, [r2, #112]	; 0x70
 8001898:	e032      	b.n	8001900 <HAL_RCC_OscConfig+0x578>
 800189a:	bf00      	nop
 800189c:	58024400 	.word	0x58024400
 80018a0:	58024800 	.word	0x58024800
 80018a4:	687b      	ldr	r3, [r7, #4]
 80018a6:	689b      	ldr	r3, [r3, #8]
 80018a8:	2b00      	cmp	r3, #0
 80018aa:	d10c      	bne.n	80018c6 <HAL_RCC_OscConfig+0x53e>
 80018ac:	4b8f      	ldr	r3, [pc, #572]	; (8001aec <HAL_RCC_OscConfig+0x764>)
 80018ae:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80018b0:	4a8e      	ldr	r2, [pc, #568]	; (8001aec <HAL_RCC_OscConfig+0x764>)
 80018b2:	f023 0301 	bic.w	r3, r3, #1
 80018b6:	6713      	str	r3, [r2, #112]	; 0x70
 80018b8:	4b8c      	ldr	r3, [pc, #560]	; (8001aec <HAL_RCC_OscConfig+0x764>)
 80018ba:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80018bc:	4a8b      	ldr	r2, [pc, #556]	; (8001aec <HAL_RCC_OscConfig+0x764>)
 80018be:	f023 0304 	bic.w	r3, r3, #4
 80018c2:	6713      	str	r3, [r2, #112]	; 0x70
 80018c4:	e01c      	b.n	8001900 <HAL_RCC_OscConfig+0x578>
 80018c6:	687b      	ldr	r3, [r7, #4]
 80018c8:	689b      	ldr	r3, [r3, #8]
 80018ca:	2b05      	cmp	r3, #5
 80018cc:	d10c      	bne.n	80018e8 <HAL_RCC_OscConfig+0x560>
 80018ce:	4b87      	ldr	r3, [pc, #540]	; (8001aec <HAL_RCC_OscConfig+0x764>)
 80018d0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80018d2:	4a86      	ldr	r2, [pc, #536]	; (8001aec <HAL_RCC_OscConfig+0x764>)
 80018d4:	f043 0304 	orr.w	r3, r3, #4
 80018d8:	6713      	str	r3, [r2, #112]	; 0x70
 80018da:	4b84      	ldr	r3, [pc, #528]	; (8001aec <HAL_RCC_OscConfig+0x764>)
 80018dc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80018de:	4a83      	ldr	r2, [pc, #524]	; (8001aec <HAL_RCC_OscConfig+0x764>)
 80018e0:	f043 0301 	orr.w	r3, r3, #1
 80018e4:	6713      	str	r3, [r2, #112]	; 0x70
 80018e6:	e00b      	b.n	8001900 <HAL_RCC_OscConfig+0x578>
 80018e8:	4b80      	ldr	r3, [pc, #512]	; (8001aec <HAL_RCC_OscConfig+0x764>)
 80018ea:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80018ec:	4a7f      	ldr	r2, [pc, #508]	; (8001aec <HAL_RCC_OscConfig+0x764>)
 80018ee:	f023 0301 	bic.w	r3, r3, #1
 80018f2:	6713      	str	r3, [r2, #112]	; 0x70
 80018f4:	4b7d      	ldr	r3, [pc, #500]	; (8001aec <HAL_RCC_OscConfig+0x764>)
 80018f6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80018f8:	4a7c      	ldr	r2, [pc, #496]	; (8001aec <HAL_RCC_OscConfig+0x764>)
 80018fa:	f023 0304 	bic.w	r3, r3, #4
 80018fe:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001900:	687b      	ldr	r3, [r7, #4]
 8001902:	689b      	ldr	r3, [r3, #8]
 8001904:	2b00      	cmp	r3, #0
 8001906:	d015      	beq.n	8001934 <HAL_RCC_OscConfig+0x5ac>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001908:	f7ff fa04 	bl	8000d14 <HAL_GetTick>
 800190c:	61f8      	str	r0, [r7, #28]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800190e:	e00a      	b.n	8001926 <HAL_RCC_OscConfig+0x59e>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001910:	f7ff fa00 	bl	8000d14 <HAL_GetTick>
 8001914:	4602      	mov	r2, r0
 8001916:	69fb      	ldr	r3, [r7, #28]
 8001918:	1ad3      	subs	r3, r2, r3
 800191a:	f241 3288 	movw	r2, #5000	; 0x1388
 800191e:	4293      	cmp	r3, r2
 8001920:	d901      	bls.n	8001926 <HAL_RCC_OscConfig+0x59e>
        {
          return HAL_TIMEOUT;
 8001922:	2303      	movs	r3, #3
 8001924:	e0de      	b.n	8001ae4 <HAL_RCC_OscConfig+0x75c>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8001926:	4b71      	ldr	r3, [pc, #452]	; (8001aec <HAL_RCC_OscConfig+0x764>)
 8001928:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800192a:	f003 0302 	and.w	r3, r3, #2
 800192e:	2b00      	cmp	r3, #0
 8001930:	d0ee      	beq.n	8001910 <HAL_RCC_OscConfig+0x588>
 8001932:	e014      	b.n	800195e <HAL_RCC_OscConfig+0x5d6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001934:	f7ff f9ee 	bl	8000d14 <HAL_GetTick>
 8001938:	61f8      	str	r0, [r7, #28]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800193a:	e00a      	b.n	8001952 <HAL_RCC_OscConfig+0x5ca>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800193c:	f7ff f9ea 	bl	8000d14 <HAL_GetTick>
 8001940:	4602      	mov	r2, r0
 8001942:	69fb      	ldr	r3, [r7, #28]
 8001944:	1ad3      	subs	r3, r2, r3
 8001946:	f241 3288 	movw	r2, #5000	; 0x1388
 800194a:	4293      	cmp	r3, r2
 800194c:	d901      	bls.n	8001952 <HAL_RCC_OscConfig+0x5ca>
        {
          return HAL_TIMEOUT;
 800194e:	2303      	movs	r3, #3
 8001950:	e0c8      	b.n	8001ae4 <HAL_RCC_OscConfig+0x75c>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8001952:	4b66      	ldr	r3, [pc, #408]	; (8001aec <HAL_RCC_OscConfig+0x764>)
 8001954:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001956:	f003 0302 	and.w	r3, r3, #2
 800195a:	2b00      	cmp	r3, #0
 800195c:	d1ee      	bne.n	800193c <HAL_RCC_OscConfig+0x5b4>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800195e:	687b      	ldr	r3, [r7, #4]
 8001960:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001962:	2b00      	cmp	r3, #0
 8001964:	f000 80bd 	beq.w	8001ae2 <HAL_RCC_OscConfig+0x75a>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 8001968:	4b60      	ldr	r3, [pc, #384]	; (8001aec <HAL_RCC_OscConfig+0x764>)
 800196a:	691b      	ldr	r3, [r3, #16]
 800196c:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8001970:	2b18      	cmp	r3, #24
 8001972:	f000 80b4 	beq.w	8001ade <HAL_RCC_OscConfig+0x756>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001976:	687b      	ldr	r3, [r7, #4]
 8001978:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800197a:	2b02      	cmp	r3, #2
 800197c:	f040 8095 	bne.w	8001aaa <HAL_RCC_OscConfig+0x722>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001980:	4b5a      	ldr	r3, [pc, #360]	; (8001aec <HAL_RCC_OscConfig+0x764>)
 8001982:	681b      	ldr	r3, [r3, #0]
 8001984:	4a59      	ldr	r2, [pc, #356]	; (8001aec <HAL_RCC_OscConfig+0x764>)
 8001986:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800198a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800198c:	f7ff f9c2 	bl	8000d14 <HAL_GetTick>
 8001990:	61f8      	str	r0, [r7, #28]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8001992:	e008      	b.n	80019a6 <HAL_RCC_OscConfig+0x61e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001994:	f7ff f9be 	bl	8000d14 <HAL_GetTick>
 8001998:	4602      	mov	r2, r0
 800199a:	69fb      	ldr	r3, [r7, #28]
 800199c:	1ad3      	subs	r3, r2, r3
 800199e:	2b02      	cmp	r3, #2
 80019a0:	d901      	bls.n	80019a6 <HAL_RCC_OscConfig+0x61e>
          {
            return HAL_TIMEOUT;
 80019a2:	2303      	movs	r3, #3
 80019a4:	e09e      	b.n	8001ae4 <HAL_RCC_OscConfig+0x75c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80019a6:	4b51      	ldr	r3, [pc, #324]	; (8001aec <HAL_RCC_OscConfig+0x764>)
 80019a8:	681b      	ldr	r3, [r3, #0]
 80019aa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80019ae:	2b00      	cmp	r3, #0
 80019b0:	d1f0      	bne.n	8001994 <HAL_RCC_OscConfig+0x60c>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80019b2:	4b4e      	ldr	r3, [pc, #312]	; (8001aec <HAL_RCC_OscConfig+0x764>)
 80019b4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80019b6:	4b4e      	ldr	r3, [pc, #312]	; (8001af0 <HAL_RCC_OscConfig+0x768>)
 80019b8:	4013      	ands	r3, r2
 80019ba:	687a      	ldr	r2, [r7, #4]
 80019bc:	6a91      	ldr	r1, [r2, #40]	; 0x28
 80019be:	687a      	ldr	r2, [r7, #4]
 80019c0:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 80019c2:	0112      	lsls	r2, r2, #4
 80019c4:	430a      	orrs	r2, r1
 80019c6:	4949      	ldr	r1, [pc, #292]	; (8001aec <HAL_RCC_OscConfig+0x764>)
 80019c8:	4313      	orrs	r3, r2
 80019ca:	628b      	str	r3, [r1, #40]	; 0x28
 80019cc:	687b      	ldr	r3, [r7, #4]
 80019ce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019d0:	3b01      	subs	r3, #1
 80019d2:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80019d6:	687b      	ldr	r3, [r7, #4]
 80019d8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80019da:	3b01      	subs	r3, #1
 80019dc:	025b      	lsls	r3, r3, #9
 80019de:	b29b      	uxth	r3, r3
 80019e0:	431a      	orrs	r2, r3
 80019e2:	687b      	ldr	r3, [r7, #4]
 80019e4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80019e6:	3b01      	subs	r3, #1
 80019e8:	041b      	lsls	r3, r3, #16
 80019ea:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 80019ee:	431a      	orrs	r2, r3
 80019f0:	687b      	ldr	r3, [r7, #4]
 80019f2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80019f4:	3b01      	subs	r3, #1
 80019f6:	061b      	lsls	r3, r3, #24
 80019f8:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 80019fc:	493b      	ldr	r1, [pc, #236]	; (8001aec <HAL_RCC_OscConfig+0x764>)
 80019fe:	4313      	orrs	r3, r2
 8001a00:	630b      	str	r3, [r1, #48]	; 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

         /* Disable PLLFRACN . */
         __HAL_RCC_PLLFRACN_DISABLE();
 8001a02:	4b3a      	ldr	r3, [pc, #232]	; (8001aec <HAL_RCC_OscConfig+0x764>)
 8001a04:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001a06:	4a39      	ldr	r2, [pc, #228]	; (8001aec <HAL_RCC_OscConfig+0x764>)
 8001a08:	f023 0301 	bic.w	r3, r3, #1
 8001a0c:	62d3      	str	r3, [r2, #44]	; 0x2c

         /* Configure PLL  PLL1FRACN */
         __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8001a0e:	4b37      	ldr	r3, [pc, #220]	; (8001aec <HAL_RCC_OscConfig+0x764>)
 8001a10:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001a12:	4b38      	ldr	r3, [pc, #224]	; (8001af4 <HAL_RCC_OscConfig+0x76c>)
 8001a14:	4013      	ands	r3, r2
 8001a16:	687a      	ldr	r2, [r7, #4]
 8001a18:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8001a1a:	00d2      	lsls	r2, r2, #3
 8001a1c:	4933      	ldr	r1, [pc, #204]	; (8001aec <HAL_RCC_OscConfig+0x764>)
 8001a1e:	4313      	orrs	r3, r2
 8001a20:	634b      	str	r3, [r1, #52]	; 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 8001a22:	4b32      	ldr	r3, [pc, #200]	; (8001aec <HAL_RCC_OscConfig+0x764>)
 8001a24:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001a26:	f023 020c 	bic.w	r2, r3, #12
 8001a2a:	687b      	ldr	r3, [r7, #4]
 8001a2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a2e:	492f      	ldr	r1, [pc, #188]	; (8001aec <HAL_RCC_OscConfig+0x764>)
 8001a30:	4313      	orrs	r3, r2
 8001a32:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 8001a34:	4b2d      	ldr	r3, [pc, #180]	; (8001aec <HAL_RCC_OscConfig+0x764>)
 8001a36:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001a38:	f023 0202 	bic.w	r2, r3, #2
 8001a3c:	687b      	ldr	r3, [r7, #4]
 8001a3e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001a40:	492a      	ldr	r1, [pc, #168]	; (8001aec <HAL_RCC_OscConfig+0x764>)
 8001a42:	4313      	orrs	r3, r2
 8001a44:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8001a46:	4b29      	ldr	r3, [pc, #164]	; (8001aec <HAL_RCC_OscConfig+0x764>)
 8001a48:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001a4a:	4a28      	ldr	r2, [pc, #160]	; (8001aec <HAL_RCC_OscConfig+0x764>)
 8001a4c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001a50:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1Q Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8001a52:	4b26      	ldr	r3, [pc, #152]	; (8001aec <HAL_RCC_OscConfig+0x764>)
 8001a54:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001a56:	4a25      	ldr	r2, [pc, #148]	; (8001aec <HAL_RCC_OscConfig+0x764>)
 8001a58:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001a5c:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1R  Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8001a5e:	4b23      	ldr	r3, [pc, #140]	; (8001aec <HAL_RCC_OscConfig+0x764>)
 8001a60:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001a62:	4a22      	ldr	r2, [pc, #136]	; (8001aec <HAL_RCC_OscConfig+0x764>)
 8001a64:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001a68:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1FRACN . */
         __HAL_RCC_PLLFRACN_ENABLE();
 8001a6a:	4b20      	ldr	r3, [pc, #128]	; (8001aec <HAL_RCC_OscConfig+0x764>)
 8001a6c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001a6e:	4a1f      	ldr	r2, [pc, #124]	; (8001aec <HAL_RCC_OscConfig+0x764>)
 8001a70:	f043 0301 	orr.w	r3, r3, #1
 8001a74:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001a76:	4b1d      	ldr	r3, [pc, #116]	; (8001aec <HAL_RCC_OscConfig+0x764>)
 8001a78:	681b      	ldr	r3, [r3, #0]
 8001a7a:	4a1c      	ldr	r2, [pc, #112]	; (8001aec <HAL_RCC_OscConfig+0x764>)
 8001a7c:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001a80:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001a82:	f7ff f947 	bl	8000d14 <HAL_GetTick>
 8001a86:	61f8      	str	r0, [r7, #28]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8001a88:	e008      	b.n	8001a9c <HAL_RCC_OscConfig+0x714>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001a8a:	f7ff f943 	bl	8000d14 <HAL_GetTick>
 8001a8e:	4602      	mov	r2, r0
 8001a90:	69fb      	ldr	r3, [r7, #28]
 8001a92:	1ad3      	subs	r3, r2, r3
 8001a94:	2b02      	cmp	r3, #2
 8001a96:	d901      	bls.n	8001a9c <HAL_RCC_OscConfig+0x714>
          {
            return HAL_TIMEOUT;
 8001a98:	2303      	movs	r3, #3
 8001a9a:	e023      	b.n	8001ae4 <HAL_RCC_OscConfig+0x75c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8001a9c:	4b13      	ldr	r3, [pc, #76]	; (8001aec <HAL_RCC_OscConfig+0x764>)
 8001a9e:	681b      	ldr	r3, [r3, #0]
 8001aa0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001aa4:	2b00      	cmp	r3, #0
 8001aa6:	d0f0      	beq.n	8001a8a <HAL_RCC_OscConfig+0x702>
 8001aa8:	e01b      	b.n	8001ae2 <HAL_RCC_OscConfig+0x75a>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001aaa:	4b10      	ldr	r3, [pc, #64]	; (8001aec <HAL_RCC_OscConfig+0x764>)
 8001aac:	681b      	ldr	r3, [r3, #0]
 8001aae:	4a0f      	ldr	r2, [pc, #60]	; (8001aec <HAL_RCC_OscConfig+0x764>)
 8001ab0:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8001ab4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001ab6:	f7ff f92d 	bl	8000d14 <HAL_GetTick>
 8001aba:	61f8      	str	r0, [r7, #28]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8001abc:	e008      	b.n	8001ad0 <HAL_RCC_OscConfig+0x748>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001abe:	f7ff f929 	bl	8000d14 <HAL_GetTick>
 8001ac2:	4602      	mov	r2, r0
 8001ac4:	69fb      	ldr	r3, [r7, #28]
 8001ac6:	1ad3      	subs	r3, r2, r3
 8001ac8:	2b02      	cmp	r3, #2
 8001aca:	d901      	bls.n	8001ad0 <HAL_RCC_OscConfig+0x748>
          {
            return HAL_TIMEOUT;
 8001acc:	2303      	movs	r3, #3
 8001ace:	e009      	b.n	8001ae4 <HAL_RCC_OscConfig+0x75c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8001ad0:	4b06      	ldr	r3, [pc, #24]	; (8001aec <HAL_RCC_OscConfig+0x764>)
 8001ad2:	681b      	ldr	r3, [r3, #0]
 8001ad4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001ad8:	2b00      	cmp	r3, #0
 8001ada:	d1f0      	bne.n	8001abe <HAL_RCC_OscConfig+0x736>
 8001adc:	e001      	b.n	8001ae2 <HAL_RCC_OscConfig+0x75a>
        }
      }
    }
    else
    {
      return HAL_ERROR;
 8001ade:	2301      	movs	r3, #1
 8001ae0:	e000      	b.n	8001ae4 <HAL_RCC_OscConfig+0x75c>
    }
  }
  return HAL_OK;
 8001ae2:	2300      	movs	r3, #0
}
 8001ae4:	4618      	mov	r0, r3
 8001ae6:	3728      	adds	r7, #40	; 0x28
 8001ae8:	46bd      	mov	sp, r7
 8001aea:	bd80      	pop	{r7, pc}
 8001aec:	58024400 	.word	0x58024400
 8001af0:	fffffc0c 	.word	0xfffffc0c
 8001af4:	ffff0007 	.word	0xffff0007

08001af8 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001af8:	b580      	push	{r7, lr}
 8001afa:	b084      	sub	sp, #16
 8001afc:	af00      	add	r7, sp, #0
 8001afe:	6078      	str	r0, [r7, #4]
 8001b00:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;

   /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001b02:	687b      	ldr	r3, [r7, #4]
 8001b04:	2b00      	cmp	r3, #0
 8001b06:	d101      	bne.n	8001b0c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001b08:	2301      	movs	r3, #1
 8001b0a:	e18d      	b.n	8001e28 <HAL_RCC_ClockConfig+0x330>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001b0c:	4b8a      	ldr	r3, [pc, #552]	; (8001d38 <HAL_RCC_ClockConfig+0x240>)
 8001b0e:	681b      	ldr	r3, [r3, #0]
 8001b10:	f003 030f 	and.w	r3, r3, #15
 8001b14:	683a      	ldr	r2, [r7, #0]
 8001b16:	429a      	cmp	r2, r3
 8001b18:	d910      	bls.n	8001b3c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001b1a:	4b87      	ldr	r3, [pc, #540]	; (8001d38 <HAL_RCC_ClockConfig+0x240>)
 8001b1c:	681b      	ldr	r3, [r3, #0]
 8001b1e:	f023 020f 	bic.w	r2, r3, #15
 8001b22:	4985      	ldr	r1, [pc, #532]	; (8001d38 <HAL_RCC_ClockConfig+0x240>)
 8001b24:	683b      	ldr	r3, [r7, #0]
 8001b26:	4313      	orrs	r3, r2
 8001b28:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001b2a:	4b83      	ldr	r3, [pc, #524]	; (8001d38 <HAL_RCC_ClockConfig+0x240>)
 8001b2c:	681b      	ldr	r3, [r3, #0]
 8001b2e:	f003 030f 	and.w	r3, r3, #15
 8001b32:	683a      	ldr	r2, [r7, #0]
 8001b34:	429a      	cmp	r2, r3
 8001b36:	d001      	beq.n	8001b3c <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8001b38:	2301      	movs	r3, #1
 8001b3a:	e175      	b.n	8001e28 <HAL_RCC_ClockConfig+0x330>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8001b3c:	687b      	ldr	r3, [r7, #4]
 8001b3e:	681b      	ldr	r3, [r3, #0]
 8001b40:	f003 0304 	and.w	r3, r3, #4
 8001b44:	2b00      	cmp	r3, #0
 8001b46:	d010      	beq.n	8001b6a <HAL_RCC_ClockConfig+0x72>
  {
    if((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8001b48:	687b      	ldr	r3, [r7, #4]
 8001b4a:	691a      	ldr	r2, [r3, #16]
 8001b4c:	4b7b      	ldr	r3, [pc, #492]	; (8001d3c <HAL_RCC_ClockConfig+0x244>)
 8001b4e:	699b      	ldr	r3, [r3, #24]
 8001b50:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8001b54:	429a      	cmp	r2, r3
 8001b56:	d908      	bls.n	8001b6a <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8001b58:	4b78      	ldr	r3, [pc, #480]	; (8001d3c <HAL_RCC_ClockConfig+0x244>)
 8001b5a:	699b      	ldr	r3, [r3, #24]
 8001b5c:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8001b60:	687b      	ldr	r3, [r7, #4]
 8001b62:	691b      	ldr	r3, [r3, #16]
 8001b64:	4975      	ldr	r1, [pc, #468]	; (8001d3c <HAL_RCC_ClockConfig+0x244>)
 8001b66:	4313      	orrs	r3, r2
 8001b68:	618b      	str	r3, [r1, #24]
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001b6a:	687b      	ldr	r3, [r7, #4]
 8001b6c:	681b      	ldr	r3, [r3, #0]
 8001b6e:	f003 0308 	and.w	r3, r3, #8
 8001b72:	2b00      	cmp	r3, #0
 8001b74:	d010      	beq.n	8001b98 <HAL_RCC_ClockConfig+0xa0>
  {
    if((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8001b76:	687b      	ldr	r3, [r7, #4]
 8001b78:	695a      	ldr	r2, [r3, #20]
 8001b7a:	4b70      	ldr	r3, [pc, #448]	; (8001d3c <HAL_RCC_ClockConfig+0x244>)
 8001b7c:	69db      	ldr	r3, [r3, #28]
 8001b7e:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8001b82:	429a      	cmp	r2, r3
 8001b84:	d908      	bls.n	8001b98 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8001b86:	4b6d      	ldr	r3, [pc, #436]	; (8001d3c <HAL_RCC_ClockConfig+0x244>)
 8001b88:	69db      	ldr	r3, [r3, #28]
 8001b8a:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8001b8e:	687b      	ldr	r3, [r7, #4]
 8001b90:	695b      	ldr	r3, [r3, #20]
 8001b92:	496a      	ldr	r1, [pc, #424]	; (8001d3c <HAL_RCC_ClockConfig+0x244>)
 8001b94:	4313      	orrs	r3, r2
 8001b96:	61cb      	str	r3, [r1, #28]
    }
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	681b      	ldr	r3, [r3, #0]
 8001b9c:	f003 0310 	and.w	r3, r3, #16
 8001ba0:	2b00      	cmp	r3, #0
 8001ba2:	d010      	beq.n	8001bc6 <HAL_RCC_ClockConfig+0xce>
  {
    if((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8001ba4:	687b      	ldr	r3, [r7, #4]
 8001ba6:	699a      	ldr	r2, [r3, #24]
 8001ba8:	4b64      	ldr	r3, [pc, #400]	; (8001d3c <HAL_RCC_ClockConfig+0x244>)
 8001baa:	69db      	ldr	r3, [r3, #28]
 8001bac:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8001bb0:	429a      	cmp	r2, r3
 8001bb2:	d908      	bls.n	8001bc6 <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8001bb4:	4b61      	ldr	r3, [pc, #388]	; (8001d3c <HAL_RCC_ClockConfig+0x244>)
 8001bb6:	69db      	ldr	r3, [r3, #28]
 8001bb8:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8001bbc:	687b      	ldr	r3, [r7, #4]
 8001bbe:	699b      	ldr	r3, [r3, #24]
 8001bc0:	495e      	ldr	r1, [pc, #376]	; (8001d3c <HAL_RCC_ClockConfig+0x244>)
 8001bc2:	4313      	orrs	r3, r2
 8001bc4:	61cb      	str	r3, [r1, #28]
    }
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8001bc6:	687b      	ldr	r3, [r7, #4]
 8001bc8:	681b      	ldr	r3, [r3, #0]
 8001bca:	f003 0320 	and.w	r3, r3, #32
 8001bce:	2b00      	cmp	r3, #0
 8001bd0:	d010      	beq.n	8001bf4 <HAL_RCC_ClockConfig+0xfc>
  {
    if((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8001bd2:	687b      	ldr	r3, [r7, #4]
 8001bd4:	69da      	ldr	r2, [r3, #28]
 8001bd6:	4b59      	ldr	r3, [pc, #356]	; (8001d3c <HAL_RCC_ClockConfig+0x244>)
 8001bd8:	6a1b      	ldr	r3, [r3, #32]
 8001bda:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8001bde:	429a      	cmp	r2, r3
 8001be0:	d908      	bls.n	8001bf4 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider) );
 8001be2:	4b56      	ldr	r3, [pc, #344]	; (8001d3c <HAL_RCC_ClockConfig+0x244>)
 8001be4:	6a1b      	ldr	r3, [r3, #32]
 8001be6:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8001bea:	687b      	ldr	r3, [r7, #4]
 8001bec:	69db      	ldr	r3, [r3, #28]
 8001bee:	4953      	ldr	r1, [pc, #332]	; (8001d3c <HAL_RCC_ClockConfig+0x244>)
 8001bf0:	4313      	orrs	r3, r2
 8001bf2:	620b      	str	r3, [r1, #32]
    }
  }

   /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001bf4:	687b      	ldr	r3, [r7, #4]
 8001bf6:	681b      	ldr	r3, [r3, #0]
 8001bf8:	f003 0302 	and.w	r3, r3, #2
 8001bfc:	2b00      	cmp	r3, #0
 8001bfe:	d010      	beq.n	8001c22 <HAL_RCC_ClockConfig+0x12a>
  {
    if((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8001c00:	687b      	ldr	r3, [r7, #4]
 8001c02:	68da      	ldr	r2, [r3, #12]
 8001c04:	4b4d      	ldr	r3, [pc, #308]	; (8001d3c <HAL_RCC_ClockConfig+0x244>)
 8001c06:	699b      	ldr	r3, [r3, #24]
 8001c08:	f003 030f 	and.w	r3, r3, #15
 8001c0c:	429a      	cmp	r2, r3
 8001c0e:	d908      	bls.n	8001c22 <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001c10:	4b4a      	ldr	r3, [pc, #296]	; (8001d3c <HAL_RCC_ClockConfig+0x244>)
 8001c12:	699b      	ldr	r3, [r3, #24]
 8001c14:	f023 020f 	bic.w	r2, r3, #15
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	68db      	ldr	r3, [r3, #12]
 8001c1c:	4947      	ldr	r1, [pc, #284]	; (8001d3c <HAL_RCC_ClockConfig+0x244>)
 8001c1e:	4313      	orrs	r3, r2
 8001c20:	618b      	str	r3, [r1, #24]
    }
  }

    /*------------------------- SYSCLK Configuration -------------------------*/
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001c22:	687b      	ldr	r3, [r7, #4]
 8001c24:	681b      	ldr	r3, [r3, #0]
 8001c26:	f003 0301 	and.w	r3, r3, #1
 8001c2a:	2b00      	cmp	r3, #0
 8001c2c:	d055      	beq.n	8001cda <HAL_RCC_ClockConfig+0x1e2>
    {
      assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
      assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 8001c2e:	4b43      	ldr	r3, [pc, #268]	; (8001d3c <HAL_RCC_ClockConfig+0x244>)
 8001c30:	699b      	ldr	r3, [r3, #24]
 8001c32:	f423 6270 	bic.w	r2, r3, #3840	; 0xf00
 8001c36:	687b      	ldr	r3, [r7, #4]
 8001c38:	689b      	ldr	r3, [r3, #8]
 8001c3a:	4940      	ldr	r1, [pc, #256]	; (8001d3c <HAL_RCC_ClockConfig+0x244>)
 8001c3c:	4313      	orrs	r3, r2
 8001c3e:	618b      	str	r3, [r1, #24]
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	685b      	ldr	r3, [r3, #4]
 8001c44:	2b02      	cmp	r3, #2
 8001c46:	d107      	bne.n	8001c58 <HAL_RCC_ClockConfig+0x160>
      {
        /* Check the HSE ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8001c48:	4b3c      	ldr	r3, [pc, #240]	; (8001d3c <HAL_RCC_ClockConfig+0x244>)
 8001c4a:	681b      	ldr	r3, [r3, #0]
 8001c4c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001c50:	2b00      	cmp	r3, #0
 8001c52:	d121      	bne.n	8001c98 <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 8001c54:	2301      	movs	r3, #1
 8001c56:	e0e7      	b.n	8001e28 <HAL_RCC_ClockConfig+0x330>
        }
      }
      /* PLL is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001c58:	687b      	ldr	r3, [r7, #4]
 8001c5a:	685b      	ldr	r3, [r3, #4]
 8001c5c:	2b03      	cmp	r3, #3
 8001c5e:	d107      	bne.n	8001c70 <HAL_RCC_ClockConfig+0x178>
      {
        /* Check the PLL ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8001c60:	4b36      	ldr	r3, [pc, #216]	; (8001d3c <HAL_RCC_ClockConfig+0x244>)
 8001c62:	681b      	ldr	r3, [r3, #0]
 8001c64:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001c68:	2b00      	cmp	r3, #0
 8001c6a:	d115      	bne.n	8001c98 <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 8001c6c:	2301      	movs	r3, #1
 8001c6e:	e0db      	b.n	8001e28 <HAL_RCC_ClockConfig+0x330>
        }
      }
      /* CSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8001c70:	687b      	ldr	r3, [r7, #4]
 8001c72:	685b      	ldr	r3, [r3, #4]
 8001c74:	2b01      	cmp	r3, #1
 8001c76:	d107      	bne.n	8001c88 <HAL_RCC_ClockConfig+0x190>
      {
        /* Check the PLL ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8001c78:	4b30      	ldr	r3, [pc, #192]	; (8001d3c <HAL_RCC_ClockConfig+0x244>)
 8001c7a:	681b      	ldr	r3, [r3, #0]
 8001c7c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001c80:	2b00      	cmp	r3, #0
 8001c82:	d109      	bne.n	8001c98 <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 8001c84:	2301      	movs	r3, #1
 8001c86:	e0cf      	b.n	8001e28 <HAL_RCC_ClockConfig+0x330>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001c88:	4b2c      	ldr	r3, [pc, #176]	; (8001d3c <HAL_RCC_ClockConfig+0x244>)
 8001c8a:	681b      	ldr	r3, [r3, #0]
 8001c8c:	f003 0304 	and.w	r3, r3, #4
 8001c90:	2b00      	cmp	r3, #0
 8001c92:	d101      	bne.n	8001c98 <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 8001c94:	2301      	movs	r3, #1
 8001c96:	e0c7      	b.n	8001e28 <HAL_RCC_ClockConfig+0x330>
        }
      }
      MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8001c98:	4b28      	ldr	r3, [pc, #160]	; (8001d3c <HAL_RCC_ClockConfig+0x244>)
 8001c9a:	691b      	ldr	r3, [r3, #16]
 8001c9c:	f023 0207 	bic.w	r2, r3, #7
 8001ca0:	687b      	ldr	r3, [r7, #4]
 8001ca2:	685b      	ldr	r3, [r3, #4]
 8001ca4:	4925      	ldr	r1, [pc, #148]	; (8001d3c <HAL_RCC_ClockConfig+0x244>)
 8001ca6:	4313      	orrs	r3, r2
 8001ca8:	610b      	str	r3, [r1, #16]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001caa:	f7ff f833 	bl	8000d14 <HAL_GetTick>
 8001cae:	60f8      	str	r0, [r7, #12]

        while (__HAL_RCC_GET_SYSCLK_SOURCE() !=  (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001cb0:	e00a      	b.n	8001cc8 <HAL_RCC_ClockConfig+0x1d0>
        {
          if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001cb2:	f7ff f82f 	bl	8000d14 <HAL_GetTick>
 8001cb6:	4602      	mov	r2, r0
 8001cb8:	68fb      	ldr	r3, [r7, #12]
 8001cba:	1ad3      	subs	r3, r2, r3
 8001cbc:	f241 3288 	movw	r2, #5000	; 0x1388
 8001cc0:	4293      	cmp	r3, r2
 8001cc2:	d901      	bls.n	8001cc8 <HAL_RCC_ClockConfig+0x1d0>
          {
            return HAL_TIMEOUT;
 8001cc4:	2303      	movs	r3, #3
 8001cc6:	e0af      	b.n	8001e28 <HAL_RCC_ClockConfig+0x330>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() !=  (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001cc8:	4b1c      	ldr	r3, [pc, #112]	; (8001d3c <HAL_RCC_ClockConfig+0x244>)
 8001cca:	691b      	ldr	r3, [r3, #16]
 8001ccc:	f003 0238 	and.w	r2, r3, #56	; 0x38
 8001cd0:	687b      	ldr	r3, [r7, #4]
 8001cd2:	685b      	ldr	r3, [r3, #4]
 8001cd4:	00db      	lsls	r3, r3, #3
 8001cd6:	429a      	cmp	r2, r3
 8001cd8:	d1eb      	bne.n	8001cb2 <HAL_RCC_ClockConfig+0x1ba>

    }

    /* Decreasing the BUS frequency divider */
   /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001cda:	687b      	ldr	r3, [r7, #4]
 8001cdc:	681b      	ldr	r3, [r3, #0]
 8001cde:	f003 0302 	and.w	r3, r3, #2
 8001ce2:	2b00      	cmp	r3, #0
 8001ce4:	d010      	beq.n	8001d08 <HAL_RCC_ClockConfig+0x210>
  {
    if((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8001ce6:	687b      	ldr	r3, [r7, #4]
 8001ce8:	68da      	ldr	r2, [r3, #12]
 8001cea:	4b14      	ldr	r3, [pc, #80]	; (8001d3c <HAL_RCC_ClockConfig+0x244>)
 8001cec:	699b      	ldr	r3, [r3, #24]
 8001cee:	f003 030f 	and.w	r3, r3, #15
 8001cf2:	429a      	cmp	r2, r3
 8001cf4:	d208      	bcs.n	8001d08 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001cf6:	4b11      	ldr	r3, [pc, #68]	; (8001d3c <HAL_RCC_ClockConfig+0x244>)
 8001cf8:	699b      	ldr	r3, [r3, #24]
 8001cfa:	f023 020f 	bic.w	r2, r3, #15
 8001cfe:	687b      	ldr	r3, [r7, #4]
 8001d00:	68db      	ldr	r3, [r3, #12]
 8001d02:	490e      	ldr	r1, [pc, #56]	; (8001d3c <HAL_RCC_ClockConfig+0x244>)
 8001d04:	4313      	orrs	r3, r2
 8001d06:	618b      	str	r3, [r1, #24]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001d08:	4b0b      	ldr	r3, [pc, #44]	; (8001d38 <HAL_RCC_ClockConfig+0x240>)
 8001d0a:	681b      	ldr	r3, [r3, #0]
 8001d0c:	f003 030f 	and.w	r3, r3, #15
 8001d10:	683a      	ldr	r2, [r7, #0]
 8001d12:	429a      	cmp	r2, r3
 8001d14:	d214      	bcs.n	8001d40 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001d16:	4b08      	ldr	r3, [pc, #32]	; (8001d38 <HAL_RCC_ClockConfig+0x240>)
 8001d18:	681b      	ldr	r3, [r3, #0]
 8001d1a:	f023 020f 	bic.w	r2, r3, #15
 8001d1e:	4906      	ldr	r1, [pc, #24]	; (8001d38 <HAL_RCC_ClockConfig+0x240>)
 8001d20:	683b      	ldr	r3, [r7, #0]
 8001d22:	4313      	orrs	r3, r2
 8001d24:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001d26:	4b04      	ldr	r3, [pc, #16]	; (8001d38 <HAL_RCC_ClockConfig+0x240>)
 8001d28:	681b      	ldr	r3, [r3, #0]
 8001d2a:	f003 030f 	and.w	r3, r3, #15
 8001d2e:	683a      	ldr	r2, [r7, #0]
 8001d30:	429a      	cmp	r2, r3
 8001d32:	d005      	beq.n	8001d40 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8001d34:	2301      	movs	r3, #1
 8001d36:	e077      	b.n	8001e28 <HAL_RCC_ClockConfig+0x330>
 8001d38:	52002000 	.word	0x52002000
 8001d3c:	58024400 	.word	0x58024400
    }
 }

  /*-------------------------- D1PCLK1 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8001d40:	687b      	ldr	r3, [r7, #4]
 8001d42:	681b      	ldr	r3, [r3, #0]
 8001d44:	f003 0304 	and.w	r3, r3, #4
 8001d48:	2b00      	cmp	r3, #0
 8001d4a:	d010      	beq.n	8001d6e <HAL_RCC_ClockConfig+0x276>
 {
   if((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8001d4c:	687b      	ldr	r3, [r7, #4]
 8001d4e:	691a      	ldr	r2, [r3, #16]
 8001d50:	4b37      	ldr	r3, [pc, #220]	; (8001e30 <HAL_RCC_ClockConfig+0x338>)
 8001d52:	699b      	ldr	r3, [r3, #24]
 8001d54:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8001d58:	429a      	cmp	r2, r3
 8001d5a:	d208      	bcs.n	8001d6e <HAL_RCC_ClockConfig+0x276>
   {
     assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
     MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8001d5c:	4b34      	ldr	r3, [pc, #208]	; (8001e30 <HAL_RCC_ClockConfig+0x338>)
 8001d5e:	699b      	ldr	r3, [r3, #24]
 8001d60:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8001d64:	687b      	ldr	r3, [r7, #4]
 8001d66:	691b      	ldr	r3, [r3, #16]
 8001d68:	4931      	ldr	r1, [pc, #196]	; (8001e30 <HAL_RCC_ClockConfig+0x338>)
 8001d6a:	4313      	orrs	r3, r2
 8001d6c:	618b      	str	r3, [r1, #24]
   }
 }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001d6e:	687b      	ldr	r3, [r7, #4]
 8001d70:	681b      	ldr	r3, [r3, #0]
 8001d72:	f003 0308 	and.w	r3, r3, #8
 8001d76:	2b00      	cmp	r3, #0
 8001d78:	d010      	beq.n	8001d9c <HAL_RCC_ClockConfig+0x2a4>
 {
   if((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8001d7a:	687b      	ldr	r3, [r7, #4]
 8001d7c:	695a      	ldr	r2, [r3, #20]
 8001d7e:	4b2c      	ldr	r3, [pc, #176]	; (8001e30 <HAL_RCC_ClockConfig+0x338>)
 8001d80:	69db      	ldr	r3, [r3, #28]
 8001d82:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8001d86:	429a      	cmp	r2, r3
 8001d88:	d208      	bcs.n	8001d9c <HAL_RCC_ClockConfig+0x2a4>
   {
     assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
     MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8001d8a:	4b29      	ldr	r3, [pc, #164]	; (8001e30 <HAL_RCC_ClockConfig+0x338>)
 8001d8c:	69db      	ldr	r3, [r3, #28]
 8001d8e:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8001d92:	687b      	ldr	r3, [r7, #4]
 8001d94:	695b      	ldr	r3, [r3, #20]
 8001d96:	4926      	ldr	r1, [pc, #152]	; (8001e30 <HAL_RCC_ClockConfig+0x338>)
 8001d98:	4313      	orrs	r3, r2
 8001d9a:	61cb      	str	r3, [r1, #28]
   }
 }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	681b      	ldr	r3, [r3, #0]
 8001da0:	f003 0310 	and.w	r3, r3, #16
 8001da4:	2b00      	cmp	r3, #0
 8001da6:	d010      	beq.n	8001dca <HAL_RCC_ClockConfig+0x2d2>
 {
   if((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8001da8:	687b      	ldr	r3, [r7, #4]
 8001daa:	699a      	ldr	r2, [r3, #24]
 8001dac:	4b20      	ldr	r3, [pc, #128]	; (8001e30 <HAL_RCC_ClockConfig+0x338>)
 8001dae:	69db      	ldr	r3, [r3, #28]
 8001db0:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8001db4:	429a      	cmp	r2, r3
 8001db6:	d208      	bcs.n	8001dca <HAL_RCC_ClockConfig+0x2d2>
   {
     assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
     MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8001db8:	4b1d      	ldr	r3, [pc, #116]	; (8001e30 <HAL_RCC_ClockConfig+0x338>)
 8001dba:	69db      	ldr	r3, [r3, #28]
 8001dbc:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8001dc0:	687b      	ldr	r3, [r7, #4]
 8001dc2:	699b      	ldr	r3, [r3, #24]
 8001dc4:	491a      	ldr	r1, [pc, #104]	; (8001e30 <HAL_RCC_ClockConfig+0x338>)
 8001dc6:	4313      	orrs	r3, r2
 8001dc8:	61cb      	str	r3, [r1, #28]
   }
 }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8001dca:	687b      	ldr	r3, [r7, #4]
 8001dcc:	681b      	ldr	r3, [r3, #0]
 8001dce:	f003 0320 	and.w	r3, r3, #32
 8001dd2:	2b00      	cmp	r3, #0
 8001dd4:	d010      	beq.n	8001df8 <HAL_RCC_ClockConfig+0x300>
 {
   if((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8001dd6:	687b      	ldr	r3, [r7, #4]
 8001dd8:	69da      	ldr	r2, [r3, #28]
 8001dda:	4b15      	ldr	r3, [pc, #84]	; (8001e30 <HAL_RCC_ClockConfig+0x338>)
 8001ddc:	6a1b      	ldr	r3, [r3, #32]
 8001dde:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8001de2:	429a      	cmp	r2, r3
 8001de4:	d208      	bcs.n	8001df8 <HAL_RCC_ClockConfig+0x300>
   {
     assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
     MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider) );
 8001de6:	4b12      	ldr	r3, [pc, #72]	; (8001e30 <HAL_RCC_ClockConfig+0x338>)
 8001de8:	6a1b      	ldr	r3, [r3, #32]
 8001dea:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8001dee:	687b      	ldr	r3, [r7, #4]
 8001df0:	69db      	ldr	r3, [r3, #28]
 8001df2:	490f      	ldr	r1, [pc, #60]	; (8001e30 <HAL_RCC_ClockConfig+0x338>)
 8001df4:	4313      	orrs	r3, r2
 8001df6:	620b      	str	r3, [r1, #32]
   }
 }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8001df8:	f000 f822 	bl	8001e40 <HAL_RCC_GetSysClockFreq>
 8001dfc:	4601      	mov	r1, r0
 8001dfe:	4b0c      	ldr	r3, [pc, #48]	; (8001e30 <HAL_RCC_ClockConfig+0x338>)
 8001e00:	699b      	ldr	r3, [r3, #24]
 8001e02:	0a1b      	lsrs	r3, r3, #8
 8001e04:	f003 030f 	and.w	r3, r3, #15
 8001e08:	4a0a      	ldr	r2, [pc, #40]	; (8001e34 <HAL_RCC_ClockConfig+0x33c>)
 8001e0a:	5cd3      	ldrb	r3, [r2, r3]
 8001e0c:	f003 031f 	and.w	r3, r3, #31
 8001e10:	fa21 f303 	lsr.w	r3, r1, r3
 8001e14:	4a08      	ldr	r2, [pc, #32]	; (8001e38 <HAL_RCC_ClockConfig+0x340>)
 8001e16:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick (uwTickPrio);
 8001e18:	4b08      	ldr	r3, [pc, #32]	; (8001e3c <HAL_RCC_ClockConfig+0x344>)
 8001e1a:	681b      	ldr	r3, [r3, #0]
 8001e1c:	4618      	mov	r0, r3
 8001e1e:	f7fe ff2f 	bl	8000c80 <HAL_InitTick>
 8001e22:	4603      	mov	r3, r0
 8001e24:	72fb      	strb	r3, [r7, #11]

  return halstatus;
 8001e26:	7afb      	ldrb	r3, [r7, #11]
}
 8001e28:	4618      	mov	r0, r3
 8001e2a:	3710      	adds	r7, #16
 8001e2c:	46bd      	mov	sp, r7
 8001e2e:	bd80      	pop	{r7, pc}
 8001e30:	58024400 	.word	0x58024400
 8001e34:	0800625c 	.word	0x0800625c
 8001e38:	24000000 	.word	0x24000000
 8001e3c:	24000008 	.word	0x24000008

08001e40 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001e40:	b480      	push	{r7}
 8001e42:	b089      	sub	sp, #36	; 0x24
 8001e44:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001e46:	4baf      	ldr	r3, [pc, #700]	; (8002104 <HAL_RCC_GetSysClockFreq+0x2c4>)
 8001e48:	691b      	ldr	r3, [r3, #16]
 8001e4a:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8001e4e:	2b18      	cmp	r3, #24
 8001e50:	f200 814e 	bhi.w	80020f0 <HAL_RCC_GetSysClockFreq+0x2b0>
 8001e54:	a201      	add	r2, pc, #4	; (adr r2, 8001e5c <HAL_RCC_GetSysClockFreq+0x1c>)
 8001e56:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001e5a:	bf00      	nop
 8001e5c:	08001ec1 	.word	0x08001ec1
 8001e60:	080020f1 	.word	0x080020f1
 8001e64:	080020f1 	.word	0x080020f1
 8001e68:	080020f1 	.word	0x080020f1
 8001e6c:	080020f1 	.word	0x080020f1
 8001e70:	080020f1 	.word	0x080020f1
 8001e74:	080020f1 	.word	0x080020f1
 8001e78:	080020f1 	.word	0x080020f1
 8001e7c:	08001ee7 	.word	0x08001ee7
 8001e80:	080020f1 	.word	0x080020f1
 8001e84:	080020f1 	.word	0x080020f1
 8001e88:	080020f1 	.word	0x080020f1
 8001e8c:	080020f1 	.word	0x080020f1
 8001e90:	080020f1 	.word	0x080020f1
 8001e94:	080020f1 	.word	0x080020f1
 8001e98:	080020f1 	.word	0x080020f1
 8001e9c:	08001eed 	.word	0x08001eed
 8001ea0:	080020f1 	.word	0x080020f1
 8001ea4:	080020f1 	.word	0x080020f1
 8001ea8:	080020f1 	.word	0x080020f1
 8001eac:	080020f1 	.word	0x080020f1
 8001eb0:	080020f1 	.word	0x080020f1
 8001eb4:	080020f1 	.word	0x080020f1
 8001eb8:	080020f1 	.word	0x080020f1
 8001ebc:	08001ef3 	.word	0x08001ef3
  {
  case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

   if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8001ec0:	4b90      	ldr	r3, [pc, #576]	; (8002104 <HAL_RCC_GetSysClockFreq+0x2c4>)
 8001ec2:	681b      	ldr	r3, [r3, #0]
 8001ec4:	f003 0320 	and.w	r3, r3, #32
 8001ec8:	2b00      	cmp	r3, #0
 8001eca:	d009      	beq.n	8001ee0 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t) (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8001ecc:	4b8d      	ldr	r3, [pc, #564]	; (8002104 <HAL_RCC_GetSysClockFreq+0x2c4>)
 8001ece:	681b      	ldr	r3, [r3, #0]
 8001ed0:	08db      	lsrs	r3, r3, #3
 8001ed2:	f003 0303 	and.w	r3, r3, #3
 8001ed6:	4a8c      	ldr	r2, [pc, #560]	; (8002108 <HAL_RCC_GetSysClockFreq+0x2c8>)
 8001ed8:	fa22 f303 	lsr.w	r3, r2, r3
 8001edc:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

    break;
 8001ede:	e10a      	b.n	80020f6 <HAL_RCC_GetSysClockFreq+0x2b6>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8001ee0:	4b89      	ldr	r3, [pc, #548]	; (8002108 <HAL_RCC_GetSysClockFreq+0x2c8>)
 8001ee2:	61bb      	str	r3, [r7, #24]
    break;
 8001ee4:	e107      	b.n	80020f6 <HAL_RCC_GetSysClockFreq+0x2b6>

  case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
    sysclockfreq = CSI_VALUE;
 8001ee6:	4b89      	ldr	r3, [pc, #548]	; (800210c <HAL_RCC_GetSysClockFreq+0x2cc>)
 8001ee8:	61bb      	str	r3, [r7, #24]
    break;
 8001eea:	e104      	b.n	80020f6 <HAL_RCC_GetSysClockFreq+0x2b6>

  case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    sysclockfreq = HSE_VALUE;
 8001eec:	4b88      	ldr	r3, [pc, #544]	; (8002110 <HAL_RCC_GetSysClockFreq+0x2d0>)
 8001eee:	61bb      	str	r3, [r7, #24]
    break;
 8001ef0:	e101      	b.n	80020f6 <HAL_RCC_GetSysClockFreq+0x2b6>
  case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8001ef2:	4b84      	ldr	r3, [pc, #528]	; (8002104 <HAL_RCC_GetSysClockFreq+0x2c4>)
 8001ef4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001ef6:	f003 0303 	and.w	r3, r3, #3
 8001efa:	617b      	str	r3, [r7, #20]
    pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4)  ;
 8001efc:	4b81      	ldr	r3, [pc, #516]	; (8002104 <HAL_RCC_GetSysClockFreq+0x2c4>)
 8001efe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001f00:	091b      	lsrs	r3, r3, #4
 8001f02:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001f06:	613b      	str	r3, [r7, #16]
    pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN)>>RCC_PLLCFGR_PLL1FRACEN_Pos);
 8001f08:	4b7e      	ldr	r3, [pc, #504]	; (8002104 <HAL_RCC_GetSysClockFreq+0x2c4>)
 8001f0a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001f0c:	f003 0301 	and.w	r3, r3, #1
 8001f10:	60fb      	str	r3, [r7, #12]
    fracn1 = (float_t)(uint32_t)(pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 8001f12:	4b7c      	ldr	r3, [pc, #496]	; (8002104 <HAL_RCC_GetSysClockFreq+0x2c4>)
 8001f14:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001f16:	08db      	lsrs	r3, r3, #3
 8001f18:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8001f1c:	68fa      	ldr	r2, [r7, #12]
 8001f1e:	fb02 f303 	mul.w	r3, r2, r3
 8001f22:	ee07 3a90 	vmov	s15, r3
 8001f26:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001f2a:	edc7 7a02 	vstr	s15, [r7, #8]

    if (pllm != 0U)
 8001f2e:	693b      	ldr	r3, [r7, #16]
 8001f30:	2b00      	cmp	r3, #0
 8001f32:	f000 80da 	beq.w	80020ea <HAL_RCC_GetSysClockFreq+0x2aa>
    {
      switch (pllsource)
 8001f36:	697b      	ldr	r3, [r7, #20]
 8001f38:	2b01      	cmp	r3, #1
 8001f3a:	d05a      	beq.n	8001ff2 <HAL_RCC_GetSysClockFreq+0x1b2>
 8001f3c:	2b01      	cmp	r3, #1
 8001f3e:	d302      	bcc.n	8001f46 <HAL_RCC_GetSysClockFreq+0x106>
 8001f40:	2b02      	cmp	r3, #2
 8001f42:	d078      	beq.n	8002036 <HAL_RCC_GetSysClockFreq+0x1f6>
 8001f44:	e099      	b.n	800207a <HAL_RCC_GetSysClockFreq+0x23a>
      {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

       if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8001f46:	4b6f      	ldr	r3, [pc, #444]	; (8002104 <HAL_RCC_GetSysClockFreq+0x2c4>)
 8001f48:	681b      	ldr	r3, [r3, #0]
 8001f4a:	f003 0320 	and.w	r3, r3, #32
 8001f4e:	2b00      	cmp	r3, #0
 8001f50:	d02d      	beq.n	8001fae <HAL_RCC_GetSysClockFreq+0x16e>
        {
          hsivalue= (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8001f52:	4b6c      	ldr	r3, [pc, #432]	; (8002104 <HAL_RCC_GetSysClockFreq+0x2c4>)
 8001f54:	681b      	ldr	r3, [r3, #0]
 8001f56:	08db      	lsrs	r3, r3, #3
 8001f58:	f003 0303 	and.w	r3, r3, #3
 8001f5c:	4a6a      	ldr	r2, [pc, #424]	; (8002108 <HAL_RCC_GetSysClockFreq+0x2c8>)
 8001f5e:	fa22 f303 	lsr.w	r3, r2, r3
 8001f62:	607b      	str	r3, [r7, #4]
          pllvco = ( (float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	ee07 3a90 	vmov	s15, r3
 8001f6a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8001f6e:	693b      	ldr	r3, [r7, #16]
 8001f70:	ee07 3a90 	vmov	s15, r3
 8001f74:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001f78:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8001f7c:	4b61      	ldr	r3, [pc, #388]	; (8002104 <HAL_RCC_GetSysClockFreq+0x2c4>)
 8001f7e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f80:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001f84:	ee07 3a90 	vmov	s15, r3
 8001f88:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8001f8c:	ed97 6a02 	vldr	s12, [r7, #8]
 8001f90:	eddf 5a60 	vldr	s11, [pc, #384]	; 8002114 <HAL_RCC_GetSysClockFreq+0x2d4>
 8001f94:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8001f98:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8001f9c:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8001fa0:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8001fa4:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001fa8:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
        }
        break;
 8001fac:	e087      	b.n	80020be <HAL_RCC_GetSysClockFreq+0x27e>
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8001fae:	693b      	ldr	r3, [r7, #16]
 8001fb0:	ee07 3a90 	vmov	s15, r3
 8001fb4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001fb8:	eddf 6a57 	vldr	s13, [pc, #348]	; 8002118 <HAL_RCC_GetSysClockFreq+0x2d8>
 8001fbc:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8001fc0:	4b50      	ldr	r3, [pc, #320]	; (8002104 <HAL_RCC_GetSysClockFreq+0x2c4>)
 8001fc2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fc4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001fc8:	ee07 3a90 	vmov	s15, r3
 8001fcc:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8001fd0:	ed97 6a02 	vldr	s12, [r7, #8]
 8001fd4:	eddf 5a4f 	vldr	s11, [pc, #316]	; 8002114 <HAL_RCC_GetSysClockFreq+0x2d4>
 8001fd8:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8001fdc:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8001fe0:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8001fe4:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8001fe8:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001fec:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8001ff0:	e065      	b.n	80020be <HAL_RCC_GetSysClockFreq+0x27e>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8001ff2:	693b      	ldr	r3, [r7, #16]
 8001ff4:	ee07 3a90 	vmov	s15, r3
 8001ff8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001ffc:	eddf 6a47 	vldr	s13, [pc, #284]	; 800211c <HAL_RCC_GetSysClockFreq+0x2dc>
 8002000:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002004:	4b3f      	ldr	r3, [pc, #252]	; (8002104 <HAL_RCC_GetSysClockFreq+0x2c4>)
 8002006:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002008:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800200c:	ee07 3a90 	vmov	s15, r3
 8002010:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002014:	ed97 6a02 	vldr	s12, [r7, #8]
 8002018:	eddf 5a3e 	vldr	s11, [pc, #248]	; 8002114 <HAL_RCC_GetSysClockFreq+0x2d4>
 800201c:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8002020:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8002024:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8002028:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800202c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002030:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8002034:	e043      	b.n	80020be <HAL_RCC_GetSysClockFreq+0x27e>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8002036:	693b      	ldr	r3, [r7, #16]
 8002038:	ee07 3a90 	vmov	s15, r3
 800203c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002040:	eddf 6a37 	vldr	s13, [pc, #220]	; 8002120 <HAL_RCC_GetSysClockFreq+0x2e0>
 8002044:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002048:	4b2e      	ldr	r3, [pc, #184]	; (8002104 <HAL_RCC_GetSysClockFreq+0x2c4>)
 800204a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800204c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002050:	ee07 3a90 	vmov	s15, r3
 8002054:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002058:	ed97 6a02 	vldr	s12, [r7, #8]
 800205c:	eddf 5a2d 	vldr	s11, [pc, #180]	; 8002114 <HAL_RCC_GetSysClockFreq+0x2d4>
 8002060:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8002064:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8002068:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800206c:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8002070:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002074:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8002078:	e021      	b.n	80020be <HAL_RCC_GetSysClockFreq+0x27e>

      default:
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 800207a:	693b      	ldr	r3, [r7, #16]
 800207c:	ee07 3a90 	vmov	s15, r3
 8002080:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002084:	eddf 6a25 	vldr	s13, [pc, #148]	; 800211c <HAL_RCC_GetSysClockFreq+0x2dc>
 8002088:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800208c:	4b1d      	ldr	r3, [pc, #116]	; (8002104 <HAL_RCC_GetSysClockFreq+0x2c4>)
 800208e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002090:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002094:	ee07 3a90 	vmov	s15, r3
 8002098:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800209c:	ed97 6a02 	vldr	s12, [r7, #8]
 80020a0:	eddf 5a1c 	vldr	s11, [pc, #112]	; 8002114 <HAL_RCC_GetSysClockFreq+0x2d4>
 80020a4:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80020a8:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80020ac:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80020b0:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80020b4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80020b8:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80020bc:	bf00      	nop
      }
      pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >>9) + 1U ) ;
 80020be:	4b11      	ldr	r3, [pc, #68]	; (8002104 <HAL_RCC_GetSysClockFreq+0x2c4>)
 80020c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80020c2:	0a5b      	lsrs	r3, r3, #9
 80020c4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80020c8:	3301      	adds	r3, #1
 80020ca:	603b      	str	r3, [r7, #0]
      sysclockfreq =  (uint32_t)(float_t)(pllvco/(float_t)pllp);
 80020cc:	683b      	ldr	r3, [r7, #0]
 80020ce:	ee07 3a90 	vmov	s15, r3
 80020d2:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80020d6:	edd7 6a07 	vldr	s13, [r7, #28]
 80020da:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80020de:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80020e2:	ee17 3a90 	vmov	r3, s15
 80020e6:	61bb      	str	r3, [r7, #24]
    }
    else
    {
      sysclockfreq = 0U;
    }
    break;
 80020e8:	e005      	b.n	80020f6 <HAL_RCC_GetSysClockFreq+0x2b6>
      sysclockfreq = 0U;
 80020ea:	2300      	movs	r3, #0
 80020ec:	61bb      	str	r3, [r7, #24]
    break;
 80020ee:	e002      	b.n	80020f6 <HAL_RCC_GetSysClockFreq+0x2b6>

  default:
    sysclockfreq = CSI_VALUE;
 80020f0:	4b06      	ldr	r3, [pc, #24]	; (800210c <HAL_RCC_GetSysClockFreq+0x2cc>)
 80020f2:	61bb      	str	r3, [r7, #24]
    break;
 80020f4:	bf00      	nop
  }

  return sysclockfreq;
 80020f6:	69bb      	ldr	r3, [r7, #24]
}
 80020f8:	4618      	mov	r0, r3
 80020fa:	3724      	adds	r7, #36	; 0x24
 80020fc:	46bd      	mov	sp, r7
 80020fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002102:	4770      	bx	lr
 8002104:	58024400 	.word	0x58024400
 8002108:	03d09000 	.word	0x03d09000
 800210c:	003d0900 	.word	0x003d0900
 8002110:	017d7840 	.word	0x017d7840
 8002114:	46000000 	.word	0x46000000
 8002118:	4c742400 	.word	0x4c742400
 800211c:	4a742400 	.word	0x4a742400
 8002120:	4bbebc20 	.word	0x4bbebc20

08002124 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002124:	b580      	push	{r7, lr}
 8002126:	af00      	add	r7, sp, #0
  SystemD2Clock = (HAL_RCCEx_GetD1SysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8002128:	f001 f9e2 	bl	80034f0 <HAL_RCCEx_GetD1SysClockFreq>
 800212c:	4601      	mov	r1, r0
 800212e:	4b08      	ldr	r3, [pc, #32]	; (8002150 <HAL_RCC_GetHCLKFreq+0x2c>)
 8002130:	699b      	ldr	r3, [r3, #24]
 8002132:	f003 030f 	and.w	r3, r3, #15
 8002136:	4a07      	ldr	r2, [pc, #28]	; (8002154 <HAL_RCC_GetHCLKFreq+0x30>)
 8002138:	5cd3      	ldrb	r3, [r2, r3]
 800213a:	f003 031f 	and.w	r3, r3, #31
 800213e:	fa21 f303 	lsr.w	r3, r1, r3
 8002142:	4a05      	ldr	r2, [pc, #20]	; (8002158 <HAL_RCC_GetHCLKFreq+0x34>)
 8002144:	6013      	str	r3, [r2, #0]
  return SystemD2Clock;
 8002146:	4b04      	ldr	r3, [pc, #16]	; (8002158 <HAL_RCC_GetHCLKFreq+0x34>)
 8002148:	681b      	ldr	r3, [r3, #0]
}
 800214a:	4618      	mov	r0, r3
 800214c:	bd80      	pop	{r7, pc}
 800214e:	bf00      	nop
 8002150:	58024400 	.word	0x58024400
 8002154:	0800625c 	.word	0x0800625c
 8002158:	24000004 	.word	0x24000004

0800215c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800215c:	b580      	push	{r7, lr}
 800215e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1)>> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 8002160:	f7ff ffe0 	bl	8002124 <HAL_RCC_GetHCLKFreq>
 8002164:	4601      	mov	r1, r0
 8002166:	4b06      	ldr	r3, [pc, #24]	; (8002180 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002168:	69db      	ldr	r3, [r3, #28]
 800216a:	091b      	lsrs	r3, r3, #4
 800216c:	f003 0307 	and.w	r3, r3, #7
 8002170:	4a04      	ldr	r2, [pc, #16]	; (8002184 <HAL_RCC_GetPCLK1Freq+0x28>)
 8002172:	5cd3      	ldrb	r3, [r2, r3]
 8002174:	f003 031f 	and.w	r3, r3, #31
 8002178:	fa21 f303 	lsr.w	r3, r1, r3
}
 800217c:	4618      	mov	r0, r3
 800217e:	bd80      	pop	{r7, pc}
 8002180:	58024400 	.word	0x58024400
 8002184:	0800625c 	.word	0x0800625c

08002188 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002188:	b580      	push	{r7, lr}
 800218a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2)>> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 800218c:	f7ff ffca 	bl	8002124 <HAL_RCC_GetHCLKFreq>
 8002190:	4601      	mov	r1, r0
 8002192:	4b06      	ldr	r3, [pc, #24]	; (80021ac <HAL_RCC_GetPCLK2Freq+0x24>)
 8002194:	69db      	ldr	r3, [r3, #28]
 8002196:	0a1b      	lsrs	r3, r3, #8
 8002198:	f003 0307 	and.w	r3, r3, #7
 800219c:	4a04      	ldr	r2, [pc, #16]	; (80021b0 <HAL_RCC_GetPCLK2Freq+0x28>)
 800219e:	5cd3      	ldrb	r3, [r2, r3]
 80021a0:	f003 031f 	and.w	r3, r3, #31
 80021a4:	fa21 f303 	lsr.w	r3, r1, r3
}
 80021a8:	4618      	mov	r0, r3
 80021aa:	bd80      	pop	{r7, pc}
 80021ac:	58024400 	.word	0x58024400
 80021b0:	0800625c 	.word	0x0800625c

080021b4 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80021b4:	b580      	push	{r7, lr}
 80021b6:	b086      	sub	sp, #24
 80021b8:	af00      	add	r7, sp, #0
 80021ba:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80021bc:	2300      	movs	r3, #0
 80021be:	75fb      	strb	r3, [r7, #23]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80021c0:	2300      	movs	r3, #0
 80021c2:	75bb      	strb	r3, [r7, #22]

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	681b      	ldr	r3, [r3, #0]
 80021c8:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80021cc:	2b00      	cmp	r3, #0
 80021ce:	d03d      	beq.n	800224c <HAL_RCCEx_PeriphCLKConfig+0x98>
  {

    switch(PeriphClkInit->SpdifrxClockSelection)
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80021d4:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80021d8:	d013      	beq.n	8002202 <HAL_RCCEx_PeriphCLKConfig+0x4e>
 80021da:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80021de:	d802      	bhi.n	80021e6 <HAL_RCCEx_PeriphCLKConfig+0x32>
 80021e0:	2b00      	cmp	r3, #0
 80021e2:	d007      	beq.n	80021f4 <HAL_RCCEx_PeriphCLKConfig+0x40>
 80021e4:	e01f      	b.n	8002226 <HAL_RCCEx_PeriphCLKConfig+0x72>
 80021e6:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80021ea:	d013      	beq.n	8002214 <HAL_RCCEx_PeriphCLKConfig+0x60>
 80021ec:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 80021f0:	d01c      	beq.n	800222c <HAL_RCCEx_PeriphCLKConfig+0x78>
 80021f2:	e018      	b.n	8002226 <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
    case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80021f4:	4baf      	ldr	r3, [pc, #700]	; (80024b4 <HAL_RCCEx_PeriphCLKConfig+0x300>)
 80021f6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80021f8:	4aae      	ldr	r2, [pc, #696]	; (80024b4 <HAL_RCCEx_PeriphCLKConfig+0x300>)
 80021fa:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80021fe:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8002200:	e015      	b.n	800222e <HAL_RCCEx_PeriphCLKConfig+0x7a>

    case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8002202:	687b      	ldr	r3, [r7, #4]
 8002204:	3304      	adds	r3, #4
 8002206:	2102      	movs	r1, #2
 8002208:	4618      	mov	r0, r3
 800220a:	f001 f98d 	bl	8003528 <RCCEx_PLL2_Config>
 800220e:	4603      	mov	r3, r0
 8002210:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8002212:	e00c      	b.n	800222e <HAL_RCCEx_PeriphCLKConfig+0x7a>

    case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	3324      	adds	r3, #36	; 0x24
 8002218:	2102      	movs	r1, #2
 800221a:	4618      	mov	r0, r3
 800221c:	f001 fa36 	bl	800368c <RCCEx_PLL3_Config>
 8002220:	4603      	mov	r3, r0
 8002222:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8002224:	e003      	b.n	800222e <HAL_RCCEx_PeriphCLKConfig+0x7a>
      /* Internal OSC clock is used as source of SPDIFRX clock*/
      /* SPDIFRX clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8002226:	2301      	movs	r3, #1
 8002228:	75fb      	strb	r3, [r7, #23]
      break;
 800222a:	e000      	b.n	800222e <HAL_RCCEx_PeriphCLKConfig+0x7a>
      break;
 800222c:	bf00      	nop
    }

    if(ret == HAL_OK)
 800222e:	7dfb      	ldrb	r3, [r7, #23]
 8002230:	2b00      	cmp	r3, #0
 8002232:	d109      	bne.n	8002248 <HAL_RCCEx_PeriphCLKConfig+0x94>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 8002234:	4b9f      	ldr	r3, [pc, #636]	; (80024b4 <HAL_RCCEx_PeriphCLKConfig+0x300>)
 8002236:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002238:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8002240:	499c      	ldr	r1, [pc, #624]	; (80024b4 <HAL_RCCEx_PeriphCLKConfig+0x300>)
 8002242:	4313      	orrs	r3, r2
 8002244:	650b      	str	r3, [r1, #80]	; 0x50
 8002246:	e001      	b.n	800224c <HAL_RCCEx_PeriphCLKConfig+0x98>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002248:	7dfb      	ldrb	r3, [r7, #23]
 800224a:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	681b      	ldr	r3, [r3, #0]
 8002250:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002254:	2b00      	cmp	r3, #0
 8002256:	d03d      	beq.n	80022d4 <HAL_RCCEx_PeriphCLKConfig+0x120>
  {
    switch(PeriphClkInit->Sai1ClockSelection)
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800225c:	2b04      	cmp	r3, #4
 800225e:	d826      	bhi.n	80022ae <HAL_RCCEx_PeriphCLKConfig+0xfa>
 8002260:	a201      	add	r2, pc, #4	; (adr r2, 8002268 <HAL_RCCEx_PeriphCLKConfig+0xb4>)
 8002262:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002266:	bf00      	nop
 8002268:	0800227d 	.word	0x0800227d
 800226c:	0800228b 	.word	0x0800228b
 8002270:	0800229d 	.word	0x0800229d
 8002274:	080022b5 	.word	0x080022b5
 8002278:	080022b5 	.word	0x080022b5
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800227c:	4b8d      	ldr	r3, [pc, #564]	; (80024b4 <HAL_RCCEx_PeriphCLKConfig+0x300>)
 800227e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002280:	4a8c      	ldr	r2, [pc, #560]	; (80024b4 <HAL_RCCEx_PeriphCLKConfig+0x300>)
 8002282:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002286:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8002288:	e015      	b.n	80022b6 <HAL_RCCEx_PeriphCLKConfig+0x102>

    case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	3304      	adds	r3, #4
 800228e:	2100      	movs	r1, #0
 8002290:	4618      	mov	r0, r3
 8002292:	f001 f949 	bl	8003528 <RCCEx_PLL2_Config>
 8002296:	4603      	mov	r3, r0
 8002298:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 800229a:	e00c      	b.n	80022b6 <HAL_RCCEx_PeriphCLKConfig+0x102>

    case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	3324      	adds	r3, #36	; 0x24
 80022a0:	2100      	movs	r1, #0
 80022a2:	4618      	mov	r0, r3
 80022a4:	f001 f9f2 	bl	800368c <RCCEx_PLL3_Config>
 80022a8:	4603      	mov	r3, r0
 80022aa:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 80022ac:	e003      	b.n	80022b6 <HAL_RCCEx_PeriphCLKConfig+0x102>
      /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
      /* SAI1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80022ae:	2301      	movs	r3, #1
 80022b0:	75fb      	strb	r3, [r7, #23]
      break;
 80022b2:	e000      	b.n	80022b6 <HAL_RCCEx_PeriphCLKConfig+0x102>
      break;
 80022b4:	bf00      	nop
    }

    if(ret == HAL_OK)
 80022b6:	7dfb      	ldrb	r3, [r7, #23]
 80022b8:	2b00      	cmp	r3, #0
 80022ba:	d109      	bne.n	80022d0 <HAL_RCCEx_PeriphCLKConfig+0x11c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80022bc:	4b7d      	ldr	r3, [pc, #500]	; (80024b4 <HAL_RCCEx_PeriphCLKConfig+0x300>)
 80022be:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80022c0:	f023 0207 	bic.w	r2, r3, #7
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80022c8:	497a      	ldr	r1, [pc, #488]	; (80024b4 <HAL_RCCEx_PeriphCLKConfig+0x300>)
 80022ca:	4313      	orrs	r3, r2
 80022cc:	650b      	str	r3, [r1, #80]	; 0x50
 80022ce:	e001      	b.n	80022d4 <HAL_RCCEx_PeriphCLKConfig+0x120>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80022d0:	7dfb      	ldrb	r3, [r7, #23]
 80022d2:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	681b      	ldr	r3, [r3, #0]
 80022d8:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80022dc:	2b00      	cmp	r3, #0
 80022de:	d03e      	beq.n	800235e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
  {
    switch(PeriphClkInit->Sai23ClockSelection)
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80022e4:	2b80      	cmp	r3, #128	; 0x80
 80022e6:	d01c      	beq.n	8002322 <HAL_RCCEx_PeriphCLKConfig+0x16e>
 80022e8:	2b80      	cmp	r3, #128	; 0x80
 80022ea:	d804      	bhi.n	80022f6 <HAL_RCCEx_PeriphCLKConfig+0x142>
 80022ec:	2b00      	cmp	r3, #0
 80022ee:	d008      	beq.n	8002302 <HAL_RCCEx_PeriphCLKConfig+0x14e>
 80022f0:	2b40      	cmp	r3, #64	; 0x40
 80022f2:	d00d      	beq.n	8002310 <HAL_RCCEx_PeriphCLKConfig+0x15c>
 80022f4:	e01e      	b.n	8002334 <HAL_RCCEx_PeriphCLKConfig+0x180>
 80022f6:	2bc0      	cmp	r3, #192	; 0xc0
 80022f8:	d01f      	beq.n	800233a <HAL_RCCEx_PeriphCLKConfig+0x186>
 80022fa:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80022fe:	d01e      	beq.n	800233e <HAL_RCCEx_PeriphCLKConfig+0x18a>
 8002300:	e018      	b.n	8002334 <HAL_RCCEx_PeriphCLKConfig+0x180>
    {
    case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002302:	4b6c      	ldr	r3, [pc, #432]	; (80024b4 <HAL_RCCEx_PeriphCLKConfig+0x300>)
 8002304:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002306:	4a6b      	ldr	r2, [pc, #428]	; (80024b4 <HAL_RCCEx_PeriphCLKConfig+0x300>)
 8002308:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800230c:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI2/3 clock source configuration done later after clock selection check */
      break;
 800230e:	e017      	b.n	8002340 <HAL_RCCEx_PeriphCLKConfig+0x18c>

    case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	3304      	adds	r3, #4
 8002314:	2100      	movs	r1, #0
 8002316:	4618      	mov	r0, r3
 8002318:	f001 f906 	bl	8003528 <RCCEx_PLL2_Config>
 800231c:	4603      	mov	r3, r0
 800231e:	75fb      	strb	r3, [r7, #23]

      /* SAI2/3 clock source configuration done later after clock selection check */
      break;
 8002320:	e00e      	b.n	8002340 <HAL_RCCEx_PeriphCLKConfig+0x18c>

    case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	3324      	adds	r3, #36	; 0x24
 8002326:	2100      	movs	r1, #0
 8002328:	4618      	mov	r0, r3
 800232a:	f001 f9af 	bl	800368c <RCCEx_PLL3_Config>
 800232e:	4603      	mov	r3, r0
 8002330:	75fb      	strb	r3, [r7, #23]

      /* SAI2/3 clock source configuration done later after clock selection check */
      break;
 8002332:	e005      	b.n	8002340 <HAL_RCCEx_PeriphCLKConfig+0x18c>
      /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
      /* SAI2/3 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8002334:	2301      	movs	r3, #1
 8002336:	75fb      	strb	r3, [r7, #23]
      break;
 8002338:	e002      	b.n	8002340 <HAL_RCCEx_PeriphCLKConfig+0x18c>
      break;
 800233a:	bf00      	nop
 800233c:	e000      	b.n	8002340 <HAL_RCCEx_PeriphCLKConfig+0x18c>
      break;
 800233e:	bf00      	nop
    }

    if(ret == HAL_OK)
 8002340:	7dfb      	ldrb	r3, [r7, #23]
 8002342:	2b00      	cmp	r3, #0
 8002344:	d109      	bne.n	800235a <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 8002346:	4b5b      	ldr	r3, [pc, #364]	; (80024b4 <HAL_RCCEx_PeriphCLKConfig+0x300>)
 8002348:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800234a:	f423 72e0 	bic.w	r2, r3, #448	; 0x1c0
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002352:	4958      	ldr	r1, [pc, #352]	; (80024b4 <HAL_RCCEx_PeriphCLKConfig+0x300>)
 8002354:	4313      	orrs	r3, r2
 8002356:	650b      	str	r3, [r1, #80]	; 0x50
 8002358:	e001      	b.n	800235e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800235a:	7dfb      	ldrb	r3, [r7, #23]
 800235c:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SAI4A configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 800235e:	687b      	ldr	r3, [r7, #4]
 8002360:	681b      	ldr	r3, [r3, #0]
 8002362:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002366:	2b00      	cmp	r3, #0
 8002368:	d044      	beq.n	80023f4 <HAL_RCCEx_PeriphCLKConfig+0x240>
  {
    switch(PeriphClkInit->Sai4AClockSelection)
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8002370:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002374:	d01f      	beq.n	80023b6 <HAL_RCCEx_PeriphCLKConfig+0x202>
 8002376:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800237a:	d805      	bhi.n	8002388 <HAL_RCCEx_PeriphCLKConfig+0x1d4>
 800237c:	2b00      	cmp	r3, #0
 800237e:	d00a      	beq.n	8002396 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8002380:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8002384:	d00e      	beq.n	80023a4 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
 8002386:	e01f      	b.n	80023c8 <HAL_RCCEx_PeriphCLKConfig+0x214>
 8002388:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 800238c:	d01f      	beq.n	80023ce <HAL_RCCEx_PeriphCLKConfig+0x21a>
 800238e:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8002392:	d01e      	beq.n	80023d2 <HAL_RCCEx_PeriphCLKConfig+0x21e>
 8002394:	e018      	b.n	80023c8 <HAL_RCCEx_PeriphCLKConfig+0x214>
    {
    case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002396:	4b47      	ldr	r3, [pc, #284]	; (80024b4 <HAL_RCCEx_PeriphCLKConfig+0x300>)
 8002398:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800239a:	4a46      	ldr	r2, [pc, #280]	; (80024b4 <HAL_RCCEx_PeriphCLKConfig+0x300>)
 800239c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80023a0:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 80023a2:	e017      	b.n	80023d4 <HAL_RCCEx_PeriphCLKConfig+0x220>

    case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	3304      	adds	r3, #4
 80023a8:	2100      	movs	r1, #0
 80023aa:	4618      	mov	r0, r3
 80023ac:	f001 f8bc 	bl	8003528 <RCCEx_PLL2_Config>
 80023b0:	4603      	mov	r3, r0
 80023b2:	75fb      	strb	r3, [r7, #23]

      /* SAI2 clock source configuration done later after clock selection check */
      break;
 80023b4:	e00e      	b.n	80023d4 <HAL_RCCEx_PeriphCLKConfig+0x220>

    case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	3324      	adds	r3, #36	; 0x24
 80023ba:	2100      	movs	r1, #0
 80023bc:	4618      	mov	r0, r3
 80023be:	f001 f965 	bl	800368c <RCCEx_PLL3_Config>
 80023c2:	4603      	mov	r3, r0
 80023c4:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 80023c6:	e005      	b.n	80023d4 <HAL_RCCEx_PeriphCLKConfig+0x220>
      /* HSI, HSE, or CSI oscillator is used as source of SAI2 clock */
      /* SAI1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80023c8:	2301      	movs	r3, #1
 80023ca:	75fb      	strb	r3, [r7, #23]
      break;
 80023cc:	e002      	b.n	80023d4 <HAL_RCCEx_PeriphCLKConfig+0x220>
      break;
 80023ce:	bf00      	nop
 80023d0:	e000      	b.n	80023d4 <HAL_RCCEx_PeriphCLKConfig+0x220>
      break;
 80023d2:	bf00      	nop
    }

    if(ret == HAL_OK)
 80023d4:	7dfb      	ldrb	r3, [r7, #23]
 80023d6:	2b00      	cmp	r3, #0
 80023d8:	d10a      	bne.n	80023f0 <HAL_RCCEx_PeriphCLKConfig+0x23c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 80023da:	4b36      	ldr	r3, [pc, #216]	; (80024b4 <HAL_RCCEx_PeriphCLKConfig+0x300>)
 80023dc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80023de:	f423 0260 	bic.w	r2, r3, #14680064	; 0xe00000
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 80023e8:	4932      	ldr	r1, [pc, #200]	; (80024b4 <HAL_RCCEx_PeriphCLKConfig+0x300>)
 80023ea:	4313      	orrs	r3, r2
 80023ec:	658b      	str	r3, [r1, #88]	; 0x58
 80023ee:	e001      	b.n	80023f4 <HAL_RCCEx_PeriphCLKConfig+0x240>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80023f0:	7dfb      	ldrb	r3, [r7, #23]
 80023f2:	75bb      	strb	r3, [r7, #22]
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	681b      	ldr	r3, [r3, #0]
 80023f8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80023fc:	2b00      	cmp	r3, #0
 80023fe:	d044      	beq.n	800248a <HAL_RCCEx_PeriphCLKConfig+0x2d6>
  {
    switch(PeriphClkInit->Sai4BClockSelection)
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 8002406:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800240a:	d01f      	beq.n	800244c <HAL_RCCEx_PeriphCLKConfig+0x298>
 800240c:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8002410:	d805      	bhi.n	800241e <HAL_RCCEx_PeriphCLKConfig+0x26a>
 8002412:	2b00      	cmp	r3, #0
 8002414:	d00a      	beq.n	800242c <HAL_RCCEx_PeriphCLKConfig+0x278>
 8002416:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800241a:	d00e      	beq.n	800243a <HAL_RCCEx_PeriphCLKConfig+0x286>
 800241c:	e01f      	b.n	800245e <HAL_RCCEx_PeriphCLKConfig+0x2aa>
 800241e:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8002422:	d01f      	beq.n	8002464 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
 8002424:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8002428:	d01e      	beq.n	8002468 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
 800242a:	e018      	b.n	800245e <HAL_RCCEx_PeriphCLKConfig+0x2aa>
    {
    case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800242c:	4b21      	ldr	r3, [pc, #132]	; (80024b4 <HAL_RCCEx_PeriphCLKConfig+0x300>)
 800242e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002430:	4a20      	ldr	r2, [pc, #128]	; (80024b4 <HAL_RCCEx_PeriphCLKConfig+0x300>)
 8002432:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002436:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8002438:	e017      	b.n	800246a <HAL_RCCEx_PeriphCLKConfig+0x2b6>

    case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	3304      	adds	r3, #4
 800243e:	2100      	movs	r1, #0
 8002440:	4618      	mov	r0, r3
 8002442:	f001 f871 	bl	8003528 <RCCEx_PLL2_Config>
 8002446:	4603      	mov	r3, r0
 8002448:	75fb      	strb	r3, [r7, #23]

      /* SAI2 clock source configuration done later after clock selection check */
      break;
 800244a:	e00e      	b.n	800246a <HAL_RCCEx_PeriphCLKConfig+0x2b6>

    case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	3324      	adds	r3, #36	; 0x24
 8002450:	2100      	movs	r1, #0
 8002452:	4618      	mov	r0, r3
 8002454:	f001 f91a 	bl	800368c <RCCEx_PLL3_Config>
 8002458:	4603      	mov	r3, r0
 800245a:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 800245c:	e005      	b.n	800246a <HAL_RCCEx_PeriphCLKConfig+0x2b6>
      /* HSI, HSE, or CSI oscillator is used as source of SAI2 clock */
      /* SAI1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800245e:	2301      	movs	r3, #1
 8002460:	75fb      	strb	r3, [r7, #23]
      break;
 8002462:	e002      	b.n	800246a <HAL_RCCEx_PeriphCLKConfig+0x2b6>
      break;
 8002464:	bf00      	nop
 8002466:	e000      	b.n	800246a <HAL_RCCEx_PeriphCLKConfig+0x2b6>
      break;
 8002468:	bf00      	nop
    }

    if(ret == HAL_OK)
 800246a:	7dfb      	ldrb	r3, [r7, #23]
 800246c:	2b00      	cmp	r3, #0
 800246e:	d10a      	bne.n	8002486 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 8002470:	4b10      	ldr	r3, [pc, #64]	; (80024b4 <HAL_RCCEx_PeriphCLKConfig+0x300>)
 8002472:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002474:	f023 62e0 	bic.w	r2, r3, #117440512	; 0x7000000
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 800247e:	490d      	ldr	r1, [pc, #52]	; (80024b4 <HAL_RCCEx_PeriphCLKConfig+0x300>)
 8002480:	4313      	orrs	r3, r2
 8002482:	658b      	str	r3, [r1, #88]	; 0x58
 8002484:	e001      	b.n	800248a <HAL_RCCEx_PeriphCLKConfig+0x2d6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002486:	7dfb      	ldrb	r3, [r7, #23]
 8002488:	75bb      	strb	r3, [r7, #22]
    }
  }
  /*---------------------------- QSPI configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	681b      	ldr	r3, [r3, #0]
 800248e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002492:	2b00      	cmp	r3, #0
 8002494:	d035      	beq.n	8002502 <HAL_RCCEx_PeriphCLKConfig+0x34e>
  {
    switch(PeriphClkInit->QspiClockSelection)
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800249a:	2b10      	cmp	r3, #16
 800249c:	d00c      	beq.n	80024b8 <HAL_RCCEx_PeriphCLKConfig+0x304>
 800249e:	2b10      	cmp	r3, #16
 80024a0:	d802      	bhi.n	80024a8 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
 80024a2:	2b00      	cmp	r3, #0
 80024a4:	d01b      	beq.n	80024de <HAL_RCCEx_PeriphCLKConfig+0x32a>
 80024a6:	e017      	b.n	80024d8 <HAL_RCCEx_PeriphCLKConfig+0x324>
 80024a8:	2b20      	cmp	r3, #32
 80024aa:	d00c      	beq.n	80024c6 <HAL_RCCEx_PeriphCLKConfig+0x312>
 80024ac:	2b30      	cmp	r3, #48	; 0x30
 80024ae:	d018      	beq.n	80024e2 <HAL_RCCEx_PeriphCLKConfig+0x32e>
 80024b0:	e012      	b.n	80024d8 <HAL_RCCEx_PeriphCLKConfig+0x324>
 80024b2:	bf00      	nop
 80024b4:	58024400 	.word	0x58024400
    {
    case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
      /* Enable QSPI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80024b8:	4baf      	ldr	r3, [pc, #700]	; (8002778 <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 80024ba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80024bc:	4aae      	ldr	r2, [pc, #696]	; (8002778 <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 80024be:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80024c2:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* QSPI clock source configuration done later after clock selection check */
      break;
 80024c4:	e00e      	b.n	80024e4 <HAL_RCCEx_PeriphCLKConfig+0x330>

    case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	3304      	adds	r3, #4
 80024ca:	2102      	movs	r1, #2
 80024cc:	4618      	mov	r0, r3
 80024ce:	f001 f82b 	bl	8003528 <RCCEx_PLL2_Config>
 80024d2:	4603      	mov	r3, r0
 80024d4:	75fb      	strb	r3, [r7, #23]

      /* QSPI clock source configuration done later after clock selection check */
      break;
 80024d6:	e005      	b.n	80024e4 <HAL_RCCEx_PeriphCLKConfig+0x330>
    case RCC_QSPICLKSOURCE_D1HCLK:
      /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
      break;

    default:
      ret = HAL_ERROR;
 80024d8:	2301      	movs	r3, #1
 80024da:	75fb      	strb	r3, [r7, #23]
      break;
 80024dc:	e002      	b.n	80024e4 <HAL_RCCEx_PeriphCLKConfig+0x330>
      break;
 80024de:	bf00      	nop
 80024e0:	e000      	b.n	80024e4 <HAL_RCCEx_PeriphCLKConfig+0x330>
      break;
 80024e2:	bf00      	nop
    }

    if(ret == HAL_OK)
 80024e4:	7dfb      	ldrb	r3, [r7, #23]
 80024e6:	2b00      	cmp	r3, #0
 80024e8:	d109      	bne.n	80024fe <HAL_RCCEx_PeriphCLKConfig+0x34a>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 80024ea:	4ba3      	ldr	r3, [pc, #652]	; (8002778 <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 80024ec:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80024ee:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80024f6:	49a0      	ldr	r1, [pc, #640]	; (8002778 <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 80024f8:	4313      	orrs	r3, r2
 80024fa:	64cb      	str	r3, [r1, #76]	; 0x4c
 80024fc:	e001      	b.n	8002502 <HAL_RCCEx_PeriphCLKConfig+0x34e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80024fe:	7dfb      	ldrb	r3, [r7, #23]
 8002500:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	681b      	ldr	r3, [r3, #0]
 8002506:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800250a:	2b00      	cmp	r3, #0
 800250c:	d042      	beq.n	8002594 <HAL_RCCEx_PeriphCLKConfig+0x3e0>
  {
    switch(PeriphClkInit->Spi123ClockSelection)
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002512:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002516:	d01f      	beq.n	8002558 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
 8002518:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800251c:	d805      	bhi.n	800252a <HAL_RCCEx_PeriphCLKConfig+0x376>
 800251e:	2b00      	cmp	r3, #0
 8002520:	d00a      	beq.n	8002538 <HAL_RCCEx_PeriphCLKConfig+0x384>
 8002522:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002526:	d00e      	beq.n	8002546 <HAL_RCCEx_PeriphCLKConfig+0x392>
 8002528:	e01f      	b.n	800256a <HAL_RCCEx_PeriphCLKConfig+0x3b6>
 800252a:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 800252e:	d01f      	beq.n	8002570 <HAL_RCCEx_PeriphCLKConfig+0x3bc>
 8002530:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8002534:	d01e      	beq.n	8002574 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
 8002536:	e018      	b.n	800256a <HAL_RCCEx_PeriphCLKConfig+0x3b6>
    {
    case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
      /* Enable SPI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002538:	4b8f      	ldr	r3, [pc, #572]	; (8002778 <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 800253a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800253c:	4a8e      	ldr	r2, [pc, #568]	; (8002778 <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 800253e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002542:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 8002544:	e017      	b.n	8002576 <HAL_RCCEx_PeriphCLKConfig+0x3c2>

    case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	3304      	adds	r3, #4
 800254a:	2100      	movs	r1, #0
 800254c:	4618      	mov	r0, r3
 800254e:	f000 ffeb 	bl	8003528 <RCCEx_PLL2_Config>
 8002552:	4603      	mov	r3, r0
 8002554:	75fb      	strb	r3, [r7, #23]

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 8002556:	e00e      	b.n	8002576 <HAL_RCCEx_PeriphCLKConfig+0x3c2>

    case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	3324      	adds	r3, #36	; 0x24
 800255c:	2100      	movs	r1, #0
 800255e:	4618      	mov	r0, r3
 8002560:	f001 f894 	bl	800368c <RCCEx_PLL3_Config>
 8002564:	4603      	mov	r3, r0
 8002566:	75fb      	strb	r3, [r7, #23]

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 8002568:	e005      	b.n	8002576 <HAL_RCCEx_PeriphCLKConfig+0x3c2>
      /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800256a:	2301      	movs	r3, #1
 800256c:	75fb      	strb	r3, [r7, #23]
      break;
 800256e:	e002      	b.n	8002576 <HAL_RCCEx_PeriphCLKConfig+0x3c2>
      break;
 8002570:	bf00      	nop
 8002572:	e000      	b.n	8002576 <HAL_RCCEx_PeriphCLKConfig+0x3c2>
      break;
 8002574:	bf00      	nop
    }

    if(ret == HAL_OK)
 8002576:	7dfb      	ldrb	r3, [r7, #23]
 8002578:	2b00      	cmp	r3, #0
 800257a:	d109      	bne.n	8002590 <HAL_RCCEx_PeriphCLKConfig+0x3dc>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 800257c:	4b7e      	ldr	r3, [pc, #504]	; (8002778 <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 800257e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002580:	f423 42e0 	bic.w	r2, r3, #28672	; 0x7000
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002588:	497b      	ldr	r1, [pc, #492]	; (8002778 <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 800258a:	4313      	orrs	r3, r2
 800258c:	650b      	str	r3, [r1, #80]	; 0x50
 800258e:	e001      	b.n	8002594 <HAL_RCCEx_PeriphCLKConfig+0x3e0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002590:	7dfb      	ldrb	r3, [r7, #23]
 8002592:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	681b      	ldr	r3, [r3, #0]
 8002598:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800259c:	2b00      	cmp	r3, #0
 800259e:	d042      	beq.n	8002626 <HAL_RCCEx_PeriphCLKConfig+0x472>
  {
    switch(PeriphClkInit->Spi45ClockSelection)
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80025a4:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80025a8:	d01b      	beq.n	80025e2 <HAL_RCCEx_PeriphCLKConfig+0x42e>
 80025aa:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80025ae:	d805      	bhi.n	80025bc <HAL_RCCEx_PeriphCLKConfig+0x408>
 80025b0:	2b00      	cmp	r3, #0
 80025b2:	d022      	beq.n	80025fa <HAL_RCCEx_PeriphCLKConfig+0x446>
 80025b4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80025b8:	d00a      	beq.n	80025d0 <HAL_RCCEx_PeriphCLKConfig+0x41c>
 80025ba:	e01b      	b.n	80025f4 <HAL_RCCEx_PeriphCLKConfig+0x440>
 80025bc:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 80025c0:	d01d      	beq.n	80025fe <HAL_RCCEx_PeriphCLKConfig+0x44a>
 80025c2:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80025c6:	d01c      	beq.n	8002602 <HAL_RCCEx_PeriphCLKConfig+0x44e>
 80025c8:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 80025cc:	d01b      	beq.n	8002606 <HAL_RCCEx_PeriphCLKConfig+0x452>
 80025ce:	e011      	b.n	80025f4 <HAL_RCCEx_PeriphCLKConfig+0x440>
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;

    case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	3304      	adds	r3, #4
 80025d4:	2101      	movs	r1, #1
 80025d6:	4618      	mov	r0, r3
 80025d8:	f000 ffa6 	bl	8003528 <RCCEx_PLL2_Config>
 80025dc:	4603      	mov	r3, r0
 80025de:	75fb      	strb	r3, [r7, #23]

      /* SPI4/5 clock source configuration done later after clock selection check */
      break;
 80025e0:	e012      	b.n	8002608 <HAL_RCCEx_PeriphCLKConfig+0x454>
    case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	3324      	adds	r3, #36	; 0x24
 80025e6:	2101      	movs	r1, #1
 80025e8:	4618      	mov	r0, r3
 80025ea:	f001 f84f 	bl	800368c <RCCEx_PLL3_Config>
 80025ee:	4603      	mov	r3, r0
 80025f0:	75fb      	strb	r3, [r7, #23]
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;
 80025f2:	e009      	b.n	8002608 <HAL_RCCEx_PeriphCLKConfig+0x454>
      /* HSE,  oscillator is used as source of SPI4/5 clock */
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80025f4:	2301      	movs	r3, #1
 80025f6:	75fb      	strb	r3, [r7, #23]
      break;
 80025f8:	e006      	b.n	8002608 <HAL_RCCEx_PeriphCLKConfig+0x454>
      break;
 80025fa:	bf00      	nop
 80025fc:	e004      	b.n	8002608 <HAL_RCCEx_PeriphCLKConfig+0x454>
      break;
 80025fe:	bf00      	nop
 8002600:	e002      	b.n	8002608 <HAL_RCCEx_PeriphCLKConfig+0x454>
      break;
 8002602:	bf00      	nop
 8002604:	e000      	b.n	8002608 <HAL_RCCEx_PeriphCLKConfig+0x454>
      break;
 8002606:	bf00      	nop
    }

    if(ret == HAL_OK)
 8002608:	7dfb      	ldrb	r3, [r7, #23]
 800260a:	2b00      	cmp	r3, #0
 800260c:	d109      	bne.n	8002622 <HAL_RCCEx_PeriphCLKConfig+0x46e>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 800260e:	4b5a      	ldr	r3, [pc, #360]	; (8002778 <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 8002610:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002612:	f423 22e0 	bic.w	r2, r3, #458752	; 0x70000
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800261a:	4957      	ldr	r1, [pc, #348]	; (8002778 <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 800261c:	4313      	orrs	r3, r2
 800261e:	650b      	str	r3, [r1, #80]	; 0x50
 8002620:	e001      	b.n	8002626 <HAL_RCCEx_PeriphCLKConfig+0x472>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002622:	7dfb      	ldrb	r3, [r7, #23]
 8002624:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	681b      	ldr	r3, [r3, #0]
 800262a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800262e:	2b00      	cmp	r3, #0
 8002630:	d044      	beq.n	80026bc <HAL_RCCEx_PeriphCLKConfig+0x508>
  {
    switch(PeriphClkInit->Spi6ClockSelection)
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 8002638:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800263c:	d01b      	beq.n	8002676 <HAL_RCCEx_PeriphCLKConfig+0x4c2>
 800263e:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8002642:	d805      	bhi.n	8002650 <HAL_RCCEx_PeriphCLKConfig+0x49c>
 8002644:	2b00      	cmp	r3, #0
 8002646:	d022      	beq.n	800268e <HAL_RCCEx_PeriphCLKConfig+0x4da>
 8002648:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800264c:	d00a      	beq.n	8002664 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
 800264e:	e01b      	b.n	8002688 <HAL_RCCEx_PeriphCLKConfig+0x4d4>
 8002650:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002654:	d01d      	beq.n	8002692 <HAL_RCCEx_PeriphCLKConfig+0x4de>
 8002656:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800265a:	d01c      	beq.n	8002696 <HAL_RCCEx_PeriphCLKConfig+0x4e2>
 800265c:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8002660:	d01b      	beq.n	800269a <HAL_RCCEx_PeriphCLKConfig+0x4e6>
 8002662:	e011      	b.n	8002688 <HAL_RCCEx_PeriphCLKConfig+0x4d4>
      /* SPI6 clock source configuration done later after clock selection check */
      break;

    case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	3304      	adds	r3, #4
 8002668:	2101      	movs	r1, #1
 800266a:	4618      	mov	r0, r3
 800266c:	f000 ff5c 	bl	8003528 <RCCEx_PLL2_Config>
 8002670:	4603      	mov	r3, r0
 8002672:	75fb      	strb	r3, [r7, #23]

      /* SPI6 clock source configuration done later after clock selection check */
      break;
 8002674:	e012      	b.n	800269c <HAL_RCCEx_PeriphCLKConfig+0x4e8>
    case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	3324      	adds	r3, #36	; 0x24
 800267a:	2101      	movs	r1, #1
 800267c:	4618      	mov	r0, r3
 800267e:	f001 f805 	bl	800368c <RCCEx_PLL3_Config>
 8002682:	4603      	mov	r3, r0
 8002684:	75fb      	strb	r3, [r7, #23]
      /* SPI6 clock source configuration done later after clock selection check */
      break;
 8002686:	e009      	b.n	800269c <HAL_RCCEx_PeriphCLKConfig+0x4e8>
      /* HSE,  oscillator is used as source of SPI6 clock */
      /* SPI6 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8002688:	2301      	movs	r3, #1
 800268a:	75fb      	strb	r3, [r7, #23]
      break;
 800268c:	e006      	b.n	800269c <HAL_RCCEx_PeriphCLKConfig+0x4e8>
      break;
 800268e:	bf00      	nop
 8002690:	e004      	b.n	800269c <HAL_RCCEx_PeriphCLKConfig+0x4e8>
      break;
 8002692:	bf00      	nop
 8002694:	e002      	b.n	800269c <HAL_RCCEx_PeriphCLKConfig+0x4e8>
      break;
 8002696:	bf00      	nop
 8002698:	e000      	b.n	800269c <HAL_RCCEx_PeriphCLKConfig+0x4e8>
      break;
 800269a:	bf00      	nop
    }

    if(ret == HAL_OK)
 800269c:	7dfb      	ldrb	r3, [r7, #23]
 800269e:	2b00      	cmp	r3, #0
 80026a0:	d10a      	bne.n	80026b8 <HAL_RCCEx_PeriphCLKConfig+0x504>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 80026a2:	4b35      	ldr	r3, [pc, #212]	; (8002778 <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 80026a4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80026a6:	f023 42e0 	bic.w	r2, r3, #1879048192	; 0x70000000
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 80026b0:	4931      	ldr	r1, [pc, #196]	; (8002778 <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 80026b2:	4313      	orrs	r3, r2
 80026b4:	658b      	str	r3, [r1, #88]	; 0x58
 80026b6:	e001      	b.n	80026bc <HAL_RCCEx_PeriphCLKConfig+0x508>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80026b8:	7dfb      	ldrb	r3, [r7, #23]
 80026ba:	75bb      	strb	r3, [r7, #22]
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	681b      	ldr	r3, [r3, #0]
 80026c0:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80026c4:	2b00      	cmp	r3, #0
 80026c6:	d02d      	beq.n	8002724 <HAL_RCCEx_PeriphCLKConfig+0x570>
  {
    switch(PeriphClkInit->FdcanClockSelection)
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80026cc:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80026d0:	d005      	beq.n	80026de <HAL_RCCEx_PeriphCLKConfig+0x52a>
 80026d2:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80026d6:	d009      	beq.n	80026ec <HAL_RCCEx_PeriphCLKConfig+0x538>
 80026d8:	2b00      	cmp	r3, #0
 80026da:	d013      	beq.n	8002704 <HAL_RCCEx_PeriphCLKConfig+0x550>
 80026dc:	e00f      	b.n	80026fe <HAL_RCCEx_PeriphCLKConfig+0x54a>
    {
    case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
      /* Enable FDCAN Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80026de:	4b26      	ldr	r3, [pc, #152]	; (8002778 <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 80026e0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80026e2:	4a25      	ldr	r2, [pc, #148]	; (8002778 <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 80026e4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80026e8:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* FDCAN clock source configuration done later after clock selection check */
      break;
 80026ea:	e00c      	b.n	8002706 <HAL_RCCEx_PeriphCLKConfig+0x552>

    case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	3304      	adds	r3, #4
 80026f0:	2101      	movs	r1, #1
 80026f2:	4618      	mov	r0, r3
 80026f4:	f000 ff18 	bl	8003528 <RCCEx_PLL2_Config>
 80026f8:	4603      	mov	r3, r0
 80026fa:	75fb      	strb	r3, [r7, #23]

      /* FDCAN clock source configuration done later after clock selection check */
      break;
 80026fc:	e003      	b.n	8002706 <HAL_RCCEx_PeriphCLKConfig+0x552>
      /* HSE is used as clock source for FDCAN*/
      /* FDCAN clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80026fe:	2301      	movs	r3, #1
 8002700:	75fb      	strb	r3, [r7, #23]
      break;
 8002702:	e000      	b.n	8002706 <HAL_RCCEx_PeriphCLKConfig+0x552>
      break;
 8002704:	bf00      	nop
    }

    if(ret == HAL_OK)
 8002706:	7dfb      	ldrb	r3, [r7, #23]
 8002708:	2b00      	cmp	r3, #0
 800270a:	d109      	bne.n	8002720 <HAL_RCCEx_PeriphCLKConfig+0x56c>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 800270c:	4b1a      	ldr	r3, [pc, #104]	; (8002778 <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 800270e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002710:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002718:	4917      	ldr	r1, [pc, #92]	; (8002778 <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 800271a:	4313      	orrs	r3, r2
 800271c:	650b      	str	r3, [r1, #80]	; 0x50
 800271e:	e001      	b.n	8002724 <HAL_RCCEx_PeriphCLKConfig+0x570>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002720:	7dfb      	ldrb	r3, [r7, #23]
 8002722:	75bb      	strb	r3, [r7, #22]
    }
  }

#endif /*FDCAN1 || FDCAN2*/
  /*---------------------------- FMC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	681b      	ldr	r3, [r3, #0]
 8002728:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800272c:	2b00      	cmp	r3, #0
 800272e:	d035      	beq.n	800279c <HAL_RCCEx_PeriphCLKConfig+0x5e8>
  {
    switch(PeriphClkInit->FmcClockSelection)
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002734:	2b03      	cmp	r3, #3
 8002736:	d81b      	bhi.n	8002770 <HAL_RCCEx_PeriphCLKConfig+0x5bc>
 8002738:	a201      	add	r2, pc, #4	; (adr r2, 8002740 <HAL_RCCEx_PeriphCLKConfig+0x58c>)
 800273a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800273e:	bf00      	nop
 8002740:	0800277d 	.word	0x0800277d
 8002744:	08002751 	.word	0x08002751
 8002748:	0800275f 	.word	0x0800275f
 800274c:	0800277d 	.word	0x0800277d
    {
    case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
      /* Enable FMC Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002750:	4b09      	ldr	r3, [pc, #36]	; (8002778 <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 8002752:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002754:	4a08      	ldr	r2, [pc, #32]	; (8002778 <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 8002756:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800275a:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* FMC clock source configuration done later after clock selection check */
      break;
 800275c:	e00f      	b.n	800277e <HAL_RCCEx_PeriphCLKConfig+0x5ca>

    case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	3304      	adds	r3, #4
 8002762:	2102      	movs	r1, #2
 8002764:	4618      	mov	r0, r3
 8002766:	f000 fedf 	bl	8003528 <RCCEx_PLL2_Config>
 800276a:	4603      	mov	r3, r0
 800276c:	75fb      	strb	r3, [r7, #23]

      /* FMC clock source configuration done later after clock selection check */
      break;
 800276e:	e006      	b.n	800277e <HAL_RCCEx_PeriphCLKConfig+0x5ca>
    case RCC_FMCCLKSOURCE_D1HCLK:
      /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
      break;

    default:
      ret = HAL_ERROR;
 8002770:	2301      	movs	r3, #1
 8002772:	75fb      	strb	r3, [r7, #23]
      break;
 8002774:	e003      	b.n	800277e <HAL_RCCEx_PeriphCLKConfig+0x5ca>
 8002776:	bf00      	nop
 8002778:	58024400 	.word	0x58024400
      break;
 800277c:	bf00      	nop
    }

    if(ret == HAL_OK)
 800277e:	7dfb      	ldrb	r3, [r7, #23]
 8002780:	2b00      	cmp	r3, #0
 8002782:	d109      	bne.n	8002798 <HAL_RCCEx_PeriphCLKConfig+0x5e4>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 8002784:	4bba      	ldr	r3, [pc, #744]	; (8002a70 <HAL_RCCEx_PeriphCLKConfig+0x8bc>)
 8002786:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002788:	f023 0203 	bic.w	r2, r3, #3
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002790:	49b7      	ldr	r1, [pc, #732]	; (8002a70 <HAL_RCCEx_PeriphCLKConfig+0x8bc>)
 8002792:	4313      	orrs	r3, r2
 8002794:	64cb      	str	r3, [r1, #76]	; 0x4c
 8002796:	e001      	b.n	800279c <HAL_RCCEx_PeriphCLKConfig+0x5e8>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002798:	7dfb      	ldrb	r3, [r7, #23]
 800279a:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	681b      	ldr	r3, [r3, #0]
 80027a0:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80027a4:	2b00      	cmp	r3, #0
 80027a6:	f000 8086 	beq.w	80028b6 <HAL_RCCEx_PeriphCLKConfig+0x702>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80027aa:	4bb2      	ldr	r3, [pc, #712]	; (8002a74 <HAL_RCCEx_PeriphCLKConfig+0x8c0>)
 80027ac:	681b      	ldr	r3, [r3, #0]
 80027ae:	4ab1      	ldr	r2, [pc, #708]	; (8002a74 <HAL_RCCEx_PeriphCLKConfig+0x8c0>)
 80027b0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80027b4:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80027b6:	f7fe faad 	bl	8000d14 <HAL_GetTick>
 80027ba:	6138      	str	r0, [r7, #16]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80027bc:	e009      	b.n	80027d2 <HAL_RCCEx_PeriphCLKConfig+0x61e>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80027be:	f7fe faa9 	bl	8000d14 <HAL_GetTick>
 80027c2:	4602      	mov	r2, r0
 80027c4:	693b      	ldr	r3, [r7, #16]
 80027c6:	1ad3      	subs	r3, r2, r3
 80027c8:	2b64      	cmp	r3, #100	; 0x64
 80027ca:	d902      	bls.n	80027d2 <HAL_RCCEx_PeriphCLKConfig+0x61e>
      {
        ret = HAL_TIMEOUT;
 80027cc:	2303      	movs	r3, #3
 80027ce:	75fb      	strb	r3, [r7, #23]
        break;
 80027d0:	e005      	b.n	80027de <HAL_RCCEx_PeriphCLKConfig+0x62a>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80027d2:	4ba8      	ldr	r3, [pc, #672]	; (8002a74 <HAL_RCCEx_PeriphCLKConfig+0x8c0>)
 80027d4:	681b      	ldr	r3, [r3, #0]
 80027d6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80027da:	2b00      	cmp	r3, #0
 80027dc:	d0ef      	beq.n	80027be <HAL_RCCEx_PeriphCLKConfig+0x60a>
      }
    }

    if(ret == HAL_OK)
 80027de:	7dfb      	ldrb	r3, [r7, #23]
 80027e0:	2b00      	cmp	r3, #0
 80027e2:	d166      	bne.n	80028b2 <HAL_RCCEx_PeriphCLKConfig+0x6fe>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 80027e4:	4ba2      	ldr	r3, [pc, #648]	; (8002a70 <HAL_RCCEx_PeriphCLKConfig+0x8bc>)
 80027e6:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 80027ee:	4053      	eors	r3, r2
 80027f0:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80027f4:	2b00      	cmp	r3, #0
 80027f6:	d013      	beq.n	8002820 <HAL_RCCEx_PeriphCLKConfig+0x66c>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80027f8:	4b9d      	ldr	r3, [pc, #628]	; (8002a70 <HAL_RCCEx_PeriphCLKConfig+0x8bc>)
 80027fa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80027fc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002800:	60fb      	str	r3, [r7, #12]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8002802:	4b9b      	ldr	r3, [pc, #620]	; (8002a70 <HAL_RCCEx_PeriphCLKConfig+0x8bc>)
 8002804:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002806:	4a9a      	ldr	r2, [pc, #616]	; (8002a70 <HAL_RCCEx_PeriphCLKConfig+0x8bc>)
 8002808:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800280c:	6713      	str	r3, [r2, #112]	; 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 800280e:	4b98      	ldr	r3, [pc, #608]	; (8002a70 <HAL_RCCEx_PeriphCLKConfig+0x8bc>)
 8002810:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002812:	4a97      	ldr	r2, [pc, #604]	; (8002a70 <HAL_RCCEx_PeriphCLKConfig+0x8bc>)
 8002814:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002818:	6713      	str	r3, [r2, #112]	; 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 800281a:	4a95      	ldr	r2, [pc, #596]	; (8002a70 <HAL_RCCEx_PeriphCLKConfig+0x8bc>)
 800281c:	68fb      	ldr	r3, [r7, #12]
 800281e:	6713      	str	r3, [r2, #112]	; 0x70
      }

      /* If LSE is selected as RTC clock source, wait for LSE reactivation */
      if(PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8002826:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800282a:	d115      	bne.n	8002858 <HAL_RCCEx_PeriphCLKConfig+0x6a4>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800282c:	f7fe fa72 	bl	8000d14 <HAL_GetTick>
 8002830:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8002832:	e00b      	b.n	800284c <HAL_RCCEx_PeriphCLKConfig+0x698>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002834:	f7fe fa6e 	bl	8000d14 <HAL_GetTick>
 8002838:	4602      	mov	r2, r0
 800283a:	693b      	ldr	r3, [r7, #16]
 800283c:	1ad3      	subs	r3, r2, r3
 800283e:	f241 3288 	movw	r2, #5000	; 0x1388
 8002842:	4293      	cmp	r3, r2
 8002844:	d902      	bls.n	800284c <HAL_RCCEx_PeriphCLKConfig+0x698>
          {
            ret = HAL_TIMEOUT;
 8002846:	2303      	movs	r3, #3
 8002848:	75fb      	strb	r3, [r7, #23]
            break;
 800284a:	e005      	b.n	8002858 <HAL_RCCEx_PeriphCLKConfig+0x6a4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800284c:	4b88      	ldr	r3, [pc, #544]	; (8002a70 <HAL_RCCEx_PeriphCLKConfig+0x8bc>)
 800284e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002850:	f003 0302 	and.w	r3, r3, #2
 8002854:	2b00      	cmp	r3, #0
 8002856:	d0ed      	beq.n	8002834 <HAL_RCCEx_PeriphCLKConfig+0x680>
          }
        }
      }

      if(ret == HAL_OK)
 8002858:	7dfb      	ldrb	r3, [r7, #23]
 800285a:	2b00      	cmp	r3, #0
 800285c:	d126      	bne.n	80028ac <HAL_RCCEx_PeriphCLKConfig+0x6f8>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8002864:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002868:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800286c:	d10d      	bne.n	800288a <HAL_RCCEx_PeriphCLKConfig+0x6d6>
 800286e:	4b80      	ldr	r3, [pc, #512]	; (8002a70 <HAL_RCCEx_PeriphCLKConfig+0x8bc>)
 8002870:	691b      	ldr	r3, [r3, #16]
 8002872:	f423 527c 	bic.w	r2, r3, #16128	; 0x3f00
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 800287c:	0919      	lsrs	r1, r3, #4
 800287e:	4b7e      	ldr	r3, [pc, #504]	; (8002a78 <HAL_RCCEx_PeriphCLKConfig+0x8c4>)
 8002880:	400b      	ands	r3, r1
 8002882:	497b      	ldr	r1, [pc, #492]	; (8002a70 <HAL_RCCEx_PeriphCLKConfig+0x8bc>)
 8002884:	4313      	orrs	r3, r2
 8002886:	610b      	str	r3, [r1, #16]
 8002888:	e005      	b.n	8002896 <HAL_RCCEx_PeriphCLKConfig+0x6e2>
 800288a:	4b79      	ldr	r3, [pc, #484]	; (8002a70 <HAL_RCCEx_PeriphCLKConfig+0x8bc>)
 800288c:	691b      	ldr	r3, [r3, #16]
 800288e:	4a78      	ldr	r2, [pc, #480]	; (8002a70 <HAL_RCCEx_PeriphCLKConfig+0x8bc>)
 8002890:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 8002894:	6113      	str	r3, [r2, #16]
 8002896:	4b76      	ldr	r3, [pc, #472]	; (8002a70 <HAL_RCCEx_PeriphCLKConfig+0x8bc>)
 8002898:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 80028a0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80028a4:	4972      	ldr	r1, [pc, #456]	; (8002a70 <HAL_RCCEx_PeriphCLKConfig+0x8bc>)
 80028a6:	4313      	orrs	r3, r2
 80028a8:	670b      	str	r3, [r1, #112]	; 0x70
 80028aa:	e004      	b.n	80028b6 <HAL_RCCEx_PeriphCLKConfig+0x702>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80028ac:	7dfb      	ldrb	r3, [r7, #23]
 80028ae:	75bb      	strb	r3, [r7, #22]
 80028b0:	e001      	b.n	80028b6 <HAL_RCCEx_PeriphCLKConfig+0x702>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80028b2:	7dfb      	ldrb	r3, [r7, #23]
 80028b4:	75bb      	strb	r3, [r7, #22]
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	681b      	ldr	r3, [r3, #0]
 80028ba:	f003 0301 	and.w	r3, r3, #1
 80028be:	2b00      	cmp	r3, #0
 80028c0:	d07d      	beq.n	80029be <HAL_RCCEx_PeriphCLKConfig+0x80a>
  {
    switch(PeriphClkInit->Usart16ClockSelection)
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80028c6:	2b28      	cmp	r3, #40	; 0x28
 80028c8:	d866      	bhi.n	8002998 <HAL_RCCEx_PeriphCLKConfig+0x7e4>
 80028ca:	a201      	add	r2, pc, #4	; (adr r2, 80028d0 <HAL_RCCEx_PeriphCLKConfig+0x71c>)
 80028cc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80028d0:	0800299f 	.word	0x0800299f
 80028d4:	08002999 	.word	0x08002999
 80028d8:	08002999 	.word	0x08002999
 80028dc:	08002999 	.word	0x08002999
 80028e0:	08002999 	.word	0x08002999
 80028e4:	08002999 	.word	0x08002999
 80028e8:	08002999 	.word	0x08002999
 80028ec:	08002999 	.word	0x08002999
 80028f0:	08002975 	.word	0x08002975
 80028f4:	08002999 	.word	0x08002999
 80028f8:	08002999 	.word	0x08002999
 80028fc:	08002999 	.word	0x08002999
 8002900:	08002999 	.word	0x08002999
 8002904:	08002999 	.word	0x08002999
 8002908:	08002999 	.word	0x08002999
 800290c:	08002999 	.word	0x08002999
 8002910:	08002987 	.word	0x08002987
 8002914:	08002999 	.word	0x08002999
 8002918:	08002999 	.word	0x08002999
 800291c:	08002999 	.word	0x08002999
 8002920:	08002999 	.word	0x08002999
 8002924:	08002999 	.word	0x08002999
 8002928:	08002999 	.word	0x08002999
 800292c:	08002999 	.word	0x08002999
 8002930:	0800299f 	.word	0x0800299f
 8002934:	08002999 	.word	0x08002999
 8002938:	08002999 	.word	0x08002999
 800293c:	08002999 	.word	0x08002999
 8002940:	08002999 	.word	0x08002999
 8002944:	08002999 	.word	0x08002999
 8002948:	08002999 	.word	0x08002999
 800294c:	08002999 	.word	0x08002999
 8002950:	0800299f 	.word	0x0800299f
 8002954:	08002999 	.word	0x08002999
 8002958:	08002999 	.word	0x08002999
 800295c:	08002999 	.word	0x08002999
 8002960:	08002999 	.word	0x08002999
 8002964:	08002999 	.word	0x08002999
 8002968:	08002999 	.word	0x08002999
 800296c:	08002999 	.word	0x08002999
 8002970:	0800299f 	.word	0x0800299f
    case RCC_USART16CLKSOURCE_D2PCLK2: /* D2PCLK2 as clock source for USART1/6 */
      /* USART1/6 clock source configuration done later after clock selection check */
      break;

    case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	3304      	adds	r3, #4
 8002978:	2101      	movs	r1, #1
 800297a:	4618      	mov	r0, r3
 800297c:	f000 fdd4 	bl	8003528 <RCCEx_PLL2_Config>
 8002980:	4603      	mov	r3, r0
 8002982:	75fb      	strb	r3, [r7, #23]
      /* USART1/6 clock source configuration done later after clock selection check */
      break;
 8002984:	e00c      	b.n	80029a0 <HAL_RCCEx_PeriphCLKConfig+0x7ec>

    case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	3324      	adds	r3, #36	; 0x24
 800298a:	2101      	movs	r1, #1
 800298c:	4618      	mov	r0, r3
 800298e:	f000 fe7d 	bl	800368c <RCCEx_PLL3_Config>
 8002992:	4603      	mov	r3, r0
 8002994:	75fb      	strb	r3, [r7, #23]
      /* USART1/6 clock source configuration done later after clock selection check */
      break;
 8002996:	e003      	b.n	80029a0 <HAL_RCCEx_PeriphCLKConfig+0x7ec>
      /* LSE,  oscillator is used as source of USART1/6 clock */
      /* USART1/6 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8002998:	2301      	movs	r3, #1
 800299a:	75fb      	strb	r3, [r7, #23]
      break;
 800299c:	e000      	b.n	80029a0 <HAL_RCCEx_PeriphCLKConfig+0x7ec>
      break;
 800299e:	bf00      	nop
    }

    if(ret == HAL_OK)
 80029a0:	7dfb      	ldrb	r3, [r7, #23]
 80029a2:	2b00      	cmp	r3, #0
 80029a4:	d109      	bne.n	80029ba <HAL_RCCEx_PeriphCLKConfig+0x806>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 80029a6:	4b32      	ldr	r3, [pc, #200]	; (8002a70 <HAL_RCCEx_PeriphCLKConfig+0x8bc>)
 80029a8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80029aa:	f023 0238 	bic.w	r2, r3, #56	; 0x38
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80029b2:	492f      	ldr	r1, [pc, #188]	; (8002a70 <HAL_RCCEx_PeriphCLKConfig+0x8bc>)
 80029b4:	4313      	orrs	r3, r2
 80029b6:	654b      	str	r3, [r1, #84]	; 0x54
 80029b8:	e001      	b.n	80029be <HAL_RCCEx_PeriphCLKConfig+0x80a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80029ba:	7dfb      	ldrb	r3, [r7, #23]
 80029bc:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	681b      	ldr	r3, [r3, #0]
 80029c2:	f003 0302 	and.w	r3, r3, #2
 80029c6:	2b00      	cmp	r3, #0
 80029c8:	d037      	beq.n	8002a3a <HAL_RCCEx_PeriphCLKConfig+0x886>
  {
    switch(PeriphClkInit->Usart234578ClockSelection)
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80029ce:	2b05      	cmp	r3, #5
 80029d0:	d820      	bhi.n	8002a14 <HAL_RCCEx_PeriphCLKConfig+0x860>
 80029d2:	a201      	add	r2, pc, #4	; (adr r2, 80029d8 <HAL_RCCEx_PeriphCLKConfig+0x824>)
 80029d4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80029d8:	08002a1b 	.word	0x08002a1b
 80029dc:	080029f1 	.word	0x080029f1
 80029e0:	08002a03 	.word	0x08002a03
 80029e4:	08002a1b 	.word	0x08002a1b
 80029e8:	08002a1b 	.word	0x08002a1b
 80029ec:	08002a1b 	.word	0x08002a1b
    case RCC_USART234578CLKSOURCE_D2PCLK1: /* D2PCLK1 as clock source for USART2/3/4/5/7/8 */
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;

    case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	3304      	adds	r3, #4
 80029f4:	2101      	movs	r1, #1
 80029f6:	4618      	mov	r0, r3
 80029f8:	f000 fd96 	bl	8003528 <RCCEx_PLL2_Config>
 80029fc:	4603      	mov	r3, r0
 80029fe:	75fb      	strb	r3, [r7, #23]
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;
 8002a00:	e00c      	b.n	8002a1c <HAL_RCCEx_PeriphCLKConfig+0x868>

    case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	3324      	adds	r3, #36	; 0x24
 8002a06:	2101      	movs	r1, #1
 8002a08:	4618      	mov	r0, r3
 8002a0a:	f000 fe3f 	bl	800368c <RCCEx_PLL3_Config>
 8002a0e:	4603      	mov	r3, r0
 8002a10:	75fb      	strb	r3, [r7, #23]
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;
 8002a12:	e003      	b.n	8002a1c <HAL_RCCEx_PeriphCLKConfig+0x868>
      /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8002a14:	2301      	movs	r3, #1
 8002a16:	75fb      	strb	r3, [r7, #23]
      break;
 8002a18:	e000      	b.n	8002a1c <HAL_RCCEx_PeriphCLKConfig+0x868>
      break;
 8002a1a:	bf00      	nop
    }

    if(ret == HAL_OK)
 8002a1c:	7dfb      	ldrb	r3, [r7, #23]
 8002a1e:	2b00      	cmp	r3, #0
 8002a20:	d109      	bne.n	8002a36 <HAL_RCCEx_PeriphCLKConfig+0x882>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 8002a22:	4b13      	ldr	r3, [pc, #76]	; (8002a70 <HAL_RCCEx_PeriphCLKConfig+0x8bc>)
 8002a24:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002a26:	f023 0207 	bic.w	r2, r3, #7
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002a2e:	4910      	ldr	r1, [pc, #64]	; (8002a70 <HAL_RCCEx_PeriphCLKConfig+0x8bc>)
 8002a30:	4313      	orrs	r3, r2
 8002a32:	654b      	str	r3, [r1, #84]	; 0x54
 8002a34:	e001      	b.n	8002a3a <HAL_RCCEx_PeriphCLKConfig+0x886>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002a36:	7dfb      	ldrb	r3, [r7, #23]
 8002a38:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	681b      	ldr	r3, [r3, #0]
 8002a3e:	f003 0304 	and.w	r3, r3, #4
 8002a42:	2b00      	cmp	r3, #0
 8002a44:	d040      	beq.n	8002ac8 <HAL_RCCEx_PeriphCLKConfig+0x914>
  {
    switch(PeriphClkInit->Lpuart1ClockSelection)
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002a4c:	2b05      	cmp	r3, #5
 8002a4e:	d827      	bhi.n	8002aa0 <HAL_RCCEx_PeriphCLKConfig+0x8ec>
 8002a50:	a201      	add	r2, pc, #4	; (adr r2, 8002a58 <HAL_RCCEx_PeriphCLKConfig+0x8a4>)
 8002a52:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002a56:	bf00      	nop
 8002a58:	08002aa7 	.word	0x08002aa7
 8002a5c:	08002a7d 	.word	0x08002a7d
 8002a60:	08002a8f 	.word	0x08002a8f
 8002a64:	08002aa7 	.word	0x08002aa7
 8002a68:	08002aa7 	.word	0x08002aa7
 8002a6c:	08002aa7 	.word	0x08002aa7
 8002a70:	58024400 	.word	0x58024400
 8002a74:	58024800 	.word	0x58024800
 8002a78:	00ffffcf 	.word	0x00ffffcf
    case RCC_LPUART1CLKSOURCE_D3PCLK1: /* D3PCLK1 as clock source for LPUART1 */
      /* LPUART1 clock source configuration done later after clock selection check */
      break;

    case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	3304      	adds	r3, #4
 8002a80:	2101      	movs	r1, #1
 8002a82:	4618      	mov	r0, r3
 8002a84:	f000 fd50 	bl	8003528 <RCCEx_PLL2_Config>
 8002a88:	4603      	mov	r3, r0
 8002a8a:	75fb      	strb	r3, [r7, #23]
      /* LPUART1 clock source configuration done later after clock selection check */
      break;
 8002a8c:	e00c      	b.n	8002aa8 <HAL_RCCEx_PeriphCLKConfig+0x8f4>

    case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	3324      	adds	r3, #36	; 0x24
 8002a92:	2101      	movs	r1, #1
 8002a94:	4618      	mov	r0, r3
 8002a96:	f000 fdf9 	bl	800368c <RCCEx_PLL3_Config>
 8002a9a:	4603      	mov	r3, r0
 8002a9c:	75fb      	strb	r3, [r7, #23]
      /* LPUART1 clock source configuration done later after clock selection check */
      break;
 8002a9e:	e003      	b.n	8002aa8 <HAL_RCCEx_PeriphCLKConfig+0x8f4>
      /* LSE,  oscillator is used as source of LPUART1 clock */
      /* LPUART1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8002aa0:	2301      	movs	r3, #1
 8002aa2:	75fb      	strb	r3, [r7, #23]
      break;
 8002aa4:	e000      	b.n	8002aa8 <HAL_RCCEx_PeriphCLKConfig+0x8f4>
      break;
 8002aa6:	bf00      	nop
    }

    if(ret == HAL_OK)
 8002aa8:	7dfb      	ldrb	r3, [r7, #23]
 8002aaa:	2b00      	cmp	r3, #0
 8002aac:	d10a      	bne.n	8002ac4 <HAL_RCCEx_PeriphCLKConfig+0x910>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8002aae:	4bb3      	ldr	r3, [pc, #716]	; (8002d7c <HAL_RCCEx_PeriphCLKConfig+0xbc8>)
 8002ab0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002ab2:	f023 0207 	bic.w	r2, r3, #7
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002abc:	49af      	ldr	r1, [pc, #700]	; (8002d7c <HAL_RCCEx_PeriphCLKConfig+0xbc8>)
 8002abe:	4313      	orrs	r3, r2
 8002ac0:	658b      	str	r3, [r1, #88]	; 0x58
 8002ac2:	e001      	b.n	8002ac8 <HAL_RCCEx_PeriphCLKConfig+0x914>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002ac4:	7dfb      	ldrb	r3, [r7, #23]
 8002ac6:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	681b      	ldr	r3, [r3, #0]
 8002acc:	f003 0320 	and.w	r3, r3, #32
 8002ad0:	2b00      	cmp	r3, #0
 8002ad2:	d044      	beq.n	8002b5e <HAL_RCCEx_PeriphCLKConfig+0x9aa>
  {
    switch(PeriphClkInit->Lptim1ClockSelection)
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8002ada:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8002ade:	d01b      	beq.n	8002b18 <HAL_RCCEx_PeriphCLKConfig+0x964>
 8002ae0:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8002ae4:	d805      	bhi.n	8002af2 <HAL_RCCEx_PeriphCLKConfig+0x93e>
 8002ae6:	2b00      	cmp	r3, #0
 8002ae8:	d022      	beq.n	8002b30 <HAL_RCCEx_PeriphCLKConfig+0x97c>
 8002aea:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8002aee:	d00a      	beq.n	8002b06 <HAL_RCCEx_PeriphCLKConfig+0x952>
 8002af0:	e01b      	b.n	8002b2a <HAL_RCCEx_PeriphCLKConfig+0x976>
 8002af2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002af6:	d01d      	beq.n	8002b34 <HAL_RCCEx_PeriphCLKConfig+0x980>
 8002af8:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002afc:	d01c      	beq.n	8002b38 <HAL_RCCEx_PeriphCLKConfig+0x984>
 8002afe:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8002b02:	d01b      	beq.n	8002b3c <HAL_RCCEx_PeriphCLKConfig+0x988>
 8002b04:	e011      	b.n	8002b2a <HAL_RCCEx_PeriphCLKConfig+0x976>
      /* LPTIM1 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	3304      	adds	r3, #4
 8002b0a:	2100      	movs	r1, #0
 8002b0c:	4618      	mov	r0, r3
 8002b0e:	f000 fd0b 	bl	8003528 <RCCEx_PLL2_Config>
 8002b12:	4603      	mov	r3, r0
 8002b14:	75fb      	strb	r3, [r7, #23]

      /* LPTIM1 clock source configuration done later after clock selection check */
      break;
 8002b16:	e012      	b.n	8002b3e <HAL_RCCEx_PeriphCLKConfig+0x98a>

    case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	3324      	adds	r3, #36	; 0x24
 8002b1c:	2102      	movs	r1, #2
 8002b1e:	4618      	mov	r0, r3
 8002b20:	f000 fdb4 	bl	800368c <RCCEx_PLL3_Config>
 8002b24:	4603      	mov	r3, r0
 8002b26:	75fb      	strb	r3, [r7, #23]

      /* LPTIM1 clock source configuration done later after clock selection check */
      break;
 8002b28:	e009      	b.n	8002b3e <HAL_RCCEx_PeriphCLKConfig+0x98a>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
      /* LPTIM1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8002b2a:	2301      	movs	r3, #1
 8002b2c:	75fb      	strb	r3, [r7, #23]
      break;
 8002b2e:	e006      	b.n	8002b3e <HAL_RCCEx_PeriphCLKConfig+0x98a>
      break;
 8002b30:	bf00      	nop
 8002b32:	e004      	b.n	8002b3e <HAL_RCCEx_PeriphCLKConfig+0x98a>
      break;
 8002b34:	bf00      	nop
 8002b36:	e002      	b.n	8002b3e <HAL_RCCEx_PeriphCLKConfig+0x98a>
      break;
 8002b38:	bf00      	nop
 8002b3a:	e000      	b.n	8002b3e <HAL_RCCEx_PeriphCLKConfig+0x98a>
      break;
 8002b3c:	bf00      	nop
    }

    if(ret == HAL_OK)
 8002b3e:	7dfb      	ldrb	r3, [r7, #23]
 8002b40:	2b00      	cmp	r3, #0
 8002b42:	d10a      	bne.n	8002b5a <HAL_RCCEx_PeriphCLKConfig+0x9a6>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8002b44:	4b8d      	ldr	r3, [pc, #564]	; (8002d7c <HAL_RCCEx_PeriphCLKConfig+0xbc8>)
 8002b46:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002b48:	f023 42e0 	bic.w	r2, r3, #1879048192	; 0x70000000
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8002b52:	498a      	ldr	r1, [pc, #552]	; (8002d7c <HAL_RCCEx_PeriphCLKConfig+0xbc8>)
 8002b54:	4313      	orrs	r3, r2
 8002b56:	654b      	str	r3, [r1, #84]	; 0x54
 8002b58:	e001      	b.n	8002b5e <HAL_RCCEx_PeriphCLKConfig+0x9aa>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002b5a:	7dfb      	ldrb	r3, [r7, #23]
 8002b5c:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	681b      	ldr	r3, [r3, #0]
 8002b62:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002b66:	2b00      	cmp	r3, #0
 8002b68:	d044      	beq.n	8002bf4 <HAL_RCCEx_PeriphCLKConfig+0xa40>
  {
    switch(PeriphClkInit->Lptim2ClockSelection)
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8002b70:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8002b74:	d01b      	beq.n	8002bae <HAL_RCCEx_PeriphCLKConfig+0x9fa>
 8002b76:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8002b7a:	d805      	bhi.n	8002b88 <HAL_RCCEx_PeriphCLKConfig+0x9d4>
 8002b7c:	2b00      	cmp	r3, #0
 8002b7e:	d022      	beq.n	8002bc6 <HAL_RCCEx_PeriphCLKConfig+0xa12>
 8002b80:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002b84:	d00a      	beq.n	8002b9c <HAL_RCCEx_PeriphCLKConfig+0x9e8>
 8002b86:	e01b      	b.n	8002bc0 <HAL_RCCEx_PeriphCLKConfig+0xa0c>
 8002b88:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002b8c:	d01d      	beq.n	8002bca <HAL_RCCEx_PeriphCLKConfig+0xa16>
 8002b8e:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 8002b92:	d01c      	beq.n	8002bce <HAL_RCCEx_PeriphCLKConfig+0xa1a>
 8002b94:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8002b98:	d01b      	beq.n	8002bd2 <HAL_RCCEx_PeriphCLKConfig+0xa1e>
 8002b9a:	e011      	b.n	8002bc0 <HAL_RCCEx_PeriphCLKConfig+0xa0c>
      /* LPTIM2 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	3304      	adds	r3, #4
 8002ba0:	2100      	movs	r1, #0
 8002ba2:	4618      	mov	r0, r3
 8002ba4:	f000 fcc0 	bl	8003528 <RCCEx_PLL2_Config>
 8002ba8:	4603      	mov	r3, r0
 8002baa:	75fb      	strb	r3, [r7, #23]

      /* LPTIM2 clock source configuration done later after clock selection check */
      break;
 8002bac:	e012      	b.n	8002bd4 <HAL_RCCEx_PeriphCLKConfig+0xa20>

    case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	3324      	adds	r3, #36	; 0x24
 8002bb2:	2102      	movs	r1, #2
 8002bb4:	4618      	mov	r0, r3
 8002bb6:	f000 fd69 	bl	800368c <RCCEx_PLL3_Config>
 8002bba:	4603      	mov	r3, r0
 8002bbc:	75fb      	strb	r3, [r7, #23]

      /* LPTIM2 clock source configuration done later after clock selection check */
      break;
 8002bbe:	e009      	b.n	8002bd4 <HAL_RCCEx_PeriphCLKConfig+0xa20>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
      /* LPTIM2 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8002bc0:	2301      	movs	r3, #1
 8002bc2:	75fb      	strb	r3, [r7, #23]
      break;
 8002bc4:	e006      	b.n	8002bd4 <HAL_RCCEx_PeriphCLKConfig+0xa20>
      break;
 8002bc6:	bf00      	nop
 8002bc8:	e004      	b.n	8002bd4 <HAL_RCCEx_PeriphCLKConfig+0xa20>
      break;
 8002bca:	bf00      	nop
 8002bcc:	e002      	b.n	8002bd4 <HAL_RCCEx_PeriphCLKConfig+0xa20>
      break;
 8002bce:	bf00      	nop
 8002bd0:	e000      	b.n	8002bd4 <HAL_RCCEx_PeriphCLKConfig+0xa20>
      break;
 8002bd2:	bf00      	nop
    }

    if(ret == HAL_OK)
 8002bd4:	7dfb      	ldrb	r3, [r7, #23]
 8002bd6:	2b00      	cmp	r3, #0
 8002bd8:	d10a      	bne.n	8002bf0 <HAL_RCCEx_PeriphCLKConfig+0xa3c>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8002bda:	4b68      	ldr	r3, [pc, #416]	; (8002d7c <HAL_RCCEx_PeriphCLKConfig+0xbc8>)
 8002bdc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002bde:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8002be8:	4964      	ldr	r1, [pc, #400]	; (8002d7c <HAL_RCCEx_PeriphCLKConfig+0xbc8>)
 8002bea:	4313      	orrs	r3, r2
 8002bec:	658b      	str	r3, [r1, #88]	; 0x58
 8002bee:	e001      	b.n	8002bf4 <HAL_RCCEx_PeriphCLKConfig+0xa40>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002bf0:	7dfb      	ldrb	r3, [r7, #23]
 8002bf2:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	681b      	ldr	r3, [r3, #0]
 8002bf8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002bfc:	2b00      	cmp	r3, #0
 8002bfe:	d044      	beq.n	8002c8a <HAL_RCCEx_PeriphCLKConfig+0xad6>
  {
    switch(PeriphClkInit->Lptim345ClockSelection)
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8002c06:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8002c0a:	d01b      	beq.n	8002c44 <HAL_RCCEx_PeriphCLKConfig+0xa90>
 8002c0c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8002c10:	d805      	bhi.n	8002c1e <HAL_RCCEx_PeriphCLKConfig+0xa6a>
 8002c12:	2b00      	cmp	r3, #0
 8002c14:	d022      	beq.n	8002c5c <HAL_RCCEx_PeriphCLKConfig+0xaa8>
 8002c16:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002c1a:	d00a      	beq.n	8002c32 <HAL_RCCEx_PeriphCLKConfig+0xa7e>
 8002c1c:	e01b      	b.n	8002c56 <HAL_RCCEx_PeriphCLKConfig+0xaa2>
 8002c1e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002c22:	d01d      	beq.n	8002c60 <HAL_RCCEx_PeriphCLKConfig+0xaac>
 8002c24:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 8002c28:	d01c      	beq.n	8002c64 <HAL_RCCEx_PeriphCLKConfig+0xab0>
 8002c2a:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 8002c2e:	d01b      	beq.n	8002c68 <HAL_RCCEx_PeriphCLKConfig+0xab4>
 8002c30:	e011      	b.n	8002c56 <HAL_RCCEx_PeriphCLKConfig+0xaa2>
    case RCC_LPTIM345CLKSOURCE_D3PCLK1:      /* D3PCLK1 as clock source for LPTIM3/4/5 */
      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	3304      	adds	r3, #4
 8002c36:	2100      	movs	r1, #0
 8002c38:	4618      	mov	r0, r3
 8002c3a:	f000 fc75 	bl	8003528 <RCCEx_PLL2_Config>
 8002c3e:	4603      	mov	r3, r0
 8002c40:	75fb      	strb	r3, [r7, #23]

      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;
 8002c42:	e012      	b.n	8002c6a <HAL_RCCEx_PeriphCLKConfig+0xab6>

    case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	3324      	adds	r3, #36	; 0x24
 8002c48:	2102      	movs	r1, #2
 8002c4a:	4618      	mov	r0, r3
 8002c4c:	f000 fd1e 	bl	800368c <RCCEx_PLL3_Config>
 8002c50:	4603      	mov	r3, r0
 8002c52:	75fb      	strb	r3, [r7, #23]

      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;
 8002c54:	e009      	b.n	8002c6a <HAL_RCCEx_PeriphCLKConfig+0xab6>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8002c56:	2301      	movs	r3, #1
 8002c58:	75fb      	strb	r3, [r7, #23]
      break;
 8002c5a:	e006      	b.n	8002c6a <HAL_RCCEx_PeriphCLKConfig+0xab6>
      break;
 8002c5c:	bf00      	nop
 8002c5e:	e004      	b.n	8002c6a <HAL_RCCEx_PeriphCLKConfig+0xab6>
      break;
 8002c60:	bf00      	nop
 8002c62:	e002      	b.n	8002c6a <HAL_RCCEx_PeriphCLKConfig+0xab6>
      break;
 8002c64:	bf00      	nop
 8002c66:	e000      	b.n	8002c6a <HAL_RCCEx_PeriphCLKConfig+0xab6>
      break;
 8002c68:	bf00      	nop
    }

    if(ret == HAL_OK)
 8002c6a:	7dfb      	ldrb	r3, [r7, #23]
 8002c6c:	2b00      	cmp	r3, #0
 8002c6e:	d10a      	bne.n	8002c86 <HAL_RCCEx_PeriphCLKConfig+0xad2>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 8002c70:	4b42      	ldr	r3, [pc, #264]	; (8002d7c <HAL_RCCEx_PeriphCLKConfig+0xbc8>)
 8002c72:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002c74:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8002c7e:	493f      	ldr	r1, [pc, #252]	; (8002d7c <HAL_RCCEx_PeriphCLKConfig+0xbc8>)
 8002c80:	4313      	orrs	r3, r2
 8002c82:	658b      	str	r3, [r1, #88]	; 0x58
 8002c84:	e001      	b.n	8002c8a <HAL_RCCEx_PeriphCLKConfig+0xad6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002c86:	7dfb      	ldrb	r3, [r7, #23]
 8002c88:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*------------------------------ I2C1/2/3 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	681b      	ldr	r3, [r3, #0]
 8002c8e:	f003 0308 	and.w	r3, r3, #8
 8002c92:	2b00      	cmp	r3, #0
 8002c94:	d01b      	beq.n	8002cce <HAL_RCCEx_PeriphCLKConfig+0xb1a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection )== RCC_I2C123CLKSOURCE_PLL3 )
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8002c9c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002ca0:	d10b      	bne.n	8002cba <HAL_RCCEx_PeriphCLKConfig+0xb06>
    {
        if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!= HAL_OK)
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	3324      	adds	r3, #36	; 0x24
 8002ca6:	2102      	movs	r1, #2
 8002ca8:	4618      	mov	r0, r3
 8002caa:	f000 fcef 	bl	800368c <RCCEx_PLL3_Config>
 8002cae:	4603      	mov	r3, r0
 8002cb0:	2b00      	cmp	r3, #0
 8002cb2:	d00c      	beq.n	8002cce <HAL_RCCEx_PeriphCLKConfig+0xb1a>
        {
          status = HAL_ERROR;
 8002cb4:	2301      	movs	r3, #1
 8002cb6:	75bb      	strb	r3, [r7, #22]
 8002cb8:	e009      	b.n	8002cce <HAL_RCCEx_PeriphCLKConfig+0xb1a>
        }
    }

    else
    {
      __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 8002cba:	4b30      	ldr	r3, [pc, #192]	; (8002d7c <HAL_RCCEx_PeriphCLKConfig+0xbc8>)
 8002cbc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002cbe:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8002cc8:	492c      	ldr	r1, [pc, #176]	; (8002d7c <HAL_RCCEx_PeriphCLKConfig+0xbc8>)
 8002cca:	4313      	orrs	r3, r2
 8002ccc:	654b      	str	r3, [r1, #84]	; 0x54
    }

  }

  /*------------------------------ I2C4 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	681b      	ldr	r3, [r3, #0]
 8002cd2:	f003 0310 	and.w	r3, r3, #16
 8002cd6:	2b00      	cmp	r3, #0
 8002cd8:	d01b      	beq.n	8002d12 <HAL_RCCEx_PeriphCLKConfig+0xb5e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3 )
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002ce0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002ce4:	d10b      	bne.n	8002cfe <HAL_RCCEx_PeriphCLKConfig+0xb4a>
    {
      if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!= HAL_OK)
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	3324      	adds	r3, #36	; 0x24
 8002cea:	2102      	movs	r1, #2
 8002cec:	4618      	mov	r0, r3
 8002cee:	f000 fccd 	bl	800368c <RCCEx_PLL3_Config>
 8002cf2:	4603      	mov	r3, r0
 8002cf4:	2b00      	cmp	r3, #0
 8002cf6:	d00c      	beq.n	8002d12 <HAL_RCCEx_PeriphCLKConfig+0xb5e>
      {
        status = HAL_ERROR;
 8002cf8:	2301      	movs	r3, #1
 8002cfa:	75bb      	strb	r3, [r7, #22]
 8002cfc:	e009      	b.n	8002d12 <HAL_RCCEx_PeriphCLKConfig+0xb5e>
      }
    }

    else
    {
      __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8002cfe:	4b1f      	ldr	r3, [pc, #124]	; (8002d7c <HAL_RCCEx_PeriphCLKConfig+0xbc8>)
 8002d00:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002d02:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002d0c:	491b      	ldr	r1, [pc, #108]	; (8002d7c <HAL_RCCEx_PeriphCLKConfig+0xbc8>)
 8002d0e:	4313      	orrs	r3, r2
 8002d10:	658b      	str	r3, [r1, #88]	; 0x58
    }
  }

  /*---------------------------- ADC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	681b      	ldr	r3, [r3, #0]
 8002d16:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002d1a:	2b00      	cmp	r3, #0
 8002d1c:	d032      	beq.n	8002d84 <HAL_RCCEx_PeriphCLKConfig+0xbd0>
  {
    switch(PeriphClkInit->AdcClockSelection)
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 8002d24:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002d28:	d00d      	beq.n	8002d46 <HAL_RCCEx_PeriphCLKConfig+0xb92>
 8002d2a:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8002d2e:	d016      	beq.n	8002d5e <HAL_RCCEx_PeriphCLKConfig+0xbaa>
 8002d30:	2b00      	cmp	r3, #0
 8002d32:	d111      	bne.n	8002d58 <HAL_RCCEx_PeriphCLKConfig+0xba4>
    {

    case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	3304      	adds	r3, #4
 8002d38:	2100      	movs	r1, #0
 8002d3a:	4618      	mov	r0, r3
 8002d3c:	f000 fbf4 	bl	8003528 <RCCEx_PLL2_Config>
 8002d40:	4603      	mov	r3, r0
 8002d42:	75fb      	strb	r3, [r7, #23]

      /* ADC clock source configuration done later after clock selection check */
      break;
 8002d44:	e00c      	b.n	8002d60 <HAL_RCCEx_PeriphCLKConfig+0xbac>

    case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	3324      	adds	r3, #36	; 0x24
 8002d4a:	2102      	movs	r1, #2
 8002d4c:	4618      	mov	r0, r3
 8002d4e:	f000 fc9d 	bl	800368c <RCCEx_PLL3_Config>
 8002d52:	4603      	mov	r3, r0
 8002d54:	75fb      	strb	r3, [r7, #23]

      /* ADC clock source configuration done later after clock selection check */
      break;
 8002d56:	e003      	b.n	8002d60 <HAL_RCCEx_PeriphCLKConfig+0xbac>
      /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
      /* ADC clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8002d58:	2301      	movs	r3, #1
 8002d5a:	75fb      	strb	r3, [r7, #23]
      break;
 8002d5c:	e000      	b.n	8002d60 <HAL_RCCEx_PeriphCLKConfig+0xbac>
      break;
 8002d5e:	bf00      	nop
    }

    if(ret == HAL_OK)
 8002d60:	7dfb      	ldrb	r3, [r7, #23]
 8002d62:	2b00      	cmp	r3, #0
 8002d64:	d10c      	bne.n	8002d80 <HAL_RCCEx_PeriphCLKConfig+0xbcc>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8002d66:	4b05      	ldr	r3, [pc, #20]	; (8002d7c <HAL_RCCEx_PeriphCLKConfig+0xbc8>)
 8002d68:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002d6a:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 8002d74:	4901      	ldr	r1, [pc, #4]	; (8002d7c <HAL_RCCEx_PeriphCLKConfig+0xbc8>)
 8002d76:	4313      	orrs	r3, r2
 8002d78:	658b      	str	r3, [r1, #88]	; 0x58
 8002d7a:	e003      	b.n	8002d84 <HAL_RCCEx_PeriphCLKConfig+0xbd0>
 8002d7c:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002d80:	7dfb      	ldrb	r3, [r7, #23]
 8002d82:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	681b      	ldr	r3, [r3, #0]
 8002d88:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002d8c:	2b00      	cmp	r3, #0
 8002d8e:	d02f      	beq.n	8002df0 <HAL_RCCEx_PeriphCLKConfig+0xc3c>
  {

    switch(PeriphClkInit->UsbClockSelection)
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002d96:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8002d9a:	d00c      	beq.n	8002db6 <HAL_RCCEx_PeriphCLKConfig+0xc02>
 8002d9c:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8002da0:	d015      	beq.n	8002dce <HAL_RCCEx_PeriphCLKConfig+0xc1a>
 8002da2:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8002da6:	d10f      	bne.n	8002dc8 <HAL_RCCEx_PeriphCLKConfig+0xc14>
    {
    case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
      /* Enable USB Clock output generated form System USB . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002da8:	4b79      	ldr	r3, [pc, #484]	; (8002f90 <HAL_RCCEx_PeriphCLKConfig+0xddc>)
 8002daa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002dac:	4a78      	ldr	r2, [pc, #480]	; (8002f90 <HAL_RCCEx_PeriphCLKConfig+0xddc>)
 8002dae:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002db2:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* USB clock source configuration done later after clock selection check */
      break;
 8002db4:	e00c      	b.n	8002dd0 <HAL_RCCEx_PeriphCLKConfig+0xc1c>

    case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	3324      	adds	r3, #36	; 0x24
 8002dba:	2101      	movs	r1, #1
 8002dbc:	4618      	mov	r0, r3
 8002dbe:	f000 fc65 	bl	800368c <RCCEx_PLL3_Config>
 8002dc2:	4603      	mov	r3, r0
 8002dc4:	75fb      	strb	r3, [r7, #23]

      /* USB clock source configuration done later after clock selection check */
      break;
 8002dc6:	e003      	b.n	8002dd0 <HAL_RCCEx_PeriphCLKConfig+0xc1c>
      /* HSI48 oscillator is used as source of USB clock */
      /* USB clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8002dc8:	2301      	movs	r3, #1
 8002dca:	75fb      	strb	r3, [r7, #23]
      break;
 8002dcc:	e000      	b.n	8002dd0 <HAL_RCCEx_PeriphCLKConfig+0xc1c>
      break;
 8002dce:	bf00      	nop
    }

    if(ret == HAL_OK)
 8002dd0:	7dfb      	ldrb	r3, [r7, #23]
 8002dd2:	2b00      	cmp	r3, #0
 8002dd4:	d10a      	bne.n	8002dec <HAL_RCCEx_PeriphCLKConfig+0xc38>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8002dd6:	4b6e      	ldr	r3, [pc, #440]	; (8002f90 <HAL_RCCEx_PeriphCLKConfig+0xddc>)
 8002dd8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002dda:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002de4:	496a      	ldr	r1, [pc, #424]	; (8002f90 <HAL_RCCEx_PeriphCLKConfig+0xddc>)
 8002de6:	4313      	orrs	r3, r2
 8002de8:	654b      	str	r3, [r1, #84]	; 0x54
 8002dea:	e001      	b.n	8002df0 <HAL_RCCEx_PeriphCLKConfig+0xc3c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002dec:	7dfb      	ldrb	r3, [r7, #23]
 8002dee:	75bb      	strb	r3, [r7, #22]
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	681b      	ldr	r3, [r3, #0]
 8002df4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002df8:	2b00      	cmp	r3, #0
 8002dfa:	d029      	beq.n	8002e50 <HAL_RCCEx_PeriphCLKConfig+0xc9c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch(PeriphClkInit->SdmmcClockSelection)
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002e00:	2b00      	cmp	r3, #0
 8002e02:	d003      	beq.n	8002e0c <HAL_RCCEx_PeriphCLKConfig+0xc58>
 8002e04:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002e08:	d007      	beq.n	8002e1a <HAL_RCCEx_PeriphCLKConfig+0xc66>
 8002e0a:	e00f      	b.n	8002e2c <HAL_RCCEx_PeriphCLKConfig+0xc78>
    {
    case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
      /* Enable SDMMC Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002e0c:	4b60      	ldr	r3, [pc, #384]	; (8002f90 <HAL_RCCEx_PeriphCLKConfig+0xddc>)
 8002e0e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002e10:	4a5f      	ldr	r2, [pc, #380]	; (8002f90 <HAL_RCCEx_PeriphCLKConfig+0xddc>)
 8002e12:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002e16:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SDMMC clock source configuration done later after clock selection check */
      break;
 8002e18:	e00b      	b.n	8002e32 <HAL_RCCEx_PeriphCLKConfig+0xc7e>

    case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	3304      	adds	r3, #4
 8002e1e:	2102      	movs	r1, #2
 8002e20:	4618      	mov	r0, r3
 8002e22:	f000 fb81 	bl	8003528 <RCCEx_PLL2_Config>
 8002e26:	4603      	mov	r3, r0
 8002e28:	75fb      	strb	r3, [r7, #23]

      /* SDMMC clock source configuration done later after clock selection check */
      break;
 8002e2a:	e002      	b.n	8002e32 <HAL_RCCEx_PeriphCLKConfig+0xc7e>

    default:
      ret = HAL_ERROR;
 8002e2c:	2301      	movs	r3, #1
 8002e2e:	75fb      	strb	r3, [r7, #23]
      break;
 8002e30:	bf00      	nop
    }

    if(ret == HAL_OK)
 8002e32:	7dfb      	ldrb	r3, [r7, #23]
 8002e34:	2b00      	cmp	r3, #0
 8002e36:	d109      	bne.n	8002e4c <HAL_RCCEx_PeriphCLKConfig+0xc98>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 8002e38:	4b55      	ldr	r3, [pc, #340]	; (8002f90 <HAL_RCCEx_PeriphCLKConfig+0xddc>)
 8002e3a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002e3c:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002e44:	4952      	ldr	r1, [pc, #328]	; (8002f90 <HAL_RCCEx_PeriphCLKConfig+0xddc>)
 8002e46:	4313      	orrs	r3, r2
 8002e48:	64cb      	str	r3, [r1, #76]	; 0x4c
 8002e4a:	e001      	b.n	8002e50 <HAL_RCCEx_PeriphCLKConfig+0xc9c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002e4c:	7dfb      	ldrb	r3, [r7, #23]
 8002e4e:	75bb      	strb	r3, [r7, #22]
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	681b      	ldr	r3, [r3, #0]
 8002e54:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8002e58:	2b00      	cmp	r3, #0
 8002e5a:	d00a      	beq.n	8002e72 <HAL_RCCEx_PeriphCLKConfig+0xcbe>
  {
    if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!=HAL_OK)
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	3324      	adds	r3, #36	; 0x24
 8002e60:	2102      	movs	r1, #2
 8002e62:	4618      	mov	r0, r3
 8002e64:	f000 fc12 	bl	800368c <RCCEx_PLL3_Config>
 8002e68:	4603      	mov	r3, r0
 8002e6a:	2b00      	cmp	r3, #0
 8002e6c:	d001      	beq.n	8002e72 <HAL_RCCEx_PeriphCLKConfig+0xcbe>
    {
      status=HAL_ERROR;
 8002e6e:	2301      	movs	r3, #1
 8002e70:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	681b      	ldr	r3, [r3, #0]
 8002e76:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002e7a:	2b00      	cmp	r3, #0
 8002e7c:	d02f      	beq.n	8002ede <HAL_RCCEx_PeriphCLKConfig+0xd2a>
  {

    switch(PeriphClkInit->RngClockSelection)
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8002e82:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002e86:	d00c      	beq.n	8002ea2 <HAL_RCCEx_PeriphCLKConfig+0xcee>
 8002e88:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002e8c:	d802      	bhi.n	8002e94 <HAL_RCCEx_PeriphCLKConfig+0xce0>
 8002e8e:	2b00      	cmp	r3, #0
 8002e90:	d011      	beq.n	8002eb6 <HAL_RCCEx_PeriphCLKConfig+0xd02>
 8002e92:	e00d      	b.n	8002eb0 <HAL_RCCEx_PeriphCLKConfig+0xcfc>
 8002e94:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002e98:	d00f      	beq.n	8002eba <HAL_RCCEx_PeriphCLKConfig+0xd06>
 8002e9a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8002e9e:	d00e      	beq.n	8002ebe <HAL_RCCEx_PeriphCLKConfig+0xd0a>
 8002ea0:	e006      	b.n	8002eb0 <HAL_RCCEx_PeriphCLKConfig+0xcfc>
    {
    case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
      /* Enable RNG Clock output generated form System RNG . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002ea2:	4b3b      	ldr	r3, [pc, #236]	; (8002f90 <HAL_RCCEx_PeriphCLKConfig+0xddc>)
 8002ea4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002ea6:	4a3a      	ldr	r2, [pc, #232]	; (8002f90 <HAL_RCCEx_PeriphCLKConfig+0xddc>)
 8002ea8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002eac:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* RNG clock source configuration done later after clock selection check */
      break;
 8002eae:	e007      	b.n	8002ec0 <HAL_RCCEx_PeriphCLKConfig+0xd0c>
      /* HSI48 oscillator is used as source of RNG clock */
      /* RNG clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8002eb0:	2301      	movs	r3, #1
 8002eb2:	75fb      	strb	r3, [r7, #23]
      break;
 8002eb4:	e004      	b.n	8002ec0 <HAL_RCCEx_PeriphCLKConfig+0xd0c>
      break;
 8002eb6:	bf00      	nop
 8002eb8:	e002      	b.n	8002ec0 <HAL_RCCEx_PeriphCLKConfig+0xd0c>
      break;
 8002eba:	bf00      	nop
 8002ebc:	e000      	b.n	8002ec0 <HAL_RCCEx_PeriphCLKConfig+0xd0c>
      break;
 8002ebe:	bf00      	nop
    }

    if(ret == HAL_OK)
 8002ec0:	7dfb      	ldrb	r3, [r7, #23]
 8002ec2:	2b00      	cmp	r3, #0
 8002ec4:	d109      	bne.n	8002eda <HAL_RCCEx_PeriphCLKConfig+0xd26>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8002ec6:	4b32      	ldr	r3, [pc, #200]	; (8002f90 <HAL_RCCEx_PeriphCLKConfig+0xddc>)
 8002ec8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002eca:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8002ed2:	492f      	ldr	r1, [pc, #188]	; (8002f90 <HAL_RCCEx_PeriphCLKConfig+0xddc>)
 8002ed4:	4313      	orrs	r3, r2
 8002ed6:	654b      	str	r3, [r1, #84]	; 0x54
 8002ed8:	e001      	b.n	8002ede <HAL_RCCEx_PeriphCLKConfig+0xd2a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002eda:	7dfb      	ldrb	r3, [r7, #23]
 8002edc:	75bb      	strb	r3, [r7, #22]
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	681b      	ldr	r3, [r3, #0]
 8002ee2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002ee6:	2b00      	cmp	r3, #0
 8002ee8:	d008      	beq.n	8002efc <HAL_RCCEx_PeriphCLKConfig+0xd48>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8002eea:	4b29      	ldr	r3, [pc, #164]	; (8002f90 <HAL_RCCEx_PeriphCLKConfig+0xddc>)
 8002eec:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002eee:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002ef6:	4926      	ldr	r1, [pc, #152]	; (8002f90 <HAL_RCCEx_PeriphCLKConfig+0xddc>)
 8002ef8:	4313      	orrs	r3, r2
 8002efa:	650b      	str	r3, [r1, #80]	; 0x50
  }

  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	681b      	ldr	r3, [r3, #0]
 8002f00:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002f04:	2b00      	cmp	r3, #0
 8002f06:	d009      	beq.n	8002f1c <HAL_RCCEx_PeriphCLKConfig+0xd68>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 8002f08:	4b21      	ldr	r3, [pc, #132]	; (8002f90 <HAL_RCCEx_PeriphCLKConfig+0xddc>)
 8002f0a:	691b      	ldr	r3, [r3, #16]
 8002f0c:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 8002f16:	491e      	ldr	r1, [pc, #120]	; (8002f90 <HAL_RCCEx_PeriphCLKConfig+0xddc>)
 8002f18:	4313      	orrs	r3, r2
 8002f1a:	610b      	str	r3, [r1, #16]
  }

  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	681b      	ldr	r3, [r3, #0]
 8002f20:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002f24:	2b00      	cmp	r3, #0
 8002f26:	d008      	beq.n	8002f3a <HAL_RCCEx_PeriphCLKConfig+0xd86>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8002f28:	4b19      	ldr	r3, [pc, #100]	; (8002f90 <HAL_RCCEx_PeriphCLKConfig+0xddc>)
 8002f2a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002f2c:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8002f34:	4916      	ldr	r1, [pc, #88]	; (8002f90 <HAL_RCCEx_PeriphCLKConfig+0xddc>)
 8002f36:	4313      	orrs	r3, r2
 8002f38:	650b      	str	r3, [r1, #80]	; 0x50
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	681b      	ldr	r3, [r3, #0]
 8002f3e:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8002f42:	2b00      	cmp	r3, #0
 8002f44:	d00d      	beq.n	8002f62 <HAL_RCCEx_PeriphCLKConfig+0xdae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8002f46:	4b12      	ldr	r3, [pc, #72]	; (8002f90 <HAL_RCCEx_PeriphCLKConfig+0xddc>)
 8002f48:	691b      	ldr	r3, [r3, #16]
 8002f4a:	4a11      	ldr	r2, [pc, #68]	; (8002f90 <HAL_RCCEx_PeriphCLKConfig+0xddc>)
 8002f4c:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8002f50:	6113      	str	r3, [r2, #16]
 8002f52:	4b0f      	ldr	r3, [pc, #60]	; (8002f90 <HAL_RCCEx_PeriphCLKConfig+0xddc>)
 8002f54:	691a      	ldr	r2, [r3, #16]
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	f8d3 30b8 	ldr.w	r3, [r3, #184]	; 0xb8
 8002f5c:	490c      	ldr	r1, [pc, #48]	; (8002f90 <HAL_RCCEx_PeriphCLKConfig+0xddc>)
 8002f5e:	4313      	orrs	r3, r2
 8002f60:	610b      	str	r3, [r1, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	681b      	ldr	r3, [r3, #0]
 8002f66:	2b00      	cmp	r3, #0
 8002f68:	da08      	bge.n	8002f7c <HAL_RCCEx_PeriphCLKConfig+0xdc8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 8002f6a:	4b09      	ldr	r3, [pc, #36]	; (8002f90 <HAL_RCCEx_PeriphCLKConfig+0xddc>)
 8002f6c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002f6e:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002f76:	4906      	ldr	r1, [pc, #24]	; (8002f90 <HAL_RCCEx_PeriphCLKConfig+0xddc>)
 8002f78:	4313      	orrs	r3, r2
 8002f7a:	64cb      	str	r3, [r1, #76]	; 0x4c
  }

  if (status == HAL_OK)
 8002f7c:	7dbb      	ldrb	r3, [r7, #22]
 8002f7e:	2b00      	cmp	r3, #0
 8002f80:	d101      	bne.n	8002f86 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
  {
    return HAL_OK;
 8002f82:	2300      	movs	r3, #0
 8002f84:	e000      	b.n	8002f88 <HAL_RCCEx_PeriphCLKConfig+0xdd4>
  }
  return HAL_ERROR;
 8002f86:	2301      	movs	r3, #1
}
 8002f88:	4618      	mov	r0, r3
 8002f8a:	3718      	adds	r7, #24
 8002f8c:	46bd      	mov	sp, r7
 8002f8e:	bd80      	pop	{r7, pc}
 8002f90:	58024400 	.word	0x58024400

08002f94 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 8002f94:	b580      	push	{r7, lr}
 8002f96:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE)>> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 8002f98:	f7ff f8c4 	bl	8002124 <HAL_RCC_GetHCLKFreq>
 8002f9c:	4601      	mov	r1, r0
 8002f9e:	4b06      	ldr	r3, [pc, #24]	; (8002fb8 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 8002fa0:	6a1b      	ldr	r3, [r3, #32]
 8002fa2:	091b      	lsrs	r3, r3, #4
 8002fa4:	f003 0307 	and.w	r3, r3, #7
 8002fa8:	4a04      	ldr	r2, [pc, #16]	; (8002fbc <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 8002faa:	5cd3      	ldrb	r3, [r2, r3]
 8002fac:	f003 031f 	and.w	r3, r3, #31
 8002fb0:	fa21 f303 	lsr.w	r3, r1, r3
}
 8002fb4:	4618      	mov	r0, r3
 8002fb6:	bd80      	pop	{r7, pc}
 8002fb8:	58024400 	.word	0x58024400
 8002fbc:	0800625c 	.word	0x0800625c

08002fc0 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef* PLL2_Clocks)
{
 8002fc0:	b480      	push	{r7}
 8002fc2:	b089      	sub	sp, #36	; 0x24
 8002fc4:	af00      	add	r7, sp, #0
 8002fc6:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8002fc8:	4b9d      	ldr	r3, [pc, #628]	; (8003240 <HAL_RCCEx_GetPLL2ClockFreq+0x280>)
 8002fca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002fcc:	f003 0303 	and.w	r3, r3, #3
 8002fd0:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2)>> 12)  ;
 8002fd2:	4b9b      	ldr	r3, [pc, #620]	; (8003240 <HAL_RCCEx_GetPLL2ClockFreq+0x280>)
 8002fd4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002fd6:	0b1b      	lsrs	r3, r3, #12
 8002fd8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8002fdc:	617b      	str	r3, [r7, #20]
  pll2fracen = RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN;
 8002fde:	4b98      	ldr	r3, [pc, #608]	; (8003240 <HAL_RCCEx_GetPLL2ClockFreq+0x280>)
 8002fe0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002fe2:	f003 0310 	and.w	r3, r3, #16
 8002fe6:	613b      	str	r3, [r7, #16]
  fracn2 =(float_t)(uint32_t)(pll2fracen* ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2)>> 3));
 8002fe8:	4b95      	ldr	r3, [pc, #596]	; (8003240 <HAL_RCCEx_GetPLL2ClockFreq+0x280>)
 8002fea:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002fec:	08db      	lsrs	r3, r3, #3
 8002fee:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8002ff2:	693a      	ldr	r2, [r7, #16]
 8002ff4:	fb02 f303 	mul.w	r3, r2, r3
 8002ff8:	ee07 3a90 	vmov	s15, r3
 8002ffc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003000:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 8003004:	697b      	ldr	r3, [r7, #20]
 8003006:	2b00      	cmp	r3, #0
 8003008:	f000 810a 	beq.w	8003220 <HAL_RCCEx_GetPLL2ClockFreq+0x260>
  {
    switch (pllsource)
 800300c:	69bb      	ldr	r3, [r7, #24]
 800300e:	2b01      	cmp	r3, #1
 8003010:	d05a      	beq.n	80030c8 <HAL_RCCEx_GetPLL2ClockFreq+0x108>
 8003012:	2b01      	cmp	r3, #1
 8003014:	d302      	bcc.n	800301c <HAL_RCCEx_GetPLL2ClockFreq+0x5c>
 8003016:	2b02      	cmp	r3, #2
 8003018:	d078      	beq.n	800310c <HAL_RCCEx_GetPLL2ClockFreq+0x14c>
 800301a:	e099      	b.n	8003150 <HAL_RCCEx_GetPLL2ClockFreq+0x190>
    {

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800301c:	4b88      	ldr	r3, [pc, #544]	; (8003240 <HAL_RCCEx_GetPLL2ClockFreq+0x280>)
 800301e:	681b      	ldr	r3, [r3, #0]
 8003020:	f003 0320 	and.w	r3, r3, #32
 8003024:	2b00      	cmp	r3, #0
 8003026:	d02d      	beq.n	8003084 <HAL_RCCEx_GetPLL2ClockFreq+0xc4>
      {
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8003028:	4b85      	ldr	r3, [pc, #532]	; (8003240 <HAL_RCCEx_GetPLL2ClockFreq+0x280>)
 800302a:	681b      	ldr	r3, [r3, #0]
 800302c:	08db      	lsrs	r3, r3, #3
 800302e:	f003 0303 	and.w	r3, r3, #3
 8003032:	4a84      	ldr	r2, [pc, #528]	; (8003244 <HAL_RCCEx_GetPLL2ClockFreq+0x284>)
 8003034:	fa22 f303 	lsr.w	r3, r2, r3
 8003038:	60bb      	str	r3, [r7, #8]
        pll2vco = ( (float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 800303a:	68bb      	ldr	r3, [r7, #8]
 800303c:	ee07 3a90 	vmov	s15, r3
 8003040:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003044:	697b      	ldr	r3, [r7, #20]
 8003046:	ee07 3a90 	vmov	s15, r3
 800304a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800304e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003052:	4b7b      	ldr	r3, [pc, #492]	; (8003240 <HAL_RCCEx_GetPLL2ClockFreq+0x280>)
 8003054:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003056:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800305a:	ee07 3a90 	vmov	s15, r3
 800305e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003062:	ed97 6a03 	vldr	s12, [r7, #12]
 8003066:	eddf 5a78 	vldr	s11, [pc, #480]	; 8003248 <HAL_RCCEx_GetPLL2ClockFreq+0x288>
 800306a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800306e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003072:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8003076:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800307a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800307e:	edc7 7a07 	vstr	s15, [r7, #28]
      }
      else
      {
        pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
      }
      break;
 8003082:	e087      	b.n	8003194 <HAL_RCCEx_GetPLL2ClockFreq+0x1d4>
        pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8003084:	697b      	ldr	r3, [r7, #20]
 8003086:	ee07 3a90 	vmov	s15, r3
 800308a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800308e:	eddf 6a6f 	vldr	s13, [pc, #444]	; 800324c <HAL_RCCEx_GetPLL2ClockFreq+0x28c>
 8003092:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003096:	4b6a      	ldr	r3, [pc, #424]	; (8003240 <HAL_RCCEx_GetPLL2ClockFreq+0x280>)
 8003098:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800309a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800309e:	ee07 3a90 	vmov	s15, r3
 80030a2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80030a6:	ed97 6a03 	vldr	s12, [r7, #12]
 80030aa:	eddf 5a67 	vldr	s11, [pc, #412]	; 8003248 <HAL_RCCEx_GetPLL2ClockFreq+0x288>
 80030ae:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80030b2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80030b6:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80030ba:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80030be:	ee67 7a27 	vmul.f32	s15, s14, s15
 80030c2:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 80030c6:	e065      	b.n	8003194 <HAL_RCCEx_GetPLL2ClockFreq+0x1d4>

    case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
      pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 80030c8:	697b      	ldr	r3, [r7, #20]
 80030ca:	ee07 3a90 	vmov	s15, r3
 80030ce:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80030d2:	eddf 6a5f 	vldr	s13, [pc, #380]	; 8003250 <HAL_RCCEx_GetPLL2ClockFreq+0x290>
 80030d6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80030da:	4b59      	ldr	r3, [pc, #356]	; (8003240 <HAL_RCCEx_GetPLL2ClockFreq+0x280>)
 80030dc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80030de:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80030e2:	ee07 3a90 	vmov	s15, r3
 80030e6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80030ea:	ed97 6a03 	vldr	s12, [r7, #12]
 80030ee:	eddf 5a56 	vldr	s11, [pc, #344]	; 8003248 <HAL_RCCEx_GetPLL2ClockFreq+0x288>
 80030f2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80030f6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80030fa:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80030fe:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003102:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003106:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800310a:	e043      	b.n	8003194 <HAL_RCCEx_GetPLL2ClockFreq+0x1d4>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 800310c:	697b      	ldr	r3, [r7, #20]
 800310e:	ee07 3a90 	vmov	s15, r3
 8003112:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003116:	eddf 6a4f 	vldr	s13, [pc, #316]	; 8003254 <HAL_RCCEx_GetPLL2ClockFreq+0x294>
 800311a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800311e:	4b48      	ldr	r3, [pc, #288]	; (8003240 <HAL_RCCEx_GetPLL2ClockFreq+0x280>)
 8003120:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003122:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003126:	ee07 3a90 	vmov	s15, r3
 800312a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800312e:	ed97 6a03 	vldr	s12, [r7, #12]
 8003132:	eddf 5a45 	vldr	s11, [pc, #276]	; 8003248 <HAL_RCCEx_GetPLL2ClockFreq+0x288>
 8003136:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800313a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800313e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8003142:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003146:	ee67 7a27 	vmul.f32	s15, s14, s15
 800314a:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800314e:	e021      	b.n	8003194 <HAL_RCCEx_GetPLL2ClockFreq+0x1d4>

    default:
      pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8003150:	697b      	ldr	r3, [r7, #20]
 8003152:	ee07 3a90 	vmov	s15, r3
 8003156:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800315a:	eddf 6a3d 	vldr	s13, [pc, #244]	; 8003250 <HAL_RCCEx_GetPLL2ClockFreq+0x290>
 800315e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003162:	4b37      	ldr	r3, [pc, #220]	; (8003240 <HAL_RCCEx_GetPLL2ClockFreq+0x280>)
 8003164:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003166:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800316a:	ee07 3a90 	vmov	s15, r3
 800316e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003172:	ed97 6a03 	vldr	s12, [r7, #12]
 8003176:	eddf 5a34 	vldr	s11, [pc, #208]	; 8003248 <HAL_RCCEx_GetPLL2ClockFreq+0x288>
 800317a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800317e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003182:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8003186:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800318a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800318e:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8003192:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >>9)  + (float_t)1 )) ;
 8003194:	4b2a      	ldr	r3, [pc, #168]	; (8003240 <HAL_RCCEx_GetPLL2ClockFreq+0x280>)
 8003196:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003198:	0a5b      	lsrs	r3, r3, #9
 800319a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800319e:	ee07 3a90 	vmov	s15, r3
 80031a2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80031a6:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80031aa:	ee37 7a87 	vadd.f32	s14, s15, s14
 80031ae:	edd7 6a07 	vldr	s13, [r7, #28]
 80031b2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80031b6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80031ba:	ee17 2a90 	vmov	r2, s15
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >>16) + (float_t)1 )) ;
 80031c2:	4b1f      	ldr	r3, [pc, #124]	; (8003240 <HAL_RCCEx_GetPLL2ClockFreq+0x280>)
 80031c4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80031c6:	0c1b      	lsrs	r3, r3, #16
 80031c8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80031cc:	ee07 3a90 	vmov	s15, r3
 80031d0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80031d4:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80031d8:	ee37 7a87 	vadd.f32	s14, s15, s14
 80031dc:	edd7 6a07 	vldr	s13, [r7, #28]
 80031e0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80031e4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80031e8:	ee17 2a90 	vmov	r2, s15
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >>24) + (float_t)1 )) ;
 80031f0:	4b13      	ldr	r3, [pc, #76]	; (8003240 <HAL_RCCEx_GetPLL2ClockFreq+0x280>)
 80031f2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80031f4:	0e1b      	lsrs	r3, r3, #24
 80031f6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80031fa:	ee07 3a90 	vmov	s15, r3
 80031fe:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003202:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8003206:	ee37 7a87 	vadd.f32	s14, s15, s14
 800320a:	edd7 6a07 	vldr	s13, [r7, #28]
 800320e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003212:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003216:	ee17 2a90 	vmov	r2, s15
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 800321e:	e008      	b.n	8003232 <HAL_RCCEx_GetPLL2ClockFreq+0x272>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	2200      	movs	r2, #0
 8003224:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	2200      	movs	r2, #0
 800322a:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	2200      	movs	r2, #0
 8003230:	609a      	str	r2, [r3, #8]
}
 8003232:	bf00      	nop
 8003234:	3724      	adds	r7, #36	; 0x24
 8003236:	46bd      	mov	sp, r7
 8003238:	f85d 7b04 	ldr.w	r7, [sp], #4
 800323c:	4770      	bx	lr
 800323e:	bf00      	nop
 8003240:	58024400 	.word	0x58024400
 8003244:	03d09000 	.word	0x03d09000
 8003248:	46000000 	.word	0x46000000
 800324c:	4c742400 	.word	0x4c742400
 8003250:	4a742400 	.word	0x4a742400
 8003254:	4bbebc20 	.word	0x4bbebc20

08003258 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef* PLL3_Clocks)
{
 8003258:	b480      	push	{r7}
 800325a:	b089      	sub	sp, #36	; 0x24
 800325c:	af00      	add	r7, sp, #0
 800325e:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8003260:	4b9d      	ldr	r3, [pc, #628]	; (80034d8 <HAL_RCCEx_GetPLL3ClockFreq+0x280>)
 8003262:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003264:	f003 0303 	and.w	r3, r3, #3
 8003268:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3)>> 20)  ;
 800326a:	4b9b      	ldr	r3, [pc, #620]	; (80034d8 <HAL_RCCEx_GetPLL3ClockFreq+0x280>)
 800326c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800326e:	0d1b      	lsrs	r3, r3, #20
 8003270:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003274:	617b      	str	r3, [r7, #20]
  pll3fracen = RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN;
 8003276:	4b98      	ldr	r3, [pc, #608]	; (80034d8 <HAL_RCCEx_GetPLL3ClockFreq+0x280>)
 8003278:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800327a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800327e:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen* ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3)>> 3));
 8003280:	4b95      	ldr	r3, [pc, #596]	; (80034d8 <HAL_RCCEx_GetPLL3ClockFreq+0x280>)
 8003282:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003284:	08db      	lsrs	r3, r3, #3
 8003286:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800328a:	693a      	ldr	r2, [r7, #16]
 800328c:	fb02 f303 	mul.w	r3, r2, r3
 8003290:	ee07 3a90 	vmov	s15, r3
 8003294:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003298:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 800329c:	697b      	ldr	r3, [r7, #20]
 800329e:	2b00      	cmp	r3, #0
 80032a0:	f000 810a 	beq.w	80034b8 <HAL_RCCEx_GetPLL3ClockFreq+0x260>
  {
    switch (pllsource)
 80032a4:	69bb      	ldr	r3, [r7, #24]
 80032a6:	2b01      	cmp	r3, #1
 80032a8:	d05a      	beq.n	8003360 <HAL_RCCEx_GetPLL3ClockFreq+0x108>
 80032aa:	2b01      	cmp	r3, #1
 80032ac:	d302      	bcc.n	80032b4 <HAL_RCCEx_GetPLL3ClockFreq+0x5c>
 80032ae:	2b02      	cmp	r3, #2
 80032b0:	d078      	beq.n	80033a4 <HAL_RCCEx_GetPLL3ClockFreq+0x14c>
 80032b2:	e099      	b.n	80033e8 <HAL_RCCEx_GetPLL3ClockFreq+0x190>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80032b4:	4b88      	ldr	r3, [pc, #544]	; (80034d8 <HAL_RCCEx_GetPLL3ClockFreq+0x280>)
 80032b6:	681b      	ldr	r3, [r3, #0]
 80032b8:	f003 0320 	and.w	r3, r3, #32
 80032bc:	2b00      	cmp	r3, #0
 80032be:	d02d      	beq.n	800331c <HAL_RCCEx_GetPLL3ClockFreq+0xc4>
      {
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 80032c0:	4b85      	ldr	r3, [pc, #532]	; (80034d8 <HAL_RCCEx_GetPLL3ClockFreq+0x280>)
 80032c2:	681b      	ldr	r3, [r3, #0]
 80032c4:	08db      	lsrs	r3, r3, #3
 80032c6:	f003 0303 	and.w	r3, r3, #3
 80032ca:	4a84      	ldr	r2, [pc, #528]	; (80034dc <HAL_RCCEx_GetPLL3ClockFreq+0x284>)
 80032cc:	fa22 f303 	lsr.w	r3, r2, r3
 80032d0:	60bb      	str	r3, [r7, #8]
        pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 80032d2:	68bb      	ldr	r3, [r7, #8]
 80032d4:	ee07 3a90 	vmov	s15, r3
 80032d8:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80032dc:	697b      	ldr	r3, [r7, #20]
 80032de:	ee07 3a90 	vmov	s15, r3
 80032e2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80032e6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80032ea:	4b7b      	ldr	r3, [pc, #492]	; (80034d8 <HAL_RCCEx_GetPLL3ClockFreq+0x280>)
 80032ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80032ee:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80032f2:	ee07 3a90 	vmov	s15, r3
 80032f6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80032fa:	ed97 6a03 	vldr	s12, [r7, #12]
 80032fe:	eddf 5a78 	vldr	s11, [pc, #480]	; 80034e0 <HAL_RCCEx_GetPLL3ClockFreq+0x288>
 8003302:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003306:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800330a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800330e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003312:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003316:	edc7 7a07 	vstr	s15, [r7, #28]
      }
      else
      {
        pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
      }
      break;
 800331a:	e087      	b.n	800342c <HAL_RCCEx_GetPLL3ClockFreq+0x1d4>
        pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 800331c:	697b      	ldr	r3, [r7, #20]
 800331e:	ee07 3a90 	vmov	s15, r3
 8003322:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003326:	eddf 6a6f 	vldr	s13, [pc, #444]	; 80034e4 <HAL_RCCEx_GetPLL3ClockFreq+0x28c>
 800332a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800332e:	4b6a      	ldr	r3, [pc, #424]	; (80034d8 <HAL_RCCEx_GetPLL3ClockFreq+0x280>)
 8003330:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003332:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003336:	ee07 3a90 	vmov	s15, r3
 800333a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800333e:	ed97 6a03 	vldr	s12, [r7, #12]
 8003342:	eddf 5a67 	vldr	s11, [pc, #412]	; 80034e0 <HAL_RCCEx_GetPLL3ClockFreq+0x288>
 8003346:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800334a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800334e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8003352:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003356:	ee67 7a27 	vmul.f32	s15, s14, s15
 800335a:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800335e:	e065      	b.n	800342c <HAL_RCCEx_GetPLL3ClockFreq+0x1d4>
    case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
      pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8003360:	697b      	ldr	r3, [r7, #20]
 8003362:	ee07 3a90 	vmov	s15, r3
 8003366:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800336a:	eddf 6a5f 	vldr	s13, [pc, #380]	; 80034e8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>
 800336e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003372:	4b59      	ldr	r3, [pc, #356]	; (80034d8 <HAL_RCCEx_GetPLL3ClockFreq+0x280>)
 8003374:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003376:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800337a:	ee07 3a90 	vmov	s15, r3
 800337e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003382:	ed97 6a03 	vldr	s12, [r7, #12]
 8003386:	eddf 5a56 	vldr	s11, [pc, #344]	; 80034e0 <HAL_RCCEx_GetPLL3ClockFreq+0x288>
 800338a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800338e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003392:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8003396:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800339a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800339e:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 80033a2:	e043      	b.n	800342c <HAL_RCCEx_GetPLL3ClockFreq+0x1d4>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 80033a4:	697b      	ldr	r3, [r7, #20]
 80033a6:	ee07 3a90 	vmov	s15, r3
 80033aa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80033ae:	eddf 6a4f 	vldr	s13, [pc, #316]	; 80034ec <HAL_RCCEx_GetPLL3ClockFreq+0x294>
 80033b2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80033b6:	4b48      	ldr	r3, [pc, #288]	; (80034d8 <HAL_RCCEx_GetPLL3ClockFreq+0x280>)
 80033b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033ba:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80033be:	ee07 3a90 	vmov	s15, r3
 80033c2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80033c6:	ed97 6a03 	vldr	s12, [r7, #12]
 80033ca:	eddf 5a45 	vldr	s11, [pc, #276]	; 80034e0 <HAL_RCCEx_GetPLL3ClockFreq+0x288>
 80033ce:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80033d2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80033d6:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80033da:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80033de:	ee67 7a27 	vmul.f32	s15, s14, s15
 80033e2:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 80033e6:	e021      	b.n	800342c <HAL_RCCEx_GetPLL3ClockFreq+0x1d4>

    default:
      pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 80033e8:	697b      	ldr	r3, [r7, #20]
 80033ea:	ee07 3a90 	vmov	s15, r3
 80033ee:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80033f2:	eddf 6a3d 	vldr	s13, [pc, #244]	; 80034e8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>
 80033f6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80033fa:	4b37      	ldr	r3, [pc, #220]	; (80034d8 <HAL_RCCEx_GetPLL3ClockFreq+0x280>)
 80033fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033fe:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003402:	ee07 3a90 	vmov	s15, r3
 8003406:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800340a:	ed97 6a03 	vldr	s12, [r7, #12]
 800340e:	eddf 5a34 	vldr	s11, [pc, #208]	; 80034e0 <HAL_RCCEx_GetPLL3ClockFreq+0x288>
 8003412:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003416:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800341a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800341e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003422:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003426:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800342a:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >>9)  + (float_t)1 )) ;
 800342c:	4b2a      	ldr	r3, [pc, #168]	; (80034d8 <HAL_RCCEx_GetPLL3ClockFreq+0x280>)
 800342e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003430:	0a5b      	lsrs	r3, r3, #9
 8003432:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003436:	ee07 3a90 	vmov	s15, r3
 800343a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800343e:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8003442:	ee37 7a87 	vadd.f32	s14, s15, s14
 8003446:	edd7 6a07 	vldr	s13, [r7, #28]
 800344a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800344e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003452:	ee17 2a90 	vmov	r2, s15
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >>16) + (float_t)1 )) ;
 800345a:	4b1f      	ldr	r3, [pc, #124]	; (80034d8 <HAL_RCCEx_GetPLL3ClockFreq+0x280>)
 800345c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800345e:	0c1b      	lsrs	r3, r3, #16
 8003460:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003464:	ee07 3a90 	vmov	s15, r3
 8003468:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800346c:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8003470:	ee37 7a87 	vadd.f32	s14, s15, s14
 8003474:	edd7 6a07 	vldr	s13, [r7, #28]
 8003478:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800347c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003480:	ee17 2a90 	vmov	r2, s15
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >>24) + (float_t)1 )) ;
 8003488:	4b13      	ldr	r3, [pc, #76]	; (80034d8 <HAL_RCCEx_GetPLL3ClockFreq+0x280>)
 800348a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800348c:	0e1b      	lsrs	r3, r3, #24
 800348e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003492:	ee07 3a90 	vmov	s15, r3
 8003496:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800349a:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800349e:	ee37 7a87 	vadd.f32	s14, s15, s14
 80034a2:	edd7 6a07 	vldr	s13, [r7, #28]
 80034a6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80034aa:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80034ae:	ee17 2a90 	vmov	r2, s15
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 80034b6:	e008      	b.n	80034ca <HAL_RCCEx_GetPLL3ClockFreq+0x272>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	2200      	movs	r2, #0
 80034bc:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	2200      	movs	r2, #0
 80034c2:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	2200      	movs	r2, #0
 80034c8:	609a      	str	r2, [r3, #8]
}
 80034ca:	bf00      	nop
 80034cc:	3724      	adds	r7, #36	; 0x24
 80034ce:	46bd      	mov	sp, r7
 80034d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034d4:	4770      	bx	lr
 80034d6:	bf00      	nop
 80034d8:	58024400 	.word	0x58024400
 80034dc:	03d09000 	.word	0x03d09000
 80034e0:	46000000 	.word	0x46000000
 80034e4:	4c742400 	.word	0x4c742400
 80034e8:	4a742400 	.word	0x4a742400
 80034ec:	4bbebc20 	.word	0x4bbebc20

080034f0 <HAL_RCCEx_GetD1SysClockFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCCEx_GetD1SysClockFreq(void)
{
 80034f0:	b580      	push	{r7, lr}
 80034f2:	af00      	add	r7, sp, #0
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 80034f4:	f7fe fca4 	bl	8001e40 <HAL_RCC_GetSysClockFreq>
 80034f8:	4601      	mov	r1, r0
 80034fa:	4b08      	ldr	r3, [pc, #32]	; (800351c <HAL_RCCEx_GetD1SysClockFreq+0x2c>)
 80034fc:	699b      	ldr	r3, [r3, #24]
 80034fe:	0a1b      	lsrs	r3, r3, #8
 8003500:	f003 030f 	and.w	r3, r3, #15
 8003504:	4a06      	ldr	r2, [pc, #24]	; (8003520 <HAL_RCCEx_GetD1SysClockFreq+0x30>)
 8003506:	5cd3      	ldrb	r3, [r2, r3]
 8003508:	f003 031f 	and.w	r3, r3, #31
 800350c:	fa21 f303 	lsr.w	r3, r1, r3
 8003510:	4a04      	ldr	r2, [pc, #16]	; (8003524 <HAL_RCCEx_GetD1SysClockFreq+0x34>)
 8003512:	6013      	str	r3, [r2, #0]
  return SystemCoreClock;
 8003514:	4b03      	ldr	r3, [pc, #12]	; (8003524 <HAL_RCCEx_GetD1SysClockFreq+0x34>)
 8003516:	681b      	ldr	r3, [r3, #0]
}
 8003518:	4618      	mov	r0, r3
 800351a:	bd80      	pop	{r7, pc}
 800351c:	58024400 	.word	0x58024400
 8003520:	0800625c 	.word	0x0800625c
 8003524:	24000000 	.word	0x24000000

08003528 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 8003528:	b580      	push	{r7, lr}
 800352a:	b084      	sub	sp, #16
 800352c:	af00      	add	r7, sp, #0
 800352e:	6078      	str	r0, [r7, #4]
 8003530:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8003532:	2300      	movs	r3, #0
 8003534:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8003536:	4b53      	ldr	r3, [pc, #332]	; (8003684 <RCCEx_PLL2_Config+0x15c>)
 8003538:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800353a:	f003 0303 	and.w	r3, r3, #3
 800353e:	2b03      	cmp	r3, #3
 8003540:	d101      	bne.n	8003546 <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 8003542:	2301      	movs	r3, #1
 8003544:	e099      	b.n	800367a <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 8003546:	4b4f      	ldr	r3, [pc, #316]	; (8003684 <RCCEx_PLL2_Config+0x15c>)
 8003548:	681b      	ldr	r3, [r3, #0]
 800354a:	4a4e      	ldr	r2, [pc, #312]	; (8003684 <RCCEx_PLL2_Config+0x15c>)
 800354c:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8003550:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003552:	f7fd fbdf 	bl	8000d14 <HAL_GetTick>
 8003556:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8003558:	e008      	b.n	800356c <RCCEx_PLL2_Config+0x44>
    {
      if( (HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 800355a:	f7fd fbdb 	bl	8000d14 <HAL_GetTick>
 800355e:	4602      	mov	r2, r0
 8003560:	68bb      	ldr	r3, [r7, #8]
 8003562:	1ad3      	subs	r3, r2, r3
 8003564:	2b02      	cmp	r3, #2
 8003566:	d901      	bls.n	800356c <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 8003568:	2303      	movs	r3, #3
 800356a:	e086      	b.n	800367a <RCCEx_PLL2_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800356c:	4b45      	ldr	r3, [pc, #276]	; (8003684 <RCCEx_PLL2_Config+0x15c>)
 800356e:	681b      	ldr	r3, [r3, #0]
 8003570:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003574:	2b00      	cmp	r3, #0
 8003576:	d1f0      	bne.n	800355a <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 8003578:	4b42      	ldr	r3, [pc, #264]	; (8003684 <RCCEx_PLL2_Config+0x15c>)
 800357a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800357c:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	681b      	ldr	r3, [r3, #0]
 8003584:	031b      	lsls	r3, r3, #12
 8003586:	493f      	ldr	r1, [pc, #252]	; (8003684 <RCCEx_PLL2_Config+0x15c>)
 8003588:	4313      	orrs	r3, r2
 800358a:	628b      	str	r3, [r1, #40]	; 0x28
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	685b      	ldr	r3, [r3, #4]
 8003590:	3b01      	subs	r3, #1
 8003592:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	689b      	ldr	r3, [r3, #8]
 800359a:	3b01      	subs	r3, #1
 800359c:	025b      	lsls	r3, r3, #9
 800359e:	b29b      	uxth	r3, r3
 80035a0:	431a      	orrs	r2, r3
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	68db      	ldr	r3, [r3, #12]
 80035a6:	3b01      	subs	r3, #1
 80035a8:	041b      	lsls	r3, r3, #16
 80035aa:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 80035ae:	431a      	orrs	r2, r3
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	691b      	ldr	r3, [r3, #16]
 80035b4:	3b01      	subs	r3, #1
 80035b6:	061b      	lsls	r3, r3, #24
 80035b8:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 80035bc:	4931      	ldr	r1, [pc, #196]	; (8003684 <RCCEx_PLL2_Config+0x15c>)
 80035be:	4313      	orrs	r3, r2
 80035c0:	638b      	str	r3, [r1, #56]	; 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 80035c2:	4b30      	ldr	r3, [pc, #192]	; (8003684 <RCCEx_PLL2_Config+0x15c>)
 80035c4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80035c6:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	695b      	ldr	r3, [r3, #20]
 80035ce:	492d      	ldr	r1, [pc, #180]	; (8003684 <RCCEx_PLL2_Config+0x15c>)
 80035d0:	4313      	orrs	r3, r2
 80035d2:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 80035d4:	4b2b      	ldr	r3, [pc, #172]	; (8003684 <RCCEx_PLL2_Config+0x15c>)
 80035d6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80035d8:	f023 0220 	bic.w	r2, r3, #32
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	699b      	ldr	r3, [r3, #24]
 80035e0:	4928      	ldr	r1, [pc, #160]	; (8003684 <RCCEx_PLL2_Config+0x15c>)
 80035e2:	4313      	orrs	r3, r2
 80035e4:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 80035e6:	4b27      	ldr	r3, [pc, #156]	; (8003684 <RCCEx_PLL2_Config+0x15c>)
 80035e8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80035ea:	4a26      	ldr	r2, [pc, #152]	; (8003684 <RCCEx_PLL2_Config+0x15c>)
 80035ec:	f023 0310 	bic.w	r3, r3, #16
 80035f0:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 80035f2:	4b24      	ldr	r3, [pc, #144]	; (8003684 <RCCEx_PLL2_Config+0x15c>)
 80035f4:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80035f6:	4b24      	ldr	r3, [pc, #144]	; (8003688 <RCCEx_PLL2_Config+0x160>)
 80035f8:	4013      	ands	r3, r2
 80035fa:	687a      	ldr	r2, [r7, #4]
 80035fc:	69d2      	ldr	r2, [r2, #28]
 80035fe:	00d2      	lsls	r2, r2, #3
 8003600:	4920      	ldr	r1, [pc, #128]	; (8003684 <RCCEx_PLL2_Config+0x15c>)
 8003602:	4313      	orrs	r3, r2
 8003604:	63cb      	str	r3, [r1, #60]	; 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 8003606:	4b1f      	ldr	r3, [pc, #124]	; (8003684 <RCCEx_PLL2_Config+0x15c>)
 8003608:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800360a:	4a1e      	ldr	r2, [pc, #120]	; (8003684 <RCCEx_PLL2_Config+0x15c>)
 800360c:	f043 0310 	orr.w	r3, r3, #16
 8003610:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL2 clock output */
    if(Divider == DIVIDER_P_UPDATE)
 8003612:	683b      	ldr	r3, [r7, #0]
 8003614:	2b00      	cmp	r3, #0
 8003616:	d106      	bne.n	8003626 <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8003618:	4b1a      	ldr	r3, [pc, #104]	; (8003684 <RCCEx_PLL2_Config+0x15c>)
 800361a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800361c:	4a19      	ldr	r2, [pc, #100]	; (8003684 <RCCEx_PLL2_Config+0x15c>)
 800361e:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8003622:	62d3      	str	r3, [r2, #44]	; 0x2c
 8003624:	e00f      	b.n	8003646 <RCCEx_PLL2_Config+0x11e>
    }
    else if(Divider == DIVIDER_Q_UPDATE)
 8003626:	683b      	ldr	r3, [r7, #0]
 8003628:	2b01      	cmp	r3, #1
 800362a:	d106      	bne.n	800363a <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 800362c:	4b15      	ldr	r3, [pc, #84]	; (8003684 <RCCEx_PLL2_Config+0x15c>)
 800362e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003630:	4a14      	ldr	r2, [pc, #80]	; (8003684 <RCCEx_PLL2_Config+0x15c>)
 8003632:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003636:	62d3      	str	r3, [r2, #44]	; 0x2c
 8003638:	e005      	b.n	8003646 <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 800363a:	4b12      	ldr	r3, [pc, #72]	; (8003684 <RCCEx_PLL2_Config+0x15c>)
 800363c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800363e:	4a11      	ldr	r2, [pc, #68]	; (8003684 <RCCEx_PLL2_Config+0x15c>)
 8003640:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8003644:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 8003646:	4b0f      	ldr	r3, [pc, #60]	; (8003684 <RCCEx_PLL2_Config+0x15c>)
 8003648:	681b      	ldr	r3, [r3, #0]
 800364a:	4a0e      	ldr	r2, [pc, #56]	; (8003684 <RCCEx_PLL2_Config+0x15c>)
 800364c:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8003650:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003652:	f7fd fb5f 	bl	8000d14 <HAL_GetTick>
 8003656:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8003658:	e008      	b.n	800366c <RCCEx_PLL2_Config+0x144>
    {
      if( (HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 800365a:	f7fd fb5b 	bl	8000d14 <HAL_GetTick>
 800365e:	4602      	mov	r2, r0
 8003660:	68bb      	ldr	r3, [r7, #8]
 8003662:	1ad3      	subs	r3, r2, r3
 8003664:	2b02      	cmp	r3, #2
 8003666:	d901      	bls.n	800366c <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 8003668:	2303      	movs	r3, #3
 800366a:	e006      	b.n	800367a <RCCEx_PLL2_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800366c:	4b05      	ldr	r3, [pc, #20]	; (8003684 <RCCEx_PLL2_Config+0x15c>)
 800366e:	681b      	ldr	r3, [r3, #0]
 8003670:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003674:	2b00      	cmp	r3, #0
 8003676:	d0f0      	beq.n	800365a <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 8003678:	7bfb      	ldrb	r3, [r7, #15]
}
 800367a:	4618      	mov	r0, r3
 800367c:	3710      	adds	r7, #16
 800367e:	46bd      	mov	sp, r7
 8003680:	bd80      	pop	{r7, pc}
 8003682:	bf00      	nop
 8003684:	58024400 	.word	0x58024400
 8003688:	ffff0007 	.word	0xffff0007

0800368c <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 800368c:	b580      	push	{r7, lr}
 800368e:	b084      	sub	sp, #16
 8003690:	af00      	add	r7, sp, #0
 8003692:	6078      	str	r0, [r7, #4]
 8003694:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8003696:	2300      	movs	r3, #0
 8003698:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800369a:	4b53      	ldr	r3, [pc, #332]	; (80037e8 <RCCEx_PLL3_Config+0x15c>)
 800369c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800369e:	f003 0303 	and.w	r3, r3, #3
 80036a2:	2b03      	cmp	r3, #3
 80036a4:	d101      	bne.n	80036aa <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 80036a6:	2301      	movs	r3, #1
 80036a8:	e099      	b.n	80037de <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 80036aa:	4b4f      	ldr	r3, [pc, #316]	; (80037e8 <RCCEx_PLL3_Config+0x15c>)
 80036ac:	681b      	ldr	r3, [r3, #0]
 80036ae:	4a4e      	ldr	r2, [pc, #312]	; (80037e8 <RCCEx_PLL3_Config+0x15c>)
 80036b0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80036b4:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80036b6:	f7fd fb2d 	bl	8000d14 <HAL_GetTick>
 80036ba:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 80036bc:	e008      	b.n	80036d0 <RCCEx_PLL3_Config+0x44>
    {
      if( (HAL_GetTick() - tickstart ) > PLL3_TIMEOUT_VALUE)
 80036be:	f7fd fb29 	bl	8000d14 <HAL_GetTick>
 80036c2:	4602      	mov	r2, r0
 80036c4:	68bb      	ldr	r3, [r7, #8]
 80036c6:	1ad3      	subs	r3, r2, r3
 80036c8:	2b02      	cmp	r3, #2
 80036ca:	d901      	bls.n	80036d0 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 80036cc:	2303      	movs	r3, #3
 80036ce:	e086      	b.n	80037de <RCCEx_PLL3_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 80036d0:	4b45      	ldr	r3, [pc, #276]	; (80037e8 <RCCEx_PLL3_Config+0x15c>)
 80036d2:	681b      	ldr	r3, [r3, #0]
 80036d4:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80036d8:	2b00      	cmp	r3, #0
 80036da:	d1f0      	bne.n	80036be <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 80036dc:	4b42      	ldr	r3, [pc, #264]	; (80037e8 <RCCEx_PLL3_Config+0x15c>)
 80036de:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80036e0:	f023 727c 	bic.w	r2, r3, #66060288	; 0x3f00000
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	681b      	ldr	r3, [r3, #0]
 80036e8:	051b      	lsls	r3, r3, #20
 80036ea:	493f      	ldr	r1, [pc, #252]	; (80037e8 <RCCEx_PLL3_Config+0x15c>)
 80036ec:	4313      	orrs	r3, r2
 80036ee:	628b      	str	r3, [r1, #40]	; 0x28
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	685b      	ldr	r3, [r3, #4]
 80036f4:	3b01      	subs	r3, #1
 80036f6:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	689b      	ldr	r3, [r3, #8]
 80036fe:	3b01      	subs	r3, #1
 8003700:	025b      	lsls	r3, r3, #9
 8003702:	b29b      	uxth	r3, r3
 8003704:	431a      	orrs	r2, r3
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	68db      	ldr	r3, [r3, #12]
 800370a:	3b01      	subs	r3, #1
 800370c:	041b      	lsls	r3, r3, #16
 800370e:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 8003712:	431a      	orrs	r2, r3
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	691b      	ldr	r3, [r3, #16]
 8003718:	3b01      	subs	r3, #1
 800371a:	061b      	lsls	r3, r3, #24
 800371c:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 8003720:	4931      	ldr	r1, [pc, #196]	; (80037e8 <RCCEx_PLL3_Config+0x15c>)
 8003722:	4313      	orrs	r3, r2
 8003724:	640b      	str	r3, [r1, #64]	; 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 8003726:	4b30      	ldr	r3, [pc, #192]	; (80037e8 <RCCEx_PLL3_Config+0x15c>)
 8003728:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800372a:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	695b      	ldr	r3, [r3, #20]
 8003732:	492d      	ldr	r1, [pc, #180]	; (80037e8 <RCCEx_PLL3_Config+0x15c>)
 8003734:	4313      	orrs	r3, r2
 8003736:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 8003738:	4b2b      	ldr	r3, [pc, #172]	; (80037e8 <RCCEx_PLL3_Config+0x15c>)
 800373a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800373c:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	699b      	ldr	r3, [r3, #24]
 8003744:	4928      	ldr	r1, [pc, #160]	; (80037e8 <RCCEx_PLL3_Config+0x15c>)
 8003746:	4313      	orrs	r3, r2
 8003748:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 800374a:	4b27      	ldr	r3, [pc, #156]	; (80037e8 <RCCEx_PLL3_Config+0x15c>)
 800374c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800374e:	4a26      	ldr	r2, [pc, #152]	; (80037e8 <RCCEx_PLL3_Config+0x15c>)
 8003750:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003754:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 8003756:	4b24      	ldr	r3, [pc, #144]	; (80037e8 <RCCEx_PLL3_Config+0x15c>)
 8003758:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800375a:	4b24      	ldr	r3, [pc, #144]	; (80037ec <RCCEx_PLL3_Config+0x160>)
 800375c:	4013      	ands	r3, r2
 800375e:	687a      	ldr	r2, [r7, #4]
 8003760:	69d2      	ldr	r2, [r2, #28]
 8003762:	00d2      	lsls	r2, r2, #3
 8003764:	4920      	ldr	r1, [pc, #128]	; (80037e8 <RCCEx_PLL3_Config+0x15c>)
 8003766:	4313      	orrs	r3, r2
 8003768:	644b      	str	r3, [r1, #68]	; 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 800376a:	4b1f      	ldr	r3, [pc, #124]	; (80037e8 <RCCEx_PLL3_Config+0x15c>)
 800376c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800376e:	4a1e      	ldr	r2, [pc, #120]	; (80037e8 <RCCEx_PLL3_Config+0x15c>)
 8003770:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003774:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL3 clock output */
    if(Divider == DIVIDER_P_UPDATE)
 8003776:	683b      	ldr	r3, [r7, #0]
 8003778:	2b00      	cmp	r3, #0
 800377a:	d106      	bne.n	800378a <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 800377c:	4b1a      	ldr	r3, [pc, #104]	; (80037e8 <RCCEx_PLL3_Config+0x15c>)
 800377e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003780:	4a19      	ldr	r2, [pc, #100]	; (80037e8 <RCCEx_PLL3_Config+0x15c>)
 8003782:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8003786:	62d3      	str	r3, [r2, #44]	; 0x2c
 8003788:	e00f      	b.n	80037aa <RCCEx_PLL3_Config+0x11e>
    }
    else if(Divider == DIVIDER_Q_UPDATE)
 800378a:	683b      	ldr	r3, [r7, #0]
 800378c:	2b01      	cmp	r3, #1
 800378e:	d106      	bne.n	800379e <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 8003790:	4b15      	ldr	r3, [pc, #84]	; (80037e8 <RCCEx_PLL3_Config+0x15c>)
 8003792:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003794:	4a14      	ldr	r2, [pc, #80]	; (80037e8 <RCCEx_PLL3_Config+0x15c>)
 8003796:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 800379a:	62d3      	str	r3, [r2, #44]	; 0x2c
 800379c:	e005      	b.n	80037aa <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 800379e:	4b12      	ldr	r3, [pc, #72]	; (80037e8 <RCCEx_PLL3_Config+0x15c>)
 80037a0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80037a2:	4a11      	ldr	r2, [pc, #68]	; (80037e8 <RCCEx_PLL3_Config+0x15c>)
 80037a4:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80037a8:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 80037aa:	4b0f      	ldr	r3, [pc, #60]	; (80037e8 <RCCEx_PLL3_Config+0x15c>)
 80037ac:	681b      	ldr	r3, [r3, #0]
 80037ae:	4a0e      	ldr	r2, [pc, #56]	; (80037e8 <RCCEx_PLL3_Config+0x15c>)
 80037b0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80037b4:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80037b6:	f7fd faad 	bl	8000d14 <HAL_GetTick>
 80037ba:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 80037bc:	e008      	b.n	80037d0 <RCCEx_PLL3_Config+0x144>
    {
      if( (HAL_GetTick() - tickstart ) > PLL3_TIMEOUT_VALUE)
 80037be:	f7fd faa9 	bl	8000d14 <HAL_GetTick>
 80037c2:	4602      	mov	r2, r0
 80037c4:	68bb      	ldr	r3, [r7, #8]
 80037c6:	1ad3      	subs	r3, r2, r3
 80037c8:	2b02      	cmp	r3, #2
 80037ca:	d901      	bls.n	80037d0 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 80037cc:	2303      	movs	r3, #3
 80037ce:	e006      	b.n	80037de <RCCEx_PLL3_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 80037d0:	4b05      	ldr	r3, [pc, #20]	; (80037e8 <RCCEx_PLL3_Config+0x15c>)
 80037d2:	681b      	ldr	r3, [r3, #0]
 80037d4:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80037d8:	2b00      	cmp	r3, #0
 80037da:	d0f0      	beq.n	80037be <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 80037dc:	7bfb      	ldrb	r3, [r7, #15]
}
 80037de:	4618      	mov	r0, r3
 80037e0:	3710      	adds	r7, #16
 80037e2:	46bd      	mov	sp, r7
 80037e4:	bd80      	pop	{r7, pc}
 80037e6:	bf00      	nop
 80037e8:	58024400 	.word	0x58024400
 80037ec:	ffff0007 	.word	0xffff0007

080037f0 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80037f0:	b580      	push	{r7, lr}
 80037f2:	b082      	sub	sp, #8
 80037f4:	af00      	add	r7, sp, #0
 80037f6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	2b00      	cmp	r3, #0
 80037fc:	d101      	bne.n	8003802 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80037fe:	2301      	movs	r3, #1
 8003800:	e042      	b.n	8003888 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003808:	2b00      	cmp	r3, #0
 800380a:	d106      	bne.n	800381a <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	2200      	movs	r2, #0
 8003810:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003814:	6878      	ldr	r0, [r7, #4]
 8003816:	f7fd f8f7 	bl	8000a08 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	2224      	movs	r2, #36	; 0x24
 800381e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  __HAL_UART_DISABLE(huart);
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	681b      	ldr	r3, [r3, #0]
 8003826:	681a      	ldr	r2, [r3, #0]
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	681b      	ldr	r3, [r3, #0]
 800382c:	f022 0201 	bic.w	r2, r2, #1
 8003830:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8003832:	6878      	ldr	r0, [r7, #4]
 8003834:	f000 f8c4 	bl	80039c0 <UART_SetConfig>
 8003838:	4603      	mov	r3, r0
 800383a:	2b01      	cmp	r3, #1
 800383c:	d101      	bne.n	8003842 <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 800383e:	2301      	movs	r3, #1
 8003840:	e022      	b.n	8003888 <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003846:	2b00      	cmp	r3, #0
 8003848:	d002      	beq.n	8003850 <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 800384a:	6878      	ldr	r0, [r7, #4]
 800384c:	f002 fa36 	bl	8005cbc <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	681b      	ldr	r3, [r3, #0]
 8003854:	685a      	ldr	r2, [r3, #4]
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	681b      	ldr	r3, [r3, #0]
 800385a:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800385e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	681b      	ldr	r3, [r3, #0]
 8003864:	689a      	ldr	r2, [r3, #8]
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	681b      	ldr	r3, [r3, #0]
 800386a:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800386e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	681b      	ldr	r3, [r3, #0]
 8003874:	681a      	ldr	r2, [r3, #0]
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	681b      	ldr	r3, [r3, #0]
 800387a:	f042 0201 	orr.w	r2, r2, #1
 800387e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8003880:	6878      	ldr	r0, [r7, #4]
 8003882:	f002 fabd 	bl	8005e00 <UART_CheckIdleState>
 8003886:	4603      	mov	r3, r0
}
 8003888:	4618      	mov	r0, r3
 800388a:	3708      	adds	r7, #8
 800388c:	46bd      	mov	sp, r7
 800388e:	bd80      	pop	{r7, pc}

08003890 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003890:	b580      	push	{r7, lr}
 8003892:	b08a      	sub	sp, #40	; 0x28
 8003894:	af02      	add	r7, sp, #8
 8003896:	60f8      	str	r0, [r7, #12]
 8003898:	60b9      	str	r1, [r7, #8]
 800389a:	603b      	str	r3, [r7, #0]
 800389c:	4613      	mov	r3, r2
 800389e:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80038a0:	68fb      	ldr	r3, [r7, #12]
 80038a2:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80038a6:	2b20      	cmp	r3, #32
 80038a8:	f040 8083 	bne.w	80039b2 <HAL_UART_Transmit+0x122>
  {
    if ((pData == NULL) || (Size == 0U))
 80038ac:	68bb      	ldr	r3, [r7, #8]
 80038ae:	2b00      	cmp	r3, #0
 80038b0:	d002      	beq.n	80038b8 <HAL_UART_Transmit+0x28>
 80038b2:	88fb      	ldrh	r3, [r7, #6]
 80038b4:	2b00      	cmp	r3, #0
 80038b6:	d101      	bne.n	80038bc <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 80038b8:	2301      	movs	r3, #1
 80038ba:	e07b      	b.n	80039b4 <HAL_UART_Transmit+0x124>
    }

    __HAL_LOCK(huart);
 80038bc:	68fb      	ldr	r3, [r7, #12]
 80038be:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 80038c2:	2b01      	cmp	r3, #1
 80038c4:	d101      	bne.n	80038ca <HAL_UART_Transmit+0x3a>
 80038c6:	2302      	movs	r3, #2
 80038c8:	e074      	b.n	80039b4 <HAL_UART_Transmit+0x124>
 80038ca:	68fb      	ldr	r3, [r7, #12]
 80038cc:	2201      	movs	r2, #1
 80038ce:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80038d2:	68fb      	ldr	r3, [r7, #12]
 80038d4:	2200      	movs	r2, #0
 80038d6:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80038da:	68fb      	ldr	r3, [r7, #12]
 80038dc:	2221      	movs	r2, #33	; 0x21
 80038de:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

    /* Init tickstart for timeout managment*/
    tickstart = HAL_GetTick();
 80038e2:	f7fd fa17 	bl	8000d14 <HAL_GetTick>
 80038e6:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80038e8:	68fb      	ldr	r3, [r7, #12]
 80038ea:	88fa      	ldrh	r2, [r7, #6]
 80038ec:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
    huart->TxXferCount = Size;
 80038f0:	68fb      	ldr	r3, [r7, #12]
 80038f2:	88fa      	ldrh	r2, [r7, #6]
 80038f4:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80038f8:	68fb      	ldr	r3, [r7, #12]
 80038fa:	689b      	ldr	r3, [r3, #8]
 80038fc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003900:	d108      	bne.n	8003914 <HAL_UART_Transmit+0x84>
 8003902:	68fb      	ldr	r3, [r7, #12]
 8003904:	691b      	ldr	r3, [r3, #16]
 8003906:	2b00      	cmp	r3, #0
 8003908:	d104      	bne.n	8003914 <HAL_UART_Transmit+0x84>
    {
      pdata8bits  = NULL;
 800390a:	2300      	movs	r3, #0
 800390c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 800390e:	68bb      	ldr	r3, [r7, #8]
 8003910:	61bb      	str	r3, [r7, #24]
 8003912:	e003      	b.n	800391c <HAL_UART_Transmit+0x8c>
    }
    else
    {
      pdata8bits  = pData;
 8003914:	68bb      	ldr	r3, [r7, #8]
 8003916:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003918:	2300      	movs	r3, #0
 800391a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800391c:	e02c      	b.n	8003978 <HAL_UART_Transmit+0xe8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800391e:	683b      	ldr	r3, [r7, #0]
 8003920:	9300      	str	r3, [sp, #0]
 8003922:	697b      	ldr	r3, [r7, #20]
 8003924:	2200      	movs	r2, #0
 8003926:	2180      	movs	r1, #128	; 0x80
 8003928:	68f8      	ldr	r0, [r7, #12]
 800392a:	f002 fab1 	bl	8005e90 <UART_WaitOnFlagUntilTimeout>
 800392e:	4603      	mov	r3, r0
 8003930:	2b00      	cmp	r3, #0
 8003932:	d001      	beq.n	8003938 <HAL_UART_Transmit+0xa8>
      {
        return HAL_TIMEOUT;
 8003934:	2303      	movs	r3, #3
 8003936:	e03d      	b.n	80039b4 <HAL_UART_Transmit+0x124>
      }
      if (pdata8bits == NULL)
 8003938:	69fb      	ldr	r3, [r7, #28]
 800393a:	2b00      	cmp	r3, #0
 800393c:	d10b      	bne.n	8003956 <HAL_UART_Transmit+0xc6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800393e:	69bb      	ldr	r3, [r7, #24]
 8003940:	881b      	ldrh	r3, [r3, #0]
 8003942:	461a      	mov	r2, r3
 8003944:	68fb      	ldr	r3, [r7, #12]
 8003946:	681b      	ldr	r3, [r3, #0]
 8003948:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800394c:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 800394e:	69bb      	ldr	r3, [r7, #24]
 8003950:	3302      	adds	r3, #2
 8003952:	61bb      	str	r3, [r7, #24]
 8003954:	e007      	b.n	8003966 <HAL_UART_Transmit+0xd6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8003956:	69fb      	ldr	r3, [r7, #28]
 8003958:	781a      	ldrb	r2, [r3, #0]
 800395a:	68fb      	ldr	r3, [r7, #12]
 800395c:	681b      	ldr	r3, [r3, #0]
 800395e:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8003960:	69fb      	ldr	r3, [r7, #28]
 8003962:	3301      	adds	r3, #1
 8003964:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003966:	68fb      	ldr	r3, [r7, #12]
 8003968:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 800396c:	b29b      	uxth	r3, r3
 800396e:	3b01      	subs	r3, #1
 8003970:	b29a      	uxth	r2, r3
 8003972:	68fb      	ldr	r3, [r7, #12]
 8003974:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    while (huart->TxXferCount > 0U)
 8003978:	68fb      	ldr	r3, [r7, #12]
 800397a:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 800397e:	b29b      	uxth	r3, r3
 8003980:	2b00      	cmp	r3, #0
 8003982:	d1cc      	bne.n	800391e <HAL_UART_Transmit+0x8e>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003984:	683b      	ldr	r3, [r7, #0]
 8003986:	9300      	str	r3, [sp, #0]
 8003988:	697b      	ldr	r3, [r7, #20]
 800398a:	2200      	movs	r2, #0
 800398c:	2140      	movs	r1, #64	; 0x40
 800398e:	68f8      	ldr	r0, [r7, #12]
 8003990:	f002 fa7e 	bl	8005e90 <UART_WaitOnFlagUntilTimeout>
 8003994:	4603      	mov	r3, r0
 8003996:	2b00      	cmp	r3, #0
 8003998:	d001      	beq.n	800399e <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 800399a:	2303      	movs	r3, #3
 800399c:	e00a      	b.n	80039b4 <HAL_UART_Transmit+0x124>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800399e:	68fb      	ldr	r3, [r7, #12]
 80039a0:	2220      	movs	r2, #32
 80039a2:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

    __HAL_UNLOCK(huart);
 80039a6:	68fb      	ldr	r3, [r7, #12]
 80039a8:	2200      	movs	r2, #0
 80039aa:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

    return HAL_OK;
 80039ae:	2300      	movs	r3, #0
 80039b0:	e000      	b.n	80039b4 <HAL_UART_Transmit+0x124>
  }
  else
  {
    return HAL_BUSY;
 80039b2:	2302      	movs	r3, #2
  }
}
 80039b4:	4618      	mov	r0, r3
 80039b6:	3720      	adds	r7, #32
 80039b8:	46bd      	mov	sp, r7
 80039ba:	bd80      	pop	{r7, pc}
 80039bc:	0000      	movs	r0, r0
	...

080039c0 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80039c0:	e92d 4890 	stmdb	sp!, {r4, r7, fp, lr}
 80039c4:	b090      	sub	sp, #64	; 0x40
 80039c6:	af00      	add	r7, sp, #0
 80039c8:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv                   = 0x00000000U;
 80039ca:	2300      	movs	r3, #0
 80039cc:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_StatusTypeDef ret               = HAL_OK;
 80039ce:	2300      	movs	r3, #0
 80039d0:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
  uint32_t lpuart_ker_ck_pres         = 0x00000000U;
 80039d4:	2300      	movs	r3, #0
 80039d6:	62fb      	str	r3, [r7, #44]	; 0x2c
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	689a      	ldr	r2, [r3, #8]
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	691b      	ldr	r3, [r3, #16]
 80039e0:	431a      	orrs	r2, r3
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	695b      	ldr	r3, [r3, #20]
 80039e6:	431a      	orrs	r2, r3
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	69db      	ldr	r3, [r3, #28]
 80039ec:	4313      	orrs	r3, r2
 80039ee:	63fb      	str	r3, [r7, #60]	; 0x3c
  tmpreg |= (uint32_t)huart->FifoMode;
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80039f4:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80039f6:	4313      	orrs	r3, r2
 80039f8:	63fb      	str	r3, [r7, #60]	; 0x3c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	681b      	ldr	r3, [r3, #0]
 80039fe:	681a      	ldr	r2, [r3, #0]
 8003a00:	4bc1      	ldr	r3, [pc, #772]	; (8003d08 <UART_SetConfig+0x348>)
 8003a02:	4013      	ands	r3, r2
 8003a04:	687a      	ldr	r2, [r7, #4]
 8003a06:	6812      	ldr	r2, [r2, #0]
 8003a08:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8003a0a:	430b      	orrs	r3, r1
 8003a0c:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	681b      	ldr	r3, [r3, #0]
 8003a12:	685b      	ldr	r3, [r3, #4]
 8003a14:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	68da      	ldr	r2, [r3, #12]
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	681b      	ldr	r3, [r3, #0]
 8003a20:	430a      	orrs	r2, r1
 8003a22:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	699b      	ldr	r3, [r3, #24]
 8003a28:	63fb      	str	r3, [r7, #60]	; 0x3c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	681b      	ldr	r3, [r3, #0]
 8003a2e:	4ab7      	ldr	r2, [pc, #732]	; (8003d0c <UART_SetConfig+0x34c>)
 8003a30:	4293      	cmp	r3, r2
 8003a32:	d004      	beq.n	8003a3e <UART_SetConfig+0x7e>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	6a1b      	ldr	r3, [r3, #32]
 8003a38:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8003a3a:	4313      	orrs	r3, r2
 8003a3c:	63fb      	str	r3, [r7, #60]	; 0x3c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	681b      	ldr	r3, [r3, #0]
 8003a42:	689a      	ldr	r2, [r3, #8]
 8003a44:	4bb2      	ldr	r3, [pc, #712]	; (8003d10 <UART_SetConfig+0x350>)
 8003a46:	4013      	ands	r3, r2
 8003a48:	687a      	ldr	r2, [r7, #4]
 8003a4a:	6812      	ldr	r2, [r2, #0]
 8003a4c:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8003a4e:	430b      	orrs	r3, r1
 8003a50:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	681b      	ldr	r3, [r3, #0]
 8003a56:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003a58:	f023 010f 	bic.w	r1, r3, #15
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	681b      	ldr	r3, [r3, #0]
 8003a64:	430a      	orrs	r2, r1
 8003a66:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	681b      	ldr	r3, [r3, #0]
 8003a6c:	4aa9      	ldr	r2, [pc, #676]	; (8003d14 <UART_SetConfig+0x354>)
 8003a6e:	4293      	cmp	r3, r2
 8003a70:	d177      	bne.n	8003b62 <UART_SetConfig+0x1a2>
 8003a72:	4ba9      	ldr	r3, [pc, #676]	; (8003d18 <UART_SetConfig+0x358>)
 8003a74:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003a76:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8003a7a:	2b28      	cmp	r3, #40	; 0x28
 8003a7c:	d86c      	bhi.n	8003b58 <UART_SetConfig+0x198>
 8003a7e:	a201      	add	r2, pc, #4	; (adr r2, 8003a84 <UART_SetConfig+0xc4>)
 8003a80:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003a84:	08003b29 	.word	0x08003b29
 8003a88:	08003b59 	.word	0x08003b59
 8003a8c:	08003b59 	.word	0x08003b59
 8003a90:	08003b59 	.word	0x08003b59
 8003a94:	08003b59 	.word	0x08003b59
 8003a98:	08003b59 	.word	0x08003b59
 8003a9c:	08003b59 	.word	0x08003b59
 8003aa0:	08003b59 	.word	0x08003b59
 8003aa4:	08003b31 	.word	0x08003b31
 8003aa8:	08003b59 	.word	0x08003b59
 8003aac:	08003b59 	.word	0x08003b59
 8003ab0:	08003b59 	.word	0x08003b59
 8003ab4:	08003b59 	.word	0x08003b59
 8003ab8:	08003b59 	.word	0x08003b59
 8003abc:	08003b59 	.word	0x08003b59
 8003ac0:	08003b59 	.word	0x08003b59
 8003ac4:	08003b39 	.word	0x08003b39
 8003ac8:	08003b59 	.word	0x08003b59
 8003acc:	08003b59 	.word	0x08003b59
 8003ad0:	08003b59 	.word	0x08003b59
 8003ad4:	08003b59 	.word	0x08003b59
 8003ad8:	08003b59 	.word	0x08003b59
 8003adc:	08003b59 	.word	0x08003b59
 8003ae0:	08003b59 	.word	0x08003b59
 8003ae4:	08003b41 	.word	0x08003b41
 8003ae8:	08003b59 	.word	0x08003b59
 8003aec:	08003b59 	.word	0x08003b59
 8003af0:	08003b59 	.word	0x08003b59
 8003af4:	08003b59 	.word	0x08003b59
 8003af8:	08003b59 	.word	0x08003b59
 8003afc:	08003b59 	.word	0x08003b59
 8003b00:	08003b59 	.word	0x08003b59
 8003b04:	08003b49 	.word	0x08003b49
 8003b08:	08003b59 	.word	0x08003b59
 8003b0c:	08003b59 	.word	0x08003b59
 8003b10:	08003b59 	.word	0x08003b59
 8003b14:	08003b59 	.word	0x08003b59
 8003b18:	08003b59 	.word	0x08003b59
 8003b1c:	08003b59 	.word	0x08003b59
 8003b20:	08003b59 	.word	0x08003b59
 8003b24:	08003b51 	.word	0x08003b51
 8003b28:	2301      	movs	r3, #1
 8003b2a:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 8003b2e:	e233      	b.n	8003f98 <UART_SetConfig+0x5d8>
 8003b30:	2304      	movs	r3, #4
 8003b32:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 8003b36:	e22f      	b.n	8003f98 <UART_SetConfig+0x5d8>
 8003b38:	2308      	movs	r3, #8
 8003b3a:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 8003b3e:	e22b      	b.n	8003f98 <UART_SetConfig+0x5d8>
 8003b40:	2310      	movs	r3, #16
 8003b42:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 8003b46:	e227      	b.n	8003f98 <UART_SetConfig+0x5d8>
 8003b48:	2320      	movs	r3, #32
 8003b4a:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 8003b4e:	e223      	b.n	8003f98 <UART_SetConfig+0x5d8>
 8003b50:	2340      	movs	r3, #64	; 0x40
 8003b52:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 8003b56:	e21f      	b.n	8003f98 <UART_SetConfig+0x5d8>
 8003b58:	2380      	movs	r3, #128	; 0x80
 8003b5a:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 8003b5e:	bf00      	nop
 8003b60:	e21a      	b.n	8003f98 <UART_SetConfig+0x5d8>
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	681b      	ldr	r3, [r3, #0]
 8003b66:	4a6d      	ldr	r2, [pc, #436]	; (8003d1c <UART_SetConfig+0x35c>)
 8003b68:	4293      	cmp	r3, r2
 8003b6a:	d132      	bne.n	8003bd2 <UART_SetConfig+0x212>
 8003b6c:	4b6a      	ldr	r3, [pc, #424]	; (8003d18 <UART_SetConfig+0x358>)
 8003b6e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003b70:	f003 0307 	and.w	r3, r3, #7
 8003b74:	2b05      	cmp	r3, #5
 8003b76:	d827      	bhi.n	8003bc8 <UART_SetConfig+0x208>
 8003b78:	a201      	add	r2, pc, #4	; (adr r2, 8003b80 <UART_SetConfig+0x1c0>)
 8003b7a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003b7e:	bf00      	nop
 8003b80:	08003b99 	.word	0x08003b99
 8003b84:	08003ba1 	.word	0x08003ba1
 8003b88:	08003ba9 	.word	0x08003ba9
 8003b8c:	08003bb1 	.word	0x08003bb1
 8003b90:	08003bb9 	.word	0x08003bb9
 8003b94:	08003bc1 	.word	0x08003bc1
 8003b98:	2300      	movs	r3, #0
 8003b9a:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 8003b9e:	e1fb      	b.n	8003f98 <UART_SetConfig+0x5d8>
 8003ba0:	2304      	movs	r3, #4
 8003ba2:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 8003ba6:	e1f7      	b.n	8003f98 <UART_SetConfig+0x5d8>
 8003ba8:	2308      	movs	r3, #8
 8003baa:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 8003bae:	e1f3      	b.n	8003f98 <UART_SetConfig+0x5d8>
 8003bb0:	2310      	movs	r3, #16
 8003bb2:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 8003bb6:	e1ef      	b.n	8003f98 <UART_SetConfig+0x5d8>
 8003bb8:	2320      	movs	r3, #32
 8003bba:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 8003bbe:	e1eb      	b.n	8003f98 <UART_SetConfig+0x5d8>
 8003bc0:	2340      	movs	r3, #64	; 0x40
 8003bc2:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 8003bc6:	e1e7      	b.n	8003f98 <UART_SetConfig+0x5d8>
 8003bc8:	2380      	movs	r3, #128	; 0x80
 8003bca:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 8003bce:	bf00      	nop
 8003bd0:	e1e2      	b.n	8003f98 <UART_SetConfig+0x5d8>
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	681b      	ldr	r3, [r3, #0]
 8003bd6:	4a52      	ldr	r2, [pc, #328]	; (8003d20 <UART_SetConfig+0x360>)
 8003bd8:	4293      	cmp	r3, r2
 8003bda:	d132      	bne.n	8003c42 <UART_SetConfig+0x282>
 8003bdc:	4b4e      	ldr	r3, [pc, #312]	; (8003d18 <UART_SetConfig+0x358>)
 8003bde:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003be0:	f003 0307 	and.w	r3, r3, #7
 8003be4:	2b05      	cmp	r3, #5
 8003be6:	d827      	bhi.n	8003c38 <UART_SetConfig+0x278>
 8003be8:	a201      	add	r2, pc, #4	; (adr r2, 8003bf0 <UART_SetConfig+0x230>)
 8003bea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003bee:	bf00      	nop
 8003bf0:	08003c09 	.word	0x08003c09
 8003bf4:	08003c11 	.word	0x08003c11
 8003bf8:	08003c19 	.word	0x08003c19
 8003bfc:	08003c21 	.word	0x08003c21
 8003c00:	08003c29 	.word	0x08003c29
 8003c04:	08003c31 	.word	0x08003c31
 8003c08:	2300      	movs	r3, #0
 8003c0a:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 8003c0e:	e1c3      	b.n	8003f98 <UART_SetConfig+0x5d8>
 8003c10:	2304      	movs	r3, #4
 8003c12:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 8003c16:	e1bf      	b.n	8003f98 <UART_SetConfig+0x5d8>
 8003c18:	2308      	movs	r3, #8
 8003c1a:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 8003c1e:	e1bb      	b.n	8003f98 <UART_SetConfig+0x5d8>
 8003c20:	2310      	movs	r3, #16
 8003c22:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 8003c26:	e1b7      	b.n	8003f98 <UART_SetConfig+0x5d8>
 8003c28:	2320      	movs	r3, #32
 8003c2a:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 8003c2e:	e1b3      	b.n	8003f98 <UART_SetConfig+0x5d8>
 8003c30:	2340      	movs	r3, #64	; 0x40
 8003c32:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 8003c36:	e1af      	b.n	8003f98 <UART_SetConfig+0x5d8>
 8003c38:	2380      	movs	r3, #128	; 0x80
 8003c3a:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 8003c3e:	bf00      	nop
 8003c40:	e1aa      	b.n	8003f98 <UART_SetConfig+0x5d8>
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	681b      	ldr	r3, [r3, #0]
 8003c46:	4a37      	ldr	r2, [pc, #220]	; (8003d24 <UART_SetConfig+0x364>)
 8003c48:	4293      	cmp	r3, r2
 8003c4a:	d132      	bne.n	8003cb2 <UART_SetConfig+0x2f2>
 8003c4c:	4b32      	ldr	r3, [pc, #200]	; (8003d18 <UART_SetConfig+0x358>)
 8003c4e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003c50:	f003 0307 	and.w	r3, r3, #7
 8003c54:	2b05      	cmp	r3, #5
 8003c56:	d827      	bhi.n	8003ca8 <UART_SetConfig+0x2e8>
 8003c58:	a201      	add	r2, pc, #4	; (adr r2, 8003c60 <UART_SetConfig+0x2a0>)
 8003c5a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003c5e:	bf00      	nop
 8003c60:	08003c79 	.word	0x08003c79
 8003c64:	08003c81 	.word	0x08003c81
 8003c68:	08003c89 	.word	0x08003c89
 8003c6c:	08003c91 	.word	0x08003c91
 8003c70:	08003c99 	.word	0x08003c99
 8003c74:	08003ca1 	.word	0x08003ca1
 8003c78:	2300      	movs	r3, #0
 8003c7a:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 8003c7e:	e18b      	b.n	8003f98 <UART_SetConfig+0x5d8>
 8003c80:	2304      	movs	r3, #4
 8003c82:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 8003c86:	e187      	b.n	8003f98 <UART_SetConfig+0x5d8>
 8003c88:	2308      	movs	r3, #8
 8003c8a:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 8003c8e:	e183      	b.n	8003f98 <UART_SetConfig+0x5d8>
 8003c90:	2310      	movs	r3, #16
 8003c92:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 8003c96:	e17f      	b.n	8003f98 <UART_SetConfig+0x5d8>
 8003c98:	2320      	movs	r3, #32
 8003c9a:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 8003c9e:	e17b      	b.n	8003f98 <UART_SetConfig+0x5d8>
 8003ca0:	2340      	movs	r3, #64	; 0x40
 8003ca2:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 8003ca6:	e177      	b.n	8003f98 <UART_SetConfig+0x5d8>
 8003ca8:	2380      	movs	r3, #128	; 0x80
 8003caa:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 8003cae:	bf00      	nop
 8003cb0:	e172      	b.n	8003f98 <UART_SetConfig+0x5d8>
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	681b      	ldr	r3, [r3, #0]
 8003cb6:	4a1c      	ldr	r2, [pc, #112]	; (8003d28 <UART_SetConfig+0x368>)
 8003cb8:	4293      	cmp	r3, r2
 8003cba:	d144      	bne.n	8003d46 <UART_SetConfig+0x386>
 8003cbc:	4b16      	ldr	r3, [pc, #88]	; (8003d18 <UART_SetConfig+0x358>)
 8003cbe:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003cc0:	f003 0307 	and.w	r3, r3, #7
 8003cc4:	2b05      	cmp	r3, #5
 8003cc6:	d839      	bhi.n	8003d3c <UART_SetConfig+0x37c>
 8003cc8:	a201      	add	r2, pc, #4	; (adr r2, 8003cd0 <UART_SetConfig+0x310>)
 8003cca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003cce:	bf00      	nop
 8003cd0:	08003ce9 	.word	0x08003ce9
 8003cd4:	08003cf1 	.word	0x08003cf1
 8003cd8:	08003cf9 	.word	0x08003cf9
 8003cdc:	08003d01 	.word	0x08003d01
 8003ce0:	08003d2d 	.word	0x08003d2d
 8003ce4:	08003d35 	.word	0x08003d35
 8003ce8:	2300      	movs	r3, #0
 8003cea:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 8003cee:	e153      	b.n	8003f98 <UART_SetConfig+0x5d8>
 8003cf0:	2304      	movs	r3, #4
 8003cf2:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 8003cf6:	e14f      	b.n	8003f98 <UART_SetConfig+0x5d8>
 8003cf8:	2308      	movs	r3, #8
 8003cfa:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 8003cfe:	e14b      	b.n	8003f98 <UART_SetConfig+0x5d8>
 8003d00:	2310      	movs	r3, #16
 8003d02:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 8003d06:	e147      	b.n	8003f98 <UART_SetConfig+0x5d8>
 8003d08:	cfff69f3 	.word	0xcfff69f3
 8003d0c:	58000c00 	.word	0x58000c00
 8003d10:	11fff4ff 	.word	0x11fff4ff
 8003d14:	40011000 	.word	0x40011000
 8003d18:	58024400 	.word	0x58024400
 8003d1c:	40004400 	.word	0x40004400
 8003d20:	40004800 	.word	0x40004800
 8003d24:	40004c00 	.word	0x40004c00
 8003d28:	40005000 	.word	0x40005000
 8003d2c:	2320      	movs	r3, #32
 8003d2e:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 8003d32:	e131      	b.n	8003f98 <UART_SetConfig+0x5d8>
 8003d34:	2340      	movs	r3, #64	; 0x40
 8003d36:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 8003d3a:	e12d      	b.n	8003f98 <UART_SetConfig+0x5d8>
 8003d3c:	2380      	movs	r3, #128	; 0x80
 8003d3e:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 8003d42:	bf00      	nop
 8003d44:	e128      	b.n	8003f98 <UART_SetConfig+0x5d8>
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	681b      	ldr	r3, [r3, #0]
 8003d4a:	4ac3      	ldr	r2, [pc, #780]	; (8004058 <UART_SetConfig+0x698>)
 8003d4c:	4293      	cmp	r3, r2
 8003d4e:	d178      	bne.n	8003e42 <UART_SetConfig+0x482>
 8003d50:	4bc2      	ldr	r3, [pc, #776]	; (800405c <UART_SetConfig+0x69c>)
 8003d52:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003d54:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8003d58:	2b28      	cmp	r3, #40	; 0x28
 8003d5a:	d86d      	bhi.n	8003e38 <UART_SetConfig+0x478>
 8003d5c:	a201      	add	r2, pc, #4	; (adr r2, 8003d64 <UART_SetConfig+0x3a4>)
 8003d5e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003d62:	bf00      	nop
 8003d64:	08003e09 	.word	0x08003e09
 8003d68:	08003e39 	.word	0x08003e39
 8003d6c:	08003e39 	.word	0x08003e39
 8003d70:	08003e39 	.word	0x08003e39
 8003d74:	08003e39 	.word	0x08003e39
 8003d78:	08003e39 	.word	0x08003e39
 8003d7c:	08003e39 	.word	0x08003e39
 8003d80:	08003e39 	.word	0x08003e39
 8003d84:	08003e11 	.word	0x08003e11
 8003d88:	08003e39 	.word	0x08003e39
 8003d8c:	08003e39 	.word	0x08003e39
 8003d90:	08003e39 	.word	0x08003e39
 8003d94:	08003e39 	.word	0x08003e39
 8003d98:	08003e39 	.word	0x08003e39
 8003d9c:	08003e39 	.word	0x08003e39
 8003da0:	08003e39 	.word	0x08003e39
 8003da4:	08003e19 	.word	0x08003e19
 8003da8:	08003e39 	.word	0x08003e39
 8003dac:	08003e39 	.word	0x08003e39
 8003db0:	08003e39 	.word	0x08003e39
 8003db4:	08003e39 	.word	0x08003e39
 8003db8:	08003e39 	.word	0x08003e39
 8003dbc:	08003e39 	.word	0x08003e39
 8003dc0:	08003e39 	.word	0x08003e39
 8003dc4:	08003e21 	.word	0x08003e21
 8003dc8:	08003e39 	.word	0x08003e39
 8003dcc:	08003e39 	.word	0x08003e39
 8003dd0:	08003e39 	.word	0x08003e39
 8003dd4:	08003e39 	.word	0x08003e39
 8003dd8:	08003e39 	.word	0x08003e39
 8003ddc:	08003e39 	.word	0x08003e39
 8003de0:	08003e39 	.word	0x08003e39
 8003de4:	08003e29 	.word	0x08003e29
 8003de8:	08003e39 	.word	0x08003e39
 8003dec:	08003e39 	.word	0x08003e39
 8003df0:	08003e39 	.word	0x08003e39
 8003df4:	08003e39 	.word	0x08003e39
 8003df8:	08003e39 	.word	0x08003e39
 8003dfc:	08003e39 	.word	0x08003e39
 8003e00:	08003e39 	.word	0x08003e39
 8003e04:	08003e31 	.word	0x08003e31
 8003e08:	2301      	movs	r3, #1
 8003e0a:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 8003e0e:	e0c3      	b.n	8003f98 <UART_SetConfig+0x5d8>
 8003e10:	2304      	movs	r3, #4
 8003e12:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 8003e16:	e0bf      	b.n	8003f98 <UART_SetConfig+0x5d8>
 8003e18:	2308      	movs	r3, #8
 8003e1a:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 8003e1e:	e0bb      	b.n	8003f98 <UART_SetConfig+0x5d8>
 8003e20:	2310      	movs	r3, #16
 8003e22:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 8003e26:	e0b7      	b.n	8003f98 <UART_SetConfig+0x5d8>
 8003e28:	2320      	movs	r3, #32
 8003e2a:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 8003e2e:	e0b3      	b.n	8003f98 <UART_SetConfig+0x5d8>
 8003e30:	2340      	movs	r3, #64	; 0x40
 8003e32:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 8003e36:	e0af      	b.n	8003f98 <UART_SetConfig+0x5d8>
 8003e38:	2380      	movs	r3, #128	; 0x80
 8003e3a:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 8003e3e:	bf00      	nop
 8003e40:	e0aa      	b.n	8003f98 <UART_SetConfig+0x5d8>
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	681b      	ldr	r3, [r3, #0]
 8003e46:	4a86      	ldr	r2, [pc, #536]	; (8004060 <UART_SetConfig+0x6a0>)
 8003e48:	4293      	cmp	r3, r2
 8003e4a:	d132      	bne.n	8003eb2 <UART_SetConfig+0x4f2>
 8003e4c:	4b83      	ldr	r3, [pc, #524]	; (800405c <UART_SetConfig+0x69c>)
 8003e4e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003e50:	f003 0307 	and.w	r3, r3, #7
 8003e54:	2b05      	cmp	r3, #5
 8003e56:	d827      	bhi.n	8003ea8 <UART_SetConfig+0x4e8>
 8003e58:	a201      	add	r2, pc, #4	; (adr r2, 8003e60 <UART_SetConfig+0x4a0>)
 8003e5a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003e5e:	bf00      	nop
 8003e60:	08003e79 	.word	0x08003e79
 8003e64:	08003e81 	.word	0x08003e81
 8003e68:	08003e89 	.word	0x08003e89
 8003e6c:	08003e91 	.word	0x08003e91
 8003e70:	08003e99 	.word	0x08003e99
 8003e74:	08003ea1 	.word	0x08003ea1
 8003e78:	2300      	movs	r3, #0
 8003e7a:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 8003e7e:	e08b      	b.n	8003f98 <UART_SetConfig+0x5d8>
 8003e80:	2304      	movs	r3, #4
 8003e82:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 8003e86:	e087      	b.n	8003f98 <UART_SetConfig+0x5d8>
 8003e88:	2308      	movs	r3, #8
 8003e8a:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 8003e8e:	e083      	b.n	8003f98 <UART_SetConfig+0x5d8>
 8003e90:	2310      	movs	r3, #16
 8003e92:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 8003e96:	e07f      	b.n	8003f98 <UART_SetConfig+0x5d8>
 8003e98:	2320      	movs	r3, #32
 8003e9a:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 8003e9e:	e07b      	b.n	8003f98 <UART_SetConfig+0x5d8>
 8003ea0:	2340      	movs	r3, #64	; 0x40
 8003ea2:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 8003ea6:	e077      	b.n	8003f98 <UART_SetConfig+0x5d8>
 8003ea8:	2380      	movs	r3, #128	; 0x80
 8003eaa:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 8003eae:	bf00      	nop
 8003eb0:	e072      	b.n	8003f98 <UART_SetConfig+0x5d8>
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	681b      	ldr	r3, [r3, #0]
 8003eb6:	4a6b      	ldr	r2, [pc, #428]	; (8004064 <UART_SetConfig+0x6a4>)
 8003eb8:	4293      	cmp	r3, r2
 8003eba:	d132      	bne.n	8003f22 <UART_SetConfig+0x562>
 8003ebc:	4b67      	ldr	r3, [pc, #412]	; (800405c <UART_SetConfig+0x69c>)
 8003ebe:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003ec0:	f003 0307 	and.w	r3, r3, #7
 8003ec4:	2b05      	cmp	r3, #5
 8003ec6:	d827      	bhi.n	8003f18 <UART_SetConfig+0x558>
 8003ec8:	a201      	add	r2, pc, #4	; (adr r2, 8003ed0 <UART_SetConfig+0x510>)
 8003eca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003ece:	bf00      	nop
 8003ed0:	08003ee9 	.word	0x08003ee9
 8003ed4:	08003ef1 	.word	0x08003ef1
 8003ed8:	08003ef9 	.word	0x08003ef9
 8003edc:	08003f01 	.word	0x08003f01
 8003ee0:	08003f09 	.word	0x08003f09
 8003ee4:	08003f11 	.word	0x08003f11
 8003ee8:	2300      	movs	r3, #0
 8003eea:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 8003eee:	e053      	b.n	8003f98 <UART_SetConfig+0x5d8>
 8003ef0:	2304      	movs	r3, #4
 8003ef2:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 8003ef6:	e04f      	b.n	8003f98 <UART_SetConfig+0x5d8>
 8003ef8:	2308      	movs	r3, #8
 8003efa:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 8003efe:	e04b      	b.n	8003f98 <UART_SetConfig+0x5d8>
 8003f00:	2310      	movs	r3, #16
 8003f02:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 8003f06:	e047      	b.n	8003f98 <UART_SetConfig+0x5d8>
 8003f08:	2320      	movs	r3, #32
 8003f0a:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 8003f0e:	e043      	b.n	8003f98 <UART_SetConfig+0x5d8>
 8003f10:	2340      	movs	r3, #64	; 0x40
 8003f12:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 8003f16:	e03f      	b.n	8003f98 <UART_SetConfig+0x5d8>
 8003f18:	2380      	movs	r3, #128	; 0x80
 8003f1a:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 8003f1e:	bf00      	nop
 8003f20:	e03a      	b.n	8003f98 <UART_SetConfig+0x5d8>
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	681b      	ldr	r3, [r3, #0]
 8003f26:	4a50      	ldr	r2, [pc, #320]	; (8004068 <UART_SetConfig+0x6a8>)
 8003f28:	4293      	cmp	r3, r2
 8003f2a:	d132      	bne.n	8003f92 <UART_SetConfig+0x5d2>
 8003f2c:	4b4b      	ldr	r3, [pc, #300]	; (800405c <UART_SetConfig+0x69c>)
 8003f2e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003f30:	f003 0307 	and.w	r3, r3, #7
 8003f34:	2b05      	cmp	r3, #5
 8003f36:	d827      	bhi.n	8003f88 <UART_SetConfig+0x5c8>
 8003f38:	a201      	add	r2, pc, #4	; (adr r2, 8003f40 <UART_SetConfig+0x580>)
 8003f3a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003f3e:	bf00      	nop
 8003f40:	08003f59 	.word	0x08003f59
 8003f44:	08003f61 	.word	0x08003f61
 8003f48:	08003f69 	.word	0x08003f69
 8003f4c:	08003f71 	.word	0x08003f71
 8003f50:	08003f79 	.word	0x08003f79
 8003f54:	08003f81 	.word	0x08003f81
 8003f58:	2302      	movs	r3, #2
 8003f5a:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 8003f5e:	e01b      	b.n	8003f98 <UART_SetConfig+0x5d8>
 8003f60:	2304      	movs	r3, #4
 8003f62:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 8003f66:	e017      	b.n	8003f98 <UART_SetConfig+0x5d8>
 8003f68:	2308      	movs	r3, #8
 8003f6a:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 8003f6e:	e013      	b.n	8003f98 <UART_SetConfig+0x5d8>
 8003f70:	2310      	movs	r3, #16
 8003f72:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 8003f76:	e00f      	b.n	8003f98 <UART_SetConfig+0x5d8>
 8003f78:	2320      	movs	r3, #32
 8003f7a:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 8003f7e:	e00b      	b.n	8003f98 <UART_SetConfig+0x5d8>
 8003f80:	2340      	movs	r3, #64	; 0x40
 8003f82:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 8003f86:	e007      	b.n	8003f98 <UART_SetConfig+0x5d8>
 8003f88:	2380      	movs	r3, #128	; 0x80
 8003f8a:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 8003f8e:	bf00      	nop
 8003f90:	e002      	b.n	8003f98 <UART_SetConfig+0x5d8>
 8003f92:	2380      	movs	r3, #128	; 0x80
 8003f94:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	681b      	ldr	r3, [r3, #0]
 8003f9c:	4a32      	ldr	r2, [pc, #200]	; (8004068 <UART_SetConfig+0x6a8>)
 8003f9e:	4293      	cmp	r3, r2
 8003fa0:	f040 86f7 	bne.w	8004d92 <UART_SetConfig+0x13d2>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8003fa4:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 8003fa8:	2b08      	cmp	r3, #8
 8003faa:	f000 80c0 	beq.w	800412e <UART_SetConfig+0x76e>
 8003fae:	2b08      	cmp	r3, #8
 8003fb0:	dc04      	bgt.n	8003fbc <UART_SetConfig+0x5fc>
 8003fb2:	2b02      	cmp	r3, #2
 8003fb4:	d00c      	beq.n	8003fd0 <UART_SetConfig+0x610>
 8003fb6:	2b04      	cmp	r3, #4
 8003fb8:	d065      	beq.n	8004086 <UART_SetConfig+0x6c6>
 8003fba:	e27a      	b.n	80044b2 <UART_SetConfig+0xaf2>
 8003fbc:	2b20      	cmp	r3, #32
 8003fbe:	f000 81b0 	beq.w	8004322 <UART_SetConfig+0x962>
 8003fc2:	2b40      	cmp	r3, #64	; 0x40
 8003fc4:	f000 821e 	beq.w	8004404 <UART_SetConfig+0xa44>
 8003fc8:	2b10      	cmp	r3, #16
 8003fca:	f000 8104 	beq.w	80041d6 <UART_SetConfig+0x816>
 8003fce:	e270      	b.n	80044b2 <UART_SetConfig+0xaf2>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        lpuart_ker_ck_pres = (HAL_RCCEx_GetD3PCLK1Freq() / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
 8003fd0:	f7fe ffe0 	bl	8002f94 <HAL_RCCEx_GetD3PCLK1Freq>
 8003fd4:	4602      	mov	r2, r0
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003fda:	2b00      	cmp	r3, #0
 8003fdc:	d04e      	beq.n	800407c <UART_SetConfig+0x6bc>
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003fe2:	2b01      	cmp	r3, #1
 8003fe4:	d048      	beq.n	8004078 <UART_SetConfig+0x6b8>
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003fea:	2b02      	cmp	r3, #2
 8003fec:	d042      	beq.n	8004074 <UART_SetConfig+0x6b4>
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ff2:	2b03      	cmp	r3, #3
 8003ff4:	d03c      	beq.n	8004070 <UART_SetConfig+0x6b0>
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ffa:	2b04      	cmp	r3, #4
 8003ffc:	d036      	beq.n	800406c <UART_SetConfig+0x6ac>
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004002:	2b05      	cmp	r3, #5
 8004004:	d026      	beq.n	8004054 <UART_SetConfig+0x694>
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800400a:	2b06      	cmp	r3, #6
 800400c:	d020      	beq.n	8004050 <UART_SetConfig+0x690>
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004012:	2b07      	cmp	r3, #7
 8004014:	d01a      	beq.n	800404c <UART_SetConfig+0x68c>
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800401a:	2b08      	cmp	r3, #8
 800401c:	d014      	beq.n	8004048 <UART_SetConfig+0x688>
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004022:	2b09      	cmp	r3, #9
 8004024:	d00e      	beq.n	8004044 <UART_SetConfig+0x684>
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800402a:	2b0a      	cmp	r3, #10
 800402c:	d008      	beq.n	8004040 <UART_SetConfig+0x680>
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004032:	2b0b      	cmp	r3, #11
 8004034:	d102      	bne.n	800403c <UART_SetConfig+0x67c>
 8004036:	f44f 7380 	mov.w	r3, #256	; 0x100
 800403a:	e020      	b.n	800407e <UART_SetConfig+0x6be>
 800403c:	2301      	movs	r3, #1
 800403e:	e01e      	b.n	800407e <UART_SetConfig+0x6be>
 8004040:	2380      	movs	r3, #128	; 0x80
 8004042:	e01c      	b.n	800407e <UART_SetConfig+0x6be>
 8004044:	2340      	movs	r3, #64	; 0x40
 8004046:	e01a      	b.n	800407e <UART_SetConfig+0x6be>
 8004048:	2320      	movs	r3, #32
 800404a:	e018      	b.n	800407e <UART_SetConfig+0x6be>
 800404c:	2310      	movs	r3, #16
 800404e:	e016      	b.n	800407e <UART_SetConfig+0x6be>
 8004050:	230c      	movs	r3, #12
 8004052:	e014      	b.n	800407e <UART_SetConfig+0x6be>
 8004054:	230a      	movs	r3, #10
 8004056:	e012      	b.n	800407e <UART_SetConfig+0x6be>
 8004058:	40011400 	.word	0x40011400
 800405c:	58024400 	.word	0x58024400
 8004060:	40007800 	.word	0x40007800
 8004064:	40007c00 	.word	0x40007c00
 8004068:	58000c00 	.word	0x58000c00
 800406c:	2308      	movs	r3, #8
 800406e:	e006      	b.n	800407e <UART_SetConfig+0x6be>
 8004070:	2306      	movs	r3, #6
 8004072:	e004      	b.n	800407e <UART_SetConfig+0x6be>
 8004074:	2304      	movs	r3, #4
 8004076:	e002      	b.n	800407e <UART_SetConfig+0x6be>
 8004078:	2302      	movs	r3, #2
 800407a:	e000      	b.n	800407e <UART_SetConfig+0x6be>
 800407c:	2301      	movs	r3, #1
 800407e:	fbb2 f3f3 	udiv	r3, r2, r3
 8004082:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8004084:	e219      	b.n	80044ba <UART_SetConfig+0xafa>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8004086:	f107 0318 	add.w	r3, r7, #24
 800408a:	4618      	mov	r0, r3
 800408c:	f7fe ff98 	bl	8002fc0 <HAL_RCCEx_GetPLL2ClockFreq>
        lpuart_ker_ck_pres = (pll2_clocks.PLL2_Q_Frequency / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
 8004090:	69fa      	ldr	r2, [r7, #28]
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004096:	2b00      	cmp	r3, #0
 8004098:	d044      	beq.n	8004124 <UART_SetConfig+0x764>
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800409e:	2b01      	cmp	r3, #1
 80040a0:	d03e      	beq.n	8004120 <UART_SetConfig+0x760>
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80040a6:	2b02      	cmp	r3, #2
 80040a8:	d038      	beq.n	800411c <UART_SetConfig+0x75c>
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80040ae:	2b03      	cmp	r3, #3
 80040b0:	d032      	beq.n	8004118 <UART_SetConfig+0x758>
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80040b6:	2b04      	cmp	r3, #4
 80040b8:	d02c      	beq.n	8004114 <UART_SetConfig+0x754>
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80040be:	2b05      	cmp	r3, #5
 80040c0:	d026      	beq.n	8004110 <UART_SetConfig+0x750>
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80040c6:	2b06      	cmp	r3, #6
 80040c8:	d020      	beq.n	800410c <UART_SetConfig+0x74c>
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80040ce:	2b07      	cmp	r3, #7
 80040d0:	d01a      	beq.n	8004108 <UART_SetConfig+0x748>
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80040d6:	2b08      	cmp	r3, #8
 80040d8:	d014      	beq.n	8004104 <UART_SetConfig+0x744>
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80040de:	2b09      	cmp	r3, #9
 80040e0:	d00e      	beq.n	8004100 <UART_SetConfig+0x740>
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80040e6:	2b0a      	cmp	r3, #10
 80040e8:	d008      	beq.n	80040fc <UART_SetConfig+0x73c>
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80040ee:	2b0b      	cmp	r3, #11
 80040f0:	d102      	bne.n	80040f8 <UART_SetConfig+0x738>
 80040f2:	f44f 7380 	mov.w	r3, #256	; 0x100
 80040f6:	e016      	b.n	8004126 <UART_SetConfig+0x766>
 80040f8:	2301      	movs	r3, #1
 80040fa:	e014      	b.n	8004126 <UART_SetConfig+0x766>
 80040fc:	2380      	movs	r3, #128	; 0x80
 80040fe:	e012      	b.n	8004126 <UART_SetConfig+0x766>
 8004100:	2340      	movs	r3, #64	; 0x40
 8004102:	e010      	b.n	8004126 <UART_SetConfig+0x766>
 8004104:	2320      	movs	r3, #32
 8004106:	e00e      	b.n	8004126 <UART_SetConfig+0x766>
 8004108:	2310      	movs	r3, #16
 800410a:	e00c      	b.n	8004126 <UART_SetConfig+0x766>
 800410c:	230c      	movs	r3, #12
 800410e:	e00a      	b.n	8004126 <UART_SetConfig+0x766>
 8004110:	230a      	movs	r3, #10
 8004112:	e008      	b.n	8004126 <UART_SetConfig+0x766>
 8004114:	2308      	movs	r3, #8
 8004116:	e006      	b.n	8004126 <UART_SetConfig+0x766>
 8004118:	2306      	movs	r3, #6
 800411a:	e004      	b.n	8004126 <UART_SetConfig+0x766>
 800411c:	2304      	movs	r3, #4
 800411e:	e002      	b.n	8004126 <UART_SetConfig+0x766>
 8004120:	2302      	movs	r3, #2
 8004122:	e000      	b.n	8004126 <UART_SetConfig+0x766>
 8004124:	2301      	movs	r3, #1
 8004126:	fbb2 f3f3 	udiv	r3, r2, r3
 800412a:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800412c:	e1c5      	b.n	80044ba <UART_SetConfig+0xafa>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800412e:	f107 030c 	add.w	r3, r7, #12
 8004132:	4618      	mov	r0, r3
 8004134:	f7ff f890 	bl	8003258 <HAL_RCCEx_GetPLL3ClockFreq>
        lpuart_ker_ck_pres = (pll3_clocks.PLL3_Q_Frequency / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
 8004138:	693a      	ldr	r2, [r7, #16]
 800413a:	687b      	ldr	r3, [r7, #4]
 800413c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800413e:	2b00      	cmp	r3, #0
 8004140:	d044      	beq.n	80041cc <UART_SetConfig+0x80c>
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004146:	2b01      	cmp	r3, #1
 8004148:	d03e      	beq.n	80041c8 <UART_SetConfig+0x808>
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800414e:	2b02      	cmp	r3, #2
 8004150:	d038      	beq.n	80041c4 <UART_SetConfig+0x804>
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004156:	2b03      	cmp	r3, #3
 8004158:	d032      	beq.n	80041c0 <UART_SetConfig+0x800>
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800415e:	2b04      	cmp	r3, #4
 8004160:	d02c      	beq.n	80041bc <UART_SetConfig+0x7fc>
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004166:	2b05      	cmp	r3, #5
 8004168:	d026      	beq.n	80041b8 <UART_SetConfig+0x7f8>
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800416e:	2b06      	cmp	r3, #6
 8004170:	d020      	beq.n	80041b4 <UART_SetConfig+0x7f4>
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004176:	2b07      	cmp	r3, #7
 8004178:	d01a      	beq.n	80041b0 <UART_SetConfig+0x7f0>
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800417e:	2b08      	cmp	r3, #8
 8004180:	d014      	beq.n	80041ac <UART_SetConfig+0x7ec>
 8004182:	687b      	ldr	r3, [r7, #4]
 8004184:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004186:	2b09      	cmp	r3, #9
 8004188:	d00e      	beq.n	80041a8 <UART_SetConfig+0x7e8>
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800418e:	2b0a      	cmp	r3, #10
 8004190:	d008      	beq.n	80041a4 <UART_SetConfig+0x7e4>
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004196:	2b0b      	cmp	r3, #11
 8004198:	d102      	bne.n	80041a0 <UART_SetConfig+0x7e0>
 800419a:	f44f 7380 	mov.w	r3, #256	; 0x100
 800419e:	e016      	b.n	80041ce <UART_SetConfig+0x80e>
 80041a0:	2301      	movs	r3, #1
 80041a2:	e014      	b.n	80041ce <UART_SetConfig+0x80e>
 80041a4:	2380      	movs	r3, #128	; 0x80
 80041a6:	e012      	b.n	80041ce <UART_SetConfig+0x80e>
 80041a8:	2340      	movs	r3, #64	; 0x40
 80041aa:	e010      	b.n	80041ce <UART_SetConfig+0x80e>
 80041ac:	2320      	movs	r3, #32
 80041ae:	e00e      	b.n	80041ce <UART_SetConfig+0x80e>
 80041b0:	2310      	movs	r3, #16
 80041b2:	e00c      	b.n	80041ce <UART_SetConfig+0x80e>
 80041b4:	230c      	movs	r3, #12
 80041b6:	e00a      	b.n	80041ce <UART_SetConfig+0x80e>
 80041b8:	230a      	movs	r3, #10
 80041ba:	e008      	b.n	80041ce <UART_SetConfig+0x80e>
 80041bc:	2308      	movs	r3, #8
 80041be:	e006      	b.n	80041ce <UART_SetConfig+0x80e>
 80041c0:	2306      	movs	r3, #6
 80041c2:	e004      	b.n	80041ce <UART_SetConfig+0x80e>
 80041c4:	2304      	movs	r3, #4
 80041c6:	e002      	b.n	80041ce <UART_SetConfig+0x80e>
 80041c8:	2302      	movs	r3, #2
 80041ca:	e000      	b.n	80041ce <UART_SetConfig+0x80e>
 80041cc:	2301      	movs	r3, #1
 80041ce:	fbb2 f3f3 	udiv	r3, r2, r3
 80041d2:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80041d4:	e171      	b.n	80044ba <UART_SetConfig+0xafa>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80041d6:	4b7a      	ldr	r3, [pc, #488]	; (80043c0 <UART_SetConfig+0xa00>)
 80041d8:	681b      	ldr	r3, [r3, #0]
 80041da:	f003 0320 	and.w	r3, r3, #32
 80041de:	2b00      	cmp	r3, #0
 80041e0:	d054      	beq.n	800428c <UART_SetConfig+0x8cc>
        {
          lpuart_ker_ck_pres = ((uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U)) / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
 80041e2:	4b77      	ldr	r3, [pc, #476]	; (80043c0 <UART_SetConfig+0xa00>)
 80041e4:	681b      	ldr	r3, [r3, #0]
 80041e6:	08db      	lsrs	r3, r3, #3
 80041e8:	f003 0303 	and.w	r3, r3, #3
 80041ec:	4a75      	ldr	r2, [pc, #468]	; (80043c4 <UART_SetConfig+0xa04>)
 80041ee:	40da      	lsrs	r2, r3
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80041f4:	2b00      	cmp	r3, #0
 80041f6:	d044      	beq.n	8004282 <UART_SetConfig+0x8c2>
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80041fc:	2b01      	cmp	r3, #1
 80041fe:	d03e      	beq.n	800427e <UART_SetConfig+0x8be>
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004204:	2b02      	cmp	r3, #2
 8004206:	d038      	beq.n	800427a <UART_SetConfig+0x8ba>
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800420c:	2b03      	cmp	r3, #3
 800420e:	d032      	beq.n	8004276 <UART_SetConfig+0x8b6>
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004214:	2b04      	cmp	r3, #4
 8004216:	d02c      	beq.n	8004272 <UART_SetConfig+0x8b2>
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800421c:	2b05      	cmp	r3, #5
 800421e:	d026      	beq.n	800426e <UART_SetConfig+0x8ae>
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004224:	2b06      	cmp	r3, #6
 8004226:	d020      	beq.n	800426a <UART_SetConfig+0x8aa>
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800422c:	2b07      	cmp	r3, #7
 800422e:	d01a      	beq.n	8004266 <UART_SetConfig+0x8a6>
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004234:	2b08      	cmp	r3, #8
 8004236:	d014      	beq.n	8004262 <UART_SetConfig+0x8a2>
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800423c:	2b09      	cmp	r3, #9
 800423e:	d00e      	beq.n	800425e <UART_SetConfig+0x89e>
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004244:	2b0a      	cmp	r3, #10
 8004246:	d008      	beq.n	800425a <UART_SetConfig+0x89a>
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800424c:	2b0b      	cmp	r3, #11
 800424e:	d102      	bne.n	8004256 <UART_SetConfig+0x896>
 8004250:	f44f 7380 	mov.w	r3, #256	; 0x100
 8004254:	e016      	b.n	8004284 <UART_SetConfig+0x8c4>
 8004256:	2301      	movs	r3, #1
 8004258:	e014      	b.n	8004284 <UART_SetConfig+0x8c4>
 800425a:	2380      	movs	r3, #128	; 0x80
 800425c:	e012      	b.n	8004284 <UART_SetConfig+0x8c4>
 800425e:	2340      	movs	r3, #64	; 0x40
 8004260:	e010      	b.n	8004284 <UART_SetConfig+0x8c4>
 8004262:	2320      	movs	r3, #32
 8004264:	e00e      	b.n	8004284 <UART_SetConfig+0x8c4>
 8004266:	2310      	movs	r3, #16
 8004268:	e00c      	b.n	8004284 <UART_SetConfig+0x8c4>
 800426a:	230c      	movs	r3, #12
 800426c:	e00a      	b.n	8004284 <UART_SetConfig+0x8c4>
 800426e:	230a      	movs	r3, #10
 8004270:	e008      	b.n	8004284 <UART_SetConfig+0x8c4>
 8004272:	2308      	movs	r3, #8
 8004274:	e006      	b.n	8004284 <UART_SetConfig+0x8c4>
 8004276:	2306      	movs	r3, #6
 8004278:	e004      	b.n	8004284 <UART_SetConfig+0x8c4>
 800427a:	2304      	movs	r3, #4
 800427c:	e002      	b.n	8004284 <UART_SetConfig+0x8c4>
 800427e:	2302      	movs	r3, #2
 8004280:	e000      	b.n	8004284 <UART_SetConfig+0x8c4>
 8004282:	2301      	movs	r3, #1
 8004284:	fbb2 f3f3 	udiv	r3, r2, r3
 8004288:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          lpuart_ker_ck_pres = ((uint32_t) HSI_VALUE / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
        }
        break;
 800428a:	e116      	b.n	80044ba <UART_SetConfig+0xafa>
          lpuart_ker_ck_pres = ((uint32_t) HSI_VALUE / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004290:	2b00      	cmp	r3, #0
 8004292:	d043      	beq.n	800431c <UART_SetConfig+0x95c>
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004298:	2b01      	cmp	r3, #1
 800429a:	d03d      	beq.n	8004318 <UART_SetConfig+0x958>
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80042a0:	2b02      	cmp	r3, #2
 80042a2:	d037      	beq.n	8004314 <UART_SetConfig+0x954>
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80042a8:	2b03      	cmp	r3, #3
 80042aa:	d031      	beq.n	8004310 <UART_SetConfig+0x950>
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80042b0:	2b04      	cmp	r3, #4
 80042b2:	d02b      	beq.n	800430c <UART_SetConfig+0x94c>
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80042b8:	2b05      	cmp	r3, #5
 80042ba:	d025      	beq.n	8004308 <UART_SetConfig+0x948>
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80042c0:	2b06      	cmp	r3, #6
 80042c2:	d01f      	beq.n	8004304 <UART_SetConfig+0x944>
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80042c8:	2b07      	cmp	r3, #7
 80042ca:	d019      	beq.n	8004300 <UART_SetConfig+0x940>
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80042d0:	2b08      	cmp	r3, #8
 80042d2:	d013      	beq.n	80042fc <UART_SetConfig+0x93c>
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80042d8:	2b09      	cmp	r3, #9
 80042da:	d00d      	beq.n	80042f8 <UART_SetConfig+0x938>
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80042e0:	2b0a      	cmp	r3, #10
 80042e2:	d007      	beq.n	80042f4 <UART_SetConfig+0x934>
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80042e8:	2b0b      	cmp	r3, #11
 80042ea:	d101      	bne.n	80042f0 <UART_SetConfig+0x930>
 80042ec:	4b36      	ldr	r3, [pc, #216]	; (80043c8 <UART_SetConfig+0xa08>)
 80042ee:	e016      	b.n	800431e <UART_SetConfig+0x95e>
 80042f0:	4b34      	ldr	r3, [pc, #208]	; (80043c4 <UART_SetConfig+0xa04>)
 80042f2:	e014      	b.n	800431e <UART_SetConfig+0x95e>
 80042f4:	4b35      	ldr	r3, [pc, #212]	; (80043cc <UART_SetConfig+0xa0c>)
 80042f6:	e012      	b.n	800431e <UART_SetConfig+0x95e>
 80042f8:	4b35      	ldr	r3, [pc, #212]	; (80043d0 <UART_SetConfig+0xa10>)
 80042fa:	e010      	b.n	800431e <UART_SetConfig+0x95e>
 80042fc:	4b35      	ldr	r3, [pc, #212]	; (80043d4 <UART_SetConfig+0xa14>)
 80042fe:	e00e      	b.n	800431e <UART_SetConfig+0x95e>
 8004300:	4b35      	ldr	r3, [pc, #212]	; (80043d8 <UART_SetConfig+0xa18>)
 8004302:	e00c      	b.n	800431e <UART_SetConfig+0x95e>
 8004304:	4b35      	ldr	r3, [pc, #212]	; (80043dc <UART_SetConfig+0xa1c>)
 8004306:	e00a      	b.n	800431e <UART_SetConfig+0x95e>
 8004308:	4b35      	ldr	r3, [pc, #212]	; (80043e0 <UART_SetConfig+0xa20>)
 800430a:	e008      	b.n	800431e <UART_SetConfig+0x95e>
 800430c:	4b35      	ldr	r3, [pc, #212]	; (80043e4 <UART_SetConfig+0xa24>)
 800430e:	e006      	b.n	800431e <UART_SetConfig+0x95e>
 8004310:	4b35      	ldr	r3, [pc, #212]	; (80043e8 <UART_SetConfig+0xa28>)
 8004312:	e004      	b.n	800431e <UART_SetConfig+0x95e>
 8004314:	4b35      	ldr	r3, [pc, #212]	; (80043ec <UART_SetConfig+0xa2c>)
 8004316:	e002      	b.n	800431e <UART_SetConfig+0x95e>
 8004318:	4b35      	ldr	r3, [pc, #212]	; (80043f0 <UART_SetConfig+0xa30>)
 800431a:	e000      	b.n	800431e <UART_SetConfig+0x95e>
 800431c:	4b29      	ldr	r3, [pc, #164]	; (80043c4 <UART_SetConfig+0xa04>)
 800431e:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8004320:	e0cb      	b.n	80044ba <UART_SetConfig+0xafa>
      case UART_CLOCKSOURCE_CSI:
        lpuart_ker_ck_pres = ((uint32_t)CSI_VALUE / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004326:	2b00      	cmp	r3, #0
 8004328:	d046      	beq.n	80043b8 <UART_SetConfig+0x9f8>
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800432e:	2b01      	cmp	r3, #1
 8004330:	d040      	beq.n	80043b4 <UART_SetConfig+0x9f4>
 8004332:	687b      	ldr	r3, [r7, #4]
 8004334:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004336:	2b02      	cmp	r3, #2
 8004338:	d03a      	beq.n	80043b0 <UART_SetConfig+0x9f0>
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800433e:	2b03      	cmp	r3, #3
 8004340:	d034      	beq.n	80043ac <UART_SetConfig+0x9ec>
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004346:	2b04      	cmp	r3, #4
 8004348:	d02e      	beq.n	80043a8 <UART_SetConfig+0x9e8>
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800434e:	2b05      	cmp	r3, #5
 8004350:	d028      	beq.n	80043a4 <UART_SetConfig+0x9e4>
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004356:	2b06      	cmp	r3, #6
 8004358:	d022      	beq.n	80043a0 <UART_SetConfig+0x9e0>
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800435e:	2b07      	cmp	r3, #7
 8004360:	d01c      	beq.n	800439c <UART_SetConfig+0x9dc>
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004366:	2b08      	cmp	r3, #8
 8004368:	d016      	beq.n	8004398 <UART_SetConfig+0x9d8>
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800436e:	2b09      	cmp	r3, #9
 8004370:	d00f      	beq.n	8004392 <UART_SetConfig+0x9d2>
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004376:	2b0a      	cmp	r3, #10
 8004378:	d008      	beq.n	800438c <UART_SetConfig+0x9cc>
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800437e:	2b0b      	cmp	r3, #11
 8004380:	d102      	bne.n	8004388 <UART_SetConfig+0x9c8>
 8004382:	f643 5309 	movw	r3, #15625	; 0x3d09
 8004386:	e018      	b.n	80043ba <UART_SetConfig+0x9fa>
 8004388:	4b13      	ldr	r3, [pc, #76]	; (80043d8 <UART_SetConfig+0xa18>)
 800438a:	e016      	b.n	80043ba <UART_SetConfig+0x9fa>
 800438c:	f647 2312 	movw	r3, #31250	; 0x7a12
 8004390:	e013      	b.n	80043ba <UART_SetConfig+0x9fa>
 8004392:	f24f 4324 	movw	r3, #62500	; 0xf424
 8004396:	e010      	b.n	80043ba <UART_SetConfig+0x9fa>
 8004398:	4b16      	ldr	r3, [pc, #88]	; (80043f4 <UART_SetConfig+0xa34>)
 800439a:	e00e      	b.n	80043ba <UART_SetConfig+0x9fa>
 800439c:	4b0a      	ldr	r3, [pc, #40]	; (80043c8 <UART_SetConfig+0xa08>)
 800439e:	e00c      	b.n	80043ba <UART_SetConfig+0x9fa>
 80043a0:	4b15      	ldr	r3, [pc, #84]	; (80043f8 <UART_SetConfig+0xa38>)
 80043a2:	e00a      	b.n	80043ba <UART_SetConfig+0x9fa>
 80043a4:	4b15      	ldr	r3, [pc, #84]	; (80043fc <UART_SetConfig+0xa3c>)
 80043a6:	e008      	b.n	80043ba <UART_SetConfig+0x9fa>
 80043a8:	4b08      	ldr	r3, [pc, #32]	; (80043cc <UART_SetConfig+0xa0c>)
 80043aa:	e006      	b.n	80043ba <UART_SetConfig+0x9fa>
 80043ac:	4b14      	ldr	r3, [pc, #80]	; (8004400 <UART_SetConfig+0xa40>)
 80043ae:	e004      	b.n	80043ba <UART_SetConfig+0x9fa>
 80043b0:	4b07      	ldr	r3, [pc, #28]	; (80043d0 <UART_SetConfig+0xa10>)
 80043b2:	e002      	b.n	80043ba <UART_SetConfig+0x9fa>
 80043b4:	4b07      	ldr	r3, [pc, #28]	; (80043d4 <UART_SetConfig+0xa14>)
 80043b6:	e000      	b.n	80043ba <UART_SetConfig+0x9fa>
 80043b8:	4b07      	ldr	r3, [pc, #28]	; (80043d8 <UART_SetConfig+0xa18>)
 80043ba:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80043bc:	e07d      	b.n	80044ba <UART_SetConfig+0xafa>
 80043be:	bf00      	nop
 80043c0:	58024400 	.word	0x58024400
 80043c4:	03d09000 	.word	0x03d09000
 80043c8:	0003d090 	.word	0x0003d090
 80043cc:	0007a120 	.word	0x0007a120
 80043d0:	000f4240 	.word	0x000f4240
 80043d4:	001e8480 	.word	0x001e8480
 80043d8:	003d0900 	.word	0x003d0900
 80043dc:	00516155 	.word	0x00516155
 80043e0:	0061a800 	.word	0x0061a800
 80043e4:	007a1200 	.word	0x007a1200
 80043e8:	00a2c2aa 	.word	0x00a2c2aa
 80043ec:	00f42400 	.word	0x00f42400
 80043f0:	01e84800 	.word	0x01e84800
 80043f4:	0001e848 	.word	0x0001e848
 80043f8:	00051615 	.word	0x00051615
 80043fc:	00061a80 	.word	0x00061a80
 8004400:	000a2c2a 	.word	0x000a2c2a
      case UART_CLOCKSOURCE_LSE:
        lpuart_ker_ck_pres = ((uint32_t)LSE_VALUE / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004408:	2b00      	cmp	r3, #0
 800440a:	d04e      	beq.n	80044aa <UART_SetConfig+0xaea>
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004410:	2b01      	cmp	r3, #1
 8004412:	d047      	beq.n	80044a4 <UART_SetConfig+0xae4>
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004418:	2b02      	cmp	r3, #2
 800441a:	d040      	beq.n	800449e <UART_SetConfig+0xade>
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004420:	2b03      	cmp	r3, #3
 8004422:	d039      	beq.n	8004498 <UART_SetConfig+0xad8>
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004428:	2b04      	cmp	r3, #4
 800442a:	d032      	beq.n	8004492 <UART_SetConfig+0xad2>
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004430:	2b05      	cmp	r3, #5
 8004432:	d02b      	beq.n	800448c <UART_SetConfig+0xacc>
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004438:	2b06      	cmp	r3, #6
 800443a:	d024      	beq.n	8004486 <UART_SetConfig+0xac6>
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004440:	2b07      	cmp	r3, #7
 8004442:	d01d      	beq.n	8004480 <UART_SetConfig+0xac0>
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004448:	2b08      	cmp	r3, #8
 800444a:	d016      	beq.n	800447a <UART_SetConfig+0xaba>
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004450:	2b09      	cmp	r3, #9
 8004452:	d00f      	beq.n	8004474 <UART_SetConfig+0xab4>
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004458:	2b0a      	cmp	r3, #10
 800445a:	d008      	beq.n	800446e <UART_SetConfig+0xaae>
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004460:	2b0b      	cmp	r3, #11
 8004462:	d101      	bne.n	8004468 <UART_SetConfig+0xaa8>
 8004464:	2380      	movs	r3, #128	; 0x80
 8004466:	e022      	b.n	80044ae <UART_SetConfig+0xaee>
 8004468:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800446c:	e01f      	b.n	80044ae <UART_SetConfig+0xaee>
 800446e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8004472:	e01c      	b.n	80044ae <UART_SetConfig+0xaee>
 8004474:	f44f 7300 	mov.w	r3, #512	; 0x200
 8004478:	e019      	b.n	80044ae <UART_SetConfig+0xaee>
 800447a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800447e:	e016      	b.n	80044ae <UART_SetConfig+0xaee>
 8004480:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8004484:	e013      	b.n	80044ae <UART_SetConfig+0xaee>
 8004486:	f640 23aa 	movw	r3, #2730	; 0xaaa
 800448a:	e010      	b.n	80044ae <UART_SetConfig+0xaee>
 800448c:	f640 43cc 	movw	r3, #3276	; 0xccc
 8004490:	e00d      	b.n	80044ae <UART_SetConfig+0xaee>
 8004492:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8004496:	e00a      	b.n	80044ae <UART_SetConfig+0xaee>
 8004498:	f241 5355 	movw	r3, #5461	; 0x1555
 800449c:	e007      	b.n	80044ae <UART_SetConfig+0xaee>
 800449e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80044a2:	e004      	b.n	80044ae <UART_SetConfig+0xaee>
 80044a4:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80044a8:	e001      	b.n	80044ae <UART_SetConfig+0xaee>
 80044aa:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80044ae:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80044b0:	e003      	b.n	80044ba <UART_SetConfig+0xafa>
      default:
        ret = HAL_ERROR;
 80044b2:	2301      	movs	r3, #1
 80044b4:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
        break;
 80044b8:	bf00      	nop
    }

    /* if proper clock source reported */
    if (lpuart_ker_ck_pres != 0U)
 80044ba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80044bc:	2b00      	cmp	r3, #0
 80044be:	f001 83e8 	beq.w	8005c92 <UART_SetConfig+0x22d2>
    {
      /* ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	685a      	ldr	r2, [r3, #4]
 80044c6:	4613      	mov	r3, r2
 80044c8:	005b      	lsls	r3, r3, #1
 80044ca:	4413      	add	r3, r2
 80044cc:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80044ce:	429a      	cmp	r2, r3
 80044d0:	d305      	bcc.n	80044de <UART_SetConfig+0xb1e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	685b      	ldr	r3, [r3, #4]
 80044d6:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80044d8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80044da:	429a      	cmp	r2, r3
 80044dc:	d904      	bls.n	80044e8 <UART_SetConfig+0xb28>
      {
        ret = HAL_ERROR;
 80044de:	2301      	movs	r3, #1
 80044e0:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80044e4:	f001 bbd5 	b.w	8005c92 <UART_SetConfig+0x22d2>
      }
      else
      {
        switch (clocksource)
 80044e8:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 80044ec:	2b08      	cmp	r3, #8
 80044ee:	f000 8154 	beq.w	800479a <UART_SetConfig+0xdda>
 80044f2:	2b08      	cmp	r3, #8
 80044f4:	dc06      	bgt.n	8004504 <UART_SetConfig+0xb44>
 80044f6:	2b02      	cmp	r3, #2
 80044f8:	d00f      	beq.n	800451a <UART_SetConfig+0xb5a>
 80044fa:	2b04      	cmp	r3, #4
 80044fc:	f000 80ac 	beq.w	8004658 <UART_SetConfig+0xc98>
 8004500:	f000 bc30 	b.w	8004d64 <UART_SetConfig+0x13a4>
 8004504:	2b20      	cmp	r3, #32
 8004506:	f000 832d 	beq.w	8004b64 <UART_SetConfig+0x11a4>
 800450a:	2b40      	cmp	r3, #64	; 0x40
 800450c:	f000 83a5 	beq.w	8004c5a <UART_SetConfig+0x129a>
 8004510:	2b10      	cmp	r3, #16
 8004512:	f000 81e3 	beq.w	80048dc <UART_SetConfig+0xf1c>
 8004516:	f000 bc25 	b.w	8004d64 <UART_SetConfig+0x13a4>
        {
          case UART_CLOCKSOURCE_D3PCLK1:
            pclk = HAL_RCCEx_GetD3PCLK1Freq();
 800451a:	f7fe fd3b 	bl	8002f94 <HAL_RCCEx_GetD3PCLK1Freq>
 800451e:	62b8      	str	r0, [r7, #40]	; 0x28
            usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8004520:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004522:	4618      	mov	r0, r3
 8004524:	f04f 0100 	mov.w	r1, #0
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800452c:	2b00      	cmp	r3, #0
 800452e:	d067      	beq.n	8004600 <UART_SetConfig+0xc40>
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004534:	2b01      	cmp	r3, #1
 8004536:	d05e      	beq.n	80045f6 <UART_SetConfig+0xc36>
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800453c:	2b02      	cmp	r3, #2
 800453e:	d055      	beq.n	80045ec <UART_SetConfig+0xc2c>
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004544:	2b03      	cmp	r3, #3
 8004546:	d04c      	beq.n	80045e2 <UART_SetConfig+0xc22>
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800454c:	2b04      	cmp	r3, #4
 800454e:	d043      	beq.n	80045d8 <UART_SetConfig+0xc18>
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004554:	2b05      	cmp	r3, #5
 8004556:	d03a      	beq.n	80045ce <UART_SetConfig+0xc0e>
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800455c:	2b06      	cmp	r3, #6
 800455e:	d031      	beq.n	80045c4 <UART_SetConfig+0xc04>
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004564:	2b07      	cmp	r3, #7
 8004566:	d028      	beq.n	80045ba <UART_SetConfig+0xbfa>
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800456c:	2b08      	cmp	r3, #8
 800456e:	d01f      	beq.n	80045b0 <UART_SetConfig+0xbf0>
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004574:	2b09      	cmp	r3, #9
 8004576:	d016      	beq.n	80045a6 <UART_SetConfig+0xbe6>
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800457c:	2b0a      	cmp	r3, #10
 800457e:	d00d      	beq.n	800459c <UART_SetConfig+0xbdc>
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004584:	2b0b      	cmp	r3, #11
 8004586:	d104      	bne.n	8004592 <UART_SetConfig+0xbd2>
 8004588:	f44f 7380 	mov.w	r3, #256	; 0x100
 800458c:	f04f 0400 	mov.w	r4, #0
 8004590:	e03a      	b.n	8004608 <UART_SetConfig+0xc48>
 8004592:	f04f 0301 	mov.w	r3, #1
 8004596:	f04f 0400 	mov.w	r4, #0
 800459a:	e035      	b.n	8004608 <UART_SetConfig+0xc48>
 800459c:	f04f 0380 	mov.w	r3, #128	; 0x80
 80045a0:	f04f 0400 	mov.w	r4, #0
 80045a4:	e030      	b.n	8004608 <UART_SetConfig+0xc48>
 80045a6:	f04f 0340 	mov.w	r3, #64	; 0x40
 80045aa:	f04f 0400 	mov.w	r4, #0
 80045ae:	e02b      	b.n	8004608 <UART_SetConfig+0xc48>
 80045b0:	f04f 0320 	mov.w	r3, #32
 80045b4:	f04f 0400 	mov.w	r4, #0
 80045b8:	e026      	b.n	8004608 <UART_SetConfig+0xc48>
 80045ba:	f04f 0310 	mov.w	r3, #16
 80045be:	f04f 0400 	mov.w	r4, #0
 80045c2:	e021      	b.n	8004608 <UART_SetConfig+0xc48>
 80045c4:	f04f 030c 	mov.w	r3, #12
 80045c8:	f04f 0400 	mov.w	r4, #0
 80045cc:	e01c      	b.n	8004608 <UART_SetConfig+0xc48>
 80045ce:	f04f 030a 	mov.w	r3, #10
 80045d2:	f04f 0400 	mov.w	r4, #0
 80045d6:	e017      	b.n	8004608 <UART_SetConfig+0xc48>
 80045d8:	f04f 0308 	mov.w	r3, #8
 80045dc:	f04f 0400 	mov.w	r4, #0
 80045e0:	e012      	b.n	8004608 <UART_SetConfig+0xc48>
 80045e2:	f04f 0306 	mov.w	r3, #6
 80045e6:	f04f 0400 	mov.w	r4, #0
 80045ea:	e00d      	b.n	8004608 <UART_SetConfig+0xc48>
 80045ec:	f04f 0304 	mov.w	r3, #4
 80045f0:	f04f 0400 	mov.w	r4, #0
 80045f4:	e008      	b.n	8004608 <UART_SetConfig+0xc48>
 80045f6:	f04f 0302 	mov.w	r3, #2
 80045fa:	f04f 0400 	mov.w	r4, #0
 80045fe:	e003      	b.n	8004608 <UART_SetConfig+0xc48>
 8004600:	f04f 0301 	mov.w	r3, #1
 8004604:	f04f 0400 	mov.w	r4, #0
 8004608:	461a      	mov	r2, r3
 800460a:	4623      	mov	r3, r4
 800460c:	f7fb fe6c 	bl	80002e8 <__aeabi_uldivmod>
 8004610:	4603      	mov	r3, r0
 8004612:	460c      	mov	r4, r1
 8004614:	4619      	mov	r1, r3
 8004616:	4622      	mov	r2, r4
 8004618:	f04f 0300 	mov.w	r3, #0
 800461c:	f04f 0400 	mov.w	r4, #0
 8004620:	0214      	lsls	r4, r2, #8
 8004622:	ea44 6411 	orr.w	r4, r4, r1, lsr #24
 8004626:	020b      	lsls	r3, r1, #8
 8004628:	687a      	ldr	r2, [r7, #4]
 800462a:	6852      	ldr	r2, [r2, #4]
 800462c:	0852      	lsrs	r2, r2, #1
 800462e:	4611      	mov	r1, r2
 8004630:	f04f 0200 	mov.w	r2, #0
 8004634:	eb13 0b01 	adds.w	fp, r3, r1
 8004638:	eb44 0c02 	adc.w	ip, r4, r2
 800463c:	4658      	mov	r0, fp
 800463e:	4661      	mov	r1, ip
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	685b      	ldr	r3, [r3, #4]
 8004644:	f04f 0400 	mov.w	r4, #0
 8004648:	461a      	mov	r2, r3
 800464a:	4623      	mov	r3, r4
 800464c:	f7fb fe4c 	bl	80002e8 <__aeabi_uldivmod>
 8004650:	4603      	mov	r3, r0
 8004652:	460c      	mov	r4, r1
 8004654:	637b      	str	r3, [r7, #52]	; 0x34
            break;
 8004656:	e389      	b.n	8004d6c <UART_SetConfig+0x13ac>
          case UART_CLOCKSOURCE_PLL2:
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8004658:	f107 0318 	add.w	r3, r7, #24
 800465c:	4618      	mov	r0, r3
 800465e:	f7fe fcaf 	bl	8002fc0 <HAL_RCCEx_GetPLL2ClockFreq>
            usartdiv = (uint32_t)(UART_DIV_LPUART(pll2_clocks.PLL2_Q_Frequency, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8004662:	69fb      	ldr	r3, [r7, #28]
 8004664:	4618      	mov	r0, r3
 8004666:	f04f 0100 	mov.w	r1, #0
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800466e:	2b00      	cmp	r3, #0
 8004670:	d067      	beq.n	8004742 <UART_SetConfig+0xd82>
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004676:	2b01      	cmp	r3, #1
 8004678:	d05e      	beq.n	8004738 <UART_SetConfig+0xd78>
 800467a:	687b      	ldr	r3, [r7, #4]
 800467c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800467e:	2b02      	cmp	r3, #2
 8004680:	d055      	beq.n	800472e <UART_SetConfig+0xd6e>
 8004682:	687b      	ldr	r3, [r7, #4]
 8004684:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004686:	2b03      	cmp	r3, #3
 8004688:	d04c      	beq.n	8004724 <UART_SetConfig+0xd64>
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800468e:	2b04      	cmp	r3, #4
 8004690:	d043      	beq.n	800471a <UART_SetConfig+0xd5a>
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004696:	2b05      	cmp	r3, #5
 8004698:	d03a      	beq.n	8004710 <UART_SetConfig+0xd50>
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800469e:	2b06      	cmp	r3, #6
 80046a0:	d031      	beq.n	8004706 <UART_SetConfig+0xd46>
 80046a2:	687b      	ldr	r3, [r7, #4]
 80046a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80046a6:	2b07      	cmp	r3, #7
 80046a8:	d028      	beq.n	80046fc <UART_SetConfig+0xd3c>
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80046ae:	2b08      	cmp	r3, #8
 80046b0:	d01f      	beq.n	80046f2 <UART_SetConfig+0xd32>
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80046b6:	2b09      	cmp	r3, #9
 80046b8:	d016      	beq.n	80046e8 <UART_SetConfig+0xd28>
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80046be:	2b0a      	cmp	r3, #10
 80046c0:	d00d      	beq.n	80046de <UART_SetConfig+0xd1e>
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80046c6:	2b0b      	cmp	r3, #11
 80046c8:	d104      	bne.n	80046d4 <UART_SetConfig+0xd14>
 80046ca:	f44f 7380 	mov.w	r3, #256	; 0x100
 80046ce:	f04f 0400 	mov.w	r4, #0
 80046d2:	e03a      	b.n	800474a <UART_SetConfig+0xd8a>
 80046d4:	f04f 0301 	mov.w	r3, #1
 80046d8:	f04f 0400 	mov.w	r4, #0
 80046dc:	e035      	b.n	800474a <UART_SetConfig+0xd8a>
 80046de:	f04f 0380 	mov.w	r3, #128	; 0x80
 80046e2:	f04f 0400 	mov.w	r4, #0
 80046e6:	e030      	b.n	800474a <UART_SetConfig+0xd8a>
 80046e8:	f04f 0340 	mov.w	r3, #64	; 0x40
 80046ec:	f04f 0400 	mov.w	r4, #0
 80046f0:	e02b      	b.n	800474a <UART_SetConfig+0xd8a>
 80046f2:	f04f 0320 	mov.w	r3, #32
 80046f6:	f04f 0400 	mov.w	r4, #0
 80046fa:	e026      	b.n	800474a <UART_SetConfig+0xd8a>
 80046fc:	f04f 0310 	mov.w	r3, #16
 8004700:	f04f 0400 	mov.w	r4, #0
 8004704:	e021      	b.n	800474a <UART_SetConfig+0xd8a>
 8004706:	f04f 030c 	mov.w	r3, #12
 800470a:	f04f 0400 	mov.w	r4, #0
 800470e:	e01c      	b.n	800474a <UART_SetConfig+0xd8a>
 8004710:	f04f 030a 	mov.w	r3, #10
 8004714:	f04f 0400 	mov.w	r4, #0
 8004718:	e017      	b.n	800474a <UART_SetConfig+0xd8a>
 800471a:	f04f 0308 	mov.w	r3, #8
 800471e:	f04f 0400 	mov.w	r4, #0
 8004722:	e012      	b.n	800474a <UART_SetConfig+0xd8a>
 8004724:	f04f 0306 	mov.w	r3, #6
 8004728:	f04f 0400 	mov.w	r4, #0
 800472c:	e00d      	b.n	800474a <UART_SetConfig+0xd8a>
 800472e:	f04f 0304 	mov.w	r3, #4
 8004732:	f04f 0400 	mov.w	r4, #0
 8004736:	e008      	b.n	800474a <UART_SetConfig+0xd8a>
 8004738:	f04f 0302 	mov.w	r3, #2
 800473c:	f04f 0400 	mov.w	r4, #0
 8004740:	e003      	b.n	800474a <UART_SetConfig+0xd8a>
 8004742:	f04f 0301 	mov.w	r3, #1
 8004746:	f04f 0400 	mov.w	r4, #0
 800474a:	461a      	mov	r2, r3
 800474c:	4623      	mov	r3, r4
 800474e:	f7fb fdcb 	bl	80002e8 <__aeabi_uldivmod>
 8004752:	4603      	mov	r3, r0
 8004754:	460c      	mov	r4, r1
 8004756:	4619      	mov	r1, r3
 8004758:	4622      	mov	r2, r4
 800475a:	f04f 0300 	mov.w	r3, #0
 800475e:	f04f 0400 	mov.w	r4, #0
 8004762:	0214      	lsls	r4, r2, #8
 8004764:	ea44 6411 	orr.w	r4, r4, r1, lsr #24
 8004768:	020b      	lsls	r3, r1, #8
 800476a:	687a      	ldr	r2, [r7, #4]
 800476c:	6852      	ldr	r2, [r2, #4]
 800476e:	0852      	lsrs	r2, r2, #1
 8004770:	4611      	mov	r1, r2
 8004772:	f04f 0200 	mov.w	r2, #0
 8004776:	eb13 0b01 	adds.w	fp, r3, r1
 800477a:	eb44 0c02 	adc.w	ip, r4, r2
 800477e:	4658      	mov	r0, fp
 8004780:	4661      	mov	r1, ip
 8004782:	687b      	ldr	r3, [r7, #4]
 8004784:	685b      	ldr	r3, [r3, #4]
 8004786:	f04f 0400 	mov.w	r4, #0
 800478a:	461a      	mov	r2, r3
 800478c:	4623      	mov	r3, r4
 800478e:	f7fb fdab 	bl	80002e8 <__aeabi_uldivmod>
 8004792:	4603      	mov	r3, r0
 8004794:	460c      	mov	r4, r1
 8004796:	637b      	str	r3, [r7, #52]	; 0x34
            break;
 8004798:	e2e8      	b.n	8004d6c <UART_SetConfig+0x13ac>
          case UART_CLOCKSOURCE_PLL3:
            HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800479a:	f107 030c 	add.w	r3, r7, #12
 800479e:	4618      	mov	r0, r3
 80047a0:	f7fe fd5a 	bl	8003258 <HAL_RCCEx_GetPLL3ClockFreq>
            usartdiv = (uint32_t)(UART_DIV_LPUART(pll3_clocks.PLL3_Q_Frequency, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80047a4:	693b      	ldr	r3, [r7, #16]
 80047a6:	4618      	mov	r0, r3
 80047a8:	f04f 0100 	mov.w	r1, #0
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80047b0:	2b00      	cmp	r3, #0
 80047b2:	d067      	beq.n	8004884 <UART_SetConfig+0xec4>
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80047b8:	2b01      	cmp	r3, #1
 80047ba:	d05e      	beq.n	800487a <UART_SetConfig+0xeba>
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80047c0:	2b02      	cmp	r3, #2
 80047c2:	d055      	beq.n	8004870 <UART_SetConfig+0xeb0>
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80047c8:	2b03      	cmp	r3, #3
 80047ca:	d04c      	beq.n	8004866 <UART_SetConfig+0xea6>
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80047d0:	2b04      	cmp	r3, #4
 80047d2:	d043      	beq.n	800485c <UART_SetConfig+0xe9c>
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80047d8:	2b05      	cmp	r3, #5
 80047da:	d03a      	beq.n	8004852 <UART_SetConfig+0xe92>
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80047e0:	2b06      	cmp	r3, #6
 80047e2:	d031      	beq.n	8004848 <UART_SetConfig+0xe88>
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80047e8:	2b07      	cmp	r3, #7
 80047ea:	d028      	beq.n	800483e <UART_SetConfig+0xe7e>
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80047f0:	2b08      	cmp	r3, #8
 80047f2:	d01f      	beq.n	8004834 <UART_SetConfig+0xe74>
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80047f8:	2b09      	cmp	r3, #9
 80047fa:	d016      	beq.n	800482a <UART_SetConfig+0xe6a>
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004800:	2b0a      	cmp	r3, #10
 8004802:	d00d      	beq.n	8004820 <UART_SetConfig+0xe60>
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004808:	2b0b      	cmp	r3, #11
 800480a:	d104      	bne.n	8004816 <UART_SetConfig+0xe56>
 800480c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8004810:	f04f 0400 	mov.w	r4, #0
 8004814:	e03a      	b.n	800488c <UART_SetConfig+0xecc>
 8004816:	f04f 0301 	mov.w	r3, #1
 800481a:	f04f 0400 	mov.w	r4, #0
 800481e:	e035      	b.n	800488c <UART_SetConfig+0xecc>
 8004820:	f04f 0380 	mov.w	r3, #128	; 0x80
 8004824:	f04f 0400 	mov.w	r4, #0
 8004828:	e030      	b.n	800488c <UART_SetConfig+0xecc>
 800482a:	f04f 0340 	mov.w	r3, #64	; 0x40
 800482e:	f04f 0400 	mov.w	r4, #0
 8004832:	e02b      	b.n	800488c <UART_SetConfig+0xecc>
 8004834:	f04f 0320 	mov.w	r3, #32
 8004838:	f04f 0400 	mov.w	r4, #0
 800483c:	e026      	b.n	800488c <UART_SetConfig+0xecc>
 800483e:	f04f 0310 	mov.w	r3, #16
 8004842:	f04f 0400 	mov.w	r4, #0
 8004846:	e021      	b.n	800488c <UART_SetConfig+0xecc>
 8004848:	f04f 030c 	mov.w	r3, #12
 800484c:	f04f 0400 	mov.w	r4, #0
 8004850:	e01c      	b.n	800488c <UART_SetConfig+0xecc>
 8004852:	f04f 030a 	mov.w	r3, #10
 8004856:	f04f 0400 	mov.w	r4, #0
 800485a:	e017      	b.n	800488c <UART_SetConfig+0xecc>
 800485c:	f04f 0308 	mov.w	r3, #8
 8004860:	f04f 0400 	mov.w	r4, #0
 8004864:	e012      	b.n	800488c <UART_SetConfig+0xecc>
 8004866:	f04f 0306 	mov.w	r3, #6
 800486a:	f04f 0400 	mov.w	r4, #0
 800486e:	e00d      	b.n	800488c <UART_SetConfig+0xecc>
 8004870:	f04f 0304 	mov.w	r3, #4
 8004874:	f04f 0400 	mov.w	r4, #0
 8004878:	e008      	b.n	800488c <UART_SetConfig+0xecc>
 800487a:	f04f 0302 	mov.w	r3, #2
 800487e:	f04f 0400 	mov.w	r4, #0
 8004882:	e003      	b.n	800488c <UART_SetConfig+0xecc>
 8004884:	f04f 0301 	mov.w	r3, #1
 8004888:	f04f 0400 	mov.w	r4, #0
 800488c:	461a      	mov	r2, r3
 800488e:	4623      	mov	r3, r4
 8004890:	f7fb fd2a 	bl	80002e8 <__aeabi_uldivmod>
 8004894:	4603      	mov	r3, r0
 8004896:	460c      	mov	r4, r1
 8004898:	4619      	mov	r1, r3
 800489a:	4622      	mov	r2, r4
 800489c:	f04f 0300 	mov.w	r3, #0
 80048a0:	f04f 0400 	mov.w	r4, #0
 80048a4:	0214      	lsls	r4, r2, #8
 80048a6:	ea44 6411 	orr.w	r4, r4, r1, lsr #24
 80048aa:	020b      	lsls	r3, r1, #8
 80048ac:	687a      	ldr	r2, [r7, #4]
 80048ae:	6852      	ldr	r2, [r2, #4]
 80048b0:	0852      	lsrs	r2, r2, #1
 80048b2:	4611      	mov	r1, r2
 80048b4:	f04f 0200 	mov.w	r2, #0
 80048b8:	eb13 0b01 	adds.w	fp, r3, r1
 80048bc:	eb44 0c02 	adc.w	ip, r4, r2
 80048c0:	4658      	mov	r0, fp
 80048c2:	4661      	mov	r1, ip
 80048c4:	687b      	ldr	r3, [r7, #4]
 80048c6:	685b      	ldr	r3, [r3, #4]
 80048c8:	f04f 0400 	mov.w	r4, #0
 80048cc:	461a      	mov	r2, r3
 80048ce:	4623      	mov	r3, r4
 80048d0:	f7fb fd0a 	bl	80002e8 <__aeabi_uldivmod>
 80048d4:	4603      	mov	r3, r0
 80048d6:	460c      	mov	r4, r1
 80048d8:	637b      	str	r3, [r7, #52]	; 0x34
            break;
 80048da:	e247      	b.n	8004d6c <UART_SetConfig+0x13ac>
          case UART_CLOCKSOURCE_HSI:
            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80048dc:	4b96      	ldr	r3, [pc, #600]	; (8004b38 <UART_SetConfig+0x1178>)
 80048de:	681b      	ldr	r3, [r3, #0]
 80048e0:	f003 0320 	and.w	r3, r3, #32
 80048e4:	2b00      	cmp	r3, #0
 80048e6:	f000 80a3 	beq.w	8004a30 <UART_SetConfig+0x1070>
            {
              usartdiv = (uint32_t)(UART_DIV_LPUART((uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U)), huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80048ea:	4b93      	ldr	r3, [pc, #588]	; (8004b38 <UART_SetConfig+0x1178>)
 80048ec:	681b      	ldr	r3, [r3, #0]
 80048ee:	08db      	lsrs	r3, r3, #3
 80048f0:	f003 0303 	and.w	r3, r3, #3
 80048f4:	4a91      	ldr	r2, [pc, #580]	; (8004b3c <UART_SetConfig+0x117c>)
 80048f6:	fa22 f303 	lsr.w	r3, r2, r3
 80048fa:	4618      	mov	r0, r3
 80048fc:	f04f 0100 	mov.w	r1, #0
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004904:	2b00      	cmp	r3, #0
 8004906:	d067      	beq.n	80049d8 <UART_SetConfig+0x1018>
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800490c:	2b01      	cmp	r3, #1
 800490e:	d05e      	beq.n	80049ce <UART_SetConfig+0x100e>
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004914:	2b02      	cmp	r3, #2
 8004916:	d055      	beq.n	80049c4 <UART_SetConfig+0x1004>
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800491c:	2b03      	cmp	r3, #3
 800491e:	d04c      	beq.n	80049ba <UART_SetConfig+0xffa>
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004924:	2b04      	cmp	r3, #4
 8004926:	d043      	beq.n	80049b0 <UART_SetConfig+0xff0>
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800492c:	2b05      	cmp	r3, #5
 800492e:	d03a      	beq.n	80049a6 <UART_SetConfig+0xfe6>
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004934:	2b06      	cmp	r3, #6
 8004936:	d031      	beq.n	800499c <UART_SetConfig+0xfdc>
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800493c:	2b07      	cmp	r3, #7
 800493e:	d028      	beq.n	8004992 <UART_SetConfig+0xfd2>
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004944:	2b08      	cmp	r3, #8
 8004946:	d01f      	beq.n	8004988 <UART_SetConfig+0xfc8>
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800494c:	2b09      	cmp	r3, #9
 800494e:	d016      	beq.n	800497e <UART_SetConfig+0xfbe>
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004954:	2b0a      	cmp	r3, #10
 8004956:	d00d      	beq.n	8004974 <UART_SetConfig+0xfb4>
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800495c:	2b0b      	cmp	r3, #11
 800495e:	d104      	bne.n	800496a <UART_SetConfig+0xfaa>
 8004960:	f44f 7380 	mov.w	r3, #256	; 0x100
 8004964:	f04f 0400 	mov.w	r4, #0
 8004968:	e03a      	b.n	80049e0 <UART_SetConfig+0x1020>
 800496a:	f04f 0301 	mov.w	r3, #1
 800496e:	f04f 0400 	mov.w	r4, #0
 8004972:	e035      	b.n	80049e0 <UART_SetConfig+0x1020>
 8004974:	f04f 0380 	mov.w	r3, #128	; 0x80
 8004978:	f04f 0400 	mov.w	r4, #0
 800497c:	e030      	b.n	80049e0 <UART_SetConfig+0x1020>
 800497e:	f04f 0340 	mov.w	r3, #64	; 0x40
 8004982:	f04f 0400 	mov.w	r4, #0
 8004986:	e02b      	b.n	80049e0 <UART_SetConfig+0x1020>
 8004988:	f04f 0320 	mov.w	r3, #32
 800498c:	f04f 0400 	mov.w	r4, #0
 8004990:	e026      	b.n	80049e0 <UART_SetConfig+0x1020>
 8004992:	f04f 0310 	mov.w	r3, #16
 8004996:	f04f 0400 	mov.w	r4, #0
 800499a:	e021      	b.n	80049e0 <UART_SetConfig+0x1020>
 800499c:	f04f 030c 	mov.w	r3, #12
 80049a0:	f04f 0400 	mov.w	r4, #0
 80049a4:	e01c      	b.n	80049e0 <UART_SetConfig+0x1020>
 80049a6:	f04f 030a 	mov.w	r3, #10
 80049aa:	f04f 0400 	mov.w	r4, #0
 80049ae:	e017      	b.n	80049e0 <UART_SetConfig+0x1020>
 80049b0:	f04f 0308 	mov.w	r3, #8
 80049b4:	f04f 0400 	mov.w	r4, #0
 80049b8:	e012      	b.n	80049e0 <UART_SetConfig+0x1020>
 80049ba:	f04f 0306 	mov.w	r3, #6
 80049be:	f04f 0400 	mov.w	r4, #0
 80049c2:	e00d      	b.n	80049e0 <UART_SetConfig+0x1020>
 80049c4:	f04f 0304 	mov.w	r3, #4
 80049c8:	f04f 0400 	mov.w	r4, #0
 80049cc:	e008      	b.n	80049e0 <UART_SetConfig+0x1020>
 80049ce:	f04f 0302 	mov.w	r3, #2
 80049d2:	f04f 0400 	mov.w	r4, #0
 80049d6:	e003      	b.n	80049e0 <UART_SetConfig+0x1020>
 80049d8:	f04f 0301 	mov.w	r3, #1
 80049dc:	f04f 0400 	mov.w	r4, #0
 80049e0:	461a      	mov	r2, r3
 80049e2:	4623      	mov	r3, r4
 80049e4:	f7fb fc80 	bl	80002e8 <__aeabi_uldivmod>
 80049e8:	4603      	mov	r3, r0
 80049ea:	460c      	mov	r4, r1
 80049ec:	4619      	mov	r1, r3
 80049ee:	4622      	mov	r2, r4
 80049f0:	f04f 0300 	mov.w	r3, #0
 80049f4:	f04f 0400 	mov.w	r4, #0
 80049f8:	0214      	lsls	r4, r2, #8
 80049fa:	ea44 6411 	orr.w	r4, r4, r1, lsr #24
 80049fe:	020b      	lsls	r3, r1, #8
 8004a00:	687a      	ldr	r2, [r7, #4]
 8004a02:	6852      	ldr	r2, [r2, #4]
 8004a04:	0852      	lsrs	r2, r2, #1
 8004a06:	4611      	mov	r1, r2
 8004a08:	f04f 0200 	mov.w	r2, #0
 8004a0c:	eb13 0b01 	adds.w	fp, r3, r1
 8004a10:	eb44 0c02 	adc.w	ip, r4, r2
 8004a14:	4658      	mov	r0, fp
 8004a16:	4661      	mov	r1, ip
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	685b      	ldr	r3, [r3, #4]
 8004a1c:	f04f 0400 	mov.w	r4, #0
 8004a20:	461a      	mov	r2, r3
 8004a22:	4623      	mov	r3, r4
 8004a24:	f7fb fc60 	bl	80002e8 <__aeabi_uldivmod>
 8004a28:	4603      	mov	r3, r0
 8004a2a:	460c      	mov	r4, r1
 8004a2c:	637b      	str	r3, [r7, #52]	; 0x34
            }
            else
            {
              usartdiv = (uint32_t)(UART_DIV_LPUART(HSI_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
            }
            break;
 8004a2e:	e19d      	b.n	8004d6c <UART_SetConfig+0x13ac>
              usartdiv = (uint32_t)(UART_DIV_LPUART(HSI_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a34:	2b00      	cmp	r3, #0
 8004a36:	d05b      	beq.n	8004af0 <UART_SetConfig+0x1130>
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a3c:	2b01      	cmp	r3, #1
 8004a3e:	d053      	beq.n	8004ae8 <UART_SetConfig+0x1128>
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a44:	2b02      	cmp	r3, #2
 8004a46:	d04b      	beq.n	8004ae0 <UART_SetConfig+0x1120>
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a4c:	2b03      	cmp	r3, #3
 8004a4e:	d043      	beq.n	8004ad8 <UART_SetConfig+0x1118>
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a54:	2b04      	cmp	r3, #4
 8004a56:	d03b      	beq.n	8004ad0 <UART_SetConfig+0x1110>
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a5c:	2b05      	cmp	r3, #5
 8004a5e:	d033      	beq.n	8004ac8 <UART_SetConfig+0x1108>
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a64:	2b06      	cmp	r3, #6
 8004a66:	d02b      	beq.n	8004ac0 <UART_SetConfig+0x1100>
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a6c:	2b07      	cmp	r3, #7
 8004a6e:	d023      	beq.n	8004ab8 <UART_SetConfig+0x10f8>
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a74:	2b08      	cmp	r3, #8
 8004a76:	d01b      	beq.n	8004ab0 <UART_SetConfig+0x10f0>
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a7c:	2b09      	cmp	r3, #9
 8004a7e:	d013      	beq.n	8004aa8 <UART_SetConfig+0x10e8>
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a84:	2b0a      	cmp	r3, #10
 8004a86:	d00b      	beq.n	8004aa0 <UART_SetConfig+0x10e0>
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a8c:	2b0b      	cmp	r3, #11
 8004a8e:	d103      	bne.n	8004a98 <UART_SetConfig+0x10d8>
 8004a90:	4b2a      	ldr	r3, [pc, #168]	; (8004b3c <UART_SetConfig+0x117c>)
 8004a92:	f04f 0400 	mov.w	r4, #0
 8004a96:	e02e      	b.n	8004af6 <UART_SetConfig+0x1136>
 8004a98:	4b29      	ldr	r3, [pc, #164]	; (8004b40 <UART_SetConfig+0x1180>)
 8004a9a:	f04f 0403 	mov.w	r4, #3
 8004a9e:	e02a      	b.n	8004af6 <UART_SetConfig+0x1136>
 8004aa0:	4b28      	ldr	r3, [pc, #160]	; (8004b44 <UART_SetConfig+0x1184>)
 8004aa2:	f04f 0400 	mov.w	r4, #0
 8004aa6:	e026      	b.n	8004af6 <UART_SetConfig+0x1136>
 8004aa8:	4b27      	ldr	r3, [pc, #156]	; (8004b48 <UART_SetConfig+0x1188>)
 8004aaa:	f04f 0400 	mov.w	r4, #0
 8004aae:	e022      	b.n	8004af6 <UART_SetConfig+0x1136>
 8004ab0:	4b26      	ldr	r3, [pc, #152]	; (8004b4c <UART_SetConfig+0x118c>)
 8004ab2:	f04f 0400 	mov.w	r4, #0
 8004ab6:	e01e      	b.n	8004af6 <UART_SetConfig+0x1136>
 8004ab8:	4b25      	ldr	r3, [pc, #148]	; (8004b50 <UART_SetConfig+0x1190>)
 8004aba:	f04f 0400 	mov.w	r4, #0
 8004abe:	e01a      	b.n	8004af6 <UART_SetConfig+0x1136>
 8004ac0:	a419      	add	r4, pc, #100	; (adr r4, 8004b28 <UART_SetConfig+0x1168>)
 8004ac2:	e9d4 3400 	ldrd	r3, r4, [r4]
 8004ac6:	e016      	b.n	8004af6 <UART_SetConfig+0x1136>
 8004ac8:	4b22      	ldr	r3, [pc, #136]	; (8004b54 <UART_SetConfig+0x1194>)
 8004aca:	f04f 0400 	mov.w	r4, #0
 8004ace:	e012      	b.n	8004af6 <UART_SetConfig+0x1136>
 8004ad0:	4b21      	ldr	r3, [pc, #132]	; (8004b58 <UART_SetConfig+0x1198>)
 8004ad2:	f04f 0400 	mov.w	r4, #0
 8004ad6:	e00e      	b.n	8004af6 <UART_SetConfig+0x1136>
 8004ad8:	a415      	add	r4, pc, #84	; (adr r4, 8004b30 <UART_SetConfig+0x1170>)
 8004ada:	e9d4 3400 	ldrd	r3, r4, [r4]
 8004ade:	e00a      	b.n	8004af6 <UART_SetConfig+0x1136>
 8004ae0:	4b1e      	ldr	r3, [pc, #120]	; (8004b5c <UART_SetConfig+0x119c>)
 8004ae2:	f04f 0400 	mov.w	r4, #0
 8004ae6:	e006      	b.n	8004af6 <UART_SetConfig+0x1136>
 8004ae8:	4b1d      	ldr	r3, [pc, #116]	; (8004b60 <UART_SetConfig+0x11a0>)
 8004aea:	f04f 0401 	mov.w	r4, #1
 8004aee:	e002      	b.n	8004af6 <UART_SetConfig+0x1136>
 8004af0:	4b13      	ldr	r3, [pc, #76]	; (8004b40 <UART_SetConfig+0x1180>)
 8004af2:	f04f 0403 	mov.w	r4, #3
 8004af6:	687a      	ldr	r2, [r7, #4]
 8004af8:	6852      	ldr	r2, [r2, #4]
 8004afa:	0852      	lsrs	r2, r2, #1
 8004afc:	4611      	mov	r1, r2
 8004afe:	f04f 0200 	mov.w	r2, #0
 8004b02:	eb13 0b01 	adds.w	fp, r3, r1
 8004b06:	eb44 0c02 	adc.w	ip, r4, r2
 8004b0a:	4658      	mov	r0, fp
 8004b0c:	4661      	mov	r1, ip
 8004b0e:	687b      	ldr	r3, [r7, #4]
 8004b10:	685b      	ldr	r3, [r3, #4]
 8004b12:	f04f 0400 	mov.w	r4, #0
 8004b16:	461a      	mov	r2, r3
 8004b18:	4623      	mov	r3, r4
 8004b1a:	f7fb fbe5 	bl	80002e8 <__aeabi_uldivmod>
 8004b1e:	4603      	mov	r3, r0
 8004b20:	460c      	mov	r4, r1
 8004b22:	637b      	str	r3, [r7, #52]	; 0x34
            break;
 8004b24:	e122      	b.n	8004d6c <UART_SetConfig+0x13ac>
 8004b26:	bf00      	nop
 8004b28:	51615500 	.word	0x51615500
 8004b2c:	00000000 	.word	0x00000000
 8004b30:	a2c2aa00 	.word	0xa2c2aa00
 8004b34:	00000000 	.word	0x00000000
 8004b38:	58024400 	.word	0x58024400
 8004b3c:	03d09000 	.word	0x03d09000
 8004b40:	d0900000 	.word	0xd0900000
 8004b44:	07a12000 	.word	0x07a12000
 8004b48:	0f424000 	.word	0x0f424000
 8004b4c:	1e848000 	.word	0x1e848000
 8004b50:	3d090000 	.word	0x3d090000
 8004b54:	61a80000 	.word	0x61a80000
 8004b58:	7a120000 	.word	0x7a120000
 8004b5c:	f4240000 	.word	0xf4240000
 8004b60:	e8480000 	.word	0xe8480000
          case UART_CLOCKSOURCE_CSI:
            usartdiv = (uint32_t)(UART_DIV_LPUART(CSI_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b68:	2b00      	cmp	r3, #0
 8004b6a:	d05b      	beq.n	8004c24 <UART_SetConfig+0x1264>
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b70:	2b01      	cmp	r3, #1
 8004b72:	d053      	beq.n	8004c1c <UART_SetConfig+0x125c>
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b78:	2b02      	cmp	r3, #2
 8004b7a:	d04b      	beq.n	8004c14 <UART_SetConfig+0x1254>
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b80:	2b03      	cmp	r3, #3
 8004b82:	d043      	beq.n	8004c0c <UART_SetConfig+0x124c>
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b88:	2b04      	cmp	r3, #4
 8004b8a:	d03b      	beq.n	8004c04 <UART_SetConfig+0x1244>
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b90:	2b05      	cmp	r3, #5
 8004b92:	d033      	beq.n	8004bfc <UART_SetConfig+0x123c>
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b98:	2b06      	cmp	r3, #6
 8004b9a:	d02b      	beq.n	8004bf4 <UART_SetConfig+0x1234>
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ba0:	2b07      	cmp	r3, #7
 8004ba2:	d023      	beq.n	8004bec <UART_SetConfig+0x122c>
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ba8:	2b08      	cmp	r3, #8
 8004baa:	d01b      	beq.n	8004be4 <UART_SetConfig+0x1224>
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004bb0:	2b09      	cmp	r3, #9
 8004bb2:	d013      	beq.n	8004bdc <UART_SetConfig+0x121c>
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004bb8:	2b0a      	cmp	r3, #10
 8004bba:	d00b      	beq.n	8004bd4 <UART_SetConfig+0x1214>
 8004bbc:	687b      	ldr	r3, [r7, #4]
 8004bbe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004bc0:	2b0b      	cmp	r3, #11
 8004bc2:	d103      	bne.n	8004bcc <UART_SetConfig+0x120c>
 8004bc4:	4bc0      	ldr	r3, [pc, #768]	; (8004ec8 <UART_SetConfig+0x1508>)
 8004bc6:	f04f 0400 	mov.w	r4, #0
 8004bca:	e02e      	b.n	8004c2a <UART_SetConfig+0x126a>
 8004bcc:	4bbf      	ldr	r3, [pc, #764]	; (8004ecc <UART_SetConfig+0x150c>)
 8004bce:	f04f 0400 	mov.w	r4, #0
 8004bd2:	e02a      	b.n	8004c2a <UART_SetConfig+0x126a>
 8004bd4:	4bbe      	ldr	r3, [pc, #760]	; (8004ed0 <UART_SetConfig+0x1510>)
 8004bd6:	f04f 0400 	mov.w	r4, #0
 8004bda:	e026      	b.n	8004c2a <UART_SetConfig+0x126a>
 8004bdc:	4bbd      	ldr	r3, [pc, #756]	; (8004ed4 <UART_SetConfig+0x1514>)
 8004bde:	f04f 0400 	mov.w	r4, #0
 8004be2:	e022      	b.n	8004c2a <UART_SetConfig+0x126a>
 8004be4:	4bbc      	ldr	r3, [pc, #752]	; (8004ed8 <UART_SetConfig+0x1518>)
 8004be6:	f04f 0400 	mov.w	r4, #0
 8004bea:	e01e      	b.n	8004c2a <UART_SetConfig+0x126a>
 8004bec:	4bbb      	ldr	r3, [pc, #748]	; (8004edc <UART_SetConfig+0x151c>)
 8004bee:	f04f 0400 	mov.w	r4, #0
 8004bf2:	e01a      	b.n	8004c2a <UART_SetConfig+0x126a>
 8004bf4:	a4b0      	add	r4, pc, #704	; (adr r4, 8004eb8 <UART_SetConfig+0x14f8>)
 8004bf6:	e9d4 3400 	ldrd	r3, r4, [r4]
 8004bfa:	e016      	b.n	8004c2a <UART_SetConfig+0x126a>
 8004bfc:	4bb8      	ldr	r3, [pc, #736]	; (8004ee0 <UART_SetConfig+0x1520>)
 8004bfe:	f04f 0400 	mov.w	r4, #0
 8004c02:	e012      	b.n	8004c2a <UART_SetConfig+0x126a>
 8004c04:	4bb7      	ldr	r3, [pc, #732]	; (8004ee4 <UART_SetConfig+0x1524>)
 8004c06:	f04f 0400 	mov.w	r4, #0
 8004c0a:	e00e      	b.n	8004c2a <UART_SetConfig+0x126a>
 8004c0c:	a4ac      	add	r4, pc, #688	; (adr r4, 8004ec0 <UART_SetConfig+0x1500>)
 8004c0e:	e9d4 3400 	ldrd	r3, r4, [r4]
 8004c12:	e00a      	b.n	8004c2a <UART_SetConfig+0x126a>
 8004c14:	4bb4      	ldr	r3, [pc, #720]	; (8004ee8 <UART_SetConfig+0x1528>)
 8004c16:	f04f 0400 	mov.w	r4, #0
 8004c1a:	e006      	b.n	8004c2a <UART_SetConfig+0x126a>
 8004c1c:	4bb3      	ldr	r3, [pc, #716]	; (8004eec <UART_SetConfig+0x152c>)
 8004c1e:	f04f 0400 	mov.w	r4, #0
 8004c22:	e002      	b.n	8004c2a <UART_SetConfig+0x126a>
 8004c24:	4ba9      	ldr	r3, [pc, #676]	; (8004ecc <UART_SetConfig+0x150c>)
 8004c26:	f04f 0400 	mov.w	r4, #0
 8004c2a:	687a      	ldr	r2, [r7, #4]
 8004c2c:	6852      	ldr	r2, [r2, #4]
 8004c2e:	0852      	lsrs	r2, r2, #1
 8004c30:	4611      	mov	r1, r2
 8004c32:	f04f 0200 	mov.w	r2, #0
 8004c36:	eb13 0b01 	adds.w	fp, r3, r1
 8004c3a:	eb44 0c02 	adc.w	ip, r4, r2
 8004c3e:	4658      	mov	r0, fp
 8004c40:	4661      	mov	r1, ip
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	685b      	ldr	r3, [r3, #4]
 8004c46:	f04f 0400 	mov.w	r4, #0
 8004c4a:	461a      	mov	r2, r3
 8004c4c:	4623      	mov	r3, r4
 8004c4e:	f7fb fb4b 	bl	80002e8 <__aeabi_uldivmod>
 8004c52:	4603      	mov	r3, r0
 8004c54:	460c      	mov	r4, r1
 8004c56:	637b      	str	r3, [r7, #52]	; 0x34
            break;
 8004c58:	e088      	b.n	8004d6c <UART_SetConfig+0x13ac>
          case UART_CLOCKSOURCE_LSE:
            usartdiv = (uint32_t)(UART_DIV_LPUART(LSE_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8004c5a:	687b      	ldr	r3, [r7, #4]
 8004c5c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c5e:	2b00      	cmp	r3, #0
 8004c60:	d064      	beq.n	8004d2c <UART_SetConfig+0x136c>
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c66:	2b01      	cmp	r3, #1
 8004c68:	d05b      	beq.n	8004d22 <UART_SetConfig+0x1362>
 8004c6a:	687b      	ldr	r3, [r7, #4]
 8004c6c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c6e:	2b02      	cmp	r3, #2
 8004c70:	d052      	beq.n	8004d18 <UART_SetConfig+0x1358>
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c76:	2b03      	cmp	r3, #3
 8004c78:	d04a      	beq.n	8004d10 <UART_SetConfig+0x1350>
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c7e:	2b04      	cmp	r3, #4
 8004c80:	d041      	beq.n	8004d06 <UART_SetConfig+0x1346>
 8004c82:	687b      	ldr	r3, [r7, #4]
 8004c84:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c86:	2b05      	cmp	r3, #5
 8004c88:	d039      	beq.n	8004cfe <UART_SetConfig+0x133e>
 8004c8a:	687b      	ldr	r3, [r7, #4]
 8004c8c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c8e:	2b06      	cmp	r3, #6
 8004c90:	d031      	beq.n	8004cf6 <UART_SetConfig+0x1336>
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c96:	2b07      	cmp	r3, #7
 8004c98:	d028      	beq.n	8004cec <UART_SetConfig+0x132c>
 8004c9a:	687b      	ldr	r3, [r7, #4]
 8004c9c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c9e:	2b08      	cmp	r3, #8
 8004ca0:	d01f      	beq.n	8004ce2 <UART_SetConfig+0x1322>
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ca6:	2b09      	cmp	r3, #9
 8004ca8:	d016      	beq.n	8004cd8 <UART_SetConfig+0x1318>
 8004caa:	687b      	ldr	r3, [r7, #4]
 8004cac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004cae:	2b0a      	cmp	r3, #10
 8004cb0:	d00d      	beq.n	8004cce <UART_SetConfig+0x130e>
 8004cb2:	687b      	ldr	r3, [r7, #4]
 8004cb4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004cb6:	2b0b      	cmp	r3, #11
 8004cb8:	d104      	bne.n	8004cc4 <UART_SetConfig+0x1304>
 8004cba:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004cbe:	f04f 0400 	mov.w	r4, #0
 8004cc2:	e037      	b.n	8004d34 <UART_SetConfig+0x1374>
 8004cc4:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
 8004cc8:	f04f 0400 	mov.w	r4, #0
 8004ccc:	e032      	b.n	8004d34 <UART_SetConfig+0x1374>
 8004cce:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8004cd2:	f04f 0400 	mov.w	r4, #0
 8004cd6:	e02d      	b.n	8004d34 <UART_SetConfig+0x1374>
 8004cd8:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004cdc:	f04f 0400 	mov.w	r4, #0
 8004ce0:	e028      	b.n	8004d34 <UART_SetConfig+0x1374>
 8004ce2:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8004ce6:	f04f 0400 	mov.w	r4, #0
 8004cea:	e023      	b.n	8004d34 <UART_SetConfig+0x1374>
 8004cec:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8004cf0:	f04f 0400 	mov.w	r4, #0
 8004cf4:	e01e      	b.n	8004d34 <UART_SetConfig+0x1374>
 8004cf6:	4b7e      	ldr	r3, [pc, #504]	; (8004ef0 <UART_SetConfig+0x1530>)
 8004cf8:	f04f 0400 	mov.w	r4, #0
 8004cfc:	e01a      	b.n	8004d34 <UART_SetConfig+0x1374>
 8004cfe:	4b7d      	ldr	r3, [pc, #500]	; (8004ef4 <UART_SetConfig+0x1534>)
 8004d00:	f04f 0400 	mov.w	r4, #0
 8004d04:	e016      	b.n	8004d34 <UART_SetConfig+0x1374>
 8004d06:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8004d0a:	f04f 0400 	mov.w	r4, #0
 8004d0e:	e011      	b.n	8004d34 <UART_SetConfig+0x1374>
 8004d10:	4b79      	ldr	r3, [pc, #484]	; (8004ef8 <UART_SetConfig+0x1538>)
 8004d12:	f04f 0400 	mov.w	r4, #0
 8004d16:	e00d      	b.n	8004d34 <UART_SetConfig+0x1374>
 8004d18:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8004d1c:	f04f 0400 	mov.w	r4, #0
 8004d20:	e008      	b.n	8004d34 <UART_SetConfig+0x1374>
 8004d22:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8004d26:	f04f 0400 	mov.w	r4, #0
 8004d2a:	e003      	b.n	8004d34 <UART_SetConfig+0x1374>
 8004d2c:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
 8004d30:	f04f 0400 	mov.w	r4, #0
 8004d34:	687a      	ldr	r2, [r7, #4]
 8004d36:	6852      	ldr	r2, [r2, #4]
 8004d38:	0852      	lsrs	r2, r2, #1
 8004d3a:	4611      	mov	r1, r2
 8004d3c:	f04f 0200 	mov.w	r2, #0
 8004d40:	eb13 0b01 	adds.w	fp, r3, r1
 8004d44:	eb44 0c02 	adc.w	ip, r4, r2
 8004d48:	4658      	mov	r0, fp
 8004d4a:	4661      	mov	r1, ip
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	685b      	ldr	r3, [r3, #4]
 8004d50:	f04f 0400 	mov.w	r4, #0
 8004d54:	461a      	mov	r2, r3
 8004d56:	4623      	mov	r3, r4
 8004d58:	f7fb fac6 	bl	80002e8 <__aeabi_uldivmod>
 8004d5c:	4603      	mov	r3, r0
 8004d5e:	460c      	mov	r4, r1
 8004d60:	637b      	str	r3, [r7, #52]	; 0x34
            break;
 8004d62:	e003      	b.n	8004d6c <UART_SetConfig+0x13ac>
          default:
            ret = HAL_ERROR;
 8004d64:	2301      	movs	r3, #1
 8004d66:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
            break;
 8004d6a:	bf00      	nop
        }

        /* It is forbidden to write values lower than 0x300 in the LPUART_BRR register */
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8004d6c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004d6e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004d72:	d309      	bcc.n	8004d88 <UART_SetConfig+0x13c8>
 8004d74:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004d76:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004d7a:	d205      	bcs.n	8004d88 <UART_SetConfig+0x13c8>
        {
          huart->Instance->BRR = usartdiv;
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	681b      	ldr	r3, [r3, #0]
 8004d80:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8004d82:	60da      	str	r2, [r3, #12]
 8004d84:	f000 bf85 	b.w	8005c92 <UART_SetConfig+0x22d2>
        }
        else
        {
          ret = HAL_ERROR;
 8004d88:	2301      	movs	r3, #1
 8004d8a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8004d8e:	f000 bf80 	b.w	8005c92 <UART_SetConfig+0x22d2>
        }
      } /*   if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) || (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (lpuart_ker_ck_pres != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004d92:	687b      	ldr	r3, [r7, #4]
 8004d94:	69db      	ldr	r3, [r3, #28]
 8004d96:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004d9a:	f040 83da 	bne.w	8005552 <UART_SetConfig+0x1b92>
  {
    switch (clocksource)
 8004d9e:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 8004da2:	2b40      	cmp	r3, #64	; 0x40
 8004da4:	f200 83b3 	bhi.w	800550e <UART_SetConfig+0x1b4e>
 8004da8:	a201      	add	r2, pc, #4	; (adr r2, 8004db0 <UART_SetConfig+0x13f0>)
 8004daa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004dae:	bf00      	nop
 8004db0:	08004efd 	.word	0x08004efd
 8004db4:	08004fb5 	.word	0x08004fb5
 8004db8:	0800550f 	.word	0x0800550f
 8004dbc:	0800550f 	.word	0x0800550f
 8004dc0:	0800506d 	.word	0x0800506d
 8004dc4:	0800550f 	.word	0x0800550f
 8004dc8:	0800550f 	.word	0x0800550f
 8004dcc:	0800550f 	.word	0x0800550f
 8004dd0:	08005129 	.word	0x08005129
 8004dd4:	0800550f 	.word	0x0800550f
 8004dd8:	0800550f 	.word	0x0800550f
 8004ddc:	0800550f 	.word	0x0800550f
 8004de0:	0800550f 	.word	0x0800550f
 8004de4:	0800550f 	.word	0x0800550f
 8004de8:	0800550f 	.word	0x0800550f
 8004dec:	0800550f 	.word	0x0800550f
 8004df0:	080051e5 	.word	0x080051e5
 8004df4:	0800550f 	.word	0x0800550f
 8004df8:	0800550f 	.word	0x0800550f
 8004dfc:	0800550f 	.word	0x0800550f
 8004e00:	0800550f 	.word	0x0800550f
 8004e04:	0800550f 	.word	0x0800550f
 8004e08:	0800550f 	.word	0x0800550f
 8004e0c:	0800550f 	.word	0x0800550f
 8004e10:	0800550f 	.word	0x0800550f
 8004e14:	0800550f 	.word	0x0800550f
 8004e18:	0800550f 	.word	0x0800550f
 8004e1c:	0800550f 	.word	0x0800550f
 8004e20:	0800550f 	.word	0x0800550f
 8004e24:	0800550f 	.word	0x0800550f
 8004e28:	0800550f 	.word	0x0800550f
 8004e2c:	0800550f 	.word	0x0800550f
 8004e30:	08005357 	.word	0x08005357
 8004e34:	0800550f 	.word	0x0800550f
 8004e38:	0800550f 	.word	0x0800550f
 8004e3c:	0800550f 	.word	0x0800550f
 8004e40:	0800550f 	.word	0x0800550f
 8004e44:	0800550f 	.word	0x0800550f
 8004e48:	0800550f 	.word	0x0800550f
 8004e4c:	0800550f 	.word	0x0800550f
 8004e50:	0800550f 	.word	0x0800550f
 8004e54:	0800550f 	.word	0x0800550f
 8004e58:	0800550f 	.word	0x0800550f
 8004e5c:	0800550f 	.word	0x0800550f
 8004e60:	0800550f 	.word	0x0800550f
 8004e64:	0800550f 	.word	0x0800550f
 8004e68:	0800550f 	.word	0x0800550f
 8004e6c:	0800550f 	.word	0x0800550f
 8004e70:	0800550f 	.word	0x0800550f
 8004e74:	0800550f 	.word	0x0800550f
 8004e78:	0800550f 	.word	0x0800550f
 8004e7c:	0800550f 	.word	0x0800550f
 8004e80:	0800550f 	.word	0x0800550f
 8004e84:	0800550f 	.word	0x0800550f
 8004e88:	0800550f 	.word	0x0800550f
 8004e8c:	0800550f 	.word	0x0800550f
 8004e90:	0800550f 	.word	0x0800550f
 8004e94:	0800550f 	.word	0x0800550f
 8004e98:	0800550f 	.word	0x0800550f
 8004e9c:	0800550f 	.word	0x0800550f
 8004ea0:	0800550f 	.word	0x0800550f
 8004ea4:	0800550f 	.word	0x0800550f
 8004ea8:	0800550f 	.word	0x0800550f
 8004eac:	0800550f 	.word	0x0800550f
 8004eb0:	0800544d 	.word	0x0800544d
 8004eb4:	f3af 8000 	nop.w
 8004eb8:	05161500 	.word	0x05161500
 8004ebc:	00000000 	.word	0x00000000
 8004ec0:	0a2c2a00 	.word	0x0a2c2a00
 8004ec4:	00000000 	.word	0x00000000
 8004ec8:	003d0900 	.word	0x003d0900
 8004ecc:	3d090000 	.word	0x3d090000
 8004ed0:	007a1200 	.word	0x007a1200
 8004ed4:	00f42400 	.word	0x00f42400
 8004ed8:	01e84800 	.word	0x01e84800
 8004edc:	03d09000 	.word	0x03d09000
 8004ee0:	061a8000 	.word	0x061a8000
 8004ee4:	07a12000 	.word	0x07a12000
 8004ee8:	0f424000 	.word	0x0f424000
 8004eec:	1e848000 	.word	0x1e848000
 8004ef0:	000aaa00 	.word	0x000aaa00
 8004ef4:	000ccc00 	.word	0x000ccc00
 8004ef8:	00155500 	.word	0x00155500
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004efc:	f7fd f92e 	bl	800215c <HAL_RCC_GetPCLK1Freq>
 8004f00:	62b8      	str	r0, [r7, #40]	; 0x28
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8004f02:	687b      	ldr	r3, [r7, #4]
 8004f04:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f06:	2b00      	cmp	r3, #0
 8004f08:	d044      	beq.n	8004f94 <UART_SetConfig+0x15d4>
 8004f0a:	687b      	ldr	r3, [r7, #4]
 8004f0c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f0e:	2b01      	cmp	r3, #1
 8004f10:	d03e      	beq.n	8004f90 <UART_SetConfig+0x15d0>
 8004f12:	687b      	ldr	r3, [r7, #4]
 8004f14:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f16:	2b02      	cmp	r3, #2
 8004f18:	d038      	beq.n	8004f8c <UART_SetConfig+0x15cc>
 8004f1a:	687b      	ldr	r3, [r7, #4]
 8004f1c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f1e:	2b03      	cmp	r3, #3
 8004f20:	d032      	beq.n	8004f88 <UART_SetConfig+0x15c8>
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f26:	2b04      	cmp	r3, #4
 8004f28:	d02c      	beq.n	8004f84 <UART_SetConfig+0x15c4>
 8004f2a:	687b      	ldr	r3, [r7, #4]
 8004f2c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f2e:	2b05      	cmp	r3, #5
 8004f30:	d026      	beq.n	8004f80 <UART_SetConfig+0x15c0>
 8004f32:	687b      	ldr	r3, [r7, #4]
 8004f34:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f36:	2b06      	cmp	r3, #6
 8004f38:	d020      	beq.n	8004f7c <UART_SetConfig+0x15bc>
 8004f3a:	687b      	ldr	r3, [r7, #4]
 8004f3c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f3e:	2b07      	cmp	r3, #7
 8004f40:	d01a      	beq.n	8004f78 <UART_SetConfig+0x15b8>
 8004f42:	687b      	ldr	r3, [r7, #4]
 8004f44:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f46:	2b08      	cmp	r3, #8
 8004f48:	d014      	beq.n	8004f74 <UART_SetConfig+0x15b4>
 8004f4a:	687b      	ldr	r3, [r7, #4]
 8004f4c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f4e:	2b09      	cmp	r3, #9
 8004f50:	d00e      	beq.n	8004f70 <UART_SetConfig+0x15b0>
 8004f52:	687b      	ldr	r3, [r7, #4]
 8004f54:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f56:	2b0a      	cmp	r3, #10
 8004f58:	d008      	beq.n	8004f6c <UART_SetConfig+0x15ac>
 8004f5a:	687b      	ldr	r3, [r7, #4]
 8004f5c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f5e:	2b0b      	cmp	r3, #11
 8004f60:	d102      	bne.n	8004f68 <UART_SetConfig+0x15a8>
 8004f62:	f44f 7380 	mov.w	r3, #256	; 0x100
 8004f66:	e016      	b.n	8004f96 <UART_SetConfig+0x15d6>
 8004f68:	2301      	movs	r3, #1
 8004f6a:	e014      	b.n	8004f96 <UART_SetConfig+0x15d6>
 8004f6c:	2380      	movs	r3, #128	; 0x80
 8004f6e:	e012      	b.n	8004f96 <UART_SetConfig+0x15d6>
 8004f70:	2340      	movs	r3, #64	; 0x40
 8004f72:	e010      	b.n	8004f96 <UART_SetConfig+0x15d6>
 8004f74:	2320      	movs	r3, #32
 8004f76:	e00e      	b.n	8004f96 <UART_SetConfig+0x15d6>
 8004f78:	2310      	movs	r3, #16
 8004f7a:	e00c      	b.n	8004f96 <UART_SetConfig+0x15d6>
 8004f7c:	230c      	movs	r3, #12
 8004f7e:	e00a      	b.n	8004f96 <UART_SetConfig+0x15d6>
 8004f80:	230a      	movs	r3, #10
 8004f82:	e008      	b.n	8004f96 <UART_SetConfig+0x15d6>
 8004f84:	2308      	movs	r3, #8
 8004f86:	e006      	b.n	8004f96 <UART_SetConfig+0x15d6>
 8004f88:	2306      	movs	r3, #6
 8004f8a:	e004      	b.n	8004f96 <UART_SetConfig+0x15d6>
 8004f8c:	2304      	movs	r3, #4
 8004f8e:	e002      	b.n	8004f96 <UART_SetConfig+0x15d6>
 8004f90:	2302      	movs	r3, #2
 8004f92:	e000      	b.n	8004f96 <UART_SetConfig+0x15d6>
 8004f94:	2301      	movs	r3, #1
 8004f96:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004f98:	fbb2 f3f3 	udiv	r3, r2, r3
 8004f9c:	005a      	lsls	r2, r3, #1
 8004f9e:	687b      	ldr	r3, [r7, #4]
 8004fa0:	685b      	ldr	r3, [r3, #4]
 8004fa2:	085b      	lsrs	r3, r3, #1
 8004fa4:	441a      	add	r2, r3
 8004fa6:	687b      	ldr	r3, [r7, #4]
 8004fa8:	685b      	ldr	r3, [r3, #4]
 8004faa:	fbb2 f3f3 	udiv	r3, r2, r3
 8004fae:	b29b      	uxth	r3, r3
 8004fb0:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8004fb2:	e2b0      	b.n	8005516 <UART_SetConfig+0x1b56>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004fb4:	f7fd f8e8 	bl	8002188 <HAL_RCC_GetPCLK2Freq>
 8004fb8:	62b8      	str	r0, [r7, #40]	; 0x28
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8004fba:	687b      	ldr	r3, [r7, #4]
 8004fbc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004fbe:	2b00      	cmp	r3, #0
 8004fc0:	d044      	beq.n	800504c <UART_SetConfig+0x168c>
 8004fc2:	687b      	ldr	r3, [r7, #4]
 8004fc4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004fc6:	2b01      	cmp	r3, #1
 8004fc8:	d03e      	beq.n	8005048 <UART_SetConfig+0x1688>
 8004fca:	687b      	ldr	r3, [r7, #4]
 8004fcc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004fce:	2b02      	cmp	r3, #2
 8004fd0:	d038      	beq.n	8005044 <UART_SetConfig+0x1684>
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004fd6:	2b03      	cmp	r3, #3
 8004fd8:	d032      	beq.n	8005040 <UART_SetConfig+0x1680>
 8004fda:	687b      	ldr	r3, [r7, #4]
 8004fdc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004fde:	2b04      	cmp	r3, #4
 8004fe0:	d02c      	beq.n	800503c <UART_SetConfig+0x167c>
 8004fe2:	687b      	ldr	r3, [r7, #4]
 8004fe4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004fe6:	2b05      	cmp	r3, #5
 8004fe8:	d026      	beq.n	8005038 <UART_SetConfig+0x1678>
 8004fea:	687b      	ldr	r3, [r7, #4]
 8004fec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004fee:	2b06      	cmp	r3, #6
 8004ff0:	d020      	beq.n	8005034 <UART_SetConfig+0x1674>
 8004ff2:	687b      	ldr	r3, [r7, #4]
 8004ff4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ff6:	2b07      	cmp	r3, #7
 8004ff8:	d01a      	beq.n	8005030 <UART_SetConfig+0x1670>
 8004ffa:	687b      	ldr	r3, [r7, #4]
 8004ffc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ffe:	2b08      	cmp	r3, #8
 8005000:	d014      	beq.n	800502c <UART_SetConfig+0x166c>
 8005002:	687b      	ldr	r3, [r7, #4]
 8005004:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005006:	2b09      	cmp	r3, #9
 8005008:	d00e      	beq.n	8005028 <UART_SetConfig+0x1668>
 800500a:	687b      	ldr	r3, [r7, #4]
 800500c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800500e:	2b0a      	cmp	r3, #10
 8005010:	d008      	beq.n	8005024 <UART_SetConfig+0x1664>
 8005012:	687b      	ldr	r3, [r7, #4]
 8005014:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005016:	2b0b      	cmp	r3, #11
 8005018:	d102      	bne.n	8005020 <UART_SetConfig+0x1660>
 800501a:	f44f 7380 	mov.w	r3, #256	; 0x100
 800501e:	e016      	b.n	800504e <UART_SetConfig+0x168e>
 8005020:	2301      	movs	r3, #1
 8005022:	e014      	b.n	800504e <UART_SetConfig+0x168e>
 8005024:	2380      	movs	r3, #128	; 0x80
 8005026:	e012      	b.n	800504e <UART_SetConfig+0x168e>
 8005028:	2340      	movs	r3, #64	; 0x40
 800502a:	e010      	b.n	800504e <UART_SetConfig+0x168e>
 800502c:	2320      	movs	r3, #32
 800502e:	e00e      	b.n	800504e <UART_SetConfig+0x168e>
 8005030:	2310      	movs	r3, #16
 8005032:	e00c      	b.n	800504e <UART_SetConfig+0x168e>
 8005034:	230c      	movs	r3, #12
 8005036:	e00a      	b.n	800504e <UART_SetConfig+0x168e>
 8005038:	230a      	movs	r3, #10
 800503a:	e008      	b.n	800504e <UART_SetConfig+0x168e>
 800503c:	2308      	movs	r3, #8
 800503e:	e006      	b.n	800504e <UART_SetConfig+0x168e>
 8005040:	2306      	movs	r3, #6
 8005042:	e004      	b.n	800504e <UART_SetConfig+0x168e>
 8005044:	2304      	movs	r3, #4
 8005046:	e002      	b.n	800504e <UART_SetConfig+0x168e>
 8005048:	2302      	movs	r3, #2
 800504a:	e000      	b.n	800504e <UART_SetConfig+0x168e>
 800504c:	2301      	movs	r3, #1
 800504e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8005050:	fbb2 f3f3 	udiv	r3, r2, r3
 8005054:	005a      	lsls	r2, r3, #1
 8005056:	687b      	ldr	r3, [r7, #4]
 8005058:	685b      	ldr	r3, [r3, #4]
 800505a:	085b      	lsrs	r3, r3, #1
 800505c:	441a      	add	r2, r3
 800505e:	687b      	ldr	r3, [r7, #4]
 8005060:	685b      	ldr	r3, [r3, #4]
 8005062:	fbb2 f3f3 	udiv	r3, r2, r3
 8005066:	b29b      	uxth	r3, r3
 8005068:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 800506a:	e254      	b.n	8005516 <UART_SetConfig+0x1b56>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800506c:	f107 0318 	add.w	r3, r7, #24
 8005070:	4618      	mov	r0, r3
 8005072:	f7fd ffa5 	bl	8002fc0 <HAL_RCCEx_GetPLL2ClockFreq>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pll2_clocks.PLL2_Q_Frequency, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8005076:	69fa      	ldr	r2, [r7, #28]
 8005078:	687b      	ldr	r3, [r7, #4]
 800507a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800507c:	2b00      	cmp	r3, #0
 800507e:	d044      	beq.n	800510a <UART_SetConfig+0x174a>
 8005080:	687b      	ldr	r3, [r7, #4]
 8005082:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005084:	2b01      	cmp	r3, #1
 8005086:	d03e      	beq.n	8005106 <UART_SetConfig+0x1746>
 8005088:	687b      	ldr	r3, [r7, #4]
 800508a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800508c:	2b02      	cmp	r3, #2
 800508e:	d038      	beq.n	8005102 <UART_SetConfig+0x1742>
 8005090:	687b      	ldr	r3, [r7, #4]
 8005092:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005094:	2b03      	cmp	r3, #3
 8005096:	d032      	beq.n	80050fe <UART_SetConfig+0x173e>
 8005098:	687b      	ldr	r3, [r7, #4]
 800509a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800509c:	2b04      	cmp	r3, #4
 800509e:	d02c      	beq.n	80050fa <UART_SetConfig+0x173a>
 80050a0:	687b      	ldr	r3, [r7, #4]
 80050a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80050a4:	2b05      	cmp	r3, #5
 80050a6:	d026      	beq.n	80050f6 <UART_SetConfig+0x1736>
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80050ac:	2b06      	cmp	r3, #6
 80050ae:	d020      	beq.n	80050f2 <UART_SetConfig+0x1732>
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80050b4:	2b07      	cmp	r3, #7
 80050b6:	d01a      	beq.n	80050ee <UART_SetConfig+0x172e>
 80050b8:	687b      	ldr	r3, [r7, #4]
 80050ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80050bc:	2b08      	cmp	r3, #8
 80050be:	d014      	beq.n	80050ea <UART_SetConfig+0x172a>
 80050c0:	687b      	ldr	r3, [r7, #4]
 80050c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80050c4:	2b09      	cmp	r3, #9
 80050c6:	d00e      	beq.n	80050e6 <UART_SetConfig+0x1726>
 80050c8:	687b      	ldr	r3, [r7, #4]
 80050ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80050cc:	2b0a      	cmp	r3, #10
 80050ce:	d008      	beq.n	80050e2 <UART_SetConfig+0x1722>
 80050d0:	687b      	ldr	r3, [r7, #4]
 80050d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80050d4:	2b0b      	cmp	r3, #11
 80050d6:	d102      	bne.n	80050de <UART_SetConfig+0x171e>
 80050d8:	f44f 7380 	mov.w	r3, #256	; 0x100
 80050dc:	e016      	b.n	800510c <UART_SetConfig+0x174c>
 80050de:	2301      	movs	r3, #1
 80050e0:	e014      	b.n	800510c <UART_SetConfig+0x174c>
 80050e2:	2380      	movs	r3, #128	; 0x80
 80050e4:	e012      	b.n	800510c <UART_SetConfig+0x174c>
 80050e6:	2340      	movs	r3, #64	; 0x40
 80050e8:	e010      	b.n	800510c <UART_SetConfig+0x174c>
 80050ea:	2320      	movs	r3, #32
 80050ec:	e00e      	b.n	800510c <UART_SetConfig+0x174c>
 80050ee:	2310      	movs	r3, #16
 80050f0:	e00c      	b.n	800510c <UART_SetConfig+0x174c>
 80050f2:	230c      	movs	r3, #12
 80050f4:	e00a      	b.n	800510c <UART_SetConfig+0x174c>
 80050f6:	230a      	movs	r3, #10
 80050f8:	e008      	b.n	800510c <UART_SetConfig+0x174c>
 80050fa:	2308      	movs	r3, #8
 80050fc:	e006      	b.n	800510c <UART_SetConfig+0x174c>
 80050fe:	2306      	movs	r3, #6
 8005100:	e004      	b.n	800510c <UART_SetConfig+0x174c>
 8005102:	2304      	movs	r3, #4
 8005104:	e002      	b.n	800510c <UART_SetConfig+0x174c>
 8005106:	2302      	movs	r3, #2
 8005108:	e000      	b.n	800510c <UART_SetConfig+0x174c>
 800510a:	2301      	movs	r3, #1
 800510c:	fbb2 f3f3 	udiv	r3, r2, r3
 8005110:	005a      	lsls	r2, r3, #1
 8005112:	687b      	ldr	r3, [r7, #4]
 8005114:	685b      	ldr	r3, [r3, #4]
 8005116:	085b      	lsrs	r3, r3, #1
 8005118:	441a      	add	r2, r3
 800511a:	687b      	ldr	r3, [r7, #4]
 800511c:	685b      	ldr	r3, [r3, #4]
 800511e:	fbb2 f3f3 	udiv	r3, r2, r3
 8005122:	b29b      	uxth	r3, r3
 8005124:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8005126:	e1f6      	b.n	8005516 <UART_SetConfig+0x1b56>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8005128:	f107 030c 	add.w	r3, r7, #12
 800512c:	4618      	mov	r0, r3
 800512e:	f7fe f893 	bl	8003258 <HAL_RCCEx_GetPLL3ClockFreq>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pll3_clocks.PLL3_Q_Frequency, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8005132:	693a      	ldr	r2, [r7, #16]
 8005134:	687b      	ldr	r3, [r7, #4]
 8005136:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005138:	2b00      	cmp	r3, #0
 800513a:	d044      	beq.n	80051c6 <UART_SetConfig+0x1806>
 800513c:	687b      	ldr	r3, [r7, #4]
 800513e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005140:	2b01      	cmp	r3, #1
 8005142:	d03e      	beq.n	80051c2 <UART_SetConfig+0x1802>
 8005144:	687b      	ldr	r3, [r7, #4]
 8005146:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005148:	2b02      	cmp	r3, #2
 800514a:	d038      	beq.n	80051be <UART_SetConfig+0x17fe>
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005150:	2b03      	cmp	r3, #3
 8005152:	d032      	beq.n	80051ba <UART_SetConfig+0x17fa>
 8005154:	687b      	ldr	r3, [r7, #4]
 8005156:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005158:	2b04      	cmp	r3, #4
 800515a:	d02c      	beq.n	80051b6 <UART_SetConfig+0x17f6>
 800515c:	687b      	ldr	r3, [r7, #4]
 800515e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005160:	2b05      	cmp	r3, #5
 8005162:	d026      	beq.n	80051b2 <UART_SetConfig+0x17f2>
 8005164:	687b      	ldr	r3, [r7, #4]
 8005166:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005168:	2b06      	cmp	r3, #6
 800516a:	d020      	beq.n	80051ae <UART_SetConfig+0x17ee>
 800516c:	687b      	ldr	r3, [r7, #4]
 800516e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005170:	2b07      	cmp	r3, #7
 8005172:	d01a      	beq.n	80051aa <UART_SetConfig+0x17ea>
 8005174:	687b      	ldr	r3, [r7, #4]
 8005176:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005178:	2b08      	cmp	r3, #8
 800517a:	d014      	beq.n	80051a6 <UART_SetConfig+0x17e6>
 800517c:	687b      	ldr	r3, [r7, #4]
 800517e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005180:	2b09      	cmp	r3, #9
 8005182:	d00e      	beq.n	80051a2 <UART_SetConfig+0x17e2>
 8005184:	687b      	ldr	r3, [r7, #4]
 8005186:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005188:	2b0a      	cmp	r3, #10
 800518a:	d008      	beq.n	800519e <UART_SetConfig+0x17de>
 800518c:	687b      	ldr	r3, [r7, #4]
 800518e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005190:	2b0b      	cmp	r3, #11
 8005192:	d102      	bne.n	800519a <UART_SetConfig+0x17da>
 8005194:	f44f 7380 	mov.w	r3, #256	; 0x100
 8005198:	e016      	b.n	80051c8 <UART_SetConfig+0x1808>
 800519a:	2301      	movs	r3, #1
 800519c:	e014      	b.n	80051c8 <UART_SetConfig+0x1808>
 800519e:	2380      	movs	r3, #128	; 0x80
 80051a0:	e012      	b.n	80051c8 <UART_SetConfig+0x1808>
 80051a2:	2340      	movs	r3, #64	; 0x40
 80051a4:	e010      	b.n	80051c8 <UART_SetConfig+0x1808>
 80051a6:	2320      	movs	r3, #32
 80051a8:	e00e      	b.n	80051c8 <UART_SetConfig+0x1808>
 80051aa:	2310      	movs	r3, #16
 80051ac:	e00c      	b.n	80051c8 <UART_SetConfig+0x1808>
 80051ae:	230c      	movs	r3, #12
 80051b0:	e00a      	b.n	80051c8 <UART_SetConfig+0x1808>
 80051b2:	230a      	movs	r3, #10
 80051b4:	e008      	b.n	80051c8 <UART_SetConfig+0x1808>
 80051b6:	2308      	movs	r3, #8
 80051b8:	e006      	b.n	80051c8 <UART_SetConfig+0x1808>
 80051ba:	2306      	movs	r3, #6
 80051bc:	e004      	b.n	80051c8 <UART_SetConfig+0x1808>
 80051be:	2304      	movs	r3, #4
 80051c0:	e002      	b.n	80051c8 <UART_SetConfig+0x1808>
 80051c2:	2302      	movs	r3, #2
 80051c4:	e000      	b.n	80051c8 <UART_SetConfig+0x1808>
 80051c6:	2301      	movs	r3, #1
 80051c8:	fbb2 f3f3 	udiv	r3, r2, r3
 80051cc:	005a      	lsls	r2, r3, #1
 80051ce:	687b      	ldr	r3, [r7, #4]
 80051d0:	685b      	ldr	r3, [r3, #4]
 80051d2:	085b      	lsrs	r3, r3, #1
 80051d4:	441a      	add	r2, r3
 80051d6:	687b      	ldr	r3, [r7, #4]
 80051d8:	685b      	ldr	r3, [r3, #4]
 80051da:	fbb2 f3f3 	udiv	r3, r2, r3
 80051de:	b29b      	uxth	r3, r3
 80051e0:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 80051e2:	e198      	b.n	8005516 <UART_SetConfig+0x1b56>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80051e4:	4b87      	ldr	r3, [pc, #540]	; (8005404 <UART_SetConfig+0x1a44>)
 80051e6:	681b      	ldr	r3, [r3, #0]
 80051e8:	f003 0320 	and.w	r3, r3, #32
 80051ec:	2b00      	cmp	r3, #0
 80051ee:	d05e      	beq.n	80052ae <UART_SetConfig+0x18ee>
        {
          usartdiv = (uint16_t)(UART_DIV_SAMPLING8((HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U)), huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80051f0:	4b84      	ldr	r3, [pc, #528]	; (8005404 <UART_SetConfig+0x1a44>)
 80051f2:	681b      	ldr	r3, [r3, #0]
 80051f4:	08db      	lsrs	r3, r3, #3
 80051f6:	f003 0303 	and.w	r3, r3, #3
 80051fa:	4a83      	ldr	r2, [pc, #524]	; (8005408 <UART_SetConfig+0x1a48>)
 80051fc:	40da      	lsrs	r2, r3
 80051fe:	687b      	ldr	r3, [r7, #4]
 8005200:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005202:	2b00      	cmp	r3, #0
 8005204:	d044      	beq.n	8005290 <UART_SetConfig+0x18d0>
 8005206:	687b      	ldr	r3, [r7, #4]
 8005208:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800520a:	2b01      	cmp	r3, #1
 800520c:	d03e      	beq.n	800528c <UART_SetConfig+0x18cc>
 800520e:	687b      	ldr	r3, [r7, #4]
 8005210:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005212:	2b02      	cmp	r3, #2
 8005214:	d038      	beq.n	8005288 <UART_SetConfig+0x18c8>
 8005216:	687b      	ldr	r3, [r7, #4]
 8005218:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800521a:	2b03      	cmp	r3, #3
 800521c:	d032      	beq.n	8005284 <UART_SetConfig+0x18c4>
 800521e:	687b      	ldr	r3, [r7, #4]
 8005220:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005222:	2b04      	cmp	r3, #4
 8005224:	d02c      	beq.n	8005280 <UART_SetConfig+0x18c0>
 8005226:	687b      	ldr	r3, [r7, #4]
 8005228:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800522a:	2b05      	cmp	r3, #5
 800522c:	d026      	beq.n	800527c <UART_SetConfig+0x18bc>
 800522e:	687b      	ldr	r3, [r7, #4]
 8005230:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005232:	2b06      	cmp	r3, #6
 8005234:	d020      	beq.n	8005278 <UART_SetConfig+0x18b8>
 8005236:	687b      	ldr	r3, [r7, #4]
 8005238:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800523a:	2b07      	cmp	r3, #7
 800523c:	d01a      	beq.n	8005274 <UART_SetConfig+0x18b4>
 800523e:	687b      	ldr	r3, [r7, #4]
 8005240:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005242:	2b08      	cmp	r3, #8
 8005244:	d014      	beq.n	8005270 <UART_SetConfig+0x18b0>
 8005246:	687b      	ldr	r3, [r7, #4]
 8005248:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800524a:	2b09      	cmp	r3, #9
 800524c:	d00e      	beq.n	800526c <UART_SetConfig+0x18ac>
 800524e:	687b      	ldr	r3, [r7, #4]
 8005250:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005252:	2b0a      	cmp	r3, #10
 8005254:	d008      	beq.n	8005268 <UART_SetConfig+0x18a8>
 8005256:	687b      	ldr	r3, [r7, #4]
 8005258:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800525a:	2b0b      	cmp	r3, #11
 800525c:	d102      	bne.n	8005264 <UART_SetConfig+0x18a4>
 800525e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8005262:	e016      	b.n	8005292 <UART_SetConfig+0x18d2>
 8005264:	2301      	movs	r3, #1
 8005266:	e014      	b.n	8005292 <UART_SetConfig+0x18d2>
 8005268:	2380      	movs	r3, #128	; 0x80
 800526a:	e012      	b.n	8005292 <UART_SetConfig+0x18d2>
 800526c:	2340      	movs	r3, #64	; 0x40
 800526e:	e010      	b.n	8005292 <UART_SetConfig+0x18d2>
 8005270:	2320      	movs	r3, #32
 8005272:	e00e      	b.n	8005292 <UART_SetConfig+0x18d2>
 8005274:	2310      	movs	r3, #16
 8005276:	e00c      	b.n	8005292 <UART_SetConfig+0x18d2>
 8005278:	230c      	movs	r3, #12
 800527a:	e00a      	b.n	8005292 <UART_SetConfig+0x18d2>
 800527c:	230a      	movs	r3, #10
 800527e:	e008      	b.n	8005292 <UART_SetConfig+0x18d2>
 8005280:	2308      	movs	r3, #8
 8005282:	e006      	b.n	8005292 <UART_SetConfig+0x18d2>
 8005284:	2306      	movs	r3, #6
 8005286:	e004      	b.n	8005292 <UART_SetConfig+0x18d2>
 8005288:	2304      	movs	r3, #4
 800528a:	e002      	b.n	8005292 <UART_SetConfig+0x18d2>
 800528c:	2302      	movs	r3, #2
 800528e:	e000      	b.n	8005292 <UART_SetConfig+0x18d2>
 8005290:	2301      	movs	r3, #1
 8005292:	fbb2 f3f3 	udiv	r3, r2, r3
 8005296:	005a      	lsls	r2, r3, #1
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	685b      	ldr	r3, [r3, #4]
 800529c:	085b      	lsrs	r3, r3, #1
 800529e:	441a      	add	r2, r3
 80052a0:	687b      	ldr	r3, [r7, #4]
 80052a2:	685b      	ldr	r3, [r3, #4]
 80052a4:	fbb2 f3f3 	udiv	r3, r2, r3
 80052a8:	b29b      	uxth	r3, r3
 80052aa:	637b      	str	r3, [r7, #52]	; 0x34
        }
        else
        {
          usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
        }
        break;
 80052ac:	e133      	b.n	8005516 <UART_SetConfig+0x1b56>
          usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80052ae:	687b      	ldr	r3, [r7, #4]
 80052b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80052b2:	2b00      	cmp	r3, #0
 80052b4:	d043      	beq.n	800533e <UART_SetConfig+0x197e>
 80052b6:	687b      	ldr	r3, [r7, #4]
 80052b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80052ba:	2b01      	cmp	r3, #1
 80052bc:	d03d      	beq.n	800533a <UART_SetConfig+0x197a>
 80052be:	687b      	ldr	r3, [r7, #4]
 80052c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80052c2:	2b02      	cmp	r3, #2
 80052c4:	d037      	beq.n	8005336 <UART_SetConfig+0x1976>
 80052c6:	687b      	ldr	r3, [r7, #4]
 80052c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80052ca:	2b03      	cmp	r3, #3
 80052cc:	d031      	beq.n	8005332 <UART_SetConfig+0x1972>
 80052ce:	687b      	ldr	r3, [r7, #4]
 80052d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80052d2:	2b04      	cmp	r3, #4
 80052d4:	d02b      	beq.n	800532e <UART_SetConfig+0x196e>
 80052d6:	687b      	ldr	r3, [r7, #4]
 80052d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80052da:	2b05      	cmp	r3, #5
 80052dc:	d025      	beq.n	800532a <UART_SetConfig+0x196a>
 80052de:	687b      	ldr	r3, [r7, #4]
 80052e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80052e2:	2b06      	cmp	r3, #6
 80052e4:	d01f      	beq.n	8005326 <UART_SetConfig+0x1966>
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80052ea:	2b07      	cmp	r3, #7
 80052ec:	d019      	beq.n	8005322 <UART_SetConfig+0x1962>
 80052ee:	687b      	ldr	r3, [r7, #4]
 80052f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80052f2:	2b08      	cmp	r3, #8
 80052f4:	d013      	beq.n	800531e <UART_SetConfig+0x195e>
 80052f6:	687b      	ldr	r3, [r7, #4]
 80052f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80052fa:	2b09      	cmp	r3, #9
 80052fc:	d00d      	beq.n	800531a <UART_SetConfig+0x195a>
 80052fe:	687b      	ldr	r3, [r7, #4]
 8005300:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005302:	2b0a      	cmp	r3, #10
 8005304:	d007      	beq.n	8005316 <UART_SetConfig+0x1956>
 8005306:	687b      	ldr	r3, [r7, #4]
 8005308:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800530a:	2b0b      	cmp	r3, #11
 800530c:	d101      	bne.n	8005312 <UART_SetConfig+0x1952>
 800530e:	4b3f      	ldr	r3, [pc, #252]	; (800540c <UART_SetConfig+0x1a4c>)
 8005310:	e016      	b.n	8005340 <UART_SetConfig+0x1980>
 8005312:	4b3f      	ldr	r3, [pc, #252]	; (8005410 <UART_SetConfig+0x1a50>)
 8005314:	e014      	b.n	8005340 <UART_SetConfig+0x1980>
 8005316:	4b3f      	ldr	r3, [pc, #252]	; (8005414 <UART_SetConfig+0x1a54>)
 8005318:	e012      	b.n	8005340 <UART_SetConfig+0x1980>
 800531a:	4b3f      	ldr	r3, [pc, #252]	; (8005418 <UART_SetConfig+0x1a58>)
 800531c:	e010      	b.n	8005340 <UART_SetConfig+0x1980>
 800531e:	4b3f      	ldr	r3, [pc, #252]	; (800541c <UART_SetConfig+0x1a5c>)
 8005320:	e00e      	b.n	8005340 <UART_SetConfig+0x1980>
 8005322:	4b3f      	ldr	r3, [pc, #252]	; (8005420 <UART_SetConfig+0x1a60>)
 8005324:	e00c      	b.n	8005340 <UART_SetConfig+0x1980>
 8005326:	4b3f      	ldr	r3, [pc, #252]	; (8005424 <UART_SetConfig+0x1a64>)
 8005328:	e00a      	b.n	8005340 <UART_SetConfig+0x1980>
 800532a:	4b3f      	ldr	r3, [pc, #252]	; (8005428 <UART_SetConfig+0x1a68>)
 800532c:	e008      	b.n	8005340 <UART_SetConfig+0x1980>
 800532e:	4b3f      	ldr	r3, [pc, #252]	; (800542c <UART_SetConfig+0x1a6c>)
 8005330:	e006      	b.n	8005340 <UART_SetConfig+0x1980>
 8005332:	4b3f      	ldr	r3, [pc, #252]	; (8005430 <UART_SetConfig+0x1a70>)
 8005334:	e004      	b.n	8005340 <UART_SetConfig+0x1980>
 8005336:	4b3f      	ldr	r3, [pc, #252]	; (8005434 <UART_SetConfig+0x1a74>)
 8005338:	e002      	b.n	8005340 <UART_SetConfig+0x1980>
 800533a:	4b33      	ldr	r3, [pc, #204]	; (8005408 <UART_SetConfig+0x1a48>)
 800533c:	e000      	b.n	8005340 <UART_SetConfig+0x1980>
 800533e:	4b34      	ldr	r3, [pc, #208]	; (8005410 <UART_SetConfig+0x1a50>)
 8005340:	687a      	ldr	r2, [r7, #4]
 8005342:	6852      	ldr	r2, [r2, #4]
 8005344:	0852      	lsrs	r2, r2, #1
 8005346:	441a      	add	r2, r3
 8005348:	687b      	ldr	r3, [r7, #4]
 800534a:	685b      	ldr	r3, [r3, #4]
 800534c:	fbb2 f3f3 	udiv	r3, r2, r3
 8005350:	b29b      	uxth	r3, r3
 8005352:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8005354:	e0df      	b.n	8005516 <UART_SetConfig+0x1b56>
      case UART_CLOCKSOURCE_CSI:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(CSI_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8005356:	687b      	ldr	r3, [r7, #4]
 8005358:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800535a:	2b00      	cmp	r3, #0
 800535c:	d045      	beq.n	80053ea <UART_SetConfig+0x1a2a>
 800535e:	687b      	ldr	r3, [r7, #4]
 8005360:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005362:	2b01      	cmp	r3, #1
 8005364:	d03f      	beq.n	80053e6 <UART_SetConfig+0x1a26>
 8005366:	687b      	ldr	r3, [r7, #4]
 8005368:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800536a:	2b02      	cmp	r3, #2
 800536c:	d039      	beq.n	80053e2 <UART_SetConfig+0x1a22>
 800536e:	687b      	ldr	r3, [r7, #4]
 8005370:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005372:	2b03      	cmp	r3, #3
 8005374:	d033      	beq.n	80053de <UART_SetConfig+0x1a1e>
 8005376:	687b      	ldr	r3, [r7, #4]
 8005378:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800537a:	2b04      	cmp	r3, #4
 800537c:	d02d      	beq.n	80053da <UART_SetConfig+0x1a1a>
 800537e:	687b      	ldr	r3, [r7, #4]
 8005380:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005382:	2b05      	cmp	r3, #5
 8005384:	d027      	beq.n	80053d6 <UART_SetConfig+0x1a16>
 8005386:	687b      	ldr	r3, [r7, #4]
 8005388:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800538a:	2b06      	cmp	r3, #6
 800538c:	d021      	beq.n	80053d2 <UART_SetConfig+0x1a12>
 800538e:	687b      	ldr	r3, [r7, #4]
 8005390:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005392:	2b07      	cmp	r3, #7
 8005394:	d01b      	beq.n	80053ce <UART_SetConfig+0x1a0e>
 8005396:	687b      	ldr	r3, [r7, #4]
 8005398:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800539a:	2b08      	cmp	r3, #8
 800539c:	d015      	beq.n	80053ca <UART_SetConfig+0x1a0a>
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80053a2:	2b09      	cmp	r3, #9
 80053a4:	d00f      	beq.n	80053c6 <UART_SetConfig+0x1a06>
 80053a6:	687b      	ldr	r3, [r7, #4]
 80053a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80053aa:	2b0a      	cmp	r3, #10
 80053ac:	d008      	beq.n	80053c0 <UART_SetConfig+0x1a00>
 80053ae:	687b      	ldr	r3, [r7, #4]
 80053b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80053b2:	2b0b      	cmp	r3, #11
 80053b4:	d102      	bne.n	80053bc <UART_SetConfig+0x19fc>
 80053b6:	f647 2312 	movw	r3, #31250	; 0x7a12
 80053ba:	e017      	b.n	80053ec <UART_SetConfig+0x1a2c>
 80053bc:	4b18      	ldr	r3, [pc, #96]	; (8005420 <UART_SetConfig+0x1a60>)
 80053be:	e015      	b.n	80053ec <UART_SetConfig+0x1a2c>
 80053c0:	f24f 4324 	movw	r3, #62500	; 0xf424
 80053c4:	e012      	b.n	80053ec <UART_SetConfig+0x1a2c>
 80053c6:	4b1c      	ldr	r3, [pc, #112]	; (8005438 <UART_SetConfig+0x1a78>)
 80053c8:	e010      	b.n	80053ec <UART_SetConfig+0x1a2c>
 80053ca:	4b1c      	ldr	r3, [pc, #112]	; (800543c <UART_SetConfig+0x1a7c>)
 80053cc:	e00e      	b.n	80053ec <UART_SetConfig+0x1a2c>
 80053ce:	4b0f      	ldr	r3, [pc, #60]	; (800540c <UART_SetConfig+0x1a4c>)
 80053d0:	e00c      	b.n	80053ec <UART_SetConfig+0x1a2c>
 80053d2:	4b1b      	ldr	r3, [pc, #108]	; (8005440 <UART_SetConfig+0x1a80>)
 80053d4:	e00a      	b.n	80053ec <UART_SetConfig+0x1a2c>
 80053d6:	4b1b      	ldr	r3, [pc, #108]	; (8005444 <UART_SetConfig+0x1a84>)
 80053d8:	e008      	b.n	80053ec <UART_SetConfig+0x1a2c>
 80053da:	4b0e      	ldr	r3, [pc, #56]	; (8005414 <UART_SetConfig+0x1a54>)
 80053dc:	e006      	b.n	80053ec <UART_SetConfig+0x1a2c>
 80053de:	4b1a      	ldr	r3, [pc, #104]	; (8005448 <UART_SetConfig+0x1a88>)
 80053e0:	e004      	b.n	80053ec <UART_SetConfig+0x1a2c>
 80053e2:	4b0d      	ldr	r3, [pc, #52]	; (8005418 <UART_SetConfig+0x1a58>)
 80053e4:	e002      	b.n	80053ec <UART_SetConfig+0x1a2c>
 80053e6:	4b0d      	ldr	r3, [pc, #52]	; (800541c <UART_SetConfig+0x1a5c>)
 80053e8:	e000      	b.n	80053ec <UART_SetConfig+0x1a2c>
 80053ea:	4b0d      	ldr	r3, [pc, #52]	; (8005420 <UART_SetConfig+0x1a60>)
 80053ec:	687a      	ldr	r2, [r7, #4]
 80053ee:	6852      	ldr	r2, [r2, #4]
 80053f0:	0852      	lsrs	r2, r2, #1
 80053f2:	441a      	add	r2, r3
 80053f4:	687b      	ldr	r3, [r7, #4]
 80053f6:	685b      	ldr	r3, [r3, #4]
 80053f8:	fbb2 f3f3 	udiv	r3, r2, r3
 80053fc:	b29b      	uxth	r3, r3
 80053fe:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8005400:	e089      	b.n	8005516 <UART_SetConfig+0x1b56>
 8005402:	bf00      	nop
 8005404:	58024400 	.word	0x58024400
 8005408:	03d09000 	.word	0x03d09000
 800540c:	0007a120 	.word	0x0007a120
 8005410:	07a12000 	.word	0x07a12000
 8005414:	000f4240 	.word	0x000f4240
 8005418:	001e8480 	.word	0x001e8480
 800541c:	003d0900 	.word	0x003d0900
 8005420:	007a1200 	.word	0x007a1200
 8005424:	00a2c2aa 	.word	0x00a2c2aa
 8005428:	00c35000 	.word	0x00c35000
 800542c:	00f42400 	.word	0x00f42400
 8005430:	01458554 	.word	0x01458554
 8005434:	01e84800 	.word	0x01e84800
 8005438:	0001e848 	.word	0x0001e848
 800543c:	0003d090 	.word	0x0003d090
 8005440:	000a2c2a 	.word	0x000a2c2a
 8005444:	000c3500 	.word	0x000c3500
 8005448:	00145854 	.word	0x00145854
      case UART_CLOCKSOURCE_LSE:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8((uint32_t)LSE_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800544c:	687b      	ldr	r3, [r7, #4]
 800544e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005450:	2b00      	cmp	r3, #0
 8005452:	d04f      	beq.n	80054f4 <UART_SetConfig+0x1b34>
 8005454:	687b      	ldr	r3, [r7, #4]
 8005456:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005458:	2b01      	cmp	r3, #1
 800545a:	d048      	beq.n	80054ee <UART_SetConfig+0x1b2e>
 800545c:	687b      	ldr	r3, [r7, #4]
 800545e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005460:	2b02      	cmp	r3, #2
 8005462:	d041      	beq.n	80054e8 <UART_SetConfig+0x1b28>
 8005464:	687b      	ldr	r3, [r7, #4]
 8005466:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005468:	2b03      	cmp	r3, #3
 800546a:	d03a      	beq.n	80054e2 <UART_SetConfig+0x1b22>
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005470:	2b04      	cmp	r3, #4
 8005472:	d033      	beq.n	80054dc <UART_SetConfig+0x1b1c>
 8005474:	687b      	ldr	r3, [r7, #4]
 8005476:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005478:	2b05      	cmp	r3, #5
 800547a:	d02c      	beq.n	80054d6 <UART_SetConfig+0x1b16>
 800547c:	687b      	ldr	r3, [r7, #4]
 800547e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005480:	2b06      	cmp	r3, #6
 8005482:	d025      	beq.n	80054d0 <UART_SetConfig+0x1b10>
 8005484:	687b      	ldr	r3, [r7, #4]
 8005486:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005488:	2b07      	cmp	r3, #7
 800548a:	d01e      	beq.n	80054ca <UART_SetConfig+0x1b0a>
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005490:	2b08      	cmp	r3, #8
 8005492:	d017      	beq.n	80054c4 <UART_SetConfig+0x1b04>
 8005494:	687b      	ldr	r3, [r7, #4]
 8005496:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005498:	2b09      	cmp	r3, #9
 800549a:	d010      	beq.n	80054be <UART_SetConfig+0x1afe>
 800549c:	687b      	ldr	r3, [r7, #4]
 800549e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80054a0:	2b0a      	cmp	r3, #10
 80054a2:	d009      	beq.n	80054b8 <UART_SetConfig+0x1af8>
 80054a4:	687b      	ldr	r3, [r7, #4]
 80054a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80054a8:	2b0b      	cmp	r3, #11
 80054aa:	d102      	bne.n	80054b2 <UART_SetConfig+0x1af2>
 80054ac:	f44f 7380 	mov.w	r3, #256	; 0x100
 80054b0:	e022      	b.n	80054f8 <UART_SetConfig+0x1b38>
 80054b2:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80054b6:	e01f      	b.n	80054f8 <UART_SetConfig+0x1b38>
 80054b8:	f44f 7300 	mov.w	r3, #512	; 0x200
 80054bc:	e01c      	b.n	80054f8 <UART_SetConfig+0x1b38>
 80054be:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80054c2:	e019      	b.n	80054f8 <UART_SetConfig+0x1b38>
 80054c4:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80054c8:	e016      	b.n	80054f8 <UART_SetConfig+0x1b38>
 80054ca:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80054ce:	e013      	b.n	80054f8 <UART_SetConfig+0x1b38>
 80054d0:	f241 5354 	movw	r3, #5460	; 0x1554
 80054d4:	e010      	b.n	80054f8 <UART_SetConfig+0x1b38>
 80054d6:	f641 1398 	movw	r3, #6552	; 0x1998
 80054da:	e00d      	b.n	80054f8 <UART_SetConfig+0x1b38>
 80054dc:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80054e0:	e00a      	b.n	80054f8 <UART_SetConfig+0x1b38>
 80054e2:	f642 23aa 	movw	r3, #10922	; 0x2aaa
 80054e6:	e007      	b.n	80054f8 <UART_SetConfig+0x1b38>
 80054e8:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80054ec:	e004      	b.n	80054f8 <UART_SetConfig+0x1b38>
 80054ee:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80054f2:	e001      	b.n	80054f8 <UART_SetConfig+0x1b38>
 80054f4:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80054f8:	687a      	ldr	r2, [r7, #4]
 80054fa:	6852      	ldr	r2, [r2, #4]
 80054fc:	0852      	lsrs	r2, r2, #1
 80054fe:	441a      	add	r2, r3
 8005500:	687b      	ldr	r3, [r7, #4]
 8005502:	685b      	ldr	r3, [r3, #4]
 8005504:	fbb2 f3f3 	udiv	r3, r2, r3
 8005508:	b29b      	uxth	r3, r3
 800550a:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 800550c:	e003      	b.n	8005516 <UART_SetConfig+0x1b56>
      default:
        ret = HAL_ERROR;
 800550e:	2301      	movs	r3, #1
 8005510:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
        break;
 8005514:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005516:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005518:	2b0f      	cmp	r3, #15
 800551a:	d916      	bls.n	800554a <UART_SetConfig+0x1b8a>
 800551c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800551e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005522:	d212      	bcs.n	800554a <UART_SetConfig+0x1b8a>
    {
      brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8005524:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005526:	b29b      	uxth	r3, r3
 8005528:	f023 030f 	bic.w	r3, r3, #15
 800552c:	84fb      	strh	r3, [r7, #38]	; 0x26
      brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800552e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005530:	085b      	lsrs	r3, r3, #1
 8005532:	b29b      	uxth	r3, r3
 8005534:	f003 0307 	and.w	r3, r3, #7
 8005538:	b29a      	uxth	r2, r3
 800553a:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800553c:	4313      	orrs	r3, r2
 800553e:	84fb      	strh	r3, [r7, #38]	; 0x26
      huart->Instance->BRR = brrtemp;
 8005540:	687b      	ldr	r3, [r7, #4]
 8005542:	681b      	ldr	r3, [r3, #0]
 8005544:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 8005546:	60da      	str	r2, [r3, #12]
 8005548:	e3a3      	b.n	8005c92 <UART_SetConfig+0x22d2>
    }
    else
    {
      ret = HAL_ERROR;
 800554a:	2301      	movs	r3, #1
 800554c:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8005550:	e39f      	b.n	8005c92 <UART_SetConfig+0x22d2>
    }
  }
  else
  {
    switch (clocksource)
 8005552:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 8005556:	2b40      	cmp	r3, #64	; 0x40
 8005558:	f200 8388 	bhi.w	8005c6c <UART_SetConfig+0x22ac>
 800555c:	a201      	add	r2, pc, #4	; (adr r2, 8005564 <UART_SetConfig+0x1ba4>)
 800555e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005562:	bf00      	nop
 8005564:	08005669 	.word	0x08005669
 8005568:	0800571f 	.word	0x0800571f
 800556c:	08005c6d 	.word	0x08005c6d
 8005570:	08005c6d 	.word	0x08005c6d
 8005574:	080057d5 	.word	0x080057d5
 8005578:	08005c6d 	.word	0x08005c6d
 800557c:	08005c6d 	.word	0x08005c6d
 8005580:	08005c6d 	.word	0x08005c6d
 8005584:	0800588f 	.word	0x0800588f
 8005588:	08005c6d 	.word	0x08005c6d
 800558c:	08005c6d 	.word	0x08005c6d
 8005590:	08005c6d 	.word	0x08005c6d
 8005594:	08005c6d 	.word	0x08005c6d
 8005598:	08005c6d 	.word	0x08005c6d
 800559c:	08005c6d 	.word	0x08005c6d
 80055a0:	08005c6d 	.word	0x08005c6d
 80055a4:	08005949 	.word	0x08005949
 80055a8:	08005c6d 	.word	0x08005c6d
 80055ac:	08005c6d 	.word	0x08005c6d
 80055b0:	08005c6d 	.word	0x08005c6d
 80055b4:	08005c6d 	.word	0x08005c6d
 80055b8:	08005c6d 	.word	0x08005c6d
 80055bc:	08005c6d 	.word	0x08005c6d
 80055c0:	08005c6d 	.word	0x08005c6d
 80055c4:	08005c6d 	.word	0x08005c6d
 80055c8:	08005c6d 	.word	0x08005c6d
 80055cc:	08005c6d 	.word	0x08005c6d
 80055d0:	08005c6d 	.word	0x08005c6d
 80055d4:	08005c6d 	.word	0x08005c6d
 80055d8:	08005c6d 	.word	0x08005c6d
 80055dc:	08005c6d 	.word	0x08005c6d
 80055e0:	08005c6d 	.word	0x08005c6d
 80055e4:	08005ab9 	.word	0x08005ab9
 80055e8:	08005c6d 	.word	0x08005c6d
 80055ec:	08005c6d 	.word	0x08005c6d
 80055f0:	08005c6d 	.word	0x08005c6d
 80055f4:	08005c6d 	.word	0x08005c6d
 80055f8:	08005c6d 	.word	0x08005c6d
 80055fc:	08005c6d 	.word	0x08005c6d
 8005600:	08005c6d 	.word	0x08005c6d
 8005604:	08005c6d 	.word	0x08005c6d
 8005608:	08005c6d 	.word	0x08005c6d
 800560c:	08005c6d 	.word	0x08005c6d
 8005610:	08005c6d 	.word	0x08005c6d
 8005614:	08005c6d 	.word	0x08005c6d
 8005618:	08005c6d 	.word	0x08005c6d
 800561c:	08005c6d 	.word	0x08005c6d
 8005620:	08005c6d 	.word	0x08005c6d
 8005624:	08005c6d 	.word	0x08005c6d
 8005628:	08005c6d 	.word	0x08005c6d
 800562c:	08005c6d 	.word	0x08005c6d
 8005630:	08005c6d 	.word	0x08005c6d
 8005634:	08005c6d 	.word	0x08005c6d
 8005638:	08005c6d 	.word	0x08005c6d
 800563c:	08005c6d 	.word	0x08005c6d
 8005640:	08005c6d 	.word	0x08005c6d
 8005644:	08005c6d 	.word	0x08005c6d
 8005648:	08005c6d 	.word	0x08005c6d
 800564c:	08005c6d 	.word	0x08005c6d
 8005650:	08005c6d 	.word	0x08005c6d
 8005654:	08005c6d 	.word	0x08005c6d
 8005658:	08005c6d 	.word	0x08005c6d
 800565c:	08005c6d 	.word	0x08005c6d
 8005660:	08005c6d 	.word	0x08005c6d
 8005664:	08005bad 	.word	0x08005bad
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005668:	f7fc fd78 	bl	800215c <HAL_RCC_GetPCLK1Freq>
 800566c:	62b8      	str	r0, [r7, #40]	; 0x28
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800566e:	687b      	ldr	r3, [r7, #4]
 8005670:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005672:	2b00      	cmp	r3, #0
 8005674:	d044      	beq.n	8005700 <UART_SetConfig+0x1d40>
 8005676:	687b      	ldr	r3, [r7, #4]
 8005678:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800567a:	2b01      	cmp	r3, #1
 800567c:	d03e      	beq.n	80056fc <UART_SetConfig+0x1d3c>
 800567e:	687b      	ldr	r3, [r7, #4]
 8005680:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005682:	2b02      	cmp	r3, #2
 8005684:	d038      	beq.n	80056f8 <UART_SetConfig+0x1d38>
 8005686:	687b      	ldr	r3, [r7, #4]
 8005688:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800568a:	2b03      	cmp	r3, #3
 800568c:	d032      	beq.n	80056f4 <UART_SetConfig+0x1d34>
 800568e:	687b      	ldr	r3, [r7, #4]
 8005690:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005692:	2b04      	cmp	r3, #4
 8005694:	d02c      	beq.n	80056f0 <UART_SetConfig+0x1d30>
 8005696:	687b      	ldr	r3, [r7, #4]
 8005698:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800569a:	2b05      	cmp	r3, #5
 800569c:	d026      	beq.n	80056ec <UART_SetConfig+0x1d2c>
 800569e:	687b      	ldr	r3, [r7, #4]
 80056a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80056a2:	2b06      	cmp	r3, #6
 80056a4:	d020      	beq.n	80056e8 <UART_SetConfig+0x1d28>
 80056a6:	687b      	ldr	r3, [r7, #4]
 80056a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80056aa:	2b07      	cmp	r3, #7
 80056ac:	d01a      	beq.n	80056e4 <UART_SetConfig+0x1d24>
 80056ae:	687b      	ldr	r3, [r7, #4]
 80056b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80056b2:	2b08      	cmp	r3, #8
 80056b4:	d014      	beq.n	80056e0 <UART_SetConfig+0x1d20>
 80056b6:	687b      	ldr	r3, [r7, #4]
 80056b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80056ba:	2b09      	cmp	r3, #9
 80056bc:	d00e      	beq.n	80056dc <UART_SetConfig+0x1d1c>
 80056be:	687b      	ldr	r3, [r7, #4]
 80056c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80056c2:	2b0a      	cmp	r3, #10
 80056c4:	d008      	beq.n	80056d8 <UART_SetConfig+0x1d18>
 80056c6:	687b      	ldr	r3, [r7, #4]
 80056c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80056ca:	2b0b      	cmp	r3, #11
 80056cc:	d102      	bne.n	80056d4 <UART_SetConfig+0x1d14>
 80056ce:	f44f 7380 	mov.w	r3, #256	; 0x100
 80056d2:	e016      	b.n	8005702 <UART_SetConfig+0x1d42>
 80056d4:	2301      	movs	r3, #1
 80056d6:	e014      	b.n	8005702 <UART_SetConfig+0x1d42>
 80056d8:	2380      	movs	r3, #128	; 0x80
 80056da:	e012      	b.n	8005702 <UART_SetConfig+0x1d42>
 80056dc:	2340      	movs	r3, #64	; 0x40
 80056de:	e010      	b.n	8005702 <UART_SetConfig+0x1d42>
 80056e0:	2320      	movs	r3, #32
 80056e2:	e00e      	b.n	8005702 <UART_SetConfig+0x1d42>
 80056e4:	2310      	movs	r3, #16
 80056e6:	e00c      	b.n	8005702 <UART_SetConfig+0x1d42>
 80056e8:	230c      	movs	r3, #12
 80056ea:	e00a      	b.n	8005702 <UART_SetConfig+0x1d42>
 80056ec:	230a      	movs	r3, #10
 80056ee:	e008      	b.n	8005702 <UART_SetConfig+0x1d42>
 80056f0:	2308      	movs	r3, #8
 80056f2:	e006      	b.n	8005702 <UART_SetConfig+0x1d42>
 80056f4:	2306      	movs	r3, #6
 80056f6:	e004      	b.n	8005702 <UART_SetConfig+0x1d42>
 80056f8:	2304      	movs	r3, #4
 80056fa:	e002      	b.n	8005702 <UART_SetConfig+0x1d42>
 80056fc:	2302      	movs	r3, #2
 80056fe:	e000      	b.n	8005702 <UART_SetConfig+0x1d42>
 8005700:	2301      	movs	r3, #1
 8005702:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8005704:	fbb2 f2f3 	udiv	r2, r2, r3
 8005708:	687b      	ldr	r3, [r7, #4]
 800570a:	685b      	ldr	r3, [r3, #4]
 800570c:	085b      	lsrs	r3, r3, #1
 800570e:	441a      	add	r2, r3
 8005710:	687b      	ldr	r3, [r7, #4]
 8005712:	685b      	ldr	r3, [r3, #4]
 8005714:	fbb2 f3f3 	udiv	r3, r2, r3
 8005718:	b29b      	uxth	r3, r3
 800571a:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 800571c:	e2aa      	b.n	8005c74 <UART_SetConfig+0x22b4>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800571e:	f7fc fd33 	bl	8002188 <HAL_RCC_GetPCLK2Freq>
 8005722:	62b8      	str	r0, [r7, #40]	; 0x28
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8005724:	687b      	ldr	r3, [r7, #4]
 8005726:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005728:	2b00      	cmp	r3, #0
 800572a:	d044      	beq.n	80057b6 <UART_SetConfig+0x1df6>
 800572c:	687b      	ldr	r3, [r7, #4]
 800572e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005730:	2b01      	cmp	r3, #1
 8005732:	d03e      	beq.n	80057b2 <UART_SetConfig+0x1df2>
 8005734:	687b      	ldr	r3, [r7, #4]
 8005736:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005738:	2b02      	cmp	r3, #2
 800573a:	d038      	beq.n	80057ae <UART_SetConfig+0x1dee>
 800573c:	687b      	ldr	r3, [r7, #4]
 800573e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005740:	2b03      	cmp	r3, #3
 8005742:	d032      	beq.n	80057aa <UART_SetConfig+0x1dea>
 8005744:	687b      	ldr	r3, [r7, #4]
 8005746:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005748:	2b04      	cmp	r3, #4
 800574a:	d02c      	beq.n	80057a6 <UART_SetConfig+0x1de6>
 800574c:	687b      	ldr	r3, [r7, #4]
 800574e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005750:	2b05      	cmp	r3, #5
 8005752:	d026      	beq.n	80057a2 <UART_SetConfig+0x1de2>
 8005754:	687b      	ldr	r3, [r7, #4]
 8005756:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005758:	2b06      	cmp	r3, #6
 800575a:	d020      	beq.n	800579e <UART_SetConfig+0x1dde>
 800575c:	687b      	ldr	r3, [r7, #4]
 800575e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005760:	2b07      	cmp	r3, #7
 8005762:	d01a      	beq.n	800579a <UART_SetConfig+0x1dda>
 8005764:	687b      	ldr	r3, [r7, #4]
 8005766:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005768:	2b08      	cmp	r3, #8
 800576a:	d014      	beq.n	8005796 <UART_SetConfig+0x1dd6>
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005770:	2b09      	cmp	r3, #9
 8005772:	d00e      	beq.n	8005792 <UART_SetConfig+0x1dd2>
 8005774:	687b      	ldr	r3, [r7, #4]
 8005776:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005778:	2b0a      	cmp	r3, #10
 800577a:	d008      	beq.n	800578e <UART_SetConfig+0x1dce>
 800577c:	687b      	ldr	r3, [r7, #4]
 800577e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005780:	2b0b      	cmp	r3, #11
 8005782:	d102      	bne.n	800578a <UART_SetConfig+0x1dca>
 8005784:	f44f 7380 	mov.w	r3, #256	; 0x100
 8005788:	e016      	b.n	80057b8 <UART_SetConfig+0x1df8>
 800578a:	2301      	movs	r3, #1
 800578c:	e014      	b.n	80057b8 <UART_SetConfig+0x1df8>
 800578e:	2380      	movs	r3, #128	; 0x80
 8005790:	e012      	b.n	80057b8 <UART_SetConfig+0x1df8>
 8005792:	2340      	movs	r3, #64	; 0x40
 8005794:	e010      	b.n	80057b8 <UART_SetConfig+0x1df8>
 8005796:	2320      	movs	r3, #32
 8005798:	e00e      	b.n	80057b8 <UART_SetConfig+0x1df8>
 800579a:	2310      	movs	r3, #16
 800579c:	e00c      	b.n	80057b8 <UART_SetConfig+0x1df8>
 800579e:	230c      	movs	r3, #12
 80057a0:	e00a      	b.n	80057b8 <UART_SetConfig+0x1df8>
 80057a2:	230a      	movs	r3, #10
 80057a4:	e008      	b.n	80057b8 <UART_SetConfig+0x1df8>
 80057a6:	2308      	movs	r3, #8
 80057a8:	e006      	b.n	80057b8 <UART_SetConfig+0x1df8>
 80057aa:	2306      	movs	r3, #6
 80057ac:	e004      	b.n	80057b8 <UART_SetConfig+0x1df8>
 80057ae:	2304      	movs	r3, #4
 80057b0:	e002      	b.n	80057b8 <UART_SetConfig+0x1df8>
 80057b2:	2302      	movs	r3, #2
 80057b4:	e000      	b.n	80057b8 <UART_SetConfig+0x1df8>
 80057b6:	2301      	movs	r3, #1
 80057b8:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80057ba:	fbb2 f2f3 	udiv	r2, r2, r3
 80057be:	687b      	ldr	r3, [r7, #4]
 80057c0:	685b      	ldr	r3, [r3, #4]
 80057c2:	085b      	lsrs	r3, r3, #1
 80057c4:	441a      	add	r2, r3
 80057c6:	687b      	ldr	r3, [r7, #4]
 80057c8:	685b      	ldr	r3, [r3, #4]
 80057ca:	fbb2 f3f3 	udiv	r3, r2, r3
 80057ce:	b29b      	uxth	r3, r3
 80057d0:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 80057d2:	e24f      	b.n	8005c74 <UART_SetConfig+0x22b4>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80057d4:	f107 0318 	add.w	r3, r7, #24
 80057d8:	4618      	mov	r0, r3
 80057da:	f7fd fbf1 	bl	8002fc0 <HAL_RCCEx_GetPLL2ClockFreq>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pll2_clocks.PLL2_Q_Frequency, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80057de:	69fa      	ldr	r2, [r7, #28]
 80057e0:	687b      	ldr	r3, [r7, #4]
 80057e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80057e4:	2b00      	cmp	r3, #0
 80057e6:	d044      	beq.n	8005872 <UART_SetConfig+0x1eb2>
 80057e8:	687b      	ldr	r3, [r7, #4]
 80057ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80057ec:	2b01      	cmp	r3, #1
 80057ee:	d03e      	beq.n	800586e <UART_SetConfig+0x1eae>
 80057f0:	687b      	ldr	r3, [r7, #4]
 80057f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80057f4:	2b02      	cmp	r3, #2
 80057f6:	d038      	beq.n	800586a <UART_SetConfig+0x1eaa>
 80057f8:	687b      	ldr	r3, [r7, #4]
 80057fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80057fc:	2b03      	cmp	r3, #3
 80057fe:	d032      	beq.n	8005866 <UART_SetConfig+0x1ea6>
 8005800:	687b      	ldr	r3, [r7, #4]
 8005802:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005804:	2b04      	cmp	r3, #4
 8005806:	d02c      	beq.n	8005862 <UART_SetConfig+0x1ea2>
 8005808:	687b      	ldr	r3, [r7, #4]
 800580a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800580c:	2b05      	cmp	r3, #5
 800580e:	d026      	beq.n	800585e <UART_SetConfig+0x1e9e>
 8005810:	687b      	ldr	r3, [r7, #4]
 8005812:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005814:	2b06      	cmp	r3, #6
 8005816:	d020      	beq.n	800585a <UART_SetConfig+0x1e9a>
 8005818:	687b      	ldr	r3, [r7, #4]
 800581a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800581c:	2b07      	cmp	r3, #7
 800581e:	d01a      	beq.n	8005856 <UART_SetConfig+0x1e96>
 8005820:	687b      	ldr	r3, [r7, #4]
 8005822:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005824:	2b08      	cmp	r3, #8
 8005826:	d014      	beq.n	8005852 <UART_SetConfig+0x1e92>
 8005828:	687b      	ldr	r3, [r7, #4]
 800582a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800582c:	2b09      	cmp	r3, #9
 800582e:	d00e      	beq.n	800584e <UART_SetConfig+0x1e8e>
 8005830:	687b      	ldr	r3, [r7, #4]
 8005832:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005834:	2b0a      	cmp	r3, #10
 8005836:	d008      	beq.n	800584a <UART_SetConfig+0x1e8a>
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800583c:	2b0b      	cmp	r3, #11
 800583e:	d102      	bne.n	8005846 <UART_SetConfig+0x1e86>
 8005840:	f44f 7380 	mov.w	r3, #256	; 0x100
 8005844:	e016      	b.n	8005874 <UART_SetConfig+0x1eb4>
 8005846:	2301      	movs	r3, #1
 8005848:	e014      	b.n	8005874 <UART_SetConfig+0x1eb4>
 800584a:	2380      	movs	r3, #128	; 0x80
 800584c:	e012      	b.n	8005874 <UART_SetConfig+0x1eb4>
 800584e:	2340      	movs	r3, #64	; 0x40
 8005850:	e010      	b.n	8005874 <UART_SetConfig+0x1eb4>
 8005852:	2320      	movs	r3, #32
 8005854:	e00e      	b.n	8005874 <UART_SetConfig+0x1eb4>
 8005856:	2310      	movs	r3, #16
 8005858:	e00c      	b.n	8005874 <UART_SetConfig+0x1eb4>
 800585a:	230c      	movs	r3, #12
 800585c:	e00a      	b.n	8005874 <UART_SetConfig+0x1eb4>
 800585e:	230a      	movs	r3, #10
 8005860:	e008      	b.n	8005874 <UART_SetConfig+0x1eb4>
 8005862:	2308      	movs	r3, #8
 8005864:	e006      	b.n	8005874 <UART_SetConfig+0x1eb4>
 8005866:	2306      	movs	r3, #6
 8005868:	e004      	b.n	8005874 <UART_SetConfig+0x1eb4>
 800586a:	2304      	movs	r3, #4
 800586c:	e002      	b.n	8005874 <UART_SetConfig+0x1eb4>
 800586e:	2302      	movs	r3, #2
 8005870:	e000      	b.n	8005874 <UART_SetConfig+0x1eb4>
 8005872:	2301      	movs	r3, #1
 8005874:	fbb2 f2f3 	udiv	r2, r2, r3
 8005878:	687b      	ldr	r3, [r7, #4]
 800587a:	685b      	ldr	r3, [r3, #4]
 800587c:	085b      	lsrs	r3, r3, #1
 800587e:	441a      	add	r2, r3
 8005880:	687b      	ldr	r3, [r7, #4]
 8005882:	685b      	ldr	r3, [r3, #4]
 8005884:	fbb2 f3f3 	udiv	r3, r2, r3
 8005888:	b29b      	uxth	r3, r3
 800588a:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 800588c:	e1f2      	b.n	8005c74 <UART_SetConfig+0x22b4>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800588e:	f107 030c 	add.w	r3, r7, #12
 8005892:	4618      	mov	r0, r3
 8005894:	f7fd fce0 	bl	8003258 <HAL_RCCEx_GetPLL3ClockFreq>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pll3_clocks.PLL3_Q_Frequency, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8005898:	693a      	ldr	r2, [r7, #16]
 800589a:	687b      	ldr	r3, [r7, #4]
 800589c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800589e:	2b00      	cmp	r3, #0
 80058a0:	d044      	beq.n	800592c <UART_SetConfig+0x1f6c>
 80058a2:	687b      	ldr	r3, [r7, #4]
 80058a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80058a6:	2b01      	cmp	r3, #1
 80058a8:	d03e      	beq.n	8005928 <UART_SetConfig+0x1f68>
 80058aa:	687b      	ldr	r3, [r7, #4]
 80058ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80058ae:	2b02      	cmp	r3, #2
 80058b0:	d038      	beq.n	8005924 <UART_SetConfig+0x1f64>
 80058b2:	687b      	ldr	r3, [r7, #4]
 80058b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80058b6:	2b03      	cmp	r3, #3
 80058b8:	d032      	beq.n	8005920 <UART_SetConfig+0x1f60>
 80058ba:	687b      	ldr	r3, [r7, #4]
 80058bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80058be:	2b04      	cmp	r3, #4
 80058c0:	d02c      	beq.n	800591c <UART_SetConfig+0x1f5c>
 80058c2:	687b      	ldr	r3, [r7, #4]
 80058c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80058c6:	2b05      	cmp	r3, #5
 80058c8:	d026      	beq.n	8005918 <UART_SetConfig+0x1f58>
 80058ca:	687b      	ldr	r3, [r7, #4]
 80058cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80058ce:	2b06      	cmp	r3, #6
 80058d0:	d020      	beq.n	8005914 <UART_SetConfig+0x1f54>
 80058d2:	687b      	ldr	r3, [r7, #4]
 80058d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80058d6:	2b07      	cmp	r3, #7
 80058d8:	d01a      	beq.n	8005910 <UART_SetConfig+0x1f50>
 80058da:	687b      	ldr	r3, [r7, #4]
 80058dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80058de:	2b08      	cmp	r3, #8
 80058e0:	d014      	beq.n	800590c <UART_SetConfig+0x1f4c>
 80058e2:	687b      	ldr	r3, [r7, #4]
 80058e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80058e6:	2b09      	cmp	r3, #9
 80058e8:	d00e      	beq.n	8005908 <UART_SetConfig+0x1f48>
 80058ea:	687b      	ldr	r3, [r7, #4]
 80058ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80058ee:	2b0a      	cmp	r3, #10
 80058f0:	d008      	beq.n	8005904 <UART_SetConfig+0x1f44>
 80058f2:	687b      	ldr	r3, [r7, #4]
 80058f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80058f6:	2b0b      	cmp	r3, #11
 80058f8:	d102      	bne.n	8005900 <UART_SetConfig+0x1f40>
 80058fa:	f44f 7380 	mov.w	r3, #256	; 0x100
 80058fe:	e016      	b.n	800592e <UART_SetConfig+0x1f6e>
 8005900:	2301      	movs	r3, #1
 8005902:	e014      	b.n	800592e <UART_SetConfig+0x1f6e>
 8005904:	2380      	movs	r3, #128	; 0x80
 8005906:	e012      	b.n	800592e <UART_SetConfig+0x1f6e>
 8005908:	2340      	movs	r3, #64	; 0x40
 800590a:	e010      	b.n	800592e <UART_SetConfig+0x1f6e>
 800590c:	2320      	movs	r3, #32
 800590e:	e00e      	b.n	800592e <UART_SetConfig+0x1f6e>
 8005910:	2310      	movs	r3, #16
 8005912:	e00c      	b.n	800592e <UART_SetConfig+0x1f6e>
 8005914:	230c      	movs	r3, #12
 8005916:	e00a      	b.n	800592e <UART_SetConfig+0x1f6e>
 8005918:	230a      	movs	r3, #10
 800591a:	e008      	b.n	800592e <UART_SetConfig+0x1f6e>
 800591c:	2308      	movs	r3, #8
 800591e:	e006      	b.n	800592e <UART_SetConfig+0x1f6e>
 8005920:	2306      	movs	r3, #6
 8005922:	e004      	b.n	800592e <UART_SetConfig+0x1f6e>
 8005924:	2304      	movs	r3, #4
 8005926:	e002      	b.n	800592e <UART_SetConfig+0x1f6e>
 8005928:	2302      	movs	r3, #2
 800592a:	e000      	b.n	800592e <UART_SetConfig+0x1f6e>
 800592c:	2301      	movs	r3, #1
 800592e:	fbb2 f2f3 	udiv	r2, r2, r3
 8005932:	687b      	ldr	r3, [r7, #4]
 8005934:	685b      	ldr	r3, [r3, #4]
 8005936:	085b      	lsrs	r3, r3, #1
 8005938:	441a      	add	r2, r3
 800593a:	687b      	ldr	r3, [r7, #4]
 800593c:	685b      	ldr	r3, [r3, #4]
 800593e:	fbb2 f3f3 	udiv	r3, r2, r3
 8005942:	b29b      	uxth	r3, r3
 8005944:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8005946:	e195      	b.n	8005c74 <UART_SetConfig+0x22b4>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8005948:	4b87      	ldr	r3, [pc, #540]	; (8005b68 <UART_SetConfig+0x21a8>)
 800594a:	681b      	ldr	r3, [r3, #0]
 800594c:	f003 0320 	and.w	r3, r3, #32
 8005950:	2b00      	cmp	r3, #0
 8005952:	d05d      	beq.n	8005a10 <UART_SetConfig+0x2050>
        {
          usartdiv = (uint16_t)(UART_DIV_SAMPLING16((HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U)), huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8005954:	4b84      	ldr	r3, [pc, #528]	; (8005b68 <UART_SetConfig+0x21a8>)
 8005956:	681b      	ldr	r3, [r3, #0]
 8005958:	08db      	lsrs	r3, r3, #3
 800595a:	f003 0303 	and.w	r3, r3, #3
 800595e:	4a83      	ldr	r2, [pc, #524]	; (8005b6c <UART_SetConfig+0x21ac>)
 8005960:	40da      	lsrs	r2, r3
 8005962:	687b      	ldr	r3, [r7, #4]
 8005964:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005966:	2b00      	cmp	r3, #0
 8005968:	d044      	beq.n	80059f4 <UART_SetConfig+0x2034>
 800596a:	687b      	ldr	r3, [r7, #4]
 800596c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800596e:	2b01      	cmp	r3, #1
 8005970:	d03e      	beq.n	80059f0 <UART_SetConfig+0x2030>
 8005972:	687b      	ldr	r3, [r7, #4]
 8005974:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005976:	2b02      	cmp	r3, #2
 8005978:	d038      	beq.n	80059ec <UART_SetConfig+0x202c>
 800597a:	687b      	ldr	r3, [r7, #4]
 800597c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800597e:	2b03      	cmp	r3, #3
 8005980:	d032      	beq.n	80059e8 <UART_SetConfig+0x2028>
 8005982:	687b      	ldr	r3, [r7, #4]
 8005984:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005986:	2b04      	cmp	r3, #4
 8005988:	d02c      	beq.n	80059e4 <UART_SetConfig+0x2024>
 800598a:	687b      	ldr	r3, [r7, #4]
 800598c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800598e:	2b05      	cmp	r3, #5
 8005990:	d026      	beq.n	80059e0 <UART_SetConfig+0x2020>
 8005992:	687b      	ldr	r3, [r7, #4]
 8005994:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005996:	2b06      	cmp	r3, #6
 8005998:	d020      	beq.n	80059dc <UART_SetConfig+0x201c>
 800599a:	687b      	ldr	r3, [r7, #4]
 800599c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800599e:	2b07      	cmp	r3, #7
 80059a0:	d01a      	beq.n	80059d8 <UART_SetConfig+0x2018>
 80059a2:	687b      	ldr	r3, [r7, #4]
 80059a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80059a6:	2b08      	cmp	r3, #8
 80059a8:	d014      	beq.n	80059d4 <UART_SetConfig+0x2014>
 80059aa:	687b      	ldr	r3, [r7, #4]
 80059ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80059ae:	2b09      	cmp	r3, #9
 80059b0:	d00e      	beq.n	80059d0 <UART_SetConfig+0x2010>
 80059b2:	687b      	ldr	r3, [r7, #4]
 80059b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80059b6:	2b0a      	cmp	r3, #10
 80059b8:	d008      	beq.n	80059cc <UART_SetConfig+0x200c>
 80059ba:	687b      	ldr	r3, [r7, #4]
 80059bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80059be:	2b0b      	cmp	r3, #11
 80059c0:	d102      	bne.n	80059c8 <UART_SetConfig+0x2008>
 80059c2:	f44f 7380 	mov.w	r3, #256	; 0x100
 80059c6:	e016      	b.n	80059f6 <UART_SetConfig+0x2036>
 80059c8:	2301      	movs	r3, #1
 80059ca:	e014      	b.n	80059f6 <UART_SetConfig+0x2036>
 80059cc:	2380      	movs	r3, #128	; 0x80
 80059ce:	e012      	b.n	80059f6 <UART_SetConfig+0x2036>
 80059d0:	2340      	movs	r3, #64	; 0x40
 80059d2:	e010      	b.n	80059f6 <UART_SetConfig+0x2036>
 80059d4:	2320      	movs	r3, #32
 80059d6:	e00e      	b.n	80059f6 <UART_SetConfig+0x2036>
 80059d8:	2310      	movs	r3, #16
 80059da:	e00c      	b.n	80059f6 <UART_SetConfig+0x2036>
 80059dc:	230c      	movs	r3, #12
 80059de:	e00a      	b.n	80059f6 <UART_SetConfig+0x2036>
 80059e0:	230a      	movs	r3, #10
 80059e2:	e008      	b.n	80059f6 <UART_SetConfig+0x2036>
 80059e4:	2308      	movs	r3, #8
 80059e6:	e006      	b.n	80059f6 <UART_SetConfig+0x2036>
 80059e8:	2306      	movs	r3, #6
 80059ea:	e004      	b.n	80059f6 <UART_SetConfig+0x2036>
 80059ec:	2304      	movs	r3, #4
 80059ee:	e002      	b.n	80059f6 <UART_SetConfig+0x2036>
 80059f0:	2302      	movs	r3, #2
 80059f2:	e000      	b.n	80059f6 <UART_SetConfig+0x2036>
 80059f4:	2301      	movs	r3, #1
 80059f6:	fbb2 f2f3 	udiv	r2, r2, r3
 80059fa:	687b      	ldr	r3, [r7, #4]
 80059fc:	685b      	ldr	r3, [r3, #4]
 80059fe:	085b      	lsrs	r3, r3, #1
 8005a00:	441a      	add	r2, r3
 8005a02:	687b      	ldr	r3, [r7, #4]
 8005a04:	685b      	ldr	r3, [r3, #4]
 8005a06:	fbb2 f3f3 	udiv	r3, r2, r3
 8005a0a:	b29b      	uxth	r3, r3
 8005a0c:	637b      	str	r3, [r7, #52]	; 0x34
        }
        else
        {
          usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
        }
        break;
 8005a0e:	e131      	b.n	8005c74 <UART_SetConfig+0x22b4>
          usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8005a10:	687b      	ldr	r3, [r7, #4]
 8005a12:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a14:	2b00      	cmp	r3, #0
 8005a16:	d043      	beq.n	8005aa0 <UART_SetConfig+0x20e0>
 8005a18:	687b      	ldr	r3, [r7, #4]
 8005a1a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a1c:	2b01      	cmp	r3, #1
 8005a1e:	d03d      	beq.n	8005a9c <UART_SetConfig+0x20dc>
 8005a20:	687b      	ldr	r3, [r7, #4]
 8005a22:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a24:	2b02      	cmp	r3, #2
 8005a26:	d037      	beq.n	8005a98 <UART_SetConfig+0x20d8>
 8005a28:	687b      	ldr	r3, [r7, #4]
 8005a2a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a2c:	2b03      	cmp	r3, #3
 8005a2e:	d031      	beq.n	8005a94 <UART_SetConfig+0x20d4>
 8005a30:	687b      	ldr	r3, [r7, #4]
 8005a32:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a34:	2b04      	cmp	r3, #4
 8005a36:	d02b      	beq.n	8005a90 <UART_SetConfig+0x20d0>
 8005a38:	687b      	ldr	r3, [r7, #4]
 8005a3a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a3c:	2b05      	cmp	r3, #5
 8005a3e:	d025      	beq.n	8005a8c <UART_SetConfig+0x20cc>
 8005a40:	687b      	ldr	r3, [r7, #4]
 8005a42:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a44:	2b06      	cmp	r3, #6
 8005a46:	d01f      	beq.n	8005a88 <UART_SetConfig+0x20c8>
 8005a48:	687b      	ldr	r3, [r7, #4]
 8005a4a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a4c:	2b07      	cmp	r3, #7
 8005a4e:	d019      	beq.n	8005a84 <UART_SetConfig+0x20c4>
 8005a50:	687b      	ldr	r3, [r7, #4]
 8005a52:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a54:	2b08      	cmp	r3, #8
 8005a56:	d013      	beq.n	8005a80 <UART_SetConfig+0x20c0>
 8005a58:	687b      	ldr	r3, [r7, #4]
 8005a5a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a5c:	2b09      	cmp	r3, #9
 8005a5e:	d00d      	beq.n	8005a7c <UART_SetConfig+0x20bc>
 8005a60:	687b      	ldr	r3, [r7, #4]
 8005a62:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a64:	2b0a      	cmp	r3, #10
 8005a66:	d007      	beq.n	8005a78 <UART_SetConfig+0x20b8>
 8005a68:	687b      	ldr	r3, [r7, #4]
 8005a6a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a6c:	2b0b      	cmp	r3, #11
 8005a6e:	d101      	bne.n	8005a74 <UART_SetConfig+0x20b4>
 8005a70:	4b3f      	ldr	r3, [pc, #252]	; (8005b70 <UART_SetConfig+0x21b0>)
 8005a72:	e016      	b.n	8005aa2 <UART_SetConfig+0x20e2>
 8005a74:	4b3d      	ldr	r3, [pc, #244]	; (8005b6c <UART_SetConfig+0x21ac>)
 8005a76:	e014      	b.n	8005aa2 <UART_SetConfig+0x20e2>
 8005a78:	4b3e      	ldr	r3, [pc, #248]	; (8005b74 <UART_SetConfig+0x21b4>)
 8005a7a:	e012      	b.n	8005aa2 <UART_SetConfig+0x20e2>
 8005a7c:	4b3e      	ldr	r3, [pc, #248]	; (8005b78 <UART_SetConfig+0x21b8>)
 8005a7e:	e010      	b.n	8005aa2 <UART_SetConfig+0x20e2>
 8005a80:	4b3e      	ldr	r3, [pc, #248]	; (8005b7c <UART_SetConfig+0x21bc>)
 8005a82:	e00e      	b.n	8005aa2 <UART_SetConfig+0x20e2>
 8005a84:	4b3e      	ldr	r3, [pc, #248]	; (8005b80 <UART_SetConfig+0x21c0>)
 8005a86:	e00c      	b.n	8005aa2 <UART_SetConfig+0x20e2>
 8005a88:	4b3e      	ldr	r3, [pc, #248]	; (8005b84 <UART_SetConfig+0x21c4>)
 8005a8a:	e00a      	b.n	8005aa2 <UART_SetConfig+0x20e2>
 8005a8c:	4b3e      	ldr	r3, [pc, #248]	; (8005b88 <UART_SetConfig+0x21c8>)
 8005a8e:	e008      	b.n	8005aa2 <UART_SetConfig+0x20e2>
 8005a90:	4b3e      	ldr	r3, [pc, #248]	; (8005b8c <UART_SetConfig+0x21cc>)
 8005a92:	e006      	b.n	8005aa2 <UART_SetConfig+0x20e2>
 8005a94:	4b3e      	ldr	r3, [pc, #248]	; (8005b90 <UART_SetConfig+0x21d0>)
 8005a96:	e004      	b.n	8005aa2 <UART_SetConfig+0x20e2>
 8005a98:	4b3e      	ldr	r3, [pc, #248]	; (8005b94 <UART_SetConfig+0x21d4>)
 8005a9a:	e002      	b.n	8005aa2 <UART_SetConfig+0x20e2>
 8005a9c:	4b3e      	ldr	r3, [pc, #248]	; (8005b98 <UART_SetConfig+0x21d8>)
 8005a9e:	e000      	b.n	8005aa2 <UART_SetConfig+0x20e2>
 8005aa0:	4b32      	ldr	r3, [pc, #200]	; (8005b6c <UART_SetConfig+0x21ac>)
 8005aa2:	687a      	ldr	r2, [r7, #4]
 8005aa4:	6852      	ldr	r2, [r2, #4]
 8005aa6:	0852      	lsrs	r2, r2, #1
 8005aa8:	441a      	add	r2, r3
 8005aaa:	687b      	ldr	r3, [r7, #4]
 8005aac:	685b      	ldr	r3, [r3, #4]
 8005aae:	fbb2 f3f3 	udiv	r3, r2, r3
 8005ab2:	b29b      	uxth	r3, r3
 8005ab4:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8005ab6:	e0dd      	b.n	8005c74 <UART_SetConfig+0x22b4>
      case UART_CLOCKSOURCE_CSI:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(CSI_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8005ab8:	687b      	ldr	r3, [r7, #4]
 8005aba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005abc:	2b00      	cmp	r3, #0
 8005abe:	d046      	beq.n	8005b4e <UART_SetConfig+0x218e>
 8005ac0:	687b      	ldr	r3, [r7, #4]
 8005ac2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005ac4:	2b01      	cmp	r3, #1
 8005ac6:	d040      	beq.n	8005b4a <UART_SetConfig+0x218a>
 8005ac8:	687b      	ldr	r3, [r7, #4]
 8005aca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005acc:	2b02      	cmp	r3, #2
 8005ace:	d03a      	beq.n	8005b46 <UART_SetConfig+0x2186>
 8005ad0:	687b      	ldr	r3, [r7, #4]
 8005ad2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005ad4:	2b03      	cmp	r3, #3
 8005ad6:	d034      	beq.n	8005b42 <UART_SetConfig+0x2182>
 8005ad8:	687b      	ldr	r3, [r7, #4]
 8005ada:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005adc:	2b04      	cmp	r3, #4
 8005ade:	d02e      	beq.n	8005b3e <UART_SetConfig+0x217e>
 8005ae0:	687b      	ldr	r3, [r7, #4]
 8005ae2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005ae4:	2b05      	cmp	r3, #5
 8005ae6:	d028      	beq.n	8005b3a <UART_SetConfig+0x217a>
 8005ae8:	687b      	ldr	r3, [r7, #4]
 8005aea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005aec:	2b06      	cmp	r3, #6
 8005aee:	d022      	beq.n	8005b36 <UART_SetConfig+0x2176>
 8005af0:	687b      	ldr	r3, [r7, #4]
 8005af2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005af4:	2b07      	cmp	r3, #7
 8005af6:	d01c      	beq.n	8005b32 <UART_SetConfig+0x2172>
 8005af8:	687b      	ldr	r3, [r7, #4]
 8005afa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005afc:	2b08      	cmp	r3, #8
 8005afe:	d016      	beq.n	8005b2e <UART_SetConfig+0x216e>
 8005b00:	687b      	ldr	r3, [r7, #4]
 8005b02:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005b04:	2b09      	cmp	r3, #9
 8005b06:	d00f      	beq.n	8005b28 <UART_SetConfig+0x2168>
 8005b08:	687b      	ldr	r3, [r7, #4]
 8005b0a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005b0c:	2b0a      	cmp	r3, #10
 8005b0e:	d008      	beq.n	8005b22 <UART_SetConfig+0x2162>
 8005b10:	687b      	ldr	r3, [r7, #4]
 8005b12:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005b14:	2b0b      	cmp	r3, #11
 8005b16:	d102      	bne.n	8005b1e <UART_SetConfig+0x215e>
 8005b18:	f643 5309 	movw	r3, #15625	; 0x3d09
 8005b1c:	e018      	b.n	8005b50 <UART_SetConfig+0x2190>
 8005b1e:	4b18      	ldr	r3, [pc, #96]	; (8005b80 <UART_SetConfig+0x21c0>)
 8005b20:	e016      	b.n	8005b50 <UART_SetConfig+0x2190>
 8005b22:	f647 2312 	movw	r3, #31250	; 0x7a12
 8005b26:	e013      	b.n	8005b50 <UART_SetConfig+0x2190>
 8005b28:	f24f 4324 	movw	r3, #62500	; 0xf424
 8005b2c:	e010      	b.n	8005b50 <UART_SetConfig+0x2190>
 8005b2e:	4b1b      	ldr	r3, [pc, #108]	; (8005b9c <UART_SetConfig+0x21dc>)
 8005b30:	e00e      	b.n	8005b50 <UART_SetConfig+0x2190>
 8005b32:	4b0f      	ldr	r3, [pc, #60]	; (8005b70 <UART_SetConfig+0x21b0>)
 8005b34:	e00c      	b.n	8005b50 <UART_SetConfig+0x2190>
 8005b36:	4b1a      	ldr	r3, [pc, #104]	; (8005ba0 <UART_SetConfig+0x21e0>)
 8005b38:	e00a      	b.n	8005b50 <UART_SetConfig+0x2190>
 8005b3a:	4b1a      	ldr	r3, [pc, #104]	; (8005ba4 <UART_SetConfig+0x21e4>)
 8005b3c:	e008      	b.n	8005b50 <UART_SetConfig+0x2190>
 8005b3e:	4b0d      	ldr	r3, [pc, #52]	; (8005b74 <UART_SetConfig+0x21b4>)
 8005b40:	e006      	b.n	8005b50 <UART_SetConfig+0x2190>
 8005b42:	4b19      	ldr	r3, [pc, #100]	; (8005ba8 <UART_SetConfig+0x21e8>)
 8005b44:	e004      	b.n	8005b50 <UART_SetConfig+0x2190>
 8005b46:	4b0c      	ldr	r3, [pc, #48]	; (8005b78 <UART_SetConfig+0x21b8>)
 8005b48:	e002      	b.n	8005b50 <UART_SetConfig+0x2190>
 8005b4a:	4b0c      	ldr	r3, [pc, #48]	; (8005b7c <UART_SetConfig+0x21bc>)
 8005b4c:	e000      	b.n	8005b50 <UART_SetConfig+0x2190>
 8005b4e:	4b0c      	ldr	r3, [pc, #48]	; (8005b80 <UART_SetConfig+0x21c0>)
 8005b50:	687a      	ldr	r2, [r7, #4]
 8005b52:	6852      	ldr	r2, [r2, #4]
 8005b54:	0852      	lsrs	r2, r2, #1
 8005b56:	441a      	add	r2, r3
 8005b58:	687b      	ldr	r3, [r7, #4]
 8005b5a:	685b      	ldr	r3, [r3, #4]
 8005b5c:	fbb2 f3f3 	udiv	r3, r2, r3
 8005b60:	b29b      	uxth	r3, r3
 8005b62:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8005b64:	e086      	b.n	8005c74 <UART_SetConfig+0x22b4>
 8005b66:	bf00      	nop
 8005b68:	58024400 	.word	0x58024400
 8005b6c:	03d09000 	.word	0x03d09000
 8005b70:	0003d090 	.word	0x0003d090
 8005b74:	0007a120 	.word	0x0007a120
 8005b78:	000f4240 	.word	0x000f4240
 8005b7c:	001e8480 	.word	0x001e8480
 8005b80:	003d0900 	.word	0x003d0900
 8005b84:	00516155 	.word	0x00516155
 8005b88:	0061a800 	.word	0x0061a800
 8005b8c:	007a1200 	.word	0x007a1200
 8005b90:	00a2c2aa 	.word	0x00a2c2aa
 8005b94:	00f42400 	.word	0x00f42400
 8005b98:	01e84800 	.word	0x01e84800
 8005b9c:	0001e848 	.word	0x0001e848
 8005ba0:	00051615 	.word	0x00051615
 8005ba4:	00061a80 	.word	0x00061a80
 8005ba8:	000a2c2a 	.word	0x000a2c2a
      case UART_CLOCKSOURCE_LSE:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16((uint32_t)LSE_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8005bac:	687b      	ldr	r3, [r7, #4]
 8005bae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005bb0:	2b00      	cmp	r3, #0
 8005bb2:	d04e      	beq.n	8005c52 <UART_SetConfig+0x2292>
 8005bb4:	687b      	ldr	r3, [r7, #4]
 8005bb6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005bb8:	2b01      	cmp	r3, #1
 8005bba:	d047      	beq.n	8005c4c <UART_SetConfig+0x228c>
 8005bbc:	687b      	ldr	r3, [r7, #4]
 8005bbe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005bc0:	2b02      	cmp	r3, #2
 8005bc2:	d040      	beq.n	8005c46 <UART_SetConfig+0x2286>
 8005bc4:	687b      	ldr	r3, [r7, #4]
 8005bc6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005bc8:	2b03      	cmp	r3, #3
 8005bca:	d039      	beq.n	8005c40 <UART_SetConfig+0x2280>
 8005bcc:	687b      	ldr	r3, [r7, #4]
 8005bce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005bd0:	2b04      	cmp	r3, #4
 8005bd2:	d032      	beq.n	8005c3a <UART_SetConfig+0x227a>
 8005bd4:	687b      	ldr	r3, [r7, #4]
 8005bd6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005bd8:	2b05      	cmp	r3, #5
 8005bda:	d02b      	beq.n	8005c34 <UART_SetConfig+0x2274>
 8005bdc:	687b      	ldr	r3, [r7, #4]
 8005bde:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005be0:	2b06      	cmp	r3, #6
 8005be2:	d024      	beq.n	8005c2e <UART_SetConfig+0x226e>
 8005be4:	687b      	ldr	r3, [r7, #4]
 8005be6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005be8:	2b07      	cmp	r3, #7
 8005bea:	d01d      	beq.n	8005c28 <UART_SetConfig+0x2268>
 8005bec:	687b      	ldr	r3, [r7, #4]
 8005bee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005bf0:	2b08      	cmp	r3, #8
 8005bf2:	d016      	beq.n	8005c22 <UART_SetConfig+0x2262>
 8005bf4:	687b      	ldr	r3, [r7, #4]
 8005bf6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005bf8:	2b09      	cmp	r3, #9
 8005bfa:	d00f      	beq.n	8005c1c <UART_SetConfig+0x225c>
 8005bfc:	687b      	ldr	r3, [r7, #4]
 8005bfe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005c00:	2b0a      	cmp	r3, #10
 8005c02:	d008      	beq.n	8005c16 <UART_SetConfig+0x2256>
 8005c04:	687b      	ldr	r3, [r7, #4]
 8005c06:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005c08:	2b0b      	cmp	r3, #11
 8005c0a:	d101      	bne.n	8005c10 <UART_SetConfig+0x2250>
 8005c0c:	2380      	movs	r3, #128	; 0x80
 8005c0e:	e022      	b.n	8005c56 <UART_SetConfig+0x2296>
 8005c10:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005c14:	e01f      	b.n	8005c56 <UART_SetConfig+0x2296>
 8005c16:	f44f 7380 	mov.w	r3, #256	; 0x100
 8005c1a:	e01c      	b.n	8005c56 <UART_SetConfig+0x2296>
 8005c1c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8005c20:	e019      	b.n	8005c56 <UART_SetConfig+0x2296>
 8005c22:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005c26:	e016      	b.n	8005c56 <UART_SetConfig+0x2296>
 8005c28:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8005c2c:	e013      	b.n	8005c56 <UART_SetConfig+0x2296>
 8005c2e:	f640 23aa 	movw	r3, #2730	; 0xaaa
 8005c32:	e010      	b.n	8005c56 <UART_SetConfig+0x2296>
 8005c34:	f640 43cc 	movw	r3, #3276	; 0xccc
 8005c38:	e00d      	b.n	8005c56 <UART_SetConfig+0x2296>
 8005c3a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8005c3e:	e00a      	b.n	8005c56 <UART_SetConfig+0x2296>
 8005c40:	f241 5355 	movw	r3, #5461	; 0x1555
 8005c44:	e007      	b.n	8005c56 <UART_SetConfig+0x2296>
 8005c46:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8005c4a:	e004      	b.n	8005c56 <UART_SetConfig+0x2296>
 8005c4c:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8005c50:	e001      	b.n	8005c56 <UART_SetConfig+0x2296>
 8005c52:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005c56:	687a      	ldr	r2, [r7, #4]
 8005c58:	6852      	ldr	r2, [r2, #4]
 8005c5a:	0852      	lsrs	r2, r2, #1
 8005c5c:	441a      	add	r2, r3
 8005c5e:	687b      	ldr	r3, [r7, #4]
 8005c60:	685b      	ldr	r3, [r3, #4]
 8005c62:	fbb2 f3f3 	udiv	r3, r2, r3
 8005c66:	b29b      	uxth	r3, r3
 8005c68:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8005c6a:	e003      	b.n	8005c74 <UART_SetConfig+0x22b4>
      default:
        ret = HAL_ERROR;
 8005c6c:	2301      	movs	r3, #1
 8005c6e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
        break;
 8005c72:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005c74:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005c76:	2b0f      	cmp	r3, #15
 8005c78:	d908      	bls.n	8005c8c <UART_SetConfig+0x22cc>
 8005c7a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005c7c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005c80:	d204      	bcs.n	8005c8c <UART_SetConfig+0x22cc>
    {
      huart->Instance->BRR = usartdiv;
 8005c82:	687b      	ldr	r3, [r7, #4]
 8005c84:	681b      	ldr	r3, [r3, #0]
 8005c86:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8005c88:	60da      	str	r2, [r3, #12]
 8005c8a:	e002      	b.n	8005c92 <UART_SetConfig+0x22d2>
    }
    else
    {
      ret = HAL_ERROR;
 8005c8c:	2301      	movs	r3, #1
 8005c8e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8005c92:	687b      	ldr	r3, [r7, #4]
 8005c94:	2201      	movs	r2, #1
 8005c96:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 8005c9a:	687b      	ldr	r3, [r7, #4]
 8005c9c:	2201      	movs	r2, #1
 8005c9e:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8005ca2:	687b      	ldr	r3, [r7, #4]
 8005ca4:	2200      	movs	r2, #0
 8005ca6:	66da      	str	r2, [r3, #108]	; 0x6c
  huart->TxISR = NULL;
 8005ca8:	687b      	ldr	r3, [r7, #4]
 8005caa:	2200      	movs	r2, #0
 8005cac:	671a      	str	r2, [r3, #112]	; 0x70

  return ret;
 8005cae:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
}
 8005cb2:	4618      	mov	r0, r3
 8005cb4:	3740      	adds	r7, #64	; 0x40
 8005cb6:	46bd      	mov	sp, r7
 8005cb8:	e8bd 8890 	ldmia.w	sp!, {r4, r7, fp, pc}

08005cbc <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8005cbc:	b480      	push	{r7}
 8005cbe:	b083      	sub	sp, #12
 8005cc0:	af00      	add	r7, sp, #0
 8005cc2:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8005cc4:	687b      	ldr	r3, [r7, #4]
 8005cc6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005cc8:	f003 0301 	and.w	r3, r3, #1
 8005ccc:	2b00      	cmp	r3, #0
 8005cce:	d00a      	beq.n	8005ce6 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8005cd0:	687b      	ldr	r3, [r7, #4]
 8005cd2:	681b      	ldr	r3, [r3, #0]
 8005cd4:	685b      	ldr	r3, [r3, #4]
 8005cd6:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8005cda:	687b      	ldr	r3, [r7, #4]
 8005cdc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005cde:	687b      	ldr	r3, [r7, #4]
 8005ce0:	681b      	ldr	r3, [r3, #0]
 8005ce2:	430a      	orrs	r2, r1
 8005ce4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8005ce6:	687b      	ldr	r3, [r7, #4]
 8005ce8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005cea:	f003 0302 	and.w	r3, r3, #2
 8005cee:	2b00      	cmp	r3, #0
 8005cf0:	d00a      	beq.n	8005d08 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8005cf2:	687b      	ldr	r3, [r7, #4]
 8005cf4:	681b      	ldr	r3, [r3, #0]
 8005cf6:	685b      	ldr	r3, [r3, #4]
 8005cf8:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8005cfc:	687b      	ldr	r3, [r7, #4]
 8005cfe:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005d00:	687b      	ldr	r3, [r7, #4]
 8005d02:	681b      	ldr	r3, [r3, #0]
 8005d04:	430a      	orrs	r2, r1
 8005d06:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8005d08:	687b      	ldr	r3, [r7, #4]
 8005d0a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005d0c:	f003 0304 	and.w	r3, r3, #4
 8005d10:	2b00      	cmp	r3, #0
 8005d12:	d00a      	beq.n	8005d2a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8005d14:	687b      	ldr	r3, [r7, #4]
 8005d16:	681b      	ldr	r3, [r3, #0]
 8005d18:	685b      	ldr	r3, [r3, #4]
 8005d1a:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8005d1e:	687b      	ldr	r3, [r7, #4]
 8005d20:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005d22:	687b      	ldr	r3, [r7, #4]
 8005d24:	681b      	ldr	r3, [r3, #0]
 8005d26:	430a      	orrs	r2, r1
 8005d28:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8005d2a:	687b      	ldr	r3, [r7, #4]
 8005d2c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005d2e:	f003 0308 	and.w	r3, r3, #8
 8005d32:	2b00      	cmp	r3, #0
 8005d34:	d00a      	beq.n	8005d4c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8005d36:	687b      	ldr	r3, [r7, #4]
 8005d38:	681b      	ldr	r3, [r3, #0]
 8005d3a:	685b      	ldr	r3, [r3, #4]
 8005d3c:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8005d40:	687b      	ldr	r3, [r7, #4]
 8005d42:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005d44:	687b      	ldr	r3, [r7, #4]
 8005d46:	681b      	ldr	r3, [r3, #0]
 8005d48:	430a      	orrs	r2, r1
 8005d4a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8005d4c:	687b      	ldr	r3, [r7, #4]
 8005d4e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005d50:	f003 0310 	and.w	r3, r3, #16
 8005d54:	2b00      	cmp	r3, #0
 8005d56:	d00a      	beq.n	8005d6e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8005d58:	687b      	ldr	r3, [r7, #4]
 8005d5a:	681b      	ldr	r3, [r3, #0]
 8005d5c:	689b      	ldr	r3, [r3, #8]
 8005d5e:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8005d62:	687b      	ldr	r3, [r7, #4]
 8005d64:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8005d66:	687b      	ldr	r3, [r7, #4]
 8005d68:	681b      	ldr	r3, [r3, #0]
 8005d6a:	430a      	orrs	r2, r1
 8005d6c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8005d6e:	687b      	ldr	r3, [r7, #4]
 8005d70:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005d72:	f003 0320 	and.w	r3, r3, #32
 8005d76:	2b00      	cmp	r3, #0
 8005d78:	d00a      	beq.n	8005d90 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8005d7a:	687b      	ldr	r3, [r7, #4]
 8005d7c:	681b      	ldr	r3, [r3, #0]
 8005d7e:	689b      	ldr	r3, [r3, #8]
 8005d80:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8005d84:	687b      	ldr	r3, [r7, #4]
 8005d86:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005d88:	687b      	ldr	r3, [r7, #4]
 8005d8a:	681b      	ldr	r3, [r3, #0]
 8005d8c:	430a      	orrs	r2, r1
 8005d8e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8005d90:	687b      	ldr	r3, [r7, #4]
 8005d92:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005d94:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005d98:	2b00      	cmp	r3, #0
 8005d9a:	d01a      	beq.n	8005dd2 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8005d9c:	687b      	ldr	r3, [r7, #4]
 8005d9e:	681b      	ldr	r3, [r3, #0]
 8005da0:	685b      	ldr	r3, [r3, #4]
 8005da2:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8005da6:	687b      	ldr	r3, [r7, #4]
 8005da8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005daa:	687b      	ldr	r3, [r7, #4]
 8005dac:	681b      	ldr	r3, [r3, #0]
 8005dae:	430a      	orrs	r2, r1
 8005db0:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8005db2:	687b      	ldr	r3, [r7, #4]
 8005db4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005db6:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005dba:	d10a      	bne.n	8005dd2 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8005dbc:	687b      	ldr	r3, [r7, #4]
 8005dbe:	681b      	ldr	r3, [r3, #0]
 8005dc0:	685b      	ldr	r3, [r3, #4]
 8005dc2:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8005dc6:	687b      	ldr	r3, [r7, #4]
 8005dc8:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8005dca:	687b      	ldr	r3, [r7, #4]
 8005dcc:	681b      	ldr	r3, [r3, #0]
 8005dce:	430a      	orrs	r2, r1
 8005dd0:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8005dd2:	687b      	ldr	r3, [r7, #4]
 8005dd4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005dd6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005dda:	2b00      	cmp	r3, #0
 8005ddc:	d00a      	beq.n	8005df4 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8005dde:	687b      	ldr	r3, [r7, #4]
 8005de0:	681b      	ldr	r3, [r3, #0]
 8005de2:	685b      	ldr	r3, [r3, #4]
 8005de4:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8005de8:	687b      	ldr	r3, [r7, #4]
 8005dea:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8005dec:	687b      	ldr	r3, [r7, #4]
 8005dee:	681b      	ldr	r3, [r3, #0]
 8005df0:	430a      	orrs	r2, r1
 8005df2:	605a      	str	r2, [r3, #4]
  }
}
 8005df4:	bf00      	nop
 8005df6:	370c      	adds	r7, #12
 8005df8:	46bd      	mov	sp, r7
 8005dfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dfe:	4770      	bx	lr

08005e00 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8005e00:	b580      	push	{r7, lr}
 8005e02:	b086      	sub	sp, #24
 8005e04:	af02      	add	r7, sp, #8
 8005e06:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005e08:	687b      	ldr	r3, [r7, #4]
 8005e0a:	2200      	movs	r2, #0
 8005e0c:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Init tickstart for timeout managment*/
  tickstart = HAL_GetTick();
 8005e10:	f7fa ff80 	bl	8000d14 <HAL_GetTick>
 8005e14:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8005e16:	687b      	ldr	r3, [r7, #4]
 8005e18:	681b      	ldr	r3, [r3, #0]
 8005e1a:	681b      	ldr	r3, [r3, #0]
 8005e1c:	f003 0308 	and.w	r3, r3, #8
 8005e20:	2b08      	cmp	r3, #8
 8005e22:	d10e      	bne.n	8005e42 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005e24:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8005e28:	9300      	str	r3, [sp, #0]
 8005e2a:	68fb      	ldr	r3, [r7, #12]
 8005e2c:	2200      	movs	r2, #0
 8005e2e:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8005e32:	6878      	ldr	r0, [r7, #4]
 8005e34:	f000 f82c 	bl	8005e90 <UART_WaitOnFlagUntilTimeout>
 8005e38:	4603      	mov	r3, r0
 8005e3a:	2b00      	cmp	r3, #0
 8005e3c:	d001      	beq.n	8005e42 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005e3e:	2303      	movs	r3, #3
 8005e40:	e022      	b.n	8005e88 <UART_CheckIdleState+0x88>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8005e42:	687b      	ldr	r3, [r7, #4]
 8005e44:	681b      	ldr	r3, [r3, #0]
 8005e46:	681b      	ldr	r3, [r3, #0]
 8005e48:	f003 0304 	and.w	r3, r3, #4
 8005e4c:	2b04      	cmp	r3, #4
 8005e4e:	d10e      	bne.n	8005e6e <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005e50:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8005e54:	9300      	str	r3, [sp, #0]
 8005e56:	68fb      	ldr	r3, [r7, #12]
 8005e58:	2200      	movs	r2, #0
 8005e5a:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8005e5e:	6878      	ldr	r0, [r7, #4]
 8005e60:	f000 f816 	bl	8005e90 <UART_WaitOnFlagUntilTimeout>
 8005e64:	4603      	mov	r3, r0
 8005e66:	2b00      	cmp	r3, #0
 8005e68:	d001      	beq.n	8005e6e <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005e6a:	2303      	movs	r3, #3
 8005e6c:	e00c      	b.n	8005e88 <UART_CheckIdleState+0x88>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8005e6e:	687b      	ldr	r3, [r7, #4]
 8005e70:	2220      	movs	r2, #32
 8005e72:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->RxState = HAL_UART_STATE_READY;
 8005e76:	687b      	ldr	r3, [r7, #4]
 8005e78:	2220      	movs	r2, #32
 8005e7a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  __HAL_UNLOCK(huart);
 8005e7e:	687b      	ldr	r3, [r7, #4]
 8005e80:	2200      	movs	r2, #0
 8005e82:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  return HAL_OK;
 8005e86:	2300      	movs	r3, #0
}
 8005e88:	4618      	mov	r0, r3
 8005e8a:	3710      	adds	r7, #16
 8005e8c:	46bd      	mov	sp, r7
 8005e8e:	bd80      	pop	{r7, pc}

08005e90 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8005e90:	b580      	push	{r7, lr}
 8005e92:	b084      	sub	sp, #16
 8005e94:	af00      	add	r7, sp, #0
 8005e96:	60f8      	str	r0, [r7, #12]
 8005e98:	60b9      	str	r1, [r7, #8]
 8005e9a:	603b      	str	r3, [r7, #0]
 8005e9c:	4613      	mov	r3, r2
 8005e9e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005ea0:	e062      	b.n	8005f68 <UART_WaitOnFlagUntilTimeout+0xd8>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005ea2:	69bb      	ldr	r3, [r7, #24]
 8005ea4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005ea8:	d05e      	beq.n	8005f68 <UART_WaitOnFlagUntilTimeout+0xd8>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005eaa:	f7fa ff33 	bl	8000d14 <HAL_GetTick>
 8005eae:	4602      	mov	r2, r0
 8005eb0:	683b      	ldr	r3, [r7, #0]
 8005eb2:	1ad3      	subs	r3, r2, r3
 8005eb4:	69ba      	ldr	r2, [r7, #24]
 8005eb6:	429a      	cmp	r2, r3
 8005eb8:	d302      	bcc.n	8005ec0 <UART_WaitOnFlagUntilTimeout+0x30>
 8005eba:	69bb      	ldr	r3, [r7, #24]
 8005ebc:	2b00      	cmp	r3, #0
 8005ebe:	d11d      	bne.n	8005efc <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 8005ec0:	68fb      	ldr	r3, [r7, #12]
 8005ec2:	681b      	ldr	r3, [r3, #0]
 8005ec4:	681a      	ldr	r2, [r3, #0]
 8005ec6:	68fb      	ldr	r3, [r7, #12]
 8005ec8:	681b      	ldr	r3, [r3, #0]
 8005eca:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8005ece:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005ed0:	68fb      	ldr	r3, [r7, #12]
 8005ed2:	681b      	ldr	r3, [r3, #0]
 8005ed4:	689a      	ldr	r2, [r3, #8]
 8005ed6:	68fb      	ldr	r3, [r7, #12]
 8005ed8:	681b      	ldr	r3, [r3, #0]
 8005eda:	f022 0201 	bic.w	r2, r2, #1
 8005ede:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 8005ee0:	68fb      	ldr	r3, [r7, #12]
 8005ee2:	2220      	movs	r2, #32
 8005ee4:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
        huart->RxState = HAL_UART_STATE_READY;
 8005ee8:	68fb      	ldr	r3, [r7, #12]
 8005eea:	2220      	movs	r2, #32
 8005eec:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

        __HAL_UNLOCK(huart);
 8005ef0:	68fb      	ldr	r3, [r7, #12]
 8005ef2:	2200      	movs	r2, #0
 8005ef4:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

        return HAL_TIMEOUT;
 8005ef8:	2303      	movs	r3, #3
 8005efa:	e045      	b.n	8005f88 <UART_WaitOnFlagUntilTimeout+0xf8>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8005efc:	68fb      	ldr	r3, [r7, #12]
 8005efe:	681b      	ldr	r3, [r3, #0]
 8005f00:	681b      	ldr	r3, [r3, #0]
 8005f02:	f003 0304 	and.w	r3, r3, #4
 8005f06:	2b00      	cmp	r3, #0
 8005f08:	d02e      	beq.n	8005f68 <UART_WaitOnFlagUntilTimeout+0xd8>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8005f0a:	68fb      	ldr	r3, [r7, #12]
 8005f0c:	681b      	ldr	r3, [r3, #0]
 8005f0e:	69db      	ldr	r3, [r3, #28]
 8005f10:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005f14:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005f18:	d126      	bne.n	8005f68 <UART_WaitOnFlagUntilTimeout+0xd8>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005f1a:	68fb      	ldr	r3, [r7, #12]
 8005f1c:	681b      	ldr	r3, [r3, #0]
 8005f1e:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8005f22:	621a      	str	r2, [r3, #32]
          
          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 8005f24:	68fb      	ldr	r3, [r7, #12]
 8005f26:	681b      	ldr	r3, [r3, #0]
 8005f28:	681a      	ldr	r2, [r3, #0]
 8005f2a:	68fb      	ldr	r3, [r7, #12]
 8005f2c:	681b      	ldr	r3, [r3, #0]
 8005f2e:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8005f32:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005f34:	68fb      	ldr	r3, [r7, #12]
 8005f36:	681b      	ldr	r3, [r3, #0]
 8005f38:	689a      	ldr	r2, [r3, #8]
 8005f3a:	68fb      	ldr	r3, [r7, #12]
 8005f3c:	681b      	ldr	r3, [r3, #0]
 8005f3e:	f022 0201 	bic.w	r2, r2, #1
 8005f42:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 8005f44:	68fb      	ldr	r3, [r7, #12]
 8005f46:	2220      	movs	r2, #32
 8005f48:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
          huart->RxState = HAL_UART_STATE_READY;
 8005f4c:	68fb      	ldr	r3, [r7, #12]
 8005f4e:	2220      	movs	r2, #32
 8005f50:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8005f54:	68fb      	ldr	r3, [r7, #12]
 8005f56:	2220      	movs	r2, #32
 8005f58:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          
          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005f5c:	68fb      	ldr	r3, [r7, #12]
 8005f5e:	2200      	movs	r2, #0
 8005f60:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c
          
          return HAL_TIMEOUT;
 8005f64:	2303      	movs	r3, #3
 8005f66:	e00f      	b.n	8005f88 <UART_WaitOnFlagUntilTimeout+0xf8>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005f68:	68fb      	ldr	r3, [r7, #12]
 8005f6a:	681b      	ldr	r3, [r3, #0]
 8005f6c:	69da      	ldr	r2, [r3, #28]
 8005f6e:	68bb      	ldr	r3, [r7, #8]
 8005f70:	4013      	ands	r3, r2
 8005f72:	68ba      	ldr	r2, [r7, #8]
 8005f74:	429a      	cmp	r2, r3
 8005f76:	bf0c      	ite	eq
 8005f78:	2301      	moveq	r3, #1
 8005f7a:	2300      	movne	r3, #0
 8005f7c:	b2db      	uxtb	r3, r3
 8005f7e:	461a      	mov	r2, r3
 8005f80:	79fb      	ldrb	r3, [r7, #7]
 8005f82:	429a      	cmp	r2, r3
 8005f84:	d08d      	beq.n	8005ea2 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005f86:	2300      	movs	r3, #0
}
 8005f88:	4618      	mov	r0, r3
 8005f8a:	3710      	adds	r7, #16
 8005f8c:	46bd      	mov	sp, r7
 8005f8e:	bd80      	pop	{r7, pc}

08005f90 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8005f90:	b480      	push	{r7}
 8005f92:	b085      	sub	sp, #20
 8005f94:	af00      	add	r7, sp, #0
 8005f96:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8005f98:	687b      	ldr	r3, [r7, #4]
 8005f9a:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 8005f9e:	2b01      	cmp	r3, #1
 8005fa0:	d101      	bne.n	8005fa6 <HAL_UARTEx_DisableFifoMode+0x16>
 8005fa2:	2302      	movs	r3, #2
 8005fa4:	e027      	b.n	8005ff6 <HAL_UARTEx_DisableFifoMode+0x66>
 8005fa6:	687b      	ldr	r3, [r7, #4]
 8005fa8:	2201      	movs	r2, #1
 8005faa:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  huart->gState = HAL_UART_STATE_BUSY;
 8005fae:	687b      	ldr	r3, [r7, #4]
 8005fb0:	2224      	movs	r2, #36	; 0x24
 8005fb2:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8005fb6:	687b      	ldr	r3, [r7, #4]
 8005fb8:	681b      	ldr	r3, [r3, #0]
 8005fba:	681b      	ldr	r3, [r3, #0]
 8005fbc:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8005fbe:	687b      	ldr	r3, [r7, #4]
 8005fc0:	681b      	ldr	r3, [r3, #0]
 8005fc2:	681a      	ldr	r2, [r3, #0]
 8005fc4:	687b      	ldr	r3, [r7, #4]
 8005fc6:	681b      	ldr	r3, [r3, #0]
 8005fc8:	f022 0201 	bic.w	r2, r2, #1
 8005fcc:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8005fce:	68fb      	ldr	r3, [r7, #12]
 8005fd0:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 8005fd4:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8005fd6:	687b      	ldr	r3, [r7, #4]
 8005fd8:	2200      	movs	r2, #0
 8005fda:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8005fdc:	687b      	ldr	r3, [r7, #4]
 8005fde:	681b      	ldr	r3, [r3, #0]
 8005fe0:	68fa      	ldr	r2, [r7, #12]
 8005fe2:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8005fe4:	687b      	ldr	r3, [r7, #4]
 8005fe6:	2220      	movs	r2, #32
 8005fe8:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8005fec:	687b      	ldr	r3, [r7, #4]
 8005fee:	2200      	movs	r2, #0
 8005ff0:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  return HAL_OK;
 8005ff4:	2300      	movs	r3, #0
}
 8005ff6:	4618      	mov	r0, r3
 8005ff8:	3714      	adds	r7, #20
 8005ffa:	46bd      	mov	sp, r7
 8005ffc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006000:	4770      	bx	lr

08006002 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8006002:	b580      	push	{r7, lr}
 8006004:	b084      	sub	sp, #16
 8006006:	af00      	add	r7, sp, #0
 8006008:	6078      	str	r0, [r7, #4]
 800600a:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800600c:	687b      	ldr	r3, [r7, #4]
 800600e:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 8006012:	2b01      	cmp	r3, #1
 8006014:	d101      	bne.n	800601a <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8006016:	2302      	movs	r3, #2
 8006018:	e02d      	b.n	8006076 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800601a:	687b      	ldr	r3, [r7, #4]
 800601c:	2201      	movs	r2, #1
 800601e:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  huart->gState = HAL_UART_STATE_BUSY;
 8006022:	687b      	ldr	r3, [r7, #4]
 8006024:	2224      	movs	r2, #36	; 0x24
 8006026:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800602a:	687b      	ldr	r3, [r7, #4]
 800602c:	681b      	ldr	r3, [r3, #0]
 800602e:	681b      	ldr	r3, [r3, #0]
 8006030:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8006032:	687b      	ldr	r3, [r7, #4]
 8006034:	681b      	ldr	r3, [r3, #0]
 8006036:	681a      	ldr	r2, [r3, #0]
 8006038:	687b      	ldr	r3, [r7, #4]
 800603a:	681b      	ldr	r3, [r3, #0]
 800603c:	f022 0201 	bic.w	r2, r2, #1
 8006040:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8006042:	687b      	ldr	r3, [r7, #4]
 8006044:	681b      	ldr	r3, [r3, #0]
 8006046:	689b      	ldr	r3, [r3, #8]
 8006048:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 800604c:	687b      	ldr	r3, [r7, #4]
 800604e:	681b      	ldr	r3, [r3, #0]
 8006050:	683a      	ldr	r2, [r7, #0]
 8006052:	430a      	orrs	r2, r1
 8006054:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8006056:	6878      	ldr	r0, [r7, #4]
 8006058:	f000 f850 	bl	80060fc <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800605c:	687b      	ldr	r3, [r7, #4]
 800605e:	681b      	ldr	r3, [r3, #0]
 8006060:	68fa      	ldr	r2, [r7, #12]
 8006062:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8006064:	687b      	ldr	r3, [r7, #4]
 8006066:	2220      	movs	r2, #32
 8006068:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800606c:	687b      	ldr	r3, [r7, #4]
 800606e:	2200      	movs	r2, #0
 8006070:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  return HAL_OK;
 8006074:	2300      	movs	r3, #0
}
 8006076:	4618      	mov	r0, r3
 8006078:	3710      	adds	r7, #16
 800607a:	46bd      	mov	sp, r7
 800607c:	bd80      	pop	{r7, pc}

0800607e <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800607e:	b580      	push	{r7, lr}
 8006080:	b084      	sub	sp, #16
 8006082:	af00      	add	r7, sp, #0
 8006084:	6078      	str	r0, [r7, #4]
 8006086:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8006088:	687b      	ldr	r3, [r7, #4]
 800608a:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 800608e:	2b01      	cmp	r3, #1
 8006090:	d101      	bne.n	8006096 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8006092:	2302      	movs	r3, #2
 8006094:	e02d      	b.n	80060f2 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8006096:	687b      	ldr	r3, [r7, #4]
 8006098:	2201      	movs	r2, #1
 800609a:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  huart->gState = HAL_UART_STATE_BUSY;
 800609e:	687b      	ldr	r3, [r7, #4]
 80060a0:	2224      	movs	r2, #36	; 0x24
 80060a2:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80060a6:	687b      	ldr	r3, [r7, #4]
 80060a8:	681b      	ldr	r3, [r3, #0]
 80060aa:	681b      	ldr	r3, [r3, #0]
 80060ac:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80060ae:	687b      	ldr	r3, [r7, #4]
 80060b0:	681b      	ldr	r3, [r3, #0]
 80060b2:	681a      	ldr	r2, [r3, #0]
 80060b4:	687b      	ldr	r3, [r7, #4]
 80060b6:	681b      	ldr	r3, [r3, #0]
 80060b8:	f022 0201 	bic.w	r2, r2, #1
 80060bc:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 80060be:	687b      	ldr	r3, [r7, #4]
 80060c0:	681b      	ldr	r3, [r3, #0]
 80060c2:	689b      	ldr	r3, [r3, #8]
 80060c4:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 80060c8:	687b      	ldr	r3, [r7, #4]
 80060ca:	681b      	ldr	r3, [r3, #0]
 80060cc:	683a      	ldr	r2, [r7, #0]
 80060ce:	430a      	orrs	r2, r1
 80060d0:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80060d2:	6878      	ldr	r0, [r7, #4]
 80060d4:	f000 f812 	bl	80060fc <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80060d8:	687b      	ldr	r3, [r7, #4]
 80060da:	681b      	ldr	r3, [r3, #0]
 80060dc:	68fa      	ldr	r2, [r7, #12]
 80060de:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80060e0:	687b      	ldr	r3, [r7, #4]
 80060e2:	2220      	movs	r2, #32
 80060e4:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80060e8:	687b      	ldr	r3, [r7, #4]
 80060ea:	2200      	movs	r2, #0
 80060ec:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  return HAL_OK;
 80060f0:	2300      	movs	r3, #0
}
 80060f2:	4618      	mov	r0, r3
 80060f4:	3710      	adds	r7, #16
 80060f6:	46bd      	mov	sp, r7
 80060f8:	bd80      	pop	{r7, pc}
	...

080060fc <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 80060fc:	b480      	push	{r7}
 80060fe:	b089      	sub	sp, #36	; 0x24
 8006100:	af00      	add	r7, sp, #0
 8006102:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_depth;
  uint8_t tx_fifo_depth;
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
 8006104:	4a2f      	ldr	r2, [pc, #188]	; (80061c4 <UARTEx_SetNbDataToProcess+0xc8>)
 8006106:	f107 0314 	add.w	r3, r7, #20
 800610a:	e892 0003 	ldmia.w	r2, {r0, r1}
 800610e:	e883 0003 	stmia.w	r3, {r0, r1}
  uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};
 8006112:	4a2d      	ldr	r2, [pc, #180]	; (80061c8 <UARTEx_SetNbDataToProcess+0xcc>)
 8006114:	f107 030c 	add.w	r3, r7, #12
 8006118:	e892 0003 	ldmia.w	r2, {r0, r1}
 800611c:	e883 0003 	stmia.w	r3, {r0, r1}

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8006120:	687b      	ldr	r3, [r7, #4]
 8006122:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8006124:	2b00      	cmp	r3, #0
 8006126:	d108      	bne.n	800613a <UARTEx_SetNbDataToProcess+0x3e>
  {
    huart->NbTxDataToProcess = 1U;
 8006128:	687b      	ldr	r3, [r7, #4]
 800612a:	2201      	movs	r2, #1
 800612c:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 8006130:	687b      	ldr	r3, [r7, #4]
 8006132:	2201      	movs	r2, #1
 8006134:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) / (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) / (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8006138:	e03d      	b.n	80061b6 <UARTEx_SetNbDataToProcess+0xba>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800613a:	2308      	movs	r3, #8
 800613c:	77fb      	strb	r3, [r7, #31]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800613e:	2308      	movs	r3, #8
 8006140:	77bb      	strb	r3, [r7, #30]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8006142:	687b      	ldr	r3, [r7, #4]
 8006144:	681b      	ldr	r3, [r3, #0]
 8006146:	689b      	ldr	r3, [r3, #8]
 8006148:	0e5b      	lsrs	r3, r3, #25
 800614a:	b2db      	uxtb	r3, r3
 800614c:	f003 0307 	and.w	r3, r3, #7
 8006150:	777b      	strb	r3, [r7, #29]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8006152:	687b      	ldr	r3, [r7, #4]
 8006154:	681b      	ldr	r3, [r3, #0]
 8006156:	689b      	ldr	r3, [r3, #8]
 8006158:	0f5b      	lsrs	r3, r3, #29
 800615a:	b2db      	uxtb	r3, r3
 800615c:	f003 0307 	and.w	r3, r3, #7
 8006160:	773b      	strb	r3, [r7, #28]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) / (uint16_t)denominator[tx_fifo_threshold];
 8006162:	7fbb      	ldrb	r3, [r7, #30]
 8006164:	7f3a      	ldrb	r2, [r7, #28]
 8006166:	f107 0120 	add.w	r1, r7, #32
 800616a:	440a      	add	r2, r1
 800616c:	f812 2c0c 	ldrb.w	r2, [r2, #-12]
 8006170:	fb02 f303 	mul.w	r3, r2, r3
 8006174:	7f3a      	ldrb	r2, [r7, #28]
 8006176:	f107 0120 	add.w	r1, r7, #32
 800617a:	440a      	add	r2, r1
 800617c:	f812 2c14 	ldrb.w	r2, [r2, #-20]
 8006180:	fb93 f3f2 	sdiv	r3, r3, r2
 8006184:	b29a      	uxth	r2, r3
 8006186:	687b      	ldr	r3, [r7, #4]
 8006188:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) / (uint16_t)denominator[rx_fifo_threshold];
 800618c:	7ffb      	ldrb	r3, [r7, #31]
 800618e:	7f7a      	ldrb	r2, [r7, #29]
 8006190:	f107 0120 	add.w	r1, r7, #32
 8006194:	440a      	add	r2, r1
 8006196:	f812 2c0c 	ldrb.w	r2, [r2, #-12]
 800619a:	fb02 f303 	mul.w	r3, r2, r3
 800619e:	7f7a      	ldrb	r2, [r7, #29]
 80061a0:	f107 0120 	add.w	r1, r7, #32
 80061a4:	440a      	add	r2, r1
 80061a6:	f812 2c14 	ldrb.w	r2, [r2, #-20]
 80061aa:	fb93 f3f2 	sdiv	r3, r3, r2
 80061ae:	b29a      	uxth	r2, r3
 80061b0:	687b      	ldr	r3, [r7, #4]
 80061b2:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 80061b6:	bf00      	nop
 80061b8:	3724      	adds	r7, #36	; 0x24
 80061ba:	46bd      	mov	sp, r7
 80061bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061c0:	4770      	bx	lr
 80061c2:	bf00      	nop
 80061c4:	0800624c 	.word	0x0800624c
 80061c8:	08006254 	.word	0x08006254

080061cc <__libc_init_array>:
 80061cc:	b570      	push	{r4, r5, r6, lr}
 80061ce:	4e0d      	ldr	r6, [pc, #52]	; (8006204 <__libc_init_array+0x38>)
 80061d0:	4c0d      	ldr	r4, [pc, #52]	; (8006208 <__libc_init_array+0x3c>)
 80061d2:	1ba4      	subs	r4, r4, r6
 80061d4:	10a4      	asrs	r4, r4, #2
 80061d6:	2500      	movs	r5, #0
 80061d8:	42a5      	cmp	r5, r4
 80061da:	d109      	bne.n	80061f0 <__libc_init_array+0x24>
 80061dc:	4e0b      	ldr	r6, [pc, #44]	; (800620c <__libc_init_array+0x40>)
 80061de:	4c0c      	ldr	r4, [pc, #48]	; (8006210 <__libc_init_array+0x44>)
 80061e0:	f000 f820 	bl	8006224 <_init>
 80061e4:	1ba4      	subs	r4, r4, r6
 80061e6:	10a4      	asrs	r4, r4, #2
 80061e8:	2500      	movs	r5, #0
 80061ea:	42a5      	cmp	r5, r4
 80061ec:	d105      	bne.n	80061fa <__libc_init_array+0x2e>
 80061ee:	bd70      	pop	{r4, r5, r6, pc}
 80061f0:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80061f4:	4798      	blx	r3
 80061f6:	3501      	adds	r5, #1
 80061f8:	e7ee      	b.n	80061d8 <__libc_init_array+0xc>
 80061fa:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80061fe:	4798      	blx	r3
 8006200:	3501      	adds	r5, #1
 8006202:	e7f2      	b.n	80061ea <__libc_init_array+0x1e>
 8006204:	08006274 	.word	0x08006274
 8006208:	08006274 	.word	0x08006274
 800620c:	08006274 	.word	0x08006274
 8006210:	08006278 	.word	0x08006278

08006214 <memset>:
 8006214:	4402      	add	r2, r0
 8006216:	4603      	mov	r3, r0
 8006218:	4293      	cmp	r3, r2
 800621a:	d100      	bne.n	800621e <memset+0xa>
 800621c:	4770      	bx	lr
 800621e:	f803 1b01 	strb.w	r1, [r3], #1
 8006222:	e7f9      	b.n	8006218 <memset+0x4>

08006224 <_init>:
 8006224:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006226:	bf00      	nop
 8006228:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800622a:	bc08      	pop	{r3}
 800622c:	469e      	mov	lr, r3
 800622e:	4770      	bx	lr

08006230 <_fini>:
 8006230:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006232:	bf00      	nop
 8006234:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006236:	bc08      	pop	{r3}
 8006238:	469e      	mov	lr, r3
 800623a:	4770      	bx	lr
