
synpwrap -msg -prj "Screen_Saver_impl1_synplify.tcl" -log "Screen_Saver_impl1.srf"
Copyright (C) 1992-2017 Lattice Semiconductor Corporation. All rights reserved.
Lattice Diamond Version 3.9.0.99.2
    <postMsg mid="2011000" type="Info"    dynamic="0" navigation="0"  />

==contents of Screen_Saver_impl1.srf
#Build: Synplify Pro L-2016.09L, Build 077R, Dec  2 2016
#install: C:\Program Files (x86)\lscc\diamond\3.9_x64\synpbase
#OS: Windows 8 6.2
#Hostname: LAPTOP-PB48E8ID

# Tue Jan 29 10:30:39 2019

#Implementation: impl1

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\Program Files (x86)\lscc\diamond\3.9_x64\synpbase\lib\lucent\machxo2.v" (library work)
@I::"C:\Program Files (x86)\lscc\diamond\3.9_x64\synpbase\lib\lucent\pmi_def.v" (library work)
@I::"C:\Program Files (x86)\lscc\diamond\3.9_x64\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\Program Files (x86)\lscc\diamond\3.9_x64\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\Program Files (x86)\lscc\diamond\3.9_x64\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\Program Files (x86)\lscc\diamond\3.9_x64\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"F:\Fpga_Project\BaseBoard\LAB12_Screen_Saver\Param_define.v" (library work)
@I::"F:\Fpga_Project\BaseBoard\LAB12_Screen_Saver\Screen_Saver.v" (library work)
@I::"F:\Fpga_Project\BaseBoard\LAB12_Screen_Saver\step_rom.v" (library work)
@I::"F:\Fpga_Project\BaseBoard\LAB12_Screen_Saver\pll_mxo2\pll_mxo2.v" (library work)
@I::"F:\Fpga_Project\BaseBoard\LAB12_Screen_Saver\Vga_Module.v" (library work)
Verilog syntax check successful!
Selecting top level module Screen_Saver
@N: CG364 :"C:\Program Files (x86)\lscc\diamond\3.9_x64\synpbase\lib\lucent\machxo2.v":1124:7:1124:9|Synthesizing module VLO in library work.

@N: CG364 :"C:\Program Files (x86)\lscc\diamond\3.9_x64\synpbase\lib\lucent\machxo2.v":1730:7:1730:13|Synthesizing module EHXPLLJ in library work.

@N: CG364 :"F:\Fpga_Project\BaseBoard\LAB12_Screen_Saver\pll_mxo2\pll_mxo2.v":8:7:8:14|Synthesizing module pll_mxo2 in library work.

@N: CG364 :"F:\Fpga_Project\BaseBoard\LAB12_Screen_Saver\Vga_Module.v":18:7:18:16|Synthesizing module Vga_Module in library work.

@N: CG179 :"F:\Fpga_Project\BaseBoard\LAB12_Screen_Saver\Vga_Module.v":58:19:58:23|Removing redundant assignment.
@N: CG179 :"F:\Fpga_Project\BaseBoard\LAB12_Screen_Saver\Vga_Module.v":79:14:79:21|Removing redundant assignment.
@N: CG179 :"F:\Fpga_Project\BaseBoard\LAB12_Screen_Saver\Vga_Module.v":101:16:101:21|Removing redundant assignment.
@N: CG179 :"F:\Fpga_Project\BaseBoard\LAB12_Screen_Saver\Vga_Module.v":110:15:110:19|Removing redundant assignment.
@N: CG179 :"F:\Fpga_Project\BaseBoard\LAB12_Screen_Saver\Vga_Module.v":117:16:117:21|Removing redundant assignment.
@N: CG179 :"F:\Fpga_Project\BaseBoard\LAB12_Screen_Saver\Vga_Module.v":126:15:126:19|Removing redundant assignment.
@N: CG364 :"F:\Fpga_Project\BaseBoard\LAB12_Screen_Saver\step_rom.v":2:7:2:14|Synthesizing module step_rom in library work.

@N: CG364 :"F:\Fpga_Project\BaseBoard\LAB12_Screen_Saver\Screen_Saver.v":21:7:21:18|Synthesizing module Screen_Saver in library work.

@N: CL201 :"F:\Fpga_Project\BaseBoard\LAB12_Screen_Saver\Vga_Module.v":138:0:138:5|Trying to extract state machine for register color.
Extracted state machine for register color
State machine has 6 reachable states with original encodings of:
   001
   010
   011
   100
   101
   110

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 77MB peak: 79MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Jan 29 10:30:40 2019

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Jan 29 10:30:40 2019

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Jan 29 10:30:40 2019

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Jan 29 10:30:41 2019

###########################################################]
Pre-mapping Report

# Tue Jan 29 10:30:42 2019

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:33:02
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: F:\Fpga_Project\BaseBoard\LAB12_Screen_Saver\impl1\Screen_Saver_impl1_scck.rpt 
Printing clock  summary report in "F:\Fpga_Project\BaseBoard\LAB12_Screen_Saver\impl1\Screen_Saver_impl1_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 112MB peak: 113MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 112MB peak: 115MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=10  set on top level netlist Screen_Saver

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 142MB)



Clock Summary
*****************

Start                                    Requested     Requested     Clock                                                   Clock                     Clock
Clock                                    Frequency     Period        Type                                                    Group                     Load 
------------------------------------------------------------------------------------------------------------------------------------------------------------
Screen_Saver|clk_40mhz_derived_clock     1.0 MHz       1000.000      derived (from pll_mxo2|CLKOP_inferred_clock)            Autoconstr_clkgroup_0     98   
Vga_Module|change_en_derived_clock       1.0 MHz       1000.000      derived (from Screen_Saver|clk_40mhz_derived_clock)     Autoconstr_clkgroup_0     6    
pll_mxo2|CLKOP_inferred_clock            1.0 MHz       1000.000      inferred                                                Autoconstr_clkgroup_0     3    
============================================================================================================================================================

@W: MT529 :"f:\fpga_project\baseboard\lab12_screen_saver\screen_saver.v":41:0:41:5|Found inferred clock pll_mxo2|CLKOP_inferred_clock which controls 3 sequential elements including clk_40mhz. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 142MB)

Encoding state machine color[5:0] (in view: work.Vga_Module(verilog))
original code -> new code
   001 -> 000
   010 -> 001
   011 -> 010
   100 -> 011
   101 -> 100
   110 -> 101
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 142MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 56MB peak: 142MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Jan 29 10:30:42 2019

###########################################################]
Map & Optimize Report

# Tue Jan 29 10:30:43 2019

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:33:02
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 111MB peak: 112MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 111MB peak: 114MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 141MB)

Encoding state machine color[5:0] (in view: work.Vga_Module(verilog))
original code -> new code
   001 -> 000
   010 -> 001
   011 -> 010
   100 -> 011
   101 -> 100
   110 -> 101
@N: MO231 :"f:\fpga_project\baseboard\lab12_screen_saver\vga_module.v":92:0:92:5|Found counter in view:work.Vga_Module(verilog) instance cnt[18:0] 

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 141MB peak: 142MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 142MB peak: 143MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 141MB peak: 143MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 143MB peak: 144MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 145MB peak: 146MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 145MB peak: 146MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 145MB peak: 146MB)

@N: FX211 |Packed ROM u3.Q_1_0[127:0] (7 input, 128 output) to Block SelectRAM 

Finished preparing to map (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 145MB peak: 146MB)


Finished technology mapping (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 148MB peak: 150MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:01s		    -3.18ns		 169 /       111
   2		0h:00m:01s		    -3.18ns		 169 /       111

   3		0h:00m:02s		    -2.66ns		 170 /       111
   4		0h:00m:02s		    -2.46ns		 171 /       111
   5		0h:00m:02s		    -2.38ns		 174 /       111
@N: FX271 :"f:\fpga_project\baseboard\lab12_screen_saver\vga_module.v":120:0:120:5|Replicating instance u2.y_set[7] (in view: work.Screen_Saver(verilog)) with 11 loads 1 time to improve timing.
@N: FX271 :"f:\fpga_project\baseboard\lab12_screen_saver\vga_module.v":120:0:120:5|Replicating instance u2.y_set[8] (in view: work.Screen_Saver(verilog)) with 8 loads 1 time to improve timing.
@N: FX271 :"f:\fpga_project\baseboard\lab12_screen_saver\vga_module.v":120:0:120:5|Replicating instance u2.y_set[9] (in view: work.Screen_Saver(verilog)) with 7 loads 1 time to improve timing.
@N: FX271 :"f:\fpga_project\baseboard\lab12_screen_saver\vga_module.v":47:0:47:5|Replicating instance u2.x_cnt[12] (in view: work.Screen_Saver(verilog)) with 4 loads 1 time to improve timing.
@N: FX271 :"f:\fpga_project\baseboard\lab12_screen_saver\vga_module.v":47:0:47:5|Replicating instance u2.x_cnt[11] (in view: work.Screen_Saver(verilog)) with 4 loads 1 time to improve timing.
@N: FX271 :"f:\fpga_project\baseboard\lab12_screen_saver\vga_module.v":47:0:47:5|Replicating instance u2.x_cnt[13] (in view: work.Screen_Saver(verilog)) with 4 loads 1 time to improve timing.
@N: FX271 :"f:\fpga_project\baseboard\lab12_screen_saver\vga_module.v":47:0:47:5|Replicating instance u2.x_cnt[14] (in view: work.Screen_Saver(verilog)) with 4 loads 1 time to improve timing.
Added 7 Registers via timing driven replication
Added 0 LUTs via timing driven replication


   6		0h:00m:02s		    -2.25ns		 178 /       118
   7		0h:00m:02s		    -1.97ns		 178 /       118

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 149MB peak: 150MB)

@N: FX164 |The option to pack registers in the IOB has not been specified. Please set syn_useioff attribute.  

Finished restoring hierarchy (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 149MB peak: 150MB)

@N: MT611 :|Automatically generated clock Screen_Saver|clk_40mhz_derived_clock is not used and is being removed
@N: MT617 :|Automatically generated clock Vga_Module|change_en_derived_clock has lost its master clock Screen_Saver|clk_40mhz_derived_clock and is being removed
@N: MT611 :|Automatically generated clock Vga_Module|change_en_derived_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 126 clock pin(s) of sequential element(s)
0 instances converted, 126 sequential instances remain driven by gated/generated clocks

================================================================================================= Gated/Generated Clocks =================================================================================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance     Explanation                                                                                                                   
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       u1.PLLInst_0        EHXPLLJ                126        clk_40mhz           Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
==========================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 115MB peak: 150MB)

Writing Analyst data base F:\Fpga_Project\BaseBoard\LAB12_Screen_Saver\impl1\synwork\Screen_Saver_impl1_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 147MB peak: 150MB)

Writing EDIF Netlist and constraint files
@N: FX1056 |Writing EDF file: F:\Fpga_Project\BaseBoard\LAB12_Screen_Saver\impl1\Screen_Saver_impl1.edi
L-2016.09L
@N: BW106 |Synplicity Constraint File capacitance units using default value of 1pF 

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:03s; Memory used current: 151MB peak: 153MB)


Start final timing analysis (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 151MB peak: 153MB)

@W: MT246 :"f:\fpga_project\baseboard\lab12_screen_saver\pll_mxo2\pll_mxo2.v":64:12:64:20|Blackbox EHXPLLJ is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) 
@W: MT420 |Found inferred clock pll_mxo2|CLKOP_inferred_clock with period 7.40ns. Please declare a user-defined clock on object "n:u1.CLKOP"


##### START OF TIMING REPORT #####[
# Timing Report written on Tue Jan 29 10:30:47 2019
#


Top view:               Screen_Saver
Requested Frequency:    135.2 MHz
Wire load mode:         top
Paths requested:        3
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.305

                                  Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock                    Frequency     Frequency     Period        Period        Slack      Type         Group                
---------------------------------------------------------------------------------------------------------------------------------------
pll_mxo2|CLKOP_inferred_clock     135.2 MHz     114.9 MHz     7.395         8.700         -1.305     inferred     Autoconstr_clkgroup_0
System                            1.0 MHz       NA            1000.000      NA            NA         system       system_clkgroup      
=======================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                        |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-----------------------------------------------------------------------------------------------------------------------------------------------------
Starting                       Ending                         |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-----------------------------------------------------------------------------------------------------------------------------------------------------
pll_mxo2|CLKOP_inferred_clock  pll_mxo2|CLKOP_inferred_clock  |  7.395       -1.305  |  No paths    -      |  No paths    -      |  No paths    -    
=====================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: pll_mxo2|CLKOP_inferred_clock
====================================



Starting Points with Worst Slack
********************************

               Starting                                                           Arrival           
Instance       Reference                         Type        Pin     Net          Time        Slack 
               Clock                                                                                
----------------------------------------------------------------------------------------------------
u2.cnt[0]      pll_mxo2|CLKOP_inferred_clock     FD1P3AX     Q       cnt[0]       1.044       -1.305
u2.cnt[1]      pll_mxo2|CLKOP_inferred_clock     FD1P3AX     Q       cnt_0[1]     1.044       -1.305
u2.cnt[2]      pll_mxo2|CLKOP_inferred_clock     FD1P3AX     Q       cnt[2]       1.044       -1.305
u2.cnt[5]      pll_mxo2|CLKOP_inferred_clock     FD1P3AX     Q       cnt[5]       1.044       -1.305
u2.cnt[6]      pll_mxo2|CLKOP_inferred_clock     FD1P3AX     Q       cnt[6]       1.044       -1.305
u2.cnt[7]      pll_mxo2|CLKOP_inferred_clock     FD1P3AX     Q       cnt[7]       1.044       -1.305
u2.cnt[8]      pll_mxo2|CLKOP_inferred_clock     FD1P3AX     Q       cnt[8]       1.044       -1.305
u2.cnt[9]      pll_mxo2|CLKOP_inferred_clock     FD1P3AX     Q       cnt[9]       1.044       -1.305
u2.cnt[10]     pll_mxo2|CLKOP_inferred_clock     FD1P3AX     Q       cnt[10]      1.044       -1.305
u2.cnt[11]     pll_mxo2|CLKOP_inferred_clock     FD1P3AX     Q       cnt[11]      1.044       -1.305
====================================================================================================


Ending Points with Worst Slack
******************************

                 Starting                                                                  Required           
Instance         Reference                         Type        Pin     Net                 Time         Slack 
                 Clock                                                                                        
--------------------------------------------------------------------------------------------------------------
u2.x_set[15]     pll_mxo2|CLKOP_inferred_clock     FD1P3AX     D       un1_x_set_2[15]     7.290        -1.305
u2.y_set[15]     pll_mxo2|CLKOP_inferred_clock     FD1P3AX     D       un1_y_set_2[15]     7.290        -1.305
u2.y_cnt[15]     pll_mxo2|CLKOP_inferred_clock     FD1P3AX     D       un1_y_cnt_4[15]     7.290        -1.290
u2.y_cnt[9]      pll_mxo2|CLKOP_inferred_clock     FD1P3AX     D       y_cnt_4[9]          7.484        -1.284
u2.x_set[13]     pll_mxo2|CLKOP_inferred_clock     FD1P3AX     D       un1_x_set_2[13]     7.290        -1.162
u2.x_set[14]     pll_mxo2|CLKOP_inferred_clock     FD1P3AX     D       un1_x_set_2[14]     7.290        -1.162
u2.y_set[13]     pll_mxo2|CLKOP_inferred_clock     FD1P3AX     D       un1_y_set_2[13]     7.290        -1.162
u2.y_set[14]     pll_mxo2|CLKOP_inferred_clock     FD1P3AX     D       un1_y_set_2[14]     7.290        -1.162
u2.y_cnt[13]     pll_mxo2|CLKOP_inferred_clock     FD1P3AX     D       un1_y_cnt_4[13]     7.290        -1.147
u2.y_cnt[14]     pll_mxo2|CLKOP_inferred_clock     FD1P3AX     D       un1_y_cnt_4[14]     7.290        -1.147
==============================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      7.395
    - Setup time:                            0.106
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.290

    - Propagation time:                      8.595
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.305

    Number of logic level(s):                11
    Starting point:                          u2.cnt[0] / Q
    Ending point:                            u2.x_set[15] / D
    The start point is clocked by            pll_mxo2|CLKOP_inferred_clock [rising] on pin CK
    The end   point is clocked by            pll_mxo2|CLKOP_inferred_clock [rising] on pin CK

Instance / Net                           Pin      Pin               Arrival     No. of    
Name                        Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------
u2.cnt[0]                   FD1P3AX      Q        Out     1.044     1.044       -         
cnt[0]                      Net          -        -       -         -           2         
u2.un1_cnt_12               ORCALUT4     A        In      0.000     1.044       -         
u2.un1_cnt_12               ORCALUT4     Z        Out     1.017     2.061       -         
un1_cnt_12                  Net          -        -       -         -           1         
u2.un1_cnt_15               ORCALUT4     D        In      0.000     2.061       -         
u2.un1_cnt_15               ORCALUT4     Z        Out     1.225     3.285       -         
un1_cnt_15                  Net          -        -       -         -           5         
u2.un1_cnt                  ORCALUT4     A        In      0.000     3.285       -         
u2.un1_cnt                  ORCALUT4     Z        Out     1.359     4.645       -         
un1_cnt                     Net          -        -       -         -           30        
u2.un1_x_set_2_cry_1_0      CCU2D        C0       In      0.000     4.645       -         
u2.un1_x_set_2_cry_1_0      CCU2D        COUT     Out     1.545     6.189       -         
un1_x_set_2_cry_2           Net          -        -       -         -           1         
u2.un1_x_set_2_cry_3_0      CCU2D        CIN      In      0.000     6.189       -         
u2.un1_x_set_2_cry_3_0      CCU2D        COUT     Out     0.143     6.332       -         
un1_x_set_2_cry_4           Net          -        -       -         -           1         
u2.un1_x_set_2_cry_5_0      CCU2D        CIN      In      0.000     6.332       -         
u2.un1_x_set_2_cry_5_0      CCU2D        COUT     Out     0.143     6.475       -         
un1_x_set_2_cry_6           Net          -        -       -         -           1         
u2.un1_x_set_2_cry_7_0      CCU2D        CIN      In      0.000     6.475       -         
u2.un1_x_set_2_cry_7_0      CCU2D        COUT     Out     0.143     6.617       -         
un1_x_set_2_cry_8           Net          -        -       -         -           1         
u2.un1_x_set_2_cry_9_0      CCU2D        CIN      In      0.000     6.617       -         
u2.un1_x_set_2_cry_9_0      CCU2D        COUT     Out     0.143     6.760       -         
un1_x_set_2_cry_10          Net          -        -       -         -           1         
u2.un1_x_set_2_cry_11_0     CCU2D        CIN      In      0.000     6.760       -         
u2.un1_x_set_2_cry_11_0     CCU2D        COUT     Out     0.143     6.903       -         
un1_x_set_2_cry_12          Net          -        -       -         -           1         
u2.un1_x_set_2_cry_13_0     CCU2D        CIN      In      0.000     6.903       -         
u2.un1_x_set_2_cry_13_0     CCU2D        COUT     Out     0.143     7.046       -         
un1_x_set_2_cry_14          Net          -        -       -         -           1         
u2.un1_x_set_2_s_15_0       CCU2D        CIN      In      0.000     7.046       -         
u2.un1_x_set_2_s_15_0       CCU2D        S0       Out     1.549     8.595       -         
un1_x_set_2[15]             Net          -        -       -         -           1         
u2.x_set[15]                FD1P3AX      D        In      0.000     8.595       -         
==========================================================================================


Path information for path number 2: 
      Requested Period:                      7.395
    - Setup time:                            0.106
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.290

    - Propagation time:                      8.595
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.305

    Number of logic level(s):                11
    Starting point:                          u2.cnt[1] / Q
    Ending point:                            u2.x_set[15] / D
    The start point is clocked by            pll_mxo2|CLKOP_inferred_clock [rising] on pin CK
    The end   point is clocked by            pll_mxo2|CLKOP_inferred_clock [rising] on pin CK

Instance / Net                           Pin      Pin               Arrival     No. of    
Name                        Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------
u2.cnt[1]                   FD1P3AX      Q        Out     1.044     1.044       -         
cnt_0[1]                    Net          -        -       -         -           2         
u2.un1_cnt_4                ORCALUT4     A        In      0.000     1.044       -         
u2.un1_cnt_4                ORCALUT4     Z        Out     1.017     2.061       -         
un1_cnt_4                   Net          -        -       -         -           1         
u2.un1_cnt_15               ORCALUT4     C        In      0.000     2.061       -         
u2.un1_cnt_15               ORCALUT4     Z        Out     1.225     3.285       -         
un1_cnt_15                  Net          -        -       -         -           5         
u2.un1_cnt                  ORCALUT4     A        In      0.000     3.285       -         
u2.un1_cnt                  ORCALUT4     Z        Out     1.359     4.645       -         
un1_cnt                     Net          -        -       -         -           30        
u2.un1_x_set_2_cry_1_0      CCU2D        C0       In      0.000     4.645       -         
u2.un1_x_set_2_cry_1_0      CCU2D        COUT     Out     1.545     6.189       -         
un1_x_set_2_cry_2           Net          -        -       -         -           1         
u2.un1_x_set_2_cry_3_0      CCU2D        CIN      In      0.000     6.189       -         
u2.un1_x_set_2_cry_3_0      CCU2D        COUT     Out     0.143     6.332       -         
un1_x_set_2_cry_4           Net          -        -       -         -           1         
u2.un1_x_set_2_cry_5_0      CCU2D        CIN      In      0.000     6.332       -         
u2.un1_x_set_2_cry_5_0      CCU2D        COUT     Out     0.143     6.475       -         
un1_x_set_2_cry_6           Net          -        -       -         -           1         
u2.un1_x_set_2_cry_7_0      CCU2D        CIN      In      0.000     6.475       -         
u2.un1_x_set_2_cry_7_0      CCU2D        COUT     Out     0.143     6.617       -         
un1_x_set_2_cry_8           Net          -        -       -         -           1         
u2.un1_x_set_2_cry_9_0      CCU2D        CIN      In      0.000     6.617       -         
u2.un1_x_set_2_cry_9_0      CCU2D        COUT     Out     0.143     6.760       -         
un1_x_set_2_cry_10          Net          -        -       -         -           1         
u2.un1_x_set_2_cry_11_0     CCU2D        CIN      In      0.000     6.760       -         
u2.un1_x_set_2_cry_11_0     CCU2D        COUT     Out     0.143     6.903       -         
un1_x_set_2_cry_12          Net          -        -       -         -           1         
u2.un1_x_set_2_cry_13_0     CCU2D        CIN      In      0.000     6.903       -         
u2.un1_x_set_2_cry_13_0     CCU2D        COUT     Out     0.143     7.046       -         
un1_x_set_2_cry_14          Net          -        -       -         -           1         
u2.un1_x_set_2_s_15_0       CCU2D        CIN      In      0.000     7.046       -         
u2.un1_x_set_2_s_15_0       CCU2D        S0       Out     1.549     8.595       -         
un1_x_set_2[15]             Net          -        -       -         -           1         
u2.x_set[15]                FD1P3AX      D        In      0.000     8.595       -         
==========================================================================================


Path information for path number 3: 
      Requested Period:                      7.395
    - Setup time:                            0.106
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.290

    - Propagation time:                      8.595
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.305

    Number of logic level(s):                11
    Starting point:                          u2.cnt[2] / Q
    Ending point:                            u2.x_set[15] / D
    The start point is clocked by            pll_mxo2|CLKOP_inferred_clock [rising] on pin CK
    The end   point is clocked by            pll_mxo2|CLKOP_inferred_clock [rising] on pin CK

Instance / Net                           Pin      Pin               Arrival     No. of    
Name                        Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------
u2.cnt[2]                   FD1P3AX      Q        Out     1.044     1.044       -         
cnt[2]                      Net          -        -       -         -           2         
u2.un1_cnt_4                ORCALUT4     B        In      0.000     1.044       -         
u2.un1_cnt_4                ORCALUT4     Z        Out     1.017     2.061       -         
un1_cnt_4                   Net          -        -       -         -           1         
u2.un1_cnt_15               ORCALUT4     C        In      0.000     2.061       -         
u2.un1_cnt_15               ORCALUT4     Z        Out     1.225     3.285       -         
un1_cnt_15                  Net          -        -       -         -           5         
u2.un1_cnt                  ORCALUT4     A        In      0.000     3.285       -         
u2.un1_cnt                  ORCALUT4     Z        Out     1.359     4.645       -         
un1_cnt                     Net          -        -       -         -           30        
u2.un1_x_set_2_cry_1_0      CCU2D        C0       In      0.000     4.645       -         
u2.un1_x_set_2_cry_1_0      CCU2D        COUT     Out     1.545     6.189       -         
un1_x_set_2_cry_2           Net          -        -       -         -           1         
u2.un1_x_set_2_cry_3_0      CCU2D        CIN      In      0.000     6.189       -         
u2.un1_x_set_2_cry_3_0      CCU2D        COUT     Out     0.143     6.332       -         
un1_x_set_2_cry_4           Net          -        -       -         -           1         
u2.un1_x_set_2_cry_5_0      CCU2D        CIN      In      0.000     6.332       -         
u2.un1_x_set_2_cry_5_0      CCU2D        COUT     Out     0.143     6.475       -         
un1_x_set_2_cry_6           Net          -        -       -         -           1         
u2.un1_x_set_2_cry_7_0      CCU2D        CIN      In      0.000     6.475       -         
u2.un1_x_set_2_cry_7_0      CCU2D        COUT     Out     0.143     6.617       -         
un1_x_set_2_cry_8           Net          -        -       -         -           1         
u2.un1_x_set_2_cry_9_0      CCU2D        CIN      In      0.000     6.617       -         
u2.un1_x_set_2_cry_9_0      CCU2D        COUT     Out     0.143     6.760       -         
un1_x_set_2_cry_10          Net          -        -       -         -           1         
u2.un1_x_set_2_cry_11_0     CCU2D        CIN      In      0.000     6.760       -         
u2.un1_x_set_2_cry_11_0     CCU2D        COUT     Out     0.143     6.903       -         
un1_x_set_2_cry_12          Net          -        -       -         -           1         
u2.un1_x_set_2_cry_13_0     CCU2D        CIN      In      0.000     6.903       -         
u2.un1_x_set_2_cry_13_0     CCU2D        COUT     Out     0.143     7.046       -         
un1_x_set_2_cry_14          Net          -        -       -         -           1         
u2.un1_x_set_2_s_15_0       CCU2D        CIN      In      0.000     7.046       -         
u2.un1_x_set_2_s_15_0       CCU2D        S0       Out     1.549     8.595       -         
un1_x_set_2[15]             Net          -        -       -         -           1         
u2.x_set[15]                FD1P3AX      D        In      0.000     8.595       -         
==========================================================================================



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 152MB peak: 153MB)


Finished timing report (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 152MB peak: 153MB)

---------------------------------------
Resource Usage Report
Part: lcmxo2_4000hc-4

Register bits: 118 of 4320 (3%)
PIC Latch:       0
I/O cells:       7
Block Rams : 8 of 10 (80%)


Details:
CCU2D:          90
EHXPLLJ:        1
FD1P3AX:        99
FD1P3AY:        13
FD1S3AX:        3
FD1S3AY:        1
GSR:            1
IB:             2
INV:            4
L6MUX21:        12
OB:             5
OFS1P3BX:       2
ORCALUT4:       173
PDPW8KC:        8
PFUMX:          39
PUR:            1
VHI:            2
VLO:            4
Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 32MB peak: 153MB)

Process took 0h:00m:04s realtime, 0h:00m:04s cputime
# Tue Jan 29 10:30:47 2019

###########################################################]


Synthesis exit by 0.

edif2ngd  -l "MachXO2" -d LCMXO2-4000HC -path "F:/Fpga_Project/BaseBoard/LAB12_Screen_Saver/impl1" -path "F:/Fpga_Project/BaseBoard/LAB12_Screen_Saver"   "F:/Fpga_Project/BaseBoard/LAB12_Screen_Saver/impl1/Screen_Saver_impl1.edi" "Screen_Saver_impl1.ngo"   
edif2ngd:  version Diamond (64-bit) 3.9.0.99.2

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="BLACK"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="PURPLE"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="CYAN"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="YELLOW"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="BLUE"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="GREEN"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="RED"  />
Writing the design to Screen_Saver_impl1.ngo...

Total CPU Time: 0 secs  

Total REAL Time: 0 secs  


ngdbuild  -a "MachXO2" -d LCMXO2-4000HC  -p "C:/Program Files (x86)/lscc/diamond/3.9_x64/ispfpga/xo2c00/data"  -p "F:/Fpga_Project/BaseBoard/LAB12_Screen_Saver/impl1" -p "F:/Fpga_Project/BaseBoard/LAB12_Screen_Saver"  "Screen_Saver_impl1.ngo" "Screen_Saver_impl1.ngd"  	
ngdbuild:  version Diamond (64-bit) 3.9.0.99.2

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.
Reading 'Screen_Saver_impl1.ngo' ...
Loading NGL library 'C:/Program Files (x86)/lscc/diamond/3.9_x64/ispfpga/xo2c00a/data/xo2alib.ngl'...
Loading NGL library 'C:/Program Files (x86)/lscc/diamond/3.9_x64/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'C:/Program Files (x86)/lscc/diamond/3.9_x64/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library 'C:/Program Files (x86)/lscc/diamond/3.9_x64/ispfpga/or5g00/data/orc5glib.ngl'...


Running DRC...

    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="u3/Q_1_0_7_DO0" arg2="u3/Q_1_0_7_DO0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="u3/Q_1_0_7_DO1" arg2="u3/Q_1_0_7_DO1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="u3/Q_1_0_7_DO2" arg2="u3/Q_1_0_7_DO2"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="u3/Q_1_0_7_DO3" arg2="u3/Q_1_0_7_DO3"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="u3/Q_1_0_7_DO4" arg2="u3/Q_1_0_7_DO4"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="u3/Q_1_0_7_DO5" arg2="u3/Q_1_0_7_DO5"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="u3/Q_1_0_7_DO6" arg2="u3/Q_1_0_7_DO6"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="u3/Q_1_0_7_DO7" arg2="u3/Q_1_0_7_DO7"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="u3/Q_1_0_7_DO8" arg2="u3/Q_1_0_7_DO8"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="u3/Q_1_0_7_DO11" arg2="u3/Q_1_0_7_DO11"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="u3/Q_1_0_7_DO12" arg2="u3/Q_1_0_7_DO12"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="u3/Q_1_0_7_DO13" arg2="u3/Q_1_0_7_DO13"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="u3/Q_1_0_7_DO14" arg2="u3/Q_1_0_7_DO14"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="u3/Q_1_0_7_DO15" arg2="u3/Q_1_0_7_DO15"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="u3/Q_1_0_7_DO16" arg2="u3/Q_1_0_7_DO16"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="u3/Q_1_0_7_DO17" arg2="u3/Q_1_0_7_DO17"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="u2/un1_x_cnt_139_cry_15_0_COUT" arg2="u2/un1_x_cnt_139_cry_15_0_COUT"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="u2/un1_x_cnt_139_cry_15_0_S0" arg2="u2/un1_x_cnt_139_cry_15_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="u2/un1_x_cnt_139_cry_13_0_S0" arg2="u2/un1_x_cnt_139_cry_13_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="u2/un1_x_cnt_139_cry_13_0_S1" arg2="u2/un1_x_cnt_139_cry_13_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="u2/un1_x_cnt_139_cry_11_0_S0" arg2="u2/un1_x_cnt_139_cry_11_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="u2/un1_x_cnt_139_cry_11_0_S1" arg2="u2/un1_x_cnt_139_cry_11_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="u2/un1_x_cnt_139_cry_9_0_S0" arg2="u2/un1_x_cnt_139_cry_9_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="u2/un1_x_cnt_139_cry_9_0_S1" arg2="u2/un1_x_cnt_139_cry_9_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="u2/un1_x_cnt_139_cry_7_0_S0" arg2="u2/un1_x_cnt_139_cry_7_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="u2/un1_x_cnt_139_cry_7_0_S1" arg2="u2/un1_x_cnt_139_cry_7_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="u2/un1_x_cnt_139_cry_5_0_S0" arg2="u2/un1_x_cnt_139_cry_5_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="u2/un1_x_cnt_139_cry_5_0_S1" arg2="u2/un1_x_cnt_139_cry_5_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="u2/un1_x_cnt_139_cry_3_0_S0" arg2="u2/un1_x_cnt_139_cry_3_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="u2/un1_x_cnt_139_cry_3_0_S1" arg2="u2/un1_x_cnt_139_cry_3_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="u2/un1_x_cnt_139_cry_1_0_S0" arg2="u2/un1_x_cnt_139_cry_1_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="u2/un1_x_cnt_139_cry_1_0_S1" arg2="u2/un1_x_cnt_139_cry_1_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="u2/un1_x_cnt_139_cry_0_0_S0" arg2="u2/un1_x_cnt_139_cry_0_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="u2/un1_x_cnt_139_cry_0_0_S1" arg2="u2/un1_x_cnt_139_cry_0_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="u2/un1_y_cnt_3_cry_15_0_COUT" arg2="u2/un1_y_cnt_3_cry_15_0_COUT"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="u2/un1_y_cnt_3_cry_15_0_S0" arg2="u2/un1_y_cnt_3_cry_15_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="u2/un1_y_cnt_3_cry_13_0_S0" arg2="u2/un1_y_cnt_3_cry_13_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="u2/un1_y_cnt_3_cry_13_0_S1" arg2="u2/un1_y_cnt_3_cry_13_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="u2/un1_y_cnt_3_cry_11_0_S0" arg2="u2/un1_y_cnt_3_cry_11_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="u2/un1_y_cnt_3_cry_11_0_S1" arg2="u2/un1_y_cnt_3_cry_11_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="u2/un1_y_cnt_3_cry_9_0_S0" arg2="u2/un1_y_cnt_3_cry_9_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="u2/un1_y_cnt_3_cry_9_0_S1" arg2="u2/un1_y_cnt_3_cry_9_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="u2/un1_y_cnt_3_cry_7_0_S0" arg2="u2/un1_y_cnt_3_cry_7_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="u2/un1_y_cnt_3_cry_7_0_S1" arg2="u2/un1_y_cnt_3_cry_7_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="u2/un1_y_cnt_3_cry_5_0_S0" arg2="u2/un1_y_cnt_3_cry_5_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="u2/un1_y_cnt_3_cry_5_0_S1" arg2="u2/un1_y_cnt_3_cry_5_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="u2/un1_y_cnt_3_cry_3_0_S0" arg2="u2/un1_y_cnt_3_cry_3_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="u2/un1_y_cnt_3_cry_3_0_S1" arg2="u2/un1_y_cnt_3_cry_3_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="u2/un1_y_cnt_3_cry_1_0_S0" arg2="u2/un1_y_cnt_3_cry_1_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="u2/un1_y_cnt_3_cry_1_0_S1" arg2="u2/un1_y_cnt_3_cry_1_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="u2/un1_y_cnt_3_cry_0_0_S0" arg2="u2/un1_y_cnt_3_cry_0_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="u2/un1_y_cnt_3_cry_0_0_S1" arg2="u2/un1_y_cnt_3_cry_0_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="u2/un1_x_cnt_1_cry_15_0_COUT" arg2="u2/un1_x_cnt_1_cry_15_0_COUT"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="u2/un1_x_cnt_1_cry_15_0_S0" arg2="u2/un1_x_cnt_1_cry_15_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="u2/un1_x_cnt_1_cry_13_0_S0" arg2="u2/un1_x_cnt_1_cry_13_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="u2/un1_x_cnt_1_cry_13_0_S1" arg2="u2/un1_x_cnt_1_cry_13_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="u2/un1_x_cnt_1_cry_11_0_S0" arg2="u2/un1_x_cnt_1_cry_11_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="u2/un1_x_cnt_1_cry_11_0_S1" arg2="u2/un1_x_cnt_1_cry_11_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="u2/un1_x_cnt_1_cry_9_0_S0" arg2="u2/un1_x_cnt_1_cry_9_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="u2/un1_x_cnt_1_cry_9_0_S1" arg2="u2/un1_x_cnt_1_cry_9_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="u2/un1_x_cnt_1_cry_7_0_S0" arg2="u2/un1_x_cnt_1_cry_7_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="u2/un1_x_cnt_1_cry_7_0_S1" arg2="u2/un1_x_cnt_1_cry_7_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="u2/un1_x_cnt_1_cry_5_0_S0" arg2="u2/un1_x_cnt_1_cry_5_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="u2/un1_x_cnt_1_cry_5_0_S1" arg2="u2/un1_x_cnt_1_cry_5_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="u2/un1_x_cnt_1_cry_3_0_S0" arg2="u2/un1_x_cnt_1_cry_3_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="u2/un1_x_cnt_1_cry_3_0_S1" arg2="u2/un1_x_cnt_1_cry_3_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="u2/un1_x_cnt_1_cry_1_0_S0" arg2="u2/un1_x_cnt_1_cry_1_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="u2/un1_x_cnt_1_cry_1_0_S1" arg2="u2/un1_x_cnt_1_cry_1_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="u2/un1_x_cnt_1_cry_0_0_S0" arg2="u2/un1_x_cnt_1_cry_0_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="u2/un1_x_cnt_1_cry_0_0_S1" arg2="u2/un1_x_cnt_1_cry_0_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="u2/un1_y_cnt_1_cry_15_0_COUT" arg2="u2/un1_y_cnt_1_cry_15_0_COUT"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="u2/un1_y_cnt_1_cry_15_0_S0" arg2="u2/un1_y_cnt_1_cry_15_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="u2/un1_y_cnt_1_cry_13_0_S0" arg2="u2/un1_y_cnt_1_cry_13_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="u2/un1_y_cnt_1_cry_13_0_S1" arg2="u2/un1_y_cnt_1_cry_13_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="u2/un1_y_cnt_1_cry_11_0_S0" arg2="u2/un1_y_cnt_1_cry_11_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="u2/un1_y_cnt_1_cry_11_0_S1" arg2="u2/un1_y_cnt_1_cry_11_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="u2/un1_y_cnt_1_cry_9_0_S0" arg2="u2/un1_y_cnt_1_cry_9_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="u2/un1_y_cnt_1_cry_9_0_S1" arg2="u2/un1_y_cnt_1_cry_9_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="u2/un1_y_cnt_1_cry_7_0_S0" arg2="u2/un1_y_cnt_1_cry_7_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="u2/un1_y_cnt_1_cry_7_0_S1" arg2="u2/un1_y_cnt_1_cry_7_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="u2/un1_y_cnt_1_cry_5_0_S0" arg2="u2/un1_y_cnt_1_cry_5_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="u2/un1_y_cnt_1_cry_5_0_S1" arg2="u2/un1_y_cnt_1_cry_5_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="u2/un1_y_cnt_1_cry_3_0_S0" arg2="u2/un1_y_cnt_1_cry_3_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="u2/un1_y_cnt_1_cry_3_0_S1" arg2="u2/un1_y_cnt_1_cry_3_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="u2/un1_y_cnt_1_cry_1_0_S0" arg2="u2/un1_y_cnt_1_cry_1_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="u2/un1_y_cnt_1_cry_1_0_S1" arg2="u2/un1_y_cnt_1_cry_1_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="u2/un1_y_cnt_1_cry_0_0_S0" arg2="u2/un1_y_cnt_1_cry_0_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="u2/un1_y_cnt_1_cry_0_0_S1" arg2="u2/un1_y_cnt_1_cry_0_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="u2/un1_y_set_2_s_15_0_COUT" arg2="u2/un1_y_set_2_s_15_0_COUT"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="u2/un1_y_set_2_s_15_0_S1" arg2="u2/un1_y_set_2_s_15_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="u2/un1_y_set_2_cry_0_0_S0" arg2="u2/un1_y_set_2_cry_0_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="u2/un1_y_set_2_cry_0_0_S1" arg2="u2/un1_y_set_2_cry_0_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="u2/un2_rom_addr_cry_5_0_COUT" arg2="u2/un2_rom_addr_cry_5_0_COUT"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="u2/un2_rom_addr_cry_0_0_S0" arg2="u2/un2_rom_addr_cry_0_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="u2/un2_rom_addr_cry_0_0_S1" arg2="u2/un2_rom_addr_cry_0_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="u2/un1_x_set_2_s_15_0_COUT" arg2="u2/un1_x_set_2_s_15_0_COUT"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="u2/un1_x_set_2_s_15_0_S1" arg2="u2/un1_x_set_2_s_15_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="u2/un1_x_set_2_cry_0_0_S0" arg2="u2/un1_x_set_2_cry_0_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="u2/un1_x_set_2_cry_0_0_S1" arg2="u2/un1_x_set_2_cry_0_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="u2/un1_x_cnt_3_cry_5_0_COUT" arg2="u2/un1_x_cnt_3_cry_5_0_COUT"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="u2/un1_x_cnt_3_cry_0_0_S0" arg2="u2/un1_x_cnt_3_cry_0_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="u2/un1_x_cnt_3_cry_0_0_S1" arg2="u2/un1_x_cnt_3_cry_0_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="u2/un1_y_cnt_4_s_15_0_COUT" arg2="u2/un1_y_cnt_4_s_15_0_COUT"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="u2/un1_y_cnt_4_s_15_0_S1" arg2="u2/un1_y_cnt_4_s_15_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="u2/un1_y_cnt_4_cry_0_0_S0" arg2="u2/un1_y_cnt_4_cry_0_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="u2/un3_x_cnt_s_15_0_COUT" arg2="u2/un3_x_cnt_s_15_0_COUT"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="u2/un3_x_cnt_s_15_0_S1" arg2="u2/un3_x_cnt_s_15_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="u2/un3_x_cnt_cry_0_0_S0" arg2="u2/un3_x_cnt_cry_0_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="u2/un3_x_cnt_cry_0_0_S1" arg2="u2/un3_x_cnt_cry_0_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="u2/cnt_cry_0_COUT[17]" arg2="u2/cnt_cry_0_COUT[17]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="u2/cnt_cry_0_S0[0]" arg2="u2/cnt_cry_0_S0[0]"  />
    <postMsg mid="1163101" type="Warning" dynamic="1" navigation="0" arg0="111"  />

Design Results:
    459 blocks expanded
Complete the first expansion.
Writing 'Screen_Saver_impl1.ngd' ...
Total CPU Time: 0 secs  

Total REAL Time: 0 secs  


map -a "MachXO2" -p LCMXO2-4000HC -t CSBGA132 -s 4 -oc Commercial   "Screen_Saver_impl1.ngd" -o "Screen_Saver_impl1_map.ncd" -pr "Screen_Saver_impl1.prf" -mp "Screen_Saver_impl1.mrp" -lpf "F:/Fpga_Project/BaseBoard/LAB12_Screen_Saver/impl1/Screen_Saver_impl1_synplify.lpf" -lpf "F:/Fpga_Project/BaseBoard/LAB12_Screen_Saver/Screen_Saver.lpf" -c 0            
map:  version Diamond (64-bit) 3.9.0.99.2

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.
   Process the file: Screen_Saver_impl1.ngd
   Picdevice="LCMXO2-4000HC"

   Pictype="CSBGA132"

   Picspeed=4

   Remove unused logic

   Do not produce over sized NCDs.

Part used: LCMXO2-4000HCCSBGA132, Performance used: 4.

Loading device for application map from file 'xo2c4000.nph' in environment: C:/Program Files (x86)/lscc/diamond/3.9_x64/ispfpga.
Package Status:                     Final          Version 1.44.

Running general design DRC...

Removing unused logic...

Optimizing...

5 CCU2 constant inputs absorbed.




Design Summary:
   Number of registers:    118 out of  4635 (3%)
      PFU registers:          116 out of  4320 (3%)
      PIO registers:            2 out of   315 (1%)
   Number of SLICEs:       179 out of  2160 (8%)
      SLICEs as Logic/ROM:    179 out of  2160 (8%)
      SLICEs as RAM:            0 out of  1620 (0%)
      SLICEs as Carry:         90 out of  2160 (4%)
   Number of LUT4s:        356 out of  4320 (8%)
      Number used as logic LUTs:        176
      Number used as distributed RAM:     0
      Number used as ripple logic:      180
      Number used as shift registers:     0
   Number of PIO sites used: 7 + 4(JTAG) out of 105 (10%)
   Number of block RAMs:  8 out of 10 (80%)
   Number of GSRs:  1 out of 1 (100%)
   EFB used :       No
   JTAG used :      No
   Readback used :  No
   Oscillator used :  No
   Startup used :   No
   POR :            On
   Bandgap :        On
   Number of Power Controller:  0 out of 1 (0%)
   Number of Dynamic Bank Controller (BCINRD):  0 out of 6 (0%)
   Number of Dynamic Bank Controller (BCLVDSO):  0 out of 1 (0%)
   Number of DCCA:  0 out of 8 (0%)
   Number of DCMA:  0 out of 2 (0%)
   Number of PLLs:  1 out of 2 (50%)
   Number of DQSDLLs:  0 out of 2 (0%)
   Number of CLKDIVC:  0 out of 4 (0%)
   Number of ECLKSYNCA:  0 out of 4 (0%)
   Number of ECLKBRIDGECS:  0 out of 2 (0%)
   Notes:-
      1. Total number of LUT4s = (Number of logic LUT4s) + 2*(Number of distributed RAMs) + 2*(Number of ripple logic)
      2. Number of logic LUT4s does not include count of distributed RAM and ripple logic.
   Number of clocks:  2
     Net clk_c: 1 loads, 1 rising, 0 falling (Driver: PIO clk )
     Net clk_240mhz_0_0: 78 loads, 78 rising, 0 falling (Driver: u1/PLLInst_0 )
   Number of Clock Enables:  6
     Net clk_40mhz_RNIQ02D: 64 loads, 46 LSLICEs
     Net cnt[1]: 10 loads, 10 LSLICEs
     Net u2/change_en_RNI9S0K: 2 loads, 2 LSLICEs
     Net u2/x_flag_RNO: 1 loads, 1 LSLICEs
     Net u2/y_flag_RNO_0: 1 loads, 1 LSLICEs
     Net u2/un1_y_cnt_1_cry_15_0_RNIUH7K1: 4 loads, 4 LSLICEs
   Number of LSRs:  1
     Net rst_n_c: 8 loads, 0 LSLICEs
   Number of nets driven by tri-state buffers:  0
   Top 10 highest fanout non-clock nets:
     Net clk_40mhz_RNIQ02D: 64 loads
     Net u2/un1_x_cnt_3_reto[6]: 64 loads
     Net u2/un1_x_cnt_3_reto[5]: 32 loads
     Net u2/un1_cnt: 30 loads
     Net cnt[1]: 18 loads
     Net u2/un1_x_cnt_3_reto[4]: 16 loads
     Net u2/x_flag: 15 loads
     Net u2/y_flag: 15 loads
     Net u2/x_set[7]: 13 loads
     Net u2/x_set[8]: 11 loads
 

   Number of warnings:  0
   Number of errors:    0



Total CPU Time: 1 secs  
Total REAL Time: 2 secs  
Peak Memory Usage: 51 MB

Dumping design to file Screen_Saver_impl1_map.ncd.

mpartrce -p "Screen_Saver_impl1.p2t" -f "Screen_Saver_impl1.p3t" -tf "Screen_Saver_impl1.pt" "Screen_Saver_impl1_map.ncd" "Screen_Saver_impl1.ncd"

---- MParTrce Tool ----
Removing old design directory at request of -rem command line option to this program.
Running par. Please wait . . .

Lattice Place and Route Report for Design "Screen_Saver_impl1_map.ncd"
Tue Jan 29 10:30:52 2019

PAR: Place And Route Diamond (64-bit) 3.9.0.99.2.
Command Line: par -w -l 5 -i 6 -t 1 -c 0 -e 0 -gui -exp parUseNBR=1:parCDP=0:parCDR=0:parPathBased=OFF Screen_Saver_impl1_map.ncd Screen_Saver_impl1.dir/5_1.ncd Screen_Saver_impl1.prf
Preference file: Screen_Saver_impl1.prf.
Placement level-cost: 5-1.
Routing Iterations: 6

Loading design for application par from file Screen_Saver_impl1_map.ncd.
Design name: Screen_Saver
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-4000HC
Package:     CSBGA132
Performance: 4
Loading device for application par from file 'xo2c4000.nph' in environment: C:/Program Files (x86)/lscc/diamond/3.9_x64/ispfpga.
Package Status:                     Final          Version 1.44.
Performance Hardware Data Status:   Final          Version 34.4.
License checked out.


Ignore Preference Error(s):  True
Device utilization summary:

   PIO (prelim)    7+4(JTAG)/280     4% used
                   7+4(JTAG)/105     10% bonded
   IOLOGIC            2/280          <1% used

   SLICE            179/2160          8% used

   GSR                1/1           100% used
   EBR                8/10           80% used
   PLL                1/2            50% used


INFO: Design contains EBR with ASYNC Reset Mode that has a limitation: The use of the EBR block asynchronous reset requires that certain timing be met between the clock and the reset within the memory block. See the device specific data sheet for additional details.
INFO: Design contains pre-loadable EBR during configuration that has a requirement: Since the GSR is disabled for the EBR, make sure write enable and chip enable are inactive during wake-up, so that the pre-loaded initialization values will not be corrupted during wake-up state.
Number of Signals: 573
Number of Connections: 1402
    <postMsg mid="61001101" type="Warning" dynamic="0" navigation="0"  />

Pin Constraint Summary:
   7 out of 7 pins locked (100% locked).

The following 1 signal is selected to use the primary clock routing resources:
    clk_240mhz_0_0 (driver: u1/PLLInst_0, clk load #: 77)


The following 3 signals are selected to use the secondary clock routing resources:
    clk_40mhz_RNIQ02D (driver: SLICE_90, clk load #: 0, sr load #: 0, ce load #: 64)
    rst_n_c (driver: rst_n, clk load #: 0, sr load #: 16, ce load #: 0)
    cnt[1] (driver: SLICE_91, clk load #: 0, sr load #: 0, ce load #: 10)

    <postMsg mid="61061008" type="Warning" dynamic="5" navigation="0" arg0="rst_n_c" arg1="Secondary" arg2="rst_n" arg3="L14" arg4="Secondary"  />
Signal rst_n_c is selected as Global Set/Reset.
Starting Placer Phase 0.
...............
Finished Placer Phase 0.  REAL time: 2 secs 

Starting Placer Phase 1.
......
Placer score = 7507861.
Finished Placer Phase 1.  REAL time: 4 secs 

Starting Placer Phase 2.
.
Placer score =  7544744
Finished Placer Phase 2.  REAL time: 4 secs 


------------------ Clock Report ------------------

Global Clock Resources:
  CLK_PIN    : 0 out of 8 (0%)
  General PIO: 1 out of 280 (0%)
  PLL        : 1 out of 2 (50%)
  DCM        : 0 out of 2 (0%)
  DCC        : 0 out of 8 (0%)

Quadrants All (TL, TR, BL, BR) - Global Clocks:
  PRIMARY "clk_240mhz_0_0" from CLKOP on comp "u1/PLLInst_0" on PLL site "LPLL", clk load = 77
  SECONDARY "clk_40mhz_RNIQ02D" from F1 on comp "SLICE_90" on site "R12C16A", clk load = 0, ce load = 64, sr load = 0
  SECONDARY "rst_n_c" from comp "rst_n" on PIO site "L14 (PR16A)", clk load = 0, ce load = 0, sr load = 16
  SECONDARY "cnt[1]" from Q1 on comp "SLICE_91" on site "R13C10D", clk load = 0, ce load = 10, sr load = 0

  PRIMARY  : 1 out of 8 (12%)
  SECONDARY: 3 out of 8 (37%)

Edge Clocks:
  No edge clock selected.

--------------- End of Clock Report ---------------


I/O Usage Summary (final):
   7 + 4(JTAG) out of 280 (3.9%) PIO sites used.
   7 + 4(JTAG) out of 105 (10.5%) bonded PIO sites used.
   Number of PIO comps: 7; differential: 0.
   Number of Vref pins used: 0.

I/O Bank Usage Summary:
+----------+---------------+------------+-----------+
| I/O Bank | Usage         | Bank Vccio | Bank Vref |
+----------+---------------+------------+-----------+
| 0        | 0 / 26 (  0%) | -          | -         |
| 1        | 2 / 26 (  7%) | 3.3V       | -         |
| 2        | 4 / 28 ( 14%) | 3.3V       | -         |
| 3        | 0 / 7 (  0%)  | -          | -         |
| 4        | 0 / 8 (  0%)  | -          | -         |
| 5        | 1 / 10 ( 10%) | 3.3V       | -         |
+----------+---------------+------------+-----------+

Total placer CPU time: 4 secs 

Dumping design to file Screen_Saver_impl1.dir/5_1.ncd.

0 connections routed; 1402 unrouted.
Starting router resource preassignment

Completed router resource preassignment. Real time: 6 secs 

Start NBR router at 10:30:58 01/29/19

*****************************************************************
Info: NBR allows conflicts(one node used by more than one signal)
      in the earlier iterations. In each iteration, it tries to  
      solve the conflicts while keeping the critical connections 
      routed as short as possible. The routing process is said to
      be completed when no conflicts exist and all connections   
      are routed.                                                
Note: NBR uses a different method to calculate timing slacks. The
      worst slack and total negative slack may not be the same as
      that in TRCE report. You should always run TRCE to verify  
      your design.                                               
*****************************************************************

Start NBR special constraint process at 10:30:58 01/29/19

Start NBR section for initial routing at 10:30:58 01/29/19
Level 1, iteration 1
20(0.01%) conflicts; 975(69.54%) untouched conns; 2549827 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -5.615ns/-2549.828ns; real time: 7 secs 
Level 2, iteration 1
57(0.02%) conflicts; 834(59.49%) untouched conns; 2405767 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -5.395ns/-2405.768ns; real time: 7 secs 
Level 3, iteration 1
78(0.03%) conflicts; 294(20.97%) untouched conns; 2515663 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -5.422ns/-2515.663ns; real time: 8 secs 
Level 4, iteration 1
42(0.02%) conflicts; 0(0.00%) untouched conn; 2549317 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -5.453ns/-2549.317ns; real time: 8 secs 

Info: Initial congestion level at 75% usage is 0
Info: Initial congestion area  at 75% usage is 0 (0.00%)

Start NBR section for normal routing at 10:31:00 01/29/19
Level 4, iteration 1
53(0.02%) conflicts; 0(0.00%) untouched conn; 2549930 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -5.273ns/-2549.930ns; real time: 9 secs 
Level 4, iteration 2
57(0.02%) conflicts; 0(0.00%) untouched conn; 2535418 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -5.181ns/-2535.419ns; real time: 9 secs 
Level 4, iteration 3
46(0.02%) conflicts; 0(0.00%) untouched conn; 2556242 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -5.185ns/-2556.243ns; real time: 9 secs 
Level 4, iteration 4
40(0.02%) conflicts; 0(0.00%) untouched conn; 2556242 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -5.185ns/-2556.243ns; real time: 9 secs 
Level 4, iteration 5
34(0.01%) conflicts; 0(0.00%) untouched conn; 2568125 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -5.435ns/-2568.125ns; real time: 9 secs 
Level 4, iteration 6
23(0.01%) conflicts; 0(0.00%) untouched conn; 2568125 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -5.435ns/-2568.125ns; real time: 9 secs 
Level 4, iteration 7
25(0.01%) conflicts; 0(0.00%) untouched conn; 2593950 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -5.435ns/-2593.950ns; real time: 10 secs 
Level 4, iteration 8
18(0.01%) conflicts; 0(0.00%) untouched conn; 2593950 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -5.435ns/-2593.950ns; real time: 10 secs 
Level 4, iteration 9
17(0.01%) conflicts; 0(0.00%) untouched conn; 2611726 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -5.460ns/-2611.726ns; real time: 10 secs 
Level 4, iteration 10
14(0.01%) conflicts; 0(0.00%) untouched conn; 2611726 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -5.460ns/-2611.726ns; real time: 10 secs 
Level 4, iteration 11
12(0.00%) conflicts; 0(0.00%) untouched conn; 2637327 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -5.460ns/-2637.327ns; real time: 10 secs 
Level 4, iteration 12
14(0.01%) conflicts; 0(0.00%) untouched conn; 2637327 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -5.460ns/-2637.327ns; real time: 10 secs 
Level 4, iteration 13
14(0.01%) conflicts; 0(0.00%) untouched conn; 2621297 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -5.717ns/-2621.297ns; real time: 10 secs 
Level 4, iteration 14
7(0.00%) conflicts; 0(0.00%) untouched conn; 2621297 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -5.717ns/-2621.297ns; real time: 10 secs 
Level 4, iteration 15
5(0.00%) conflicts; 0(0.00%) untouched conn; 2687317 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -5.723ns/-2687.318ns; real time: 11 secs 
Level 4, iteration 16
5(0.00%) conflicts; 0(0.00%) untouched conn; 2687317 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -5.723ns/-2687.318ns; real time: 11 secs 
Level 4, iteration 17
4(0.00%) conflicts; 0(0.00%) untouched conn; 2686548 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -5.723ns/-2686.548ns; real time: 11 secs 
Level 4, iteration 18
4(0.00%) conflicts; 0(0.00%) untouched conn; 2686548 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -5.723ns/-2686.548ns; real time: 11 secs 
Level 4, iteration 19
2(0.00%) conflicts; 0(0.00%) untouched conn; 2686751 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -5.723ns/-2686.751ns; real time: 11 secs 
Level 4, iteration 20
2(0.00%) conflicts; 0(0.00%) untouched conn; 2686751 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -5.723ns/-2686.751ns; real time: 11 secs 
Level 4, iteration 21
2(0.00%) conflicts; 0(0.00%) untouched conn; 2712953 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -5.886ns/-2712.954ns; real time: 11 secs 
Level 4, iteration 22
1(0.00%) conflict; 0(0.00%) untouched conn; 2712953 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -5.886ns/-2712.954ns; real time: 11 secs 
Level 4, iteration 23
0(0.00%) conflict; 0(0.00%) untouched conn; 2713996 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -5.886ns/-2713.996ns; real time: 11 secs 

Start NBR section for performance tuning (iteration 1) at 10:31:03 01/29/19
Level 4, iteration 1
8(0.00%) conflicts; 0(0.00%) untouched conn; 2639047 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -5.435ns/-2639.047ns; real time: 11 secs 
Level 4, iteration 2
5(0.00%) conflicts; 0(0.00%) untouched conn; 2710494 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -5.884ns/-2710.495ns; real time: 11 secs 
Level 4, iteration 3
2(0.00%) conflicts; 0(0.00%) untouched conn; 2727591 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -5.826ns/-2727.592ns; real time: 11 secs 
Level 4, iteration 4
0(0.00%) conflict; 0(0.00%) untouched conn; 2727591 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -5.826ns/-2727.592ns; real time: 11 secs 

Start NBR section for re-routing at 10:31:03 01/29/19
Level 4, iteration 1
0(0.00%) conflict; 0(0.00%) untouched conn; 2728006 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -5.826ns/-2728.006ns; real time: 11 secs 

Start NBR section for post-routing at 10:31:03 01/29/19

End NBR router with 0 unrouted connection

NBR Summary
-----------
  Number of unrouted connections : 0 (0.00%)
  Number of connections with timing violations : 828 (59.06%)
  Estimated worst slack<setup> : -5.826ns
  Timing score<setup> : 17071677
-----------
Notes: The timing info is calculated for SETUP only and all PAR_ADJs are ignored.



Total CPU time 12 secs 
Total REAL time: 13 secs 
Completely routed.
End of route.  1402 routed (100.00%); 0 unrouted.

Hold time timing score: 0, hold timing errors: 0

Timing score: 17071677 

Dumping design to file Screen_Saver_impl1.dir/5_1.ncd.


PAR_SUMMARY::Run status = completed
PAR_SUMMARY::Number of unrouted conns = 0
PAR_SUMMARY::Worst  slack<setup/<ns>> = -5.826
PAR_SUMMARY::Timing score<setup/<ns>> = 17071.677
PAR_SUMMARY::Worst  slack<hold /<ns>> = 0.311
PAR_SUMMARY::Timing score<hold /<ns>> = 0.000
PAR_SUMMARY::Number of errors = 0

Total CPU  time to completion: 12 secs 
Total REAL time to completion: 13 secs 

par done!

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.
Exiting par with exit code 0
Exiting mpartrce with exit code 0

bitgen -f "Screen_Saver_impl1.t2b" -w "Screen_Saver_impl1.ncd" -jedec "Screen_Saver_impl1.prf"


BITGEN: Bitstream Generator Diamond (64-bit) 3.9.0.99.2
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.


Loading design for application Bitgen from file Screen_Saver_impl1.ncd.
Design name: Screen_Saver
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-4000HC
Package:     CSBGA132
Performance: 4
Loading device for application Bitgen from file 'xo2c4000.nph' in environment: C:/Program Files (x86)/lscc/diamond/3.9_x64/ispfpga.
Package Status:                     Final          Version 1.44.
Performance Hardware Data Status:   Final          Version 34.4.

Running DRC.
INFO: Design contains EBR with ASYNC Reset Mode that has a limitation: The use of the EBR block asynchronous reset requires that certain timing be met between the clock and the reset within the memory block. See the device specific data sheet for additional details.
INFO: Design contains pre-loadable EBR during configuration that has a requirement: Since the GSR is disabled for the EBR, make sure write enable and chip enable are inactive during wake-up, so that the pre-loaded initialization values will not be corrupted during wake-up state.
DRC detected 0 errors and 0 warnings.
Reading Preference File from Screen_Saver_impl1.prf.

Preference Summary:
+---------------------------------+---------------------------------+
|  Preference                     |  Current Setting                |
+---------------------------------+---------------------------------+
|                         RamCfg  |                        Reset**  |
+---------------------------------+---------------------------------+
|                     MCCLK_FREQ  |                         2.08**  |
+---------------------------------+---------------------------------+
|                  CONFIG_SECURE  |                          OFF**  |
+---------------------------------+---------------------------------+
|                          INBUF  |                           ON**  |
+---------------------------------+---------------------------------+
|                      JTAG_PORT  |                       ENABLE**  |
+---------------------------------+---------------------------------+
|                       SDM_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                 SLAVE_SPI_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                MASTER_SPI_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                       I2C_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|        MUX_CONFIGURATION_PORTS  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                  CONFIGURATION  |                          CFG**  |
+---------------------------------+---------------------------------+
|                COMPRESS_CONFIG  |                           ON**  |
+---------------------------------+---------------------------------+
|                        MY_ASSP  |                          OFF**  |
+---------------------------------+---------------------------------+
|               ONE_TIME_PROGRAM  |                          OFF**  |
+---------------------------------+---------------------------------+
|                 ENABLE_TRANSFR  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                  SHAREDEBRINIT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|            BACKGROUND_RECONFIG  |                          OFF**  |
+---------------------------------+---------------------------------+
 *  Default setting.
 ** The specified setting matches the default setting.


Creating bit map...
 
Bitstream Status: Final           Version 1.94.
 
Saving bit stream in "Screen_Saver_impl1.jed".
 
===========
UFM Summary.
===========
UFM Size:        767 Pages (128*767 Bits).
UFM Utilization: General Purpose Flash Memory.
 
Available General Purpose Flash Memory:  767 Pages (Page 0 to Page 766).
Initialized UFM Pages:                     0 Page.
 
