LPC18XX_RGU_CORE_RST	,	V_8
ENOMEM	,	V_39
spin_lock_init	,	F_28
mdelay	,	F_5
DIV_ROUND_UP	,	F_27
NOTIFY_DONE	,	V_12
bit	,	V_28
fcclk	,	V_34
mode	,	V_3
lpc18xx_rgu_setclear_reset	,	F_7
pdev	,	V_31
clk_reg	,	V_41
dev	,	V_37
u32	,	T_1
"unable to enable delay clock\n"	,	L_7
"unable to enable reg clock\n"	,	L_6
lock	,	V_24
id	,	V_15
firc	,	V_35
lpc18xx_rgu_ops	,	V_49
ret	,	V_36
res	,	V_33
offset	,	V_29
"reg"	,	L_2
resource	,	V_32
dis_clks	,	V_51
"delay clock not found\n"	,	L_5
USEC_PER_SEC	,	V_44
lpc18xx_rgu_probe	,	F_17
THIS_MODULE	,	V_46
priority	,	V_52
PTR_ERR	,	F_22
notifier_call	,	V_53
register_restart_handler	,	F_31
"%s: unable to restart system\n"	,	L_1
rcdev	,	V_14
clk_get_rate	,	F_26
rc	,	V_6
spin_unlock_irqrestore	,	F_11
ops	,	V_48
nb	,	V_2
nr_resets	,	V_47
LPC18XX_RGU_ACTIVE_STATUS0	,	V_18
spin_lock_irqsave	,	F_9
__func__	,	V_11
LPC18XX_RGU_RESETS_PER_REG	,	V_23
"unable to register device\n"	,	L_8
lpc18xx_rgu_data	,	V_5
of_node	,	V_50
cmd	,	V_4
to_rgu_data	,	F_8
GFP_KERNEL	,	V_38
platform_get_resource	,	F_19
ctrl_offset	,	V_19
platform_set_drvdata	,	F_29
devm_kzalloc	,	F_18
"failed to register restart handler\n"	,	L_9
flags	,	V_20
LPC18XX_RGU_CTRL0	,	V_10
dev_err	,	F_24
"reg clock not found\n"	,	L_3
restart_nb	,	V_7
LPC43XX_RGU_M0SUB_RST	,	V_26
reset_controller_dev	,	V_13
lpc18xx_rgu_deassert	,	F_13
clk_delay	,	V_42
"delay"	,	L_4
IORESOURCE_MEM	,	V_40
pr_emerg	,	F_6
clk_prepare_enable	,	F_25
lpc18xx_rgu_assert	,	F_12
LPC43XX_RGU_M0APP_RST	,	V_27
owner	,	V_45
dis_clk_reg	,	V_43
stat	,	V_21
devm_ioremap_resource	,	F_20
set	,	V_16
readl	,	F_10
devm_clk_get	,	F_23
writel	,	F_3
dev_warn	,	F_32
clk_disable_unprepare	,	F_33
BIT	,	F_4
container_of	,	F_2
rst_bit	,	V_22
lpc18xx_rgu_restart	,	F_1
lpc18xx_rgu_status	,	F_16
udelay	,	F_15
notifier_block	,	V_1
lpc18xx_rgu_reset	,	F_14
platform_device	,	V_30
reset_controller_register	,	F_30
base	,	V_9
stat_offset	,	V_17
delay_us	,	V_25
IS_ERR	,	F_21
