#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sun Jun 23 00:08:31 2019
# Process ID: 2040
# Current directory: D:/GithubRepo/LongXinCup/lab_2/lab_2.runs/synth_1
# Command line: vivado.exe -log top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl
# Log file: D:/GithubRepo/LongXinCup/lab_2/lab_2.runs/synth_1/top.vds
# Journal file: D:/GithubRepo/LongXinCup/lab_2/lab_2.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source top.tcl -notrace
Command: synth_design -top top -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 10448 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 367.738 ; gain = 101.277
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [D:/GithubRepo/LongXinCup/lab_2/lab_2.srcs/sources_1/new/top.v:23]
INFO: [Synth 8-6157] synthesizing module 'clk_div' [D:/GithubRepo/LongXinCup/lab_2/rtl/clk_div.v:1]
	Parameter N bound to: 50000000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'clk_div' (1#1) [D:/GithubRepo/LongXinCup/lab_2/rtl/clk_div.v:1]
INFO: [Synth 8-6157] synthesizing module 'pc' [D:/GithubRepo/LongXinCup/lab_2/lab_2.srcs/sources_1/new/pc.v:21]
INFO: [Synth 8-6157] synthesizing module 'adder' [D:/GithubRepo/LongXinCup/lab_2/lab_2.srcs/sources_1/new/pc.v:51]
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'full_adder' [D:/GithubRepo/LongXinCup/lab_2/lab_2.srcs/sources_1/new/pc.v:42]
INFO: [Synth 8-6155] done synthesizing module 'full_adder' (2#1) [D:/GithubRepo/LongXinCup/lab_2/lab_2.srcs/sources_1/new/pc.v:42]
INFO: [Synth 8-6155] done synthesizing module 'adder' (3#1) [D:/GithubRepo/LongXinCup/lab_2/lab_2.srcs/sources_1/new/pc.v:51]
WARNING: [Synth 8-350] instance 'adder' of module 'adder' requires 5 connections, but only 4 given [D:/GithubRepo/LongXinCup/lab_2/lab_2.srcs/sources_1/new/pc.v:29]
INFO: [Synth 8-6155] done synthesizing module 'pc' (4#1) [D:/GithubRepo/LongXinCup/lab_2/lab_2.srcs/sources_1/new/pc.v:21]
INFO: [Synth 8-6157] synthesizing module 'ram' [D:/GithubRepo/LongXinCup/lab_2/lab_2.runs/synth_1/.Xil/Vivado-2040-LAPTOP-E0ETQGUK/realtime/ram_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ram' (5#1) [D:/GithubRepo/LongXinCup/lab_2/lab_2.runs/synth_1/.Xil/Vivado-2040-LAPTOP-E0ETQGUK/realtime/ram_stub.v:6]
WARNING: [Synth 8-350] instance 'Inst_Rom' of module 'ram' requires 6 connections, but only 3 given [D:/GithubRepo/LongXinCup/lab_2/lab_2.srcs/sources_1/new/top.v:48]
INFO: [Synth 8-6157] synthesizing module 'display' [D:/GithubRepo/LongXinCup/lab_2/rtl/display.v:29]
INFO: [Synth 8-6157] synthesizing module 'seg7' [D:/GithubRepo/LongXinCup/lab_2/rtl/display.v:1]
INFO: [Synth 8-226] default block is never used [D:/GithubRepo/LongXinCup/lab_2/rtl/display.v:7]
INFO: [Synth 8-6155] done synthesizing module 'seg7' (6#1) [D:/GithubRepo/LongXinCup/lab_2/rtl/display.v:1]
INFO: [Synth 8-6155] done synthesizing module 'display' (7#1) [D:/GithubRepo/LongXinCup/lab_2/rtl/display.v:29]
INFO: [Synth 8-6157] synthesizing module 'controller' [D:/GithubRepo/LongXinCup/lab_2/lab_2.srcs/sources_1/new/controller.v:23]
INFO: [Synth 8-6157] synthesizing module 'main_decoder' [D:/GithubRepo/LongXinCup/lab_2/lab_2.srcs/sources_1/new/main_decoder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'main_decoder' (8#1) [D:/GithubRepo/LongXinCup/lab_2/lab_2.srcs/sources_1/new/main_decoder.v:23]
INFO: [Synth 8-6157] synthesizing module 'alu_decoder' [D:/GithubRepo/LongXinCup/lab_2/lab_2.srcs/sources_1/new/alu_decoder.v:23]
WARNING: [Synth 8-153] case item 8'b00xxxxxx will never be executed [D:/GithubRepo/LongXinCup/lab_2/lab_2.srcs/sources_1/new/alu_decoder.v:41]
WARNING: [Synth 8-153] case item 8'b01xxxxxx will never be executed [D:/GithubRepo/LongXinCup/lab_2/lab_2.srcs/sources_1/new/alu_decoder.v:41]
INFO: [Synth 8-6155] done synthesizing module 'alu_decoder' (9#1) [D:/GithubRepo/LongXinCup/lab_2/lab_2.srcs/sources_1/new/alu_decoder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'controller' (10#1) [D:/GithubRepo/LongXinCup/lab_2/lab_2.srcs/sources_1/new/controller.v:23]
INFO: [Synth 8-6155] done synthesizing module 'top' (11#1) [D:/GithubRepo/LongXinCup/lab_2/lab_2.srcs/sources_1/new/top.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 423.777 ; gain = 157.316
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 423.777 ; gain = 157.316
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 423.777 ; gain = 157.316
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/GithubRepo/LongXinCup/lab_2/lab_2.srcs/sources_1/ip/ram/ram/ram_in_context.xdc] for cell 'Inst_Rom'
Finished Parsing XDC File [d:/GithubRepo/LongXinCup/lab_2/lab_2.srcs/sources_1/ip/ram/ram/ram_in_context.xdc] for cell 'Inst_Rom'
Parsing XDC File [D:/GithubRepo/LongXinCup/lab_2/lab_2.srcs/constrs_1/new/cons1.xdc]
Finished Parsing XDC File [D:/GithubRepo/LongXinCup/lab_2/lab_2.srcs/constrs_1/new/cons1.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/GithubRepo/LongXinCup/lab_2/lab_2.srcs/constrs_1/new/cons1.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 745.402 ; gain = 0.000
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 745.402 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 745.402 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 745.402 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 745.402 ; gain = 478.941
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 745.402 ; gain = 478.941
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for Inst_Rom. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 745.402 ; gain = 478.941
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "cnt" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clk_divided" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "main_control" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "alu_op" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "alu_control" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 745.402 ; gain = 478.941
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---XORs : 
	   3 Input      1 Bit         XORs := 8     
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
	   7 Input      7 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module clk_div 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module full_adder 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module pc 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module display 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   8 Input      8 Bit        Muxes := 1     
Module main_decoder 
Detailed RTL Component Info : 
+---Muxes : 
	   7 Input      7 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
Module alu_decoder 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5545] ROM "Clk_div/cnt" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Clk_div/clk_divided" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "Controller/main_decoder/main_control" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PC/pc_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PC/pc_reg[1] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 745.402 ; gain = 478.941
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 760.543 ; gain = 494.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 760.691 ; gain = 494.230
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 771.598 ; gain = 505.137
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-4442] BlackBox module Inst_Rom has unconnected pin ena
CRITICAL WARNING: [Synth 8-4442] BlackBox module Inst_Rom has unconnected pin wea[3]
CRITICAL WARNING: [Synth 8-4442] BlackBox module Inst_Rom has unconnected pin wea[2]
CRITICAL WARNING: [Synth 8-4442] BlackBox module Inst_Rom has unconnected pin wea[1]
CRITICAL WARNING: [Synth 8-4442] BlackBox module Inst_Rom has unconnected pin wea[0]
CRITICAL WARNING: [Synth 8-4442] BlackBox module Inst_Rom has unconnected pin dina[31]
CRITICAL WARNING: [Synth 8-4442] BlackBox module Inst_Rom has unconnected pin dina[30]
CRITICAL WARNING: [Synth 8-4442] BlackBox module Inst_Rom has unconnected pin dina[29]
CRITICAL WARNING: [Synth 8-4442] BlackBox module Inst_Rom has unconnected pin dina[28]
CRITICAL WARNING: [Synth 8-4442] BlackBox module Inst_Rom has unconnected pin dina[27]
CRITICAL WARNING: [Synth 8-4442] BlackBox module Inst_Rom has unconnected pin dina[26]
CRITICAL WARNING: [Synth 8-4442] BlackBox module Inst_Rom has unconnected pin dina[25]
CRITICAL WARNING: [Synth 8-4442] BlackBox module Inst_Rom has unconnected pin dina[24]
CRITICAL WARNING: [Synth 8-4442] BlackBox module Inst_Rom has unconnected pin dina[23]
CRITICAL WARNING: [Synth 8-4442] BlackBox module Inst_Rom has unconnected pin dina[22]
CRITICAL WARNING: [Synth 8-4442] BlackBox module Inst_Rom has unconnected pin dina[21]
CRITICAL WARNING: [Synth 8-4442] BlackBox module Inst_Rom has unconnected pin dina[20]
CRITICAL WARNING: [Synth 8-4442] BlackBox module Inst_Rom has unconnected pin dina[19]
CRITICAL WARNING: [Synth 8-4442] BlackBox module Inst_Rom has unconnected pin dina[18]
CRITICAL WARNING: [Synth 8-4442] BlackBox module Inst_Rom has unconnected pin dina[17]
CRITICAL WARNING: [Synth 8-4442] BlackBox module Inst_Rom has unconnected pin dina[16]
CRITICAL WARNING: [Synth 8-4442] BlackBox module Inst_Rom has unconnected pin dina[15]
CRITICAL WARNING: [Synth 8-4442] BlackBox module Inst_Rom has unconnected pin dina[14]
CRITICAL WARNING: [Synth 8-4442] BlackBox module Inst_Rom has unconnected pin dina[13]
CRITICAL WARNING: [Synth 8-4442] BlackBox module Inst_Rom has unconnected pin dina[12]
CRITICAL WARNING: [Synth 8-4442] BlackBox module Inst_Rom has unconnected pin dina[11]
CRITICAL WARNING: [Synth 8-4442] BlackBox module Inst_Rom has unconnected pin dina[10]
CRITICAL WARNING: [Synth 8-4442] BlackBox module Inst_Rom has unconnected pin dina[9]
CRITICAL WARNING: [Synth 8-4442] BlackBox module Inst_Rom has unconnected pin dina[8]
CRITICAL WARNING: [Synth 8-4442] BlackBox module Inst_Rom has unconnected pin dina[7]
CRITICAL WARNING: [Synth 8-4442] BlackBox module Inst_Rom has unconnected pin dina[6]
CRITICAL WARNING: [Synth 8-4442] BlackBox module Inst_Rom has unconnected pin dina[5]
CRITICAL WARNING: [Synth 8-4442] BlackBox module Inst_Rom has unconnected pin dina[4]
CRITICAL WARNING: [Synth 8-4442] BlackBox module Inst_Rom has unconnected pin dina[3]
CRITICAL WARNING: [Synth 8-4442] BlackBox module Inst_Rom has unconnected pin dina[2]
CRITICAL WARNING: [Synth 8-4442] BlackBox module Inst_Rom has unconnected pin dina[1]
CRITICAL WARNING: [Synth 8-4442] BlackBox module Inst_Rom has unconnected pin dina[0]
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 771.598 ; gain = 505.137
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 771.598 ; gain = 505.137
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 771.598 ; gain = 505.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 771.598 ; gain = 505.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 771.598 ; gain = 505.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 771.598 ; gain = 505.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |ram           |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |ram    |     1|
|2     |BUFG   |     1|
|3     |CARRY4 |    14|
|4     |LUT1   |     4|
|5     |LUT2   |     8|
|6     |LUT3   |     2|
|7     |LUT4   |    13|
|8     |LUT5   |    39|
|9     |LUT6   |    17|
|10    |MUXF7  |     4|
|11    |FDCE   |    60|
|12    |FDRE   |     4|
|13    |FDSE   |     8|
|14    |IBUF   |     2|
|15    |OBUF   |    25|
+------+-------+------+

Report Instance Areas: 
+------+-----------+--------+------+
|      |Instance   |Module  |Cells |
+------+-----------+--------+------+
|1     |top        |        |   233|
|2     |  Clk_div  |clk_div |    82|
|3     |  Display  |display |    67|
|4     |    seg7_1 |seg7    |     7|
|5     |  PC       |pc      |    12|
+------+-----------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 771.598 ; gain = 505.137
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 37 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:20 . Memory (MB): peak = 771.598 ; gain = 183.512
Synthesis Optimization Complete : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 771.598 ; gain = 505.137
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 18 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 784.707 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
45 Infos, 4 Warnings, 37 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 784.707 ; gain = 529.711
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 784.707 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/GithubRepo/LongXinCup/lab_2/lab_2.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Jun 23 00:09:05 2019...
