<MODULE>
lab5
</MODULE>

<OPTC51>
--model-small
</OPTC51>

<PRINTF_FLOAT>
printf_float
</PRINTF_FLOAT>

<SEGMENTS>
R_GSINIT,code,0000,NO
R_BSEG,bit,0000,NO
R_XSEG,xdata,0000,NO
BIT_BANK,data,0000,OV
R_CONST,code,011B,NO
rbank0,data,0000,OV
R_PSEG,xdata,0000,NO
R_DINIT,code,0000,NO
R_DSEG,data,000A,NO
R_OSEG,data,0001,OV
R_IXSEG,xdata,0000,NO
R_ISEG,idata,0000,NO
R_HOME,code,0000,NO
R_XINIT,code,0000,NO
R_CSEG,code,0675,NO
</SEGMENTS>

<LOCALS>
L002004?,R_CSEG,00E8,0000
L002001?,R_CSEG,00E5,0000
_main_wow_1_58,R_DSEG,0008,0002
L010011?,R_CSEG,0357,0000
L007014?,R_CSEG,028B,0000
L007012?,R_CSEG,027B,0000
L007010?,R_CSEG,0279,0000
L004007?,R_CSEG,0221,0000
L004004?,R_CSEG,0211,0000
__str_10,R_CONST,0109,0000
L004001?,R_CSEG,0216,0000
L010024?,R_CSEG,0354,0000
L011019?,R_CSEG,0577,0000
_main_halfPeriod_1_58,R_DSEG,0004,0004
L011014?,R_CSEG,056C,0000
L011011?,R_CSEG,0475,0000
L005005?,R_CSEG,0263,0000
L005001?,R_CSEG,022D,0000
L011023?,R_CSEG,0568,0000
L011021?,R_CSEG,0582,0000
L011038?,R_CSEG,0577,0000
L011049?,R_CSEG,0574,0000
L011047?,R_CSEG,0472,0000
L011045?,R_CSEG,0466,0000
L010009?,R_CSEG,034C,0000
L010004?,R_CSEG,0345,0000
L007007?,R_CSEG,02B7,0000
L010001?,R_CSEG,0342,0000
L007004?,R_CSEG,02AF,0000
L007003?,R_CSEG,02A7,0000
L007002?,R_CSEG,029F,0000
L007001?,R_CSEG,0297,0000
L011009?,R_CSEG,046A,0000
L002015?,R_CSEG,01BF,0000
__str_0,R_CONST,0000,0000
__str_1,R_CONST,0005,0000
__str_2,R_CONST,006F,0000
__str_3,R_CONST,00B4,0000
__str_4,R_CONST,00C0,0000
__str_5,R_CONST,00C9,0000
__str_6,R_CONST,00CD,0000
__str_7,R_CONST,00D1,0000
__str_8,R_CONST,00E3,0000
__str_9,R_CONST,00F7,0000
L002014?,R_CSEG,01B6,0000
L011004?,R_CSEG,045D,0000
L002010?,R_CSEG,0085,0000
L011001?,R_CSEG,045A,0000
L008004?,R_CSEG,02C5,0000
L008001?,R_CSEG,02C0,0000
L011051?,R_CSEG,057F,0000
_main_voltage_reference_max_1_58,R_DSEG,0000,0004
L002008?,R_CSEG,014A,0000
</LOCALS>

<PUBLICS>
_main,R_CSEG,0000,0000
_getVoltageAtPin,R_CSEG,02D9,0000
__c51_external_startup,R_CSEG,01C6,0000
_getHalfPeriod,R_CSEG,0332,0000
_getPeriodDiff,R_CSEG,044A,0000
_delayUs,R_CSEG,01FB,0000
_getADCAtPin,R_CSEG,02B8,0000
_delay,R_CSEG,0225,0000
_initializePin,R_CSEG,026E,0000
_initializePin_PARM_2,R_OSEG,0000,0001
_initializeADC,R_CSEG,0264,0000
</PUBLICS>

<EXTERNALS>
___uint2fs,any,0000,0000
___fs2sint,any,0000,0000
___fslt,any,0000,0000
___fsmul,any,0000,0000
___uchar2fs,any,0000,0000
___fsadd,any,0000,0000
_printf,any,0000,0000
_crt0,any,0000,0000
___sint2fs,any,0000,0000
___fsdiv,any,0000,0000
</EXTERNALS>

<CODE AT 0000>
</CODE>

<CODE R_HOME>
</CODE>

<CODE R_GSINIT>
</CODE>

<CODE R_CSEG>
</CODE>

<CODE AT 0000>
02 addr16(_crt0;)  
</CODE>

<CODE R_HOME>
</CODE>

<CODE R_GSINIT>
</CODE>

<CODE R_GSINIT>
</CODE>

<CODE R_DINIT>
</CODE>

<CODE R_CSEG>
E4
F5 data8(_main_voltage_reference_max_1_58;)
F5 data8(_main_voltage_reference_max_1_58;0x0001;+;)
F5 data8(_main_voltage_reference_max_1_58;0x0002;+;)
F5 data8(_main_voltage_reference_max_1_58;0x0003;+;)
F5 data8(_main_wow_1_58;)
F5 data8(_main_wow_1_58;0x0001;+;)
74 data8(__str_0;)
C0 E0
74 data8(__str_0;0x0008;>>;)
C0 E0
74 80
C0 E0
12 addr16(_printf;)  
15 81
15 81
15 81
74 data8(__str_4;)
C0 E0
74 data8(__str_4;0x0008;>>;)
C0 E0
74 80
C0 E0
74 data8(__str_3;)
C0 E0
74 data8(__str_3;0x0008;>>;)
C0 E0
74 80
C0 E0
74 data8(__str_2;)
C0 E0
74 data8(__str_2;0x0008;>>;)
C0 E0
74 80
C0 E0
74 data8(__str_1;)
C0 E0
74 data8(__str_1;0x0008;>>;)
C0 E0
74 80
C0 E0
12 addr16(_printf;)  
E5 81
24 F4
F5 81
12 addr16(_initializeADC;)  
75 data8(_initializePin_PARM_2;) 04
75 82 01
12 addr16(_initializePin;)  
75 data8(_initializePin_PARM_2;) 05
75 82 01
12 addr16(_initializePin;)  
74 data8(__str_5;)
C0 E0
74 data8(__str_5;0x0008;>>;)
C0 E0
74 80
C0 E0
12 addr16(_printf;)  
15 81
15 81
15 81
74 data8(__str_6;)
C0 E0
74 data8(__str_6;0x0008;>>;)
C0 E0
74 80
C0 E0
12 addr16(_printf;)  
15 81
15 81
15 81
12 addr16(_getHalfPeriod;)  
85 82 data8(_main_halfPeriod_1_58;)
85 83 data8(_main_halfPeriod_1_58;0x0001;+;)
85 F0 data8(_main_halfPeriod_1_58;0x0002;+;)
F5 data8(_main_halfPeriod_1_58;0x0003;+;)
C0 data8(_main_halfPeriod_1_58;)
C0 data8(_main_halfPeriod_1_58;0x0001;+;)
C0 data8(_main_halfPeriod_1_58;0x0002;+;)
C0 data8(_main_halfPeriod_1_58;0x0003;+;)
90 00 00
E4
F5 F0
74 40
12 addr16(___fsmul;)  
AE 82
AF 83
A8 F0
F9
E5 81
24 FC
F5 81
C0 06
C0 07
C0 00
C0 01
74 data8(__str_7;)
C0 E0
74 data8(__str_7;0x0008;>>;)
C0 E0
74 80
C0 E0
12 addr16(_printf;)  
E5 81
24 F9
F5 81
20 A4 rel3(L002001?;)
30 A4 rel3(L002004?;)
85 data8(_main_halfPeriod_1_58;) 82
85 data8(_main_halfPeriod_1_58;0x0001;+;) 83
85 data8(_main_halfPeriod_1_58;0x0002;+;) F0
E5 data8(_main_halfPeriod_1_58;0x0003;+;)
12 addr16(___fs2sint;)  
E5 82
03
03
54 C0
F5 82
12 addr16(_delayUs;)  
75 82 04
12 addr16(_getVoltageAtPin;)  
AE 82
AF 83
A8 F0
F9
C0 06
C0 07
C0 00
C0 01
C0 06
C0 07
C0 00
C0 01
85 data8(_main_voltage_reference_max_1_58;) 82
85 data8(_main_voltage_reference_max_1_58;0x0001;+;) 83
85 data8(_main_voltage_reference_max_1_58;0x0002;+;) F0
E5 data8(_main_voltage_reference_max_1_58;0x0003;+;)
12 addr16(___fslt;)  
AA 82
E5 81
24 FC
F5 81
D0 01
D0 00
D0 07
D0 06
EA
60 rel2(L002008?;)
8E data8(_main_voltage_reference_max_1_58;)
8F data8(_main_voltage_reference_max_1_58;0x0001;+;)
88 data8(_main_voltage_reference_max_1_58;0x0002;+;)
89 data8(_main_voltage_reference_max_1_58;0x0003;+;)
C0 06
C0 07
C0 00
C0 01
74 data8(__str_8;)
C0 E0
74 data8(__str_8;0x0008;>>;)
C0 E0
74 80
C0 E0
12 addr16(_printf;)  
15 81
15 81
15 81
74 data8(__str_9;)
C0 E0
74 data8(__str_9;0x0008;>>;)
C0 E0
74 80
C0 E0
12 addr16(_printf;)  
E5 81
24 F9
F5 81
C0 data8(_main_voltage_reference_max_1_58;)
C0 data8(_main_voltage_reference_max_1_58;0x0001;+;)
C0 data8(_main_voltage_reference_max_1_58;0x0002;+;)
C0 data8(_main_voltage_reference_max_1_58;0x0003;+;)
74 data8(__str_10;)
C0 E0
74 data8(__str_10;0x0008;>>;)
C0 E0
74 80
C0 E0
12 addr16(_printf;)  
E5 81
24 F9
F5 81
90 01 F4
12 addr16(_delay;)  
C3
74 9B
95 data8(_main_wow_1_58;)
74 82
85 data8(_main_wow_1_58;0x0001;+;) F0
63 F0 80
95 F0
50 rel2(L002014?;)
7A 00
7B 00
80 rel2(L002015?;)
74 0A
25 data8(_main_wow_1_58;)
FA
E4
35 data8(_main_wow_1_58;0x0001;+;)
FB
8A data8(_main_wow_1_58;)
8B data8(_main_wow_1_58;0x0001;+;)
02 addr16(L002010?;)  
53 D9 BF
75 FF 80
75 EF 06
43 A9 02
43 B2 03
75 98 10
75 8D 98
53 8E F4
43 8E 08
85 8D 8B
53 89 0F
43 89 20
D2 8E
D2 99
43 A4 01
75 E1 01
75 E2 40
75 82 00
22
AA 82
43 8E 40
75 92 E8
75 93 FF
85 92 94
85 93 95
75 91 04
7B 00
C3
EB
9A
50 rel2(L004007?;)
E5 91
30 E7 rel3(L004001?;)
53 91 7F
0B
80 rel2(L004004?;)
75 91 00
22
AA 82
AB 83
7C 00
7D 00
C3
EC
9A
ED
9B
50 rel2(L005005?;)
75 82 F9
C0 02
C0 03
C0 04
C0 05
12 addr16(_delayUs;)  
75 82 F9
12 addr16(_delayUs;)  
75 82 F9
12 addr16(_delayUs;)  
75 82 FA
12 addr16(_delayUs;)  
D0 05
D0 04
D0 03
D0 02
0C
BC 00 rel3(L005001?;)
0D
80 rel2(L005001?;)
22
75 BC F8
75 E8 80
75 D1 08
22
AA 82
85 data8(_initializePin_PARM_2;) F0
05 F0
74 01
80 rel2(L007012?;)
25 E0
D5 F0 rel3(L007010?;)
FB
EA
24 FC
40 rel2(L007007?;)
EA
2A
2A
90 data16(L007014?;)  
73
02 addr16(L007001?;)  
02 addr16(L007002?;)  
02 addr16(L007003?;)  
02 addr16(L007004?;)  
EB
F4
52 F1
EB
42 D4
22
EB
F4
52 F2
EB
42 D5
22
EB
F4
52 F3
EB
42 D6
22
EB
F4
FA
52 F4
EB
42 DF
22
85 82 BB
75 BA 1F
D2 EC
20 EC rel3(L008001?;)
D2 EC
20 EC rel3(L008004?;)
AA BD
7B 00
AD BE
7C 00
EC
2A
F5 82
ED
3B
F5 83
22
12 addr16(_getADCAtPin;)  
12 addr16(___uint2fs;)  
AA 82
AB 83
AC F0
FD
C0 02
C0 03
C0 04
C0 05
90 51 EC
75 F0 58
74 40
12 addr16(___fsmul;)  
AA 82
AB 83
AC F0
FD
E5 81
24 FC
F5 81
E4
C0 E0
C0 E0
74 80
C0 E0
74 44
C0 E0
8A 82
8B 83
8C F0
ED
12 addr16(___fsdiv;)  
AA 82
AB 83
AC F0
FD
E5 81
24 FC
F5 81
8A 82
8B 83
8C F0
ED
22
C2 8C
53 89 F0
43 89 01
75 8C 00
75 8A 00
C2 8D
20 A4 rel3(L010001?;)
30 A4 rel3(L010004?;)
D2 8C
7A 00
30 A4 rel3(L010011?;)
10 8D rel3(L010024?;)
80 rel2(L010009?;)
0A
80 rel2(L010009?;)
C2 8C
8A 82
12 addr16(___uchar2fs;)  
AA 82
AB 83
AC F0
FD
C0 02
C0 03
C0 04
C0 05
90 00 00
75 F0 80
74 47
12 addr16(___fsmul;)  
AA 82
AB 83
AC F0
FD
E5 81
24 FC
F5 81
85 8C 82
C0 02
C0 03
C0 04
C0 05
12 addr16(___uchar2fs;)  
AE 82
AF 83
A8 F0
F9
C0 06
C0 07
C0 00
C0 01
90 00 00
75 F0 80
74 43
12 addr16(___fsmul;)  
AE 82
AF 83
A8 F0
F9
E5 81
24 FC
F5 81
D0 05
D0 04
D0 03
D0 02
C0 06
C0 07
C0 00
C0 01
8A 82
8B 83
8C F0
ED
12 addr16(___fsadd;)  
AA 82
AB 83
AC F0
FD
E5 81
24 FC
F5 81
AE 8A
7F 00
8E 82
8F 83
C0 02
C0 03
C0 04
C0 05
12 addr16(___sint2fs;)  
AE 82
AF 83
A8 F0
F9
D0 05
D0 04
D0 03
D0 02
C0 06
C0 07
C0 00
C0 01
8A 82
8B 83
8C F0
ED
12 addr16(___fsadd;)  
AA 82
AB 83
AC F0
FD
E5 81
24 FC
F5 81
C0 02
C0 03
C0 04
C0 05
90 00 00
E4
F5 F0
74 3F
12 addr16(___fsmul;)  
AA 82
AB 83
AC F0
FD
E5 81
24 FC
F5 81
8A 82
8B 83
8C F0
ED
22
C2 8C
53 89 F0
43 89 01
75 8C 00
75 8A 00
C2 8D
20 A4 rel3(L011001?;)
30 A4 rel3(L011004?;)
30 A3 rel3(L011045?;)
02 addr16(L011023?;)  
D2 8C
7A 00
20 A3 rel3(L011011?;)
10 8D rel3(L011047?;)
80 rel2(L011009?;)
0A
80 rel2(L011009?;)
C2 8C
8A 82
12 addr16(___uchar2fs;)  
AA 82
AB 83
AC F0
FD
C0 02
C0 03
C0 04
C0 05
90 00 00
75 F0 80
74 47
12 addr16(___fsmul;)  
AA 82
AB 83
AC F0
FD
E5 81
24 FC
F5 81
85 8C 82
C0 02
C0 03
C0 04
C0 05
12 addr16(___uchar2fs;)  
AE 82
AF 83
A8 F0
F9
C0 06
C0 07
C0 00
C0 01
90 00 00
75 F0 80
74 43
12 addr16(___fsmul;)  
AE 82
AF 83
A8 F0
F9
E5 81
24 FC
F5 81
D0 05
D0 04
D0 03
D0 02
C0 06
C0 07
C0 00
C0 01
8A 82
8B 83
8C F0
ED
12 addr16(___fsadd;)  
AA 82
AB 83
AC F0
FD
E5 81
24 FC
F5 81
AE 8A
7F 00
8E 82
8F 83
C0 02
C0 03
C0 04
C0 05
12 addr16(___sint2fs;)  
AE 82
AF 83
A8 F0
F9
D0 05
D0 04
D0 03
D0 02
C0 06
C0 07
C0 00
C0 01
8A 82
8B 83
8C F0
ED
12 addr16(___fsadd;)  
AA 82
AB 83
AC F0
FD
E5 81
24 FC
F5 81
C0 02
C0 03
C0 04
C0 05
90 37 BD
75 F0 06
74 35
12 addr16(___fsmul;)  
AA 82
AB 83
AC F0
FD
E5 81
24 FC
F5 81
8A 82
8B 83
8C F0
ED
22
D2 8C
7A 00
30 A3 rel3(L011038?;)
10 8D rel3(L011049?;)
80 rel2(L011014?;)
0A
80 rel2(L011014?;)
20 A3 rel3(L011021?;)
10 8D rel3(L011051?;)
80 rel2(L011019?;)
0A
80 rel2(L011019?;)
C2 8C
8A 82
12 addr16(___uchar2fs;)  
AA 82
AB 83
AC F0
FD
C0 02
C0 03
C0 04
C0 05
90 00 00
75 F0 80
74 47
12 addr16(___fsmul;)  
AA 82
AB 83
AC F0
FD
E5 81
24 FC
F5 81
85 8C 82
C0 02
C0 03
C0 04
C0 05
12 addr16(___uchar2fs;)  
AE 82
AF 83
A8 F0
F9
C0 06
C0 07
C0 00
C0 01
90 00 00
75 F0 80
74 43
12 addr16(___fsmul;)  
AE 82
AF 83
A8 F0
F9
E5 81
24 FC
F5 81
D0 05
D0 04
D0 03
D0 02
C0 06
C0 07
C0 00
C0 01
8A 82
8B 83
8C F0
ED
12 addr16(___fsadd;)  
AA 82
AB 83
AC F0
FD
E5 81
24 FC
F5 81
AE 8A
7F 00
8E 82
8F 83
C0 02
C0 03
C0 04
C0 05
12 addr16(___sint2fs;)  
AE 82
AF 83
A8 F0
F9
D0 05
D0 04
D0 03
D0 02
C0 06
C0 07
C0 00
C0 01
8A 82
8B 83
8C F0
ED
12 addr16(___fsadd;)  
AA 82
AB 83
AC F0
FD
E5 81
24 FC
F5 81
C0 02
C0 03
C0 04
C0 05
90 37 BD
75 F0 06
74 35
12 addr16(___fsmul;)  
AA 82
AB 83
AC F0
FD
E5 81
24 FC
F5 81
8A 82
8B 83
8C F0
ED
22
</CODE>

<CODE R_CSEG>
</CODE>

<CODE R_XINIT>
</CODE>

<CODE R_CONST>
1B
5B 32 4A 
00
4C 61 62 20 35 20 2D 20 50 68 61 73 6F 72 20 44 65
74 65 63 74 6F 72 
0A
41 75 74 68 6F 72 3A 20 20 20 4D 75 63 68 65 6E 20
48 65 20 28 34 34 36 33 38 31 35 34 29 
0A
46 69 6C 65 3A 
20 20 20 20 20 25 73 
0A
43 6F 6D 70 69 6C 65 64 3A 20 25 73 2C 20 25 73 
0A
3D 3D 3D 3D 3D 3D 3D 3D 3D 3D 3D 3D 3D 3D 3D 3D 3D
3D 3D 
0A
00
43 3A 
5C
55 73 65 72 73 
5C
6D 61 6E 73 75 
5C
4F 6E 65 44 72 69 76 65 
5C
44 6F 63 75 6D 65 6E 74 73 
5C
32 30 31 37 20 55 42 43 
5C
45 4C 45 43 20 32 39 31 
5C
4C 61 62 20 35 
5C
73 72 
63
5C
6C 61 62 35 2E 63 
00
4D 61 72 20 20 38 20 32 30 31 37 
00
32 31 3A 31 39 3A 34 36 
00
1B
5B 73 
00
1B
5B 75 
00
0A
50 65 72 69 6F 64 20 3D 20 25 2E 32 66 75 73 
0A
00
0A
52 45 46 45 52 45 4E 43 45 20 28 50 31 2E 33 29 3A

0A
00
56 6F 6C 74 61 67 65 20 3D 20 25 35 2E 33 66 56 
0A
00
50 65 61 6B 20 56 20 20 3D 20 25 35 2E 33 66 56 
0A
00
</CODE>

<CODE AT 0003>
</CODE>
