Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 39e762f532d04341bf233f94c2661983 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port enable [D:/Codes/Digital-circuit-course/Calculator/Calculator.srcs/sources_1/new/Execute.v:57]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 16 for port B_right [D:/Codes/Digital-circuit-course/Calculator/Calculator.srcs/sources_1/new/Execute.v:65]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port enable [D:/Codes/Digital-circuit-course/Calculator/Calculator.srcs/sources_1/new/String_parser.v:177]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Codes/Digital-circuit-course/Calculator/Calculator.srcs/sources_1/new/Number_to_String.v:60]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Codes/Digital-circuit-course/Calculator/Calculator.srcs/sources_1/new/Execute.v:118]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Codes/Digital-circuit-course/Calculator/Calculator.srcs/sources_1/new/Execute.v:122]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Codes/Digital-circuit-course/Calculator/Calculator.srcs/sources_1/new/Execute.v:237]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Codes/Digital-circuit-course/Calculator/Calculator.srcs/sources_1/new/Execute.v:242]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
