# ğŸ”¢ Arithmetic Logic Unit (ALU) â€“ Verilog | Vivado

This project implements a 4-bit Arithmetic Logic Unit (ALU) in Verilog HDL using Xilinx Vivado. It performs basic arithmetic and logic operationsâ€”Addition, Subtraction, AND, OR, and NOTâ€”based on a 3-bit selection input. The ALU is tested using a Verilog testbench and verified through waveform simulation.

## âš™ï¸ Features

- **Inputs:**
  - `A[3:0]` â€“ 4-bit operand A
  - `B[3:0]` â€“ 4-bit operand B
  - `sel[2:0]` â€“ 3-bit control signal

- **Operations:**
  | `sel` | Operation      | Description          |
  |-------|----------------|----------------------|
  | 000   | A + B          | Addition             |
  | 001   | A - B          | Subtraction          |
  | 010   | A & B          | Bitwise AND          |
  | 011   | A | B          | Bitwise OR           |
  | 100   | ~A             | Bitwise NOT (A only) |

- **Output:**
  - `Y[3:0]` â€“ 4-bit result

## ğŸ“ File Structure

```
â”œâ”€â”€ alu.v              # Verilog ALU design
â”œâ”€â”€ alu_tb.v           # Verilog testbench for ALU
â”œâ”€â”€ alu.xpr            # Vivado project file
â”œâ”€â”€ rtl_schematic.png  # RTL schematic diagram (Vivado output)
â”œâ”€â”€ simulation.png     # Simulation waveform output
```

## ğŸ§ª Simulation

The testbench tests all 5 operations by varying `sel` input and keeping A = 5 (0101) and B = 3 (0011). The waveform confirms expected results. Example:

- **Input:** A = 0101, B = 0011, sel = 100  
- **Operation:** ~A â†’ 1010  
- **Output (Y):** `a` in hex (âœ” Correct)

## ğŸ–¼ï¸ RTL Schematic

![RTL Schematic](images/rtl_schematic.png)

## ğŸ–¥ï¸ Simulation Output

![Simulation Waveform](images/simulation_waveform.png)


## ğŸš€ How to Run

1. Open Vivado and create a new project.
2. Add `alu.v` and `alu_tb.v` as source and simulation files.
3. Run Behavioral Simulation.
4. View waveform output and RTL schematic.

## ğŸ“œ License

This project is open-source and free to use for learning and academic purposes.
