<dec f='llvm/llvm/lib/Target/AMDGPU/AMDGPURegisterInfo.h' l='31' type='static unsigned int llvm::AMDGPURegisterInfo::getSubRegFromChannel(unsigned int Channel)'/>
<doc f='llvm/llvm/lib/Target/AMDGPU/AMDGPURegisterInfo.h' l='29'>/// \returns the sub reg enum value for the given \p Channel
  /// (e.g. getSubRegFromChannel(0) -&gt; AMDGPU::sub0)</doc>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUISelDAGToDAG.cpp' l='603' u='c' c='_ZN12_GLOBAL__N_118AMDGPUDAGToDAGISel17SelectBuildVectorEPN4llvm6SDNodeEj'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUISelDAGToDAG.cpp' l='613' u='c' c='_ZN12_GLOBAL__N_118AMDGPUDAGToDAGISel17SelectBuildVectorEPN4llvm6SDNodeEj'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUInstructionSelector.cpp' l='168' u='c' c='_ZNK4llvm25AMDGPUInstructionSelector15selectG_EXTRACTERNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUInstructionSelector.cpp' l='206' u='c' c='_ZNK4llvm25AMDGPUInstructionSelector14selectG_INSERTERNS_12MachineInstrE'/>
<def f='llvm/llvm/lib/Target/AMDGPU/AMDGPURegisterInfo.cpp' l='29' ll='39' type='static unsigned int llvm::AMDGPURegisterInfo::getSubRegFromChannel(unsigned int Channel)'/>
<doc f='llvm/llvm/lib/Target/AMDGPU/AMDGPURegisterInfo.cpp' l='24'>//===----------------------------------------------------------------------===//
// Function handling callbacks - Functions are a seldom used feature of GPUS, so
// they are not supported at this time.
//===----------------------------------------------------------------------===//</doc>
<use f='llvm/llvm/lib/Target/AMDGPU/R600ExpandSpecialInstrs.cpp' l='222' u='c' c='_ZN12_GLOBAL__N_127R600ExpandSpecialInstrsPass20runOnMachineFunctionERN4llvm15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/R600ExpandSpecialInstrs.cpp' l='227' u='c' c='_ZN12_GLOBAL__N_127R600ExpandSpecialInstrsPass20runOnMachineFunctionERN4llvm15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/R600ExpandSpecialInstrs.cpp' l='228' u='c' c='_ZN12_GLOBAL__N_127R600ExpandSpecialInstrsPass20runOnMachineFunctionERN4llvm15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/R600ExpandSpecialInstrs.cpp' l='237' u='c' c='_ZN12_GLOBAL__N_127R600ExpandSpecialInstrsPass20runOnMachineFunctionERN4llvm15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/R600InstrInfo.cpp' l='80' u='c' c='_ZNK4llvm13R600InstrInfo11copyPhysRegERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocEjjb'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIShrinkInstructions.cpp' l='428' u='c' c='_ZL17getSubRegForIndexjjjRKN4llvm14SIRegisterInfoERKNS_19MachineRegisterInfoE'/>
