<?xml version="1.0" encoding="UTF-8"?>
<GenRun Id="impl_1" LaunchPart="xc7z010clg400-1" LaunchTime="1525543459">
  <File Type="PWROPT-DCP" Name="axis_fifo_v1_0_pwropt.dcp"/>
  <File Type="ROUTE-PWR" Name="axis_fifo_v1_0_power_routed.rpt"/>
  <File Type="PA-TCL" Name="axis_fifo_v1_0.tcl"/>
  <File Type="ROUTE-PWR-SUM" Name="axis_fifo_v1_0_power_summary_routed.pb"/>
  <File Type="REPORTS-TCL" Name="axis_fifo_v1_0_reports.tcl"/>
  <File Type="BG-DRC" Name="axis_fifo_v1_0.drc"/>
  <File Type="OPT-DCP" Name="axis_fifo_v1_0_opt.dcp"/>
  <File Type="OPT-HWDEF" Name="axis_fifo_v1_0.hwdef"/>
  <File Type="OPT-DRC" Name="axis_fifo_v1_0_drc_opted.rpt"/>
  <File Type="PLACE-DCP" Name="axis_fifo_v1_0_placed.dcp"/>
  <File Type="PLACE-IO" Name="axis_fifo_v1_0_io_placed.rpt"/>
  <File Type="PLACE-UTIL" Name="axis_fifo_v1_0_utilization_placed.rpt"/>
  <File Type="PLACE-UTIL-PB" Name="axis_fifo_v1_0_utilization_placed.pb"/>
  <File Type="PLACE-CTRL" Name="axis_fifo_v1_0_control_sets_placed.rpt"/>
  <File Type="PLACE-PRE-SIMILARITY" Name="axis_fifo_v1_0_incremental_reuse_pre_placed.rpt"/>
  <File Type="POSTPLACE-PWROPT-DCP" Name="axis_fifo_v1_0_postplace_pwropt.dcp"/>
  <File Type="PHYSOPT-DCP" Name="axis_fifo_v1_0_physopt.dcp"/>
  <File Type="BG-BIT" Name="axis_fifo_v1_0.bit"/>
  <File Type="ROUTE-ERROR-DCP" Name="axis_fifo_v1_0_routed_error.dcp"/>
  <File Type="ROUTE-DCP" Name="axis_fifo_v1_0_routed.dcp"/>
  <File Type="ROUTE-BLACKBOX-DCP" Name="axis_fifo_v1_0_routed_bb.dcp"/>
  <File Type="ROUTE-DRC" Name="axis_fifo_v1_0_drc_routed.rpt"/>
  <File Type="ROUTE-DRC-PB" Name="axis_fifo_v1_0_drc_routed.pb"/>
  <File Type="BITSTR-MSK" Name="axis_fifo_v1_0.msk"/>
  <File Type="ROUTE-DRC-RPX" Name="axis_fifo_v1_0_drc_routed.rpx"/>
  <File Type="BG-BGN" Name="axis_fifo_v1_0.bgn"/>
  <File Type="ROUTE-METHODOLOGY-DRC" Name="axis_fifo_v1_0_methodology_drc_routed.rpt"/>
  <File Type="BITSTR-RBT" Name="axis_fifo_v1_0.rbt"/>
  <File Type="ROUTE-METHODOLOGY-DRC-RPX" Name="axis_fifo_v1_0_methodology_drc_routed.rpx"/>
  <File Type="BG-BIN" Name="axis_fifo_v1_0.bin"/>
  <File Type="ROUTE-METHODOLOGY-DRC-PB" Name="axis_fifo_v1_0_methodology_drc_routed.pb"/>
  <File Type="ROUTE-PWR-RPX" Name="axis_fifo_v1_0_power_routed.rpx"/>
  <File Type="ROUTE-STATUS" Name="axis_fifo_v1_0_route_status.rpt"/>
  <File Type="ROUTE-STATUS-PB" Name="axis_fifo_v1_0_route_status.pb"/>
  <File Type="ROUTE-TIMINGSUMMARY" Name="axis_fifo_v1_0_timing_summary_routed.rpt"/>
  <File Type="ROUTE-TIMING-PB" Name="axis_fifo_v1_0_timing_summary_routed.pb"/>
  <File Type="ROUTE-TIMING-RPX" Name="axis_fifo_v1_0_timing_summary_routed.rpx"/>
  <File Type="RDI-RDI" Name="axis_fifo_v1_0.vdi"/>
  <File Type="ROUTE-CLK" Name="axis_fifo_v1_0_clock_utilization_routed.rpt"/>
  <File Type="POSTROUTE-PHYSOPT-DCP" Name="axis_fifo_v1_0_postroute_physopt.dcp"/>
  <File Type="POSTROUTE-PHYSOPT-BLACKBOX-DCP" Name="axis_fifo_v1_0_postroute_physopt_bb.dcp"/>
  <File Type="BITSTR-NKY" Name="axis_fifo_v1_0.nky"/>
  <File Type="BITSTR-BMM" Name="axis_fifo_v1_0_bd.bmm"/>
  <File Type="BITSTR-MMI" Name="axis_fifo_v1_0.mmi"/>
  <File Type="BITSTR-LTX" Name="axis_fifo_v1_0.ltx"/>
  <File Type="BITSTR-SYSDEF" Name="axis_fifo_v1_0.sysdef"/>
  <File Type="WBT-USG" Name="usage_statistics_webtalk.html"/>
  <FileSet Name="sources" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1">
    <Filter Type="Srcs"/>
    <File Path="$PPRDIR/../fpga/fpga.srcs/sources_1/bd/design_1/design_1.bd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../fpga/fpga.srcs/sources_1/bd/bram/bram.bd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../fpga/fpga.srcs/sources_1/bd/bram/hdl/bram_wrapper.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../fpga/fpga.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../fpga/fpga.srcs/sources_1/new/Buffer.sv">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../fpga/fpga.srcs/sources_1/new/ConvEngine.sv">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../fpga/fpga.srcs/sources_1/new/ConvWrapper.sv">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../fpga/fpga.srcs/sources_1/new/DDR_Shiftreg.sv">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../fpga/fpga.srcs/sources_1/new/ShiftReg.sv">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/axis_fifo_1.0/hdl/axis_fifo_v1_0.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/axis_fifo_1.0/component.xml">
      <FileInfo SFType="IPXACT"/>
    </File>
    <Config>
      <Option Name="DesignMode" Val="RTL"/>
      <Option Name="TopModule" Val="axis_fifo_v1_0"/>
      <Option Name="TopRTLFile" Val="$PPRDIR/axis_fifo_1.0/hdl/axis_fifo_v1_0.v"/>
    </Config>
  </FileSet>
  <FileSet Name="constrs_in" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1">
    <Filter Type="Constrs"/>
    <Config>
      <Option Name="ConstrsType" Val="XDC"/>
    </Config>
  </FileSet>
  <Strategy Version="1" Minor="2">
    <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2017"/>
    <Step Id="init_design"/>
    <Step Id="opt_design"/>
    <Step Id="power_opt_design"/>
    <Step Id="place_design"/>
    <Step Id="post_place_power_opt_design"/>
    <Step Id="phys_opt_design"/>
    <Step Id="route_design"/>
    <Step Id="post_route_phys_opt_design"/>
    <Step Id="write_bitstream"/>
  </Strategy>
  <BlockFileSet Type="BlockSrcs" Name="bram_blk_mem_gen_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_xbip_dsp48_macro_0_0"/>
</GenRun>
