# SystemVerilog
How to construct a complete testbench (generator, driver, interface), how to generate ethernet frames with constraint randomization, how to pass a packet from one process to another process using through mailbox, how to drive a packet to a interface are implemented here.
