// Seed: 1475297917
module module_0 (
    output supply1 id_0,
    input uwire id_1,
    output wor id_2,
    input wor id_3,
    input tri0 id_4,
    input supply1 id_5,
    input wor id_6,
    output wor id_7,
    output tri id_8
    , id_14,
    input tri1 id_9,
    output wand id_10,
    input uwire id_11,
    input tri1 id_12
);
  wire id_15;
  genvar id_16;
  wire id_17;
endmodule
module module_1 (
    input tri0 id_0,
    output wand id_1,
    input wand id_2,
    input wire id_3,
    output supply0 id_4
);
  module_0(
      id_4, id_3, id_4, id_3, id_3, id_3, id_0, id_4, id_1, id_2, id_4, id_2, id_3
  );
endmodule
