Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Vitis/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 2b253df0dc5c41f0b2a60f24c6bc0fb6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_aes_top_behav xil_defaultlib.tb_aes_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.aes_key_expansion
Compiling module xil_defaultlib.subbytes_generic
Compiling module xil_defaultlib.shiftrows
Compiling module xil_defaultlib.mixcolumns
Compiling module xil_defaultlib.aes_top
Compiling module xil_defaultlib.tb_aes_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_aes_top_behav
