Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -o /home/ise/PCC-CS492/PISO/piso_test_isim_beh.exe -prj /home/ise/PCC-CS492/PISO/piso_test_beh.prj work.piso_test 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 6
Turning on mult-threading, number of parallel sub-compilation jobs: 12 
Determining compilation order of HDL files
Parsing VHDL file "/home/ise/PCC-CS492/PISO/../D/d_rtl.vhd" into library work
Parsing VHDL file "/home/ise/PCC-CS492/PISO/piso_rtl.vhd" into library work
Parsing VHDL file "/home/ise/PCC-CS492/PISO/piso_test.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 95308 KB
Fuse CPU Usage: 9350 ms
Compiling package standard
Compiling package std_logic_1164
Compiling architecture behavioral of entity d_rtl [d_rtl_default]
Compiling architecture behavioral of entity piso_rtl [piso_rtl_default]
Compiling architecture behavior of entity piso_test
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 7 VHDL Units
Built simulation executable /home/ise/PCC-CS492/PISO/piso_test_isim_beh.exe
Fuse Memory Usage: 921168 KB
Fuse CPU Usage: 9750 ms
GCC CPU Usage: 2220 ms
