{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 26 12:49:07 2023 " "Info: Processing started: Sun Nov 26 12:49:07 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off KalkulatorGCDnLCM -c KalkulatorGCDnLCM --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off KalkulatorGCDnLCM -c KalkulatorGCDnLCM --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "IO:IO_COMPONENT\|sender:SenderComponent\|send_data\[1\] " "Warning: Node \"IO:IO_COMPONENT\|sender:SenderComponent\|send_data\[1\]\" is a latch" {  } { { "sender.vhd" "" { Text "C:/.Sekolah/INSTITUT TEKNOLOGI BANDUNG/School Of Electrical Engineering and Informatics/Semester 3/Sistem Digital/Tugas besar/KalkulatorGCDnLCM/sender.vhd" 47 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "IO:IO_COMPONENT\|sender:SenderComponent\|send_data\[2\] " "Warning: Node \"IO:IO_COMPONENT\|sender:SenderComponent\|send_data\[2\]\" is a latch" {  } { { "sender.vhd" "" { Text "C:/.Sekolah/INSTITUT TEKNOLOGI BANDUNG/School Of Electrical Engineering and Informatics/Semester 3/Sistem Digital/Tugas besar/KalkulatorGCDnLCM/sender.vhd" 47 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "IO:IO_COMPONENT\|sender:SenderComponent\|send_data\[4\] " "Warning: Node \"IO:IO_COMPONENT\|sender:SenderComponent\|send_data\[4\]\" is a latch" {  } { { "sender.vhd" "" { Text "C:/.Sekolah/INSTITUT TEKNOLOGI BANDUNG/School Of Electrical Engineering and Informatics/Semester 3/Sistem Digital/Tugas besar/KalkulatorGCDnLCM/sender.vhd" 47 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "IO:IO_COMPONENT\|sender:SenderComponent\|send_data\[3\] " "Warning: Node \"IO:IO_COMPONENT\|sender:SenderComponent\|send_data\[3\]\" is a latch" {  } { { "sender.vhd" "" { Text "C:/.Sekolah/INSTITUT TEKNOLOGI BANDUNG/School Of Electrical Engineering and Informatics/Semester 3/Sistem Digital/Tugas besar/KalkulatorGCDnLCM/sender.vhd" 47 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "IO:IO_COMPONENT\|sender:SenderComponent\|send_data\[0\] " "Warning: Node \"IO:IO_COMPONENT\|sender:SenderComponent\|send_data\[0\]\" is a latch" {  } { { "sender.vhd" "" { Text "C:/.Sekolah/INSTITUT TEKNOLOGI BANDUNG/School Of Electrical Engineering and Informatics/Semester 3/Sistem Digital/Tugas besar/KalkulatorGCDnLCM/sender.vhd" 47 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK " "Info: Assuming node \"CLK\" is an undefined clock" {  } { { "KalkulatorGCDnLCM.vhd" "" { Text "C:/.Sekolah/INSTITUT TEKNOLOGI BANDUNG/School Of Electrical Engineering and Informatics/Semester 3/Sistem Digital/Tugas besar/KalkulatorGCDnLCM/KalkulatorGCDnLCM.vhd" 9 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "14 " "Warning: Found 14 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "IO:IO_COMPONENT\|sender:SenderComponent\|currentstate.s21 " "Info: Detected ripple clock \"IO:IO_COMPONENT\|sender:SenderComponent\|currentstate.s21\" as buffer" {  } { { "sender.vhd" "" { Text "C:/.Sekolah/INSTITUT TEKNOLOGI BANDUNG/School Of Electrical Engineering and Informatics/Semester 3/Sistem Digital/Tugas besar/KalkulatorGCDnLCM/sender.vhd" 34 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "IO:IO_COMPONENT\|sender:SenderComponent\|currentstate.s21" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "IO:IO_COMPONENT\|sender:SenderComponent\|currentstate.s19 " "Info: Detected ripple clock \"IO:IO_COMPONENT\|sender:SenderComponent\|currentstate.s19\" as buffer" {  } { { "sender.vhd" "" { Text "C:/.Sekolah/INSTITUT TEKNOLOGI BANDUNG/School Of Electrical Engineering and Informatics/Semester 3/Sistem Digital/Tugas besar/KalkulatorGCDnLCM/sender.vhd" 34 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "IO:IO_COMPONENT\|sender:SenderComponent\|currentstate.s19" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "IO:IO_COMPONENT\|sender:SenderComponent\|currentstate.s17 " "Info: Detected ripple clock \"IO:IO_COMPONENT\|sender:SenderComponent\|currentstate.s17\" as buffer" {  } { { "sender.vhd" "" { Text "C:/.Sekolah/INSTITUT TEKNOLOGI BANDUNG/School Of Electrical Engineering and Informatics/Semester 3/Sistem Digital/Tugas besar/KalkulatorGCDnLCM/sender.vhd" 34 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "IO:IO_COMPONENT\|sender:SenderComponent\|currentstate.s17" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "IO:IO_COMPONENT\|sender:SenderComponent\|currentstate.s11 " "Info: Detected ripple clock \"IO:IO_COMPONENT\|sender:SenderComponent\|currentstate.s11\" as buffer" {  } { { "sender.vhd" "" { Text "C:/.Sekolah/INSTITUT TEKNOLOGI BANDUNG/School Of Electrical Engineering and Informatics/Semester 3/Sistem Digital/Tugas besar/KalkulatorGCDnLCM/sender.vhd" 34 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "IO:IO_COMPONENT\|sender:SenderComponent\|currentstate.s11" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "IO:IO_COMPONENT\|sender:SenderComponent\|currentstate.s15 " "Info: Detected ripple clock \"IO:IO_COMPONENT\|sender:SenderComponent\|currentstate.s15\" as buffer" {  } { { "sender.vhd" "" { Text "C:/.Sekolah/INSTITUT TEKNOLOGI BANDUNG/School Of Electrical Engineering and Informatics/Semester 3/Sistem Digital/Tugas besar/KalkulatorGCDnLCM/sender.vhd" 34 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "IO:IO_COMPONENT\|sender:SenderComponent\|currentstate.s15" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "IO:IO_COMPONENT\|sender:SenderComponent\|currentstate.s13 " "Info: Detected ripple clock \"IO:IO_COMPONENT\|sender:SenderComponent\|currentstate.s13\" as buffer" {  } { { "sender.vhd" "" { Text "C:/.Sekolah/INSTITUT TEKNOLOGI BANDUNG/School Of Electrical Engineering and Informatics/Semester 3/Sistem Digital/Tugas besar/KalkulatorGCDnLCM/sender.vhd" 34 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "IO:IO_COMPONENT\|sender:SenderComponent\|currentstate.s13" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "IO:IO_COMPONENT\|sender:SenderComponent\|currentstate.s9 " "Info: Detected ripple clock \"IO:IO_COMPONENT\|sender:SenderComponent\|currentstate.s9\" as buffer" {  } { { "sender.vhd" "" { Text "C:/.Sekolah/INSTITUT TEKNOLOGI BANDUNG/School Of Electrical Engineering and Informatics/Semester 3/Sistem Digital/Tugas besar/KalkulatorGCDnLCM/sender.vhd" 34 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "IO:IO_COMPONENT\|sender:SenderComponent\|currentstate.s9" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "IO:IO_COMPONENT\|sender:SenderComponent\|currentstate.s3 " "Info: Detected ripple clock \"IO:IO_COMPONENT\|sender:SenderComponent\|currentstate.s3\" as buffer" {  } { { "sender.vhd" "" { Text "C:/.Sekolah/INSTITUT TEKNOLOGI BANDUNG/School Of Electrical Engineering and Informatics/Semester 3/Sistem Digital/Tugas besar/KalkulatorGCDnLCM/sender.vhd" 34 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "IO:IO_COMPONENT\|sender:SenderComponent\|currentstate.s3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "IO:IO_COMPONENT\|sender:SenderComponent\|currentstate.s7 " "Info: Detected ripple clock \"IO:IO_COMPONENT\|sender:SenderComponent\|currentstate.s7\" as buffer" {  } { { "sender.vhd" "" { Text "C:/.Sekolah/INSTITUT TEKNOLOGI BANDUNG/School Of Electrical Engineering and Informatics/Semester 3/Sistem Digital/Tugas besar/KalkulatorGCDnLCM/sender.vhd" 34 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "IO:IO_COMPONENT\|sender:SenderComponent\|currentstate.s7" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "IO:IO_COMPONENT\|sender:SenderComponent\|currentstate.s1 " "Info: Detected ripple clock \"IO:IO_COMPONENT\|sender:SenderComponent\|currentstate.s1\" as buffer" {  } { { "sender.vhd" "" { Text "C:/.Sekolah/INSTITUT TEKNOLOGI BANDUNG/School Of Electrical Engineering and Informatics/Semester 3/Sistem Digital/Tugas besar/KalkulatorGCDnLCM/sender.vhd" 34 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "IO:IO_COMPONENT\|sender:SenderComponent\|currentstate.s1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "IO:IO_COMPONENT\|sender:SenderComponent\|currentstate.s5 " "Info: Detected ripple clock \"IO:IO_COMPONENT\|sender:SenderComponent\|currentstate.s5\" as buffer" {  } { { "sender.vhd" "" { Text "C:/.Sekolah/INSTITUT TEKNOLOGI BANDUNG/School Of Electrical Engineering and Informatics/Semester 3/Sistem Digital/Tugas besar/KalkulatorGCDnLCM/sender.vhd" 34 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "IO:IO_COMPONENT\|sender:SenderComponent\|currentstate.s5" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "IO:IO_COMPONENT\|sender:SenderComponent\|WideOr18~2 " "Info: Detected gated clock \"IO:IO_COMPONENT\|sender:SenderComponent\|WideOr18~2\" as buffer" {  } { { "sender.vhd" "" { Text "C:/.Sekolah/INSTITUT TEKNOLOGI BANDUNG/School Of Electrical Engineering and Informatics/Semester 3/Sistem Digital/Tugas besar/KalkulatorGCDnLCM/sender.vhd" 50 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "IO:IO_COMPONENT\|sender:SenderComponent\|WideOr18~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "IO:IO_COMPONENT\|sender:SenderComponent\|WideOr18~1 " "Info: Detected gated clock \"IO:IO_COMPONENT\|sender:SenderComponent\|WideOr18~1\" as buffer" {  } { { "sender.vhd" "" { Text "C:/.Sekolah/INSTITUT TEKNOLOGI BANDUNG/School Of Electrical Engineering and Informatics/Semester 3/Sistem Digital/Tugas besar/KalkulatorGCDnLCM/sender.vhd" 50 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "IO:IO_COMPONENT\|sender:SenderComponent\|WideOr18~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "IO:IO_COMPONENT\|sender:SenderComponent\|WideOr18~0 " "Info: Detected gated clock \"IO:IO_COMPONENT\|sender:SenderComponent\|WideOr18~0\" as buffer" {  } { { "sender.vhd" "" { Text "C:/.Sekolah/INSTITUT TEKNOLOGI BANDUNG/School Of Electrical Engineering and Informatics/Semester 3/Sistem Digital/Tugas besar/KalkulatorGCDnLCM/sender.vhd" 50 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "IO:IO_COMPONENT\|sender:SenderComponent\|WideOr18~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLK register gcdlcm:PROCESS_COMPONENT\|lcmfsm:COUNTLCM\|LCM:LCM3\|temp1\[2\] register gcdlcm:PROCESS_COMPONENT\|lcmfsm:COUNTLCM\|LCM:LCM3\|temp2\[15\] 104.05 MHz 9.611 ns Internal " "Info: Clock \"CLK\" has Internal fmax of 104.05 MHz between source register \"gcdlcm:PROCESS_COMPONENT\|lcmfsm:COUNTLCM\|LCM:LCM3\|temp1\[2\]\" and destination register \"gcdlcm:PROCESS_COMPONENT\|lcmfsm:COUNTLCM\|LCM:LCM3\|temp2\[15\]\" (period= 9.611 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.354 ns + Longest register register " "Info: + Longest register to register delay is 9.354 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns gcdlcm:PROCESS_COMPONENT\|lcmfsm:COUNTLCM\|LCM:LCM3\|temp1\[2\] 1 REG LCFF_X14_Y9_N5 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X14_Y9_N5; Fanout = 5; REG Node = 'gcdlcm:PROCESS_COMPONENT\|lcmfsm:COUNTLCM\|LCM:LCM3\|temp1\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|temp1[2] } "NODE_NAME" } } { "LCM.vhd" "" { Text "C:/.Sekolah/INSTITUT TEKNOLOGI BANDUNG/School Of Electrical Engineering and Informatics/Semester 3/Sistem Digital/Tugas besar/KalkulatorGCDnLCM/LCM.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.555 ns) + CELL(0.596 ns) 2.151 ns gcdlcm:PROCESS_COMPONENT\|lcmfsm:COUNTLCM\|LCM:LCM3\|LessThan1~5 2 COMB LCCOMB_X13_Y9_N4 1 " "Info: 2: + IC(1.555 ns) + CELL(0.596 ns) = 2.151 ns; Loc. = LCCOMB_X13_Y9_N4; Fanout = 1; COMB Node = 'gcdlcm:PROCESS_COMPONENT\|lcmfsm:COUNTLCM\|LCM:LCM3\|LessThan1~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.151 ns" { gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|temp1[2] gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|LessThan1~5 } "NODE_NAME" } } { "LCM.vhd" "" { Text "C:/.Sekolah/INSTITUT TEKNOLOGI BANDUNG/School Of Electrical Engineering and Informatics/Semester 3/Sistem Digital/Tugas besar/KalkulatorGCDnLCM/LCM.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.237 ns gcdlcm:PROCESS_COMPONENT\|lcmfsm:COUNTLCM\|LCM:LCM3\|LessThan1~7 3 COMB LCCOMB_X13_Y9_N6 1 " "Info: 3: + IC(0.000 ns) + CELL(0.086 ns) = 2.237 ns; Loc. = LCCOMB_X13_Y9_N6; Fanout = 1; COMB Node = 'gcdlcm:PROCESS_COMPONENT\|lcmfsm:COUNTLCM\|LCM:LCM3\|LessThan1~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|LessThan1~5 gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|LessThan1~7 } "NODE_NAME" } } { "LCM.vhd" "" { Text "C:/.Sekolah/INSTITUT TEKNOLOGI BANDUNG/School Of Electrical Engineering and Informatics/Semester 3/Sistem Digital/Tugas besar/KalkulatorGCDnLCM/LCM.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.323 ns gcdlcm:PROCESS_COMPONENT\|lcmfsm:COUNTLCM\|LCM:LCM3\|LessThan1~9 4 COMB LCCOMB_X13_Y9_N8 1 " "Info: 4: + IC(0.000 ns) + CELL(0.086 ns) = 2.323 ns; Loc. = LCCOMB_X13_Y9_N8; Fanout = 1; COMB Node = 'gcdlcm:PROCESS_COMPONENT\|lcmfsm:COUNTLCM\|LCM:LCM3\|LessThan1~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|LessThan1~7 gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|LessThan1~9 } "NODE_NAME" } } { "LCM.vhd" "" { Text "C:/.Sekolah/INSTITUT TEKNOLOGI BANDUNG/School Of Electrical Engineering and Informatics/Semester 3/Sistem Digital/Tugas besar/KalkulatorGCDnLCM/LCM.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.409 ns gcdlcm:PROCESS_COMPONENT\|lcmfsm:COUNTLCM\|LCM:LCM3\|LessThan1~11 5 COMB LCCOMB_X13_Y9_N10 1 " "Info: 5: + IC(0.000 ns) + CELL(0.086 ns) = 2.409 ns; Loc. = LCCOMB_X13_Y9_N10; Fanout = 1; COMB Node = 'gcdlcm:PROCESS_COMPONENT\|lcmfsm:COUNTLCM\|LCM:LCM3\|LessThan1~11'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|LessThan1~9 gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|LessThan1~11 } "NODE_NAME" } } { "LCM.vhd" "" { Text "C:/.Sekolah/INSTITUT TEKNOLOGI BANDUNG/School Of Electrical Engineering and Informatics/Semester 3/Sistem Digital/Tugas besar/KalkulatorGCDnLCM/LCM.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.495 ns gcdlcm:PROCESS_COMPONENT\|lcmfsm:COUNTLCM\|LCM:LCM3\|LessThan1~13 6 COMB LCCOMB_X13_Y9_N12 1 " "Info: 6: + IC(0.000 ns) + CELL(0.086 ns) = 2.495 ns; Loc. = LCCOMB_X13_Y9_N12; Fanout = 1; COMB Node = 'gcdlcm:PROCESS_COMPONENT\|lcmfsm:COUNTLCM\|LCM:LCM3\|LessThan1~13'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|LessThan1~11 gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|LessThan1~13 } "NODE_NAME" } } { "LCM.vhd" "" { Text "C:/.Sekolah/INSTITUT TEKNOLOGI BANDUNG/School Of Electrical Engineering and Informatics/Semester 3/Sistem Digital/Tugas besar/KalkulatorGCDnLCM/LCM.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.190 ns) 2.685 ns gcdlcm:PROCESS_COMPONENT\|lcmfsm:COUNTLCM\|LCM:LCM3\|LessThan1~15 7 COMB LCCOMB_X13_Y9_N14 1 " "Info: 7: + IC(0.000 ns) + CELL(0.190 ns) = 2.685 ns; Loc. = LCCOMB_X13_Y9_N14; Fanout = 1; COMB Node = 'gcdlcm:PROCESS_COMPONENT\|lcmfsm:COUNTLCM\|LCM:LCM3\|LessThan1~15'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.190 ns" { gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|LessThan1~13 gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|LessThan1~15 } "NODE_NAME" } } { "LCM.vhd" "" { Text "C:/.Sekolah/INSTITUT TEKNOLOGI BANDUNG/School Of Electrical Engineering and Informatics/Semester 3/Sistem Digital/Tugas besar/KalkulatorGCDnLCM/LCM.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.771 ns gcdlcm:PROCESS_COMPONENT\|lcmfsm:COUNTLCM\|LCM:LCM3\|LessThan1~17 8 COMB LCCOMB_X13_Y9_N16 1 " "Info: 8: + IC(0.000 ns) + CELL(0.086 ns) = 2.771 ns; Loc. = LCCOMB_X13_Y9_N16; Fanout = 1; COMB Node = 'gcdlcm:PROCESS_COMPONENT\|lcmfsm:COUNTLCM\|LCM:LCM3\|LessThan1~17'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|LessThan1~15 gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|LessThan1~17 } "NODE_NAME" } } { "LCM.vhd" "" { Text "C:/.Sekolah/INSTITUT TEKNOLOGI BANDUNG/School Of Electrical Engineering and Informatics/Semester 3/Sistem Digital/Tugas besar/KalkulatorGCDnLCM/LCM.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.857 ns gcdlcm:PROCESS_COMPONENT\|lcmfsm:COUNTLCM\|LCM:LCM3\|LessThan1~19 9 COMB LCCOMB_X13_Y9_N18 1 " "Info: 9: + IC(0.000 ns) + CELL(0.086 ns) = 2.857 ns; Loc. = LCCOMB_X13_Y9_N18; Fanout = 1; COMB Node = 'gcdlcm:PROCESS_COMPONENT\|lcmfsm:COUNTLCM\|LCM:LCM3\|LessThan1~19'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|LessThan1~17 gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|LessThan1~19 } "NODE_NAME" } } { "LCM.vhd" "" { Text "C:/.Sekolah/INSTITUT TEKNOLOGI BANDUNG/School Of Electrical Engineering and Informatics/Semester 3/Sistem Digital/Tugas besar/KalkulatorGCDnLCM/LCM.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.943 ns gcdlcm:PROCESS_COMPONENT\|lcmfsm:COUNTLCM\|LCM:LCM3\|LessThan1~21 10 COMB LCCOMB_X13_Y9_N20 1 " "Info: 10: + IC(0.000 ns) + CELL(0.086 ns) = 2.943 ns; Loc. = LCCOMB_X13_Y9_N20; Fanout = 1; COMB Node = 'gcdlcm:PROCESS_COMPONENT\|lcmfsm:COUNTLCM\|LCM:LCM3\|LessThan1~21'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|LessThan1~19 gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|LessThan1~21 } "NODE_NAME" } } { "LCM.vhd" "" { Text "C:/.Sekolah/INSTITUT TEKNOLOGI BANDUNG/School Of Electrical Engineering and Informatics/Semester 3/Sistem Digital/Tugas besar/KalkulatorGCDnLCM/LCM.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.029 ns gcdlcm:PROCESS_COMPONENT\|lcmfsm:COUNTLCM\|LCM:LCM3\|LessThan1~23 11 COMB LCCOMB_X13_Y9_N22 1 " "Info: 11: + IC(0.000 ns) + CELL(0.086 ns) = 3.029 ns; Loc. = LCCOMB_X13_Y9_N22; Fanout = 1; COMB Node = 'gcdlcm:PROCESS_COMPONENT\|lcmfsm:COUNTLCM\|LCM:LCM3\|LessThan1~23'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|LessThan1~21 gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|LessThan1~23 } "NODE_NAME" } } { "LCM.vhd" "" { Text "C:/.Sekolah/INSTITUT TEKNOLOGI BANDUNG/School Of Electrical Engineering and Informatics/Semester 3/Sistem Digital/Tugas besar/KalkulatorGCDnLCM/LCM.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.115 ns gcdlcm:PROCESS_COMPONENT\|lcmfsm:COUNTLCM\|LCM:LCM3\|LessThan1~25 12 COMB LCCOMB_X13_Y9_N24 1 " "Info: 12: + IC(0.000 ns) + CELL(0.086 ns) = 3.115 ns; Loc. = LCCOMB_X13_Y9_N24; Fanout = 1; COMB Node = 'gcdlcm:PROCESS_COMPONENT\|lcmfsm:COUNTLCM\|LCM:LCM3\|LessThan1~25'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|LessThan1~23 gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|LessThan1~25 } "NODE_NAME" } } { "LCM.vhd" "" { Text "C:/.Sekolah/INSTITUT TEKNOLOGI BANDUNG/School Of Electrical Engineering and Informatics/Semester 3/Sistem Digital/Tugas besar/KalkulatorGCDnLCM/LCM.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.201 ns gcdlcm:PROCESS_COMPONENT\|lcmfsm:COUNTLCM\|LCM:LCM3\|LessThan1~27 13 COMB LCCOMB_X13_Y9_N26 1 " "Info: 13: + IC(0.000 ns) + CELL(0.086 ns) = 3.201 ns; Loc. = LCCOMB_X13_Y9_N26; Fanout = 1; COMB Node = 'gcdlcm:PROCESS_COMPONENT\|lcmfsm:COUNTLCM\|LCM:LCM3\|LessThan1~27'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|LessThan1~25 gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|LessThan1~27 } "NODE_NAME" } } { "LCM.vhd" "" { Text "C:/.Sekolah/INSTITUT TEKNOLOGI BANDUNG/School Of Electrical Engineering and Informatics/Semester 3/Sistem Digital/Tugas besar/KalkulatorGCDnLCM/LCM.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.287 ns gcdlcm:PROCESS_COMPONENT\|lcmfsm:COUNTLCM\|LCM:LCM3\|LessThan1~29 14 COMB LCCOMB_X13_Y9_N28 1 " "Info: 14: + IC(0.000 ns) + CELL(0.086 ns) = 3.287 ns; Loc. = LCCOMB_X13_Y9_N28; Fanout = 1; COMB Node = 'gcdlcm:PROCESS_COMPONENT\|lcmfsm:COUNTLCM\|LCM:LCM3\|LessThan1~29'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|LessThan1~27 gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|LessThan1~29 } "NODE_NAME" } } { "LCM.vhd" "" { Text "C:/.Sekolah/INSTITUT TEKNOLOGI BANDUNG/School Of Electrical Engineering and Informatics/Semester 3/Sistem Digital/Tugas besar/KalkulatorGCDnLCM/LCM.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.175 ns) 3.462 ns gcdlcm:PROCESS_COMPONENT\|lcmfsm:COUNTLCM\|LCM:LCM3\|LessThan1~31 15 COMB LCCOMB_X13_Y9_N30 1 " "Info: 15: + IC(0.000 ns) + CELL(0.175 ns) = 3.462 ns; Loc. = LCCOMB_X13_Y9_N30; Fanout = 1; COMB Node = 'gcdlcm:PROCESS_COMPONENT\|lcmfsm:COUNTLCM\|LCM:LCM3\|LessThan1~31'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.175 ns" { gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|LessThan1~29 gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|LessThan1~31 } "NODE_NAME" } } { "LCM.vhd" "" { Text "C:/.Sekolah/INSTITUT TEKNOLOGI BANDUNG/School Of Electrical Engineering and Informatics/Semester 3/Sistem Digital/Tugas besar/KalkulatorGCDnLCM/LCM.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.548 ns gcdlcm:PROCESS_COMPONENT\|lcmfsm:COUNTLCM\|LCM:LCM3\|LessThan1~33 16 COMB LCCOMB_X13_Y8_N0 1 " "Info: 16: + IC(0.000 ns) + CELL(0.086 ns) = 3.548 ns; Loc. = LCCOMB_X13_Y8_N0; Fanout = 1; COMB Node = 'gcdlcm:PROCESS_COMPONENT\|lcmfsm:COUNTLCM\|LCM:LCM3\|LessThan1~33'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|LessThan1~31 gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|LessThan1~33 } "NODE_NAME" } } { "LCM.vhd" "" { Text "C:/.Sekolah/INSTITUT TEKNOLOGI BANDUNG/School Of Electrical Engineering and Informatics/Semester 3/Sistem Digital/Tugas besar/KalkulatorGCDnLCM/LCM.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.634 ns gcdlcm:PROCESS_COMPONENT\|lcmfsm:COUNTLCM\|LCM:LCM3\|LessThan1~35 17 COMB LCCOMB_X13_Y8_N2 1 " "Info: 17: + IC(0.000 ns) + CELL(0.086 ns) = 3.634 ns; Loc. = LCCOMB_X13_Y8_N2; Fanout = 1; COMB Node = 'gcdlcm:PROCESS_COMPONENT\|lcmfsm:COUNTLCM\|LCM:LCM3\|LessThan1~35'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|LessThan1~33 gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|LessThan1~35 } "NODE_NAME" } } { "LCM.vhd" "" { Text "C:/.Sekolah/INSTITUT TEKNOLOGI BANDUNG/School Of Electrical Engineering and Informatics/Semester 3/Sistem Digital/Tugas besar/KalkulatorGCDnLCM/LCM.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.720 ns gcdlcm:PROCESS_COMPONENT\|lcmfsm:COUNTLCM\|LCM:LCM3\|LessThan1~37 18 COMB LCCOMB_X13_Y8_N4 1 " "Info: 18: + IC(0.000 ns) + CELL(0.086 ns) = 3.720 ns; Loc. = LCCOMB_X13_Y8_N4; Fanout = 1; COMB Node = 'gcdlcm:PROCESS_COMPONENT\|lcmfsm:COUNTLCM\|LCM:LCM3\|LessThan1~37'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|LessThan1~35 gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|LessThan1~37 } "NODE_NAME" } } { "LCM.vhd" "" { Text "C:/.Sekolah/INSTITUT TEKNOLOGI BANDUNG/School Of Electrical Engineering and Informatics/Semester 3/Sistem Digital/Tugas besar/KalkulatorGCDnLCM/LCM.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.806 ns gcdlcm:PROCESS_COMPONENT\|lcmfsm:COUNTLCM\|LCM:LCM3\|LessThan1~39 19 COMB LCCOMB_X13_Y8_N6 1 " "Info: 19: + IC(0.000 ns) + CELL(0.086 ns) = 3.806 ns; Loc. = LCCOMB_X13_Y8_N6; Fanout = 1; COMB Node = 'gcdlcm:PROCESS_COMPONENT\|lcmfsm:COUNTLCM\|LCM:LCM3\|LessThan1~39'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|LessThan1~37 gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|LessThan1~39 } "NODE_NAME" } } { "LCM.vhd" "" { Text "C:/.Sekolah/INSTITUT TEKNOLOGI BANDUNG/School Of Electrical Engineering and Informatics/Semester 3/Sistem Digital/Tugas besar/KalkulatorGCDnLCM/LCM.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.892 ns gcdlcm:PROCESS_COMPONENT\|lcmfsm:COUNTLCM\|LCM:LCM3\|LessThan1~41 20 COMB LCCOMB_X13_Y8_N8 1 " "Info: 20: + IC(0.000 ns) + CELL(0.086 ns) = 3.892 ns; Loc. = LCCOMB_X13_Y8_N8; Fanout = 1; COMB Node = 'gcdlcm:PROCESS_COMPONENT\|lcmfsm:COUNTLCM\|LCM:LCM3\|LessThan1~41'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|LessThan1~39 gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|LessThan1~41 } "NODE_NAME" } } { "LCM.vhd" "" { Text "C:/.Sekolah/INSTITUT TEKNOLOGI BANDUNG/School Of Electrical Engineering and Informatics/Semester 3/Sistem Digital/Tugas besar/KalkulatorGCDnLCM/LCM.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.978 ns gcdlcm:PROCESS_COMPONENT\|lcmfsm:COUNTLCM\|LCM:LCM3\|LessThan1~43 21 COMB LCCOMB_X13_Y8_N10 1 " "Info: 21: + IC(0.000 ns) + CELL(0.086 ns) = 3.978 ns; Loc. = LCCOMB_X13_Y8_N10; Fanout = 1; COMB Node = 'gcdlcm:PROCESS_COMPONENT\|lcmfsm:COUNTLCM\|LCM:LCM3\|LessThan1~43'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|LessThan1~41 gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|LessThan1~43 } "NODE_NAME" } } { "LCM.vhd" "" { Text "C:/.Sekolah/INSTITUT TEKNOLOGI BANDUNG/School Of Electrical Engineering and Informatics/Semester 3/Sistem Digital/Tugas besar/KalkulatorGCDnLCM/LCM.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 4.064 ns gcdlcm:PROCESS_COMPONENT\|lcmfsm:COUNTLCM\|LCM:LCM3\|LessThan1~45 22 COMB LCCOMB_X13_Y8_N12 1 " "Info: 22: + IC(0.000 ns) + CELL(0.086 ns) = 4.064 ns; Loc. = LCCOMB_X13_Y8_N12; Fanout = 1; COMB Node = 'gcdlcm:PROCESS_COMPONENT\|lcmfsm:COUNTLCM\|LCM:LCM3\|LessThan1~45'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|LessThan1~43 gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|LessThan1~45 } "NODE_NAME" } } { "LCM.vhd" "" { Text "C:/.Sekolah/INSTITUT TEKNOLOGI BANDUNG/School Of Electrical Engineering and Informatics/Semester 3/Sistem Digital/Tugas besar/KalkulatorGCDnLCM/LCM.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.190 ns) 4.254 ns gcdlcm:PROCESS_COMPONENT\|lcmfsm:COUNTLCM\|LCM:LCM3\|LessThan1~47 23 COMB LCCOMB_X13_Y8_N14 1 " "Info: 23: + IC(0.000 ns) + CELL(0.190 ns) = 4.254 ns; Loc. = LCCOMB_X13_Y8_N14; Fanout = 1; COMB Node = 'gcdlcm:PROCESS_COMPONENT\|lcmfsm:COUNTLCM\|LCM:LCM3\|LessThan1~47'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.190 ns" { gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|LessThan1~45 gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|LessThan1~47 } "NODE_NAME" } } { "LCM.vhd" "" { Text "C:/.Sekolah/INSTITUT TEKNOLOGI BANDUNG/School Of Electrical Engineering and Informatics/Semester 3/Sistem Digital/Tugas besar/KalkulatorGCDnLCM/LCM.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 4.340 ns gcdlcm:PROCESS_COMPONENT\|lcmfsm:COUNTLCM\|LCM:LCM3\|LessThan1~49 24 COMB LCCOMB_X13_Y8_N16 1 " "Info: 24: + IC(0.000 ns) + CELL(0.086 ns) = 4.340 ns; Loc. = LCCOMB_X13_Y8_N16; Fanout = 1; COMB Node = 'gcdlcm:PROCESS_COMPONENT\|lcmfsm:COUNTLCM\|LCM:LCM3\|LessThan1~49'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|LessThan1~47 gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|LessThan1~49 } "NODE_NAME" } } { "LCM.vhd" "" { Text "C:/.Sekolah/INSTITUT TEKNOLOGI BANDUNG/School Of Electrical Engineering and Informatics/Semester 3/Sistem Digital/Tugas besar/KalkulatorGCDnLCM/LCM.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 4.426 ns gcdlcm:PROCESS_COMPONENT\|lcmfsm:COUNTLCM\|LCM:LCM3\|LessThan1~51 25 COMB LCCOMB_X13_Y8_N18 1 " "Info: 25: + IC(0.000 ns) + CELL(0.086 ns) = 4.426 ns; Loc. = LCCOMB_X13_Y8_N18; Fanout = 1; COMB Node = 'gcdlcm:PROCESS_COMPONENT\|lcmfsm:COUNTLCM\|LCM:LCM3\|LessThan1~51'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|LessThan1~49 gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|LessThan1~51 } "NODE_NAME" } } { "LCM.vhd" "" { Text "C:/.Sekolah/INSTITUT TEKNOLOGI BANDUNG/School Of Electrical Engineering and Informatics/Semester 3/Sistem Digital/Tugas besar/KalkulatorGCDnLCM/LCM.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 4.512 ns gcdlcm:PROCESS_COMPONENT\|lcmfsm:COUNTLCM\|LCM:LCM3\|LessThan1~53 26 COMB LCCOMB_X13_Y8_N20 1 " "Info: 26: + IC(0.000 ns) + CELL(0.086 ns) = 4.512 ns; Loc. = LCCOMB_X13_Y8_N20; Fanout = 1; COMB Node = 'gcdlcm:PROCESS_COMPONENT\|lcmfsm:COUNTLCM\|LCM:LCM3\|LessThan1~53'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|LessThan1~51 gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|LessThan1~53 } "NODE_NAME" } } { "LCM.vhd" "" { Text "C:/.Sekolah/INSTITUT TEKNOLOGI BANDUNG/School Of Electrical Engineering and Informatics/Semester 3/Sistem Digital/Tugas besar/KalkulatorGCDnLCM/LCM.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 4.598 ns gcdlcm:PROCESS_COMPONENT\|lcmfsm:COUNTLCM\|LCM:LCM3\|LessThan1~55 27 COMB LCCOMB_X13_Y8_N22 1 " "Info: 27: + IC(0.000 ns) + CELL(0.086 ns) = 4.598 ns; Loc. = LCCOMB_X13_Y8_N22; Fanout = 1; COMB Node = 'gcdlcm:PROCESS_COMPONENT\|lcmfsm:COUNTLCM\|LCM:LCM3\|LessThan1~55'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|LessThan1~53 gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|LessThan1~55 } "NODE_NAME" } } { "LCM.vhd" "" { Text "C:/.Sekolah/INSTITUT TEKNOLOGI BANDUNG/School Of Electrical Engineering and Informatics/Semester 3/Sistem Digital/Tugas besar/KalkulatorGCDnLCM/LCM.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 4.684 ns gcdlcm:PROCESS_COMPONENT\|lcmfsm:COUNTLCM\|LCM:LCM3\|LessThan1~57 28 COMB LCCOMB_X13_Y8_N24 1 " "Info: 28: + IC(0.000 ns) + CELL(0.086 ns) = 4.684 ns; Loc. = LCCOMB_X13_Y8_N24; Fanout = 1; COMB Node = 'gcdlcm:PROCESS_COMPONENT\|lcmfsm:COUNTLCM\|LCM:LCM3\|LessThan1~57'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|LessThan1~55 gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|LessThan1~57 } "NODE_NAME" } } { "LCM.vhd" "" { Text "C:/.Sekolah/INSTITUT TEKNOLOGI BANDUNG/School Of Electrical Engineering and Informatics/Semester 3/Sistem Digital/Tugas besar/KalkulatorGCDnLCM/LCM.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 4.770 ns gcdlcm:PROCESS_COMPONENT\|lcmfsm:COUNTLCM\|LCM:LCM3\|LessThan1~59 29 COMB LCCOMB_X13_Y8_N26 1 " "Info: 29: + IC(0.000 ns) + CELL(0.086 ns) = 4.770 ns; Loc. = LCCOMB_X13_Y8_N26; Fanout = 1; COMB Node = 'gcdlcm:PROCESS_COMPONENT\|lcmfsm:COUNTLCM\|LCM:LCM3\|LessThan1~59'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|LessThan1~57 gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|LessThan1~59 } "NODE_NAME" } } { "LCM.vhd" "" { Text "C:/.Sekolah/INSTITUT TEKNOLOGI BANDUNG/School Of Electrical Engineering and Informatics/Semester 3/Sistem Digital/Tugas besar/KalkulatorGCDnLCM/LCM.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 4.856 ns gcdlcm:PROCESS_COMPONENT\|lcmfsm:COUNTLCM\|LCM:LCM3\|LessThan1~61 30 COMB LCCOMB_X13_Y8_N28 1 " "Info: 30: + IC(0.000 ns) + CELL(0.086 ns) = 4.856 ns; Loc. = LCCOMB_X13_Y8_N28; Fanout = 1; COMB Node = 'gcdlcm:PROCESS_COMPONENT\|lcmfsm:COUNTLCM\|LCM:LCM3\|LessThan1~61'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|LessThan1~59 gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|LessThan1~61 } "NODE_NAME" } } { "LCM.vhd" "" { Text "C:/.Sekolah/INSTITUT TEKNOLOGI BANDUNG/School Of Electrical Engineering and Informatics/Semester 3/Sistem Digital/Tugas besar/KalkulatorGCDnLCM/LCM.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 5.362 ns gcdlcm:PROCESS_COMPONENT\|lcmfsm:COUNTLCM\|LCM:LCM3\|LessThan1~62 31 COMB LCCOMB_X13_Y8_N30 3 " "Info: 31: + IC(0.000 ns) + CELL(0.506 ns) = 5.362 ns; Loc. = LCCOMB_X13_Y8_N30; Fanout = 3; COMB Node = 'gcdlcm:PROCESS_COMPONENT\|lcmfsm:COUNTLCM\|LCM:LCM3\|LessThan1~62'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|LessThan1~61 gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|LessThan1~62 } "NODE_NAME" } } { "LCM.vhd" "" { Text "C:/.Sekolah/INSTITUT TEKNOLOGI BANDUNG/School Of Electrical Engineering and Informatics/Semester 3/Sistem Digital/Tugas besar/KalkulatorGCDnLCM/LCM.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.347 ns) + CELL(0.370 ns) 7.079 ns gcdlcm:PROCESS_COMPONENT\|lcmfsm:COUNTLCM\|LCM:LCM3\|temp2\[15\]~96 32 COMB LCCOMB_X14_Y7_N28 32 " "Info: 32: + IC(1.347 ns) + CELL(0.370 ns) = 7.079 ns; Loc. = LCCOMB_X14_Y7_N28; Fanout = 32; COMB Node = 'gcdlcm:PROCESS_COMPONENT\|lcmfsm:COUNTLCM\|LCM:LCM3\|temp2\[15\]~96'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.717 ns" { gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|LessThan1~62 gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|temp2[15]~96 } "NODE_NAME" } } { "LCM.vhd" "" { Text "C:/.Sekolah/INSTITUT TEKNOLOGI BANDUNG/School Of Electrical Engineering and Informatics/Semester 3/Sistem Digital/Tugas besar/KalkulatorGCDnLCM/LCM.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.420 ns) + CELL(0.855 ns) 9.354 ns gcdlcm:PROCESS_COMPONENT\|lcmfsm:COUNTLCM\|LCM:LCM3\|temp2\[15\] 33 REG LCFF_X17_Y9_N31 4 " "Info: 33: + IC(1.420 ns) + CELL(0.855 ns) = 9.354 ns; Loc. = LCFF_X17_Y9_N31; Fanout = 4; REG Node = 'gcdlcm:PROCESS_COMPONENT\|lcmfsm:COUNTLCM\|LCM:LCM3\|temp2\[15\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.275 ns" { gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|temp2[15]~96 gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|temp2[15] } "NODE_NAME" } } { "LCM.vhd" "" { Text "C:/.Sekolah/INSTITUT TEKNOLOGI BANDUNG/School Of Electrical Engineering and Informatics/Semester 3/Sistem Digital/Tugas besar/KalkulatorGCDnLCM/LCM.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.032 ns ( 53.80 % ) " "Info: Total cell delay = 5.032 ns ( 53.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.322 ns ( 46.20 % ) " "Info: Total interconnect delay = 4.322 ns ( 46.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.354 ns" { gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|temp1[2] gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|LessThan1~5 gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|LessThan1~7 gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|LessThan1~9 gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|LessThan1~11 gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|LessThan1~13 gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|LessThan1~15 gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|LessThan1~17 gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|LessThan1~19 gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|LessThan1~21 gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|LessThan1~23 gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|LessThan1~25 gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|LessThan1~27 gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|LessThan1~29 gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|LessThan1~31 gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|LessThan1~33 gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|LessThan1~35 gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|LessThan1~37 gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|LessThan1~39 gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|LessThan1~41 gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|LessThan1~43 gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|LessThan1~45 gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|LessThan1~47 gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|LessThan1~49 gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|LessThan1~51 gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|LessThan1~53 gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|LessThan1~55 gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|LessThan1~57 gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|LessThan1~59 gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|LessThan1~61 gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|LessThan1~62 gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|temp2[15]~96 gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|temp2[15] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.354 ns" { gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|temp1[2] {} gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|LessThan1~5 {} gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|LessThan1~7 {} gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|LessThan1~9 {} gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|LessThan1~11 {} gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|LessThan1~13 {} gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|LessThan1~15 {} gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|LessThan1~17 {} gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|LessThan1~19 {} gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|LessThan1~21 {} gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|LessThan1~23 {} gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|LessThan1~25 {} gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|LessThan1~27 {} gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|LessThan1~29 {} gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|LessThan1~31 {} gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|LessThan1~33 {} gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|LessThan1~35 {} gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|LessThan1~37 {} gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|LessThan1~39 {} gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|LessThan1~41 {} gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|LessThan1~43 {} gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|LessThan1~45 {} gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|LessThan1~47 {} gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|LessThan1~49 {} gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|LessThan1~51 {} gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|LessThan1~53 {} gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|LessThan1~55 {} gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|LessThan1~57 {} gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|LessThan1~59 {} gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|LessThan1~61 {} gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|LessThan1~62 {} gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|temp2[15]~96 {} gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|temp2[15] {} } { 0.000ns 1.555ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.347ns 1.420ns } { 0.000ns 0.596ns 0.086ns 0.086ns 0.086ns 0.086ns 0.190ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.175ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.190ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.506ns 0.370ns 0.855ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.007 ns - Smallest " "Info: - Smallest clock skew is 0.007 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.739 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK\" to destination register is 2.739 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.091 ns) 1.091 ns CLK 1 CLK PIN_H2 12 " "Info: 1: + IC(0.000 ns) + CELL(1.091 ns) = 1.091 ns; Loc. = PIN_H2; Fanout = 12; CLK Node = 'CLK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "KalkulatorGCDnLCM.vhd" "" { Text "C:/.Sekolah/INSTITUT TEKNOLOGI BANDUNG/School Of Electrical Engineering and Informatics/Semester 3/Sistem Digital/Tugas besar/KalkulatorGCDnLCM/KalkulatorGCDnLCM.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.234 ns CLK~clkctrl 2 COMB CLKCTRL_G2 847 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.234 ns; Loc. = CLKCTRL_G2; Fanout = 847; COMB Node = 'CLK~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "KalkulatorGCDnLCM.vhd" "" { Text "C:/.Sekolah/INSTITUT TEKNOLOGI BANDUNG/School Of Electrical Engineering and Informatics/Semester 3/Sistem Digital/Tugas besar/KalkulatorGCDnLCM/KalkulatorGCDnLCM.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.839 ns) + CELL(0.666 ns) 2.739 ns gcdlcm:PROCESS_COMPONENT\|lcmfsm:COUNTLCM\|LCM:LCM3\|temp2\[15\] 3 REG LCFF_X17_Y9_N31 4 " "Info: 3: + IC(0.839 ns) + CELL(0.666 ns) = 2.739 ns; Loc. = LCFF_X17_Y9_N31; Fanout = 4; REG Node = 'gcdlcm:PROCESS_COMPONENT\|lcmfsm:COUNTLCM\|LCM:LCM3\|temp2\[15\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.505 ns" { CLK~clkctrl gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|temp2[15] } "NODE_NAME" } } { "LCM.vhd" "" { Text "C:/.Sekolah/INSTITUT TEKNOLOGI BANDUNG/School Of Electrical Engineering and Informatics/Semester 3/Sistem Digital/Tugas besar/KalkulatorGCDnLCM/LCM.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.757 ns ( 64.15 % ) " "Info: Total cell delay = 1.757 ns ( 64.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.982 ns ( 35.85 % ) " "Info: Total interconnect delay = 0.982 ns ( 35.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.739 ns" { CLK CLK~clkctrl gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|temp2[15] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.739 ns" { CLK {} CLK~combout {} CLK~clkctrl {} gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|temp2[15] {} } { 0.000ns 0.000ns 0.143ns 0.839ns } { 0.000ns 1.091ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 2.732 ns - Longest register " "Info: - Longest clock path from clock \"CLK\" to source register is 2.732 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.091 ns) 1.091 ns CLK 1 CLK PIN_H2 12 " "Info: 1: + IC(0.000 ns) + CELL(1.091 ns) = 1.091 ns; Loc. = PIN_H2; Fanout = 12; CLK Node = 'CLK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "KalkulatorGCDnLCM.vhd" "" { Text "C:/.Sekolah/INSTITUT TEKNOLOGI BANDUNG/School Of Electrical Engineering and Informatics/Semester 3/Sistem Digital/Tugas besar/KalkulatorGCDnLCM/KalkulatorGCDnLCM.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.234 ns CLK~clkctrl 2 COMB CLKCTRL_G2 847 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.234 ns; Loc. = CLKCTRL_G2; Fanout = 847; COMB Node = 'CLK~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "KalkulatorGCDnLCM.vhd" "" { Text "C:/.Sekolah/INSTITUT TEKNOLOGI BANDUNG/School Of Electrical Engineering and Informatics/Semester 3/Sistem Digital/Tugas besar/KalkulatorGCDnLCM/KalkulatorGCDnLCM.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.832 ns) + CELL(0.666 ns) 2.732 ns gcdlcm:PROCESS_COMPONENT\|lcmfsm:COUNTLCM\|LCM:LCM3\|temp1\[2\] 3 REG LCFF_X14_Y9_N5 5 " "Info: 3: + IC(0.832 ns) + CELL(0.666 ns) = 2.732 ns; Loc. = LCFF_X14_Y9_N5; Fanout = 5; REG Node = 'gcdlcm:PROCESS_COMPONENT\|lcmfsm:COUNTLCM\|LCM:LCM3\|temp1\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.498 ns" { CLK~clkctrl gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|temp1[2] } "NODE_NAME" } } { "LCM.vhd" "" { Text "C:/.Sekolah/INSTITUT TEKNOLOGI BANDUNG/School Of Electrical Engineering and Informatics/Semester 3/Sistem Digital/Tugas besar/KalkulatorGCDnLCM/LCM.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.757 ns ( 64.31 % ) " "Info: Total cell delay = 1.757 ns ( 64.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.975 ns ( 35.69 % ) " "Info: Total interconnect delay = 0.975 ns ( 35.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.732 ns" { CLK CLK~clkctrl gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|temp1[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.732 ns" { CLK {} CLK~combout {} CLK~clkctrl {} gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|temp1[2] {} } { 0.000ns 0.000ns 0.143ns 0.832ns } { 0.000ns 1.091ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.739 ns" { CLK CLK~clkctrl gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|temp2[15] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.739 ns" { CLK {} CLK~combout {} CLK~clkctrl {} gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|temp2[15] {} } { 0.000ns 0.000ns 0.143ns 0.839ns } { 0.000ns 1.091ns 0.000ns 0.666ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.732 ns" { CLK CLK~clkctrl gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|temp1[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.732 ns" { CLK {} CLK~combout {} CLK~clkctrl {} gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|temp1[2] {} } { 0.000ns 0.000ns 0.143ns 0.832ns } { 0.000ns 1.091ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "LCM.vhd" "" { Text "C:/.Sekolah/INSTITUT TEKNOLOGI BANDUNG/School Of Electrical Engineering and Informatics/Semester 3/Sistem Digital/Tugas besar/KalkulatorGCDnLCM/LCM.vhd" 22 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "LCM.vhd" "" { Text "C:/.Sekolah/INSTITUT TEKNOLOGI BANDUNG/School Of Electrical Engineering and Informatics/Semester 3/Sistem Digital/Tugas besar/KalkulatorGCDnLCM/LCM.vhd" 22 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.354 ns" { gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|temp1[2] gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|LessThan1~5 gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|LessThan1~7 gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|LessThan1~9 gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|LessThan1~11 gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|LessThan1~13 gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|LessThan1~15 gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|LessThan1~17 gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|LessThan1~19 gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|LessThan1~21 gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|LessThan1~23 gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|LessThan1~25 gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|LessThan1~27 gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|LessThan1~29 gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|LessThan1~31 gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|LessThan1~33 gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|LessThan1~35 gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|LessThan1~37 gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|LessThan1~39 gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|LessThan1~41 gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|LessThan1~43 gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|LessThan1~45 gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|LessThan1~47 gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|LessThan1~49 gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|LessThan1~51 gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|LessThan1~53 gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|LessThan1~55 gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|LessThan1~57 gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|LessThan1~59 gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|LessThan1~61 gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|LessThan1~62 gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|temp2[15]~96 gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|temp2[15] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.354 ns" { gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|temp1[2] {} gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|LessThan1~5 {} gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|LessThan1~7 {} gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|LessThan1~9 {} gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|LessThan1~11 {} gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|LessThan1~13 {} gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|LessThan1~15 {} gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|LessThan1~17 {} gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|LessThan1~19 {} gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|LessThan1~21 {} gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|LessThan1~23 {} gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|LessThan1~25 {} gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|LessThan1~27 {} gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|LessThan1~29 {} gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|LessThan1~31 {} gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|LessThan1~33 {} gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|LessThan1~35 {} gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|LessThan1~37 {} gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|LessThan1~39 {} gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|LessThan1~41 {} gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|LessThan1~43 {} gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|LessThan1~45 {} gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|LessThan1~47 {} gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|LessThan1~49 {} gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|LessThan1~51 {} gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|LessThan1~53 {} gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|LessThan1~55 {} gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|LessThan1~57 {} gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|LessThan1~59 {} gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|LessThan1~61 {} gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|LessThan1~62 {} gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|temp2[15]~96 {} gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|temp2[15] {} } { 0.000ns 1.555ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.347ns 1.420ns } { 0.000ns 0.596ns 0.086ns 0.086ns 0.086ns 0.086ns 0.190ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.175ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.190ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.506ns 0.370ns 0.855ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.739 ns" { CLK CLK~clkctrl gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|temp2[15] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.739 ns" { CLK {} CLK~combout {} CLK~clkctrl {} gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|temp2[15] {} } { 0.000ns 0.000ns 0.143ns 0.839ns } { 0.000ns 1.091ns 0.000ns 0.666ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.732 ns" { CLK CLK~clkctrl gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|temp1[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.732 ns" { CLK {} CLK~combout {} CLK~clkctrl {} gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|temp1[2] {} } { 0.000ns 0.000ns 0.143ns 0.832ns } { 0.000ns 1.091ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "CLK 125 " "Warning: Circuit may not operate. Detected 125 non-operational path(s) clocked by clock \"CLK\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "IO:IO_COMPONENT\|sender:SenderComponent\|currentstate.s7 IO:IO_COMPONENT\|sender:SenderComponent\|send_data\[4\] CLK 3.879 ns " "Info: Found hold time violation between source  pin or register \"IO:IO_COMPONENT\|sender:SenderComponent\|currentstate.s7\" and destination pin or register \"IO:IO_COMPONENT\|sender:SenderComponent\|send_data\[4\]\" for clock \"CLK\" (Hold time is 3.879 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "5.920 ns + Largest " "Info: + Largest clock skew is 5.920 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 9.191 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to destination register is 9.191 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.091 ns) 1.091 ns CLK 1 CLK PIN_H2 12 " "Info: 1: + IC(0.000 ns) + CELL(1.091 ns) = 1.091 ns; Loc. = PIN_H2; Fanout = 12; CLK Node = 'CLK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "KalkulatorGCDnLCM.vhd" "" { Text "C:/.Sekolah/INSTITUT TEKNOLOGI BANDUNG/School Of Electrical Engineering and Informatics/Semester 3/Sistem Digital/Tugas besar/KalkulatorGCDnLCM/KalkulatorGCDnLCM.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.514 ns) + CELL(0.970 ns) 3.575 ns IO:IO_COMPONENT\|sender:SenderComponent\|currentstate.s9 2 REG LCFF_X24_Y6_N11 6 " "Info: 2: + IC(1.514 ns) + CELL(0.970 ns) = 3.575 ns; Loc. = LCFF_X24_Y6_N11; Fanout = 6; REG Node = 'IO:IO_COMPONENT\|sender:SenderComponent\|currentstate.s9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.484 ns" { CLK IO:IO_COMPONENT|sender:SenderComponent|currentstate.s9 } "NODE_NAME" } } { "sender.vhd" "" { Text "C:/.Sekolah/INSTITUT TEKNOLOGI BANDUNG/School Of Electrical Engineering and Informatics/Semester 3/Sistem Digital/Tugas besar/KalkulatorGCDnLCM/sender.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.122 ns) + CELL(0.534 ns) 5.231 ns IO:IO_COMPONENT\|sender:SenderComponent\|WideOr18~1 3 COMB LCCOMB_X24_Y8_N18 1 " "Info: 3: + IC(1.122 ns) + CELL(0.534 ns) = 5.231 ns; Loc. = LCCOMB_X24_Y8_N18; Fanout = 1; COMB Node = 'IO:IO_COMPONENT\|sender:SenderComponent\|WideOr18~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.656 ns" { IO:IO_COMPONENT|sender:SenderComponent|currentstate.s9 IO:IO_COMPONENT|sender:SenderComponent|WideOr18~1 } "NODE_NAME" } } { "sender.vhd" "" { Text "C:/.Sekolah/INSTITUT TEKNOLOGI BANDUNG/School Of Electrical Engineering and Informatics/Semester 3/Sistem Digital/Tugas besar/KalkulatorGCDnLCM/sender.vhd" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.015 ns) + CELL(0.370 ns) 6.616 ns IO:IO_COMPONENT\|sender:SenderComponent\|WideOr18~3 4 COMB LCCOMB_X25_Y7_N0 2 " "Info: 4: + IC(1.015 ns) + CELL(0.370 ns) = 6.616 ns; Loc. = LCCOMB_X25_Y7_N0; Fanout = 2; COMB Node = 'IO:IO_COMPONENT\|sender:SenderComponent\|WideOr18~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.385 ns" { IO:IO_COMPONENT|sender:SenderComponent|WideOr18~1 IO:IO_COMPONENT|sender:SenderComponent|WideOr18~3 } "NODE_NAME" } } { "sender.vhd" "" { Text "C:/.Sekolah/INSTITUT TEKNOLOGI BANDUNG/School Of Electrical Engineering and Informatics/Semester 3/Sistem Digital/Tugas besar/KalkulatorGCDnLCM/sender.vhd" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.020 ns) + CELL(0.000 ns) 7.636 ns IO:IO_COMPONENT\|sender:SenderComponent\|WideOr18~3clkctrl 5 COMB CLKCTRL_G6 5 " "Info: 5: + IC(1.020 ns) + CELL(0.000 ns) = 7.636 ns; Loc. = CLKCTRL_G6; Fanout = 5; COMB Node = 'IO:IO_COMPONENT\|sender:SenderComponent\|WideOr18~3clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.020 ns" { IO:IO_COMPONENT|sender:SenderComponent|WideOr18~3 IO:IO_COMPONENT|sender:SenderComponent|WideOr18~3clkctrl } "NODE_NAME" } } { "sender.vhd" "" { Text "C:/.Sekolah/INSTITUT TEKNOLOGI BANDUNG/School Of Electrical Engineering and Informatics/Semester 3/Sistem Digital/Tugas besar/KalkulatorGCDnLCM/sender.vhd" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.349 ns) + CELL(0.206 ns) 9.191 ns IO:IO_COMPONENT\|sender:SenderComponent\|send_data\[4\] 6 REG LCCOMB_X26_Y6_N20 1 " "Info: 6: + IC(1.349 ns) + CELL(0.206 ns) = 9.191 ns; Loc. = LCCOMB_X26_Y6_N20; Fanout = 1; REG Node = 'IO:IO_COMPONENT\|sender:SenderComponent\|send_data\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.555 ns" { IO:IO_COMPONENT|sender:SenderComponent|WideOr18~3clkctrl IO:IO_COMPONENT|sender:SenderComponent|send_data[4] } "NODE_NAME" } } { "sender.vhd" "" { Text "C:/.Sekolah/INSTITUT TEKNOLOGI BANDUNG/School Of Electrical Engineering and Informatics/Semester 3/Sistem Digital/Tugas besar/KalkulatorGCDnLCM/sender.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.171 ns ( 34.50 % ) " "Info: Total cell delay = 3.171 ns ( 34.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.020 ns ( 65.50 % ) " "Info: Total interconnect delay = 6.020 ns ( 65.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.191 ns" { CLK IO:IO_COMPONENT|sender:SenderComponent|currentstate.s9 IO:IO_COMPONENT|sender:SenderComponent|WideOr18~1 IO:IO_COMPONENT|sender:SenderComponent|WideOr18~3 IO:IO_COMPONENT|sender:SenderComponent|WideOr18~3clkctrl IO:IO_COMPONENT|sender:SenderComponent|send_data[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.191 ns" { CLK {} CLK~combout {} IO:IO_COMPONENT|sender:SenderComponent|currentstate.s9 {} IO:IO_COMPONENT|sender:SenderComponent|WideOr18~1 {} IO:IO_COMPONENT|sender:SenderComponent|WideOr18~3 {} IO:IO_COMPONENT|sender:SenderComponent|WideOr18~3clkctrl {} IO:IO_COMPONENT|sender:SenderComponent|send_data[4] {} } { 0.000ns 0.000ns 1.514ns 1.122ns 1.015ns 1.020ns 1.349ns } { 0.000ns 1.091ns 0.970ns 0.534ns 0.370ns 0.000ns 0.206ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 3.271 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK\" to source register is 3.271 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.091 ns) 1.091 ns CLK 1 CLK PIN_H2 12 " "Info: 1: + IC(0.000 ns) + CELL(1.091 ns) = 1.091 ns; Loc. = PIN_H2; Fanout = 12; CLK Node = 'CLK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "KalkulatorGCDnLCM.vhd" "" { Text "C:/.Sekolah/INSTITUT TEKNOLOGI BANDUNG/School Of Electrical Engineering and Informatics/Semester 3/Sistem Digital/Tugas besar/KalkulatorGCDnLCM/KalkulatorGCDnLCM.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.514 ns) + CELL(0.666 ns) 3.271 ns IO:IO_COMPONENT\|sender:SenderComponent\|currentstate.s7 2 REG LCFF_X24_Y6_N9 3 " "Info: 2: + IC(1.514 ns) + CELL(0.666 ns) = 3.271 ns; Loc. = LCFF_X24_Y6_N9; Fanout = 3; REG Node = 'IO:IO_COMPONENT\|sender:SenderComponent\|currentstate.s7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.180 ns" { CLK IO:IO_COMPONENT|sender:SenderComponent|currentstate.s7 } "NODE_NAME" } } { "sender.vhd" "" { Text "C:/.Sekolah/INSTITUT TEKNOLOGI BANDUNG/School Of Electrical Engineering and Informatics/Semester 3/Sistem Digital/Tugas besar/KalkulatorGCDnLCM/sender.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.757 ns ( 53.71 % ) " "Info: Total cell delay = 1.757 ns ( 53.71 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.514 ns ( 46.29 % ) " "Info: Total interconnect delay = 1.514 ns ( 46.29 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.271 ns" { CLK IO:IO_COMPONENT|sender:SenderComponent|currentstate.s7 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.271 ns" { CLK {} CLK~combout {} IO:IO_COMPONENT|sender:SenderComponent|currentstate.s7 {} } { 0.000ns 0.000ns 1.514ns } { 0.000ns 1.091ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.191 ns" { CLK IO:IO_COMPONENT|sender:SenderComponent|currentstate.s9 IO:IO_COMPONENT|sender:SenderComponent|WideOr18~1 IO:IO_COMPONENT|sender:SenderComponent|WideOr18~3 IO:IO_COMPONENT|sender:SenderComponent|WideOr18~3clkctrl IO:IO_COMPONENT|sender:SenderComponent|send_data[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.191 ns" { CLK {} CLK~combout {} IO:IO_COMPONENT|sender:SenderComponent|currentstate.s9 {} IO:IO_COMPONENT|sender:SenderComponent|WideOr18~1 {} IO:IO_COMPONENT|sender:SenderComponent|WideOr18~3 {} IO:IO_COMPONENT|sender:SenderComponent|WideOr18~3clkctrl {} IO:IO_COMPONENT|sender:SenderComponent|send_data[4] {} } { 0.000ns 0.000ns 1.514ns 1.122ns 1.015ns 1.020ns 1.349ns } { 0.000ns 1.091ns 0.970ns 0.534ns 0.370ns 0.000ns 0.206ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.271 ns" { CLK IO:IO_COMPONENT|sender:SenderComponent|currentstate.s7 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.271 ns" { CLK {} CLK~combout {} IO:IO_COMPONENT|sender:SenderComponent|currentstate.s7 {} } { 0.000ns 0.000ns 1.514ns } { 0.000ns 1.091ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "sender.vhd" "" { Text "C:/.Sekolah/INSTITUT TEKNOLOGI BANDUNG/School Of Electrical Engineering and Informatics/Semester 3/Sistem Digital/Tugas besar/KalkulatorGCDnLCM/sender.vhd" 34 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.737 ns - Shortest register register " "Info: - Shortest register to register delay is 1.737 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns IO:IO_COMPONENT\|sender:SenderComponent\|currentstate.s7 1 REG LCFF_X24_Y6_N9 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X24_Y6_N9; Fanout = 3; REG Node = 'IO:IO_COMPONENT\|sender:SenderComponent\|currentstate.s7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { IO:IO_COMPONENT|sender:SenderComponent|currentstate.s7 } "NODE_NAME" } } { "sender.vhd" "" { Text "C:/.Sekolah/INSTITUT TEKNOLOGI BANDUNG/School Of Electrical Engineering and Informatics/Semester 3/Sistem Digital/Tugas besar/KalkulatorGCDnLCM/sender.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.122 ns) + CELL(0.615 ns) 1.737 ns IO:IO_COMPONENT\|sender:SenderComponent\|send_data\[4\] 2 REG LCCOMB_X26_Y6_N20 1 " "Info: 2: + IC(1.122 ns) + CELL(0.615 ns) = 1.737 ns; Loc. = LCCOMB_X26_Y6_N20; Fanout = 1; REG Node = 'IO:IO_COMPONENT\|sender:SenderComponent\|send_data\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.737 ns" { IO:IO_COMPONENT|sender:SenderComponent|currentstate.s7 IO:IO_COMPONENT|sender:SenderComponent|send_data[4] } "NODE_NAME" } } { "sender.vhd" "" { Text "C:/.Sekolah/INSTITUT TEKNOLOGI BANDUNG/School Of Electrical Engineering and Informatics/Semester 3/Sistem Digital/Tugas besar/KalkulatorGCDnLCM/sender.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.615 ns ( 35.41 % ) " "Info: Total cell delay = 0.615 ns ( 35.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.122 ns ( 64.59 % ) " "Info: Total interconnect delay = 1.122 ns ( 64.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.737 ns" { IO:IO_COMPONENT|sender:SenderComponent|currentstate.s7 IO:IO_COMPONENT|sender:SenderComponent|send_data[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.737 ns" { IO:IO_COMPONENT|sender:SenderComponent|currentstate.s7 {} IO:IO_COMPONENT|sender:SenderComponent|send_data[4] {} } { 0.000ns 1.122ns } { 0.000ns 0.615ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "sender.vhd" "" { Text "C:/.Sekolah/INSTITUT TEKNOLOGI BANDUNG/School Of Electrical Engineering and Informatics/Semester 3/Sistem Digital/Tugas besar/KalkulatorGCDnLCM/sender.vhd" 47 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.191 ns" { CLK IO:IO_COMPONENT|sender:SenderComponent|currentstate.s9 IO:IO_COMPONENT|sender:SenderComponent|WideOr18~1 IO:IO_COMPONENT|sender:SenderComponent|WideOr18~3 IO:IO_COMPONENT|sender:SenderComponent|WideOr18~3clkctrl IO:IO_COMPONENT|sender:SenderComponent|send_data[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.191 ns" { CLK {} CLK~combout {} IO:IO_COMPONENT|sender:SenderComponent|currentstate.s9 {} IO:IO_COMPONENT|sender:SenderComponent|WideOr18~1 {} IO:IO_COMPONENT|sender:SenderComponent|WideOr18~3 {} IO:IO_COMPONENT|sender:SenderComponent|WideOr18~3clkctrl {} IO:IO_COMPONENT|sender:SenderComponent|send_data[4] {} } { 0.000ns 0.000ns 1.514ns 1.122ns 1.015ns 1.020ns 1.349ns } { 0.000ns 1.091ns 0.970ns 0.534ns 0.370ns 0.000ns 0.206ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.271 ns" { CLK IO:IO_COMPONENT|sender:SenderComponent|currentstate.s7 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.271 ns" { CLK {} CLK~combout {} IO:IO_COMPONENT|sender:SenderComponent|currentstate.s7 {} } { 0.000ns 0.000ns 1.514ns } { 0.000ns 1.091ns 0.666ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.737 ns" { IO:IO_COMPONENT|sender:SenderComponent|currentstate.s7 IO:IO_COMPONENT|sender:SenderComponent|send_data[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.737 ns" { IO:IO_COMPONENT|sender:SenderComponent|currentstate.s7 {} IO:IO_COMPONENT|sender:SenderComponent|send_data[4] {} } { 0.000ns 1.122ns } { 0.000ns 0.615ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "IO:IO_COMPONENT\|receiver:RECEIVER_COMPONENT\|MODEtemp\[1\] RST CLK 5.166 ns register " "Info: tsu for register \"IO:IO_COMPONENT\|receiver:RECEIVER_COMPONENT\|MODEtemp\[1\]\" (data pin = \"RST\", clock pin = \"CLK\") is 5.166 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.937 ns + Longest pin register " "Info: + Longest pin to register delay is 7.937 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.091 ns) 1.091 ns RST 1 PIN PIN_H1 101 " "Info: 1: + IC(0.000 ns) + CELL(1.091 ns) = 1.091 ns; Loc. = PIN_H1; Fanout = 101; PIN Node = 'RST'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { RST } "NODE_NAME" } } { "KalkulatorGCDnLCM.vhd" "" { Text "C:/.Sekolah/INSTITUT TEKNOLOGI BANDUNG/School Of Electrical Engineering and Informatics/Semester 3/Sistem Digital/Tugas besar/KalkulatorGCDnLCM/KalkulatorGCDnLCM.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.557 ns) + CELL(0.647 ns) 3.295 ns IO:IO_COMPONENT\|receiver:RECEIVER_COMPONENT\|MODEtemp\[0\]~1 2 COMB LCCOMB_X7_Y6_N16 3 " "Info: 2: + IC(1.557 ns) + CELL(0.647 ns) = 3.295 ns; Loc. = LCCOMB_X7_Y6_N16; Fanout = 3; COMB Node = 'IO:IO_COMPONENT\|receiver:RECEIVER_COMPONENT\|MODEtemp\[0\]~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.204 ns" { RST IO:IO_COMPONENT|receiver:RECEIVER_COMPONENT|MODEtemp[0]~1 } "NODE_NAME" } } { "receiver.vhd" "" { Text "C:/.Sekolah/INSTITUT TEKNOLOGI BANDUNG/School Of Electrical Engineering and Informatics/Semester 3/Sistem Digital/Tugas besar/KalkulatorGCDnLCM/receiver.vhd" 102 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.136 ns) + CELL(0.614 ns) 5.045 ns IO:IO_COMPONENT\|receiver:RECEIVER_COMPONENT\|MODEtemp\[0\]~2 3 COMB LCCOMB_X8_Y8_N8 2 " "Info: 3: + IC(1.136 ns) + CELL(0.614 ns) = 5.045 ns; Loc. = LCCOMB_X8_Y8_N8; Fanout = 2; COMB Node = 'IO:IO_COMPONENT\|receiver:RECEIVER_COMPONENT\|MODEtemp\[0\]~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.750 ns" { IO:IO_COMPONENT|receiver:RECEIVER_COMPONENT|MODEtemp[0]~1 IO:IO_COMPONENT|receiver:RECEIVER_COMPONENT|MODEtemp[0]~2 } "NODE_NAME" } } { "receiver.vhd" "" { Text "C:/.Sekolah/INSTITUT TEKNOLOGI BANDUNG/School Of Electrical Engineering and Informatics/Semester 3/Sistem Digital/Tugas besar/KalkulatorGCDnLCM/receiver.vhd" 102 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.037 ns) + CELL(0.855 ns) 7.937 ns IO:IO_COMPONENT\|receiver:RECEIVER_COMPONENT\|MODEtemp\[1\] 4 REG LCFF_X19_Y5_N25 1 " "Info: 4: + IC(2.037 ns) + CELL(0.855 ns) = 7.937 ns; Loc. = LCFF_X19_Y5_N25; Fanout = 1; REG Node = 'IO:IO_COMPONENT\|receiver:RECEIVER_COMPONENT\|MODEtemp\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.892 ns" { IO:IO_COMPONENT|receiver:RECEIVER_COMPONENT|MODEtemp[0]~2 IO:IO_COMPONENT|receiver:RECEIVER_COMPONENT|MODEtemp[1] } "NODE_NAME" } } { "receiver.vhd" "" { Text "C:/.Sekolah/INSTITUT TEKNOLOGI BANDUNG/School Of Electrical Engineering and Informatics/Semester 3/Sistem Digital/Tugas besar/KalkulatorGCDnLCM/receiver.vhd" 102 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.207 ns ( 40.41 % ) " "Info: Total cell delay = 3.207 ns ( 40.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.730 ns ( 59.59 % ) " "Info: Total interconnect delay = 4.730 ns ( 59.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.937 ns" { RST IO:IO_COMPONENT|receiver:RECEIVER_COMPONENT|MODEtemp[0]~1 IO:IO_COMPONENT|receiver:RECEIVER_COMPONENT|MODEtemp[0]~2 IO:IO_COMPONENT|receiver:RECEIVER_COMPONENT|MODEtemp[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.937 ns" { RST {} RST~combout {} IO:IO_COMPONENT|receiver:RECEIVER_COMPONENT|MODEtemp[0]~1 {} IO:IO_COMPONENT|receiver:RECEIVER_COMPONENT|MODEtemp[0]~2 {} IO:IO_COMPONENT|receiver:RECEIVER_COMPONENT|MODEtemp[1] {} } { 0.000ns 0.000ns 1.557ns 1.136ns 2.037ns } { 0.000ns 1.091ns 0.647ns 0.614ns 0.855ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "receiver.vhd" "" { Text "C:/.Sekolah/INSTITUT TEKNOLOGI BANDUNG/School Of Electrical Engineering and Informatics/Semester 3/Sistem Digital/Tugas besar/KalkulatorGCDnLCM/receiver.vhd" 102 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.731 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK\" to destination register is 2.731 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.091 ns) 1.091 ns CLK 1 CLK PIN_H2 12 " "Info: 1: + IC(0.000 ns) + CELL(1.091 ns) = 1.091 ns; Loc. = PIN_H2; Fanout = 12; CLK Node = 'CLK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "KalkulatorGCDnLCM.vhd" "" { Text "C:/.Sekolah/INSTITUT TEKNOLOGI BANDUNG/School Of Electrical Engineering and Informatics/Semester 3/Sistem Digital/Tugas besar/KalkulatorGCDnLCM/KalkulatorGCDnLCM.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.234 ns CLK~clkctrl 2 COMB CLKCTRL_G2 847 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.234 ns; Loc. = CLKCTRL_G2; Fanout = 847; COMB Node = 'CLK~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "KalkulatorGCDnLCM.vhd" "" { Text "C:/.Sekolah/INSTITUT TEKNOLOGI BANDUNG/School Of Electrical Engineering and Informatics/Semester 3/Sistem Digital/Tugas besar/KalkulatorGCDnLCM/KalkulatorGCDnLCM.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.831 ns) + CELL(0.666 ns) 2.731 ns IO:IO_COMPONENT\|receiver:RECEIVER_COMPONENT\|MODEtemp\[1\] 3 REG LCFF_X19_Y5_N25 1 " "Info: 3: + IC(0.831 ns) + CELL(0.666 ns) = 2.731 ns; Loc. = LCFF_X19_Y5_N25; Fanout = 1; REG Node = 'IO:IO_COMPONENT\|receiver:RECEIVER_COMPONENT\|MODEtemp\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.497 ns" { CLK~clkctrl IO:IO_COMPONENT|receiver:RECEIVER_COMPONENT|MODEtemp[1] } "NODE_NAME" } } { "receiver.vhd" "" { Text "C:/.Sekolah/INSTITUT TEKNOLOGI BANDUNG/School Of Electrical Engineering and Informatics/Semester 3/Sistem Digital/Tugas besar/KalkulatorGCDnLCM/receiver.vhd" 102 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.757 ns ( 64.34 % ) " "Info: Total cell delay = 1.757 ns ( 64.34 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.974 ns ( 35.66 % ) " "Info: Total interconnect delay = 0.974 ns ( 35.66 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.731 ns" { CLK CLK~clkctrl IO:IO_COMPONENT|receiver:RECEIVER_COMPONENT|MODEtemp[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.731 ns" { CLK {} CLK~combout {} CLK~clkctrl {} IO:IO_COMPONENT|receiver:RECEIVER_COMPONENT|MODEtemp[1] {} } { 0.000ns 0.000ns 0.143ns 0.831ns } { 0.000ns 1.091ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.937 ns" { RST IO:IO_COMPONENT|receiver:RECEIVER_COMPONENT|MODEtemp[0]~1 IO:IO_COMPONENT|receiver:RECEIVER_COMPONENT|MODEtemp[0]~2 IO:IO_COMPONENT|receiver:RECEIVER_COMPONENT|MODEtemp[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.937 ns" { RST {} RST~combout {} IO:IO_COMPONENT|receiver:RECEIVER_COMPONENT|MODEtemp[0]~1 {} IO:IO_COMPONENT|receiver:RECEIVER_COMPONENT|MODEtemp[0]~2 {} IO:IO_COMPONENT|receiver:RECEIVER_COMPONENT|MODEtemp[1] {} } { 0.000ns 0.000ns 1.557ns 1.136ns 2.037ns } { 0.000ns 1.091ns 0.647ns 0.614ns 0.855ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.731 ns" { CLK CLK~clkctrl IO:IO_COMPONENT|receiver:RECEIVER_COMPONENT|MODEtemp[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.731 ns" { CLK {} CLK~combout {} CLK~clkctrl {} IO:IO_COMPONENT|receiver:RECEIVER_COMPONENT|MODEtemp[1] {} } { 0.000ns 0.000ns 0.143ns 0.831ns } { 0.000ns 1.091ns 0.000ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK DONEPROCESS gcdlcm:PROCESS_COMPONENT\|lcmfsm:COUNTLCM\|fsm_controller:FSM\|cState.A 10.470 ns register " "Info: tco from clock \"CLK\" to destination pin \"DONEPROCESS\" through register \"gcdlcm:PROCESS_COMPONENT\|lcmfsm:COUNTLCM\|fsm_controller:FSM\|cState.A\" is 10.470 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 2.715 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to source register is 2.715 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.091 ns) 1.091 ns CLK 1 CLK PIN_H2 12 " "Info: 1: + IC(0.000 ns) + CELL(1.091 ns) = 1.091 ns; Loc. = PIN_H2; Fanout = 12; CLK Node = 'CLK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "KalkulatorGCDnLCM.vhd" "" { Text "C:/.Sekolah/INSTITUT TEKNOLOGI BANDUNG/School Of Electrical Engineering and Informatics/Semester 3/Sistem Digital/Tugas besar/KalkulatorGCDnLCM/KalkulatorGCDnLCM.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.234 ns CLK~clkctrl 2 COMB CLKCTRL_G2 847 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.234 ns; Loc. = CLKCTRL_G2; Fanout = 847; COMB Node = 'CLK~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "KalkulatorGCDnLCM.vhd" "" { Text "C:/.Sekolah/INSTITUT TEKNOLOGI BANDUNG/School Of Electrical Engineering and Informatics/Semester 3/Sistem Digital/Tugas besar/KalkulatorGCDnLCM/KalkulatorGCDnLCM.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.815 ns) + CELL(0.666 ns) 2.715 ns gcdlcm:PROCESS_COMPONENT\|lcmfsm:COUNTLCM\|fsm_controller:FSM\|cState.A 3 REG LCFF_X13_Y7_N7 1 " "Info: 3: + IC(0.815 ns) + CELL(0.666 ns) = 2.715 ns; Loc. = LCFF_X13_Y7_N7; Fanout = 1; REG Node = 'gcdlcm:PROCESS_COMPONENT\|lcmfsm:COUNTLCM\|fsm_controller:FSM\|cState.A'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.481 ns" { CLK~clkctrl gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|fsm_controller:FSM|cState.A } "NODE_NAME" } } { "fsm_controller.vhd" "" { Text "C:/.Sekolah/INSTITUT TEKNOLOGI BANDUNG/School Of Electrical Engineering and Informatics/Semester 3/Sistem Digital/Tugas besar/KalkulatorGCDnLCM/fsm_controller.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.757 ns ( 64.71 % ) " "Info: Total cell delay = 1.757 ns ( 64.71 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.958 ns ( 35.29 % ) " "Info: Total interconnect delay = 0.958 ns ( 35.29 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.715 ns" { CLK CLK~clkctrl gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|fsm_controller:FSM|cState.A } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.715 ns" { CLK {} CLK~combout {} CLK~clkctrl {} gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|fsm_controller:FSM|cState.A {} } { 0.000ns 0.000ns 0.143ns 0.815ns } { 0.000ns 1.091ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "fsm_controller.vhd" "" { Text "C:/.Sekolah/INSTITUT TEKNOLOGI BANDUNG/School Of Electrical Engineering and Informatics/Semester 3/Sistem Digital/Tugas besar/KalkulatorGCDnLCM/fsm_controller.vhd" 26 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.451 ns + Longest register pin " "Info: + Longest register to pin delay is 7.451 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns gcdlcm:PROCESS_COMPONENT\|lcmfsm:COUNTLCM\|fsm_controller:FSM\|cState.A 1 REG LCFF_X13_Y7_N7 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X13_Y7_N7; Fanout = 1; REG Node = 'gcdlcm:PROCESS_COMPONENT\|lcmfsm:COUNTLCM\|fsm_controller:FSM\|cState.A'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|fsm_controller:FSM|cState.A } "NODE_NAME" } } { "fsm_controller.vhd" "" { Text "C:/.Sekolah/INSTITUT TEKNOLOGI BANDUNG/School Of Electrical Engineering and Informatics/Semester 3/Sistem Digital/Tugas besar/KalkulatorGCDnLCM/fsm_controller.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.464 ns) + CELL(0.651 ns) 1.115 ns gcdlcm:PROCESS_COMPONENT\|lcmfsm:COUNTLCM\|fsm_controller:FSM\|WideOr0~0 2 COMB LCCOMB_X13_Y7_N16 4 " "Info: 2: + IC(0.464 ns) + CELL(0.651 ns) = 1.115 ns; Loc. = LCCOMB_X13_Y7_N16; Fanout = 4; COMB Node = 'gcdlcm:PROCESS_COMPONENT\|lcmfsm:COUNTLCM\|fsm_controller:FSM\|WideOr0~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.115 ns" { gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|fsm_controller:FSM|cState.A gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|fsm_controller:FSM|WideOr0~0 } "NODE_NAME" } } { "fsm_controller.vhd" "" { Text "C:/.Sekolah/INSTITUT TEKNOLOGI BANDUNG/School Of Electrical Engineering and Informatics/Semester 3/Sistem Digital/Tugas besar/KalkulatorGCDnLCM/fsm_controller.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.146 ns) + CELL(0.206 ns) 2.467 ns gcdlcm:PROCESS_COMPONENT\|done 3 COMB LCCOMB_X12_Y4_N18 2 " "Info: 3: + IC(1.146 ns) + CELL(0.206 ns) = 2.467 ns; Loc. = LCCOMB_X12_Y4_N18; Fanout = 2; COMB Node = 'gcdlcm:PROCESS_COMPONENT\|done'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.352 ns" { gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|fsm_controller:FSM|WideOr0~0 gcdlcm:PROCESS_COMPONENT|done } "NODE_NAME" } } { "gcdlcm.vhd" "" { Text "C:/.Sekolah/INSTITUT TEKNOLOGI BANDUNG/School Of Electrical Engineering and Informatics/Semester 3/Sistem Digital/Tugas besar/KalkulatorGCDnLCM/gcdlcm.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.188 ns) + CELL(2.796 ns) 7.451 ns DONEPROCESS 4 PIN PIN_D11 0 " "Info: 4: + IC(2.188 ns) + CELL(2.796 ns) = 7.451 ns; Loc. = PIN_D11; Fanout = 0; PIN Node = 'DONEPROCESS'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.984 ns" { gcdlcm:PROCESS_COMPONENT|done DONEPROCESS } "NODE_NAME" } } { "KalkulatorGCDnLCM.vhd" "" { Text "C:/.Sekolah/INSTITUT TEKNOLOGI BANDUNG/School Of Electrical Engineering and Informatics/Semester 3/Sistem Digital/Tugas besar/KalkulatorGCDnLCM/KalkulatorGCDnLCM.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.653 ns ( 49.03 % ) " "Info: Total cell delay = 3.653 ns ( 49.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.798 ns ( 50.97 % ) " "Info: Total interconnect delay = 3.798 ns ( 50.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.451 ns" { gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|fsm_controller:FSM|cState.A gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|fsm_controller:FSM|WideOr0~0 gcdlcm:PROCESS_COMPONENT|done DONEPROCESS } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.451 ns" { gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|fsm_controller:FSM|cState.A {} gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|fsm_controller:FSM|WideOr0~0 {} gcdlcm:PROCESS_COMPONENT|done {} DONEPROCESS {} } { 0.000ns 0.464ns 1.146ns 2.188ns } { 0.000ns 0.651ns 0.206ns 2.796ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.715 ns" { CLK CLK~clkctrl gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|fsm_controller:FSM|cState.A } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.715 ns" { CLK {} CLK~combout {} CLK~clkctrl {} gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|fsm_controller:FSM|cState.A {} } { 0.000ns 0.000ns 0.143ns 0.815ns } { 0.000ns 1.091ns 0.000ns 0.666ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.451 ns" { gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|fsm_controller:FSM|cState.A gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|fsm_controller:FSM|WideOr0~0 gcdlcm:PROCESS_COMPONENT|done DONEPROCESS } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.451 ns" { gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|fsm_controller:FSM|cState.A {} gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|fsm_controller:FSM|WideOr0~0 {} gcdlcm:PROCESS_COMPONENT|done {} DONEPROCESS {} } { 0.000ns 0.464ns 1.146ns 2.188ns } { 0.000ns 0.651ns 0.206ns 2.796ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "IO:IO_COMPONENT\|fsm_io:fsm_io_COMP\|state.S1 RST CLK -0.052 ns register " "Info: th for register \"IO:IO_COMPONENT\|fsm_io:fsm_io_COMP\|state.S1\" (data pin = \"RST\", clock pin = \"CLK\") is -0.052 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.736 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to destination register is 2.736 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.091 ns) 1.091 ns CLK 1 CLK PIN_H2 12 " "Info: 1: + IC(0.000 ns) + CELL(1.091 ns) = 1.091 ns; Loc. = PIN_H2; Fanout = 12; CLK Node = 'CLK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "KalkulatorGCDnLCM.vhd" "" { Text "C:/.Sekolah/INSTITUT TEKNOLOGI BANDUNG/School Of Electrical Engineering and Informatics/Semester 3/Sistem Digital/Tugas besar/KalkulatorGCDnLCM/KalkulatorGCDnLCM.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.234 ns CLK~clkctrl 2 COMB CLKCTRL_G2 847 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.234 ns; Loc. = CLKCTRL_G2; Fanout = 847; COMB Node = 'CLK~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "KalkulatorGCDnLCM.vhd" "" { Text "C:/.Sekolah/INSTITUT TEKNOLOGI BANDUNG/School Of Electrical Engineering and Informatics/Semester 3/Sistem Digital/Tugas besar/KalkulatorGCDnLCM/KalkulatorGCDnLCM.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.836 ns) + CELL(0.666 ns) 2.736 ns IO:IO_COMPONENT\|fsm_io:fsm_io_COMP\|state.S1 3 REG LCFF_X17_Y3_N31 4 " "Info: 3: + IC(0.836 ns) + CELL(0.666 ns) = 2.736 ns; Loc. = LCFF_X17_Y3_N31; Fanout = 4; REG Node = 'IO:IO_COMPONENT\|fsm_io:fsm_io_COMP\|state.S1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.502 ns" { CLK~clkctrl IO:IO_COMPONENT|fsm_io:fsm_io_COMP|state.S1 } "NODE_NAME" } } { "fsm_io.vhd" "" { Text "C:/.Sekolah/INSTITUT TEKNOLOGI BANDUNG/School Of Electrical Engineering and Informatics/Semester 3/Sistem Digital/Tugas besar/KalkulatorGCDnLCM/fsm_io.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.757 ns ( 64.22 % ) " "Info: Total cell delay = 1.757 ns ( 64.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.979 ns ( 35.78 % ) " "Info: Total interconnect delay = 0.979 ns ( 35.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.736 ns" { CLK CLK~clkctrl IO:IO_COMPONENT|fsm_io:fsm_io_COMP|state.S1 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.736 ns" { CLK {} CLK~combout {} CLK~clkctrl {} IO:IO_COMPONENT|fsm_io:fsm_io_COMP|state.S1 {} } { 0.000ns 0.000ns 0.143ns 0.836ns } { 0.000ns 1.091ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "fsm_io.vhd" "" { Text "C:/.Sekolah/INSTITUT TEKNOLOGI BANDUNG/School Of Electrical Engineering and Informatics/Semester 3/Sistem Digital/Tugas besar/KalkulatorGCDnLCM/fsm_io.vhd" 24 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.094 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.094 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.091 ns) 1.091 ns RST 1 PIN PIN_H1 101 " "Info: 1: + IC(0.000 ns) + CELL(1.091 ns) = 1.091 ns; Loc. = PIN_H1; Fanout = 101; PIN Node = 'RST'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { RST } "NODE_NAME" } } { "KalkulatorGCDnLCM.vhd" "" { Text "C:/.Sekolah/INSTITUT TEKNOLOGI BANDUNG/School Of Electrical Engineering and Informatics/Semester 3/Sistem Digital/Tugas besar/KalkulatorGCDnLCM/KalkulatorGCDnLCM.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.689 ns) + CELL(0.206 ns) 2.986 ns IO:IO_COMPONENT\|fsm_io:fsm_io_COMP\|state~28 2 COMB LCCOMB_X17_Y3_N30 1 " "Info: 2: + IC(1.689 ns) + CELL(0.206 ns) = 2.986 ns; Loc. = LCCOMB_X17_Y3_N30; Fanout = 1; COMB Node = 'IO:IO_COMPONENT\|fsm_io:fsm_io_COMP\|state~28'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.895 ns" { RST IO:IO_COMPONENT|fsm_io:fsm_io_COMP|state~28 } "NODE_NAME" } } { "fsm_io.vhd" "" { Text "C:/.Sekolah/INSTITUT TEKNOLOGI BANDUNG/School Of Electrical Engineering and Informatics/Semester 3/Sistem Digital/Tugas besar/KalkulatorGCDnLCM/fsm_io.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 3.094 ns IO:IO_COMPONENT\|fsm_io:fsm_io_COMP\|state.S1 3 REG LCFF_X17_Y3_N31 4 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 3.094 ns; Loc. = LCFF_X17_Y3_N31; Fanout = 4; REG Node = 'IO:IO_COMPONENT\|fsm_io:fsm_io_COMP\|state.S1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { IO:IO_COMPONENT|fsm_io:fsm_io_COMP|state~28 IO:IO_COMPONENT|fsm_io:fsm_io_COMP|state.S1 } "NODE_NAME" } } { "fsm_io.vhd" "" { Text "C:/.Sekolah/INSTITUT TEKNOLOGI BANDUNG/School Of Electrical Engineering and Informatics/Semester 3/Sistem Digital/Tugas besar/KalkulatorGCDnLCM/fsm_io.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.405 ns ( 45.41 % ) " "Info: Total cell delay = 1.405 ns ( 45.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.689 ns ( 54.59 % ) " "Info: Total interconnect delay = 1.689 ns ( 54.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.094 ns" { RST IO:IO_COMPONENT|fsm_io:fsm_io_COMP|state~28 IO:IO_COMPONENT|fsm_io:fsm_io_COMP|state.S1 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.094 ns" { RST {} RST~combout {} IO:IO_COMPONENT|fsm_io:fsm_io_COMP|state~28 {} IO:IO_COMPONENT|fsm_io:fsm_io_COMP|state.S1 {} } { 0.000ns 0.000ns 1.689ns 0.000ns } { 0.000ns 1.091ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.736 ns" { CLK CLK~clkctrl IO:IO_COMPONENT|fsm_io:fsm_io_COMP|state.S1 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.736 ns" { CLK {} CLK~combout {} CLK~clkctrl {} IO:IO_COMPONENT|fsm_io:fsm_io_COMP|state.S1 {} } { 0.000ns 0.000ns 0.143ns 0.836ns } { 0.000ns 1.091ns 0.000ns 0.666ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.094 ns" { RST IO:IO_COMPONENT|fsm_io:fsm_io_COMP|state~28 IO:IO_COMPONENT|fsm_io:fsm_io_COMP|state.S1 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.094 ns" { RST {} RST~combout {} IO:IO_COMPONENT|fsm_io:fsm_io_COMP|state~28 {} IO:IO_COMPONENT|fsm_io:fsm_io_COMP|state.S1 {} } { 0.000ns 0.000ns 1.689ns 0.000ns } { 0.000ns 1.091ns 0.206ns 0.108ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 9 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "181 " "Info: Peak virtual memory: 181 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 26 12:49:08 2023 " "Info: Processing ended: Sun Nov 26 12:49:08 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
