

================================================================
== Vitis HLS Report for 'convolve_Pipeline_VITIS_LOOP_21_2'
================================================================
* Date:           Wed Nov  6 17:37:06 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        sobel_edge_detector_PL
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.174 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       17|       17|  0.170 us|  0.170 us|   17|   17|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_21_2  |       15|       15|         6|          5|          1|     3|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      418|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     6|        0|       40|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      227|    -|
|Register             |        -|     -|      213|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     6|      213|      685|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3072|   864000|   432000|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9216|  2592000|  1296000|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-----------------------+--------------------+---------+----+---+----+-----+
    |        Instance       |       Module       | BRAM_18K| DSP| FF| LUT| URAM|
    +-----------------------+--------------------+---------+----+---+----+-----+
    |mul_32s_32s_32_1_1_U1  |mul_32s_32s_32_1_1  |        0|   3|  0|  20|    0|
    |mul_32s_32s_32_1_1_U2  |mul_32s_32s_32_1_1  |        0|   3|  0|  20|    0|
    +-----------------------+--------------------+---------+----+---+----+-----+
    |Total                  |                    |        0|   6|  0|  40|    0|
    +-----------------------+--------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln31_10_fu_411_p2  |         +|   0|  0|  12|           5|           5|
    |add_ln31_11_fu_417_p2  |         +|   0|  0|  12|           5|           5|
    |add_ln31_12_fu_427_p2  |         +|   0|  0|  12|           5|           5|
    |add_ln31_13_fu_437_p2  |         +|   0|  0|  12|           5|           5|
    |add_ln31_1_fu_368_p2   |         +|   0|  0|  10|           3|           1|
    |add_ln31_3_fu_392_p2   |         +|   0|  0|  12|           5|           5|
    |add_ln31_4_fu_321_p2   |         +|   0|  0|  12|           5|           5|
    |add_ln31_5_fu_327_p2   |         +|   0|  0|  12|           5|           5|
    |add_ln31_6_fu_348_p2   |         +|   0|  0|  12|           5|           5|
    |add_ln31_7_fu_359_p2   |         +|   0|  0|  12|           5|           5|
    |add_ln31_8_fu_377_p2   |         +|   0|  0|  12|           5|           5|
    |add_ln31_9_fu_396_p2   |         +|   0|  0|  12|           5|           5|
    |add_ln31_fu_338_p2     |         +|   0|  0|   9|           2|           2|
    |add_ln33_2_fu_470_p2   |         +|   0|  0|  32|          32|          32|
    |add_ln33_3_fu_474_p2   |         +|   0|  0|  32|          32|          32|
    |add_ln33_4_fu_459_p2   |         +|   0|  0|  32|          32|          32|
    |add_ln33_5_fu_464_p2   |         +|   0|  0|  32|          32|          32|
    |add_ln33_6_fu_480_p2   |         +|   0|  0|  32|          32|          32|
    |empty_7_fu_303_p2      |         +|   0|  0|  10|           3|           2|
    |empty_8_fu_400_p2      |         +|   0|  0|  12|           5|           1|
    |grp_fu_271_p2          |         +|   0|  0|  39|          32|          32|
    |output_r_d0            |         +|   0|  0|  32|          32|          32|
    |icmp_ln21_fu_289_p2    |      icmp|   0|  0|  12|           3|           4|
    |ap_enable_pp0          |       xor|   0|  0|   2|           1|           2|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0| 418|         296|         291|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                    |  31|          6|    1|          6|
    |ap_done_int                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0      |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0_reg  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1      |   9|          2|    1|          2|
    |ap_sig_allocacmp_j_1         |   9|          2|    3|          6|
    |grp_fu_259_p0                |  14|          3|   32|         96|
    |grp_fu_259_p1                |  31|          6|   32|        192|
    |grp_fu_264_p0                |  14|          3|   32|         96|
    |grp_fu_264_p1                |  26|          5|   32|        160|
    |j_fu_82                      |   9|          2|    3|          6|
    |x_address0                   |  31|          6|    5|         30|
    |x_address1                   |  26|          5|    5|         25|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        | 227|         46|  149|        625|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |add_ln31_13_reg_643          |   5|   0|    5|          0|
    |add_ln31_3_reg_623           |   5|   0|    5|          0|
    |add_ln31_4_reg_581           |   5|   0|    5|          0|
    |add_ln31_9_reg_628           |   5|   0|    5|          0|
    |add_ln33_1_reg_648           |  32|   0|   32|          0|
    |add_ln33_5_reg_678           |  32|   0|   32|          0|
    |add_ln33_reg_618             |  32|   0|   32|          0|
    |ap_CS_fsm                    |   5|   0|    5|          0|
    |ap_done_reg                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |icmp_ln21_reg_571            |   1|   0|    1|          0|
    |j_1_reg_566                  |   3|   0|    3|          0|
    |j_fu_82                      |   3|   0|    3|          0|
    |mul_ln33_reg_668             |  32|   0|   32|          0|
    |p_phi_fu_78                  |   5|   0|    5|          0|
    |reg_277                      |  32|   0|   32|          0|
    |zext_ln31_1_reg_653          |   5|   0|   64|         59|
    |zext_ln31_4_reg_591          |   2|   0|    5|          3|
    |zext_ln31_7_reg_607          |   3|   0|    5|          2|
    |zext_ln31_reg_575            |   3|   0|    5|          2|
    +-----------------------------+----+----+-----+-----------+
    |Total                        | 213|   0|  279|         66|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+-----------------------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |           Source Object           |    C Type    |
+-------------------+-----+-----+------------+-----------------------------------+--------------+
|ap_clk             |   in|    1|  ap_ctrl_hs|  convolve_Pipeline_VITIS_LOOP_21_2|  return value|
|ap_rst             |   in|    1|  ap_ctrl_hs|  convolve_Pipeline_VITIS_LOOP_21_2|  return value|
|ap_start           |   in|    1|  ap_ctrl_hs|  convolve_Pipeline_VITIS_LOOP_21_2|  return value|
|ap_done            |  out|    1|  ap_ctrl_hs|  convolve_Pipeline_VITIS_LOOP_21_2|  return value|
|ap_idle            |  out|    1|  ap_ctrl_hs|  convolve_Pipeline_VITIS_LOOP_21_2|  return value|
|ap_ready           |  out|    1|  ap_ctrl_hs|  convolve_Pipeline_VITIS_LOOP_21_2|  return value|
|add_ln31_2         |   in|    5|     ap_none|                         add_ln31_2|        scalar|
|x_address0         |  out|    5|   ap_memory|                                  x|         array|
|x_ce0              |  out|    1|   ap_memory|                                  x|         array|
|x_q0               |   in|   32|   ap_memory|                                  x|         array|
|x_address1         |  out|    5|   ap_memory|                                  x|         array|
|x_ce1              |  out|    1|   ap_memory|                                  x|         array|
|x_q1               |   in|   32|   ap_memory|                                  x|         array|
|output_r_address0  |  out|    5|   ap_memory|                           output_r|         array|
|output_r_ce0       |  out|    1|   ap_memory|                           output_r|         array|
|output_r_we0       |  out|    1|   ap_memory|                           output_r|         array|
|output_r_d0        |  out|   32|   ap_memory|                           output_r|         array|
|empty              |   in|    3|     ap_none|                              empty|        scalar|
|i                  |   in|    5|     ap_none|                                  i|        scalar|
|w_7                |   in|   32|     ap_none|                                w_7|        scalar|
|w_8                |   in|   32|     ap_none|                                w_8|        scalar|
|w_2                |   in|   32|     ap_none|                                w_2|        scalar|
|w_1                |   in|   32|     ap_none|                                w_1|        scalar|
|w_5                |   in|   32|     ap_none|                                w_5|        scalar|
|w_3                |   in|   32|     ap_none|                                w_3|        scalar|
|w_4                |   in|   32|     ap_none|                                w_4|        scalar|
|w_6                |   in|   32|     ap_none|                                w_6|        scalar|
|w                  |   in|   32|     ap_none|                                  w|        scalar|
|p_phi_out          |  out|    5|      ap_vld|                          p_phi_out|       pointer|
|p_phi_out_ap_vld   |  out|    1|      ap_vld|                          p_phi_out|       pointer|
+-------------------+-----+-----+------------+-----------------------------------+--------------+

