[Library]
others = $MODEL_TECH/../modelsim.ini
igloo = C:/Program Files (x86)/Microsemi/Libero_SoC_v11.9/Designer/lib/modelsim/precompiled/vlog/igloo
presynth = presynth
postlayout = ../designer/impl1/simulation/postlayout
syncad_vhdl_lib = C:\Program Files (x86)\Microsemi\Libero_SoC_v11.9\Designer/lib/actel/syncad_vhdl_lib

[vcom]
VHDL93 = 1

[vsim]
IterationLimit = 5000
