

================================================================
== Vitis HLS Report for 'relu_stage_0_1'
================================================================
* Date:           Tue Jan 13 11:22:04 2026

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        ls_project
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.015 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     4099|     4099|  40.990 us|  40.990 us|  4099|  4099|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                         |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name        |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- l_S_j_0_j1_l_S_i_0_i1  |     4097|     4097|         3|          1|          1|  4096|       yes|
        +-------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.48>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i1 = alloca i32 1"   --->   Operation 6 'alloca' 'i1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%j1 = alloca i32 1"   --->   Operation 7 'alloca' 'j1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 8 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %v411, void @empty_9, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.46ns)   --->   "%store_ln47 = store i13 0, i13 %indvar_flatten" [kernel.cpp:47]   --->   Operation 10 'store' 'store_ln47' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln47 = br void" [kernel.cpp:47]   --->   Operation 13 'br' 'br_ln47' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i13 %indvar_flatten" [kernel.cpp:47]   --->   Operation 14 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.85ns)   --->   "%icmp_ln47 = icmp_eq  i13 %indvar_flatten_load, i13 4096" [kernel.cpp:47]   --->   Operation 15 'icmp' 'icmp_ln47' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (1.02ns)   --->   "%add_ln47_1 = add i13 %indvar_flatten_load, i13 1" [kernel.cpp:47]   --->   Operation 16 'add' 'add_ln47_1' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln47 = br i1 %icmp_ln47, void %.split2, void" [kernel.cpp:47]   --->   Operation 17 'br' 'br_ln47' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.46ns)   --->   "%store_ln47 = store i13 %add_ln47_1, i13 %indvar_flatten" [kernel.cpp:47]   --->   Operation 18 'store' 'store_ln47' <Predicate = (!icmp_ln47)> <Delay = 0.46>

State 2 <SV = 1> <Delay = 4.01>
ST_2 : Operation 19 [1/1] (2.10ns)   --->   "%v411_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %v411" [/tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 19 'read' 'v411_read' <Predicate = true> <Delay = 2.10> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 4> <FIFO>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%tmp_3 = bitcast i32 %v411_read" [/tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 20 'bitcast' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%tmp = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %v411_read, i32 23, i32 30" [kernel.cpp:51]   --->   Operation 21 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%trunc_ln51 = trunc i32 %v411_read" [kernel.cpp:51]   --->   Operation 22 'trunc' 'trunc_ln51' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.70ns)   --->   "%icmp_ln51 = icmp_ne  i8 %tmp, i8 255" [kernel.cpp:51]   --->   Operation 23 'icmp' 'icmp_ln51' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.88ns)   --->   "%icmp_ln51_1 = icmp_eq  i23 %trunc_ln51, i23 0" [kernel.cpp:51]   --->   Operation 24 'icmp' 'icmp_ln51_1' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [2/2] (1.91ns)   --->   "%tmp_1 = fcmp_ogt  i32 %tmp_3, i32 0" [kernel.cpp:51]   --->   Operation 25 'fcmp' 'tmp_1' <Predicate = true> <Delay = 1.91> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%ret_ln56 = ret" [kernel.cpp:56]   --->   Operation 51 'ret' 'ret_ln56' <Predicate = (icmp_ln47)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.52>
ST_3 : Operation 12 [1/1] (0.46ns)   --->   "%store_ln47 = store i7 0, i7 %i1" [kernel.cpp:47]   --->   Operation 12 'store' 'store_ln47' <Predicate = true> <Delay = 0.46>
ST_3 : Operation 11 [1/1] (0.46ns)   --->   "%store_ln47 = store i7 0, i7 %j1" [kernel.cpp:47]   --->   Operation 11 'store' 'store_ln47' <Predicate = true> <Delay = 0.46>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%i1_load = load i7 %i1" [kernel.cpp:48]   --->   Operation 26 'load' 'i1_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%j1_load = load i7 %j1" [kernel.cpp:47]   --->   Operation 27 'load' 'j1_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.85ns)   --->   "%add_ln47 = add i7 %j1_load, i7 1" [kernel.cpp:47]   --->   Operation 28 'add' 'add_ln47' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @l_S_j_0_j1_l_S_i_0_i1_str"   --->   Operation 29 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4096, i64 4096, i64 4096"   --->   Operation 30 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.71ns)   --->   "%icmp_ln48 = icmp_eq  i7 %i1_load, i7 64" [kernel.cpp:48]   --->   Operation 31 'icmp' 'icmp_ln48' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 32 [1/1] (0.37ns)   --->   "%select_ln47 = select i1 %icmp_ln48, i7 0, i7 %i1_load" [kernel.cpp:47]   --->   Operation 32 'select' 'select_ln47' <Predicate = true> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 33 [1/1] (0.37ns)   --->   "%select_ln47_1 = select i1 %icmp_ln48, i7 %add_ln47, i7 %j1_load" [kernel.cpp:47]   --->   Operation 33 'select' 'select_ln47_1' <Predicate = true> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln53 = zext i7 %select_ln47_1" [kernel.cpp:53]   --->   Operation 34 'zext' 'zext_ln53' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%trunc_ln53 = trunc i7 %select_ln47" [kernel.cpp:53]   --->   Operation 35 'trunc' 'trunc_ln53' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_3_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln53, i6 0" [kernel.cpp:53]   --->   Operation 36 'bitconcatenate' 'tmp_3_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.99ns)   --->   "%add_ln53 = add i12 %tmp_3_cast, i12 %zext_ln53" [kernel.cpp:53]   --->   Operation 37 'add' 'add_ln53' <Predicate = true> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln53_1 = zext i12 %add_ln53" [kernel.cpp:53]   --->   Operation 38 'zext' 'zext_ln53_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%v13_addr = getelementptr i32 %v13, i64 0, i64 %zext_ln53_1" [kernel.cpp:53]   --->   Operation 39 'getelementptr' 'v13_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_3" [/tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:0]   --->   Operation 40 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [/tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:0]   --->   Operation 41 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node v19)   --->   "%or_ln51 = or i1 %icmp_ln51_1, i1 %icmp_ln51" [kernel.cpp:51]   --->   Operation 42 'or' 'or_ln51' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 43 [1/2] (1.91ns)   --->   "%tmp_1 = fcmp_ogt  i32 %tmp_3, i32 0" [kernel.cpp:51]   --->   Operation 43 'fcmp' 'tmp_1' <Predicate = true> <Delay = 1.91> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node v19)   --->   "%v18 = and i1 %or_ln51, i1 %tmp_1" [kernel.cpp:51]   --->   Operation 44 'and' 'v18' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 45 [1/1] (0.28ns) (out node of the LUT)   --->   "%v19 = select i1 %v18, i32 %tmp_3, i32 0" [kernel.cpp:52]   --->   Operation 45 'select' 'v19' <Predicate = true> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 46 [1/1] (1.29ns)   --->   "%store_ln53 = store i32 %v19, i12 %v13_addr" [kernel.cpp:53]   --->   Operation 46 'store' 'store_ln53' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 47 [1/1] (0.85ns)   --->   "%add_ln48 = add i7 %select_ln47, i7 1" [kernel.cpp:48]   --->   Operation 47 'add' 'add_ln48' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 48 [1/1] (0.46ns)   --->   "%store_ln47 = store i7 %select_ln47_1, i7 %j1" [kernel.cpp:47]   --->   Operation 48 'store' 'store_ln47' <Predicate = true> <Delay = 0.46>
ST_3 : Operation 49 [1/1] (0.46ns)   --->   "%store_ln48 = store i7 %add_ln48, i7 %i1" [kernel.cpp:48]   --->   Operation 49 'store' 'store_ln48' <Predicate = true> <Delay = 0.46>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 50 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ v13]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ v411]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i1                  (alloca           ) [ 0111]
j1                  (alloca           ) [ 0111]
indvar_flatten      (alloca           ) [ 0100]
specinterface_ln0   (specinterface    ) [ 0000]
store_ln47          (store            ) [ 0000]
store_ln47          (store            ) [ 0000]
store_ln47          (store            ) [ 0000]
br_ln47             (br               ) [ 0000]
indvar_flatten_load (load             ) [ 0000]
icmp_ln47           (icmp             ) [ 0110]
add_ln47_1          (add              ) [ 0000]
br_ln47             (br               ) [ 0000]
store_ln47          (store            ) [ 0000]
v411_read           (read             ) [ 0000]
tmp_3               (bitcast          ) [ 0101]
tmp                 (partselect       ) [ 0000]
trunc_ln51          (trunc            ) [ 0000]
icmp_ln51           (icmp             ) [ 0101]
icmp_ln51_1         (icmp             ) [ 0101]
i1_load             (load             ) [ 0000]
j1_load             (load             ) [ 0000]
add_ln47            (add              ) [ 0000]
specloopname_ln0    (specloopname     ) [ 0000]
empty               (speclooptripcount) [ 0000]
icmp_ln48           (icmp             ) [ 0000]
select_ln47         (select           ) [ 0000]
select_ln47_1       (select           ) [ 0000]
zext_ln53           (zext             ) [ 0000]
trunc_ln53          (trunc            ) [ 0000]
tmp_3_cast          (bitconcatenate   ) [ 0000]
add_ln53            (add              ) [ 0000]
zext_ln53_1         (zext             ) [ 0000]
v13_addr            (getelementptr    ) [ 0000]
specpipeline_ln0    (specpipeline     ) [ 0000]
specloopname_ln0    (specloopname     ) [ 0000]
or_ln51             (or               ) [ 0000]
tmp_1               (fcmp             ) [ 0000]
v18                 (and              ) [ 0000]
v19                 (select           ) [ 0000]
store_ln53          (store            ) [ 0000]
add_ln48            (add              ) [ 0000]
store_ln47          (store            ) [ 0000]
store_ln48          (store            ) [ 0000]
br_ln0              (br               ) [ 0000]
ret_ln56            (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="v13">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v13"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="v411">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v411"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="l_S_j_0_j1_l_S_i_0_i1_str"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i6.i6"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="58" class="1004" name="i1_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="1" slack="0"/>
<pin id="60" dir="1" index="1" bw="7" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i1/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="j1_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="0"/>
<pin id="64" dir="1" index="1" bw="7" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j1/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="indvar_flatten_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="v411_read_read_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="32" slack="0"/>
<pin id="72" dir="0" index="1" bw="32" slack="0"/>
<pin id="73" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="v411_read/2 "/>
</bind>
</comp>

<comp id="76" class="1004" name="v13_addr_gep_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="32" slack="0"/>
<pin id="78" dir="0" index="1" bw="1" slack="0"/>
<pin id="79" dir="0" index="2" bw="12" slack="0"/>
<pin id="80" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v13_addr/3 "/>
</bind>
</comp>

<comp id="83" class="1004" name="store_ln53_access_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="12" slack="0"/>
<pin id="85" dir="0" index="1" bw="32" slack="0"/>
<pin id="86" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="87" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln53/3 "/>
</bind>
</comp>

<comp id="89" class="1004" name="grp_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="32" slack="0"/>
<pin id="91" dir="0" index="1" bw="32" slack="0"/>
<pin id="92" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="94" class="1004" name="store_ln47_store_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="0" index="1" bw="13" slack="0"/>
<pin id="97" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln47/1 "/>
</bind>
</comp>

<comp id="99" class="1004" name="store_ln47_store_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="1" slack="0"/>
<pin id="101" dir="0" index="1" bw="7" slack="2"/>
<pin id="102" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln47/3 "/>
</bind>
</comp>

<comp id="104" class="1004" name="store_ln47_store_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="0" index="1" bw="7" slack="2"/>
<pin id="107" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln47/3 "/>
</bind>
</comp>

<comp id="109" class="1004" name="indvar_flatten_load_load_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="13" slack="0"/>
<pin id="111" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="icmp_ln47_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="13" slack="0"/>
<pin id="114" dir="0" index="1" bw="13" slack="0"/>
<pin id="115" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln47/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="add_ln47_1_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="13" slack="0"/>
<pin id="120" dir="0" index="1" bw="1" slack="0"/>
<pin id="121" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln47_1/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="store_ln47_store_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="13" slack="0"/>
<pin id="126" dir="0" index="1" bw="13" slack="0"/>
<pin id="127" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln47/1 "/>
</bind>
</comp>

<comp id="129" class="1004" name="tmp_3_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="32" slack="0"/>
<pin id="131" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="tmp_3/2 "/>
</bind>
</comp>

<comp id="134" class="1004" name="tmp_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="8" slack="0"/>
<pin id="136" dir="0" index="1" bw="32" slack="0"/>
<pin id="137" dir="0" index="2" bw="6" slack="0"/>
<pin id="138" dir="0" index="3" bw="6" slack="0"/>
<pin id="139" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="144" class="1004" name="trunc_ln51_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="32" slack="0"/>
<pin id="146" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln51/2 "/>
</bind>
</comp>

<comp id="148" class="1004" name="icmp_ln51_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="8" slack="0"/>
<pin id="150" dir="0" index="1" bw="1" slack="0"/>
<pin id="151" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln51/2 "/>
</bind>
</comp>

<comp id="154" class="1004" name="icmp_ln51_1_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="23" slack="0"/>
<pin id="156" dir="0" index="1" bw="1" slack="0"/>
<pin id="157" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln51_1/2 "/>
</bind>
</comp>

<comp id="160" class="1004" name="i1_load_load_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="7" slack="2"/>
<pin id="162" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i1_load/3 "/>
</bind>
</comp>

<comp id="163" class="1004" name="j1_load_load_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="7" slack="2"/>
<pin id="165" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j1_load/3 "/>
</bind>
</comp>

<comp id="166" class="1004" name="add_ln47_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="7" slack="0"/>
<pin id="168" dir="0" index="1" bw="1" slack="0"/>
<pin id="169" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln47/3 "/>
</bind>
</comp>

<comp id="172" class="1004" name="icmp_ln48_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="7" slack="0"/>
<pin id="174" dir="0" index="1" bw="7" slack="0"/>
<pin id="175" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln48/3 "/>
</bind>
</comp>

<comp id="178" class="1004" name="select_ln47_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="1" slack="0"/>
<pin id="180" dir="0" index="1" bw="1" slack="0"/>
<pin id="181" dir="0" index="2" bw="7" slack="0"/>
<pin id="182" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln47/3 "/>
</bind>
</comp>

<comp id="186" class="1004" name="select_ln47_1_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="1" slack="0"/>
<pin id="188" dir="0" index="1" bw="7" slack="0"/>
<pin id="189" dir="0" index="2" bw="7" slack="0"/>
<pin id="190" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln47_1/3 "/>
</bind>
</comp>

<comp id="194" class="1004" name="zext_ln53_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="7" slack="0"/>
<pin id="196" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln53/3 "/>
</bind>
</comp>

<comp id="198" class="1004" name="trunc_ln53_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="7" slack="0"/>
<pin id="200" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln53/3 "/>
</bind>
</comp>

<comp id="202" class="1004" name="tmp_3_cast_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="12" slack="0"/>
<pin id="204" dir="0" index="1" bw="6" slack="0"/>
<pin id="205" dir="0" index="2" bw="1" slack="0"/>
<pin id="206" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_3_cast/3 "/>
</bind>
</comp>

<comp id="210" class="1004" name="add_ln53_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="12" slack="0"/>
<pin id="212" dir="0" index="1" bw="7" slack="0"/>
<pin id="213" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln53/3 "/>
</bind>
</comp>

<comp id="216" class="1004" name="zext_ln53_1_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="12" slack="0"/>
<pin id="218" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln53_1/3 "/>
</bind>
</comp>

<comp id="221" class="1004" name="or_ln51_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="1" slack="1"/>
<pin id="223" dir="0" index="1" bw="1" slack="1"/>
<pin id="224" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln51/3 "/>
</bind>
</comp>

<comp id="225" class="1004" name="v18_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="1" slack="0"/>
<pin id="227" dir="0" index="1" bw="1" slack="0"/>
<pin id="228" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="v18/3 "/>
</bind>
</comp>

<comp id="231" class="1004" name="v19_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="1" slack="0"/>
<pin id="233" dir="0" index="1" bw="32" slack="1"/>
<pin id="234" dir="0" index="2" bw="32" slack="0"/>
<pin id="235" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="v19/3 "/>
</bind>
</comp>

<comp id="239" class="1004" name="add_ln48_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="7" slack="0"/>
<pin id="241" dir="0" index="1" bw="1" slack="0"/>
<pin id="242" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln48/3 "/>
</bind>
</comp>

<comp id="245" class="1004" name="store_ln47_store_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="7" slack="0"/>
<pin id="247" dir="0" index="1" bw="7" slack="2"/>
<pin id="248" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln47/3 "/>
</bind>
</comp>

<comp id="250" class="1004" name="store_ln48_store_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="7" slack="0"/>
<pin id="252" dir="0" index="1" bw="7" slack="2"/>
<pin id="253" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln48/3 "/>
</bind>
</comp>

<comp id="255" class="1005" name="i1_reg_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="7" slack="2"/>
<pin id="257" dir="1" index="1" bw="7" slack="2"/>
</pin_list>
<bind>
<opset="i1 "/>
</bind>
</comp>

<comp id="262" class="1005" name="j1_reg_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="7" slack="2"/>
<pin id="264" dir="1" index="1" bw="7" slack="2"/>
</pin_list>
<bind>
<opset="j1 "/>
</bind>
</comp>

<comp id="269" class="1005" name="indvar_flatten_reg_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="13" slack="0"/>
<pin id="271" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="276" class="1005" name="icmp_ln47_reg_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="1" slack="1"/>
<pin id="278" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln47 "/>
</bind>
</comp>

<comp id="280" class="1005" name="tmp_3_reg_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="32" slack="1"/>
<pin id="282" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="286" class="1005" name="icmp_ln51_reg_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="1" slack="1"/>
<pin id="288" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln51 "/>
</bind>
</comp>

<comp id="291" class="1005" name="icmp_ln51_1_reg_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="1" slack="1"/>
<pin id="293" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln51_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="61"><net_src comp="4" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="65"><net_src comp="4" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="69"><net_src comp="4" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="74"><net_src comp="22" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="75"><net_src comp="2" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="81"><net_src comp="0" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="82"><net_src comp="52" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="88"><net_src comp="76" pin="3"/><net_sink comp="83" pin=0"/></net>

<net id="93"><net_src comp="34" pin="0"/><net_sink comp="89" pin=1"/></net>

<net id="98"><net_src comp="14" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="103"><net_src comp="16" pin="0"/><net_sink comp="99" pin=0"/></net>

<net id="108"><net_src comp="16" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="116"><net_src comp="109" pin="1"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="18" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="122"><net_src comp="109" pin="1"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="20" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="128"><net_src comp="118" pin="2"/><net_sink comp="124" pin=0"/></net>

<net id="132"><net_src comp="70" pin="2"/><net_sink comp="129" pin=0"/></net>

<net id="133"><net_src comp="129" pin="1"/><net_sink comp="89" pin=0"/></net>

<net id="140"><net_src comp="24" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="141"><net_src comp="70" pin="2"/><net_sink comp="134" pin=1"/></net>

<net id="142"><net_src comp="26" pin="0"/><net_sink comp="134" pin=2"/></net>

<net id="143"><net_src comp="28" pin="0"/><net_sink comp="134" pin=3"/></net>

<net id="147"><net_src comp="70" pin="2"/><net_sink comp="144" pin=0"/></net>

<net id="152"><net_src comp="134" pin="4"/><net_sink comp="148" pin=0"/></net>

<net id="153"><net_src comp="30" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="158"><net_src comp="144" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="159"><net_src comp="32" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="170"><net_src comp="163" pin="1"/><net_sink comp="166" pin=0"/></net>

<net id="171"><net_src comp="36" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="176"><net_src comp="160" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="177"><net_src comp="46" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="183"><net_src comp="172" pin="2"/><net_sink comp="178" pin=0"/></net>

<net id="184"><net_src comp="16" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="185"><net_src comp="160" pin="1"/><net_sink comp="178" pin=2"/></net>

<net id="191"><net_src comp="172" pin="2"/><net_sink comp="186" pin=0"/></net>

<net id="192"><net_src comp="166" pin="2"/><net_sink comp="186" pin=1"/></net>

<net id="193"><net_src comp="163" pin="1"/><net_sink comp="186" pin=2"/></net>

<net id="197"><net_src comp="186" pin="3"/><net_sink comp="194" pin=0"/></net>

<net id="201"><net_src comp="178" pin="3"/><net_sink comp="198" pin=0"/></net>

<net id="207"><net_src comp="48" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="208"><net_src comp="198" pin="1"/><net_sink comp="202" pin=1"/></net>

<net id="209"><net_src comp="50" pin="0"/><net_sink comp="202" pin=2"/></net>

<net id="214"><net_src comp="202" pin="3"/><net_sink comp="210" pin=0"/></net>

<net id="215"><net_src comp="194" pin="1"/><net_sink comp="210" pin=1"/></net>

<net id="219"><net_src comp="210" pin="2"/><net_sink comp="216" pin=0"/></net>

<net id="220"><net_src comp="216" pin="1"/><net_sink comp="76" pin=2"/></net>

<net id="229"><net_src comp="221" pin="2"/><net_sink comp="225" pin=0"/></net>

<net id="230"><net_src comp="89" pin="2"/><net_sink comp="225" pin=1"/></net>

<net id="236"><net_src comp="225" pin="2"/><net_sink comp="231" pin=0"/></net>

<net id="237"><net_src comp="34" pin="0"/><net_sink comp="231" pin=2"/></net>

<net id="238"><net_src comp="231" pin="3"/><net_sink comp="83" pin=1"/></net>

<net id="243"><net_src comp="178" pin="3"/><net_sink comp="239" pin=0"/></net>

<net id="244"><net_src comp="36" pin="0"/><net_sink comp="239" pin=1"/></net>

<net id="249"><net_src comp="186" pin="3"/><net_sink comp="245" pin=0"/></net>

<net id="254"><net_src comp="239" pin="2"/><net_sink comp="250" pin=0"/></net>

<net id="258"><net_src comp="58" pin="1"/><net_sink comp="255" pin=0"/></net>

<net id="259"><net_src comp="255" pin="1"/><net_sink comp="104" pin=1"/></net>

<net id="260"><net_src comp="255" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="261"><net_src comp="255" pin="1"/><net_sink comp="250" pin=1"/></net>

<net id="265"><net_src comp="62" pin="1"/><net_sink comp="262" pin=0"/></net>

<net id="266"><net_src comp="262" pin="1"/><net_sink comp="99" pin=1"/></net>

<net id="267"><net_src comp="262" pin="1"/><net_sink comp="163" pin=0"/></net>

<net id="268"><net_src comp="262" pin="1"/><net_sink comp="245" pin=1"/></net>

<net id="272"><net_src comp="66" pin="1"/><net_sink comp="269" pin=0"/></net>

<net id="273"><net_src comp="269" pin="1"/><net_sink comp="94" pin=1"/></net>

<net id="274"><net_src comp="269" pin="1"/><net_sink comp="109" pin=0"/></net>

<net id="275"><net_src comp="269" pin="1"/><net_sink comp="124" pin=1"/></net>

<net id="279"><net_src comp="112" pin="2"/><net_sink comp="276" pin=0"/></net>

<net id="283"><net_src comp="129" pin="1"/><net_sink comp="280" pin=0"/></net>

<net id="284"><net_src comp="280" pin="1"/><net_sink comp="89" pin=0"/></net>

<net id="285"><net_src comp="280" pin="1"/><net_sink comp="231" pin=1"/></net>

<net id="289"><net_src comp="148" pin="2"/><net_sink comp="286" pin=0"/></net>

<net id="290"><net_src comp="286" pin="1"/><net_sink comp="221" pin=1"/></net>

<net id="294"><net_src comp="154" pin="2"/><net_sink comp="291" pin=0"/></net>

<net id="295"><net_src comp="291" pin="1"/><net_sink comp="221" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: v13 | {3 }
 - Input state : 
	Port: relu_stage_0.1 : v411 | {2 }
  - Chain level:
	State 1
		store_ln47 : 1
		indvar_flatten_load : 1
		icmp_ln47 : 2
		add_ln47_1 : 2
		br_ln47 : 3
		store_ln47 : 3
	State 2
		icmp_ln51 : 1
		icmp_ln51_1 : 1
		tmp_1 : 1
	State 3
		add_ln47 : 1
		icmp_ln48 : 1
		select_ln47 : 2
		select_ln47_1 : 2
		zext_ln53 : 3
		trunc_ln53 : 3
		tmp_3_cast : 4
		add_ln53 : 5
		zext_ln53_1 : 6
		v13_addr : 7
		v18 : 1
		v19 : 1
		store_ln53 : 8
		add_ln48 : 3
		store_ln47 : 3
		store_ln48 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|
| Operation|    Functional Unit   |    FF   |   LUT   |
|----------|----------------------|---------|---------|
|          |   add_ln47_1_fu_118  |    0    |    20   |
|    add   |    add_ln47_fu_166   |    0    |    14   |
|          |    add_ln53_fu_210   |    0    |    19   |
|          |    add_ln48_fu_239   |    0    |    14   |
|----------|----------------------|---------|---------|
|          |   icmp_ln47_fu_112   |    0    |    12   |
|   icmp   |   icmp_ln51_fu_148   |    0    |    11   |
|          |  icmp_ln51_1_fu_154  |    0    |    16   |
|          |   icmp_ln48_fu_172   |    0    |    10   |
|----------|----------------------|---------|---------|
|          |  select_ln47_fu_178  |    0    |    7    |
|  select  | select_ln47_1_fu_186 |    0    |    7    |
|          |      v19_fu_231      |    0    |    32   |
|----------|----------------------|---------|---------|
|    or    |    or_ln51_fu_221    |    0    |    2    |
|----------|----------------------|---------|---------|
|    and   |      v18_fu_225      |    0    |    2    |
|----------|----------------------|---------|---------|
|   read   | v411_read_read_fu_70 |    0    |    0    |
|----------|----------------------|---------|---------|
|   fcmp   |       grp_fu_89      |    0    |    0    |
|----------|----------------------|---------|---------|
|partselect|      tmp_fu_134      |    0    |    0    |
|----------|----------------------|---------|---------|
|   trunc  |   trunc_ln51_fu_144  |    0    |    0    |
|          |   trunc_ln53_fu_198  |    0    |    0    |
|----------|----------------------|---------|---------|
|   zext   |   zext_ln53_fu_194   |    0    |    0    |
|          |  zext_ln53_1_fu_216  |    0    |    0    |
|----------|----------------------|---------|---------|
|bitconcatenate|   tmp_3_cast_fu_202  |    0    |    0    |
|----------|----------------------|---------|---------|
|   Total  |                      |    0    |   166   |
|----------|----------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|      i1_reg_255      |    7   |
|   icmp_ln47_reg_276  |    1   |
|  icmp_ln51_1_reg_291 |    1   |
|   icmp_ln51_reg_286  |    1   |
|indvar_flatten_reg_269|   13   |
|      j1_reg_262      |    7   |
|     tmp_3_reg_280    |   32   |
+----------------------+--------+
|         Total        |   62   |
+----------------------+--------+

* Multiplexer (MUX) list: 
|-----------|------|------|------|--------||---------||---------|
|    Comp   |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------|------|------|------|--------||---------||---------|
| grp_fu_89 |  p0  |   2  |  32  |   64   ||    9    |
|-----------|------|------|------|--------||---------||---------|
|   Total   |      |      |      |   64   ||   0.46  ||    9    |
|-----------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   166  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |    9   |
|  Register |    -   |   62   |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   62   |   175  |
+-----------+--------+--------+--------+
