# How to send in corrections/additions

1. Edit/Add the Verilog file (must have .v extension)
    * Please have a look at how other modules are written, and/or the [Verilog Coding Standard](./verilog.html) first.
2. Generate the HTML file by running the Verilog file through [v2h.py](./v2h.py)
3. Add a link in [index.html](./index.html) if necessary.
4. Submit your changes as a Pull Request

