# githubvisible=true

[GeneralSettings]
TargetFamily = FlexRIO
BaseTarget = PXIe-7903
LabVIEWPath = ../../../test-LabVIEW


[VivadoProjectSettings]
TopLevelEntity = SasquatchTopTemplate
# note: no spaces allowed in project name, do not include .xpr extension
VivadoProjectName = MySasquatchProj
#VivadoToolsPath = C:/NIFPGA/programs/Vivado2021_1
VivadoToolsPath = ../../../test-vivado
VivadoProjectFilesLists =
    vivadoprojectdeps.txt
    vivadoprojectsources.txt
    vivadoprojectclipsources.txt
ConstraintsTemplates=
    xdc/constraints.xdc_template
CustomConstraintsFile =
VivadoProjectConstraintsFiles =
    xdc/constraints_place.xdc
    objects/xdc/constraints.xdc
VivadoTclScriptsFolder = TCL
UseGeneratedLVWindowFiles = False
TheWindowFolder = objects/TheWindow
CodeGenerationResultsStub = lvFpgaTarget/CodeGenerationResultsStub.lvtxt


[LVFPGATargetSettings]
# Inputs
LVTargetBoardIO = lvFpgaTarget/LVTargetBoardIO.csv
IncludeCLIPSocket = True
IncludeLVTargetBoardIO = True
LVTargetName = PXIe-7903Aurora
LVTargetGUID = 8943868e-fc0c-4e48-a2e9-1ebce7779d5c
LVTargetInstallFolder = ../../../test-plugin-install-dir
LVTargetConstraintsFiles =
    xdc/constraints.xdc_template
    xdc/constraints_place.xdc
LVTargetMenusFolder = ../common/lvFpgaTarget/targetpluginmenus
LVTargetInfoIni = lvFpgaTarget/TargetInfo.ini
LVTargetExcludeFiles = lvtargetexcludefiles.txt
MaxHdlRegOffset = 0

# Templates
WindowVhdlTemplates = rtl-lvfpga/lvgen/TheWindow.vhd.mako
    rtl-lvfpga/TheWindowFlatWrapper.vhd.mako
    rtl-lvfpga/PkgTheWindowFlatWrapper.vhd.mako
TargetXMLTemplates =
    lvFpgaTarget/Resource.xml.mako
    lvFpgaTarget/Sasquatch7903.xml.mako

# Outputs
WindowVhdlOutputFolder = objects
BoardIOSignalAssignmentsExample = objects/rtl-lvfpga/BoardIOSignalAssignmentsExample.vhd
LVTargetPluginFolder = objects/LVTargetPlugin/PXIe-7903Aurora
BoardIOXML = objects/LVTargetPlugin/PXIe-7903Aurora/boardio.xml
ClockXML = objects/LVTargetPlugin/PXIe-7903Aurora/CustomClocks.xml


[CLIPMigrationSettings]
# Inputs
CLIPXML = ../../deps/flexrio-aurora-clip/aurora64b66b_framing_crcx4_28p0GHz/Source/xml/PXIe7903_Aurora64b66b_Framing_Crcx4_28p0GHz.xml
CLIPHDLTop = ../../deps/flexrio-aurora-clip/aurora64b66b_framing_crcx4_28p0GHz/Source/vhdl/UserRTL_PXIe7903_Aurora64b66b_Framing_Crcx4_28p0GHz.vhd
CLIPXDCIn = 
    ../../deps/flexrio-aurora-clip/aurora64b66b_framing_crcx4_28p0GHz/Source/xdc/PXIe7903_Aurora64b66b_Framing_Crcx4_28p0GHz.xdc
    ../../deps/flexrio-aurora-clip/aurora64b66b_framing_crcx4_28p0GHz/Source/xdc/PXIe7903_microblaze_debug_place.xdc
CLIPInstancePath = UserRTL_PXIe7903_Aurora64b66b_Framing_Crcx4_28p0GHz_inst

# Outputs
LVTargetBoardIO = lvFpgaTarget/LVTargetBoardIO.csv
CLIPInstantiationExample = objects/CLIPMigration/CLIPInstantiationExample.vhd
CLIPtoWindowSignalDefinitions = objects/CLIPMigration/CLIPtoWindowSignalDefinitions.vhd
CLIPXDCOutFolder = objects/CLIPMigration/xdc

[LVWindowNetlistSettings]
# Inputs
VivadoProjectExportXPR = ../../../test-labview-vpe/VivadoProject/Top_FPGA.xpr

# Outputs
TheWindowFolder = objects/TheWindow
