Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Tue Nov 12 16:43:39 2024
| Host         : Pavilion-Antik running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file risc_control_sets_placed.rpt
| Design       : risc
| Device       : xc7a100t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    21 |
|    Minimum number of control sets                        |    21 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    13 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    21 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |    18 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               2 |            1 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              76 |           26 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             573 |          288 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+-----------------------+------------------+------------------+----------------+--------------+
|  Clock Signal  |     Enable Signal     | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+-----------------------+------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG |                       |                  |                1 |              2 |         2.00 |
| ~clk_IBUF_BUFG |                       | reset_IBUF       |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG | CU/aluOp[3]_i_1_n_0   | reset_IBUF       |                8 |             13 |         1.62 |
|  clk_IBUF_BUFG | CU/E[0]               | reset_IBUF       |                9 |             32 |         3.56 |
|  clk_IBUF_BUFG | ID/E[0]               | reset_IBUF       |               15 |             32 |         2.13 |
|  clk_IBUF_BUFG | ID/writeReg_reg_8[0]  | reset_IBUF       |               15 |             32 |         2.13 |
|  clk_IBUF_BUFG | ID/writeReg_reg_4[0]  | reset_IBUF       |               21 |             32 |         1.52 |
|  clk_IBUF_BUFG | ID/writeReg_reg_11[0] | reset_IBUF       |               15 |             32 |         2.13 |
|  clk_IBUF_BUFG | ID/writeReg_reg_1[0]  | reset_IBUF       |               17 |             32 |         1.88 |
|  clk_IBUF_BUFG | ID/writeReg_reg_12[0] | reset_IBUF       |               16 |             32 |         2.00 |
|  clk_IBUF_BUFG | ID/writeReg_reg[0]    | reset_IBUF       |               13 |             32 |         2.46 |
|  clk_IBUF_BUFG | ID/writeReg_reg_5[0]  | reset_IBUF       |               12 |             32 |         2.67 |
|  clk_IBUF_BUFG | ID/writeReg_reg_0[0]  | reset_IBUF       |               14 |             32 |         2.29 |
|  clk_IBUF_BUFG | ID/writeReg_reg_10[0] | reset_IBUF       |               19 |             32 |         1.68 |
|  clk_IBUF_BUFG | ID/writeReg_reg_9[0]  | reset_IBUF       |               15 |             32 |         2.13 |
|  clk_IBUF_BUFG | ID/writeReg_reg_13[0] | reset_IBUF       |               15 |             32 |         2.13 |
|  clk_IBUF_BUFG | ID/writeReg_reg_7[0]  | reset_IBUF       |               19 |             32 |         1.68 |
|  clk_IBUF_BUFG | ID/writeReg_reg_6[0]  | reset_IBUF       |               19 |             32 |         1.68 |
|  clk_IBUF_BUFG | ID/writeReg_reg_3[0]  | reset_IBUF       |               17 |             32 |         1.88 |
|  clk_IBUF_BUFG | ID/writeReg_reg_2[0]  | reset_IBUF       |               29 |             48 |         1.66 |
|  clk_IBUF_BUFG |                       | reset_IBUF       |               24 |             72 |         3.00 |
+----------------+-----------------------+------------------+------------------+----------------+--------------+


