

================================================================
== Vitis HLS Report for 'matrixmul'
================================================================
* Date:           Mon Feb 19 18:57:10 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        hls_matriz
* Solution:       solution_area (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a35t-csg325-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.901 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       88|       88|  0.880 us|  0.880 us|   89|   89|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------------+----------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                                            |                                  |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |                  Instance                  |              Module              |   min   |   max   |    min    |    max    | min | max |   Type  |
        +--------------------------------------------+----------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_matrixmul_Pipeline_Row_a00_sum00_fu_50  |matrixmul_Pipeline_Row_a00_sum00  |       18|       18|   0.180 us|   0.180 us|   18|   18|       no|
        |grp_matrixmul_Pipeline_Row_a01_sum01_fu_57  |matrixmul_Pipeline_Row_a01_sum01  |       18|       18|   0.180 us|   0.180 us|   18|   18|       no|
        |grp_matrixmul_Pipeline_Row_a10_sum10_fu_64  |matrixmul_Pipeline_Row_a10_sum10  |       18|       18|   0.180 us|   0.180 us|   18|   18|       no|
        |grp_matrixmul_Pipeline_Row_a11_sum11_fu_71  |matrixmul_Pipeline_Row_a11_sum11  |       18|       18|   0.180 us|   0.180 us|   18|   18|       no|
        |grp_matrixmul_Pipeline_Row_r_Col_r_fu_78    |matrixmul_Pipeline_Row_r_Col_r    |        7|        7|  70.000 ns|  70.000 ns|    7|    7|       no|
        +--------------------------------------------+----------------------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%p_loc24 = alloca i64 1"   --->   Operation 11 'alloca' 'p_loc24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%p_loc21 = alloca i64 1"   --->   Operation 12 'alloca' 'p_loc21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%p_loc18 = alloca i64 1"   --->   Operation 13 'alloca' 'p_loc18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%p_loc = alloca i64 1"   --->   Operation 14 'alloca' 'p_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [2/2] (0.00ns)   --->   "%call_ln0 = call void @matrixmul_Pipeline_Row_a00_sum00, i8 %a, i8 %p_loc"   --->   Operation 15 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 3.47>
ST_2 : Operation 16 [1/2] (3.47ns)   --->   "%call_ln0 = call void @matrixmul_Pipeline_Row_a00_sum00, i8 %a, i8 %p_loc"   --->   Operation 16 'call' 'call_ln0' <Predicate = true> <Delay = 3.47> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 17 [2/2] (0.00ns)   --->   "%call_ln0 = call void @matrixmul_Pipeline_Row_a01_sum01, i8 %a, i8 %p_loc18"   --->   Operation 17 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 3.47>
ST_4 : Operation 18 [1/2] (3.47ns)   --->   "%call_ln0 = call void @matrixmul_Pipeline_Row_a01_sum01, i8 %a, i8 %p_loc18"   --->   Operation 18 'call' 'call_ln0' <Predicate = true> <Delay = 3.47> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 19 [2/2] (0.00ns)   --->   "%call_ln0 = call void @matrixmul_Pipeline_Row_a10_sum10, i8 %a, i8 %p_loc21"   --->   Operation 19 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 3.47>
ST_6 : Operation 20 [1/2] (3.47ns)   --->   "%call_ln0 = call void @matrixmul_Pipeline_Row_a10_sum10, i8 %a, i8 %p_loc21"   --->   Operation 20 'call' 'call_ln0' <Predicate = true> <Delay = 3.47> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 21 [2/2] (0.00ns)   --->   "%call_ln0 = call void @matrixmul_Pipeline_Row_a11_sum11, i8 %a, i8 %p_loc24"   --->   Operation 21 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 3.47>
ST_8 : Operation 22 [1/2] (3.47ns)   --->   "%call_ln0 = call void @matrixmul_Pipeline_Row_a11_sum11, i8 %a, i8 %p_loc24"   --->   Operation 22 'call' 'call_ln0' <Predicate = true> <Delay = 3.47> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 4.19>
ST_9 : Operation 23 [1/1] (0.00ns)   --->   "%p_loc_load = load i8 %p_loc"   --->   Operation 23 'load' 'p_loc_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 24 [1/1] (0.00ns)   --->   "%p_loc18_load = load i8 %p_loc18"   --->   Operation 24 'load' 'p_loc18_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 25 [1/1] (0.00ns)   --->   "%p_loc21_load = load i8 %p_loc21"   --->   Operation 25 'load' 'p_loc21_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 26 [1/1] (0.00ns)   --->   "%p_loc24_load = load i8 %p_loc24"   --->   Operation 26 'load' 'p_loc24_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 27 [2/2] (4.19ns)   --->   "%call_ln0 = call void @matrixmul_Pipeline_Row_r_Col_r, i8 %b, i8 %r, i8 %p_loc24_load, i8 %p_loc21_load, i8 %p_loc18_load, i8 %p_loc_load"   --->   Operation 27 'call' 'call_ln0' <Predicate = true> <Delay = 4.19> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 28 [1/1] (0.00ns)   --->   "%spectopmodule_ln49 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1" [matrixmul.cpp:49]   --->   Operation 28 'spectopmodule' 'spectopmodule_ln49' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %a, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 30 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %a"   --->   Operation 30 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %b, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 32 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %b"   --->   Operation 32 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %r, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 33 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 34 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %r"   --->   Operation 34 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 35 [1/2] (0.00ns)   --->   "%call_ln0 = call void @matrixmul_Pipeline_Row_r_Col_r, i8 %b, i8 %r, i8 %p_loc24_load, i8 %p_loc21_load, i8 %p_loc18_load, i8 %p_loc_load"   --->   Operation 35 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 36 [1/1] (0.00ns)   --->   "%ret_ln86 = ret" [matrixmul.cpp:86]   --->   Operation 36 'ret' 'ret_ln86' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ a]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ b]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
p_loc24            (alloca       ) [ 00111111110]
p_loc21            (alloca       ) [ 00111111110]
p_loc18            (alloca       ) [ 00111111110]
p_loc              (alloca       ) [ 01111111110]
call_ln0           (call         ) [ 00000000000]
call_ln0           (call         ) [ 00000000000]
call_ln0           (call         ) [ 00000000000]
call_ln0           (call         ) [ 00000000000]
p_loc_load         (load         ) [ 00000000001]
p_loc18_load       (load         ) [ 00000000001]
p_loc21_load       (load         ) [ 00000000001]
p_loc24_load       (load         ) [ 00000000001]
spectopmodule_ln49 (spectopmodule) [ 00000000000]
specinterface_ln0  (specinterface) [ 00000000000]
specbitsmap_ln0    (specbitsmap  ) [ 00000000000]
specinterface_ln0  (specinterface) [ 00000000000]
specbitsmap_ln0    (specbitsmap  ) [ 00000000000]
specinterface_ln0  (specinterface) [ 00000000000]
specbitsmap_ln0    (specbitsmap  ) [ 00000000000]
call_ln0           (call         ) [ 00000000000]
ret_ln86           (ret          ) [ 00000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="a">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="b">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="r">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="matrixmul_Pipeline_Row_a00_sum00"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="matrixmul_Pipeline_Row_a01_sum01"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="matrixmul_Pipeline_Row_a10_sum10"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="matrixmul_Pipeline_Row_a11_sum11"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="matrixmul_Pipeline_Row_r_Col_r"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="34" class="1004" name="p_loc24_fu_34">
<pin_list>
<pin id="35" dir="0" index="0" bw="1" slack="0"/>
<pin id="36" dir="1" index="1" bw="8" slack="6"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_loc24/1 "/>
</bind>
</comp>

<comp id="38" class="1004" name="p_loc21_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="1" slack="0"/>
<pin id="40" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_loc21/1 "/>
</bind>
</comp>

<comp id="42" class="1004" name="p_loc18_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="1" slack="0"/>
<pin id="44" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_loc18/1 "/>
</bind>
</comp>

<comp id="46" class="1004" name="p_loc_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="1" slack="0"/>
<pin id="48" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_loc/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="grp_matrixmul_Pipeline_Row_a00_sum00_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="0" slack="0"/>
<pin id="52" dir="0" index="1" bw="8" slack="0"/>
<pin id="53" dir="0" index="2" bw="8" slack="0"/>
<pin id="54" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="57" class="1004" name="grp_matrixmul_Pipeline_Row_a01_sum01_fu_57">
<pin_list>
<pin id="58" dir="0" index="0" bw="0" slack="0"/>
<pin id="59" dir="0" index="1" bw="8" slack="0"/>
<pin id="60" dir="0" index="2" bw="8" slack="2"/>
<pin id="61" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/3 "/>
</bind>
</comp>

<comp id="64" class="1004" name="grp_matrixmul_Pipeline_Row_a10_sum10_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="0" slack="0"/>
<pin id="66" dir="0" index="1" bw="8" slack="0"/>
<pin id="67" dir="0" index="2" bw="8" slack="4"/>
<pin id="68" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/5 "/>
</bind>
</comp>

<comp id="71" class="1004" name="grp_matrixmul_Pipeline_Row_a11_sum11_fu_71">
<pin_list>
<pin id="72" dir="0" index="0" bw="0" slack="0"/>
<pin id="73" dir="0" index="1" bw="8" slack="0"/>
<pin id="74" dir="0" index="2" bw="8" slack="6"/>
<pin id="75" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/7 "/>
</bind>
</comp>

<comp id="78" class="1004" name="grp_matrixmul_Pipeline_Row_r_Col_r_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="0" slack="0"/>
<pin id="80" dir="0" index="1" bw="8" slack="0"/>
<pin id="81" dir="0" index="2" bw="8" slack="0"/>
<pin id="82" dir="0" index="3" bw="8" slack="0"/>
<pin id="83" dir="0" index="4" bw="8" slack="0"/>
<pin id="84" dir="0" index="5" bw="8" slack="0"/>
<pin id="85" dir="0" index="6" bw="8" slack="0"/>
<pin id="86" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/9 "/>
</bind>
</comp>

<comp id="90" class="1004" name="p_loc_load_load_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="8" slack="8"/>
<pin id="92" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_loc_load/9 "/>
</bind>
</comp>

<comp id="94" class="1004" name="p_loc18_load_load_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="8" slack="8"/>
<pin id="96" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_loc18_load/9 "/>
</bind>
</comp>

<comp id="98" class="1004" name="p_loc21_load_load_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="8" slack="8"/>
<pin id="100" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_loc21_load/9 "/>
</bind>
</comp>

<comp id="102" class="1004" name="p_loc24_load_load_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="8" slack="8"/>
<pin id="104" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_loc24_load/9 "/>
</bind>
</comp>

<comp id="106" class="1005" name="p_loc24_reg_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="8" slack="6"/>
<pin id="108" dir="1" index="1" bw="8" slack="6"/>
</pin_list>
<bind>
<opset="p_loc24 "/>
</bind>
</comp>

<comp id="112" class="1005" name="p_loc21_reg_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="8" slack="4"/>
<pin id="114" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="p_loc21 "/>
</bind>
</comp>

<comp id="118" class="1005" name="p_loc18_reg_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="8" slack="2"/>
<pin id="120" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="p_loc18 "/>
</bind>
</comp>

<comp id="124" class="1005" name="p_loc_reg_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="8" slack="0"/>
<pin id="126" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="p_loc "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="37"><net_src comp="6" pin="0"/><net_sink comp="34" pin=0"/></net>

<net id="41"><net_src comp="6" pin="0"/><net_sink comp="38" pin=0"/></net>

<net id="45"><net_src comp="6" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="49"><net_src comp="6" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="55"><net_src comp="8" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="56"><net_src comp="0" pin="0"/><net_sink comp="50" pin=1"/></net>

<net id="62"><net_src comp="10" pin="0"/><net_sink comp="57" pin=0"/></net>

<net id="63"><net_src comp="0" pin="0"/><net_sink comp="57" pin=1"/></net>

<net id="69"><net_src comp="12" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="70"><net_src comp="0" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="76"><net_src comp="14" pin="0"/><net_sink comp="71" pin=0"/></net>

<net id="77"><net_src comp="0" pin="0"/><net_sink comp="71" pin=1"/></net>

<net id="87"><net_src comp="16" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="88"><net_src comp="2" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="89"><net_src comp="4" pin="0"/><net_sink comp="78" pin=2"/></net>

<net id="93"><net_src comp="90" pin="1"/><net_sink comp="78" pin=6"/></net>

<net id="97"><net_src comp="94" pin="1"/><net_sink comp="78" pin=5"/></net>

<net id="101"><net_src comp="98" pin="1"/><net_sink comp="78" pin=4"/></net>

<net id="105"><net_src comp="102" pin="1"/><net_sink comp="78" pin=3"/></net>

<net id="109"><net_src comp="34" pin="1"/><net_sink comp="106" pin=0"/></net>

<net id="110"><net_src comp="106" pin="1"/><net_sink comp="71" pin=2"/></net>

<net id="111"><net_src comp="106" pin="1"/><net_sink comp="102" pin=0"/></net>

<net id="115"><net_src comp="38" pin="1"/><net_sink comp="112" pin=0"/></net>

<net id="116"><net_src comp="112" pin="1"/><net_sink comp="64" pin=2"/></net>

<net id="117"><net_src comp="112" pin="1"/><net_sink comp="98" pin=0"/></net>

<net id="121"><net_src comp="42" pin="1"/><net_sink comp="118" pin=0"/></net>

<net id="122"><net_src comp="118" pin="1"/><net_sink comp="57" pin=2"/></net>

<net id="123"><net_src comp="118" pin="1"/><net_sink comp="94" pin=0"/></net>

<net id="127"><net_src comp="46" pin="1"/><net_sink comp="124" pin=0"/></net>

<net id="128"><net_src comp="124" pin="1"/><net_sink comp="50" pin=2"/></net>

<net id="129"><net_src comp="124" pin="1"/><net_sink comp="90" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: r | {9 10 }
 - Input state : 
	Port: matrixmul : a | {1 2 3 4 5 6 7 8 }
	Port: matrixmul : b | {9 10 }
  - Chain level:
	State 1
		call_ln0 : 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
		call_ln0 : 1
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------------------|---------|---------|---------|---------|
| Operation|               Functional Unit              |   DSP   |  Delay  |    FF   |   LUT   |
|----------|--------------------------------------------|---------|---------|---------|---------|
|          | grp_matrixmul_Pipeline_Row_a00_sum00_fu_50 |    0    |   1.61  |    25   |    89   |
|          | grp_matrixmul_Pipeline_Row_a01_sum01_fu_57 |    0    |   1.61  |    25   |    92   |
|   call   | grp_matrixmul_Pipeline_Row_a10_sum10_fu_64 |    0    |   1.61  |    25   |   106   |
|          | grp_matrixmul_Pipeline_Row_a11_sum11_fu_71 |    0    |   1.61  |    25   |   109   |
|          |  grp_matrixmul_Pipeline_Row_r_Col_r_fu_78  |    0    |   1.61  |    92   |   175   |
|----------|--------------------------------------------|---------|---------|---------|---------|
|   Total  |                                            |    0    |   8.05  |   192   |   571   |
|----------|--------------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------+--------+
|               |   FF   |
+---------------+--------+
|p_loc18_reg_118|    8   |
|p_loc21_reg_112|    8   |
|p_loc24_reg_106|    8   |
| p_loc_reg_124 |    8   |
+---------------+--------+
|     Total     |   32   |
+---------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    0   |    8   |   192  |   571  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |   32   |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |    8   |   224  |   571  |
+-----------+--------+--------+--------+--------+
