# Risc v implement by VHDL

## implemented instruction

- LUI
- ADDI
- SLTI
- SLTIU
- XORI
- ORI
- ANDI
- JAL
- JALR
- AUIPC

## remain

- シフトI
- OP-inst
- branch
- load
- store
- system
- fence
