
*** Running vivado
    with args -log Top_Level_Hangman.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Top_Level_Hangman.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source Top_Level_Hangman.tcl -notrace
Command: synth_design -top Top_Level_Hangman -part xc7z007sclg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z007s'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z007s'
INFO: [Device 21-403] Loading part xc7z007sclg400-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 5968 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 709.137 ; gain = 178.461
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Top_Level_Hangman' [C:/Users/nicks/Documents/EE136-Project4-Hangman/Project4-Hangman/Project4-Hangman.srcs/sources_1/imports/sources_1/new/Top_Level_PS2_TEST.vhd:15]
WARNING: [Synth 8-614] signal 'LCD_iCol_sig' is read in the process but is not in the sensitivity list [C:/Users/nicks/Documents/EE136-Project4-Hangman/Project4-Hangman/Project4-Hangman.srcs/sources_1/imports/sources_1/new/Top_Level_PS2_TEST.vhd:131]
WARNING: [Synth 8-614] signal 'Scroll_Counter' is read in the process but is not in the sensitivity list [C:/Users/nicks/Documents/EE136-Project4-Hangman/Project4-Hangman/Project4-Hangman.srcs/sources_1/imports/sources_1/new/Top_Level_PS2_TEST.vhd:131]
WARNING: [Synth 8-614] signal 'LCD_BUFF' is read in the process but is not in the sensitivity list [C:/Users/nicks/Documents/EE136-Project4-Hangman/Project4-Hangman/Project4-Hangman.srcs/sources_1/imports/sources_1/new/Top_Level_PS2_TEST.vhd:131]
INFO: [Synth 8-637] synthesizing blackbox instance 'ila' of component 'ila_0' [C:/Users/nicks/Documents/EE136-Project4-Hangman/Project4-Hangman/Project4-Hangman.srcs/sources_1/imports/sources_1/new/Top_Level_PS2_TEST.vhd:241]
	Parameter DELAY_LENGTH bound to: 20'b11111111111111111111 
INFO: [Synth 8-3491] module 'reset_delay' declared at 'C:/Users/nicks/Documents/EE136-Project4-Hangman/Project4-Hangman/Project4-Hangman.srcs/sources_1/imports/Project 3/reset_delay.vhd:8' bound to instance 'INST_RESET_DELAY' of component 'reset_delay' [C:/Users/nicks/Documents/EE136-Project4-Hangman/Project4-Hangman/Project4-Hangman.srcs/sources_1/imports/sources_1/new/Top_Level_PS2_TEST.vhd:272]
INFO: [Synth 8-638] synthesizing module 'reset_delay' [C:/Users/nicks/Documents/EE136-Project4-Hangman/Project4-Hangman/Project4-Hangman.srcs/sources_1/imports/Project 3/reset_delay.vhd:17]
	Parameter DELAY_LENGTH bound to: 20'b11111111111111111111 
INFO: [Synth 8-256] done synthesizing module 'reset_delay' (1#1) [C:/Users/nicks/Documents/EE136-Project4-Hangman/Project4-Hangman/Project4-Hangman.srcs/sources_1/imports/Project 3/reset_delay.vhd:17]
	Parameter input_clk bound to: 125000000 - type: integer 
INFO: [Synth 8-3491] module 'lcd_user_level' declared at 'C:/Users/nicks/Documents/EE136-Project4-Hangman/Project4-Hangman/Project4-Hangman.srcs/sources_1/imports/Project 3/EE3136Project3/EE3136Project3.srcs/sources_1/imports/Desktop/lcd_master.vhd:7' bound to instance 'INST_LCD' of component 'lcd_user_level' [C:/Users/nicks/Documents/EE136-Project4-Hangman/Project4-Hangman/Project4-Hangman.srcs/sources_1/imports/sources_1/new/Top_Level_PS2_TEST.vhd:278]
INFO: [Synth 8-638] synthesizing module 'lcd_user_level' [C:/Users/nicks/Documents/EE136-Project4-Hangman/Project4-Hangman/Project4-Hangman.srcs/sources_1/imports/Project 3/EE3136Project3/EE3136Project3.srcs/sources_1/imports/Desktop/lcd_master.vhd:23]
	Parameter input_clk bound to: 125000000 - type: integer 
WARNING: [Synth 8-5640] Port 'the_handshake' is missing in component declaration [C:/Users/nicks/Documents/EE136-Project4-Hangman/Project4-Hangman/Project4-Hangman.srcs/sources_1/imports/Project 3/EE3136Project3/EE3136Project3.srcs/sources_1/imports/Desktop/lcd_master.vhd:24]
	Parameter input_clk bound to: 125000000 - type: integer 
	Parameter bus_clk bound to: 100000 - type: integer 
INFO: [Synth 8-3491] module 'i2c_master' declared at 'C:/Users/nicks/Documents/EE136-Project4-Hangman/Project4-Hangman/Project4-Hangman.srcs/sources_1/imports/Project 3/i2c_master.vhd:36' bound to instance 'inst_i2cm' of component 'i2c_master' [C:/Users/nicks/Documents/EE136-Project4-Hangman/Project4-Hangman/Project4-Hangman.srcs/sources_1/imports/Project 3/EE3136Project3/EE3136Project3.srcs/sources_1/imports/Desktop/lcd_master.vhd:230]
INFO: [Synth 8-638] synthesizing module 'i2c_master' [C:/Users/nicks/Documents/EE136-Project4-Hangman/Project4-Hangman/Project4-Hangman.srcs/sources_1/imports/Project 3/i2c_master.vhd:56]
	Parameter input_clk bound to: 125000000 - type: integer 
	Parameter bus_clk bound to: 100000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'i2c_master' (2#1) [C:/Users/nicks/Documents/EE136-Project4-Hangman/Project4-Hangman/Project4-Hangman.srcs/sources_1/imports/Project 3/i2c_master.vhd:56]
INFO: [Synth 8-256] done synthesizing module 'lcd_user_level' (3#1) [C:/Users/nicks/Documents/EE136-Project4-Hangman/Project4-Hangman/Project4-Hangman.srcs/sources_1/imports/Project 3/EE3136Project3/EE3136Project3.srcs/sources_1/imports/Desktop/lcd_master.vhd:23]
INFO: [Synth 8-3491] module 'uart' declared at 'C:/Users/nicks/Documents/EE136-Project4-Hangman/Project4-Hangman/Project4-Hangman.srcs/sources_1/imports/sources_1/imports/Project4_Hangman/uart.vhd:12' bound to instance 'INST_UART' of component 'uart' [C:/Users/nicks/Documents/EE136-Project4-Hangman/Project4-Hangman/Project4-Hangman.srcs/sources_1/imports/sources_1/new/Top_Level_PS2_TEST.vhd:293]
INFO: [Synth 8-638] synthesizing module 'uart' [C:/Users/nicks/Documents/EE136-Project4-Hangman/Project4-Hangman/Project4-Hangman.srcs/sources_1/imports/sources_1/imports/Project4_Hangman/uart.vhd:31]
WARNING: [Synth 8-6014] Unused sequential element rx_frame_err_reg was removed.  [C:/Users/nicks/Documents/EE136-Project4-Hangman/Project4-Hangman/Project4-Hangman.srcs/sources_1/imports/sources_1/imports/Project4_Hangman/uart.vhd:59]
WARNING: [Synth 8-6014] Unused sequential element rx_over_run_reg was removed.  [C:/Users/nicks/Documents/EE136-Project4-Hangman/Project4-Hangman/Project4-Hangman.srcs/sources_1/imports/sources_1/imports/Project4_Hangman/uart.vhd:60]
WARNING: [Synth 8-6014] Unused sequential element tx_over_run_reg was removed.  [C:/Users/nicks/Documents/EE136-Project4-Hangman/Project4-Hangman/Project4-Hangman.srcs/sources_1/imports/sources_1/imports/Project4_Hangman/uart.vhd:121]
INFO: [Synth 8-256] done synthesizing module 'uart' (4#1) [C:/Users/nicks/Documents/EE136-Project4-Hangman/Project4-Hangman/Project4-Hangman.srcs/sources_1/imports/sources_1/imports/Project4_Hangman/uart.vhd:31]
	Parameter clk_freq bound to: 125000000 - type: integer 
	Parameter ps2_debounce_counter_size bound to: 9 - type: integer 
INFO: [Synth 8-3491] module 'ps2_keyboard_to_ascii' declared at 'C:/Users/nicks/Documents/EE136-Project4-Hangman/Project4-Hangman/Project4-Hangman.srcs/sources_1/imports/sources_1/imports/Downloads/ps2_keyboard_to_ascii.vhd:26' bound to instance 'INST_PS2_Keyboard' of component 'ps2_keyboard_to_ascii' [C:/Users/nicks/Documents/EE136-Project4-Hangman/Project4-Hangman/Project4-Hangman.srcs/sources_1/imports/sources_1/new/Top_Level_PS2_TEST.vhd:311]
INFO: [Synth 8-638] synthesizing module 'ps2_keyboard_to_ascii' [C:/Users/nicks/Documents/EE136-Project4-Hangman/Project4-Hangman/Project4-Hangman.srcs/sources_1/imports/sources_1/imports/Downloads/ps2_keyboard_to_ascii.vhd:38]
	Parameter clk_freq bound to: 125000000 - type: integer 
	Parameter ps2_debounce_counter_size bound to: 9 - type: integer 
	Parameter clk_freq bound to: 125000000 - type: integer 
	Parameter debounce_counter_size bound to: 9 - type: integer 
INFO: [Synth 8-3491] module 'ps2_keyboard' declared at 'C:/Users/nicks/Documents/EE136-Project4-Hangman/Project4-Hangman/Project4-Hangman.srcs/sources_1/imports/sources_1/imports/Downloads/ps2_keyboard.vhd:26' bound to instance 'ps2_keyboard_0' of component 'ps2_keyboard' [C:/Users/nicks/Documents/EE136-Project4-Hangman/Project4-Hangman/Project4-Hangman.srcs/sources_1/imports/sources_1/imports/Downloads/ps2_keyboard_to_ascii.vhd:69]
INFO: [Synth 8-638] synthesizing module 'ps2_keyboard' [C:/Users/nicks/Documents/EE136-Project4-Hangman/Project4-Hangman/Project4-Hangman.srcs/sources_1/imports/sources_1/imports/Downloads/ps2_keyboard.vhd:38]
	Parameter clk_freq bound to: 125000000 - type: integer 
	Parameter debounce_counter_size bound to: 9 - type: integer 
	Parameter counter_size bound to: 9 - type: integer 
INFO: [Synth 8-3491] module 'debounce' declared at 'C:/Users/nicks/Documents/EE136-Project4-Hangman/Project4-Hangman/Project4-Hangman.srcs/sources_1/imports/sources_1/imports/Downloads/debounce.vhd:27' bound to instance 'debounce_ps2_clk' of component 'debounce' [C:/Users/nicks/Documents/EE136-Project4-Hangman/Project4-Hangman/Project4-Hangman.srcs/sources_1/imports/sources_1/imports/Downloads/ps2_keyboard.vhd:67]
INFO: [Synth 8-638] synthesizing module 'debounce' [C:/Users/nicks/Documents/EE136-Project4-Hangman/Project4-Hangman/Project4-Hangman.srcs/sources_1/imports/sources_1/imports/Downloads/debounce.vhd:36]
	Parameter counter_size bound to: 9 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'debounce' (5#1) [C:/Users/nicks/Documents/EE136-Project4-Hangman/Project4-Hangman/Project4-Hangman.srcs/sources_1/imports/sources_1/imports/Downloads/debounce.vhd:36]
	Parameter counter_size bound to: 9 - type: integer 
INFO: [Synth 8-3491] module 'debounce' declared at 'C:/Users/nicks/Documents/EE136-Project4-Hangman/Project4-Hangman/Project4-Hangman.srcs/sources_1/imports/sources_1/imports/Downloads/debounce.vhd:27' bound to instance 'debounce_ps2_data' of component 'debounce' [C:/Users/nicks/Documents/EE136-Project4-Hangman/Project4-Hangman/Project4-Hangman.srcs/sources_1/imports/sources_1/imports/Downloads/ps2_keyboard.vhd:70]
INFO: [Synth 8-256] done synthesizing module 'ps2_keyboard' (6#1) [C:/Users/nicks/Documents/EE136-Project4-Hangman/Project4-Hangman/Project4-Hangman.srcs/sources_1/imports/sources_1/imports/Downloads/ps2_keyboard.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'ps2_keyboard_to_ascii' (7#1) [C:/Users/nicks/Documents/EE136-Project4-Hangman/Project4-Hangman/Project4-Hangman.srcs/sources_1/imports/sources_1/imports/Downloads/ps2_keyboard_to_ascii.vhd:38]
WARNING: [Synth 8-5856] 3D RAM LCD_BUFF_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-6014] Unused sequential element LCD_BUFF_reg[1][16] was removed.  [C:/Users/nicks/Documents/EE136-Project4-Hangman/Project4-Hangman/Project4-Hangman.srcs/sources_1/imports/sources_1/new/Top_Level_PS2_TEST.vhd:205]
WARNING: [Synth 8-6014] Unused sequential element LCD_BUFF_reg[1][17] was removed.  [C:/Users/nicks/Documents/EE136-Project4-Hangman/Project4-Hangman/Project4-Hangman.srcs/sources_1/imports/sources_1/new/Top_Level_PS2_TEST.vhd:205]
WARNING: [Synth 8-6014] Unused sequential element LCD_BUFF_reg[1][18] was removed.  [C:/Users/nicks/Documents/EE136-Project4-Hangman/Project4-Hangman/Project4-Hangman.srcs/sources_1/imports/sources_1/new/Top_Level_PS2_TEST.vhd:205]
WARNING: [Synth 8-6014] Unused sequential element LCD_BUFF_reg[1][19] was removed.  [C:/Users/nicks/Documents/EE136-Project4-Hangman/Project4-Hangman/Project4-Hangman.srcs/sources_1/imports/sources_1/new/Top_Level_PS2_TEST.vhd:205]
WARNING: [Synth 8-6014] Unused sequential element LCD_BUFF_reg[1][20] was removed.  [C:/Users/nicks/Documents/EE136-Project4-Hangman/Project4-Hangman/Project4-Hangman.srcs/sources_1/imports/sources_1/new/Top_Level_PS2_TEST.vhd:205]
WARNING: [Synth 8-6014] Unused sequential element LCD_BUFF_reg[1][21] was removed.  [C:/Users/nicks/Documents/EE136-Project4-Hangman/Project4-Hangman/Project4-Hangman.srcs/sources_1/imports/sources_1/new/Top_Level_PS2_TEST.vhd:205]
WARNING: [Synth 8-6014] Unused sequential element LCD_BUFF_reg[1][22] was removed.  [C:/Users/nicks/Documents/EE136-Project4-Hangman/Project4-Hangman/Project4-Hangman.srcs/sources_1/imports/sources_1/new/Top_Level_PS2_TEST.vhd:205]
WARNING: [Synth 8-6014] Unused sequential element LCD_BUFF_reg[1][23] was removed.  [C:/Users/nicks/Documents/EE136-Project4-Hangman/Project4-Hangman/Project4-Hangman.srcs/sources_1/imports/sources_1/new/Top_Level_PS2_TEST.vhd:205]
WARNING: [Synth 8-6014] Unused sequential element LCD_BUFF_reg[1][24] was removed.  [C:/Users/nicks/Documents/EE136-Project4-Hangman/Project4-Hangman/Project4-Hangman.srcs/sources_1/imports/sources_1/new/Top_Level_PS2_TEST.vhd:205]
WARNING: [Synth 8-6014] Unused sequential element LCD_BUFF_reg[1][25] was removed.  [C:/Users/nicks/Documents/EE136-Project4-Hangman/Project4-Hangman/Project4-Hangman.srcs/sources_1/imports/sources_1/new/Top_Level_PS2_TEST.vhd:205]
WARNING: [Synth 8-6014] Unused sequential element LCD_BUFF_reg[1][26] was removed.  [C:/Users/nicks/Documents/EE136-Project4-Hangman/Project4-Hangman/Project4-Hangman.srcs/sources_1/imports/sources_1/new/Top_Level_PS2_TEST.vhd:205]
WARNING: [Synth 8-6014] Unused sequential element LCD_BUFF_reg[1][27] was removed.  [C:/Users/nicks/Documents/EE136-Project4-Hangman/Project4-Hangman/Project4-Hangman.srcs/sources_1/imports/sources_1/new/Top_Level_PS2_TEST.vhd:205]
WARNING: [Synth 8-6014] Unused sequential element LCD_BUFF_reg[1][28] was removed.  [C:/Users/nicks/Documents/EE136-Project4-Hangman/Project4-Hangman/Project4-Hangman.srcs/sources_1/imports/sources_1/new/Top_Level_PS2_TEST.vhd:205]
WARNING: [Synth 8-6014] Unused sequential element LCD_BUFF_reg[1][29] was removed.  [C:/Users/nicks/Documents/EE136-Project4-Hangman/Project4-Hangman/Project4-Hangman.srcs/sources_1/imports/sources_1/new/Top_Level_PS2_TEST.vhd:205]
WARNING: [Synth 8-6014] Unused sequential element LCD_BUFF_reg[1][30] was removed.  [C:/Users/nicks/Documents/EE136-Project4-Hangman/Project4-Hangman/Project4-Hangman.srcs/sources_1/imports/sources_1/new/Top_Level_PS2_TEST.vhd:205]
WARNING: [Synth 8-6014] Unused sequential element LCD_BUFF_reg[1][31] was removed.  [C:/Users/nicks/Documents/EE136-Project4-Hangman/Project4-Hangman/Project4-Hangman.srcs/sources_1/imports/sources_1/new/Top_Level_PS2_TEST.vhd:205]
WARNING: [Synth 8-6014] Unused sequential element LCD_BUFF_reg[1][32] was removed.  [C:/Users/nicks/Documents/EE136-Project4-Hangman/Project4-Hangman/Project4-Hangman.srcs/sources_1/imports/sources_1/new/Top_Level_PS2_TEST.vhd:205]
WARNING: [Synth 8-6014] Unused sequential element LCD_BUFF_reg[1][33] was removed.  [C:/Users/nicks/Documents/EE136-Project4-Hangman/Project4-Hangman/Project4-Hangman.srcs/sources_1/imports/sources_1/new/Top_Level_PS2_TEST.vhd:205]
WARNING: [Synth 8-6014] Unused sequential element LCD_BUFF_reg[1][34] was removed.  [C:/Users/nicks/Documents/EE136-Project4-Hangman/Project4-Hangman/Project4-Hangman.srcs/sources_1/imports/sources_1/new/Top_Level_PS2_TEST.vhd:205]
WARNING: [Synth 8-6014] Unused sequential element LCD_BUFF_reg[1][35] was removed.  [C:/Users/nicks/Documents/EE136-Project4-Hangman/Project4-Hangman/Project4-Hangman.srcs/sources_1/imports/sources_1/new/Top_Level_PS2_TEST.vhd:205]
WARNING: [Synth 8-6014] Unused sequential element LCD_BUFF_reg[1][36] was removed.  [C:/Users/nicks/Documents/EE136-Project4-Hangman/Project4-Hangman/Project4-Hangman.srcs/sources_1/imports/sources_1/new/Top_Level_PS2_TEST.vhd:205]
WARNING: [Synth 8-6014] Unused sequential element LCD_BUFF_reg[1][37] was removed.  [C:/Users/nicks/Documents/EE136-Project4-Hangman/Project4-Hangman/Project4-Hangman.srcs/sources_1/imports/sources_1/new/Top_Level_PS2_TEST.vhd:205]
WARNING: [Synth 8-6014] Unused sequential element LCD_BUFF_reg[1][38] was removed.  [C:/Users/nicks/Documents/EE136-Project4-Hangman/Project4-Hangman/Project4-Hangman.srcs/sources_1/imports/sources_1/new/Top_Level_PS2_TEST.vhd:205]
WARNING: [Synth 8-6014] Unused sequential element LCD_BUFF_reg[1][39] was removed.  [C:/Users/nicks/Documents/EE136-Project4-Hangman/Project4-Hangman/Project4-Hangman.srcs/sources_1/imports/sources_1/new/Top_Level_PS2_TEST.vhd:205]
WARNING: [Synth 8-6014] Unused sequential element LCD_BUFF_reg[1][40] was removed.  [C:/Users/nicks/Documents/EE136-Project4-Hangman/Project4-Hangman/Project4-Hangman.srcs/sources_1/imports/sources_1/new/Top_Level_PS2_TEST.vhd:205]
WARNING: [Synth 8-6014] Unused sequential element LCD_BUFF_reg[1][41] was removed.  [C:/Users/nicks/Documents/EE136-Project4-Hangman/Project4-Hangman/Project4-Hangman.srcs/sources_1/imports/sources_1/new/Top_Level_PS2_TEST.vhd:205]
WARNING: [Synth 8-6014] Unused sequential element LCD_BUFF_reg[1][42] was removed.  [C:/Users/nicks/Documents/EE136-Project4-Hangman/Project4-Hangman/Project4-Hangman.srcs/sources_1/imports/sources_1/new/Top_Level_PS2_TEST.vhd:205]
WARNING: [Synth 8-6014] Unused sequential element LCD_BUFF_reg[1][43] was removed.  [C:/Users/nicks/Documents/EE136-Project4-Hangman/Project4-Hangman/Project4-Hangman.srcs/sources_1/imports/sources_1/new/Top_Level_PS2_TEST.vhd:205]
WARNING: [Synth 8-6014] Unused sequential element LCD_BUFF_reg[1][44] was removed.  [C:/Users/nicks/Documents/EE136-Project4-Hangman/Project4-Hangman/Project4-Hangman.srcs/sources_1/imports/sources_1/new/Top_Level_PS2_TEST.vhd:205]
WARNING: [Synth 8-6014] Unused sequential element LCD_BUFF_reg[1][45] was removed.  [C:/Users/nicks/Documents/EE136-Project4-Hangman/Project4-Hangman/Project4-Hangman.srcs/sources_1/imports/sources_1/new/Top_Level_PS2_TEST.vhd:205]
WARNING: [Synth 8-6014] Unused sequential element LCD_BUFF_reg[1][46] was removed.  [C:/Users/nicks/Documents/EE136-Project4-Hangman/Project4-Hangman/Project4-Hangman.srcs/sources_1/imports/sources_1/new/Top_Level_PS2_TEST.vhd:205]
WARNING: [Synth 8-6014] Unused sequential element LCD_BUFF_reg[1][47] was removed.  [C:/Users/nicks/Documents/EE136-Project4-Hangman/Project4-Hangman/Project4-Hangman.srcs/sources_1/imports/sources_1/new/Top_Level_PS2_TEST.vhd:205]
WARNING: [Synth 8-6014] Unused sequential element LCD_BUFF_reg[1][48] was removed.  [C:/Users/nicks/Documents/EE136-Project4-Hangman/Project4-Hangman/Project4-Hangman.srcs/sources_1/imports/sources_1/new/Top_Level_PS2_TEST.vhd:205]
WARNING: [Synth 8-6014] Unused sequential element LCD_BUFF_reg[1][49] was removed.  [C:/Users/nicks/Documents/EE136-Project4-Hangman/Project4-Hangman/Project4-Hangman.srcs/sources_1/imports/sources_1/new/Top_Level_PS2_TEST.vhd:205]
WARNING: [Synth 8-6014] Unused sequential element LCD_BUFF_reg[1][50] was removed.  [C:/Users/nicks/Documents/EE136-Project4-Hangman/Project4-Hangman/Project4-Hangman.srcs/sources_1/imports/sources_1/new/Top_Level_PS2_TEST.vhd:205]
WARNING: [Synth 8-6014] Unused sequential element LCD_BUFF_reg[1][51] was removed.  [C:/Users/nicks/Documents/EE136-Project4-Hangman/Project4-Hangman/Project4-Hangman.srcs/sources_1/imports/sources_1/new/Top_Level_PS2_TEST.vhd:205]
WARNING: [Synth 8-6014] Unused sequential element LCD_BUFF_reg[1][52] was removed.  [C:/Users/nicks/Documents/EE136-Project4-Hangman/Project4-Hangman/Project4-Hangman.srcs/sources_1/imports/sources_1/new/Top_Level_PS2_TEST.vhd:205]
WARNING: [Synth 8-6014] Unused sequential element LCD_BUFF_reg[1][53] was removed.  [C:/Users/nicks/Documents/EE136-Project4-Hangman/Project4-Hangman/Project4-Hangman.srcs/sources_1/imports/sources_1/new/Top_Level_PS2_TEST.vhd:205]
WARNING: [Synth 8-6014] Unused sequential element LCD_BUFF_reg[1][54] was removed.  [C:/Users/nicks/Documents/EE136-Project4-Hangman/Project4-Hangman/Project4-Hangman.srcs/sources_1/imports/sources_1/new/Top_Level_PS2_TEST.vhd:205]
WARNING: [Synth 8-6014] Unused sequential element LCD_BUFF_reg[1][55] was removed.  [C:/Users/nicks/Documents/EE136-Project4-Hangman/Project4-Hangman/Project4-Hangman.srcs/sources_1/imports/sources_1/new/Top_Level_PS2_TEST.vhd:205]
WARNING: [Synth 8-6014] Unused sequential element LCD_BUFF_reg[1][56] was removed.  [C:/Users/nicks/Documents/EE136-Project4-Hangman/Project4-Hangman/Project4-Hangman.srcs/sources_1/imports/sources_1/new/Top_Level_PS2_TEST.vhd:205]
WARNING: [Synth 8-6014] Unused sequential element LCD_BUFF_reg[1][57] was removed.  [C:/Users/nicks/Documents/EE136-Project4-Hangman/Project4-Hangman/Project4-Hangman.srcs/sources_1/imports/sources_1/new/Top_Level_PS2_TEST.vhd:205]
WARNING: [Synth 8-6014] Unused sequential element LCD_BUFF_reg[1][58] was removed.  [C:/Users/nicks/Documents/EE136-Project4-Hangman/Project4-Hangman/Project4-Hangman.srcs/sources_1/imports/sources_1/new/Top_Level_PS2_TEST.vhd:205]
WARNING: [Synth 8-6014] Unused sequential element LCD_BUFF_reg[1][59] was removed.  [C:/Users/nicks/Documents/EE136-Project4-Hangman/Project4-Hangman/Project4-Hangman.srcs/sources_1/imports/sources_1/new/Top_Level_PS2_TEST.vhd:205]
WARNING: [Synth 8-6014] Unused sequential element LCD_BUFF_reg[1][60] was removed.  [C:/Users/nicks/Documents/EE136-Project4-Hangman/Project4-Hangman/Project4-Hangman.srcs/sources_1/imports/sources_1/new/Top_Level_PS2_TEST.vhd:205]
WARNING: [Synth 8-6014] Unused sequential element LCD_BUFF_reg[1][61] was removed.  [C:/Users/nicks/Documents/EE136-Project4-Hangman/Project4-Hangman/Project4-Hangman.srcs/sources_1/imports/sources_1/new/Top_Level_PS2_TEST.vhd:205]
WARNING: [Synth 8-6014] Unused sequential element LCD_BUFF_reg[1][62] was removed.  [C:/Users/nicks/Documents/EE136-Project4-Hangman/Project4-Hangman/Project4-Hangman.srcs/sources_1/imports/sources_1/new/Top_Level_PS2_TEST.vhd:205]
WARNING: [Synth 8-6014] Unused sequential element LCD_BUFF_reg[1][63] was removed.  [C:/Users/nicks/Documents/EE136-Project4-Hangman/Project4-Hangman/Project4-Hangman.srcs/sources_1/imports/sources_1/new/Top_Level_PS2_TEST.vhd:205]
WARNING: [Synth 8-6014] Unused sequential element LCD_BUFF_reg[1][64] was removed.  [C:/Users/nicks/Documents/EE136-Project4-Hangman/Project4-Hangman/Project4-Hangman.srcs/sources_1/imports/sources_1/new/Top_Level_PS2_TEST.vhd:205]
WARNING: [Synth 8-6014] Unused sequential element LCD_BUFF_reg[1][65] was removed.  [C:/Users/nicks/Documents/EE136-Project4-Hangman/Project4-Hangman/Project4-Hangman.srcs/sources_1/imports/sources_1/new/Top_Level_PS2_TEST.vhd:205]
WARNING: [Synth 8-6014] Unused sequential element LCD_BUFF_reg[1][66] was removed.  [C:/Users/nicks/Documents/EE136-Project4-Hangman/Project4-Hangman/Project4-Hangman.srcs/sources_1/imports/sources_1/new/Top_Level_PS2_TEST.vhd:205]
WARNING: [Synth 8-6014] Unused sequential element LCD_BUFF_reg[1][67] was removed.  [C:/Users/nicks/Documents/EE136-Project4-Hangman/Project4-Hangman/Project4-Hangman.srcs/sources_1/imports/sources_1/new/Top_Level_PS2_TEST.vhd:205]
WARNING: [Synth 8-6014] Unused sequential element LCD_BUFF_reg[1][68] was removed.  [C:/Users/nicks/Documents/EE136-Project4-Hangman/Project4-Hangman/Project4-Hangman.srcs/sources_1/imports/sources_1/new/Top_Level_PS2_TEST.vhd:205]
WARNING: [Synth 8-6014] Unused sequential element LCD_BUFF_reg[1][69] was removed.  [C:/Users/nicks/Documents/EE136-Project4-Hangman/Project4-Hangman/Project4-Hangman.srcs/sources_1/imports/sources_1/new/Top_Level_PS2_TEST.vhd:205]
WARNING: [Synth 8-6014] Unused sequential element LCD_BUFF_reg[1][70] was removed.  [C:/Users/nicks/Documents/EE136-Project4-Hangman/Project4-Hangman/Project4-Hangman.srcs/sources_1/imports/sources_1/new/Top_Level_PS2_TEST.vhd:205]
WARNING: [Synth 8-6014] Unused sequential element LCD_BUFF_reg[1][71] was removed.  [C:/Users/nicks/Documents/EE136-Project4-Hangman/Project4-Hangman/Project4-Hangman.srcs/sources_1/imports/sources_1/new/Top_Level_PS2_TEST.vhd:205]
WARNING: [Synth 8-6014] Unused sequential element LCD_BUFF_reg[1][72] was removed.  [C:/Users/nicks/Documents/EE136-Project4-Hangman/Project4-Hangman/Project4-Hangman.srcs/sources_1/imports/sources_1/new/Top_Level_PS2_TEST.vhd:205]
WARNING: [Synth 8-6014] Unused sequential element LCD_BUFF_reg[1][73] was removed.  [C:/Users/nicks/Documents/EE136-Project4-Hangman/Project4-Hangman/Project4-Hangman.srcs/sources_1/imports/sources_1/new/Top_Level_PS2_TEST.vhd:205]
WARNING: [Synth 8-6014] Unused sequential element LCD_BUFF_reg[1][74] was removed.  [C:/Users/nicks/Documents/EE136-Project4-Hangman/Project4-Hangman/Project4-Hangman.srcs/sources_1/imports/sources_1/new/Top_Level_PS2_TEST.vhd:205]
WARNING: [Synth 8-6014] Unused sequential element LCD_BUFF_reg[1][75] was removed.  [C:/Users/nicks/Documents/EE136-Project4-Hangman/Project4-Hangman/Project4-Hangman.srcs/sources_1/imports/sources_1/new/Top_Level_PS2_TEST.vhd:205]
WARNING: [Synth 8-6014] Unused sequential element LCD_BUFF_reg[1][76] was removed.  [C:/Users/nicks/Documents/EE136-Project4-Hangman/Project4-Hangman/Project4-Hangman.srcs/sources_1/imports/sources_1/new/Top_Level_PS2_TEST.vhd:205]
WARNING: [Synth 8-6014] Unused sequential element LCD_BUFF_reg[1][77] was removed.  [C:/Users/nicks/Documents/EE136-Project4-Hangman/Project4-Hangman/Project4-Hangman.srcs/sources_1/imports/sources_1/new/Top_Level_PS2_TEST.vhd:205]
WARNING: [Synth 8-6014] Unused sequential element LCD_BUFF_reg[1][78] was removed.  [C:/Users/nicks/Documents/EE136-Project4-Hangman/Project4-Hangman/Project4-Hangman.srcs/sources_1/imports/sources_1/new/Top_Level_PS2_TEST.vhd:205]
WARNING: [Synth 8-6014] Unused sequential element LCD_BUFF_reg[1][79] was removed.  [C:/Users/nicks/Documents/EE136-Project4-Hangman/Project4-Hangman/Project4-Hangman.srcs/sources_1/imports/sources_1/new/Top_Level_PS2_TEST.vhd:205]
WARNING: [Synth 8-6014] Unused sequential element LCD_BUFF_reg[1][80] was removed.  [C:/Users/nicks/Documents/EE136-Project4-Hangman/Project4-Hangman/Project4-Hangman.srcs/sources_1/imports/sources_1/new/Top_Level_PS2_TEST.vhd:205]
WARNING: [Synth 8-6014] Unused sequential element LCD_BUFF_reg[1][81] was removed.  [C:/Users/nicks/Documents/EE136-Project4-Hangman/Project4-Hangman/Project4-Hangman.srcs/sources_1/imports/sources_1/new/Top_Level_PS2_TEST.vhd:205]
WARNING: [Synth 8-6014] Unused sequential element LCD_BUFF_reg[1][82] was removed.  [C:/Users/nicks/Documents/EE136-Project4-Hangman/Project4-Hangman/Project4-Hangman.srcs/sources_1/imports/sources_1/new/Top_Level_PS2_TEST.vhd:205]
WARNING: [Synth 8-6014] Unused sequential element LCD_BUFF_reg[1][83] was removed.  [C:/Users/nicks/Documents/EE136-Project4-Hangman/Project4-Hangman/Project4-Hangman.srcs/sources_1/imports/sources_1/new/Top_Level_PS2_TEST.vhd:205]
WARNING: [Synth 8-6014] Unused sequential element LCD_BUFF_reg[1][84] was removed.  [C:/Users/nicks/Documents/EE136-Project4-Hangman/Project4-Hangman/Project4-Hangman.srcs/sources_1/imports/sources_1/new/Top_Level_PS2_TEST.vhd:205]
WARNING: [Synth 8-6014] Unused sequential element LCD_BUFF_reg[1][85] was removed.  [C:/Users/nicks/Documents/EE136-Project4-Hangman/Project4-Hangman/Project4-Hangman.srcs/sources_1/imports/sources_1/new/Top_Level_PS2_TEST.vhd:205]
WARNING: [Synth 8-6014] Unused sequential element LCD_BUFF_reg[1][86] was removed.  [C:/Users/nicks/Documents/EE136-Project4-Hangman/Project4-Hangman/Project4-Hangman.srcs/sources_1/imports/sources_1/new/Top_Level_PS2_TEST.vhd:205]
WARNING: [Synth 8-6014] Unused sequential element LCD_BUFF_reg[1][87] was removed.  [C:/Users/nicks/Documents/EE136-Project4-Hangman/Project4-Hangman/Project4-Hangman.srcs/sources_1/imports/sources_1/new/Top_Level_PS2_TEST.vhd:205]
WARNING: [Synth 8-6014] Unused sequential element LCD_BUFF_reg[1][88] was removed.  [C:/Users/nicks/Documents/EE136-Project4-Hangman/Project4-Hangman/Project4-Hangman.srcs/sources_1/imports/sources_1/new/Top_Level_PS2_TEST.vhd:205]
WARNING: [Synth 8-6014] Unused sequential element LCD_BUFF_reg[1][89] was removed.  [C:/Users/nicks/Documents/EE136-Project4-Hangman/Project4-Hangman/Project4-Hangman.srcs/sources_1/imports/sources_1/new/Top_Level_PS2_TEST.vhd:205]
WARNING: [Synth 8-6014] Unused sequential element LCD_BUFF_reg[1][90] was removed.  [C:/Users/nicks/Documents/EE136-Project4-Hangman/Project4-Hangman/Project4-Hangman.srcs/sources_1/imports/sources_1/new/Top_Level_PS2_TEST.vhd:205]
WARNING: [Synth 8-6014] Unused sequential element LCD_BUFF_reg[1][91] was removed.  [C:/Users/nicks/Documents/EE136-Project4-Hangman/Project4-Hangman/Project4-Hangman.srcs/sources_1/imports/sources_1/new/Top_Level_PS2_TEST.vhd:205]
WARNING: [Synth 8-6014] Unused sequential element LCD_BUFF_reg[1][92] was removed.  [C:/Users/nicks/Documents/EE136-Project4-Hangman/Project4-Hangman/Project4-Hangman.srcs/sources_1/imports/sources_1/new/Top_Level_PS2_TEST.vhd:205]
WARNING: [Synth 8-6014] Unused sequential element LCD_BUFF_reg[1][93] was removed.  [C:/Users/nicks/Documents/EE136-Project4-Hangman/Project4-Hangman/Project4-Hangman.srcs/sources_1/imports/sources_1/new/Top_Level_PS2_TEST.vhd:205]
WARNING: [Synth 8-6014] Unused sequential element LCD_BUFF_reg[1][94] was removed.  [C:/Users/nicks/Documents/EE136-Project4-Hangman/Project4-Hangman/Project4-Hangman.srcs/sources_1/imports/sources_1/new/Top_Level_PS2_TEST.vhd:205]
WARNING: [Synth 8-6014] Unused sequential element LCD_BUFF_reg[1][95] was removed.  [C:/Users/nicks/Documents/EE136-Project4-Hangman/Project4-Hangman/Project4-Hangman.srcs/sources_1/imports/sources_1/new/Top_Level_PS2_TEST.vhd:205]
WARNING: [Synth 8-6014] Unused sequential element LCD_BUFF_reg[1][96] was removed.  [C:/Users/nicks/Documents/EE136-Project4-Hangman/Project4-Hangman/Project4-Hangman.srcs/sources_1/imports/sources_1/new/Top_Level_PS2_TEST.vhd:205]
WARNING: [Synth 8-6014] Unused sequential element LCD_BUFF_reg[1][97] was removed.  [C:/Users/nicks/Documents/EE136-Project4-Hangman/Project4-Hangman/Project4-Hangman.srcs/sources_1/imports/sources_1/new/Top_Level_PS2_TEST.vhd:205]
WARNING: [Synth 8-6014] Unused sequential element LCD_BUFF_reg[1][98] was removed.  [C:/Users/nicks/Documents/EE136-Project4-Hangman/Project4-Hangman/Project4-Hangman.srcs/sources_1/imports/sources_1/new/Top_Level_PS2_TEST.vhd:205]
WARNING: [Synth 8-6014] Unused sequential element LCD_BUFF_reg[1][99] was removed.  [C:/Users/nicks/Documents/EE136-Project4-Hangman/Project4-Hangman/Project4-Hangman.srcs/sources_1/imports/sources_1/new/Top_Level_PS2_TEST.vhd:205]
WARNING: [Synth 8-6014] Unused sequential element LCD_BUFF_reg[1][100] was removed.  [C:/Users/nicks/Documents/EE136-Project4-Hangman/Project4-Hangman/Project4-Hangman.srcs/sources_1/imports/sources_1/new/Top_Level_PS2_TEST.vhd:205]
WARNING: [Synth 8-6014] Unused sequential element LCD_BUFF_reg[1][101] was removed.  [C:/Users/nicks/Documents/EE136-Project4-Hangman/Project4-Hangman/Project4-Hangman.srcs/sources_1/imports/sources_1/new/Top_Level_PS2_TEST.vhd:205]
WARNING: [Synth 8-6014] Unused sequential element LCD_BUFF_reg[1][102] was removed.  [C:/Users/nicks/Documents/EE136-Project4-Hangman/Project4-Hangman/Project4-Hangman.srcs/sources_1/imports/sources_1/new/Top_Level_PS2_TEST.vhd:205]
WARNING: [Synth 8-6014] Unused sequential element LCD_BUFF_reg[1][103] was removed.  [C:/Users/nicks/Documents/EE136-Project4-Hangman/Project4-Hangman/Project4-Hangman.srcs/sources_1/imports/sources_1/new/Top_Level_PS2_TEST.vhd:205]
WARNING: [Synth 8-6014] Unused sequential element LCD_BUFF_reg[1][104] was removed.  [C:/Users/nicks/Documents/EE136-Project4-Hangman/Project4-Hangman/Project4-Hangman.srcs/sources_1/imports/sources_1/new/Top_Level_PS2_TEST.vhd:205]
WARNING: [Synth 8-6014] Unused sequential element LCD_BUFF_reg[1][105] was removed.  [C:/Users/nicks/Documents/EE136-Project4-Hangman/Project4-Hangman/Project4-Hangman.srcs/sources_1/imports/sources_1/new/Top_Level_PS2_TEST.vhd:205]
WARNING: [Synth 8-6014] Unused sequential element LCD_BUFF_reg[1][106] was removed.  [C:/Users/nicks/Documents/EE136-Project4-Hangman/Project4-Hangman/Project4-Hangman.srcs/sources_1/imports/sources_1/new/Top_Level_PS2_TEST.vhd:205]
WARNING: [Synth 8-6014] Unused sequential element LCD_BUFF_reg[1][107] was removed.  [C:/Users/nicks/Documents/EE136-Project4-Hangman/Project4-Hangman/Project4-Hangman.srcs/sources_1/imports/sources_1/new/Top_Level_PS2_TEST.vhd:205]
WARNING: [Synth 8-6014] Unused sequential element LCD_BUFF_reg[1][108] was removed.  [C:/Users/nicks/Documents/EE136-Project4-Hangman/Project4-Hangman/Project4-Hangman.srcs/sources_1/imports/sources_1/new/Top_Level_PS2_TEST.vhd:205]
WARNING: [Synth 8-6014] Unused sequential element LCD_BUFF_reg[1][109] was removed.  [C:/Users/nicks/Documents/EE136-Project4-Hangman/Project4-Hangman/Project4-Hangman.srcs/sources_1/imports/sources_1/new/Top_Level_PS2_TEST.vhd:205]
WARNING: [Synth 8-6014] Unused sequential element LCD_BUFF_reg[1][110] was removed.  [C:/Users/nicks/Documents/EE136-Project4-Hangman/Project4-Hangman/Project4-Hangman.srcs/sources_1/imports/sources_1/new/Top_Level_PS2_TEST.vhd:205]
WARNING: [Synth 8-6014] Unused sequential element LCD_BUFF_reg[1][111] was removed.  [C:/Users/nicks/Documents/EE136-Project4-Hangman/Project4-Hangman/Project4-Hangman.srcs/sources_1/imports/sources_1/new/Top_Level_PS2_TEST.vhd:205]
WARNING: [Synth 8-6014] Unused sequential element LCD_BUFF_reg[1][112] was removed.  [C:/Users/nicks/Documents/EE136-Project4-Hangman/Project4-Hangman/Project4-Hangman.srcs/sources_1/imports/sources_1/new/Top_Level_PS2_TEST.vhd:205]
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3848] Net flag in module/entity Top_Level_Hangman does not have driver. [C:/Users/nicks/Documents/EE136-Project4-Hangman/Project4-Hangman/Project4-Hangman.srcs/sources_1/imports/sources_1/new/Top_Level_PS2_TEST.vhd:103]
WARNING: [Synth 8-3848] Net txclk_sig_last in module/entity Top_Level_Hangman does not have driver. [C:/Users/nicks/Documents/EE136-Project4-Hangman/Project4-Hangman/Project4-Hangman.srcs/sources_1/imports/sources_1/new/Top_Level_PS2_TEST.vhd:84]
INFO: [Synth 8-256] done synthesizing module 'Top_Level_Hangman' (8#1) [C:/Users/nicks/Documents/EE136-Project4-Hangman/Project4-Hangman/Project4-Hangman.srcs/sources_1/imports/sources_1/new/Top_Level_PS2_TEST.vhd:15]
WARNING: [Synth 8-3331] design lcd_user_level has unconnected port ena
WARNING: [Synth 8-3331] design Top_Level_Hangman has unconnected port led0_r
WARNING: [Synth 8-3331] design Top_Level_Hangman has unconnected port ja[7]
WARNING: [Synth 8-3331] design Top_Level_Hangman has unconnected port ja[6]
WARNING: [Synth 8-3331] design Top_Level_Hangman has unconnected port ja[5]
WARNING: [Synth 8-3331] design Top_Level_Hangman has unconnected port ja[4]
WARNING: [Synth 8-3331] design Top_Level_Hangman has unconnected port btn[1]
WARNING: [Synth 8-3331] design Top_Level_Hangman has unconnected port jb[7]
WARNING: [Synth 8-3331] design Top_Level_Hangman has unconnected port jb[6]
WARNING: [Synth 8-3331] design Top_Level_Hangman has unconnected port jb[5]
WARNING: [Synth 8-3331] design Top_Level_Hangman has unconnected port jb[4]
WARNING: [Synth 8-3331] design Top_Level_Hangman has unconnected port jb[3]
WARNING: [Synth 8-3331] design Top_Level_Hangman has unconnected port jb[1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 784.270 ; gain = 253.594
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 784.270 ; gain = 253.594
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 784.270 ; gain = 253.594
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/nicks/Documents/EE136-Project4-Hangman/Project4-Hangman/Project4-Hangman.srcs/constrs_1/imports/new/Cora-Z7-07S-Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'led0_b'. [C:/Users/nicks/Documents/EE136-Project4-Hangman/Project4-Hangman/Project4-Hangman.srcs/constrs_1/imports/new/Cora-Z7-07S-Master.xdc:11]
WARNING: [Vivado 12-584] No ports matched 'led0_g'. [C:/Users/nicks/Documents/EE136-Project4-Hangman/Project4-Hangman/Project4-Hangman.srcs/constrs_1/imports/new/Cora-Z7-07S-Master.xdc:12]
Finished Parsing XDC File [C:/Users/nicks/Documents/EE136-Project4-Hangman/Project4-Hangman/Project4-Hangman.srcs/constrs_1/imports/new/Cora-Z7-07S-Master.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/Users/nicks/Documents/EE136-Project4-Hangman/Project4-Hangman/Project4-Hangman.srcs/constrs_1/imports/new/Cora-Z7-07S-Master.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/Top_Level_Hangman_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/nicks/Documents/EE136-Project4-Hangman/Project4-Hangman/Project4-Hangman.srcs/constrs_1/imports/new/Cora-Z7-07S-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Top_Level_Hangman_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Top_Level_Hangman_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 926.102 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 926.102 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 926.102 ; gain = 395.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z007sclg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 926.102 ; gain = 395.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 926.102 ; gain = 395.426
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'i2c_master'
INFO: [Synth 8-5545] ROM "oCol" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'lcd_user_level'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'ps2_keyboard_to_ascii'
INFO: [Synth 8-5546] ROM "ascii" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   ready |                        000000001 |                             0000
                   start |                        000000010 |                             0001
                 command |                        000000100 |                             0010
                slv_ack1 |                        000001000 |                             0011
                      wr |                        000010000 |                             0100
                slv_ack2 |                        000100000 |                             0110
                      rd |                        001000000 |                             0101
                mstr_ack |                        010000000 |                             0111
                    stop |                        100000000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'i2c_master'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               00
*
               lcd_init1 |                              010 |                               01
               lcd_init2 |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'lcd_user_level'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   ready |                               00 |                               00
                new_code |                               01 |                               01
               translate |                               10 |                               10
                  output |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'ps2_keyboard_to_ascii'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 926.102 ; gain = 395.426
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 3     
	   2 Input      8 Bit       Adders := 2     
	   2 Input      7 Bit       Adders := 3     
	   2 Input      6 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 4     
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
	   9 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               11 Bit    Registers := 2     
	               10 Bit    Registers := 3     
	                8 Bit    Registers := 154   
	                7 Bit    Registers := 2     
	                6 Bit    Registers := 2     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 37    
+---ROMs : 
	                              ROMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   3 Input     32 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   9 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 9     
	   6 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 27    
	   3 Input      8 Bit        Muxes := 2     
	  22 Input      8 Bit        Muxes := 4     
	  35 Input      8 Bit        Muxes := 1     
	   7 Input      8 Bit        Muxes := 1     
	  27 Input      8 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 3     
	  34 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   4 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   4 Input      6 Bit        Muxes := 1     
	  17 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 9     
	   2 Input      3 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	  33 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 11    
	   2 Input      1 Bit        Muxes := 387   
	   3 Input      1 Bit        Muxes := 121   
	   9 Input      1 Bit        Muxes := 8     
	   6 Input      1 Bit        Muxes := 3     
	   5 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Top_Level_Hangman 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
	   2 Input      7 Bit       Adders := 3     
	   2 Input      6 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 144   
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   3 Input      8 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   4 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   4 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 339   
	   3 Input      1 Bit        Muxes := 114   
Module reset_delay 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module i2c_master 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
	                8 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
	   9 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 9     
	   6 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 1     
	   9 Input      1 Bit        Muxes := 8     
	   6 Input      1 Bit        Muxes := 3     
Module lcd_user_level 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---ROMs : 
	                              ROMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   3 Input     32 Bit        Muxes := 2     
	  17 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   3 Input      3 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
Module uart 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 3     
+---Registers : 
	                8 Bit    Registers := 3     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 10    
	   2 Input      4 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 35    
Module debounce 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module ps2_keyboard 
Detailed RTL Component Info : 
+---XORs : 
	   9 Input      1 Bit         XORs := 1     
+---Registers : 
	               11 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module ps2_keyboard_to_ascii 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   3 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 11    
	  22 Input      8 Bit        Muxes := 4     
	  35 Input      8 Bit        Muxes := 1     
	   7 Input      8 Bit        Muxes := 1     
	  27 Input      8 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 2     
	  34 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	  33 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 9     
	   3 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 66 (col length:40)
BRAMs: 100 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5587] ROM size for "oCol" is below threshold of ROM address width. It will be mapped to LUTs
WARNING: [Synth 8-3331] design lcd_user_level has unconnected port ena
WARNING: [Synth 8-3331] design Top_Level_Hangman has unconnected port led0_r
WARNING: [Synth 8-3331] design Top_Level_Hangman has unconnected port ja[7]
WARNING: [Synth 8-3331] design Top_Level_Hangman has unconnected port ja[6]
WARNING: [Synth 8-3331] design Top_Level_Hangman has unconnected port ja[5]
WARNING: [Synth 8-3331] design Top_Level_Hangman has unconnected port ja[4]
WARNING: [Synth 8-3331] design Top_Level_Hangman has unconnected port btn[1]
WARNING: [Synth 8-3331] design Top_Level_Hangman has unconnected port jb[7]
WARNING: [Synth 8-3331] design Top_Level_Hangman has unconnected port jb[6]
WARNING: [Synth 8-3331] design Top_Level_Hangman has unconnected port jb[5]
WARNING: [Synth 8-3331] design Top_Level_Hangman has unconnected port jb[4]
WARNING: [Synth 8-3331] design Top_Level_Hangman has unconnected port jb[3]
WARNING: [Synth 8-3331] design Top_Level_Hangman has unconnected port jb[1]
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\INST_UART/tx_reg_reg[7] )
INFO: [Synth 8-3886] merging instance 'INST_LCD/inst_i2cm/addr_rw_reg[6]' (FDE) to 'INST_LCD/inst_i2cm/addr_rw_reg[1]'
INFO: [Synth 8-3886] merging instance 'INST_LCD/inst_i2cm/addr_rw_reg[7]' (FDE) to 'INST_LCD/inst_i2cm/addr_rw_reg[4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\INST_LCD/rw_sig_reg )
INFO: [Synth 8-3886] merging instance 'INST_LCD/inst_i2cm/addr_rw_reg[0]' (FDE) to 'INST_LCD/inst_i2cm/addr_rw_reg[4]'
INFO: [Synth 8-3886] merging instance 'INST_LCD/inst_i2cm/addr_rw_reg[1]' (FDE) to 'INST_LCD/inst_i2cm/addr_rw_reg[2]'
INFO: [Synth 8-3886] merging instance 'INST_LCD/inst_i2cm/addr_rw_reg[2]' (FDE) to 'INST_LCD/inst_i2cm/addr_rw_reg[3]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\INST_LCD/inst_i2cm/addr_rw_reg[3] )
INFO: [Synth 8-3886] merging instance 'INST_LCD/inst_i2cm/addr_rw_reg[4]' (FDE) to 'INST_LCD/inst_i2cm/addr_rw_reg[5]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\INST_LCD/inst_i2cm/addr_rw_reg[5] )
WARNING: [Synth 8-3332] Sequential element (INST_LCD/FSM_onehot_state_reg[0]) is unused and will be removed from module Top_Level_Hangman.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 926.102 ; gain = 395.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+---------------+------------------+---------------+----------------+
|Module Name    | RTL Object       | Depth x Width | Implemented As | 
+---------------+------------------+---------------+----------------+
|lcd_user_level | seq_cntr_reg_rep | 256x8         | Block RAM      | 
+---------------+------------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance i_2/INST_LCD/seq_cntr_reg_rep (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 926.102 ; gain = 395.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:49 ; elapsed = 00:00:51 . Memory (MB): peak = 1129.211 ; gain = 598.535
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (INST_LCD/inst_i2cm/FSM_onehot_state_reg[7]) is unused and will be removed from module Top_Level_Hangman.
WARNING: [Synth 8-3332] Sequential element (INST_LCD/inst_i2cm/FSM_onehot_state_reg[6]) is unused and will be removed from module Top_Level_Hangman.
INFO: [Synth 8-6837] The timing for the instance INST_LCD/seq_cntr_reg_rep (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:51 ; elapsed = 00:00:53 . Memory (MB): peak = 1129.211 ; gain = 598.535
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-4649] Removing BlackBox instance ila of module ila_0_bbox_0 having unconnected or no output ports
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:53 ; elapsed = 00:00:55 . Memory (MB): peak = 1129.211 ; gain = 598.535
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:53 ; elapsed = 00:00:55 . Memory (MB): peak = 1129.211 ; gain = 598.535
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:53 ; elapsed = 00:00:56 . Memory (MB): peak = 1129.211 ; gain = 598.535
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:53 ; elapsed = 00:00:56 . Memory (MB): peak = 1129.211 ; gain = 598.535
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:53 ; elapsed = 00:00:56 . Memory (MB): peak = 1129.211 ; gain = 598.535
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:53 ; elapsed = 00:00:56 . Memory (MB): peak = 1129.211 ; gain = 598.535
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     1|
|2     |CARRY4   |    45|
|3     |LUT1     |    17|
|4     |LUT2     |   177|
|5     |LUT3     |    80|
|6     |LUT4     |   171|
|7     |LUT5     |    70|
|8     |LUT6     |   830|
|9     |MUXF7    |   264|
|10    |MUXF8    |    98|
|11    |RAMB18E1 |     1|
|12    |FDCE     |    19|
|13    |FDPE     |     6|
|14    |FDRE     |  1304|
|15    |FDSE     |   154|
|16    |IBUF     |     5|
|17    |IOBUF    |     1|
|18    |OBUF     |     1|
|19    |OBUFT    |     2|
+------+---------+------+

Report Instance Areas: 
+------+------------------------+----------------------+------+
|      |Instance                |Module                |Cells |
+------+------------------------+----------------------+------+
|1     |top                     |                      |  3246|
|2     |  INST_LCD              |lcd_user_level        |  1306|
|3     |    inst_i2cm           |i2c_master            |   125|
|4     |  INST_PS2_Keyboard     |ps2_keyboard_to_ascii |   250|
|5     |    ps2_keyboard_0      |ps2_keyboard          |   222|
|6     |      debounce_ps2_clk  |debounce              |    28|
|7     |      debounce_ps2_data |debounce_0            |    27|
|8     |  INST_RESET_DELAY      |reset_delay           |    38|
|9     |  INST_UART             |uart                  |   268|
+------+------------------------+----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:53 ; elapsed = 00:00:56 . Memory (MB): peak = 1129.211 ; gain = 598.535
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 16 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:45 ; elapsed = 00:00:53 . Memory (MB): peak = 1129.211 ; gain = 456.703
Synthesis Optimization Complete : Time (s): cpu = 00:00:53 ; elapsed = 00:00:56 . Memory (MB): peak = 1129.211 ; gain = 598.535
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 409 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1129.211 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
60 Infos, 139 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:59 ; elapsed = 00:01:15 . Memory (MB): peak = 1129.211 ; gain = 837.605
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1129.211 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/nicks/Documents/EE136-Project4-Hangman/Project4-Hangman/Project4-Hangman.runs/synth_2/Top_Level_Hangman.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Top_Level_Hangman_utilization_synth.rpt -pb Top_Level_Hangman_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Mar 23 23:02:46 2022...
