-- Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
-- Date        : Mon May  3 10:27:36 2021
-- Host        : DESKTOP-UQS3LAH running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
--               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ design_2_ring_osc_top_0_1_sim_netlist.vhdl
-- Design      : design_2_ring_osc_top_0_1
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7z010clg400-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF is
  port (
    \ROs[9].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_2 : in STD_LOGIC;
    Q_reg_3 : in STD_LOGIC;
    \ROs[10].count\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ROs[12].count\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF is
  signal \^ros[9].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal p_0_in : STD_LOGIC;
  attribute HLUTNM : string;
  attribute HLUTNM of \L4_sum0__294_carry_i_3\ : label is "lutpair93";
  attribute HLUTNM of \L4_sum0__294_carry_i_7\ : label is "lutpair93";
begin
  \ROs[9].count\(0) <= \^ros[9].count\(0);
\L4_sum0__294_carry_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \^ros[9].count\(0),
      I1 => \ROs[10].count\(0),
      I2 => \ROs[12].count\(0),
      O => Q_reg_0(0)
    );
\L4_sum0__294_carry_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^ros[9].count\(0),
      I1 => \ROs[10].count\(0),
      I2 => \ROs[12].count\(0),
      O => Q_reg_1(0)
    );
\Q_i_1__287\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[9].count\(0),
      O => p_0_in
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_2,
      CE => '1',
      CLR => Q_reg_3,
      D => p_0_in,
      Q => \^ros[9].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_100 is
  port (
    \ROs[7].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_3 : in STD_LOGIC;
    \ROs[5].count\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ROs[6].count\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \L4_sum0__196_carry__5\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_100 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_100;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_100 is
  signal \Q_i_1__249_n_0\ : STD_LOGIC;
  signal \^ros[7].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute HLUTNM : string;
  attribute HLUTNM of \L4_sum0__196_carry__5_i_1\ : label is "lutpair88";
  attribute HLUTNM of \L4_sum0__196_carry__5_i_6\ : label is "lutpair88";
begin
  \ROs[7].count\(0) <= \^ros[7].count\(0);
\L4_sum0__196_carry__5_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \^ros[7].count\(0),
      I1 => \ROs[5].count\(0),
      I2 => \ROs[6].count\(0),
      O => Q_reg_0(0)
    );
\L4_sum0__196_carry__5_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^ros[7].count\(0),
      I1 => \ROs[5].count\(0),
      I2 => \ROs[6].count\(0),
      I3 => \L4_sum0__196_carry__5\(0),
      O => Q_reg_1(0)
    );
\Q_i_1__249\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[7].count\(0),
      O => \Q_i_1__249_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_2(0),
      CE => '1',
      CLR => Q_reg_3,
      D => \Q_i_1__249_n_0\,
      Q => \^ros[7].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_101 is
  port (
    \ROs[7].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_2 : in STD_LOGIC;
    \ROs[5].count\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ROs[6].count\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \L4_sum0__196_carry__5\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_101 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_101;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_101 is
  signal \Q_i_1__250_n_0\ : STD_LOGIC;
  signal \^ros[7].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute HLUTNM : string;
  attribute HLUTNM of \L4_sum0__196_carry__5_i_5\ : label is "lutpair89";
  attribute HLUTNM of \L4_sum0__196_carry__6_i_4\ : label is "lutpair89";
begin
  \ROs[7].count\(0) <= \^ros[7].count\(0);
\L4_sum0__196_carry__5_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^ros[7].count\(0),
      I1 => \ROs[5].count\(0),
      I2 => \ROs[6].count\(0),
      I3 => \L4_sum0__196_carry__5\(0),
      O => Q_reg_0(0)
    );
\L4_sum0__196_carry__6_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \^ros[7].count\(0),
      I1 => \ROs[5].count\(0),
      I2 => \ROs[6].count\(0),
      O => DI(0)
    );
\Q_i_1__250\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[7].count\(0),
      O => \Q_i_1__250_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_1(0),
      CE => '1',
      CLR => Q_reg_2,
      D => \Q_i_1__250_n_0\,
      Q => \^ros[7].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_102 is
  port (
    \ROs[7].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_2 : in STD_LOGIC;
    \ROs[5].count\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ROs[6].count\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \L4_sum0__196_carry__6\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_102 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_102;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_102 is
  signal \Q_i_1__251_n_0\ : STD_LOGIC;
  signal \^ros[7].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute HLUTNM : string;
  attribute HLUTNM of \L4_sum0__196_carry__6_i_3\ : label is "lutpair90";
  attribute HLUTNM of \L4_sum0__196_carry__6_i_8\ : label is "lutpair90";
begin
  \ROs[7].count\(0) <= \^ros[7].count\(0);
\L4_sum0__196_carry__6_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \^ros[7].count\(0),
      I1 => \ROs[5].count\(0),
      I2 => \ROs[6].count\(0),
      O => DI(0)
    );
\L4_sum0__196_carry__6_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^ros[7].count\(0),
      I1 => \ROs[5].count\(0),
      I2 => \ROs[6].count\(0),
      I3 => \L4_sum0__196_carry__6\(0),
      O => Q_reg_0(0)
    );
\Q_i_1__251\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[7].count\(0),
      O => \Q_i_1__251_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_1(0),
      CE => '1',
      CLR => Q_reg_2,
      D => \Q_i_1__251_n_0\,
      Q => \^ros[7].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_103 is
  port (
    \ROs[7].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_2 : in STD_LOGIC;
    \ROs[5].count\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ROs[6].count\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \L4_sum0__196_carry__6\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_103 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_103;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_103 is
  signal \Q_i_1__252_n_0\ : STD_LOGIC;
  signal \^ros[7].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute HLUTNM : string;
  attribute HLUTNM of \L4_sum0__196_carry__6_i_2\ : label is "lutpair91";
  attribute HLUTNM of \L4_sum0__196_carry__6_i_7\ : label is "lutpair91";
begin
  \ROs[7].count\(0) <= \^ros[7].count\(0);
\L4_sum0__196_carry__6_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \^ros[7].count\(0),
      I1 => \ROs[5].count\(0),
      I2 => \ROs[6].count\(0),
      O => DI(0)
    );
\L4_sum0__196_carry__6_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^ros[7].count\(0),
      I1 => \ROs[5].count\(0),
      I2 => \ROs[6].count\(0),
      I3 => \L4_sum0__196_carry__6\(0),
      O => Q_reg_0(0)
    );
\Q_i_1__252\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[7].count\(0),
      O => \Q_i_1__252_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_1(0),
      CE => '1',
      CLR => Q_reg_2,
      D => \Q_i_1__252_n_0\,
      Q => \^ros[7].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_104 is
  port (
    \ROs[7].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_3 : in STD_LOGIC;
    \ROs[5].count\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ROs[6].count\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \L4_sum0__196_carry\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_104 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_104;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_104 is
  signal \Q_i_1__225_n_0\ : STD_LOGIC;
  signal \^ros[7].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute HLUTNM : string;
  attribute HLUTNM of \L4_sum0__196_carry_i_1\ : label is "lutpair64";
  attribute HLUTNM of \L4_sum0__196_carry_i_5\ : label is "lutpair64";
begin
  \ROs[7].count\(0) <= \^ros[7].count\(0);
\L4_sum0__196_carry_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \^ros[7].count\(0),
      I1 => \ROs[5].count\(0),
      I2 => \ROs[6].count\(0),
      O => Q_reg_0(0)
    );
\L4_sum0__196_carry_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^ros[7].count\(0),
      I1 => \ROs[5].count\(0),
      I2 => \ROs[6].count\(0),
      I3 => \L4_sum0__196_carry\(0),
      O => Q_reg_1(0)
    );
\Q_i_1__225\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[7].count\(0),
      O => \Q_i_1__225_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_2(0),
      CE => '1',
      CLR => Q_reg_3,
      D => \Q_i_1__225_n_0\,
      Q => \^ros[7].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_105 is
  port (
    \ROs[7].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    \L4_sum0__196_carry__6\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Q_reg_1 : in STD_LOGIC;
    \ROs[5].count\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \ROs[6].count\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \L4_sum0__196_carry__6_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_105 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_105;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_105 is
  signal \^di\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \Q_i_1__253_n_0\ : STD_LOGIC;
  signal \^ros[7].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute HLUTNM : string;
  attribute HLUTNM of \L4_sum0__196_carry__6_i_1\ : label is "lutpair92";
  attribute HLUTNM of \L4_sum0__196_carry__6_i_6\ : label is "lutpair92";
begin
  DI(0) <= \^di\(0);
  \ROs[7].count\(0) <= \^ros[7].count\(0);
\L4_sum0__196_carry__6_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \^ros[7].count\(0),
      I1 => \ROs[5].count\(0),
      I2 => \ROs[6].count\(0),
      O => \^di\(0)
    );
\L4_sum0__196_carry__6_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^di\(0),
      I1 => \ROs[5].count\(1),
      I2 => \L4_sum0__196_carry__6\(1),
      I3 => \ROs[6].count\(1),
      O => Q_reg_0(1)
    );
\L4_sum0__196_carry__6_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^ros[7].count\(0),
      I1 => \ROs[5].count\(0),
      I2 => \ROs[6].count\(0),
      I3 => \L4_sum0__196_carry__6_0\(0),
      O => Q_reg_0(0)
    );
\Q_i_1__253\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[7].count\(0),
      O => \Q_i_1__253_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \L4_sum0__196_carry__6\(0),
      CE => '1',
      CLR => Q_reg_1,
      D => \Q_i_1__253_n_0\,
      Q => \^ros[7].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_106 is
  port (
    Q_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ROs[7].count\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : in STD_LOGIC;
    \ROs[5].count\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ROs[6].count\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_106 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_106;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_106 is
  signal \Q_i_1__254_n_0\ : STD_LOGIC;
  signal \^q_reg_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  Q_reg_0(0) <= \^q_reg_0\(0);
\L4_sum0__196_carry__7_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \^q_reg_0\(0),
      I1 => \ROs[5].count\(0),
      I2 => \ROs[6].count\(0),
      O => S(0)
    );
\Q_i_1__254\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q_reg_0\(0),
      O => \Q_i_1__254_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \ROs[7].count\(0),
      CE => '1',
      CLR => Q_reg_1,
      D => \Q_i_1__254_n_0\,
      Q => \^q_reg_0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_107 is
  port (
    \ROs[7].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_3 : in STD_LOGIC;
    \ROs[5].count\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ROs[6].count\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \L4_sum0__196_carry\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_107 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_107;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_107 is
  signal \Q_i_1__226_n_0\ : STD_LOGIC;
  signal \^ros[7].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute HLUTNM : string;
  attribute HLUTNM of \L4_sum0__196_carry__0_i_4\ : label is "lutpair65";
  attribute HLUTNM of \L4_sum0__196_carry_i_4\ : label is "lutpair65";
begin
  \ROs[7].count\(0) <= \^ros[7].count\(0);
\L4_sum0__196_carry__0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \^ros[7].count\(0),
      I1 => \ROs[5].count\(0),
      I2 => \ROs[6].count\(0),
      O => Q_reg_0(0)
    );
\L4_sum0__196_carry_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^ros[7].count\(0),
      I1 => \ROs[5].count\(0),
      I2 => \ROs[6].count\(0),
      I3 => \L4_sum0__196_carry\(0),
      O => Q_reg_1(0)
    );
\Q_i_1__226\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[7].count\(0),
      O => \Q_i_1__226_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_2(0),
      CE => '1',
      CLR => Q_reg_3,
      D => \Q_i_1__226_n_0\,
      Q => \^ros[7].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_108 is
  port (
    \ROs[7].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_3 : in STD_LOGIC;
    \ROs[5].count\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ROs[6].count\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \L4_sum0__196_carry__0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_108 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_108;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_108 is
  signal \Q_i_1__227_n_0\ : STD_LOGIC;
  signal \^ros[7].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute HLUTNM : string;
  attribute HLUTNM of \L4_sum0__196_carry__0_i_3\ : label is "lutpair66";
  attribute HLUTNM of \L4_sum0__196_carry__0_i_8\ : label is "lutpair66";
begin
  \ROs[7].count\(0) <= \^ros[7].count\(0);
\L4_sum0__196_carry__0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \^ros[7].count\(0),
      I1 => \ROs[5].count\(0),
      I2 => \ROs[6].count\(0),
      O => Q_reg_0(0)
    );
\L4_sum0__196_carry__0_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^ros[7].count\(0),
      I1 => \ROs[5].count\(0),
      I2 => \ROs[6].count\(0),
      I3 => \L4_sum0__196_carry__0\(0),
      O => Q_reg_1(0)
    );
\Q_i_1__227\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[7].count\(0),
      O => \Q_i_1__227_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_2(0),
      CE => '1',
      CLR => Q_reg_3,
      D => \Q_i_1__227_n_0\,
      Q => \^ros[7].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_109 is
  port (
    \ROs[7].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_3 : in STD_LOGIC;
    \ROs[5].count\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ROs[6].count\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \L4_sum0__196_carry__0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_109 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_109;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_109 is
  signal \Q_i_1__228_n_0\ : STD_LOGIC;
  signal \^ros[7].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute HLUTNM : string;
  attribute HLUTNM of \L4_sum0__196_carry__0_i_2\ : label is "lutpair67";
  attribute HLUTNM of \L4_sum0__196_carry__0_i_7\ : label is "lutpair67";
begin
  \ROs[7].count\(0) <= \^ros[7].count\(0);
\L4_sum0__196_carry__0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \^ros[7].count\(0),
      I1 => \ROs[5].count\(0),
      I2 => \ROs[6].count\(0),
      O => Q_reg_0(0)
    );
\L4_sum0__196_carry__0_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^ros[7].count\(0),
      I1 => \ROs[5].count\(0),
      I2 => \ROs[6].count\(0),
      I3 => \L4_sum0__196_carry__0\(0),
      O => Q_reg_1(0)
    );
\Q_i_1__228\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[7].count\(0),
      O => \Q_i_1__228_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_2(0),
      CE => '1',
      CLR => Q_reg_3,
      D => \Q_i_1__228_n_0\,
      Q => \^ros[7].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_110 is
  port (
    \ROs[7].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_3 : in STD_LOGIC;
    \ROs[5].count\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ROs[6].count\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \L4_sum0__196_carry__0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_110 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_110;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_110 is
  signal \Q_i_1__229_n_0\ : STD_LOGIC;
  signal \^ros[7].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute HLUTNM : string;
  attribute HLUTNM of \L4_sum0__196_carry__0_i_1\ : label is "lutpair68";
  attribute HLUTNM of \L4_sum0__196_carry__0_i_6\ : label is "lutpair68";
begin
  \ROs[7].count\(0) <= \^ros[7].count\(0);
\L4_sum0__196_carry__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \^ros[7].count\(0),
      I1 => \ROs[5].count\(0),
      I2 => \ROs[6].count\(0),
      O => Q_reg_0(0)
    );
\L4_sum0__196_carry__0_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^ros[7].count\(0),
      I1 => \ROs[5].count\(0),
      I2 => \ROs[6].count\(0),
      I3 => \L4_sum0__196_carry__0\(0),
      O => Q_reg_1(0)
    );
\Q_i_1__229\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[7].count\(0),
      O => \Q_i_1__229_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_2(0),
      CE => '1',
      CLR => Q_reg_3,
      D => \Q_i_1__229_n_0\,
      Q => \^ros[7].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_111 is
  port (
    \ROs[7].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_3 : in STD_LOGIC;
    \ROs[5].count\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ROs[6].count\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \L4_sum0__196_carry__0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_111 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_111;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_111 is
  signal \Q_i_1__230_n_0\ : STD_LOGIC;
  signal \^ros[7].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute HLUTNM : string;
  attribute HLUTNM of \L4_sum0__196_carry__0_i_5\ : label is "lutpair69";
  attribute HLUTNM of \L4_sum0__196_carry__1_i_4\ : label is "lutpair69";
begin
  \ROs[7].count\(0) <= \^ros[7].count\(0);
\L4_sum0__196_carry__0_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^ros[7].count\(0),
      I1 => \ROs[5].count\(0),
      I2 => \ROs[6].count\(0),
      I3 => \L4_sum0__196_carry__0\(0),
      O => Q_reg_1(0)
    );
\L4_sum0__196_carry__1_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \^ros[7].count\(0),
      I1 => \ROs[5].count\(0),
      I2 => \ROs[6].count\(0),
      O => Q_reg_0(0)
    );
\Q_i_1__230\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[7].count\(0),
      O => \Q_i_1__230_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_2(0),
      CE => '1',
      CLR => Q_reg_3,
      D => \Q_i_1__230_n_0\,
      Q => \^ros[7].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_112 is
  port (
    \ROs[7].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_3 : in STD_LOGIC;
    \ROs[5].count\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ROs[6].count\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \L4_sum0__196_carry__1\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_112 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_112;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_112 is
  signal \Q_i_1__231_n_0\ : STD_LOGIC;
  signal \^ros[7].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute HLUTNM : string;
  attribute HLUTNM of \L4_sum0__196_carry__1_i_3\ : label is "lutpair70";
  attribute HLUTNM of \L4_sum0__196_carry__1_i_8\ : label is "lutpair70";
begin
  \ROs[7].count\(0) <= \^ros[7].count\(0);
\L4_sum0__196_carry__1_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \^ros[7].count\(0),
      I1 => \ROs[5].count\(0),
      I2 => \ROs[6].count\(0),
      O => Q_reg_0(0)
    );
\L4_sum0__196_carry__1_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^ros[7].count\(0),
      I1 => \ROs[5].count\(0),
      I2 => \ROs[6].count\(0),
      I3 => \L4_sum0__196_carry__1\(0),
      O => Q_reg_1(0)
    );
\Q_i_1__231\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[7].count\(0),
      O => \Q_i_1__231_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_2(0),
      CE => '1',
      CLR => Q_reg_3,
      D => \Q_i_1__231_n_0\,
      Q => \^ros[7].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_113 is
  port (
    Q_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ROs[7].count\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_3 : in STD_LOGIC;
    \ROs[5].count\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ROs[6].count\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \L4_sum0__196_carry__1\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_113 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_113;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_113 is
  signal \Q_i_1__232_n_0\ : STD_LOGIC;
  signal \^q_reg_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute HLUTNM : string;
  attribute HLUTNM of \L4_sum0__196_carry__1_i_2\ : label is "lutpair71";
  attribute HLUTNM of \L4_sum0__196_carry__1_i_7\ : label is "lutpair71";
begin
  Q_reg_0(0) <= \^q_reg_0\(0);
\L4_sum0__196_carry__1_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \^q_reg_0\(0),
      I1 => \ROs[5].count\(0),
      I2 => \ROs[6].count\(0),
      O => Q_reg_1(0)
    );
\L4_sum0__196_carry__1_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^q_reg_0\(0),
      I1 => \ROs[5].count\(0),
      I2 => \ROs[6].count\(0),
      I3 => \L4_sum0__196_carry__1\(0),
      O => Q_reg_2(0)
    );
\Q_i_1__232\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q_reg_0\(0),
      O => \Q_i_1__232_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \ROs[7].count\(0),
      CE => '1',
      CLR => Q_reg_3,
      D => \Q_i_1__232_n_0\,
      Q => \^q_reg_0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_116 is
  port (
    \ROs[6].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    Q_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_116 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_116;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_116 is
  signal \^ros[6].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal p_0_in : STD_LOGIC;
begin
  \ROs[6].count\(0) <= \^ros[6].count\(0);
\Q_i_1__191\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[6].count\(0),
      O => p_0_in
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_0,
      CE => '1',
      CLR => Q_reg_1,
      D => p_0_in,
      Q => \^ros[6].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_117 is
  port (
    \ROs[6].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_117 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_117;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_117 is
  signal \Q_i_1__201_n_0\ : STD_LOGIC;
  signal \^ros[6].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \ROs[6].count\(0) <= \^ros[6].count\(0);
\Q_i_1__201\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[6].count\(0),
      O => \Q_i_1__201_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_0(0),
      CE => '1',
      CLR => Q_reg_1,
      D => \Q_i_1__201_n_0\,
      Q => \^ros[6].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_118 is
  port (
    \ROs[6].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_118 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_118;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_118 is
  signal \Q_i_1__202_n_0\ : STD_LOGIC;
  signal \^ros[6].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \ROs[6].count\(0) <= \^ros[6].count\(0);
\Q_i_1__202\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[6].count\(0),
      O => \Q_i_1__202_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_0(0),
      CE => '1',
      CLR => Q_reg_1,
      D => \Q_i_1__202_n_0\,
      Q => \^ros[6].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_119 is
  port (
    \ROs[6].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_119 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_119;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_119 is
  signal \Q_i_1__203_n_0\ : STD_LOGIC;
  signal \^ros[6].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \ROs[6].count\(0) <= \^ros[6].count\(0);
\Q_i_1__203\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[6].count\(0),
      O => \Q_i_1__203_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_0(0),
      CE => '1',
      CLR => Q_reg_1,
      D => \Q_i_1__203_n_0\,
      Q => \^ros[6].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_120 is
  port (
    \ROs[6].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_120 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_120;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_120 is
  signal \Q_i_1__204_n_0\ : STD_LOGIC;
  signal \^ros[6].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \ROs[6].count\(0) <= \^ros[6].count\(0);
\Q_i_1__204\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[6].count\(0),
      O => \Q_i_1__204_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_0(0),
      CE => '1',
      CLR => Q_reg_1,
      D => \Q_i_1__204_n_0\,
      Q => \^ros[6].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_121 is
  port (
    \ROs[6].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_121 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_121;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_121 is
  signal \Q_i_1__205_n_0\ : STD_LOGIC;
  signal \^ros[6].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \ROs[6].count\(0) <= \^ros[6].count\(0);
\Q_i_1__205\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[6].count\(0),
      O => \Q_i_1__205_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_0(0),
      CE => '1',
      CLR => Q_reg_1,
      D => \Q_i_1__205_n_0\,
      Q => \^ros[6].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_122 is
  port (
    \ROs[6].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_122 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_122;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_122 is
  signal \Q_i_1__206_n_0\ : STD_LOGIC;
  signal \^ros[6].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \ROs[6].count\(0) <= \^ros[6].count\(0);
\Q_i_1__206\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[6].count\(0),
      O => \Q_i_1__206_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_0(0),
      CE => '1',
      CLR => Q_reg_1,
      D => \Q_i_1__206_n_0\,
      Q => \^ros[6].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_123 is
  port (
    \ROs[6].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_123 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_123;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_123 is
  signal \Q_i_1__207_n_0\ : STD_LOGIC;
  signal \^ros[6].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \ROs[6].count\(0) <= \^ros[6].count\(0);
\Q_i_1__207\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[6].count\(0),
      O => \Q_i_1__207_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_0(0),
      CE => '1',
      CLR => Q_reg_1,
      D => \Q_i_1__207_n_0\,
      Q => \^ros[6].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_124 is
  port (
    \ROs[6].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_124 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_124;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_124 is
  signal \Q_i_1__208_n_0\ : STD_LOGIC;
  signal \^ros[6].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \ROs[6].count\(0) <= \^ros[6].count\(0);
\Q_i_1__208\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[6].count\(0),
      O => \Q_i_1__208_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_0(0),
      CE => '1',
      CLR => Q_reg_1,
      D => \Q_i_1__208_n_0\,
      Q => \^ros[6].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_125 is
  port (
    \ROs[6].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_125 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_125;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_125 is
  signal \Q_i_1__209_n_0\ : STD_LOGIC;
  signal \^ros[6].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \ROs[6].count\(0) <= \^ros[6].count\(0);
\Q_i_1__209\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[6].count\(0),
      O => \Q_i_1__209_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_0(0),
      CE => '1',
      CLR => Q_reg_1,
      D => \Q_i_1__209_n_0\,
      Q => \^ros[6].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_126 is
  port (
    \ROs[6].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_126 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_126;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_126 is
  signal \Q_i_1__210_n_0\ : STD_LOGIC;
  signal \^ros[6].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \ROs[6].count\(0) <= \^ros[6].count\(0);
\Q_i_1__210\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[6].count\(0),
      O => \Q_i_1__210_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_0(0),
      CE => '1',
      CLR => Q_reg_1,
      D => \Q_i_1__210_n_0\,
      Q => \^ros[6].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_127 is
  port (
    \ROs[6].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_127 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_127;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_127 is
  signal \Q_i_1__192_n_0\ : STD_LOGIC;
  signal \^ros[6].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \ROs[6].count\(0) <= \^ros[6].count\(0);
\Q_i_1__192\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[6].count\(0),
      O => \Q_i_1__192_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_0(0),
      CE => '1',
      CLR => Q_reg_1,
      D => \Q_i_1__192_n_0\,
      Q => \^ros[6].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_128 is
  port (
    \ROs[6].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_128 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_128;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_128 is
  signal \Q_i_1__211_n_0\ : STD_LOGIC;
  signal \^ros[6].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \ROs[6].count\(0) <= \^ros[6].count\(0);
\Q_i_1__211\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[6].count\(0),
      O => \Q_i_1__211_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_0(0),
      CE => '1',
      CLR => Q_reg_1,
      D => \Q_i_1__211_n_0\,
      Q => \^ros[6].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_129 is
  port (
    \ROs[6].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_129 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_129;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_129 is
  signal \Q_i_1__212_n_0\ : STD_LOGIC;
  signal \^ros[6].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \ROs[6].count\(0) <= \^ros[6].count\(0);
\Q_i_1__212\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[6].count\(0),
      O => \Q_i_1__212_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_0(0),
      CE => '1',
      CLR => Q_reg_1,
      D => \Q_i_1__212_n_0\,
      Q => \^ros[6].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_130 is
  port (
    \ROs[6].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_130 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_130;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_130 is
  signal \Q_i_1__213_n_0\ : STD_LOGIC;
  signal \^ros[6].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \ROs[6].count\(0) <= \^ros[6].count\(0);
\Q_i_1__213\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[6].count\(0),
      O => \Q_i_1__213_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_0(0),
      CE => '1',
      CLR => Q_reg_1,
      D => \Q_i_1__213_n_0\,
      Q => \^ros[6].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_131 is
  port (
    \ROs[6].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_131 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_131;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_131 is
  signal \Q_i_1__214_n_0\ : STD_LOGIC;
  signal \^ros[6].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \ROs[6].count\(0) <= \^ros[6].count\(0);
\Q_i_1__214\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[6].count\(0),
      O => \Q_i_1__214_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_0(0),
      CE => '1',
      CLR => Q_reg_1,
      D => \Q_i_1__214_n_0\,
      Q => \^ros[6].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_132 is
  port (
    \ROs[6].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_132 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_132;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_132 is
  signal \Q_i_1__215_n_0\ : STD_LOGIC;
  signal \^ros[6].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \ROs[6].count\(0) <= \^ros[6].count\(0);
\Q_i_1__215\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[6].count\(0),
      O => \Q_i_1__215_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_0(0),
      CE => '1',
      CLR => Q_reg_1,
      D => \Q_i_1__215_n_0\,
      Q => \^ros[6].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_133 is
  port (
    \ROs[6].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_133 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_133;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_133 is
  signal \Q_i_1__216_n_0\ : STD_LOGIC;
  signal \^ros[6].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \ROs[6].count\(0) <= \^ros[6].count\(0);
\Q_i_1__216\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[6].count\(0),
      O => \Q_i_1__216_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_0(0),
      CE => '1',
      CLR => Q_reg_1,
      D => \Q_i_1__216_n_0\,
      Q => \^ros[6].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_134 is
  port (
    \ROs[6].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_134 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_134;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_134 is
  signal \Q_i_1__217_n_0\ : STD_LOGIC;
  signal \^ros[6].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \ROs[6].count\(0) <= \^ros[6].count\(0);
\Q_i_1__217\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[6].count\(0),
      O => \Q_i_1__217_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_0(0),
      CE => '1',
      CLR => Q_reg_1,
      D => \Q_i_1__217_n_0\,
      Q => \^ros[6].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_135 is
  port (
    \ROs[6].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_135 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_135;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_135 is
  signal \Q_i_1__218_n_0\ : STD_LOGIC;
  signal \^ros[6].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \ROs[6].count\(0) <= \^ros[6].count\(0);
\Q_i_1__218\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[6].count\(0),
      O => \Q_i_1__218_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_0(0),
      CE => '1',
      CLR => Q_reg_1,
      D => \Q_i_1__218_n_0\,
      Q => \^ros[6].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_136 is
  port (
    \ROs[6].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_136 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_136;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_136 is
  signal \Q_i_1__219_n_0\ : STD_LOGIC;
  signal \^ros[6].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \ROs[6].count\(0) <= \^ros[6].count\(0);
\Q_i_1__219\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[6].count\(0),
      O => \Q_i_1__219_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_0(0),
      CE => '1',
      CLR => Q_reg_1,
      D => \Q_i_1__219_n_0\,
      Q => \^ros[6].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_137 is
  port (
    \ROs[6].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_137 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_137;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_137 is
  signal \Q_i_1__220_n_0\ : STD_LOGIC;
  signal \^ros[6].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \ROs[6].count\(0) <= \^ros[6].count\(0);
\Q_i_1__220\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[6].count\(0),
      O => \Q_i_1__220_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_0(0),
      CE => '1',
      CLR => Q_reg_1,
      D => \Q_i_1__220_n_0\,
      Q => \^ros[6].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_138 is
  port (
    \ROs[6].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_138 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_138;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_138 is
  signal \Q_i_1__193_n_0\ : STD_LOGIC;
  signal \^ros[6].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \ROs[6].count\(0) <= \^ros[6].count\(0);
\Q_i_1__193\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[6].count\(0),
      O => \Q_i_1__193_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_0(0),
      CE => '1',
      CLR => Q_reg_1,
      D => \Q_i_1__193_n_0\,
      Q => \^ros[6].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_139 is
  port (
    \ROs[6].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_139 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_139;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_139 is
  signal \Q_i_1__221_n_0\ : STD_LOGIC;
  signal \^ros[6].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \ROs[6].count\(0) <= \^ros[6].count\(0);
\Q_i_1__221\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[6].count\(0),
      O => \Q_i_1__221_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_0(0),
      CE => '1',
      CLR => Q_reg_1,
      D => \Q_i_1__221_n_0\,
      Q => \^ros[6].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_140 is
  port (
    \ROs[6].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_140 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_140;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_140 is
  signal \Q_i_1__222_n_0\ : STD_LOGIC;
  signal \^ros[6].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \ROs[6].count\(0) <= \^ros[6].count\(0);
\Q_i_1__222\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[6].count\(0),
      O => \Q_i_1__222_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_0(0),
      CE => '1',
      CLR => Q_reg_1,
      D => \Q_i_1__222_n_0\,
      Q => \^ros[6].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_141 is
  port (
    \ROs[6].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_141 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_141;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_141 is
  signal \Q_i_1__194_n_0\ : STD_LOGIC;
  signal \^ros[6].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \ROs[6].count\(0) <= \^ros[6].count\(0);
\Q_i_1__194\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[6].count\(0),
      O => \Q_i_1__194_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_0(0),
      CE => '1',
      CLR => Q_reg_1,
      D => \Q_i_1__194_n_0\,
      Q => \^ros[6].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_142 is
  port (
    \ROs[6].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_142 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_142;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_142 is
  signal \Q_i_1__195_n_0\ : STD_LOGIC;
  signal \^ros[6].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \ROs[6].count\(0) <= \^ros[6].count\(0);
\Q_i_1__195\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[6].count\(0),
      O => \Q_i_1__195_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_0(0),
      CE => '1',
      CLR => Q_reg_1,
      D => \Q_i_1__195_n_0\,
      Q => \^ros[6].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_143 is
  port (
    \ROs[6].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_143 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_143;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_143 is
  signal \Q_i_1__196_n_0\ : STD_LOGIC;
  signal \^ros[6].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \ROs[6].count\(0) <= \^ros[6].count\(0);
\Q_i_1__196\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[6].count\(0),
      O => \Q_i_1__196_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_0(0),
      CE => '1',
      CLR => Q_reg_1,
      D => \Q_i_1__196_n_0\,
      Q => \^ros[6].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_144 is
  port (
    \ROs[6].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_144 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_144;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_144 is
  signal \Q_i_1__197_n_0\ : STD_LOGIC;
  signal \^ros[6].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \ROs[6].count\(0) <= \^ros[6].count\(0);
\Q_i_1__197\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[6].count\(0),
      O => \Q_i_1__197_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_0(0),
      CE => '1',
      CLR => Q_reg_1,
      D => \Q_i_1__197_n_0\,
      Q => \^ros[6].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_145 is
  port (
    \ROs[6].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_145 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_145;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_145 is
  signal \Q_i_1__198_n_0\ : STD_LOGIC;
  signal \^ros[6].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \ROs[6].count\(0) <= \^ros[6].count\(0);
\Q_i_1__198\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[6].count\(0),
      O => \Q_i_1__198_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_0(0),
      CE => '1',
      CLR => Q_reg_1,
      D => \Q_i_1__198_n_0\,
      Q => \^ros[6].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_146 is
  port (
    \ROs[6].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_146 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_146;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_146 is
  signal \Q_i_1__199_n_0\ : STD_LOGIC;
  signal \^ros[6].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \ROs[6].count\(0) <= \^ros[6].count\(0);
\Q_i_1__199\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[6].count\(0),
      O => \Q_i_1__199_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_0(0),
      CE => '1',
      CLR => Q_reg_1,
      D => \Q_i_1__199_n_0\,
      Q => \^ros[6].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_147 is
  port (
    \ROs[6].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_147 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_147;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_147 is
  signal \Q_i_1__200_n_0\ : STD_LOGIC;
  signal \^ros[6].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \ROs[6].count\(0) <= \^ros[6].count\(0);
\Q_i_1__200\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[6].count\(0),
      O => \Q_i_1__200_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_0(0),
      CE => '1',
      CLR => Q_reg_1,
      D => \Q_i_1__200_n_0\,
      Q => \^ros[6].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_15 is
  port (
    \ROs[9].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_3 : in STD_LOGIC;
    \ROs[10].count\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ROs[12].count\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \L4_sum0__294_carry__1\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_15 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_15;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_15 is
  signal \Q_i_1__297_n_0\ : STD_LOGIC;
  signal \^ros[9].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute HLUTNM : string;
  attribute HLUTNM of \L4_sum0__294_carry__1_i_1\ : label is "lutpair103";
  attribute HLUTNM of \L4_sum0__294_carry__1_i_6\ : label is "lutpair103";
begin
  \ROs[9].count\(0) <= \^ros[9].count\(0);
\L4_sum0__294_carry__1_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \^ros[9].count\(0),
      I1 => \ROs[10].count\(0),
      I2 => \ROs[12].count\(0),
      O => Q_reg_0(0)
    );
\L4_sum0__294_carry__1_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^ros[9].count\(0),
      I1 => \ROs[10].count\(0),
      I2 => \ROs[12].count\(0),
      I3 => \L4_sum0__294_carry__1\(0),
      O => Q_reg_1(0)
    );
\Q_i_1__297\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[9].count\(0),
      O => \Q_i_1__297_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_2(0),
      CE => '1',
      CLR => Q_reg_3,
      D => \Q_i_1__297_n_0\,
      Q => \^ros[9].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_150 is
  port (
    \ROs[5].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    Q_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_150 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_150;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_150 is
  signal \^ros[5].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal p_0_in : STD_LOGIC;
begin
  \ROs[5].count\(0) <= \^ros[5].count\(0);
\Q_i_1__159\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[5].count\(0),
      O => p_0_in
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_0,
      CE => '1',
      CLR => Q_reg_1,
      D => p_0_in,
      Q => \^ros[5].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_151 is
  port (
    \ROs[5].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_151 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_151;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_151 is
  signal \Q_i_1__169_n_0\ : STD_LOGIC;
  signal \^ros[5].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \ROs[5].count\(0) <= \^ros[5].count\(0);
\Q_i_1__169\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[5].count\(0),
      O => \Q_i_1__169_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_0(0),
      CE => '1',
      CLR => Q_reg_1,
      D => \Q_i_1__169_n_0\,
      Q => \^ros[5].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_152 is
  port (
    \ROs[5].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_152 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_152;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_152 is
  signal \Q_i_1__170_n_0\ : STD_LOGIC;
  signal \^ros[5].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \ROs[5].count\(0) <= \^ros[5].count\(0);
\Q_i_1__170\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[5].count\(0),
      O => \Q_i_1__170_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_0(0),
      CE => '1',
      CLR => Q_reg_1,
      D => \Q_i_1__170_n_0\,
      Q => \^ros[5].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_153 is
  port (
    \ROs[5].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_153 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_153;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_153 is
  signal \Q_i_1__171_n_0\ : STD_LOGIC;
  signal \^ros[5].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \ROs[5].count\(0) <= \^ros[5].count\(0);
\Q_i_1__171\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[5].count\(0),
      O => \Q_i_1__171_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_0(0),
      CE => '1',
      CLR => Q_reg_1,
      D => \Q_i_1__171_n_0\,
      Q => \^ros[5].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_154 is
  port (
    \ROs[5].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_154 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_154;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_154 is
  signal \Q_i_1__172_n_0\ : STD_LOGIC;
  signal \^ros[5].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \ROs[5].count\(0) <= \^ros[5].count\(0);
\Q_i_1__172\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[5].count\(0),
      O => \Q_i_1__172_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_0(0),
      CE => '1',
      CLR => Q_reg_1,
      D => \Q_i_1__172_n_0\,
      Q => \^ros[5].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_155 is
  port (
    \ROs[5].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_155 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_155;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_155 is
  signal \Q_i_1__173_n_0\ : STD_LOGIC;
  signal \^ros[5].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \ROs[5].count\(0) <= \^ros[5].count\(0);
\Q_i_1__173\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[5].count\(0),
      O => \Q_i_1__173_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_0(0),
      CE => '1',
      CLR => Q_reg_1,
      D => \Q_i_1__173_n_0\,
      Q => \^ros[5].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_156 is
  port (
    \ROs[5].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_156 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_156;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_156 is
  signal \Q_i_1__174_n_0\ : STD_LOGIC;
  signal \^ros[5].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \ROs[5].count\(0) <= \^ros[5].count\(0);
\Q_i_1__174\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[5].count\(0),
      O => \Q_i_1__174_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_0(0),
      CE => '1',
      CLR => Q_reg_1,
      D => \Q_i_1__174_n_0\,
      Q => \^ros[5].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_157 is
  port (
    \ROs[5].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_157 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_157;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_157 is
  signal \Q_i_1__175_n_0\ : STD_LOGIC;
  signal \^ros[5].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \ROs[5].count\(0) <= \^ros[5].count\(0);
\Q_i_1__175\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[5].count\(0),
      O => \Q_i_1__175_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_0(0),
      CE => '1',
      CLR => Q_reg_1,
      D => \Q_i_1__175_n_0\,
      Q => \^ros[5].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_158 is
  port (
    \ROs[5].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_158 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_158;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_158 is
  signal \Q_i_1__176_n_0\ : STD_LOGIC;
  signal \^ros[5].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \ROs[5].count\(0) <= \^ros[5].count\(0);
\Q_i_1__176\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[5].count\(0),
      O => \Q_i_1__176_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_0(0),
      CE => '1',
      CLR => Q_reg_1,
      D => \Q_i_1__176_n_0\,
      Q => \^ros[5].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_159 is
  port (
    \ROs[5].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_159 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_159;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_159 is
  signal \Q_i_1__177_n_0\ : STD_LOGIC;
  signal \^ros[5].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \ROs[5].count\(0) <= \^ros[5].count\(0);
\Q_i_1__177\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[5].count\(0),
      O => \Q_i_1__177_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_0(0),
      CE => '1',
      CLR => Q_reg_1,
      D => \Q_i_1__177_n_0\,
      Q => \^ros[5].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_16 is
  port (
    \ROs[9].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_3 : in STD_LOGIC;
    \ROs[10].count\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ROs[12].count\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \L4_sum0__294_carry__1\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_16 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_16;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_16 is
  signal \Q_i_1__298_n_0\ : STD_LOGIC;
  signal \^ros[9].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute HLUTNM : string;
  attribute HLUTNM of \L4_sum0__294_carry__1_i_5\ : label is "lutpair104";
  attribute HLUTNM of \L4_sum0__294_carry__2_i_4\ : label is "lutpair104";
begin
  \ROs[9].count\(0) <= \^ros[9].count\(0);
\L4_sum0__294_carry__1_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^ros[9].count\(0),
      I1 => \ROs[10].count\(0),
      I2 => \ROs[12].count\(0),
      I3 => \L4_sum0__294_carry__1\(0),
      O => Q_reg_1(0)
    );
\L4_sum0__294_carry__2_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \^ros[9].count\(0),
      I1 => \ROs[10].count\(0),
      I2 => \ROs[12].count\(0),
      O => Q_reg_0(0)
    );
\Q_i_1__298\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[9].count\(0),
      O => \Q_i_1__298_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_2(0),
      CE => '1',
      CLR => Q_reg_3,
      D => \Q_i_1__298_n_0\,
      Q => \^ros[9].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_160 is
  port (
    \ROs[5].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_160 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_160;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_160 is
  signal \Q_i_1__178_n_0\ : STD_LOGIC;
  signal \^ros[5].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \ROs[5].count\(0) <= \^ros[5].count\(0);
\Q_i_1__178\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[5].count\(0),
      O => \Q_i_1__178_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_0(0),
      CE => '1',
      CLR => Q_reg_1,
      D => \Q_i_1__178_n_0\,
      Q => \^ros[5].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_161 is
  port (
    \ROs[5].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_161 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_161;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_161 is
  signal \Q_i_1__160_n_0\ : STD_LOGIC;
  signal \^ros[5].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \ROs[5].count\(0) <= \^ros[5].count\(0);
\Q_i_1__160\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[5].count\(0),
      O => \Q_i_1__160_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_0(0),
      CE => '1',
      CLR => Q_reg_1,
      D => \Q_i_1__160_n_0\,
      Q => \^ros[5].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_162 is
  port (
    \ROs[5].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_162 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_162;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_162 is
  signal \Q_i_1__179_n_0\ : STD_LOGIC;
  signal \^ros[5].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \ROs[5].count\(0) <= \^ros[5].count\(0);
\Q_i_1__179\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[5].count\(0),
      O => \Q_i_1__179_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_0(0),
      CE => '1',
      CLR => Q_reg_1,
      D => \Q_i_1__179_n_0\,
      Q => \^ros[5].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_163 is
  port (
    \ROs[5].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_163 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_163;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_163 is
  signal \Q_i_1__180_n_0\ : STD_LOGIC;
  signal \^ros[5].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \ROs[5].count\(0) <= \^ros[5].count\(0);
\Q_i_1__180\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[5].count\(0),
      O => \Q_i_1__180_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_0(0),
      CE => '1',
      CLR => Q_reg_1,
      D => \Q_i_1__180_n_0\,
      Q => \^ros[5].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_164 is
  port (
    \ROs[5].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_164 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_164;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_164 is
  signal \Q_i_1__181_n_0\ : STD_LOGIC;
  signal \^ros[5].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \ROs[5].count\(0) <= \^ros[5].count\(0);
\Q_i_1__181\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[5].count\(0),
      O => \Q_i_1__181_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_0(0),
      CE => '1',
      CLR => Q_reg_1,
      D => \Q_i_1__181_n_0\,
      Q => \^ros[5].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_165 is
  port (
    \ROs[5].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_165 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_165;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_165 is
  signal \Q_i_1__182_n_0\ : STD_LOGIC;
  signal \^ros[5].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \ROs[5].count\(0) <= \^ros[5].count\(0);
\Q_i_1__182\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[5].count\(0),
      O => \Q_i_1__182_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_0(0),
      CE => '1',
      CLR => Q_reg_1,
      D => \Q_i_1__182_n_0\,
      Q => \^ros[5].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_166 is
  port (
    \ROs[5].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_166 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_166;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_166 is
  signal \Q_i_1__183_n_0\ : STD_LOGIC;
  signal \^ros[5].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \ROs[5].count\(0) <= \^ros[5].count\(0);
\Q_i_1__183\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[5].count\(0),
      O => \Q_i_1__183_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_0(0),
      CE => '1',
      CLR => Q_reg_1,
      D => \Q_i_1__183_n_0\,
      Q => \^ros[5].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_167 is
  port (
    \ROs[5].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_167 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_167;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_167 is
  signal \Q_i_1__184_n_0\ : STD_LOGIC;
  signal \^ros[5].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \ROs[5].count\(0) <= \^ros[5].count\(0);
\Q_i_1__184\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[5].count\(0),
      O => \Q_i_1__184_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_0(0),
      CE => '1',
      CLR => Q_reg_1,
      D => \Q_i_1__184_n_0\,
      Q => \^ros[5].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_168 is
  port (
    \ROs[5].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_168 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_168;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_168 is
  signal \Q_i_1__185_n_0\ : STD_LOGIC;
  signal \^ros[5].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \ROs[5].count\(0) <= \^ros[5].count\(0);
\Q_i_1__185\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[5].count\(0),
      O => \Q_i_1__185_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_0(0),
      CE => '1',
      CLR => Q_reg_1,
      D => \Q_i_1__185_n_0\,
      Q => \^ros[5].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_169 is
  port (
    \ROs[5].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_169 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_169;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_169 is
  signal \Q_i_1__186_n_0\ : STD_LOGIC;
  signal \^ros[5].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \ROs[5].count\(0) <= \^ros[5].count\(0);
\Q_i_1__186\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[5].count\(0),
      O => \Q_i_1__186_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_0(0),
      CE => '1',
      CLR => Q_reg_1,
      D => \Q_i_1__186_n_0\,
      Q => \^ros[5].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_17 is
  port (
    \ROs[9].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_3 : in STD_LOGIC;
    \ROs[10].count\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ROs[12].count\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \L4_sum0__294_carry__2\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_17 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_17;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_17 is
  signal \Q_i_1__299_n_0\ : STD_LOGIC;
  signal \^ros[9].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute HLUTNM : string;
  attribute HLUTNM of \L4_sum0__294_carry__2_i_3\ : label is "lutpair105";
  attribute HLUTNM of \L4_sum0__294_carry__2_i_8\ : label is "lutpair105";
begin
  \ROs[9].count\(0) <= \^ros[9].count\(0);
\L4_sum0__294_carry__2_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \^ros[9].count\(0),
      I1 => \ROs[10].count\(0),
      I2 => \ROs[12].count\(0),
      O => Q_reg_0(0)
    );
\L4_sum0__294_carry__2_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^ros[9].count\(0),
      I1 => \ROs[10].count\(0),
      I2 => \ROs[12].count\(0),
      I3 => \L4_sum0__294_carry__2\(0),
      O => Q_reg_1(0)
    );
\Q_i_1__299\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[9].count\(0),
      O => \Q_i_1__299_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_2(0),
      CE => '1',
      CLR => Q_reg_3,
      D => \Q_i_1__299_n_0\,
      Q => \^ros[9].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_170 is
  port (
    \ROs[5].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_170 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_170;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_170 is
  signal \Q_i_1__187_n_0\ : STD_LOGIC;
  signal \^ros[5].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \ROs[5].count\(0) <= \^ros[5].count\(0);
\Q_i_1__187\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[5].count\(0),
      O => \Q_i_1__187_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_0(0),
      CE => '1',
      CLR => Q_reg_1,
      D => \Q_i_1__187_n_0\,
      Q => \^ros[5].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_171 is
  port (
    \ROs[5].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_171 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_171;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_171 is
  signal \Q_i_1__188_n_0\ : STD_LOGIC;
  signal \^ros[5].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \ROs[5].count\(0) <= \^ros[5].count\(0);
\Q_i_1__188\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[5].count\(0),
      O => \Q_i_1__188_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_0(0),
      CE => '1',
      CLR => Q_reg_1,
      D => \Q_i_1__188_n_0\,
      Q => \^ros[5].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_172 is
  port (
    \ROs[5].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_172 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_172;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_172 is
  signal \Q_i_1__161_n_0\ : STD_LOGIC;
  signal \^ros[5].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \ROs[5].count\(0) <= \^ros[5].count\(0);
\Q_i_1__161\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[5].count\(0),
      O => \Q_i_1__161_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_0(0),
      CE => '1',
      CLR => Q_reg_1,
      D => \Q_i_1__161_n_0\,
      Q => \^ros[5].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_173 is
  port (
    \ROs[5].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_173 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_173;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_173 is
  signal \Q_i_1__189_n_0\ : STD_LOGIC;
  signal \^ros[5].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \ROs[5].count\(0) <= \^ros[5].count\(0);
\Q_i_1__189\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[5].count\(0),
      O => \Q_i_1__189_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_0(0),
      CE => '1',
      CLR => Q_reg_1,
      D => \Q_i_1__189_n_0\,
      Q => \^ros[5].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_174 is
  port (
    \ROs[5].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_174 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_174;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_174 is
  signal \Q_i_1__190_n_0\ : STD_LOGIC;
  signal \^ros[5].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \ROs[5].count\(0) <= \^ros[5].count\(0);
\Q_i_1__190\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[5].count\(0),
      O => \Q_i_1__190_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_0(0),
      CE => '1',
      CLR => Q_reg_1,
      D => \Q_i_1__190_n_0\,
      Q => \^ros[5].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_175 is
  port (
    \ROs[5].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_175 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_175;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_175 is
  signal \Q_i_1__162_n_0\ : STD_LOGIC;
  signal \^ros[5].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \ROs[5].count\(0) <= \^ros[5].count\(0);
\Q_i_1__162\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[5].count\(0),
      O => \Q_i_1__162_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_0(0),
      CE => '1',
      CLR => Q_reg_1,
      D => \Q_i_1__162_n_0\,
      Q => \^ros[5].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_176 is
  port (
    \ROs[5].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_176 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_176;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_176 is
  signal \Q_i_1__163_n_0\ : STD_LOGIC;
  signal \^ros[5].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \ROs[5].count\(0) <= \^ros[5].count\(0);
\Q_i_1__163\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[5].count\(0),
      O => \Q_i_1__163_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_0(0),
      CE => '1',
      CLR => Q_reg_1,
      D => \Q_i_1__163_n_0\,
      Q => \^ros[5].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_177 is
  port (
    \ROs[5].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_177 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_177;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_177 is
  signal \Q_i_1__164_n_0\ : STD_LOGIC;
  signal \^ros[5].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \ROs[5].count\(0) <= \^ros[5].count\(0);
\Q_i_1__164\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[5].count\(0),
      O => \Q_i_1__164_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_0(0),
      CE => '1',
      CLR => Q_reg_1,
      D => \Q_i_1__164_n_0\,
      Q => \^ros[5].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_178 is
  port (
    \ROs[5].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_178 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_178;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_178 is
  signal \Q_i_1__165_n_0\ : STD_LOGIC;
  signal \^ros[5].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \ROs[5].count\(0) <= \^ros[5].count\(0);
\Q_i_1__165\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[5].count\(0),
      O => \Q_i_1__165_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_0(0),
      CE => '1',
      CLR => Q_reg_1,
      D => \Q_i_1__165_n_0\,
      Q => \^ros[5].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_179 is
  port (
    \ROs[5].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_179 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_179;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_179 is
  signal \Q_i_1__166_n_0\ : STD_LOGIC;
  signal \^ros[5].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \ROs[5].count\(0) <= \^ros[5].count\(0);
\Q_i_1__166\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[5].count\(0),
      O => \Q_i_1__166_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_0(0),
      CE => '1',
      CLR => Q_reg_1,
      D => \Q_i_1__166_n_0\,
      Q => \^ros[5].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_18 is
  port (
    \ROs[9].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_3 : in STD_LOGIC;
    \ROs[10].count\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ROs[12].count\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \L4_sum0__294_carry__2\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_18 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_18;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_18 is
  signal \Q_i_1__300_n_0\ : STD_LOGIC;
  signal \^ros[9].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute HLUTNM : string;
  attribute HLUTNM of \L4_sum0__294_carry__2_i_2\ : label is "lutpair106";
  attribute HLUTNM of \L4_sum0__294_carry__2_i_7\ : label is "lutpair106";
begin
  \ROs[9].count\(0) <= \^ros[9].count\(0);
\L4_sum0__294_carry__2_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \^ros[9].count\(0),
      I1 => \ROs[10].count\(0),
      I2 => \ROs[12].count\(0),
      O => Q_reg_0(0)
    );
\L4_sum0__294_carry__2_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^ros[9].count\(0),
      I1 => \ROs[10].count\(0),
      I2 => \ROs[12].count\(0),
      I3 => \L4_sum0__294_carry__2\(0),
      O => Q_reg_1(0)
    );
\Q_i_1__300\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[9].count\(0),
      O => \Q_i_1__300_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_2(0),
      CE => '1',
      CLR => Q_reg_3,
      D => \Q_i_1__300_n_0\,
      Q => \^ros[9].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_180 is
  port (
    \ROs[5].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_180 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_180;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_180 is
  signal \Q_i_1__167_n_0\ : STD_LOGIC;
  signal \^ros[5].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \ROs[5].count\(0) <= \^ros[5].count\(0);
\Q_i_1__167\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[5].count\(0),
      O => \Q_i_1__167_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_0(0),
      CE => '1',
      CLR => Q_reg_1,
      D => \Q_i_1__167_n_0\,
      Q => \^ros[5].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_181 is
  port (
    \ROs[5].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_181 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_181;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_181 is
  signal \Q_i_1__168_n_0\ : STD_LOGIC;
  signal \^ros[5].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \ROs[5].count\(0) <= \^ros[5].count\(0);
\Q_i_1__168\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[5].count\(0),
      O => \Q_i_1__168_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_0(0),
      CE => '1',
      CLR => Q_reg_1,
      D => \Q_i_1__168_n_0\,
      Q => \^ros[5].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_184 is
  port (
    \ROs[4].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_2 : in STD_LOGIC;
    Q_reg_3 : in STD_LOGIC;
    \ROs[8].count\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ROs[0].count\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_184 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_184;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_184 is
  signal \^ros[4].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal p_0_in : STD_LOGIC;
  attribute HLUTNM : string;
  attribute HLUTNM of \L4_sum0__0_carry_i_3\ : label is "lutpair0";
  attribute HLUTNM of \L4_sum0__0_carry_i_7\ : label is "lutpair0";
begin
  \ROs[4].count\(0) <= \^ros[4].count\(0);
\L4_sum0__0_carry_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \^ros[4].count\(0),
      I1 => \ROs[8].count\(0),
      I2 => \ROs[0].count\(0),
      O => Q_reg_0(0)
    );
\L4_sum0__0_carry_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^ros[4].count\(0),
      I1 => \ROs[8].count\(0),
      I2 => \ROs[0].count\(0),
      O => Q_reg_1(0)
    );
\Q_i_1__127\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[4].count\(0),
      O => p_0_in
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_2,
      CE => '1',
      CLR => Q_reg_3,
      D => p_0_in,
      Q => \^ros[4].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_185 is
  port (
    \ROs[4].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_3 : in STD_LOGIC;
    \ROs[8].count\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ROs[0].count\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \L4_sum0__0_carry__1\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_185 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_185;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_185 is
  signal \Q_i_1__137_n_0\ : STD_LOGIC;
  signal \^ros[4].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute HLUTNM : string;
  attribute HLUTNM of \L4_sum0__0_carry__1_i_1\ : label is "lutpair10";
  attribute HLUTNM of \L4_sum0__0_carry__1_i_6\ : label is "lutpair10";
begin
  \ROs[4].count\(0) <= \^ros[4].count\(0);
\L4_sum0__0_carry__1_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \^ros[4].count\(0),
      I1 => \ROs[8].count\(0),
      I2 => \ROs[0].count\(0),
      O => Q_reg_0(0)
    );
\L4_sum0__0_carry__1_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^ros[4].count\(0),
      I1 => \ROs[8].count\(0),
      I2 => \ROs[0].count\(0),
      I3 => \L4_sum0__0_carry__1\(0),
      O => Q_reg_1(0)
    );
\Q_i_1__137\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[4].count\(0),
      O => \Q_i_1__137_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_2(0),
      CE => '1',
      CLR => Q_reg_3,
      D => \Q_i_1__137_n_0\,
      Q => \^ros[4].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_186 is
  port (
    \ROs[4].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_3 : in STD_LOGIC;
    \ROs[8].count\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ROs[0].count\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \L4_sum0__0_carry__1\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_186 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_186;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_186 is
  signal \Q_i_1__138_n_0\ : STD_LOGIC;
  signal \^ros[4].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute HLUTNM : string;
  attribute HLUTNM of \L4_sum0__0_carry__1_i_5\ : label is "lutpair11";
  attribute HLUTNM of \L4_sum0__0_carry__2_i_4\ : label is "lutpair11";
begin
  \ROs[4].count\(0) <= \^ros[4].count\(0);
\L4_sum0__0_carry__1_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^ros[4].count\(0),
      I1 => \ROs[8].count\(0),
      I2 => \ROs[0].count\(0),
      I3 => \L4_sum0__0_carry__1\(0),
      O => Q_reg_1(0)
    );
\L4_sum0__0_carry__2_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \^ros[4].count\(0),
      I1 => \ROs[8].count\(0),
      I2 => \ROs[0].count\(0),
      O => Q_reg_0(0)
    );
\Q_i_1__138\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[4].count\(0),
      O => \Q_i_1__138_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_2(0),
      CE => '1',
      CLR => Q_reg_3,
      D => \Q_i_1__138_n_0\,
      Q => \^ros[4].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_187 is
  port (
    \ROs[4].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_3 : in STD_LOGIC;
    \ROs[8].count\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ROs[0].count\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \L4_sum0__0_carry__2\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_187 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_187;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_187 is
  signal \Q_i_1__139_n_0\ : STD_LOGIC;
  signal \^ros[4].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute HLUTNM : string;
  attribute HLUTNM of \L4_sum0__0_carry__2_i_3\ : label is "lutpair12";
  attribute HLUTNM of \L4_sum0__0_carry__2_i_8\ : label is "lutpair12";
begin
  \ROs[4].count\(0) <= \^ros[4].count\(0);
\L4_sum0__0_carry__2_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \^ros[4].count\(0),
      I1 => \ROs[8].count\(0),
      I2 => \ROs[0].count\(0),
      O => Q_reg_0(0)
    );
\L4_sum0__0_carry__2_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^ros[4].count\(0),
      I1 => \ROs[8].count\(0),
      I2 => \ROs[0].count\(0),
      I3 => \L4_sum0__0_carry__2\(0),
      O => Q_reg_1(0)
    );
\Q_i_1__139\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[4].count\(0),
      O => \Q_i_1__139_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_2(0),
      CE => '1',
      CLR => Q_reg_3,
      D => \Q_i_1__139_n_0\,
      Q => \^ros[4].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_188 is
  port (
    \ROs[4].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_3 : in STD_LOGIC;
    \ROs[8].count\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ROs[0].count\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \L4_sum0__0_carry__2\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_188 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_188;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_188 is
  signal \Q_i_1__140_n_0\ : STD_LOGIC;
  signal \^ros[4].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute HLUTNM : string;
  attribute HLUTNM of \L4_sum0__0_carry__2_i_2\ : label is "lutpair13";
  attribute HLUTNM of \L4_sum0__0_carry__2_i_7\ : label is "lutpair13";
begin
  \ROs[4].count\(0) <= \^ros[4].count\(0);
\L4_sum0__0_carry__2_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \^ros[4].count\(0),
      I1 => \ROs[8].count\(0),
      I2 => \ROs[0].count\(0),
      O => Q_reg_0(0)
    );
\L4_sum0__0_carry__2_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^ros[4].count\(0),
      I1 => \ROs[8].count\(0),
      I2 => \ROs[0].count\(0),
      I3 => \L4_sum0__0_carry__2\(0),
      O => Q_reg_1(0)
    );
\Q_i_1__140\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[4].count\(0),
      O => \Q_i_1__140_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_2(0),
      CE => '1',
      CLR => Q_reg_3,
      D => \Q_i_1__140_n_0\,
      Q => \^ros[4].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_189 is
  port (
    \ROs[4].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_3 : in STD_LOGIC;
    \ROs[8].count\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ROs[0].count\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \L4_sum0__0_carry__2\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_189 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_189;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_189 is
  signal \Q_i_1__141_n_0\ : STD_LOGIC;
  signal \^ros[4].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute HLUTNM : string;
  attribute HLUTNM of \L4_sum0__0_carry__2_i_1\ : label is "lutpair14";
  attribute HLUTNM of \L4_sum0__0_carry__2_i_6\ : label is "lutpair14";
begin
  \ROs[4].count\(0) <= \^ros[4].count\(0);
\L4_sum0__0_carry__2_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \^ros[4].count\(0),
      I1 => \ROs[8].count\(0),
      I2 => \ROs[0].count\(0),
      O => Q_reg_0(0)
    );
\L4_sum0__0_carry__2_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^ros[4].count\(0),
      I1 => \ROs[8].count\(0),
      I2 => \ROs[0].count\(0),
      I3 => \L4_sum0__0_carry__2\(0),
      O => Q_reg_1(0)
    );
\Q_i_1__141\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[4].count\(0),
      O => \Q_i_1__141_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_2(0),
      CE => '1',
      CLR => Q_reg_3,
      D => \Q_i_1__141_n_0\,
      Q => \^ros[4].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_19 is
  port (
    \ROs[9].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_3 : in STD_LOGIC;
    \ROs[10].count\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ROs[12].count\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \L4_sum0__294_carry__2\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_19 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_19;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_19 is
  signal \Q_i_1__301_n_0\ : STD_LOGIC;
  signal \^ros[9].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute HLUTNM : string;
  attribute HLUTNM of \L4_sum0__294_carry__2_i_1\ : label is "lutpair107";
  attribute HLUTNM of \L4_sum0__294_carry__2_i_6\ : label is "lutpair107";
begin
  \ROs[9].count\(0) <= \^ros[9].count\(0);
\L4_sum0__294_carry__2_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \^ros[9].count\(0),
      I1 => \ROs[10].count\(0),
      I2 => \ROs[12].count\(0),
      O => Q_reg_0(0)
    );
\L4_sum0__294_carry__2_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^ros[9].count\(0),
      I1 => \ROs[10].count\(0),
      I2 => \ROs[12].count\(0),
      I3 => \L4_sum0__294_carry__2\(0),
      O => Q_reg_1(0)
    );
\Q_i_1__301\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[9].count\(0),
      O => \Q_i_1__301_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_2(0),
      CE => '1',
      CLR => Q_reg_3,
      D => \Q_i_1__301_n_0\,
      Q => \^ros[9].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_190 is
  port (
    \ROs[4].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_3 : in STD_LOGIC;
    \ROs[8].count\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ROs[0].count\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \L4_sum0__0_carry__2\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_190 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_190;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_190 is
  signal \Q_i_1__142_n_0\ : STD_LOGIC;
  signal \^ros[4].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute HLUTNM : string;
  attribute HLUTNM of \L4_sum0__0_carry__2_i_5\ : label is "lutpair15";
  attribute HLUTNM of \L4_sum0__0_carry__3_i_4\ : label is "lutpair15";
begin
  \ROs[4].count\(0) <= \^ros[4].count\(0);
\L4_sum0__0_carry__2_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^ros[4].count\(0),
      I1 => \ROs[8].count\(0),
      I2 => \ROs[0].count\(0),
      I3 => \L4_sum0__0_carry__2\(0),
      O => Q_reg_1(0)
    );
\L4_sum0__0_carry__3_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \^ros[4].count\(0),
      I1 => \ROs[8].count\(0),
      I2 => \ROs[0].count\(0),
      O => Q_reg_0(0)
    );
\Q_i_1__142\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[4].count\(0),
      O => \Q_i_1__142_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_2(0),
      CE => '1',
      CLR => Q_reg_3,
      D => \Q_i_1__142_n_0\,
      Q => \^ros[4].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_191 is
  port (
    \ROs[4].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_3 : in STD_LOGIC;
    \ROs[8].count\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ROs[0].count\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \L4_sum0__0_carry__3\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_191 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_191;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_191 is
  signal \Q_i_1__143_n_0\ : STD_LOGIC;
  signal \^ros[4].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute HLUTNM : string;
  attribute HLUTNM of \L4_sum0__0_carry__3_i_3\ : label is "lutpair16";
  attribute HLUTNM of \L4_sum0__0_carry__3_i_8\ : label is "lutpair16";
begin
  \ROs[4].count\(0) <= \^ros[4].count\(0);
\L4_sum0__0_carry__3_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \^ros[4].count\(0),
      I1 => \ROs[8].count\(0),
      I2 => \ROs[0].count\(0),
      O => Q_reg_0(0)
    );
\L4_sum0__0_carry__3_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^ros[4].count\(0),
      I1 => \ROs[8].count\(0),
      I2 => \ROs[0].count\(0),
      I3 => \L4_sum0__0_carry__3\(0),
      O => Q_reg_1(0)
    );
\Q_i_1__143\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[4].count\(0),
      O => \Q_i_1__143_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_2(0),
      CE => '1',
      CLR => Q_reg_3,
      D => \Q_i_1__143_n_0\,
      Q => \^ros[4].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_192 is
  port (
    \ROs[4].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_3 : in STD_LOGIC;
    \ROs[8].count\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ROs[0].count\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \L4_sum0__0_carry__3\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_192 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_192;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_192 is
  signal \Q_i_1__144_n_0\ : STD_LOGIC;
  signal \^ros[4].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute HLUTNM : string;
  attribute HLUTNM of \L4_sum0__0_carry__3_i_2\ : label is "lutpair17";
  attribute HLUTNM of \L4_sum0__0_carry__3_i_7\ : label is "lutpair17";
begin
  \ROs[4].count\(0) <= \^ros[4].count\(0);
\L4_sum0__0_carry__3_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \^ros[4].count\(0),
      I1 => \ROs[8].count\(0),
      I2 => \ROs[0].count\(0),
      O => Q_reg_0(0)
    );
\L4_sum0__0_carry__3_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^ros[4].count\(0),
      I1 => \ROs[8].count\(0),
      I2 => \ROs[0].count\(0),
      I3 => \L4_sum0__0_carry__3\(0),
      O => Q_reg_1(0)
    );
\Q_i_1__144\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[4].count\(0),
      O => \Q_i_1__144_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_2(0),
      CE => '1',
      CLR => Q_reg_3,
      D => \Q_i_1__144_n_0\,
      Q => \^ros[4].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_193 is
  port (
    \ROs[4].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_3 : in STD_LOGIC;
    \ROs[8].count\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ROs[0].count\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \L4_sum0__0_carry__3\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_193 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_193;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_193 is
  signal \Q_i_1__145_n_0\ : STD_LOGIC;
  signal \^ros[4].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute HLUTNM : string;
  attribute HLUTNM of \L4_sum0__0_carry__3_i_1\ : label is "lutpair18";
  attribute HLUTNM of \L4_sum0__0_carry__3_i_6\ : label is "lutpair18";
begin
  \ROs[4].count\(0) <= \^ros[4].count\(0);
\L4_sum0__0_carry__3_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \^ros[4].count\(0),
      I1 => \ROs[8].count\(0),
      I2 => \ROs[0].count\(0),
      O => Q_reg_0(0)
    );
\L4_sum0__0_carry__3_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^ros[4].count\(0),
      I1 => \ROs[8].count\(0),
      I2 => \ROs[0].count\(0),
      I3 => \L4_sum0__0_carry__3\(0),
      O => Q_reg_1(0)
    );
\Q_i_1__145\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[4].count\(0),
      O => \Q_i_1__145_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_2(0),
      CE => '1',
      CLR => Q_reg_3,
      D => \Q_i_1__145_n_0\,
      Q => \^ros[4].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_194 is
  port (
    \ROs[4].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_3 : in STD_LOGIC;
    \ROs[8].count\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ROs[0].count\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \L4_sum0__0_carry__3\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_194 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_194;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_194 is
  signal \Q_i_1__146_n_0\ : STD_LOGIC;
  signal \^ros[4].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute HLUTNM : string;
  attribute HLUTNM of \L4_sum0__0_carry__3_i_5\ : label is "lutpair19";
  attribute HLUTNM of \L4_sum0__0_carry__4_i_4\ : label is "lutpair19";
begin
  \ROs[4].count\(0) <= \^ros[4].count\(0);
\L4_sum0__0_carry__3_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^ros[4].count\(0),
      I1 => \ROs[8].count\(0),
      I2 => \ROs[0].count\(0),
      I3 => \L4_sum0__0_carry__3\(0),
      O => Q_reg_1(0)
    );
\L4_sum0__0_carry__4_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \^ros[4].count\(0),
      I1 => \ROs[8].count\(0),
      I2 => \ROs[0].count\(0),
      O => Q_reg_0(0)
    );
\Q_i_1__146\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[4].count\(0),
      O => \Q_i_1__146_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_2(0),
      CE => '1',
      CLR => Q_reg_3,
      D => \Q_i_1__146_n_0\,
      Q => \^ros[4].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_195 is
  port (
    \ROs[4].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_3 : in STD_LOGIC;
    \ROs[8].count\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ROs[0].count\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \L4_sum0__0_carry\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_195 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_195;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_195 is
  signal \Q_i_1__128_n_0\ : STD_LOGIC;
  signal \^ros[4].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute HLUTNM : string;
  attribute HLUTNM of \L4_sum0__0_carry_i_2\ : label is "lutpair1";
  attribute HLUTNM of \L4_sum0__0_carry_i_6\ : label is "lutpair1";
begin
  \ROs[4].count\(0) <= \^ros[4].count\(0);
\L4_sum0__0_carry_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \^ros[4].count\(0),
      I1 => \ROs[8].count\(0),
      I2 => \ROs[0].count\(0),
      O => Q_reg_0(0)
    );
\L4_sum0__0_carry_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^ros[4].count\(0),
      I1 => \ROs[8].count\(0),
      I2 => \ROs[0].count\(0),
      I3 => \L4_sum0__0_carry\(0),
      O => Q_reg_1(0)
    );
\Q_i_1__128\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[4].count\(0),
      O => \Q_i_1__128_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_2(0),
      CE => '1',
      CLR => Q_reg_3,
      D => \Q_i_1__128_n_0\,
      Q => \^ros[4].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_196 is
  port (
    \ROs[4].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_3 : in STD_LOGIC;
    \ROs[8].count\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ROs[0].count\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \L4_sum0__0_carry__4\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_196 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_196;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_196 is
  signal \Q_i_1__147_n_0\ : STD_LOGIC;
  signal \^ros[4].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute HLUTNM : string;
  attribute HLUTNM of \L4_sum0__0_carry__4_i_3\ : label is "lutpair20";
  attribute HLUTNM of \L4_sum0__0_carry__4_i_8\ : label is "lutpair20";
begin
  \ROs[4].count\(0) <= \^ros[4].count\(0);
\L4_sum0__0_carry__4_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \^ros[4].count\(0),
      I1 => \ROs[8].count\(0),
      I2 => \ROs[0].count\(0),
      O => Q_reg_0(0)
    );
\L4_sum0__0_carry__4_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^ros[4].count\(0),
      I1 => \ROs[8].count\(0),
      I2 => \ROs[0].count\(0),
      I3 => \L4_sum0__0_carry__4\(0),
      O => Q_reg_1(0)
    );
\Q_i_1__147\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[4].count\(0),
      O => \Q_i_1__147_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_2(0),
      CE => '1',
      CLR => Q_reg_3,
      D => \Q_i_1__147_n_0\,
      Q => \^ros[4].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_197 is
  port (
    \ROs[4].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_3 : in STD_LOGIC;
    \ROs[8].count\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ROs[0].count\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \L4_sum0__0_carry__4\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_197 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_197;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_197 is
  signal \Q_i_1__148_n_0\ : STD_LOGIC;
  signal \^ros[4].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute HLUTNM : string;
  attribute HLUTNM of \L4_sum0__0_carry__4_i_2\ : label is "lutpair21";
  attribute HLUTNM of \L4_sum0__0_carry__4_i_7\ : label is "lutpair21";
begin
  \ROs[4].count\(0) <= \^ros[4].count\(0);
\L4_sum0__0_carry__4_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \^ros[4].count\(0),
      I1 => \ROs[8].count\(0),
      I2 => \ROs[0].count\(0),
      O => Q_reg_0(0)
    );
\L4_sum0__0_carry__4_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^ros[4].count\(0),
      I1 => \ROs[8].count\(0),
      I2 => \ROs[0].count\(0),
      I3 => \L4_sum0__0_carry__4\(0),
      O => Q_reg_1(0)
    );
\Q_i_1__148\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[4].count\(0),
      O => \Q_i_1__148_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_2(0),
      CE => '1',
      CLR => Q_reg_3,
      D => \Q_i_1__148_n_0\,
      Q => \^ros[4].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_198 is
  port (
    \ROs[4].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_3 : in STD_LOGIC;
    \ROs[8].count\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ROs[0].count\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \L4_sum0__0_carry__4\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_198 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_198;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_198 is
  signal \Q_i_1__149_n_0\ : STD_LOGIC;
  signal \^ros[4].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute HLUTNM : string;
  attribute HLUTNM of \L4_sum0__0_carry__4_i_1\ : label is "lutpair22";
  attribute HLUTNM of \L4_sum0__0_carry__4_i_6\ : label is "lutpair22";
begin
  \ROs[4].count\(0) <= \^ros[4].count\(0);
\L4_sum0__0_carry__4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \^ros[4].count\(0),
      I1 => \ROs[8].count\(0),
      I2 => \ROs[0].count\(0),
      O => Q_reg_0(0)
    );
\L4_sum0__0_carry__4_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^ros[4].count\(0),
      I1 => \ROs[8].count\(0),
      I2 => \ROs[0].count\(0),
      I3 => \L4_sum0__0_carry__4\(0),
      O => Q_reg_1(0)
    );
\Q_i_1__149\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[4].count\(0),
      O => \Q_i_1__149_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_2(0),
      CE => '1',
      CLR => Q_reg_3,
      D => \Q_i_1__149_n_0\,
      Q => \^ros[4].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_199 is
  port (
    \ROs[4].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_3 : in STD_LOGIC;
    \ROs[8].count\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ROs[0].count\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \L4_sum0__0_carry__4\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_199 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_199;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_199 is
  signal \Q_i_1__150_n_0\ : STD_LOGIC;
  signal \^ros[4].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute HLUTNM : string;
  attribute HLUTNM of \L4_sum0__0_carry__4_i_5\ : label is "lutpair23";
  attribute HLUTNM of \L4_sum0__0_carry__5_i_4\ : label is "lutpair23";
begin
  \ROs[4].count\(0) <= \^ros[4].count\(0);
\L4_sum0__0_carry__4_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^ros[4].count\(0),
      I1 => \ROs[8].count\(0),
      I2 => \ROs[0].count\(0),
      I3 => \L4_sum0__0_carry__4\(0),
      O => Q_reg_1(0)
    );
\L4_sum0__0_carry__5_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \^ros[4].count\(0),
      I1 => \ROs[8].count\(0),
      I2 => \ROs[0].count\(0),
      O => Q_reg_0(0)
    );
\Q_i_1__150\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[4].count\(0),
      O => \Q_i_1__150_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_2(0),
      CE => '1',
      CLR => Q_reg_3,
      D => \Q_i_1__150_n_0\,
      Q => \^ros[4].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_20 is
  port (
    \ROs[9].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_3 : in STD_LOGIC;
    \ROs[10].count\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ROs[12].count\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \L4_sum0__294_carry__2\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_20 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_20;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_20 is
  signal \Q_i_1__302_n_0\ : STD_LOGIC;
  signal \^ros[9].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute HLUTNM : string;
  attribute HLUTNM of \L4_sum0__294_carry__2_i_5\ : label is "lutpair108";
  attribute HLUTNM of \L4_sum0__294_carry__3_i_4\ : label is "lutpair108";
begin
  \ROs[9].count\(0) <= \^ros[9].count\(0);
\L4_sum0__294_carry__2_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^ros[9].count\(0),
      I1 => \ROs[10].count\(0),
      I2 => \ROs[12].count\(0),
      I3 => \L4_sum0__294_carry__2\(0),
      O => Q_reg_1(0)
    );
\L4_sum0__294_carry__3_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \^ros[9].count\(0),
      I1 => \ROs[10].count\(0),
      I2 => \ROs[12].count\(0),
      O => Q_reg_0(0)
    );
\Q_i_1__302\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[9].count\(0),
      O => \Q_i_1__302_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_2(0),
      CE => '1',
      CLR => Q_reg_3,
      D => \Q_i_1__302_n_0\,
      Q => \^ros[9].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_200 is
  port (
    \ROs[4].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_3 : in STD_LOGIC;
    \ROs[8].count\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ROs[0].count\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \L4_sum0__0_carry__5\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_200 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_200;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_200 is
  signal \Q_i_1__151_n_0\ : STD_LOGIC;
  signal \^ros[4].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute HLUTNM : string;
  attribute HLUTNM of \L4_sum0__0_carry__5_i_3\ : label is "lutpair24";
  attribute HLUTNM of \L4_sum0__0_carry__5_i_8\ : label is "lutpair24";
begin
  \ROs[4].count\(0) <= \^ros[4].count\(0);
\L4_sum0__0_carry__5_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \^ros[4].count\(0),
      I1 => \ROs[8].count\(0),
      I2 => \ROs[0].count\(0),
      O => Q_reg_0(0)
    );
\L4_sum0__0_carry__5_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^ros[4].count\(0),
      I1 => \ROs[8].count\(0),
      I2 => \ROs[0].count\(0),
      I3 => \L4_sum0__0_carry__5\(0),
      O => Q_reg_1(0)
    );
\Q_i_1__151\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[4].count\(0),
      O => \Q_i_1__151_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_2(0),
      CE => '1',
      CLR => Q_reg_3,
      D => \Q_i_1__151_n_0\,
      Q => \^ros[4].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_201 is
  port (
    \ROs[4].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_3 : in STD_LOGIC;
    \ROs[8].count\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ROs[0].count\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \L4_sum0__0_carry__5\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_201 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_201;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_201 is
  signal \Q_i_1__152_n_0\ : STD_LOGIC;
  signal \^ros[4].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute HLUTNM : string;
  attribute HLUTNM of \L4_sum0__0_carry__5_i_2\ : label is "lutpair25";
  attribute HLUTNM of \L4_sum0__0_carry__5_i_7\ : label is "lutpair25";
begin
  \ROs[4].count\(0) <= \^ros[4].count\(0);
\L4_sum0__0_carry__5_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \^ros[4].count\(0),
      I1 => \ROs[8].count\(0),
      I2 => \ROs[0].count\(0),
      O => Q_reg_0(0)
    );
\L4_sum0__0_carry__5_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^ros[4].count\(0),
      I1 => \ROs[8].count\(0),
      I2 => \ROs[0].count\(0),
      I3 => \L4_sum0__0_carry__5\(0),
      O => Q_reg_1(0)
    );
\Q_i_1__152\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[4].count\(0),
      O => \Q_i_1__152_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_2(0),
      CE => '1',
      CLR => Q_reg_3,
      D => \Q_i_1__152_n_0\,
      Q => \^ros[4].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_202 is
  port (
    \ROs[4].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_3 : in STD_LOGIC;
    \ROs[8].count\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ROs[0].count\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \L4_sum0__0_carry__5\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_202 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_202;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_202 is
  signal \Q_i_1__153_n_0\ : STD_LOGIC;
  signal \^ros[4].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute HLUTNM : string;
  attribute HLUTNM of \L4_sum0__0_carry__5_i_1\ : label is "lutpair26";
  attribute HLUTNM of \L4_sum0__0_carry__5_i_6\ : label is "lutpair26";
begin
  \ROs[4].count\(0) <= \^ros[4].count\(0);
\L4_sum0__0_carry__5_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \^ros[4].count\(0),
      I1 => \ROs[8].count\(0),
      I2 => \ROs[0].count\(0),
      O => Q_reg_0(0)
    );
\L4_sum0__0_carry__5_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^ros[4].count\(0),
      I1 => \ROs[8].count\(0),
      I2 => \ROs[0].count\(0),
      I3 => \L4_sum0__0_carry__5\(0),
      O => Q_reg_1(0)
    );
\Q_i_1__153\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[4].count\(0),
      O => \Q_i_1__153_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_2(0),
      CE => '1',
      CLR => Q_reg_3,
      D => \Q_i_1__153_n_0\,
      Q => \^ros[4].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_203 is
  port (
    \ROs[4].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_2 : in STD_LOGIC;
    \ROs[8].count\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ROs[0].count\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \L4_sum0__0_carry__5\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_203 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_203;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_203 is
  signal \Q_i_1__154_n_0\ : STD_LOGIC;
  signal \^ros[4].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute HLUTNM : string;
  attribute HLUTNM of \L4_sum0__0_carry__5_i_5\ : label is "lutpair27";
  attribute HLUTNM of \L4_sum0__0_carry__6_i_4\ : label is "lutpair27";
begin
  \ROs[4].count\(0) <= \^ros[4].count\(0);
\L4_sum0__0_carry__5_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^ros[4].count\(0),
      I1 => \ROs[8].count\(0),
      I2 => \ROs[0].count\(0),
      I3 => \L4_sum0__0_carry__5\(0),
      O => Q_reg_0(0)
    );
\L4_sum0__0_carry__6_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \^ros[4].count\(0),
      I1 => \ROs[8].count\(0),
      I2 => \ROs[0].count\(0),
      O => DI(0)
    );
\Q_i_1__154\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[4].count\(0),
      O => \Q_i_1__154_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_1(0),
      CE => '1',
      CLR => Q_reg_2,
      D => \Q_i_1__154_n_0\,
      Q => \^ros[4].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_204 is
  port (
    \ROs[4].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_2 : in STD_LOGIC;
    \ROs[8].count\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ROs[0].count\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \L4_sum0__0_carry__6\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_204 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_204;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_204 is
  signal \Q_i_1__155_n_0\ : STD_LOGIC;
  signal \^ros[4].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute HLUTNM : string;
  attribute HLUTNM of \L4_sum0__0_carry__6_i_3\ : label is "lutpair28";
  attribute HLUTNM of \L4_sum0__0_carry__6_i_8\ : label is "lutpair28";
begin
  \ROs[4].count\(0) <= \^ros[4].count\(0);
\L4_sum0__0_carry__6_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \^ros[4].count\(0),
      I1 => \ROs[8].count\(0),
      I2 => \ROs[0].count\(0),
      O => DI(0)
    );
\L4_sum0__0_carry__6_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^ros[4].count\(0),
      I1 => \ROs[8].count\(0),
      I2 => \ROs[0].count\(0),
      I3 => \L4_sum0__0_carry__6\(0),
      O => Q_reg_0(0)
    );
\Q_i_1__155\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[4].count\(0),
      O => \Q_i_1__155_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_1(0),
      CE => '1',
      CLR => Q_reg_2,
      D => \Q_i_1__155_n_0\,
      Q => \^ros[4].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_205 is
  port (
    \ROs[4].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_2 : in STD_LOGIC;
    \ROs[8].count\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ROs[0].count\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \L4_sum0__0_carry__6\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_205 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_205;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_205 is
  signal \Q_i_1__156_n_0\ : STD_LOGIC;
  signal \^ros[4].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute HLUTNM : string;
  attribute HLUTNM of \L4_sum0__0_carry__6_i_2\ : label is "lutpair29";
  attribute HLUTNM of \L4_sum0__0_carry__6_i_7\ : label is "lutpair29";
begin
  \ROs[4].count\(0) <= \^ros[4].count\(0);
\L4_sum0__0_carry__6_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \^ros[4].count\(0),
      I1 => \ROs[8].count\(0),
      I2 => \ROs[0].count\(0),
      O => DI(0)
    );
\L4_sum0__0_carry__6_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^ros[4].count\(0),
      I1 => \ROs[8].count\(0),
      I2 => \ROs[0].count\(0),
      I3 => \L4_sum0__0_carry__6\(0),
      O => Q_reg_0(0)
    );
\Q_i_1__156\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[4].count\(0),
      O => \Q_i_1__156_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_1(0),
      CE => '1',
      CLR => Q_reg_2,
      D => \Q_i_1__156_n_0\,
      Q => \^ros[4].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_206 is
  port (
    \ROs[4].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_3 : in STD_LOGIC;
    \ROs[8].count\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ROs[0].count\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \L4_sum0__0_carry\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_206 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_206;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_206 is
  signal \Q_i_1__129_n_0\ : STD_LOGIC;
  signal \^ros[4].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute HLUTNM : string;
  attribute HLUTNM of \L4_sum0__0_carry_i_1\ : label is "lutpair2";
  attribute HLUTNM of \L4_sum0__0_carry_i_5\ : label is "lutpair2";
begin
  \ROs[4].count\(0) <= \^ros[4].count\(0);
\L4_sum0__0_carry_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \^ros[4].count\(0),
      I1 => \ROs[8].count\(0),
      I2 => \ROs[0].count\(0),
      O => Q_reg_0(0)
    );
\L4_sum0__0_carry_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^ros[4].count\(0),
      I1 => \ROs[8].count\(0),
      I2 => \ROs[0].count\(0),
      I3 => \L4_sum0__0_carry\(0),
      O => Q_reg_1(0)
    );
\Q_i_1__129\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[4].count\(0),
      O => \Q_i_1__129_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_2(0),
      CE => '1',
      CLR => Q_reg_3,
      D => \Q_i_1__129_n_0\,
      Q => \^ros[4].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_207 is
  port (
    \ROs[4].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    \L4_sum0__0_carry__6\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Q_reg_1 : in STD_LOGIC;
    \ROs[8].count\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \ROs[0].count\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \L4_sum0__0_carry__6_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_207 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_207;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_207 is
  signal \^di\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \Q_i_1__157_n_0\ : STD_LOGIC;
  signal \^ros[4].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute HLUTNM : string;
  attribute HLUTNM of \L4_sum0__0_carry__6_i_1\ : label is "lutpair30";
  attribute HLUTNM of \L4_sum0__0_carry__6_i_6\ : label is "lutpair30";
begin
  DI(0) <= \^di\(0);
  \ROs[4].count\(0) <= \^ros[4].count\(0);
\L4_sum0__0_carry__6_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \^ros[4].count\(0),
      I1 => \ROs[8].count\(0),
      I2 => \ROs[0].count\(0),
      O => \^di\(0)
    );
\L4_sum0__0_carry__6_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^di\(0),
      I1 => \ROs[8].count\(1),
      I2 => \L4_sum0__0_carry__6\(1),
      I3 => \ROs[0].count\(1),
      O => Q_reg_0(1)
    );
\L4_sum0__0_carry__6_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^ros[4].count\(0),
      I1 => \ROs[8].count\(0),
      I2 => \ROs[0].count\(0),
      I3 => \L4_sum0__0_carry__6_0\(0),
      O => Q_reg_0(0)
    );
\Q_i_1__157\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[4].count\(0),
      O => \Q_i_1__157_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \L4_sum0__0_carry__6\(0),
      CE => '1',
      CLR => Q_reg_1,
      D => \Q_i_1__157_n_0\,
      Q => \^ros[4].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_208 is
  port (
    Q_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ROs[4].count\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : in STD_LOGIC;
    \ROs[8].count\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ROs[0].count\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_208 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_208;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_208 is
  signal \Q_i_1__158_n_0\ : STD_LOGIC;
  signal \^q_reg_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  Q_reg_0(0) <= \^q_reg_0\(0);
\L4_sum0__0_carry__7_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \^q_reg_0\(0),
      I1 => \ROs[8].count\(0),
      I2 => \ROs[0].count\(0),
      O => S(0)
    );
\Q_i_1__158\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q_reg_0\(0),
      O => \Q_i_1__158_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \ROs[4].count\(0),
      CE => '1',
      CLR => Q_reg_1,
      D => \Q_i_1__158_n_0\,
      Q => \^q_reg_0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_209 is
  port (
    \ROs[4].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_3 : in STD_LOGIC;
    \ROs[8].count\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ROs[0].count\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \L4_sum0__0_carry\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_209 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_209;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_209 is
  signal \Q_i_1__130_n_0\ : STD_LOGIC;
  signal \^ros[4].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute HLUTNM : string;
  attribute HLUTNM of \L4_sum0__0_carry__0_i_4\ : label is "lutpair3";
  attribute HLUTNM of \L4_sum0__0_carry_i_4\ : label is "lutpair3";
begin
  \ROs[4].count\(0) <= \^ros[4].count\(0);
\L4_sum0__0_carry__0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \^ros[4].count\(0),
      I1 => \ROs[8].count\(0),
      I2 => \ROs[0].count\(0),
      O => Q_reg_0(0)
    );
\L4_sum0__0_carry_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^ros[4].count\(0),
      I1 => \ROs[8].count\(0),
      I2 => \ROs[0].count\(0),
      I3 => \L4_sum0__0_carry\(0),
      O => Q_reg_1(0)
    );
\Q_i_1__130\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[4].count\(0),
      O => \Q_i_1__130_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_2(0),
      CE => '1',
      CLR => Q_reg_3,
      D => \Q_i_1__130_n_0\,
      Q => \^ros[4].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_21 is
  port (
    \ROs[9].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_3 : in STD_LOGIC;
    \ROs[10].count\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ROs[12].count\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \L4_sum0__294_carry__3\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_21 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_21;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_21 is
  signal \Q_i_1__303_n_0\ : STD_LOGIC;
  signal \^ros[9].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute HLUTNM : string;
  attribute HLUTNM of \L4_sum0__294_carry__3_i_3\ : label is "lutpair109";
  attribute HLUTNM of \L4_sum0__294_carry__3_i_8\ : label is "lutpair109";
begin
  \ROs[9].count\(0) <= \^ros[9].count\(0);
\L4_sum0__294_carry__3_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \^ros[9].count\(0),
      I1 => \ROs[10].count\(0),
      I2 => \ROs[12].count\(0),
      O => Q_reg_0(0)
    );
\L4_sum0__294_carry__3_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^ros[9].count\(0),
      I1 => \ROs[10].count\(0),
      I2 => \ROs[12].count\(0),
      I3 => \L4_sum0__294_carry__3\(0),
      O => Q_reg_1(0)
    );
\Q_i_1__303\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[9].count\(0),
      O => \Q_i_1__303_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_2(0),
      CE => '1',
      CLR => Q_reg_3,
      D => \Q_i_1__303_n_0\,
      Q => \^ros[9].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_210 is
  port (
    \ROs[4].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_3 : in STD_LOGIC;
    \ROs[8].count\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ROs[0].count\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \L4_sum0__0_carry__0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_210 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_210;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_210 is
  signal \Q_i_1__131_n_0\ : STD_LOGIC;
  signal \^ros[4].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute HLUTNM : string;
  attribute HLUTNM of \L4_sum0__0_carry__0_i_3\ : label is "lutpair4";
  attribute HLUTNM of \L4_sum0__0_carry__0_i_8\ : label is "lutpair4";
begin
  \ROs[4].count\(0) <= \^ros[4].count\(0);
\L4_sum0__0_carry__0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \^ros[4].count\(0),
      I1 => \ROs[8].count\(0),
      I2 => \ROs[0].count\(0),
      O => Q_reg_0(0)
    );
\L4_sum0__0_carry__0_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^ros[4].count\(0),
      I1 => \ROs[8].count\(0),
      I2 => \ROs[0].count\(0),
      I3 => \L4_sum0__0_carry__0\(0),
      O => Q_reg_1(0)
    );
\Q_i_1__131\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[4].count\(0),
      O => \Q_i_1__131_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_2(0),
      CE => '1',
      CLR => Q_reg_3,
      D => \Q_i_1__131_n_0\,
      Q => \^ros[4].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_211 is
  port (
    \ROs[4].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_3 : in STD_LOGIC;
    \ROs[8].count\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ROs[0].count\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \L4_sum0__0_carry__0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_211 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_211;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_211 is
  signal \Q_i_1__132_n_0\ : STD_LOGIC;
  signal \^ros[4].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute HLUTNM : string;
  attribute HLUTNM of \L4_sum0__0_carry__0_i_2\ : label is "lutpair5";
  attribute HLUTNM of \L4_sum0__0_carry__0_i_7\ : label is "lutpair5";
begin
  \ROs[4].count\(0) <= \^ros[4].count\(0);
\L4_sum0__0_carry__0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \^ros[4].count\(0),
      I1 => \ROs[8].count\(0),
      I2 => \ROs[0].count\(0),
      O => Q_reg_0(0)
    );
\L4_sum0__0_carry__0_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^ros[4].count\(0),
      I1 => \ROs[8].count\(0),
      I2 => \ROs[0].count\(0),
      I3 => \L4_sum0__0_carry__0\(0),
      O => Q_reg_1(0)
    );
\Q_i_1__132\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[4].count\(0),
      O => \Q_i_1__132_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_2(0),
      CE => '1',
      CLR => Q_reg_3,
      D => \Q_i_1__132_n_0\,
      Q => \^ros[4].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_212 is
  port (
    \ROs[4].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_3 : in STD_LOGIC;
    \ROs[8].count\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ROs[0].count\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \L4_sum0__0_carry__0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_212 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_212;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_212 is
  signal \Q_i_1__133_n_0\ : STD_LOGIC;
  signal \^ros[4].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute HLUTNM : string;
  attribute HLUTNM of \L4_sum0__0_carry__0_i_1\ : label is "lutpair6";
  attribute HLUTNM of \L4_sum0__0_carry__0_i_6\ : label is "lutpair6";
begin
  \ROs[4].count\(0) <= \^ros[4].count\(0);
\L4_sum0__0_carry__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \^ros[4].count\(0),
      I1 => \ROs[8].count\(0),
      I2 => \ROs[0].count\(0),
      O => Q_reg_0(0)
    );
\L4_sum0__0_carry__0_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^ros[4].count\(0),
      I1 => \ROs[8].count\(0),
      I2 => \ROs[0].count\(0),
      I3 => \L4_sum0__0_carry__0\(0),
      O => Q_reg_1(0)
    );
\Q_i_1__133\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[4].count\(0),
      O => \Q_i_1__133_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_2(0),
      CE => '1',
      CLR => Q_reg_3,
      D => \Q_i_1__133_n_0\,
      Q => \^ros[4].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_213 is
  port (
    \ROs[4].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_3 : in STD_LOGIC;
    \ROs[8].count\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ROs[0].count\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \L4_sum0__0_carry__0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_213 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_213;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_213 is
  signal \Q_i_1__134_n_0\ : STD_LOGIC;
  signal \^ros[4].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute HLUTNM : string;
  attribute HLUTNM of \L4_sum0__0_carry__0_i_5\ : label is "lutpair7";
  attribute HLUTNM of \L4_sum0__0_carry__1_i_4\ : label is "lutpair7";
begin
  \ROs[4].count\(0) <= \^ros[4].count\(0);
\L4_sum0__0_carry__0_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^ros[4].count\(0),
      I1 => \ROs[8].count\(0),
      I2 => \ROs[0].count\(0),
      I3 => \L4_sum0__0_carry__0\(0),
      O => Q_reg_1(0)
    );
\L4_sum0__0_carry__1_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \^ros[4].count\(0),
      I1 => \ROs[8].count\(0),
      I2 => \ROs[0].count\(0),
      O => Q_reg_0(0)
    );
\Q_i_1__134\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[4].count\(0),
      O => \Q_i_1__134_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_2(0),
      CE => '1',
      CLR => Q_reg_3,
      D => \Q_i_1__134_n_0\,
      Q => \^ros[4].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_214 is
  port (
    \ROs[4].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_3 : in STD_LOGIC;
    \ROs[8].count\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ROs[0].count\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \L4_sum0__0_carry__1\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_214 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_214;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_214 is
  signal \Q_i_1__135_n_0\ : STD_LOGIC;
  signal \^ros[4].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute HLUTNM : string;
  attribute HLUTNM of \L4_sum0__0_carry__1_i_3\ : label is "lutpair8";
  attribute HLUTNM of \L4_sum0__0_carry__1_i_8\ : label is "lutpair8";
begin
  \ROs[4].count\(0) <= \^ros[4].count\(0);
\L4_sum0__0_carry__1_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \^ros[4].count\(0),
      I1 => \ROs[8].count\(0),
      I2 => \ROs[0].count\(0),
      O => Q_reg_0(0)
    );
\L4_sum0__0_carry__1_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^ros[4].count\(0),
      I1 => \ROs[8].count\(0),
      I2 => \ROs[0].count\(0),
      I3 => \L4_sum0__0_carry__1\(0),
      O => Q_reg_1(0)
    );
\Q_i_1__135\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[4].count\(0),
      O => \Q_i_1__135_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_2(0),
      CE => '1',
      CLR => Q_reg_3,
      D => \Q_i_1__135_n_0\,
      Q => \^ros[4].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_215 is
  port (
    Q_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ROs[4].count\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_3 : in STD_LOGIC;
    \ROs[8].count\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ROs[0].count\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \L4_sum0__0_carry__1\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_215 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_215;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_215 is
  signal \Q_i_1__136_n_0\ : STD_LOGIC;
  signal \^q_reg_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute HLUTNM : string;
  attribute HLUTNM of \L4_sum0__0_carry__1_i_2\ : label is "lutpair9";
  attribute HLUTNM of \L4_sum0__0_carry__1_i_7\ : label is "lutpair9";
begin
  Q_reg_0(0) <= \^q_reg_0\(0);
\L4_sum0__0_carry__1_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \^q_reg_0\(0),
      I1 => \ROs[8].count\(0),
      I2 => \ROs[0].count\(0),
      O => Q_reg_1(0)
    );
\L4_sum0__0_carry__1_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^q_reg_0\(0),
      I1 => \ROs[8].count\(0),
      I2 => \ROs[0].count\(0),
      I3 => \L4_sum0__0_carry__1\(0),
      O => Q_reg_2(0)
    );
\Q_i_1__136\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q_reg_0\(0),
      O => \Q_i_1__136_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \ROs[4].count\(0),
      CE => '1',
      CLR => Q_reg_3,
      D => \Q_i_1__136_n_0\,
      Q => \^q_reg_0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_218 is
  port (
    \ROs[3].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_2 : in STD_LOGIC;
    Q_reg_3 : in STD_LOGIC;
    \ROs[1].count\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ROs[2].count\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_218 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_218;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_218 is
  signal \^ros[3].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal p_0_in : STD_LOGIC;
  attribute HLUTNM : string;
  attribute HLUTNM of \L4_sum0__98_carry_i_3\ : label is "lutpair31";
  attribute HLUTNM of \L4_sum0__98_carry_i_7\ : label is "lutpair31";
begin
  \ROs[3].count\(0) <= \^ros[3].count\(0);
\L4_sum0__98_carry_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \^ros[3].count\(0),
      I1 => \ROs[1].count\(0),
      I2 => \ROs[2].count\(0),
      O => Q_reg_0(0)
    );
\L4_sum0__98_carry_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^ros[3].count\(0),
      I1 => \ROs[1].count\(0),
      I2 => \ROs[2].count\(0),
      O => Q_reg_1(0)
    );
\Q_i_1__95\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[3].count\(0),
      O => p_0_in
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_2,
      CE => '1',
      CLR => Q_reg_3,
      D => p_0_in,
      Q => \^ros[3].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_219 is
  port (
    \ROs[3].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_3 : in STD_LOGIC;
    \ROs[1].count\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ROs[2].count\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \L4_sum0__98_carry__1\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_219 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_219;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_219 is
  signal \Q_i_1__105_n_0\ : STD_LOGIC;
  signal \^ros[3].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute HLUTNM : string;
  attribute HLUTNM of \L4_sum0__98_carry__1_i_1\ : label is "lutpair41";
  attribute HLUTNM of \L4_sum0__98_carry__1_i_6\ : label is "lutpair41";
begin
  \ROs[3].count\(0) <= \^ros[3].count\(0);
\L4_sum0__98_carry__1_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \^ros[3].count\(0),
      I1 => \ROs[1].count\(0),
      I2 => \ROs[2].count\(0),
      O => Q_reg_0(0)
    );
\L4_sum0__98_carry__1_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^ros[3].count\(0),
      I1 => \ROs[1].count\(0),
      I2 => \ROs[2].count\(0),
      I3 => \L4_sum0__98_carry__1\(0),
      O => Q_reg_1(0)
    );
\Q_i_1__105\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[3].count\(0),
      O => \Q_i_1__105_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_2(0),
      CE => '1',
      CLR => Q_reg_3,
      D => \Q_i_1__105_n_0\,
      Q => \^ros[3].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_22 is
  port (
    \ROs[9].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_3 : in STD_LOGIC;
    \ROs[10].count\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ROs[12].count\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \L4_sum0__294_carry__3\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_22 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_22;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_22 is
  signal \Q_i_1__304_n_0\ : STD_LOGIC;
  signal \^ros[9].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute HLUTNM : string;
  attribute HLUTNM of \L4_sum0__294_carry__3_i_2\ : label is "lutpair110";
  attribute HLUTNM of \L4_sum0__294_carry__3_i_7\ : label is "lutpair110";
begin
  \ROs[9].count\(0) <= \^ros[9].count\(0);
\L4_sum0__294_carry__3_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \^ros[9].count\(0),
      I1 => \ROs[10].count\(0),
      I2 => \ROs[12].count\(0),
      O => Q_reg_0(0)
    );
\L4_sum0__294_carry__3_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^ros[9].count\(0),
      I1 => \ROs[10].count\(0),
      I2 => \ROs[12].count\(0),
      I3 => \L4_sum0__294_carry__3\(0),
      O => Q_reg_1(0)
    );
\Q_i_1__304\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[9].count\(0),
      O => \Q_i_1__304_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_2(0),
      CE => '1',
      CLR => Q_reg_3,
      D => \Q_i_1__304_n_0\,
      Q => \^ros[9].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_220 is
  port (
    \ROs[3].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_3 : in STD_LOGIC;
    \ROs[1].count\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ROs[2].count\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \L4_sum0__98_carry__1\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_220 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_220;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_220 is
  signal \Q_i_1__106_n_0\ : STD_LOGIC;
  signal \^ros[3].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute HLUTNM : string;
  attribute HLUTNM of \L4_sum0__98_carry__1_i_5\ : label is "lutpair42";
  attribute HLUTNM of \L4_sum0__98_carry__2_i_4\ : label is "lutpair42";
begin
  \ROs[3].count\(0) <= \^ros[3].count\(0);
\L4_sum0__98_carry__1_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^ros[3].count\(0),
      I1 => \ROs[1].count\(0),
      I2 => \ROs[2].count\(0),
      I3 => \L4_sum0__98_carry__1\(0),
      O => Q_reg_1(0)
    );
\L4_sum0__98_carry__2_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \^ros[3].count\(0),
      I1 => \ROs[1].count\(0),
      I2 => \ROs[2].count\(0),
      O => Q_reg_0(0)
    );
\Q_i_1__106\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[3].count\(0),
      O => \Q_i_1__106_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_2(0),
      CE => '1',
      CLR => Q_reg_3,
      D => \Q_i_1__106_n_0\,
      Q => \^ros[3].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_221 is
  port (
    \ROs[3].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_3 : in STD_LOGIC;
    \ROs[1].count\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ROs[2].count\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \L4_sum0__98_carry__2\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_221 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_221;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_221 is
  signal \Q_i_1__107_n_0\ : STD_LOGIC;
  signal \^ros[3].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute HLUTNM : string;
  attribute HLUTNM of \L4_sum0__98_carry__2_i_3\ : label is "lutpair43";
  attribute HLUTNM of \L4_sum0__98_carry__2_i_8\ : label is "lutpair43";
begin
  \ROs[3].count\(0) <= \^ros[3].count\(0);
\L4_sum0__98_carry__2_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \^ros[3].count\(0),
      I1 => \ROs[1].count\(0),
      I2 => \ROs[2].count\(0),
      O => Q_reg_0(0)
    );
\L4_sum0__98_carry__2_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^ros[3].count\(0),
      I1 => \ROs[1].count\(0),
      I2 => \ROs[2].count\(0),
      I3 => \L4_sum0__98_carry__2\(0),
      O => Q_reg_1(0)
    );
\Q_i_1__107\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[3].count\(0),
      O => \Q_i_1__107_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_2(0),
      CE => '1',
      CLR => Q_reg_3,
      D => \Q_i_1__107_n_0\,
      Q => \^ros[3].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_222 is
  port (
    \ROs[3].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_3 : in STD_LOGIC;
    \ROs[1].count\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ROs[2].count\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \L4_sum0__98_carry__2\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_222 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_222;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_222 is
  signal \Q_i_1__108_n_0\ : STD_LOGIC;
  signal \^ros[3].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute HLUTNM : string;
  attribute HLUTNM of \L4_sum0__98_carry__2_i_2\ : label is "lutpair44";
  attribute HLUTNM of \L4_sum0__98_carry__2_i_7\ : label is "lutpair44";
begin
  \ROs[3].count\(0) <= \^ros[3].count\(0);
\L4_sum0__98_carry__2_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \^ros[3].count\(0),
      I1 => \ROs[1].count\(0),
      I2 => \ROs[2].count\(0),
      O => Q_reg_0(0)
    );
\L4_sum0__98_carry__2_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^ros[3].count\(0),
      I1 => \ROs[1].count\(0),
      I2 => \ROs[2].count\(0),
      I3 => \L4_sum0__98_carry__2\(0),
      O => Q_reg_1(0)
    );
\Q_i_1__108\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[3].count\(0),
      O => \Q_i_1__108_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_2(0),
      CE => '1',
      CLR => Q_reg_3,
      D => \Q_i_1__108_n_0\,
      Q => \^ros[3].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_223 is
  port (
    \ROs[3].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_3 : in STD_LOGIC;
    \ROs[1].count\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ROs[2].count\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \L4_sum0__98_carry__2\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_223 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_223;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_223 is
  signal \Q_i_1__109_n_0\ : STD_LOGIC;
  signal \^ros[3].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute HLUTNM : string;
  attribute HLUTNM of \L4_sum0__98_carry__2_i_1\ : label is "lutpair45";
  attribute HLUTNM of \L4_sum0__98_carry__2_i_6\ : label is "lutpair45";
begin
  \ROs[3].count\(0) <= \^ros[3].count\(0);
\L4_sum0__98_carry__2_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \^ros[3].count\(0),
      I1 => \ROs[1].count\(0),
      I2 => \ROs[2].count\(0),
      O => Q_reg_0(0)
    );
\L4_sum0__98_carry__2_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^ros[3].count\(0),
      I1 => \ROs[1].count\(0),
      I2 => \ROs[2].count\(0),
      I3 => \L4_sum0__98_carry__2\(0),
      O => Q_reg_1(0)
    );
\Q_i_1__109\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[3].count\(0),
      O => \Q_i_1__109_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_2(0),
      CE => '1',
      CLR => Q_reg_3,
      D => \Q_i_1__109_n_0\,
      Q => \^ros[3].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_224 is
  port (
    \ROs[3].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_3 : in STD_LOGIC;
    \ROs[1].count\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ROs[2].count\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \L4_sum0__98_carry__2\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_224 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_224;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_224 is
  signal \Q_i_1__110_n_0\ : STD_LOGIC;
  signal \^ros[3].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute HLUTNM : string;
  attribute HLUTNM of \L4_sum0__98_carry__2_i_5\ : label is "lutpair46";
  attribute HLUTNM of \L4_sum0__98_carry__3_i_4\ : label is "lutpair46";
begin
  \ROs[3].count\(0) <= \^ros[3].count\(0);
\L4_sum0__98_carry__2_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^ros[3].count\(0),
      I1 => \ROs[1].count\(0),
      I2 => \ROs[2].count\(0),
      I3 => \L4_sum0__98_carry__2\(0),
      O => Q_reg_1(0)
    );
\L4_sum0__98_carry__3_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \^ros[3].count\(0),
      I1 => \ROs[1].count\(0),
      I2 => \ROs[2].count\(0),
      O => Q_reg_0(0)
    );
\Q_i_1__110\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[3].count\(0),
      O => \Q_i_1__110_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_2(0),
      CE => '1',
      CLR => Q_reg_3,
      D => \Q_i_1__110_n_0\,
      Q => \^ros[3].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_225 is
  port (
    \ROs[3].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_3 : in STD_LOGIC;
    \ROs[1].count\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ROs[2].count\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \L4_sum0__98_carry__3\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_225 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_225;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_225 is
  signal \Q_i_1__111_n_0\ : STD_LOGIC;
  signal \^ros[3].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute HLUTNM : string;
  attribute HLUTNM of \L4_sum0__98_carry__3_i_3\ : label is "lutpair47";
  attribute HLUTNM of \L4_sum0__98_carry__3_i_8\ : label is "lutpair47";
begin
  \ROs[3].count\(0) <= \^ros[3].count\(0);
\L4_sum0__98_carry__3_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \^ros[3].count\(0),
      I1 => \ROs[1].count\(0),
      I2 => \ROs[2].count\(0),
      O => Q_reg_0(0)
    );
\L4_sum0__98_carry__3_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^ros[3].count\(0),
      I1 => \ROs[1].count\(0),
      I2 => \ROs[2].count\(0),
      I3 => \L4_sum0__98_carry__3\(0),
      O => Q_reg_1(0)
    );
\Q_i_1__111\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[3].count\(0),
      O => \Q_i_1__111_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_2(0),
      CE => '1',
      CLR => Q_reg_3,
      D => \Q_i_1__111_n_0\,
      Q => \^ros[3].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_226 is
  port (
    \ROs[3].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_3 : in STD_LOGIC;
    \ROs[1].count\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ROs[2].count\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \L4_sum0__98_carry__3\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_226 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_226;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_226 is
  signal \Q_i_1__112_n_0\ : STD_LOGIC;
  signal \^ros[3].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute HLUTNM : string;
  attribute HLUTNM of \L4_sum0__98_carry__3_i_2\ : label is "lutpair48";
  attribute HLUTNM of \L4_sum0__98_carry__3_i_7\ : label is "lutpair48";
begin
  \ROs[3].count\(0) <= \^ros[3].count\(0);
\L4_sum0__98_carry__3_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \^ros[3].count\(0),
      I1 => \ROs[1].count\(0),
      I2 => \ROs[2].count\(0),
      O => Q_reg_0(0)
    );
\L4_sum0__98_carry__3_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^ros[3].count\(0),
      I1 => \ROs[1].count\(0),
      I2 => \ROs[2].count\(0),
      I3 => \L4_sum0__98_carry__3\(0),
      O => Q_reg_1(0)
    );
\Q_i_1__112\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[3].count\(0),
      O => \Q_i_1__112_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_2(0),
      CE => '1',
      CLR => Q_reg_3,
      D => \Q_i_1__112_n_0\,
      Q => \^ros[3].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_227 is
  port (
    \ROs[3].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_3 : in STD_LOGIC;
    \ROs[1].count\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ROs[2].count\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \L4_sum0__98_carry__3\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_227 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_227;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_227 is
  signal \Q_i_1__113_n_0\ : STD_LOGIC;
  signal \^ros[3].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute HLUTNM : string;
  attribute HLUTNM of \L4_sum0__98_carry__3_i_1\ : label is "lutpair49";
  attribute HLUTNM of \L4_sum0__98_carry__3_i_6\ : label is "lutpair49";
begin
  \ROs[3].count\(0) <= \^ros[3].count\(0);
\L4_sum0__98_carry__3_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \^ros[3].count\(0),
      I1 => \ROs[1].count\(0),
      I2 => \ROs[2].count\(0),
      O => Q_reg_0(0)
    );
\L4_sum0__98_carry__3_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^ros[3].count\(0),
      I1 => \ROs[1].count\(0),
      I2 => \ROs[2].count\(0),
      I3 => \L4_sum0__98_carry__3\(0),
      O => Q_reg_1(0)
    );
\Q_i_1__113\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[3].count\(0),
      O => \Q_i_1__113_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_2(0),
      CE => '1',
      CLR => Q_reg_3,
      D => \Q_i_1__113_n_0\,
      Q => \^ros[3].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_228 is
  port (
    \ROs[3].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_3 : in STD_LOGIC;
    \ROs[1].count\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ROs[2].count\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \L4_sum0__98_carry__3\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_228 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_228;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_228 is
  signal \Q_i_1__114_n_0\ : STD_LOGIC;
  signal \^ros[3].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute HLUTNM : string;
  attribute HLUTNM of \L4_sum0__98_carry__3_i_5\ : label is "lutpair50";
  attribute HLUTNM of \L4_sum0__98_carry__4_i_4\ : label is "lutpair50";
begin
  \ROs[3].count\(0) <= \^ros[3].count\(0);
\L4_sum0__98_carry__3_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^ros[3].count\(0),
      I1 => \ROs[1].count\(0),
      I2 => \ROs[2].count\(0),
      I3 => \L4_sum0__98_carry__3\(0),
      O => Q_reg_1(0)
    );
\L4_sum0__98_carry__4_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \^ros[3].count\(0),
      I1 => \ROs[1].count\(0),
      I2 => \ROs[2].count\(0),
      O => Q_reg_0(0)
    );
\Q_i_1__114\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[3].count\(0),
      O => \Q_i_1__114_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_2(0),
      CE => '1',
      CLR => Q_reg_3,
      D => \Q_i_1__114_n_0\,
      Q => \^ros[3].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_229 is
  port (
    \ROs[3].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_3 : in STD_LOGIC;
    \ROs[1].count\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ROs[2].count\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \L4_sum0__98_carry\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_229 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_229;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_229 is
  signal \Q_i_1__96_n_0\ : STD_LOGIC;
  signal \^ros[3].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute HLUTNM : string;
  attribute HLUTNM of \L4_sum0__98_carry_i_2\ : label is "lutpair32";
  attribute HLUTNM of \L4_sum0__98_carry_i_6\ : label is "lutpair32";
begin
  \ROs[3].count\(0) <= \^ros[3].count\(0);
\L4_sum0__98_carry_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \^ros[3].count\(0),
      I1 => \ROs[1].count\(0),
      I2 => \ROs[2].count\(0),
      O => Q_reg_0(0)
    );
\L4_sum0__98_carry_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^ros[3].count\(0),
      I1 => \ROs[1].count\(0),
      I2 => \ROs[2].count\(0),
      I3 => \L4_sum0__98_carry\(0),
      O => Q_reg_1(0)
    );
\Q_i_1__96\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[3].count\(0),
      O => \Q_i_1__96_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_2(0),
      CE => '1',
      CLR => Q_reg_3,
      D => \Q_i_1__96_n_0\,
      Q => \^ros[3].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_23 is
  port (
    \ROs[9].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_3 : in STD_LOGIC;
    \ROs[10].count\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ROs[12].count\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \L4_sum0__294_carry__3\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_23 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_23;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_23 is
  signal \Q_i_1__305_n_0\ : STD_LOGIC;
  signal \^ros[9].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute HLUTNM : string;
  attribute HLUTNM of \L4_sum0__294_carry__3_i_1\ : label is "lutpair111";
  attribute HLUTNM of \L4_sum0__294_carry__3_i_6\ : label is "lutpair111";
begin
  \ROs[9].count\(0) <= \^ros[9].count\(0);
\L4_sum0__294_carry__3_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \^ros[9].count\(0),
      I1 => \ROs[10].count\(0),
      I2 => \ROs[12].count\(0),
      O => Q_reg_0(0)
    );
\L4_sum0__294_carry__3_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^ros[9].count\(0),
      I1 => \ROs[10].count\(0),
      I2 => \ROs[12].count\(0),
      I3 => \L4_sum0__294_carry__3\(0),
      O => Q_reg_1(0)
    );
\Q_i_1__305\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[9].count\(0),
      O => \Q_i_1__305_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_2(0),
      CE => '1',
      CLR => Q_reg_3,
      D => \Q_i_1__305_n_0\,
      Q => \^ros[9].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_230 is
  port (
    \ROs[3].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_3 : in STD_LOGIC;
    \ROs[1].count\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ROs[2].count\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \L4_sum0__98_carry__4\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_230 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_230;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_230 is
  signal \Q_i_1__115_n_0\ : STD_LOGIC;
  signal \^ros[3].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute HLUTNM : string;
  attribute HLUTNM of \L4_sum0__98_carry__4_i_3\ : label is "lutpair51";
  attribute HLUTNM of \L4_sum0__98_carry__4_i_8\ : label is "lutpair51";
begin
  \ROs[3].count\(0) <= \^ros[3].count\(0);
\L4_sum0__98_carry__4_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \^ros[3].count\(0),
      I1 => \ROs[1].count\(0),
      I2 => \ROs[2].count\(0),
      O => Q_reg_0(0)
    );
\L4_sum0__98_carry__4_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^ros[3].count\(0),
      I1 => \ROs[1].count\(0),
      I2 => \ROs[2].count\(0),
      I3 => \L4_sum0__98_carry__4\(0),
      O => Q_reg_1(0)
    );
\Q_i_1__115\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[3].count\(0),
      O => \Q_i_1__115_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_2(0),
      CE => '1',
      CLR => Q_reg_3,
      D => \Q_i_1__115_n_0\,
      Q => \^ros[3].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_231 is
  port (
    \ROs[3].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_3 : in STD_LOGIC;
    \ROs[1].count\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ROs[2].count\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \L4_sum0__98_carry__4\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_231 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_231;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_231 is
  signal \Q_i_1__116_n_0\ : STD_LOGIC;
  signal \^ros[3].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute HLUTNM : string;
  attribute HLUTNM of \L4_sum0__98_carry__4_i_2\ : label is "lutpair52";
  attribute HLUTNM of \L4_sum0__98_carry__4_i_7\ : label is "lutpair52";
begin
  \ROs[3].count\(0) <= \^ros[3].count\(0);
\L4_sum0__98_carry__4_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \^ros[3].count\(0),
      I1 => \ROs[1].count\(0),
      I2 => \ROs[2].count\(0),
      O => Q_reg_0(0)
    );
\L4_sum0__98_carry__4_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^ros[3].count\(0),
      I1 => \ROs[1].count\(0),
      I2 => \ROs[2].count\(0),
      I3 => \L4_sum0__98_carry__4\(0),
      O => Q_reg_1(0)
    );
\Q_i_1__116\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[3].count\(0),
      O => \Q_i_1__116_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_2(0),
      CE => '1',
      CLR => Q_reg_3,
      D => \Q_i_1__116_n_0\,
      Q => \^ros[3].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_232 is
  port (
    \ROs[3].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_3 : in STD_LOGIC;
    \ROs[1].count\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ROs[2].count\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \L4_sum0__98_carry__4\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_232 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_232;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_232 is
  signal \Q_i_1__117_n_0\ : STD_LOGIC;
  signal \^ros[3].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute HLUTNM : string;
  attribute HLUTNM of \L4_sum0__98_carry__4_i_1\ : label is "lutpair53";
  attribute HLUTNM of \L4_sum0__98_carry__4_i_6\ : label is "lutpair53";
begin
  \ROs[3].count\(0) <= \^ros[3].count\(0);
\L4_sum0__98_carry__4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \^ros[3].count\(0),
      I1 => \ROs[1].count\(0),
      I2 => \ROs[2].count\(0),
      O => Q_reg_0(0)
    );
\L4_sum0__98_carry__4_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^ros[3].count\(0),
      I1 => \ROs[1].count\(0),
      I2 => \ROs[2].count\(0),
      I3 => \L4_sum0__98_carry__4\(0),
      O => Q_reg_1(0)
    );
\Q_i_1__117\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[3].count\(0),
      O => \Q_i_1__117_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_2(0),
      CE => '1',
      CLR => Q_reg_3,
      D => \Q_i_1__117_n_0\,
      Q => \^ros[3].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_233 is
  port (
    \ROs[3].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_3 : in STD_LOGIC;
    \ROs[1].count\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ROs[2].count\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \L4_sum0__98_carry__4\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_233 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_233;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_233 is
  signal \Q_i_1__118_n_0\ : STD_LOGIC;
  signal \^ros[3].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute HLUTNM : string;
  attribute HLUTNM of \L4_sum0__98_carry__4_i_5\ : label is "lutpair54";
  attribute HLUTNM of \L4_sum0__98_carry__5_i_4\ : label is "lutpair54";
begin
  \ROs[3].count\(0) <= \^ros[3].count\(0);
\L4_sum0__98_carry__4_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^ros[3].count\(0),
      I1 => \ROs[1].count\(0),
      I2 => \ROs[2].count\(0),
      I3 => \L4_sum0__98_carry__4\(0),
      O => Q_reg_1(0)
    );
\L4_sum0__98_carry__5_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \^ros[3].count\(0),
      I1 => \ROs[1].count\(0),
      I2 => \ROs[2].count\(0),
      O => Q_reg_0(0)
    );
\Q_i_1__118\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[3].count\(0),
      O => \Q_i_1__118_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_2(0),
      CE => '1',
      CLR => Q_reg_3,
      D => \Q_i_1__118_n_0\,
      Q => \^ros[3].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_234 is
  port (
    \ROs[3].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_3 : in STD_LOGIC;
    \ROs[1].count\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ROs[2].count\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \L4_sum0__98_carry__5\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_234 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_234;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_234 is
  signal \Q_i_1__119_n_0\ : STD_LOGIC;
  signal \^ros[3].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute HLUTNM : string;
  attribute HLUTNM of \L4_sum0__98_carry__5_i_3\ : label is "lutpair55";
  attribute HLUTNM of \L4_sum0__98_carry__5_i_8\ : label is "lutpair55";
begin
  \ROs[3].count\(0) <= \^ros[3].count\(0);
\L4_sum0__98_carry__5_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \^ros[3].count\(0),
      I1 => \ROs[1].count\(0),
      I2 => \ROs[2].count\(0),
      O => Q_reg_0(0)
    );
\L4_sum0__98_carry__5_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^ros[3].count\(0),
      I1 => \ROs[1].count\(0),
      I2 => \ROs[2].count\(0),
      I3 => \L4_sum0__98_carry__5\(0),
      O => Q_reg_1(0)
    );
\Q_i_1__119\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[3].count\(0),
      O => \Q_i_1__119_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_2(0),
      CE => '1',
      CLR => Q_reg_3,
      D => \Q_i_1__119_n_0\,
      Q => \^ros[3].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_235 is
  port (
    \ROs[3].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_3 : in STD_LOGIC;
    \ROs[1].count\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ROs[2].count\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \L4_sum0__98_carry__5\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_235 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_235;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_235 is
  signal \Q_i_1__120_n_0\ : STD_LOGIC;
  signal \^ros[3].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute HLUTNM : string;
  attribute HLUTNM of \L4_sum0__98_carry__5_i_2\ : label is "lutpair56";
  attribute HLUTNM of \L4_sum0__98_carry__5_i_7\ : label is "lutpair56";
begin
  \ROs[3].count\(0) <= \^ros[3].count\(0);
\L4_sum0__98_carry__5_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \^ros[3].count\(0),
      I1 => \ROs[1].count\(0),
      I2 => \ROs[2].count\(0),
      O => Q_reg_0(0)
    );
\L4_sum0__98_carry__5_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^ros[3].count\(0),
      I1 => \ROs[1].count\(0),
      I2 => \ROs[2].count\(0),
      I3 => \L4_sum0__98_carry__5\(0),
      O => Q_reg_1(0)
    );
\Q_i_1__120\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[3].count\(0),
      O => \Q_i_1__120_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_2(0),
      CE => '1',
      CLR => Q_reg_3,
      D => \Q_i_1__120_n_0\,
      Q => \^ros[3].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_236 is
  port (
    \ROs[3].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_3 : in STD_LOGIC;
    \ROs[1].count\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ROs[2].count\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \L4_sum0__98_carry__5\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_236 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_236;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_236 is
  signal \Q_i_1__121_n_0\ : STD_LOGIC;
  signal \^ros[3].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute HLUTNM : string;
  attribute HLUTNM of \L4_sum0__98_carry__5_i_1\ : label is "lutpair57";
  attribute HLUTNM of \L4_sum0__98_carry__5_i_6\ : label is "lutpair57";
begin
  \ROs[3].count\(0) <= \^ros[3].count\(0);
\L4_sum0__98_carry__5_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \^ros[3].count\(0),
      I1 => \ROs[1].count\(0),
      I2 => \ROs[2].count\(0),
      O => Q_reg_0(0)
    );
\L4_sum0__98_carry__5_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^ros[3].count\(0),
      I1 => \ROs[1].count\(0),
      I2 => \ROs[2].count\(0),
      I3 => \L4_sum0__98_carry__5\(0),
      O => Q_reg_1(0)
    );
\Q_i_1__121\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[3].count\(0),
      O => \Q_i_1__121_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_2(0),
      CE => '1',
      CLR => Q_reg_3,
      D => \Q_i_1__121_n_0\,
      Q => \^ros[3].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_237 is
  port (
    \ROs[3].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_2 : in STD_LOGIC;
    \ROs[1].count\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ROs[2].count\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \L4_sum0__98_carry__5\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_237 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_237;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_237 is
  signal \Q_i_1__122_n_0\ : STD_LOGIC;
  signal \^ros[3].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute HLUTNM : string;
  attribute HLUTNM of \L4_sum0__98_carry__5_i_5\ : label is "lutpair58";
  attribute HLUTNM of \L4_sum0__98_carry__6_i_4\ : label is "lutpair58";
begin
  \ROs[3].count\(0) <= \^ros[3].count\(0);
\L4_sum0__98_carry__5_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^ros[3].count\(0),
      I1 => \ROs[1].count\(0),
      I2 => \ROs[2].count\(0),
      I3 => \L4_sum0__98_carry__5\(0),
      O => Q_reg_0(0)
    );
\L4_sum0__98_carry__6_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \^ros[3].count\(0),
      I1 => \ROs[1].count\(0),
      I2 => \ROs[2].count\(0),
      O => DI(0)
    );
\Q_i_1__122\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[3].count\(0),
      O => \Q_i_1__122_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_1(0),
      CE => '1',
      CLR => Q_reg_2,
      D => \Q_i_1__122_n_0\,
      Q => \^ros[3].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_238 is
  port (
    \ROs[3].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_2 : in STD_LOGIC;
    \ROs[1].count\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ROs[2].count\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \L4_sum0__98_carry__6\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_238 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_238;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_238 is
  signal \Q_i_1__123_n_0\ : STD_LOGIC;
  signal \^ros[3].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute HLUTNM : string;
  attribute HLUTNM of \L4_sum0__98_carry__6_i_3\ : label is "lutpair59";
  attribute HLUTNM of \L4_sum0__98_carry__6_i_8\ : label is "lutpair59";
begin
  \ROs[3].count\(0) <= \^ros[3].count\(0);
\L4_sum0__98_carry__6_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \^ros[3].count\(0),
      I1 => \ROs[1].count\(0),
      I2 => \ROs[2].count\(0),
      O => DI(0)
    );
\L4_sum0__98_carry__6_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^ros[3].count\(0),
      I1 => \ROs[1].count\(0),
      I2 => \ROs[2].count\(0),
      I3 => \L4_sum0__98_carry__6\(0),
      O => Q_reg_0(0)
    );
\Q_i_1__123\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[3].count\(0),
      O => \Q_i_1__123_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_1(0),
      CE => '1',
      CLR => Q_reg_2,
      D => \Q_i_1__123_n_0\,
      Q => \^ros[3].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_239 is
  port (
    \ROs[3].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_2 : in STD_LOGIC;
    \ROs[1].count\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ROs[2].count\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \L4_sum0__98_carry__6\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_239 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_239;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_239 is
  signal \Q_i_1__124_n_0\ : STD_LOGIC;
  signal \^ros[3].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute HLUTNM : string;
  attribute HLUTNM of \L4_sum0__98_carry__6_i_2\ : label is "lutpair60";
  attribute HLUTNM of \L4_sum0__98_carry__6_i_7\ : label is "lutpair60";
begin
  \ROs[3].count\(0) <= \^ros[3].count\(0);
\L4_sum0__98_carry__6_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \^ros[3].count\(0),
      I1 => \ROs[1].count\(0),
      I2 => \ROs[2].count\(0),
      O => DI(0)
    );
\L4_sum0__98_carry__6_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^ros[3].count\(0),
      I1 => \ROs[1].count\(0),
      I2 => \ROs[2].count\(0),
      I3 => \L4_sum0__98_carry__6\(0),
      O => Q_reg_0(0)
    );
\Q_i_1__124\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[3].count\(0),
      O => \Q_i_1__124_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_1(0),
      CE => '1',
      CLR => Q_reg_2,
      D => \Q_i_1__124_n_0\,
      Q => \^ros[3].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_24 is
  port (
    \ROs[9].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_3 : in STD_LOGIC;
    \ROs[10].count\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ROs[12].count\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \L4_sum0__294_carry__3\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_24 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_24;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_24 is
  signal \Q_i_1__306_n_0\ : STD_LOGIC;
  signal \^ros[9].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute HLUTNM : string;
  attribute HLUTNM of \L4_sum0__294_carry__3_i_5\ : label is "lutpair112";
  attribute HLUTNM of \L4_sum0__294_carry__4_i_4\ : label is "lutpair112";
begin
  \ROs[9].count\(0) <= \^ros[9].count\(0);
\L4_sum0__294_carry__3_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^ros[9].count\(0),
      I1 => \ROs[10].count\(0),
      I2 => \ROs[12].count\(0),
      I3 => \L4_sum0__294_carry__3\(0),
      O => Q_reg_1(0)
    );
\L4_sum0__294_carry__4_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \^ros[9].count\(0),
      I1 => \ROs[10].count\(0),
      I2 => \ROs[12].count\(0),
      O => Q_reg_0(0)
    );
\Q_i_1__306\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[9].count\(0),
      O => \Q_i_1__306_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_2(0),
      CE => '1',
      CLR => Q_reg_3,
      D => \Q_i_1__306_n_0\,
      Q => \^ros[9].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_240 is
  port (
    \ROs[3].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_3 : in STD_LOGIC;
    \ROs[1].count\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ROs[2].count\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \L4_sum0__98_carry\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_240 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_240;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_240 is
  signal \Q_i_1__97_n_0\ : STD_LOGIC;
  signal \^ros[3].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute HLUTNM : string;
  attribute HLUTNM of \L4_sum0__98_carry_i_1\ : label is "lutpair33";
  attribute HLUTNM of \L4_sum0__98_carry_i_5\ : label is "lutpair33";
begin
  \ROs[3].count\(0) <= \^ros[3].count\(0);
\L4_sum0__98_carry_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \^ros[3].count\(0),
      I1 => \ROs[1].count\(0),
      I2 => \ROs[2].count\(0),
      O => Q_reg_0(0)
    );
\L4_sum0__98_carry_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^ros[3].count\(0),
      I1 => \ROs[1].count\(0),
      I2 => \ROs[2].count\(0),
      I3 => \L4_sum0__98_carry\(0),
      O => Q_reg_1(0)
    );
\Q_i_1__97\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[3].count\(0),
      O => \Q_i_1__97_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_2(0),
      CE => '1',
      CLR => Q_reg_3,
      D => \Q_i_1__97_n_0\,
      Q => \^ros[3].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_241 is
  port (
    \ROs[3].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    \L4_sum0__98_carry__6\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Q_reg_1 : in STD_LOGIC;
    \ROs[1].count\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \ROs[2].count\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \L4_sum0__98_carry__6_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_241 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_241;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_241 is
  signal \^di\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \Q_i_1__125_n_0\ : STD_LOGIC;
  signal \^ros[3].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute HLUTNM : string;
  attribute HLUTNM of \L4_sum0__98_carry__6_i_1\ : label is "lutpair61";
  attribute HLUTNM of \L4_sum0__98_carry__6_i_6\ : label is "lutpair61";
begin
  DI(0) <= \^di\(0);
  \ROs[3].count\(0) <= \^ros[3].count\(0);
\L4_sum0__98_carry__6_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \^ros[3].count\(0),
      I1 => \ROs[1].count\(0),
      I2 => \ROs[2].count\(0),
      O => \^di\(0)
    );
\L4_sum0__98_carry__6_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^di\(0),
      I1 => \ROs[1].count\(1),
      I2 => \L4_sum0__98_carry__6\(1),
      I3 => \ROs[2].count\(1),
      O => Q_reg_0(1)
    );
\L4_sum0__98_carry__6_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^ros[3].count\(0),
      I1 => \ROs[1].count\(0),
      I2 => \ROs[2].count\(0),
      I3 => \L4_sum0__98_carry__6_0\(0),
      O => Q_reg_0(0)
    );
\Q_i_1__125\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[3].count\(0),
      O => \Q_i_1__125_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \L4_sum0__98_carry__6\(0),
      CE => '1',
      CLR => Q_reg_1,
      D => \Q_i_1__125_n_0\,
      Q => \^ros[3].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_242 is
  port (
    Q_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ROs[3].count\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : in STD_LOGIC;
    \ROs[1].count\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ROs[2].count\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_242 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_242;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_242 is
  signal \Q_i_1__126_n_0\ : STD_LOGIC;
  signal \^q_reg_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  Q_reg_0(0) <= \^q_reg_0\(0);
\L4_sum0__98_carry__7_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \^q_reg_0\(0),
      I1 => \ROs[1].count\(0),
      I2 => \ROs[2].count\(0),
      O => S(0)
    );
\Q_i_1__126\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q_reg_0\(0),
      O => \Q_i_1__126_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \ROs[3].count\(0),
      CE => '1',
      CLR => Q_reg_1,
      D => \Q_i_1__126_n_0\,
      Q => \^q_reg_0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_243 is
  port (
    \ROs[3].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_3 : in STD_LOGIC;
    \ROs[1].count\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ROs[2].count\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \L4_sum0__98_carry\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_243 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_243;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_243 is
  signal \Q_i_1__98_n_0\ : STD_LOGIC;
  signal \^ros[3].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute HLUTNM : string;
  attribute HLUTNM of \L4_sum0__98_carry__0_i_4\ : label is "lutpair34";
  attribute HLUTNM of \L4_sum0__98_carry_i_4\ : label is "lutpair34";
begin
  \ROs[3].count\(0) <= \^ros[3].count\(0);
\L4_sum0__98_carry__0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \^ros[3].count\(0),
      I1 => \ROs[1].count\(0),
      I2 => \ROs[2].count\(0),
      O => Q_reg_0(0)
    );
\L4_sum0__98_carry_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^ros[3].count\(0),
      I1 => \ROs[1].count\(0),
      I2 => \ROs[2].count\(0),
      I3 => \L4_sum0__98_carry\(0),
      O => Q_reg_1(0)
    );
\Q_i_1__98\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[3].count\(0),
      O => \Q_i_1__98_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_2(0),
      CE => '1',
      CLR => Q_reg_3,
      D => \Q_i_1__98_n_0\,
      Q => \^ros[3].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_244 is
  port (
    \ROs[3].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_3 : in STD_LOGIC;
    \ROs[1].count\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ROs[2].count\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \L4_sum0__98_carry__0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_244 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_244;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_244 is
  signal \Q_i_1__99_n_0\ : STD_LOGIC;
  signal \^ros[3].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute HLUTNM : string;
  attribute HLUTNM of \L4_sum0__98_carry__0_i_3\ : label is "lutpair35";
  attribute HLUTNM of \L4_sum0__98_carry__0_i_8\ : label is "lutpair35";
begin
  \ROs[3].count\(0) <= \^ros[3].count\(0);
\L4_sum0__98_carry__0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \^ros[3].count\(0),
      I1 => \ROs[1].count\(0),
      I2 => \ROs[2].count\(0),
      O => Q_reg_0(0)
    );
\L4_sum0__98_carry__0_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^ros[3].count\(0),
      I1 => \ROs[1].count\(0),
      I2 => \ROs[2].count\(0),
      I3 => \L4_sum0__98_carry__0\(0),
      O => Q_reg_1(0)
    );
\Q_i_1__99\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[3].count\(0),
      O => \Q_i_1__99_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_2(0),
      CE => '1',
      CLR => Q_reg_3,
      D => \Q_i_1__99_n_0\,
      Q => \^ros[3].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_245 is
  port (
    \ROs[3].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_3 : in STD_LOGIC;
    \ROs[1].count\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ROs[2].count\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \L4_sum0__98_carry__0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_245 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_245;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_245 is
  signal \Q_i_1__100_n_0\ : STD_LOGIC;
  signal \^ros[3].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute HLUTNM : string;
  attribute HLUTNM of \L4_sum0__98_carry__0_i_2\ : label is "lutpair36";
  attribute HLUTNM of \L4_sum0__98_carry__0_i_7\ : label is "lutpair36";
begin
  \ROs[3].count\(0) <= \^ros[3].count\(0);
\L4_sum0__98_carry__0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \^ros[3].count\(0),
      I1 => \ROs[1].count\(0),
      I2 => \ROs[2].count\(0),
      O => Q_reg_0(0)
    );
\L4_sum0__98_carry__0_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^ros[3].count\(0),
      I1 => \ROs[1].count\(0),
      I2 => \ROs[2].count\(0),
      I3 => \L4_sum0__98_carry__0\(0),
      O => Q_reg_1(0)
    );
\Q_i_1__100\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[3].count\(0),
      O => \Q_i_1__100_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_2(0),
      CE => '1',
      CLR => Q_reg_3,
      D => \Q_i_1__100_n_0\,
      Q => \^ros[3].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_246 is
  port (
    \ROs[3].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_3 : in STD_LOGIC;
    \ROs[1].count\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ROs[2].count\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \L4_sum0__98_carry__0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_246 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_246;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_246 is
  signal \Q_i_1__101_n_0\ : STD_LOGIC;
  signal \^ros[3].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute HLUTNM : string;
  attribute HLUTNM of \L4_sum0__98_carry__0_i_1\ : label is "lutpair37";
  attribute HLUTNM of \L4_sum0__98_carry__0_i_6\ : label is "lutpair37";
begin
  \ROs[3].count\(0) <= \^ros[3].count\(0);
\L4_sum0__98_carry__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \^ros[3].count\(0),
      I1 => \ROs[1].count\(0),
      I2 => \ROs[2].count\(0),
      O => Q_reg_0(0)
    );
\L4_sum0__98_carry__0_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^ros[3].count\(0),
      I1 => \ROs[1].count\(0),
      I2 => \ROs[2].count\(0),
      I3 => \L4_sum0__98_carry__0\(0),
      O => Q_reg_1(0)
    );
\Q_i_1__101\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[3].count\(0),
      O => \Q_i_1__101_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_2(0),
      CE => '1',
      CLR => Q_reg_3,
      D => \Q_i_1__101_n_0\,
      Q => \^ros[3].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_247 is
  port (
    \ROs[3].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_3 : in STD_LOGIC;
    \ROs[1].count\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ROs[2].count\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \L4_sum0__98_carry__0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_247 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_247;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_247 is
  signal \Q_i_1__102_n_0\ : STD_LOGIC;
  signal \^ros[3].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute HLUTNM : string;
  attribute HLUTNM of \L4_sum0__98_carry__0_i_5\ : label is "lutpair38";
  attribute HLUTNM of \L4_sum0__98_carry__1_i_4\ : label is "lutpair38";
begin
  \ROs[3].count\(0) <= \^ros[3].count\(0);
\L4_sum0__98_carry__0_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^ros[3].count\(0),
      I1 => \ROs[1].count\(0),
      I2 => \ROs[2].count\(0),
      I3 => \L4_sum0__98_carry__0\(0),
      O => Q_reg_1(0)
    );
\L4_sum0__98_carry__1_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \^ros[3].count\(0),
      I1 => \ROs[1].count\(0),
      I2 => \ROs[2].count\(0),
      O => Q_reg_0(0)
    );
\Q_i_1__102\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[3].count\(0),
      O => \Q_i_1__102_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_2(0),
      CE => '1',
      CLR => Q_reg_3,
      D => \Q_i_1__102_n_0\,
      Q => \^ros[3].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_248 is
  port (
    \ROs[3].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_3 : in STD_LOGIC;
    \ROs[1].count\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ROs[2].count\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \L4_sum0__98_carry__1\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_248 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_248;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_248 is
  signal \Q_i_1__103_n_0\ : STD_LOGIC;
  signal \^ros[3].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute HLUTNM : string;
  attribute HLUTNM of \L4_sum0__98_carry__1_i_3\ : label is "lutpair39";
  attribute HLUTNM of \L4_sum0__98_carry__1_i_8\ : label is "lutpair39";
begin
  \ROs[3].count\(0) <= \^ros[3].count\(0);
\L4_sum0__98_carry__1_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \^ros[3].count\(0),
      I1 => \ROs[1].count\(0),
      I2 => \ROs[2].count\(0),
      O => Q_reg_0(0)
    );
\L4_sum0__98_carry__1_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^ros[3].count\(0),
      I1 => \ROs[1].count\(0),
      I2 => \ROs[2].count\(0),
      I3 => \L4_sum0__98_carry__1\(0),
      O => Q_reg_1(0)
    );
\Q_i_1__103\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[3].count\(0),
      O => \Q_i_1__103_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_2(0),
      CE => '1',
      CLR => Q_reg_3,
      D => \Q_i_1__103_n_0\,
      Q => \^ros[3].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_249 is
  port (
    Q_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ROs[3].count\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_3 : in STD_LOGIC;
    \ROs[1].count\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ROs[2].count\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \L4_sum0__98_carry__1\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_249 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_249;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_249 is
  signal \Q_i_1__104_n_0\ : STD_LOGIC;
  signal \^q_reg_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute HLUTNM : string;
  attribute HLUTNM of \L4_sum0__98_carry__1_i_2\ : label is "lutpair40";
  attribute HLUTNM of \L4_sum0__98_carry__1_i_7\ : label is "lutpair40";
begin
  Q_reg_0(0) <= \^q_reg_0\(0);
\L4_sum0__98_carry__1_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \^q_reg_0\(0),
      I1 => \ROs[1].count\(0),
      I2 => \ROs[2].count\(0),
      O => Q_reg_1(0)
    );
\L4_sum0__98_carry__1_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^q_reg_0\(0),
      I1 => \ROs[1].count\(0),
      I2 => \ROs[2].count\(0),
      I3 => \L4_sum0__98_carry__1\(0),
      O => Q_reg_2(0)
    );
\Q_i_1__104\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q_reg_0\(0),
      O => \Q_i_1__104_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \ROs[3].count\(0),
      CE => '1',
      CLR => Q_reg_3,
      D => \Q_i_1__104_n_0\,
      Q => \^q_reg_0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_25 is
  port (
    \ROs[9].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_3 : in STD_LOGIC;
    \ROs[10].count\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ROs[12].count\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \L4_sum0__294_carry\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_25 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_25;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_25 is
  signal \Q_i_1__288_n_0\ : STD_LOGIC;
  signal \^ros[9].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute HLUTNM : string;
  attribute HLUTNM of \L4_sum0__294_carry_i_2\ : label is "lutpair94";
  attribute HLUTNM of \L4_sum0__294_carry_i_6\ : label is "lutpair94";
begin
  \ROs[9].count\(0) <= \^ros[9].count\(0);
\L4_sum0__294_carry_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \^ros[9].count\(0),
      I1 => \ROs[10].count\(0),
      I2 => \ROs[12].count\(0),
      O => Q_reg_0(0)
    );
\L4_sum0__294_carry_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^ros[9].count\(0),
      I1 => \ROs[10].count\(0),
      I2 => \ROs[12].count\(0),
      I3 => \L4_sum0__294_carry\(0),
      O => Q_reg_1(0)
    );
\Q_i_1__288\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[9].count\(0),
      O => \Q_i_1__288_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_2(0),
      CE => '1',
      CLR => Q_reg_3,
      D => \Q_i_1__288_n_0\,
      Q => \^ros[9].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_252 is
  port (
    \ROs[2].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    Q_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_252 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_252;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_252 is
  signal \^ros[2].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal p_0_in : STD_LOGIC;
begin
  \ROs[2].count\(0) <= \^ros[2].count\(0);
\Q_i_1__63\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[2].count\(0),
      O => p_0_in
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_0,
      CE => '1',
      CLR => Q_reg_1,
      D => p_0_in,
      Q => \^ros[2].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_253 is
  port (
    \ROs[2].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_253 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_253;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_253 is
  signal \Q_i_1__73_n_0\ : STD_LOGIC;
  signal \^ros[2].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \ROs[2].count\(0) <= \^ros[2].count\(0);
\Q_i_1__73\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[2].count\(0),
      O => \Q_i_1__73_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_0(0),
      CE => '1',
      CLR => Q_reg_1,
      D => \Q_i_1__73_n_0\,
      Q => \^ros[2].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_254 is
  port (
    \ROs[2].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_254 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_254;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_254 is
  signal \Q_i_1__74_n_0\ : STD_LOGIC;
  signal \^ros[2].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \ROs[2].count\(0) <= \^ros[2].count\(0);
\Q_i_1__74\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[2].count\(0),
      O => \Q_i_1__74_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_0(0),
      CE => '1',
      CLR => Q_reg_1,
      D => \Q_i_1__74_n_0\,
      Q => \^ros[2].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_255 is
  port (
    \ROs[2].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_255 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_255;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_255 is
  signal \Q_i_1__75_n_0\ : STD_LOGIC;
  signal \^ros[2].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \ROs[2].count\(0) <= \^ros[2].count\(0);
\Q_i_1__75\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[2].count\(0),
      O => \Q_i_1__75_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_0(0),
      CE => '1',
      CLR => Q_reg_1,
      D => \Q_i_1__75_n_0\,
      Q => \^ros[2].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_256 is
  port (
    \ROs[2].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_256 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_256;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_256 is
  signal \Q_i_1__76_n_0\ : STD_LOGIC;
  signal \^ros[2].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \ROs[2].count\(0) <= \^ros[2].count\(0);
\Q_i_1__76\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[2].count\(0),
      O => \Q_i_1__76_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_0(0),
      CE => '1',
      CLR => Q_reg_1,
      D => \Q_i_1__76_n_0\,
      Q => \^ros[2].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_257 is
  port (
    \ROs[2].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_257 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_257;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_257 is
  signal \Q_i_1__77_n_0\ : STD_LOGIC;
  signal \^ros[2].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \ROs[2].count\(0) <= \^ros[2].count\(0);
\Q_i_1__77\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[2].count\(0),
      O => \Q_i_1__77_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_0(0),
      CE => '1',
      CLR => Q_reg_1,
      D => \Q_i_1__77_n_0\,
      Q => \^ros[2].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_258 is
  port (
    \ROs[2].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_258 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_258;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_258 is
  signal \Q_i_1__78_n_0\ : STD_LOGIC;
  signal \^ros[2].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \ROs[2].count\(0) <= \^ros[2].count\(0);
\Q_i_1__78\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[2].count\(0),
      O => \Q_i_1__78_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_0(0),
      CE => '1',
      CLR => Q_reg_1,
      D => \Q_i_1__78_n_0\,
      Q => \^ros[2].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_259 is
  port (
    \ROs[2].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_259 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_259;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_259 is
  signal \Q_i_1__79_n_0\ : STD_LOGIC;
  signal \^ros[2].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \ROs[2].count\(0) <= \^ros[2].count\(0);
\Q_i_1__79\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[2].count\(0),
      O => \Q_i_1__79_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_0(0),
      CE => '1',
      CLR => Q_reg_1,
      D => \Q_i_1__79_n_0\,
      Q => \^ros[2].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_26 is
  port (
    \ROs[9].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_3 : in STD_LOGIC;
    \ROs[10].count\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ROs[12].count\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \L4_sum0__294_carry__4\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_26 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_26;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_26 is
  signal \Q_i_1__307_n_0\ : STD_LOGIC;
  signal \^ros[9].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute HLUTNM : string;
  attribute HLUTNM of \L4_sum0__294_carry__4_i_3\ : label is "lutpair113";
  attribute HLUTNM of \L4_sum0__294_carry__4_i_8\ : label is "lutpair113";
begin
  \ROs[9].count\(0) <= \^ros[9].count\(0);
\L4_sum0__294_carry__4_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \^ros[9].count\(0),
      I1 => \ROs[10].count\(0),
      I2 => \ROs[12].count\(0),
      O => Q_reg_0(0)
    );
\L4_sum0__294_carry__4_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^ros[9].count\(0),
      I1 => \ROs[10].count\(0),
      I2 => \ROs[12].count\(0),
      I3 => \L4_sum0__294_carry__4\(0),
      O => Q_reg_1(0)
    );
\Q_i_1__307\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[9].count\(0),
      O => \Q_i_1__307_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_2(0),
      CE => '1',
      CLR => Q_reg_3,
      D => \Q_i_1__307_n_0\,
      Q => \^ros[9].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_260 is
  port (
    \ROs[2].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_260 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_260;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_260 is
  signal \Q_i_1__80_n_0\ : STD_LOGIC;
  signal \^ros[2].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \ROs[2].count\(0) <= \^ros[2].count\(0);
\Q_i_1__80\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[2].count\(0),
      O => \Q_i_1__80_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_0(0),
      CE => '1',
      CLR => Q_reg_1,
      D => \Q_i_1__80_n_0\,
      Q => \^ros[2].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_261 is
  port (
    \ROs[2].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_261 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_261;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_261 is
  signal \Q_i_1__81_n_0\ : STD_LOGIC;
  signal \^ros[2].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \ROs[2].count\(0) <= \^ros[2].count\(0);
\Q_i_1__81\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[2].count\(0),
      O => \Q_i_1__81_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_0(0),
      CE => '1',
      CLR => Q_reg_1,
      D => \Q_i_1__81_n_0\,
      Q => \^ros[2].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_262 is
  port (
    \ROs[2].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_262 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_262;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_262 is
  signal \Q_i_1__82_n_0\ : STD_LOGIC;
  signal \^ros[2].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \ROs[2].count\(0) <= \^ros[2].count\(0);
\Q_i_1__82\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[2].count\(0),
      O => \Q_i_1__82_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_0(0),
      CE => '1',
      CLR => Q_reg_1,
      D => \Q_i_1__82_n_0\,
      Q => \^ros[2].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_263 is
  port (
    \ROs[2].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_263 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_263;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_263 is
  signal \Q_i_1__64_n_0\ : STD_LOGIC;
  signal \^ros[2].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \ROs[2].count\(0) <= \^ros[2].count\(0);
\Q_i_1__64\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[2].count\(0),
      O => \Q_i_1__64_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_0(0),
      CE => '1',
      CLR => Q_reg_1,
      D => \Q_i_1__64_n_0\,
      Q => \^ros[2].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_264 is
  port (
    \ROs[2].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_264 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_264;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_264 is
  signal \Q_i_1__83_n_0\ : STD_LOGIC;
  signal \^ros[2].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \ROs[2].count\(0) <= \^ros[2].count\(0);
\Q_i_1__83\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[2].count\(0),
      O => \Q_i_1__83_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_0(0),
      CE => '1',
      CLR => Q_reg_1,
      D => \Q_i_1__83_n_0\,
      Q => \^ros[2].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_265 is
  port (
    \ROs[2].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_265 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_265;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_265 is
  signal \Q_i_1__84_n_0\ : STD_LOGIC;
  signal \^ros[2].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \ROs[2].count\(0) <= \^ros[2].count\(0);
\Q_i_1__84\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[2].count\(0),
      O => \Q_i_1__84_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_0(0),
      CE => '1',
      CLR => Q_reg_1,
      D => \Q_i_1__84_n_0\,
      Q => \^ros[2].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_266 is
  port (
    \ROs[2].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_266 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_266;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_266 is
  signal \Q_i_1__85_n_0\ : STD_LOGIC;
  signal \^ros[2].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \ROs[2].count\(0) <= \^ros[2].count\(0);
\Q_i_1__85\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[2].count\(0),
      O => \Q_i_1__85_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_0(0),
      CE => '1',
      CLR => Q_reg_1,
      D => \Q_i_1__85_n_0\,
      Q => \^ros[2].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_267 is
  port (
    \ROs[2].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_267 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_267;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_267 is
  signal \Q_i_1__86_n_0\ : STD_LOGIC;
  signal \^ros[2].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \ROs[2].count\(0) <= \^ros[2].count\(0);
\Q_i_1__86\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[2].count\(0),
      O => \Q_i_1__86_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_0(0),
      CE => '1',
      CLR => Q_reg_1,
      D => \Q_i_1__86_n_0\,
      Q => \^ros[2].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_268 is
  port (
    \ROs[2].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_268 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_268;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_268 is
  signal \Q_i_1__87_n_0\ : STD_LOGIC;
  signal \^ros[2].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \ROs[2].count\(0) <= \^ros[2].count\(0);
\Q_i_1__87\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[2].count\(0),
      O => \Q_i_1__87_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_0(0),
      CE => '1',
      CLR => Q_reg_1,
      D => \Q_i_1__87_n_0\,
      Q => \^ros[2].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_269 is
  port (
    \ROs[2].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_269 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_269;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_269 is
  signal \Q_i_1__88_n_0\ : STD_LOGIC;
  signal \^ros[2].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \ROs[2].count\(0) <= \^ros[2].count\(0);
\Q_i_1__88\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[2].count\(0),
      O => \Q_i_1__88_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_0(0),
      CE => '1',
      CLR => Q_reg_1,
      D => \Q_i_1__88_n_0\,
      Q => \^ros[2].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_27 is
  port (
    \ROs[9].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_3 : in STD_LOGIC;
    \ROs[10].count\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ROs[12].count\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \L4_sum0__294_carry__4\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_27 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_27;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_27 is
  signal \Q_i_1__308_n_0\ : STD_LOGIC;
  signal \^ros[9].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute HLUTNM : string;
  attribute HLUTNM of \L4_sum0__294_carry__4_i_2\ : label is "lutpair114";
  attribute HLUTNM of \L4_sum0__294_carry__4_i_7\ : label is "lutpair114";
begin
  \ROs[9].count\(0) <= \^ros[9].count\(0);
\L4_sum0__294_carry__4_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \^ros[9].count\(0),
      I1 => \ROs[10].count\(0),
      I2 => \ROs[12].count\(0),
      O => Q_reg_0(0)
    );
\L4_sum0__294_carry__4_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^ros[9].count\(0),
      I1 => \ROs[10].count\(0),
      I2 => \ROs[12].count\(0),
      I3 => \L4_sum0__294_carry__4\(0),
      O => Q_reg_1(0)
    );
\Q_i_1__308\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[9].count\(0),
      O => \Q_i_1__308_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_2(0),
      CE => '1',
      CLR => Q_reg_3,
      D => \Q_i_1__308_n_0\,
      Q => \^ros[9].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_270 is
  port (
    \ROs[2].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_270 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_270;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_270 is
  signal \Q_i_1__89_n_0\ : STD_LOGIC;
  signal \^ros[2].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \ROs[2].count\(0) <= \^ros[2].count\(0);
\Q_i_1__89\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[2].count\(0),
      O => \Q_i_1__89_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_0(0),
      CE => '1',
      CLR => Q_reg_1,
      D => \Q_i_1__89_n_0\,
      Q => \^ros[2].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_271 is
  port (
    \ROs[2].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_271 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_271;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_271 is
  signal \Q_i_1__90_n_0\ : STD_LOGIC;
  signal \^ros[2].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \ROs[2].count\(0) <= \^ros[2].count\(0);
\Q_i_1__90\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[2].count\(0),
      O => \Q_i_1__90_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_0(0),
      CE => '1',
      CLR => Q_reg_1,
      D => \Q_i_1__90_n_0\,
      Q => \^ros[2].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_272 is
  port (
    \ROs[2].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_272 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_272;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_272 is
  signal \Q_i_1__91_n_0\ : STD_LOGIC;
  signal \^ros[2].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \ROs[2].count\(0) <= \^ros[2].count\(0);
\Q_i_1__91\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[2].count\(0),
      O => \Q_i_1__91_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_0(0),
      CE => '1',
      CLR => Q_reg_1,
      D => \Q_i_1__91_n_0\,
      Q => \^ros[2].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_273 is
  port (
    \ROs[2].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_273 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_273;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_273 is
  signal \Q_i_1__92_n_0\ : STD_LOGIC;
  signal \^ros[2].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \ROs[2].count\(0) <= \^ros[2].count\(0);
\Q_i_1__92\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[2].count\(0),
      O => \Q_i_1__92_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_0(0),
      CE => '1',
      CLR => Q_reg_1,
      D => \Q_i_1__92_n_0\,
      Q => \^ros[2].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_274 is
  port (
    \ROs[2].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_274 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_274;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_274 is
  signal \Q_i_1__65_n_0\ : STD_LOGIC;
  signal \^ros[2].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \ROs[2].count\(0) <= \^ros[2].count\(0);
\Q_i_1__65\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[2].count\(0),
      O => \Q_i_1__65_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_0(0),
      CE => '1',
      CLR => Q_reg_1,
      D => \Q_i_1__65_n_0\,
      Q => \^ros[2].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_275 is
  port (
    \ROs[2].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_275 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_275;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_275 is
  signal \Q_i_1__93_n_0\ : STD_LOGIC;
  signal \^ros[2].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \ROs[2].count\(0) <= \^ros[2].count\(0);
\Q_i_1__93\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[2].count\(0),
      O => \Q_i_1__93_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_0(0),
      CE => '1',
      CLR => Q_reg_1,
      D => \Q_i_1__93_n_0\,
      Q => \^ros[2].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_276 is
  port (
    \ROs[2].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_276 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_276;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_276 is
  signal \Q_i_1__94_n_0\ : STD_LOGIC;
  signal \^ros[2].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \ROs[2].count\(0) <= \^ros[2].count\(0);
\Q_i_1__94\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[2].count\(0),
      O => \Q_i_1__94_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_0(0),
      CE => '1',
      CLR => Q_reg_1,
      D => \Q_i_1__94_n_0\,
      Q => \^ros[2].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_277 is
  port (
    \ROs[2].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_277 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_277;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_277 is
  signal \Q_i_1__66_n_0\ : STD_LOGIC;
  signal \^ros[2].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \ROs[2].count\(0) <= \^ros[2].count\(0);
\Q_i_1__66\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[2].count\(0),
      O => \Q_i_1__66_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_0(0),
      CE => '1',
      CLR => Q_reg_1,
      D => \Q_i_1__66_n_0\,
      Q => \^ros[2].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_278 is
  port (
    \ROs[2].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_278 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_278;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_278 is
  signal \Q_i_1__67_n_0\ : STD_LOGIC;
  signal \^ros[2].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \ROs[2].count\(0) <= \^ros[2].count\(0);
\Q_i_1__67\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[2].count\(0),
      O => \Q_i_1__67_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_0(0),
      CE => '1',
      CLR => Q_reg_1,
      D => \Q_i_1__67_n_0\,
      Q => \^ros[2].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_279 is
  port (
    \ROs[2].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_279 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_279;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_279 is
  signal \Q_i_1__68_n_0\ : STD_LOGIC;
  signal \^ros[2].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \ROs[2].count\(0) <= \^ros[2].count\(0);
\Q_i_1__68\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[2].count\(0),
      O => \Q_i_1__68_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_0(0),
      CE => '1',
      CLR => Q_reg_1,
      D => \Q_i_1__68_n_0\,
      Q => \^ros[2].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_28 is
  port (
    \ROs[9].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_3 : in STD_LOGIC;
    \ROs[10].count\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ROs[12].count\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \L4_sum0__294_carry__4\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_28 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_28;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_28 is
  signal \Q_i_1__309_n_0\ : STD_LOGIC;
  signal \^ros[9].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute HLUTNM : string;
  attribute HLUTNM of \L4_sum0__294_carry__4_i_1\ : label is "lutpair115";
  attribute HLUTNM of \L4_sum0__294_carry__4_i_6\ : label is "lutpair115";
begin
  \ROs[9].count\(0) <= \^ros[9].count\(0);
\L4_sum0__294_carry__4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \^ros[9].count\(0),
      I1 => \ROs[10].count\(0),
      I2 => \ROs[12].count\(0),
      O => Q_reg_0(0)
    );
\L4_sum0__294_carry__4_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^ros[9].count\(0),
      I1 => \ROs[10].count\(0),
      I2 => \ROs[12].count\(0),
      I3 => \L4_sum0__294_carry__4\(0),
      O => Q_reg_1(0)
    );
\Q_i_1__309\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[9].count\(0),
      O => \Q_i_1__309_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_2(0),
      CE => '1',
      CLR => Q_reg_3,
      D => \Q_i_1__309_n_0\,
      Q => \^ros[9].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_280 is
  port (
    \ROs[2].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_280 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_280;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_280 is
  signal \Q_i_1__69_n_0\ : STD_LOGIC;
  signal \^ros[2].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \ROs[2].count\(0) <= \^ros[2].count\(0);
\Q_i_1__69\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[2].count\(0),
      O => \Q_i_1__69_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_0(0),
      CE => '1',
      CLR => Q_reg_1,
      D => \Q_i_1__69_n_0\,
      Q => \^ros[2].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_281 is
  port (
    \ROs[2].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_281 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_281;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_281 is
  signal \Q_i_1__70_n_0\ : STD_LOGIC;
  signal \^ros[2].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \ROs[2].count\(0) <= \^ros[2].count\(0);
\Q_i_1__70\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[2].count\(0),
      O => \Q_i_1__70_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_0(0),
      CE => '1',
      CLR => Q_reg_1,
      D => \Q_i_1__70_n_0\,
      Q => \^ros[2].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_282 is
  port (
    \ROs[2].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_282 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_282;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_282 is
  signal \Q_i_1__71_n_0\ : STD_LOGIC;
  signal \^ros[2].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \ROs[2].count\(0) <= \^ros[2].count\(0);
\Q_i_1__71\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[2].count\(0),
      O => \Q_i_1__71_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_0(0),
      CE => '1',
      CLR => Q_reg_1,
      D => \Q_i_1__71_n_0\,
      Q => \^ros[2].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_283 is
  port (
    \ROs[2].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_283 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_283;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_283 is
  signal \Q_i_1__72_n_0\ : STD_LOGIC;
  signal \^ros[2].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \ROs[2].count\(0) <= \^ros[2].count\(0);
\Q_i_1__72\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[2].count\(0),
      O => \Q_i_1__72_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_0(0),
      CE => '1',
      CLR => Q_reg_1,
      D => \Q_i_1__72_n_0\,
      Q => \^ros[2].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_286 is
  port (
    \ROs[1].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    Q_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_286 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_286;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_286 is
  signal \^ros[1].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal p_0_in : STD_LOGIC;
begin
  \ROs[1].count\(0) <= \^ros[1].count\(0);
\Q_i_1__31\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[1].count\(0),
      O => p_0_in
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_0,
      CE => '1',
      CLR => Q_reg_1,
      D => p_0_in,
      Q => \^ros[1].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_287 is
  port (
    \ROs[1].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_287 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_287;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_287 is
  signal \Q_i_1__41_n_0\ : STD_LOGIC;
  signal \^ros[1].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \ROs[1].count\(0) <= \^ros[1].count\(0);
\Q_i_1__41\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[1].count\(0),
      O => \Q_i_1__41_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_0(0),
      CE => '1',
      CLR => Q_reg_1,
      D => \Q_i_1__41_n_0\,
      Q => \^ros[1].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_288 is
  port (
    \ROs[1].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_288 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_288;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_288 is
  signal \Q_i_1__42_n_0\ : STD_LOGIC;
  signal \^ros[1].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \ROs[1].count\(0) <= \^ros[1].count\(0);
\Q_i_1__42\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[1].count\(0),
      O => \Q_i_1__42_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_0(0),
      CE => '1',
      CLR => Q_reg_1,
      D => \Q_i_1__42_n_0\,
      Q => \^ros[1].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_289 is
  port (
    \ROs[1].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_289 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_289;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_289 is
  signal \Q_i_1__43_n_0\ : STD_LOGIC;
  signal \^ros[1].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \ROs[1].count\(0) <= \^ros[1].count\(0);
\Q_i_1__43\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[1].count\(0),
      O => \Q_i_1__43_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_0(0),
      CE => '1',
      CLR => Q_reg_1,
      D => \Q_i_1__43_n_0\,
      Q => \^ros[1].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_29 is
  port (
    \ROs[9].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_3 : in STD_LOGIC;
    \ROs[10].count\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ROs[12].count\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \L4_sum0__294_carry__4\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_29 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_29;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_29 is
  signal \Q_i_1__310_n_0\ : STD_LOGIC;
  signal \^ros[9].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute HLUTNM : string;
  attribute HLUTNM of \L4_sum0__294_carry__4_i_5\ : label is "lutpair116";
  attribute HLUTNM of \L4_sum0__294_carry__5_i_4\ : label is "lutpair116";
begin
  \ROs[9].count\(0) <= \^ros[9].count\(0);
\L4_sum0__294_carry__4_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^ros[9].count\(0),
      I1 => \ROs[10].count\(0),
      I2 => \ROs[12].count\(0),
      I3 => \L4_sum0__294_carry__4\(0),
      O => Q_reg_1(0)
    );
\L4_sum0__294_carry__5_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \^ros[9].count\(0),
      I1 => \ROs[10].count\(0),
      I2 => \ROs[12].count\(0),
      O => Q_reg_0(0)
    );
\Q_i_1__310\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[9].count\(0),
      O => \Q_i_1__310_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_2(0),
      CE => '1',
      CLR => Q_reg_3,
      D => \Q_i_1__310_n_0\,
      Q => \^ros[9].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_290 is
  port (
    \ROs[1].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_290 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_290;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_290 is
  signal \Q_i_1__44_n_0\ : STD_LOGIC;
  signal \^ros[1].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \ROs[1].count\(0) <= \^ros[1].count\(0);
\Q_i_1__44\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[1].count\(0),
      O => \Q_i_1__44_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_0(0),
      CE => '1',
      CLR => Q_reg_1,
      D => \Q_i_1__44_n_0\,
      Q => \^ros[1].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_291 is
  port (
    \ROs[1].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_291 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_291;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_291 is
  signal \Q_i_1__45_n_0\ : STD_LOGIC;
  signal \^ros[1].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \ROs[1].count\(0) <= \^ros[1].count\(0);
\Q_i_1__45\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[1].count\(0),
      O => \Q_i_1__45_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_0(0),
      CE => '1',
      CLR => Q_reg_1,
      D => \Q_i_1__45_n_0\,
      Q => \^ros[1].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_292 is
  port (
    \ROs[1].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_292 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_292;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_292 is
  signal \Q_i_1__46_n_0\ : STD_LOGIC;
  signal \^ros[1].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \ROs[1].count\(0) <= \^ros[1].count\(0);
\Q_i_1__46\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[1].count\(0),
      O => \Q_i_1__46_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_0(0),
      CE => '1',
      CLR => Q_reg_1,
      D => \Q_i_1__46_n_0\,
      Q => \^ros[1].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_293 is
  port (
    \ROs[1].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_293 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_293;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_293 is
  signal \Q_i_1__47_n_0\ : STD_LOGIC;
  signal \^ros[1].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \ROs[1].count\(0) <= \^ros[1].count\(0);
\Q_i_1__47\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[1].count\(0),
      O => \Q_i_1__47_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_0(0),
      CE => '1',
      CLR => Q_reg_1,
      D => \Q_i_1__47_n_0\,
      Q => \^ros[1].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_294 is
  port (
    \ROs[1].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_294 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_294;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_294 is
  signal \Q_i_1__48_n_0\ : STD_LOGIC;
  signal \^ros[1].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \ROs[1].count\(0) <= \^ros[1].count\(0);
\Q_i_1__48\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[1].count\(0),
      O => \Q_i_1__48_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_0(0),
      CE => '1',
      CLR => Q_reg_1,
      D => \Q_i_1__48_n_0\,
      Q => \^ros[1].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_295 is
  port (
    \ROs[1].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_295 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_295;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_295 is
  signal \Q_i_1__49_n_0\ : STD_LOGIC;
  signal \^ros[1].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \ROs[1].count\(0) <= \^ros[1].count\(0);
\Q_i_1__49\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[1].count\(0),
      O => \Q_i_1__49_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_0(0),
      CE => '1',
      CLR => Q_reg_1,
      D => \Q_i_1__49_n_0\,
      Q => \^ros[1].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_296 is
  port (
    \ROs[1].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_296 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_296;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_296 is
  signal \Q_i_1__50_n_0\ : STD_LOGIC;
  signal \^ros[1].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \ROs[1].count\(0) <= \^ros[1].count\(0);
\Q_i_1__50\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[1].count\(0),
      O => \Q_i_1__50_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_0(0),
      CE => '1',
      CLR => Q_reg_1,
      D => \Q_i_1__50_n_0\,
      Q => \^ros[1].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_297 is
  port (
    \ROs[1].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_297 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_297;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_297 is
  signal \Q_i_1__32_n_0\ : STD_LOGIC;
  signal \^ros[1].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \ROs[1].count\(0) <= \^ros[1].count\(0);
\Q_i_1__32\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[1].count\(0),
      O => \Q_i_1__32_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_0(0),
      CE => '1',
      CLR => Q_reg_1,
      D => \Q_i_1__32_n_0\,
      Q => \^ros[1].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_298 is
  port (
    \ROs[1].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_298 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_298;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_298 is
  signal \Q_i_1__51_n_0\ : STD_LOGIC;
  signal \^ros[1].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \ROs[1].count\(0) <= \^ros[1].count\(0);
\Q_i_1__51\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[1].count\(0),
      O => \Q_i_1__51_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_0(0),
      CE => '1',
      CLR => Q_reg_1,
      D => \Q_i_1__51_n_0\,
      Q => \^ros[1].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_299 is
  port (
    \ROs[1].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_299 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_299;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_299 is
  signal \Q_i_1__52_n_0\ : STD_LOGIC;
  signal \^ros[1].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \ROs[1].count\(0) <= \^ros[1].count\(0);
\Q_i_1__52\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[1].count\(0),
      O => \Q_i_1__52_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_0(0),
      CE => '1',
      CLR => Q_reg_1,
      D => \Q_i_1__52_n_0\,
      Q => \^ros[1].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_30 is
  port (
    \ROs[9].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_3 : in STD_LOGIC;
    \ROs[10].count\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ROs[12].count\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \L4_sum0__294_carry__5\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_30 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_30;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_30 is
  signal \Q_i_1__311_n_0\ : STD_LOGIC;
  signal \^ros[9].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute HLUTNM : string;
  attribute HLUTNM of \L4_sum0__294_carry__5_i_3\ : label is "lutpair117";
  attribute HLUTNM of \L4_sum0__294_carry__5_i_8\ : label is "lutpair117";
begin
  \ROs[9].count\(0) <= \^ros[9].count\(0);
\L4_sum0__294_carry__5_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \^ros[9].count\(0),
      I1 => \ROs[10].count\(0),
      I2 => \ROs[12].count\(0),
      O => Q_reg_0(0)
    );
\L4_sum0__294_carry__5_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^ros[9].count\(0),
      I1 => \ROs[10].count\(0),
      I2 => \ROs[12].count\(0),
      I3 => \L4_sum0__294_carry__5\(0),
      O => Q_reg_1(0)
    );
\Q_i_1__311\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[9].count\(0),
      O => \Q_i_1__311_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_2(0),
      CE => '1',
      CLR => Q_reg_3,
      D => \Q_i_1__311_n_0\,
      Q => \^ros[9].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_300 is
  port (
    \ROs[1].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_300 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_300;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_300 is
  signal \Q_i_1__53_n_0\ : STD_LOGIC;
  signal \^ros[1].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \ROs[1].count\(0) <= \^ros[1].count\(0);
\Q_i_1__53\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[1].count\(0),
      O => \Q_i_1__53_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_0(0),
      CE => '1',
      CLR => Q_reg_1,
      D => \Q_i_1__53_n_0\,
      Q => \^ros[1].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_301 is
  port (
    \ROs[1].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_301 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_301;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_301 is
  signal \Q_i_1__54_n_0\ : STD_LOGIC;
  signal \^ros[1].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \ROs[1].count\(0) <= \^ros[1].count\(0);
\Q_i_1__54\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[1].count\(0),
      O => \Q_i_1__54_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_0(0),
      CE => '1',
      CLR => Q_reg_1,
      D => \Q_i_1__54_n_0\,
      Q => \^ros[1].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_302 is
  port (
    \ROs[1].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_302 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_302;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_302 is
  signal \Q_i_1__55_n_0\ : STD_LOGIC;
  signal \^ros[1].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \ROs[1].count\(0) <= \^ros[1].count\(0);
\Q_i_1__55\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[1].count\(0),
      O => \Q_i_1__55_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_0(0),
      CE => '1',
      CLR => Q_reg_1,
      D => \Q_i_1__55_n_0\,
      Q => \^ros[1].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_303 is
  port (
    \ROs[1].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_303 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_303;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_303 is
  signal \Q_i_1__56_n_0\ : STD_LOGIC;
  signal \^ros[1].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \ROs[1].count\(0) <= \^ros[1].count\(0);
\Q_i_1__56\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[1].count\(0),
      O => \Q_i_1__56_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_0(0),
      CE => '1',
      CLR => Q_reg_1,
      D => \Q_i_1__56_n_0\,
      Q => \^ros[1].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_304 is
  port (
    \ROs[1].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_304 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_304;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_304 is
  signal \Q_i_1__57_n_0\ : STD_LOGIC;
  signal \^ros[1].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \ROs[1].count\(0) <= \^ros[1].count\(0);
\Q_i_1__57\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[1].count\(0),
      O => \Q_i_1__57_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_0(0),
      CE => '1',
      CLR => Q_reg_1,
      D => \Q_i_1__57_n_0\,
      Q => \^ros[1].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_305 is
  port (
    \ROs[1].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_305 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_305;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_305 is
  signal \Q_i_1__58_n_0\ : STD_LOGIC;
  signal \^ros[1].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \ROs[1].count\(0) <= \^ros[1].count\(0);
\Q_i_1__58\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[1].count\(0),
      O => \Q_i_1__58_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_0(0),
      CE => '1',
      CLR => Q_reg_1,
      D => \Q_i_1__58_n_0\,
      Q => \^ros[1].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_306 is
  port (
    \ROs[1].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_306 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_306;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_306 is
  signal \Q_i_1__59_n_0\ : STD_LOGIC;
  signal \^ros[1].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \ROs[1].count\(0) <= \^ros[1].count\(0);
\Q_i_1__59\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[1].count\(0),
      O => \Q_i_1__59_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_0(0),
      CE => '1',
      CLR => Q_reg_1,
      D => \Q_i_1__59_n_0\,
      Q => \^ros[1].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_307 is
  port (
    \ROs[1].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_307 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_307;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_307 is
  signal \Q_i_1__60_n_0\ : STD_LOGIC;
  signal \^ros[1].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \ROs[1].count\(0) <= \^ros[1].count\(0);
\Q_i_1__60\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[1].count\(0),
      O => \Q_i_1__60_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_0(0),
      CE => '1',
      CLR => Q_reg_1,
      D => \Q_i_1__60_n_0\,
      Q => \^ros[1].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_308 is
  port (
    \ROs[1].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_308 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_308;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_308 is
  signal \Q_i_1__33_n_0\ : STD_LOGIC;
  signal \^ros[1].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \ROs[1].count\(0) <= \^ros[1].count\(0);
\Q_i_1__33\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[1].count\(0),
      O => \Q_i_1__33_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_0(0),
      CE => '1',
      CLR => Q_reg_1,
      D => \Q_i_1__33_n_0\,
      Q => \^ros[1].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_309 is
  port (
    \ROs[1].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_309 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_309;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_309 is
  signal \Q_i_1__61_n_0\ : STD_LOGIC;
  signal \^ros[1].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \ROs[1].count\(0) <= \^ros[1].count\(0);
\Q_i_1__61\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[1].count\(0),
      O => \Q_i_1__61_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_0(0),
      CE => '1',
      CLR => Q_reg_1,
      D => \Q_i_1__61_n_0\,
      Q => \^ros[1].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_31 is
  port (
    \ROs[9].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_3 : in STD_LOGIC;
    \ROs[10].count\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ROs[12].count\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \L4_sum0__294_carry__5\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_31 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_31;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_31 is
  signal \Q_i_1__312_n_0\ : STD_LOGIC;
  signal \^ros[9].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute HLUTNM : string;
  attribute HLUTNM of \L4_sum0__294_carry__5_i_2\ : label is "lutpair118";
  attribute HLUTNM of \L4_sum0__294_carry__5_i_7\ : label is "lutpair118";
begin
  \ROs[9].count\(0) <= \^ros[9].count\(0);
\L4_sum0__294_carry__5_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \^ros[9].count\(0),
      I1 => \ROs[10].count\(0),
      I2 => \ROs[12].count\(0),
      O => Q_reg_0(0)
    );
\L4_sum0__294_carry__5_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^ros[9].count\(0),
      I1 => \ROs[10].count\(0),
      I2 => \ROs[12].count\(0),
      I3 => \L4_sum0__294_carry__5\(0),
      O => Q_reg_1(0)
    );
\Q_i_1__312\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[9].count\(0),
      O => \Q_i_1__312_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_2(0),
      CE => '1',
      CLR => Q_reg_3,
      D => \Q_i_1__312_n_0\,
      Q => \^ros[9].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_310 is
  port (
    \ROs[1].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_310 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_310;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_310 is
  signal \Q_i_1__62_n_0\ : STD_LOGIC;
  signal \^ros[1].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \ROs[1].count\(0) <= \^ros[1].count\(0);
\Q_i_1__62\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[1].count\(0),
      O => \Q_i_1__62_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_0(0),
      CE => '1',
      CLR => Q_reg_1,
      D => \Q_i_1__62_n_0\,
      Q => \^ros[1].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_311 is
  port (
    \ROs[1].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_311 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_311;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_311 is
  signal \Q_i_1__34_n_0\ : STD_LOGIC;
  signal \^ros[1].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \ROs[1].count\(0) <= \^ros[1].count\(0);
\Q_i_1__34\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[1].count\(0),
      O => \Q_i_1__34_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_0(0),
      CE => '1',
      CLR => Q_reg_1,
      D => \Q_i_1__34_n_0\,
      Q => \^ros[1].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_312 is
  port (
    \ROs[1].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_312 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_312;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_312 is
  signal \Q_i_1__35_n_0\ : STD_LOGIC;
  signal \^ros[1].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \ROs[1].count\(0) <= \^ros[1].count\(0);
\Q_i_1__35\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[1].count\(0),
      O => \Q_i_1__35_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_0(0),
      CE => '1',
      CLR => Q_reg_1,
      D => \Q_i_1__35_n_0\,
      Q => \^ros[1].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_313 is
  port (
    \ROs[1].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_313 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_313;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_313 is
  signal \Q_i_1__36_n_0\ : STD_LOGIC;
  signal \^ros[1].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \ROs[1].count\(0) <= \^ros[1].count\(0);
\Q_i_1__36\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[1].count\(0),
      O => \Q_i_1__36_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_0(0),
      CE => '1',
      CLR => Q_reg_1,
      D => \Q_i_1__36_n_0\,
      Q => \^ros[1].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_314 is
  port (
    \ROs[1].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_314 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_314;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_314 is
  signal \Q_i_1__37_n_0\ : STD_LOGIC;
  signal \^ros[1].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \ROs[1].count\(0) <= \^ros[1].count\(0);
\Q_i_1__37\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[1].count\(0),
      O => \Q_i_1__37_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_0(0),
      CE => '1',
      CLR => Q_reg_1,
      D => \Q_i_1__37_n_0\,
      Q => \^ros[1].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_315 is
  port (
    \ROs[1].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_315 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_315;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_315 is
  signal \Q_i_1__38_n_0\ : STD_LOGIC;
  signal \^ros[1].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \ROs[1].count\(0) <= \^ros[1].count\(0);
\Q_i_1__38\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[1].count\(0),
      O => \Q_i_1__38_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_0(0),
      CE => '1',
      CLR => Q_reg_1,
      D => \Q_i_1__38_n_0\,
      Q => \^ros[1].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_316 is
  port (
    \ROs[1].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_316 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_316;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_316 is
  signal \Q_i_1__39_n_0\ : STD_LOGIC;
  signal \^ros[1].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \ROs[1].count\(0) <= \^ros[1].count\(0);
\Q_i_1__39\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[1].count\(0),
      O => \Q_i_1__39_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_0(0),
      CE => '1',
      CLR => Q_reg_1,
      D => \Q_i_1__39_n_0\,
      Q => \^ros[1].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_317 is
  port (
    \ROs[1].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_317 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_317;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_317 is
  signal \Q_i_1__40_n_0\ : STD_LOGIC;
  signal \^ros[1].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \ROs[1].count\(0) <= \^ros[1].count\(0);
\Q_i_1__40\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[1].count\(0),
      O => \Q_i_1__40_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_0(0),
      CE => '1',
      CLR => Q_reg_1,
      D => \Q_i_1__40_n_0\,
      Q => \^ros[1].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_32 is
  port (
    \ROs[9].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_3 : in STD_LOGIC;
    \ROs[10].count\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ROs[12].count\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \L4_sum0__294_carry__5\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_32 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_32;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_32 is
  signal \Q_i_1__313_n_0\ : STD_LOGIC;
  signal \^ros[9].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute HLUTNM : string;
  attribute HLUTNM of \L4_sum0__294_carry__5_i_1\ : label is "lutpair119";
  attribute HLUTNM of \L4_sum0__294_carry__5_i_6\ : label is "lutpair119";
begin
  \ROs[9].count\(0) <= \^ros[9].count\(0);
\L4_sum0__294_carry__5_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \^ros[9].count\(0),
      I1 => \ROs[10].count\(0),
      I2 => \ROs[12].count\(0),
      O => Q_reg_0(0)
    );
\L4_sum0__294_carry__5_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^ros[9].count\(0),
      I1 => \ROs[10].count\(0),
      I2 => \ROs[12].count\(0),
      I3 => \L4_sum0__294_carry__5\(0),
      O => Q_reg_1(0)
    );
\Q_i_1__313\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[9].count\(0),
      O => \Q_i_1__313_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_2(0),
      CE => '1',
      CLR => Q_reg_3,
      D => \Q_i_1__313_n_0\,
      Q => \^ros[9].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_320 is
  port (
    \ROs[15].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    Q_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_320 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_320;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_320 is
  signal \^ros[15].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal p_0_in : STD_LOGIC;
begin
  \ROs[15].count\(0) <= \^ros[15].count\(0);
\Q_i_1__479\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[15].count\(0),
      O => p_0_in
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_0,
      CE => '1',
      CLR => Q_reg_1,
      D => p_0_in,
      Q => \^ros[15].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_321 is
  port (
    \ROs[15].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_321 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_321;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_321 is
  signal \Q_i_1__489_n_0\ : STD_LOGIC;
  signal \^ros[15].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \ROs[15].count\(0) <= \^ros[15].count\(0);
\Q_i_1__489\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[15].count\(0),
      O => \Q_i_1__489_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_0(0),
      CE => '1',
      CLR => Q_reg_1,
      D => \Q_i_1__489_n_0\,
      Q => \^ros[15].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_322 is
  port (
    \ROs[15].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_322 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_322;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_322 is
  signal \Q_i_1__490_n_0\ : STD_LOGIC;
  signal \^ros[15].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \ROs[15].count\(0) <= \^ros[15].count\(0);
\Q_i_1__490\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[15].count\(0),
      O => \Q_i_1__490_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_0(0),
      CE => '1',
      CLR => Q_reg_1,
      D => \Q_i_1__490_n_0\,
      Q => \^ros[15].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_323 is
  port (
    \ROs[15].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_323 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_323;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_323 is
  signal \Q_i_1__491_n_0\ : STD_LOGIC;
  signal \^ros[15].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \ROs[15].count\(0) <= \^ros[15].count\(0);
\Q_i_1__491\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[15].count\(0),
      O => \Q_i_1__491_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_0(0),
      CE => '1',
      CLR => Q_reg_1,
      D => \Q_i_1__491_n_0\,
      Q => \^ros[15].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_324 is
  port (
    \ROs[15].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_324 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_324;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_324 is
  signal \Q_i_1__492_n_0\ : STD_LOGIC;
  signal \^ros[15].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \ROs[15].count\(0) <= \^ros[15].count\(0);
\Q_i_1__492\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[15].count\(0),
      O => \Q_i_1__492_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_0(0),
      CE => '1',
      CLR => Q_reg_1,
      D => \Q_i_1__492_n_0\,
      Q => \^ros[15].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_325 is
  port (
    \ROs[15].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_325 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_325;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_325 is
  signal \Q_i_1__493_n_0\ : STD_LOGIC;
  signal \^ros[15].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \ROs[15].count\(0) <= \^ros[15].count\(0);
\Q_i_1__493\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[15].count\(0),
      O => \Q_i_1__493_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_0(0),
      CE => '1',
      CLR => Q_reg_1,
      D => \Q_i_1__493_n_0\,
      Q => \^ros[15].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_326 is
  port (
    \ROs[15].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_326 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_326;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_326 is
  signal \Q_i_1__494_n_0\ : STD_LOGIC;
  signal \^ros[15].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \ROs[15].count\(0) <= \^ros[15].count\(0);
\Q_i_1__494\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[15].count\(0),
      O => \Q_i_1__494_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_0(0),
      CE => '1',
      CLR => Q_reg_1,
      D => \Q_i_1__494_n_0\,
      Q => \^ros[15].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_327 is
  port (
    \ROs[15].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_327 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_327;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_327 is
  signal \Q_i_1__495_n_0\ : STD_LOGIC;
  signal \^ros[15].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \ROs[15].count\(0) <= \^ros[15].count\(0);
\Q_i_1__495\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[15].count\(0),
      O => \Q_i_1__495_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_0(0),
      CE => '1',
      CLR => Q_reg_1,
      D => \Q_i_1__495_n_0\,
      Q => \^ros[15].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_328 is
  port (
    \ROs[15].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_328 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_328;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_328 is
  signal \Q_i_1__496_n_0\ : STD_LOGIC;
  signal \^ros[15].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \ROs[15].count\(0) <= \^ros[15].count\(0);
\Q_i_1__496\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[15].count\(0),
      O => \Q_i_1__496_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_0(0),
      CE => '1',
      CLR => Q_reg_1,
      D => \Q_i_1__496_n_0\,
      Q => \^ros[15].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_329 is
  port (
    \ROs[15].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_329 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_329;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_329 is
  signal \Q_i_1__497_n_0\ : STD_LOGIC;
  signal \^ros[15].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \ROs[15].count\(0) <= \^ros[15].count\(0);
\Q_i_1__497\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[15].count\(0),
      O => \Q_i_1__497_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_0(0),
      CE => '1',
      CLR => Q_reg_1,
      D => \Q_i_1__497_n_0\,
      Q => \^ros[15].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_33 is
  port (
    \ROs[9].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_2 : in STD_LOGIC;
    \ROs[10].count\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ROs[12].count\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \L4_sum0__294_carry__5\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_33 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_33;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_33 is
  signal \Q_i_1__314_n_0\ : STD_LOGIC;
  signal \^ros[9].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute HLUTNM : string;
  attribute HLUTNM of \L4_sum0__294_carry__5_i_5\ : label is "lutpair120";
  attribute HLUTNM of \L4_sum0__294_carry__6_i_4\ : label is "lutpair120";
begin
  \ROs[9].count\(0) <= \^ros[9].count\(0);
\L4_sum0__294_carry__5_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^ros[9].count\(0),
      I1 => \ROs[10].count\(0),
      I2 => \ROs[12].count\(0),
      I3 => \L4_sum0__294_carry__5\(0),
      O => Q_reg_0(0)
    );
\L4_sum0__294_carry__6_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \^ros[9].count\(0),
      I1 => \ROs[10].count\(0),
      I2 => \ROs[12].count\(0),
      O => DI(0)
    );
\Q_i_1__314\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[9].count\(0),
      O => \Q_i_1__314_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_1(0),
      CE => '1',
      CLR => Q_reg_2,
      D => \Q_i_1__314_n_0\,
      Q => \^ros[9].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_330 is
  port (
    \ROs[15].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_330 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_330;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_330 is
  signal \Q_i_1__498_n_0\ : STD_LOGIC;
  signal \^ros[15].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \ROs[15].count\(0) <= \^ros[15].count\(0);
\Q_i_1__498\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[15].count\(0),
      O => \Q_i_1__498_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_0(0),
      CE => '1',
      CLR => Q_reg_1,
      D => \Q_i_1__498_n_0\,
      Q => \^ros[15].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_331 is
  port (
    \ROs[15].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_331 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_331;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_331 is
  signal \Q_i_1__480_n_0\ : STD_LOGIC;
  signal \^ros[15].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \ROs[15].count\(0) <= \^ros[15].count\(0);
\Q_i_1__480\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[15].count\(0),
      O => \Q_i_1__480_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_0(0),
      CE => '1',
      CLR => Q_reg_1,
      D => \Q_i_1__480_n_0\,
      Q => \^ros[15].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_332 is
  port (
    \ROs[15].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_332 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_332;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_332 is
  signal \Q_i_1__499_n_0\ : STD_LOGIC;
  signal \^ros[15].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \ROs[15].count\(0) <= \^ros[15].count\(0);
\Q_i_1__499\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[15].count\(0),
      O => \Q_i_1__499_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_0(0),
      CE => '1',
      CLR => Q_reg_1,
      D => \Q_i_1__499_n_0\,
      Q => \^ros[15].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_333 is
  port (
    \ROs[15].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_333 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_333;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_333 is
  signal \Q_i_1__500_n_0\ : STD_LOGIC;
  signal \^ros[15].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \ROs[15].count\(0) <= \^ros[15].count\(0);
\Q_i_1__500\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[15].count\(0),
      O => \Q_i_1__500_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_0(0),
      CE => '1',
      CLR => Q_reg_1,
      D => \Q_i_1__500_n_0\,
      Q => \^ros[15].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_334 is
  port (
    \ROs[15].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_334 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_334;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_334 is
  signal \Q_i_1__501_n_0\ : STD_LOGIC;
  signal \^ros[15].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \ROs[15].count\(0) <= \^ros[15].count\(0);
\Q_i_1__501\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[15].count\(0),
      O => \Q_i_1__501_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_0(0),
      CE => '1',
      CLR => Q_reg_1,
      D => \Q_i_1__501_n_0\,
      Q => \^ros[15].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_335 is
  port (
    \ROs[15].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_335 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_335;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_335 is
  signal \Q_i_1__502_n_0\ : STD_LOGIC;
  signal \^ros[15].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \ROs[15].count\(0) <= \^ros[15].count\(0);
\Q_i_1__502\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[15].count\(0),
      O => \Q_i_1__502_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_0(0),
      CE => '1',
      CLR => Q_reg_1,
      D => \Q_i_1__502_n_0\,
      Q => \^ros[15].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_336 is
  port (
    \ROs[15].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_336 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_336;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_336 is
  signal \Q_i_1__503_n_0\ : STD_LOGIC;
  signal \^ros[15].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \ROs[15].count\(0) <= \^ros[15].count\(0);
\Q_i_1__503\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[15].count\(0),
      O => \Q_i_1__503_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_0(0),
      CE => '1',
      CLR => Q_reg_1,
      D => \Q_i_1__503_n_0\,
      Q => \^ros[15].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_337 is
  port (
    \ROs[15].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_337 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_337;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_337 is
  signal \Q_i_1__504_n_0\ : STD_LOGIC;
  signal \^ros[15].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \ROs[15].count\(0) <= \^ros[15].count\(0);
\Q_i_1__504\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[15].count\(0),
      O => \Q_i_1__504_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_0(0),
      CE => '1',
      CLR => Q_reg_1,
      D => \Q_i_1__504_n_0\,
      Q => \^ros[15].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_338 is
  port (
    \ROs[15].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_338 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_338;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_338 is
  signal \Q_i_1__505_n_0\ : STD_LOGIC;
  signal \^ros[15].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \ROs[15].count\(0) <= \^ros[15].count\(0);
\Q_i_1__505\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[15].count\(0),
      O => \Q_i_1__505_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_0(0),
      CE => '1',
      CLR => Q_reg_1,
      D => \Q_i_1__505_n_0\,
      Q => \^ros[15].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_339 is
  port (
    \ROs[15].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_339 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_339;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_339 is
  signal \Q_i_1__506_n_0\ : STD_LOGIC;
  signal \^ros[15].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \ROs[15].count\(0) <= \^ros[15].count\(0);
\Q_i_1__506\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[15].count\(0),
      O => \Q_i_1__506_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_0(0),
      CE => '1',
      CLR => Q_reg_1,
      D => \Q_i_1__506_n_0\,
      Q => \^ros[15].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_34 is
  port (
    \ROs[9].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_2 : in STD_LOGIC;
    \ROs[10].count\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ROs[12].count\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \L4_sum0__294_carry__6\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_34 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_34;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_34 is
  signal \Q_i_1__315_n_0\ : STD_LOGIC;
  signal \^ros[9].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute HLUTNM : string;
  attribute HLUTNM of \L4_sum0__294_carry__6_i_3\ : label is "lutpair121";
  attribute HLUTNM of \L4_sum0__294_carry__6_i_8\ : label is "lutpair121";
begin
  \ROs[9].count\(0) <= \^ros[9].count\(0);
\L4_sum0__294_carry__6_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \^ros[9].count\(0),
      I1 => \ROs[10].count\(0),
      I2 => \ROs[12].count\(0),
      O => DI(0)
    );
\L4_sum0__294_carry__6_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^ros[9].count\(0),
      I1 => \ROs[10].count\(0),
      I2 => \ROs[12].count\(0),
      I3 => \L4_sum0__294_carry__6\(0),
      O => Q_reg_0(0)
    );
\Q_i_1__315\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[9].count\(0),
      O => \Q_i_1__315_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_1(0),
      CE => '1',
      CLR => Q_reg_2,
      D => \Q_i_1__315_n_0\,
      Q => \^ros[9].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_340 is
  port (
    \ROs[15].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_340 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_340;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_340 is
  signal \Q_i_1__507_n_0\ : STD_LOGIC;
  signal \^ros[15].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \ROs[15].count\(0) <= \^ros[15].count\(0);
\Q_i_1__507\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[15].count\(0),
      O => \Q_i_1__507_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_0(0),
      CE => '1',
      CLR => Q_reg_1,
      D => \Q_i_1__507_n_0\,
      Q => \^ros[15].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_341 is
  port (
    \ROs[15].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_341 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_341;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_341 is
  signal \Q_i_1__508_n_0\ : STD_LOGIC;
  signal \^ros[15].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \ROs[15].count\(0) <= \^ros[15].count\(0);
\Q_i_1__508\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[15].count\(0),
      O => \Q_i_1__508_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_0(0),
      CE => '1',
      CLR => Q_reg_1,
      D => \Q_i_1__508_n_0\,
      Q => \^ros[15].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_342 is
  port (
    \ROs[15].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_342 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_342;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_342 is
  signal \Q_i_1__481_n_0\ : STD_LOGIC;
  signal \^ros[15].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \ROs[15].count\(0) <= \^ros[15].count\(0);
\Q_i_1__481\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[15].count\(0),
      O => \Q_i_1__481_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_0(0),
      CE => '1',
      CLR => Q_reg_1,
      D => \Q_i_1__481_n_0\,
      Q => \^ros[15].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_343 is
  port (
    \ROs[15].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_343 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_343;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_343 is
  signal \Q_i_1__509_n_0\ : STD_LOGIC;
  signal \^ros[15].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \ROs[15].count\(0) <= \^ros[15].count\(0);
\Q_i_1__509\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[15].count\(0),
      O => \Q_i_1__509_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_0(0),
      CE => '1',
      CLR => Q_reg_1,
      D => \Q_i_1__509_n_0\,
      Q => \^ros[15].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_344 is
  port (
    \ROs[15].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    reset_0 : out STD_LOGIC;
    Q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    reset : in STD_LOGIC;
    enable : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_344 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_344;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_344 is
  signal \Q_i_1__510_n_0\ : STD_LOGIC;
  signal \^ros[15].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^reset_0\ : STD_LOGIC;
begin
  \ROs[15].count\(0) <= \^ros[15].count\(0);
  reset_0 <= \^reset_0\;
\Q_i_1__510\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[15].count\(0),
      O => \Q_i_1__510_n_0\
    );
Q_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => reset,
      I1 => enable,
      O => \^reset_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_0(0),
      CE => '1',
      CLR => \^reset_0\,
      D => \Q_i_1__510_n_0\,
      Q => \^ros[15].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_345 is
  port (
    \ROs[15].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_345 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_345;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_345 is
  signal \Q_i_1__482_n_0\ : STD_LOGIC;
  signal \^ros[15].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \ROs[15].count\(0) <= \^ros[15].count\(0);
\Q_i_1__482\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[15].count\(0),
      O => \Q_i_1__482_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_0(0),
      CE => '1',
      CLR => Q_reg_1,
      D => \Q_i_1__482_n_0\,
      Q => \^ros[15].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_346 is
  port (
    \ROs[15].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_346 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_346;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_346 is
  signal \Q_i_1__483_n_0\ : STD_LOGIC;
  signal \^ros[15].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \ROs[15].count\(0) <= \^ros[15].count\(0);
\Q_i_1__483\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[15].count\(0),
      O => \Q_i_1__483_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_0(0),
      CE => '1',
      CLR => Q_reg_1,
      D => \Q_i_1__483_n_0\,
      Q => \^ros[15].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_347 is
  port (
    \ROs[15].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_347 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_347;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_347 is
  signal \Q_i_1__484_n_0\ : STD_LOGIC;
  signal \^ros[15].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \ROs[15].count\(0) <= \^ros[15].count\(0);
\Q_i_1__484\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[15].count\(0),
      O => \Q_i_1__484_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_0(0),
      CE => '1',
      CLR => Q_reg_1,
      D => \Q_i_1__484_n_0\,
      Q => \^ros[15].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_348 is
  port (
    \ROs[15].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_348 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_348;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_348 is
  signal \Q_i_1__485_n_0\ : STD_LOGIC;
  signal \^ros[15].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \ROs[15].count\(0) <= \^ros[15].count\(0);
\Q_i_1__485\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[15].count\(0),
      O => \Q_i_1__485_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_0(0),
      CE => '1',
      CLR => Q_reg_1,
      D => \Q_i_1__485_n_0\,
      Q => \^ros[15].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_349 is
  port (
    \ROs[15].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_349 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_349;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_349 is
  signal \Q_i_1__486_n_0\ : STD_LOGIC;
  signal \^ros[15].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \ROs[15].count\(0) <= \^ros[15].count\(0);
\Q_i_1__486\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[15].count\(0),
      O => \Q_i_1__486_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_0(0),
      CE => '1',
      CLR => Q_reg_1,
      D => \Q_i_1__486_n_0\,
      Q => \^ros[15].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_35 is
  port (
    \ROs[9].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_2 : in STD_LOGIC;
    \ROs[10].count\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ROs[12].count\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \L4_sum0__294_carry__6\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_35 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_35;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_35 is
  signal \Q_i_1__316_n_0\ : STD_LOGIC;
  signal \^ros[9].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute HLUTNM : string;
  attribute HLUTNM of \L4_sum0__294_carry__6_i_2\ : label is "lutpair122";
  attribute HLUTNM of \L4_sum0__294_carry__6_i_7\ : label is "lutpair122";
begin
  \ROs[9].count\(0) <= \^ros[9].count\(0);
\L4_sum0__294_carry__6_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \^ros[9].count\(0),
      I1 => \ROs[10].count\(0),
      I2 => \ROs[12].count\(0),
      O => DI(0)
    );
\L4_sum0__294_carry__6_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^ros[9].count\(0),
      I1 => \ROs[10].count\(0),
      I2 => \ROs[12].count\(0),
      I3 => \L4_sum0__294_carry__6\(0),
      O => Q_reg_0(0)
    );
\Q_i_1__316\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[9].count\(0),
      O => \Q_i_1__316_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_1(0),
      CE => '1',
      CLR => Q_reg_2,
      D => \Q_i_1__316_n_0\,
      Q => \^ros[9].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_350 is
  port (
    \ROs[15].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_350 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_350;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_350 is
  signal \Q_i_1__487_n_0\ : STD_LOGIC;
  signal \^ros[15].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \ROs[15].count\(0) <= \^ros[15].count\(0);
\Q_i_1__487\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[15].count\(0),
      O => \Q_i_1__487_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_0(0),
      CE => '1',
      CLR => Q_reg_1,
      D => \Q_i_1__487_n_0\,
      Q => \^ros[15].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_351 is
  port (
    \ROs[15].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_351 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_351;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_351 is
  signal \Q_i_1__488_n_0\ : STD_LOGIC;
  signal \^ros[15].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \ROs[15].count\(0) <= \^ros[15].count\(0);
\Q_i_1__488\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[15].count\(0),
      O => \Q_i_1__488_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_0(0),
      CE => '1',
      CLR => Q_reg_1,
      D => \Q_i_1__488_n_0\,
      Q => \^ros[15].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_354 is
  port (
    \ROs[14].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    Q_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_354 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_354;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_354 is
  signal \^ros[14].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal p_0_in : STD_LOGIC;
begin
  \ROs[14].count\(0) <= \^ros[14].count\(0);
\Q_i_1__447\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[14].count\(0),
      O => p_0_in
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_0,
      CE => '1',
      CLR => Q_reg_1,
      D => p_0_in,
      Q => \^ros[14].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_355 is
  port (
    \ROs[14].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_355 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_355;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_355 is
  signal \Q_i_1__457_n_0\ : STD_LOGIC;
  signal \^ros[14].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \ROs[14].count\(0) <= \^ros[14].count\(0);
\Q_i_1__457\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[14].count\(0),
      O => \Q_i_1__457_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_0(0),
      CE => '1',
      CLR => Q_reg_1,
      D => \Q_i_1__457_n_0\,
      Q => \^ros[14].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_356 is
  port (
    \ROs[14].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_356 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_356;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_356 is
  signal \Q_i_1__458_n_0\ : STD_LOGIC;
  signal \^ros[14].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \ROs[14].count\(0) <= \^ros[14].count\(0);
\Q_i_1__458\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[14].count\(0),
      O => \Q_i_1__458_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_0(0),
      CE => '1',
      CLR => Q_reg_1,
      D => \Q_i_1__458_n_0\,
      Q => \^ros[14].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_357 is
  port (
    \ROs[14].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_357 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_357;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_357 is
  signal \Q_i_1__459_n_0\ : STD_LOGIC;
  signal \^ros[14].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \ROs[14].count\(0) <= \^ros[14].count\(0);
\Q_i_1__459\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[14].count\(0),
      O => \Q_i_1__459_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_0(0),
      CE => '1',
      CLR => Q_reg_1,
      D => \Q_i_1__459_n_0\,
      Q => \^ros[14].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_358 is
  port (
    \ROs[14].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_358 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_358;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_358 is
  signal \Q_i_1__460_n_0\ : STD_LOGIC;
  signal \^ros[14].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \ROs[14].count\(0) <= \^ros[14].count\(0);
\Q_i_1__460\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[14].count\(0),
      O => \Q_i_1__460_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_0(0),
      CE => '1',
      CLR => Q_reg_1,
      D => \Q_i_1__460_n_0\,
      Q => \^ros[14].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_359 is
  port (
    \ROs[14].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_359 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_359;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_359 is
  signal \Q_i_1__461_n_0\ : STD_LOGIC;
  signal \^ros[14].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \ROs[14].count\(0) <= \^ros[14].count\(0);
\Q_i_1__461\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[14].count\(0),
      O => \Q_i_1__461_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_0(0),
      CE => '1',
      CLR => Q_reg_1,
      D => \Q_i_1__461_n_0\,
      Q => \^ros[14].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_36 is
  port (
    \ROs[9].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_3 : in STD_LOGIC;
    \ROs[10].count\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ROs[12].count\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \L4_sum0__294_carry\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_36 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_36;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_36 is
  signal \Q_i_1__289_n_0\ : STD_LOGIC;
  signal \^ros[9].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute HLUTNM : string;
  attribute HLUTNM of \L4_sum0__294_carry_i_1\ : label is "lutpair95";
  attribute HLUTNM of \L4_sum0__294_carry_i_5\ : label is "lutpair95";
begin
  \ROs[9].count\(0) <= \^ros[9].count\(0);
\L4_sum0__294_carry_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \^ros[9].count\(0),
      I1 => \ROs[10].count\(0),
      I2 => \ROs[12].count\(0),
      O => Q_reg_0(0)
    );
\L4_sum0__294_carry_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^ros[9].count\(0),
      I1 => \ROs[10].count\(0),
      I2 => \ROs[12].count\(0),
      I3 => \L4_sum0__294_carry\(0),
      O => Q_reg_1(0)
    );
\Q_i_1__289\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[9].count\(0),
      O => \Q_i_1__289_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_2(0),
      CE => '1',
      CLR => Q_reg_3,
      D => \Q_i_1__289_n_0\,
      Q => \^ros[9].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_360 is
  port (
    \ROs[14].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_360 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_360;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_360 is
  signal \Q_i_1__462_n_0\ : STD_LOGIC;
  signal \^ros[14].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \ROs[14].count\(0) <= \^ros[14].count\(0);
\Q_i_1__462\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[14].count\(0),
      O => \Q_i_1__462_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_0(0),
      CE => '1',
      CLR => Q_reg_1,
      D => \Q_i_1__462_n_0\,
      Q => \^ros[14].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_361 is
  port (
    \ROs[14].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_361 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_361;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_361 is
  signal \Q_i_1__463_n_0\ : STD_LOGIC;
  signal \^ros[14].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \ROs[14].count\(0) <= \^ros[14].count\(0);
\Q_i_1__463\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[14].count\(0),
      O => \Q_i_1__463_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_0(0),
      CE => '1',
      CLR => Q_reg_1,
      D => \Q_i_1__463_n_0\,
      Q => \^ros[14].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_362 is
  port (
    \ROs[14].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_362 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_362;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_362 is
  signal \Q_i_1__464_n_0\ : STD_LOGIC;
  signal \^ros[14].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \ROs[14].count\(0) <= \^ros[14].count\(0);
\Q_i_1__464\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[14].count\(0),
      O => \Q_i_1__464_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_0(0),
      CE => '1',
      CLR => Q_reg_1,
      D => \Q_i_1__464_n_0\,
      Q => \^ros[14].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_363 is
  port (
    \ROs[14].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_363 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_363;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_363 is
  signal \Q_i_1__465_n_0\ : STD_LOGIC;
  signal \^ros[14].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \ROs[14].count\(0) <= \^ros[14].count\(0);
\Q_i_1__465\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[14].count\(0),
      O => \Q_i_1__465_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_0(0),
      CE => '1',
      CLR => Q_reg_1,
      D => \Q_i_1__465_n_0\,
      Q => \^ros[14].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_364 is
  port (
    \ROs[14].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_364 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_364;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_364 is
  signal \Q_i_1__466_n_0\ : STD_LOGIC;
  signal \^ros[14].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \ROs[14].count\(0) <= \^ros[14].count\(0);
\Q_i_1__466\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[14].count\(0),
      O => \Q_i_1__466_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_0(0),
      CE => '1',
      CLR => Q_reg_1,
      D => \Q_i_1__466_n_0\,
      Q => \^ros[14].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_365 is
  port (
    \ROs[14].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_365 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_365;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_365 is
  signal \Q_i_1__448_n_0\ : STD_LOGIC;
  signal \^ros[14].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \ROs[14].count\(0) <= \^ros[14].count\(0);
\Q_i_1__448\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[14].count\(0),
      O => \Q_i_1__448_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_0(0),
      CE => '1',
      CLR => Q_reg_1,
      D => \Q_i_1__448_n_0\,
      Q => \^ros[14].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_366 is
  port (
    \ROs[14].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_366 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_366;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_366 is
  signal \Q_i_1__467_n_0\ : STD_LOGIC;
  signal \^ros[14].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \ROs[14].count\(0) <= \^ros[14].count\(0);
\Q_i_1__467\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[14].count\(0),
      O => \Q_i_1__467_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_0(0),
      CE => '1',
      CLR => Q_reg_1,
      D => \Q_i_1__467_n_0\,
      Q => \^ros[14].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_367 is
  port (
    \ROs[14].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_367 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_367;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_367 is
  signal \Q_i_1__468_n_0\ : STD_LOGIC;
  signal \^ros[14].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \ROs[14].count\(0) <= \^ros[14].count\(0);
\Q_i_1__468\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[14].count\(0),
      O => \Q_i_1__468_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_0(0),
      CE => '1',
      CLR => Q_reg_1,
      D => \Q_i_1__468_n_0\,
      Q => \^ros[14].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_368 is
  port (
    \ROs[14].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_368 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_368;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_368 is
  signal \Q_i_1__469_n_0\ : STD_LOGIC;
  signal \^ros[14].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \ROs[14].count\(0) <= \^ros[14].count\(0);
\Q_i_1__469\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[14].count\(0),
      O => \Q_i_1__469_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_0(0),
      CE => '1',
      CLR => Q_reg_1,
      D => \Q_i_1__469_n_0\,
      Q => \^ros[14].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_369 is
  port (
    \ROs[14].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_369 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_369;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_369 is
  signal \Q_i_1__470_n_0\ : STD_LOGIC;
  signal \^ros[14].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \ROs[14].count\(0) <= \^ros[14].count\(0);
\Q_i_1__470\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[14].count\(0),
      O => \Q_i_1__470_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_0(0),
      CE => '1',
      CLR => Q_reg_1,
      D => \Q_i_1__470_n_0\,
      Q => \^ros[14].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_37 is
  port (
    \ROs[9].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    \L4_sum0__294_carry__6\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Q_reg_1 : in STD_LOGIC;
    \ROs[10].count\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \ROs[12].count\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \L4_sum0__294_carry__6_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_37 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_37;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_37 is
  signal \^di\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \Q_i_1__317_n_0\ : STD_LOGIC;
  signal \^ros[9].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute HLUTNM : string;
  attribute HLUTNM of \L4_sum0__294_carry__6_i_1\ : label is "lutpair123";
  attribute HLUTNM of \L4_sum0__294_carry__6_i_6\ : label is "lutpair123";
begin
  DI(0) <= \^di\(0);
  \ROs[9].count\(0) <= \^ros[9].count\(0);
\L4_sum0__294_carry__6_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \^ros[9].count\(0),
      I1 => \ROs[10].count\(0),
      I2 => \ROs[12].count\(0),
      O => \^di\(0)
    );
\L4_sum0__294_carry__6_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^di\(0),
      I1 => \ROs[10].count\(1),
      I2 => \L4_sum0__294_carry__6\(1),
      I3 => \ROs[12].count\(1),
      O => Q_reg_0(1)
    );
\L4_sum0__294_carry__6_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^ros[9].count\(0),
      I1 => \ROs[10].count\(0),
      I2 => \ROs[12].count\(0),
      I3 => \L4_sum0__294_carry__6_0\(0),
      O => Q_reg_0(0)
    );
\Q_i_1__317\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[9].count\(0),
      O => \Q_i_1__317_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \L4_sum0__294_carry__6\(0),
      CE => '1',
      CLR => Q_reg_1,
      D => \Q_i_1__317_n_0\,
      Q => \^ros[9].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_370 is
  port (
    \ROs[14].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_370 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_370;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_370 is
  signal \Q_i_1__471_n_0\ : STD_LOGIC;
  signal \^ros[14].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \ROs[14].count\(0) <= \^ros[14].count\(0);
\Q_i_1__471\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[14].count\(0),
      O => \Q_i_1__471_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_0(0),
      CE => '1',
      CLR => Q_reg_1,
      D => \Q_i_1__471_n_0\,
      Q => \^ros[14].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_371 is
  port (
    \ROs[14].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_371 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_371;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_371 is
  signal \Q_i_1__472_n_0\ : STD_LOGIC;
  signal \^ros[14].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \ROs[14].count\(0) <= \^ros[14].count\(0);
\Q_i_1__472\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[14].count\(0),
      O => \Q_i_1__472_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_0(0),
      CE => '1',
      CLR => Q_reg_1,
      D => \Q_i_1__472_n_0\,
      Q => \^ros[14].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_372 is
  port (
    \ROs[14].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_372 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_372;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_372 is
  signal \Q_i_1__473_n_0\ : STD_LOGIC;
  signal \^ros[14].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \ROs[14].count\(0) <= \^ros[14].count\(0);
\Q_i_1__473\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[14].count\(0),
      O => \Q_i_1__473_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_0(0),
      CE => '1',
      CLR => Q_reg_1,
      D => \Q_i_1__473_n_0\,
      Q => \^ros[14].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_373 is
  port (
    \ROs[14].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_373 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_373;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_373 is
  signal \Q_i_1__474_n_0\ : STD_LOGIC;
  signal \^ros[14].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \ROs[14].count\(0) <= \^ros[14].count\(0);
\Q_i_1__474\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[14].count\(0),
      O => \Q_i_1__474_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_0(0),
      CE => '1',
      CLR => Q_reg_1,
      D => \Q_i_1__474_n_0\,
      Q => \^ros[14].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_374 is
  port (
    \ROs[14].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_374 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_374;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_374 is
  signal \Q_i_1__475_n_0\ : STD_LOGIC;
  signal \^ros[14].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \ROs[14].count\(0) <= \^ros[14].count\(0);
\Q_i_1__475\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[14].count\(0),
      O => \Q_i_1__475_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_0(0),
      CE => '1',
      CLR => Q_reg_1,
      D => \Q_i_1__475_n_0\,
      Q => \^ros[14].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_375 is
  port (
    \ROs[14].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_375 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_375;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_375 is
  signal \Q_i_1__476_n_0\ : STD_LOGIC;
  signal \^ros[14].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \ROs[14].count\(0) <= \^ros[14].count\(0);
\Q_i_1__476\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[14].count\(0),
      O => \Q_i_1__476_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_0(0),
      CE => '1',
      CLR => Q_reg_1,
      D => \Q_i_1__476_n_0\,
      Q => \^ros[14].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_376 is
  port (
    \ROs[14].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_376 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_376;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_376 is
  signal \Q_i_1__449_n_0\ : STD_LOGIC;
  signal \^ros[14].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \ROs[14].count\(0) <= \^ros[14].count\(0);
\Q_i_1__449\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[14].count\(0),
      O => \Q_i_1__449_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_0(0),
      CE => '1',
      CLR => Q_reg_1,
      D => \Q_i_1__449_n_0\,
      Q => \^ros[14].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_377 is
  port (
    \ROs[14].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_377 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_377;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_377 is
  signal \Q_i_1__477_n_0\ : STD_LOGIC;
  signal \^ros[14].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \ROs[14].count\(0) <= \^ros[14].count\(0);
\Q_i_1__477\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[14].count\(0),
      O => \Q_i_1__477_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_0(0),
      CE => '1',
      CLR => Q_reg_1,
      D => \Q_i_1__477_n_0\,
      Q => \^ros[14].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_378 is
  port (
    \ROs[14].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_378 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_378;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_378 is
  signal \Q_i_1__478_n_0\ : STD_LOGIC;
  signal \^ros[14].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \ROs[14].count\(0) <= \^ros[14].count\(0);
\Q_i_1__478\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[14].count\(0),
      O => \Q_i_1__478_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_0(0),
      CE => '1',
      CLR => Q_reg_1,
      D => \Q_i_1__478_n_0\,
      Q => \^ros[14].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_379 is
  port (
    \ROs[14].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_379 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_379;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_379 is
  signal \Q_i_1__450_n_0\ : STD_LOGIC;
  signal \^ros[14].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \ROs[14].count\(0) <= \^ros[14].count\(0);
\Q_i_1__450\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[14].count\(0),
      O => \Q_i_1__450_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_0(0),
      CE => '1',
      CLR => Q_reg_1,
      D => \Q_i_1__450_n_0\,
      Q => \^ros[14].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_38 is
  port (
    Q_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ROs[9].count\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : in STD_LOGIC;
    \ROs[10].count\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ROs[12].count\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_38 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_38;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_38 is
  signal \Q_i_1__318_n_0\ : STD_LOGIC;
  signal \^q_reg_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  Q_reg_0(0) <= \^q_reg_0\(0);
\L4_sum0__294_carry__7_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \^q_reg_0\(0),
      I1 => \ROs[10].count\(0),
      I2 => \ROs[12].count\(0),
      O => S(0)
    );
\Q_i_1__318\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q_reg_0\(0),
      O => \Q_i_1__318_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \ROs[9].count\(0),
      CE => '1',
      CLR => Q_reg_1,
      D => \Q_i_1__318_n_0\,
      Q => \^q_reg_0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_380 is
  port (
    \ROs[14].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_380 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_380;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_380 is
  signal \Q_i_1__451_n_0\ : STD_LOGIC;
  signal \^ros[14].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \ROs[14].count\(0) <= \^ros[14].count\(0);
\Q_i_1__451\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[14].count\(0),
      O => \Q_i_1__451_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_0(0),
      CE => '1',
      CLR => Q_reg_1,
      D => \Q_i_1__451_n_0\,
      Q => \^ros[14].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_381 is
  port (
    \ROs[14].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_381 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_381;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_381 is
  signal \Q_i_1__452_n_0\ : STD_LOGIC;
  signal \^ros[14].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \ROs[14].count\(0) <= \^ros[14].count\(0);
\Q_i_1__452\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[14].count\(0),
      O => \Q_i_1__452_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_0(0),
      CE => '1',
      CLR => Q_reg_1,
      D => \Q_i_1__452_n_0\,
      Q => \^ros[14].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_382 is
  port (
    \ROs[14].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_382 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_382;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_382 is
  signal \Q_i_1__453_n_0\ : STD_LOGIC;
  signal \^ros[14].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \ROs[14].count\(0) <= \^ros[14].count\(0);
\Q_i_1__453\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[14].count\(0),
      O => \Q_i_1__453_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_0(0),
      CE => '1',
      CLR => Q_reg_1,
      D => \Q_i_1__453_n_0\,
      Q => \^ros[14].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_383 is
  port (
    \ROs[14].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_383 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_383;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_383 is
  signal \Q_i_1__454_n_0\ : STD_LOGIC;
  signal \^ros[14].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \ROs[14].count\(0) <= \^ros[14].count\(0);
\Q_i_1__454\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[14].count\(0),
      O => \Q_i_1__454_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_0(0),
      CE => '1',
      CLR => Q_reg_1,
      D => \Q_i_1__454_n_0\,
      Q => \^ros[14].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_384 is
  port (
    \ROs[14].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_384 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_384;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_384 is
  signal \Q_i_1__455_n_0\ : STD_LOGIC;
  signal \^ros[14].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \ROs[14].count\(0) <= \^ros[14].count\(0);
\Q_i_1__455\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[14].count\(0),
      O => \Q_i_1__455_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_0(0),
      CE => '1',
      CLR => Q_reg_1,
      D => \Q_i_1__455_n_0\,
      Q => \^ros[14].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_385 is
  port (
    \ROs[14].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_385 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_385;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_385 is
  signal \Q_i_1__456_n_0\ : STD_LOGIC;
  signal \^ros[14].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \ROs[14].count\(0) <= \^ros[14].count\(0);
\Q_i_1__456\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[14].count\(0),
      O => \Q_i_1__456_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_0(0),
      CE => '1',
      CLR => Q_reg_1,
      D => \Q_i_1__456_n_0\,
      Q => \^ros[14].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_388 is
  port (
    \ROs[13].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_2 : in STD_LOGIC;
    Q_reg_3 : in STD_LOGIC;
    \ROs[14].count\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ROs[11].count\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_388 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_388;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_388 is
  signal \^ros[13].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal p_0_in : STD_LOGIC;
  attribute HLUTNM : string;
  attribute HLUTNM of \L4_sum0__392_carry_i_3\ : label is "lutpair124";
  attribute HLUTNM of \L4_sum0__392_carry_i_7\ : label is "lutpair124";
begin
  \ROs[13].count\(0) <= \^ros[13].count\(0);
\L4_sum0__392_carry_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \^ros[13].count\(0),
      I1 => \ROs[14].count\(0),
      I2 => \ROs[11].count\(0),
      O => Q_reg_0(0)
    );
\L4_sum0__392_carry_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^ros[13].count\(0),
      I1 => \ROs[14].count\(0),
      I2 => \ROs[11].count\(0),
      O => Q_reg_1(0)
    );
\Q_i_1__415\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[13].count\(0),
      O => p_0_in
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_2,
      CE => '1',
      CLR => Q_reg_3,
      D => p_0_in,
      Q => \^ros[13].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_389 is
  port (
    \ROs[13].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_3 : in STD_LOGIC;
    \ROs[14].count\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ROs[11].count\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \L4_sum0__392_carry__1\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_389 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_389;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_389 is
  signal \Q_i_1__425_n_0\ : STD_LOGIC;
  signal \^ros[13].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute HLUTNM : string;
  attribute HLUTNM of \L4_sum0__392_carry__1_i_1\ : label is "lutpair134";
  attribute HLUTNM of \L4_sum0__392_carry__1_i_6\ : label is "lutpair134";
begin
  \ROs[13].count\(0) <= \^ros[13].count\(0);
\L4_sum0__392_carry__1_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \^ros[13].count\(0),
      I1 => \ROs[14].count\(0),
      I2 => \ROs[11].count\(0),
      O => Q_reg_0(0)
    );
\L4_sum0__392_carry__1_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^ros[13].count\(0),
      I1 => \ROs[14].count\(0),
      I2 => \ROs[11].count\(0),
      I3 => \L4_sum0__392_carry__1\(0),
      O => Q_reg_1(0)
    );
\Q_i_1__425\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[13].count\(0),
      O => \Q_i_1__425_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_2(0),
      CE => '1',
      CLR => Q_reg_3,
      D => \Q_i_1__425_n_0\,
      Q => \^ros[13].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_39 is
  port (
    \ROs[9].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_3 : in STD_LOGIC;
    \ROs[10].count\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ROs[12].count\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \L4_sum0__294_carry\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_39 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_39;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_39 is
  signal \Q_i_1__290_n_0\ : STD_LOGIC;
  signal \^ros[9].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute HLUTNM : string;
  attribute HLUTNM of \L4_sum0__294_carry__0_i_4\ : label is "lutpair96";
  attribute HLUTNM of \L4_sum0__294_carry_i_4\ : label is "lutpair96";
begin
  \ROs[9].count\(0) <= \^ros[9].count\(0);
\L4_sum0__294_carry__0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \^ros[9].count\(0),
      I1 => \ROs[10].count\(0),
      I2 => \ROs[12].count\(0),
      O => Q_reg_0(0)
    );
\L4_sum0__294_carry_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^ros[9].count\(0),
      I1 => \ROs[10].count\(0),
      I2 => \ROs[12].count\(0),
      I3 => \L4_sum0__294_carry\(0),
      O => Q_reg_1(0)
    );
\Q_i_1__290\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[9].count\(0),
      O => \Q_i_1__290_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_2(0),
      CE => '1',
      CLR => Q_reg_3,
      D => \Q_i_1__290_n_0\,
      Q => \^ros[9].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_390 is
  port (
    \ROs[13].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_3 : in STD_LOGIC;
    \ROs[14].count\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ROs[11].count\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \L4_sum0__392_carry__1\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_390 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_390;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_390 is
  signal \Q_i_1__426_n_0\ : STD_LOGIC;
  signal \^ros[13].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute HLUTNM : string;
  attribute HLUTNM of \L4_sum0__392_carry__1_i_5\ : label is "lutpair135";
  attribute HLUTNM of \L4_sum0__392_carry__2_i_4\ : label is "lutpair135";
begin
  \ROs[13].count\(0) <= \^ros[13].count\(0);
\L4_sum0__392_carry__1_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^ros[13].count\(0),
      I1 => \ROs[14].count\(0),
      I2 => \ROs[11].count\(0),
      I3 => \L4_sum0__392_carry__1\(0),
      O => Q_reg_1(0)
    );
\L4_sum0__392_carry__2_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \^ros[13].count\(0),
      I1 => \ROs[14].count\(0),
      I2 => \ROs[11].count\(0),
      O => Q_reg_0(0)
    );
\Q_i_1__426\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[13].count\(0),
      O => \Q_i_1__426_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_2(0),
      CE => '1',
      CLR => Q_reg_3,
      D => \Q_i_1__426_n_0\,
      Q => \^ros[13].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_391 is
  port (
    \ROs[13].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_3 : in STD_LOGIC;
    \ROs[14].count\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ROs[11].count\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \L4_sum0__392_carry__2\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_391 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_391;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_391 is
  signal \Q_i_1__427_n_0\ : STD_LOGIC;
  signal \^ros[13].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute HLUTNM : string;
  attribute HLUTNM of \L4_sum0__392_carry__2_i_3\ : label is "lutpair136";
  attribute HLUTNM of \L4_sum0__392_carry__2_i_8\ : label is "lutpair136";
begin
  \ROs[13].count\(0) <= \^ros[13].count\(0);
\L4_sum0__392_carry__2_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \^ros[13].count\(0),
      I1 => \ROs[14].count\(0),
      I2 => \ROs[11].count\(0),
      O => Q_reg_0(0)
    );
\L4_sum0__392_carry__2_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^ros[13].count\(0),
      I1 => \ROs[14].count\(0),
      I2 => \ROs[11].count\(0),
      I3 => \L4_sum0__392_carry__2\(0),
      O => Q_reg_1(0)
    );
\Q_i_1__427\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[13].count\(0),
      O => \Q_i_1__427_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_2(0),
      CE => '1',
      CLR => Q_reg_3,
      D => \Q_i_1__427_n_0\,
      Q => \^ros[13].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_392 is
  port (
    \ROs[13].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_3 : in STD_LOGIC;
    \ROs[14].count\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ROs[11].count\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \L4_sum0__392_carry__2\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_392 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_392;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_392 is
  signal \Q_i_1__428_n_0\ : STD_LOGIC;
  signal \^ros[13].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute HLUTNM : string;
  attribute HLUTNM of \L4_sum0__392_carry__2_i_2\ : label is "lutpair137";
  attribute HLUTNM of \L4_sum0__392_carry__2_i_7\ : label is "lutpair137";
begin
  \ROs[13].count\(0) <= \^ros[13].count\(0);
\L4_sum0__392_carry__2_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \^ros[13].count\(0),
      I1 => \ROs[14].count\(0),
      I2 => \ROs[11].count\(0),
      O => Q_reg_0(0)
    );
\L4_sum0__392_carry__2_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^ros[13].count\(0),
      I1 => \ROs[14].count\(0),
      I2 => \ROs[11].count\(0),
      I3 => \L4_sum0__392_carry__2\(0),
      O => Q_reg_1(0)
    );
\Q_i_1__428\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[13].count\(0),
      O => \Q_i_1__428_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_2(0),
      CE => '1',
      CLR => Q_reg_3,
      D => \Q_i_1__428_n_0\,
      Q => \^ros[13].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_393 is
  port (
    \ROs[13].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_3 : in STD_LOGIC;
    \ROs[14].count\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ROs[11].count\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \L4_sum0__392_carry__2\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_393 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_393;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_393 is
  signal \Q_i_1__429_n_0\ : STD_LOGIC;
  signal \^ros[13].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute HLUTNM : string;
  attribute HLUTNM of \L4_sum0__392_carry__2_i_1\ : label is "lutpair138";
  attribute HLUTNM of \L4_sum0__392_carry__2_i_6\ : label is "lutpair138";
begin
  \ROs[13].count\(0) <= \^ros[13].count\(0);
\L4_sum0__392_carry__2_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \^ros[13].count\(0),
      I1 => \ROs[14].count\(0),
      I2 => \ROs[11].count\(0),
      O => Q_reg_0(0)
    );
\L4_sum0__392_carry__2_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^ros[13].count\(0),
      I1 => \ROs[14].count\(0),
      I2 => \ROs[11].count\(0),
      I3 => \L4_sum0__392_carry__2\(0),
      O => Q_reg_1(0)
    );
\Q_i_1__429\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[13].count\(0),
      O => \Q_i_1__429_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_2(0),
      CE => '1',
      CLR => Q_reg_3,
      D => \Q_i_1__429_n_0\,
      Q => \^ros[13].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_394 is
  port (
    \ROs[13].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_3 : in STD_LOGIC;
    \ROs[14].count\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ROs[11].count\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \L4_sum0__392_carry__2\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_394 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_394;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_394 is
  signal \Q_i_1__430_n_0\ : STD_LOGIC;
  signal \^ros[13].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute HLUTNM : string;
  attribute HLUTNM of \L4_sum0__392_carry__2_i_5\ : label is "lutpair139";
  attribute HLUTNM of \L4_sum0__392_carry__3_i_4\ : label is "lutpair139";
begin
  \ROs[13].count\(0) <= \^ros[13].count\(0);
\L4_sum0__392_carry__2_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^ros[13].count\(0),
      I1 => \ROs[14].count\(0),
      I2 => \ROs[11].count\(0),
      I3 => \L4_sum0__392_carry__2\(0),
      O => Q_reg_1(0)
    );
\L4_sum0__392_carry__3_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \^ros[13].count\(0),
      I1 => \ROs[14].count\(0),
      I2 => \ROs[11].count\(0),
      O => Q_reg_0(0)
    );
\Q_i_1__430\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[13].count\(0),
      O => \Q_i_1__430_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_2(0),
      CE => '1',
      CLR => Q_reg_3,
      D => \Q_i_1__430_n_0\,
      Q => \^ros[13].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_395 is
  port (
    \ROs[13].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_3 : in STD_LOGIC;
    \ROs[14].count\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ROs[11].count\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \L4_sum0__392_carry__3\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_395 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_395;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_395 is
  signal \Q_i_1__431_n_0\ : STD_LOGIC;
  signal \^ros[13].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute HLUTNM : string;
  attribute HLUTNM of \L4_sum0__392_carry__3_i_3\ : label is "lutpair140";
  attribute HLUTNM of \L4_sum0__392_carry__3_i_8\ : label is "lutpair140";
begin
  \ROs[13].count\(0) <= \^ros[13].count\(0);
\L4_sum0__392_carry__3_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \^ros[13].count\(0),
      I1 => \ROs[14].count\(0),
      I2 => \ROs[11].count\(0),
      O => Q_reg_0(0)
    );
\L4_sum0__392_carry__3_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^ros[13].count\(0),
      I1 => \ROs[14].count\(0),
      I2 => \ROs[11].count\(0),
      I3 => \L4_sum0__392_carry__3\(0),
      O => Q_reg_1(0)
    );
\Q_i_1__431\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[13].count\(0),
      O => \Q_i_1__431_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_2(0),
      CE => '1',
      CLR => Q_reg_3,
      D => \Q_i_1__431_n_0\,
      Q => \^ros[13].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_396 is
  port (
    \ROs[13].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_3 : in STD_LOGIC;
    \ROs[14].count\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ROs[11].count\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \L4_sum0__392_carry__3\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_396 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_396;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_396 is
  signal \Q_i_1__432_n_0\ : STD_LOGIC;
  signal \^ros[13].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute HLUTNM : string;
  attribute HLUTNM of \L4_sum0__392_carry__3_i_2\ : label is "lutpair141";
  attribute HLUTNM of \L4_sum0__392_carry__3_i_7\ : label is "lutpair141";
begin
  \ROs[13].count\(0) <= \^ros[13].count\(0);
\L4_sum0__392_carry__3_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \^ros[13].count\(0),
      I1 => \ROs[14].count\(0),
      I2 => \ROs[11].count\(0),
      O => Q_reg_0(0)
    );
\L4_sum0__392_carry__3_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^ros[13].count\(0),
      I1 => \ROs[14].count\(0),
      I2 => \ROs[11].count\(0),
      I3 => \L4_sum0__392_carry__3\(0),
      O => Q_reg_1(0)
    );
\Q_i_1__432\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[13].count\(0),
      O => \Q_i_1__432_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_2(0),
      CE => '1',
      CLR => Q_reg_3,
      D => \Q_i_1__432_n_0\,
      Q => \^ros[13].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_397 is
  port (
    \ROs[13].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_3 : in STD_LOGIC;
    \ROs[14].count\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ROs[11].count\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \L4_sum0__392_carry__3\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_397 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_397;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_397 is
  signal \Q_i_1__433_n_0\ : STD_LOGIC;
  signal \^ros[13].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute HLUTNM : string;
  attribute HLUTNM of \L4_sum0__392_carry__3_i_1\ : label is "lutpair142";
  attribute HLUTNM of \L4_sum0__392_carry__3_i_6\ : label is "lutpair142";
begin
  \ROs[13].count\(0) <= \^ros[13].count\(0);
\L4_sum0__392_carry__3_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \^ros[13].count\(0),
      I1 => \ROs[14].count\(0),
      I2 => \ROs[11].count\(0),
      O => Q_reg_0(0)
    );
\L4_sum0__392_carry__3_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^ros[13].count\(0),
      I1 => \ROs[14].count\(0),
      I2 => \ROs[11].count\(0),
      I3 => \L4_sum0__392_carry__3\(0),
      O => Q_reg_1(0)
    );
\Q_i_1__433\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[13].count\(0),
      O => \Q_i_1__433_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_2(0),
      CE => '1',
      CLR => Q_reg_3,
      D => \Q_i_1__433_n_0\,
      Q => \^ros[13].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_398 is
  port (
    \ROs[13].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_3 : in STD_LOGIC;
    \ROs[14].count\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ROs[11].count\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \L4_sum0__392_carry__3\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_398 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_398;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_398 is
  signal \Q_i_1__434_n_0\ : STD_LOGIC;
  signal \^ros[13].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute HLUTNM : string;
  attribute HLUTNM of \L4_sum0__392_carry__3_i_5\ : label is "lutpair143";
  attribute HLUTNM of \L4_sum0__392_carry__4_i_4\ : label is "lutpair143";
begin
  \ROs[13].count\(0) <= \^ros[13].count\(0);
\L4_sum0__392_carry__3_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^ros[13].count\(0),
      I1 => \ROs[14].count\(0),
      I2 => \ROs[11].count\(0),
      I3 => \L4_sum0__392_carry__3\(0),
      O => Q_reg_1(0)
    );
\L4_sum0__392_carry__4_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \^ros[13].count\(0),
      I1 => \ROs[14].count\(0),
      I2 => \ROs[11].count\(0),
      O => Q_reg_0(0)
    );
\Q_i_1__434\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[13].count\(0),
      O => \Q_i_1__434_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_2(0),
      CE => '1',
      CLR => Q_reg_3,
      D => \Q_i_1__434_n_0\,
      Q => \^ros[13].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_399 is
  port (
    \ROs[13].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_3 : in STD_LOGIC;
    \ROs[14].count\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ROs[11].count\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \L4_sum0__392_carry\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_399 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_399;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_399 is
  signal \Q_i_1__416_n_0\ : STD_LOGIC;
  signal \^ros[13].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute HLUTNM : string;
  attribute HLUTNM of \L4_sum0__392_carry_i_2\ : label is "lutpair125";
  attribute HLUTNM of \L4_sum0__392_carry_i_6\ : label is "lutpair125";
begin
  \ROs[13].count\(0) <= \^ros[13].count\(0);
\L4_sum0__392_carry_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \^ros[13].count\(0),
      I1 => \ROs[14].count\(0),
      I2 => \ROs[11].count\(0),
      O => Q_reg_0(0)
    );
\L4_sum0__392_carry_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^ros[13].count\(0),
      I1 => \ROs[14].count\(0),
      I2 => \ROs[11].count\(0),
      I3 => \L4_sum0__392_carry\(0),
      O => Q_reg_1(0)
    );
\Q_i_1__416\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[13].count\(0),
      O => \Q_i_1__416_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_2(0),
      CE => '1',
      CLR => Q_reg_3,
      D => \Q_i_1__416_n_0\,
      Q => \^ros[13].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_40 is
  port (
    \ROs[9].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_3 : in STD_LOGIC;
    \ROs[10].count\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ROs[12].count\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \L4_sum0__294_carry__0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_40 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_40;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_40 is
  signal \Q_i_1__291_n_0\ : STD_LOGIC;
  signal \^ros[9].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute HLUTNM : string;
  attribute HLUTNM of \L4_sum0__294_carry__0_i_3\ : label is "lutpair97";
  attribute HLUTNM of \L4_sum0__294_carry__0_i_8\ : label is "lutpair97";
begin
  \ROs[9].count\(0) <= \^ros[9].count\(0);
\L4_sum0__294_carry__0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \^ros[9].count\(0),
      I1 => \ROs[10].count\(0),
      I2 => \ROs[12].count\(0),
      O => Q_reg_0(0)
    );
\L4_sum0__294_carry__0_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^ros[9].count\(0),
      I1 => \ROs[10].count\(0),
      I2 => \ROs[12].count\(0),
      I3 => \L4_sum0__294_carry__0\(0),
      O => Q_reg_1(0)
    );
\Q_i_1__291\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[9].count\(0),
      O => \Q_i_1__291_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_2(0),
      CE => '1',
      CLR => Q_reg_3,
      D => \Q_i_1__291_n_0\,
      Q => \^ros[9].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_400 is
  port (
    \ROs[13].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_3 : in STD_LOGIC;
    \ROs[14].count\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ROs[11].count\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \L4_sum0__392_carry__4\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_400 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_400;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_400 is
  signal \Q_i_1__435_n_0\ : STD_LOGIC;
  signal \^ros[13].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute HLUTNM : string;
  attribute HLUTNM of \L4_sum0__392_carry__4_i_3\ : label is "lutpair144";
  attribute HLUTNM of \L4_sum0__392_carry__4_i_8\ : label is "lutpair144";
begin
  \ROs[13].count\(0) <= \^ros[13].count\(0);
\L4_sum0__392_carry__4_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \^ros[13].count\(0),
      I1 => \ROs[14].count\(0),
      I2 => \ROs[11].count\(0),
      O => Q_reg_0(0)
    );
\L4_sum0__392_carry__4_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^ros[13].count\(0),
      I1 => \ROs[14].count\(0),
      I2 => \ROs[11].count\(0),
      I3 => \L4_sum0__392_carry__4\(0),
      O => Q_reg_1(0)
    );
\Q_i_1__435\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[13].count\(0),
      O => \Q_i_1__435_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_2(0),
      CE => '1',
      CLR => Q_reg_3,
      D => \Q_i_1__435_n_0\,
      Q => \^ros[13].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_401 is
  port (
    \ROs[13].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_3 : in STD_LOGIC;
    \ROs[14].count\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ROs[11].count\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \L4_sum0__392_carry__4\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_401 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_401;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_401 is
  signal \Q_i_1__436_n_0\ : STD_LOGIC;
  signal \^ros[13].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute HLUTNM : string;
  attribute HLUTNM of \L4_sum0__392_carry__4_i_2\ : label is "lutpair145";
  attribute HLUTNM of \L4_sum0__392_carry__4_i_7\ : label is "lutpair145";
begin
  \ROs[13].count\(0) <= \^ros[13].count\(0);
\L4_sum0__392_carry__4_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \^ros[13].count\(0),
      I1 => \ROs[14].count\(0),
      I2 => \ROs[11].count\(0),
      O => Q_reg_0(0)
    );
\L4_sum0__392_carry__4_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^ros[13].count\(0),
      I1 => \ROs[14].count\(0),
      I2 => \ROs[11].count\(0),
      I3 => \L4_sum0__392_carry__4\(0),
      O => Q_reg_1(0)
    );
\Q_i_1__436\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[13].count\(0),
      O => \Q_i_1__436_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_2(0),
      CE => '1',
      CLR => Q_reg_3,
      D => \Q_i_1__436_n_0\,
      Q => \^ros[13].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_402 is
  port (
    \ROs[13].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_3 : in STD_LOGIC;
    \ROs[14].count\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ROs[11].count\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \L4_sum0__392_carry__4\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_402 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_402;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_402 is
  signal \Q_i_1__437_n_0\ : STD_LOGIC;
  signal \^ros[13].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute HLUTNM : string;
  attribute HLUTNM of \L4_sum0__392_carry__4_i_1\ : label is "lutpair146";
  attribute HLUTNM of \L4_sum0__392_carry__4_i_6\ : label is "lutpair146";
begin
  \ROs[13].count\(0) <= \^ros[13].count\(0);
\L4_sum0__392_carry__4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \^ros[13].count\(0),
      I1 => \ROs[14].count\(0),
      I2 => \ROs[11].count\(0),
      O => Q_reg_0(0)
    );
\L4_sum0__392_carry__4_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^ros[13].count\(0),
      I1 => \ROs[14].count\(0),
      I2 => \ROs[11].count\(0),
      I3 => \L4_sum0__392_carry__4\(0),
      O => Q_reg_1(0)
    );
\Q_i_1__437\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[13].count\(0),
      O => \Q_i_1__437_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_2(0),
      CE => '1',
      CLR => Q_reg_3,
      D => \Q_i_1__437_n_0\,
      Q => \^ros[13].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_403 is
  port (
    \ROs[13].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_3 : in STD_LOGIC;
    \ROs[14].count\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ROs[11].count\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \L4_sum0__392_carry__4\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_403 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_403;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_403 is
  signal \Q_i_1__438_n_0\ : STD_LOGIC;
  signal \^ros[13].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute HLUTNM : string;
  attribute HLUTNM of \L4_sum0__392_carry__4_i_5\ : label is "lutpair147";
  attribute HLUTNM of \L4_sum0__392_carry__5_i_4\ : label is "lutpair147";
begin
  \ROs[13].count\(0) <= \^ros[13].count\(0);
\L4_sum0__392_carry__4_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^ros[13].count\(0),
      I1 => \ROs[14].count\(0),
      I2 => \ROs[11].count\(0),
      I3 => \L4_sum0__392_carry__4\(0),
      O => Q_reg_1(0)
    );
\L4_sum0__392_carry__5_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \^ros[13].count\(0),
      I1 => \ROs[14].count\(0),
      I2 => \ROs[11].count\(0),
      O => Q_reg_0(0)
    );
\Q_i_1__438\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[13].count\(0),
      O => \Q_i_1__438_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_2(0),
      CE => '1',
      CLR => Q_reg_3,
      D => \Q_i_1__438_n_0\,
      Q => \^ros[13].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_404 is
  port (
    \ROs[13].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_3 : in STD_LOGIC;
    \ROs[14].count\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ROs[11].count\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \L4_sum0__392_carry__5\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_404 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_404;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_404 is
  signal \Q_i_1__439_n_0\ : STD_LOGIC;
  signal \^ros[13].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute HLUTNM : string;
  attribute HLUTNM of \L4_sum0__392_carry__5_i_3\ : label is "lutpair148";
  attribute HLUTNM of \L4_sum0__392_carry__5_i_8\ : label is "lutpair148";
begin
  \ROs[13].count\(0) <= \^ros[13].count\(0);
\L4_sum0__392_carry__5_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \^ros[13].count\(0),
      I1 => \ROs[14].count\(0),
      I2 => \ROs[11].count\(0),
      O => Q_reg_0(0)
    );
\L4_sum0__392_carry__5_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^ros[13].count\(0),
      I1 => \ROs[14].count\(0),
      I2 => \ROs[11].count\(0),
      I3 => \L4_sum0__392_carry__5\(0),
      O => Q_reg_1(0)
    );
\Q_i_1__439\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[13].count\(0),
      O => \Q_i_1__439_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_2(0),
      CE => '1',
      CLR => Q_reg_3,
      D => \Q_i_1__439_n_0\,
      Q => \^ros[13].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_405 is
  port (
    \ROs[13].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_3 : in STD_LOGIC;
    \ROs[14].count\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ROs[11].count\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \L4_sum0__392_carry__5\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_405 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_405;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_405 is
  signal \Q_i_1__440_n_0\ : STD_LOGIC;
  signal \^ros[13].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute HLUTNM : string;
  attribute HLUTNM of \L4_sum0__392_carry__5_i_2\ : label is "lutpair149";
  attribute HLUTNM of \L4_sum0__392_carry__5_i_7\ : label is "lutpair149";
begin
  \ROs[13].count\(0) <= \^ros[13].count\(0);
\L4_sum0__392_carry__5_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \^ros[13].count\(0),
      I1 => \ROs[14].count\(0),
      I2 => \ROs[11].count\(0),
      O => Q_reg_0(0)
    );
\L4_sum0__392_carry__5_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^ros[13].count\(0),
      I1 => \ROs[14].count\(0),
      I2 => \ROs[11].count\(0),
      I3 => \L4_sum0__392_carry__5\(0),
      O => Q_reg_1(0)
    );
\Q_i_1__440\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[13].count\(0),
      O => \Q_i_1__440_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_2(0),
      CE => '1',
      CLR => Q_reg_3,
      D => \Q_i_1__440_n_0\,
      Q => \^ros[13].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_406 is
  port (
    \ROs[13].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_3 : in STD_LOGIC;
    \ROs[14].count\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ROs[11].count\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \L4_sum0__392_carry__5\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_406 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_406;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_406 is
  signal \Q_i_1__441_n_0\ : STD_LOGIC;
  signal \^ros[13].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute HLUTNM : string;
  attribute HLUTNM of \L4_sum0__392_carry__5_i_1\ : label is "lutpair150";
  attribute HLUTNM of \L4_sum0__392_carry__5_i_6\ : label is "lutpair150";
begin
  \ROs[13].count\(0) <= \^ros[13].count\(0);
\L4_sum0__392_carry__5_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \^ros[13].count\(0),
      I1 => \ROs[14].count\(0),
      I2 => \ROs[11].count\(0),
      O => Q_reg_0(0)
    );
\L4_sum0__392_carry__5_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^ros[13].count\(0),
      I1 => \ROs[14].count\(0),
      I2 => \ROs[11].count\(0),
      I3 => \L4_sum0__392_carry__5\(0),
      O => Q_reg_1(0)
    );
\Q_i_1__441\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[13].count\(0),
      O => \Q_i_1__441_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_2(0),
      CE => '1',
      CLR => Q_reg_3,
      D => \Q_i_1__441_n_0\,
      Q => \^ros[13].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_407 is
  port (
    \ROs[13].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_2 : in STD_LOGIC;
    \ROs[14].count\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ROs[11].count\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \L4_sum0__392_carry__5\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_407 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_407;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_407 is
  signal \Q_i_1__442_n_0\ : STD_LOGIC;
  signal \^ros[13].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute HLUTNM : string;
  attribute HLUTNM of \L4_sum0__392_carry__5_i_5\ : label is "lutpair151";
  attribute HLUTNM of \L4_sum0__392_carry__6_i_4\ : label is "lutpair151";
begin
  \ROs[13].count\(0) <= \^ros[13].count\(0);
\L4_sum0__392_carry__5_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^ros[13].count\(0),
      I1 => \ROs[14].count\(0),
      I2 => \ROs[11].count\(0),
      I3 => \L4_sum0__392_carry__5\(0),
      O => Q_reg_0(0)
    );
\L4_sum0__392_carry__6_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \^ros[13].count\(0),
      I1 => \ROs[14].count\(0),
      I2 => \ROs[11].count\(0),
      O => DI(0)
    );
\Q_i_1__442\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[13].count\(0),
      O => \Q_i_1__442_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_1(0),
      CE => '1',
      CLR => Q_reg_2,
      D => \Q_i_1__442_n_0\,
      Q => \^ros[13].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_408 is
  port (
    \ROs[13].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_2 : in STD_LOGIC;
    \ROs[14].count\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ROs[11].count\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \L4_sum0__392_carry__6\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_408 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_408;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_408 is
  signal \Q_i_1__443_n_0\ : STD_LOGIC;
  signal \^ros[13].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute HLUTNM : string;
  attribute HLUTNM of \L4_sum0__392_carry__6_i_3\ : label is "lutpair152";
  attribute HLUTNM of \L4_sum0__392_carry__6_i_8\ : label is "lutpair152";
begin
  \ROs[13].count\(0) <= \^ros[13].count\(0);
\L4_sum0__392_carry__6_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \^ros[13].count\(0),
      I1 => \ROs[14].count\(0),
      I2 => \ROs[11].count\(0),
      O => DI(0)
    );
\L4_sum0__392_carry__6_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^ros[13].count\(0),
      I1 => \ROs[14].count\(0),
      I2 => \ROs[11].count\(0),
      I3 => \L4_sum0__392_carry__6\(0),
      O => Q_reg_0(0)
    );
\Q_i_1__443\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[13].count\(0),
      O => \Q_i_1__443_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_1(0),
      CE => '1',
      CLR => Q_reg_2,
      D => \Q_i_1__443_n_0\,
      Q => \^ros[13].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_409 is
  port (
    \ROs[13].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_2 : in STD_LOGIC;
    \ROs[14].count\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ROs[11].count\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \L4_sum0__392_carry__6\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_409 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_409;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_409 is
  signal \Q_i_1__444_n_0\ : STD_LOGIC;
  signal \^ros[13].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute HLUTNM : string;
  attribute HLUTNM of \L4_sum0__392_carry__6_i_2\ : label is "lutpair153";
  attribute HLUTNM of \L4_sum0__392_carry__6_i_7\ : label is "lutpair153";
begin
  \ROs[13].count\(0) <= \^ros[13].count\(0);
\L4_sum0__392_carry__6_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \^ros[13].count\(0),
      I1 => \ROs[14].count\(0),
      I2 => \ROs[11].count\(0),
      O => DI(0)
    );
\L4_sum0__392_carry__6_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^ros[13].count\(0),
      I1 => \ROs[14].count\(0),
      I2 => \ROs[11].count\(0),
      I3 => \L4_sum0__392_carry__6\(0),
      O => Q_reg_0(0)
    );
\Q_i_1__444\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[13].count\(0),
      O => \Q_i_1__444_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_1(0),
      CE => '1',
      CLR => Q_reg_2,
      D => \Q_i_1__444_n_0\,
      Q => \^ros[13].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_41 is
  port (
    \ROs[9].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_3 : in STD_LOGIC;
    \ROs[10].count\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ROs[12].count\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \L4_sum0__294_carry__0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_41 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_41;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_41 is
  signal \Q_i_1__292_n_0\ : STD_LOGIC;
  signal \^ros[9].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute HLUTNM : string;
  attribute HLUTNM of \L4_sum0__294_carry__0_i_2\ : label is "lutpair98";
  attribute HLUTNM of \L4_sum0__294_carry__0_i_7\ : label is "lutpair98";
begin
  \ROs[9].count\(0) <= \^ros[9].count\(0);
\L4_sum0__294_carry__0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \^ros[9].count\(0),
      I1 => \ROs[10].count\(0),
      I2 => \ROs[12].count\(0),
      O => Q_reg_0(0)
    );
\L4_sum0__294_carry__0_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^ros[9].count\(0),
      I1 => \ROs[10].count\(0),
      I2 => \ROs[12].count\(0),
      I3 => \L4_sum0__294_carry__0\(0),
      O => Q_reg_1(0)
    );
\Q_i_1__292\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[9].count\(0),
      O => \Q_i_1__292_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_2(0),
      CE => '1',
      CLR => Q_reg_3,
      D => \Q_i_1__292_n_0\,
      Q => \^ros[9].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_410 is
  port (
    \ROs[13].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_3 : in STD_LOGIC;
    \ROs[14].count\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ROs[11].count\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \L4_sum0__392_carry\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_410 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_410;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_410 is
  signal \Q_i_1__417_n_0\ : STD_LOGIC;
  signal \^ros[13].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute HLUTNM : string;
  attribute HLUTNM of \L4_sum0__392_carry_i_1\ : label is "lutpair126";
  attribute HLUTNM of \L4_sum0__392_carry_i_5\ : label is "lutpair126";
begin
  \ROs[13].count\(0) <= \^ros[13].count\(0);
\L4_sum0__392_carry_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \^ros[13].count\(0),
      I1 => \ROs[14].count\(0),
      I2 => \ROs[11].count\(0),
      O => Q_reg_0(0)
    );
\L4_sum0__392_carry_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^ros[13].count\(0),
      I1 => \ROs[14].count\(0),
      I2 => \ROs[11].count\(0),
      I3 => \L4_sum0__392_carry\(0),
      O => Q_reg_1(0)
    );
\Q_i_1__417\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[13].count\(0),
      O => \Q_i_1__417_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_2(0),
      CE => '1',
      CLR => Q_reg_3,
      D => \Q_i_1__417_n_0\,
      Q => \^ros[13].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_411 is
  port (
    \ROs[13].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    \L4_sum0__392_carry__6\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Q_reg_1 : in STD_LOGIC;
    \ROs[14].count\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \ROs[11].count\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \L4_sum0__392_carry__6_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_411 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_411;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_411 is
  signal \^di\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \Q_i_1__445_n_0\ : STD_LOGIC;
  signal \^ros[13].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute HLUTNM : string;
  attribute HLUTNM of \L4_sum0__392_carry__6_i_1\ : label is "lutpair154";
  attribute HLUTNM of \L4_sum0__392_carry__6_i_6\ : label is "lutpair154";
begin
  DI(0) <= \^di\(0);
  \ROs[13].count\(0) <= \^ros[13].count\(0);
\L4_sum0__392_carry__6_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \^ros[13].count\(0),
      I1 => \ROs[14].count\(0),
      I2 => \ROs[11].count\(0),
      O => \^di\(0)
    );
\L4_sum0__392_carry__6_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^di\(0),
      I1 => \ROs[14].count\(1),
      I2 => \L4_sum0__392_carry__6\(1),
      I3 => \ROs[11].count\(1),
      O => Q_reg_0(1)
    );
\L4_sum0__392_carry__6_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^ros[13].count\(0),
      I1 => \ROs[14].count\(0),
      I2 => \ROs[11].count\(0),
      I3 => \L4_sum0__392_carry__6_0\(0),
      O => Q_reg_0(0)
    );
\Q_i_1__445\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[13].count\(0),
      O => \Q_i_1__445_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \L4_sum0__392_carry__6\(0),
      CE => '1',
      CLR => Q_reg_1,
      D => \Q_i_1__445_n_0\,
      Q => \^ros[13].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_412 is
  port (
    Q_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ROs[13].count\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : in STD_LOGIC;
    \ROs[14].count\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ROs[11].count\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_412 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_412;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_412 is
  signal \Q_i_1__446_n_0\ : STD_LOGIC;
  signal \^q_reg_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  Q_reg_0(0) <= \^q_reg_0\(0);
\L4_sum0__392_carry__7_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \^q_reg_0\(0),
      I1 => \ROs[14].count\(0),
      I2 => \ROs[11].count\(0),
      O => S(0)
    );
\Q_i_1__446\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q_reg_0\(0),
      O => \Q_i_1__446_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \ROs[13].count\(0),
      CE => '1',
      CLR => Q_reg_1,
      D => \Q_i_1__446_n_0\,
      Q => \^q_reg_0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_413 is
  port (
    \ROs[13].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_3 : in STD_LOGIC;
    \ROs[14].count\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ROs[11].count\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \L4_sum0__392_carry\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_413 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_413;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_413 is
  signal \Q_i_1__418_n_0\ : STD_LOGIC;
  signal \^ros[13].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute HLUTNM : string;
  attribute HLUTNM of \L4_sum0__392_carry__0_i_4\ : label is "lutpair127";
  attribute HLUTNM of \L4_sum0__392_carry_i_4\ : label is "lutpair127";
begin
  \ROs[13].count\(0) <= \^ros[13].count\(0);
\L4_sum0__392_carry__0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \^ros[13].count\(0),
      I1 => \ROs[14].count\(0),
      I2 => \ROs[11].count\(0),
      O => Q_reg_0(0)
    );
\L4_sum0__392_carry_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^ros[13].count\(0),
      I1 => \ROs[14].count\(0),
      I2 => \ROs[11].count\(0),
      I3 => \L4_sum0__392_carry\(0),
      O => Q_reg_1(0)
    );
\Q_i_1__418\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[13].count\(0),
      O => \Q_i_1__418_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_2(0),
      CE => '1',
      CLR => Q_reg_3,
      D => \Q_i_1__418_n_0\,
      Q => \^ros[13].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_414 is
  port (
    \ROs[13].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_3 : in STD_LOGIC;
    \ROs[14].count\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ROs[11].count\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \L4_sum0__392_carry__0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_414 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_414;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_414 is
  signal \Q_i_1__419_n_0\ : STD_LOGIC;
  signal \^ros[13].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute HLUTNM : string;
  attribute HLUTNM of \L4_sum0__392_carry__0_i_3\ : label is "lutpair128";
  attribute HLUTNM of \L4_sum0__392_carry__0_i_8\ : label is "lutpair128";
begin
  \ROs[13].count\(0) <= \^ros[13].count\(0);
\L4_sum0__392_carry__0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \^ros[13].count\(0),
      I1 => \ROs[14].count\(0),
      I2 => \ROs[11].count\(0),
      O => Q_reg_0(0)
    );
\L4_sum0__392_carry__0_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^ros[13].count\(0),
      I1 => \ROs[14].count\(0),
      I2 => \ROs[11].count\(0),
      I3 => \L4_sum0__392_carry__0\(0),
      O => Q_reg_1(0)
    );
\Q_i_1__419\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[13].count\(0),
      O => \Q_i_1__419_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_2(0),
      CE => '1',
      CLR => Q_reg_3,
      D => \Q_i_1__419_n_0\,
      Q => \^ros[13].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_415 is
  port (
    \ROs[13].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_3 : in STD_LOGIC;
    \ROs[14].count\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ROs[11].count\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \L4_sum0__392_carry__0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_415 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_415;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_415 is
  signal \Q_i_1__420_n_0\ : STD_LOGIC;
  signal \^ros[13].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute HLUTNM : string;
  attribute HLUTNM of \L4_sum0__392_carry__0_i_2\ : label is "lutpair129";
  attribute HLUTNM of \L4_sum0__392_carry__0_i_7\ : label is "lutpair129";
begin
  \ROs[13].count\(0) <= \^ros[13].count\(0);
\L4_sum0__392_carry__0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \^ros[13].count\(0),
      I1 => \ROs[14].count\(0),
      I2 => \ROs[11].count\(0),
      O => Q_reg_0(0)
    );
\L4_sum0__392_carry__0_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^ros[13].count\(0),
      I1 => \ROs[14].count\(0),
      I2 => \ROs[11].count\(0),
      I3 => \L4_sum0__392_carry__0\(0),
      O => Q_reg_1(0)
    );
\Q_i_1__420\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[13].count\(0),
      O => \Q_i_1__420_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_2(0),
      CE => '1',
      CLR => Q_reg_3,
      D => \Q_i_1__420_n_0\,
      Q => \^ros[13].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_416 is
  port (
    \ROs[13].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_3 : in STD_LOGIC;
    \ROs[14].count\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ROs[11].count\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \L4_sum0__392_carry__0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_416 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_416;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_416 is
  signal \Q_i_1__421_n_0\ : STD_LOGIC;
  signal \^ros[13].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute HLUTNM : string;
  attribute HLUTNM of \L4_sum0__392_carry__0_i_1\ : label is "lutpair130";
  attribute HLUTNM of \L4_sum0__392_carry__0_i_6\ : label is "lutpair130";
begin
  \ROs[13].count\(0) <= \^ros[13].count\(0);
\L4_sum0__392_carry__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \^ros[13].count\(0),
      I1 => \ROs[14].count\(0),
      I2 => \ROs[11].count\(0),
      O => Q_reg_0(0)
    );
\L4_sum0__392_carry__0_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^ros[13].count\(0),
      I1 => \ROs[14].count\(0),
      I2 => \ROs[11].count\(0),
      I3 => \L4_sum0__392_carry__0\(0),
      O => Q_reg_1(0)
    );
\Q_i_1__421\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[13].count\(0),
      O => \Q_i_1__421_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_2(0),
      CE => '1',
      CLR => Q_reg_3,
      D => \Q_i_1__421_n_0\,
      Q => \^ros[13].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_417 is
  port (
    \ROs[13].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_3 : in STD_LOGIC;
    \ROs[14].count\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ROs[11].count\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \L4_sum0__392_carry__0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_417 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_417;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_417 is
  signal \Q_i_1__422_n_0\ : STD_LOGIC;
  signal \^ros[13].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute HLUTNM : string;
  attribute HLUTNM of \L4_sum0__392_carry__0_i_5\ : label is "lutpair131";
  attribute HLUTNM of \L4_sum0__392_carry__1_i_4\ : label is "lutpair131";
begin
  \ROs[13].count\(0) <= \^ros[13].count\(0);
\L4_sum0__392_carry__0_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^ros[13].count\(0),
      I1 => \ROs[14].count\(0),
      I2 => \ROs[11].count\(0),
      I3 => \L4_sum0__392_carry__0\(0),
      O => Q_reg_1(0)
    );
\L4_sum0__392_carry__1_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \^ros[13].count\(0),
      I1 => \ROs[14].count\(0),
      I2 => \ROs[11].count\(0),
      O => Q_reg_0(0)
    );
\Q_i_1__422\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[13].count\(0),
      O => \Q_i_1__422_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_2(0),
      CE => '1',
      CLR => Q_reg_3,
      D => \Q_i_1__422_n_0\,
      Q => \^ros[13].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_418 is
  port (
    \ROs[13].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_3 : in STD_LOGIC;
    \ROs[14].count\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ROs[11].count\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \L4_sum0__392_carry__1\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_418 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_418;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_418 is
  signal \Q_i_1__423_n_0\ : STD_LOGIC;
  signal \^ros[13].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute HLUTNM : string;
  attribute HLUTNM of \L4_sum0__392_carry__1_i_3\ : label is "lutpair132";
  attribute HLUTNM of \L4_sum0__392_carry__1_i_8\ : label is "lutpair132";
begin
  \ROs[13].count\(0) <= \^ros[13].count\(0);
\L4_sum0__392_carry__1_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \^ros[13].count\(0),
      I1 => \ROs[14].count\(0),
      I2 => \ROs[11].count\(0),
      O => Q_reg_0(0)
    );
\L4_sum0__392_carry__1_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^ros[13].count\(0),
      I1 => \ROs[14].count\(0),
      I2 => \ROs[11].count\(0),
      I3 => \L4_sum0__392_carry__1\(0),
      O => Q_reg_1(0)
    );
\Q_i_1__423\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[13].count\(0),
      O => \Q_i_1__423_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_2(0),
      CE => '1',
      CLR => Q_reg_3,
      D => \Q_i_1__423_n_0\,
      Q => \^ros[13].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_419 is
  port (
    Q_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ROs[13].count\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_3 : in STD_LOGIC;
    \ROs[14].count\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ROs[11].count\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \L4_sum0__392_carry__1\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_419 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_419;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_419 is
  signal \Q_i_1__424_n_0\ : STD_LOGIC;
  signal \^q_reg_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute HLUTNM : string;
  attribute HLUTNM of \L4_sum0__392_carry__1_i_2\ : label is "lutpair133";
  attribute HLUTNM of \L4_sum0__392_carry__1_i_7\ : label is "lutpair133";
begin
  Q_reg_0(0) <= \^q_reg_0\(0);
\L4_sum0__392_carry__1_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \^q_reg_0\(0),
      I1 => \ROs[14].count\(0),
      I2 => \ROs[11].count\(0),
      O => Q_reg_1(0)
    );
\L4_sum0__392_carry__1_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^q_reg_0\(0),
      I1 => \ROs[14].count\(0),
      I2 => \ROs[11].count\(0),
      I3 => \L4_sum0__392_carry__1\(0),
      O => Q_reg_2(0)
    );
\Q_i_1__424\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q_reg_0\(0),
      O => \Q_i_1__424_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \ROs[13].count\(0),
      CE => '1',
      CLR => Q_reg_3,
      D => \Q_i_1__424_n_0\,
      Q => \^q_reg_0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_42 is
  port (
    \ROs[9].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_3 : in STD_LOGIC;
    \ROs[10].count\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ROs[12].count\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \L4_sum0__294_carry__0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_42 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_42;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_42 is
  signal \Q_i_1__293_n_0\ : STD_LOGIC;
  signal \^ros[9].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute HLUTNM : string;
  attribute HLUTNM of \L4_sum0__294_carry__0_i_1\ : label is "lutpair99";
  attribute HLUTNM of \L4_sum0__294_carry__0_i_6\ : label is "lutpair99";
begin
  \ROs[9].count\(0) <= \^ros[9].count\(0);
\L4_sum0__294_carry__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \^ros[9].count\(0),
      I1 => \ROs[10].count\(0),
      I2 => \ROs[12].count\(0),
      O => Q_reg_0(0)
    );
\L4_sum0__294_carry__0_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^ros[9].count\(0),
      I1 => \ROs[10].count\(0),
      I2 => \ROs[12].count\(0),
      I3 => \L4_sum0__294_carry__0\(0),
      O => Q_reg_1(0)
    );
\Q_i_1__293\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[9].count\(0),
      O => \Q_i_1__293_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_2(0),
      CE => '1',
      CLR => Q_reg_3,
      D => \Q_i_1__293_n_0\,
      Q => \^ros[9].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_422 is
  port (
    \ROs[12].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    Q_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_422 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_422;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_422 is
  signal \^ros[12].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal p_0_in : STD_LOGIC;
begin
  \ROs[12].count\(0) <= \^ros[12].count\(0);
\Q_i_1__383\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[12].count\(0),
      O => p_0_in
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_0,
      CE => '1',
      CLR => Q_reg_1,
      D => p_0_in,
      Q => \^ros[12].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_423 is
  port (
    \ROs[12].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_423 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_423;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_423 is
  signal \Q_i_1__393_n_0\ : STD_LOGIC;
  signal \^ros[12].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \ROs[12].count\(0) <= \^ros[12].count\(0);
\Q_i_1__393\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[12].count\(0),
      O => \Q_i_1__393_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_0(0),
      CE => '1',
      CLR => Q_reg_1,
      D => \Q_i_1__393_n_0\,
      Q => \^ros[12].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_424 is
  port (
    \ROs[12].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_424 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_424;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_424 is
  signal \Q_i_1__394_n_0\ : STD_LOGIC;
  signal \^ros[12].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \ROs[12].count\(0) <= \^ros[12].count\(0);
\Q_i_1__394\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[12].count\(0),
      O => \Q_i_1__394_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_0(0),
      CE => '1',
      CLR => Q_reg_1,
      D => \Q_i_1__394_n_0\,
      Q => \^ros[12].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_425 is
  port (
    \ROs[12].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_425 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_425;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_425 is
  signal \Q_i_1__395_n_0\ : STD_LOGIC;
  signal \^ros[12].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \ROs[12].count\(0) <= \^ros[12].count\(0);
\Q_i_1__395\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[12].count\(0),
      O => \Q_i_1__395_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_0(0),
      CE => '1',
      CLR => Q_reg_1,
      D => \Q_i_1__395_n_0\,
      Q => \^ros[12].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_426 is
  port (
    \ROs[12].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_426 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_426;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_426 is
  signal \Q_i_1__396_n_0\ : STD_LOGIC;
  signal \^ros[12].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \ROs[12].count\(0) <= \^ros[12].count\(0);
\Q_i_1__396\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[12].count\(0),
      O => \Q_i_1__396_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_0(0),
      CE => '1',
      CLR => Q_reg_1,
      D => \Q_i_1__396_n_0\,
      Q => \^ros[12].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_427 is
  port (
    \ROs[12].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_427 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_427;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_427 is
  signal \Q_i_1__397_n_0\ : STD_LOGIC;
  signal \^ros[12].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \ROs[12].count\(0) <= \^ros[12].count\(0);
\Q_i_1__397\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[12].count\(0),
      O => \Q_i_1__397_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_0(0),
      CE => '1',
      CLR => Q_reg_1,
      D => \Q_i_1__397_n_0\,
      Q => \^ros[12].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_428 is
  port (
    \ROs[12].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_428 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_428;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_428 is
  signal \Q_i_1__398_n_0\ : STD_LOGIC;
  signal \^ros[12].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \ROs[12].count\(0) <= \^ros[12].count\(0);
\Q_i_1__398\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[12].count\(0),
      O => \Q_i_1__398_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_0(0),
      CE => '1',
      CLR => Q_reg_1,
      D => \Q_i_1__398_n_0\,
      Q => \^ros[12].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_429 is
  port (
    \ROs[12].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_429 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_429;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_429 is
  signal \Q_i_1__399_n_0\ : STD_LOGIC;
  signal \^ros[12].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \ROs[12].count\(0) <= \^ros[12].count\(0);
\Q_i_1__399\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[12].count\(0),
      O => \Q_i_1__399_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_0(0),
      CE => '1',
      CLR => Q_reg_1,
      D => \Q_i_1__399_n_0\,
      Q => \^ros[12].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_43 is
  port (
    \ROs[9].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_3 : in STD_LOGIC;
    \ROs[10].count\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ROs[12].count\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \L4_sum0__294_carry__0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_43 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_43;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_43 is
  signal \Q_i_1__294_n_0\ : STD_LOGIC;
  signal \^ros[9].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute HLUTNM : string;
  attribute HLUTNM of \L4_sum0__294_carry__0_i_5\ : label is "lutpair100";
  attribute HLUTNM of \L4_sum0__294_carry__1_i_4\ : label is "lutpair100";
begin
  \ROs[9].count\(0) <= \^ros[9].count\(0);
\L4_sum0__294_carry__0_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^ros[9].count\(0),
      I1 => \ROs[10].count\(0),
      I2 => \ROs[12].count\(0),
      I3 => \L4_sum0__294_carry__0\(0),
      O => Q_reg_1(0)
    );
\L4_sum0__294_carry__1_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \^ros[9].count\(0),
      I1 => \ROs[10].count\(0),
      I2 => \ROs[12].count\(0),
      O => Q_reg_0(0)
    );
\Q_i_1__294\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[9].count\(0),
      O => \Q_i_1__294_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_2(0),
      CE => '1',
      CLR => Q_reg_3,
      D => \Q_i_1__294_n_0\,
      Q => \^ros[9].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_430 is
  port (
    \ROs[12].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_430 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_430;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_430 is
  signal \Q_i_1__400_n_0\ : STD_LOGIC;
  signal \^ros[12].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \ROs[12].count\(0) <= \^ros[12].count\(0);
\Q_i_1__400\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[12].count\(0),
      O => \Q_i_1__400_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_0(0),
      CE => '1',
      CLR => Q_reg_1,
      D => \Q_i_1__400_n_0\,
      Q => \^ros[12].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_431 is
  port (
    \ROs[12].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_431 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_431;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_431 is
  signal \Q_i_1__401_n_0\ : STD_LOGIC;
  signal \^ros[12].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \ROs[12].count\(0) <= \^ros[12].count\(0);
\Q_i_1__401\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[12].count\(0),
      O => \Q_i_1__401_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_0(0),
      CE => '1',
      CLR => Q_reg_1,
      D => \Q_i_1__401_n_0\,
      Q => \^ros[12].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_432 is
  port (
    \ROs[12].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_432 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_432;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_432 is
  signal \Q_i_1__402_n_0\ : STD_LOGIC;
  signal \^ros[12].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \ROs[12].count\(0) <= \^ros[12].count\(0);
\Q_i_1__402\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[12].count\(0),
      O => \Q_i_1__402_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_0(0),
      CE => '1',
      CLR => Q_reg_1,
      D => \Q_i_1__402_n_0\,
      Q => \^ros[12].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_433 is
  port (
    \ROs[12].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_433 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_433;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_433 is
  signal \Q_i_1__384_n_0\ : STD_LOGIC;
  signal \^ros[12].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \ROs[12].count\(0) <= \^ros[12].count\(0);
\Q_i_1__384\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[12].count\(0),
      O => \Q_i_1__384_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_0(0),
      CE => '1',
      CLR => Q_reg_1,
      D => \Q_i_1__384_n_0\,
      Q => \^ros[12].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_434 is
  port (
    \ROs[12].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_434 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_434;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_434 is
  signal \Q_i_1__403_n_0\ : STD_LOGIC;
  signal \^ros[12].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \ROs[12].count\(0) <= \^ros[12].count\(0);
\Q_i_1__403\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[12].count\(0),
      O => \Q_i_1__403_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_0(0),
      CE => '1',
      CLR => Q_reg_1,
      D => \Q_i_1__403_n_0\,
      Q => \^ros[12].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_435 is
  port (
    \ROs[12].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_435 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_435;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_435 is
  signal \Q_i_1__404_n_0\ : STD_LOGIC;
  signal \^ros[12].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \ROs[12].count\(0) <= \^ros[12].count\(0);
\Q_i_1__404\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[12].count\(0),
      O => \Q_i_1__404_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_0(0),
      CE => '1',
      CLR => Q_reg_1,
      D => \Q_i_1__404_n_0\,
      Q => \^ros[12].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_436 is
  port (
    \ROs[12].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_436 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_436;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_436 is
  signal \Q_i_1__405_n_0\ : STD_LOGIC;
  signal \^ros[12].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \ROs[12].count\(0) <= \^ros[12].count\(0);
\Q_i_1__405\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[12].count\(0),
      O => \Q_i_1__405_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_0(0),
      CE => '1',
      CLR => Q_reg_1,
      D => \Q_i_1__405_n_0\,
      Q => \^ros[12].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_437 is
  port (
    \ROs[12].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_437 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_437;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_437 is
  signal \Q_i_1__406_n_0\ : STD_LOGIC;
  signal \^ros[12].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \ROs[12].count\(0) <= \^ros[12].count\(0);
\Q_i_1__406\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[12].count\(0),
      O => \Q_i_1__406_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_0(0),
      CE => '1',
      CLR => Q_reg_1,
      D => \Q_i_1__406_n_0\,
      Q => \^ros[12].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_438 is
  port (
    \ROs[12].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_438 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_438;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_438 is
  signal \Q_i_1__407_n_0\ : STD_LOGIC;
  signal \^ros[12].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \ROs[12].count\(0) <= \^ros[12].count\(0);
\Q_i_1__407\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[12].count\(0),
      O => \Q_i_1__407_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_0(0),
      CE => '1',
      CLR => Q_reg_1,
      D => \Q_i_1__407_n_0\,
      Q => \^ros[12].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_439 is
  port (
    \ROs[12].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_439 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_439;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_439 is
  signal \Q_i_1__408_n_0\ : STD_LOGIC;
  signal \^ros[12].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \ROs[12].count\(0) <= \^ros[12].count\(0);
\Q_i_1__408\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[12].count\(0),
      O => \Q_i_1__408_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_0(0),
      CE => '1',
      CLR => Q_reg_1,
      D => \Q_i_1__408_n_0\,
      Q => \^ros[12].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_44 is
  port (
    \ROs[9].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_3 : in STD_LOGIC;
    \ROs[10].count\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ROs[12].count\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \L4_sum0__294_carry__1\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_44 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_44;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_44 is
  signal \Q_i_1__295_n_0\ : STD_LOGIC;
  signal \^ros[9].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute HLUTNM : string;
  attribute HLUTNM of \L4_sum0__294_carry__1_i_3\ : label is "lutpair101";
  attribute HLUTNM of \L4_sum0__294_carry__1_i_8\ : label is "lutpair101";
begin
  \ROs[9].count\(0) <= \^ros[9].count\(0);
\L4_sum0__294_carry__1_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \^ros[9].count\(0),
      I1 => \ROs[10].count\(0),
      I2 => \ROs[12].count\(0),
      O => Q_reg_0(0)
    );
\L4_sum0__294_carry__1_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^ros[9].count\(0),
      I1 => \ROs[10].count\(0),
      I2 => \ROs[12].count\(0),
      I3 => \L4_sum0__294_carry__1\(0),
      O => Q_reg_1(0)
    );
\Q_i_1__295\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[9].count\(0),
      O => \Q_i_1__295_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_2(0),
      CE => '1',
      CLR => Q_reg_3,
      D => \Q_i_1__295_n_0\,
      Q => \^ros[9].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_440 is
  port (
    \ROs[12].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_440 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_440;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_440 is
  signal \Q_i_1__409_n_0\ : STD_LOGIC;
  signal \^ros[12].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \ROs[12].count\(0) <= \^ros[12].count\(0);
\Q_i_1__409\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[12].count\(0),
      O => \Q_i_1__409_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_0(0),
      CE => '1',
      CLR => Q_reg_1,
      D => \Q_i_1__409_n_0\,
      Q => \^ros[12].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_441 is
  port (
    \ROs[12].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_441 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_441;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_441 is
  signal \Q_i_1__410_n_0\ : STD_LOGIC;
  signal \^ros[12].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \ROs[12].count\(0) <= \^ros[12].count\(0);
\Q_i_1__410\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[12].count\(0),
      O => \Q_i_1__410_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_0(0),
      CE => '1',
      CLR => Q_reg_1,
      D => \Q_i_1__410_n_0\,
      Q => \^ros[12].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_442 is
  port (
    \ROs[12].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_442 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_442;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_442 is
  signal \Q_i_1__411_n_0\ : STD_LOGIC;
  signal \^ros[12].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \ROs[12].count\(0) <= \^ros[12].count\(0);
\Q_i_1__411\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[12].count\(0),
      O => \Q_i_1__411_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_0(0),
      CE => '1',
      CLR => Q_reg_1,
      D => \Q_i_1__411_n_0\,
      Q => \^ros[12].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_443 is
  port (
    \ROs[12].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_443 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_443;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_443 is
  signal \Q_i_1__412_n_0\ : STD_LOGIC;
  signal \^ros[12].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \ROs[12].count\(0) <= \^ros[12].count\(0);
\Q_i_1__412\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[12].count\(0),
      O => \Q_i_1__412_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_0(0),
      CE => '1',
      CLR => Q_reg_1,
      D => \Q_i_1__412_n_0\,
      Q => \^ros[12].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_444 is
  port (
    \ROs[12].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_444 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_444;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_444 is
  signal \Q_i_1__385_n_0\ : STD_LOGIC;
  signal \^ros[12].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \ROs[12].count\(0) <= \^ros[12].count\(0);
\Q_i_1__385\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[12].count\(0),
      O => \Q_i_1__385_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_0(0),
      CE => '1',
      CLR => Q_reg_1,
      D => \Q_i_1__385_n_0\,
      Q => \^ros[12].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_445 is
  port (
    \ROs[12].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_445 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_445;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_445 is
  signal \Q_i_1__413_n_0\ : STD_LOGIC;
  signal \^ros[12].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \ROs[12].count\(0) <= \^ros[12].count\(0);
\Q_i_1__413\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[12].count\(0),
      O => \Q_i_1__413_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_0(0),
      CE => '1',
      CLR => Q_reg_1,
      D => \Q_i_1__413_n_0\,
      Q => \^ros[12].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_446 is
  port (
    \ROs[12].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_446 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_446;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_446 is
  signal \Q_i_1__414_n_0\ : STD_LOGIC;
  signal \^ros[12].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \ROs[12].count\(0) <= \^ros[12].count\(0);
\Q_i_1__414\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[12].count\(0),
      O => \Q_i_1__414_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_0(0),
      CE => '1',
      CLR => Q_reg_1,
      D => \Q_i_1__414_n_0\,
      Q => \^ros[12].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_447 is
  port (
    \ROs[12].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_447 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_447;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_447 is
  signal \Q_i_1__386_n_0\ : STD_LOGIC;
  signal \^ros[12].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \ROs[12].count\(0) <= \^ros[12].count\(0);
\Q_i_1__386\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[12].count\(0),
      O => \Q_i_1__386_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_0(0),
      CE => '1',
      CLR => Q_reg_1,
      D => \Q_i_1__386_n_0\,
      Q => \^ros[12].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_448 is
  port (
    \ROs[12].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_448 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_448;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_448 is
  signal \Q_i_1__387_n_0\ : STD_LOGIC;
  signal \^ros[12].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \ROs[12].count\(0) <= \^ros[12].count\(0);
\Q_i_1__387\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[12].count\(0),
      O => \Q_i_1__387_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_0(0),
      CE => '1',
      CLR => Q_reg_1,
      D => \Q_i_1__387_n_0\,
      Q => \^ros[12].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_449 is
  port (
    \ROs[12].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_449 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_449;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_449 is
  signal \Q_i_1__388_n_0\ : STD_LOGIC;
  signal \^ros[12].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \ROs[12].count\(0) <= \^ros[12].count\(0);
\Q_i_1__388\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[12].count\(0),
      O => \Q_i_1__388_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_0(0),
      CE => '1',
      CLR => Q_reg_1,
      D => \Q_i_1__388_n_0\,
      Q => \^ros[12].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_45 is
  port (
    Q_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ROs[9].count\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_3 : in STD_LOGIC;
    \ROs[10].count\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ROs[12].count\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \L4_sum0__294_carry__1\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_45 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_45;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_45 is
  signal \Q_i_1__296_n_0\ : STD_LOGIC;
  signal \^q_reg_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute HLUTNM : string;
  attribute HLUTNM of \L4_sum0__294_carry__1_i_2\ : label is "lutpair102";
  attribute HLUTNM of \L4_sum0__294_carry__1_i_7\ : label is "lutpair102";
begin
  Q_reg_0(0) <= \^q_reg_0\(0);
\L4_sum0__294_carry__1_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \^q_reg_0\(0),
      I1 => \ROs[10].count\(0),
      I2 => \ROs[12].count\(0),
      O => Q_reg_1(0)
    );
\L4_sum0__294_carry__1_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^q_reg_0\(0),
      I1 => \ROs[10].count\(0),
      I2 => \ROs[12].count\(0),
      I3 => \L4_sum0__294_carry__1\(0),
      O => Q_reg_2(0)
    );
\Q_i_1__296\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q_reg_0\(0),
      O => \Q_i_1__296_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \ROs[9].count\(0),
      CE => '1',
      CLR => Q_reg_3,
      D => \Q_i_1__296_n_0\,
      Q => \^q_reg_0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_450 is
  port (
    \ROs[12].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_450 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_450;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_450 is
  signal \Q_i_1__389_n_0\ : STD_LOGIC;
  signal \^ros[12].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \ROs[12].count\(0) <= \^ros[12].count\(0);
\Q_i_1__389\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[12].count\(0),
      O => \Q_i_1__389_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_0(0),
      CE => '1',
      CLR => Q_reg_1,
      D => \Q_i_1__389_n_0\,
      Q => \^ros[12].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_451 is
  port (
    \ROs[12].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_451 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_451;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_451 is
  signal \Q_i_1__390_n_0\ : STD_LOGIC;
  signal \^ros[12].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \ROs[12].count\(0) <= \^ros[12].count\(0);
\Q_i_1__390\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[12].count\(0),
      O => \Q_i_1__390_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_0(0),
      CE => '1',
      CLR => Q_reg_1,
      D => \Q_i_1__390_n_0\,
      Q => \^ros[12].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_452 is
  port (
    \ROs[12].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_452 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_452;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_452 is
  signal \Q_i_1__391_n_0\ : STD_LOGIC;
  signal \^ros[12].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \ROs[12].count\(0) <= \^ros[12].count\(0);
\Q_i_1__391\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[12].count\(0),
      O => \Q_i_1__391_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_0(0),
      CE => '1',
      CLR => Q_reg_1,
      D => \Q_i_1__391_n_0\,
      Q => \^ros[12].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_453 is
  port (
    \ROs[12].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_453 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_453;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_453 is
  signal \Q_i_1__392_n_0\ : STD_LOGIC;
  signal \^ros[12].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \ROs[12].count\(0) <= \^ros[12].count\(0);
\Q_i_1__392\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[12].count\(0),
      O => \Q_i_1__392_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_0(0),
      CE => '1',
      CLR => Q_reg_1,
      D => \Q_i_1__392_n_0\,
      Q => \^ros[12].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_456 is
  port (
    \ROs[11].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    Q_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_456 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_456;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_456 is
  signal \^ros[11].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal p_0_in : STD_LOGIC;
begin
  \ROs[11].count\(0) <= \^ros[11].count\(0);
\Q_i_1__351\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[11].count\(0),
      O => p_0_in
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_0,
      CE => '1',
      CLR => Q_reg_1,
      D => p_0_in,
      Q => \^ros[11].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_457 is
  port (
    \ROs[11].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_457 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_457;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_457 is
  signal \Q_i_1__361_n_0\ : STD_LOGIC;
  signal \^ros[11].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \ROs[11].count\(0) <= \^ros[11].count\(0);
\Q_i_1__361\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[11].count\(0),
      O => \Q_i_1__361_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_0(0),
      CE => '1',
      CLR => Q_reg_1,
      D => \Q_i_1__361_n_0\,
      Q => \^ros[11].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_458 is
  port (
    \ROs[11].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_458 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_458;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_458 is
  signal \Q_i_1__362_n_0\ : STD_LOGIC;
  signal \^ros[11].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \ROs[11].count\(0) <= \^ros[11].count\(0);
\Q_i_1__362\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[11].count\(0),
      O => \Q_i_1__362_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_0(0),
      CE => '1',
      CLR => Q_reg_1,
      D => \Q_i_1__362_n_0\,
      Q => \^ros[11].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_459 is
  port (
    \ROs[11].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_459 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_459;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_459 is
  signal \Q_i_1__363_n_0\ : STD_LOGIC;
  signal \^ros[11].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \ROs[11].count\(0) <= \^ros[11].count\(0);
\Q_i_1__363\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[11].count\(0),
      O => \Q_i_1__363_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_0(0),
      CE => '1',
      CLR => Q_reg_1,
      D => \Q_i_1__363_n_0\,
      Q => \^ros[11].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_460 is
  port (
    \ROs[11].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_460 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_460;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_460 is
  signal \Q_i_1__364_n_0\ : STD_LOGIC;
  signal \^ros[11].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \ROs[11].count\(0) <= \^ros[11].count\(0);
\Q_i_1__364\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[11].count\(0),
      O => \Q_i_1__364_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_0(0),
      CE => '1',
      CLR => Q_reg_1,
      D => \Q_i_1__364_n_0\,
      Q => \^ros[11].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_461 is
  port (
    \ROs[11].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_461 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_461;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_461 is
  signal \Q_i_1__365_n_0\ : STD_LOGIC;
  signal \^ros[11].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \ROs[11].count\(0) <= \^ros[11].count\(0);
\Q_i_1__365\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[11].count\(0),
      O => \Q_i_1__365_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_0(0),
      CE => '1',
      CLR => Q_reg_1,
      D => \Q_i_1__365_n_0\,
      Q => \^ros[11].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_462 is
  port (
    \ROs[11].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_462 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_462;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_462 is
  signal \Q_i_1__366_n_0\ : STD_LOGIC;
  signal \^ros[11].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \ROs[11].count\(0) <= \^ros[11].count\(0);
\Q_i_1__366\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[11].count\(0),
      O => \Q_i_1__366_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_0(0),
      CE => '1',
      CLR => Q_reg_1,
      D => \Q_i_1__366_n_0\,
      Q => \^ros[11].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_463 is
  port (
    \ROs[11].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_463 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_463;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_463 is
  signal \Q_i_1__367_n_0\ : STD_LOGIC;
  signal \^ros[11].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \ROs[11].count\(0) <= \^ros[11].count\(0);
\Q_i_1__367\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[11].count\(0),
      O => \Q_i_1__367_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_0(0),
      CE => '1',
      CLR => Q_reg_1,
      D => \Q_i_1__367_n_0\,
      Q => \^ros[11].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_464 is
  port (
    \ROs[11].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_464 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_464;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_464 is
  signal \Q_i_1__368_n_0\ : STD_LOGIC;
  signal \^ros[11].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \ROs[11].count\(0) <= \^ros[11].count\(0);
\Q_i_1__368\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[11].count\(0),
      O => \Q_i_1__368_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_0(0),
      CE => '1',
      CLR => Q_reg_1,
      D => \Q_i_1__368_n_0\,
      Q => \^ros[11].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_465 is
  port (
    \ROs[11].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_465 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_465;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_465 is
  signal \Q_i_1__369_n_0\ : STD_LOGIC;
  signal \^ros[11].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \ROs[11].count\(0) <= \^ros[11].count\(0);
\Q_i_1__369\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[11].count\(0),
      O => \Q_i_1__369_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_0(0),
      CE => '1',
      CLR => Q_reg_1,
      D => \Q_i_1__369_n_0\,
      Q => \^ros[11].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_466 is
  port (
    \ROs[11].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_466 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_466;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_466 is
  signal \Q_i_1__370_n_0\ : STD_LOGIC;
  signal \^ros[11].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \ROs[11].count\(0) <= \^ros[11].count\(0);
\Q_i_1__370\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[11].count\(0),
      O => \Q_i_1__370_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_0(0),
      CE => '1',
      CLR => Q_reg_1,
      D => \Q_i_1__370_n_0\,
      Q => \^ros[11].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_467 is
  port (
    \ROs[11].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_467 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_467;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_467 is
  signal \Q_i_1__352_n_0\ : STD_LOGIC;
  signal \^ros[11].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \ROs[11].count\(0) <= \^ros[11].count\(0);
\Q_i_1__352\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[11].count\(0),
      O => \Q_i_1__352_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_0(0),
      CE => '1',
      CLR => Q_reg_1,
      D => \Q_i_1__352_n_0\,
      Q => \^ros[11].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_468 is
  port (
    \ROs[11].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_468 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_468;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_468 is
  signal \Q_i_1__371_n_0\ : STD_LOGIC;
  signal \^ros[11].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \ROs[11].count\(0) <= \^ros[11].count\(0);
\Q_i_1__371\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[11].count\(0),
      O => \Q_i_1__371_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_0(0),
      CE => '1',
      CLR => Q_reg_1,
      D => \Q_i_1__371_n_0\,
      Q => \^ros[11].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_469 is
  port (
    \ROs[11].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_469 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_469;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_469 is
  signal \Q_i_1__372_n_0\ : STD_LOGIC;
  signal \^ros[11].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \ROs[11].count\(0) <= \^ros[11].count\(0);
\Q_i_1__372\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[11].count\(0),
      O => \Q_i_1__372_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_0(0),
      CE => '1',
      CLR => Q_reg_1,
      D => \Q_i_1__372_n_0\,
      Q => \^ros[11].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_470 is
  port (
    \ROs[11].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_470 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_470;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_470 is
  signal \Q_i_1__373_n_0\ : STD_LOGIC;
  signal \^ros[11].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \ROs[11].count\(0) <= \^ros[11].count\(0);
\Q_i_1__373\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[11].count\(0),
      O => \Q_i_1__373_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_0(0),
      CE => '1',
      CLR => Q_reg_1,
      D => \Q_i_1__373_n_0\,
      Q => \^ros[11].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_471 is
  port (
    \ROs[11].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_471 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_471;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_471 is
  signal \Q_i_1__374_n_0\ : STD_LOGIC;
  signal \^ros[11].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \ROs[11].count\(0) <= \^ros[11].count\(0);
\Q_i_1__374\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[11].count\(0),
      O => \Q_i_1__374_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_0(0),
      CE => '1',
      CLR => Q_reg_1,
      D => \Q_i_1__374_n_0\,
      Q => \^ros[11].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_472 is
  port (
    \ROs[11].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_472 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_472;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_472 is
  signal \Q_i_1__375_n_0\ : STD_LOGIC;
  signal \^ros[11].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \ROs[11].count\(0) <= \^ros[11].count\(0);
\Q_i_1__375\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[11].count\(0),
      O => \Q_i_1__375_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_0(0),
      CE => '1',
      CLR => Q_reg_1,
      D => \Q_i_1__375_n_0\,
      Q => \^ros[11].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_473 is
  port (
    \ROs[11].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_473 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_473;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_473 is
  signal \Q_i_1__376_n_0\ : STD_LOGIC;
  signal \^ros[11].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \ROs[11].count\(0) <= \^ros[11].count\(0);
\Q_i_1__376\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[11].count\(0),
      O => \Q_i_1__376_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_0(0),
      CE => '1',
      CLR => Q_reg_1,
      D => \Q_i_1__376_n_0\,
      Q => \^ros[11].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_474 is
  port (
    \ROs[11].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_474 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_474;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_474 is
  signal \Q_i_1__377_n_0\ : STD_LOGIC;
  signal \^ros[11].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \ROs[11].count\(0) <= \^ros[11].count\(0);
\Q_i_1__377\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[11].count\(0),
      O => \Q_i_1__377_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_0(0),
      CE => '1',
      CLR => Q_reg_1,
      D => \Q_i_1__377_n_0\,
      Q => \^ros[11].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_475 is
  port (
    \ROs[11].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_475 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_475;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_475 is
  signal \Q_i_1__378_n_0\ : STD_LOGIC;
  signal \^ros[11].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \ROs[11].count\(0) <= \^ros[11].count\(0);
\Q_i_1__378\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[11].count\(0),
      O => \Q_i_1__378_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_0(0),
      CE => '1',
      CLR => Q_reg_1,
      D => \Q_i_1__378_n_0\,
      Q => \^ros[11].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_476 is
  port (
    \ROs[11].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_476 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_476;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_476 is
  signal \Q_i_1__379_n_0\ : STD_LOGIC;
  signal \^ros[11].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \ROs[11].count\(0) <= \^ros[11].count\(0);
\Q_i_1__379\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[11].count\(0),
      O => \Q_i_1__379_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_0(0),
      CE => '1',
      CLR => Q_reg_1,
      D => \Q_i_1__379_n_0\,
      Q => \^ros[11].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_477 is
  port (
    \ROs[11].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_477 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_477;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_477 is
  signal \Q_i_1__380_n_0\ : STD_LOGIC;
  signal \^ros[11].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \ROs[11].count\(0) <= \^ros[11].count\(0);
\Q_i_1__380\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[11].count\(0),
      O => \Q_i_1__380_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_0(0),
      CE => '1',
      CLR => Q_reg_1,
      D => \Q_i_1__380_n_0\,
      Q => \^ros[11].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_478 is
  port (
    \ROs[11].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_478 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_478;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_478 is
  signal \Q_i_1__353_n_0\ : STD_LOGIC;
  signal \^ros[11].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \ROs[11].count\(0) <= \^ros[11].count\(0);
\Q_i_1__353\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[11].count\(0),
      O => \Q_i_1__353_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_0(0),
      CE => '1',
      CLR => Q_reg_1,
      D => \Q_i_1__353_n_0\,
      Q => \^ros[11].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_479 is
  port (
    \ROs[11].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_479 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_479;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_479 is
  signal \Q_i_1__381_n_0\ : STD_LOGIC;
  signal \^ros[11].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \ROs[11].count\(0) <= \^ros[11].count\(0);
\Q_i_1__381\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[11].count\(0),
      O => \Q_i_1__381_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_0(0),
      CE => '1',
      CLR => Q_reg_1,
      D => \Q_i_1__381_n_0\,
      Q => \^ros[11].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_48 is
  port (
    \ROs[8].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    Q_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_48 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_48;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_48 is
  signal \^ros[8].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal p_0_in : STD_LOGIC;
begin
  \ROs[8].count\(0) <= \^ros[8].count\(0);
\Q_i_1__255\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[8].count\(0),
      O => p_0_in
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_0,
      CE => '1',
      CLR => Q_reg_1,
      D => p_0_in,
      Q => \^ros[8].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_480 is
  port (
    \ROs[11].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_480 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_480;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_480 is
  signal \Q_i_1__382_n_0\ : STD_LOGIC;
  signal \^ros[11].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \ROs[11].count\(0) <= \^ros[11].count\(0);
\Q_i_1__382\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[11].count\(0),
      O => \Q_i_1__382_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_0(0),
      CE => '1',
      CLR => Q_reg_1,
      D => \Q_i_1__382_n_0\,
      Q => \^ros[11].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_481 is
  port (
    \ROs[11].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_481 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_481;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_481 is
  signal \Q_i_1__354_n_0\ : STD_LOGIC;
  signal \^ros[11].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \ROs[11].count\(0) <= \^ros[11].count\(0);
\Q_i_1__354\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[11].count\(0),
      O => \Q_i_1__354_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_0(0),
      CE => '1',
      CLR => Q_reg_1,
      D => \Q_i_1__354_n_0\,
      Q => \^ros[11].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_482 is
  port (
    \ROs[11].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_482 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_482;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_482 is
  signal \Q_i_1__355_n_0\ : STD_LOGIC;
  signal \^ros[11].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \ROs[11].count\(0) <= \^ros[11].count\(0);
\Q_i_1__355\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[11].count\(0),
      O => \Q_i_1__355_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_0(0),
      CE => '1',
      CLR => Q_reg_1,
      D => \Q_i_1__355_n_0\,
      Q => \^ros[11].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_483 is
  port (
    \ROs[11].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_483 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_483;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_483 is
  signal \Q_i_1__356_n_0\ : STD_LOGIC;
  signal \^ros[11].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \ROs[11].count\(0) <= \^ros[11].count\(0);
\Q_i_1__356\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[11].count\(0),
      O => \Q_i_1__356_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_0(0),
      CE => '1',
      CLR => Q_reg_1,
      D => \Q_i_1__356_n_0\,
      Q => \^ros[11].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_484 is
  port (
    \ROs[11].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_484 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_484;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_484 is
  signal \Q_i_1__357_n_0\ : STD_LOGIC;
  signal \^ros[11].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \ROs[11].count\(0) <= \^ros[11].count\(0);
\Q_i_1__357\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[11].count\(0),
      O => \Q_i_1__357_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_0(0),
      CE => '1',
      CLR => Q_reg_1,
      D => \Q_i_1__357_n_0\,
      Q => \^ros[11].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_485 is
  port (
    \ROs[11].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_485 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_485;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_485 is
  signal \Q_i_1__358_n_0\ : STD_LOGIC;
  signal \^ros[11].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \ROs[11].count\(0) <= \^ros[11].count\(0);
\Q_i_1__358\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[11].count\(0),
      O => \Q_i_1__358_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_0(0),
      CE => '1',
      CLR => Q_reg_1,
      D => \Q_i_1__358_n_0\,
      Q => \^ros[11].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_486 is
  port (
    \ROs[11].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_486 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_486;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_486 is
  signal \Q_i_1__359_n_0\ : STD_LOGIC;
  signal \^ros[11].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \ROs[11].count\(0) <= \^ros[11].count\(0);
\Q_i_1__359\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[11].count\(0),
      O => \Q_i_1__359_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_0(0),
      CE => '1',
      CLR => Q_reg_1,
      D => \Q_i_1__359_n_0\,
      Q => \^ros[11].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_487 is
  port (
    \ROs[11].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_487 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_487;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_487 is
  signal \Q_i_1__360_n_0\ : STD_LOGIC;
  signal \^ros[11].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \ROs[11].count\(0) <= \^ros[11].count\(0);
\Q_i_1__360\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[11].count\(0),
      O => \Q_i_1__360_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_0(0),
      CE => '1',
      CLR => Q_reg_1,
      D => \Q_i_1__360_n_0\,
      Q => \^ros[11].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_49 is
  port (
    \ROs[8].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_49 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_49;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_49 is
  signal \Q_i_1__265_n_0\ : STD_LOGIC;
  signal \^ros[8].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \ROs[8].count\(0) <= \^ros[8].count\(0);
\Q_i_1__265\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[8].count\(0),
      O => \Q_i_1__265_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_0(0),
      CE => '1',
      CLR => Q_reg_1,
      D => \Q_i_1__265_n_0\,
      Q => \^ros[8].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_490 is
  port (
    \ROs[10].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    Q_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_490 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_490;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_490 is
  signal \^ros[10].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal p_0_in : STD_LOGIC;
begin
  \ROs[10].count\(0) <= \^ros[10].count\(0);
\Q_i_1__319\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[10].count\(0),
      O => p_0_in
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_0,
      CE => '1',
      CLR => Q_reg_1,
      D => p_0_in,
      Q => \^ros[10].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_491 is
  port (
    \ROs[10].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_491 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_491;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_491 is
  signal \Q_i_1__329_n_0\ : STD_LOGIC;
  signal \^ros[10].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \ROs[10].count\(0) <= \^ros[10].count\(0);
\Q_i_1__329\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[10].count\(0),
      O => \Q_i_1__329_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_0(0),
      CE => '1',
      CLR => Q_reg_1,
      D => \Q_i_1__329_n_0\,
      Q => \^ros[10].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_492 is
  port (
    \ROs[10].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_492 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_492;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_492 is
  signal \Q_i_1__330_n_0\ : STD_LOGIC;
  signal \^ros[10].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \ROs[10].count\(0) <= \^ros[10].count\(0);
\Q_i_1__330\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[10].count\(0),
      O => \Q_i_1__330_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_0(0),
      CE => '1',
      CLR => Q_reg_1,
      D => \Q_i_1__330_n_0\,
      Q => \^ros[10].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_493 is
  port (
    \ROs[10].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_493 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_493;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_493 is
  signal \Q_i_1__331_n_0\ : STD_LOGIC;
  signal \^ros[10].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \ROs[10].count\(0) <= \^ros[10].count\(0);
\Q_i_1__331\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[10].count\(0),
      O => \Q_i_1__331_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_0(0),
      CE => '1',
      CLR => Q_reg_1,
      D => \Q_i_1__331_n_0\,
      Q => \^ros[10].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_494 is
  port (
    \ROs[10].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_494 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_494;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_494 is
  signal \Q_i_1__332_n_0\ : STD_LOGIC;
  signal \^ros[10].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \ROs[10].count\(0) <= \^ros[10].count\(0);
\Q_i_1__332\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[10].count\(0),
      O => \Q_i_1__332_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_0(0),
      CE => '1',
      CLR => Q_reg_1,
      D => \Q_i_1__332_n_0\,
      Q => \^ros[10].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_495 is
  port (
    \ROs[10].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_495 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_495;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_495 is
  signal \Q_i_1__333_n_0\ : STD_LOGIC;
  signal \^ros[10].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \ROs[10].count\(0) <= \^ros[10].count\(0);
\Q_i_1__333\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[10].count\(0),
      O => \Q_i_1__333_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_0(0),
      CE => '1',
      CLR => Q_reg_1,
      D => \Q_i_1__333_n_0\,
      Q => \^ros[10].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_496 is
  port (
    \ROs[10].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_496 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_496;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_496 is
  signal \Q_i_1__334_n_0\ : STD_LOGIC;
  signal \^ros[10].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \ROs[10].count\(0) <= \^ros[10].count\(0);
\Q_i_1__334\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[10].count\(0),
      O => \Q_i_1__334_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_0(0),
      CE => '1',
      CLR => Q_reg_1,
      D => \Q_i_1__334_n_0\,
      Q => \^ros[10].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_497 is
  port (
    \ROs[10].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_497 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_497;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_497 is
  signal \Q_i_1__335_n_0\ : STD_LOGIC;
  signal \^ros[10].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \ROs[10].count\(0) <= \^ros[10].count\(0);
\Q_i_1__335\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[10].count\(0),
      O => \Q_i_1__335_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_0(0),
      CE => '1',
      CLR => Q_reg_1,
      D => \Q_i_1__335_n_0\,
      Q => \^ros[10].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_498 is
  port (
    \ROs[10].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_498 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_498;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_498 is
  signal \Q_i_1__336_n_0\ : STD_LOGIC;
  signal \^ros[10].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \ROs[10].count\(0) <= \^ros[10].count\(0);
\Q_i_1__336\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[10].count\(0),
      O => \Q_i_1__336_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_0(0),
      CE => '1',
      CLR => Q_reg_1,
      D => \Q_i_1__336_n_0\,
      Q => \^ros[10].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_499 is
  port (
    \ROs[10].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_499 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_499;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_499 is
  signal \Q_i_1__337_n_0\ : STD_LOGIC;
  signal \^ros[10].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \ROs[10].count\(0) <= \^ros[10].count\(0);
\Q_i_1__337\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[10].count\(0),
      O => \Q_i_1__337_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_0(0),
      CE => '1',
      CLR => Q_reg_1,
      D => \Q_i_1__337_n_0\,
      Q => \^ros[10].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_50 is
  port (
    \ROs[8].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_50 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_50;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_50 is
  signal \Q_i_1__266_n_0\ : STD_LOGIC;
  signal \^ros[8].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \ROs[8].count\(0) <= \^ros[8].count\(0);
\Q_i_1__266\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[8].count\(0),
      O => \Q_i_1__266_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_0(0),
      CE => '1',
      CLR => Q_reg_1,
      D => \Q_i_1__266_n_0\,
      Q => \^ros[8].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_500 is
  port (
    \ROs[10].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_500 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_500;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_500 is
  signal \Q_i_1__338_n_0\ : STD_LOGIC;
  signal \^ros[10].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \ROs[10].count\(0) <= \^ros[10].count\(0);
\Q_i_1__338\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[10].count\(0),
      O => \Q_i_1__338_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_0(0),
      CE => '1',
      CLR => Q_reg_1,
      D => \Q_i_1__338_n_0\,
      Q => \^ros[10].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_501 is
  port (
    \ROs[10].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_501 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_501;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_501 is
  signal \Q_i_1__320_n_0\ : STD_LOGIC;
  signal \^ros[10].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \ROs[10].count\(0) <= \^ros[10].count\(0);
\Q_i_1__320\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[10].count\(0),
      O => \Q_i_1__320_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_0(0),
      CE => '1',
      CLR => Q_reg_1,
      D => \Q_i_1__320_n_0\,
      Q => \^ros[10].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_502 is
  port (
    \ROs[10].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_502 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_502;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_502 is
  signal \Q_i_1__339_n_0\ : STD_LOGIC;
  signal \^ros[10].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \ROs[10].count\(0) <= \^ros[10].count\(0);
\Q_i_1__339\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[10].count\(0),
      O => \Q_i_1__339_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_0(0),
      CE => '1',
      CLR => Q_reg_1,
      D => \Q_i_1__339_n_0\,
      Q => \^ros[10].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_503 is
  port (
    \ROs[10].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_503 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_503;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_503 is
  signal \Q_i_1__340_n_0\ : STD_LOGIC;
  signal \^ros[10].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \ROs[10].count\(0) <= \^ros[10].count\(0);
\Q_i_1__340\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[10].count\(0),
      O => \Q_i_1__340_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_0(0),
      CE => '1',
      CLR => Q_reg_1,
      D => \Q_i_1__340_n_0\,
      Q => \^ros[10].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_504 is
  port (
    \ROs[10].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_504 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_504;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_504 is
  signal \Q_i_1__341_n_0\ : STD_LOGIC;
  signal \^ros[10].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \ROs[10].count\(0) <= \^ros[10].count\(0);
\Q_i_1__341\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[10].count\(0),
      O => \Q_i_1__341_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_0(0),
      CE => '1',
      CLR => Q_reg_1,
      D => \Q_i_1__341_n_0\,
      Q => \^ros[10].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_505 is
  port (
    \ROs[10].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_505 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_505;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_505 is
  signal \Q_i_1__342_n_0\ : STD_LOGIC;
  signal \^ros[10].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \ROs[10].count\(0) <= \^ros[10].count\(0);
\Q_i_1__342\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[10].count\(0),
      O => \Q_i_1__342_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_0(0),
      CE => '1',
      CLR => Q_reg_1,
      D => \Q_i_1__342_n_0\,
      Q => \^ros[10].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_506 is
  port (
    \ROs[10].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_506 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_506;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_506 is
  signal \Q_i_1__343_n_0\ : STD_LOGIC;
  signal \^ros[10].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \ROs[10].count\(0) <= \^ros[10].count\(0);
\Q_i_1__343\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[10].count\(0),
      O => \Q_i_1__343_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_0(0),
      CE => '1',
      CLR => Q_reg_1,
      D => \Q_i_1__343_n_0\,
      Q => \^ros[10].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_507 is
  port (
    \ROs[10].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_507 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_507;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_507 is
  signal \Q_i_1__344_n_0\ : STD_LOGIC;
  signal \^ros[10].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \ROs[10].count\(0) <= \^ros[10].count\(0);
\Q_i_1__344\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[10].count\(0),
      O => \Q_i_1__344_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_0(0),
      CE => '1',
      CLR => Q_reg_1,
      D => \Q_i_1__344_n_0\,
      Q => \^ros[10].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_508 is
  port (
    \ROs[10].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_508 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_508;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_508 is
  signal \Q_i_1__345_n_0\ : STD_LOGIC;
  signal \^ros[10].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \ROs[10].count\(0) <= \^ros[10].count\(0);
\Q_i_1__345\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[10].count\(0),
      O => \Q_i_1__345_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_0(0),
      CE => '1',
      CLR => Q_reg_1,
      D => \Q_i_1__345_n_0\,
      Q => \^ros[10].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_509 is
  port (
    \ROs[10].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_509 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_509;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_509 is
  signal \Q_i_1__346_n_0\ : STD_LOGIC;
  signal \^ros[10].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \ROs[10].count\(0) <= \^ros[10].count\(0);
\Q_i_1__346\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[10].count\(0),
      O => \Q_i_1__346_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_0(0),
      CE => '1',
      CLR => Q_reg_1,
      D => \Q_i_1__346_n_0\,
      Q => \^ros[10].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_51 is
  port (
    \ROs[8].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_51 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_51;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_51 is
  signal \Q_i_1__267_n_0\ : STD_LOGIC;
  signal \^ros[8].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \ROs[8].count\(0) <= \^ros[8].count\(0);
\Q_i_1__267\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[8].count\(0),
      O => \Q_i_1__267_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_0(0),
      CE => '1',
      CLR => Q_reg_1,
      D => \Q_i_1__267_n_0\,
      Q => \^ros[8].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_510 is
  port (
    \ROs[10].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_510 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_510;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_510 is
  signal \Q_i_1__347_n_0\ : STD_LOGIC;
  signal \^ros[10].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \ROs[10].count\(0) <= \^ros[10].count\(0);
\Q_i_1__347\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[10].count\(0),
      O => \Q_i_1__347_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_0(0),
      CE => '1',
      CLR => Q_reg_1,
      D => \Q_i_1__347_n_0\,
      Q => \^ros[10].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_511 is
  port (
    \ROs[10].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_511 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_511;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_511 is
  signal \Q_i_1__348_n_0\ : STD_LOGIC;
  signal \^ros[10].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \ROs[10].count\(0) <= \^ros[10].count\(0);
\Q_i_1__348\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[10].count\(0),
      O => \Q_i_1__348_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_0(0),
      CE => '1',
      CLR => Q_reg_1,
      D => \Q_i_1__348_n_0\,
      Q => \^ros[10].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_512 is
  port (
    \ROs[10].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_512 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_512;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_512 is
  signal \Q_i_1__321_n_0\ : STD_LOGIC;
  signal \^ros[10].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \ROs[10].count\(0) <= \^ros[10].count\(0);
\Q_i_1__321\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[10].count\(0),
      O => \Q_i_1__321_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_0(0),
      CE => '1',
      CLR => Q_reg_1,
      D => \Q_i_1__321_n_0\,
      Q => \^ros[10].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_513 is
  port (
    \ROs[10].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_513 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_513;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_513 is
  signal \Q_i_1__349_n_0\ : STD_LOGIC;
  signal \^ros[10].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \ROs[10].count\(0) <= \^ros[10].count\(0);
\Q_i_1__349\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[10].count\(0),
      O => \Q_i_1__349_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_0(0),
      CE => '1',
      CLR => Q_reg_1,
      D => \Q_i_1__349_n_0\,
      Q => \^ros[10].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_514 is
  port (
    \ROs[10].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_514 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_514;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_514 is
  signal \Q_i_1__350_n_0\ : STD_LOGIC;
  signal \^ros[10].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \ROs[10].count\(0) <= \^ros[10].count\(0);
\Q_i_1__350\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[10].count\(0),
      O => \Q_i_1__350_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_0(0),
      CE => '1',
      CLR => Q_reg_1,
      D => \Q_i_1__350_n_0\,
      Q => \^ros[10].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_515 is
  port (
    \ROs[10].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_515 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_515;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_515 is
  signal \Q_i_1__322_n_0\ : STD_LOGIC;
  signal \^ros[10].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \ROs[10].count\(0) <= \^ros[10].count\(0);
\Q_i_1__322\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[10].count\(0),
      O => \Q_i_1__322_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_0(0),
      CE => '1',
      CLR => Q_reg_1,
      D => \Q_i_1__322_n_0\,
      Q => \^ros[10].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_516 is
  port (
    \ROs[10].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_516 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_516;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_516 is
  signal \Q_i_1__323_n_0\ : STD_LOGIC;
  signal \^ros[10].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \ROs[10].count\(0) <= \^ros[10].count\(0);
\Q_i_1__323\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[10].count\(0),
      O => \Q_i_1__323_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_0(0),
      CE => '1',
      CLR => Q_reg_1,
      D => \Q_i_1__323_n_0\,
      Q => \^ros[10].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_517 is
  port (
    \ROs[10].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_517 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_517;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_517 is
  signal \Q_i_1__324_n_0\ : STD_LOGIC;
  signal \^ros[10].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \ROs[10].count\(0) <= \^ros[10].count\(0);
\Q_i_1__324\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[10].count\(0),
      O => \Q_i_1__324_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_0(0),
      CE => '1',
      CLR => Q_reg_1,
      D => \Q_i_1__324_n_0\,
      Q => \^ros[10].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_518 is
  port (
    \ROs[10].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_518 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_518;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_518 is
  signal \Q_i_1__325_n_0\ : STD_LOGIC;
  signal \^ros[10].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \ROs[10].count\(0) <= \^ros[10].count\(0);
\Q_i_1__325\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[10].count\(0),
      O => \Q_i_1__325_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_0(0),
      CE => '1',
      CLR => Q_reg_1,
      D => \Q_i_1__325_n_0\,
      Q => \^ros[10].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_519 is
  port (
    \ROs[10].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_519 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_519;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_519 is
  signal \Q_i_1__326_n_0\ : STD_LOGIC;
  signal \^ros[10].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \ROs[10].count\(0) <= \^ros[10].count\(0);
\Q_i_1__326\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[10].count\(0),
      O => \Q_i_1__326_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_0(0),
      CE => '1',
      CLR => Q_reg_1,
      D => \Q_i_1__326_n_0\,
      Q => \^ros[10].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_52 is
  port (
    \ROs[8].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_52 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_52;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_52 is
  signal \Q_i_1__268_n_0\ : STD_LOGIC;
  signal \^ros[8].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \ROs[8].count\(0) <= \^ros[8].count\(0);
\Q_i_1__268\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[8].count\(0),
      O => \Q_i_1__268_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_0(0),
      CE => '1',
      CLR => Q_reg_1,
      D => \Q_i_1__268_n_0\,
      Q => \^ros[8].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_520 is
  port (
    \ROs[10].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_520 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_520;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_520 is
  signal \Q_i_1__327_n_0\ : STD_LOGIC;
  signal \^ros[10].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \ROs[10].count\(0) <= \^ros[10].count\(0);
\Q_i_1__327\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[10].count\(0),
      O => \Q_i_1__327_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_0(0),
      CE => '1',
      CLR => Q_reg_1,
      D => \Q_i_1__327_n_0\,
      Q => \^ros[10].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_521 is
  port (
    \ROs[10].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_521 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_521;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_521 is
  signal \Q_i_1__328_n_0\ : STD_LOGIC;
  signal \^ros[10].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \ROs[10].count\(0) <= \^ros[10].count\(0);
\Q_i_1__328\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[10].count\(0),
      O => \Q_i_1__328_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_0(0),
      CE => '1',
      CLR => Q_reg_1,
      D => \Q_i_1__328_n_0\,
      Q => \^ros[10].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_524 is
  port (
    \ROs[0].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    Q_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_524 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_524;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_524 is
  signal \^ros[0].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal p_0_in : STD_LOGIC;
begin
  \ROs[0].count\(0) <= \^ros[0].count\(0);
Q_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[0].count\(0),
      O => p_0_in
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_0,
      CE => '1',
      CLR => Q_reg_1,
      D => p_0_in,
      Q => \^ros[0].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_525 is
  port (
    \ROs[0].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_525 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_525;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_525 is
  signal \Q_i_1__9_n_0\ : STD_LOGIC;
  signal \^ros[0].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \ROs[0].count\(0) <= \^ros[0].count\(0);
\Q_i_1__9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[0].count\(0),
      O => \Q_i_1__9_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_0(0),
      CE => '1',
      CLR => Q_reg_1,
      D => \Q_i_1__9_n_0\,
      Q => \^ros[0].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_526 is
  port (
    \ROs[0].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_526 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_526;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_526 is
  signal \Q_i_1__10_n_0\ : STD_LOGIC;
  signal \^ros[0].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \ROs[0].count\(0) <= \^ros[0].count\(0);
\Q_i_1__10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[0].count\(0),
      O => \Q_i_1__10_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_0(0),
      CE => '1',
      CLR => Q_reg_1,
      D => \Q_i_1__10_n_0\,
      Q => \^ros[0].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_527 is
  port (
    \ROs[0].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_527 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_527;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_527 is
  signal \Q_i_1__11_n_0\ : STD_LOGIC;
  signal \^ros[0].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \ROs[0].count\(0) <= \^ros[0].count\(0);
\Q_i_1__11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[0].count\(0),
      O => \Q_i_1__11_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_0(0),
      CE => '1',
      CLR => Q_reg_1,
      D => \Q_i_1__11_n_0\,
      Q => \^ros[0].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_528 is
  port (
    \ROs[0].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_528 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_528;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_528 is
  signal \Q_i_1__12_n_0\ : STD_LOGIC;
  signal \^ros[0].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \ROs[0].count\(0) <= \^ros[0].count\(0);
\Q_i_1__12\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[0].count\(0),
      O => \Q_i_1__12_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_0(0),
      CE => '1',
      CLR => Q_reg_1,
      D => \Q_i_1__12_n_0\,
      Q => \^ros[0].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_529 is
  port (
    \ROs[0].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_529 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_529;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_529 is
  signal \Q_i_1__13_n_0\ : STD_LOGIC;
  signal \^ros[0].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \ROs[0].count\(0) <= \^ros[0].count\(0);
\Q_i_1__13\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[0].count\(0),
      O => \Q_i_1__13_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_0(0),
      CE => '1',
      CLR => Q_reg_1,
      D => \Q_i_1__13_n_0\,
      Q => \^ros[0].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_53 is
  port (
    \ROs[8].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_53 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_53;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_53 is
  signal \Q_i_1__269_n_0\ : STD_LOGIC;
  signal \^ros[8].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \ROs[8].count\(0) <= \^ros[8].count\(0);
\Q_i_1__269\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[8].count\(0),
      O => \Q_i_1__269_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_0(0),
      CE => '1',
      CLR => Q_reg_1,
      D => \Q_i_1__269_n_0\,
      Q => \^ros[8].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_530 is
  port (
    \ROs[0].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_530 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_530;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_530 is
  signal \Q_i_1__14_n_0\ : STD_LOGIC;
  signal \^ros[0].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \ROs[0].count\(0) <= \^ros[0].count\(0);
\Q_i_1__14\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[0].count\(0),
      O => \Q_i_1__14_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_0(0),
      CE => '1',
      CLR => Q_reg_1,
      D => \Q_i_1__14_n_0\,
      Q => \^ros[0].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_531 is
  port (
    \ROs[0].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_531 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_531;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_531 is
  signal \Q_i_1__15_n_0\ : STD_LOGIC;
  signal \^ros[0].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \ROs[0].count\(0) <= \^ros[0].count\(0);
\Q_i_1__15\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[0].count\(0),
      O => \Q_i_1__15_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_0(0),
      CE => '1',
      CLR => Q_reg_1,
      D => \Q_i_1__15_n_0\,
      Q => \^ros[0].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_532 is
  port (
    \ROs[0].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_532 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_532;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_532 is
  signal \Q_i_1__16_n_0\ : STD_LOGIC;
  signal \^ros[0].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \ROs[0].count\(0) <= \^ros[0].count\(0);
\Q_i_1__16\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[0].count\(0),
      O => \Q_i_1__16_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_0(0),
      CE => '1',
      CLR => Q_reg_1,
      D => \Q_i_1__16_n_0\,
      Q => \^ros[0].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_533 is
  port (
    \ROs[0].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_533 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_533;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_533 is
  signal \Q_i_1__17_n_0\ : STD_LOGIC;
  signal \^ros[0].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \ROs[0].count\(0) <= \^ros[0].count\(0);
\Q_i_1__17\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[0].count\(0),
      O => \Q_i_1__17_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_0(0),
      CE => '1',
      CLR => Q_reg_1,
      D => \Q_i_1__17_n_0\,
      Q => \^ros[0].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_534 is
  port (
    \ROs[0].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_534 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_534;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_534 is
  signal \Q_i_1__18_n_0\ : STD_LOGIC;
  signal \^ros[0].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \ROs[0].count\(0) <= \^ros[0].count\(0);
\Q_i_1__18\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[0].count\(0),
      O => \Q_i_1__18_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_0(0),
      CE => '1',
      CLR => Q_reg_1,
      D => \Q_i_1__18_n_0\,
      Q => \^ros[0].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_535 is
  port (
    \ROs[0].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_535 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_535;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_535 is
  signal \Q_i_1__0_n_0\ : STD_LOGIC;
  signal \^ros[0].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \ROs[0].count\(0) <= \^ros[0].count\(0);
\Q_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[0].count\(0),
      O => \Q_i_1__0_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_0(0),
      CE => '1',
      CLR => Q_reg_1,
      D => \Q_i_1__0_n_0\,
      Q => \^ros[0].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_536 is
  port (
    \ROs[0].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_536 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_536;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_536 is
  signal \Q_i_1__19_n_0\ : STD_LOGIC;
  signal \^ros[0].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \ROs[0].count\(0) <= \^ros[0].count\(0);
\Q_i_1__19\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[0].count\(0),
      O => \Q_i_1__19_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_0(0),
      CE => '1',
      CLR => Q_reg_1,
      D => \Q_i_1__19_n_0\,
      Q => \^ros[0].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_537 is
  port (
    \ROs[0].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_537 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_537;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_537 is
  signal \Q_i_1__20_n_0\ : STD_LOGIC;
  signal \^ros[0].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \ROs[0].count\(0) <= \^ros[0].count\(0);
\Q_i_1__20\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[0].count\(0),
      O => \Q_i_1__20_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_0(0),
      CE => '1',
      CLR => Q_reg_1,
      D => \Q_i_1__20_n_0\,
      Q => \^ros[0].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_538 is
  port (
    \ROs[0].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_538 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_538;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_538 is
  signal \Q_i_1__21_n_0\ : STD_LOGIC;
  signal \^ros[0].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \ROs[0].count\(0) <= \^ros[0].count\(0);
\Q_i_1__21\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[0].count\(0),
      O => \Q_i_1__21_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_0(0),
      CE => '1',
      CLR => Q_reg_1,
      D => \Q_i_1__21_n_0\,
      Q => \^ros[0].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_539 is
  port (
    \ROs[0].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_539 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_539;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_539 is
  signal \Q_i_1__22_n_0\ : STD_LOGIC;
  signal \^ros[0].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \ROs[0].count\(0) <= \^ros[0].count\(0);
\Q_i_1__22\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[0].count\(0),
      O => \Q_i_1__22_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_0(0),
      CE => '1',
      CLR => Q_reg_1,
      D => \Q_i_1__22_n_0\,
      Q => \^ros[0].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_54 is
  port (
    \ROs[8].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_54 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_54;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_54 is
  signal \Q_i_1__270_n_0\ : STD_LOGIC;
  signal \^ros[8].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \ROs[8].count\(0) <= \^ros[8].count\(0);
\Q_i_1__270\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[8].count\(0),
      O => \Q_i_1__270_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_0(0),
      CE => '1',
      CLR => Q_reg_1,
      D => \Q_i_1__270_n_0\,
      Q => \^ros[8].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_540 is
  port (
    \ROs[0].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_540 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_540;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_540 is
  signal \Q_i_1__23_n_0\ : STD_LOGIC;
  signal \^ros[0].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \ROs[0].count\(0) <= \^ros[0].count\(0);
\Q_i_1__23\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[0].count\(0),
      O => \Q_i_1__23_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_0(0),
      CE => '1',
      CLR => Q_reg_1,
      D => \Q_i_1__23_n_0\,
      Q => \^ros[0].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_541 is
  port (
    \ROs[0].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_541 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_541;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_541 is
  signal \Q_i_1__24_n_0\ : STD_LOGIC;
  signal \^ros[0].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \ROs[0].count\(0) <= \^ros[0].count\(0);
\Q_i_1__24\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[0].count\(0),
      O => \Q_i_1__24_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_0(0),
      CE => '1',
      CLR => Q_reg_1,
      D => \Q_i_1__24_n_0\,
      Q => \^ros[0].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_542 is
  port (
    \ROs[0].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_542 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_542;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_542 is
  signal \Q_i_1__25_n_0\ : STD_LOGIC;
  signal \^ros[0].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \ROs[0].count\(0) <= \^ros[0].count\(0);
\Q_i_1__25\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[0].count\(0),
      O => \Q_i_1__25_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_0(0),
      CE => '1',
      CLR => Q_reg_1,
      D => \Q_i_1__25_n_0\,
      Q => \^ros[0].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_543 is
  port (
    \ROs[0].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_543 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_543;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_543 is
  signal \Q_i_1__26_n_0\ : STD_LOGIC;
  signal \^ros[0].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \ROs[0].count\(0) <= \^ros[0].count\(0);
\Q_i_1__26\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[0].count\(0),
      O => \Q_i_1__26_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_0(0),
      CE => '1',
      CLR => Q_reg_1,
      D => \Q_i_1__26_n_0\,
      Q => \^ros[0].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_544 is
  port (
    \ROs[0].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_544 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_544;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_544 is
  signal \Q_i_1__27_n_0\ : STD_LOGIC;
  signal \^ros[0].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \ROs[0].count\(0) <= \^ros[0].count\(0);
\Q_i_1__27\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[0].count\(0),
      O => \Q_i_1__27_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_0(0),
      CE => '1',
      CLR => Q_reg_1,
      D => \Q_i_1__27_n_0\,
      Q => \^ros[0].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_545 is
  port (
    \ROs[0].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_545 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_545;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_545 is
  signal \Q_i_1__28_n_0\ : STD_LOGIC;
  signal \^ros[0].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \ROs[0].count\(0) <= \^ros[0].count\(0);
\Q_i_1__28\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[0].count\(0),
      O => \Q_i_1__28_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_0(0),
      CE => '1',
      CLR => Q_reg_1,
      D => \Q_i_1__28_n_0\,
      Q => \^ros[0].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_546 is
  port (
    \ROs[0].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_546 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_546;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_546 is
  signal \Q_i_1__1_n_0\ : STD_LOGIC;
  signal \^ros[0].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \ROs[0].count\(0) <= \^ros[0].count\(0);
\Q_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[0].count\(0),
      O => \Q_i_1__1_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_0(0),
      CE => '1',
      CLR => Q_reg_1,
      D => \Q_i_1__1_n_0\,
      Q => \^ros[0].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_547 is
  port (
    \ROs[0].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_547 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_547;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_547 is
  signal \Q_i_1__29_n_0\ : STD_LOGIC;
  signal \^ros[0].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \ROs[0].count\(0) <= \^ros[0].count\(0);
\Q_i_1__29\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[0].count\(0),
      O => \Q_i_1__29_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_0(0),
      CE => '1',
      CLR => Q_reg_1,
      D => \Q_i_1__29_n_0\,
      Q => \^ros[0].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_548 is
  port (
    \ROs[0].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_548 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_548;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_548 is
  signal \Q_i_1__30_n_0\ : STD_LOGIC;
  signal \^ros[0].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \ROs[0].count\(0) <= \^ros[0].count\(0);
\Q_i_1__30\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[0].count\(0),
      O => \Q_i_1__30_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_0(0),
      CE => '1',
      CLR => Q_reg_1,
      D => \Q_i_1__30_n_0\,
      Q => \^ros[0].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_549 is
  port (
    \ROs[0].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_549 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_549;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_549 is
  signal \Q_i_1__2_n_0\ : STD_LOGIC;
  signal \^ros[0].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \ROs[0].count\(0) <= \^ros[0].count\(0);
\Q_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[0].count\(0),
      O => \Q_i_1__2_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_0(0),
      CE => '1',
      CLR => Q_reg_1,
      D => \Q_i_1__2_n_0\,
      Q => \^ros[0].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_55 is
  port (
    \ROs[8].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_55 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_55;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_55 is
  signal \Q_i_1__271_n_0\ : STD_LOGIC;
  signal \^ros[8].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \ROs[8].count\(0) <= \^ros[8].count\(0);
\Q_i_1__271\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[8].count\(0),
      O => \Q_i_1__271_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_0(0),
      CE => '1',
      CLR => Q_reg_1,
      D => \Q_i_1__271_n_0\,
      Q => \^ros[8].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_550 is
  port (
    \ROs[0].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_550 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_550;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_550 is
  signal \Q_i_1__3_n_0\ : STD_LOGIC;
  signal \^ros[0].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \ROs[0].count\(0) <= \^ros[0].count\(0);
\Q_i_1__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[0].count\(0),
      O => \Q_i_1__3_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_0(0),
      CE => '1',
      CLR => Q_reg_1,
      D => \Q_i_1__3_n_0\,
      Q => \^ros[0].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_551 is
  port (
    \ROs[0].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_551 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_551;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_551 is
  signal \Q_i_1__4_n_0\ : STD_LOGIC;
  signal \^ros[0].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \ROs[0].count\(0) <= \^ros[0].count\(0);
\Q_i_1__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[0].count\(0),
      O => \Q_i_1__4_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_0(0),
      CE => '1',
      CLR => Q_reg_1,
      D => \Q_i_1__4_n_0\,
      Q => \^ros[0].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_552 is
  port (
    \ROs[0].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_552 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_552;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_552 is
  signal \Q_i_1__5_n_0\ : STD_LOGIC;
  signal \^ros[0].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \ROs[0].count\(0) <= \^ros[0].count\(0);
\Q_i_1__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[0].count\(0),
      O => \Q_i_1__5_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_0(0),
      CE => '1',
      CLR => Q_reg_1,
      D => \Q_i_1__5_n_0\,
      Q => \^ros[0].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_553 is
  port (
    \ROs[0].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_553 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_553;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_553 is
  signal \Q_i_1__6_n_0\ : STD_LOGIC;
  signal \^ros[0].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \ROs[0].count\(0) <= \^ros[0].count\(0);
\Q_i_1__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[0].count\(0),
      O => \Q_i_1__6_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_0(0),
      CE => '1',
      CLR => Q_reg_1,
      D => \Q_i_1__6_n_0\,
      Q => \^ros[0].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_554 is
  port (
    \ROs[0].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_554 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_554;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_554 is
  signal \Q_i_1__7_n_0\ : STD_LOGIC;
  signal \^ros[0].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \ROs[0].count\(0) <= \^ros[0].count\(0);
\Q_i_1__7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[0].count\(0),
      O => \Q_i_1__7_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_0(0),
      CE => '1',
      CLR => Q_reg_1,
      D => \Q_i_1__7_n_0\,
      Q => \^ros[0].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_555 is
  port (
    \ROs[0].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_555 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_555;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_555 is
  signal \Q_i_1__8_n_0\ : STD_LOGIC;
  signal \^ros[0].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \ROs[0].count\(0) <= \^ros[0].count\(0);
\Q_i_1__8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[0].count\(0),
      O => \Q_i_1__8_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_0(0),
      CE => '1',
      CLR => Q_reg_1,
      D => \Q_i_1__8_n_0\,
      Q => \^ros[0].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_56 is
  port (
    \ROs[8].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_56 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_56;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_56 is
  signal \Q_i_1__272_n_0\ : STD_LOGIC;
  signal \^ros[8].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \ROs[8].count\(0) <= \^ros[8].count\(0);
\Q_i_1__272\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[8].count\(0),
      O => \Q_i_1__272_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_0(0),
      CE => '1',
      CLR => Q_reg_1,
      D => \Q_i_1__272_n_0\,
      Q => \^ros[8].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_57 is
  port (
    \ROs[8].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_57 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_57;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_57 is
  signal \Q_i_1__273_n_0\ : STD_LOGIC;
  signal \^ros[8].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \ROs[8].count\(0) <= \^ros[8].count\(0);
\Q_i_1__273\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[8].count\(0),
      O => \Q_i_1__273_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_0(0),
      CE => '1',
      CLR => Q_reg_1,
      D => \Q_i_1__273_n_0\,
      Q => \^ros[8].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_58 is
  port (
    \ROs[8].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_58 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_58;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_58 is
  signal \Q_i_1__274_n_0\ : STD_LOGIC;
  signal \^ros[8].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \ROs[8].count\(0) <= \^ros[8].count\(0);
\Q_i_1__274\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[8].count\(0),
      O => \Q_i_1__274_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_0(0),
      CE => '1',
      CLR => Q_reg_1,
      D => \Q_i_1__274_n_0\,
      Q => \^ros[8].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_59 is
  port (
    \ROs[8].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_59 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_59;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_59 is
  signal \Q_i_1__256_n_0\ : STD_LOGIC;
  signal \^ros[8].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \ROs[8].count\(0) <= \^ros[8].count\(0);
\Q_i_1__256\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[8].count\(0),
      O => \Q_i_1__256_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_0(0),
      CE => '1',
      CLR => Q_reg_1,
      D => \Q_i_1__256_n_0\,
      Q => \^ros[8].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_60 is
  port (
    \ROs[8].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_60 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_60;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_60 is
  signal \Q_i_1__275_n_0\ : STD_LOGIC;
  signal \^ros[8].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \ROs[8].count\(0) <= \^ros[8].count\(0);
\Q_i_1__275\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[8].count\(0),
      O => \Q_i_1__275_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_0(0),
      CE => '1',
      CLR => Q_reg_1,
      D => \Q_i_1__275_n_0\,
      Q => \^ros[8].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_61 is
  port (
    \ROs[8].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_61 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_61;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_61 is
  signal \Q_i_1__276_n_0\ : STD_LOGIC;
  signal \^ros[8].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \ROs[8].count\(0) <= \^ros[8].count\(0);
\Q_i_1__276\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[8].count\(0),
      O => \Q_i_1__276_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_0(0),
      CE => '1',
      CLR => Q_reg_1,
      D => \Q_i_1__276_n_0\,
      Q => \^ros[8].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_62 is
  port (
    \ROs[8].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_62 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_62;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_62 is
  signal \Q_i_1__277_n_0\ : STD_LOGIC;
  signal \^ros[8].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \ROs[8].count\(0) <= \^ros[8].count\(0);
\Q_i_1__277\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[8].count\(0),
      O => \Q_i_1__277_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_0(0),
      CE => '1',
      CLR => Q_reg_1,
      D => \Q_i_1__277_n_0\,
      Q => \^ros[8].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_63 is
  port (
    \ROs[8].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_63 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_63;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_63 is
  signal \Q_i_1__278_n_0\ : STD_LOGIC;
  signal \^ros[8].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \ROs[8].count\(0) <= \^ros[8].count\(0);
\Q_i_1__278\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[8].count\(0),
      O => \Q_i_1__278_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_0(0),
      CE => '1',
      CLR => Q_reg_1,
      D => \Q_i_1__278_n_0\,
      Q => \^ros[8].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_64 is
  port (
    \ROs[8].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_64 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_64;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_64 is
  signal \Q_i_1__279_n_0\ : STD_LOGIC;
  signal \^ros[8].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \ROs[8].count\(0) <= \^ros[8].count\(0);
\Q_i_1__279\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[8].count\(0),
      O => \Q_i_1__279_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_0(0),
      CE => '1',
      CLR => Q_reg_1,
      D => \Q_i_1__279_n_0\,
      Q => \^ros[8].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_65 is
  port (
    \ROs[8].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_65 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_65;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_65 is
  signal \Q_i_1__280_n_0\ : STD_LOGIC;
  signal \^ros[8].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \ROs[8].count\(0) <= \^ros[8].count\(0);
\Q_i_1__280\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[8].count\(0),
      O => \Q_i_1__280_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_0(0),
      CE => '1',
      CLR => Q_reg_1,
      D => \Q_i_1__280_n_0\,
      Q => \^ros[8].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_66 is
  port (
    \ROs[8].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_66 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_66;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_66 is
  signal \Q_i_1__281_n_0\ : STD_LOGIC;
  signal \^ros[8].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \ROs[8].count\(0) <= \^ros[8].count\(0);
\Q_i_1__281\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[8].count\(0),
      O => \Q_i_1__281_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_0(0),
      CE => '1',
      CLR => Q_reg_1,
      D => \Q_i_1__281_n_0\,
      Q => \^ros[8].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_67 is
  port (
    \ROs[8].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_67 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_67;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_67 is
  signal \Q_i_1__282_n_0\ : STD_LOGIC;
  signal \^ros[8].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \ROs[8].count\(0) <= \^ros[8].count\(0);
\Q_i_1__282\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[8].count\(0),
      O => \Q_i_1__282_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_0(0),
      CE => '1',
      CLR => Q_reg_1,
      D => \Q_i_1__282_n_0\,
      Q => \^ros[8].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_68 is
  port (
    \ROs[8].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_68 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_68;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_68 is
  signal \Q_i_1__283_n_0\ : STD_LOGIC;
  signal \^ros[8].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \ROs[8].count\(0) <= \^ros[8].count\(0);
\Q_i_1__283\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[8].count\(0),
      O => \Q_i_1__283_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_0(0),
      CE => '1',
      CLR => Q_reg_1,
      D => \Q_i_1__283_n_0\,
      Q => \^ros[8].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_69 is
  port (
    \ROs[8].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_69 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_69;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_69 is
  signal \Q_i_1__284_n_0\ : STD_LOGIC;
  signal \^ros[8].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \ROs[8].count\(0) <= \^ros[8].count\(0);
\Q_i_1__284\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[8].count\(0),
      O => \Q_i_1__284_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_0(0),
      CE => '1',
      CLR => Q_reg_1,
      D => \Q_i_1__284_n_0\,
      Q => \^ros[8].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_70 is
  port (
    \ROs[8].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_70 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_70;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_70 is
  signal \Q_i_1__257_n_0\ : STD_LOGIC;
  signal \^ros[8].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \ROs[8].count\(0) <= \^ros[8].count\(0);
\Q_i_1__257\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[8].count\(0),
      O => \Q_i_1__257_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_0(0),
      CE => '1',
      CLR => Q_reg_1,
      D => \Q_i_1__257_n_0\,
      Q => \^ros[8].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_71 is
  port (
    \ROs[8].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_71 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_71;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_71 is
  signal \Q_i_1__285_n_0\ : STD_LOGIC;
  signal \^ros[8].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \ROs[8].count\(0) <= \^ros[8].count\(0);
\Q_i_1__285\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[8].count\(0),
      O => \Q_i_1__285_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_0(0),
      CE => '1',
      CLR => Q_reg_1,
      D => \Q_i_1__285_n_0\,
      Q => \^ros[8].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_72 is
  port (
    \ROs[8].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_72 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_72;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_72 is
  signal \Q_i_1__286_n_0\ : STD_LOGIC;
  signal \^ros[8].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \ROs[8].count\(0) <= \^ros[8].count\(0);
\Q_i_1__286\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[8].count\(0),
      O => \Q_i_1__286_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_0(0),
      CE => '1',
      CLR => Q_reg_1,
      D => \Q_i_1__286_n_0\,
      Q => \^ros[8].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_73 is
  port (
    \ROs[8].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_73 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_73;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_73 is
  signal \Q_i_1__258_n_0\ : STD_LOGIC;
  signal \^ros[8].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \ROs[8].count\(0) <= \^ros[8].count\(0);
\Q_i_1__258\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[8].count\(0),
      O => \Q_i_1__258_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_0(0),
      CE => '1',
      CLR => Q_reg_1,
      D => \Q_i_1__258_n_0\,
      Q => \^ros[8].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_74 is
  port (
    \ROs[8].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_74 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_74;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_74 is
  signal \Q_i_1__259_n_0\ : STD_LOGIC;
  signal \^ros[8].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \ROs[8].count\(0) <= \^ros[8].count\(0);
\Q_i_1__259\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[8].count\(0),
      O => \Q_i_1__259_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_0(0),
      CE => '1',
      CLR => Q_reg_1,
      D => \Q_i_1__259_n_0\,
      Q => \^ros[8].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_75 is
  port (
    \ROs[8].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_75 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_75;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_75 is
  signal \Q_i_1__260_n_0\ : STD_LOGIC;
  signal \^ros[8].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \ROs[8].count\(0) <= \^ros[8].count\(0);
\Q_i_1__260\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[8].count\(0),
      O => \Q_i_1__260_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_0(0),
      CE => '1',
      CLR => Q_reg_1,
      D => \Q_i_1__260_n_0\,
      Q => \^ros[8].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_76 is
  port (
    \ROs[8].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_76 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_76;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_76 is
  signal \Q_i_1__261_n_0\ : STD_LOGIC;
  signal \^ros[8].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \ROs[8].count\(0) <= \^ros[8].count\(0);
\Q_i_1__261\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[8].count\(0),
      O => \Q_i_1__261_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_0(0),
      CE => '1',
      CLR => Q_reg_1,
      D => \Q_i_1__261_n_0\,
      Q => \^ros[8].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_77 is
  port (
    \ROs[8].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_77 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_77;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_77 is
  signal \Q_i_1__262_n_0\ : STD_LOGIC;
  signal \^ros[8].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \ROs[8].count\(0) <= \^ros[8].count\(0);
\Q_i_1__262\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[8].count\(0),
      O => \Q_i_1__262_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_0(0),
      CE => '1',
      CLR => Q_reg_1,
      D => \Q_i_1__262_n_0\,
      Q => \^ros[8].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_78 is
  port (
    \ROs[8].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_78 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_78;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_78 is
  signal \Q_i_1__263_n_0\ : STD_LOGIC;
  signal \^ros[8].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \ROs[8].count\(0) <= \^ros[8].count\(0);
\Q_i_1__263\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[8].count\(0),
      O => \Q_i_1__263_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_0(0),
      CE => '1',
      CLR => Q_reg_1,
      D => \Q_i_1__263_n_0\,
      Q => \^ros[8].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_79 is
  port (
    \ROs[8].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_79 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_79;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_79 is
  signal \Q_i_1__264_n_0\ : STD_LOGIC;
  signal \^ros[8].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \ROs[8].count\(0) <= \^ros[8].count\(0);
\Q_i_1__264\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[8].count\(0),
      O => \Q_i_1__264_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_0(0),
      CE => '1',
      CLR => Q_reg_1,
      D => \Q_i_1__264_n_0\,
      Q => \^ros[8].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_82 is
  port (
    \ROs[7].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_2 : in STD_LOGIC;
    Q_reg_3 : in STD_LOGIC;
    \ROs[5].count\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ROs[6].count\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_82 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_82;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_82 is
  signal \^ros[7].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal p_0_in : STD_LOGIC;
  attribute HLUTNM : string;
  attribute HLUTNM of \L4_sum0__196_carry_i_3\ : label is "lutpair62";
  attribute HLUTNM of \L4_sum0__196_carry_i_7\ : label is "lutpair62";
begin
  \ROs[7].count\(0) <= \^ros[7].count\(0);
\L4_sum0__196_carry_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \^ros[7].count\(0),
      I1 => \ROs[5].count\(0),
      I2 => \ROs[6].count\(0),
      O => Q_reg_0(0)
    );
\L4_sum0__196_carry_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^ros[7].count\(0),
      I1 => \ROs[5].count\(0),
      I2 => \ROs[6].count\(0),
      O => Q_reg_1(0)
    );
\Q_i_1__223\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[7].count\(0),
      O => p_0_in
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_2,
      CE => '1',
      CLR => Q_reg_3,
      D => p_0_in,
      Q => \^ros[7].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_83 is
  port (
    \ROs[7].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_3 : in STD_LOGIC;
    \ROs[5].count\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ROs[6].count\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \L4_sum0__196_carry__1\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_83 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_83;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_83 is
  signal \Q_i_1__233_n_0\ : STD_LOGIC;
  signal \^ros[7].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute HLUTNM : string;
  attribute HLUTNM of \L4_sum0__196_carry__1_i_1\ : label is "lutpair72";
  attribute HLUTNM of \L4_sum0__196_carry__1_i_6\ : label is "lutpair72";
begin
  \ROs[7].count\(0) <= \^ros[7].count\(0);
\L4_sum0__196_carry__1_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \^ros[7].count\(0),
      I1 => \ROs[5].count\(0),
      I2 => \ROs[6].count\(0),
      O => Q_reg_0(0)
    );
\L4_sum0__196_carry__1_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^ros[7].count\(0),
      I1 => \ROs[5].count\(0),
      I2 => \ROs[6].count\(0),
      I3 => \L4_sum0__196_carry__1\(0),
      O => Q_reg_1(0)
    );
\Q_i_1__233\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[7].count\(0),
      O => \Q_i_1__233_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_2(0),
      CE => '1',
      CLR => Q_reg_3,
      D => \Q_i_1__233_n_0\,
      Q => \^ros[7].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_84 is
  port (
    \ROs[7].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_3 : in STD_LOGIC;
    \ROs[5].count\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ROs[6].count\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \L4_sum0__196_carry__1\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_84 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_84;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_84 is
  signal \Q_i_1__234_n_0\ : STD_LOGIC;
  signal \^ros[7].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute HLUTNM : string;
  attribute HLUTNM of \L4_sum0__196_carry__1_i_5\ : label is "lutpair73";
  attribute HLUTNM of \L4_sum0__196_carry__2_i_4\ : label is "lutpair73";
begin
  \ROs[7].count\(0) <= \^ros[7].count\(0);
\L4_sum0__196_carry__1_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^ros[7].count\(0),
      I1 => \ROs[5].count\(0),
      I2 => \ROs[6].count\(0),
      I3 => \L4_sum0__196_carry__1\(0),
      O => Q_reg_1(0)
    );
\L4_sum0__196_carry__2_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \^ros[7].count\(0),
      I1 => \ROs[5].count\(0),
      I2 => \ROs[6].count\(0),
      O => Q_reg_0(0)
    );
\Q_i_1__234\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[7].count\(0),
      O => \Q_i_1__234_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_2(0),
      CE => '1',
      CLR => Q_reg_3,
      D => \Q_i_1__234_n_0\,
      Q => \^ros[7].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_85 is
  port (
    \ROs[7].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_3 : in STD_LOGIC;
    \ROs[5].count\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ROs[6].count\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \L4_sum0__196_carry__2\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_85 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_85;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_85 is
  signal \Q_i_1__235_n_0\ : STD_LOGIC;
  signal \^ros[7].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute HLUTNM : string;
  attribute HLUTNM of \L4_sum0__196_carry__2_i_3\ : label is "lutpair74";
  attribute HLUTNM of \L4_sum0__196_carry__2_i_8\ : label is "lutpair74";
begin
  \ROs[7].count\(0) <= \^ros[7].count\(0);
\L4_sum0__196_carry__2_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \^ros[7].count\(0),
      I1 => \ROs[5].count\(0),
      I2 => \ROs[6].count\(0),
      O => Q_reg_0(0)
    );
\L4_sum0__196_carry__2_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^ros[7].count\(0),
      I1 => \ROs[5].count\(0),
      I2 => \ROs[6].count\(0),
      I3 => \L4_sum0__196_carry__2\(0),
      O => Q_reg_1(0)
    );
\Q_i_1__235\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[7].count\(0),
      O => \Q_i_1__235_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_2(0),
      CE => '1',
      CLR => Q_reg_3,
      D => \Q_i_1__235_n_0\,
      Q => \^ros[7].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_86 is
  port (
    \ROs[7].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_3 : in STD_LOGIC;
    \ROs[5].count\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ROs[6].count\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \L4_sum0__196_carry__2\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_86 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_86;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_86 is
  signal \Q_i_1__236_n_0\ : STD_LOGIC;
  signal \^ros[7].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute HLUTNM : string;
  attribute HLUTNM of \L4_sum0__196_carry__2_i_2\ : label is "lutpair75";
  attribute HLUTNM of \L4_sum0__196_carry__2_i_7\ : label is "lutpair75";
begin
  \ROs[7].count\(0) <= \^ros[7].count\(0);
\L4_sum0__196_carry__2_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \^ros[7].count\(0),
      I1 => \ROs[5].count\(0),
      I2 => \ROs[6].count\(0),
      O => Q_reg_0(0)
    );
\L4_sum0__196_carry__2_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^ros[7].count\(0),
      I1 => \ROs[5].count\(0),
      I2 => \ROs[6].count\(0),
      I3 => \L4_sum0__196_carry__2\(0),
      O => Q_reg_1(0)
    );
\Q_i_1__236\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[7].count\(0),
      O => \Q_i_1__236_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_2(0),
      CE => '1',
      CLR => Q_reg_3,
      D => \Q_i_1__236_n_0\,
      Q => \^ros[7].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_87 is
  port (
    \ROs[7].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_3 : in STD_LOGIC;
    \ROs[5].count\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ROs[6].count\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \L4_sum0__196_carry__2\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_87 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_87;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_87 is
  signal \Q_i_1__237_n_0\ : STD_LOGIC;
  signal \^ros[7].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute HLUTNM : string;
  attribute HLUTNM of \L4_sum0__196_carry__2_i_1\ : label is "lutpair76";
  attribute HLUTNM of \L4_sum0__196_carry__2_i_6\ : label is "lutpair76";
begin
  \ROs[7].count\(0) <= \^ros[7].count\(0);
\L4_sum0__196_carry__2_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \^ros[7].count\(0),
      I1 => \ROs[5].count\(0),
      I2 => \ROs[6].count\(0),
      O => Q_reg_0(0)
    );
\L4_sum0__196_carry__2_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^ros[7].count\(0),
      I1 => \ROs[5].count\(0),
      I2 => \ROs[6].count\(0),
      I3 => \L4_sum0__196_carry__2\(0),
      O => Q_reg_1(0)
    );
\Q_i_1__237\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[7].count\(0),
      O => \Q_i_1__237_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_2(0),
      CE => '1',
      CLR => Q_reg_3,
      D => \Q_i_1__237_n_0\,
      Q => \^ros[7].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_88 is
  port (
    \ROs[7].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_3 : in STD_LOGIC;
    \ROs[5].count\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ROs[6].count\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \L4_sum0__196_carry__2\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_88 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_88;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_88 is
  signal \Q_i_1__238_n_0\ : STD_LOGIC;
  signal \^ros[7].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute HLUTNM : string;
  attribute HLUTNM of \L4_sum0__196_carry__2_i_5\ : label is "lutpair77";
  attribute HLUTNM of \L4_sum0__196_carry__3_i_4\ : label is "lutpair77";
begin
  \ROs[7].count\(0) <= \^ros[7].count\(0);
\L4_sum0__196_carry__2_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^ros[7].count\(0),
      I1 => \ROs[5].count\(0),
      I2 => \ROs[6].count\(0),
      I3 => \L4_sum0__196_carry__2\(0),
      O => Q_reg_1(0)
    );
\L4_sum0__196_carry__3_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \^ros[7].count\(0),
      I1 => \ROs[5].count\(0),
      I2 => \ROs[6].count\(0),
      O => Q_reg_0(0)
    );
\Q_i_1__238\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[7].count\(0),
      O => \Q_i_1__238_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_2(0),
      CE => '1',
      CLR => Q_reg_3,
      D => \Q_i_1__238_n_0\,
      Q => \^ros[7].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_89 is
  port (
    \ROs[7].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_3 : in STD_LOGIC;
    \ROs[5].count\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ROs[6].count\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \L4_sum0__196_carry__3\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_89 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_89;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_89 is
  signal \Q_i_1__239_n_0\ : STD_LOGIC;
  signal \^ros[7].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute HLUTNM : string;
  attribute HLUTNM of \L4_sum0__196_carry__3_i_3\ : label is "lutpair78";
  attribute HLUTNM of \L4_sum0__196_carry__3_i_8\ : label is "lutpair78";
begin
  \ROs[7].count\(0) <= \^ros[7].count\(0);
\L4_sum0__196_carry__3_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \^ros[7].count\(0),
      I1 => \ROs[5].count\(0),
      I2 => \ROs[6].count\(0),
      O => Q_reg_0(0)
    );
\L4_sum0__196_carry__3_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^ros[7].count\(0),
      I1 => \ROs[5].count\(0),
      I2 => \ROs[6].count\(0),
      I3 => \L4_sum0__196_carry__3\(0),
      O => Q_reg_1(0)
    );
\Q_i_1__239\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[7].count\(0),
      O => \Q_i_1__239_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_2(0),
      CE => '1',
      CLR => Q_reg_3,
      D => \Q_i_1__239_n_0\,
      Q => \^ros[7].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_90 is
  port (
    \ROs[7].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_3 : in STD_LOGIC;
    \ROs[5].count\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ROs[6].count\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \L4_sum0__196_carry__3\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_90 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_90;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_90 is
  signal \Q_i_1__240_n_0\ : STD_LOGIC;
  signal \^ros[7].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute HLUTNM : string;
  attribute HLUTNM of \L4_sum0__196_carry__3_i_2\ : label is "lutpair79";
  attribute HLUTNM of \L4_sum0__196_carry__3_i_7\ : label is "lutpair79";
begin
  \ROs[7].count\(0) <= \^ros[7].count\(0);
\L4_sum0__196_carry__3_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \^ros[7].count\(0),
      I1 => \ROs[5].count\(0),
      I2 => \ROs[6].count\(0),
      O => Q_reg_0(0)
    );
\L4_sum0__196_carry__3_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^ros[7].count\(0),
      I1 => \ROs[5].count\(0),
      I2 => \ROs[6].count\(0),
      I3 => \L4_sum0__196_carry__3\(0),
      O => Q_reg_1(0)
    );
\Q_i_1__240\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[7].count\(0),
      O => \Q_i_1__240_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_2(0),
      CE => '1',
      CLR => Q_reg_3,
      D => \Q_i_1__240_n_0\,
      Q => \^ros[7].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_91 is
  port (
    \ROs[7].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_3 : in STD_LOGIC;
    \ROs[5].count\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ROs[6].count\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \L4_sum0__196_carry__3\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_91 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_91;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_91 is
  signal \Q_i_1__241_n_0\ : STD_LOGIC;
  signal \^ros[7].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute HLUTNM : string;
  attribute HLUTNM of \L4_sum0__196_carry__3_i_1\ : label is "lutpair80";
  attribute HLUTNM of \L4_sum0__196_carry__3_i_6\ : label is "lutpair80";
begin
  \ROs[7].count\(0) <= \^ros[7].count\(0);
\L4_sum0__196_carry__3_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \^ros[7].count\(0),
      I1 => \ROs[5].count\(0),
      I2 => \ROs[6].count\(0),
      O => Q_reg_0(0)
    );
\L4_sum0__196_carry__3_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^ros[7].count\(0),
      I1 => \ROs[5].count\(0),
      I2 => \ROs[6].count\(0),
      I3 => \L4_sum0__196_carry__3\(0),
      O => Q_reg_1(0)
    );
\Q_i_1__241\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[7].count\(0),
      O => \Q_i_1__241_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_2(0),
      CE => '1',
      CLR => Q_reg_3,
      D => \Q_i_1__241_n_0\,
      Q => \^ros[7].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_92 is
  port (
    \ROs[7].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_3 : in STD_LOGIC;
    \ROs[5].count\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ROs[6].count\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \L4_sum0__196_carry__3\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_92 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_92;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_92 is
  signal \Q_i_1__242_n_0\ : STD_LOGIC;
  signal \^ros[7].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute HLUTNM : string;
  attribute HLUTNM of \L4_sum0__196_carry__3_i_5\ : label is "lutpair81";
  attribute HLUTNM of \L4_sum0__196_carry__4_i_4\ : label is "lutpair81";
begin
  \ROs[7].count\(0) <= \^ros[7].count\(0);
\L4_sum0__196_carry__3_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^ros[7].count\(0),
      I1 => \ROs[5].count\(0),
      I2 => \ROs[6].count\(0),
      I3 => \L4_sum0__196_carry__3\(0),
      O => Q_reg_1(0)
    );
\L4_sum0__196_carry__4_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \^ros[7].count\(0),
      I1 => \ROs[5].count\(0),
      I2 => \ROs[6].count\(0),
      O => Q_reg_0(0)
    );
\Q_i_1__242\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[7].count\(0),
      O => \Q_i_1__242_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_2(0),
      CE => '1',
      CLR => Q_reg_3,
      D => \Q_i_1__242_n_0\,
      Q => \^ros[7].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_93 is
  port (
    \ROs[7].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_3 : in STD_LOGIC;
    \ROs[5].count\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ROs[6].count\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \L4_sum0__196_carry\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_93 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_93;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_93 is
  signal \Q_i_1__224_n_0\ : STD_LOGIC;
  signal \^ros[7].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute HLUTNM : string;
  attribute HLUTNM of \L4_sum0__196_carry_i_2\ : label is "lutpair63";
  attribute HLUTNM of \L4_sum0__196_carry_i_6\ : label is "lutpair63";
begin
  \ROs[7].count\(0) <= \^ros[7].count\(0);
\L4_sum0__196_carry_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \^ros[7].count\(0),
      I1 => \ROs[5].count\(0),
      I2 => \ROs[6].count\(0),
      O => Q_reg_0(0)
    );
\L4_sum0__196_carry_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^ros[7].count\(0),
      I1 => \ROs[5].count\(0),
      I2 => \ROs[6].count\(0),
      I3 => \L4_sum0__196_carry\(0),
      O => Q_reg_1(0)
    );
\Q_i_1__224\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[7].count\(0),
      O => \Q_i_1__224_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_2(0),
      CE => '1',
      CLR => Q_reg_3,
      D => \Q_i_1__224_n_0\,
      Q => \^ros[7].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_94 is
  port (
    \ROs[7].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_3 : in STD_LOGIC;
    \ROs[5].count\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ROs[6].count\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \L4_sum0__196_carry__4\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_94 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_94;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_94 is
  signal \Q_i_1__243_n_0\ : STD_LOGIC;
  signal \^ros[7].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute HLUTNM : string;
  attribute HLUTNM of \L4_sum0__196_carry__4_i_3\ : label is "lutpair82";
  attribute HLUTNM of \L4_sum0__196_carry__4_i_8\ : label is "lutpair82";
begin
  \ROs[7].count\(0) <= \^ros[7].count\(0);
\L4_sum0__196_carry__4_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \^ros[7].count\(0),
      I1 => \ROs[5].count\(0),
      I2 => \ROs[6].count\(0),
      O => Q_reg_0(0)
    );
\L4_sum0__196_carry__4_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^ros[7].count\(0),
      I1 => \ROs[5].count\(0),
      I2 => \ROs[6].count\(0),
      I3 => \L4_sum0__196_carry__4\(0),
      O => Q_reg_1(0)
    );
\Q_i_1__243\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[7].count\(0),
      O => \Q_i_1__243_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_2(0),
      CE => '1',
      CLR => Q_reg_3,
      D => \Q_i_1__243_n_0\,
      Q => \^ros[7].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_95 is
  port (
    \ROs[7].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_3 : in STD_LOGIC;
    \ROs[5].count\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ROs[6].count\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \L4_sum0__196_carry__4\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_95 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_95;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_95 is
  signal \Q_i_1__244_n_0\ : STD_LOGIC;
  signal \^ros[7].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute HLUTNM : string;
  attribute HLUTNM of \L4_sum0__196_carry__4_i_2\ : label is "lutpair83";
  attribute HLUTNM of \L4_sum0__196_carry__4_i_7\ : label is "lutpair83";
begin
  \ROs[7].count\(0) <= \^ros[7].count\(0);
\L4_sum0__196_carry__4_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \^ros[7].count\(0),
      I1 => \ROs[5].count\(0),
      I2 => \ROs[6].count\(0),
      O => Q_reg_0(0)
    );
\L4_sum0__196_carry__4_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^ros[7].count\(0),
      I1 => \ROs[5].count\(0),
      I2 => \ROs[6].count\(0),
      I3 => \L4_sum0__196_carry__4\(0),
      O => Q_reg_1(0)
    );
\Q_i_1__244\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[7].count\(0),
      O => \Q_i_1__244_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_2(0),
      CE => '1',
      CLR => Q_reg_3,
      D => \Q_i_1__244_n_0\,
      Q => \^ros[7].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_96 is
  port (
    \ROs[7].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_3 : in STD_LOGIC;
    \ROs[5].count\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ROs[6].count\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \L4_sum0__196_carry__4\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_96 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_96;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_96 is
  signal \Q_i_1__245_n_0\ : STD_LOGIC;
  signal \^ros[7].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute HLUTNM : string;
  attribute HLUTNM of \L4_sum0__196_carry__4_i_1\ : label is "lutpair84";
  attribute HLUTNM of \L4_sum0__196_carry__4_i_6\ : label is "lutpair84";
begin
  \ROs[7].count\(0) <= \^ros[7].count\(0);
\L4_sum0__196_carry__4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \^ros[7].count\(0),
      I1 => \ROs[5].count\(0),
      I2 => \ROs[6].count\(0),
      O => Q_reg_0(0)
    );
\L4_sum0__196_carry__4_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^ros[7].count\(0),
      I1 => \ROs[5].count\(0),
      I2 => \ROs[6].count\(0),
      I3 => \L4_sum0__196_carry__4\(0),
      O => Q_reg_1(0)
    );
\Q_i_1__245\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[7].count\(0),
      O => \Q_i_1__245_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_2(0),
      CE => '1',
      CLR => Q_reg_3,
      D => \Q_i_1__245_n_0\,
      Q => \^ros[7].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_97 is
  port (
    \ROs[7].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_3 : in STD_LOGIC;
    \ROs[5].count\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ROs[6].count\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \L4_sum0__196_carry__4\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_97 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_97;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_97 is
  signal \Q_i_1__246_n_0\ : STD_LOGIC;
  signal \^ros[7].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute HLUTNM : string;
  attribute HLUTNM of \L4_sum0__196_carry__4_i_5\ : label is "lutpair85";
  attribute HLUTNM of \L4_sum0__196_carry__5_i_4\ : label is "lutpair85";
begin
  \ROs[7].count\(0) <= \^ros[7].count\(0);
\L4_sum0__196_carry__4_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^ros[7].count\(0),
      I1 => \ROs[5].count\(0),
      I2 => \ROs[6].count\(0),
      I3 => \L4_sum0__196_carry__4\(0),
      O => Q_reg_1(0)
    );
\L4_sum0__196_carry__5_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \^ros[7].count\(0),
      I1 => \ROs[5].count\(0),
      I2 => \ROs[6].count\(0),
      O => Q_reg_0(0)
    );
\Q_i_1__246\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[7].count\(0),
      O => \Q_i_1__246_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_2(0),
      CE => '1',
      CLR => Q_reg_3,
      D => \Q_i_1__246_n_0\,
      Q => \^ros[7].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_98 is
  port (
    \ROs[7].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_3 : in STD_LOGIC;
    \ROs[5].count\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ROs[6].count\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \L4_sum0__196_carry__5\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_98 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_98;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_98 is
  signal \Q_i_1__247_n_0\ : STD_LOGIC;
  signal \^ros[7].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute HLUTNM : string;
  attribute HLUTNM of \L4_sum0__196_carry__5_i_3\ : label is "lutpair86";
  attribute HLUTNM of \L4_sum0__196_carry__5_i_8\ : label is "lutpair86";
begin
  \ROs[7].count\(0) <= \^ros[7].count\(0);
\L4_sum0__196_carry__5_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \^ros[7].count\(0),
      I1 => \ROs[5].count\(0),
      I2 => \ROs[6].count\(0),
      O => Q_reg_0(0)
    );
\L4_sum0__196_carry__5_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^ros[7].count\(0),
      I1 => \ROs[5].count\(0),
      I2 => \ROs[6].count\(0),
      I3 => \L4_sum0__196_carry__5\(0),
      O => Q_reg_1(0)
    );
\Q_i_1__247\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[7].count\(0),
      O => \Q_i_1__247_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_2(0),
      CE => '1',
      CLR => Q_reg_3,
      D => \Q_i_1__247_n_0\,
      Q => \^ros[7].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_99 is
  port (
    \ROs[7].count\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_3 : in STD_LOGIC;
    \ROs[5].count\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ROs[6].count\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \L4_sum0__196_carry__5\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_99 : entity is "TFF";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_99;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_99 is
  signal \Q_i_1__248_n_0\ : STD_LOGIC;
  signal \^ros[7].count\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute HLUTNM : string;
  attribute HLUTNM of \L4_sum0__196_carry__5_i_2\ : label is "lutpair87";
  attribute HLUTNM of \L4_sum0__196_carry__5_i_7\ : label is "lutpair87";
begin
  \ROs[7].count\(0) <= \^ros[7].count\(0);
\L4_sum0__196_carry__5_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \^ros[7].count\(0),
      I1 => \ROs[5].count\(0),
      I2 => \ROs[6].count\(0),
      O => Q_reg_0(0)
    );
\L4_sum0__196_carry__5_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^ros[7].count\(0),
      I1 => \ROs[5].count\(0),
      I2 => \ROs[6].count\(0),
      I3 => \L4_sum0__196_carry__5\(0),
      O => Q_reg_1(0)
    );
\Q_i_1__248\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ros[7].count\(0),
      O => \Q_i_1__248_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => Q_reg_2(0),
      CE => '1',
      CLR => Q_reg_3,
      D => \Q_i_1__248_n_0\,
      Q => \^ros[7].count\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adder_tree16_32 is
  port (
    D : out STD_LOGIC_VECTOR ( 35 downto 0 );
    \L4_sum0__490_carry_i_3_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \L4_sum0__490_carry_i_3_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \L4_sum0__490_carry__0_i_3_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \L4_sum0__490_carry__0_i_3_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \L4_sum0__490_carry__1_i_3_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \L4_sum0__490_carry__1_i_3_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \L4_sum0__490_carry__2_i_3_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \L4_sum0__490_carry__2_i_3_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \L4_sum0__490_carry__3_i_3_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \L4_sum0__490_carry__3_i_3_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \L4_sum0__490_carry__4_i_3_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \L4_sum0__490_carry__4_i_3_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \L4_sum0__490_carry__5_i_3_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \L4_sum0__490_carry__5_i_3_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \L4_sum0__490_carry__6_i_3_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    \L4_sum0__490_carry_i_3_2\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \L4_sum0__490_carry_i_3_3\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \L4_sum0__490_carry__0_i_3_2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \L4_sum0__490_carry__0_i_3_3\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \L4_sum0__490_carry__1_i_3_2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \L4_sum0__490_carry__1_i_3_3\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \L4_sum0__490_carry__2_i_3_2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \L4_sum0__490_carry__2_i_3_3\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \L4_sum0__490_carry__3_i_3_2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \L4_sum0__490_carry__3_i_3_3\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \L4_sum0__490_carry__4_i_3_2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \L4_sum0__490_carry__4_i_3_3\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \L4_sum0__490_carry__5_i_3_2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \L4_sum0__490_carry__5_i_3_3\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \L4_sum0__490_carry__6_i_3_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \L4_sum0__490_carry__6_i_3_2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \L4_sum0__490_carry__7_i_6_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \monitor_count_reg[3]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \monitor_count_reg[3]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \L4_sum0__596_carry__0_i_8_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \L4_sum0__596_carry__0_i_8_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \L4_sum0__596_carry__1_i_8_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \L4_sum0__596_carry__1_i_8_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \L4_sum0__596_carry__2_i_8_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \L4_sum0__596_carry__2_i_8_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \L4_sum0__596_carry__3_i_8_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \L4_sum0__596_carry__3_i_8_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \L4_sum0__596_carry__4_i_8_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \L4_sum0__596_carry__4_i_8_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \L4_sum0__596_carry__5_i_8_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \L4_sum0__596_carry__5_i_8_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \L4_sum0__596_carry__6_i_8_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \L4_sum0__596_carry__6_i_8_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \L4_sum0__596_carry__7_i_7_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \L4_sum0__596_carry_i_7_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \L4_sum0__596_carry_i_7_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \L4_sum0__596_carry__0_i_7_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \L4_sum0__596_carry__0_i_7_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \L4_sum0__596_carry__1_i_7_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \L4_sum0__596_carry__1_i_7_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \L4_sum0__596_carry__2_i_7_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \L4_sum0__596_carry__2_i_7_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \L4_sum0__596_carry__3_i_7_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \L4_sum0__596_carry__3_i_7_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \L4_sum0__596_carry__4_i_7_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \L4_sum0__596_carry__4_i_7_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \L4_sum0__596_carry__5_i_7_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \L4_sum0__596_carry__5_i_7_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \L4_sum0__596_carry__6_i_7_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \L4_sum0__596_carry__6_i_7_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \L4_sum0__596_carry__7_i_6_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \L4_sum0__596_carry_i_7_2\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \L4_sum0__596_carry_i_7_3\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \L4_sum0__596_carry__0_i_7_2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \L4_sum0__596_carry__0_i_7_3\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \L4_sum0__596_carry__1_i_7_2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \L4_sum0__596_carry__1_i_7_3\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \L4_sum0__596_carry__2_i_7_2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \L4_sum0__596_carry__2_i_7_3\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \L4_sum0__596_carry__3_i_7_2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \L4_sum0__596_carry__3_i_7_3\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \L4_sum0__596_carry__4_i_7_2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \L4_sum0__596_carry__4_i_7_3\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \L4_sum0__596_carry__5_i_7_2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \L4_sum0__596_carry__5_i_7_3\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \L4_sum0__596_carry__6_i_7_2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \L4_sum0__596_carry__6_i_7_3\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \L4_sum0__596_carry__7_i_6_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ROs[15].count\ : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adder_tree16_32;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adder_tree16_32 is
  signal \L4_sum0__0_carry__0_n_0\ : STD_LOGIC;
  signal \L4_sum0__0_carry__0_n_1\ : STD_LOGIC;
  signal \L4_sum0__0_carry__0_n_2\ : STD_LOGIC;
  signal \L4_sum0__0_carry__0_n_3\ : STD_LOGIC;
  signal \L4_sum0__0_carry__0_n_4\ : STD_LOGIC;
  signal \L4_sum0__0_carry__0_n_5\ : STD_LOGIC;
  signal \L4_sum0__0_carry__0_n_6\ : STD_LOGIC;
  signal \L4_sum0__0_carry__0_n_7\ : STD_LOGIC;
  signal \L4_sum0__0_carry__1_n_0\ : STD_LOGIC;
  signal \L4_sum0__0_carry__1_n_1\ : STD_LOGIC;
  signal \L4_sum0__0_carry__1_n_2\ : STD_LOGIC;
  signal \L4_sum0__0_carry__1_n_3\ : STD_LOGIC;
  signal \L4_sum0__0_carry__1_n_4\ : STD_LOGIC;
  signal \L4_sum0__0_carry__1_n_5\ : STD_LOGIC;
  signal \L4_sum0__0_carry__1_n_6\ : STD_LOGIC;
  signal \L4_sum0__0_carry__1_n_7\ : STD_LOGIC;
  signal \L4_sum0__0_carry__2_n_0\ : STD_LOGIC;
  signal \L4_sum0__0_carry__2_n_1\ : STD_LOGIC;
  signal \L4_sum0__0_carry__2_n_2\ : STD_LOGIC;
  signal \L4_sum0__0_carry__2_n_3\ : STD_LOGIC;
  signal \L4_sum0__0_carry__2_n_4\ : STD_LOGIC;
  signal \L4_sum0__0_carry__2_n_5\ : STD_LOGIC;
  signal \L4_sum0__0_carry__2_n_6\ : STD_LOGIC;
  signal \L4_sum0__0_carry__2_n_7\ : STD_LOGIC;
  signal \L4_sum0__0_carry__3_n_0\ : STD_LOGIC;
  signal \L4_sum0__0_carry__3_n_1\ : STD_LOGIC;
  signal \L4_sum0__0_carry__3_n_2\ : STD_LOGIC;
  signal \L4_sum0__0_carry__3_n_3\ : STD_LOGIC;
  signal \L4_sum0__0_carry__3_n_4\ : STD_LOGIC;
  signal \L4_sum0__0_carry__3_n_5\ : STD_LOGIC;
  signal \L4_sum0__0_carry__3_n_6\ : STD_LOGIC;
  signal \L4_sum0__0_carry__3_n_7\ : STD_LOGIC;
  signal \L4_sum0__0_carry__4_n_0\ : STD_LOGIC;
  signal \L4_sum0__0_carry__4_n_1\ : STD_LOGIC;
  signal \L4_sum0__0_carry__4_n_2\ : STD_LOGIC;
  signal \L4_sum0__0_carry__4_n_3\ : STD_LOGIC;
  signal \L4_sum0__0_carry__4_n_4\ : STD_LOGIC;
  signal \L4_sum0__0_carry__4_n_5\ : STD_LOGIC;
  signal \L4_sum0__0_carry__4_n_6\ : STD_LOGIC;
  signal \L4_sum0__0_carry__4_n_7\ : STD_LOGIC;
  signal \L4_sum0__0_carry__5_n_0\ : STD_LOGIC;
  signal \L4_sum0__0_carry__5_n_1\ : STD_LOGIC;
  signal \L4_sum0__0_carry__5_n_2\ : STD_LOGIC;
  signal \L4_sum0__0_carry__5_n_3\ : STD_LOGIC;
  signal \L4_sum0__0_carry__5_n_4\ : STD_LOGIC;
  signal \L4_sum0__0_carry__5_n_5\ : STD_LOGIC;
  signal \L4_sum0__0_carry__5_n_6\ : STD_LOGIC;
  signal \L4_sum0__0_carry__5_n_7\ : STD_LOGIC;
  signal \L4_sum0__0_carry__6_n_0\ : STD_LOGIC;
  signal \L4_sum0__0_carry__6_n_1\ : STD_LOGIC;
  signal \L4_sum0__0_carry__6_n_2\ : STD_LOGIC;
  signal \L4_sum0__0_carry__6_n_3\ : STD_LOGIC;
  signal \L4_sum0__0_carry__6_n_4\ : STD_LOGIC;
  signal \L4_sum0__0_carry__6_n_5\ : STD_LOGIC;
  signal \L4_sum0__0_carry__6_n_6\ : STD_LOGIC;
  signal \L4_sum0__0_carry__6_n_7\ : STD_LOGIC;
  signal \L4_sum0__0_carry__7_n_2\ : STD_LOGIC;
  signal \L4_sum0__0_carry__7_n_7\ : STD_LOGIC;
  signal \L4_sum0__0_carry_n_0\ : STD_LOGIC;
  signal \L4_sum0__0_carry_n_1\ : STD_LOGIC;
  signal \L4_sum0__0_carry_n_2\ : STD_LOGIC;
  signal \L4_sum0__0_carry_n_3\ : STD_LOGIC;
  signal \L4_sum0__0_carry_n_4\ : STD_LOGIC;
  signal \L4_sum0__0_carry_n_5\ : STD_LOGIC;
  signal \L4_sum0__0_carry_n_6\ : STD_LOGIC;
  signal \L4_sum0__0_carry_n_7\ : STD_LOGIC;
  signal \L4_sum0__196_carry__0_n_0\ : STD_LOGIC;
  signal \L4_sum0__196_carry__0_n_1\ : STD_LOGIC;
  signal \L4_sum0__196_carry__0_n_2\ : STD_LOGIC;
  signal \L4_sum0__196_carry__0_n_3\ : STD_LOGIC;
  signal \L4_sum0__196_carry__0_n_4\ : STD_LOGIC;
  signal \L4_sum0__196_carry__0_n_5\ : STD_LOGIC;
  signal \L4_sum0__196_carry__0_n_6\ : STD_LOGIC;
  signal \L4_sum0__196_carry__0_n_7\ : STD_LOGIC;
  signal \L4_sum0__196_carry__1_n_0\ : STD_LOGIC;
  signal \L4_sum0__196_carry__1_n_1\ : STD_LOGIC;
  signal \L4_sum0__196_carry__1_n_2\ : STD_LOGIC;
  signal \L4_sum0__196_carry__1_n_3\ : STD_LOGIC;
  signal \L4_sum0__196_carry__1_n_4\ : STD_LOGIC;
  signal \L4_sum0__196_carry__1_n_5\ : STD_LOGIC;
  signal \L4_sum0__196_carry__1_n_6\ : STD_LOGIC;
  signal \L4_sum0__196_carry__1_n_7\ : STD_LOGIC;
  signal \L4_sum0__196_carry__2_n_0\ : STD_LOGIC;
  signal \L4_sum0__196_carry__2_n_1\ : STD_LOGIC;
  signal \L4_sum0__196_carry__2_n_2\ : STD_LOGIC;
  signal \L4_sum0__196_carry__2_n_3\ : STD_LOGIC;
  signal \L4_sum0__196_carry__2_n_4\ : STD_LOGIC;
  signal \L4_sum0__196_carry__2_n_5\ : STD_LOGIC;
  signal \L4_sum0__196_carry__2_n_6\ : STD_LOGIC;
  signal \L4_sum0__196_carry__2_n_7\ : STD_LOGIC;
  signal \L4_sum0__196_carry__3_n_0\ : STD_LOGIC;
  signal \L4_sum0__196_carry__3_n_1\ : STD_LOGIC;
  signal \L4_sum0__196_carry__3_n_2\ : STD_LOGIC;
  signal \L4_sum0__196_carry__3_n_3\ : STD_LOGIC;
  signal \L4_sum0__196_carry__3_n_4\ : STD_LOGIC;
  signal \L4_sum0__196_carry__3_n_5\ : STD_LOGIC;
  signal \L4_sum0__196_carry__3_n_6\ : STD_LOGIC;
  signal \L4_sum0__196_carry__3_n_7\ : STD_LOGIC;
  signal \L4_sum0__196_carry__4_n_0\ : STD_LOGIC;
  signal \L4_sum0__196_carry__4_n_1\ : STD_LOGIC;
  signal \L4_sum0__196_carry__4_n_2\ : STD_LOGIC;
  signal \L4_sum0__196_carry__4_n_3\ : STD_LOGIC;
  signal \L4_sum0__196_carry__4_n_4\ : STD_LOGIC;
  signal \L4_sum0__196_carry__4_n_5\ : STD_LOGIC;
  signal \L4_sum0__196_carry__4_n_6\ : STD_LOGIC;
  signal \L4_sum0__196_carry__4_n_7\ : STD_LOGIC;
  signal \L4_sum0__196_carry__5_n_0\ : STD_LOGIC;
  signal \L4_sum0__196_carry__5_n_1\ : STD_LOGIC;
  signal \L4_sum0__196_carry__5_n_2\ : STD_LOGIC;
  signal \L4_sum0__196_carry__5_n_3\ : STD_LOGIC;
  signal \L4_sum0__196_carry__5_n_4\ : STD_LOGIC;
  signal \L4_sum0__196_carry__5_n_5\ : STD_LOGIC;
  signal \L4_sum0__196_carry__5_n_6\ : STD_LOGIC;
  signal \L4_sum0__196_carry__5_n_7\ : STD_LOGIC;
  signal \L4_sum0__196_carry__6_n_0\ : STD_LOGIC;
  signal \L4_sum0__196_carry__6_n_1\ : STD_LOGIC;
  signal \L4_sum0__196_carry__6_n_2\ : STD_LOGIC;
  signal \L4_sum0__196_carry__6_n_3\ : STD_LOGIC;
  signal \L4_sum0__196_carry__6_n_4\ : STD_LOGIC;
  signal \L4_sum0__196_carry__6_n_5\ : STD_LOGIC;
  signal \L4_sum0__196_carry__6_n_6\ : STD_LOGIC;
  signal \L4_sum0__196_carry__6_n_7\ : STD_LOGIC;
  signal \L4_sum0__196_carry__7_n_2\ : STD_LOGIC;
  signal \L4_sum0__196_carry__7_n_7\ : STD_LOGIC;
  signal \L4_sum0__196_carry_n_0\ : STD_LOGIC;
  signal \L4_sum0__196_carry_n_1\ : STD_LOGIC;
  signal \L4_sum0__196_carry_n_2\ : STD_LOGIC;
  signal \L4_sum0__196_carry_n_3\ : STD_LOGIC;
  signal \L4_sum0__196_carry_n_4\ : STD_LOGIC;
  signal \L4_sum0__196_carry_n_5\ : STD_LOGIC;
  signal \L4_sum0__196_carry_n_6\ : STD_LOGIC;
  signal \L4_sum0__196_carry_n_7\ : STD_LOGIC;
  signal \L4_sum0__294_carry__0_n_0\ : STD_LOGIC;
  signal \L4_sum0__294_carry__0_n_1\ : STD_LOGIC;
  signal \L4_sum0__294_carry__0_n_2\ : STD_LOGIC;
  signal \L4_sum0__294_carry__0_n_3\ : STD_LOGIC;
  signal \L4_sum0__294_carry__0_n_4\ : STD_LOGIC;
  signal \L4_sum0__294_carry__0_n_5\ : STD_LOGIC;
  signal \L4_sum0__294_carry__0_n_6\ : STD_LOGIC;
  signal \L4_sum0__294_carry__0_n_7\ : STD_LOGIC;
  signal \L4_sum0__294_carry__1_n_0\ : STD_LOGIC;
  signal \L4_sum0__294_carry__1_n_1\ : STD_LOGIC;
  signal \L4_sum0__294_carry__1_n_2\ : STD_LOGIC;
  signal \L4_sum0__294_carry__1_n_3\ : STD_LOGIC;
  signal \L4_sum0__294_carry__1_n_4\ : STD_LOGIC;
  signal \L4_sum0__294_carry__1_n_5\ : STD_LOGIC;
  signal \L4_sum0__294_carry__1_n_6\ : STD_LOGIC;
  signal \L4_sum0__294_carry__1_n_7\ : STD_LOGIC;
  signal \L4_sum0__294_carry__2_n_0\ : STD_LOGIC;
  signal \L4_sum0__294_carry__2_n_1\ : STD_LOGIC;
  signal \L4_sum0__294_carry__2_n_2\ : STD_LOGIC;
  signal \L4_sum0__294_carry__2_n_3\ : STD_LOGIC;
  signal \L4_sum0__294_carry__2_n_4\ : STD_LOGIC;
  signal \L4_sum0__294_carry__2_n_5\ : STD_LOGIC;
  signal \L4_sum0__294_carry__2_n_6\ : STD_LOGIC;
  signal \L4_sum0__294_carry__2_n_7\ : STD_LOGIC;
  signal \L4_sum0__294_carry__3_n_0\ : STD_LOGIC;
  signal \L4_sum0__294_carry__3_n_1\ : STD_LOGIC;
  signal \L4_sum0__294_carry__3_n_2\ : STD_LOGIC;
  signal \L4_sum0__294_carry__3_n_3\ : STD_LOGIC;
  signal \L4_sum0__294_carry__3_n_4\ : STD_LOGIC;
  signal \L4_sum0__294_carry__3_n_5\ : STD_LOGIC;
  signal \L4_sum0__294_carry__3_n_6\ : STD_LOGIC;
  signal \L4_sum0__294_carry__3_n_7\ : STD_LOGIC;
  signal \L4_sum0__294_carry__4_n_0\ : STD_LOGIC;
  signal \L4_sum0__294_carry__4_n_1\ : STD_LOGIC;
  signal \L4_sum0__294_carry__4_n_2\ : STD_LOGIC;
  signal \L4_sum0__294_carry__4_n_3\ : STD_LOGIC;
  signal \L4_sum0__294_carry__4_n_4\ : STD_LOGIC;
  signal \L4_sum0__294_carry__4_n_5\ : STD_LOGIC;
  signal \L4_sum0__294_carry__4_n_6\ : STD_LOGIC;
  signal \L4_sum0__294_carry__4_n_7\ : STD_LOGIC;
  signal \L4_sum0__294_carry__5_n_0\ : STD_LOGIC;
  signal \L4_sum0__294_carry__5_n_1\ : STD_LOGIC;
  signal \L4_sum0__294_carry__5_n_2\ : STD_LOGIC;
  signal \L4_sum0__294_carry__5_n_3\ : STD_LOGIC;
  signal \L4_sum0__294_carry__5_n_4\ : STD_LOGIC;
  signal \L4_sum0__294_carry__5_n_5\ : STD_LOGIC;
  signal \L4_sum0__294_carry__5_n_6\ : STD_LOGIC;
  signal \L4_sum0__294_carry__5_n_7\ : STD_LOGIC;
  signal \L4_sum0__294_carry__6_n_0\ : STD_LOGIC;
  signal \L4_sum0__294_carry__6_n_1\ : STD_LOGIC;
  signal \L4_sum0__294_carry__6_n_2\ : STD_LOGIC;
  signal \L4_sum0__294_carry__6_n_3\ : STD_LOGIC;
  signal \L4_sum0__294_carry__6_n_4\ : STD_LOGIC;
  signal \L4_sum0__294_carry__6_n_5\ : STD_LOGIC;
  signal \L4_sum0__294_carry__6_n_6\ : STD_LOGIC;
  signal \L4_sum0__294_carry__6_n_7\ : STD_LOGIC;
  signal \L4_sum0__294_carry__7_n_2\ : STD_LOGIC;
  signal \L4_sum0__294_carry__7_n_7\ : STD_LOGIC;
  signal \L4_sum0__294_carry_n_0\ : STD_LOGIC;
  signal \L4_sum0__294_carry_n_1\ : STD_LOGIC;
  signal \L4_sum0__294_carry_n_2\ : STD_LOGIC;
  signal \L4_sum0__294_carry_n_3\ : STD_LOGIC;
  signal \L4_sum0__294_carry_n_4\ : STD_LOGIC;
  signal \L4_sum0__294_carry_n_5\ : STD_LOGIC;
  signal \L4_sum0__294_carry_n_6\ : STD_LOGIC;
  signal \L4_sum0__294_carry_n_7\ : STD_LOGIC;
  signal \L4_sum0__392_carry__0_n_0\ : STD_LOGIC;
  signal \L4_sum0__392_carry__0_n_1\ : STD_LOGIC;
  signal \L4_sum0__392_carry__0_n_2\ : STD_LOGIC;
  signal \L4_sum0__392_carry__0_n_3\ : STD_LOGIC;
  signal \L4_sum0__392_carry__0_n_4\ : STD_LOGIC;
  signal \L4_sum0__392_carry__0_n_5\ : STD_LOGIC;
  signal \L4_sum0__392_carry__0_n_6\ : STD_LOGIC;
  signal \L4_sum0__392_carry__0_n_7\ : STD_LOGIC;
  signal \L4_sum0__392_carry__1_n_0\ : STD_LOGIC;
  signal \L4_sum0__392_carry__1_n_1\ : STD_LOGIC;
  signal \L4_sum0__392_carry__1_n_2\ : STD_LOGIC;
  signal \L4_sum0__392_carry__1_n_3\ : STD_LOGIC;
  signal \L4_sum0__392_carry__1_n_4\ : STD_LOGIC;
  signal \L4_sum0__392_carry__1_n_5\ : STD_LOGIC;
  signal \L4_sum0__392_carry__1_n_6\ : STD_LOGIC;
  signal \L4_sum0__392_carry__1_n_7\ : STD_LOGIC;
  signal \L4_sum0__392_carry__2_n_0\ : STD_LOGIC;
  signal \L4_sum0__392_carry__2_n_1\ : STD_LOGIC;
  signal \L4_sum0__392_carry__2_n_2\ : STD_LOGIC;
  signal \L4_sum0__392_carry__2_n_3\ : STD_LOGIC;
  signal \L4_sum0__392_carry__2_n_4\ : STD_LOGIC;
  signal \L4_sum0__392_carry__2_n_5\ : STD_LOGIC;
  signal \L4_sum0__392_carry__2_n_6\ : STD_LOGIC;
  signal \L4_sum0__392_carry__2_n_7\ : STD_LOGIC;
  signal \L4_sum0__392_carry__3_n_0\ : STD_LOGIC;
  signal \L4_sum0__392_carry__3_n_1\ : STD_LOGIC;
  signal \L4_sum0__392_carry__3_n_2\ : STD_LOGIC;
  signal \L4_sum0__392_carry__3_n_3\ : STD_LOGIC;
  signal \L4_sum0__392_carry__3_n_4\ : STD_LOGIC;
  signal \L4_sum0__392_carry__3_n_5\ : STD_LOGIC;
  signal \L4_sum0__392_carry__3_n_6\ : STD_LOGIC;
  signal \L4_sum0__392_carry__3_n_7\ : STD_LOGIC;
  signal \L4_sum0__392_carry__4_n_0\ : STD_LOGIC;
  signal \L4_sum0__392_carry__4_n_1\ : STD_LOGIC;
  signal \L4_sum0__392_carry__4_n_2\ : STD_LOGIC;
  signal \L4_sum0__392_carry__4_n_3\ : STD_LOGIC;
  signal \L4_sum0__392_carry__4_n_4\ : STD_LOGIC;
  signal \L4_sum0__392_carry__4_n_5\ : STD_LOGIC;
  signal \L4_sum0__392_carry__4_n_6\ : STD_LOGIC;
  signal \L4_sum0__392_carry__4_n_7\ : STD_LOGIC;
  signal \L4_sum0__392_carry__5_n_0\ : STD_LOGIC;
  signal \L4_sum0__392_carry__5_n_1\ : STD_LOGIC;
  signal \L4_sum0__392_carry__5_n_2\ : STD_LOGIC;
  signal \L4_sum0__392_carry__5_n_3\ : STD_LOGIC;
  signal \L4_sum0__392_carry__5_n_4\ : STD_LOGIC;
  signal \L4_sum0__392_carry__5_n_5\ : STD_LOGIC;
  signal \L4_sum0__392_carry__5_n_6\ : STD_LOGIC;
  signal \L4_sum0__392_carry__5_n_7\ : STD_LOGIC;
  signal \L4_sum0__392_carry__6_n_0\ : STD_LOGIC;
  signal \L4_sum0__392_carry__6_n_1\ : STD_LOGIC;
  signal \L4_sum0__392_carry__6_n_2\ : STD_LOGIC;
  signal \L4_sum0__392_carry__6_n_3\ : STD_LOGIC;
  signal \L4_sum0__392_carry__6_n_4\ : STD_LOGIC;
  signal \L4_sum0__392_carry__6_n_5\ : STD_LOGIC;
  signal \L4_sum0__392_carry__6_n_6\ : STD_LOGIC;
  signal \L4_sum0__392_carry__6_n_7\ : STD_LOGIC;
  signal \L4_sum0__392_carry__7_n_2\ : STD_LOGIC;
  signal \L4_sum0__392_carry__7_n_7\ : STD_LOGIC;
  signal \L4_sum0__392_carry_n_0\ : STD_LOGIC;
  signal \L4_sum0__392_carry_n_1\ : STD_LOGIC;
  signal \L4_sum0__392_carry_n_2\ : STD_LOGIC;
  signal \L4_sum0__392_carry_n_3\ : STD_LOGIC;
  signal \L4_sum0__392_carry_n_4\ : STD_LOGIC;
  signal \L4_sum0__392_carry_n_5\ : STD_LOGIC;
  signal \L4_sum0__392_carry_n_6\ : STD_LOGIC;
  signal \L4_sum0__392_carry_n_7\ : STD_LOGIC;
  signal \L4_sum0__490_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \L4_sum0__490_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \L4_sum0__490_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \L4_sum0__490_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \L4_sum0__490_carry__0_i_5_n_0\ : STD_LOGIC;
  signal \L4_sum0__490_carry__0_i_6_n_0\ : STD_LOGIC;
  signal \L4_sum0__490_carry__0_i_7_n_0\ : STD_LOGIC;
  signal \L4_sum0__490_carry__0_i_8_n_0\ : STD_LOGIC;
  signal \L4_sum0__490_carry__0_n_0\ : STD_LOGIC;
  signal \L4_sum0__490_carry__0_n_1\ : STD_LOGIC;
  signal \L4_sum0__490_carry__0_n_2\ : STD_LOGIC;
  signal \L4_sum0__490_carry__0_n_3\ : STD_LOGIC;
  signal \L4_sum0__490_carry__0_n_4\ : STD_LOGIC;
  signal \L4_sum0__490_carry__0_n_5\ : STD_LOGIC;
  signal \L4_sum0__490_carry__0_n_6\ : STD_LOGIC;
  signal \L4_sum0__490_carry__0_n_7\ : STD_LOGIC;
  signal \L4_sum0__490_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \L4_sum0__490_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \L4_sum0__490_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \L4_sum0__490_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \L4_sum0__490_carry__1_i_5_n_0\ : STD_LOGIC;
  signal \L4_sum0__490_carry__1_i_6_n_0\ : STD_LOGIC;
  signal \L4_sum0__490_carry__1_i_7_n_0\ : STD_LOGIC;
  signal \L4_sum0__490_carry__1_i_8_n_0\ : STD_LOGIC;
  signal \L4_sum0__490_carry__1_n_0\ : STD_LOGIC;
  signal \L4_sum0__490_carry__1_n_1\ : STD_LOGIC;
  signal \L4_sum0__490_carry__1_n_2\ : STD_LOGIC;
  signal \L4_sum0__490_carry__1_n_3\ : STD_LOGIC;
  signal \L4_sum0__490_carry__1_n_4\ : STD_LOGIC;
  signal \L4_sum0__490_carry__1_n_5\ : STD_LOGIC;
  signal \L4_sum0__490_carry__1_n_6\ : STD_LOGIC;
  signal \L4_sum0__490_carry__1_n_7\ : STD_LOGIC;
  signal \L4_sum0__490_carry__2_i_1_n_0\ : STD_LOGIC;
  signal \L4_sum0__490_carry__2_i_2_n_0\ : STD_LOGIC;
  signal \L4_sum0__490_carry__2_i_3_n_0\ : STD_LOGIC;
  signal \L4_sum0__490_carry__2_i_4_n_0\ : STD_LOGIC;
  signal \L4_sum0__490_carry__2_i_5_n_0\ : STD_LOGIC;
  signal \L4_sum0__490_carry__2_i_6_n_0\ : STD_LOGIC;
  signal \L4_sum0__490_carry__2_i_7_n_0\ : STD_LOGIC;
  signal \L4_sum0__490_carry__2_i_8_n_0\ : STD_LOGIC;
  signal \L4_sum0__490_carry__2_n_0\ : STD_LOGIC;
  signal \L4_sum0__490_carry__2_n_1\ : STD_LOGIC;
  signal \L4_sum0__490_carry__2_n_2\ : STD_LOGIC;
  signal \L4_sum0__490_carry__2_n_3\ : STD_LOGIC;
  signal \L4_sum0__490_carry__2_n_4\ : STD_LOGIC;
  signal \L4_sum0__490_carry__2_n_5\ : STD_LOGIC;
  signal \L4_sum0__490_carry__2_n_6\ : STD_LOGIC;
  signal \L4_sum0__490_carry__2_n_7\ : STD_LOGIC;
  signal \L4_sum0__490_carry__3_i_1_n_0\ : STD_LOGIC;
  signal \L4_sum0__490_carry__3_i_2_n_0\ : STD_LOGIC;
  signal \L4_sum0__490_carry__3_i_3_n_0\ : STD_LOGIC;
  signal \L4_sum0__490_carry__3_i_4_n_0\ : STD_LOGIC;
  signal \L4_sum0__490_carry__3_i_5_n_0\ : STD_LOGIC;
  signal \L4_sum0__490_carry__3_i_6_n_0\ : STD_LOGIC;
  signal \L4_sum0__490_carry__3_i_7_n_0\ : STD_LOGIC;
  signal \L4_sum0__490_carry__3_i_8_n_0\ : STD_LOGIC;
  signal \L4_sum0__490_carry__3_n_0\ : STD_LOGIC;
  signal \L4_sum0__490_carry__3_n_1\ : STD_LOGIC;
  signal \L4_sum0__490_carry__3_n_2\ : STD_LOGIC;
  signal \L4_sum0__490_carry__3_n_3\ : STD_LOGIC;
  signal \L4_sum0__490_carry__3_n_4\ : STD_LOGIC;
  signal \L4_sum0__490_carry__3_n_5\ : STD_LOGIC;
  signal \L4_sum0__490_carry__3_n_6\ : STD_LOGIC;
  signal \L4_sum0__490_carry__3_n_7\ : STD_LOGIC;
  signal \L4_sum0__490_carry__4_i_1_n_0\ : STD_LOGIC;
  signal \L4_sum0__490_carry__4_i_2_n_0\ : STD_LOGIC;
  signal \L4_sum0__490_carry__4_i_3_n_0\ : STD_LOGIC;
  signal \L4_sum0__490_carry__4_i_4_n_0\ : STD_LOGIC;
  signal \L4_sum0__490_carry__4_i_5_n_0\ : STD_LOGIC;
  signal \L4_sum0__490_carry__4_i_6_n_0\ : STD_LOGIC;
  signal \L4_sum0__490_carry__4_i_7_n_0\ : STD_LOGIC;
  signal \L4_sum0__490_carry__4_i_8_n_0\ : STD_LOGIC;
  signal \L4_sum0__490_carry__4_n_0\ : STD_LOGIC;
  signal \L4_sum0__490_carry__4_n_1\ : STD_LOGIC;
  signal \L4_sum0__490_carry__4_n_2\ : STD_LOGIC;
  signal \L4_sum0__490_carry__4_n_3\ : STD_LOGIC;
  signal \L4_sum0__490_carry__4_n_4\ : STD_LOGIC;
  signal \L4_sum0__490_carry__4_n_5\ : STD_LOGIC;
  signal \L4_sum0__490_carry__4_n_6\ : STD_LOGIC;
  signal \L4_sum0__490_carry__4_n_7\ : STD_LOGIC;
  signal \L4_sum0__490_carry__5_i_1_n_0\ : STD_LOGIC;
  signal \L4_sum0__490_carry__5_i_2_n_0\ : STD_LOGIC;
  signal \L4_sum0__490_carry__5_i_3_n_0\ : STD_LOGIC;
  signal \L4_sum0__490_carry__5_i_4_n_0\ : STD_LOGIC;
  signal \L4_sum0__490_carry__5_i_5_n_0\ : STD_LOGIC;
  signal \L4_sum0__490_carry__5_i_6_n_0\ : STD_LOGIC;
  signal \L4_sum0__490_carry__5_i_7_n_0\ : STD_LOGIC;
  signal \L4_sum0__490_carry__5_i_8_n_0\ : STD_LOGIC;
  signal \L4_sum0__490_carry__5_n_0\ : STD_LOGIC;
  signal \L4_sum0__490_carry__5_n_1\ : STD_LOGIC;
  signal \L4_sum0__490_carry__5_n_2\ : STD_LOGIC;
  signal \L4_sum0__490_carry__5_n_3\ : STD_LOGIC;
  signal \L4_sum0__490_carry__5_n_4\ : STD_LOGIC;
  signal \L4_sum0__490_carry__5_n_5\ : STD_LOGIC;
  signal \L4_sum0__490_carry__5_n_6\ : STD_LOGIC;
  signal \L4_sum0__490_carry__5_n_7\ : STD_LOGIC;
  signal \L4_sum0__490_carry__6_i_1_n_0\ : STD_LOGIC;
  signal \L4_sum0__490_carry__6_i_2_n_0\ : STD_LOGIC;
  signal \L4_sum0__490_carry__6_i_3_n_0\ : STD_LOGIC;
  signal \L4_sum0__490_carry__6_i_4_n_0\ : STD_LOGIC;
  signal \L4_sum0__490_carry__6_i_5_n_0\ : STD_LOGIC;
  signal \L4_sum0__490_carry__6_i_6_n_0\ : STD_LOGIC;
  signal \L4_sum0__490_carry__6_i_7_n_0\ : STD_LOGIC;
  signal \L4_sum0__490_carry__6_i_8_n_0\ : STD_LOGIC;
  signal \L4_sum0__490_carry__6_n_0\ : STD_LOGIC;
  signal \L4_sum0__490_carry__6_n_1\ : STD_LOGIC;
  signal \L4_sum0__490_carry__6_n_2\ : STD_LOGIC;
  signal \L4_sum0__490_carry__6_n_3\ : STD_LOGIC;
  signal \L4_sum0__490_carry__6_n_4\ : STD_LOGIC;
  signal \L4_sum0__490_carry__6_n_5\ : STD_LOGIC;
  signal \L4_sum0__490_carry__6_n_6\ : STD_LOGIC;
  signal \L4_sum0__490_carry__6_n_7\ : STD_LOGIC;
  signal \L4_sum0__490_carry__7_i_1_n_0\ : STD_LOGIC;
  signal \L4_sum0__490_carry__7_i_2_n_0\ : STD_LOGIC;
  signal \L4_sum0__490_carry__7_i_3_n_0\ : STD_LOGIC;
  signal \L4_sum0__490_carry__7_i_4_n_0\ : STD_LOGIC;
  signal \L4_sum0__490_carry__7_i_5_n_0\ : STD_LOGIC;
  signal \L4_sum0__490_carry__7_i_6_n_0\ : STD_LOGIC;
  signal \L4_sum0__490_carry__7_n_0\ : STD_LOGIC;
  signal \L4_sum0__490_carry__7_n_2\ : STD_LOGIC;
  signal \L4_sum0__490_carry__7_n_3\ : STD_LOGIC;
  signal \L4_sum0__490_carry__7_n_5\ : STD_LOGIC;
  signal \L4_sum0__490_carry__7_n_6\ : STD_LOGIC;
  signal \L4_sum0__490_carry__7_n_7\ : STD_LOGIC;
  signal \L4_sum0__490_carry_i_1_n_0\ : STD_LOGIC;
  signal \L4_sum0__490_carry_i_2_n_0\ : STD_LOGIC;
  signal \L4_sum0__490_carry_i_3_n_0\ : STD_LOGIC;
  signal \L4_sum0__490_carry_i_4_n_0\ : STD_LOGIC;
  signal \L4_sum0__490_carry_i_5_n_0\ : STD_LOGIC;
  signal \L4_sum0__490_carry_i_6_n_0\ : STD_LOGIC;
  signal \L4_sum0__490_carry_i_7_n_0\ : STD_LOGIC;
  signal \L4_sum0__490_carry_n_0\ : STD_LOGIC;
  signal \L4_sum0__490_carry_n_1\ : STD_LOGIC;
  signal \L4_sum0__490_carry_n_2\ : STD_LOGIC;
  signal \L4_sum0__490_carry_n_3\ : STD_LOGIC;
  signal \L4_sum0__490_carry_n_4\ : STD_LOGIC;
  signal \L4_sum0__490_carry_n_5\ : STD_LOGIC;
  signal \L4_sum0__490_carry_n_6\ : STD_LOGIC;
  signal \L4_sum0__490_carry_n_7\ : STD_LOGIC;
  signal \L4_sum0__596_carry__0_i_10_n_0\ : STD_LOGIC;
  signal \L4_sum0__596_carry__0_i_11_n_0\ : STD_LOGIC;
  signal \L4_sum0__596_carry__0_i_12_n_0\ : STD_LOGIC;
  signal \L4_sum0__596_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \L4_sum0__596_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \L4_sum0__596_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \L4_sum0__596_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \L4_sum0__596_carry__0_i_5_n_0\ : STD_LOGIC;
  signal \L4_sum0__596_carry__0_i_6_n_0\ : STD_LOGIC;
  signal \L4_sum0__596_carry__0_i_7_n_0\ : STD_LOGIC;
  signal \L4_sum0__596_carry__0_i_8_n_0\ : STD_LOGIC;
  signal \L4_sum0__596_carry__0_i_9_n_0\ : STD_LOGIC;
  signal \L4_sum0__596_carry__0_n_0\ : STD_LOGIC;
  signal \L4_sum0__596_carry__0_n_1\ : STD_LOGIC;
  signal \L4_sum0__596_carry__0_n_2\ : STD_LOGIC;
  signal \L4_sum0__596_carry__0_n_3\ : STD_LOGIC;
  signal \L4_sum0__596_carry__1_i_10_n_0\ : STD_LOGIC;
  signal \L4_sum0__596_carry__1_i_11_n_0\ : STD_LOGIC;
  signal \L4_sum0__596_carry__1_i_12_n_0\ : STD_LOGIC;
  signal \L4_sum0__596_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \L4_sum0__596_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \L4_sum0__596_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \L4_sum0__596_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \L4_sum0__596_carry__1_i_5_n_0\ : STD_LOGIC;
  signal \L4_sum0__596_carry__1_i_6_n_0\ : STD_LOGIC;
  signal \L4_sum0__596_carry__1_i_7_n_0\ : STD_LOGIC;
  signal \L4_sum0__596_carry__1_i_8_n_0\ : STD_LOGIC;
  signal \L4_sum0__596_carry__1_i_9_n_0\ : STD_LOGIC;
  signal \L4_sum0__596_carry__1_n_0\ : STD_LOGIC;
  signal \L4_sum0__596_carry__1_n_1\ : STD_LOGIC;
  signal \L4_sum0__596_carry__1_n_2\ : STD_LOGIC;
  signal \L4_sum0__596_carry__1_n_3\ : STD_LOGIC;
  signal \L4_sum0__596_carry__2_i_10_n_0\ : STD_LOGIC;
  signal \L4_sum0__596_carry__2_i_11_n_0\ : STD_LOGIC;
  signal \L4_sum0__596_carry__2_i_12_n_0\ : STD_LOGIC;
  signal \L4_sum0__596_carry__2_i_1_n_0\ : STD_LOGIC;
  signal \L4_sum0__596_carry__2_i_2_n_0\ : STD_LOGIC;
  signal \L4_sum0__596_carry__2_i_3_n_0\ : STD_LOGIC;
  signal \L4_sum0__596_carry__2_i_4_n_0\ : STD_LOGIC;
  signal \L4_sum0__596_carry__2_i_5_n_0\ : STD_LOGIC;
  signal \L4_sum0__596_carry__2_i_6_n_0\ : STD_LOGIC;
  signal \L4_sum0__596_carry__2_i_7_n_0\ : STD_LOGIC;
  signal \L4_sum0__596_carry__2_i_8_n_0\ : STD_LOGIC;
  signal \L4_sum0__596_carry__2_i_9_n_0\ : STD_LOGIC;
  signal \L4_sum0__596_carry__2_n_0\ : STD_LOGIC;
  signal \L4_sum0__596_carry__2_n_1\ : STD_LOGIC;
  signal \L4_sum0__596_carry__2_n_2\ : STD_LOGIC;
  signal \L4_sum0__596_carry__2_n_3\ : STD_LOGIC;
  signal \L4_sum0__596_carry__3_i_10_n_0\ : STD_LOGIC;
  signal \L4_sum0__596_carry__3_i_11_n_0\ : STD_LOGIC;
  signal \L4_sum0__596_carry__3_i_12_n_0\ : STD_LOGIC;
  signal \L4_sum0__596_carry__3_i_1_n_0\ : STD_LOGIC;
  signal \L4_sum0__596_carry__3_i_2_n_0\ : STD_LOGIC;
  signal \L4_sum0__596_carry__3_i_3_n_0\ : STD_LOGIC;
  signal \L4_sum0__596_carry__3_i_4_n_0\ : STD_LOGIC;
  signal \L4_sum0__596_carry__3_i_5_n_0\ : STD_LOGIC;
  signal \L4_sum0__596_carry__3_i_6_n_0\ : STD_LOGIC;
  signal \L4_sum0__596_carry__3_i_7_n_0\ : STD_LOGIC;
  signal \L4_sum0__596_carry__3_i_8_n_0\ : STD_LOGIC;
  signal \L4_sum0__596_carry__3_i_9_n_0\ : STD_LOGIC;
  signal \L4_sum0__596_carry__3_n_0\ : STD_LOGIC;
  signal \L4_sum0__596_carry__3_n_1\ : STD_LOGIC;
  signal \L4_sum0__596_carry__3_n_2\ : STD_LOGIC;
  signal \L4_sum0__596_carry__3_n_3\ : STD_LOGIC;
  signal \L4_sum0__596_carry__4_i_10_n_0\ : STD_LOGIC;
  signal \L4_sum0__596_carry__4_i_11_n_0\ : STD_LOGIC;
  signal \L4_sum0__596_carry__4_i_12_n_0\ : STD_LOGIC;
  signal \L4_sum0__596_carry__4_i_1_n_0\ : STD_LOGIC;
  signal \L4_sum0__596_carry__4_i_2_n_0\ : STD_LOGIC;
  signal \L4_sum0__596_carry__4_i_3_n_0\ : STD_LOGIC;
  signal \L4_sum0__596_carry__4_i_4_n_0\ : STD_LOGIC;
  signal \L4_sum0__596_carry__4_i_5_n_0\ : STD_LOGIC;
  signal \L4_sum0__596_carry__4_i_6_n_0\ : STD_LOGIC;
  signal \L4_sum0__596_carry__4_i_7_n_0\ : STD_LOGIC;
  signal \L4_sum0__596_carry__4_i_8_n_0\ : STD_LOGIC;
  signal \L4_sum0__596_carry__4_i_9_n_0\ : STD_LOGIC;
  signal \L4_sum0__596_carry__4_n_0\ : STD_LOGIC;
  signal \L4_sum0__596_carry__4_n_1\ : STD_LOGIC;
  signal \L4_sum0__596_carry__4_n_2\ : STD_LOGIC;
  signal \L4_sum0__596_carry__4_n_3\ : STD_LOGIC;
  signal \L4_sum0__596_carry__5_i_10_n_0\ : STD_LOGIC;
  signal \L4_sum0__596_carry__5_i_11_n_0\ : STD_LOGIC;
  signal \L4_sum0__596_carry__5_i_12_n_0\ : STD_LOGIC;
  signal \L4_sum0__596_carry__5_i_1_n_0\ : STD_LOGIC;
  signal \L4_sum0__596_carry__5_i_2_n_0\ : STD_LOGIC;
  signal \L4_sum0__596_carry__5_i_3_n_0\ : STD_LOGIC;
  signal \L4_sum0__596_carry__5_i_4_n_0\ : STD_LOGIC;
  signal \L4_sum0__596_carry__5_i_5_n_0\ : STD_LOGIC;
  signal \L4_sum0__596_carry__5_i_6_n_0\ : STD_LOGIC;
  signal \L4_sum0__596_carry__5_i_7_n_0\ : STD_LOGIC;
  signal \L4_sum0__596_carry__5_i_8_n_0\ : STD_LOGIC;
  signal \L4_sum0__596_carry__5_i_9_n_0\ : STD_LOGIC;
  signal \L4_sum0__596_carry__5_n_0\ : STD_LOGIC;
  signal \L4_sum0__596_carry__5_n_1\ : STD_LOGIC;
  signal \L4_sum0__596_carry__5_n_2\ : STD_LOGIC;
  signal \L4_sum0__596_carry__5_n_3\ : STD_LOGIC;
  signal \L4_sum0__596_carry__6_i_10_n_0\ : STD_LOGIC;
  signal \L4_sum0__596_carry__6_i_11_n_0\ : STD_LOGIC;
  signal \L4_sum0__596_carry__6_i_12_n_0\ : STD_LOGIC;
  signal \L4_sum0__596_carry__6_i_1_n_0\ : STD_LOGIC;
  signal \L4_sum0__596_carry__6_i_2_n_0\ : STD_LOGIC;
  signal \L4_sum0__596_carry__6_i_3_n_0\ : STD_LOGIC;
  signal \L4_sum0__596_carry__6_i_4_n_0\ : STD_LOGIC;
  signal \L4_sum0__596_carry__6_i_5_n_0\ : STD_LOGIC;
  signal \L4_sum0__596_carry__6_i_6_n_0\ : STD_LOGIC;
  signal \L4_sum0__596_carry__6_i_7_n_0\ : STD_LOGIC;
  signal \L4_sum0__596_carry__6_i_8_n_0\ : STD_LOGIC;
  signal \L4_sum0__596_carry__6_i_9_n_0\ : STD_LOGIC;
  signal \L4_sum0__596_carry__6_n_0\ : STD_LOGIC;
  signal \L4_sum0__596_carry__6_n_1\ : STD_LOGIC;
  signal \L4_sum0__596_carry__6_n_2\ : STD_LOGIC;
  signal \L4_sum0__596_carry__6_n_3\ : STD_LOGIC;
  signal \L4_sum0__596_carry__7_i_10_n_0\ : STD_LOGIC;
  signal \L4_sum0__596_carry__7_i_1_n_0\ : STD_LOGIC;
  signal \L4_sum0__596_carry__7_i_2_n_0\ : STD_LOGIC;
  signal \L4_sum0__596_carry__7_i_3_n_0\ : STD_LOGIC;
  signal \L4_sum0__596_carry__7_i_4_n_0\ : STD_LOGIC;
  signal \L4_sum0__596_carry__7_i_5_n_0\ : STD_LOGIC;
  signal \L4_sum0__596_carry__7_i_6_n_0\ : STD_LOGIC;
  signal \L4_sum0__596_carry__7_i_7_n_0\ : STD_LOGIC;
  signal \L4_sum0__596_carry__7_i_8_n_0\ : STD_LOGIC;
  signal \L4_sum0__596_carry__7_i_9_n_0\ : STD_LOGIC;
  signal \L4_sum0__596_carry__7_n_1\ : STD_LOGIC;
  signal \L4_sum0__596_carry__7_n_2\ : STD_LOGIC;
  signal \L4_sum0__596_carry__7_n_3\ : STD_LOGIC;
  signal \L4_sum0__596_carry_i_1_n_0\ : STD_LOGIC;
  signal \L4_sum0__596_carry_i_2_n_0\ : STD_LOGIC;
  signal \L4_sum0__596_carry_i_3_n_0\ : STD_LOGIC;
  signal \L4_sum0__596_carry_i_4_n_0\ : STD_LOGIC;
  signal \L4_sum0__596_carry_i_5_n_0\ : STD_LOGIC;
  signal \L4_sum0__596_carry_i_6_n_0\ : STD_LOGIC;
  signal \L4_sum0__596_carry_i_7_n_0\ : STD_LOGIC;
  signal \L4_sum0__596_carry_i_8_n_0\ : STD_LOGIC;
  signal \L4_sum0__596_carry_i_9_n_0\ : STD_LOGIC;
  signal \L4_sum0__596_carry_n_0\ : STD_LOGIC;
  signal \L4_sum0__596_carry_n_1\ : STD_LOGIC;
  signal \L4_sum0__596_carry_n_2\ : STD_LOGIC;
  signal \L4_sum0__596_carry_n_3\ : STD_LOGIC;
  signal \L4_sum0__98_carry__0_n_0\ : STD_LOGIC;
  signal \L4_sum0__98_carry__0_n_1\ : STD_LOGIC;
  signal \L4_sum0__98_carry__0_n_2\ : STD_LOGIC;
  signal \L4_sum0__98_carry__0_n_3\ : STD_LOGIC;
  signal \L4_sum0__98_carry__0_n_4\ : STD_LOGIC;
  signal \L4_sum0__98_carry__0_n_5\ : STD_LOGIC;
  signal \L4_sum0__98_carry__0_n_6\ : STD_LOGIC;
  signal \L4_sum0__98_carry__0_n_7\ : STD_LOGIC;
  signal \L4_sum0__98_carry__1_n_0\ : STD_LOGIC;
  signal \L4_sum0__98_carry__1_n_1\ : STD_LOGIC;
  signal \L4_sum0__98_carry__1_n_2\ : STD_LOGIC;
  signal \L4_sum0__98_carry__1_n_3\ : STD_LOGIC;
  signal \L4_sum0__98_carry__1_n_4\ : STD_LOGIC;
  signal \L4_sum0__98_carry__1_n_5\ : STD_LOGIC;
  signal \L4_sum0__98_carry__1_n_6\ : STD_LOGIC;
  signal \L4_sum0__98_carry__1_n_7\ : STD_LOGIC;
  signal \L4_sum0__98_carry__2_n_0\ : STD_LOGIC;
  signal \L4_sum0__98_carry__2_n_1\ : STD_LOGIC;
  signal \L4_sum0__98_carry__2_n_2\ : STD_LOGIC;
  signal \L4_sum0__98_carry__2_n_3\ : STD_LOGIC;
  signal \L4_sum0__98_carry__2_n_4\ : STD_LOGIC;
  signal \L4_sum0__98_carry__2_n_5\ : STD_LOGIC;
  signal \L4_sum0__98_carry__2_n_6\ : STD_LOGIC;
  signal \L4_sum0__98_carry__2_n_7\ : STD_LOGIC;
  signal \L4_sum0__98_carry__3_n_0\ : STD_LOGIC;
  signal \L4_sum0__98_carry__3_n_1\ : STD_LOGIC;
  signal \L4_sum0__98_carry__3_n_2\ : STD_LOGIC;
  signal \L4_sum0__98_carry__3_n_3\ : STD_LOGIC;
  signal \L4_sum0__98_carry__3_n_4\ : STD_LOGIC;
  signal \L4_sum0__98_carry__3_n_5\ : STD_LOGIC;
  signal \L4_sum0__98_carry__3_n_6\ : STD_LOGIC;
  signal \L4_sum0__98_carry__3_n_7\ : STD_LOGIC;
  signal \L4_sum0__98_carry__4_n_0\ : STD_LOGIC;
  signal \L4_sum0__98_carry__4_n_1\ : STD_LOGIC;
  signal \L4_sum0__98_carry__4_n_2\ : STD_LOGIC;
  signal \L4_sum0__98_carry__4_n_3\ : STD_LOGIC;
  signal \L4_sum0__98_carry__4_n_4\ : STD_LOGIC;
  signal \L4_sum0__98_carry__4_n_5\ : STD_LOGIC;
  signal \L4_sum0__98_carry__4_n_6\ : STD_LOGIC;
  signal \L4_sum0__98_carry__4_n_7\ : STD_LOGIC;
  signal \L4_sum0__98_carry__5_n_0\ : STD_LOGIC;
  signal \L4_sum0__98_carry__5_n_1\ : STD_LOGIC;
  signal \L4_sum0__98_carry__5_n_2\ : STD_LOGIC;
  signal \L4_sum0__98_carry__5_n_3\ : STD_LOGIC;
  signal \L4_sum0__98_carry__5_n_4\ : STD_LOGIC;
  signal \L4_sum0__98_carry__5_n_5\ : STD_LOGIC;
  signal \L4_sum0__98_carry__5_n_6\ : STD_LOGIC;
  signal \L4_sum0__98_carry__5_n_7\ : STD_LOGIC;
  signal \L4_sum0__98_carry__6_n_0\ : STD_LOGIC;
  signal \L4_sum0__98_carry__6_n_1\ : STD_LOGIC;
  signal \L4_sum0__98_carry__6_n_2\ : STD_LOGIC;
  signal \L4_sum0__98_carry__6_n_3\ : STD_LOGIC;
  signal \L4_sum0__98_carry__6_n_4\ : STD_LOGIC;
  signal \L4_sum0__98_carry__6_n_5\ : STD_LOGIC;
  signal \L4_sum0__98_carry__6_n_6\ : STD_LOGIC;
  signal \L4_sum0__98_carry__6_n_7\ : STD_LOGIC;
  signal \L4_sum0__98_carry__7_n_2\ : STD_LOGIC;
  signal \L4_sum0__98_carry__7_n_7\ : STD_LOGIC;
  signal \L4_sum0__98_carry_n_0\ : STD_LOGIC;
  signal \L4_sum0__98_carry_n_1\ : STD_LOGIC;
  signal \L4_sum0__98_carry_n_2\ : STD_LOGIC;
  signal \L4_sum0__98_carry_n_3\ : STD_LOGIC;
  signal \L4_sum0__98_carry_n_4\ : STD_LOGIC;
  signal \L4_sum0__98_carry_n_5\ : STD_LOGIC;
  signal \L4_sum0__98_carry_n_6\ : STD_LOGIC;
  signal \L4_sum0__98_carry_n_7\ : STD_LOGIC;
  signal \NLW_L4_sum0__0_carry__7_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_L4_sum0__0_carry__7_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_L4_sum0__196_carry__7_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_L4_sum0__196_carry__7_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_L4_sum0__294_carry__7_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_L4_sum0__294_carry__7_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_L4_sum0__392_carry__7_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_L4_sum0__392_carry__7_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_L4_sum0__490_carry__7_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \NLW_L4_sum0__490_carry__7_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_L4_sum0__596_carry__7_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_L4_sum0__98_carry__7_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_L4_sum0__98_carry__7_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute HLUTNM : string;
  attribute HLUTNM of \L4_sum0__490_carry__0_i_1\ : label is "lutpair161";
  attribute HLUTNM of \L4_sum0__490_carry__0_i_2\ : label is "lutpair160";
  attribute HLUTNM of \L4_sum0__490_carry__0_i_3\ : label is "lutpair159";
  attribute HLUTNM of \L4_sum0__490_carry__0_i_4\ : label is "lutpair158";
  attribute HLUTNM of \L4_sum0__490_carry__0_i_5\ : label is "lutpair162";
  attribute HLUTNM of \L4_sum0__490_carry__0_i_6\ : label is "lutpair161";
  attribute HLUTNM of \L4_sum0__490_carry__0_i_7\ : label is "lutpair160";
  attribute HLUTNM of \L4_sum0__490_carry__0_i_8\ : label is "lutpair159";
  attribute HLUTNM of \L4_sum0__490_carry__1_i_1\ : label is "lutpair165";
  attribute HLUTNM of \L4_sum0__490_carry__1_i_2\ : label is "lutpair164";
  attribute HLUTNM of \L4_sum0__490_carry__1_i_3\ : label is "lutpair163";
  attribute HLUTNM of \L4_sum0__490_carry__1_i_4\ : label is "lutpair162";
  attribute HLUTNM of \L4_sum0__490_carry__1_i_5\ : label is "lutpair166";
  attribute HLUTNM of \L4_sum0__490_carry__1_i_6\ : label is "lutpair165";
  attribute HLUTNM of \L4_sum0__490_carry__1_i_7\ : label is "lutpair164";
  attribute HLUTNM of \L4_sum0__490_carry__1_i_8\ : label is "lutpair163";
  attribute HLUTNM of \L4_sum0__490_carry__2_i_1\ : label is "lutpair169";
  attribute HLUTNM of \L4_sum0__490_carry__2_i_2\ : label is "lutpair168";
  attribute HLUTNM of \L4_sum0__490_carry__2_i_3\ : label is "lutpair167";
  attribute HLUTNM of \L4_sum0__490_carry__2_i_4\ : label is "lutpair166";
  attribute HLUTNM of \L4_sum0__490_carry__2_i_5\ : label is "lutpair170";
  attribute HLUTNM of \L4_sum0__490_carry__2_i_6\ : label is "lutpair169";
  attribute HLUTNM of \L4_sum0__490_carry__2_i_7\ : label is "lutpair168";
  attribute HLUTNM of \L4_sum0__490_carry__2_i_8\ : label is "lutpair167";
  attribute HLUTNM of \L4_sum0__490_carry__3_i_1\ : label is "lutpair173";
  attribute HLUTNM of \L4_sum0__490_carry__3_i_2\ : label is "lutpair172";
  attribute HLUTNM of \L4_sum0__490_carry__3_i_3\ : label is "lutpair171";
  attribute HLUTNM of \L4_sum0__490_carry__3_i_4\ : label is "lutpair170";
  attribute HLUTNM of \L4_sum0__490_carry__3_i_5\ : label is "lutpair174";
  attribute HLUTNM of \L4_sum0__490_carry__3_i_6\ : label is "lutpair173";
  attribute HLUTNM of \L4_sum0__490_carry__3_i_7\ : label is "lutpair172";
  attribute HLUTNM of \L4_sum0__490_carry__3_i_8\ : label is "lutpair171";
  attribute HLUTNM of \L4_sum0__490_carry__4_i_1\ : label is "lutpair177";
  attribute HLUTNM of \L4_sum0__490_carry__4_i_2\ : label is "lutpair176";
  attribute HLUTNM of \L4_sum0__490_carry__4_i_3\ : label is "lutpair175";
  attribute HLUTNM of \L4_sum0__490_carry__4_i_4\ : label is "lutpair174";
  attribute HLUTNM of \L4_sum0__490_carry__4_i_5\ : label is "lutpair178";
  attribute HLUTNM of \L4_sum0__490_carry__4_i_6\ : label is "lutpair177";
  attribute HLUTNM of \L4_sum0__490_carry__4_i_7\ : label is "lutpair176";
  attribute HLUTNM of \L4_sum0__490_carry__4_i_8\ : label is "lutpair175";
  attribute HLUTNM of \L4_sum0__490_carry__5_i_1\ : label is "lutpair181";
  attribute HLUTNM of \L4_sum0__490_carry__5_i_2\ : label is "lutpair180";
  attribute HLUTNM of \L4_sum0__490_carry__5_i_3\ : label is "lutpair179";
  attribute HLUTNM of \L4_sum0__490_carry__5_i_4\ : label is "lutpair178";
  attribute HLUTNM of \L4_sum0__490_carry__5_i_5\ : label is "lutpair182";
  attribute HLUTNM of \L4_sum0__490_carry__5_i_6\ : label is "lutpair181";
  attribute HLUTNM of \L4_sum0__490_carry__5_i_7\ : label is "lutpair180";
  attribute HLUTNM of \L4_sum0__490_carry__5_i_8\ : label is "lutpair179";
  attribute HLUTNM of \L4_sum0__490_carry__6_i_1\ : label is "lutpair185";
  attribute HLUTNM of \L4_sum0__490_carry__6_i_2\ : label is "lutpair184";
  attribute HLUTNM of \L4_sum0__490_carry__6_i_3\ : label is "lutpair183";
  attribute HLUTNM of \L4_sum0__490_carry__6_i_4\ : label is "lutpair182";
  attribute HLUTNM of \L4_sum0__490_carry__6_i_6\ : label is "lutpair185";
  attribute HLUTNM of \L4_sum0__490_carry__6_i_7\ : label is "lutpair184";
  attribute HLUTNM of \L4_sum0__490_carry__6_i_8\ : label is "lutpair183";
  attribute HLUTNM of \L4_sum0__490_carry_i_1\ : label is "lutpair157";
  attribute HLUTNM of \L4_sum0__490_carry_i_2\ : label is "lutpair156";
  attribute HLUTNM of \L4_sum0__490_carry_i_3\ : label is "lutpair155";
  attribute HLUTNM of \L4_sum0__490_carry_i_4\ : label is "lutpair158";
  attribute HLUTNM of \L4_sum0__490_carry_i_5\ : label is "lutpair157";
  attribute HLUTNM of \L4_sum0__490_carry_i_6\ : label is "lutpair156";
  attribute HLUTNM of \L4_sum0__490_carry_i_7\ : label is "lutpair155";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \L4_sum0__596_carry\ : label is 35;
  attribute ADDER_THRESHOLD of \L4_sum0__596_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \L4_sum0__596_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \L4_sum0__596_carry__2\ : label is 35;
  attribute ADDER_THRESHOLD of \L4_sum0__596_carry__3\ : label is 35;
  attribute ADDER_THRESHOLD of \L4_sum0__596_carry__4\ : label is 35;
  attribute ADDER_THRESHOLD of \L4_sum0__596_carry__5\ : label is 35;
  attribute ADDER_THRESHOLD of \L4_sum0__596_carry__6\ : label is 35;
  attribute ADDER_THRESHOLD of \L4_sum0__596_carry__7\ : label is 35;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \L4_sum0__596_carry__7_i_10\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \L4_sum0__596_carry__7_i_9\ : label is "soft_lutpair16";
begin
\L4_sum0__0_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \L4_sum0__0_carry_n_0\,
      CO(2) => \L4_sum0__0_carry_n_1\,
      CO(1) => \L4_sum0__0_carry_n_2\,
      CO(0) => \L4_sum0__0_carry_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => \L4_sum0__490_carry_i_3_0\(2 downto 0),
      DI(0) => '0',
      O(3) => \L4_sum0__0_carry_n_4\,
      O(2) => \L4_sum0__0_carry_n_5\,
      O(1) => \L4_sum0__0_carry_n_6\,
      O(0) => \L4_sum0__0_carry_n_7\,
      S(3 downto 0) => \L4_sum0__490_carry_i_3_1\(3 downto 0)
    );
\L4_sum0__0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \L4_sum0__0_carry_n_0\,
      CO(3) => \L4_sum0__0_carry__0_n_0\,
      CO(2) => \L4_sum0__0_carry__0_n_1\,
      CO(1) => \L4_sum0__0_carry__0_n_2\,
      CO(0) => \L4_sum0__0_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \L4_sum0__490_carry__0_i_3_0\(3 downto 0),
      O(3) => \L4_sum0__0_carry__0_n_4\,
      O(2) => \L4_sum0__0_carry__0_n_5\,
      O(1) => \L4_sum0__0_carry__0_n_6\,
      O(0) => \L4_sum0__0_carry__0_n_7\,
      S(3 downto 0) => \L4_sum0__490_carry__0_i_3_1\(3 downto 0)
    );
\L4_sum0__0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \L4_sum0__0_carry__0_n_0\,
      CO(3) => \L4_sum0__0_carry__1_n_0\,
      CO(2) => \L4_sum0__0_carry__1_n_1\,
      CO(1) => \L4_sum0__0_carry__1_n_2\,
      CO(0) => \L4_sum0__0_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \L4_sum0__490_carry__1_i_3_0\(3 downto 0),
      O(3) => \L4_sum0__0_carry__1_n_4\,
      O(2) => \L4_sum0__0_carry__1_n_5\,
      O(1) => \L4_sum0__0_carry__1_n_6\,
      O(0) => \L4_sum0__0_carry__1_n_7\,
      S(3 downto 0) => \L4_sum0__490_carry__1_i_3_1\(3 downto 0)
    );
\L4_sum0__0_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \L4_sum0__0_carry__1_n_0\,
      CO(3) => \L4_sum0__0_carry__2_n_0\,
      CO(2) => \L4_sum0__0_carry__2_n_1\,
      CO(1) => \L4_sum0__0_carry__2_n_2\,
      CO(0) => \L4_sum0__0_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \L4_sum0__490_carry__2_i_3_0\(3 downto 0),
      O(3) => \L4_sum0__0_carry__2_n_4\,
      O(2) => \L4_sum0__0_carry__2_n_5\,
      O(1) => \L4_sum0__0_carry__2_n_6\,
      O(0) => \L4_sum0__0_carry__2_n_7\,
      S(3 downto 0) => \L4_sum0__490_carry__2_i_3_1\(3 downto 0)
    );
\L4_sum0__0_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \L4_sum0__0_carry__2_n_0\,
      CO(3) => \L4_sum0__0_carry__3_n_0\,
      CO(2) => \L4_sum0__0_carry__3_n_1\,
      CO(1) => \L4_sum0__0_carry__3_n_2\,
      CO(0) => \L4_sum0__0_carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \L4_sum0__490_carry__3_i_3_0\(3 downto 0),
      O(3) => \L4_sum0__0_carry__3_n_4\,
      O(2) => \L4_sum0__0_carry__3_n_5\,
      O(1) => \L4_sum0__0_carry__3_n_6\,
      O(0) => \L4_sum0__0_carry__3_n_7\,
      S(3 downto 0) => \L4_sum0__490_carry__3_i_3_1\(3 downto 0)
    );
\L4_sum0__0_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \L4_sum0__0_carry__3_n_0\,
      CO(3) => \L4_sum0__0_carry__4_n_0\,
      CO(2) => \L4_sum0__0_carry__4_n_1\,
      CO(1) => \L4_sum0__0_carry__4_n_2\,
      CO(0) => \L4_sum0__0_carry__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \L4_sum0__490_carry__4_i_3_0\(3 downto 0),
      O(3) => \L4_sum0__0_carry__4_n_4\,
      O(2) => \L4_sum0__0_carry__4_n_5\,
      O(1) => \L4_sum0__0_carry__4_n_6\,
      O(0) => \L4_sum0__0_carry__4_n_7\,
      S(3 downto 0) => \L4_sum0__490_carry__4_i_3_1\(3 downto 0)
    );
\L4_sum0__0_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \L4_sum0__0_carry__4_n_0\,
      CO(3) => \L4_sum0__0_carry__5_n_0\,
      CO(2) => \L4_sum0__0_carry__5_n_1\,
      CO(1) => \L4_sum0__0_carry__5_n_2\,
      CO(0) => \L4_sum0__0_carry__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \L4_sum0__490_carry__5_i_3_0\(3 downto 0),
      O(3) => \L4_sum0__0_carry__5_n_4\,
      O(2) => \L4_sum0__0_carry__5_n_5\,
      O(1) => \L4_sum0__0_carry__5_n_6\,
      O(0) => \L4_sum0__0_carry__5_n_7\,
      S(3 downto 0) => \L4_sum0__490_carry__5_i_3_1\(3 downto 0)
    );
\L4_sum0__0_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \L4_sum0__0_carry__5_n_0\,
      CO(3) => \L4_sum0__0_carry__6_n_0\,
      CO(2) => \L4_sum0__0_carry__6_n_1\,
      CO(1) => \L4_sum0__0_carry__6_n_2\,
      CO(0) => \L4_sum0__0_carry__6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => DI(3 downto 0),
      O(3) => \L4_sum0__0_carry__6_n_4\,
      O(2) => \L4_sum0__0_carry__6_n_5\,
      O(1) => \L4_sum0__0_carry__6_n_6\,
      O(0) => \L4_sum0__0_carry__6_n_7\,
      S(3 downto 0) => \L4_sum0__490_carry__6_i_3_0\(3 downto 0)
    );
\L4_sum0__0_carry__7\: unisim.vcomponents.CARRY4
     port map (
      CI => \L4_sum0__0_carry__6_n_0\,
      CO(3 downto 2) => \NLW_L4_sum0__0_carry__7_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \L4_sum0__0_carry__7_n_2\,
      CO(0) => \NLW_L4_sum0__0_carry__7_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_L4_sum0__0_carry__7_O_UNCONNECTED\(3 downto 1),
      O(0) => \L4_sum0__0_carry__7_n_7\,
      S(3 downto 1) => B"001",
      S(0) => S(0)
    );
\L4_sum0__196_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \L4_sum0__196_carry_n_0\,
      CO(2) => \L4_sum0__196_carry_n_1\,
      CO(1) => \L4_sum0__196_carry_n_2\,
      CO(0) => \L4_sum0__196_carry_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => \monitor_count_reg[3]\(2 downto 0),
      DI(0) => '0',
      O(3) => \L4_sum0__196_carry_n_4\,
      O(2) => \L4_sum0__196_carry_n_5\,
      O(1) => \L4_sum0__196_carry_n_6\,
      O(0) => \L4_sum0__196_carry_n_7\,
      S(3 downto 0) => \monitor_count_reg[3]_0\(3 downto 0)
    );
\L4_sum0__196_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \L4_sum0__196_carry_n_0\,
      CO(3) => \L4_sum0__196_carry__0_n_0\,
      CO(2) => \L4_sum0__196_carry__0_n_1\,
      CO(1) => \L4_sum0__196_carry__0_n_2\,
      CO(0) => \L4_sum0__196_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \L4_sum0__596_carry__0_i_8_0\(3 downto 0),
      O(3) => \L4_sum0__196_carry__0_n_4\,
      O(2) => \L4_sum0__196_carry__0_n_5\,
      O(1) => \L4_sum0__196_carry__0_n_6\,
      O(0) => \L4_sum0__196_carry__0_n_7\,
      S(3 downto 0) => \L4_sum0__596_carry__0_i_8_1\(3 downto 0)
    );
\L4_sum0__196_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \L4_sum0__196_carry__0_n_0\,
      CO(3) => \L4_sum0__196_carry__1_n_0\,
      CO(2) => \L4_sum0__196_carry__1_n_1\,
      CO(1) => \L4_sum0__196_carry__1_n_2\,
      CO(0) => \L4_sum0__196_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \L4_sum0__596_carry__1_i_8_0\(3 downto 0),
      O(3) => \L4_sum0__196_carry__1_n_4\,
      O(2) => \L4_sum0__196_carry__1_n_5\,
      O(1) => \L4_sum0__196_carry__1_n_6\,
      O(0) => \L4_sum0__196_carry__1_n_7\,
      S(3 downto 0) => \L4_sum0__596_carry__1_i_8_1\(3 downto 0)
    );
\L4_sum0__196_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \L4_sum0__196_carry__1_n_0\,
      CO(3) => \L4_sum0__196_carry__2_n_0\,
      CO(2) => \L4_sum0__196_carry__2_n_1\,
      CO(1) => \L4_sum0__196_carry__2_n_2\,
      CO(0) => \L4_sum0__196_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \L4_sum0__596_carry__2_i_8_0\(3 downto 0),
      O(3) => \L4_sum0__196_carry__2_n_4\,
      O(2) => \L4_sum0__196_carry__2_n_5\,
      O(1) => \L4_sum0__196_carry__2_n_6\,
      O(0) => \L4_sum0__196_carry__2_n_7\,
      S(3 downto 0) => \L4_sum0__596_carry__2_i_8_1\(3 downto 0)
    );
\L4_sum0__196_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \L4_sum0__196_carry__2_n_0\,
      CO(3) => \L4_sum0__196_carry__3_n_0\,
      CO(2) => \L4_sum0__196_carry__3_n_1\,
      CO(1) => \L4_sum0__196_carry__3_n_2\,
      CO(0) => \L4_sum0__196_carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \L4_sum0__596_carry__3_i_8_0\(3 downto 0),
      O(3) => \L4_sum0__196_carry__3_n_4\,
      O(2) => \L4_sum0__196_carry__3_n_5\,
      O(1) => \L4_sum0__196_carry__3_n_6\,
      O(0) => \L4_sum0__196_carry__3_n_7\,
      S(3 downto 0) => \L4_sum0__596_carry__3_i_8_1\(3 downto 0)
    );
\L4_sum0__196_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \L4_sum0__196_carry__3_n_0\,
      CO(3) => \L4_sum0__196_carry__4_n_0\,
      CO(2) => \L4_sum0__196_carry__4_n_1\,
      CO(1) => \L4_sum0__196_carry__4_n_2\,
      CO(0) => \L4_sum0__196_carry__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \L4_sum0__596_carry__4_i_8_0\(3 downto 0),
      O(3) => \L4_sum0__196_carry__4_n_4\,
      O(2) => \L4_sum0__196_carry__4_n_5\,
      O(1) => \L4_sum0__196_carry__4_n_6\,
      O(0) => \L4_sum0__196_carry__4_n_7\,
      S(3 downto 0) => \L4_sum0__596_carry__4_i_8_1\(3 downto 0)
    );
\L4_sum0__196_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \L4_sum0__196_carry__4_n_0\,
      CO(3) => \L4_sum0__196_carry__5_n_0\,
      CO(2) => \L4_sum0__196_carry__5_n_1\,
      CO(1) => \L4_sum0__196_carry__5_n_2\,
      CO(0) => \L4_sum0__196_carry__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \L4_sum0__596_carry__5_i_8_0\(3 downto 0),
      O(3) => \L4_sum0__196_carry__5_n_4\,
      O(2) => \L4_sum0__196_carry__5_n_5\,
      O(1) => \L4_sum0__196_carry__5_n_6\,
      O(0) => \L4_sum0__196_carry__5_n_7\,
      S(3 downto 0) => \L4_sum0__596_carry__5_i_8_1\(3 downto 0)
    );
\L4_sum0__196_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \L4_sum0__196_carry__5_n_0\,
      CO(3) => \L4_sum0__196_carry__6_n_0\,
      CO(2) => \L4_sum0__196_carry__6_n_1\,
      CO(1) => \L4_sum0__196_carry__6_n_2\,
      CO(0) => \L4_sum0__196_carry__6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \L4_sum0__596_carry__6_i_8_0\(3 downto 0),
      O(3) => \L4_sum0__196_carry__6_n_4\,
      O(2) => \L4_sum0__196_carry__6_n_5\,
      O(1) => \L4_sum0__196_carry__6_n_6\,
      O(0) => \L4_sum0__196_carry__6_n_7\,
      S(3 downto 0) => \L4_sum0__596_carry__6_i_8_1\(3 downto 0)
    );
\L4_sum0__196_carry__7\: unisim.vcomponents.CARRY4
     port map (
      CI => \L4_sum0__196_carry__6_n_0\,
      CO(3 downto 2) => \NLW_L4_sum0__196_carry__7_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \L4_sum0__196_carry__7_n_2\,
      CO(0) => \NLW_L4_sum0__196_carry__7_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_L4_sum0__196_carry__7_O_UNCONNECTED\(3 downto 1),
      O(0) => \L4_sum0__196_carry__7_n_7\,
      S(3 downto 1) => B"001",
      S(0) => \L4_sum0__596_carry__7_i_7_0\(0)
    );
\L4_sum0__294_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \L4_sum0__294_carry_n_0\,
      CO(2) => \L4_sum0__294_carry_n_1\,
      CO(1) => \L4_sum0__294_carry_n_2\,
      CO(0) => \L4_sum0__294_carry_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => \L4_sum0__596_carry_i_7_0\(2 downto 0),
      DI(0) => '0',
      O(3) => \L4_sum0__294_carry_n_4\,
      O(2) => \L4_sum0__294_carry_n_5\,
      O(1) => \L4_sum0__294_carry_n_6\,
      O(0) => \L4_sum0__294_carry_n_7\,
      S(3 downto 0) => \L4_sum0__596_carry_i_7_1\(3 downto 0)
    );
\L4_sum0__294_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \L4_sum0__294_carry_n_0\,
      CO(3) => \L4_sum0__294_carry__0_n_0\,
      CO(2) => \L4_sum0__294_carry__0_n_1\,
      CO(1) => \L4_sum0__294_carry__0_n_2\,
      CO(0) => \L4_sum0__294_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \L4_sum0__596_carry__0_i_7_0\(3 downto 0),
      O(3) => \L4_sum0__294_carry__0_n_4\,
      O(2) => \L4_sum0__294_carry__0_n_5\,
      O(1) => \L4_sum0__294_carry__0_n_6\,
      O(0) => \L4_sum0__294_carry__0_n_7\,
      S(3 downto 0) => \L4_sum0__596_carry__0_i_7_1\(3 downto 0)
    );
\L4_sum0__294_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \L4_sum0__294_carry__0_n_0\,
      CO(3) => \L4_sum0__294_carry__1_n_0\,
      CO(2) => \L4_sum0__294_carry__1_n_1\,
      CO(1) => \L4_sum0__294_carry__1_n_2\,
      CO(0) => \L4_sum0__294_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \L4_sum0__596_carry__1_i_7_0\(3 downto 0),
      O(3) => \L4_sum0__294_carry__1_n_4\,
      O(2) => \L4_sum0__294_carry__1_n_5\,
      O(1) => \L4_sum0__294_carry__1_n_6\,
      O(0) => \L4_sum0__294_carry__1_n_7\,
      S(3 downto 0) => \L4_sum0__596_carry__1_i_7_1\(3 downto 0)
    );
\L4_sum0__294_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \L4_sum0__294_carry__1_n_0\,
      CO(3) => \L4_sum0__294_carry__2_n_0\,
      CO(2) => \L4_sum0__294_carry__2_n_1\,
      CO(1) => \L4_sum0__294_carry__2_n_2\,
      CO(0) => \L4_sum0__294_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \L4_sum0__596_carry__2_i_7_0\(3 downto 0),
      O(3) => \L4_sum0__294_carry__2_n_4\,
      O(2) => \L4_sum0__294_carry__2_n_5\,
      O(1) => \L4_sum0__294_carry__2_n_6\,
      O(0) => \L4_sum0__294_carry__2_n_7\,
      S(3 downto 0) => \L4_sum0__596_carry__2_i_7_1\(3 downto 0)
    );
\L4_sum0__294_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \L4_sum0__294_carry__2_n_0\,
      CO(3) => \L4_sum0__294_carry__3_n_0\,
      CO(2) => \L4_sum0__294_carry__3_n_1\,
      CO(1) => \L4_sum0__294_carry__3_n_2\,
      CO(0) => \L4_sum0__294_carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \L4_sum0__596_carry__3_i_7_0\(3 downto 0),
      O(3) => \L4_sum0__294_carry__3_n_4\,
      O(2) => \L4_sum0__294_carry__3_n_5\,
      O(1) => \L4_sum0__294_carry__3_n_6\,
      O(0) => \L4_sum0__294_carry__3_n_7\,
      S(3 downto 0) => \L4_sum0__596_carry__3_i_7_1\(3 downto 0)
    );
\L4_sum0__294_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \L4_sum0__294_carry__3_n_0\,
      CO(3) => \L4_sum0__294_carry__4_n_0\,
      CO(2) => \L4_sum0__294_carry__4_n_1\,
      CO(1) => \L4_sum0__294_carry__4_n_2\,
      CO(0) => \L4_sum0__294_carry__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \L4_sum0__596_carry__4_i_7_0\(3 downto 0),
      O(3) => \L4_sum0__294_carry__4_n_4\,
      O(2) => \L4_sum0__294_carry__4_n_5\,
      O(1) => \L4_sum0__294_carry__4_n_6\,
      O(0) => \L4_sum0__294_carry__4_n_7\,
      S(3 downto 0) => \L4_sum0__596_carry__4_i_7_1\(3 downto 0)
    );
\L4_sum0__294_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \L4_sum0__294_carry__4_n_0\,
      CO(3) => \L4_sum0__294_carry__5_n_0\,
      CO(2) => \L4_sum0__294_carry__5_n_1\,
      CO(1) => \L4_sum0__294_carry__5_n_2\,
      CO(0) => \L4_sum0__294_carry__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \L4_sum0__596_carry__5_i_7_0\(3 downto 0),
      O(3) => \L4_sum0__294_carry__5_n_4\,
      O(2) => \L4_sum0__294_carry__5_n_5\,
      O(1) => \L4_sum0__294_carry__5_n_6\,
      O(0) => \L4_sum0__294_carry__5_n_7\,
      S(3 downto 0) => \L4_sum0__596_carry__5_i_7_1\(3 downto 0)
    );
\L4_sum0__294_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \L4_sum0__294_carry__5_n_0\,
      CO(3) => \L4_sum0__294_carry__6_n_0\,
      CO(2) => \L4_sum0__294_carry__6_n_1\,
      CO(1) => \L4_sum0__294_carry__6_n_2\,
      CO(0) => \L4_sum0__294_carry__6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \L4_sum0__596_carry__6_i_7_0\(3 downto 0),
      O(3) => \L4_sum0__294_carry__6_n_4\,
      O(2) => \L4_sum0__294_carry__6_n_5\,
      O(1) => \L4_sum0__294_carry__6_n_6\,
      O(0) => \L4_sum0__294_carry__6_n_7\,
      S(3 downto 0) => \L4_sum0__596_carry__6_i_7_1\(3 downto 0)
    );
\L4_sum0__294_carry__7\: unisim.vcomponents.CARRY4
     port map (
      CI => \L4_sum0__294_carry__6_n_0\,
      CO(3 downto 2) => \NLW_L4_sum0__294_carry__7_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \L4_sum0__294_carry__7_n_2\,
      CO(0) => \NLW_L4_sum0__294_carry__7_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_L4_sum0__294_carry__7_O_UNCONNECTED\(3 downto 1),
      O(0) => \L4_sum0__294_carry__7_n_7\,
      S(3 downto 1) => B"001",
      S(0) => \L4_sum0__596_carry__7_i_6_0\(0)
    );
\L4_sum0__392_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \L4_sum0__392_carry_n_0\,
      CO(2) => \L4_sum0__392_carry_n_1\,
      CO(1) => \L4_sum0__392_carry_n_2\,
      CO(0) => \L4_sum0__392_carry_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => \L4_sum0__596_carry_i_7_2\(2 downto 0),
      DI(0) => '0',
      O(3) => \L4_sum0__392_carry_n_4\,
      O(2) => \L4_sum0__392_carry_n_5\,
      O(1) => \L4_sum0__392_carry_n_6\,
      O(0) => \L4_sum0__392_carry_n_7\,
      S(3 downto 0) => \L4_sum0__596_carry_i_7_3\(3 downto 0)
    );
\L4_sum0__392_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \L4_sum0__392_carry_n_0\,
      CO(3) => \L4_sum0__392_carry__0_n_0\,
      CO(2) => \L4_sum0__392_carry__0_n_1\,
      CO(1) => \L4_sum0__392_carry__0_n_2\,
      CO(0) => \L4_sum0__392_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \L4_sum0__596_carry__0_i_7_2\(3 downto 0),
      O(3) => \L4_sum0__392_carry__0_n_4\,
      O(2) => \L4_sum0__392_carry__0_n_5\,
      O(1) => \L4_sum0__392_carry__0_n_6\,
      O(0) => \L4_sum0__392_carry__0_n_7\,
      S(3 downto 0) => \L4_sum0__596_carry__0_i_7_3\(3 downto 0)
    );
\L4_sum0__392_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \L4_sum0__392_carry__0_n_0\,
      CO(3) => \L4_sum0__392_carry__1_n_0\,
      CO(2) => \L4_sum0__392_carry__1_n_1\,
      CO(1) => \L4_sum0__392_carry__1_n_2\,
      CO(0) => \L4_sum0__392_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \L4_sum0__596_carry__1_i_7_2\(3 downto 0),
      O(3) => \L4_sum0__392_carry__1_n_4\,
      O(2) => \L4_sum0__392_carry__1_n_5\,
      O(1) => \L4_sum0__392_carry__1_n_6\,
      O(0) => \L4_sum0__392_carry__1_n_7\,
      S(3 downto 0) => \L4_sum0__596_carry__1_i_7_3\(3 downto 0)
    );
\L4_sum0__392_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \L4_sum0__392_carry__1_n_0\,
      CO(3) => \L4_sum0__392_carry__2_n_0\,
      CO(2) => \L4_sum0__392_carry__2_n_1\,
      CO(1) => \L4_sum0__392_carry__2_n_2\,
      CO(0) => \L4_sum0__392_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \L4_sum0__596_carry__2_i_7_2\(3 downto 0),
      O(3) => \L4_sum0__392_carry__2_n_4\,
      O(2) => \L4_sum0__392_carry__2_n_5\,
      O(1) => \L4_sum0__392_carry__2_n_6\,
      O(0) => \L4_sum0__392_carry__2_n_7\,
      S(3 downto 0) => \L4_sum0__596_carry__2_i_7_3\(3 downto 0)
    );
\L4_sum0__392_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \L4_sum0__392_carry__2_n_0\,
      CO(3) => \L4_sum0__392_carry__3_n_0\,
      CO(2) => \L4_sum0__392_carry__3_n_1\,
      CO(1) => \L4_sum0__392_carry__3_n_2\,
      CO(0) => \L4_sum0__392_carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \L4_sum0__596_carry__3_i_7_2\(3 downto 0),
      O(3) => \L4_sum0__392_carry__3_n_4\,
      O(2) => \L4_sum0__392_carry__3_n_5\,
      O(1) => \L4_sum0__392_carry__3_n_6\,
      O(0) => \L4_sum0__392_carry__3_n_7\,
      S(3 downto 0) => \L4_sum0__596_carry__3_i_7_3\(3 downto 0)
    );
\L4_sum0__392_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \L4_sum0__392_carry__3_n_0\,
      CO(3) => \L4_sum0__392_carry__4_n_0\,
      CO(2) => \L4_sum0__392_carry__4_n_1\,
      CO(1) => \L4_sum0__392_carry__4_n_2\,
      CO(0) => \L4_sum0__392_carry__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \L4_sum0__596_carry__4_i_7_2\(3 downto 0),
      O(3) => \L4_sum0__392_carry__4_n_4\,
      O(2) => \L4_sum0__392_carry__4_n_5\,
      O(1) => \L4_sum0__392_carry__4_n_6\,
      O(0) => \L4_sum0__392_carry__4_n_7\,
      S(3 downto 0) => \L4_sum0__596_carry__4_i_7_3\(3 downto 0)
    );
\L4_sum0__392_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \L4_sum0__392_carry__4_n_0\,
      CO(3) => \L4_sum0__392_carry__5_n_0\,
      CO(2) => \L4_sum0__392_carry__5_n_1\,
      CO(1) => \L4_sum0__392_carry__5_n_2\,
      CO(0) => \L4_sum0__392_carry__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \L4_sum0__596_carry__5_i_7_2\(3 downto 0),
      O(3) => \L4_sum0__392_carry__5_n_4\,
      O(2) => \L4_sum0__392_carry__5_n_5\,
      O(1) => \L4_sum0__392_carry__5_n_6\,
      O(0) => \L4_sum0__392_carry__5_n_7\,
      S(3 downto 0) => \L4_sum0__596_carry__5_i_7_3\(3 downto 0)
    );
\L4_sum0__392_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \L4_sum0__392_carry__5_n_0\,
      CO(3) => \L4_sum0__392_carry__6_n_0\,
      CO(2) => \L4_sum0__392_carry__6_n_1\,
      CO(1) => \L4_sum0__392_carry__6_n_2\,
      CO(0) => \L4_sum0__392_carry__6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \L4_sum0__596_carry__6_i_7_2\(3 downto 0),
      O(3) => \L4_sum0__392_carry__6_n_4\,
      O(2) => \L4_sum0__392_carry__6_n_5\,
      O(1) => \L4_sum0__392_carry__6_n_6\,
      O(0) => \L4_sum0__392_carry__6_n_7\,
      S(3 downto 0) => \L4_sum0__596_carry__6_i_7_3\(3 downto 0)
    );
\L4_sum0__392_carry__7\: unisim.vcomponents.CARRY4
     port map (
      CI => \L4_sum0__392_carry__6_n_0\,
      CO(3 downto 2) => \NLW_L4_sum0__392_carry__7_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \L4_sum0__392_carry__7_n_2\,
      CO(0) => \NLW_L4_sum0__392_carry__7_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_L4_sum0__392_carry__7_O_UNCONNECTED\(3 downto 1),
      O(0) => \L4_sum0__392_carry__7_n_7\,
      S(3 downto 1) => B"001",
      S(0) => \L4_sum0__596_carry__7_i_6_1\(0)
    );
\L4_sum0__490_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \L4_sum0__490_carry_n_0\,
      CO(2) => \L4_sum0__490_carry_n_1\,
      CO(1) => \L4_sum0__490_carry_n_2\,
      CO(0) => \L4_sum0__490_carry_n_3\,
      CYINIT => '0',
      DI(3) => \L4_sum0__490_carry_i_1_n_0\,
      DI(2) => \L4_sum0__490_carry_i_2_n_0\,
      DI(1) => \L4_sum0__490_carry_i_3_n_0\,
      DI(0) => '0',
      O(3) => \L4_sum0__490_carry_n_4\,
      O(2) => \L4_sum0__490_carry_n_5\,
      O(1) => \L4_sum0__490_carry_n_6\,
      O(0) => \L4_sum0__490_carry_n_7\,
      S(3) => \L4_sum0__490_carry_i_4_n_0\,
      S(2) => \L4_sum0__490_carry_i_5_n_0\,
      S(1) => \L4_sum0__490_carry_i_6_n_0\,
      S(0) => \L4_sum0__490_carry_i_7_n_0\
    );
\L4_sum0__490_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \L4_sum0__490_carry_n_0\,
      CO(3) => \L4_sum0__490_carry__0_n_0\,
      CO(2) => \L4_sum0__490_carry__0_n_1\,
      CO(1) => \L4_sum0__490_carry__0_n_2\,
      CO(0) => \L4_sum0__490_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \L4_sum0__490_carry__0_i_1_n_0\,
      DI(2) => \L4_sum0__490_carry__0_i_2_n_0\,
      DI(1) => \L4_sum0__490_carry__0_i_3_n_0\,
      DI(0) => \L4_sum0__490_carry__0_i_4_n_0\,
      O(3) => \L4_sum0__490_carry__0_n_4\,
      O(2) => \L4_sum0__490_carry__0_n_5\,
      O(1) => \L4_sum0__490_carry__0_n_6\,
      O(0) => \L4_sum0__490_carry__0_n_7\,
      S(3) => \L4_sum0__490_carry__0_i_5_n_0\,
      S(2) => \L4_sum0__490_carry__0_i_6_n_0\,
      S(1) => \L4_sum0__490_carry__0_i_7_n_0\,
      S(0) => \L4_sum0__490_carry__0_i_8_n_0\
    );
\L4_sum0__490_carry__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \L4_sum0__98_carry__0_n_5\,
      I1 => \L4_sum0__0_carry__0_n_5\,
      I2 => \ROs[15].count\(6),
      O => \L4_sum0__490_carry__0_i_1_n_0\
    );
\L4_sum0__490_carry__0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \L4_sum0__98_carry__0_n_6\,
      I1 => \L4_sum0__0_carry__0_n_6\,
      I2 => \ROs[15].count\(5),
      O => \L4_sum0__490_carry__0_i_2_n_0\
    );
\L4_sum0__490_carry__0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \L4_sum0__98_carry__0_n_7\,
      I1 => \L4_sum0__0_carry__0_n_7\,
      I2 => \ROs[15].count\(4),
      O => \L4_sum0__490_carry__0_i_3_n_0\
    );
\L4_sum0__490_carry__0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \L4_sum0__98_carry_n_4\,
      I1 => \L4_sum0__0_carry_n_4\,
      I2 => \ROs[15].count\(3),
      O => \L4_sum0__490_carry__0_i_4_n_0\
    );
\L4_sum0__490_carry__0_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \L4_sum0__98_carry__0_n_4\,
      I1 => \L4_sum0__0_carry__0_n_4\,
      I2 => \ROs[15].count\(7),
      I3 => \L4_sum0__490_carry__0_i_1_n_0\,
      O => \L4_sum0__490_carry__0_i_5_n_0\
    );
\L4_sum0__490_carry__0_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \L4_sum0__98_carry__0_n_5\,
      I1 => \L4_sum0__0_carry__0_n_5\,
      I2 => \ROs[15].count\(6),
      I3 => \L4_sum0__490_carry__0_i_2_n_0\,
      O => \L4_sum0__490_carry__0_i_6_n_0\
    );
\L4_sum0__490_carry__0_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \L4_sum0__98_carry__0_n_6\,
      I1 => \L4_sum0__0_carry__0_n_6\,
      I2 => \ROs[15].count\(5),
      I3 => \L4_sum0__490_carry__0_i_3_n_0\,
      O => \L4_sum0__490_carry__0_i_7_n_0\
    );
\L4_sum0__490_carry__0_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \L4_sum0__98_carry__0_n_7\,
      I1 => \L4_sum0__0_carry__0_n_7\,
      I2 => \ROs[15].count\(4),
      I3 => \L4_sum0__490_carry__0_i_4_n_0\,
      O => \L4_sum0__490_carry__0_i_8_n_0\
    );
\L4_sum0__490_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \L4_sum0__490_carry__0_n_0\,
      CO(3) => \L4_sum0__490_carry__1_n_0\,
      CO(2) => \L4_sum0__490_carry__1_n_1\,
      CO(1) => \L4_sum0__490_carry__1_n_2\,
      CO(0) => \L4_sum0__490_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => \L4_sum0__490_carry__1_i_1_n_0\,
      DI(2) => \L4_sum0__490_carry__1_i_2_n_0\,
      DI(1) => \L4_sum0__490_carry__1_i_3_n_0\,
      DI(0) => \L4_sum0__490_carry__1_i_4_n_0\,
      O(3) => \L4_sum0__490_carry__1_n_4\,
      O(2) => \L4_sum0__490_carry__1_n_5\,
      O(1) => \L4_sum0__490_carry__1_n_6\,
      O(0) => \L4_sum0__490_carry__1_n_7\,
      S(3) => \L4_sum0__490_carry__1_i_5_n_0\,
      S(2) => \L4_sum0__490_carry__1_i_6_n_0\,
      S(1) => \L4_sum0__490_carry__1_i_7_n_0\,
      S(0) => \L4_sum0__490_carry__1_i_8_n_0\
    );
\L4_sum0__490_carry__1_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \L4_sum0__98_carry__1_n_5\,
      I1 => \L4_sum0__0_carry__1_n_5\,
      I2 => \ROs[15].count\(10),
      O => \L4_sum0__490_carry__1_i_1_n_0\
    );
\L4_sum0__490_carry__1_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \L4_sum0__98_carry__1_n_6\,
      I1 => \L4_sum0__0_carry__1_n_6\,
      I2 => \ROs[15].count\(9),
      O => \L4_sum0__490_carry__1_i_2_n_0\
    );
\L4_sum0__490_carry__1_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \L4_sum0__98_carry__1_n_7\,
      I1 => \L4_sum0__0_carry__1_n_7\,
      I2 => \ROs[15].count\(8),
      O => \L4_sum0__490_carry__1_i_3_n_0\
    );
\L4_sum0__490_carry__1_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \L4_sum0__98_carry__0_n_4\,
      I1 => \L4_sum0__0_carry__0_n_4\,
      I2 => \ROs[15].count\(7),
      O => \L4_sum0__490_carry__1_i_4_n_0\
    );
\L4_sum0__490_carry__1_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \L4_sum0__98_carry__1_n_4\,
      I1 => \L4_sum0__0_carry__1_n_4\,
      I2 => \ROs[15].count\(11),
      I3 => \L4_sum0__490_carry__1_i_1_n_0\,
      O => \L4_sum0__490_carry__1_i_5_n_0\
    );
\L4_sum0__490_carry__1_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \L4_sum0__98_carry__1_n_5\,
      I1 => \L4_sum0__0_carry__1_n_5\,
      I2 => \ROs[15].count\(10),
      I3 => \L4_sum0__490_carry__1_i_2_n_0\,
      O => \L4_sum0__490_carry__1_i_6_n_0\
    );
\L4_sum0__490_carry__1_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \L4_sum0__98_carry__1_n_6\,
      I1 => \L4_sum0__0_carry__1_n_6\,
      I2 => \ROs[15].count\(9),
      I3 => \L4_sum0__490_carry__1_i_3_n_0\,
      O => \L4_sum0__490_carry__1_i_7_n_0\
    );
\L4_sum0__490_carry__1_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \L4_sum0__98_carry__1_n_7\,
      I1 => \L4_sum0__0_carry__1_n_7\,
      I2 => \ROs[15].count\(8),
      I3 => \L4_sum0__490_carry__1_i_4_n_0\,
      O => \L4_sum0__490_carry__1_i_8_n_0\
    );
\L4_sum0__490_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \L4_sum0__490_carry__1_n_0\,
      CO(3) => \L4_sum0__490_carry__2_n_0\,
      CO(2) => \L4_sum0__490_carry__2_n_1\,
      CO(1) => \L4_sum0__490_carry__2_n_2\,
      CO(0) => \L4_sum0__490_carry__2_n_3\,
      CYINIT => '0',
      DI(3) => \L4_sum0__490_carry__2_i_1_n_0\,
      DI(2) => \L4_sum0__490_carry__2_i_2_n_0\,
      DI(1) => \L4_sum0__490_carry__2_i_3_n_0\,
      DI(0) => \L4_sum0__490_carry__2_i_4_n_0\,
      O(3) => \L4_sum0__490_carry__2_n_4\,
      O(2) => \L4_sum0__490_carry__2_n_5\,
      O(1) => \L4_sum0__490_carry__2_n_6\,
      O(0) => \L4_sum0__490_carry__2_n_7\,
      S(3) => \L4_sum0__490_carry__2_i_5_n_0\,
      S(2) => \L4_sum0__490_carry__2_i_6_n_0\,
      S(1) => \L4_sum0__490_carry__2_i_7_n_0\,
      S(0) => \L4_sum0__490_carry__2_i_8_n_0\
    );
\L4_sum0__490_carry__2_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \L4_sum0__98_carry__2_n_5\,
      I1 => \L4_sum0__0_carry__2_n_5\,
      I2 => \ROs[15].count\(14),
      O => \L4_sum0__490_carry__2_i_1_n_0\
    );
\L4_sum0__490_carry__2_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \L4_sum0__98_carry__2_n_6\,
      I1 => \L4_sum0__0_carry__2_n_6\,
      I2 => \ROs[15].count\(13),
      O => \L4_sum0__490_carry__2_i_2_n_0\
    );
\L4_sum0__490_carry__2_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \L4_sum0__98_carry__2_n_7\,
      I1 => \L4_sum0__0_carry__2_n_7\,
      I2 => \ROs[15].count\(12),
      O => \L4_sum0__490_carry__2_i_3_n_0\
    );
\L4_sum0__490_carry__2_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \L4_sum0__98_carry__1_n_4\,
      I1 => \L4_sum0__0_carry__1_n_4\,
      I2 => \ROs[15].count\(11),
      O => \L4_sum0__490_carry__2_i_4_n_0\
    );
\L4_sum0__490_carry__2_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \L4_sum0__98_carry__2_n_4\,
      I1 => \L4_sum0__0_carry__2_n_4\,
      I2 => \ROs[15].count\(15),
      I3 => \L4_sum0__490_carry__2_i_1_n_0\,
      O => \L4_sum0__490_carry__2_i_5_n_0\
    );
\L4_sum0__490_carry__2_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \L4_sum0__98_carry__2_n_5\,
      I1 => \L4_sum0__0_carry__2_n_5\,
      I2 => \ROs[15].count\(14),
      I3 => \L4_sum0__490_carry__2_i_2_n_0\,
      O => \L4_sum0__490_carry__2_i_6_n_0\
    );
\L4_sum0__490_carry__2_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \L4_sum0__98_carry__2_n_6\,
      I1 => \L4_sum0__0_carry__2_n_6\,
      I2 => \ROs[15].count\(13),
      I3 => \L4_sum0__490_carry__2_i_3_n_0\,
      O => \L4_sum0__490_carry__2_i_7_n_0\
    );
\L4_sum0__490_carry__2_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \L4_sum0__98_carry__2_n_7\,
      I1 => \L4_sum0__0_carry__2_n_7\,
      I2 => \ROs[15].count\(12),
      I3 => \L4_sum0__490_carry__2_i_4_n_0\,
      O => \L4_sum0__490_carry__2_i_8_n_0\
    );
\L4_sum0__490_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \L4_sum0__490_carry__2_n_0\,
      CO(3) => \L4_sum0__490_carry__3_n_0\,
      CO(2) => \L4_sum0__490_carry__3_n_1\,
      CO(1) => \L4_sum0__490_carry__3_n_2\,
      CO(0) => \L4_sum0__490_carry__3_n_3\,
      CYINIT => '0',
      DI(3) => \L4_sum0__490_carry__3_i_1_n_0\,
      DI(2) => \L4_sum0__490_carry__3_i_2_n_0\,
      DI(1) => \L4_sum0__490_carry__3_i_3_n_0\,
      DI(0) => \L4_sum0__490_carry__3_i_4_n_0\,
      O(3) => \L4_sum0__490_carry__3_n_4\,
      O(2) => \L4_sum0__490_carry__3_n_5\,
      O(1) => \L4_sum0__490_carry__3_n_6\,
      O(0) => \L4_sum0__490_carry__3_n_7\,
      S(3) => \L4_sum0__490_carry__3_i_5_n_0\,
      S(2) => \L4_sum0__490_carry__3_i_6_n_0\,
      S(1) => \L4_sum0__490_carry__3_i_7_n_0\,
      S(0) => \L4_sum0__490_carry__3_i_8_n_0\
    );
\L4_sum0__490_carry__3_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \L4_sum0__98_carry__3_n_5\,
      I1 => \L4_sum0__0_carry__3_n_5\,
      I2 => \ROs[15].count\(18),
      O => \L4_sum0__490_carry__3_i_1_n_0\
    );
\L4_sum0__490_carry__3_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \L4_sum0__98_carry__3_n_6\,
      I1 => \L4_sum0__0_carry__3_n_6\,
      I2 => \ROs[15].count\(17),
      O => \L4_sum0__490_carry__3_i_2_n_0\
    );
\L4_sum0__490_carry__3_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \L4_sum0__98_carry__3_n_7\,
      I1 => \L4_sum0__0_carry__3_n_7\,
      I2 => \ROs[15].count\(16),
      O => \L4_sum0__490_carry__3_i_3_n_0\
    );
\L4_sum0__490_carry__3_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \L4_sum0__98_carry__2_n_4\,
      I1 => \L4_sum0__0_carry__2_n_4\,
      I2 => \ROs[15].count\(15),
      O => \L4_sum0__490_carry__3_i_4_n_0\
    );
\L4_sum0__490_carry__3_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \L4_sum0__98_carry__3_n_4\,
      I1 => \L4_sum0__0_carry__3_n_4\,
      I2 => \ROs[15].count\(19),
      I3 => \L4_sum0__490_carry__3_i_1_n_0\,
      O => \L4_sum0__490_carry__3_i_5_n_0\
    );
\L4_sum0__490_carry__3_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \L4_sum0__98_carry__3_n_5\,
      I1 => \L4_sum0__0_carry__3_n_5\,
      I2 => \ROs[15].count\(18),
      I3 => \L4_sum0__490_carry__3_i_2_n_0\,
      O => \L4_sum0__490_carry__3_i_6_n_0\
    );
\L4_sum0__490_carry__3_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \L4_sum0__98_carry__3_n_6\,
      I1 => \L4_sum0__0_carry__3_n_6\,
      I2 => \ROs[15].count\(17),
      I3 => \L4_sum0__490_carry__3_i_3_n_0\,
      O => \L4_sum0__490_carry__3_i_7_n_0\
    );
\L4_sum0__490_carry__3_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \L4_sum0__98_carry__3_n_7\,
      I1 => \L4_sum0__0_carry__3_n_7\,
      I2 => \ROs[15].count\(16),
      I3 => \L4_sum0__490_carry__3_i_4_n_0\,
      O => \L4_sum0__490_carry__3_i_8_n_0\
    );
\L4_sum0__490_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \L4_sum0__490_carry__3_n_0\,
      CO(3) => \L4_sum0__490_carry__4_n_0\,
      CO(2) => \L4_sum0__490_carry__4_n_1\,
      CO(1) => \L4_sum0__490_carry__4_n_2\,
      CO(0) => \L4_sum0__490_carry__4_n_3\,
      CYINIT => '0',
      DI(3) => \L4_sum0__490_carry__4_i_1_n_0\,
      DI(2) => \L4_sum0__490_carry__4_i_2_n_0\,
      DI(1) => \L4_sum0__490_carry__4_i_3_n_0\,
      DI(0) => \L4_sum0__490_carry__4_i_4_n_0\,
      O(3) => \L4_sum0__490_carry__4_n_4\,
      O(2) => \L4_sum0__490_carry__4_n_5\,
      O(1) => \L4_sum0__490_carry__4_n_6\,
      O(0) => \L4_sum0__490_carry__4_n_7\,
      S(3) => \L4_sum0__490_carry__4_i_5_n_0\,
      S(2) => \L4_sum0__490_carry__4_i_6_n_0\,
      S(1) => \L4_sum0__490_carry__4_i_7_n_0\,
      S(0) => \L4_sum0__490_carry__4_i_8_n_0\
    );
\L4_sum0__490_carry__4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \L4_sum0__98_carry__4_n_5\,
      I1 => \L4_sum0__0_carry__4_n_5\,
      I2 => \ROs[15].count\(22),
      O => \L4_sum0__490_carry__4_i_1_n_0\
    );
\L4_sum0__490_carry__4_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \L4_sum0__98_carry__4_n_6\,
      I1 => \L4_sum0__0_carry__4_n_6\,
      I2 => \ROs[15].count\(21),
      O => \L4_sum0__490_carry__4_i_2_n_0\
    );
\L4_sum0__490_carry__4_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \L4_sum0__98_carry__4_n_7\,
      I1 => \L4_sum0__0_carry__4_n_7\,
      I2 => \ROs[15].count\(20),
      O => \L4_sum0__490_carry__4_i_3_n_0\
    );
\L4_sum0__490_carry__4_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \L4_sum0__98_carry__3_n_4\,
      I1 => \L4_sum0__0_carry__3_n_4\,
      I2 => \ROs[15].count\(19),
      O => \L4_sum0__490_carry__4_i_4_n_0\
    );
\L4_sum0__490_carry__4_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \L4_sum0__98_carry__4_n_4\,
      I1 => \L4_sum0__0_carry__4_n_4\,
      I2 => \ROs[15].count\(23),
      I3 => \L4_sum0__490_carry__4_i_1_n_0\,
      O => \L4_sum0__490_carry__4_i_5_n_0\
    );
\L4_sum0__490_carry__4_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \L4_sum0__98_carry__4_n_5\,
      I1 => \L4_sum0__0_carry__4_n_5\,
      I2 => \ROs[15].count\(22),
      I3 => \L4_sum0__490_carry__4_i_2_n_0\,
      O => \L4_sum0__490_carry__4_i_6_n_0\
    );
\L4_sum0__490_carry__4_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \L4_sum0__98_carry__4_n_6\,
      I1 => \L4_sum0__0_carry__4_n_6\,
      I2 => \ROs[15].count\(21),
      I3 => \L4_sum0__490_carry__4_i_3_n_0\,
      O => \L4_sum0__490_carry__4_i_7_n_0\
    );
\L4_sum0__490_carry__4_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \L4_sum0__98_carry__4_n_7\,
      I1 => \L4_sum0__0_carry__4_n_7\,
      I2 => \ROs[15].count\(20),
      I3 => \L4_sum0__490_carry__4_i_4_n_0\,
      O => \L4_sum0__490_carry__4_i_8_n_0\
    );
\L4_sum0__490_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \L4_sum0__490_carry__4_n_0\,
      CO(3) => \L4_sum0__490_carry__5_n_0\,
      CO(2) => \L4_sum0__490_carry__5_n_1\,
      CO(1) => \L4_sum0__490_carry__5_n_2\,
      CO(0) => \L4_sum0__490_carry__5_n_3\,
      CYINIT => '0',
      DI(3) => \L4_sum0__490_carry__5_i_1_n_0\,
      DI(2) => \L4_sum0__490_carry__5_i_2_n_0\,
      DI(1) => \L4_sum0__490_carry__5_i_3_n_0\,
      DI(0) => \L4_sum0__490_carry__5_i_4_n_0\,
      O(3) => \L4_sum0__490_carry__5_n_4\,
      O(2) => \L4_sum0__490_carry__5_n_5\,
      O(1) => \L4_sum0__490_carry__5_n_6\,
      O(0) => \L4_sum0__490_carry__5_n_7\,
      S(3) => \L4_sum0__490_carry__5_i_5_n_0\,
      S(2) => \L4_sum0__490_carry__5_i_6_n_0\,
      S(1) => \L4_sum0__490_carry__5_i_7_n_0\,
      S(0) => \L4_sum0__490_carry__5_i_8_n_0\
    );
\L4_sum0__490_carry__5_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \L4_sum0__98_carry__5_n_5\,
      I1 => \L4_sum0__0_carry__5_n_5\,
      I2 => \ROs[15].count\(26),
      O => \L4_sum0__490_carry__5_i_1_n_0\
    );
\L4_sum0__490_carry__5_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \L4_sum0__98_carry__5_n_6\,
      I1 => \L4_sum0__0_carry__5_n_6\,
      I2 => \ROs[15].count\(25),
      O => \L4_sum0__490_carry__5_i_2_n_0\
    );
\L4_sum0__490_carry__5_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \L4_sum0__98_carry__5_n_7\,
      I1 => \L4_sum0__0_carry__5_n_7\,
      I2 => \ROs[15].count\(24),
      O => \L4_sum0__490_carry__5_i_3_n_0\
    );
\L4_sum0__490_carry__5_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \L4_sum0__98_carry__4_n_4\,
      I1 => \L4_sum0__0_carry__4_n_4\,
      I2 => \ROs[15].count\(23),
      O => \L4_sum0__490_carry__5_i_4_n_0\
    );
\L4_sum0__490_carry__5_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \L4_sum0__98_carry__5_n_4\,
      I1 => \L4_sum0__0_carry__5_n_4\,
      I2 => \ROs[15].count\(27),
      I3 => \L4_sum0__490_carry__5_i_1_n_0\,
      O => \L4_sum0__490_carry__5_i_5_n_0\
    );
\L4_sum0__490_carry__5_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \L4_sum0__98_carry__5_n_5\,
      I1 => \L4_sum0__0_carry__5_n_5\,
      I2 => \ROs[15].count\(26),
      I3 => \L4_sum0__490_carry__5_i_2_n_0\,
      O => \L4_sum0__490_carry__5_i_6_n_0\
    );
\L4_sum0__490_carry__5_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \L4_sum0__98_carry__5_n_6\,
      I1 => \L4_sum0__0_carry__5_n_6\,
      I2 => \ROs[15].count\(25),
      I3 => \L4_sum0__490_carry__5_i_3_n_0\,
      O => \L4_sum0__490_carry__5_i_7_n_0\
    );
\L4_sum0__490_carry__5_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \L4_sum0__98_carry__5_n_7\,
      I1 => \L4_sum0__0_carry__5_n_7\,
      I2 => \ROs[15].count\(24),
      I3 => \L4_sum0__490_carry__5_i_4_n_0\,
      O => \L4_sum0__490_carry__5_i_8_n_0\
    );
\L4_sum0__490_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \L4_sum0__490_carry__5_n_0\,
      CO(3) => \L4_sum0__490_carry__6_n_0\,
      CO(2) => \L4_sum0__490_carry__6_n_1\,
      CO(1) => \L4_sum0__490_carry__6_n_2\,
      CO(0) => \L4_sum0__490_carry__6_n_3\,
      CYINIT => '0',
      DI(3) => \L4_sum0__490_carry__6_i_1_n_0\,
      DI(2) => \L4_sum0__490_carry__6_i_2_n_0\,
      DI(1) => \L4_sum0__490_carry__6_i_3_n_0\,
      DI(0) => \L4_sum0__490_carry__6_i_4_n_0\,
      O(3) => \L4_sum0__490_carry__6_n_4\,
      O(2) => \L4_sum0__490_carry__6_n_5\,
      O(1) => \L4_sum0__490_carry__6_n_6\,
      O(0) => \L4_sum0__490_carry__6_n_7\,
      S(3) => \L4_sum0__490_carry__6_i_5_n_0\,
      S(2) => \L4_sum0__490_carry__6_i_6_n_0\,
      S(1) => \L4_sum0__490_carry__6_i_7_n_0\,
      S(0) => \L4_sum0__490_carry__6_i_8_n_0\
    );
\L4_sum0__490_carry__6_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \L4_sum0__98_carry__6_n_5\,
      I1 => \L4_sum0__0_carry__6_n_5\,
      I2 => \ROs[15].count\(30),
      O => \L4_sum0__490_carry__6_i_1_n_0\
    );
\L4_sum0__490_carry__6_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \L4_sum0__98_carry__6_n_6\,
      I1 => \L4_sum0__0_carry__6_n_6\,
      I2 => \ROs[15].count\(29),
      O => \L4_sum0__490_carry__6_i_2_n_0\
    );
\L4_sum0__490_carry__6_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \L4_sum0__98_carry__6_n_7\,
      I1 => \L4_sum0__0_carry__6_n_7\,
      I2 => \ROs[15].count\(28),
      O => \L4_sum0__490_carry__6_i_3_n_0\
    );
\L4_sum0__490_carry__6_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \L4_sum0__98_carry__5_n_4\,
      I1 => \L4_sum0__0_carry__5_n_4\,
      I2 => \ROs[15].count\(27),
      O => \L4_sum0__490_carry__6_i_4_n_0\
    );
\L4_sum0__490_carry__6_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \L4_sum0__490_carry__6_i_1_n_0\,
      I1 => \L4_sum0__0_carry__6_n_4\,
      I2 => \L4_sum0__98_carry__6_n_4\,
      I3 => \ROs[15].count\(31),
      O => \L4_sum0__490_carry__6_i_5_n_0\
    );
\L4_sum0__490_carry__6_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \L4_sum0__98_carry__6_n_5\,
      I1 => \L4_sum0__0_carry__6_n_5\,
      I2 => \ROs[15].count\(30),
      I3 => \L4_sum0__490_carry__6_i_2_n_0\,
      O => \L4_sum0__490_carry__6_i_6_n_0\
    );
\L4_sum0__490_carry__6_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \L4_sum0__98_carry__6_n_6\,
      I1 => \L4_sum0__0_carry__6_n_6\,
      I2 => \ROs[15].count\(29),
      I3 => \L4_sum0__490_carry__6_i_3_n_0\,
      O => \L4_sum0__490_carry__6_i_7_n_0\
    );
\L4_sum0__490_carry__6_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \L4_sum0__98_carry__6_n_7\,
      I1 => \L4_sum0__0_carry__6_n_7\,
      I2 => \ROs[15].count\(28),
      I3 => \L4_sum0__490_carry__6_i_4_n_0\,
      O => \L4_sum0__490_carry__6_i_8_n_0\
    );
\L4_sum0__490_carry__7\: unisim.vcomponents.CARRY4
     port map (
      CI => \L4_sum0__490_carry__6_n_0\,
      CO(3) => \L4_sum0__490_carry__7_n_0\,
      CO(2) => \NLW_L4_sum0__490_carry__7_CO_UNCONNECTED\(2),
      CO(1) => \L4_sum0__490_carry__7_n_2\,
      CO(0) => \L4_sum0__490_carry__7_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \L4_sum0__490_carry__7_i_1_n_0\,
      DI(1) => \L4_sum0__490_carry__7_i_2_n_0\,
      DI(0) => \L4_sum0__490_carry__7_i_3_n_0\,
      O(3) => \NLW_L4_sum0__490_carry__7_O_UNCONNECTED\(3),
      O(2) => \L4_sum0__490_carry__7_n_5\,
      O(1) => \L4_sum0__490_carry__7_n_6\,
      O(0) => \L4_sum0__490_carry__7_n_7\,
      S(3) => '1',
      S(2) => \L4_sum0__490_carry__7_i_4_n_0\,
      S(1) => \L4_sum0__490_carry__7_i_5_n_0\,
      S(0) => \L4_sum0__490_carry__7_i_6_n_0\
    );
\L4_sum0__490_carry__7_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \L4_sum0__98_carry__7_n_2\,
      I1 => \L4_sum0__0_carry__7_n_2\,
      O => \L4_sum0__490_carry__7_i_1_n_0\
    );
\L4_sum0__490_carry__7_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \L4_sum0__98_carry__7_n_7\,
      I1 => \L4_sum0__0_carry__7_n_7\,
      O => \L4_sum0__490_carry__7_i_2_n_0\
    );
\L4_sum0__490_carry__7_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \L4_sum0__98_carry__6_n_4\,
      I1 => \L4_sum0__0_carry__6_n_4\,
      I2 => \ROs[15].count\(31),
      O => \L4_sum0__490_carry__7_i_3_n_0\
    );
\L4_sum0__490_carry__7_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \L4_sum0__98_carry__7_n_2\,
      I1 => \L4_sum0__0_carry__7_n_2\,
      O => \L4_sum0__490_carry__7_i_4_n_0\
    );
\L4_sum0__490_carry__7_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \L4_sum0__0_carry__7_n_7\,
      I1 => \L4_sum0__98_carry__7_n_7\,
      I2 => \L4_sum0__98_carry__7_n_2\,
      I3 => \L4_sum0__0_carry__7_n_2\,
      O => \L4_sum0__490_carry__7_i_5_n_0\
    );
\L4_sum0__490_carry__7_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => \ROs[15].count\(31),
      I1 => \L4_sum0__0_carry__6_n_4\,
      I2 => \L4_sum0__98_carry__6_n_4\,
      I3 => \L4_sum0__98_carry__7_n_7\,
      I4 => \L4_sum0__0_carry__7_n_7\,
      O => \L4_sum0__490_carry__7_i_6_n_0\
    );
\L4_sum0__490_carry_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \L4_sum0__98_carry_n_5\,
      I1 => \L4_sum0__0_carry_n_5\,
      I2 => \ROs[15].count\(2),
      O => \L4_sum0__490_carry_i_1_n_0\
    );
\L4_sum0__490_carry_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \L4_sum0__98_carry_n_6\,
      I1 => \L4_sum0__0_carry_n_6\,
      I2 => \ROs[15].count\(1),
      O => \L4_sum0__490_carry_i_2_n_0\
    );
\L4_sum0__490_carry_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \L4_sum0__98_carry_n_7\,
      I1 => \L4_sum0__0_carry_n_7\,
      I2 => \ROs[15].count\(0),
      O => \L4_sum0__490_carry_i_3_n_0\
    );
\L4_sum0__490_carry_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \L4_sum0__98_carry_n_4\,
      I1 => \L4_sum0__0_carry_n_4\,
      I2 => \ROs[15].count\(3),
      I3 => \L4_sum0__490_carry_i_1_n_0\,
      O => \L4_sum0__490_carry_i_4_n_0\
    );
\L4_sum0__490_carry_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \L4_sum0__98_carry_n_5\,
      I1 => \L4_sum0__0_carry_n_5\,
      I2 => \ROs[15].count\(2),
      I3 => \L4_sum0__490_carry_i_2_n_0\,
      O => \L4_sum0__490_carry_i_5_n_0\
    );
\L4_sum0__490_carry_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \L4_sum0__98_carry_n_6\,
      I1 => \L4_sum0__0_carry_n_6\,
      I2 => \ROs[15].count\(1),
      I3 => \L4_sum0__490_carry_i_3_n_0\,
      O => \L4_sum0__490_carry_i_6_n_0\
    );
\L4_sum0__490_carry_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \L4_sum0__98_carry_n_7\,
      I1 => \L4_sum0__0_carry_n_7\,
      I2 => \ROs[15].count\(0),
      O => \L4_sum0__490_carry_i_7_n_0\
    );
\L4_sum0__596_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \L4_sum0__596_carry_n_0\,
      CO(2) => \L4_sum0__596_carry_n_1\,
      CO(1) => \L4_sum0__596_carry_n_2\,
      CO(0) => \L4_sum0__596_carry_n_3\,
      CYINIT => '0',
      DI(3) => \L4_sum0__596_carry_i_1_n_0\,
      DI(2) => \L4_sum0__596_carry_i_2_n_0\,
      DI(1) => \L4_sum0__596_carry_i_3_n_0\,
      DI(0) => \L4_sum0__196_carry_n_7\,
      O(3 downto 0) => D(3 downto 0),
      S(3) => \L4_sum0__596_carry_i_4_n_0\,
      S(2) => \L4_sum0__596_carry_i_5_n_0\,
      S(1) => \L4_sum0__596_carry_i_6_n_0\,
      S(0) => \L4_sum0__596_carry_i_7_n_0\
    );
\L4_sum0__596_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \L4_sum0__596_carry_n_0\,
      CO(3) => \L4_sum0__596_carry__0_n_0\,
      CO(2) => \L4_sum0__596_carry__0_n_1\,
      CO(1) => \L4_sum0__596_carry__0_n_2\,
      CO(0) => \L4_sum0__596_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \L4_sum0__596_carry__0_i_1_n_0\,
      DI(2) => \L4_sum0__596_carry__0_i_2_n_0\,
      DI(1) => \L4_sum0__596_carry__0_i_3_n_0\,
      DI(0) => \L4_sum0__596_carry__0_i_4_n_0\,
      O(3 downto 0) => D(7 downto 4),
      S(3) => \L4_sum0__596_carry__0_i_5_n_0\,
      S(2) => \L4_sum0__596_carry__0_i_6_n_0\,
      S(1) => \L4_sum0__596_carry__0_i_7_n_0\,
      S(0) => \L4_sum0__596_carry__0_i_8_n_0\
    );
\L4_sum0__596_carry__0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => \L4_sum0__196_carry__0_n_5\,
      I1 => \L4_sum0__596_carry__0_i_9_n_0\,
      I2 => \L4_sum0__294_carry__0_n_6\,
      I3 => \L4_sum0__392_carry__0_n_6\,
      I4 => \L4_sum0__490_carry__0_n_6\,
      O => \L4_sum0__596_carry__0_i_1_n_0\
    );
\L4_sum0__596_carry__0_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \L4_sum0__294_carry__0_n_6\,
      I1 => \L4_sum0__490_carry__0_n_6\,
      I2 => \L4_sum0__392_carry__0_n_6\,
      O => \L4_sum0__596_carry__0_i_10_n_0\
    );
\L4_sum0__596_carry__0_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \L4_sum0__294_carry__0_n_7\,
      I1 => \L4_sum0__490_carry__0_n_7\,
      I2 => \L4_sum0__392_carry__0_n_7\,
      O => \L4_sum0__596_carry__0_i_11_n_0\
    );
\L4_sum0__596_carry__0_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \L4_sum0__294_carry__0_n_4\,
      I1 => \L4_sum0__490_carry__0_n_4\,
      I2 => \L4_sum0__392_carry__0_n_4\,
      O => \L4_sum0__596_carry__0_i_12_n_0\
    );
\L4_sum0__596_carry__0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => \L4_sum0__196_carry__0_n_6\,
      I1 => \L4_sum0__596_carry__0_i_10_n_0\,
      I2 => \L4_sum0__294_carry__0_n_7\,
      I3 => \L4_sum0__392_carry__0_n_7\,
      I4 => \L4_sum0__490_carry__0_n_7\,
      O => \L4_sum0__596_carry__0_i_2_n_0\
    );
\L4_sum0__596_carry__0_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => \L4_sum0__196_carry__0_n_7\,
      I1 => \L4_sum0__596_carry__0_i_11_n_0\,
      I2 => \L4_sum0__294_carry_n_4\,
      I3 => \L4_sum0__392_carry_n_4\,
      I4 => \L4_sum0__490_carry_n_4\,
      O => \L4_sum0__596_carry__0_i_3_n_0\
    );
\L4_sum0__596_carry__0_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => \L4_sum0__196_carry_n_4\,
      I1 => \L4_sum0__596_carry_i_9_n_0\,
      I2 => \L4_sum0__294_carry_n_5\,
      I3 => \L4_sum0__392_carry_n_5\,
      I4 => \L4_sum0__490_carry_n_5\,
      O => \L4_sum0__596_carry__0_i_4_n_0\
    );
\L4_sum0__596_carry__0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \L4_sum0__596_carry__0_i_1_n_0\,
      I1 => \L4_sum0__596_carry__0_i_12_n_0\,
      I2 => \L4_sum0__196_carry__0_n_4\,
      I3 => \L4_sum0__490_carry__0_n_5\,
      I4 => \L4_sum0__392_carry__0_n_5\,
      I5 => \L4_sum0__294_carry__0_n_5\,
      O => \L4_sum0__596_carry__0_i_5_n_0\
    );
\L4_sum0__596_carry__0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \L4_sum0__596_carry__0_i_2_n_0\,
      I1 => \L4_sum0__596_carry__0_i_9_n_0\,
      I2 => \L4_sum0__196_carry__0_n_5\,
      I3 => \L4_sum0__490_carry__0_n_6\,
      I4 => \L4_sum0__392_carry__0_n_6\,
      I5 => \L4_sum0__294_carry__0_n_6\,
      O => \L4_sum0__596_carry__0_i_6_n_0\
    );
\L4_sum0__596_carry__0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \L4_sum0__596_carry__0_i_3_n_0\,
      I1 => \L4_sum0__596_carry__0_i_10_n_0\,
      I2 => \L4_sum0__196_carry__0_n_6\,
      I3 => \L4_sum0__490_carry__0_n_7\,
      I4 => \L4_sum0__392_carry__0_n_7\,
      I5 => \L4_sum0__294_carry__0_n_7\,
      O => \L4_sum0__596_carry__0_i_7_n_0\
    );
\L4_sum0__596_carry__0_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \L4_sum0__596_carry__0_i_4_n_0\,
      I1 => \L4_sum0__596_carry__0_i_11_n_0\,
      I2 => \L4_sum0__196_carry__0_n_7\,
      I3 => \L4_sum0__490_carry_n_4\,
      I4 => \L4_sum0__392_carry_n_4\,
      I5 => \L4_sum0__294_carry_n_4\,
      O => \L4_sum0__596_carry__0_i_8_n_0\
    );
\L4_sum0__596_carry__0_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \L4_sum0__294_carry__0_n_5\,
      I1 => \L4_sum0__490_carry__0_n_5\,
      I2 => \L4_sum0__392_carry__0_n_5\,
      O => \L4_sum0__596_carry__0_i_9_n_0\
    );
\L4_sum0__596_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \L4_sum0__596_carry__0_n_0\,
      CO(3) => \L4_sum0__596_carry__1_n_0\,
      CO(2) => \L4_sum0__596_carry__1_n_1\,
      CO(1) => \L4_sum0__596_carry__1_n_2\,
      CO(0) => \L4_sum0__596_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => \L4_sum0__596_carry__1_i_1_n_0\,
      DI(2) => \L4_sum0__596_carry__1_i_2_n_0\,
      DI(1) => \L4_sum0__596_carry__1_i_3_n_0\,
      DI(0) => \L4_sum0__596_carry__1_i_4_n_0\,
      O(3 downto 0) => D(11 downto 8),
      S(3) => \L4_sum0__596_carry__1_i_5_n_0\,
      S(2) => \L4_sum0__596_carry__1_i_6_n_0\,
      S(1) => \L4_sum0__596_carry__1_i_7_n_0\,
      S(0) => \L4_sum0__596_carry__1_i_8_n_0\
    );
\L4_sum0__596_carry__1_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => \L4_sum0__196_carry__1_n_5\,
      I1 => \L4_sum0__596_carry__1_i_9_n_0\,
      I2 => \L4_sum0__294_carry__1_n_6\,
      I3 => \L4_sum0__392_carry__1_n_6\,
      I4 => \L4_sum0__490_carry__1_n_6\,
      O => \L4_sum0__596_carry__1_i_1_n_0\
    );
\L4_sum0__596_carry__1_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \L4_sum0__294_carry__1_n_6\,
      I1 => \L4_sum0__490_carry__1_n_6\,
      I2 => \L4_sum0__392_carry__1_n_6\,
      O => \L4_sum0__596_carry__1_i_10_n_0\
    );
\L4_sum0__596_carry__1_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \L4_sum0__294_carry__1_n_7\,
      I1 => \L4_sum0__490_carry__1_n_7\,
      I2 => \L4_sum0__392_carry__1_n_7\,
      O => \L4_sum0__596_carry__1_i_11_n_0\
    );
\L4_sum0__596_carry__1_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \L4_sum0__294_carry__1_n_4\,
      I1 => \L4_sum0__490_carry__1_n_4\,
      I2 => \L4_sum0__392_carry__1_n_4\,
      O => \L4_sum0__596_carry__1_i_12_n_0\
    );
\L4_sum0__596_carry__1_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => \L4_sum0__196_carry__1_n_6\,
      I1 => \L4_sum0__596_carry__1_i_10_n_0\,
      I2 => \L4_sum0__294_carry__1_n_7\,
      I3 => \L4_sum0__392_carry__1_n_7\,
      I4 => \L4_sum0__490_carry__1_n_7\,
      O => \L4_sum0__596_carry__1_i_2_n_0\
    );
\L4_sum0__596_carry__1_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => \L4_sum0__196_carry__1_n_7\,
      I1 => \L4_sum0__596_carry__1_i_11_n_0\,
      I2 => \L4_sum0__294_carry__0_n_4\,
      I3 => \L4_sum0__392_carry__0_n_4\,
      I4 => \L4_sum0__490_carry__0_n_4\,
      O => \L4_sum0__596_carry__1_i_3_n_0\
    );
\L4_sum0__596_carry__1_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => \L4_sum0__196_carry__0_n_4\,
      I1 => \L4_sum0__596_carry__0_i_12_n_0\,
      I2 => \L4_sum0__294_carry__0_n_5\,
      I3 => \L4_sum0__392_carry__0_n_5\,
      I4 => \L4_sum0__490_carry__0_n_5\,
      O => \L4_sum0__596_carry__1_i_4_n_0\
    );
\L4_sum0__596_carry__1_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \L4_sum0__596_carry__1_i_1_n_0\,
      I1 => \L4_sum0__596_carry__1_i_12_n_0\,
      I2 => \L4_sum0__196_carry__1_n_4\,
      I3 => \L4_sum0__490_carry__1_n_5\,
      I4 => \L4_sum0__392_carry__1_n_5\,
      I5 => \L4_sum0__294_carry__1_n_5\,
      O => \L4_sum0__596_carry__1_i_5_n_0\
    );
\L4_sum0__596_carry__1_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \L4_sum0__596_carry__1_i_2_n_0\,
      I1 => \L4_sum0__596_carry__1_i_9_n_0\,
      I2 => \L4_sum0__196_carry__1_n_5\,
      I3 => \L4_sum0__490_carry__1_n_6\,
      I4 => \L4_sum0__392_carry__1_n_6\,
      I5 => \L4_sum0__294_carry__1_n_6\,
      O => \L4_sum0__596_carry__1_i_6_n_0\
    );
\L4_sum0__596_carry__1_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \L4_sum0__596_carry__1_i_3_n_0\,
      I1 => \L4_sum0__596_carry__1_i_10_n_0\,
      I2 => \L4_sum0__196_carry__1_n_6\,
      I3 => \L4_sum0__490_carry__1_n_7\,
      I4 => \L4_sum0__392_carry__1_n_7\,
      I5 => \L4_sum0__294_carry__1_n_7\,
      O => \L4_sum0__596_carry__1_i_7_n_0\
    );
\L4_sum0__596_carry__1_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \L4_sum0__596_carry__1_i_4_n_0\,
      I1 => \L4_sum0__596_carry__1_i_11_n_0\,
      I2 => \L4_sum0__196_carry__1_n_7\,
      I3 => \L4_sum0__490_carry__0_n_4\,
      I4 => \L4_sum0__392_carry__0_n_4\,
      I5 => \L4_sum0__294_carry__0_n_4\,
      O => \L4_sum0__596_carry__1_i_8_n_0\
    );
\L4_sum0__596_carry__1_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \L4_sum0__294_carry__1_n_5\,
      I1 => \L4_sum0__490_carry__1_n_5\,
      I2 => \L4_sum0__392_carry__1_n_5\,
      O => \L4_sum0__596_carry__1_i_9_n_0\
    );
\L4_sum0__596_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \L4_sum0__596_carry__1_n_0\,
      CO(3) => \L4_sum0__596_carry__2_n_0\,
      CO(2) => \L4_sum0__596_carry__2_n_1\,
      CO(1) => \L4_sum0__596_carry__2_n_2\,
      CO(0) => \L4_sum0__596_carry__2_n_3\,
      CYINIT => '0',
      DI(3) => \L4_sum0__596_carry__2_i_1_n_0\,
      DI(2) => \L4_sum0__596_carry__2_i_2_n_0\,
      DI(1) => \L4_sum0__596_carry__2_i_3_n_0\,
      DI(0) => \L4_sum0__596_carry__2_i_4_n_0\,
      O(3 downto 0) => D(15 downto 12),
      S(3) => \L4_sum0__596_carry__2_i_5_n_0\,
      S(2) => \L4_sum0__596_carry__2_i_6_n_0\,
      S(1) => \L4_sum0__596_carry__2_i_7_n_0\,
      S(0) => \L4_sum0__596_carry__2_i_8_n_0\
    );
\L4_sum0__596_carry__2_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => \L4_sum0__196_carry__2_n_5\,
      I1 => \L4_sum0__596_carry__2_i_9_n_0\,
      I2 => \L4_sum0__294_carry__2_n_6\,
      I3 => \L4_sum0__392_carry__2_n_6\,
      I4 => \L4_sum0__490_carry__2_n_6\,
      O => \L4_sum0__596_carry__2_i_1_n_0\
    );
\L4_sum0__596_carry__2_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \L4_sum0__294_carry__2_n_6\,
      I1 => \L4_sum0__490_carry__2_n_6\,
      I2 => \L4_sum0__392_carry__2_n_6\,
      O => \L4_sum0__596_carry__2_i_10_n_0\
    );
\L4_sum0__596_carry__2_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \L4_sum0__294_carry__2_n_7\,
      I1 => \L4_sum0__490_carry__2_n_7\,
      I2 => \L4_sum0__392_carry__2_n_7\,
      O => \L4_sum0__596_carry__2_i_11_n_0\
    );
\L4_sum0__596_carry__2_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \L4_sum0__294_carry__2_n_4\,
      I1 => \L4_sum0__490_carry__2_n_4\,
      I2 => \L4_sum0__392_carry__2_n_4\,
      O => \L4_sum0__596_carry__2_i_12_n_0\
    );
\L4_sum0__596_carry__2_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => \L4_sum0__196_carry__2_n_6\,
      I1 => \L4_sum0__596_carry__2_i_10_n_0\,
      I2 => \L4_sum0__294_carry__2_n_7\,
      I3 => \L4_sum0__392_carry__2_n_7\,
      I4 => \L4_sum0__490_carry__2_n_7\,
      O => \L4_sum0__596_carry__2_i_2_n_0\
    );
\L4_sum0__596_carry__2_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => \L4_sum0__196_carry__2_n_7\,
      I1 => \L4_sum0__596_carry__2_i_11_n_0\,
      I2 => \L4_sum0__294_carry__1_n_4\,
      I3 => \L4_sum0__392_carry__1_n_4\,
      I4 => \L4_sum0__490_carry__1_n_4\,
      O => \L4_sum0__596_carry__2_i_3_n_0\
    );
\L4_sum0__596_carry__2_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => \L4_sum0__196_carry__1_n_4\,
      I1 => \L4_sum0__596_carry__1_i_12_n_0\,
      I2 => \L4_sum0__294_carry__1_n_5\,
      I3 => \L4_sum0__392_carry__1_n_5\,
      I4 => \L4_sum0__490_carry__1_n_5\,
      O => \L4_sum0__596_carry__2_i_4_n_0\
    );
\L4_sum0__596_carry__2_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \L4_sum0__596_carry__2_i_1_n_0\,
      I1 => \L4_sum0__596_carry__2_i_12_n_0\,
      I2 => \L4_sum0__196_carry__2_n_4\,
      I3 => \L4_sum0__490_carry__2_n_5\,
      I4 => \L4_sum0__392_carry__2_n_5\,
      I5 => \L4_sum0__294_carry__2_n_5\,
      O => \L4_sum0__596_carry__2_i_5_n_0\
    );
\L4_sum0__596_carry__2_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \L4_sum0__596_carry__2_i_2_n_0\,
      I1 => \L4_sum0__596_carry__2_i_9_n_0\,
      I2 => \L4_sum0__196_carry__2_n_5\,
      I3 => \L4_sum0__490_carry__2_n_6\,
      I4 => \L4_sum0__392_carry__2_n_6\,
      I5 => \L4_sum0__294_carry__2_n_6\,
      O => \L4_sum0__596_carry__2_i_6_n_0\
    );
\L4_sum0__596_carry__2_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \L4_sum0__596_carry__2_i_3_n_0\,
      I1 => \L4_sum0__596_carry__2_i_10_n_0\,
      I2 => \L4_sum0__196_carry__2_n_6\,
      I3 => \L4_sum0__490_carry__2_n_7\,
      I4 => \L4_sum0__392_carry__2_n_7\,
      I5 => \L4_sum0__294_carry__2_n_7\,
      O => \L4_sum0__596_carry__2_i_7_n_0\
    );
\L4_sum0__596_carry__2_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \L4_sum0__596_carry__2_i_4_n_0\,
      I1 => \L4_sum0__596_carry__2_i_11_n_0\,
      I2 => \L4_sum0__196_carry__2_n_7\,
      I3 => \L4_sum0__490_carry__1_n_4\,
      I4 => \L4_sum0__392_carry__1_n_4\,
      I5 => \L4_sum0__294_carry__1_n_4\,
      O => \L4_sum0__596_carry__2_i_8_n_0\
    );
\L4_sum0__596_carry__2_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \L4_sum0__294_carry__2_n_5\,
      I1 => \L4_sum0__490_carry__2_n_5\,
      I2 => \L4_sum0__392_carry__2_n_5\,
      O => \L4_sum0__596_carry__2_i_9_n_0\
    );
\L4_sum0__596_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \L4_sum0__596_carry__2_n_0\,
      CO(3) => \L4_sum0__596_carry__3_n_0\,
      CO(2) => \L4_sum0__596_carry__3_n_1\,
      CO(1) => \L4_sum0__596_carry__3_n_2\,
      CO(0) => \L4_sum0__596_carry__3_n_3\,
      CYINIT => '0',
      DI(3) => \L4_sum0__596_carry__3_i_1_n_0\,
      DI(2) => \L4_sum0__596_carry__3_i_2_n_0\,
      DI(1) => \L4_sum0__596_carry__3_i_3_n_0\,
      DI(0) => \L4_sum0__596_carry__3_i_4_n_0\,
      O(3 downto 0) => D(19 downto 16),
      S(3) => \L4_sum0__596_carry__3_i_5_n_0\,
      S(2) => \L4_sum0__596_carry__3_i_6_n_0\,
      S(1) => \L4_sum0__596_carry__3_i_7_n_0\,
      S(0) => \L4_sum0__596_carry__3_i_8_n_0\
    );
\L4_sum0__596_carry__3_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => \L4_sum0__196_carry__3_n_5\,
      I1 => \L4_sum0__596_carry__3_i_9_n_0\,
      I2 => \L4_sum0__294_carry__3_n_6\,
      I3 => \L4_sum0__392_carry__3_n_6\,
      I4 => \L4_sum0__490_carry__3_n_6\,
      O => \L4_sum0__596_carry__3_i_1_n_0\
    );
\L4_sum0__596_carry__3_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \L4_sum0__294_carry__3_n_6\,
      I1 => \L4_sum0__490_carry__3_n_6\,
      I2 => \L4_sum0__392_carry__3_n_6\,
      O => \L4_sum0__596_carry__3_i_10_n_0\
    );
\L4_sum0__596_carry__3_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \L4_sum0__294_carry__3_n_7\,
      I1 => \L4_sum0__490_carry__3_n_7\,
      I2 => \L4_sum0__392_carry__3_n_7\,
      O => \L4_sum0__596_carry__3_i_11_n_0\
    );
\L4_sum0__596_carry__3_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \L4_sum0__294_carry__3_n_4\,
      I1 => \L4_sum0__490_carry__3_n_4\,
      I2 => \L4_sum0__392_carry__3_n_4\,
      O => \L4_sum0__596_carry__3_i_12_n_0\
    );
\L4_sum0__596_carry__3_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => \L4_sum0__196_carry__3_n_6\,
      I1 => \L4_sum0__596_carry__3_i_10_n_0\,
      I2 => \L4_sum0__294_carry__3_n_7\,
      I3 => \L4_sum0__392_carry__3_n_7\,
      I4 => \L4_sum0__490_carry__3_n_7\,
      O => \L4_sum0__596_carry__3_i_2_n_0\
    );
\L4_sum0__596_carry__3_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => \L4_sum0__196_carry__3_n_7\,
      I1 => \L4_sum0__596_carry__3_i_11_n_0\,
      I2 => \L4_sum0__294_carry__2_n_4\,
      I3 => \L4_sum0__392_carry__2_n_4\,
      I4 => \L4_sum0__490_carry__2_n_4\,
      O => \L4_sum0__596_carry__3_i_3_n_0\
    );
\L4_sum0__596_carry__3_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => \L4_sum0__196_carry__2_n_4\,
      I1 => \L4_sum0__596_carry__2_i_12_n_0\,
      I2 => \L4_sum0__294_carry__2_n_5\,
      I3 => \L4_sum0__392_carry__2_n_5\,
      I4 => \L4_sum0__490_carry__2_n_5\,
      O => \L4_sum0__596_carry__3_i_4_n_0\
    );
\L4_sum0__596_carry__3_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \L4_sum0__596_carry__3_i_1_n_0\,
      I1 => \L4_sum0__596_carry__3_i_12_n_0\,
      I2 => \L4_sum0__196_carry__3_n_4\,
      I3 => \L4_sum0__490_carry__3_n_5\,
      I4 => \L4_sum0__392_carry__3_n_5\,
      I5 => \L4_sum0__294_carry__3_n_5\,
      O => \L4_sum0__596_carry__3_i_5_n_0\
    );
\L4_sum0__596_carry__3_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \L4_sum0__596_carry__3_i_2_n_0\,
      I1 => \L4_sum0__596_carry__3_i_9_n_0\,
      I2 => \L4_sum0__196_carry__3_n_5\,
      I3 => \L4_sum0__490_carry__3_n_6\,
      I4 => \L4_sum0__392_carry__3_n_6\,
      I5 => \L4_sum0__294_carry__3_n_6\,
      O => \L4_sum0__596_carry__3_i_6_n_0\
    );
\L4_sum0__596_carry__3_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \L4_sum0__596_carry__3_i_3_n_0\,
      I1 => \L4_sum0__596_carry__3_i_10_n_0\,
      I2 => \L4_sum0__196_carry__3_n_6\,
      I3 => \L4_sum0__490_carry__3_n_7\,
      I4 => \L4_sum0__392_carry__3_n_7\,
      I5 => \L4_sum0__294_carry__3_n_7\,
      O => \L4_sum0__596_carry__3_i_7_n_0\
    );
\L4_sum0__596_carry__3_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \L4_sum0__596_carry__3_i_4_n_0\,
      I1 => \L4_sum0__596_carry__3_i_11_n_0\,
      I2 => \L4_sum0__196_carry__3_n_7\,
      I3 => \L4_sum0__490_carry__2_n_4\,
      I4 => \L4_sum0__392_carry__2_n_4\,
      I5 => \L4_sum0__294_carry__2_n_4\,
      O => \L4_sum0__596_carry__3_i_8_n_0\
    );
\L4_sum0__596_carry__3_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \L4_sum0__294_carry__3_n_5\,
      I1 => \L4_sum0__490_carry__3_n_5\,
      I2 => \L4_sum0__392_carry__3_n_5\,
      O => \L4_sum0__596_carry__3_i_9_n_0\
    );
\L4_sum0__596_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \L4_sum0__596_carry__3_n_0\,
      CO(3) => \L4_sum0__596_carry__4_n_0\,
      CO(2) => \L4_sum0__596_carry__4_n_1\,
      CO(1) => \L4_sum0__596_carry__4_n_2\,
      CO(0) => \L4_sum0__596_carry__4_n_3\,
      CYINIT => '0',
      DI(3) => \L4_sum0__596_carry__4_i_1_n_0\,
      DI(2) => \L4_sum0__596_carry__4_i_2_n_0\,
      DI(1) => \L4_sum0__596_carry__4_i_3_n_0\,
      DI(0) => \L4_sum0__596_carry__4_i_4_n_0\,
      O(3 downto 0) => D(23 downto 20),
      S(3) => \L4_sum0__596_carry__4_i_5_n_0\,
      S(2) => \L4_sum0__596_carry__4_i_6_n_0\,
      S(1) => \L4_sum0__596_carry__4_i_7_n_0\,
      S(0) => \L4_sum0__596_carry__4_i_8_n_0\
    );
\L4_sum0__596_carry__4_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => \L4_sum0__196_carry__4_n_5\,
      I1 => \L4_sum0__596_carry__4_i_9_n_0\,
      I2 => \L4_sum0__294_carry__4_n_6\,
      I3 => \L4_sum0__392_carry__4_n_6\,
      I4 => \L4_sum0__490_carry__4_n_6\,
      O => \L4_sum0__596_carry__4_i_1_n_0\
    );
\L4_sum0__596_carry__4_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \L4_sum0__294_carry__4_n_6\,
      I1 => \L4_sum0__490_carry__4_n_6\,
      I2 => \L4_sum0__392_carry__4_n_6\,
      O => \L4_sum0__596_carry__4_i_10_n_0\
    );
\L4_sum0__596_carry__4_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \L4_sum0__294_carry__4_n_7\,
      I1 => \L4_sum0__490_carry__4_n_7\,
      I2 => \L4_sum0__392_carry__4_n_7\,
      O => \L4_sum0__596_carry__4_i_11_n_0\
    );
\L4_sum0__596_carry__4_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \L4_sum0__294_carry__4_n_4\,
      I1 => \L4_sum0__490_carry__4_n_4\,
      I2 => \L4_sum0__392_carry__4_n_4\,
      O => \L4_sum0__596_carry__4_i_12_n_0\
    );
\L4_sum0__596_carry__4_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => \L4_sum0__196_carry__4_n_6\,
      I1 => \L4_sum0__596_carry__4_i_10_n_0\,
      I2 => \L4_sum0__294_carry__4_n_7\,
      I3 => \L4_sum0__392_carry__4_n_7\,
      I4 => \L4_sum0__490_carry__4_n_7\,
      O => \L4_sum0__596_carry__4_i_2_n_0\
    );
\L4_sum0__596_carry__4_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => \L4_sum0__196_carry__4_n_7\,
      I1 => \L4_sum0__596_carry__4_i_11_n_0\,
      I2 => \L4_sum0__294_carry__3_n_4\,
      I3 => \L4_sum0__392_carry__3_n_4\,
      I4 => \L4_sum0__490_carry__3_n_4\,
      O => \L4_sum0__596_carry__4_i_3_n_0\
    );
\L4_sum0__596_carry__4_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => \L4_sum0__196_carry__3_n_4\,
      I1 => \L4_sum0__596_carry__3_i_12_n_0\,
      I2 => \L4_sum0__294_carry__3_n_5\,
      I3 => \L4_sum0__392_carry__3_n_5\,
      I4 => \L4_sum0__490_carry__3_n_5\,
      O => \L4_sum0__596_carry__4_i_4_n_0\
    );
\L4_sum0__596_carry__4_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \L4_sum0__596_carry__4_i_1_n_0\,
      I1 => \L4_sum0__596_carry__4_i_12_n_0\,
      I2 => \L4_sum0__196_carry__4_n_4\,
      I3 => \L4_sum0__490_carry__4_n_5\,
      I4 => \L4_sum0__392_carry__4_n_5\,
      I5 => \L4_sum0__294_carry__4_n_5\,
      O => \L4_sum0__596_carry__4_i_5_n_0\
    );
\L4_sum0__596_carry__4_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \L4_sum0__596_carry__4_i_2_n_0\,
      I1 => \L4_sum0__596_carry__4_i_9_n_0\,
      I2 => \L4_sum0__196_carry__4_n_5\,
      I3 => \L4_sum0__490_carry__4_n_6\,
      I4 => \L4_sum0__392_carry__4_n_6\,
      I5 => \L4_sum0__294_carry__4_n_6\,
      O => \L4_sum0__596_carry__4_i_6_n_0\
    );
\L4_sum0__596_carry__4_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \L4_sum0__596_carry__4_i_3_n_0\,
      I1 => \L4_sum0__596_carry__4_i_10_n_0\,
      I2 => \L4_sum0__196_carry__4_n_6\,
      I3 => \L4_sum0__490_carry__4_n_7\,
      I4 => \L4_sum0__392_carry__4_n_7\,
      I5 => \L4_sum0__294_carry__4_n_7\,
      O => \L4_sum0__596_carry__4_i_7_n_0\
    );
\L4_sum0__596_carry__4_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \L4_sum0__596_carry__4_i_4_n_0\,
      I1 => \L4_sum0__596_carry__4_i_11_n_0\,
      I2 => \L4_sum0__196_carry__4_n_7\,
      I3 => \L4_sum0__490_carry__3_n_4\,
      I4 => \L4_sum0__392_carry__3_n_4\,
      I5 => \L4_sum0__294_carry__3_n_4\,
      O => \L4_sum0__596_carry__4_i_8_n_0\
    );
\L4_sum0__596_carry__4_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \L4_sum0__294_carry__4_n_5\,
      I1 => \L4_sum0__490_carry__4_n_5\,
      I2 => \L4_sum0__392_carry__4_n_5\,
      O => \L4_sum0__596_carry__4_i_9_n_0\
    );
\L4_sum0__596_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \L4_sum0__596_carry__4_n_0\,
      CO(3) => \L4_sum0__596_carry__5_n_0\,
      CO(2) => \L4_sum0__596_carry__5_n_1\,
      CO(1) => \L4_sum0__596_carry__5_n_2\,
      CO(0) => \L4_sum0__596_carry__5_n_3\,
      CYINIT => '0',
      DI(3) => \L4_sum0__596_carry__5_i_1_n_0\,
      DI(2) => \L4_sum0__596_carry__5_i_2_n_0\,
      DI(1) => \L4_sum0__596_carry__5_i_3_n_0\,
      DI(0) => \L4_sum0__596_carry__5_i_4_n_0\,
      O(3 downto 0) => D(27 downto 24),
      S(3) => \L4_sum0__596_carry__5_i_5_n_0\,
      S(2) => \L4_sum0__596_carry__5_i_6_n_0\,
      S(1) => \L4_sum0__596_carry__5_i_7_n_0\,
      S(0) => \L4_sum0__596_carry__5_i_8_n_0\
    );
\L4_sum0__596_carry__5_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => \L4_sum0__196_carry__5_n_5\,
      I1 => \L4_sum0__596_carry__5_i_9_n_0\,
      I2 => \L4_sum0__294_carry__5_n_6\,
      I3 => \L4_sum0__392_carry__5_n_6\,
      I4 => \L4_sum0__490_carry__5_n_6\,
      O => \L4_sum0__596_carry__5_i_1_n_0\
    );
\L4_sum0__596_carry__5_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \L4_sum0__294_carry__5_n_6\,
      I1 => \L4_sum0__490_carry__5_n_6\,
      I2 => \L4_sum0__392_carry__5_n_6\,
      O => \L4_sum0__596_carry__5_i_10_n_0\
    );
\L4_sum0__596_carry__5_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \L4_sum0__294_carry__5_n_7\,
      I1 => \L4_sum0__490_carry__5_n_7\,
      I2 => \L4_sum0__392_carry__5_n_7\,
      O => \L4_sum0__596_carry__5_i_11_n_0\
    );
\L4_sum0__596_carry__5_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \L4_sum0__294_carry__5_n_4\,
      I1 => \L4_sum0__490_carry__5_n_4\,
      I2 => \L4_sum0__392_carry__5_n_4\,
      O => \L4_sum0__596_carry__5_i_12_n_0\
    );
\L4_sum0__596_carry__5_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => \L4_sum0__196_carry__5_n_6\,
      I1 => \L4_sum0__596_carry__5_i_10_n_0\,
      I2 => \L4_sum0__294_carry__5_n_7\,
      I3 => \L4_sum0__392_carry__5_n_7\,
      I4 => \L4_sum0__490_carry__5_n_7\,
      O => \L4_sum0__596_carry__5_i_2_n_0\
    );
\L4_sum0__596_carry__5_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => \L4_sum0__196_carry__5_n_7\,
      I1 => \L4_sum0__596_carry__5_i_11_n_0\,
      I2 => \L4_sum0__294_carry__4_n_4\,
      I3 => \L4_sum0__392_carry__4_n_4\,
      I4 => \L4_sum0__490_carry__4_n_4\,
      O => \L4_sum0__596_carry__5_i_3_n_0\
    );
\L4_sum0__596_carry__5_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => \L4_sum0__196_carry__4_n_4\,
      I1 => \L4_sum0__596_carry__4_i_12_n_0\,
      I2 => \L4_sum0__294_carry__4_n_5\,
      I3 => \L4_sum0__392_carry__4_n_5\,
      I4 => \L4_sum0__490_carry__4_n_5\,
      O => \L4_sum0__596_carry__5_i_4_n_0\
    );
\L4_sum0__596_carry__5_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \L4_sum0__596_carry__5_i_1_n_0\,
      I1 => \L4_sum0__596_carry__5_i_12_n_0\,
      I2 => \L4_sum0__196_carry__5_n_4\,
      I3 => \L4_sum0__490_carry__5_n_5\,
      I4 => \L4_sum0__392_carry__5_n_5\,
      I5 => \L4_sum0__294_carry__5_n_5\,
      O => \L4_sum0__596_carry__5_i_5_n_0\
    );
\L4_sum0__596_carry__5_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \L4_sum0__596_carry__5_i_2_n_0\,
      I1 => \L4_sum0__596_carry__5_i_9_n_0\,
      I2 => \L4_sum0__196_carry__5_n_5\,
      I3 => \L4_sum0__490_carry__5_n_6\,
      I4 => \L4_sum0__392_carry__5_n_6\,
      I5 => \L4_sum0__294_carry__5_n_6\,
      O => \L4_sum0__596_carry__5_i_6_n_0\
    );
\L4_sum0__596_carry__5_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \L4_sum0__596_carry__5_i_3_n_0\,
      I1 => \L4_sum0__596_carry__5_i_10_n_0\,
      I2 => \L4_sum0__196_carry__5_n_6\,
      I3 => \L4_sum0__490_carry__5_n_7\,
      I4 => \L4_sum0__392_carry__5_n_7\,
      I5 => \L4_sum0__294_carry__5_n_7\,
      O => \L4_sum0__596_carry__5_i_7_n_0\
    );
\L4_sum0__596_carry__5_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \L4_sum0__596_carry__5_i_4_n_0\,
      I1 => \L4_sum0__596_carry__5_i_11_n_0\,
      I2 => \L4_sum0__196_carry__5_n_7\,
      I3 => \L4_sum0__490_carry__4_n_4\,
      I4 => \L4_sum0__392_carry__4_n_4\,
      I5 => \L4_sum0__294_carry__4_n_4\,
      O => \L4_sum0__596_carry__5_i_8_n_0\
    );
\L4_sum0__596_carry__5_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \L4_sum0__294_carry__5_n_5\,
      I1 => \L4_sum0__490_carry__5_n_5\,
      I2 => \L4_sum0__392_carry__5_n_5\,
      O => \L4_sum0__596_carry__5_i_9_n_0\
    );
\L4_sum0__596_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \L4_sum0__596_carry__5_n_0\,
      CO(3) => \L4_sum0__596_carry__6_n_0\,
      CO(2) => \L4_sum0__596_carry__6_n_1\,
      CO(1) => \L4_sum0__596_carry__6_n_2\,
      CO(0) => \L4_sum0__596_carry__6_n_3\,
      CYINIT => '0',
      DI(3) => \L4_sum0__596_carry__6_i_1_n_0\,
      DI(2) => \L4_sum0__596_carry__6_i_2_n_0\,
      DI(1) => \L4_sum0__596_carry__6_i_3_n_0\,
      DI(0) => \L4_sum0__596_carry__6_i_4_n_0\,
      O(3 downto 0) => D(31 downto 28),
      S(3) => \L4_sum0__596_carry__6_i_5_n_0\,
      S(2) => \L4_sum0__596_carry__6_i_6_n_0\,
      S(1) => \L4_sum0__596_carry__6_i_7_n_0\,
      S(0) => \L4_sum0__596_carry__6_i_8_n_0\
    );
\L4_sum0__596_carry__6_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => \L4_sum0__196_carry__6_n_5\,
      I1 => \L4_sum0__596_carry__6_i_9_n_0\,
      I2 => \L4_sum0__294_carry__6_n_6\,
      I3 => \L4_sum0__392_carry__6_n_6\,
      I4 => \L4_sum0__490_carry__6_n_6\,
      O => \L4_sum0__596_carry__6_i_1_n_0\
    );
\L4_sum0__596_carry__6_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \L4_sum0__294_carry__6_n_6\,
      I1 => \L4_sum0__490_carry__6_n_6\,
      I2 => \L4_sum0__392_carry__6_n_6\,
      O => \L4_sum0__596_carry__6_i_10_n_0\
    );
\L4_sum0__596_carry__6_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \L4_sum0__294_carry__6_n_7\,
      I1 => \L4_sum0__490_carry__6_n_7\,
      I2 => \L4_sum0__392_carry__6_n_7\,
      O => \L4_sum0__596_carry__6_i_11_n_0\
    );
\L4_sum0__596_carry__6_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \L4_sum0__294_carry__6_n_4\,
      I1 => \L4_sum0__490_carry__6_n_4\,
      I2 => \L4_sum0__392_carry__6_n_4\,
      O => \L4_sum0__596_carry__6_i_12_n_0\
    );
\L4_sum0__596_carry__6_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => \L4_sum0__196_carry__6_n_6\,
      I1 => \L4_sum0__596_carry__6_i_10_n_0\,
      I2 => \L4_sum0__294_carry__6_n_7\,
      I3 => \L4_sum0__392_carry__6_n_7\,
      I4 => \L4_sum0__490_carry__6_n_7\,
      O => \L4_sum0__596_carry__6_i_2_n_0\
    );
\L4_sum0__596_carry__6_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => \L4_sum0__196_carry__6_n_7\,
      I1 => \L4_sum0__596_carry__6_i_11_n_0\,
      I2 => \L4_sum0__294_carry__5_n_4\,
      I3 => \L4_sum0__392_carry__5_n_4\,
      I4 => \L4_sum0__490_carry__5_n_4\,
      O => \L4_sum0__596_carry__6_i_3_n_0\
    );
\L4_sum0__596_carry__6_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => \L4_sum0__196_carry__5_n_4\,
      I1 => \L4_sum0__596_carry__5_i_12_n_0\,
      I2 => \L4_sum0__294_carry__5_n_5\,
      I3 => \L4_sum0__392_carry__5_n_5\,
      I4 => \L4_sum0__490_carry__5_n_5\,
      O => \L4_sum0__596_carry__6_i_4_n_0\
    );
\L4_sum0__596_carry__6_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \L4_sum0__596_carry__6_i_1_n_0\,
      I1 => \L4_sum0__596_carry__6_i_12_n_0\,
      I2 => \L4_sum0__196_carry__6_n_4\,
      I3 => \L4_sum0__490_carry__6_n_5\,
      I4 => \L4_sum0__392_carry__6_n_5\,
      I5 => \L4_sum0__294_carry__6_n_5\,
      O => \L4_sum0__596_carry__6_i_5_n_0\
    );
\L4_sum0__596_carry__6_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \L4_sum0__596_carry__6_i_2_n_0\,
      I1 => \L4_sum0__596_carry__6_i_9_n_0\,
      I2 => \L4_sum0__196_carry__6_n_5\,
      I3 => \L4_sum0__490_carry__6_n_6\,
      I4 => \L4_sum0__392_carry__6_n_6\,
      I5 => \L4_sum0__294_carry__6_n_6\,
      O => \L4_sum0__596_carry__6_i_6_n_0\
    );
\L4_sum0__596_carry__6_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \L4_sum0__596_carry__6_i_3_n_0\,
      I1 => \L4_sum0__596_carry__6_i_10_n_0\,
      I2 => \L4_sum0__196_carry__6_n_6\,
      I3 => \L4_sum0__490_carry__6_n_7\,
      I4 => \L4_sum0__392_carry__6_n_7\,
      I5 => \L4_sum0__294_carry__6_n_7\,
      O => \L4_sum0__596_carry__6_i_7_n_0\
    );
\L4_sum0__596_carry__6_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \L4_sum0__596_carry__6_i_4_n_0\,
      I1 => \L4_sum0__596_carry__6_i_11_n_0\,
      I2 => \L4_sum0__196_carry__6_n_7\,
      I3 => \L4_sum0__490_carry__5_n_4\,
      I4 => \L4_sum0__392_carry__5_n_4\,
      I5 => \L4_sum0__294_carry__5_n_4\,
      O => \L4_sum0__596_carry__6_i_8_n_0\
    );
\L4_sum0__596_carry__6_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \L4_sum0__294_carry__6_n_5\,
      I1 => \L4_sum0__490_carry__6_n_5\,
      I2 => \L4_sum0__392_carry__6_n_5\,
      O => \L4_sum0__596_carry__6_i_9_n_0\
    );
\L4_sum0__596_carry__7\: unisim.vcomponents.CARRY4
     port map (
      CI => \L4_sum0__596_carry__6_n_0\,
      CO(3) => \NLW_L4_sum0__596_carry__7_CO_UNCONNECTED\(3),
      CO(2) => \L4_sum0__596_carry__7_n_1\,
      CO(1) => \L4_sum0__596_carry__7_n_2\,
      CO(0) => \L4_sum0__596_carry__7_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \L4_sum0__596_carry__7_i_1_n_0\,
      DI(1) => \L4_sum0__596_carry__7_i_2_n_0\,
      DI(0) => \L4_sum0__596_carry__7_i_3_n_0\,
      O(3 downto 0) => D(35 downto 32),
      S(3) => \L4_sum0__596_carry__7_i_4_n_0\,
      S(2) => \L4_sum0__596_carry__7_i_5_n_0\,
      S(1) => \L4_sum0__596_carry__7_i_6_n_0\,
      S(0) => \L4_sum0__596_carry__7_i_7_n_0\
    );
\L4_sum0__596_carry__7_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => \L4_sum0__196_carry__7_n_2\,
      I1 => \L4_sum0__596_carry__7_i_8_n_0\,
      I2 => \L4_sum0__294_carry__7_n_7\,
      I3 => \L4_sum0__392_carry__7_n_7\,
      I4 => \L4_sum0__490_carry__7_n_7\,
      O => \L4_sum0__596_carry__7_i_1_n_0\
    );
\L4_sum0__596_carry__7_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \L4_sum0__490_carry__7_n_7\,
      I1 => \L4_sum0__392_carry__7_n_7\,
      I2 => \L4_sum0__294_carry__7_n_7\,
      O => \L4_sum0__596_carry__7_i_10_n_0\
    );
\L4_sum0__596_carry__7_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => \L4_sum0__196_carry__7_n_7\,
      I1 => \L4_sum0__596_carry__7_i_9_n_0\,
      I2 => \L4_sum0__294_carry__6_n_4\,
      I3 => \L4_sum0__392_carry__6_n_4\,
      I4 => \L4_sum0__490_carry__6_n_4\,
      O => \L4_sum0__596_carry__7_i_2_n_0\
    );
\L4_sum0__596_carry__7_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => \L4_sum0__196_carry__6_n_4\,
      I1 => \L4_sum0__596_carry__6_i_12_n_0\,
      I2 => \L4_sum0__294_carry__6_n_5\,
      I3 => \L4_sum0__392_carry__6_n_5\,
      I4 => \L4_sum0__490_carry__6_n_5\,
      O => \L4_sum0__596_carry__7_i_3_n_0\
    );
\L4_sum0__596_carry__7_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"17FFE800"
    )
        port map (
      I0 => \L4_sum0__490_carry__7_n_6\,
      I1 => \L4_sum0__392_carry__7_n_2\,
      I2 => \L4_sum0__294_carry__7_n_2\,
      I3 => \L4_sum0__490_carry__7_n_5\,
      I4 => \L4_sum0__490_carry__7_n_0\,
      O => \L4_sum0__596_carry__7_i_4_n_0\
    );
\L4_sum0__596_carry__7_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E187871E871E1E78"
    )
        port map (
      I0 => \L4_sum0__596_carry__7_i_10_n_0\,
      I1 => \L4_sum0__196_carry__7_n_2\,
      I2 => \L4_sum0__490_carry__7_n_5\,
      I3 => \L4_sum0__490_carry__7_n_6\,
      I4 => \L4_sum0__392_carry__7_n_2\,
      I5 => \L4_sum0__294_carry__7_n_2\,
      O => \L4_sum0__596_carry__7_i_5_n_0\
    );
\L4_sum0__596_carry__7_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \L4_sum0__596_carry__7_i_2_n_0\,
      I1 => \L4_sum0__596_carry__7_i_8_n_0\,
      I2 => \L4_sum0__196_carry__7_n_2\,
      I3 => \L4_sum0__490_carry__7_n_7\,
      I4 => \L4_sum0__392_carry__7_n_7\,
      I5 => \L4_sum0__294_carry__7_n_7\,
      O => \L4_sum0__596_carry__7_i_6_n_0\
    );
\L4_sum0__596_carry__7_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \L4_sum0__596_carry__7_i_3_n_0\,
      I1 => \L4_sum0__596_carry__7_i_9_n_0\,
      I2 => \L4_sum0__196_carry__7_n_7\,
      I3 => \L4_sum0__490_carry__6_n_4\,
      I4 => \L4_sum0__392_carry__6_n_4\,
      I5 => \L4_sum0__294_carry__6_n_4\,
      O => \L4_sum0__596_carry__7_i_7_n_0\
    );
\L4_sum0__596_carry__7_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \L4_sum0__294_carry__7_n_2\,
      I1 => \L4_sum0__490_carry__7_n_6\,
      I2 => \L4_sum0__392_carry__7_n_2\,
      O => \L4_sum0__596_carry__7_i_8_n_0\
    );
\L4_sum0__596_carry__7_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \L4_sum0__294_carry__7_n_7\,
      I1 => \L4_sum0__490_carry__7_n_7\,
      I2 => \L4_sum0__392_carry__7_n_7\,
      O => \L4_sum0__596_carry__7_i_9_n_0\
    );
\L4_sum0__596_carry_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => \L4_sum0__196_carry_n_5\,
      I1 => \L4_sum0__596_carry_i_8_n_0\,
      I2 => \L4_sum0__294_carry_n_6\,
      I3 => \L4_sum0__392_carry_n_6\,
      I4 => \L4_sum0__490_carry_n_6\,
      O => \L4_sum0__596_carry_i_1_n_0\
    );
\L4_sum0__596_carry_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => \L4_sum0__294_carry_n_6\,
      I1 => \L4_sum0__392_carry_n_6\,
      I2 => \L4_sum0__490_carry_n_6\,
      I3 => \L4_sum0__196_carry_n_5\,
      I4 => \L4_sum0__596_carry_i_8_n_0\,
      O => \L4_sum0__596_carry_i_2_n_0\
    );
\L4_sum0__596_carry_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \L4_sum0__392_carry_n_6\,
      I1 => \L4_sum0__490_carry_n_6\,
      I2 => \L4_sum0__294_carry_n_6\,
      I3 => \L4_sum0__196_carry_n_6\,
      O => \L4_sum0__596_carry_i_3_n_0\
    );
\L4_sum0__596_carry_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \L4_sum0__596_carry_i_1_n_0\,
      I1 => \L4_sum0__596_carry_i_9_n_0\,
      I2 => \L4_sum0__196_carry_n_4\,
      I3 => \L4_sum0__490_carry_n_5\,
      I4 => \L4_sum0__392_carry_n_5\,
      I5 => \L4_sum0__294_carry_n_5\,
      O => \L4_sum0__596_carry_i_4_n_0\
    );
\L4_sum0__596_carry_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6999999699969666"
    )
        port map (
      I0 => \L4_sum0__596_carry_i_8_n_0\,
      I1 => \L4_sum0__196_carry_n_5\,
      I2 => \L4_sum0__294_carry_n_6\,
      I3 => \L4_sum0__490_carry_n_6\,
      I4 => \L4_sum0__392_carry_n_6\,
      I5 => \L4_sum0__196_carry_n_6\,
      O => \L4_sum0__596_carry_i_5_n_0\
    );
\L4_sum0__596_carry_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"566A"
    )
        port map (
      I0 => \L4_sum0__596_carry_i_3_n_0\,
      I1 => \L4_sum0__294_carry_n_7\,
      I2 => \L4_sum0__392_carry_n_7\,
      I3 => \L4_sum0__490_carry_n_7\,
      O => \L4_sum0__596_carry_i_6_n_0\
    );
\L4_sum0__596_carry_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \L4_sum0__392_carry_n_7\,
      I1 => \L4_sum0__490_carry_n_7\,
      I2 => \L4_sum0__294_carry_n_7\,
      I3 => \L4_sum0__196_carry_n_7\,
      O => \L4_sum0__596_carry_i_7_n_0\
    );
\L4_sum0__596_carry_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \L4_sum0__294_carry_n_5\,
      I1 => \L4_sum0__490_carry_n_5\,
      I2 => \L4_sum0__392_carry_n_5\,
      O => \L4_sum0__596_carry_i_8_n_0\
    );
\L4_sum0__596_carry_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \L4_sum0__294_carry_n_4\,
      I1 => \L4_sum0__490_carry_n_4\,
      I2 => \L4_sum0__392_carry_n_4\,
      O => \L4_sum0__596_carry_i_9_n_0\
    );
\L4_sum0__98_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \L4_sum0__98_carry_n_0\,
      CO(2) => \L4_sum0__98_carry_n_1\,
      CO(1) => \L4_sum0__98_carry_n_2\,
      CO(0) => \L4_sum0__98_carry_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => \L4_sum0__490_carry_i_3_2\(2 downto 0),
      DI(0) => '0',
      O(3) => \L4_sum0__98_carry_n_4\,
      O(2) => \L4_sum0__98_carry_n_5\,
      O(1) => \L4_sum0__98_carry_n_6\,
      O(0) => \L4_sum0__98_carry_n_7\,
      S(3 downto 0) => \L4_sum0__490_carry_i_3_3\(3 downto 0)
    );
\L4_sum0__98_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \L4_sum0__98_carry_n_0\,
      CO(3) => \L4_sum0__98_carry__0_n_0\,
      CO(2) => \L4_sum0__98_carry__0_n_1\,
      CO(1) => \L4_sum0__98_carry__0_n_2\,
      CO(0) => \L4_sum0__98_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \L4_sum0__490_carry__0_i_3_2\(3 downto 0),
      O(3) => \L4_sum0__98_carry__0_n_4\,
      O(2) => \L4_sum0__98_carry__0_n_5\,
      O(1) => \L4_sum0__98_carry__0_n_6\,
      O(0) => \L4_sum0__98_carry__0_n_7\,
      S(3 downto 0) => \L4_sum0__490_carry__0_i_3_3\(3 downto 0)
    );
\L4_sum0__98_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \L4_sum0__98_carry__0_n_0\,
      CO(3) => \L4_sum0__98_carry__1_n_0\,
      CO(2) => \L4_sum0__98_carry__1_n_1\,
      CO(1) => \L4_sum0__98_carry__1_n_2\,
      CO(0) => \L4_sum0__98_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \L4_sum0__490_carry__1_i_3_2\(3 downto 0),
      O(3) => \L4_sum0__98_carry__1_n_4\,
      O(2) => \L4_sum0__98_carry__1_n_5\,
      O(1) => \L4_sum0__98_carry__1_n_6\,
      O(0) => \L4_sum0__98_carry__1_n_7\,
      S(3 downto 0) => \L4_sum0__490_carry__1_i_3_3\(3 downto 0)
    );
\L4_sum0__98_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \L4_sum0__98_carry__1_n_0\,
      CO(3) => \L4_sum0__98_carry__2_n_0\,
      CO(2) => \L4_sum0__98_carry__2_n_1\,
      CO(1) => \L4_sum0__98_carry__2_n_2\,
      CO(0) => \L4_sum0__98_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \L4_sum0__490_carry__2_i_3_2\(3 downto 0),
      O(3) => \L4_sum0__98_carry__2_n_4\,
      O(2) => \L4_sum0__98_carry__2_n_5\,
      O(1) => \L4_sum0__98_carry__2_n_6\,
      O(0) => \L4_sum0__98_carry__2_n_7\,
      S(3 downto 0) => \L4_sum0__490_carry__2_i_3_3\(3 downto 0)
    );
\L4_sum0__98_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \L4_sum0__98_carry__2_n_0\,
      CO(3) => \L4_sum0__98_carry__3_n_0\,
      CO(2) => \L4_sum0__98_carry__3_n_1\,
      CO(1) => \L4_sum0__98_carry__3_n_2\,
      CO(0) => \L4_sum0__98_carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \L4_sum0__490_carry__3_i_3_2\(3 downto 0),
      O(3) => \L4_sum0__98_carry__3_n_4\,
      O(2) => \L4_sum0__98_carry__3_n_5\,
      O(1) => \L4_sum0__98_carry__3_n_6\,
      O(0) => \L4_sum0__98_carry__3_n_7\,
      S(3 downto 0) => \L4_sum0__490_carry__3_i_3_3\(3 downto 0)
    );
\L4_sum0__98_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \L4_sum0__98_carry__3_n_0\,
      CO(3) => \L4_sum0__98_carry__4_n_0\,
      CO(2) => \L4_sum0__98_carry__4_n_1\,
      CO(1) => \L4_sum0__98_carry__4_n_2\,
      CO(0) => \L4_sum0__98_carry__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \L4_sum0__490_carry__4_i_3_2\(3 downto 0),
      O(3) => \L4_sum0__98_carry__4_n_4\,
      O(2) => \L4_sum0__98_carry__4_n_5\,
      O(1) => \L4_sum0__98_carry__4_n_6\,
      O(0) => \L4_sum0__98_carry__4_n_7\,
      S(3 downto 0) => \L4_sum0__490_carry__4_i_3_3\(3 downto 0)
    );
\L4_sum0__98_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \L4_sum0__98_carry__4_n_0\,
      CO(3) => \L4_sum0__98_carry__5_n_0\,
      CO(2) => \L4_sum0__98_carry__5_n_1\,
      CO(1) => \L4_sum0__98_carry__5_n_2\,
      CO(0) => \L4_sum0__98_carry__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \L4_sum0__490_carry__5_i_3_2\(3 downto 0),
      O(3) => \L4_sum0__98_carry__5_n_4\,
      O(2) => \L4_sum0__98_carry__5_n_5\,
      O(1) => \L4_sum0__98_carry__5_n_6\,
      O(0) => \L4_sum0__98_carry__5_n_7\,
      S(3 downto 0) => \L4_sum0__490_carry__5_i_3_3\(3 downto 0)
    );
\L4_sum0__98_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \L4_sum0__98_carry__5_n_0\,
      CO(3) => \L4_sum0__98_carry__6_n_0\,
      CO(2) => \L4_sum0__98_carry__6_n_1\,
      CO(1) => \L4_sum0__98_carry__6_n_2\,
      CO(0) => \L4_sum0__98_carry__6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \L4_sum0__490_carry__6_i_3_1\(3 downto 0),
      O(3) => \L4_sum0__98_carry__6_n_4\,
      O(2) => \L4_sum0__98_carry__6_n_5\,
      O(1) => \L4_sum0__98_carry__6_n_6\,
      O(0) => \L4_sum0__98_carry__6_n_7\,
      S(3 downto 0) => \L4_sum0__490_carry__6_i_3_2\(3 downto 0)
    );
\L4_sum0__98_carry__7\: unisim.vcomponents.CARRY4
     port map (
      CI => \L4_sum0__98_carry__6_n_0\,
      CO(3 downto 2) => \NLW_L4_sum0__98_carry__7_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \L4_sum0__98_carry__7_n_2\,
      CO(0) => \NLW_L4_sum0__98_carry__7_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_L4_sum0__98_carry__7_O_UNCONNECTED\(3 downto 1),
      O(0) => \L4_sum0__98_carry__7_n_7\,
      S(3 downto 1) => B"001",
      S(0) => \L4_sum0__490_carry__7_i_6_0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ring_osc is
  port (
    enable_0 : out STD_LOGIC;
    enable : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ring_osc;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ring_osc is
  signal en_out : STD_LOGIC;
  signal osc_out : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \Q_i_2__8\ : label is "soft_lutpair15";
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \invs[0].osc_inv\ : label is "PRIMITIVE";
  attribute LOCK_PINS : string;
  attribute LOCK_PINS of \invs[0].osc_inv\ : label is "ALL";
  attribute SOFT_HLUTNM of \invs[0].osc_inv_i_1__8\ : label is "soft_lutpair15";
begin
\Q_i_2__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => osc_out,
      I1 => enable,
      O => enable_0
    );
\invs[0].osc_inv\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => en_out,
      O => osc_out
    );
\invs[0].osc_inv_i_1__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => enable,
      I1 => osc_out,
      O => en_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ring_osc_114 is
  port (
    enable_0 : out STD_LOGIC;
    enable : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ring_osc_114 : entity is "ring_osc";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ring_osc_114;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ring_osc_114 is
  signal en_out : STD_LOGIC;
  signal osc_out : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \Q_i_2__5\ : label is "soft_lutpair12";
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \invs[0].osc_inv\ : label is "PRIMITIVE";
  attribute LOCK_PINS : string;
  attribute LOCK_PINS of \invs[0].osc_inv\ : label is "ALL";
  attribute SOFT_HLUTNM of \invs[0].osc_inv_i_1__5\ : label is "soft_lutpair12";
begin
\Q_i_2__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => osc_out,
      I1 => enable,
      O => enable_0
    );
\invs[0].osc_inv\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => en_out,
      O => osc_out
    );
\invs[0].osc_inv_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => enable,
      I1 => osc_out,
      O => en_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ring_osc_148 is
  port (
    enable_0 : out STD_LOGIC;
    enable : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ring_osc_148 : entity is "ring_osc";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ring_osc_148;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ring_osc_148 is
  signal en_out : STD_LOGIC;
  signal osc_out : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \Q_i_2__4\ : label is "soft_lutpair11";
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \invs[0].osc_inv\ : label is "PRIMITIVE";
  attribute LOCK_PINS : string;
  attribute LOCK_PINS of \invs[0].osc_inv\ : label is "ALL";
  attribute SOFT_HLUTNM of \invs[0].osc_inv_i_1__4\ : label is "soft_lutpair11";
begin
\Q_i_2__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => osc_out,
      I1 => enable,
      O => enable_0
    );
\invs[0].osc_inv\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => en_out,
      O => osc_out
    );
\invs[0].osc_inv_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => enable,
      I1 => osc_out,
      O => en_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ring_osc_182 is
  port (
    enable_0 : out STD_LOGIC;
    enable : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ring_osc_182 : entity is "ring_osc";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ring_osc_182;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ring_osc_182 is
  signal en_out : STD_LOGIC;
  signal osc_out : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \Q_i_2__3\ : label is "soft_lutpair10";
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \invs[0].osc_inv\ : label is "PRIMITIVE";
  attribute LOCK_PINS : string;
  attribute LOCK_PINS of \invs[0].osc_inv\ : label is "ALL";
  attribute SOFT_HLUTNM of \invs[0].osc_inv_i_1__3\ : label is "soft_lutpair10";
begin
\Q_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => osc_out,
      I1 => enable,
      O => enable_0
    );
\invs[0].osc_inv\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => en_out,
      O => osc_out
    );
\invs[0].osc_inv_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => enable,
      I1 => osc_out,
      O => en_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ring_osc_216 is
  port (
    enable_0 : out STD_LOGIC;
    enable : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ring_osc_216 : entity is "ring_osc";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ring_osc_216;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ring_osc_216 is
  signal en_out : STD_LOGIC;
  signal osc_out : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \Q_i_2__2\ : label is "soft_lutpair9";
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \invs[0].osc_inv\ : label is "PRIMITIVE";
  attribute LOCK_PINS : string;
  attribute LOCK_PINS of \invs[0].osc_inv\ : label is "ALL";
  attribute SOFT_HLUTNM of \invs[0].osc_inv_i_1__2\ : label is "soft_lutpair9";
begin
\Q_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => osc_out,
      I1 => enable,
      O => enable_0
    );
\invs[0].osc_inv\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => en_out,
      O => osc_out
    );
\invs[0].osc_inv_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => enable,
      I1 => osc_out,
      O => en_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ring_osc_250 is
  port (
    enable_0 : out STD_LOGIC;
    enable : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ring_osc_250 : entity is "ring_osc";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ring_osc_250;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ring_osc_250 is
  signal en_out : STD_LOGIC;
  signal osc_out : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \Q_i_2__1\ : label is "soft_lutpair8";
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \invs[0].osc_inv\ : label is "PRIMITIVE";
  attribute LOCK_PINS : string;
  attribute LOCK_PINS of \invs[0].osc_inv\ : label is "ALL";
  attribute SOFT_HLUTNM of \invs[0].osc_inv_i_1__1\ : label is "soft_lutpair8";
begin
\Q_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => osc_out,
      I1 => enable,
      O => enable_0
    );
\invs[0].osc_inv\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => en_out,
      O => osc_out
    );
\invs[0].osc_inv_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => enable,
      I1 => osc_out,
      O => en_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ring_osc_284 is
  port (
    enable_0 : out STD_LOGIC;
    enable : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ring_osc_284 : entity is "ring_osc";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ring_osc_284;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ring_osc_284 is
  signal en_out : STD_LOGIC;
  signal osc_out : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \Q_i_2__0\ : label is "soft_lutpair7";
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \invs[0].osc_inv\ : label is "PRIMITIVE";
  attribute LOCK_PINS : string;
  attribute LOCK_PINS of \invs[0].osc_inv\ : label is "ALL";
  attribute SOFT_HLUTNM of \invs[0].osc_inv_i_1__0\ : label is "soft_lutpair7";
begin
\Q_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => osc_out,
      I1 => enable,
      O => enable_0
    );
\invs[0].osc_inv\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => en_out,
      O => osc_out
    );
\invs[0].osc_inv_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => enable,
      I1 => osc_out,
      O => en_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ring_osc_318 is
  port (
    enable_0 : out STD_LOGIC;
    enable : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ring_osc_318 : entity is "ring_osc";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ring_osc_318;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ring_osc_318 is
  signal en_out : STD_LOGIC;
  signal osc_out : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \Q_i_2__14\ : label is "soft_lutpair6";
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \invs[0].osc_inv\ : label is "PRIMITIVE";
  attribute LOCK_PINS : string;
  attribute LOCK_PINS of \invs[0].osc_inv\ : label is "ALL";
  attribute SOFT_HLUTNM of \invs[0].osc_inv_i_1__14\ : label is "soft_lutpair6";
begin
\Q_i_2__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => osc_out,
      I1 => enable,
      O => enable_0
    );
\invs[0].osc_inv\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => en_out,
      O => osc_out
    );
\invs[0].osc_inv_i_1__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => enable,
      I1 => osc_out,
      O => en_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ring_osc_352 is
  port (
    enable_0 : out STD_LOGIC;
    enable : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ring_osc_352 : entity is "ring_osc";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ring_osc_352;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ring_osc_352 is
  signal en_out : STD_LOGIC;
  signal osc_out : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \Q_i_2__13\ : label is "soft_lutpair5";
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \invs[0].osc_inv\ : label is "PRIMITIVE";
  attribute LOCK_PINS : string;
  attribute LOCK_PINS of \invs[0].osc_inv\ : label is "ALL";
  attribute SOFT_HLUTNM of \invs[0].osc_inv_i_1__13\ : label is "soft_lutpair5";
begin
\Q_i_2__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => osc_out,
      I1 => enable,
      O => enable_0
    );
\invs[0].osc_inv\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => en_out,
      O => osc_out
    );
\invs[0].osc_inv_i_1__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => enable,
      I1 => osc_out,
      O => en_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ring_osc_386 is
  port (
    enable_0 : out STD_LOGIC;
    enable : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ring_osc_386 : entity is "ring_osc";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ring_osc_386;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ring_osc_386 is
  signal en_out : STD_LOGIC;
  signal osc_out : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \Q_i_2__12\ : label is "soft_lutpair4";
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \invs[0].osc_inv\ : label is "PRIMITIVE";
  attribute LOCK_PINS : string;
  attribute LOCK_PINS of \invs[0].osc_inv\ : label is "ALL";
  attribute SOFT_HLUTNM of \invs[0].osc_inv_i_1__12\ : label is "soft_lutpair4";
begin
\Q_i_2__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => osc_out,
      I1 => enable,
      O => enable_0
    );
\invs[0].osc_inv\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => en_out,
      O => osc_out
    );
\invs[0].osc_inv_i_1__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => enable,
      I1 => osc_out,
      O => en_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ring_osc_420 is
  port (
    enable_0 : out STD_LOGIC;
    enable : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ring_osc_420 : entity is "ring_osc";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ring_osc_420;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ring_osc_420 is
  signal en_out : STD_LOGIC;
  signal osc_out : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \Q_i_2__11\ : label is "soft_lutpair3";
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \invs[0].osc_inv\ : label is "PRIMITIVE";
  attribute LOCK_PINS : string;
  attribute LOCK_PINS of \invs[0].osc_inv\ : label is "ALL";
  attribute SOFT_HLUTNM of \invs[0].osc_inv_i_1__11\ : label is "soft_lutpair3";
begin
\Q_i_2__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => osc_out,
      I1 => enable,
      O => enable_0
    );
\invs[0].osc_inv\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => en_out,
      O => osc_out
    );
\invs[0].osc_inv_i_1__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => enable,
      I1 => osc_out,
      O => en_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ring_osc_454 is
  port (
    enable_0 : out STD_LOGIC;
    enable : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ring_osc_454 : entity is "ring_osc";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ring_osc_454;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ring_osc_454 is
  signal en_out : STD_LOGIC;
  signal osc_out : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \Q_i_2__10\ : label is "soft_lutpair2";
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \invs[0].osc_inv\ : label is "PRIMITIVE";
  attribute LOCK_PINS : string;
  attribute LOCK_PINS of \invs[0].osc_inv\ : label is "ALL";
  attribute SOFT_HLUTNM of \invs[0].osc_inv_i_1__10\ : label is "soft_lutpair2";
begin
\Q_i_2__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => osc_out,
      I1 => enable,
      O => enable_0
    );
\invs[0].osc_inv\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => en_out,
      O => osc_out
    );
\invs[0].osc_inv_i_1__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => enable,
      I1 => osc_out,
      O => en_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ring_osc_46 is
  port (
    enable_0 : out STD_LOGIC;
    enable : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ring_osc_46 : entity is "ring_osc";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ring_osc_46;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ring_osc_46 is
  signal en_out : STD_LOGIC;
  signal osc_out : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \Q_i_2__7\ : label is "soft_lutpair14";
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \invs[0].osc_inv\ : label is "PRIMITIVE";
  attribute LOCK_PINS : string;
  attribute LOCK_PINS of \invs[0].osc_inv\ : label is "ALL";
  attribute SOFT_HLUTNM of \invs[0].osc_inv_i_1__7\ : label is "soft_lutpair14";
begin
\Q_i_2__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => osc_out,
      I1 => enable,
      O => enable_0
    );
\invs[0].osc_inv\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => en_out,
      O => osc_out
    );
\invs[0].osc_inv_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => enable,
      I1 => osc_out,
      O => en_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ring_osc_488 is
  port (
    enable_0 : out STD_LOGIC;
    enable : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ring_osc_488 : entity is "ring_osc";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ring_osc_488;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ring_osc_488 is
  signal en_out : STD_LOGIC;
  signal osc_out : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \Q_i_2__9\ : label is "soft_lutpair1";
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \invs[0].osc_inv\ : label is "PRIMITIVE";
  attribute LOCK_PINS : string;
  attribute LOCK_PINS of \invs[0].osc_inv\ : label is "ALL";
  attribute SOFT_HLUTNM of \invs[0].osc_inv_i_1__9\ : label is "soft_lutpair1";
begin
\Q_i_2__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => osc_out,
      I1 => enable,
      O => enable_0
    );
\invs[0].osc_inv\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => en_out,
      O => osc_out
    );
\invs[0].osc_inv_i_1__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => enable,
      I1 => osc_out,
      O => en_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ring_osc_522 is
  port (
    enable_0 : out STD_LOGIC;
    enable : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ring_osc_522 : entity is "ring_osc";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ring_osc_522;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ring_osc_522 is
  signal en_out : STD_LOGIC;
  signal osc_out : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of Q_i_2 : label is "soft_lutpair0";
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \invs[0].osc_inv\ : label is "PRIMITIVE";
  attribute LOCK_PINS : string;
  attribute LOCK_PINS of \invs[0].osc_inv\ : label is "ALL";
  attribute SOFT_HLUTNM of \invs[0].osc_inv_i_1\ : label is "soft_lutpair0";
begin
Q_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => osc_out,
      I1 => enable,
      O => enable_0
    );
\invs[0].osc_inv\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => en_out,
      O => osc_out
    );
\invs[0].osc_inv_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => enable,
      I1 => osc_out,
      O => en_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ring_osc_80 is
  port (
    enable_0 : out STD_LOGIC;
    enable : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ring_osc_80 : entity is "ring_osc";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ring_osc_80;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ring_osc_80 is
  signal en_out : STD_LOGIC;
  signal osc_out : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \Q_i_2__6\ : label is "soft_lutpair13";
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \invs[0].osc_inv\ : label is "PRIMITIVE";
  attribute LOCK_PINS : string;
  attribute LOCK_PINS of \invs[0].osc_inv\ : label is "ALL";
  attribute SOFT_HLUTNM of \invs[0].osc_inv_i_1__6\ : label is "soft_lutpair13";
begin
\Q_i_2__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => osc_out,
      I1 => enable,
      O => enable_0
    );
\invs[0].osc_inv\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => en_out,
      O => osc_out
    );
\invs[0].osc_inv_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => enable,
      I1 => osc_out,
      O => en_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_counter is
  port (
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg : out STD_LOGIC_VECTOR ( 3 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q_reg_0 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    Q_reg_1 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q_reg_2 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q_reg_3 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q_reg_4 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q_reg_5 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q_reg_6 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q_reg_7 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q_reg_8 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q_reg_9 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q_reg_10 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q_reg_11 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q_reg_12 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q_reg_13 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q_reg_14 : in STD_LOGIC;
    Q_reg_15 : in STD_LOGIC;
    \ROs[10].count\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \ROs[12].count\ : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_counter;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_counter is
  signal \^di\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^q_reg_0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^q_reg_10\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^q_reg_12\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^q_reg_2\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^q_reg_4\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^q_reg_6\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^q_reg_8\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \ROs[9].count\ : STD_LOGIC_VECTOR ( 31 downto 0 );
begin
  DI(3 downto 0) <= \^di\(3 downto 0);
  Q_reg_0(2 downto 0) <= \^q_reg_0\(2 downto 0);
  Q_reg_10(3 downto 0) <= \^q_reg_10\(3 downto 0);
  Q_reg_12(3 downto 0) <= \^q_reg_12\(3 downto 0);
  Q_reg_2(3 downto 0) <= \^q_reg_2\(3 downto 0);
  Q_reg_4(3 downto 0) <= \^q_reg_4\(3 downto 0);
  Q_reg_6(3 downto 0) <= \^q_reg_6\(3 downto 0);
  Q_reg_8(3 downto 0) <= \^q_reg_8\(3 downto 0);
\counter_TFFs[0].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF
     port map (
      Q_reg_0(0) => \^q_reg_0\(0),
      Q_reg_1(0) => Q_reg_1(0),
      Q_reg_2 => Q_reg_14,
      Q_reg_3 => Q_reg_15,
      \ROs[10].count\(0) => \ROs[10].count\(0),
      \ROs[12].count\(0) => \ROs[12].count\(0),
      \ROs[9].count\(0) => \ROs[9].count\(0)
    );
\counter_TFFs[10].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_15
     port map (
      \L4_sum0__294_carry__1\(0) => \^q_reg_4\(2),
      Q_reg_0(0) => \^q_reg_4\(3),
      Q_reg_1(0) => Q_reg_5(2),
      Q_reg_2(0) => \ROs[9].count\(9),
      Q_reg_3 => Q_reg_15,
      \ROs[10].count\(0) => \ROs[10].count\(10),
      \ROs[12].count\(0) => \ROs[12].count\(10),
      \ROs[9].count\(0) => \ROs[9].count\(10)
    );
\counter_TFFs[11].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_16
     port map (
      \L4_sum0__294_carry__1\(0) => \^q_reg_4\(3),
      Q_reg_0(0) => \^q_reg_6\(0),
      Q_reg_1(0) => Q_reg_5(3),
      Q_reg_2(0) => \ROs[9].count\(10),
      Q_reg_3 => Q_reg_15,
      \ROs[10].count\(0) => \ROs[10].count\(11),
      \ROs[12].count\(0) => \ROs[12].count\(11),
      \ROs[9].count\(0) => \ROs[9].count\(11)
    );
\counter_TFFs[12].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_17
     port map (
      \L4_sum0__294_carry__2\(0) => \^q_reg_6\(0),
      Q_reg_0(0) => \^q_reg_6\(1),
      Q_reg_1(0) => Q_reg_7(0),
      Q_reg_2(0) => \ROs[9].count\(11),
      Q_reg_3 => Q_reg_15,
      \ROs[10].count\(0) => \ROs[10].count\(12),
      \ROs[12].count\(0) => \ROs[12].count\(12),
      \ROs[9].count\(0) => \ROs[9].count\(12)
    );
\counter_TFFs[13].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_18
     port map (
      \L4_sum0__294_carry__2\(0) => \^q_reg_6\(1),
      Q_reg_0(0) => \^q_reg_6\(2),
      Q_reg_1(0) => Q_reg_7(1),
      Q_reg_2(0) => \ROs[9].count\(12),
      Q_reg_3 => Q_reg_15,
      \ROs[10].count\(0) => \ROs[10].count\(13),
      \ROs[12].count\(0) => \ROs[12].count\(13),
      \ROs[9].count\(0) => \ROs[9].count\(13)
    );
\counter_TFFs[14].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_19
     port map (
      \L4_sum0__294_carry__2\(0) => \^q_reg_6\(2),
      Q_reg_0(0) => \^q_reg_6\(3),
      Q_reg_1(0) => Q_reg_7(2),
      Q_reg_2(0) => \ROs[9].count\(13),
      Q_reg_3 => Q_reg_15,
      \ROs[10].count\(0) => \ROs[10].count\(14),
      \ROs[12].count\(0) => \ROs[12].count\(14),
      \ROs[9].count\(0) => \ROs[9].count\(14)
    );
\counter_TFFs[15].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_20
     port map (
      \L4_sum0__294_carry__2\(0) => \^q_reg_6\(3),
      Q_reg_0(0) => \^q_reg_8\(0),
      Q_reg_1(0) => Q_reg_7(3),
      Q_reg_2(0) => \ROs[9].count\(14),
      Q_reg_3 => Q_reg_15,
      \ROs[10].count\(0) => \ROs[10].count\(15),
      \ROs[12].count\(0) => \ROs[12].count\(15),
      \ROs[9].count\(0) => \ROs[9].count\(15)
    );
\counter_TFFs[16].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_21
     port map (
      \L4_sum0__294_carry__3\(0) => \^q_reg_8\(0),
      Q_reg_0(0) => \^q_reg_8\(1),
      Q_reg_1(0) => Q_reg_9(0),
      Q_reg_2(0) => \ROs[9].count\(15),
      Q_reg_3 => Q_reg_15,
      \ROs[10].count\(0) => \ROs[10].count\(16),
      \ROs[12].count\(0) => \ROs[12].count\(16),
      \ROs[9].count\(0) => \ROs[9].count\(16)
    );
\counter_TFFs[17].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_22
     port map (
      \L4_sum0__294_carry__3\(0) => \^q_reg_8\(1),
      Q_reg_0(0) => \^q_reg_8\(2),
      Q_reg_1(0) => Q_reg_9(1),
      Q_reg_2(0) => \ROs[9].count\(16),
      Q_reg_3 => Q_reg_15,
      \ROs[10].count\(0) => \ROs[10].count\(17),
      \ROs[12].count\(0) => \ROs[12].count\(17),
      \ROs[9].count\(0) => \ROs[9].count\(17)
    );
\counter_TFFs[18].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_23
     port map (
      \L4_sum0__294_carry__3\(0) => \^q_reg_8\(2),
      Q_reg_0(0) => \^q_reg_8\(3),
      Q_reg_1(0) => Q_reg_9(2),
      Q_reg_2(0) => \ROs[9].count\(17),
      Q_reg_3 => Q_reg_15,
      \ROs[10].count\(0) => \ROs[10].count\(18),
      \ROs[12].count\(0) => \ROs[12].count\(18),
      \ROs[9].count\(0) => \ROs[9].count\(18)
    );
\counter_TFFs[19].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_24
     port map (
      \L4_sum0__294_carry__3\(0) => \^q_reg_8\(3),
      Q_reg_0(0) => \^q_reg_10\(0),
      Q_reg_1(0) => Q_reg_9(3),
      Q_reg_2(0) => \ROs[9].count\(18),
      Q_reg_3 => Q_reg_15,
      \ROs[10].count\(0) => \ROs[10].count\(19),
      \ROs[12].count\(0) => \ROs[12].count\(19),
      \ROs[9].count\(0) => \ROs[9].count\(19)
    );
\counter_TFFs[1].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_25
     port map (
      \L4_sum0__294_carry\(0) => \^q_reg_0\(0),
      Q_reg_0(0) => \^q_reg_0\(1),
      Q_reg_1(0) => Q_reg_1(1),
      Q_reg_2(0) => \ROs[9].count\(0),
      Q_reg_3 => Q_reg_15,
      \ROs[10].count\(0) => \ROs[10].count\(1),
      \ROs[12].count\(0) => \ROs[12].count\(1),
      \ROs[9].count\(0) => \ROs[9].count\(1)
    );
\counter_TFFs[20].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_26
     port map (
      \L4_sum0__294_carry__4\(0) => \^q_reg_10\(0),
      Q_reg_0(0) => \^q_reg_10\(1),
      Q_reg_1(0) => Q_reg_11(0),
      Q_reg_2(0) => \ROs[9].count\(19),
      Q_reg_3 => Q_reg_15,
      \ROs[10].count\(0) => \ROs[10].count\(20),
      \ROs[12].count\(0) => \ROs[12].count\(20),
      \ROs[9].count\(0) => \ROs[9].count\(20)
    );
\counter_TFFs[21].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_27
     port map (
      \L4_sum0__294_carry__4\(0) => \^q_reg_10\(1),
      Q_reg_0(0) => \^q_reg_10\(2),
      Q_reg_1(0) => Q_reg_11(1),
      Q_reg_2(0) => \ROs[9].count\(20),
      Q_reg_3 => Q_reg_15,
      \ROs[10].count\(0) => \ROs[10].count\(21),
      \ROs[12].count\(0) => \ROs[12].count\(21),
      \ROs[9].count\(0) => \ROs[9].count\(21)
    );
\counter_TFFs[22].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_28
     port map (
      \L4_sum0__294_carry__4\(0) => \^q_reg_10\(2),
      Q_reg_0(0) => \^q_reg_10\(3),
      Q_reg_1(0) => Q_reg_11(2),
      Q_reg_2(0) => \ROs[9].count\(21),
      Q_reg_3 => Q_reg_15,
      \ROs[10].count\(0) => \ROs[10].count\(22),
      \ROs[12].count\(0) => \ROs[12].count\(22),
      \ROs[9].count\(0) => \ROs[9].count\(22)
    );
\counter_TFFs[23].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_29
     port map (
      \L4_sum0__294_carry__4\(0) => \^q_reg_10\(3),
      Q_reg_0(0) => \^q_reg_12\(0),
      Q_reg_1(0) => Q_reg_11(3),
      Q_reg_2(0) => \ROs[9].count\(22),
      Q_reg_3 => Q_reg_15,
      \ROs[10].count\(0) => \ROs[10].count\(23),
      \ROs[12].count\(0) => \ROs[12].count\(23),
      \ROs[9].count\(0) => \ROs[9].count\(23)
    );
\counter_TFFs[24].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_30
     port map (
      \L4_sum0__294_carry__5\(0) => \^q_reg_12\(0),
      Q_reg_0(0) => \^q_reg_12\(1),
      Q_reg_1(0) => Q_reg_13(0),
      Q_reg_2(0) => \ROs[9].count\(23),
      Q_reg_3 => Q_reg_15,
      \ROs[10].count\(0) => \ROs[10].count\(24),
      \ROs[12].count\(0) => \ROs[12].count\(24),
      \ROs[9].count\(0) => \ROs[9].count\(24)
    );
\counter_TFFs[25].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_31
     port map (
      \L4_sum0__294_carry__5\(0) => \^q_reg_12\(1),
      Q_reg_0(0) => \^q_reg_12\(2),
      Q_reg_1(0) => Q_reg_13(1),
      Q_reg_2(0) => \ROs[9].count\(24),
      Q_reg_3 => Q_reg_15,
      \ROs[10].count\(0) => \ROs[10].count\(25),
      \ROs[12].count\(0) => \ROs[12].count\(25),
      \ROs[9].count\(0) => \ROs[9].count\(25)
    );
\counter_TFFs[26].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_32
     port map (
      \L4_sum0__294_carry__5\(0) => \^q_reg_12\(2),
      Q_reg_0(0) => \^q_reg_12\(3),
      Q_reg_1(0) => Q_reg_13(2),
      Q_reg_2(0) => \ROs[9].count\(25),
      Q_reg_3 => Q_reg_15,
      \ROs[10].count\(0) => \ROs[10].count\(26),
      \ROs[12].count\(0) => \ROs[12].count\(26),
      \ROs[9].count\(0) => \ROs[9].count\(26)
    );
\counter_TFFs[27].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_33
     port map (
      DI(0) => \^di\(0),
      \L4_sum0__294_carry__5\(0) => \^q_reg_12\(3),
      Q_reg_0(0) => Q_reg_13(3),
      Q_reg_1(0) => \ROs[9].count\(26),
      Q_reg_2 => Q_reg_15,
      \ROs[10].count\(0) => \ROs[10].count\(27),
      \ROs[12].count\(0) => \ROs[12].count\(27),
      \ROs[9].count\(0) => \ROs[9].count\(27)
    );
\counter_TFFs[28].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_34
     port map (
      DI(0) => \^di\(1),
      \L4_sum0__294_carry__6\(0) => \^di\(0),
      Q_reg_0(0) => Q_reg(0),
      Q_reg_1(0) => \ROs[9].count\(27),
      Q_reg_2 => Q_reg_15,
      \ROs[10].count\(0) => \ROs[10].count\(28),
      \ROs[12].count\(0) => \ROs[12].count\(28),
      \ROs[9].count\(0) => \ROs[9].count\(28)
    );
\counter_TFFs[29].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_35
     port map (
      DI(0) => \^di\(2),
      \L4_sum0__294_carry__6\(0) => \^di\(1),
      Q_reg_0(0) => Q_reg(1),
      Q_reg_1(0) => \ROs[9].count\(28),
      Q_reg_2 => Q_reg_15,
      \ROs[10].count\(0) => \ROs[10].count\(29),
      \ROs[12].count\(0) => \ROs[12].count\(29),
      \ROs[9].count\(0) => \ROs[9].count\(29)
    );
\counter_TFFs[2].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_36
     port map (
      \L4_sum0__294_carry\(0) => \^q_reg_0\(1),
      Q_reg_0(0) => \^q_reg_0\(2),
      Q_reg_1(0) => Q_reg_1(2),
      Q_reg_2(0) => \ROs[9].count\(1),
      Q_reg_3 => Q_reg_15,
      \ROs[10].count\(0) => \ROs[10].count\(2),
      \ROs[12].count\(0) => \ROs[12].count\(2),
      \ROs[9].count\(0) => \ROs[9].count\(2)
    );
\counter_TFFs[30].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_37
     port map (
      DI(0) => \^di\(3),
      \L4_sum0__294_carry__6\(1) => \ROs[9].count\(31),
      \L4_sum0__294_carry__6\(0) => \ROs[9].count\(29),
      \L4_sum0__294_carry__6_0\(0) => \^di\(2),
      Q_reg_0(1 downto 0) => Q_reg(3 downto 2),
      Q_reg_1 => Q_reg_15,
      \ROs[10].count\(1 downto 0) => \ROs[10].count\(31 downto 30),
      \ROs[12].count\(1 downto 0) => \ROs[12].count\(31 downto 30),
      \ROs[9].count\(0) => \ROs[9].count\(30)
    );
\counter_TFFs[31].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_38
     port map (
      Q_reg_0(0) => \ROs[9].count\(31),
      Q_reg_1 => Q_reg_15,
      \ROs[10].count\(0) => \ROs[10].count\(31),
      \ROs[12].count\(0) => \ROs[12].count\(31),
      \ROs[9].count\(0) => \ROs[9].count\(30),
      S(0) => S(0)
    );
\counter_TFFs[3].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_39
     port map (
      \L4_sum0__294_carry\(0) => \^q_reg_0\(2),
      Q_reg_0(0) => \^q_reg_2\(0),
      Q_reg_1(0) => Q_reg_1(3),
      Q_reg_2(0) => \ROs[9].count\(2),
      Q_reg_3 => Q_reg_15,
      \ROs[10].count\(0) => \ROs[10].count\(3),
      \ROs[12].count\(0) => \ROs[12].count\(3),
      \ROs[9].count\(0) => \ROs[9].count\(3)
    );
\counter_TFFs[4].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_40
     port map (
      \L4_sum0__294_carry__0\(0) => \^q_reg_2\(0),
      Q_reg_0(0) => \^q_reg_2\(1),
      Q_reg_1(0) => Q_reg_3(0),
      Q_reg_2(0) => \ROs[9].count\(3),
      Q_reg_3 => Q_reg_15,
      \ROs[10].count\(0) => \ROs[10].count\(4),
      \ROs[12].count\(0) => \ROs[12].count\(4),
      \ROs[9].count\(0) => \ROs[9].count\(4)
    );
\counter_TFFs[5].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_41
     port map (
      \L4_sum0__294_carry__0\(0) => \^q_reg_2\(1),
      Q_reg_0(0) => \^q_reg_2\(2),
      Q_reg_1(0) => Q_reg_3(1),
      Q_reg_2(0) => \ROs[9].count\(4),
      Q_reg_3 => Q_reg_15,
      \ROs[10].count\(0) => \ROs[10].count\(5),
      \ROs[12].count\(0) => \ROs[12].count\(5),
      \ROs[9].count\(0) => \ROs[9].count\(5)
    );
\counter_TFFs[6].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_42
     port map (
      \L4_sum0__294_carry__0\(0) => \^q_reg_2\(2),
      Q_reg_0(0) => \^q_reg_2\(3),
      Q_reg_1(0) => Q_reg_3(2),
      Q_reg_2(0) => \ROs[9].count\(5),
      Q_reg_3 => Q_reg_15,
      \ROs[10].count\(0) => \ROs[10].count\(6),
      \ROs[12].count\(0) => \ROs[12].count\(6),
      \ROs[9].count\(0) => \ROs[9].count\(6)
    );
\counter_TFFs[7].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_43
     port map (
      \L4_sum0__294_carry__0\(0) => \^q_reg_2\(3),
      Q_reg_0(0) => \^q_reg_4\(0),
      Q_reg_1(0) => Q_reg_3(3),
      Q_reg_2(0) => \ROs[9].count\(6),
      Q_reg_3 => Q_reg_15,
      \ROs[10].count\(0) => \ROs[10].count\(7),
      \ROs[12].count\(0) => \ROs[12].count\(7),
      \ROs[9].count\(0) => \ROs[9].count\(7)
    );
\counter_TFFs[8].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_44
     port map (
      \L4_sum0__294_carry__1\(0) => \^q_reg_4\(0),
      Q_reg_0(0) => \^q_reg_4\(1),
      Q_reg_1(0) => Q_reg_5(0),
      Q_reg_2(0) => \ROs[9].count\(7),
      Q_reg_3 => Q_reg_15,
      \ROs[10].count\(0) => \ROs[10].count\(8),
      \ROs[12].count\(0) => \ROs[12].count\(8),
      \ROs[9].count\(0) => \ROs[9].count\(8)
    );
\counter_TFFs[9].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_45
     port map (
      \L4_sum0__294_carry__1\(0) => \^q_reg_4\(1),
      Q_reg_0(0) => \ROs[9].count\(9),
      Q_reg_1(0) => \^q_reg_4\(2),
      Q_reg_2(0) => Q_reg_5(1),
      Q_reg_3 => Q_reg_15,
      \ROs[10].count\(0) => \ROs[10].count\(9),
      \ROs[12].count\(0) => \ROs[12].count\(9),
      \ROs[9].count\(0) => \ROs[9].count\(8)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_counter_115 is
  port (
    \ROs[6].count\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    Q_reg : in STD_LOGIC;
    Q_reg_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_counter_115 : entity is "TFF_counter";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_counter_115;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_counter_115 is
  signal \^ros[6].count\ : STD_LOGIC_VECTOR ( 31 downto 0 );
begin
  \ROs[6].count\(31 downto 0) <= \^ros[6].count\(31 downto 0);
\counter_TFFs[0].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_116
     port map (
      Q_reg_0 => Q_reg,
      Q_reg_1 => Q_reg_0,
      \ROs[6].count\(0) => \^ros[6].count\(0)
    );
\counter_TFFs[10].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_117
     port map (
      Q_reg_0(0) => \^ros[6].count\(9),
      Q_reg_1 => Q_reg_0,
      \ROs[6].count\(0) => \^ros[6].count\(10)
    );
\counter_TFFs[11].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_118
     port map (
      Q_reg_0(0) => \^ros[6].count\(10),
      Q_reg_1 => Q_reg_0,
      \ROs[6].count\(0) => \^ros[6].count\(11)
    );
\counter_TFFs[12].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_119
     port map (
      Q_reg_0(0) => \^ros[6].count\(11),
      Q_reg_1 => Q_reg_0,
      \ROs[6].count\(0) => \^ros[6].count\(12)
    );
\counter_TFFs[13].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_120
     port map (
      Q_reg_0(0) => \^ros[6].count\(12),
      Q_reg_1 => Q_reg_0,
      \ROs[6].count\(0) => \^ros[6].count\(13)
    );
\counter_TFFs[14].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_121
     port map (
      Q_reg_0(0) => \^ros[6].count\(13),
      Q_reg_1 => Q_reg_0,
      \ROs[6].count\(0) => \^ros[6].count\(14)
    );
\counter_TFFs[15].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_122
     port map (
      Q_reg_0(0) => \^ros[6].count\(14),
      Q_reg_1 => Q_reg_0,
      \ROs[6].count\(0) => \^ros[6].count\(15)
    );
\counter_TFFs[16].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_123
     port map (
      Q_reg_0(0) => \^ros[6].count\(15),
      Q_reg_1 => Q_reg_0,
      \ROs[6].count\(0) => \^ros[6].count\(16)
    );
\counter_TFFs[17].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_124
     port map (
      Q_reg_0(0) => \^ros[6].count\(16),
      Q_reg_1 => Q_reg_0,
      \ROs[6].count\(0) => \^ros[6].count\(17)
    );
\counter_TFFs[18].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_125
     port map (
      Q_reg_0(0) => \^ros[6].count\(17),
      Q_reg_1 => Q_reg_0,
      \ROs[6].count\(0) => \^ros[6].count\(18)
    );
\counter_TFFs[19].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_126
     port map (
      Q_reg_0(0) => \^ros[6].count\(18),
      Q_reg_1 => Q_reg_0,
      \ROs[6].count\(0) => \^ros[6].count\(19)
    );
\counter_TFFs[1].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_127
     port map (
      Q_reg_0(0) => \^ros[6].count\(0),
      Q_reg_1 => Q_reg_0,
      \ROs[6].count\(0) => \^ros[6].count\(1)
    );
\counter_TFFs[20].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_128
     port map (
      Q_reg_0(0) => \^ros[6].count\(19),
      Q_reg_1 => Q_reg_0,
      \ROs[6].count\(0) => \^ros[6].count\(20)
    );
\counter_TFFs[21].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_129
     port map (
      Q_reg_0(0) => \^ros[6].count\(20),
      Q_reg_1 => Q_reg_0,
      \ROs[6].count\(0) => \^ros[6].count\(21)
    );
\counter_TFFs[22].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_130
     port map (
      Q_reg_0(0) => \^ros[6].count\(21),
      Q_reg_1 => Q_reg_0,
      \ROs[6].count\(0) => \^ros[6].count\(22)
    );
\counter_TFFs[23].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_131
     port map (
      Q_reg_0(0) => \^ros[6].count\(22),
      Q_reg_1 => Q_reg_0,
      \ROs[6].count\(0) => \^ros[6].count\(23)
    );
\counter_TFFs[24].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_132
     port map (
      Q_reg_0(0) => \^ros[6].count\(23),
      Q_reg_1 => Q_reg_0,
      \ROs[6].count\(0) => \^ros[6].count\(24)
    );
\counter_TFFs[25].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_133
     port map (
      Q_reg_0(0) => \^ros[6].count\(24),
      Q_reg_1 => Q_reg_0,
      \ROs[6].count\(0) => \^ros[6].count\(25)
    );
\counter_TFFs[26].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_134
     port map (
      Q_reg_0(0) => \^ros[6].count\(25),
      Q_reg_1 => Q_reg_0,
      \ROs[6].count\(0) => \^ros[6].count\(26)
    );
\counter_TFFs[27].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_135
     port map (
      Q_reg_0(0) => \^ros[6].count\(26),
      Q_reg_1 => Q_reg_0,
      \ROs[6].count\(0) => \^ros[6].count\(27)
    );
\counter_TFFs[28].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_136
     port map (
      Q_reg_0(0) => \^ros[6].count\(27),
      Q_reg_1 => Q_reg_0,
      \ROs[6].count\(0) => \^ros[6].count\(28)
    );
\counter_TFFs[29].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_137
     port map (
      Q_reg_0(0) => \^ros[6].count\(28),
      Q_reg_1 => Q_reg_0,
      \ROs[6].count\(0) => \^ros[6].count\(29)
    );
\counter_TFFs[2].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_138
     port map (
      Q_reg_0(0) => \^ros[6].count\(1),
      Q_reg_1 => Q_reg_0,
      \ROs[6].count\(0) => \^ros[6].count\(2)
    );
\counter_TFFs[30].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_139
     port map (
      Q_reg_0(0) => \^ros[6].count\(29),
      Q_reg_1 => Q_reg_0,
      \ROs[6].count\(0) => \^ros[6].count\(30)
    );
\counter_TFFs[31].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_140
     port map (
      Q_reg_0(0) => \^ros[6].count\(30),
      Q_reg_1 => Q_reg_0,
      \ROs[6].count\(0) => \^ros[6].count\(31)
    );
\counter_TFFs[3].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_141
     port map (
      Q_reg_0(0) => \^ros[6].count\(2),
      Q_reg_1 => Q_reg_0,
      \ROs[6].count\(0) => \^ros[6].count\(3)
    );
\counter_TFFs[4].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_142
     port map (
      Q_reg_0(0) => \^ros[6].count\(3),
      Q_reg_1 => Q_reg_0,
      \ROs[6].count\(0) => \^ros[6].count\(4)
    );
\counter_TFFs[5].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_143
     port map (
      Q_reg_0(0) => \^ros[6].count\(4),
      Q_reg_1 => Q_reg_0,
      \ROs[6].count\(0) => \^ros[6].count\(5)
    );
\counter_TFFs[6].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_144
     port map (
      Q_reg_0(0) => \^ros[6].count\(5),
      Q_reg_1 => Q_reg_0,
      \ROs[6].count\(0) => \^ros[6].count\(6)
    );
\counter_TFFs[7].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_145
     port map (
      Q_reg_0(0) => \^ros[6].count\(6),
      Q_reg_1 => Q_reg_0,
      \ROs[6].count\(0) => \^ros[6].count\(7)
    );
\counter_TFFs[8].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_146
     port map (
      Q_reg_0(0) => \^ros[6].count\(7),
      Q_reg_1 => Q_reg_0,
      \ROs[6].count\(0) => \^ros[6].count\(8)
    );
\counter_TFFs[9].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_147
     port map (
      Q_reg_0(0) => \^ros[6].count\(8),
      Q_reg_1 => Q_reg_0,
      \ROs[6].count\(0) => \^ros[6].count\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_counter_149 is
  port (
    \ROs[5].count\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    Q_reg : in STD_LOGIC;
    Q_reg_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_counter_149 : entity is "TFF_counter";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_counter_149;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_counter_149 is
  signal \^ros[5].count\ : STD_LOGIC_VECTOR ( 31 downto 0 );
begin
  \ROs[5].count\(31 downto 0) <= \^ros[5].count\(31 downto 0);
\counter_TFFs[0].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_150
     port map (
      Q_reg_0 => Q_reg,
      Q_reg_1 => Q_reg_0,
      \ROs[5].count\(0) => \^ros[5].count\(0)
    );
\counter_TFFs[10].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_151
     port map (
      Q_reg_0(0) => \^ros[5].count\(9),
      Q_reg_1 => Q_reg_0,
      \ROs[5].count\(0) => \^ros[5].count\(10)
    );
\counter_TFFs[11].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_152
     port map (
      Q_reg_0(0) => \^ros[5].count\(10),
      Q_reg_1 => Q_reg_0,
      \ROs[5].count\(0) => \^ros[5].count\(11)
    );
\counter_TFFs[12].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_153
     port map (
      Q_reg_0(0) => \^ros[5].count\(11),
      Q_reg_1 => Q_reg_0,
      \ROs[5].count\(0) => \^ros[5].count\(12)
    );
\counter_TFFs[13].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_154
     port map (
      Q_reg_0(0) => \^ros[5].count\(12),
      Q_reg_1 => Q_reg_0,
      \ROs[5].count\(0) => \^ros[5].count\(13)
    );
\counter_TFFs[14].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_155
     port map (
      Q_reg_0(0) => \^ros[5].count\(13),
      Q_reg_1 => Q_reg_0,
      \ROs[5].count\(0) => \^ros[5].count\(14)
    );
\counter_TFFs[15].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_156
     port map (
      Q_reg_0(0) => \^ros[5].count\(14),
      Q_reg_1 => Q_reg_0,
      \ROs[5].count\(0) => \^ros[5].count\(15)
    );
\counter_TFFs[16].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_157
     port map (
      Q_reg_0(0) => \^ros[5].count\(15),
      Q_reg_1 => Q_reg_0,
      \ROs[5].count\(0) => \^ros[5].count\(16)
    );
\counter_TFFs[17].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_158
     port map (
      Q_reg_0(0) => \^ros[5].count\(16),
      Q_reg_1 => Q_reg_0,
      \ROs[5].count\(0) => \^ros[5].count\(17)
    );
\counter_TFFs[18].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_159
     port map (
      Q_reg_0(0) => \^ros[5].count\(17),
      Q_reg_1 => Q_reg_0,
      \ROs[5].count\(0) => \^ros[5].count\(18)
    );
\counter_TFFs[19].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_160
     port map (
      Q_reg_0(0) => \^ros[5].count\(18),
      Q_reg_1 => Q_reg_0,
      \ROs[5].count\(0) => \^ros[5].count\(19)
    );
\counter_TFFs[1].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_161
     port map (
      Q_reg_0(0) => \^ros[5].count\(0),
      Q_reg_1 => Q_reg_0,
      \ROs[5].count\(0) => \^ros[5].count\(1)
    );
\counter_TFFs[20].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_162
     port map (
      Q_reg_0(0) => \^ros[5].count\(19),
      Q_reg_1 => Q_reg_0,
      \ROs[5].count\(0) => \^ros[5].count\(20)
    );
\counter_TFFs[21].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_163
     port map (
      Q_reg_0(0) => \^ros[5].count\(20),
      Q_reg_1 => Q_reg_0,
      \ROs[5].count\(0) => \^ros[5].count\(21)
    );
\counter_TFFs[22].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_164
     port map (
      Q_reg_0(0) => \^ros[5].count\(21),
      Q_reg_1 => Q_reg_0,
      \ROs[5].count\(0) => \^ros[5].count\(22)
    );
\counter_TFFs[23].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_165
     port map (
      Q_reg_0(0) => \^ros[5].count\(22),
      Q_reg_1 => Q_reg_0,
      \ROs[5].count\(0) => \^ros[5].count\(23)
    );
\counter_TFFs[24].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_166
     port map (
      Q_reg_0(0) => \^ros[5].count\(23),
      Q_reg_1 => Q_reg_0,
      \ROs[5].count\(0) => \^ros[5].count\(24)
    );
\counter_TFFs[25].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_167
     port map (
      Q_reg_0(0) => \^ros[5].count\(24),
      Q_reg_1 => Q_reg_0,
      \ROs[5].count\(0) => \^ros[5].count\(25)
    );
\counter_TFFs[26].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_168
     port map (
      Q_reg_0(0) => \^ros[5].count\(25),
      Q_reg_1 => Q_reg_0,
      \ROs[5].count\(0) => \^ros[5].count\(26)
    );
\counter_TFFs[27].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_169
     port map (
      Q_reg_0(0) => \^ros[5].count\(26),
      Q_reg_1 => Q_reg_0,
      \ROs[5].count\(0) => \^ros[5].count\(27)
    );
\counter_TFFs[28].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_170
     port map (
      Q_reg_0(0) => \^ros[5].count\(27),
      Q_reg_1 => Q_reg_0,
      \ROs[5].count\(0) => \^ros[5].count\(28)
    );
\counter_TFFs[29].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_171
     port map (
      Q_reg_0(0) => \^ros[5].count\(28),
      Q_reg_1 => Q_reg_0,
      \ROs[5].count\(0) => \^ros[5].count\(29)
    );
\counter_TFFs[2].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_172
     port map (
      Q_reg_0(0) => \^ros[5].count\(1),
      Q_reg_1 => Q_reg_0,
      \ROs[5].count\(0) => \^ros[5].count\(2)
    );
\counter_TFFs[30].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_173
     port map (
      Q_reg_0(0) => \^ros[5].count\(29),
      Q_reg_1 => Q_reg_0,
      \ROs[5].count\(0) => \^ros[5].count\(30)
    );
\counter_TFFs[31].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_174
     port map (
      Q_reg_0(0) => \^ros[5].count\(30),
      Q_reg_1 => Q_reg_0,
      \ROs[5].count\(0) => \^ros[5].count\(31)
    );
\counter_TFFs[3].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_175
     port map (
      Q_reg_0(0) => \^ros[5].count\(2),
      Q_reg_1 => Q_reg_0,
      \ROs[5].count\(0) => \^ros[5].count\(3)
    );
\counter_TFFs[4].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_176
     port map (
      Q_reg_0(0) => \^ros[5].count\(3),
      Q_reg_1 => Q_reg_0,
      \ROs[5].count\(0) => \^ros[5].count\(4)
    );
\counter_TFFs[5].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_177
     port map (
      Q_reg_0(0) => \^ros[5].count\(4),
      Q_reg_1 => Q_reg_0,
      \ROs[5].count\(0) => \^ros[5].count\(5)
    );
\counter_TFFs[6].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_178
     port map (
      Q_reg_0(0) => \^ros[5].count\(5),
      Q_reg_1 => Q_reg_0,
      \ROs[5].count\(0) => \^ros[5].count\(6)
    );
\counter_TFFs[7].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_179
     port map (
      Q_reg_0(0) => \^ros[5].count\(6),
      Q_reg_1 => Q_reg_0,
      \ROs[5].count\(0) => \^ros[5].count\(7)
    );
\counter_TFFs[8].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_180
     port map (
      Q_reg_0(0) => \^ros[5].count\(7),
      Q_reg_1 => Q_reg_0,
      \ROs[5].count\(0) => \^ros[5].count\(8)
    );
\counter_TFFs[9].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_181
     port map (
      Q_reg_0(0) => \^ros[5].count\(8),
      Q_reg_1 => Q_reg_0,
      \ROs[5].count\(0) => \^ros[5].count\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_counter_183 is
  port (
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg : out STD_LOGIC_VECTOR ( 3 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q_reg_0 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    Q_reg_1 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q_reg_2 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q_reg_3 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q_reg_4 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q_reg_5 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q_reg_6 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q_reg_7 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q_reg_8 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q_reg_9 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q_reg_10 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q_reg_11 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q_reg_12 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q_reg_13 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q_reg_14 : in STD_LOGIC;
    Q_reg_15 : in STD_LOGIC;
    \ROs[8].count\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \ROs[0].count\ : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_counter_183 : entity is "TFF_counter";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_counter_183;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_counter_183 is
  signal \^di\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^q_reg_0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^q_reg_10\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^q_reg_12\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^q_reg_2\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^q_reg_4\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^q_reg_6\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^q_reg_8\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \ROs[4].count\ : STD_LOGIC_VECTOR ( 31 downto 0 );
begin
  DI(3 downto 0) <= \^di\(3 downto 0);
  Q_reg_0(2 downto 0) <= \^q_reg_0\(2 downto 0);
  Q_reg_10(3 downto 0) <= \^q_reg_10\(3 downto 0);
  Q_reg_12(3 downto 0) <= \^q_reg_12\(3 downto 0);
  Q_reg_2(3 downto 0) <= \^q_reg_2\(3 downto 0);
  Q_reg_4(3 downto 0) <= \^q_reg_4\(3 downto 0);
  Q_reg_6(3 downto 0) <= \^q_reg_6\(3 downto 0);
  Q_reg_8(3 downto 0) <= \^q_reg_8\(3 downto 0);
\counter_TFFs[0].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_184
     port map (
      Q_reg_0(0) => \^q_reg_0\(0),
      Q_reg_1(0) => Q_reg_1(0),
      Q_reg_2 => Q_reg_14,
      Q_reg_3 => Q_reg_15,
      \ROs[0].count\(0) => \ROs[0].count\(0),
      \ROs[4].count\(0) => \ROs[4].count\(0),
      \ROs[8].count\(0) => \ROs[8].count\(0)
    );
\counter_TFFs[10].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_185
     port map (
      \L4_sum0__0_carry__1\(0) => \^q_reg_4\(2),
      Q_reg_0(0) => \^q_reg_4\(3),
      Q_reg_1(0) => Q_reg_5(2),
      Q_reg_2(0) => \ROs[4].count\(9),
      Q_reg_3 => Q_reg_15,
      \ROs[0].count\(0) => \ROs[0].count\(10),
      \ROs[4].count\(0) => \ROs[4].count\(10),
      \ROs[8].count\(0) => \ROs[8].count\(10)
    );
\counter_TFFs[11].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_186
     port map (
      \L4_sum0__0_carry__1\(0) => \^q_reg_4\(3),
      Q_reg_0(0) => \^q_reg_6\(0),
      Q_reg_1(0) => Q_reg_5(3),
      Q_reg_2(0) => \ROs[4].count\(10),
      Q_reg_3 => Q_reg_15,
      \ROs[0].count\(0) => \ROs[0].count\(11),
      \ROs[4].count\(0) => \ROs[4].count\(11),
      \ROs[8].count\(0) => \ROs[8].count\(11)
    );
\counter_TFFs[12].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_187
     port map (
      \L4_sum0__0_carry__2\(0) => \^q_reg_6\(0),
      Q_reg_0(0) => \^q_reg_6\(1),
      Q_reg_1(0) => Q_reg_7(0),
      Q_reg_2(0) => \ROs[4].count\(11),
      Q_reg_3 => Q_reg_15,
      \ROs[0].count\(0) => \ROs[0].count\(12),
      \ROs[4].count\(0) => \ROs[4].count\(12),
      \ROs[8].count\(0) => \ROs[8].count\(12)
    );
\counter_TFFs[13].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_188
     port map (
      \L4_sum0__0_carry__2\(0) => \^q_reg_6\(1),
      Q_reg_0(0) => \^q_reg_6\(2),
      Q_reg_1(0) => Q_reg_7(1),
      Q_reg_2(0) => \ROs[4].count\(12),
      Q_reg_3 => Q_reg_15,
      \ROs[0].count\(0) => \ROs[0].count\(13),
      \ROs[4].count\(0) => \ROs[4].count\(13),
      \ROs[8].count\(0) => \ROs[8].count\(13)
    );
\counter_TFFs[14].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_189
     port map (
      \L4_sum0__0_carry__2\(0) => \^q_reg_6\(2),
      Q_reg_0(0) => \^q_reg_6\(3),
      Q_reg_1(0) => Q_reg_7(2),
      Q_reg_2(0) => \ROs[4].count\(13),
      Q_reg_3 => Q_reg_15,
      \ROs[0].count\(0) => \ROs[0].count\(14),
      \ROs[4].count\(0) => \ROs[4].count\(14),
      \ROs[8].count\(0) => \ROs[8].count\(14)
    );
\counter_TFFs[15].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_190
     port map (
      \L4_sum0__0_carry__2\(0) => \^q_reg_6\(3),
      Q_reg_0(0) => \^q_reg_8\(0),
      Q_reg_1(0) => Q_reg_7(3),
      Q_reg_2(0) => \ROs[4].count\(14),
      Q_reg_3 => Q_reg_15,
      \ROs[0].count\(0) => \ROs[0].count\(15),
      \ROs[4].count\(0) => \ROs[4].count\(15),
      \ROs[8].count\(0) => \ROs[8].count\(15)
    );
\counter_TFFs[16].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_191
     port map (
      \L4_sum0__0_carry__3\(0) => \^q_reg_8\(0),
      Q_reg_0(0) => \^q_reg_8\(1),
      Q_reg_1(0) => Q_reg_9(0),
      Q_reg_2(0) => \ROs[4].count\(15),
      Q_reg_3 => Q_reg_15,
      \ROs[0].count\(0) => \ROs[0].count\(16),
      \ROs[4].count\(0) => \ROs[4].count\(16),
      \ROs[8].count\(0) => \ROs[8].count\(16)
    );
\counter_TFFs[17].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_192
     port map (
      \L4_sum0__0_carry__3\(0) => \^q_reg_8\(1),
      Q_reg_0(0) => \^q_reg_8\(2),
      Q_reg_1(0) => Q_reg_9(1),
      Q_reg_2(0) => \ROs[4].count\(16),
      Q_reg_3 => Q_reg_15,
      \ROs[0].count\(0) => \ROs[0].count\(17),
      \ROs[4].count\(0) => \ROs[4].count\(17),
      \ROs[8].count\(0) => \ROs[8].count\(17)
    );
\counter_TFFs[18].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_193
     port map (
      \L4_sum0__0_carry__3\(0) => \^q_reg_8\(2),
      Q_reg_0(0) => \^q_reg_8\(3),
      Q_reg_1(0) => Q_reg_9(2),
      Q_reg_2(0) => \ROs[4].count\(17),
      Q_reg_3 => Q_reg_15,
      \ROs[0].count\(0) => \ROs[0].count\(18),
      \ROs[4].count\(0) => \ROs[4].count\(18),
      \ROs[8].count\(0) => \ROs[8].count\(18)
    );
\counter_TFFs[19].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_194
     port map (
      \L4_sum0__0_carry__3\(0) => \^q_reg_8\(3),
      Q_reg_0(0) => \^q_reg_10\(0),
      Q_reg_1(0) => Q_reg_9(3),
      Q_reg_2(0) => \ROs[4].count\(18),
      Q_reg_3 => Q_reg_15,
      \ROs[0].count\(0) => \ROs[0].count\(19),
      \ROs[4].count\(0) => \ROs[4].count\(19),
      \ROs[8].count\(0) => \ROs[8].count\(19)
    );
\counter_TFFs[1].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_195
     port map (
      \L4_sum0__0_carry\(0) => \^q_reg_0\(0),
      Q_reg_0(0) => \^q_reg_0\(1),
      Q_reg_1(0) => Q_reg_1(1),
      Q_reg_2(0) => \ROs[4].count\(0),
      Q_reg_3 => Q_reg_15,
      \ROs[0].count\(0) => \ROs[0].count\(1),
      \ROs[4].count\(0) => \ROs[4].count\(1),
      \ROs[8].count\(0) => \ROs[8].count\(1)
    );
\counter_TFFs[20].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_196
     port map (
      \L4_sum0__0_carry__4\(0) => \^q_reg_10\(0),
      Q_reg_0(0) => \^q_reg_10\(1),
      Q_reg_1(0) => Q_reg_11(0),
      Q_reg_2(0) => \ROs[4].count\(19),
      Q_reg_3 => Q_reg_15,
      \ROs[0].count\(0) => \ROs[0].count\(20),
      \ROs[4].count\(0) => \ROs[4].count\(20),
      \ROs[8].count\(0) => \ROs[8].count\(20)
    );
\counter_TFFs[21].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_197
     port map (
      \L4_sum0__0_carry__4\(0) => \^q_reg_10\(1),
      Q_reg_0(0) => \^q_reg_10\(2),
      Q_reg_1(0) => Q_reg_11(1),
      Q_reg_2(0) => \ROs[4].count\(20),
      Q_reg_3 => Q_reg_15,
      \ROs[0].count\(0) => \ROs[0].count\(21),
      \ROs[4].count\(0) => \ROs[4].count\(21),
      \ROs[8].count\(0) => \ROs[8].count\(21)
    );
\counter_TFFs[22].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_198
     port map (
      \L4_sum0__0_carry__4\(0) => \^q_reg_10\(2),
      Q_reg_0(0) => \^q_reg_10\(3),
      Q_reg_1(0) => Q_reg_11(2),
      Q_reg_2(0) => \ROs[4].count\(21),
      Q_reg_3 => Q_reg_15,
      \ROs[0].count\(0) => \ROs[0].count\(22),
      \ROs[4].count\(0) => \ROs[4].count\(22),
      \ROs[8].count\(0) => \ROs[8].count\(22)
    );
\counter_TFFs[23].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_199
     port map (
      \L4_sum0__0_carry__4\(0) => \^q_reg_10\(3),
      Q_reg_0(0) => \^q_reg_12\(0),
      Q_reg_1(0) => Q_reg_11(3),
      Q_reg_2(0) => \ROs[4].count\(22),
      Q_reg_3 => Q_reg_15,
      \ROs[0].count\(0) => \ROs[0].count\(23),
      \ROs[4].count\(0) => \ROs[4].count\(23),
      \ROs[8].count\(0) => \ROs[8].count\(23)
    );
\counter_TFFs[24].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_200
     port map (
      \L4_sum0__0_carry__5\(0) => \^q_reg_12\(0),
      Q_reg_0(0) => \^q_reg_12\(1),
      Q_reg_1(0) => Q_reg_13(0),
      Q_reg_2(0) => \ROs[4].count\(23),
      Q_reg_3 => Q_reg_15,
      \ROs[0].count\(0) => \ROs[0].count\(24),
      \ROs[4].count\(0) => \ROs[4].count\(24),
      \ROs[8].count\(0) => \ROs[8].count\(24)
    );
\counter_TFFs[25].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_201
     port map (
      \L4_sum0__0_carry__5\(0) => \^q_reg_12\(1),
      Q_reg_0(0) => \^q_reg_12\(2),
      Q_reg_1(0) => Q_reg_13(1),
      Q_reg_2(0) => \ROs[4].count\(24),
      Q_reg_3 => Q_reg_15,
      \ROs[0].count\(0) => \ROs[0].count\(25),
      \ROs[4].count\(0) => \ROs[4].count\(25),
      \ROs[8].count\(0) => \ROs[8].count\(25)
    );
\counter_TFFs[26].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_202
     port map (
      \L4_sum0__0_carry__5\(0) => \^q_reg_12\(2),
      Q_reg_0(0) => \^q_reg_12\(3),
      Q_reg_1(0) => Q_reg_13(2),
      Q_reg_2(0) => \ROs[4].count\(25),
      Q_reg_3 => Q_reg_15,
      \ROs[0].count\(0) => \ROs[0].count\(26),
      \ROs[4].count\(0) => \ROs[4].count\(26),
      \ROs[8].count\(0) => \ROs[8].count\(26)
    );
\counter_TFFs[27].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_203
     port map (
      DI(0) => \^di\(0),
      \L4_sum0__0_carry__5\(0) => \^q_reg_12\(3),
      Q_reg_0(0) => Q_reg_13(3),
      Q_reg_1(0) => \ROs[4].count\(26),
      Q_reg_2 => Q_reg_15,
      \ROs[0].count\(0) => \ROs[0].count\(27),
      \ROs[4].count\(0) => \ROs[4].count\(27),
      \ROs[8].count\(0) => \ROs[8].count\(27)
    );
\counter_TFFs[28].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_204
     port map (
      DI(0) => \^di\(1),
      \L4_sum0__0_carry__6\(0) => \^di\(0),
      Q_reg_0(0) => Q_reg(0),
      Q_reg_1(0) => \ROs[4].count\(27),
      Q_reg_2 => Q_reg_15,
      \ROs[0].count\(0) => \ROs[0].count\(28),
      \ROs[4].count\(0) => \ROs[4].count\(28),
      \ROs[8].count\(0) => \ROs[8].count\(28)
    );
\counter_TFFs[29].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_205
     port map (
      DI(0) => \^di\(2),
      \L4_sum0__0_carry__6\(0) => \^di\(1),
      Q_reg_0(0) => Q_reg(1),
      Q_reg_1(0) => \ROs[4].count\(28),
      Q_reg_2 => Q_reg_15,
      \ROs[0].count\(0) => \ROs[0].count\(29),
      \ROs[4].count\(0) => \ROs[4].count\(29),
      \ROs[8].count\(0) => \ROs[8].count\(29)
    );
\counter_TFFs[2].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_206
     port map (
      \L4_sum0__0_carry\(0) => \^q_reg_0\(1),
      Q_reg_0(0) => \^q_reg_0\(2),
      Q_reg_1(0) => Q_reg_1(2),
      Q_reg_2(0) => \ROs[4].count\(1),
      Q_reg_3 => Q_reg_15,
      \ROs[0].count\(0) => \ROs[0].count\(2),
      \ROs[4].count\(0) => \ROs[4].count\(2),
      \ROs[8].count\(0) => \ROs[8].count\(2)
    );
\counter_TFFs[30].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_207
     port map (
      DI(0) => \^di\(3),
      \L4_sum0__0_carry__6\(1) => \ROs[4].count\(31),
      \L4_sum0__0_carry__6\(0) => \ROs[4].count\(29),
      \L4_sum0__0_carry__6_0\(0) => \^di\(2),
      Q_reg_0(1 downto 0) => Q_reg(3 downto 2),
      Q_reg_1 => Q_reg_15,
      \ROs[0].count\(1 downto 0) => \ROs[0].count\(31 downto 30),
      \ROs[4].count\(0) => \ROs[4].count\(30),
      \ROs[8].count\(1 downto 0) => \ROs[8].count\(31 downto 30)
    );
\counter_TFFs[31].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_208
     port map (
      Q_reg_0(0) => \ROs[4].count\(31),
      Q_reg_1 => Q_reg_15,
      \ROs[0].count\(0) => \ROs[0].count\(31),
      \ROs[4].count\(0) => \ROs[4].count\(30),
      \ROs[8].count\(0) => \ROs[8].count\(31),
      S(0) => S(0)
    );
\counter_TFFs[3].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_209
     port map (
      \L4_sum0__0_carry\(0) => \^q_reg_0\(2),
      Q_reg_0(0) => \^q_reg_2\(0),
      Q_reg_1(0) => Q_reg_1(3),
      Q_reg_2(0) => \ROs[4].count\(2),
      Q_reg_3 => Q_reg_15,
      \ROs[0].count\(0) => \ROs[0].count\(3),
      \ROs[4].count\(0) => \ROs[4].count\(3),
      \ROs[8].count\(0) => \ROs[8].count\(3)
    );
\counter_TFFs[4].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_210
     port map (
      \L4_sum0__0_carry__0\(0) => \^q_reg_2\(0),
      Q_reg_0(0) => \^q_reg_2\(1),
      Q_reg_1(0) => Q_reg_3(0),
      Q_reg_2(0) => \ROs[4].count\(3),
      Q_reg_3 => Q_reg_15,
      \ROs[0].count\(0) => \ROs[0].count\(4),
      \ROs[4].count\(0) => \ROs[4].count\(4),
      \ROs[8].count\(0) => \ROs[8].count\(4)
    );
\counter_TFFs[5].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_211
     port map (
      \L4_sum0__0_carry__0\(0) => \^q_reg_2\(1),
      Q_reg_0(0) => \^q_reg_2\(2),
      Q_reg_1(0) => Q_reg_3(1),
      Q_reg_2(0) => \ROs[4].count\(4),
      Q_reg_3 => Q_reg_15,
      \ROs[0].count\(0) => \ROs[0].count\(5),
      \ROs[4].count\(0) => \ROs[4].count\(5),
      \ROs[8].count\(0) => \ROs[8].count\(5)
    );
\counter_TFFs[6].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_212
     port map (
      \L4_sum0__0_carry__0\(0) => \^q_reg_2\(2),
      Q_reg_0(0) => \^q_reg_2\(3),
      Q_reg_1(0) => Q_reg_3(2),
      Q_reg_2(0) => \ROs[4].count\(5),
      Q_reg_3 => Q_reg_15,
      \ROs[0].count\(0) => \ROs[0].count\(6),
      \ROs[4].count\(0) => \ROs[4].count\(6),
      \ROs[8].count\(0) => \ROs[8].count\(6)
    );
\counter_TFFs[7].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_213
     port map (
      \L4_sum0__0_carry__0\(0) => \^q_reg_2\(3),
      Q_reg_0(0) => \^q_reg_4\(0),
      Q_reg_1(0) => Q_reg_3(3),
      Q_reg_2(0) => \ROs[4].count\(6),
      Q_reg_3 => Q_reg_15,
      \ROs[0].count\(0) => \ROs[0].count\(7),
      \ROs[4].count\(0) => \ROs[4].count\(7),
      \ROs[8].count\(0) => \ROs[8].count\(7)
    );
\counter_TFFs[8].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_214
     port map (
      \L4_sum0__0_carry__1\(0) => \^q_reg_4\(0),
      Q_reg_0(0) => \^q_reg_4\(1),
      Q_reg_1(0) => Q_reg_5(0),
      Q_reg_2(0) => \ROs[4].count\(7),
      Q_reg_3 => Q_reg_15,
      \ROs[0].count\(0) => \ROs[0].count\(8),
      \ROs[4].count\(0) => \ROs[4].count\(8),
      \ROs[8].count\(0) => \ROs[8].count\(8)
    );
\counter_TFFs[9].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_215
     port map (
      \L4_sum0__0_carry__1\(0) => \^q_reg_4\(1),
      Q_reg_0(0) => \ROs[4].count\(9),
      Q_reg_1(0) => \^q_reg_4\(2),
      Q_reg_2(0) => Q_reg_5(1),
      Q_reg_3 => Q_reg_15,
      \ROs[0].count\(0) => \ROs[0].count\(9),
      \ROs[4].count\(0) => \ROs[4].count\(8),
      \ROs[8].count\(0) => \ROs[8].count\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_counter_217 is
  port (
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg : out STD_LOGIC_VECTOR ( 3 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q_reg_0 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    Q_reg_1 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q_reg_2 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q_reg_3 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q_reg_4 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q_reg_5 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q_reg_6 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q_reg_7 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q_reg_8 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q_reg_9 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q_reg_10 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q_reg_11 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q_reg_12 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q_reg_13 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q_reg_14 : in STD_LOGIC;
    Q_reg_15 : in STD_LOGIC;
    \ROs[1].count\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \ROs[2].count\ : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_counter_217 : entity is "TFF_counter";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_counter_217;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_counter_217 is
  signal \^di\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^q_reg_0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^q_reg_10\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^q_reg_12\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^q_reg_2\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^q_reg_4\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^q_reg_6\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^q_reg_8\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \ROs[3].count\ : STD_LOGIC_VECTOR ( 31 downto 0 );
begin
  DI(3 downto 0) <= \^di\(3 downto 0);
  Q_reg_0(2 downto 0) <= \^q_reg_0\(2 downto 0);
  Q_reg_10(3 downto 0) <= \^q_reg_10\(3 downto 0);
  Q_reg_12(3 downto 0) <= \^q_reg_12\(3 downto 0);
  Q_reg_2(3 downto 0) <= \^q_reg_2\(3 downto 0);
  Q_reg_4(3 downto 0) <= \^q_reg_4\(3 downto 0);
  Q_reg_6(3 downto 0) <= \^q_reg_6\(3 downto 0);
  Q_reg_8(3 downto 0) <= \^q_reg_8\(3 downto 0);
\counter_TFFs[0].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_218
     port map (
      Q_reg_0(0) => \^q_reg_0\(0),
      Q_reg_1(0) => Q_reg_1(0),
      Q_reg_2 => Q_reg_14,
      Q_reg_3 => Q_reg_15,
      \ROs[1].count\(0) => \ROs[1].count\(0),
      \ROs[2].count\(0) => \ROs[2].count\(0),
      \ROs[3].count\(0) => \ROs[3].count\(0)
    );
\counter_TFFs[10].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_219
     port map (
      \L4_sum0__98_carry__1\(0) => \^q_reg_4\(2),
      Q_reg_0(0) => \^q_reg_4\(3),
      Q_reg_1(0) => Q_reg_5(2),
      Q_reg_2(0) => \ROs[3].count\(9),
      Q_reg_3 => Q_reg_15,
      \ROs[1].count\(0) => \ROs[1].count\(10),
      \ROs[2].count\(0) => \ROs[2].count\(10),
      \ROs[3].count\(0) => \ROs[3].count\(10)
    );
\counter_TFFs[11].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_220
     port map (
      \L4_sum0__98_carry__1\(0) => \^q_reg_4\(3),
      Q_reg_0(0) => \^q_reg_6\(0),
      Q_reg_1(0) => Q_reg_5(3),
      Q_reg_2(0) => \ROs[3].count\(10),
      Q_reg_3 => Q_reg_15,
      \ROs[1].count\(0) => \ROs[1].count\(11),
      \ROs[2].count\(0) => \ROs[2].count\(11),
      \ROs[3].count\(0) => \ROs[3].count\(11)
    );
\counter_TFFs[12].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_221
     port map (
      \L4_sum0__98_carry__2\(0) => \^q_reg_6\(0),
      Q_reg_0(0) => \^q_reg_6\(1),
      Q_reg_1(0) => Q_reg_7(0),
      Q_reg_2(0) => \ROs[3].count\(11),
      Q_reg_3 => Q_reg_15,
      \ROs[1].count\(0) => \ROs[1].count\(12),
      \ROs[2].count\(0) => \ROs[2].count\(12),
      \ROs[3].count\(0) => \ROs[3].count\(12)
    );
\counter_TFFs[13].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_222
     port map (
      \L4_sum0__98_carry__2\(0) => \^q_reg_6\(1),
      Q_reg_0(0) => \^q_reg_6\(2),
      Q_reg_1(0) => Q_reg_7(1),
      Q_reg_2(0) => \ROs[3].count\(12),
      Q_reg_3 => Q_reg_15,
      \ROs[1].count\(0) => \ROs[1].count\(13),
      \ROs[2].count\(0) => \ROs[2].count\(13),
      \ROs[3].count\(0) => \ROs[3].count\(13)
    );
\counter_TFFs[14].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_223
     port map (
      \L4_sum0__98_carry__2\(0) => \^q_reg_6\(2),
      Q_reg_0(0) => \^q_reg_6\(3),
      Q_reg_1(0) => Q_reg_7(2),
      Q_reg_2(0) => \ROs[3].count\(13),
      Q_reg_3 => Q_reg_15,
      \ROs[1].count\(0) => \ROs[1].count\(14),
      \ROs[2].count\(0) => \ROs[2].count\(14),
      \ROs[3].count\(0) => \ROs[3].count\(14)
    );
\counter_TFFs[15].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_224
     port map (
      \L4_sum0__98_carry__2\(0) => \^q_reg_6\(3),
      Q_reg_0(0) => \^q_reg_8\(0),
      Q_reg_1(0) => Q_reg_7(3),
      Q_reg_2(0) => \ROs[3].count\(14),
      Q_reg_3 => Q_reg_15,
      \ROs[1].count\(0) => \ROs[1].count\(15),
      \ROs[2].count\(0) => \ROs[2].count\(15),
      \ROs[3].count\(0) => \ROs[3].count\(15)
    );
\counter_TFFs[16].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_225
     port map (
      \L4_sum0__98_carry__3\(0) => \^q_reg_8\(0),
      Q_reg_0(0) => \^q_reg_8\(1),
      Q_reg_1(0) => Q_reg_9(0),
      Q_reg_2(0) => \ROs[3].count\(15),
      Q_reg_3 => Q_reg_15,
      \ROs[1].count\(0) => \ROs[1].count\(16),
      \ROs[2].count\(0) => \ROs[2].count\(16),
      \ROs[3].count\(0) => \ROs[3].count\(16)
    );
\counter_TFFs[17].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_226
     port map (
      \L4_sum0__98_carry__3\(0) => \^q_reg_8\(1),
      Q_reg_0(0) => \^q_reg_8\(2),
      Q_reg_1(0) => Q_reg_9(1),
      Q_reg_2(0) => \ROs[3].count\(16),
      Q_reg_3 => Q_reg_15,
      \ROs[1].count\(0) => \ROs[1].count\(17),
      \ROs[2].count\(0) => \ROs[2].count\(17),
      \ROs[3].count\(0) => \ROs[3].count\(17)
    );
\counter_TFFs[18].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_227
     port map (
      \L4_sum0__98_carry__3\(0) => \^q_reg_8\(2),
      Q_reg_0(0) => \^q_reg_8\(3),
      Q_reg_1(0) => Q_reg_9(2),
      Q_reg_2(0) => \ROs[3].count\(17),
      Q_reg_3 => Q_reg_15,
      \ROs[1].count\(0) => \ROs[1].count\(18),
      \ROs[2].count\(0) => \ROs[2].count\(18),
      \ROs[3].count\(0) => \ROs[3].count\(18)
    );
\counter_TFFs[19].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_228
     port map (
      \L4_sum0__98_carry__3\(0) => \^q_reg_8\(3),
      Q_reg_0(0) => \^q_reg_10\(0),
      Q_reg_1(0) => Q_reg_9(3),
      Q_reg_2(0) => \ROs[3].count\(18),
      Q_reg_3 => Q_reg_15,
      \ROs[1].count\(0) => \ROs[1].count\(19),
      \ROs[2].count\(0) => \ROs[2].count\(19),
      \ROs[3].count\(0) => \ROs[3].count\(19)
    );
\counter_TFFs[1].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_229
     port map (
      \L4_sum0__98_carry\(0) => \^q_reg_0\(0),
      Q_reg_0(0) => \^q_reg_0\(1),
      Q_reg_1(0) => Q_reg_1(1),
      Q_reg_2(0) => \ROs[3].count\(0),
      Q_reg_3 => Q_reg_15,
      \ROs[1].count\(0) => \ROs[1].count\(1),
      \ROs[2].count\(0) => \ROs[2].count\(1),
      \ROs[3].count\(0) => \ROs[3].count\(1)
    );
\counter_TFFs[20].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_230
     port map (
      \L4_sum0__98_carry__4\(0) => \^q_reg_10\(0),
      Q_reg_0(0) => \^q_reg_10\(1),
      Q_reg_1(0) => Q_reg_11(0),
      Q_reg_2(0) => \ROs[3].count\(19),
      Q_reg_3 => Q_reg_15,
      \ROs[1].count\(0) => \ROs[1].count\(20),
      \ROs[2].count\(0) => \ROs[2].count\(20),
      \ROs[3].count\(0) => \ROs[3].count\(20)
    );
\counter_TFFs[21].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_231
     port map (
      \L4_sum0__98_carry__4\(0) => \^q_reg_10\(1),
      Q_reg_0(0) => \^q_reg_10\(2),
      Q_reg_1(0) => Q_reg_11(1),
      Q_reg_2(0) => \ROs[3].count\(20),
      Q_reg_3 => Q_reg_15,
      \ROs[1].count\(0) => \ROs[1].count\(21),
      \ROs[2].count\(0) => \ROs[2].count\(21),
      \ROs[3].count\(0) => \ROs[3].count\(21)
    );
\counter_TFFs[22].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_232
     port map (
      \L4_sum0__98_carry__4\(0) => \^q_reg_10\(2),
      Q_reg_0(0) => \^q_reg_10\(3),
      Q_reg_1(0) => Q_reg_11(2),
      Q_reg_2(0) => \ROs[3].count\(21),
      Q_reg_3 => Q_reg_15,
      \ROs[1].count\(0) => \ROs[1].count\(22),
      \ROs[2].count\(0) => \ROs[2].count\(22),
      \ROs[3].count\(0) => \ROs[3].count\(22)
    );
\counter_TFFs[23].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_233
     port map (
      \L4_sum0__98_carry__4\(0) => \^q_reg_10\(3),
      Q_reg_0(0) => \^q_reg_12\(0),
      Q_reg_1(0) => Q_reg_11(3),
      Q_reg_2(0) => \ROs[3].count\(22),
      Q_reg_3 => Q_reg_15,
      \ROs[1].count\(0) => \ROs[1].count\(23),
      \ROs[2].count\(0) => \ROs[2].count\(23),
      \ROs[3].count\(0) => \ROs[3].count\(23)
    );
\counter_TFFs[24].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_234
     port map (
      \L4_sum0__98_carry__5\(0) => \^q_reg_12\(0),
      Q_reg_0(0) => \^q_reg_12\(1),
      Q_reg_1(0) => Q_reg_13(0),
      Q_reg_2(0) => \ROs[3].count\(23),
      Q_reg_3 => Q_reg_15,
      \ROs[1].count\(0) => \ROs[1].count\(24),
      \ROs[2].count\(0) => \ROs[2].count\(24),
      \ROs[3].count\(0) => \ROs[3].count\(24)
    );
\counter_TFFs[25].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_235
     port map (
      \L4_sum0__98_carry__5\(0) => \^q_reg_12\(1),
      Q_reg_0(0) => \^q_reg_12\(2),
      Q_reg_1(0) => Q_reg_13(1),
      Q_reg_2(0) => \ROs[3].count\(24),
      Q_reg_3 => Q_reg_15,
      \ROs[1].count\(0) => \ROs[1].count\(25),
      \ROs[2].count\(0) => \ROs[2].count\(25),
      \ROs[3].count\(0) => \ROs[3].count\(25)
    );
\counter_TFFs[26].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_236
     port map (
      \L4_sum0__98_carry__5\(0) => \^q_reg_12\(2),
      Q_reg_0(0) => \^q_reg_12\(3),
      Q_reg_1(0) => Q_reg_13(2),
      Q_reg_2(0) => \ROs[3].count\(25),
      Q_reg_3 => Q_reg_15,
      \ROs[1].count\(0) => \ROs[1].count\(26),
      \ROs[2].count\(0) => \ROs[2].count\(26),
      \ROs[3].count\(0) => \ROs[3].count\(26)
    );
\counter_TFFs[27].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_237
     port map (
      DI(0) => \^di\(0),
      \L4_sum0__98_carry__5\(0) => \^q_reg_12\(3),
      Q_reg_0(0) => Q_reg_13(3),
      Q_reg_1(0) => \ROs[3].count\(26),
      Q_reg_2 => Q_reg_15,
      \ROs[1].count\(0) => \ROs[1].count\(27),
      \ROs[2].count\(0) => \ROs[2].count\(27),
      \ROs[3].count\(0) => \ROs[3].count\(27)
    );
\counter_TFFs[28].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_238
     port map (
      DI(0) => \^di\(1),
      \L4_sum0__98_carry__6\(0) => \^di\(0),
      Q_reg_0(0) => Q_reg(0),
      Q_reg_1(0) => \ROs[3].count\(27),
      Q_reg_2 => Q_reg_15,
      \ROs[1].count\(0) => \ROs[1].count\(28),
      \ROs[2].count\(0) => \ROs[2].count\(28),
      \ROs[3].count\(0) => \ROs[3].count\(28)
    );
\counter_TFFs[29].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_239
     port map (
      DI(0) => \^di\(2),
      \L4_sum0__98_carry__6\(0) => \^di\(1),
      Q_reg_0(0) => Q_reg(1),
      Q_reg_1(0) => \ROs[3].count\(28),
      Q_reg_2 => Q_reg_15,
      \ROs[1].count\(0) => \ROs[1].count\(29),
      \ROs[2].count\(0) => \ROs[2].count\(29),
      \ROs[3].count\(0) => \ROs[3].count\(29)
    );
\counter_TFFs[2].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_240
     port map (
      \L4_sum0__98_carry\(0) => \^q_reg_0\(1),
      Q_reg_0(0) => \^q_reg_0\(2),
      Q_reg_1(0) => Q_reg_1(2),
      Q_reg_2(0) => \ROs[3].count\(1),
      Q_reg_3 => Q_reg_15,
      \ROs[1].count\(0) => \ROs[1].count\(2),
      \ROs[2].count\(0) => \ROs[2].count\(2),
      \ROs[3].count\(0) => \ROs[3].count\(2)
    );
\counter_TFFs[30].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_241
     port map (
      DI(0) => \^di\(3),
      \L4_sum0__98_carry__6\(1) => \ROs[3].count\(31),
      \L4_sum0__98_carry__6\(0) => \ROs[3].count\(29),
      \L4_sum0__98_carry__6_0\(0) => \^di\(2),
      Q_reg_0(1 downto 0) => Q_reg(3 downto 2),
      Q_reg_1 => Q_reg_15,
      \ROs[1].count\(1 downto 0) => \ROs[1].count\(31 downto 30),
      \ROs[2].count\(1 downto 0) => \ROs[2].count\(31 downto 30),
      \ROs[3].count\(0) => \ROs[3].count\(30)
    );
\counter_TFFs[31].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_242
     port map (
      Q_reg_0(0) => \ROs[3].count\(31),
      Q_reg_1 => Q_reg_15,
      \ROs[1].count\(0) => \ROs[1].count\(31),
      \ROs[2].count\(0) => \ROs[2].count\(31),
      \ROs[3].count\(0) => \ROs[3].count\(30),
      S(0) => S(0)
    );
\counter_TFFs[3].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_243
     port map (
      \L4_sum0__98_carry\(0) => \^q_reg_0\(2),
      Q_reg_0(0) => \^q_reg_2\(0),
      Q_reg_1(0) => Q_reg_1(3),
      Q_reg_2(0) => \ROs[3].count\(2),
      Q_reg_3 => Q_reg_15,
      \ROs[1].count\(0) => \ROs[1].count\(3),
      \ROs[2].count\(0) => \ROs[2].count\(3),
      \ROs[3].count\(0) => \ROs[3].count\(3)
    );
\counter_TFFs[4].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_244
     port map (
      \L4_sum0__98_carry__0\(0) => \^q_reg_2\(0),
      Q_reg_0(0) => \^q_reg_2\(1),
      Q_reg_1(0) => Q_reg_3(0),
      Q_reg_2(0) => \ROs[3].count\(3),
      Q_reg_3 => Q_reg_15,
      \ROs[1].count\(0) => \ROs[1].count\(4),
      \ROs[2].count\(0) => \ROs[2].count\(4),
      \ROs[3].count\(0) => \ROs[3].count\(4)
    );
\counter_TFFs[5].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_245
     port map (
      \L4_sum0__98_carry__0\(0) => \^q_reg_2\(1),
      Q_reg_0(0) => \^q_reg_2\(2),
      Q_reg_1(0) => Q_reg_3(1),
      Q_reg_2(0) => \ROs[3].count\(4),
      Q_reg_3 => Q_reg_15,
      \ROs[1].count\(0) => \ROs[1].count\(5),
      \ROs[2].count\(0) => \ROs[2].count\(5),
      \ROs[3].count\(0) => \ROs[3].count\(5)
    );
\counter_TFFs[6].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_246
     port map (
      \L4_sum0__98_carry__0\(0) => \^q_reg_2\(2),
      Q_reg_0(0) => \^q_reg_2\(3),
      Q_reg_1(0) => Q_reg_3(2),
      Q_reg_2(0) => \ROs[3].count\(5),
      Q_reg_3 => Q_reg_15,
      \ROs[1].count\(0) => \ROs[1].count\(6),
      \ROs[2].count\(0) => \ROs[2].count\(6),
      \ROs[3].count\(0) => \ROs[3].count\(6)
    );
\counter_TFFs[7].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_247
     port map (
      \L4_sum0__98_carry__0\(0) => \^q_reg_2\(3),
      Q_reg_0(0) => \^q_reg_4\(0),
      Q_reg_1(0) => Q_reg_3(3),
      Q_reg_2(0) => \ROs[3].count\(6),
      Q_reg_3 => Q_reg_15,
      \ROs[1].count\(0) => \ROs[1].count\(7),
      \ROs[2].count\(0) => \ROs[2].count\(7),
      \ROs[3].count\(0) => \ROs[3].count\(7)
    );
\counter_TFFs[8].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_248
     port map (
      \L4_sum0__98_carry__1\(0) => \^q_reg_4\(0),
      Q_reg_0(0) => \^q_reg_4\(1),
      Q_reg_1(0) => Q_reg_5(0),
      Q_reg_2(0) => \ROs[3].count\(7),
      Q_reg_3 => Q_reg_15,
      \ROs[1].count\(0) => \ROs[1].count\(8),
      \ROs[2].count\(0) => \ROs[2].count\(8),
      \ROs[3].count\(0) => \ROs[3].count\(8)
    );
\counter_TFFs[9].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_249
     port map (
      \L4_sum0__98_carry__1\(0) => \^q_reg_4\(1),
      Q_reg_0(0) => \ROs[3].count\(9),
      Q_reg_1(0) => \^q_reg_4\(2),
      Q_reg_2(0) => Q_reg_5(1),
      Q_reg_3 => Q_reg_15,
      \ROs[1].count\(0) => \ROs[1].count\(9),
      \ROs[2].count\(0) => \ROs[2].count\(9),
      \ROs[3].count\(0) => \ROs[3].count\(8)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_counter_251 is
  port (
    \ROs[2].count\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    Q_reg : in STD_LOGIC;
    Q_reg_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_counter_251 : entity is "TFF_counter";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_counter_251;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_counter_251 is
  signal \^ros[2].count\ : STD_LOGIC_VECTOR ( 31 downto 0 );
begin
  \ROs[2].count\(31 downto 0) <= \^ros[2].count\(31 downto 0);
\counter_TFFs[0].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_252
     port map (
      Q_reg_0 => Q_reg,
      Q_reg_1 => Q_reg_0,
      \ROs[2].count\(0) => \^ros[2].count\(0)
    );
\counter_TFFs[10].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_253
     port map (
      Q_reg_0(0) => \^ros[2].count\(9),
      Q_reg_1 => Q_reg_0,
      \ROs[2].count\(0) => \^ros[2].count\(10)
    );
\counter_TFFs[11].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_254
     port map (
      Q_reg_0(0) => \^ros[2].count\(10),
      Q_reg_1 => Q_reg_0,
      \ROs[2].count\(0) => \^ros[2].count\(11)
    );
\counter_TFFs[12].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_255
     port map (
      Q_reg_0(0) => \^ros[2].count\(11),
      Q_reg_1 => Q_reg_0,
      \ROs[2].count\(0) => \^ros[2].count\(12)
    );
\counter_TFFs[13].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_256
     port map (
      Q_reg_0(0) => \^ros[2].count\(12),
      Q_reg_1 => Q_reg_0,
      \ROs[2].count\(0) => \^ros[2].count\(13)
    );
\counter_TFFs[14].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_257
     port map (
      Q_reg_0(0) => \^ros[2].count\(13),
      Q_reg_1 => Q_reg_0,
      \ROs[2].count\(0) => \^ros[2].count\(14)
    );
\counter_TFFs[15].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_258
     port map (
      Q_reg_0(0) => \^ros[2].count\(14),
      Q_reg_1 => Q_reg_0,
      \ROs[2].count\(0) => \^ros[2].count\(15)
    );
\counter_TFFs[16].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_259
     port map (
      Q_reg_0(0) => \^ros[2].count\(15),
      Q_reg_1 => Q_reg_0,
      \ROs[2].count\(0) => \^ros[2].count\(16)
    );
\counter_TFFs[17].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_260
     port map (
      Q_reg_0(0) => \^ros[2].count\(16),
      Q_reg_1 => Q_reg_0,
      \ROs[2].count\(0) => \^ros[2].count\(17)
    );
\counter_TFFs[18].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_261
     port map (
      Q_reg_0(0) => \^ros[2].count\(17),
      Q_reg_1 => Q_reg_0,
      \ROs[2].count\(0) => \^ros[2].count\(18)
    );
\counter_TFFs[19].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_262
     port map (
      Q_reg_0(0) => \^ros[2].count\(18),
      Q_reg_1 => Q_reg_0,
      \ROs[2].count\(0) => \^ros[2].count\(19)
    );
\counter_TFFs[1].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_263
     port map (
      Q_reg_0(0) => \^ros[2].count\(0),
      Q_reg_1 => Q_reg_0,
      \ROs[2].count\(0) => \^ros[2].count\(1)
    );
\counter_TFFs[20].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_264
     port map (
      Q_reg_0(0) => \^ros[2].count\(19),
      Q_reg_1 => Q_reg_0,
      \ROs[2].count\(0) => \^ros[2].count\(20)
    );
\counter_TFFs[21].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_265
     port map (
      Q_reg_0(0) => \^ros[2].count\(20),
      Q_reg_1 => Q_reg_0,
      \ROs[2].count\(0) => \^ros[2].count\(21)
    );
\counter_TFFs[22].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_266
     port map (
      Q_reg_0(0) => \^ros[2].count\(21),
      Q_reg_1 => Q_reg_0,
      \ROs[2].count\(0) => \^ros[2].count\(22)
    );
\counter_TFFs[23].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_267
     port map (
      Q_reg_0(0) => \^ros[2].count\(22),
      Q_reg_1 => Q_reg_0,
      \ROs[2].count\(0) => \^ros[2].count\(23)
    );
\counter_TFFs[24].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_268
     port map (
      Q_reg_0(0) => \^ros[2].count\(23),
      Q_reg_1 => Q_reg_0,
      \ROs[2].count\(0) => \^ros[2].count\(24)
    );
\counter_TFFs[25].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_269
     port map (
      Q_reg_0(0) => \^ros[2].count\(24),
      Q_reg_1 => Q_reg_0,
      \ROs[2].count\(0) => \^ros[2].count\(25)
    );
\counter_TFFs[26].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_270
     port map (
      Q_reg_0(0) => \^ros[2].count\(25),
      Q_reg_1 => Q_reg_0,
      \ROs[2].count\(0) => \^ros[2].count\(26)
    );
\counter_TFFs[27].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_271
     port map (
      Q_reg_0(0) => \^ros[2].count\(26),
      Q_reg_1 => Q_reg_0,
      \ROs[2].count\(0) => \^ros[2].count\(27)
    );
\counter_TFFs[28].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_272
     port map (
      Q_reg_0(0) => \^ros[2].count\(27),
      Q_reg_1 => Q_reg_0,
      \ROs[2].count\(0) => \^ros[2].count\(28)
    );
\counter_TFFs[29].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_273
     port map (
      Q_reg_0(0) => \^ros[2].count\(28),
      Q_reg_1 => Q_reg_0,
      \ROs[2].count\(0) => \^ros[2].count\(29)
    );
\counter_TFFs[2].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_274
     port map (
      Q_reg_0(0) => \^ros[2].count\(1),
      Q_reg_1 => Q_reg_0,
      \ROs[2].count\(0) => \^ros[2].count\(2)
    );
\counter_TFFs[30].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_275
     port map (
      Q_reg_0(0) => \^ros[2].count\(29),
      Q_reg_1 => Q_reg_0,
      \ROs[2].count\(0) => \^ros[2].count\(30)
    );
\counter_TFFs[31].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_276
     port map (
      Q_reg_0(0) => \^ros[2].count\(30),
      Q_reg_1 => Q_reg_0,
      \ROs[2].count\(0) => \^ros[2].count\(31)
    );
\counter_TFFs[3].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_277
     port map (
      Q_reg_0(0) => \^ros[2].count\(2),
      Q_reg_1 => Q_reg_0,
      \ROs[2].count\(0) => \^ros[2].count\(3)
    );
\counter_TFFs[4].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_278
     port map (
      Q_reg_0(0) => \^ros[2].count\(3),
      Q_reg_1 => Q_reg_0,
      \ROs[2].count\(0) => \^ros[2].count\(4)
    );
\counter_TFFs[5].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_279
     port map (
      Q_reg_0(0) => \^ros[2].count\(4),
      Q_reg_1 => Q_reg_0,
      \ROs[2].count\(0) => \^ros[2].count\(5)
    );
\counter_TFFs[6].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_280
     port map (
      Q_reg_0(0) => \^ros[2].count\(5),
      Q_reg_1 => Q_reg_0,
      \ROs[2].count\(0) => \^ros[2].count\(6)
    );
\counter_TFFs[7].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_281
     port map (
      Q_reg_0(0) => \^ros[2].count\(6),
      Q_reg_1 => Q_reg_0,
      \ROs[2].count\(0) => \^ros[2].count\(7)
    );
\counter_TFFs[8].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_282
     port map (
      Q_reg_0(0) => \^ros[2].count\(7),
      Q_reg_1 => Q_reg_0,
      \ROs[2].count\(0) => \^ros[2].count\(8)
    );
\counter_TFFs[9].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_283
     port map (
      Q_reg_0(0) => \^ros[2].count\(8),
      Q_reg_1 => Q_reg_0,
      \ROs[2].count\(0) => \^ros[2].count\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_counter_285 is
  port (
    \ROs[1].count\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    Q_reg : in STD_LOGIC;
    Q_reg_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_counter_285 : entity is "TFF_counter";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_counter_285;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_counter_285 is
  signal \^ros[1].count\ : STD_LOGIC_VECTOR ( 31 downto 0 );
begin
  \ROs[1].count\(31 downto 0) <= \^ros[1].count\(31 downto 0);
\counter_TFFs[0].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_286
     port map (
      Q_reg_0 => Q_reg,
      Q_reg_1 => Q_reg_0,
      \ROs[1].count\(0) => \^ros[1].count\(0)
    );
\counter_TFFs[10].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_287
     port map (
      Q_reg_0(0) => \^ros[1].count\(9),
      Q_reg_1 => Q_reg_0,
      \ROs[1].count\(0) => \^ros[1].count\(10)
    );
\counter_TFFs[11].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_288
     port map (
      Q_reg_0(0) => \^ros[1].count\(10),
      Q_reg_1 => Q_reg_0,
      \ROs[1].count\(0) => \^ros[1].count\(11)
    );
\counter_TFFs[12].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_289
     port map (
      Q_reg_0(0) => \^ros[1].count\(11),
      Q_reg_1 => Q_reg_0,
      \ROs[1].count\(0) => \^ros[1].count\(12)
    );
\counter_TFFs[13].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_290
     port map (
      Q_reg_0(0) => \^ros[1].count\(12),
      Q_reg_1 => Q_reg_0,
      \ROs[1].count\(0) => \^ros[1].count\(13)
    );
\counter_TFFs[14].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_291
     port map (
      Q_reg_0(0) => \^ros[1].count\(13),
      Q_reg_1 => Q_reg_0,
      \ROs[1].count\(0) => \^ros[1].count\(14)
    );
\counter_TFFs[15].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_292
     port map (
      Q_reg_0(0) => \^ros[1].count\(14),
      Q_reg_1 => Q_reg_0,
      \ROs[1].count\(0) => \^ros[1].count\(15)
    );
\counter_TFFs[16].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_293
     port map (
      Q_reg_0(0) => \^ros[1].count\(15),
      Q_reg_1 => Q_reg_0,
      \ROs[1].count\(0) => \^ros[1].count\(16)
    );
\counter_TFFs[17].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_294
     port map (
      Q_reg_0(0) => \^ros[1].count\(16),
      Q_reg_1 => Q_reg_0,
      \ROs[1].count\(0) => \^ros[1].count\(17)
    );
\counter_TFFs[18].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_295
     port map (
      Q_reg_0(0) => \^ros[1].count\(17),
      Q_reg_1 => Q_reg_0,
      \ROs[1].count\(0) => \^ros[1].count\(18)
    );
\counter_TFFs[19].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_296
     port map (
      Q_reg_0(0) => \^ros[1].count\(18),
      Q_reg_1 => Q_reg_0,
      \ROs[1].count\(0) => \^ros[1].count\(19)
    );
\counter_TFFs[1].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_297
     port map (
      Q_reg_0(0) => \^ros[1].count\(0),
      Q_reg_1 => Q_reg_0,
      \ROs[1].count\(0) => \^ros[1].count\(1)
    );
\counter_TFFs[20].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_298
     port map (
      Q_reg_0(0) => \^ros[1].count\(19),
      Q_reg_1 => Q_reg_0,
      \ROs[1].count\(0) => \^ros[1].count\(20)
    );
\counter_TFFs[21].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_299
     port map (
      Q_reg_0(0) => \^ros[1].count\(20),
      Q_reg_1 => Q_reg_0,
      \ROs[1].count\(0) => \^ros[1].count\(21)
    );
\counter_TFFs[22].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_300
     port map (
      Q_reg_0(0) => \^ros[1].count\(21),
      Q_reg_1 => Q_reg_0,
      \ROs[1].count\(0) => \^ros[1].count\(22)
    );
\counter_TFFs[23].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_301
     port map (
      Q_reg_0(0) => \^ros[1].count\(22),
      Q_reg_1 => Q_reg_0,
      \ROs[1].count\(0) => \^ros[1].count\(23)
    );
\counter_TFFs[24].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_302
     port map (
      Q_reg_0(0) => \^ros[1].count\(23),
      Q_reg_1 => Q_reg_0,
      \ROs[1].count\(0) => \^ros[1].count\(24)
    );
\counter_TFFs[25].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_303
     port map (
      Q_reg_0(0) => \^ros[1].count\(24),
      Q_reg_1 => Q_reg_0,
      \ROs[1].count\(0) => \^ros[1].count\(25)
    );
\counter_TFFs[26].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_304
     port map (
      Q_reg_0(0) => \^ros[1].count\(25),
      Q_reg_1 => Q_reg_0,
      \ROs[1].count\(0) => \^ros[1].count\(26)
    );
\counter_TFFs[27].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_305
     port map (
      Q_reg_0(0) => \^ros[1].count\(26),
      Q_reg_1 => Q_reg_0,
      \ROs[1].count\(0) => \^ros[1].count\(27)
    );
\counter_TFFs[28].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_306
     port map (
      Q_reg_0(0) => \^ros[1].count\(27),
      Q_reg_1 => Q_reg_0,
      \ROs[1].count\(0) => \^ros[1].count\(28)
    );
\counter_TFFs[29].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_307
     port map (
      Q_reg_0(0) => \^ros[1].count\(28),
      Q_reg_1 => Q_reg_0,
      \ROs[1].count\(0) => \^ros[1].count\(29)
    );
\counter_TFFs[2].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_308
     port map (
      Q_reg_0(0) => \^ros[1].count\(1),
      Q_reg_1 => Q_reg_0,
      \ROs[1].count\(0) => \^ros[1].count\(2)
    );
\counter_TFFs[30].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_309
     port map (
      Q_reg_0(0) => \^ros[1].count\(29),
      Q_reg_1 => Q_reg_0,
      \ROs[1].count\(0) => \^ros[1].count\(30)
    );
\counter_TFFs[31].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_310
     port map (
      Q_reg_0(0) => \^ros[1].count\(30),
      Q_reg_1 => Q_reg_0,
      \ROs[1].count\(0) => \^ros[1].count\(31)
    );
\counter_TFFs[3].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_311
     port map (
      Q_reg_0(0) => \^ros[1].count\(2),
      Q_reg_1 => Q_reg_0,
      \ROs[1].count\(0) => \^ros[1].count\(3)
    );
\counter_TFFs[4].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_312
     port map (
      Q_reg_0(0) => \^ros[1].count\(3),
      Q_reg_1 => Q_reg_0,
      \ROs[1].count\(0) => \^ros[1].count\(4)
    );
\counter_TFFs[5].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_313
     port map (
      Q_reg_0(0) => \^ros[1].count\(4),
      Q_reg_1 => Q_reg_0,
      \ROs[1].count\(0) => \^ros[1].count\(5)
    );
\counter_TFFs[6].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_314
     port map (
      Q_reg_0(0) => \^ros[1].count\(5),
      Q_reg_1 => Q_reg_0,
      \ROs[1].count\(0) => \^ros[1].count\(6)
    );
\counter_TFFs[7].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_315
     port map (
      Q_reg_0(0) => \^ros[1].count\(6),
      Q_reg_1 => Q_reg_0,
      \ROs[1].count\(0) => \^ros[1].count\(7)
    );
\counter_TFFs[8].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_316
     port map (
      Q_reg_0(0) => \^ros[1].count\(7),
      Q_reg_1 => Q_reg_0,
      \ROs[1].count\(0) => \^ros[1].count\(8)
    );
\counter_TFFs[9].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_317
     port map (
      Q_reg_0(0) => \^ros[1].count\(8),
      Q_reg_1 => Q_reg_0,
      \ROs[1].count\(0) => \^ros[1].count\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_counter_319 is
  port (
    \ROs[15].count\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    reset_0 : out STD_LOGIC;
    Q_reg : in STD_LOGIC;
    reset : in STD_LOGIC;
    enable : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_counter_319 : entity is "TFF_counter";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_counter_319;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_counter_319 is
  signal \^ros[15].count\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^reset_0\ : STD_LOGIC;
begin
  \ROs[15].count\(31 downto 0) <= \^ros[15].count\(31 downto 0);
  reset_0 <= \^reset_0\;
\counter_TFFs[0].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_320
     port map (
      Q_reg_0 => Q_reg,
      Q_reg_1 => \^reset_0\,
      \ROs[15].count\(0) => \^ros[15].count\(0)
    );
\counter_TFFs[10].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_321
     port map (
      Q_reg_0(0) => \^ros[15].count\(9),
      Q_reg_1 => \^reset_0\,
      \ROs[15].count\(0) => \^ros[15].count\(10)
    );
\counter_TFFs[11].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_322
     port map (
      Q_reg_0(0) => \^ros[15].count\(10),
      Q_reg_1 => \^reset_0\,
      \ROs[15].count\(0) => \^ros[15].count\(11)
    );
\counter_TFFs[12].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_323
     port map (
      Q_reg_0(0) => \^ros[15].count\(11),
      Q_reg_1 => \^reset_0\,
      \ROs[15].count\(0) => \^ros[15].count\(12)
    );
\counter_TFFs[13].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_324
     port map (
      Q_reg_0(0) => \^ros[15].count\(12),
      Q_reg_1 => \^reset_0\,
      \ROs[15].count\(0) => \^ros[15].count\(13)
    );
\counter_TFFs[14].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_325
     port map (
      Q_reg_0(0) => \^ros[15].count\(13),
      Q_reg_1 => \^reset_0\,
      \ROs[15].count\(0) => \^ros[15].count\(14)
    );
\counter_TFFs[15].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_326
     port map (
      Q_reg_0(0) => \^ros[15].count\(14),
      Q_reg_1 => \^reset_0\,
      \ROs[15].count\(0) => \^ros[15].count\(15)
    );
\counter_TFFs[16].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_327
     port map (
      Q_reg_0(0) => \^ros[15].count\(15),
      Q_reg_1 => \^reset_0\,
      \ROs[15].count\(0) => \^ros[15].count\(16)
    );
\counter_TFFs[17].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_328
     port map (
      Q_reg_0(0) => \^ros[15].count\(16),
      Q_reg_1 => \^reset_0\,
      \ROs[15].count\(0) => \^ros[15].count\(17)
    );
\counter_TFFs[18].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_329
     port map (
      Q_reg_0(0) => \^ros[15].count\(17),
      Q_reg_1 => \^reset_0\,
      \ROs[15].count\(0) => \^ros[15].count\(18)
    );
\counter_TFFs[19].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_330
     port map (
      Q_reg_0(0) => \^ros[15].count\(18),
      Q_reg_1 => \^reset_0\,
      \ROs[15].count\(0) => \^ros[15].count\(19)
    );
\counter_TFFs[1].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_331
     port map (
      Q_reg_0(0) => \^ros[15].count\(0),
      Q_reg_1 => \^reset_0\,
      \ROs[15].count\(0) => \^ros[15].count\(1)
    );
\counter_TFFs[20].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_332
     port map (
      Q_reg_0(0) => \^ros[15].count\(19),
      Q_reg_1 => \^reset_0\,
      \ROs[15].count\(0) => \^ros[15].count\(20)
    );
\counter_TFFs[21].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_333
     port map (
      Q_reg_0(0) => \^ros[15].count\(20),
      Q_reg_1 => \^reset_0\,
      \ROs[15].count\(0) => \^ros[15].count\(21)
    );
\counter_TFFs[22].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_334
     port map (
      Q_reg_0(0) => \^ros[15].count\(21),
      Q_reg_1 => \^reset_0\,
      \ROs[15].count\(0) => \^ros[15].count\(22)
    );
\counter_TFFs[23].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_335
     port map (
      Q_reg_0(0) => \^ros[15].count\(22),
      Q_reg_1 => \^reset_0\,
      \ROs[15].count\(0) => \^ros[15].count\(23)
    );
\counter_TFFs[24].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_336
     port map (
      Q_reg_0(0) => \^ros[15].count\(23),
      Q_reg_1 => \^reset_0\,
      \ROs[15].count\(0) => \^ros[15].count\(24)
    );
\counter_TFFs[25].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_337
     port map (
      Q_reg_0(0) => \^ros[15].count\(24),
      Q_reg_1 => \^reset_0\,
      \ROs[15].count\(0) => \^ros[15].count\(25)
    );
\counter_TFFs[26].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_338
     port map (
      Q_reg_0(0) => \^ros[15].count\(25),
      Q_reg_1 => \^reset_0\,
      \ROs[15].count\(0) => \^ros[15].count\(26)
    );
\counter_TFFs[27].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_339
     port map (
      Q_reg_0(0) => \^ros[15].count\(26),
      Q_reg_1 => \^reset_0\,
      \ROs[15].count\(0) => \^ros[15].count\(27)
    );
\counter_TFFs[28].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_340
     port map (
      Q_reg_0(0) => \^ros[15].count\(27),
      Q_reg_1 => \^reset_0\,
      \ROs[15].count\(0) => \^ros[15].count\(28)
    );
\counter_TFFs[29].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_341
     port map (
      Q_reg_0(0) => \^ros[15].count\(28),
      Q_reg_1 => \^reset_0\,
      \ROs[15].count\(0) => \^ros[15].count\(29)
    );
\counter_TFFs[2].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_342
     port map (
      Q_reg_0(0) => \^ros[15].count\(1),
      Q_reg_1 => \^reset_0\,
      \ROs[15].count\(0) => \^ros[15].count\(2)
    );
\counter_TFFs[30].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_343
     port map (
      Q_reg_0(0) => \^ros[15].count\(29),
      Q_reg_1 => \^reset_0\,
      \ROs[15].count\(0) => \^ros[15].count\(30)
    );
\counter_TFFs[31].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_344
     port map (
      Q_reg_0(0) => \^ros[15].count\(30),
      \ROs[15].count\(0) => \^ros[15].count\(31),
      enable => enable,
      reset => reset,
      reset_0 => \^reset_0\
    );
\counter_TFFs[3].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_345
     port map (
      Q_reg_0(0) => \^ros[15].count\(2),
      Q_reg_1 => \^reset_0\,
      \ROs[15].count\(0) => \^ros[15].count\(3)
    );
\counter_TFFs[4].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_346
     port map (
      Q_reg_0(0) => \^ros[15].count\(3),
      Q_reg_1 => \^reset_0\,
      \ROs[15].count\(0) => \^ros[15].count\(4)
    );
\counter_TFFs[5].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_347
     port map (
      Q_reg_0(0) => \^ros[15].count\(4),
      Q_reg_1 => \^reset_0\,
      \ROs[15].count\(0) => \^ros[15].count\(5)
    );
\counter_TFFs[6].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_348
     port map (
      Q_reg_0(0) => \^ros[15].count\(5),
      Q_reg_1 => \^reset_0\,
      \ROs[15].count\(0) => \^ros[15].count\(6)
    );
\counter_TFFs[7].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_349
     port map (
      Q_reg_0(0) => \^ros[15].count\(6),
      Q_reg_1 => \^reset_0\,
      \ROs[15].count\(0) => \^ros[15].count\(7)
    );
\counter_TFFs[8].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_350
     port map (
      Q_reg_0(0) => \^ros[15].count\(7),
      Q_reg_1 => \^reset_0\,
      \ROs[15].count\(0) => \^ros[15].count\(8)
    );
\counter_TFFs[9].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_351
     port map (
      Q_reg_0(0) => \^ros[15].count\(8),
      Q_reg_1 => \^reset_0\,
      \ROs[15].count\(0) => \^ros[15].count\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_counter_353 is
  port (
    \ROs[14].count\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    Q_reg : in STD_LOGIC;
    Q_reg_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_counter_353 : entity is "TFF_counter";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_counter_353;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_counter_353 is
  signal \^ros[14].count\ : STD_LOGIC_VECTOR ( 31 downto 0 );
begin
  \ROs[14].count\(31 downto 0) <= \^ros[14].count\(31 downto 0);
\counter_TFFs[0].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_354
     port map (
      Q_reg_0 => Q_reg,
      Q_reg_1 => Q_reg_0,
      \ROs[14].count\(0) => \^ros[14].count\(0)
    );
\counter_TFFs[10].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_355
     port map (
      Q_reg_0(0) => \^ros[14].count\(9),
      Q_reg_1 => Q_reg_0,
      \ROs[14].count\(0) => \^ros[14].count\(10)
    );
\counter_TFFs[11].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_356
     port map (
      Q_reg_0(0) => \^ros[14].count\(10),
      Q_reg_1 => Q_reg_0,
      \ROs[14].count\(0) => \^ros[14].count\(11)
    );
\counter_TFFs[12].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_357
     port map (
      Q_reg_0(0) => \^ros[14].count\(11),
      Q_reg_1 => Q_reg_0,
      \ROs[14].count\(0) => \^ros[14].count\(12)
    );
\counter_TFFs[13].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_358
     port map (
      Q_reg_0(0) => \^ros[14].count\(12),
      Q_reg_1 => Q_reg_0,
      \ROs[14].count\(0) => \^ros[14].count\(13)
    );
\counter_TFFs[14].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_359
     port map (
      Q_reg_0(0) => \^ros[14].count\(13),
      Q_reg_1 => Q_reg_0,
      \ROs[14].count\(0) => \^ros[14].count\(14)
    );
\counter_TFFs[15].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_360
     port map (
      Q_reg_0(0) => \^ros[14].count\(14),
      Q_reg_1 => Q_reg_0,
      \ROs[14].count\(0) => \^ros[14].count\(15)
    );
\counter_TFFs[16].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_361
     port map (
      Q_reg_0(0) => \^ros[14].count\(15),
      Q_reg_1 => Q_reg_0,
      \ROs[14].count\(0) => \^ros[14].count\(16)
    );
\counter_TFFs[17].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_362
     port map (
      Q_reg_0(0) => \^ros[14].count\(16),
      Q_reg_1 => Q_reg_0,
      \ROs[14].count\(0) => \^ros[14].count\(17)
    );
\counter_TFFs[18].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_363
     port map (
      Q_reg_0(0) => \^ros[14].count\(17),
      Q_reg_1 => Q_reg_0,
      \ROs[14].count\(0) => \^ros[14].count\(18)
    );
\counter_TFFs[19].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_364
     port map (
      Q_reg_0(0) => \^ros[14].count\(18),
      Q_reg_1 => Q_reg_0,
      \ROs[14].count\(0) => \^ros[14].count\(19)
    );
\counter_TFFs[1].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_365
     port map (
      Q_reg_0(0) => \^ros[14].count\(0),
      Q_reg_1 => Q_reg_0,
      \ROs[14].count\(0) => \^ros[14].count\(1)
    );
\counter_TFFs[20].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_366
     port map (
      Q_reg_0(0) => \^ros[14].count\(19),
      Q_reg_1 => Q_reg_0,
      \ROs[14].count\(0) => \^ros[14].count\(20)
    );
\counter_TFFs[21].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_367
     port map (
      Q_reg_0(0) => \^ros[14].count\(20),
      Q_reg_1 => Q_reg_0,
      \ROs[14].count\(0) => \^ros[14].count\(21)
    );
\counter_TFFs[22].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_368
     port map (
      Q_reg_0(0) => \^ros[14].count\(21),
      Q_reg_1 => Q_reg_0,
      \ROs[14].count\(0) => \^ros[14].count\(22)
    );
\counter_TFFs[23].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_369
     port map (
      Q_reg_0(0) => \^ros[14].count\(22),
      Q_reg_1 => Q_reg_0,
      \ROs[14].count\(0) => \^ros[14].count\(23)
    );
\counter_TFFs[24].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_370
     port map (
      Q_reg_0(0) => \^ros[14].count\(23),
      Q_reg_1 => Q_reg_0,
      \ROs[14].count\(0) => \^ros[14].count\(24)
    );
\counter_TFFs[25].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_371
     port map (
      Q_reg_0(0) => \^ros[14].count\(24),
      Q_reg_1 => Q_reg_0,
      \ROs[14].count\(0) => \^ros[14].count\(25)
    );
\counter_TFFs[26].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_372
     port map (
      Q_reg_0(0) => \^ros[14].count\(25),
      Q_reg_1 => Q_reg_0,
      \ROs[14].count\(0) => \^ros[14].count\(26)
    );
\counter_TFFs[27].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_373
     port map (
      Q_reg_0(0) => \^ros[14].count\(26),
      Q_reg_1 => Q_reg_0,
      \ROs[14].count\(0) => \^ros[14].count\(27)
    );
\counter_TFFs[28].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_374
     port map (
      Q_reg_0(0) => \^ros[14].count\(27),
      Q_reg_1 => Q_reg_0,
      \ROs[14].count\(0) => \^ros[14].count\(28)
    );
\counter_TFFs[29].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_375
     port map (
      Q_reg_0(0) => \^ros[14].count\(28),
      Q_reg_1 => Q_reg_0,
      \ROs[14].count\(0) => \^ros[14].count\(29)
    );
\counter_TFFs[2].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_376
     port map (
      Q_reg_0(0) => \^ros[14].count\(1),
      Q_reg_1 => Q_reg_0,
      \ROs[14].count\(0) => \^ros[14].count\(2)
    );
\counter_TFFs[30].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_377
     port map (
      Q_reg_0(0) => \^ros[14].count\(29),
      Q_reg_1 => Q_reg_0,
      \ROs[14].count\(0) => \^ros[14].count\(30)
    );
\counter_TFFs[31].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_378
     port map (
      Q_reg_0(0) => \^ros[14].count\(30),
      Q_reg_1 => Q_reg_0,
      \ROs[14].count\(0) => \^ros[14].count\(31)
    );
\counter_TFFs[3].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_379
     port map (
      Q_reg_0(0) => \^ros[14].count\(2),
      Q_reg_1 => Q_reg_0,
      \ROs[14].count\(0) => \^ros[14].count\(3)
    );
\counter_TFFs[4].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_380
     port map (
      Q_reg_0(0) => \^ros[14].count\(3),
      Q_reg_1 => Q_reg_0,
      \ROs[14].count\(0) => \^ros[14].count\(4)
    );
\counter_TFFs[5].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_381
     port map (
      Q_reg_0(0) => \^ros[14].count\(4),
      Q_reg_1 => Q_reg_0,
      \ROs[14].count\(0) => \^ros[14].count\(5)
    );
\counter_TFFs[6].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_382
     port map (
      Q_reg_0(0) => \^ros[14].count\(5),
      Q_reg_1 => Q_reg_0,
      \ROs[14].count\(0) => \^ros[14].count\(6)
    );
\counter_TFFs[7].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_383
     port map (
      Q_reg_0(0) => \^ros[14].count\(6),
      Q_reg_1 => Q_reg_0,
      \ROs[14].count\(0) => \^ros[14].count\(7)
    );
\counter_TFFs[8].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_384
     port map (
      Q_reg_0(0) => \^ros[14].count\(7),
      Q_reg_1 => Q_reg_0,
      \ROs[14].count\(0) => \^ros[14].count\(8)
    );
\counter_TFFs[9].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_385
     port map (
      Q_reg_0(0) => \^ros[14].count\(8),
      Q_reg_1 => Q_reg_0,
      \ROs[14].count\(0) => \^ros[14].count\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_counter_387 is
  port (
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg : out STD_LOGIC_VECTOR ( 3 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q_reg_0 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    Q_reg_1 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q_reg_2 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q_reg_3 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q_reg_4 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q_reg_5 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q_reg_6 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q_reg_7 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q_reg_8 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q_reg_9 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q_reg_10 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q_reg_11 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q_reg_12 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q_reg_13 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q_reg_14 : in STD_LOGIC;
    Q_reg_15 : in STD_LOGIC;
    \ROs[14].count\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \ROs[11].count\ : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_counter_387 : entity is "TFF_counter";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_counter_387;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_counter_387 is
  signal \^di\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^q_reg_0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^q_reg_10\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^q_reg_12\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^q_reg_2\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^q_reg_4\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^q_reg_6\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^q_reg_8\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \ROs[13].count\ : STD_LOGIC_VECTOR ( 31 downto 0 );
begin
  DI(3 downto 0) <= \^di\(3 downto 0);
  Q_reg_0(2 downto 0) <= \^q_reg_0\(2 downto 0);
  Q_reg_10(3 downto 0) <= \^q_reg_10\(3 downto 0);
  Q_reg_12(3 downto 0) <= \^q_reg_12\(3 downto 0);
  Q_reg_2(3 downto 0) <= \^q_reg_2\(3 downto 0);
  Q_reg_4(3 downto 0) <= \^q_reg_4\(3 downto 0);
  Q_reg_6(3 downto 0) <= \^q_reg_6\(3 downto 0);
  Q_reg_8(3 downto 0) <= \^q_reg_8\(3 downto 0);
\counter_TFFs[0].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_388
     port map (
      Q_reg_0(0) => \^q_reg_0\(0),
      Q_reg_1(0) => Q_reg_1(0),
      Q_reg_2 => Q_reg_14,
      Q_reg_3 => Q_reg_15,
      \ROs[11].count\(0) => \ROs[11].count\(0),
      \ROs[13].count\(0) => \ROs[13].count\(0),
      \ROs[14].count\(0) => \ROs[14].count\(0)
    );
\counter_TFFs[10].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_389
     port map (
      \L4_sum0__392_carry__1\(0) => \^q_reg_4\(2),
      Q_reg_0(0) => \^q_reg_4\(3),
      Q_reg_1(0) => Q_reg_5(2),
      Q_reg_2(0) => \ROs[13].count\(9),
      Q_reg_3 => Q_reg_15,
      \ROs[11].count\(0) => \ROs[11].count\(10),
      \ROs[13].count\(0) => \ROs[13].count\(10),
      \ROs[14].count\(0) => \ROs[14].count\(10)
    );
\counter_TFFs[11].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_390
     port map (
      \L4_sum0__392_carry__1\(0) => \^q_reg_4\(3),
      Q_reg_0(0) => \^q_reg_6\(0),
      Q_reg_1(0) => Q_reg_5(3),
      Q_reg_2(0) => \ROs[13].count\(10),
      Q_reg_3 => Q_reg_15,
      \ROs[11].count\(0) => \ROs[11].count\(11),
      \ROs[13].count\(0) => \ROs[13].count\(11),
      \ROs[14].count\(0) => \ROs[14].count\(11)
    );
\counter_TFFs[12].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_391
     port map (
      \L4_sum0__392_carry__2\(0) => \^q_reg_6\(0),
      Q_reg_0(0) => \^q_reg_6\(1),
      Q_reg_1(0) => Q_reg_7(0),
      Q_reg_2(0) => \ROs[13].count\(11),
      Q_reg_3 => Q_reg_15,
      \ROs[11].count\(0) => \ROs[11].count\(12),
      \ROs[13].count\(0) => \ROs[13].count\(12),
      \ROs[14].count\(0) => \ROs[14].count\(12)
    );
\counter_TFFs[13].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_392
     port map (
      \L4_sum0__392_carry__2\(0) => \^q_reg_6\(1),
      Q_reg_0(0) => \^q_reg_6\(2),
      Q_reg_1(0) => Q_reg_7(1),
      Q_reg_2(0) => \ROs[13].count\(12),
      Q_reg_3 => Q_reg_15,
      \ROs[11].count\(0) => \ROs[11].count\(13),
      \ROs[13].count\(0) => \ROs[13].count\(13),
      \ROs[14].count\(0) => \ROs[14].count\(13)
    );
\counter_TFFs[14].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_393
     port map (
      \L4_sum0__392_carry__2\(0) => \^q_reg_6\(2),
      Q_reg_0(0) => \^q_reg_6\(3),
      Q_reg_1(0) => Q_reg_7(2),
      Q_reg_2(0) => \ROs[13].count\(13),
      Q_reg_3 => Q_reg_15,
      \ROs[11].count\(0) => \ROs[11].count\(14),
      \ROs[13].count\(0) => \ROs[13].count\(14),
      \ROs[14].count\(0) => \ROs[14].count\(14)
    );
\counter_TFFs[15].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_394
     port map (
      \L4_sum0__392_carry__2\(0) => \^q_reg_6\(3),
      Q_reg_0(0) => \^q_reg_8\(0),
      Q_reg_1(0) => Q_reg_7(3),
      Q_reg_2(0) => \ROs[13].count\(14),
      Q_reg_3 => Q_reg_15,
      \ROs[11].count\(0) => \ROs[11].count\(15),
      \ROs[13].count\(0) => \ROs[13].count\(15),
      \ROs[14].count\(0) => \ROs[14].count\(15)
    );
\counter_TFFs[16].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_395
     port map (
      \L4_sum0__392_carry__3\(0) => \^q_reg_8\(0),
      Q_reg_0(0) => \^q_reg_8\(1),
      Q_reg_1(0) => Q_reg_9(0),
      Q_reg_2(0) => \ROs[13].count\(15),
      Q_reg_3 => Q_reg_15,
      \ROs[11].count\(0) => \ROs[11].count\(16),
      \ROs[13].count\(0) => \ROs[13].count\(16),
      \ROs[14].count\(0) => \ROs[14].count\(16)
    );
\counter_TFFs[17].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_396
     port map (
      \L4_sum0__392_carry__3\(0) => \^q_reg_8\(1),
      Q_reg_0(0) => \^q_reg_8\(2),
      Q_reg_1(0) => Q_reg_9(1),
      Q_reg_2(0) => \ROs[13].count\(16),
      Q_reg_3 => Q_reg_15,
      \ROs[11].count\(0) => \ROs[11].count\(17),
      \ROs[13].count\(0) => \ROs[13].count\(17),
      \ROs[14].count\(0) => \ROs[14].count\(17)
    );
\counter_TFFs[18].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_397
     port map (
      \L4_sum0__392_carry__3\(0) => \^q_reg_8\(2),
      Q_reg_0(0) => \^q_reg_8\(3),
      Q_reg_1(0) => Q_reg_9(2),
      Q_reg_2(0) => \ROs[13].count\(17),
      Q_reg_3 => Q_reg_15,
      \ROs[11].count\(0) => \ROs[11].count\(18),
      \ROs[13].count\(0) => \ROs[13].count\(18),
      \ROs[14].count\(0) => \ROs[14].count\(18)
    );
\counter_TFFs[19].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_398
     port map (
      \L4_sum0__392_carry__3\(0) => \^q_reg_8\(3),
      Q_reg_0(0) => \^q_reg_10\(0),
      Q_reg_1(0) => Q_reg_9(3),
      Q_reg_2(0) => \ROs[13].count\(18),
      Q_reg_3 => Q_reg_15,
      \ROs[11].count\(0) => \ROs[11].count\(19),
      \ROs[13].count\(0) => \ROs[13].count\(19),
      \ROs[14].count\(0) => \ROs[14].count\(19)
    );
\counter_TFFs[1].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_399
     port map (
      \L4_sum0__392_carry\(0) => \^q_reg_0\(0),
      Q_reg_0(0) => \^q_reg_0\(1),
      Q_reg_1(0) => Q_reg_1(1),
      Q_reg_2(0) => \ROs[13].count\(0),
      Q_reg_3 => Q_reg_15,
      \ROs[11].count\(0) => \ROs[11].count\(1),
      \ROs[13].count\(0) => \ROs[13].count\(1),
      \ROs[14].count\(0) => \ROs[14].count\(1)
    );
\counter_TFFs[20].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_400
     port map (
      \L4_sum0__392_carry__4\(0) => \^q_reg_10\(0),
      Q_reg_0(0) => \^q_reg_10\(1),
      Q_reg_1(0) => Q_reg_11(0),
      Q_reg_2(0) => \ROs[13].count\(19),
      Q_reg_3 => Q_reg_15,
      \ROs[11].count\(0) => \ROs[11].count\(20),
      \ROs[13].count\(0) => \ROs[13].count\(20),
      \ROs[14].count\(0) => \ROs[14].count\(20)
    );
\counter_TFFs[21].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_401
     port map (
      \L4_sum0__392_carry__4\(0) => \^q_reg_10\(1),
      Q_reg_0(0) => \^q_reg_10\(2),
      Q_reg_1(0) => Q_reg_11(1),
      Q_reg_2(0) => \ROs[13].count\(20),
      Q_reg_3 => Q_reg_15,
      \ROs[11].count\(0) => \ROs[11].count\(21),
      \ROs[13].count\(0) => \ROs[13].count\(21),
      \ROs[14].count\(0) => \ROs[14].count\(21)
    );
\counter_TFFs[22].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_402
     port map (
      \L4_sum0__392_carry__4\(0) => \^q_reg_10\(2),
      Q_reg_0(0) => \^q_reg_10\(3),
      Q_reg_1(0) => Q_reg_11(2),
      Q_reg_2(0) => \ROs[13].count\(21),
      Q_reg_3 => Q_reg_15,
      \ROs[11].count\(0) => \ROs[11].count\(22),
      \ROs[13].count\(0) => \ROs[13].count\(22),
      \ROs[14].count\(0) => \ROs[14].count\(22)
    );
\counter_TFFs[23].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_403
     port map (
      \L4_sum0__392_carry__4\(0) => \^q_reg_10\(3),
      Q_reg_0(0) => \^q_reg_12\(0),
      Q_reg_1(0) => Q_reg_11(3),
      Q_reg_2(0) => \ROs[13].count\(22),
      Q_reg_3 => Q_reg_15,
      \ROs[11].count\(0) => \ROs[11].count\(23),
      \ROs[13].count\(0) => \ROs[13].count\(23),
      \ROs[14].count\(0) => \ROs[14].count\(23)
    );
\counter_TFFs[24].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_404
     port map (
      \L4_sum0__392_carry__5\(0) => \^q_reg_12\(0),
      Q_reg_0(0) => \^q_reg_12\(1),
      Q_reg_1(0) => Q_reg_13(0),
      Q_reg_2(0) => \ROs[13].count\(23),
      Q_reg_3 => Q_reg_15,
      \ROs[11].count\(0) => \ROs[11].count\(24),
      \ROs[13].count\(0) => \ROs[13].count\(24),
      \ROs[14].count\(0) => \ROs[14].count\(24)
    );
\counter_TFFs[25].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_405
     port map (
      \L4_sum0__392_carry__5\(0) => \^q_reg_12\(1),
      Q_reg_0(0) => \^q_reg_12\(2),
      Q_reg_1(0) => Q_reg_13(1),
      Q_reg_2(0) => \ROs[13].count\(24),
      Q_reg_3 => Q_reg_15,
      \ROs[11].count\(0) => \ROs[11].count\(25),
      \ROs[13].count\(0) => \ROs[13].count\(25),
      \ROs[14].count\(0) => \ROs[14].count\(25)
    );
\counter_TFFs[26].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_406
     port map (
      \L4_sum0__392_carry__5\(0) => \^q_reg_12\(2),
      Q_reg_0(0) => \^q_reg_12\(3),
      Q_reg_1(0) => Q_reg_13(2),
      Q_reg_2(0) => \ROs[13].count\(25),
      Q_reg_3 => Q_reg_15,
      \ROs[11].count\(0) => \ROs[11].count\(26),
      \ROs[13].count\(0) => \ROs[13].count\(26),
      \ROs[14].count\(0) => \ROs[14].count\(26)
    );
\counter_TFFs[27].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_407
     port map (
      DI(0) => \^di\(0),
      \L4_sum0__392_carry__5\(0) => \^q_reg_12\(3),
      Q_reg_0(0) => Q_reg_13(3),
      Q_reg_1(0) => \ROs[13].count\(26),
      Q_reg_2 => Q_reg_15,
      \ROs[11].count\(0) => \ROs[11].count\(27),
      \ROs[13].count\(0) => \ROs[13].count\(27),
      \ROs[14].count\(0) => \ROs[14].count\(27)
    );
\counter_TFFs[28].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_408
     port map (
      DI(0) => \^di\(1),
      \L4_sum0__392_carry__6\(0) => \^di\(0),
      Q_reg_0(0) => Q_reg(0),
      Q_reg_1(0) => \ROs[13].count\(27),
      Q_reg_2 => Q_reg_15,
      \ROs[11].count\(0) => \ROs[11].count\(28),
      \ROs[13].count\(0) => \ROs[13].count\(28),
      \ROs[14].count\(0) => \ROs[14].count\(28)
    );
\counter_TFFs[29].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_409
     port map (
      DI(0) => \^di\(2),
      \L4_sum0__392_carry__6\(0) => \^di\(1),
      Q_reg_0(0) => Q_reg(1),
      Q_reg_1(0) => \ROs[13].count\(28),
      Q_reg_2 => Q_reg_15,
      \ROs[11].count\(0) => \ROs[11].count\(29),
      \ROs[13].count\(0) => \ROs[13].count\(29),
      \ROs[14].count\(0) => \ROs[14].count\(29)
    );
\counter_TFFs[2].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_410
     port map (
      \L4_sum0__392_carry\(0) => \^q_reg_0\(1),
      Q_reg_0(0) => \^q_reg_0\(2),
      Q_reg_1(0) => Q_reg_1(2),
      Q_reg_2(0) => \ROs[13].count\(1),
      Q_reg_3 => Q_reg_15,
      \ROs[11].count\(0) => \ROs[11].count\(2),
      \ROs[13].count\(0) => \ROs[13].count\(2),
      \ROs[14].count\(0) => \ROs[14].count\(2)
    );
\counter_TFFs[30].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_411
     port map (
      DI(0) => \^di\(3),
      \L4_sum0__392_carry__6\(1) => \ROs[13].count\(31),
      \L4_sum0__392_carry__6\(0) => \ROs[13].count\(29),
      \L4_sum0__392_carry__6_0\(0) => \^di\(2),
      Q_reg_0(1 downto 0) => Q_reg(3 downto 2),
      Q_reg_1 => Q_reg_15,
      \ROs[11].count\(1 downto 0) => \ROs[11].count\(31 downto 30),
      \ROs[13].count\(0) => \ROs[13].count\(30),
      \ROs[14].count\(1 downto 0) => \ROs[14].count\(31 downto 30)
    );
\counter_TFFs[31].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_412
     port map (
      Q_reg_0(0) => \ROs[13].count\(31),
      Q_reg_1 => Q_reg_15,
      \ROs[11].count\(0) => \ROs[11].count\(31),
      \ROs[13].count\(0) => \ROs[13].count\(30),
      \ROs[14].count\(0) => \ROs[14].count\(31),
      S(0) => S(0)
    );
\counter_TFFs[3].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_413
     port map (
      \L4_sum0__392_carry\(0) => \^q_reg_0\(2),
      Q_reg_0(0) => \^q_reg_2\(0),
      Q_reg_1(0) => Q_reg_1(3),
      Q_reg_2(0) => \ROs[13].count\(2),
      Q_reg_3 => Q_reg_15,
      \ROs[11].count\(0) => \ROs[11].count\(3),
      \ROs[13].count\(0) => \ROs[13].count\(3),
      \ROs[14].count\(0) => \ROs[14].count\(3)
    );
\counter_TFFs[4].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_414
     port map (
      \L4_sum0__392_carry__0\(0) => \^q_reg_2\(0),
      Q_reg_0(0) => \^q_reg_2\(1),
      Q_reg_1(0) => Q_reg_3(0),
      Q_reg_2(0) => \ROs[13].count\(3),
      Q_reg_3 => Q_reg_15,
      \ROs[11].count\(0) => \ROs[11].count\(4),
      \ROs[13].count\(0) => \ROs[13].count\(4),
      \ROs[14].count\(0) => \ROs[14].count\(4)
    );
\counter_TFFs[5].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_415
     port map (
      \L4_sum0__392_carry__0\(0) => \^q_reg_2\(1),
      Q_reg_0(0) => \^q_reg_2\(2),
      Q_reg_1(0) => Q_reg_3(1),
      Q_reg_2(0) => \ROs[13].count\(4),
      Q_reg_3 => Q_reg_15,
      \ROs[11].count\(0) => \ROs[11].count\(5),
      \ROs[13].count\(0) => \ROs[13].count\(5),
      \ROs[14].count\(0) => \ROs[14].count\(5)
    );
\counter_TFFs[6].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_416
     port map (
      \L4_sum0__392_carry__0\(0) => \^q_reg_2\(2),
      Q_reg_0(0) => \^q_reg_2\(3),
      Q_reg_1(0) => Q_reg_3(2),
      Q_reg_2(0) => \ROs[13].count\(5),
      Q_reg_3 => Q_reg_15,
      \ROs[11].count\(0) => \ROs[11].count\(6),
      \ROs[13].count\(0) => \ROs[13].count\(6),
      \ROs[14].count\(0) => \ROs[14].count\(6)
    );
\counter_TFFs[7].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_417
     port map (
      \L4_sum0__392_carry__0\(0) => \^q_reg_2\(3),
      Q_reg_0(0) => \^q_reg_4\(0),
      Q_reg_1(0) => Q_reg_3(3),
      Q_reg_2(0) => \ROs[13].count\(6),
      Q_reg_3 => Q_reg_15,
      \ROs[11].count\(0) => \ROs[11].count\(7),
      \ROs[13].count\(0) => \ROs[13].count\(7),
      \ROs[14].count\(0) => \ROs[14].count\(7)
    );
\counter_TFFs[8].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_418
     port map (
      \L4_sum0__392_carry__1\(0) => \^q_reg_4\(0),
      Q_reg_0(0) => \^q_reg_4\(1),
      Q_reg_1(0) => Q_reg_5(0),
      Q_reg_2(0) => \ROs[13].count\(7),
      Q_reg_3 => Q_reg_15,
      \ROs[11].count\(0) => \ROs[11].count\(8),
      \ROs[13].count\(0) => \ROs[13].count\(8),
      \ROs[14].count\(0) => \ROs[14].count\(8)
    );
\counter_TFFs[9].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_419
     port map (
      \L4_sum0__392_carry__1\(0) => \^q_reg_4\(1),
      Q_reg_0(0) => \ROs[13].count\(9),
      Q_reg_1(0) => \^q_reg_4\(2),
      Q_reg_2(0) => Q_reg_5(1),
      Q_reg_3 => Q_reg_15,
      \ROs[11].count\(0) => \ROs[11].count\(9),
      \ROs[13].count\(0) => \ROs[13].count\(8),
      \ROs[14].count\(0) => \ROs[14].count\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_counter_421 is
  port (
    \ROs[12].count\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    Q_reg : in STD_LOGIC;
    Q_reg_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_counter_421 : entity is "TFF_counter";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_counter_421;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_counter_421 is
  signal \^ros[12].count\ : STD_LOGIC_VECTOR ( 31 downto 0 );
begin
  \ROs[12].count\(31 downto 0) <= \^ros[12].count\(31 downto 0);
\counter_TFFs[0].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_422
     port map (
      Q_reg_0 => Q_reg,
      Q_reg_1 => Q_reg_0,
      \ROs[12].count\(0) => \^ros[12].count\(0)
    );
\counter_TFFs[10].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_423
     port map (
      Q_reg_0(0) => \^ros[12].count\(9),
      Q_reg_1 => Q_reg_0,
      \ROs[12].count\(0) => \^ros[12].count\(10)
    );
\counter_TFFs[11].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_424
     port map (
      Q_reg_0(0) => \^ros[12].count\(10),
      Q_reg_1 => Q_reg_0,
      \ROs[12].count\(0) => \^ros[12].count\(11)
    );
\counter_TFFs[12].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_425
     port map (
      Q_reg_0(0) => \^ros[12].count\(11),
      Q_reg_1 => Q_reg_0,
      \ROs[12].count\(0) => \^ros[12].count\(12)
    );
\counter_TFFs[13].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_426
     port map (
      Q_reg_0(0) => \^ros[12].count\(12),
      Q_reg_1 => Q_reg_0,
      \ROs[12].count\(0) => \^ros[12].count\(13)
    );
\counter_TFFs[14].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_427
     port map (
      Q_reg_0(0) => \^ros[12].count\(13),
      Q_reg_1 => Q_reg_0,
      \ROs[12].count\(0) => \^ros[12].count\(14)
    );
\counter_TFFs[15].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_428
     port map (
      Q_reg_0(0) => \^ros[12].count\(14),
      Q_reg_1 => Q_reg_0,
      \ROs[12].count\(0) => \^ros[12].count\(15)
    );
\counter_TFFs[16].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_429
     port map (
      Q_reg_0(0) => \^ros[12].count\(15),
      Q_reg_1 => Q_reg_0,
      \ROs[12].count\(0) => \^ros[12].count\(16)
    );
\counter_TFFs[17].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_430
     port map (
      Q_reg_0(0) => \^ros[12].count\(16),
      Q_reg_1 => Q_reg_0,
      \ROs[12].count\(0) => \^ros[12].count\(17)
    );
\counter_TFFs[18].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_431
     port map (
      Q_reg_0(0) => \^ros[12].count\(17),
      Q_reg_1 => Q_reg_0,
      \ROs[12].count\(0) => \^ros[12].count\(18)
    );
\counter_TFFs[19].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_432
     port map (
      Q_reg_0(0) => \^ros[12].count\(18),
      Q_reg_1 => Q_reg_0,
      \ROs[12].count\(0) => \^ros[12].count\(19)
    );
\counter_TFFs[1].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_433
     port map (
      Q_reg_0(0) => \^ros[12].count\(0),
      Q_reg_1 => Q_reg_0,
      \ROs[12].count\(0) => \^ros[12].count\(1)
    );
\counter_TFFs[20].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_434
     port map (
      Q_reg_0(0) => \^ros[12].count\(19),
      Q_reg_1 => Q_reg_0,
      \ROs[12].count\(0) => \^ros[12].count\(20)
    );
\counter_TFFs[21].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_435
     port map (
      Q_reg_0(0) => \^ros[12].count\(20),
      Q_reg_1 => Q_reg_0,
      \ROs[12].count\(0) => \^ros[12].count\(21)
    );
\counter_TFFs[22].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_436
     port map (
      Q_reg_0(0) => \^ros[12].count\(21),
      Q_reg_1 => Q_reg_0,
      \ROs[12].count\(0) => \^ros[12].count\(22)
    );
\counter_TFFs[23].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_437
     port map (
      Q_reg_0(0) => \^ros[12].count\(22),
      Q_reg_1 => Q_reg_0,
      \ROs[12].count\(0) => \^ros[12].count\(23)
    );
\counter_TFFs[24].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_438
     port map (
      Q_reg_0(0) => \^ros[12].count\(23),
      Q_reg_1 => Q_reg_0,
      \ROs[12].count\(0) => \^ros[12].count\(24)
    );
\counter_TFFs[25].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_439
     port map (
      Q_reg_0(0) => \^ros[12].count\(24),
      Q_reg_1 => Q_reg_0,
      \ROs[12].count\(0) => \^ros[12].count\(25)
    );
\counter_TFFs[26].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_440
     port map (
      Q_reg_0(0) => \^ros[12].count\(25),
      Q_reg_1 => Q_reg_0,
      \ROs[12].count\(0) => \^ros[12].count\(26)
    );
\counter_TFFs[27].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_441
     port map (
      Q_reg_0(0) => \^ros[12].count\(26),
      Q_reg_1 => Q_reg_0,
      \ROs[12].count\(0) => \^ros[12].count\(27)
    );
\counter_TFFs[28].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_442
     port map (
      Q_reg_0(0) => \^ros[12].count\(27),
      Q_reg_1 => Q_reg_0,
      \ROs[12].count\(0) => \^ros[12].count\(28)
    );
\counter_TFFs[29].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_443
     port map (
      Q_reg_0(0) => \^ros[12].count\(28),
      Q_reg_1 => Q_reg_0,
      \ROs[12].count\(0) => \^ros[12].count\(29)
    );
\counter_TFFs[2].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_444
     port map (
      Q_reg_0(0) => \^ros[12].count\(1),
      Q_reg_1 => Q_reg_0,
      \ROs[12].count\(0) => \^ros[12].count\(2)
    );
\counter_TFFs[30].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_445
     port map (
      Q_reg_0(0) => \^ros[12].count\(29),
      Q_reg_1 => Q_reg_0,
      \ROs[12].count\(0) => \^ros[12].count\(30)
    );
\counter_TFFs[31].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_446
     port map (
      Q_reg_0(0) => \^ros[12].count\(30),
      Q_reg_1 => Q_reg_0,
      \ROs[12].count\(0) => \^ros[12].count\(31)
    );
\counter_TFFs[3].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_447
     port map (
      Q_reg_0(0) => \^ros[12].count\(2),
      Q_reg_1 => Q_reg_0,
      \ROs[12].count\(0) => \^ros[12].count\(3)
    );
\counter_TFFs[4].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_448
     port map (
      Q_reg_0(0) => \^ros[12].count\(3),
      Q_reg_1 => Q_reg_0,
      \ROs[12].count\(0) => \^ros[12].count\(4)
    );
\counter_TFFs[5].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_449
     port map (
      Q_reg_0(0) => \^ros[12].count\(4),
      Q_reg_1 => Q_reg_0,
      \ROs[12].count\(0) => \^ros[12].count\(5)
    );
\counter_TFFs[6].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_450
     port map (
      Q_reg_0(0) => \^ros[12].count\(5),
      Q_reg_1 => Q_reg_0,
      \ROs[12].count\(0) => \^ros[12].count\(6)
    );
\counter_TFFs[7].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_451
     port map (
      Q_reg_0(0) => \^ros[12].count\(6),
      Q_reg_1 => Q_reg_0,
      \ROs[12].count\(0) => \^ros[12].count\(7)
    );
\counter_TFFs[8].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_452
     port map (
      Q_reg_0(0) => \^ros[12].count\(7),
      Q_reg_1 => Q_reg_0,
      \ROs[12].count\(0) => \^ros[12].count\(8)
    );
\counter_TFFs[9].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_453
     port map (
      Q_reg_0(0) => \^ros[12].count\(8),
      Q_reg_1 => Q_reg_0,
      \ROs[12].count\(0) => \^ros[12].count\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_counter_455 is
  port (
    \ROs[11].count\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    Q_reg : in STD_LOGIC;
    Q_reg_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_counter_455 : entity is "TFF_counter";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_counter_455;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_counter_455 is
  signal \^ros[11].count\ : STD_LOGIC_VECTOR ( 31 downto 0 );
begin
  \ROs[11].count\(31 downto 0) <= \^ros[11].count\(31 downto 0);
\counter_TFFs[0].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_456
     port map (
      Q_reg_0 => Q_reg,
      Q_reg_1 => Q_reg_0,
      \ROs[11].count\(0) => \^ros[11].count\(0)
    );
\counter_TFFs[10].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_457
     port map (
      Q_reg_0(0) => \^ros[11].count\(9),
      Q_reg_1 => Q_reg_0,
      \ROs[11].count\(0) => \^ros[11].count\(10)
    );
\counter_TFFs[11].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_458
     port map (
      Q_reg_0(0) => \^ros[11].count\(10),
      Q_reg_1 => Q_reg_0,
      \ROs[11].count\(0) => \^ros[11].count\(11)
    );
\counter_TFFs[12].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_459
     port map (
      Q_reg_0(0) => \^ros[11].count\(11),
      Q_reg_1 => Q_reg_0,
      \ROs[11].count\(0) => \^ros[11].count\(12)
    );
\counter_TFFs[13].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_460
     port map (
      Q_reg_0(0) => \^ros[11].count\(12),
      Q_reg_1 => Q_reg_0,
      \ROs[11].count\(0) => \^ros[11].count\(13)
    );
\counter_TFFs[14].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_461
     port map (
      Q_reg_0(0) => \^ros[11].count\(13),
      Q_reg_1 => Q_reg_0,
      \ROs[11].count\(0) => \^ros[11].count\(14)
    );
\counter_TFFs[15].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_462
     port map (
      Q_reg_0(0) => \^ros[11].count\(14),
      Q_reg_1 => Q_reg_0,
      \ROs[11].count\(0) => \^ros[11].count\(15)
    );
\counter_TFFs[16].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_463
     port map (
      Q_reg_0(0) => \^ros[11].count\(15),
      Q_reg_1 => Q_reg_0,
      \ROs[11].count\(0) => \^ros[11].count\(16)
    );
\counter_TFFs[17].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_464
     port map (
      Q_reg_0(0) => \^ros[11].count\(16),
      Q_reg_1 => Q_reg_0,
      \ROs[11].count\(0) => \^ros[11].count\(17)
    );
\counter_TFFs[18].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_465
     port map (
      Q_reg_0(0) => \^ros[11].count\(17),
      Q_reg_1 => Q_reg_0,
      \ROs[11].count\(0) => \^ros[11].count\(18)
    );
\counter_TFFs[19].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_466
     port map (
      Q_reg_0(0) => \^ros[11].count\(18),
      Q_reg_1 => Q_reg_0,
      \ROs[11].count\(0) => \^ros[11].count\(19)
    );
\counter_TFFs[1].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_467
     port map (
      Q_reg_0(0) => \^ros[11].count\(0),
      Q_reg_1 => Q_reg_0,
      \ROs[11].count\(0) => \^ros[11].count\(1)
    );
\counter_TFFs[20].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_468
     port map (
      Q_reg_0(0) => \^ros[11].count\(19),
      Q_reg_1 => Q_reg_0,
      \ROs[11].count\(0) => \^ros[11].count\(20)
    );
\counter_TFFs[21].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_469
     port map (
      Q_reg_0(0) => \^ros[11].count\(20),
      Q_reg_1 => Q_reg_0,
      \ROs[11].count\(0) => \^ros[11].count\(21)
    );
\counter_TFFs[22].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_470
     port map (
      Q_reg_0(0) => \^ros[11].count\(21),
      Q_reg_1 => Q_reg_0,
      \ROs[11].count\(0) => \^ros[11].count\(22)
    );
\counter_TFFs[23].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_471
     port map (
      Q_reg_0(0) => \^ros[11].count\(22),
      Q_reg_1 => Q_reg_0,
      \ROs[11].count\(0) => \^ros[11].count\(23)
    );
\counter_TFFs[24].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_472
     port map (
      Q_reg_0(0) => \^ros[11].count\(23),
      Q_reg_1 => Q_reg_0,
      \ROs[11].count\(0) => \^ros[11].count\(24)
    );
\counter_TFFs[25].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_473
     port map (
      Q_reg_0(0) => \^ros[11].count\(24),
      Q_reg_1 => Q_reg_0,
      \ROs[11].count\(0) => \^ros[11].count\(25)
    );
\counter_TFFs[26].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_474
     port map (
      Q_reg_0(0) => \^ros[11].count\(25),
      Q_reg_1 => Q_reg_0,
      \ROs[11].count\(0) => \^ros[11].count\(26)
    );
\counter_TFFs[27].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_475
     port map (
      Q_reg_0(0) => \^ros[11].count\(26),
      Q_reg_1 => Q_reg_0,
      \ROs[11].count\(0) => \^ros[11].count\(27)
    );
\counter_TFFs[28].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_476
     port map (
      Q_reg_0(0) => \^ros[11].count\(27),
      Q_reg_1 => Q_reg_0,
      \ROs[11].count\(0) => \^ros[11].count\(28)
    );
\counter_TFFs[29].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_477
     port map (
      Q_reg_0(0) => \^ros[11].count\(28),
      Q_reg_1 => Q_reg_0,
      \ROs[11].count\(0) => \^ros[11].count\(29)
    );
\counter_TFFs[2].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_478
     port map (
      Q_reg_0(0) => \^ros[11].count\(1),
      Q_reg_1 => Q_reg_0,
      \ROs[11].count\(0) => \^ros[11].count\(2)
    );
\counter_TFFs[30].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_479
     port map (
      Q_reg_0(0) => \^ros[11].count\(29),
      Q_reg_1 => Q_reg_0,
      \ROs[11].count\(0) => \^ros[11].count\(30)
    );
\counter_TFFs[31].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_480
     port map (
      Q_reg_0(0) => \^ros[11].count\(30),
      Q_reg_1 => Q_reg_0,
      \ROs[11].count\(0) => \^ros[11].count\(31)
    );
\counter_TFFs[3].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_481
     port map (
      Q_reg_0(0) => \^ros[11].count\(2),
      Q_reg_1 => Q_reg_0,
      \ROs[11].count\(0) => \^ros[11].count\(3)
    );
\counter_TFFs[4].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_482
     port map (
      Q_reg_0(0) => \^ros[11].count\(3),
      Q_reg_1 => Q_reg_0,
      \ROs[11].count\(0) => \^ros[11].count\(4)
    );
\counter_TFFs[5].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_483
     port map (
      Q_reg_0(0) => \^ros[11].count\(4),
      Q_reg_1 => Q_reg_0,
      \ROs[11].count\(0) => \^ros[11].count\(5)
    );
\counter_TFFs[6].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_484
     port map (
      Q_reg_0(0) => \^ros[11].count\(5),
      Q_reg_1 => Q_reg_0,
      \ROs[11].count\(0) => \^ros[11].count\(6)
    );
\counter_TFFs[7].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_485
     port map (
      Q_reg_0(0) => \^ros[11].count\(6),
      Q_reg_1 => Q_reg_0,
      \ROs[11].count\(0) => \^ros[11].count\(7)
    );
\counter_TFFs[8].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_486
     port map (
      Q_reg_0(0) => \^ros[11].count\(7),
      Q_reg_1 => Q_reg_0,
      \ROs[11].count\(0) => \^ros[11].count\(8)
    );
\counter_TFFs[9].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_487
     port map (
      Q_reg_0(0) => \^ros[11].count\(8),
      Q_reg_1 => Q_reg_0,
      \ROs[11].count\(0) => \^ros[11].count\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_counter_47 is
  port (
    \ROs[8].count\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    Q_reg : in STD_LOGIC;
    Q_reg_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_counter_47 : entity is "TFF_counter";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_counter_47;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_counter_47 is
  signal \^ros[8].count\ : STD_LOGIC_VECTOR ( 31 downto 0 );
begin
  \ROs[8].count\(31 downto 0) <= \^ros[8].count\(31 downto 0);
\counter_TFFs[0].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_48
     port map (
      Q_reg_0 => Q_reg,
      Q_reg_1 => Q_reg_0,
      \ROs[8].count\(0) => \^ros[8].count\(0)
    );
\counter_TFFs[10].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_49
     port map (
      Q_reg_0(0) => \^ros[8].count\(9),
      Q_reg_1 => Q_reg_0,
      \ROs[8].count\(0) => \^ros[8].count\(10)
    );
\counter_TFFs[11].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_50
     port map (
      Q_reg_0(0) => \^ros[8].count\(10),
      Q_reg_1 => Q_reg_0,
      \ROs[8].count\(0) => \^ros[8].count\(11)
    );
\counter_TFFs[12].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_51
     port map (
      Q_reg_0(0) => \^ros[8].count\(11),
      Q_reg_1 => Q_reg_0,
      \ROs[8].count\(0) => \^ros[8].count\(12)
    );
\counter_TFFs[13].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_52
     port map (
      Q_reg_0(0) => \^ros[8].count\(12),
      Q_reg_1 => Q_reg_0,
      \ROs[8].count\(0) => \^ros[8].count\(13)
    );
\counter_TFFs[14].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_53
     port map (
      Q_reg_0(0) => \^ros[8].count\(13),
      Q_reg_1 => Q_reg_0,
      \ROs[8].count\(0) => \^ros[8].count\(14)
    );
\counter_TFFs[15].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_54
     port map (
      Q_reg_0(0) => \^ros[8].count\(14),
      Q_reg_1 => Q_reg_0,
      \ROs[8].count\(0) => \^ros[8].count\(15)
    );
\counter_TFFs[16].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_55
     port map (
      Q_reg_0(0) => \^ros[8].count\(15),
      Q_reg_1 => Q_reg_0,
      \ROs[8].count\(0) => \^ros[8].count\(16)
    );
\counter_TFFs[17].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_56
     port map (
      Q_reg_0(0) => \^ros[8].count\(16),
      Q_reg_1 => Q_reg_0,
      \ROs[8].count\(0) => \^ros[8].count\(17)
    );
\counter_TFFs[18].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_57
     port map (
      Q_reg_0(0) => \^ros[8].count\(17),
      Q_reg_1 => Q_reg_0,
      \ROs[8].count\(0) => \^ros[8].count\(18)
    );
\counter_TFFs[19].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_58
     port map (
      Q_reg_0(0) => \^ros[8].count\(18),
      Q_reg_1 => Q_reg_0,
      \ROs[8].count\(0) => \^ros[8].count\(19)
    );
\counter_TFFs[1].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_59
     port map (
      Q_reg_0(0) => \^ros[8].count\(0),
      Q_reg_1 => Q_reg_0,
      \ROs[8].count\(0) => \^ros[8].count\(1)
    );
\counter_TFFs[20].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_60
     port map (
      Q_reg_0(0) => \^ros[8].count\(19),
      Q_reg_1 => Q_reg_0,
      \ROs[8].count\(0) => \^ros[8].count\(20)
    );
\counter_TFFs[21].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_61
     port map (
      Q_reg_0(0) => \^ros[8].count\(20),
      Q_reg_1 => Q_reg_0,
      \ROs[8].count\(0) => \^ros[8].count\(21)
    );
\counter_TFFs[22].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_62
     port map (
      Q_reg_0(0) => \^ros[8].count\(21),
      Q_reg_1 => Q_reg_0,
      \ROs[8].count\(0) => \^ros[8].count\(22)
    );
\counter_TFFs[23].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_63
     port map (
      Q_reg_0(0) => \^ros[8].count\(22),
      Q_reg_1 => Q_reg_0,
      \ROs[8].count\(0) => \^ros[8].count\(23)
    );
\counter_TFFs[24].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_64
     port map (
      Q_reg_0(0) => \^ros[8].count\(23),
      Q_reg_1 => Q_reg_0,
      \ROs[8].count\(0) => \^ros[8].count\(24)
    );
\counter_TFFs[25].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_65
     port map (
      Q_reg_0(0) => \^ros[8].count\(24),
      Q_reg_1 => Q_reg_0,
      \ROs[8].count\(0) => \^ros[8].count\(25)
    );
\counter_TFFs[26].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_66
     port map (
      Q_reg_0(0) => \^ros[8].count\(25),
      Q_reg_1 => Q_reg_0,
      \ROs[8].count\(0) => \^ros[8].count\(26)
    );
\counter_TFFs[27].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_67
     port map (
      Q_reg_0(0) => \^ros[8].count\(26),
      Q_reg_1 => Q_reg_0,
      \ROs[8].count\(0) => \^ros[8].count\(27)
    );
\counter_TFFs[28].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_68
     port map (
      Q_reg_0(0) => \^ros[8].count\(27),
      Q_reg_1 => Q_reg_0,
      \ROs[8].count\(0) => \^ros[8].count\(28)
    );
\counter_TFFs[29].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_69
     port map (
      Q_reg_0(0) => \^ros[8].count\(28),
      Q_reg_1 => Q_reg_0,
      \ROs[8].count\(0) => \^ros[8].count\(29)
    );
\counter_TFFs[2].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_70
     port map (
      Q_reg_0(0) => \^ros[8].count\(1),
      Q_reg_1 => Q_reg_0,
      \ROs[8].count\(0) => \^ros[8].count\(2)
    );
\counter_TFFs[30].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_71
     port map (
      Q_reg_0(0) => \^ros[8].count\(29),
      Q_reg_1 => Q_reg_0,
      \ROs[8].count\(0) => \^ros[8].count\(30)
    );
\counter_TFFs[31].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_72
     port map (
      Q_reg_0(0) => \^ros[8].count\(30),
      Q_reg_1 => Q_reg_0,
      \ROs[8].count\(0) => \^ros[8].count\(31)
    );
\counter_TFFs[3].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_73
     port map (
      Q_reg_0(0) => \^ros[8].count\(2),
      Q_reg_1 => Q_reg_0,
      \ROs[8].count\(0) => \^ros[8].count\(3)
    );
\counter_TFFs[4].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_74
     port map (
      Q_reg_0(0) => \^ros[8].count\(3),
      Q_reg_1 => Q_reg_0,
      \ROs[8].count\(0) => \^ros[8].count\(4)
    );
\counter_TFFs[5].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_75
     port map (
      Q_reg_0(0) => \^ros[8].count\(4),
      Q_reg_1 => Q_reg_0,
      \ROs[8].count\(0) => \^ros[8].count\(5)
    );
\counter_TFFs[6].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_76
     port map (
      Q_reg_0(0) => \^ros[8].count\(5),
      Q_reg_1 => Q_reg_0,
      \ROs[8].count\(0) => \^ros[8].count\(6)
    );
\counter_TFFs[7].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_77
     port map (
      Q_reg_0(0) => \^ros[8].count\(6),
      Q_reg_1 => Q_reg_0,
      \ROs[8].count\(0) => \^ros[8].count\(7)
    );
\counter_TFFs[8].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_78
     port map (
      Q_reg_0(0) => \^ros[8].count\(7),
      Q_reg_1 => Q_reg_0,
      \ROs[8].count\(0) => \^ros[8].count\(8)
    );
\counter_TFFs[9].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_79
     port map (
      Q_reg_0(0) => \^ros[8].count\(8),
      Q_reg_1 => Q_reg_0,
      \ROs[8].count\(0) => \^ros[8].count\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_counter_489 is
  port (
    \ROs[10].count\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    Q_reg : in STD_LOGIC;
    Q_reg_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_counter_489 : entity is "TFF_counter";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_counter_489;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_counter_489 is
  signal \^ros[10].count\ : STD_LOGIC_VECTOR ( 31 downto 0 );
begin
  \ROs[10].count\(31 downto 0) <= \^ros[10].count\(31 downto 0);
\counter_TFFs[0].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_490
     port map (
      Q_reg_0 => Q_reg,
      Q_reg_1 => Q_reg_0,
      \ROs[10].count\(0) => \^ros[10].count\(0)
    );
\counter_TFFs[10].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_491
     port map (
      Q_reg_0(0) => \^ros[10].count\(9),
      Q_reg_1 => Q_reg_0,
      \ROs[10].count\(0) => \^ros[10].count\(10)
    );
\counter_TFFs[11].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_492
     port map (
      Q_reg_0(0) => \^ros[10].count\(10),
      Q_reg_1 => Q_reg_0,
      \ROs[10].count\(0) => \^ros[10].count\(11)
    );
\counter_TFFs[12].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_493
     port map (
      Q_reg_0(0) => \^ros[10].count\(11),
      Q_reg_1 => Q_reg_0,
      \ROs[10].count\(0) => \^ros[10].count\(12)
    );
\counter_TFFs[13].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_494
     port map (
      Q_reg_0(0) => \^ros[10].count\(12),
      Q_reg_1 => Q_reg_0,
      \ROs[10].count\(0) => \^ros[10].count\(13)
    );
\counter_TFFs[14].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_495
     port map (
      Q_reg_0(0) => \^ros[10].count\(13),
      Q_reg_1 => Q_reg_0,
      \ROs[10].count\(0) => \^ros[10].count\(14)
    );
\counter_TFFs[15].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_496
     port map (
      Q_reg_0(0) => \^ros[10].count\(14),
      Q_reg_1 => Q_reg_0,
      \ROs[10].count\(0) => \^ros[10].count\(15)
    );
\counter_TFFs[16].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_497
     port map (
      Q_reg_0(0) => \^ros[10].count\(15),
      Q_reg_1 => Q_reg_0,
      \ROs[10].count\(0) => \^ros[10].count\(16)
    );
\counter_TFFs[17].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_498
     port map (
      Q_reg_0(0) => \^ros[10].count\(16),
      Q_reg_1 => Q_reg_0,
      \ROs[10].count\(0) => \^ros[10].count\(17)
    );
\counter_TFFs[18].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_499
     port map (
      Q_reg_0(0) => \^ros[10].count\(17),
      Q_reg_1 => Q_reg_0,
      \ROs[10].count\(0) => \^ros[10].count\(18)
    );
\counter_TFFs[19].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_500
     port map (
      Q_reg_0(0) => \^ros[10].count\(18),
      Q_reg_1 => Q_reg_0,
      \ROs[10].count\(0) => \^ros[10].count\(19)
    );
\counter_TFFs[1].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_501
     port map (
      Q_reg_0(0) => \^ros[10].count\(0),
      Q_reg_1 => Q_reg_0,
      \ROs[10].count\(0) => \^ros[10].count\(1)
    );
\counter_TFFs[20].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_502
     port map (
      Q_reg_0(0) => \^ros[10].count\(19),
      Q_reg_1 => Q_reg_0,
      \ROs[10].count\(0) => \^ros[10].count\(20)
    );
\counter_TFFs[21].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_503
     port map (
      Q_reg_0(0) => \^ros[10].count\(20),
      Q_reg_1 => Q_reg_0,
      \ROs[10].count\(0) => \^ros[10].count\(21)
    );
\counter_TFFs[22].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_504
     port map (
      Q_reg_0(0) => \^ros[10].count\(21),
      Q_reg_1 => Q_reg_0,
      \ROs[10].count\(0) => \^ros[10].count\(22)
    );
\counter_TFFs[23].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_505
     port map (
      Q_reg_0(0) => \^ros[10].count\(22),
      Q_reg_1 => Q_reg_0,
      \ROs[10].count\(0) => \^ros[10].count\(23)
    );
\counter_TFFs[24].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_506
     port map (
      Q_reg_0(0) => \^ros[10].count\(23),
      Q_reg_1 => Q_reg_0,
      \ROs[10].count\(0) => \^ros[10].count\(24)
    );
\counter_TFFs[25].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_507
     port map (
      Q_reg_0(0) => \^ros[10].count\(24),
      Q_reg_1 => Q_reg_0,
      \ROs[10].count\(0) => \^ros[10].count\(25)
    );
\counter_TFFs[26].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_508
     port map (
      Q_reg_0(0) => \^ros[10].count\(25),
      Q_reg_1 => Q_reg_0,
      \ROs[10].count\(0) => \^ros[10].count\(26)
    );
\counter_TFFs[27].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_509
     port map (
      Q_reg_0(0) => \^ros[10].count\(26),
      Q_reg_1 => Q_reg_0,
      \ROs[10].count\(0) => \^ros[10].count\(27)
    );
\counter_TFFs[28].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_510
     port map (
      Q_reg_0(0) => \^ros[10].count\(27),
      Q_reg_1 => Q_reg_0,
      \ROs[10].count\(0) => \^ros[10].count\(28)
    );
\counter_TFFs[29].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_511
     port map (
      Q_reg_0(0) => \^ros[10].count\(28),
      Q_reg_1 => Q_reg_0,
      \ROs[10].count\(0) => \^ros[10].count\(29)
    );
\counter_TFFs[2].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_512
     port map (
      Q_reg_0(0) => \^ros[10].count\(1),
      Q_reg_1 => Q_reg_0,
      \ROs[10].count\(0) => \^ros[10].count\(2)
    );
\counter_TFFs[30].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_513
     port map (
      Q_reg_0(0) => \^ros[10].count\(29),
      Q_reg_1 => Q_reg_0,
      \ROs[10].count\(0) => \^ros[10].count\(30)
    );
\counter_TFFs[31].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_514
     port map (
      Q_reg_0(0) => \^ros[10].count\(30),
      Q_reg_1 => Q_reg_0,
      \ROs[10].count\(0) => \^ros[10].count\(31)
    );
\counter_TFFs[3].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_515
     port map (
      Q_reg_0(0) => \^ros[10].count\(2),
      Q_reg_1 => Q_reg_0,
      \ROs[10].count\(0) => \^ros[10].count\(3)
    );
\counter_TFFs[4].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_516
     port map (
      Q_reg_0(0) => \^ros[10].count\(3),
      Q_reg_1 => Q_reg_0,
      \ROs[10].count\(0) => \^ros[10].count\(4)
    );
\counter_TFFs[5].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_517
     port map (
      Q_reg_0(0) => \^ros[10].count\(4),
      Q_reg_1 => Q_reg_0,
      \ROs[10].count\(0) => \^ros[10].count\(5)
    );
\counter_TFFs[6].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_518
     port map (
      Q_reg_0(0) => \^ros[10].count\(5),
      Q_reg_1 => Q_reg_0,
      \ROs[10].count\(0) => \^ros[10].count\(6)
    );
\counter_TFFs[7].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_519
     port map (
      Q_reg_0(0) => \^ros[10].count\(6),
      Q_reg_1 => Q_reg_0,
      \ROs[10].count\(0) => \^ros[10].count\(7)
    );
\counter_TFFs[8].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_520
     port map (
      Q_reg_0(0) => \^ros[10].count\(7),
      Q_reg_1 => Q_reg_0,
      \ROs[10].count\(0) => \^ros[10].count\(8)
    );
\counter_TFFs[9].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_521
     port map (
      Q_reg_0(0) => \^ros[10].count\(8),
      Q_reg_1 => Q_reg_0,
      \ROs[10].count\(0) => \^ros[10].count\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_counter_523 is
  port (
    \ROs[0].count\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    Q_reg : in STD_LOGIC;
    Q_reg_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_counter_523 : entity is "TFF_counter";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_counter_523;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_counter_523 is
  signal \^ros[0].count\ : STD_LOGIC_VECTOR ( 31 downto 0 );
begin
  \ROs[0].count\(31 downto 0) <= \^ros[0].count\(31 downto 0);
\counter_TFFs[0].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_524
     port map (
      Q_reg_0 => Q_reg,
      Q_reg_1 => Q_reg_0,
      \ROs[0].count\(0) => \^ros[0].count\(0)
    );
\counter_TFFs[10].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_525
     port map (
      Q_reg_0(0) => \^ros[0].count\(9),
      Q_reg_1 => Q_reg_0,
      \ROs[0].count\(0) => \^ros[0].count\(10)
    );
\counter_TFFs[11].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_526
     port map (
      Q_reg_0(0) => \^ros[0].count\(10),
      Q_reg_1 => Q_reg_0,
      \ROs[0].count\(0) => \^ros[0].count\(11)
    );
\counter_TFFs[12].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_527
     port map (
      Q_reg_0(0) => \^ros[0].count\(11),
      Q_reg_1 => Q_reg_0,
      \ROs[0].count\(0) => \^ros[0].count\(12)
    );
\counter_TFFs[13].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_528
     port map (
      Q_reg_0(0) => \^ros[0].count\(12),
      Q_reg_1 => Q_reg_0,
      \ROs[0].count\(0) => \^ros[0].count\(13)
    );
\counter_TFFs[14].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_529
     port map (
      Q_reg_0(0) => \^ros[0].count\(13),
      Q_reg_1 => Q_reg_0,
      \ROs[0].count\(0) => \^ros[0].count\(14)
    );
\counter_TFFs[15].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_530
     port map (
      Q_reg_0(0) => \^ros[0].count\(14),
      Q_reg_1 => Q_reg_0,
      \ROs[0].count\(0) => \^ros[0].count\(15)
    );
\counter_TFFs[16].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_531
     port map (
      Q_reg_0(0) => \^ros[0].count\(15),
      Q_reg_1 => Q_reg_0,
      \ROs[0].count\(0) => \^ros[0].count\(16)
    );
\counter_TFFs[17].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_532
     port map (
      Q_reg_0(0) => \^ros[0].count\(16),
      Q_reg_1 => Q_reg_0,
      \ROs[0].count\(0) => \^ros[0].count\(17)
    );
\counter_TFFs[18].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_533
     port map (
      Q_reg_0(0) => \^ros[0].count\(17),
      Q_reg_1 => Q_reg_0,
      \ROs[0].count\(0) => \^ros[0].count\(18)
    );
\counter_TFFs[19].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_534
     port map (
      Q_reg_0(0) => \^ros[0].count\(18),
      Q_reg_1 => Q_reg_0,
      \ROs[0].count\(0) => \^ros[0].count\(19)
    );
\counter_TFFs[1].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_535
     port map (
      Q_reg_0(0) => \^ros[0].count\(0),
      Q_reg_1 => Q_reg_0,
      \ROs[0].count\(0) => \^ros[0].count\(1)
    );
\counter_TFFs[20].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_536
     port map (
      Q_reg_0(0) => \^ros[0].count\(19),
      Q_reg_1 => Q_reg_0,
      \ROs[0].count\(0) => \^ros[0].count\(20)
    );
\counter_TFFs[21].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_537
     port map (
      Q_reg_0(0) => \^ros[0].count\(20),
      Q_reg_1 => Q_reg_0,
      \ROs[0].count\(0) => \^ros[0].count\(21)
    );
\counter_TFFs[22].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_538
     port map (
      Q_reg_0(0) => \^ros[0].count\(21),
      Q_reg_1 => Q_reg_0,
      \ROs[0].count\(0) => \^ros[0].count\(22)
    );
\counter_TFFs[23].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_539
     port map (
      Q_reg_0(0) => \^ros[0].count\(22),
      Q_reg_1 => Q_reg_0,
      \ROs[0].count\(0) => \^ros[0].count\(23)
    );
\counter_TFFs[24].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_540
     port map (
      Q_reg_0(0) => \^ros[0].count\(23),
      Q_reg_1 => Q_reg_0,
      \ROs[0].count\(0) => \^ros[0].count\(24)
    );
\counter_TFFs[25].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_541
     port map (
      Q_reg_0(0) => \^ros[0].count\(24),
      Q_reg_1 => Q_reg_0,
      \ROs[0].count\(0) => \^ros[0].count\(25)
    );
\counter_TFFs[26].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_542
     port map (
      Q_reg_0(0) => \^ros[0].count\(25),
      Q_reg_1 => Q_reg_0,
      \ROs[0].count\(0) => \^ros[0].count\(26)
    );
\counter_TFFs[27].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_543
     port map (
      Q_reg_0(0) => \^ros[0].count\(26),
      Q_reg_1 => Q_reg_0,
      \ROs[0].count\(0) => \^ros[0].count\(27)
    );
\counter_TFFs[28].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_544
     port map (
      Q_reg_0(0) => \^ros[0].count\(27),
      Q_reg_1 => Q_reg_0,
      \ROs[0].count\(0) => \^ros[0].count\(28)
    );
\counter_TFFs[29].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_545
     port map (
      Q_reg_0(0) => \^ros[0].count\(28),
      Q_reg_1 => Q_reg_0,
      \ROs[0].count\(0) => \^ros[0].count\(29)
    );
\counter_TFFs[2].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_546
     port map (
      Q_reg_0(0) => \^ros[0].count\(1),
      Q_reg_1 => Q_reg_0,
      \ROs[0].count\(0) => \^ros[0].count\(2)
    );
\counter_TFFs[30].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_547
     port map (
      Q_reg_0(0) => \^ros[0].count\(29),
      Q_reg_1 => Q_reg_0,
      \ROs[0].count\(0) => \^ros[0].count\(30)
    );
\counter_TFFs[31].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_548
     port map (
      Q_reg_0(0) => \^ros[0].count\(30),
      Q_reg_1 => Q_reg_0,
      \ROs[0].count\(0) => \^ros[0].count\(31)
    );
\counter_TFFs[3].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_549
     port map (
      Q_reg_0(0) => \^ros[0].count\(2),
      Q_reg_1 => Q_reg_0,
      \ROs[0].count\(0) => \^ros[0].count\(3)
    );
\counter_TFFs[4].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_550
     port map (
      Q_reg_0(0) => \^ros[0].count\(3),
      Q_reg_1 => Q_reg_0,
      \ROs[0].count\(0) => \^ros[0].count\(4)
    );
\counter_TFFs[5].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_551
     port map (
      Q_reg_0(0) => \^ros[0].count\(4),
      Q_reg_1 => Q_reg_0,
      \ROs[0].count\(0) => \^ros[0].count\(5)
    );
\counter_TFFs[6].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_552
     port map (
      Q_reg_0(0) => \^ros[0].count\(5),
      Q_reg_1 => Q_reg_0,
      \ROs[0].count\(0) => \^ros[0].count\(6)
    );
\counter_TFFs[7].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_553
     port map (
      Q_reg_0(0) => \^ros[0].count\(6),
      Q_reg_1 => Q_reg_0,
      \ROs[0].count\(0) => \^ros[0].count\(7)
    );
\counter_TFFs[8].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_554
     port map (
      Q_reg_0(0) => \^ros[0].count\(7),
      Q_reg_1 => Q_reg_0,
      \ROs[0].count\(0) => \^ros[0].count\(8)
    );
\counter_TFFs[9].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_555
     port map (
      Q_reg_0(0) => \^ros[0].count\(8),
      Q_reg_1 => Q_reg_0,
      \ROs[0].count\(0) => \^ros[0].count\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_counter_81 is
  port (
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg : out STD_LOGIC_VECTOR ( 3 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q_reg_0 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    Q_reg_1 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q_reg_2 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q_reg_3 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q_reg_4 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q_reg_5 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q_reg_6 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q_reg_7 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q_reg_8 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q_reg_9 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q_reg_10 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q_reg_11 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q_reg_12 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q_reg_13 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q_reg_14 : in STD_LOGIC;
    Q_reg_15 : in STD_LOGIC;
    \ROs[5].count\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \ROs[6].count\ : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_counter_81 : entity is "TFF_counter";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_counter_81;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_counter_81 is
  signal \^di\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^q_reg_0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^q_reg_10\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^q_reg_12\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^q_reg_2\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^q_reg_4\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^q_reg_6\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^q_reg_8\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \ROs[7].count\ : STD_LOGIC_VECTOR ( 31 downto 0 );
begin
  DI(3 downto 0) <= \^di\(3 downto 0);
  Q_reg_0(2 downto 0) <= \^q_reg_0\(2 downto 0);
  Q_reg_10(3 downto 0) <= \^q_reg_10\(3 downto 0);
  Q_reg_12(3 downto 0) <= \^q_reg_12\(3 downto 0);
  Q_reg_2(3 downto 0) <= \^q_reg_2\(3 downto 0);
  Q_reg_4(3 downto 0) <= \^q_reg_4\(3 downto 0);
  Q_reg_6(3 downto 0) <= \^q_reg_6\(3 downto 0);
  Q_reg_8(3 downto 0) <= \^q_reg_8\(3 downto 0);
\counter_TFFs[0].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_82
     port map (
      Q_reg_0(0) => \^q_reg_0\(0),
      Q_reg_1(0) => Q_reg_1(0),
      Q_reg_2 => Q_reg_14,
      Q_reg_3 => Q_reg_15,
      \ROs[5].count\(0) => \ROs[5].count\(0),
      \ROs[6].count\(0) => \ROs[6].count\(0),
      \ROs[7].count\(0) => \ROs[7].count\(0)
    );
\counter_TFFs[10].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_83
     port map (
      \L4_sum0__196_carry__1\(0) => \^q_reg_4\(2),
      Q_reg_0(0) => \^q_reg_4\(3),
      Q_reg_1(0) => Q_reg_5(2),
      Q_reg_2(0) => \ROs[7].count\(9),
      Q_reg_3 => Q_reg_15,
      \ROs[5].count\(0) => \ROs[5].count\(10),
      \ROs[6].count\(0) => \ROs[6].count\(10),
      \ROs[7].count\(0) => \ROs[7].count\(10)
    );
\counter_TFFs[11].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_84
     port map (
      \L4_sum0__196_carry__1\(0) => \^q_reg_4\(3),
      Q_reg_0(0) => \^q_reg_6\(0),
      Q_reg_1(0) => Q_reg_5(3),
      Q_reg_2(0) => \ROs[7].count\(10),
      Q_reg_3 => Q_reg_15,
      \ROs[5].count\(0) => \ROs[5].count\(11),
      \ROs[6].count\(0) => \ROs[6].count\(11),
      \ROs[7].count\(0) => \ROs[7].count\(11)
    );
\counter_TFFs[12].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_85
     port map (
      \L4_sum0__196_carry__2\(0) => \^q_reg_6\(0),
      Q_reg_0(0) => \^q_reg_6\(1),
      Q_reg_1(0) => Q_reg_7(0),
      Q_reg_2(0) => \ROs[7].count\(11),
      Q_reg_3 => Q_reg_15,
      \ROs[5].count\(0) => \ROs[5].count\(12),
      \ROs[6].count\(0) => \ROs[6].count\(12),
      \ROs[7].count\(0) => \ROs[7].count\(12)
    );
\counter_TFFs[13].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_86
     port map (
      \L4_sum0__196_carry__2\(0) => \^q_reg_6\(1),
      Q_reg_0(0) => \^q_reg_6\(2),
      Q_reg_1(0) => Q_reg_7(1),
      Q_reg_2(0) => \ROs[7].count\(12),
      Q_reg_3 => Q_reg_15,
      \ROs[5].count\(0) => \ROs[5].count\(13),
      \ROs[6].count\(0) => \ROs[6].count\(13),
      \ROs[7].count\(0) => \ROs[7].count\(13)
    );
\counter_TFFs[14].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_87
     port map (
      \L4_sum0__196_carry__2\(0) => \^q_reg_6\(2),
      Q_reg_0(0) => \^q_reg_6\(3),
      Q_reg_1(0) => Q_reg_7(2),
      Q_reg_2(0) => \ROs[7].count\(13),
      Q_reg_3 => Q_reg_15,
      \ROs[5].count\(0) => \ROs[5].count\(14),
      \ROs[6].count\(0) => \ROs[6].count\(14),
      \ROs[7].count\(0) => \ROs[7].count\(14)
    );
\counter_TFFs[15].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_88
     port map (
      \L4_sum0__196_carry__2\(0) => \^q_reg_6\(3),
      Q_reg_0(0) => \^q_reg_8\(0),
      Q_reg_1(0) => Q_reg_7(3),
      Q_reg_2(0) => \ROs[7].count\(14),
      Q_reg_3 => Q_reg_15,
      \ROs[5].count\(0) => \ROs[5].count\(15),
      \ROs[6].count\(0) => \ROs[6].count\(15),
      \ROs[7].count\(0) => \ROs[7].count\(15)
    );
\counter_TFFs[16].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_89
     port map (
      \L4_sum0__196_carry__3\(0) => \^q_reg_8\(0),
      Q_reg_0(0) => \^q_reg_8\(1),
      Q_reg_1(0) => Q_reg_9(0),
      Q_reg_2(0) => \ROs[7].count\(15),
      Q_reg_3 => Q_reg_15,
      \ROs[5].count\(0) => \ROs[5].count\(16),
      \ROs[6].count\(0) => \ROs[6].count\(16),
      \ROs[7].count\(0) => \ROs[7].count\(16)
    );
\counter_TFFs[17].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_90
     port map (
      \L4_sum0__196_carry__3\(0) => \^q_reg_8\(1),
      Q_reg_0(0) => \^q_reg_8\(2),
      Q_reg_1(0) => Q_reg_9(1),
      Q_reg_2(0) => \ROs[7].count\(16),
      Q_reg_3 => Q_reg_15,
      \ROs[5].count\(0) => \ROs[5].count\(17),
      \ROs[6].count\(0) => \ROs[6].count\(17),
      \ROs[7].count\(0) => \ROs[7].count\(17)
    );
\counter_TFFs[18].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_91
     port map (
      \L4_sum0__196_carry__3\(0) => \^q_reg_8\(2),
      Q_reg_0(0) => \^q_reg_8\(3),
      Q_reg_1(0) => Q_reg_9(2),
      Q_reg_2(0) => \ROs[7].count\(17),
      Q_reg_3 => Q_reg_15,
      \ROs[5].count\(0) => \ROs[5].count\(18),
      \ROs[6].count\(0) => \ROs[6].count\(18),
      \ROs[7].count\(0) => \ROs[7].count\(18)
    );
\counter_TFFs[19].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_92
     port map (
      \L4_sum0__196_carry__3\(0) => \^q_reg_8\(3),
      Q_reg_0(0) => \^q_reg_10\(0),
      Q_reg_1(0) => Q_reg_9(3),
      Q_reg_2(0) => \ROs[7].count\(18),
      Q_reg_3 => Q_reg_15,
      \ROs[5].count\(0) => \ROs[5].count\(19),
      \ROs[6].count\(0) => \ROs[6].count\(19),
      \ROs[7].count\(0) => \ROs[7].count\(19)
    );
\counter_TFFs[1].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_93
     port map (
      \L4_sum0__196_carry\(0) => \^q_reg_0\(0),
      Q_reg_0(0) => \^q_reg_0\(1),
      Q_reg_1(0) => Q_reg_1(1),
      Q_reg_2(0) => \ROs[7].count\(0),
      Q_reg_3 => Q_reg_15,
      \ROs[5].count\(0) => \ROs[5].count\(1),
      \ROs[6].count\(0) => \ROs[6].count\(1),
      \ROs[7].count\(0) => \ROs[7].count\(1)
    );
\counter_TFFs[20].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_94
     port map (
      \L4_sum0__196_carry__4\(0) => \^q_reg_10\(0),
      Q_reg_0(0) => \^q_reg_10\(1),
      Q_reg_1(0) => Q_reg_11(0),
      Q_reg_2(0) => \ROs[7].count\(19),
      Q_reg_3 => Q_reg_15,
      \ROs[5].count\(0) => \ROs[5].count\(20),
      \ROs[6].count\(0) => \ROs[6].count\(20),
      \ROs[7].count\(0) => \ROs[7].count\(20)
    );
\counter_TFFs[21].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_95
     port map (
      \L4_sum0__196_carry__4\(0) => \^q_reg_10\(1),
      Q_reg_0(0) => \^q_reg_10\(2),
      Q_reg_1(0) => Q_reg_11(1),
      Q_reg_2(0) => \ROs[7].count\(20),
      Q_reg_3 => Q_reg_15,
      \ROs[5].count\(0) => \ROs[5].count\(21),
      \ROs[6].count\(0) => \ROs[6].count\(21),
      \ROs[7].count\(0) => \ROs[7].count\(21)
    );
\counter_TFFs[22].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_96
     port map (
      \L4_sum0__196_carry__4\(0) => \^q_reg_10\(2),
      Q_reg_0(0) => \^q_reg_10\(3),
      Q_reg_1(0) => Q_reg_11(2),
      Q_reg_2(0) => \ROs[7].count\(21),
      Q_reg_3 => Q_reg_15,
      \ROs[5].count\(0) => \ROs[5].count\(22),
      \ROs[6].count\(0) => \ROs[6].count\(22),
      \ROs[7].count\(0) => \ROs[7].count\(22)
    );
\counter_TFFs[23].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_97
     port map (
      \L4_sum0__196_carry__4\(0) => \^q_reg_10\(3),
      Q_reg_0(0) => \^q_reg_12\(0),
      Q_reg_1(0) => Q_reg_11(3),
      Q_reg_2(0) => \ROs[7].count\(22),
      Q_reg_3 => Q_reg_15,
      \ROs[5].count\(0) => \ROs[5].count\(23),
      \ROs[6].count\(0) => \ROs[6].count\(23),
      \ROs[7].count\(0) => \ROs[7].count\(23)
    );
\counter_TFFs[24].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_98
     port map (
      \L4_sum0__196_carry__5\(0) => \^q_reg_12\(0),
      Q_reg_0(0) => \^q_reg_12\(1),
      Q_reg_1(0) => Q_reg_13(0),
      Q_reg_2(0) => \ROs[7].count\(23),
      Q_reg_3 => Q_reg_15,
      \ROs[5].count\(0) => \ROs[5].count\(24),
      \ROs[6].count\(0) => \ROs[6].count\(24),
      \ROs[7].count\(0) => \ROs[7].count\(24)
    );
\counter_TFFs[25].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_99
     port map (
      \L4_sum0__196_carry__5\(0) => \^q_reg_12\(1),
      Q_reg_0(0) => \^q_reg_12\(2),
      Q_reg_1(0) => Q_reg_13(1),
      Q_reg_2(0) => \ROs[7].count\(24),
      Q_reg_3 => Q_reg_15,
      \ROs[5].count\(0) => \ROs[5].count\(25),
      \ROs[6].count\(0) => \ROs[6].count\(25),
      \ROs[7].count\(0) => \ROs[7].count\(25)
    );
\counter_TFFs[26].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_100
     port map (
      \L4_sum0__196_carry__5\(0) => \^q_reg_12\(2),
      Q_reg_0(0) => \^q_reg_12\(3),
      Q_reg_1(0) => Q_reg_13(2),
      Q_reg_2(0) => \ROs[7].count\(25),
      Q_reg_3 => Q_reg_15,
      \ROs[5].count\(0) => \ROs[5].count\(26),
      \ROs[6].count\(0) => \ROs[6].count\(26),
      \ROs[7].count\(0) => \ROs[7].count\(26)
    );
\counter_TFFs[27].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_101
     port map (
      DI(0) => \^di\(0),
      \L4_sum0__196_carry__5\(0) => \^q_reg_12\(3),
      Q_reg_0(0) => Q_reg_13(3),
      Q_reg_1(0) => \ROs[7].count\(26),
      Q_reg_2 => Q_reg_15,
      \ROs[5].count\(0) => \ROs[5].count\(27),
      \ROs[6].count\(0) => \ROs[6].count\(27),
      \ROs[7].count\(0) => \ROs[7].count\(27)
    );
\counter_TFFs[28].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_102
     port map (
      DI(0) => \^di\(1),
      \L4_sum0__196_carry__6\(0) => \^di\(0),
      Q_reg_0(0) => Q_reg(0),
      Q_reg_1(0) => \ROs[7].count\(27),
      Q_reg_2 => Q_reg_15,
      \ROs[5].count\(0) => \ROs[5].count\(28),
      \ROs[6].count\(0) => \ROs[6].count\(28),
      \ROs[7].count\(0) => \ROs[7].count\(28)
    );
\counter_TFFs[29].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_103
     port map (
      DI(0) => \^di\(2),
      \L4_sum0__196_carry__6\(0) => \^di\(1),
      Q_reg_0(0) => Q_reg(1),
      Q_reg_1(0) => \ROs[7].count\(28),
      Q_reg_2 => Q_reg_15,
      \ROs[5].count\(0) => \ROs[5].count\(29),
      \ROs[6].count\(0) => \ROs[6].count\(29),
      \ROs[7].count\(0) => \ROs[7].count\(29)
    );
\counter_TFFs[2].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_104
     port map (
      \L4_sum0__196_carry\(0) => \^q_reg_0\(1),
      Q_reg_0(0) => \^q_reg_0\(2),
      Q_reg_1(0) => Q_reg_1(2),
      Q_reg_2(0) => \ROs[7].count\(1),
      Q_reg_3 => Q_reg_15,
      \ROs[5].count\(0) => \ROs[5].count\(2),
      \ROs[6].count\(0) => \ROs[6].count\(2),
      \ROs[7].count\(0) => \ROs[7].count\(2)
    );
\counter_TFFs[30].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_105
     port map (
      DI(0) => \^di\(3),
      \L4_sum0__196_carry__6\(1) => \ROs[7].count\(31),
      \L4_sum0__196_carry__6\(0) => \ROs[7].count\(29),
      \L4_sum0__196_carry__6_0\(0) => \^di\(2),
      Q_reg_0(1 downto 0) => Q_reg(3 downto 2),
      Q_reg_1 => Q_reg_15,
      \ROs[5].count\(1 downto 0) => \ROs[5].count\(31 downto 30),
      \ROs[6].count\(1 downto 0) => \ROs[6].count\(31 downto 30),
      \ROs[7].count\(0) => \ROs[7].count\(30)
    );
\counter_TFFs[31].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_106
     port map (
      Q_reg_0(0) => \ROs[7].count\(31),
      Q_reg_1 => Q_reg_15,
      \ROs[5].count\(0) => \ROs[5].count\(31),
      \ROs[6].count\(0) => \ROs[6].count\(31),
      \ROs[7].count\(0) => \ROs[7].count\(30),
      S(0) => S(0)
    );
\counter_TFFs[3].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_107
     port map (
      \L4_sum0__196_carry\(0) => \^q_reg_0\(2),
      Q_reg_0(0) => \^q_reg_2\(0),
      Q_reg_1(0) => Q_reg_1(3),
      Q_reg_2(0) => \ROs[7].count\(2),
      Q_reg_3 => Q_reg_15,
      \ROs[5].count\(0) => \ROs[5].count\(3),
      \ROs[6].count\(0) => \ROs[6].count\(3),
      \ROs[7].count\(0) => \ROs[7].count\(3)
    );
\counter_TFFs[4].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_108
     port map (
      \L4_sum0__196_carry__0\(0) => \^q_reg_2\(0),
      Q_reg_0(0) => \^q_reg_2\(1),
      Q_reg_1(0) => Q_reg_3(0),
      Q_reg_2(0) => \ROs[7].count\(3),
      Q_reg_3 => Q_reg_15,
      \ROs[5].count\(0) => \ROs[5].count\(4),
      \ROs[6].count\(0) => \ROs[6].count\(4),
      \ROs[7].count\(0) => \ROs[7].count\(4)
    );
\counter_TFFs[5].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_109
     port map (
      \L4_sum0__196_carry__0\(0) => \^q_reg_2\(1),
      Q_reg_0(0) => \^q_reg_2\(2),
      Q_reg_1(0) => Q_reg_3(1),
      Q_reg_2(0) => \ROs[7].count\(4),
      Q_reg_3 => Q_reg_15,
      \ROs[5].count\(0) => \ROs[5].count\(5),
      \ROs[6].count\(0) => \ROs[6].count\(5),
      \ROs[7].count\(0) => \ROs[7].count\(5)
    );
\counter_TFFs[6].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_110
     port map (
      \L4_sum0__196_carry__0\(0) => \^q_reg_2\(2),
      Q_reg_0(0) => \^q_reg_2\(3),
      Q_reg_1(0) => Q_reg_3(2),
      Q_reg_2(0) => \ROs[7].count\(5),
      Q_reg_3 => Q_reg_15,
      \ROs[5].count\(0) => \ROs[5].count\(6),
      \ROs[6].count\(0) => \ROs[6].count\(6),
      \ROs[7].count\(0) => \ROs[7].count\(6)
    );
\counter_TFFs[7].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_111
     port map (
      \L4_sum0__196_carry__0\(0) => \^q_reg_2\(3),
      Q_reg_0(0) => \^q_reg_4\(0),
      Q_reg_1(0) => Q_reg_3(3),
      Q_reg_2(0) => \ROs[7].count\(6),
      Q_reg_3 => Q_reg_15,
      \ROs[5].count\(0) => \ROs[5].count\(7),
      \ROs[6].count\(0) => \ROs[6].count\(7),
      \ROs[7].count\(0) => \ROs[7].count\(7)
    );
\counter_TFFs[8].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_112
     port map (
      \L4_sum0__196_carry__1\(0) => \^q_reg_4\(0),
      Q_reg_0(0) => \^q_reg_4\(1),
      Q_reg_1(0) => Q_reg_5(0),
      Q_reg_2(0) => \ROs[7].count\(7),
      Q_reg_3 => Q_reg_15,
      \ROs[5].count\(0) => \ROs[5].count\(8),
      \ROs[6].count\(0) => \ROs[6].count\(8),
      \ROs[7].count\(0) => \ROs[7].count\(8)
    );
\counter_TFFs[9].TFF_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_113
     port map (
      \L4_sum0__196_carry__1\(0) => \^q_reg_4\(1),
      Q_reg_0(0) => \ROs[7].count\(9),
      Q_reg_1(0) => \^q_reg_4\(2),
      Q_reg_2(0) => Q_reg_5(1),
      Q_reg_3 => Q_reg_15,
      \ROs[5].count\(0) => \ROs[5].count\(9),
      \ROs[6].count\(0) => \ROs[6].count\(9),
      \ROs[7].count\(0) => \ROs[7].count\(8)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_counter is
  port (
    \ROs[0].count\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    Q_reg : in STD_LOGIC;
    enable : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_counter;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_counter is
  signal osc_1_n_0 : STD_LOGIC;
begin
osc_1: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ring_osc_522
     port map (
      enable => enable,
      enable_0 => osc_1_n_0
    );
osc_1_counter: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_counter_523
     port map (
      Q_reg => osc_1_n_0,
      Q_reg_0 => Q_reg,
      \ROs[0].count\(31 downto 0) => \ROs[0].count\(31 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_counter_0 is
  port (
    \ROs[10].count\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    Q_reg : in STD_LOGIC;
    enable : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_counter_0 : entity is "RO_counter";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_counter_0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_counter_0 is
  signal osc_1_n_0 : STD_LOGIC;
begin
osc_1: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ring_osc_488
     port map (
      enable => enable,
      enable_0 => osc_1_n_0
    );
osc_1_counter: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_counter_489
     port map (
      Q_reg => osc_1_n_0,
      Q_reg_0 => Q_reg,
      \ROs[10].count\(31 downto 0) => \ROs[10].count\(31 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_counter_1 is
  port (
    \ROs[11].count\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    Q_reg : in STD_LOGIC;
    enable : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_counter_1 : entity is "RO_counter";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_counter_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_counter_1 is
  signal osc_1_n_0 : STD_LOGIC;
begin
osc_1: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ring_osc_454
     port map (
      enable => enable,
      enable_0 => osc_1_n_0
    );
osc_1_counter: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_counter_455
     port map (
      Q_reg => osc_1_n_0,
      Q_reg_0 => Q_reg,
      \ROs[11].count\(31 downto 0) => \ROs[11].count\(31 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_counter_10 is
  port (
    \ROs[5].count\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    Q_reg : in STD_LOGIC;
    enable : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_counter_10 : entity is "RO_counter";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_counter_10;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_counter_10 is
  signal osc_1_n_0 : STD_LOGIC;
begin
osc_1: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ring_osc_148
     port map (
      enable => enable,
      enable_0 => osc_1_n_0
    );
osc_1_counter: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_counter_149
     port map (
      Q_reg => osc_1_n_0,
      Q_reg_0 => Q_reg,
      \ROs[5].count\(31 downto 0) => \ROs[5].count\(31 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_counter_11 is
  port (
    \ROs[6].count\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    Q_reg : in STD_LOGIC;
    enable : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_counter_11 : entity is "RO_counter";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_counter_11;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_counter_11 is
  signal osc_1_n_0 : STD_LOGIC;
begin
osc_1: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ring_osc_114
     port map (
      enable => enable,
      enable_0 => osc_1_n_0
    );
osc_1_counter: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_counter_115
     port map (
      Q_reg => osc_1_n_0,
      Q_reg_0 => Q_reg,
      \ROs[6].count\(31 downto 0) => \ROs[6].count\(31 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_counter_12 is
  port (
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg : out STD_LOGIC_VECTOR ( 3 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q_reg_0 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    Q_reg_1 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q_reg_2 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q_reg_3 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q_reg_4 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q_reg_5 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q_reg_6 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q_reg_7 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q_reg_8 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q_reg_9 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q_reg_10 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q_reg_11 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q_reg_12 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q_reg_13 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q_reg_14 : in STD_LOGIC;
    \ROs[5].count\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \ROs[6].count\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    enable : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_counter_12 : entity is "RO_counter";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_counter_12;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_counter_12 is
  signal osc_1_n_0 : STD_LOGIC;
begin
osc_1: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ring_osc_80
     port map (
      enable => enable,
      enable_0 => osc_1_n_0
    );
osc_1_counter: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_counter_81
     port map (
      DI(3 downto 0) => DI(3 downto 0),
      Q_reg(3 downto 0) => Q_reg(3 downto 0),
      Q_reg_0(2 downto 0) => Q_reg_0(2 downto 0),
      Q_reg_1(3 downto 0) => Q_reg_1(3 downto 0),
      Q_reg_10(3 downto 0) => Q_reg_10(3 downto 0),
      Q_reg_11(3 downto 0) => Q_reg_11(3 downto 0),
      Q_reg_12(3 downto 0) => Q_reg_12(3 downto 0),
      Q_reg_13(3 downto 0) => Q_reg_13(3 downto 0),
      Q_reg_14 => osc_1_n_0,
      Q_reg_15 => Q_reg_14,
      Q_reg_2(3 downto 0) => Q_reg_2(3 downto 0),
      Q_reg_3(3 downto 0) => Q_reg_3(3 downto 0),
      Q_reg_4(3 downto 0) => Q_reg_4(3 downto 0),
      Q_reg_5(3 downto 0) => Q_reg_5(3 downto 0),
      Q_reg_6(3 downto 0) => Q_reg_6(3 downto 0),
      Q_reg_7(3 downto 0) => Q_reg_7(3 downto 0),
      Q_reg_8(3 downto 0) => Q_reg_8(3 downto 0),
      Q_reg_9(3 downto 0) => Q_reg_9(3 downto 0),
      \ROs[5].count\(31 downto 0) => \ROs[5].count\(31 downto 0),
      \ROs[6].count\(31 downto 0) => \ROs[6].count\(31 downto 0),
      S(0) => S(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_counter_13 is
  port (
    \ROs[8].count\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    Q_reg : in STD_LOGIC;
    enable : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_counter_13 : entity is "RO_counter";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_counter_13;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_counter_13 is
  signal osc_1_n_0 : STD_LOGIC;
begin
osc_1: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ring_osc_46
     port map (
      enable => enable,
      enable_0 => osc_1_n_0
    );
osc_1_counter: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_counter_47
     port map (
      Q_reg => osc_1_n_0,
      Q_reg_0 => Q_reg,
      \ROs[8].count\(31 downto 0) => \ROs[8].count\(31 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_counter_14 is
  port (
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg : out STD_LOGIC_VECTOR ( 3 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q_reg_0 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    Q_reg_1 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q_reg_2 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q_reg_3 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q_reg_4 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q_reg_5 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q_reg_6 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q_reg_7 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q_reg_8 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q_reg_9 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q_reg_10 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q_reg_11 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q_reg_12 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q_reg_13 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q_reg_14 : in STD_LOGIC;
    \ROs[10].count\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \ROs[12].count\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    enable : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_counter_14 : entity is "RO_counter";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_counter_14;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_counter_14 is
  signal osc_1_n_0 : STD_LOGIC;
begin
osc_1: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ring_osc
     port map (
      enable => enable,
      enable_0 => osc_1_n_0
    );
osc_1_counter: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_counter
     port map (
      DI(3 downto 0) => DI(3 downto 0),
      Q_reg(3 downto 0) => Q_reg(3 downto 0),
      Q_reg_0(2 downto 0) => Q_reg_0(2 downto 0),
      Q_reg_1(3 downto 0) => Q_reg_1(3 downto 0),
      Q_reg_10(3 downto 0) => Q_reg_10(3 downto 0),
      Q_reg_11(3 downto 0) => Q_reg_11(3 downto 0),
      Q_reg_12(3 downto 0) => Q_reg_12(3 downto 0),
      Q_reg_13(3 downto 0) => Q_reg_13(3 downto 0),
      Q_reg_14 => osc_1_n_0,
      Q_reg_15 => Q_reg_14,
      Q_reg_2(3 downto 0) => Q_reg_2(3 downto 0),
      Q_reg_3(3 downto 0) => Q_reg_3(3 downto 0),
      Q_reg_4(3 downto 0) => Q_reg_4(3 downto 0),
      Q_reg_5(3 downto 0) => Q_reg_5(3 downto 0),
      Q_reg_6(3 downto 0) => Q_reg_6(3 downto 0),
      Q_reg_7(3 downto 0) => Q_reg_7(3 downto 0),
      Q_reg_8(3 downto 0) => Q_reg_8(3 downto 0),
      Q_reg_9(3 downto 0) => Q_reg_9(3 downto 0),
      \ROs[10].count\(31 downto 0) => \ROs[10].count\(31 downto 0),
      \ROs[12].count\(31 downto 0) => \ROs[12].count\(31 downto 0),
      S(0) => S(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_counter_2 is
  port (
    \ROs[12].count\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    Q_reg : in STD_LOGIC;
    enable : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_counter_2 : entity is "RO_counter";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_counter_2;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_counter_2 is
  signal osc_1_n_0 : STD_LOGIC;
begin
osc_1: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ring_osc_420
     port map (
      enable => enable,
      enable_0 => osc_1_n_0
    );
osc_1_counter: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_counter_421
     port map (
      Q_reg => osc_1_n_0,
      Q_reg_0 => Q_reg,
      \ROs[12].count\(31 downto 0) => \ROs[12].count\(31 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_counter_3 is
  port (
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg : out STD_LOGIC_VECTOR ( 3 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q_reg_0 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    Q_reg_1 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q_reg_2 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q_reg_3 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q_reg_4 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q_reg_5 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q_reg_6 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q_reg_7 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q_reg_8 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q_reg_9 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q_reg_10 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q_reg_11 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q_reg_12 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q_reg_13 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q_reg_14 : in STD_LOGIC;
    \ROs[14].count\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \ROs[11].count\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    enable : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_counter_3 : entity is "RO_counter";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_counter_3;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_counter_3 is
  signal osc_1_n_0 : STD_LOGIC;
begin
osc_1: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ring_osc_386
     port map (
      enable => enable,
      enable_0 => osc_1_n_0
    );
osc_1_counter: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_counter_387
     port map (
      DI(3 downto 0) => DI(3 downto 0),
      Q_reg(3 downto 0) => Q_reg(3 downto 0),
      Q_reg_0(2 downto 0) => Q_reg_0(2 downto 0),
      Q_reg_1(3 downto 0) => Q_reg_1(3 downto 0),
      Q_reg_10(3 downto 0) => Q_reg_10(3 downto 0),
      Q_reg_11(3 downto 0) => Q_reg_11(3 downto 0),
      Q_reg_12(3 downto 0) => Q_reg_12(3 downto 0),
      Q_reg_13(3 downto 0) => Q_reg_13(3 downto 0),
      Q_reg_14 => osc_1_n_0,
      Q_reg_15 => Q_reg_14,
      Q_reg_2(3 downto 0) => Q_reg_2(3 downto 0),
      Q_reg_3(3 downto 0) => Q_reg_3(3 downto 0),
      Q_reg_4(3 downto 0) => Q_reg_4(3 downto 0),
      Q_reg_5(3 downto 0) => Q_reg_5(3 downto 0),
      Q_reg_6(3 downto 0) => Q_reg_6(3 downto 0),
      Q_reg_7(3 downto 0) => Q_reg_7(3 downto 0),
      Q_reg_8(3 downto 0) => Q_reg_8(3 downto 0),
      Q_reg_9(3 downto 0) => Q_reg_9(3 downto 0),
      \ROs[11].count\(31 downto 0) => \ROs[11].count\(31 downto 0),
      \ROs[14].count\(31 downto 0) => \ROs[14].count\(31 downto 0),
      S(0) => S(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_counter_4 is
  port (
    \ROs[14].count\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    Q_reg : in STD_LOGIC;
    enable : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_counter_4 : entity is "RO_counter";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_counter_4;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_counter_4 is
  signal osc_1_n_0 : STD_LOGIC;
begin
osc_1: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ring_osc_352
     port map (
      enable => enable,
      enable_0 => osc_1_n_0
    );
osc_1_counter: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_counter_353
     port map (
      Q_reg => osc_1_n_0,
      Q_reg_0 => Q_reg,
      \ROs[14].count\(31 downto 0) => \ROs[14].count\(31 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_counter_5 is
  port (
    \ROs[15].count\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    reset_0 : out STD_LOGIC;
    enable : in STD_LOGIC;
    reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_counter_5 : entity is "RO_counter";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_counter_5;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_counter_5 is
  signal osc_1_n_0 : STD_LOGIC;
begin
osc_1: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ring_osc_318
     port map (
      enable => enable,
      enable_0 => osc_1_n_0
    );
osc_1_counter: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_counter_319
     port map (
      Q_reg => osc_1_n_0,
      \ROs[15].count\(31 downto 0) => \ROs[15].count\(31 downto 0),
      enable => enable,
      reset => reset,
      reset_0 => reset_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_counter_6 is
  port (
    \ROs[1].count\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    Q_reg : in STD_LOGIC;
    enable : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_counter_6 : entity is "RO_counter";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_counter_6;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_counter_6 is
  signal osc_1_n_0 : STD_LOGIC;
begin
osc_1: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ring_osc_284
     port map (
      enable => enable,
      enable_0 => osc_1_n_0
    );
osc_1_counter: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_counter_285
     port map (
      Q_reg => osc_1_n_0,
      Q_reg_0 => Q_reg,
      \ROs[1].count\(31 downto 0) => \ROs[1].count\(31 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_counter_7 is
  port (
    \ROs[2].count\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    Q_reg : in STD_LOGIC;
    enable : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_counter_7 : entity is "RO_counter";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_counter_7;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_counter_7 is
  signal osc_1_n_0 : STD_LOGIC;
begin
osc_1: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ring_osc_250
     port map (
      enable => enable,
      enable_0 => osc_1_n_0
    );
osc_1_counter: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_counter_251
     port map (
      Q_reg => osc_1_n_0,
      Q_reg_0 => Q_reg,
      \ROs[2].count\(31 downto 0) => \ROs[2].count\(31 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_counter_8 is
  port (
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg : out STD_LOGIC_VECTOR ( 3 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q_reg_0 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    Q_reg_1 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q_reg_2 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q_reg_3 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q_reg_4 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q_reg_5 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q_reg_6 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q_reg_7 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q_reg_8 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q_reg_9 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q_reg_10 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q_reg_11 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q_reg_12 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q_reg_13 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q_reg_14 : in STD_LOGIC;
    \ROs[1].count\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \ROs[2].count\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    enable : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_counter_8 : entity is "RO_counter";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_counter_8;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_counter_8 is
  signal osc_1_n_0 : STD_LOGIC;
begin
osc_1: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ring_osc_216
     port map (
      enable => enable,
      enable_0 => osc_1_n_0
    );
osc_1_counter: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_counter_217
     port map (
      DI(3 downto 0) => DI(3 downto 0),
      Q_reg(3 downto 0) => Q_reg(3 downto 0),
      Q_reg_0(2 downto 0) => Q_reg_0(2 downto 0),
      Q_reg_1(3 downto 0) => Q_reg_1(3 downto 0),
      Q_reg_10(3 downto 0) => Q_reg_10(3 downto 0),
      Q_reg_11(3 downto 0) => Q_reg_11(3 downto 0),
      Q_reg_12(3 downto 0) => Q_reg_12(3 downto 0),
      Q_reg_13(3 downto 0) => Q_reg_13(3 downto 0),
      Q_reg_14 => osc_1_n_0,
      Q_reg_15 => Q_reg_14,
      Q_reg_2(3 downto 0) => Q_reg_2(3 downto 0),
      Q_reg_3(3 downto 0) => Q_reg_3(3 downto 0),
      Q_reg_4(3 downto 0) => Q_reg_4(3 downto 0),
      Q_reg_5(3 downto 0) => Q_reg_5(3 downto 0),
      Q_reg_6(3 downto 0) => Q_reg_6(3 downto 0),
      Q_reg_7(3 downto 0) => Q_reg_7(3 downto 0),
      Q_reg_8(3 downto 0) => Q_reg_8(3 downto 0),
      Q_reg_9(3 downto 0) => Q_reg_9(3 downto 0),
      \ROs[1].count\(31 downto 0) => \ROs[1].count\(31 downto 0),
      \ROs[2].count\(31 downto 0) => \ROs[2].count\(31 downto 0),
      S(0) => S(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_counter_9 is
  port (
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg : out STD_LOGIC_VECTOR ( 3 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q_reg_0 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    Q_reg_1 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q_reg_2 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q_reg_3 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q_reg_4 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q_reg_5 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q_reg_6 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q_reg_7 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q_reg_8 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q_reg_9 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q_reg_10 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q_reg_11 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q_reg_12 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q_reg_13 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q_reg_14 : in STD_LOGIC;
    \ROs[8].count\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \ROs[0].count\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    enable : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_counter_9 : entity is "RO_counter";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_counter_9;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_counter_9 is
  signal osc_1_n_0 : STD_LOGIC;
begin
osc_1: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ring_osc_182
     port map (
      enable => enable,
      enable_0 => osc_1_n_0
    );
osc_1_counter: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TFF_counter_183
     port map (
      DI(3 downto 0) => DI(3 downto 0),
      Q_reg(3 downto 0) => Q_reg(3 downto 0),
      Q_reg_0(2 downto 0) => Q_reg_0(2 downto 0),
      Q_reg_1(3 downto 0) => Q_reg_1(3 downto 0),
      Q_reg_10(3 downto 0) => Q_reg_10(3 downto 0),
      Q_reg_11(3 downto 0) => Q_reg_11(3 downto 0),
      Q_reg_12(3 downto 0) => Q_reg_12(3 downto 0),
      Q_reg_13(3 downto 0) => Q_reg_13(3 downto 0),
      Q_reg_14 => osc_1_n_0,
      Q_reg_15 => Q_reg_14,
      Q_reg_2(3 downto 0) => Q_reg_2(3 downto 0),
      Q_reg_3(3 downto 0) => Q_reg_3(3 downto 0),
      Q_reg_4(3 downto 0) => Q_reg_4(3 downto 0),
      Q_reg_5(3 downto 0) => Q_reg_5(3 downto 0),
      Q_reg_6(3 downto 0) => Q_reg_6(3 downto 0),
      Q_reg_7(3 downto 0) => Q_reg_7(3 downto 0),
      Q_reg_8(3 downto 0) => Q_reg_8(3 downto 0),
      Q_reg_9(3 downto 0) => Q_reg_9(3 downto 0),
      \ROs[0].count\(31 downto 0) => \ROs[0].count\(31 downto 0),
      \ROs[8].count\(31 downto 0) => \ROs[8].count\(31 downto 0),
      S(0) => S(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ring_osc_top is
  port (
    monitor_count : out STD_LOGIC_VECTOR ( 35 downto 0 );
    enable : in STD_LOGIC;
    reset : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ring_osc_top;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ring_osc_top is
  signal \ROs[0].count\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \ROs[10].count\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \ROs[11].count\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \ROs[12].count\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \ROs[13].RO_i_n_0\ : STD_LOGIC;
  signal \ROs[13].RO_i_n_1\ : STD_LOGIC;
  signal \ROs[13].RO_i_n_10\ : STD_LOGIC;
  signal \ROs[13].RO_i_n_11\ : STD_LOGIC;
  signal \ROs[13].RO_i_n_12\ : STD_LOGIC;
  signal \ROs[13].RO_i_n_13\ : STD_LOGIC;
  signal \ROs[13].RO_i_n_14\ : STD_LOGIC;
  signal \ROs[13].RO_i_n_15\ : STD_LOGIC;
  signal \ROs[13].RO_i_n_16\ : STD_LOGIC;
  signal \ROs[13].RO_i_n_17\ : STD_LOGIC;
  signal \ROs[13].RO_i_n_18\ : STD_LOGIC;
  signal \ROs[13].RO_i_n_19\ : STD_LOGIC;
  signal \ROs[13].RO_i_n_2\ : STD_LOGIC;
  signal \ROs[13].RO_i_n_20\ : STD_LOGIC;
  signal \ROs[13].RO_i_n_21\ : STD_LOGIC;
  signal \ROs[13].RO_i_n_22\ : STD_LOGIC;
  signal \ROs[13].RO_i_n_23\ : STD_LOGIC;
  signal \ROs[13].RO_i_n_24\ : STD_LOGIC;
  signal \ROs[13].RO_i_n_25\ : STD_LOGIC;
  signal \ROs[13].RO_i_n_26\ : STD_LOGIC;
  signal \ROs[13].RO_i_n_27\ : STD_LOGIC;
  signal \ROs[13].RO_i_n_28\ : STD_LOGIC;
  signal \ROs[13].RO_i_n_29\ : STD_LOGIC;
  signal \ROs[13].RO_i_n_3\ : STD_LOGIC;
  signal \ROs[13].RO_i_n_30\ : STD_LOGIC;
  signal \ROs[13].RO_i_n_31\ : STD_LOGIC;
  signal \ROs[13].RO_i_n_32\ : STD_LOGIC;
  signal \ROs[13].RO_i_n_33\ : STD_LOGIC;
  signal \ROs[13].RO_i_n_34\ : STD_LOGIC;
  signal \ROs[13].RO_i_n_35\ : STD_LOGIC;
  signal \ROs[13].RO_i_n_36\ : STD_LOGIC;
  signal \ROs[13].RO_i_n_37\ : STD_LOGIC;
  signal \ROs[13].RO_i_n_38\ : STD_LOGIC;
  signal \ROs[13].RO_i_n_39\ : STD_LOGIC;
  signal \ROs[13].RO_i_n_4\ : STD_LOGIC;
  signal \ROs[13].RO_i_n_40\ : STD_LOGIC;
  signal \ROs[13].RO_i_n_41\ : STD_LOGIC;
  signal \ROs[13].RO_i_n_42\ : STD_LOGIC;
  signal \ROs[13].RO_i_n_43\ : STD_LOGIC;
  signal \ROs[13].RO_i_n_44\ : STD_LOGIC;
  signal \ROs[13].RO_i_n_45\ : STD_LOGIC;
  signal \ROs[13].RO_i_n_46\ : STD_LOGIC;
  signal \ROs[13].RO_i_n_47\ : STD_LOGIC;
  signal \ROs[13].RO_i_n_48\ : STD_LOGIC;
  signal \ROs[13].RO_i_n_49\ : STD_LOGIC;
  signal \ROs[13].RO_i_n_5\ : STD_LOGIC;
  signal \ROs[13].RO_i_n_50\ : STD_LOGIC;
  signal \ROs[13].RO_i_n_51\ : STD_LOGIC;
  signal \ROs[13].RO_i_n_52\ : STD_LOGIC;
  signal \ROs[13].RO_i_n_53\ : STD_LOGIC;
  signal \ROs[13].RO_i_n_54\ : STD_LOGIC;
  signal \ROs[13].RO_i_n_55\ : STD_LOGIC;
  signal \ROs[13].RO_i_n_56\ : STD_LOGIC;
  signal \ROs[13].RO_i_n_57\ : STD_LOGIC;
  signal \ROs[13].RO_i_n_58\ : STD_LOGIC;
  signal \ROs[13].RO_i_n_59\ : STD_LOGIC;
  signal \ROs[13].RO_i_n_6\ : STD_LOGIC;
  signal \ROs[13].RO_i_n_60\ : STD_LOGIC;
  signal \ROs[13].RO_i_n_61\ : STD_LOGIC;
  signal \ROs[13].RO_i_n_62\ : STD_LOGIC;
  signal \ROs[13].RO_i_n_63\ : STD_LOGIC;
  signal \ROs[13].RO_i_n_7\ : STD_LOGIC;
  signal \ROs[13].RO_i_n_8\ : STD_LOGIC;
  signal \ROs[13].RO_i_n_9\ : STD_LOGIC;
  signal \ROs[14].count\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \ROs[15].RO_i_n_32\ : STD_LOGIC;
  signal \ROs[15].count\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \ROs[1].count\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \ROs[2].count\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \ROs[3].RO_i_n_0\ : STD_LOGIC;
  signal \ROs[3].RO_i_n_1\ : STD_LOGIC;
  signal \ROs[3].RO_i_n_10\ : STD_LOGIC;
  signal \ROs[3].RO_i_n_11\ : STD_LOGIC;
  signal \ROs[3].RO_i_n_12\ : STD_LOGIC;
  signal \ROs[3].RO_i_n_13\ : STD_LOGIC;
  signal \ROs[3].RO_i_n_14\ : STD_LOGIC;
  signal \ROs[3].RO_i_n_15\ : STD_LOGIC;
  signal \ROs[3].RO_i_n_16\ : STD_LOGIC;
  signal \ROs[3].RO_i_n_17\ : STD_LOGIC;
  signal \ROs[3].RO_i_n_18\ : STD_LOGIC;
  signal \ROs[3].RO_i_n_19\ : STD_LOGIC;
  signal \ROs[3].RO_i_n_2\ : STD_LOGIC;
  signal \ROs[3].RO_i_n_20\ : STD_LOGIC;
  signal \ROs[3].RO_i_n_21\ : STD_LOGIC;
  signal \ROs[3].RO_i_n_22\ : STD_LOGIC;
  signal \ROs[3].RO_i_n_23\ : STD_LOGIC;
  signal \ROs[3].RO_i_n_24\ : STD_LOGIC;
  signal \ROs[3].RO_i_n_25\ : STD_LOGIC;
  signal \ROs[3].RO_i_n_26\ : STD_LOGIC;
  signal \ROs[3].RO_i_n_27\ : STD_LOGIC;
  signal \ROs[3].RO_i_n_28\ : STD_LOGIC;
  signal \ROs[3].RO_i_n_29\ : STD_LOGIC;
  signal \ROs[3].RO_i_n_3\ : STD_LOGIC;
  signal \ROs[3].RO_i_n_30\ : STD_LOGIC;
  signal \ROs[3].RO_i_n_31\ : STD_LOGIC;
  signal \ROs[3].RO_i_n_32\ : STD_LOGIC;
  signal \ROs[3].RO_i_n_33\ : STD_LOGIC;
  signal \ROs[3].RO_i_n_34\ : STD_LOGIC;
  signal \ROs[3].RO_i_n_35\ : STD_LOGIC;
  signal \ROs[3].RO_i_n_36\ : STD_LOGIC;
  signal \ROs[3].RO_i_n_37\ : STD_LOGIC;
  signal \ROs[3].RO_i_n_38\ : STD_LOGIC;
  signal \ROs[3].RO_i_n_39\ : STD_LOGIC;
  signal \ROs[3].RO_i_n_4\ : STD_LOGIC;
  signal \ROs[3].RO_i_n_40\ : STD_LOGIC;
  signal \ROs[3].RO_i_n_41\ : STD_LOGIC;
  signal \ROs[3].RO_i_n_42\ : STD_LOGIC;
  signal \ROs[3].RO_i_n_43\ : STD_LOGIC;
  signal \ROs[3].RO_i_n_44\ : STD_LOGIC;
  signal \ROs[3].RO_i_n_45\ : STD_LOGIC;
  signal \ROs[3].RO_i_n_46\ : STD_LOGIC;
  signal \ROs[3].RO_i_n_47\ : STD_LOGIC;
  signal \ROs[3].RO_i_n_48\ : STD_LOGIC;
  signal \ROs[3].RO_i_n_49\ : STD_LOGIC;
  signal \ROs[3].RO_i_n_5\ : STD_LOGIC;
  signal \ROs[3].RO_i_n_50\ : STD_LOGIC;
  signal \ROs[3].RO_i_n_51\ : STD_LOGIC;
  signal \ROs[3].RO_i_n_52\ : STD_LOGIC;
  signal \ROs[3].RO_i_n_53\ : STD_LOGIC;
  signal \ROs[3].RO_i_n_54\ : STD_LOGIC;
  signal \ROs[3].RO_i_n_55\ : STD_LOGIC;
  signal \ROs[3].RO_i_n_56\ : STD_LOGIC;
  signal \ROs[3].RO_i_n_57\ : STD_LOGIC;
  signal \ROs[3].RO_i_n_58\ : STD_LOGIC;
  signal \ROs[3].RO_i_n_59\ : STD_LOGIC;
  signal \ROs[3].RO_i_n_6\ : STD_LOGIC;
  signal \ROs[3].RO_i_n_60\ : STD_LOGIC;
  signal \ROs[3].RO_i_n_61\ : STD_LOGIC;
  signal \ROs[3].RO_i_n_62\ : STD_LOGIC;
  signal \ROs[3].RO_i_n_63\ : STD_LOGIC;
  signal \ROs[3].RO_i_n_7\ : STD_LOGIC;
  signal \ROs[3].RO_i_n_8\ : STD_LOGIC;
  signal \ROs[3].RO_i_n_9\ : STD_LOGIC;
  signal \ROs[4].RO_i_n_0\ : STD_LOGIC;
  signal \ROs[4].RO_i_n_1\ : STD_LOGIC;
  signal \ROs[4].RO_i_n_10\ : STD_LOGIC;
  signal \ROs[4].RO_i_n_11\ : STD_LOGIC;
  signal \ROs[4].RO_i_n_12\ : STD_LOGIC;
  signal \ROs[4].RO_i_n_13\ : STD_LOGIC;
  signal \ROs[4].RO_i_n_14\ : STD_LOGIC;
  signal \ROs[4].RO_i_n_15\ : STD_LOGIC;
  signal \ROs[4].RO_i_n_16\ : STD_LOGIC;
  signal \ROs[4].RO_i_n_17\ : STD_LOGIC;
  signal \ROs[4].RO_i_n_18\ : STD_LOGIC;
  signal \ROs[4].RO_i_n_19\ : STD_LOGIC;
  signal \ROs[4].RO_i_n_2\ : STD_LOGIC;
  signal \ROs[4].RO_i_n_20\ : STD_LOGIC;
  signal \ROs[4].RO_i_n_21\ : STD_LOGIC;
  signal \ROs[4].RO_i_n_22\ : STD_LOGIC;
  signal \ROs[4].RO_i_n_23\ : STD_LOGIC;
  signal \ROs[4].RO_i_n_24\ : STD_LOGIC;
  signal \ROs[4].RO_i_n_25\ : STD_LOGIC;
  signal \ROs[4].RO_i_n_26\ : STD_LOGIC;
  signal \ROs[4].RO_i_n_27\ : STD_LOGIC;
  signal \ROs[4].RO_i_n_28\ : STD_LOGIC;
  signal \ROs[4].RO_i_n_29\ : STD_LOGIC;
  signal \ROs[4].RO_i_n_3\ : STD_LOGIC;
  signal \ROs[4].RO_i_n_30\ : STD_LOGIC;
  signal \ROs[4].RO_i_n_31\ : STD_LOGIC;
  signal \ROs[4].RO_i_n_32\ : STD_LOGIC;
  signal \ROs[4].RO_i_n_33\ : STD_LOGIC;
  signal \ROs[4].RO_i_n_34\ : STD_LOGIC;
  signal \ROs[4].RO_i_n_35\ : STD_LOGIC;
  signal \ROs[4].RO_i_n_36\ : STD_LOGIC;
  signal \ROs[4].RO_i_n_37\ : STD_LOGIC;
  signal \ROs[4].RO_i_n_38\ : STD_LOGIC;
  signal \ROs[4].RO_i_n_39\ : STD_LOGIC;
  signal \ROs[4].RO_i_n_4\ : STD_LOGIC;
  signal \ROs[4].RO_i_n_40\ : STD_LOGIC;
  signal \ROs[4].RO_i_n_41\ : STD_LOGIC;
  signal \ROs[4].RO_i_n_42\ : STD_LOGIC;
  signal \ROs[4].RO_i_n_43\ : STD_LOGIC;
  signal \ROs[4].RO_i_n_44\ : STD_LOGIC;
  signal \ROs[4].RO_i_n_45\ : STD_LOGIC;
  signal \ROs[4].RO_i_n_46\ : STD_LOGIC;
  signal \ROs[4].RO_i_n_47\ : STD_LOGIC;
  signal \ROs[4].RO_i_n_48\ : STD_LOGIC;
  signal \ROs[4].RO_i_n_49\ : STD_LOGIC;
  signal \ROs[4].RO_i_n_5\ : STD_LOGIC;
  signal \ROs[4].RO_i_n_50\ : STD_LOGIC;
  signal \ROs[4].RO_i_n_51\ : STD_LOGIC;
  signal \ROs[4].RO_i_n_52\ : STD_LOGIC;
  signal \ROs[4].RO_i_n_53\ : STD_LOGIC;
  signal \ROs[4].RO_i_n_54\ : STD_LOGIC;
  signal \ROs[4].RO_i_n_55\ : STD_LOGIC;
  signal \ROs[4].RO_i_n_56\ : STD_LOGIC;
  signal \ROs[4].RO_i_n_57\ : STD_LOGIC;
  signal \ROs[4].RO_i_n_58\ : STD_LOGIC;
  signal \ROs[4].RO_i_n_59\ : STD_LOGIC;
  signal \ROs[4].RO_i_n_6\ : STD_LOGIC;
  signal \ROs[4].RO_i_n_60\ : STD_LOGIC;
  signal \ROs[4].RO_i_n_61\ : STD_LOGIC;
  signal \ROs[4].RO_i_n_62\ : STD_LOGIC;
  signal \ROs[4].RO_i_n_63\ : STD_LOGIC;
  signal \ROs[4].RO_i_n_7\ : STD_LOGIC;
  signal \ROs[4].RO_i_n_8\ : STD_LOGIC;
  signal \ROs[4].RO_i_n_9\ : STD_LOGIC;
  signal \ROs[5].count\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \ROs[6].count\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \ROs[7].RO_i_n_0\ : STD_LOGIC;
  signal \ROs[7].RO_i_n_1\ : STD_LOGIC;
  signal \ROs[7].RO_i_n_10\ : STD_LOGIC;
  signal \ROs[7].RO_i_n_11\ : STD_LOGIC;
  signal \ROs[7].RO_i_n_12\ : STD_LOGIC;
  signal \ROs[7].RO_i_n_13\ : STD_LOGIC;
  signal \ROs[7].RO_i_n_14\ : STD_LOGIC;
  signal \ROs[7].RO_i_n_15\ : STD_LOGIC;
  signal \ROs[7].RO_i_n_16\ : STD_LOGIC;
  signal \ROs[7].RO_i_n_17\ : STD_LOGIC;
  signal \ROs[7].RO_i_n_18\ : STD_LOGIC;
  signal \ROs[7].RO_i_n_19\ : STD_LOGIC;
  signal \ROs[7].RO_i_n_2\ : STD_LOGIC;
  signal \ROs[7].RO_i_n_20\ : STD_LOGIC;
  signal \ROs[7].RO_i_n_21\ : STD_LOGIC;
  signal \ROs[7].RO_i_n_22\ : STD_LOGIC;
  signal \ROs[7].RO_i_n_23\ : STD_LOGIC;
  signal \ROs[7].RO_i_n_24\ : STD_LOGIC;
  signal \ROs[7].RO_i_n_25\ : STD_LOGIC;
  signal \ROs[7].RO_i_n_26\ : STD_LOGIC;
  signal \ROs[7].RO_i_n_27\ : STD_LOGIC;
  signal \ROs[7].RO_i_n_28\ : STD_LOGIC;
  signal \ROs[7].RO_i_n_29\ : STD_LOGIC;
  signal \ROs[7].RO_i_n_3\ : STD_LOGIC;
  signal \ROs[7].RO_i_n_30\ : STD_LOGIC;
  signal \ROs[7].RO_i_n_31\ : STD_LOGIC;
  signal \ROs[7].RO_i_n_32\ : STD_LOGIC;
  signal \ROs[7].RO_i_n_33\ : STD_LOGIC;
  signal \ROs[7].RO_i_n_34\ : STD_LOGIC;
  signal \ROs[7].RO_i_n_35\ : STD_LOGIC;
  signal \ROs[7].RO_i_n_36\ : STD_LOGIC;
  signal \ROs[7].RO_i_n_37\ : STD_LOGIC;
  signal \ROs[7].RO_i_n_38\ : STD_LOGIC;
  signal \ROs[7].RO_i_n_39\ : STD_LOGIC;
  signal \ROs[7].RO_i_n_4\ : STD_LOGIC;
  signal \ROs[7].RO_i_n_40\ : STD_LOGIC;
  signal \ROs[7].RO_i_n_41\ : STD_LOGIC;
  signal \ROs[7].RO_i_n_42\ : STD_LOGIC;
  signal \ROs[7].RO_i_n_43\ : STD_LOGIC;
  signal \ROs[7].RO_i_n_44\ : STD_LOGIC;
  signal \ROs[7].RO_i_n_45\ : STD_LOGIC;
  signal \ROs[7].RO_i_n_46\ : STD_LOGIC;
  signal \ROs[7].RO_i_n_47\ : STD_LOGIC;
  signal \ROs[7].RO_i_n_48\ : STD_LOGIC;
  signal \ROs[7].RO_i_n_49\ : STD_LOGIC;
  signal \ROs[7].RO_i_n_5\ : STD_LOGIC;
  signal \ROs[7].RO_i_n_50\ : STD_LOGIC;
  signal \ROs[7].RO_i_n_51\ : STD_LOGIC;
  signal \ROs[7].RO_i_n_52\ : STD_LOGIC;
  signal \ROs[7].RO_i_n_53\ : STD_LOGIC;
  signal \ROs[7].RO_i_n_54\ : STD_LOGIC;
  signal \ROs[7].RO_i_n_55\ : STD_LOGIC;
  signal \ROs[7].RO_i_n_56\ : STD_LOGIC;
  signal \ROs[7].RO_i_n_57\ : STD_LOGIC;
  signal \ROs[7].RO_i_n_58\ : STD_LOGIC;
  signal \ROs[7].RO_i_n_59\ : STD_LOGIC;
  signal \ROs[7].RO_i_n_6\ : STD_LOGIC;
  signal \ROs[7].RO_i_n_60\ : STD_LOGIC;
  signal \ROs[7].RO_i_n_61\ : STD_LOGIC;
  signal \ROs[7].RO_i_n_62\ : STD_LOGIC;
  signal \ROs[7].RO_i_n_63\ : STD_LOGIC;
  signal \ROs[7].RO_i_n_7\ : STD_LOGIC;
  signal \ROs[7].RO_i_n_8\ : STD_LOGIC;
  signal \ROs[7].RO_i_n_9\ : STD_LOGIC;
  signal \ROs[8].count\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \ROs[9].RO_i_n_0\ : STD_LOGIC;
  signal \ROs[9].RO_i_n_1\ : STD_LOGIC;
  signal \ROs[9].RO_i_n_10\ : STD_LOGIC;
  signal \ROs[9].RO_i_n_11\ : STD_LOGIC;
  signal \ROs[9].RO_i_n_12\ : STD_LOGIC;
  signal \ROs[9].RO_i_n_13\ : STD_LOGIC;
  signal \ROs[9].RO_i_n_14\ : STD_LOGIC;
  signal \ROs[9].RO_i_n_15\ : STD_LOGIC;
  signal \ROs[9].RO_i_n_16\ : STD_LOGIC;
  signal \ROs[9].RO_i_n_17\ : STD_LOGIC;
  signal \ROs[9].RO_i_n_18\ : STD_LOGIC;
  signal \ROs[9].RO_i_n_19\ : STD_LOGIC;
  signal \ROs[9].RO_i_n_2\ : STD_LOGIC;
  signal \ROs[9].RO_i_n_20\ : STD_LOGIC;
  signal \ROs[9].RO_i_n_21\ : STD_LOGIC;
  signal \ROs[9].RO_i_n_22\ : STD_LOGIC;
  signal \ROs[9].RO_i_n_23\ : STD_LOGIC;
  signal \ROs[9].RO_i_n_24\ : STD_LOGIC;
  signal \ROs[9].RO_i_n_25\ : STD_LOGIC;
  signal \ROs[9].RO_i_n_26\ : STD_LOGIC;
  signal \ROs[9].RO_i_n_27\ : STD_LOGIC;
  signal \ROs[9].RO_i_n_28\ : STD_LOGIC;
  signal \ROs[9].RO_i_n_29\ : STD_LOGIC;
  signal \ROs[9].RO_i_n_3\ : STD_LOGIC;
  signal \ROs[9].RO_i_n_30\ : STD_LOGIC;
  signal \ROs[9].RO_i_n_31\ : STD_LOGIC;
  signal \ROs[9].RO_i_n_32\ : STD_LOGIC;
  signal \ROs[9].RO_i_n_33\ : STD_LOGIC;
  signal \ROs[9].RO_i_n_34\ : STD_LOGIC;
  signal \ROs[9].RO_i_n_35\ : STD_LOGIC;
  signal \ROs[9].RO_i_n_36\ : STD_LOGIC;
  signal \ROs[9].RO_i_n_37\ : STD_LOGIC;
  signal \ROs[9].RO_i_n_38\ : STD_LOGIC;
  signal \ROs[9].RO_i_n_39\ : STD_LOGIC;
  signal \ROs[9].RO_i_n_4\ : STD_LOGIC;
  signal \ROs[9].RO_i_n_40\ : STD_LOGIC;
  signal \ROs[9].RO_i_n_41\ : STD_LOGIC;
  signal \ROs[9].RO_i_n_42\ : STD_LOGIC;
  signal \ROs[9].RO_i_n_43\ : STD_LOGIC;
  signal \ROs[9].RO_i_n_44\ : STD_LOGIC;
  signal \ROs[9].RO_i_n_45\ : STD_LOGIC;
  signal \ROs[9].RO_i_n_46\ : STD_LOGIC;
  signal \ROs[9].RO_i_n_47\ : STD_LOGIC;
  signal \ROs[9].RO_i_n_48\ : STD_LOGIC;
  signal \ROs[9].RO_i_n_49\ : STD_LOGIC;
  signal \ROs[9].RO_i_n_5\ : STD_LOGIC;
  signal \ROs[9].RO_i_n_50\ : STD_LOGIC;
  signal \ROs[9].RO_i_n_51\ : STD_LOGIC;
  signal \ROs[9].RO_i_n_52\ : STD_LOGIC;
  signal \ROs[9].RO_i_n_53\ : STD_LOGIC;
  signal \ROs[9].RO_i_n_54\ : STD_LOGIC;
  signal \ROs[9].RO_i_n_55\ : STD_LOGIC;
  signal \ROs[9].RO_i_n_56\ : STD_LOGIC;
  signal \ROs[9].RO_i_n_57\ : STD_LOGIC;
  signal \ROs[9].RO_i_n_58\ : STD_LOGIC;
  signal \ROs[9].RO_i_n_59\ : STD_LOGIC;
  signal \ROs[9].RO_i_n_6\ : STD_LOGIC;
  signal \ROs[9].RO_i_n_60\ : STD_LOGIC;
  signal \ROs[9].RO_i_n_61\ : STD_LOGIC;
  signal \ROs[9].RO_i_n_62\ : STD_LOGIC;
  signal \ROs[9].RO_i_n_63\ : STD_LOGIC;
  signal \ROs[9].RO_i_n_7\ : STD_LOGIC;
  signal \ROs[9].RO_i_n_8\ : STD_LOGIC;
  signal \ROs[9].RO_i_n_9\ : STD_LOGIC;
  signal final_sum : STD_LOGIC_VECTOR ( 35 downto 0 );
begin
\ROs[0].RO_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_counter
     port map (
      Q_reg => \ROs[15].RO_i_n_32\,
      \ROs[0].count\(31 downto 0) => \ROs[0].count\(31 downto 0),
      enable => enable
    );
\ROs[10].RO_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_counter_0
     port map (
      Q_reg => \ROs[15].RO_i_n_32\,
      \ROs[10].count\(31 downto 0) => \ROs[10].count\(31 downto 0),
      enable => enable
    );
\ROs[11].RO_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_counter_1
     port map (
      Q_reg => \ROs[15].RO_i_n_32\,
      \ROs[11].count\(31 downto 0) => \ROs[11].count\(31 downto 0),
      enable => enable
    );
\ROs[12].RO_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_counter_2
     port map (
      Q_reg => \ROs[15].RO_i_n_32\,
      \ROs[12].count\(31 downto 0) => \ROs[12].count\(31 downto 0),
      enable => enable
    );
\ROs[13].RO_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_counter_3
     port map (
      DI(3) => \ROs[13].RO_i_n_5\,
      DI(2) => \ROs[13].RO_i_n_6\,
      DI(1) => \ROs[13].RO_i_n_7\,
      DI(0) => \ROs[13].RO_i_n_8\,
      Q_reg(3) => \ROs[13].RO_i_n_1\,
      Q_reg(2) => \ROs[13].RO_i_n_2\,
      Q_reg(1) => \ROs[13].RO_i_n_3\,
      Q_reg(0) => \ROs[13].RO_i_n_4\,
      Q_reg_0(2) => \ROs[13].RO_i_n_9\,
      Q_reg_0(1) => \ROs[13].RO_i_n_10\,
      Q_reg_0(0) => \ROs[13].RO_i_n_11\,
      Q_reg_1(3) => \ROs[13].RO_i_n_12\,
      Q_reg_1(2) => \ROs[13].RO_i_n_13\,
      Q_reg_1(1) => \ROs[13].RO_i_n_14\,
      Q_reg_1(0) => \ROs[13].RO_i_n_15\,
      Q_reg_10(3) => \ROs[13].RO_i_n_48\,
      Q_reg_10(2) => \ROs[13].RO_i_n_49\,
      Q_reg_10(1) => \ROs[13].RO_i_n_50\,
      Q_reg_10(0) => \ROs[13].RO_i_n_51\,
      Q_reg_11(3) => \ROs[13].RO_i_n_52\,
      Q_reg_11(2) => \ROs[13].RO_i_n_53\,
      Q_reg_11(1) => \ROs[13].RO_i_n_54\,
      Q_reg_11(0) => \ROs[13].RO_i_n_55\,
      Q_reg_12(3) => \ROs[13].RO_i_n_56\,
      Q_reg_12(2) => \ROs[13].RO_i_n_57\,
      Q_reg_12(1) => \ROs[13].RO_i_n_58\,
      Q_reg_12(0) => \ROs[13].RO_i_n_59\,
      Q_reg_13(3) => \ROs[13].RO_i_n_60\,
      Q_reg_13(2) => \ROs[13].RO_i_n_61\,
      Q_reg_13(1) => \ROs[13].RO_i_n_62\,
      Q_reg_13(0) => \ROs[13].RO_i_n_63\,
      Q_reg_14 => \ROs[15].RO_i_n_32\,
      Q_reg_2(3) => \ROs[13].RO_i_n_16\,
      Q_reg_2(2) => \ROs[13].RO_i_n_17\,
      Q_reg_2(1) => \ROs[13].RO_i_n_18\,
      Q_reg_2(0) => \ROs[13].RO_i_n_19\,
      Q_reg_3(3) => \ROs[13].RO_i_n_20\,
      Q_reg_3(2) => \ROs[13].RO_i_n_21\,
      Q_reg_3(1) => \ROs[13].RO_i_n_22\,
      Q_reg_3(0) => \ROs[13].RO_i_n_23\,
      Q_reg_4(3) => \ROs[13].RO_i_n_24\,
      Q_reg_4(2) => \ROs[13].RO_i_n_25\,
      Q_reg_4(1) => \ROs[13].RO_i_n_26\,
      Q_reg_4(0) => \ROs[13].RO_i_n_27\,
      Q_reg_5(3) => \ROs[13].RO_i_n_28\,
      Q_reg_5(2) => \ROs[13].RO_i_n_29\,
      Q_reg_5(1) => \ROs[13].RO_i_n_30\,
      Q_reg_5(0) => \ROs[13].RO_i_n_31\,
      Q_reg_6(3) => \ROs[13].RO_i_n_32\,
      Q_reg_6(2) => \ROs[13].RO_i_n_33\,
      Q_reg_6(1) => \ROs[13].RO_i_n_34\,
      Q_reg_6(0) => \ROs[13].RO_i_n_35\,
      Q_reg_7(3) => \ROs[13].RO_i_n_36\,
      Q_reg_7(2) => \ROs[13].RO_i_n_37\,
      Q_reg_7(1) => \ROs[13].RO_i_n_38\,
      Q_reg_7(0) => \ROs[13].RO_i_n_39\,
      Q_reg_8(3) => \ROs[13].RO_i_n_40\,
      Q_reg_8(2) => \ROs[13].RO_i_n_41\,
      Q_reg_8(1) => \ROs[13].RO_i_n_42\,
      Q_reg_8(0) => \ROs[13].RO_i_n_43\,
      Q_reg_9(3) => \ROs[13].RO_i_n_44\,
      Q_reg_9(2) => \ROs[13].RO_i_n_45\,
      Q_reg_9(1) => \ROs[13].RO_i_n_46\,
      Q_reg_9(0) => \ROs[13].RO_i_n_47\,
      \ROs[11].count\(31 downto 0) => \ROs[11].count\(31 downto 0),
      \ROs[14].count\(31 downto 0) => \ROs[14].count\(31 downto 0),
      S(0) => \ROs[13].RO_i_n_0\,
      enable => enable
    );
\ROs[14].RO_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_counter_4
     port map (
      Q_reg => \ROs[15].RO_i_n_32\,
      \ROs[14].count\(31 downto 0) => \ROs[14].count\(31 downto 0),
      enable => enable
    );
\ROs[15].RO_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_counter_5
     port map (
      \ROs[15].count\(31 downto 0) => \ROs[15].count\(31 downto 0),
      enable => enable,
      reset => reset,
      reset_0 => \ROs[15].RO_i_n_32\
    );
\ROs[1].RO_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_counter_6
     port map (
      Q_reg => \ROs[15].RO_i_n_32\,
      \ROs[1].count\(31 downto 0) => \ROs[1].count\(31 downto 0),
      enable => enable
    );
\ROs[2].RO_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_counter_7
     port map (
      Q_reg => \ROs[15].RO_i_n_32\,
      \ROs[2].count\(31 downto 0) => \ROs[2].count\(31 downto 0),
      enable => enable
    );
\ROs[3].RO_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_counter_8
     port map (
      DI(3) => \ROs[3].RO_i_n_5\,
      DI(2) => \ROs[3].RO_i_n_6\,
      DI(1) => \ROs[3].RO_i_n_7\,
      DI(0) => \ROs[3].RO_i_n_8\,
      Q_reg(3) => \ROs[3].RO_i_n_1\,
      Q_reg(2) => \ROs[3].RO_i_n_2\,
      Q_reg(1) => \ROs[3].RO_i_n_3\,
      Q_reg(0) => \ROs[3].RO_i_n_4\,
      Q_reg_0(2) => \ROs[3].RO_i_n_9\,
      Q_reg_0(1) => \ROs[3].RO_i_n_10\,
      Q_reg_0(0) => \ROs[3].RO_i_n_11\,
      Q_reg_1(3) => \ROs[3].RO_i_n_12\,
      Q_reg_1(2) => \ROs[3].RO_i_n_13\,
      Q_reg_1(1) => \ROs[3].RO_i_n_14\,
      Q_reg_1(0) => \ROs[3].RO_i_n_15\,
      Q_reg_10(3) => \ROs[3].RO_i_n_48\,
      Q_reg_10(2) => \ROs[3].RO_i_n_49\,
      Q_reg_10(1) => \ROs[3].RO_i_n_50\,
      Q_reg_10(0) => \ROs[3].RO_i_n_51\,
      Q_reg_11(3) => \ROs[3].RO_i_n_52\,
      Q_reg_11(2) => \ROs[3].RO_i_n_53\,
      Q_reg_11(1) => \ROs[3].RO_i_n_54\,
      Q_reg_11(0) => \ROs[3].RO_i_n_55\,
      Q_reg_12(3) => \ROs[3].RO_i_n_56\,
      Q_reg_12(2) => \ROs[3].RO_i_n_57\,
      Q_reg_12(1) => \ROs[3].RO_i_n_58\,
      Q_reg_12(0) => \ROs[3].RO_i_n_59\,
      Q_reg_13(3) => \ROs[3].RO_i_n_60\,
      Q_reg_13(2) => \ROs[3].RO_i_n_61\,
      Q_reg_13(1) => \ROs[3].RO_i_n_62\,
      Q_reg_13(0) => \ROs[3].RO_i_n_63\,
      Q_reg_14 => \ROs[15].RO_i_n_32\,
      Q_reg_2(3) => \ROs[3].RO_i_n_16\,
      Q_reg_2(2) => \ROs[3].RO_i_n_17\,
      Q_reg_2(1) => \ROs[3].RO_i_n_18\,
      Q_reg_2(0) => \ROs[3].RO_i_n_19\,
      Q_reg_3(3) => \ROs[3].RO_i_n_20\,
      Q_reg_3(2) => \ROs[3].RO_i_n_21\,
      Q_reg_3(1) => \ROs[3].RO_i_n_22\,
      Q_reg_3(0) => \ROs[3].RO_i_n_23\,
      Q_reg_4(3) => \ROs[3].RO_i_n_24\,
      Q_reg_4(2) => \ROs[3].RO_i_n_25\,
      Q_reg_4(1) => \ROs[3].RO_i_n_26\,
      Q_reg_4(0) => \ROs[3].RO_i_n_27\,
      Q_reg_5(3) => \ROs[3].RO_i_n_28\,
      Q_reg_5(2) => \ROs[3].RO_i_n_29\,
      Q_reg_5(1) => \ROs[3].RO_i_n_30\,
      Q_reg_5(0) => \ROs[3].RO_i_n_31\,
      Q_reg_6(3) => \ROs[3].RO_i_n_32\,
      Q_reg_6(2) => \ROs[3].RO_i_n_33\,
      Q_reg_6(1) => \ROs[3].RO_i_n_34\,
      Q_reg_6(0) => \ROs[3].RO_i_n_35\,
      Q_reg_7(3) => \ROs[3].RO_i_n_36\,
      Q_reg_7(2) => \ROs[3].RO_i_n_37\,
      Q_reg_7(1) => \ROs[3].RO_i_n_38\,
      Q_reg_7(0) => \ROs[3].RO_i_n_39\,
      Q_reg_8(3) => \ROs[3].RO_i_n_40\,
      Q_reg_8(2) => \ROs[3].RO_i_n_41\,
      Q_reg_8(1) => \ROs[3].RO_i_n_42\,
      Q_reg_8(0) => \ROs[3].RO_i_n_43\,
      Q_reg_9(3) => \ROs[3].RO_i_n_44\,
      Q_reg_9(2) => \ROs[3].RO_i_n_45\,
      Q_reg_9(1) => \ROs[3].RO_i_n_46\,
      Q_reg_9(0) => \ROs[3].RO_i_n_47\,
      \ROs[1].count\(31 downto 0) => \ROs[1].count\(31 downto 0),
      \ROs[2].count\(31 downto 0) => \ROs[2].count\(31 downto 0),
      S(0) => \ROs[3].RO_i_n_0\,
      enable => enable
    );
\ROs[4].RO_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_counter_9
     port map (
      DI(3) => \ROs[4].RO_i_n_5\,
      DI(2) => \ROs[4].RO_i_n_6\,
      DI(1) => \ROs[4].RO_i_n_7\,
      DI(0) => \ROs[4].RO_i_n_8\,
      Q_reg(3) => \ROs[4].RO_i_n_1\,
      Q_reg(2) => \ROs[4].RO_i_n_2\,
      Q_reg(1) => \ROs[4].RO_i_n_3\,
      Q_reg(0) => \ROs[4].RO_i_n_4\,
      Q_reg_0(2) => \ROs[4].RO_i_n_9\,
      Q_reg_0(1) => \ROs[4].RO_i_n_10\,
      Q_reg_0(0) => \ROs[4].RO_i_n_11\,
      Q_reg_1(3) => \ROs[4].RO_i_n_12\,
      Q_reg_1(2) => \ROs[4].RO_i_n_13\,
      Q_reg_1(1) => \ROs[4].RO_i_n_14\,
      Q_reg_1(0) => \ROs[4].RO_i_n_15\,
      Q_reg_10(3) => \ROs[4].RO_i_n_48\,
      Q_reg_10(2) => \ROs[4].RO_i_n_49\,
      Q_reg_10(1) => \ROs[4].RO_i_n_50\,
      Q_reg_10(0) => \ROs[4].RO_i_n_51\,
      Q_reg_11(3) => \ROs[4].RO_i_n_52\,
      Q_reg_11(2) => \ROs[4].RO_i_n_53\,
      Q_reg_11(1) => \ROs[4].RO_i_n_54\,
      Q_reg_11(0) => \ROs[4].RO_i_n_55\,
      Q_reg_12(3) => \ROs[4].RO_i_n_56\,
      Q_reg_12(2) => \ROs[4].RO_i_n_57\,
      Q_reg_12(1) => \ROs[4].RO_i_n_58\,
      Q_reg_12(0) => \ROs[4].RO_i_n_59\,
      Q_reg_13(3) => \ROs[4].RO_i_n_60\,
      Q_reg_13(2) => \ROs[4].RO_i_n_61\,
      Q_reg_13(1) => \ROs[4].RO_i_n_62\,
      Q_reg_13(0) => \ROs[4].RO_i_n_63\,
      Q_reg_14 => \ROs[15].RO_i_n_32\,
      Q_reg_2(3) => \ROs[4].RO_i_n_16\,
      Q_reg_2(2) => \ROs[4].RO_i_n_17\,
      Q_reg_2(1) => \ROs[4].RO_i_n_18\,
      Q_reg_2(0) => \ROs[4].RO_i_n_19\,
      Q_reg_3(3) => \ROs[4].RO_i_n_20\,
      Q_reg_3(2) => \ROs[4].RO_i_n_21\,
      Q_reg_3(1) => \ROs[4].RO_i_n_22\,
      Q_reg_3(0) => \ROs[4].RO_i_n_23\,
      Q_reg_4(3) => \ROs[4].RO_i_n_24\,
      Q_reg_4(2) => \ROs[4].RO_i_n_25\,
      Q_reg_4(1) => \ROs[4].RO_i_n_26\,
      Q_reg_4(0) => \ROs[4].RO_i_n_27\,
      Q_reg_5(3) => \ROs[4].RO_i_n_28\,
      Q_reg_5(2) => \ROs[4].RO_i_n_29\,
      Q_reg_5(1) => \ROs[4].RO_i_n_30\,
      Q_reg_5(0) => \ROs[4].RO_i_n_31\,
      Q_reg_6(3) => \ROs[4].RO_i_n_32\,
      Q_reg_6(2) => \ROs[4].RO_i_n_33\,
      Q_reg_6(1) => \ROs[4].RO_i_n_34\,
      Q_reg_6(0) => \ROs[4].RO_i_n_35\,
      Q_reg_7(3) => \ROs[4].RO_i_n_36\,
      Q_reg_7(2) => \ROs[4].RO_i_n_37\,
      Q_reg_7(1) => \ROs[4].RO_i_n_38\,
      Q_reg_7(0) => \ROs[4].RO_i_n_39\,
      Q_reg_8(3) => \ROs[4].RO_i_n_40\,
      Q_reg_8(2) => \ROs[4].RO_i_n_41\,
      Q_reg_8(1) => \ROs[4].RO_i_n_42\,
      Q_reg_8(0) => \ROs[4].RO_i_n_43\,
      Q_reg_9(3) => \ROs[4].RO_i_n_44\,
      Q_reg_9(2) => \ROs[4].RO_i_n_45\,
      Q_reg_9(1) => \ROs[4].RO_i_n_46\,
      Q_reg_9(0) => \ROs[4].RO_i_n_47\,
      \ROs[0].count\(31 downto 0) => \ROs[0].count\(31 downto 0),
      \ROs[8].count\(31 downto 0) => \ROs[8].count\(31 downto 0),
      S(0) => \ROs[4].RO_i_n_0\,
      enable => enable
    );
\ROs[5].RO_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_counter_10
     port map (
      Q_reg => \ROs[15].RO_i_n_32\,
      \ROs[5].count\(31 downto 0) => \ROs[5].count\(31 downto 0),
      enable => enable
    );
\ROs[6].RO_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_counter_11
     port map (
      Q_reg => \ROs[15].RO_i_n_32\,
      \ROs[6].count\(31 downto 0) => \ROs[6].count\(31 downto 0),
      enable => enable
    );
\ROs[7].RO_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_counter_12
     port map (
      DI(3) => \ROs[7].RO_i_n_5\,
      DI(2) => \ROs[7].RO_i_n_6\,
      DI(1) => \ROs[7].RO_i_n_7\,
      DI(0) => \ROs[7].RO_i_n_8\,
      Q_reg(3) => \ROs[7].RO_i_n_1\,
      Q_reg(2) => \ROs[7].RO_i_n_2\,
      Q_reg(1) => \ROs[7].RO_i_n_3\,
      Q_reg(0) => \ROs[7].RO_i_n_4\,
      Q_reg_0(2) => \ROs[7].RO_i_n_9\,
      Q_reg_0(1) => \ROs[7].RO_i_n_10\,
      Q_reg_0(0) => \ROs[7].RO_i_n_11\,
      Q_reg_1(3) => \ROs[7].RO_i_n_12\,
      Q_reg_1(2) => \ROs[7].RO_i_n_13\,
      Q_reg_1(1) => \ROs[7].RO_i_n_14\,
      Q_reg_1(0) => \ROs[7].RO_i_n_15\,
      Q_reg_10(3) => \ROs[7].RO_i_n_48\,
      Q_reg_10(2) => \ROs[7].RO_i_n_49\,
      Q_reg_10(1) => \ROs[7].RO_i_n_50\,
      Q_reg_10(0) => \ROs[7].RO_i_n_51\,
      Q_reg_11(3) => \ROs[7].RO_i_n_52\,
      Q_reg_11(2) => \ROs[7].RO_i_n_53\,
      Q_reg_11(1) => \ROs[7].RO_i_n_54\,
      Q_reg_11(0) => \ROs[7].RO_i_n_55\,
      Q_reg_12(3) => \ROs[7].RO_i_n_56\,
      Q_reg_12(2) => \ROs[7].RO_i_n_57\,
      Q_reg_12(1) => \ROs[7].RO_i_n_58\,
      Q_reg_12(0) => \ROs[7].RO_i_n_59\,
      Q_reg_13(3) => \ROs[7].RO_i_n_60\,
      Q_reg_13(2) => \ROs[7].RO_i_n_61\,
      Q_reg_13(1) => \ROs[7].RO_i_n_62\,
      Q_reg_13(0) => \ROs[7].RO_i_n_63\,
      Q_reg_14 => \ROs[15].RO_i_n_32\,
      Q_reg_2(3) => \ROs[7].RO_i_n_16\,
      Q_reg_2(2) => \ROs[7].RO_i_n_17\,
      Q_reg_2(1) => \ROs[7].RO_i_n_18\,
      Q_reg_2(0) => \ROs[7].RO_i_n_19\,
      Q_reg_3(3) => \ROs[7].RO_i_n_20\,
      Q_reg_3(2) => \ROs[7].RO_i_n_21\,
      Q_reg_3(1) => \ROs[7].RO_i_n_22\,
      Q_reg_3(0) => \ROs[7].RO_i_n_23\,
      Q_reg_4(3) => \ROs[7].RO_i_n_24\,
      Q_reg_4(2) => \ROs[7].RO_i_n_25\,
      Q_reg_4(1) => \ROs[7].RO_i_n_26\,
      Q_reg_4(0) => \ROs[7].RO_i_n_27\,
      Q_reg_5(3) => \ROs[7].RO_i_n_28\,
      Q_reg_5(2) => \ROs[7].RO_i_n_29\,
      Q_reg_5(1) => \ROs[7].RO_i_n_30\,
      Q_reg_5(0) => \ROs[7].RO_i_n_31\,
      Q_reg_6(3) => \ROs[7].RO_i_n_32\,
      Q_reg_6(2) => \ROs[7].RO_i_n_33\,
      Q_reg_6(1) => \ROs[7].RO_i_n_34\,
      Q_reg_6(0) => \ROs[7].RO_i_n_35\,
      Q_reg_7(3) => \ROs[7].RO_i_n_36\,
      Q_reg_7(2) => \ROs[7].RO_i_n_37\,
      Q_reg_7(1) => \ROs[7].RO_i_n_38\,
      Q_reg_7(0) => \ROs[7].RO_i_n_39\,
      Q_reg_8(3) => \ROs[7].RO_i_n_40\,
      Q_reg_8(2) => \ROs[7].RO_i_n_41\,
      Q_reg_8(1) => \ROs[7].RO_i_n_42\,
      Q_reg_8(0) => \ROs[7].RO_i_n_43\,
      Q_reg_9(3) => \ROs[7].RO_i_n_44\,
      Q_reg_9(2) => \ROs[7].RO_i_n_45\,
      Q_reg_9(1) => \ROs[7].RO_i_n_46\,
      Q_reg_9(0) => \ROs[7].RO_i_n_47\,
      \ROs[5].count\(31 downto 0) => \ROs[5].count\(31 downto 0),
      \ROs[6].count\(31 downto 0) => \ROs[6].count\(31 downto 0),
      S(0) => \ROs[7].RO_i_n_0\,
      enable => enable
    );
\ROs[8].RO_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_counter_13
     port map (
      Q_reg => \ROs[15].RO_i_n_32\,
      \ROs[8].count\(31 downto 0) => \ROs[8].count\(31 downto 0),
      enable => enable
    );
\ROs[9].RO_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_counter_14
     port map (
      DI(3) => \ROs[9].RO_i_n_5\,
      DI(2) => \ROs[9].RO_i_n_6\,
      DI(1) => \ROs[9].RO_i_n_7\,
      DI(0) => \ROs[9].RO_i_n_8\,
      Q_reg(3) => \ROs[9].RO_i_n_1\,
      Q_reg(2) => \ROs[9].RO_i_n_2\,
      Q_reg(1) => \ROs[9].RO_i_n_3\,
      Q_reg(0) => \ROs[9].RO_i_n_4\,
      Q_reg_0(2) => \ROs[9].RO_i_n_9\,
      Q_reg_0(1) => \ROs[9].RO_i_n_10\,
      Q_reg_0(0) => \ROs[9].RO_i_n_11\,
      Q_reg_1(3) => \ROs[9].RO_i_n_12\,
      Q_reg_1(2) => \ROs[9].RO_i_n_13\,
      Q_reg_1(1) => \ROs[9].RO_i_n_14\,
      Q_reg_1(0) => \ROs[9].RO_i_n_15\,
      Q_reg_10(3) => \ROs[9].RO_i_n_48\,
      Q_reg_10(2) => \ROs[9].RO_i_n_49\,
      Q_reg_10(1) => \ROs[9].RO_i_n_50\,
      Q_reg_10(0) => \ROs[9].RO_i_n_51\,
      Q_reg_11(3) => \ROs[9].RO_i_n_52\,
      Q_reg_11(2) => \ROs[9].RO_i_n_53\,
      Q_reg_11(1) => \ROs[9].RO_i_n_54\,
      Q_reg_11(0) => \ROs[9].RO_i_n_55\,
      Q_reg_12(3) => \ROs[9].RO_i_n_56\,
      Q_reg_12(2) => \ROs[9].RO_i_n_57\,
      Q_reg_12(1) => \ROs[9].RO_i_n_58\,
      Q_reg_12(0) => \ROs[9].RO_i_n_59\,
      Q_reg_13(3) => \ROs[9].RO_i_n_60\,
      Q_reg_13(2) => \ROs[9].RO_i_n_61\,
      Q_reg_13(1) => \ROs[9].RO_i_n_62\,
      Q_reg_13(0) => \ROs[9].RO_i_n_63\,
      Q_reg_14 => \ROs[15].RO_i_n_32\,
      Q_reg_2(3) => \ROs[9].RO_i_n_16\,
      Q_reg_2(2) => \ROs[9].RO_i_n_17\,
      Q_reg_2(1) => \ROs[9].RO_i_n_18\,
      Q_reg_2(0) => \ROs[9].RO_i_n_19\,
      Q_reg_3(3) => \ROs[9].RO_i_n_20\,
      Q_reg_3(2) => \ROs[9].RO_i_n_21\,
      Q_reg_3(1) => \ROs[9].RO_i_n_22\,
      Q_reg_3(0) => \ROs[9].RO_i_n_23\,
      Q_reg_4(3) => \ROs[9].RO_i_n_24\,
      Q_reg_4(2) => \ROs[9].RO_i_n_25\,
      Q_reg_4(1) => \ROs[9].RO_i_n_26\,
      Q_reg_4(0) => \ROs[9].RO_i_n_27\,
      Q_reg_5(3) => \ROs[9].RO_i_n_28\,
      Q_reg_5(2) => \ROs[9].RO_i_n_29\,
      Q_reg_5(1) => \ROs[9].RO_i_n_30\,
      Q_reg_5(0) => \ROs[9].RO_i_n_31\,
      Q_reg_6(3) => \ROs[9].RO_i_n_32\,
      Q_reg_6(2) => \ROs[9].RO_i_n_33\,
      Q_reg_6(1) => \ROs[9].RO_i_n_34\,
      Q_reg_6(0) => \ROs[9].RO_i_n_35\,
      Q_reg_7(3) => \ROs[9].RO_i_n_36\,
      Q_reg_7(2) => \ROs[9].RO_i_n_37\,
      Q_reg_7(1) => \ROs[9].RO_i_n_38\,
      Q_reg_7(0) => \ROs[9].RO_i_n_39\,
      Q_reg_8(3) => \ROs[9].RO_i_n_40\,
      Q_reg_8(2) => \ROs[9].RO_i_n_41\,
      Q_reg_8(1) => \ROs[9].RO_i_n_42\,
      Q_reg_8(0) => \ROs[9].RO_i_n_43\,
      Q_reg_9(3) => \ROs[9].RO_i_n_44\,
      Q_reg_9(2) => \ROs[9].RO_i_n_45\,
      Q_reg_9(1) => \ROs[9].RO_i_n_46\,
      Q_reg_9(0) => \ROs[9].RO_i_n_47\,
      \ROs[10].count\(31 downto 0) => \ROs[10].count\(31 downto 0),
      \ROs[12].count\(31 downto 0) => \ROs[12].count\(31 downto 0),
      S(0) => \ROs[9].RO_i_n_0\,
      enable => enable
    );
final_adder_RO: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adder_tree16_32
     port map (
      D(35 downto 0) => final_sum(35 downto 0),
      DI(3) => \ROs[4].RO_i_n_5\,
      DI(2) => \ROs[4].RO_i_n_6\,
      DI(1) => \ROs[4].RO_i_n_7\,
      DI(0) => \ROs[4].RO_i_n_8\,
      \L4_sum0__490_carry__0_i_3_0\(3) => \ROs[4].RO_i_n_16\,
      \L4_sum0__490_carry__0_i_3_0\(2) => \ROs[4].RO_i_n_17\,
      \L4_sum0__490_carry__0_i_3_0\(1) => \ROs[4].RO_i_n_18\,
      \L4_sum0__490_carry__0_i_3_0\(0) => \ROs[4].RO_i_n_19\,
      \L4_sum0__490_carry__0_i_3_1\(3) => \ROs[4].RO_i_n_20\,
      \L4_sum0__490_carry__0_i_3_1\(2) => \ROs[4].RO_i_n_21\,
      \L4_sum0__490_carry__0_i_3_1\(1) => \ROs[4].RO_i_n_22\,
      \L4_sum0__490_carry__0_i_3_1\(0) => \ROs[4].RO_i_n_23\,
      \L4_sum0__490_carry__0_i_3_2\(3) => \ROs[3].RO_i_n_16\,
      \L4_sum0__490_carry__0_i_3_2\(2) => \ROs[3].RO_i_n_17\,
      \L4_sum0__490_carry__0_i_3_2\(1) => \ROs[3].RO_i_n_18\,
      \L4_sum0__490_carry__0_i_3_2\(0) => \ROs[3].RO_i_n_19\,
      \L4_sum0__490_carry__0_i_3_3\(3) => \ROs[3].RO_i_n_20\,
      \L4_sum0__490_carry__0_i_3_3\(2) => \ROs[3].RO_i_n_21\,
      \L4_sum0__490_carry__0_i_3_3\(1) => \ROs[3].RO_i_n_22\,
      \L4_sum0__490_carry__0_i_3_3\(0) => \ROs[3].RO_i_n_23\,
      \L4_sum0__490_carry__1_i_3_0\(3) => \ROs[4].RO_i_n_24\,
      \L4_sum0__490_carry__1_i_3_0\(2) => \ROs[4].RO_i_n_25\,
      \L4_sum0__490_carry__1_i_3_0\(1) => \ROs[4].RO_i_n_26\,
      \L4_sum0__490_carry__1_i_3_0\(0) => \ROs[4].RO_i_n_27\,
      \L4_sum0__490_carry__1_i_3_1\(3) => \ROs[4].RO_i_n_28\,
      \L4_sum0__490_carry__1_i_3_1\(2) => \ROs[4].RO_i_n_29\,
      \L4_sum0__490_carry__1_i_3_1\(1) => \ROs[4].RO_i_n_30\,
      \L4_sum0__490_carry__1_i_3_1\(0) => \ROs[4].RO_i_n_31\,
      \L4_sum0__490_carry__1_i_3_2\(3) => \ROs[3].RO_i_n_24\,
      \L4_sum0__490_carry__1_i_3_2\(2) => \ROs[3].RO_i_n_25\,
      \L4_sum0__490_carry__1_i_3_2\(1) => \ROs[3].RO_i_n_26\,
      \L4_sum0__490_carry__1_i_3_2\(0) => \ROs[3].RO_i_n_27\,
      \L4_sum0__490_carry__1_i_3_3\(3) => \ROs[3].RO_i_n_28\,
      \L4_sum0__490_carry__1_i_3_3\(2) => \ROs[3].RO_i_n_29\,
      \L4_sum0__490_carry__1_i_3_3\(1) => \ROs[3].RO_i_n_30\,
      \L4_sum0__490_carry__1_i_3_3\(0) => \ROs[3].RO_i_n_31\,
      \L4_sum0__490_carry__2_i_3_0\(3) => \ROs[4].RO_i_n_32\,
      \L4_sum0__490_carry__2_i_3_0\(2) => \ROs[4].RO_i_n_33\,
      \L4_sum0__490_carry__2_i_3_0\(1) => \ROs[4].RO_i_n_34\,
      \L4_sum0__490_carry__2_i_3_0\(0) => \ROs[4].RO_i_n_35\,
      \L4_sum0__490_carry__2_i_3_1\(3) => \ROs[4].RO_i_n_36\,
      \L4_sum0__490_carry__2_i_3_1\(2) => \ROs[4].RO_i_n_37\,
      \L4_sum0__490_carry__2_i_3_1\(1) => \ROs[4].RO_i_n_38\,
      \L4_sum0__490_carry__2_i_3_1\(0) => \ROs[4].RO_i_n_39\,
      \L4_sum0__490_carry__2_i_3_2\(3) => \ROs[3].RO_i_n_32\,
      \L4_sum0__490_carry__2_i_3_2\(2) => \ROs[3].RO_i_n_33\,
      \L4_sum0__490_carry__2_i_3_2\(1) => \ROs[3].RO_i_n_34\,
      \L4_sum0__490_carry__2_i_3_2\(0) => \ROs[3].RO_i_n_35\,
      \L4_sum0__490_carry__2_i_3_3\(3) => \ROs[3].RO_i_n_36\,
      \L4_sum0__490_carry__2_i_3_3\(2) => \ROs[3].RO_i_n_37\,
      \L4_sum0__490_carry__2_i_3_3\(1) => \ROs[3].RO_i_n_38\,
      \L4_sum0__490_carry__2_i_3_3\(0) => \ROs[3].RO_i_n_39\,
      \L4_sum0__490_carry__3_i_3_0\(3) => \ROs[4].RO_i_n_40\,
      \L4_sum0__490_carry__3_i_3_0\(2) => \ROs[4].RO_i_n_41\,
      \L4_sum0__490_carry__3_i_3_0\(1) => \ROs[4].RO_i_n_42\,
      \L4_sum0__490_carry__3_i_3_0\(0) => \ROs[4].RO_i_n_43\,
      \L4_sum0__490_carry__3_i_3_1\(3) => \ROs[4].RO_i_n_44\,
      \L4_sum0__490_carry__3_i_3_1\(2) => \ROs[4].RO_i_n_45\,
      \L4_sum0__490_carry__3_i_3_1\(1) => \ROs[4].RO_i_n_46\,
      \L4_sum0__490_carry__3_i_3_1\(0) => \ROs[4].RO_i_n_47\,
      \L4_sum0__490_carry__3_i_3_2\(3) => \ROs[3].RO_i_n_40\,
      \L4_sum0__490_carry__3_i_3_2\(2) => \ROs[3].RO_i_n_41\,
      \L4_sum0__490_carry__3_i_3_2\(1) => \ROs[3].RO_i_n_42\,
      \L4_sum0__490_carry__3_i_3_2\(0) => \ROs[3].RO_i_n_43\,
      \L4_sum0__490_carry__3_i_3_3\(3) => \ROs[3].RO_i_n_44\,
      \L4_sum0__490_carry__3_i_3_3\(2) => \ROs[3].RO_i_n_45\,
      \L4_sum0__490_carry__3_i_3_3\(1) => \ROs[3].RO_i_n_46\,
      \L4_sum0__490_carry__3_i_3_3\(0) => \ROs[3].RO_i_n_47\,
      \L4_sum0__490_carry__4_i_3_0\(3) => \ROs[4].RO_i_n_48\,
      \L4_sum0__490_carry__4_i_3_0\(2) => \ROs[4].RO_i_n_49\,
      \L4_sum0__490_carry__4_i_3_0\(1) => \ROs[4].RO_i_n_50\,
      \L4_sum0__490_carry__4_i_3_0\(0) => \ROs[4].RO_i_n_51\,
      \L4_sum0__490_carry__4_i_3_1\(3) => \ROs[4].RO_i_n_52\,
      \L4_sum0__490_carry__4_i_3_1\(2) => \ROs[4].RO_i_n_53\,
      \L4_sum0__490_carry__4_i_3_1\(1) => \ROs[4].RO_i_n_54\,
      \L4_sum0__490_carry__4_i_3_1\(0) => \ROs[4].RO_i_n_55\,
      \L4_sum0__490_carry__4_i_3_2\(3) => \ROs[3].RO_i_n_48\,
      \L4_sum0__490_carry__4_i_3_2\(2) => \ROs[3].RO_i_n_49\,
      \L4_sum0__490_carry__4_i_3_2\(1) => \ROs[3].RO_i_n_50\,
      \L4_sum0__490_carry__4_i_3_2\(0) => \ROs[3].RO_i_n_51\,
      \L4_sum0__490_carry__4_i_3_3\(3) => \ROs[3].RO_i_n_52\,
      \L4_sum0__490_carry__4_i_3_3\(2) => \ROs[3].RO_i_n_53\,
      \L4_sum0__490_carry__4_i_3_3\(1) => \ROs[3].RO_i_n_54\,
      \L4_sum0__490_carry__4_i_3_3\(0) => \ROs[3].RO_i_n_55\,
      \L4_sum0__490_carry__5_i_3_0\(3) => \ROs[4].RO_i_n_56\,
      \L4_sum0__490_carry__5_i_3_0\(2) => \ROs[4].RO_i_n_57\,
      \L4_sum0__490_carry__5_i_3_0\(1) => \ROs[4].RO_i_n_58\,
      \L4_sum0__490_carry__5_i_3_0\(0) => \ROs[4].RO_i_n_59\,
      \L4_sum0__490_carry__5_i_3_1\(3) => \ROs[4].RO_i_n_60\,
      \L4_sum0__490_carry__5_i_3_1\(2) => \ROs[4].RO_i_n_61\,
      \L4_sum0__490_carry__5_i_3_1\(1) => \ROs[4].RO_i_n_62\,
      \L4_sum0__490_carry__5_i_3_1\(0) => \ROs[4].RO_i_n_63\,
      \L4_sum0__490_carry__5_i_3_2\(3) => \ROs[3].RO_i_n_56\,
      \L4_sum0__490_carry__5_i_3_2\(2) => \ROs[3].RO_i_n_57\,
      \L4_sum0__490_carry__5_i_3_2\(1) => \ROs[3].RO_i_n_58\,
      \L4_sum0__490_carry__5_i_3_2\(0) => \ROs[3].RO_i_n_59\,
      \L4_sum0__490_carry__5_i_3_3\(3) => \ROs[3].RO_i_n_60\,
      \L4_sum0__490_carry__5_i_3_3\(2) => \ROs[3].RO_i_n_61\,
      \L4_sum0__490_carry__5_i_3_3\(1) => \ROs[3].RO_i_n_62\,
      \L4_sum0__490_carry__5_i_3_3\(0) => \ROs[3].RO_i_n_63\,
      \L4_sum0__490_carry__6_i_3_0\(3) => \ROs[4].RO_i_n_1\,
      \L4_sum0__490_carry__6_i_3_0\(2) => \ROs[4].RO_i_n_2\,
      \L4_sum0__490_carry__6_i_3_0\(1) => \ROs[4].RO_i_n_3\,
      \L4_sum0__490_carry__6_i_3_0\(0) => \ROs[4].RO_i_n_4\,
      \L4_sum0__490_carry__6_i_3_1\(3) => \ROs[3].RO_i_n_5\,
      \L4_sum0__490_carry__6_i_3_1\(2) => \ROs[3].RO_i_n_6\,
      \L4_sum0__490_carry__6_i_3_1\(1) => \ROs[3].RO_i_n_7\,
      \L4_sum0__490_carry__6_i_3_1\(0) => \ROs[3].RO_i_n_8\,
      \L4_sum0__490_carry__6_i_3_2\(3) => \ROs[3].RO_i_n_1\,
      \L4_sum0__490_carry__6_i_3_2\(2) => \ROs[3].RO_i_n_2\,
      \L4_sum0__490_carry__6_i_3_2\(1) => \ROs[3].RO_i_n_3\,
      \L4_sum0__490_carry__6_i_3_2\(0) => \ROs[3].RO_i_n_4\,
      \L4_sum0__490_carry__7_i_6_0\(0) => \ROs[3].RO_i_n_0\,
      \L4_sum0__490_carry_i_3_0\(2) => \ROs[4].RO_i_n_9\,
      \L4_sum0__490_carry_i_3_0\(1) => \ROs[4].RO_i_n_10\,
      \L4_sum0__490_carry_i_3_0\(0) => \ROs[4].RO_i_n_11\,
      \L4_sum0__490_carry_i_3_1\(3) => \ROs[4].RO_i_n_12\,
      \L4_sum0__490_carry_i_3_1\(2) => \ROs[4].RO_i_n_13\,
      \L4_sum0__490_carry_i_3_1\(1) => \ROs[4].RO_i_n_14\,
      \L4_sum0__490_carry_i_3_1\(0) => \ROs[4].RO_i_n_15\,
      \L4_sum0__490_carry_i_3_2\(2) => \ROs[3].RO_i_n_9\,
      \L4_sum0__490_carry_i_3_2\(1) => \ROs[3].RO_i_n_10\,
      \L4_sum0__490_carry_i_3_2\(0) => \ROs[3].RO_i_n_11\,
      \L4_sum0__490_carry_i_3_3\(3) => \ROs[3].RO_i_n_12\,
      \L4_sum0__490_carry_i_3_3\(2) => \ROs[3].RO_i_n_13\,
      \L4_sum0__490_carry_i_3_3\(1) => \ROs[3].RO_i_n_14\,
      \L4_sum0__490_carry_i_3_3\(0) => \ROs[3].RO_i_n_15\,
      \L4_sum0__596_carry__0_i_7_0\(3) => \ROs[9].RO_i_n_16\,
      \L4_sum0__596_carry__0_i_7_0\(2) => \ROs[9].RO_i_n_17\,
      \L4_sum0__596_carry__0_i_7_0\(1) => \ROs[9].RO_i_n_18\,
      \L4_sum0__596_carry__0_i_7_0\(0) => \ROs[9].RO_i_n_19\,
      \L4_sum0__596_carry__0_i_7_1\(3) => \ROs[9].RO_i_n_20\,
      \L4_sum0__596_carry__0_i_7_1\(2) => \ROs[9].RO_i_n_21\,
      \L4_sum0__596_carry__0_i_7_1\(1) => \ROs[9].RO_i_n_22\,
      \L4_sum0__596_carry__0_i_7_1\(0) => \ROs[9].RO_i_n_23\,
      \L4_sum0__596_carry__0_i_7_2\(3) => \ROs[13].RO_i_n_16\,
      \L4_sum0__596_carry__0_i_7_2\(2) => \ROs[13].RO_i_n_17\,
      \L4_sum0__596_carry__0_i_7_2\(1) => \ROs[13].RO_i_n_18\,
      \L4_sum0__596_carry__0_i_7_2\(0) => \ROs[13].RO_i_n_19\,
      \L4_sum0__596_carry__0_i_7_3\(3) => \ROs[13].RO_i_n_20\,
      \L4_sum0__596_carry__0_i_7_3\(2) => \ROs[13].RO_i_n_21\,
      \L4_sum0__596_carry__0_i_7_3\(1) => \ROs[13].RO_i_n_22\,
      \L4_sum0__596_carry__0_i_7_3\(0) => \ROs[13].RO_i_n_23\,
      \L4_sum0__596_carry__0_i_8_0\(3) => \ROs[7].RO_i_n_16\,
      \L4_sum0__596_carry__0_i_8_0\(2) => \ROs[7].RO_i_n_17\,
      \L4_sum0__596_carry__0_i_8_0\(1) => \ROs[7].RO_i_n_18\,
      \L4_sum0__596_carry__0_i_8_0\(0) => \ROs[7].RO_i_n_19\,
      \L4_sum0__596_carry__0_i_8_1\(3) => \ROs[7].RO_i_n_20\,
      \L4_sum0__596_carry__0_i_8_1\(2) => \ROs[7].RO_i_n_21\,
      \L4_sum0__596_carry__0_i_8_1\(1) => \ROs[7].RO_i_n_22\,
      \L4_sum0__596_carry__0_i_8_1\(0) => \ROs[7].RO_i_n_23\,
      \L4_sum0__596_carry__1_i_7_0\(3) => \ROs[9].RO_i_n_24\,
      \L4_sum0__596_carry__1_i_7_0\(2) => \ROs[9].RO_i_n_25\,
      \L4_sum0__596_carry__1_i_7_0\(1) => \ROs[9].RO_i_n_26\,
      \L4_sum0__596_carry__1_i_7_0\(0) => \ROs[9].RO_i_n_27\,
      \L4_sum0__596_carry__1_i_7_1\(3) => \ROs[9].RO_i_n_28\,
      \L4_sum0__596_carry__1_i_7_1\(2) => \ROs[9].RO_i_n_29\,
      \L4_sum0__596_carry__1_i_7_1\(1) => \ROs[9].RO_i_n_30\,
      \L4_sum0__596_carry__1_i_7_1\(0) => \ROs[9].RO_i_n_31\,
      \L4_sum0__596_carry__1_i_7_2\(3) => \ROs[13].RO_i_n_24\,
      \L4_sum0__596_carry__1_i_7_2\(2) => \ROs[13].RO_i_n_25\,
      \L4_sum0__596_carry__1_i_7_2\(1) => \ROs[13].RO_i_n_26\,
      \L4_sum0__596_carry__1_i_7_2\(0) => \ROs[13].RO_i_n_27\,
      \L4_sum0__596_carry__1_i_7_3\(3) => \ROs[13].RO_i_n_28\,
      \L4_sum0__596_carry__1_i_7_3\(2) => \ROs[13].RO_i_n_29\,
      \L4_sum0__596_carry__1_i_7_3\(1) => \ROs[13].RO_i_n_30\,
      \L4_sum0__596_carry__1_i_7_3\(0) => \ROs[13].RO_i_n_31\,
      \L4_sum0__596_carry__1_i_8_0\(3) => \ROs[7].RO_i_n_24\,
      \L4_sum0__596_carry__1_i_8_0\(2) => \ROs[7].RO_i_n_25\,
      \L4_sum0__596_carry__1_i_8_0\(1) => \ROs[7].RO_i_n_26\,
      \L4_sum0__596_carry__1_i_8_0\(0) => \ROs[7].RO_i_n_27\,
      \L4_sum0__596_carry__1_i_8_1\(3) => \ROs[7].RO_i_n_28\,
      \L4_sum0__596_carry__1_i_8_1\(2) => \ROs[7].RO_i_n_29\,
      \L4_sum0__596_carry__1_i_8_1\(1) => \ROs[7].RO_i_n_30\,
      \L4_sum0__596_carry__1_i_8_1\(0) => \ROs[7].RO_i_n_31\,
      \L4_sum0__596_carry__2_i_7_0\(3) => \ROs[9].RO_i_n_32\,
      \L4_sum0__596_carry__2_i_7_0\(2) => \ROs[9].RO_i_n_33\,
      \L4_sum0__596_carry__2_i_7_0\(1) => \ROs[9].RO_i_n_34\,
      \L4_sum0__596_carry__2_i_7_0\(0) => \ROs[9].RO_i_n_35\,
      \L4_sum0__596_carry__2_i_7_1\(3) => \ROs[9].RO_i_n_36\,
      \L4_sum0__596_carry__2_i_7_1\(2) => \ROs[9].RO_i_n_37\,
      \L4_sum0__596_carry__2_i_7_1\(1) => \ROs[9].RO_i_n_38\,
      \L4_sum0__596_carry__2_i_7_1\(0) => \ROs[9].RO_i_n_39\,
      \L4_sum0__596_carry__2_i_7_2\(3) => \ROs[13].RO_i_n_32\,
      \L4_sum0__596_carry__2_i_7_2\(2) => \ROs[13].RO_i_n_33\,
      \L4_sum0__596_carry__2_i_7_2\(1) => \ROs[13].RO_i_n_34\,
      \L4_sum0__596_carry__2_i_7_2\(0) => \ROs[13].RO_i_n_35\,
      \L4_sum0__596_carry__2_i_7_3\(3) => \ROs[13].RO_i_n_36\,
      \L4_sum0__596_carry__2_i_7_3\(2) => \ROs[13].RO_i_n_37\,
      \L4_sum0__596_carry__2_i_7_3\(1) => \ROs[13].RO_i_n_38\,
      \L4_sum0__596_carry__2_i_7_3\(0) => \ROs[13].RO_i_n_39\,
      \L4_sum0__596_carry__2_i_8_0\(3) => \ROs[7].RO_i_n_32\,
      \L4_sum0__596_carry__2_i_8_0\(2) => \ROs[7].RO_i_n_33\,
      \L4_sum0__596_carry__2_i_8_0\(1) => \ROs[7].RO_i_n_34\,
      \L4_sum0__596_carry__2_i_8_0\(0) => \ROs[7].RO_i_n_35\,
      \L4_sum0__596_carry__2_i_8_1\(3) => \ROs[7].RO_i_n_36\,
      \L4_sum0__596_carry__2_i_8_1\(2) => \ROs[7].RO_i_n_37\,
      \L4_sum0__596_carry__2_i_8_1\(1) => \ROs[7].RO_i_n_38\,
      \L4_sum0__596_carry__2_i_8_1\(0) => \ROs[7].RO_i_n_39\,
      \L4_sum0__596_carry__3_i_7_0\(3) => \ROs[9].RO_i_n_40\,
      \L4_sum0__596_carry__3_i_7_0\(2) => \ROs[9].RO_i_n_41\,
      \L4_sum0__596_carry__3_i_7_0\(1) => \ROs[9].RO_i_n_42\,
      \L4_sum0__596_carry__3_i_7_0\(0) => \ROs[9].RO_i_n_43\,
      \L4_sum0__596_carry__3_i_7_1\(3) => \ROs[9].RO_i_n_44\,
      \L4_sum0__596_carry__3_i_7_1\(2) => \ROs[9].RO_i_n_45\,
      \L4_sum0__596_carry__3_i_7_1\(1) => \ROs[9].RO_i_n_46\,
      \L4_sum0__596_carry__3_i_7_1\(0) => \ROs[9].RO_i_n_47\,
      \L4_sum0__596_carry__3_i_7_2\(3) => \ROs[13].RO_i_n_40\,
      \L4_sum0__596_carry__3_i_7_2\(2) => \ROs[13].RO_i_n_41\,
      \L4_sum0__596_carry__3_i_7_2\(1) => \ROs[13].RO_i_n_42\,
      \L4_sum0__596_carry__3_i_7_2\(0) => \ROs[13].RO_i_n_43\,
      \L4_sum0__596_carry__3_i_7_3\(3) => \ROs[13].RO_i_n_44\,
      \L4_sum0__596_carry__3_i_7_3\(2) => \ROs[13].RO_i_n_45\,
      \L4_sum0__596_carry__3_i_7_3\(1) => \ROs[13].RO_i_n_46\,
      \L4_sum0__596_carry__3_i_7_3\(0) => \ROs[13].RO_i_n_47\,
      \L4_sum0__596_carry__3_i_8_0\(3) => \ROs[7].RO_i_n_40\,
      \L4_sum0__596_carry__3_i_8_0\(2) => \ROs[7].RO_i_n_41\,
      \L4_sum0__596_carry__3_i_8_0\(1) => \ROs[7].RO_i_n_42\,
      \L4_sum0__596_carry__3_i_8_0\(0) => \ROs[7].RO_i_n_43\,
      \L4_sum0__596_carry__3_i_8_1\(3) => \ROs[7].RO_i_n_44\,
      \L4_sum0__596_carry__3_i_8_1\(2) => \ROs[7].RO_i_n_45\,
      \L4_sum0__596_carry__3_i_8_1\(1) => \ROs[7].RO_i_n_46\,
      \L4_sum0__596_carry__3_i_8_1\(0) => \ROs[7].RO_i_n_47\,
      \L4_sum0__596_carry__4_i_7_0\(3) => \ROs[9].RO_i_n_48\,
      \L4_sum0__596_carry__4_i_7_0\(2) => \ROs[9].RO_i_n_49\,
      \L4_sum0__596_carry__4_i_7_0\(1) => \ROs[9].RO_i_n_50\,
      \L4_sum0__596_carry__4_i_7_0\(0) => \ROs[9].RO_i_n_51\,
      \L4_sum0__596_carry__4_i_7_1\(3) => \ROs[9].RO_i_n_52\,
      \L4_sum0__596_carry__4_i_7_1\(2) => \ROs[9].RO_i_n_53\,
      \L4_sum0__596_carry__4_i_7_1\(1) => \ROs[9].RO_i_n_54\,
      \L4_sum0__596_carry__4_i_7_1\(0) => \ROs[9].RO_i_n_55\,
      \L4_sum0__596_carry__4_i_7_2\(3) => \ROs[13].RO_i_n_48\,
      \L4_sum0__596_carry__4_i_7_2\(2) => \ROs[13].RO_i_n_49\,
      \L4_sum0__596_carry__4_i_7_2\(1) => \ROs[13].RO_i_n_50\,
      \L4_sum0__596_carry__4_i_7_2\(0) => \ROs[13].RO_i_n_51\,
      \L4_sum0__596_carry__4_i_7_3\(3) => \ROs[13].RO_i_n_52\,
      \L4_sum0__596_carry__4_i_7_3\(2) => \ROs[13].RO_i_n_53\,
      \L4_sum0__596_carry__4_i_7_3\(1) => \ROs[13].RO_i_n_54\,
      \L4_sum0__596_carry__4_i_7_3\(0) => \ROs[13].RO_i_n_55\,
      \L4_sum0__596_carry__4_i_8_0\(3) => \ROs[7].RO_i_n_48\,
      \L4_sum0__596_carry__4_i_8_0\(2) => \ROs[7].RO_i_n_49\,
      \L4_sum0__596_carry__4_i_8_0\(1) => \ROs[7].RO_i_n_50\,
      \L4_sum0__596_carry__4_i_8_0\(0) => \ROs[7].RO_i_n_51\,
      \L4_sum0__596_carry__4_i_8_1\(3) => \ROs[7].RO_i_n_52\,
      \L4_sum0__596_carry__4_i_8_1\(2) => \ROs[7].RO_i_n_53\,
      \L4_sum0__596_carry__4_i_8_1\(1) => \ROs[7].RO_i_n_54\,
      \L4_sum0__596_carry__4_i_8_1\(0) => \ROs[7].RO_i_n_55\,
      \L4_sum0__596_carry__5_i_7_0\(3) => \ROs[9].RO_i_n_56\,
      \L4_sum0__596_carry__5_i_7_0\(2) => \ROs[9].RO_i_n_57\,
      \L4_sum0__596_carry__5_i_7_0\(1) => \ROs[9].RO_i_n_58\,
      \L4_sum0__596_carry__5_i_7_0\(0) => \ROs[9].RO_i_n_59\,
      \L4_sum0__596_carry__5_i_7_1\(3) => \ROs[9].RO_i_n_60\,
      \L4_sum0__596_carry__5_i_7_1\(2) => \ROs[9].RO_i_n_61\,
      \L4_sum0__596_carry__5_i_7_1\(1) => \ROs[9].RO_i_n_62\,
      \L4_sum0__596_carry__5_i_7_1\(0) => \ROs[9].RO_i_n_63\,
      \L4_sum0__596_carry__5_i_7_2\(3) => \ROs[13].RO_i_n_56\,
      \L4_sum0__596_carry__5_i_7_2\(2) => \ROs[13].RO_i_n_57\,
      \L4_sum0__596_carry__5_i_7_2\(1) => \ROs[13].RO_i_n_58\,
      \L4_sum0__596_carry__5_i_7_2\(0) => \ROs[13].RO_i_n_59\,
      \L4_sum0__596_carry__5_i_7_3\(3) => \ROs[13].RO_i_n_60\,
      \L4_sum0__596_carry__5_i_7_3\(2) => \ROs[13].RO_i_n_61\,
      \L4_sum0__596_carry__5_i_7_3\(1) => \ROs[13].RO_i_n_62\,
      \L4_sum0__596_carry__5_i_7_3\(0) => \ROs[13].RO_i_n_63\,
      \L4_sum0__596_carry__5_i_8_0\(3) => \ROs[7].RO_i_n_56\,
      \L4_sum0__596_carry__5_i_8_0\(2) => \ROs[7].RO_i_n_57\,
      \L4_sum0__596_carry__5_i_8_0\(1) => \ROs[7].RO_i_n_58\,
      \L4_sum0__596_carry__5_i_8_0\(0) => \ROs[7].RO_i_n_59\,
      \L4_sum0__596_carry__5_i_8_1\(3) => \ROs[7].RO_i_n_60\,
      \L4_sum0__596_carry__5_i_8_1\(2) => \ROs[7].RO_i_n_61\,
      \L4_sum0__596_carry__5_i_8_1\(1) => \ROs[7].RO_i_n_62\,
      \L4_sum0__596_carry__5_i_8_1\(0) => \ROs[7].RO_i_n_63\,
      \L4_sum0__596_carry__6_i_7_0\(3) => \ROs[9].RO_i_n_5\,
      \L4_sum0__596_carry__6_i_7_0\(2) => \ROs[9].RO_i_n_6\,
      \L4_sum0__596_carry__6_i_7_0\(1) => \ROs[9].RO_i_n_7\,
      \L4_sum0__596_carry__6_i_7_0\(0) => \ROs[9].RO_i_n_8\,
      \L4_sum0__596_carry__6_i_7_1\(3) => \ROs[9].RO_i_n_1\,
      \L4_sum0__596_carry__6_i_7_1\(2) => \ROs[9].RO_i_n_2\,
      \L4_sum0__596_carry__6_i_7_1\(1) => \ROs[9].RO_i_n_3\,
      \L4_sum0__596_carry__6_i_7_1\(0) => \ROs[9].RO_i_n_4\,
      \L4_sum0__596_carry__6_i_7_2\(3) => \ROs[13].RO_i_n_5\,
      \L4_sum0__596_carry__6_i_7_2\(2) => \ROs[13].RO_i_n_6\,
      \L4_sum0__596_carry__6_i_7_2\(1) => \ROs[13].RO_i_n_7\,
      \L4_sum0__596_carry__6_i_7_2\(0) => \ROs[13].RO_i_n_8\,
      \L4_sum0__596_carry__6_i_7_3\(3) => \ROs[13].RO_i_n_1\,
      \L4_sum0__596_carry__6_i_7_3\(2) => \ROs[13].RO_i_n_2\,
      \L4_sum0__596_carry__6_i_7_3\(1) => \ROs[13].RO_i_n_3\,
      \L4_sum0__596_carry__6_i_7_3\(0) => \ROs[13].RO_i_n_4\,
      \L4_sum0__596_carry__6_i_8_0\(3) => \ROs[7].RO_i_n_5\,
      \L4_sum0__596_carry__6_i_8_0\(2) => \ROs[7].RO_i_n_6\,
      \L4_sum0__596_carry__6_i_8_0\(1) => \ROs[7].RO_i_n_7\,
      \L4_sum0__596_carry__6_i_8_0\(0) => \ROs[7].RO_i_n_8\,
      \L4_sum0__596_carry__6_i_8_1\(3) => \ROs[7].RO_i_n_1\,
      \L4_sum0__596_carry__6_i_8_1\(2) => \ROs[7].RO_i_n_2\,
      \L4_sum0__596_carry__6_i_8_1\(1) => \ROs[7].RO_i_n_3\,
      \L4_sum0__596_carry__6_i_8_1\(0) => \ROs[7].RO_i_n_4\,
      \L4_sum0__596_carry__7_i_6_0\(0) => \ROs[9].RO_i_n_0\,
      \L4_sum0__596_carry__7_i_6_1\(0) => \ROs[13].RO_i_n_0\,
      \L4_sum0__596_carry__7_i_7_0\(0) => \ROs[7].RO_i_n_0\,
      \L4_sum0__596_carry_i_7_0\(2) => \ROs[9].RO_i_n_9\,
      \L4_sum0__596_carry_i_7_0\(1) => \ROs[9].RO_i_n_10\,
      \L4_sum0__596_carry_i_7_0\(0) => \ROs[9].RO_i_n_11\,
      \L4_sum0__596_carry_i_7_1\(3) => \ROs[9].RO_i_n_12\,
      \L4_sum0__596_carry_i_7_1\(2) => \ROs[9].RO_i_n_13\,
      \L4_sum0__596_carry_i_7_1\(1) => \ROs[9].RO_i_n_14\,
      \L4_sum0__596_carry_i_7_1\(0) => \ROs[9].RO_i_n_15\,
      \L4_sum0__596_carry_i_7_2\(2) => \ROs[13].RO_i_n_9\,
      \L4_sum0__596_carry_i_7_2\(1) => \ROs[13].RO_i_n_10\,
      \L4_sum0__596_carry_i_7_2\(0) => \ROs[13].RO_i_n_11\,
      \L4_sum0__596_carry_i_7_3\(3) => \ROs[13].RO_i_n_12\,
      \L4_sum0__596_carry_i_7_3\(2) => \ROs[13].RO_i_n_13\,
      \L4_sum0__596_carry_i_7_3\(1) => \ROs[13].RO_i_n_14\,
      \L4_sum0__596_carry_i_7_3\(0) => \ROs[13].RO_i_n_15\,
      \ROs[15].count\(31 downto 0) => \ROs[15].count\(31 downto 0),
      S(0) => \ROs[4].RO_i_n_0\,
      \monitor_count_reg[3]\(2) => \ROs[7].RO_i_n_9\,
      \monitor_count_reg[3]\(1) => \ROs[7].RO_i_n_10\,
      \monitor_count_reg[3]\(0) => \ROs[7].RO_i_n_11\,
      \monitor_count_reg[3]_0\(3) => \ROs[7].RO_i_n_12\,
      \monitor_count_reg[3]_0\(2) => \ROs[7].RO_i_n_13\,
      \monitor_count_reg[3]_0\(1) => \ROs[7].RO_i_n_14\,
      \monitor_count_reg[3]_0\(0) => \ROs[7].RO_i_n_15\
    );
\monitor_count_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => enable,
      CE => '1',
      CLR => reset,
      D => final_sum(0),
      Q => monitor_count(0)
    );
\monitor_count_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => enable,
      CE => '1',
      CLR => reset,
      D => final_sum(10),
      Q => monitor_count(10)
    );
\monitor_count_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => enable,
      CE => '1',
      CLR => reset,
      D => final_sum(11),
      Q => monitor_count(11)
    );
\monitor_count_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => enable,
      CE => '1',
      CLR => reset,
      D => final_sum(12),
      Q => monitor_count(12)
    );
\monitor_count_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => enable,
      CE => '1',
      CLR => reset,
      D => final_sum(13),
      Q => monitor_count(13)
    );
\monitor_count_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => enable,
      CE => '1',
      CLR => reset,
      D => final_sum(14),
      Q => monitor_count(14)
    );
\monitor_count_reg[15]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => enable,
      CE => '1',
      CLR => reset,
      D => final_sum(15),
      Q => monitor_count(15)
    );
\monitor_count_reg[16]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => enable,
      CE => '1',
      CLR => reset,
      D => final_sum(16),
      Q => monitor_count(16)
    );
\monitor_count_reg[17]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => enable,
      CE => '1',
      CLR => reset,
      D => final_sum(17),
      Q => monitor_count(17)
    );
\monitor_count_reg[18]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => enable,
      CE => '1',
      CLR => reset,
      D => final_sum(18),
      Q => monitor_count(18)
    );
\monitor_count_reg[19]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => enable,
      CE => '1',
      CLR => reset,
      D => final_sum(19),
      Q => monitor_count(19)
    );
\monitor_count_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => enable,
      CE => '1',
      CLR => reset,
      D => final_sum(1),
      Q => monitor_count(1)
    );
\monitor_count_reg[20]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => enable,
      CE => '1',
      CLR => reset,
      D => final_sum(20),
      Q => monitor_count(20)
    );
\monitor_count_reg[21]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => enable,
      CE => '1',
      CLR => reset,
      D => final_sum(21),
      Q => monitor_count(21)
    );
\monitor_count_reg[22]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => enable,
      CE => '1',
      CLR => reset,
      D => final_sum(22),
      Q => monitor_count(22)
    );
\monitor_count_reg[23]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => enable,
      CE => '1',
      CLR => reset,
      D => final_sum(23),
      Q => monitor_count(23)
    );
\monitor_count_reg[24]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => enable,
      CE => '1',
      CLR => reset,
      D => final_sum(24),
      Q => monitor_count(24)
    );
\monitor_count_reg[25]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => enable,
      CE => '1',
      CLR => reset,
      D => final_sum(25),
      Q => monitor_count(25)
    );
\monitor_count_reg[26]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => enable,
      CE => '1',
      CLR => reset,
      D => final_sum(26),
      Q => monitor_count(26)
    );
\monitor_count_reg[27]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => enable,
      CE => '1',
      CLR => reset,
      D => final_sum(27),
      Q => monitor_count(27)
    );
\monitor_count_reg[28]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => enable,
      CE => '1',
      CLR => reset,
      D => final_sum(28),
      Q => monitor_count(28)
    );
\monitor_count_reg[29]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => enable,
      CE => '1',
      CLR => reset,
      D => final_sum(29),
      Q => monitor_count(29)
    );
\monitor_count_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => enable,
      CE => '1',
      CLR => reset,
      D => final_sum(2),
      Q => monitor_count(2)
    );
\monitor_count_reg[30]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => enable,
      CE => '1',
      CLR => reset,
      D => final_sum(30),
      Q => monitor_count(30)
    );
\monitor_count_reg[31]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => enable,
      CE => '1',
      CLR => reset,
      D => final_sum(31),
      Q => monitor_count(31)
    );
\monitor_count_reg[32]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => enable,
      CE => '1',
      CLR => reset,
      D => final_sum(32),
      Q => monitor_count(32)
    );
\monitor_count_reg[33]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => enable,
      CE => '1',
      CLR => reset,
      D => final_sum(33),
      Q => monitor_count(33)
    );
\monitor_count_reg[34]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => enable,
      CE => '1',
      CLR => reset,
      D => final_sum(34),
      Q => monitor_count(34)
    );
\monitor_count_reg[35]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => enable,
      CE => '1',
      CLR => reset,
      D => final_sum(35),
      Q => monitor_count(35)
    );
\monitor_count_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => enable,
      CE => '1',
      CLR => reset,
      D => final_sum(3),
      Q => monitor_count(3)
    );
\monitor_count_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => enable,
      CE => '1',
      CLR => reset,
      D => final_sum(4),
      Q => monitor_count(4)
    );
\monitor_count_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => enable,
      CE => '1',
      CLR => reset,
      D => final_sum(5),
      Q => monitor_count(5)
    );
\monitor_count_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => enable,
      CE => '1',
      CLR => reset,
      D => final_sum(6),
      Q => monitor_count(6)
    );
\monitor_count_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => enable,
      CE => '1',
      CLR => reset,
      D => final_sum(7),
      Q => monitor_count(7)
    );
\monitor_count_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => enable,
      CE => '1',
      CLR => reset,
      D => final_sum(8),
      Q => monitor_count(8)
    );
\monitor_count_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => enable,
      CE => '1',
      CLR => reset,
      D => final_sum(9),
      Q => monitor_count(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  port (
    enable : in STD_LOGIC;
    reset : in STD_LOGIC;
    monitor_count : out STD_LOGIC_VECTOR ( 35 downto 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "design_2_ring_osc_top_0_1,ring_osc_top,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "yes";
  attribute IP_DEFINITION_SOURCE : string;
  attribute IP_DEFINITION_SOURCE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "module_ref";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "ring_osc_top,Vivado 2020.1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of reset : signal is "xilinx.com:signal:reset:1.0 reset RST";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of reset : signal is "XIL_INTERFACENAME reset, POLARITY ACTIVE_LOW, INSERT_VIP 0";
begin
inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ring_osc_top
     port map (
      enable => enable,
      monitor_count(35 downto 0) => monitor_count(35 downto 0),
      reset => reset
    );
end STRUCTURE;
