$date
  Sat Apr  6 00:28:03 2019
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module bp_circuito1 $end
$var reg 1 ! test_out_f1 $end
$var reg 1 " test_out_f2 $end
$var reg 1 # test_in_a $end
$var reg 1 $ test_in_b $end
$var reg 1 % test_in_c $end
$scope module uut $end
$var reg 1 & f1 $end
$var reg 1 ' f2 $end
$var reg 1 ( a $end
$var reg 1 ) b $end
$var reg 1 * c $end
$var reg 1 + nota $end
$var reg 1 , notb $end
$var reg 1 - nota_or_notb $end
$scope module not1_a $end
$var reg 1 . y0 $end
$var reg 1 / x0 $end
$upscope $end
$scope module not1_b $end
$var reg 1 0 y0 $end
$var reg 1 1 x0 $end
$upscope $end
$scope module or2_1 $end
$var reg 1 2 y0 $end
$var reg 1 3 x0 $end
$var reg 1 4 x1 $end
$upscope $end
$scope module or2_2 $end
$var reg 1 5 y0 $end
$var reg 1 6 x0 $end
$var reg 1 7 x1 $end
$upscope $end
$scope module and2_ab $end
$var reg 1 8 y0 $end
$var reg 1 9 x0 $end
$var reg 1 : x1 $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
0!
0"
0#
0$
0%
0&
0'
0(
0)
0*
1+
1,
1-
1.
0/
10
01
12
13
14
05
06
07
08
09
1:
#100000000
1"
1%
1'
1*
18
19
#200000000
1!
0"
1$
0%
1&
0'
1)
0*
0,
00
11
04
15
17
08
09
#300000000
0"
1#
1%
0'
1(
1*
0+
0-
0.
1/
02
03
16
08
19
0:
#400000000
0$
0%
0)
0*
1,
1-
10
01
12
14
07
09
1:
#500000000
1"
1%
1'
1*
18
19
#600000000
0"
1$
0%
0'
1)
0*
0,
0-
00
11
02
04
17
08
09
0:
#700000000
1%
1*
19
