

================================================================
== Vivado HLS Report for 'dataflow_parent_loop_1'
================================================================
* Date:           Wed Nov 11 09:19:16 2020

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        out.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 7.747 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +------------+------------+------------+------------+------------+------------+---------+
    |     Latency (cycles)    |    Latency (absolute)   |         Interval        | Pipeline|
    |     min    |     max    |     min    |     max    |     min    |     max    |   Type  |
    +------------+------------+------------+------------+------------+------------+---------+
    |  1624042341|  1625988597| 16.240 sec | 16.260 sec |  1624042341|  1625988597|   none  |
    +------------+------------+------------+------------+------------+------------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------+------------+------------+---------------------+-----------+-----------+------+----------+
        |           |     Latency (cycles)    |      Iteration      |  Initiation Interval  | Trip |          |
        | Loop Name |     min    |     max    |       Latency       |  achieved |   target  | Count| Pipelined|
        +-----------+------------+------------+---------------------+-----------+-----------+------+----------+
        |- learn_k  |  1624042340|  1625988596| 65282266 ~ 67228522 |          -|          -|    26|    no    |
        +-----------+------------+------------+---------------------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 2, States = { 2 3 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBRAMWithByteEnable([4056 x i64]* %prototype_V)"   --->   Operation 4 'specbramwithbyteenable' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (1.76ns)   --->   "br label %.preheader10350"   --->   Operation 5 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 3.63>
ST_2 : Operation 6 [1/1] (0.00ns)   --->   "%p_0510_0 = phi i5 [ %k_V, %arrayctor.loop10.preheader ], [ 0, %newFuncRoot ]"   --->   Operation 6 'phi' 'p_0510_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 7 [1/1] (1.36ns)   --->   "%icmp_ln32 = icmp eq i5 %p_0510_0, -6" [HLSC_datapacking_64_bs.cpp:32]   --->   Operation 7 'icmp' 'icmp_ln32' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 26, i64 26, i64 26)"   --->   Operation 8 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecDataflowPipeline(i32 -1, i32 0, [21 x i8]* @dataflow_parent_loop, i5 %p_0510_0, i5 -6)" [HLSC_datapacking_64_bs.cpp:32]   --->   Operation 9 'specdataflowpipeline' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (1.78ns)   --->   "%k_V = add i5 %p_0510_0, 1" [HLSC_datapacking_64_bs.cpp:32]   --->   Operation 10 'add' 'k_V' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "br i1 %icmp_ln32, label %.preheader10339.preheader.0.exitStub, label %arrayctor.loop10.preheader" [HLSC_datapacking_64_bs.cpp:32]   --->   Operation 11 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [2/2] (3.63ns)   --->   "call fastcc void @dataflow_in_loop_lea([6238 x i32]* %hcl_trainLabels_V, i5 %p_0510_0, [973128 x i64]* %hcl_in_train_V, [26 x i32]* %compute1_V, [259584 x i64]* %hcl_rdv3_V, [4056 x i64]* %prototype_V, [259584 x i32]* %prototypeCounter_V)" [HLSC_datapacking_64_bs.cpp:32]   --->   Operation 12 'call' <Predicate = (!icmp_ln32)> <Delay = 3.63> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 13 'ret' <Predicate = (icmp_ln32)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str4) nounwind" [HLSC_datapacking_64_bs.cpp:32]   --->   Operation 14 'specloopname' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_3 : Operation 15 [1/2] (0.00ns)   --->   "call fastcc void @dataflow_in_loop_lea([6238 x i32]* %hcl_trainLabels_V, i5 %p_0510_0, [973128 x i64]* %hcl_in_train_V, [26 x i32]* %compute1_V, [259584 x i64]* %hcl_rdv3_V, [4056 x i64]* %prototype_V, [259584 x i32]* %prototypeCounter_V)" [HLSC_datapacking_64_bs.cpp:32]   --->   Operation 15 'call' <Predicate = (!icmp_ln32)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 16 [1/1] (0.00ns)   --->   "br label %.preheader10350" [HLSC_datapacking_64_bs.cpp:32]   --->   Operation 16 'br' <Predicate = (!icmp_ln32)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('k.V') with incoming values : ('k.V', HLSC_datapacking_64_bs.cpp:32) [10]  (1.77 ns)

 <State 2>: 3.63ns
The critical path consists of the following:
	'phi' operation ('k.V') with incoming values : ('k.V', HLSC_datapacking_64_bs.cpp:32) [10]  (0 ns)
	'call' operation ('call_ln32', HLSC_datapacking_64_bs.cpp:32) to 'dataflow_in_loop_lea' [18]  (3.63 ns)

 <State 3>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
