{"vcs1":{"timestamp_begin":1685118604.077487132, "rt":1.32, "ut":0.31, "st":0.18}}
{"vcselab":{"timestamp_begin":1685118605.463512349, "rt":1.07, "ut":0.29, "st":0.05}}
{"link":{"timestamp_begin":1685118606.592323050, "rt":0.59, "ut":0.28, "st":0.18}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1685118603.616554551}
{"VCS_COMP_START_TIME": 1685118603.616554551}
{"VCS_COMP_END_TIME": 1685118608.826773456}
{"VCS_USER_OPTIONS": "testbench.v SRAM.v -full64 -R -debug_access+all +v2k +neg_tchk"}
{"vcs1": {"peak_mem": 349136}}
{"stitch_vcselab": {"peak_mem": 230452}}
