/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [6:0] _01_;
  reg [8:0] _02_;
  wire [5:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [15:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [10:0] celloutsig_0_13z;
  wire [22:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [13:0] celloutsig_0_1z;
  wire [4:0] celloutsig_0_2z;
  wire [6:0] celloutsig_0_4z;
  wire [13:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [3:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [10:0] celloutsig_1_10z;
  wire [5:0] celloutsig_1_11z;
  wire [6:0] celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire [8:0] celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [18:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [9:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [12:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_14z = in_data[129] ? celloutsig_1_13z : celloutsig_1_5z;
  assign celloutsig_1_7z = ~(celloutsig_1_6z[12] | _00_);
  assign celloutsig_0_6z = ~celloutsig_0_0z[1];
  assign celloutsig_0_9z = ~celloutsig_0_0z[3];
  assign celloutsig_0_7z = ~((celloutsig_0_1z[5] | in_data[93]) & celloutsig_0_2z[0]);
  assign celloutsig_0_10z = ~((celloutsig_0_0z[4] | celloutsig_0_0z[4]) & (celloutsig_0_2z[0] | celloutsig_0_2z[3]));
  assign celloutsig_1_18z = celloutsig_1_14z | celloutsig_1_4z[0];
  reg [2:0] _10_;
  always_ff @(posedge celloutsig_1_19z, posedge clkin_data[32])
    if (clkin_data[32]) _10_ <= 3'h0;
    else _10_ <= { celloutsig_0_15z[9], celloutsig_0_6z, celloutsig_0_7z };
  assign out_data[2:0] = _10_;
  reg [6:0] _11_;
  always_ff @(negedge clkin_data[0], negedge clkin_data[96])
    if (!clkin_data[96]) _11_ <= 7'h00;
    else _11_ <= in_data[120:114];
  assign { _01_[6], _00_, _01_[4:0] } = _11_;
  always_ff @(posedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _02_ <= 9'h000;
    else _02_ <= in_data[108:100];
  assign celloutsig_0_15z = { celloutsig_0_1z[12], celloutsig_0_13z, celloutsig_0_9z, celloutsig_0_8z, celloutsig_0_0z } / { 1'h1, celloutsig_0_5z[11:9], celloutsig_0_5z[13:12], celloutsig_0_5z[6], celloutsig_0_11z };
  assign celloutsig_1_5z = celloutsig_1_2z[16:10] == { _01_[6], _00_, _01_[4:0] };
  assign celloutsig_1_8z = { celloutsig_1_6z[10:9], celloutsig_1_6z[12:9], celloutsig_1_6z[4:1] } == { celloutsig_1_2z[11:3], celloutsig_1_7z };
  assign celloutsig_0_12z = { celloutsig_0_4z[4:2], celloutsig_0_7z, celloutsig_0_9z } >= celloutsig_0_1z[6:2];
  assign celloutsig_1_19z = celloutsig_1_4z[5:0] || celloutsig_1_16z[8:3];
  assign celloutsig_1_10z = { celloutsig_1_4z[9:1], celloutsig_1_7z, celloutsig_1_8z } % { 1'h1, in_data[190:181] };
  assign celloutsig_0_0z = in_data[67:62] * in_data[76:71];
  assign celloutsig_0_4z = in_data[25:19] * { celloutsig_0_2z[2:1], celloutsig_0_2z };
  assign celloutsig_0_13z = ~ { celloutsig_0_4z[5:0], celloutsig_0_8z, celloutsig_0_10z };
  assign celloutsig_1_2z = ~ in_data[132:114];
  assign celloutsig_0_2z = celloutsig_0_1z[7:3] | celloutsig_0_1z[8:4];
  assign celloutsig_1_12z = { celloutsig_1_7z, celloutsig_1_11z } | _02_[8:2];
  assign celloutsig_1_13z = celloutsig_1_10z[8] & _02_[6];
  assign celloutsig_1_3z = ^ in_data[161:145];
  assign celloutsig_0_8z = celloutsig_0_0z[3:0] >> { celloutsig_0_1z[6:5], celloutsig_0_6z, celloutsig_0_7z };
  assign celloutsig_0_1z = { in_data[75:74], celloutsig_0_0z, celloutsig_0_0z } >> { celloutsig_0_0z[4:3], celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_1_11z = { celloutsig_1_6z[11:9], celloutsig_1_6z[12:10] } << celloutsig_1_4z[6:1];
  assign celloutsig_1_4z = { celloutsig_1_3z, _02_ } - { celloutsig_1_2z[7], _02_ };
  assign celloutsig_1_16z = { celloutsig_1_6z[10:9], celloutsig_1_12z } ^ { _02_[8:1], celloutsig_1_7z };
  assign celloutsig_0_11z = { celloutsig_0_10z, celloutsig_0_10z, celloutsig_0_5z[13:9], celloutsig_0_5z[13:12], celloutsig_0_5z[6:0] } ^ { in_data[70:56], celloutsig_0_6z };
  assign celloutsig_0_16z = ~((celloutsig_0_6z & celloutsig_0_11z[9]) | (celloutsig_0_5z[11] & celloutsig_0_12z));
  assign { celloutsig_0_5z[5:0], celloutsig_0_5z[11:9], celloutsig_0_5z[13:12], celloutsig_0_5z[6] } = ~ { celloutsig_0_10z, celloutsig_0_2z, celloutsig_0_0z };
  assign { celloutsig_1_6z[12:9], celloutsig_1_6z[4:0] } = ~ _02_;
  assign _01_[5] = _00_;
  assign celloutsig_0_5z[8:7] = celloutsig_0_5z[13:12];
  assign celloutsig_1_6z[8:5] = celloutsig_1_6z[12:9];
  assign { out_data[128], out_data[96], out_data[32] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_16z };
endmodule
