// Seed: 3671964165
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  integer id_6 (
      .id_0(id_5),
      .id_1(id_4),
      .id_2(1)
  );
  wire id_7;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  input wire id_9;
  output wire id_8;
  inout wire id_7;
  inout wire id_6;
  output wire id_5;
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  genvar id_10, id_11;
  wire id_12, id_13;
  module_0 modCall_1 (
      id_12,
      id_5,
      id_10,
      id_3,
      id_12
  );
  assign id_11 = id_13;
  assign id_4  = 1'h0;
endmodule
