
D:\Computer Science\HiveX\Firmware\HiveX_Motor_Example\Debug\HiveX_Motor_Example.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000018ac  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000054  080019b8  080019b8  000119b8  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  08001a0c  08001a0c  00011a0c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  08001a10  08001a10  00011a10  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         00000004  20000000  08001a14  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          000000a0  20000004  08001a18  00020004  2**2
                  ALLOC
  7 ._user_heap_stack 00000600  200000a4  08001a18  000200a4  2**0
                  ALLOC
  8 .ARM.attributes 00000029  00000000  00000000  00020004  2**0
                  CONTENTS, READONLY
  9 .debug_info   0001417c  00000000  00000000  0002002d  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 00002b5c  00000000  00000000  000341a9  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00005bcc  00000000  00000000  00036d05  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_aranges 00000900  00000000  00000000  0003c8d8  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000ab0  00000000  00000000  0003d1d8  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   00005464  00000000  00000000  0003dc88  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    0000331f  00000000  00000000  000430ec  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .comment      0000007c  00000000  00000000  0004640b  2**0
                  CONTENTS, READONLY
 17 .debug_frame  000019b0  00000000  00000000  00046488  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000004 	.word	0x20000004
 8000128:	00000000 	.word	0x00000000
 800012c:	080019a0 	.word	0x080019a0

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000008 	.word	0x20000008
 8000148:	080019a0 	.word	0x080019a0

0800014c <__aeabi_frsub>:
 800014c:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000150:	e002      	b.n	8000158 <__addsf3>
 8000152:	bf00      	nop

08000154 <__aeabi_fsub>:
 8000154:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000158 <__addsf3>:
 8000158:	0042      	lsls	r2, r0, #1
 800015a:	bf1f      	itttt	ne
 800015c:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000160:	ea92 0f03 	teqne	r2, r3
 8000164:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000168:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 800016c:	d06a      	beq.n	8000244 <__addsf3+0xec>
 800016e:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000172:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000176:	bfc1      	itttt	gt
 8000178:	18d2      	addgt	r2, r2, r3
 800017a:	4041      	eorgt	r1, r0
 800017c:	4048      	eorgt	r0, r1
 800017e:	4041      	eorgt	r1, r0
 8000180:	bfb8      	it	lt
 8000182:	425b      	neglt	r3, r3
 8000184:	2b19      	cmp	r3, #25
 8000186:	bf88      	it	hi
 8000188:	4770      	bxhi	lr
 800018a:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 800018e:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000192:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000196:	bf18      	it	ne
 8000198:	4240      	negne	r0, r0
 800019a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 800019e:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 80001a2:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 80001a6:	bf18      	it	ne
 80001a8:	4249      	negne	r1, r1
 80001aa:	ea92 0f03 	teq	r2, r3
 80001ae:	d03f      	beq.n	8000230 <__addsf3+0xd8>
 80001b0:	f1a2 0201 	sub.w	r2, r2, #1
 80001b4:	fa41 fc03 	asr.w	ip, r1, r3
 80001b8:	eb10 000c 	adds.w	r0, r0, ip
 80001bc:	f1c3 0320 	rsb	r3, r3, #32
 80001c0:	fa01 f103 	lsl.w	r1, r1, r3
 80001c4:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 80001c8:	d502      	bpl.n	80001d0 <__addsf3+0x78>
 80001ca:	4249      	negs	r1, r1
 80001cc:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 80001d0:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 80001d4:	d313      	bcc.n	80001fe <__addsf3+0xa6>
 80001d6:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 80001da:	d306      	bcc.n	80001ea <__addsf3+0x92>
 80001dc:	0840      	lsrs	r0, r0, #1
 80001de:	ea4f 0131 	mov.w	r1, r1, rrx
 80001e2:	f102 0201 	add.w	r2, r2, #1
 80001e6:	2afe      	cmp	r2, #254	; 0xfe
 80001e8:	d251      	bcs.n	800028e <__addsf3+0x136>
 80001ea:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 80001ee:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 80001f2:	bf08      	it	eq
 80001f4:	f020 0001 	biceq.w	r0, r0, #1
 80001f8:	ea40 0003 	orr.w	r0, r0, r3
 80001fc:	4770      	bx	lr
 80001fe:	0049      	lsls	r1, r1, #1
 8000200:	eb40 0000 	adc.w	r0, r0, r0
 8000204:	f410 0f00 	tst.w	r0, #8388608	; 0x800000
 8000208:	f1a2 0201 	sub.w	r2, r2, #1
 800020c:	d1ed      	bne.n	80001ea <__addsf3+0x92>
 800020e:	fab0 fc80 	clz	ip, r0
 8000212:	f1ac 0c08 	sub.w	ip, ip, #8
 8000216:	ebb2 020c 	subs.w	r2, r2, ip
 800021a:	fa00 f00c 	lsl.w	r0, r0, ip
 800021e:	bfaa      	itet	ge
 8000220:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000224:	4252      	neglt	r2, r2
 8000226:	4318      	orrge	r0, r3
 8000228:	bfbc      	itt	lt
 800022a:	40d0      	lsrlt	r0, r2
 800022c:	4318      	orrlt	r0, r3
 800022e:	4770      	bx	lr
 8000230:	f092 0f00 	teq	r2, #0
 8000234:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000238:	bf06      	itte	eq
 800023a:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 800023e:	3201      	addeq	r2, #1
 8000240:	3b01      	subne	r3, #1
 8000242:	e7b5      	b.n	80001b0 <__addsf3+0x58>
 8000244:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000248:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 800024c:	bf18      	it	ne
 800024e:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000252:	d021      	beq.n	8000298 <__addsf3+0x140>
 8000254:	ea92 0f03 	teq	r2, r3
 8000258:	d004      	beq.n	8000264 <__addsf3+0x10c>
 800025a:	f092 0f00 	teq	r2, #0
 800025e:	bf08      	it	eq
 8000260:	4608      	moveq	r0, r1
 8000262:	4770      	bx	lr
 8000264:	ea90 0f01 	teq	r0, r1
 8000268:	bf1c      	itt	ne
 800026a:	2000      	movne	r0, #0
 800026c:	4770      	bxne	lr
 800026e:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000272:	d104      	bne.n	800027e <__addsf3+0x126>
 8000274:	0040      	lsls	r0, r0, #1
 8000276:	bf28      	it	cs
 8000278:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 800027c:	4770      	bx	lr
 800027e:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000282:	bf3c      	itt	cc
 8000284:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000288:	4770      	bxcc	lr
 800028a:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 800028e:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000292:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000296:	4770      	bx	lr
 8000298:	ea7f 6222 	mvns.w	r2, r2, asr #24
 800029c:	bf16      	itet	ne
 800029e:	4608      	movne	r0, r1
 80002a0:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 80002a4:	4601      	movne	r1, r0
 80002a6:	0242      	lsls	r2, r0, #9
 80002a8:	bf06      	itte	eq
 80002aa:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 80002ae:	ea90 0f01 	teqeq	r0, r1
 80002b2:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 80002b6:	4770      	bx	lr

080002b8 <__aeabi_ui2f>:
 80002b8:	f04f 0300 	mov.w	r3, #0
 80002bc:	e004      	b.n	80002c8 <__aeabi_i2f+0x8>
 80002be:	bf00      	nop

080002c0 <__aeabi_i2f>:
 80002c0:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 80002c4:	bf48      	it	mi
 80002c6:	4240      	negmi	r0, r0
 80002c8:	ea5f 0c00 	movs.w	ip, r0
 80002cc:	bf08      	it	eq
 80002ce:	4770      	bxeq	lr
 80002d0:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 80002d4:	4601      	mov	r1, r0
 80002d6:	f04f 0000 	mov.w	r0, #0
 80002da:	e01c      	b.n	8000316 <__aeabi_l2f+0x2a>

080002dc <__aeabi_ul2f>:
 80002dc:	ea50 0201 	orrs.w	r2, r0, r1
 80002e0:	bf08      	it	eq
 80002e2:	4770      	bxeq	lr
 80002e4:	f04f 0300 	mov.w	r3, #0
 80002e8:	e00a      	b.n	8000300 <__aeabi_l2f+0x14>
 80002ea:	bf00      	nop

080002ec <__aeabi_l2f>:
 80002ec:	ea50 0201 	orrs.w	r2, r0, r1
 80002f0:	bf08      	it	eq
 80002f2:	4770      	bxeq	lr
 80002f4:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 80002f8:	d502      	bpl.n	8000300 <__aeabi_l2f+0x14>
 80002fa:	4240      	negs	r0, r0
 80002fc:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000300:	ea5f 0c01 	movs.w	ip, r1
 8000304:	bf02      	ittt	eq
 8000306:	4684      	moveq	ip, r0
 8000308:	4601      	moveq	r1, r0
 800030a:	2000      	moveq	r0, #0
 800030c:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000310:	bf08      	it	eq
 8000312:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000316:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 800031a:	fabc f28c 	clz	r2, ip
 800031e:	3a08      	subs	r2, #8
 8000320:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000324:	db10      	blt.n	8000348 <__aeabi_l2f+0x5c>
 8000326:	fa01 fc02 	lsl.w	ip, r1, r2
 800032a:	4463      	add	r3, ip
 800032c:	fa00 fc02 	lsl.w	ip, r0, r2
 8000330:	f1c2 0220 	rsb	r2, r2, #32
 8000334:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000338:	fa20 f202 	lsr.w	r2, r0, r2
 800033c:	eb43 0002 	adc.w	r0, r3, r2
 8000340:	bf08      	it	eq
 8000342:	f020 0001 	biceq.w	r0, r0, #1
 8000346:	4770      	bx	lr
 8000348:	f102 0220 	add.w	r2, r2, #32
 800034c:	fa01 fc02 	lsl.w	ip, r1, r2
 8000350:	f1c2 0220 	rsb	r2, r2, #32
 8000354:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000358:	fa21 f202 	lsr.w	r2, r1, r2
 800035c:	eb43 0002 	adc.w	r0, r3, r2
 8000360:	bf08      	it	eq
 8000362:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000366:	4770      	bx	lr

08000368 <__aeabi_fmul>:
 8000368:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800036c:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000370:	bf1e      	ittt	ne
 8000372:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000376:	ea92 0f0c 	teqne	r2, ip
 800037a:	ea93 0f0c 	teqne	r3, ip
 800037e:	d06f      	beq.n	8000460 <__aeabi_fmul+0xf8>
 8000380:	441a      	add	r2, r3
 8000382:	ea80 0c01 	eor.w	ip, r0, r1
 8000386:	0240      	lsls	r0, r0, #9
 8000388:	bf18      	it	ne
 800038a:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 800038e:	d01e      	beq.n	80003ce <__aeabi_fmul+0x66>
 8000390:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000394:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000398:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 800039c:	fba0 3101 	umull	r3, r1, r0, r1
 80003a0:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 80003a4:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 80003a8:	bf3e      	ittt	cc
 80003aa:	0049      	lslcc	r1, r1, #1
 80003ac:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 80003b0:	005b      	lslcc	r3, r3, #1
 80003b2:	ea40 0001 	orr.w	r0, r0, r1
 80003b6:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 80003ba:	2afd      	cmp	r2, #253	; 0xfd
 80003bc:	d81d      	bhi.n	80003fa <__aeabi_fmul+0x92>
 80003be:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80003c2:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 80003c6:	bf08      	it	eq
 80003c8:	f020 0001 	biceq.w	r0, r0, #1
 80003cc:	4770      	bx	lr
 80003ce:	f090 0f00 	teq	r0, #0
 80003d2:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 80003d6:	bf08      	it	eq
 80003d8:	0249      	lsleq	r1, r1, #9
 80003da:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 80003de:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 80003e2:	3a7f      	subs	r2, #127	; 0x7f
 80003e4:	bfc2      	ittt	gt
 80003e6:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 80003ea:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 80003ee:	4770      	bxgt	lr
 80003f0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80003f4:	f04f 0300 	mov.w	r3, #0
 80003f8:	3a01      	subs	r2, #1
 80003fa:	dc5d      	bgt.n	80004b8 <__aeabi_fmul+0x150>
 80003fc:	f112 0f19 	cmn.w	r2, #25
 8000400:	bfdc      	itt	le
 8000402:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 8000406:	4770      	bxle	lr
 8000408:	f1c2 0200 	rsb	r2, r2, #0
 800040c:	0041      	lsls	r1, r0, #1
 800040e:	fa21 f102 	lsr.w	r1, r1, r2
 8000412:	f1c2 0220 	rsb	r2, r2, #32
 8000416:	fa00 fc02 	lsl.w	ip, r0, r2
 800041a:	ea5f 0031 	movs.w	r0, r1, rrx
 800041e:	f140 0000 	adc.w	r0, r0, #0
 8000422:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000426:	bf08      	it	eq
 8000428:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 800042c:	4770      	bx	lr
 800042e:	f092 0f00 	teq	r2, #0
 8000432:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000436:	bf02      	ittt	eq
 8000438:	0040      	lsleq	r0, r0, #1
 800043a:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 800043e:	3a01      	subeq	r2, #1
 8000440:	d0f9      	beq.n	8000436 <__aeabi_fmul+0xce>
 8000442:	ea40 000c 	orr.w	r0, r0, ip
 8000446:	f093 0f00 	teq	r3, #0
 800044a:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 800044e:	bf02      	ittt	eq
 8000450:	0049      	lsleq	r1, r1, #1
 8000452:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000456:	3b01      	subeq	r3, #1
 8000458:	d0f9      	beq.n	800044e <__aeabi_fmul+0xe6>
 800045a:	ea41 010c 	orr.w	r1, r1, ip
 800045e:	e78f      	b.n	8000380 <__aeabi_fmul+0x18>
 8000460:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000464:	ea92 0f0c 	teq	r2, ip
 8000468:	bf18      	it	ne
 800046a:	ea93 0f0c 	teqne	r3, ip
 800046e:	d00a      	beq.n	8000486 <__aeabi_fmul+0x11e>
 8000470:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000474:	bf18      	it	ne
 8000476:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 800047a:	d1d8      	bne.n	800042e <__aeabi_fmul+0xc6>
 800047c:	ea80 0001 	eor.w	r0, r0, r1
 8000480:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000484:	4770      	bx	lr
 8000486:	f090 0f00 	teq	r0, #0
 800048a:	bf17      	itett	ne
 800048c:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000490:	4608      	moveq	r0, r1
 8000492:	f091 0f00 	teqne	r1, #0
 8000496:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 800049a:	d014      	beq.n	80004c6 <__aeabi_fmul+0x15e>
 800049c:	ea92 0f0c 	teq	r2, ip
 80004a0:	d101      	bne.n	80004a6 <__aeabi_fmul+0x13e>
 80004a2:	0242      	lsls	r2, r0, #9
 80004a4:	d10f      	bne.n	80004c6 <__aeabi_fmul+0x15e>
 80004a6:	ea93 0f0c 	teq	r3, ip
 80004aa:	d103      	bne.n	80004b4 <__aeabi_fmul+0x14c>
 80004ac:	024b      	lsls	r3, r1, #9
 80004ae:	bf18      	it	ne
 80004b0:	4608      	movne	r0, r1
 80004b2:	d108      	bne.n	80004c6 <__aeabi_fmul+0x15e>
 80004b4:	ea80 0001 	eor.w	r0, r0, r1
 80004b8:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 80004bc:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 80004c0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80004c4:	4770      	bx	lr
 80004c6:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 80004ca:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 80004ce:	4770      	bx	lr

080004d0 <__aeabi_fdiv>:
 80004d0:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004d4:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 80004d8:	bf1e      	ittt	ne
 80004da:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 80004de:	ea92 0f0c 	teqne	r2, ip
 80004e2:	ea93 0f0c 	teqne	r3, ip
 80004e6:	d069      	beq.n	80005bc <__aeabi_fdiv+0xec>
 80004e8:	eba2 0203 	sub.w	r2, r2, r3
 80004ec:	ea80 0c01 	eor.w	ip, r0, r1
 80004f0:	0249      	lsls	r1, r1, #9
 80004f2:	ea4f 2040 	mov.w	r0, r0, lsl #9
 80004f6:	d037      	beq.n	8000568 <__aeabi_fdiv+0x98>
 80004f8:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 80004fc:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000500:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000504:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000508:	428b      	cmp	r3, r1
 800050a:	bf38      	it	cc
 800050c:	005b      	lslcc	r3, r3, #1
 800050e:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8000512:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 8000516:	428b      	cmp	r3, r1
 8000518:	bf24      	itt	cs
 800051a:	1a5b      	subcs	r3, r3, r1
 800051c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000520:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000524:	bf24      	itt	cs
 8000526:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 800052a:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 800052e:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000532:	bf24      	itt	cs
 8000534:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000538:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 800053c:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000540:	bf24      	itt	cs
 8000542:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000546:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 800054a:	011b      	lsls	r3, r3, #4
 800054c:	bf18      	it	ne
 800054e:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000552:	d1e0      	bne.n	8000516 <__aeabi_fdiv+0x46>
 8000554:	2afd      	cmp	r2, #253	; 0xfd
 8000556:	f63f af50 	bhi.w	80003fa <__aeabi_fmul+0x92>
 800055a:	428b      	cmp	r3, r1
 800055c:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000560:	bf08      	it	eq
 8000562:	f020 0001 	biceq.w	r0, r0, #1
 8000566:	4770      	bx	lr
 8000568:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 800056c:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000570:	327f      	adds	r2, #127	; 0x7f
 8000572:	bfc2      	ittt	gt
 8000574:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000578:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 800057c:	4770      	bxgt	lr
 800057e:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000582:	f04f 0300 	mov.w	r3, #0
 8000586:	3a01      	subs	r2, #1
 8000588:	e737      	b.n	80003fa <__aeabi_fmul+0x92>
 800058a:	f092 0f00 	teq	r2, #0
 800058e:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000592:	bf02      	ittt	eq
 8000594:	0040      	lsleq	r0, r0, #1
 8000596:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 800059a:	3a01      	subeq	r2, #1
 800059c:	d0f9      	beq.n	8000592 <__aeabi_fdiv+0xc2>
 800059e:	ea40 000c 	orr.w	r0, r0, ip
 80005a2:	f093 0f00 	teq	r3, #0
 80005a6:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 80005aa:	bf02      	ittt	eq
 80005ac:	0049      	lsleq	r1, r1, #1
 80005ae:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 80005b2:	3b01      	subeq	r3, #1
 80005b4:	d0f9      	beq.n	80005aa <__aeabi_fdiv+0xda>
 80005b6:	ea41 010c 	orr.w	r1, r1, ip
 80005ba:	e795      	b.n	80004e8 <__aeabi_fdiv+0x18>
 80005bc:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 80005c0:	ea92 0f0c 	teq	r2, ip
 80005c4:	d108      	bne.n	80005d8 <__aeabi_fdiv+0x108>
 80005c6:	0242      	lsls	r2, r0, #9
 80005c8:	f47f af7d 	bne.w	80004c6 <__aeabi_fmul+0x15e>
 80005cc:	ea93 0f0c 	teq	r3, ip
 80005d0:	f47f af70 	bne.w	80004b4 <__aeabi_fmul+0x14c>
 80005d4:	4608      	mov	r0, r1
 80005d6:	e776      	b.n	80004c6 <__aeabi_fmul+0x15e>
 80005d8:	ea93 0f0c 	teq	r3, ip
 80005dc:	d104      	bne.n	80005e8 <__aeabi_fdiv+0x118>
 80005de:	024b      	lsls	r3, r1, #9
 80005e0:	f43f af4c 	beq.w	800047c <__aeabi_fmul+0x114>
 80005e4:	4608      	mov	r0, r1
 80005e6:	e76e      	b.n	80004c6 <__aeabi_fmul+0x15e>
 80005e8:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 80005ec:	bf18      	it	ne
 80005ee:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 80005f2:	d1ca      	bne.n	800058a <__aeabi_fdiv+0xba>
 80005f4:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 80005f8:	f47f af5c 	bne.w	80004b4 <__aeabi_fmul+0x14c>
 80005fc:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 8000600:	f47f af3c 	bne.w	800047c <__aeabi_fmul+0x114>
 8000604:	e75f      	b.n	80004c6 <__aeabi_fmul+0x15e>
 8000606:	bf00      	nop

08000608 <__aeabi_f2iz>:
 8000608:	ea4f 0240 	mov.w	r2, r0, lsl #1
 800060c:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 8000610:	d30f      	bcc.n	8000632 <__aeabi_f2iz+0x2a>
 8000612:	f04f 039e 	mov.w	r3, #158	; 0x9e
 8000616:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 800061a:	d90d      	bls.n	8000638 <__aeabi_f2iz+0x30>
 800061c:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8000620:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000624:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000628:	fa23 f002 	lsr.w	r0, r3, r2
 800062c:	bf18      	it	ne
 800062e:	4240      	negne	r0, r0
 8000630:	4770      	bx	lr
 8000632:	f04f 0000 	mov.w	r0, #0
 8000636:	4770      	bx	lr
 8000638:	f112 0f61 	cmn.w	r2, #97	; 0x61
 800063c:	d101      	bne.n	8000642 <__aeabi_f2iz+0x3a>
 800063e:	0242      	lsls	r2, r0, #9
 8000640:	d105      	bne.n	800064e <__aeabi_f2iz+0x46>
 8000642:	f010 4000 	ands.w	r0, r0, #2147483648	; 0x80000000
 8000646:	bf08      	it	eq
 8000648:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 800064c:	4770      	bx	lr
 800064e:	f04f 0000 	mov.w	r0, #0
 8000652:	4770      	bx	lr

08000654 <HAL_InitTick>:
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  HAL_SYSTICK_Config(SystemCoreClock/1000U);
 8000654:	4b08      	ldr	r3, [pc, #32]	; (8000678 <HAL_InitTick+0x24>)
{
 8000656:	b510      	push	{r4, lr}
 8000658:	4604      	mov	r4, r0
  HAL_SYSTICK_Config(SystemCoreClock/1000U);
 800065a:	6818      	ldr	r0, [r3, #0]
 800065c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000660:	fbb0 f0f3 	udiv	r0, r0, r3
 8000664:	f000 f880 	bl	8000768 <HAL_SYSTICK_Config>

  /*Configure the SysTick IRQ priority */
  HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority ,0U);
 8000668:	2200      	movs	r2, #0
 800066a:	4621      	mov	r1, r4
 800066c:	f04f 30ff 	mov.w	r0, #4294967295
 8000670:	f000 f846 	bl	8000700 <HAL_NVIC_SetPriority>

  /* Return function status */
  return HAL_OK;
}
 8000674:	2000      	movs	r0, #0
 8000676:	bd10      	pop	{r4, pc}
 8000678:	20000000 	.word	0x20000000

0800067c <HAL_Init>:
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800067c:	4a07      	ldr	r2, [pc, #28]	; (800069c <HAL_Init+0x20>)
{
 800067e:	b508      	push	{r3, lr}
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000680:	6813      	ldr	r3, [r2, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000682:	2003      	movs	r0, #3
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000684:	f043 0310 	orr.w	r3, r3, #16
 8000688:	6013      	str	r3, [r2, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800068a:	f000 f827 	bl	80006dc <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 800068e:	2000      	movs	r0, #0
 8000690:	f7ff ffe0 	bl	8000654 <HAL_InitTick>
  HAL_MspInit();
 8000694:	f001 f8bc 	bl	8001810 <HAL_MspInit>
}
 8000698:	2000      	movs	r0, #0
 800069a:	bd08      	pop	{r3, pc}
 800069c:	40022000 	.word	0x40022000

080006a0 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick++;
 80006a0:	4a02      	ldr	r2, [pc, #8]	; (80006ac <HAL_IncTick+0xc>)
 80006a2:	6813      	ldr	r3, [r2, #0]
 80006a4:	3301      	adds	r3, #1
 80006a6:	6013      	str	r3, [r2, #0]
 80006a8:	4770      	bx	lr
 80006aa:	bf00      	nop
 80006ac:	20000020 	.word	0x20000020

080006b0 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 80006b0:	4b01      	ldr	r3, [pc, #4]	; (80006b8 <HAL_GetTick+0x8>)
 80006b2:	6818      	ldr	r0, [r3, #0]
}
 80006b4:	4770      	bx	lr
 80006b6:	bf00      	nop
 80006b8:	20000020 	.word	0x20000020

080006bc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay: specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(__IO uint32_t Delay)
{
 80006bc:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80006be:	9001      	str	r0, [sp, #4]
  uint32_t tickstart = HAL_GetTick();
 80006c0:	f7ff fff6 	bl	80006b0 <HAL_GetTick>
 80006c4:	4605      	mov	r5, r0
  uint32_t wait = Delay;
 80006c6:	9c01      	ldr	r4, [sp, #4]
  
  /* Add a period to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80006c8:	1c63      	adds	r3, r4, #1
  {
     wait++;
 80006ca:	bf18      	it	ne
 80006cc:	3401      	addne	r4, #1
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 80006ce:	f7ff ffef 	bl	80006b0 <HAL_GetTick>
 80006d2:	1b40      	subs	r0, r0, r5
 80006d4:	42a0      	cmp	r0, r4
 80006d6:	d3fa      	bcc.n	80006ce <HAL_Delay+0x12>
  {
  }
}
 80006d8:	b003      	add	sp, #12
 80006da:	bd30      	pop	{r4, r5, pc}

080006dc <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80006dc:	4a07      	ldr	r2, [pc, #28]	; (80006fc <HAL_NVIC_SetPriorityGrouping+0x20>)
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 80006de:	0200      	lsls	r0, r0, #8
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80006e0:	68d3      	ldr	r3, [r2, #12]
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 80006e2:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80006e6:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 80006ea:	041b      	lsls	r3, r3, #16
 80006ec:	0c1b      	lsrs	r3, r3, #16
 80006ee:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80006f2:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
  reg_value  =  (reg_value                                   |
 80006f6:	4303      	orrs	r3, r0
  SCB->AIRCR =  reg_value;
 80006f8:	60d3      	str	r3, [r2, #12]
 80006fa:	4770      	bx	lr
 80006fc:	e000ed00 	.word	0xe000ed00

08000700 <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000700:	4b17      	ldr	r3, [pc, #92]	; (8000760 <HAL_NVIC_SetPriority+0x60>)
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000702:	b530      	push	{r4, r5, lr}
 8000704:	68dc      	ldr	r4, [r3, #12]
 8000706:	f3c4 2402 	ubfx	r4, r4, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800070a:	f1c4 0307 	rsb	r3, r4, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800070e:	1d25      	adds	r5, r4, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000710:	2b04      	cmp	r3, #4
 8000712:	bf28      	it	cs
 8000714:	2304      	movcs	r3, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000716:	2d06      	cmp	r5, #6

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000718:	f04f 0501 	mov.w	r5, #1
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800071c:	bf98      	it	ls
 800071e:	2400      	movls	r4, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000720:	fa05 f303 	lsl.w	r3, r5, r3
 8000724:	f103 33ff 	add.w	r3, r3, #4294967295
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000728:	bf88      	it	hi
 800072a:	3c03      	subhi	r4, #3
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800072c:	4019      	ands	r1, r3
 800072e:	40a1      	lsls	r1, r4
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000730:	fa05 f404 	lsl.w	r4, r5, r4
 8000734:	3c01      	subs	r4, #1
 8000736:	4022      	ands	r2, r4
  if ((int32_t)(IRQn) < 0)
 8000738:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800073a:	ea42 0201 	orr.w	r2, r2, r1
 800073e:	ea4f 1202 	mov.w	r2, r2, lsl #4
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000742:	bfaf      	iteee	ge
 8000744:	f100 4060 	addge.w	r0, r0, #3758096384	; 0xe0000000
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000748:	4b06      	ldrlt	r3, [pc, #24]	; (8000764 <HAL_NVIC_SetPriority+0x64>)
 800074a:	f000 000f 	andlt.w	r0, r0, #15
 800074e:	b2d2      	uxtblt	r2, r2
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000750:	bfa5      	ittet	ge
 8000752:	b2d2      	uxtbge	r2, r2
 8000754:	f500 4061 	addge.w	r0, r0, #57600	; 0xe100
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000758:	541a      	strblt	r2, [r3, r0]
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800075a:	f880 2300 	strbge.w	r2, [r0, #768]	; 0x300
 800075e:	bd30      	pop	{r4, r5, pc}
 8000760:	e000ed00 	.word	0xe000ed00
 8000764:	e000ed14 	.word	0xe000ed14

08000768 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000768:	3801      	subs	r0, #1
 800076a:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 800076e:	d20a      	bcs.n	8000786 <HAL_SYSTICK_Config+0x1e>
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000770:	21f0      	movs	r1, #240	; 0xf0
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000772:	4b06      	ldr	r3, [pc, #24]	; (800078c <HAL_SYSTICK_Config+0x24>)
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000774:	4a06      	ldr	r2, [pc, #24]	; (8000790 <HAL_SYSTICK_Config+0x28>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000776:	6058      	str	r0, [r3, #4]
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000778:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800077c:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800077e:	2207      	movs	r2, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000780:	6098      	str	r0, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000782:	601a      	str	r2, [r3, #0]
 8000784:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 8000786:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 8000788:	4770      	bx	lr
 800078a:	bf00      	nop
 800078c:	e000e010 	.word	0xe000e010
 8000790:	e000ed00 	.word	0xe000ed00

08000794 <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 8000794:	4b04      	ldr	r3, [pc, #16]	; (80007a8 <HAL_SYSTICK_CLKSourceConfig+0x14>)
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
 8000796:	2804      	cmp	r0, #4
  {
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 8000798:	681a      	ldr	r2, [r3, #0]
 800079a:	bf0c      	ite	eq
 800079c:	f042 0204 	orreq.w	r2, r2, #4
  }
  else
  {
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
 80007a0:	f022 0204 	bicne.w	r2, r2, #4
 80007a4:	601a      	str	r2, [r3, #0]
 80007a6:	4770      	bx	lr
 80007a8:	e000e010 	.word	0xe000e010

080007ac <HAL_SYSTICK_Callback>:
/**
  * @brief  SYSTICK callback.
  * @retval None
  */
__weak void HAL_SYSTICK_Callback(void)
{
 80007ac:	4770      	bx	lr

080007ae <HAL_SYSTICK_IRQHandler>:
{
 80007ae:	b508      	push	{r3, lr}
  HAL_SYSTICK_Callback();
 80007b0:	f7ff fffc 	bl	80007ac <HAL_SYSTICK_Callback>
 80007b4:	bd08      	pop	{r3, pc}
	...

080007b8 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80007b8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  uint32_t position;
  uint32_t ioposition = 0x00U;
  uint32_t iocurrent = 0x00U;
  uint32_t temp = 0x00U;
  uint32_t config = 0x00U;
 80007bc:	2200      	movs	r2, #0
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for (position = 0U; position < GPIO_NUMBER; position++)
 80007be:	4616      	mov	r6, r2
 80007c0:	4b65      	ldr	r3, [pc, #404]	; (8000958 <HAL_GPIO_Init+0x1a0>)
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80007c2:	f8df e1a4 	ldr.w	lr, [pc, #420]	; 8000968 <HAL_GPIO_Init+0x1b0>
 80007c6:	f8df c1a4 	ldr.w	ip, [pc, #420]	; 800096c <HAL_GPIO_Init+0x1b4>
    ioposition = (0x01U << position);
 80007ca:	f04f 0801 	mov.w	r8, #1
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80007ce:	680c      	ldr	r4, [r1, #0]
    ioposition = (0x01U << position);
 80007d0:	fa08 f806 	lsl.w	r8, r8, r6
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80007d4:	ea08 0404 	and.w	r4, r8, r4
    if (iocurrent == ioposition)
 80007d8:	45a0      	cmp	r8, r4
 80007da:	d17f      	bne.n	80008dc <HAL_GPIO_Init+0x124>
      switch (GPIO_Init->Mode)
 80007dc:	684d      	ldr	r5, [r1, #4]
 80007de:	2d12      	cmp	r5, #18
 80007e0:	f000 80af 	beq.w	8000942 <HAL_GPIO_Init+0x18a>
 80007e4:	f200 8088 	bhi.w	80008f8 <HAL_GPIO_Init+0x140>
 80007e8:	2d02      	cmp	r5, #2
 80007ea:	f000 80a7 	beq.w	800093c <HAL_GPIO_Init+0x184>
 80007ee:	d87c      	bhi.n	80008ea <HAL_GPIO_Init+0x132>
 80007f0:	2d00      	cmp	r5, #0
 80007f2:	f000 808e 	beq.w	8000912 <HAL_GPIO_Init+0x15a>
 80007f6:	2d01      	cmp	r5, #1
 80007f8:	f000 809e 	beq.w	8000938 <HAL_GPIO_Init+0x180>
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2U) : ((position - 8U) << 2U);
      
      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset ), (config << registeroffset));
 80007fc:	f04f 090f 	mov.w	r9, #15
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8000800:	2cff      	cmp	r4, #255	; 0xff
 8000802:	bf93      	iteet	ls
 8000804:	4682      	movls	sl, r0
 8000806:	f106 4580 	addhi.w	r5, r6, #1073741824	; 0x40000000
 800080a:	3d08      	subhi	r5, #8
 800080c:	f8d0 b000 	ldrls.w	fp, [r0]
 8000810:	bf92      	itee	ls
 8000812:	00b5      	lslls	r5, r6, #2
 8000814:	f8d0 b004 	ldrhi.w	fp, [r0, #4]
 8000818:	00ad      	lslhi	r5, r5, #2
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset ), (config << registeroffset));
 800081a:	fa09 f805 	lsl.w	r8, r9, r5
 800081e:	ea2b 0808 	bic.w	r8, fp, r8
 8000822:	fa02 f505 	lsl.w	r5, r2, r5
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8000826:	bf88      	it	hi
 8000828:	f100 0a04 	addhi.w	sl, r0, #4
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset ), (config << registeroffset));
 800082c:	ea48 0505 	orr.w	r5, r8, r5
 8000830:	f8ca 5000 	str.w	r5, [sl]
      
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE) 
 8000834:	f8d1 a004 	ldr.w	sl, [r1, #4]
 8000838:	f01a 5f80 	tst.w	sl, #268435456	; 0x10000000
 800083c:	d04e      	beq.n	80008dc <HAL_GPIO_Init+0x124>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 800083e:	4d47      	ldr	r5, [pc, #284]	; (800095c <HAL_GPIO_Init+0x1a4>)
 8000840:	4f46      	ldr	r7, [pc, #280]	; (800095c <HAL_GPIO_Init+0x1a4>)
 8000842:	69ad      	ldr	r5, [r5, #24]
 8000844:	f026 0803 	bic.w	r8, r6, #3
 8000848:	f045 0501 	orr.w	r5, r5, #1
 800084c:	61bd      	str	r5, [r7, #24]
 800084e:	69bd      	ldr	r5, [r7, #24]
 8000850:	f108 4880 	add.w	r8, r8, #1073741824	; 0x40000000
 8000854:	f005 0501 	and.w	r5, r5, #1
 8000858:	9501      	str	r5, [sp, #4]
 800085a:	f508 3880 	add.w	r8, r8, #65536	; 0x10000
        temp = AFIO->EXTICR[position >> 2U];
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
 800085e:	f006 0b03 	and.w	fp, r6, #3
        __HAL_RCC_AFIO_CLK_ENABLE();
 8000862:	9d01      	ldr	r5, [sp, #4]
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
 8000864:	ea4f 0b8b 	mov.w	fp, fp, lsl #2
        temp = AFIO->EXTICR[position >> 2U];
 8000868:	f8d8 5008 	ldr.w	r5, [r8, #8]
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
 800086c:	fa09 f90b 	lsl.w	r9, r9, fp
 8000870:	ea25 0909 	bic.w	r9, r5, r9
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000874:	4d3a      	ldr	r5, [pc, #232]	; (8000960 <HAL_GPIO_Init+0x1a8>)
 8000876:	42a8      	cmp	r0, r5
 8000878:	d068      	beq.n	800094c <HAL_GPIO_Init+0x194>
 800087a:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 800087e:	42a8      	cmp	r0, r5
 8000880:	d066      	beq.n	8000950 <HAL_GPIO_Init+0x198>
 8000882:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8000886:	42a8      	cmp	r0, r5
 8000888:	d064      	beq.n	8000954 <HAL_GPIO_Init+0x19c>
 800088a:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 800088e:	42a8      	cmp	r0, r5
 8000890:	bf0c      	ite	eq
 8000892:	2503      	moveq	r5, #3
 8000894:	2504      	movne	r5, #4
 8000896:	fa05 f50b 	lsl.w	r5, r5, fp
 800089a:	ea45 0509 	orr.w	r5, r5, r9
        AFIO->EXTICR[position >> 2U] = temp;
 800089e:	f8c8 5008 	str.w	r5, [r8, #8]
        

        /* Configure the interrupt mask */
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
        {
          SET_BIT(EXTI->IMR, iocurrent); 
 80008a2:	681d      	ldr	r5, [r3, #0]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80008a4:	f41a 3f80 	tst.w	sl, #65536	; 0x10000
          SET_BIT(EXTI->IMR, iocurrent); 
 80008a8:	bf14      	ite	ne
 80008aa:	4325      	orrne	r5, r4
        } 
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent); 
 80008ac:	43a5      	biceq	r5, r4
 80008ae:	601d      	str	r5, [r3, #0]
        } 
        
        /* Configure the event mask */
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
        {
          SET_BIT(EXTI->EMR, iocurrent); 
 80008b0:	685d      	ldr	r5, [r3, #4]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80008b2:	f41a 3f00 	tst.w	sl, #131072	; 0x20000
          SET_BIT(EXTI->EMR, iocurrent); 
 80008b6:	bf14      	ite	ne
 80008b8:	4325      	orrne	r5, r4
        } 
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent); 
 80008ba:	43a5      	biceq	r5, r4
 80008bc:	605d      	str	r5, [r3, #4]
        }
        
        /* Enable or disable the rising trigger */
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
        {
          SET_BIT(EXTI->RTSR, iocurrent); 
 80008be:	689d      	ldr	r5, [r3, #8]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80008c0:	f41a 1f80 	tst.w	sl, #1048576	; 0x100000
          SET_BIT(EXTI->RTSR, iocurrent); 
 80008c4:	bf14      	ite	ne
 80008c6:	4325      	orrne	r5, r4
        } 
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent); 
 80008c8:	43a5      	biceq	r5, r4
 80008ca:	609d      	str	r5, [r3, #8]
        }
        
        /* Enable or disable the falling trigger */
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
        {
          SET_BIT(EXTI->FTSR, iocurrent); 
 80008cc:	68dd      	ldr	r5, [r3, #12]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80008ce:	f41a 1f00 	tst.w	sl, #2097152	; 0x200000
          SET_BIT(EXTI->FTSR, iocurrent); 
 80008d2:	bf14      	ite	ne
 80008d4:	432c      	orrne	r4, r5
        } 
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent); 
 80008d6:	ea25 0404 	biceq.w	r4, r5, r4
 80008da:	60dc      	str	r4, [r3, #12]
  for (position = 0U; position < GPIO_NUMBER; position++)
 80008dc:	3601      	adds	r6, #1
 80008de:	2e10      	cmp	r6, #16
 80008e0:	f47f af73 	bne.w	80007ca <HAL_GPIO_Init+0x12>
        }
      }
    }
  }
}
 80008e4:	b003      	add	sp, #12
 80008e6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
      switch (GPIO_Init->Mode)
 80008ea:	2d03      	cmp	r5, #3
 80008ec:	d022      	beq.n	8000934 <HAL_GPIO_Init+0x17c>
 80008ee:	2d11      	cmp	r5, #17
 80008f0:	d184      	bne.n	80007fc <HAL_GPIO_Init+0x44>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80008f2:	68ca      	ldr	r2, [r1, #12]
 80008f4:	3204      	adds	r2, #4
          break;
 80008f6:	e781      	b.n	80007fc <HAL_GPIO_Init+0x44>
      switch (GPIO_Init->Mode)
 80008f8:	4f1a      	ldr	r7, [pc, #104]	; (8000964 <HAL_GPIO_Init+0x1ac>)
 80008fa:	42bd      	cmp	r5, r7
 80008fc:	d009      	beq.n	8000912 <HAL_GPIO_Init+0x15a>
 80008fe:	d812      	bhi.n	8000926 <HAL_GPIO_Init+0x16e>
 8000900:	f8df 906c 	ldr.w	r9, [pc, #108]	; 8000970 <HAL_GPIO_Init+0x1b8>
 8000904:	454d      	cmp	r5, r9
 8000906:	d004      	beq.n	8000912 <HAL_GPIO_Init+0x15a>
 8000908:	f509 3980 	add.w	r9, r9, #65536	; 0x10000
 800090c:	454d      	cmp	r5, r9
 800090e:	f47f af75 	bne.w	80007fc <HAL_GPIO_Init+0x44>
          if(GPIO_Init->Pull == GPIO_NOPULL)
 8000912:	688a      	ldr	r2, [r1, #8]
 8000914:	b1c2      	cbz	r2, 8000948 <HAL_GPIO_Init+0x190>
          else if(GPIO_Init->Pull == GPIO_PULLUP)
 8000916:	2a01      	cmp	r2, #1
            GPIOx->BSRR = ioposition;
 8000918:	bf0c      	ite	eq
 800091a:	f8c0 8010 	streq.w	r8, [r0, #16]
            GPIOx->BRR = ioposition;
 800091e:	f8c0 8014 	strne.w	r8, [r0, #20]
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000922:	2208      	movs	r2, #8
 8000924:	e76a      	b.n	80007fc <HAL_GPIO_Init+0x44>
      switch (GPIO_Init->Mode)
 8000926:	4575      	cmp	r5, lr
 8000928:	d0f3      	beq.n	8000912 <HAL_GPIO_Init+0x15a>
 800092a:	4565      	cmp	r5, ip
 800092c:	d0f1      	beq.n	8000912 <HAL_GPIO_Init+0x15a>
 800092e:	f8df 9044 	ldr.w	r9, [pc, #68]	; 8000974 <HAL_GPIO_Init+0x1bc>
 8000932:	e7eb      	b.n	800090c <HAL_GPIO_Init+0x154>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8000934:	2200      	movs	r2, #0
 8000936:	e761      	b.n	80007fc <HAL_GPIO_Init+0x44>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8000938:	68ca      	ldr	r2, [r1, #12]
          break;
 800093a:	e75f      	b.n	80007fc <HAL_GPIO_Init+0x44>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800093c:	68ca      	ldr	r2, [r1, #12]
 800093e:	3208      	adds	r2, #8
          break;
 8000940:	e75c      	b.n	80007fc <HAL_GPIO_Init+0x44>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8000942:	68ca      	ldr	r2, [r1, #12]
 8000944:	320c      	adds	r2, #12
          break;
 8000946:	e759      	b.n	80007fc <HAL_GPIO_Init+0x44>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8000948:	2204      	movs	r2, #4
 800094a:	e757      	b.n	80007fc <HAL_GPIO_Init+0x44>
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800094c:	2500      	movs	r5, #0
 800094e:	e7a2      	b.n	8000896 <HAL_GPIO_Init+0xde>
 8000950:	2501      	movs	r5, #1
 8000952:	e7a0      	b.n	8000896 <HAL_GPIO_Init+0xde>
 8000954:	2502      	movs	r5, #2
 8000956:	e79e      	b.n	8000896 <HAL_GPIO_Init+0xde>
 8000958:	40010400 	.word	0x40010400
 800095c:	40021000 	.word	0x40021000
 8000960:	40010800 	.word	0x40010800
 8000964:	10210000 	.word	0x10210000
 8000968:	10310000 	.word	0x10310000
 800096c:	10320000 	.word	0x10320000
 8000970:	10110000 	.word	0x10110000
 8000974:	10220000 	.word	0x10220000

08000978 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8000978:	b10a      	cbz	r2, 800097e <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800097a:	6101      	str	r1, [r0, #16]
 800097c:	4770      	bx	lr
 800097e:	0409      	lsls	r1, r1, #16
 8000980:	e7fb      	b.n	800097a <HAL_GPIO_WritePin+0x2>
	...

08000984 <HAL_RCC_OscConfig>:
  /* Check the parameters */
  assert_param(RCC_OscInitStruct != NULL);
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  
  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000984:	6803      	ldr	r3, [r0, #0]
{
 8000986:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800098a:	07db      	lsls	r3, r3, #31
{
 800098c:	4605      	mov	r5, r0
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800098e:	d410      	bmi.n	80009b2 <HAL_RCC_OscConfig+0x2e>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000990:	682b      	ldr	r3, [r5, #0]
 8000992:	079f      	lsls	r7, r3, #30
 8000994:	d45e      	bmi.n	8000a54 <HAL_RCC_OscConfig+0xd0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000996:	682b      	ldr	r3, [r5, #0]
 8000998:	0719      	lsls	r1, r3, #28
 800099a:	f100 8095 	bmi.w	8000ac8 <HAL_RCC_OscConfig+0x144>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800099e:	682b      	ldr	r3, [r5, #0]
 80009a0:	075a      	lsls	r2, r3, #29
 80009a2:	f100 80bf 	bmi.w	8000b24 <HAL_RCC_OscConfig+0x1a0>

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80009a6:	69ea      	ldr	r2, [r5, #28]
 80009a8:	2a00      	cmp	r2, #0
 80009aa:	f040 812d 	bne.w	8000c08 <HAL_RCC_OscConfig+0x284>
    {
      return HAL_ERROR;
    }
  }
  
  return HAL_OK;
 80009ae:	2000      	movs	r0, #0
 80009b0:	e014      	b.n	80009dc <HAL_RCC_OscConfig+0x58>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 80009b2:	4c90      	ldr	r4, [pc, #576]	; (8000bf4 <HAL_RCC_OscConfig+0x270>)
 80009b4:	6863      	ldr	r3, [r4, #4]
 80009b6:	f003 030c 	and.w	r3, r3, #12
 80009ba:	2b04      	cmp	r3, #4
 80009bc:	d007      	beq.n	80009ce <HAL_RCC_OscConfig+0x4a>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80009be:	6863      	ldr	r3, [r4, #4]
 80009c0:	f003 030c 	and.w	r3, r3, #12
 80009c4:	2b08      	cmp	r3, #8
 80009c6:	d10c      	bne.n	80009e2 <HAL_RCC_OscConfig+0x5e>
 80009c8:	6863      	ldr	r3, [r4, #4]
 80009ca:	03de      	lsls	r6, r3, #15
 80009cc:	d509      	bpl.n	80009e2 <HAL_RCC_OscConfig+0x5e>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80009ce:	6823      	ldr	r3, [r4, #0]
 80009d0:	039c      	lsls	r4, r3, #14
 80009d2:	d5dd      	bpl.n	8000990 <HAL_RCC_OscConfig+0xc>
 80009d4:	686b      	ldr	r3, [r5, #4]
 80009d6:	2b00      	cmp	r3, #0
 80009d8:	d1da      	bne.n	8000990 <HAL_RCC_OscConfig+0xc>
        return HAL_ERROR;
 80009da:	2001      	movs	r0, #1
}
 80009dc:	b002      	add	sp, #8
 80009de:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80009e2:	686b      	ldr	r3, [r5, #4]
 80009e4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80009e8:	d110      	bne.n	8000a0c <HAL_RCC_OscConfig+0x88>
 80009ea:	6823      	ldr	r3, [r4, #0]
 80009ec:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80009f0:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 80009f2:	f7ff fe5d 	bl	80006b0 <HAL_GetTick>
 80009f6:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80009f8:	6823      	ldr	r3, [r4, #0]
 80009fa:	0398      	lsls	r0, r3, #14
 80009fc:	d4c8      	bmi.n	8000990 <HAL_RCC_OscConfig+0xc>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80009fe:	f7ff fe57 	bl	80006b0 <HAL_GetTick>
 8000a02:	1b80      	subs	r0, r0, r6
 8000a04:	2864      	cmp	r0, #100	; 0x64
 8000a06:	d9f7      	bls.n	80009f8 <HAL_RCC_OscConfig+0x74>
            return HAL_TIMEOUT;
 8000a08:	2003      	movs	r0, #3
 8000a0a:	e7e7      	b.n	80009dc <HAL_RCC_OscConfig+0x58>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000a0c:	b99b      	cbnz	r3, 8000a36 <HAL_RCC_OscConfig+0xb2>
 8000a0e:	6823      	ldr	r3, [r4, #0]
 8000a10:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000a14:	6023      	str	r3, [r4, #0]
 8000a16:	6823      	ldr	r3, [r4, #0]
 8000a18:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000a1c:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8000a1e:	f7ff fe47 	bl	80006b0 <HAL_GetTick>
 8000a22:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000a24:	6823      	ldr	r3, [r4, #0]
 8000a26:	0399      	lsls	r1, r3, #14
 8000a28:	d5b2      	bpl.n	8000990 <HAL_RCC_OscConfig+0xc>
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000a2a:	f7ff fe41 	bl	80006b0 <HAL_GetTick>
 8000a2e:	1b80      	subs	r0, r0, r6
 8000a30:	2864      	cmp	r0, #100	; 0x64
 8000a32:	d9f7      	bls.n	8000a24 <HAL_RCC_OscConfig+0xa0>
 8000a34:	e7e8      	b.n	8000a08 <HAL_RCC_OscConfig+0x84>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000a36:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8000a3a:	6823      	ldr	r3, [r4, #0]
 8000a3c:	d103      	bne.n	8000a46 <HAL_RCC_OscConfig+0xc2>
 8000a3e:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000a42:	6023      	str	r3, [r4, #0]
 8000a44:	e7d1      	b.n	80009ea <HAL_RCC_OscConfig+0x66>
 8000a46:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000a4a:	6023      	str	r3, [r4, #0]
 8000a4c:	6823      	ldr	r3, [r4, #0]
 8000a4e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000a52:	e7cd      	b.n	80009f0 <HAL_RCC_OscConfig+0x6c>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8000a54:	4c67      	ldr	r4, [pc, #412]	; (8000bf4 <HAL_RCC_OscConfig+0x270>)
 8000a56:	6863      	ldr	r3, [r4, #4]
 8000a58:	f013 0f0c 	tst.w	r3, #12
 8000a5c:	d007      	beq.n	8000a6e <HAL_RCC_OscConfig+0xea>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8000a5e:	6863      	ldr	r3, [r4, #4]
 8000a60:	f003 030c 	and.w	r3, r3, #12
 8000a64:	2b08      	cmp	r3, #8
 8000a66:	d110      	bne.n	8000a8a <HAL_RCC_OscConfig+0x106>
 8000a68:	6863      	ldr	r3, [r4, #4]
 8000a6a:	03da      	lsls	r2, r3, #15
 8000a6c:	d40d      	bmi.n	8000a8a <HAL_RCC_OscConfig+0x106>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000a6e:	6823      	ldr	r3, [r4, #0]
 8000a70:	079b      	lsls	r3, r3, #30
 8000a72:	d502      	bpl.n	8000a7a <HAL_RCC_OscConfig+0xf6>
 8000a74:	692b      	ldr	r3, [r5, #16]
 8000a76:	2b01      	cmp	r3, #1
 8000a78:	d1af      	bne.n	80009da <HAL_RCC_OscConfig+0x56>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000a7a:	6823      	ldr	r3, [r4, #0]
 8000a7c:	696a      	ldr	r2, [r5, #20]
 8000a7e:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8000a82:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 8000a86:	6023      	str	r3, [r4, #0]
 8000a88:	e785      	b.n	8000996 <HAL_RCC_OscConfig+0x12>
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000a8a:	692a      	ldr	r2, [r5, #16]
 8000a8c:	4b5a      	ldr	r3, [pc, #360]	; (8000bf8 <HAL_RCC_OscConfig+0x274>)
 8000a8e:	b16a      	cbz	r2, 8000aac <HAL_RCC_OscConfig+0x128>
        __HAL_RCC_HSI_ENABLE();
 8000a90:	2201      	movs	r2, #1
 8000a92:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8000a94:	f7ff fe0c 	bl	80006b0 <HAL_GetTick>
 8000a98:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000a9a:	6823      	ldr	r3, [r4, #0]
 8000a9c:	079f      	lsls	r7, r3, #30
 8000a9e:	d4ec      	bmi.n	8000a7a <HAL_RCC_OscConfig+0xf6>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000aa0:	f7ff fe06 	bl	80006b0 <HAL_GetTick>
 8000aa4:	1b80      	subs	r0, r0, r6
 8000aa6:	2802      	cmp	r0, #2
 8000aa8:	d9f7      	bls.n	8000a9a <HAL_RCC_OscConfig+0x116>
 8000aaa:	e7ad      	b.n	8000a08 <HAL_RCC_OscConfig+0x84>
        __HAL_RCC_HSI_DISABLE();
 8000aac:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8000aae:	f7ff fdff 	bl	80006b0 <HAL_GetTick>
 8000ab2:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000ab4:	6823      	ldr	r3, [r4, #0]
 8000ab6:	0798      	lsls	r0, r3, #30
 8000ab8:	f57f af6d 	bpl.w	8000996 <HAL_RCC_OscConfig+0x12>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000abc:	f7ff fdf8 	bl	80006b0 <HAL_GetTick>
 8000ac0:	1b80      	subs	r0, r0, r6
 8000ac2:	2802      	cmp	r0, #2
 8000ac4:	d9f6      	bls.n	8000ab4 <HAL_RCC_OscConfig+0x130>
 8000ac6:	e79f      	b.n	8000a08 <HAL_RCC_OscConfig+0x84>
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8000ac8:	69aa      	ldr	r2, [r5, #24]
 8000aca:	4c4a      	ldr	r4, [pc, #296]	; (8000bf4 <HAL_RCC_OscConfig+0x270>)
 8000acc:	4b4b      	ldr	r3, [pc, #300]	; (8000bfc <HAL_RCC_OscConfig+0x278>)
 8000ace:	b1da      	cbz	r2, 8000b08 <HAL_RCC_OscConfig+0x184>
      __HAL_RCC_LSI_ENABLE();
 8000ad0:	2201      	movs	r2, #1
 8000ad2:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 8000ad4:	f7ff fdec 	bl	80006b0 <HAL_GetTick>
 8000ad8:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000ada:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8000adc:	079b      	lsls	r3, r3, #30
 8000ade:	d50d      	bpl.n	8000afc <HAL_RCC_OscConfig+0x178>
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8000ae0:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 8000ae4:	4b46      	ldr	r3, [pc, #280]	; (8000c00 <HAL_RCC_OscConfig+0x27c>)
 8000ae6:	681b      	ldr	r3, [r3, #0]
 8000ae8:	fbb3 f3f2 	udiv	r3, r3, r2
 8000aec:	9301      	str	r3, [sp, #4]
  \brief   No Operation
  \details No Operation does nothing. This instruction can be used for code alignment purposes.
 */
__attribute__((always_inline)) __STATIC_INLINE void __NOP(void)
{
  __ASM volatile ("nop");
 8000aee:	bf00      	nop
  do 
  {
    __NOP();
  } 
  while (Delay --);
 8000af0:	9b01      	ldr	r3, [sp, #4]
 8000af2:	1e5a      	subs	r2, r3, #1
 8000af4:	9201      	str	r2, [sp, #4]
 8000af6:	2b00      	cmp	r3, #0
 8000af8:	d1f9      	bne.n	8000aee <HAL_RCC_OscConfig+0x16a>
 8000afa:	e750      	b.n	800099e <HAL_RCC_OscConfig+0x1a>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000afc:	f7ff fdd8 	bl	80006b0 <HAL_GetTick>
 8000b00:	1b80      	subs	r0, r0, r6
 8000b02:	2802      	cmp	r0, #2
 8000b04:	d9e9      	bls.n	8000ada <HAL_RCC_OscConfig+0x156>
 8000b06:	e77f      	b.n	8000a08 <HAL_RCC_OscConfig+0x84>
      __HAL_RCC_LSI_DISABLE();
 8000b08:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 8000b0a:	f7ff fdd1 	bl	80006b0 <HAL_GetTick>
 8000b0e:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000b10:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8000b12:	079f      	lsls	r7, r3, #30
 8000b14:	f57f af43 	bpl.w	800099e <HAL_RCC_OscConfig+0x1a>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000b18:	f7ff fdca 	bl	80006b0 <HAL_GetTick>
 8000b1c:	1b80      	subs	r0, r0, r6
 8000b1e:	2802      	cmp	r0, #2
 8000b20:	d9f6      	bls.n	8000b10 <HAL_RCC_OscConfig+0x18c>
 8000b22:	e771      	b.n	8000a08 <HAL_RCC_OscConfig+0x84>
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000b24:	4c33      	ldr	r4, [pc, #204]	; (8000bf4 <HAL_RCC_OscConfig+0x270>)
 8000b26:	69e3      	ldr	r3, [r4, #28]
 8000b28:	00d8      	lsls	r0, r3, #3
 8000b2a:	d424      	bmi.n	8000b76 <HAL_RCC_OscConfig+0x1f2>
      pwrclkchanged = SET;
 8000b2c:	2701      	movs	r7, #1
      __HAL_RCC_PWR_CLK_ENABLE();
 8000b2e:	69e3      	ldr	r3, [r4, #28]
 8000b30:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000b34:	61e3      	str	r3, [r4, #28]
 8000b36:	69e3      	ldr	r3, [r4, #28]
 8000b38:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000b3c:	9300      	str	r3, [sp, #0]
 8000b3e:	9b00      	ldr	r3, [sp, #0]
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000b40:	4e30      	ldr	r6, [pc, #192]	; (8000c04 <HAL_RCC_OscConfig+0x280>)
 8000b42:	6833      	ldr	r3, [r6, #0]
 8000b44:	05d9      	lsls	r1, r3, #23
 8000b46:	d518      	bpl.n	8000b7a <HAL_RCC_OscConfig+0x1f6>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000b48:	68eb      	ldr	r3, [r5, #12]
 8000b4a:	2b01      	cmp	r3, #1
 8000b4c:	d126      	bne.n	8000b9c <HAL_RCC_OscConfig+0x218>
 8000b4e:	6a23      	ldr	r3, [r4, #32]
 8000b50:	f043 0301 	orr.w	r3, r3, #1
 8000b54:	6223      	str	r3, [r4, #32]
      tickstart = HAL_GetTick();
 8000b56:	f7ff fdab 	bl	80006b0 <HAL_GetTick>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000b5a:	f241 3688 	movw	r6, #5000	; 0x1388
      tickstart = HAL_GetTick();
 8000b5e:	4680      	mov	r8, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000b60:	6a23      	ldr	r3, [r4, #32]
 8000b62:	079b      	lsls	r3, r3, #30
 8000b64:	d53f      	bpl.n	8000be6 <HAL_RCC_OscConfig+0x262>
    if(pwrclkchanged == SET)
 8000b66:	2f00      	cmp	r7, #0
 8000b68:	f43f af1d 	beq.w	80009a6 <HAL_RCC_OscConfig+0x22>
      __HAL_RCC_PWR_CLK_DISABLE();
 8000b6c:	69e3      	ldr	r3, [r4, #28]
 8000b6e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8000b72:	61e3      	str	r3, [r4, #28]
 8000b74:	e717      	b.n	80009a6 <HAL_RCC_OscConfig+0x22>
    FlagStatus       pwrclkchanged = RESET;
 8000b76:	2700      	movs	r7, #0
 8000b78:	e7e2      	b.n	8000b40 <HAL_RCC_OscConfig+0x1bc>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8000b7a:	6833      	ldr	r3, [r6, #0]
 8000b7c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000b80:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 8000b82:	f7ff fd95 	bl	80006b0 <HAL_GetTick>
 8000b86:	4680      	mov	r8, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000b88:	6833      	ldr	r3, [r6, #0]
 8000b8a:	05da      	lsls	r2, r3, #23
 8000b8c:	d4dc      	bmi.n	8000b48 <HAL_RCC_OscConfig+0x1c4>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8000b8e:	f7ff fd8f 	bl	80006b0 <HAL_GetTick>
 8000b92:	eba0 0008 	sub.w	r0, r0, r8
 8000b96:	2864      	cmp	r0, #100	; 0x64
 8000b98:	d9f6      	bls.n	8000b88 <HAL_RCC_OscConfig+0x204>
 8000b9a:	e735      	b.n	8000a08 <HAL_RCC_OscConfig+0x84>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000b9c:	b9ab      	cbnz	r3, 8000bca <HAL_RCC_OscConfig+0x246>
 8000b9e:	6a23      	ldr	r3, [r4, #32]
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000ba0:	f241 3888 	movw	r8, #5000	; 0x1388
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000ba4:	f023 0301 	bic.w	r3, r3, #1
 8000ba8:	6223      	str	r3, [r4, #32]
 8000baa:	6a23      	ldr	r3, [r4, #32]
 8000bac:	f023 0304 	bic.w	r3, r3, #4
 8000bb0:	6223      	str	r3, [r4, #32]
      tickstart = HAL_GetTick();
 8000bb2:	f7ff fd7d 	bl	80006b0 <HAL_GetTick>
 8000bb6:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000bb8:	6a23      	ldr	r3, [r4, #32]
 8000bba:	0798      	lsls	r0, r3, #30
 8000bbc:	d5d3      	bpl.n	8000b66 <HAL_RCC_OscConfig+0x1e2>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000bbe:	f7ff fd77 	bl	80006b0 <HAL_GetTick>
 8000bc2:	1b80      	subs	r0, r0, r6
 8000bc4:	4540      	cmp	r0, r8
 8000bc6:	d9f7      	bls.n	8000bb8 <HAL_RCC_OscConfig+0x234>
 8000bc8:	e71e      	b.n	8000a08 <HAL_RCC_OscConfig+0x84>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000bca:	2b05      	cmp	r3, #5
 8000bcc:	6a23      	ldr	r3, [r4, #32]
 8000bce:	d103      	bne.n	8000bd8 <HAL_RCC_OscConfig+0x254>
 8000bd0:	f043 0304 	orr.w	r3, r3, #4
 8000bd4:	6223      	str	r3, [r4, #32]
 8000bd6:	e7ba      	b.n	8000b4e <HAL_RCC_OscConfig+0x1ca>
 8000bd8:	f023 0301 	bic.w	r3, r3, #1
 8000bdc:	6223      	str	r3, [r4, #32]
 8000bde:	6a23      	ldr	r3, [r4, #32]
 8000be0:	f023 0304 	bic.w	r3, r3, #4
 8000be4:	e7b6      	b.n	8000b54 <HAL_RCC_OscConfig+0x1d0>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000be6:	f7ff fd63 	bl	80006b0 <HAL_GetTick>
 8000bea:	eba0 0008 	sub.w	r0, r0, r8
 8000bee:	42b0      	cmp	r0, r6
 8000bf0:	d9b6      	bls.n	8000b60 <HAL_RCC_OscConfig+0x1dc>
 8000bf2:	e709      	b.n	8000a08 <HAL_RCC_OscConfig+0x84>
 8000bf4:	40021000 	.word	0x40021000
 8000bf8:	42420000 	.word	0x42420000
 8000bfc:	42420480 	.word	0x42420480
 8000c00:	20000000 	.word	0x20000000
 8000c04:	40007000 	.word	0x40007000
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8000c08:	4c22      	ldr	r4, [pc, #136]	; (8000c94 <HAL_RCC_OscConfig+0x310>)
 8000c0a:	6863      	ldr	r3, [r4, #4]
 8000c0c:	f003 030c 	and.w	r3, r3, #12
 8000c10:	2b08      	cmp	r3, #8
 8000c12:	f43f aee2 	beq.w	80009da <HAL_RCC_OscConfig+0x56>
 8000c16:	2300      	movs	r3, #0
 8000c18:	4e1f      	ldr	r6, [pc, #124]	; (8000c98 <HAL_RCC_OscConfig+0x314>)
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8000c1a:	2a02      	cmp	r2, #2
        __HAL_RCC_PLL_DISABLE();
 8000c1c:	6033      	str	r3, [r6, #0]
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8000c1e:	d12b      	bne.n	8000c78 <HAL_RCC_OscConfig+0x2f4>
        tickstart = HAL_GetTick();
 8000c20:	f7ff fd46 	bl	80006b0 <HAL_GetTick>
 8000c24:	4607      	mov	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000c26:	6823      	ldr	r3, [r4, #0]
 8000c28:	0199      	lsls	r1, r3, #6
 8000c2a:	d41f      	bmi.n	8000c6c <HAL_RCC_OscConfig+0x2e8>
        if(RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8000c2c:	6a2b      	ldr	r3, [r5, #32]
 8000c2e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000c32:	d105      	bne.n	8000c40 <HAL_RCC_OscConfig+0x2bc>
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8000c34:	6862      	ldr	r2, [r4, #4]
 8000c36:	68a9      	ldr	r1, [r5, #8]
 8000c38:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 8000c3c:	430a      	orrs	r2, r1
 8000c3e:	6062      	str	r2, [r4, #4]
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8000c40:	6a69      	ldr	r1, [r5, #36]	; 0x24
 8000c42:	6862      	ldr	r2, [r4, #4]
 8000c44:	430b      	orrs	r3, r1
 8000c46:	f422 1274 	bic.w	r2, r2, #3997696	; 0x3d0000
 8000c4a:	4313      	orrs	r3, r2
 8000c4c:	6063      	str	r3, [r4, #4]
        __HAL_RCC_PLL_ENABLE();
 8000c4e:	2301      	movs	r3, #1
 8000c50:	6033      	str	r3, [r6, #0]
        tickstart = HAL_GetTick();
 8000c52:	f7ff fd2d 	bl	80006b0 <HAL_GetTick>
 8000c56:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8000c58:	6823      	ldr	r3, [r4, #0]
 8000c5a:	019a      	lsls	r2, r3, #6
 8000c5c:	f53f aea7 	bmi.w	80009ae <HAL_RCC_OscConfig+0x2a>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000c60:	f7ff fd26 	bl	80006b0 <HAL_GetTick>
 8000c64:	1b40      	subs	r0, r0, r5
 8000c66:	2802      	cmp	r0, #2
 8000c68:	d9f6      	bls.n	8000c58 <HAL_RCC_OscConfig+0x2d4>
 8000c6a:	e6cd      	b.n	8000a08 <HAL_RCC_OscConfig+0x84>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000c6c:	f7ff fd20 	bl	80006b0 <HAL_GetTick>
 8000c70:	1bc0      	subs	r0, r0, r7
 8000c72:	2802      	cmp	r0, #2
 8000c74:	d9d7      	bls.n	8000c26 <HAL_RCC_OscConfig+0x2a2>
 8000c76:	e6c7      	b.n	8000a08 <HAL_RCC_OscConfig+0x84>
        tickstart = HAL_GetTick();
 8000c78:	f7ff fd1a 	bl	80006b0 <HAL_GetTick>
 8000c7c:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000c7e:	6823      	ldr	r3, [r4, #0]
 8000c80:	019b      	lsls	r3, r3, #6
 8000c82:	f57f ae94 	bpl.w	80009ae <HAL_RCC_OscConfig+0x2a>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000c86:	f7ff fd13 	bl	80006b0 <HAL_GetTick>
 8000c8a:	1b40      	subs	r0, r0, r5
 8000c8c:	2802      	cmp	r0, #2
 8000c8e:	d9f6      	bls.n	8000c7e <HAL_RCC_OscConfig+0x2fa>
 8000c90:	e6ba      	b.n	8000a08 <HAL_RCC_OscConfig+0x84>
 8000c92:	bf00      	nop
 8000c94:	40021000 	.word	0x40021000
 8000c98:	42420060 	.word	0x42420060

08000c9c <HAL_RCC_GetSysClockFreq>:
{
 8000c9c:	b530      	push	{r4, r5, lr}
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8000c9e:	4b1a      	ldr	r3, [pc, #104]	; (8000d08 <HAL_RCC_GetSysClockFreq+0x6c>)
{
 8000ca0:	b087      	sub	sp, #28
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8000ca2:	ac02      	add	r4, sp, #8
 8000ca4:	f103 0510 	add.w	r5, r3, #16
 8000ca8:	4622      	mov	r2, r4
 8000caa:	6818      	ldr	r0, [r3, #0]
 8000cac:	6859      	ldr	r1, [r3, #4]
 8000cae:	3308      	adds	r3, #8
 8000cb0:	c203      	stmia	r2!, {r0, r1}
 8000cb2:	42ab      	cmp	r3, r5
 8000cb4:	4614      	mov	r4, r2
 8000cb6:	d1f7      	bne.n	8000ca8 <HAL_RCC_GetSysClockFreq+0xc>
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8000cb8:	2301      	movs	r3, #1
 8000cba:	f88d 3004 	strb.w	r3, [sp, #4]
 8000cbe:	2302      	movs	r3, #2
  tmpreg = RCC->CFGR;
 8000cc0:	4912      	ldr	r1, [pc, #72]	; (8000d0c <HAL_RCC_GetSysClockFreq+0x70>)
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8000cc2:	f88d 3005 	strb.w	r3, [sp, #5]
  tmpreg = RCC->CFGR;
 8000cc6:	684b      	ldr	r3, [r1, #4]
  switch (tmpreg & RCC_CFGR_SWS)
 8000cc8:	f003 020c 	and.w	r2, r3, #12
 8000ccc:	2a08      	cmp	r2, #8
 8000cce:	d118      	bne.n	8000d02 <HAL_RCC_GetSysClockFreq+0x66>
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8000cd0:	f3c3 4283 	ubfx	r2, r3, #18, #4
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8000cd4:	03db      	lsls	r3, r3, #15
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8000cd6:	bf48      	it	mi
 8000cd8:	684b      	ldrmi	r3, [r1, #4]
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8000cda:	a806      	add	r0, sp, #24
 8000cdc:	4402      	add	r2, r0
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8000cde:	bf48      	it	mi
 8000ce0:	f3c3 4340 	ubfxmi	r3, r3, #17, #1
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8000ce4:	f812 0c10 	ldrb.w	r0, [r2, #-16]
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8000ce8:	bf41      	itttt	mi
 8000cea:	aa06      	addmi	r2, sp, #24
 8000cec:	189b      	addmi	r3, r3, r2
 8000cee:	f813 2c14 	ldrbmi.w	r2, [r3, #-20]
        pllclk = (uint32_t)((HSE_VALUE / prediv) * pllmul);
 8000cf2:	4b07      	ldrmi	r3, [pc, #28]	; (8000d10 <HAL_RCC_GetSysClockFreq+0x74>)
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8000cf4:	bf54      	ite	pl
 8000cf6:	4b07      	ldrpl	r3, [pc, #28]	; (8000d14 <HAL_RCC_GetSysClockFreq+0x78>)
        pllclk = (uint32_t)((HSE_VALUE / prediv) * pllmul);
 8000cf8:	fbb3 f3f2 	udivmi	r3, r3, r2
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8000cfc:	4358      	muls	r0, r3
}
 8000cfe:	b007      	add	sp, #28
 8000d00:	bd30      	pop	{r4, r5, pc}
      sysclockfreq = HSE_VALUE;
 8000d02:	4803      	ldr	r0, [pc, #12]	; (8000d10 <HAL_RCC_GetSysClockFreq+0x74>)
  return sysclockfreq;
 8000d04:	e7fb      	b.n	8000cfe <HAL_RCC_GetSysClockFreq+0x62>
 8000d06:	bf00      	nop
 8000d08:	080019b8 	.word	0x080019b8
 8000d0c:	40021000 	.word	0x40021000
 8000d10:	007a1200 	.word	0x007a1200
 8000d14:	003d0900 	.word	0x003d0900

08000d18 <HAL_RCC_ClockConfig>:
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 8000d18:	4a4d      	ldr	r2, [pc, #308]	; (8000e50 <HAL_RCC_ClockConfig+0x138>)
{
 8000d1a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 8000d1e:	6813      	ldr	r3, [r2, #0]
{
 8000d20:	4605      	mov	r5, r0
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 8000d22:	f003 0307 	and.w	r3, r3, #7
 8000d26:	428b      	cmp	r3, r1
{
 8000d28:	460e      	mov	r6, r1
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 8000d2a:	d328      	bcc.n	8000d7e <HAL_RCC_ClockConfig+0x66>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8000d2c:	682a      	ldr	r2, [r5, #0]
 8000d2e:	0791      	lsls	r1, r2, #30
 8000d30:	d432      	bmi.n	8000d98 <HAL_RCC_ClockConfig+0x80>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8000d32:	07d2      	lsls	r2, r2, #31
 8000d34:	d438      	bmi.n	8000da8 <HAL_RCC_ClockConfig+0x90>
  if(FLatency < (FLASH->ACR & FLASH_ACR_LATENCY))
 8000d36:	4a46      	ldr	r2, [pc, #280]	; (8000e50 <HAL_RCC_ClockConfig+0x138>)
 8000d38:	6813      	ldr	r3, [r2, #0]
 8000d3a:	f003 0307 	and.w	r3, r3, #7
 8000d3e:	429e      	cmp	r6, r3
 8000d40:	d373      	bcc.n	8000e2a <HAL_RCC_ClockConfig+0x112>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8000d42:	682a      	ldr	r2, [r5, #0]
 8000d44:	4c43      	ldr	r4, [pc, #268]	; (8000e54 <HAL_RCC_ClockConfig+0x13c>)
 8000d46:	f012 0f04 	tst.w	r2, #4
 8000d4a:	d179      	bne.n	8000e40 <HAL_RCC_ClockConfig+0x128>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8000d4c:	0713      	lsls	r3, r2, #28
 8000d4e:	d506      	bpl.n	8000d5e <HAL_RCC_ClockConfig+0x46>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8000d50:	6863      	ldr	r3, [r4, #4]
 8000d52:	692a      	ldr	r2, [r5, #16]
 8000d54:	f423 5360 	bic.w	r3, r3, #14336	; 0x3800
 8000d58:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 8000d5c:	6063      	str	r3, [r4, #4]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8000d5e:	f7ff ff9d 	bl	8000c9c <HAL_RCC_GetSysClockFreq>
 8000d62:	6863      	ldr	r3, [r4, #4]
 8000d64:	4a3c      	ldr	r2, [pc, #240]	; (8000e58 <HAL_RCC_ClockConfig+0x140>)
 8000d66:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8000d6a:	5cd3      	ldrb	r3, [r2, r3]
 8000d6c:	40d8      	lsrs	r0, r3
 8000d6e:	4b3b      	ldr	r3, [pc, #236]	; (8000e5c <HAL_RCC_ClockConfig+0x144>)
 8000d70:	6018      	str	r0, [r3, #0]
  HAL_InitTick (TICK_INT_PRIORITY);
 8000d72:	2000      	movs	r0, #0
 8000d74:	f7ff fc6e 	bl	8000654 <HAL_InitTick>
  return HAL_OK;
 8000d78:	2000      	movs	r0, #0
}
 8000d7a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000d7e:	6813      	ldr	r3, [r2, #0]
 8000d80:	f023 0307 	bic.w	r3, r3, #7
 8000d84:	430b      	orrs	r3, r1
 8000d86:	6013      	str	r3, [r2, #0]
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8000d88:	6813      	ldr	r3, [r2, #0]
 8000d8a:	f003 0307 	and.w	r3, r3, #7
 8000d8e:	4299      	cmp	r1, r3
 8000d90:	d0cc      	beq.n	8000d2c <HAL_RCC_ClockConfig+0x14>
      return HAL_ERROR;
 8000d92:	2001      	movs	r0, #1
 8000d94:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8000d98:	492e      	ldr	r1, [pc, #184]	; (8000e54 <HAL_RCC_ClockConfig+0x13c>)
 8000d9a:	68a8      	ldr	r0, [r5, #8]
 8000d9c:	684b      	ldr	r3, [r1, #4]
 8000d9e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8000da2:	4303      	orrs	r3, r0
 8000da4:	604b      	str	r3, [r1, #4]
 8000da6:	e7c4      	b.n	8000d32 <HAL_RCC_ClockConfig+0x1a>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8000da8:	686a      	ldr	r2, [r5, #4]
 8000daa:	4c2a      	ldr	r4, [pc, #168]	; (8000e54 <HAL_RCC_ClockConfig+0x13c>)
 8000dac:	2a01      	cmp	r2, #1
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000dae:	6823      	ldr	r3, [r4, #0]
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8000db0:	d11c      	bne.n	8000dec <HAL_RCC_ClockConfig+0xd4>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000db2:	f413 3f00 	tst.w	r3, #131072	; 0x20000
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000db6:	d0ec      	beq.n	8000d92 <HAL_RCC_ClockConfig+0x7a>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8000db8:	6863      	ldr	r3, [r4, #4]
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000dba:	f241 3888 	movw	r8, #5000	; 0x1388
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8000dbe:	f023 0303 	bic.w	r3, r3, #3
 8000dc2:	4313      	orrs	r3, r2
 8000dc4:	6063      	str	r3, [r4, #4]
    tickstart = HAL_GetTick();
 8000dc6:	f7ff fc73 	bl	80006b0 <HAL_GetTick>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8000dca:	686b      	ldr	r3, [r5, #4]
    tickstart = HAL_GetTick();
 8000dcc:	4607      	mov	r7, r0
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8000dce:	2b01      	cmp	r3, #1
 8000dd0:	d114      	bne.n	8000dfc <HAL_RCC_ClockConfig+0xe4>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8000dd2:	6863      	ldr	r3, [r4, #4]
 8000dd4:	f003 030c 	and.w	r3, r3, #12
 8000dd8:	2b04      	cmp	r3, #4
 8000dda:	d0ac      	beq.n	8000d36 <HAL_RCC_ClockConfig+0x1e>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000ddc:	f7ff fc68 	bl	80006b0 <HAL_GetTick>
 8000de0:	1bc0      	subs	r0, r0, r7
 8000de2:	4540      	cmp	r0, r8
 8000de4:	d9f5      	bls.n	8000dd2 <HAL_RCC_ClockConfig+0xba>
          return HAL_TIMEOUT;
 8000de6:	2003      	movs	r0, #3
 8000de8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8000dec:	2a02      	cmp	r2, #2
 8000dee:	d102      	bne.n	8000df6 <HAL_RCC_ClockConfig+0xde>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8000df0:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8000df4:	e7df      	b.n	8000db6 <HAL_RCC_ClockConfig+0x9e>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000df6:	f013 0f02 	tst.w	r3, #2
 8000dfa:	e7dc      	b.n	8000db6 <HAL_RCC_ClockConfig+0x9e>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8000dfc:	2b02      	cmp	r3, #2
 8000dfe:	d10f      	bne.n	8000e20 <HAL_RCC_ClockConfig+0x108>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8000e00:	6863      	ldr	r3, [r4, #4]
 8000e02:	f003 030c 	and.w	r3, r3, #12
 8000e06:	2b08      	cmp	r3, #8
 8000e08:	d095      	beq.n	8000d36 <HAL_RCC_ClockConfig+0x1e>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000e0a:	f7ff fc51 	bl	80006b0 <HAL_GetTick>
 8000e0e:	1bc0      	subs	r0, r0, r7
 8000e10:	4540      	cmp	r0, r8
 8000e12:	d9f5      	bls.n	8000e00 <HAL_RCC_ClockConfig+0xe8>
 8000e14:	e7e7      	b.n	8000de6 <HAL_RCC_ClockConfig+0xce>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000e16:	f7ff fc4b 	bl	80006b0 <HAL_GetTick>
 8000e1a:	1bc0      	subs	r0, r0, r7
 8000e1c:	4540      	cmp	r0, r8
 8000e1e:	d8e2      	bhi.n	8000de6 <HAL_RCC_ClockConfig+0xce>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8000e20:	6863      	ldr	r3, [r4, #4]
 8000e22:	f013 0f0c 	tst.w	r3, #12
 8000e26:	d1f6      	bne.n	8000e16 <HAL_RCC_ClockConfig+0xfe>
 8000e28:	e785      	b.n	8000d36 <HAL_RCC_ClockConfig+0x1e>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000e2a:	6813      	ldr	r3, [r2, #0]
 8000e2c:	f023 0307 	bic.w	r3, r3, #7
 8000e30:	4333      	orrs	r3, r6
 8000e32:	6013      	str	r3, [r2, #0]
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8000e34:	6813      	ldr	r3, [r2, #0]
 8000e36:	f003 0307 	and.w	r3, r3, #7
 8000e3a:	429e      	cmp	r6, r3
 8000e3c:	d1a9      	bne.n	8000d92 <HAL_RCC_ClockConfig+0x7a>
 8000e3e:	e780      	b.n	8000d42 <HAL_RCC_ClockConfig+0x2a>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8000e40:	6863      	ldr	r3, [r4, #4]
 8000e42:	68e9      	ldr	r1, [r5, #12]
 8000e44:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8000e48:	430b      	orrs	r3, r1
 8000e4a:	6063      	str	r3, [r4, #4]
 8000e4c:	e77e      	b.n	8000d4c <HAL_RCC_ClockConfig+0x34>
 8000e4e:	bf00      	nop
 8000e50:	40022000 	.word	0x40022000
 8000e54:	40021000 	.word	0x40021000
 8000e58:	080019f2 	.word	0x080019f2
 8000e5c:	20000000 	.word	0x20000000

08000e60 <HAL_RCC_GetHCLKFreq>:
}
 8000e60:	4b01      	ldr	r3, [pc, #4]	; (8000e68 <HAL_RCC_GetHCLKFreq+0x8>)
 8000e62:	6818      	ldr	r0, [r3, #0]
 8000e64:	4770      	bx	lr
 8000e66:	bf00      	nop
 8000e68:	20000000 	.word	0x20000000

08000e6c <HAL_RCC_GetPCLK1Freq>:
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8000e6c:	4b04      	ldr	r3, [pc, #16]	; (8000e80 <HAL_RCC_GetPCLK1Freq+0x14>)
 8000e6e:	4a05      	ldr	r2, [pc, #20]	; (8000e84 <HAL_RCC_GetPCLK1Freq+0x18>)
 8000e70:	685b      	ldr	r3, [r3, #4]
 8000e72:	f3c3 2302 	ubfx	r3, r3, #8, #3
 8000e76:	5cd3      	ldrb	r3, [r2, r3]
 8000e78:	4a03      	ldr	r2, [pc, #12]	; (8000e88 <HAL_RCC_GetPCLK1Freq+0x1c>)
 8000e7a:	6810      	ldr	r0, [r2, #0]
}    
 8000e7c:	40d8      	lsrs	r0, r3
 8000e7e:	4770      	bx	lr
 8000e80:	40021000 	.word	0x40021000
 8000e84:	08001a02 	.word	0x08001a02
 8000e88:	20000000 	.word	0x20000000

08000e8c <HAL_RCC_GetPCLK2Freq>:
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8000e8c:	4b04      	ldr	r3, [pc, #16]	; (8000ea0 <HAL_RCC_GetPCLK2Freq+0x14>)
 8000e8e:	4a05      	ldr	r2, [pc, #20]	; (8000ea4 <HAL_RCC_GetPCLK2Freq+0x18>)
 8000e90:	685b      	ldr	r3, [r3, #4]
 8000e92:	f3c3 23c2 	ubfx	r3, r3, #11, #3
 8000e96:	5cd3      	ldrb	r3, [r2, r3]
 8000e98:	4a03      	ldr	r2, [pc, #12]	; (8000ea8 <HAL_RCC_GetPCLK2Freq+0x1c>)
 8000e9a:	6810      	ldr	r0, [r2, #0]
} 
 8000e9c:	40d8      	lsrs	r0, r3
 8000e9e:	4770      	bx	lr
 8000ea0:	40021000 	.word	0x40021000
 8000ea4:	08001a02 	.word	0x08001a02
 8000ea8:	20000000 	.word	0x20000000

08000eac <TIM_OC1_SetConfig>:
  uint32_t tmpccmrx = 0U;
  uint32_t tmpccer = 0U;
  uint32_t tmpcr2 = 0U;

   /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8000eac:	6a03      	ldr	r3, [r0, #32]
{
 8000eae:	b570      	push	{r4, r5, r6, lr}
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8000eb0:	f023 0301 	bic.w	r3, r3, #1
 8000eb4:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8000eb6:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8000eb8:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8000eba:	6982      	ldr	r2, [r0, #24]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
  tmpccmrx &= ~TIM_CCMR1_CC1S;
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8000ebc:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8000ebe:	f022 0273 	bic.w	r2, r2, #115	; 0x73
  tmpccmrx |= OC_Config->OCMode;
 8000ec2:	432a      	orrs	r2, r5

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8000ec4:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC1P;
 8000ec6:	f023 0302 	bic.w	r3, r3, #2
  tmpccer |= OC_Config->OCPolarity;
 8000eca:	432b      	orrs	r3, r5

  if(IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8000ecc:	4d0a      	ldr	r5, [pc, #40]	; (8000ef8 <TIM_OC1_SetConfig+0x4c>)
 8000ece:	42a8      	cmp	r0, r5
 8000ed0:	d10b      	bne.n	8000eea <TIM_OC1_SetConfig+0x3e>
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8000ed2:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC1NP;
 8000ed4:	f023 0308 	bic.w	r3, r3, #8
    tmpccer |= OC_Config->OCNPolarity;
 8000ed8:	432b      	orrs	r3, r5
    tmpcr2 &= ~TIM_CR2_OIS1;
    tmpcr2 &= ~TIM_CR2_OIS1N;
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8000eda:	698e      	ldr	r6, [r1, #24]
 8000edc:	694d      	ldr	r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8000ede:	f424 7440 	bic.w	r4, r4, #768	; 0x300
    tmpcr2 |= OC_Config->OCNIdleState;
 8000ee2:	4335      	orrs	r5, r6
    tmpccer &= ~TIM_CCER_CC1NE;
 8000ee4:	f023 0304 	bic.w	r3, r3, #4
    tmpcr2 |= OC_Config->OCNIdleState;
 8000ee8:	432c      	orrs	r4, r5
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8000eea:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8000eec:	6182      	str	r2, [r0, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8000eee:	684a      	ldr	r2, [r1, #4]
 8000ef0:	6342      	str	r2, [r0, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8000ef2:	6203      	str	r3, [r0, #32]
 8000ef4:	bd70      	pop	{r4, r5, r6, pc}
 8000ef6:	bf00      	nop
 8000ef8:	40012c00 	.word	0x40012c00

08000efc <TIM_OC3_SetConfig>:
  uint32_t tmpccmrx = 0U;
  uint32_t tmpccer = 0U;
  uint32_t tmpcr2 = 0U;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8000efc:	6a03      	ldr	r3, [r0, #32]
{
 8000efe:	b570      	push	{r4, r5, r6, lr}
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8000f00:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8000f04:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8000f06:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8000f08:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8000f0a:	69c2      	ldr	r2, [r0, #28]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
  tmpccmrx &= ~TIM_CCMR2_CC3S;
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8000f0c:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8000f0e:	f022 0273 	bic.w	r2, r2, #115	; 0x73
  tmpccmrx |= OC_Config->OCMode;
 8000f12:	432a      	orrs	r2, r5

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8000f14:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC3P;
 8000f16:	f423 7300 	bic.w	r3, r3, #512	; 0x200
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8000f1a:	ea43 2305 	orr.w	r3, r3, r5, lsl #8

  if(IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8000f1e:	4d0b      	ldr	r5, [pc, #44]	; (8000f4c <TIM_OC3_SetConfig+0x50>)
 8000f20:	42a8      	cmp	r0, r5
 8000f22:	d10d      	bne.n	8000f40 <TIM_OC3_SetConfig+0x44>
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8000f24:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC3NP;
 8000f26:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8000f2a:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
    tmpcr2 &= ~TIM_CR2_OIS3;
    tmpcr2 &= ~TIM_CR2_OIS3N;
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8000f2e:	698e      	ldr	r6, [r1, #24]
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8000f30:	694d      	ldr	r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8000f32:	f424 5440 	bic.w	r4, r4, #12288	; 0x3000
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8000f36:	4335      	orrs	r5, r6
    tmpccer &= ~TIM_CCER_CC3NE;
 8000f38:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8000f3c:	ea44 1405 	orr.w	r4, r4, r5, lsl #4
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8000f40:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8000f42:	61c2      	str	r2, [r0, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8000f44:	684a      	ldr	r2, [r1, #4]
 8000f46:	63c2      	str	r2, [r0, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8000f48:	6203      	str	r3, [r0, #32]
 8000f4a:	bd70      	pop	{r4, r5, r6, pc}
 8000f4c:	40012c00 	.word	0x40012c00

08000f50 <TIM_OC4_SetConfig>:
  uint32_t tmpccmrx = 0U;
  uint32_t tmpccer = 0U;
  uint32_t tmpcr2 = 0U;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8000f50:	6a03      	ldr	r3, [r0, #32]
{
 8000f52:	b530      	push	{r4, r5, lr}
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8000f54:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8000f58:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8000f5a:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8000f5c:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8000f5e:	69c2      	ldr	r2, [r0, #28]
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
  tmpccmrx &= ~TIM_CCMR2_CC4S;

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8000f60:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8000f62:	f422 42e6 	bic.w	r2, r2, #29440	; 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8000f66:	ea42 2205 	orr.w	r2, r2, r5, lsl #8

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8000f6a:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC4P;
 8000f6c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8000f70:	ea43 3305 	orr.w	r3, r3, r5, lsl #12

  if(IS_TIM_BREAK_INSTANCE(TIMx))
 8000f74:	4d06      	ldr	r5, [pc, #24]	; (8000f90 <TIM_OC4_SetConfig+0x40>)
 8000f76:	42a8      	cmp	r0, r5
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

   /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6);
 8000f78:	bf02      	ittt	eq
 8000f7a:	694d      	ldreq	r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS4;
 8000f7c:	f424 4480 	biceq.w	r4, r4, #16384	; 0x4000
    tmpcr2 |= (OC_Config->OCIdleState << 6);
 8000f80:	ea44 1485 	orreq.w	r4, r4, r5, lsl #6
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8000f84:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8000f86:	61c2      	str	r2, [r0, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8000f88:	684a      	ldr	r2, [r1, #4]
 8000f8a:	6402      	str	r2, [r0, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8000f8c:	6203      	str	r3, [r0, #32]
 8000f8e:	bd30      	pop	{r4, r5, pc}
 8000f90:	40012c00 	.word	0x40012c00

08000f94 <TIM_Base_SetConfig>:
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8000f94:	4a1a      	ldr	r2, [pc, #104]	; (8001000 <TIM_Base_SetConfig+0x6c>)
  tmpcr1 = TIMx->CR1;
 8000f96:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8000f98:	4290      	cmp	r0, r2
 8000f9a:	d00a      	beq.n	8000fb2 <TIM_Base_SetConfig+0x1e>
 8000f9c:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8000fa0:	d007      	beq.n	8000fb2 <TIM_Base_SetConfig+0x1e>
 8000fa2:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 8000fa6:	4290      	cmp	r0, r2
 8000fa8:	d003      	beq.n	8000fb2 <TIM_Base_SetConfig+0x1e>
 8000faa:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8000fae:	4290      	cmp	r0, r2
 8000fb0:	d115      	bne.n	8000fde <TIM_Base_SetConfig+0x4a>
    tmpcr1 |= Structure->CounterMode;
 8000fb2:	684a      	ldr	r2, [r1, #4]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8000fb4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8000fb8:	4313      	orrs	r3, r2
  if(IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8000fba:	4a11      	ldr	r2, [pc, #68]	; (8001000 <TIM_Base_SetConfig+0x6c>)
 8000fbc:	4290      	cmp	r0, r2
 8000fbe:	d00a      	beq.n	8000fd6 <TIM_Base_SetConfig+0x42>
 8000fc0:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8000fc4:	d007      	beq.n	8000fd6 <TIM_Base_SetConfig+0x42>
 8000fc6:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 8000fca:	4290      	cmp	r0, r2
 8000fcc:	d003      	beq.n	8000fd6 <TIM_Base_SetConfig+0x42>
 8000fce:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8000fd2:	4290      	cmp	r0, r2
 8000fd4:	d103      	bne.n	8000fde <TIM_Base_SetConfig+0x4a>
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8000fd6:	68ca      	ldr	r2, [r1, #12]
    tmpcr1 &= ~TIM_CR1_CKD;
 8000fd8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8000fdc:	4313      	orrs	r3, r2
  tmpcr1 |= (uint32_t)Structure->AutoReloadPreload;
 8000fde:	694a      	ldr	r2, [r1, #20]
  tmpcr1 &= ~TIM_CR1_ARPE;
 8000fe0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  tmpcr1 |= (uint32_t)Structure->AutoReloadPreload;
 8000fe4:	4313      	orrs	r3, r2
  TIMx->CR1 = tmpcr1;
 8000fe6:	6003      	str	r3, [r0, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8000fe8:	688b      	ldr	r3, [r1, #8]
 8000fea:	62c3      	str	r3, [r0, #44]	; 0x2c
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 8000fec:	680b      	ldr	r3, [r1, #0]
 8000fee:	6283      	str	r3, [r0, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8000ff0:	4b03      	ldr	r3, [pc, #12]	; (8001000 <TIM_Base_SetConfig+0x6c>)
 8000ff2:	4298      	cmp	r0, r3
    TIMx->RCR = Structure->RepetitionCounter;
 8000ff4:	bf04      	itt	eq
 8000ff6:	690b      	ldreq	r3, [r1, #16]
 8000ff8:	6303      	streq	r3, [r0, #48]	; 0x30
  TIMx->EGR = TIM_EGR_UG;
 8000ffa:	2301      	movs	r3, #1
 8000ffc:	6143      	str	r3, [r0, #20]
 8000ffe:	4770      	bx	lr
 8001000:	40012c00 	.word	0x40012c00

08001004 <HAL_TIM_PWM_Init>:
{
 8001004:	b510      	push	{r4, lr}
  if(htim == NULL)
 8001006:	4604      	mov	r4, r0
 8001008:	b1a0      	cbz	r0, 8001034 <HAL_TIM_PWM_Init+0x30>
  if(htim->State == HAL_TIM_STATE_RESET)
 800100a:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 800100e:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8001012:	b91b      	cbnz	r3, 800101c <HAL_TIM_PWM_Init+0x18>
    htim->Lock = HAL_UNLOCKED;
 8001014:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_PWM_MspInit(htim);
 8001018:	f000 fae0 	bl	80015dc <HAL_TIM_PWM_MspInit>
  htim->State= HAL_TIM_STATE_BUSY;
 800101c:	2302      	movs	r3, #2
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800101e:	6820      	ldr	r0, [r4, #0]
  htim->State= HAL_TIM_STATE_BUSY;
 8001020:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001024:	1d21      	adds	r1, r4, #4
 8001026:	f7ff ffb5 	bl	8000f94 <TIM_Base_SetConfig>
  htim->State= HAL_TIM_STATE_READY;
 800102a:	2301      	movs	r3, #1
  return HAL_OK;
 800102c:	2000      	movs	r0, #0
  htim->State= HAL_TIM_STATE_READY;
 800102e:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 8001032:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8001034:	2001      	movs	r0, #1
}
 8001036:	bd10      	pop	{r4, pc}

08001038 <TIM_OC2_SetConfig>:
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8001038:	6a03      	ldr	r3, [r0, #32]
{
 800103a:	b570      	push	{r4, r5, r6, lr}
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800103c:	f023 0310 	bic.w	r3, r3, #16
 8001040:	6203      	str	r3, [r0, #32]
  tmpccer = TIMx->CCER;
 8001042:	6a03      	ldr	r3, [r0, #32]
  tmpcr2 =  TIMx->CR2;
 8001044:	6844      	ldr	r4, [r0, #4]
  tmpccmrx = TIMx->CCMR1;
 8001046:	6982      	ldr	r2, [r0, #24]
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8001048:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800104a:	f422 42e6 	bic.w	r2, r2, #29440	; 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800104e:	ea42 2205 	orr.w	r2, r2, r5, lsl #8
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8001052:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC2P;
 8001054:	f023 0320 	bic.w	r3, r3, #32
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8001058:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  if(IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800105c:	4d0b      	ldr	r5, [pc, #44]	; (800108c <TIM_OC2_SetConfig+0x54>)
 800105e:	42a8      	cmp	r0, r5
 8001060:	d10d      	bne.n	800107e <TIM_OC2_SetConfig+0x46>
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8001062:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC2NP;
 8001064:	f023 0380 	bic.w	r3, r3, #128	; 0x80
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8001068:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
    tmpcr2 |= (OC_Config->OCNIdleState << 2);
 800106c:	698e      	ldr	r6, [r1, #24]
    tmpcr2 |= (OC_Config->OCIdleState << 2);
 800106e:	694d      	ldr	r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8001070:	f424 6440 	bic.w	r4, r4, #3072	; 0xc00
    tmpcr2 |= (OC_Config->OCNIdleState << 2);
 8001074:	4335      	orrs	r5, r6
    tmpccer &= ~TIM_CCER_CC2NE;
 8001076:	f023 0340 	bic.w	r3, r3, #64	; 0x40
    tmpcr2 |= (OC_Config->OCNIdleState << 2);
 800107a:	ea44 0485 	orr.w	r4, r4, r5, lsl #2
  TIMx->CR2 = tmpcr2;
 800107e:	6044      	str	r4, [r0, #4]
  TIMx->CCMR1 = tmpccmrx;
 8001080:	6182      	str	r2, [r0, #24]
  TIMx->CCR2 = OC_Config->Pulse;
 8001082:	684a      	ldr	r2, [r1, #4]
 8001084:	6382      	str	r2, [r0, #56]	; 0x38
  TIMx->CCER = tmpccer;
 8001086:	6203      	str	r3, [r0, #32]
 8001088:	bd70      	pop	{r4, r5, r6, pc}
 800108a:	bf00      	nop
 800108c:	40012c00 	.word	0x40012c00

08001090 <HAL_TIM_PWM_ConfigChannel>:
{
 8001090:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(htim);
 8001092:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
{
 8001096:	4604      	mov	r4, r0
  __HAL_LOCK(htim);
 8001098:	2b01      	cmp	r3, #1
 800109a:	f04f 0002 	mov.w	r0, #2
 800109e:	d025      	beq.n	80010ec <HAL_TIM_PWM_ConfigChannel+0x5c>
 80010a0:	2301      	movs	r3, #1
  htim->State = HAL_TIM_STATE_BUSY;
 80010a2:	f884 003d 	strb.w	r0, [r4, #61]	; 0x3d
  __HAL_LOCK(htim);
 80010a6:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
  switch (Channel)
 80010aa:	2a0c      	cmp	r2, #12
 80010ac:	d818      	bhi.n	80010e0 <HAL_TIM_PWM_ConfigChannel+0x50>
 80010ae:	e8df f002 	tbb	[pc, r2]
 80010b2:	1707      	.short	0x1707
 80010b4:	171e1717 	.word	0x171e1717
 80010b8:	172f1717 	.word	0x172f1717
 80010bc:	1717      	.short	0x1717
 80010be:	40          	.byte	0x40
 80010bf:	00          	.byte	0x00
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80010c0:	6820      	ldr	r0, [r4, #0]
 80010c2:	f7ff fef3 	bl	8000eac <TIM_OC1_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80010c6:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80010c8:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80010ca:	699a      	ldr	r2, [r3, #24]
 80010cc:	f042 0208 	orr.w	r2, r2, #8
 80010d0:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80010d2:	699a      	ldr	r2, [r3, #24]
 80010d4:	f022 0204 	bic.w	r2, r2, #4
 80010d8:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80010da:	699a      	ldr	r2, [r3, #24]
 80010dc:	430a      	orrs	r2, r1
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8;
 80010de:	619a      	str	r2, [r3, #24]
  htim->State = HAL_TIM_STATE_READY;
 80010e0:	2301      	movs	r3, #1
  __HAL_UNLOCK(htim);
 80010e2:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 80010e4:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 80010e8:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
}
 80010ec:	bd38      	pop	{r3, r4, r5, pc}
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80010ee:	6820      	ldr	r0, [r4, #0]
 80010f0:	f7ff ffa2 	bl	8001038 <TIM_OC2_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80010f4:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8;
 80010f6:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80010f8:	699a      	ldr	r2, [r3, #24]
 80010fa:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80010fe:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8001100:	699a      	ldr	r2, [r3, #24]
 8001102:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8001106:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8;
 8001108:	699a      	ldr	r2, [r3, #24]
 800110a:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 800110e:	e7e6      	b.n	80010de <HAL_TIM_PWM_ConfigChannel+0x4e>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8001110:	6820      	ldr	r0, [r4, #0]
 8001112:	f7ff fef3 	bl	8000efc <TIM_OC3_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8001116:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8001118:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800111a:	69da      	ldr	r2, [r3, #28]
 800111c:	f042 0208 	orr.w	r2, r2, #8
 8001120:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8001122:	69da      	ldr	r2, [r3, #28]
 8001124:	f022 0204 	bic.w	r2, r2, #4
 8001128:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800112a:	69da      	ldr	r2, [r3, #28]
 800112c:	430a      	orrs	r2, r1
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8;
 800112e:	61da      	str	r2, [r3, #28]
    break;
 8001130:	e7d6      	b.n	80010e0 <HAL_TIM_PWM_ConfigChannel+0x50>
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8001132:	6820      	ldr	r0, [r4, #0]
 8001134:	f7ff ff0c 	bl	8000f50 <TIM_OC4_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8001138:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8;
 800113a:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800113c:	69da      	ldr	r2, [r3, #28]
 800113e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8001142:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8001144:	69da      	ldr	r2, [r3, #28]
 8001146:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800114a:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8;
 800114c:	69da      	ldr	r2, [r3, #28]
 800114e:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8001152:	e7ec      	b.n	800112e <HAL_TIM_PWM_ConfigChannel+0x9e>

08001154 <TIM_CCxChannelCmd>:
  * @param  ChannelState : specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_Disable.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef* TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8001154:	b510      	push	{r4, lr}

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << Channel;
 8001156:	2401      	movs	r4, #1

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8001158:	6a03      	ldr	r3, [r0, #32]
  tmp = TIM_CCER_CC1E << Channel;
 800115a:	408c      	lsls	r4, r1
  TIMx->CCER &= ~tmp;
 800115c:	ea23 0304 	bic.w	r3, r3, r4
 8001160:	6203      	str	r3, [r0, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |=  (uint32_t)(ChannelState << Channel);
 8001162:	6a03      	ldr	r3, [r0, #32]
 8001164:	408a      	lsls	r2, r1
 8001166:	431a      	orrs	r2, r3
 8001168:	6202      	str	r2, [r0, #32]
 800116a:	bd10      	pop	{r4, pc}

0800116c <HAL_TIM_PWM_Start>:
{
 800116c:	b510      	push	{r4, lr}
 800116e:	4604      	mov	r4, r0
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8001170:	2201      	movs	r2, #1
 8001172:	6800      	ldr	r0, [r0, #0]
 8001174:	f7ff ffee 	bl	8001154 <TIM_CCxChannelCmd>
  if(IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8001178:	6823      	ldr	r3, [r4, #0]
 800117a:	4a06      	ldr	r2, [pc, #24]	; (8001194 <HAL_TIM_PWM_Start+0x28>)
}
 800117c:	2000      	movs	r0, #0
  if(IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800117e:	4293      	cmp	r3, r2
    __HAL_TIM_MOE_ENABLE(htim);
 8001180:	bf02      	ittt	eq
 8001182:	6c5a      	ldreq	r2, [r3, #68]	; 0x44
 8001184:	f442 4200 	orreq.w	r2, r2, #32768	; 0x8000
 8001188:	645a      	streq	r2, [r3, #68]	; 0x44
  __HAL_TIM_ENABLE(htim);
 800118a:	681a      	ldr	r2, [r3, #0]
 800118c:	f042 0201 	orr.w	r2, r2, #1
 8001190:	601a      	str	r2, [r3, #0]
}
 8001192:	bd10      	pop	{r4, pc}
 8001194:	40012c00 	.word	0x40012c00

08001198 <HAL_TIMEx_MasterConfigSynchronization>:
  /* Check the parameters */
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  __HAL_LOCK(htim);
 8001198:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
{
 800119c:	b510      	push	{r4, lr}
  __HAL_LOCK(htim);
 800119e:	2b01      	cmp	r3, #1
 80011a0:	f04f 0302 	mov.w	r3, #2
 80011a4:	d018      	beq.n	80011d8 <HAL_TIMEx_MasterConfigSynchronization+0x40>

  htim->State = HAL_TIM_STATE_BUSY;
 80011a6:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d

  /* Reset the MMS Bits */
  htim->Instance->CR2 &= ~TIM_CR2_MMS;
 80011aa:	6803      	ldr	r3, [r0, #0]
  /* Select the TRGO source */
  htim->Instance->CR2 |=  sMasterConfig->MasterOutputTrigger;
 80011ac:	680c      	ldr	r4, [r1, #0]
  htim->Instance->CR2 &= ~TIM_CR2_MMS;
 80011ae:	685a      	ldr	r2, [r3, #4]

  /* Reset the MSM Bit */
  htim->Instance->SMCR &= ~TIM_SMCR_MSM;
  /* Set or Reset the MSM Bit */
  htim->Instance->SMCR |= sMasterConfig->MasterSlaveMode;
 80011b0:	6849      	ldr	r1, [r1, #4]
  htim->Instance->CR2 &= ~TIM_CR2_MMS;
 80011b2:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 80011b6:	605a      	str	r2, [r3, #4]
  htim->Instance->CR2 |=  sMasterConfig->MasterOutputTrigger;
 80011b8:	685a      	ldr	r2, [r3, #4]
 80011ba:	4322      	orrs	r2, r4
 80011bc:	605a      	str	r2, [r3, #4]
  htim->Instance->SMCR &= ~TIM_SMCR_MSM;
 80011be:	689a      	ldr	r2, [r3, #8]
 80011c0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80011c4:	609a      	str	r2, [r3, #8]
  htim->Instance->SMCR |= sMasterConfig->MasterSlaveMode;
 80011c6:	689a      	ldr	r2, [r3, #8]
 80011c8:	430a      	orrs	r2, r1
 80011ca:	609a      	str	r2, [r3, #8]

  htim->State = HAL_TIM_STATE_READY;
 80011cc:	2301      	movs	r3, #1
 80011ce:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80011d2:	2300      	movs	r3, #0
 80011d4:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  __HAL_LOCK(htim);
 80011d8:	4618      	mov	r0, r3

  return HAL_OK;
}
 80011da:	bd10      	pop	{r4, pc}

080011dc <UART_SetConfig>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80011dc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*------- UART-associated USART registers setting : CR2 Configuration ------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according 
   * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80011e0:	6805      	ldr	r5, [r0, #0]
 80011e2:	68c2      	ldr	r2, [r0, #12]
 80011e4:	692b      	ldr	r3, [r5, #16]
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1, 
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8), 
             tmpreg);
#else
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 80011e6:	6901      	ldr	r1, [r0, #16]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80011e8:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80011ec:	4313      	orrs	r3, r2
 80011ee:	612b      	str	r3, [r5, #16]
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 80011f0:	6883      	ldr	r3, [r0, #8]
  MODIFY_REG(huart->Instance->CR1, 
 80011f2:	68ea      	ldr	r2, [r5, #12]
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 80011f4:	430b      	orrs	r3, r1
 80011f6:	6941      	ldr	r1, [r0, #20]
  MODIFY_REG(huart->Instance->CR1, 
 80011f8:	f422 52b0 	bic.w	r2, r2, #5632	; 0x1600
 80011fc:	f022 020c 	bic.w	r2, r2, #12
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8001200:	430b      	orrs	r3, r1
  MODIFY_REG(huart->Instance->CR1, 
 8001202:	4313      	orrs	r3, r2
 8001204:	60eb      	str	r3, [r5, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*------- UART-associated USART registers setting : CR3 Configuration ------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8001206:	696b      	ldr	r3, [r5, #20]
 8001208:	6982      	ldr	r2, [r0, #24]
 800120a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800120e:	4313      	orrs	r3, r2
 8001210:	616b      	str	r3, [r5, #20]
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
    }
  }
#else
  /*-------------------------- USART BRR Configuration ---------------------*/
  if(huart->Instance == USART1)
 8001212:	4b40      	ldr	r3, [pc, #256]	; (8001314 <UART_SetConfig+0x138>)
{
 8001214:	4681      	mov	r9, r0
  if(huart->Instance == USART1)
 8001216:	429d      	cmp	r5, r3
 8001218:	f04f 0419 	mov.w	r4, #25
 800121c:	d146      	bne.n	80012ac <UART_SetConfig+0xd0>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 800121e:	f7ff fe35 	bl	8000e8c <HAL_RCC_GetPCLK2Freq>
 8001222:	fb04 f300 	mul.w	r3, r4, r0
 8001226:	f8d9 6004 	ldr.w	r6, [r9, #4]
 800122a:	f04f 0864 	mov.w	r8, #100	; 0x64
 800122e:	00b6      	lsls	r6, r6, #2
 8001230:	fbb3 f3f6 	udiv	r3, r3, r6
 8001234:	fbb3 f3f8 	udiv	r3, r3, r8
 8001238:	011e      	lsls	r6, r3, #4
 800123a:	f7ff fe27 	bl	8000e8c <HAL_RCC_GetPCLK2Freq>
 800123e:	4360      	muls	r0, r4
 8001240:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8001244:	009b      	lsls	r3, r3, #2
 8001246:	fbb0 f7f3 	udiv	r7, r0, r3
 800124a:	f7ff fe1f 	bl	8000e8c <HAL_RCC_GetPCLK2Freq>
 800124e:	4360      	muls	r0, r4
 8001250:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8001254:	009b      	lsls	r3, r3, #2
 8001256:	fbb0 f3f3 	udiv	r3, r0, r3
 800125a:	fbb3 f3f8 	udiv	r3, r3, r8
 800125e:	fb08 7313 	mls	r3, r8, r3, r7
 8001262:	011b      	lsls	r3, r3, #4
 8001264:	3332      	adds	r3, #50	; 0x32
 8001266:	fbb3 f3f8 	udiv	r3, r3, r8
 800126a:	f003 07f0 	and.w	r7, r3, #240	; 0xf0
 800126e:	f7ff fe0d 	bl	8000e8c <HAL_RCC_GetPCLK2Freq>
 8001272:	4360      	muls	r0, r4
 8001274:	f8d9 2004 	ldr.w	r2, [r9, #4]
 8001278:	0092      	lsls	r2, r2, #2
 800127a:	fbb0 faf2 	udiv	sl, r0, r2
 800127e:	f7ff fe05 	bl	8000e8c <HAL_RCC_GetPCLK2Freq>
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 8001282:	4360      	muls	r0, r4
 8001284:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8001288:	009b      	lsls	r3, r3, #2
 800128a:	fbb0 f3f3 	udiv	r3, r0, r3
 800128e:	fbb3 f3f8 	udiv	r3, r3, r8
 8001292:	fb08 a313 	mls	r3, r8, r3, sl
 8001296:	011b      	lsls	r3, r3, #4
 8001298:	3332      	adds	r3, #50	; 0x32
 800129a:	fbb3 f3f8 	udiv	r3, r3, r8
 800129e:	f003 030f 	and.w	r3, r3, #15
 80012a2:	433b      	orrs	r3, r7
 80012a4:	4433      	add	r3, r6
 80012a6:	60ab      	str	r3, [r5, #8]
 80012a8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80012ac:	f7ff fdde 	bl	8000e6c <HAL_RCC_GetPCLK1Freq>
 80012b0:	fb04 f300 	mul.w	r3, r4, r0
 80012b4:	f8d9 6004 	ldr.w	r6, [r9, #4]
 80012b8:	f04f 0864 	mov.w	r8, #100	; 0x64
 80012bc:	00b6      	lsls	r6, r6, #2
 80012be:	fbb3 f3f6 	udiv	r3, r3, r6
 80012c2:	fbb3 f3f8 	udiv	r3, r3, r8
 80012c6:	011e      	lsls	r6, r3, #4
 80012c8:	f7ff fdd0 	bl	8000e6c <HAL_RCC_GetPCLK1Freq>
 80012cc:	4360      	muls	r0, r4
 80012ce:	f8d9 3004 	ldr.w	r3, [r9, #4]
 80012d2:	009b      	lsls	r3, r3, #2
 80012d4:	fbb0 f7f3 	udiv	r7, r0, r3
 80012d8:	f7ff fdc8 	bl	8000e6c <HAL_RCC_GetPCLK1Freq>
 80012dc:	4360      	muls	r0, r4
 80012de:	f8d9 3004 	ldr.w	r3, [r9, #4]
 80012e2:	009b      	lsls	r3, r3, #2
 80012e4:	fbb0 f3f3 	udiv	r3, r0, r3
 80012e8:	fbb3 f3f8 	udiv	r3, r3, r8
 80012ec:	fb08 7313 	mls	r3, r8, r3, r7
 80012f0:	011b      	lsls	r3, r3, #4
 80012f2:	3332      	adds	r3, #50	; 0x32
 80012f4:	fbb3 f3f8 	udiv	r3, r3, r8
 80012f8:	f003 07f0 	and.w	r7, r3, #240	; 0xf0
 80012fc:	f7ff fdb6 	bl	8000e6c <HAL_RCC_GetPCLK1Freq>
 8001300:	4360      	muls	r0, r4
 8001302:	f8d9 2004 	ldr.w	r2, [r9, #4]
 8001306:	0092      	lsls	r2, r2, #2
 8001308:	fbb0 faf2 	udiv	sl, r0, r2
 800130c:	f7ff fdae 	bl	8000e6c <HAL_RCC_GetPCLK1Freq>
 8001310:	e7b7      	b.n	8001282 <UART_SetConfig+0xa6>
 8001312:	bf00      	nop
 8001314:	40013800 	.word	0x40013800

08001318 <HAL_UART_Init>:
{
 8001318:	b510      	push	{r4, lr}
  if(huart == NULL)
 800131a:	4604      	mov	r4, r0
 800131c:	b340      	cbz	r0, 8001370 <HAL_UART_Init+0x58>
  if(huart->gState == HAL_UART_STATE_RESET)
 800131e:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 8001322:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8001326:	b91b      	cbnz	r3, 8001330 <HAL_UART_Init+0x18>
    huart->Lock = HAL_UNLOCKED;
 8001328:	f880 2038 	strb.w	r2, [r0, #56]	; 0x38
    HAL_UART_MspInit(huart);
 800132c:	f000 f9f4 	bl	8001718 <HAL_UART_MspInit>
  huart->gState = HAL_UART_STATE_BUSY;
 8001330:	2324      	movs	r3, #36	; 0x24
  __HAL_UART_DISABLE(huart);
 8001332:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 8001334:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  __HAL_UART_DISABLE(huart);
 8001338:	68d3      	ldr	r3, [r2, #12]
  UART_SetConfig(huart);
 800133a:	4620      	mov	r0, r4
  __HAL_UART_DISABLE(huart);
 800133c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8001340:	60d3      	str	r3, [r2, #12]
  UART_SetConfig(huart);
 8001342:	f7ff ff4b 	bl	80011dc <UART_SetConfig>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001346:	6823      	ldr	r3, [r4, #0]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001348:	2000      	movs	r0, #0
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800134a:	691a      	ldr	r2, [r3, #16]
 800134c:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8001350:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8001352:	695a      	ldr	r2, [r3, #20]
 8001354:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8001358:	615a      	str	r2, [r3, #20]
  __HAL_UART_ENABLE(huart);
 800135a:	68da      	ldr	r2, [r3, #12]
 800135c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8001360:	60da      	str	r2, [r3, #12]
  huart->gState= HAL_UART_STATE_READY;
 8001362:	2320      	movs	r3, #32
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001364:	63e0      	str	r0, [r4, #60]	; 0x3c
  huart->gState= HAL_UART_STATE_READY;
 8001366:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  huart->RxState= HAL_UART_STATE_READY;
 800136a:	f884 303a 	strb.w	r3, [r4, #58]	; 0x3a
  return HAL_OK;
 800136e:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8001370:	2001      	movs	r0, #1
}
 8001372:	bd10      	pop	{r4, pc}

08001374 <MX_GPIO_Init>:
{

  GPIO_InitTypeDef GPIO_InitStruct;

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001374:	4b28      	ldr	r3, [pc, #160]	; (8001418 <MX_GPIO_Init+0xa4>)
{
 8001376:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800137a:	699a      	ldr	r2, [r3, #24]
{
 800137c:	b088      	sub	sp, #32
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800137e:	f042 0210 	orr.w	r2, r2, #16
 8001382:	619a      	str	r2, [r3, #24]
 8001384:	699a      	ldr	r2, [r3, #24]
  __HAL_RCC_GPIOA_CLK_ENABLE();
  __HAL_RCC_GPIOB_CLK_ENABLE();

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_14, GPIO_PIN_RESET);
 8001386:	f8df 809c 	ldr.w	r8, [pc, #156]	; 8001424 <MX_GPIO_Init+0xb0>
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800138a:	f002 0210 	and.w	r2, r2, #16
 800138e:	9201      	str	r2, [sp, #4]
 8001390:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001392:	699a      	ldr	r2, [r3, #24]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4|GPIO_PIN_5, GPIO_PIN_RESET);
 8001394:	4f21      	ldr	r7, [pc, #132]	; (800141c <MX_GPIO_Init+0xa8>)
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001396:	f042 0204 	orr.w	r2, r2, #4
 800139a:	619a      	str	r2, [r3, #24]
 800139c:	699a      	ldr	r2, [r3, #24]
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_14, GPIO_PIN_RESET);
 800139e:	4640      	mov	r0, r8
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80013a0:	f002 0204 	and.w	r2, r2, #4
 80013a4:	9202      	str	r2, [sp, #8]
 80013a6:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80013a8:	699a      	ldr	r2, [r3, #24]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0|GPIO_PIN_1, GPIO_PIN_RESET);
 80013aa:	4e1d      	ldr	r6, [pc, #116]	; (8001420 <MX_GPIO_Init+0xac>)
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80013ac:	f042 0208 	orr.w	r2, r2, #8
 80013b0:	619a      	str	r2, [r3, #24]
 80013b2:	699b      	ldr	r3, [r3, #24]
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_14, GPIO_PIN_RESET);
 80013b4:	2200      	movs	r2, #0
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80013b6:	f003 0308 	and.w	r3, r3, #8
 80013ba:	9303      	str	r3, [sp, #12]
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_14, GPIO_PIN_RESET);
 80013bc:	f44f 4180 	mov.w	r1, #16384	; 0x4000
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80013c0:	9b03      	ldr	r3, [sp, #12]
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_14, GPIO_PIN_RESET);
 80013c2:	f7ff fad9 	bl	8000978 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4|GPIO_PIN_5, GPIO_PIN_RESET);
 80013c6:	4638      	mov	r0, r7
 80013c8:	2200      	movs	r2, #0
 80013ca:	2130      	movs	r1, #48	; 0x30
 80013cc:	f7ff fad4 	bl	8000978 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0|GPIO_PIN_1, GPIO_PIN_RESET);
 80013d0:	2200      	movs	r2, #0
 80013d2:	4630      	mov	r0, r6
 80013d4:	2103      	movs	r1, #3
 80013d6:	f7ff facf 	bl	8000978 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC14 */
  GPIO_InitStruct.Pin = GPIO_PIN_14;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80013da:	2501      	movs	r5, #1
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80013dc:	2402      	movs	r4, #2
  GPIO_InitStruct.Pin = GPIO_PIN_14;
 80013de:	f44f 4380 	mov.w	r3, #16384	; 0x4000
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80013e2:	a904      	add	r1, sp, #16
 80013e4:	4640      	mov	r0, r8
  GPIO_InitStruct.Pin = GPIO_PIN_14;
 80013e6:	9304      	str	r3, [sp, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80013e8:	9505      	str	r5, [sp, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80013ea:	9407      	str	r4, [sp, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80013ec:	f7ff f9e4 	bl	80007b8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA4 PA5 */
  GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 80013f0:	2330      	movs	r3, #48	; 0x30
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80013f2:	a904      	add	r1, sp, #16
 80013f4:	4638      	mov	r0, r7
  GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 80013f6:	9304      	str	r3, [sp, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80013f8:	9505      	str	r5, [sp, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80013fa:	9407      	str	r4, [sp, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80013fc:	f7ff f9dc 	bl	80007b8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB0 PB1 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8001400:	2303      	movs	r3, #3
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001402:	a904      	add	r1, sp, #16
 8001404:	4630      	mov	r0, r6
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8001406:	9304      	str	r3, [sp, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001408:	9505      	str	r5, [sp, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800140a:	9407      	str	r4, [sp, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800140c:	f7ff f9d4 	bl	80007b8 <HAL_GPIO_Init>

}
 8001410:	b008      	add	sp, #32
 8001412:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8001416:	bf00      	nop
 8001418:	40021000 	.word	0x40021000
 800141c:	40010800 	.word	0x40010800
 8001420:	40010c00 	.word	0x40010c00
 8001424:	40011000 	.word	0x40011000

08001428 <HiveX_motor_setDirection>:

extern TIM_HandleTypeDef htim4;

void HiveX_motor_setDirection(int motor, int direction)
{
    if (motor == MOTOR_M1) HAL_GPIO_WritePin(MOTOR_M1_PHASE, direction);
 8001428:	b920      	cbnz	r0, 8001434 <HiveX_motor_setDirection+0xc>
 800142a:	b2ca      	uxtb	r2, r1
 800142c:	2101      	movs	r1, #1
    if (motor == MOTOR_M2) HAL_GPIO_WritePin(MOTOR_M2_PHASE, direction);
 800142e:	4804      	ldr	r0, [pc, #16]	; (8001440 <HiveX_motor_setDirection+0x18>)
 8001430:	f7ff baa2 	b.w	8000978 <HAL_GPIO_WritePin>
 8001434:	2801      	cmp	r0, #1
 8001436:	d102      	bne.n	800143e <HiveX_motor_setDirection+0x16>
 8001438:	b2ca      	uxtb	r2, r1
 800143a:	2102      	movs	r1, #2
 800143c:	e7f7      	b.n	800142e <HiveX_motor_setDirection+0x6>
 800143e:	4770      	bx	lr
 8001440:	40010c00 	.word	0x40010c00

08001444 <HiveX_motor_setDutyCycle>:
}

void HiveX_motor_setDutyCycle(int motor, float dutyCycle)
{
 8001444:	b510      	push	{r4, lr}
 8001446:	460b      	mov	r3, r1
    if (motor == MOTOR_M1) __HAL_TIM_SetCompare(&htim4, TIM_CHANNEL_3, (int) (dutyCycle * 255));
 8001448:	b948      	cbnz	r0, 800145e <HiveX_motor_setDutyCycle+0x1a>
 800144a:	4a0b      	ldr	r2, [pc, #44]	; (8001478 <HiveX_motor_setDutyCycle+0x34>)
 800144c:	490b      	ldr	r1, [pc, #44]	; (800147c <HiveX_motor_setDutyCycle+0x38>)
 800144e:	4618      	mov	r0, r3
 8001450:	6814      	ldr	r4, [r2, #0]
 8001452:	f7fe ff89 	bl	8000368 <__aeabi_fmul>
 8001456:	f7ff f8d7 	bl	8000608 <__aeabi_f2iz>
 800145a:	63e0      	str	r0, [r4, #60]	; 0x3c
 800145c:	bd10      	pop	{r4, pc}
    if (motor == MOTOR_M2) __HAL_TIM_SetCompare(&htim4, TIM_CHANNEL_4, (int) (dutyCycle * 255));
 800145e:	2801      	cmp	r0, #1
 8001460:	d108      	bne.n	8001474 <HiveX_motor_setDutyCycle+0x30>
 8001462:	4a05      	ldr	r2, [pc, #20]	; (8001478 <HiveX_motor_setDutyCycle+0x34>)
 8001464:	4905      	ldr	r1, [pc, #20]	; (800147c <HiveX_motor_setDutyCycle+0x38>)
 8001466:	4618      	mov	r0, r3
 8001468:	6814      	ldr	r4, [r2, #0]
 800146a:	f7fe ff7d 	bl	8000368 <__aeabi_fmul>
 800146e:	f7ff f8cb 	bl	8000608 <__aeabi_f2iz>
 8001472:	6420      	str	r0, [r4, #64]	; 0x40
 8001474:	bd10      	pop	{r4, pc}
 8001476:	bf00      	nop
 8001478:	20000024 	.word	0x20000024
 800147c:	437f0000 	.word	0x437f0000

08001480 <HiveX_motor_setPeriod>:
}

void HiveX_motor_setPeriod(int ms)
{
 8001480:	4770      	bx	lr
	...

08001484 <HiveX_motor_setMode>:
	return;
}

void HiveX_motor_setMode(int mode)
{
	HAL_GPIO_WritePin(MOTOR_MODE, mode);
 8001484:	b2c2      	uxtb	r2, r0
 8001486:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800148a:	4801      	ldr	r0, [pc, #4]	; (8001490 <HiveX_motor_setMode+0xc>)
 800148c:	f7ff ba74 	b.w	8000978 <HAL_GPIO_WritePin>
 8001490:	40011000 	.word	0x40011000

08001494 <moveForward>:
#include "HiveX_motor.h"
#include "HiveX_common.h"

void moveForward()
{
	HiveX_motor_setDirection(MOTOR_M1, MOTOR_FORWARD);
 8001494:	2100      	movs	r1, #0
{
 8001496:	b508      	push	{r3, lr}
	HiveX_motor_setDirection(MOTOR_M1, MOTOR_FORWARD);
 8001498:	4608      	mov	r0, r1
 800149a:	f7ff ffc5 	bl	8001428 <HiveX_motor_setDirection>
	HiveX_motor_setDirection(MOTOR_M2, MOTOR_FORWARD);
}
 800149e:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	HiveX_motor_setDirection(MOTOR_M2, MOTOR_FORWARD);
 80014a2:	2100      	movs	r1, #0
 80014a4:	2001      	movs	r0, #1
 80014a6:	f7ff bfbf 	b.w	8001428 <HiveX_motor_setDirection>

080014aa <moveBack>:

void moveBack()
{
 80014aa:	b508      	push	{r3, lr}
	HiveX_motor_setDirection(MOTOR_M1, MOTOR_BACKWARD);
 80014ac:	2101      	movs	r1, #1
 80014ae:	2000      	movs	r0, #0
 80014b0:	f7ff ffba 	bl	8001428 <HiveX_motor_setDirection>
	HiveX_motor_setDirection(MOTOR_M2, MOTOR_BACKWARD);
}
 80014b4:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	HiveX_motor_setDirection(MOTOR_M2, MOTOR_BACKWARD);
 80014b8:	2101      	movs	r1, #1
 80014ba:	4608      	mov	r0, r1
 80014bc:	f7ff bfb4 	b.w	8001428 <HiveX_motor_setDirection>

080014c0 <turnLeft>:

void turnLeft()
{
	HiveX_motor_setDirection(MOTOR_M1, MOTOR_FORWARD);
 80014c0:	2100      	movs	r1, #0
{
 80014c2:	b508      	push	{r3, lr}
	HiveX_motor_setDirection(MOTOR_M1, MOTOR_FORWARD);
 80014c4:	4608      	mov	r0, r1
 80014c6:	f7ff ffaf 	bl	8001428 <HiveX_motor_setDirection>
	HiveX_motor_setDirection(MOTOR_M2, MOTOR_BACKWARD);
}
 80014ca:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	HiveX_motor_setDirection(MOTOR_M2, MOTOR_BACKWARD);
 80014ce:	2101      	movs	r1, #1
 80014d0:	4608      	mov	r0, r1
 80014d2:	f7ff bfa9 	b.w	8001428 <HiveX_motor_setDirection>

080014d6 <turnRight>:

void turnRight()
{
 80014d6:	b508      	push	{r3, lr}
	HiveX_motor_setDirection(MOTOR_M2, MOTOR_FORWARD);
 80014d8:	2100      	movs	r1, #0
 80014da:	2001      	movs	r0, #1
 80014dc:	f7ff ffa4 	bl	8001428 <HiveX_motor_setDirection>
	HiveX_motor_setDirection(MOTOR_M1, MOTOR_BACKWARD);
}
 80014e0:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	HiveX_motor_setDirection(MOTOR_M1, MOTOR_BACKWARD);
 80014e4:	2101      	movs	r1, #1
 80014e6:	2000      	movs	r0, #0
 80014e8:	f7ff bf9e 	b.w	8001428 <HiveX_motor_setDirection>

080014ec <stopRobot>:

void stopRobot()
{
 80014ec:	b510      	push	{r4, lr}
	HiveX_motor_setDutyCycle(MOTOR_M1, 0);
 80014ee:	2400      	movs	r4, #0
 80014f0:	2000      	movs	r0, #0
 80014f2:	4621      	mov	r1, r4
 80014f4:	f7ff ffa6 	bl	8001444 <HiveX_motor_setDutyCycle>
	HiveX_motor_setDutyCycle(MOTOR_M2, 0);
 80014f8:	4621      	mov	r1, r4
}
 80014fa:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	HiveX_motor_setDutyCycle(MOTOR_M2, 0);
 80014fe:	2001      	movs	r0, #1
 8001500:	f7ff bfa0 	b.w	8001444 <HiveX_motor_setDutyCycle>

08001504 <setSpeed>:

// speed - Range: 0-255 (0 --> STOP)
void setSpeed(int left, int right)
{
 8001504:	b510      	push	{r4, lr}
	// Limit speed to max permissible FULL_SPEED
	left = HiveX_common_constrain(left, 0, FULL_SPEED);
	right = HiveX_common_constrain(right, 0, FULL_SPEED);

	// Normalize to get duty cycle in range [0,1.0]
	float leftNormalised = left / 255.0f;
 8001506:	f380 0008 	usat	r0, #8, r0
{
 800150a:	460c      	mov	r4, r1
	float leftNormalised = left / 255.0f;
 800150c:	f7fe fed8 	bl	80002c0 <__aeabi_i2f>
 8001510:	4909      	ldr	r1, [pc, #36]	; (8001538 <setSpeed+0x34>)
 8001512:	f7fe ffdd 	bl	80004d0 <__aeabi_fdiv>
	float rightNormalised = right / 255.0f;

	// Set duty cycle for motors
	HiveX_motor_setDutyCycle(MOTOR_M1, leftNormalised);
 8001516:	4601      	mov	r1, r0
 8001518:	2000      	movs	r0, #0
 800151a:	f7ff ff93 	bl	8001444 <HiveX_motor_setDutyCycle>
	float rightNormalised = right / 255.0f;
 800151e:	f384 0008 	usat	r0, #8, r4
 8001522:	f7fe fecd 	bl	80002c0 <__aeabi_i2f>
 8001526:	4904      	ldr	r1, [pc, #16]	; (8001538 <setSpeed+0x34>)
 8001528:	f7fe ffd2 	bl	80004d0 <__aeabi_fdiv>
	HiveX_motor_setDutyCycle(MOTOR_M2, rightNormalised);
}
 800152c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	HiveX_motor_setDutyCycle(MOTOR_M2, rightNormalised);
 8001530:	4601      	mov	r1, r0
 8001532:	2001      	movs	r0, #1
 8001534:	f7ff bf86 	b.w	8001444 <HiveX_motor_setDutyCycle>
 8001538:	437f0000 	.word	0x437f0000

0800153c <moveInit>:

void moveInit()
{
 800153c:	b508      	push	{r3, lr}
	// Set Phase/Enable Mode
	HiveX_motor_setMode(MOTOR_PHEN_MODE);
 800153e:	2001      	movs	r0, #1
 8001540:	f7ff ffa0 	bl	8001484 <HiveX_motor_setMode>

	// Set PWM frequency to 20KHz (50ms)
	HiveX_motor_setPeriod(50);
 8001544:	2032      	movs	r0, #50	; 0x32
 8001546:	f7ff ff9b 	bl	8001480 <HiveX_motor_setPeriod>

	// Stop Robot
	stopRobot();
}
 800154a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	stopRobot();
 800154e:	f7ff bfcd 	b.w	80014ec <stopRobot>

08001552 <SystemClock_Config>:
	RCC_ClkInitTypeDef RCC_ClkInitStruct;

	/**Initializes the CPU, AHB and APB busses clocks
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001552:	2301      	movs	r3, #1
{
 8001554:	b510      	push	{r4, lr}
 8001556:	b090      	sub	sp, #64	; 0x40
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001558:	930a      	str	r3, [sp, #40]	; 0x28
	RCC_OscInitStruct.HSICalibrationValue = 16;
 800155a:	2310      	movs	r3, #16
 800155c:	930b      	str	r3, [sp, #44]	; 0x2c
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
 800155e:	2300      	movs	r3, #0
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001560:	2402      	movs	r4, #2
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
 8001562:	930e      	str	r3, [sp, #56]	; 0x38
	RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL16;
 8001564:	f44f 1360 	mov.w	r3, #3670016	; 0x380000
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001568:	a806      	add	r0, sp, #24
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800156a:	9406      	str	r4, [sp, #24]
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800156c:	940d      	str	r4, [sp, #52]	; 0x34
	RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL16;
 800156e:	930f      	str	r3, [sp, #60]	; 0x3c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001570:	f7ff fa08 	bl	8000984 <HAL_RCC_OscConfig>
 8001574:	b100      	cbz	r0, 8001578 <SystemClock_Config+0x26>
 8001576:	e7fe      	b.n	8001576 <SystemClock_Config+0x24>
		_Error_Handler(__FILE__, __LINE__);
	}

	/**Initializes the CPU, AHB and APB busses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 8001578:	230f      	movs	r3, #15
 800157a:	9301      	str	r3, [sp, #4]
			| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800157c:	f44f 6380 	mov.w	r3, #1024	; 0x400
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001580:	9003      	str	r0, [sp, #12]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001582:	9005      	str	r0, [sp, #20]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001584:	4621      	mov	r1, r4
 8001586:	a801      	add	r0, sp, #4
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001588:	9402      	str	r4, [sp, #8]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800158a:	9304      	str	r3, [sp, #16]
	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800158c:	f7ff fbc4 	bl	8000d18 <HAL_RCC_ClockConfig>
 8001590:	4604      	mov	r4, r0
 8001592:	b100      	cbz	r0, 8001596 <SystemClock_Config+0x44>
 8001594:	e7fe      	b.n	8001594 <SystemClock_Config+0x42>
		_Error_Handler(__FILE__, __LINE__);
	}

	/**Configure the Systick interrupt time
	 */
	HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq() / 1000);
 8001596:	f7ff fc63 	bl	8000e60 <HAL_RCC_GetHCLKFreq>
 800159a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800159e:	fbb0 f0f3 	udiv	r0, r0, r3
 80015a2:	f7ff f8e1 	bl	8000768 <HAL_SYSTICK_Config>

	/**Configure the Systick
	 */
	HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 80015a6:	2004      	movs	r0, #4
 80015a8:	f7ff f8f4 	bl	8000794 <HAL_SYSTICK_CLKSourceConfig>

	/* SysTick_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 80015ac:	4622      	mov	r2, r4
 80015ae:	4621      	mov	r1, r4
 80015b0:	f04f 30ff 	mov.w	r0, #4294967295
 80015b4:	f7ff f8a4 	bl	8000700 <HAL_NVIC_SetPriority>
}
 80015b8:	b010      	add	sp, #64	; 0x40
 80015ba:	bd10      	pop	{r4, pc}

080015bc <_Error_Handler>:
 * @brief  This function is executed in case of error occurrence.
 * @param  None
 * @retval None
 */
void _Error_Handler(char * file, int line)
{
 80015bc:	e7fe      	b.n	80015bc <_Error_Handler>

080015be <HiveX_sysInit>:
 * @brief  This function initializes system clock and peripherals.
 * @param  None
 * @retval None
 */
void HiveX_sysInit(void)
{
 80015be:	b508      	push	{r3, lr}
	HAL_Init();
 80015c0:	f7ff f85c 	bl	800067c <HAL_Init>
	SystemClock_Config();
 80015c4:	f7ff ffc5 	bl	8001552 <SystemClock_Config>
	MX_GPIO_Init();
 80015c8:	f7ff fed4 	bl	8001374 <MX_GPIO_Init>
	MX_USART1_UART_Init();
 80015cc:	f000 f884 	bl	80016d8 <MX_USART1_UART_Init>
	MX_TIM4_Init();
 80015d0:	f000 f82e 	bl	8001630 <MX_TIM4_Init>
	HiveX_timerInit();
}
 80015d4:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	HiveX_timerInit();
 80015d8:	f000 b870 	b.w	80016bc <HiveX_timerInit>

080015dc <HAL_TIM_PWM_MspInit>:
}

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{

	if (tim_pwmHandle->Instance == TIM4)
 80015dc:	6802      	ldr	r2, [r0, #0]
 80015de:	4b08      	ldr	r3, [pc, #32]	; (8001600 <HAL_TIM_PWM_MspInit+0x24>)
{
 80015e0:	b082      	sub	sp, #8
	if (tim_pwmHandle->Instance == TIM4)
 80015e2:	429a      	cmp	r2, r3
 80015e4:	d10a      	bne.n	80015fc <HAL_TIM_PWM_MspInit+0x20>
	{

		__HAL_RCC_TIM4_CLK_ENABLE();
 80015e6:	f503 3302 	add.w	r3, r3, #133120	; 0x20800
 80015ea:	69da      	ldr	r2, [r3, #28]
 80015ec:	f042 0204 	orr.w	r2, r2, #4
 80015f0:	61da      	str	r2, [r3, #28]
 80015f2:	69db      	ldr	r3, [r3, #28]
 80015f4:	f003 0304 	and.w	r3, r3, #4
 80015f8:	9301      	str	r3, [sp, #4]
 80015fa:	9b01      	ldr	r3, [sp, #4]
	}
}
 80015fc:	b002      	add	sp, #8
 80015fe:	4770      	bx	lr
 8001600:	40000800 	.word	0x40000800

08001604 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8001604:	b51f      	push	{r0, r1, r2, r3, r4, lr}
	GPIO_InitTypeDef GPIO_InitStruct;
	if (timHandle->Instance == TIM4)
 8001606:	6802      	ldr	r2, [r0, #0]
 8001608:	4b07      	ldr	r3, [pc, #28]	; (8001628 <HAL_TIM_MspPostInit+0x24>)
 800160a:	429a      	cmp	r2, r3
 800160c:	d109      	bne.n	8001622 <HAL_TIM_MspPostInit+0x1e>
	{
		/**TIM4 GPIO Configuration
		 PB8     ------> TIM4_CH3
		 PB9     ------> TIM4_CH4
		 */
		GPIO_InitStruct.Pin = GPIO_PIN_8 | GPIO_PIN_9;
 800160e:	f44f 7340 	mov.w	r3, #768	; 0x300
 8001612:	9300      	str	r3, [sp, #0]
		GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001614:	2302      	movs	r3, #2
		GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
		HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001616:	4669      	mov	r1, sp
 8001618:	4804      	ldr	r0, [pc, #16]	; (800162c <HAL_TIM_MspPostInit+0x28>)
		GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800161a:	9301      	str	r3, [sp, #4]
		GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800161c:	9303      	str	r3, [sp, #12]
		HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800161e:	f7ff f8cb 	bl	80007b8 <HAL_GPIO_Init>
	}
}
 8001622:	b005      	add	sp, #20
 8001624:	f85d fb04 	ldr.w	pc, [sp], #4
 8001628:	40000800 	.word	0x40000800
 800162c:	40010c00 	.word	0x40010c00

08001630 <MX_TIM4_Init>:
	htim4.Init.Prescaler = 11;
 8001630:	f04f 0c0b 	mov.w	ip, #11
	htim4.Instance = TIM4;
 8001634:	481e      	ldr	r0, [pc, #120]	; (80016b0 <MX_TIM4_Init+0x80>)
	htim4.Init.Prescaler = 11;
 8001636:	4b1f      	ldr	r3, [pc, #124]	; (80016b4 <MX_TIM4_Init+0x84>)
{
 8001638:	b510      	push	{r4, lr}
	htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 800163a:	2400      	movs	r4, #0
	htim4.Init.Prescaler = 11;
 800163c:	e880 1008 	stmia.w	r0, {r3, ip}
	htim4.Init.Period = 255;
 8001640:	23ff      	movs	r3, #255	; 0xff
{
 8001642:	b08a      	sub	sp, #40	; 0x28
	htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001644:	6084      	str	r4, [r0, #8]
	htim4.Init.Period = 255;
 8001646:	60c3      	str	r3, [r0, #12]
	htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001648:	6104      	str	r4, [r0, #16]
	htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800164a:	6184      	str	r4, [r0, #24]
	if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 800164c:	f7ff fcda 	bl	8001004 <HAL_TIM_PWM_Init>
 8001650:	b118      	cbz	r0, 800165a <MX_TIM4_Init+0x2a>
		_Error_Handler(__FILE__, __LINE__);
 8001652:	2113      	movs	r1, #19
 8001654:	4818      	ldr	r0, [pc, #96]	; (80016b8 <MX_TIM4_Init+0x88>)
 8001656:	f7ff ffb1 	bl	80015bc <_Error_Handler>
	if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 800165a:	a901      	add	r1, sp, #4
 800165c:	4814      	ldr	r0, [pc, #80]	; (80016b0 <MX_TIM4_Init+0x80>)
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800165e:	9401      	str	r4, [sp, #4]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001660:	9402      	str	r4, [sp, #8]
	if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8001662:	f7ff fd99 	bl	8001198 <HAL_TIMEx_MasterConfigSynchronization>
 8001666:	b118      	cbz	r0, 8001670 <MX_TIM4_Init+0x40>
		_Error_Handler(__FILE__, __LINE__);
 8001668:	211a      	movs	r1, #26
 800166a:	4813      	ldr	r0, [pc, #76]	; (80016b8 <MX_TIM4_Init+0x88>)
 800166c:	f7ff ffa6 	bl	80015bc <_Error_Handler>
	sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001670:	2360      	movs	r3, #96	; 0x60
 8001672:	9303      	str	r3, [sp, #12]
	sConfigOC.Pulse = 0;
 8001674:	2300      	movs	r3, #0
	if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001676:	2208      	movs	r2, #8
 8001678:	a903      	add	r1, sp, #12
 800167a:	480d      	ldr	r0, [pc, #52]	; (80016b0 <MX_TIM4_Init+0x80>)
	sConfigOC.Pulse = 0;
 800167c:	9304      	str	r3, [sp, #16]
	sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800167e:	9305      	str	r3, [sp, #20]
	sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001680:	9307      	str	r3, [sp, #28]
	if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001682:	f7ff fd05 	bl	8001090 <HAL_TIM_PWM_ConfigChannel>
 8001686:	b118      	cbz	r0, 8001690 <MX_TIM4_Init+0x60>
		_Error_Handler(__FILE__, __LINE__);
 8001688:	2123      	movs	r1, #35	; 0x23
 800168a:	480b      	ldr	r0, [pc, #44]	; (80016b8 <MX_TIM4_Init+0x88>)
 800168c:	f7ff ff96 	bl	80015bc <_Error_Handler>
	if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8001690:	220c      	movs	r2, #12
 8001692:	4807      	ldr	r0, [pc, #28]	; (80016b0 <MX_TIM4_Init+0x80>)
 8001694:	eb0d 0102 	add.w	r1, sp, r2
 8001698:	f7ff fcfa 	bl	8001090 <HAL_TIM_PWM_ConfigChannel>
 800169c:	b118      	cbz	r0, 80016a6 <MX_TIM4_Init+0x76>
		_Error_Handler(__FILE__, __LINE__);
 800169e:	2128      	movs	r1, #40	; 0x28
 80016a0:	4805      	ldr	r0, [pc, #20]	; (80016b8 <MX_TIM4_Init+0x88>)
 80016a2:	f7ff ff8b 	bl	80015bc <_Error_Handler>
	HAL_TIM_MspPostInit(&htim4);
 80016a6:	4802      	ldr	r0, [pc, #8]	; (80016b0 <MX_TIM4_Init+0x80>)
 80016a8:	f7ff ffac 	bl	8001604 <HAL_TIM_MspPostInit>
}
 80016ac:	b00a      	add	sp, #40	; 0x28
 80016ae:	bd10      	pop	{r4, pc}
 80016b0:	20000024 	.word	0x20000024
 80016b4:	40000800 	.word	0x40000800
 80016b8:	080019c8 	.word	0x080019c8

080016bc <HiveX_timerInit>:
		__HAL_RCC_TIM4_CLK_DISABLE();
	}
}

void HiveX_timerInit()
{
 80016bc:	b510      	push	{r4, lr}
	HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_3);
 80016be:	4c05      	ldr	r4, [pc, #20]	; (80016d4 <HiveX_timerInit+0x18>)
 80016c0:	2108      	movs	r1, #8
 80016c2:	4620      	mov	r0, r4
 80016c4:	f7ff fd52 	bl	800116c <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_4);
 80016c8:	4620      	mov	r0, r4
}
 80016ca:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_4);
 80016ce:	210c      	movs	r1, #12
 80016d0:	f7ff bd4c 	b.w	800116c <HAL_TIM_PWM_Start>
 80016d4:	20000024 	.word	0x20000024

080016d8 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 80016d8:	b508      	push	{r3, lr}

  huart1.Instance = USART1;
  huart1.Init.BaudRate = 115200;
 80016da:	f44f 3ee1 	mov.w	lr, #115200	; 0x1c200
  huart1.Instance = USART1;
 80016de:	480b      	ldr	r0, [pc, #44]	; (800170c <MX_USART1_UART_Init+0x34>)
  huart1.Init.BaudRate = 115200;
 80016e0:	4b0b      	ldr	r3, [pc, #44]	; (8001710 <MX_USART1_UART_Init+0x38>)
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
  huart1.Init.StopBits = UART_STOPBITS_1;
  huart1.Init.Parity = UART_PARITY_NONE;
  huart1.Init.Mode = UART_MODE_TX_RX;
 80016e2:	220c      	movs	r2, #12
  huart1.Init.BaudRate = 115200;
 80016e4:	e880 4008 	stmia.w	r0, {r3, lr}
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80016e8:	2300      	movs	r3, #0
  huart1.Init.Mode = UART_MODE_TX_RX;
 80016ea:	6142      	str	r2, [r0, #20]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80016ec:	6083      	str	r3, [r0, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80016ee:	60c3      	str	r3, [r0, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80016f0:	6103      	str	r3, [r0, #16]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80016f2:	6183      	str	r3, [r0, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80016f4:	61c3      	str	r3, [r0, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80016f6:	f7ff fe0f 	bl	8001318 <HAL_UART_Init>
 80016fa:	b128      	cbz	r0, 8001708 <MX_USART1_UART_Init+0x30>
  {
    _Error_Handler(__FILE__, __LINE__);
  }

}
 80016fc:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    _Error_Handler(__FILE__, __LINE__);
 8001700:	2142      	movs	r1, #66	; 0x42
 8001702:	4804      	ldr	r0, [pc, #16]	; (8001714 <MX_USART1_UART_Init+0x3c>)
 8001704:	f7ff bf5a 	b.w	80015bc <_Error_Handler>
 8001708:	bd08      	pop	{r3, pc}
 800170a:	bf00      	nop
 800170c:	20000064 	.word	0x20000064
 8001710:	40013800 	.word	0x40013800
 8001714:	080019dd 	.word	0x080019dd

08001718 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001718:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}

  GPIO_InitTypeDef GPIO_InitStruct;
  if(uartHandle->Instance==USART1)
 800171a:	6802      	ldr	r2, [r0, #0]
 800171c:	4b12      	ldr	r3, [pc, #72]	; (8001768 <HAL_UART_MspInit+0x50>)
 800171e:	429a      	cmp	r2, r3
 8001720:	d11f      	bne.n	8001762 <HAL_UART_MspInit+0x4a>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001722:	f503 4358 	add.w	r3, r3, #55296	; 0xd800
 8001726:	699a      	ldr	r2, [r3, #24]
    PA10     ------> USART1_RX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001728:	a902      	add	r1, sp, #8
    __HAL_RCC_USART1_CLK_ENABLE();
 800172a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800172e:	619a      	str	r2, [r3, #24]
 8001730:	699b      	ldr	r3, [r3, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001732:	480e      	ldr	r0, [pc, #56]	; (800176c <HAL_UART_MspInit+0x54>)
    __HAL_RCC_USART1_CLK_ENABLE();
 8001734:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001738:	9301      	str	r3, [sp, #4]
 800173a:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 800173c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001740:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001742:	2302      	movs	r3, #2
 8001744:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001746:	2303      	movs	r3, #3
 8001748:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800174a:	f7ff f835 	bl	80007b8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 800174e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001752:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001754:	2300      	movs	r3, #0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001756:	a902      	add	r1, sp, #8
 8001758:	4804      	ldr	r0, [pc, #16]	; (800176c <HAL_UART_MspInit+0x54>)
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800175a:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800175c:	9304      	str	r3, [sp, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800175e:	f7ff f82b 	bl	80007b8 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8001762:	b007      	add	sp, #28
 8001764:	f85d fb04 	ldr.w	pc, [sp], #4
 8001768:	40013800 	.word	0x40013800
 800176c:	40010800 	.word	0x40010800

08001770 <testMotor>:

extern TIM_HandleTypeDef htim4;
#endif

void testMotor()
{
 8001770:	b508      	push	{r3, lr}
	// Forward
	setSpeed(LSPEED, RSPEED);
 8001772:	21e6      	movs	r1, #230	; 0xe6
 8001774:	20a0      	movs	r0, #160	; 0xa0
 8001776:	f7ff fec5 	bl	8001504 <setSpeed>
	moveForward();
 800177a:	f7ff fe8b 	bl	8001494 <moveForward>
	delay(DELAY_MS);
 800177e:	f44f 607a 	mov.w	r0, #4000	; 0xfa0
 8001782:	f7fe ff9b 	bl	80006bc <HAL_Delay>
	stopRobot();    // Mandatory stop and wait period
 8001786:	f7ff feb1 	bl	80014ec <stopRobot>
	delay(200);
 800178a:	20c8      	movs	r0, #200	; 0xc8
 800178c:	f7fe ff96 	bl	80006bc <HAL_Delay>

	// Backward
	setSpeed(LSPEED, RSPEED);
 8001790:	21e6      	movs	r1, #230	; 0xe6
 8001792:	20a0      	movs	r0, #160	; 0xa0
 8001794:	f7ff feb6 	bl	8001504 <setSpeed>
	moveBack();
 8001798:	f7ff fe87 	bl	80014aa <moveBack>
	delay(DELAY_MS);
 800179c:	f44f 607a 	mov.w	r0, #4000	; 0xfa0
 80017a0:	f7fe ff8c 	bl	80006bc <HAL_Delay>
	stopRobot();    // Mandatory stop and wait period
 80017a4:	f7ff fea2 	bl	80014ec <stopRobot>
	delay(200);
 80017a8:	20c8      	movs	r0, #200	; 0xc8
 80017aa:	f7fe ff87 	bl	80006bc <HAL_Delay>

	// Left
	setSpeed(LSPEED, RSPEED);
 80017ae:	21e6      	movs	r1, #230	; 0xe6
 80017b0:	20a0      	movs	r0, #160	; 0xa0
 80017b2:	f7ff fea7 	bl	8001504 <setSpeed>
	turnLeft();
 80017b6:	f7ff fe83 	bl	80014c0 <turnLeft>
	delay(DELAY_MS);
 80017ba:	f44f 607a 	mov.w	r0, #4000	; 0xfa0
 80017be:	f7fe ff7d 	bl	80006bc <HAL_Delay>
	stopRobot();    // Mandatory stop and wait period
 80017c2:	f7ff fe93 	bl	80014ec <stopRobot>
	delay(200);
 80017c6:	20c8      	movs	r0, #200	; 0xc8
 80017c8:	f7fe ff78 	bl	80006bc <HAL_Delay>

	// Right
	setSpeed(LSPEED, RSPEED);
 80017cc:	21e6      	movs	r1, #230	; 0xe6
 80017ce:	20a0      	movs	r0, #160	; 0xa0
 80017d0:	f7ff fe98 	bl	8001504 <setSpeed>
	turnRight();
 80017d4:	f7ff fe7f 	bl	80014d6 <turnRight>
	delay(DELAY_MS);
 80017d8:	f44f 607a 	mov.w	r0, #4000	; 0xfa0
 80017dc:	f7fe ff6e 	bl	80006bc <HAL_Delay>
	stopRobot();    // Mandatory stop and wait period
 80017e0:	f7ff fe84 	bl	80014ec <stopRobot>
	delay(200);
}
 80017e4:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	delay(200);
 80017e8:	20c8      	movs	r0, #200	; 0xc8
 80017ea:	f7fe bf67 	b.w	80006bc <HAL_Delay>

080017ee <setup>:
	}
}
#endif

void setup()
{
 80017ee:	b508      	push	{r3, lr}
	HiveX_sysInit();
 80017f0:	f7ff fee5 	bl	80015be <HiveX_sysInit>
	delay(1000);
 80017f4:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80017f8:	f7fe ff60 	bl	80006bc <HAL_Delay>
	moveInit();
}
 80017fc:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	moveInit();
 8001800:	f7ff be9c 	b.w	800153c <moveInit>

08001804 <main>:
{
	testMotor();
}

int main()
{
 8001804:	b508      	push	{r3, lr}
	setup();
 8001806:	f7ff fff2 	bl	80017ee <setup>
	testMotor();
 800180a:	f7ff ffb1 	bl	8001770 <testMotor>
 800180e:	e7fc      	b.n	800180a <main+0x6>

08001810 <HAL_MspInit>:
{
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001810:	4b21      	ldr	r3, [pc, #132]	; (8001898 <HAL_MspInit+0x88>)
{
 8001812:	b507      	push	{r0, r1, r2, lr}
  __HAL_RCC_AFIO_CLK_ENABLE();
 8001814:	699a      	ldr	r2, [r3, #24]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001816:	2003      	movs	r0, #3
  __HAL_RCC_AFIO_CLK_ENABLE();
 8001818:	f042 0201 	orr.w	r2, r2, #1
 800181c:	619a      	str	r2, [r3, #24]
 800181e:	699b      	ldr	r3, [r3, #24]
 8001820:	f003 0301 	and.w	r3, r3, #1
 8001824:	9301      	str	r3, [sp, #4]
 8001826:	9b01      	ldr	r3, [sp, #4]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001828:	f7fe ff58 	bl	80006dc <HAL_NVIC_SetPriorityGrouping>

  /* System interrupt init*/
  /* MemoryManagement_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(MemoryManagement_IRQn, 0, 0);
 800182c:	2200      	movs	r2, #0
 800182e:	f06f 000b 	mvn.w	r0, #11
 8001832:	4611      	mov	r1, r2
 8001834:	f7fe ff64 	bl	8000700 <HAL_NVIC_SetPriority>
  /* BusFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(BusFault_IRQn, 0, 0);
 8001838:	2200      	movs	r2, #0
 800183a:	f06f 000a 	mvn.w	r0, #10
 800183e:	4611      	mov	r1, r2
 8001840:	f7fe ff5e 	bl	8000700 <HAL_NVIC_SetPriority>
  /* UsageFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(UsageFault_IRQn, 0, 0);
 8001844:	2200      	movs	r2, #0
 8001846:	f06f 0009 	mvn.w	r0, #9
 800184a:	4611      	mov	r1, r2
 800184c:	f7fe ff58 	bl	8000700 <HAL_NVIC_SetPriority>
  /* SVCall_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SVCall_IRQn, 0, 0);
 8001850:	2200      	movs	r2, #0
 8001852:	f06f 0004 	mvn.w	r0, #4
 8001856:	4611      	mov	r1, r2
 8001858:	f7fe ff52 	bl	8000700 <HAL_NVIC_SetPriority>
  /* DebugMonitor_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DebugMonitor_IRQn, 0, 0);
 800185c:	2200      	movs	r2, #0
 800185e:	f06f 0003 	mvn.w	r0, #3
 8001862:	4611      	mov	r1, r2
 8001864:	f7fe ff4c 	bl	8000700 <HAL_NVIC_SetPriority>
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 0, 0);
 8001868:	2200      	movs	r2, #0
 800186a:	f06f 0001 	mvn.w	r0, #1
 800186e:	4611      	mov	r1, r2
 8001870:	f7fe ff46 	bl	8000700 <HAL_NVIC_SetPriority>
  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 8001874:	2200      	movs	r2, #0
 8001876:	f04f 30ff 	mov.w	r0, #4294967295
 800187a:	4611      	mov	r1, r2
 800187c:	f7fe ff40 	bl	8000700 <HAL_NVIC_SetPriority>

    /**DISABLE: JTAG-DP Disabled and SW-DP Disabled 
    */
  __HAL_AFIO_REMAP_SWJ_DISABLE();
 8001880:	4b06      	ldr	r3, [pc, #24]	; (800189c <HAL_MspInit+0x8c>)
 8001882:	685a      	ldr	r2, [r3, #4]
 8001884:	f022 62e0 	bic.w	r2, r2, #117440512	; 0x7000000
 8001888:	605a      	str	r2, [r3, #4]
 800188a:	685a      	ldr	r2, [r3, #4]
 800188c:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 8001890:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001892:	b003      	add	sp, #12
 8001894:	f85d fb04 	ldr.w	pc, [sp], #4
 8001898:	40021000 	.word	0x40021000
 800189c:	40010000 	.word	0x40010000

080018a0 <NMI_Handler>:
 80018a0:	4770      	bx	lr

080018a2 <HardFault_Handler>:

/**
* @brief This function handles Hard fault interrupt.
*/
void HardFault_Handler(void)
{
 80018a2:	e7fe      	b.n	80018a2 <HardFault_Handler>

080018a4 <MemManage_Handler>:

/**
* @brief This function handles Memory management fault.
*/
void MemManage_Handler(void)
{
 80018a4:	e7fe      	b.n	80018a4 <MemManage_Handler>

080018a6 <BusFault_Handler>:

/**
* @brief This function handles Prefetch fault, memory access fault.
*/
void BusFault_Handler(void)
{
 80018a6:	e7fe      	b.n	80018a6 <BusFault_Handler>

080018a8 <UsageFault_Handler>:

/**
* @brief This function handles Undefined instruction or illegal state.
*/
void UsageFault_Handler(void)
{
 80018a8:	e7fe      	b.n	80018a8 <UsageFault_Handler>

080018aa <SVC_Handler>:
 80018aa:	4770      	bx	lr

080018ac <DebugMon_Handler>:
 80018ac:	4770      	bx	lr

080018ae <PendSV_Handler>:

/**
* @brief This function handles Pendable request for system service.
*/
void PendSV_Handler(void)
{
 80018ae:	4770      	bx	lr

080018b0 <SysTick_Handler>:

/**
* @brief This function handles System tick timer.
*/
void SysTick_Handler(void)
{
 80018b0:	b508      	push	{r3, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80018b2:	f7fe fef5 	bl	80006a0 <HAL_IncTick>
  HAL_SYSTICK_IRQHandler();
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80018b6:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  HAL_SYSTICK_IRQHandler();
 80018ba:	f7fe bf78 	b.w	80007ae <HAL_SYSTICK_IRQHandler>
	...

080018c0 <SystemInit>:
  */
void SystemInit (void)
{
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= 0x00000001U;
 80018c0:	4b0f      	ldr	r3, [pc, #60]	; (8001900 <SystemInit+0x40>)
 80018c2:	681a      	ldr	r2, [r3, #0]
 80018c4:	f042 0201 	orr.w	r2, r2, #1
 80018c8:	601a      	str	r2, [r3, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#if !defined(STM32F105xC) && !defined(STM32F107xC)
  RCC->CFGR &= 0xF8FF0000U;
 80018ca:	6859      	ldr	r1, [r3, #4]
 80018cc:	4a0d      	ldr	r2, [pc, #52]	; (8001904 <SystemInit+0x44>)
 80018ce:	400a      	ands	r2, r1
 80018d0:	605a      	str	r2, [r3, #4]
#else
  RCC->CFGR &= 0xF0FF0000U;
#endif /* STM32F105xC */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= 0xFEF6FFFFU;
 80018d2:	681a      	ldr	r2, [r3, #0]
 80018d4:	f022 7284 	bic.w	r2, r2, #17301504	; 0x1080000
 80018d8:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 80018dc:	601a      	str	r2, [r3, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 80018de:	681a      	ldr	r2, [r3, #0]
 80018e0:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80018e4:	601a      	str	r2, [r3, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= 0xFF80FFFFU;
 80018e6:	685a      	ldr	r2, [r3, #4]
 80018e8:	f422 02fe 	bic.w	r2, r2, #8323072	; 0x7f0000
 80018ec:	605a      	str	r2, [r3, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000U;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000U;
 80018ee:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 80018f2:	609a      	str	r2, [r3, #8]
#endif 

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 80018f4:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80018f8:	4b03      	ldr	r3, [pc, #12]	; (8001908 <SystemInit+0x48>)
 80018fa:	609a      	str	r2, [r3, #8]
 80018fc:	4770      	bx	lr
 80018fe:	bf00      	nop
 8001900:	40021000 	.word	0x40021000
 8001904:	f8ff0000 	.word	0xf8ff0000
 8001908:	e000ed00 	.word	0xe000ed00

0800190c <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 800190c:	2100      	movs	r1, #0
  b LoopCopyDataInit
 800190e:	e003      	b.n	8001918 <LoopCopyDataInit>

08001910 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8001910:	4b0b      	ldr	r3, [pc, #44]	; (8001940 <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 8001912:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8001914:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 8001916:	3104      	adds	r1, #4

08001918 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8001918:	480a      	ldr	r0, [pc, #40]	; (8001944 <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 800191a:	4b0b      	ldr	r3, [pc, #44]	; (8001948 <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 800191c:	1842      	adds	r2, r0, r1
  cmp r2, r3
 800191e:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8001920:	d3f6      	bcc.n	8001910 <CopyDataInit>
  ldr r2, =_sbss
 8001922:	4a0a      	ldr	r2, [pc, #40]	; (800194c <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 8001924:	e002      	b.n	800192c <LoopFillZerobss>

08001926 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 8001926:	2300      	movs	r3, #0
  str r3, [r2], #4
 8001928:	f842 3b04 	str.w	r3, [r2], #4

0800192c <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 800192c:	4b08      	ldr	r3, [pc, #32]	; (8001950 <LoopFillZerobss+0x24>)
  cmp r2, r3
 800192e:	429a      	cmp	r2, r3
  bcc FillZerobss
 8001930:	d3f9      	bcc.n	8001926 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8001932:	f7ff ffc5 	bl	80018c0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001936:	f000 f80f 	bl	8001958 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800193a:	f7ff ff63 	bl	8001804 <main>
  bx lr
 800193e:	4770      	bx	lr
  ldr r3, =_sidata
 8001940:	08001a14 	.word	0x08001a14
  ldr r0, =_sdata
 8001944:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8001948:	20000004 	.word	0x20000004
  ldr r2, =_sbss
 800194c:	20000004 	.word	0x20000004
  ldr r3, = _ebss
 8001950:	200000a4 	.word	0x200000a4

08001954 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001954:	e7fe      	b.n	8001954 <ADC1_2_IRQHandler>
	...

08001958 <__libc_init_array>:
 8001958:	b570      	push	{r4, r5, r6, lr}
 800195a:	2500      	movs	r5, #0
 800195c:	4e0c      	ldr	r6, [pc, #48]	; (8001990 <__libc_init_array+0x38>)
 800195e:	4c0d      	ldr	r4, [pc, #52]	; (8001994 <__libc_init_array+0x3c>)
 8001960:	1ba4      	subs	r4, r4, r6
 8001962:	10a4      	asrs	r4, r4, #2
 8001964:	42a5      	cmp	r5, r4
 8001966:	d109      	bne.n	800197c <__libc_init_array+0x24>
 8001968:	f000 f81a 	bl	80019a0 <_init>
 800196c:	2500      	movs	r5, #0
 800196e:	4e0a      	ldr	r6, [pc, #40]	; (8001998 <__libc_init_array+0x40>)
 8001970:	4c0a      	ldr	r4, [pc, #40]	; (800199c <__libc_init_array+0x44>)
 8001972:	1ba4      	subs	r4, r4, r6
 8001974:	10a4      	asrs	r4, r4, #2
 8001976:	42a5      	cmp	r5, r4
 8001978:	d105      	bne.n	8001986 <__libc_init_array+0x2e>
 800197a:	bd70      	pop	{r4, r5, r6, pc}
 800197c:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8001980:	4798      	blx	r3
 8001982:	3501      	adds	r5, #1
 8001984:	e7ee      	b.n	8001964 <__libc_init_array+0xc>
 8001986:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800198a:	4798      	blx	r3
 800198c:	3501      	adds	r5, #1
 800198e:	e7f2      	b.n	8001976 <__libc_init_array+0x1e>
 8001990:	08001a0c 	.word	0x08001a0c
 8001994:	08001a0c 	.word	0x08001a0c
 8001998:	08001a0c 	.word	0x08001a0c
 800199c:	08001a10 	.word	0x08001a10

080019a0 <_init>:
 80019a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80019a2:	bf00      	nop
 80019a4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80019a6:	bc08      	pop	{r3}
 80019a8:	469e      	mov	lr, r3
 80019aa:	4770      	bx	lr

080019ac <_fini>:
 80019ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80019ae:	bf00      	nop
 80019b0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80019b2:	bc08      	pop	{r3}
 80019b4:	469e      	mov	lr, r3
 80019b6:	4770      	bx	lr
