{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Full Version " "Info: Version 7.2 Build 151 09/26/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 14 15:38:10 2013 " "Info: Processing started: Mon Oct 14 15:38:10 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off inv -c inv " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off inv -c inv" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "boostLimit.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file boostLimit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 boostLimit-boostLimit " "Info: Found design unit 1: boostLimit-boostLimit" {  } { { "boostLimit.vhd" "" { Text "F:/svn/CPLD/PCS/code/Trunk/PCS_CPLD/9.0030.010801/boostLimit.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 boostLimit " "Info: Found entity 1: boostLimit" {  } { { "boostLimit.vhd" "" { Text "F:/svn/CPLD/PCS/code/Trunk/PCS_CPLD/9.0030.010801/boostLimit.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "boost.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file boost.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 boost-boost " "Info: Found design unit 1: boost-boost" {  } { { "boost.vhd" "" { Text "F:/svn/CPLD/PCS/code/Trunk/PCS_CPLD/9.0030.010801/boost.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 boost " "Info: Found entity 1: boost" {  } { { "boost.vhd" "" { Text "F:/svn/CPLD/PCS/code/Trunk/PCS_CPLD/9.0030.010801/boost.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inv.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file inv.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 inv " "Info: Found entity 1: inv" {  } { { "inv.bdf" "" { Schematic "F:/svn/CPLD/PCS/code/Trunk/PCS_CPLD/9.0030.010801/inv.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hubu.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file hubu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hubu-hubu " "Info: Found design unit 1: hubu-hubu" {  } { { "hubu.vhd" "" { Text "F:/svn/CPLD/PCS/code/Trunk/PCS_CPLD/9.0030.010801/hubu.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 hubu " "Info: Found entity 1: hubu" {  } { { "hubu.vhd" "" { Text "F:/svn/CPLD/PCS/code/Trunk/PCS_CPLD/9.0030.010801/hubu.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ENINVPWM.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ENINVPWM.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ENINVPWM-ENINVPWM " "Info: Found design unit 1: ENINVPWM-ENINVPWM" {  } { { "ENINVPWM.vhd" "" { Text "F:/svn/CPLD/PCS/code/Trunk/PCS_CPLD/9.0030.010801/ENINVPWM.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 ENINVPWM " "Info: Found entity 1: ENINVPWM" {  } { { "ENINVPWM.vhd" "" { Text "F:/svn/CPLD/PCS/code/Trunk/PCS_CPLD/9.0030.010801/ENINVPWM.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SYNCFILTER.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file SYNCFILTER.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SYNCFILTER-SYNCFILTER " "Info: Found design unit 1: SYNCFILTER-SYNCFILTER" {  } { { "SYNCFILTER.vhd" "" { Text "F:/svn/CPLD/PCS/code/Trunk/PCS_CPLD/9.0030.010801/SYNCFILTER.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 SYNCFILTER " "Info: Found entity 1: SYNCFILTER" {  } { { "SYNCFILTER.vhd" "" { Text "F:/svn/CPLD/PCS/code/Trunk/PCS_CPLD/9.0030.010801/SYNCFILTER.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and2sync.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file and2sync.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 and2sync-and2sync " "Info: Found design unit 1: and2sync-and2sync" {  } { { "and2sync.vhd" "" { Text "F:/svn/CPLD/PCS/code/Trunk/PCS_CPLD/9.0030.010801/and2sync.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 and2sync " "Info: Found entity 1: and2sync" {  } { { "and2sync.vhd" "" { Text "F:/svn/CPLD/PCS/code/Trunk/PCS_CPLD/9.0030.010801/and2sync.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and4sync.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file and4sync.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 and4sync-and4sync " "Info: Found design unit 1: and4sync-and4sync" {  } { { "and4sync.vhd" "" { Text "F:/svn/CPLD/PCS/code/Trunk/PCS_CPLD/9.0030.010801/and4sync.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 and4sync " "Info: Found entity 1: and4sync" {  } { { "and4sync.vhd" "" { Text "F:/svn/CPLD/PCS/code/Trunk/PCS_CPLD/9.0030.010801/and4sync.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ILIMIT50US.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ILIMIT50US.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ILIMIT50US-ILIMIT50US " "Info: Found design unit 1: ILIMIT50US-ILIMIT50US" {  } { { "ILIMIT50US.vhd" "" { Text "F:/svn/CPLD/PCS/code/Trunk/PCS_CPLD/9.0030.010801/ILIMIT50US.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 ILIMIT50US " "Info: Found entity 1: ILIMIT50US" {  } { { "ILIMIT50US.vhd" "" { Text "F:/svn/CPLD/PCS/code/Trunk/PCS_CPLD/9.0030.010801/ILIMIT50US.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signalsync.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file signalsync.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 signalsync-signalsync " "Info: Found design unit 1: signalsync-signalsync" {  } { { "signalsync.vhd" "" { Text "F:/svn/CPLD/PCS/code/Trunk/PCS_CPLD/9.0030.010801/signalsync.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 signalsync " "Info: Found entity 1: signalsync" {  } { { "signalsync.vhd" "" { Text "F:/svn/CPLD/PCS/code/Trunk/PCS_CPLD/9.0030.010801/signalsync.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "EmergencyFilter.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file EmergencyFilter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 EmergencyFilter-EmergencyFilter " "Info: Found design unit 1: EmergencyFilter-EmergencyFilter" {  } { { "EmergencyFilter.vhd" "" { Text "F:/svn/CPLD/PCS/code/Trunk/PCS_CPLD/9.0030.010801/EmergencyFilter.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 EmergencyFilter " "Info: Found entity 1: EmergencyFilter" {  } { { "EmergencyFilter.vhd" "" { Text "F:/svn/CPLD/PCS/code/Trunk/PCS_CPLD/9.0030.010801/EmergencyFilter.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Filter10us.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file Filter10us.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Filter10us-Filter10us " "Info: Found design unit 1: Filter10us-Filter10us" {  } { { "Filter10us.vhd" "" { Text "F:/svn/CPLD/PCS/code/Trunk/PCS_CPLD/9.0030.010801/Filter10us.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 Filter10us " "Info: Found entity 1: Filter10us" {  } { { "Filter10us.vhd" "" { Text "F:/svn/CPLD/PCS/code/Trunk/PCS_CPLD/9.0030.010801/Filter10us.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Filter1us.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file Filter1us.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Filter1us-Filter1us " "Info: Found design unit 1: Filter1us-Filter1us" {  } { { "Filter1us.vhd" "" { Text "F:/svn/CPLD/PCS/code/Trunk/PCS_CPLD/9.0030.010801/Filter1us.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 Filter1us " "Info: Found entity 1: Filter1us" {  } { { "Filter1us.vhd" "" { Text "F:/svn/CPLD/PCS/code/Trunk/PCS_CPLD/9.0030.010801/Filter1us.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "inv " "Info: Elaborating entity \"inv\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ENINVPWM ENINVPWM:inst " "Info: Elaborating entity \"ENINVPWM\" for hierarchy \"ENINVPWM:inst\"" {  } { { "inv.bdf" "inst" { Schematic "F:/svn/CPLD/PCS/code/Trunk/PCS_CPLD/9.0030.010801/inv.bdf" { { 608 776 944 704 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and4sync and4sync:inst16 " "Info: Elaborating entity \"and4sync\" for hierarchy \"and4sync:inst16\"" {  } { { "inv.bdf" "inst16" { Schematic "F:/svn/CPLD/PCS/code/Trunk/PCS_CPLD/9.0030.010801/inv.bdf" { { 1240 784 912 1368 "inst16" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ILIMIT50US ILIMIT50US:inst18 " "Info: Elaborating entity \"ILIMIT50US\" for hierarchy \"ILIMIT50US:inst18\"" {  } { { "inv.bdf" "inst18" { Schematic "F:/svn/CPLD/PCS/code/Trunk/PCS_CPLD/9.0030.010801/inv.bdf" { { 1304 552 688 1400 "inst18" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "signalsync signalsync:inst22 " "Info: Elaborating entity \"signalsync\" for hierarchy \"signalsync:inst22\"" {  } { { "inv.bdf" "inst22" { Schematic "F:/svn/CPLD/PCS/code/Trunk/PCS_CPLD/9.0030.010801/inv.bdf" { { 3168 784 912 3264 "inst22" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Filter1us Filter1us:inst42 " "Info: Elaborating entity \"Filter1us\" for hierarchy \"Filter1us:inst42\"" {  } { { "inv.bdf" "inst42" { Schematic "F:/svn/CPLD/PCS/code/Trunk/PCS_CPLD/9.0030.010801/inv.bdf" { { 1736 784 904 1832 "inst42" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Filter10us Filter10us:inst30 " "Info: Elaborating entity \"Filter10us\" for hierarchy \"Filter10us:inst30\"" {  } { { "inv.bdf" "inst30" { Schematic "F:/svn/CPLD/PCS/code/Trunk/PCS_CPLD/9.0030.010801/inv.bdf" { { 1920 784 904 2016 "inst30" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "IOPT_MLS_DUP_REG_INFO_HDR" "" "Info: Duplicate registers merged to single register" { { "Info" "IOPT_MLS_DUP_REG_INFO" "and4sync:inst9\|Filtera\[1\] and4sync:inst9\|Filtera\[0\] " "Info: Duplicate register \"and4sync:inst9\|Filtera\[1\]\" merged to single register \"and4sync:inst9\|Filtera\[0\]\"" {  } { { "and4sync.vhd" "" { Text "F:/svn/CPLD/PCS/code/Trunk/PCS_CPLD/9.0030.010801/and4sync.vhd" 19 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "and4sync:inst10\|Filtera\[1\] and4sync:inst10\|Filtera\[0\] " "Info: Duplicate register \"and4sync:inst10\|Filtera\[1\]\" merged to single register \"and4sync:inst10\|Filtera\[0\]\"" {  } { { "and4sync.vhd" "" { Text "F:/svn/CPLD/PCS/code/Trunk/PCS_CPLD/9.0030.010801/and4sync.vhd" 19 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "and4sync:inst10\|Filtera\[3\] and4sync:inst10\|Filtera\[2\] " "Info: Duplicate register \"and4sync:inst10\|Filtera\[3\]\" merged to single register \"and4sync:inst10\|Filtera\[2\]\"" {  } { { "and4sync.vhd" "" { Text "F:/svn/CPLD/PCS/code/Trunk/PCS_CPLD/9.0030.010801/and4sync.vhd" 19 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "and4sync:inst16\|Filtera\[1\] and4sync:inst16\|Filtera\[0\] " "Info: Duplicate register \"and4sync:inst16\|Filtera\[1\]\" merged to single register \"and4sync:inst16\|Filtera\[0\]\"" {  } { { "and4sync.vhd" "" { Text "F:/svn/CPLD/PCS/code/Trunk/PCS_CPLD/9.0030.010801/and4sync.vhd" 19 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0}  } {  } 0 0 "Duplicate registers merged to single register" 0 0 "" 0}
{ "Info" "IOPT_MLS_DUP_REG_INFO_HDR" "" "Info: Duplicate registers merged to single register" { { "Info" "IOPT_MLS_DUP_REG_INFO" "and4sync:inst9\|Filterb\[1\] and4sync:inst9\|Filterb\[0\] " "Info: Duplicate register \"and4sync:inst9\|Filterb\[1\]\" merged to single register \"and4sync:inst9\|Filterb\[0\]\"" {  } { { "and4sync.vhd" "" { Text "F:/svn/CPLD/PCS/code/Trunk/PCS_CPLD/9.0030.010801/and4sync.vhd" 29 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "and4sync:inst10\|Filterb\[1\] and4sync:inst10\|Filterb\[0\] " "Info: Duplicate register \"and4sync:inst10\|Filterb\[1\]\" merged to single register \"and4sync:inst10\|Filterb\[0\]\"" {  } { { "and4sync.vhd" "" { Text "F:/svn/CPLD/PCS/code/Trunk/PCS_CPLD/9.0030.010801/and4sync.vhd" 29 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "and4sync:inst10\|Filterb\[3\] and4sync:inst10\|Filterb\[2\] " "Info: Duplicate register \"and4sync:inst10\|Filterb\[3\]\" merged to single register \"and4sync:inst10\|Filterb\[2\]\"" {  } { { "and4sync.vhd" "" { Text "F:/svn/CPLD/PCS/code/Trunk/PCS_CPLD/9.0030.010801/and4sync.vhd" 29 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "and4sync:inst16\|Filterb\[1\] and4sync:inst16\|Filterb\[0\] " "Info: Duplicate register \"and4sync:inst16\|Filterb\[1\]\" merged to single register \"and4sync:inst16\|Filterb\[0\]\"" {  } { { "and4sync.vhd" "" { Text "F:/svn/CPLD/PCS/code/Trunk/PCS_CPLD/9.0030.010801/and4sync.vhd" 29 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0}  } {  } 0 0 "Duplicate registers merged to single register" 0 0 "" 0}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "Pin18Gnd GND " "Warning (13410): Pin \"Pin18Gnd\" stuck at GND" {  } { { "inv.bdf" "" { Schematic "F:/svn/CPLD/PCS/code/Trunk/PCS_CPLD/9.0030.010801/inv.bdf" { { 1856 1224 1400 1872 "Pin18Gnd" "" } } } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0}
{ "Info" "ICUT_CUT_TM_SUMMARY" "273 " "Info: Implemented 273 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "35 " "Info: Implemented 35 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0} { "Info" "ICUT_CUT_TM_OPINS" "34 " "Info: Implemented 34 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0} { "Info" "ICUT_CUT_TM_LCELLS" "204 " "Info: Implemented 204 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "160 " "Info: Allocated 160 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 14 15:38:12 2013 " "Info: Processing ended: Mon Oct 14 15:38:12 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Full Version " "Info: Version 7.2 Build 151 09/26/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 14 15:38:13 2013 " "Info: Processing started: Mon Oct 14 15:38:13 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off inv -c inv " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off inv -c inv" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "IMPP_MPP_USER_DEVICE" "inv EPM240T100I5 " "Info: Selected device EPM240T100I5 for design \"inv\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Info: Low junction temperature is -40 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "Info: High junction temperature is 100 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0}
{ "Info" "IFITCC_FITCC_INFO_STANDARD_FIT_COMPILATION_ON" "" "Info: Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" {  } {  } 0 0 "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM240T100C5 " "Info: Device EPM240T100C5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100C5 " "Info: Device EPM570T100C5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100I5 " "Info: Device EPM570T100I5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0}
{ "Info" "ITAN_TDC_USER_OPTIMIZATION_GOALS" "" "Info: Detected fmax, tsu, tco, and/or tpd requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 0 "Detected fmax, tsu, tco, and/or tpd requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Info: Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0}
{ "Info" "IFYGR_FYGR_USER_GLOBAL_ASSIGNED" "pin clk " "Info: Promoted pin \"clk\" with Global Signal logic option assignment" { { "Info" "IFYGR_FYGR_USER_GLOBAL_ASSIGNED_TO_LOCATION" "pin clk PIN 12 " "Info: Assigned pin \"clk\" to location PIN 12" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "inv.bdf" "" { Schematic "F:/svn/CPLD/PCS/code/Trunk/PCS_CPLD/9.0030.010801/inv.bdf" { { 600 552 720 616 "clk" "" } } } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { clk } } }  } 0 0 "Assigned %1!s! \"%2!s!\" to location %3!s!" 0 0 "" 0} { "Info" "IFYGR_FYGR_USER_GLOBAL_ASSIGNED_REGION" "Global clock the entire device " "Info: Fan-outs that use the Global signal logic option setting Global clock are assigned to the entire device" {  } {  } 0 0 "Fan-outs that use the Global signal logic option setting %1!s! are assigned to %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "inv.bdf" "" { Schematic "F:/svn/CPLD/PCS/code/Trunk/PCS_CPLD/9.0030.010801/inv.bdf" { { 600 552 720 616 "clk" "" } } } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { clk } } }  } 0 0 "Promoted %1!s! \"%2!s!\" with Global Signal logic option assignment" 0 0 "" 0}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "signalsync:inst22\|out_put Global clock " "Info: Automatically promoted signal \"signalsync:inst22\|out_put\" to use Global clock" {  } { { "signalsync.vhd" "" { Text "F:/svn/CPLD/PCS/code/Trunk/PCS_CPLD/9.0030.010801/signalsync.vhd" 6 -1 0 } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Info: Completed Auto Global Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0}
{ "Info" "IFYGR_FYGR_INFO_AUTO_MODE_REGISTER_PACKING" "Auto Normal " "Info: Fitter is using Normal packing mode for logic elements with Auto setting for Auto Packed Registers logic option" {  } {  } 0 0 "Fitter is using %2!s! packing mode for logic elements with %1!s! setting for Auto Packed Registers logic option" 0 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_START_LUT_PACKING" "" "Extra Info: Moving registers into LUTs to improve timing and density" {  } {  } 1 0 "Moving registers into LUTs to improve timing and density" 1 0 "" 0}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Info: Started processing fast register assignments" {  } {  } 0 0 "Started processing fast register assignments" 0 0 "" 0}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Info: Finished processing fast register assignments" {  } {  } 0 0 "Finished processing fast register assignments" 0 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "00:00:00 " "Extra Info: Finished moving registers into LUTs: elapsed time is 00:00:00" {  } {  } 1 0 "Finished moving registers into LUTs: elapsed time is %1!s!" 1 0 "" 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "00:00:00 " "Info: Finished register packing: elapsed time is 00:00:00" {  } {  } 0 0 "Finished register packing: elapsed time is %1!s!" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "7.479 ns register register " "Info: Estimated most critical path is register to register delay of 7.479 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ILIMIT50US:inst18\|COUNT1\[5\] 1 REG LAB_X5_Y3 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X5_Y3; Fanout = 4; REG Node = 'ILIMIT50US:inst18\|COUNT1\[5\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ILIMIT50US:inst18|COUNT1[5] } "NODE_NAME" } } { "ILIMIT50US.vhd" "" { Text "F:/svn/CPLD/PCS/code/Trunk/PCS_CPLD/9.0030.010801/ILIMIT50US.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.557 ns) + CELL(0.200 ns) 1.757 ns ILIMIT50US:inst18\|LessThan0~105 2 COMB LAB_X6_Y3 1 " "Info: 2: + IC(1.557 ns) + CELL(0.200 ns) = 1.757 ns; Loc. = LAB_X6_Y3; Fanout = 1; COMB Node = 'ILIMIT50US:inst18\|LessThan0~105'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.757 ns" { ILIMIT50US:inst18|COUNT1[5] ILIMIT50US:inst18|LessThan0~105 } "NODE_NAME" } } { "c:/altera/72/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/72/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1473 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.666 ns) + CELL(0.914 ns) 3.337 ns ILIMIT50US:inst18\|LessThan0~106 3 COMB LAB_X5_Y3 5 " "Info: 3: + IC(0.666 ns) + CELL(0.914 ns) = 3.337 ns; Loc. = LAB_X5_Y3; Fanout = 5; COMB Node = 'ILIMIT50US:inst18\|LessThan0~106'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.580 ns" { ILIMIT50US:inst18|LessThan0~105 ILIMIT50US:inst18|LessThan0~106 } "NODE_NAME" } } { "c:/altera/72/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/72/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1473 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.770 ns) + CELL(0.978 ns) 5.085 ns ILIMIT50US:inst18\|COUNT1\[0\]~155 4 COMB LAB_X5_Y3 2 " "Info: 4: + IC(0.770 ns) + CELL(0.978 ns) = 5.085 ns; Loc. = LAB_X5_Y3; Fanout = 2; COMB Node = 'ILIMIT50US:inst18\|COUNT1\[0\]~155'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.748 ns" { ILIMIT50US:inst18|LessThan0~106 ILIMIT50US:inst18|COUNT1[0]~155 } "NODE_NAME" } } { "ILIMIT50US.vhd" "" { Text "F:/svn/CPLD/PCS/code/Trunk/PCS_CPLD/9.0030.010801/ILIMIT50US.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 5.208 ns ILIMIT50US:inst18\|COUNT1\[1\]~153 5 COMB LAB_X5_Y3 2 " "Info: 5: + IC(0.000 ns) + CELL(0.123 ns) = 5.208 ns; Loc. = LAB_X5_Y3; Fanout = 2; COMB Node = 'ILIMIT50US:inst18\|COUNT1\[1\]~153'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { ILIMIT50US:inst18|COUNT1[0]~155 ILIMIT50US:inst18|COUNT1[1]~153 } "NODE_NAME" } } { "ILIMIT50US.vhd" "" { Text "F:/svn/CPLD/PCS/code/Trunk/PCS_CPLD/9.0030.010801/ILIMIT50US.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 5.331 ns ILIMIT50US:inst18\|COUNT1\[2\]~139 6 COMB LAB_X5_Y3 2 " "Info: 6: + IC(0.000 ns) + CELL(0.123 ns) = 5.331 ns; Loc. = LAB_X5_Y3; Fanout = 2; COMB Node = 'ILIMIT50US:inst18\|COUNT1\[2\]~139'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { ILIMIT50US:inst18|COUNT1[1]~153 ILIMIT50US:inst18|COUNT1[2]~139 } "NODE_NAME" } } { "ILIMIT50US.vhd" "" { Text "F:/svn/CPLD/PCS/code/Trunk/PCS_CPLD/9.0030.010801/ILIMIT50US.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 5.454 ns ILIMIT50US:inst18\|COUNT1\[3\]~141 7 COMB LAB_X5_Y3 2 " "Info: 7: + IC(0.000 ns) + CELL(0.123 ns) = 5.454 ns; Loc. = LAB_X5_Y3; Fanout = 2; COMB Node = 'ILIMIT50US:inst18\|COUNT1\[3\]~141'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { ILIMIT50US:inst18|COUNT1[2]~139 ILIMIT50US:inst18|COUNT1[3]~141 } "NODE_NAME" } } { "ILIMIT50US.vhd" "" { Text "F:/svn/CPLD/PCS/code/Trunk/PCS_CPLD/9.0030.010801/ILIMIT50US.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.399 ns) 5.853 ns ILIMIT50US:inst18\|COUNT1\[4\]~143 8 COMB LAB_X5_Y3 4 " "Info: 8: + IC(0.000 ns) + CELL(0.399 ns) = 5.853 ns; Loc. = LAB_X5_Y3; Fanout = 4; COMB Node = 'ILIMIT50US:inst18\|COUNT1\[4\]~143'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.399 ns" { ILIMIT50US:inst18|COUNT1[3]~141 ILIMIT50US:inst18|COUNT1[4]~143 } "NODE_NAME" } } { "ILIMIT50US.vhd" "" { Text "F:/svn/CPLD/PCS/code/Trunk/PCS_CPLD/9.0030.010801/ILIMIT50US.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.626 ns) 7.479 ns ILIMIT50US:inst18\|COUNT1\[6\] 9 REG LAB_X5_Y3 4 " "Info: 9: + IC(0.000 ns) + CELL(1.626 ns) = 7.479 ns; Loc. = LAB_X5_Y3; Fanout = 4; REG Node = 'ILIMIT50US:inst18\|COUNT1\[6\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.626 ns" { ILIMIT50US:inst18|COUNT1[4]~143 ILIMIT50US:inst18|COUNT1[6] } "NODE_NAME" } } { "ILIMIT50US.vhd" "" { Text "F:/svn/CPLD/PCS/code/Trunk/PCS_CPLD/9.0030.010801/ILIMIT50US.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.486 ns ( 59.98 % ) " "Info: Total cell delay = 4.486 ns ( 59.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.993 ns ( 40.02 % ) " "Info: Total interconnect delay = 2.993 ns ( 40.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "7.479 ns" { ILIMIT50US:inst18|COUNT1[5] ILIMIT50US:inst18|LessThan0~105 ILIMIT50US:inst18|LessThan0~106 ILIMIT50US:inst18|COUNT1[0]~155 ILIMIT50US:inst18|COUNT1[1]~153 ILIMIT50US:inst18|COUNT1[2]~139 ILIMIT50US:inst18|COUNT1[3]~141 ILIMIT50US:inst18|COUNT1[4]~143 ILIMIT50US:inst18|COUNT1[6] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "9 " "Info: Average interconnect usage is 9% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "9 X0_Y0 X8_Y5 " "Info: Peak interconnect usage is 9% of the available device resources in the region that extends from location X0_Y0 to location X8_Y5" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0}
{ "Warning" "WFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN" "1 " "Warning: Following 1 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "Pin18Gnd GND " "Info: Pin Pin18Gnd has GND driving its datain port" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { Pin18Gnd } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "Pin18Gnd" } } } } { "inv.bdf" "" { Schematic "F:/svn/CPLD/PCS/code/Trunk/PCS_CPLD/9.0030.010801/inv.bdf" { { 1856 1224 1400 1872 "Pin18Gnd" "" } } } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { Pin18Gnd } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { Pin18Gnd } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0}  } {  } 0 0 "Following %1!d! pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" 0 0 "" 0}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "F:/svn/CPLD/PCS/code/Trunk/PCS_CPLD/9.0030.010801/inv.fit.smsg " "Info: Generated suppressed messages file F:/svn/CPLD/PCS/code/Trunk/PCS_CPLD/9.0030.010801/inv.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 1  Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "165 " "Info: Allocated 165 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 14 15:38:15 2013 " "Info: Processing ended: Mon Oct 14 15:38:15 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Full Version " "Info: Version 7.2 Build 151 09/26/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 14 15:38:16 2013 " "Info: Processing started: Mon Oct 14 15:38:16 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off inv -c inv " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off inv -c inv" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "124 " "Info: Allocated 124 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 14 15:38:17 2013 " "Info: Processing ended: Mon Oct 14 15:38:17 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Full Version " "Info: Version 7.2 Build 151 09/26/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 14 15:38:18 2013 " "Info: Processing started: Mon Oct 14 15:38:18 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off inv -c inv " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off inv -c inv" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0}
{ "Info" "ITDB_FULL_SLACK_RESULT" "clk register ILIMIT50US:inst18\|COUNT1\[4\] register ILIMIT50US:inst18\|COUNT1\[5\] 92.139 ns " "Info: Slack time is 92.139 ns for clock \"clk\" between source register \"ILIMIT50US:inst18\|COUNT1\[4\]\" and destination register \"ILIMIT50US:inst18\|COUNT1\[5\]\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "127.21 MHz 7.861 ns " "Info: Fmax is 127.21 MHz (period= 7.861 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "99.291 ns + Largest register register " "Info: + Largest register to register requirement is 99.291 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "100.000 ns + " "Info: + Setup relationship between source and destination is 100.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 100.000 ns " "Info: + Latch edge is 100.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination clk 100.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"clk\" is 100.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source clk 100.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"clk\" is 100.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Largest " "Info: + Largest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.348 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 3.348 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_12 129 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_12; Fanout = 129; CLK Node = 'clk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "inv.bdf" "" { Schematic "F:/svn/CPLD/PCS/code/Trunk/PCS_CPLD/9.0030.010801/inv.bdf" { { 600 552 720 616 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.267 ns) + CELL(0.918 ns) 3.348 ns ILIMIT50US:inst18\|COUNT1\[5\] 2 REG LC_X5_Y3_N5 4 " "Info: 2: + IC(1.267 ns) + CELL(0.918 ns) = 3.348 ns; Loc. = LC_X5_Y3_N5; Fanout = 4; REG Node = 'ILIMIT50US:inst18\|COUNT1\[5\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.185 ns" { clk ILIMIT50US:inst18|COUNT1[5] } "NODE_NAME" } } { "ILIMIT50US.vhd" "" { Text "F:/svn/CPLD/PCS/code/Trunk/PCS_CPLD/9.0030.010801/ILIMIT50US.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 62.16 % ) " "Info: Total cell delay = 2.081 ns ( 62.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.267 ns ( 37.84 % ) " "Info: Total interconnect delay = 1.267 ns ( 37.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.348 ns" { clk ILIMIT50US:inst18|COUNT1[5] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.348 ns" { clk {} clk~combout {} ILIMIT50US:inst18|COUNT1[5] {} } { 0.000ns 0.000ns 1.267ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 3.348 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 3.348 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_12 129 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_12; Fanout = 129; CLK Node = 'clk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "inv.bdf" "" { Schematic "F:/svn/CPLD/PCS/code/Trunk/PCS_CPLD/9.0030.010801/inv.bdf" { { 600 552 720 616 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.267 ns) + CELL(0.918 ns) 3.348 ns ILIMIT50US:inst18\|COUNT1\[4\] 2 REG LC_X5_Y3_N4 3 " "Info: 2: + IC(1.267 ns) + CELL(0.918 ns) = 3.348 ns; Loc. = LC_X5_Y3_N4; Fanout = 3; REG Node = 'ILIMIT50US:inst18\|COUNT1\[4\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.185 ns" { clk ILIMIT50US:inst18|COUNT1[4] } "NODE_NAME" } } { "ILIMIT50US.vhd" "" { Text "F:/svn/CPLD/PCS/code/Trunk/PCS_CPLD/9.0030.010801/ILIMIT50US.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 62.16 % ) " "Info: Total cell delay = 2.081 ns ( 62.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.267 ns ( 37.84 % ) " "Info: Total interconnect delay = 1.267 ns ( 37.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.348 ns" { clk ILIMIT50US:inst18|COUNT1[4] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.348 ns" { clk {} clk~combout {} ILIMIT50US:inst18|COUNT1[4] {} } { 0.000ns 0.000ns 1.267ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.348 ns" { clk ILIMIT50US:inst18|COUNT1[5] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.348 ns" { clk {} clk~combout {} ILIMIT50US:inst18|COUNT1[5] {} } { 0.000ns 0.000ns 1.267ns } { 0.000ns 1.163ns 0.918ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.348 ns" { clk ILIMIT50US:inst18|COUNT1[4] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.348 ns" { clk {} clk~combout {} ILIMIT50US:inst18|COUNT1[4] {} } { 0.000ns 0.000ns 1.267ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns - " "Info: - Micro clock to output delay of source is 0.376 ns" {  } { { "ILIMIT50US.vhd" "" { Text "F:/svn/CPLD/PCS/code/Trunk/PCS_CPLD/9.0030.010801/ILIMIT50US.vhd" 36 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns - " "Info: - Micro setup delay of destination is 0.333 ns" {  } { { "ILIMIT50US.vhd" "" { Text "F:/svn/CPLD/PCS/code/Trunk/PCS_CPLD/9.0030.010801/ILIMIT50US.vhd" 36 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.348 ns" { clk ILIMIT50US:inst18|COUNT1[5] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.348 ns" { clk {} clk~combout {} ILIMIT50US:inst18|COUNT1[5] {} } { 0.000ns 0.000ns 1.267ns } { 0.000ns 1.163ns 0.918ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.348 ns" { clk ILIMIT50US:inst18|COUNT1[4] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.348 ns" { clk {} clk~combout {} ILIMIT50US:inst18|COUNT1[4] {} } { 0.000ns 0.000ns 1.267ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.152 ns - Longest register register " "Info: - Longest register to register delay is 7.152 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ILIMIT50US:inst18\|COUNT1\[4\] 1 REG LC_X5_Y3_N4 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X5_Y3_N4; Fanout = 3; REG Node = 'ILIMIT50US:inst18\|COUNT1\[4\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ILIMIT50US:inst18|COUNT1[4] } "NODE_NAME" } } { "ILIMIT50US.vhd" "" { Text "F:/svn/CPLD/PCS/code/Trunk/PCS_CPLD/9.0030.010801/ILIMIT50US.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.832 ns) + CELL(0.511 ns) 2.343 ns ILIMIT50US:inst18\|LessThan0~105 2 COMB LC_X6_Y3_N7 1 " "Info: 2: + IC(1.832 ns) + CELL(0.511 ns) = 2.343 ns; Loc. = LC_X6_Y3_N7; Fanout = 1; COMB Node = 'ILIMIT50US:inst18\|LessThan0~105'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.343 ns" { ILIMIT50US:inst18|COUNT1[4] ILIMIT50US:inst18|LessThan0~105 } "NODE_NAME" } } { "c:/altera/72/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/72/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1473 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.134 ns) + CELL(0.200 ns) 3.677 ns ILIMIT50US:inst18\|LessThan0~106 3 COMB LC_X5_Y3_N9 5 " "Info: 3: + IC(1.134 ns) + CELL(0.200 ns) = 3.677 ns; Loc. = LC_X5_Y3_N9; Fanout = 5; COMB Node = 'ILIMIT50US:inst18\|LessThan0~106'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.334 ns" { ILIMIT50US:inst18|LessThan0~105 ILIMIT50US:inst18|LessThan0~106 } "NODE_NAME" } } { "c:/altera/72/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/72/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1473 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.731 ns) + CELL(0.747 ns) 5.155 ns ILIMIT50US:inst18\|COUNT1\[0\]~155 4 COMB LC_X5_Y3_N0 2 " "Info: 4: + IC(0.731 ns) + CELL(0.747 ns) = 5.155 ns; Loc. = LC_X5_Y3_N0; Fanout = 2; COMB Node = 'ILIMIT50US:inst18\|COUNT1\[0\]~155'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.478 ns" { ILIMIT50US:inst18|LessThan0~106 ILIMIT50US:inst18|COUNT1[0]~155 } "NODE_NAME" } } { "ILIMIT50US.vhd" "" { Text "F:/svn/CPLD/PCS/code/Trunk/PCS_CPLD/9.0030.010801/ILIMIT50US.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 5.278 ns ILIMIT50US:inst18\|COUNT1\[1\]~153 5 COMB LC_X5_Y3_N1 2 " "Info: 5: + IC(0.000 ns) + CELL(0.123 ns) = 5.278 ns; Loc. = LC_X5_Y3_N1; Fanout = 2; COMB Node = 'ILIMIT50US:inst18\|COUNT1\[1\]~153'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { ILIMIT50US:inst18|COUNT1[0]~155 ILIMIT50US:inst18|COUNT1[1]~153 } "NODE_NAME" } } { "ILIMIT50US.vhd" "" { Text "F:/svn/CPLD/PCS/code/Trunk/PCS_CPLD/9.0030.010801/ILIMIT50US.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 5.401 ns ILIMIT50US:inst18\|COUNT1\[2\]~139 6 COMB LC_X5_Y3_N2 2 " "Info: 6: + IC(0.000 ns) + CELL(0.123 ns) = 5.401 ns; Loc. = LC_X5_Y3_N2; Fanout = 2; COMB Node = 'ILIMIT50US:inst18\|COUNT1\[2\]~139'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { ILIMIT50US:inst18|COUNT1[1]~153 ILIMIT50US:inst18|COUNT1[2]~139 } "NODE_NAME" } } { "ILIMIT50US.vhd" "" { Text "F:/svn/CPLD/PCS/code/Trunk/PCS_CPLD/9.0030.010801/ILIMIT50US.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 5.524 ns ILIMIT50US:inst18\|COUNT1\[3\]~141 7 COMB LC_X5_Y3_N3 2 " "Info: 7: + IC(0.000 ns) + CELL(0.123 ns) = 5.524 ns; Loc. = LC_X5_Y3_N3; Fanout = 2; COMB Node = 'ILIMIT50US:inst18\|COUNT1\[3\]~141'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { ILIMIT50US:inst18|COUNT1[2]~139 ILIMIT50US:inst18|COUNT1[3]~141 } "NODE_NAME" } } { "ILIMIT50US.vhd" "" { Text "F:/svn/CPLD/PCS/code/Trunk/PCS_CPLD/9.0030.010801/ILIMIT50US.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.261 ns) 5.785 ns ILIMIT50US:inst18\|COUNT1\[4\]~143 8 COMB LC_X5_Y3_N4 4 " "Info: 8: + IC(0.000 ns) + CELL(0.261 ns) = 5.785 ns; Loc. = LC_X5_Y3_N4; Fanout = 4; COMB Node = 'ILIMIT50US:inst18\|COUNT1\[4\]~143'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.261 ns" { ILIMIT50US:inst18|COUNT1[3]~141 ILIMIT50US:inst18|COUNT1[4]~143 } "NODE_NAME" } } { "ILIMIT50US.vhd" "" { Text "F:/svn/CPLD/PCS/code/Trunk/PCS_CPLD/9.0030.010801/ILIMIT50US.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.367 ns) 7.152 ns ILIMIT50US:inst18\|COUNT1\[5\] 9 REG LC_X5_Y3_N5 4 " "Info: 9: + IC(0.000 ns) + CELL(1.367 ns) = 7.152 ns; Loc. = LC_X5_Y3_N5; Fanout = 4; REG Node = 'ILIMIT50US:inst18\|COUNT1\[5\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.367 ns" { ILIMIT50US:inst18|COUNT1[4]~143 ILIMIT50US:inst18|COUNT1[5] } "NODE_NAME" } } { "ILIMIT50US.vhd" "" { Text "F:/svn/CPLD/PCS/code/Trunk/PCS_CPLD/9.0030.010801/ILIMIT50US.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.455 ns ( 48.31 % ) " "Info: Total cell delay = 3.455 ns ( 48.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.697 ns ( 51.69 % ) " "Info: Total interconnect delay = 3.697 ns ( 51.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "7.152 ns" { ILIMIT50US:inst18|COUNT1[4] ILIMIT50US:inst18|LessThan0~105 ILIMIT50US:inst18|LessThan0~106 ILIMIT50US:inst18|COUNT1[0]~155 ILIMIT50US:inst18|COUNT1[1]~153 ILIMIT50US:inst18|COUNT1[2]~139 ILIMIT50US:inst18|COUNT1[3]~141 ILIMIT50US:inst18|COUNT1[4]~143 ILIMIT50US:inst18|COUNT1[5] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "7.152 ns" { ILIMIT50US:inst18|COUNT1[4] {} ILIMIT50US:inst18|LessThan0~105 {} ILIMIT50US:inst18|LessThan0~106 {} ILIMIT50US:inst18|COUNT1[0]~155 {} ILIMIT50US:inst18|COUNT1[1]~153 {} ILIMIT50US:inst18|COUNT1[2]~139 {} ILIMIT50US:inst18|COUNT1[3]~141 {} ILIMIT50US:inst18|COUNT1[4]~143 {} ILIMIT50US:inst18|COUNT1[5] {} } { 0.000ns 1.832ns 1.134ns 0.731ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.511ns 0.200ns 0.747ns 0.123ns 0.123ns 0.123ns 0.261ns 1.367ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.348 ns" { clk ILIMIT50US:inst18|COUNT1[5] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.348 ns" { clk {} clk~combout {} ILIMIT50US:inst18|COUNT1[5] {} } { 0.000ns 0.000ns 1.267ns } { 0.000ns 1.163ns 0.918ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.348 ns" { clk ILIMIT50US:inst18|COUNT1[4] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.348 ns" { clk {} clk~combout {} ILIMIT50US:inst18|COUNT1[4] {} } { 0.000ns 0.000ns 1.267ns } { 0.000ns 1.163ns 0.918ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "7.152 ns" { ILIMIT50US:inst18|COUNT1[4] ILIMIT50US:inst18|LessThan0~105 ILIMIT50US:inst18|LessThan0~106 ILIMIT50US:inst18|COUNT1[0]~155 ILIMIT50US:inst18|COUNT1[1]~153 ILIMIT50US:inst18|COUNT1[2]~139 ILIMIT50US:inst18|COUNT1[3]~141 ILIMIT50US:inst18|COUNT1[4]~143 ILIMIT50US:inst18|COUNT1[5] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "7.152 ns" { ILIMIT50US:inst18|COUNT1[4] {} ILIMIT50US:inst18|LessThan0~105 {} ILIMIT50US:inst18|LessThan0~106 {} ILIMIT50US:inst18|COUNT1[0]~155 {} ILIMIT50US:inst18|COUNT1[1]~153 {} ILIMIT50US:inst18|COUNT1[2]~139 {} ILIMIT50US:inst18|COUNT1[3]~141 {} ILIMIT50US:inst18|COUNT1[4]~143 {} ILIMIT50US:inst18|COUNT1[5] {} } { 0.000ns 1.832ns 1.134ns 0.731ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.511ns 0.200ns 0.747ns 0.123ns 0.123ns 0.123ns 0.261ns 1.367ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "clk register ILIMIT50US:inst18\|next_st register ILIMIT50US:inst18\|current_st 1.389 ns " "Info: Minimum slack time is 1.389 ns for clock \"clk\" between source register \"ILIMIT50US:inst18\|next_st\" and destination register \"ILIMIT50US:inst18\|current_st\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.234 ns + Shortest register register " "Info: + Shortest register to register delay is 1.234 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ILIMIT50US:inst18\|next_st 1 REG LC_X4_Y3_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X4_Y3_N0; Fanout = 1; REG Node = 'ILIMIT50US:inst18\|next_st'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ILIMIT50US:inst18|next_st } "NODE_NAME" } } { "ILIMIT50US.vhd" "" { Text "F:/svn/CPLD/PCS/code/Trunk/PCS_CPLD/9.0030.010801/ILIMIT50US.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.954 ns) + CELL(0.280 ns) 1.234 ns ILIMIT50US:inst18\|current_st 2 REG LC_X4_Y3_N4 11 " "Info: 2: + IC(0.954 ns) + CELL(0.280 ns) = 1.234 ns; Loc. = LC_X4_Y3_N4; Fanout = 11; REG Node = 'ILIMIT50US:inst18\|current_st'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.234 ns" { ILIMIT50US:inst18|next_st ILIMIT50US:inst18|current_st } "NODE_NAME" } } { "ILIMIT50US.vhd" "" { Text "F:/svn/CPLD/PCS/code/Trunk/PCS_CPLD/9.0030.010801/ILIMIT50US.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.280 ns ( 22.69 % ) " "Info: Total cell delay = 0.280 ns ( 22.69 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.954 ns ( 77.31 % ) " "Info: Total interconnect delay = 0.954 ns ( 77.31 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.234 ns" { ILIMIT50US:inst18|next_st ILIMIT50US:inst18|current_st } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "1.234 ns" { ILIMIT50US:inst18|next_st {} ILIMIT50US:inst18|current_st {} } { 0.000ns 0.954ns } { 0.000ns 0.280ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "-0.155 ns - Smallest register register " "Info: - Smallest register to register requirement is -0.155 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination clk 100.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"clk\" is 100.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source clk 100.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"clk\" is 100.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.348 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 3.348 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_12 129 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_12; Fanout = 129; CLK Node = 'clk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "inv.bdf" "" { Schematic "F:/svn/CPLD/PCS/code/Trunk/PCS_CPLD/9.0030.010801/inv.bdf" { { 600 552 720 616 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.267 ns) + CELL(0.918 ns) 3.348 ns ILIMIT50US:inst18\|current_st 2 REG LC_X4_Y3_N4 11 " "Info: 2: + IC(1.267 ns) + CELL(0.918 ns) = 3.348 ns; Loc. = LC_X4_Y3_N4; Fanout = 11; REG Node = 'ILIMIT50US:inst18\|current_st'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.185 ns" { clk ILIMIT50US:inst18|current_st } "NODE_NAME" } } { "ILIMIT50US.vhd" "" { Text "F:/svn/CPLD/PCS/code/Trunk/PCS_CPLD/9.0030.010801/ILIMIT50US.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 62.16 % ) " "Info: Total cell delay = 2.081 ns ( 62.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.267 ns ( 37.84 % ) " "Info: Total interconnect delay = 1.267 ns ( 37.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.348 ns" { clk ILIMIT50US:inst18|current_st } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.348 ns" { clk {} clk~combout {} ILIMIT50US:inst18|current_st {} } { 0.000ns 0.000ns 1.267ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 3.348 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to source register is 3.348 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_12 129 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_12; Fanout = 129; CLK Node = 'clk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "inv.bdf" "" { Schematic "F:/svn/CPLD/PCS/code/Trunk/PCS_CPLD/9.0030.010801/inv.bdf" { { 600 552 720 616 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.267 ns) + CELL(0.918 ns) 3.348 ns ILIMIT50US:inst18\|next_st 2 REG LC_X4_Y3_N0 1 " "Info: 2: + IC(1.267 ns) + CELL(0.918 ns) = 3.348 ns; Loc. = LC_X4_Y3_N0; Fanout = 1; REG Node = 'ILIMIT50US:inst18\|next_st'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.185 ns" { clk ILIMIT50US:inst18|next_st } "NODE_NAME" } } { "ILIMIT50US.vhd" "" { Text "F:/svn/CPLD/PCS/code/Trunk/PCS_CPLD/9.0030.010801/ILIMIT50US.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 62.16 % ) " "Info: Total cell delay = 2.081 ns ( 62.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.267 ns ( 37.84 % ) " "Info: Total interconnect delay = 1.267 ns ( 37.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.348 ns" { clk ILIMIT50US:inst18|next_st } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.348 ns" { clk {} clk~combout {} ILIMIT50US:inst18|next_st {} } { 0.000ns 0.000ns 1.267ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.348 ns" { clk ILIMIT50US:inst18|current_st } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.348 ns" { clk {} clk~combout {} ILIMIT50US:inst18|current_st {} } { 0.000ns 0.000ns 1.267ns } { 0.000ns 1.163ns 0.918ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.348 ns" { clk ILIMIT50US:inst18|next_st } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.348 ns" { clk {} clk~combout {} ILIMIT50US:inst18|next_st {} } { 0.000ns 0.000ns 1.267ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns - " "Info: - Micro clock to output delay of source is 0.376 ns" {  } { { "ILIMIT50US.vhd" "" { Text "F:/svn/CPLD/PCS/code/Trunk/PCS_CPLD/9.0030.010801/ILIMIT50US.vhd" 14 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.221 ns + " "Info: + Micro hold delay of destination is 0.221 ns" {  } { { "ILIMIT50US.vhd" "" { Text "F:/svn/CPLD/PCS/code/Trunk/PCS_CPLD/9.0030.010801/ILIMIT50US.vhd" 14 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.348 ns" { clk ILIMIT50US:inst18|current_st } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.348 ns" { clk {} clk~combout {} ILIMIT50US:inst18|current_st {} } { 0.000ns 0.000ns 1.267ns } { 0.000ns 1.163ns 0.918ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.348 ns" { clk ILIMIT50US:inst18|next_st } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.348 ns" { clk {} clk~combout {} ILIMIT50US:inst18|next_st {} } { 0.000ns 0.000ns 1.267ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.234 ns" { ILIMIT50US:inst18|next_st ILIMIT50US:inst18|current_st } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "1.234 ns" { ILIMIT50US:inst18|next_st {} ILIMIT50US:inst18|current_st {} } { 0.000ns 0.954ns } { 0.000ns 0.280ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.348 ns" { clk ILIMIT50US:inst18|current_st } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.348 ns" { clk {} clk~combout {} ILIMIT50US:inst18|current_st {} } { 0.000ns 0.000ns 1.267ns } { 0.000ns 1.163ns 0.918ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.348 ns" { clk ILIMIT50US:inst18|next_st } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.348 ns" { clk {} clk~combout {} ILIMIT50US:inst18|next_st {} } { 0.000ns 0.000ns 1.267ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0}
{ "Info" "ITDB_TSU_RESULT" "ENINVPWM:inst3\|ENPWMIN_SG1 EPWM2B clk 4.357 ns register " "Info: tsu for register \"ENINVPWM:inst3\|ENPWMIN_SG1\" (data pin = \"EPWM2B\", clock pin = \"clk\") is 4.357 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.372 ns + Longest pin register " "Info: + Longest pin to register delay is 7.372 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns EPWM2B 1 PIN PIN_75 2 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_75; Fanout = 2; PIN Node = 'EPWM2B'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { EPWM2B } "NODE_NAME" } } { "inv.bdf" "" { Schematic "F:/svn/CPLD/PCS/code/Trunk/PCS_CPLD/9.0030.010801/inv.bdf" { { 960 552 720 976 "EPWM2B" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(5.436 ns) + CELL(0.804 ns) 7.372 ns ENINVPWM:inst3\|ENPWMIN_SG1 2 REG LC_X2_Y3_N8 2 " "Info: 2: + IC(5.436 ns) + CELL(0.804 ns) = 7.372 ns; Loc. = LC_X2_Y3_N8; Fanout = 2; REG Node = 'ENINVPWM:inst3\|ENPWMIN_SG1'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.240 ns" { EPWM2B ENINVPWM:inst3|ENPWMIN_SG1 } "NODE_NAME" } } { "ENINVPWM.vhd" "" { Text "F:/svn/CPLD/PCS/code/Trunk/PCS_CPLD/9.0030.010801/ENINVPWM.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.936 ns ( 26.26 % ) " "Info: Total cell delay = 1.936 ns ( 26.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.436 ns ( 73.74 % ) " "Info: Total interconnect delay = 5.436 ns ( 73.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "7.372 ns" { EPWM2B ENINVPWM:inst3|ENPWMIN_SG1 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "7.372 ns" { EPWM2B {} EPWM2B~combout {} ENINVPWM:inst3|ENPWMIN_SG1 {} } { 0.000ns 0.000ns 5.436ns } { 0.000ns 1.132ns 0.804ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "ENINVPWM.vhd" "" { Text "F:/svn/CPLD/PCS/code/Trunk/PCS_CPLD/9.0030.010801/ENINVPWM.vhd" 11 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.348 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 3.348 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_12 129 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_12; Fanout = 129; CLK Node = 'clk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "inv.bdf" "" { Schematic "F:/svn/CPLD/PCS/code/Trunk/PCS_CPLD/9.0030.010801/inv.bdf" { { 600 552 720 616 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.267 ns) + CELL(0.918 ns) 3.348 ns ENINVPWM:inst3\|ENPWMIN_SG1 2 REG LC_X2_Y3_N8 2 " "Info: 2: + IC(1.267 ns) + CELL(0.918 ns) = 3.348 ns; Loc. = LC_X2_Y3_N8; Fanout = 2; REG Node = 'ENINVPWM:inst3\|ENPWMIN_SG1'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.185 ns" { clk ENINVPWM:inst3|ENPWMIN_SG1 } "NODE_NAME" } } { "ENINVPWM.vhd" "" { Text "F:/svn/CPLD/PCS/code/Trunk/PCS_CPLD/9.0030.010801/ENINVPWM.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 62.16 % ) " "Info: Total cell delay = 2.081 ns ( 62.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.267 ns ( 37.84 % ) " "Info: Total interconnect delay = 1.267 ns ( 37.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.348 ns" { clk ENINVPWM:inst3|ENPWMIN_SG1 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.348 ns" { clk {} clk~combout {} ENINVPWM:inst3|ENPWMIN_SG1 {} } { 0.000ns 0.000ns 1.267ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "7.372 ns" { EPWM2B ENINVPWM:inst3|ENPWMIN_SG1 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "7.372 ns" { EPWM2B {} EPWM2B~combout {} ENINVPWM:inst3|ENPWMIN_SG1 {} } { 0.000ns 0.000ns 5.436ns } { 0.000ns 1.132ns 0.804ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.348 ns" { clk ENINVPWM:inst3|ENPWMIN_SG1 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.348 ns" { clk {} clk~combout {} ENINVPWM:inst3|ENPWMIN_SG1 {} } { 0.000ns 0.000ns 1.267ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk midPWM1BO ENINVPWM:inst1\|ENPWMOUT 8.205 ns register " "Info: tco from clock \"clk\" to destination pin \"midPWM1BO\" through register \"ENINVPWM:inst1\|ENPWMOUT\" is 8.205 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 3.348 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 3.348 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_12 129 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_12; Fanout = 129; CLK Node = 'clk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "inv.bdf" "" { Schematic "F:/svn/CPLD/PCS/code/Trunk/PCS_CPLD/9.0030.010801/inv.bdf" { { 600 552 720 616 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.267 ns) + CELL(0.918 ns) 3.348 ns ENINVPWM:inst1\|ENPWMOUT 2 REG LC_X2_Y3_N9 1 " "Info: 2: + IC(1.267 ns) + CELL(0.918 ns) = 3.348 ns; Loc. = LC_X2_Y3_N9; Fanout = 1; REG Node = 'ENINVPWM:inst1\|ENPWMOUT'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.185 ns" { clk ENINVPWM:inst1|ENPWMOUT } "NODE_NAME" } } { "ENINVPWM.vhd" "" { Text "F:/svn/CPLD/PCS/code/Trunk/PCS_CPLD/9.0030.010801/ENINVPWM.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 62.16 % ) " "Info: Total cell delay = 2.081 ns ( 62.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.267 ns ( 37.84 % ) " "Info: Total interconnect delay = 1.267 ns ( 37.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.348 ns" { clk ENINVPWM:inst1|ENPWMOUT } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.348 ns" { clk {} clk~combout {} ENINVPWM:inst1|ENPWMOUT {} } { 0.000ns 0.000ns 1.267ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "ENINVPWM.vhd" "" { Text "F:/svn/CPLD/PCS/code/Trunk/PCS_CPLD/9.0030.010801/ENINVPWM.vhd" 7 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.481 ns + Longest register pin " "Info: + Longest register to pin delay is 4.481 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ENINVPWM:inst1\|ENPWMOUT 1 REG LC_X2_Y3_N9 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X2_Y3_N9; Fanout = 1; REG Node = 'ENINVPWM:inst1\|ENPWMOUT'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ENINVPWM:inst1|ENPWMOUT } "NODE_NAME" } } { "ENINVPWM.vhd" "" { Text "F:/svn/CPLD/PCS/code/Trunk/PCS_CPLD/9.0030.010801/ENINVPWM.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.159 ns) + CELL(2.322 ns) 4.481 ns midPWM1BO 2 PIN PIN_21 0 " "Info: 2: + IC(2.159 ns) + CELL(2.322 ns) = 4.481 ns; Loc. = PIN_21; Fanout = 0; PIN Node = 'midPWM1BO'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.481 ns" { ENINVPWM:inst1|ENPWMOUT midPWM1BO } "NODE_NAME" } } { "inv.bdf" "" { Schematic "F:/svn/CPLD/PCS/code/Trunk/PCS_CPLD/9.0030.010801/inv.bdf" { { 728 1016 1192 744 "midPWM1BO" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.322 ns ( 51.82 % ) " "Info: Total cell delay = 2.322 ns ( 51.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.159 ns ( 48.18 % ) " "Info: Total interconnect delay = 2.159 ns ( 48.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.481 ns" { ENINVPWM:inst1|ENPWMOUT midPWM1BO } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "4.481 ns" { ENINVPWM:inst1|ENPWMOUT {} midPWM1BO {} } { 0.000ns 2.159ns } { 0.000ns 2.322ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.348 ns" { clk ENINVPWM:inst1|ENPWMOUT } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.348 ns" { clk {} clk~combout {} ENINVPWM:inst1|ENPWMOUT {} } { 0.000ns 0.000ns 1.267ns } { 0.000ns 1.163ns 0.918ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.481 ns" { ENINVPWM:inst1|ENPWMOUT midPWM1BO } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "4.481 ns" { ENINVPWM:inst1|ENPWMOUT {} midPWM1BO {} } { 0.000ns 2.159ns } { 0.000ns 2.322ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "midMastRlyCtr MastRlyCtr 10.118 ns Longest " "Info: Longest tpd from source pin \"midMastRlyCtr\" to destination pin \"MastRlyCtr\" is 10.118 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns midMastRlyCtr 1 PIN PIN_6 1 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_6; Fanout = 1; PIN Node = 'midMastRlyCtr'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { midMastRlyCtr } "NODE_NAME" } } { "inv.bdf" "" { Schematic "F:/svn/CPLD/PCS/code/Trunk/PCS_CPLD/9.0030.010801/inv.bdf" { { -512 1040 1208 -496 "midMastRlyCtr" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(4.594 ns) + CELL(0.200 ns) 5.926 ns inst11 2 COMB LC_X6_Y3_N0 1 " "Info: 2: + IC(4.594 ns) + CELL(0.200 ns) = 5.926 ns; Loc. = LC_X6_Y3_N0; Fanout = 1; COMB Node = 'inst11'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.794 ns" { midMastRlyCtr inst11 } "NODE_NAME" } } { "inv.bdf" "" { Schematic "F:/svn/CPLD/PCS/code/Trunk/PCS_CPLD/9.0030.010801/inv.bdf" { { -568 848 912 -520 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.870 ns) + CELL(2.322 ns) 10.118 ns MastRlyCtr 3 PIN PIN_49 0 " "Info: 3: + IC(1.870 ns) + CELL(2.322 ns) = 10.118 ns; Loc. = PIN_49; Fanout = 0; PIN Node = 'MastRlyCtr'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.192 ns" { inst11 MastRlyCtr } "NODE_NAME" } } { "inv.bdf" "" { Schematic "F:/svn/CPLD/PCS/code/Trunk/PCS_CPLD/9.0030.010801/inv.bdf" { { -552 544 720 -536 "MastRlyCtr" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.654 ns ( 36.11 % ) " "Info: Total cell delay = 3.654 ns ( 36.11 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.464 ns ( 63.89 % ) " "Info: Total interconnect delay = 6.464 ns ( 63.89 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "10.118 ns" { midMastRlyCtr inst11 MastRlyCtr } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "10.118 ns" { midMastRlyCtr {} midMastRlyCtr~combout {} inst11 {} MastRlyCtr {} } { 0.000ns 0.000ns 4.594ns 1.870ns } { 0.000ns 1.132ns 0.200ns 2.322ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0}
{ "Info" "ITDB_TH_RESULT" "Filter10us:inst30\|Rshift\[0\] EmergnecyButtonSta clk -1.869 ns register " "Info: th for register \"Filter10us:inst30\|Rshift\[0\]\" (data pin = \"EmergnecyButtonSta\", clock pin = \"clk\") is -1.869 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.348 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 3.348 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_12 129 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_12; Fanout = 129; CLK Node = 'clk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "inv.bdf" "" { Schematic "F:/svn/CPLD/PCS/code/Trunk/PCS_CPLD/9.0030.010801/inv.bdf" { { 600 552 720 616 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.267 ns) + CELL(0.918 ns) 3.348 ns Filter10us:inst30\|Rshift\[0\] 2 REG LC_X6_Y1_N4 2 " "Info: 2: + IC(1.267 ns) + CELL(0.918 ns) = 3.348 ns; Loc. = LC_X6_Y1_N4; Fanout = 2; REG Node = 'Filter10us:inst30\|Rshift\[0\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.185 ns" { clk Filter10us:inst30|Rshift[0] } "NODE_NAME" } } { "Filter10us.vhd" "" { Text "F:/svn/CPLD/PCS/code/Trunk/PCS_CPLD/9.0030.010801/Filter10us.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 62.16 % ) " "Info: Total cell delay = 2.081 ns ( 62.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.267 ns ( 37.84 % ) " "Info: Total interconnect delay = 1.267 ns ( 37.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.348 ns" { clk Filter10us:inst30|Rshift[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.348 ns" { clk {} clk~combout {} Filter10us:inst30|Rshift[0] {} } { 0.000ns 0.000ns 1.267ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.221 ns + " "Info: + Micro hold delay of destination is 0.221 ns" {  } { { "Filter10us.vhd" "" { Text "F:/svn/CPLD/PCS/code/Trunk/PCS_CPLD/9.0030.010801/Filter10us.vhd" 18 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.438 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.438 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns EmergnecyButtonSta 1 PIN PIN_43 1 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_43; Fanout = 1; PIN Node = 'EmergnecyButtonSta'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { EmergnecyButtonSta } "NODE_NAME" } } { "inv.bdf" "" { Schematic "F:/svn/CPLD/PCS/code/Trunk/PCS_CPLD/9.0030.010801/inv.bdf" { { 1960 280 448 1976 "EmergnecyButtonSta" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(4.026 ns) + CELL(0.280 ns) 5.438 ns Filter10us:inst30\|Rshift\[0\] 2 REG LC_X6_Y1_N4 2 " "Info: 2: + IC(4.026 ns) + CELL(0.280 ns) = 5.438 ns; Loc. = LC_X6_Y1_N4; Fanout = 2; REG Node = 'Filter10us:inst30\|Rshift\[0\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.306 ns" { EmergnecyButtonSta Filter10us:inst30|Rshift[0] } "NODE_NAME" } } { "Filter10us.vhd" "" { Text "F:/svn/CPLD/PCS/code/Trunk/PCS_CPLD/9.0030.010801/Filter10us.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.412 ns ( 25.97 % ) " "Info: Total cell delay = 1.412 ns ( 25.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.026 ns ( 74.03 % ) " "Info: Total interconnect delay = 4.026 ns ( 74.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.438 ns" { EmergnecyButtonSta Filter10us:inst30|Rshift[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "5.438 ns" { EmergnecyButtonSta {} EmergnecyButtonSta~combout {} Filter10us:inst30|Rshift[0] {} } { 0.000ns 0.000ns 4.026ns } { 0.000ns 1.132ns 0.280ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.348 ns" { clk Filter10us:inst30|Rshift[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.348 ns" { clk {} clk~combout {} Filter10us:inst30|Rshift[0] {} } { 0.000ns 0.000ns 1.267ns } { 0.000ns 1.163ns 0.918ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.438 ns" { EmergnecyButtonSta Filter10us:inst30|Rshift[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "5.438 ns" { EmergnecyButtonSta {} EmergnecyButtonSta~combout {} Filter10us:inst30|Rshift[0] {} } { 0.000ns 0.000ns 4.026ns } { 0.000ns 1.132ns 0.280ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "ITAN_REQUIREMENTS_MET_SLOW" "" "Info: All timing requirements were met for slow timing model timing analysis. See Report window for more details." {  } {  } 0 0 "All timing requirements were met for slow timing model timing analysis. See Report window for more details." 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 0 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "111 " "Info: Allocated 111 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 14 15:38:18 2013 " "Info: Processing ended: Mon Oct 14 15:38:18 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Design Assistant Quartus II " "Info: Running Quartus II Design Assistant" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Full Version " "Info: Version 7.2 Build 151 09/26/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 14 15:38:19 2013 " "Info: Processing started: Mon Oct 14 15:38:19 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_drc --read_settings_files=off --write_settings_files=off inv -c inv " "Info: Command: quartus_drc --read_settings_files=off --write_settings_files=off inv -c inv" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "IDRC_HIGH_FANOUT" "Rule T101: Nodes with more than the specified number of fan-outs 30 1 " "Info: (Information) Rule T101: Nodes with more than the specified number of fan-outs. (Value defined:30). Found 1 node(s) with highest fan-out." { { "Info" "IDRC_HIGH_FANOUT_NODE" "clk 129 " "Info: Node \"clk\" has 129 fan-out(s)" {  } { { "inv.bdf" "" { Schematic "F:/svn/CPLD/PCS/code/Trunk/PCS_CPLD/9.0030.010801/inv.bdf" { { 600 552 720 616 "clk" "" } } } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { clk {} } {  } {  } "" } } { "c:/altera/72/quartus/bin/RTL_Viewer.qrui" "" { "RTLViewer" "c:/altera/72/quartus/bin/RTL_Viewer.qrui" "" { clk } "" } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Node \"%1!s!\" has %2!d! fan-out(s)" 0 0 "" 0}  } {  } 0 0 "(Information) %1!s!. (Value defined:%2!d!). Found %3!d! node(s) with highest fan-out." 0 0 "" 0}
{ "Info" "IDRC_TOP_FANOUT" "Rule T102: Top nodes with the highest number of fan-outs 50 50 " "Info: (Information) Rule T102: Top nodes with the highest number of fan-outs. (Value defined:50). Found 50 node(s) with highest fan-out." { { "Info" "IDRC_TOP_FANOUT_NODE" "clk 129 " "Info: Node \"clk\" has 129 fan-out(s)" {  } { { "inv.bdf" "" { Schematic "F:/svn/CPLD/PCS/code/Trunk/PCS_CPLD/9.0030.010801/inv.bdf" { { 600 552 720 616 "clk" "" } } } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { clk {} } {  } {  } "" } } { "c:/altera/72/quartus/bin/RTL_Viewer.qrui" "" { "RTLViewer" "c:/altera/72/quartus/bin/RTL_Viewer.qrui" "" { clk } "" } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Node \"%1!s!\" has %2!d! fan-out(s)" 0 0 "" 0} { "Info" "IDRC_TOP_FANOUT_NODE" "ILIMIT50US:inst18\|current_st 11 " "Info: Node \"ILIMIT50US:inst18\|current_st\" has 11 fan-out(s)" {  } { { "ILIMIT50US.vhd" "" { Text "F:/svn/CPLD/PCS/code/Trunk/PCS_CPLD/9.0030.010801/ILIMIT50US.vhd" 14 -1 0 } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { ILIMIT50US:inst18|current_st {} } {  } {  } "" } } { "c:/altera/72/quartus/bin/RTL_Viewer.qrui" "" { "RTLViewer" "c:/altera/72/quartus/bin/RTL_Viewer.qrui" "" { ILIMIT50US:inst18|current_st } "" } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ILIMIT50US:inst18\|current_st" } } } }  } 0 0 "Node \"%1!s!\" has %2!d! fan-out(s)" 0 0 "" 0} { "Info" "IDRC_TOP_FANOUT_NODE" "Filter10us:inst30\|z0 9 " "Info: Node \"Filter10us:inst30\|z0\" has 9 fan-out(s)" {  } { { "Filter10us.vhd" "" { Text "F:/svn/CPLD/PCS/code/Trunk/PCS_CPLD/9.0030.010801/Filter10us.vhd" 11 -1 0 } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { Filter10us:inst30|z0 {} } {  } {  } "" } } { "c:/altera/72/quartus/bin/RTL_Viewer.qrui" "" { "RTLViewer" "c:/altera/72/quartus/bin/RTL_Viewer.qrui" "" { Filter10us:inst30|z0 } "" } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "Filter10us:inst30\|z0" } } } }  } 0 0 "Node \"%1!s!\" has %2!d! fan-out(s)" 0 0 "" 0} { "Info" "IDRC_TOP_FANOUT_NODE" "Filter1us:inst42\|z0 8 " "Info: Node \"Filter1us:inst42\|z0\" has 8 fan-out(s)" {  } { { "Filter1us.vhd" "" { Text "F:/svn/CPLD/PCS/code/Trunk/PCS_CPLD/9.0030.010801/Filter1us.vhd" 11 -1 0 } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { Filter1us:inst42|z0 {} } {  } {  } "" } } { "c:/altera/72/quartus/bin/RTL_Viewer.qrui" "" { "RTLViewer" "c:/altera/72/quartus/bin/RTL_Viewer.qrui" "" { Filter1us:inst42|z0 } "" } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "Filter1us:inst42\|z0" } } } }  } 0 0 "Node \"%1!s!\" has %2!d! fan-out(s)" 0 0 "" 0} { "Info" "IDRC_TOP_FANOUT_NODE" "Filter10us:inst30\|Countupdown\[5\]~473 8 " "Info: Node \"Filter10us:inst30\|Countupdown\[5\]~473\" has 8 fan-out(s)" {  } { { "Filter10us.vhd" "" { Text "F:/svn/CPLD/PCS/code/Trunk/PCS_CPLD/9.0030.010801/Filter10us.vhd" 47 -1 0 } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { Filter10us:inst30|Countupdown[5]~473 {} } {  } {  } "" } } { "c:/altera/72/quartus/bin/RTL_Viewer.qrui" "" { "RTLViewer" "c:/altera/72/quartus/bin/RTL_Viewer.qrui" "" { Filter10us:inst30|Countupdown[5]~473 } "" } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "Filter10us:inst30\|Countupdown\[5\]~473" } } } }  } 0 0 "Node \"%1!s!\" has %2!d! fan-out(s)" 0 0 "" 0} { "Info" "IDRC_TOP_FANOUT_NODE" "signalsync:inst22\|out_put 8 " "Info: Node \"signalsync:inst22\|out_put\" has 8 fan-out(s)" {  } { { "signalsync.vhd" "" { Text "F:/svn/CPLD/PCS/code/Trunk/PCS_CPLD/9.0030.010801/signalsync.vhd" 6 -1 0 } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { signalsync:inst22|out_put {} } {  } {  } "" } } { "c:/altera/72/quartus/bin/RTL_Viewer.qrui" "" { "RTLViewer" "c:/altera/72/quartus/bin/RTL_Viewer.qrui" "" { signalsync:inst22|out_put } "" } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "signalsync:inst22\|out_put" } } } }  } 0 0 "Node \"%1!s!\" has %2!d! fan-out(s)" 0 0 "" 0} { "Info" "IDRC_TOP_FANOUT_NODE" "Filter1us:inst54\|z0 8 " "Info: Node \"Filter1us:inst54\|z0\" has 8 fan-out(s)" {  } { { "Filter1us.vhd" "" { Text "F:/svn/CPLD/PCS/code/Trunk/PCS_CPLD/9.0030.010801/Filter1us.vhd" 11 -1 0 } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { Filter1us:inst54|z0 {} } {  } {  } "" } } { "c:/altera/72/quartus/bin/RTL_Viewer.qrui" "" { "RTLViewer" "c:/altera/72/quartus/bin/RTL_Viewer.qrui" "" { Filter1us:inst54|z0 } "" } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "Filter1us:inst54\|z0" } } } }  } 0 0 "Node \"%1!s!\" has %2!d! fan-out(s)" 0 0 "" 0} { "Info" "IDRC_TOP_FANOUT_NODE" "Filter1us:inst48\|z0 7 " "Info: Node \"Filter1us:inst48\|z0\" has 7 fan-out(s)" {  } { { "Filter1us.vhd" "" { Text "F:/svn/CPLD/PCS/code/Trunk/PCS_CPLD/9.0030.010801/Filter1us.vhd" 11 -1 0 } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { Filter1us:inst48|z0 {} } {  } {  } "" } } { "c:/altera/72/quartus/bin/RTL_Viewer.qrui" "" { "RTLViewer" "c:/altera/72/quartus/bin/RTL_Viewer.qrui" "" { Filter1us:inst48|z0 } "" } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "Filter1us:inst48\|z0" } } } }  } 0 0 "Node \"%1!s!\" has %2!d! fan-out(s)" 0 0 "" 0} { "Info" "IDRC_TOP_FANOUT_NODE" "Filter1us:inst42\|Countupdown\[0\] 7 " "Info: Node \"Filter1us:inst42\|Countupdown\[0\]\" has 7 fan-out(s)" {  } { { "Filter1us.vhd" "" { Text "F:/svn/CPLD/PCS/code/Trunk/PCS_CPLD/9.0030.010801/Filter1us.vhd" 47 -1 0 } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { Filter1us:inst42|Countupdown[0] {} } {  } {  } "" } } { "c:/altera/72/quartus/bin/RTL_Viewer.qrui" "" { "RTLViewer" "c:/altera/72/quartus/bin/RTL_Viewer.qrui" "" { Filter1us:inst42|Countupdown[0] } "" } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "Filter1us:inst42\|Countupdown\[0\]" } } } }  } 0 0 "Node \"%1!s!\" has %2!d! fan-out(s)" 0 0 "" 0} { "Info" "IDRC_TOP_FANOUT_NODE" "Filter1us:inst46\|z0 7 " "Info: Node \"Filter1us:inst46\|z0\" has 7 fan-out(s)" {  } { { "Filter1us.vhd" "" { Text "F:/svn/CPLD/PCS/code/Trunk/PCS_CPLD/9.0030.010801/Filter1us.vhd" 11 -1 0 } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { Filter1us:inst46|z0 {} } {  } {  } "" } } { "c:/altera/72/quartus/bin/RTL_Viewer.qrui" "" { "RTLViewer" "c:/altera/72/quartus/bin/RTL_Viewer.qrui" "" { Filter1us:inst46|z0 } "" } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "Filter1us:inst46\|z0" } } } }  } 0 0 "Node \"%1!s!\" has %2!d! fan-out(s)" 0 0 "" 0} { "Info" "IDRC_TOP_FANOUT_NODE" "Filter1us:inst54\|Countupdown\[0\] 7 " "Info: Node \"Filter1us:inst54\|Countupdown\[0\]\" has 7 fan-out(s)" {  } { { "Filter1us.vhd" "" { Text "F:/svn/CPLD/PCS/code/Trunk/PCS_CPLD/9.0030.010801/Filter1us.vhd" 47 -1 0 } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { Filter1us:inst54|Countupdown[0] {} } {  } {  } "" } } { "c:/altera/72/quartus/bin/RTL_Viewer.qrui" "" { "RTLViewer" "c:/altera/72/quartus/bin/RTL_Viewer.qrui" "" { Filter1us:inst54|Countupdown[0] } "" } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "Filter1us:inst54\|Countupdown\[0\]" } } } }  } 0 0 "Node \"%1!s!\" has %2!d! fan-out(s)" 0 0 "" 0} { "Info" "IDRC_TOP_FANOUT_NODE" "Filter1us:inst58\|z0 7 " "Info: Node \"Filter1us:inst58\|z0\" has 7 fan-out(s)" {  } { { "Filter1us.vhd" "" { Text "F:/svn/CPLD/PCS/code/Trunk/PCS_CPLD/9.0030.010801/Filter1us.vhd" 11 -1 0 } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { Filter1us:inst58|z0 {} } {  } {  } "" } } { "c:/altera/72/quartus/bin/RTL_Viewer.qrui" "" { "RTLViewer" "c:/altera/72/quartus/bin/RTL_Viewer.qrui" "" { Filter1us:inst58|z0 } "" } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "Filter1us:inst58\|z0" } } } }  } 0 0 "Node \"%1!s!\" has %2!d! fan-out(s)" 0 0 "" 0} { "Info" "IDRC_TOP_FANOUT_NODE" "Filter1us:inst47\|z0 7 " "Info: Node \"Filter1us:inst47\|z0\" has 7 fan-out(s)" {  } { { "Filter1us.vhd" "" { Text "F:/svn/CPLD/PCS/code/Trunk/PCS_CPLD/9.0030.010801/Filter1us.vhd" 11 -1 0 } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { Filter1us:inst47|z0 {} } {  } {  } "" } } { "c:/altera/72/quartus/bin/RTL_Viewer.qrui" "" { "RTLViewer" "c:/altera/72/quartus/bin/RTL_Viewer.qrui" "" { Filter1us:inst47|z0 } "" } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "Filter1us:inst47\|z0" } } } }  } 0 0 "Node \"%1!s!\" has %2!d! fan-out(s)" 0 0 "" 0} { "Info" "IDRC_TOP_FANOUT_NODE" "Filter1us:inst46\|Countupdown\[0\] 6 " "Info: Node \"Filter1us:inst46\|Countupdown\[0\]\" has 6 fan-out(s)" {  } { { "Filter1us.vhd" "" { Text "F:/svn/CPLD/PCS/code/Trunk/PCS_CPLD/9.0030.010801/Filter1us.vhd" 47 -1 0 } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { Filter1us:inst46|Countupdown[0] {} } {  } {  } "" } } { "c:/altera/72/quartus/bin/RTL_Viewer.qrui" "" { "RTLViewer" "c:/altera/72/quartus/bin/RTL_Viewer.qrui" "" { Filter1us:inst46|Countupdown[0] } "" } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "Filter1us:inst46\|Countupdown\[0\]" } } } }  } 0 0 "Node \"%1!s!\" has %2!d! fan-out(s)" 0 0 "" 0} { "Info" "IDRC_TOP_FANOUT_NODE" "Filter1us:inst42\|Countupdown\[1\] 6 " "Info: Node \"Filter1us:inst42\|Countupdown\[1\]\" has 6 fan-out(s)" {  } { { "Filter1us.vhd" "" { Text "F:/svn/CPLD/PCS/code/Trunk/PCS_CPLD/9.0030.010801/Filter1us.vhd" 47 -1 0 } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { Filter1us:inst42|Countupdown[1] {} } {  } {  } "" } } { "c:/altera/72/quartus/bin/RTL_Viewer.qrui" "" { "RTLViewer" "c:/altera/72/quartus/bin/RTL_Viewer.qrui" "" { Filter1us:inst42|Countupdown[1] } "" } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "Filter1us:inst42\|Countupdown\[1\]" } } } }  } 0 0 "Node \"%1!s!\" has %2!d! fan-out(s)" 0 0 "" 0} { "Info" "IDRC_TOP_FANOUT_NODE" "and4sync:inst16\|out_put 6 " "Info: Node \"and4sync:inst16\|out_put\" has 6 fan-out(s)" {  } { { "and4sync.vhd" "" { Text "F:/svn/CPLD/PCS/code/Trunk/PCS_CPLD/9.0030.010801/and4sync.vhd" 7 -1 0 } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { and4sync:inst16|out_put {} } {  } {  } "" } } { "c:/altera/72/quartus/bin/RTL_Viewer.qrui" "" { "RTLViewer" "c:/altera/72/quartus/bin/RTL_Viewer.qrui" "" { and4sync:inst16|out_put } "" } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "and4sync:inst16\|out_put" } } } }  } 0 0 "Node \"%1!s!\" has %2!d! fan-out(s)" 0 0 "" 0} { "Info" "IDRC_TOP_FANOUT_NODE" "Filter1us:inst46\|Countupdown\[1\] 6 " "Info: Node \"Filter1us:inst46\|Countupdown\[1\]\" has 6 fan-out(s)" {  } { { "Filter1us.vhd" "" { Text "F:/svn/CPLD/PCS/code/Trunk/PCS_CPLD/9.0030.010801/Filter1us.vhd" 47 -1 0 } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { Filter1us:inst46|Countupdown[1] {} } {  } {  } "" } } { "c:/altera/72/quartus/bin/RTL_Viewer.qrui" "" { "RTLViewer" "c:/altera/72/quartus/bin/RTL_Viewer.qrui" "" { Filter1us:inst46|Countupdown[1] } "" } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "Filter1us:inst46\|Countupdown\[1\]" } } } }  } 0 0 "Node \"%1!s!\" has %2!d! fan-out(s)" 0 0 "" 0} { "Info" "IDRC_TOP_FANOUT_NODE" "Filter1us:inst58\|Countupdown\[1\] 6 " "Info: Node \"Filter1us:inst58\|Countupdown\[1\]\" has 6 fan-out(s)" {  } { { "Filter1us.vhd" "" { Text "F:/svn/CPLD/PCS/code/Trunk/PCS_CPLD/9.0030.010801/Filter1us.vhd" 47 -1 0 } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { Filter1us:inst58|Countupdown[1] {} } {  } {  } "" } } { "c:/altera/72/quartus/bin/RTL_Viewer.qrui" "" { "RTLViewer" "c:/altera/72/quartus/bin/RTL_Viewer.qrui" "" { Filter1us:inst58|Countupdown[1] } "" } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "Filter1us:inst58\|Countupdown\[1\]" } } } }  } 0 0 "Node \"%1!s!\" has %2!d! fan-out(s)" 0 0 "" 0} { "Info" "IDRC_TOP_FANOUT_NODE" "Filter1us:inst48\|Countupdown\[1\] 6 " "Info: Node \"Filter1us:inst48\|Countupdown\[1\]\" has 6 fan-out(s)" {  } { { "Filter1us.vhd" "" { Text "F:/svn/CPLD/PCS/code/Trunk/PCS_CPLD/9.0030.010801/Filter1us.vhd" 47 -1 0 } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { Filter1us:inst48|Countupdown[1] {} } {  } {  } "" } } { "c:/altera/72/quartus/bin/RTL_Viewer.qrui" "" { "RTLViewer" "c:/altera/72/quartus/bin/RTL_Viewer.qrui" "" { Filter1us:inst48|Countupdown[1] } "" } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "Filter1us:inst48\|Countupdown\[1\]" } } } }  } 0 0 "Node \"%1!s!\" has %2!d! fan-out(s)" 0 0 "" 0} { "Info" "IDRC_TOP_FANOUT_NODE" "Filter1us:inst47\|Countupdown\[0\] 6 " "Info: Node \"Filter1us:inst47\|Countupdown\[0\]\" has 6 fan-out(s)" {  } { { "Filter1us.vhd" "" { Text "F:/svn/CPLD/PCS/code/Trunk/PCS_CPLD/9.0030.010801/Filter1us.vhd" 47 -1 0 } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { Filter1us:inst47|Countupdown[0] {} } {  } {  } "" } } { "c:/altera/72/quartus/bin/RTL_Viewer.qrui" "" { "RTLViewer" "c:/altera/72/quartus/bin/RTL_Viewer.qrui" "" { Filter1us:inst47|Countupdown[0] } "" } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "Filter1us:inst47\|Countupdown\[0\]" } } } }  } 0 0 "Node \"%1!s!\" has %2!d! fan-out(s)" 0 0 "" 0} { "Info" "IDRC_TOP_FANOUT_NODE" "Filter1us:inst54\|Countupdown\[1\] 6 " "Info: Node \"Filter1us:inst54\|Countupdown\[1\]\" has 6 fan-out(s)" {  } { { "Filter1us.vhd" "" { Text "F:/svn/CPLD/PCS/code/Trunk/PCS_CPLD/9.0030.010801/Filter1us.vhd" 47 -1 0 } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { Filter1us:inst54|Countupdown[1] {} } {  } {  } "" } } { "c:/altera/72/quartus/bin/RTL_Viewer.qrui" "" { "RTLViewer" "c:/altera/72/quartus/bin/RTL_Viewer.qrui" "" { Filter1us:inst54|Countupdown[1] } "" } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "Filter1us:inst54\|Countupdown\[1\]" } } } }  } 0 0 "Node \"%1!s!\" has %2!d! fan-out(s)" 0 0 "" 0} { "Info" "IDRC_TOP_FANOUT_NODE" "Filter1us:inst47\|Countupdown\[1\] 6 " "Info: Node \"Filter1us:inst47\|Countupdown\[1\]\" has 6 fan-out(s)" {  } { { "Filter1us.vhd" "" { Text "F:/svn/CPLD/PCS/code/Trunk/PCS_CPLD/9.0030.010801/Filter1us.vhd" 47 -1 0 } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { Filter1us:inst47|Countupdown[1] {} } {  } {  } "" } } { "c:/altera/72/quartus/bin/RTL_Viewer.qrui" "" { "RTLViewer" "c:/altera/72/quartus/bin/RTL_Viewer.qrui" "" { Filter1us:inst47|Countupdown[1] } "" } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "Filter1us:inst47\|Countupdown\[1\]" } } } }  } 0 0 "Node \"%1!s!\" has %2!d! fan-out(s)" 0 0 "" 0} { "Info" "IDRC_TOP_FANOUT_NODE" "Filter1us:inst48\|Countupdown\[0\] 6 " "Info: Node \"Filter1us:inst48\|Countupdown\[0\]\" has 6 fan-out(s)" {  } { { "Filter1us.vhd" "" { Text "F:/svn/CPLD/PCS/code/Trunk/PCS_CPLD/9.0030.010801/Filter1us.vhd" 47 -1 0 } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { Filter1us:inst48|Countupdown[0] {} } {  } {  } "" } } { "c:/altera/72/quartus/bin/RTL_Viewer.qrui" "" { "RTLViewer" "c:/altera/72/quartus/bin/RTL_Viewer.qrui" "" { Filter1us:inst48|Countupdown[0] } "" } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "Filter1us:inst48\|Countupdown\[0\]" } } } }  } 0 0 "Node \"%1!s!\" has %2!d! fan-out(s)" 0 0 "" 0} { "Info" "IDRC_TOP_FANOUT_NODE" "Filter1us:inst58\|Countupdown\[0\] 6 " "Info: Node \"Filter1us:inst58\|Countupdown\[0\]\" has 6 fan-out(s)" {  } { { "Filter1us.vhd" "" { Text "F:/svn/CPLD/PCS/code/Trunk/PCS_CPLD/9.0030.010801/Filter1us.vhd" 47 -1 0 } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { Filter1us:inst58|Countupdown[0] {} } {  } {  } "" } } { "c:/altera/72/quartus/bin/RTL_Viewer.qrui" "" { "RTLViewer" "c:/altera/72/quartus/bin/RTL_Viewer.qrui" "" { Filter1us:inst58|Countupdown[0] } "" } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "Filter1us:inst58\|Countupdown\[0\]" } } } }  } 0 0 "Node \"%1!s!\" has %2!d! fan-out(s)" 0 0 "" 0} { "Info" "IDRC_TOP_FANOUT_NODE" "Filter1us:inst47\|Countupdown\[2\] 5 " "Info: Node \"Filter1us:inst47\|Countupdown\[2\]\" has 5 fan-out(s)" {  } { { "Filter1us.vhd" "" { Text "F:/svn/CPLD/PCS/code/Trunk/PCS_CPLD/9.0030.010801/Filter1us.vhd" 47 -1 0 } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { Filter1us:inst47|Countupdown[2] {} } {  } {  } "" } } { "c:/altera/72/quartus/bin/RTL_Viewer.qrui" "" { "RTLViewer" "c:/altera/72/quartus/bin/RTL_Viewer.qrui" "" { Filter1us:inst47|Countupdown[2] } "" } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "Filter1us:inst47\|Countupdown\[2\]" } } } }  } 0 0 "Node \"%1!s!\" has %2!d! fan-out(s)" 0 0 "" 0} { "Info" "IDRC_TOP_FANOUT_NODE" "Filter1us:inst58\|Countupdown\[2\] 5 " "Info: Node \"Filter1us:inst58\|Countupdown\[2\]\" has 5 fan-out(s)" {  } { { "Filter1us.vhd" "" { Text "F:/svn/CPLD/PCS/code/Trunk/PCS_CPLD/9.0030.010801/Filter1us.vhd" 47 -1 0 } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { Filter1us:inst58|Countupdown[2] {} } {  } {  } "" } } { "c:/altera/72/quartus/bin/RTL_Viewer.qrui" "" { "RTLViewer" "c:/altera/72/quartus/bin/RTL_Viewer.qrui" "" { Filter1us:inst58|Countupdown[2] } "" } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "Filter1us:inst58\|Countupdown\[2\]" } } } }  } 0 0 "Node \"%1!s!\" has %2!d! fan-out(s)" 0 0 "" 0} { "Info" "IDRC_TOP_FANOUT_NODE" "Filter1us:inst46\|Countupdown\[2\] 5 " "Info: Node \"Filter1us:inst46\|Countupdown\[2\]\" has 5 fan-out(s)" {  } { { "Filter1us.vhd" "" { Text "F:/svn/CPLD/PCS/code/Trunk/PCS_CPLD/9.0030.010801/Filter1us.vhd" 47 -1 0 } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { Filter1us:inst46|Countupdown[2] {} } {  } {  } "" } } { "c:/altera/72/quartus/bin/RTL_Viewer.qrui" "" { "RTLViewer" "c:/altera/72/quartus/bin/RTL_Viewer.qrui" "" { Filter1us:inst46|Countupdown[2] } "" } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "Filter1us:inst46\|Countupdown\[2\]" } } } }  } 0 0 "Node \"%1!s!\" has %2!d! fan-out(s)" 0 0 "" 0} { "Info" "IDRC_TOP_FANOUT_NODE" "Filter1us:inst42\|Countupdown\[2\] 5 " "Info: Node \"Filter1us:inst42\|Countupdown\[2\]\" has 5 fan-out(s)" {  } { { "Filter1us.vhd" "" { Text "F:/svn/CPLD/PCS/code/Trunk/PCS_CPLD/9.0030.010801/Filter1us.vhd" 47 -1 0 } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { Filter1us:inst42|Countupdown[2] {} } {  } {  } "" } } { "c:/altera/72/quartus/bin/RTL_Viewer.qrui" "" { "RTLViewer" "c:/altera/72/quartus/bin/RTL_Viewer.qrui" "" { Filter1us:inst42|Countupdown[2] } "" } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "Filter1us:inst42\|Countupdown\[2\]" } } } }  } 0 0 "Node \"%1!s!\" has %2!d! fan-out(s)" 0 0 "" 0} { "Info" "IDRC_TOP_FANOUT_NODE" "Filter1us:inst54\|Countupdown\[2\] 5 " "Info: Node \"Filter1us:inst54\|Countupdown\[2\]\" has 5 fan-out(s)" {  } { { "Filter1us.vhd" "" { Text "F:/svn/CPLD/PCS/code/Trunk/PCS_CPLD/9.0030.010801/Filter1us.vhd" 47 -1 0 } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { Filter1us:inst54|Countupdown[2] {} } {  } {  } "" } } { "c:/altera/72/quartus/bin/RTL_Viewer.qrui" "" { "RTLViewer" "c:/altera/72/quartus/bin/RTL_Viewer.qrui" "" { Filter1us:inst54|Countupdown[2] } "" } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "Filter1us:inst54\|Countupdown\[2\]" } } } }  } 0 0 "Node \"%1!s!\" has %2!d! fan-out(s)" 0 0 "" 0} { "Info" "IDRC_TOP_FANOUT_NODE" "Filter1us:inst48\|Countupdown\[2\] 5 " "Info: Node \"Filter1us:inst48\|Countupdown\[2\]\" has 5 fan-out(s)" {  } { { "Filter1us.vhd" "" { Text "F:/svn/CPLD/PCS/code/Trunk/PCS_CPLD/9.0030.010801/Filter1us.vhd" 47 -1 0 } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { Filter1us:inst48|Countupdown[2] {} } {  } {  } "" } } { "c:/altera/72/quartus/bin/RTL_Viewer.qrui" "" { "RTLViewer" "c:/altera/72/quartus/bin/RTL_Viewer.qrui" "" { Filter1us:inst48|Countupdown[2] } "" } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "Filter1us:inst48\|Countupdown\[2\]" } } } }  } 0 0 "Node \"%1!s!\" has %2!d! fan-out(s)" 0 0 "" 0} { "Info" "IDRC_REPORT_TRUNCATE_MESSAGE" "30 " "Info: Truncated list of Design Assistant messages to 30 messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." {  } {  } 0 0 "Truncated list of Design Assistant messages to %1!d! messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." 0 0 "" 0}  } {  } 0 0 "(Information) %1!s!. (Value defined:%2!d!). Found %3!d! node(s) with highest fan-out." 0 0 "" 0}
{ "Info" "IDRC_REPORT_HEALTH_POST_FITTER" "51 0 " "Info: Design Assistant information: finished post-fitting analysis of current design -- generated 51 information messages and 0 warning messages" {  } {  } 2 0 "Design Assistant information: finished post-fitting analysis of current design -- generated %1!d! information messages and %2!d! warning messages" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Design Assistant 0 s 0 s Quartus II " "Info: Quartus II Design Assistant was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "97 " "Info: Allocated 97 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 14 15:38:20 2013 " "Info: Processing ended: Mon Oct 14 15:38:20 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 3 s " "Info: Quartus II Full Compilation was successful. 0 errors, 3 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
