#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Thu Mar 22 11:28:41 2018
# Process ID: 17978
# Current directory: /cime-fmr/rollandl-fmr/xilinx/zedboard/emiss_recep_rs232_bram/vivado_2017_4/project_1.runs/synth_1
# Command line: vivado -log emiss_recep_rs232_bram.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source emiss_recep_rs232_bram.tcl
# Log file: /cime-fmr/rollandl-fmr/xilinx/zedboard/emiss_recep_rs232_bram/vivado_2017_4/project_1.runs/synth_1/emiss_recep_rs232_bram.vds
# Journal file: /cime-fmr/rollandl-fmr/xilinx/zedboard/emiss_recep_rs232_bram/vivado_2017_4/project_1.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source emiss_recep_rs232_bram.tcl -notrace
Command: synth_design -top emiss_recep_rs232_bram -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 17985 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1291.637 ; gain = 86.000 ; free physical = 907 ; free virtual = 21102
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'emiss_recep_rs232_bram' [/cime-fmr/rollandl-fmr/xilinx/zedboard/emiss_recep_rs232_bram/vivado_2017_4/project_1.srcs/sources_1/imports/vhd/emiss_recep_rs232_bram.vhd:100]
INFO: [Synth 8-3491] module 'emiss_rs232' declared at '/cime-fmr/rollandl-fmr/xilinx/zedboard/emiss_recep_rs232_bram/vivado_2017_4/project_1.srcs/sources_1/imports/vhd/emiss_rs232.vhd:51' bound to instance 'U1' of component 'emiss_rs232' [/cime-fmr/rollandl-fmr/xilinx/zedboard/emiss_recep_rs232_bram/vivado_2017_4/project_1.srcs/sources_1/imports/vhd/emiss_recep_rs232_bram.vhd:226]
INFO: [Synth 8-638] synthesizing module 'emiss_rs232' [/cime-fmr/rollandl-fmr/xilinx/zedboard/emiss_recep_rs232_bram/vivado_2017_4/project_1.srcs/sources_1/imports/vhd/emiss_rs232.vhd:63]
WARNING: [Synth 8-6014] Unused sequential element dp_ram1_reg was removed.  [/cime-fmr/rollandl-fmr/xilinx/zedboard/emiss_recep_rs232_bram/vivado_2017_4/project_1.srcs/sources_1/imports/vhd/emiss_rs232.vhd:98]
WARNING: [Synth 8-6014] Unused sequential element lec_pf_reg was removed.  [/cime-fmr/rollandl-fmr/xilinx/zedboard/emiss_recep_rs232_bram/vivado_2017_4/project_1.srcs/sources_1/imports/vhd/emiss_rs232.vhd:99]
INFO: [Synth 8-256] done synthesizing module 'emiss_rs232' (1#1) [/cime-fmr/rollandl-fmr/xilinx/zedboard/emiss_recep_rs232_bram/vivado_2017_4/project_1.srcs/sources_1/imports/vhd/emiss_rs232.vhd:63]
INFO: [Synth 8-3491] module 'recep_rs232' declared at '/cime-fmr/rollandl-fmr/xilinx/zedboard/emiss_recep_rs232_bram/vivado_2017_4/project_1.srcs/sources_1/imports/vhd/recep_rs232.vhd:40' bound to instance 'U2' of component 'recep_rs232' [/cime-fmr/rollandl-fmr/xilinx/zedboard/emiss_recep_rs232_bram/vivado_2017_4/project_1.srcs/sources_1/imports/vhd/emiss_recep_rs232_bram.vhd:237]
INFO: [Synth 8-638] synthesizing module 'recep_rs232' [/cime-fmr/rollandl-fmr/xilinx/zedboard/emiss_recep_rs232_bram/vivado_2017_4/project_1.srcs/sources_1/imports/vhd/recep_rs232.vhd:51]
WARNING: [Synth 8-6014] Unused sequential element epar_reg was removed.  [/cime-fmr/rollandl-fmr/xilinx/zedboard/emiss_recep_rs232_bram/vivado_2017_4/project_1.srcs/sources_1/imports/vhd/recep_rs232.vhd:73]
INFO: [Synth 8-256] done synthesizing module 'recep_rs232' (2#1) [/cime-fmr/rollandl-fmr/xilinx/zedboard/emiss_recep_rs232_bram/vivado_2017_4/project_1.srcs/sources_1/imports/vhd/recep_rs232.vhd:51]
INFO: [Synth 8-3491] module 'bram_16x8' declared at '/cime-fmr/rollandl-fmr/xilinx/zedboard/emiss_recep_rs232_bram/vivado_2017_4/project_1.runs/synth_1/.Xil/Vivado-17978-ocaepc21/realtime/bram_16x8_stub.vhdl:5' bound to instance 'U3' of component 'bram_16x8' [/cime-fmr/rollandl-fmr/xilinx/zedboard/emiss_recep_rs232_bram/vivado_2017_4/project_1.srcs/sources_1/imports/vhd/emiss_recep_rs232_bram.vhd:247]
INFO: [Synth 8-638] synthesizing module 'bram_16x8' [/cime-fmr/rollandl-fmr/xilinx/zedboard/emiss_recep_rs232_bram/vivado_2017_4/project_1.runs/synth_1/.Xil/Vivado-17978-ocaepc21/realtime/bram_16x8_stub.vhdl:18]
INFO: [Synth 8-3491] module 'fsm_write' declared at '/cime-fmr/rollandl-fmr/xilinx/zedboard/emiss_recep_rs232_bram/vivado_2017_4/project_1.srcs/sources_1/imports/vhd/fsm_write.vhd:26' bound to instance 'U4' of component 'fsm_write' [/cime-fmr/rollandl-fmr/xilinx/zedboard/emiss_recep_rs232_bram/vivado_2017_4/project_1.srcs/sources_1/imports/vhd/emiss_recep_rs232_bram.vhd:267]
INFO: [Synth 8-638] synthesizing module 'fsm_write' [/cime-fmr/rollandl-fmr/xilinx/zedboard/emiss_recep_rs232_bram/vivado_2017_4/project_1.srcs/sources_1/imports/vhd/fsm_write.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'fsm_write' (3#1) [/cime-fmr/rollandl-fmr/xilinx/zedboard/emiss_recep_rs232_bram/vivado_2017_4/project_1.srcs/sources_1/imports/vhd/fsm_write.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'emiss_recep_rs232_bram' (4#1) [/cime-fmr/rollandl-fmr/xilinx/zedboard/emiss_recep_rs232_bram/vivado_2017_4/project_1.srcs/sources_1/imports/vhd/emiss_recep_rs232_bram.vhd:100]
WARNING: [Synth 8-3331] design emiss_rs232 has unconnected port sw[7]
WARNING: [Synth 8-3331] design emiss_rs232 has unconnected port sw[5]
WARNING: [Synth 8-3331] design emiss_rs232 has unconnected port sw[4]
WARNING: [Synth 8-3331] design emiss_rs232 has unconnected port sw[3]
WARNING: [Synth 8-3331] design emiss_rs232 has unconnected port sw[2]
WARNING: [Synth 8-3331] design emiss_rs232 has unconnected port sw[1]
WARNING: [Synth 8-3331] design emiss_rs232 has unconnected port sw[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1335.168 ; gain = 129.531 ; free physical = 920 ; free virtual = 21115
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1335.168 ; gain = 129.531 ; free physical = 920 ; free virtual = 21116
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/cime-fmr/rollandl-fmr/xilinx/zedboard/emiss_recep_rs232_bram/vivado_2017_4/project_1.runs/synth_1/.Xil/Vivado-17978-ocaepc21/dcp1/bram_16x8_in_context.xdc] for cell 'U3'
Finished Parsing XDC File [/cime-fmr/rollandl-fmr/xilinx/zedboard/emiss_recep_rs232_bram/vivado_2017_4/project_1.runs/synth_1/.Xil/Vivado-17978-ocaepc21/dcp1/bram_16x8_in_context.xdc] for cell 'U3'
Parsing XDC File [/cime-fmr/rollandl-fmr/xilinx/zedboard/emiss_recep_rs232_bram/vivado_2017_4/project_1.srcs/constrs_1/imports/vhd/zedb_emiss_recep_rs232_bram.xdc]
WARNING: [Vivado 12-584] No ports matched '[get_ports -of_objects [get_iobanks 34]]'. [/cime-fmr/rollandl-fmr/xilinx/zedboard/emiss_recep_rs232_bram/vivado_2017_4/project_1.srcs/constrs_1/imports/vhd/zedb_emiss_recep_rs232_bram.xdc:39]
WARNING: [Vivado 12-584] No ports matched '[get_ports -of_objects [get_iobanks 13]]'. [/cime-fmr/rollandl-fmr/xilinx/zedboard/emiss_recep_rs232_bram/vivado_2017_4/project_1.srcs/constrs_1/imports/vhd/zedb_emiss_recep_rs232_bram.xdc:48]
Finished Parsing XDC File [/cime-fmr/rollandl-fmr/xilinx/zedboard/emiss_recep_rs232_bram/vivado_2017_4/project_1.srcs/constrs_1/imports/vhd/zedb_emiss_recep_rs232_bram.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/cime-fmr/rollandl-fmr/xilinx/zedboard/emiss_recep_rs232_bram/vivado_2017_4/project_1.srcs/constrs_1/imports/vhd/zedb_emiss_recep_rs232_bram.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/emiss_recep_rs232_bram_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/emiss_recep_rs232_bram_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.05 . Memory (MB): peak = 1678.223 ; gain = 0.004 ; free physical = 649 ; free virtual = 20844
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:22 ; elapsed = 00:00:39 . Memory (MB): peak = 1679.219 ; gain = 473.582 ; free physical = 723 ; free virtual = 20918
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:22 ; elapsed = 00:00:39 . Memory (MB): peak = 1679.219 ; gain = 473.582 ; free physical = 723 ; free virtual = 20918
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for U3. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:39 . Memory (MB): peak = 1679.219 ; gain = 473.582 ; free physical = 724 ; free virtual = 20919
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'Current_State_reg' in module 'emiss_rs232'
INFO: [Synth 8-5544] ROM "Next_State" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Next_State" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Next_State" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Next_State" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Next_State" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Next_State" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "Next_State" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Next_State" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "Next_State" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Next_ind_w1" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "nxt_w1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "nxt_b_ld" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element bram_ad_reg was removed.  [/cime-fmr/rollandl-fmr/xilinx/zedboard/emiss_recep_rs232_bram/vivado_2017_4/project_1.srcs/sources_1/imports/vhd/fsm_write.vhd:50]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   init0 |                             0000 |                             0000
                    init |                             0001 |                             0001
                   start |                             0010 |                             0010
                   emiss |                             0011 |                             0011
              data_emiss |                             0100 |                             0100
                    stop |                             0101 |                             0101
                     att |                             0110 |                             0110
               lec_pf_st |                             0111 |                             0111
                   stop2 |                             1000 |                             1000
                 tempo_t |                             1001 |                             1001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'Current_State_reg' using encoding 'sequential' in module 'emiss_rs232'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:22 ; elapsed = 00:00:39 . Memory (MB): peak = 1679.219 ; gain = 473.582 ; free physical = 715 ; free virtual = 20910
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 3     
	   2 Input      4 Bit       Adders := 4     
+---XORs : 
	   9 Input      1 Bit         XORs := 1     
+---Registers : 
	               24 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	               12 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	  10 Input     24 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	  10 Input     16 Bit        Muxes := 2     
	   7 Input     16 Bit        Muxes := 1     
	   7 Input     12 Bit        Muxes := 3     
	  10 Input      8 Bit        Muxes := 1     
	  10 Input      4 Bit        Muxes := 2     
	  18 Input      4 Bit        Muxes := 1     
	   7 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	  10 Input      1 Bit        Muxes := 8     
	   7 Input      1 Bit        Muxes := 3     
	   8 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module emiss_rs232 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               24 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	  10 Input     24 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	  10 Input     16 Bit        Muxes := 2     
	  10 Input      8 Bit        Muxes := 1     
	  10 Input      4 Bit        Muxes := 2     
	  18 Input      4 Bit        Muxes := 1     
	  10 Input      1 Bit        Muxes := 8     
Module recep_rs232 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   9 Input      1 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               12 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   7 Input     16 Bit        Muxes := 1     
	   7 Input     12 Bit        Muxes := 3     
	   7 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   7 Input      1 Bit        Muxes := 3     
	   8 Input      1 Bit        Muxes := 2     
Module fsm_write 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element U2/b_ld_reg was removed.  [/cime-fmr/rollandl-fmr/xilinx/zedboard/emiss_recep_rs232_bram/vivado_2017_4/project_1.srcs/sources_1/imports/vhd/recep_rs232.vhd:74]
INFO: [Synth 8-5546] ROM "U2/Next_State" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "U2/Next_State" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "U2/nxt_w1" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element U4/bram_ad_reg was removed.  [/cime-fmr/rollandl-fmr/xilinx/zedboard/emiss_recep_rs232_bram/vivado_2017_4/project_1.srcs/sources_1/imports/vhd/fsm_write.vhd:50]
WARNING: [Synth 8-3331] design emiss_recep_rs232_bram has unconnected port sw[7]
WARNING: [Synth 8-3331] design emiss_recep_rs232_bram has unconnected port sw[5]
WARNING: [Synth 8-3331] design emiss_recep_rs232_bram has unconnected port sw[4]
WARNING: [Synth 8-3331] design emiss_recep_rs232_bram has unconnected port sw[3]
WARNING: [Synth 8-3331] design emiss_recep_rs232_bram has unconnected port sw[2]
WARNING: [Synth 8-3331] design emiss_recep_rs232_bram has unconnected port sw[1]
WARNING: [Synth 8-3332] Sequential element (U2/w1_reg[11]) is unused and will be removed from module emiss_recep_rs232_bram.
WARNING: [Synth 8-3332] Sequential element (U2/w1_reg[0]) is unused and will be removed from module emiss_recep_rs232_bram.
WARNING: [Synth 8-3332] Sequential element (U2/w2_reg[11]) is unused and will be removed from module emiss_recep_rs232_bram.
WARNING: [Synth 8-3332] Sequential element (U2/w2_reg[1]) is unused and will be removed from module emiss_recep_rs232_bram.
WARNING: [Synth 8-3332] Sequential element (U2/w2_reg[0]) is unused and will be removed from module emiss_recep_rs232_bram.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:40 . Memory (MB): peak = 1680.219 ; gain = 474.582 ; free physical = 706 ; free virtual = 20901
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:29 ; elapsed = 00:00:48 . Memory (MB): peak = 1680.219 ; gain = 474.582 ; free physical = 579 ; free virtual = 20775
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:00:48 . Memory (MB): peak = 1680.219 ; gain = 474.582 ; free physical = 579 ; free virtual = 20774
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:29 ; elapsed = 00:00:48 . Memory (MB): peak = 1680.219 ; gain = 474.582 ; free physical = 578 ; free virtual = 20773
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:29 ; elapsed = 00:00:49 . Memory (MB): peak = 1680.219 ; gain = 474.582 ; free physical = 578 ; free virtual = 20773
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:29 ; elapsed = 00:00:49 . Memory (MB): peak = 1680.219 ; gain = 474.582 ; free physical = 578 ; free virtual = 20773
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:29 ; elapsed = 00:00:49 . Memory (MB): peak = 1680.219 ; gain = 474.582 ; free physical = 578 ; free virtual = 20773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:29 ; elapsed = 00:00:49 . Memory (MB): peak = 1680.219 ; gain = 474.582 ; free physical = 578 ; free virtual = 20773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:29 ; elapsed = 00:00:49 . Memory (MB): peak = 1680.219 ; gain = 474.582 ; free physical = 578 ; free virtual = 20773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:29 ; elapsed = 00:00:49 . Memory (MB): peak = 1680.219 ; gain = 474.582 ; free physical = 578 ; free virtual = 20773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |bram_16x8     |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+-----------------+------+
|      |Cell             |Count |
+------+-----------------+------+
|1     |bram_16x8_bbox_0 |     1|
|2     |BUFG             |     1|
|3     |CARRY4           |    18|
|4     |LUT1             |    33|
|5     |LUT2             |    54|
|6     |LUT3             |     6|
|7     |LUT4             |    48|
|8     |LUT5             |    15|
|9     |LUT6             |    30|
|10    |FDRE             |   125|
|11    |FDSE             |     2|
|12    |IBUF             |     5|
|13    |OBUF             |    11|
+------+-----------------+------+

Report Instance Areas: 
+------+---------+------------+------+
|      |Instance |Module      |Cells |
+------+---------+------------+------+
|1     |top      |            |   356|
|2     |  U1     |emiss_rs232 |   211|
|3     |  U2     |recep_rs232 |   110|
|4     |  U4     |fsm_write   |     9|
+------+---------+------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:29 ; elapsed = 00:00:49 . Memory (MB): peak = 1680.219 ; gain = 474.582 ; free physical = 578 ; free virtual = 20773
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 14 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:22 ; elapsed = 00:00:26 . Memory (MB): peak = 1680.219 ; gain = 130.531 ; free physical = 635 ; free virtual = 20830
Synthesis Optimization Complete : Time (s): cpu = 00:00:29 ; elapsed = 00:00:49 . Memory (MB): peak = 1680.219 ; gain = 474.582 ; free physical = 641 ; free virtual = 20836
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 23 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
42 Infos, 26 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:52 . Memory (MB): peak = 1680.219 ; gain = 499.406 ; free physical = 624 ; free virtual = 20819
INFO: [Common 17-1381] The checkpoint '/cime-fmr/rollandl-fmr/xilinx/zedboard/emiss_recep_rs232_bram/vivado_2017_4/project_1.runs/synth_1/emiss_recep_rs232_bram.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file emiss_recep_rs232_bram_utilization_synth.rpt -pb emiss_recep_rs232_bram_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.10 . Memory (MB): peak = 1703.234 ; gain = 0.000 ; free physical = 624 ; free virtual = 20819
INFO: [Common 17-206] Exiting Vivado at Thu Mar 22 11:29:43 2018...
